<stg><name>BFS_Gather</name>


<trans_list>

<trans id="616" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:40 %peID_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %peID

]]></Node>
<StgValue><ssdm name="peID_read"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:41 %tmpData_V = read i32 @_ssdm_op_Read.ap_none.volatile.i32P0A, i32 %sw_data

]]></Node>
<StgValue><ssdm name="tmpData_V"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:42 %srcDist_V = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %tmpData_V, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="srcDist_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="24" op_0_bw="32">
<![CDATA[
_ifconv:43 %dstVid_V = trunc i32 %tmpData_V

]]></Node>
<StgValue><ssdm name="dstVid_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="25" op_0_bw="24">
<![CDATA[
_ifconv:44 %zext_ln215_1 = zext i24 %dstVid_V

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="25" op_0_bw="8">
<![CDATA[
_ifconv:45 %zext_ln215 = zext i8 %peID_read

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ifconv:46 %ret = sub i25 %zext_ln215_1, i25 %zext_ln215

]]></Node>
<StgValue><ssdm name="ret"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="22" op_0_bw="25">
<![CDATA[
_ifconv:47 %trunc_ln1347 = trunc i25 %ret

]]></Node>
<StgValue><ssdm name="trunc_ln1347"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="25" op_2_bw="32">
<![CDATA[
_ifconv:48 %tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %ret, i32 24

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ifconv:49 %sub_ln1364 = sub i22 0, i22 %trunc_ln1347

]]></Node>
<StgValue><ssdm name="sub_ln1364"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="18" op_0_bw="18" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:50 %trunc_ln1364_3 = partselect i18 @_ssdm_op_PartSelect.i18.i22.i32.i32, i22 %sub_ln1364, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln1364_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
_ifconv:51 %sub_ln1364_1 = sub i18 0, i18 %trunc_ln1364_3

]]></Node>
<StgValue><ssdm name="sub_ln1364_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="18" op_0_bw="18" op_1_bw="25" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:52 %trunc_ln1364_1 = partselect i18 @_ssdm_op_PartSelect.i18.i25.i32.i32, i25 %ret, i32 4, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln1364_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
_ifconv:53 %ret_1 = select i1 %tmp_6, i18 %sub_ln1364_1, i18 %trunc_ln1364_1

]]></Node>
<StgValue><ssdm name="ret_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="3" op_0_bw="18">
<![CDATA[
_ifconv:54 %rltBank = trunc i18 %ret_1

]]></Node>
<StgValue><ssdm name="rltBank"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="12" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:55 %lshr_ln = partselect i12 @_ssdm_op_PartSelect.i12.i18.i32.i32, i18 %ret_1, i32 6, i32 17

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:56 %zext_ln36 = zext i12 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln36"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:57 %tmp_dist_0_addr = getelementptr i64 %tmp_dist_0, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="tmp_dist_0_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:58 %tmp_dist_0_load = load i12 %tmp_dist_0_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_0_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:59 %tmp_dist_7_addr = getelementptr i64 %tmp_dist_7, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="tmp_dist_7_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:60 %tmp_dist_7_load = load i12 %tmp_dist_7_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_7_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:61 %tmp_dist_1_addr = getelementptr i64 %tmp_dist_1, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="tmp_dist_1_addr"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:62 %tmp_dist_1_load = load i12 %tmp_dist_1_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_1_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:63 %tmp_dist_2_addr = getelementptr i64 %tmp_dist_2, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="tmp_dist_2_addr"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:64 %tmp_dist_2_load = load i12 %tmp_dist_2_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_2_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:65 %tmp_dist_3_addr = getelementptr i64 %tmp_dist_3, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="tmp_dist_3_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:66 %tmp_dist_3_load = load i12 %tmp_dist_3_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_3_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:67 %tmp_dist_4_addr = getelementptr i64 %tmp_dist_4, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="tmp_dist_4_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:68 %tmp_dist_4_load = load i12 %tmp_dist_4_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_4_load"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:69 %tmp_dist_5_addr = getelementptr i64 %tmp_dist_5, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="tmp_dist_5_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:70 %tmp_dist_5_load = load i12 %tmp_dist_5_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_5_load"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:71 %tmp_dist_6_addr = getelementptr i64 %tmp_dist_6, i64 0, i64 %zext_ln36

]]></Node>
<StgValue><ssdm name="tmp_dist_6_addr"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:72 %tmp_dist_6_load = load i12 %tmp_dist_6_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_6_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:73 %icmp_ln36 = icmp_eq  i3 %rltBank, i3 1

]]></Node>
<StgValue><ssdm name="icmp_ln36"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:75 %icmp_ln36_1 = icmp_eq  i3 %rltBank, i3 2

]]></Node>
<StgValue><ssdm name="icmp_ln36_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:77 %icmp_ln36_2 = icmp_eq  i3 %rltBank, i3 3

]]></Node>
<StgValue><ssdm name="icmp_ln36_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:79 %icmp_ln36_3 = icmp_eq  i3 %rltBank, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln36_3"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="3" op_0_bw="3" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:89 %trunc_ln2 = partselect i3 @_ssdm_op_PartSelect.i3.i18.i32.i32, i18 %ret_1, i32 3, i32 5

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
_ifconv:90 %switch_ln38 = switch i3 %trunc_ln2, void, i3 7, void, i3 1, void, i3 2, void, i3 3, void, i3 4, void, i3 5, void, i3 6, void

]]></Node>
<StgValue><ssdm name="switch_ln38"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ifconv:1 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %peID

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %peID, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
_ifconv:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sw_data

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sw_data, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
_ifconv:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %exist

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %exist, void @empty, i32 1, i32 1, void @empty_1, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_0, void @empty_2, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_ifconv:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_0, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
_ifconv:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_1, void @empty_2, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_ifconv:12 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_1, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
_ifconv:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_2, void @empty_2, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_ifconv:15 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_2, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
_ifconv:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_3, void @empty_2, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_ifconv:18 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_3, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
_ifconv:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_4, void @empty_2, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_ifconv:21 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_4, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
_ifconv:22 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_5, void @empty_2, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_ifconv:24 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_5, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
_ifconv:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_6, void @empty_2, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_ifconv:27 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_6, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
_ifconv:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ifconv:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %tmp_dist_7, void @empty_2, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
_ifconv:30 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %tmp_dist_7, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
_ifconv:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %tmp_dist_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
_ifconv:32 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %tmp_dist_0

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
_ifconv:33 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %tmp_dist_1

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
_ifconv:34 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %tmp_dist_2

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
_ifconv:35 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %tmp_dist_3

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
_ifconv:36 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %tmp_dist_4

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
_ifconv:37 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %tmp_dist_5

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
_ifconv:38 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %tmp_dist_6

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
_ifconv:39 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %tmp_dist_7

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:58 %tmp_dist_0_load = load i12 %tmp_dist_0_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_0_load"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:60 %tmp_dist_7_load = load i12 %tmp_dist_7_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_7_load"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:62 %tmp_dist_1_load = load i12 %tmp_dist_1_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_1_load"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:64 %tmp_dist_2_load = load i12 %tmp_dist_2_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_2_load"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:66 %tmp_dist_3_load = load i12 %tmp_dist_3_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_3_load"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:68 %tmp_dist_4_load = load i12 %tmp_dist_4_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_4_load"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:70 %tmp_dist_5_load = load i12 %tmp_dist_5_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_5_load"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:72 %tmp_dist_6_load = load i12 %tmp_dist_6_addr

]]></Node>
<StgValue><ssdm name="tmp_dist_6_load"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36_1" val="0"/>
<literal name="icmp_ln36_2" val="0"/>
<literal name="icmp_ln36_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:74 %select_ln36 = select i1 %icmp_ln36, i64 %tmp_dist_1_load, i64 %tmp_dist_0_load

]]></Node>
<StgValue><ssdm name="select_ln36"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36_2" val="0"/>
<literal name="icmp_ln36_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:76 %select_ln36_1 = select i1 %icmp_ln36_1, i64 %tmp_dist_2_load, i64 %select_ln36

]]></Node>
<StgValue><ssdm name="select_ln36_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln36_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:78 %select_ln36_2 = select i1 %icmp_ln36_2, i64 %tmp_dist_3_load, i64 %select_ln36_1

]]></Node>
<StgValue><ssdm name="select_ln36_2"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:80 %select_ln36_3 = select i1 %icmp_ln36_3, i64 %tmp_dist_4_load, i64 %select_ln36_2

]]></Node>
<StgValue><ssdm name="select_ln36_3"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:81 %icmp_ln36_4 = icmp_eq  i3 %rltBank, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln36_4"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:82 %select_ln36_4 = select i1 %icmp_ln36_4, i64 %tmp_dist_5_load, i64 %select_ln36_3

]]></Node>
<StgValue><ssdm name="select_ln36_4"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:83 %icmp_ln36_5 = icmp_eq  i3 %rltBank, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln36_5"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:84 %select_ln36_5 = select i1 %icmp_ln36_5, i64 %tmp_dist_6_load, i64 %select_ln36_4

]]></Node>
<StgValue><ssdm name="select_ln36_5"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:85 %icmp_ln36_6 = icmp_eq  i3 %rltBank, i3 7

]]></Node>
<StgValue><ssdm name="icmp_ln36_6"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:86 %select_ln36_6 = select i1 %icmp_ln36_6, i64 %tmp_dist_7_load, i64 %select_ln36_5

]]></Node>
<StgValue><ssdm name="select_ln36_6"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="64">
<![CDATA[
_ifconv:87 %dstVal_val_0_V = trunc i64 %select_ln36_6

]]></Node>
<StgValue><ssdm name="dstVal_val_0_V"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:88 %dstVal_val_7_V = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %select_ln36_6, i32 56, i32 63

]]></Node>
<StgValue><ssdm name="dstVal_val_7_V"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="8">
<![CDATA[
:0 %zext_ln1346_7 = zext i8 %srcDist_V

]]></Node>
<StgValue><ssdm name="zext_ln1346_7"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %ret_9 = add i9 %zext_ln1346_7, i9 1

]]></Node>
<StgValue><ssdm name="ret_9"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %select_ln36_6, i32 48, i32 55

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="8">
<![CDATA[
:3 %zext_ln878_7 = zext i8 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln878_7"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4 %icmp_ln878_7 = icmp_ult  i9 %ret_9, i9 %zext_ln878_7

]]></Node>
<StgValue><ssdm name="icmp_ln878_7"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln84 = br i1 %icmp_ln878_7, void, void

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0 %write_ln87 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 0

]]></Node>
<StgValue><ssdm name="write_ln87"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %add_ln213_7 = add i8 %srcDist_V, i8 1

]]></Node>
<StgValue><ssdm name="add_ln213_7"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
:1 %switch_ln85 = switch i3 %rltBank, void %val_680510.case.0, i3 7, void %val_680510.case.7, i3 1, void %val_680510.case.1, i3 2, void %val_680510.case.2, i3 3, void %val_680510.case.3, i3 4, void %val_680510.case.4, i3 5, void %val_680510.case.5, i3 6, void %val_680510.case.6

]]></Node>
<StgValue><ssdm name="switch_ln85"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="56" op_0_bw="56" op_1_bw="8" op_2_bw="48">
<![CDATA[
val_680510.case.6:0 %shl_ln85_7 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i8.i48, i8 %add_ln213_7, i48 0

]]></Node>
<StgValue><ssdm name="shl_ln85_7"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="56">
<![CDATA[
val_680510.case.6:1 %zext_ln85_7 = zext i56 %shl_ln85_7

]]></Node>
<StgValue><ssdm name="zext_ln85_7"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_680510.case.6:2 %store_ln85 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_6_addr, i64 %zext_ln85_7, i8 64

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="56" op_0_bw="56" op_1_bw="8" op_2_bw="48">
<![CDATA[
val_680510.case.5:0 %shl_ln85_6 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i8.i48, i8 %add_ln213_7, i48 0

]]></Node>
<StgValue><ssdm name="shl_ln85_6"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="56">
<![CDATA[
val_680510.case.5:1 %zext_ln85_6 = zext i56 %shl_ln85_6

]]></Node>
<StgValue><ssdm name="zext_ln85_6"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_680510.case.5:2 %store_ln85 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_5_addr, i64 %zext_ln85_6, i8 64

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="56" op_0_bw="56" op_1_bw="8" op_2_bw="48">
<![CDATA[
val_680510.case.4:0 %shl_ln85_5 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i8.i48, i8 %add_ln213_7, i48 0

]]></Node>
<StgValue><ssdm name="shl_ln85_5"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="56">
<![CDATA[
val_680510.case.4:1 %zext_ln85_5 = zext i56 %shl_ln85_5

]]></Node>
<StgValue><ssdm name="zext_ln85_5"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_680510.case.4:2 %store_ln85 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_4_addr, i64 %zext_ln85_5, i8 64

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="56" op_0_bw="56" op_1_bw="8" op_2_bw="48">
<![CDATA[
val_680510.case.3:0 %shl_ln85_4 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i8.i48, i8 %add_ln213_7, i48 0

]]></Node>
<StgValue><ssdm name="shl_ln85_4"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="56">
<![CDATA[
val_680510.case.3:1 %zext_ln85_4 = zext i56 %shl_ln85_4

]]></Node>
<StgValue><ssdm name="zext_ln85_4"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_680510.case.3:2 %store_ln85 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_3_addr, i64 %zext_ln85_4, i8 64

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="56" op_0_bw="56" op_1_bw="8" op_2_bw="48">
<![CDATA[
val_680510.case.2:0 %shl_ln85_3 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i8.i48, i8 %add_ln213_7, i48 0

]]></Node>
<StgValue><ssdm name="shl_ln85_3"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="56">
<![CDATA[
val_680510.case.2:1 %zext_ln85_3 = zext i56 %shl_ln85_3

]]></Node>
<StgValue><ssdm name="zext_ln85_3"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_680510.case.2:2 %store_ln85 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_2_addr, i64 %zext_ln85_3, i8 64

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="56" op_0_bw="56" op_1_bw="8" op_2_bw="48">
<![CDATA[
val_680510.case.1:0 %shl_ln85_2 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i8.i48, i8 %add_ln213_7, i48 0

]]></Node>
<StgValue><ssdm name="shl_ln85_2"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="56">
<![CDATA[
val_680510.case.1:1 %zext_ln85_2 = zext i56 %shl_ln85_2

]]></Node>
<StgValue><ssdm name="zext_ln85_2"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_680510.case.1:2 %store_ln85 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_1_addr, i64 %zext_ln85_2, i8 64

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="56" op_0_bw="56" op_1_bw="8" op_2_bw="48">
<![CDATA[
val_680510.case.7:0 %shl_ln85_1 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i8.i48, i8 %add_ln213_7, i48 0

]]></Node>
<StgValue><ssdm name="shl_ln85_1"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="56">
<![CDATA[
val_680510.case.7:1 %zext_ln85_1 = zext i56 %shl_ln85_1

]]></Node>
<StgValue><ssdm name="zext_ln85_1"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_680510.case.7:2 %store_ln85 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_7_addr, i64 %zext_ln85_1, i8 64

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="56" op_0_bw="56" op_1_bw="8" op_2_bw="48">
<![CDATA[
val_680510.case.0:0 %shl_ln6 = bitconcatenate i56 @_ssdm_op_BitConcatenate.i56.i8.i48, i8 %add_ln213_7, i48 0

]]></Node>
<StgValue><ssdm name="shl_ln6"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="56">
<![CDATA[
val_680510.case.0:1 %zext_ln85 = zext i56 %shl_ln6

]]></Node>
<StgValue><ssdm name="zext_ln85"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_680510.case.0:2 %store_ln85 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_0_addr, i64 %zext_ln85, i8 64

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
val_680510.exit:0 %write_ln86 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 1

]]></Node>
<StgValue><ssdm name="write_ln86"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
val_680510.exit:1 %br_ln87 = br void

]]></Node>
<StgValue><ssdm name="br_ln87"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="8">
<![CDATA[
:0 %zext_ln1346_6 = zext i8 %srcDist_V

]]></Node>
<StgValue><ssdm name="zext_ln1346_6"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %ret_8 = add i9 %zext_ln1346_6, i9 1

]]></Node>
<StgValue><ssdm name="ret_8"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %select_ln36_6, i32 40, i32 47

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="8">
<![CDATA[
:3 %zext_ln878_6 = zext i8 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln878_6"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4 %icmp_ln878_6 = icmp_ult  i9 %ret_8, i9 %zext_ln878_6

]]></Node>
<StgValue><ssdm name="icmp_ln878_6"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln77 = br i1 %icmp_ln878_6, void, void

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="icmp_ln878_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0 %write_ln80 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 0

]]></Node>
<StgValue><ssdm name="write_ln80"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="icmp_ln878_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %add_ln213_6 = add i8 %srcDist_V, i8 1

]]></Node>
<StgValue><ssdm name="add_ln213_6"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
:1 %switch_ln78 = switch i3 %rltBank, void %val_571711.case.0, i3 7, void %val_571711.case.7, i3 1, void %val_571711.case.1, i3 2, void %val_571711.case.2, i3 3, void %val_571711.case.3, i3 4, void %val_571711.case.4, i3 5, void %val_571711.case.5, i3 6, void %val_571711.case.6

]]></Node>
<StgValue><ssdm name="switch_ln78"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="-2"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="48" op_0_bw="48" op_1_bw="8" op_2_bw="40">
<![CDATA[
val_571711.case.6:0 %shl_ln78_7 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i8.i40, i8 %add_ln213_6, i40 0

]]></Node>
<StgValue><ssdm name="shl_ln78_7"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="-2"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="48">
<![CDATA[
val_571711.case.6:1 %zext_ln78_7 = zext i48 %shl_ln78_7

]]></Node>
<StgValue><ssdm name="zext_ln78_7"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="-2"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_571711.case.6:2 %store_ln78 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_6_addr, i64 %zext_ln78_7, i8 32

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="-3"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="48" op_0_bw="48" op_1_bw="8" op_2_bw="40">
<![CDATA[
val_571711.case.5:0 %shl_ln78_6 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i8.i40, i8 %add_ln213_6, i40 0

]]></Node>
<StgValue><ssdm name="shl_ln78_6"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="-3"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="48">
<![CDATA[
val_571711.case.5:1 %zext_ln78_6 = zext i48 %shl_ln78_6

]]></Node>
<StgValue><ssdm name="zext_ln78_6"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="-3"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_571711.case.5:2 %store_ln78 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_5_addr, i64 %zext_ln78_6, i8 32

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="-4"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="48" op_0_bw="48" op_1_bw="8" op_2_bw="40">
<![CDATA[
val_571711.case.4:0 %shl_ln78_5 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i8.i40, i8 %add_ln213_6, i40 0

]]></Node>
<StgValue><ssdm name="shl_ln78_5"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="-4"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="48">
<![CDATA[
val_571711.case.4:1 %zext_ln78_5 = zext i48 %shl_ln78_5

]]></Node>
<StgValue><ssdm name="zext_ln78_5"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="-4"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_571711.case.4:2 %store_ln78 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_4_addr, i64 %zext_ln78_5, i8 32

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="3"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="48" op_0_bw="48" op_1_bw="8" op_2_bw="40">
<![CDATA[
val_571711.case.3:0 %shl_ln78_4 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i8.i40, i8 %add_ln213_6, i40 0

]]></Node>
<StgValue><ssdm name="shl_ln78_4"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="3"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="48">
<![CDATA[
val_571711.case.3:1 %zext_ln78_4 = zext i48 %shl_ln78_4

]]></Node>
<StgValue><ssdm name="zext_ln78_4"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="3"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_571711.case.3:2 %store_ln78 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_3_addr, i64 %zext_ln78_4, i8 32

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="2"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="48" op_0_bw="48" op_1_bw="8" op_2_bw="40">
<![CDATA[
val_571711.case.2:0 %shl_ln78_3 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i8.i40, i8 %add_ln213_6, i40 0

]]></Node>
<StgValue><ssdm name="shl_ln78_3"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="2"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="64" op_0_bw="48">
<![CDATA[
val_571711.case.2:1 %zext_ln78_3 = zext i48 %shl_ln78_3

]]></Node>
<StgValue><ssdm name="zext_ln78_3"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="2"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_571711.case.2:2 %store_ln78 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_2_addr, i64 %zext_ln78_3, i8 32

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="1"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="48" op_0_bw="48" op_1_bw="8" op_2_bw="40">
<![CDATA[
val_571711.case.1:0 %shl_ln78_2 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i8.i40, i8 %add_ln213_6, i40 0

]]></Node>
<StgValue><ssdm name="shl_ln78_2"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="1"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="48">
<![CDATA[
val_571711.case.1:1 %zext_ln78_2 = zext i48 %shl_ln78_2

]]></Node>
<StgValue><ssdm name="zext_ln78_2"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="1"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_571711.case.1:2 %store_ln78 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_1_addr, i64 %zext_ln78_2, i8 32

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="-1"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="48" op_0_bw="48" op_1_bw="8" op_2_bw="40">
<![CDATA[
val_571711.case.7:0 %shl_ln78_1 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i8.i40, i8 %add_ln213_6, i40 0

]]></Node>
<StgValue><ssdm name="shl_ln78_1"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="-1"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="48">
<![CDATA[
val_571711.case.7:1 %zext_ln78_1 = zext i48 %shl_ln78_1

]]></Node>
<StgValue><ssdm name="zext_ln78_1"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="-1"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_571711.case.7:2 %store_ln78 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_7_addr, i64 %zext_ln78_1, i8 32

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="0"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="48" op_0_bw="48" op_1_bw="8" op_2_bw="40">
<![CDATA[
val_571711.case.0:0 %shl_ln5 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i8.i40, i8 %add_ln213_6, i40 0

]]></Node>
<StgValue><ssdm name="shl_ln5"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="0"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="48">
<![CDATA[
val_571711.case.0:1 %zext_ln78 = zext i48 %shl_ln5

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="0"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_571711.case.0:2 %store_ln78 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_0_addr, i64 %zext_ln78, i8 32

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
val_571711.exit:0 %write_ln79 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 1

]]></Node>
<StgValue><ssdm name="write_ln79"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
val_571711.exit:1 %br_ln80 = br void

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="9" op_0_bw="8">
<![CDATA[
:0 %zext_ln1346_5 = zext i8 %srcDist_V

]]></Node>
<StgValue><ssdm name="zext_ln1346_5"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %ret_7 = add i9 %zext_ln1346_5, i9 1

]]></Node>
<StgValue><ssdm name="ret_7"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %select_ln36_6, i32 32, i32 39

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="9" op_0_bw="8">
<![CDATA[
:3 %zext_ln878_5 = zext i8 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln878_5"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4 %icmp_ln878_5 = icmp_ult  i9 %ret_7, i9 %zext_ln878_5

]]></Node>
<StgValue><ssdm name="icmp_ln878_5"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln70 = br i1 %icmp_ln878_5, void, void

]]></Node>
<StgValue><ssdm name="br_ln70"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="icmp_ln878_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0 %write_ln73 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 0

]]></Node>
<StgValue><ssdm name="write_ln73"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="icmp_ln878_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %add_ln213_5 = add i8 %srcDist_V, i8 1

]]></Node>
<StgValue><ssdm name="add_ln213_5"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
:1 %switch_ln71 = switch i3 %rltBank, void %val_462912.case.0, i3 7, void %val_462912.case.7, i3 1, void %val_462912.case.1, i3 2, void %val_462912.case.2, i3 3, void %val_462912.case.3, i3 4, void %val_462912.case.4, i3 5, void %val_462912.case.5, i3 6, void %val_462912.case.6

]]></Node>
<StgValue><ssdm name="switch_ln71"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="-2"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="40" op_0_bw="40" op_1_bw="8" op_2_bw="32">
<![CDATA[
val_462912.case.6:0 %shl_ln71_7 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i8.i32, i8 %add_ln213_5, i32 0

]]></Node>
<StgValue><ssdm name="shl_ln71_7"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="-2"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="40">
<![CDATA[
val_462912.case.6:1 %zext_ln71_7 = zext i40 %shl_ln71_7

]]></Node>
<StgValue><ssdm name="zext_ln71_7"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="-2"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_462912.case.6:2 %store_ln71 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_6_addr, i64 %zext_ln71_7, i8 16

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="-3"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="40" op_0_bw="40" op_1_bw="8" op_2_bw="32">
<![CDATA[
val_462912.case.5:0 %shl_ln71_6 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i8.i32, i8 %add_ln213_5, i32 0

]]></Node>
<StgValue><ssdm name="shl_ln71_6"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="-3"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="40">
<![CDATA[
val_462912.case.5:1 %zext_ln71_6 = zext i40 %shl_ln71_6

]]></Node>
<StgValue><ssdm name="zext_ln71_6"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="-3"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_462912.case.5:2 %store_ln71 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_5_addr, i64 %zext_ln71_6, i8 16

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="-4"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="40" op_0_bw="40" op_1_bw="8" op_2_bw="32">
<![CDATA[
val_462912.case.4:0 %shl_ln71_5 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i8.i32, i8 %add_ln213_5, i32 0

]]></Node>
<StgValue><ssdm name="shl_ln71_5"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="-4"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="40">
<![CDATA[
val_462912.case.4:1 %zext_ln71_5 = zext i40 %shl_ln71_5

]]></Node>
<StgValue><ssdm name="zext_ln71_5"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="-4"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_462912.case.4:2 %store_ln71 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_4_addr, i64 %zext_ln71_5, i8 16

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="3"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="40" op_0_bw="40" op_1_bw="8" op_2_bw="32">
<![CDATA[
val_462912.case.3:0 %shl_ln71_4 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i8.i32, i8 %add_ln213_5, i32 0

]]></Node>
<StgValue><ssdm name="shl_ln71_4"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="3"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="40">
<![CDATA[
val_462912.case.3:1 %zext_ln71_4 = zext i40 %shl_ln71_4

]]></Node>
<StgValue><ssdm name="zext_ln71_4"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="3"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_462912.case.3:2 %store_ln71 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_3_addr, i64 %zext_ln71_4, i8 16

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="2"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="40" op_0_bw="40" op_1_bw="8" op_2_bw="32">
<![CDATA[
val_462912.case.2:0 %shl_ln71_3 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i8.i32, i8 %add_ln213_5, i32 0

]]></Node>
<StgValue><ssdm name="shl_ln71_3"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="2"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="40">
<![CDATA[
val_462912.case.2:1 %zext_ln71_3 = zext i40 %shl_ln71_3

]]></Node>
<StgValue><ssdm name="zext_ln71_3"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="2"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_462912.case.2:2 %store_ln71 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_2_addr, i64 %zext_ln71_3, i8 16

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="1"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="40" op_0_bw="40" op_1_bw="8" op_2_bw="32">
<![CDATA[
val_462912.case.1:0 %shl_ln71_2 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i8.i32, i8 %add_ln213_5, i32 0

]]></Node>
<StgValue><ssdm name="shl_ln71_2"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="1"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="40">
<![CDATA[
val_462912.case.1:1 %zext_ln71_2 = zext i40 %shl_ln71_2

]]></Node>
<StgValue><ssdm name="zext_ln71_2"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="1"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_462912.case.1:2 %store_ln71 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_1_addr, i64 %zext_ln71_2, i8 16

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="-1"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="40" op_0_bw="40" op_1_bw="8" op_2_bw="32">
<![CDATA[
val_462912.case.7:0 %shl_ln71_1 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i8.i32, i8 %add_ln213_5, i32 0

]]></Node>
<StgValue><ssdm name="shl_ln71_1"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="-1"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="40">
<![CDATA[
val_462912.case.7:1 %zext_ln71_1 = zext i40 %shl_ln71_1

]]></Node>
<StgValue><ssdm name="zext_ln71_1"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="-1"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_462912.case.7:2 %store_ln71 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_7_addr, i64 %zext_ln71_1, i8 16

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="0"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="40" op_0_bw="40" op_1_bw="8" op_2_bw="32">
<![CDATA[
val_462912.case.0:0 %shl_ln4 = bitconcatenate i40 @_ssdm_op_BitConcatenate.i40.i8.i32, i8 %add_ln213_5, i32 0

]]></Node>
<StgValue><ssdm name="shl_ln4"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="0"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="40">
<![CDATA[
val_462912.case.0:1 %zext_ln71 = zext i40 %shl_ln4

]]></Node>
<StgValue><ssdm name="zext_ln71"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="0"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_462912.case.0:2 %store_ln71 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_0_addr, i64 %zext_ln71, i8 16

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
val_462912.exit:0 %write_ln72 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 1

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
val_462912.exit:1 %br_ln73 = br void

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="9" op_0_bw="8">
<![CDATA[
:0 %zext_ln1346_4 = zext i8 %srcDist_V

]]></Node>
<StgValue><ssdm name="zext_ln1346_4"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %ret_6 = add i9 %zext_ln1346_4, i9 1

]]></Node>
<StgValue><ssdm name="ret_6"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %select_ln36_6, i32 24, i32 31

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="9" op_0_bw="8">
<![CDATA[
:3 %zext_ln878_4 = zext i8 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln878_4"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4 %icmp_ln878_4 = icmp_ult  i9 %ret_6, i9 %zext_ln878_4

]]></Node>
<StgValue><ssdm name="icmp_ln878_4"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln63 = br i1 %icmp_ln878_4, void, void

]]></Node>
<StgValue><ssdm name="br_ln63"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="icmp_ln878_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0 %write_ln66 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 0

]]></Node>
<StgValue><ssdm name="write_ln66"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="icmp_ln878_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %add_ln213_4 = add i8 %srcDist_V, i8 1

]]></Node>
<StgValue><ssdm name="add_ln213_4"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
:1 %switch_ln64 = switch i3 %rltBank, void %val_3531113.case.0, i3 7, void %val_3531113.case.7, i3 1, void %val_3531113.case.1, i3 2, void %val_3531113.case.2, i3 3, void %val_3531113.case.3, i3 4, void %val_3531113.case.4, i3 5, void %val_3531113.case.5, i3 6, void %val_3531113.case.6

]]></Node>
<StgValue><ssdm name="switch_ln64"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="-2"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
val_3531113.case.6:0 %shl_ln64_7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %add_ln213_4, i24 0

]]></Node>
<StgValue><ssdm name="shl_ln64_7"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="-2"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="32">
<![CDATA[
val_3531113.case.6:1 %zext_ln64_7 = zext i32 %shl_ln64_7

]]></Node>
<StgValue><ssdm name="zext_ln64_7"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="-2"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_3531113.case.6:2 %store_ln64 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_6_addr, i64 %zext_ln64_7, i8 8

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="-3"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
val_3531113.case.5:0 %shl_ln64_6 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %add_ln213_4, i24 0

]]></Node>
<StgValue><ssdm name="shl_ln64_6"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="-3"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="32">
<![CDATA[
val_3531113.case.5:1 %zext_ln64_6 = zext i32 %shl_ln64_6

]]></Node>
<StgValue><ssdm name="zext_ln64_6"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="-3"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_3531113.case.5:2 %store_ln64 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_5_addr, i64 %zext_ln64_6, i8 8

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="-4"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
val_3531113.case.4:0 %shl_ln64_5 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %add_ln213_4, i24 0

]]></Node>
<StgValue><ssdm name="shl_ln64_5"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="-4"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="64" op_0_bw="32">
<![CDATA[
val_3531113.case.4:1 %zext_ln64_5 = zext i32 %shl_ln64_5

]]></Node>
<StgValue><ssdm name="zext_ln64_5"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="-4"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_3531113.case.4:2 %store_ln64 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_4_addr, i64 %zext_ln64_5, i8 8

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="3"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
val_3531113.case.3:0 %shl_ln64_4 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %add_ln213_4, i24 0

]]></Node>
<StgValue><ssdm name="shl_ln64_4"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="3"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="32">
<![CDATA[
val_3531113.case.3:1 %zext_ln64_4 = zext i32 %shl_ln64_4

]]></Node>
<StgValue><ssdm name="zext_ln64_4"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="3"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_3531113.case.3:2 %store_ln64 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_3_addr, i64 %zext_ln64_4, i8 8

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="2"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
val_3531113.case.2:0 %shl_ln64_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %add_ln213_4, i24 0

]]></Node>
<StgValue><ssdm name="shl_ln64_3"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="2"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="32">
<![CDATA[
val_3531113.case.2:1 %zext_ln64_3 = zext i32 %shl_ln64_3

]]></Node>
<StgValue><ssdm name="zext_ln64_3"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="2"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_3531113.case.2:2 %store_ln64 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_2_addr, i64 %zext_ln64_3, i8 8

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="1"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
val_3531113.case.1:0 %shl_ln64_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %add_ln213_4, i24 0

]]></Node>
<StgValue><ssdm name="shl_ln64_2"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="1"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="32">
<![CDATA[
val_3531113.case.1:1 %zext_ln64_2 = zext i32 %shl_ln64_2

]]></Node>
<StgValue><ssdm name="zext_ln64_2"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="1"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_3531113.case.1:2 %store_ln64 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_1_addr, i64 %zext_ln64_2, i8 8

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="-1"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
val_3531113.case.7:0 %shl_ln64_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %add_ln213_4, i24 0

]]></Node>
<StgValue><ssdm name="shl_ln64_1"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="-1"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="32">
<![CDATA[
val_3531113.case.7:1 %zext_ln64_1 = zext i32 %shl_ln64_1

]]></Node>
<StgValue><ssdm name="zext_ln64_1"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="-1"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_3531113.case.7:2 %store_ln64 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_7_addr, i64 %zext_ln64_1, i8 8

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="0"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="24">
<![CDATA[
val_3531113.case.0:0 %shl_ln3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %add_ln213_4, i24 0

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="0"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="32">
<![CDATA[
val_3531113.case.0:1 %zext_ln64 = zext i32 %shl_ln3

]]></Node>
<StgValue><ssdm name="zext_ln64"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="0"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_3531113.case.0:2 %store_ln64 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_0_addr, i64 %zext_ln64, i8 8

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
val_3531113.exit:0 %write_ln65 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 1

]]></Node>
<StgValue><ssdm name="write_ln65"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
val_3531113.exit:1 %br_ln66 = br void

]]></Node>
<StgValue><ssdm name="br_ln66"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="9" op_0_bw="8">
<![CDATA[
:0 %zext_ln1346_3 = zext i8 %srcDist_V

]]></Node>
<StgValue><ssdm name="zext_ln1346_3"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %ret_5 = add i9 %zext_ln1346_3, i9 1

]]></Node>
<StgValue><ssdm name="ret_5"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %select_ln36_6, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="9" op_0_bw="8">
<![CDATA[
:3 %zext_ln878_3 = zext i8 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln878_3"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4 %icmp_ln878_3 = icmp_ult  i9 %ret_5, i9 %zext_ln878_3

]]></Node>
<StgValue><ssdm name="icmp_ln878_3"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln56 = br i1 %icmp_ln878_3, void, void

]]></Node>
<StgValue><ssdm name="br_ln56"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="icmp_ln878_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0 %write_ln59 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 0

]]></Node>
<StgValue><ssdm name="write_ln59"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="icmp_ln878_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %add_ln213_3 = add i8 %srcDist_V, i8 1

]]></Node>
<StgValue><ssdm name="add_ln213_3"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
:1 %switch_ln57 = switch i3 %rltBank, void %val_2441314.case.0, i3 7, void %val_2441314.case.7, i3 1, void %val_2441314.case.1, i3 2, void %val_2441314.case.2, i3 3, void %val_2441314.case.3, i3 4, void %val_2441314.case.4, i3 5, void %val_2441314.case.5, i3 6, void %val_2441314.case.6

]]></Node>
<StgValue><ssdm name="switch_ln57"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="-2"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
val_2441314.case.6:0 %shl_ln57_7 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %add_ln213_3, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln57_7"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="-2"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="24">
<![CDATA[
val_2441314.case.6:1 %zext_ln57_7 = zext i24 %shl_ln57_7

]]></Node>
<StgValue><ssdm name="zext_ln57_7"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="-2"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_2441314.case.6:2 %store_ln57 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_6_addr, i64 %zext_ln57_7, i8 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="-3"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
val_2441314.case.5:0 %shl_ln57_6 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %add_ln213_3, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln57_6"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="-3"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="24">
<![CDATA[
val_2441314.case.5:1 %zext_ln57_6 = zext i24 %shl_ln57_6

]]></Node>
<StgValue><ssdm name="zext_ln57_6"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="-3"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_2441314.case.5:2 %store_ln57 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_5_addr, i64 %zext_ln57_6, i8 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="-4"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
val_2441314.case.4:0 %shl_ln57_5 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %add_ln213_3, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln57_5"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="-4"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="64" op_0_bw="24">
<![CDATA[
val_2441314.case.4:1 %zext_ln57_5 = zext i24 %shl_ln57_5

]]></Node>
<StgValue><ssdm name="zext_ln57_5"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="-4"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_2441314.case.4:2 %store_ln57 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_4_addr, i64 %zext_ln57_5, i8 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="3"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
val_2441314.case.3:0 %shl_ln57_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %add_ln213_3, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln57_4"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="3"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="24">
<![CDATA[
val_2441314.case.3:1 %zext_ln57_4 = zext i24 %shl_ln57_4

]]></Node>
<StgValue><ssdm name="zext_ln57_4"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="3"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_2441314.case.3:2 %store_ln57 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_3_addr, i64 %zext_ln57_4, i8 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="2"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
val_2441314.case.2:0 %shl_ln57_3 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %add_ln213_3, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln57_3"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="2"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="24">
<![CDATA[
val_2441314.case.2:1 %zext_ln57_3 = zext i24 %shl_ln57_3

]]></Node>
<StgValue><ssdm name="zext_ln57_3"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="2"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_2441314.case.2:2 %store_ln57 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_2_addr, i64 %zext_ln57_3, i8 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="1"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
val_2441314.case.1:0 %shl_ln57_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %add_ln213_3, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln57_2"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="1"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="64" op_0_bw="24">
<![CDATA[
val_2441314.case.1:1 %zext_ln57_2 = zext i24 %shl_ln57_2

]]></Node>
<StgValue><ssdm name="zext_ln57_2"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="1"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_2441314.case.1:2 %store_ln57 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_1_addr, i64 %zext_ln57_2, i8 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="-1"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
val_2441314.case.7:0 %shl_ln57_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %add_ln213_3, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln57_1"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="-1"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="24">
<![CDATA[
val_2441314.case.7:1 %zext_ln57_1 = zext i24 %shl_ln57_1

]]></Node>
<StgValue><ssdm name="zext_ln57_1"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="-1"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_2441314.case.7:2 %store_ln57 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_7_addr, i64 %zext_ln57_1, i8 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="0"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
val_2441314.case.0:0 %shl_ln2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %add_ln213_3, i16 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="0"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="24">
<![CDATA[
val_2441314.case.0:1 %zext_ln57 = zext i24 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln57"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="0"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_2441314.case.0:2 %store_ln57 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_0_addr, i64 %zext_ln57, i8 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
val_2441314.exit:0 %write_ln58 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 1

]]></Node>
<StgValue><ssdm name="write_ln58"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0">
<![CDATA[
val_2441314.exit:1 %br_ln59 = br void

]]></Node>
<StgValue><ssdm name="br_ln59"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="9" op_0_bw="8">
<![CDATA[
:0 %zext_ln1346_2 = zext i8 %srcDist_V

]]></Node>
<StgValue><ssdm name="zext_ln1346_2"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %ret_4 = add i9 %zext_ln1346_2, i9 1

]]></Node>
<StgValue><ssdm name="ret_4"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2 %tmp = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %select_ln36_6, i32 8, i32 15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="9" op_0_bw="8">
<![CDATA[
:3 %zext_ln878_2 = zext i8 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln878_2"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4 %icmp_ln878_2 = icmp_ult  i9 %ret_4, i9 %zext_ln878_2

]]></Node>
<StgValue><ssdm name="icmp_ln878_2"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln49 = br i1 %icmp_ln878_2, void, void

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="icmp_ln878_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0 %write_ln52 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 0

]]></Node>
<StgValue><ssdm name="write_ln52"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="icmp_ln878_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %add_ln213_2 = add i8 %srcDist_V, i8 1

]]></Node>
<StgValue><ssdm name="add_ln213_2"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
:1 %switch_ln50 = switch i3 %rltBank, void %val_1351515.case.0, i3 7, void %val_1351515.case.7, i3 1, void %val_1351515.case.1, i3 2, void %val_1351515.case.2, i3 3, void %val_1351515.case.3, i3 4, void %val_1351515.case.4, i3 5, void %val_1351515.case.5, i3 6, void %val_1351515.case.6

]]></Node>
<StgValue><ssdm name="switch_ln50"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="-2"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
val_1351515.case.6:0 %shl_ln50_7 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln213_2, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln50_7"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="-2"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="64" op_0_bw="16">
<![CDATA[
val_1351515.case.6:1 %zext_ln50_7 = zext i16 %shl_ln50_7

]]></Node>
<StgValue><ssdm name="zext_ln50_7"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="-2"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_1351515.case.6:2 %store_ln50 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_6_addr, i64 %zext_ln50_7, i8 2

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="-3"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
val_1351515.case.5:0 %shl_ln50_6 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln213_2, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln50_6"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="-3"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="16">
<![CDATA[
val_1351515.case.5:1 %zext_ln50_6 = zext i16 %shl_ln50_6

]]></Node>
<StgValue><ssdm name="zext_ln50_6"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="-3"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_1351515.case.5:2 %store_ln50 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_5_addr, i64 %zext_ln50_6, i8 2

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="-4"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
val_1351515.case.4:0 %shl_ln50_5 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln213_2, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln50_5"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="-4"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="16">
<![CDATA[
val_1351515.case.4:1 %zext_ln50_5 = zext i16 %shl_ln50_5

]]></Node>
<StgValue><ssdm name="zext_ln50_5"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="-4"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_1351515.case.4:2 %store_ln50 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_4_addr, i64 %zext_ln50_5, i8 2

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="3"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
val_1351515.case.3:0 %shl_ln50_4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln213_2, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln50_4"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="3"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="16">
<![CDATA[
val_1351515.case.3:1 %zext_ln50_4 = zext i16 %shl_ln50_4

]]></Node>
<StgValue><ssdm name="zext_ln50_4"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="3"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_1351515.case.3:2 %store_ln50 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_3_addr, i64 %zext_ln50_4, i8 2

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="2"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
val_1351515.case.2:0 %shl_ln50_3 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln213_2, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln50_3"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="2"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="64" op_0_bw="16">
<![CDATA[
val_1351515.case.2:1 %zext_ln50_3 = zext i16 %shl_ln50_3

]]></Node>
<StgValue><ssdm name="zext_ln50_3"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="2"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_1351515.case.2:2 %store_ln50 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_2_addr, i64 %zext_ln50_3, i8 2

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="1"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
val_1351515.case.1:0 %shl_ln50_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln213_2, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln50_2"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="1"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="64" op_0_bw="16">
<![CDATA[
val_1351515.case.1:1 %zext_ln50_2 = zext i16 %shl_ln50_2

]]></Node>
<StgValue><ssdm name="zext_ln50_2"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="1"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_1351515.case.1:2 %store_ln50 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_1_addr, i64 %zext_ln50_2, i8 2

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="-1"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
val_1351515.case.7:0 %shl_ln50_1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln213_2, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln50_1"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="-1"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="16">
<![CDATA[
val_1351515.case.7:1 %zext_ln50_1 = zext i16 %shl_ln50_1

]]></Node>
<StgValue><ssdm name="zext_ln50_1"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="-1"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_1351515.case.7:2 %store_ln50 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_7_addr, i64 %zext_ln50_1, i8 2

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="0"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
val_1351515.case.0:0 %shl_ln1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %add_ln213_2, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="0"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="16">
<![CDATA[
val_1351515.case.0:1 %zext_ln50 = zext i16 %shl_ln1

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="0"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_1351515.case.0:2 %store_ln50 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_0_addr, i64 %zext_ln50, i8 2

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
val_1351515.exit:0 %write_ln51 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 1

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
val_1351515.exit:1 %br_ln52 = br void

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="9" op_0_bw="8">
<![CDATA[
:0 %zext_ln1346_1 = zext i8 %srcDist_V

]]></Node>
<StgValue><ssdm name="zext_ln1346_1"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %ret_3 = add i9 %zext_ln1346_1, i9 1

]]></Node>
<StgValue><ssdm name="ret_3"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="9" op_0_bw="8">
<![CDATA[
:2 %zext_ln878_1 = zext i8 %dstVal_val_7_V

]]></Node>
<StgValue><ssdm name="zext_ln878_1"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3 %icmp_ln878_1 = icmp_ult  i9 %ret_3, i9 %zext_ln878_1

]]></Node>
<StgValue><ssdm name="icmp_ln878_1"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln91 = br i1 %icmp_ln878_1, void, void

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="icmp_ln878_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0 %write_ln94 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 0

]]></Node>
<StgValue><ssdm name="write_ln94"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="icmp_ln878_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %add_ln213_1 = add i8 %srcDist_V, i8 1

]]></Node>
<StgValue><ssdm name="add_ln213_1"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
:1 %switch_ln92 = switch i3 %rltBank, void %val_78939.case.0, i3 7, void %val_78939.case.7, i3 1, void %val_78939.case.1, i3 2, void %val_78939.case.2, i3 3, void %val_78939.case.3, i3 4, void %val_78939.case.4, i3 5, void %val_78939.case.5, i3 6, void %val_78939.case.6

]]></Node>
<StgValue><ssdm name="switch_ln92"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="rltBank" val="-2"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="56">
<![CDATA[
val_78939.case.6:0 %shl_ln92_7 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %add_ln213_1, i56 0

]]></Node>
<StgValue><ssdm name="shl_ln92_7"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="rltBank" val="-2"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_78939.case.6:1 %store_ln92 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_6_addr, i64 %shl_ln92_7, i8 128

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="rltBank" val="-3"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="56">
<![CDATA[
val_78939.case.5:0 %shl_ln92_6 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %add_ln213_1, i56 0

]]></Node>
<StgValue><ssdm name="shl_ln92_6"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="rltBank" val="-3"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_78939.case.5:1 %store_ln92 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_5_addr, i64 %shl_ln92_6, i8 128

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="rltBank" val="-4"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="56">
<![CDATA[
val_78939.case.4:0 %shl_ln92_5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %add_ln213_1, i56 0

]]></Node>
<StgValue><ssdm name="shl_ln92_5"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="rltBank" val="-4"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_78939.case.4:1 %store_ln92 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_4_addr, i64 %shl_ln92_5, i8 128

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="rltBank" val="3"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="56">
<![CDATA[
val_78939.case.3:0 %shl_ln92_4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %add_ln213_1, i56 0

]]></Node>
<StgValue><ssdm name="shl_ln92_4"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="rltBank" val="3"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_78939.case.3:1 %store_ln92 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_3_addr, i64 %shl_ln92_4, i8 128

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="rltBank" val="2"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="56">
<![CDATA[
val_78939.case.2:0 %shl_ln92_3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %add_ln213_1, i56 0

]]></Node>
<StgValue><ssdm name="shl_ln92_3"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="rltBank" val="2"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_78939.case.2:1 %store_ln92 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_2_addr, i64 %shl_ln92_3, i8 128

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="rltBank" val="1"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="56">
<![CDATA[
val_78939.case.1:0 %shl_ln92_2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %add_ln213_1, i56 0

]]></Node>
<StgValue><ssdm name="shl_ln92_2"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="rltBank" val="1"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_78939.case.1:1 %store_ln92 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_1_addr, i64 %shl_ln92_2, i8 128

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="rltBank" val="-1"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="56">
<![CDATA[
val_78939.case.7:0 %shl_ln92_1 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %add_ln213_1, i56 0

]]></Node>
<StgValue><ssdm name="shl_ln92_1"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="rltBank" val="-1"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_78939.case.7:1 %store_ln92 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_7_addr, i64 %shl_ln92_1, i8 128

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="rltBank" val="0"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="8" op_2_bw="56">
<![CDATA[
val_78939.case.0:0 %shl_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i8.i56, i8 %add_ln213_1, i56 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="rltBank" val="0"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_78939.case.0:1 %store_ln92 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_0_addr, i64 %shl_ln, i8 128

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
val_78939.exit:0 %write_ln93 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 1

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0">
<![CDATA[
val_78939.exit:1 %br_ln94 = br void

]]></Node>
<StgValue><ssdm name="br_ln94"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="9" op_0_bw="8">
<![CDATA[
:0 %zext_ln1346 = zext i8 %srcDist_V

]]></Node>
<StgValue><ssdm name="zext_ln1346"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %ret_2 = add i9 %zext_ln1346, i9 1

]]></Node>
<StgValue><ssdm name="ret_2"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="9" op_0_bw="8">
<![CDATA[
:2 %zext_ln878 = zext i8 %dstVal_val_0_V

]]></Node>
<StgValue><ssdm name="zext_ln878"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3 %icmp_ln878 = icmp_ult  i9 %ret_2, i9 %zext_ln878

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln42 = br i1 %icmp_ln878, void, void

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0 %write_ln45 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 0

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0 %add_ln213 = add i8 %srcDist_V, i8 1

]]></Node>
<StgValue><ssdm name="add_ln213"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
:1 %switch_ln43 = switch i3 %rltBank, void %val_0261716.case.0, i3 7, void %val_0261716.case.7, i3 1, void %val_0261716.case.1, i3 2, void %val_0261716.case.2, i3 3, void %val_0261716.case.3, i3 4, void %val_0261716.case.4, i3 5, void %val_0261716.case.5, i3 6, void %val_0261716.case.6

]]></Node>
<StgValue><ssdm name="switch_ln43"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="rltBank" val="-2"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="8">
<![CDATA[
val_0261716.case.6:0 %zext_ln43_7 = zext i8 %add_ln213

]]></Node>
<StgValue><ssdm name="zext_ln43_7"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="rltBank" val="-2"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_0261716.case.6:1 %store_ln43 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_6_addr, i64 %zext_ln43_7, i8 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="rltBank" val="-3"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="8">
<![CDATA[
val_0261716.case.5:0 %zext_ln43_6 = zext i8 %add_ln213

]]></Node>
<StgValue><ssdm name="zext_ln43_6"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="rltBank" val="-3"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_0261716.case.5:1 %store_ln43 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_5_addr, i64 %zext_ln43_6, i8 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="rltBank" val="-4"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="8">
<![CDATA[
val_0261716.case.4:0 %zext_ln43_5 = zext i8 %add_ln213

]]></Node>
<StgValue><ssdm name="zext_ln43_5"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="rltBank" val="-4"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_0261716.case.4:1 %store_ln43 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_4_addr, i64 %zext_ln43_5, i8 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="rltBank" val="3"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="8">
<![CDATA[
val_0261716.case.3:0 %zext_ln43_4 = zext i8 %add_ln213

]]></Node>
<StgValue><ssdm name="zext_ln43_4"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="rltBank" val="3"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_0261716.case.3:1 %store_ln43 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_3_addr, i64 %zext_ln43_4, i8 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="rltBank" val="2"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="64" op_0_bw="8">
<![CDATA[
val_0261716.case.2:0 %zext_ln43_3 = zext i8 %add_ln213

]]></Node>
<StgValue><ssdm name="zext_ln43_3"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="rltBank" val="2"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_0261716.case.2:1 %store_ln43 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_2_addr, i64 %zext_ln43_3, i8 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="rltBank" val="1"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="8">
<![CDATA[
val_0261716.case.1:0 %zext_ln43_2 = zext i8 %add_ln213

]]></Node>
<StgValue><ssdm name="zext_ln43_2"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="rltBank" val="1"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_0261716.case.1:1 %store_ln43 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_1_addr, i64 %zext_ln43_2, i8 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="rltBank" val="-1"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="64" op_0_bw="8">
<![CDATA[
val_0261716.case.7:0 %zext_ln43_1 = zext i8 %add_ln213

]]></Node>
<StgValue><ssdm name="zext_ln43_1"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="rltBank" val="-1"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_0261716.case.7:1 %store_ln43 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_7_addr, i64 %zext_ln43_1, i8 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="rltBank" val="0"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="8">
<![CDATA[
val_0261716.case.0:0 %zext_ln43 = zext i8 %add_ln213

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="rltBank" val="0"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_0261716.case.0:1 %store_ln43 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_0_addr, i64 %zext_ln43, i8 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
val_0261716.exit:0 %write_ln44 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 1

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
val_0261716.exit:1 %br_ln45 = br void

]]></Node>
<StgValue><ssdm name="br_ln45"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="373" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0 %write_ln87 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 0

]]></Node>
<StgValue><ssdm name="write_ln87"/></StgValue>
</operation>

<operation id="374" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_680510.case.6:2 %store_ln85 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_6_addr, i64 %zext_ln85_7, i8 64

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="375" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
val_680510.case.6:3 %br_ln85 = br void %val_680510.exit

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="376" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_680510.case.5:2 %store_ln85 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_5_addr, i64 %zext_ln85_6, i8 64

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="377" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
val_680510.case.5:3 %br_ln85 = br void %val_680510.exit

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="378" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_680510.case.4:2 %store_ln85 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_4_addr, i64 %zext_ln85_5, i8 64

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="379" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
val_680510.case.4:3 %br_ln85 = br void %val_680510.exit

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="380" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_680510.case.3:2 %store_ln85 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_3_addr, i64 %zext_ln85_4, i8 64

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="381" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
val_680510.case.3:3 %br_ln85 = br void %val_680510.exit

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="382" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_680510.case.2:2 %store_ln85 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_2_addr, i64 %zext_ln85_3, i8 64

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="383" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
val_680510.case.2:3 %br_ln85 = br void %val_680510.exit

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="384" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_680510.case.1:2 %store_ln85 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_1_addr, i64 %zext_ln85_2, i8 64

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="385" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
val_680510.case.1:3 %br_ln85 = br void %val_680510.exit

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="386" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_680510.case.7:2 %store_ln85 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_7_addr, i64 %zext_ln85_1, i8 64

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="387" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
val_680510.case.7:3 %br_ln85 = br void %val_680510.exit

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="388" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_680510.case.0:2 %store_ln85 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_0_addr, i64 %zext_ln85, i8 64

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="389" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
<literal name="rltBank" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
val_680510.case.0:3 %br_ln85 = br void %val_680510.exit

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="390" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-2"/>
<literal name="icmp_ln878_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
val_680510.exit:0 %write_ln86 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 1

]]></Node>
<StgValue><ssdm name="write_ln86"/></StgValue>
</operation>

<operation id="391" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="icmp_ln878_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0 %write_ln80 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 0

]]></Node>
<StgValue><ssdm name="write_ln80"/></StgValue>
</operation>

<operation id="392" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="-2"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_571711.case.6:2 %store_ln78 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_6_addr, i64 %zext_ln78_7, i8 32

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="393" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="-2"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
val_571711.case.6:3 %br_ln78 = br void %val_571711.exit

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="394" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="-3"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_571711.case.5:2 %store_ln78 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_5_addr, i64 %zext_ln78_6, i8 32

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="395" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="-3"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
val_571711.case.5:3 %br_ln78 = br void %val_571711.exit

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="396" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="-4"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_571711.case.4:2 %store_ln78 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_4_addr, i64 %zext_ln78_5, i8 32

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="397" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="-4"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
val_571711.case.4:3 %br_ln78 = br void %val_571711.exit

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="398" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="3"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_571711.case.3:2 %store_ln78 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_3_addr, i64 %zext_ln78_4, i8 32

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="399" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="3"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
val_571711.case.3:3 %br_ln78 = br void %val_571711.exit

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="400" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="2"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_571711.case.2:2 %store_ln78 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_2_addr, i64 %zext_ln78_3, i8 32

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="401" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="2"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
val_571711.case.2:3 %br_ln78 = br void %val_571711.exit

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="402" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="1"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_571711.case.1:2 %store_ln78 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_1_addr, i64 %zext_ln78_2, i8 32

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="403" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="1"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0">
<![CDATA[
val_571711.case.1:3 %br_ln78 = br void %val_571711.exit

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="404" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="-1"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_571711.case.7:2 %store_ln78 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_7_addr, i64 %zext_ln78_1, i8 32

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="405" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="-1"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
val_571711.case.7:3 %br_ln78 = br void %val_571711.exit

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="406" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="0"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_571711.case.0:2 %store_ln78 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_0_addr, i64 %zext_ln78, i8 32

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="407" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="rltBank" val="0"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
val_571711.case.0:3 %br_ln78 = br void %val_571711.exit

]]></Node>
<StgValue><ssdm name="br_ln78"/></StgValue>
</operation>

<operation id="408" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-3"/>
<literal name="icmp_ln878_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
val_571711.exit:0 %write_ln79 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 1

]]></Node>
<StgValue><ssdm name="write_ln79"/></StgValue>
</operation>

<operation id="409" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="icmp_ln878_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0 %write_ln73 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 0

]]></Node>
<StgValue><ssdm name="write_ln73"/></StgValue>
</operation>

<operation id="410" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="-2"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_462912.case.6:2 %store_ln71 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_6_addr, i64 %zext_ln71_7, i8 16

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="411" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="-2"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0">
<![CDATA[
val_462912.case.6:3 %br_ln71 = br void %val_462912.exit

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="412" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="-3"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_462912.case.5:2 %store_ln71 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_5_addr, i64 %zext_ln71_6, i8 16

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="413" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="-3"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="0">
<![CDATA[
val_462912.case.5:3 %br_ln71 = br void %val_462912.exit

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="414" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="-4"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_462912.case.4:2 %store_ln71 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_4_addr, i64 %zext_ln71_5, i8 16

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="415" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="-4"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
val_462912.case.4:3 %br_ln71 = br void %val_462912.exit

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="416" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="3"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_462912.case.3:2 %store_ln71 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_3_addr, i64 %zext_ln71_4, i8 16

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="417" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="3"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0">
<![CDATA[
val_462912.case.3:3 %br_ln71 = br void %val_462912.exit

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="418" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="2"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_462912.case.2:2 %store_ln71 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_2_addr, i64 %zext_ln71_3, i8 16

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="419" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="2"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="0">
<![CDATA[
val_462912.case.2:3 %br_ln71 = br void %val_462912.exit

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="420" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="1"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_462912.case.1:2 %store_ln71 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_1_addr, i64 %zext_ln71_2, i8 16

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="421" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="1"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
val_462912.case.1:3 %br_ln71 = br void %val_462912.exit

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="422" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="-1"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_462912.case.7:2 %store_ln71 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_7_addr, i64 %zext_ln71_1, i8 16

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="423" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="-1"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="0">
<![CDATA[
val_462912.case.7:3 %br_ln71 = br void %val_462912.exit

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="424" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="0"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_462912.case.0:2 %store_ln71 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_0_addr, i64 %zext_ln71, i8 16

]]></Node>
<StgValue><ssdm name="store_ln71"/></StgValue>
</operation>

<operation id="425" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="rltBank" val="0"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0">
<![CDATA[
val_462912.case.0:3 %br_ln71 = br void %val_462912.exit

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="426" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-4"/>
<literal name="icmp_ln878_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
val_462912.exit:0 %write_ln72 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 1

]]></Node>
<StgValue><ssdm name="write_ln72"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="icmp_ln878_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0 %write_ln66 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 0

]]></Node>
<StgValue><ssdm name="write_ln66"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="-2"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_3531113.case.6:2 %store_ln64 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_6_addr, i64 %zext_ln64_7, i8 8

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="-2"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
val_3531113.case.6:3 %br_ln64 = br void %val_3531113.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="-3"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_3531113.case.5:2 %store_ln64 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_5_addr, i64 %zext_ln64_6, i8 8

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="-3"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0">
<![CDATA[
val_3531113.case.5:3 %br_ln64 = br void %val_3531113.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="-4"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_3531113.case.4:2 %store_ln64 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_4_addr, i64 %zext_ln64_5, i8 8

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="-4"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
val_3531113.case.4:3 %br_ln64 = br void %val_3531113.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="3"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_3531113.case.3:2 %store_ln64 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_3_addr, i64 %zext_ln64_4, i8 8

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="3"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
val_3531113.case.3:3 %br_ln64 = br void %val_3531113.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="2"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_3531113.case.2:2 %store_ln64 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_2_addr, i64 %zext_ln64_3, i8 8

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="2"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
val_3531113.case.2:3 %br_ln64 = br void %val_3531113.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="1"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_3531113.case.1:2 %store_ln64 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_1_addr, i64 %zext_ln64_2, i8 8

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="1"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
val_3531113.case.1:3 %br_ln64 = br void %val_3531113.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="-1"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_3531113.case.7:2 %store_ln64 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_7_addr, i64 %zext_ln64_1, i8 8

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="-1"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
val_3531113.case.7:3 %br_ln64 = br void %val_3531113.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="442" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="0"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_3531113.case.0:2 %store_ln64 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_0_addr, i64 %zext_ln64, i8 8

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="443" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="rltBank" val="0"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
val_3531113.case.0:3 %br_ln64 = br void %val_3531113.exit

]]></Node>
<StgValue><ssdm name="br_ln64"/></StgValue>
</operation>

<operation id="444" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="3"/>
<literal name="icmp_ln878_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
val_3531113.exit:0 %write_ln65 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 1

]]></Node>
<StgValue><ssdm name="write_ln65"/></StgValue>
</operation>

<operation id="445" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="icmp_ln878_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0 %write_ln59 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 0

]]></Node>
<StgValue><ssdm name="write_ln59"/></StgValue>
</operation>

<operation id="446" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="-2"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_2441314.case.6:2 %store_ln57 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_6_addr, i64 %zext_ln57_7, i8 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="-2"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0">
<![CDATA[
val_2441314.case.6:3 %br_ln57 = br void %val_2441314.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="448" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="-3"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_2441314.case.5:2 %store_ln57 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_5_addr, i64 %zext_ln57_6, i8 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="449" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="-3"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="0">
<![CDATA[
val_2441314.case.5:3 %br_ln57 = br void %val_2441314.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="450" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="-4"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_2441314.case.4:2 %store_ln57 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_4_addr, i64 %zext_ln57_5, i8 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="451" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="-4"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
val_2441314.case.4:3 %br_ln57 = br void %val_2441314.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="452" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="3"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_2441314.case.3:2 %store_ln57 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_3_addr, i64 %zext_ln57_4, i8 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="453" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="3"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
val_2441314.case.3:3 %br_ln57 = br void %val_2441314.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="454" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="2"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_2441314.case.2:2 %store_ln57 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_2_addr, i64 %zext_ln57_3, i8 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="455" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="2"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0">
<![CDATA[
val_2441314.case.2:3 %br_ln57 = br void %val_2441314.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="456" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="1"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_2441314.case.1:2 %store_ln57 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_1_addr, i64 %zext_ln57_2, i8 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="457" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="1"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0">
<![CDATA[
val_2441314.case.1:3 %br_ln57 = br void %val_2441314.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="458" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="-1"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_2441314.case.7:2 %store_ln57 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_7_addr, i64 %zext_ln57_1, i8 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="459" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="-1"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0">
<![CDATA[
val_2441314.case.7:3 %br_ln57 = br void %val_2441314.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="460" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="0"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_2441314.case.0:2 %store_ln57 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_0_addr, i64 %zext_ln57, i8 4

]]></Node>
<StgValue><ssdm name="store_ln57"/></StgValue>
</operation>

<operation id="461" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="rltBank" val="0"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="0" op_0_bw="0">
<![CDATA[
val_2441314.case.0:3 %br_ln57 = br void %val_2441314.exit

]]></Node>
<StgValue><ssdm name="br_ln57"/></StgValue>
</operation>

<operation id="462" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="2"/>
<literal name="icmp_ln878_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
val_2441314.exit:0 %write_ln58 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 1

]]></Node>
<StgValue><ssdm name="write_ln58"/></StgValue>
</operation>

<operation id="463" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="icmp_ln878_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0 %write_ln52 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 0

]]></Node>
<StgValue><ssdm name="write_ln52"/></StgValue>
</operation>

<operation id="464" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="-2"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_1351515.case.6:2 %store_ln50 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_6_addr, i64 %zext_ln50_7, i8 2

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="465" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="-2"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="0" op_0_bw="0">
<![CDATA[
val_1351515.case.6:3 %br_ln50 = br void %val_1351515.exit

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="466" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="-3"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_1351515.case.5:2 %store_ln50 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_5_addr, i64 %zext_ln50_6, i8 2

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="467" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="-3"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0">
<![CDATA[
val_1351515.case.5:3 %br_ln50 = br void %val_1351515.exit

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="468" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="-4"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_1351515.case.4:2 %store_ln50 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_4_addr, i64 %zext_ln50_5, i8 2

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="469" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="-4"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0">
<![CDATA[
val_1351515.case.4:3 %br_ln50 = br void %val_1351515.exit

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="470" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="3"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_1351515.case.3:2 %store_ln50 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_3_addr, i64 %zext_ln50_4, i8 2

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="471" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="3"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0">
<![CDATA[
val_1351515.case.3:3 %br_ln50 = br void %val_1351515.exit

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="472" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="2"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_1351515.case.2:2 %store_ln50 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_2_addr, i64 %zext_ln50_3, i8 2

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="473" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="2"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
val_1351515.case.2:3 %br_ln50 = br void %val_1351515.exit

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="474" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="1"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_1351515.case.1:2 %store_ln50 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_1_addr, i64 %zext_ln50_2, i8 2

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="475" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="1"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0">
<![CDATA[
val_1351515.case.1:3 %br_ln50 = br void %val_1351515.exit

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="476" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="-1"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_1351515.case.7:2 %store_ln50 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_7_addr, i64 %zext_ln50_1, i8 2

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="477" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="-1"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0">
<![CDATA[
val_1351515.case.7:3 %br_ln50 = br void %val_1351515.exit

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="478" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="0"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_1351515.case.0:2 %store_ln50 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_0_addr, i64 %zext_ln50, i8 2

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="479" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="rltBank" val="0"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0">
<![CDATA[
val_1351515.case.0:3 %br_ln50 = br void %val_1351515.exit

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="480" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="1"/>
<literal name="icmp_ln878_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
val_1351515.exit:0 %write_ln51 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 1

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="481" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="icmp_ln878_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0 %write_ln94 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 0

]]></Node>
<StgValue><ssdm name="write_ln94"/></StgValue>
</operation>

<operation id="482" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="rltBank" val="-2"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_78939.case.6:1 %store_ln92 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_6_addr, i64 %shl_ln92_7, i8 128

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="483" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="rltBank" val="-2"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
val_78939.case.6:2 %br_ln92 = br void %val_78939.exit

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="484" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="rltBank" val="-3"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_78939.case.5:1 %store_ln92 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_5_addr, i64 %shl_ln92_6, i8 128

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="485" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="rltBank" val="-3"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0">
<![CDATA[
val_78939.case.5:2 %br_ln92 = br void %val_78939.exit

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="486" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="rltBank" val="-4"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_78939.case.4:1 %store_ln92 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_4_addr, i64 %shl_ln92_5, i8 128

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="487" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="rltBank" val="-4"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
val_78939.case.4:2 %br_ln92 = br void %val_78939.exit

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="488" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="rltBank" val="3"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_78939.case.3:1 %store_ln92 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_3_addr, i64 %shl_ln92_4, i8 128

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="489" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="rltBank" val="3"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0">
<![CDATA[
val_78939.case.3:2 %br_ln92 = br void %val_78939.exit

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="490" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="rltBank" val="2"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_78939.case.2:1 %store_ln92 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_2_addr, i64 %shl_ln92_3, i8 128

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="491" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="rltBank" val="2"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0">
<![CDATA[
val_78939.case.2:2 %br_ln92 = br void %val_78939.exit

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="492" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="rltBank" val="1"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_78939.case.1:1 %store_ln92 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_1_addr, i64 %shl_ln92_2, i8 128

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="493" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="rltBank" val="1"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
val_78939.case.1:2 %br_ln92 = br void %val_78939.exit

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="494" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="rltBank" val="-1"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_78939.case.7:1 %store_ln92 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_7_addr, i64 %shl_ln92_1, i8 128

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="495" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="rltBank" val="-1"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0">
<![CDATA[
val_78939.case.7:2 %br_ln92 = br void %val_78939.exit

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="496" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="rltBank" val="0"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_78939.case.0:1 %store_ln92 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_0_addr, i64 %shl_ln, i8 128

]]></Node>
<StgValue><ssdm name="store_ln92"/></StgValue>
</operation>

<operation id="497" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="rltBank" val="0"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0">
<![CDATA[
val_78939.case.0:2 %br_ln92 = br void %val_78939.exit

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="498" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="-1"/>
<literal name="icmp_ln878_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
val_78939.exit:0 %write_ln93 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 1

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="499" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0 %write_ln45 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 0

]]></Node>
<StgValue><ssdm name="write_ln45"/></StgValue>
</operation>

<operation id="500" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="rltBank" val="-2"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_0261716.case.6:1 %store_ln43 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_6_addr, i64 %zext_ln43_7, i8 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="501" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="rltBank" val="-2"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="0">
<![CDATA[
val_0261716.case.6:2 %br_ln43 = br void %val_0261716.exit

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="502" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="rltBank" val="-3"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_0261716.case.5:1 %store_ln43 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_5_addr, i64 %zext_ln43_6, i8 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="503" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="rltBank" val="-3"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="0" op_0_bw="0">
<![CDATA[
val_0261716.case.5:2 %br_ln43 = br void %val_0261716.exit

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="504" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="rltBank" val="-4"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_0261716.case.4:1 %store_ln43 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_4_addr, i64 %zext_ln43_5, i8 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="505" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="rltBank" val="-4"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0">
<![CDATA[
val_0261716.case.4:2 %br_ln43 = br void %val_0261716.exit

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="506" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="rltBank" val="3"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_0261716.case.3:1 %store_ln43 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_3_addr, i64 %zext_ln43_4, i8 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="507" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="rltBank" val="3"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="0">
<![CDATA[
val_0261716.case.3:2 %br_ln43 = br void %val_0261716.exit

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="508" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="rltBank" val="2"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_0261716.case.2:1 %store_ln43 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_2_addr, i64 %zext_ln43_3, i8 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="509" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="rltBank" val="2"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0">
<![CDATA[
val_0261716.case.2:2 %br_ln43 = br void %val_0261716.exit

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="510" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="rltBank" val="1"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_0261716.case.1:1 %store_ln43 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_1_addr, i64 %zext_ln43_2, i8 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="511" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="rltBank" val="1"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0">
<![CDATA[
val_0261716.case.1:2 %br_ln43 = br void %val_0261716.exit

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="512" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="rltBank" val="-1"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_0261716.case.7:1 %store_ln43 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_7_addr, i64 %zext_ln43_1, i8 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="513" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="rltBank" val="-1"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0">
<![CDATA[
val_0261716.case.7:2 %br_ln43 = br void %val_0261716.exit

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="514" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="rltBank" val="0"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="8" op_4_bw="0">
<![CDATA[
val_0261716.case.0:1 %store_ln43 = store void @_ssdm_op_Write.bram.p0L_a8i8packedL, i12 %tmp_dist_0_addr, i64 %zext_ln43, i8 1

]]></Node>
<StgValue><ssdm name="store_ln43"/></StgValue>
</operation>

<operation id="515" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="rltBank" val="0"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
val_0261716.case.0:2 %br_ln43 = br void %val_0261716.exit

]]></Node>
<StgValue><ssdm name="br_ln43"/></StgValue>
</operation>

<operation id="516" st_id="3" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln2" val="0"/>
<literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
val_0261716.exit:0 %write_ln44 = write void @_ssdm_op_Write.ap_none.volatile.i1P0A, i1 %exist, i1 1

]]></Node>
<StgValue><ssdm name="write_ln44"/></StgValue>
</operation>

<operation id="517" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0">
<![CDATA[
:0 %ret_ln100 = ret

]]></Node>
<StgValue><ssdm name="ret_ln100"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
