11:28:38 INFO  : Registering command handlers for SDK TCF services
11:28:39 INFO  : Launching XSCT server: xsct.bat -interactive D:\SoC-Design-Basics\05_ZynqLab\ZynqLab05\ZynqLab05.sdk\temp_xsdb_launch_script.tcl
11:28:41 INFO  : XSCT server has started successfully.
11:28:41 INFO  : Successfully done setting XSCT server connection channel  
11:28:41 INFO  : Successfully done setting SDK workspace  
11:28:41 INFO  : Processing command line option -hwspec D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf.
11:43:47 INFO  : Registering command handlers for SDK TCF services
11:43:47 INFO  : Launching XSCT server: xsct.bat -interactive D:\SoC-Design-Basics\05_ZynqLab\ZynqLab05\ZynqLab05.sdk\temp_xsdb_launch_script.tcl
11:43:49 INFO  : XSCT server has started successfully.
11:43:49 INFO  : Successfully done setting XSCT server connection channel  
11:43:49 INFO  : Successfully done setting SDK workspace  
11:43:49 INFO  : Processing command line option -hwspec D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf.
11:43:49 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:44:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1731293012842,  Project:1731292097899
11:44:04 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:44:11 INFO  : Copied contents of D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:44:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:44:14 INFO  : 
11:44:15 INFO  : Updating hardware inferred compiler options for ZynqLab05.
11:44:15 INFO  : Clearing existing target manager status.
11:47:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
11:47:27 INFO  : 'jtag frequency' command is executed.
11:47:27 INFO  : Sourcing of 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:47:27 INFO  : Context for 'APU' is selected.
11:47:27 INFO  : System reset is completed.
11:47:30 INFO  : 'after 3000' command is executed.
11:47:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
11:47:33 INFO  : FPGA configured successfully with bitstream "D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:47:33 INFO  : Context for 'APU' is selected.
11:47:33 INFO  : Hardware design information is loaded from 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
11:47:33 INFO  : 'configparams force-mem-access 1' command is executed.
11:47:33 INFO  : Context for 'APU' is selected.
11:47:33 INFO  : 'ps7_init' command is executed.
11:47:33 INFO  : 'ps7_post_config' command is executed.
11:47:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:33 INFO  : The application 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:47:33 INFO  : 'configparams force-mem-access 0' command is executed.
11:47:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf
configparams force-mem-access 0
----------------End of Script----------------

11:47:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:33 INFO  : 'con' command is executed.
11:47:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

11:47:33 INFO  : Disconnected from the channel tcfchan#1.
12:14:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:14:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
12:14:05 INFO  : 'jtag frequency' command is executed.
12:14:05 INFO  : Sourcing of 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:14:05 INFO  : Context for 'APU' is selected.
12:14:05 INFO  : System reset is completed.
12:14:08 INFO  : 'after 3000' command is executed.
12:14:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
12:14:11 INFO  : FPGA configured successfully with bitstream "D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:14:11 INFO  : Context for 'APU' is selected.
12:14:11 INFO  : Hardware design information is loaded from 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:14:11 INFO  : 'configparams force-mem-access 1' command is executed.
12:14:11 INFO  : Context for 'APU' is selected.
12:14:11 INFO  : 'ps7_init' command is executed.
12:14:11 INFO  : 'ps7_post_config' command is executed.
12:14:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:11 INFO  : The application 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:14:11 INFO  : 'configparams force-mem-access 0' command is executed.
12:14:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf
configparams force-mem-access 0
----------------End of Script----------------

12:14:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:14:11 INFO  : 'con' command is executed.
12:14:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

12:14:11 INFO  : Disconnected from the channel tcfchan#2.
12:33:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1731295981394,  Project:1731293012842
12:33:41 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:33:56 INFO  : Copied contents of D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
12:33:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:33:59 INFO  : 
12:34:00 INFO  : Updating hardware inferred compiler options for ZynqLab05.
12:34:00 INFO  : Clearing existing target manager status.
15:12:46 INFO  : Registering command handlers for SDK TCF services
15:12:46 INFO  : Launching XSCT server: xsct.bat -interactive D:\SoC-Design-Basics\05_ZynqLab\ZynqLab05\ZynqLab05.sdk\temp_xsdb_launch_script.tcl
15:12:49 INFO  : XSCT server has started successfully.
15:12:51 INFO  : Successfully done setting XSCT server connection channel  
15:12:51 INFO  : Successfully done setting SDK workspace  
15:12:51 INFO  : Processing command line option -hwspec D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf.
15:12:51 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
15:17:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1731305802990,  Project:1731295981394
15:17:06 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:17:08 INFO  : Copied contents of D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
15:17:09 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:17:11 INFO  : 
15:17:12 INFO  : Updating hardware inferred compiler options for ZynqLab05.
15:17:12 INFO  : Clearing existing target manager status.
15:31:19 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1731306658309,  Project:1731305802990
15:31:19 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:31:20 INFO  : Copied contents of D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
15:31:22 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:31:23 INFO  : 
15:31:24 INFO  : Updating hardware inferred compiler options for ZynqLab05.
15:31:24 INFO  : Clearing existing target manager status.
15:31:24 INFO  : Closing and re-opening the MSS file of ther project ZynqLab05_bsp
15:37:00 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1731307003279,  Project:1731306658309
15:37:00 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:37:29 INFO  : Copied contents of D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
15:37:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:37:33 INFO  : 
15:37:33 INFO  : Updating hardware inferred compiler options for ZynqLab05.
15:37:39 INFO  : Clearing existing target manager status.
15:37:39 INFO  : Closing and re-opening the MSS file of ther project ZynqLab05_bsp
15:40:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:25 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
15:40:25 INFO  : 'jtag frequency' command is executed.
15:40:25 INFO  : Sourcing of 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:40:26 INFO  : Context for 'APU' is selected.
15:40:26 INFO  : System reset is completed.
15:40:29 INFO  : 'after 3000' command is executed.
15:40:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
15:40:32 INFO  : FPGA configured successfully with bitstream "D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:40:33 INFO  : Context for 'APU' is selected.
15:40:33 INFO  : Hardware design information is loaded from 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:40:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:40:34 INFO  : Context for 'APU' is selected.
15:40:34 INFO  : 'ps7_init' command is executed.
15:40:34 INFO  : 'ps7_post_config' command is executed.
15:40:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:34 INFO  : The application 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:40:34 INFO  : 'configparams force-mem-access 0' command is executed.
15:40:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf
configparams force-mem-access 0
----------------End of Script----------------

15:40:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:40:34 INFO  : 'con' command is executed.
15:40:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

15:40:34 INFO  : Disconnected from the channel tcfchan#1.
15:41:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:41:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
15:41:19 INFO  : 'jtag frequency' command is executed.
15:41:19 INFO  : Sourcing of 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:41:19 INFO  : Context for 'APU' is selected.
15:41:19 INFO  : System reset is completed.
15:41:22 INFO  : 'after 3000' command is executed.
15:41:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
15:41:24 INFO  : FPGA configured successfully with bitstream "D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:41:24 INFO  : Context for 'APU' is selected.
15:41:24 INFO  : Hardware design information is loaded from 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:41:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:41:24 INFO  : Context for 'APU' is selected.
15:41:25 INFO  : 'ps7_init' command is executed.
15:41:25 INFO  : 'ps7_post_config' command is executed.
15:41:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:25 INFO  : The application 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:41:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:41:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf
configparams force-mem-access 0
----------------End of Script----------------

15:41:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:41:25 INFO  : 'con' command is executed.
15:41:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

15:41:25 INFO  : Disconnected from the channel tcfchan#2.
15:43:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:13 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
15:43:13 INFO  : 'jtag frequency' command is executed.
15:43:13 INFO  : Sourcing of 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:43:13 INFO  : Context for 'APU' is selected.
15:43:13 INFO  : System reset is completed.
15:43:16 INFO  : 'after 3000' command is executed.
15:43:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
15:43:19 INFO  : FPGA configured successfully with bitstream "D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:43:19 INFO  : Context for 'APU' is selected.
15:43:19 INFO  : Hardware design information is loaded from 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:43:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:19 INFO  : Context for 'APU' is selected.
15:43:19 INFO  : 'ps7_init' command is executed.
15:43:19 INFO  : 'ps7_post_config' command is executed.
15:43:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:19 INFO  : The application 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:43:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:43:19 INFO  : 'con' command is executed.
15:43:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

15:43:19 INFO  : Disconnected from the channel tcfchan#3.
15:48:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:15 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
15:48:15 INFO  : 'jtag frequency' command is executed.
15:48:15 INFO  : Sourcing of 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:48:15 INFO  : Context for 'APU' is selected.
15:48:15 INFO  : System reset is completed.
15:48:18 INFO  : 'after 3000' command is executed.
15:48:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
15:48:21 INFO  : FPGA configured successfully with bitstream "D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:48:21 INFO  : Context for 'APU' is selected.
15:48:21 INFO  : Hardware design information is loaded from 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:48:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:21 INFO  : Context for 'APU' is selected.
15:48:21 INFO  : 'ps7_init' command is executed.
15:48:21 INFO  : 'ps7_post_config' command is executed.
15:48:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:21 INFO  : The application 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:21 INFO  : 'con' command is executed.
15:48:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

15:48:21 INFO  : Disconnected from the channel tcfchan#4.
15:48:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
15:48:43 INFO  : 'jtag frequency' command is executed.
15:48:43 INFO  : Sourcing of 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:48:43 INFO  : Context for 'APU' is selected.
15:48:43 INFO  : System reset is completed.
15:48:46 INFO  : 'after 3000' command is executed.
15:48:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
15:48:49 INFO  : FPGA configured successfully with bitstream "D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:48:49 INFO  : Context for 'APU' is selected.
15:48:49 INFO  : Hardware design information is loaded from 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:48:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:48:49 INFO  : Context for 'APU' is selected.
15:48:49 INFO  : 'ps7_init' command is executed.
15:48:49 INFO  : 'ps7_post_config' command is executed.
15:48:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:49 INFO  : The application 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:48:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:48:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf
configparams force-mem-access 0
----------------End of Script----------------

15:48:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:48:49 INFO  : 'con' command is executed.
15:48:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

15:48:49 INFO  : Disconnected from the channel tcfchan#5.
15:54:11 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1731308030540,  Project:1731307003279
15:54:11 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:16:11 INFO  : Copied contents of D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:16:13 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:16:15 INFO  : 
20:16:16 INFO  : Updating hardware inferred compiler options for ZynqLab05.
20:16:16 INFO  : Clearing existing target manager status.
20:18:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:18:43 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
20:18:43 INFO  : 'jtag frequency' command is executed.
20:18:43 INFO  : Sourcing of 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:18:43 INFO  : Context for 'APU' is selected.
20:18:44 INFO  : System reset is completed.
20:18:47 INFO  : 'after 3000' command is executed.
20:18:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
20:18:50 INFO  : FPGA configured successfully with bitstream "D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:18:51 INFO  : Context for 'APU' is selected.
20:18:51 INFO  : Hardware design information is loaded from 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:18:51 INFO  : 'configparams force-mem-access 1' command is executed.
20:18:52 INFO  : Context for 'APU' is selected.
20:18:52 INFO  : 'ps7_init' command is executed.
20:18:52 INFO  : 'ps7_post_config' command is executed.
20:18:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:52 INFO  : The application 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:18:52 INFO  : 'configparams force-mem-access 0' command is executed.
20:18:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf
configparams force-mem-access 0
----------------End of Script----------------

20:18:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:18:52 INFO  : 'con' command is executed.
20:18:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

20:18:52 INFO  : Disconnected from the channel tcfchan#6.
20:19:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:19:21 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
20:19:21 INFO  : 'jtag frequency' command is executed.
20:19:21 INFO  : Sourcing of 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:19:21 INFO  : Context for 'APU' is selected.
20:19:21 INFO  : System reset is completed.
20:19:24 INFO  : 'after 3000' command is executed.
20:19:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
20:19:27 INFO  : FPGA configured successfully with bitstream "D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:19:27 INFO  : Context for 'APU' is selected.
20:19:27 INFO  : Hardware design information is loaded from 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:19:27 INFO  : 'configparams force-mem-access 1' command is executed.
20:19:27 INFO  : Context for 'APU' is selected.
20:19:27 INFO  : 'ps7_init' command is executed.
20:19:27 INFO  : 'ps7_post_config' command is executed.
20:19:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:27 INFO  : The application 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:19:27 INFO  : 'configparams force-mem-access 0' command is executed.
20:19:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf
configparams force-mem-access 0
----------------End of Script----------------

20:19:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:19:27 INFO  : 'con' command is executed.
20:19:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

20:19:27 INFO  : Disconnected from the channel tcfchan#7.
20:38:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1731324578653,  Project:1731308030540
20:38:13 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:38:23 INFO  : Copied contents of D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:38:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:38:26 INFO  : 
20:38:27 INFO  : Updating hardware inferred compiler options for ZynqLab05.
20:38:27 INFO  : Clearing existing target manager status.
20:38:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:51 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
20:38:51 INFO  : 'jtag frequency' command is executed.
20:38:51 INFO  : Sourcing of 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:38:51 INFO  : Context for 'APU' is selected.
20:38:51 INFO  : System reset is completed.
20:38:54 INFO  : 'after 3000' command is executed.
20:38:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
20:38:56 INFO  : FPGA configured successfully with bitstream "D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:38:56 INFO  : Context for 'APU' is selected.
20:38:56 INFO  : Hardware design information is loaded from 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:38:56 INFO  : 'configparams force-mem-access 1' command is executed.
20:38:56 INFO  : Context for 'APU' is selected.
20:38:57 INFO  : 'ps7_init' command is executed.
20:38:57 INFO  : 'ps7_post_config' command is executed.
20:38:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:57 INFO  : The application 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:38:57 INFO  : 'configparams force-mem-access 0' command is executed.
20:38:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf
configparams force-mem-access 0
----------------End of Script----------------

20:38:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:38:57 INFO  : 'con' command is executed.
20:38:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

20:38:57 INFO  : Disconnected from the channel tcfchan#8.
21:00:11 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1731326401155,  Project:1731324578653
21:00:11 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:00:14 INFO  : Copied contents of D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:00:16 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:00:17 INFO  : 
21:00:18 INFO  : Updating hardware inferred compiler options for ZynqLab05.
21:00:18 INFO  : Clearing existing target manager status.
21:01:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:27 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
21:01:27 INFO  : 'jtag frequency' command is executed.
21:01:27 INFO  : Sourcing of 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:01:27 INFO  : Context for 'APU' is selected.
21:01:27 INFO  : System reset is completed.
21:01:30 INFO  : 'after 3000' command is executed.
21:01:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
21:01:32 INFO  : FPGA configured successfully with bitstream "D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:01:32 INFO  : Context for 'APU' is selected.
21:01:32 INFO  : Hardware design information is loaded from 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:01:32 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:32 INFO  : Context for 'APU' is selected.
21:01:33 INFO  : 'ps7_init' command is executed.
21:01:33 INFO  : 'ps7_post_config' command is executed.
21:01:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:33 INFO  : The application 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:01:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:01:33 INFO  : 'con' command is executed.
21:01:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

21:01:33 INFO  : Disconnected from the channel tcfchan#9.
21:13:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:13:19 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
21:13:19 INFO  : 'jtag frequency' command is executed.
21:13:19 INFO  : Sourcing of 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:13:20 INFO  : Context for 'APU' is selected.
21:13:20 INFO  : System reset is completed.
21:13:23 INFO  : 'after 3000' command is executed.
21:13:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
21:13:26 INFO  : FPGA configured successfully with bitstream "D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:13:27 INFO  : Context for 'APU' is selected.
21:13:27 INFO  : Hardware design information is loaded from 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:13:27 INFO  : 'configparams force-mem-access 1' command is executed.
21:13:28 INFO  : Context for 'APU' is selected.
21:13:28 INFO  : 'ps7_init' command is executed.
21:13:28 INFO  : 'ps7_post_config' command is executed.
21:13:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:28 INFO  : The application 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:13:28 INFO  : 'configparams force-mem-access 0' command is executed.
21:13:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf
configparams force-mem-access 0
----------------End of Script----------------

21:13:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:13:28 INFO  : 'con' command is executed.
21:13:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

21:13:28 INFO  : Disconnected from the channel tcfchan#10.
21:14:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:32 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
21:14:32 INFO  : 'jtag frequency' command is executed.
21:14:32 INFO  : Sourcing of 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:14:32 INFO  : Context for 'APU' is selected.
21:14:33 INFO  : System reset is completed.
21:14:36 INFO  : 'after 3000' command is executed.
21:14:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
21:14:38 INFO  : FPGA configured successfully with bitstream "D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:14:38 INFO  : Context for 'APU' is selected.
21:14:38 INFO  : Hardware design information is loaded from 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:14:38 INFO  : 'configparams force-mem-access 1' command is executed.
21:14:38 INFO  : Context for 'APU' is selected.
21:14:38 INFO  : 'ps7_init' command is executed.
21:14:38 INFO  : 'ps7_post_config' command is executed.
21:14:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:38 INFO  : The application 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:14:38 INFO  : 'configparams force-mem-access 0' command is executed.
21:14:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf
configparams force-mem-access 0
----------------End of Script----------------

21:14:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:39 INFO  : 'con' command is executed.
21:14:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

21:14:39 INFO  : Disconnected from the channel tcfchan#11.
21:19:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:30 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
21:19:30 INFO  : 'jtag frequency' command is executed.
21:19:30 INFO  : Sourcing of 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:19:30 INFO  : Context for 'APU' is selected.
21:19:30 INFO  : System reset is completed.
21:19:33 INFO  : 'after 3000' command is executed.
21:19:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
21:19:36 INFO  : FPGA configured successfully with bitstream "D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:19:36 INFO  : Context for 'APU' is selected.
21:19:36 INFO  : Hardware design information is loaded from 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:19:36 INFO  : 'configparams force-mem-access 1' command is executed.
21:19:36 INFO  : Context for 'APU' is selected.
21:19:36 INFO  : 'ps7_init' command is executed.
21:19:36 INFO  : 'ps7_post_config' command is executed.
21:19:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:36 INFO  : The application 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:19:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:19:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf
configparams force-mem-access 0
----------------End of Script----------------

21:19:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:19:36 INFO  : 'con' command is executed.
21:19:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

21:19:36 INFO  : Disconnected from the channel tcfchan#12.
21:26:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:59 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
21:26:59 INFO  : 'jtag frequency' command is executed.
21:26:59 INFO  : Sourcing of 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:26:59 INFO  : Context for 'APU' is selected.
21:26:59 INFO  : System reset is completed.
21:27:02 INFO  : 'after 3000' command is executed.
21:27:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
21:27:04 INFO  : FPGA configured successfully with bitstream "D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:27:04 INFO  : Context for 'APU' is selected.
21:27:04 INFO  : Hardware design information is loaded from 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:27:04 INFO  : 'configparams force-mem-access 1' command is executed.
21:27:04 INFO  : Context for 'APU' is selected.
21:27:05 INFO  : 'ps7_init' command is executed.
21:27:05 INFO  : 'ps7_post_config' command is executed.
21:27:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:05 INFO  : The application 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:27:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:27:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf
configparams force-mem-access 0
----------------End of Script----------------

21:27:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:05 INFO  : 'con' command is executed.
21:27:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

21:27:05 INFO  : Disconnected from the channel tcfchan#13.
21:27:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:26 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
21:27:26 INFO  : 'jtag frequency' command is executed.
21:27:26 INFO  : Sourcing of 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:27:26 INFO  : Context for 'APU' is selected.
21:27:26 INFO  : System reset is completed.
21:27:29 INFO  : 'after 3000' command is executed.
21:27:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
21:27:32 INFO  : FPGA configured successfully with bitstream "D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:27:32 INFO  : Context for 'APU' is selected.
21:27:32 INFO  : Hardware design information is loaded from 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:27:32 INFO  : 'configparams force-mem-access 1' command is executed.
21:27:32 INFO  : Context for 'APU' is selected.
21:27:32 INFO  : 'ps7_init' command is executed.
21:27:32 INFO  : 'ps7_post_config' command is executed.
21:27:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:32 INFO  : The application 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:27:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:27:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf
configparams force-mem-access 0
----------------End of Script----------------

21:27:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:27:32 INFO  : 'con' command is executed.
21:27:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

21:27:32 INFO  : Disconnected from the channel tcfchan#14.
21:44:34 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1731329019412,  Project:1731326401155
21:44:34 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
21:44:57 INFO  : Copied contents of D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
21:44:59 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:45:01 INFO  : 
21:45:02 INFO  : Updating hardware inferred compiler options for ZynqLab05.
21:45:02 INFO  : Clearing existing target manager status.
21:45:02 INFO  : Closing and re-opening the MSS file of ther project ZynqLab05_bsp
21:45:02 INFO  : Closing and re-opening the MSS file of ther project ZynqLab05_bsp
21:45:02 INFO  : Closing and re-opening the MSS file of ther project ZynqLab05_bsp
21:45:02 INFO  : Closing and re-opening the MSS file of ther project ZynqLab05_bsp
21:45:02 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:45:03 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:50:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:16 INFO  : Jtag cable 'Digilent Zybo Z7 210351B7AC1BA' is selected.
21:50:16 INFO  : 'jtag frequency' command is executed.
21:50:16 INFO  : Sourcing of 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:50:16 INFO  : Context for 'APU' is selected.
21:50:16 INFO  : System reset is completed.
21:50:19 INFO  : 'after 3000' command is executed.
21:50:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1' command is executed.
21:50:22 INFO  : FPGA configured successfully with bitstream "D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:50:22 INFO  : Context for 'APU' is selected.
21:50:22 INFO  : Hardware design information is loaded from 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:50:22 INFO  : 'configparams force-mem-access 1' command is executed.
21:50:22 INFO  : Context for 'APU' is selected.
21:50:22 INFO  : 'ps7_init' command is executed.
21:50:22 INFO  : 'ps7_post_config' command is executed.
21:50:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:22 INFO  : The application 'D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:50:22 INFO  : 'configparams force-mem-access 0' command is executed.
21:50:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA" && level==0} -index 1
fpga -file D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
loadhw -hw D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
dow D:/SoC-Design-Basics/05_ZynqLab/ZynqLab05/ZynqLab05.sdk/ZynqLab05/Debug/ZynqLab05.elf
configparams force-mem-access 0
----------------End of Script----------------

21:50:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:50:22 INFO  : 'con' command is executed.
21:50:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo Z7 210351B7AC1BA"} -index 0
con
----------------End of Script----------------

21:50:22 INFO  : Disconnected from the channel tcfchan#15.
