{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543921014536 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543921014540 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 04:56:54 2018 " "Processing started: Tue Dec 04 04:56:54 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543921014540 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543921014540 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IRL_4bRL_TLCF_C_Test -c IRL_4bRL_TLCF_C_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off IRL_4bRL_TLCF_C_Test -c IRL_4bRL_TLCF_C_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543921014540 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543921015415 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543921015415 ""}
{ "Warning" "WSGN_SEARCH_FILE" "irl_4brl_tlcf_c_test.bdf 1 1 " "Using design file irl_4brl_tlcf_c_test.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IRL_4bRL_TLCF_C_Test " "Found entity 1: IRL_4bRL_TLCF_C_Test" {  } { { "irl_4brl_tlcf_c_test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/irl_4brl_tlcf_c_test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543921023345 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543921023345 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IRL_4bRL_TLCF_C_Test " "Elaborating entity \"IRL_4bRL_TLCF_C_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543921023360 ""}
{ "Warning" "WSGN_SEARCH_FILE" "irl_4brl_tlcf_c.bdf 1 1 " "Using design file irl_4brl_tlcf_c.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IRL_4bRL_TLCF_C " "Found entity 1: IRL_4bRL_TLCF_C" {  } { { "irl_4brl_tlcf_c.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/irl_4brl_tlcf_c.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543921023472 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543921023472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRL_4bRL_TLCF_C IRL_4bRL_TLCF_C:inst " "Elaborating entity \"IRL_4bRL_TLCF_C\" for hierarchy \"IRL_4bRL_TLCF_C:inst\"" {  } { { "irl_4brl_tlcf_c_test.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/irl_4brl_tlcf_c_test.bdf" { { 336 416 768 528 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543921023472 ""}
{ "Warning" "WSGN_SEARCH_FILE" "irl_machine.bdf 1 1 " "Using design file irl_machine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 IRL_Machine " "Found entity 1: IRL_Machine" {  } { { "irl_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/irl_machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543921023597 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543921023597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IRL_Machine IRL_4bRL_TLCF_C:inst\|IRL_Machine:inst " "Elaborating entity \"IRL_Machine\" for hierarchy \"IRL_4bRL_TLCF_C:inst\|IRL_Machine:inst\"" {  } { { "irl_4brl_tlcf_c.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/irl_4brl_tlcf_c.bdf" { { 224 392 656 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543921023597 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_split_3bit.v 1 1 " "Using design file bus_split_3bit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bus_split_3bit " "Found entity 1: bus_split_3bit" {  } { { "bus_split_3bit.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/bus_split_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543921023690 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543921023690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_split_3bit IRL_4bRL_TLCF_C:inst\|IRL_Machine:inst\|bus_split_3bit:inst2 " "Elaborating entity \"bus_split_3bit\" for hierarchy \"IRL_4bRL_TLCF_C:inst\|IRL_Machine:inst\|bus_split_3bit:inst2\"" {  } { { "irl_machine.bdf" "inst2" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/irl_machine.bdf" { { 328 840 992 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543921023690 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_logic_irl.v 1 1 " "Using design file output_logic_irl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_IRL " "Found entity 1: Output_Logic_IRL" {  } { { "output_logic_irl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/output_logic_irl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543921023785 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543921023785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_IRL IRL_4bRL_TLCF_C:inst\|IRL_Machine:inst\|Output_Logic_IRL:inst " "Elaborating entity \"Output_Logic_IRL\" for hierarchy \"IRL_4bRL_TLCF_C:inst\|IRL_Machine:inst\|Output_Logic_IRL:inst\"" {  } { { "irl_machine.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/irl_machine.bdf" { { 328 688 840 408 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543921023785 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_logic_irl.v 1 1 " "Using design file input_logic_irl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_IRL " "Found entity 1: Input_Logic_IRL" {  } { { "input_logic_irl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/input_logic_irl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543921023878 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543921023878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_IRL IRL_4bRL_TLCF_C:inst\|IRL_Machine:inst\|Input_Logic_IRL:inst13 " "Elaborating entity \"Input_Logic_IRL\" for hierarchy \"IRL_4bRL_TLCF_C:inst\|IRL_Machine:inst\|Input_Logic_IRL:inst13\"" {  } { { "irl_machine.bdf" "inst13" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/irl_machine.bdf" { { 296 376 528 408 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543921023878 ""}
{ "Warning" "WSGN_SEARCH_FILE" "w_irl.v 1 1 " "Using design file w_irl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 w_IRL " "Found entity 1: w_IRL" {  } { { "w_irl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/w_irl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543921024129 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543921024129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "w_IRL IRL_4bRL_TLCF_C:inst\|IRL_Machine:inst\|w_IRL:inst12 " "Elaborating entity \"w_IRL\" for hierarchy \"IRL_4bRL_TLCF_C:inst\|IRL_Machine:inst\|w_IRL:inst12\"" {  } { { "irl_machine.bdf" "inst12" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/irl_machine.bdf" { { 296 216 352 376 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543921024144 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lr_machine.bdf 1 1 " "Using design file lr_machine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 LR_Machine " "Found entity 1: LR_Machine" {  } { { "lr_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/lr_machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543921024207 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543921024207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LR_Machine IRL_4bRL_TLCF_C:inst\|IRL_Machine:inst\|LR_Machine:klasdjf " "Elaborating entity \"LR_Machine\" for hierarchy \"IRL_4bRL_TLCF_C:inst\|IRL_Machine:inst\|LR_Machine:klasdjf\"" {  } { { "irl_machine.bdf" "klasdjf" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/irl_machine.bdf" { { 296 -8 184 392 "klasdjf" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543921024207 ""}
{ "Warning" "WSGN_SEARCH_FILE" "logic_lr.v 1 1 " "Using design file logic_lr.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Logic_LR " "Found entity 1: Logic_LR" {  } { { "logic_lr.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/logic_lr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543921024300 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543921024300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Logic_LR IRL_4bRL_TLCF_C:inst\|IRL_Machine:inst\|LR_Machine:klasdjf\|Logic_LR:inst " "Elaborating entity \"Logic_LR\" for hierarchy \"IRL_4bRL_TLCF_C:inst\|IRL_Machine:inst\|LR_Machine:klasdjf\|Logic_LR:inst\"" {  } { { "lr_machine.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/lr_machine.bdf" { { 216 472 624 296 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543921024316 ""}
{ "Warning" "WSGN_SEARCH_FILE" "control_mux_irl_4brl_tlcf_c.v 1 1 " "Using design file control_mux_irl_4brl_tlcf_c.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Mux_IRL_4bRL_TLCF_C " "Found entity 1: Control_Mux_IRL_4bRL_TLCF_C" {  } { { "control_mux_irl_4brl_tlcf_c.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/control_mux_irl_4brl_tlcf_c.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543921024412 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543921024412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Mux_IRL_4bRL_TLCF_C IRL_4bRL_TLCF_C:inst\|Control_Mux_IRL_4bRL_TLCF_C:inst3 " "Elaborating entity \"Control_Mux_IRL_4bRL_TLCF_C\" for hierarchy \"IRL_4bRL_TLCF_C:inst\|Control_Mux_IRL_4bRL_TLCF_C:inst3\"" {  } { { "irl_4brl_tlcf_c.bdf" "inst3" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/irl_4brl_tlcf_c.bdf" { { 368 392 648 544 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543921024412 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4_4bit_register_file.bdf 1 1 " "Using design file 4_4bit_register_file.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4_4bit_Register_File " "Found entity 1: 4_4bit_Register_File" {  } { { "4_4bit_register_file.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/4_4bit_register_file.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543921024506 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543921024506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4_4bit_Register_File IRL_4bRL_TLCF_C:inst\|4_4bit_Register_File:inst6 " "Elaborating entity \"4_4bit_Register_File\" for hierarchy \"IRL_4bRL_TLCF_C:inst\|4_4bit_Register_File:inst6\"" {  } { { "irl_4brl_tlcf_c.bdf" "inst6" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/irl_4brl_tlcf_c.bdf" { { 336 744 1072 464 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543921024506 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_4to1.v 1 1 " "Using design file mux_4to1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_4to1 " "Found entity 1: Mux_4to1" {  } { { "mux_4to1.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/mux_4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543921024600 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543921024600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_4to1 IRL_4bRL_TLCF_C:inst\|4_4bit_Register_File:inst6\|Mux_4to1:inst1 " "Elaborating entity \"Mux_4to1\" for hierarchy \"IRL_4bRL_TLCF_C:inst\|4_4bit_Register_File:inst6\|Mux_4to1:inst1\"" {  } { { "4_4bit_register_file.bdf" "inst1" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/4_4bit_register_file.bdf" { { 592 864 1024 736 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543921024615 ""}
{ "Warning" "WSGN_SEARCH_FILE" "priority_encoder_4to2_4brl.v 1 1 " "Using design file priority_encoder_4to2_4brl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Priority_Encoder_4to2_4bRL " "Found entity 1: Priority_Encoder_4to2_4bRL" {  } { { "priority_encoder_4to2_4brl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/priority_encoder_4to2_4brl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543921024695 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543921024695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Priority_Encoder_4to2_4bRL IRL_4bRL_TLCF_C:inst\|4_4bit_Register_File:inst6\|Priority_Encoder_4to2_4bRL:inst2 " "Elaborating entity \"Priority_Encoder_4to2_4bRL\" for hierarchy \"IRL_4bRL_TLCF_C:inst\|4_4bit_Register_File:inst6\|Priority_Encoder_4to2_4bRL:inst2\"" {  } { { "4_4bit_register_file.bdf" "inst2" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/4_4bit_register_file.bdf" { { 696 240 392 776 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543921024695 ""}
{ "Warning" "WSGN_SEARCH_FILE" "4bit_register.bdf 1 1 " "Using design file 4bit_register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 4bit_Register " "Found entity 1: 4bit_Register" {  } { { "4bit_register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/4bit_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543921024804 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543921024804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "4bit_Register IRL_4bRL_TLCF_C:inst\|4_4bit_Register_File:inst6\|4bit_Register:Register3 " "Elaborating entity \"4bit_Register\" for hierarchy \"IRL_4bRL_TLCF_C:inst\|4_4bit_Register_File:inst6\|4bit_Register:Register3\"" {  } { { "4_4bit_register_file.bdf" "Register3" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/4_4bit_register_file.bdf" { { 256 664 808 384 "Register3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543921024804 ""}
{ "Warning" "WSGN_SEARCH_FILE" "1bit_register.bdf 1 1 " "Using design file 1bit_register.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 1bit_Register " "Found entity 1: 1bit_Register" {  } { { "1bit_register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/1bit_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543921024883 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543921024883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "1bit_Register IRL_4bRL_TLCF_C:inst\|4_4bit_Register_File:inst6\|4bit_Register:Register3\|1bit_Register:inst3 " "Elaborating entity \"1bit_Register\" for hierarchy \"IRL_4bRL_TLCF_C:inst\|4_4bit_Register_File:inst6\|4bit_Register:Register3\|1bit_Register:inst3\"" {  } { { "4bit_register.bdf" "inst3" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/4bit_register.bdf" { { 344 944 1040 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543921024883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX IRL_4bRL_TLCF_C:inst\|4_4bit_Register_File:inst6\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1 " "Elaborating entity \"BUSMUX\" for hierarchy \"IRL_4bRL_TLCF_C:inst\|4_4bit_Register_File:inst6\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\"" {  } { { "1bit_register.bdf" "inst1" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/1bit_register.bdf" { { 416 704 816 504 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543921024929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IRL_4bRL_TLCF_C:inst\|4_4bit_Register_File:inst6\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1 " "Elaborated megafunction instantiation \"IRL_4bRL_TLCF_C:inst\|4_4bit_Register_File:inst6\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\"" {  } { { "1bit_register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/1bit_register.bdf" { { 416 704 816 504 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543921024945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IRL_4bRL_TLCF_C:inst\|4_4bit_Register_File:inst6\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1 " "Instantiated megafunction \"IRL_4bRL_TLCF_C:inst\|4_4bit_Register_File:inst6\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543921024945 ""}  } { { "1bit_register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/1bit_register.bdf" { { 416 704 816 504 "inst1" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543921024945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux IRL_4bRL_TLCF_C:inst\|4_4bit_Register_File:inst6\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000 " "Elaborating entity \"lpm_mux\" for hierarchy \"IRL_4bRL_TLCF_C:inst\|4_4bit_Register_File:inst6\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543921024976 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "IRL_4bRL_TLCF_C:inst\|4_4bit_Register_File:inst6\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000 IRL_4bRL_TLCF_C:inst\|4_4bit_Register_File:inst6\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1 " "Elaborated megafunction instantiation \"IRL_4bRL_TLCF_C:inst\|4_4bit_Register_File:inst6\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000\", which is child of megafunction instantiation \"IRL_4bRL_TLCF_C:inst\|4_4bit_Register_File:inst6\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\"" {  } { { "busmux.tdf" "" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "1bit_register.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/1bit_register.bdf" { { 416 704 816 504 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543921024992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7rc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7rc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7rc " "Found entity 1: mux_7rc" {  } { { "db/mux_7rc.tdf" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/db/mux_7rc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543921025070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543921025070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7rc IRL_4bRL_TLCF_C:inst\|4_4bit_Register_File:inst6\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000\|mux_7rc:auto_generated " "Elaborating entity \"mux_7rc\" for hierarchy \"IRL_4bRL_TLCF_C:inst\|4_4bit_Register_File:inst6\|4bit_Register:Register3\|1bit_Register:inst3\|BUSMUX:inst1\|lpm_mux:\$00000\|mux_7rc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543921025070 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_2to4.v 1 1 " "Using design file decoder_2to4.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_2to4 " "Found entity 1: Decoder_2to4" {  } { { "decoder_2to4.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/decoder_2to4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543921025242 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543921025242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_2to4 IRL_4bRL_TLCF_C:inst\|4_4bit_Register_File:inst6\|Decoder_2to4:inst " "Elaborating entity \"Decoder_2to4\" for hierarchy \"IRL_4bRL_TLCF_C:inst\|4_4bit_Register_File:inst6\|Decoder_2to4:inst\"" {  } { { "4_4bit_register_file.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/4_4bit_register_file.bdf" { { 656 416 568 736 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543921025242 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tlcf.bdf 1 1 " "Using design file tlcf.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TLCF " "Found entity 1: TLCF" {  } { { "tlcf.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/tlcf.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543921025603 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543921025603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLCF IRL_4bRL_TLCF_C:inst\|TLCF:inst2 " "Elaborating entity \"TLCF\" for hierarchy \"IRL_4bRL_TLCF_C:inst\|TLCF:inst2\"" {  } { { "irl_4brl_tlcf_c.bdf" "inst2" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/irl_4brl_tlcf_c.bdf" { { 184 744 1024 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543921025603 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tlc_mk3.bdf 1 1 " "Using design file tlc_mk3.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TLC_Mk3 " "Found entity 1: TLC_Mk3" {  } { { "tlc_mk3.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/tlc_mk3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543921025728 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543921025728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLC_Mk3 IRL_4bRL_TLCF_C:inst\|TLCF:inst2\|TLC_Mk3:inst2 " "Elaborating entity \"TLC_Mk3\" for hierarchy \"IRL_4bRL_TLCF_C:inst\|TLCF:inst2\|TLC_Mk3:inst2\"" {  } { { "tlcf.bdf" "inst2" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/tlcf.bdf" { { 424 688 928 552 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543921025728 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_logic_tlc_mk3.v 1 1 " "Using design file output_logic_tlc_mk3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_TLC_Mk3 " "Found entity 1: Output_Logic_TLC_Mk3" {  } { { "output_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/output_logic_tlc_mk3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543921025821 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543921025821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_TLC_Mk3 IRL_4bRL_TLCF_C:inst\|TLCF:inst2\|TLC_Mk3:inst2\|Output_Logic_TLC_Mk3:inst " "Elaborating entity \"Output_Logic_TLC_Mk3\" for hierarchy \"IRL_4bRL_TLCF_C:inst\|TLCF:inst2\|TLC_Mk3:inst2\|Output_Logic_TLC_Mk3:inst\"" {  } { { "tlc_mk3.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/tlc_mk3.bdf" { { 552 776 928 632 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543921025821 ""}
{ "Warning" "WSGN_SEARCH_FILE" "capacity_check_tcl_mk3.v 1 1 " "Using design file capacity_check_tcl_mk3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Capacity_Check_TCL_Mk3 " "Found entity 1: Capacity_Check_TCL_Mk3" {  } { { "capacity_check_tcl_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/capacity_check_tcl_mk3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543921025915 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543921025915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Capacity_Check_TCL_Mk3 IRL_4bRL_TLCF_C:inst\|TLCF:inst2\|TLC_Mk3:inst2\|Capacity_Check_TCL_Mk3:inst5 " "Elaborating entity \"Capacity_Check_TCL_Mk3\" for hierarchy \"IRL_4bRL_TLCF_C:inst\|TLCF:inst2\|TLC_Mk3:inst2\|Capacity_Check_TCL_Mk3:inst5\"" {  } { { "tlc_mk3.bdf" "inst5" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/tlc_mk3.bdf" { { 488 440 664 600 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543921025931 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_logic_tlc_mk3.v 1 1 " "Using design file input_logic_tlc_mk3.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_TLC_Mk3 " "Found entity 1: Input_Logic_TLC_Mk3" {  } { { "input_logic_tlc_mk3.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/input_logic_tlc_mk3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543921026025 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543921026025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_TLC_Mk3 IRL_4bRL_TLCF_C:inst\|TLCF:inst2\|TLC_Mk3:inst2\|Input_Logic_TLC_Mk3:inst1 " "Elaborating entity \"Input_Logic_TLC_Mk3\" for hierarchy \"IRL_4bRL_TLCF_C:inst\|TLCF:inst2\|TLC_Mk3:inst2\|Input_Logic_TLC_Mk3:inst1\"" {  } { { "tlc_mk3.bdf" "inst1" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/tlc_mk3.bdf" { { 520 272 424 632 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543921026025 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder_2to4_tclf.v 1 1 " "Using design file decoder_2to4_tclf.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_2to4_TCLF " "Found entity 1: decoder_2to4_TCLF" {  } { { "decoder_2to4_tclf.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/decoder_2to4_tclf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543921026134 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543921026134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_2to4_TCLF IRL_4bRL_TLCF_C:inst\|TLCF:inst2\|decoder_2to4_TCLF:inst4 " "Elaborating entity \"decoder_2to4_TCLF\" for hierarchy \"IRL_4bRL_TLCF_C:inst\|TLCF:inst2\|decoder_2to4_TCLF:inst4\"" {  } { { "tlcf.bdf" "inst4" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/tlcf.bdf" { { 472 440 624 552 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543921026134 ""}
{ "Warning" "WSGN_SEARCH_FILE" "priority_encoder_4to2_tlcf.v 1 1 " "Using design file priority_encoder_4to2_tlcf.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Priority_Encoder_4to2_TLCF " "Found entity 1: Priority_Encoder_4to2_TLCF" {  } { { "priority_encoder_4to2_tlcf.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/priority_encoder_4to2_tlcf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543921026228 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543921026228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Priority_Encoder_4to2_TLCF IRL_4bRL_TLCF_C:inst\|TLCF:inst2\|Priority_Encoder_4to2_TLCF:sadfgsa " "Elaborating entity \"Priority_Encoder_4to2_TLCF\" for hierarchy \"IRL_4bRL_TLCF_C:inst\|TLCF:inst2\|Priority_Encoder_4to2_TLCF:sadfgsa\"" {  } { { "tlcf.bdf" "sadfgsa" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/tlcf.bdf" { { 488 272 424 568 "sadfgsa" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543921026228 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543921026353 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543921026353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst6 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst6\"" {  } { { "irl_4brl_tlcf_c_test.bdf" "inst6" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/IRL_4bRL_TLCF_Combo_Test/irl_4brl_tlcf_c_test.bdf" { { 488 816 968 568 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543921026384 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543921027698 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543921028831 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543921028831 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "236 " "Implemented 236 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543921029378 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543921029378 ""} { "Info" "ICUT_CUT_TM_LCELLS" "184 " "Implemented 184 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543921029378 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543921029378 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "668 " "Peak virtual memory: 668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543921029520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 04:57:09 2018 " "Processing ended: Tue Dec 04 04:57:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543921029520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543921029520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543921029520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543921029520 ""}
