<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::USART1::CR1 Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1.html">USART1</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html">CR1</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::USART1::CR1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Control register 1.  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:a3ac5e99bdf82bc9e1e31d3eb3a70eb71"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#a3ac5e99bdf82bc9e1e31d3eb3a70eb71">UE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 0, 1 &gt;</td></tr>
<tr class="memdesc:a3ac5e99bdf82bc9e1e31d3eb3a70eb71"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART enable.  <a href="#a3ac5e99bdf82bc9e1e31d3eb3a70eb71">More...</a><br /></td></tr>
<tr class="separator:a3ac5e99bdf82bc9e1e31d3eb3a70eb71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fdf9198e8261f105b10fb1a44b42de4"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#a2fdf9198e8261f105b10fb1a44b42de4">UESM</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 1, 1 &gt;</td></tr>
<tr class="memdesc:a2fdf9198e8261f105b10fb1a44b42de4"><td class="mdescLeft">&#160;</td><td class="mdescRight">USART enable in Stop mode.  <a href="#a2fdf9198e8261f105b10fb1a44b42de4">More...</a><br /></td></tr>
<tr class="separator:a2fdf9198e8261f105b10fb1a44b42de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5e7d5d1479ba853c49e65051eeb32e7"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#af5e7d5d1479ba853c49e65051eeb32e7">RE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 2, 1 &gt;</td></tr>
<tr class="memdesc:af5e7d5d1479ba853c49e65051eeb32e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver enable.  <a href="#af5e7d5d1479ba853c49e65051eeb32e7">More...</a><br /></td></tr>
<tr class="separator:af5e7d5d1479ba853c49e65051eeb32e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5964a040bce725a689118c55c719a23b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#a5964a040bce725a689118c55c719a23b">TE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 3, 1 &gt;</td></tr>
<tr class="memdesc:a5964a040bce725a689118c55c719a23b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter enable.  <a href="#a5964a040bce725a689118c55c719a23b">More...</a><br /></td></tr>
<tr class="separator:a5964a040bce725a689118c55c719a23b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b202ec97ecd3210e52297e2099befad"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#a1b202ec97ecd3210e52297e2099befad">IDLEIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 4, 1 &gt;</td></tr>
<tr class="memdesc:a1b202ec97ecd3210e52297e2099befad"><td class="mdescLeft">&#160;</td><td class="mdescRight">IDLE interrupt enable.  <a href="#a1b202ec97ecd3210e52297e2099befad">More...</a><br /></td></tr>
<tr class="separator:a1b202ec97ecd3210e52297e2099befad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bec4152feccda224023f4fcd900670d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#a6bec4152feccda224023f4fcd900670d">RXNEIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 5, 1 &gt;</td></tr>
<tr class="memdesc:a6bec4152feccda224023f4fcd900670d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RXNE interrupt enable.  <a href="#a6bec4152feccda224023f4fcd900670d">More...</a><br /></td></tr>
<tr class="separator:a6bec4152feccda224023f4fcd900670d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d739009a8942c7e2fcec040ae29fa78"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#a4d739009a8942c7e2fcec040ae29fa78">TCIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 6, 1 &gt;</td></tr>
<tr class="memdesc:a4d739009a8942c7e2fcec040ae29fa78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmission complete interrupt enable.  <a href="#a4d739009a8942c7e2fcec040ae29fa78">More...</a><br /></td></tr>
<tr class="separator:a4d739009a8942c7e2fcec040ae29fa78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afde4da2e82db9bf3b58d3ed953ee2de9"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#afde4da2e82db9bf3b58d3ed953ee2de9">TXEIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 7, 1 &gt;</td></tr>
<tr class="memdesc:afde4da2e82db9bf3b58d3ed953ee2de9"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt enable  <a href="#afde4da2e82db9bf3b58d3ed953ee2de9">More...</a><br /></td></tr>
<tr class="separator:afde4da2e82db9bf3b58d3ed953ee2de9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72f7ac92692ba501ec6978e54be9a811"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#a72f7ac92692ba501ec6978e54be9a811">PEIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 8, 1 &gt;</td></tr>
<tr class="memdesc:a72f7ac92692ba501ec6978e54be9a811"><td class="mdescLeft">&#160;</td><td class="mdescRight">PE interrupt enable.  <a href="#a72f7ac92692ba501ec6978e54be9a811">More...</a><br /></td></tr>
<tr class="separator:a72f7ac92692ba501ec6978e54be9a811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9620eddb4c57aae9aaa6d6f206993c87"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#a9620eddb4c57aae9aaa6d6f206993c87">PS</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 9, 1 &gt;</td></tr>
<tr class="memdesc:a9620eddb4c57aae9aaa6d6f206993c87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity selection.  <a href="#a9620eddb4c57aae9aaa6d6f206993c87">More...</a><br /></td></tr>
<tr class="separator:a9620eddb4c57aae9aaa6d6f206993c87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa92d8da8f80045fee53d7f5b19f9ddc9"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#aa92d8da8f80045fee53d7f5b19f9ddc9">PCE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 10, 1 &gt;</td></tr>
<tr class="memdesc:aa92d8da8f80045fee53d7f5b19f9ddc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Parity control enable.  <a href="#aa92d8da8f80045fee53d7f5b19f9ddc9">More...</a><br /></td></tr>
<tr class="separator:aa92d8da8f80045fee53d7f5b19f9ddc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef6b327399b4922ec97d29855efbbfa5"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#aef6b327399b4922ec97d29855efbbfa5">WAKE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 11, 1 &gt;</td></tr>
<tr class="memdesc:aef6b327399b4922ec97d29855efbbfa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver wakeup method.  <a href="#aef6b327399b4922ec97d29855efbbfa5">More...</a><br /></td></tr>
<tr class="separator:aef6b327399b4922ec97d29855efbbfa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d5ffac33920aa7339702e7610f0493c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#a9d5ffac33920aa7339702e7610f0493c">M</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 12, 1 &gt;</td></tr>
<tr class="memdesc:a9d5ffac33920aa7339702e7610f0493c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word length.  <a href="#a9d5ffac33920aa7339702e7610f0493c">More...</a><br /></td></tr>
<tr class="separator:a9d5ffac33920aa7339702e7610f0493c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fdcbd21d016d8e0536c0040cfcaec4a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#a8fdcbd21d016d8e0536c0040cfcaec4a">MME</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 13, 1 &gt;</td></tr>
<tr class="memdesc:a8fdcbd21d016d8e0536c0040cfcaec4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mute mode enable.  <a href="#a8fdcbd21d016d8e0536c0040cfcaec4a">More...</a><br /></td></tr>
<tr class="separator:a8fdcbd21d016d8e0536c0040cfcaec4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f0679b69e362bc3d4deaa2efdf80b3a"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#a3f0679b69e362bc3d4deaa2efdf80b3a">CMIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 14, 1 &gt;</td></tr>
<tr class="memdesc:a3f0679b69e362bc3d4deaa2efdf80b3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Character match interrupt enable.  <a href="#a3f0679b69e362bc3d4deaa2efdf80b3a">More...</a><br /></td></tr>
<tr class="separator:a3f0679b69e362bc3d4deaa2efdf80b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d65f239972dcb5670a30dbb7d2807f5"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#a5d65f239972dcb5670a30dbb7d2807f5">OVER8</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 15, 1 &gt;</td></tr>
<tr class="memdesc:a5d65f239972dcb5670a30dbb7d2807f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Oversampling mode.  <a href="#a5d65f239972dcb5670a30dbb7d2807f5">More...</a><br /></td></tr>
<tr class="separator:a5d65f239972dcb5670a30dbb7d2807f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7d6738d576dee6ea8c763260ab32307"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#ae7d6738d576dee6ea8c763260ab32307">DEDT</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 16, 5 &gt;</td></tr>
<tr class="memdesc:ae7d6738d576dee6ea8c763260ab32307"><td class="mdescLeft">&#160;</td><td class="mdescRight">Driver Enable deassertion time.  <a href="#ae7d6738d576dee6ea8c763260ab32307">More...</a><br /></td></tr>
<tr class="separator:ae7d6738d576dee6ea8c763260ab32307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a234f1bde91656ea15c3405c7f2fba247"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#a234f1bde91656ea15c3405c7f2fba247">DEAT</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 21, 5 &gt;</td></tr>
<tr class="memdesc:a234f1bde91656ea15c3405c7f2fba247"><td class="mdescLeft">&#160;</td><td class="mdescRight">Driver Enable assertion time.  <a href="#a234f1bde91656ea15c3405c7f2fba247">More...</a><br /></td></tr>
<tr class="separator:a234f1bde91656ea15c3405c7f2fba247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a672f6e55e62891457de4e0237847467f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#a672f6e55e62891457de4e0237847467f">RTOIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 26, 1 &gt;</td></tr>
<tr class="memdesc:a672f6e55e62891457de4e0237847467f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver timeout interrupt enable.  <a href="#a672f6e55e62891457de4e0237847467f">More...</a><br /></td></tr>
<tr class="separator:a672f6e55e62891457de4e0237847467f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e9a0d780202c8737e64c094e0754e7d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#a4e9a0d780202c8737e64c094e0754e7d">EOBIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 27, 1 &gt;</td></tr>
<tr class="memdesc:a4e9a0d780202c8737e64c094e0754e7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of Block interrupt enable.  <a href="#a4e9a0d780202c8737e64c094e0754e7d">More...</a><br /></td></tr>
<tr class="separator:a4e9a0d780202c8737e64c094e0754e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2a4b6a68da7d90e28748a02f380f3d5"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#af2a4b6a68da7d90e28748a02f380f3d5">M1</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 28, 1 &gt;</td></tr>
<tr class="memdesc:af2a4b6a68da7d90e28748a02f380f3d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word length.  <a href="#af2a4b6a68da7d90e28748a02f380f3d5">More...</a><br /></td></tr>
<tr class="separator:af2a4b6a68da7d90e28748a02f380f3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Control register 1. </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="a3ac5e99bdf82bc9e1e31d3eb3a70eb71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#a3ac5e99bdf82bc9e1e31d3eb3a70eb71">STM32LIB::reg::USART1::CR1::UE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 0, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART enable. </p>

</div>
</div>
<a class="anchor" id="a2fdf9198e8261f105b10fb1a44b42de4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#a2fdf9198e8261f105b10fb1a44b42de4">STM32LIB::reg::USART1::CR1::UESM</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 1, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>USART enable in Stop mode. </p>

</div>
</div>
<a class="anchor" id="af5e7d5d1479ba853c49e65051eeb32e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#af5e7d5d1479ba853c49e65051eeb32e7">STM32LIB::reg::USART1::CR1::RE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 2, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver enable. </p>

</div>
</div>
<a class="anchor" id="a5964a040bce725a689118c55c719a23b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#a5964a040bce725a689118c55c719a23b">STM32LIB::reg::USART1::CR1::TE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 3, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmitter enable. </p>

</div>
</div>
<a class="anchor" id="a1b202ec97ecd3210e52297e2099befad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#a1b202ec97ecd3210e52297e2099befad">STM32LIB::reg::USART1::CR1::IDLEIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 4, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IDLE interrupt enable. </p>

</div>
</div>
<a class="anchor" id="a6bec4152feccda224023f4fcd900670d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#a6bec4152feccda224023f4fcd900670d">STM32LIB::reg::USART1::CR1::RXNEIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 5, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RXNE interrupt enable. </p>

</div>
</div>
<a class="anchor" id="a4d739009a8942c7e2fcec040ae29fa78"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#a4d739009a8942c7e2fcec040ae29fa78">STM32LIB::reg::USART1::CR1::TCIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 6, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transmission complete interrupt enable. </p>

</div>
</div>
<a class="anchor" id="afde4da2e82db9bf3b58d3ed953ee2de9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#afde4da2e82db9bf3b58d3ed953ee2de9">STM32LIB::reg::USART1::CR1::TXEIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 7, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>interrupt enable </p>

</div>
</div>
<a class="anchor" id="a72f7ac92692ba501ec6978e54be9a811"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#a72f7ac92692ba501ec6978e54be9a811">STM32LIB::reg::USART1::CR1::PEIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 8, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PE interrupt enable. </p>

</div>
</div>
<a class="anchor" id="a9620eddb4c57aae9aaa6d6f206993c87"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#a9620eddb4c57aae9aaa6d6f206993c87">STM32LIB::reg::USART1::CR1::PS</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 9, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parity selection. </p>

</div>
</div>
<a class="anchor" id="aa92d8da8f80045fee53d7f5b19f9ddc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#aa92d8da8f80045fee53d7f5b19f9ddc9">STM32LIB::reg::USART1::CR1::PCE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 10, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Parity control enable. </p>

</div>
</div>
<a class="anchor" id="aef6b327399b4922ec97d29855efbbfa5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#aef6b327399b4922ec97d29855efbbfa5">STM32LIB::reg::USART1::CR1::WAKE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 11, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver wakeup method. </p>

</div>
</div>
<a class="anchor" id="a9d5ffac33920aa7339702e7610f0493c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#a9d5ffac33920aa7339702e7610f0493c">STM32LIB::reg::USART1::CR1::M</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 12, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Word length. </p>

</div>
</div>
<a class="anchor" id="a8fdcbd21d016d8e0536c0040cfcaec4a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#a8fdcbd21d016d8e0536c0040cfcaec4a">STM32LIB::reg::USART1::CR1::MME</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 13, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mute mode enable. </p>

</div>
</div>
<a class="anchor" id="a3f0679b69e362bc3d4deaa2efdf80b3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#a3f0679b69e362bc3d4deaa2efdf80b3a">STM32LIB::reg::USART1::CR1::CMIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 14, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Character match interrupt enable. </p>

</div>
</div>
<a class="anchor" id="a5d65f239972dcb5670a30dbb7d2807f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#a5d65f239972dcb5670a30dbb7d2807f5">STM32LIB::reg::USART1::CR1::OVER8</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 15, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Oversampling mode. </p>

</div>
</div>
<a class="anchor" id="ae7d6738d576dee6ea8c763260ab32307"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#ae7d6738d576dee6ea8c763260ab32307">STM32LIB::reg::USART1::CR1::DEDT</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 16, 5&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Driver Enable deassertion time. </p>

</div>
</div>
<a class="anchor" id="a234f1bde91656ea15c3405c7f2fba247"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#a234f1bde91656ea15c3405c7f2fba247">STM32LIB::reg::USART1::CR1::DEAT</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 21, 5&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Driver Enable assertion time. </p>

</div>
</div>
<a class="anchor" id="a672f6e55e62891457de4e0237847467f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#a672f6e55e62891457de4e0237847467f">STM32LIB::reg::USART1::CR1::RTOIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 26, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Receiver timeout interrupt enable. </p>

</div>
</div>
<a class="anchor" id="a4e9a0d780202c8737e64c094e0754e7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#a4e9a0d780202c8737e64c094e0754e7d">STM32LIB::reg::USART1::CR1::EOBIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 27, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>End of Block interrupt enable. </p>

</div>
</div>
<a class="anchor" id="af2a4b6a68da7d90e28748a02f380f3d5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t1_1_1_c_r1.html#af2a4b6a68da7d90e28748a02f380f3d5">STM32LIB::reg::USART1::CR1::M1</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40013800, 28, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Word length. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:17 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
