#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue May 12 22:32:56 2020
# Process ID: 17008
# Current directory: /home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2
# Command line: vivado
# Log file: /home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/vivado.log
# Journal file: /home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/vivado.jou
#-----------------------------------------------------------
start_gui
open_project {/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 6532.211 ; gain = 129.137 ; free physical = 2019 ; free virtual = 11448
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue May 12 22:39:06 2020] Launched synth_1...
Run output will be captured here: /home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue May 12 22:40:41 2020] Launched synth_1...
Run output will be captured here: /home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.runs/synth_1/runme.log
set_property SOURCE_SET sources_1 [get_filesets sim_1]
import_files -fileset sim_1 -norecurse {{/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Test/TestSimulado1.vhd}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basys3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Basys3_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/Entrega1/Basys3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Basys3'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ControlUnit'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/entrega 2/RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/entrega 2/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/Entrega1/Reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Reg'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/com_and.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'com_and'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/conjuncion.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'conjuncion'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/ex_or.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ex_or'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/new/half_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'half_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/lshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lshift'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/mux_a.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_a'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/mux_b.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'mux_b'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/resta.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'resta'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/rshift.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rshift'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/new/suma.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'suma'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sim_1/imports/Test/TestSimulado1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Basys3_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.sim/sim_1/behav/xsim'
xelab -wto b77cb173600240079fd1510a4d351ec8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Basys3_tb_behav xil_defaultlib.Basys3_tb -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto b77cb173600240079fd1510a4d351ec8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Basys3_tb_behav xil_defaultlib.Basys3_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3353] formal port 'instruction_memory' has no actual or default value [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/new/mux_b.vhd:39]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit basys3_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 2
[Tue May 12 22:44:02 2020] Launched synth_1...
Run output will be captured here: /home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basys3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Basys3_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/imports/imports/Entrega1/Basys3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Basys3'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.sim/sim_1/behav/xsim'
xelab -wto b77cb173600240079fd1510a4d351ec8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Basys3_tb_behav xil_defaultlib.Basys3_tb -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto b77cb173600240079fd1510a4d351ec8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Basys3_tb_behav xil_defaultlib.Basys3_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-494] choice "0000000000000000" should have 17 elements [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:38]
ERROR: [VRFC 10-494] choice "0000000000000001" should have 17 elements [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:39]
ERROR: [VRFC 10-494] choice "0000000000000010" should have 17 elements [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:40]
ERROR: [VRFC 10-494] choice "0000000000000011" should have 17 elements [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:41]
ERROR: [VRFC 10-494] choice "0000000000000100" should have 17 elements [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:42]
ERROR: [VRFC 10-494] choice "0000000000000101" should have 17 elements [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:43]
ERROR: [VRFC 10-494] choice "0000000000000110" should have 17 elements [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:44]
ERROR: [VRFC 10-494] choice "0000000000000111" should have 17 elements [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:45]
ERROR: [VRFC 10-494] choice "0000000000001000" should have 17 elements [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:48]
ERROR: [VRFC 10-494] choice "0000000000001001" should have 17 elements [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:49]
ERROR: [VRFC 10-494] choice "0000000000001010" should have 17 elements [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:50]
ERROR: [VRFC 10-494] choice "0000000000001011" should have 17 elements [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:51]
ERROR: [VRFC 10-494] choice "0000000000001100" should have 17 elements [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:52]
ERROR: [VRFC 10-494] choice "0000000000001101" should have 17 elements [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:53]
ERROR: [VRFC 10-494] choice "0000000000001110" should have 17 elements [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:54]
ERROR: [VRFC 10-494] choice "0000000000001111" should have 17 elements [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:57]
ERROR: [VRFC 10-494] choice "0000000000010000" should have 17 elements [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:58]
ERROR: [VRFC 10-494] choice "0000000000010001" should have 17 elements [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:59]
ERROR: [VRFC 10-494] choice "0000000000010010" should have 17 elements [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:60]
INFO: [#UNDEF] Sorry, too many errors..
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit basys3_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basys3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Basys3_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ControlUnit'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.sim/sim_1/behav/xsim'
xelab -wto b77cb173600240079fd1510a4d351ec8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Basys3_tb_behav xil_defaultlib.Basys3_tb -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto b77cb173600240079fd1510a4d351ec8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Basys3_tb_behav xil_defaultlib.Basys3_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 12 elements ; expected 11 [/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd:38]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit basys3_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Basys3_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj Basys3_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.srcs/sources_1/imports/sources_1/ControlUnit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ControlUnit'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.sim/sim_1/behav/xsim'
xelab -wto b77cb173600240079fd1510a4d351ec8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Basys3_tb_behav xil_defaultlib.Basys3_tb -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto b77cb173600240079fd1510a4d351ec8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot Basys3_tb_behav xil_defaultlib.Basys3_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Reg [reg_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_a [mux_a_default]
Compiling architecture behavioral of entity xil_defaultlib.mux_b [mux_b_default]
Compiling architecture behavioral of entity xil_defaultlib.conjuncion [conjuncion_default]
Compiling architecture behavioral of entity xil_defaultlib.com_and [com_and_default]
Compiling architecture behavioral of entity xil_defaultlib.ex_or [ex_or_default]
Compiling architecture behavioral of entity xil_defaultlib.rshift [rshift_default]
Compiling architecture behavioral of entity xil_defaultlib.lshift [lshift_default]
Compiling architecture behavioral of entity xil_defaultlib.half_adder [half_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.suma [suma_default]
Compiling architecture behavioral of entity xil_defaultlib.resta [resta_default]
Compiling architecture behavioral of entity xil_defaultlib.ALU [alu_default]
Compiling architecture behavioral of entity xil_defaultlib.RAM [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit [controlunit_default]
Compiling architecture behavioral of entity xil_defaultlib.Basys3 [basys3_default]
Compiling architecture bench of entity xil_defaultlib.basys3_tb
Built simulation snapshot Basys3_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega -notrace
couldn't read file "/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega": no such file or directory
INFO: [Common 17-206] Exiting Webtalk at Tue May 12 22:48:40 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lucianop/Documents/9semestre/IIC2343/proyecto-entrega-grupo-6/Entrega 2/Proyecto/Entrega2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Basys3_tb_behav -key {Behavioral:sim_1:Functional:Basys3_tb} -tclbatch {Basys3_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source Basys3_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Basys3_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 7083.715 ; gain = 97.801 ; free physical = 1763 ; free virtual = 11389
