// Seed: 3765892708
module module_0 ();
  wire id_1;
  logic [(  1 'h0 ) : -1] id_2;
  ;
  integer id_3;
  wire id_4;
  assign id_2 = -1 ? -1 & -1 & id_4 : id_4 ? id_2 + "" : id_4;
  wire id_5;
endmodule
module module_1 #(
    parameter id_33 = 32'd21
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    _id_33,
    id_34
);
  input wire id_34;
  inout wire _id_33;
  input wire id_32;
  inout wire id_31;
  input wire id_30;
  inout wire id_29;
  inout wire id_28;
  output wire id_27;
  output wire id_26;
  output wire id_25;
  inout wire id_24;
  input wire id_23;
  module_0 modCall_1 ();
  input wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  output tri1 id_18;
  output wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output logic [7:0] id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_7[(id_33>1)] = -1 ? id_22 : 1'd0;
  logic [-1 'b0 : -1] id_35;
  assign id_18 = -1;
endmodule
