
Efinix FPGA Placement and Routing.
Version: 2021.1.165 
Compiled: Jun 25 2021.

Copyright (C) 2013 - 2021 Efinix Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Trion", Device "T8F81" ...

***** Beginning stage routing graph generation ... *****
Read ipin pattern from /home/vlad/efinity/2021.1/arch/./ipin_oph.xml
Finished parsing ipin pattern file '/home/vlad/efinity/2021.1/arch/./ipin_oph.xdb'.
Finished parsing switch_block file '/home/vlad/efinity/2021.1/arch/./sb_connectivity_subset.xdb'.
BuildGraph process took 0.86456 seconds.
	BuildGraph process took 0.85 seconds (approximately) in total CPU time.
BuildGraph process virtual memory usage: begin = 1073.71 MB, end = 1140.17 MB, delta = 66.464 MB
BuildGraph process resident set memory usage: begin = 118.1 MB, end = 184.872 MB, delta = 66.772 MB
	BuildGraph process peak resident set memory usage = 459.112 MB
check rr_graph process took 0.0383214 seconds.
	check rr_graph process took 0.04 seconds (approximately) in total CPU time.
check rr_graph process virtual memory usage: begin = 1152.48 MB, end = 1154.42 MB, delta = 1.932 MB
check rr_graph process resident set memory usage: begin = 197.28 MB, end = 199.172 MB, delta = 1.892 MB
	check rr_graph process peak resident set memory usage = 459.112 MB
Generated 393771 RR nodes and 1459849 RR edges
This design has 0 global control net(s). See /home/vlad/Documents/level_project/original_design/outflow/level.route.rpt for details.
Routing graph took 0.932308 seconds.
	Routing graph took 0.92 seconds (approximately) in total CPU time.
Routing graph virtual memory usage: begin = 1073.71 MB, end = 1154.42 MB, delta = 80.708 MB
Routing graph resident set memory usage: begin = 118.1 MB, end = 199.172 MB, delta = 81.072 MB
	Routing graph peak resident set memory usage = 459.112 MB
***** Ending stage routing graph generation *****
***** Beginning stage routing ... *****

 ---------      -------     --------------      -------------
 Iteration      Overuse     Crit Path (ns)      Calc Time (s)
 ---------      -------     --------------      -------------
         1          993              16.44              0.134
         2          187              16.74              0.111
         3           53              16.21             0.0833
         4            7              16.54             0.0393
         5            1              16.62             0.0254
         6            0              16.62             0.0223

Successfully routed netlist after 6 routing iterations and 1480314 heapops
Completed net delay value cross check successfully.

***** Beginning stage routing check ... *****
***** Ending stage routing check *****

Serial number (magic cookie) for the routing is: 1332003167
Netlist fully routed.

Successfully created FPGA route file '/home/vlad/Documents/level_project/original_design/outflow/level.route'
Routing took 0.50509 seconds.
	Routing took 0.5 seconds (approximately) in total CPU time.
Routing virtual memory usage: begin = 1154.42 MB, end = 1154.42 MB, delta = 0 MB
Routing resident set memory usage: begin = 199.172 MB, end = 199.708 MB, delta = 0.536 MB
	Routing peak resident set memory usage = 459.112 MB
***** Ending stage routing *****
***** Beginning stage final timing analysis ... *****

Maximum possible analyzed clocks frequency
Clock Name      Period (ns)   Frequency (MHz)   Edge
clk                16.756          59.679     (R-R)

Geomean max period: 16.756

Launch Clock    Capture Clock    Constraint (ns)   Slack (ns)    Edge
clk              clk                  20.000         3.244     (R-R)


final timing analysis took 0.0302091 seconds.
	final timing analysis took 0.03 seconds (approximately) in total CPU time.
final timing analysis virtual memory usage: begin = 1154.42 MB, end = 1154.42 MB, delta = 0 MB
final timing analysis resident set memory usage: begin = 199.708 MB, end = 199.708 MB, delta = 0 MB
	final timing analysis peak resident set memory usage = 459.112 MB
***** Ending stage final timing analysis *****
***** Beginning stage bitstream generation ... *****
Reading core interface constraints from '/home/vlad/Documents/level_project/original_design/outflow/level.interface.csv'.
Successfully processed interface constraints file "/home/vlad/Documents/level_project/original_design/outflow/level.interface.csv".
Finished writing bitstream file /home/vlad/Documents/level_project/original_design/work_pnr/level.lbf.
Bitstream generation took 0.0881451 seconds.
	Bitstream generation took 0.08 seconds (approximately) in total CPU time.
Bitstream generation virtual memory usage: begin = 1154.42 MB, end = 1157.85 MB, delta = 3.436 MB
Bitstream generation resident set memory usage: begin = 199.708 MB, end = 201.724 MB, delta = 2.016 MB
	Bitstream generation peak resident set memory usage = 459.112 MB
***** Ending stage bitstream generation *****
The entire flow of EFX_PNR took 4.04822 seconds.
	The entire flow of EFX_PNR took 4.95 seconds (approximately) in total CPU time.
The entire flow of EFX_PNR virtual memory usage: begin = 157.292 MB, end = 1099.4 MB, delta = 942.104 MB
The entire flow of EFX_PNR resident set memory usage: begin = 22.884 MB, end = 143.384 MB, delta = 120.5 MB
	The entire flow of EFX_PNR peak resident set memory usage = 459.112 MB
