project	condition	sample
HTWM5DRXY	T2ctl1-a	s758
HTWM5DRXY	T2ctl1-b	s759
HTWFYDRXY	T2ctl1-c	s760
HGTCTDRXY	T2ctl2-a	s761
HTWFYDRXY	T2ctl2-b	s762
HTWFYDRXY	T2ctl2-c	s763
HGTCTDRXY	T2ctl3-a	s764
HTWFYDRXY	T2ctl3-b	s765
HTWFYDRXY	T2ctl3-c	s766
HGTCTDRXY	T2dom1-a	s767
HGTCTDRXY	T2dom1-b	s768
HGTCTDRXY	T2dom1-c	s769
HGTCTDRXY	T2dom2-a	s770
HTWFYDRXY	T2dom2-b	s771
HTWFYDRXY	T2dom2-c	s772
HTWFYDRXY	T2dom3-a	s773
HTWFYDRXY	T2dom3-b	s774
HTWFYDRXY	T2dom3-c	s775
HTWFYDRXY	T4ctl1-a	s785
HTWKJDRXY	T4ctl1-b	s786
HTWFYDRXY	T4ctl1-c	s787
HTWFYDRXY	T4ctl2-a	s788
HTWFYDRXY	T4ctl2-b	s789
HTWFYDRXY	T4ctl2-c	s790
HTWFYDRXY	T4ctl3-a	s791
HTWFYDRXY	T4ctl3-b	s792
HTWFYDRXY	T4ctl3-c	s793
HTWFYDRXY	T4dom1-a	s794
HTWFYDRXY	T4dom1-b	s795
HTWFYDRXY	T4dom1-c	s796
HTWKJDRXY	T4dom2-a	s797
HTWKJDRXY	T4dom2-b	s798
HTWKJDRXY	T4dom2-c	s799
HTWKJDRXY	T4dom3-a	s800
HTWKJDRXY	T4dom3-b	s801
HTWKJDRXY	T4dom3-c	s802