// Seed: 2696431345
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_6 = -1, id_7, id_8, id_9;
  wire id_10;
endmodule
macromodule module_1 #(
    parameter id_6 = 32'd98
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_7,
      id_1,
      id_4
  );
  output wire id_8;
  inout wire id_7;
  inout wire _id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic [-1 : id_6] id_10;
endmodule
