Determining the location of the ModelSim executable...

Using: C:\intelFPGA_lite\17.1\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off RISCV -c RISCV --vector_source="D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Waveform.vwf" --testbench_file="D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sat Jun 02 00:20:40 2018
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off RISCV -c RISCV --vector_source=D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Waveform.vwf --testbench_file=D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/simulation/qsim/Waveform.vwf.vt
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

 "DwReadData[30]" in design

n't find port "flagBank[4]" in design

ort "wBRReadB[2]" in design

17]" in design

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/simulation/qsim/" RISCV -c RISCV

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sat Jun 02 00:20:43 2018
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/simulation/qsim/ RISCV -c RISCV
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file RISCV.vo in folder "D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4883 megabytes
    Info: Processing ended: Sat Jun 02 00:20:46 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03

Completed successfully. 

**** Generating the ModelSim .do script ****

D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/simulation/qsim/RISCV.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/vsim -c -do RISCV.do

Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do RISCV.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:47 on Jun 02,2018
# vlog -work work RISCV.vo 
# -- Compiling module TopDE

# 
# Top level modules:
# 	TopDE
# End time: 00:20:48 on Jun 02,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:20:48 on Jun 02,2018
# vlog -work work Waveform.vwf.vt 

# -- Compiling module TopDE_vlg_vec_tst
# 
# Top level modules:
# 	TopDE_vlg_vec_tst
# End time: 00:20:48 on Jun 02,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.TopDE_vlg_vec_tst 
# Start time: 00:20:48 on Jun 02,2018
# Loading work.TopDE_vlg_vec_tst
# Loading work.TopDE
# Loading altera_ver.dffeas
# Loading sv_std.std
# Loading altera_lnsim_ver.generic_m10k
# Loading altera_lnsim_ver.altera_lnsim_functions
# Loading altera_lnsim_ver.common_28nm_ram_block
# Loading altera_lnsim_ver.common_28nm_ram_register
# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator
# Loading altera_lnsim_ver.altera_pll_reconfig_tasks
# Loading altera_lnsim_ver.generic_device_pll
# Loading altera_lnsim_ver.altera_generic_pll_functions
# Loading altera_lnsim_ver.generic_pll
# ** Warning: (vsim-3017) Waveform.vwf.vt(117): [TFMPC] - Too few port connections. Expected 62, found 58.
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1 File: RISCV.vo
# ** Warning: (vsim-3722) Waveform.vwf.vt(117): [TFMPC] - Missing connection for port 'altera_reserved_tms'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(117): [TFMPC] - Missing connection for port 'altera_reserved_tck'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(117): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.
# ** Warning: (vsim-3722) Waveform.vwf.vt(117): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: (vsim-3017) RISCV.vo(10393): [TFMPC] - Too few port connections. Expected 15, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  File: nofile
# ** Warning: (vsim-3722) RISCV.vo(10393): [TFMPC] - Missing connection for port 'pllen'.
# ** Warning: (vsim-3017) (): [TFMPC] - Too few port connections. Expected , found .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT // File: nofile
# ** Warning: (vsim-3722) (): [TFMPC] - Missing connection for port ''.
# ** Warning: (vsim-3017) RISCV.vo(10574): [TFMPC] - Too few port connections. Expected 24, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  File: nofile
# ** Warning: (vsim-3722) RISCV.vo(10574): [TFMPC] - Missing connection for port 'vsspl'.
# ** Warning: (vsim-3017) (): [TFMPC] - Too few port connections. Expected , found .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG / File: nofile
# ** Warning: (vsim-3722) (): [TFMPC] - Missing connection for port ''.
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG // File: nofile
# ** Warning: (vsim-3016) RISCV.vo(25019): Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: nofile
# ** Warning: (vsim-3016) RISCV.vo(25019): Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: nofile
# ** Warning: (vsim-3016) RISCV.vo(25019): Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: nofile
# ** Warning: (vsim-3016) RISCV.vo(25019): Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: nofile
# ** Warning: (vsim-3016) RISCV.vo(25019): Port type is incompatible with connection (port 'ax').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: nofile
# ** Warning: (vsim-3016) RISCV.vo(25019): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: nofile
# ** Warning: (vsim-3016) RISCV.vo(25019): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: nofile
# ** Warning: (vsim-3016) RISCV.vo(25019): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: nofile
# ** Warning: (vsim-3016) RISCV.vo(25019): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: nofile
# ** Warning: (vsim-3016) RISCV.vo(25019): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(25019): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(25019): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(25019): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(25019): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(25019): [PCDPC] - Port size (8) does not match connection size (27) for port 'scanin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(25019): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac  File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac // File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult4~mac // File: nofile
# ** Warning: (vsim-3015) RISCV.vo(30077): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(30077): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(30077): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(30077): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(30077): [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(30077): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac  File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac // File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_llmac // File: nofile
# ** Warning: (vsim-3015) RISCV.vo(30162): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(30162): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(30162): [PCDPC] - Port size (15) does not match connection size (27) for port 'scanin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(30162): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac  File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac // File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult0~mult_hlmac // File: nofile
# ** Warning: (vsim-3015) RISCV.vo(30277): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(30277): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(30277): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(30277): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(30277): [PCDPC] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(30277): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac  File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac // File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_llmac // File: nofile
# ** Warning: (vsim-3015) RISCV.vo(30362): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(30362): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(30362): [PCDPC] - Port size (16) does not match connection size (27) for port 'scanin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(30362): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac  File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac // File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult2~mult_hlmac // File: nofile
# ** Warning: (vsim-3016) RISCV.vo(38747): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8  File: nofile
# ** Warning: (vsim-3016) RISCV.vo(38747): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8  File: nofile
# ** Warning: (vsim-3016) RISCV.vo(38747): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8  File: nofile
# ** Warning: (vsim-3016) RISCV.vo(38747): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8  File: nofile
# ** Warning: (vsim-3016) RISCV.vo(38747): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(38747): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(38747): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(38747): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(38747): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(38747): [PCDPC] - Port size (8) does not match connection size (27) for port 'scanin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(38747): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8  File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8 // File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult3~8 // File: nofile
# ** Warning: (vsim-3015) RISCV.vo(38832): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(38832): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(38832): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(38832): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(38832): [PCDPC] - Port size (19) does not match connection size (27) for port 'scanin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(38832): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac  File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac // File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|digitalFilter|Mult1~mac // File: nofile
# ** Warning: (vsim-3016) RISCV.vo(51142): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: nofile
# ** Warning: (vsim-3016) RISCV.vo(51142): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: nofile
# ** Warning: (vsim-3016) RISCV.vo(51142): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: nofile
# ** Warning: (vsim-3016) RISCV.vo(51142): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: nofile
# ** Warning: (vsim-3016) RISCV.vo(51142): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: nofile
# ** Warning: (vsim-3016) RISCV.vo(51142): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: nofile
# ** Warning: (vsim-3016) RISCV.vo(51142): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: nofile
# ** Warning: (vsim-3016) RISCV.vo(51142): Port type is incompatible with connection (port 'ay').
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(51142): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(51142): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(51142): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(51142): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(51142): [PCDPC] - Port size (8) does not match connection size (27) for port 'scanin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(51142): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8  File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8 // File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult1~8 // File: nofile
# ** Warning: (vsim-3015) RISCV.vo(51221): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(51221): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(51221): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(51221): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(51221): [PCDPC] - Port size (8) does not match connection size (27) for port 'scanin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(51221): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8  File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8 // File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult2~8 // File: nofile
# ** Warning: (vsim-3015) RISCV.vo(51321): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(51321): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(51321): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(51321): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(51321): [PCDPC] - Port size (8) does not match connection size (27) for port 'scanin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(51321): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8  File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8 // File: nofile

# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|envelope|Mult0~8 // File: nofile
# ** Warning: (vsim-3015) RISCV.vo(53417): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(53417): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(53417): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(53417): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(53417): [PCDPC] - Port size (8) does not match connection size (27) for port 'scanin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8  File: nofile
# ** Warning: (vsim-3015) RISCV.vo(53417): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8  File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8 // File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\Sintetizador0|S1|synth|sampleSynthesizer|Mult0~8 // File: nofile
# ** Warning: (vsim-3017) RISCV.vo(69486): [TFMPC] - Too few port connections. Expected 21, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/altera_internal_jtag File: nofile
# ** Warning: (vsim-3722) RISCV.vo(69486): [TFMPC] - Missing connection for port 'ntrst'.
# ** Warning: (vsim-3722) RISCV.vo(69486): [TFMPC] - Missing connection for port 'corectl'.
# ** Warning: (vsim-3722) RISCV.vo(69486): [TFMPC] - Missing connection for port 'ntdopinena'.
# ** Warning: (vsim-3722) RISCV.vo(69486): [TFMPC] - Missing connection for port 'tckcore'.
# ** Warning: (vsim-3722) RISCV.vo(69486): [TFMPC] - Missing connection for port 'tdicore'.
# ** Warning: (vsim-3722) RISCV.vo(69486): [TFMPC] - Missing connection for port 'tmscore'.
# ** Warning: (vsim-3722) RISCV.vo(69486): [TFMPC] - Missing connection for port 'tdocore'.
# ** Warning: (vsim-3017) RISCV.vo(98885): [TFMPC] - Too few port connections. Expected 15, found 14.
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  File: nofile
# ** Warning: (vsim-3722) RISCV.vo(98885): [TFMPC] - Missing connection for port 'pllen'.
# ** Warning: (vsim-3017) (): [TFMPC] - Too few port connections. Expected , found .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT // File: nofile
# ** Warning: (vsim-3722) (): [TFMPC] - Missing connection for port ''.
# ** Warning: (vsim-3017) RISCV.vo(98912): [TFMPC] - Too few port connections. Expected 24, found 23.
#    Time: 0 ps  Iteration: 0  Instance: /TopDE_vlg_vec_tst/i1/\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  File: nofile
# ** Warning: (vsim-3722) RISCV.vo(98912): [TFMPC] - Missing connection for port 'vsspl'.
# ** Warning: (vsim-3017) (): [TFMPC] - Too few port connections. Expected , found .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG / File: nofile
# ** Warning: (vsim-3722) (): [TFMPC] - Missing connection for port ''.
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /TopDE_vlg_vec_tst/i1/\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG // File: nofile
# ** Warning: Design size of 29684 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.

# after#31

# 
# Warning: por to CB BFM is not connected, internal por is used.
# 
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (TopDE_vlg_vec_tst.i1.\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL ....inst_pll_phase_0.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL ....inst_pll_phase_0.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 1200.0 mhz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 416.666667
# Info: output_clock_low_period = 416.666667
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (TopDE_vlg_vec_tst.i1.\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL ....inst_pll_phase_1.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL ....inst_pll_phase_1.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 1200.0 mhz
# Info: phase_shift = 104 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 416.666667
# Info: output_clock_low_period = 416.666667
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (TopDE_vlg_vec_tst.i1.\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL ....inst_pll_phase_2.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL ....inst_pll_phase_2.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 1200.0 mhz
# Info: phase_shift = 208 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 416.666667
# Info: output_clock_low_period = 416.666667
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (TopDE_vlg_vec_tst.i1.\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL ....inst_pll_phase_3.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\CLOCK0|PLL1|pll_main_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL ....inst_pll_phase_3.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 1200.0 mhz
# Info: phase_shift = 312 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 416.666667
# Info: output_clock_low_period = 416.666667
# 
# Warning: por to CB BFM is not connected, internal por is used.
# 
# 
# Warning: por to CB BFM is not connected, internal por is used.
# 
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (TopDE_vlg_vec_tst.i1.\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL ....inst_pll_phase_0.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL ....inst_pll_phase_0.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 300.0 mhz
# Info: phase_shift = 0 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1666.666667
# Info: output_clock_low_period = 1666.666667
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (TopDE_vlg_vec_tst.i1.\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL ....inst_pll_phase_1.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL ....inst_pll_phase_1.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 300.0 mhz
# Info: phase_shift = 416 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0

# Info: output_clock_high_period = 1666.666667
# Info: output_clock_low_period = 1666.666667
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (TopDE_vlg_vec_tst.i1.\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL ....inst_pll_phase_2.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL ....inst_pll_phase_2.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 300.0 mhz
# Info: phase_shift = 832 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1666.666667
# Info: output_clock_low_period = 1666.666667
# Info: =================================================
# Info:           Generic PLL Summary
# Info: =================================================
# Time scale of (TopDE_vlg_vec_tst.i1.\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL ....inst_pll_phase_3.no_need_to_gen) is  1ps /  1ps
# Info: hierarchical_name = TopDE_vlg_vec_tst.i1.\VGA0|VGA0|xx|vgapll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL ....inst_pll_phase_3.no_need_to_gen
# Info: reference_clock_frequency = 50.0 mhz
# Info: output_clock_frequency = 300.0 mhz
# Info: phase_shift = 1248 ps
# Info: duty_cycle = 50
# Info: sim_additional_refclk_cycles_to_lock = 0
# Info: output_clock_high_period = 1666.666667
# Info: output_clock_low_period = 1666.666667
# 
# Warning: por to CB BFM is not connected, internal por is used.
# 
# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# Simulation time: 0 ps

# ** Note: $finish    : Waveform.vwf.vt(180)
#    Time: 1 us  Iteration: 0  Instance: /TopDE_vlg_vec_tst
# End time: 00:21:05 on Jun 02,2018, Elapsed time: 0:00:17
# Errors: 0, Warnings: 139

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/Waveform.vwf...

Reading D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/simulation/qsim/RISCV.msim.vcd...

Processing channel transitions... 

Warning: DwAddress[31] - signal not found in VCD.

Warning: DwAddress[30] - signal not found in VCD.

Warning: DwAddress[29] - signal not found in VCD.

Warning: DwAddress[28] - signal not found in VCD.

Warning: DwAddress[27] - signal not found in VCD.

Warning: DwAddress[26] - signal not found in VCD.

Warning: DwAddress[25] - signal not found in VCD.

Warning: DwAddress[24] - signal not found in VCD.

Warning: DwAddress[23] - signal not found in VCD.

Warning: DwAddress[22] - signal not found in VCD.

Warning: DwAddress[21] - signal not found in VCD.

Warning: DwAddress[20] - signal not found in VCD.

Warning: DwAddress[19] - signal not found in VCD.

Warning: DwAddress[18] - signal not found in VCD.

Warning: DwAddress[17] - signal not found in VCD.

Warning: DwAddress[16] - signal not found in VCD.

Warning: DwAddress[15] - signal not found in VCD.

Warning: DwAddress[14] - signal not found in VCD.

Warning: DwAddress[13] - signal not found in VCD.

Warning: DwAddress[12] - signal not found in VCD.

Warning: DwAddress[11] - signal not found in VCD.

Warning: DwAddress[10] - signal not found in VCD.

Warning: DwAddress[9] - signal not found in VCD.

Warning: DwAddress[8] - signal not found in VCD.

Warning: DwAddress[7] - signal not found in VCD.

Warning: DwAddress[6] - signal not found in VCD.

Warning: DwAddress[5] - signal not found in VCD.

Warning: DwAddress[4] - signal not found in VCD.

Warning: DwAddress[3] - signal not found in VCD.

Warning: DwAddress[2] - signal not found in VCD.

Warning: DwAddress[1] - signal not found in VCD.

Warning: DwAddress[0] - signal not found in VCD.

Warning: DwByteEnable[3] - signal not found in VCD.

Warning: DwByteEnable[2] - signal not found in VCD.

Warning: DwByteEnable[1] - signal not found in VCD.

Warning: DwByteEnable[0] - signal not found in VCD.

Warning: DwReadData[31] - signal not found in VCD.

Warning: DwReadData[30] - signal not found in VCD.

Warning: DwReadData[29] - signal not found in VCD.

Warning: DwReadData[28] - signal not found in VCD.

Warning: DwReadData[27] - signal not found in VCD.

Warning: DwReadData[26] - signal not found in VCD.

Warning: DwReadData[25] - signal not found in VCD.

Warning: DwReadData[24] - signal not found in VCD.

Warning: DwReadData[23] - signal not found in VCD.

Warning: DwReadData[22] - signal not found in VCD.

Warning: DwReadData[21] - signal not found in VCD.

Warning: DwReadData[20] - signal not found in VCD.

Warning: DwReadData[19] - signal not found in VCD.

Warning: DwReadData[18] - signal not found in VCD.

Warning: DwReadData[17] - signal not found in VCD.

Warning: DwReadData[16] - signal not found in VCD.

Warning: DwReadData[15] - signal not found in VCD.

Warning: DwReadData[14] - signal not found in VCD.

Warning: DwReadData[13] - signal not found in VCD.

Warning: DwReadData[12] - signal not found in VCD.

Warning: DwReadData[11] - signal not found in VCD.

Warning: DwReadData[10] - signal not found in VCD.

Warning: DwReadData[9] - signal not found in VCD.

Warning: DwReadData[8] - signal not found in VCD.

Warning: DwReadData[7] - signal not found in VCD.

Warning: DwReadData[6] - signal not found in VCD.

Warning: DwReadData[5] - signal not found in VCD.

Warning: DwReadData[4] - signal not found in VCD.

Warning: DwReadData[3] - signal not found in VCD.

Warning: DwReadData[2] - signal not found in VCD.

Warning: DwReadData[1] - signal not found in VCD.

Warning: DwReadData[0] - signal not found in VCD.

Warning: iInitialPC[31] - signal not found in VCD.

Warning: iInitialPC[30] - signal not found in VCD.

Warning: iInitialPC[29] - signal not found in VCD.

Warning: iInitialPC[28] - signal not found in VCD.

Warning: iInitialPC[27] - signal not found in VCD.

Warning: iInitialPC[26] - signal not found in VCD.

Warning: iInitialPC[25] - signal not found in VCD.

Warning: iInitialPC[24] - signal not found in VCD.

Warning: iInitialPC[23] - signal not found in VCD.

Warning: iInitialPC[22] - signal not found in VCD.

Warning: iInitialPC[21] - signal not found in VCD.

Warning: iInitialPC[20] - signal not found in VCD.

Warning: iInitialPC[19] - signal not found in VCD.

Warning: iInitialPC[18] - signal not found in VCD.

Warning: iInitialPC[17] - signal not found in VCD.

Warning: iInitialPC[16] - signal not found in VCD.

Warning: iInitialPC[15] - signal not found in VCD.

Warning: iInitialPC[14] - signal not found in VCD.

Warning: iInitialPC[13] - signal not found in VCD.

Warning: iInitialPC[12] - signal not found in VCD.

Warning: iInitialPC[11] - signal not found in VCD.

Warning: iInitialPC[10] - signal not found in VCD.

Warning: iInitialPC[9] - signal not found in VCD.

Warning: iInitialPC[8] - signal not found in VCD.

Warning: iInitialPC[7] - signal not found in VCD.

Warning: iInitialPC[6] - signal not found in VCD.

Warning: iInitialPC[5] - signal not found in VCD.

Warning: iInitialPC[4] - signal not found in VCD.

Warning: iInitialPC[3] - signal not found in VCD.

Warning: iInitialPC[2] - signal not found in VCD.

Warning: iInitialPC[1] - signal not found in VCD.

Warning: iInitialPC[0] - signal not found in VCD.

Warning: flagBank[7] - signal not found in VCD.

Warning: flagBank[6] - signal not found in VCD.

Warning: flagBank[5] - signal not found in VCD.

Warning: flagBank[4] - signal not found in VCD.

Warning: flagBank[3] - signal not found in VCD.

Warning: flagBank[2] - signal not found in VCD.

Warning: flagBank[1] - signal not found in VCD.

Warning: flagBank[0] - signal not found in VCD.

Warning: iCLK - signal not found in VCD.

Warning: iCLK50 - signal not found in VCD.

Warning: wBRReadA[31] - signal not found in VCD.

Warning: wBRReadA[30] - signal not found in VCD.

Warning: wBRReadA[29] - signal not found in VCD.

Warning: wBRReadA[28] - signal not found in VCD.

Warning: wBRReadA[27] - signal not found in VCD.

Warning: wBRReadA[26] - signal not found in VCD.

Warning: wBRReadA[25] - signal not found in VCD.

Warning: wBRReadA[24] - signal not found in VCD.

Warning: wBRReadA[23] - signal not found in VCD.

Warning: wBRReadA[22] - signal not found in VCD.

Warning: wBRReadA[21] - signal not found in VCD.

Warning: wBRReadA[20] - signal not found in VCD.

Warning: wBRReadA[19] - signal not found in VCD.

Warning: wBRReadA[18] - signal not found in VCD.

Warning: wBRReadA[17] - signal not found in VCD.

Warning: wBRReadA[16] - signal not found in VCD.

Warning: wBRReadA[15] - signal not found in VCD.

Warning: wBRReadA[14] - signal not found in VCD.

Warning: wBRReadA[13] - signal not found in VCD.

Warning: wBRReadA[12] - signal not found in VCD.

Warning: wBRReadA[11] - signal not found in VCD.

Warning: wBRReadA[10] - signal not found in VCD.

Warning: wBRReadA[9] - signal not found in VCD.

Warning: wBRReadA[8] - signal not found in VCD.

Warning: wBRReadA[7] - signal not found in VCD.

Warning: wBRReadA[6] - signal not found in VCD.

Warning: wBRReadA[5] - signal not found in VCD.

Warning: wBRReadA[4] - signal not found in VCD.

Warning: wBRReadA[3] - signal not found in VCD.

Warning: wBRReadA[2] - signal not found in VCD.

Warning: wBRReadA[1] - signal not found in VCD.

Warning: wBRReadA[0] - signal not found in VCD.

Warning: wBRReadB[31] - signal not found in VCD.

Warning: wBRReadB[30] - signal not found in VCD.

Warning: wBRReadB[29] - signal not found in VCD.

Warning: wBRReadB[28] - signal not found in VCD.

Warning: wBRReadB[27] - signal not found in VCD.

Warning: wBRReadB[26] - signal not found in VCD.

Warning: wBRReadB[25] - signal not found in VCD.

Warning: wBRReadB[24] - signal not found in VCD.

Warning: wBRReadB[23] - signal not found in VCD.

Warning: wBRReadB[22] - signal not found in VCD.

Warning: wBRReadB[21] - signal not found in VCD.

Warning: wBRReadB[20] - signal not found in VCD.

Warning: wBRReadB[19] - signal not found in VCD.

Warning: wBRReadB[18] - signal not found in VCD.

Warning: wBRReadB[17] - signal not found in VCD.

Warning: wBRReadB[16] - signal not found in VCD.

Warning: wBRReadB[15] - signal not found in VCD.

Warning: wBRReadB[14] - signal not found in VCD.

Warning: wBRReadB[13] - signal not found in VCD.

Warning: wBRReadB[12] - signal not found in VCD.

Warning: wBRReadB[11] - signal not found in VCD.

Warning: wBRReadB[10] - signal not found in VCD.

Warning: wBRReadB[9] - signal not found in VCD.

Warning: wBRReadB[8] - signal not found in VCD.

Warning: wBRReadB[7] - signal not found in VCD.

Warning: wBRReadB[6] - signal not found in VCD.

Warning: wBRReadB[5] - signal not found in VCD.

Warning: wBRReadB[4] - signal not found in VCD.

Warning: wBRReadB[3] - signal not found in VCD.

Warning: wBRReadB[2] - signal not found in VCD.

Warning: wBRReadB[1] - signal not found in VCD.

Warning: wBRReadB[0] - signal not found in VCD.

Warning: wControlSignals[17] - signal not found in VCD.

Warning: wControlSignals[16] - signal not found in VCD.

Warning: wControlSignals[15] - signal not found in VCD.

Warning: wControlSignals[14] - signal not found in VCD.

Warning: wControlSignals[13] - signal not found in VCD.

Warning: wControlSignals[12] - signal not found in VCD.

Warning: wControlSignals[11] - signal not found in VCD.

Warning: wControlSignals[10] - signal not found in VCD.

Warning: wControlSignals[9] - signal not found in VCD.

Warning: wControlSignals[8] - signal not found in VCD.

Warning: wControlSignals[7] - signal not found in VCD.

Warning: wControlSignals[6] - signal not found in VCD.

Warning: wControlSignals[5] - signal not found in VCD.

Warning: wControlSignals[4] - signal not found in VCD.

Warning: wControlSignals[3] - signal not found in VCD.

Warning: wControlSignals[2] - signal not found in VCD.

Warning: wControlSignals[1] - signal not found in VCD.

Warning: wControlSignals[0] - signal not found in VCD.

Warning: wInstr[31] - signal not found in VCD.

Warning: wInstr[30] - signal not found in VCD.

Warning: wInstr[29] - signal not found in VCD.

Warning: wInstr[28] - signal not found in VCD.

Warning: wInstr[27] - signal not found in VCD.

Warning: wInstr[26] - signal not found in VCD.

Warning: wInstr[25] - signal not found in VCD.

Warning: wInstr[24] - signal not found in VCD.

Warning: wInstr[23] - signal not found in VCD.

Warning: wInstr[22] - signal not found in VCD.

Warning: wInstr[21] - signal not found in VCD.

Warning: wInstr[20] - signal not found in VCD.

Warning: wInstr[19] - signal not found in VCD.

Warning: wInstr[18] - signal not found in VCD.

Warning: wInstr[17] - signal not found in VCD.

Warning: wInstr[16] - signal not found in VCD.

Warning: wInstr[15] - signal not found in VCD.

Warning: wInstr[14] - signal not found in VCD.

Warning: wInstr[13] - signal not found in VCD.

Warning: wInstr[12] - signal not found in VCD.

Warning: wInstr[11] - signal not found in VCD.

Warning: wInstr[10] - signal not found in VCD.

Warning: wInstr[9] - signal not found in VCD.

Warning: wInstr[8] - signal not found in VCD.

Warning: wInstr[7] - signal not found in VCD.

Warning: wInstr[6] - signal not found in VCD.

Warning: wInstr[5] - signal not found in VCD.

Warning: wInstr[4] - signal not found in VCD.

Warning: wInstr[3] - signal not found in VCD.

Warning: wInstr[2] - signal not found in VCD.

Warning: wInstr[1] - signal not found in VCD.

Warning: wInstr[0] - signal not found in VCD.

Warning: wPC[31] - signal not found in VCD.

Warning: wPC[30] - signal not found in VCD.

Warning: wPC[29] - signal not found in VCD.

Warning: wPC[28] - signal not found in VCD.

Warning: wPC[27] - signal not found in VCD.

Warning: wPC[26] - signal not found in VCD.

Warning: wPC[25] - signal not found in VCD.

Warning: wPC[24] - signal not found in VCD.

Warning: wPC[23] - signal not found in VCD.

Warning: wPC[22] - signal not found in VCD.

Warning: wPC[21] - signal not found in VCD.

Warning: wPC[20] - signal not found in VCD.

Warning: wPC[19] - signal not found in VCD.

Warning: wPC[18] - signal not found in VCD.

Warning: wPC[17] - signal not found in VCD.

Warning: wPC[16] - signal not found in VCD.

Warning: wPC[15] - signal not found in VCD.

Warning: wPC[14] - signal not found in VCD.

Warning: wPC[13] - signal not found in VCD.

Warning: wPC[12] - signal not found in VCD.

Warning: wPC[11] - signal not found in VCD.

Warning: wPC[10] - signal not found in VCD.

Warning: wPC[9] - signal not found in VCD.

Warning: wPC[8] - signal not found in VCD.

Warning: wPC[7] - signal not found in VCD.

Warning: wPC[6] - signal not found in VCD.

Warning: wPC[5] - signal not found in VCD.

Warning: wPC[4] - signal not found in VCD.

Warning: wPC[3] - signal not found in VCD.

Warning: wPC[2] - signal not found in VCD.

Warning: wPC[1] - signal not found in VCD.

Warning: wPC[0] - signal not found in VCD.

Warning: wULA[31] - signal not found in VCD.

Warning: wULA[30] - signal not found in VCD.

Warning: wULA[29] - signal not found in VCD.

Warning: wULA[28] - signal not found in VCD.

Warning: wULA[27] - signal not found in VCD.

Warning: wULA[26] - signal not found in VCD.

Warning: wULA[25] - signal not found in VCD.

Warning: wULA[24] - signal not found in VCD.

Warning: wULA[23] - signal not found in VCD.

Warning: wULA[22] - signal not found in VCD.

Warning: wULA[21] - signal not found in VCD.

Warning: wULA[20] - signal not found in VCD.

Warning: wULA[19] - signal not found in VCD.

Warning: wULA[18] - signal not found in VCD.

Warning: wULA[17] - signal not found in VCD.

Warning: wULA[16] - signal not found in VCD.

Warning: wULA[15] - signal not found in VCD.

Warning: wULA[14] - signal not found in VCD.

Warning: wULA[13] - signal not found in VCD.

Warning: wULA[12] - signal not found in VCD.

Warning: wULA[11] - signal not found in VCD.

Warning: wULA[10] - signal not found in VCD.

Warning: wULA[9] - signal not found in VCD.

Warning: wULA[8] - signal not found in VCD.

Warning: wULA[7] - signal not found in VCD.

Warning: wULA[6] - signal not found in VCD.

Warning: wULA[5] - signal not found in VCD.

Warning: wULA[4] - signal not found in VCD.

Warning: wULA[3] - signal not found in VCD.

Warning: wULA[2] - signal not found in VCD.

Warning: wULA[1] - signal not found in VCD.

Warning: wULA[0] - signal not found in VCD.

Writing the resulting VWF to D:/Documents/OAC-Labs/Lab3/RISCV-v1.0/Core2/simulation/qsim/RISCV_20180602002105.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.