#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000086f320 .scope module, "pwd_test" "pwd_test" 2 1;
 .timescale 0 0;
v00000000008d5f00_0 .var "clk", 0 0;
v00000000008d4100_0 .var "in", 0 0;
v00000000008d5640_0 .net "out", 0 0, L_00000000008d53c0;  1 drivers
S_000000000086f4b0 .scope module, "DUT" "password" 2 4, 3 1 0, S_000000000086f320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "out";
L_000000000086f640 .functor NOT 1, L_00000000008d49c0, C4<0>, C4<0>, C4<0>;
L_0000000000868810 .functor NOT 1, L_00000000008d4b00, C4<0>, C4<0>, C4<0>;
L_000000000086e100 .functor NOT 1, L_00000000008d4740, C4<0>, C4<0>, C4<0>;
L_000000000086a0a0 .functor NOT 1, L_00000000008d47e0, C4<0>, C4<0>, C4<0>;
v00000000008d4880_0 .net *"_s10", 0 0, L_0000000000868810;  1 drivers
v00000000008d4ba0_0 .net *"_s15", 0 0, L_00000000008d4740;  1 drivers
v00000000008d5960_0 .net *"_s16", 0 0, L_000000000086e100;  1 drivers
v00000000008d56e0_0 .net *"_s22", 0 0, L_00000000008d47e0;  1 drivers
v00000000008d4920_0 .net *"_s23", 0 0, L_000000000086a0a0;  1 drivers
v00000000008d4c40_0 .net *"_s3", 0 0, L_00000000008d49c0;  1 drivers
v00000000008d4420_0 .net *"_s4", 0 0, L_000000000086f640;  1 drivers
v00000000008d51e0_0 .net *"_s50", 0 0, L_00000000008d4e20;  1 drivers
v00000000008d5fa0_0 .net *"_s52", 0 0, L_00000000008d5280;  1 drivers
v00000000008d46a0_0 .net *"_s54", 0 0, L_00000000008d5320;  1 drivers
v00000000008d4f60_0 .net *"_s56", 0 0, L_00000000008d5140;  1 drivers
v00000000008d5780_0 .net *"_s57", 3 0, L_00000000008d5c80;  1 drivers
v00000000008d5000_0 .net *"_s9", 0 0, L_00000000008d4b00;  1 drivers
v00000000008d4a60_0 .net "clk", 0 0, v00000000008d5f00_0;  1 drivers
v00000000008d50a0_0 .net "in", 0 0, v00000000008d4100_0;  1 drivers
v00000000008d41a0_0 .net "out", 0 0, L_00000000008d53c0;  alias, 1 drivers
v00000000008d4380_0 .net "w", 3 0, L_00000000008d5be0;  1 drivers
RS_000000000087e818 .resolv tri, L_00000000008d4ce0, L_00000000008d5b40;
v00000000008d5e60_0 .net8 "wbar", 3 0, RS_000000000087e818;  2 drivers
L_00000000008d49c0 .part L_00000000008d5be0, 0, 1;
L_00000000008d4b00 .part L_00000000008d5be0, 1, 1;
L_00000000008d4740 .part L_00000000008d5be0, 2, 1;
L_00000000008d4ce0 .concat8 [ 1 1 1 1], L_000000000086f640, L_0000000000868810, L_000000000086e100, L_000000000086a0a0;
L_00000000008d47e0 .part L_00000000008d5be0, 3, 1;
L_00000000008d4600 .part L_00000000008d5be0, 0, 1;
L_00000000008d5820 .part L_00000000008d5be0, 1, 1;
L_00000000008d4d80 .part L_00000000008d5be0, 2, 1;
L_00000000008d5be0 .concat8 [ 1 1 1 1], v0000000000868bf0_0, v0000000000869190_0, v0000000000869230_0, v00000000008695f0_0;
L_00000000008d5b40 .concat8 [ 1 1 1 1], L_000000000086a1c0, L_00000000008682d0, L_0000000000876dd0, L_0000000000876e40;
L_00000000008d4e20 .part L_00000000008d5be0, 0, 1;
L_00000000008d5280 .part RS_000000000087e818, 1, 1;
L_00000000008d5320 .part RS_000000000087e818, 2, 1;
L_00000000008d5140 .part L_00000000008d5be0, 3, 1;
L_00000000008d5c80 .concat [ 1 1 1 1], L_00000000008d5140, L_00000000008d5320, L_00000000008d5280, L_00000000008d4e20;
L_00000000008d53c0 .reduce/and L_00000000008d5c80;
S_0000000000876ab0 .scope module, "d0" "dff" 3 14, 3 21 0, S_000000000086f4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /OUTPUT 1 "Q";
    .port_info 2 /OUTPUT 1 "Qbar";
    .port_info 3 /INPUT 1 "clk";
L_000000000086a1c0 .functor NOT 1, v0000000000868bf0_0, C4<0>, C4<0>, C4<0>;
v0000000000869370_0 .net "D", 0 0, v00000000008d4100_0;  alias, 1 drivers
v0000000000868bf0_0 .var "Q", 0 0;
v0000000000868d30_0 .net "Qbar", 0 0, L_000000000086a1c0;  1 drivers
v0000000000868e70_0 .net "clk", 0 0, v00000000008d5f00_0;  alias, 1 drivers
E_000000000086d1b0 .event negedge, v0000000000868e70_0;
S_0000000000876c40 .scope module, "d1" "dff" 3 15, 3 21 0, S_000000000086f4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /OUTPUT 1 "Q";
    .port_info 2 /OUTPUT 1 "Qbar";
    .port_info 3 /INPUT 1 "clk";
L_00000000008682d0 .functor NOT 1, v0000000000869190_0, C4<0>, C4<0>, C4<0>;
v00000000008690f0_0 .net "D", 0 0, L_00000000008d4600;  1 drivers
v0000000000869190_0 .var "Q", 0 0;
v0000000000868f10_0 .net "Qbar", 0 0, L_00000000008682d0;  1 drivers
v0000000000869730_0 .net "clk", 0 0, v00000000008d5f00_0;  alias, 1 drivers
S_0000000000872e90 .scope module, "d2" "dff" 3 16, 3 21 0, S_000000000086f4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /OUTPUT 1 "Q";
    .port_info 2 /OUTPUT 1 "Qbar";
    .port_info 3 /INPUT 1 "clk";
L_0000000000876dd0 .functor NOT 1, v0000000000869230_0, C4<0>, C4<0>, C4<0>;
v0000000000868fb0_0 .net "D", 0 0, L_00000000008d5820;  1 drivers
v0000000000869230_0 .var "Q", 0 0;
v00000000008692d0_0 .net "Qbar", 0 0, L_0000000000876dd0;  1 drivers
v0000000000869550_0 .net "clk", 0 0, v00000000008d5f00_0;  alias, 1 drivers
S_000000000124de80 .scope module, "d3" "dff" 3 17, 3 21 0, S_000000000086f4b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /OUTPUT 1 "Q";
    .port_info 2 /OUTPUT 1 "Qbar";
    .port_info 3 /INPUT 1 "clk";
L_0000000000876e40 .functor NOT 1, v00000000008695f0_0, C4<0>, C4<0>, C4<0>;
v00000000008694b0_0 .net "D", 0 0, L_00000000008d4d80;  1 drivers
v00000000008695f0_0 .var "Q", 0 0;
v00000000008697d0_0 .net "Qbar", 0 0, L_0000000000876e40;  1 drivers
v0000000000869690_0 .net "clk", 0 0, v00000000008d5f00_0;  alias, 1 drivers
    .scope S_0000000000876ab0;
T_0 ;
    %wait E_000000000086d1b0;
    %load/vec4 v0000000000869370_0;
    %store/vec4 v0000000000868bf0_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000876c40;
T_1 ;
    %wait E_000000000086d1b0;
    %load/vec4 v00000000008690f0_0;
    %store/vec4 v0000000000869190_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000872e90;
T_2 ;
    %wait E_000000000086d1b0;
    %load/vec4 v0000000000868fb0_0;
    %store/vec4 v0000000000869230_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000124de80;
T_3 ;
    %wait E_000000000086d1b0;
    %load/vec4 v00000000008694b0_0;
    %store/vec4 v00000000008695f0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000000000086f320;
T_4 ;
    %vpi_call 2 14 "$dumpfile", "pwd_test.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000086f320 {0 0 0};
    %vpi_call 2 16 "$monitor", $time, " in = %b, out = %b, clk = %b", v00000000008d4100_0, v00000000008d5640_0, v00000000008d5f00_0 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d4100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d5f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d5f00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d4100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d5f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d5f00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d4100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d5f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d5f00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d4100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d5f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d5f00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d4100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d5f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d5f00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d4100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d5f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d5f00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d4100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d5f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d5f00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d4100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d5f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d5f00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d4100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d5f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d5f00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d4100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d5f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d5f00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d4100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d5f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d5f00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d4100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d5f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d5f00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d4100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d5f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d5f00_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d4100_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d5f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d5f00_0, 0, 1;
    %delay 2, 0;
    %vpi_call 2 31 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\4bpwd_test.v";
    ".\4bpwd.v";
