// Seed: 3785824288
module module_0 (
    output wire id_0,
    input  wire id_1,
    input  tri  id_2,
    output tri1 id_3
    , id_7,
    output tri  id_4,
    input  tri0 id_5
);
  assign id_4 = 1 && -1;
endmodule
module module_1 (
    input wire id_0,
    input uwire id_1,
    output uwire id_2,
    input wand id_3,
    output wor id_4,
    input uwire id_5,
    output tri id_6,
    output wand id_7,
    input tri1 id_8,
    input wand id_9,
    input supply1 id_10,
    output uwire id_11,
    output supply1 id_12,
    inout logic id_13,
    input wire id_14,
    input supply0 id_15,
    output supply0 id_16,
    input wire id_17,
    inout wor id_18,
    input wire id_19,
    output tri0 id_20,
    output wand id_21
);
  always @('h0 < -1 - -1) id_13 <= id_1;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_1,
      id_4,
      id_11,
      id_19
  );
  assign modCall_1.id_1 = 0;
endmodule
