Timing Analyzer report for TP_FINAL
Sun Feb 21 00:35:29 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CK_50M'
 13. Slow 1200mV 85C Model Setup: 'i2s_transceiver:inst1|ws_int'
 14. Slow 1200mV 85C Model Setup: 'i2c_cntrl:inst3|pack_end'
 15. Slow 1200mV 85C Model Hold: 'i2s_transceiver:inst1|ws_int'
 16. Slow 1200mV 85C Model Hold: 'CK_50M'
 17. Slow 1200mV 85C Model Hold: 'i2c_cntrl:inst3|pack_end'
 18. Slow 1200mV 85C Model Recovery: 'CK_50M'
 19. Slow 1200mV 85C Model Removal: 'CK_50M'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'CK_50M'
 28. Slow 1200mV 0C Model Setup: 'i2s_transceiver:inst1|ws_int'
 29. Slow 1200mV 0C Model Setup: 'i2c_cntrl:inst3|pack_end'
 30. Slow 1200mV 0C Model Hold: 'CK_50M'
 31. Slow 1200mV 0C Model Hold: 'i2c_cntrl:inst3|pack_end'
 32. Slow 1200mV 0C Model Hold: 'i2s_transceiver:inst1|ws_int'
 33. Slow 1200mV 0C Model Recovery: 'CK_50M'
 34. Slow 1200mV 0C Model Removal: 'CK_50M'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'CK_50M'
 42. Fast 1200mV 0C Model Setup: 'i2s_transceiver:inst1|ws_int'
 43. Fast 1200mV 0C Model Setup: 'i2c_cntrl:inst3|pack_end'
 44. Fast 1200mV 0C Model Hold: 'i2s_transceiver:inst1|ws_int'
 45. Fast 1200mV 0C Model Hold: 'CK_50M'
 46. Fast 1200mV 0C Model Hold: 'i2c_cntrl:inst3|pack_end'
 47. Fast 1200mV 0C Model Recovery: 'CK_50M'
 48. Fast 1200mV 0C Model Removal: 'CK_50M'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Recovery Transfers
 59. Removal Transfers
 60. Report TCCS
 61. Report RSKM
 62. Unconstrained Paths Summary
 63. Clock Status Summary
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. Unconstrained Input Ports
 67. Unconstrained Output Ports
 68. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; TP_FINAL                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.5%      ;
;     Processor 3            ;   0.4%      ;
;     Processor 4            ;   0.2%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                     ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+
; Clock Name                   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                          ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+
; CK_50M                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CK_50M }                       ;
; i2c_cntrl:inst3|pack_end     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i2c_cntrl:inst3|pack_end }     ;
; i2s_transceiver:inst1|ws_int ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i2s_transceiver:inst1|ws_int } ;
+------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                           ;
+------------+-----------------+------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note                                           ;
+------------+-----------------+------------------------------+------------------------------------------------+
; 136.46 MHz ; 136.46 MHz      ; CK_50M                       ;                                                ;
; 358.68 MHz ; 315.06 MHz      ; i2s_transceiver:inst1|ws_int ; limit due to minimum period restriction (tmin) ;
; 887.31 MHz ; 500.0 MHz       ; i2c_cntrl:inst3|pack_end     ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                   ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CK_50M                       ; -6.328 ; -720.818      ;
; i2s_transceiver:inst1|ws_int ; -1.788 ; -42.375       ;
; i2c_cntrl:inst3|pack_end     ; -0.127 ; -0.238        ;
+------------------------------+--------+---------------+


+------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                   ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; i2s_transceiver:inst1|ws_int ; 0.343 ; 0.000         ;
; CK_50M                       ; 0.344 ; 0.000         ;
; i2c_cntrl:inst3|pack_end     ; 0.358 ; 0.000         ;
+------------------------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; CK_50M ; -0.991 ; -88.080              ;
+--------+--------+----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+--------+-------+----------------------+
; Clock  ; Slack ; End Point TNS        ;
+--------+-------+----------------------+
; CK_50M ; 0.557 ; 0.000                ;
+--------+-------+----------------------+


+-------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary     ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CK_50M                       ; -3.000 ; -216.000      ;
; i2s_transceiver:inst1|ws_int ; -2.174 ; -55.480       ;
; i2c_cntrl:inst3|pack_end     ; -1.000 ; -4.000        ;
+------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CK_50M'                                                                                                                    ;
+--------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.328 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 7.254      ;
; -6.293 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 7.219      ;
; -6.234 ; i2s_transceiver:inst1|ws_cnt[4]  ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 7.160      ;
; -6.219 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 7.145      ;
; -6.210 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 7.136      ;
; -6.176 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 7.102      ;
; -6.174 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 7.116      ;
; -6.174 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 7.116      ;
; -6.174 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 7.116      ;
; -6.174 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 7.116      ;
; -6.174 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 7.116      ;
; -6.174 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 7.100      ;
; -6.164 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 7.106      ;
; -6.164 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 7.106      ;
; -6.136 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 7.062      ;
; -6.136 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 7.062      ;
; -6.136 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 7.062      ;
; -6.136 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 7.062      ;
; -6.136 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 7.062      ;
; -6.125 ; i2s_transceiver:inst1|ws_cnt[4]  ; i2s_transceiver:inst1|r_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 7.051      ;
; -6.125 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 7.067      ;
; -6.125 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 7.067      ;
; -6.125 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 7.067      ;
; -6.125 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 7.067      ;
; -6.125 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 7.067      ;
; -6.115 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 7.057      ;
; -6.115 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 7.057      ;
; -6.111 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 7.053      ;
; -6.111 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 7.053      ;
; -6.101 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 7.027      ;
; -6.087 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|l_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 7.013      ;
; -6.087 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|l_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 7.013      ;
; -6.087 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|l_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 7.013      ;
; -6.087 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|l_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 7.013      ;
; -6.087 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|l_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 7.013      ;
; -6.080 ; i2s_transceiver:inst1|ws_cnt[4]  ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 7.022      ;
; -6.080 ; i2s_transceiver:inst1|ws_cnt[4]  ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 7.022      ;
; -6.080 ; i2s_transceiver:inst1|ws_cnt[4]  ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 7.022      ;
; -6.080 ; i2s_transceiver:inst1|ws_cnt[4]  ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 7.022      ;
; -6.080 ; i2s_transceiver:inst1|ws_cnt[4]  ; i2s_transceiver:inst1|r_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 7.022      ;
; -6.070 ; i2s_transceiver:inst1|ws_cnt[4]  ; i2s_transceiver:inst1|r_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 7.012      ;
; -6.070 ; i2s_transceiver:inst1|ws_cnt[4]  ; i2s_transceiver:inst1|r_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 7.012      ;
; -6.062 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|l_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 7.004      ;
; -6.062 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|l_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 7.004      ;
; -6.061 ; i2s_transceiver:inst1|ws_cnt[5]  ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.987      ;
; -6.057 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|r_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.983      ;
; -6.056 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 6.998      ;
; -6.056 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 6.998      ;
; -6.056 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 6.998      ;
; -6.056 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 6.998      ;
; -6.056 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 6.998      ;
; -6.046 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 6.988      ;
; -6.046 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 6.988      ;
; -6.042 ; i2s_transceiver:inst1|ws_cnt[4]  ; i2s_transceiver:inst1|l_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.968      ;
; -6.042 ; i2s_transceiver:inst1|ws_cnt[4]  ; i2s_transceiver:inst1|l_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.968      ;
; -6.042 ; i2s_transceiver:inst1|ws_cnt[4]  ; i2s_transceiver:inst1|l_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.968      ;
; -6.042 ; i2s_transceiver:inst1|ws_cnt[4]  ; i2s_transceiver:inst1|l_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.968      ;
; -6.042 ; i2s_transceiver:inst1|ws_cnt[4]  ; i2s_transceiver:inst1|l_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.968      ;
; -6.031 ; i2s_transceiver:inst1|ws_cnt[9]  ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.063     ; 6.963      ;
; -6.030 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.956      ;
; -6.030 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.956      ;
; -6.030 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.956      ;
; -6.030 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.956      ;
; -6.030 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.956      ;
; -6.030 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.956      ;
; -6.030 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.956      ;
; -6.030 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.956      ;
; -6.018 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|l_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.944      ;
; -6.018 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|l_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.944      ;
; -6.018 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|l_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.944      ;
; -6.018 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|l_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.944      ;
; -6.018 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|l_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.944      ;
; -6.017 ; i2s_transceiver:inst1|ws_cnt[4]  ; i2s_transceiver:inst1|l_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 6.959      ;
; -6.017 ; i2s_transceiver:inst1|ws_cnt[4]  ; i2s_transceiver:inst1|l_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 6.959      ;
; -6.008 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 6.950      ;
; -6.008 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 6.950      ;
; -6.008 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 6.950      ;
; -6.008 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 6.950      ;
; -6.008 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|r_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 6.950      ;
; -5.998 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|r_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 6.940      ;
; -5.998 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|r_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 6.940      ;
; -5.993 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|l_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 6.935      ;
; -5.993 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|l_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 6.935      ;
; -5.981 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.907      ;
; -5.981 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.907      ;
; -5.981 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.907      ;
; -5.981 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.907      ;
; -5.981 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.907      ;
; -5.981 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.907      ;
; -5.981 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.907      ;
; -5.981 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.907      ;
; -5.976 ; i2s_transceiver:inst1|ws_cnt[6]  ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.902      ;
; -5.971 ; i2s_transceiver:inst1|ws_cnt[11] ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.435     ; 6.531      ;
; -5.970 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|l_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.896      ;
; -5.970 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|l_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.896      ;
; -5.970 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|l_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.896      ;
; -5.970 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|l_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.896      ;
; -5.970 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|l_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.896      ;
; -5.953 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.879      ;
; -5.953 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 6.879      ;
+--------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i2s_transceiver:inst1|ws_int'                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                               ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -1.788 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~portb_address_reg0 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a1 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~portb_address_reg0 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~portb_address_reg0 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a3 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~portb_address_reg0 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~portb_address_reg0 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a5 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~portb_address_reg0 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a7 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.788 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.067     ; 2.650      ;
; -1.765 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.697      ;
; -1.765 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.697      ;
; -1.765 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.697      ;
; -1.764 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.696      ;
; -1.764 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.696      ;
; -1.764 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.696      ;
; -1.763 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.695      ;
; -1.760 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.692      ;
; -1.760 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.692      ;
; -1.760 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.692      ;
; -1.759 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.691      ;
; -1.759 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.691      ;
; -1.759 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.691      ;
; -1.758 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.690      ;
; -1.701 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.633      ;
; -1.681 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.613      ;
; -1.681 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.613      ;
; -1.681 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.613      ;
; -1.680 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.612      ;
; -1.680 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.612      ;
; -1.680 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.612      ;
; -1.679 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.611      ;
; -1.663 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.428     ; 2.230      ;
; -1.663 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.428     ; 2.230      ;
; -1.663 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.428     ; 2.230      ;
; -1.662 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.428     ; 2.229      ;
; -1.662 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.428     ; 2.229      ;
; -1.662 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.428     ; 2.229      ;
; -1.661 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.428     ; 2.228      ;
; -1.660 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.592      ;
; -1.660 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.592      ;
; -1.660 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.592      ;
; -1.659 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.591      ;
; -1.659 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.591      ;
; -1.659 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.591      ;
; -1.623 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.428     ; 2.190      ;
; -1.622 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.428     ; 2.189      ;
; -1.622 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.428     ; 2.189      ;
; -1.622 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.554      ;
; -1.610 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.428     ; 2.177      ;
; -1.610 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.428     ; 2.177      ;
; -1.610 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.428     ; 2.177      ;
; -1.609 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.428     ; 2.176      ;
; -1.609 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.428     ; 2.176      ;
; -1.609 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.428     ; 2.176      ;
; -1.608 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.428     ; 2.175      ;
; -1.583 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.515      ;
; -1.568 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.500      ;
; -1.568 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.500      ;
; -1.568 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.500      ;
; -1.567 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.499      ;
; -1.567 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.499      ;
; -1.567 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.499      ;
; -1.545 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.477      ;
; -1.544 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.476      ;
; -1.544 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.476      ;
; -1.541 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.473      ;
; -1.541 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.473      ;
; -1.541 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.473      ;
; -1.540 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.472      ;
; -1.540 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.472      ;
; -1.540 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.472      ;
; -1.540 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.472      ;
; -1.539 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.471      ;
; -1.539 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.471      ;
; -1.536 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.468      ;
; -1.530 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.462      ;
; -1.530 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.462      ;
; -1.530 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.462      ;
; -1.529 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.461      ;
; -1.529 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.461      ;
; -1.529 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.461      ;
; -1.528 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.460      ;
; -1.493 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]       ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.287      ; 2.775      ;
; -1.488 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]       ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.287      ; 2.770      ;
; -1.485 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.428     ; 2.052      ;
; -1.484 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.428     ; 2.051      ;
; -1.484 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.428     ; 2.051      ;
; -1.476 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.408      ;
; -1.476 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.408      ;
; -1.476 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.408      ;
; -1.475 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.407      ;
; -1.475 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.407      ;
; -1.475 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.407      ;
; -1.467 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]       ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.287      ; 2.749      ;
; -1.461 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.393      ;
; -1.460 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.392      ;
; -1.460 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.392      ;
; -1.440 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.372      ;
; -1.440 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.372      ;
; -1.440 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.372      ;
; -1.440 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.063     ; 2.372      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i2c_cntrl:inst3|pack_end'                                                                                                           ;
+--------+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.127 ; i2c_wrd_gen:inst39|count[0] ; i2c_wrd_gen:inst39|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.062     ; 1.060      ;
; -0.111 ; i2c_wrd_gen:inst39|count[1] ; i2c_wrd_gen:inst39|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.062     ; 1.044      ;
; -0.100 ; i2c_wrd_gen:inst39|count[2] ; i2c_wrd_gen:inst39|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.062     ; 1.033      ;
; 0.120  ; i2c_wrd_gen:inst39|count[0] ; i2c_wrd_gen:inst39|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.062     ; 0.813      ;
; 0.121  ; i2c_wrd_gen:inst39|count[0] ; i2c_wrd_gen:inst39|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.062     ; 0.812      ;
; 0.137  ; i2c_wrd_gen:inst39|count[1] ; i2c_wrd_gen:inst39|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.062     ; 0.796      ;
; 0.274  ; i2c_wrd_gen:inst39|count[0] ; i2c_wrd_gen:inst39|count[0] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.062     ; 0.659      ;
; 0.274  ; i2c_wrd_gen:inst39|count[3] ; i2c_wrd_gen:inst39|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.062     ; 0.659      ;
; 0.274  ; i2c_wrd_gen:inst39|count[2] ; i2c_wrd_gen:inst39|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.062     ; 0.659      ;
; 0.274  ; i2c_wrd_gen:inst39|count[1] ; i2c_wrd_gen:inst39|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.062     ; 0.659      ;
+--------+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i2s_transceiver:inst1|ws_int'                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                                                  ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.343 ; i2s_transceiver:inst1|l_data_rx[4]                                                                              ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.930      ; 1.490      ;
; 0.349 ; i2s_transceiver:inst1|l_data_rx[7]                                                                              ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.939      ; 1.505      ;
; 0.377 ; i2s_transceiver:inst1|l_data_rx[5]                                                                              ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.930      ; 1.524      ;
; 0.399 ; i2s_transceiver:inst1|l_data_rx[3]                                                                              ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.939      ; 1.555      ;
; 0.405 ; i2s_transceiver:inst1|l_data_rx[6]                                                                              ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.939      ; 1.561      ;
; 0.407 ; i2s_transceiver:inst1|l_data_rx[2]                                                                              ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.939      ; 1.563      ;
; 0.545 ; i2s_transceiver:inst1|l_data_rx[0]                                                                              ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.939      ; 1.701      ;
; 0.576 ; i2s_transceiver:inst1|l_data_rx[1]                                                                              ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.939      ; 1.732      ;
; 0.605 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.379      ; 1.171      ;
; 0.626 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.379      ; 1.192      ;
; 0.779 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.394      ; 1.360      ;
; 0.780 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.394      ; 1.361      ;
; 0.785 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.379      ; 1.351      ;
; 0.803 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.375      ;
; 0.804 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.376      ;
; 0.806 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.394      ; 1.387      ;
; 0.807 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.379      ; 1.373      ;
; 0.808 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.379      ; 1.374      ;
; 0.808 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.379      ; 1.374      ;
; 0.809 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.379      ; 1.375      ;
; 0.812 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.379      ; 1.378      ;
; 0.814 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.394      ; 1.395      ;
; 0.836 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.379      ; 1.402      ;
; 0.837 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.379      ; 1.403      ;
; 0.838 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.379      ; 1.404      ;
; 0.841 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.379      ; 1.407      ;
; 0.842 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.379      ; 1.408      ;
; 0.845 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.379      ; 1.411      ;
; 0.846 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.379      ; 1.412      ;
; 0.856 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.394      ; 1.437      ;
; 0.857 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.394      ; 1.438      ;
; 0.861 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.433      ;
; 0.862 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.434      ;
; 0.863 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.435      ;
; 0.864 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.436      ;
; 0.868 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.440      ;
; 0.868 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.440      ;
; 0.869 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.441      ;
; 0.869 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.441      ;
; 0.871 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.443      ;
; 0.876 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.448      ;
; 0.877 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.449      ;
; 0.879 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.451      ;
; 0.880 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.452      ;
; 0.883 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.455      ;
; 0.885 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.379      ; 1.451      ;
; 0.897 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.428      ; 1.482      ;
; 0.935 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.428      ; 1.520      ;
; 0.970 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.063      ; 1.190      ;
; 1.002 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.428      ; 1.587      ;
; 1.016 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.394      ; 1.597      ;
; 1.017 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.394      ; 1.598      ;
; 1.040 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.428      ; 1.625      ;
; 1.044 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.394      ; 1.625      ;
; 1.045 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.394      ; 1.626      ;
; 1.047 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.619      ;
; 1.063 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.635      ;
; 1.064 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.636      ;
; 1.067 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.639      ;
; 1.067 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.639      ;
; 1.068 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.640      ;
; 1.074 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.394      ; 1.655      ;
; 1.075 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.394      ; 1.656      ;
; 1.075 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.428      ; 1.660      ;
; 1.078 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.428      ; 1.663      ;
; 1.081 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.653      ;
; 1.082 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.654      ;
; 1.086 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.658      ;
; 1.087 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.659      ;
; 1.100 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.672      ;
; 1.101 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.673      ;
; 1.110 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.394      ; 1.691      ;
; 1.110 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.379      ; 1.676      ;
; 1.111 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.394      ; 1.692      ;
; 1.111 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.379      ; 1.677      ;
; 1.113 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.428      ; 1.698      ;
; 1.116 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.428      ; 1.701      ;
; 1.124 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.696      ;
; 1.125 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.697      ;
; 1.125 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.428      ; 1.710      ;
; 1.130 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.702      ;
; 1.131 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.703      ;
; 1.133 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.063      ; 1.353      ;
; 1.137 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.394      ; 1.718      ;
; 1.146 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.394      ; 1.727      ;
; 1.147 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.394      ; 1.728      ;
; 1.151 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.723      ;
; 1.152 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.724      ;
; 1.158 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.394      ; 1.739      ;
; 1.159 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.731      ;
; 1.161 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10] ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.029      ; 1.377      ;
; 1.162 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.734      ;
; 1.162 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10] ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.029      ; 1.378      ;
; 1.163 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.385      ; 1.735      ;
; 1.163 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.428      ; 1.748      ;
; 1.174 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.063      ; 1.394      ;
; 1.178 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11] ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.035      ; 1.400      ;
; 1.179 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11] ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.035      ; 1.401      ;
; 1.180 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.428      ; 1.765      ;
; 1.189 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.428      ; 1.774      ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CK_50M'                                                                                                                                          ;
+-------+----------------------------------------+----------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+------------------------------+-------------+--------------+------------+------------+
; 0.344 ; i2c_cntrl:inst3|data_wr[7]             ; i2c_cntrl:inst3|data_wr[7]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.076      ; 0.577      ;
; 0.345 ; i2c_master:inst|sda_int                ; i2c_master:inst|sda_int                ; CK_50M                       ; CK_50M      ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; i2c_master:inst|state.command          ; i2c_master:inst|state.command          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; i2c_master:inst|state.ready            ; i2c_master:inst|state.ready            ; CK_50M                       ; CK_50M      ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; i2c_master:inst|state.rd               ; i2c_master:inst|state.rd               ; CK_50M                       ; CK_50M      ; 0.000        ; 0.075      ; 0.577      ;
; 0.346 ; i2s_transceiver:inst1|sclk_int         ; i2s_transceiver:inst1|sclk_int         ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.580      ;
; 0.357 ; i2s_transceiver:inst1|l_data_tx_int[0] ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; i2s_transceiver:inst1|sd_tx            ; i2s_transceiver:inst1|sd_tx            ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_cntrl:inst3|i2s_en                 ; i2c_cntrl:inst3|i2s_en                 ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_cntrl:inst3|pack_count[3]          ; i2c_cntrl:inst3|pack_count[3]          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_cntrl:inst3|pack_count[0]          ; i2c_cntrl:inst3|pack_count[0]          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_cntrl:inst3|pack_count[1]          ; i2c_cntrl:inst3|pack_count[1]          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_cntrl:inst3|pack_count[2]          ; i2c_cntrl:inst3|pack_count[2]          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_master:inst|stretch                ; i2c_master:inst|stretch                ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_cntrl:inst3|reset_tmp              ; i2c_cntrl:inst3|reset_tmp              ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_cntrl:inst3|count1[0]              ; i2c_cntrl:inst3|count1[0]              ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.577      ;
; 0.360 ; i2c_master:inst|bit_cnt[0]             ; i2c_master:inst|bit_cnt[0]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.580      ;
; 0.374 ; i2s_transceiver:inst1|r_data_tx_int[5] ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; i2s_transceiver:inst1|l_data_rx_int[7] ; i2s_transceiver:inst1|l_data_rx[7]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.593      ;
; 0.379 ; i2s_transceiver:inst1|r_data_rx_int[1] ; i2s_transceiver:inst1|r_data_rx_int[2] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.598      ;
; 0.380 ; i2s_transceiver:inst1|r_data_rx_int[6] ; i2s_transceiver:inst1|r_data_rx_int[7] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; i2s_transceiver:inst1|r_data_rx_int[0] ; i2s_transceiver:inst1|r_data_rx_int[1] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.599      ;
; 0.380 ; i2s_transceiver:inst1|l_data_rx_int[2] ; i2s_transceiver:inst1|l_data_rx[2]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.599      ;
; 0.381 ; i2s_transceiver:inst1|r_data_rx_int[6] ; i2s_transceiver:inst1|r_data_rx[6]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; i2s_transceiver:inst1|r_data_rx_int[5] ; i2s_transceiver:inst1|r_data_rx[5]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; i2s_transceiver:inst1|r_data_rx_int[5] ; i2s_transceiver:inst1|r_data_rx_int[6] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; i2s_transceiver:inst1|l_data_rx_int[4] ; i2s_transceiver:inst1|l_data_rx[4]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; i2s_transceiver:inst1|l_data_rx_int[4] ; i2s_transceiver:inst1|l_data_rx_int[5] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; i2s_transceiver:inst1|l_data_rx_int[3] ; i2s_transceiver:inst1|l_data_rx[3]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.600      ;
; 0.381 ; i2s_transceiver:inst1|l_data_rx_int[2] ; i2s_transceiver:inst1|l_data_rx_int[3] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; i2s_transceiver:inst1|r_data_rx_int[2] ; i2s_transceiver:inst1|r_data_rx_int[3] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; i2s_transceiver:inst1|r_data_rx_int[1] ; i2s_transceiver:inst1|r_data_rx[1]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.601      ;
; 0.382 ; i2s_transceiver:inst1|l_data_rx_int[3] ; i2s_transceiver:inst1|l_data_rx_int[4] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.601      ;
; 0.383 ; i2s_transceiver:inst1|r_data_rx_int[2] ; i2s_transceiver:inst1|r_data_rx[2]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.602      ;
; 0.383 ; i2s_transceiver:inst1|r_data_rx_int[0] ; i2s_transceiver:inst1|r_data_rx[0]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.602      ;
; 0.387 ; i2c_master:inst|state.rd               ; i2c_master:inst|state.mstr_ack         ; CK_50M                       ; CK_50M      ; 0.000        ; 0.075      ; 0.619      ;
; 0.389 ; i2c_cntrl:inst3|count1[15]             ; i2c_cntrl:inst3|count1[15]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.608      ;
; 0.394 ; i2s_transceiver:inst1|l_data_rx_int[1] ; i2s_transceiver:inst1|l_data_rx_int[2] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.613      ;
; 0.400 ; i2c_master:inst|state.mstr_ack         ; i2c_master:inst|state.rd               ; CK_50M                       ; CK_50M      ; 0.000        ; 0.075      ; 0.632      ;
; 0.432 ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.193      ; 3.011      ;
; 0.460 ; i2c_master:inst|bit_cnt[0]             ; i2c_master:inst|state.slv_ack1         ; CK_50M                       ; CK_50M      ; 0.000        ; 0.426      ; 1.043      ;
; 0.479 ; i2s_transceiver:inst1|l_data_tx_int[1] ; i2s_transceiver:inst1|l_data_tx_int[2] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.698      ;
; 0.491 ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|sd_tx            ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.193      ; 3.070      ;
; 0.516 ; i2s_transceiver:inst1|r_data_rx_int[7] ; i2s_transceiver:inst1|r_data_rx[7]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.735      ;
; 0.519 ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_tx_int[0] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.194      ; 3.099      ;
; 0.523 ; i2s_transceiver:inst1|l_data_rx_int[6] ; i2s_transceiver:inst1|l_data_rx_int[7] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.742      ;
; 0.523 ; i2s_transceiver:inst1|l_data_rx_int[6] ; i2s_transceiver:inst1|l_data_rx[6]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.742      ;
; 0.523 ; i2c_wrd_gen:inst39|d_wr3[4]            ; i2c_cntrl:inst3|data_wr[4]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.743      ;
; 0.523 ; i2c_wrd_gen:inst39|d_wr3[4]            ; i2c_cntrl:inst3|data_wr[5]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.743      ;
; 0.525 ; i2s_transceiver:inst1|r_data_rx_int[3] ; i2s_transceiver:inst1|r_data_rx_int[4] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.744      ;
; 0.525 ; i2s_transceiver:inst1|l_data_rx_int[5] ; i2s_transceiver:inst1|l_data_rx[5]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.744      ;
; 0.525 ; i2s_transceiver:inst1|l_data_rx_int[5] ; i2s_transceiver:inst1|l_data_rx_int[6] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.744      ;
; 0.526 ; i2s_transceiver:inst1|r_data_rx_int[3] ; i2s_transceiver:inst1|r_data_rx[3]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.745      ;
; 0.530 ; i2c_wrd_gen:inst39|d_wr3[0]            ; i2c_cntrl:inst3|data_wr[3]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.750      ;
; 0.531 ; i2s_transceiver:inst1|r_data_rx_int[4] ; i2s_transceiver:inst1|r_data_rx[4]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.750      ;
; 0.531 ; i2c_wrd_gen:inst39|d_wr3[0]            ; i2c_cntrl:inst3|data_wr[0]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.751      ;
; 0.531 ; i2c_wrd_gen:inst39|d_wr3[0]            ; i2c_cntrl:inst3|data_wr[2]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.751      ;
; 0.533 ; i2s_transceiver:inst1|r_data_tx_int[4] ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.752      ;
; 0.533 ; i2s_transceiver:inst1|r_data_rx[0]     ; i2s_transceiver:inst1|r_data_tx_int[0] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.753      ;
; 0.533 ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_tx_int[0] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 2.194      ; 3.113      ;
; 0.534 ; i2s_transceiver:inst1|sclk_cnt[1]      ; i2s_transceiver:inst1|sclk_cnt[1]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.768      ;
; 0.536 ; i2s_transceiver:inst1|l_data_rx_int[0] ; i2s_transceiver:inst1|l_data_rx_int[1] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.755      ;
; 0.537 ; i2s_transceiver:inst1|r_data_rx_int[4] ; i2s_transceiver:inst1|r_data_rx_int[5] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.756      ;
; 0.537 ; i2s_transceiver:inst1|sclk_cnt[2]      ; i2s_transceiver:inst1|sclk_cnt[2]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.771      ;
; 0.552 ; i2c_wrd_gen:inst39|d_wr[5]             ; i2c_cntrl:inst3|data_wr[5]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.772      ;
; 0.553 ; i2s_transceiver:inst1|sclk_cnt[3]      ; i2s_transceiver:inst1|sclk_cnt[3]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.787      ;
; 0.553 ; i2s_transceiver:inst1|sclk_cnt[13]     ; i2s_transceiver:inst1|sclk_cnt[13]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.787      ;
; 0.553 ; i2s_transceiver:inst1|sclk_cnt[15]     ; i2s_transceiver:inst1|sclk_cnt[15]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.787      ;
; 0.554 ; i2s_transceiver:inst1|r_data_tx_int[2] ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; i2s_transceiver:inst1|sclk_cnt[5]      ; i2s_transceiver:inst1|sclk_cnt[5]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.788      ;
; 0.554 ; i2s_transceiver:inst1|sclk_cnt[11]     ; i2s_transceiver:inst1|sclk_cnt[11]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.788      ;
; 0.554 ; i2s_transceiver:inst1|sclk_cnt[19]     ; i2s_transceiver:inst1|sclk_cnt[19]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.788      ;
; 0.554 ; i2s_transceiver:inst1|sclk_cnt[29]     ; i2s_transceiver:inst1|sclk_cnt[29]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.788      ;
; 0.555 ; i2s_transceiver:inst1|l_data_tx_int[6] ; i2s_transceiver:inst1|l_data_tx_int[7] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.775      ;
; 0.555 ; i2s_transceiver:inst1|l_data_tx_int[5] ; i2s_transceiver:inst1|l_data_tx_int[6] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.775      ;
; 0.555 ; i2s_transceiver:inst1|l_data_tx_int[4] ; i2s_transceiver:inst1|l_data_tx_int[5] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.775      ;
; 0.555 ; i2s_transceiver:inst1|l_data_tx_int[3] ; i2s_transceiver:inst1|l_data_tx_int[4] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.063      ; 0.775      ;
; 0.555 ; i2s_transceiver:inst1|sclk_cnt[31]     ; i2s_transceiver:inst1|sclk_cnt[31]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.789      ;
; 0.555 ; i2s_transceiver:inst1|sclk_cnt[27]     ; i2s_transceiver:inst1|sclk_cnt[27]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.789      ;
; 0.555 ; i2s_transceiver:inst1|sclk_cnt[6]      ; i2s_transceiver:inst1|sclk_cnt[6]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.789      ;
; 0.555 ; i2s_transceiver:inst1|sclk_cnt[17]     ; i2s_transceiver:inst1|sclk_cnt[17]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.789      ;
; 0.555 ; i2s_transceiver:inst1|sclk_cnt[21]     ; i2s_transceiver:inst1|sclk_cnt[21]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.789      ;
; 0.556 ; i2s_transceiver:inst1|sclk_cnt[0]      ; i2s_transceiver:inst1|sclk_cnt[0]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.790      ;
; 0.556 ; i2s_transceiver:inst1|sclk_cnt[7]      ; i2s_transceiver:inst1|sclk_cnt[7]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.790      ;
; 0.556 ; i2s_transceiver:inst1|sclk_cnt[9]      ; i2s_transceiver:inst1|sclk_cnt[9]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.790      ;
; 0.556 ; i2s_transceiver:inst1|sclk_cnt[16]     ; i2s_transceiver:inst1|sclk_cnt[16]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.790      ;
; 0.556 ; i2s_transceiver:inst1|sclk_cnt[22]     ; i2s_transceiver:inst1|sclk_cnt[22]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.790      ;
; 0.557 ; i2s_transceiver:inst1|sclk_cnt[14]     ; i2s_transceiver:inst1|sclk_cnt[14]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.791      ;
; 0.557 ; i2s_transceiver:inst1|sclk_cnt[18]     ; i2s_transceiver:inst1|sclk_cnt[18]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.791      ;
; 0.557 ; i2s_transceiver:inst1|sclk_cnt[23]     ; i2s_transceiver:inst1|sclk_cnt[23]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.791      ;
; 0.557 ; i2s_transceiver:inst1|sclk_cnt[25]     ; i2s_transceiver:inst1|sclk_cnt[25]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.791      ;
; 0.558 ; i2s_transceiver:inst1|r_data_tx_int[1] ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; i2s_transceiver:inst1|sclk_cnt[4]      ; i2s_transceiver:inst1|sclk_cnt[4]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.792      ;
; 0.558 ; i2s_transceiver:inst1|sclk_cnt[8]      ; i2s_transceiver:inst1|sclk_cnt[8]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.792      ;
; 0.558 ; i2s_transceiver:inst1|sclk_cnt[10]     ; i2s_transceiver:inst1|sclk_cnt[10]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.792      ;
; 0.558 ; i2s_transceiver:inst1|sclk_cnt[12]     ; i2s_transceiver:inst1|sclk_cnt[12]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.792      ;
; 0.558 ; i2s_transceiver:inst1|sclk_cnt[30]     ; i2s_transceiver:inst1|sclk_cnt[30]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.792      ;
; 0.558 ; i2c_cntrl:inst3|count1[12]             ; i2c_cntrl:inst3|count1[12]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.062      ; 0.777      ;
; 0.559 ; i2s_transceiver:inst1|sclk_cnt[20]     ; i2s_transceiver:inst1|sclk_cnt[20]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.793      ;
; 0.559 ; i2s_transceiver:inst1|sclk_cnt[24]     ; i2s_transceiver:inst1|sclk_cnt[24]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.077      ; 0.793      ;
+-------+----------------------------------------+----------------------------------------+------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i2c_cntrl:inst3|pack_end'                                                                                                           ;
+-------+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.358 ; i2c_wrd_gen:inst39|count[3] ; i2c_wrd_gen:inst39|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_wrd_gen:inst39|count[2] ; i2c_wrd_gen:inst39|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; i2c_wrd_gen:inst39|count[1] ; i2c_wrd_gen:inst39|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; i2c_wrd_gen:inst39|count[0] ; i2c_wrd_gen:inst39|count[0] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.062      ; 0.580      ;
; 0.447 ; i2c_wrd_gen:inst39|count[1] ; i2c_wrd_gen:inst39|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.062      ; 0.666      ;
; 0.458 ; i2c_wrd_gen:inst39|count[0] ; i2c_wrd_gen:inst39|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.062      ; 0.677      ;
; 0.460 ; i2c_wrd_gen:inst39|count[0] ; i2c_wrd_gen:inst39|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.062      ; 0.679      ;
; 0.632 ; i2c_wrd_gen:inst39|count[2] ; i2c_wrd_gen:inst39|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.062      ; 0.851      ;
; 0.636 ; i2c_wrd_gen:inst39|count[1] ; i2c_wrd_gen:inst39|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.062      ; 0.855      ;
; 0.645 ; i2c_wrd_gen:inst39|count[0] ; i2c_wrd_gen:inst39|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.062      ; 0.864      ;
+-------+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CK_50M'                                                                                                              ;
+--------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.991 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.908      ;
; -0.991 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.908      ;
; -0.991 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.908      ;
; -0.991 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.908      ;
; -0.987 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.920      ;
; -0.987 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.920      ;
; -0.987 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.920      ;
; -0.987 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.920      ;
; -0.987 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.920      ;
; -0.987 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.920      ;
; -0.987 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.920      ;
; -0.987 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[31]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.920      ;
; -0.987 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[21]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.920      ;
; -0.987 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[26]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.920      ;
; -0.970 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[1]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.087     ; 1.878      ;
; -0.970 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[0]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.087     ; 1.878      ;
; -0.969 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.886      ;
; -0.969 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.886      ;
; -0.969 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.886      ;
; -0.969 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.886      ;
; -0.969 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.886      ;
; -0.969 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sd_tx            ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.886      ;
; -0.946 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[4]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.879      ;
; -0.946 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[7]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.879      ;
; -0.946 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.879      ;
; -0.946 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[6]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.879      ;
; -0.946 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[5]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.879      ;
; -0.946 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.879      ;
; -0.946 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[4]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.879      ;
; -0.946 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.879      ;
; -0.946 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[3]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.879      ;
; -0.946 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.879      ;
; -0.946 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[2]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.879      ;
; -0.946 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.879      ;
; -0.946 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.879      ;
; -0.946 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.879      ;
; -0.946 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.879      ;
; -0.790 ; i2c_cntrl:inst3|pack_count[0] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.723      ;
; -0.788 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[7]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.721      ;
; -0.788 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[6]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.721      ;
; -0.788 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.721      ;
; -0.788 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[5]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.721      ;
; -0.788 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.721      ;
; -0.788 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.721      ;
; -0.788 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[3]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.721      ;
; -0.788 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.721      ;
; -0.788 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[2]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.721      ;
; -0.788 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.721      ;
; -0.788 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[1]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.721      ;
; -0.788 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.721      ;
; -0.788 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[0]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.721      ;
; -0.788 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.721      ;
; -0.788 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.721      ;
; -0.788 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_int           ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.721      ;
; -0.761 ; i2c_cntrl:inst3|pack_count[1] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.694      ;
; -0.753 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[0]             ; CK_50M       ; CK_50M      ; 1.000        ; -0.059     ; 1.689      ;
; -0.753 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[1]             ; CK_50M       ; CK_50M      ; 1.000        ; -0.059     ; 1.689      ;
; -0.753 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[2]             ; CK_50M       ; CK_50M      ; 1.000        ; -0.059     ; 1.689      ;
; -0.735 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.wr               ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 1.669      ;
; -0.703 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[0]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 1.612      ;
; -0.703 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[1]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 1.612      ;
; -0.703 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[2]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 1.612      ;
; -0.703 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[3]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 1.612      ;
; -0.703 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[5]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 1.612      ;
; -0.703 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[6]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 1.612      ;
; -0.703 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[7]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 1.612      ;
; -0.703 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[8]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 1.612      ;
; -0.703 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[10]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.086     ; 1.612      ;
; -0.677 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[4]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.087     ; 1.585      ;
; -0.653 ; i2c_cntrl:inst3|pack_count[2] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.586      ;
; -0.622 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[9]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.555      ;
; -0.622 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[23]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.555      ;
; -0.622 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[24]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.555      ;
; -0.622 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[25]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.555      ;
; -0.583 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[16]       ; CK_50M       ; CK_50M      ; 1.000        ; 0.298      ; 1.876      ;
; -0.583 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[17]       ; CK_50M       ; CK_50M      ; 1.000        ; 0.298      ; 1.876      ;
; -0.583 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[18]       ; CK_50M       ; CK_50M      ; 1.000        ; 0.298      ; 1.876      ;
; -0.583 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[19]       ; CK_50M       ; CK_50M      ; 1.000        ; 0.298      ; 1.876      ;
; -0.583 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[20]       ; CK_50M       ; CK_50M      ; 1.000        ; 0.298      ; 1.876      ;
; -0.583 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[22]       ; CK_50M       ; CK_50M      ; 1.000        ; 0.298      ; 1.876      ;
; -0.574 ; i2c_cntrl:inst3|pack_count[3] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 1.000        ; -0.062     ; 1.507      ;
; -0.522 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|stretch                ; CK_50M       ; CK_50M      ; 1.000        ; -0.064     ; 1.453      ;
; -0.522 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[0]               ; CK_50M       ; CK_50M      ; 1.000        ; -0.064     ; 1.453      ;
; -0.522 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[6]               ; CK_50M       ; CK_50M      ; 1.000        ; -0.064     ; 1.453      ;
; -0.522 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[7]               ; CK_50M       ; CK_50M      ; 1.000        ; -0.064     ; 1.453      ;
; -0.522 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[5]               ; CK_50M       ; CK_50M      ; 1.000        ; -0.064     ; 1.453      ;
; -0.522 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[2]               ; CK_50M       ; CK_50M      ; 1.000        ; -0.064     ; 1.453      ;
; -0.522 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[1]               ; CK_50M       ; CK_50M      ; 1.000        ; -0.064     ; 1.453      ;
; -0.442 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[31]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.289      ; 1.726      ;
; -0.442 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[27]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.289      ; 1.726      ;
; -0.442 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[16]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.289      ; 1.726      ;
; -0.442 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[17]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.289      ; 1.726      ;
; -0.442 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[18]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.289      ; 1.726      ;
; -0.442 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[19]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.289      ; 1.726      ;
; -0.442 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[20]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.289      ; 1.726      ;
; -0.442 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[21]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.289      ; 1.726      ;
; -0.442 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[22]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.289      ; 1.726      ;
; -0.442 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[23]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.289      ; 1.726      ;
; -0.442 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[24]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.289      ; 1.726      ;
; -0.442 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[25]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.289      ; 1.726      ;
+--------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CK_50M'                                                                                                              ;
+-------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.557 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|sda_int                ; CK_50M       ; CK_50M      ; 0.000        ; 0.398      ; 1.112      ;
; 0.557 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.command          ; CK_50M       ; CK_50M      ; 0.000        ; 0.398      ; 1.112      ;
; 0.557 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.ready            ; CK_50M       ; CK_50M      ; 0.000        ; 0.398      ; 1.112      ;
; 0.557 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.start            ; CK_50M       ; CK_50M      ; 0.000        ; 0.398      ; 1.112      ;
; 0.557 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.stop             ; CK_50M       ; CK_50M      ; 0.000        ; 0.398      ; 1.112      ;
; 0.557 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.mstr_ack         ; CK_50M       ; CK_50M      ; 0.000        ; 0.398      ; 1.112      ;
; 0.557 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.rd               ; CK_50M       ; CK_50M      ; 0.000        ; 0.398      ; 1.112      ;
; 0.557 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.slv_ack2         ; CK_50M       ; CK_50M      ; 0.000        ; 0.398      ; 1.112      ;
; 0.860 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[27]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.436      ; 1.453      ;
; 0.860 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[28]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.436      ; 1.453      ;
; 0.860 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[29]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.436      ; 1.453      ;
; 0.860 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[30]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.436      ; 1.453      ;
; 0.883 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[11]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.435      ; 1.475      ;
; 0.883 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[12]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.435      ; 1.475      ;
; 0.883 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[13]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.435      ; 1.475      ;
; 0.883 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[14]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.435      ; 1.475      ;
; 0.883 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[15]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.435      ; 1.475      ;
; 0.893 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|scl_ena                ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.112      ;
; 0.935 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|busy                   ; CK_50M       ; CK_50M      ; 0.000        ; 0.429      ; 1.521      ;
; 0.935 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.slv_ack1         ; CK_50M       ; CK_50M      ; 0.000        ; 0.429      ; 1.521      ;
; 0.938 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[4]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.427      ; 1.522      ;
; 0.938 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[3]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.427      ; 1.522      ;
; 0.941 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_int         ; CK_50M       ; CK_50M      ; 0.000        ; 0.429      ; 1.527      ;
; 0.963 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[31]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.428      ; 1.548      ;
; 0.963 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[27]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.428      ; 1.548      ;
; 0.963 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[16]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.428      ; 1.548      ;
; 0.963 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[17]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.428      ; 1.548      ;
; 0.963 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[18]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.428      ; 1.548      ;
; 0.963 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[19]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.428      ; 1.548      ;
; 0.963 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[20]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.428      ; 1.548      ;
; 0.963 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[21]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.428      ; 1.548      ;
; 0.963 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[22]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.428      ; 1.548      ;
; 0.963 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[23]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.428      ; 1.548      ;
; 0.963 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[24]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.428      ; 1.548      ;
; 0.963 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[25]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.428      ; 1.548      ;
; 0.963 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[26]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.428      ; 1.548      ;
; 0.963 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[30]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.428      ; 1.548      ;
; 0.963 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[28]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.428      ; 1.548      ;
; 0.963 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[29]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.428      ; 1.548      ;
; 0.964 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[0]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.428      ; 1.549      ;
; 0.964 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[1]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.428      ; 1.549      ;
; 0.964 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[2]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.428      ; 1.549      ;
; 0.964 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[3]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.428      ; 1.549      ;
; 0.964 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[4]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.428      ; 1.549      ;
; 0.964 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[5]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.428      ; 1.549      ;
; 0.964 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[6]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.428      ; 1.549      ;
; 0.964 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[7]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.428      ; 1.549      ;
; 0.964 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[8]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.428      ; 1.549      ;
; 0.964 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[9]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.428      ; 1.549      ;
; 0.964 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[10]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.428      ; 1.549      ;
; 0.964 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[11]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.428      ; 1.549      ;
; 0.964 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[12]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.428      ; 1.549      ;
; 0.964 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[13]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.428      ; 1.549      ;
; 0.964 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[14]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.428      ; 1.549      ;
; 0.964 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[15]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.428      ; 1.549      ;
; 1.077 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|stretch                ; CK_50M       ; CK_50M      ; 0.000        ; 0.060      ; 1.294      ;
; 1.077 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[0]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.060      ; 1.294      ;
; 1.077 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[6]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.060      ; 1.294      ;
; 1.077 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[7]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.060      ; 1.294      ;
; 1.077 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[5]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.060      ; 1.294      ;
; 1.077 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[2]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.060      ; 1.294      ;
; 1.077 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[1]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.060      ; 1.294      ;
; 1.102 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[16]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.470      ; 1.729      ;
; 1.102 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[17]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.470      ; 1.729      ;
; 1.102 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[18]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.470      ; 1.729      ;
; 1.102 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[19]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.470      ; 1.729      ;
; 1.102 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[20]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.470      ; 1.729      ;
; 1.102 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[22]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.470      ; 1.729      ;
; 1.145 ; i2c_cntrl:inst3|pack_count[3] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.364      ;
; 1.219 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[9]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.063      ; 1.439      ;
; 1.219 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[23]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.063      ; 1.439      ;
; 1.219 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[24]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.063      ; 1.439      ;
; 1.219 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[25]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.063      ; 1.439      ;
; 1.227 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[4]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.069      ; 1.453      ;
; 1.249 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[0]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.069      ; 1.475      ;
; 1.249 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[1]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.069      ; 1.475      ;
; 1.249 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[2]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.069      ; 1.475      ;
; 1.249 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[3]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.069      ; 1.475      ;
; 1.249 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[5]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.069      ; 1.475      ;
; 1.249 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[6]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.069      ; 1.475      ;
; 1.249 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[7]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.069      ; 1.475      ;
; 1.249 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[8]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.069      ; 1.475      ;
; 1.249 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[10]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.069      ; 1.475      ;
; 1.264 ; i2c_cntrl:inst3|pack_count[2] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.483      ;
; 1.301 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.wr               ; CK_50M       ; CK_50M      ; 0.000        ; 0.063      ; 1.521      ;
; 1.319 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[0]             ; CK_50M       ; CK_50M      ; 0.000        ; 0.066      ; 1.542      ;
; 1.319 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[1]             ; CK_50M       ; CK_50M      ; 0.000        ; 0.066      ; 1.542      ;
; 1.319 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[2]             ; CK_50M       ; CK_50M      ; 0.000        ; 0.066      ; 1.542      ;
; 1.343 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[7]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.562      ;
; 1.343 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[6]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.562      ;
; 1.343 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[7] ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.562      ;
; 1.343 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[5]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.562      ;
; 1.343 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[6] ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.562      ;
; 1.343 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[5] ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.562      ;
; 1.343 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[3]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.562      ;
; 1.343 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[4] ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.562      ;
; 1.343 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[2]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.562      ;
; 1.343 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[3] ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.562      ;
; 1.343 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[1]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.562      ;
; 1.343 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[2] ; CK_50M       ; CK_50M      ; 0.000        ; 0.062      ; 1.562      ;
+-------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                            ;
+------------+-----------------+------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                   ; Note                                           ;
+------------+-----------------+------------------------------+------------------------------------------------+
; 151.88 MHz ; 151.88 MHz      ; CK_50M                       ;                                                ;
; 398.25 MHz ; 315.06 MHz      ; i2s_transceiver:inst1|ws_int ; limit due to minimum period restriction (tmin) ;
; 991.08 MHz ; 500.0 MHz       ; i2c_cntrl:inst3|pack_end     ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                    ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CK_50M                       ; -5.584 ; -629.023      ;
; i2s_transceiver:inst1|ws_int ; -1.511 ; -34.797       ;
; i2c_cntrl:inst3|pack_end     ; -0.009 ; -0.009        ;
+------------------------------+--------+---------------+


+------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                    ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; CK_50M                       ; 0.300 ; 0.000         ;
; i2c_cntrl:inst3|pack_end     ; 0.310 ; 0.000         ;
; i2s_transceiver:inst1|ws_int ; 0.353 ; 0.000         ;
+------------------------------+-------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+--------+--------+---------------------+
; Clock  ; Slack  ; End Point TNS       ;
+--------+--------+---------------------+
; CK_50M ; -0.785 ; -64.890             ;
+--------+--------+---------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+--------+-------+---------------------+
; Clock  ; Slack ; End Point TNS       ;
+--------+-------+---------------------+
; CK_50M ; 0.504 ; 0.000               ;
+--------+-------+---------------------+


+-------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary      ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CK_50M                       ; -3.000 ; -216.000      ;
; i2s_transceiver:inst1|ws_int ; -2.174 ; -55.480       ;
; i2c_cntrl:inst3|pack_end     ; -1.000 ; -4.000        ;
+------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CK_50M'                                                                                                                     ;
+--------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.584 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.519      ;
; -5.546 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.481      ;
; -5.520 ; i2s_transceiver:inst1|ws_cnt[4]  ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.455      ;
; -5.488 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.423      ;
; -5.482 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.417      ;
; -5.446 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.381      ;
; -5.445 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.380      ;
; -5.425 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.374      ;
; -5.425 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.374      ;
; -5.424 ; i2s_transceiver:inst1|ws_cnt[4]  ; i2s_transceiver:inst1|r_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.359      ;
; -5.419 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.368      ;
; -5.419 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.368      ;
; -5.419 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.368      ;
; -5.419 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.368      ;
; -5.419 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.368      ;
; -5.417 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.366      ;
; -5.417 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.366      ;
; -5.411 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.360      ;
; -5.411 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.360      ;
; -5.411 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.360      ;
; -5.411 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.360      ;
; -5.411 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.360      ;
; -5.401 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.336      ;
; -5.401 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.336      ;
; -5.401 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.336      ;
; -5.401 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.336      ;
; -5.401 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.336      ;
; -5.393 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|l_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.328      ;
; -5.393 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|l_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.328      ;
; -5.393 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|l_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.328      ;
; -5.393 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|l_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.328      ;
; -5.393 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|l_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.328      ;
; -5.386 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.321      ;
; -5.369 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.318      ;
; -5.369 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|l_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.318      ;
; -5.361 ; i2s_transceiver:inst1|ws_cnt[4]  ; i2s_transceiver:inst1|r_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.310      ;
; -5.361 ; i2s_transceiver:inst1|ws_cnt[4]  ; i2s_transceiver:inst1|r_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.310      ;
; -5.361 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|l_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.310      ;
; -5.361 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|l_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.310      ;
; -5.355 ; i2s_transceiver:inst1|ws_cnt[4]  ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.304      ;
; -5.355 ; i2s_transceiver:inst1|ws_cnt[4]  ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.304      ;
; -5.355 ; i2s_transceiver:inst1|ws_cnt[4]  ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.304      ;
; -5.355 ; i2s_transceiver:inst1|ws_cnt[4]  ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.304      ;
; -5.355 ; i2s_transceiver:inst1|ws_cnt[4]  ; i2s_transceiver:inst1|r_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.304      ;
; -5.346 ; i2s_transceiver:inst1|ws_cnt[5]  ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.281      ;
; -5.345 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|r_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.280      ;
; -5.337 ; i2s_transceiver:inst1|ws_cnt[4]  ; i2s_transceiver:inst1|l_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.272      ;
; -5.337 ; i2s_transceiver:inst1|ws_cnt[4]  ; i2s_transceiver:inst1|l_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.272      ;
; -5.337 ; i2s_transceiver:inst1|ws_cnt[4]  ; i2s_transceiver:inst1|l_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.272      ;
; -5.337 ; i2s_transceiver:inst1|ws_cnt[4]  ; i2s_transceiver:inst1|l_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.272      ;
; -5.337 ; i2s_transceiver:inst1|ws_cnt[4]  ; i2s_transceiver:inst1|l_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.272      ;
; -5.323 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.272      ;
; -5.323 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.272      ;
; -5.319 ; i2s_transceiver:inst1|ws_cnt[9]  ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 6.259      ;
; -5.317 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.251      ;
; -5.317 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.251      ;
; -5.317 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.251      ;
; -5.317 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.251      ;
; -5.317 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.251      ;
; -5.317 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.251      ;
; -5.317 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.251      ;
; -5.317 ; i2s_transceiver:inst1|ws_cnt[0]  ; i2s_transceiver:inst1|r_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.251      ;
; -5.317 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.266      ;
; -5.317 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.266      ;
; -5.317 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.266      ;
; -5.317 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.266      ;
; -5.317 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|r_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.266      ;
; -5.316 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|r_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.265      ;
; -5.316 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|r_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.265      ;
; -5.310 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.259      ;
; -5.310 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.259      ;
; -5.310 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.259      ;
; -5.310 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.259      ;
; -5.310 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|r_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.259      ;
; -5.309 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.243      ;
; -5.309 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.243      ;
; -5.309 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.243      ;
; -5.309 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.243      ;
; -5.309 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.243      ;
; -5.309 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.243      ;
; -5.309 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.243      ;
; -5.309 ; i2s_transceiver:inst1|ws_cnt[1]  ; i2s_transceiver:inst1|r_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.061     ; 6.243      ;
; -5.305 ; i2s_transceiver:inst1|ws_cnt[4]  ; i2s_transceiver:inst1|l_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.254      ;
; -5.305 ; i2s_transceiver:inst1|ws_cnt[4]  ; i2s_transceiver:inst1|l_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.254      ;
; -5.299 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|l_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.234      ;
; -5.299 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|l_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.234      ;
; -5.299 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|l_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.234      ;
; -5.299 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|l_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.234      ;
; -5.299 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|l_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.234      ;
; -5.292 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|l_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.227      ;
; -5.292 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|l_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.227      ;
; -5.292 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|l_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.227      ;
; -5.292 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|l_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.227      ;
; -5.292 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|l_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.227      ;
; -5.279 ; i2s_transceiver:inst1|ws_cnt[6]  ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.060     ; 6.214      ;
; -5.279 ; i2s_transceiver:inst1|ws_cnt[11] ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.386     ; 5.888      ;
; -5.267 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|l_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.216      ;
; -5.267 ; i2s_transceiver:inst1|ws_cnt[2]  ; i2s_transceiver:inst1|l_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.216      ;
; -5.260 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|l_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.209      ;
; -5.260 ; i2s_transceiver:inst1|ws_cnt[3]  ; i2s_transceiver:inst1|l_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.046     ; 6.209      ;
+--------+----------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i2s_transceiver:inst1|ws_int'                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                ; To Node                                                                                                               ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -1.511 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~portb_address_reg0 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a5 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~portb_address_reg0 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a7 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~portb_address_reg0 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a1 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~portb_address_reg0 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~portb_address_reg0 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a3 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.511 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~portb_address_reg0 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.381      ;
; -1.459 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.399      ;
; -1.450 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.390      ;
; -1.447 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.387      ;
; -1.446 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.386      ;
; -1.446 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.386      ;
; -1.446 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.386      ;
; -1.445 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.385      ;
; -1.444 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.384      ;
; -1.438 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.378      ;
; -1.437 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.377      ;
; -1.437 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.377      ;
; -1.437 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.377      ;
; -1.436 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.376      ;
; -1.435 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.375      ;
; -1.383 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.323      ;
; -1.378 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.318      ;
; -1.371 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.311      ;
; -1.370 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.310      ;
; -1.370 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.310      ;
; -1.370 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.310      ;
; -1.369 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 1.981      ;
; -1.369 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.309      ;
; -1.368 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 1.980      ;
; -1.368 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 1.980      ;
; -1.368 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 1.980      ;
; -1.368 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 1.980      ;
; -1.368 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.308      ;
; -1.367 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 1.979      ;
; -1.366 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.306      ;
; -1.366 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 1.978      ;
; -1.354 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.294      ;
; -1.353 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.293      ;
; -1.353 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.293      ;
; -1.353 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.293      ;
; -1.352 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.292      ;
; -1.348 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 1.960      ;
; -1.347 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 1.959      ;
; -1.346 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 1.958      ;
; -1.329 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 1.941      ;
; -1.328 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 1.940      ;
; -1.328 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 1.940      ;
; -1.328 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 1.940      ;
; -1.328 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 1.940      ;
; -1.327 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 1.939      ;
; -1.327 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.267      ;
; -1.326 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 1.938      ;
; -1.289 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.229      ;
; -1.277 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.217      ;
; -1.276 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.216      ;
; -1.276 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.216      ;
; -1.276 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.216      ;
; -1.276 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.216      ;
; -1.275 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.215      ;
; -1.264 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.204      ;
; -1.254 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.194      ;
; -1.253 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.193      ;
; -1.252 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.192      ;
; -1.251 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.191      ;
; -1.251 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.191      ;
; -1.251 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.191      ;
; -1.250 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.190      ;
; -1.249 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.189      ;
; -1.249 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.189      ;
; -1.248 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.188      ;
; -1.242 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.182      ;
; -1.241 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.181      ;
; -1.241 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.181      ;
; -1.241 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.181      ;
; -1.240 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.180      ;
; -1.240 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.180      ;
; -1.240 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.180      ;
; -1.239 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.179      ;
; -1.239 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.179      ;
; -1.221 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 1.833      ;
; -1.220 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 1.832      ;
; -1.219 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.383     ; 1.831      ;
; -1.211 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.151      ;
; -1.199 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.139      ;
; -1.198 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.138      ;
; -1.198 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.138      ;
; -1.198 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.138      ;
; -1.197 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.137      ;
; -1.183 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]       ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.260      ; 2.438      ;
; -1.174 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]       ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.260      ; 2.429      ;
; -1.173 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.113      ;
; -1.173 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.113      ;
; -1.172 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.112      ;
; -1.170 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]       ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.068     ; 2.097      ;
; -1.164 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.104      ;
; -1.164 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]       ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.260      ; 2.419      ;
; -1.163 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.103      ;
; -1.163 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                           ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]        ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.055     ; 2.103      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i2c_cntrl:inst3|pack_end'                                                                                                            ;
+--------+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; -0.009 ; i2c_wrd_gen:inst39|count[0] ; i2c_wrd_gen:inst39|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.057     ; 0.947      ;
; 0.005  ; i2c_wrd_gen:inst39|count[1] ; i2c_wrd_gen:inst39|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.057     ; 0.933      ;
; 0.016  ; i2c_wrd_gen:inst39|count[2] ; i2c_wrd_gen:inst39|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.057     ; 0.922      ;
; 0.205  ; i2c_wrd_gen:inst39|count[0] ; i2c_wrd_gen:inst39|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.057     ; 0.733      ;
; 0.206  ; i2c_wrd_gen:inst39|count[0] ; i2c_wrd_gen:inst39|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.057     ; 0.732      ;
; 0.221  ; i2c_wrd_gen:inst39|count[1] ; i2c_wrd_gen:inst39|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.057     ; 0.717      ;
; 0.355  ; i2c_wrd_gen:inst39|count[0] ; i2c_wrd_gen:inst39|count[0] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.057     ; 0.583      ;
; 0.355  ; i2c_wrd_gen:inst39|count[3] ; i2c_wrd_gen:inst39|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.057     ; 0.583      ;
; 0.355  ; i2c_wrd_gen:inst39|count[2] ; i2c_wrd_gen:inst39|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.057     ; 0.583      ;
; 0.355  ; i2c_wrd_gen:inst39|count[1] ; i2c_wrd_gen:inst39|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.057     ; 0.583      ;
+--------+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CK_50M'                                                                                                                                           ;
+-------+----------------------------------------+----------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+------------------------------+-------------+--------------+------------+------------+
; 0.300 ; i2c_master:inst|sda_int                ; i2c_master:inst|sda_int                ; CK_50M                       ; CK_50M      ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; i2c_master:inst|state.command          ; i2c_master:inst|state.command          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; i2c_master:inst|state.ready            ; i2c_master:inst|state.ready            ; CK_50M                       ; CK_50M      ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; i2c_master:inst|state.rd               ; i2c_master:inst|state.rd               ; CK_50M                       ; CK_50M      ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; i2c_cntrl:inst3|data_wr[7]             ; i2c_cntrl:inst3|data_wr[7]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.067      ; 0.511      ;
; 0.306 ; i2s_transceiver:inst1|sclk_int         ; i2s_transceiver:inst1|sclk_int         ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.519      ;
; 0.311 ; i2c_cntrl:inst3|i2s_en                 ; i2c_cntrl:inst3|i2s_en                 ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_cntrl:inst3|pack_count[3]          ; i2c_cntrl:inst3|pack_count[3]          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_cntrl:inst3|pack_count[0]          ; i2c_cntrl:inst3|pack_count[0]          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_cntrl:inst3|pack_count[1]          ; i2c_cntrl:inst3|pack_count[1]          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; i2c_cntrl:inst3|pack_count[2]          ; i2c_cntrl:inst3|pack_count[2]          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; i2s_transceiver:inst1|sd_tx            ; i2s_transceiver:inst1|sd_tx            ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_master:inst|stretch                ; i2c_master:inst|stretch                ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_cntrl:inst3|reset_tmp              ; i2c_cntrl:inst3|reset_tmp              ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2c_cntrl:inst3|count1[0]              ; i2c_cntrl:inst3|count1[0]              ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; i2s_transceiver:inst1|l_data_tx_int[0] ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; i2c_master:inst|bit_cnt[0]             ; i2c_master:inst|bit_cnt[0]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.519      ;
; 0.340 ; i2s_transceiver:inst1|r_data_tx_int[5] ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; i2s_transceiver:inst1|l_data_rx_int[7] ; i2s_transceiver:inst1|l_data_rx[7]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.539      ;
; 0.343 ; i2s_transceiver:inst1|r_data_rx_int[1] ; i2s_transceiver:inst1|r_data_rx_int[2] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.543      ;
; 0.344 ; i2s_transceiver:inst1|r_data_rx_int[6] ; i2s_transceiver:inst1|r_data_rx_int[7] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.544      ;
; 0.344 ; i2s_transceiver:inst1|r_data_rx_int[0] ; i2s_transceiver:inst1|r_data_rx_int[1] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.544      ;
; 0.345 ; i2s_transceiver:inst1|r_data_rx_int[6] ; i2s_transceiver:inst1|r_data_rx[6]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; i2s_transceiver:inst1|r_data_rx_int[5] ; i2s_transceiver:inst1|r_data_rx[5]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; i2s_transceiver:inst1|r_data_rx_int[5] ; i2s_transceiver:inst1|r_data_rx_int[6] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.545      ;
; 0.345 ; i2s_transceiver:inst1|l_data_rx_int[2] ; i2s_transceiver:inst1|l_data_rx[2]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.544      ;
; 0.346 ; i2c_cntrl:inst3|count1[15]             ; i2c_cntrl:inst3|count1[15]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; i2s_transceiver:inst1|r_data_rx_int[2] ; i2s_transceiver:inst1|r_data_rx_int[3] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; i2s_transceiver:inst1|r_data_rx_int[1] ; i2s_transceiver:inst1|r_data_rx[1]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.546      ;
; 0.346 ; i2s_transceiver:inst1|l_data_rx_int[4] ; i2s_transceiver:inst1|l_data_rx[4]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; i2s_transceiver:inst1|l_data_rx_int[4] ; i2s_transceiver:inst1|l_data_rx_int[5] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; i2s_transceiver:inst1|l_data_rx_int[3] ; i2s_transceiver:inst1|l_data_rx[3]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.545      ;
; 0.346 ; i2s_transceiver:inst1|l_data_rx_int[2] ; i2s_transceiver:inst1|l_data_rx_int[3] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; i2s_transceiver:inst1|r_data_rx_int[2] ; i2s_transceiver:inst1|r_data_rx[2]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.547      ;
; 0.347 ; i2s_transceiver:inst1|r_data_rx_int[0] ; i2s_transceiver:inst1|r_data_rx[0]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.547      ;
; 0.347 ; i2s_transceiver:inst1|l_data_rx_int[3] ; i2s_transceiver:inst1|l_data_rx_int[4] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.546      ;
; 0.351 ; i2c_master:inst|state.rd               ; i2c_master:inst|state.mstr_ack         ; CK_50M                       ; CK_50M      ; 0.000        ; 0.067      ; 0.562      ;
; 0.357 ; i2s_transceiver:inst1|l_data_rx_int[1] ; i2s_transceiver:inst1|l_data_rx_int[2] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.556      ;
; 0.361 ; i2c_master:inst|state.mstr_ack         ; i2c_master:inst|state.rd               ; CK_50M                       ; CK_50M      ; 0.000        ; 0.067      ; 0.572      ;
; 0.374 ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.985      ; 2.713      ;
; 0.433 ; i2s_transceiver:inst1|l_data_tx_int[1] ; i2s_transceiver:inst1|l_data_tx_int[2] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.632      ;
; 0.434 ; i2c_master:inst|bit_cnt[0]             ; i2c_master:inst|state.slv_ack1         ; CK_50M                       ; CK_50M      ; 0.000        ; 0.381      ; 0.959      ;
; 0.460 ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|sd_tx            ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.985      ; 2.799      ;
; 0.463 ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_tx_int[0] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.985      ; 2.802      ;
; 0.464 ; i2s_transceiver:inst1|r_data_rx_int[7] ; i2s_transceiver:inst1|r_data_rx[7]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.664      ;
; 0.471 ; i2c_wrd_gen:inst39|d_wr3[4]            ; i2c_cntrl:inst3|data_wr[5]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.670      ;
; 0.471 ; i2s_transceiver:inst1|r_data_rx_int[3] ; i2s_transceiver:inst1|r_data_rx_int[4] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.671      ;
; 0.471 ; i2s_transceiver:inst1|l_data_rx_int[6] ; i2s_transceiver:inst1|l_data_rx_int[7] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.670      ;
; 0.471 ; i2s_transceiver:inst1|l_data_rx_int[6] ; i2s_transceiver:inst1|l_data_rx[6]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.670      ;
; 0.472 ; i2c_wrd_gen:inst39|d_wr3[4]            ; i2c_cntrl:inst3|data_wr[4]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.671      ;
; 0.472 ; i2s_transceiver:inst1|r_data_rx_int[3] ; i2s_transceiver:inst1|r_data_rx[3]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.672      ;
; 0.472 ; i2s_transceiver:inst1|l_data_rx_int[5] ; i2s_transceiver:inst1|l_data_rx[5]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.671      ;
; 0.473 ; i2s_transceiver:inst1|l_data_rx_int[5] ; i2s_transceiver:inst1|l_data_rx_int[6] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.672      ;
; 0.477 ; i2c_wrd_gen:inst39|d_wr3[0]            ; i2c_cntrl:inst3|data_wr[0]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.676      ;
; 0.478 ; i2c_wrd_gen:inst39|d_wr3[0]            ; i2c_cntrl:inst3|data_wr[3]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.677      ;
; 0.478 ; i2c_wrd_gen:inst39|d_wr3[0]            ; i2c_cntrl:inst3|data_wr[2]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.677      ;
; 0.480 ; i2s_transceiver:inst1|sclk_cnt[1]      ; i2s_transceiver:inst1|sclk_cnt[1]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.693      ;
; 0.483 ; i2s_transceiver:inst1|r_data_rx_int[4] ; i2s_transceiver:inst1|r_data_rx_int[5] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.683      ;
; 0.483 ; i2s_transceiver:inst1|l_data_rx_int[0] ; i2s_transceiver:inst1|l_data_rx_int[1] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.682      ;
; 0.483 ; i2s_transceiver:inst1|sclk_cnt[2]      ; i2s_transceiver:inst1|sclk_cnt[2]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.696      ;
; 0.490 ; i2s_transceiver:inst1|r_data_tx_int[4] ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.689      ;
; 0.490 ; i2s_transceiver:inst1|r_data_rx[0]     ; i2s_transceiver:inst1|r_data_tx_int[0] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.056      ; 0.690      ;
; 0.492 ; i2s_transceiver:inst1|r_data_rx_int[4] ; i2s_transceiver:inst1|r_data_rx[4]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.691      ;
; 0.496 ; i2s_transceiver:inst1|sclk_cnt[3]      ; i2s_transceiver:inst1|sclk_cnt[3]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.709      ;
; 0.496 ; i2s_transceiver:inst1|sclk_cnt[13]     ; i2s_transceiver:inst1|sclk_cnt[13]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.709      ;
; 0.496 ; i2s_transceiver:inst1|sclk_cnt[15]     ; i2s_transceiver:inst1|sclk_cnt[15]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.709      ;
; 0.497 ; i2s_transceiver:inst1|r_data_tx_int[2] ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; i2c_wrd_gen:inst39|d_wr[5]             ; i2c_cntrl:inst3|data_wr[5]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; i2s_transceiver:inst1|sclk_cnt[5]      ; i2s_transceiver:inst1|sclk_cnt[5]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.710      ;
; 0.497 ; i2s_transceiver:inst1|sclk_cnt[11]     ; i2s_transceiver:inst1|sclk_cnt[11]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.710      ;
; 0.497 ; i2s_transceiver:inst1|sclk_cnt[19]     ; i2s_transceiver:inst1|sclk_cnt[19]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.710      ;
; 0.497 ; i2s_transceiver:inst1|sclk_cnt[29]     ; i2s_transceiver:inst1|sclk_cnt[29]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.710      ;
; 0.498 ; i2s_transceiver:inst1|sclk_cnt[31]     ; i2s_transceiver:inst1|sclk_cnt[31]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.711      ;
; 0.498 ; i2s_transceiver:inst1|sclk_cnt[27]     ; i2s_transceiver:inst1|sclk_cnt[27]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.711      ;
; 0.498 ; i2s_transceiver:inst1|sclk_cnt[0]      ; i2s_transceiver:inst1|sclk_cnt[0]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.711      ;
; 0.498 ; i2s_transceiver:inst1|sclk_cnt[6]      ; i2s_transceiver:inst1|sclk_cnt[6]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.711      ;
; 0.498 ; i2s_transceiver:inst1|sclk_cnt[17]     ; i2s_transceiver:inst1|sclk_cnt[17]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.711      ;
; 0.498 ; i2s_transceiver:inst1|sclk_cnt[21]     ; i2s_transceiver:inst1|sclk_cnt[21]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.711      ;
; 0.499 ; i2s_transceiver:inst1|sclk_cnt[22]     ; i2s_transceiver:inst1|sclk_cnt[22]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.712      ;
; 0.500 ; i2s_transceiver:inst1|l_data_tx_int[6] ; i2s_transceiver:inst1|l_data_tx_int[7] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; i2s_transceiver:inst1|l_data_tx_int[5] ; i2s_transceiver:inst1|l_data_tx_int[6] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; i2s_transceiver:inst1|l_data_tx_int[4] ; i2s_transceiver:inst1|l_data_tx_int[5] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; i2s_transceiver:inst1|l_data_tx_int[3] ; i2s_transceiver:inst1|l_data_tx_int[4] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.699      ;
; 0.500 ; i2s_transceiver:inst1|sclk_cnt[7]      ; i2s_transceiver:inst1|sclk_cnt[7]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.713      ;
; 0.500 ; i2s_transceiver:inst1|sclk_cnt[9]      ; i2s_transceiver:inst1|sclk_cnt[9]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.713      ;
; 0.500 ; i2s_transceiver:inst1|sclk_cnt[14]     ; i2s_transceiver:inst1|sclk_cnt[14]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.713      ;
; 0.500 ; i2s_transceiver:inst1|sclk_cnt[16]     ; i2s_transceiver:inst1|sclk_cnt[16]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.713      ;
; 0.501 ; i2c_cntrl:inst3|count1[12]             ; i2c_cntrl:inst3|count1[12]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; i2s_transceiver:inst1|sclk_cnt[4]      ; i2s_transceiver:inst1|sclk_cnt[4]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.714      ;
; 0.501 ; i2s_transceiver:inst1|sclk_cnt[12]     ; i2s_transceiver:inst1|sclk_cnt[12]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.714      ;
; 0.501 ; i2s_transceiver:inst1|sclk_cnt[18]     ; i2s_transceiver:inst1|sclk_cnt[18]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.714      ;
; 0.501 ; i2s_transceiver:inst1|sclk_cnt[23]     ; i2s_transceiver:inst1|sclk_cnt[23]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.714      ;
; 0.501 ; i2s_transceiver:inst1|sclk_cnt[25]     ; i2s_transceiver:inst1|sclk_cnt[25]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.714      ;
; 0.502 ; i2s_transceiver:inst1|r_data_tx_int[1] ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; i2s_transceiver:inst1|sclk_cnt[8]      ; i2s_transceiver:inst1|sclk_cnt[8]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.715      ;
; 0.502 ; i2s_transceiver:inst1|sclk_cnt[10]     ; i2s_transceiver:inst1|sclk_cnt[10]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.715      ;
; 0.502 ; i2s_transceiver:inst1|sclk_cnt[20]     ; i2s_transceiver:inst1|sclk_cnt[20]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.715      ;
; 0.502 ; i2s_transceiver:inst1|sclk_cnt[30]     ; i2s_transceiver:inst1|sclk_cnt[30]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.715      ;
; 0.502 ; i2s_transceiver:inst1|sclk_cnt[28]     ; i2s_transceiver:inst1|sclk_cnt[28]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.715      ;
; 0.503 ; i2s_transceiver:inst1|sclk_cnt[24]     ; i2s_transceiver:inst1|sclk_cnt[24]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.069      ; 0.716      ;
+-------+----------------------------------------+----------------------------------------+------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i2c_cntrl:inst3|pack_end'                                                                                                            ;
+-------+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.310 ; i2c_wrd_gen:inst39|count[3] ; i2c_wrd_gen:inst39|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; i2c_wrd_gen:inst39|count[2] ; i2c_wrd_gen:inst39|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; i2c_wrd_gen:inst39|count[1] ; i2c_wrd_gen:inst39|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.057      ; 0.511      ;
; 0.318 ; i2c_wrd_gen:inst39|count[0] ; i2c_wrd_gen:inst39|count[0] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.057      ; 0.519      ;
; 0.389 ; i2c_wrd_gen:inst39|count[1] ; i2c_wrd_gen:inst39|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.057      ; 0.590      ;
; 0.407 ; i2c_wrd_gen:inst39|count[0] ; i2c_wrd_gen:inst39|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.057      ; 0.608      ;
; 0.407 ; i2c_wrd_gen:inst39|count[0] ; i2c_wrd_gen:inst39|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.057      ; 0.608      ;
; 0.560 ; i2c_wrd_gen:inst39|count[2] ; i2c_wrd_gen:inst39|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.057      ; 0.761      ;
; 0.562 ; i2c_wrd_gen:inst39|count[1] ; i2c_wrd_gen:inst39|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.057      ; 0.763      ;
; 0.577 ; i2c_wrd_gen:inst39|count[0] ; i2c_wrd_gen:inst39|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.057      ; 0.778      ;
+-------+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i2s_transceiver:inst1|ws_int'                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                                                  ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.353 ; i2s_transceiver:inst1|l_data_rx[4]                                                                              ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.824      ; 1.376      ;
; 0.368 ; i2s_transceiver:inst1|l_data_rx[7]                                                                              ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.831      ; 1.398      ;
; 0.389 ; i2s_transceiver:inst1|l_data_rx[5]                                                                              ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.824      ; 1.412      ;
; 0.394 ; i2s_transceiver:inst1|l_data_rx[6]                                                                              ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.831      ; 1.424      ;
; 0.397 ; i2s_transceiver:inst1|l_data_rx[2]                                                                              ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.832      ; 1.428      ;
; 0.401 ; i2s_transceiver:inst1|l_data_rx[3]                                                                              ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.832      ; 1.432      ;
; 0.538 ; i2s_transceiver:inst1|l_data_rx[0]                                                                              ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.832      ; 1.569      ;
; 0.566 ; i2s_transceiver:inst1|l_data_rx[1]                                                                              ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.832      ; 1.597      ;
; 0.579 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.338      ; 1.086      ;
; 0.596 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.338      ; 1.103      ;
; 0.733 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.255      ;
; 0.735 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.257      ;
; 0.742 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.338      ; 1.249      ;
; 0.760 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.338      ; 1.267      ;
; 0.762 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.284      ;
; 0.762 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.338      ; 1.269      ;
; 0.763 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.338      ; 1.270      ;
; 0.764 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.278      ;
; 0.764 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.286      ;
; 0.765 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.338      ; 1.272      ;
; 0.766 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.280      ;
; 0.767 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.338      ; 1.274      ;
; 0.785 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.338      ; 1.292      ;
; 0.788 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.338      ; 1.295      ;
; 0.790 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.338      ; 1.297      ;
; 0.792 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.338      ; 1.299      ;
; 0.794 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.338      ; 1.301      ;
; 0.797 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.338      ; 1.304      ;
; 0.799 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.338      ; 1.306      ;
; 0.801 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.323      ;
; 0.803 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.325      ;
; 0.812 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.326      ;
; 0.814 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.328      ;
; 0.814 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.328      ;
; 0.816 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.330      ;
; 0.818 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.332      ;
; 0.820 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.334      ;
; 0.820 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.383      ; 1.347      ;
; 0.823 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.337      ;
; 0.825 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.339      ;
; 0.825 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.339      ;
; 0.825 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.339      ;
; 0.827 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.341      ;
; 0.832 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.346      ;
; 0.832 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.338      ; 1.339      ;
; 0.833 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.347      ;
; 0.836 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.350      ;
; 0.840 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.383      ; 1.367      ;
; 0.876 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.055      ; 1.075      ;
; 0.913 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.383      ; 1.440      ;
; 0.933 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.383      ; 1.460      ;
; 0.955 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.477      ;
; 0.957 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.479      ;
; 0.976 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.498      ;
; 0.977 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.383      ; 1.504      ;
; 0.978 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.500      ;
; 0.980 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.383      ; 1.507      ;
; 0.993 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.507      ;
; 0.997 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.383      ; 1.524      ;
; 1.000 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.383      ; 1.527      ;
; 1.003 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.517      ;
; 1.005 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.527      ;
; 1.005 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.519      ;
; 1.007 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.529      ;
; 1.010 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.524      ;
; 1.011 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.525      ;
; 1.011 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.525      ;
; 1.018 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.532      ;
; 1.020 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.534      ;
; 1.021 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.535      ;
; 1.021 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.383      ; 1.548      ;
; 1.023 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.537      ;
; 1.031 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.545      ;
; 1.032 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.055      ; 1.231      ;
; 1.033 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.547      ;
; 1.039 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.561      ;
; 1.040 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.338      ; 1.547      ;
; 1.041 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.563      ;
; 1.041 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.383      ; 1.568      ;
; 1.042 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.338      ; 1.549      ;
; 1.052 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.055      ; 1.251      ;
; 1.054 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.568      ;
; 1.056 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.570      ;
; 1.060 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.582      ;
; 1.060 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.574      ;
; 1.062 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.576      ;
; 1.071 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.593      ;
; 1.073 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.595      ;
; 1.078 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.353      ; 1.600      ;
; 1.080 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10] ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.023      ; 1.272      ;
; 1.082 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10] ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.023      ; 1.274      ;
; 1.083 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.383      ; 1.610      ;
; 1.084 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.598      ;
; 1.086 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.600      ;
; 1.086 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.600      ;
; 1.091 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.383      ; 1.618      ;
; 1.093 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.607      ;
; 1.095 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.345      ; 1.609      ;
; 1.104 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11] ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.030      ; 1.303      ;
; 1.106 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11] ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.030      ; 1.305      ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CK_50M'                                                                                                               ;
+--------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.785 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 1.711      ;
; -0.785 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 1.711      ;
; -0.785 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 1.711      ;
; -0.785 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 1.711      ;
; -0.780 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 1.720      ;
; -0.780 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 1.720      ;
; -0.780 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 1.720      ;
; -0.780 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 1.720      ;
; -0.780 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 1.720      ;
; -0.780 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 1.720      ;
; -0.780 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 1.720      ;
; -0.780 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[31]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 1.720      ;
; -0.780 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[21]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 1.720      ;
; -0.780 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[26]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 1.720      ;
; -0.767 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 1.693      ;
; -0.767 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 1.693      ;
; -0.767 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 1.693      ;
; -0.767 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 1.693      ;
; -0.767 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 1.693      ;
; -0.767 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sd_tx            ; CK_50M       ; CK_50M      ; 1.000        ; -0.069     ; 1.693      ;
; -0.762 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[1]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.679      ;
; -0.762 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[0]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.679      ;
; -0.738 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[4]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.677      ;
; -0.738 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[7]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.677      ;
; -0.738 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.677      ;
; -0.738 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[6]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.677      ;
; -0.738 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[5]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.677      ;
; -0.738 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.677      ;
; -0.738 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[4]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.677      ;
; -0.738 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.677      ;
; -0.738 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[3]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.677      ;
; -0.738 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.677      ;
; -0.738 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[2]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.677      ;
; -0.738 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.677      ;
; -0.738 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.677      ;
; -0.738 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.677      ;
; -0.738 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.677      ;
; -0.601 ; i2c_cntrl:inst3|pack_count[0] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.540      ;
; -0.598 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[7]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.537      ;
; -0.598 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[6]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.537      ;
; -0.598 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.537      ;
; -0.598 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[5]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.537      ;
; -0.598 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.537      ;
; -0.598 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.537      ;
; -0.598 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[3]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.537      ;
; -0.598 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.537      ;
; -0.598 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[2]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.537      ;
; -0.598 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.537      ;
; -0.598 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[1]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.537      ;
; -0.598 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.537      ;
; -0.598 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[0]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.537      ;
; -0.598 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.537      ;
; -0.598 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.537      ;
; -0.598 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_int           ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.537      ;
; -0.576 ; i2c_cntrl:inst3|pack_count[1] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.515      ;
; -0.567 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[0]             ; CK_50M       ; CK_50M      ; 1.000        ; -0.052     ; 1.510      ;
; -0.567 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[1]             ; CK_50M       ; CK_50M      ; 1.000        ; -0.052     ; 1.510      ;
; -0.567 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[2]             ; CK_50M       ; CK_50M      ; 1.000        ; -0.052     ; 1.510      ;
; -0.546 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.wr               ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 1.486      ;
; -0.519 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[0]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.436      ;
; -0.519 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[1]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.436      ;
; -0.519 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[2]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.436      ;
; -0.519 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[3]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.436      ;
; -0.519 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[5]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.436      ;
; -0.519 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[6]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.436      ;
; -0.519 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[7]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.436      ;
; -0.519 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[8]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.436      ;
; -0.519 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[10]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.436      ;
; -0.506 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[4]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.078     ; 1.423      ;
; -0.488 ; i2c_cntrl:inst3|pack_count[2] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.427      ;
; -0.448 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[9]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 1.388      ;
; -0.448 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[23]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 1.388      ;
; -0.448 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[24]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 1.388      ;
; -0.448 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[25]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.055     ; 1.388      ;
; -0.417 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[16]       ; CK_50M       ; CK_50M      ; 1.000        ; 0.268      ; 1.680      ;
; -0.417 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[17]       ; CK_50M       ; CK_50M      ; 1.000        ; 0.268      ; 1.680      ;
; -0.417 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[18]       ; CK_50M       ; CK_50M      ; 1.000        ; 0.268      ; 1.680      ;
; -0.417 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[19]       ; CK_50M       ; CK_50M      ; 1.000        ; 0.268      ; 1.680      ;
; -0.417 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[20]       ; CK_50M       ; CK_50M      ; 1.000        ; 0.268      ; 1.680      ;
; -0.417 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[22]       ; CK_50M       ; CK_50M      ; 1.000        ; 0.268      ; 1.680      ;
; -0.412 ; i2c_cntrl:inst3|pack_count[3] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 1.000        ; -0.056     ; 1.351      ;
; -0.355 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|stretch                ; CK_50M       ; CK_50M      ; 1.000        ; -0.057     ; 1.293      ;
; -0.355 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[0]               ; CK_50M       ; CK_50M      ; 1.000        ; -0.057     ; 1.293      ;
; -0.355 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[6]               ; CK_50M       ; CK_50M      ; 1.000        ; -0.057     ; 1.293      ;
; -0.355 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[7]               ; CK_50M       ; CK_50M      ; 1.000        ; -0.057     ; 1.293      ;
; -0.355 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[5]               ; CK_50M       ; CK_50M      ; 1.000        ; -0.057     ; 1.293      ;
; -0.355 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[2]               ; CK_50M       ; CK_50M      ; 1.000        ; -0.057     ; 1.293      ;
; -0.355 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[1]               ; CK_50M       ; CK_50M      ; 1.000        ; -0.057     ; 1.293      ;
; -0.289 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[31]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.259      ; 1.543      ;
; -0.289 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[27]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.259      ; 1.543      ;
; -0.289 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[16]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.259      ; 1.543      ;
; -0.289 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[17]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.259      ; 1.543      ;
; -0.289 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[18]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.259      ; 1.543      ;
; -0.289 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[19]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.259      ; 1.543      ;
; -0.289 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[20]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.259      ; 1.543      ;
; -0.289 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[21]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.259      ; 1.543      ;
; -0.289 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[22]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.259      ; 1.543      ;
; -0.289 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[23]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.259      ; 1.543      ;
; -0.289 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[24]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.259      ; 1.543      ;
; -0.289 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[25]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.259      ; 1.543      ;
+--------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CK_50M'                                                                                                               ;
+-------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.504 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|sda_int                ; CK_50M       ; CK_50M      ; 0.000        ; 0.355      ; 1.003      ;
; 0.504 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.command          ; CK_50M       ; CK_50M      ; 0.000        ; 0.355      ; 1.003      ;
; 0.504 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.ready            ; CK_50M       ; CK_50M      ; 0.000        ; 0.355      ; 1.003      ;
; 0.504 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.start            ; CK_50M       ; CK_50M      ; 0.000        ; 0.355      ; 1.003      ;
; 0.504 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.stop             ; CK_50M       ; CK_50M      ; 0.000        ; 0.355      ; 1.003      ;
; 0.504 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.mstr_ack         ; CK_50M       ; CK_50M      ; 0.000        ; 0.355      ; 1.003      ;
; 0.504 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.rd               ; CK_50M       ; CK_50M      ; 0.000        ; 0.355      ; 1.003      ;
; 0.504 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.slv_ack2         ; CK_50M       ; CK_50M      ; 0.000        ; 0.355      ; 1.003      ;
; 0.793 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[27]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.389      ; 1.326      ;
; 0.793 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[28]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.389      ; 1.326      ;
; 0.793 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[29]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.389      ; 1.326      ;
; 0.793 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[30]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.389      ; 1.326      ;
; 0.803 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[11]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.387      ; 1.334      ;
; 0.803 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[12]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.387      ; 1.334      ;
; 0.803 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[13]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.387      ; 1.334      ;
; 0.803 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[14]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.387      ; 1.334      ;
; 0.803 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[15]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.387      ; 1.334      ;
; 0.804 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|scl_ena                ; CK_50M       ; CK_50M      ; 0.000        ; 0.055      ; 1.003      ;
; 0.857 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_int         ; CK_50M       ; CK_50M      ; 0.000        ; 0.385      ; 1.386      ;
; 0.864 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|busy                   ; CK_50M       ; CK_50M      ; 0.000        ; 0.384      ; 1.392      ;
; 0.864 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.slv_ack1         ; CK_50M       ; CK_50M      ; 0.000        ; 0.384      ; 1.392      ;
; 0.866 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[4]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.382      ; 1.392      ;
; 0.866 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[3]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.382      ; 1.392      ;
; 0.880 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[31]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.384      ; 1.408      ;
; 0.880 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[27]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.384      ; 1.408      ;
; 0.880 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[0]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.385      ; 1.409      ;
; 0.880 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[1]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.385      ; 1.409      ;
; 0.880 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[2]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.385      ; 1.409      ;
; 0.880 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[3]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.385      ; 1.409      ;
; 0.880 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[4]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.385      ; 1.409      ;
; 0.880 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[5]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.385      ; 1.409      ;
; 0.880 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[6]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.385      ; 1.409      ;
; 0.880 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[7]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.385      ; 1.409      ;
; 0.880 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[8]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.385      ; 1.409      ;
; 0.880 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[9]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.385      ; 1.409      ;
; 0.880 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[10]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.385      ; 1.409      ;
; 0.880 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[11]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.385      ; 1.409      ;
; 0.880 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[12]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.385      ; 1.409      ;
; 0.880 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[13]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.385      ; 1.409      ;
; 0.880 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[14]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.385      ; 1.409      ;
; 0.880 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[15]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.385      ; 1.409      ;
; 0.880 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[16]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.384      ; 1.408      ;
; 0.880 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[17]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.384      ; 1.408      ;
; 0.880 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[18]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.384      ; 1.408      ;
; 0.880 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[19]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.384      ; 1.408      ;
; 0.880 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[20]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.384      ; 1.408      ;
; 0.880 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[21]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.384      ; 1.408      ;
; 0.880 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[22]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.384      ; 1.408      ;
; 0.880 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[23]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.384      ; 1.408      ;
; 0.880 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[24]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.384      ; 1.408      ;
; 0.880 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[25]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.384      ; 1.408      ;
; 0.880 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[26]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.384      ; 1.408      ;
; 0.880 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[30]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.384      ; 1.408      ;
; 0.880 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[28]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.384      ; 1.408      ;
; 0.880 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[29]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.384      ; 1.408      ;
; 0.978 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|stretch                ; CK_50M       ; CK_50M      ; 0.000        ; 0.053      ; 1.175      ;
; 0.978 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[0]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.053      ; 1.175      ;
; 0.978 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[6]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.053      ; 1.175      ;
; 0.978 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[7]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.053      ; 1.175      ;
; 0.978 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[5]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.053      ; 1.175      ;
; 0.978 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[2]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.053      ; 1.175      ;
; 0.978 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[1]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.053      ; 1.175      ;
; 1.004 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[16]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.421      ; 1.569      ;
; 1.004 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[17]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.421      ; 1.569      ;
; 1.004 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[18]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.421      ; 1.569      ;
; 1.004 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[19]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.421      ; 1.569      ;
; 1.004 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[20]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.421      ; 1.569      ;
; 1.004 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[22]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.421      ; 1.569      ;
; 1.026 ; i2c_cntrl:inst3|pack_count[3] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.226      ;
; 1.103 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[9]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.303      ;
; 1.103 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[23]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.303      ;
; 1.103 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[24]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.303      ;
; 1.103 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[25]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.303      ;
; 1.121 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[4]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.061      ; 1.326      ;
; 1.129 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[0]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.061      ; 1.334      ;
; 1.129 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[1]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.061      ; 1.334      ;
; 1.129 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[2]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.061      ; 1.334      ;
; 1.129 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[3]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.061      ; 1.334      ;
; 1.129 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[5]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.061      ; 1.334      ;
; 1.129 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[6]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.061      ; 1.334      ;
; 1.129 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[7]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.061      ; 1.334      ;
; 1.129 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[8]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.061      ; 1.334      ;
; 1.129 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[10]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.061      ; 1.334      ;
; 1.131 ; i2c_cntrl:inst3|pack_count[2] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.331      ;
; 1.193 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.wr               ; CK_50M       ; CK_50M      ; 0.000        ; 0.055      ; 1.392      ;
; 1.213 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[0]             ; CK_50M       ; CK_50M      ; 0.000        ; 0.058      ; 1.415      ;
; 1.213 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[1]             ; CK_50M       ; CK_50M      ; 0.000        ; 0.058      ; 1.415      ;
; 1.213 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[2]             ; CK_50M       ; CK_50M      ; 0.000        ; 0.058      ; 1.415      ;
; 1.213 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[7]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.413      ;
; 1.213 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[6]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.413      ;
; 1.213 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[7] ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.413      ;
; 1.213 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[5]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.413      ;
; 1.213 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[6] ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.413      ;
; 1.213 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[5] ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.413      ;
; 1.213 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[3]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.413      ;
; 1.213 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[4] ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.413      ;
; 1.213 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[2]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.413      ;
; 1.213 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[3] ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.413      ;
; 1.213 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[1]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.413      ;
; 1.213 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[2] ; CK_50M       ; CK_50M      ; 0.000        ; 0.056      ; 1.413      ;
+-------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                    ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CK_50M                       ; -3.086 ; -313.121      ;
; i2s_transceiver:inst1|ws_int ; -0.575 ; -10.620       ;
; i2c_cntrl:inst3|pack_end     ; 0.361  ; 0.000         ;
+------------------------------+--------+---------------+


+------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                    ;
+------------------------------+-------+---------------+
; Clock                        ; Slack ; End Point TNS ;
+------------------------------+-------+---------------+
; i2s_transceiver:inst1|ws_int ; 0.114 ; 0.000         ;
; CK_50M                       ; 0.179 ; 0.000         ;
; i2c_cntrl:inst3|pack_end     ; 0.186 ; 0.000         ;
+------------------------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+--------+--------+---------------------+
; Clock  ; Slack  ; End Point TNS       ;
+--------+--------+---------------------+
; CK_50M ; -0.168 ; -6.399              ;
+--------+--------+---------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+--------+-------+---------------------+
; Clock  ; Slack ; End Point TNS       ;
+--------+-------+---------------------+
; CK_50M ; 0.306 ; 0.000               ;
+--------+-------+---------------------+


+-------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary      ;
+------------------------------+--------+---------------+
; Clock                        ; Slack  ; End Point TNS ;
+------------------------------+--------+---------------+
; CK_50M                       ; -3.000 ; -229.350      ;
; i2s_transceiver:inst1|ws_int ; -1.000 ; -32.000       ;
; i2c_cntrl:inst3|pack_end     ; -1.000 ; -4.000        ;
+------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CK_50M'                                                                                                                    ;
+--------+---------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.086 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 4.032      ;
; -3.074 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 4.020      ;
; -3.061 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.017      ;
; -3.061 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.017      ;
; -3.049 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.005      ;
; -3.049 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.005      ;
; -3.046 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.002      ;
; -3.046 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.002      ;
; -3.046 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.002      ;
; -3.046 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.002      ;
; -3.046 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 4.002      ;
; -3.034 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.990      ;
; -3.034 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.990      ;
; -3.034 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.990      ;
; -3.034 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.990      ;
; -3.034 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.990      ;
; -3.028 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|l_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.974      ;
; -3.028 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|l_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.974      ;
; -3.028 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|l_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.974      ;
; -3.028 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|l_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.974      ;
; -3.028 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|l_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.974      ;
; -3.021 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.967      ;
; -3.019 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|l_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.975      ;
; -3.019 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|l_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.975      ;
; -3.017 ; i2s_transceiver:inst1|ws_cnt[4] ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.963      ;
; -3.016 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.962      ;
; -3.016 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|l_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.962      ;
; -3.016 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|l_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.962      ;
; -3.016 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|l_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.962      ;
; -3.016 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|l_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.962      ;
; -3.016 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|l_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.962      ;
; -3.009 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.955      ;
; -3.007 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.953      ;
; -3.007 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|l_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.963      ;
; -3.007 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|l_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.963      ;
; -2.992 ; i2s_transceiver:inst1|ws_cnt[4] ; i2s_transceiver:inst1|r_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.948      ;
; -2.992 ; i2s_transceiver:inst1|ws_cnt[4] ; i2s_transceiver:inst1|r_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.948      ;
; -2.991 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|r_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.947      ;
; -2.991 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|r_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.947      ;
; -2.984 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.930      ;
; -2.984 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.930      ;
; -2.984 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.930      ;
; -2.984 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.930      ;
; -2.984 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.930      ;
; -2.984 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.930      ;
; -2.984 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.930      ;
; -2.984 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|r_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.930      ;
; -2.982 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|r_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.938      ;
; -2.982 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|r_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.938      ;
; -2.977 ; i2s_transceiver:inst1|ws_cnt[4] ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.933      ;
; -2.977 ; i2s_transceiver:inst1|ws_cnt[4] ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.933      ;
; -2.977 ; i2s_transceiver:inst1|ws_cnt[4] ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.933      ;
; -2.977 ; i2s_transceiver:inst1|ws_cnt[4] ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.933      ;
; -2.977 ; i2s_transceiver:inst1|ws_cnt[4] ; i2s_transceiver:inst1|r_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.933      ;
; -2.976 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.932      ;
; -2.976 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.932      ;
; -2.976 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.932      ;
; -2.976 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.932      ;
; -2.976 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|r_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.932      ;
; -2.972 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.918      ;
; -2.972 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.918      ;
; -2.972 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.918      ;
; -2.972 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.918      ;
; -2.972 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.918      ;
; -2.972 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.918      ;
; -2.972 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.918      ;
; -2.972 ; i2s_transceiver:inst1|ws_cnt[1] ; i2s_transceiver:inst1|r_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.918      ;
; -2.967 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.923      ;
; -2.967 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.923      ;
; -2.967 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.923      ;
; -2.967 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.923      ;
; -2.967 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|r_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.923      ;
; -2.959 ; i2s_transceiver:inst1|ws_cnt[4] ; i2s_transceiver:inst1|l_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.905      ;
; -2.959 ; i2s_transceiver:inst1|ws_cnt[4] ; i2s_transceiver:inst1|l_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.905      ;
; -2.959 ; i2s_transceiver:inst1|ws_cnt[4] ; i2s_transceiver:inst1|l_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.905      ;
; -2.959 ; i2s_transceiver:inst1|ws_cnt[4] ; i2s_transceiver:inst1|l_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.905      ;
; -2.959 ; i2s_transceiver:inst1|ws_cnt[4] ; i2s_transceiver:inst1|l_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.905      ;
; -2.958 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|l_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.904      ;
; -2.958 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|l_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.904      ;
; -2.958 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|l_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.904      ;
; -2.958 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|l_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.904      ;
; -2.958 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|l_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.904      ;
; -2.952 ; i2s_transceiver:inst1|ws_cnt[4] ; i2s_transceiver:inst1|r_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.898      ;
; -2.951 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|r_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.897      ;
; -2.950 ; i2s_transceiver:inst1|ws_cnt[4] ; i2s_transceiver:inst1|l_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.906      ;
; -2.950 ; i2s_transceiver:inst1|ws_cnt[4] ; i2s_transceiver:inst1|l_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.906      ;
; -2.949 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|l_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.905      ;
; -2.949 ; i2s_transceiver:inst1|ws_cnt[2] ; i2s_transceiver:inst1|l_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.905      ;
; -2.949 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|l_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.895      ;
; -2.949 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|l_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.895      ;
; -2.949 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|l_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.895      ;
; -2.949 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|l_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.895      ;
; -2.949 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|l_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.895      ;
; -2.942 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|r_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.888      ;
; -2.940 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|l_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.896      ;
; -2.940 ; i2s_transceiver:inst1|ws_cnt[3] ; i2s_transceiver:inst1|l_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.031     ; 3.896      ;
; -2.936 ; i2s_transceiver:inst1|ws_cnt[5] ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.882      ;
; -2.930 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|l_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.876      ;
; -2.930 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|l_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.876      ;
; -2.930 ; i2s_transceiver:inst1|ws_cnt[0] ; i2s_transceiver:inst1|l_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.041     ; 3.876      ;
+--------+---------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i2s_transceiver:inst1|ws_int'                                                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                         ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.575 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.525      ;
; -0.574 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.524      ;
; -0.573 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.523      ;
; -0.572 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.522      ;
; -0.572 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.522      ;
; -0.572 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.522      ;
; -0.571 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.521      ;
; -0.571 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.521      ;
; -0.570 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.520      ;
; -0.569 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.519      ;
; -0.569 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.519      ;
; -0.568 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.518      ;
; -0.567 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.517      ;
; -0.564 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.514      ;
; -0.524 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.474      ;
; -0.523 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.473      ;
; -0.522 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.472      ;
; -0.521 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.471      ;
; -0.521 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.471      ;
; -0.520 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.470      ;
; -0.519 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.469      ;
; -0.516 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.466      ;
; -0.513 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.463      ;
; -0.512 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.462      ;
; -0.511 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.461      ;
; -0.510 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.460      ;
; -0.510 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.460      ;
; -0.509 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.459      ;
; -0.498 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11] ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.251      ;
; -0.497 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11] ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.250      ;
; -0.496 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11] ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.249      ;
; -0.495 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11] ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.248      ;
; -0.495 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11] ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.248      ;
; -0.494 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11] ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.247      ;
; -0.490 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11] ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.243      ;
; -0.471 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10] ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.224      ;
; -0.470 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10] ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.223      ;
; -0.470 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10] ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.223      ;
; -0.465 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10] ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.218      ;
; -0.464 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10] ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.217      ;
; -0.463 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10] ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.216      ;
; -0.462 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10] ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.215      ;
; -0.462 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10] ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.215      ;
; -0.461 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10] ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.214      ;
; -0.459 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.409      ;
; -0.459 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.409      ;
; -0.458 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.408      ;
; -0.457 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.407      ;
; -0.457 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10] ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.210      ;
; -0.456 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.406      ;
; -0.456 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.406      ;
; -0.455 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.405      ;
; -0.450 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.400      ;
; -0.443 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.393      ;
; -0.442 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.392      ;
; -0.441 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.391      ;
; -0.440 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.390      ;
; -0.440 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.390      ;
; -0.439 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.389      ;
; -0.438 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.388      ;
; -0.437 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.387      ;
; -0.436 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.386      ;
; -0.435 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.385      ;
; -0.435 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.385      ;
; -0.435 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.385      ;
; -0.434 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.384      ;
; -0.434 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.384      ;
; -0.434 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.384      ;
; -0.432 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.382      ;
; -0.431 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.381      ;
; -0.431 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.381      ;
; -0.430 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.380      ;
; -0.426 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11] ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.153      ; 1.566      ;
; -0.423 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11] ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.153      ; 1.563      ;
; -0.405 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.355      ;
; -0.404 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.354      ;
; -0.403 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.353      ;
; -0.402 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.352      ;
; -0.401 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.351      ;
; -0.401 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.351      ;
; -0.400 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.350      ;
; -0.397 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11] ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.150      ;
; -0.397 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11] ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.153      ; 1.537      ;
; -0.396 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11] ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.149      ;
; -0.396 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11] ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.234     ; 1.149      ;
; -0.384 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.334      ;
; -0.384 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.334      ;
; -0.383 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.333      ;
; -0.383 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.333      ;
; -0.383 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.333      ;
; -0.382 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.332      ;
; -0.381 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.331      ;
; -0.381 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.331      ;
; -0.380 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.330      ;
; -0.376 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.326      ;
; -0.375 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10] ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.153      ; 1.515      ;
; -0.375 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11] ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; 0.153      ; 1.515      ;
; -0.373 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.323      ;
; -0.372 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.322      ;
; -0.372 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 1.000        ; -0.037     ; 1.322      ;
+--------+-----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i2c_cntrl:inst3|pack_end'                                                                                                           ;
+-------+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.361 ; i2c_wrd_gen:inst39|count[0] ; i2c_wrd_gen:inst39|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.037     ; 0.589      ;
; 0.373 ; i2c_wrd_gen:inst39|count[1] ; i2c_wrd_gen:inst39|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.037     ; 0.577      ;
; 0.375 ; i2c_wrd_gen:inst39|count[2] ; i2c_wrd_gen:inst39|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.037     ; 0.575      ;
; 0.501 ; i2c_wrd_gen:inst39|count[0] ; i2c_wrd_gen:inst39|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.037     ; 0.449      ;
; 0.502 ; i2c_wrd_gen:inst39|count[0] ; i2c_wrd_gen:inst39|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.037     ; 0.448      ;
; 0.514 ; i2c_wrd_gen:inst39|count[1] ; i2c_wrd_gen:inst39|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.037     ; 0.436      ;
; 0.591 ; i2c_wrd_gen:inst39|count[0] ; i2c_wrd_gen:inst39|count[0] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.037     ; 0.359      ;
; 0.591 ; i2c_wrd_gen:inst39|count[3] ; i2c_wrd_gen:inst39|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.037     ; 0.359      ;
; 0.591 ; i2c_wrd_gen:inst39|count[2] ; i2c_wrd_gen:inst39|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.037     ; 0.359      ;
; 0.591 ; i2c_wrd_gen:inst39|count[1] ; i2c_wrd_gen:inst39|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 1.000        ; -0.037     ; 0.359      ;
+-------+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i2s_transceiver:inst1|ws_int'                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                       ; To Node                                                                                                                                  ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.114 ; i2s_transceiver:inst1|l_data_rx[5]                                                                              ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.584      ; 0.832      ;
; 0.115 ; i2s_transceiver:inst1|l_data_rx[7]                                                                              ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.588      ; 0.837      ;
; 0.124 ; i2s_transceiver:inst1|l_data_rx[2]                                                                              ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.589      ; 0.847      ;
; 0.126 ; i2s_transceiver:inst1|l_data_rx[3]                                                                              ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.589      ; 0.849      ;
; 0.127 ; i2s_transceiver:inst1|l_data_rx[4]                                                                              ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.584      ; 0.845      ;
; 0.132 ; i2s_transceiver:inst1|l_data_rx[6]                                                                              ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.588      ; 0.854      ;
; 0.216 ; i2s_transceiver:inst1|l_data_rx[0]                                                                              ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.590      ; 0.940      ;
; 0.228 ; i2s_transceiver:inst1|l_data_rx[1]                                                                              ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_datain_reg0  ; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.590      ; 0.952      ;
; 0.332 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.222      ; 0.658      ;
; 0.344 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.220      ; 0.668      ;
; 0.412 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.222      ; 0.738      ;
; 0.423 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.233      ; 0.760      ;
; 0.425 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.231      ; 0.760      ;
; 0.429 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.233      ; 0.766      ;
; 0.430 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.231      ; 0.765      ;
; 0.434 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.220      ; 0.758      ;
; 0.435 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.228      ; 0.767      ;
; 0.436 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.226      ; 0.766      ;
; 0.440 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.222      ; 0.766      ;
; 0.441 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.220      ; 0.765      ;
; 0.445 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.222      ; 0.771      ;
; 0.445 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.222      ; 0.771      ;
; 0.446 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.220      ; 0.770      ;
; 0.452 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.222      ; 0.778      ;
; 0.453 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.220      ; 0.777      ;
; 0.455 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.222      ; 0.781      ;
; 0.456 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.220      ; 0.780      ;
; 0.458 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.222      ; 0.784      ;
; 0.459 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.220      ; 0.783      ;
; 0.464 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.228      ; 0.796      ;
; 0.465 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.226      ; 0.795      ;
; 0.466 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.228      ; 0.798      ;
; 0.467 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.226      ; 0.797      ;
; 0.468 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.228      ; 0.800      ;
; 0.468 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.228      ; 0.800      ;
; 0.468 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.234      ; 0.786      ;
; 0.469 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.226      ; 0.799      ;
; 0.469 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.226      ; 0.799      ;
; 0.469 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.228      ; 0.801      ;
; 0.470 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.226      ; 0.800      ;
; 0.473 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.233      ; 0.810      ;
; 0.474 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.231      ; 0.809      ;
; 0.480 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.228      ; 0.812      ;
; 0.480 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.220      ; 0.804      ;
; 0.486 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.228      ; 0.818      ;
; 0.487 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.226      ; 0.817      ;
; 0.487 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.226      ; 0.817      ;
; 0.497 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.234      ; 0.815      ;
; 0.521 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.037      ; 0.642      ;
; 0.528 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.234      ; 0.846      ;
; 0.557 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.234      ; 0.875      ;
; 0.559 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.233      ; 0.896      ;
; 0.560 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.231      ; 0.895      ;
; 0.565 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.228      ; 0.897      ;
; 0.569 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.234      ; 0.887      ;
; 0.570 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.234      ; 0.888      ;
; 0.571 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.233      ; 0.908      ;
; 0.572 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.231      ; 0.907      ;
; 0.575 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.226      ; 0.905      ;
; 0.575 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.228      ; 0.907      ;
; 0.576 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.226      ; 0.906      ;
; 0.583 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.228      ; 0.915      ;
; 0.584 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.226      ; 0.914      ;
; 0.587 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.233      ; 0.924      ;
; 0.588 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.231      ; 0.923      ;
; 0.595 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.228      ; 0.927      ;
; 0.596 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.226      ; 0.926      ;
; 0.597 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.234      ; 0.915      ;
; 0.598 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.234      ; 0.916      ;
; 0.599 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.234      ; 0.917      ;
; 0.600 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.228      ; 0.932      ;
; 0.600 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.228      ; 0.932      ;
; 0.601 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.233      ; 0.938      ;
; 0.601 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.226      ; 0.931      ;
; 0.601 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.226      ; 0.931      ;
; 0.601 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.222      ; 0.927      ;
; 0.602 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.231      ; 0.937      ;
; 0.602 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.220      ; 0.926      ;
; 0.603 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.037      ; 0.724      ;
; 0.608 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.228      ; 0.940      ;
; 0.609 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.226      ; 0.939      ;
; 0.616 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.233      ; 0.953      ;
; 0.617 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.231      ; 0.952      ;
; 0.617 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.228      ; 0.949      ;
; 0.618 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.226      ; 0.948      ;
; 0.619 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.233      ; 0.956      ;
; 0.624 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.234      ; 0.942      ;
; 0.625 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                           ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.037      ; 0.746      ;
; 0.626 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.228      ; 0.958      ;
; 0.626 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.234      ; 0.944      ;
; 0.627 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.226      ; 0.957      ;
; 0.627 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.234      ; 0.945      ;
; 0.630 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a4~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.231      ; 0.965      ;
; 0.631 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11] ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.038      ; 0.773      ;
; 0.631 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10] ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.032      ; 0.767      ;
; 0.632 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[11] ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.036      ; 0.772      ;
; 0.632 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10] ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a0~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.030      ; 0.766      ;
; 0.640 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~portb_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.228      ; 0.972      ;
; 0.641 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a6~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.226      ; 0.971      ;
; 0.642 ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]  ; delay_mod:inst42|altshift_taps:Delay_reg_rtl_0|shift_taps_t9m:auto_generated|altsyncram_2o81:altsyncram2|ram_block3a2~porta_address_reg0 ; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 0.000        ; 0.226      ; 0.972      ;
+-------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CK_50M'                                                                                                                                           ;
+-------+----------------------------------------+----------------------------------------+------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+------------------------------+-------------+--------------+------------+------------+
; 0.179 ; i2c_master:inst|sda_int                ; i2c_master:inst|sda_int                ; CK_50M                       ; CK_50M      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; i2c_master:inst|state.command          ; i2c_master:inst|state.command          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; i2c_master:inst|state.ready            ; i2c_master:inst|state.ready            ; CK_50M                       ; CK_50M      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; i2c_master:inst|state.rd               ; i2c_master:inst|state.rd               ; CK_50M                       ; CK_50M      ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; i2c_cntrl:inst3|data_wr[7]             ; i2c_cntrl:inst3|data_wr[7]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; i2s_transceiver:inst1|sd_tx            ; i2s_transceiver:inst1|sd_tx            ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_master:inst|stretch                ; i2c_master:inst|stretch                ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2s_transceiver:inst1|l_data_tx_int[0] ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2s_transceiver:inst1|sclk_int         ; i2s_transceiver:inst1|sclk_int         ; CK_50M                       ; CK_50M      ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; i2c_cntrl:inst3|i2s_en                 ; i2c_cntrl:inst3|i2s_en                 ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_cntrl:inst3|pack_count[3]          ; i2c_cntrl:inst3|pack_count[3]          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_cntrl:inst3|pack_count[0]          ; i2c_cntrl:inst3|pack_count[0]          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_cntrl:inst3|pack_count[1]          ; i2c_cntrl:inst3|pack_count[1]          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_cntrl:inst3|pack_count[2]          ; i2c_cntrl:inst3|pack_count[2]          ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; i2c_cntrl:inst3|reset_tmp              ; i2c_cntrl:inst3|reset_tmp              ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; i2c_cntrl:inst3|count1[0]              ; i2c_cntrl:inst3|count1[0]              ; CK_50M                       ; CK_50M      ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; i2s_transceiver:inst1|r_data_tx_int[5] ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; i2c_master:inst|bit_cnt[0]             ; i2c_master:inst|bit_cnt[0]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; i2s_transceiver:inst1|l_data_rx_int[7] ; i2s_transceiver:inst1|l_data_rx[7]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.315      ;
; 0.196 ; i2s_transceiver:inst1|r_data_rx_int[1] ; i2s_transceiver:inst1|r_data_rx_int[2] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; i2s_transceiver:inst1|r_data_rx_int[0] ; i2s_transceiver:inst1|r_data_rx_int[1] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; i2s_transceiver:inst1|r_data_rx_int[6] ; i2s_transceiver:inst1|r_data_rx[6]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; i2s_transceiver:inst1|r_data_rx_int[6] ; i2s_transceiver:inst1|r_data_rx_int[7] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; i2s_transceiver:inst1|r_data_rx_int[5] ; i2s_transceiver:inst1|r_data_rx[5]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; i2s_transceiver:inst1|r_data_rx_int[5] ; i2s_transceiver:inst1|r_data_rx_int[6] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; i2s_transceiver:inst1|l_data_rx_int[4] ; i2s_transceiver:inst1|l_data_rx[4]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; i2s_transceiver:inst1|l_data_rx_int[4] ; i2s_transceiver:inst1|l_data_rx_int[5] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; i2s_transceiver:inst1|l_data_rx_int[3] ; i2s_transceiver:inst1|l_data_rx_int[4] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; i2s_transceiver:inst1|l_data_rx_int[2] ; i2s_transceiver:inst1|l_data_rx[2]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; i2s_transceiver:inst1|l_data_rx_int[2] ; i2s_transceiver:inst1|l_data_rx_int[3] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; i2s_transceiver:inst1|l_data_rx_int[3] ; i2s_transceiver:inst1|l_data_rx[3]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; i2s_transceiver:inst1|r_data_rx_int[2] ; i2s_transceiver:inst1|r_data_rx[2]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; i2s_transceiver:inst1|r_data_rx_int[2] ; i2s_transceiver:inst1|r_data_rx_int[3] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; i2s_transceiver:inst1|r_data_rx_int[1] ; i2s_transceiver:inst1|r_data_rx[1]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.320      ;
; 0.199 ; i2s_transceiver:inst1|r_data_rx_int[0] ; i2s_transceiver:inst1|r_data_rx[0]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.320      ;
; 0.201 ; i2c_master:inst|state.rd               ; i2c_master:inst|state.mstr_ack         ; CK_50M                       ; CK_50M      ; 0.000        ; 0.044      ; 0.329      ;
; 0.203 ; i2c_cntrl:inst3|count1[15]             ; i2c_cntrl:inst3|count1[15]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.324      ;
; 0.205 ; i2s_transceiver:inst1|l_data_rx_int[1] ; i2s_transceiver:inst1|l_data_rx_int[2] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.326      ;
; 0.208 ; i2c_master:inst|state.mstr_ack         ; i2c_master:inst|state.rd               ; CK_50M                       ; CK_50M      ; 0.000        ; 0.044      ; 0.336      ;
; 0.225 ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|sd_tx            ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.243      ; 1.687      ;
; 0.242 ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.243      ; 1.704      ;
; 0.247 ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|l_data_tx_int[0] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.243      ; 1.709      ;
; 0.250 ; i2c_master:inst|bit_cnt[0]             ; i2c_master:inst|state.slv_ack1         ; CK_50M                       ; CK_50M      ; 0.000        ; 0.231      ; 0.565      ;
; 0.253 ; i2s_transceiver:inst1|l_data_tx_int[1] ; i2s_transceiver:inst1|l_data_tx_int[2] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.374      ;
; 0.259 ; i2c_cntrl:inst3|pack_end               ; i2c_cntrl:inst3|pack_end               ; i2c_cntrl:inst3|pack_end     ; CK_50M      ; 0.000        ; 1.242      ; 1.720      ;
; 0.266 ; i2s_transceiver:inst1|r_data_rx_int[7] ; i2s_transceiver:inst1|r_data_rx[7]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.387      ;
; 0.270 ; i2s_transceiver:inst1|r_data_tx_int[4] ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; i2s_transceiver:inst1|l_data_rx_int[6] ; i2s_transceiver:inst1|l_data_rx_int[7] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.391      ;
; 0.270 ; i2s_transceiver:inst1|l_data_rx_int[6] ; i2s_transceiver:inst1|l_data_rx[6]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.391      ;
; 0.271 ; i2c_wrd_gen:inst39|d_wr3[4]            ; i2c_cntrl:inst3|data_wr[4]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; i2c_wrd_gen:inst39|d_wr3[4]            ; i2c_cntrl:inst3|data_wr[5]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; i2s_transceiver:inst1|r_data_rx_int[3] ; i2s_transceiver:inst1|r_data_rx_int[4] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.392      ;
; 0.271 ; i2s_transceiver:inst1|l_data_rx_int[5] ; i2s_transceiver:inst1|l_data_rx[5]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; i2s_transceiver:inst1|r_data_rx[0]     ; i2s_transceiver:inst1|r_data_tx_int[0] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; i2s_transceiver:inst1|r_data_rx_int[4] ; i2s_transceiver:inst1|r_data_rx[4]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.393      ;
; 0.272 ; i2s_transceiver:inst1|l_data_rx_int[5] ; i2s_transceiver:inst1|l_data_rx_int[6] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.393      ;
; 0.273 ; i2s_transceiver:inst1|r_data_rx_int[3] ; i2s_transceiver:inst1|r_data_rx[3]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.394      ;
; 0.273 ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_tx_int[6] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.243      ; 1.735      ;
; 0.273 ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_tx_int[5] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.243      ; 1.735      ;
; 0.273 ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_tx_int[3] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.243      ; 1.735      ;
; 0.273 ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_tx_int[2] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.243      ; 1.735      ;
; 0.273 ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_tx_int[1] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.243      ; 1.735      ;
; 0.274 ; i2c_wrd_gen:inst39|d_wr3[0]            ; i2c_cntrl:inst3|data_wr[0]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.395      ;
; 0.275 ; i2c_wrd_gen:inst39|d_wr3[0]            ; i2c_cntrl:inst3|data_wr[2]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.396      ;
; 0.276 ; i2c_wrd_gen:inst39|d_wr3[0]            ; i2c_cntrl:inst3|data_wr[3]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.397      ;
; 0.277 ; i2s_transceiver:inst1|r_data_rx_int[4] ; i2s_transceiver:inst1|r_data_rx_int[5] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; i2s_transceiver:inst1|l_data_rx_int[0] ; i2s_transceiver:inst1|l_data_rx_int[1] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.398      ;
; 0.284 ; i2s_transceiver:inst1|sclk_cnt[1]      ; i2s_transceiver:inst1|sclk_cnt[1]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.045      ; 0.413      ;
; 0.286 ; i2s_transceiver:inst1|sclk_cnt[2]      ; i2s_transceiver:inst1|sclk_cnt[2]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.045      ; 0.415      ;
; 0.289 ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_tx_int[0] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.243      ; 1.751      ;
; 0.290 ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_tx_int[7] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.243      ; 1.752      ;
; 0.290 ; i2s_transceiver:inst1|ws_int           ; i2s_transceiver:inst1|r_data_tx_int[4] ; i2s_transceiver:inst1|ws_int ; CK_50M      ; 0.000        ; 1.243      ; 1.752      ;
; 0.294 ; i2c_wrd_gen:inst39|d_wr[5]             ; i2c_cntrl:inst3|data_wr[5]             ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; i2s_transceiver:inst1|sclk_cnt[15]     ; i2s_transceiver:inst1|sclk_cnt[15]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.045      ; 0.423      ;
; 0.295 ; i2s_transceiver:inst1|r_data_tx_int[2] ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; i2s_transceiver:inst1|sclk_cnt[31]     ; i2s_transceiver:inst1|sclk_cnt[31]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.045      ; 0.424      ;
; 0.295 ; i2s_transceiver:inst1|sclk_cnt[3]      ; i2s_transceiver:inst1|sclk_cnt[3]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.045      ; 0.424      ;
; 0.295 ; i2s_transceiver:inst1|sclk_cnt[5]      ; i2s_transceiver:inst1|sclk_cnt[5]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.045      ; 0.424      ;
; 0.295 ; i2s_transceiver:inst1|sclk_cnt[13]     ; i2s_transceiver:inst1|sclk_cnt[13]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.045      ; 0.424      ;
; 0.296 ; i2s_transceiver:inst1|l_data_tx_int[6] ; i2s_transceiver:inst1|l_data_tx_int[7] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; i2s_transceiver:inst1|l_data_tx_int[5] ; i2s_transceiver:inst1|l_data_tx_int[6] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; i2s_transceiver:inst1|l_data_tx_int[4] ; i2s_transceiver:inst1|l_data_tx_int[5] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; i2s_transceiver:inst1|l_data_tx_int[3] ; i2s_transceiver:inst1|l_data_tx_int[4] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; i2s_transceiver:inst1|sclk_cnt[27]     ; i2s_transceiver:inst1|sclk_cnt[27]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; i2s_transceiver:inst1|sclk_cnt[0]      ; i2s_transceiver:inst1|sclk_cnt[0]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; i2s_transceiver:inst1|sclk_cnt[6]      ; i2s_transceiver:inst1|sclk_cnt[6]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; i2s_transceiver:inst1|sclk_cnt[7]      ; i2s_transceiver:inst1|sclk_cnt[7]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; i2s_transceiver:inst1|sclk_cnt[11]     ; i2s_transceiver:inst1|sclk_cnt[11]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; i2s_transceiver:inst1|sclk_cnt[17]     ; i2s_transceiver:inst1|sclk_cnt[17]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; i2s_transceiver:inst1|sclk_cnt[19]     ; i2s_transceiver:inst1|sclk_cnt[19]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; i2s_transceiver:inst1|sclk_cnt[21]     ; i2s_transceiver:inst1|sclk_cnt[21]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; i2s_transceiver:inst1|sclk_cnt[29]     ; i2s_transceiver:inst1|sclk_cnt[29]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.045      ; 0.425      ;
; 0.297 ; i2s_transceiver:inst1|r_data_tx_int[1] ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M                       ; CK_50M      ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; i2s_transceiver:inst1|sclk_cnt[8]      ; i2s_transceiver:inst1|sclk_cnt[8]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; i2s_transceiver:inst1|sclk_cnt[9]      ; i2s_transceiver:inst1|sclk_cnt[9]      ; CK_50M                       ; CK_50M      ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; i2s_transceiver:inst1|sclk_cnt[14]     ; i2s_transceiver:inst1|sclk_cnt[14]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; i2s_transceiver:inst1|sclk_cnt[16]     ; i2s_transceiver:inst1|sclk_cnt[16]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; i2s_transceiver:inst1|sclk_cnt[22]     ; i2s_transceiver:inst1|sclk_cnt[22]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; i2s_transceiver:inst1|sclk_cnt[23]     ; i2s_transceiver:inst1|sclk_cnt[23]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; i2s_transceiver:inst1|sclk_cnt[25]     ; i2s_transceiver:inst1|sclk_cnt[25]     ; CK_50M                       ; CK_50M      ; 0.000        ; 0.045      ; 0.426      ;
+-------+----------------------------------------+----------------------------------------+------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i2c_cntrl:inst3|pack_end'                                                                                                            ;
+-------+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock             ; Latch Clock              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+
; 0.186 ; i2c_wrd_gen:inst39|count[3] ; i2c_wrd_gen:inst39|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_wrd_gen:inst39|count[2] ; i2c_wrd_gen:inst39|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; i2c_wrd_gen:inst39|count[1] ; i2c_wrd_gen:inst39|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; i2c_wrd_gen:inst39|count[0] ; i2c_wrd_gen:inst39|count[0] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.037      ; 0.314      ;
; 0.238 ; i2c_wrd_gen:inst39|count[1] ; i2c_wrd_gen:inst39|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.037      ; 0.359      ;
; 0.246 ; i2c_wrd_gen:inst39|count[0] ; i2c_wrd_gen:inst39|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.037      ; 0.367      ;
; 0.247 ; i2c_wrd_gen:inst39|count[0] ; i2c_wrd_gen:inst39|count[1] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.037      ; 0.368      ;
; 0.340 ; i2c_wrd_gen:inst39|count[2] ; i2c_wrd_gen:inst39|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.037      ; 0.461      ;
; 0.342 ; i2c_wrd_gen:inst39|count[1] ; i2c_wrd_gen:inst39|count[2] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.037      ; 0.463      ;
; 0.350 ; i2c_wrd_gen:inst39|count[0] ; i2c_wrd_gen:inst39|count[3] ; i2c_cntrl:inst3|pack_end ; i2c_cntrl:inst3|pack_end ; 0.000        ; 0.037      ; 0.471      ;
+-------+-----------------------------+-----------------------------+--------------------------+--------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CK_50M'                                                                                                               ;
+--------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.168 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.047     ; 1.108      ;
; -0.168 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.047     ; 1.108      ;
; -0.168 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.047     ; 1.108      ;
; -0.168 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.047     ; 1.108      ;
; -0.162 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 1.112      ;
; -0.162 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 1.112      ;
; -0.162 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 1.112      ;
; -0.162 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 1.112      ;
; -0.162 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 1.112      ;
; -0.162 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 1.112      ;
; -0.162 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 1.112      ;
; -0.162 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[31]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 1.112      ;
; -0.162 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[21]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 1.112      ;
; -0.162 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[26]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 1.112      ;
; -0.152 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.047     ; 1.092      ;
; -0.152 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.047     ; 1.092      ;
; -0.152 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.047     ; 1.092      ;
; -0.152 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.047     ; 1.092      ;
; -0.152 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_tx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.047     ; 1.092      ;
; -0.152 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sd_tx            ; CK_50M       ; CK_50M      ; 1.000        ; -0.047     ; 1.092      ;
; -0.143 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[4]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 1.093      ;
; -0.143 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[7]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 1.093      ;
; -0.143 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 1.093      ;
; -0.143 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[6]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 1.093      ;
; -0.143 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[5]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 1.093      ;
; -0.143 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 1.093      ;
; -0.143 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[4]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 1.093      ;
; -0.143 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 1.093      ;
; -0.143 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[3]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 1.093      ;
; -0.143 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 1.093      ;
; -0.143 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[2]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 1.093      ;
; -0.143 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 1.093      ;
; -0.143 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 1.093      ;
; -0.143 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 1.093      ;
; -0.143 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 1.093      ;
; -0.135 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[1]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 1.069      ;
; -0.135 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|l_data_rx[0]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 1.069      ;
; -0.043 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[7]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 0.993      ;
; -0.043 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[6]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 0.993      ;
; -0.043 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[7] ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 0.993      ;
; -0.043 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[5]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 0.993      ;
; -0.043 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[6] ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 0.993      ;
; -0.043 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[5] ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 0.993      ;
; -0.043 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[3]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 0.993      ;
; -0.043 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[4] ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 0.993      ;
; -0.043 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[2]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 0.993      ;
; -0.043 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[3] ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 0.993      ;
; -0.043 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[1]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 0.993      ;
; -0.043 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[2] ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 0.993      ;
; -0.043 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[0]     ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 0.993      ;
; -0.043 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[1] ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 0.993      ;
; -0.043 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[0] ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 0.993      ;
; -0.043 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_int           ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 0.993      ;
; -0.026 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[0]             ; CK_50M       ; CK_50M      ; 1.000        ; -0.032     ; 0.981      ;
; -0.026 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[1]             ; CK_50M       ; CK_50M      ; 1.000        ; -0.032     ; 0.981      ;
; -0.026 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[2]             ; CK_50M       ; CK_50M      ; 1.000        ; -0.032     ; 0.981      ;
; -0.012 ; i2c_cntrl:inst3|pack_count[0] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 0.962      ;
; -0.002 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.wr               ; CK_50M       ; CK_50M      ; 1.000        ; -0.035     ; 0.954      ;
; 0.009  ; i2c_cntrl:inst3|pack_count[1] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 0.941      ;
; 0.017  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[0]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 0.917      ;
; 0.017  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[1]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 0.917      ;
; 0.017  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[2]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 0.917      ;
; 0.017  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[3]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 0.917      ;
; 0.017  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[5]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 0.917      ;
; 0.017  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[6]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 0.917      ;
; 0.017  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[7]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 0.917      ;
; 0.017  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[8]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 0.917      ;
; 0.017  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[10]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 0.917      ;
; 0.034  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[4]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.053     ; 0.900      ;
; 0.049  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[16]       ; CK_50M       ; CK_50M      ; 1.000        ; 0.153      ; 1.091      ;
; 0.049  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[17]       ; CK_50M       ; CK_50M      ; 1.000        ; 0.153      ; 1.091      ;
; 0.049  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[18]       ; CK_50M       ; CK_50M      ; 1.000        ; 0.153      ; 1.091      ;
; 0.049  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[19]       ; CK_50M       ; CK_50M      ; 1.000        ; 0.153      ; 1.091      ;
; 0.049  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[20]       ; CK_50M       ; CK_50M      ; 1.000        ; 0.153      ; 1.091      ;
; 0.049  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[22]       ; CK_50M       ; CK_50M      ; 1.000        ; 0.153      ; 1.091      ;
; 0.072  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[9]        ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 0.878      ;
; 0.072  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[23]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 0.878      ;
; 0.072  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[24]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 0.878      ;
; 0.072  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[25]       ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 0.878      ;
; 0.072  ; i2c_cntrl:inst3|pack_count[2] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 0.878      ;
; 0.113  ; i2c_cntrl:inst3|pack_count[3] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 0.837      ;
; 0.125  ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|stretch                ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 0.825      ;
; 0.125  ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[0]               ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 0.825      ;
; 0.125  ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[6]               ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 0.825      ;
; 0.125  ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[7]               ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 0.825      ;
; 0.125  ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[5]               ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 0.825      ;
; 0.125  ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[2]               ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 0.825      ;
; 0.125  ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[1]               ; CK_50M       ; CK_50M      ; 1.000        ; -0.037     ; 0.825      ;
; 0.143  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[31]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.152      ; 0.996      ;
; 0.143  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[27]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.152      ; 0.996      ;
; 0.143  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[16]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.152      ; 0.996      ;
; 0.143  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[17]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.152      ; 0.996      ;
; 0.143  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[18]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.152      ; 0.996      ;
; 0.143  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[19]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.152      ; 0.996      ;
; 0.143  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[20]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.152      ; 0.996      ;
; 0.143  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[21]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.152      ; 0.996      ;
; 0.143  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[22]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.152      ; 0.996      ;
; 0.143  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[23]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.152      ; 0.996      ;
; 0.143  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[24]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.152      ; 0.996      ;
; 0.143  ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[25]     ; CK_50M       ; CK_50M      ; 1.000        ; 0.152      ; 0.996      ;
+--------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CK_50M'                                                                                                               ;
+-------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.306 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|sda_int                ; CK_50M       ; CK_50M      ; 0.000        ; 0.219      ; 0.609      ;
; 0.306 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.command          ; CK_50M       ; CK_50M      ; 0.000        ; 0.219      ; 0.609      ;
; 0.306 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.ready            ; CK_50M       ; CK_50M      ; 0.000        ; 0.219      ; 0.609      ;
; 0.306 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.start            ; CK_50M       ; CK_50M      ; 0.000        ; 0.219      ; 0.609      ;
; 0.306 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.stop             ; CK_50M       ; CK_50M      ; 0.000        ; 0.219      ; 0.609      ;
; 0.306 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.mstr_ack         ; CK_50M       ; CK_50M      ; 0.000        ; 0.219      ; 0.609      ;
; 0.306 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.rd               ; CK_50M       ; CK_50M      ; 0.000        ; 0.219      ; 0.609      ;
; 0.306 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.slv_ack2         ; CK_50M       ; CK_50M      ; 0.000        ; 0.219      ; 0.609      ;
; 0.480 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[27]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.239      ; 0.803      ;
; 0.480 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[28]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.239      ; 0.803      ;
; 0.480 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[29]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.239      ; 0.803      ;
; 0.480 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[30]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.239      ; 0.803      ;
; 0.489 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|scl_ena                ; CK_50M       ; CK_50M      ; 0.000        ; 0.036      ; 0.609      ;
; 0.491 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[11]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.238      ; 0.813      ;
; 0.491 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[12]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.238      ; 0.813      ;
; 0.491 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[13]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.238      ; 0.813      ;
; 0.491 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[14]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.238      ; 0.813      ;
; 0.491 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[15]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.238      ; 0.813      ;
; 0.503 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[4]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.234      ; 0.821      ;
; 0.503 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[3]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.234      ; 0.821      ;
; 0.507 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|busy                   ; CK_50M       ; CK_50M      ; 0.000        ; 0.235      ; 0.826      ;
; 0.507 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.slv_ack1         ; CK_50M       ; CK_50M      ; 0.000        ; 0.235      ; 0.826      ;
; 0.535 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_int         ; CK_50M       ; CK_50M      ; 0.000        ; 0.234      ; 0.853      ;
; 0.546 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[0]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.234      ; 0.864      ;
; 0.546 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[1]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.234      ; 0.864      ;
; 0.546 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[2]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.234      ; 0.864      ;
; 0.546 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[3]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.234      ; 0.864      ;
; 0.546 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[4]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.234      ; 0.864      ;
; 0.546 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[5]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.234      ; 0.864      ;
; 0.546 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[6]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.234      ; 0.864      ;
; 0.546 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[7]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.234      ; 0.864      ;
; 0.546 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[8]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.234      ; 0.864      ;
; 0.546 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[9]      ; CK_50M       ; CK_50M      ; 0.000        ; 0.234      ; 0.864      ;
; 0.546 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[10]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.234      ; 0.864      ;
; 0.546 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[11]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.234      ; 0.864      ;
; 0.546 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[12]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.234      ; 0.864      ;
; 0.546 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[13]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.234      ; 0.864      ;
; 0.546 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[14]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.234      ; 0.864      ;
; 0.546 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[15]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.234      ; 0.864      ;
; 0.550 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[31]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.234      ; 0.868      ;
; 0.550 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[27]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.234      ; 0.868      ;
; 0.550 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[16]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.234      ; 0.868      ;
; 0.550 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[17]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.234      ; 0.868      ;
; 0.550 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[18]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.234      ; 0.868      ;
; 0.550 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[19]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.234      ; 0.868      ;
; 0.550 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[20]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.234      ; 0.868      ;
; 0.550 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[21]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.234      ; 0.868      ;
; 0.550 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[22]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.234      ; 0.868      ;
; 0.550 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[23]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.234      ; 0.868      ;
; 0.550 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[24]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.234      ; 0.868      ;
; 0.550 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[25]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.234      ; 0.868      ;
; 0.550 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[26]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.234      ; 0.868      ;
; 0.550 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[30]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.234      ; 0.868      ;
; 0.550 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[28]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.234      ; 0.868      ;
; 0.550 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|sclk_cnt[29]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.234      ; 0.868      ;
; 0.585 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|stretch                ; CK_50M       ; CK_50M      ; 0.000        ; 0.036      ; 0.705      ;
; 0.585 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[0]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.036      ; 0.705      ;
; 0.585 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[6]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.036      ; 0.705      ;
; 0.585 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[7]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.036      ; 0.705      ;
; 0.585 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[5]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.036      ; 0.705      ;
; 0.585 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[2]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.036      ; 0.705      ;
; 0.585 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|count[1]               ; CK_50M       ; CK_50M      ; 0.000        ; 0.036      ; 0.705      ;
; 0.615 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[16]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.256      ; 0.955      ;
; 0.615 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[17]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.256      ; 0.955      ;
; 0.615 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[18]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.256      ; 0.955      ;
; 0.615 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[19]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.256      ; 0.955      ;
; 0.615 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[20]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.256      ; 0.955      ;
; 0.615 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[22]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.256      ; 0.955      ;
; 0.627 ; i2c_cntrl:inst3|pack_count[3] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.748      ;
; 0.662 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[9]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.783      ;
; 0.662 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[23]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.783      ;
; 0.662 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[24]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.783      ;
; 0.662 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[25]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.783      ;
; 0.678 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[4]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.041      ; 0.803      ;
; 0.688 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[0]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.041      ; 0.813      ;
; 0.688 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[1]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.041      ; 0.813      ;
; 0.688 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[2]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.041      ; 0.813      ;
; 0.688 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[3]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.041      ; 0.813      ;
; 0.688 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[5]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.041      ; 0.813      ;
; 0.688 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[6]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.041      ; 0.813      ;
; 0.688 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[7]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.041      ; 0.813      ;
; 0.688 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[8]        ; CK_50M       ; CK_50M      ; 0.000        ; 0.041      ; 0.813      ;
; 0.688 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|ws_cnt[10]       ; CK_50M       ; CK_50M      ; 0.000        ; 0.041      ; 0.813      ;
; 0.698 ; i2c_cntrl:inst3|pack_count[2] ; i2c_cntrl:inst3|i2s_en                 ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.819      ;
; 0.705 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|state.wr               ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.826      ;
; 0.718 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[0]             ; CK_50M       ; CK_50M      ; 0.000        ; 0.041      ; 0.843      ;
; 0.718 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[1]             ; CK_50M       ; CK_50M      ; 0.000        ; 0.041      ; 0.843      ;
; 0.718 ; i2c_cntrl:inst3|reset_n       ; i2c_master:inst|bit_cnt[2]             ; CK_50M       ; CK_50M      ; 0.000        ; 0.041      ; 0.843      ;
; 0.739 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[7]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.860      ;
; 0.739 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[6]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.860      ;
; 0.739 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[7] ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.860      ;
; 0.739 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[5]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.860      ;
; 0.739 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[6] ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.860      ;
; 0.739 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[5] ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.860      ;
; 0.739 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[3]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.860      ;
; 0.739 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[4] ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.860      ;
; 0.739 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[2]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.860      ;
; 0.739 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[3] ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.860      ;
; 0.739 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx[1]     ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.860      ;
; 0.739 ; i2c_cntrl:inst3|i2s_en        ; i2s_transceiver:inst1|r_data_rx_int[2] ; CK_50M       ; CK_50M      ; 0.000        ; 0.037      ; 0.860      ;
+-------+-------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                         ;
+-------------------------------+----------+-------+----------+---------+---------------------+
; Clock                         ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack              ; -6.328   ; 0.114 ; -0.991   ; 0.306   ; -3.000              ;
;  CK_50M                       ; -6.328   ; 0.179 ; -0.991   ; 0.306   ; -3.000              ;
;  i2c_cntrl:inst3|pack_end     ; -0.127   ; 0.186 ; N/A      ; N/A     ; -1.000              ;
;  i2s_transceiver:inst1|ws_int ; -1.788   ; 0.114 ; N/A      ; N/A     ; -2.174              ;
; Design-wide TNS               ; -763.431 ; 0.0   ; -88.08   ; 0.0     ; -275.48             ;
;  CK_50M                       ; -720.818 ; 0.000 ; -88.080  ; 0.000   ; -229.350            ;
;  i2c_cntrl:inst3|pack_end     ; -0.238   ; 0.000 ; N/A      ; N/A     ; -4.000              ;
;  i2s_transceiver:inst1|ws_int ; -42.375  ; 0.000 ; N/A      ; N/A     ; -55.480             ;
+-------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; busy          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; scl           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sda           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; reset_test    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2S_CLOCK     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2S_WS        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; enable        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2S_TX_DATA   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pack_end      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GENERAL_CLOCK ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2s_en        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CK_50M                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; I2S_RX_DATA             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; busy          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; scl           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sda           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; reset_test    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; I2S_CLOCK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; I2S_WS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; enable        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; I2S_TX_DATA   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; pack_end      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GENERAL_CLOCK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; i2s_en        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; busy          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; scl           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sda           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; reset_test    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; I2S_CLOCK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; I2S_WS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; enable        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; I2S_TX_DATA   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; pack_end      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GENERAL_CLOCK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; i2s_en        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; busy          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; scl           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sda           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; reset_test    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; I2S_CLOCK     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; I2S_WS        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; enable        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; I2S_TX_DATA   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pack_end      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GENERAL_CLOCK ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; i2s_en        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                         ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; CK_50M                       ; CK_50M                       ; 34228    ; 0        ; 0        ; 0        ;
; i2c_cntrl:inst3|pack_end     ; CK_50M                       ; 58       ; 1        ; 0        ; 0        ;
; i2s_transceiver:inst1|ws_int ; CK_50M                       ; 42       ; 34       ; 0        ; 0        ;
; i2c_cntrl:inst3|pack_end     ; i2c_cntrl:inst3|pack_end     ; 10       ; 0        ; 0        ; 0        ;
; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 8        ; 0        ; 0        ; 0        ;
; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 470      ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                          ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; From Clock                   ; To Clock                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------+------------------------------+----------+----------+----------+----------+
; CK_50M                       ; CK_50M                       ; 34228    ; 0        ; 0        ; 0        ;
; i2c_cntrl:inst3|pack_end     ; CK_50M                       ; 58       ; 1        ; 0        ; 0        ;
; i2s_transceiver:inst1|ws_int ; CK_50M                       ; 42       ; 34       ; 0        ; 0        ;
; i2c_cntrl:inst3|pack_end     ; i2c_cntrl:inst3|pack_end     ; 10       ; 0        ; 0        ; 0        ;
; CK_50M                       ; i2s_transceiver:inst1|ws_int ; 8        ; 0        ; 0        ; 0        ;
; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; 470      ; 0        ; 0        ; 0        ;
+------------------------------+------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CK_50M     ; CK_50M   ; 143      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CK_50M     ; CK_50M   ; 143      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 3     ; 3    ;
; Unconstrained Output Ports      ; 11    ; 11   ;
; Unconstrained Output Port Paths ; 15    ; 15   ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------+
; Clock Status Summary                                                             ;
+------------------------------+------------------------------+------+-------------+
; Target                       ; Clock                        ; Type ; Status      ;
+------------------------------+------------------------------+------+-------------+
; CK_50M                       ; CK_50M                       ; Base ; Constrained ;
; i2c_cntrl:inst3|pack_end     ; i2c_cntrl:inst3|pack_end     ; Base ; Constrained ;
; i2s_transceiver:inst1|ws_int ; i2s_transceiver:inst1|ws_int ; Base ; Constrained ;
+------------------------------+------------------------------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; CK_50M      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2S_RX_DATA ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; GENERAL_CLOCK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2S_CLOCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2S_TX_DATA   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2S_WS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; busy          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; enable        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i2s_en        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pack_end      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_test    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; scl           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sda           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; CK_50M      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2S_RX_DATA ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; GENERAL_CLOCK ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2S_CLOCK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2S_TX_DATA   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; I2S_WS        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; busy          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; enable        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i2s_en        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pack_end      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_test    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; scl           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sda           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun Feb 21 00:35:06 2021
Info: Command: quartus_sta TP_FINAL -c TP_FINAL
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'TP_FINAL.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CK_50M CK_50M
    Info (332105): create_clock -period 1.000 -name i2c_cntrl:inst3|pack_end i2c_cntrl:inst3|pack_end
    Info (332105): create_clock -period 1.000 -name i2s_transceiver:inst1|ws_int i2s_transceiver:inst1|ws_int
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.328
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.328            -720.818 CK_50M 
    Info (332119):    -1.788             -42.375 i2s_transceiver:inst1|ws_int 
    Info (332119):    -0.127              -0.238 i2c_cntrl:inst3|pack_end 
Info (332146): Worst-case hold slack is 0.343
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.343               0.000 i2s_transceiver:inst1|ws_int 
    Info (332119):     0.344               0.000 CK_50M 
    Info (332119):     0.358               0.000 i2c_cntrl:inst3|pack_end 
Info (332146): Worst-case recovery slack is -0.991
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.991             -88.080 CK_50M 
Info (332146): Worst-case removal slack is 0.557
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.557               0.000 CK_50M 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -216.000 CK_50M 
    Info (332119):    -2.174             -55.480 i2s_transceiver:inst1|ws_int 
    Info (332119):    -1.000              -4.000 i2c_cntrl:inst3|pack_end 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.584
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.584            -629.023 CK_50M 
    Info (332119):    -1.511             -34.797 i2s_transceiver:inst1|ws_int 
    Info (332119):    -0.009              -0.009 i2c_cntrl:inst3|pack_end 
Info (332146): Worst-case hold slack is 0.300
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.300               0.000 CK_50M 
    Info (332119):     0.310               0.000 i2c_cntrl:inst3|pack_end 
    Info (332119):     0.353               0.000 i2s_transceiver:inst1|ws_int 
Info (332146): Worst-case recovery slack is -0.785
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.785             -64.890 CK_50M 
Info (332146): Worst-case removal slack is 0.504
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.504               0.000 CK_50M 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -216.000 CK_50M 
    Info (332119):    -2.174             -55.480 i2s_transceiver:inst1|ws_int 
    Info (332119):    -1.000              -4.000 i2c_cntrl:inst3|pack_end 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -3.086
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.086            -313.121 CK_50M 
    Info (332119):    -0.575             -10.620 i2s_transceiver:inst1|ws_int 
    Info (332119):     0.361               0.000 i2c_cntrl:inst3|pack_end 
Info (332146): Worst-case hold slack is 0.114
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.114               0.000 i2s_transceiver:inst1|ws_int 
    Info (332119):     0.179               0.000 CK_50M 
    Info (332119):     0.186               0.000 i2c_cntrl:inst3|pack_end 
Info (332146): Worst-case recovery slack is -0.168
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.168              -6.399 CK_50M 
Info (332146): Worst-case removal slack is 0.306
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.306               0.000 CK_50M 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -229.350 CK_50M 
    Info (332119):    -1.000             -32.000 i2s_transceiver:inst1|ws_int 
    Info (332119):    -1.000              -4.000 i2c_cntrl:inst3|pack_end 
Info (332114): Report Metastability: Found 3 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4777 megabytes
    Info: Processing ended: Sun Feb 21 00:35:29 2021
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:11


