# Single-Cycle-RISC-V-Processor
Only add,sub,and,or(R-type),lw(I-type),sw(S-type),beq(SB-type) implemented. 32-bit busses and ALU.
![image](https://github.com/user-attachments/assets/01f73891-65b5-4488-a497-5a0ab76dad57)
