
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'solution.v2': elapsed time 3.87 seconds, memory usage 3772408kB, peak memory usage 3772408kB (SOL-9)
Source file analysis completed (CIN-68)
# Info: Branching solution 'solution.v2' at state 'new' (PRJ-2)
# Warning: last line of file ends without a newline (CRD-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Info: Starting transformation 'analyze' on solution 'solution.v2' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)
go libraries
solution file set {$PROJECT_HOME/src/ntt.cpp} -updated
Input file has changed
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Error: Compilation aborted (CIN-5)
Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
# Error: go analyze: Failed analyze
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 3.44 seconds, memory usage 3772408kB, peak memory usage 3772408kB (SOL-9)
# Error: expected an expression (CRD-29)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Error: Compilation aborted (CIN-5)
Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Error: expected an expression (CRD-29)
# Warning: last line of file ends without a newline (CRD-1)
go libraries
# Info: Branching solution 'solution.v1' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Error: go analyze: Failed analyze
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 3.38 seconds, memory usage 3772408kB, peak memory usage 3772408kB (SOL-9)
go compile
# Info: Completed transformation 'analyze' on solution 'hybrid.v2': elapsed time 3.58 seconds, memory usage 1445752kB, peak memory usage 1511288kB (SOL-9)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
Source file analysis completed (CIN-68)
Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
hybrid.v2
# Info: Branching solution 'hybrid.v2' at state 'new' (PRJ-2)
# Info: Starting transformation 'analyze' on solution 'hybrid.v2' (SOL-8)
go compile
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 3.60 seconds, memory usage 1445284kB, peak memory usage 1445856kB (SOL-9)
Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)
Source file analysis completed (CIN-68)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
# Warning: last line of file ends without a newline (CRD-1)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Warning: last line of file ends without a newline (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Warning: last line of file ends without a newline (CRD-1)
# Error: Compilation aborted (CIN-5)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
Pragma 'hls_design<top>' detected on routine 'hybrid' (CIN-6)
# Warning: last line of file ends without a newline (CRD-1)
# Error: go analyze: Failed analyze
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 3.38 seconds, memory usage 1445856kB, peak memory usage 1445856kB (SOL-9)
# Error:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
go compile
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-1)
# Warning: last line of file ends without a newline (CRD-1)
# Error:           detected during compilation of secondary translation unit "/home/jd4691/research/NTT_CPU/hybird/src/utils.cpp" (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
# Error: identifier "PARAMS_TYPE" is undefined (CRD-20)
option set Input/CppStandard c++11
option set Input/TargetPlatform x86_64
go compile
c++11
solution file add ./src/utils.cpp
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
set_working_dir /home/jd4691/research/NTT_CPU/hybird
Moving session transcript to file "/home/jd4691/research/NTT_CPU/hybird/catapult.log"
# Info: Completed transformation 'new' on solution 'solution.v1': elapsed time 0.05 seconds, memory usage 1314188kB, peak memory usage 1314188kB (SOL-9)
/INPUTFILES/1
# Error: Compilation aborted (CIN-5)
solution file add ./src/ntt.cpp
# Error: go analyze: Failed analyze
go compile
Front End called with arguments: -- /home/jd4691/research/NTT_CPU/hybird/src/ntt.cpp /home/jd4691/research/NTT_CPU/hybird/src/utils.cpp (CIN-69)
/INPUTFILES/2
# Error: cannot open source file "gnu/stubs-32.h" (CRD-1696)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)

# Messages from "go compile"

# Info: Completed transformation 'compile' on solution 'hybrid.v14': elapsed time 18.92 seconds, memory usage 3837944kB, peak memory usage 3903480kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 1253, Real ops = 481, Vars = 244 (SOL-21)
Loop '/hybrid/core/S5_COPY_LOOP:for' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S34_OUTER_LOOP' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S5_OUTER_LOOP' iterated at most 2 times. (LOOP-2)
Loop '/hybrid/core/S2_OUTER_LOOP' iterated at most 2 times. (LOOP-2)
Loop '/hybrid/core/S5_INNER_LOOP3:for' iterated at most 8 times. (LOOP-2)
Loop '/hybrid/core/S5_INNER_LOOP2' iterated at most 16 times. (LOOP-2)
Loop '/hybrid/core/S6_OUTER_LOOP' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S5_INNER_LOOP3' iterated at most 16 times. (LOOP-2)
Design 'hybrid' was read (SOL-1)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v14/CDesignChecker/design_checker.sh'
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator+=<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator>=<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+=<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator>=<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<20, true>' (CIN-14)
Inlining routine 'operator*<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator*<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+=<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<<33, true>' (CIN-14)
Inlining routine 'operator-<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+=<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator-=<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+=<20, true>' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator-=<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Loop '/hybrid/core/S2_INNER_LOOP1' iterated at most 16 times. (LOOP-2)
Inlining routine 'modulo_sub' (CIN-14)
Loop '/hybrid/core/S2_INNER_LOOP1:for' iterated at most 8 times. (LOOP-2)
Inlining routine 'operator+<20, true>' (CIN-14)
Loop '/hybrid/core/S2_INNER_LOOP2' iterated at most 16 times. (LOOP-2)
Inlining routine 'modulo_add' (CIN-14)
Loop '/hybrid/core/S2_INNER_LOOP2:for' iterated at most 8 times. (LOOP-2)
Inlining routine 'operator<<32, true>' (CIN-14)
Loop '/hybrid/core/S1_OUTER_LOOP' iterated at most 32 times. (LOOP-2)
Inlining routine 'modulo_sub' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Loop '/hybrid/core/S2_COPY_LOOP' iterated at most 32 times. (LOOP-2)
Inlining routine 'operator<<<20, true>' (CIN-14)
Loop '/hybrid/core/S2_COPY_LOOP:for' iterated at most 32 times. (LOOP-2)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'operator>><96, false>' (CIN-14)
Inlining routine 'mult' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'operator<<<20, true>' (CIN-14)
Inlining routine 'butterFly' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator+=<20, true>' (CIN-14)
Inlining routine 'operator*<20, true>' (CIN-14)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'operator+<20, true>' (CIN-14)
Inlining routine 'modulo_add' (CIN-14)
Inlining routine 'operator<<32, true>' (CIN-14)
Inlining routine 'modulo_sub' (CIN-14)
INOUT port 'tw' is only used as an input. (OPT-10)
INOUT port 'revArr' is only used as an input. (OPT-10)
INOUT port 'tw_h' is only used as an input. (OPT-10)
Optimizing block '/hybrid' ... (CIN-4)
Inlining routine 'operator*<20, true>' (CIN-14)
INOUT port 'twiddle_h' is only used as an input. (OPT-10)
INOUT port 'twiddle' is only used as an input. (OPT-10)
Synthesizing routine 'hybrid' (CIN-13)
Found top design routine 'hybrid' specified by directive (CIN-52)
Inlining routine 'operator<<20, true>' (CIN-14)
Inlining routine 'hybrid' (CIN-14)
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'hybrid.v14' (SOL-8)
Loop '/hybrid/core/S5_INNER_LOOP1:for' iterated at most 8 times. (LOOP-2)
Loop '/hybrid/core/S5_COPY_LOOP' iterated at most 32 times. (LOOP-2)
Loop '/hybrid/core/S5_INNER_LOOP2:for' iterated at most 8 times. (LOOP-2)
Loop '/hybrid/core/S5_INNER_LOOP1' iterated at most 16 times. (LOOP-2)
Loop '/hybrid/core/S2_INNER_LOOP3' iterated at most 16 times. (LOOP-2)
Loop '/hybrid/core/S2_INNER_LOOP3:for' iterated at most 8 times. (LOOP-2)

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 1253, Real ops = 481, Vars = 244 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'hybrid.v14': elapsed time 0.62 seconds, memory usage 3837944kB, peak memory usage 3903480kB (SOL-9)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Starting transformation 'libraries' on solution 'hybrid.v14' (SOL-8)

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 1253, Real ops = 481, Vars = 244 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'hybrid.v14': elapsed time 2.19 seconds, memory usage 3837944kB, peak memory usage 3903480kB (SOL-9)
/CLOCKS {clk {-CLOCK_PERIOD 5 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 2.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
directive set -CLOCKS {clk {-CLOCK_PERIOD 5 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 2.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Starting transformation 'assembly' on solution 'hybrid.v14' (SOL-8)
go assembly

# Messages from "go architect"

# Info: Design complexity at end of 'loops': Total ops = 1267, Real ops = 481, Vars = 251 (SOL-21)
# Info: Completed transformation 'loops' on solution 'hybrid.v14': elapsed time 0.26 seconds, memory usage 3837944kB, peak memory usage 3903480kB (SOL-9)
# Info: Starting transformation 'loops' on solution 'hybrid.v14' (SOL-8)
go extract
Loop '/hybrid/core/S1_OUTER_LOOP' is left rolled. (LOOP-4)
Loop '/hybrid/core/S1_OUTER_LOOP:for' is left rolled. (LOOP-4)
/hybrid/core/S5_INNER_LOOP3:for/PIPELINE_INIT_INTERVAL 0
directive set /hybrid/core/S5_INNER_LOOP3:for -PIPELINE_INIT_INTERVAL 0
/hybrid/core/S6_OUTER_LOOP/PIPELINE_INIT_INTERVAL 0
directive set /hybrid/core/S6_OUTER_LOOP -PIPELINE_INIT_INTERVAL 0
Loop '/hybrid/core/S2_INNER_LOOP2' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_INNER_LOOP2:for' is left rolled. (LOOP-4)
Loop '/hybrid/core/S2_INNER_LOOP3:for' is left rolled. (LOOP-4)
/hybrid/core/yy:rsc/BLOCK_SIZE 32
Loop '/hybrid/core/S2_OUTER_LOOP' is left rolled. (LOOP-4)
directive set /hybrid/core/yy:rsc -BLOCK_SIZE 32
Loop '/hybrid/core/S2_COPY_LOOP' is left rolled. (LOOP-4)
/hybrid/core/yy:rsc/INTERLEAVE 1
Loop '/hybrid/core/S2_COPY_LOOP:for' is left rolled. (LOOP-4)
directive set /hybrid/core/yy:rsc -INTERLEAVE 1
Loop '/hybrid/core/S2_INNER_LOOP1' is left rolled. (LOOP-4)
/hybrid/core/xx:rsc/BLOCK_SIZE 32
Loop '/hybrid/core/S2_INNER_LOOP1:for' is left rolled. (LOOP-4)
directive set /hybrid/core/xx:rsc -BLOCK_SIZE 32
Loop '/hybrid/core/S5_INNER_LOOP1:for' is left rolled. (LOOP-4)
/hybrid/core/xx:rsc/INTERLEAVE 1
Loop '/hybrid/core/S5_COPY_LOOP' is left rolled. (LOOP-4)
directive set /hybrid/core/xx:rsc -INTERLEAVE 1
Loop '/hybrid/core/S5_INNER_LOOP2:for' is left rolled. (LOOP-4)
/hybrid/core/S2_INNER_LOOP1:for/PIPELINE_INIT_INTERVAL 0
Loop '/hybrid/core/S5_INNER_LOOP1' is left rolled. (LOOP-4)
directive set /hybrid/core/S2_INNER_LOOP1:for -PIPELINE_INIT_INTERVAL 0
Loop '/hybrid/core/S34_OUTER_LOOP:for' is left rolled. (LOOP-4)
/hybrid/core/S2_INNER_LOOP2:for/PIPELINE_INIT_INTERVAL 0
Loop '/hybrid/core/S2_INNER_LOOP3' is left rolled. (LOOP-4)
directive set /hybrid/core/S2_INNER_LOOP2:for -PIPELINE_INIT_INTERVAL 0
Loop '/hybrid/core/S5_COPY_LOOP:for' is left rolled. (LOOP-4)
/hybrid/core/S1_OUTER_LOOP/PIPELINE_INIT_INTERVAL 0
Loop '/hybrid/core/S34_OUTER_LOOP' is left rolled. (LOOP-4)
directive set /hybrid/core/S1_OUTER_LOOP -PIPELINE_INIT_INTERVAL 0
Loop '/hybrid/core/S6_OUTER_LOOP' is left rolled. (LOOP-4)
/hybrid/core/S2_COPY_LOOP/PIPELINE_INIT_INTERVAL 0
Loop '/hybrid/core/S6_OUTER_LOOP:for' is left rolled. (LOOP-4)
directive set /hybrid/core/S2_COPY_LOOP -PIPELINE_INIT_INTERVAL 0
/hybrid/core/S5_INNER_LOOP1:for/PIPELINE_INIT_INTERVAL 0
Loop '/hybrid/core/main' is left rolled. (LOOP-4)
directive set /hybrid/core/S5_INNER_LOOP1:for -PIPELINE_INIT_INTERVAL 0
Loop '/hybrid/core/S5_OUTER_LOOP' is left rolled. (LOOP-4)
/hybrid/core/S5_INNER_LOOP2:for/PIPELINE_INIT_INTERVAL 0
Loop '/hybrid/core/S5_INNER_LOOP2' is left rolled. (LOOP-4)
directive set /hybrid/core/S5_INNER_LOOP2:for -PIPELINE_INIT_INTERVAL 0
Loop '/hybrid/core/S5_INNER_LOOP3' is left rolled. (LOOP-4)
/hybrid/core/S2_INNER_LOOP3:for/PIPELINE_INIT_INTERVAL 0
Loop '/hybrid/core/S5_INNER_LOOP3:for' is left rolled. (LOOP-4)
directive set /hybrid/core/S2_INNER_LOOP3:for -PIPELINE_INIT_INTERVAL 0
/hybrid/core/S5_COPY_LOOP/PIPELINE_INIT_INTERVAL 0
directive set /hybrid/core/S5_COPY_LOOP -PIPELINE_INIT_INTERVAL 0
# Info: Design complexity at end of 'memories': Total ops = 4101, Real ops = 481, Vars = 379 (SOL-21)
# Info: Completed transformation 'memories' on solution 'hybrid.v14': elapsed time 25.45 seconds, memory usage 3837944kB, peak memory usage 3903480kB (SOL-9)
Memory Resource '/hybrid/core/xx:rsc(3)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(2)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(5)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(4)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Resource '/hybrid/core/xx:rsc' split into 32 x 1 blocks (MEM-11)
# Info: Starting transformation 'memories' on solution 'hybrid.v14' (SOL-8)
Memory Resource '/hybrid/core/xx:rsc(1)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(0)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
# Info: Merged 'butterFly#3:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#3:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#2:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#2:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#5:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#5:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#4:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#4:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#1:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#1:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#11:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#11:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#10:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#10:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#13:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#13:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#12:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#12:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#7:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#7:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#6:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#6:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#9:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#9:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#8:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#8:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#19:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#19:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#18:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#18:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#21:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#21:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#20:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#20:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#15:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#15:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#14:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#14:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#17:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#17:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#16:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#16:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#23:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#23:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
# Info: Merged 'butterFly#22:f2:switch' at $PROJECT_HOME/src/ntt.cpp(49) to 'butterFly#22:f1:switch' at $PROJECT_HOME/src/ntt.cpp(48). (OPT-16)
Memory Resource '/hybrid/core/xx:rsc(11)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(10)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(13)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(12)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(7)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(6)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(9)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(8)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(19)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(18)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(21)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(20)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(15)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(14)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(17)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(16)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(27)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(26)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(29)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(28)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(23)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(22)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(25)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(24)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(2)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(1)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(4)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(3)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(31)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/xx:rsc(30)(0)' (from var: xx) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(0)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Resource '/hybrid/core/yy:rsc' split into 32 x 1 blocks (MEM-11)
Memory Resource '/hybrid/core/yy:rsc(10)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(9)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(12)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(11)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(6)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(5)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(8)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(7)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(18)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(17)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(20)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(19)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(14)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(13)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(16)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(15)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(26)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(25)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(28)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(27)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(22)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(21)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(24)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(23)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(1)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(0)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(3)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(2)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(30)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/core/yy:rsc(29)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Resource '/hybrid/x:rsc' split into 32 x 1 blocks (MEM-11)
Memory Resource '/hybrid/core/yy:rsc(31)(0)' (from var: yy) mapped to 'Xilinx_RAMS.BLOCK_DPRAM_RBW_DUAL' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(9)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(8)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(11)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(10)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(5)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(4)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(7)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(6)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(17)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(16)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(19)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(18)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(13)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(12)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(15)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(14)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(25)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(24)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(27)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(26)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(21)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(20)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(23)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(22)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/twiddle:rsc' (from var: twiddle) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 32). (MEM-4)
I/O-Port Resource '/hybrid/m:rsc' (from var: m) mapped to 'ccs_ioport.ccs_in' (size: 32). (MEM-2)
Memory Resource '/hybrid/revArr:rsc' (from var: revArr) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 20). (MEM-4)
Memory Resource '/hybrid/twiddle_h:rsc' (from var: twiddle_h) mapped to 'Xilinx_RAMS.BLOCK_2R1W_RBW' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(29)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(28)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(31)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/x:rsc(30)(0)' (from var: x) mapped to 'amba.ccs_axi4_slave_mem' (size: 32 x 32). (MEM-4)
Memory Resource '/hybrid/tw_h:rsc' (from var: tw_h) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
Memory Resource '/hybrid/tw:rsc' (from var: tw) mapped to 'amba.ccs_axi4_slave_mem' (size: 1024 x 32). (MEM-4)
# Info: Design complexity at end of 'cluster': Total ops = 4101, Real ops = 481, Vars = 379 (SOL-21)
# Info: Completed transformation 'cluster' on solution 'hybrid.v14': elapsed time 0.74 seconds, memory usage 3837944kB, peak memory usage 3903480kB (SOL-9)
# Warning: ROM clustering skipped Technology Library(ies) required for Prototyping not found (CLUSTER-24)
# Info: Starting transformation 'cluster' on solution 'hybrid.v14' (SOL-8)
# Info: Design complexity at end of 'architect': Total ops = 10343, Real ops = 1441, Vars = 1409 (SOL-21)
# Info: Completed transformation 'architect' on solution 'hybrid.v14': elapsed time 30.09 seconds, memory usage 3837944kB, peak memory usage 3903480kB (SOL-9)
# Info: Starting transformation 'architect' on solution 'hybrid.v14' (SOL-8)
Design 'hybrid' contains '1441' real operations. (SOL-11)
# Info: Running transformation 'architect' on solution 'hybrid.v14': elapsed time 22.89 seconds, memory usage 3837944kB, peak memory usage 3903480kB (SOL-15)

# Messages from "go allocate"

# Info: Design complexity at end of 'allocate': Total ops = 10343, Real ops = 1441, Vars = 1409 (SOL-21)
# Info: Completed transformation 'allocate' on solution 'hybrid.v14': elapsed time 18.17 seconds, memory usage 3837944kB, peak memory usage 3903480kB (SOL-9)
Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S5_OUTER_LOOP' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S5_COPY_LOOP' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S2_COPY_LOOP:for' (5 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S6_OUTER_LOOP' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S1_OUTER_LOOP:for' (6 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/core:rlp' (0 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/main' (2 c-steps) (SCHD-7)
# Info: Initial schedule of SEQUENTIAL '/hybrid/core': Latency = 28295, Area (Datapath, Register, Total) = 91475.90, 0.00, 91475.90 (CRAAS-11)
Prescheduled SEQUENTIAL '/hybrid/core' (total length 28298 c-steps) (SCHD-8)
Prescheduled LOOP '/hybrid/core/S2_OUTER_LOOP' (2 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S1_OUTER_LOOP' (1 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S2_COPY_LOOP' (1 c-steps) (SCHD-7)
Netlist written to file 'schedule.gnt' (NET-4)
Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP1:for' (13 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP2:for' (13 c-steps) (SCHD-7)
# Info: Final schedule of SEQUENTIAL '/hybrid/core': Latency = 38535, Area (Datapath, Register, Total) = 71975.90, 0.00, 71975.90 (CRAAS-12)
Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP1:for' (13 c-steps) (SCHD-7)
At least one feasible schedule exists. (CRAAS-9)
Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2:for' (13 c-steps) (SCHD-7)
Performing concurrent resource allocation and scheduling on '/hybrid/core' (CRAAS-1)
Resource allocation and scheduling done. (CRAAS-2)
# Info: Starting transformation 'allocate' on solution 'hybrid.v14' (SOL-8)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# Info: Select qualified components for data operations ... (CRAAS-3)
Prescheduled LOOP '/hybrid/core/S34_OUTER_LOOP:for' (13 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S5_COPY_LOOP:for' (5 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP2' (3 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S2_INNER_LOOP3:for' (13 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S5_INNER_LOOP3:for' (13 c-steps) (SCHD-7)
Prescheduled LOOP '/hybrid/core/S6_OUTER_LOOP:for' (5 c-steps) (SCHD-7)

# Messages from "go schedule"

# Info: Completed transformation 'schedule' on solution 'hybrid.v14': elapsed time 390.01 seconds, memory usage 4034552kB, peak memory usage 4034552kB (SOL-9)
# Info: Running transformation 'schedule' on solution 'hybrid.v14': elapsed time 372.33 seconds, memory usage 4034552kB, peak memory usage 4034552kB (SOL-15)
# Info: Design complexity at end of 'schedule': Total ops = 205830, Real ops = 2303, Vars = 12269 (SOL-21)
Global signal 'x:rsc(14)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).AWID' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).WDATA' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).BID' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).WREADY' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).BUSER' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).BRESP' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).WLAST' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).WVALID' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).WUSER' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).BREADY' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).BVALID' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).ARID' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).RID' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).RREADY' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).RVALID' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'x:rsc(14)(0)' (SCHD-46)
Global signal 'x:rsc(14)(0).RRESP' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).RDATA' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).RUSER' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).RLAST' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).AWID' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(14)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(14)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).WDATA' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).BRESP' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).BID' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).BVALID' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).BUSER' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).WUSER' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).WLAST' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).WREADY' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).WVALID' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).ARID' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).BREADY' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).RDATA' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).RID' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'x:rsc(15)(0)' (SCHD-46)
Global signal 'x:rsc(15)(0).RREADY' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).RLAST' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).RRESP' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).RVALID' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(15)(0).RUSER' added to design 'hybrid' for component 'x:rsc(15)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).AWID' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).WDATA' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).WLAST' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).BUSER' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).BRESP' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).BREADY' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).BVALID' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).WVALID' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).WUSER' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).BID' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).WREADY' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).ARID' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).RID' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).RRESP' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).RDATA' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'x:rsc(16)(0)' (SCHD-46)
Global signal 'x:rsc(17)(0).AWID' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).RUSER' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).RLAST' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).RREADY' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(16)(0).RVALID' added to design 'hybrid' for component 'x:rsc(16)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).WDATA' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).WUSER' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).WLAST' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).BVALID' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).BUSER' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).ARID' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).BREADY' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).WREADY' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).WVALID' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).BRESP' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).BID' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).RDATA' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).RID' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).RLAST' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).RRESP' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).AWID' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).RVALID' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(17)(0).RUSER' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'x:rsc(17)(0)' (SCHD-46)
Global signal 'x:rsc(17)(0).RREADY' added to design 'hybrid' for component 'x:rsc(17)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).WLAST' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).WVALID' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).WUSER' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).WDATA' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).BREADY' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).BVALID' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).ARID' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).BID' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).WREADY' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).BUSER' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).BRESP' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).RRESP' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).RDATA' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).RUSER' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).RLAST' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).RID' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).AWID' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).RREADY' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).RVALID' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
Global signal 'x:rsc(18)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(18)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'x:rsc(18)(0)' (SCHD-46)
Global signal 'x:rsc(19)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).WUSER' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).WLAST' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).WREADY' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).WVALID' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).WDATA' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).ARID' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).BREADY' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).BRESP' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).BID' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).BVALID' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).BUSER' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).RLAST' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).RRESP' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).RVALID' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).RUSER' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).RDATA' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).RID' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).AWID' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'x:rsc(19)(0)' (SCHD-46)
Global signal 'x:rsc(19)(0).RREADY' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(19)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(19)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).WVALID' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).WUSER' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).BID' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).WREADY' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).WDATA' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).WLAST' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).ARID' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).BUSER' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).BRESP' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).BREADY' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).BVALID' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).RUSER' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).RLAST' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).RREADY' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).RVALID' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).RID' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).RRESP' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).RDATA' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'x:rsc(20)(0)' (SCHD-46)
Global signal 'x:rsc(21)(0).AWID' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(20)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(20)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).WREADY' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).WVALID' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).BRESP' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).BID' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).WDATA' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).WUSER' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).WLAST' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).BVALID' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).BUSER' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).ARID' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).BREADY' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).RVALID' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).RUSER' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'x:rsc(21)(0)' (SCHD-46)
Global signal 'x:rsc(21)(0).RREADY' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).RDATA' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).RID' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).RLAST' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).RRESP' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(21)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(21)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).AWID' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).WDATA' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).BID' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).WREADY' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).BUSER' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).BRESP' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).WLAST' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).WVALID' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).WUSER' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).BREADY' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).BVALID' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).ARID' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).RID' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).RREADY' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).RVALID' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'x:rsc(22)(0)' (SCHD-46)
Global signal 'x:rsc(22)(0).RRESP' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).RDATA' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).RUSER' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).RLAST' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).AWID' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(22)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(22)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).WDATA' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).BRESP' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).BID' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).BVALID' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).BUSER' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).WUSER' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).WLAST' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).WREADY' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).WVALID' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).ARID' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).BREADY' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).RDATA' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).RID' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'x:rsc(23)(0)' (SCHD-46)
Global signal 'x:rsc(23)(0).RREADY' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).RLAST' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).RRESP' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).RVALID' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(23)(0).RUSER' added to design 'hybrid' for component 'x:rsc(23)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).AWID' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).WDATA' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).WLAST' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).BUSER' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).BRESP' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).BREADY' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).BVALID' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).WVALID' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).WUSER' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).BID' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).WREADY' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).ARID' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).RID' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).RRESP' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).RDATA' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'x:rsc(24)(0)' (SCHD-46)
Global signal 'x:rsc(25)(0).AWID' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).RUSER' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).RLAST' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).RREADY' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(24)(0).RVALID' added to design 'hybrid' for component 'x:rsc(24)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).WDATA' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).WUSER' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).WLAST' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).BVALID' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).BUSER' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).ARID' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).BREADY' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).WREADY' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).WVALID' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).BRESP' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).BID' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).RDATA' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).RID' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).RLAST' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).RRESP' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).AWID' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).RVALID' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(25)(0).RUSER' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'x:rsc(25)(0)' (SCHD-46)
Global signal 'x:rsc(25)(0).RREADY' added to design 'hybrid' for component 'x:rsc(25)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).WLAST' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).WVALID' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).WUSER' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).WDATA' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).BREADY' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).BVALID' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).ARID' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).BID' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).WREADY' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).BUSER' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).BRESP' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).RRESP' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).RDATA' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).RUSER' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).RLAST' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).RID' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).AWID' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).RREADY' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).RVALID' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
Global signal 'x:rsc(26)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(26)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'x:rsc(26)(0)' (SCHD-46)
Global signal 'x:rsc(27)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).WUSER' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).WLAST' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).WREADY' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).WVALID' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).WDATA' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).ARID' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).BREADY' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).BRESP' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).BID' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).BVALID' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).BUSER' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).RLAST' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).RRESP' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).RVALID' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).RUSER' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).RDATA' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).RID' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).AWID' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'x:rsc(27)(0)' (SCHD-46)
Global signal 'x:rsc(27)(0).RREADY' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(27)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(27)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).WVALID' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).WUSER' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).BID' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).WREADY' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).WDATA' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).WLAST' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).ARID' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).BUSER' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).BRESP' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).BREADY' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).BVALID' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).RUSER' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).RLAST' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).RREADY' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).RVALID' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).RID' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).RRESP' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).RDATA' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'x:rsc(28)(0)' (SCHD-46)
Global signal 'x:rsc(29)(0).AWID' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(28)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(28)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).WREADY' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).WVALID' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).BRESP' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).BID' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).WDATA' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).WUSER' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).WLAST' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).BVALID' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).BUSER' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).ARID' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).BREADY' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).RVALID' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).RUSER' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'x:rsc(29)(0)' (SCHD-46)
Global signal 'x:rsc(29)(0).RREADY' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).RDATA' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).RID' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).RLAST' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).RRESP' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(29)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(29)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).AWID' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).WDATA' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).BID' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).WREADY' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).BUSER' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).BRESP' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).WLAST' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).WVALID' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).WUSER' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).BREADY' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).BVALID' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).ARID' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).RID' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).RREADY' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).RVALID' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'x:rsc(30)(0)' (SCHD-46)
Global signal 'x:rsc(30)(0).RRESP' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).RDATA' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).RUSER' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).RLAST' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).AWID' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(30)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(30)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).WDATA' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).BRESP' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).BID' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).BVALID' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).BUSER' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).WUSER' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).WLAST' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).WREADY' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).WVALID' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).ARID' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).BREADY' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).RDATA' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).RID' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'x:rsc(31)(0)' (SCHD-46)
Global signal 'x:rsc(31)(0).RREADY' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).RLAST' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).RRESP' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).RVALID' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(31)(0).RUSER' added to design 'hybrid' for component 'x:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc.triosy(26)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(26)(0):obj' (LIB-3)
Global signal 'x:rsc.triosy(27)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(27)(0):obj' (LIB-3)
Global signal 'x:rsc.triosy(24)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(24)(0):obj' (LIB-3)
Global signal 'x:rsc.triosy(25)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(25)(0):obj' (LIB-3)
Global signal 'x:rsc.triosy(30)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(30)(0):obj' (LIB-3)
Global signal 'x:rsc.triosy(31)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(31)(0):obj' (LIB-3)
Global signal 'x:rsc.triosy(28)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(28)(0):obj' (LIB-3)
Global signal 'x:rsc.triosy(29)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(29)(0):obj' (LIB-3)
Global signal 'x:rsc.triosy(18)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(18)(0):obj' (LIB-3)
Global signal 'x:rsc.triosy(19)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(19)(0):obj' (LIB-3)
Global signal 'x:rsc.triosy(16)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(16)(0):obj' (LIB-3)
Global signal 'x:rsc.triosy(17)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(17)(0):obj' (LIB-3)
Global signal 'x:rsc.triosy(22)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(22)(0):obj' (LIB-3)
Global signal 'x:rsc.triosy(23)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(23)(0):obj' (LIB-3)
Global signal 'x:rsc.triosy(20)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(20)(0):obj' (LIB-3)
Global signal 'x:rsc.triosy(21)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(21)(0):obj' (LIB-3)
Global signal 'x:rsc.triosy(10)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(10)(0):obj' (LIB-3)
Global signal 'x:rsc.triosy(11)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(11)(0):obj' (LIB-3)
Global signal 'x:rsc.triosy(8)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(8)(0):obj' (LIB-3)
Global signal 'x:rsc.triosy(9)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(9)(0):obj' (LIB-3)
Global signal 'x:rsc.triosy(14)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(14)(0):obj' (LIB-3)
Global signal 'x:rsc.triosy(15)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(15)(0):obj' (LIB-3)
Global signal 'x:rsc.triosy(12)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(12)(0):obj' (LIB-3)
Global signal 'x:rsc.triosy(13)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(13)(0):obj' (LIB-3)
Global signal 'x:rsc.triosy(2)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(2)(0):obj' (LIB-3)
Global signal 'x:rsc.triosy(3)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(3)(0):obj' (LIB-3)
Global signal 'x:rsc.triosy(0)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(0)(0):obj' (LIB-3)
Global signal 'x:rsc.triosy(1)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(1)(0):obj' (LIB-3)
Global signal 'x:rsc.triosy(6)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(6)(0):obj' (LIB-3)
Global signal 'x:rsc.triosy(7)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(7)(0):obj' (LIB-3)
Global signal 'x:rsc.triosy(4)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(4)(0):obj' (LIB-3)
Global signal 'x:rsc.triosy(5)(0).lz' added to design 'hybrid' for component 'x:rsc.triosy(5)(0):obj' (LIB-3)
Global signal 'tw_h:rsc.triosy.lz' added to design 'hybrid' for component 'tw_h:rsc.triosy:obj' (LIB-3)
Global signal 'tw:rsc.triosy.lz' added to design 'hybrid' for component 'tw:rsc.triosy:obj' (LIB-3)
# Info: Running transformation 'schedule' on solution 'hybrid.v14': elapsed time 48.64 seconds, memory usage 4034552kB, peak memory usage 4034552kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'hybrid.v14': elapsed time 23.71 seconds, memory usage 4034552kB, peak memory usage 4034552kB (SOL-15)
Global signal 'twiddle:rsc.triosy.lz' added to design 'hybrid' for component 'twiddle:rsc.triosy:obj' (LIB-3)
Global signal 'm:rsc.triosy.lz' added to design 'hybrid' for component 'm:rsc.triosy:obj' (LIB-3)
Global signal 'revArr:rsc.triosy.lz' added to design 'hybrid' for component 'revArr:rsc.triosy:obj' (LIB-3)
Global signal 'twiddle_h:rsc.triosy.lz' added to design 'hybrid' for component 'twiddle_h:rsc.triosy:obj' (LIB-3)
# Info: Running transformation 'schedule' on solution 'hybrid.v14': elapsed time 203.01 seconds, memory usage 4034552kB, peak memory usage 4034552kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'hybrid.v14': elapsed time 172.87 seconds, memory usage 4034552kB, peak memory usage 4034552kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'hybrid.v14': elapsed time 102.07 seconds, memory usage 4034552kB, peak memory usage 4034552kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'hybrid.v14': elapsed time 78.69 seconds, memory usage 4034552kB, peak memory usage 4034552kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'hybrid.v14': elapsed time 148.40 seconds, memory usage 4034552kB, peak memory usage 4034552kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'hybrid.v14': elapsed time 125.20 seconds, memory usage 4034552kB, peak memory usage 4034552kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'hybrid.v14': elapsed time 327.39 seconds, memory usage 4034552kB, peak memory usage 4034552kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'hybrid.v14': elapsed time 350.04 seconds, memory usage 4034552kB, peak memory usage 4034552kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'hybrid.v14': elapsed time 249.16 seconds, memory usage 4034552kB, peak memory usage 4034552kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'hybrid.v14': elapsed time 225.92 seconds, memory usage 4034552kB, peak memory usage 4034552kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'hybrid.v14': elapsed time 297.37 seconds, memory usage 4034552kB, peak memory usage 4034552kB (SOL-15)
# Info: Running transformation 'schedule' on solution 'hybrid.v14': elapsed time 272.18 seconds, memory usage 4034552kB, peak memory usage 4034552kB (SOL-15)
Report written to file 'cycle.rpt'
Global signal 'xx:rsc(27)(0).wea' added to design 'hybrid' for component 'xx:rsc(27)(0)i' (LIB-3)
Global signal 'xx:rsc(27)(0).qa' added to design 'hybrid' for component 'xx:rsc(27)(0)i' (LIB-3)
Global signal 'xx:rsc(27)(0).adra' added to design 'hybrid' for component 'xx:rsc(27)(0)i' (LIB-3)
Global signal 'xx:rsc(27)(0).da' added to design 'hybrid' for component 'xx:rsc(27)(0)i' (LIB-3)
Global signal 'xx:rsc(27)(0).web' added to design 'hybrid' for component 'xx:rsc(27)(0)i' (LIB-3)
Global signal 'xx:rsc(27)(0).qb' added to design 'hybrid' for component 'xx:rsc(27)(0)i' (LIB-3)
Global signal 'xx:rsc(27)(0).adrb' added to design 'hybrid' for component 'xx:rsc(27)(0)i' (LIB-3)
Global signal 'xx:rsc(27)(0).db' added to design 'hybrid' for component 'xx:rsc(27)(0)i' (LIB-3)
Global signal 'xx:rsc(28)(0).adrb' added to design 'hybrid' for component 'xx:rsc(28)(0)i' (LIB-3)
Global signal 'xx:rsc(28)(0).db' added to design 'hybrid' for component 'xx:rsc(28)(0)i' (LIB-3)
Global signal 'xx:rsc(28)(0).wea' added to design 'hybrid' for component 'xx:rsc(28)(0)i' (LIB-3)
Global signal 'xx:rsc(28)(0).qa' added to design 'hybrid' for component 'xx:rsc(28)(0)i' (LIB-3)
Global signal 'xx:rsc(28)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(28)(0)i' (LIB-3)
Global signal 'xx:rsc(28)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(28)(0)i' (LIB-3)
Global signal 'xx:rsc(28)(0).web' added to design 'hybrid' for component 'xx:rsc(28)(0)i' (LIB-3)
Global signal 'xx:rsc(28)(0).qb' added to design 'hybrid' for component 'xx:rsc(28)(0)i' (LIB-3)
Global signal 'xx:rsc(29)(0).web' added to design 'hybrid' for component 'xx:rsc(29)(0)i' (LIB-3)
Global signal 'xx:rsc(29)(0).qb' added to design 'hybrid' for component 'xx:rsc(29)(0)i' (LIB-3)
Global signal 'xx:rsc(29)(0).adrb' added to design 'hybrid' for component 'xx:rsc(29)(0)i' (LIB-3)
Global signal 'xx:rsc(29)(0).db' added to design 'hybrid' for component 'xx:rsc(29)(0)i' (LIB-3)
Global signal 'xx:rsc(28)(0).adra' added to design 'hybrid' for component 'xx:rsc(28)(0)i' (LIB-3)
Global signal 'xx:rsc(28)(0).da' added to design 'hybrid' for component 'xx:rsc(28)(0)i' (LIB-3)
Global signal 'xx:rsc(29)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(29)(0)i' (LIB-3)
Global signal 'xx:rsc(29)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(29)(0)i' (LIB-3)
Global signal 'xx:rsc(30)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(30)(0)i' (LIB-3)
Global signal 'xx:rsc(30)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(30)(0)i' (LIB-3)
Global signal 'xx:rsc(30)(0).web' added to design 'hybrid' for component 'xx:rsc(30)(0)i' (LIB-3)
Global signal 'xx:rsc(30)(0).qb' added to design 'hybrid' for component 'xx:rsc(30)(0)i' (LIB-3)
Global signal 'xx:rsc(29)(0).wea' added to design 'hybrid' for component 'xx:rsc(29)(0)i' (LIB-3)
Global signal 'xx:rsc(29)(0).qa' added to design 'hybrid' for component 'xx:rsc(29)(0)i' (LIB-3)
Global signal 'xx:rsc(29)(0).adra' added to design 'hybrid' for component 'xx:rsc(29)(0)i' (LIB-3)
Global signal 'xx:rsc(29)(0).da' added to design 'hybrid' for component 'xx:rsc(29)(0)i' (LIB-3)
Global signal 'xx:rsc(30)(0).adra' added to design 'hybrid' for component 'xx:rsc(30)(0)i' (LIB-3)
Global signal 'xx:rsc(30)(0).da' added to design 'hybrid' for component 'xx:rsc(30)(0)i' (LIB-3)
Global signal 'xx:rsc(31)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(31)(0)i' (LIB-3)
Global signal 'xx:rsc(31)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(31)(0)i' (LIB-3)
Global signal 'xx:rsc(30)(0).adrb' added to design 'hybrid' for component 'xx:rsc(30)(0)i' (LIB-3)
Global signal 'xx:rsc(30)(0).db' added to design 'hybrid' for component 'xx:rsc(30)(0)i' (LIB-3)
Global signal 'xx:rsc(30)(0).wea' added to design 'hybrid' for component 'xx:rsc(30)(0)i' (LIB-3)
Global signal 'xx:rsc(30)(0).qa' added to design 'hybrid' for component 'xx:rsc(30)(0)i' (LIB-3)
Global signal 'xx:rsc(31)(0).wea' added to design 'hybrid' for component 'xx:rsc(31)(0)i' (LIB-3)
Global signal 'xx:rsc(31)(0).qa' added to design 'hybrid' for component 'xx:rsc(31)(0)i' (LIB-3)
Global signal 'xx:rsc(31)(0).adra' added to design 'hybrid' for component 'xx:rsc(31)(0)i' (LIB-3)
Global signal 'xx:rsc(31)(0).da' added to design 'hybrid' for component 'xx:rsc(31)(0)i' (LIB-3)
Global signal 'xx:rsc(31)(0).web' added to design 'hybrid' for component 'xx:rsc(31)(0)i' (LIB-3)
Global signal 'xx:rsc(31)(0).qb' added to design 'hybrid' for component 'xx:rsc(31)(0)i' (LIB-3)
Global signal 'xx:rsc(31)(0).adrb' added to design 'hybrid' for component 'xx:rsc(31)(0)i' (LIB-3)
Global signal 'xx:rsc(31)(0).db' added to design 'hybrid' for component 'xx:rsc(31)(0)i' (LIB-3)
Global signal 'yy:rsc(0)(0).adrb' added to design 'hybrid' for component 'yy:rsc(0)(0)i' (LIB-3)
Global signal 'yy:rsc(0)(0).db' added to design 'hybrid' for component 'yy:rsc(0)(0)i' (LIB-3)
Global signal 'yy:rsc(0)(0).wea' added to design 'hybrid' for component 'yy:rsc(0)(0)i' (LIB-3)
Global signal 'yy:rsc(0)(0).qa' added to design 'hybrid' for component 'yy:rsc(0)(0)i' (LIB-3)
Global signal 'yy:rsc(0)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(0)(0)i' (LIB-3)
Global signal 'yy:rsc(0)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(0)(0)i' (LIB-3)
Global signal 'yy:rsc(0)(0).web' added to design 'hybrid' for component 'yy:rsc(0)(0)i' (LIB-3)
Global signal 'yy:rsc(0)(0).qb' added to design 'hybrid' for component 'yy:rsc(0)(0)i' (LIB-3)
Global signal 'yy:rsc(1)(0).web' added to design 'hybrid' for component 'yy:rsc(1)(0)i' (LIB-3)
Global signal 'yy:rsc(1)(0).qb' added to design 'hybrid' for component 'yy:rsc(1)(0)i' (LIB-3)
Global signal 'yy:rsc(1)(0).adrb' added to design 'hybrid' for component 'yy:rsc(1)(0)i' (LIB-3)
Global signal 'yy:rsc(1)(0).db' added to design 'hybrid' for component 'yy:rsc(1)(0)i' (LIB-3)
Global signal 'yy:rsc(0)(0).adra' added to design 'hybrid' for component 'yy:rsc(0)(0)i' (LIB-3)
Global signal 'yy:rsc(0)(0).da' added to design 'hybrid' for component 'yy:rsc(0)(0)i' (LIB-3)
Global signal 'yy:rsc(1)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(1)(0)i' (LIB-3)
Global signal 'yy:rsc(1)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(1)(0)i' (LIB-3)
Global signal 'yy:rsc(2)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(2)(0)i' (LIB-3)
Global signal 'yy:rsc(2)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(2)(0)i' (LIB-3)
Global signal 'yy:rsc(2)(0).web' added to design 'hybrid' for component 'yy:rsc(2)(0)i' (LIB-3)
Global signal 'yy:rsc(2)(0).qb' added to design 'hybrid' for component 'yy:rsc(2)(0)i' (LIB-3)
Global signal 'yy:rsc(1)(0).wea' added to design 'hybrid' for component 'yy:rsc(1)(0)i' (LIB-3)
Global signal 'yy:rsc(1)(0).qa' added to design 'hybrid' for component 'yy:rsc(1)(0)i' (LIB-3)
Global signal 'yy:rsc(1)(0).adra' added to design 'hybrid' for component 'yy:rsc(1)(0)i' (LIB-3)
Global signal 'yy:rsc(1)(0).da' added to design 'hybrid' for component 'yy:rsc(1)(0)i' (LIB-3)
Global signal 'yy:rsc(2)(0).adra' added to design 'hybrid' for component 'yy:rsc(2)(0)i' (LIB-3)
Global signal 'yy:rsc(2)(0).da' added to design 'hybrid' for component 'yy:rsc(2)(0)i' (LIB-3)
Global signal 'yy:rsc(3)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(3)(0)i' (LIB-3)
Global signal 'yy:rsc(3)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(3)(0)i' (LIB-3)
Global signal 'yy:rsc(2)(0).adrb' added to design 'hybrid' for component 'yy:rsc(2)(0)i' (LIB-3)
Global signal 'yy:rsc(2)(0).db' added to design 'hybrid' for component 'yy:rsc(2)(0)i' (LIB-3)
Global signal 'yy:rsc(2)(0).wea' added to design 'hybrid' for component 'yy:rsc(2)(0)i' (LIB-3)
Global signal 'yy:rsc(2)(0).qa' added to design 'hybrid' for component 'yy:rsc(2)(0)i' (LIB-3)
Global signal 'yy:rsc(3)(0).wea' added to design 'hybrid' for component 'yy:rsc(3)(0)i' (LIB-3)
Global signal 'yy:rsc(3)(0).qa' added to design 'hybrid' for component 'yy:rsc(3)(0)i' (LIB-3)
Global signal 'yy:rsc(3)(0).adra' added to design 'hybrid' for component 'yy:rsc(3)(0)i' (LIB-3)
Global signal 'yy:rsc(3)(0).da' added to design 'hybrid' for component 'yy:rsc(3)(0)i' (LIB-3)
Global signal 'yy:rsc(3)(0).web' added to design 'hybrid' for component 'yy:rsc(3)(0)i' (LIB-3)
Global signal 'yy:rsc(3)(0).qb' added to design 'hybrid' for component 'yy:rsc(3)(0)i' (LIB-3)
Global signal 'yy:rsc(3)(0).adrb' added to design 'hybrid' for component 'yy:rsc(3)(0)i' (LIB-3)
Global signal 'yy:rsc(3)(0).db' added to design 'hybrid' for component 'yy:rsc(3)(0)i' (LIB-3)
Global signal 'yy:rsc(4)(0).adrb' added to design 'hybrid' for component 'yy:rsc(4)(0)i' (LIB-3)
Global signal 'yy:rsc(4)(0).db' added to design 'hybrid' for component 'yy:rsc(4)(0)i' (LIB-3)
Global signal 'yy:rsc(4)(0).wea' added to design 'hybrid' for component 'yy:rsc(4)(0)i' (LIB-3)
Global signal 'yy:rsc(4)(0).qa' added to design 'hybrid' for component 'yy:rsc(4)(0)i' (LIB-3)
Global signal 'yy:rsc(4)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(4)(0)i' (LIB-3)
Global signal 'yy:rsc(4)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(4)(0)i' (LIB-3)
Global signal 'yy:rsc(4)(0).web' added to design 'hybrid' for component 'yy:rsc(4)(0)i' (LIB-3)
Global signal 'yy:rsc(4)(0).qb' added to design 'hybrid' for component 'yy:rsc(4)(0)i' (LIB-3)
Global signal 'yy:rsc(5)(0).web' added to design 'hybrid' for component 'yy:rsc(5)(0)i' (LIB-3)
Global signal 'yy:rsc(5)(0).qb' added to design 'hybrid' for component 'yy:rsc(5)(0)i' (LIB-3)
Global signal 'yy:rsc(5)(0).adrb' added to design 'hybrid' for component 'yy:rsc(5)(0)i' (LIB-3)
Global signal 'yy:rsc(5)(0).db' added to design 'hybrid' for component 'yy:rsc(5)(0)i' (LIB-3)
Global signal 'yy:rsc(4)(0).adra' added to design 'hybrid' for component 'yy:rsc(4)(0)i' (LIB-3)
Global signal 'yy:rsc(4)(0).da' added to design 'hybrid' for component 'yy:rsc(4)(0)i' (LIB-3)
Global signal 'yy:rsc(5)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(5)(0)i' (LIB-3)
Global signal 'yy:rsc(5)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(5)(0)i' (LIB-3)
Global signal 'yy:rsc(6)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(6)(0)i' (LIB-3)
Global signal 'yy:rsc(6)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(6)(0)i' (LIB-3)
Global signal 'yy:rsc(6)(0).web' added to design 'hybrid' for component 'yy:rsc(6)(0)i' (LIB-3)
Global signal 'yy:rsc(6)(0).qb' added to design 'hybrid' for component 'yy:rsc(6)(0)i' (LIB-3)
Global signal 'yy:rsc(5)(0).wea' added to design 'hybrid' for component 'yy:rsc(5)(0)i' (LIB-3)
Global signal 'yy:rsc(5)(0).qa' added to design 'hybrid' for component 'yy:rsc(5)(0)i' (LIB-3)
Global signal 'yy:rsc(5)(0).adra' added to design 'hybrid' for component 'yy:rsc(5)(0)i' (LIB-3)
Global signal 'yy:rsc(5)(0).da' added to design 'hybrid' for component 'yy:rsc(5)(0)i' (LIB-3)
Global signal 'yy:rsc(6)(0).adra' added to design 'hybrid' for component 'yy:rsc(6)(0)i' (LIB-3)
Global signal 'yy:rsc(6)(0).da' added to design 'hybrid' for component 'yy:rsc(6)(0)i' (LIB-3)
Global signal 'yy:rsc(7)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(7)(0)i' (LIB-3)
Global signal 'yy:rsc(7)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(7)(0)i' (LIB-3)
Global signal 'yy:rsc(6)(0).adrb' added to design 'hybrid' for component 'yy:rsc(6)(0)i' (LIB-3)
Global signal 'yy:rsc(6)(0).db' added to design 'hybrid' for component 'yy:rsc(6)(0)i' (LIB-3)
Global signal 'yy:rsc(6)(0).wea' added to design 'hybrid' for component 'yy:rsc(6)(0)i' (LIB-3)
Global signal 'yy:rsc(6)(0).qa' added to design 'hybrid' for component 'yy:rsc(6)(0)i' (LIB-3)
Global signal 'yy:rsc(7)(0).wea' added to design 'hybrid' for component 'yy:rsc(7)(0)i' (LIB-3)
Global signal 'yy:rsc(7)(0).qa' added to design 'hybrid' for component 'yy:rsc(7)(0)i' (LIB-3)
Global signal 'yy:rsc(7)(0).adra' added to design 'hybrid' for component 'yy:rsc(7)(0)i' (LIB-3)
Global signal 'yy:rsc(7)(0).da' added to design 'hybrid' for component 'yy:rsc(7)(0)i' (LIB-3)
Global signal 'yy:rsc(7)(0).web' added to design 'hybrid' for component 'yy:rsc(7)(0)i' (LIB-3)
Global signal 'yy:rsc(7)(0).qb' added to design 'hybrid' for component 'yy:rsc(7)(0)i' (LIB-3)
Global signal 'yy:rsc(7)(0).adrb' added to design 'hybrid' for component 'yy:rsc(7)(0)i' (LIB-3)
Global signal 'yy:rsc(7)(0).db' added to design 'hybrid' for component 'yy:rsc(7)(0)i' (LIB-3)
Global signal 'yy:rsc(8)(0).adrb' added to design 'hybrid' for component 'yy:rsc(8)(0)i' (LIB-3)
Global signal 'yy:rsc(8)(0).db' added to design 'hybrid' for component 'yy:rsc(8)(0)i' (LIB-3)
Global signal 'yy:rsc(8)(0).wea' added to design 'hybrid' for component 'yy:rsc(8)(0)i' (LIB-3)
Global signal 'yy:rsc(8)(0).qa' added to design 'hybrid' for component 'yy:rsc(8)(0)i' (LIB-3)
Global signal 'yy:rsc(8)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(8)(0)i' (LIB-3)
Global signal 'yy:rsc(8)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(8)(0)i' (LIB-3)
Global signal 'yy:rsc(8)(0).web' added to design 'hybrid' for component 'yy:rsc(8)(0)i' (LIB-3)
Global signal 'yy:rsc(8)(0).qb' added to design 'hybrid' for component 'yy:rsc(8)(0)i' (LIB-3)
Global signal 'yy:rsc(9)(0).web' added to design 'hybrid' for component 'yy:rsc(9)(0)i' (LIB-3)
Global signal 'yy:rsc(9)(0).qb' added to design 'hybrid' for component 'yy:rsc(9)(0)i' (LIB-3)
Global signal 'yy:rsc(9)(0).adrb' added to design 'hybrid' for component 'yy:rsc(9)(0)i' (LIB-3)
Global signal 'yy:rsc(9)(0).db' added to design 'hybrid' for component 'yy:rsc(9)(0)i' (LIB-3)
Global signal 'yy:rsc(8)(0).adra' added to design 'hybrid' for component 'yy:rsc(8)(0)i' (LIB-3)
Global signal 'yy:rsc(8)(0).da' added to design 'hybrid' for component 'yy:rsc(8)(0)i' (LIB-3)
Global signal 'yy:rsc(9)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(9)(0)i' (LIB-3)
Global signal 'yy:rsc(9)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(9)(0)i' (LIB-3)
Global signal 'yy:rsc(10)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(10)(0)i' (LIB-3)
Global signal 'yy:rsc(10)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(10)(0)i' (LIB-3)
Global signal 'yy:rsc(10)(0).web' added to design 'hybrid' for component 'yy:rsc(10)(0)i' (LIB-3)
Global signal 'yy:rsc(10)(0).qb' added to design 'hybrid' for component 'yy:rsc(10)(0)i' (LIB-3)
Global signal 'yy:rsc(9)(0).wea' added to design 'hybrid' for component 'yy:rsc(9)(0)i' (LIB-3)
Global signal 'yy:rsc(9)(0).qa' added to design 'hybrid' for component 'yy:rsc(9)(0)i' (LIB-3)
Global signal 'yy:rsc(9)(0).adra' added to design 'hybrid' for component 'yy:rsc(9)(0)i' (LIB-3)
Global signal 'yy:rsc(9)(0).da' added to design 'hybrid' for component 'yy:rsc(9)(0)i' (LIB-3)
Global signal 'yy:rsc(10)(0).adra' added to design 'hybrid' for component 'yy:rsc(10)(0)i' (LIB-3)
Global signal 'yy:rsc(10)(0).da' added to design 'hybrid' for component 'yy:rsc(10)(0)i' (LIB-3)
Global signal 'yy:rsc(11)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(11)(0)i' (LIB-3)
Global signal 'yy:rsc(11)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(11)(0)i' (LIB-3)
Global signal 'yy:rsc(10)(0).adrb' added to design 'hybrid' for component 'yy:rsc(10)(0)i' (LIB-3)
Global signal 'yy:rsc(10)(0).db' added to design 'hybrid' for component 'yy:rsc(10)(0)i' (LIB-3)
Global signal 'yy:rsc(10)(0).wea' added to design 'hybrid' for component 'yy:rsc(10)(0)i' (LIB-3)
Global signal 'yy:rsc(10)(0).qa' added to design 'hybrid' for component 'yy:rsc(10)(0)i' (LIB-3)
Global signal 'yy:rsc(11)(0).wea' added to design 'hybrid' for component 'yy:rsc(11)(0)i' (LIB-3)
Global signal 'yy:rsc(11)(0).qa' added to design 'hybrid' for component 'yy:rsc(11)(0)i' (LIB-3)
Global signal 'yy:rsc(11)(0).adra' added to design 'hybrid' for component 'yy:rsc(11)(0)i' (LIB-3)
Global signal 'yy:rsc(11)(0).da' added to design 'hybrid' for component 'yy:rsc(11)(0)i' (LIB-3)
Global signal 'yy:rsc(11)(0).web' added to design 'hybrid' for component 'yy:rsc(11)(0)i' (LIB-3)
Global signal 'yy:rsc(11)(0).qb' added to design 'hybrid' for component 'yy:rsc(11)(0)i' (LIB-3)
Global signal 'yy:rsc(11)(0).adrb' added to design 'hybrid' for component 'yy:rsc(11)(0)i' (LIB-3)
Global signal 'yy:rsc(11)(0).db' added to design 'hybrid' for component 'yy:rsc(11)(0)i' (LIB-3)
Global signal 'yy:rsc(12)(0).adrb' added to design 'hybrid' for component 'yy:rsc(12)(0)i' (LIB-3)
Global signal 'yy:rsc(12)(0).db' added to design 'hybrid' for component 'yy:rsc(12)(0)i' (LIB-3)
Global signal 'yy:rsc(12)(0).wea' added to design 'hybrid' for component 'yy:rsc(12)(0)i' (LIB-3)
Global signal 'yy:rsc(12)(0).qa' added to design 'hybrid' for component 'yy:rsc(12)(0)i' (LIB-3)
Global signal 'yy:rsc(12)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(12)(0)i' (LIB-3)
Global signal 'yy:rsc(12)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(12)(0)i' (LIB-3)
Global signal 'yy:rsc(12)(0).web' added to design 'hybrid' for component 'yy:rsc(12)(0)i' (LIB-3)
Global signal 'yy:rsc(12)(0).qb' added to design 'hybrid' for component 'yy:rsc(12)(0)i' (LIB-3)
Global signal 'yy:rsc(13)(0).web' added to design 'hybrid' for component 'yy:rsc(13)(0)i' (LIB-3)
Global signal 'yy:rsc(13)(0).qb' added to design 'hybrid' for component 'yy:rsc(13)(0)i' (LIB-3)
Global signal 'yy:rsc(13)(0).adrb' added to design 'hybrid' for component 'yy:rsc(13)(0)i' (LIB-3)
Global signal 'yy:rsc(13)(0).db' added to design 'hybrid' for component 'yy:rsc(13)(0)i' (LIB-3)
Global signal 'yy:rsc(12)(0).adra' added to design 'hybrid' for component 'yy:rsc(12)(0)i' (LIB-3)
Global signal 'yy:rsc(12)(0).da' added to design 'hybrid' for component 'yy:rsc(12)(0)i' (LIB-3)
Global signal 'yy:rsc(13)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(13)(0)i' (LIB-3)
Global signal 'yy:rsc(13)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(13)(0)i' (LIB-3)
Global signal 'yy:rsc(14)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(14)(0)i' (LIB-3)
Global signal 'yy:rsc(14)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(14)(0)i' (LIB-3)
Global signal 'yy:rsc(14)(0).web' added to design 'hybrid' for component 'yy:rsc(14)(0)i' (LIB-3)
Global signal 'yy:rsc(14)(0).qb' added to design 'hybrid' for component 'yy:rsc(14)(0)i' (LIB-3)
Global signal 'yy:rsc(13)(0).wea' added to design 'hybrid' for component 'yy:rsc(13)(0)i' (LIB-3)
Global signal 'yy:rsc(13)(0).qa' added to design 'hybrid' for component 'yy:rsc(13)(0)i' (LIB-3)
Global signal 'yy:rsc(13)(0).adra' added to design 'hybrid' for component 'yy:rsc(13)(0)i' (LIB-3)
Global signal 'yy:rsc(13)(0).da' added to design 'hybrid' for component 'yy:rsc(13)(0)i' (LIB-3)
Global signal 'yy:rsc(14)(0).adra' added to design 'hybrid' for component 'yy:rsc(14)(0)i' (LIB-3)
Global signal 'yy:rsc(14)(0).da' added to design 'hybrid' for component 'yy:rsc(14)(0)i' (LIB-3)
Global signal 'yy:rsc(15)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(15)(0)i' (LIB-3)
Global signal 'yy:rsc(15)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(15)(0)i' (LIB-3)
Global signal 'yy:rsc(14)(0).adrb' added to design 'hybrid' for component 'yy:rsc(14)(0)i' (LIB-3)
Global signal 'yy:rsc(14)(0).db' added to design 'hybrid' for component 'yy:rsc(14)(0)i' (LIB-3)
Global signal 'yy:rsc(14)(0).wea' added to design 'hybrid' for component 'yy:rsc(14)(0)i' (LIB-3)
Global signal 'yy:rsc(14)(0).qa' added to design 'hybrid' for component 'yy:rsc(14)(0)i' (LIB-3)
Global signal 'yy:rsc(15)(0).wea' added to design 'hybrid' for component 'yy:rsc(15)(0)i' (LIB-3)
Global signal 'yy:rsc(15)(0).qa' added to design 'hybrid' for component 'yy:rsc(15)(0)i' (LIB-3)
Global signal 'yy:rsc(15)(0).adra' added to design 'hybrid' for component 'yy:rsc(15)(0)i' (LIB-3)
Global signal 'yy:rsc(15)(0).da' added to design 'hybrid' for component 'yy:rsc(15)(0)i' (LIB-3)
Global signal 'yy:rsc(15)(0).web' added to design 'hybrid' for component 'yy:rsc(15)(0)i' (LIB-3)
Global signal 'yy:rsc(15)(0).qb' added to design 'hybrid' for component 'yy:rsc(15)(0)i' (LIB-3)
Global signal 'yy:rsc(15)(0).adrb' added to design 'hybrid' for component 'yy:rsc(15)(0)i' (LIB-3)
Global signal 'yy:rsc(15)(0).db' added to design 'hybrid' for component 'yy:rsc(15)(0)i' (LIB-3)
Global signal 'yy:rsc(16)(0).adrb' added to design 'hybrid' for component 'yy:rsc(16)(0)i' (LIB-3)
Global signal 'yy:rsc(16)(0).db' added to design 'hybrid' for component 'yy:rsc(16)(0)i' (LIB-3)
Global signal 'yy:rsc(16)(0).wea' added to design 'hybrid' for component 'yy:rsc(16)(0)i' (LIB-3)
Global signal 'yy:rsc(16)(0).qa' added to design 'hybrid' for component 'yy:rsc(16)(0)i' (LIB-3)
Global signal 'yy:rsc(16)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(16)(0)i' (LIB-3)
Global signal 'yy:rsc(16)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(16)(0)i' (LIB-3)
Global signal 'yy:rsc(16)(0).web' added to design 'hybrid' for component 'yy:rsc(16)(0)i' (LIB-3)
Global signal 'yy:rsc(16)(0).qb' added to design 'hybrid' for component 'yy:rsc(16)(0)i' (LIB-3)
Global signal 'yy:rsc(17)(0).web' added to design 'hybrid' for component 'yy:rsc(17)(0)i' (LIB-3)
Global signal 'yy:rsc(17)(0).qb' added to design 'hybrid' for component 'yy:rsc(17)(0)i' (LIB-3)
Global signal 'yy:rsc(17)(0).adrb' added to design 'hybrid' for component 'yy:rsc(17)(0)i' (LIB-3)
Global signal 'yy:rsc(17)(0).db' added to design 'hybrid' for component 'yy:rsc(17)(0)i' (LIB-3)
Global signal 'yy:rsc(16)(0).adra' added to design 'hybrid' for component 'yy:rsc(16)(0)i' (LIB-3)
Global signal 'yy:rsc(16)(0).da' added to design 'hybrid' for component 'yy:rsc(16)(0)i' (LIB-3)
Global signal 'yy:rsc(17)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(17)(0)i' (LIB-3)
Global signal 'yy:rsc(17)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(17)(0)i' (LIB-3)
Global signal 'yy:rsc(18)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(18)(0)i' (LIB-3)
Global signal 'yy:rsc(18)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(18)(0)i' (LIB-3)
Global signal 'yy:rsc(18)(0).web' added to design 'hybrid' for component 'yy:rsc(18)(0)i' (LIB-3)
Global signal 'yy:rsc(18)(0).qb' added to design 'hybrid' for component 'yy:rsc(18)(0)i' (LIB-3)
Global signal 'yy:rsc(17)(0).wea' added to design 'hybrid' for component 'yy:rsc(17)(0)i' (LIB-3)
Global signal 'yy:rsc(17)(0).qa' added to design 'hybrid' for component 'yy:rsc(17)(0)i' (LIB-3)
Global signal 'yy:rsc(17)(0).adra' added to design 'hybrid' for component 'yy:rsc(17)(0)i' (LIB-3)
Global signal 'yy:rsc(17)(0).da' added to design 'hybrid' for component 'yy:rsc(17)(0)i' (LIB-3)
Global signal 'yy:rsc(18)(0).adra' added to design 'hybrid' for component 'yy:rsc(18)(0)i' (LIB-3)
Global signal 'yy:rsc(18)(0).da' added to design 'hybrid' for component 'yy:rsc(18)(0)i' (LIB-3)
Global signal 'yy:rsc(19)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(19)(0)i' (LIB-3)
Global signal 'yy:rsc(19)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(19)(0)i' (LIB-3)
Global signal 'yy:rsc(18)(0).adrb' added to design 'hybrid' for component 'yy:rsc(18)(0)i' (LIB-3)
Global signal 'yy:rsc(18)(0).db' added to design 'hybrid' for component 'yy:rsc(18)(0)i' (LIB-3)
Global signal 'yy:rsc(18)(0).wea' added to design 'hybrid' for component 'yy:rsc(18)(0)i' (LIB-3)
Global signal 'yy:rsc(18)(0).qa' added to design 'hybrid' for component 'yy:rsc(18)(0)i' (LIB-3)
Global signal 'yy:rsc(19)(0).wea' added to design 'hybrid' for component 'yy:rsc(19)(0)i' (LIB-3)
Global signal 'yy:rsc(19)(0).qa' added to design 'hybrid' for component 'yy:rsc(19)(0)i' (LIB-3)
Global signal 'yy:rsc(19)(0).adra' added to design 'hybrid' for component 'yy:rsc(19)(0)i' (LIB-3)
Global signal 'yy:rsc(19)(0).da' added to design 'hybrid' for component 'yy:rsc(19)(0)i' (LIB-3)
Global signal 'yy:rsc(19)(0).web' added to design 'hybrid' for component 'yy:rsc(19)(0)i' (LIB-3)
Global signal 'yy:rsc(19)(0).qb' added to design 'hybrid' for component 'yy:rsc(19)(0)i' (LIB-3)
Global signal 'yy:rsc(19)(0).adrb' added to design 'hybrid' for component 'yy:rsc(19)(0)i' (LIB-3)
Global signal 'yy:rsc(19)(0).db' added to design 'hybrid' for component 'yy:rsc(19)(0)i' (LIB-3)
Global signal 'yy:rsc(20)(0).adrb' added to design 'hybrid' for component 'yy:rsc(20)(0)i' (LIB-3)
Global signal 'yy:rsc(20)(0).db' added to design 'hybrid' for component 'yy:rsc(20)(0)i' (LIB-3)
Global signal 'yy:rsc(20)(0).wea' added to design 'hybrid' for component 'yy:rsc(20)(0)i' (LIB-3)
Global signal 'yy:rsc(20)(0).qa' added to design 'hybrid' for component 'yy:rsc(20)(0)i' (LIB-3)
Global signal 'yy:rsc(20)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(20)(0)i' (LIB-3)
Global signal 'yy:rsc(20)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(20)(0)i' (LIB-3)
Global signal 'yy:rsc(20)(0).web' added to design 'hybrid' for component 'yy:rsc(20)(0)i' (LIB-3)
Global signal 'yy:rsc(20)(0).qb' added to design 'hybrid' for component 'yy:rsc(20)(0)i' (LIB-3)
Global signal 'yy:rsc(21)(0).web' added to design 'hybrid' for component 'yy:rsc(21)(0)i' (LIB-3)
Global signal 'yy:rsc(21)(0).qb' added to design 'hybrid' for component 'yy:rsc(21)(0)i' (LIB-3)
Global signal 'yy:rsc(21)(0).adrb' added to design 'hybrid' for component 'yy:rsc(21)(0)i' (LIB-3)
Global signal 'yy:rsc(21)(0).db' added to design 'hybrid' for component 'yy:rsc(21)(0)i' (LIB-3)
Global signal 'yy:rsc(20)(0).adra' added to design 'hybrid' for component 'yy:rsc(20)(0)i' (LIB-3)
Global signal 'yy:rsc(20)(0).da' added to design 'hybrid' for component 'yy:rsc(20)(0)i' (LIB-3)
Global signal 'yy:rsc(21)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(21)(0)i' (LIB-3)
Global signal 'yy:rsc(21)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(21)(0)i' (LIB-3)
Global signal 'yy:rsc(22)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(22)(0)i' (LIB-3)
Global signal 'yy:rsc(22)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(22)(0)i' (LIB-3)
Global signal 'yy:rsc(22)(0).web' added to design 'hybrid' for component 'yy:rsc(22)(0)i' (LIB-3)
Global signal 'yy:rsc(22)(0).qb' added to design 'hybrid' for component 'yy:rsc(22)(0)i' (LIB-3)
Global signal 'yy:rsc(21)(0).wea' added to design 'hybrid' for component 'yy:rsc(21)(0)i' (LIB-3)
Global signal 'yy:rsc(21)(0).qa' added to design 'hybrid' for component 'yy:rsc(21)(0)i' (LIB-3)
Global signal 'yy:rsc(21)(0).adra' added to design 'hybrid' for component 'yy:rsc(21)(0)i' (LIB-3)
Global signal 'yy:rsc(21)(0).da' added to design 'hybrid' for component 'yy:rsc(21)(0)i' (LIB-3)
Global signal 'yy:rsc(22)(0).adra' added to design 'hybrid' for component 'yy:rsc(22)(0)i' (LIB-3)
Global signal 'yy:rsc(22)(0).da' added to design 'hybrid' for component 'yy:rsc(22)(0)i' (LIB-3)
Global signal 'yy:rsc(23)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(23)(0)i' (LIB-3)
Global signal 'yy:rsc(23)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(23)(0)i' (LIB-3)
Global signal 'yy:rsc(22)(0).adrb' added to design 'hybrid' for component 'yy:rsc(22)(0)i' (LIB-3)
Global signal 'yy:rsc(22)(0).db' added to design 'hybrid' for component 'yy:rsc(22)(0)i' (LIB-3)
Global signal 'yy:rsc(22)(0).wea' added to design 'hybrid' for component 'yy:rsc(22)(0)i' (LIB-3)
Global signal 'yy:rsc(22)(0).qa' added to design 'hybrid' for component 'yy:rsc(22)(0)i' (LIB-3)
Global signal 'yy:rsc(23)(0).wea' added to design 'hybrid' for component 'yy:rsc(23)(0)i' (LIB-3)
Global signal 'yy:rsc(23)(0).qa' added to design 'hybrid' for component 'yy:rsc(23)(0)i' (LIB-3)
Global signal 'yy:rsc(23)(0).adra' added to design 'hybrid' for component 'yy:rsc(23)(0)i' (LIB-3)
Global signal 'yy:rsc(23)(0).da' added to design 'hybrid' for component 'yy:rsc(23)(0)i' (LIB-3)
Global signal 'yy:rsc(23)(0).web' added to design 'hybrid' for component 'yy:rsc(23)(0)i' (LIB-3)
Global signal 'yy:rsc(23)(0).qb' added to design 'hybrid' for component 'yy:rsc(23)(0)i' (LIB-3)
Global signal 'yy:rsc(23)(0).adrb' added to design 'hybrid' for component 'yy:rsc(23)(0)i' (LIB-3)
Global signal 'yy:rsc(23)(0).db' added to design 'hybrid' for component 'yy:rsc(23)(0)i' (LIB-3)
Global signal 'yy:rsc(24)(0).adrb' added to design 'hybrid' for component 'yy:rsc(24)(0)i' (LIB-3)
Global signal 'yy:rsc(24)(0).db' added to design 'hybrid' for component 'yy:rsc(24)(0)i' (LIB-3)
Global signal 'yy:rsc(24)(0).wea' added to design 'hybrid' for component 'yy:rsc(24)(0)i' (LIB-3)
Global signal 'yy:rsc(24)(0).qa' added to design 'hybrid' for component 'yy:rsc(24)(0)i' (LIB-3)
Global signal 'yy:rsc(24)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(24)(0)i' (LIB-3)
Global signal 'yy:rsc(24)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(24)(0)i' (LIB-3)
Global signal 'yy:rsc(24)(0).web' added to design 'hybrid' for component 'yy:rsc(24)(0)i' (LIB-3)
Global signal 'yy:rsc(24)(0).qb' added to design 'hybrid' for component 'yy:rsc(24)(0)i' (LIB-3)
Global signal 'yy:rsc(25)(0).web' added to design 'hybrid' for component 'yy:rsc(25)(0)i' (LIB-3)
Global signal 'yy:rsc(25)(0).qb' added to design 'hybrid' for component 'yy:rsc(25)(0)i' (LIB-3)
Global signal 'yy:rsc(25)(0).adrb' added to design 'hybrid' for component 'yy:rsc(25)(0)i' (LIB-3)
Global signal 'yy:rsc(25)(0).db' added to design 'hybrid' for component 'yy:rsc(25)(0)i' (LIB-3)
Global signal 'yy:rsc(24)(0).adra' added to design 'hybrid' for component 'yy:rsc(24)(0)i' (LIB-3)
Global signal 'yy:rsc(24)(0).da' added to design 'hybrid' for component 'yy:rsc(24)(0)i' (LIB-3)
Global signal 'yy:rsc(25)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(25)(0)i' (LIB-3)
Global signal 'yy:rsc(25)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(25)(0)i' (LIB-3)
Global signal 'yy:rsc(26)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(26)(0)i' (LIB-3)
Global signal 'yy:rsc(26)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(26)(0)i' (LIB-3)
Global signal 'yy:rsc(26)(0).web' added to design 'hybrid' for component 'yy:rsc(26)(0)i' (LIB-3)
Global signal 'yy:rsc(26)(0).qb' added to design 'hybrid' for component 'yy:rsc(26)(0)i' (LIB-3)
Global signal 'yy:rsc(25)(0).wea' added to design 'hybrid' for component 'yy:rsc(25)(0)i' (LIB-3)
Global signal 'yy:rsc(25)(0).qa' added to design 'hybrid' for component 'yy:rsc(25)(0)i' (LIB-3)
Global signal 'yy:rsc(25)(0).adra' added to design 'hybrid' for component 'yy:rsc(25)(0)i' (LIB-3)
Global signal 'yy:rsc(25)(0).da' added to design 'hybrid' for component 'yy:rsc(25)(0)i' (LIB-3)
Global signal 'yy:rsc(26)(0).adra' added to design 'hybrid' for component 'yy:rsc(26)(0)i' (LIB-3)
Global signal 'yy:rsc(26)(0).da' added to design 'hybrid' for component 'yy:rsc(26)(0)i' (LIB-3)
Global signal 'yy:rsc(27)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(27)(0)i' (LIB-3)
Global signal 'yy:rsc(27)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(27)(0)i' (LIB-3)
Global signal 'yy:rsc(26)(0).adrb' added to design 'hybrid' for component 'yy:rsc(26)(0)i' (LIB-3)
Global signal 'yy:rsc(26)(0).db' added to design 'hybrid' for component 'yy:rsc(26)(0)i' (LIB-3)
Global signal 'yy:rsc(26)(0).wea' added to design 'hybrid' for component 'yy:rsc(26)(0)i' (LIB-3)
Global signal 'yy:rsc(26)(0).qa' added to design 'hybrid' for component 'yy:rsc(26)(0)i' (LIB-3)
Global signal 'yy:rsc(27)(0).wea' added to design 'hybrid' for component 'yy:rsc(27)(0)i' (LIB-3)
Global signal 'yy:rsc(27)(0).qa' added to design 'hybrid' for component 'yy:rsc(27)(0)i' (LIB-3)
Global signal 'yy:rsc(27)(0).adra' added to design 'hybrid' for component 'yy:rsc(27)(0)i' (LIB-3)
Global signal 'yy:rsc(27)(0).da' added to design 'hybrid' for component 'yy:rsc(27)(0)i' (LIB-3)
Global signal 'yy:rsc(27)(0).web' added to design 'hybrid' for component 'yy:rsc(27)(0)i' (LIB-3)
Global signal 'yy:rsc(27)(0).qb' added to design 'hybrid' for component 'yy:rsc(27)(0)i' (LIB-3)
Global signal 'yy:rsc(27)(0).adrb' added to design 'hybrid' for component 'yy:rsc(27)(0)i' (LIB-3)
Global signal 'yy:rsc(27)(0).db' added to design 'hybrid' for component 'yy:rsc(27)(0)i' (LIB-3)
Global signal 'yy:rsc(28)(0).adrb' added to design 'hybrid' for component 'yy:rsc(28)(0)i' (LIB-3)
Global signal 'yy:rsc(28)(0).db' added to design 'hybrid' for component 'yy:rsc(28)(0)i' (LIB-3)
Global signal 'yy:rsc(28)(0).wea' added to design 'hybrid' for component 'yy:rsc(28)(0)i' (LIB-3)
Global signal 'yy:rsc(28)(0).qa' added to design 'hybrid' for component 'yy:rsc(28)(0)i' (LIB-3)
Global signal 'yy:rsc(28)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(28)(0)i' (LIB-3)
Global signal 'yy:rsc(28)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(28)(0)i' (LIB-3)
Global signal 'yy:rsc(28)(0).web' added to design 'hybrid' for component 'yy:rsc(28)(0)i' (LIB-3)
Global signal 'yy:rsc(28)(0).qb' added to design 'hybrid' for component 'yy:rsc(28)(0)i' (LIB-3)
Global signal 'yy:rsc(29)(0).web' added to design 'hybrid' for component 'yy:rsc(29)(0)i' (LIB-3)
Global signal 'yy:rsc(29)(0).qb' added to design 'hybrid' for component 'yy:rsc(29)(0)i' (LIB-3)
Global signal 'yy:rsc(29)(0).adrb' added to design 'hybrid' for component 'yy:rsc(29)(0)i' (LIB-3)
Global signal 'yy:rsc(29)(0).db' added to design 'hybrid' for component 'yy:rsc(29)(0)i' (LIB-3)
Global signal 'yy:rsc(28)(0).adra' added to design 'hybrid' for component 'yy:rsc(28)(0)i' (LIB-3)
Global signal 'yy:rsc(28)(0).da' added to design 'hybrid' for component 'yy:rsc(28)(0)i' (LIB-3)
Global signal 'yy:rsc(29)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(29)(0)i' (LIB-3)
Global signal 'yy:rsc(29)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(29)(0)i' (LIB-3)
Global signal 'yy:rsc(30)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(30)(0)i' (LIB-3)
Global signal 'yy:rsc(30)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(30)(0)i' (LIB-3)
Global signal 'yy:rsc(30)(0).web' added to design 'hybrid' for component 'yy:rsc(30)(0)i' (LIB-3)
Global signal 'yy:rsc(30)(0).qb' added to design 'hybrid' for component 'yy:rsc(30)(0)i' (LIB-3)
Global signal 'yy:rsc(29)(0).wea' added to design 'hybrid' for component 'yy:rsc(29)(0)i' (LIB-3)
Global signal 'yy:rsc(29)(0).qa' added to design 'hybrid' for component 'yy:rsc(29)(0)i' (LIB-3)
Global signal 'yy:rsc(29)(0).adra' added to design 'hybrid' for component 'yy:rsc(29)(0)i' (LIB-3)
Global signal 'yy:rsc(29)(0).da' added to design 'hybrid' for component 'yy:rsc(29)(0)i' (LIB-3)
Global signal 'yy:rsc(30)(0).adra' added to design 'hybrid' for component 'yy:rsc(30)(0)i' (LIB-3)
Global signal 'yy:rsc(30)(0).da' added to design 'hybrid' for component 'yy:rsc(30)(0)i' (LIB-3)
Global signal 'yy:rsc(31)(0).clka_en' added to design 'hybrid' for component 'yy:rsc(31)(0)i' (LIB-3)
Global signal 'yy:rsc(31)(0).clkb_en' added to design 'hybrid' for component 'yy:rsc(31)(0)i' (LIB-3)
Global signal 'yy:rsc(30)(0).adrb' added to design 'hybrid' for component 'yy:rsc(30)(0)i' (LIB-3)
Global signal 'yy:rsc(30)(0).db' added to design 'hybrid' for component 'yy:rsc(30)(0)i' (LIB-3)
Global signal 'yy:rsc(30)(0).wea' added to design 'hybrid' for component 'yy:rsc(30)(0)i' (LIB-3)
Global signal 'yy:rsc(30)(0).qa' added to design 'hybrid' for component 'yy:rsc(30)(0)i' (LIB-3)
Global signal 'yy:rsc(31)(0).wea' added to design 'hybrid' for component 'yy:rsc(31)(0)i' (LIB-3)
Global signal 'yy:rsc(31)(0).qa' added to design 'hybrid' for component 'yy:rsc(31)(0)i' (LIB-3)
Global signal 'yy:rsc(31)(0).adra' added to design 'hybrid' for component 'yy:rsc(31)(0)i' (LIB-3)
Global signal 'yy:rsc(31)(0).da' added to design 'hybrid' for component 'yy:rsc(31)(0)i' (LIB-3)
Global signal 'yy:rsc(31)(0).web' added to design 'hybrid' for component 'yy:rsc(31)(0)i' (LIB-3)
Global signal 'yy:rsc(31)(0).qb' added to design 'hybrid' for component 'yy:rsc(31)(0)i' (LIB-3)
Global signal 'yy:rsc(31)(0).adrb' added to design 'hybrid' for component 'yy:rsc(31)(0)i' (LIB-3)
Global signal 'yy:rsc(31)(0).db' added to design 'hybrid' for component 'yy:rsc(31)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).AWID' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).WDATA' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).WLAST' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).BUSER' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).BRESP' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).BREADY' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).BVALID' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).WVALID' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).WUSER' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).BID' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).WREADY' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).ARID' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).RID' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).RRESP' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).RDATA' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'x:rsc(0)(0)' (SCHD-46)
Global signal 'x:rsc(1)(0).AWID' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).RUSER' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).RLAST' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).RREADY' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(0)(0).RVALID' added to design 'hybrid' for component 'x:rsc(0)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).WDATA' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).WUSER' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).WLAST' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).BVALID' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).BUSER' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).ARID' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).BREADY' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).WREADY' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).WVALID' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).BRESP' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).BID' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).RDATA' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).RID' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).RLAST' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).RRESP' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).AWID' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).RVALID' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(1)(0).RUSER' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'x:rsc(1)(0)' (SCHD-46)
Global signal 'x:rsc(1)(0).RREADY' added to design 'hybrid' for component 'x:rsc(1)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).WLAST' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).WVALID' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).WUSER' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).WDATA' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).BREADY' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).BVALID' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).ARID' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).BID' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).WREADY' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).BUSER' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).BRESP' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).RRESP' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).RDATA' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).RUSER' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).RLAST' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).RID' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).AWID' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).RREADY' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).RVALID' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
Global signal 'x:rsc(2)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(2)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'x:rsc(2)(0)' (SCHD-46)
Global signal 'x:rsc(3)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).WUSER' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).WLAST' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).WREADY' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).WVALID' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).WDATA' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).ARID' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).BREADY' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).BRESP' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).BID' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).BVALID' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).BUSER' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).RLAST' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).RRESP' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).RVALID' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).RUSER' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).RDATA' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).RID' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).AWID' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'x:rsc(3)(0)' (SCHD-46)
Global signal 'x:rsc(3)(0).RREADY' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(3)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(3)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).WVALID' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).WUSER' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).BID' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).WREADY' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).WDATA' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).WLAST' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).ARID' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).BUSER' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).BRESP' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).BREADY' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).BVALID' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).RUSER' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).RLAST' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).RREADY' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).RVALID' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).RID' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).RRESP' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).RDATA' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'x:rsc(4)(0)' (SCHD-46)
Global signal 'x:rsc(5)(0).AWID' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(4)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(4)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).WREADY' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).WVALID' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).BRESP' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).BID' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).WDATA' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).WUSER' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).WLAST' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).BVALID' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).BUSER' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).ARID' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).BREADY' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).RVALID' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).RUSER' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'x:rsc(5)(0)' (SCHD-46)
Global signal 'x:rsc(5)(0).RREADY' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).RDATA' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).RID' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).RLAST' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).RRESP' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(5)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(5)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).AWID' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).WDATA' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).BID' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).WREADY' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).BUSER' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).BRESP' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).WLAST' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).WVALID' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).WUSER' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).BREADY' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).BVALID' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).ARID' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).RID' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).RREADY' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).RVALID' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'x:rsc(6)(0)' (SCHD-46)
Global signal 'x:rsc(6)(0).RRESP' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).RDATA' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).RUSER' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).RLAST' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).AWID' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(6)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(6)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).WDATA' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).BRESP' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).BID' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).BVALID' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).BUSER' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).WUSER' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).WLAST' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).WREADY' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).WVALID' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).ARID' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).BREADY' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).RDATA' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).RID' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'x:rsc(7)(0)' (SCHD-46)
Global signal 'x:rsc(7)(0).RREADY' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).RLAST' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).RRESP' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).RVALID' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(7)(0).RUSER' added to design 'hybrid' for component 'x:rsc(7)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).AWID' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).WDATA' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).WLAST' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).BUSER' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).BRESP' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).BREADY' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).BVALID' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).WVALID' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).WUSER' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).BID' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).WREADY' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).ARID' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).RID' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).RRESP' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).RDATA' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'x:rsc(8)(0)' (SCHD-46)
Global signal 'x:rsc(9)(0).AWID' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).RUSER' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).RLAST' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).RREADY' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(8)(0).RVALID' added to design 'hybrid' for component 'x:rsc(8)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).WDATA' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).WUSER' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).WLAST' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).BVALID' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).BUSER' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).ARID' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).BREADY' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).WREADY' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).WVALID' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).BRESP' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).BID' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).RDATA' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).RID' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).RLAST' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).RRESP' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).AWID' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).RVALID' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(9)(0).RUSER' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'x:rsc(9)(0)' (SCHD-46)
Global signal 'x:rsc(9)(0).RREADY' added to design 'hybrid' for component 'x:rsc(9)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).WLAST' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).WVALID' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).WUSER' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).WDATA' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).BREADY' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).BVALID' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).ARID' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).BID' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).WREADY' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).BUSER' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).BRESP' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).RRESP' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).RDATA' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).RUSER' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).RLAST' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).RID' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).AWID' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).RREADY' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).RVALID' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
Global signal 'x:rsc(10)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(10)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'x:rsc(10)(0)' (SCHD-46)
Global signal 'x:rsc(11)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).WUSER' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).WLAST' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).WREADY' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).WVALID' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).WDATA' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).ARID' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).BREADY' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).BRESP' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).BID' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).BVALID' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).BUSER' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).RLAST' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).RRESP' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).RVALID' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).RUSER' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).RDATA' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).RID' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).AWID' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'x:rsc(11)(0)' (SCHD-46)
Global signal 'x:rsc(11)(0).RREADY' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(11)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(11)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).WVALID' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).WUSER' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).BID' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).WREADY' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).WDATA' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).WLAST' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).ARID' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).BUSER' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).BRESP' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).BREADY' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).BVALID' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).RUSER' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).RLAST' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).RREADY' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).RVALID' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).RID' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).RRESP' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).RDATA' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).AWLEN' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).AWADDR' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).AWBURST' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).AWSIZE' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).tr_write_done' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'x:rsc(12)(0)' (SCHD-46)
Global signal 'x:rsc(13)(0).AWID' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(12)(0).s_tdone' added to design 'hybrid' for component 'x:rsc(12)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).AWUSER' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).AWREGION' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).AWREADY' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).AWVALID' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).AWCACHE' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).AWLOCK' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).AWQOS' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).AWPROT' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).WREADY' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).WVALID' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).BRESP' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).BID' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).WSTRB' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).WDATA' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).WUSER' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).WLAST' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).ARLEN' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).ARADDR' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).ARBURST' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).ARSIZE' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).BVALID' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).BUSER' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).ARID' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).BREADY' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).ARUSER' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).ARREGION' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).ARREADY' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).ARVALID' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).ARCACHE' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).ARLOCK' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).ARQOS' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).ARPROT' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).RVALID' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).RUSER' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
# Info: Creating buffer for wait controller for component 'x:rsc(13)(0)' (SCHD-46)
Global signal 'x:rsc(13)(0).RREADY' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).RDATA' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).RID' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).RLAST' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'x:rsc(13)(0).RRESP' added to design 'hybrid' for component 'x:rsc(13)(0)i' (LIB-3)
Global signal 'twiddle:rsc.qb' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'm:rsc' (SCHD-46)
# Info: Creating buffer for wait controller for component 'twiddle:rsc' (SCHD-46)
Global signal 'twiddle:rsc.adrb' added to design 'hybrid' for component 'twiddle:rsci' (LIB-3)
# Info: Starting transformation 'schedule' on solution 'hybrid.v14' (SOL-8)
Global signal 'm:rsc.dat' added to design 'hybrid' for component 'm:rsci' (LIB-3)
Performing concurrent resource allocation and scheduling on '/hybrid/core' (CRAAS-1)
Global signal 'revArr:rsc.AWLEN' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.AWADDR' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.AWBURST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.AWSIZE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.adrb' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'twiddle_h:rsc.qb' added to design 'hybrid' for component 'twiddle_h:rsci' (LIB-3)
Global signal 'revArr:rsc.AWID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'twiddle_h:rsc' (SCHD-46)
Global signal 'revArr:rsc.AWUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.AWREGION' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.AWREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.AWVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.AWCACHE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.AWLOCK' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.AWQOS' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.AWPROT' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.WREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.WVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.BRESP' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.BID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.WSTRB' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.WDATA' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.WUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.WLAST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.ARLEN' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.ARADDR' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.ARBURST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.ARSIZE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.BVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.BUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.ARID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.BREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.ARUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.ARREGION' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.ARREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.ARVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.ARCACHE' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.ARLOCK' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.ARQOS' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.ARPROT' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.RVALID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.RUSER' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'revArr:rsc' (SCHD-46)
Global signal 'revArr:rsc.RREADY' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.RDATA' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.RID' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.RLAST' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.RRESP' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'tw:rsc.AWSIZE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.AWLEN' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.AWLOCK' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.AWBURST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'revArr:rsc.s_tdone' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'revArr:rsc.tr_write_done' added to design 'hybrid' for component 'revArr:rsci' (LIB-3)
Global signal 'tw:rsc.AWADDR' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.AWID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.AWVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.AWUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.WDATA' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.AWREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.AWPROT' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.AWCACHE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.AWREGION' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.AWQOS' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.BID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.WREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.BUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.BRESP' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.WLAST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.WSTRB' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.WVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.WUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.ARSIZE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.ARLEN' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.ARLOCK' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.ARBURST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.BREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.BVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.ARADDR' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.ARID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.ARVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.ARUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.RID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.ARREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.ARPROT' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.ARCACHE' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.ARREGION' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.ARQOS' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.RREADY' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.RVALID' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.tr_write_done' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'tw:rsc' (SCHD-46)
Global signal 'tw:rsc.RRESP' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.RDATA' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.RUSER' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw:rsc.RLAST' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw_h:rsc.AWBURST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.AWSIZE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.AWCACHE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.AWLOCK' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.AWID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw:rsc.s_tdone' added to design 'hybrid' for component 'tw:rsci' (LIB-3)
Global signal 'tw_h:rsc.AWLEN' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.AWADDR' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.AWREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.AWVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.WSTRB' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.WDATA' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.AWQOS' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.AWPROT' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.AWUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.AWREGION' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.BRESP' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.BID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.BVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.BUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.WUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.WLAST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.WREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.WVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.ARBURST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.ARSIZE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.ARCACHE' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.ARLOCK' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.ARID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.BREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.ARLEN' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.ARADDR' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.ARREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.ARVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.RDATA' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.RID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.ARQOS' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.ARPROT' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.ARUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.ARREGION' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
# Info: Creating buffer for wait controller for component 'tw_h:rsc' (SCHD-46)
Global signal 'tw_h:rsc.RREADY' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.s_tdone' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.tr_write_done' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.RLAST' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.RRESP' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.RVALID' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'tw_h:rsc.RUSER' added to design 'hybrid' for component 'tw_h:rsci' (LIB-3)
Global signal 'xx:rsc(0)(0).adrb' added to design 'hybrid' for component 'xx:rsc(0)(0)i' (LIB-3)
Global signal 'xx:rsc(0)(0).db' added to design 'hybrid' for component 'xx:rsc(0)(0)i' (LIB-3)
Global signal 'xx:rsc(0)(0).wea' added to design 'hybrid' for component 'xx:rsc(0)(0)i' (LIB-3)
Global signal 'xx:rsc(0)(0).qa' added to design 'hybrid' for component 'xx:rsc(0)(0)i' (LIB-3)
Global signal 'xx:rsc(0)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(0)(0)i' (LIB-3)
Global signal 'xx:rsc(0)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(0)(0)i' (LIB-3)
Global signal 'xx:rsc(0)(0).web' added to design 'hybrid' for component 'xx:rsc(0)(0)i' (LIB-3)
Global signal 'xx:rsc(0)(0).qb' added to design 'hybrid' for component 'xx:rsc(0)(0)i' (LIB-3)
Global signal 'xx:rsc(1)(0).web' added to design 'hybrid' for component 'xx:rsc(1)(0)i' (LIB-3)
Global signal 'xx:rsc(1)(0).qb' added to design 'hybrid' for component 'xx:rsc(1)(0)i' (LIB-3)
Global signal 'xx:rsc(1)(0).adrb' added to design 'hybrid' for component 'xx:rsc(1)(0)i' (LIB-3)
Global signal 'xx:rsc(1)(0).db' added to design 'hybrid' for component 'xx:rsc(1)(0)i' (LIB-3)
Global signal 'xx:rsc(0)(0).adra' added to design 'hybrid' for component 'xx:rsc(0)(0)i' (LIB-3)
Global signal 'xx:rsc(0)(0).da' added to design 'hybrid' for component 'xx:rsc(0)(0)i' (LIB-3)
Global signal 'xx:rsc(1)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(1)(0)i' (LIB-3)
Global signal 'xx:rsc(1)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(1)(0)i' (LIB-3)
Global signal 'xx:rsc(2)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(2)(0)i' (LIB-3)
Global signal 'xx:rsc(2)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(2)(0)i' (LIB-3)
Global signal 'xx:rsc(2)(0).web' added to design 'hybrid' for component 'xx:rsc(2)(0)i' (LIB-3)
Global signal 'xx:rsc(2)(0).qb' added to design 'hybrid' for component 'xx:rsc(2)(0)i' (LIB-3)
Global signal 'xx:rsc(1)(0).wea' added to design 'hybrid' for component 'xx:rsc(1)(0)i' (LIB-3)
Global signal 'xx:rsc(1)(0).qa' added to design 'hybrid' for component 'xx:rsc(1)(0)i' (LIB-3)
Global signal 'xx:rsc(1)(0).adra' added to design 'hybrid' for component 'xx:rsc(1)(0)i' (LIB-3)
Global signal 'xx:rsc(1)(0).da' added to design 'hybrid' for component 'xx:rsc(1)(0)i' (LIB-3)
Global signal 'xx:rsc(2)(0).adra' added to design 'hybrid' for component 'xx:rsc(2)(0)i' (LIB-3)
Global signal 'xx:rsc(2)(0).da' added to design 'hybrid' for component 'xx:rsc(2)(0)i' (LIB-3)
Global signal 'xx:rsc(3)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(3)(0)i' (LIB-3)
Global signal 'xx:rsc(3)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(3)(0)i' (LIB-3)
Global signal 'xx:rsc(2)(0).adrb' added to design 'hybrid' for component 'xx:rsc(2)(0)i' (LIB-3)
Global signal 'xx:rsc(2)(0).db' added to design 'hybrid' for component 'xx:rsc(2)(0)i' (LIB-3)
Global signal 'xx:rsc(2)(0).wea' added to design 'hybrid' for component 'xx:rsc(2)(0)i' (LIB-3)
Global signal 'xx:rsc(2)(0).qa' added to design 'hybrid' for component 'xx:rsc(2)(0)i' (LIB-3)
Global signal 'xx:rsc(3)(0).wea' added to design 'hybrid' for component 'xx:rsc(3)(0)i' (LIB-3)
Global signal 'xx:rsc(3)(0).qa' added to design 'hybrid' for component 'xx:rsc(3)(0)i' (LIB-3)
Global signal 'xx:rsc(3)(0).adra' added to design 'hybrid' for component 'xx:rsc(3)(0)i' (LIB-3)
Global signal 'xx:rsc(3)(0).da' added to design 'hybrid' for component 'xx:rsc(3)(0)i' (LIB-3)
Global signal 'xx:rsc(3)(0).web' added to design 'hybrid' for component 'xx:rsc(3)(0)i' (LIB-3)
Global signal 'xx:rsc(3)(0).qb' added to design 'hybrid' for component 'xx:rsc(3)(0)i' (LIB-3)
Global signal 'xx:rsc(3)(0).adrb' added to design 'hybrid' for component 'xx:rsc(3)(0)i' (LIB-3)
Global signal 'xx:rsc(3)(0).db' added to design 'hybrid' for component 'xx:rsc(3)(0)i' (LIB-3)
Global signal 'xx:rsc(4)(0).adrb' added to design 'hybrid' for component 'xx:rsc(4)(0)i' (LIB-3)
Global signal 'xx:rsc(4)(0).db' added to design 'hybrid' for component 'xx:rsc(4)(0)i' (LIB-3)
Global signal 'xx:rsc(4)(0).wea' added to design 'hybrid' for component 'xx:rsc(4)(0)i' (LIB-3)
Global signal 'xx:rsc(4)(0).qa' added to design 'hybrid' for component 'xx:rsc(4)(0)i' (LIB-3)
Global signal 'xx:rsc(4)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(4)(0)i' (LIB-3)
Global signal 'xx:rsc(4)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(4)(0)i' (LIB-3)
Global signal 'xx:rsc(4)(0).web' added to design 'hybrid' for component 'xx:rsc(4)(0)i' (LIB-3)
Global signal 'xx:rsc(4)(0).qb' added to design 'hybrid' for component 'xx:rsc(4)(0)i' (LIB-3)
Global signal 'xx:rsc(5)(0).web' added to design 'hybrid' for component 'xx:rsc(5)(0)i' (LIB-3)
Global signal 'xx:rsc(5)(0).qb' added to design 'hybrid' for component 'xx:rsc(5)(0)i' (LIB-3)
Global signal 'xx:rsc(5)(0).adrb' added to design 'hybrid' for component 'xx:rsc(5)(0)i' (LIB-3)
Global signal 'xx:rsc(5)(0).db' added to design 'hybrid' for component 'xx:rsc(5)(0)i' (LIB-3)
Global signal 'xx:rsc(4)(0).adra' added to design 'hybrid' for component 'xx:rsc(4)(0)i' (LIB-3)
Global signal 'xx:rsc(4)(0).da' added to design 'hybrid' for component 'xx:rsc(4)(0)i' (LIB-3)
Global signal 'xx:rsc(5)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(5)(0)i' (LIB-3)
Global signal 'xx:rsc(5)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(5)(0)i' (LIB-3)
Global signal 'xx:rsc(6)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(6)(0)i' (LIB-3)
Global signal 'xx:rsc(6)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(6)(0)i' (LIB-3)
Global signal 'xx:rsc(6)(0).web' added to design 'hybrid' for component 'xx:rsc(6)(0)i' (LIB-3)
Global signal 'xx:rsc(6)(0).qb' added to design 'hybrid' for component 'xx:rsc(6)(0)i' (LIB-3)
Global signal 'xx:rsc(5)(0).wea' added to design 'hybrid' for component 'xx:rsc(5)(0)i' (LIB-3)
Global signal 'xx:rsc(5)(0).qa' added to design 'hybrid' for component 'xx:rsc(5)(0)i' (LIB-3)
Global signal 'xx:rsc(5)(0).adra' added to design 'hybrid' for component 'xx:rsc(5)(0)i' (LIB-3)
Global signal 'xx:rsc(5)(0).da' added to design 'hybrid' for component 'xx:rsc(5)(0)i' (LIB-3)
Global signal 'xx:rsc(6)(0).adra' added to design 'hybrid' for component 'xx:rsc(6)(0)i' (LIB-3)
Global signal 'xx:rsc(6)(0).da' added to design 'hybrid' for component 'xx:rsc(6)(0)i' (LIB-3)
Global signal 'xx:rsc(7)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(7)(0)i' (LIB-3)
Global signal 'xx:rsc(7)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(7)(0)i' (LIB-3)
Global signal 'xx:rsc(6)(0).adrb' added to design 'hybrid' for component 'xx:rsc(6)(0)i' (LIB-3)
Global signal 'xx:rsc(6)(0).db' added to design 'hybrid' for component 'xx:rsc(6)(0)i' (LIB-3)
Global signal 'xx:rsc(6)(0).wea' added to design 'hybrid' for component 'xx:rsc(6)(0)i' (LIB-3)
Global signal 'xx:rsc(6)(0).qa' added to design 'hybrid' for component 'xx:rsc(6)(0)i' (LIB-3)
Global signal 'xx:rsc(7)(0).wea' added to design 'hybrid' for component 'xx:rsc(7)(0)i' (LIB-3)
Global signal 'xx:rsc(7)(0).qa' added to design 'hybrid' for component 'xx:rsc(7)(0)i' (LIB-3)
Global signal 'xx:rsc(7)(0).adra' added to design 'hybrid' for component 'xx:rsc(7)(0)i' (LIB-3)
Global signal 'xx:rsc(7)(0).da' added to design 'hybrid' for component 'xx:rsc(7)(0)i' (LIB-3)
Global signal 'xx:rsc(7)(0).web' added to design 'hybrid' for component 'xx:rsc(7)(0)i' (LIB-3)
Global signal 'xx:rsc(7)(0).qb' added to design 'hybrid' for component 'xx:rsc(7)(0)i' (LIB-3)
Global signal 'xx:rsc(7)(0).adrb' added to design 'hybrid' for component 'xx:rsc(7)(0)i' (LIB-3)
Global signal 'xx:rsc(7)(0).db' added to design 'hybrid' for component 'xx:rsc(7)(0)i' (LIB-3)
Global signal 'xx:rsc(8)(0).adrb' added to design 'hybrid' for component 'xx:rsc(8)(0)i' (LIB-3)
Global signal 'xx:rsc(8)(0).db' added to design 'hybrid' for component 'xx:rsc(8)(0)i' (LIB-3)
Global signal 'xx:rsc(8)(0).wea' added to design 'hybrid' for component 'xx:rsc(8)(0)i' (LIB-3)
Global signal 'xx:rsc(8)(0).qa' added to design 'hybrid' for component 'xx:rsc(8)(0)i' (LIB-3)
Global signal 'xx:rsc(8)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(8)(0)i' (LIB-3)
Global signal 'xx:rsc(8)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(8)(0)i' (LIB-3)
Global signal 'xx:rsc(8)(0).web' added to design 'hybrid' for component 'xx:rsc(8)(0)i' (LIB-3)
Global signal 'xx:rsc(8)(0).qb' added to design 'hybrid' for component 'xx:rsc(8)(0)i' (LIB-3)
Global signal 'xx:rsc(9)(0).web' added to design 'hybrid' for component 'xx:rsc(9)(0)i' (LIB-3)
Global signal 'xx:rsc(9)(0).qb' added to design 'hybrid' for component 'xx:rsc(9)(0)i' (LIB-3)
Global signal 'xx:rsc(9)(0).adrb' added to design 'hybrid' for component 'xx:rsc(9)(0)i' (LIB-3)
Global signal 'xx:rsc(9)(0).db' added to design 'hybrid' for component 'xx:rsc(9)(0)i' (LIB-3)
Global signal 'xx:rsc(8)(0).adra' added to design 'hybrid' for component 'xx:rsc(8)(0)i' (LIB-3)
Global signal 'xx:rsc(8)(0).da' added to design 'hybrid' for component 'xx:rsc(8)(0)i' (LIB-3)
Global signal 'xx:rsc(9)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(9)(0)i' (LIB-3)
Global signal 'xx:rsc(9)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(9)(0)i' (LIB-3)
Global signal 'xx:rsc(10)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(10)(0)i' (LIB-3)
Global signal 'xx:rsc(10)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(10)(0)i' (LIB-3)
Global signal 'xx:rsc(10)(0).web' added to design 'hybrid' for component 'xx:rsc(10)(0)i' (LIB-3)
Global signal 'xx:rsc(10)(0).qb' added to design 'hybrid' for component 'xx:rsc(10)(0)i' (LIB-3)
Global signal 'xx:rsc(9)(0).wea' added to design 'hybrid' for component 'xx:rsc(9)(0)i' (LIB-3)
Global signal 'xx:rsc(9)(0).qa' added to design 'hybrid' for component 'xx:rsc(9)(0)i' (LIB-3)
Global signal 'xx:rsc(9)(0).adra' added to design 'hybrid' for component 'xx:rsc(9)(0)i' (LIB-3)
Global signal 'xx:rsc(9)(0).da' added to design 'hybrid' for component 'xx:rsc(9)(0)i' (LIB-3)
Global signal 'xx:rsc(10)(0).adra' added to design 'hybrid' for component 'xx:rsc(10)(0)i' (LIB-3)
Global signal 'xx:rsc(10)(0).da' added to design 'hybrid' for component 'xx:rsc(10)(0)i' (LIB-3)
Global signal 'xx:rsc(11)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(11)(0)i' (LIB-3)
Global signal 'xx:rsc(11)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(11)(0)i' (LIB-3)
Global signal 'xx:rsc(10)(0).adrb' added to design 'hybrid' for component 'xx:rsc(10)(0)i' (LIB-3)
Global signal 'xx:rsc(10)(0).db' added to design 'hybrid' for component 'xx:rsc(10)(0)i' (LIB-3)
Global signal 'xx:rsc(10)(0).wea' added to design 'hybrid' for component 'xx:rsc(10)(0)i' (LIB-3)
Global signal 'xx:rsc(10)(0).qa' added to design 'hybrid' for component 'xx:rsc(10)(0)i' (LIB-3)
Global signal 'xx:rsc(11)(0).wea' added to design 'hybrid' for component 'xx:rsc(11)(0)i' (LIB-3)
Global signal 'xx:rsc(11)(0).qa' added to design 'hybrid' for component 'xx:rsc(11)(0)i' (LIB-3)
Global signal 'xx:rsc(11)(0).adra' added to design 'hybrid' for component 'xx:rsc(11)(0)i' (LIB-3)
Global signal 'xx:rsc(11)(0).da' added to design 'hybrid' for component 'xx:rsc(11)(0)i' (LIB-3)
Global signal 'xx:rsc(11)(0).web' added to design 'hybrid' for component 'xx:rsc(11)(0)i' (LIB-3)
Global signal 'xx:rsc(11)(0).qb' added to design 'hybrid' for component 'xx:rsc(11)(0)i' (LIB-3)
Global signal 'xx:rsc(11)(0).adrb' added to design 'hybrid' for component 'xx:rsc(11)(0)i' (LIB-3)
Global signal 'xx:rsc(11)(0).db' added to design 'hybrid' for component 'xx:rsc(11)(0)i' (LIB-3)
Global signal 'xx:rsc(12)(0).adrb' added to design 'hybrid' for component 'xx:rsc(12)(0)i' (LIB-3)
Global signal 'xx:rsc(12)(0).db' added to design 'hybrid' for component 'xx:rsc(12)(0)i' (LIB-3)
Global signal 'xx:rsc(12)(0).wea' added to design 'hybrid' for component 'xx:rsc(12)(0)i' (LIB-3)
Global signal 'xx:rsc(12)(0).qa' added to design 'hybrid' for component 'xx:rsc(12)(0)i' (LIB-3)
Global signal 'xx:rsc(12)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(12)(0)i' (LIB-3)
Global signal 'xx:rsc(12)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(12)(0)i' (LIB-3)
Global signal 'xx:rsc(12)(0).web' added to design 'hybrid' for component 'xx:rsc(12)(0)i' (LIB-3)
Global signal 'xx:rsc(12)(0).qb' added to design 'hybrid' for component 'xx:rsc(12)(0)i' (LIB-3)
Global signal 'xx:rsc(13)(0).web' added to design 'hybrid' for component 'xx:rsc(13)(0)i' (LIB-3)
Global signal 'xx:rsc(13)(0).qb' added to design 'hybrid' for component 'xx:rsc(13)(0)i' (LIB-3)
Global signal 'xx:rsc(13)(0).adrb' added to design 'hybrid' for component 'xx:rsc(13)(0)i' (LIB-3)
Global signal 'xx:rsc(13)(0).db' added to design 'hybrid' for component 'xx:rsc(13)(0)i' (LIB-3)
Global signal 'xx:rsc(12)(0).adra' added to design 'hybrid' for component 'xx:rsc(12)(0)i' (LIB-3)
Global signal 'xx:rsc(12)(0).da' added to design 'hybrid' for component 'xx:rsc(12)(0)i' (LIB-3)
Global signal 'xx:rsc(13)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(13)(0)i' (LIB-3)
Global signal 'xx:rsc(13)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(13)(0)i' (LIB-3)
Global signal 'xx:rsc(14)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(14)(0)i' (LIB-3)
Global signal 'xx:rsc(14)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(14)(0)i' (LIB-3)
Global signal 'xx:rsc(14)(0).web' added to design 'hybrid' for component 'xx:rsc(14)(0)i' (LIB-3)
Global signal 'xx:rsc(14)(0).qb' added to design 'hybrid' for component 'xx:rsc(14)(0)i' (LIB-3)
Global signal 'xx:rsc(13)(0).wea' added to design 'hybrid' for component 'xx:rsc(13)(0)i' (LIB-3)
Global signal 'xx:rsc(13)(0).qa' added to design 'hybrid' for component 'xx:rsc(13)(0)i' (LIB-3)
Global signal 'xx:rsc(13)(0).adra' added to design 'hybrid' for component 'xx:rsc(13)(0)i' (LIB-3)
Global signal 'xx:rsc(13)(0).da' added to design 'hybrid' for component 'xx:rsc(13)(0)i' (LIB-3)
Global signal 'xx:rsc(14)(0).adra' added to design 'hybrid' for component 'xx:rsc(14)(0)i' (LIB-3)
Global signal 'xx:rsc(14)(0).da' added to design 'hybrid' for component 'xx:rsc(14)(0)i' (LIB-3)
Global signal 'xx:rsc(15)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(15)(0)i' (LIB-3)
Global signal 'xx:rsc(15)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(15)(0)i' (LIB-3)
Global signal 'xx:rsc(14)(0).adrb' added to design 'hybrid' for component 'xx:rsc(14)(0)i' (LIB-3)
Global signal 'xx:rsc(14)(0).db' added to design 'hybrid' for component 'xx:rsc(14)(0)i' (LIB-3)
Global signal 'xx:rsc(14)(0).wea' added to design 'hybrid' for component 'xx:rsc(14)(0)i' (LIB-3)
Global signal 'xx:rsc(14)(0).qa' added to design 'hybrid' for component 'xx:rsc(14)(0)i' (LIB-3)
Global signal 'xx:rsc(15)(0).wea' added to design 'hybrid' for component 'xx:rsc(15)(0)i' (LIB-3)
Global signal 'xx:rsc(15)(0).qa' added to design 'hybrid' for component 'xx:rsc(15)(0)i' (LIB-3)
Global signal 'xx:rsc(15)(0).adra' added to design 'hybrid' for component 'xx:rsc(15)(0)i' (LIB-3)
Global signal 'xx:rsc(15)(0).da' added to design 'hybrid' for component 'xx:rsc(15)(0)i' (LIB-3)
Global signal 'xx:rsc(15)(0).web' added to design 'hybrid' for component 'xx:rsc(15)(0)i' (LIB-3)
Global signal 'xx:rsc(15)(0).qb' added to design 'hybrid' for component 'xx:rsc(15)(0)i' (LIB-3)
Global signal 'xx:rsc(15)(0).adrb' added to design 'hybrid' for component 'xx:rsc(15)(0)i' (LIB-3)
Global signal 'xx:rsc(15)(0).db' added to design 'hybrid' for component 'xx:rsc(15)(0)i' (LIB-3)
Global signal 'xx:rsc(16)(0).adrb' added to design 'hybrid' for component 'xx:rsc(16)(0)i' (LIB-3)
Global signal 'xx:rsc(16)(0).db' added to design 'hybrid' for component 'xx:rsc(16)(0)i' (LIB-3)
Global signal 'xx:rsc(16)(0).wea' added to design 'hybrid' for component 'xx:rsc(16)(0)i' (LIB-3)
Global signal 'xx:rsc(16)(0).qa' added to design 'hybrid' for component 'xx:rsc(16)(0)i' (LIB-3)
Global signal 'xx:rsc(16)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(16)(0)i' (LIB-3)
Global signal 'xx:rsc(16)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(16)(0)i' (LIB-3)
Global signal 'xx:rsc(16)(0).web' added to design 'hybrid' for component 'xx:rsc(16)(0)i' (LIB-3)
Global signal 'xx:rsc(16)(0).qb' added to design 'hybrid' for component 'xx:rsc(16)(0)i' (LIB-3)
Global signal 'xx:rsc(17)(0).web' added to design 'hybrid' for component 'xx:rsc(17)(0)i' (LIB-3)
Global signal 'xx:rsc(17)(0).qb' added to design 'hybrid' for component 'xx:rsc(17)(0)i' (LIB-3)
Global signal 'xx:rsc(17)(0).adrb' added to design 'hybrid' for component 'xx:rsc(17)(0)i' (LIB-3)
Global signal 'xx:rsc(17)(0).db' added to design 'hybrid' for component 'xx:rsc(17)(0)i' (LIB-3)
Global signal 'xx:rsc(16)(0).adra' added to design 'hybrid' for component 'xx:rsc(16)(0)i' (LIB-3)
Global signal 'xx:rsc(16)(0).da' added to design 'hybrid' for component 'xx:rsc(16)(0)i' (LIB-3)
Global signal 'xx:rsc(17)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(17)(0)i' (LIB-3)
Global signal 'xx:rsc(17)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(17)(0)i' (LIB-3)
Global signal 'xx:rsc(18)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(18)(0)i' (LIB-3)
Global signal 'xx:rsc(18)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(18)(0)i' (LIB-3)
Global signal 'xx:rsc(18)(0).web' added to design 'hybrid' for component 'xx:rsc(18)(0)i' (LIB-3)
Global signal 'xx:rsc(18)(0).qb' added to design 'hybrid' for component 'xx:rsc(18)(0)i' (LIB-3)
Global signal 'xx:rsc(17)(0).wea' added to design 'hybrid' for component 'xx:rsc(17)(0)i' (LIB-3)
Global signal 'xx:rsc(17)(0).qa' added to design 'hybrid' for component 'xx:rsc(17)(0)i' (LIB-3)
Global signal 'xx:rsc(17)(0).adra' added to design 'hybrid' for component 'xx:rsc(17)(0)i' (LIB-3)
Global signal 'xx:rsc(17)(0).da' added to design 'hybrid' for component 'xx:rsc(17)(0)i' (LIB-3)
Global signal 'xx:rsc(18)(0).adra' added to design 'hybrid' for component 'xx:rsc(18)(0)i' (LIB-3)
Global signal 'xx:rsc(18)(0).da' added to design 'hybrid' for component 'xx:rsc(18)(0)i' (LIB-3)
Global signal 'xx:rsc(19)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(19)(0)i' (LIB-3)
Global signal 'xx:rsc(19)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(19)(0)i' (LIB-3)
Global signal 'xx:rsc(18)(0).adrb' added to design 'hybrid' for component 'xx:rsc(18)(0)i' (LIB-3)
Global signal 'xx:rsc(18)(0).db' added to design 'hybrid' for component 'xx:rsc(18)(0)i' (LIB-3)
Global signal 'xx:rsc(18)(0).wea' added to design 'hybrid' for component 'xx:rsc(18)(0)i' (LIB-3)
Global signal 'xx:rsc(18)(0).qa' added to design 'hybrid' for component 'xx:rsc(18)(0)i' (LIB-3)
Global signal 'xx:rsc(19)(0).wea' added to design 'hybrid' for component 'xx:rsc(19)(0)i' (LIB-3)
Global signal 'xx:rsc(19)(0).qa' added to design 'hybrid' for component 'xx:rsc(19)(0)i' (LIB-3)
Global signal 'xx:rsc(19)(0).adra' added to design 'hybrid' for component 'xx:rsc(19)(0)i' (LIB-3)
Global signal 'xx:rsc(19)(0).da' added to design 'hybrid' for component 'xx:rsc(19)(0)i' (LIB-3)
Global signal 'xx:rsc(19)(0).web' added to design 'hybrid' for component 'xx:rsc(19)(0)i' (LIB-3)
Global signal 'xx:rsc(19)(0).qb' added to design 'hybrid' for component 'xx:rsc(19)(0)i' (LIB-3)
Global signal 'xx:rsc(19)(0).adrb' added to design 'hybrid' for component 'xx:rsc(19)(0)i' (LIB-3)
Global signal 'xx:rsc(19)(0).db' added to design 'hybrid' for component 'xx:rsc(19)(0)i' (LIB-3)
Global signal 'xx:rsc(20)(0).adrb' added to design 'hybrid' for component 'xx:rsc(20)(0)i' (LIB-3)
Global signal 'xx:rsc(20)(0).db' added to design 'hybrid' for component 'xx:rsc(20)(0)i' (LIB-3)
Global signal 'xx:rsc(20)(0).wea' added to design 'hybrid' for component 'xx:rsc(20)(0)i' (LIB-3)
Global signal 'xx:rsc(20)(0).qa' added to design 'hybrid' for component 'xx:rsc(20)(0)i' (LIB-3)
Global signal 'xx:rsc(20)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(20)(0)i' (LIB-3)
Global signal 'xx:rsc(20)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(20)(0)i' (LIB-3)
Global signal 'xx:rsc(20)(0).web' added to design 'hybrid' for component 'xx:rsc(20)(0)i' (LIB-3)
Global signal 'xx:rsc(20)(0).qb' added to design 'hybrid' for component 'xx:rsc(20)(0)i' (LIB-3)
Global signal 'xx:rsc(21)(0).web' added to design 'hybrid' for component 'xx:rsc(21)(0)i' (LIB-3)
Global signal 'xx:rsc(21)(0).qb' added to design 'hybrid' for component 'xx:rsc(21)(0)i' (LIB-3)
Global signal 'xx:rsc(21)(0).adrb' added to design 'hybrid' for component 'xx:rsc(21)(0)i' (LIB-3)
Global signal 'xx:rsc(21)(0).db' added to design 'hybrid' for component 'xx:rsc(21)(0)i' (LIB-3)
Global signal 'xx:rsc(20)(0).adra' added to design 'hybrid' for component 'xx:rsc(20)(0)i' (LIB-3)
Global signal 'xx:rsc(20)(0).da' added to design 'hybrid' for component 'xx:rsc(20)(0)i' (LIB-3)
Global signal 'xx:rsc(21)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(21)(0)i' (LIB-3)
Global signal 'xx:rsc(21)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(21)(0)i' (LIB-3)
Global signal 'xx:rsc(22)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(22)(0)i' (LIB-3)
Global signal 'xx:rsc(22)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(22)(0)i' (LIB-3)
Global signal 'xx:rsc(22)(0).web' added to design 'hybrid' for component 'xx:rsc(22)(0)i' (LIB-3)
Global signal 'xx:rsc(22)(0).qb' added to design 'hybrid' for component 'xx:rsc(22)(0)i' (LIB-3)
Global signal 'xx:rsc(21)(0).wea' added to design 'hybrid' for component 'xx:rsc(21)(0)i' (LIB-3)
Global signal 'xx:rsc(21)(0).qa' added to design 'hybrid' for component 'xx:rsc(21)(0)i' (LIB-3)
Global signal 'xx:rsc(21)(0).adra' added to design 'hybrid' for component 'xx:rsc(21)(0)i' (LIB-3)
Global signal 'xx:rsc(21)(0).da' added to design 'hybrid' for component 'xx:rsc(21)(0)i' (LIB-3)
Global signal 'xx:rsc(22)(0).adra' added to design 'hybrid' for component 'xx:rsc(22)(0)i' (LIB-3)
Global signal 'xx:rsc(22)(0).da' added to design 'hybrid' for component 'xx:rsc(22)(0)i' (LIB-3)
Global signal 'xx:rsc(23)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(23)(0)i' (LIB-3)
Global signal 'xx:rsc(23)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(23)(0)i' (LIB-3)
Global signal 'xx:rsc(22)(0).adrb' added to design 'hybrid' for component 'xx:rsc(22)(0)i' (LIB-3)
Global signal 'xx:rsc(22)(0).db' added to design 'hybrid' for component 'xx:rsc(22)(0)i' (LIB-3)
Global signal 'xx:rsc(22)(0).wea' added to design 'hybrid' for component 'xx:rsc(22)(0)i' (LIB-3)
Global signal 'xx:rsc(22)(0).qa' added to design 'hybrid' for component 'xx:rsc(22)(0)i' (LIB-3)
Global signal 'xx:rsc(23)(0).wea' added to design 'hybrid' for component 'xx:rsc(23)(0)i' (LIB-3)
Global signal 'xx:rsc(23)(0).qa' added to design 'hybrid' for component 'xx:rsc(23)(0)i' (LIB-3)
Global signal 'xx:rsc(23)(0).adra' added to design 'hybrid' for component 'xx:rsc(23)(0)i' (LIB-3)
Global signal 'xx:rsc(23)(0).da' added to design 'hybrid' for component 'xx:rsc(23)(0)i' (LIB-3)
Global signal 'xx:rsc(23)(0).web' added to design 'hybrid' for component 'xx:rsc(23)(0)i' (LIB-3)
Global signal 'xx:rsc(23)(0).qb' added to design 'hybrid' for component 'xx:rsc(23)(0)i' (LIB-3)
Global signal 'xx:rsc(23)(0).adrb' added to design 'hybrid' for component 'xx:rsc(23)(0)i' (LIB-3)
Global signal 'xx:rsc(23)(0).db' added to design 'hybrid' for component 'xx:rsc(23)(0)i' (LIB-3)
Global signal 'xx:rsc(24)(0).adrb' added to design 'hybrid' for component 'xx:rsc(24)(0)i' (LIB-3)
Global signal 'xx:rsc(24)(0).db' added to design 'hybrid' for component 'xx:rsc(24)(0)i' (LIB-3)
Global signal 'xx:rsc(24)(0).wea' added to design 'hybrid' for component 'xx:rsc(24)(0)i' (LIB-3)
Global signal 'xx:rsc(24)(0).qa' added to design 'hybrid' for component 'xx:rsc(24)(0)i' (LIB-3)
Global signal 'xx:rsc(24)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(24)(0)i' (LIB-3)
Global signal 'xx:rsc(24)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(24)(0)i' (LIB-3)
Global signal 'xx:rsc(24)(0).web' added to design 'hybrid' for component 'xx:rsc(24)(0)i' (LIB-3)
Global signal 'xx:rsc(24)(0).qb' added to design 'hybrid' for component 'xx:rsc(24)(0)i' (LIB-3)
Global signal 'xx:rsc(25)(0).web' added to design 'hybrid' for component 'xx:rsc(25)(0)i' (LIB-3)
Global signal 'xx:rsc(25)(0).qb' added to design 'hybrid' for component 'xx:rsc(25)(0)i' (LIB-3)
Global signal 'xx:rsc(25)(0).adrb' added to design 'hybrid' for component 'xx:rsc(25)(0)i' (LIB-3)
Global signal 'xx:rsc(25)(0).db' added to design 'hybrid' for component 'xx:rsc(25)(0)i' (LIB-3)
Global signal 'xx:rsc(24)(0).adra' added to design 'hybrid' for component 'xx:rsc(24)(0)i' (LIB-3)
Global signal 'xx:rsc(24)(0).da' added to design 'hybrid' for component 'xx:rsc(24)(0)i' (LIB-3)
Global signal 'xx:rsc(25)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(25)(0)i' (LIB-3)
Global signal 'xx:rsc(25)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(25)(0)i' (LIB-3)
Global signal 'xx:rsc(26)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(26)(0)i' (LIB-3)
Global signal 'xx:rsc(26)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(26)(0)i' (LIB-3)
Global signal 'xx:rsc(26)(0).web' added to design 'hybrid' for component 'xx:rsc(26)(0)i' (LIB-3)
Global signal 'xx:rsc(26)(0).qb' added to design 'hybrid' for component 'xx:rsc(26)(0)i' (LIB-3)
Global signal 'xx:rsc(25)(0).wea' added to design 'hybrid' for component 'xx:rsc(25)(0)i' (LIB-3)
Global signal 'xx:rsc(25)(0).qa' added to design 'hybrid' for component 'xx:rsc(25)(0)i' (LIB-3)
Global signal 'xx:rsc(25)(0).adra' added to design 'hybrid' for component 'xx:rsc(25)(0)i' (LIB-3)
Global signal 'xx:rsc(25)(0).da' added to design 'hybrid' for component 'xx:rsc(25)(0)i' (LIB-3)
Global signal 'xx:rsc(26)(0).adra' added to design 'hybrid' for component 'xx:rsc(26)(0)i' (LIB-3)
Global signal 'xx:rsc(26)(0).da' added to design 'hybrid' for component 'xx:rsc(26)(0)i' (LIB-3)
Global signal 'xx:rsc(27)(0).clka_en' added to design 'hybrid' for component 'xx:rsc(27)(0)i' (LIB-3)
Global signal 'xx:rsc(27)(0).clkb_en' added to design 'hybrid' for component 'xx:rsc(27)(0)i' (LIB-3)
Global signal 'xx:rsc(26)(0).adrb' added to design 'hybrid' for component 'xx:rsc(26)(0)i' (LIB-3)
Global signal 'xx:rsc(26)(0).db' added to design 'hybrid' for component 'xx:rsc(26)(0)i' (LIB-3)
Global signal 'xx:rsc(26)(0).wea' added to design 'hybrid' for component 'xx:rsc(26)(0)i' (LIB-3)
Global signal 'xx:rsc(26)(0).qa' added to design 'hybrid' for component 'xx:rsc(26)(0)i' (LIB-3)

# Messages from "go dpfsm"

# Info: Design complexity at end of 'dpfsm': Total ops = 41875, Real ops = 14556, Vars = 11579 (SOL-21)
# Info: Completed transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 580.06 seconds, memory usage 4165624kB, peak memory usage 4231160kB (SOL-9)
Creating shared register 'operator>><96,false>#17:operator>><96,false>#17:slc(mult#17:t:mul)(51-20).itm' for variables 'operator>><96,false>#17:operator>><96,false>#17:slc(mult#17:t:mul)(51-20).itm, operator>><96,false>#21:operator>><96,false>#21:slc(mult#21:t:mul)(51-20).itm, operator>><96,false>#25:operator>><96,false>#25:slc(mult#25:t:mul)(51-20).itm, operator>><96,false>#7:operator>><96,false>#7:slc(mult#7:t:mul)(51-20).itm, operator>><96,false>#9:operator>><96,false>#9:slc(mult#9:t:mul)(51-20).itm, operator>><96,false>:operator>><96,false>:slc(mult:t:mul)(51-20).itm, tmp#1.sva#6, tmp#11.sva#6, tmp#18.sva#6, tmp#29.sva#6, tmp#39.sva#6, tmp#47.sva#6, tmp#16.sva#2, tmp#27.sva#2, tmp#54.sva#2, tmp#25.sva#2, tmp#37.sva#2' (16 registers deleted). (FSM-3)
Creating shared register 'S2_INNER_LOOP1:tfh.sva' for variables 'S2_INNER_LOOP1:tfh.sva, S2_INNER_LOOP2:tfh.sva, S2_INNER_LOOP3:tfh.sva, S5_INNER_LOOP1:tfh.sva, S5_INNER_LOOP2:tfh.sva, S5_INNER_LOOP3:tfh.sva, tmp#16.sva#1, tmp#27.sva#1, tmp#54.sva#1, tmp#25.sva#1, tmp#37.sva#1' (10 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 184.54 seconds, memory usage 4165624kB, peak memory usage 4231160kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 231.44 seconds, memory usage 4165624kB, peak memory usage 4231160kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 208.01 seconds, memory usage 4165624kB, peak memory usage 4231160kB (SOL-15)
Creating shared register 'S2_COPY_LOOP:for:i(5:0).sva#1' for variables 'S2_COPY_LOOP:for:i(5:0).sva#1, S5_COPY_LOOP:for:i(5:0).sva#1, S1_OUTER_LOOP:k(5:0).sva(4:0), S34_OUTER_LOOP:p(5:0).sva(4:0), S6_OUTER_LOOP:for:p.sva(4:0), S2_INNER_LOOP1:for:p(5:2).sva(2:0), S2_INNER_LOOP2:for:p(5:2).sva(2:0), S2_INNER_LOOP3:for:p(5:2).sva(2:0), S5_INNER_LOOP1:for:p(5:2).sva(2:0), S5_INNER_LOOP2:for:p(5:2).sva(2:0), S5_INNER_LOOP3:for:p(5:2).sva(2:0)' (2 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 378.82 seconds, memory usage 4165624kB, peak memory usage 4231160kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 355.39 seconds, memory usage 4165624kB, peak memory usage 4231160kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 432.32 seconds, memory usage 4165624kB, peak memory usage 4231160kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 402.31 seconds, memory usage 4165624kB, peak memory usage 4231160kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 278.36 seconds, memory usage 4165624kB, peak memory usage 4231160kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 254.45 seconds, memory usage 4165624kB, peak memory usage 4231160kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 331.89 seconds, memory usage 4165624kB, peak memory usage 4231160kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 308.37 seconds, memory usage 4165624kB, peak memory usage 4231160kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 556.01 seconds, memory usage 4165624kB, peak memory usage 4231160kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 479.17 seconds, memory usage 4165624kB, peak memory usage 4231160kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 455.75 seconds, memory usage 4165624kB, peak memory usage 4231160kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 526.00 seconds, memory usage 4165624kB, peak memory usage 4231160kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 502.69 seconds, memory usage 4165624kB, peak memory usage 4231160kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 82.41 seconds, memory usage 4165624kB, peak memory usage 4165624kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 59.15 seconds, memory usage 4165624kB, peak memory usage 4165624kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 128.87 seconds, memory usage 4165624kB, peak memory usage 4165624kB (SOL-15)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 105.51 seconds, memory usage 4165624kB, peak memory usage 4165624kB (SOL-15)
# Info: Starting transformation 'dpfsm' on solution 'hybrid.v14' (SOL-8)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 29.14 seconds, memory usage 4165624kB, peak memory usage 4165624kB (SOL-15)
Performing FSM extraction... (FSM-1)
Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#16.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#16.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#16.itm, S34_OUTER_LOOP:for:a:S34_OUTER_LOOP:for:a:and#30.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#16.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#16.itm, butterFly#12:f1:equal.tmp, butterFly#16:f1:equal.tmp, butterFly#20:f1:equal.tmp, butterFly#4:f1:equal.tmp, butterFly#8:f1:equal.tmp, butterFly:f1:equal.tmp' (10 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#14.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#14.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#14.itm, S34_OUTER_LOOP:for:a:S34_OUTER_LOOP:for:a:and#29.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#14.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#14.itm, butterFly#11:f1:equal.tmp#7, butterFly#15:f1:equal.tmp#7, butterFly#19:f1:equal.tmp#7, butterFly#23:f1:equal.tmp#7, butterFly#3:f1:equal.tmp#7, butterFly#7:f1:equal.tmp#7' (10 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#18.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#18.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#18.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#10.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#18.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#18.itm' (4 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#17.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#17.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#17.itm, S34_OUTER_LOOP:for:a:S34_OUTER_LOOP:for:a:nor.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#17.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#17.itm, butterFly#12:f1:equal.tmp#3, butterFly#16:f1:equal.tmp#3, butterFly#20:f1:equal.tmp#3, butterFly#4:f1:equal.tmp#3, butterFly#8:f1:equal.tmp#3, butterFly:f1:equal.tmp#3' (10 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#11.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#11.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#11.itm, S34_OUTER_LOOP:for:a:S34_OUTER_LOOP:for:a:and#22.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#11.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#11.itm, butterFly#11:f1:equal.tmp#3, butterFly#15:f1:equal.tmp#3, butterFly#19:f1:equal.tmp#3, butterFly#23:f1:equal.tmp#3, butterFly#3:f1:equal.tmp#3, butterFly#7:f1:equal.tmp#3' (10 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#10.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#10.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#10.itm, S34_OUTER_LOOP:for:a:S34_OUTER_LOOP:for:a:and#14.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#10.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#10.itm, butterFly#11:f1:equal.tmp, butterFly#15:f1:equal.tmp, butterFly#19:f1:equal.tmp, butterFly#23:f1:equal.tmp, butterFly#3:f1:equal.tmp, butterFly#7:f1:equal.tmp' (10 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#13.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#13.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#13.itm, S34_OUTER_LOOP:for:a:S34_OUTER_LOOP:for:a:and#28.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#13.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#13.itm, butterFly#11:f1:equal.tmp#6, butterFly#15:f1:equal.tmp#6, butterFly#19:f1:equal.tmp#6, butterFly#23:f1:equal.tmp#6, butterFly#3:f1:equal.tmp#6, butterFly#7:f1:equal.tmp#6' (10 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#12.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#12.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#12.itm, S34_OUTER_LOOP:for:a:S34_OUTER_LOOP:for:a:and#26.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#12.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#12.itm, butterFly#11:f1:equal.tmp#5, butterFly#15:f1:equal.tmp#5, butterFly#19:f1:equal.tmp#5, butterFly#23:f1:equal.tmp#5, butterFly#3:f1:equal.tmp#5, butterFly#7:f1:equal.tmp#5' (10 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#23.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#23.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#23.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#17.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#23.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#23.itm' (4 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#22.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#22.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#22.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#16.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#22.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#22.itm' (4 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#25.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#25.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#25.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#19.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#25.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#25.itm' (4 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#24.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#24.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#24.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#18.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#24.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#24.itm' (4 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#2.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#2.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#2.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#12.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#2.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#2.itm' (4 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#19.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#19.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#19.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#11.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#19.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#19.itm' (4 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#21.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#21.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#21.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#14.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#21.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#21.itm' (4 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#20.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#20.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#20.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#13.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#20.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#20.itm' (4 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#4.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#4.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#4.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#24.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#4.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#4.itm' (4 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#30.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#30.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#30.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#23.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#30.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#30.itm' (4 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#5.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#5.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#6.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#26.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#6.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#5.itm' (4 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#45.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#45.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#5.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#25.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#5.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#45.itm' (4 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#27.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#27.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#27.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#20.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#27.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#27.itm' (4 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#26.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#26.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#26.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#2.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#26.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#26.itm' (4 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#29.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#29.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#29.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#22.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#29.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#29.itm' (4 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#28.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#28.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#28.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#21.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#28.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#28.itm' (4 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#61.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#61.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#5.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#61.itm' (2 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#60.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#60.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#4.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#60.itm' (2 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#9.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#9.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#8.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#9.itm' (2 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#8.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#8.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#6.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#8.itm' (2 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#57.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#57.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#9.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#28.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#9.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#57.itm' (4 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#53.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#53.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:and#8.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#27.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:and#8.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#53.itm' (4 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#6.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#6.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#30.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#6.itm' (2 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#59.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:and#59.itm, S2_COPY_LOOP:for:S2_COPY_LOOP:for:nor.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#29.itm, S5_COPY_LOOP:for:S5_COPY_LOOP:for:nor.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:and#59.itm' (4 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:nor#1.itm' for variables 'S1_OUTER_LOOP:for:nor#1.itm, S2_COPY_LOOP:for:nor#1.itm, S34_OUTER_LOOP:for:b:nor#1.itm, S5_COPY_LOOP:for:nor#1.itm, S6_OUTER_LOOP:for:nor#1.itm' (4 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:acc.svs' for variables 'S1_OUTER_LOOP:for:acc.svs, S2_COPY_LOOP:for:acc#5.itm, S2_COPY_LOOP:for:i(5:0).sva(4:0), S34_OUTER_LOOP:for:a:acc#2.cse.sva, S5_COPY_LOOP:for:acc#6.itm, S5_COPY_LOOP:for:i(5:0).sva(4:0), S6_OUTER_LOOP:for:acc.svs' (6 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:nor#25.itm' for variables 'S1_OUTER_LOOP:for:nor#25.itm, S34_OUTER_LOOP:for:a:nor#1.itm, S6_OUTER_LOOP:for:nor#25.itm' (2 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:nor#14.itm' for variables 'S1_OUTER_LOOP:for:nor#14.itm, S2_COPY_LOOP:for:nor#14.itm, S34_OUTER_LOOP:for:b:nor#14.itm, S5_COPY_LOOP:for:nor#14.itm, S6_OUTER_LOOP:for:nor#14.itm' (4 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:nor.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:nor.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:nor.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:nor.itm' (2 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:nor#1.itm' for variables 'S1_OUTER_LOOP:for:S1_OUTER_LOOP:for:nor#1.itm, S34_OUTER_LOOP:for:b:S34_OUTER_LOOP:for:b:and#9.itm, S6_OUTER_LOOP:for:S6_OUTER_LOOP:for:nor#1.itm' (2 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:k(5:0).sva(4:0)' for variables 'S1_OUTER_LOOP:k(5:0).sva(4:0), S34_OUTER_LOOP:p(5:0).sva(4:0), S6_OUTER_LOOP:for:p.sva(4:0)' (2 registers deleted). (FSM-3)
Creating shared register 'S2_COPY_LOOP:p(5:0).sva(4:0)' for variables 'S2_COPY_LOOP:p(5:0).sva(4:0), S5_COPY_LOOP:p(5:0).sva(4:0), S6_OUTER_LOOP:k(5:0).sva(4:0), S1_OUTER_LOOP:for:p.sva(4:0), S34_OUTER_LOOP:for:k.sva(4:0)' (4 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:nor#7.itm' for variables 'S1_OUTER_LOOP:for:nor#7.itm, S2_COPY_LOOP:for:nor#7.itm, S34_OUTER_LOOP:for:b:nor#7.itm, S5_COPY_LOOP:for:nor#7.itm, S6_OUTER_LOOP:for:nor#7.itm' (4 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:nor#39.itm' for variables 'S1_OUTER_LOOP:for:nor#39.itm, S34_OUTER_LOOP:for:a:nor.itm, S6_OUTER_LOOP:for:nor#39.itm' (2 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:p.sva#1' for variables 'S1_OUTER_LOOP:for:p.sva#1, S34_OUTER_LOOP:for:k.sva#1, S6_OUTER_LOOP:for:p.sva#1' (2 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:nor.itm' for variables 'S1_OUTER_LOOP:for:nor.itm, S2_COPY_LOOP:for:nor.itm, S34_OUTER_LOOP:for:b:nor.itm, S5_COPY_LOOP:for:nor.itm, S6_OUTER_LOOP:for:nor.itm' (4 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:nor#28.itm' for variables 'S1_OUTER_LOOP:for:nor#28.itm, S34_OUTER_LOOP:for:a:nor#3.itm, S6_OUTER_LOOP:for:nor#28.itm' (2 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:nor#26.itm' for variables 'S1_OUTER_LOOP:for:nor#26.itm, S34_OUTER_LOOP:for:a:nor#14.itm, S6_OUTER_LOOP:for:nor#26.itm' (2 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:nor#32.itm' for variables 'S1_OUTER_LOOP:for:nor#32.itm, S34_OUTER_LOOP:for:a:nor#7.itm, S6_OUTER_LOOP:for:nor#32.itm' (2 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:nor#3.itm' for variables 'S1_OUTER_LOOP:for:nor#3.itm, S2_COPY_LOOP:for:nor#3.itm, S34_OUTER_LOOP:for:b:nor#3.itm, S5_COPY_LOOP:for:nor#3.itm, S6_OUTER_LOOP:for:nor#3.itm' (4 registers deleted). (FSM-3)
Creating shared register 'S2_INNER_LOOP1:for:p(5:2).sva#1' for variables 'S2_INNER_LOOP1:for:p(5:2).sva#1, S2_INNER_LOOP2:for:p(5:2).sva#1, S2_INNER_LOOP3:for:p(5:2).sva#1, S5_INNER_LOOP1:for:p(5:2).sva#1, S5_INNER_LOOP2:for:p(5:2).sva#1, S5_INNER_LOOP3:for:p(5:2).sva#1' (5 registers deleted). (FSM-3)
Creating shared register 'S2_INNER_LOOP1:for:p(5:2).sva(2:0)' for variables 'S2_INNER_LOOP1:for:p(5:2).sva(2:0), S2_INNER_LOOP2:for:p(5:2).sva(2:0), S2_INNER_LOOP3:for:p(5:2).sva(2:0), S5_INNER_LOOP1:for:p(5:2).sva(2:0), S5_INNER_LOOP2:for:p(5:2).sva(2:0), S5_INNER_LOOP3:for:p(5:2).sva(2:0)' (5 registers deleted). (FSM-3)
Creating shared register 'operator+<20,true>#12:acc.psp(2:0).sva' for variables 'operator+<20,true>#12:acc.psp(2:0).sva, operator+<20,true>#28:acc.psp(2:0).sva, operator+<20,true>#44:acc.psp(2:0).sva, operator+<20,true>#60:acc.psp(2:0).sva, operator+<20,true>#76:acc.psp(2:0).sva, operator+<20,true>#92:acc.psp(2:0).sva' (5 registers deleted). (FSM-3)
Creating shared register 'S1_OUTER_LOOP:for:p.sva(19:5)' for variables 'S1_OUTER_LOOP:for:p.sva(19:5), S34_OUTER_LOOP:for:k.sva(19:5), S6_OUTER_LOOP:for:p.sva(19:5)' (2 registers deleted). (FSM-3)
Creating shared register 'S2_INNER_LOOP1:r(4:0).sva(3:0)' for variables 'S2_INNER_LOOP1:r(4:0).sva(3:0), S5_INNER_LOOP1:r(4:0).sva(3:0), S2_INNER_LOOP2:r(4:0).sva(3:0), S2_INNER_LOOP3:r(4:0).sva(3:0), S5_INNER_LOOP2:r(4:0).sva(3:0), S5_INNER_LOOP3:r(4:0).sva(3:0)' (5 registers deleted). (FSM-3)
Creating shared register 'tmp#16.sva#4' for variables 'tmp#16.sva#4, tmp#27.sva#4, tmp#54.sva#4, tmp#25.sva#4, tmp#37.sva#4, tmp#12.sva#1, tmp#19.sva#1, tmp#30.sva#1, tmp#4.sva#1, tmp#40.sva#1, tmp#48.sva#1' (10 registers deleted). (FSM-3)
Creating shared register 'tmp#16.sva#31' for variables 'tmp#16.sva#31, tmp#27.sva#31, tmp#54.sva#31, tmp#25.sva#31, tmp#37.sva#31, tmp#12.sva, tmp#19.sva, tmp#30.sva, tmp#4.sva, tmp#40.sva, tmp#48.sva' (10 registers deleted). (FSM-3)
Creating shared register 'tmp#26.sva' for variables 'tmp#26.sva, tmp#55.sva, tmp#36.sva, tmp#13.sva, tmp#20.sva, tmp#3.sva, tmp#31.sva, tmp#41.sva, tmp#49.sva' (8 registers deleted). (FSM-3)
Creating shared register 'tmp#16.sva#8' for variables 'tmp#16.sva#8, tmp#27.sva#8, tmp#54.sva#8, tmp#25.sva#8, tmp#37.sva#8, tmp#12.sva#3, tmp#19.sva#3, tmp#30.sva#3, tmp#4.sva#3, tmp#40.sva#3, tmp#48.sva#3' (10 registers deleted). (FSM-3)
Creating shared register 'tmp#16.sva#22' for variables 'tmp#16.sva#22, tmp#27.sva#22, tmp#54.sva#22, tmp#25.sva#22, tmp#37.sva#22, tmp#10.sva, tmp#17.sva, tmp#2.sva, tmp#28.sva, tmp#38.sva, tmp#46.sva' (10 registers deleted). (FSM-3)
# Info: Running transformation 'dpfsm' on solution 'hybrid.v14': elapsed time 153.78 seconds, memory usage 4231160kB, peak memory usage 4231160kB (SOL-15)
Creating shared register 'tmp#16.sva#26' for variables 'tmp#16.sva#26, tmp#27.sva#26, tmp#54.sva#26, tmp#25.sva#26, tmp#37.sva#26, tmp#10.sva#3, tmp#17.sva#3, tmp#2.sva#3, tmp#28.sva#3, tmp#38.sva#3, tmp#46.sva#3' (10 registers deleted). (FSM-3)
Creating shared register 'tmp#16.sva#23' for variables 'tmp#16.sva#23, tmp#27.sva#23, tmp#54.sva#23, tmp#25.sva#23, tmp#37.sva#23, tmp#10.sva#1, tmp#17.sva#1, tmp#2.sva#1, tmp#28.sva#1, tmp#38.sva#1, tmp#46.sva#1' (10 registers deleted). (FSM-3)
Creating shared register 'tmp#26.sva#5' for variables 'tmp#26.sva#5, tmp#55.sva#5, tmp#36.sva#5, tmp#16.sva#5, tmp#27.sva#5, tmp#54.sva#5, tmp#22.sva, tmp#33.sva, tmp#43.sva, tmp#5.sva, tmp#51.sva, tmp#9.sva' (11 registers deleted). (FSM-3)
Creating shared register 'tmp#26.sva#29' for variables 'tmp#26.sva#29, tmp#55.sva#29, tmp#36.sva#29, tmp#21.sva#3, tmp#32.sva#3, tmp#42.sva#3, tmp#50.sva#3, tmp#8.sva#3, tmp.sva#3' (8 registers deleted). (FSM-3)
Creating shared register 'tmp#26.sva#8' for variables 'tmp#26.sva#8, tmp#55.sva#8, tmp#36.sva#8, tmp#22.sva#3, tmp#33.sva#3, tmp#43.sva#3, tmp#5.sva#3, tmp#51.sva#3, tmp#9.sva#3' (8 registers deleted). (FSM-3)
Creating shared register 'tmp#26.sva#6' for variables 'tmp#26.sva#6, tmp#55.sva#6, tmp#36.sva#6, tmp#16.sva#6, tmp#27.sva#6, tmp#54.sva#6, tmp#22.sva#1, tmp#33.sva#1, tmp#43.sva#1, tmp#5.sva#1, tmp#51.sva#1, tmp#9.sva#1' (11 registers deleted). (FSM-3)
Creating shared register 'tmp#26.sva#10' for variables 'tmp#26.sva#10, tmp#55.sva#10, tmp#36.sva#10, tmp#16.sva#10, tmp#27.sva#10, tmp#54.sva#10, tmp#13.sva#3, tmp#20.sva#3, tmp#3.sva#3, tmp#31.sva#3, tmp#41.sva#3, tmp#49.sva#3' (11 registers deleted). (FSM-3)
Creating shared register 'tmp#26.sva#1' for variables 'tmp#26.sva#1, tmp#55.sva#1, tmp#36.sva#1, tmp#13.sva#1, tmp#20.sva#1, tmp#3.sva#1, tmp#31.sva#1, tmp#41.sva#1, tmp#49.sva#1' (8 registers deleted). (FSM-3)
Creating shared register 'tmp#26.sva#27' for variables 'tmp#26.sva#27, tmp#55.sva#27, tmp#36.sva#27, tmp#21.sva#1, tmp#32.sva#1, tmp#42.sva#1, tmp#50.sva#1, tmp#8.sva#1, tmp.sva#1' (8 registers deleted). (FSM-3)
Creating shared register 'tmp#26.sva#26' for variables 'tmp#26.sva#26, tmp#55.sva#26, tmp#36.sva#26, tmp#21.sva, tmp#32.sva, tmp#42.sva, tmp#50.sva, tmp#8.sva, tmp.sva' (8 registers deleted). (FSM-3)
Creating shared register 'tmp#10.sva#7' for variables 'tmp#10.sva#7, tmp#17.sva#7, tmp#2.sva#7, tmp#28.sva#7, tmp#38.sva#7, tmp#46.sva#7, tmp#16.sva#30, tmp#27.sva#30, tmp#54.sva#30, tmp#25.sva#30, tmp#37.sva#30' (10 registers deleted). (FSM-3)
Creating shared register 'tmp#10.sva#6' for variables 'tmp#10.sva#6, tmp#17.sva#6, tmp#2.sva#6, tmp#28.sva#6, tmp#38.sva#6, tmp#46.sva#6, tmp#16.sva#29, tmp#27.sva#29, tmp#54.sva#29, tmp#25.sva#29, tmp#37.sva#29' (10 registers deleted). (FSM-3)
Creating shared register 'tmp#12.sva#4' for variables 'tmp#12.sva#4, tmp#19.sva#4, tmp#30.sva#4, tmp#4.sva#4, tmp#40.sva#4, tmp#48.sva#4, tmp#25.sva#12, tmp#37.sva#12' (7 registers deleted). (FSM-3)
Creating shared register 'tmp#12.sva#2' for variables 'tmp#12.sva#2, tmp#19.sva#2, tmp#30.sva#2, tmp#4.sva#2, tmp#40.sva#2, tmp#48.sva#2, tmp#16.sva#7, tmp#27.sva#7, tmp#54.sva#7, tmp#25.sva#7, tmp#37.sva#7' (10 registers deleted). (FSM-3)
Creating shared register 'tmp#10.sva#2' for variables 'tmp#10.sva#2, tmp#17.sva#2, tmp#2.sva#2, tmp#28.sva#2, tmp#38.sva#2, tmp#46.sva#2, tmp#16.sva#25, tmp#27.sva#25, tmp#54.sva#25, tmp#25.sva#25, tmp#37.sva#25' (10 registers deleted). (FSM-3)
Creating shared register 'tmp#1.sva#7' for variables 'tmp#1.sva#7, tmp#11.sva#7, tmp#18.sva#7, tmp#29.sva#7, tmp#39.sva#7, tmp#47.sva#7, tmp#16.sva#21, tmp#27.sva#21, tmp#54.sva#21, tmp#25.sva#21, tmp#37.sva#21' (10 registers deleted). (FSM-3)
Creating shared register 'tmp#10.sva#5' for variables 'tmp#10.sva#5, tmp#17.sva#5, tmp#2.sva#5, tmp#28.sva#5, tmp#38.sva#5, tmp#46.sva#5, tmp#16.sva#28, tmp#27.sva#28, tmp#54.sva#28, tmp#25.sva#28, tmp#37.sva#28' (10 registers deleted). (FSM-3)
Creating shared register 'tmp#10.sva#4' for variables 'tmp#10.sva#4, tmp#17.sva#4, tmp#2.sva#4, tmp#28.sva#4, tmp#38.sva#4, tmp#46.sva#4, tmp#16.sva#27, tmp#27.sva#27, tmp#54.sva#27, tmp#25.sva#27, tmp#37.sva#27' (10 registers deleted). (FSM-3)
Creating shared register 'tmp#13.sva#5' for variables 'tmp#13.sva#5, tmp#20.sva#5, tmp#3.sva#5, tmp#31.sva#5, tmp#41.sva#5, tmp#49.sva#5, tmp#25.sva#5, tmp#37.sva#5' (7 registers deleted). (FSM-3)
Creating shared register 'tmp#13.sva#4' for variables 'tmp#13.sva#4, tmp#20.sva#4, tmp#3.sva#4, tmp#31.sva#4, tmp#41.sva#4, tmp#49.sva#4, tmp#25.sva#3, tmp#37.sva#3' (7 registers deleted). (FSM-3)
Creating shared register 'tmp#13.sva#7' for variables 'tmp#13.sva#7, tmp#20.sva#7, tmp#3.sva#7, tmp#31.sva#7, tmp#41.sva#7, tmp#49.sva#7, tmp#25.sva#9, tmp#37.sva#9' (7 registers deleted). (FSM-3)
Creating shared register 'tmp#13.sva#6' for variables 'tmp#13.sva#6, tmp#20.sva#6, tmp#3.sva#6, tmp#31.sva#6, tmp#41.sva#6, tmp#49.sva#6, tmp#25.sva#6, tmp#37.sva#6' (7 registers deleted). (FSM-3)
Creating shared register 'tmp#12.sva#6' for variables 'tmp#12.sva#6, tmp#19.sva#6, tmp#30.sva#6, tmp#4.sva#6, tmp#40.sva#6, tmp#48.sva#6, tmp#25.sva#18, tmp#37.sva#18' (7 registers deleted). (FSM-3)
Creating shared register 'tmp#12.sva#5' for variables 'tmp#12.sva#5, tmp#19.sva#5, tmp#30.sva#5, tmp#4.sva#5, tmp#40.sva#5, tmp#48.sva#5, tmp#25.sva#17, tmp#37.sva#17' (7 registers deleted). (FSM-3)
Creating shared register 'tmp#13.sva#2' for variables 'tmp#13.sva#2, tmp#20.sva#2, tmp#3.sva#2, tmp#31.sva#2, tmp#41.sva#2, tmp#49.sva#2, tmp#25.sva#24, tmp#37.sva#24' (7 registers deleted). (FSM-3)
Creating shared register 'tmp#12.sva#7' for variables 'tmp#12.sva#7, tmp#19.sva#7, tmp#30.sva#7, tmp#4.sva#7, tmp#40.sva#7, tmp#48.sva#7, tmp#25.sva#20, tmp#37.sva#20' (7 registers deleted). (FSM-3)
Creating shared register 'tmp#14.sva#5' for variables 'tmp#14.sva#5, tmp#23.sva#5, tmp#34.sva#5, tmp#44.sva#5, tmp#52.sva#5, tmp#6.sva#5, tmp#26.sva#16, tmp#55.sva#16, tmp#36.sva#16' (8 registers deleted). (FSM-3)
Creating shared register 'tmp#14.sva#4' for variables 'tmp#14.sva#4, tmp#23.sva#4, tmp#34.sva#4, tmp#44.sva#4, tmp#52.sva#4, tmp#6.sva#4, tmp#26.sva#15, tmp#55.sva#15, tmp#36.sva#15' (8 registers deleted). (FSM-3)
Creating shared register 'tmp#14.sva#7' for variables 'tmp#14.sva#7, tmp#23.sva#7, tmp#34.sva#7, tmp#44.sva#7, tmp#52.sva#7, tmp#6.sva#7, tmp#26.sva#18, tmp#55.sva#18, tmp#36.sva#18, tmp#16.sva#18, tmp#27.sva#18, tmp#54.sva#18' (11 registers deleted). (FSM-3)
Creating shared register 'tmp#14.sva#6' for variables 'tmp#14.sva#6, tmp#23.sva#6, tmp#34.sva#6, tmp#44.sva#6, tmp#52.sva#6, tmp#6.sva#6, tmp#26.sva#17, tmp#55.sva#17, tmp#36.sva#17, tmp#16.sva#17, tmp#27.sva#17, tmp#54.sva#17' (11 registers deleted). (FSM-3)
Creating shared register 'tmp#14.sva#1' for variables 'tmp#14.sva#1, tmp#23.sva#1, tmp#34.sva#1, tmp#44.sva#1, tmp#52.sva#1, tmp#6.sva#1, tmp#26.sva#12, tmp#55.sva#12, tmp#36.sva#12, tmp#16.sva#12, tmp#27.sva#12, tmp#54.sva#12' (11 registers deleted). (FSM-3)
Creating shared register 'tmp#14.sva' for variables 'tmp#14.sva, tmp#23.sva, tmp#34.sva, tmp#44.sva, tmp#52.sva, tmp#6.sva, tmp#26.sva#11, tmp#55.sva#11, tmp#36.sva#11' (8 registers deleted). (FSM-3)
Creating shared register 'tmp#14.sva#3' for variables 'tmp#14.sva#3, tmp#23.sva#3, tmp#34.sva#3, tmp#44.sva#3, tmp#52.sva#3, tmp#6.sva#3, tmp#26.sva#14, tmp#55.sva#14, tmp#36.sva#14' (8 registers deleted). (FSM-3)
Creating shared register 'tmp#14.sva#2' for variables 'tmp#14.sva#2, tmp#23.sva#2, tmp#34.sva#2, tmp#44.sva#2, tmp#52.sva#2, tmp#6.sva#2, tmp#26.sva#13, tmp#55.sva#13, tmp#36.sva#13' (8 registers deleted). (FSM-3)
Creating shared register 'tmp#15.sva#5' for variables 'tmp#15.sva#5, tmp#24.sva#5, tmp#35.sva#5, tmp#45.sva#5, tmp#53.sva#5, tmp#7.sva#5, tmp#26.sva#23, tmp#55.sva#23, tmp#36.sva#23' (8 registers deleted). (FSM-3)
Creating shared register 'tmp#15.sva#4' for variables 'tmp#15.sva#4, tmp#24.sva#4, tmp#35.sva#4, tmp#45.sva#4, tmp#53.sva#4, tmp#7.sva#4, tmp#26.sva#22, tmp#55.sva#22, tmp#36.sva#22' (8 registers deleted). (FSM-3)
Creating shared register 'tmp#15.sva#7' for variables 'tmp#15.sva#7, tmp#24.sva#7, tmp#35.sva#7, tmp#45.sva#7, tmp#53.sva#7, tmp#7.sva#7, tmp#26.sva#25, tmp#55.sva#25, tmp#36.sva#25' (8 registers deleted). (FSM-3)
Creating shared register 'tmp#15.sva#6' for variables 'tmp#15.sva#6, tmp#24.sva#6, tmp#35.sva#6, tmp#45.sva#6, tmp#53.sva#6, tmp#7.sva#6, tmp#26.sva#24, tmp#55.sva#24, tmp#36.sva#24, tmp#16.sva#24, tmp#27.sva#24, tmp#54.sva#24' (11 registers deleted). (FSM-3)
Creating shared register 'tmp#15.sva#1' for variables 'tmp#15.sva#1, tmp#24.sva#1, tmp#35.sva#1, tmp#45.sva#1, tmp#53.sva#1, tmp#7.sva#1, tmp#26.sva#2, tmp#55.sva#2, tmp#36.sva#2' (8 registers deleted). (FSM-3)
Creating shared register 'tmp#15.sva' for variables 'tmp#15.sva, tmp#24.sva, tmp#35.sva, tmp#45.sva, tmp#53.sva, tmp#7.sva, tmp#26.sva#19, tmp#55.sva#19, tmp#36.sva#19' (8 registers deleted). (FSM-3)
Creating shared register 'tmp#15.sva#3' for variables 'tmp#15.sva#3, tmp#24.sva#3, tmp#35.sva#3, tmp#45.sva#3, tmp#53.sva#3, tmp#7.sva#3, tmp#26.sva#21, tmp#55.sva#21, tmp#36.sva#21' (8 registers deleted). (FSM-3)
Creating shared register 'tmp#15.sva#2' for variables 'tmp#15.sva#2, tmp#24.sva#2, tmp#35.sva#2, tmp#45.sva#2, tmp#53.sva#2, tmp#7.sva#2, tmp#26.sva#20, tmp#55.sva#20, tmp#36.sva#20, tmp#16.sva#20, tmp#27.sva#20, tmp#54.sva#20' (11 registers deleted). (FSM-3)
Creating shared register 'tmp#22.sva#2' for variables 'tmp#22.sva#2, tmp#33.sva#2, tmp#43.sva#2, tmp#5.sva#2, tmp#51.sva#2, tmp#9.sva#2, tmp#26.sva#7, tmp#55.sva#7, tmp#36.sva#7' (8 registers deleted). (FSM-3)
Creating shared register 'tmp#21.sva#7' for variables 'tmp#21.sva#7, tmp#32.sva#7, tmp#42.sva#7, tmp#50.sva#7, tmp#8.sva#7, tmp.sva#7, tmp#26.sva#4, tmp#55.sva#4, tmp#36.sva#4' (8 registers deleted). (FSM-3)
Creating shared register 'tmp#22.sva#5' for variables 'tmp#22.sva#5, tmp#33.sva#5, tmp#43.sva#5, tmp#5.sva#5, tmp#51.sva#5, tmp#9.sva#5, tmp#37.sva#10' (6 registers deleted). (FSM-3)
Creating shared register 'tmp#22.sva#4' for variables 'tmp#22.sva#4, tmp#33.sva#4, tmp#43.sva#4, tmp#5.sva#4, tmp#51.sva#4, tmp#9.sva#4, tmp#26.sva#9, tmp#55.sva#9, tmp#36.sva#9, tmp#16.sva#9, tmp#27.sva#9, tmp#54.sva#9' (11 registers deleted). (FSM-3)
Creating shared register 'tmp#21.sva#4' for variables 'tmp#21.sva#4, tmp#32.sva#4, tmp#42.sva#4, tmp#50.sva#4, tmp#8.sva#4, tmp.sva#4, tmp#26.sva#3, tmp#55.sva#3, tmp#36.sva#3, tmp#16.sva#3, tmp#27.sva#3, tmp#54.sva#3' (11 registers deleted). (FSM-3)
Creating shared register 'tmp#21.sva#2' for variables 'tmp#21.sva#2, tmp#32.sva#2, tmp#42.sva#2, tmp#50.sva#2, tmp#8.sva#2, tmp.sva#2, tmp#26.sva#28, tmp#55.sva#28, tmp#36.sva#28' (8 registers deleted). (FSM-3)
Creating shared register 'tmp#21.sva#6' for variables 'tmp#21.sva#6, tmp#32.sva#6, tmp#42.sva#6, tmp#50.sva#6, tmp#8.sva#6, tmp.sva#6, tmp#26.sva#31, tmp#55.sva#31, tmp#36.sva#31' (8 registers deleted). (FSM-3)
Creating shared register 'tmp#21.sva#5' for variables 'tmp#21.sva#5, tmp#32.sva#5, tmp#42.sva#5, tmp#50.sva#5, tmp#8.sva#5, tmp.sva#5, tmp#26.sva#30, tmp#55.sva#30, tmp#36.sva#30' (8 registers deleted). (FSM-3)
Creating shared register 'mult#17:z:slc(mult:z:mul:cmp.z)(31-0).itm' for variables 'mult#17:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#21:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#25:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#7:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#9:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult:z:slc(mult:z:mul:cmp.z)(31-0).itm, tmp#1.sva#3, tmp#11.sva#3, tmp#18.sva#3, tmp#29.sva#3, tmp#39.sva#3, tmp#47.sva#3, tmp#16.sva#15, tmp#27.sva#15, tmp#54.sva#15, tmp#25.sva#15, tmp#37.sva#15' (16 registers deleted). (FSM-3)
Creating shared register 'mult#16:z:slc(mult:z:mul:cmp.z)(31-0).itm' for variables 'mult#16:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#20:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#24:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#3:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#6:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#8:z:slc(mult:z:mul:cmp.z)(31-0).itm, tmp#1.sva#2, tmp#11.sva#2, tmp#18.sva#2, tmp#29.sva#2, tmp#39.sva#2, tmp#47.sva#2, tmp#16.sva#14, tmp#27.sva#14, tmp#54.sva#14, tmp#25.sva#14, tmp#37.sva#14' (16 registers deleted). (FSM-3)
Creating shared register 'operator>><96,false>#16:operator>><96,false>#16:slc(mult#16:t:mul)(51-20).itm' for variables 'operator>><96,false>#16:operator>><96,false>#16:slc(mult#16:t:mul)(51-20).itm, operator>><96,false>#20:operator>><96,false>#20:slc(mult#20:t:mul)(51-20).itm, operator>><96,false>#24:operator>><96,false>#24:slc(mult#24:t:mul)(51-20).itm, operator>><96,false>#3:operator>><96,false>#3:slc(mult#3:t:mul)(51-20).itm, operator>><96,false>#6:operator>><96,false>#6:slc(mult#6:t:mul)(51-20).itm, operator>><96,false>#8:operator>><96,false>#8:slc(mult#8:t:mul)(51-20).itm, tmp#1.sva#5, tmp#11.sva#5, tmp#18.sva#5, tmp#29.sva#5, tmp#39.sva#5, tmp#47.sva#5, tmp#16.sva#19, tmp#27.sva#19, tmp#54.sva#19, tmp#25.sva#19, tmp#37.sva#19' (16 registers deleted). (FSM-3)
Creating shared register 'operator>><96,false>#10:operator>><96,false>#10:slc(mult#10:t:mul)(51-20).itm' for variables 'operator>><96,false>#10:operator>><96,false>#10:slc(mult#10:t:mul)(51-20).itm, operator>><96,false>#14:operator>><96,false>#14:slc(mult#14:t:mul)(51-20).itm, operator>><96,false>#18:operator>><96,false>#18:slc(mult#18:t:mul)(51-20).itm, operator>><96,false>#1:operator>><96,false>#1:slc(mult#1:t:mul)(51-20).itm, operator>><96,false>#22:operator>><96,false>#22:slc(mult#22:t:mul)(51-20).itm, operator>><96,false>#4:operator>><96,false>#4:slc(mult#4:t:mul)(51-20).itm, tmp#1.sva#4, tmp#11.sva#4, tmp#18.sva#4, tmp#29.sva#4, tmp#39.sva#4, tmp#47.sva#4, tmp#16.sva#16, tmp#27.sva#16, tmp#54.sva#16, tmp#25.sva#16, tmp#37.sva#16' (16 registers deleted). (FSM-3)
Creating shared register 'tmp#22.sva#7' for variables 'tmp#22.sva#7, tmp#33.sva#7, tmp#43.sva#7, tmp#5.sva#7, tmp#51.sva#7, tmp#9.sva#7' (5 registers deleted). (FSM-3)
Creating shared register 'tmp#22.sva#6' for variables 'tmp#22.sva#6, tmp#33.sva#6, tmp#43.sva#6, tmp#5.sva#6, tmp#51.sva#6, tmp#9.sva#6' (5 registers deleted). (FSM-3)
Creating shared register 'mult#10:z:slc(mult:z:mul:cmp.z)(31-0).itm' for variables 'mult#10:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#12:z:asn.itm, mult#14:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#18:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#1:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#22:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#4:z:slc(mult:z:mul:cmp.z)(31-0).itm, operator>><96,false>#11:operator>><96,false>#11:slc(mult#11:t:mul)(51-20).itm, operator>><96,false>#15:operator>><96,false>#15:slc(mult#15:t:mul)(51-20).itm, operator>><96,false>#19:operator>><96,false>#19:slc(mult#19:t:mul)(51-20).itm, operator>><96,false>#23:operator>><96,false>#23:slc(mult#23:t:mul)(51-20).itm, operator>><96,false>#2:operator>><96,false>#2:slc(mult#2:t:mul)(51-20).itm, operator>><96,false>#5:operator>><96,false>#5:slc(mult#5:t:mul)(51-20).itm, tmp#1.sva#1, tmp#11.sva#1, tmp#18.sva#1, tmp#29.sva#1, tmp#39.sva#1, tmp#47.sva#1, tmp#16.sva#13, tmp#27.sva#13, tmp#54.sva#13, tmp#25.sva#13, tmp#37.sva#13' (23 registers deleted). (FSM-3)
Creating shared register 'modulo_add:base#1.sva' for variables 'modulo_add:base#1.sva, modulo_add:base#12.sva, modulo_add:base#13.sva, modulo_add:base#16.sva, modulo_add:base#17.sva, modulo_add:base#20.sva, modulo_add:base#21.sva, modulo_add:base#4.sva, modulo_add:base#5.sva, modulo_add:base#8.sva, modulo_add:base#9.sva, modulo_add:base.sva, modulo_add:base#10.sva, modulo_add:base#11.sva, modulo_add:base#14.sva, modulo_add:base#15.sva, modulo_add:base#18.sva, modulo_add:base#19.sva, modulo_add:base#2.sva, modulo_add:base#22.sva, modulo_add:base#23.sva, modulo_add:base#3.sva, modulo_add:base#6.sva, modulo_add:base#7.sva, mult#11:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#13:z:asn.itm, mult#15:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#19:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#23:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#2:z:slc(mult:z:mul:cmp.z)(31-0).itm, mult#5:z:slc(mult:z:mul:cmp.z)(31-0).itm, tmp#1.sva, tmp#11.sva, tmp#18.sva, tmp#29.sva, tmp#39.sva, tmp#47.sva, tmp#16.sva#11, tmp#27.sva#11, tmp#54.sva#11, tmp#25.sva#11, tmp#37.sva#11' (41 registers deleted). (FSM-3)
Creating shared register 'S2_INNER_LOOP1:tf.sva' for variables 'S2_INNER_LOOP1:tf.sva, S2_INNER_LOOP2:tf.sva, S2_INNER_LOOP3:tf.sva, S5_INNER_LOOP1:tf.sva, S5_INNER_LOOP2:tf.sva, S5_INNER_LOOP3:tf.sva, tmp#16.sva, tmp#27.sva, tmp#54.sva, tmp#25.sva, tmp#37.sva' (10 registers deleted). (FSM-3)

# Messages from "go extract"

# Info: Design complexity at end of 'instance': Total ops = 41623, Real ops = 14274, Vars = 38484 (SOL-21)
# Info: Completed transformation 'instance' on solution 'hybrid.v14': elapsed time 338.75 seconds, memory usage 4558840kB, peak memory usage 4558840kB (SOL-9)
# Info: Running transformation 'instance' on solution 'hybrid.v14': elapsed time 296.09 seconds, memory usage 4558840kB, peak memory usage 4558840kB (SOL-15)
# Info: Starting transformation 'instance' on solution 'hybrid.v14' (SOL-8)
# Info: Running transformation 'instance' on solution 'hybrid.v14': elapsed time 46.87 seconds, memory usage 4296696kB, peak memory usage 4296696kB (SOL-15)
# Info: Running transformation 'instance' on solution 'hybrid.v14': elapsed time 23.33 seconds, memory usage 4296696kB, peak memory usage 4296696kB (SOL-15)
# Info: Running transformation 'instance' on solution 'hybrid.v14': elapsed time 147.99 seconds, memory usage 4558840kB, peak memory usage 4558840kB (SOL-15)
# Info: Running transformation 'instance' on solution 'hybrid.v14': elapsed time 272.00 seconds, memory usage 4558840kB, peak memory usage 4558840kB (SOL-15)
# Info: Running transformation 'instance' on solution 'hybrid.v14': elapsed time 71.84 seconds, memory usage 4558840kB, peak memory usage 4558840kB (SOL-15)
# Info: Running transformation 'instance' on solution 'hybrid.v14': elapsed time 195.63 seconds, memory usage 4362232kB, peak memory usage 4558840kB (SOL-15)
# Info: Running transformation 'instance' on solution 'hybrid.v14': elapsed time 124.80 seconds, memory usage 4558840kB, peak memory usage 4558840kB (SOL-15)
# Info: Running transformation 'instance' on solution 'hybrid.v14': elapsed time 171.30 seconds, memory usage 4231160kB, peak memory usage 4558840kB (SOL-15)
# Info: Running transformation 'instance' on solution 'hybrid.v14': elapsed time 101.86 seconds, memory usage 4558840kB, peak memory usage 4558840kB (SOL-15)
# Info: Running transformation 'instance' on solution 'hybrid.v14': elapsed time 248.91 seconds, memory usage 4558840kB, peak memory usage 4558840kB (SOL-15)
# Info: Running transformation 'instance' on solution 'hybrid.v14': elapsed time 225.65 seconds, memory usage 4558840kB, peak memory usage 4558840kB (SOL-15)
Netlist written to file 'schematic.nlv' (NET-4)
# Info: Running transformation 'instance' on solution 'hybrid.v14': elapsed time 323.92 seconds, memory usage 4558840kB, peak memory usage 4558840kB (SOL-15)
# Info: Running transformation 'extract' on solution 'hybrid.v14': elapsed time 225.58 seconds, memory usage 4886520kB, peak memory usage 4886520kB (SOL-15)
# Info: Running transformation 'extract' on solution 'hybrid.v14': elapsed time 202.73 seconds, memory usage 4820984kB, peak memory usage 4820984kB (SOL-15)
# Info: Design complexity at end of 'extract': Total ops = 41550, Real ops = 14298, Vars = 11357 (SOL-21)
# Info: Completed transformation 'extract' on solution 'hybrid.v14': elapsed time 253.83 seconds, memory usage 4886520kB, peak memory usage 4886520kB (SOL-9)
# Info: Running transformation 'extract' on solution 'hybrid.v14': elapsed time 248.37 seconds, memory usage 4886520kB, peak memory usage 4886520kB (SOL-15)
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(12)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(18)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(21)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(2)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(27)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(21)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(30)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(29)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(25)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(6)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(8)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(18)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(30)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(11)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(2)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(25)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(23)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(29)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(27)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(17)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(15)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(1)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(11)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(6)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(4)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(8)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(13)(0). Defaulting to 'clk'
# Info: Running transformation 'extract' on solution 'hybrid.v14': elapsed time 46.37 seconds, memory usage 4231160kB, peak memory usage 4558840kB (SOL-15)
# Info: Running transformation 'extract' on solution 'hybrid.v14': elapsed time 23.32 seconds, memory usage 4231160kB, peak memory usage 4558840kB (SOL-15)
# Info: Starting transformation 'extract' on solution 'hybrid.v14' (SOL-8)
Report written to file 'rtl.rpt'
# Info: Running transformation 'extract' on solution 'hybrid.v14': elapsed time 76.38 seconds, memory usage 4231160kB, peak memory usage 4558840kB (SOL-15)
Netlist written to file 'rtl.vhdl' (NET-4)
Generating scverify_top.cpp ()
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
order file name is: rtl.vhdl_order.txt
generate concat
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
Finished writing concatenated file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v14/concat_rtl.vhdl
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/amba_comps.vhd
order file name is: rtl.vhdl_order_sim.txt
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_DPRAM_RBW_DUAL.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_comps.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_comps_v5.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/src/funcs.vhd
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.vhd
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(5)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(12)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(14)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(7)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(1)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(31)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(10)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(3)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(12)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(18)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(21)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(2)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(10)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(16)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(9)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(25)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(6)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(8)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(18)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(4)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(14)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(23)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(16)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(25)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(23)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(29)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(27)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(27)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(21)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(30)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(29)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(6)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(4)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(8)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(13)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(30)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(11)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(2)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(13)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(19)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(3)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(20)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(17)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(15)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(1)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(11)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(7)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(24)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(20)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(26)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(15)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(22)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(17)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(5)(0). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_v/concat_rtl.v.xv'
Makefile for Concat RTL Verilog output 'concat_sim_rtl.v' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(19)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(9)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(16)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(14)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(9)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(10)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(12)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(10)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(7)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(5)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(14)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(21)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(16)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(4)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(18)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(2)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(12)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(21)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(8)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(29)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(27)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(6)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(23)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(18)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(25)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(30)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(29)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(2)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(23)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(30)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(27)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(25)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(15)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(8)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(11)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(17)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(4)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(11)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(13)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(6)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(22)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(3)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(5)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(15)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(19)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(1)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(20)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(13)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(19)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(20)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(9)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(24)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(17)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(26)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(7)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(24)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(31)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(28)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(26)(0). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_v/rtl.v.xv'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(22)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(28)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(20)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(13)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(22)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(3)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(11)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(17)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(19)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(1)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(26)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(7)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(19)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(20)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(5)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(15)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(24)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(17)(0). Defaulting to 'clk'
Makefile for Concat RTL VHDL output 'concat_sim_rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_concat_sim_rtl_vhdl_msim.mk'
# Info: Xilinx Vivado synthesis script written to 'vivado_concat_vhdl/concat_rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(9)(0). Defaulting to 'clk'
Netlist written to file 'rtl.v' (NET-4)
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_DPRAM_RBW_DUAL.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.v
order file name is: rtl.v_order.txt
generate concat
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/ccs_in_v1.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_io_sync_v2.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/siflibs/mgc_shift_bl_beh_v5.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/hls_pkgs/mgc_comps_src/mgc_mul_pipe_beh.v
Finished writing concatenated file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v14/concat_rtl.v
Add dependent file: ./rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_libs/interfaces/amba/ccs_axi4_slave_mem.v
order file name is: rtl.v_order_sim.txt
# Info: Running transformation 'extract' on solution 'hybrid.v14': elapsed time 171.46 seconds, memory usage 4820984kB, peak memory usage 4820984kB (SOL-15)
Makefile for RTL Verilog output 'rtl.v' vs Untimed C++ written to file './scverify/Verify_rtl_v_msim.mk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(28)(0). Defaulting to 'clk'
Add dependent file: ./rtl.v
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_DPRAM_RBW_DUAL.v
Finished writing concatenated simulation file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v14/concat_sim_rtl.v
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(31)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(28)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(3)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(1)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(31)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(22)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(26)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(24)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(15)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(22)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(17)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(5)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(13)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(19)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(3)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(20)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(19)(0). Defaulting to 'clk'
# Info: Xilinx Vivado synthesis script written to 'vivado_vhdl/rtl.vhdl.xv'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(9)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(7)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(24)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(20)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(26)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(26)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(24)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(31)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(28)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(28)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(31)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(22)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(7)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(5)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(16)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(14)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(3)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(1)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(12)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(10)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(2)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(12)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(14)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(21)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(9)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(10)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(18)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(18)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(25)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(21)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(8)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(16)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(4)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(6)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(23)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(27)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(25)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(30)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(29)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(29)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(27)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(23)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(30)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(13)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(6)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(15)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(8)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(2)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(4)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(11)(0). Defaulting to 'clk'
Generating SCVerify testbench files
# Info: Running transformation 'extract' on solution 'hybrid.v14': elapsed time 122.67 seconds, memory usage 4755448kB, peak memory usage 4755448kB (SOL-15)
Add dependent file: ./rtl.vhdl
Add dependent file: /opt/mentorgraphics/Catapult_10.5c/Mgc_home/pkgs/ccs_xilinx/hdl/BLOCK_DPRAM_RBW_DUAL.vhd
# Info: Running transformation 'extract' on solution 'hybrid.v14': elapsed time 99.66 seconds, memory usage 4624376kB, peak memory usage 4624376kB (SOL-15)
Finished writing concatenated simulation file: /home/jd4691/research/NTT_CPU/hybird/Catapult/hybrid.v14/concat_sim_rtl.vhdl
# Info: Running transformation 'extract' on solution 'hybrid.v14': elapsed time 145.15 seconds, memory usage 4755448kB, peak memory usage 4755448kB (SOL-15)
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(22)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(28)(0). Defaulting to 'clk'
Makefile for RTL VHDL output 'rtl.vhdl' vs Untimed C++ written to file './scverify/Verify_rtl_vhdl_msim.mk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(1)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(31)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(10)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(3)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(24)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(31)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(28)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(26)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(10)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(16)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(0)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(9)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(5)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(12)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(14)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(7)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(4)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(14)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/yy:rsc(23)(0). Defaulting to 'clk'
# Warning: Could not determine clock name for resource /hybrid/core/xx:rsc(16)(0). Defaulting to 'clk'
