var classSi5324 =
[
    [ "Si5324.rtl", "classSi5324_1_1rtl.html", "classSi5324_1_1rtl" ],
    [ "TPD_G", "classSi5324.html#a59467ecbd6f1ac4678f88367afa9f2bd", null ],
    [ "MEMORY_INIT_FILE_G", "classSi5324.html#a10b2dabf4b027c2f5ab516b03ab44c65", null ],
    [ "CLK_PERIOD_G", "classSi5324.html#a0ad2f8ffe4b6d9470d89b747f9868720", null ],
    [ "SPI_SCLK_PERIOD_G", "classSi5324.html#a471d8e3a0990fc139b67334503839690", null ],
    [ "axilClk", "classSi5324.html#a358342a257561441dc9ee49e990917ec", null ],
    [ "axilRst", "classSi5324.html#afb9447c132931ea91c6d31f9b8cd5fc9", null ],
    [ "axilReadMaster", "classSi5324.html#a0e3cca179ac52e5a5b64a695f70be636", null ],
    [ "axilReadSlave", "classSi5324.html#a5fc8bb52f5ab001c5dd3c310728ac1d4", null ],
    [ "axilWriteMaster", "classSi5324.html#a7cf00e22e4b80858310109b6289a950d", null ],
    [ "axilWriteSlave", "classSi5324.html#a78554bc6d7e733f03c398be30b649509", null ],
    [ "booting", "classSi5324.html#aff15131b50c85b158ff6aa1055ec5d5a", null ],
    [ "rstL", "classSi5324.html#a038c0ecbf078e731cba620b65be8a9d9", null ],
    [ "rate", "classSi5324.html#ac324116a579b4619b620f9c4d48cc197", null ],
    [ "cmode", "classSi5324.html#a72618de4b7d88708fae59ebe05033753", null ],
    [ "csL", "classSi5324.html#a27d45e2910fbff291c737d1798194d27", null ],
    [ "sclk", "classSi5324.html#adc329d5ebdee6463e02015b459e077c0", null ],
    [ "mosi", "classSi5324.html#a3657b8338133de764202554d2afdc8a2", null ],
    [ "miso", "classSi5324.html#af48e00c7ad2e4165eee227699af4ddb4", null ],
    [ "ieee", "classSi5324.html#a0a6af6eef40212dbaf130d57ce711256", null ],
    [ "std_logic_1164", "classSi5324.html#acd03516902501cd1c7296a98e22c6fcb", null ],
    [ "std_logic_arith", "classSi5324.html#a0f5ecc6613f63d07f7963a97b1b26095", null ],
    [ "std_logic_unsigned", "classSi5324.html#a598da929e807d58939b47499e8bc9fa8", null ],
    [ "surf", "classSi5324.html#acabf3ea45bb9ea54f778c194fc238b6d", null ],
    [ "StdRtlPkg", "classSi5324.html#af2fe75efbe0a68c3fb806bb88b1a81ba", null ],
    [ "AxiLitePkg", "classSi5324.html#af98a1f0df20cf0e5f0fdb9f5999ad782", null ],
    [ "unisim", "classSi5324.html#a962f1c6a2adaac3e10a6f7fa3d111e01", null ],
    [ "vcomponents", "classSi5324.html#aa1cb22e959d47364391e5eb4ef86927c", null ]
];