
clock {
    starttime '2023-05-19 17:00:00';
    stoptime '2023-05-19 17:10:00';
}
module generators;
module tape;
module powerflow {
    line_capacitance TRUE;
    solver_method NR;
}

#define tlx_680_a_h_30=203
#define tlx_680_b_h_38=208
#define tlx_680_b_h_5=208
#define tlx_680_c_h_21=205
#define tlx_680_b_h_20=208
#define tlx_680_c_h_22=205
#define tlx_680_b_h_12=209
#define tlx_680_c_h_17=205
#define tlx_680_c_h_13=205
#define tlx_680_b_h_22=208
#define tlx_680_c_h_10=205
#define tlx_680_c_h_32=205
#define tlx_680_c_h_3=205
#define tlx_680_a_h_20=203
#define tlx_680_b_h_29=208
#define tlx_680_b_h_35=209
#define tlx_680_a_h_38=202
#define tlx_680_b_h_40=209
#define tlx_680_b_h_21=208
#define tlx_680_b_h_15=209
#define tlx_680_c_h_33=206
#define tlx_680_a_h_7=202
#define tlx_680_c_h_9=205
#define tlx_680_a_h_36=202
#define tlx_680_c_h_30=205
#define tlx_680_a_h_5=202
#define tlx_680_b_h_36=208
#define tlx_680_b_h_28=208
#define tlx_680_a_h_23=203
#define tlx_680_c_h_31=205
#define tlx_680_a_h_2=203
#define tlx_680_a_h_11=202
#define tlx_680_c_h_7=206
#define tlx_680_b_h_9=209
#define tlx_680_c_h_29=206
#define tlx_680_b_h_3=209
#define tlx_680_b_h_30=208
#define tlx_680_b_h_2=208
#define tlx_680_a_h_14=202
#define tlx_680_a_h_17=203
#define tlx_680_c_h_20=205
#define tlx_680_c_h_12=205
#define tlx_680_a_h_19=203
#define tlx_680_b_h_8=209
#define tlx_680_c_h_8=205
#define tlx_680_a_h_1=202
#define tlx_680_a_h_27=202
#define tlx_680_a_h_18=203
#define tlx_680_a_h_28=203
#define tlx_680_c_h_36=205
#define tlx_680_b_h_31=208
#define tlx_680_a_h_21=203
#define tlx_680_b_h_19=208
#define tlx_680_c_h_25=206
#define tlx_680_a_h_25=202
#define tlx_680_b_h_32=208
#define tlx_680_c_h_2=206
#define tlx_680_a_h_31=203
#define tlx_680_c_h_24=205
#define tlx_680_c_h_40=206
#define tlx_680_b_h_7=209
#define tlx_680_b_h_23=209
#define tlx_680_c_h_11=205
#define tlx_680_b_h_1=208
#define tlx_680_a_h_37=202
#define tlx_680_b_h_13=209
#define tlx_680_b_h_11=209
#define tlx_680_c_h_6=205
#define tlx_680_b_h_33=209
#define tlx_680_a_h_29=203
#define tlx_680_a_h_22=203
#define tlx_680_b_h_39=209
#define tlx_680_c_h_39=205
#define tlx_680_c_h_28=206
#define tlx_680_b_h_25=209
#define tlx_680_a_h_12=202
#define tlx_680_a_h_15=203
#define tlx_680_a_h_35=202
#define tlx_680_c_h_38=206
#define tlx_680_c_h_16=205
#define tlx_680_a_h_9=202
#define tlx_680_c_h_23=205
#define tlx_680_b_h_14=209
#define tlx_680_c_h_34=205
#define tlx_680_b_h_18=208
#define tlx_680_a_h_6=202
#define tlx_680_c_h_14=205
#define tlx_680_b_h_26=209
#define tlx_680_a_h_16=202
#define tlx_680_a_h_39=202
#define tlx_680_c_h_19=205
#define tlx_680_c_h_4=206
#define tlx_680_c_h_1=205
#define tlx_680_b_h_16=209
#define tlx_680_b_h_10=209
#define tlx_680_b_h_17=209
#define tlx_680_c_h_15=205
#define tlx_680_a_h_24=203
#define tlx_680_b_h_37=209
#define tlx_680_a_h_13=202
#define tlx_680_a_h_3=202
#define tlx_680_b_h_4=208
#define tlx_680_c_h_5=205
#define tlx_680_a_h_34=202
#define tlx_680_c_h_37=205
#define tlx_680_a_h_8=202
#define tlx_680_c_h_35=206
#define tlx_680_b_h_34=208
#define tlx_680_b_h_24=208
#define tlx_680_b_h_27=209
#define tlx_680_c_h_18=205
#define tlx_680_a_h_4=202
#define tlx_680_b_h_6=209
#define tlx_680_a_h_10=202
#define tlx_680_a_h_32=203
#define tlx_680_c_h_27=205
#define tlx_680_a_h_33=202
#define tlx_680_a_h_40=202
#define tlx_680_a_h_26=203
#define tlx_680_c_h_26=205

#define VSOURCE=66395.28095680696
#include "./model_base.glm"

