
---------- Begin Simulation Statistics ----------
final_tick                               1256488715000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  66408                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702016                       # Number of bytes of host memory used
host_op_rate                                    66602                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21632.97                       # Real time elapsed on the host
host_tick_rate                               58082106                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436604061                       # Number of instructions simulated
sim_ops                                    1440807859                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.256489                       # Number of seconds simulated
sim_ticks                                1256488715000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.975269                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              180679316                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           207736427                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         14292553                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        281005003                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          23550113                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       24198290                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          648177                       # Number of indirect misses.
system.cpu0.branchPred.lookups              356022855                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188060                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100305                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          9210368                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329548080                       # Number of branches committed
system.cpu0.commit.bw_lim_events             47749523                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309888                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       90444951                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316561646                       # Number of instructions committed
system.cpu0.commit.committedOps            1318665263                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2329463871                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.566081                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.423415                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1748671360     75.07%     75.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    328497684     14.10%     89.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     81748613      3.51%     92.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     80178271      3.44%     96.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     26808250      1.15%     97.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4234749      0.18%     97.45% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5295336      0.23%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      6280085      0.27%     97.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     47749523      2.05%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2329463871                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143953                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273933210                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405173340                       # Number of loads committed
system.cpu0.commit.membars                    4203780                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203789      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742070144     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831810      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099839      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407273633     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185983     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318665263                       # Class of committed instruction
system.cpu0.commit.refs                     558459651                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316561646                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318665263                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.901400                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.901400                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            490805025                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              5133752                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           177843496                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1431512937                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               842251335                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                997855102                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               9224153                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12650481                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7533124                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  356022855                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                258807331                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1495459288                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              5051223                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          148                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1461484327                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          138                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               28612720                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.142221                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         837902772                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         204229429                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.583821                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2347668739                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.623833                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.868167                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1293086421     55.08%     55.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               785562293     33.46%     88.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               164877667      7.02%     95.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                82159826      3.50%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11769142      0.50%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7711254      0.33%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  396607      0.02%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101619      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3910      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2347668739                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      31                       # number of floating regfile writes
system.cpu0.idleCycles                      155641827                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             9340129                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               341112398                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.557184                       # Inst execution rate
system.cpu0.iew.exec_refs                   604198985                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 161439662                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              376282242                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            442498704                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2457359                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4842463                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           163491859                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1409052448                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            442759323                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7126983                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1394803961                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2197113                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             14673076                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               9224153                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             19406866                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       315594                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        26873374                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        38984                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        14155                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      6766502                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     37325364                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     10205548                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         14155                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       754921                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8585208                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                623546189                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1382066486                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.852483                       # average fanout of values written-back
system.cpu0.iew.wb_producers                531562752                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.552095                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1382785906                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1712134431                       # number of integer regfile reads
system.cpu0.int_regfile_writes              890038117                       # number of integer regfile writes
system.cpu0.ipc                              0.525928                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.525928                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205704      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            777267772     55.44%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834329      0.84%     56.59% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100436      0.15%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           446315134     31.84%     88.57% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          160207505     11.43%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             12      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1401930945                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     68                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                133                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           65                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                65                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3505122                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002500                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 791622     22.58%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     22.58% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2087114     59.54%     82.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               626383     17.87%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1401230295                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5155330792                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1382066421                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1499452228                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1401689576                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1401930945                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            7362872                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       90387181                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           295175                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       1052984                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     25694740                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2347668739                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.597159                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.824712                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1332328154     56.75%     56.75% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          711154051     30.29%     87.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          250210574     10.66%     97.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           37408925      1.59%     99.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           10088430      0.43%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2168584      0.09%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3505054      0.15%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             537729      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             267238      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2347668739                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.560031                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         19251647                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3312127                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           442498704                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          163491859                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1927                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      2503310566                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9667138                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              411110563                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845204731                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14346937                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               854836440                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              25594938                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                30797                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1746206826                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1422667707                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          920890565                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                990816507                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              40145136                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               9224153                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             81287440                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                75685829                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1746206770                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        393636                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5950                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 32239543                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5948                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3690800148                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2836460421                       # The number of ROB writes
system.cpu0.timesIdled                       21257251                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1883                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.901783                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21167342                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23285948                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2820400                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31317775                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1074664                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1095799                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           21135                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36003525                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48312                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100005                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1999102                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28114870                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4367708                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300704                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       18141344                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120042415                       # Number of instructions committed
system.cpu1.commit.committedOps             122142596                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    489869569                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.249337                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.024658                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    442274539     90.28%     90.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     23119296      4.72%     95.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      7834394      1.60%     96.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6992559      1.43%     98.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1892246      0.39%     98.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       825830      0.17%     98.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2203942      0.45%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       359055      0.07%     99.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4367708      0.89%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    489869569                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797367                       # Number of function calls committed.
system.cpu1.commit.int_insts                116580096                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30172279                       # Number of loads committed
system.cpu1.commit.membars                    4200121                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200121      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76652371     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32272284     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9017676      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122142596                       # Class of committed instruction
system.cpu1.commit.refs                      41289972                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120042415                       # Number of Instructions Simulated
system.cpu1.committedOps                    122142596                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.117210                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.117210                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            394949400                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               868014                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            20112341                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             146893595                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                26350003                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 64911538                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2001232                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2039097                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5262108                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   36003525                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23282027                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    464789969                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               295128                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     152521612                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5645060                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.072846                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25861755                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22242006                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.308598                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         493474281                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.313334                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.746826                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               395334420     80.11%     80.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                62802728     12.73%     92.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19192700      3.89%     96.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12565355      2.55%     99.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2636771      0.53%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  463729      0.09%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  477895      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     549      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     134      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           493474281                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         765594                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2121081                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30859607                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.273203                       # Inst execution rate
system.cpu1.iew.exec_refs                    46090035                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11513535                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              323065557                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34873344                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100718                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1959904                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11875951                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          140236150                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34576500                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1860858                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            135027923                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1789154                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6222765                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2001232                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10682381                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       185560                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1094274                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        31118                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2800                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        16453                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4701065                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       758258                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2800                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       547571                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1573510                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 80712761                       # num instructions consuming a value
system.cpu1.iew.wb_count                    133291540                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.833167                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 67247198                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.269690                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     133367766                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               171095653                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89925774                       # number of integer regfile writes
system.cpu1.ipc                              0.242883                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.242883                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200250      3.07%      3.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86056903     62.87%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.93% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            37141110     27.13%     93.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9490371      6.93%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             136888781                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3201302                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.023386                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 817502     25.54%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     25.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1865666     58.28%     83.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               518131     16.19%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             135889818                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         770721363                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    133291528                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        158331840                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 133935200                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                136888781                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300950                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       18093553                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           268245                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           246                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7491286                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    493474281                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.277398                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.779562                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          412805226     83.65%     83.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           48961124      9.92%     93.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18811084      3.81%     97.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6221953      1.26%     98.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4024214      0.82%     99.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1109379      0.22%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             957481      0.19%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             419567      0.09%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             164253      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      493474281                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.276968                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13853269                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1391029                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34873344                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11875951                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    129                       # number of misc regfile reads
system.cpu1.numCycles                       494239875                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2018730629                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              348143619                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81674215                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14044696                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                29972044                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3358925                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                31870                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            183852240                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             144677802                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           97355811                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 64984610                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              30080417                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2001232                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             48354382                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15681596                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       183852228                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         18394                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               678                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 31135047                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           695                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   625785346                       # The number of ROB reads
system.cpu1.rob.rob_writes                  284183693                       # The number of ROB writes
system.cpu1.timesIdled                          50882                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          8827429                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2111524                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            11913497                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              47776                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2285269                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     11789199                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      23516016                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       534881                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        70447                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     76083468                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6442970                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    152167281                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6513417                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1256488715000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8355572                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3803679                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7923026                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              413                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            283                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3432786                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3432777                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8355572                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           254                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     35304362                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               35304362                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    997889792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               997889792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              597                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11789308                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11789308    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            11789308                       # Request fanout histogram
system.membus.respLayer1.occupancy        61613910506                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         41292788963                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1256488715000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1256488715000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1256488715000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1256488715000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1256488715000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1256488715000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1256488715000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1256488715000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1256488715000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1256488715000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    805595333.333333                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   936114054.763022                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        32500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2108961500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1251655143000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4833572000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1256488715000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    227272409                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       227272409                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    227272409                       # number of overall hits
system.cpu0.icache.overall_hits::total      227272409                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     31534922                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      31534922                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     31534922                       # number of overall misses
system.cpu0.icache.overall_misses::total     31534922                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 428367564494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 428367564494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 428367564494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 428367564494                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    258807331                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    258807331                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    258807331                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    258807331                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.121847                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.121847                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.121847                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.121847                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13583.910704                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13583.910704                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13583.910704                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13583.910704                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2864                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               52                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    55.076923                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29674754                       # number of writebacks
system.cpu0.icache.writebacks::total         29674754                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1860134                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1860134                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1860134                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1860134                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29674788                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29674788                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29674788                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29674788                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 382008421995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 382008421995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 382008421995                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 382008421995                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.114660                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.114660                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.114660                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.114660                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12873.164317                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12873.164317                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12873.164317                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12873.164317                       # average overall mshr miss latency
system.cpu0.icache.replacements              29674754                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    227272409                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      227272409                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     31534922                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     31534922                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 428367564494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 428367564494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    258807331                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    258807331                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.121847                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.121847                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13583.910704                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13583.910704                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1860134                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1860134                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29674788                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29674788                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 382008421995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 382008421995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.114660                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.114660                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12873.164317                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12873.164317                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1256488715000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999952                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          256946958                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29674754                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.658773                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999952                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        547289448                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       547289448                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1256488715000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    479607516                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       479607516                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    479607516                       # number of overall hits
system.cpu0.dcache.overall_hits::total      479607516                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     79497849                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      79497849                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     79497849                       # number of overall misses
system.cpu0.dcache.overall_misses::total     79497849                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2192886992433                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2192886992433                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2192886992433                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2192886992433                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    559105365                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    559105365                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    559105365                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    559105365                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.142188                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.142188                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.142188                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.142188                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27584.230517                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27584.230517                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27584.230517                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27584.230517                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     22431609                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       359495                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           353068                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4139                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    63.533396                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    86.855521                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     43372378                       # number of writebacks
system.cpu0.dcache.writebacks::total         43372378                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     37038655                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     37038655                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     37038655                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     37038655                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     42459194                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     42459194                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     42459194                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     42459194                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 784337179837                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 784337179837                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 784337179837                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 784337179837                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.075941                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.075941                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.075941                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.075941                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18472.728894                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18472.728894                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18472.728894                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18472.728894                       # average overall mshr miss latency
system.cpu0.dcache.replacements              43372378                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    348191286                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      348191286                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     59731984                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     59731984                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1308818171000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1308818171000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    407923270                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    407923270                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.146429                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.146429                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21911.513453                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21911.513453                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     22617895                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     22617895                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     37114089                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     37114089                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 597574916000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 597574916000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090983                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090983                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16101.026109                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16101.026109                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    131416230                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     131416230                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     19765865                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     19765865                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 884068821433                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 884068821433                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151182095                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151182095                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.130742                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.130742                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 44727.049458                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 44727.049458                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     14420760                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     14420760                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5345105                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5345105                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 186762263837                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 186762263837                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.035355                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.035355                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 34940.803565                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34940.803565                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2170                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2170                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1795                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1795                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    131205500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    131205500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3965                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3965                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.452711                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.452711                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 73094.986072                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 73094.986072                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1779                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1779                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       811000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       811000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004035                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004035                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 50687.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 50687.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3768                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3768                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          142                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          142                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       635500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       635500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3910                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3910                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.036317                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.036317                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4475.352113                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4475.352113                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          139                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          139                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       496500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       496500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.035550                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.035550                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3571.942446                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3571.942446                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1186117                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1186117                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       914188                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       914188                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92518178000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92518178000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100305                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100305                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.435264                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.435264                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101202.573213                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101202.573213                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       914188                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       914188                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91603990000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91603990000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.435264                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.435264                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100202.573213                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100202.573213                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1256488715000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999230                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          524171866                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         43373070                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.085192                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999230                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1165800192                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1165800192                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1256488715000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29373149                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            39906214                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               61483                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              668080                       # number of demand (read+write) hits
system.l2.demand_hits::total                 70008926                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29373149                       # number of overall hits
system.l2.overall_hits::.cpu0.data           39906214                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              61483                       # number of overall hits
system.l2.overall_hits::.cpu1.data             668080                       # number of overall hits
system.l2.overall_hits::total                70008926                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            301637                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3465653                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3468                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2300791                       # number of demand (read+write) misses
system.l2.demand_misses::total                6071549                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           301637                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3465653                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3468                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2300791                       # number of overall misses
system.l2.overall_misses::total               6071549                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  24937178498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 374769865742                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    314879999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 255551597488                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     655573521727                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  24937178498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 374769865742                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    314879999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 255551597488                       # number of overall miss cycles
system.l2.overall_miss_latency::total    655573521727                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29674786                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        43371867                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           64951                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2968871                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             76080475                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29674786                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       43371867                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          64951                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2968871                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            76080475                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.010165                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.079906                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.053394                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.774972                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.079804                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.010165                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.079906                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.053394                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.774972                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.079804                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82672.810358                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108138.312099                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90795.847463                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111071.191381                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107974.673634                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82672.810358                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108138.312099                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90795.847463                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111071.191381                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107974.673634                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             238303                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7675                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      31.049251                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5534955                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3803679                       # number of writebacks
system.l2.writebacks::total                   3803679                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         134796                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          11260                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              146098                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        134796                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         11260                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             146098                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       301617                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3330857                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3446                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2289531                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5925451                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       301617                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3330857                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3446                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2289531                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5930796                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         11856247                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  21919789999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 331807323139                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    279289499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 231796335533                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 585802738170                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  21919789999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 331807323139                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    279289499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 231796335533                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 569482799055                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1155285537225                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.010164                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.076798                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.053055                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.771179                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.077884                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.010164                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.076798                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.053055                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.771179                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.155838                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72674.252443                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 99616.201818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81047.446024                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101241.841903                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98862.135248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72674.252443                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 99616.201818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81047.446024                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101241.841903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 96021.309628                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 97441.082092                       # average overall mshr miss latency
system.l2.replacements                       18078315                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10516178                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10516178                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10516178                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10516178                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     65032670                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         65032670                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     65032670                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     65032670                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5930796                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5930796                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 569482799055                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 569482799055                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 96021.309628                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 96021.309628                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    7                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            78                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             9                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 87                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       331500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       331500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           85                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               94                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.917647                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.925532                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         4250                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3810.344828                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data            1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               1                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data           77                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            9                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            86                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1573500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       180500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1754000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.905882                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.914894                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20435.064935                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20055.555556                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20395.348837                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               20                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             24                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.900000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.833333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           18                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           20                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       364000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       404000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.900000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.833333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20222.222222                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20200                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4196317                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           233329                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4429646                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2061942                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1460398                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3522340                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 223649224393                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 163068665289                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  386717889682                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6258259                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1693727                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7951986                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.329475                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.862239                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.442951                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 108465.332387                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 111660.427698                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109790.051410                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        81394                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         9080                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            90474                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1980548                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1451318                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3431866                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 197228773535                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 147826758308                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 345055531843                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.316469                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.856878                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.431573                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99582.930348                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 101856.904075                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 100544.581823                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29373149                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         61483                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29434632                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       301637                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3468                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           305105                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  24937178498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    314879999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  25252058497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29674786                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        64951                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29739737                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.010165                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.053394                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010259                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82672.810358                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90795.847463                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82765.141499                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           22                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       301617                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3446                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       305063                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  21919789999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    279289499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  22199079498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.010164                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.053055                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010258                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72674.252443                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81047.446024                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72768.836267                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     35709897                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       434751                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          36144648                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1403711                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       840393                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2244104                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 151120641349                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  92482932199                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 243603573548                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     37113608                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1275144                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      38388752                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.037822                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.659057                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.058457                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 107657.944797                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 110047.242420                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108552.711259                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        53402                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2180                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        55582                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1350309                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       838213                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2188522                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 134578549604                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  83969577225                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 218548126829                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.036383                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.657348                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.057009                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 99665.002310                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 100176.896833                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99861.060035                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           58                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           19                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                77                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          285                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           48                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             333                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3687954                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       766993                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4454947                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          343                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           67                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           410                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.830904                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.716418                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.812195                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 12940.189474                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 15979.020833                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 13378.219219                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           67                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           12                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           79                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          218                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           36                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          254                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4361983                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       734995                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5096978                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.635569                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.537313                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.619512                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20009.096330                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20416.527778                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20066.842520                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1256488715000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1256488715000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999921                       # Cycle average of tags in use
system.l2.tags.total_refs                   157331204                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18078471                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.702683                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.609327                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        1.152850                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.470343                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.046886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.396076                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.324439                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.509521                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.018013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.194849                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000733                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.037439                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.239444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.343750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.656250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1231117343                       # Number of tag accesses
system.l2.tags.data_accesses               1231117343                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1256488715000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      19303424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     213233664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        220544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     146539200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    375157504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          754454336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     19303424                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       220544                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      19523968                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    243435456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       243435456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         301616                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3331776                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2289675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5861836                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11788349                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3803679                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3803679                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         15362990                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        169705992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           175524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        116625958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    298576103                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             600446567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     15362990                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       175524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         15538514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      193742652                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            193742652                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      193742652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        15362990                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       169705992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          175524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       116625958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    298576103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            794189220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3725182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    301616.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3242800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3446.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2274557.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5861269.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005688885250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       228985                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       228985                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            21503540                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3506246                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    11788349                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3803679                       # Number of write requests accepted
system.mem_ctrls.readBursts                  11788349                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3803679                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 104661                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 78497                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            604586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            597848                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            666383                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2318576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            698544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            771148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            604953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            587709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            645101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            591566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           605722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           588304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           605556                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           596172                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           597580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           603940                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232197                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            228179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232407                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            229052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            244651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           234587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           233055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           232875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233562                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       5.56                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.14                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 504683878861                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                58418440000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            723753028861                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43195.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61945.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         3                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7788830                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1720537                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.19                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              11788349                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3803679                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3251116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1934000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  931708                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  829875                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  660860                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  530976                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  463404                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  423344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  375591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  339064                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 359152                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 646741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 320187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 202889                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 164316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 124290                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  84028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  39533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    395                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  80787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 181687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 212255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 224884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 225456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 224719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 226047                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 227741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 230218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 235143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 232103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 233435                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 230230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 225206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 224163                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 224956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  19342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  10015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  12392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  12210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  11497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  11017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  10490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  10094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7956                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      5                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5899461                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    167.161403                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    99.060891                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   253.565138                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4142036     70.21%     70.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       980984     16.63%     86.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       115639      1.96%     88.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        76405      1.30%     90.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        76603      1.30%     91.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        66862      1.13%     92.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        50429      0.85%     93.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        47743      0.81%     94.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       342760      5.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5899461                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       228985                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.023574                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.224640                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    487.094359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       228980    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::90112-98303            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        228985                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       228985                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.268114                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.250091                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.804973                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           202467     88.42%     88.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2904      1.27%     89.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16048      7.01%     96.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5136      2.24%     98.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1584      0.69%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              564      0.25%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              186      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               69      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               18      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        228985                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              747756032                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6698304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238409856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               754454336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            243435456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       595.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       189.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    600.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    193.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.48                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1256488625500                       # Total gap between requests
system.mem_ctrls.avgGap                      80585.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     19303424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    207539200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       220544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    145571648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    375121216                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238409856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 15362990.347271047533                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 165173946.667718380690                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 175524.059521696559                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 115855913.596486225724                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 298547222.527183651924                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 189742934.539607077837                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       301616                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3331776                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3446                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2289675                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5861836                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3803679                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   9478434819                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 194308877149                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    135180821                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 136964077812                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 382866458260                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 30346960377359                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31425.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58319.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39228.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     59818.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65315.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7978317.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    61.71                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20293764960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10786369110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         34514338740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9799803540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     99185686080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     274262658630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     251533638240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       700376259300                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        557.407521                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 650194079148                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  41956720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 564337915852                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21828486540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11602085385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         48907193580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9645500340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     99185686080.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     454847932530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      99461828640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       745478713095                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        593.303150                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 252870982536                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  41956720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 961661012464                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                187                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           94                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean     10733736000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   56244627259.089684                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           90     95.74%     95.74% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.06%     96.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.06%     97.87% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.06%     98.94% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.06%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        21000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 481675036500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             94                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   247517531000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1008971184000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1256488715000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23206706                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23206706                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23206706                       # number of overall hits
system.cpu1.icache.overall_hits::total       23206706                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        75321                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         75321                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        75321                       # number of overall misses
system.cpu1.icache.overall_misses::total        75321                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1281519998                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1281519998                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1281519998                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1281519998                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23282027                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23282027                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23282027                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23282027                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003235                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003235                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003235                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003235                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 17014.112903                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17014.112903                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 17014.112903                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17014.112903                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          290                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    96.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        64919                       # number of writebacks
system.cpu1.icache.writebacks::total            64919                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        10370                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        10370                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        10370                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        10370                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        64951                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        64951                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        64951                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        64951                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1103216500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1103216500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1103216500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1103216500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002790                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002790                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002790                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002790                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16985.365891                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16985.365891                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16985.365891                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16985.365891                       # average overall mshr miss latency
system.cpu1.icache.replacements                 64919                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23206706                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23206706                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        75321                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        75321                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1281519998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1281519998                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23282027                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23282027                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003235                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003235                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 17014.112903                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17014.112903                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        10370                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        10370                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        64951                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        64951                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1103216500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1103216500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002790                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002790                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16985.365891                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16985.365891                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1256488715000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.613864                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21186871                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            64919                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           326.358555                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        397715500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.613864                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.987933                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.987933                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         46629005                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        46629005                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1256488715000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     31185802                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        31185802                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     31185802                       # number of overall hits
system.cpu1.dcache.overall_hits::total       31185802                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10586124                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10586124                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10586124                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10586124                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 986331416461                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 986331416461                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 986331416461                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 986331416461                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41771926                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41771926                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41771926                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41771926                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.253427                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.253427                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.253427                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.253427                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 93172.101183                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93172.101183                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 93172.101183                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93172.101183                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     13832075                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       305208                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           192341                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3937                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.914334                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    77.522987                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2968867                       # number of writebacks
system.cpu1.dcache.writebacks::total          2968867                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8391717                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8391717                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8391717                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8391717                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2194407                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2194407                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2194407                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2194407                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 193616407381                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 193616407381                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 193616407381                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 193616407381                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052533                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052533                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052533                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052533                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 88231.767116                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 88231.767116                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 88231.767116                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 88231.767116                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2968867                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     26624253                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       26624253                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6130434                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6130434                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 461048654500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 461048654500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32754687                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32754687                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.187162                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.187162                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75206.527711                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75206.527711                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4854787                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4854787                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1275647                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1275647                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 100484579500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 100484579500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.038945                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038945                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 78771.462246                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 78771.462246                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4561549                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4561549                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4455690                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4455690                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 525282761961                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 525282761961                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9017239                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9017239                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.494130                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.494130                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 117890.329435                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 117890.329435                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3536930                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3536930                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       918760                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       918760                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  93131827881                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  93131827881                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.101889                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.101889                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 101366.872612                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 101366.872612                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          308                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          308                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          162                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          162                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4264000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4264000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          470                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.344681                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.344681                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 26320.987654                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 26320.987654                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          157                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          157                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        71000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.010638                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.010638                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        14200                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        14200                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          298                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          298                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          148                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          148                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1132000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1132000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          446                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          446                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.331839                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.331839                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7648.648649                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7648.648649                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          148                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          148                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       984000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       984000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.331839                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.331839                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6648.648649                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6648.648649                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1324454                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1324454                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       775551                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       775551                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76950072500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76950072500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100005                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100005                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.369309                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.369309                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99219.873999                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99219.873999                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       775551                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       775551                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76174521500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76174521500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.369309                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.369309                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98219.873999                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98219.873999                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1256488715000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.291692                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           35480093                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2969810                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.946924                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        397727000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.291692                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.946615                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.946615                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90715535                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90715535                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1256488715000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          68129439                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14319857                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     65564739                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14274636                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         10900047                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             419                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           287                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            706                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7952831                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7952831                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29739738                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     38389702                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          410                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          410                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     89024326                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    130118213                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       194821                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8907946                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             228245306                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3798370496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5551631616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8311680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    380015232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9738329024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        28980746                       # Total snoops (count)
system.tol2bus.snoopTraffic                 243550400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        105063584                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.067770                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.254009                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               98013950     93.29%     93.29% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6979075      6.64%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  70557      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          105063584                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       152166013581                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       65064453129                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44547401402                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4456289076                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          97537760                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4613259056500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  63979                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704000                       # Number of bytes of host memory used
host_op_rate                                    64049                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 77300.45                       # Real time elapsed on the host
host_tick_rate                               43424976                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4945622530                       # Number of instructions simulated
sim_ops                                    4951006665                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.356770                       # Number of seconds simulated
sim_ticks                                3356770341500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.520454                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              406795587                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           408755757                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         51153496                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        494206467                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            993421                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1002687                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            9266                       # Number of indirect misses.
system.cpu0.branchPred.lookups              526131289                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6733                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        591826                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         51143593                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 224473366                       # Number of branches committed
system.cpu0.commit.bw_lim_events             99496482                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1779845                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts     1105931245                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1759230270                       # Number of instructions committed
system.cpu0.commit.committedOps            1759822224                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   6519976045                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.269912                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.229141                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   6051457195     92.81%     92.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    168581646      2.59%     95.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     61784256      0.95%     96.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     35361119      0.54%     96.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     28702659      0.44%     97.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     18362994      0.28%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     34616611      0.53%     98.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     21613083      0.33%     98.47% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     99496482      1.53%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   6519976045                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 666459525                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1821408                       # Number of function calls committed.
system.cpu0.commit.int_insts               1402819261                       # Number of committed integer instructions.
system.cpu0.commit.loads                    444834984                       # Number of loads committed
system.cpu0.commit.membars                    1181862                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1182441      0.07%      0.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       813178633     46.21%     46.28% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6951      0.00%     46.28% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             990      0.00%     46.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     205516739     11.68%     57.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           562      0.00%     57.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt     112690001      6.40%     64.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     26872254      1.53%     65.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     65.88% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      37484353      2.13%     68.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     37602328      2.14%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      277628553     15.78%     85.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1365131      0.08%     86.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    167798257      9.53%     95.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     78495031      4.46%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1759822224                       # Class of committed instruction
system.cpu0.commit.refs                     525286972                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1759230270                       # Number of Instructions Simulated
system.cpu0.committedOps                   1759822224                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.813197                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.813197                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           5249684808                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                10029                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           326138166                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            3269540977                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               290693584                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                979771954                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              56913054                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                15232                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            121033996                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  526131289                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                273727295                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   6349601558                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4882790                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          214                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    4019895230                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  50                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           72                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles              113845936                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.078430                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         291572534                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         407789008                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.599243                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        6698097396                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.600312                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.265280                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              4571989908     68.26%     68.26% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1458651830     21.78%     90.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               127535032      1.90%     91.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               307373982      4.59%     96.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                26103583      0.39%     96.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2931687      0.04%     96.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6               158558732      2.37%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                44944026      0.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8616      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          6698097396                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                781599578                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               659807289                       # number of floating regfile writes
system.cpu0.idleCycles                       10193828                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            57581309                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               321539575                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.394200                       # Inst execution rate
system.cpu0.iew.exec_refs                  1066608768                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  85170833                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             3166031481                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            734614196                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            880020                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         68687045                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           110184174                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2861883206                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            981437935                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         54919518                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2644411635                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              27486582                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            525020251                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              56913054                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            576934058                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     61788148                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         1181024                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          177                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      6238499                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    289779212                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     29732186                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       6238499                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect     25617976                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      31963333                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1779621893                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2184145702                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.763585                       # average fanout of values written-back
system.cpu0.iew.wb_producers               1358893333                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.325589                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2197718222                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2689055150                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1132559929                       # number of integer regfile writes
system.cpu0.ipc                              0.262247                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.262247                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1184136      0.04%      0.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1131267328     41.91%     41.95% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7175      0.00%     41.95% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  994      0.00%     41.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          223787424      8.29%     50.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                566      0.00%     50.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt          154030618      5.71%     55.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          27153863      1.01%     56.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.96% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           37484353      1.39%     58.34% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          41132867      1.52%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     59.87% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           677395822     25.09%     84.96% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1374278      0.05%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      321156068     11.90%     96.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      83355660      3.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2699331152                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses             1081582464                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1974359502                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    742368672                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes        1515071967                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  256444786                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.095003                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                6539847      2.55%      2.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      2.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      2.55% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                57296      0.02%      2.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               359170      0.14%      2.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                3817      0.00%      2.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv            175640889     68.49%     71.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              300309      0.12%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     71.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              56418227     22.00%     93.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 5666      0.00%     93.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         17099527      6.67%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite           20037      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1873009338                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       10407275014                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1441777030                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2455109189                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2859257843                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2699331152                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2625363                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined     1102060985                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         28430029                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        845518                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    952435168                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   6698097396                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.403000                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.071309                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         5479204973     81.80%     81.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          563516871      8.41%     90.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          263798108      3.94%     94.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          139178396      2.08%     96.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          148460398      2.22%     98.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           57975732      0.87%     99.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           24335074      0.36%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           12070571      0.18%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            9557273      0.14%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     6698097396                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.402387                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         61687088                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        40048620                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           734614196                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          110184174                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              805395615                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             420166237                       # number of misc regfile writes
system.cpu0.numCycles                      6708291224                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5249589                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             4600247923                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1455516144                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             215521817                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               369552225                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             460922790                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents             42210608                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           4344193458                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            3083385191                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         2574623987                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                972520242                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12270936                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              56913054                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            698497528                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps              1119107848                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups       1349760302                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2994433156                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        366424                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              7056                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                656711053                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          7045                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  9286024304                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5910155048                       # The number of ROB writes
system.cpu0.timesIdled                          95796                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1684                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.520574                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              404212209                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           406159442                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         50798216                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        490895734                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            972034                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         975558                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3524                       # Number of indirect misses.
system.cpu1.branchPred.lookups              522611954                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1808                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        586904                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         50793914                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 223100359                       # Number of branches committed
system.cpu1.commit.bw_lim_events             98788171                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1766704                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts     1098396586                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          1749788199                       # Number of instructions committed
system.cpu1.commit.committedOps            1750376582                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   6524594120                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.268274                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.225337                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   6058421865     92.86%     92.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    167628963      2.57%     95.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     61330295      0.94%     96.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     35931090      0.55%     96.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4     28262305      0.43%     97.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5     18237982      0.28%     97.63% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     34204882      0.52%     98.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     21788567      0.33%     98.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     98788171      1.51%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   6524594120                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 663106882                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1774428                       # Number of function calls committed.
system.cpu1.commit.int_insts               1395448551                       # Number of committed integer instructions.
system.cpu1.commit.loads                    442443776                       # Number of loads committed
system.cpu1.commit.membars                    1174379                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1174379      0.07%      0.07% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       808770042     46.21%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            544      0.00%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             384      0.00%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     204165341     11.66%     57.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     57.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt     112217350      6.41%     64.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     26697570      1.53%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      37484128      2.14%     68.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     37366347      2.13%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      276113185     15.77%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1211166      0.07%     85.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    166917495      9.54%     95.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     78258651      4.47%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       1750376582                       # Class of committed instruction
system.cpu1.commit.refs                     522500497                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 1749788199                       # Number of Instructions Simulated
system.cpu1.committedOps                   1750376582                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.830992                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.830992                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           5271128565                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 4332                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           324174278                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            3249761091                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               287393143                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                965097272                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              56518557                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                10046                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            121387865                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  522611954                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                271944261                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   6357039746                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              4844825                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           23                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                    3994230852                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles              113045718                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.077962                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         287962772                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         405184243                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.595849                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        6701525402                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.596174                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.261723                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              4588887519     68.48%     68.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1              1449063035     21.62%     90.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               127198936      1.90%     92.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               305462908      4.56%     96.55% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                25887393      0.39%     96.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2906832      0.04%     96.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6               157492817      2.35%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                44623628      0.67%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2334      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          6701525402                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                777872472                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               656792050                       # number of floating regfile writes
system.cpu1.idleCycles                        1898393                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            57199165                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               319465975                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.392054                       # Inst execution rate
system.cpu1.iew.exec_refs                  1058965601                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  84775536                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             3187480610                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            730219774                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            873594                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         68349044                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts           109603499                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         2844942361                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            974190065                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         54554322                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           2628105118                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              28118807                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            522446329                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              56518557                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            575070167                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     61282666                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1168147                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      6190631                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads    287775998                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores     29546778                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       6190631                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect     25445819                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect      31753346                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               1770851238                       # num instructions consuming a value
system.cpu1.iew.wb_count                   2172234736                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.763998                       # average fanout of values written-back
system.cpu1.iew.wb_producers               1352926723                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.324049                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    2185721515                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              2671899446                       # number of integer regfile reads
system.cpu1.int_regfile_writes             1126020749                       # number of integer regfile writes
system.cpu1.ipc                              0.261029                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.261029                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1175676      0.04%      0.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu           1124652733     41.92%     41.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 548      0.00%     41.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  384      0.00%     41.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          222490661      8.29%     50.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     50.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt          153420414      5.72%     55.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          26976991      1.01%     56.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     56.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           37484128      1.40%     58.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          40950864      1.53%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     59.91% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           671979614     25.05%     84.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1214966      0.05%     85.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      319190757     11.90%     96.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      83121704      3.10%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            2682659440                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses             1075003813                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1963266132                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    739112398                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes        1506193944                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  253703897                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.094572                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                6550685      2.58%      2.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      2.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      2.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                60204      0.02%      2.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      2.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               346011      0.14%      2.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                3829      0.00%      2.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      2.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv            173656528     68.45%     71.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              304518      0.12%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     71.31% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              55784881     21.99%     93.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   37      0.00%     93.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         16977680      6.69%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite           19524      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1860183848                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       10385386207                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses   1433122338                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       2439503189                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                2842333508                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               2682659440                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2608853                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined     1094565779                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued         28104160                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        842149                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    945290138                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   6701525402                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.400306                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.069034                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         5491650740     81.95%     81.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          558466177      8.33%     90.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          262203543      3.91%     94.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3          137905353      2.06%     96.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          147433615      2.20%     98.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           57955026      0.86%     99.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           24489515      0.37%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           11748026      0.18%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            9673407      0.14%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     6701525402                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.400192                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         61302300                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        39789006                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           730219774                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores          109603499                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              801669233                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             417930736                       # number of misc regfile writes
system.cpu1.numCycles                      6703423795                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     9988724                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             4620192115                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           1447815897                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             217116406                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               365916107                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             460504121                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents             41886476                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           4318113623                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            3064978670                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         2559308197                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                958733610                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              12364793                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              56518557                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            699905252                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps              1111492300                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups       1341792241                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      2976321382                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        259761                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6343                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                661898977                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6334                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  9274376122                       # The number of ROB reads
system.cpu1.rob.rob_writes                 5874999890                       # The number of ROB writes
system.cpu1.timesIdled                          18405                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        146896850                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             15271609                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           165932006                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              89719                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              22284937                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    283908283                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     564601427                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8070057                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2893197                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    199490430                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    178161983                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    398678121                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      181055180                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3356770341500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          276553853                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     11974679                       # Transaction distribution
system.membus.trans_dist::WritebackClean         3343                       # Transaction distribution
system.membus.trans_dist::CleanEvict        268726014                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           774649                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2851                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6566037                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6562187                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     276553854                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    847717467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              847717467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  18886019968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             18886019968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           577866                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         283897391                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               283897391    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           283897391                       # Request fanout histogram
system.membus.respLayer1.occupancy       1482027682838                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             44.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        676699866820                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              20.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3356770341500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3356770341500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3356770341500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3356770341500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3356770341500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3356770341500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3356770341500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3356770341500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3356770341500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3356770341500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                914                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          457                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    5744032.822757                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   7105462.469286                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          457    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     25466500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            457                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3354145318500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2625023000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3356770341500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    273627136                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       273627136                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    273627136                       # number of overall hits
system.cpu0.icache.overall_hits::total      273627136                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       100158                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        100158                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       100158                       # number of overall misses
system.cpu0.icache.overall_misses::total       100158                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7786876994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7786876994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7786876994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7786876994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    273727294                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    273727294                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    273727294                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    273727294                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000366                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000366                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000366                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000366                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 77745.931368                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 77745.931368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 77745.931368                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 77745.931368                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         9791                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              162                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    60.438272                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        89797                       # number of writebacks
system.cpu0.icache.writebacks::total            89797                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10361                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10361                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10361                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10361                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        89797                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        89797                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        89797                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        89797                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7068887494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7068887494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7068887494                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7068887494                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000328                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000328                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000328                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000328                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 78720.753410                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 78720.753410                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 78720.753410                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 78720.753410                       # average overall mshr miss latency
system.cpu0.icache.replacements                 89797                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    273627136                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      273627136                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       100158                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       100158                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7786876994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7786876994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    273727294                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    273727294                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000366                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000366                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 77745.931368                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 77745.931368                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10361                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10361                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        89797                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        89797                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7068887494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7068887494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000328                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000328                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 78720.753410                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 78720.753410                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3356770341500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          273717170                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            89829                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3047.091362                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        547544385                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       547544385                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3356770341500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    381515919                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       381515919                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    381515919                       # number of overall hits
system.cpu0.dcache.overall_hits::total      381515919                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    282210341                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     282210341                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    282210341                       # number of overall misses
system.cpu0.dcache.overall_misses::total    282210341                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 23875740288610                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 23875740288610                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 23875740288610                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 23875740288610                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    663726260                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    663726260                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    663726260                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    663726260                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.425191                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.425191                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.425191                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.425191                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 84602.641434                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 84602.641434                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 84602.641434                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 84602.641434                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   3931742426                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1861578                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         64077288                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          26588                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    61.359376                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    70.015721                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     98889071                       # number of writebacks
system.cpu0.dcache.writebacks::total         98889071                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data    182890730                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total    182890730                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data    182890730                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total    182890730                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     99319611                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     99319611                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     99319611                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     99319611                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 10837283387761                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 10837283387761                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 10837283387761                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 10837283387761                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.149639                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.149639                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.149639                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.149639                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 109115.241981                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 109115.241981                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 109115.241981                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 109115.241981                       # average overall mshr miss latency
system.cpu0.dcache.replacements              98888888                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    334463006                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      334463006                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    249406986                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    249406986                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 21737256386000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 21737256386000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    583869992                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    583869992                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.427162                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.427162                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 87155.763897                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 87155.763897                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data    154242877                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total    154242877                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     95164109                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     95164109                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 10435383181000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 10435383181000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.162989                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.162989                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 109656.710819                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 109656.710819                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     47052913                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      47052913                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     32803355                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     32803355                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 2138483902610                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 2138483902610                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     79856268                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     79856268                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.410780                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.410780                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 65191.011792                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 65191.011792                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     28647853                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     28647853                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4155502                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4155502                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 401900206761                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 401900206761                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.052037                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.052037                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 96715.199935                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 96715.199935                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3134                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3134                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1062                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1062                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     36222500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     36222500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.253098                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.253098                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 34107.815443                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 34107.815443                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1036                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1036                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           26                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       736000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       736000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006196                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006196                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 28307.692308                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28307.692308                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2622                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2622                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1264                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1264                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      6172500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      6172500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3886                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3886                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.325270                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.325270                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4883.306962                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4883.306962                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1264                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1264                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      4908500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      4908500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.325270                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.325270                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3883.306962                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3883.306962                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3139                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3139                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       588687                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       588687                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  18619066498                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  18619066498                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       591826                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       591826                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.994696                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.994696                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 31628.125809                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 31628.125809                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       588686                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       588686                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  18030379498                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  18030379498                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.994694                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.994694                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 30628.177837                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 30628.177837                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3356770341500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.948221                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          481687265                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         99547530                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.838767                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.948221                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998382                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998382                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1428199834                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1428199834                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3356770341500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7178                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             9419328                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2827                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             9592398                       # number of demand (read+write) hits
system.l2.demand_hits::total                 19021731                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7178                       # number of overall hits
system.l2.overall_hits::.cpu0.data            9419328                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2827                       # number of overall hits
system.l2.overall_hits::.cpu1.data            9592398                       # number of overall hits
system.l2.overall_hits::total                19021731                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             82620                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          89477566                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             17135                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          89009061                       # number of demand (read+write) misses
system.l2.demand_misses::total              178586382                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            82620                       # number of overall misses
system.l2.overall_misses::.cpu0.data         89477566                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            17135                       # number of overall misses
system.l2.overall_misses::.cpu1.data         89009061                       # number of overall misses
system.l2.overall_misses::total             178586382                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6843511981                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 10538538495134                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1448822495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 10506916308113                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     21053747137723                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6843511981                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 10538538495134                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1448822495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 10506916308113                       # number of overall miss cycles
system.l2.overall_miss_latency::total    21053747137723                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           89798                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        98896894                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19962                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        98601459                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            197608113                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          89798                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       98896894                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19962                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       98601459                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           197608113                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.920065                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.904756                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.858381                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.902715                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.903740                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.920065                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.904756                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.858381                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.902715                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.903740                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82831.178661                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 117778.555746                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 84553.399183                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 118043.221556                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 117891.111864                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82831.178661                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 117778.555746                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 84553.399183                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 118043.221556                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 117891.111864                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           76374220                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   3132186                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      24.383680                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 102235937                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            11974670                       # number of writebacks
system.l2.writebacks::total                  11974670                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            205                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         886825                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            276                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         895415                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1782721                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           205                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        886825                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           276                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        895415                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1782721                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        82415                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     88590741                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        16859                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     88113646                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         176803661                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        82415                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     88590741                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        16859                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     88113646                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    114380032                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        291183693                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6007772982                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 9596455436020                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1266999495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 9568970240466                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 19172700448963                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6007772982                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 9596455436020                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1266999495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 9568970240466                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 11259266629705                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 30431967078668                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.917782                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.895789                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.844555                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.893634                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.894719                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.917782                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.895789                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.844555                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.893634                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.473541                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72896.596275                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 108323.458272                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75152.707456                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 108598.051208                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108440.630361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72896.596275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 108323.458272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75152.707456                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 108598.051208                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 98437.344638                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 104511.234009                       # average overall mshr miss latency
system.l2.replacements                      453239157                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14371426                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14371426                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            9                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              9                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     14371435                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14371435                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            9                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            9                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    176819876                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        176819876                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         3343                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           3343                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    176823219                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    176823219                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000019                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000019                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         3343                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         3343                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000019                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000019                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    114380032                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      114380032                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 11259266629705                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 11259266629705                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 98437.344638                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 98437.344638                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           35608                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           35785                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                71393                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data        102772                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data        101500                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             204272                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    859418929                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    921974922                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   1781393851                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data       138380                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data       137285                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           275665                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.742680                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.739338                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.741015                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8362.384005                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  9083.496768                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  8720.695205                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         7239                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         7740                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total           14979                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        95533                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        93760                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        189293                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data   2412005560                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data   2407752133                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   4819757693                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.690367                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.682959                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.686678                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 25247.878325                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 25679.950224                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 25461.890788                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            66                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            68                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                134                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           54                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               71                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       234500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       778500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1013000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           83                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          122                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            205                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.204819                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.442623                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.346341                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 13794.117647                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 14416.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 14267.605634                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           53                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           70                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       329000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1115500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1444500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.204819                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.434426                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.341463                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19352.941176                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21047.169811                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20635.714286                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           798182                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           836764                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1634946                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3328529                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        3264544                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             6593073                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 393910050964                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 403873802421                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  797783853385                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4126711                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4101308                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8228019                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.806582                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.795976                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.801295                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 118343.583897                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 123715.227125                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 121003.339927                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        14765                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        17625                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            32390                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3313764                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      3246919                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6560683                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 359791510971                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 370291837976                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 730083348947                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.803004                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.791679                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.797359                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 108574.874665                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 114044.063919                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 111281.607258                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7178                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2827                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              10005                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        82620                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        17135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            99755                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6843511981                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1448822495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8292334476                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        89798                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19962                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         109760                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.920065                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.858381                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.908847                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82831.178661                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 84553.399183                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83127.005925                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          205                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          276                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           481                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        82415                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        16859                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        99274                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6007772982                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1266999495                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7274772477                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.917782                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.844555                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.904464                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72896.596275                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75152.707456                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73279.735651                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      8621146                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      8755634                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          17376780                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     86149037                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     85744517                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       171893554                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 10144628444170                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 10103042505692                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 20247670949862                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     94770183                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     94500151                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     189270334                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.909031                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.907348                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.908191                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 117756.724828                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 117827.271751                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 117791.915280                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       872060                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       877790                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1749850                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     85276977                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     84866727                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    170143704                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 9236663925049                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 9198678402490                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 18435342327539                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.899829                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.898059                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.898945                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 108313.688524                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 108389.692023                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 108351.598644                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3356770341500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3356770341500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   493428460                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 453239221                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.088671                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.048351                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.017023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.869605                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005068                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        9.776293                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.283660                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.438255                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.154213                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000079                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.152755                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.254432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3565910021                       # Number of tag accesses
system.l2.tags.data_accesses               3565910021                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3356770341500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5274496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    5670436672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1078976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    5639974784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   6802661632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        18119426560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5274496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1078976                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6353472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    766379456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       766379456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          82414                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       88600573                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          16859                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       88124606                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    106291588                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           283116040                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     11974679                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           11974679                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1571301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1689253686                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           321433                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1680178925                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   2026549612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5397874956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1571301                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       321433                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1892734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      228308576                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            228308576                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      228308576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1571301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1689253686                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          321433                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1680178925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   2026549612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5626183532                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  10203321.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     82415.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  87622261.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     16859.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  87187610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 105578027.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000227300250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       636841                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       636841                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           368135646                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            9618338                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   283116041                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   11978022                       # Number of write requests accepted
system.mem_ctrls.readBursts                 283116041                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 11978022                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2628869                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1774701                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          16637067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          16867610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          17535917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          18050299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          18228640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          18296163                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          17874748                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          17700220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          18642510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          17150832                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         17356196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         17855611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         16948284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         17271126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         16974918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         17097031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            614995                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            613001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            590279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            705603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            634554                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            639444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            614888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            614880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            748928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            616030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           733785                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           616871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           614985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           614941                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           615214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           614926                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 14450725788680                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1402435860000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            19709860263680                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     51520.10                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                70270.10                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                153494227                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9315781                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 54.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.30                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             283116041                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             11978022                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9242476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                20200150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                28787220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                33580351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                31095393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                25385178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                18799686                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                14607977                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                12626456                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                11991162                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               13216960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               20736015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               13085796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                8367712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                7044969                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                5532849                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                3762964                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                1928462                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 402481                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  92915                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 347865                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 524430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 602535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 631389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 641364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 644993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 647831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 655104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 667535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 688092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 677072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 666827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 662035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 658931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 654467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 650590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  85721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  28536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  12627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   7090                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    127880488                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    145.481096                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.099829                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   210.986716                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     91993945     71.94%     71.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     20970860     16.40%     88.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      3301007      2.58%     90.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1962367      1.53%     92.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1712190      1.34%     93.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1650850      1.29%     95.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      1569601      1.23%     96.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      1134365      0.89%     97.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      3585303      2.80%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    127880488                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       636841                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     440.435178                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    210.252582                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    404.787127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         164717     25.86%     25.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127       153577     24.12%     49.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         1243      0.20%     50.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255          750      0.12%     50.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         1482      0.23%     50.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         2497      0.39%     50.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         3980      0.62%     51.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         7616      1.20%     52.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575        13588      2.13%     54.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639        22285      3.50%     58.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703        31927      5.01%     63.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767        39475      6.20%     69.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831        43045      6.76%     76.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895        41341      6.49%     82.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959        35546      5.58%     88.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023        27537      4.32%     92.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087        19179      3.01%     95.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151        12365      1.94%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215         7168      1.13%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279         3863      0.61%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343         1976      0.31%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407          941      0.15%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471          401      0.06%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535          167      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599           74      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663           48      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727           26      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791           12      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            7      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1983            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        636841                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       636841                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.021776                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.020128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.245294                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           630358     98.98%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2063      0.32%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2730      0.43%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              928      0.15%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              435      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              180      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              118      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               22      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        636841                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            17951179008                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               168247616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               653012736                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             18119426624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            766593408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5347.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       194.54                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5397.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    228.37                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        43.30                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    41.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3356770407500                       # Total gap between requests
system.mem_ctrls.avgGap                      11375.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5274560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   5607824704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1078976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   5580007040                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   6756993728                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    653012736                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1571319.888879565289                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1670601242.709412813187                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 321432.773240558046                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1662314210.482010126114                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 2012944896.605760335922                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 194536018.126338660717                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        82415                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     88600573                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        16859                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     88124606                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    106291588                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     11978022                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2599100259                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 5918510631496                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    566555753                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 5910365475492                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 7877818500680                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 83949889585518                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31536.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     66799.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     33605.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     67068.28                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     74115.16                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7008660.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    56.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         455403829860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         242052875955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        994577067120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        27017049600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     264980523600.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1518943926420                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       9889136640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       3512864409195                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1046.501265                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6382501846                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 112089900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3238297939654                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         457662847320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         243253576005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1008101333820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        26244301680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     264980523600.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1520248000350                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       8790969120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3529281551895                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1051.392021                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4123607809                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 112089900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3240556833691                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1282                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          642                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7879695.482866                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   10525850.951865                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          642    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     67546500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            642                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   3351711577000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5058764500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3356770341500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    271922060                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       271922060                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    271922060                       # number of overall hits
system.cpu1.icache.overall_hits::total      271922060                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        22201                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         22201                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        22201                       # number of overall misses
system.cpu1.icache.overall_misses::total        22201                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1666505499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1666505499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1666505499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1666505499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    271944261                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    271944261                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    271944261                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    271944261                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000082                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000082                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000082                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000082                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 75064.433989                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 75064.433989                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 75064.433989                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 75064.433989                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          222                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           37                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19962                       # number of writebacks
system.cpu1.icache.writebacks::total            19962                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2239                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2239                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2239                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2239                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19962                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19962                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19962                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19962                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1513425499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1513425499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1513425499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1513425499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000073                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000073                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000073                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000073                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 75815.324066                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 75815.324066                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 75815.324066                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 75815.324066                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19962                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    271922060                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      271922060                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        22201                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        22201                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1666505499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1666505499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    271944261                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    271944261                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000082                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000082                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 75064.433989                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 75064.433989                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2239                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2239                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19962                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19962                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1513425499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1513425499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 75815.324066                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 75815.324066                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3356770341500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          274026808                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19994                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         13705.452036                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        543908484                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       543908484                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3356770341500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    373711213                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       373711213                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    373711213                       # number of overall hits
system.cpu1.dcache.overall_hits::total      373711213                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    286340058                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     286340058                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    286340058                       # number of overall misses
system.cpu1.dcache.overall_misses::total    286340058                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 24200955785629                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 24200955785629                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 24200955785629                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 24200955785629                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    660051271                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    660051271                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    660051271                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    660051271                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.433815                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.433815                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.433815                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.433815                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84518.233162                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84518.233162                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84518.233162                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84518.233162                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   3881605148                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1917300                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         63511191                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          26788                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    61.116869                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    71.573092                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     98571575                       # number of writebacks
system.cpu1.dcache.writebacks::total         98571575                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    187321856                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    187321856                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    187321856                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    187321856                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     99018202                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     99018202                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     99018202                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     99018202                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 10807216317664                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 10807216317664                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 10807216317664                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 10807216317664                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.150016                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.150016                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.150016                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.150016                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 109143.734176                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 109143.734176                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 109143.734176                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 109143.734176                       # average overall mshr miss latency
system.cpu1.dcache.replacements              98571434                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    330293441                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      330293441                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    250292137                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    250292137                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 21790520515000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 21790520515000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    580585578                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    580585578                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.431103                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.431103                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 87060.347865                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 87060.347865                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data    155398580                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total    155398580                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     94893557                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     94893557                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 10394965820500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 10394965820500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.163445                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.163445                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 109543.431073                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 109543.431073                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     43417772                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      43417772                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     36047921                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     36047921                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 2410435270629                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 2410435270629                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     79465693                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     79465693                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.453629                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.453629                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 66867.525332                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66867.525332                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data     31923276                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     31923276                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4124645                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4124645                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 412250497164                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 412250497164                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.051905                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.051905                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 99948.116059                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 99948.116059                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3821                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3821                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          840                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          840                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     36905500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     36905500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4661                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.180219                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.180219                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43935.119048                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43935.119048                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          800                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          800                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           40                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           40                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       418000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       418000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008582                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008582                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        10450                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10450                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         2373                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2373                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1721                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1721                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      9134000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      9134000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         4094                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4094                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.420371                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.420371                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5307.379431                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5307.379431                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1721                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1721                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      7413000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      7413000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.420371                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.420371                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4307.379431                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4307.379431                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         2029                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           2029                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       584875                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       584875                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  18779406500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  18779406500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       586904                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       586904                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.996543                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.996543                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 32108.410344                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 32108.410344                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       584875                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       584875                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  18194531500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  18194531500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.996543                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.996543                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 31108.410344                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 31108.410344                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3356770341500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.935760                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          473574108                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         99244544                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             4.771790                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.935760                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.997992                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997992                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1420538373                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1420538373                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3356770341500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         190167589                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     26346105                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    183198082                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       441265752                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        198472891                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             879                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          846901                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2985                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         849886                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8734505                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8734505                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        109760                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    190057830                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       269392                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    297898879                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        59886                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    296978202                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             595206359                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     11494016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  12658298304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2555136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  12619077056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            25291424512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       653582190                       # Total snoops (count)
system.tol2bus.snoopTraffic                 849249984                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        852018257                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.226646                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.426695                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              661805256     77.68%     77.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1              187319804     21.99%     99.66% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2893197      0.34%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          852018257                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       397594810353                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      149681539168                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         134821248                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      149220254230                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          30091701                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          1319210                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
