$date
	Thu Oct 17 23:20:19 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_dff_with_or $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # in $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
x!
$end
#5000
1"
#10000
0"
1#
#15000
1"
#20000
0"
0#
#25000
1"
#30000
0"
1#
#35000
1"
#40000
0"
#45000
1"
#50000
0"
0#
#55000
1"
#60000
0"
#65000
1"
#70000
0"
#75000
1"
#80000
0"
#85000
1"
#90000
0"
#95000
1"
#100000
0"
