<!DOCTYPE html>
<html class="writer-html5" lang="en" >
<head>
  <meta charset="utf-8" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Multi-gigabit transceivers &mdash; Project Combine  documentation</title>
      <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
      <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <!--[if lt IE 9]>
    <script src="../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="Digital clock manager" href="dcm.html" />
    <link rel="prev" title="PCI Express" href="pcie.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            Project Combine
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Xilinx FPGAs</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../xc2000/index.html">XC2000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc3000/index.html">XC3000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc3000a/index.html">XC3000A</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000/index.html">XC4000</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000a/index.html">XC4000A</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000h/index.html">XC4000H</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000e/index.html">XC4000E</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000ex/index.html">XC4000EX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000xla/index.html">XC4000XLA</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc4000xv/index.html">XC4000XV</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartanxl/index.html">Spartan XL</a></li>
<li class="toctree-l2"><a class="reference internal" href="../xc5200/index.html">XC5200</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex/index.html">Virtex</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex2/index.html">Virtex 2</a></li>
<li class="toctree-l2"><a class="reference internal" href="../spartan3/index.html">Spartan 3</a></li>
<li class="toctree-l2"><a class="reference internal" href="../fpgacore/index.html">FPGAcore</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="index.html">Spartan 6</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="interconnect.html">General interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="clb.html">Configurable Logic Block</a></li>
<li class="toctree-l3"><a class="reference internal" href="bram.html">Block RAM</a></li>
<li class="toctree-l3"><a class="reference internal" href="dsp.html">DSP</a></li>
<li class="toctree-l3"><a class="reference internal" href="clock.html">Clock interconnect</a></li>
<li class="toctree-l3"><a class="reference internal" href="io.html">Input/Output</a></li>
<li class="toctree-l3"><a class="reference internal" href="mcb.html">Memory Controller Block</a></li>
<li class="toctree-l3"><a class="reference internal" href="pcie.html">PCI Express</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">Multi-gigabit transceivers</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#bitstream">Bitstream</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="dcm.html">Digital clock manager</a></li>
<li class="toctree-l3"><a class="reference internal" href="pll.html">Phase-locked loop</a></li>
<li class="toctree-l3"><a class="reference internal" href="corner.html">Corners</a></li>
<li class="toctree-l3"><a class="reference internal" href="config.html">Configuration registers</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../virtex4/index.html">Virtex 4</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex5/index.html">Virtex 5</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex6/index.html">Virtex 6</a></li>
<li class="toctree-l2"><a class="reference internal" href="../virtex7/index.html">Virtex 7</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../siliconblue/index.html">SiliconBlue FPGAs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc9500/index.html">Xilinx XC9500, XC9500XL, XC9500XV CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xpla3/index.html">Xilinx XPLA3 CPLDs</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../xc2c/index.html">Xilinx Coolrunner II CPLDs</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Project Combine</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../index.html">Xilinx FPGAs</a></li>
          <li class="breadcrumb-item"><a href="index.html">Spartan 6</a></li>
      <li class="breadcrumb-item active">Multi-gigabit transceivers</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/xilinx/spartan6/gtp.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="multi-gigabit-transceivers">
<span id="spartan6-gtp"></span><h1>Multi-gigabit transceivers<a class="headerlink" href="#multi-gigabit-transceivers" title="Link to this heading"></a></h1>
<div class="admonition-todo admonition" id="id1">
<p class="admonition-title">Todo</p>
<p>document</p>
</div>
<section id="bitstream">
<h2>Bitstream<a class="headerlink" href="#bitstream" title="Link to this heading"></a></h2>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">GTP bittile 0</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">GTP bittile 1</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">GTP bittile 2</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">GTP bittile 3</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">GTP bittile 4</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">GTP bittile 5</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">GTP bittile 6</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="1">GTP bittile 7</th></tr><tr><th rowspan="2">Row</th><th colspan="0">Column</th></tr><tr></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="27">GTP bittile 8</th></tr><tr><th rowspan="2">Row</th><th colspan="26">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP60" title="GTP:DRP60[0]">GTP:DRP60[0]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_INIT_1" title="GTP:SATA_MAX_INIT_1[0]">GTP:SATA_MAX_INIT_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP40" title="GTP:DRP40[0]">GTP:DRP40[0]</a><br><a href="#bits-xc6s-GTP-GTP:MASTER_DRP_EN_1" title="GTP:MASTER_DRP_EN_1">GTP:MASTER_DRP_EN_1</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP20" title="GTP:DRP20[0]">GTP:DRP20[0]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_INIT_0" title="GTP:SATA_MAX_INIT_0[0]">GTP:SATA_MAX_INIT_0[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP00" title="GTP:DRP00[0]">GTP:DRP00[0]</a><br><a href="#bits-xc6s-GTP-GTP:MASTER_DRP_EN_0" title="GTP:MASTER_DRP_EN_0">GTP:MASTER_DRP_EN_0</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP60" title="GTP:DRP60[1]">GTP:DRP60[1]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_INIT_1" title="GTP:SATA_MAX_INIT_1[1]">GTP:SATA_MAX_INIT_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP40" title="GTP:DRP40[1]">GTP:DRP40[1]</a><br><a href="#bits-xc6s-GTP-GTP:POLARITY_DRP_EN_1" title="GTP:POLARITY_DRP_EN_1">GTP:POLARITY_DRP_EN_1</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP20" title="GTP:DRP20[1]">GTP:DRP20[1]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_INIT_0" title="GTP:SATA_MAX_INIT_0[1]">GTP:SATA_MAX_INIT_0[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP00" title="GTP:DRP00[1]">GTP:DRP00[1]</a><br><a href="#bits-xc6s-GTP-GTP:POLARITY_DRP_EN_0" title="GTP:POLARITY_DRP_EN_0">GTP:POLARITY_DRP_EN_0</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP60" title="GTP:DRP60[2]">GTP:DRP60[2]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_INIT_1" title="GTP:SATA_MAX_INIT_1[2]">GTP:SATA_MAX_INIT_1[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP40" title="GTP:DRP40[2]">GTP:DRP40[2]</a><br><a href="#bits-xc6s-GTP-GTP:LOOPBACK_DRP_EN_1" title="GTP:LOOPBACK_DRP_EN_1">GTP:LOOPBACK_DRP_EN_1</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP20" title="GTP:DRP20[2]">GTP:DRP20[2]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_INIT_0" title="GTP:SATA_MAX_INIT_0[2]">GTP:SATA_MAX_INIT_0[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP00" title="GTP:DRP00[2]">GTP:DRP00[2]</a><br><a href="#bits-xc6s-GTP-GTP:LOOPBACK_DRP_EN_0" title="GTP:LOOPBACK_DRP_EN_0">GTP:LOOPBACK_DRP_EN_0</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP60" title="GTP:DRP60[3]">GTP:DRP60[3]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_INIT_1" title="GTP:SATA_MAX_INIT_1[3]">GTP:SATA_MAX_INIT_1[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP40" title="GTP:DRP40[3]">GTP:DRP40[3]</a><br><a href="#bits-xc6s-GTP-GTP:TXDRIVE_DRP_EN_1" title="GTP:TXDRIVE_DRP_EN_1">GTP:TXDRIVE_DRP_EN_1</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP20" title="GTP:DRP20[3]">GTP:DRP20[3]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_INIT_0" title="GTP:SATA_MAX_INIT_0[3]">GTP:SATA_MAX_INIT_0[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP00" title="GTP:DRP00[3]">GTP:DRP00[3]</a><br><a href="#bits-xc6s-GTP-GTP:TXDRIVE_DRP_EN_0" title="GTP:TXDRIVE_DRP_EN_0">GTP:TXDRIVE_DRP_EN_0</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP60" title="GTP:DRP60[4]">GTP:DRP60[4]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_INIT_1" title="GTP:SATA_MAX_INIT_1[4]">GTP:SATA_MAX_INIT_1[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP40" title="GTP:DRP40[4]">GTP:DRP40[4]</a><br><a href="#bits-xc6s-GTP-GTP:RXEQ_DRP_EN_1" title="GTP:RXEQ_DRP_EN_1">GTP:RXEQ_DRP_EN_1</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP20" title="GTP:DRP20[4]">GTP:DRP20[4]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_INIT_0" title="GTP:SATA_MAX_INIT_0[4]">GTP:SATA_MAX_INIT_0[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP00" title="GTP:DRP00[4]">GTP:DRP00[4]</a><br><a href="#bits-xc6s-GTP-GTP:RXEQ_DRP_EN_0" title="GTP:RXEQ_DRP_EN_0">GTP:RXEQ_DRP_EN_0</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP60" title="GTP:DRP60[5]">GTP:DRP60[5]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_INIT_1" title="GTP:SATA_MAX_INIT_1[5]">GTP:SATA_MAX_INIT_1[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP40" title="GTP:DRP40[5]">GTP:DRP40[5]</a><br><a href="#bits-xc6s-GTP-GTP:PHASEALIGN_DRP_EN_1" title="GTP:PHASEALIGN_DRP_EN_1">GTP:PHASEALIGN_DRP_EN_1</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP20" title="GTP:DRP20[5]">GTP:DRP20[5]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_INIT_0" title="GTP:SATA_MAX_INIT_0[5]">GTP:SATA_MAX_INIT_0[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP00" title="GTP:DRP00[5]">GTP:DRP00[5]</a><br><a href="#bits-xc6s-GTP-GTP:PHASEALIGN_DRP_EN_0" title="GTP:PHASEALIGN_DRP_EN_0">GTP:PHASEALIGN_DRP_EN_0</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP60" title="GTP:DRP60[6]">GTP:DRP60[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP40" title="GTP:DRP40[6]">GTP:DRP40[6]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_DRP_EN_1" title="GTP:PLL_DRP_EN_1">GTP:PLL_DRP_EN_1</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP20" title="GTP:DRP20[6]">GTP:DRP20[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP00" title="GTP:DRP00[6]">GTP:DRP00[6]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_DRP_EN_0" title="GTP:PLL_DRP_EN_0">GTP:PLL_DRP_EN_0</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP60" title="GTP:DRP60[7]">GTP:DRP60[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP40" title="GTP:DRP40[7]">GTP:DRP40[7]</a><br><a href="#bits-xc6s-GTP-GTP:RESET_DRP_EN_1" title="GTP:RESET_DRP_EN_1">GTP:RESET_DRP_EN_1</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP20" title="GTP:DRP20[7]">GTP:DRP20[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP00" title="GTP:DRP00[7]">GTP:DRP00[7]</a><br><a href="#bits-xc6s-GTP-GTP:RESET_DRP_EN_0" title="GTP:RESET_DRP_EN_0">GTP:RESET_DRP_EN_0</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP60" title="GTP:DRP60[8]">GTP:DRP60[8]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_INIT_1" title="GTP:SATA_MIN_INIT_1[0]">GTP:SATA_MIN_INIT_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP40" title="GTP:DRP40[8]">GTP:DRP40[8]</a><br><a href="#bits-xc6s-GTP-GTP:PDELIDLE_DRP_EN_1" title="GTP:PDELIDLE_DRP_EN_1">GTP:PDELIDLE_DRP_EN_1</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP20" title="GTP:DRP20[8]">GTP:DRP20[8]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_INIT_0" title="GTP:SATA_MIN_INIT_0[0]">GTP:SATA_MIN_INIT_0[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP00" title="GTP:DRP00[8]">GTP:DRP00[8]</a><br><a href="#bits-xc6s-GTP-GTP:PDELIDLE_DRP_EN_0" title="GTP:PDELIDLE_DRP_EN_0">GTP:PDELIDLE_DRP_EN_0</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP60" title="GTP:DRP60[9]">GTP:DRP60[9]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_INIT_1" title="GTP:SATA_MIN_INIT_1[1]">GTP:SATA_MIN_INIT_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP40" title="GTP:DRP40[9]">GTP:DRP40[9]</a><br><a href="#bits-xc6s-GTP-GTP:PRBS_DRP_EN_1" title="GTP:PRBS_DRP_EN_1">GTP:PRBS_DRP_EN_1</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP20" title="GTP:DRP20[9]">GTP:DRP20[9]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_INIT_0" title="GTP:SATA_MIN_INIT_0[1]">GTP:SATA_MIN_INIT_0[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP00" title="GTP:DRP00[9]">GTP:DRP00[9]</a><br><a href="#bits-xc6s-GTP-GTP:PRBS_DRP_EN_0" title="GTP:PRBS_DRP_EN_0">GTP:PRBS_DRP_EN_0</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP60" title="GTP:DRP60[10]">GTP:DRP60[10]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_INIT_1" title="GTP:SATA_MIN_INIT_1[2]">GTP:SATA_MIN_INIT_1[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP40" title="GTP:DRP40[10]">GTP:DRP40[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP20" title="GTP:DRP20[10]">GTP:DRP20[10]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_INIT_0" title="GTP:SATA_MIN_INIT_0[2]">GTP:SATA_MIN_INIT_0[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP00" title="GTP:DRP00[10]">GTP:DRP00[10]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP60" title="GTP:DRP60[11]">GTP:DRP60[11]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_INIT_1" title="GTP:SATA_MIN_INIT_1[3]">GTP:SATA_MIN_INIT_1[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP40" title="GTP:DRP40[11]">GTP:DRP40[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP20" title="GTP:DRP20[11]">GTP:DRP20[11]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_INIT_0" title="GTP:SATA_MIN_INIT_0[3]">GTP:SATA_MIN_INIT_0[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP00" title="GTP:DRP00[11]">GTP:DRP00[11]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP60" title="GTP:DRP60[12]">GTP:DRP60[12]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_INIT_1" title="GTP:SATA_MIN_INIT_1[4]">GTP:SATA_MIN_INIT_1[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP40" title="GTP:DRP40[12]">GTP:DRP40[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP20" title="GTP:DRP20[12]">GTP:DRP20[12]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_INIT_0" title="GTP:SATA_MIN_INIT_0[4]">GTP:SATA_MIN_INIT_0[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP00" title="GTP:DRP00[12]">GTP:DRP00[12]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP60" title="GTP:DRP60[13]">GTP:DRP60[13]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_INIT_1" title="GTP:SATA_MIN_INIT_1[5]">GTP:SATA_MIN_INIT_1[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP40" title="GTP:DRP40[13]">GTP:DRP40[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP20" title="GTP:DRP20[13]">GTP:DRP20[13]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_INIT_0" title="GTP:SATA_MIN_INIT_0[5]">GTP:SATA_MIN_INIT_0[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP00" title="GTP:DRP00[13]">GTP:DRP00[13]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP60" title="GTP:DRP60[14]">GTP:DRP60[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP40" title="GTP:DRP40[14]">GTP:DRP40[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP20" title="GTP:DRP20[14]">GTP:DRP20[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP00" title="GTP:DRP00[14]">GTP:DRP00[14]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP60" title="GTP:DRP60[15]">GTP:DRP60[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP40" title="GTP:DRP40[15]">GTP:DRP40[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP20" title="GTP:DRP20[15]">GTP:DRP20[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP00" title="GTP:DRP00[15]">GTP:DRP00[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP61" title="GTP:DRP61[0]">GTP:DRP61[0]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_WAKE_1" title="GTP:SATA_MAX_WAKE_1[0]">GTP:SATA_MAX_WAKE_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXPOLARITY_1" title="GTP:A_TXPOLARITY_1">GTP:A_TXPOLARITY_1</a><br><a href="#bits-xc6s-GTP-GTP:DRP41" title="GTP:DRP41[0]">GTP:DRP41[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP21" title="GTP:DRP21[0]">GTP:DRP21[0]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_WAKE_0" title="GTP:SATA_MAX_WAKE_0[0]">GTP:SATA_MAX_WAKE_0[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXPOLARITY_0" title="GTP:A_TXPOLARITY_0">GTP:A_TXPOLARITY_0</a><br><a href="#bits-xc6s-GTP-GTP:DRP01" title="GTP:DRP01[0]">GTP:DRP01[0]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP61" title="GTP:DRP61[1]">GTP:DRP61[1]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_WAKE_1" title="GTP:SATA_MAX_WAKE_1[1]">GTP:SATA_MAX_WAKE_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_RXPOLARITY_1" title="GTP:A_RXPOLARITY_1">GTP:A_RXPOLARITY_1</a><br><a href="#bits-xc6s-GTP-GTP:DRP41" title="GTP:DRP41[1]">GTP:DRP41[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP21" title="GTP:DRP21[1]">GTP:DRP21[1]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_WAKE_0" title="GTP:SATA_MAX_WAKE_0[1]">GTP:SATA_MAX_WAKE_0[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_RXPOLARITY_0" title="GTP:A_RXPOLARITY_0">GTP:A_RXPOLARITY_0</a><br><a href="#bits-xc6s-GTP-GTP:DRP01" title="GTP:DRP01[1]">GTP:DRP01[1]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP61" title="GTP:DRP61[2]">GTP:DRP61[2]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_WAKE_1" title="GTP:SATA_MAX_WAKE_1[2]">GTP:SATA_MAX_WAKE_1[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_LOOPBACK_1" title="GTP:A_LOOPBACK_1[0]">GTP:A_LOOPBACK_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP41" title="GTP:DRP41[2]">GTP:DRP41[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP21" title="GTP:DRP21[2]">GTP:DRP21[2]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_WAKE_0" title="GTP:SATA_MAX_WAKE_0[2]">GTP:SATA_MAX_WAKE_0[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_LOOPBACK_0" title="GTP:A_LOOPBACK_0[0]">GTP:A_LOOPBACK_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP01" title="GTP:DRP01[2]">GTP:DRP01[2]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP61" title="GTP:DRP61[3]">GTP:DRP61[3]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_WAKE_1" title="GTP:SATA_MAX_WAKE_1[3]">GTP:SATA_MAX_WAKE_1[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_LOOPBACK_1" title="GTP:A_LOOPBACK_1[1]">GTP:A_LOOPBACK_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP41" title="GTP:DRP41[3]">GTP:DRP41[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP21" title="GTP:DRP21[3]">GTP:DRP21[3]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_WAKE_0" title="GTP:SATA_MAX_WAKE_0[3]">GTP:SATA_MAX_WAKE_0[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_LOOPBACK_0" title="GTP:A_LOOPBACK_0[1]">GTP:A_LOOPBACK_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP01" title="GTP:DRP01[3]">GTP:DRP01[3]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP61" title="GTP:DRP61[4]">GTP:DRP61[4]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_WAKE_1" title="GTP:SATA_MAX_WAKE_1[4]">GTP:SATA_MAX_WAKE_1[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_LOOPBACK_1" title="GTP:A_LOOPBACK_1[2]">GTP:A_LOOPBACK_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP41" title="GTP:DRP41[4]">GTP:DRP41[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP21" title="GTP:DRP21[4]">GTP:DRP21[4]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_WAKE_0" title="GTP:SATA_MAX_WAKE_0[4]">GTP:SATA_MAX_WAKE_0[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_LOOPBACK_0" title="GTP:A_LOOPBACK_0[2]">GTP:A_LOOPBACK_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP01" title="GTP:DRP01[4]">GTP:DRP01[4]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP61" title="GTP:DRP61[5]">GTP:DRP61[5]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_WAKE_1" title="GTP:SATA_MAX_WAKE_1[5]">GTP:SATA_MAX_WAKE_1[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXPREEMPHASIS_1" title="GTP:A_TXPREEMPHASIS_1[0]">GTP:A_TXPREEMPHASIS_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP41" title="GTP:DRP41[5]">GTP:DRP41[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP21" title="GTP:DRP21[5]">GTP:DRP21[5]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_WAKE_0" title="GTP:SATA_MAX_WAKE_0[5]">GTP:SATA_MAX_WAKE_0[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXPREEMPHASIS_0" title="GTP:A_TXPREEMPHASIS_0[0]">GTP:A_TXPREEMPHASIS_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP01" title="GTP:DRP01[5]">GTP:DRP01[5]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP61" title="GTP:DRP61[6]">GTP:DRP61[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXPREEMPHASIS_1" title="GTP:A_TXPREEMPHASIS_1[1]">GTP:A_TXPREEMPHASIS_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP41" title="GTP:DRP41[6]">GTP:DRP41[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP21" title="GTP:DRP21[6]">GTP:DRP21[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXPREEMPHASIS_0" title="GTP:A_TXPREEMPHASIS_0[1]">GTP:A_TXPREEMPHASIS_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP01" title="GTP:DRP01[6]">GTP:DRP01[6]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP61" title="GTP:DRP61[7]">GTP:DRP61[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXPREEMPHASIS_1" title="GTP:A_TXPREEMPHASIS_1[2]">GTP:A_TXPREEMPHASIS_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP41" title="GTP:DRP41[7]">GTP:DRP41[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP21" title="GTP:DRP21[7]">GTP:DRP21[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXPREEMPHASIS_0" title="GTP:A_TXPREEMPHASIS_0[2]">GTP:A_TXPREEMPHASIS_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP01" title="GTP:DRP01[7]">GTP:DRP01[7]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP61" title="GTP:DRP61[8]">GTP:DRP61[8]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_WAKE_1" title="GTP:SATA_MIN_WAKE_1[0]">GTP:SATA_MIN_WAKE_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP41" title="GTP:DRP41[8]">GTP:DRP41[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP21" title="GTP:DRP21[8]">GTP:DRP21[8]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_WAKE_0" title="GTP:SATA_MIN_WAKE_0[0]">GTP:SATA_MIN_WAKE_0[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP01" title="GTP:DRP01[8]">GTP:DRP01[8]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP61" title="GTP:DRP61[9]">GTP:DRP61[9]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_WAKE_1" title="GTP:SATA_MIN_WAKE_1[1]">GTP:SATA_MIN_WAKE_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXBUFDIFFCTRL_1" title="GTP:A_TXBUFDIFFCTRL_1[0]">GTP:A_TXBUFDIFFCTRL_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP41" title="GTP:DRP41[9]">GTP:DRP41[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP21" title="GTP:DRP21[9]">GTP:DRP21[9]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_WAKE_0" title="GTP:SATA_MIN_WAKE_0[1]">GTP:SATA_MIN_WAKE_0[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXBUFDIFFCTRL_0" title="GTP:A_TXBUFDIFFCTRL_0[0]">GTP:A_TXBUFDIFFCTRL_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP01" title="GTP:DRP01[9]">GTP:DRP01[9]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP61" title="GTP:DRP61[10]">GTP:DRP61[10]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_WAKE_1" title="GTP:SATA_MIN_WAKE_1[2]">GTP:SATA_MIN_WAKE_1[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXBUFDIFFCTRL_1" title="GTP:A_TXBUFDIFFCTRL_1[1]">GTP:A_TXBUFDIFFCTRL_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP41" title="GTP:DRP41[10]">GTP:DRP41[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP21" title="GTP:DRP21[10]">GTP:DRP21[10]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_WAKE_0" title="GTP:SATA_MIN_WAKE_0[2]">GTP:SATA_MIN_WAKE_0[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXBUFDIFFCTRL_0" title="GTP:A_TXBUFDIFFCTRL_0[1]">GTP:A_TXBUFDIFFCTRL_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP01" title="GTP:DRP01[10]">GTP:DRP01[10]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP61" title="GTP:DRP61[11]">GTP:DRP61[11]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_WAKE_1" title="GTP:SATA_MIN_WAKE_1[3]">GTP:SATA_MIN_WAKE_1[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXBUFDIFFCTRL_1" title="GTP:A_TXBUFDIFFCTRL_1[2]">GTP:A_TXBUFDIFFCTRL_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP41" title="GTP:DRP41[11]">GTP:DRP41[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP21" title="GTP:DRP21[11]">GTP:DRP21[11]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_WAKE_0" title="GTP:SATA_MIN_WAKE_0[3]">GTP:SATA_MIN_WAKE_0[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXBUFDIFFCTRL_0" title="GTP:A_TXBUFDIFFCTRL_0[2]">GTP:A_TXBUFDIFFCTRL_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP01" title="GTP:DRP01[11]">GTP:DRP01[11]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP61" title="GTP:DRP61[12]">GTP:DRP61[12]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_WAKE_1" title="GTP:SATA_MIN_WAKE_1[4]">GTP:SATA_MIN_WAKE_1[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXDIFFCTRL_1" title="GTP:A_TXDIFFCTRL_1[0]">GTP:A_TXDIFFCTRL_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP41" title="GTP:DRP41[12]">GTP:DRP41[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP21" title="GTP:DRP21[12]">GTP:DRP21[12]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_WAKE_0" title="GTP:SATA_MIN_WAKE_0[4]">GTP:SATA_MIN_WAKE_0[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXDIFFCTRL_0" title="GTP:A_TXDIFFCTRL_0[0]">GTP:A_TXDIFFCTRL_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP01" title="GTP:DRP01[12]">GTP:DRP01[12]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP61" title="GTP:DRP61[13]">GTP:DRP61[13]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_WAKE_1" title="GTP:SATA_MIN_WAKE_1[5]">GTP:SATA_MIN_WAKE_1[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXDIFFCTRL_1" title="GTP:A_TXDIFFCTRL_1[1]">GTP:A_TXDIFFCTRL_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP41" title="GTP:DRP41[13]">GTP:DRP41[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP21" title="GTP:DRP21[13]">GTP:DRP21[13]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_WAKE_0" title="GTP:SATA_MIN_WAKE_0[5]">GTP:SATA_MIN_WAKE_0[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXDIFFCTRL_0" title="GTP:A_TXDIFFCTRL_0[1]">GTP:A_TXDIFFCTRL_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP01" title="GTP:DRP01[13]">GTP:DRP01[13]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP61" title="GTP:DRP61[14]">GTP:DRP61[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXDIFFCTRL_1" title="GTP:A_TXDIFFCTRL_1[2]">GTP:A_TXDIFFCTRL_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP41" title="GTP:DRP41[14]">GTP:DRP41[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP21" title="GTP:DRP21[14]">GTP:DRP21[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXDIFFCTRL_0" title="GTP:A_TXDIFFCTRL_0[2]">GTP:A_TXDIFFCTRL_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP01" title="GTP:DRP01[14]">GTP:DRP01[14]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP61" title="GTP:DRP61[15]">GTP:DRP61[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXDIFFCTRL_1" title="GTP:A_TXDIFFCTRL_1[3]">GTP:A_TXDIFFCTRL_1[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP41" title="GTP:DRP41[15]">GTP:DRP41[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP21" title="GTP:DRP21[15]">GTP:DRP21[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXDIFFCTRL_0" title="GTP:A_TXDIFFCTRL_0[3]">GTP:A_TXDIFFCTRL_0[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP01" title="GTP:DRP01[15]">GTP:DRP01[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:COM_BURST_VAL_1" title="GTP:COM_BURST_VAL_1[0]">GTP:COM_BURST_VAL_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP62" title="GTP:DRP62[0]">GTP:DRP62[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_RXEQMIX_1" title="GTP:A_RXEQMIX_1[0]">GTP:A_RXEQMIX_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP42" title="GTP:DRP42[0]">GTP:DRP42[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:COM_BURST_VAL_0" title="GTP:COM_BURST_VAL_0[0]">GTP:COM_BURST_VAL_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP22" title="GTP:DRP22[0]">GTP:DRP22[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_RXEQMIX_0" title="GTP:A_RXEQMIX_0[0]">GTP:A_RXEQMIX_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP02" title="GTP:DRP02[0]">GTP:DRP02[0]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:COM_BURST_VAL_1" title="GTP:COM_BURST_VAL_1[1]">GTP:COM_BURST_VAL_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP62" title="GTP:DRP62[1]">GTP:DRP62[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_RXEQMIX_1" title="GTP:A_RXEQMIX_1[1]">GTP:A_RXEQMIX_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP42" title="GTP:DRP42[1]">GTP:DRP42[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:COM_BURST_VAL_0" title="GTP:COM_BURST_VAL_0[1]">GTP:COM_BURST_VAL_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP22" title="GTP:DRP22[1]">GTP:DRP22[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_RXEQMIX_0" title="GTP:A_RXEQMIX_0[1]">GTP:A_RXEQMIX_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP02" title="GTP:DRP02[1]">GTP:DRP02[1]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:COM_BURST_VAL_1" title="GTP:COM_BURST_VAL_1[2]">GTP:COM_BURST_VAL_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP62" title="GTP:DRP62[2]">GTP:DRP62[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXENPMAPHASEALIGN_1" title="GTP:A_TXENPMAPHASEALIGN_1">GTP:A_TXENPMAPHASEALIGN_1</a><br><a href="#bits-xc6s-GTP-GTP:DRP42" title="GTP:DRP42[2]">GTP:DRP42[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:COM_BURST_VAL_0" title="GTP:COM_BURST_VAL_0[2]">GTP:COM_BURST_VAL_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP22" title="GTP:DRP22[2]">GTP:DRP22[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXENPMAPHASEALIGN_0" title="GTP:A_TXENPMAPHASEALIGN_0">GTP:A_TXENPMAPHASEALIGN_0</a><br><a href="#bits-xc6s-GTP-GTP:DRP02" title="GTP:DRP02[2]">GTP:DRP02[2]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:COM_BURST_VAL_1" title="GTP:COM_BURST_VAL_1[3]">GTP:COM_BURST_VAL_1[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP62" title="GTP:DRP62[3]">GTP:DRP62[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXPMASETPHASE_1" title="GTP:A_TXPMASETPHASE_1">GTP:A_TXPMASETPHASE_1</a><br><a href="#bits-xc6s-GTP-GTP:DRP42" title="GTP:DRP42[3]">GTP:DRP42[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:COM_BURST_VAL_0" title="GTP:COM_BURST_VAL_0[3]">GTP:COM_BURST_VAL_0[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP22" title="GTP:DRP22[3]">GTP:DRP22[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXPMASETPHASE_0" title="GTP:A_TXPMASETPHASE_0">GTP:A_TXPMASETPHASE_0</a><br><a href="#bits-xc6s-GTP-GTP:DRP02" title="GTP:DRP02[3]">GTP:DRP02[3]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP62" title="GTP:DRP62[4]">GTP:DRP62[4]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_BURST_VAL_1" title="GTP:SATA_BURST_VAL_1[0]">GTP:SATA_BURST_VAL_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_RXENPMAPHASEALIGN_1" title="GTP:A_RXENPMAPHASEALIGN_1">GTP:A_RXENPMAPHASEALIGN_1</a><br><a href="#bits-xc6s-GTP-GTP:DRP42" title="GTP:DRP42[4]">GTP:DRP42[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP22" title="GTP:DRP22[4]">GTP:DRP22[4]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_BURST_VAL_0" title="GTP:SATA_BURST_VAL_0[0]">GTP:SATA_BURST_VAL_0[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_RXENPMAPHASEALIGN_0" title="GTP:A_RXENPMAPHASEALIGN_0">GTP:A_RXENPMAPHASEALIGN_0</a><br><a href="#bits-xc6s-GTP-GTP:DRP02" title="GTP:DRP02[4]">GTP:DRP02[4]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP62" title="GTP:DRP62[5]">GTP:DRP62[5]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_BURST_VAL_1" title="GTP:SATA_BURST_VAL_1[1]">GTP:SATA_BURST_VAL_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_RXPMASETPHASE_1" title="GTP:A_RXPMASETPHASE_1">GTP:A_RXPMASETPHASE_1</a><br><a href="#bits-xc6s-GTP-GTP:DRP42" title="GTP:DRP42[5]">GTP:DRP42[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP22" title="GTP:DRP22[5]">GTP:DRP22[5]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_BURST_VAL_0" title="GTP:SATA_BURST_VAL_0[1]">GTP:SATA_BURST_VAL_0[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_RXPMASETPHASE_0" title="GTP:A_RXPMASETPHASE_0">GTP:A_RXPMASETPHASE_0</a><br><a href="#bits-xc6s-GTP-GTP:DRP02" title="GTP:DRP02[5]">GTP:DRP02[5]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP62" title="GTP:DRP62[6]">GTP:DRP62[6]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_BURST_VAL_1" title="GTP:SATA_BURST_VAL_1[2]">GTP:SATA_BURST_VAL_1[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_PLLLKDETEN_1" title="GTP:A_PLLLKDETEN_1">GTP:A_PLLLKDETEN_1</a><br><a href="#bits-xc6s-GTP-GTP:DRP42" title="GTP:DRP42[6]">GTP:DRP42[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP22" title="GTP:DRP22[6]">GTP:DRP22[6]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_BURST_VAL_0" title="GTP:SATA_BURST_VAL_0[2]">GTP:SATA_BURST_VAL_0[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_PLLLKDETEN_0" title="GTP:A_PLLLKDETEN_0">GTP:A_PLLLKDETEN_0</a><br><a href="#bits-xc6s-GTP-GTP:DRP02" title="GTP:DRP02[6]">GTP:DRP02[6]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP62" title="GTP:DRP62[7]">GTP:DRP62[7]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_IDLE_VAL_1" title="GTP:SATA_IDLE_VAL_1[0]">GTP:SATA_IDLE_VAL_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_RXCDRPHASERESET_1" title="GTP:A_RXCDRPHASERESET_1">GTP:A_RXCDRPHASERESET_1</a><br><a href="#bits-xc6s-GTP-GTP:DRP42" title="GTP:DRP42[7]">GTP:DRP42[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP22" title="GTP:DRP22[7]">GTP:DRP22[7]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_IDLE_VAL_0" title="GTP:SATA_IDLE_VAL_0[0]">GTP:SATA_IDLE_VAL_0[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_RXCDRPHASERESET_0" title="GTP:A_RXCDRPHASERESET_0">GTP:A_RXCDRPHASERESET_0</a><br><a href="#bits-xc6s-GTP-GTP:DRP02" title="GTP:DRP02[7]">GTP:DRP02[7]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP62" title="GTP:DRP62[8]">GTP:DRP62[8]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_IDLE_VAL_1" title="GTP:SATA_IDLE_VAL_1[1]">GTP:SATA_IDLE_VAL_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_RXCDRFREQRESET_1" title="GTP:A_RXCDRFREQRESET_1">GTP:A_RXCDRFREQRESET_1</a><br><a href="#bits-xc6s-GTP-GTP:DRP42" title="GTP:DRP42[8]">GTP:DRP42[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP22" title="GTP:DRP22[8]">GTP:DRP22[8]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_IDLE_VAL_0" title="GTP:SATA_IDLE_VAL_0[1]">GTP:SATA_IDLE_VAL_0[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_RXCDRFREQRESET_0" title="GTP:A_RXCDRFREQRESET_0">GTP:A_RXCDRFREQRESET_0</a><br><a href="#bits-xc6s-GTP-GTP:DRP02" title="GTP:DRP02[8]">GTP:DRP02[8]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP62" title="GTP:DRP62[9]">GTP:DRP62[9]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_IDLE_VAL_1" title="GTP:SATA_IDLE_VAL_1[2]">GTP:SATA_IDLE_VAL_1[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_RXCDRHOLD_1" title="GTP:A_RXCDRHOLD_1">GTP:A_RXCDRHOLD_1</a><br><a href="#bits-xc6s-GTP-GTP:DRP42" title="GTP:DRP42[9]">GTP:DRP42[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP22" title="GTP:DRP22[9]">GTP:DRP22[9]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_IDLE_VAL_0" title="GTP:SATA_IDLE_VAL_0[2]">GTP:SATA_IDLE_VAL_0[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_RXCDRHOLD_0" title="GTP:A_RXCDRHOLD_0">GTP:A_RXCDRHOLD_0</a><br><a href="#bits-xc6s-GTP-GTP:DRP02" title="GTP:DRP02[9]">GTP:DRP02[9]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP62" title="GTP:DRP62[10]">GTP:DRP62[10]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_SATA_1" title="GTP:PLL_SATA_1">GTP:PLL_SATA_1</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXRESET_1" title="GTP:A_TXRESET_1">GTP:A_TXRESET_1</a><br><a href="#bits-xc6s-GTP-GTP:DRP42" title="GTP:DRP42[10]">GTP:DRP42[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP22" title="GTP:DRP22[10]">GTP:DRP22[10]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_SATA_0" title="GTP:PLL_SATA_0">GTP:PLL_SATA_0</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXRESET_0" title="GTP:A_TXRESET_0">GTP:A_TXRESET_0</a><br><a href="#bits-xc6s-GTP-GTP:DRP02" title="GTP:DRP02[10]">GTP:DRP02[10]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP62" title="GTP:DRP62[11]">GTP:DRP62[11]</a><br><a href="#bits-xc6s-GTP-GTP:RX_STATUS_FMT_1" title="GTP:RX_STATUS_FMT_1">GTP:RX_STATUS_FMT_1</a></td><td><a href="#bits-xc6s-GTP-GTP:A_RXRESET_1" title="GTP:A_RXRESET_1">GTP:A_RXRESET_1</a><br><a href="#bits-xc6s-GTP-GTP:DRP42" title="GTP:DRP42[11]">GTP:DRP42[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP22" title="GTP:DRP22[11]">GTP:DRP22[11]</a><br><a href="#bits-xc6s-GTP-GTP:RX_STATUS_FMT_0" title="GTP:RX_STATUS_FMT_0">GTP:RX_STATUS_FMT_0</a></td><td><a href="#bits-xc6s-GTP-GTP:A_RXRESET_0" title="GTP:A_RXRESET_0">GTP:A_RXRESET_0</a><br><a href="#bits-xc6s-GTP-GTP:DRP02" title="GTP:DRP02[11]">GTP:DRP02[11]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP62" title="GTP:DRP62[12]">GTP:DRP62[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_RXBUFRESET_1" title="GTP:A_RXBUFRESET_1">GTP:A_RXBUFRESET_1</a><br><a href="#bits-xc6s-GTP-GTP:DRP42" title="GTP:DRP42[12]">GTP:DRP42[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP22" title="GTP:DRP22[12]">GTP:DRP22[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_RXBUFRESET_0" title="GTP:A_RXBUFRESET_0">GTP:A_RXBUFRESET_0</a><br><a href="#bits-xc6s-GTP-GTP:DRP02" title="GTP:DRP02[12]">GTP:DRP02[12]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP62" title="GTP:DRP62[13]">GTP:DRP62[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_GTPRESET_1" title="GTP:A_GTPRESET_1">GTP:A_GTPRESET_1</a><br><a href="#bits-xc6s-GTP-GTP:DRP42" title="GTP:DRP42[13]">GTP:DRP42[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP22" title="GTP:DRP22[13]">GTP:DRP22[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_GTPRESET_0" title="GTP:A_GTPRESET_0">GTP:A_GTPRESET_0</a><br><a href="#bits-xc6s-GTP-GTP:DRP02" title="GTP:DRP02[13]">GTP:DRP02[13]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP62" title="GTP:DRP62[14]">GTP:DRP62[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_RXCDRRESET_1" title="GTP:A_RXCDRRESET_1">GTP:A_RXCDRRESET_1</a><br><a href="#bits-xc6s-GTP-GTP:DRP42" title="GTP:DRP42[14]">GTP:DRP42[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP22" title="GTP:DRP22[14]">GTP:DRP22[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_RXCDRRESET_0" title="GTP:A_RXCDRRESET_0">GTP:A_RXCDRRESET_0</a><br><a href="#bits-xc6s-GTP-GTP:DRP02" title="GTP:DRP02[14]">GTP:DRP02[14]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP62" title="GTP:DRP62[15]">GTP:DRP62[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_PLLPOWERDOWN_1" title="GTP:A_PLLPOWERDOWN_1">GTP:A_PLLPOWERDOWN_1</a><br><a href="#bits-xc6s-GTP-GTP:DRP42" title="GTP:DRP42[15]">GTP:DRP42[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP22" title="GTP:DRP22[15]">GTP:DRP22[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_PLLPOWERDOWN_0" title="GTP:A_PLLPOWERDOWN_0">GTP:A_PLLPOWERDOWN_0</a><br><a href="#bits-xc6s-GTP-GTP:DRP02" title="GTP:DRP02[15]">GTP:DRP02[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP63" title="GTP:DRP63[0]">GTP:DRP63[0]</a><br><a href="#bits-xc6s-GTP-GTP:RXPRBSERR_LOOPBACK_1" title="GTP:RXPRBSERR_LOOPBACK_1">GTP:RXPRBSERR_LOOPBACK_1</a></td><td><a href="#bits-xc6s-GTP-GTP:A_RXPOWERDOWN_1" title="GTP:A_RXPOWERDOWN_1[0]">GTP:A_RXPOWERDOWN_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP43" title="GTP:DRP43[0]">GTP:DRP43[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP23" title="GTP:DRP23[0]">GTP:DRP23[0]</a><br><a href="#bits-xc6s-GTP-GTP:RXPRBSERR_LOOPBACK_0" title="GTP:RXPRBSERR_LOOPBACK_0">GTP:RXPRBSERR_LOOPBACK_0</a></td><td><a href="#bits-xc6s-GTP-GTP:A_RXPOWERDOWN_0" title="GTP:A_RXPOWERDOWN_0[0]">GTP:A_RXPOWERDOWN_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP03" title="GTP:DRP03[0]">GTP:DRP03[0]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP63" title="GTP:DRP63[1]">GTP:DRP63[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_RXPOWERDOWN_1" title="GTP:A_RXPOWERDOWN_1[1]">GTP:A_RXPOWERDOWN_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP43" title="GTP:DRP43[1]">GTP:DRP43[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP23" title="GTP:DRP23[1]">GTP:DRP23[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_RXPOWERDOWN_0" title="GTP:A_RXPOWERDOWN_0[1]">GTP:A_RXPOWERDOWN_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP03" title="GTP:DRP03[1]">GTP:DRP03[1]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP63" title="GTP:DRP63[2]">GTP:DRP63[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXPOWERDOWN_1" title="GTP:A_TXPOWERDOWN_1[0]">GTP:A_TXPOWERDOWN_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP43" title="GTP:DRP43[2]">GTP:DRP43[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP23" title="GTP:DRP23[2]">GTP:DRP23[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXPOWERDOWN_0" title="GTP:A_TXPOWERDOWN_0[0]">GTP:A_TXPOWERDOWN_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP03" title="GTP:DRP03[2]">GTP:DRP03[2]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP63" title="GTP:DRP63[3]">GTP:DRP63[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXPOWERDOWN_1" title="GTP:A_TXPOWERDOWN_1[1]">GTP:A_TXPOWERDOWN_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP43" title="GTP:DRP43[3]">GTP:DRP43[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP23" title="GTP:DRP23[3]">GTP:DRP23[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXPOWERDOWN_0" title="GTP:A_TXPOWERDOWN_0[1]">GTP:A_TXPOWERDOWN_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP03" title="GTP:DRP03[3]">GTP:DRP03[3]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP63" title="GTP:DRP63[4]">GTP:DRP63[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXELECIDLE_1" title="GTP:A_TXELECIDLE_1">GTP:A_TXELECIDLE_1</a><br><a href="#bits-xc6s-GTP-GTP:DRP43" title="GTP:DRP43[4]">GTP:DRP43[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP23" title="GTP:DRP23[4]">GTP:DRP23[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXELECIDLE_0" title="GTP:A_TXELECIDLE_0">GTP:A_TXELECIDLE_0</a><br><a href="#bits-xc6s-GTP-GTP:DRP03" title="GTP:DRP03[4]">GTP:DRP03[4]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP63" title="GTP:DRP63[5]">GTP:DRP63[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_PRBSCNTRESET_1" title="GTP:A_PRBSCNTRESET_1">GTP:A_PRBSCNTRESET_1</a><br><a href="#bits-xc6s-GTP-GTP:DRP43" title="GTP:DRP43[5]">GTP:DRP43[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP23" title="GTP:DRP23[5]">GTP:DRP23[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_PRBSCNTRESET_0" title="GTP:A_PRBSCNTRESET_0">GTP:A_PRBSCNTRESET_0</a><br><a href="#bits-xc6s-GTP-GTP:DRP03" title="GTP:DRP03[5]">GTP:DRP03[5]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP63" title="GTP:DRP63[6]">GTP:DRP63[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXENPRBSTST_1" title="GTP:A_TXENPRBSTST_1[0]">GTP:A_TXENPRBSTST_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP43" title="GTP:DRP43[6]">GTP:DRP43[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP23" title="GTP:DRP23[6]">GTP:DRP23[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXENPRBSTST_0" title="GTP:A_TXENPRBSTST_0[0]">GTP:A_TXENPRBSTST_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP03" title="GTP:DRP03[6]">GTP:DRP03[6]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP63" title="GTP:DRP63[7]">GTP:DRP63[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXENPRBSTST_1" title="GTP:A_TXENPRBSTST_1[1]">GTP:A_TXENPRBSTST_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP43" title="GTP:DRP43[7]">GTP:DRP43[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP23" title="GTP:DRP23[7]">GTP:DRP23[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXENPRBSTST_0" title="GTP:A_TXENPRBSTST_0[1]">GTP:A_TXENPRBSTST_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP03" title="GTP:DRP03[7]">GTP:DRP03[7]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP63" title="GTP:DRP63[8]">GTP:DRP63[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXENPRBSTST_1" title="GTP:A_TXENPRBSTST_1[2]">GTP:A_TXENPRBSTST_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP43" title="GTP:DRP43[8]">GTP:DRP43[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP23" title="GTP:DRP23[8]">GTP:DRP23[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXENPRBSTST_0" title="GTP:A_TXENPRBSTST_0[2]">GTP:A_TXENPRBSTST_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP03" title="GTP:DRP03[8]">GTP:DRP03[8]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP63" title="GTP:DRP63[9]">GTP:DRP63[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_RXENPRBSTST_1" title="GTP:A_RXENPRBSTST_1[0]">GTP:A_RXENPRBSTST_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP43" title="GTP:DRP43[9]">GTP:DRP43[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP23" title="GTP:DRP23[9]">GTP:DRP23[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_RXENPRBSTST_0" title="GTP:A_RXENPRBSTST_0[0]">GTP:A_RXENPRBSTST_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP03" title="GTP:DRP03[9]">GTP:DRP03[9]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP63" title="GTP:DRP63[10]">GTP:DRP63[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_RXENPRBSTST_1" title="GTP:A_RXENPRBSTST_1[1]">GTP:A_RXENPRBSTST_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP43" title="GTP:DRP43[10]">GTP:DRP43[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP23" title="GTP:DRP23[10]">GTP:DRP23[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_RXENPRBSTST_0" title="GTP:A_RXENPRBSTST_0[1]">GTP:A_RXENPRBSTST_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP03" title="GTP:DRP03[10]">GTP:DRP03[10]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP63" title="GTP:DRP63[11]">GTP:DRP63[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_RXENPRBSTST_1" title="GTP:A_RXENPRBSTST_1[2]">GTP:A_RXENPRBSTST_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP43" title="GTP:DRP43[11]">GTP:DRP43[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP23" title="GTP:DRP23[11]">GTP:DRP23[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_RXENPRBSTST_0" title="GTP:A_RXENPRBSTST_0[2]">GTP:A_RXENPRBSTST_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP03" title="GTP:DRP03[11]">GTP:DRP03[11]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP63" title="GTP:DRP63[12]">GTP:DRP63[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXPRBSFORCEERR_1" title="GTP:A_TXPRBSFORCEERR_1">GTP:A_TXPRBSFORCEERR_1</a><br><a href="#bits-xc6s-GTP-GTP:DRP43" title="GTP:DRP43[12]">GTP:DRP43[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP23" title="GTP:DRP23[12]">GTP:DRP23[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:A_TXPRBSFORCEERR_0" title="GTP:A_TXPRBSFORCEERR_0">GTP:A_TXPRBSFORCEERR_0</a><br><a href="#bits-xc6s-GTP-GTP:DRP03" title="GTP:DRP03[12]">GTP:DRP03[12]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP63" title="GTP:DRP63[13]">GTP:DRP63[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP43" title="GTP:DRP43[13]">GTP:DRP43[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP23" title="GTP:DRP23[13]">GTP:DRP23[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP03" title="GTP:DRP03[13]">GTP:DRP03[13]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP63" title="GTP:DRP63[14]">GTP:DRP63[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP43" title="GTP:DRP43[14]">GTP:DRP43[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP23" title="GTP:DRP23[14]">GTP:DRP23[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP03" title="GTP:DRP03[14]">GTP:DRP03[14]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP63" title="GTP:DRP63[15]">GTP:DRP63[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP43" title="GTP:DRP43[15]">GTP:DRP43[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP23" title="GTP:DRP23[15]">GTP:DRP23[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP03" title="GTP:DRP03[15]">GTP:DRP03[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="27">GTP bittile 9</th></tr><tr><th rowspan="2">Row</th><th colspan="26">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP64" title="GTP:DRP64[0]">GTP:DRP64[0]</a><br><a href="#bits-xc6s-GTP-GTP:RX_BUFFER_USE_1" title="GTP:RX_BUFFER_USE_1">GTP:RX_BUFFER_USE_1</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP44" title="GTP:DRP44[0]">GTP:DRP44[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP24" title="GTP:DRP24[0]">GTP:DRP24[0]</a><br><a href="#bits-xc6s-GTP-GTP:RX_BUFFER_USE_0" title="GTP:RX_BUFFER_USE_0">GTP:RX_BUFFER_USE_0</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP04" title="GTP:DRP04[0]">GTP:DRP04[0]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP64" title="GTP:DRP64[1]">GTP:DRP64[1]</a><br><a href="#bits-xc6s-GTP-GTP:TX_BUFFER_USE_1" title="GTP:TX_BUFFER_USE_1">GTP:TX_BUFFER_USE_1</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP44" title="GTP:DRP44[1]">GTP:DRP44[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP24" title="GTP:DRP24[1]">GTP:DRP24[1]</a><br><a href="#bits-xc6s-GTP-GTP:TX_BUFFER_USE_0" title="GTP:TX_BUFFER_USE_0">GTP:TX_BUFFER_USE_0</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP04" title="GTP:DRP04[1]">GTP:DRP04[1]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP64" title="GTP:DRP64[2]">GTP:DRP64[2]</a><br><a href="#bits-xc6s-GTP-GTP:TXRX_INVERT_1" title="GTP:TXRX_INVERT_1[0]">GTP:TXRX_INVERT_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP44" title="GTP:DRP44[2]">GTP:DRP44[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP24" title="GTP:DRP24[2]">GTP:DRP24[2]</a><br><a href="#bits-xc6s-GTP-GTP:TXRX_INVERT_0" title="GTP:TXRX_INVERT_0[0]">GTP:TXRX_INVERT_0[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP04" title="GTP:DRP04[2]">GTP:DRP04[2]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP64" title="GTP:DRP64[3]">GTP:DRP64[3]</a><br><a href="#bits-xc6s-GTP-GTP:TXRX_INVERT_1" title="GTP:TXRX_INVERT_1[1]">GTP:TXRX_INVERT_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP44" title="GTP:DRP44[3]">GTP:DRP44[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP24" title="GTP:DRP24[3]">GTP:DRP24[3]</a><br><a href="#bits-xc6s-GTP-GTP:TXRX_INVERT_0" title="GTP:TXRX_INVERT_0[1]">GTP:TXRX_INVERT_0[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP04" title="GTP:DRP04[3]">GTP:DRP04[3]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP64" title="GTP:DRP64[4]">GTP:DRP64[4]</a><br><a href="#bits-xc6s-GTP-GTP:TXRX_INVERT_1" title="GTP:TXRX_INVERT_1[2]">GTP:TXRX_INVERT_1[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP44" title="GTP:DRP44[4]">GTP:DRP44[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP24" title="GTP:DRP24[4]">GTP:DRP24[4]</a><br><a href="#bits-xc6s-GTP-GTP:TXRX_INVERT_0" title="GTP:TXRX_INVERT_0[2]">GTP:TXRX_INVERT_0[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP04" title="GTP:DRP04[4]">GTP:DRP04[4]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP64" title="GTP:DRP64[5]">GTP:DRP64[5]</a><br><a href="#bits-xc6s-GTP-GTP:RX_LOSS_OF_SYNC_FSM_1" title="GTP:RX_LOSS_OF_SYNC_FSM_1">GTP:RX_LOSS_OF_SYNC_FSM_1</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP44" title="GTP:DRP44[5]">GTP:DRP44[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP24" title="GTP:DRP24[5]">GTP:DRP24[5]</a><br><a href="#bits-xc6s-GTP-GTP:RX_LOSS_OF_SYNC_FSM_0" title="GTP:RX_LOSS_OF_SYNC_FSM_0">GTP:RX_LOSS_OF_SYNC_FSM_0</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP04" title="GTP:DRP04[5]">GTP:DRP04[5]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP64" title="GTP:DRP64[6]">GTP:DRP64[6]</a><br><a href="#bits-xc6s-GTP-GTP:RX_LOS_THRESHOLD_1" title="GTP:RX_LOS_THRESHOLD_1[0]">GTP:RX_LOS_THRESHOLD_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP44" title="GTP:DRP44[6]">GTP:DRP44[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP24" title="GTP:DRP24[6]">GTP:DRP24[6]</a><br><a href="#bits-xc6s-GTP-GTP:RX_LOS_THRESHOLD_0" title="GTP:RX_LOS_THRESHOLD_0[0]">GTP:RX_LOS_THRESHOLD_0[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP04" title="GTP:DRP04[6]">GTP:DRP04[6]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP64" title="GTP:DRP64[7]">GTP:DRP64[7]</a><br><a href="#bits-xc6s-GTP-GTP:RX_LOS_THRESHOLD_1" title="GTP:RX_LOS_THRESHOLD_1[1]">GTP:RX_LOS_THRESHOLD_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP44" title="GTP:DRP44[7]">GTP:DRP44[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP24" title="GTP:DRP24[7]">GTP:DRP24[7]</a><br><a href="#bits-xc6s-GTP-GTP:RX_LOS_THRESHOLD_0" title="GTP:RX_LOS_THRESHOLD_0[1]">GTP:RX_LOS_THRESHOLD_0[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP04" title="GTP:DRP04[7]">GTP:DRP04[7]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP64" title="GTP:DRP64[8]">GTP:DRP64[8]</a><br><a href="#bits-xc6s-GTP-GTP:RX_LOS_THRESHOLD_1" title="GTP:RX_LOS_THRESHOLD_1[2]">GTP:RX_LOS_THRESHOLD_1[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP44" title="GTP:DRP44[8]">GTP:DRP44[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP24" title="GTP:DRP24[8]">GTP:DRP24[8]</a><br><a href="#bits-xc6s-GTP-GTP:RX_LOS_THRESHOLD_0" title="GTP:RX_LOS_THRESHOLD_0[2]">GTP:RX_LOS_THRESHOLD_0[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP04" title="GTP:DRP04[8]">GTP:DRP04[8]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP64" title="GTP:DRP64[9]">GTP:DRP64[9]</a><br><a href="#bits-xc6s-GTP-GTP:RX_LOS_INVALID_INCR_1" title="GTP:RX_LOS_INVALID_INCR_1[0]">GTP:RX_LOS_INVALID_INCR_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP44" title="GTP:DRP44[9]">GTP:DRP44[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP24" title="GTP:DRP24[9]">GTP:DRP24[9]</a><br><a href="#bits-xc6s-GTP-GTP:RX_LOS_INVALID_INCR_0" title="GTP:RX_LOS_INVALID_INCR_0[0]">GTP:RX_LOS_INVALID_INCR_0[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP04" title="GTP:DRP04[9]">GTP:DRP04[9]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP64" title="GTP:DRP64[10]">GTP:DRP64[10]</a><br><a href="#bits-xc6s-GTP-GTP:RX_LOS_INVALID_INCR_1" title="GTP:RX_LOS_INVALID_INCR_1[1]">GTP:RX_LOS_INVALID_INCR_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP44" title="GTP:DRP44[10]">GTP:DRP44[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP24" title="GTP:DRP24[10]">GTP:DRP24[10]</a><br><a href="#bits-xc6s-GTP-GTP:RX_LOS_INVALID_INCR_0" title="GTP:RX_LOS_INVALID_INCR_0[1]">GTP:RX_LOS_INVALID_INCR_0[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP04" title="GTP:DRP04[10]">GTP:DRP04[10]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP64" title="GTP:DRP64[11]">GTP:DRP64[11]</a><br><a href="#bits-xc6s-GTP-GTP:RX_LOS_INVALID_INCR_1" title="GTP:RX_LOS_INVALID_INCR_1[2]">GTP:RX_LOS_INVALID_INCR_1[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP44" title="GTP:DRP44[11]">GTP:DRP44[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP24" title="GTP:DRP24[11]">GTP:DRP24[11]</a><br><a href="#bits-xc6s-GTP-GTP:RX_LOS_INVALID_INCR_0" title="GTP:RX_LOS_INVALID_INCR_0[2]">GTP:RX_LOS_INVALID_INCR_0[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP04" title="GTP:DRP04[11]">GTP:DRP04[11]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP64" title="GTP:DRP64[12]">GTP:DRP64[12]</a><br><a href="#bits-xc6s-GTP-GTP:USR_CODE_ERR_CLR_1" title="GTP:USR_CODE_ERR_CLR_1">GTP:USR_CODE_ERR_CLR_1</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP44" title="GTP:DRP44[12]">GTP:DRP44[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP24" title="GTP:DRP24[12]">GTP:DRP24[12]</a><br><a href="#bits-xc6s-GTP-GTP:USR_CODE_ERR_CLR_0" title="GTP:USR_CODE_ERR_CLR_0">GTP:USR_CODE_ERR_CLR_0</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP04" title="GTP:DRP04[12]">GTP:DRP04[12]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP64" title="GTP:DRP64[13]">GTP:DRP64[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP44" title="GTP:DRP44[13]">GTP:DRP44[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP24" title="GTP:DRP24[13]">GTP:DRP24[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP04" title="GTP:DRP04[13]">GTP:DRP04[13]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP64" title="GTP:DRP64[14]">GTP:DRP64[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP44" title="GTP:DRP44[14]">GTP:DRP44[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP24" title="GTP:DRP24[14]">GTP:DRP24[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP04" title="GTP:DRP04[14]">GTP:DRP04[14]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP64" title="GTP:DRP64[15]">GTP:DRP64[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP44" title="GTP:DRP44[15]">GTP:DRP44[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP24" title="GTP:DRP24[15]">GTP:DRP24[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP04" title="GTP:DRP04[15]">GTP:DRP04[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP65" title="GTP:DRP65[0]">GTP:DRP65[0]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_1" title="GTP:PMA_CDR_SCAN_1[0]">GTP:PMA_CDR_SCAN_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK25_DIVIDER_1" title="GTP:CLK25_DIVIDER_1[0]">GTP:CLK25_DIVIDER_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP45" title="GTP:DRP45[0]">GTP:DRP45[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP25" title="GTP:DRP25[0]">GTP:DRP25[0]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_0" title="GTP:PMA_CDR_SCAN_0[0]">GTP:PMA_CDR_SCAN_0[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK25_DIVIDER_0" title="GTP:CLK25_DIVIDER_0[0]">GTP:CLK25_DIVIDER_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP05" title="GTP:DRP05[0]">GTP:DRP05[0]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP65" title="GTP:DRP65[1]">GTP:DRP65[1]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_1" title="GTP:PMA_CDR_SCAN_1[1]">GTP:PMA_CDR_SCAN_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK25_DIVIDER_1" title="GTP:CLK25_DIVIDER_1[1]">GTP:CLK25_DIVIDER_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP45" title="GTP:DRP45[1]">GTP:DRP45[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP25" title="GTP:DRP25[1]">GTP:DRP25[1]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_0" title="GTP:PMA_CDR_SCAN_0[1]">GTP:PMA_CDR_SCAN_0[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK25_DIVIDER_0" title="GTP:CLK25_DIVIDER_0[1]">GTP:CLK25_DIVIDER_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP05" title="GTP:DRP05[1]">GTP:DRP05[1]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP65" title="GTP:DRP65[2]">GTP:DRP65[2]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_1" title="GTP:PMA_CDR_SCAN_1[2]">GTP:PMA_CDR_SCAN_1[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK25_DIVIDER_1" title="GTP:CLK25_DIVIDER_1[2]">GTP:CLK25_DIVIDER_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP45" title="GTP:DRP45[2]">GTP:DRP45[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP25" title="GTP:DRP25[2]">GTP:DRP25[2]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_0" title="GTP:PMA_CDR_SCAN_0[2]">GTP:PMA_CDR_SCAN_0[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK25_DIVIDER_0" title="GTP:CLK25_DIVIDER_0[2]">GTP:CLK25_DIVIDER_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP05" title="GTP:DRP05[2]">GTP:DRP05[2]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP65" title="GTP:DRP65[3]">GTP:DRP65[3]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_1" title="GTP:PMA_CDR_SCAN_1[3]">GTP:PMA_CDR_SCAN_1[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP45" title="GTP:DRP45[3]">GTP:DRP45[3]</a><br><a href="#bits-xc6s-GTP-GTP:OOB_CLK_DIVIDER_1" title="GTP:OOB_CLK_DIVIDER_1[0]">GTP:OOB_CLK_DIVIDER_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP25" title="GTP:DRP25[3]">GTP:DRP25[3]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_0" title="GTP:PMA_CDR_SCAN_0[3]">GTP:PMA_CDR_SCAN_0[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP05" title="GTP:DRP05[3]">GTP:DRP05[3]</a><br><a href="#bits-xc6s-GTP-GTP:OOB_CLK_DIVIDER_0" title="GTP:OOB_CLK_DIVIDER_0[0]">GTP:OOB_CLK_DIVIDER_0[0]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP65" title="GTP:DRP65[4]">GTP:DRP65[4]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_1" title="GTP:PMA_CDR_SCAN_1[4]">GTP:PMA_CDR_SCAN_1[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP45" title="GTP:DRP45[4]">GTP:DRP45[4]</a><br><a href="#bits-xc6s-GTP-GTP:OOB_CLK_DIVIDER_1" title="GTP:OOB_CLK_DIVIDER_1[1]">GTP:OOB_CLK_DIVIDER_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP25" title="GTP:DRP25[4]">GTP:DRP25[4]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_0" title="GTP:PMA_CDR_SCAN_0[4]">GTP:PMA_CDR_SCAN_0[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP05" title="GTP:DRP05[4]">GTP:DRP05[4]</a><br><a href="#bits-xc6s-GTP-GTP:OOB_CLK_DIVIDER_0" title="GTP:OOB_CLK_DIVIDER_0[1]">GTP:OOB_CLK_DIVIDER_0[1]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP65" title="GTP:DRP65[5]">GTP:DRP65[5]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_1" title="GTP:PMA_CDR_SCAN_1[5]">GTP:PMA_CDR_SCAN_1[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP45" title="GTP:DRP45[5]">GTP:DRP45[5]</a><br><a href="#bits-xc6s-GTP-GTP:OOB_CLK_DIVIDER_1" title="GTP:OOB_CLK_DIVIDER_1[2]">GTP:OOB_CLK_DIVIDER_1[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP25" title="GTP:DRP25[5]">GTP:DRP25[5]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_0" title="GTP:PMA_CDR_SCAN_0[5]">GTP:PMA_CDR_SCAN_0[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP05" title="GTP:DRP05[5]">GTP:DRP05[5]</a><br><a href="#bits-xc6s-GTP-GTP:OOB_CLK_DIVIDER_0" title="GTP:OOB_CLK_DIVIDER_0[2]">GTP:OOB_CLK_DIVIDER_0[2]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP65" title="GTP:DRP65[6]">GTP:DRP65[6]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_1" title="GTP:PMA_CDR_SCAN_1[6]">GTP:PMA_CDR_SCAN_1[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:CDR_PH_ADJ_TIME_1" title="GTP:CDR_PH_ADJ_TIME_1[0]">GTP:CDR_PH_ADJ_TIME_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP45" title="GTP:DRP45[6]">GTP:DRP45[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP25" title="GTP:DRP25[6]">GTP:DRP25[6]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_0" title="GTP:PMA_CDR_SCAN_0[6]">GTP:PMA_CDR_SCAN_0[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:CDR_PH_ADJ_TIME_0" title="GTP:CDR_PH_ADJ_TIME_0[0]">GTP:CDR_PH_ADJ_TIME_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP05" title="GTP:DRP05[6]">GTP:DRP05[6]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP65" title="GTP:DRP65[7]">GTP:DRP65[7]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_1" title="GTP:PMA_CDR_SCAN_1[7]">GTP:PMA_CDR_SCAN_1[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:CDR_PH_ADJ_TIME_1" title="GTP:CDR_PH_ADJ_TIME_1[1]">GTP:CDR_PH_ADJ_TIME_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP45" title="GTP:DRP45[7]">GTP:DRP45[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP25" title="GTP:DRP25[7]">GTP:DRP25[7]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_0" title="GTP:PMA_CDR_SCAN_0[7]">GTP:PMA_CDR_SCAN_0[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:CDR_PH_ADJ_TIME_0" title="GTP:CDR_PH_ADJ_TIME_0[1]">GTP:CDR_PH_ADJ_TIME_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP05" title="GTP:DRP05[7]">GTP:DRP05[7]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP65" title="GTP:DRP65[8]">GTP:DRP65[8]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_1" title="GTP:PMA_CDR_SCAN_1[8]">GTP:PMA_CDR_SCAN_1[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:CDR_PH_ADJ_TIME_1" title="GTP:CDR_PH_ADJ_TIME_1[2]">GTP:CDR_PH_ADJ_TIME_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP45" title="GTP:DRP45[8]">GTP:DRP45[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP25" title="GTP:DRP25[8]">GTP:DRP25[8]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_0" title="GTP:PMA_CDR_SCAN_0[8]">GTP:PMA_CDR_SCAN_0[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:CDR_PH_ADJ_TIME_0" title="GTP:CDR_PH_ADJ_TIME_0[2]">GTP:CDR_PH_ADJ_TIME_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP05" title="GTP:DRP05[8]">GTP:DRP05[8]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP65" title="GTP:DRP65[9]">GTP:DRP65[9]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_1" title="GTP:PMA_CDR_SCAN_1[9]">GTP:PMA_CDR_SCAN_1[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:CDR_PH_ADJ_TIME_1" title="GTP:CDR_PH_ADJ_TIME_1[3]">GTP:CDR_PH_ADJ_TIME_1[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP45" title="GTP:DRP45[9]">GTP:DRP45[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP25" title="GTP:DRP25[9]">GTP:DRP25[9]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_0" title="GTP:PMA_CDR_SCAN_0[9]">GTP:PMA_CDR_SCAN_0[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:CDR_PH_ADJ_TIME_0" title="GTP:CDR_PH_ADJ_TIME_0[3]">GTP:CDR_PH_ADJ_TIME_0[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP05" title="GTP:DRP05[9]">GTP:DRP05[9]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP65" title="GTP:DRP65[10]">GTP:DRP65[10]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_1" title="GTP:PMA_CDR_SCAN_1[10]">GTP:PMA_CDR_SCAN_1[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:CDR_PH_ADJ_TIME_1" title="GTP:CDR_PH_ADJ_TIME_1[4]">GTP:CDR_PH_ADJ_TIME_1[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP45" title="GTP:DRP45[10]">GTP:DRP45[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP25" title="GTP:DRP25[10]">GTP:DRP25[10]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_0" title="GTP:PMA_CDR_SCAN_0[10]">GTP:PMA_CDR_SCAN_0[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:CDR_PH_ADJ_TIME_0" title="GTP:CDR_PH_ADJ_TIME_0[4]">GTP:CDR_PH_ADJ_TIME_0[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP05" title="GTP:DRP05[10]">GTP:DRP05[10]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP65" title="GTP:DRP65[11]">GTP:DRP65[11]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_1" title="GTP:PMA_CDR_SCAN_1[11]">GTP:PMA_CDR_SCAN_1[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP45" title="GTP:DRP45[11]">GTP:DRP45[11]</a><br><a href="#bits-xc6s-GTP-GTP:RX_EN_IDLE_HOLD_CDR_1" title="GTP:RX_EN_IDLE_HOLD_CDR_1">GTP:RX_EN_IDLE_HOLD_CDR_1</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP25" title="GTP:DRP25[11]">GTP:DRP25[11]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_0" title="GTP:PMA_CDR_SCAN_0[11]">GTP:PMA_CDR_SCAN_0[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP05" title="GTP:DRP05[11]">GTP:DRP05[11]</a><br><a href="#bits-xc6s-GTP-GTP:RX_EN_IDLE_HOLD_CDR_0" title="GTP:RX_EN_IDLE_HOLD_CDR_0">GTP:RX_EN_IDLE_HOLD_CDR_0</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP65" title="GTP:DRP65[12]">GTP:DRP65[12]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_1" title="GTP:PMA_CDR_SCAN_1[12]">GTP:PMA_CDR_SCAN_1[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP45" title="GTP:DRP45[12]">GTP:DRP45[12]</a><br><a href="#bits-xc6s-GTP-GTP:RX_EN_IDLE_RESET_FR_1" title="GTP:RX_EN_IDLE_RESET_FR_1">GTP:RX_EN_IDLE_RESET_FR_1</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP25" title="GTP:DRP25[12]">GTP:DRP25[12]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_0" title="GTP:PMA_CDR_SCAN_0[12]">GTP:PMA_CDR_SCAN_0[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP05" title="GTP:DRP05[12]">GTP:DRP05[12]</a><br><a href="#bits-xc6s-GTP-GTP:RX_EN_IDLE_RESET_FR_0" title="GTP:RX_EN_IDLE_RESET_FR_0">GTP:RX_EN_IDLE_RESET_FR_0</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP65" title="GTP:DRP65[13]">GTP:DRP65[13]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_1" title="GTP:PMA_CDR_SCAN_1[13]">GTP:PMA_CDR_SCAN_1[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP45" title="GTP:DRP45[13]">GTP:DRP45[13]</a><br><a href="#bits-xc6s-GTP-GTP:RX_EN_IDLE_RESET_PH_1" title="GTP:RX_EN_IDLE_RESET_PH_1">GTP:RX_EN_IDLE_RESET_PH_1</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP25" title="GTP:DRP25[13]">GTP:DRP25[13]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_0" title="GTP:PMA_CDR_SCAN_0[13]">GTP:PMA_CDR_SCAN_0[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP05" title="GTP:DRP05[13]">GTP:DRP05[13]</a><br><a href="#bits-xc6s-GTP-GTP:RX_EN_IDLE_RESET_PH_0" title="GTP:RX_EN_IDLE_RESET_PH_0">GTP:RX_EN_IDLE_RESET_PH_0</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP65" title="GTP:DRP65[14]">GTP:DRP65[14]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_1" title="GTP:PMA_CDR_SCAN_1[14]">GTP:PMA_CDR_SCAN_1[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP45" title="GTP:DRP45[14]">GTP:DRP45[14]</a><br><a href="#bits-xc6s-GTP-GTP:RX_EN_IDLE_RESET_BUF_1" title="GTP:RX_EN_IDLE_RESET_BUF_1">GTP:RX_EN_IDLE_RESET_BUF_1</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP25" title="GTP:DRP25[14]">GTP:DRP25[14]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_0" title="GTP:PMA_CDR_SCAN_0[14]">GTP:PMA_CDR_SCAN_0[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP05" title="GTP:DRP05[14]">GTP:DRP05[14]</a><br><a href="#bits-xc6s-GTP-GTP:RX_EN_IDLE_RESET_BUF_0" title="GTP:RX_EN_IDLE_RESET_BUF_0">GTP:RX_EN_IDLE_RESET_BUF_0</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP65" title="GTP:DRP65[15]">GTP:DRP65[15]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_1" title="GTP:PMA_CDR_SCAN_1[15]">GTP:PMA_CDR_SCAN_1[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP45" title="GTP:DRP45[15]">GTP:DRP45[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP25" title="GTP:DRP25[15]">GTP:DRP25[15]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_0" title="GTP:PMA_CDR_SCAN_0[15]">GTP:PMA_CDR_SCAN_0[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP05" title="GTP:DRP05[15]">GTP:DRP05[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP66" title="GTP:DRP66[0]">GTP:DRP66[0]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_1" title="GTP:PMA_CDR_SCAN_1[16]">GTP:PMA_CDR_SCAN_1[16]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP46" title="GTP:DRP46[0]">GTP:DRP46[0]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_1" title="GTP:PLL_COM_CFG_1[0]">GTP:PLL_COM_CFG_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP26" title="GTP:DRP26[0]">GTP:DRP26[0]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_0" title="GTP:PMA_CDR_SCAN_0[16]">GTP:PMA_CDR_SCAN_0[16]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP06" title="GTP:DRP06[0]">GTP:DRP06[0]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_0" title="GTP:PLL_COM_CFG_0[0]">GTP:PLL_COM_CFG_0[0]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP66" title="GTP:DRP66[1]">GTP:DRP66[1]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_1" title="GTP:PMA_CDR_SCAN_1[17]">GTP:PMA_CDR_SCAN_1[17]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP46" title="GTP:DRP46[1]">GTP:DRP46[1]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_1" title="GTP:PLL_COM_CFG_1[1]">GTP:PLL_COM_CFG_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP26" title="GTP:DRP26[1]">GTP:DRP26[1]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_0" title="GTP:PMA_CDR_SCAN_0[17]">GTP:PMA_CDR_SCAN_0[17]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP06" title="GTP:DRP06[1]">GTP:DRP06[1]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_0" title="GTP:PLL_COM_CFG_0[1]">GTP:PLL_COM_CFG_0[1]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP66" title="GTP:DRP66[2]">GTP:DRP66[2]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_1" title="GTP:PMA_CDR_SCAN_1[18]">GTP:PMA_CDR_SCAN_1[18]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP46" title="GTP:DRP46[2]">GTP:DRP46[2]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_1" title="GTP:PLL_COM_CFG_1[2]">GTP:PLL_COM_CFG_1[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP26" title="GTP:DRP26[2]">GTP:DRP26[2]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_0" title="GTP:PMA_CDR_SCAN_0[18]">GTP:PMA_CDR_SCAN_0[18]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP06" title="GTP:DRP06[2]">GTP:DRP06[2]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_0" title="GTP:PLL_COM_CFG_0[2]">GTP:PLL_COM_CFG_0[2]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP66" title="GTP:DRP66[3]">GTP:DRP66[3]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_1" title="GTP:PMA_CDR_SCAN_1[19]">GTP:PMA_CDR_SCAN_1[19]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP46" title="GTP:DRP46[3]">GTP:DRP46[3]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_1" title="GTP:PLL_COM_CFG_1[3]">GTP:PLL_COM_CFG_1[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP26" title="GTP:DRP26[3]">GTP:DRP26[3]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_0" title="GTP:PMA_CDR_SCAN_0[19]">GTP:PMA_CDR_SCAN_0[19]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP06" title="GTP:DRP06[3]">GTP:DRP06[3]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_0" title="GTP:PLL_COM_CFG_0[3]">GTP:PLL_COM_CFG_0[3]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP66" title="GTP:DRP66[4]">GTP:DRP66[4]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_1" title="GTP:PMA_CDR_SCAN_1[20]">GTP:PMA_CDR_SCAN_1[20]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP46" title="GTP:DRP46[4]">GTP:DRP46[4]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_1" title="GTP:PLL_COM_CFG_1[4]">GTP:PLL_COM_CFG_1[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP26" title="GTP:DRP26[4]">GTP:DRP26[4]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_0" title="GTP:PMA_CDR_SCAN_0[20]">GTP:PMA_CDR_SCAN_0[20]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP06" title="GTP:DRP06[4]">GTP:DRP06[4]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_0" title="GTP:PLL_COM_CFG_0[4]">GTP:PLL_COM_CFG_0[4]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP66" title="GTP:DRP66[5]">GTP:DRP66[5]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_1" title="GTP:PMA_CDR_SCAN_1[21]">GTP:PMA_CDR_SCAN_1[21]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP46" title="GTP:DRP46[5]">GTP:DRP46[5]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_1" title="GTP:PLL_COM_CFG_1[5]">GTP:PLL_COM_CFG_1[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP26" title="GTP:DRP26[5]">GTP:DRP26[5]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_0" title="GTP:PMA_CDR_SCAN_0[21]">GTP:PMA_CDR_SCAN_0[21]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP06" title="GTP:DRP06[5]">GTP:DRP06[5]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_0" title="GTP:PLL_COM_CFG_0[5]">GTP:PLL_COM_CFG_0[5]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP66" title="GTP:DRP66[6]">GTP:DRP66[6]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_1" title="GTP:PMA_CDR_SCAN_1[22]">GTP:PMA_CDR_SCAN_1[22]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP46" title="GTP:DRP46[6]">GTP:DRP46[6]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_1" title="GTP:PLL_COM_CFG_1[6]">GTP:PLL_COM_CFG_1[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP26" title="GTP:DRP26[6]">GTP:DRP26[6]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_0" title="GTP:PMA_CDR_SCAN_0[22]">GTP:PMA_CDR_SCAN_0[22]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP06" title="GTP:DRP06[6]">GTP:DRP06[6]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_0" title="GTP:PLL_COM_CFG_0[6]">GTP:PLL_COM_CFG_0[6]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP66" title="GTP:DRP66[7]">GTP:DRP66[7]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_1" title="GTP:PMA_CDR_SCAN_1[23]">GTP:PMA_CDR_SCAN_1[23]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP46" title="GTP:DRP46[7]">GTP:DRP46[7]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_1" title="GTP:PLL_COM_CFG_1[7]">GTP:PLL_COM_CFG_1[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP26" title="GTP:DRP26[7]">GTP:DRP26[7]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_0" title="GTP:PMA_CDR_SCAN_0[23]">GTP:PMA_CDR_SCAN_0[23]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP06" title="GTP:DRP06[7]">GTP:DRP06[7]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_0" title="GTP:PLL_COM_CFG_0[7]">GTP:PLL_COM_CFG_0[7]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP66" title="GTP:DRP66[8]">GTP:DRP66[8]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_1" title="GTP:PMA_CDR_SCAN_1[24]">GTP:PMA_CDR_SCAN_1[24]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP46" title="GTP:DRP46[8]">GTP:DRP46[8]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_1" title="GTP:PLL_COM_CFG_1[8]">GTP:PLL_COM_CFG_1[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP26" title="GTP:DRP26[8]">GTP:DRP26[8]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_0" title="GTP:PMA_CDR_SCAN_0[24]">GTP:PMA_CDR_SCAN_0[24]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP06" title="GTP:DRP06[8]">GTP:DRP06[8]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_0" title="GTP:PLL_COM_CFG_0[8]">GTP:PLL_COM_CFG_0[8]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP66" title="GTP:DRP66[9]">GTP:DRP66[9]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_1" title="GTP:PMA_CDR_SCAN_1[25]">GTP:PMA_CDR_SCAN_1[25]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP46" title="GTP:DRP46[9]">GTP:DRP46[9]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_1" title="GTP:PLL_COM_CFG_1[9]">GTP:PLL_COM_CFG_1[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP26" title="GTP:DRP26[9]">GTP:DRP26[9]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_0" title="GTP:PMA_CDR_SCAN_0[25]">GTP:PMA_CDR_SCAN_0[25]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP06" title="GTP:DRP06[9]">GTP:DRP06[9]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_0" title="GTP:PLL_COM_CFG_0[9]">GTP:PLL_COM_CFG_0[9]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP66" title="GTP:DRP66[10]">GTP:DRP66[10]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_1" title="GTP:PMA_CDR_SCAN_1[26]">GTP:PMA_CDR_SCAN_1[26]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP46" title="GTP:DRP46[10]">GTP:DRP46[10]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_1" title="GTP:PLL_COM_CFG_1[10]">GTP:PLL_COM_CFG_1[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP26" title="GTP:DRP26[10]">GTP:DRP26[10]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_CDR_SCAN_0" title="GTP:PMA_CDR_SCAN_0[26]">GTP:PMA_CDR_SCAN_0[26]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP06" title="GTP:DRP06[10]">GTP:DRP06[10]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_0" title="GTP:PLL_COM_CFG_0[10]">GTP:PLL_COM_CFG_0[10]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP66" title="GTP:DRP66[11]">GTP:DRP66[11]</a><br><a href="#bits-xc6s-GTP-GTP:TX_IDLE_DELAY_1" title="GTP:TX_IDLE_DELAY_1[0]">GTP:TX_IDLE_DELAY_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP46" title="GTP:DRP46[11]">GTP:DRP46[11]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_1" title="GTP:PLL_COM_CFG_1[11]">GTP:PLL_COM_CFG_1[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP26" title="GTP:DRP26[11]">GTP:DRP26[11]</a><br><a href="#bits-xc6s-GTP-GTP:TX_IDLE_DELAY_0" title="GTP:TX_IDLE_DELAY_0[0]">GTP:TX_IDLE_DELAY_0[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP06" title="GTP:DRP06[11]">GTP:DRP06[11]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_0" title="GTP:PLL_COM_CFG_0[11]">GTP:PLL_COM_CFG_0[11]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP66" title="GTP:DRP66[12]">GTP:DRP66[12]</a><br><a href="#bits-xc6s-GTP-GTP:TX_IDLE_DELAY_1" title="GTP:TX_IDLE_DELAY_1[1]">GTP:TX_IDLE_DELAY_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP46" title="GTP:DRP46[12]">GTP:DRP46[12]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_1" title="GTP:PLL_COM_CFG_1[12]">GTP:PLL_COM_CFG_1[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP26" title="GTP:DRP26[12]">GTP:DRP26[12]</a><br><a href="#bits-xc6s-GTP-GTP:TX_IDLE_DELAY_0" title="GTP:TX_IDLE_DELAY_0[1]">GTP:TX_IDLE_DELAY_0[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP06" title="GTP:DRP06[12]">GTP:DRP06[12]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_0" title="GTP:PLL_COM_CFG_0[12]">GTP:PLL_COM_CFG_0[12]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP66" title="GTP:DRP66[13]">GTP:DRP66[13]</a><br><a href="#bits-xc6s-GTP-GTP:TX_IDLE_DELAY_1" title="GTP:TX_IDLE_DELAY_1[2]">GTP:TX_IDLE_DELAY_1[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP46" title="GTP:DRP46[13]">GTP:DRP46[13]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_1" title="GTP:PLL_COM_CFG_1[13]">GTP:PLL_COM_CFG_1[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP26" title="GTP:DRP26[13]">GTP:DRP26[13]</a><br><a href="#bits-xc6s-GTP-GTP:TX_IDLE_DELAY_0" title="GTP:TX_IDLE_DELAY_0[2]">GTP:TX_IDLE_DELAY_0[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP06" title="GTP:DRP06[13]">GTP:DRP06[13]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_0" title="GTP:PLL_COM_CFG_0[13]">GTP:PLL_COM_CFG_0[13]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP66" title="GTP:DRP66[14]">GTP:DRP66[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP46" title="GTP:DRP46[14]">GTP:DRP46[14]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_1" title="GTP:PLL_COM_CFG_1[14]">GTP:PLL_COM_CFG_1[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP26" title="GTP:DRP26[14]">GTP:DRP26[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP06" title="GTP:DRP06[14]">GTP:DRP06[14]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_0" title="GTP:PLL_COM_CFG_0[14]">GTP:PLL_COM_CFG_0[14]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP66" title="GTP:DRP66[15]">GTP:DRP66[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP46" title="GTP:DRP46[15]">GTP:DRP46[15]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_1" title="GTP:PLL_COM_CFG_1[15]">GTP:PLL_COM_CFG_1[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP26" title="GTP:DRP26[15]">GTP:DRP26[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP06" title="GTP:DRP06[15]">GTP:DRP06[15]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_0" title="GTP:PLL_COM_CFG_0[15]">GTP:PLL_COM_CFG_0[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP67" title="GTP:DRP67[0]">GTP:DRP67[0]</a><br><a href="#bits-xc6s-GTP-GTP:TX_DETECT_RX_CFG_1" title="GTP:TX_DETECT_RX_CFG_1[0]">GTP:TX_DETECT_RX_CFG_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP47" title="GTP:DRP47[0]">GTP:DRP47[0]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_1" title="GTP:PLL_COM_CFG_1[16]">GTP:PLL_COM_CFG_1[16]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP27" title="GTP:DRP27[0]">GTP:DRP27[0]</a><br><a href="#bits-xc6s-GTP-GTP:TX_DETECT_RX_CFG_0" title="GTP:TX_DETECT_RX_CFG_0[0]">GTP:TX_DETECT_RX_CFG_0[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP07" title="GTP:DRP07[0]">GTP:DRP07[0]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_0" title="GTP:PLL_COM_CFG_0[16]">GTP:PLL_COM_CFG_0[16]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP67" title="GTP:DRP67[1]">GTP:DRP67[1]</a><br><a href="#bits-xc6s-GTP-GTP:TX_DETECT_RX_CFG_1" title="GTP:TX_DETECT_RX_CFG_1[1]">GTP:TX_DETECT_RX_CFG_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP47" title="GTP:DRP47[1]">GTP:DRP47[1]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_1" title="GTP:PLL_COM_CFG_1[17]">GTP:PLL_COM_CFG_1[17]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP27" title="GTP:DRP27[1]">GTP:DRP27[1]</a><br><a href="#bits-xc6s-GTP-GTP:TX_DETECT_RX_CFG_0" title="GTP:TX_DETECT_RX_CFG_0[1]">GTP:TX_DETECT_RX_CFG_0[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP07" title="GTP:DRP07[1]">GTP:DRP07[1]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_0" title="GTP:PLL_COM_CFG_0[17]">GTP:PLL_COM_CFG_0[17]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP67" title="GTP:DRP67[2]">GTP:DRP67[2]</a><br><a href="#bits-xc6s-GTP-GTP:TX_DETECT_RX_CFG_1" title="GTP:TX_DETECT_RX_CFG_1[2]">GTP:TX_DETECT_RX_CFG_1[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP47" title="GTP:DRP47[2]">GTP:DRP47[2]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_1" title="GTP:PLL_COM_CFG_1[18]">GTP:PLL_COM_CFG_1[18]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP27" title="GTP:DRP27[2]">GTP:DRP27[2]</a><br><a href="#bits-xc6s-GTP-GTP:TX_DETECT_RX_CFG_0" title="GTP:TX_DETECT_RX_CFG_0[2]">GTP:TX_DETECT_RX_CFG_0[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP07" title="GTP:DRP07[2]">GTP:DRP07[2]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_0" title="GTP:PLL_COM_CFG_0[18]">GTP:PLL_COM_CFG_0[18]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP67" title="GTP:DRP67[3]">GTP:DRP67[3]</a><br><a href="#bits-xc6s-GTP-GTP:TX_DETECT_RX_CFG_1" title="GTP:TX_DETECT_RX_CFG_1[3]">GTP:TX_DETECT_RX_CFG_1[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP47" title="GTP:DRP47[3]">GTP:DRP47[3]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_1" title="GTP:PLL_COM_CFG_1[19]">GTP:PLL_COM_CFG_1[19]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP27" title="GTP:DRP27[3]">GTP:DRP27[3]</a><br><a href="#bits-xc6s-GTP-GTP:TX_DETECT_RX_CFG_0" title="GTP:TX_DETECT_RX_CFG_0[3]">GTP:TX_DETECT_RX_CFG_0[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP07" title="GTP:DRP07[3]">GTP:DRP07[3]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_0" title="GTP:PLL_COM_CFG_0[19]">GTP:PLL_COM_CFG_0[19]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP67" title="GTP:DRP67[4]">GTP:DRP67[4]</a><br><a href="#bits-xc6s-GTP-GTP:TX_DETECT_RX_CFG_1" title="GTP:TX_DETECT_RX_CFG_1[4]">GTP:TX_DETECT_RX_CFG_1[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP47" title="GTP:DRP47[4]">GTP:DRP47[4]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_1" title="GTP:PLL_COM_CFG_1[20]">GTP:PLL_COM_CFG_1[20]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP27" title="GTP:DRP27[4]">GTP:DRP27[4]</a><br><a href="#bits-xc6s-GTP-GTP:TX_DETECT_RX_CFG_0" title="GTP:TX_DETECT_RX_CFG_0[4]">GTP:TX_DETECT_RX_CFG_0[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP07" title="GTP:DRP07[4]">GTP:DRP07[4]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_0" title="GTP:PLL_COM_CFG_0[20]">GTP:PLL_COM_CFG_0[20]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP67" title="GTP:DRP67[5]">GTP:DRP67[5]</a><br><a href="#bits-xc6s-GTP-GTP:TX_DETECT_RX_CFG_1" title="GTP:TX_DETECT_RX_CFG_1[5]">GTP:TX_DETECT_RX_CFG_1[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP47" title="GTP:DRP47[5]">GTP:DRP47[5]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_1" title="GTP:PLL_COM_CFG_1[21]">GTP:PLL_COM_CFG_1[21]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP27" title="GTP:DRP27[5]">GTP:DRP27[5]</a><br><a href="#bits-xc6s-GTP-GTP:TX_DETECT_RX_CFG_0" title="GTP:TX_DETECT_RX_CFG_0[5]">GTP:TX_DETECT_RX_CFG_0[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP07" title="GTP:DRP07[5]">GTP:DRP07[5]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_0" title="GTP:PLL_COM_CFG_0[21]">GTP:PLL_COM_CFG_0[21]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP67" title="GTP:DRP67[6]">GTP:DRP67[6]</a><br><a href="#bits-xc6s-GTP-GTP:TX_DETECT_RX_CFG_1" title="GTP:TX_DETECT_RX_CFG_1[6]">GTP:TX_DETECT_RX_CFG_1[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP47" title="GTP:DRP47[6]">GTP:DRP47[6]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_1" title="GTP:PLL_COM_CFG_1[22]">GTP:PLL_COM_CFG_1[22]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP27" title="GTP:DRP27[6]">GTP:DRP27[6]</a><br><a href="#bits-xc6s-GTP-GTP:TX_DETECT_RX_CFG_0" title="GTP:TX_DETECT_RX_CFG_0[6]">GTP:TX_DETECT_RX_CFG_0[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP07" title="GTP:DRP07[6]">GTP:DRP07[6]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_0" title="GTP:PLL_COM_CFG_0[22]">GTP:PLL_COM_CFG_0[22]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP67" title="GTP:DRP67[7]">GTP:DRP67[7]</a><br><a href="#bits-xc6s-GTP-GTP:TX_DETECT_RX_CFG_1" title="GTP:TX_DETECT_RX_CFG_1[7]">GTP:TX_DETECT_RX_CFG_1[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP47" title="GTP:DRP47[7]">GTP:DRP47[7]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_1" title="GTP:PLL_COM_CFG_1[23]">GTP:PLL_COM_CFG_1[23]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP27" title="GTP:DRP27[7]">GTP:DRP27[7]</a><br><a href="#bits-xc6s-GTP-GTP:TX_DETECT_RX_CFG_0" title="GTP:TX_DETECT_RX_CFG_0[7]">GTP:TX_DETECT_RX_CFG_0[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP07" title="GTP:DRP07[7]">GTP:DRP07[7]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_COM_CFG_0" title="GTP:PLL_COM_CFG_0[23]">GTP:PLL_COM_CFG_0[23]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP67" title="GTP:DRP67[8]">GTP:DRP67[8]</a><br><a href="#bits-xc6s-GTP-GTP:TX_DETECT_RX_CFG_1" title="GTP:TX_DETECT_RX_CFG_1[8]">GTP:TX_DETECT_RX_CFG_1[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP47" title="GTP:DRP47[8]">GTP:DRP47[8]</a><br><a href="#bits-xc6s-GTP-GTP:RX_IDLE_HI_CNT_1" title="GTP:RX_IDLE_HI_CNT_1[0]">GTP:RX_IDLE_HI_CNT_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP27" title="GTP:DRP27[8]">GTP:DRP27[8]</a><br><a href="#bits-xc6s-GTP-GTP:TX_DETECT_RX_CFG_0" title="GTP:TX_DETECT_RX_CFG_0[8]">GTP:TX_DETECT_RX_CFG_0[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP07" title="GTP:DRP07[8]">GTP:DRP07[8]</a><br><a href="#bits-xc6s-GTP-GTP:RX_IDLE_HI_CNT_0" title="GTP:RX_IDLE_HI_CNT_0[0]">GTP:RX_IDLE_HI_CNT_0[0]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP67" title="GTP:DRP67[9]">GTP:DRP67[9]</a><br><a href="#bits-xc6s-GTP-GTP:TX_DETECT_RX_CFG_1" title="GTP:TX_DETECT_RX_CFG_1[9]">GTP:TX_DETECT_RX_CFG_1[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP47" title="GTP:DRP47[9]">GTP:DRP47[9]</a><br><a href="#bits-xc6s-GTP-GTP:RX_IDLE_HI_CNT_1" title="GTP:RX_IDLE_HI_CNT_1[1]">GTP:RX_IDLE_HI_CNT_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP27" title="GTP:DRP27[9]">GTP:DRP27[9]</a><br><a href="#bits-xc6s-GTP-GTP:TX_DETECT_RX_CFG_0" title="GTP:TX_DETECT_RX_CFG_0[9]">GTP:TX_DETECT_RX_CFG_0[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP07" title="GTP:DRP07[9]">GTP:DRP07[9]</a><br><a href="#bits-xc6s-GTP-GTP:RX_IDLE_HI_CNT_0" title="GTP:RX_IDLE_HI_CNT_0[1]">GTP:RX_IDLE_HI_CNT_0[1]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP67" title="GTP:DRP67[10]">GTP:DRP67[10]</a><br><a href="#bits-xc6s-GTP-GTP:TX_DETECT_RX_CFG_1" title="GTP:TX_DETECT_RX_CFG_1[10]">GTP:TX_DETECT_RX_CFG_1[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP47" title="GTP:DRP47[10]">GTP:DRP47[10]</a><br><a href="#bits-xc6s-GTP-GTP:RX_IDLE_HI_CNT_1" title="GTP:RX_IDLE_HI_CNT_1[2]">GTP:RX_IDLE_HI_CNT_1[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP27" title="GTP:DRP27[10]">GTP:DRP27[10]</a><br><a href="#bits-xc6s-GTP-GTP:TX_DETECT_RX_CFG_0" title="GTP:TX_DETECT_RX_CFG_0[10]">GTP:TX_DETECT_RX_CFG_0[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP07" title="GTP:DRP07[10]">GTP:DRP07[10]</a><br><a href="#bits-xc6s-GTP-GTP:RX_IDLE_HI_CNT_0" title="GTP:RX_IDLE_HI_CNT_0[2]">GTP:RX_IDLE_HI_CNT_0[2]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP67" title="GTP:DRP67[11]">GTP:DRP67[11]</a><br><a href="#bits-xc6s-GTP-GTP:TX_DETECT_RX_CFG_1" title="GTP:TX_DETECT_RX_CFG_1[11]">GTP:TX_DETECT_RX_CFG_1[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP47" title="GTP:DRP47[11]">GTP:DRP47[11]</a><br><a href="#bits-xc6s-GTP-GTP:RX_IDLE_HI_CNT_1" title="GTP:RX_IDLE_HI_CNT_1[3]">GTP:RX_IDLE_HI_CNT_1[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP27" title="GTP:DRP27[11]">GTP:DRP27[11]</a><br><a href="#bits-xc6s-GTP-GTP:TX_DETECT_RX_CFG_0" title="GTP:TX_DETECT_RX_CFG_0[11]">GTP:TX_DETECT_RX_CFG_0[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP07" title="GTP:DRP07[11]">GTP:DRP07[11]</a><br><a href="#bits-xc6s-GTP-GTP:RX_IDLE_HI_CNT_0" title="GTP:RX_IDLE_HI_CNT_0[3]">GTP:RX_IDLE_HI_CNT_0[3]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP67" title="GTP:DRP67[12]">GTP:DRP67[12]</a><br><a href="#bits-xc6s-GTP-GTP:TX_DETECT_RX_CFG_1" title="GTP:TX_DETECT_RX_CFG_1[12]">GTP:TX_DETECT_RX_CFG_1[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP47" title="GTP:DRP47[12]">GTP:DRP47[12]</a><br><a href="#bits-xc6s-GTP-GTP:RX_IDLE_LO_CNT_1" title="GTP:RX_IDLE_LO_CNT_1[0]">GTP:RX_IDLE_LO_CNT_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP27" title="GTP:DRP27[12]">GTP:DRP27[12]</a><br><a href="#bits-xc6s-GTP-GTP:TX_DETECT_RX_CFG_0" title="GTP:TX_DETECT_RX_CFG_0[12]">GTP:TX_DETECT_RX_CFG_0[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP07" title="GTP:DRP07[12]">GTP:DRP07[12]</a><br><a href="#bits-xc6s-GTP-GTP:RX_IDLE_LO_CNT_0" title="GTP:RX_IDLE_LO_CNT_0[0]">GTP:RX_IDLE_LO_CNT_0[0]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP67" title="GTP:DRP67[13]">GTP:DRP67[13]</a><br><a href="#bits-xc6s-GTP-GTP:TX_DETECT_RX_CFG_1" title="GTP:TX_DETECT_RX_CFG_1[13]">GTP:TX_DETECT_RX_CFG_1[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP47" title="GTP:DRP47[13]">GTP:DRP47[13]</a><br><a href="#bits-xc6s-GTP-GTP:RX_IDLE_LO_CNT_1" title="GTP:RX_IDLE_LO_CNT_1[1]">GTP:RX_IDLE_LO_CNT_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP27" title="GTP:DRP27[13]">GTP:DRP27[13]</a><br><a href="#bits-xc6s-GTP-GTP:TX_DETECT_RX_CFG_0" title="GTP:TX_DETECT_RX_CFG_0[13]">GTP:TX_DETECT_RX_CFG_0[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP07" title="GTP:DRP07[13]">GTP:DRP07[13]</a><br><a href="#bits-xc6s-GTP-GTP:RX_IDLE_LO_CNT_0" title="GTP:RX_IDLE_LO_CNT_0[1]">GTP:RX_IDLE_LO_CNT_0[1]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP67" title="GTP:DRP67[14]">GTP:DRP67[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP47" title="GTP:DRP47[14]">GTP:DRP47[14]</a><br><a href="#bits-xc6s-GTP-GTP:RX_IDLE_LO_CNT_1" title="GTP:RX_IDLE_LO_CNT_1[2]">GTP:RX_IDLE_LO_CNT_1[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP27" title="GTP:DRP27[14]">GTP:DRP27[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP07" title="GTP:DRP07[14]">GTP:DRP07[14]</a><br><a href="#bits-xc6s-GTP-GTP:RX_IDLE_LO_CNT_0" title="GTP:RX_IDLE_LO_CNT_0[2]">GTP:RX_IDLE_LO_CNT_0[2]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP67" title="GTP:DRP67[15]">GTP:DRP67[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP47" title="GTP:DRP47[15]">GTP:DRP47[15]</a><br><a href="#bits-xc6s-GTP-GTP:RX_IDLE_LO_CNT_1" title="GTP:RX_IDLE_LO_CNT_1[3]">GTP:RX_IDLE_LO_CNT_1[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP27" title="GTP:DRP27[15]">GTP:DRP27[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP07" title="GTP:DRP07[15]">GTP:DRP07[15]</a><br><a href="#bits-xc6s-GTP-GTP:RX_IDLE_LO_CNT_0" title="GTP:RX_IDLE_LO_CNT_0[3]">GTP:RX_IDLE_LO_CNT_0[3]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="27">GTP bittile 10</th></tr><tr><th rowspan="2">Row</th><th colspan="26">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP68" title="GTP:DRP68[0]">GTP:DRP68[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP48" title="GTP:DRP48[0]">GTP:DRP48[0]</a><br><a href="#bits-xc6s-GTP-GTP:RX_XCLK_SEL_1" title="GTP:RX_XCLK_SEL_1">GTP:RX_XCLK_SEL_1</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP28" title="GTP:DRP28[0]">GTP:DRP28[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP08" title="GTP:DRP08[0]">GTP:DRP08[0]</a><br><a href="#bits-xc6s-GTP-GTP:RX_XCLK_SEL_0" title="GTP:RX_XCLK_SEL_0">GTP:RX_XCLK_SEL_0</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP68" title="GTP:DRP68[1]">GTP:DRP68[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP48" title="GTP:DRP48[1]">GTP:DRP48[1]</a><br><a href="#bits-xc6s-GTP-GTP:TX_XCLK_SEL_1" title="GTP:TX_XCLK_SEL_1">GTP:TX_XCLK_SEL_1</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP28" title="GTP:DRP28[1]">GTP:DRP28[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP08" title="GTP:DRP08[1]">GTP:DRP08[1]</a><br><a href="#bits-xc6s-GTP-GTP:TX_XCLK_SEL_0" title="GTP:TX_XCLK_SEL_0">GTP:TX_XCLK_SEL_0</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP68" title="GTP:DRP68[2]">GTP:DRP68[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP48" title="GTP:DRP48[2]">GTP:DRP48[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP28" title="GTP:DRP28[2]">GTP:DRP28[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP08" title="GTP:DRP08[2]">GTP:DRP08[2]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP68" title="GTP:DRP68[3]">GTP:DRP68[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP48" title="GTP:DRP48[3]">GTP:DRP48[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP28" title="GTP:DRP28[3]">GTP:DRP28[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP08" title="GTP:DRP08[3]">GTP:DRP08[3]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP68" title="GTP:DRP68[4]">GTP:DRP68[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP48" title="GTP:DRP48[4]">GTP:DRP48[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP28" title="GTP:DRP28[4]">GTP:DRP28[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP08" title="GTP:DRP08[4]">GTP:DRP08[4]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP68" title="GTP:DRP68[5]">GTP:DRP68[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP48" title="GTP:DRP48[5]">GTP:DRP48[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP28" title="GTP:DRP28[5]">GTP:DRP28[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP08" title="GTP:DRP08[5]">GTP:DRP08[5]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP68" title="GTP:DRP68[6]">GTP:DRP68[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP48" title="GTP:DRP48[6]">GTP:DRP48[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP28" title="GTP:DRP28[6]">GTP:DRP28[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP08" title="GTP:DRP08[6]">GTP:DRP08[6]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP68" title="GTP:DRP68[7]">GTP:DRP68[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP48" title="GTP:DRP48[7]">GTP:DRP48[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP28" title="GTP:DRP28[7]">GTP:DRP28[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP08" title="GTP:DRP08[7]">GTP:DRP08[7]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP68" title="GTP:DRP68[8]">GTP:DRP68[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP48" title="GTP:DRP48[8]">GTP:DRP48[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP28" title="GTP:DRP28[8]">GTP:DRP28[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP08" title="GTP:DRP08[8]">GTP:DRP08[8]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP68" title="GTP:DRP68[9]">GTP:DRP68[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP48" title="GTP:DRP48[9]">GTP:DRP48[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP28" title="GTP:DRP28[9]">GTP:DRP28[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP08" title="GTP:DRP08[9]">GTP:DRP08[9]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP68" title="GTP:DRP68[10]">GTP:DRP68[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP48" title="GTP:DRP48[10]">GTP:DRP48[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP28" title="GTP:DRP28[10]">GTP:DRP28[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP08" title="GTP:DRP08[10]">GTP:DRP08[10]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP68" title="GTP:DRP68[11]">GTP:DRP68[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP48" title="GTP:DRP48[11]">GTP:DRP48[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP28" title="GTP:DRP28[11]">GTP:DRP28[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP08" title="GTP:DRP08[11]">GTP:DRP08[11]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP68" title="GTP:DRP68[12]">GTP:DRP68[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP48" title="GTP:DRP48[12]">GTP:DRP48[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP28" title="GTP:DRP28[12]">GTP:DRP28[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP08" title="GTP:DRP08[12]">GTP:DRP08[12]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP68" title="GTP:DRP68[13]">GTP:DRP68[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP48" title="GTP:DRP48[13]">GTP:DRP48[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP28" title="GTP:DRP28[13]">GTP:DRP28[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP08" title="GTP:DRP08[13]">GTP:DRP08[13]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP68" title="GTP:DRP68[14]">GTP:DRP68[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP48" title="GTP:DRP48[14]">GTP:DRP48[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP28" title="GTP:DRP28[14]">GTP:DRP28[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP08" title="GTP:DRP08[14]">GTP:DRP08[14]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP68" title="GTP:DRP68[15]">GTP:DRP68[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP48" title="GTP:DRP48[15]">GTP:DRP48[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP28" title="GTP:DRP28[15]">GTP:DRP28[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP08" title="GTP:DRP08[15]">GTP:DRP08[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP69" title="GTP:DRP69[0]">GTP:DRP69[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP49" title="GTP:DRP49[0]">GTP:DRP49[0]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_FROM_P2_1" title="GTP:TRANS_TIME_FROM_P2_1[0]">GTP:TRANS_TIME_FROM_P2_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP29" title="GTP:DRP29[0]">GTP:DRP29[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP09" title="GTP:DRP09[0]">GTP:DRP09[0]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_FROM_P2_0" title="GTP:TRANS_TIME_FROM_P2_0[0]">GTP:TRANS_TIME_FROM_P2_0[0]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP69" title="GTP:DRP69[1]">GTP:DRP69[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP49" title="GTP:DRP49[1]">GTP:DRP49[1]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_FROM_P2_1" title="GTP:TRANS_TIME_FROM_P2_1[1]">GTP:TRANS_TIME_FROM_P2_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP29" title="GTP:DRP29[1]">GTP:DRP29[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP09" title="GTP:DRP09[1]">GTP:DRP09[1]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_FROM_P2_0" title="GTP:TRANS_TIME_FROM_P2_0[1]">GTP:TRANS_TIME_FROM_P2_0[1]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP69" title="GTP:DRP69[2]">GTP:DRP69[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP49" title="GTP:DRP49[2]">GTP:DRP49[2]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_FROM_P2_1" title="GTP:TRANS_TIME_FROM_P2_1[2]">GTP:TRANS_TIME_FROM_P2_1[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP29" title="GTP:DRP29[2]">GTP:DRP29[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP09" title="GTP:DRP09[2]">GTP:DRP09[2]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_FROM_P2_0" title="GTP:TRANS_TIME_FROM_P2_0[2]">GTP:TRANS_TIME_FROM_P2_0[2]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP69" title="GTP:DRP69[3]">GTP:DRP69[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP49" title="GTP:DRP49[3]">GTP:DRP49[3]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_FROM_P2_1" title="GTP:TRANS_TIME_FROM_P2_1[3]">GTP:TRANS_TIME_FROM_P2_1[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP29" title="GTP:DRP29[3]">GTP:DRP29[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP09" title="GTP:DRP09[3]">GTP:DRP09[3]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_FROM_P2_0" title="GTP:TRANS_TIME_FROM_P2_0[3]">GTP:TRANS_TIME_FROM_P2_0[3]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP69" title="GTP:DRP69[4]">GTP:DRP69[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP49" title="GTP:DRP49[4]">GTP:DRP49[4]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_FROM_P2_1" title="GTP:TRANS_TIME_FROM_P2_1[4]">GTP:TRANS_TIME_FROM_P2_1[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP29" title="GTP:DRP29[4]">GTP:DRP29[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP09" title="GTP:DRP09[4]">GTP:DRP09[4]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_FROM_P2_0" title="GTP:TRANS_TIME_FROM_P2_0[4]">GTP:TRANS_TIME_FROM_P2_0[4]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP69" title="GTP:DRP69[5]">GTP:DRP69[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP49" title="GTP:DRP49[5]">GTP:DRP49[5]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_FROM_P2_1" title="GTP:TRANS_TIME_FROM_P2_1[5]">GTP:TRANS_TIME_FROM_P2_1[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP29" title="GTP:DRP29[5]">GTP:DRP29[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP09" title="GTP:DRP09[5]">GTP:DRP09[5]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_FROM_P2_0" title="GTP:TRANS_TIME_FROM_P2_0[5]">GTP:TRANS_TIME_FROM_P2_0[5]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP69" title="GTP:DRP69[6]">GTP:DRP69[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP49" title="GTP:DRP49[6]">GTP:DRP49[6]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_FROM_P2_1" title="GTP:TRANS_TIME_FROM_P2_1[6]">GTP:TRANS_TIME_FROM_P2_1[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP29" title="GTP:DRP29[6]">GTP:DRP29[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP09" title="GTP:DRP09[6]">GTP:DRP09[6]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_FROM_P2_0" title="GTP:TRANS_TIME_FROM_P2_0[6]">GTP:TRANS_TIME_FROM_P2_0[6]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP69" title="GTP:DRP69[7]">GTP:DRP69[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP49" title="GTP:DRP49[7]">GTP:DRP49[7]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_FROM_P2_1" title="GTP:TRANS_TIME_FROM_P2_1[7]">GTP:TRANS_TIME_FROM_P2_1[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP29" title="GTP:DRP29[7]">GTP:DRP29[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP09" title="GTP:DRP09[7]">GTP:DRP09[7]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_FROM_P2_0" title="GTP:TRANS_TIME_FROM_P2_0[7]">GTP:TRANS_TIME_FROM_P2_0[7]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP69" title="GTP:DRP69[8]">GTP:DRP69[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP49" title="GTP:DRP49[8]">GTP:DRP49[8]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_FROM_P2_1" title="GTP:TRANS_TIME_FROM_P2_1[8]">GTP:TRANS_TIME_FROM_P2_1[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP29" title="GTP:DRP29[8]">GTP:DRP29[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP09" title="GTP:DRP09[8]">GTP:DRP09[8]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_FROM_P2_0" title="GTP:TRANS_TIME_FROM_P2_0[8]">GTP:TRANS_TIME_FROM_P2_0[8]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP69" title="GTP:DRP69[9]">GTP:DRP69[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP49" title="GTP:DRP49[9]">GTP:DRP49[9]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_FROM_P2_1" title="GTP:TRANS_TIME_FROM_P2_1[9]">GTP:TRANS_TIME_FROM_P2_1[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP29" title="GTP:DRP29[9]">GTP:DRP29[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP09" title="GTP:DRP09[9]">GTP:DRP09[9]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_FROM_P2_0" title="GTP:TRANS_TIME_FROM_P2_0[9]">GTP:TRANS_TIME_FROM_P2_0[9]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP69" title="GTP:DRP69[10]">GTP:DRP69[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP49" title="GTP:DRP49[10]">GTP:DRP49[10]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_FROM_P2_1" title="GTP:TRANS_TIME_FROM_P2_1[10]">GTP:TRANS_TIME_FROM_P2_1[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP29" title="GTP:DRP29[10]">GTP:DRP29[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP09" title="GTP:DRP09[10]">GTP:DRP09[10]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_FROM_P2_0" title="GTP:TRANS_TIME_FROM_P2_0[10]">GTP:TRANS_TIME_FROM_P2_0[10]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP69" title="GTP:DRP69[11]">GTP:DRP69[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP49" title="GTP:DRP49[11]">GTP:DRP49[11]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_FROM_P2_1" title="GTP:TRANS_TIME_FROM_P2_1[11]">GTP:TRANS_TIME_FROM_P2_1[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP29" title="GTP:DRP29[11]">GTP:DRP29[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP09" title="GTP:DRP09[11]">GTP:DRP09[11]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_FROM_P2_0" title="GTP:TRANS_TIME_FROM_P2_0[11]">GTP:TRANS_TIME_FROM_P2_0[11]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP69" title="GTP:DRP69[12]">GTP:DRP69[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP49" title="GTP:DRP49[12]">GTP:DRP49[12]</a><br><a href="#bits-xc6s-GTP-GTP:GTP_CFG_PWRUP_1" title="GTP:GTP_CFG_PWRUP_1">GTP:GTP_CFG_PWRUP_1</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP29" title="GTP:DRP29[12]">GTP:DRP29[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP09" title="GTP:DRP09[12]">GTP:DRP09[12]</a><br><a href="#bits-xc6s-GTP-GTP:GTP_CFG_PWRUP_0" title="GTP:GTP_CFG_PWRUP_0">GTP:GTP_CFG_PWRUP_0</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP69" title="GTP:DRP69[13]">GTP:DRP69[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP49" title="GTP:DRP49[13]">GTP:DRP49[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP29" title="GTP:DRP29[13]">GTP:DRP29[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP09" title="GTP:DRP09[13]">GTP:DRP09[13]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP69" title="GTP:DRP69[14]">GTP:DRP69[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP49" title="GTP:DRP49[14]">GTP:DRP49[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP29" title="GTP:DRP29[14]">GTP:DRP29[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP09" title="GTP:DRP09[14]">GTP:DRP09[14]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP69" title="GTP:DRP69[15]">GTP:DRP69[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP49" title="GTP:DRP49[15]">GTP:DRP49[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP29" title="GTP:DRP29[15]">GTP:DRP29[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP09" title="GTP:DRP09[15]">GTP:DRP09[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6A" title="GTP:DRP6A[0]">GTP:DRP6A[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4A" title="GTP:DRP4A[0]">GTP:DRP4A[0]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_NON_P2_1" title="GTP:TRANS_TIME_NON_P2_1[0]">GTP:TRANS_TIME_NON_P2_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2A" title="GTP:DRP2A[0]">GTP:DRP2A[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0A" title="GTP:DRP0A[0]">GTP:DRP0A[0]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_NON_P2_0" title="GTP:TRANS_TIME_NON_P2_0[0]">GTP:TRANS_TIME_NON_P2_0[0]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6A" title="GTP:DRP6A[1]">GTP:DRP6A[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4A" title="GTP:DRP4A[1]">GTP:DRP4A[1]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_NON_P2_1" title="GTP:TRANS_TIME_NON_P2_1[1]">GTP:TRANS_TIME_NON_P2_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2A" title="GTP:DRP2A[1]">GTP:DRP2A[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0A" title="GTP:DRP0A[1]">GTP:DRP0A[1]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_NON_P2_0" title="GTP:TRANS_TIME_NON_P2_0[1]">GTP:TRANS_TIME_NON_P2_0[1]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6A" title="GTP:DRP6A[2]">GTP:DRP6A[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4A" title="GTP:DRP4A[2]">GTP:DRP4A[2]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_NON_P2_1" title="GTP:TRANS_TIME_NON_P2_1[2]">GTP:TRANS_TIME_NON_P2_1[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2A" title="GTP:DRP2A[2]">GTP:DRP2A[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0A" title="GTP:DRP0A[2]">GTP:DRP0A[2]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_NON_P2_0" title="GTP:TRANS_TIME_NON_P2_0[2]">GTP:TRANS_TIME_NON_P2_0[2]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6A" title="GTP:DRP6A[3]">GTP:DRP6A[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4A" title="GTP:DRP4A[3]">GTP:DRP4A[3]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_NON_P2_1" title="GTP:TRANS_TIME_NON_P2_1[3]">GTP:TRANS_TIME_NON_P2_1[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2A" title="GTP:DRP2A[3]">GTP:DRP2A[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0A" title="GTP:DRP0A[3]">GTP:DRP0A[3]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_NON_P2_0" title="GTP:TRANS_TIME_NON_P2_0[3]">GTP:TRANS_TIME_NON_P2_0[3]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6A" title="GTP:DRP6A[4]">GTP:DRP6A[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4A" title="GTP:DRP4A[4]">GTP:DRP4A[4]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_NON_P2_1" title="GTP:TRANS_TIME_NON_P2_1[4]">GTP:TRANS_TIME_NON_P2_1[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2A" title="GTP:DRP2A[4]">GTP:DRP2A[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0A" title="GTP:DRP0A[4]">GTP:DRP0A[4]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_NON_P2_0" title="GTP:TRANS_TIME_NON_P2_0[4]">GTP:TRANS_TIME_NON_P2_0[4]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6A" title="GTP:DRP6A[5]">GTP:DRP6A[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4A" title="GTP:DRP4A[5]">GTP:DRP4A[5]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_NON_P2_1" title="GTP:TRANS_TIME_NON_P2_1[5]">GTP:TRANS_TIME_NON_P2_1[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2A" title="GTP:DRP2A[5]">GTP:DRP2A[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0A" title="GTP:DRP0A[5]">GTP:DRP0A[5]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_NON_P2_0" title="GTP:TRANS_TIME_NON_P2_0[5]">GTP:TRANS_TIME_NON_P2_0[5]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6A" title="GTP:DRP6A[6]">GTP:DRP6A[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4A" title="GTP:DRP4A[6]">GTP:DRP4A[6]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_NON_P2_1" title="GTP:TRANS_TIME_NON_P2_1[6]">GTP:TRANS_TIME_NON_P2_1[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2A" title="GTP:DRP2A[6]">GTP:DRP2A[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0A" title="GTP:DRP0A[6]">GTP:DRP0A[6]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_NON_P2_0" title="GTP:TRANS_TIME_NON_P2_0[6]">GTP:TRANS_TIME_NON_P2_0[6]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6A" title="GTP:DRP6A[7]">GTP:DRP6A[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4A" title="GTP:DRP4A[7]">GTP:DRP4A[7]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_NON_P2_1" title="GTP:TRANS_TIME_NON_P2_1[7]">GTP:TRANS_TIME_NON_P2_1[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2A" title="GTP:DRP2A[7]">GTP:DRP2A[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0A" title="GTP:DRP0A[7]">GTP:DRP0A[7]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_NON_P2_0" title="GTP:TRANS_TIME_NON_P2_0[7]">GTP:TRANS_TIME_NON_P2_0[7]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6A" title="GTP:DRP6A[8]">GTP:DRP6A[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4A" title="GTP:DRP4A[8]">GTP:DRP4A[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2A" title="GTP:DRP2A[8]">GTP:DRP2A[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0A" title="GTP:DRP0A[8]">GTP:DRP0A[8]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6A" title="GTP:DRP6A[9]">GTP:DRP6A[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4A" title="GTP:DRP4A[9]">GTP:DRP4A[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2A" title="GTP:DRP2A[9]">GTP:DRP2A[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0A" title="GTP:DRP0A[9]">GTP:DRP0A[9]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6A" title="GTP:DRP6A[10]">GTP:DRP6A[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4A" title="GTP:DRP4A[10]">GTP:DRP4A[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2A" title="GTP:DRP2A[10]">GTP:DRP2A[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0A" title="GTP:DRP0A[10]">GTP:DRP0A[10]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6A" title="GTP:DRP6A[11]">GTP:DRP6A[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4A" title="GTP:DRP4A[11]">GTP:DRP4A[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2A" title="GTP:DRP2A[11]">GTP:DRP2A[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0A" title="GTP:DRP0A[11]">GTP:DRP0A[11]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6A" title="GTP:DRP6A[12]">GTP:DRP6A[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4A" title="GTP:DRP4A[12]">GTP:DRP4A[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2A" title="GTP:DRP2A[12]">GTP:DRP2A[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0A" title="GTP:DRP0A[12]">GTP:DRP0A[12]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6A" title="GTP:DRP6A[13]">GTP:DRP6A[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4A" title="GTP:DRP4A[13]">GTP:DRP4A[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2A" title="GTP:DRP2A[13]">GTP:DRP2A[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0A" title="GTP:DRP0A[13]">GTP:DRP0A[13]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6A" title="GTP:DRP6A[14]">GTP:DRP6A[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4A" title="GTP:DRP4A[14]">GTP:DRP4A[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2A" title="GTP:DRP2A[14]">GTP:DRP2A[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0A" title="GTP:DRP0A[14]">GTP:DRP0A[14]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6A" title="GTP:DRP6A[15]">GTP:DRP6A[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4A" title="GTP:DRP4A[15]">GTP:DRP4A[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2A" title="GTP:DRP2A[15]">GTP:DRP2A[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0A" title="GTP:DRP0A[15]">GTP:DRP0A[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6B" title="GTP:DRP6B[0]">GTP:DRP6B[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4B" title="GTP:DRP4B[0]">GTP:DRP4B[0]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_TO_P2_1" title="GTP:TRANS_TIME_TO_P2_1[0]">GTP:TRANS_TIME_TO_P2_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2B" title="GTP:DRP2B[0]">GTP:DRP2B[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0B" title="GTP:DRP0B[0]">GTP:DRP0B[0]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_TO_P2_0" title="GTP:TRANS_TIME_TO_P2_0[0]">GTP:TRANS_TIME_TO_P2_0[0]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6B" title="GTP:DRP6B[1]">GTP:DRP6B[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4B" title="GTP:DRP4B[1]">GTP:DRP4B[1]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_TO_P2_1" title="GTP:TRANS_TIME_TO_P2_1[1]">GTP:TRANS_TIME_TO_P2_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2B" title="GTP:DRP2B[1]">GTP:DRP2B[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0B" title="GTP:DRP0B[1]">GTP:DRP0B[1]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_TO_P2_0" title="GTP:TRANS_TIME_TO_P2_0[1]">GTP:TRANS_TIME_TO_P2_0[1]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6B" title="GTP:DRP6B[2]">GTP:DRP6B[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4B" title="GTP:DRP4B[2]">GTP:DRP4B[2]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_TO_P2_1" title="GTP:TRANS_TIME_TO_P2_1[2]">GTP:TRANS_TIME_TO_P2_1[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2B" title="GTP:DRP2B[2]">GTP:DRP2B[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0B" title="GTP:DRP0B[2]">GTP:DRP0B[2]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_TO_P2_0" title="GTP:TRANS_TIME_TO_P2_0[2]">GTP:TRANS_TIME_TO_P2_0[2]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6B" title="GTP:DRP6B[3]">GTP:DRP6B[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4B" title="GTP:DRP4B[3]">GTP:DRP4B[3]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_TO_P2_1" title="GTP:TRANS_TIME_TO_P2_1[3]">GTP:TRANS_TIME_TO_P2_1[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2B" title="GTP:DRP2B[3]">GTP:DRP2B[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0B" title="GTP:DRP0B[3]">GTP:DRP0B[3]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_TO_P2_0" title="GTP:TRANS_TIME_TO_P2_0[3]">GTP:TRANS_TIME_TO_P2_0[3]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6B" title="GTP:DRP6B[4]">GTP:DRP6B[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4B" title="GTP:DRP4B[4]">GTP:DRP4B[4]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_TO_P2_1" title="GTP:TRANS_TIME_TO_P2_1[4]">GTP:TRANS_TIME_TO_P2_1[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2B" title="GTP:DRP2B[4]">GTP:DRP2B[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0B" title="GTP:DRP0B[4]">GTP:DRP0B[4]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_TO_P2_0" title="GTP:TRANS_TIME_TO_P2_0[4]">GTP:TRANS_TIME_TO_P2_0[4]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6B" title="GTP:DRP6B[5]">GTP:DRP6B[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4B" title="GTP:DRP4B[5]">GTP:DRP4B[5]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_TO_P2_1" title="GTP:TRANS_TIME_TO_P2_1[5]">GTP:TRANS_TIME_TO_P2_1[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2B" title="GTP:DRP2B[5]">GTP:DRP2B[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0B" title="GTP:DRP0B[5]">GTP:DRP0B[5]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_TO_P2_0" title="GTP:TRANS_TIME_TO_P2_0[5]">GTP:TRANS_TIME_TO_P2_0[5]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6B" title="GTP:DRP6B[6]">GTP:DRP6B[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4B" title="GTP:DRP4B[6]">GTP:DRP4B[6]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_TO_P2_1" title="GTP:TRANS_TIME_TO_P2_1[6]">GTP:TRANS_TIME_TO_P2_1[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2B" title="GTP:DRP2B[6]">GTP:DRP2B[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0B" title="GTP:DRP0B[6]">GTP:DRP0B[6]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_TO_P2_0" title="GTP:TRANS_TIME_TO_P2_0[6]">GTP:TRANS_TIME_TO_P2_0[6]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6B" title="GTP:DRP6B[7]">GTP:DRP6B[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4B" title="GTP:DRP4B[7]">GTP:DRP4B[7]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_TO_P2_1" title="GTP:TRANS_TIME_TO_P2_1[7]">GTP:TRANS_TIME_TO_P2_1[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2B" title="GTP:DRP2B[7]">GTP:DRP2B[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0B" title="GTP:DRP0B[7]">GTP:DRP0B[7]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_TO_P2_0" title="GTP:TRANS_TIME_TO_P2_0[7]">GTP:TRANS_TIME_TO_P2_0[7]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6B" title="GTP:DRP6B[8]">GTP:DRP6B[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4B" title="GTP:DRP4B[8]">GTP:DRP4B[8]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_TO_P2_1" title="GTP:TRANS_TIME_TO_P2_1[8]">GTP:TRANS_TIME_TO_P2_1[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2B" title="GTP:DRP2B[8]">GTP:DRP2B[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0B" title="GTP:DRP0B[8]">GTP:DRP0B[8]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_TO_P2_0" title="GTP:TRANS_TIME_TO_P2_0[8]">GTP:TRANS_TIME_TO_P2_0[8]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6B" title="GTP:DRP6B[9]">GTP:DRP6B[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4B" title="GTP:DRP4B[9]">GTP:DRP4B[9]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_TO_P2_1" title="GTP:TRANS_TIME_TO_P2_1[9]">GTP:TRANS_TIME_TO_P2_1[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2B" title="GTP:DRP2B[9]">GTP:DRP2B[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0B" title="GTP:DRP0B[9]">GTP:DRP0B[9]</a><br><a href="#bits-xc6s-GTP-GTP:TRANS_TIME_TO_P2_0" title="GTP:TRANS_TIME_TO_P2_0[9]">GTP:TRANS_TIME_TO_P2_0[9]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6B" title="GTP:DRP6B[10]">GTP:DRP6B[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4B" title="GTP:DRP4B[10]">GTP:DRP4B[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2B" title="GTP:DRP2B[10]">GTP:DRP2B[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0B" title="GTP:DRP0B[10]">GTP:DRP0B[10]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6B" title="GTP:DRP6B[11]">GTP:DRP6B[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4B" title="GTP:DRP4B[11]">GTP:DRP4B[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2B" title="GTP:DRP2B[11]">GTP:DRP2B[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0B" title="GTP:DRP0B[11]">GTP:DRP0B[11]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6B" title="GTP:DRP6B[12]">GTP:DRP6B[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4B" title="GTP:DRP4B[12]">GTP:DRP4B[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2B" title="GTP:DRP2B[12]">GTP:DRP2B[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0B" title="GTP:DRP0B[12]">GTP:DRP0B[12]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6B" title="GTP:DRP6B[13]">GTP:DRP6B[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4B" title="GTP:DRP4B[13]">GTP:DRP4B[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2B" title="GTP:DRP2B[13]">GTP:DRP2B[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0B" title="GTP:DRP0B[13]">GTP:DRP0B[13]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6B" title="GTP:DRP6B[14]">GTP:DRP6B[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4B" title="GTP:DRP4B[14]">GTP:DRP4B[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2B" title="GTP:DRP2B[14]">GTP:DRP2B[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0B" title="GTP:DRP0B[14]">GTP:DRP0B[14]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6B" title="GTP:DRP6B[15]">GTP:DRP6B[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4B" title="GTP:DRP4B[15]">GTP:DRP4B[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2B" title="GTP:DRP2B[15]">GTP:DRP2B[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0B" title="GTP:DRP0B[15]">GTP:DRP0B[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="27">GTP bittile 11</th></tr><tr><th rowspan="2">Row</th><th colspan="26">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6C" title="GTP:DRP6C[0]">GTP:DRP6C[0]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_1" title="GTP:TST_ATTR_1[0]">GTP:TST_ATTR_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:COMMA_10B_ENABLE_1" title="GTP:COMMA_10B_ENABLE_1[0]">GTP:COMMA_10B_ENABLE_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP4C" title="GTP:DRP4C[0]">GTP:DRP4C[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2C" title="GTP:DRP2C[0]">GTP:DRP2C[0]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_0" title="GTP:TST_ATTR_0[0]">GTP:TST_ATTR_0[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:COMMA_10B_ENABLE_0" title="GTP:COMMA_10B_ENABLE_0[0]">GTP:COMMA_10B_ENABLE_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP0C" title="GTP:DRP0C[0]">GTP:DRP0C[0]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6C" title="GTP:DRP6C[1]">GTP:DRP6C[1]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_1" title="GTP:TST_ATTR_1[1]">GTP:TST_ATTR_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:COMMA_10B_ENABLE_1" title="GTP:COMMA_10B_ENABLE_1[1]">GTP:COMMA_10B_ENABLE_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP4C" title="GTP:DRP4C[1]">GTP:DRP4C[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2C" title="GTP:DRP2C[1]">GTP:DRP2C[1]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_0" title="GTP:TST_ATTR_0[1]">GTP:TST_ATTR_0[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:COMMA_10B_ENABLE_0" title="GTP:COMMA_10B_ENABLE_0[1]">GTP:COMMA_10B_ENABLE_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP0C" title="GTP:DRP0C[1]">GTP:DRP0C[1]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6C" title="GTP:DRP6C[2]">GTP:DRP6C[2]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_1" title="GTP:TST_ATTR_1[2]">GTP:TST_ATTR_1[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:COMMA_10B_ENABLE_1" title="GTP:COMMA_10B_ENABLE_1[2]">GTP:COMMA_10B_ENABLE_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP4C" title="GTP:DRP4C[2]">GTP:DRP4C[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2C" title="GTP:DRP2C[2]">GTP:DRP2C[2]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_0" title="GTP:TST_ATTR_0[2]">GTP:TST_ATTR_0[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:COMMA_10B_ENABLE_0" title="GTP:COMMA_10B_ENABLE_0[2]">GTP:COMMA_10B_ENABLE_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP0C" title="GTP:DRP0C[2]">GTP:DRP0C[2]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6C" title="GTP:DRP6C[3]">GTP:DRP6C[3]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_1" title="GTP:TST_ATTR_1[3]">GTP:TST_ATTR_1[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:COMMA_10B_ENABLE_1" title="GTP:COMMA_10B_ENABLE_1[3]">GTP:COMMA_10B_ENABLE_1[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP4C" title="GTP:DRP4C[3]">GTP:DRP4C[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2C" title="GTP:DRP2C[3]">GTP:DRP2C[3]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_0" title="GTP:TST_ATTR_0[3]">GTP:TST_ATTR_0[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:COMMA_10B_ENABLE_0" title="GTP:COMMA_10B_ENABLE_0[3]">GTP:COMMA_10B_ENABLE_0[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP0C" title="GTP:DRP0C[3]">GTP:DRP0C[3]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6C" title="GTP:DRP6C[4]">GTP:DRP6C[4]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_1" title="GTP:TST_ATTR_1[4]">GTP:TST_ATTR_1[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:COMMA_10B_ENABLE_1" title="GTP:COMMA_10B_ENABLE_1[4]">GTP:COMMA_10B_ENABLE_1[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP4C" title="GTP:DRP4C[4]">GTP:DRP4C[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2C" title="GTP:DRP2C[4]">GTP:DRP2C[4]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_0" title="GTP:TST_ATTR_0[4]">GTP:TST_ATTR_0[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:COMMA_10B_ENABLE_0" title="GTP:COMMA_10B_ENABLE_0[4]">GTP:COMMA_10B_ENABLE_0[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP0C" title="GTP:DRP0C[4]">GTP:DRP0C[4]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6C" title="GTP:DRP6C[5]">GTP:DRP6C[5]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_1" title="GTP:TST_ATTR_1[5]">GTP:TST_ATTR_1[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:COMMA_10B_ENABLE_1" title="GTP:COMMA_10B_ENABLE_1[5]">GTP:COMMA_10B_ENABLE_1[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP4C" title="GTP:DRP4C[5]">GTP:DRP4C[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2C" title="GTP:DRP2C[5]">GTP:DRP2C[5]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_0" title="GTP:TST_ATTR_0[5]">GTP:TST_ATTR_0[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:COMMA_10B_ENABLE_0" title="GTP:COMMA_10B_ENABLE_0[5]">GTP:COMMA_10B_ENABLE_0[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP0C" title="GTP:DRP0C[5]">GTP:DRP0C[5]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6C" title="GTP:DRP6C[6]">GTP:DRP6C[6]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_1" title="GTP:TST_ATTR_1[6]">GTP:TST_ATTR_1[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:COMMA_10B_ENABLE_1" title="GTP:COMMA_10B_ENABLE_1[6]">GTP:COMMA_10B_ENABLE_1[6]</a><br><a href="#bits-xc6s-GTP-GTP:DRP4C" title="GTP:DRP4C[6]">GTP:DRP4C[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2C" title="GTP:DRP2C[6]">GTP:DRP2C[6]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_0" title="GTP:TST_ATTR_0[6]">GTP:TST_ATTR_0[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:COMMA_10B_ENABLE_0" title="GTP:COMMA_10B_ENABLE_0[6]">GTP:COMMA_10B_ENABLE_0[6]</a><br><a href="#bits-xc6s-GTP-GTP:DRP0C" title="GTP:DRP0C[6]">GTP:DRP0C[6]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6C" title="GTP:DRP6C[7]">GTP:DRP6C[7]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_1" title="GTP:TST_ATTR_1[7]">GTP:TST_ATTR_1[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:COMMA_10B_ENABLE_1" title="GTP:COMMA_10B_ENABLE_1[7]">GTP:COMMA_10B_ENABLE_1[7]</a><br><a href="#bits-xc6s-GTP-GTP:DRP4C" title="GTP:DRP4C[7]">GTP:DRP4C[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2C" title="GTP:DRP2C[7]">GTP:DRP2C[7]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_0" title="GTP:TST_ATTR_0[7]">GTP:TST_ATTR_0[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:COMMA_10B_ENABLE_0" title="GTP:COMMA_10B_ENABLE_0[7]">GTP:COMMA_10B_ENABLE_0[7]</a><br><a href="#bits-xc6s-GTP-GTP:DRP0C" title="GTP:DRP0C[7]">GTP:DRP0C[7]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6C" title="GTP:DRP6C[8]">GTP:DRP6C[8]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_1" title="GTP:TST_ATTR_1[8]">GTP:TST_ATTR_1[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:COMMA_10B_ENABLE_1" title="GTP:COMMA_10B_ENABLE_1[8]">GTP:COMMA_10B_ENABLE_1[8]</a><br><a href="#bits-xc6s-GTP-GTP:DRP4C" title="GTP:DRP4C[8]">GTP:DRP4C[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2C" title="GTP:DRP2C[8]">GTP:DRP2C[8]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_0" title="GTP:TST_ATTR_0[8]">GTP:TST_ATTR_0[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:COMMA_10B_ENABLE_0" title="GTP:COMMA_10B_ENABLE_0[8]">GTP:COMMA_10B_ENABLE_0[8]</a><br><a href="#bits-xc6s-GTP-GTP:DRP0C" title="GTP:DRP0C[8]">GTP:DRP0C[8]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6C" title="GTP:DRP6C[9]">GTP:DRP6C[9]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_1" title="GTP:TST_ATTR_1[9]">GTP:TST_ATTR_1[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:COMMA_10B_ENABLE_1" title="GTP:COMMA_10B_ENABLE_1[9]">GTP:COMMA_10B_ENABLE_1[9]</a><br><a href="#bits-xc6s-GTP-GTP:DRP4C" title="GTP:DRP4C[9]">GTP:DRP4C[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2C" title="GTP:DRP2C[9]">GTP:DRP2C[9]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_0" title="GTP:TST_ATTR_0[9]">GTP:TST_ATTR_0[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:COMMA_10B_ENABLE_0" title="GTP:COMMA_10B_ENABLE_0[9]">GTP:COMMA_10B_ENABLE_0[9]</a><br><a href="#bits-xc6s-GTP-GTP:DRP0C" title="GTP:DRP0C[9]">GTP:DRP0C[9]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6C" title="GTP:DRP6C[10]">GTP:DRP6C[10]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_1" title="GTP:TST_ATTR_1[10]">GTP:TST_ATTR_1[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:ALIGN_COMMA_WORD_1" title="GTP:ALIGN_COMMA_WORD_1">GTP:ALIGN_COMMA_WORD_1</a><br><a href="#bits-xc6s-GTP-GTP:DRP4C" title="GTP:DRP4C[10]">GTP:DRP4C[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2C" title="GTP:DRP2C[10]">GTP:DRP2C[10]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_0" title="GTP:TST_ATTR_0[10]">GTP:TST_ATTR_0[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:ALIGN_COMMA_WORD_0" title="GTP:ALIGN_COMMA_WORD_0">GTP:ALIGN_COMMA_WORD_0</a><br><a href="#bits-xc6s-GTP-GTP:DRP0C" title="GTP:DRP0C[10]">GTP:DRP0C[10]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6C" title="GTP:DRP6C[11]">GTP:DRP6C[11]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_1" title="GTP:TST_ATTR_1[11]">GTP:TST_ATTR_1[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DEC_VALID_COMMA_ONLY_1" title="GTP:DEC_VALID_COMMA_ONLY_1">GTP:DEC_VALID_COMMA_ONLY_1</a><br><a href="#bits-xc6s-GTP-GTP:DRP4C" title="GTP:DRP4C[11]">GTP:DRP4C[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2C" title="GTP:DRP2C[11]">GTP:DRP2C[11]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_0" title="GTP:TST_ATTR_0[11]">GTP:TST_ATTR_0[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DEC_VALID_COMMA_ONLY_0" title="GTP:DEC_VALID_COMMA_ONLY_0">GTP:DEC_VALID_COMMA_ONLY_0</a><br><a href="#bits-xc6s-GTP-GTP:DRP0C" title="GTP:DRP0C[11]">GTP:DRP0C[11]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6C" title="GTP:DRP6C[12]">GTP:DRP6C[12]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_1" title="GTP:TST_ATTR_1[12]">GTP:TST_ATTR_1[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DEC_MCOMMA_DETECT_1" title="GTP:DEC_MCOMMA_DETECT_1">GTP:DEC_MCOMMA_DETECT_1</a><br><a href="#bits-xc6s-GTP-GTP:DRP4C" title="GTP:DRP4C[12]">GTP:DRP4C[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2C" title="GTP:DRP2C[12]">GTP:DRP2C[12]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_0" title="GTP:TST_ATTR_0[12]">GTP:TST_ATTR_0[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DEC_MCOMMA_DETECT_0" title="GTP:DEC_MCOMMA_DETECT_0">GTP:DEC_MCOMMA_DETECT_0</a><br><a href="#bits-xc6s-GTP-GTP:DRP0C" title="GTP:DRP0C[12]">GTP:DRP0C[12]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6C" title="GTP:DRP6C[13]">GTP:DRP6C[13]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_1" title="GTP:TST_ATTR_1[13]">GTP:TST_ATTR_1[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4C" title="GTP:DRP4C[13]">GTP:DRP4C[13]</a><br><a href="#bits-xc6s-GTP-GTP:MCOMMA_DETECT_1" title="GTP:MCOMMA_DETECT_1">GTP:MCOMMA_DETECT_1</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2C" title="GTP:DRP2C[13]">GTP:DRP2C[13]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_0" title="GTP:TST_ATTR_0[13]">GTP:TST_ATTR_0[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0C" title="GTP:DRP0C[13]">GTP:DRP0C[13]</a><br><a href="#bits-xc6s-GTP-GTP:MCOMMA_DETECT_0" title="GTP:MCOMMA_DETECT_0">GTP:MCOMMA_DETECT_0</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6C" title="GTP:DRP6C[14]">GTP:DRP6C[14]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_1" title="GTP:TST_ATTR_1[14]">GTP:TST_ATTR_1[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DEC_PCOMMA_DETECT_1" title="GTP:DEC_PCOMMA_DETECT_1">GTP:DEC_PCOMMA_DETECT_1</a><br><a href="#bits-xc6s-GTP-GTP:DRP4C" title="GTP:DRP4C[14]">GTP:DRP4C[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2C" title="GTP:DRP2C[14]">GTP:DRP2C[14]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_0" title="GTP:TST_ATTR_0[14]">GTP:TST_ATTR_0[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DEC_PCOMMA_DETECT_0" title="GTP:DEC_PCOMMA_DETECT_0">GTP:DEC_PCOMMA_DETECT_0</a><br><a href="#bits-xc6s-GTP-GTP:DRP0C" title="GTP:DRP0C[14]">GTP:DRP0C[14]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6C" title="GTP:DRP6C[15]">GTP:DRP6C[15]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_1" title="GTP:TST_ATTR_1[15]">GTP:TST_ATTR_1[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4C" title="GTP:DRP4C[15]">GTP:DRP4C[15]</a><br><a href="#bits-xc6s-GTP-GTP:PCOMMA_DETECT_1" title="GTP:PCOMMA_DETECT_1">GTP:PCOMMA_DETECT_1</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2C" title="GTP:DRP2C[15]">GTP:DRP2C[15]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_0" title="GTP:TST_ATTR_0[15]">GTP:TST_ATTR_0[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0C" title="GTP:DRP0C[15]">GTP:DRP0C[15]</a><br><a href="#bits-xc6s-GTP-GTP:PCOMMA_DETECT_0" title="GTP:PCOMMA_DETECT_0">GTP:PCOMMA_DETECT_0</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6D" title="GTP:DRP6D[0]">GTP:DRP6D[0]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_1" title="GTP:TST_ATTR_1[16]">GTP:TST_ATTR_1[16]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4D" title="GTP:DRP4D[0]">GTP:DRP4D[0]</a><br><a href="#bits-xc6s-GTP-GTP:MCOMMA_10B_VALUE_1" title="GTP:MCOMMA_10B_VALUE_1[0]">GTP:MCOMMA_10B_VALUE_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2D" title="GTP:DRP2D[0]">GTP:DRP2D[0]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_0" title="GTP:TST_ATTR_0[16]">GTP:TST_ATTR_0[16]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0D" title="GTP:DRP0D[0]">GTP:DRP0D[0]</a><br><a href="#bits-xc6s-GTP-GTP:MCOMMA_10B_VALUE_0" title="GTP:MCOMMA_10B_VALUE_0[0]">GTP:MCOMMA_10B_VALUE_0[0]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6D" title="GTP:DRP6D[1]">GTP:DRP6D[1]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_1" title="GTP:TST_ATTR_1[17]">GTP:TST_ATTR_1[17]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4D" title="GTP:DRP4D[1]">GTP:DRP4D[1]</a><br><a href="#bits-xc6s-GTP-GTP:MCOMMA_10B_VALUE_1" title="GTP:MCOMMA_10B_VALUE_1[1]">GTP:MCOMMA_10B_VALUE_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2D" title="GTP:DRP2D[1]">GTP:DRP2D[1]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_0" title="GTP:TST_ATTR_0[17]">GTP:TST_ATTR_0[17]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0D" title="GTP:DRP0D[1]">GTP:DRP0D[1]</a><br><a href="#bits-xc6s-GTP-GTP:MCOMMA_10B_VALUE_0" title="GTP:MCOMMA_10B_VALUE_0[1]">GTP:MCOMMA_10B_VALUE_0[1]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6D" title="GTP:DRP6D[2]">GTP:DRP6D[2]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_1" title="GTP:TST_ATTR_1[18]">GTP:TST_ATTR_1[18]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4D" title="GTP:DRP4D[2]">GTP:DRP4D[2]</a><br><a href="#bits-xc6s-GTP-GTP:MCOMMA_10B_VALUE_1" title="GTP:MCOMMA_10B_VALUE_1[2]">GTP:MCOMMA_10B_VALUE_1[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2D" title="GTP:DRP2D[2]">GTP:DRP2D[2]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_0" title="GTP:TST_ATTR_0[18]">GTP:TST_ATTR_0[18]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0D" title="GTP:DRP0D[2]">GTP:DRP0D[2]</a><br><a href="#bits-xc6s-GTP-GTP:MCOMMA_10B_VALUE_0" title="GTP:MCOMMA_10B_VALUE_0[2]">GTP:MCOMMA_10B_VALUE_0[2]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6D" title="GTP:DRP6D[3]">GTP:DRP6D[3]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_1" title="GTP:TST_ATTR_1[19]">GTP:TST_ATTR_1[19]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4D" title="GTP:DRP4D[3]">GTP:DRP4D[3]</a><br><a href="#bits-xc6s-GTP-GTP:MCOMMA_10B_VALUE_1" title="GTP:MCOMMA_10B_VALUE_1[3]">GTP:MCOMMA_10B_VALUE_1[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2D" title="GTP:DRP2D[3]">GTP:DRP2D[3]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_0" title="GTP:TST_ATTR_0[19]">GTP:TST_ATTR_0[19]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0D" title="GTP:DRP0D[3]">GTP:DRP0D[3]</a><br><a href="#bits-xc6s-GTP-GTP:MCOMMA_10B_VALUE_0" title="GTP:MCOMMA_10B_VALUE_0[3]">GTP:MCOMMA_10B_VALUE_0[3]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6D" title="GTP:DRP6D[4]">GTP:DRP6D[4]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_1" title="GTP:TST_ATTR_1[20]">GTP:TST_ATTR_1[20]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4D" title="GTP:DRP4D[4]">GTP:DRP4D[4]</a><br><a href="#bits-xc6s-GTP-GTP:MCOMMA_10B_VALUE_1" title="GTP:MCOMMA_10B_VALUE_1[4]">GTP:MCOMMA_10B_VALUE_1[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2D" title="GTP:DRP2D[4]">GTP:DRP2D[4]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_0" title="GTP:TST_ATTR_0[20]">GTP:TST_ATTR_0[20]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0D" title="GTP:DRP0D[4]">GTP:DRP0D[4]</a><br><a href="#bits-xc6s-GTP-GTP:MCOMMA_10B_VALUE_0" title="GTP:MCOMMA_10B_VALUE_0[4]">GTP:MCOMMA_10B_VALUE_0[4]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6D" title="GTP:DRP6D[5]">GTP:DRP6D[5]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_1" title="GTP:TST_ATTR_1[21]">GTP:TST_ATTR_1[21]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4D" title="GTP:DRP4D[5]">GTP:DRP4D[5]</a><br><a href="#bits-xc6s-GTP-GTP:MCOMMA_10B_VALUE_1" title="GTP:MCOMMA_10B_VALUE_1[5]">GTP:MCOMMA_10B_VALUE_1[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2D" title="GTP:DRP2D[5]">GTP:DRP2D[5]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_0" title="GTP:TST_ATTR_0[21]">GTP:TST_ATTR_0[21]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0D" title="GTP:DRP0D[5]">GTP:DRP0D[5]</a><br><a href="#bits-xc6s-GTP-GTP:MCOMMA_10B_VALUE_0" title="GTP:MCOMMA_10B_VALUE_0[5]">GTP:MCOMMA_10B_VALUE_0[5]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6D" title="GTP:DRP6D[6]">GTP:DRP6D[6]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_1" title="GTP:TST_ATTR_1[22]">GTP:TST_ATTR_1[22]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4D" title="GTP:DRP4D[6]">GTP:DRP4D[6]</a><br><a href="#bits-xc6s-GTP-GTP:MCOMMA_10B_VALUE_1" title="GTP:MCOMMA_10B_VALUE_1[6]">GTP:MCOMMA_10B_VALUE_1[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2D" title="GTP:DRP2D[6]">GTP:DRP2D[6]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_0" title="GTP:TST_ATTR_0[22]">GTP:TST_ATTR_0[22]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0D" title="GTP:DRP0D[6]">GTP:DRP0D[6]</a><br><a href="#bits-xc6s-GTP-GTP:MCOMMA_10B_VALUE_0" title="GTP:MCOMMA_10B_VALUE_0[6]">GTP:MCOMMA_10B_VALUE_0[6]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6D" title="GTP:DRP6D[7]">GTP:DRP6D[7]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_1" title="GTP:TST_ATTR_1[23]">GTP:TST_ATTR_1[23]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4D" title="GTP:DRP4D[7]">GTP:DRP4D[7]</a><br><a href="#bits-xc6s-GTP-GTP:MCOMMA_10B_VALUE_1" title="GTP:MCOMMA_10B_VALUE_1[7]">GTP:MCOMMA_10B_VALUE_1[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2D" title="GTP:DRP2D[7]">GTP:DRP2D[7]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_0" title="GTP:TST_ATTR_0[23]">GTP:TST_ATTR_0[23]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0D" title="GTP:DRP0D[7]">GTP:DRP0D[7]</a><br><a href="#bits-xc6s-GTP-GTP:MCOMMA_10B_VALUE_0" title="GTP:MCOMMA_10B_VALUE_0[7]">GTP:MCOMMA_10B_VALUE_0[7]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6D" title="GTP:DRP6D[8]">GTP:DRP6D[8]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_1" title="GTP:TST_ATTR_1[24]">GTP:TST_ATTR_1[24]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4D" title="GTP:DRP4D[8]">GTP:DRP4D[8]</a><br><a href="#bits-xc6s-GTP-GTP:MCOMMA_10B_VALUE_1" title="GTP:MCOMMA_10B_VALUE_1[8]">GTP:MCOMMA_10B_VALUE_1[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2D" title="GTP:DRP2D[8]">GTP:DRP2D[8]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_0" title="GTP:TST_ATTR_0[24]">GTP:TST_ATTR_0[24]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0D" title="GTP:DRP0D[8]">GTP:DRP0D[8]</a><br><a href="#bits-xc6s-GTP-GTP:MCOMMA_10B_VALUE_0" title="GTP:MCOMMA_10B_VALUE_0[8]">GTP:MCOMMA_10B_VALUE_0[8]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6D" title="GTP:DRP6D[9]">GTP:DRP6D[9]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_1" title="GTP:TST_ATTR_1[25]">GTP:TST_ATTR_1[25]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4D" title="GTP:DRP4D[9]">GTP:DRP4D[9]</a><br><a href="#bits-xc6s-GTP-GTP:MCOMMA_10B_VALUE_1" title="GTP:MCOMMA_10B_VALUE_1[9]">GTP:MCOMMA_10B_VALUE_1[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2D" title="GTP:DRP2D[9]">GTP:DRP2D[9]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_0" title="GTP:TST_ATTR_0[25]">GTP:TST_ATTR_0[25]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0D" title="GTP:DRP0D[9]">GTP:DRP0D[9]</a><br><a href="#bits-xc6s-GTP-GTP:MCOMMA_10B_VALUE_0" title="GTP:MCOMMA_10B_VALUE_0[9]">GTP:MCOMMA_10B_VALUE_0[9]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6D" title="GTP:DRP6D[10]">GTP:DRP6D[10]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_1" title="GTP:TST_ATTR_1[26]">GTP:TST_ATTR_1[26]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4D" title="GTP:DRP4D[10]">GTP:DRP4D[10]</a><br><a href="#bits-xc6s-GTP-GTP:RX_SLIDE_MODE_1" title="GTP:RX_SLIDE_MODE_1">GTP:RX_SLIDE_MODE_1</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2D" title="GTP:DRP2D[10]">GTP:DRP2D[10]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_0" title="GTP:TST_ATTR_0[26]">GTP:TST_ATTR_0[26]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0D" title="GTP:DRP0D[10]">GTP:DRP0D[10]</a><br><a href="#bits-xc6s-GTP-GTP:RX_SLIDE_MODE_0" title="GTP:RX_SLIDE_MODE_0">GTP:RX_SLIDE_MODE_0</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6D" title="GTP:DRP6D[11]">GTP:DRP6D[11]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_1" title="GTP:TST_ATTR_1[27]">GTP:TST_ATTR_1[27]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4D" title="GTP:DRP4D[11]">GTP:DRP4D[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2D" title="GTP:DRP2D[11]">GTP:DRP2D[11]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_0" title="GTP:TST_ATTR_0[27]">GTP:TST_ATTR_0[27]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0D" title="GTP:DRP0D[11]">GTP:DRP0D[11]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6D" title="GTP:DRP6D[12]">GTP:DRP6D[12]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_1" title="GTP:TST_ATTR_1[28]">GTP:TST_ATTR_1[28]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4D" title="GTP:DRP4D[12]">GTP:DRP4D[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2D" title="GTP:DRP2D[12]">GTP:DRP2D[12]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_0" title="GTP:TST_ATTR_0[28]">GTP:TST_ATTR_0[28]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0D" title="GTP:DRP0D[12]">GTP:DRP0D[12]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6D" title="GTP:DRP6D[13]">GTP:DRP6D[13]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_1" title="GTP:TST_ATTR_1[29]">GTP:TST_ATTR_1[29]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4D" title="GTP:DRP4D[13]">GTP:DRP4D[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2D" title="GTP:DRP2D[13]">GTP:DRP2D[13]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_0" title="GTP:TST_ATTR_0[29]">GTP:TST_ATTR_0[29]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0D" title="GTP:DRP0D[13]">GTP:DRP0D[13]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6D" title="GTP:DRP6D[14]">GTP:DRP6D[14]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_1" title="GTP:TST_ATTR_1[30]">GTP:TST_ATTR_1[30]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4D" title="GTP:DRP4D[14]">GTP:DRP4D[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2D" title="GTP:DRP2D[14]">GTP:DRP2D[14]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_0" title="GTP:TST_ATTR_0[30]">GTP:TST_ATTR_0[30]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0D" title="GTP:DRP0D[14]">GTP:DRP0D[14]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6D" title="GTP:DRP6D[15]">GTP:DRP6D[15]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_1" title="GTP:TST_ATTR_1[31]">GTP:TST_ATTR_1[31]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4D" title="GTP:DRP4D[15]">GTP:DRP4D[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2D" title="GTP:DRP2D[15]">GTP:DRP2D[15]</a><br><a href="#bits-xc6s-GTP-GTP:TST_ATTR_0" title="GTP:TST_ATTR_0[31]">GTP:TST_ATTR_0[31]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0D" title="GTP:DRP0D[15]">GTP:DRP0D[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6E" title="GTP:DRP6E[0]">GTP:DRP6E[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4E" title="GTP:DRP4E[0]">GTP:DRP4E[0]</a><br><a href="#bits-xc6s-GTP-GTP:PCOMMA_10B_VALUE_1" title="GTP:PCOMMA_10B_VALUE_1[0]">GTP:PCOMMA_10B_VALUE_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2E" title="GTP:DRP2E[0]">GTP:DRP2E[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0E" title="GTP:DRP0E[0]">GTP:DRP0E[0]</a><br><a href="#bits-xc6s-GTP-GTP:PCOMMA_10B_VALUE_0" title="GTP:PCOMMA_10B_VALUE_0[0]">GTP:PCOMMA_10B_VALUE_0[0]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6E" title="GTP:DRP6E[1]">GTP:DRP6E[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4E" title="GTP:DRP4E[1]">GTP:DRP4E[1]</a><br><a href="#bits-xc6s-GTP-GTP:PCOMMA_10B_VALUE_1" title="GTP:PCOMMA_10B_VALUE_1[1]">GTP:PCOMMA_10B_VALUE_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2E" title="GTP:DRP2E[1]">GTP:DRP2E[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0E" title="GTP:DRP0E[1]">GTP:DRP0E[1]</a><br><a href="#bits-xc6s-GTP-GTP:PCOMMA_10B_VALUE_0" title="GTP:PCOMMA_10B_VALUE_0[1]">GTP:PCOMMA_10B_VALUE_0[1]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6E" title="GTP:DRP6E[2]">GTP:DRP6E[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4E" title="GTP:DRP4E[2]">GTP:DRP4E[2]</a><br><a href="#bits-xc6s-GTP-GTP:PCOMMA_10B_VALUE_1" title="GTP:PCOMMA_10B_VALUE_1[2]">GTP:PCOMMA_10B_VALUE_1[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2E" title="GTP:DRP2E[2]">GTP:DRP2E[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0E" title="GTP:DRP0E[2]">GTP:DRP0E[2]</a><br><a href="#bits-xc6s-GTP-GTP:PCOMMA_10B_VALUE_0" title="GTP:PCOMMA_10B_VALUE_0[2]">GTP:PCOMMA_10B_VALUE_0[2]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6E" title="GTP:DRP6E[3]">GTP:DRP6E[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4E" title="GTP:DRP4E[3]">GTP:DRP4E[3]</a><br><a href="#bits-xc6s-GTP-GTP:PCOMMA_10B_VALUE_1" title="GTP:PCOMMA_10B_VALUE_1[3]">GTP:PCOMMA_10B_VALUE_1[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2E" title="GTP:DRP2E[3]">GTP:DRP2E[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0E" title="GTP:DRP0E[3]">GTP:DRP0E[3]</a><br><a href="#bits-xc6s-GTP-GTP:PCOMMA_10B_VALUE_0" title="GTP:PCOMMA_10B_VALUE_0[3]">GTP:PCOMMA_10B_VALUE_0[3]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6E" title="GTP:DRP6E[4]">GTP:DRP6E[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4E" title="GTP:DRP4E[4]">GTP:DRP4E[4]</a><br><a href="#bits-xc6s-GTP-GTP:PCOMMA_10B_VALUE_1" title="GTP:PCOMMA_10B_VALUE_1[4]">GTP:PCOMMA_10B_VALUE_1[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2E" title="GTP:DRP2E[4]">GTP:DRP2E[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0E" title="GTP:DRP0E[4]">GTP:DRP0E[4]</a><br><a href="#bits-xc6s-GTP-GTP:PCOMMA_10B_VALUE_0" title="GTP:PCOMMA_10B_VALUE_0[4]">GTP:PCOMMA_10B_VALUE_0[4]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6E" title="GTP:DRP6E[5]">GTP:DRP6E[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4E" title="GTP:DRP4E[5]">GTP:DRP4E[5]</a><br><a href="#bits-xc6s-GTP-GTP:PCOMMA_10B_VALUE_1" title="GTP:PCOMMA_10B_VALUE_1[5]">GTP:PCOMMA_10B_VALUE_1[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2E" title="GTP:DRP2E[5]">GTP:DRP2E[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0E" title="GTP:DRP0E[5]">GTP:DRP0E[5]</a><br><a href="#bits-xc6s-GTP-GTP:PCOMMA_10B_VALUE_0" title="GTP:PCOMMA_10B_VALUE_0[5]">GTP:PCOMMA_10B_VALUE_0[5]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6E" title="GTP:DRP6E[6]">GTP:DRP6E[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4E" title="GTP:DRP4E[6]">GTP:DRP4E[6]</a><br><a href="#bits-xc6s-GTP-GTP:PCOMMA_10B_VALUE_1" title="GTP:PCOMMA_10B_VALUE_1[6]">GTP:PCOMMA_10B_VALUE_1[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2E" title="GTP:DRP2E[6]">GTP:DRP2E[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0E" title="GTP:DRP0E[6]">GTP:DRP0E[6]</a><br><a href="#bits-xc6s-GTP-GTP:PCOMMA_10B_VALUE_0" title="GTP:PCOMMA_10B_VALUE_0[6]">GTP:PCOMMA_10B_VALUE_0[6]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6E" title="GTP:DRP6E[7]">GTP:DRP6E[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4E" title="GTP:DRP4E[7]">GTP:DRP4E[7]</a><br><a href="#bits-xc6s-GTP-GTP:PCOMMA_10B_VALUE_1" title="GTP:PCOMMA_10B_VALUE_1[7]">GTP:PCOMMA_10B_VALUE_1[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2E" title="GTP:DRP2E[7]">GTP:DRP2E[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0E" title="GTP:DRP0E[7]">GTP:DRP0E[7]</a><br><a href="#bits-xc6s-GTP-GTP:PCOMMA_10B_VALUE_0" title="GTP:PCOMMA_10B_VALUE_0[7]">GTP:PCOMMA_10B_VALUE_0[7]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6E" title="GTP:DRP6E[8]">GTP:DRP6E[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4E" title="GTP:DRP4E[8]">GTP:DRP4E[8]</a><br><a href="#bits-xc6s-GTP-GTP:PCOMMA_10B_VALUE_1" title="GTP:PCOMMA_10B_VALUE_1[8]">GTP:PCOMMA_10B_VALUE_1[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2E" title="GTP:DRP2E[8]">GTP:DRP2E[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0E" title="GTP:DRP0E[8]">GTP:DRP0E[8]</a><br><a href="#bits-xc6s-GTP-GTP:PCOMMA_10B_VALUE_0" title="GTP:PCOMMA_10B_VALUE_0[8]">GTP:PCOMMA_10B_VALUE_0[8]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6E" title="GTP:DRP6E[9]">GTP:DRP6E[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4E" title="GTP:DRP4E[9]">GTP:DRP4E[9]</a><br><a href="#bits-xc6s-GTP-GTP:PCOMMA_10B_VALUE_1" title="GTP:PCOMMA_10B_VALUE_1[9]">GTP:PCOMMA_10B_VALUE_1[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2E" title="GTP:DRP2E[9]">GTP:DRP2E[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0E" title="GTP:DRP0E[9]">GTP:DRP0E[9]</a><br><a href="#bits-xc6s-GTP-GTP:PCOMMA_10B_VALUE_0" title="GTP:PCOMMA_10B_VALUE_0[9]">GTP:PCOMMA_10B_VALUE_0[9]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6E" title="GTP:DRP6E[10]">GTP:DRP6E[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4E" title="GTP:DRP4E[10]">GTP:DRP4E[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2E" title="GTP:DRP2E[10]">GTP:DRP2E[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0E" title="GTP:DRP0E[10]">GTP:DRP0E[10]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6E" title="GTP:DRP6E[11]">GTP:DRP6E[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4E" title="GTP:DRP4E[11]">GTP:DRP4E[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2E" title="GTP:DRP2E[11]">GTP:DRP2E[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0E" title="GTP:DRP0E[11]">GTP:DRP0E[11]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6E" title="GTP:DRP6E[12]">GTP:DRP6E[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4E" title="GTP:DRP4E[12]">GTP:DRP4E[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2E" title="GTP:DRP2E[12]">GTP:DRP2E[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0E" title="GTP:DRP0E[12]">GTP:DRP0E[12]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6E" title="GTP:DRP6E[13]">GTP:DRP6E[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4E" title="GTP:DRP4E[13]">GTP:DRP4E[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2E" title="GTP:DRP2E[13]">GTP:DRP2E[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0E" title="GTP:DRP0E[13]">GTP:DRP0E[13]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6E" title="GTP:DRP6E[14]">GTP:DRP6E[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4E" title="GTP:DRP4E[14]">GTP:DRP4E[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2E" title="GTP:DRP2E[14]">GTP:DRP2E[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0E" title="GTP:DRP0E[14]">GTP:DRP0E[14]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6E" title="GTP:DRP6E[15]">GTP:DRP6E[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4E" title="GTP:DRP4E[15]">GTP:DRP4E[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2E" title="GTP:DRP2E[15]">GTP:DRP2E[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0E" title="GTP:DRP0E[15]">GTP:DRP0E[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6F" title="GTP:DRP6F[0]">GTP:DRP6F[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_1_1" title="GTP:CHAN_BOND_SEQ_1_1_1[0]">GTP:CHAN_BOND_SEQ_1_1_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP4F" title="GTP:DRP4F[0]">GTP:DRP4F[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2F" title="GTP:DRP2F[0]">GTP:DRP2F[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_1_0" title="GTP:CHAN_BOND_SEQ_1_1_0[0]">GTP:CHAN_BOND_SEQ_1_1_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP0F" title="GTP:DRP0F[0]">GTP:DRP0F[0]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6F" title="GTP:DRP6F[1]">GTP:DRP6F[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_1_1" title="GTP:CHAN_BOND_SEQ_1_1_1[1]">GTP:CHAN_BOND_SEQ_1_1_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP4F" title="GTP:DRP4F[1]">GTP:DRP4F[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2F" title="GTP:DRP2F[1]">GTP:DRP2F[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_1_0" title="GTP:CHAN_BOND_SEQ_1_1_0[1]">GTP:CHAN_BOND_SEQ_1_1_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP0F" title="GTP:DRP0F[1]">GTP:DRP0F[1]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6F" title="GTP:DRP6F[2]">GTP:DRP6F[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_1_1" title="GTP:CHAN_BOND_SEQ_1_1_1[2]">GTP:CHAN_BOND_SEQ_1_1_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP4F" title="GTP:DRP4F[2]">GTP:DRP4F[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2F" title="GTP:DRP2F[2]">GTP:DRP2F[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_1_0" title="GTP:CHAN_BOND_SEQ_1_1_0[2]">GTP:CHAN_BOND_SEQ_1_1_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP0F" title="GTP:DRP0F[2]">GTP:DRP0F[2]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6F" title="GTP:DRP6F[3]">GTP:DRP6F[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_1_1" title="GTP:CHAN_BOND_SEQ_1_1_1[3]">GTP:CHAN_BOND_SEQ_1_1_1[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP4F" title="GTP:DRP4F[3]">GTP:DRP4F[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2F" title="GTP:DRP2F[3]">GTP:DRP2F[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_1_0" title="GTP:CHAN_BOND_SEQ_1_1_0[3]">GTP:CHAN_BOND_SEQ_1_1_0[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP0F" title="GTP:DRP0F[3]">GTP:DRP0F[3]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6F" title="GTP:DRP6F[4]">GTP:DRP6F[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_1_1" title="GTP:CHAN_BOND_SEQ_1_1_1[4]">GTP:CHAN_BOND_SEQ_1_1_1[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP4F" title="GTP:DRP4F[4]">GTP:DRP4F[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2F" title="GTP:DRP2F[4]">GTP:DRP2F[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_1_0" title="GTP:CHAN_BOND_SEQ_1_1_0[4]">GTP:CHAN_BOND_SEQ_1_1_0[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP0F" title="GTP:DRP0F[4]">GTP:DRP0F[4]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6F" title="GTP:DRP6F[5]">GTP:DRP6F[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_1_1" title="GTP:CHAN_BOND_SEQ_1_1_1[5]">GTP:CHAN_BOND_SEQ_1_1_1[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP4F" title="GTP:DRP4F[5]">GTP:DRP4F[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2F" title="GTP:DRP2F[5]">GTP:DRP2F[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_1_0" title="GTP:CHAN_BOND_SEQ_1_1_0[5]">GTP:CHAN_BOND_SEQ_1_1_0[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP0F" title="GTP:DRP0F[5]">GTP:DRP0F[5]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6F" title="GTP:DRP6F[6]">GTP:DRP6F[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_1_1" title="GTP:CHAN_BOND_SEQ_1_1_1[6]">GTP:CHAN_BOND_SEQ_1_1_1[6]</a><br><a href="#bits-xc6s-GTP-GTP:DRP4F" title="GTP:DRP4F[6]">GTP:DRP4F[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2F" title="GTP:DRP2F[6]">GTP:DRP2F[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_1_0" title="GTP:CHAN_BOND_SEQ_1_1_0[6]">GTP:CHAN_BOND_SEQ_1_1_0[6]</a><br><a href="#bits-xc6s-GTP-GTP:DRP0F" title="GTP:DRP0F[6]">GTP:DRP0F[6]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6F" title="GTP:DRP6F[7]">GTP:DRP6F[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_1_1" title="GTP:CHAN_BOND_SEQ_1_1_1[7]">GTP:CHAN_BOND_SEQ_1_1_1[7]</a><br><a href="#bits-xc6s-GTP-GTP:DRP4F" title="GTP:DRP4F[7]">GTP:DRP4F[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2F" title="GTP:DRP2F[7]">GTP:DRP2F[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_1_0" title="GTP:CHAN_BOND_SEQ_1_1_0[7]">GTP:CHAN_BOND_SEQ_1_1_0[7]</a><br><a href="#bits-xc6s-GTP-GTP:DRP0F" title="GTP:DRP0F[7]">GTP:DRP0F[7]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6F" title="GTP:DRP6F[8]">GTP:DRP6F[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_1_1" title="GTP:CHAN_BOND_SEQ_1_1_1[8]">GTP:CHAN_BOND_SEQ_1_1_1[8]</a><br><a href="#bits-xc6s-GTP-GTP:DRP4F" title="GTP:DRP4F[8]">GTP:DRP4F[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2F" title="GTP:DRP2F[8]">GTP:DRP2F[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_1_0" title="GTP:CHAN_BOND_SEQ_1_1_0[8]">GTP:CHAN_BOND_SEQ_1_1_0[8]</a><br><a href="#bits-xc6s-GTP-GTP:DRP0F" title="GTP:DRP0F[8]">GTP:DRP0F[8]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6F" title="GTP:DRP6F[9]">GTP:DRP6F[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_1_1" title="GTP:CHAN_BOND_SEQ_1_1_1[9]">GTP:CHAN_BOND_SEQ_1_1_1[9]</a><br><a href="#bits-xc6s-GTP-GTP:DRP4F" title="GTP:DRP4F[9]">GTP:DRP4F[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2F" title="GTP:DRP2F[9]">GTP:DRP2F[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_1_0" title="GTP:CHAN_BOND_SEQ_1_1_0[9]">GTP:CHAN_BOND_SEQ_1_1_0[9]</a><br><a href="#bits-xc6s-GTP-GTP:DRP0F" title="GTP:DRP0F[9]">GTP:DRP0F[9]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6F" title="GTP:DRP6F[10]">GTP:DRP6F[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4F" title="GTP:DRP4F[10]">GTP:DRP4F[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2F" title="GTP:DRP2F[10]">GTP:DRP2F[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0F" title="GTP:DRP0F[10]">GTP:DRP0F[10]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6F" title="GTP:DRP6F[11]">GTP:DRP6F[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP4F" title="GTP:DRP4F[11]">GTP:DRP4F[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2F" title="GTP:DRP2F[11]">GTP:DRP2F[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP0F" title="GTP:DRP0F[11]">GTP:DRP0F[11]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6F" title="GTP:DRP6F[12]">GTP:DRP6F[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_ENABLE_1" title="GTP:CHAN_BOND_SEQ_1_ENABLE_1[0]">GTP:CHAN_BOND_SEQ_1_ENABLE_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP4F" title="GTP:DRP4F[12]">GTP:DRP4F[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2F" title="GTP:DRP2F[12]">GTP:DRP2F[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_ENABLE_0" title="GTP:CHAN_BOND_SEQ_1_ENABLE_0[0]">GTP:CHAN_BOND_SEQ_1_ENABLE_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP0F" title="GTP:DRP0F[12]">GTP:DRP0F[12]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6F" title="GTP:DRP6F[13]">GTP:DRP6F[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_ENABLE_1" title="GTP:CHAN_BOND_SEQ_1_ENABLE_1[1]">GTP:CHAN_BOND_SEQ_1_ENABLE_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP4F" title="GTP:DRP4F[13]">GTP:DRP4F[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2F" title="GTP:DRP2F[13]">GTP:DRP2F[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_ENABLE_0" title="GTP:CHAN_BOND_SEQ_1_ENABLE_0[1]">GTP:CHAN_BOND_SEQ_1_ENABLE_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP0F" title="GTP:DRP0F[13]">GTP:DRP0F[13]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6F" title="GTP:DRP6F[14]">GTP:DRP6F[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_ENABLE_1" title="GTP:CHAN_BOND_SEQ_1_ENABLE_1[2]">GTP:CHAN_BOND_SEQ_1_ENABLE_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP4F" title="GTP:DRP4F[14]">GTP:DRP4F[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2F" title="GTP:DRP2F[14]">GTP:DRP2F[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_ENABLE_0" title="GTP:CHAN_BOND_SEQ_1_ENABLE_0[2]">GTP:CHAN_BOND_SEQ_1_ENABLE_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP0F" title="GTP:DRP0F[14]">GTP:DRP0F[14]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP6F" title="GTP:DRP6F[15]">GTP:DRP6F[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_ENABLE_1" title="GTP:CHAN_BOND_SEQ_1_ENABLE_1[3]">GTP:CHAN_BOND_SEQ_1_ENABLE_1[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP4F" title="GTP:DRP4F[15]">GTP:DRP4F[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP2F" title="GTP:DRP2F[15]">GTP:DRP2F[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_ENABLE_0" title="GTP:CHAN_BOND_SEQ_1_ENABLE_0[3]">GTP:CHAN_BOND_SEQ_1_ENABLE_0[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP0F" title="GTP:DRP0F[15]">GTP:DRP0F[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="27">GTP bittile 12</th></tr><tr><th rowspan="2">Row</th><th colspan="26">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP70" title="GTP:DRP70[0]">GTP:DRP70[0]</a><br><a href="#bits-xc6s-GTP-GTP:INV.TXUSRCLK1" title="~GTP:INV.TXUSRCLK1">~GTP:INV.TXUSRCLK1</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_2_1" title="GTP:CHAN_BOND_SEQ_1_2_1[0]">GTP:CHAN_BOND_SEQ_1_2_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP50" title="GTP:DRP50[0]">GTP:DRP50[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP30" title="GTP:DRP30[0]">GTP:DRP30[0]</a><br><a href="#bits-xc6s-GTP-GTP:INV.TXUSRCLK0" title="~GTP:INV.TXUSRCLK0">~GTP:INV.TXUSRCLK0</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_2_0" title="GTP:CHAN_BOND_SEQ_1_2_0[0]">GTP:CHAN_BOND_SEQ_1_2_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP10" title="GTP:DRP10[0]">GTP:DRP10[0]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP70" title="GTP:DRP70[1]">GTP:DRP70[1]</a><br><a href="#bits-xc6s-GTP-GTP:INV.TXUSRCLK21" title="~GTP:INV.TXUSRCLK21">~GTP:INV.TXUSRCLK21</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_2_1" title="GTP:CHAN_BOND_SEQ_1_2_1[1]">GTP:CHAN_BOND_SEQ_1_2_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP50" title="GTP:DRP50[1]">GTP:DRP50[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP30" title="GTP:DRP30[1]">GTP:DRP30[1]</a><br><a href="#bits-xc6s-GTP-GTP:INV.TXUSRCLK20" title="~GTP:INV.TXUSRCLK20">~GTP:INV.TXUSRCLK20</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_2_0" title="GTP:CHAN_BOND_SEQ_1_2_0[1]">GTP:CHAN_BOND_SEQ_1_2_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP10" title="GTP:DRP10[1]">GTP:DRP10[1]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP70" title="GTP:DRP70[2]">GTP:DRP70[2]</a><br><a href="#bits-xc6s-GTP-GTP:INV.RXUSRCLK1" title="~GTP:INV.RXUSRCLK1">~GTP:INV.RXUSRCLK1</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_2_1" title="GTP:CHAN_BOND_SEQ_1_2_1[2]">GTP:CHAN_BOND_SEQ_1_2_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP50" title="GTP:DRP50[2]">GTP:DRP50[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP30" title="GTP:DRP30[2]">GTP:DRP30[2]</a><br><a href="#bits-xc6s-GTP-GTP:INV.DCLK" title="~GTP:INV.DCLK">~GTP:INV.DCLK</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_2_0" title="GTP:CHAN_BOND_SEQ_1_2_0[2]">GTP:CHAN_BOND_SEQ_1_2_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP10" title="GTP:DRP10[2]">GTP:DRP10[2]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP70" title="GTP:DRP70[3]">GTP:DRP70[3]</a><br><a href="#bits-xc6s-GTP-GTP:INV.RXUSRCLK21" title="~GTP:INV.RXUSRCLK21">~GTP:INV.RXUSRCLK21</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_2_1" title="GTP:CHAN_BOND_SEQ_1_2_1[3]">GTP:CHAN_BOND_SEQ_1_2_1[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP50" title="GTP:DRP50[3]">GTP:DRP50[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP30" title="GTP:DRP30[3]">GTP:DRP30[3]</a><br><a href="#bits-xc6s-GTP-GTP:INV.RXUSRCLK0" title="~GTP:INV.RXUSRCLK0">~GTP:INV.RXUSRCLK0</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_2_0" title="GTP:CHAN_BOND_SEQ_1_2_0[3]">GTP:CHAN_BOND_SEQ_1_2_0[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP10" title="GTP:DRP10[3]">GTP:DRP10[3]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP70" title="GTP:DRP70[4]">GTP:DRP70[4]</a><br><a href="#bits-xc6s-GTP-GTP:INV.TSTCLK1" title="~GTP:INV.TSTCLK1">~GTP:INV.TSTCLK1</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_2_1" title="GTP:CHAN_BOND_SEQ_1_2_1[4]">GTP:CHAN_BOND_SEQ_1_2_1[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP50" title="GTP:DRP50[4]">GTP:DRP50[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP30" title="GTP:DRP30[4]">GTP:DRP30[4]</a><br><a href="#bits-xc6s-GTP-GTP:INV.RXUSRCLK20" title="~GTP:INV.RXUSRCLK20">~GTP:INV.RXUSRCLK20</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_2_0" title="GTP:CHAN_BOND_SEQ_1_2_0[4]">GTP:CHAN_BOND_SEQ_1_2_0[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP10" title="GTP:DRP10[4]">GTP:DRP10[4]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP70" title="GTP:DRP70[5]">GTP:DRP70[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_2_1" title="GTP:CHAN_BOND_SEQ_1_2_1[5]">GTP:CHAN_BOND_SEQ_1_2_1[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP50" title="GTP:DRP50[5]">GTP:DRP50[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP30" title="GTP:DRP30[5]">GTP:DRP30[5]</a><br><a href="#bits-xc6s-GTP-GTP:INV.TSTCLK0" title="~GTP:INV.TSTCLK0">~GTP:INV.TSTCLK0</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_2_0" title="GTP:CHAN_BOND_SEQ_1_2_0[5]">GTP:CHAN_BOND_SEQ_1_2_0[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP10" title="GTP:DRP10[5]">GTP:DRP10[5]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP70" title="GTP:DRP70[6]">GTP:DRP70[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_2_1" title="GTP:CHAN_BOND_SEQ_1_2_1[6]">GTP:CHAN_BOND_SEQ_1_2_1[6]</a><br><a href="#bits-xc6s-GTP-GTP:DRP50" title="GTP:DRP50[6]">GTP:DRP50[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP30" title="GTP:DRP30[6]">GTP:DRP30[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_2_0" title="GTP:CHAN_BOND_SEQ_1_2_0[6]">GTP:CHAN_BOND_SEQ_1_2_0[6]</a><br><a href="#bits-xc6s-GTP-GTP:DRP10" title="GTP:DRP10[6]">GTP:DRP10[6]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP70" title="GTP:DRP70[7]">GTP:DRP70[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_2_1" title="GTP:CHAN_BOND_SEQ_1_2_1[7]">GTP:CHAN_BOND_SEQ_1_2_1[7]</a><br><a href="#bits-xc6s-GTP-GTP:DRP50" title="GTP:DRP50[7]">GTP:DRP50[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP30" title="GTP:DRP30[7]">GTP:DRP30[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_2_0" title="GTP:CHAN_BOND_SEQ_1_2_0[7]">GTP:CHAN_BOND_SEQ_1_2_0[7]</a><br><a href="#bits-xc6s-GTP-GTP:DRP10" title="GTP:DRP10[7]">GTP:DRP10[7]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP70" title="GTP:DRP70[8]">GTP:DRP70[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_2_1" title="GTP:CHAN_BOND_SEQ_1_2_1[8]">GTP:CHAN_BOND_SEQ_1_2_1[8]</a><br><a href="#bits-xc6s-GTP-GTP:DRP50" title="GTP:DRP50[8]">GTP:DRP50[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP30" title="GTP:DRP30[8]">GTP:DRP30[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_2_0" title="GTP:CHAN_BOND_SEQ_1_2_0[8]">GTP:CHAN_BOND_SEQ_1_2_0[8]</a><br><a href="#bits-xc6s-GTP-GTP:DRP10" title="GTP:DRP10[8]">GTP:DRP10[8]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP70" title="GTP:DRP70[9]">GTP:DRP70[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_2_1" title="GTP:CHAN_BOND_SEQ_1_2_1[9]">GTP:CHAN_BOND_SEQ_1_2_1[9]</a><br><a href="#bits-xc6s-GTP-GTP:DRP50" title="GTP:DRP50[9]">GTP:DRP50[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP30" title="GTP:DRP30[9]">GTP:DRP30[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_2_0" title="GTP:CHAN_BOND_SEQ_1_2_0[9]">GTP:CHAN_BOND_SEQ_1_2_0[9]</a><br><a href="#bits-xc6s-GTP-GTP:DRP10" title="GTP:DRP10[9]">GTP:DRP10[9]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP70" title="GTP:DRP70[10]">GTP:DRP70[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_1_MAX_SKEW_1" title="GTP:CHAN_BOND_1_MAX_SKEW_1[0]">GTP:CHAN_BOND_1_MAX_SKEW_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP50" title="GTP:DRP50[10]">GTP:DRP50[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP30" title="GTP:DRP30[10]">GTP:DRP30[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_1_MAX_SKEW_0" title="GTP:CHAN_BOND_1_MAX_SKEW_0[0]">GTP:CHAN_BOND_1_MAX_SKEW_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP10" title="GTP:DRP10[10]">GTP:DRP10[10]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP70" title="GTP:DRP70[11]">GTP:DRP70[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_1_MAX_SKEW_1" title="GTP:CHAN_BOND_1_MAX_SKEW_1[1]">GTP:CHAN_BOND_1_MAX_SKEW_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP50" title="GTP:DRP50[11]">GTP:DRP50[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP30" title="GTP:DRP30[11]">GTP:DRP30[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_1_MAX_SKEW_0" title="GTP:CHAN_BOND_1_MAX_SKEW_0[1]">GTP:CHAN_BOND_1_MAX_SKEW_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP10" title="GTP:DRP10[11]">GTP:DRP10[11]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP70" title="GTP:DRP70[12]">GTP:DRP70[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_1_MAX_SKEW_1" title="GTP:CHAN_BOND_1_MAX_SKEW_1[2]">GTP:CHAN_BOND_1_MAX_SKEW_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP50" title="GTP:DRP50[12]">GTP:DRP50[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP30" title="GTP:DRP30[12]">GTP:DRP30[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_1_MAX_SKEW_0" title="GTP:CHAN_BOND_1_MAX_SKEW_0[2]">GTP:CHAN_BOND_1_MAX_SKEW_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP10" title="GTP:DRP10[12]">GTP:DRP10[12]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP70" title="GTP:DRP70[13]">GTP:DRP70[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_1_MAX_SKEW_1" title="GTP:CHAN_BOND_1_MAX_SKEW_1[3]">GTP:CHAN_BOND_1_MAX_SKEW_1[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP50" title="GTP:DRP50[13]">GTP:DRP50[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP30" title="GTP:DRP30[13]">GTP:DRP30[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_1_MAX_SKEW_0" title="GTP:CHAN_BOND_1_MAX_SKEW_0[3]">GTP:CHAN_BOND_1_MAX_SKEW_0[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP10" title="GTP:DRP10[13]">GTP:DRP10[13]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP70" title="GTP:DRP70[14]">GTP:DRP70[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP50" title="GTP:DRP50[14]">GTP:DRP50[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP30" title="GTP:DRP30[14]">GTP:DRP30[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP10" title="GTP:DRP10[14]">GTP:DRP10[14]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP70" title="GTP:DRP70[15]">GTP:DRP70[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP50" title="GTP:DRP50[15]">GTP:DRP50[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP30" title="GTP:DRP30[15]">GTP:DRP30[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP10" title="GTP:DRP10[15]">GTP:DRP10[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:CLKINDC_B_1" title="GTP:CLKINDC_B_1">GTP:CLKINDC_B_1</a><br><a href="#bits-xc6s-GTP-GTP:DRP71" title="GTP:DRP71[0]">GTP:DRP71[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_3_1" title="GTP:CHAN_BOND_SEQ_1_3_1[0]">GTP:CHAN_BOND_SEQ_1_3_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP51" title="GTP:DRP51[0]">GTP:DRP51[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLKINDC_B_0" title="GTP:CLKINDC_B_0">GTP:CLKINDC_B_0</a><br><a href="#bits-xc6s-GTP-GTP:DRP31" title="GTP:DRP31[0]">GTP:DRP31[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_3_0" title="GTP:CHAN_BOND_SEQ_1_3_0[0]">GTP:CHAN_BOND_SEQ_1_3_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP11" title="GTP:DRP11[0]">GTP:DRP11[0]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:CLKRCV_TRST_1" title="GTP:CLKRCV_TRST_1">GTP:CLKRCV_TRST_1</a><br><a href="#bits-xc6s-GTP-GTP:DRP71" title="GTP:DRP71[1]">GTP:DRP71[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_3_1" title="GTP:CHAN_BOND_SEQ_1_3_1[1]">GTP:CHAN_BOND_SEQ_1_3_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP51" title="GTP:DRP51[1]">GTP:DRP51[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLKRCV_TRST_0" title="GTP:CLKRCV_TRST_0">GTP:CLKRCV_TRST_0</a><br><a href="#bits-xc6s-GTP-GTP:DRP31" title="GTP:DRP31[1]">GTP:DRP31[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_3_0" title="GTP:CHAN_BOND_SEQ_1_3_0[1]">GTP:CHAN_BOND_SEQ_1_3_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP11" title="GTP:DRP11[1]">GTP:DRP11[1]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP71" title="GTP:DRP71[2]">GTP:DRP71[2]</a><br><a href="#bits-xc6s-GTP-GTP:MUX.CLKOUT_EAST" title="GTP:MUX.CLKOUT_EAST">GTP:MUX.CLKOUT_EAST</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_3_1" title="GTP:CHAN_BOND_SEQ_1_3_1[2]">GTP:CHAN_BOND_SEQ_1_3_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP51" title="GTP:DRP51[2]">GTP:DRP51[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP31" title="GTP:DRP31[2]">GTP:DRP31[2]</a><br><a href="#bits-xc6s-GTP-GTP:MUX.CLKOUT_WEST" title="GTP:MUX.CLKOUT_WEST">GTP:MUX.CLKOUT_WEST</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_3_0" title="GTP:CHAN_BOND_SEQ_1_3_0[2]">GTP:CHAN_BOND_SEQ_1_3_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP11" title="GTP:DRP11[2]">GTP:DRP11[2]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP71" title="GTP:DRP71[3]">GTP:DRP71[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_3_1" title="GTP:CHAN_BOND_SEQ_1_3_1[3]">GTP:CHAN_BOND_SEQ_1_3_1[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP51" title="GTP:DRP51[3]">GTP:DRP51[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP31" title="GTP:DRP31[3]">GTP:DRP31[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_3_0" title="GTP:CHAN_BOND_SEQ_1_3_0[3]">GTP:CHAN_BOND_SEQ_1_3_0[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP11" title="GTP:DRP11[3]">GTP:DRP11[3]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP71" title="GTP:DRP71[4]">GTP:DRP71[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_3_1" title="GTP:CHAN_BOND_SEQ_1_3_1[4]">GTP:CHAN_BOND_SEQ_1_3_1[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP51" title="GTP:DRP51[4]">GTP:DRP51[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP31" title="GTP:DRP31[4]">GTP:DRP31[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_3_0" title="GTP:CHAN_BOND_SEQ_1_3_0[4]">GTP:CHAN_BOND_SEQ_1_3_0[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP11" title="GTP:DRP11[4]">GTP:DRP11[4]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP71" title="GTP:DRP71[5]">GTP:DRP71[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_3_1" title="GTP:CHAN_BOND_SEQ_1_3_1[5]">GTP:CHAN_BOND_SEQ_1_3_1[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP51" title="GTP:DRP51[5]">GTP:DRP51[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP31" title="GTP:DRP31[5]">GTP:DRP31[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_3_0" title="GTP:CHAN_BOND_SEQ_1_3_0[5]">GTP:CHAN_BOND_SEQ_1_3_0[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP11" title="GTP:DRP11[5]">GTP:DRP11[5]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP71" title="GTP:DRP71[6]">GTP:DRP71[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_3_1" title="GTP:CHAN_BOND_SEQ_1_3_1[6]">GTP:CHAN_BOND_SEQ_1_3_1[6]</a><br><a href="#bits-xc6s-GTP-GTP:DRP51" title="GTP:DRP51[6]">GTP:DRP51[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP31" title="GTP:DRP31[6]">GTP:DRP31[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_3_0" title="GTP:CHAN_BOND_SEQ_1_3_0[6]">GTP:CHAN_BOND_SEQ_1_3_0[6]</a><br><a href="#bits-xc6s-GTP-GTP:DRP11" title="GTP:DRP11[6]">GTP:DRP11[6]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP71" title="GTP:DRP71[7]">GTP:DRP71[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_3_1" title="GTP:CHAN_BOND_SEQ_1_3_1[7]">GTP:CHAN_BOND_SEQ_1_3_1[7]</a><br><a href="#bits-xc6s-GTP-GTP:DRP51" title="GTP:DRP51[7]">GTP:DRP51[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP31" title="GTP:DRP31[7]">GTP:DRP31[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_3_0" title="GTP:CHAN_BOND_SEQ_1_3_0[7]">GTP:CHAN_BOND_SEQ_1_3_0[7]</a><br><a href="#bits-xc6s-GTP-GTP:DRP11" title="GTP:DRP11[7]">GTP:DRP11[7]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP71" title="GTP:DRP71[8]">GTP:DRP71[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_3_1" title="GTP:CHAN_BOND_SEQ_1_3_1[8]">GTP:CHAN_BOND_SEQ_1_3_1[8]</a><br><a href="#bits-xc6s-GTP-GTP:DRP51" title="GTP:DRP51[8]">GTP:DRP51[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP31" title="GTP:DRP31[8]">GTP:DRP31[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_3_0" title="GTP:CHAN_BOND_SEQ_1_3_0[8]">GTP:CHAN_BOND_SEQ_1_3_0[8]</a><br><a href="#bits-xc6s-GTP-GTP:DRP11" title="GTP:DRP11[8]">GTP:DRP11[8]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP71" title="GTP:DRP71[9]">GTP:DRP71[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_3_1" title="GTP:CHAN_BOND_SEQ_1_3_1[9]">GTP:CHAN_BOND_SEQ_1_3_1[9]</a><br><a href="#bits-xc6s-GTP-GTP:DRP51" title="GTP:DRP51[9]">GTP:DRP51[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP31" title="GTP:DRP31[9]">GTP:DRP31[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_3_0" title="GTP:CHAN_BOND_SEQ_1_3_0[9]">GTP:CHAN_BOND_SEQ_1_3_0[9]</a><br><a href="#bits-xc6s-GTP-GTP:DRP11" title="GTP:DRP11[9]">GTP:DRP11[9]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP71" title="GTP:DRP71[10]">GTP:DRP71[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:CB2_INH_CC_PERIOD_1" title="GTP:CB2_INH_CC_PERIOD_1[0]">GTP:CB2_INH_CC_PERIOD_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP51" title="GTP:DRP51[10]">GTP:DRP51[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP31" title="GTP:DRP31[10]">GTP:DRP31[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:CB2_INH_CC_PERIOD_0" title="GTP:CB2_INH_CC_PERIOD_0[0]">GTP:CB2_INH_CC_PERIOD_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP11" title="GTP:DRP11[10]">GTP:DRP11[10]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP71" title="GTP:DRP71[11]">GTP:DRP71[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:CB2_INH_CC_PERIOD_1" title="GTP:CB2_INH_CC_PERIOD_1[1]">GTP:CB2_INH_CC_PERIOD_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP51" title="GTP:DRP51[11]">GTP:DRP51[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP31" title="GTP:DRP31[11]">GTP:DRP31[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:CB2_INH_CC_PERIOD_0" title="GTP:CB2_INH_CC_PERIOD_0[1]">GTP:CB2_INH_CC_PERIOD_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP11" title="GTP:DRP11[11]">GTP:DRP11[11]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP71" title="GTP:DRP71[12]">GTP:DRP71[12]</a><br><a href="#bits-xc6s-GTP-GTP:REFSELPLL1_STATIC" title="GTP:REFSELPLL1_STATIC[0]">GTP:REFSELPLL1_STATIC[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CB2_INH_CC_PERIOD_1" title="GTP:CB2_INH_CC_PERIOD_1[2]">GTP:CB2_INH_CC_PERIOD_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP51" title="GTP:DRP51[12]">GTP:DRP51[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP31" title="GTP:DRP31[12]">GTP:DRP31[12]</a><br><a href="#bits-xc6s-GTP-GTP:REFSELPLL0_STATIC" title="GTP:REFSELPLL0_STATIC[0]">GTP:REFSELPLL0_STATIC[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CB2_INH_CC_PERIOD_0" title="GTP:CB2_INH_CC_PERIOD_0[2]">GTP:CB2_INH_CC_PERIOD_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP11" title="GTP:DRP11[12]">GTP:DRP11[12]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP71" title="GTP:DRP71[13]">GTP:DRP71[13]</a><br><a href="#bits-xc6s-GTP-GTP:REFSELPLL1_STATIC" title="GTP:REFSELPLL1_STATIC[1]">GTP:REFSELPLL1_STATIC[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CB2_INH_CC_PERIOD_1" title="GTP:CB2_INH_CC_PERIOD_1[3]">GTP:CB2_INH_CC_PERIOD_1[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP51" title="GTP:DRP51[13]">GTP:DRP51[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP31" title="GTP:DRP31[13]">GTP:DRP31[13]</a><br><a href="#bits-xc6s-GTP-GTP:REFSELPLL0_STATIC" title="GTP:REFSELPLL0_STATIC[1]">GTP:REFSELPLL0_STATIC[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CB2_INH_CC_PERIOD_0" title="GTP:CB2_INH_CC_PERIOD_0[3]">GTP:CB2_INH_CC_PERIOD_0[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP11" title="GTP:DRP11[13]">GTP:DRP11[13]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP71" title="GTP:DRP71[14]">GTP:DRP71[14]</a><br><a href="#bits-xc6s-GTP-GTP:REFSELPLL1_STATIC" title="GTP:REFSELPLL1_STATIC[2]">GTP:REFSELPLL1_STATIC[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP51" title="GTP:DRP51[14]">GTP:DRP51[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP31" title="GTP:DRP31[14]">GTP:DRP31[14]</a><br><a href="#bits-xc6s-GTP-GTP:REFSELPLL0_STATIC" title="GTP:REFSELPLL0_STATIC[2]">GTP:REFSELPLL0_STATIC[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP11" title="GTP:DRP11[14]">GTP:DRP11[14]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP71" title="GTP:DRP71[15]">GTP:DRP71[15]</a><br><a href="#bits-xc6s-GTP-GTP:REFSELPLL1_STATIC_ENABLE" title="GTP:REFSELPLL1_STATIC_ENABLE">GTP:REFSELPLL1_STATIC_ENABLE</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP51" title="GTP:DRP51[15]">GTP:DRP51[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP31" title="GTP:DRP31[15]">GTP:DRP31[15]</a><br><a href="#bits-xc6s-GTP-GTP:REFSELPLL0_STATIC_ENABLE" title="GTP:REFSELPLL0_STATIC_ENABLE">GTP:REFSELPLL0_STATIC_ENABLE</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP11" title="GTP:DRP11[15]">GTP:DRP11[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP72" title="GTP:DRP72[0]">GTP:DRP72[0]</a><br><a href="#bits-xc6s-GTP-GTP:TEST_CLK_OUT_GTP_1" title="GTP:TEST_CLK_OUT_GTP_1[0]">GTP:TEST_CLK_OUT_GTP_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_4_1" title="GTP:CHAN_BOND_SEQ_1_4_1[0]">GTP:CHAN_BOND_SEQ_1_4_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP52" title="GTP:DRP52[0]">GTP:DRP52[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP32" title="GTP:DRP32[0]">GTP:DRP32[0]</a><br><a href="#bits-xc6s-GTP-GTP:TEST_CLK_OUT_GTP_0" title="GTP:TEST_CLK_OUT_GTP_0[0]">GTP:TEST_CLK_OUT_GTP_0[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_4_0" title="GTP:CHAN_BOND_SEQ_1_4_0[0]">GTP:CHAN_BOND_SEQ_1_4_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP12" title="GTP:DRP12[0]">GTP:DRP12[0]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP72" title="GTP:DRP72[1]">GTP:DRP72[1]</a><br><a href="#bits-xc6s-GTP-GTP:TEST_CLK_OUT_GTP_1" title="GTP:TEST_CLK_OUT_GTP_1[1]">GTP:TEST_CLK_OUT_GTP_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_4_1" title="GTP:CHAN_BOND_SEQ_1_4_1[1]">GTP:CHAN_BOND_SEQ_1_4_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP52" title="GTP:DRP52[1]">GTP:DRP52[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP32" title="GTP:DRP32[1]">GTP:DRP32[1]</a><br><a href="#bits-xc6s-GTP-GTP:TEST_CLK_OUT_GTP_0" title="GTP:TEST_CLK_OUT_GTP_0[1]">GTP:TEST_CLK_OUT_GTP_0[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_4_0" title="GTP:CHAN_BOND_SEQ_1_4_0[1]">GTP:CHAN_BOND_SEQ_1_4_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP12" title="GTP:DRP12[1]">GTP:DRP12[1]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:CLK_OUT_GTP_SEL_1" title="GTP:CLK_OUT_GTP_SEL_1">GTP:CLK_OUT_GTP_SEL_1</a><br><a href="#bits-xc6s-GTP-GTP:DRP72" title="GTP:DRP72[2]">GTP:DRP72[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_4_1" title="GTP:CHAN_BOND_SEQ_1_4_1[2]">GTP:CHAN_BOND_SEQ_1_4_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP52" title="GTP:DRP52[2]">GTP:DRP52[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_OUT_GTP_SEL_0" title="GTP:CLK_OUT_GTP_SEL_0">GTP:CLK_OUT_GTP_SEL_0</a><br><a href="#bits-xc6s-GTP-GTP:DRP32" title="GTP:DRP32[2]">GTP:DRP32[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_4_0" title="GTP:CHAN_BOND_SEQ_1_4_0[2]">GTP:CHAN_BOND_SEQ_1_4_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP12" title="GTP:DRP12[2]">GTP:DRP12[2]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP72" title="GTP:DRP72[3]">GTP:DRP72[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_4_1" title="GTP:CHAN_BOND_SEQ_1_4_1[3]">GTP:CHAN_BOND_SEQ_1_4_1[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP52" title="GTP:DRP52[3]">GTP:DRP52[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP32" title="GTP:DRP32[3]">GTP:DRP32[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_4_0" title="GTP:CHAN_BOND_SEQ_1_4_0[3]">GTP:CHAN_BOND_SEQ_1_4_0[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP12" title="GTP:DRP12[3]">GTP:DRP12[3]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP72" title="GTP:DRP72[4]">GTP:DRP72[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_4_1" title="GTP:CHAN_BOND_SEQ_1_4_1[4]">GTP:CHAN_BOND_SEQ_1_4_1[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP52" title="GTP:DRP52[4]">GTP:DRP52[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP32" title="GTP:DRP32[4]">GTP:DRP32[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_4_0" title="GTP:CHAN_BOND_SEQ_1_4_0[4]">GTP:CHAN_BOND_SEQ_1_4_0[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP12" title="GTP:DRP12[4]">GTP:DRP12[4]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP72" title="GTP:DRP72[5]">GTP:DRP72[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_4_1" title="GTP:CHAN_BOND_SEQ_1_4_1[5]">GTP:CHAN_BOND_SEQ_1_4_1[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP52" title="GTP:DRP52[5]">GTP:DRP52[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP32" title="GTP:DRP32[5]">GTP:DRP32[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_4_0" title="GTP:CHAN_BOND_SEQ_1_4_0[5]">GTP:CHAN_BOND_SEQ_1_4_0[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP12" title="GTP:DRP12[5]">GTP:DRP12[5]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP72" title="GTP:DRP72[6]">GTP:DRP72[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_4_1" title="GTP:CHAN_BOND_SEQ_1_4_1[6]">GTP:CHAN_BOND_SEQ_1_4_1[6]</a><br><a href="#bits-xc6s-GTP-GTP:DRP52" title="GTP:DRP52[6]">GTP:DRP52[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP32" title="GTP:DRP32[6]">GTP:DRP32[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_4_0" title="GTP:CHAN_BOND_SEQ_1_4_0[6]">GTP:CHAN_BOND_SEQ_1_4_0[6]</a><br><a href="#bits-xc6s-GTP-GTP:DRP12" title="GTP:DRP12[6]">GTP:DRP12[6]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP72" title="GTP:DRP72[7]">GTP:DRP72[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_4_1" title="GTP:CHAN_BOND_SEQ_1_4_1[7]">GTP:CHAN_BOND_SEQ_1_4_1[7]</a><br><a href="#bits-xc6s-GTP-GTP:DRP52" title="GTP:DRP52[7]">GTP:DRP52[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP32" title="GTP:DRP32[7]">GTP:DRP32[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_4_0" title="GTP:CHAN_BOND_SEQ_1_4_0[7]">GTP:CHAN_BOND_SEQ_1_4_0[7]</a><br><a href="#bits-xc6s-GTP-GTP:DRP12" title="GTP:DRP12[7]">GTP:DRP12[7]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP72" title="GTP:DRP72[8]">GTP:DRP72[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_4_1" title="GTP:CHAN_BOND_SEQ_1_4_1[8]">GTP:CHAN_BOND_SEQ_1_4_1[8]</a><br><a href="#bits-xc6s-GTP-GTP:DRP52" title="GTP:DRP52[8]">GTP:DRP52[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP32" title="GTP:DRP32[8]">GTP:DRP32[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_4_0" title="GTP:CHAN_BOND_SEQ_1_4_0[8]">GTP:CHAN_BOND_SEQ_1_4_0[8]</a><br><a href="#bits-xc6s-GTP-GTP:DRP12" title="GTP:DRP12[8]">GTP:DRP12[8]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP72" title="GTP:DRP72[9]">GTP:DRP72[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_4_1" title="GTP:CHAN_BOND_SEQ_1_4_1[9]">GTP:CHAN_BOND_SEQ_1_4_1[9]</a><br><a href="#bits-xc6s-GTP-GTP:DRP52" title="GTP:DRP52[9]">GTP:DRP52[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP32" title="GTP:DRP32[9]">GTP:DRP32[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_4_0" title="GTP:CHAN_BOND_SEQ_1_4_0[9]">GTP:CHAN_BOND_SEQ_1_4_0[9]</a><br><a href="#bits-xc6s-GTP-GTP:DRP12" title="GTP:DRP12[9]">GTP:DRP12[9]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP72" title="GTP:DRP72[10]">GTP:DRP72[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP52" title="GTP:DRP52[10]">GTP:DRP52[10]</a><br><a href="#bits-xc6s-GTP-GTP:RX_EN_MODE_RESET_BUF_1" title="GTP:RX_EN_MODE_RESET_BUF_1">GTP:RX_EN_MODE_RESET_BUF_1</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP32" title="GTP:DRP32[10]">GTP:DRP32[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP12" title="GTP:DRP12[10]">GTP:DRP12[10]</a><br><a href="#bits-xc6s-GTP-GTP:RX_EN_MODE_RESET_BUF_0" title="GTP:RX_EN_MODE_RESET_BUF_0">GTP:RX_EN_MODE_RESET_BUF_0</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP72" title="GTP:DRP72[11]">GTP:DRP72[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP52" title="GTP:DRP52[11]">GTP:DRP52[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP32" title="GTP:DRP32[11]">GTP:DRP32[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP12" title="GTP:DRP12[11]">GTP:DRP12[11]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP72" title="GTP:DRP72[12]">GTP:DRP72[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP52" title="GTP:DRP52[12]">GTP:DRP52[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP32" title="GTP:DRP32[12]">GTP:DRP32[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP12" title="GTP:DRP12[12]">GTP:DRP12[12]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP72" title="GTP:DRP72[13]">GTP:DRP72[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP52" title="GTP:DRP52[13]">GTP:DRP52[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP32" title="GTP:DRP32[13]">GTP:DRP32[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP12" title="GTP:DRP12[13]">GTP:DRP12[13]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP72" title="GTP:DRP72[14]">GTP:DRP72[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP52" title="GTP:DRP52[14]">GTP:DRP52[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP32" title="GTP:DRP32[14]">GTP:DRP32[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP12" title="GTP:DRP12[14]">GTP:DRP12[14]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP72" title="GTP:DRP72[15]">GTP:DRP72[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP52" title="GTP:DRP52[15]">GTP:DRP52[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP32" title="GTP:DRP32[15]">GTP:DRP32[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP12" title="GTP:DRP12[15]">GTP:DRP12[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP73" title="GTP:DRP73[0]">GTP:DRP73[0]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_DIVSEL_REF_1" title="GTP:PLL_DIVSEL_REF_1[0]">GTP:PLL_DIVSEL_REF_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_1_1" title="GTP:CHAN_BOND_SEQ_2_1_1[0]">GTP:CHAN_BOND_SEQ_2_1_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP53" title="GTP:DRP53[0]">GTP:DRP53[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP33" title="GTP:DRP33[0]">GTP:DRP33[0]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_DIVSEL_REF_0" title="GTP:PLL_DIVSEL_REF_0[0]">GTP:PLL_DIVSEL_REF_0[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_1_0" title="GTP:CHAN_BOND_SEQ_2_1_0[0]">GTP:CHAN_BOND_SEQ_2_1_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP13" title="GTP:DRP13[0]">GTP:DRP13[0]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP73" title="GTP:DRP73[1]">GTP:DRP73[1]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_DIVSEL_REF_1" title="GTP:PLL_DIVSEL_REF_1[1]">GTP:PLL_DIVSEL_REF_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_1_1" title="GTP:CHAN_BOND_SEQ_2_1_1[1]">GTP:CHAN_BOND_SEQ_2_1_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP53" title="GTP:DRP53[1]">GTP:DRP53[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP33" title="GTP:DRP33[1]">GTP:DRP33[1]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_DIVSEL_REF_0" title="GTP:PLL_DIVSEL_REF_0[1]">GTP:PLL_DIVSEL_REF_0[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_1_0" title="GTP:CHAN_BOND_SEQ_2_1_0[1]">GTP:CHAN_BOND_SEQ_2_1_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP13" title="GTP:DRP13[1]">GTP:DRP13[1]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP73" title="GTP:DRP73[2]">GTP:DRP73[2]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_DIVSEL_REF_1" title="GTP:PLL_DIVSEL_REF_1[2]">GTP:PLL_DIVSEL_REF_1[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_1_1" title="GTP:CHAN_BOND_SEQ_2_1_1[2]">GTP:CHAN_BOND_SEQ_2_1_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP53" title="GTP:DRP53[2]">GTP:DRP53[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP33" title="GTP:DRP33[2]">GTP:DRP33[2]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_DIVSEL_REF_0" title="GTP:PLL_DIVSEL_REF_0[2]">GTP:PLL_DIVSEL_REF_0[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_1_0" title="GTP:CHAN_BOND_SEQ_2_1_0[2]">GTP:CHAN_BOND_SEQ_2_1_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP13" title="GTP:DRP13[2]">GTP:DRP13[2]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP73" title="GTP:DRP73[3]">GTP:DRP73[3]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_DIVSEL_REF_1" title="GTP:PLL_DIVSEL_REF_1[3]">GTP:PLL_DIVSEL_REF_1[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_1_1" title="GTP:CHAN_BOND_SEQ_2_1_1[3]">GTP:CHAN_BOND_SEQ_2_1_1[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP53" title="GTP:DRP53[3]">GTP:DRP53[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP33" title="GTP:DRP33[3]">GTP:DRP33[3]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_DIVSEL_REF_0" title="GTP:PLL_DIVSEL_REF_0[3]">GTP:PLL_DIVSEL_REF_0[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_1_0" title="GTP:CHAN_BOND_SEQ_2_1_0[3]">GTP:CHAN_BOND_SEQ_2_1_0[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP13" title="GTP:DRP13[3]">GTP:DRP13[3]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP73" title="GTP:DRP73[4]">GTP:DRP73[4]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_DIVSEL_REF_1" title="GTP:PLL_DIVSEL_REF_1[4]">GTP:PLL_DIVSEL_REF_1[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_1_1" title="GTP:CHAN_BOND_SEQ_2_1_1[4]">GTP:CHAN_BOND_SEQ_2_1_1[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP53" title="GTP:DRP53[4]">GTP:DRP53[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP33" title="GTP:DRP33[4]">GTP:DRP33[4]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_DIVSEL_REF_0" title="GTP:PLL_DIVSEL_REF_0[4]">GTP:PLL_DIVSEL_REF_0[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_1_0" title="GTP:CHAN_BOND_SEQ_2_1_0[4]">GTP:CHAN_BOND_SEQ_2_1_0[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP13" title="GTP:DRP13[4]">GTP:DRP13[4]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP73" title="GTP:DRP73[5]">GTP:DRP73[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_1_1" title="GTP:CHAN_BOND_SEQ_2_1_1[5]">GTP:CHAN_BOND_SEQ_2_1_1[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP53" title="GTP:DRP53[5]">GTP:DRP53[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP33" title="GTP:DRP33[5]">GTP:DRP33[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_1_0" title="GTP:CHAN_BOND_SEQ_2_1_0[5]">GTP:CHAN_BOND_SEQ_2_1_0[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP13" title="GTP:DRP13[5]">GTP:DRP13[5]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP73" title="GTP:DRP73[6]">GTP:DRP73[6]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_DIVSEL_FB_1" title="GTP:PLL_DIVSEL_FB_1[0]">GTP:PLL_DIVSEL_FB_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_1_1" title="GTP:CHAN_BOND_SEQ_2_1_1[6]">GTP:CHAN_BOND_SEQ_2_1_1[6]</a><br><a href="#bits-xc6s-GTP-GTP:DRP53" title="GTP:DRP53[6]">GTP:DRP53[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP33" title="GTP:DRP33[6]">GTP:DRP33[6]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_DIVSEL_FB_0" title="GTP:PLL_DIVSEL_FB_0[0]">GTP:PLL_DIVSEL_FB_0[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_1_0" title="GTP:CHAN_BOND_SEQ_2_1_0[6]">GTP:CHAN_BOND_SEQ_2_1_0[6]</a><br><a href="#bits-xc6s-GTP-GTP:DRP13" title="GTP:DRP13[6]">GTP:DRP13[6]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP73" title="GTP:DRP73[7]">GTP:DRP73[7]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_DIVSEL_FB_1" title="GTP:PLL_DIVSEL_FB_1[1]">GTP:PLL_DIVSEL_FB_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_1_1" title="GTP:CHAN_BOND_SEQ_2_1_1[7]">GTP:CHAN_BOND_SEQ_2_1_1[7]</a><br><a href="#bits-xc6s-GTP-GTP:DRP53" title="GTP:DRP53[7]">GTP:DRP53[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP33" title="GTP:DRP33[7]">GTP:DRP33[7]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_DIVSEL_FB_0" title="GTP:PLL_DIVSEL_FB_0[1]">GTP:PLL_DIVSEL_FB_0[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_1_0" title="GTP:CHAN_BOND_SEQ_2_1_0[7]">GTP:CHAN_BOND_SEQ_2_1_0[7]</a><br><a href="#bits-xc6s-GTP-GTP:DRP13" title="GTP:DRP13[7]">GTP:DRP13[7]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP73" title="GTP:DRP73[8]">GTP:DRP73[8]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_DIVSEL_FB_1" title="GTP:PLL_DIVSEL_FB_1[2]">GTP:PLL_DIVSEL_FB_1[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_1_1" title="GTP:CHAN_BOND_SEQ_2_1_1[8]">GTP:CHAN_BOND_SEQ_2_1_1[8]</a><br><a href="#bits-xc6s-GTP-GTP:DRP53" title="GTP:DRP53[8]">GTP:DRP53[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP33" title="GTP:DRP33[8]">GTP:DRP33[8]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_DIVSEL_FB_0" title="GTP:PLL_DIVSEL_FB_0[2]">GTP:PLL_DIVSEL_FB_0[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_1_0" title="GTP:CHAN_BOND_SEQ_2_1_0[8]">GTP:CHAN_BOND_SEQ_2_1_0[8]</a><br><a href="#bits-xc6s-GTP-GTP:DRP13" title="GTP:DRP13[8]">GTP:DRP13[8]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP73" title="GTP:DRP73[9]">GTP:DRP73[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_1_1" title="GTP:CHAN_BOND_SEQ_2_1_1[9]">GTP:CHAN_BOND_SEQ_2_1_1[9]</a><br><a href="#bits-xc6s-GTP-GTP:DRP53" title="GTP:DRP53[9]">GTP:DRP53[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP33" title="GTP:DRP33[9]">GTP:DRP33[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_1_0" title="GTP:CHAN_BOND_SEQ_2_1_0[9]">GTP:CHAN_BOND_SEQ_2_1_0[9]</a><br><a href="#bits-xc6s-GTP-GTP:DRP13" title="GTP:DRP13[9]">GTP:DRP13[9]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP73" title="GTP:DRP73[10]">GTP:DRP73[10]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_DIVSEL_FB_1" title="GTP:PLL_DIVSEL_FB_1[3]">GTP:PLL_DIVSEL_FB_1[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP53" title="GTP:DRP53[10]">GTP:DRP53[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP33" title="GTP:DRP33[10]">GTP:DRP33[10]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_DIVSEL_FB_0" title="GTP:PLL_DIVSEL_FB_0[3]">GTP:PLL_DIVSEL_FB_0[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP13" title="GTP:DRP13[10]">GTP:DRP13[10]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP73" title="GTP:DRP73[11]">GTP:DRP73[11]</a><br><a href="#bits-xc6s-GTP-GTP:PLLLKDET_CFG_1" title="GTP:PLLLKDET_CFG_1[0]">GTP:PLLLKDET_CFG_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP53" title="GTP:DRP53[11]">GTP:DRP53[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP33" title="GTP:DRP33[11]">GTP:DRP33[11]</a><br><a href="#bits-xc6s-GTP-GTP:PLLLKDET_CFG_0" title="GTP:PLLLKDET_CFG_0[0]">GTP:PLLLKDET_CFG_0[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP13" title="GTP:DRP13[11]">GTP:DRP13[11]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP73" title="GTP:DRP73[12]">GTP:DRP73[12]</a><br><a href="#bits-xc6s-GTP-GTP:PLLLKDET_CFG_1" title="GTP:PLLLKDET_CFG_1[1]">GTP:PLLLKDET_CFG_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_ENABLE_1" title="GTP:CHAN_BOND_SEQ_2_ENABLE_1[0]">GTP:CHAN_BOND_SEQ_2_ENABLE_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP53" title="GTP:DRP53[12]">GTP:DRP53[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP33" title="GTP:DRP33[12]">GTP:DRP33[12]</a><br><a href="#bits-xc6s-GTP-GTP:PLLLKDET_CFG_0" title="GTP:PLLLKDET_CFG_0[1]">GTP:PLLLKDET_CFG_0[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_ENABLE_0" title="GTP:CHAN_BOND_SEQ_2_ENABLE_0[0]">GTP:CHAN_BOND_SEQ_2_ENABLE_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP13" title="GTP:DRP13[12]">GTP:DRP13[12]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP73" title="GTP:DRP73[13]">GTP:DRP73[13]</a><br><a href="#bits-xc6s-GTP-GTP:PLLLKDET_CFG_1" title="GTP:PLLLKDET_CFG_1[2]">GTP:PLLLKDET_CFG_1[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_ENABLE_1" title="GTP:CHAN_BOND_SEQ_2_ENABLE_1[1]">GTP:CHAN_BOND_SEQ_2_ENABLE_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP53" title="GTP:DRP53[13]">GTP:DRP53[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP33" title="GTP:DRP33[13]">GTP:DRP33[13]</a><br><a href="#bits-xc6s-GTP-GTP:PLLLKDET_CFG_0" title="GTP:PLLLKDET_CFG_0[2]">GTP:PLLLKDET_CFG_0[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_ENABLE_0" title="GTP:CHAN_BOND_SEQ_2_ENABLE_0[1]">GTP:CHAN_BOND_SEQ_2_ENABLE_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP13" title="GTP:DRP13[13]">GTP:DRP13[13]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP73" title="GTP:DRP73[14]">GTP:DRP73[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_ENABLE_1" title="GTP:CHAN_BOND_SEQ_2_ENABLE_1[2]">GTP:CHAN_BOND_SEQ_2_ENABLE_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP53" title="GTP:DRP53[14]">GTP:DRP53[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP33" title="GTP:DRP33[14]">GTP:DRP33[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_ENABLE_0" title="GTP:CHAN_BOND_SEQ_2_ENABLE_0[2]">GTP:CHAN_BOND_SEQ_2_ENABLE_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP13" title="GTP:DRP13[14]">GTP:DRP13[14]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP73" title="GTP:DRP73[15]">GTP:DRP73[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_ENABLE_1" title="GTP:CHAN_BOND_SEQ_2_ENABLE_1[3]">GTP:CHAN_BOND_SEQ_2_ENABLE_1[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP53" title="GTP:DRP53[15]">GTP:DRP53[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP33" title="GTP:DRP33[15]">GTP:DRP33[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_ENABLE_0" title="GTP:CHAN_BOND_SEQ_2_ENABLE_0[3]">GTP:CHAN_BOND_SEQ_2_ENABLE_0[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP13" title="GTP:DRP13[15]">GTP:DRP13[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="27">GTP bittile 13</th></tr><tr><th rowspan="2">Row</th><th colspan="26">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP74" title="GTP:DRP74[0]">GTP:DRP74[0]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_CP_CFG_1" title="GTP:PLL_CP_CFG_1[0]">GTP:PLL_CP_CFG_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_2_1" title="GTP:CHAN_BOND_SEQ_2_2_1[0]">GTP:CHAN_BOND_SEQ_2_2_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP54" title="GTP:DRP54[0]">GTP:DRP54[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP34" title="GTP:DRP34[0]">GTP:DRP34[0]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_CP_CFG_0" title="GTP:PLL_CP_CFG_0[0]">GTP:PLL_CP_CFG_0[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_2_0" title="GTP:CHAN_BOND_SEQ_2_2_0[0]">GTP:CHAN_BOND_SEQ_2_2_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP14" title="GTP:DRP14[0]">GTP:DRP14[0]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP74" title="GTP:DRP74[1]">GTP:DRP74[1]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_CP_CFG_1" title="GTP:PLL_CP_CFG_1[1]">GTP:PLL_CP_CFG_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_2_1" title="GTP:CHAN_BOND_SEQ_2_2_1[1]">GTP:CHAN_BOND_SEQ_2_2_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP54" title="GTP:DRP54[1]">GTP:DRP54[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP34" title="GTP:DRP34[1]">GTP:DRP34[1]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_CP_CFG_0" title="GTP:PLL_CP_CFG_0[1]">GTP:PLL_CP_CFG_0[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_2_0" title="GTP:CHAN_BOND_SEQ_2_2_0[1]">GTP:CHAN_BOND_SEQ_2_2_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP14" title="GTP:DRP14[1]">GTP:DRP14[1]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP74" title="GTP:DRP74[2]">GTP:DRP74[2]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_CP_CFG_1" title="GTP:PLL_CP_CFG_1[2]">GTP:PLL_CP_CFG_1[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_2_1" title="GTP:CHAN_BOND_SEQ_2_2_1[2]">GTP:CHAN_BOND_SEQ_2_2_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP54" title="GTP:DRP54[2]">GTP:DRP54[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP34" title="GTP:DRP34[2]">GTP:DRP34[2]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_CP_CFG_0" title="GTP:PLL_CP_CFG_0[2]">GTP:PLL_CP_CFG_0[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_2_0" title="GTP:CHAN_BOND_SEQ_2_2_0[2]">GTP:CHAN_BOND_SEQ_2_2_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP14" title="GTP:DRP14[2]">GTP:DRP14[2]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP74" title="GTP:DRP74[3]">GTP:DRP74[3]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_CP_CFG_1" title="GTP:PLL_CP_CFG_1[3]">GTP:PLL_CP_CFG_1[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_2_1" title="GTP:CHAN_BOND_SEQ_2_2_1[3]">GTP:CHAN_BOND_SEQ_2_2_1[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP54" title="GTP:DRP54[3]">GTP:DRP54[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP34" title="GTP:DRP34[3]">GTP:DRP34[3]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_CP_CFG_0" title="GTP:PLL_CP_CFG_0[3]">GTP:PLL_CP_CFG_0[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_2_0" title="GTP:CHAN_BOND_SEQ_2_2_0[3]">GTP:CHAN_BOND_SEQ_2_2_0[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP14" title="GTP:DRP14[3]">GTP:DRP14[3]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP74" title="GTP:DRP74[4]">GTP:DRP74[4]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_CP_CFG_1" title="GTP:PLL_CP_CFG_1[4]">GTP:PLL_CP_CFG_1[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_2_1" title="GTP:CHAN_BOND_SEQ_2_2_1[4]">GTP:CHAN_BOND_SEQ_2_2_1[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP54" title="GTP:DRP54[4]">GTP:DRP54[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP34" title="GTP:DRP34[4]">GTP:DRP34[4]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_CP_CFG_0" title="GTP:PLL_CP_CFG_0[4]">GTP:PLL_CP_CFG_0[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_2_0" title="GTP:CHAN_BOND_SEQ_2_2_0[4]">GTP:CHAN_BOND_SEQ_2_2_0[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP14" title="GTP:DRP14[4]">GTP:DRP14[4]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP74" title="GTP:DRP74[5]">GTP:DRP74[5]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_CP_CFG_1" title="GTP:PLL_CP_CFG_1[5]">GTP:PLL_CP_CFG_1[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_2_1" title="GTP:CHAN_BOND_SEQ_2_2_1[5]">GTP:CHAN_BOND_SEQ_2_2_1[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP54" title="GTP:DRP54[5]">GTP:DRP54[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP34" title="GTP:DRP34[5]">GTP:DRP34[5]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_CP_CFG_0" title="GTP:PLL_CP_CFG_0[5]">GTP:PLL_CP_CFG_0[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_2_0" title="GTP:CHAN_BOND_SEQ_2_2_0[5]">GTP:CHAN_BOND_SEQ_2_2_0[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP14" title="GTP:DRP14[5]">GTP:DRP14[5]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP74" title="GTP:DRP74[6]">GTP:DRP74[6]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_CP_CFG_1" title="GTP:PLL_CP_CFG_1[6]">GTP:PLL_CP_CFG_1[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_2_1" title="GTP:CHAN_BOND_SEQ_2_2_1[6]">GTP:CHAN_BOND_SEQ_2_2_1[6]</a><br><a href="#bits-xc6s-GTP-GTP:DRP54" title="GTP:DRP54[6]">GTP:DRP54[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP34" title="GTP:DRP34[6]">GTP:DRP34[6]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_CP_CFG_0" title="GTP:PLL_CP_CFG_0[6]">GTP:PLL_CP_CFG_0[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_2_0" title="GTP:CHAN_BOND_SEQ_2_2_0[6]">GTP:CHAN_BOND_SEQ_2_2_0[6]</a><br><a href="#bits-xc6s-GTP-GTP:DRP14" title="GTP:DRP14[6]">GTP:DRP14[6]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP74" title="GTP:DRP74[7]">GTP:DRP74[7]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_CP_CFG_1" title="GTP:PLL_CP_CFG_1[7]">GTP:PLL_CP_CFG_1[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_2_1" title="GTP:CHAN_BOND_SEQ_2_2_1[7]">GTP:CHAN_BOND_SEQ_2_2_1[7]</a><br><a href="#bits-xc6s-GTP-GTP:DRP54" title="GTP:DRP54[7]">GTP:DRP54[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP34" title="GTP:DRP34[7]">GTP:DRP34[7]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_CP_CFG_0" title="GTP:PLL_CP_CFG_0[7]">GTP:PLL_CP_CFG_0[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_2_0" title="GTP:CHAN_BOND_SEQ_2_2_0[7]">GTP:CHAN_BOND_SEQ_2_2_0[7]</a><br><a href="#bits-xc6s-GTP-GTP:DRP14" title="GTP:DRP14[7]">GTP:DRP14[7]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP74" title="GTP:DRP74[8]">GTP:DRP74[8]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_RXDIVSEL_OUT_1" title="GTP:PLL_RXDIVSEL_OUT_1[0]">GTP:PLL_RXDIVSEL_OUT_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_2_1" title="GTP:CHAN_BOND_SEQ_2_2_1[8]">GTP:CHAN_BOND_SEQ_2_2_1[8]</a><br><a href="#bits-xc6s-GTP-GTP:DRP54" title="GTP:DRP54[8]">GTP:DRP54[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP34" title="GTP:DRP34[8]">GTP:DRP34[8]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_RXDIVSEL_OUT_0" title="GTP:PLL_RXDIVSEL_OUT_0[0]">GTP:PLL_RXDIVSEL_OUT_0[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_2_0" title="GTP:CHAN_BOND_SEQ_2_2_0[8]">GTP:CHAN_BOND_SEQ_2_2_0[8]</a><br><a href="#bits-xc6s-GTP-GTP:DRP14" title="GTP:DRP14[8]">GTP:DRP14[8]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP74" title="GTP:DRP74[9]">GTP:DRP74[9]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_RXDIVSEL_OUT_1" title="GTP:PLL_RXDIVSEL_OUT_1[1]">GTP:PLL_RXDIVSEL_OUT_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_2_1" title="GTP:CHAN_BOND_SEQ_2_2_1[9]">GTP:CHAN_BOND_SEQ_2_2_1[9]</a><br><a href="#bits-xc6s-GTP-GTP:DRP54" title="GTP:DRP54[9]">GTP:DRP54[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP34" title="GTP:DRP34[9]">GTP:DRP34[9]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_RXDIVSEL_OUT_0" title="GTP:PLL_RXDIVSEL_OUT_0[1]">GTP:PLL_RXDIVSEL_OUT_0[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_2_0" title="GTP:CHAN_BOND_SEQ_2_2_0[9]">GTP:CHAN_BOND_SEQ_2_2_0[9]</a><br><a href="#bits-xc6s-GTP-GTP:DRP14" title="GTP:DRP14[9]">GTP:DRP14[9]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP74" title="GTP:DRP74[10]">GTP:DRP74[10]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_TXDIVSEL_OUT_1" title="GTP:PLL_TXDIVSEL_OUT_1[0]">GTP:PLL_TXDIVSEL_OUT_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_2_MAX_SKEW_1" title="GTP:CHAN_BOND_2_MAX_SKEW_1[0]">GTP:CHAN_BOND_2_MAX_SKEW_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP54" title="GTP:DRP54[10]">GTP:DRP54[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP34" title="GTP:DRP34[10]">GTP:DRP34[10]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_TXDIVSEL_OUT_0" title="GTP:PLL_TXDIVSEL_OUT_0[0]">GTP:PLL_TXDIVSEL_OUT_0[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_2_MAX_SKEW_0" title="GTP:CHAN_BOND_2_MAX_SKEW_0[0]">GTP:CHAN_BOND_2_MAX_SKEW_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP14" title="GTP:DRP14[10]">GTP:DRP14[10]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP74" title="GTP:DRP74[11]">GTP:DRP74[11]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_TXDIVSEL_OUT_1" title="GTP:PLL_TXDIVSEL_OUT_1[1]">GTP:PLL_TXDIVSEL_OUT_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_2_MAX_SKEW_1" title="GTP:CHAN_BOND_2_MAX_SKEW_1[1]">GTP:CHAN_BOND_2_MAX_SKEW_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP54" title="GTP:DRP54[11]">GTP:DRP54[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP34" title="GTP:DRP34[11]">GTP:DRP34[11]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_TXDIVSEL_OUT_0" title="GTP:PLL_TXDIVSEL_OUT_0[1]">GTP:PLL_TXDIVSEL_OUT_0[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_2_MAX_SKEW_0" title="GTP:CHAN_BOND_2_MAX_SKEW_0[1]">GTP:CHAN_BOND_2_MAX_SKEW_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP14" title="GTP:DRP14[11]">GTP:DRP14[11]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP74" title="GTP:DRP74[12]">GTP:DRP74[12]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_STARTUP_EN_1" title="GTP:PLL_STARTUP_EN_1">GTP:PLL_STARTUP_EN_1</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_2_MAX_SKEW_1" title="GTP:CHAN_BOND_2_MAX_SKEW_1[2]">GTP:CHAN_BOND_2_MAX_SKEW_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP54" title="GTP:DRP54[12]">GTP:DRP54[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP34" title="GTP:DRP34[12]">GTP:DRP34[12]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_STARTUP_EN_0" title="GTP:PLL_STARTUP_EN_0">GTP:PLL_STARTUP_EN_0</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_2_MAX_SKEW_0" title="GTP:CHAN_BOND_2_MAX_SKEW_0[2]">GTP:CHAN_BOND_2_MAX_SKEW_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP14" title="GTP:DRP14[12]">GTP:DRP14[12]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP74" title="GTP:DRP74[13]">GTP:DRP74[13]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_SOURCE_1" title="GTP:PLL_SOURCE_1">GTP:PLL_SOURCE_1</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_2_MAX_SKEW_1" title="GTP:CHAN_BOND_2_MAX_SKEW_1[3]">GTP:CHAN_BOND_2_MAX_SKEW_1[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP54" title="GTP:DRP54[13]">GTP:DRP54[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP34" title="GTP:DRP34[13]">GTP:DRP34[13]</a><br><a href="#bits-xc6s-GTP-GTP:PLL_SOURCE_0" title="GTP:PLL_SOURCE_0">GTP:PLL_SOURCE_0</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_2_MAX_SKEW_0" title="GTP:CHAN_BOND_2_MAX_SKEW_0[3]">GTP:CHAN_BOND_2_MAX_SKEW_0[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP14" title="GTP:DRP14[13]">GTP:DRP14[13]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP74" title="GTP:DRP74[14]">GTP:DRP74[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP54" title="GTP:DRP54[14]">GTP:DRP54[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP34" title="GTP:DRP34[14]">GTP:DRP34[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP14" title="GTP:DRP14[14]">GTP:DRP14[14]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP74" title="GTP:DRP74[15]">GTP:DRP74[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP54" title="GTP:DRP54[15]">GTP:DRP54[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP34" title="GTP:DRP34[15]">GTP:DRP34[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP14" title="GTP:DRP14[15]">GTP:DRP14[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP75" title="GTP:DRP75[0]">GTP:DRP75[0]</a><br><a href="#bits-xc6s-GTP-GTP:TERMINATION_CTRL_1" title="GTP:TERMINATION_CTRL_1[0]">GTP:TERMINATION_CTRL_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_3_1" title="GTP:CHAN_BOND_SEQ_2_3_1[0]">GTP:CHAN_BOND_SEQ_2_3_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP55" title="GTP:DRP55[0]">GTP:DRP55[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP35" title="GTP:DRP35[0]">GTP:DRP35[0]</a><br><a href="#bits-xc6s-GTP-GTP:TERMINATION_CTRL_0" title="GTP:TERMINATION_CTRL_0[0]">GTP:TERMINATION_CTRL_0[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_3_0" title="GTP:CHAN_BOND_SEQ_2_3_0[0]">GTP:CHAN_BOND_SEQ_2_3_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP15" title="GTP:DRP15[0]">GTP:DRP15[0]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP75" title="GTP:DRP75[1]">GTP:DRP75[1]</a><br><a href="#bits-xc6s-GTP-GTP:TERMINATION_CTRL_1" title="GTP:TERMINATION_CTRL_1[1]">GTP:TERMINATION_CTRL_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_3_1" title="GTP:CHAN_BOND_SEQ_2_3_1[1]">GTP:CHAN_BOND_SEQ_2_3_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP55" title="GTP:DRP55[1]">GTP:DRP55[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP35" title="GTP:DRP35[1]">GTP:DRP35[1]</a><br><a href="#bits-xc6s-GTP-GTP:TERMINATION_CTRL_0" title="GTP:TERMINATION_CTRL_0[1]">GTP:TERMINATION_CTRL_0[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_3_0" title="GTP:CHAN_BOND_SEQ_2_3_0[1]">GTP:CHAN_BOND_SEQ_2_3_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP15" title="GTP:DRP15[1]">GTP:DRP15[1]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP75" title="GTP:DRP75[2]">GTP:DRP75[2]</a><br><a href="#bits-xc6s-GTP-GTP:TERMINATION_CTRL_1" title="GTP:TERMINATION_CTRL_1[2]">GTP:TERMINATION_CTRL_1[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_3_1" title="GTP:CHAN_BOND_SEQ_2_3_1[2]">GTP:CHAN_BOND_SEQ_2_3_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP55" title="GTP:DRP55[2]">GTP:DRP55[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP35" title="GTP:DRP35[2]">GTP:DRP35[2]</a><br><a href="#bits-xc6s-GTP-GTP:TERMINATION_CTRL_0" title="GTP:TERMINATION_CTRL_0[2]">GTP:TERMINATION_CTRL_0[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_3_0" title="GTP:CHAN_BOND_SEQ_2_3_0[2]">GTP:CHAN_BOND_SEQ_2_3_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP15" title="GTP:DRP15[2]">GTP:DRP15[2]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP75" title="GTP:DRP75[3]">GTP:DRP75[3]</a><br><a href="#bits-xc6s-GTP-GTP:TERMINATION_CTRL_1" title="GTP:TERMINATION_CTRL_1[3]">GTP:TERMINATION_CTRL_1[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_3_1" title="GTP:CHAN_BOND_SEQ_2_3_1[3]">GTP:CHAN_BOND_SEQ_2_3_1[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP55" title="GTP:DRP55[3]">GTP:DRP55[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP35" title="GTP:DRP35[3]">GTP:DRP35[3]</a><br><a href="#bits-xc6s-GTP-GTP:TERMINATION_CTRL_0" title="GTP:TERMINATION_CTRL_0[3]">GTP:TERMINATION_CTRL_0[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_3_0" title="GTP:CHAN_BOND_SEQ_2_3_0[3]">GTP:CHAN_BOND_SEQ_2_3_0[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP15" title="GTP:DRP15[3]">GTP:DRP15[3]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP75" title="GTP:DRP75[4]">GTP:DRP75[4]</a><br><a href="#bits-xc6s-GTP-GTP:TERMINATION_CTRL_1" title="GTP:TERMINATION_CTRL_1[4]">GTP:TERMINATION_CTRL_1[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_3_1" title="GTP:CHAN_BOND_SEQ_2_3_1[4]">GTP:CHAN_BOND_SEQ_2_3_1[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP55" title="GTP:DRP55[4]">GTP:DRP55[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP35" title="GTP:DRP35[4]">GTP:DRP35[4]</a><br><a href="#bits-xc6s-GTP-GTP:TERMINATION_CTRL_0" title="GTP:TERMINATION_CTRL_0[4]">GTP:TERMINATION_CTRL_0[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_3_0" title="GTP:CHAN_BOND_SEQ_2_3_0[4]">GTP:CHAN_BOND_SEQ_2_3_0[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP15" title="GTP:DRP15[4]">GTP:DRP15[4]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP75" title="GTP:DRP75[5]">GTP:DRP75[5]</a><br><a href="#bits-xc6s-GTP-GTP:TERMINATION_OVRD_1" title="GTP:TERMINATION_OVRD_1">GTP:TERMINATION_OVRD_1</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_3_1" title="GTP:CHAN_BOND_SEQ_2_3_1[5]">GTP:CHAN_BOND_SEQ_2_3_1[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP55" title="GTP:DRP55[5]">GTP:DRP55[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP35" title="GTP:DRP35[5]">GTP:DRP35[5]</a><br><a href="#bits-xc6s-GTP-GTP:TERMINATION_OVRD_0" title="GTP:TERMINATION_OVRD_0">GTP:TERMINATION_OVRD_0</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_3_0" title="GTP:CHAN_BOND_SEQ_2_3_0[5]">GTP:CHAN_BOND_SEQ_2_3_0[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP15" title="GTP:DRP15[5]">GTP:DRP15[5]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP75" title="GTP:DRP75[6]">GTP:DRP75[6]</a><br><a href="#bits-xc6s-GTP-GTP:RX_CDR_FORCE_ROTATE_1" title="GTP:RX_CDR_FORCE_ROTATE_1">GTP:RX_CDR_FORCE_ROTATE_1</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_3_1" title="GTP:CHAN_BOND_SEQ_2_3_1[6]">GTP:CHAN_BOND_SEQ_2_3_1[6]</a><br><a href="#bits-xc6s-GTP-GTP:DRP55" title="GTP:DRP55[6]">GTP:DRP55[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP35" title="GTP:DRP35[6]">GTP:DRP35[6]</a><br><a href="#bits-xc6s-GTP-GTP:RX_CDR_FORCE_ROTATE_0" title="GTP:RX_CDR_FORCE_ROTATE_0">GTP:RX_CDR_FORCE_ROTATE_0</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_3_0" title="GTP:CHAN_BOND_SEQ_2_3_0[6]">GTP:CHAN_BOND_SEQ_2_3_0[6]</a><br><a href="#bits-xc6s-GTP-GTP:DRP15" title="GTP:DRP15[6]">GTP:DRP15[6]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP75" title="GTP:DRP75[7]">GTP:DRP75[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_3_1" title="GTP:CHAN_BOND_SEQ_2_3_1[7]">GTP:CHAN_BOND_SEQ_2_3_1[7]</a><br><a href="#bits-xc6s-GTP-GTP:DRP55" title="GTP:DRP55[7]">GTP:DRP55[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP35" title="GTP:DRP35[7]">GTP:DRP35[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_3_0" title="GTP:CHAN_BOND_SEQ_2_3_0[7]">GTP:CHAN_BOND_SEQ_2_3_0[7]</a><br><a href="#bits-xc6s-GTP-GTP:DRP15" title="GTP:DRP15[7]">GTP:DRP15[7]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP75" title="GTP:DRP75[8]">GTP:DRP75[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_3_1" title="GTP:CHAN_BOND_SEQ_2_3_1[8]">GTP:CHAN_BOND_SEQ_2_3_1[8]</a><br><a href="#bits-xc6s-GTP-GTP:DRP55" title="GTP:DRP55[8]">GTP:DRP55[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP35" title="GTP:DRP35[8]">GTP:DRP35[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_3_0" title="GTP:CHAN_BOND_SEQ_2_3_0[8]">GTP:CHAN_BOND_SEQ_2_3_0[8]</a><br><a href="#bits-xc6s-GTP-GTP:DRP15" title="GTP:DRP15[8]">GTP:DRP15[8]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP75" title="GTP:DRP75[9]">GTP:DRP75[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_3_1" title="GTP:CHAN_BOND_SEQ_2_3_1[9]">GTP:CHAN_BOND_SEQ_2_3_1[9]</a><br><a href="#bits-xc6s-GTP-GTP:DRP55" title="GTP:DRP55[9]">GTP:DRP55[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP35" title="GTP:DRP35[9]">GTP:DRP35[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_3_0" title="GTP:CHAN_BOND_SEQ_2_3_0[9]">GTP:CHAN_BOND_SEQ_2_3_0[9]</a><br><a href="#bits-xc6s-GTP-GTP:DRP15" title="GTP:DRP15[9]">GTP:DRP15[9]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP75" title="GTP:DRP75[10]">GTP:DRP75[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_KEEP_ALIGN_1" title="GTP:CHAN_BOND_KEEP_ALIGN_1">GTP:CHAN_BOND_KEEP_ALIGN_1</a><br><a href="#bits-xc6s-GTP-GTP:DRP55" title="GTP:DRP55[10]">GTP:DRP55[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP35" title="GTP:DRP35[10]">GTP:DRP35[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_KEEP_ALIGN_0" title="GTP:CHAN_BOND_KEEP_ALIGN_0">GTP:CHAN_BOND_KEEP_ALIGN_0</a><br><a href="#bits-xc6s-GTP-GTP:DRP15" title="GTP:DRP15[10]">GTP:DRP15[10]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP75" title="GTP:DRP75[11]">GTP:DRP75[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_USE_1" title="GTP:CHAN_BOND_SEQ_2_USE_1">GTP:CHAN_BOND_SEQ_2_USE_1</a><br><a href="#bits-xc6s-GTP-GTP:DRP55" title="GTP:DRP55[11]">GTP:DRP55[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP35" title="GTP:DRP35[11]">GTP:DRP35[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_USE_0" title="GTP:CHAN_BOND_SEQ_2_USE_0">GTP:CHAN_BOND_SEQ_2_USE_0</a><br><a href="#bits-xc6s-GTP-GTP:DRP15" title="GTP:DRP15[11]">GTP:DRP15[11]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP75" title="GTP:DRP75[12]">GTP:DRP75[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_LEN_1" title="GTP:CHAN_BOND_SEQ_LEN_1[0]">GTP:CHAN_BOND_SEQ_LEN_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP55" title="GTP:DRP55[12]">GTP:DRP55[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP35" title="GTP:DRP35[12]">GTP:DRP35[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_LEN_0" title="GTP:CHAN_BOND_SEQ_LEN_0[0]">GTP:CHAN_BOND_SEQ_LEN_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP15" title="GTP:DRP15[12]">GTP:DRP15[12]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP75" title="GTP:DRP75[13]">GTP:DRP75[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_LEN_1" title="GTP:CHAN_BOND_SEQ_LEN_1[1]">GTP:CHAN_BOND_SEQ_LEN_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP55" title="GTP:DRP55[13]">GTP:DRP55[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP35" title="GTP:DRP35[13]">GTP:DRP35[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_LEN_0" title="GTP:CHAN_BOND_SEQ_LEN_0[1]">GTP:CHAN_BOND_SEQ_LEN_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP15" title="GTP:DRP15[13]">GTP:DRP15[13]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP75" title="GTP:DRP75[14]">GTP:DRP75[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP55" title="GTP:DRP55[14]">GTP:DRP55[14]</a><br><a href="#bits-xc6s-GTP-GTP:PCI_EXPRESS_MODE_1" title="GTP:PCI_EXPRESS_MODE_1">GTP:PCI_EXPRESS_MODE_1</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP35" title="GTP:DRP35[14]">GTP:DRP35[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP15" title="GTP:DRP15[14]">GTP:DRP15[14]</a><br><a href="#bits-xc6s-GTP-GTP:PCI_EXPRESS_MODE_0" title="GTP:PCI_EXPRESS_MODE_0">GTP:PCI_EXPRESS_MODE_0</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP75" title="GTP:DRP75[15]">GTP:DRP75[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP55" title="GTP:DRP55[15]">GTP:DRP55[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP35" title="GTP:DRP35[15]">GTP:DRP35[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP15" title="GTP:DRP15[15]">GTP:DRP15[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP76" title="GTP:DRP76[0]">GTP:DRP76[0]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_1" title="GTP:PMA_RX_CFG_1[0]">GTP:PMA_RX_CFG_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_4_1" title="GTP:CHAN_BOND_SEQ_2_4_1[0]">GTP:CHAN_BOND_SEQ_2_4_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP56" title="GTP:DRP56[0]">GTP:DRP56[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP36" title="GTP:DRP36[0]">GTP:DRP36[0]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_0" title="GTP:PMA_RX_CFG_0[0]">GTP:PMA_RX_CFG_0[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_4_0" title="GTP:CHAN_BOND_SEQ_2_4_0[0]">GTP:CHAN_BOND_SEQ_2_4_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP16" title="GTP:DRP16[0]">GTP:DRP16[0]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP76" title="GTP:DRP76[1]">GTP:DRP76[1]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_1" title="GTP:PMA_RX_CFG_1[1]">GTP:PMA_RX_CFG_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_4_1" title="GTP:CHAN_BOND_SEQ_2_4_1[1]">GTP:CHAN_BOND_SEQ_2_4_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP56" title="GTP:DRP56[1]">GTP:DRP56[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP36" title="GTP:DRP36[1]">GTP:DRP36[1]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_0" title="GTP:PMA_RX_CFG_0[1]">GTP:PMA_RX_CFG_0[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_4_0" title="GTP:CHAN_BOND_SEQ_2_4_0[1]">GTP:CHAN_BOND_SEQ_2_4_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP16" title="GTP:DRP16[1]">GTP:DRP16[1]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP76" title="GTP:DRP76[2]">GTP:DRP76[2]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_1" title="GTP:PMA_RX_CFG_1[2]">GTP:PMA_RX_CFG_1[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_4_1" title="GTP:CHAN_BOND_SEQ_2_4_1[2]">GTP:CHAN_BOND_SEQ_2_4_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP56" title="GTP:DRP56[2]">GTP:DRP56[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP36" title="GTP:DRP36[2]">GTP:DRP36[2]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_0" title="GTP:PMA_RX_CFG_0[2]">GTP:PMA_RX_CFG_0[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_4_0" title="GTP:CHAN_BOND_SEQ_2_4_0[2]">GTP:CHAN_BOND_SEQ_2_4_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP16" title="GTP:DRP16[2]">GTP:DRP16[2]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP76" title="GTP:DRP76[3]">GTP:DRP76[3]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_1" title="GTP:PMA_RX_CFG_1[3]">GTP:PMA_RX_CFG_1[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_4_1" title="GTP:CHAN_BOND_SEQ_2_4_1[3]">GTP:CHAN_BOND_SEQ_2_4_1[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP56" title="GTP:DRP56[3]">GTP:DRP56[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP36" title="GTP:DRP36[3]">GTP:DRP36[3]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_0" title="GTP:PMA_RX_CFG_0[3]">GTP:PMA_RX_CFG_0[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_4_0" title="GTP:CHAN_BOND_SEQ_2_4_0[3]">GTP:CHAN_BOND_SEQ_2_4_0[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP16" title="GTP:DRP16[3]">GTP:DRP16[3]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP76" title="GTP:DRP76[4]">GTP:DRP76[4]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_1" title="GTP:PMA_RX_CFG_1[4]">GTP:PMA_RX_CFG_1[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_4_1" title="GTP:CHAN_BOND_SEQ_2_4_1[4]">GTP:CHAN_BOND_SEQ_2_4_1[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP56" title="GTP:DRP56[4]">GTP:DRP56[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP36" title="GTP:DRP36[4]">GTP:DRP36[4]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_0" title="GTP:PMA_RX_CFG_0[4]">GTP:PMA_RX_CFG_0[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_4_0" title="GTP:CHAN_BOND_SEQ_2_4_0[4]">GTP:CHAN_BOND_SEQ_2_4_0[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP16" title="GTP:DRP16[4]">GTP:DRP16[4]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP76" title="GTP:DRP76[5]">GTP:DRP76[5]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_1" title="GTP:PMA_RX_CFG_1[5]">GTP:PMA_RX_CFG_1[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_4_1" title="GTP:CHAN_BOND_SEQ_2_4_1[5]">GTP:CHAN_BOND_SEQ_2_4_1[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP56" title="GTP:DRP56[5]">GTP:DRP56[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP36" title="GTP:DRP36[5]">GTP:DRP36[5]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_0" title="GTP:PMA_RX_CFG_0[5]">GTP:PMA_RX_CFG_0[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_4_0" title="GTP:CHAN_BOND_SEQ_2_4_0[5]">GTP:CHAN_BOND_SEQ_2_4_0[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP16" title="GTP:DRP16[5]">GTP:DRP16[5]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP76" title="GTP:DRP76[6]">GTP:DRP76[6]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_1" title="GTP:PMA_RX_CFG_1[6]">GTP:PMA_RX_CFG_1[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_4_1" title="GTP:CHAN_BOND_SEQ_2_4_1[6]">GTP:CHAN_BOND_SEQ_2_4_1[6]</a><br><a href="#bits-xc6s-GTP-GTP:DRP56" title="GTP:DRP56[6]">GTP:DRP56[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP36" title="GTP:DRP36[6]">GTP:DRP36[6]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_0" title="GTP:PMA_RX_CFG_0[6]">GTP:PMA_RX_CFG_0[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_4_0" title="GTP:CHAN_BOND_SEQ_2_4_0[6]">GTP:CHAN_BOND_SEQ_2_4_0[6]</a><br><a href="#bits-xc6s-GTP-GTP:DRP16" title="GTP:DRP16[6]">GTP:DRP16[6]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP76" title="GTP:DRP76[7]">GTP:DRP76[7]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_1" title="GTP:PMA_RX_CFG_1[7]">GTP:PMA_RX_CFG_1[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_4_1" title="GTP:CHAN_BOND_SEQ_2_4_1[7]">GTP:CHAN_BOND_SEQ_2_4_1[7]</a><br><a href="#bits-xc6s-GTP-GTP:DRP56" title="GTP:DRP56[7]">GTP:DRP56[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP36" title="GTP:DRP36[7]">GTP:DRP36[7]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_0" title="GTP:PMA_RX_CFG_0[7]">GTP:PMA_RX_CFG_0[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_4_0" title="GTP:CHAN_BOND_SEQ_2_4_0[7]">GTP:CHAN_BOND_SEQ_2_4_0[7]</a><br><a href="#bits-xc6s-GTP-GTP:DRP16" title="GTP:DRP16[7]">GTP:DRP16[7]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP76" title="GTP:DRP76[8]">GTP:DRP76[8]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_1" title="GTP:PMA_RX_CFG_1[8]">GTP:PMA_RX_CFG_1[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_4_1" title="GTP:CHAN_BOND_SEQ_2_4_1[8]">GTP:CHAN_BOND_SEQ_2_4_1[8]</a><br><a href="#bits-xc6s-GTP-GTP:DRP56" title="GTP:DRP56[8]">GTP:DRP56[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP36" title="GTP:DRP36[8]">GTP:DRP36[8]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_0" title="GTP:PMA_RX_CFG_0[8]">GTP:PMA_RX_CFG_0[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_4_0" title="GTP:CHAN_BOND_SEQ_2_4_0[8]">GTP:CHAN_BOND_SEQ_2_4_0[8]</a><br><a href="#bits-xc6s-GTP-GTP:DRP16" title="GTP:DRP16[8]">GTP:DRP16[8]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP76" title="GTP:DRP76[9]">GTP:DRP76[9]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_1" title="GTP:PMA_RX_CFG_1[9]">GTP:PMA_RX_CFG_1[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_4_1" title="GTP:CHAN_BOND_SEQ_2_4_1[9]">GTP:CHAN_BOND_SEQ_2_4_1[9]</a><br><a href="#bits-xc6s-GTP-GTP:DRP56" title="GTP:DRP56[9]">GTP:DRP56[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP36" title="GTP:DRP36[9]">GTP:DRP36[9]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_0" title="GTP:PMA_RX_CFG_0[9]">GTP:PMA_RX_CFG_0[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_4_0" title="GTP:CHAN_BOND_SEQ_2_4_0[9]">GTP:CHAN_BOND_SEQ_2_4_0[9]</a><br><a href="#bits-xc6s-GTP-GTP:DRP16" title="GTP:DRP16[9]">GTP:DRP16[9]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP76" title="GTP:DRP76[10]">GTP:DRP76[10]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_1" title="GTP:PMA_RX_CFG_1[10]">GTP:PMA_RX_CFG_1[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP56" title="GTP:DRP56[10]">GTP:DRP56[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP36" title="GTP:DRP36[10]">GTP:DRP36[10]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_0" title="GTP:PMA_RX_CFG_0[10]">GTP:PMA_RX_CFG_0[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP16" title="GTP:DRP16[10]">GTP:DRP16[10]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP76" title="GTP:DRP76[11]">GTP:DRP76[11]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_1" title="GTP:PMA_RX_CFG_1[11]">GTP:PMA_RX_CFG_1[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP56" title="GTP:DRP56[11]">GTP:DRP56[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP36" title="GTP:DRP36[11]">GTP:DRP36[11]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_0" title="GTP:PMA_RX_CFG_0[11]">GTP:PMA_RX_CFG_0[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP16" title="GTP:DRP16[11]">GTP:DRP16[11]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP76" title="GTP:DRP76[12]">GTP:DRP76[12]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_1" title="GTP:PMA_RX_CFG_1[12]">GTP:PMA_RX_CFG_1[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP56" title="GTP:DRP56[12]">GTP:DRP56[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP36" title="GTP:DRP36[12]">GTP:DRP36[12]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_0" title="GTP:PMA_RX_CFG_0[12]">GTP:PMA_RX_CFG_0[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP16" title="GTP:DRP16[12]">GTP:DRP16[12]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP76" title="GTP:DRP76[13]">GTP:DRP76[13]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_1" title="GTP:PMA_RX_CFG_1[13]">GTP:PMA_RX_CFG_1[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP56" title="GTP:DRP56[13]">GTP:DRP56[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP36" title="GTP:DRP36[13]">GTP:DRP36[13]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_0" title="GTP:PMA_RX_CFG_0[13]">GTP:PMA_RX_CFG_0[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP16" title="GTP:DRP16[13]">GTP:DRP16[13]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP76" title="GTP:DRP76[14]">GTP:DRP76[14]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_1" title="GTP:PMA_RX_CFG_1[14]">GTP:PMA_RX_CFG_1[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP56" title="GTP:DRP56[14]">GTP:DRP56[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP36" title="GTP:DRP36[14]">GTP:DRP36[14]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_0" title="GTP:PMA_RX_CFG_0[14]">GTP:PMA_RX_CFG_0[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP16" title="GTP:DRP16[14]">GTP:DRP16[14]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP76" title="GTP:DRP76[15]">GTP:DRP76[15]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_1" title="GTP:PMA_RX_CFG_1[15]">GTP:PMA_RX_CFG_1[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP56" title="GTP:DRP56[15]">GTP:DRP56[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP36" title="GTP:DRP36[15]">GTP:DRP36[15]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_0" title="GTP:PMA_RX_CFG_0[15]">GTP:PMA_RX_CFG_0[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP16" title="GTP:DRP16[15]">GTP:DRP16[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP77" title="GTP:DRP77[0]">GTP:DRP77[0]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_1" title="GTP:PMA_RX_CFG_1[16]">GTP:PMA_RX_CFG_1[16]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_1_1" title="GTP:CLK_COR_SEQ_1_1_1[0]">GTP:CLK_COR_SEQ_1_1_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP57" title="GTP:DRP57[0]">GTP:DRP57[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP37" title="GTP:DRP37[0]">GTP:DRP37[0]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_0" title="GTP:PMA_RX_CFG_0[16]">GTP:PMA_RX_CFG_0[16]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_1_0" title="GTP:CLK_COR_SEQ_1_1_0[0]">GTP:CLK_COR_SEQ_1_1_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP17" title="GTP:DRP17[0]">GTP:DRP17[0]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP77" title="GTP:DRP77[1]">GTP:DRP77[1]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_1" title="GTP:PMA_RX_CFG_1[17]">GTP:PMA_RX_CFG_1[17]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_1_1" title="GTP:CLK_COR_SEQ_1_1_1[1]">GTP:CLK_COR_SEQ_1_1_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP57" title="GTP:DRP57[1]">GTP:DRP57[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP37" title="GTP:DRP37[1]">GTP:DRP37[1]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_0" title="GTP:PMA_RX_CFG_0[17]">GTP:PMA_RX_CFG_0[17]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_1_0" title="GTP:CLK_COR_SEQ_1_1_0[1]">GTP:CLK_COR_SEQ_1_1_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP17" title="GTP:DRP17[1]">GTP:DRP17[1]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP77" title="GTP:DRP77[2]">GTP:DRP77[2]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_1" title="GTP:PMA_RX_CFG_1[18]">GTP:PMA_RX_CFG_1[18]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_1_1" title="GTP:CLK_COR_SEQ_1_1_1[2]">GTP:CLK_COR_SEQ_1_1_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP57" title="GTP:DRP57[2]">GTP:DRP57[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP37" title="GTP:DRP37[2]">GTP:DRP37[2]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_0" title="GTP:PMA_RX_CFG_0[18]">GTP:PMA_RX_CFG_0[18]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_1_0" title="GTP:CLK_COR_SEQ_1_1_0[2]">GTP:CLK_COR_SEQ_1_1_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP17" title="GTP:DRP17[2]">GTP:DRP17[2]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP77" title="GTP:DRP77[3]">GTP:DRP77[3]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_1" title="GTP:PMA_RX_CFG_1[19]">GTP:PMA_RX_CFG_1[19]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_1_1" title="GTP:CLK_COR_SEQ_1_1_1[3]">GTP:CLK_COR_SEQ_1_1_1[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP57" title="GTP:DRP57[3]">GTP:DRP57[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP37" title="GTP:DRP37[3]">GTP:DRP37[3]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_0" title="GTP:PMA_RX_CFG_0[19]">GTP:PMA_RX_CFG_0[19]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_1_0" title="GTP:CLK_COR_SEQ_1_1_0[3]">GTP:CLK_COR_SEQ_1_1_0[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP17" title="GTP:DRP17[3]">GTP:DRP17[3]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP77" title="GTP:DRP77[4]">GTP:DRP77[4]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_1" title="GTP:PMA_RX_CFG_1[20]">GTP:PMA_RX_CFG_1[20]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_1_1" title="GTP:CLK_COR_SEQ_1_1_1[4]">GTP:CLK_COR_SEQ_1_1_1[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP57" title="GTP:DRP57[4]">GTP:DRP57[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP37" title="GTP:DRP37[4]">GTP:DRP37[4]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_0" title="GTP:PMA_RX_CFG_0[20]">GTP:PMA_RX_CFG_0[20]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_1_0" title="GTP:CLK_COR_SEQ_1_1_0[4]">GTP:CLK_COR_SEQ_1_1_0[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP17" title="GTP:DRP17[4]">GTP:DRP17[4]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP77" title="GTP:DRP77[5]">GTP:DRP77[5]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_1" title="GTP:PMA_RX_CFG_1[21]">GTP:PMA_RX_CFG_1[21]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_1_1" title="GTP:CLK_COR_SEQ_1_1_1[5]">GTP:CLK_COR_SEQ_1_1_1[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP57" title="GTP:DRP57[5]">GTP:DRP57[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP37" title="GTP:DRP37[5]">GTP:DRP37[5]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_0" title="GTP:PMA_RX_CFG_0[21]">GTP:PMA_RX_CFG_0[21]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_1_0" title="GTP:CLK_COR_SEQ_1_1_0[5]">GTP:CLK_COR_SEQ_1_1_0[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP17" title="GTP:DRP17[5]">GTP:DRP17[5]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP77" title="GTP:DRP77[6]">GTP:DRP77[6]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_1" title="GTP:PMA_RX_CFG_1[22]">GTP:PMA_RX_CFG_1[22]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_1_1" title="GTP:CLK_COR_SEQ_1_1_1[6]">GTP:CLK_COR_SEQ_1_1_1[6]</a><br><a href="#bits-xc6s-GTP-GTP:DRP57" title="GTP:DRP57[6]">GTP:DRP57[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP37" title="GTP:DRP37[6]">GTP:DRP37[6]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_0" title="GTP:PMA_RX_CFG_0[22]">GTP:PMA_RX_CFG_0[22]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_1_0" title="GTP:CLK_COR_SEQ_1_1_0[6]">GTP:CLK_COR_SEQ_1_1_0[6]</a><br><a href="#bits-xc6s-GTP-GTP:DRP17" title="GTP:DRP17[6]">GTP:DRP17[6]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP77" title="GTP:DRP77[7]">GTP:DRP77[7]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_1" title="GTP:PMA_RX_CFG_1[23]">GTP:PMA_RX_CFG_1[23]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_1_1" title="GTP:CLK_COR_SEQ_1_1_1[7]">GTP:CLK_COR_SEQ_1_1_1[7]</a><br><a href="#bits-xc6s-GTP-GTP:DRP57" title="GTP:DRP57[7]">GTP:DRP57[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP37" title="GTP:DRP37[7]">GTP:DRP37[7]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_0" title="GTP:PMA_RX_CFG_0[23]">GTP:PMA_RX_CFG_0[23]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_1_0" title="GTP:CLK_COR_SEQ_1_1_0[7]">GTP:CLK_COR_SEQ_1_1_0[7]</a><br><a href="#bits-xc6s-GTP-GTP:DRP17" title="GTP:DRP17[7]">GTP:DRP17[7]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP77" title="GTP:DRP77[8]">GTP:DRP77[8]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_1" title="GTP:PMA_RX_CFG_1[24]">GTP:PMA_RX_CFG_1[24]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_1_1" title="GTP:CLK_COR_SEQ_1_1_1[8]">GTP:CLK_COR_SEQ_1_1_1[8]</a><br><a href="#bits-xc6s-GTP-GTP:DRP57" title="GTP:DRP57[8]">GTP:DRP57[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP37" title="GTP:DRP37[8]">GTP:DRP37[8]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RX_CFG_0" title="GTP:PMA_RX_CFG_0[24]">GTP:PMA_RX_CFG_0[24]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_1_0" title="GTP:CLK_COR_SEQ_1_1_0[8]">GTP:CLK_COR_SEQ_1_1_0[8]</a><br><a href="#bits-xc6s-GTP-GTP:DRP17" title="GTP:DRP17[8]">GTP:DRP17[8]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP77" title="GTP:DRP77[9]">GTP:DRP77[9]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RXSYNC_CFG_1" title="GTP:PMA_RXSYNC_CFG_1[0]">GTP:PMA_RXSYNC_CFG_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_1_1" title="GTP:CLK_COR_SEQ_1_1_1[9]">GTP:CLK_COR_SEQ_1_1_1[9]</a><br><a href="#bits-xc6s-GTP-GTP:DRP57" title="GTP:DRP57[9]">GTP:DRP57[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP37" title="GTP:DRP37[9]">GTP:DRP37[9]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RXSYNC_CFG_0" title="GTP:PMA_RXSYNC_CFG_0[0]">GTP:PMA_RXSYNC_CFG_0[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_1_0" title="GTP:CLK_COR_SEQ_1_1_0[9]">GTP:CLK_COR_SEQ_1_1_0[9]</a><br><a href="#bits-xc6s-GTP-GTP:DRP17" title="GTP:DRP17[9]">GTP:DRP17[9]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP77" title="GTP:DRP77[10]">GTP:DRP77[10]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RXSYNC_CFG_1" title="GTP:PMA_RXSYNC_CFG_1[1]">GTP:PMA_RXSYNC_CFG_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_ADJ_LEN_1" title="GTP:CLK_COR_ADJ_LEN_1[0]">GTP:CLK_COR_ADJ_LEN_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP57" title="GTP:DRP57[10]">GTP:DRP57[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP37" title="GTP:DRP37[10]">GTP:DRP37[10]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RXSYNC_CFG_0" title="GTP:PMA_RXSYNC_CFG_0[1]">GTP:PMA_RXSYNC_CFG_0[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_ADJ_LEN_0" title="GTP:CLK_COR_ADJ_LEN_0[0]">GTP:CLK_COR_ADJ_LEN_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP17" title="GTP:DRP17[10]">GTP:DRP17[10]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP77" title="GTP:DRP77[11]">GTP:DRP77[11]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RXSYNC_CFG_1" title="GTP:PMA_RXSYNC_CFG_1[2]">GTP:PMA_RXSYNC_CFG_1[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_ADJ_LEN_1" title="GTP:CLK_COR_ADJ_LEN_1[1]">GTP:CLK_COR_ADJ_LEN_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP57" title="GTP:DRP57[11]">GTP:DRP57[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP37" title="GTP:DRP37[11]">GTP:DRP37[11]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RXSYNC_CFG_0" title="GTP:PMA_RXSYNC_CFG_0[2]">GTP:PMA_RXSYNC_CFG_0[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_ADJ_LEN_0" title="GTP:CLK_COR_ADJ_LEN_0[1]">GTP:CLK_COR_ADJ_LEN_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP17" title="GTP:DRP17[11]">GTP:DRP17[11]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP77" title="GTP:DRP77[12]">GTP:DRP77[12]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RXSYNC_CFG_1" title="GTP:PMA_RXSYNC_CFG_1[3]">GTP:PMA_RXSYNC_CFG_1[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_ENABLE_1" title="GTP:CLK_COR_SEQ_1_ENABLE_1[0]">GTP:CLK_COR_SEQ_1_ENABLE_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP57" title="GTP:DRP57[12]">GTP:DRP57[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP37" title="GTP:DRP37[12]">GTP:DRP37[12]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RXSYNC_CFG_0" title="GTP:PMA_RXSYNC_CFG_0[3]">GTP:PMA_RXSYNC_CFG_0[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_ENABLE_0" title="GTP:CLK_COR_SEQ_1_ENABLE_0[0]">GTP:CLK_COR_SEQ_1_ENABLE_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP17" title="GTP:DRP17[12]">GTP:DRP17[12]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP77" title="GTP:DRP77[13]">GTP:DRP77[13]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RXSYNC_CFG_1" title="GTP:PMA_RXSYNC_CFG_1[4]">GTP:PMA_RXSYNC_CFG_1[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_ENABLE_1" title="GTP:CLK_COR_SEQ_1_ENABLE_1[1]">GTP:CLK_COR_SEQ_1_ENABLE_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP57" title="GTP:DRP57[13]">GTP:DRP57[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP37" title="GTP:DRP37[13]">GTP:DRP37[13]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RXSYNC_CFG_0" title="GTP:PMA_RXSYNC_CFG_0[4]">GTP:PMA_RXSYNC_CFG_0[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_ENABLE_0" title="GTP:CLK_COR_SEQ_1_ENABLE_0[1]">GTP:CLK_COR_SEQ_1_ENABLE_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP17" title="GTP:DRP17[13]">GTP:DRP17[13]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP77" title="GTP:DRP77[14]">GTP:DRP77[14]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RXSYNC_CFG_1" title="GTP:PMA_RXSYNC_CFG_1[5]">GTP:PMA_RXSYNC_CFG_1[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_ENABLE_1" title="GTP:CLK_COR_SEQ_1_ENABLE_1[2]">GTP:CLK_COR_SEQ_1_ENABLE_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP57" title="GTP:DRP57[14]">GTP:DRP57[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP37" title="GTP:DRP37[14]">GTP:DRP37[14]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RXSYNC_CFG_0" title="GTP:PMA_RXSYNC_CFG_0[5]">GTP:PMA_RXSYNC_CFG_0[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_ENABLE_0" title="GTP:CLK_COR_SEQ_1_ENABLE_0[2]">GTP:CLK_COR_SEQ_1_ENABLE_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP17" title="GTP:DRP17[14]">GTP:DRP17[14]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP77" title="GTP:DRP77[15]">GTP:DRP77[15]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RXSYNC_CFG_1" title="GTP:PMA_RXSYNC_CFG_1[6]">GTP:PMA_RXSYNC_CFG_1[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_ENABLE_1" title="GTP:CLK_COR_SEQ_1_ENABLE_1[3]">GTP:CLK_COR_SEQ_1_ENABLE_1[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP57" title="GTP:DRP57[15]">GTP:DRP57[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP37" title="GTP:DRP37[15]">GTP:DRP37[15]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_RXSYNC_CFG_0" title="GTP:PMA_RXSYNC_CFG_0[6]">GTP:PMA_RXSYNC_CFG_0[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_ENABLE_0" title="GTP:CLK_COR_SEQ_1_ENABLE_0[3]">GTP:CLK_COR_SEQ_1_ENABLE_0[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP17" title="GTP:DRP17[15]">GTP:DRP17[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="27">GTP bittile 14</th></tr><tr><th rowspan="2">Row</th><th colspan="26">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP78" title="GTP:DRP78[0]">GTP:DRP78[0]</a><br><a href="#bits-xc6s-GTP-GTP:OOBDETECT_THRESHOLD_1" title="GTP:OOBDETECT_THRESHOLD_1[0]">GTP:OOBDETECT_THRESHOLD_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_2_1" title="GTP:CLK_COR_SEQ_1_2_1[0]">GTP:CLK_COR_SEQ_1_2_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP58" title="GTP:DRP58[0]">GTP:DRP58[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP38" title="GTP:DRP38[0]">GTP:DRP38[0]</a><br><a href="#bits-xc6s-GTP-GTP:OOBDETECT_THRESHOLD_0" title="GTP:OOBDETECT_THRESHOLD_0[0]">GTP:OOBDETECT_THRESHOLD_0[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_2_0" title="GTP:CLK_COR_SEQ_1_2_0[0]">GTP:CLK_COR_SEQ_1_2_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP18" title="GTP:DRP18[0]">GTP:DRP18[0]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP78" title="GTP:DRP78[1]">GTP:DRP78[1]</a><br><a href="#bits-xc6s-GTP-GTP:OOBDETECT_THRESHOLD_1" title="GTP:OOBDETECT_THRESHOLD_1[1]">GTP:OOBDETECT_THRESHOLD_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_2_1" title="GTP:CLK_COR_SEQ_1_2_1[1]">GTP:CLK_COR_SEQ_1_2_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP58" title="GTP:DRP58[1]">GTP:DRP58[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP38" title="GTP:DRP38[1]">GTP:DRP38[1]</a><br><a href="#bits-xc6s-GTP-GTP:OOBDETECT_THRESHOLD_0" title="GTP:OOBDETECT_THRESHOLD_0[1]">GTP:OOBDETECT_THRESHOLD_0[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_2_0" title="GTP:CLK_COR_SEQ_1_2_0[1]">GTP:CLK_COR_SEQ_1_2_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP18" title="GTP:DRP18[1]">GTP:DRP18[1]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP78" title="GTP:DRP78[2]">GTP:DRP78[2]</a><br><a href="#bits-xc6s-GTP-GTP:OOBDETECT_THRESHOLD_1" title="GTP:OOBDETECT_THRESHOLD_1[2]">GTP:OOBDETECT_THRESHOLD_1[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_2_1" title="GTP:CLK_COR_SEQ_1_2_1[2]">GTP:CLK_COR_SEQ_1_2_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP58" title="GTP:DRP58[2]">GTP:DRP58[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP38" title="GTP:DRP38[2]">GTP:DRP38[2]</a><br><a href="#bits-xc6s-GTP-GTP:OOBDETECT_THRESHOLD_0" title="GTP:OOBDETECT_THRESHOLD_0[2]">GTP:OOBDETECT_THRESHOLD_0[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_2_0" title="GTP:CLK_COR_SEQ_1_2_0[2]">GTP:CLK_COR_SEQ_1_2_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP18" title="GTP:DRP18[2]">GTP:DRP18[2]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP78" title="GTP:DRP78[3]">GTP:DRP78[3]</a><br><a href="#bits-xc6s-GTP-GTP:TX_TDCC_CFG_1" title="GTP:TX_TDCC_CFG_1[0]">GTP:TX_TDCC_CFG_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_2_1" title="GTP:CLK_COR_SEQ_1_2_1[3]">GTP:CLK_COR_SEQ_1_2_1[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP58" title="GTP:DRP58[3]">GTP:DRP58[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP38" title="GTP:DRP38[3]">GTP:DRP38[3]</a><br><a href="#bits-xc6s-GTP-GTP:TX_TDCC_CFG_0" title="GTP:TX_TDCC_CFG_0[0]">GTP:TX_TDCC_CFG_0[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_2_0" title="GTP:CLK_COR_SEQ_1_2_0[3]">GTP:CLK_COR_SEQ_1_2_0[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP18" title="GTP:DRP18[3]">GTP:DRP18[3]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP78" title="GTP:DRP78[4]">GTP:DRP78[4]</a><br><a href="#bits-xc6s-GTP-GTP:TX_TDCC_CFG_1" title="GTP:TX_TDCC_CFG_1[1]">GTP:TX_TDCC_CFG_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_2_1" title="GTP:CLK_COR_SEQ_1_2_1[4]">GTP:CLK_COR_SEQ_1_2_1[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP58" title="GTP:DRP58[4]">GTP:DRP58[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP38" title="GTP:DRP38[4]">GTP:DRP38[4]</a><br><a href="#bits-xc6s-GTP-GTP:TX_TDCC_CFG_0" title="GTP:TX_TDCC_CFG_0[1]">GTP:TX_TDCC_CFG_0[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_2_0" title="GTP:CLK_COR_SEQ_1_2_0[4]">GTP:CLK_COR_SEQ_1_2_0[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP18" title="GTP:DRP18[4]">GTP:DRP18[4]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:AC_CAP_DIS_1" title="GTP:AC_CAP_DIS_1">GTP:AC_CAP_DIS_1</a><br><a href="#bits-xc6s-GTP-GTP:DRP78" title="GTP:DRP78[5]">GTP:DRP78[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_2_1" title="GTP:CLK_COR_SEQ_1_2_1[5]">GTP:CLK_COR_SEQ_1_2_1[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP58" title="GTP:DRP58[5]">GTP:DRP58[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:AC_CAP_DIS_0" title="GTP:AC_CAP_DIS_0">GTP:AC_CAP_DIS_0</a><br><a href="#bits-xc6s-GTP-GTP:DRP38" title="GTP:DRP38[5]">GTP:DRP38[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_2_0" title="GTP:CLK_COR_SEQ_1_2_0[5]">GTP:CLK_COR_SEQ_1_2_0[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP18" title="GTP:DRP18[5]">GTP:DRP18[5]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:CM_TRIM_1" title="GTP:CM_TRIM_1[0]">GTP:CM_TRIM_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP78" title="GTP:DRP78[6]">GTP:DRP78[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_2_1" title="GTP:CLK_COR_SEQ_1_2_1[6]">GTP:CLK_COR_SEQ_1_2_1[6]</a><br><a href="#bits-xc6s-GTP-GTP:DRP58" title="GTP:DRP58[6]">GTP:DRP58[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:CM_TRIM_0" title="GTP:CM_TRIM_0[0]">GTP:CM_TRIM_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP38" title="GTP:DRP38[6]">GTP:DRP38[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_2_0" title="GTP:CLK_COR_SEQ_1_2_0[6]">GTP:CLK_COR_SEQ_1_2_0[6]</a><br><a href="#bits-xc6s-GTP-GTP:DRP18" title="GTP:DRP18[6]">GTP:DRP18[6]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:CM_TRIM_1" title="GTP:CM_TRIM_1[1]">GTP:CM_TRIM_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP78" title="GTP:DRP78[7]">GTP:DRP78[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_2_1" title="GTP:CLK_COR_SEQ_1_2_1[7]">GTP:CLK_COR_SEQ_1_2_1[7]</a><br><a href="#bits-xc6s-GTP-GTP:DRP58" title="GTP:DRP58[7]">GTP:DRP58[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:CM_TRIM_0" title="GTP:CM_TRIM_0[1]">GTP:CM_TRIM_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP38" title="GTP:DRP38[7]">GTP:DRP38[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_2_0" title="GTP:CLK_COR_SEQ_1_2_0[7]">GTP:CLK_COR_SEQ_1_2_0[7]</a><br><a href="#bits-xc6s-GTP-GTP:DRP18" title="GTP:DRP18[7]">GTP:DRP18[7]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP78" title="GTP:DRP78[8]">GTP:DRP78[8]</a><br><a href="#bits-xc6s-GTP-GTP:RCV_TERM_GND_1" title="GTP:RCV_TERM_GND_1">GTP:RCV_TERM_GND_1</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_2_1" title="GTP:CLK_COR_SEQ_1_2_1[8]">GTP:CLK_COR_SEQ_1_2_1[8]</a><br><a href="#bits-xc6s-GTP-GTP:DRP58" title="GTP:DRP58[8]">GTP:DRP58[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP38" title="GTP:DRP38[8]">GTP:DRP38[8]</a><br><a href="#bits-xc6s-GTP-GTP:RCV_TERM_GND_0" title="GTP:RCV_TERM_GND_0">GTP:RCV_TERM_GND_0</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_2_0" title="GTP:CLK_COR_SEQ_1_2_0[8]">GTP:CLK_COR_SEQ_1_2_0[8]</a><br><a href="#bits-xc6s-GTP-GTP:DRP18" title="GTP:DRP18[8]">GTP:DRP18[8]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP78" title="GTP:DRP78[9]">GTP:DRP78[9]</a><br><a href="#bits-xc6s-GTP-GTP:RCV_TERM_VTTRX_1" title="GTP:RCV_TERM_VTTRX_1">GTP:RCV_TERM_VTTRX_1</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_2_1" title="GTP:CLK_COR_SEQ_1_2_1[9]">GTP:CLK_COR_SEQ_1_2_1[9]</a><br><a href="#bits-xc6s-GTP-GTP:DRP58" title="GTP:DRP58[9]">GTP:DRP58[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP38" title="GTP:DRP38[9]">GTP:DRP38[9]</a><br><a href="#bits-xc6s-GTP-GTP:RCV_TERM_VTTRX_0" title="GTP:RCV_TERM_VTTRX_0">GTP:RCV_TERM_VTTRX_0</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_2_0" title="GTP:CLK_COR_SEQ_1_2_0[9]">GTP:CLK_COR_SEQ_1_2_0[9]</a><br><a href="#bits-xc6s-GTP-GTP:DRP18" title="GTP:DRP18[9]">GTP:DRP18[9]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP78" title="GTP:DRP78[10]">GTP:DRP78[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_MAX_LAT_1" title="GTP:CLK_COR_MAX_LAT_1[0]">GTP:CLK_COR_MAX_LAT_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP58" title="GTP:DRP58[10]">GTP:DRP58[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP38" title="GTP:DRP38[10]">GTP:DRP38[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_MAX_LAT_0" title="GTP:CLK_COR_MAX_LAT_0[0]">GTP:CLK_COR_MAX_LAT_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP18" title="GTP:DRP18[10]">GTP:DRP18[10]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP78" title="GTP:DRP78[11]">GTP:DRP78[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_MAX_LAT_1" title="GTP:CLK_COR_MAX_LAT_1[1]">GTP:CLK_COR_MAX_LAT_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP58" title="GTP:DRP58[11]">GTP:DRP58[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP38" title="GTP:DRP38[11]">GTP:DRP38[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_MAX_LAT_0" title="GTP:CLK_COR_MAX_LAT_0[1]">GTP:CLK_COR_MAX_LAT_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP18" title="GTP:DRP18[11]">GTP:DRP18[11]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP78" title="GTP:DRP78[12]">GTP:DRP78[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_MAX_LAT_1" title="GTP:CLK_COR_MAX_LAT_1[2]">GTP:CLK_COR_MAX_LAT_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP58" title="GTP:DRP58[12]">GTP:DRP58[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP38" title="GTP:DRP38[12]">GTP:DRP38[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_MAX_LAT_0" title="GTP:CLK_COR_MAX_LAT_0[2]">GTP:CLK_COR_MAX_LAT_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP18" title="GTP:DRP18[12]">GTP:DRP18[12]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP78" title="GTP:DRP78[13]">GTP:DRP78[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_MAX_LAT_1" title="GTP:CLK_COR_MAX_LAT_1[3]">GTP:CLK_COR_MAX_LAT_1[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP58" title="GTP:DRP58[13]">GTP:DRP58[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP38" title="GTP:DRP38[13]">GTP:DRP38[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_MAX_LAT_0" title="GTP:CLK_COR_MAX_LAT_0[3]">GTP:CLK_COR_MAX_LAT_0[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP18" title="GTP:DRP18[13]">GTP:DRP18[13]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP78" title="GTP:DRP78[14]">GTP:DRP78[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_MAX_LAT_1" title="GTP:CLK_COR_MAX_LAT_1[4]">GTP:CLK_COR_MAX_LAT_1[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP58" title="GTP:DRP58[14]">GTP:DRP58[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP38" title="GTP:DRP38[14]">GTP:DRP38[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_MAX_LAT_0" title="GTP:CLK_COR_MAX_LAT_0[4]">GTP:CLK_COR_MAX_LAT_0[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP18" title="GTP:DRP18[14]">GTP:DRP18[14]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP78" title="GTP:DRP78[15]">GTP:DRP78[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_MAX_LAT_1" title="GTP:CLK_COR_MAX_LAT_1[5]">GTP:CLK_COR_MAX_LAT_1[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP58" title="GTP:DRP58[15]">GTP:DRP58[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP38" title="GTP:DRP38[15]">GTP:DRP38[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_MAX_LAT_0" title="GTP:CLK_COR_MAX_LAT_0[5]">GTP:CLK_COR_MAX_LAT_0[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP18" title="GTP:DRP18[15]">GTP:DRP18[15]</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP79" title="GTP:DRP79[0]">GTP:DRP79[0]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_1" title="GTP:PMA_TX_CFG_1[0]">GTP:PMA_TX_CFG_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_3_1" title="GTP:CLK_COR_SEQ_1_3_1[0]">GTP:CLK_COR_SEQ_1_3_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP59" title="GTP:DRP59[0]">GTP:DRP59[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP39" title="GTP:DRP39[0]">GTP:DRP39[0]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_0" title="GTP:PMA_TX_CFG_0[0]">GTP:PMA_TX_CFG_0[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_3_0" title="GTP:CLK_COR_SEQ_1_3_0[0]">GTP:CLK_COR_SEQ_1_3_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP19" title="GTP:DRP19[0]">GTP:DRP19[0]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP79" title="GTP:DRP79[1]">GTP:DRP79[1]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_1" title="GTP:PMA_TX_CFG_1[1]">GTP:PMA_TX_CFG_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_3_1" title="GTP:CLK_COR_SEQ_1_3_1[1]">GTP:CLK_COR_SEQ_1_3_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP59" title="GTP:DRP59[1]">GTP:DRP59[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP39" title="GTP:DRP39[1]">GTP:DRP39[1]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_0" title="GTP:PMA_TX_CFG_0[1]">GTP:PMA_TX_CFG_0[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_3_0" title="GTP:CLK_COR_SEQ_1_3_0[1]">GTP:CLK_COR_SEQ_1_3_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP19" title="GTP:DRP19[1]">GTP:DRP19[1]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP79" title="GTP:DRP79[2]">GTP:DRP79[2]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_1" title="GTP:PMA_TX_CFG_1[2]">GTP:PMA_TX_CFG_1[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_3_1" title="GTP:CLK_COR_SEQ_1_3_1[2]">GTP:CLK_COR_SEQ_1_3_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP59" title="GTP:DRP59[2]">GTP:DRP59[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP39" title="GTP:DRP39[2]">GTP:DRP39[2]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_0" title="GTP:PMA_TX_CFG_0[2]">GTP:PMA_TX_CFG_0[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_3_0" title="GTP:CLK_COR_SEQ_1_3_0[2]">GTP:CLK_COR_SEQ_1_3_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP19" title="GTP:DRP19[2]">GTP:DRP19[2]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP79" title="GTP:DRP79[3]">GTP:DRP79[3]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_1" title="GTP:PMA_TX_CFG_1[3]">GTP:PMA_TX_CFG_1[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_3_1" title="GTP:CLK_COR_SEQ_1_3_1[3]">GTP:CLK_COR_SEQ_1_3_1[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP59" title="GTP:DRP59[3]">GTP:DRP59[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP39" title="GTP:DRP39[3]">GTP:DRP39[3]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_0" title="GTP:PMA_TX_CFG_0[3]">GTP:PMA_TX_CFG_0[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_3_0" title="GTP:CLK_COR_SEQ_1_3_0[3]">GTP:CLK_COR_SEQ_1_3_0[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP19" title="GTP:DRP19[3]">GTP:DRP19[3]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP79" title="GTP:DRP79[4]">GTP:DRP79[4]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_1" title="GTP:PMA_TX_CFG_1[4]">GTP:PMA_TX_CFG_1[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_3_1" title="GTP:CLK_COR_SEQ_1_3_1[4]">GTP:CLK_COR_SEQ_1_3_1[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP59" title="GTP:DRP59[4]">GTP:DRP59[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP39" title="GTP:DRP39[4]">GTP:DRP39[4]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_0" title="GTP:PMA_TX_CFG_0[4]">GTP:PMA_TX_CFG_0[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_3_0" title="GTP:CLK_COR_SEQ_1_3_0[4]">GTP:CLK_COR_SEQ_1_3_0[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP19" title="GTP:DRP19[4]">GTP:DRP19[4]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP79" title="GTP:DRP79[5]">GTP:DRP79[5]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_1" title="GTP:PMA_TX_CFG_1[5]">GTP:PMA_TX_CFG_1[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_3_1" title="GTP:CLK_COR_SEQ_1_3_1[5]">GTP:CLK_COR_SEQ_1_3_1[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP59" title="GTP:DRP59[5]">GTP:DRP59[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP39" title="GTP:DRP39[5]">GTP:DRP39[5]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_0" title="GTP:PMA_TX_CFG_0[5]">GTP:PMA_TX_CFG_0[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_3_0" title="GTP:CLK_COR_SEQ_1_3_0[5]">GTP:CLK_COR_SEQ_1_3_0[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP19" title="GTP:DRP19[5]">GTP:DRP19[5]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP79" title="GTP:DRP79[6]">GTP:DRP79[6]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_1" title="GTP:PMA_TX_CFG_1[6]">GTP:PMA_TX_CFG_1[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_3_1" title="GTP:CLK_COR_SEQ_1_3_1[6]">GTP:CLK_COR_SEQ_1_3_1[6]</a><br><a href="#bits-xc6s-GTP-GTP:DRP59" title="GTP:DRP59[6]">GTP:DRP59[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP39" title="GTP:DRP39[6]">GTP:DRP39[6]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_0" title="GTP:PMA_TX_CFG_0[6]">GTP:PMA_TX_CFG_0[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_3_0" title="GTP:CLK_COR_SEQ_1_3_0[6]">GTP:CLK_COR_SEQ_1_3_0[6]</a><br><a href="#bits-xc6s-GTP-GTP:DRP19" title="GTP:DRP19[6]">GTP:DRP19[6]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP79" title="GTP:DRP79[7]">GTP:DRP79[7]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_1" title="GTP:PMA_TX_CFG_1[7]">GTP:PMA_TX_CFG_1[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_3_1" title="GTP:CLK_COR_SEQ_1_3_1[7]">GTP:CLK_COR_SEQ_1_3_1[7]</a><br><a href="#bits-xc6s-GTP-GTP:DRP59" title="GTP:DRP59[7]">GTP:DRP59[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP39" title="GTP:DRP39[7]">GTP:DRP39[7]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_0" title="GTP:PMA_TX_CFG_0[7]">GTP:PMA_TX_CFG_0[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_3_0" title="GTP:CLK_COR_SEQ_1_3_0[7]">GTP:CLK_COR_SEQ_1_3_0[7]</a><br><a href="#bits-xc6s-GTP-GTP:DRP19" title="GTP:DRP19[7]">GTP:DRP19[7]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP79" title="GTP:DRP79[8]">GTP:DRP79[8]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_1" title="GTP:PMA_TX_CFG_1[8]">GTP:PMA_TX_CFG_1[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_3_1" title="GTP:CLK_COR_SEQ_1_3_1[8]">GTP:CLK_COR_SEQ_1_3_1[8]</a><br><a href="#bits-xc6s-GTP-GTP:DRP59" title="GTP:DRP59[8]">GTP:DRP59[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP39" title="GTP:DRP39[8]">GTP:DRP39[8]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_0" title="GTP:PMA_TX_CFG_0[8]">GTP:PMA_TX_CFG_0[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_3_0" title="GTP:CLK_COR_SEQ_1_3_0[8]">GTP:CLK_COR_SEQ_1_3_0[8]</a><br><a href="#bits-xc6s-GTP-GTP:DRP19" title="GTP:DRP19[8]">GTP:DRP19[8]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP79" title="GTP:DRP79[9]">GTP:DRP79[9]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_1" title="GTP:PMA_TX_CFG_1[9]">GTP:PMA_TX_CFG_1[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_3_1" title="GTP:CLK_COR_SEQ_1_3_1[9]">GTP:CLK_COR_SEQ_1_3_1[9]</a><br><a href="#bits-xc6s-GTP-GTP:DRP59" title="GTP:DRP59[9]">GTP:DRP59[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP39" title="GTP:DRP39[9]">GTP:DRP39[9]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_0" title="GTP:PMA_TX_CFG_0[9]">GTP:PMA_TX_CFG_0[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_3_0" title="GTP:CLK_COR_SEQ_1_3_0[9]">GTP:CLK_COR_SEQ_1_3_0[9]</a><br><a href="#bits-xc6s-GTP-GTP:DRP19" title="GTP:DRP19[9]">GTP:DRP19[9]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP79" title="GTP:DRP79[10]">GTP:DRP79[10]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_1" title="GTP:PMA_TX_CFG_1[10]">GTP:PMA_TX_CFG_1[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_MIN_LAT_1" title="GTP:CLK_COR_MIN_LAT_1[0]">GTP:CLK_COR_MIN_LAT_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP59" title="GTP:DRP59[10]">GTP:DRP59[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP39" title="GTP:DRP39[10]">GTP:DRP39[10]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_0" title="GTP:PMA_TX_CFG_0[10]">GTP:PMA_TX_CFG_0[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_MIN_LAT_0" title="GTP:CLK_COR_MIN_LAT_0[0]">GTP:CLK_COR_MIN_LAT_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP19" title="GTP:DRP19[10]">GTP:DRP19[10]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP79" title="GTP:DRP79[11]">GTP:DRP79[11]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_1" title="GTP:PMA_TX_CFG_1[11]">GTP:PMA_TX_CFG_1[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_MIN_LAT_1" title="GTP:CLK_COR_MIN_LAT_1[1]">GTP:CLK_COR_MIN_LAT_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP59" title="GTP:DRP59[11]">GTP:DRP59[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP39" title="GTP:DRP39[11]">GTP:DRP39[11]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_0" title="GTP:PMA_TX_CFG_0[11]">GTP:PMA_TX_CFG_0[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_MIN_LAT_0" title="GTP:CLK_COR_MIN_LAT_0[1]">GTP:CLK_COR_MIN_LAT_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP19" title="GTP:DRP19[11]">GTP:DRP19[11]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP79" title="GTP:DRP79[12]">GTP:DRP79[12]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_1" title="GTP:PMA_TX_CFG_1[12]">GTP:PMA_TX_CFG_1[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_MIN_LAT_1" title="GTP:CLK_COR_MIN_LAT_1[2]">GTP:CLK_COR_MIN_LAT_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP59" title="GTP:DRP59[12]">GTP:DRP59[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP39" title="GTP:DRP39[12]">GTP:DRP39[12]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_0" title="GTP:PMA_TX_CFG_0[12]">GTP:PMA_TX_CFG_0[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_MIN_LAT_0" title="GTP:CLK_COR_MIN_LAT_0[2]">GTP:CLK_COR_MIN_LAT_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP19" title="GTP:DRP19[12]">GTP:DRP19[12]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP79" title="GTP:DRP79[13]">GTP:DRP79[13]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_1" title="GTP:PMA_TX_CFG_1[13]">GTP:PMA_TX_CFG_1[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_MIN_LAT_1" title="GTP:CLK_COR_MIN_LAT_1[3]">GTP:CLK_COR_MIN_LAT_1[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP59" title="GTP:DRP59[13]">GTP:DRP59[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP39" title="GTP:DRP39[13]">GTP:DRP39[13]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_0" title="GTP:PMA_TX_CFG_0[13]">GTP:PMA_TX_CFG_0[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_MIN_LAT_0" title="GTP:CLK_COR_MIN_LAT_0[3]">GTP:CLK_COR_MIN_LAT_0[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP19" title="GTP:DRP19[13]">GTP:DRP19[13]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP79" title="GTP:DRP79[14]">GTP:DRP79[14]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_1" title="GTP:PMA_TX_CFG_1[14]">GTP:PMA_TX_CFG_1[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_MIN_LAT_1" title="GTP:CLK_COR_MIN_LAT_1[4]">GTP:CLK_COR_MIN_LAT_1[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP59" title="GTP:DRP59[14]">GTP:DRP59[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP39" title="GTP:DRP39[14]">GTP:DRP39[14]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_0" title="GTP:PMA_TX_CFG_0[14]">GTP:PMA_TX_CFG_0[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_MIN_LAT_0" title="GTP:CLK_COR_MIN_LAT_0[4]">GTP:CLK_COR_MIN_LAT_0[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP19" title="GTP:DRP19[14]">GTP:DRP19[14]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP79" title="GTP:DRP79[15]">GTP:DRP79[15]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_1" title="GTP:PMA_TX_CFG_1[15]">GTP:PMA_TX_CFG_1[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_MIN_LAT_1" title="GTP:CLK_COR_MIN_LAT_1[5]">GTP:CLK_COR_MIN_LAT_1[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP59" title="GTP:DRP59[15]">GTP:DRP59[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP39" title="GTP:DRP39[15]">GTP:DRP39[15]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_0" title="GTP:PMA_TX_CFG_0[15]">GTP:PMA_TX_CFG_0[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_MIN_LAT_0" title="GTP:CLK_COR_MIN_LAT_0[5]">GTP:CLK_COR_MIN_LAT_0[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP19" title="GTP:DRP19[15]">GTP:DRP19[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7A" title="GTP:DRP7A[0]">GTP:DRP7A[0]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_1" title="GTP:PMA_TX_CFG_1[16]">GTP:PMA_TX_CFG_1[16]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_4_1" title="GTP:CLK_COR_SEQ_1_4_1[0]">GTP:CLK_COR_SEQ_1_4_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5A" title="GTP:DRP5A[0]">GTP:DRP5A[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3A" title="GTP:DRP3A[0]">GTP:DRP3A[0]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_0" title="GTP:PMA_TX_CFG_0[16]">GTP:PMA_TX_CFG_0[16]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_4_0" title="GTP:CLK_COR_SEQ_1_4_0[0]">GTP:CLK_COR_SEQ_1_4_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1A" title="GTP:DRP1A[0]">GTP:DRP1A[0]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7A" title="GTP:DRP7A[1]">GTP:DRP7A[1]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_1" title="GTP:PMA_TX_CFG_1[17]">GTP:PMA_TX_CFG_1[17]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_4_1" title="GTP:CLK_COR_SEQ_1_4_1[1]">GTP:CLK_COR_SEQ_1_4_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5A" title="GTP:DRP5A[1]">GTP:DRP5A[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3A" title="GTP:DRP3A[1]">GTP:DRP3A[1]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_0" title="GTP:PMA_TX_CFG_0[17]">GTP:PMA_TX_CFG_0[17]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_4_0" title="GTP:CLK_COR_SEQ_1_4_0[1]">GTP:CLK_COR_SEQ_1_4_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1A" title="GTP:DRP1A[1]">GTP:DRP1A[1]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7A" title="GTP:DRP7A[2]">GTP:DRP7A[2]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_1" title="GTP:PMA_TX_CFG_1[18]">GTP:PMA_TX_CFG_1[18]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_4_1" title="GTP:CLK_COR_SEQ_1_4_1[2]">GTP:CLK_COR_SEQ_1_4_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5A" title="GTP:DRP5A[2]">GTP:DRP5A[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3A" title="GTP:DRP3A[2]">GTP:DRP3A[2]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_0" title="GTP:PMA_TX_CFG_0[18]">GTP:PMA_TX_CFG_0[18]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_4_0" title="GTP:CLK_COR_SEQ_1_4_0[2]">GTP:CLK_COR_SEQ_1_4_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1A" title="GTP:DRP1A[2]">GTP:DRP1A[2]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7A" title="GTP:DRP7A[3]">GTP:DRP7A[3]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_1" title="GTP:PMA_TX_CFG_1[19]">GTP:PMA_TX_CFG_1[19]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_4_1" title="GTP:CLK_COR_SEQ_1_4_1[3]">GTP:CLK_COR_SEQ_1_4_1[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5A" title="GTP:DRP5A[3]">GTP:DRP5A[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3A" title="GTP:DRP3A[3]">GTP:DRP3A[3]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_TX_CFG_0" title="GTP:PMA_TX_CFG_0[19]">GTP:PMA_TX_CFG_0[19]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_4_0" title="GTP:CLK_COR_SEQ_1_4_0[3]">GTP:CLK_COR_SEQ_1_4_0[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1A" title="GTP:DRP1A[3]">GTP:DRP1A[3]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7A" title="GTP:DRP7A[4]">GTP:DRP7A[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_4_1" title="GTP:CLK_COR_SEQ_1_4_1[4]">GTP:CLK_COR_SEQ_1_4_1[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5A" title="GTP:DRP5A[4]">GTP:DRP5A[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3A" title="GTP:DRP3A[4]">GTP:DRP3A[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_4_0" title="GTP:CLK_COR_SEQ_1_4_0[4]">GTP:CLK_COR_SEQ_1_4_0[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1A" title="GTP:DRP1A[4]">GTP:DRP1A[4]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7A" title="GTP:DRP7A[5]">GTP:DRP7A[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_4_1" title="GTP:CLK_COR_SEQ_1_4_1[5]">GTP:CLK_COR_SEQ_1_4_1[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5A" title="GTP:DRP5A[5]">GTP:DRP5A[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3A" title="GTP:DRP3A[5]">GTP:DRP3A[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_4_0" title="GTP:CLK_COR_SEQ_1_4_0[5]">GTP:CLK_COR_SEQ_1_4_0[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1A" title="GTP:DRP1A[5]">GTP:DRP1A[5]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7A" title="GTP:DRP7A[6]">GTP:DRP7A[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_4_1" title="GTP:CLK_COR_SEQ_1_4_1[6]">GTP:CLK_COR_SEQ_1_4_1[6]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5A" title="GTP:DRP5A[6]">GTP:DRP5A[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3A" title="GTP:DRP3A[6]">GTP:DRP3A[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_4_0" title="GTP:CLK_COR_SEQ_1_4_0[6]">GTP:CLK_COR_SEQ_1_4_0[6]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1A" title="GTP:DRP1A[6]">GTP:DRP1A[6]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7A" title="GTP:DRP7A[7]">GTP:DRP7A[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_4_1" title="GTP:CLK_COR_SEQ_1_4_1[7]">GTP:CLK_COR_SEQ_1_4_1[7]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5A" title="GTP:DRP5A[7]">GTP:DRP5A[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3A" title="GTP:DRP3A[7]">GTP:DRP3A[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_4_0" title="GTP:CLK_COR_SEQ_1_4_0[7]">GTP:CLK_COR_SEQ_1_4_0[7]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1A" title="GTP:DRP1A[7]">GTP:DRP1A[7]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7A" title="GTP:DRP7A[8]">GTP:DRP7A[8]</a><br><a href="#bits-xc6s-GTP-GTP:RXEQ_CFG_1" title="GTP:RXEQ_CFG_1[0]">GTP:RXEQ_CFG_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_4_1" title="GTP:CLK_COR_SEQ_1_4_1[8]">GTP:CLK_COR_SEQ_1_4_1[8]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5A" title="GTP:DRP5A[8]">GTP:DRP5A[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3A" title="GTP:DRP3A[8]">GTP:DRP3A[8]</a><br><a href="#bits-xc6s-GTP-GTP:RXEQ_CFG_0" title="GTP:RXEQ_CFG_0[0]">GTP:RXEQ_CFG_0[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_4_0" title="GTP:CLK_COR_SEQ_1_4_0[8]">GTP:CLK_COR_SEQ_1_4_0[8]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1A" title="GTP:DRP1A[8]">GTP:DRP1A[8]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7A" title="GTP:DRP7A[9]">GTP:DRP7A[9]</a><br><a href="#bits-xc6s-GTP-GTP:RXEQ_CFG_1" title="GTP:RXEQ_CFG_1[1]">GTP:RXEQ_CFG_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_4_1" title="GTP:CLK_COR_SEQ_1_4_1[9]">GTP:CLK_COR_SEQ_1_4_1[9]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5A" title="GTP:DRP5A[9]">GTP:DRP5A[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3A" title="GTP:DRP3A[9]">GTP:DRP3A[9]</a><br><a href="#bits-xc6s-GTP-GTP:RXEQ_CFG_0" title="GTP:RXEQ_CFG_0[1]">GTP:RXEQ_CFG_0[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_4_0" title="GTP:CLK_COR_SEQ_1_4_0[9]">GTP:CLK_COR_SEQ_1_4_0[9]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1A" title="GTP:DRP1A[9]">GTP:DRP1A[9]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7A" title="GTP:DRP7A[10]">GTP:DRP7A[10]</a><br><a href="#bits-xc6s-GTP-GTP:RXEQ_CFG_1" title="GTP:RXEQ_CFG_1[2]">GTP:RXEQ_CFG_1[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_REPEAT_WAIT_1" title="GTP:CLK_COR_REPEAT_WAIT_1[0]">GTP:CLK_COR_REPEAT_WAIT_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5A" title="GTP:DRP5A[10]">GTP:DRP5A[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3A" title="GTP:DRP3A[10]">GTP:DRP3A[10]</a><br><a href="#bits-xc6s-GTP-GTP:RXEQ_CFG_0" title="GTP:RXEQ_CFG_0[2]">GTP:RXEQ_CFG_0[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_REPEAT_WAIT_0" title="GTP:CLK_COR_REPEAT_WAIT_0[0]">GTP:CLK_COR_REPEAT_WAIT_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1A" title="GTP:DRP1A[10]">GTP:DRP1A[10]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7A" title="GTP:DRP7A[11]">GTP:DRP7A[11]</a><br><a href="#bits-xc6s-GTP-GTP:RXEQ_CFG_1" title="GTP:RXEQ_CFG_1[3]">GTP:RXEQ_CFG_1[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_REPEAT_WAIT_1" title="GTP:CLK_COR_REPEAT_WAIT_1[1]">GTP:CLK_COR_REPEAT_WAIT_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5A" title="GTP:DRP5A[11]">GTP:DRP5A[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3A" title="GTP:DRP3A[11]">GTP:DRP3A[11]</a><br><a href="#bits-xc6s-GTP-GTP:RXEQ_CFG_0" title="GTP:RXEQ_CFG_0[3]">GTP:RXEQ_CFG_0[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_REPEAT_WAIT_0" title="GTP:CLK_COR_REPEAT_WAIT_0[1]">GTP:CLK_COR_REPEAT_WAIT_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1A" title="GTP:DRP1A[11]">GTP:DRP1A[11]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7A" title="GTP:DRP7A[12]">GTP:DRP7A[12]</a><br><a href="#bits-xc6s-GTP-GTP:RXEQ_CFG_1" title="GTP:RXEQ_CFG_1[4]">GTP:RXEQ_CFG_1[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_REPEAT_WAIT_1" title="GTP:CLK_COR_REPEAT_WAIT_1[2]">GTP:CLK_COR_REPEAT_WAIT_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5A" title="GTP:DRP5A[12]">GTP:DRP5A[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3A" title="GTP:DRP3A[12]">GTP:DRP3A[12]</a><br><a href="#bits-xc6s-GTP-GTP:RXEQ_CFG_0" title="GTP:RXEQ_CFG_0[4]">GTP:RXEQ_CFG_0[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_REPEAT_WAIT_0" title="GTP:CLK_COR_REPEAT_WAIT_0[2]">GTP:CLK_COR_REPEAT_WAIT_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1A" title="GTP:DRP1A[12]">GTP:DRP1A[12]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7A" title="GTP:DRP7A[13]">GTP:DRP7A[13]</a><br><a href="#bits-xc6s-GTP-GTP:RXEQ_CFG_1" title="GTP:RXEQ_CFG_1[5]">GTP:RXEQ_CFG_1[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_REPEAT_WAIT_1" title="GTP:CLK_COR_REPEAT_WAIT_1[3]">GTP:CLK_COR_REPEAT_WAIT_1[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5A" title="GTP:DRP5A[13]">GTP:DRP5A[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3A" title="GTP:DRP3A[13]">GTP:DRP3A[13]</a><br><a href="#bits-xc6s-GTP-GTP:RXEQ_CFG_0" title="GTP:RXEQ_CFG_0[5]">GTP:RXEQ_CFG_0[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_REPEAT_WAIT_0" title="GTP:CLK_COR_REPEAT_WAIT_0[3]">GTP:CLK_COR_REPEAT_WAIT_0[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1A" title="GTP:DRP1A[13]">GTP:DRP1A[13]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7A" title="GTP:DRP7A[14]">GTP:DRP7A[14]</a><br><a href="#bits-xc6s-GTP-GTP:RXEQ_CFG_1" title="GTP:RXEQ_CFG_1[6]">GTP:RXEQ_CFG_1[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_REPEAT_WAIT_1" title="GTP:CLK_COR_REPEAT_WAIT_1[4]">GTP:CLK_COR_REPEAT_WAIT_1[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5A" title="GTP:DRP5A[14]">GTP:DRP5A[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3A" title="GTP:DRP3A[14]">GTP:DRP3A[14]</a><br><a href="#bits-xc6s-GTP-GTP:RXEQ_CFG_0" title="GTP:RXEQ_CFG_0[6]">GTP:RXEQ_CFG_0[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_REPEAT_WAIT_0" title="GTP:CLK_COR_REPEAT_WAIT_0[4]">GTP:CLK_COR_REPEAT_WAIT_0[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1A" title="GTP:DRP1A[14]">GTP:DRP1A[14]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7A" title="GTP:DRP7A[15]">GTP:DRP7A[15]</a><br><a href="#bits-xc6s-GTP-GTP:RXEQ_CFG_1" title="GTP:RXEQ_CFG_1[7]">GTP:RXEQ_CFG_1[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP5A" title="GTP:DRP5A[15]">GTP:DRP5A[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3A" title="GTP:DRP3A[15]">GTP:DRP3A[15]</a><br><a href="#bits-xc6s-GTP-GTP:RXEQ_CFG_0" title="GTP:RXEQ_CFG_0[7]">GTP:RXEQ_CFG_0[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP1A" title="GTP:DRP1A[15]">GTP:DRP1A[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7B" title="GTP:DRP7B[0]">GTP:DRP7B[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_1_1" title="GTP:CLK_COR_SEQ_2_1_1[0]">GTP:CLK_COR_SEQ_2_1_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5B" title="GTP:DRP5B[0]">GTP:DRP5B[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3B" title="GTP:DRP3B[0]">GTP:DRP3B[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_1_0" title="GTP:CLK_COR_SEQ_2_1_0[0]">GTP:CLK_COR_SEQ_2_1_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1B" title="GTP:DRP1B[0]">GTP:DRP1B[0]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7B" title="GTP:DRP7B[1]">GTP:DRP7B[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_1_1" title="GTP:CLK_COR_SEQ_2_1_1[1]">GTP:CLK_COR_SEQ_2_1_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5B" title="GTP:DRP5B[1]">GTP:DRP5B[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3B" title="GTP:DRP3B[1]">GTP:DRP3B[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_1_0" title="GTP:CLK_COR_SEQ_2_1_0[1]">GTP:CLK_COR_SEQ_2_1_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1B" title="GTP:DRP1B[1]">GTP:DRP1B[1]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7B" title="GTP:DRP7B[2]">GTP:DRP7B[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_1_1" title="GTP:CLK_COR_SEQ_2_1_1[2]">GTP:CLK_COR_SEQ_2_1_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5B" title="GTP:DRP5B[2]">GTP:DRP5B[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3B" title="GTP:DRP3B[2]">GTP:DRP3B[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_1_0" title="GTP:CLK_COR_SEQ_2_1_0[2]">GTP:CLK_COR_SEQ_2_1_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1B" title="GTP:DRP1B[2]">GTP:DRP1B[2]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7B" title="GTP:DRP7B[3]">GTP:DRP7B[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_1_1" title="GTP:CLK_COR_SEQ_2_1_1[3]">GTP:CLK_COR_SEQ_2_1_1[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5B" title="GTP:DRP5B[3]">GTP:DRP5B[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3B" title="GTP:DRP3B[3]">GTP:DRP3B[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_1_0" title="GTP:CLK_COR_SEQ_2_1_0[3]">GTP:CLK_COR_SEQ_2_1_0[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1B" title="GTP:DRP1B[3]">GTP:DRP1B[3]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7B" title="GTP:DRP7B[4]">GTP:DRP7B[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_1_1" title="GTP:CLK_COR_SEQ_2_1_1[4]">GTP:CLK_COR_SEQ_2_1_1[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5B" title="GTP:DRP5B[4]">GTP:DRP5B[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3B" title="GTP:DRP3B[4]">GTP:DRP3B[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_1_0" title="GTP:CLK_COR_SEQ_2_1_0[4]">GTP:CLK_COR_SEQ_2_1_0[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1B" title="GTP:DRP1B[4]">GTP:DRP1B[4]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7B" title="GTP:DRP7B[5]">GTP:DRP7B[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_1_1" title="GTP:CLK_COR_SEQ_2_1_1[5]">GTP:CLK_COR_SEQ_2_1_1[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5B" title="GTP:DRP5B[5]">GTP:DRP5B[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3B" title="GTP:DRP3B[5]">GTP:DRP3B[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_1_0" title="GTP:CLK_COR_SEQ_2_1_0[5]">GTP:CLK_COR_SEQ_2_1_0[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1B" title="GTP:DRP1B[5]">GTP:DRP1B[5]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7B" title="GTP:DRP7B[6]">GTP:DRP7B[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_1_1" title="GTP:CLK_COR_SEQ_2_1_1[6]">GTP:CLK_COR_SEQ_2_1_1[6]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5B" title="GTP:DRP5B[6]">GTP:DRP5B[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3B" title="GTP:DRP3B[6]">GTP:DRP3B[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_1_0" title="GTP:CLK_COR_SEQ_2_1_0[6]">GTP:CLK_COR_SEQ_2_1_0[6]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1B" title="GTP:DRP1B[6]">GTP:DRP1B[6]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7B" title="GTP:DRP7B[7]">GTP:DRP7B[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_1_1" title="GTP:CLK_COR_SEQ_2_1_1[7]">GTP:CLK_COR_SEQ_2_1_1[7]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5B" title="GTP:DRP5B[7]">GTP:DRP5B[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3B" title="GTP:DRP3B[7]">GTP:DRP3B[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_1_0" title="GTP:CLK_COR_SEQ_2_1_0[7]">GTP:CLK_COR_SEQ_2_1_0[7]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1B" title="GTP:DRP1B[7]">GTP:DRP1B[7]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7B" title="GTP:DRP7B[8]">GTP:DRP7B[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_1_1" title="GTP:CLK_COR_SEQ_2_1_1[8]">GTP:CLK_COR_SEQ_2_1_1[8]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5B" title="GTP:DRP5B[8]">GTP:DRP5B[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3B" title="GTP:DRP3B[8]">GTP:DRP3B[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_1_0" title="GTP:CLK_COR_SEQ_2_1_0[8]">GTP:CLK_COR_SEQ_2_1_0[8]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1B" title="GTP:DRP1B[8]">GTP:DRP1B[8]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7B" title="GTP:DRP7B[9]">GTP:DRP7B[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_1_1" title="GTP:CLK_COR_SEQ_2_1_1[9]">GTP:CLK_COR_SEQ_2_1_1[9]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5B" title="GTP:DRP5B[9]">GTP:DRP5B[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3B" title="GTP:DRP3B[9]">GTP:DRP3B[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_1_0" title="GTP:CLK_COR_SEQ_2_1_0[9]">GTP:CLK_COR_SEQ_2_1_0[9]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1B" title="GTP:DRP1B[9]">GTP:DRP1B[9]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7B" title="GTP:DRP7B[10]">GTP:DRP7B[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_DET_LEN_1" title="GTP:CLK_COR_DET_LEN_1[0]">GTP:CLK_COR_DET_LEN_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5B" title="GTP:DRP5B[10]">GTP:DRP5B[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3B" title="GTP:DRP3B[10]">GTP:DRP3B[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_DET_LEN_0" title="GTP:CLK_COR_DET_LEN_0[0]">GTP:CLK_COR_DET_LEN_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1B" title="GTP:DRP1B[10]">GTP:DRP1B[10]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7B" title="GTP:DRP7B[11]">GTP:DRP7B[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_DET_LEN_1" title="GTP:CLK_COR_DET_LEN_1[1]">GTP:CLK_COR_DET_LEN_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5B" title="GTP:DRP5B[11]">GTP:DRP5B[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3B" title="GTP:DRP3B[11]">GTP:DRP3B[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_DET_LEN_0" title="GTP:CLK_COR_DET_LEN_0[1]">GTP:CLK_COR_DET_LEN_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1B" title="GTP:DRP1B[11]">GTP:DRP1B[11]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7B" title="GTP:DRP7B[12]">GTP:DRP7B[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_ENABLE_1" title="GTP:CLK_COR_SEQ_2_ENABLE_1[0]">GTP:CLK_COR_SEQ_2_ENABLE_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5B" title="GTP:DRP5B[12]">GTP:DRP5B[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3B" title="GTP:DRP3B[12]">GTP:DRP3B[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_ENABLE_0" title="GTP:CLK_COR_SEQ_2_ENABLE_0[0]">GTP:CLK_COR_SEQ_2_ENABLE_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1B" title="GTP:DRP1B[12]">GTP:DRP1B[12]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7B" title="GTP:DRP7B[13]">GTP:DRP7B[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_ENABLE_1" title="GTP:CLK_COR_SEQ_2_ENABLE_1[1]">GTP:CLK_COR_SEQ_2_ENABLE_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5B" title="GTP:DRP5B[13]">GTP:DRP5B[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3B" title="GTP:DRP3B[13]">GTP:DRP3B[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_ENABLE_0" title="GTP:CLK_COR_SEQ_2_ENABLE_0[1]">GTP:CLK_COR_SEQ_2_ENABLE_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1B" title="GTP:DRP1B[13]">GTP:DRP1B[13]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7B" title="GTP:DRP7B[14]">GTP:DRP7B[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_ENABLE_1" title="GTP:CLK_COR_SEQ_2_ENABLE_1[2]">GTP:CLK_COR_SEQ_2_ENABLE_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5B" title="GTP:DRP5B[14]">GTP:DRP5B[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3B" title="GTP:DRP3B[14]">GTP:DRP3B[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_ENABLE_0" title="GTP:CLK_COR_SEQ_2_ENABLE_0[2]">GTP:CLK_COR_SEQ_2_ENABLE_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1B" title="GTP:DRP1B[14]">GTP:DRP1B[14]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7B" title="GTP:DRP7B[15]">GTP:DRP7B[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_ENABLE_1" title="GTP:CLK_COR_SEQ_2_ENABLE_1[3]">GTP:CLK_COR_SEQ_2_ENABLE_1[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5B" title="GTP:DRP5B[15]">GTP:DRP5B[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3B" title="GTP:DRP3B[15]">GTP:DRP3B[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_ENABLE_0" title="GTP:CLK_COR_SEQ_2_ENABLE_0[3]">GTP:CLK_COR_SEQ_2_ENABLE_0[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1B" title="GTP:DRP1B[15]">GTP:DRP1B[15]</a></td></tr>
</table>
<table class="docutils align-default prjcombine-tile">
<tr><th colspan="27">GTP bittile 15</th></tr><tr><th rowspan="2">Row</th><th colspan="26">Column</th></tr><tr><th>0</th><th>1</th><th>2</th><th>3</th><th>4</th><th>5</th><th>6</th><th>7</th><th>8</th><th>9</th><th>10</th><th>11</th><th>12</th><th>13</th><th>14</th><th>15</th><th>16</th><th>17</th><th>18</th><th>19</th><th>20</th><th>21</th><th>22</th><th>23</th><th>24</th><th>25</th></tr>
<tr><td>0</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7C" title="GTP:DRP7C[0]">GTP:DRP7C[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_2_1" title="GTP:CLK_COR_SEQ_2_2_1[0]">GTP:CLK_COR_SEQ_2_2_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5C" title="GTP:DRP5C[0]">GTP:DRP5C[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3C" title="GTP:DRP3C[0]">GTP:DRP3C[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_2_0" title="GTP:CLK_COR_SEQ_2_2_0[0]">GTP:CLK_COR_SEQ_2_2_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1C" title="GTP:DRP1C[0]">GTP:DRP1C[0]</a></td></tr>
<tr><td>1</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7C" title="GTP:DRP7C[1]">GTP:DRP7C[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_2_1" title="GTP:CLK_COR_SEQ_2_2_1[1]">GTP:CLK_COR_SEQ_2_2_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5C" title="GTP:DRP5C[1]">GTP:DRP5C[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3C" title="GTP:DRP3C[1]">GTP:DRP3C[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_2_0" title="GTP:CLK_COR_SEQ_2_2_0[1]">GTP:CLK_COR_SEQ_2_2_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1C" title="GTP:DRP1C[1]">GTP:DRP1C[1]</a></td></tr>
<tr><td>2</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7C" title="GTP:DRP7C[2]">GTP:DRP7C[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_2_1" title="GTP:CLK_COR_SEQ_2_2_1[2]">GTP:CLK_COR_SEQ_2_2_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5C" title="GTP:DRP5C[2]">GTP:DRP5C[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3C" title="GTP:DRP3C[2]">GTP:DRP3C[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_2_0" title="GTP:CLK_COR_SEQ_2_2_0[2]">GTP:CLK_COR_SEQ_2_2_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1C" title="GTP:DRP1C[2]">GTP:DRP1C[2]</a></td></tr>
<tr><td>3</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7C" title="GTP:DRP7C[3]">GTP:DRP7C[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_2_1" title="GTP:CLK_COR_SEQ_2_2_1[3]">GTP:CLK_COR_SEQ_2_2_1[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5C" title="GTP:DRP5C[3]">GTP:DRP5C[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3C" title="GTP:DRP3C[3]">GTP:DRP3C[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_2_0" title="GTP:CLK_COR_SEQ_2_2_0[3]">GTP:CLK_COR_SEQ_2_2_0[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1C" title="GTP:DRP1C[3]">GTP:DRP1C[3]</a></td></tr>
<tr><td>4</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7C" title="GTP:DRP7C[4]">GTP:DRP7C[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_2_1" title="GTP:CLK_COR_SEQ_2_2_1[4]">GTP:CLK_COR_SEQ_2_2_1[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5C" title="GTP:DRP5C[4]">GTP:DRP5C[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3C" title="GTP:DRP3C[4]">GTP:DRP3C[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_2_0" title="GTP:CLK_COR_SEQ_2_2_0[4]">GTP:CLK_COR_SEQ_2_2_0[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1C" title="GTP:DRP1C[4]">GTP:DRP1C[4]</a></td></tr>
<tr><td>5</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7C" title="GTP:DRP7C[5]">GTP:DRP7C[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_2_1" title="GTP:CLK_COR_SEQ_2_2_1[5]">GTP:CLK_COR_SEQ_2_2_1[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5C" title="GTP:DRP5C[5]">GTP:DRP5C[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3C" title="GTP:DRP3C[5]">GTP:DRP3C[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_2_0" title="GTP:CLK_COR_SEQ_2_2_0[5]">GTP:CLK_COR_SEQ_2_2_0[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1C" title="GTP:DRP1C[5]">GTP:DRP1C[5]</a></td></tr>
<tr><td>6</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7C" title="GTP:DRP7C[6]">GTP:DRP7C[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_2_1" title="GTP:CLK_COR_SEQ_2_2_1[6]">GTP:CLK_COR_SEQ_2_2_1[6]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5C" title="GTP:DRP5C[6]">GTP:DRP5C[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3C" title="GTP:DRP3C[6]">GTP:DRP3C[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_2_0" title="GTP:CLK_COR_SEQ_2_2_0[6]">GTP:CLK_COR_SEQ_2_2_0[6]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1C" title="GTP:DRP1C[6]">GTP:DRP1C[6]</a></td></tr>
<tr><td>7</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7C" title="GTP:DRP7C[7]">GTP:DRP7C[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_2_1" title="GTP:CLK_COR_SEQ_2_2_1[7]">GTP:CLK_COR_SEQ_2_2_1[7]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5C" title="GTP:DRP5C[7]">GTP:DRP5C[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3C" title="GTP:DRP3C[7]">GTP:DRP3C[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_2_0" title="GTP:CLK_COR_SEQ_2_2_0[7]">GTP:CLK_COR_SEQ_2_2_0[7]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1C" title="GTP:DRP1C[7]">GTP:DRP1C[7]</a></td></tr>
<tr><td>8</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7C" title="GTP:DRP7C[8]">GTP:DRP7C[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_2_1" title="GTP:CLK_COR_SEQ_2_2_1[8]">GTP:CLK_COR_SEQ_2_2_1[8]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5C" title="GTP:DRP5C[8]">GTP:DRP5C[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3C" title="GTP:DRP3C[8]">GTP:DRP3C[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_2_0" title="GTP:CLK_COR_SEQ_2_2_0[8]">GTP:CLK_COR_SEQ_2_2_0[8]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1C" title="GTP:DRP1C[8]">GTP:DRP1C[8]</a></td></tr>
<tr><td>9</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7C" title="GTP:DRP7C[9]">GTP:DRP7C[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_2_1" title="GTP:CLK_COR_SEQ_2_2_1[9]">GTP:CLK_COR_SEQ_2_2_1[9]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5C" title="GTP:DRP5C[9]">GTP:DRP5C[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3C" title="GTP:DRP3C[9]">GTP:DRP3C[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_2_0" title="GTP:CLK_COR_SEQ_2_2_0[9]">GTP:CLK_COR_SEQ_2_2_0[9]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1C" title="GTP:DRP1C[9]">GTP:DRP1C[9]</a></td></tr>
<tr><td>10</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7C" title="GTP:DRP7C[10]">GTP:DRP7C[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_INSERT_IDLE_FLAG_1" title="GTP:CLK_COR_INSERT_IDLE_FLAG_1">GTP:CLK_COR_INSERT_IDLE_FLAG_1</a><br><a href="#bits-xc6s-GTP-GTP:DRP5C" title="GTP:DRP5C[10]">GTP:DRP5C[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3C" title="GTP:DRP3C[10]">GTP:DRP3C[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_INSERT_IDLE_FLAG_0" title="GTP:CLK_COR_INSERT_IDLE_FLAG_0">GTP:CLK_COR_INSERT_IDLE_FLAG_0</a><br><a href="#bits-xc6s-GTP-GTP:DRP1C" title="GTP:DRP1C[10]">GTP:DRP1C[10]</a></td></tr>
<tr><td>11</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7C" title="GTP:DRP7C[11]">GTP:DRP7C[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_KEEP_IDLE_1" title="GTP:CLK_COR_KEEP_IDLE_1">GTP:CLK_COR_KEEP_IDLE_1</a><br><a href="#bits-xc6s-GTP-GTP:DRP5C" title="GTP:DRP5C[11]">GTP:DRP5C[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3C" title="GTP:DRP3C[11]">GTP:DRP3C[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_KEEP_IDLE_0" title="GTP:CLK_COR_KEEP_IDLE_0">GTP:CLK_COR_KEEP_IDLE_0</a><br><a href="#bits-xc6s-GTP-GTP:DRP1C" title="GTP:DRP1C[11]">GTP:DRP1C[11]</a></td></tr>
<tr><td>12</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7C" title="GTP:DRP7C[12]">GTP:DRP7C[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_PRECEDENCE_1" title="GTP:CLK_COR_PRECEDENCE_1">GTP:CLK_COR_PRECEDENCE_1</a><br><a href="#bits-xc6s-GTP-GTP:DRP5C" title="GTP:DRP5C[12]">GTP:DRP5C[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3C" title="GTP:DRP3C[12]">GTP:DRP3C[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_PRECEDENCE_0" title="GTP:CLK_COR_PRECEDENCE_0">GTP:CLK_COR_PRECEDENCE_0</a><br><a href="#bits-xc6s-GTP-GTP:DRP1C" title="GTP:DRP1C[12]">GTP:DRP1C[12]</a></td></tr>
<tr><td>13</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7C" title="GTP:DRP7C[13]">GTP:DRP7C[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_USE_1" title="GTP:CLK_COR_SEQ_2_USE_1">GTP:CLK_COR_SEQ_2_USE_1</a><br><a href="#bits-xc6s-GTP-GTP:DRP5C" title="GTP:DRP5C[13]">GTP:DRP5C[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3C" title="GTP:DRP3C[13]">GTP:DRP3C[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_USE_0" title="GTP:CLK_COR_SEQ_2_USE_0">GTP:CLK_COR_SEQ_2_USE_0</a><br><a href="#bits-xc6s-GTP-GTP:DRP1C" title="GTP:DRP1C[13]">GTP:DRP1C[13]</a></td></tr>
<tr><td>14</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7C" title="GTP:DRP7C[14]">GTP:DRP7C[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_CORRECT_USE_1" title="GTP:CLK_CORRECT_USE_1">GTP:CLK_CORRECT_USE_1</a><br><a href="#bits-xc6s-GTP-GTP:DRP5C" title="GTP:DRP5C[14]">GTP:DRP5C[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3C" title="GTP:DRP3C[14]">GTP:DRP3C[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_CORRECT_USE_0" title="GTP:CLK_CORRECT_USE_0">GTP:CLK_CORRECT_USE_0</a><br><a href="#bits-xc6s-GTP-GTP:DRP1C" title="GTP:DRP1C[14]">GTP:DRP1C[14]</a></td></tr>
<tr><td>15</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7C" title="GTP:DRP7C[15]">GTP:DRP7C[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP5C" title="GTP:DRP5C[15]">GTP:DRP5C[15]</a><br><a href="#bits-xc6s-GTP-GTP:RX_DECODE_SEQ_MATCH_1" title="GTP:RX_DECODE_SEQ_MATCH_1">GTP:RX_DECODE_SEQ_MATCH_1</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3C" title="GTP:DRP3C[15]">GTP:DRP3C[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP1C" title="GTP:DRP1C[15]">GTP:DRP1C[15]</a><br><a href="#bits-xc6s-GTP-GTP:RX_DECODE_SEQ_MATCH_0" title="GTP:RX_DECODE_SEQ_MATCH_0">GTP:RX_DECODE_SEQ_MATCH_0</a></td></tr>
<tr><td>16</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7D" title="GTP:DRP7D[0]">GTP:DRP7D[0]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[0]">GTP:PMA_COM_CFG_EAST[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_3_1" title="GTP:CLK_COR_SEQ_2_3_1[0]">GTP:CLK_COR_SEQ_2_3_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5D" title="GTP:DRP5D[0]">GTP:DRP5D[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3D" title="GTP:DRP3D[0]">GTP:DRP3D[0]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[0]">GTP:PMA_COM_CFG_WEST[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_3_0" title="GTP:CLK_COR_SEQ_2_3_0[0]">GTP:CLK_COR_SEQ_2_3_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1D" title="GTP:DRP1D[0]">GTP:DRP1D[0]</a></td></tr>
<tr><td>17</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7D" title="GTP:DRP7D[1]">GTP:DRP7D[1]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[1]">GTP:PMA_COM_CFG_EAST[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_3_1" title="GTP:CLK_COR_SEQ_2_3_1[1]">GTP:CLK_COR_SEQ_2_3_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5D" title="GTP:DRP5D[1]">GTP:DRP5D[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3D" title="GTP:DRP3D[1]">GTP:DRP3D[1]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[1]">GTP:PMA_COM_CFG_WEST[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_3_0" title="GTP:CLK_COR_SEQ_2_3_0[1]">GTP:CLK_COR_SEQ_2_3_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1D" title="GTP:DRP1D[1]">GTP:DRP1D[1]</a></td></tr>
<tr><td>18</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7D" title="GTP:DRP7D[2]">GTP:DRP7D[2]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[2]">GTP:PMA_COM_CFG_EAST[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_3_1" title="GTP:CLK_COR_SEQ_2_3_1[2]">GTP:CLK_COR_SEQ_2_3_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5D" title="GTP:DRP5D[2]">GTP:DRP5D[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3D" title="GTP:DRP3D[2]">GTP:DRP3D[2]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[2]">GTP:PMA_COM_CFG_WEST[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_3_0" title="GTP:CLK_COR_SEQ_2_3_0[2]">GTP:CLK_COR_SEQ_2_3_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1D" title="GTP:DRP1D[2]">GTP:DRP1D[2]</a></td></tr>
<tr><td>19</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7D" title="GTP:DRP7D[3]">GTP:DRP7D[3]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[3]">GTP:PMA_COM_CFG_EAST[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_3_1" title="GTP:CLK_COR_SEQ_2_3_1[3]">GTP:CLK_COR_SEQ_2_3_1[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5D" title="GTP:DRP5D[3]">GTP:DRP5D[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3D" title="GTP:DRP3D[3]">GTP:DRP3D[3]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[3]">GTP:PMA_COM_CFG_WEST[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_3_0" title="GTP:CLK_COR_SEQ_2_3_0[3]">GTP:CLK_COR_SEQ_2_3_0[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1D" title="GTP:DRP1D[3]">GTP:DRP1D[3]</a></td></tr>
<tr><td>20</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7D" title="GTP:DRP7D[4]">GTP:DRP7D[4]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[4]">GTP:PMA_COM_CFG_EAST[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_3_1" title="GTP:CLK_COR_SEQ_2_3_1[4]">GTP:CLK_COR_SEQ_2_3_1[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5D" title="GTP:DRP5D[4]">GTP:DRP5D[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3D" title="GTP:DRP3D[4]">GTP:DRP3D[4]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[4]">GTP:PMA_COM_CFG_WEST[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_3_0" title="GTP:CLK_COR_SEQ_2_3_0[4]">GTP:CLK_COR_SEQ_2_3_0[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1D" title="GTP:DRP1D[4]">GTP:DRP1D[4]</a></td></tr>
<tr><td>21</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7D" title="GTP:DRP7D[5]">GTP:DRP7D[5]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[5]">GTP:PMA_COM_CFG_EAST[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_3_1" title="GTP:CLK_COR_SEQ_2_3_1[5]">GTP:CLK_COR_SEQ_2_3_1[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5D" title="GTP:DRP5D[5]">GTP:DRP5D[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3D" title="GTP:DRP3D[5]">GTP:DRP3D[5]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[5]">GTP:PMA_COM_CFG_WEST[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_3_0" title="GTP:CLK_COR_SEQ_2_3_0[5]">GTP:CLK_COR_SEQ_2_3_0[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1D" title="GTP:DRP1D[5]">GTP:DRP1D[5]</a></td></tr>
<tr><td>22</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7D" title="GTP:DRP7D[6]">GTP:DRP7D[6]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[6]">GTP:PMA_COM_CFG_EAST[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_3_1" title="GTP:CLK_COR_SEQ_2_3_1[6]">GTP:CLK_COR_SEQ_2_3_1[6]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5D" title="GTP:DRP5D[6]">GTP:DRP5D[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3D" title="GTP:DRP3D[6]">GTP:DRP3D[6]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[6]">GTP:PMA_COM_CFG_WEST[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_3_0" title="GTP:CLK_COR_SEQ_2_3_0[6]">GTP:CLK_COR_SEQ_2_3_0[6]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1D" title="GTP:DRP1D[6]">GTP:DRP1D[6]</a></td></tr>
<tr><td>23</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7D" title="GTP:DRP7D[7]">GTP:DRP7D[7]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[7]">GTP:PMA_COM_CFG_EAST[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_3_1" title="GTP:CLK_COR_SEQ_2_3_1[7]">GTP:CLK_COR_SEQ_2_3_1[7]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5D" title="GTP:DRP5D[7]">GTP:DRP5D[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3D" title="GTP:DRP3D[7]">GTP:DRP3D[7]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[7]">GTP:PMA_COM_CFG_WEST[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_3_0" title="GTP:CLK_COR_SEQ_2_3_0[7]">GTP:CLK_COR_SEQ_2_3_0[7]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1D" title="GTP:DRP1D[7]">GTP:DRP1D[7]</a></td></tr>
<tr><td>24</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7D" title="GTP:DRP7D[8]">GTP:DRP7D[8]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[8]">GTP:PMA_COM_CFG_EAST[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_3_1" title="GTP:CLK_COR_SEQ_2_3_1[8]">GTP:CLK_COR_SEQ_2_3_1[8]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5D" title="GTP:DRP5D[8]">GTP:DRP5D[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3D" title="GTP:DRP3D[8]">GTP:DRP3D[8]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[8]">GTP:PMA_COM_CFG_WEST[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_3_0" title="GTP:CLK_COR_SEQ_2_3_0[8]">GTP:CLK_COR_SEQ_2_3_0[8]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1D" title="GTP:DRP1D[8]">GTP:DRP1D[8]</a></td></tr>
<tr><td>25</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7D" title="GTP:DRP7D[9]">GTP:DRP7D[9]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[9]">GTP:PMA_COM_CFG_EAST[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_3_1" title="GTP:CLK_COR_SEQ_2_3_1[9]">GTP:CLK_COR_SEQ_2_3_1[9]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5D" title="GTP:DRP5D[9]">GTP:DRP5D[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3D" title="GTP:DRP3D[9]">GTP:DRP3D[9]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[9]">GTP:PMA_COM_CFG_WEST[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_3_0" title="GTP:CLK_COR_SEQ_2_3_0[9]">GTP:CLK_COR_SEQ_2_3_0[9]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1D" title="GTP:DRP1D[9]">GTP:DRP1D[9]</a></td></tr>
<tr><td>26</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7D" title="GTP:DRP7D[10]">GTP:DRP7D[10]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[10]">GTP:PMA_COM_CFG_EAST[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP5D" title="GTP:DRP5D[10]">GTP:DRP5D[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3D" title="GTP:DRP3D[10]">GTP:DRP3D[10]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[10]">GTP:PMA_COM_CFG_WEST[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP1D" title="GTP:DRP1D[10]">GTP:DRP1D[10]</a></td></tr>
<tr><td>27</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7D" title="GTP:DRP7D[11]">GTP:DRP7D[11]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[11]">GTP:PMA_COM_CFG_EAST[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP5D" title="GTP:DRP5D[11]">GTP:DRP5D[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3D" title="GTP:DRP3D[11]">GTP:DRP3D[11]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[11]">GTP:PMA_COM_CFG_WEST[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP1D" title="GTP:DRP1D[11]">GTP:DRP1D[11]</a></td></tr>
<tr><td>28</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7D" title="GTP:DRP7D[12]">GTP:DRP7D[12]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[12]">GTP:PMA_COM_CFG_EAST[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP5D" title="GTP:DRP5D[12]">GTP:DRP5D[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3D" title="GTP:DRP3D[12]">GTP:DRP3D[12]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[12]">GTP:PMA_COM_CFG_WEST[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP1D" title="GTP:DRP1D[12]">GTP:DRP1D[12]</a></td></tr>
<tr><td>29</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7D" title="GTP:DRP7D[13]">GTP:DRP7D[13]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[13]">GTP:PMA_COM_CFG_EAST[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP5D" title="GTP:DRP5D[13]">GTP:DRP5D[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3D" title="GTP:DRP3D[13]">GTP:DRP3D[13]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[13]">GTP:PMA_COM_CFG_WEST[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP1D" title="GTP:DRP1D[13]">GTP:DRP1D[13]</a></td></tr>
<tr><td>30</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7D" title="GTP:DRP7D[14]">GTP:DRP7D[14]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[14]">GTP:PMA_COM_CFG_EAST[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP5D" title="GTP:DRP5D[14]">GTP:DRP5D[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3D" title="GTP:DRP3D[14]">GTP:DRP3D[14]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[14]">GTP:PMA_COM_CFG_WEST[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP1D" title="GTP:DRP1D[14]">GTP:DRP1D[14]</a></td></tr>
<tr><td>31</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7D" title="GTP:DRP7D[15]">GTP:DRP7D[15]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[15]">GTP:PMA_COM_CFG_EAST[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP5D" title="GTP:DRP5D[15]">GTP:DRP5D[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3D" title="GTP:DRP3D[15]">GTP:DRP3D[15]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[15]">GTP:PMA_COM_CFG_WEST[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP1D" title="GTP:DRP1D[15]">GTP:DRP1D[15]</a></td></tr>
<tr><td>32</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7E" title="GTP:DRP7E[0]">GTP:DRP7E[0]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[16]">GTP:PMA_COM_CFG_EAST[16]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_4_1" title="GTP:CLK_COR_SEQ_2_4_1[0]">GTP:CLK_COR_SEQ_2_4_1[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5E" title="GTP:DRP5E[0]">GTP:DRP5E[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3E" title="GTP:DRP3E[0]">GTP:DRP3E[0]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[16]">GTP:PMA_COM_CFG_WEST[16]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_4_0" title="GTP:CLK_COR_SEQ_2_4_0[0]">GTP:CLK_COR_SEQ_2_4_0[0]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1E" title="GTP:DRP1E[0]">GTP:DRP1E[0]</a></td></tr>
<tr><td>33</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7E" title="GTP:DRP7E[1]">GTP:DRP7E[1]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[17]">GTP:PMA_COM_CFG_EAST[17]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_4_1" title="GTP:CLK_COR_SEQ_2_4_1[1]">GTP:CLK_COR_SEQ_2_4_1[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5E" title="GTP:DRP5E[1]">GTP:DRP5E[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3E" title="GTP:DRP3E[1]">GTP:DRP3E[1]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[17]">GTP:PMA_COM_CFG_WEST[17]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_4_0" title="GTP:CLK_COR_SEQ_2_4_0[1]">GTP:CLK_COR_SEQ_2_4_0[1]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1E" title="GTP:DRP1E[1]">GTP:DRP1E[1]</a></td></tr>
<tr><td>34</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7E" title="GTP:DRP7E[2]">GTP:DRP7E[2]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[18]">GTP:PMA_COM_CFG_EAST[18]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_4_1" title="GTP:CLK_COR_SEQ_2_4_1[2]">GTP:CLK_COR_SEQ_2_4_1[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5E" title="GTP:DRP5E[2]">GTP:DRP5E[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3E" title="GTP:DRP3E[2]">GTP:DRP3E[2]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[18]">GTP:PMA_COM_CFG_WEST[18]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_4_0" title="GTP:CLK_COR_SEQ_2_4_0[2]">GTP:CLK_COR_SEQ_2_4_0[2]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1E" title="GTP:DRP1E[2]">GTP:DRP1E[2]</a></td></tr>
<tr><td>35</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7E" title="GTP:DRP7E[3]">GTP:DRP7E[3]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[19]">GTP:PMA_COM_CFG_EAST[19]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_4_1" title="GTP:CLK_COR_SEQ_2_4_1[3]">GTP:CLK_COR_SEQ_2_4_1[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5E" title="GTP:DRP5E[3]">GTP:DRP5E[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3E" title="GTP:DRP3E[3]">GTP:DRP3E[3]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[19]">GTP:PMA_COM_CFG_WEST[19]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_4_0" title="GTP:CLK_COR_SEQ_2_4_0[3]">GTP:CLK_COR_SEQ_2_4_0[3]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1E" title="GTP:DRP1E[3]">GTP:DRP1E[3]</a></td></tr>
<tr><td>36</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7E" title="GTP:DRP7E[4]">GTP:DRP7E[4]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[20]">GTP:PMA_COM_CFG_EAST[20]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_4_1" title="GTP:CLK_COR_SEQ_2_4_1[4]">GTP:CLK_COR_SEQ_2_4_1[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5E" title="GTP:DRP5E[4]">GTP:DRP5E[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3E" title="GTP:DRP3E[4]">GTP:DRP3E[4]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[20]">GTP:PMA_COM_CFG_WEST[20]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_4_0" title="GTP:CLK_COR_SEQ_2_4_0[4]">GTP:CLK_COR_SEQ_2_4_0[4]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1E" title="GTP:DRP1E[4]">GTP:DRP1E[4]</a></td></tr>
<tr><td>37</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7E" title="GTP:DRP7E[5]">GTP:DRP7E[5]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[21]">GTP:PMA_COM_CFG_EAST[21]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_4_1" title="GTP:CLK_COR_SEQ_2_4_1[5]">GTP:CLK_COR_SEQ_2_4_1[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5E" title="GTP:DRP5E[5]">GTP:DRP5E[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3E" title="GTP:DRP3E[5]">GTP:DRP3E[5]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[21]">GTP:PMA_COM_CFG_WEST[21]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_4_0" title="GTP:CLK_COR_SEQ_2_4_0[5]">GTP:CLK_COR_SEQ_2_4_0[5]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1E" title="GTP:DRP1E[5]">GTP:DRP1E[5]</a></td></tr>
<tr><td>38</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7E" title="GTP:DRP7E[6]">GTP:DRP7E[6]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[22]">GTP:PMA_COM_CFG_EAST[22]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_4_1" title="GTP:CLK_COR_SEQ_2_4_1[6]">GTP:CLK_COR_SEQ_2_4_1[6]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5E" title="GTP:DRP5E[6]">GTP:DRP5E[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3E" title="GTP:DRP3E[6]">GTP:DRP3E[6]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[22]">GTP:PMA_COM_CFG_WEST[22]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_4_0" title="GTP:CLK_COR_SEQ_2_4_0[6]">GTP:CLK_COR_SEQ_2_4_0[6]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1E" title="GTP:DRP1E[6]">GTP:DRP1E[6]</a></td></tr>
<tr><td>39</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7E" title="GTP:DRP7E[7]">GTP:DRP7E[7]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[23]">GTP:PMA_COM_CFG_EAST[23]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_4_1" title="GTP:CLK_COR_SEQ_2_4_1[7]">GTP:CLK_COR_SEQ_2_4_1[7]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5E" title="GTP:DRP5E[7]">GTP:DRP5E[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3E" title="GTP:DRP3E[7]">GTP:DRP3E[7]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[23]">GTP:PMA_COM_CFG_WEST[23]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_4_0" title="GTP:CLK_COR_SEQ_2_4_0[7]">GTP:CLK_COR_SEQ_2_4_0[7]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1E" title="GTP:DRP1E[7]">GTP:DRP1E[7]</a></td></tr>
<tr><td>40</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7E" title="GTP:DRP7E[8]">GTP:DRP7E[8]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[24]">GTP:PMA_COM_CFG_EAST[24]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_4_1" title="GTP:CLK_COR_SEQ_2_4_1[8]">GTP:CLK_COR_SEQ_2_4_1[8]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5E" title="GTP:DRP5E[8]">GTP:DRP5E[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3E" title="GTP:DRP3E[8]">GTP:DRP3E[8]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[24]">GTP:PMA_COM_CFG_WEST[24]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_4_0" title="GTP:CLK_COR_SEQ_2_4_0[8]">GTP:CLK_COR_SEQ_2_4_0[8]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1E" title="GTP:DRP1E[8]">GTP:DRP1E[8]</a></td></tr>
<tr><td>41</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7E" title="GTP:DRP7E[9]">GTP:DRP7E[9]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[25]">GTP:PMA_COM_CFG_EAST[25]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_4_1" title="GTP:CLK_COR_SEQ_2_4_1[9]">GTP:CLK_COR_SEQ_2_4_1[9]</a><br><a href="#bits-xc6s-GTP-GTP:DRP5E" title="GTP:DRP5E[9]">GTP:DRP5E[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3E" title="GTP:DRP3E[9]">GTP:DRP3E[9]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[25]">GTP:PMA_COM_CFG_WEST[25]</a></td><td><a href="#bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_4_0" title="GTP:CLK_COR_SEQ_2_4_0[9]">GTP:CLK_COR_SEQ_2_4_0[9]</a><br><a href="#bits-xc6s-GTP-GTP:DRP1E" title="GTP:DRP1E[9]">GTP:DRP1E[9]</a></td></tr>
<tr><td>42</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7E" title="GTP:DRP7E[10]">GTP:DRP7E[10]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[26]">GTP:PMA_COM_CFG_EAST[26]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP5E" title="GTP:DRP5E[10]">GTP:DRP5E[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3E" title="GTP:DRP3E[10]">GTP:DRP3E[10]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[26]">GTP:PMA_COM_CFG_WEST[26]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP1E" title="GTP:DRP1E[10]">GTP:DRP1E[10]</a></td></tr>
<tr><td>43</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7E" title="GTP:DRP7E[11]">GTP:DRP7E[11]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[27]">GTP:PMA_COM_CFG_EAST[27]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP5E" title="GTP:DRP5E[11]">GTP:DRP5E[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3E" title="GTP:DRP3E[11]">GTP:DRP3E[11]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[27]">GTP:PMA_COM_CFG_WEST[27]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP1E" title="GTP:DRP1E[11]">GTP:DRP1E[11]</a></td></tr>
<tr><td>44</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7E" title="GTP:DRP7E[12]">GTP:DRP7E[12]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[28]">GTP:PMA_COM_CFG_EAST[28]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP5E" title="GTP:DRP5E[12]">GTP:DRP5E[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3E" title="GTP:DRP3E[12]">GTP:DRP3E[12]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[28]">GTP:PMA_COM_CFG_WEST[28]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP1E" title="GTP:DRP1E[12]">GTP:DRP1E[12]</a></td></tr>
<tr><td>45</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7E" title="GTP:DRP7E[13]">GTP:DRP7E[13]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[29]">GTP:PMA_COM_CFG_EAST[29]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP5E" title="GTP:DRP5E[13]">GTP:DRP5E[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3E" title="GTP:DRP3E[13]">GTP:DRP3E[13]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[29]">GTP:PMA_COM_CFG_WEST[29]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP1E" title="GTP:DRP1E[13]">GTP:DRP1E[13]</a></td></tr>
<tr><td>46</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7E" title="GTP:DRP7E[14]">GTP:DRP7E[14]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[30]">GTP:PMA_COM_CFG_EAST[30]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP5E" title="GTP:DRP5E[14]">GTP:DRP5E[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3E" title="GTP:DRP3E[14]">GTP:DRP3E[14]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[30]">GTP:PMA_COM_CFG_WEST[30]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP1E" title="GTP:DRP1E[14]">GTP:DRP1E[14]</a></td></tr>
<tr><td>47</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7E" title="GTP:DRP7E[15]">GTP:DRP7E[15]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[31]">GTP:PMA_COM_CFG_EAST[31]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP5E" title="GTP:DRP5E[15]">GTP:DRP5E[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3E" title="GTP:DRP3E[15]">GTP:DRP3E[15]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[31]">GTP:PMA_COM_CFG_WEST[31]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP1E" title="GTP:DRP1E[15]">GTP:DRP1E[15]</a></td></tr>
<tr><td>48</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7F" title="GTP:DRP7F[0]">GTP:DRP7F[0]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[32]">GTP:PMA_COM_CFG_EAST[32]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP5F" title="GTP:DRP5F[0]">GTP:DRP5F[0]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_BURST_1" title="GTP:SATA_MAX_BURST_1[0]">GTP:SATA_MAX_BURST_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3F" title="GTP:DRP3F[0]">GTP:DRP3F[0]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[32]">GTP:PMA_COM_CFG_WEST[32]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP1F" title="GTP:DRP1F[0]">GTP:DRP1F[0]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_BURST_0" title="GTP:SATA_MAX_BURST_0[0]">GTP:SATA_MAX_BURST_0[0]</a></td></tr>
<tr><td>49</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7F" title="GTP:DRP7F[1]">GTP:DRP7F[1]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[33]">GTP:PMA_COM_CFG_EAST[33]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP5F" title="GTP:DRP5F[1]">GTP:DRP5F[1]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_BURST_1" title="GTP:SATA_MAX_BURST_1[1]">GTP:SATA_MAX_BURST_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3F" title="GTP:DRP3F[1]">GTP:DRP3F[1]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[33]">GTP:PMA_COM_CFG_WEST[33]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP1F" title="GTP:DRP1F[1]">GTP:DRP1F[1]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_BURST_0" title="GTP:SATA_MAX_BURST_0[1]">GTP:SATA_MAX_BURST_0[1]</a></td></tr>
<tr><td>50</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7F" title="GTP:DRP7F[2]">GTP:DRP7F[2]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[34]">GTP:PMA_COM_CFG_EAST[34]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP5F" title="GTP:DRP5F[2]">GTP:DRP5F[2]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_BURST_1" title="GTP:SATA_MAX_BURST_1[2]">GTP:SATA_MAX_BURST_1[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3F" title="GTP:DRP3F[2]">GTP:DRP3F[2]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[34]">GTP:PMA_COM_CFG_WEST[34]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP1F" title="GTP:DRP1F[2]">GTP:DRP1F[2]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_BURST_0" title="GTP:SATA_MAX_BURST_0[2]">GTP:SATA_MAX_BURST_0[2]</a></td></tr>
<tr><td>51</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7F" title="GTP:DRP7F[3]">GTP:DRP7F[3]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST" title="GTP:PMA_COM_CFG_EAST[35]">GTP:PMA_COM_CFG_EAST[35]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP5F" title="GTP:DRP5F[3]">GTP:DRP5F[3]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_BURST_1" title="GTP:SATA_MAX_BURST_1[3]">GTP:SATA_MAX_BURST_1[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3F" title="GTP:DRP3F[3]">GTP:DRP3F[3]</a><br><a href="#bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST" title="GTP:PMA_COM_CFG_WEST[35]">GTP:PMA_COM_CFG_WEST[35]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP1F" title="GTP:DRP1F[3]">GTP:DRP1F[3]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_BURST_0" title="GTP:SATA_MAX_BURST_0[3]">GTP:SATA_MAX_BURST_0[3]</a></td></tr>
<tr><td>52</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7F" title="GTP:DRP7F[4]">GTP:DRP7F[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP5F" title="GTP:DRP5F[4]">GTP:DRP5F[4]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_BURST_1" title="GTP:SATA_MAX_BURST_1[4]">GTP:SATA_MAX_BURST_1[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3F" title="GTP:DRP3F[4]">GTP:DRP3F[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP1F" title="GTP:DRP1F[4]">GTP:DRP1F[4]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_BURST_0" title="GTP:SATA_MAX_BURST_0[4]">GTP:SATA_MAX_BURST_0[4]</a></td></tr>
<tr><td>53</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7F" title="GTP:DRP7F[5]">GTP:DRP7F[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP5F" title="GTP:DRP5F[5]">GTP:DRP5F[5]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_BURST_1" title="GTP:SATA_MAX_BURST_1[5]">GTP:SATA_MAX_BURST_1[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3F" title="GTP:DRP3F[5]">GTP:DRP3F[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP1F" title="GTP:DRP1F[5]">GTP:DRP1F[5]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MAX_BURST_0" title="GTP:SATA_MAX_BURST_0[5]">GTP:SATA_MAX_BURST_0[5]</a></td></tr>
<tr><td>54</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7F" title="GTP:DRP7F[6]">GTP:DRP7F[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP5F" title="GTP:DRP5F[6]">GTP:DRP5F[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3F" title="GTP:DRP3F[6]">GTP:DRP3F[6]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP1F" title="GTP:DRP1F[6]">GTP:DRP1F[6]</a></td></tr>
<tr><td>55</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7F" title="GTP:DRP7F[7]">GTP:DRP7F[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP5F" title="GTP:DRP5F[7]">GTP:DRP5F[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3F" title="GTP:DRP3F[7]">GTP:DRP3F[7]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP1F" title="GTP:DRP1F[7]">GTP:DRP1F[7]</a></td></tr>
<tr><td>56</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7F" title="GTP:DRP7F[8]">GTP:DRP7F[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP5F" title="GTP:DRP5F[8]">GTP:DRP5F[8]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_BURST_1" title="GTP:SATA_MIN_BURST_1[0]">GTP:SATA_MIN_BURST_1[0]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3F" title="GTP:DRP3F[8]">GTP:DRP3F[8]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP1F" title="GTP:DRP1F[8]">GTP:DRP1F[8]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_BURST_0" title="GTP:SATA_MIN_BURST_0[0]">GTP:SATA_MIN_BURST_0[0]</a></td></tr>
<tr><td>57</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7F" title="GTP:DRP7F[9]">GTP:DRP7F[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP5F" title="GTP:DRP5F[9]">GTP:DRP5F[9]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_BURST_1" title="GTP:SATA_MIN_BURST_1[1]">GTP:SATA_MIN_BURST_1[1]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3F" title="GTP:DRP3F[9]">GTP:DRP3F[9]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP1F" title="GTP:DRP1F[9]">GTP:DRP1F[9]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_BURST_0" title="GTP:SATA_MIN_BURST_0[1]">GTP:SATA_MIN_BURST_0[1]</a></td></tr>
<tr><td>58</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7F" title="GTP:DRP7F[10]">GTP:DRP7F[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP5F" title="GTP:DRP5F[10]">GTP:DRP5F[10]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_BURST_1" title="GTP:SATA_MIN_BURST_1[2]">GTP:SATA_MIN_BURST_1[2]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3F" title="GTP:DRP3F[10]">GTP:DRP3F[10]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP1F" title="GTP:DRP1F[10]">GTP:DRP1F[10]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_BURST_0" title="GTP:SATA_MIN_BURST_0[2]">GTP:SATA_MIN_BURST_0[2]</a></td></tr>
<tr><td>59</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7F" title="GTP:DRP7F[11]">GTP:DRP7F[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP5F" title="GTP:DRP5F[11]">GTP:DRP5F[11]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_BURST_1" title="GTP:SATA_MIN_BURST_1[3]">GTP:SATA_MIN_BURST_1[3]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3F" title="GTP:DRP3F[11]">GTP:DRP3F[11]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP1F" title="GTP:DRP1F[11]">GTP:DRP1F[11]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_BURST_0" title="GTP:SATA_MIN_BURST_0[3]">GTP:SATA_MIN_BURST_0[3]</a></td></tr>
<tr><td>60</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7F" title="GTP:DRP7F[12]">GTP:DRP7F[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP5F" title="GTP:DRP5F[12]">GTP:DRP5F[12]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_BURST_1" title="GTP:SATA_MIN_BURST_1[4]">GTP:SATA_MIN_BURST_1[4]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3F" title="GTP:DRP3F[12]">GTP:DRP3F[12]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP1F" title="GTP:DRP1F[12]">GTP:DRP1F[12]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_BURST_0" title="GTP:SATA_MIN_BURST_0[4]">GTP:SATA_MIN_BURST_0[4]</a></td></tr>
<tr><td>61</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7F" title="GTP:DRP7F[13]">GTP:DRP7F[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP5F" title="GTP:DRP5F[13]">GTP:DRP5F[13]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_BURST_1" title="GTP:SATA_MIN_BURST_1[5]">GTP:SATA_MIN_BURST_1[5]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3F" title="GTP:DRP3F[13]">GTP:DRP3F[13]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP1F" title="GTP:DRP1F[13]">GTP:DRP1F[13]</a><br><a href="#bits-xc6s-GTP-GTP:SATA_MIN_BURST_0" title="GTP:SATA_MIN_BURST_0[5]">GTP:SATA_MIN_BURST_0[5]</a></td></tr>
<tr><td>62</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7F" title="GTP:DRP7F[14]">GTP:DRP7F[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP5F" title="GTP:DRP5F[14]">GTP:DRP5F[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3F" title="GTP:DRP3F[14]">GTP:DRP3F[14]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP1F" title="GTP:DRP1F[14]">GTP:DRP1F[14]</a></td></tr>
<tr><td>63</td>
<td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td>-</td><td><a href="#bits-xc6s-GTP-GTP:DRP7F" title="GTP:DRP7F[15]">GTP:DRP7F[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP5F" title="GTP:DRP5F[15]">GTP:DRP5F[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP3F" title="GTP:DRP3F[15]">GTP:DRP3F[15]</a></td><td><a href="#bits-xc6s-GTP-GTP:DRP1F" title="GTP:DRP1F[15]">GTP:DRP1F[15]</a></td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:CLK_COR_MAX_LAT_0"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_MAX_LAT_1"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_MIN_LAT_0"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_MIN_LAT_1"></div>
<div id="bits-xc6s-GTP-GTP:SATA_MAX_BURST_0"></div>
<div id="bits-xc6s-GTP-GTP:SATA_MAX_BURST_1"></div>
<div id="bits-xc6s-GTP-GTP:SATA_MAX_INIT_0"></div>
<div id="bits-xc6s-GTP-GTP:SATA_MAX_INIT_1"></div>
<div id="bits-xc6s-GTP-GTP:SATA_MAX_WAKE_0"></div>
<div id="bits-xc6s-GTP-GTP:SATA_MAX_WAKE_1"></div>
<div id="bits-xc6s-GTP-GTP:SATA_MIN_BURST_0"></div>
<div id="bits-xc6s-GTP-GTP:SATA_MIN_BURST_1"></div>
<div id="bits-xc6s-GTP-GTP:SATA_MIN_INIT_0"></div>
<div id="bits-xc6s-GTP-GTP:SATA_MIN_INIT_1"></div>
<div id="bits-xc6s-GTP-GTP:SATA_MIN_WAKE_0"></div>
<div id="bits-xc6s-GTP-GTP:SATA_MIN_WAKE_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:CLK_COR_MAX_LAT_0</th><th>[14, 25, 15]</th><th>[14, 25, 14]</th><th>[14, 25, 13]</th><th>[14, 25, 12]</th><th>[14, 25, 11]</th><th>[14, 25, 10]</th></tr>
<tr><th>GTP:CLK_COR_MAX_LAT_1</th><th>[14, 23, 15]</th><th>[14, 23, 14]</th><th>[14, 23, 13]</th><th>[14, 23, 12]</th><th>[14, 23, 11]</th><th>[14, 23, 10]</th></tr>
<tr><th>GTP:CLK_COR_MIN_LAT_0</th><th>[14, 25, 31]</th><th>[14, 25, 30]</th><th>[14, 25, 29]</th><th>[14, 25, 28]</th><th>[14, 25, 27]</th><th>[14, 25, 26]</th></tr>
<tr><th>GTP:CLK_COR_MIN_LAT_1</th><th>[14, 23, 31]</th><th>[14, 23, 30]</th><th>[14, 23, 29]</th><th>[14, 23, 28]</th><th>[14, 23, 27]</th><th>[14, 23, 26]</th></tr>
<tr><th>GTP:SATA_MAX_BURST_0</th><th>[15, 25, 53]</th><th>[15, 25, 52]</th><th>[15, 25, 51]</th><th>[15, 25, 50]</th><th>[15, 25, 49]</th><th>[15, 25, 48]</th></tr>
<tr><th>GTP:SATA_MAX_BURST_1</th><th>[15, 23, 53]</th><th>[15, 23, 52]</th><th>[15, 23, 51]</th><th>[15, 23, 50]</th><th>[15, 23, 49]</th><th>[15, 23, 48]</th></tr>
<tr><th>GTP:SATA_MAX_INIT_0</th><th>[8, 24, 5]</th><th>[8, 24, 4]</th><th>[8, 24, 3]</th><th>[8, 24, 2]</th><th>[8, 24, 1]</th><th>[8, 24, 0]</th></tr>
<tr><th>GTP:SATA_MAX_INIT_1</th><th>[8, 22, 5]</th><th>[8, 22, 4]</th><th>[8, 22, 3]</th><th>[8, 22, 2]</th><th>[8, 22, 1]</th><th>[8, 22, 0]</th></tr>
<tr><th>GTP:SATA_MAX_WAKE_0</th><th>[8, 24, 21]</th><th>[8, 24, 20]</th><th>[8, 24, 19]</th><th>[8, 24, 18]</th><th>[8, 24, 17]</th><th>[8, 24, 16]</th></tr>
<tr><th>GTP:SATA_MAX_WAKE_1</th><th>[8, 22, 21]</th><th>[8, 22, 20]</th><th>[8, 22, 19]</th><th>[8, 22, 18]</th><th>[8, 22, 17]</th><th>[8, 22, 16]</th></tr>
<tr><th>GTP:SATA_MIN_BURST_0</th><th>[15, 25, 61]</th><th>[15, 25, 60]</th><th>[15, 25, 59]</th><th>[15, 25, 58]</th><th>[15, 25, 57]</th><th>[15, 25, 56]</th></tr>
<tr><th>GTP:SATA_MIN_BURST_1</th><th>[15, 23, 61]</th><th>[15, 23, 60]</th><th>[15, 23, 59]</th><th>[15, 23, 58]</th><th>[15, 23, 57]</th><th>[15, 23, 56]</th></tr>
<tr><th>GTP:SATA_MIN_INIT_0</th><th>[8, 24, 13]</th><th>[8, 24, 12]</th><th>[8, 24, 11]</th><th>[8, 24, 10]</th><th>[8, 24, 9]</th><th>[8, 24, 8]</th></tr>
<tr><th>GTP:SATA_MIN_INIT_1</th><th>[8, 22, 13]</th><th>[8, 22, 12]</th><th>[8, 22, 11]</th><th>[8, 22, 10]</th><th>[8, 22, 9]</th><th>[8, 22, 8]</th></tr>
<tr><th>GTP:SATA_MIN_WAKE_0</th><th>[8, 24, 29]</th><th>[8, 24, 28]</th><th>[8, 24, 27]</th><th>[8, 24, 26]</th><th>[8, 24, 25]</th><th>[8, 24, 24]</th></tr>
<tr><th>GTP:SATA_MIN_WAKE_1</th><th>[8, 22, 29]</th><th>[8, 22, 28]</th><th>[8, 22, 27]</th><th>[8, 22, 26]</th><th>[8, 22, 25]</th><th>[8, 22, 24]</th></tr>
<tr><td>Non-inverted</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:DRP00"></div>
<div id="bits-xc6s-GTP-GTP:DRP01"></div>
<div id="bits-xc6s-GTP-GTP:DRP02"></div>
<div id="bits-xc6s-GTP-GTP:DRP03"></div>
<div id="bits-xc6s-GTP-GTP:DRP04"></div>
<div id="bits-xc6s-GTP-GTP:DRP05"></div>
<div id="bits-xc6s-GTP-GTP:DRP06"></div>
<div id="bits-xc6s-GTP-GTP:DRP07"></div>
<div id="bits-xc6s-GTP-GTP:DRP08"></div>
<div id="bits-xc6s-GTP-GTP:DRP09"></div>
<div id="bits-xc6s-GTP-GTP:DRP0A"></div>
<div id="bits-xc6s-GTP-GTP:DRP0B"></div>
<div id="bits-xc6s-GTP-GTP:DRP0C"></div>
<div id="bits-xc6s-GTP-GTP:DRP0D"></div>
<div id="bits-xc6s-GTP-GTP:DRP0E"></div>
<div id="bits-xc6s-GTP-GTP:DRP0F"></div>
<div id="bits-xc6s-GTP-GTP:DRP10"></div>
<div id="bits-xc6s-GTP-GTP:DRP11"></div>
<div id="bits-xc6s-GTP-GTP:DRP12"></div>
<div id="bits-xc6s-GTP-GTP:DRP13"></div>
<div id="bits-xc6s-GTP-GTP:DRP14"></div>
<div id="bits-xc6s-GTP-GTP:DRP15"></div>
<div id="bits-xc6s-GTP-GTP:DRP16"></div>
<div id="bits-xc6s-GTP-GTP:DRP17"></div>
<div id="bits-xc6s-GTP-GTP:DRP18"></div>
<div id="bits-xc6s-GTP-GTP:DRP19"></div>
<div id="bits-xc6s-GTP-GTP:DRP1A"></div>
<div id="bits-xc6s-GTP-GTP:DRP1B"></div>
<div id="bits-xc6s-GTP-GTP:DRP1C"></div>
<div id="bits-xc6s-GTP-GTP:DRP1D"></div>
<div id="bits-xc6s-GTP-GTP:DRP1E"></div>
<div id="bits-xc6s-GTP-GTP:DRP1F"></div>
<div id="bits-xc6s-GTP-GTP:DRP20"></div>
<div id="bits-xc6s-GTP-GTP:DRP21"></div>
<div id="bits-xc6s-GTP-GTP:DRP22"></div>
<div id="bits-xc6s-GTP-GTP:DRP23"></div>
<div id="bits-xc6s-GTP-GTP:DRP24"></div>
<div id="bits-xc6s-GTP-GTP:DRP25"></div>
<div id="bits-xc6s-GTP-GTP:DRP26"></div>
<div id="bits-xc6s-GTP-GTP:DRP27"></div>
<div id="bits-xc6s-GTP-GTP:DRP28"></div>
<div id="bits-xc6s-GTP-GTP:DRP29"></div>
<div id="bits-xc6s-GTP-GTP:DRP2A"></div>
<div id="bits-xc6s-GTP-GTP:DRP2B"></div>
<div id="bits-xc6s-GTP-GTP:DRP2C"></div>
<div id="bits-xc6s-GTP-GTP:DRP2D"></div>
<div id="bits-xc6s-GTP-GTP:DRP2E"></div>
<div id="bits-xc6s-GTP-GTP:DRP2F"></div>
<div id="bits-xc6s-GTP-GTP:DRP30"></div>
<div id="bits-xc6s-GTP-GTP:DRP31"></div>
<div id="bits-xc6s-GTP-GTP:DRP32"></div>
<div id="bits-xc6s-GTP-GTP:DRP33"></div>
<div id="bits-xc6s-GTP-GTP:DRP34"></div>
<div id="bits-xc6s-GTP-GTP:DRP35"></div>
<div id="bits-xc6s-GTP-GTP:DRP36"></div>
<div id="bits-xc6s-GTP-GTP:DRP37"></div>
<div id="bits-xc6s-GTP-GTP:DRP38"></div>
<div id="bits-xc6s-GTP-GTP:DRP39"></div>
<div id="bits-xc6s-GTP-GTP:DRP3A"></div>
<div id="bits-xc6s-GTP-GTP:DRP3B"></div>
<div id="bits-xc6s-GTP-GTP:DRP3C"></div>
<div id="bits-xc6s-GTP-GTP:DRP3D"></div>
<div id="bits-xc6s-GTP-GTP:DRP3E"></div>
<div id="bits-xc6s-GTP-GTP:DRP3F"></div>
<div id="bits-xc6s-GTP-GTP:DRP40"></div>
<div id="bits-xc6s-GTP-GTP:DRP41"></div>
<div id="bits-xc6s-GTP-GTP:DRP42"></div>
<div id="bits-xc6s-GTP-GTP:DRP43"></div>
<div id="bits-xc6s-GTP-GTP:DRP44"></div>
<div id="bits-xc6s-GTP-GTP:DRP45"></div>
<div id="bits-xc6s-GTP-GTP:DRP46"></div>
<div id="bits-xc6s-GTP-GTP:DRP47"></div>
<div id="bits-xc6s-GTP-GTP:DRP48"></div>
<div id="bits-xc6s-GTP-GTP:DRP49"></div>
<div id="bits-xc6s-GTP-GTP:DRP4A"></div>
<div id="bits-xc6s-GTP-GTP:DRP4B"></div>
<div id="bits-xc6s-GTP-GTP:DRP4C"></div>
<div id="bits-xc6s-GTP-GTP:DRP4D"></div>
<div id="bits-xc6s-GTP-GTP:DRP4E"></div>
<div id="bits-xc6s-GTP-GTP:DRP4F"></div>
<div id="bits-xc6s-GTP-GTP:DRP50"></div>
<div id="bits-xc6s-GTP-GTP:DRP51"></div>
<div id="bits-xc6s-GTP-GTP:DRP52"></div>
<div id="bits-xc6s-GTP-GTP:DRP53"></div>
<div id="bits-xc6s-GTP-GTP:DRP54"></div>
<div id="bits-xc6s-GTP-GTP:DRP55"></div>
<div id="bits-xc6s-GTP-GTP:DRP56"></div>
<div id="bits-xc6s-GTP-GTP:DRP57"></div>
<div id="bits-xc6s-GTP-GTP:DRP58"></div>
<div id="bits-xc6s-GTP-GTP:DRP59"></div>
<div id="bits-xc6s-GTP-GTP:DRP5A"></div>
<div id="bits-xc6s-GTP-GTP:DRP5B"></div>
<div id="bits-xc6s-GTP-GTP:DRP5C"></div>
<div id="bits-xc6s-GTP-GTP:DRP5D"></div>
<div id="bits-xc6s-GTP-GTP:DRP5E"></div>
<div id="bits-xc6s-GTP-GTP:DRP5F"></div>
<div id="bits-xc6s-GTP-GTP:DRP60"></div>
<div id="bits-xc6s-GTP-GTP:DRP61"></div>
<div id="bits-xc6s-GTP-GTP:DRP62"></div>
<div id="bits-xc6s-GTP-GTP:DRP63"></div>
<div id="bits-xc6s-GTP-GTP:DRP64"></div>
<div id="bits-xc6s-GTP-GTP:DRP65"></div>
<div id="bits-xc6s-GTP-GTP:DRP66"></div>
<div id="bits-xc6s-GTP-GTP:DRP67"></div>
<div id="bits-xc6s-GTP-GTP:DRP68"></div>
<div id="bits-xc6s-GTP-GTP:DRP69"></div>
<div id="bits-xc6s-GTP-GTP:DRP6A"></div>
<div id="bits-xc6s-GTP-GTP:DRP6B"></div>
<div id="bits-xc6s-GTP-GTP:DRP6C"></div>
<div id="bits-xc6s-GTP-GTP:DRP6D"></div>
<div id="bits-xc6s-GTP-GTP:DRP6E"></div>
<div id="bits-xc6s-GTP-GTP:DRP6F"></div>
<div id="bits-xc6s-GTP-GTP:DRP70"></div>
<div id="bits-xc6s-GTP-GTP:DRP71"></div>
<div id="bits-xc6s-GTP-GTP:DRP72"></div>
<div id="bits-xc6s-GTP-GTP:DRP73"></div>
<div id="bits-xc6s-GTP-GTP:DRP74"></div>
<div id="bits-xc6s-GTP-GTP:DRP75"></div>
<div id="bits-xc6s-GTP-GTP:DRP76"></div>
<div id="bits-xc6s-GTP-GTP:DRP77"></div>
<div id="bits-xc6s-GTP-GTP:DRP78"></div>
<div id="bits-xc6s-GTP-GTP:DRP79"></div>
<div id="bits-xc6s-GTP-GTP:DRP7A"></div>
<div id="bits-xc6s-GTP-GTP:DRP7B"></div>
<div id="bits-xc6s-GTP-GTP:DRP7C"></div>
<div id="bits-xc6s-GTP-GTP:DRP7D"></div>
<div id="bits-xc6s-GTP-GTP:DRP7E"></div>
<div id="bits-xc6s-GTP-GTP:DRP7F"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:DRP00</th><th>[8, 25, 15]</th><th>[8, 25, 14]</th><th>[8, 25, 13]</th><th>[8, 25, 12]</th><th>[8, 25, 11]</th><th>[8, 25, 10]</th><th>[8, 25, 9]</th><th>[8, 25, 8]</th><th>[8, 25, 7]</th><th>[8, 25, 6]</th><th>[8, 25, 5]</th><th>[8, 25, 4]</th><th>[8, 25, 3]</th><th>[8, 25, 2]</th><th>[8, 25, 1]</th><th>[8, 25, 0]</th></tr>
<tr><th>GTP:DRP01</th><th>[8, 25, 31]</th><th>[8, 25, 30]</th><th>[8, 25, 29]</th><th>[8, 25, 28]</th><th>[8, 25, 27]</th><th>[8, 25, 26]</th><th>[8, 25, 25]</th><th>[8, 25, 24]</th><th>[8, 25, 23]</th><th>[8, 25, 22]</th><th>[8, 25, 21]</th><th>[8, 25, 20]</th><th>[8, 25, 19]</th><th>[8, 25, 18]</th><th>[8, 25, 17]</th><th>[8, 25, 16]</th></tr>
<tr><th>GTP:DRP02</th><th>[8, 25, 47]</th><th>[8, 25, 46]</th><th>[8, 25, 45]</th><th>[8, 25, 44]</th><th>[8, 25, 43]</th><th>[8, 25, 42]</th><th>[8, 25, 41]</th><th>[8, 25, 40]</th><th>[8, 25, 39]</th><th>[8, 25, 38]</th><th>[8, 25, 37]</th><th>[8, 25, 36]</th><th>[8, 25, 35]</th><th>[8, 25, 34]</th><th>[8, 25, 33]</th><th>[8, 25, 32]</th></tr>
<tr><th>GTP:DRP03</th><th>[8, 25, 63]</th><th>[8, 25, 62]</th><th>[8, 25, 61]</th><th>[8, 25, 60]</th><th>[8, 25, 59]</th><th>[8, 25, 58]</th><th>[8, 25, 57]</th><th>[8, 25, 56]</th><th>[8, 25, 55]</th><th>[8, 25, 54]</th><th>[8, 25, 53]</th><th>[8, 25, 52]</th><th>[8, 25, 51]</th><th>[8, 25, 50]</th><th>[8, 25, 49]</th><th>[8, 25, 48]</th></tr>
<tr><th>GTP:DRP04</th><th>[9, 25, 15]</th><th>[9, 25, 14]</th><th>[9, 25, 13]</th><th>[9, 25, 12]</th><th>[9, 25, 11]</th><th>[9, 25, 10]</th><th>[9, 25, 9]</th><th>[9, 25, 8]</th><th>[9, 25, 7]</th><th>[9, 25, 6]</th><th>[9, 25, 5]</th><th>[9, 25, 4]</th><th>[9, 25, 3]</th><th>[9, 25, 2]</th><th>[9, 25, 1]</th><th>[9, 25, 0]</th></tr>
<tr><th>GTP:DRP05</th><th>[9, 25, 31]</th><th>[9, 25, 30]</th><th>[9, 25, 29]</th><th>[9, 25, 28]</th><th>[9, 25, 27]</th><th>[9, 25, 26]</th><th>[9, 25, 25]</th><th>[9, 25, 24]</th><th>[9, 25, 23]</th><th>[9, 25, 22]</th><th>[9, 25, 21]</th><th>[9, 25, 20]</th><th>[9, 25, 19]</th><th>[9, 25, 18]</th><th>[9, 25, 17]</th><th>[9, 25, 16]</th></tr>
<tr><th>GTP:DRP06</th><th>[9, 25, 47]</th><th>[9, 25, 46]</th><th>[9, 25, 45]</th><th>[9, 25, 44]</th><th>[9, 25, 43]</th><th>[9, 25, 42]</th><th>[9, 25, 41]</th><th>[9, 25, 40]</th><th>[9, 25, 39]</th><th>[9, 25, 38]</th><th>[9, 25, 37]</th><th>[9, 25, 36]</th><th>[9, 25, 35]</th><th>[9, 25, 34]</th><th>[9, 25, 33]</th><th>[9, 25, 32]</th></tr>
<tr><th>GTP:DRP07</th><th>[9, 25, 63]</th><th>[9, 25, 62]</th><th>[9, 25, 61]</th><th>[9, 25, 60]</th><th>[9, 25, 59]</th><th>[9, 25, 58]</th><th>[9, 25, 57]</th><th>[9, 25, 56]</th><th>[9, 25, 55]</th><th>[9, 25, 54]</th><th>[9, 25, 53]</th><th>[9, 25, 52]</th><th>[9, 25, 51]</th><th>[9, 25, 50]</th><th>[9, 25, 49]</th><th>[9, 25, 48]</th></tr>
<tr><th>GTP:DRP08</th><th>[10, 25, 15]</th><th>[10, 25, 14]</th><th>[10, 25, 13]</th><th>[10, 25, 12]</th><th>[10, 25, 11]</th><th>[10, 25, 10]</th><th>[10, 25, 9]</th><th>[10, 25, 8]</th><th>[10, 25, 7]</th><th>[10, 25, 6]</th><th>[10, 25, 5]</th><th>[10, 25, 4]</th><th>[10, 25, 3]</th><th>[10, 25, 2]</th><th>[10, 25, 1]</th><th>[10, 25, 0]</th></tr>
<tr><th>GTP:DRP09</th><th>[10, 25, 31]</th><th>[10, 25, 30]</th><th>[10, 25, 29]</th><th>[10, 25, 28]</th><th>[10, 25, 27]</th><th>[10, 25, 26]</th><th>[10, 25, 25]</th><th>[10, 25, 24]</th><th>[10, 25, 23]</th><th>[10, 25, 22]</th><th>[10, 25, 21]</th><th>[10, 25, 20]</th><th>[10, 25, 19]</th><th>[10, 25, 18]</th><th>[10, 25, 17]</th><th>[10, 25, 16]</th></tr>
<tr><th>GTP:DRP0A</th><th>[10, 25, 47]</th><th>[10, 25, 46]</th><th>[10, 25, 45]</th><th>[10, 25, 44]</th><th>[10, 25, 43]</th><th>[10, 25, 42]</th><th>[10, 25, 41]</th><th>[10, 25, 40]</th><th>[10, 25, 39]</th><th>[10, 25, 38]</th><th>[10, 25, 37]</th><th>[10, 25, 36]</th><th>[10, 25, 35]</th><th>[10, 25, 34]</th><th>[10, 25, 33]</th><th>[10, 25, 32]</th></tr>
<tr><th>GTP:DRP0B</th><th>[10, 25, 63]</th><th>[10, 25, 62]</th><th>[10, 25, 61]</th><th>[10, 25, 60]</th><th>[10, 25, 59]</th><th>[10, 25, 58]</th><th>[10, 25, 57]</th><th>[10, 25, 56]</th><th>[10, 25, 55]</th><th>[10, 25, 54]</th><th>[10, 25, 53]</th><th>[10, 25, 52]</th><th>[10, 25, 51]</th><th>[10, 25, 50]</th><th>[10, 25, 49]</th><th>[10, 25, 48]</th></tr>
<tr><th>GTP:DRP0C</th><th>[11, 25, 15]</th><th>[11, 25, 14]</th><th>[11, 25, 13]</th><th>[11, 25, 12]</th><th>[11, 25, 11]</th><th>[11, 25, 10]</th><th>[11, 25, 9]</th><th>[11, 25, 8]</th><th>[11, 25, 7]</th><th>[11, 25, 6]</th><th>[11, 25, 5]</th><th>[11, 25, 4]</th><th>[11, 25, 3]</th><th>[11, 25, 2]</th><th>[11, 25, 1]</th><th>[11, 25, 0]</th></tr>
<tr><th>GTP:DRP0D</th><th>[11, 25, 31]</th><th>[11, 25, 30]</th><th>[11, 25, 29]</th><th>[11, 25, 28]</th><th>[11, 25, 27]</th><th>[11, 25, 26]</th><th>[11, 25, 25]</th><th>[11, 25, 24]</th><th>[11, 25, 23]</th><th>[11, 25, 22]</th><th>[11, 25, 21]</th><th>[11, 25, 20]</th><th>[11, 25, 19]</th><th>[11, 25, 18]</th><th>[11, 25, 17]</th><th>[11, 25, 16]</th></tr>
<tr><th>GTP:DRP0E</th><th>[11, 25, 47]</th><th>[11, 25, 46]</th><th>[11, 25, 45]</th><th>[11, 25, 44]</th><th>[11, 25, 43]</th><th>[11, 25, 42]</th><th>[11, 25, 41]</th><th>[11, 25, 40]</th><th>[11, 25, 39]</th><th>[11, 25, 38]</th><th>[11, 25, 37]</th><th>[11, 25, 36]</th><th>[11, 25, 35]</th><th>[11, 25, 34]</th><th>[11, 25, 33]</th><th>[11, 25, 32]</th></tr>
<tr><th>GTP:DRP0F</th><th>[11, 25, 63]</th><th>[11, 25, 62]</th><th>[11, 25, 61]</th><th>[11, 25, 60]</th><th>[11, 25, 59]</th><th>[11, 25, 58]</th><th>[11, 25, 57]</th><th>[11, 25, 56]</th><th>[11, 25, 55]</th><th>[11, 25, 54]</th><th>[11, 25, 53]</th><th>[11, 25, 52]</th><th>[11, 25, 51]</th><th>[11, 25, 50]</th><th>[11, 25, 49]</th><th>[11, 25, 48]</th></tr>
<tr><th>GTP:DRP10</th><th>[12, 25, 15]</th><th>[12, 25, 14]</th><th>[12, 25, 13]</th><th>[12, 25, 12]</th><th>[12, 25, 11]</th><th>[12, 25, 10]</th><th>[12, 25, 9]</th><th>[12, 25, 8]</th><th>[12, 25, 7]</th><th>[12, 25, 6]</th><th>[12, 25, 5]</th><th>[12, 25, 4]</th><th>[12, 25, 3]</th><th>[12, 25, 2]</th><th>[12, 25, 1]</th><th>[12, 25, 0]</th></tr>
<tr><th>GTP:DRP11</th><th>[12, 25, 31]</th><th>[12, 25, 30]</th><th>[12, 25, 29]</th><th>[12, 25, 28]</th><th>[12, 25, 27]</th><th>[12, 25, 26]</th><th>[12, 25, 25]</th><th>[12, 25, 24]</th><th>[12, 25, 23]</th><th>[12, 25, 22]</th><th>[12, 25, 21]</th><th>[12, 25, 20]</th><th>[12, 25, 19]</th><th>[12, 25, 18]</th><th>[12, 25, 17]</th><th>[12, 25, 16]</th></tr>
<tr><th>GTP:DRP12</th><th>[12, 25, 47]</th><th>[12, 25, 46]</th><th>[12, 25, 45]</th><th>[12, 25, 44]</th><th>[12, 25, 43]</th><th>[12, 25, 42]</th><th>[12, 25, 41]</th><th>[12, 25, 40]</th><th>[12, 25, 39]</th><th>[12, 25, 38]</th><th>[12, 25, 37]</th><th>[12, 25, 36]</th><th>[12, 25, 35]</th><th>[12, 25, 34]</th><th>[12, 25, 33]</th><th>[12, 25, 32]</th></tr>
<tr><th>GTP:DRP13</th><th>[12, 25, 63]</th><th>[12, 25, 62]</th><th>[12, 25, 61]</th><th>[12, 25, 60]</th><th>[12, 25, 59]</th><th>[12, 25, 58]</th><th>[12, 25, 57]</th><th>[12, 25, 56]</th><th>[12, 25, 55]</th><th>[12, 25, 54]</th><th>[12, 25, 53]</th><th>[12, 25, 52]</th><th>[12, 25, 51]</th><th>[12, 25, 50]</th><th>[12, 25, 49]</th><th>[12, 25, 48]</th></tr>
<tr><th>GTP:DRP14</th><th>[13, 25, 15]</th><th>[13, 25, 14]</th><th>[13, 25, 13]</th><th>[13, 25, 12]</th><th>[13, 25, 11]</th><th>[13, 25, 10]</th><th>[13, 25, 9]</th><th>[13, 25, 8]</th><th>[13, 25, 7]</th><th>[13, 25, 6]</th><th>[13, 25, 5]</th><th>[13, 25, 4]</th><th>[13, 25, 3]</th><th>[13, 25, 2]</th><th>[13, 25, 1]</th><th>[13, 25, 0]</th></tr>
<tr><th>GTP:DRP15</th><th>[13, 25, 31]</th><th>[13, 25, 30]</th><th>[13, 25, 29]</th><th>[13, 25, 28]</th><th>[13, 25, 27]</th><th>[13, 25, 26]</th><th>[13, 25, 25]</th><th>[13, 25, 24]</th><th>[13, 25, 23]</th><th>[13, 25, 22]</th><th>[13, 25, 21]</th><th>[13, 25, 20]</th><th>[13, 25, 19]</th><th>[13, 25, 18]</th><th>[13, 25, 17]</th><th>[13, 25, 16]</th></tr>
<tr><th>GTP:DRP16</th><th>[13, 25, 47]</th><th>[13, 25, 46]</th><th>[13, 25, 45]</th><th>[13, 25, 44]</th><th>[13, 25, 43]</th><th>[13, 25, 42]</th><th>[13, 25, 41]</th><th>[13, 25, 40]</th><th>[13, 25, 39]</th><th>[13, 25, 38]</th><th>[13, 25, 37]</th><th>[13, 25, 36]</th><th>[13, 25, 35]</th><th>[13, 25, 34]</th><th>[13, 25, 33]</th><th>[13, 25, 32]</th></tr>
<tr><th>GTP:DRP17</th><th>[13, 25, 63]</th><th>[13, 25, 62]</th><th>[13, 25, 61]</th><th>[13, 25, 60]</th><th>[13, 25, 59]</th><th>[13, 25, 58]</th><th>[13, 25, 57]</th><th>[13, 25, 56]</th><th>[13, 25, 55]</th><th>[13, 25, 54]</th><th>[13, 25, 53]</th><th>[13, 25, 52]</th><th>[13, 25, 51]</th><th>[13, 25, 50]</th><th>[13, 25, 49]</th><th>[13, 25, 48]</th></tr>
<tr><th>GTP:DRP18</th><th>[14, 25, 15]</th><th>[14, 25, 14]</th><th>[14, 25, 13]</th><th>[14, 25, 12]</th><th>[14, 25, 11]</th><th>[14, 25, 10]</th><th>[14, 25, 9]</th><th>[14, 25, 8]</th><th>[14, 25, 7]</th><th>[14, 25, 6]</th><th>[14, 25, 5]</th><th>[14, 25, 4]</th><th>[14, 25, 3]</th><th>[14, 25, 2]</th><th>[14, 25, 1]</th><th>[14, 25, 0]</th></tr>
<tr><th>GTP:DRP19</th><th>[14, 25, 31]</th><th>[14, 25, 30]</th><th>[14, 25, 29]</th><th>[14, 25, 28]</th><th>[14, 25, 27]</th><th>[14, 25, 26]</th><th>[14, 25, 25]</th><th>[14, 25, 24]</th><th>[14, 25, 23]</th><th>[14, 25, 22]</th><th>[14, 25, 21]</th><th>[14, 25, 20]</th><th>[14, 25, 19]</th><th>[14, 25, 18]</th><th>[14, 25, 17]</th><th>[14, 25, 16]</th></tr>
<tr><th>GTP:DRP1A</th><th>[14, 25, 47]</th><th>[14, 25, 46]</th><th>[14, 25, 45]</th><th>[14, 25, 44]</th><th>[14, 25, 43]</th><th>[14, 25, 42]</th><th>[14, 25, 41]</th><th>[14, 25, 40]</th><th>[14, 25, 39]</th><th>[14, 25, 38]</th><th>[14, 25, 37]</th><th>[14, 25, 36]</th><th>[14, 25, 35]</th><th>[14, 25, 34]</th><th>[14, 25, 33]</th><th>[14, 25, 32]</th></tr>
<tr><th>GTP:DRP1B</th><th>[14, 25, 63]</th><th>[14, 25, 62]</th><th>[14, 25, 61]</th><th>[14, 25, 60]</th><th>[14, 25, 59]</th><th>[14, 25, 58]</th><th>[14, 25, 57]</th><th>[14, 25, 56]</th><th>[14, 25, 55]</th><th>[14, 25, 54]</th><th>[14, 25, 53]</th><th>[14, 25, 52]</th><th>[14, 25, 51]</th><th>[14, 25, 50]</th><th>[14, 25, 49]</th><th>[14, 25, 48]</th></tr>
<tr><th>GTP:DRP1C</th><th>[15, 25, 15]</th><th>[15, 25, 14]</th><th>[15, 25, 13]</th><th>[15, 25, 12]</th><th>[15, 25, 11]</th><th>[15, 25, 10]</th><th>[15, 25, 9]</th><th>[15, 25, 8]</th><th>[15, 25, 7]</th><th>[15, 25, 6]</th><th>[15, 25, 5]</th><th>[15, 25, 4]</th><th>[15, 25, 3]</th><th>[15, 25, 2]</th><th>[15, 25, 1]</th><th>[15, 25, 0]</th></tr>
<tr><th>GTP:DRP1D</th><th>[15, 25, 31]</th><th>[15, 25, 30]</th><th>[15, 25, 29]</th><th>[15, 25, 28]</th><th>[15, 25, 27]</th><th>[15, 25, 26]</th><th>[15, 25, 25]</th><th>[15, 25, 24]</th><th>[15, 25, 23]</th><th>[15, 25, 22]</th><th>[15, 25, 21]</th><th>[15, 25, 20]</th><th>[15, 25, 19]</th><th>[15, 25, 18]</th><th>[15, 25, 17]</th><th>[15, 25, 16]</th></tr>
<tr><th>GTP:DRP1E</th><th>[15, 25, 47]</th><th>[15, 25, 46]</th><th>[15, 25, 45]</th><th>[15, 25, 44]</th><th>[15, 25, 43]</th><th>[15, 25, 42]</th><th>[15, 25, 41]</th><th>[15, 25, 40]</th><th>[15, 25, 39]</th><th>[15, 25, 38]</th><th>[15, 25, 37]</th><th>[15, 25, 36]</th><th>[15, 25, 35]</th><th>[15, 25, 34]</th><th>[15, 25, 33]</th><th>[15, 25, 32]</th></tr>
<tr><th>GTP:DRP1F</th><th>[15, 25, 63]</th><th>[15, 25, 62]</th><th>[15, 25, 61]</th><th>[15, 25, 60]</th><th>[15, 25, 59]</th><th>[15, 25, 58]</th><th>[15, 25, 57]</th><th>[15, 25, 56]</th><th>[15, 25, 55]</th><th>[15, 25, 54]</th><th>[15, 25, 53]</th><th>[15, 25, 52]</th><th>[15, 25, 51]</th><th>[15, 25, 50]</th><th>[15, 25, 49]</th><th>[15, 25, 48]</th></tr>
<tr><th>GTP:DRP20</th><th>[8, 24, 15]</th><th>[8, 24, 14]</th><th>[8, 24, 13]</th><th>[8, 24, 12]</th><th>[8, 24, 11]</th><th>[8, 24, 10]</th><th>[8, 24, 9]</th><th>[8, 24, 8]</th><th>[8, 24, 7]</th><th>[8, 24, 6]</th><th>[8, 24, 5]</th><th>[8, 24, 4]</th><th>[8, 24, 3]</th><th>[8, 24, 2]</th><th>[8, 24, 1]</th><th>[8, 24, 0]</th></tr>
<tr><th>GTP:DRP21</th><th>[8, 24, 31]</th><th>[8, 24, 30]</th><th>[8, 24, 29]</th><th>[8, 24, 28]</th><th>[8, 24, 27]</th><th>[8, 24, 26]</th><th>[8, 24, 25]</th><th>[8, 24, 24]</th><th>[8, 24, 23]</th><th>[8, 24, 22]</th><th>[8, 24, 21]</th><th>[8, 24, 20]</th><th>[8, 24, 19]</th><th>[8, 24, 18]</th><th>[8, 24, 17]</th><th>[8, 24, 16]</th></tr>
<tr><th>GTP:DRP22</th><th>[8, 24, 47]</th><th>[8, 24, 46]</th><th>[8, 24, 45]</th><th>[8, 24, 44]</th><th>[8, 24, 43]</th><th>[8, 24, 42]</th><th>[8, 24, 41]</th><th>[8, 24, 40]</th><th>[8, 24, 39]</th><th>[8, 24, 38]</th><th>[8, 24, 37]</th><th>[8, 24, 36]</th><th>[8, 24, 35]</th><th>[8, 24, 34]</th><th>[8, 24, 33]</th><th>[8, 24, 32]</th></tr>
<tr><th>GTP:DRP23</th><th>[8, 24, 63]</th><th>[8, 24, 62]</th><th>[8, 24, 61]</th><th>[8, 24, 60]</th><th>[8, 24, 59]</th><th>[8, 24, 58]</th><th>[8, 24, 57]</th><th>[8, 24, 56]</th><th>[8, 24, 55]</th><th>[8, 24, 54]</th><th>[8, 24, 53]</th><th>[8, 24, 52]</th><th>[8, 24, 51]</th><th>[8, 24, 50]</th><th>[8, 24, 49]</th><th>[8, 24, 48]</th></tr>
<tr><th>GTP:DRP24</th><th>[9, 24, 15]</th><th>[9, 24, 14]</th><th>[9, 24, 13]</th><th>[9, 24, 12]</th><th>[9, 24, 11]</th><th>[9, 24, 10]</th><th>[9, 24, 9]</th><th>[9, 24, 8]</th><th>[9, 24, 7]</th><th>[9, 24, 6]</th><th>[9, 24, 5]</th><th>[9, 24, 4]</th><th>[9, 24, 3]</th><th>[9, 24, 2]</th><th>[9, 24, 1]</th><th>[9, 24, 0]</th></tr>
<tr><th>GTP:DRP25</th><th>[9, 24, 31]</th><th>[9, 24, 30]</th><th>[9, 24, 29]</th><th>[9, 24, 28]</th><th>[9, 24, 27]</th><th>[9, 24, 26]</th><th>[9, 24, 25]</th><th>[9, 24, 24]</th><th>[9, 24, 23]</th><th>[9, 24, 22]</th><th>[9, 24, 21]</th><th>[9, 24, 20]</th><th>[9, 24, 19]</th><th>[9, 24, 18]</th><th>[9, 24, 17]</th><th>[9, 24, 16]</th></tr>
<tr><th>GTP:DRP26</th><th>[9, 24, 47]</th><th>[9, 24, 46]</th><th>[9, 24, 45]</th><th>[9, 24, 44]</th><th>[9, 24, 43]</th><th>[9, 24, 42]</th><th>[9, 24, 41]</th><th>[9, 24, 40]</th><th>[9, 24, 39]</th><th>[9, 24, 38]</th><th>[9, 24, 37]</th><th>[9, 24, 36]</th><th>[9, 24, 35]</th><th>[9, 24, 34]</th><th>[9, 24, 33]</th><th>[9, 24, 32]</th></tr>
<tr><th>GTP:DRP27</th><th>[9, 24, 63]</th><th>[9, 24, 62]</th><th>[9, 24, 61]</th><th>[9, 24, 60]</th><th>[9, 24, 59]</th><th>[9, 24, 58]</th><th>[9, 24, 57]</th><th>[9, 24, 56]</th><th>[9, 24, 55]</th><th>[9, 24, 54]</th><th>[9, 24, 53]</th><th>[9, 24, 52]</th><th>[9, 24, 51]</th><th>[9, 24, 50]</th><th>[9, 24, 49]</th><th>[9, 24, 48]</th></tr>
<tr><th>GTP:DRP28</th><th>[10, 24, 15]</th><th>[10, 24, 14]</th><th>[10, 24, 13]</th><th>[10, 24, 12]</th><th>[10, 24, 11]</th><th>[10, 24, 10]</th><th>[10, 24, 9]</th><th>[10, 24, 8]</th><th>[10, 24, 7]</th><th>[10, 24, 6]</th><th>[10, 24, 5]</th><th>[10, 24, 4]</th><th>[10, 24, 3]</th><th>[10, 24, 2]</th><th>[10, 24, 1]</th><th>[10, 24, 0]</th></tr>
<tr><th>GTP:DRP29</th><th>[10, 24, 31]</th><th>[10, 24, 30]</th><th>[10, 24, 29]</th><th>[10, 24, 28]</th><th>[10, 24, 27]</th><th>[10, 24, 26]</th><th>[10, 24, 25]</th><th>[10, 24, 24]</th><th>[10, 24, 23]</th><th>[10, 24, 22]</th><th>[10, 24, 21]</th><th>[10, 24, 20]</th><th>[10, 24, 19]</th><th>[10, 24, 18]</th><th>[10, 24, 17]</th><th>[10, 24, 16]</th></tr>
<tr><th>GTP:DRP2A</th><th>[10, 24, 47]</th><th>[10, 24, 46]</th><th>[10, 24, 45]</th><th>[10, 24, 44]</th><th>[10, 24, 43]</th><th>[10, 24, 42]</th><th>[10, 24, 41]</th><th>[10, 24, 40]</th><th>[10, 24, 39]</th><th>[10, 24, 38]</th><th>[10, 24, 37]</th><th>[10, 24, 36]</th><th>[10, 24, 35]</th><th>[10, 24, 34]</th><th>[10, 24, 33]</th><th>[10, 24, 32]</th></tr>
<tr><th>GTP:DRP2B</th><th>[10, 24, 63]</th><th>[10, 24, 62]</th><th>[10, 24, 61]</th><th>[10, 24, 60]</th><th>[10, 24, 59]</th><th>[10, 24, 58]</th><th>[10, 24, 57]</th><th>[10, 24, 56]</th><th>[10, 24, 55]</th><th>[10, 24, 54]</th><th>[10, 24, 53]</th><th>[10, 24, 52]</th><th>[10, 24, 51]</th><th>[10, 24, 50]</th><th>[10, 24, 49]</th><th>[10, 24, 48]</th></tr>
<tr><th>GTP:DRP2C</th><th>[11, 24, 15]</th><th>[11, 24, 14]</th><th>[11, 24, 13]</th><th>[11, 24, 12]</th><th>[11, 24, 11]</th><th>[11, 24, 10]</th><th>[11, 24, 9]</th><th>[11, 24, 8]</th><th>[11, 24, 7]</th><th>[11, 24, 6]</th><th>[11, 24, 5]</th><th>[11, 24, 4]</th><th>[11, 24, 3]</th><th>[11, 24, 2]</th><th>[11, 24, 1]</th><th>[11, 24, 0]</th></tr>
<tr><th>GTP:DRP2D</th><th>[11, 24, 31]</th><th>[11, 24, 30]</th><th>[11, 24, 29]</th><th>[11, 24, 28]</th><th>[11, 24, 27]</th><th>[11, 24, 26]</th><th>[11, 24, 25]</th><th>[11, 24, 24]</th><th>[11, 24, 23]</th><th>[11, 24, 22]</th><th>[11, 24, 21]</th><th>[11, 24, 20]</th><th>[11, 24, 19]</th><th>[11, 24, 18]</th><th>[11, 24, 17]</th><th>[11, 24, 16]</th></tr>
<tr><th>GTP:DRP2E</th><th>[11, 24, 47]</th><th>[11, 24, 46]</th><th>[11, 24, 45]</th><th>[11, 24, 44]</th><th>[11, 24, 43]</th><th>[11, 24, 42]</th><th>[11, 24, 41]</th><th>[11, 24, 40]</th><th>[11, 24, 39]</th><th>[11, 24, 38]</th><th>[11, 24, 37]</th><th>[11, 24, 36]</th><th>[11, 24, 35]</th><th>[11, 24, 34]</th><th>[11, 24, 33]</th><th>[11, 24, 32]</th></tr>
<tr><th>GTP:DRP2F</th><th>[11, 24, 63]</th><th>[11, 24, 62]</th><th>[11, 24, 61]</th><th>[11, 24, 60]</th><th>[11, 24, 59]</th><th>[11, 24, 58]</th><th>[11, 24, 57]</th><th>[11, 24, 56]</th><th>[11, 24, 55]</th><th>[11, 24, 54]</th><th>[11, 24, 53]</th><th>[11, 24, 52]</th><th>[11, 24, 51]</th><th>[11, 24, 50]</th><th>[11, 24, 49]</th><th>[11, 24, 48]</th></tr>
<tr><th>GTP:DRP30</th><th>[12, 24, 15]</th><th>[12, 24, 14]</th><th>[12, 24, 13]</th><th>[12, 24, 12]</th><th>[12, 24, 11]</th><th>[12, 24, 10]</th><th>[12, 24, 9]</th><th>[12, 24, 8]</th><th>[12, 24, 7]</th><th>[12, 24, 6]</th><th>[12, 24, 5]</th><th>[12, 24, 4]</th><th>[12, 24, 3]</th><th>[12, 24, 2]</th><th>[12, 24, 1]</th><th>[12, 24, 0]</th></tr>
<tr><th>GTP:DRP31</th><th>[12, 24, 31]</th><th>[12, 24, 30]</th><th>[12, 24, 29]</th><th>[12, 24, 28]</th><th>[12, 24, 27]</th><th>[12, 24, 26]</th><th>[12, 24, 25]</th><th>[12, 24, 24]</th><th>[12, 24, 23]</th><th>[12, 24, 22]</th><th>[12, 24, 21]</th><th>[12, 24, 20]</th><th>[12, 24, 19]</th><th>[12, 24, 18]</th><th>[12, 24, 17]</th><th>[12, 24, 16]</th></tr>
<tr><th>GTP:DRP32</th><th>[12, 24, 47]</th><th>[12, 24, 46]</th><th>[12, 24, 45]</th><th>[12, 24, 44]</th><th>[12, 24, 43]</th><th>[12, 24, 42]</th><th>[12, 24, 41]</th><th>[12, 24, 40]</th><th>[12, 24, 39]</th><th>[12, 24, 38]</th><th>[12, 24, 37]</th><th>[12, 24, 36]</th><th>[12, 24, 35]</th><th>[12, 24, 34]</th><th>[12, 24, 33]</th><th>[12, 24, 32]</th></tr>
<tr><th>GTP:DRP33</th><th>[12, 24, 63]</th><th>[12, 24, 62]</th><th>[12, 24, 61]</th><th>[12, 24, 60]</th><th>[12, 24, 59]</th><th>[12, 24, 58]</th><th>[12, 24, 57]</th><th>[12, 24, 56]</th><th>[12, 24, 55]</th><th>[12, 24, 54]</th><th>[12, 24, 53]</th><th>[12, 24, 52]</th><th>[12, 24, 51]</th><th>[12, 24, 50]</th><th>[12, 24, 49]</th><th>[12, 24, 48]</th></tr>
<tr><th>GTP:DRP34</th><th>[13, 24, 15]</th><th>[13, 24, 14]</th><th>[13, 24, 13]</th><th>[13, 24, 12]</th><th>[13, 24, 11]</th><th>[13, 24, 10]</th><th>[13, 24, 9]</th><th>[13, 24, 8]</th><th>[13, 24, 7]</th><th>[13, 24, 6]</th><th>[13, 24, 5]</th><th>[13, 24, 4]</th><th>[13, 24, 3]</th><th>[13, 24, 2]</th><th>[13, 24, 1]</th><th>[13, 24, 0]</th></tr>
<tr><th>GTP:DRP35</th><th>[13, 24, 31]</th><th>[13, 24, 30]</th><th>[13, 24, 29]</th><th>[13, 24, 28]</th><th>[13, 24, 27]</th><th>[13, 24, 26]</th><th>[13, 24, 25]</th><th>[13, 24, 24]</th><th>[13, 24, 23]</th><th>[13, 24, 22]</th><th>[13, 24, 21]</th><th>[13, 24, 20]</th><th>[13, 24, 19]</th><th>[13, 24, 18]</th><th>[13, 24, 17]</th><th>[13, 24, 16]</th></tr>
<tr><th>GTP:DRP36</th><th>[13, 24, 47]</th><th>[13, 24, 46]</th><th>[13, 24, 45]</th><th>[13, 24, 44]</th><th>[13, 24, 43]</th><th>[13, 24, 42]</th><th>[13, 24, 41]</th><th>[13, 24, 40]</th><th>[13, 24, 39]</th><th>[13, 24, 38]</th><th>[13, 24, 37]</th><th>[13, 24, 36]</th><th>[13, 24, 35]</th><th>[13, 24, 34]</th><th>[13, 24, 33]</th><th>[13, 24, 32]</th></tr>
<tr><th>GTP:DRP37</th><th>[13, 24, 63]</th><th>[13, 24, 62]</th><th>[13, 24, 61]</th><th>[13, 24, 60]</th><th>[13, 24, 59]</th><th>[13, 24, 58]</th><th>[13, 24, 57]</th><th>[13, 24, 56]</th><th>[13, 24, 55]</th><th>[13, 24, 54]</th><th>[13, 24, 53]</th><th>[13, 24, 52]</th><th>[13, 24, 51]</th><th>[13, 24, 50]</th><th>[13, 24, 49]</th><th>[13, 24, 48]</th></tr>
<tr><th>GTP:DRP38</th><th>[14, 24, 15]</th><th>[14, 24, 14]</th><th>[14, 24, 13]</th><th>[14, 24, 12]</th><th>[14, 24, 11]</th><th>[14, 24, 10]</th><th>[14, 24, 9]</th><th>[14, 24, 8]</th><th>[14, 24, 7]</th><th>[14, 24, 6]</th><th>[14, 24, 5]</th><th>[14, 24, 4]</th><th>[14, 24, 3]</th><th>[14, 24, 2]</th><th>[14, 24, 1]</th><th>[14, 24, 0]</th></tr>
<tr><th>GTP:DRP39</th><th>[14, 24, 31]</th><th>[14, 24, 30]</th><th>[14, 24, 29]</th><th>[14, 24, 28]</th><th>[14, 24, 27]</th><th>[14, 24, 26]</th><th>[14, 24, 25]</th><th>[14, 24, 24]</th><th>[14, 24, 23]</th><th>[14, 24, 22]</th><th>[14, 24, 21]</th><th>[14, 24, 20]</th><th>[14, 24, 19]</th><th>[14, 24, 18]</th><th>[14, 24, 17]</th><th>[14, 24, 16]</th></tr>
<tr><th>GTP:DRP3A</th><th>[14, 24, 47]</th><th>[14, 24, 46]</th><th>[14, 24, 45]</th><th>[14, 24, 44]</th><th>[14, 24, 43]</th><th>[14, 24, 42]</th><th>[14, 24, 41]</th><th>[14, 24, 40]</th><th>[14, 24, 39]</th><th>[14, 24, 38]</th><th>[14, 24, 37]</th><th>[14, 24, 36]</th><th>[14, 24, 35]</th><th>[14, 24, 34]</th><th>[14, 24, 33]</th><th>[14, 24, 32]</th></tr>
<tr><th>GTP:DRP3B</th><th>[14, 24, 63]</th><th>[14, 24, 62]</th><th>[14, 24, 61]</th><th>[14, 24, 60]</th><th>[14, 24, 59]</th><th>[14, 24, 58]</th><th>[14, 24, 57]</th><th>[14, 24, 56]</th><th>[14, 24, 55]</th><th>[14, 24, 54]</th><th>[14, 24, 53]</th><th>[14, 24, 52]</th><th>[14, 24, 51]</th><th>[14, 24, 50]</th><th>[14, 24, 49]</th><th>[14, 24, 48]</th></tr>
<tr><th>GTP:DRP3C</th><th>[15, 24, 15]</th><th>[15, 24, 14]</th><th>[15, 24, 13]</th><th>[15, 24, 12]</th><th>[15, 24, 11]</th><th>[15, 24, 10]</th><th>[15, 24, 9]</th><th>[15, 24, 8]</th><th>[15, 24, 7]</th><th>[15, 24, 6]</th><th>[15, 24, 5]</th><th>[15, 24, 4]</th><th>[15, 24, 3]</th><th>[15, 24, 2]</th><th>[15, 24, 1]</th><th>[15, 24, 0]</th></tr>
<tr><th>GTP:DRP3D</th><th>[15, 24, 31]</th><th>[15, 24, 30]</th><th>[15, 24, 29]</th><th>[15, 24, 28]</th><th>[15, 24, 27]</th><th>[15, 24, 26]</th><th>[15, 24, 25]</th><th>[15, 24, 24]</th><th>[15, 24, 23]</th><th>[15, 24, 22]</th><th>[15, 24, 21]</th><th>[15, 24, 20]</th><th>[15, 24, 19]</th><th>[15, 24, 18]</th><th>[15, 24, 17]</th><th>[15, 24, 16]</th></tr>
<tr><th>GTP:DRP3E</th><th>[15, 24, 47]</th><th>[15, 24, 46]</th><th>[15, 24, 45]</th><th>[15, 24, 44]</th><th>[15, 24, 43]</th><th>[15, 24, 42]</th><th>[15, 24, 41]</th><th>[15, 24, 40]</th><th>[15, 24, 39]</th><th>[15, 24, 38]</th><th>[15, 24, 37]</th><th>[15, 24, 36]</th><th>[15, 24, 35]</th><th>[15, 24, 34]</th><th>[15, 24, 33]</th><th>[15, 24, 32]</th></tr>
<tr><th>GTP:DRP3F</th><th>[15, 24, 63]</th><th>[15, 24, 62]</th><th>[15, 24, 61]</th><th>[15, 24, 60]</th><th>[15, 24, 59]</th><th>[15, 24, 58]</th><th>[15, 24, 57]</th><th>[15, 24, 56]</th><th>[15, 24, 55]</th><th>[15, 24, 54]</th><th>[15, 24, 53]</th><th>[15, 24, 52]</th><th>[15, 24, 51]</th><th>[15, 24, 50]</th><th>[15, 24, 49]</th><th>[15, 24, 48]</th></tr>
<tr><th>GTP:DRP40</th><th>[8, 23, 15]</th><th>[8, 23, 14]</th><th>[8, 23, 13]</th><th>[8, 23, 12]</th><th>[8, 23, 11]</th><th>[8, 23, 10]</th><th>[8, 23, 9]</th><th>[8, 23, 8]</th><th>[8, 23, 7]</th><th>[8, 23, 6]</th><th>[8, 23, 5]</th><th>[8, 23, 4]</th><th>[8, 23, 3]</th><th>[8, 23, 2]</th><th>[8, 23, 1]</th><th>[8, 23, 0]</th></tr>
<tr><th>GTP:DRP41</th><th>[8, 23, 31]</th><th>[8, 23, 30]</th><th>[8, 23, 29]</th><th>[8, 23, 28]</th><th>[8, 23, 27]</th><th>[8, 23, 26]</th><th>[8, 23, 25]</th><th>[8, 23, 24]</th><th>[8, 23, 23]</th><th>[8, 23, 22]</th><th>[8, 23, 21]</th><th>[8, 23, 20]</th><th>[8, 23, 19]</th><th>[8, 23, 18]</th><th>[8, 23, 17]</th><th>[8, 23, 16]</th></tr>
<tr><th>GTP:DRP42</th><th>[8, 23, 47]</th><th>[8, 23, 46]</th><th>[8, 23, 45]</th><th>[8, 23, 44]</th><th>[8, 23, 43]</th><th>[8, 23, 42]</th><th>[8, 23, 41]</th><th>[8, 23, 40]</th><th>[8, 23, 39]</th><th>[8, 23, 38]</th><th>[8, 23, 37]</th><th>[8, 23, 36]</th><th>[8, 23, 35]</th><th>[8, 23, 34]</th><th>[8, 23, 33]</th><th>[8, 23, 32]</th></tr>
<tr><th>GTP:DRP43</th><th>[8, 23, 63]</th><th>[8, 23, 62]</th><th>[8, 23, 61]</th><th>[8, 23, 60]</th><th>[8, 23, 59]</th><th>[8, 23, 58]</th><th>[8, 23, 57]</th><th>[8, 23, 56]</th><th>[8, 23, 55]</th><th>[8, 23, 54]</th><th>[8, 23, 53]</th><th>[8, 23, 52]</th><th>[8, 23, 51]</th><th>[8, 23, 50]</th><th>[8, 23, 49]</th><th>[8, 23, 48]</th></tr>
<tr><th>GTP:DRP44</th><th>[9, 23, 15]</th><th>[9, 23, 14]</th><th>[9, 23, 13]</th><th>[9, 23, 12]</th><th>[9, 23, 11]</th><th>[9, 23, 10]</th><th>[9, 23, 9]</th><th>[9, 23, 8]</th><th>[9, 23, 7]</th><th>[9, 23, 6]</th><th>[9, 23, 5]</th><th>[9, 23, 4]</th><th>[9, 23, 3]</th><th>[9, 23, 2]</th><th>[9, 23, 1]</th><th>[9, 23, 0]</th></tr>
<tr><th>GTP:DRP45</th><th>[9, 23, 31]</th><th>[9, 23, 30]</th><th>[9, 23, 29]</th><th>[9, 23, 28]</th><th>[9, 23, 27]</th><th>[9, 23, 26]</th><th>[9, 23, 25]</th><th>[9, 23, 24]</th><th>[9, 23, 23]</th><th>[9, 23, 22]</th><th>[9, 23, 21]</th><th>[9, 23, 20]</th><th>[9, 23, 19]</th><th>[9, 23, 18]</th><th>[9, 23, 17]</th><th>[9, 23, 16]</th></tr>
<tr><th>GTP:DRP46</th><th>[9, 23, 47]</th><th>[9, 23, 46]</th><th>[9, 23, 45]</th><th>[9, 23, 44]</th><th>[9, 23, 43]</th><th>[9, 23, 42]</th><th>[9, 23, 41]</th><th>[9, 23, 40]</th><th>[9, 23, 39]</th><th>[9, 23, 38]</th><th>[9, 23, 37]</th><th>[9, 23, 36]</th><th>[9, 23, 35]</th><th>[9, 23, 34]</th><th>[9, 23, 33]</th><th>[9, 23, 32]</th></tr>
<tr><th>GTP:DRP47</th><th>[9, 23, 63]</th><th>[9, 23, 62]</th><th>[9, 23, 61]</th><th>[9, 23, 60]</th><th>[9, 23, 59]</th><th>[9, 23, 58]</th><th>[9, 23, 57]</th><th>[9, 23, 56]</th><th>[9, 23, 55]</th><th>[9, 23, 54]</th><th>[9, 23, 53]</th><th>[9, 23, 52]</th><th>[9, 23, 51]</th><th>[9, 23, 50]</th><th>[9, 23, 49]</th><th>[9, 23, 48]</th></tr>
<tr><th>GTP:DRP48</th><th>[10, 23, 15]</th><th>[10, 23, 14]</th><th>[10, 23, 13]</th><th>[10, 23, 12]</th><th>[10, 23, 11]</th><th>[10, 23, 10]</th><th>[10, 23, 9]</th><th>[10, 23, 8]</th><th>[10, 23, 7]</th><th>[10, 23, 6]</th><th>[10, 23, 5]</th><th>[10, 23, 4]</th><th>[10, 23, 3]</th><th>[10, 23, 2]</th><th>[10, 23, 1]</th><th>[10, 23, 0]</th></tr>
<tr><th>GTP:DRP49</th><th>[10, 23, 31]</th><th>[10, 23, 30]</th><th>[10, 23, 29]</th><th>[10, 23, 28]</th><th>[10, 23, 27]</th><th>[10, 23, 26]</th><th>[10, 23, 25]</th><th>[10, 23, 24]</th><th>[10, 23, 23]</th><th>[10, 23, 22]</th><th>[10, 23, 21]</th><th>[10, 23, 20]</th><th>[10, 23, 19]</th><th>[10, 23, 18]</th><th>[10, 23, 17]</th><th>[10, 23, 16]</th></tr>
<tr><th>GTP:DRP4A</th><th>[10, 23, 47]</th><th>[10, 23, 46]</th><th>[10, 23, 45]</th><th>[10, 23, 44]</th><th>[10, 23, 43]</th><th>[10, 23, 42]</th><th>[10, 23, 41]</th><th>[10, 23, 40]</th><th>[10, 23, 39]</th><th>[10, 23, 38]</th><th>[10, 23, 37]</th><th>[10, 23, 36]</th><th>[10, 23, 35]</th><th>[10, 23, 34]</th><th>[10, 23, 33]</th><th>[10, 23, 32]</th></tr>
<tr><th>GTP:DRP4B</th><th>[10, 23, 63]</th><th>[10, 23, 62]</th><th>[10, 23, 61]</th><th>[10, 23, 60]</th><th>[10, 23, 59]</th><th>[10, 23, 58]</th><th>[10, 23, 57]</th><th>[10, 23, 56]</th><th>[10, 23, 55]</th><th>[10, 23, 54]</th><th>[10, 23, 53]</th><th>[10, 23, 52]</th><th>[10, 23, 51]</th><th>[10, 23, 50]</th><th>[10, 23, 49]</th><th>[10, 23, 48]</th></tr>
<tr><th>GTP:DRP4C</th><th>[11, 23, 15]</th><th>[11, 23, 14]</th><th>[11, 23, 13]</th><th>[11, 23, 12]</th><th>[11, 23, 11]</th><th>[11, 23, 10]</th><th>[11, 23, 9]</th><th>[11, 23, 8]</th><th>[11, 23, 7]</th><th>[11, 23, 6]</th><th>[11, 23, 5]</th><th>[11, 23, 4]</th><th>[11, 23, 3]</th><th>[11, 23, 2]</th><th>[11, 23, 1]</th><th>[11, 23, 0]</th></tr>
<tr><th>GTP:DRP4D</th><th>[11, 23, 31]</th><th>[11, 23, 30]</th><th>[11, 23, 29]</th><th>[11, 23, 28]</th><th>[11, 23, 27]</th><th>[11, 23, 26]</th><th>[11, 23, 25]</th><th>[11, 23, 24]</th><th>[11, 23, 23]</th><th>[11, 23, 22]</th><th>[11, 23, 21]</th><th>[11, 23, 20]</th><th>[11, 23, 19]</th><th>[11, 23, 18]</th><th>[11, 23, 17]</th><th>[11, 23, 16]</th></tr>
<tr><th>GTP:DRP4E</th><th>[11, 23, 47]</th><th>[11, 23, 46]</th><th>[11, 23, 45]</th><th>[11, 23, 44]</th><th>[11, 23, 43]</th><th>[11, 23, 42]</th><th>[11, 23, 41]</th><th>[11, 23, 40]</th><th>[11, 23, 39]</th><th>[11, 23, 38]</th><th>[11, 23, 37]</th><th>[11, 23, 36]</th><th>[11, 23, 35]</th><th>[11, 23, 34]</th><th>[11, 23, 33]</th><th>[11, 23, 32]</th></tr>
<tr><th>GTP:DRP4F</th><th>[11, 23, 63]</th><th>[11, 23, 62]</th><th>[11, 23, 61]</th><th>[11, 23, 60]</th><th>[11, 23, 59]</th><th>[11, 23, 58]</th><th>[11, 23, 57]</th><th>[11, 23, 56]</th><th>[11, 23, 55]</th><th>[11, 23, 54]</th><th>[11, 23, 53]</th><th>[11, 23, 52]</th><th>[11, 23, 51]</th><th>[11, 23, 50]</th><th>[11, 23, 49]</th><th>[11, 23, 48]</th></tr>
<tr><th>GTP:DRP50</th><th>[12, 23, 15]</th><th>[12, 23, 14]</th><th>[12, 23, 13]</th><th>[12, 23, 12]</th><th>[12, 23, 11]</th><th>[12, 23, 10]</th><th>[12, 23, 9]</th><th>[12, 23, 8]</th><th>[12, 23, 7]</th><th>[12, 23, 6]</th><th>[12, 23, 5]</th><th>[12, 23, 4]</th><th>[12, 23, 3]</th><th>[12, 23, 2]</th><th>[12, 23, 1]</th><th>[12, 23, 0]</th></tr>
<tr><th>GTP:DRP51</th><th>[12, 23, 31]</th><th>[12, 23, 30]</th><th>[12, 23, 29]</th><th>[12, 23, 28]</th><th>[12, 23, 27]</th><th>[12, 23, 26]</th><th>[12, 23, 25]</th><th>[12, 23, 24]</th><th>[12, 23, 23]</th><th>[12, 23, 22]</th><th>[12, 23, 21]</th><th>[12, 23, 20]</th><th>[12, 23, 19]</th><th>[12, 23, 18]</th><th>[12, 23, 17]</th><th>[12, 23, 16]</th></tr>
<tr><th>GTP:DRP52</th><th>[12, 23, 47]</th><th>[12, 23, 46]</th><th>[12, 23, 45]</th><th>[12, 23, 44]</th><th>[12, 23, 43]</th><th>[12, 23, 42]</th><th>[12, 23, 41]</th><th>[12, 23, 40]</th><th>[12, 23, 39]</th><th>[12, 23, 38]</th><th>[12, 23, 37]</th><th>[12, 23, 36]</th><th>[12, 23, 35]</th><th>[12, 23, 34]</th><th>[12, 23, 33]</th><th>[12, 23, 32]</th></tr>
<tr><th>GTP:DRP53</th><th>[12, 23, 63]</th><th>[12, 23, 62]</th><th>[12, 23, 61]</th><th>[12, 23, 60]</th><th>[12, 23, 59]</th><th>[12, 23, 58]</th><th>[12, 23, 57]</th><th>[12, 23, 56]</th><th>[12, 23, 55]</th><th>[12, 23, 54]</th><th>[12, 23, 53]</th><th>[12, 23, 52]</th><th>[12, 23, 51]</th><th>[12, 23, 50]</th><th>[12, 23, 49]</th><th>[12, 23, 48]</th></tr>
<tr><th>GTP:DRP54</th><th>[13, 23, 15]</th><th>[13, 23, 14]</th><th>[13, 23, 13]</th><th>[13, 23, 12]</th><th>[13, 23, 11]</th><th>[13, 23, 10]</th><th>[13, 23, 9]</th><th>[13, 23, 8]</th><th>[13, 23, 7]</th><th>[13, 23, 6]</th><th>[13, 23, 5]</th><th>[13, 23, 4]</th><th>[13, 23, 3]</th><th>[13, 23, 2]</th><th>[13, 23, 1]</th><th>[13, 23, 0]</th></tr>
<tr><th>GTP:DRP55</th><th>[13, 23, 31]</th><th>[13, 23, 30]</th><th>[13, 23, 29]</th><th>[13, 23, 28]</th><th>[13, 23, 27]</th><th>[13, 23, 26]</th><th>[13, 23, 25]</th><th>[13, 23, 24]</th><th>[13, 23, 23]</th><th>[13, 23, 22]</th><th>[13, 23, 21]</th><th>[13, 23, 20]</th><th>[13, 23, 19]</th><th>[13, 23, 18]</th><th>[13, 23, 17]</th><th>[13, 23, 16]</th></tr>
<tr><th>GTP:DRP56</th><th>[13, 23, 47]</th><th>[13, 23, 46]</th><th>[13, 23, 45]</th><th>[13, 23, 44]</th><th>[13, 23, 43]</th><th>[13, 23, 42]</th><th>[13, 23, 41]</th><th>[13, 23, 40]</th><th>[13, 23, 39]</th><th>[13, 23, 38]</th><th>[13, 23, 37]</th><th>[13, 23, 36]</th><th>[13, 23, 35]</th><th>[13, 23, 34]</th><th>[13, 23, 33]</th><th>[13, 23, 32]</th></tr>
<tr><th>GTP:DRP57</th><th>[13, 23, 63]</th><th>[13, 23, 62]</th><th>[13, 23, 61]</th><th>[13, 23, 60]</th><th>[13, 23, 59]</th><th>[13, 23, 58]</th><th>[13, 23, 57]</th><th>[13, 23, 56]</th><th>[13, 23, 55]</th><th>[13, 23, 54]</th><th>[13, 23, 53]</th><th>[13, 23, 52]</th><th>[13, 23, 51]</th><th>[13, 23, 50]</th><th>[13, 23, 49]</th><th>[13, 23, 48]</th></tr>
<tr><th>GTP:DRP58</th><th>[14, 23, 15]</th><th>[14, 23, 14]</th><th>[14, 23, 13]</th><th>[14, 23, 12]</th><th>[14, 23, 11]</th><th>[14, 23, 10]</th><th>[14, 23, 9]</th><th>[14, 23, 8]</th><th>[14, 23, 7]</th><th>[14, 23, 6]</th><th>[14, 23, 5]</th><th>[14, 23, 4]</th><th>[14, 23, 3]</th><th>[14, 23, 2]</th><th>[14, 23, 1]</th><th>[14, 23, 0]</th></tr>
<tr><th>GTP:DRP59</th><th>[14, 23, 31]</th><th>[14, 23, 30]</th><th>[14, 23, 29]</th><th>[14, 23, 28]</th><th>[14, 23, 27]</th><th>[14, 23, 26]</th><th>[14, 23, 25]</th><th>[14, 23, 24]</th><th>[14, 23, 23]</th><th>[14, 23, 22]</th><th>[14, 23, 21]</th><th>[14, 23, 20]</th><th>[14, 23, 19]</th><th>[14, 23, 18]</th><th>[14, 23, 17]</th><th>[14, 23, 16]</th></tr>
<tr><th>GTP:DRP5A</th><th>[14, 23, 47]</th><th>[14, 23, 46]</th><th>[14, 23, 45]</th><th>[14, 23, 44]</th><th>[14, 23, 43]</th><th>[14, 23, 42]</th><th>[14, 23, 41]</th><th>[14, 23, 40]</th><th>[14, 23, 39]</th><th>[14, 23, 38]</th><th>[14, 23, 37]</th><th>[14, 23, 36]</th><th>[14, 23, 35]</th><th>[14, 23, 34]</th><th>[14, 23, 33]</th><th>[14, 23, 32]</th></tr>
<tr><th>GTP:DRP5B</th><th>[14, 23, 63]</th><th>[14, 23, 62]</th><th>[14, 23, 61]</th><th>[14, 23, 60]</th><th>[14, 23, 59]</th><th>[14, 23, 58]</th><th>[14, 23, 57]</th><th>[14, 23, 56]</th><th>[14, 23, 55]</th><th>[14, 23, 54]</th><th>[14, 23, 53]</th><th>[14, 23, 52]</th><th>[14, 23, 51]</th><th>[14, 23, 50]</th><th>[14, 23, 49]</th><th>[14, 23, 48]</th></tr>
<tr><th>GTP:DRP5C</th><th>[15, 23, 15]</th><th>[15, 23, 14]</th><th>[15, 23, 13]</th><th>[15, 23, 12]</th><th>[15, 23, 11]</th><th>[15, 23, 10]</th><th>[15, 23, 9]</th><th>[15, 23, 8]</th><th>[15, 23, 7]</th><th>[15, 23, 6]</th><th>[15, 23, 5]</th><th>[15, 23, 4]</th><th>[15, 23, 3]</th><th>[15, 23, 2]</th><th>[15, 23, 1]</th><th>[15, 23, 0]</th></tr>
<tr><th>GTP:DRP5D</th><th>[15, 23, 31]</th><th>[15, 23, 30]</th><th>[15, 23, 29]</th><th>[15, 23, 28]</th><th>[15, 23, 27]</th><th>[15, 23, 26]</th><th>[15, 23, 25]</th><th>[15, 23, 24]</th><th>[15, 23, 23]</th><th>[15, 23, 22]</th><th>[15, 23, 21]</th><th>[15, 23, 20]</th><th>[15, 23, 19]</th><th>[15, 23, 18]</th><th>[15, 23, 17]</th><th>[15, 23, 16]</th></tr>
<tr><th>GTP:DRP5E</th><th>[15, 23, 47]</th><th>[15, 23, 46]</th><th>[15, 23, 45]</th><th>[15, 23, 44]</th><th>[15, 23, 43]</th><th>[15, 23, 42]</th><th>[15, 23, 41]</th><th>[15, 23, 40]</th><th>[15, 23, 39]</th><th>[15, 23, 38]</th><th>[15, 23, 37]</th><th>[15, 23, 36]</th><th>[15, 23, 35]</th><th>[15, 23, 34]</th><th>[15, 23, 33]</th><th>[15, 23, 32]</th></tr>
<tr><th>GTP:DRP5F</th><th>[15, 23, 63]</th><th>[15, 23, 62]</th><th>[15, 23, 61]</th><th>[15, 23, 60]</th><th>[15, 23, 59]</th><th>[15, 23, 58]</th><th>[15, 23, 57]</th><th>[15, 23, 56]</th><th>[15, 23, 55]</th><th>[15, 23, 54]</th><th>[15, 23, 53]</th><th>[15, 23, 52]</th><th>[15, 23, 51]</th><th>[15, 23, 50]</th><th>[15, 23, 49]</th><th>[15, 23, 48]</th></tr>
<tr><th>GTP:DRP60</th><th>[8, 22, 15]</th><th>[8, 22, 14]</th><th>[8, 22, 13]</th><th>[8, 22, 12]</th><th>[8, 22, 11]</th><th>[8, 22, 10]</th><th>[8, 22, 9]</th><th>[8, 22, 8]</th><th>[8, 22, 7]</th><th>[8, 22, 6]</th><th>[8, 22, 5]</th><th>[8, 22, 4]</th><th>[8, 22, 3]</th><th>[8, 22, 2]</th><th>[8, 22, 1]</th><th>[8, 22, 0]</th></tr>
<tr><th>GTP:DRP61</th><th>[8, 22, 31]</th><th>[8, 22, 30]</th><th>[8, 22, 29]</th><th>[8, 22, 28]</th><th>[8, 22, 27]</th><th>[8, 22, 26]</th><th>[8, 22, 25]</th><th>[8, 22, 24]</th><th>[8, 22, 23]</th><th>[8, 22, 22]</th><th>[8, 22, 21]</th><th>[8, 22, 20]</th><th>[8, 22, 19]</th><th>[8, 22, 18]</th><th>[8, 22, 17]</th><th>[8, 22, 16]</th></tr>
<tr><th>GTP:DRP62</th><th>[8, 22, 47]</th><th>[8, 22, 46]</th><th>[8, 22, 45]</th><th>[8, 22, 44]</th><th>[8, 22, 43]</th><th>[8, 22, 42]</th><th>[8, 22, 41]</th><th>[8, 22, 40]</th><th>[8, 22, 39]</th><th>[8, 22, 38]</th><th>[8, 22, 37]</th><th>[8, 22, 36]</th><th>[8, 22, 35]</th><th>[8, 22, 34]</th><th>[8, 22, 33]</th><th>[8, 22, 32]</th></tr>
<tr><th>GTP:DRP63</th><th>[8, 22, 63]</th><th>[8, 22, 62]</th><th>[8, 22, 61]</th><th>[8, 22, 60]</th><th>[8, 22, 59]</th><th>[8, 22, 58]</th><th>[8, 22, 57]</th><th>[8, 22, 56]</th><th>[8, 22, 55]</th><th>[8, 22, 54]</th><th>[8, 22, 53]</th><th>[8, 22, 52]</th><th>[8, 22, 51]</th><th>[8, 22, 50]</th><th>[8, 22, 49]</th><th>[8, 22, 48]</th></tr>
<tr><th>GTP:DRP64</th><th>[9, 22, 15]</th><th>[9, 22, 14]</th><th>[9, 22, 13]</th><th>[9, 22, 12]</th><th>[9, 22, 11]</th><th>[9, 22, 10]</th><th>[9, 22, 9]</th><th>[9, 22, 8]</th><th>[9, 22, 7]</th><th>[9, 22, 6]</th><th>[9, 22, 5]</th><th>[9, 22, 4]</th><th>[9, 22, 3]</th><th>[9, 22, 2]</th><th>[9, 22, 1]</th><th>[9, 22, 0]</th></tr>
<tr><th>GTP:DRP65</th><th>[9, 22, 31]</th><th>[9, 22, 30]</th><th>[9, 22, 29]</th><th>[9, 22, 28]</th><th>[9, 22, 27]</th><th>[9, 22, 26]</th><th>[9, 22, 25]</th><th>[9, 22, 24]</th><th>[9, 22, 23]</th><th>[9, 22, 22]</th><th>[9, 22, 21]</th><th>[9, 22, 20]</th><th>[9, 22, 19]</th><th>[9, 22, 18]</th><th>[9, 22, 17]</th><th>[9, 22, 16]</th></tr>
<tr><th>GTP:DRP66</th><th>[9, 22, 47]</th><th>[9, 22, 46]</th><th>[9, 22, 45]</th><th>[9, 22, 44]</th><th>[9, 22, 43]</th><th>[9, 22, 42]</th><th>[9, 22, 41]</th><th>[9, 22, 40]</th><th>[9, 22, 39]</th><th>[9, 22, 38]</th><th>[9, 22, 37]</th><th>[9, 22, 36]</th><th>[9, 22, 35]</th><th>[9, 22, 34]</th><th>[9, 22, 33]</th><th>[9, 22, 32]</th></tr>
<tr><th>GTP:DRP67</th><th>[9, 22, 63]</th><th>[9, 22, 62]</th><th>[9, 22, 61]</th><th>[9, 22, 60]</th><th>[9, 22, 59]</th><th>[9, 22, 58]</th><th>[9, 22, 57]</th><th>[9, 22, 56]</th><th>[9, 22, 55]</th><th>[9, 22, 54]</th><th>[9, 22, 53]</th><th>[9, 22, 52]</th><th>[9, 22, 51]</th><th>[9, 22, 50]</th><th>[9, 22, 49]</th><th>[9, 22, 48]</th></tr>
<tr><th>GTP:DRP68</th><th>[10, 22, 15]</th><th>[10, 22, 14]</th><th>[10, 22, 13]</th><th>[10, 22, 12]</th><th>[10, 22, 11]</th><th>[10, 22, 10]</th><th>[10, 22, 9]</th><th>[10, 22, 8]</th><th>[10, 22, 7]</th><th>[10, 22, 6]</th><th>[10, 22, 5]</th><th>[10, 22, 4]</th><th>[10, 22, 3]</th><th>[10, 22, 2]</th><th>[10, 22, 1]</th><th>[10, 22, 0]</th></tr>
<tr><th>GTP:DRP69</th><th>[10, 22, 31]</th><th>[10, 22, 30]</th><th>[10, 22, 29]</th><th>[10, 22, 28]</th><th>[10, 22, 27]</th><th>[10, 22, 26]</th><th>[10, 22, 25]</th><th>[10, 22, 24]</th><th>[10, 22, 23]</th><th>[10, 22, 22]</th><th>[10, 22, 21]</th><th>[10, 22, 20]</th><th>[10, 22, 19]</th><th>[10, 22, 18]</th><th>[10, 22, 17]</th><th>[10, 22, 16]</th></tr>
<tr><th>GTP:DRP6A</th><th>[10, 22, 47]</th><th>[10, 22, 46]</th><th>[10, 22, 45]</th><th>[10, 22, 44]</th><th>[10, 22, 43]</th><th>[10, 22, 42]</th><th>[10, 22, 41]</th><th>[10, 22, 40]</th><th>[10, 22, 39]</th><th>[10, 22, 38]</th><th>[10, 22, 37]</th><th>[10, 22, 36]</th><th>[10, 22, 35]</th><th>[10, 22, 34]</th><th>[10, 22, 33]</th><th>[10, 22, 32]</th></tr>
<tr><th>GTP:DRP6B</th><th>[10, 22, 63]</th><th>[10, 22, 62]</th><th>[10, 22, 61]</th><th>[10, 22, 60]</th><th>[10, 22, 59]</th><th>[10, 22, 58]</th><th>[10, 22, 57]</th><th>[10, 22, 56]</th><th>[10, 22, 55]</th><th>[10, 22, 54]</th><th>[10, 22, 53]</th><th>[10, 22, 52]</th><th>[10, 22, 51]</th><th>[10, 22, 50]</th><th>[10, 22, 49]</th><th>[10, 22, 48]</th></tr>
<tr><th>GTP:DRP6C</th><th>[11, 22, 15]</th><th>[11, 22, 14]</th><th>[11, 22, 13]</th><th>[11, 22, 12]</th><th>[11, 22, 11]</th><th>[11, 22, 10]</th><th>[11, 22, 9]</th><th>[11, 22, 8]</th><th>[11, 22, 7]</th><th>[11, 22, 6]</th><th>[11, 22, 5]</th><th>[11, 22, 4]</th><th>[11, 22, 3]</th><th>[11, 22, 2]</th><th>[11, 22, 1]</th><th>[11, 22, 0]</th></tr>
<tr><th>GTP:DRP6D</th><th>[11, 22, 31]</th><th>[11, 22, 30]</th><th>[11, 22, 29]</th><th>[11, 22, 28]</th><th>[11, 22, 27]</th><th>[11, 22, 26]</th><th>[11, 22, 25]</th><th>[11, 22, 24]</th><th>[11, 22, 23]</th><th>[11, 22, 22]</th><th>[11, 22, 21]</th><th>[11, 22, 20]</th><th>[11, 22, 19]</th><th>[11, 22, 18]</th><th>[11, 22, 17]</th><th>[11, 22, 16]</th></tr>
<tr><th>GTP:DRP6E</th><th>[11, 22, 47]</th><th>[11, 22, 46]</th><th>[11, 22, 45]</th><th>[11, 22, 44]</th><th>[11, 22, 43]</th><th>[11, 22, 42]</th><th>[11, 22, 41]</th><th>[11, 22, 40]</th><th>[11, 22, 39]</th><th>[11, 22, 38]</th><th>[11, 22, 37]</th><th>[11, 22, 36]</th><th>[11, 22, 35]</th><th>[11, 22, 34]</th><th>[11, 22, 33]</th><th>[11, 22, 32]</th></tr>
<tr><th>GTP:DRP6F</th><th>[11, 22, 63]</th><th>[11, 22, 62]</th><th>[11, 22, 61]</th><th>[11, 22, 60]</th><th>[11, 22, 59]</th><th>[11, 22, 58]</th><th>[11, 22, 57]</th><th>[11, 22, 56]</th><th>[11, 22, 55]</th><th>[11, 22, 54]</th><th>[11, 22, 53]</th><th>[11, 22, 52]</th><th>[11, 22, 51]</th><th>[11, 22, 50]</th><th>[11, 22, 49]</th><th>[11, 22, 48]</th></tr>
<tr><th>GTP:DRP70</th><th>[12, 22, 15]</th><th>[12, 22, 14]</th><th>[12, 22, 13]</th><th>[12, 22, 12]</th><th>[12, 22, 11]</th><th>[12, 22, 10]</th><th>[12, 22, 9]</th><th>[12, 22, 8]</th><th>[12, 22, 7]</th><th>[12, 22, 6]</th><th>[12, 22, 5]</th><th>[12, 22, 4]</th><th>[12, 22, 3]</th><th>[12, 22, 2]</th><th>[12, 22, 1]</th><th>[12, 22, 0]</th></tr>
<tr><th>GTP:DRP71</th><th>[12, 22, 31]</th><th>[12, 22, 30]</th><th>[12, 22, 29]</th><th>[12, 22, 28]</th><th>[12, 22, 27]</th><th>[12, 22, 26]</th><th>[12, 22, 25]</th><th>[12, 22, 24]</th><th>[12, 22, 23]</th><th>[12, 22, 22]</th><th>[12, 22, 21]</th><th>[12, 22, 20]</th><th>[12, 22, 19]</th><th>[12, 22, 18]</th><th>[12, 22, 17]</th><th>[12, 22, 16]</th></tr>
<tr><th>GTP:DRP72</th><th>[12, 22, 47]</th><th>[12, 22, 46]</th><th>[12, 22, 45]</th><th>[12, 22, 44]</th><th>[12, 22, 43]</th><th>[12, 22, 42]</th><th>[12, 22, 41]</th><th>[12, 22, 40]</th><th>[12, 22, 39]</th><th>[12, 22, 38]</th><th>[12, 22, 37]</th><th>[12, 22, 36]</th><th>[12, 22, 35]</th><th>[12, 22, 34]</th><th>[12, 22, 33]</th><th>[12, 22, 32]</th></tr>
<tr><th>GTP:DRP73</th><th>[12, 22, 63]</th><th>[12, 22, 62]</th><th>[12, 22, 61]</th><th>[12, 22, 60]</th><th>[12, 22, 59]</th><th>[12, 22, 58]</th><th>[12, 22, 57]</th><th>[12, 22, 56]</th><th>[12, 22, 55]</th><th>[12, 22, 54]</th><th>[12, 22, 53]</th><th>[12, 22, 52]</th><th>[12, 22, 51]</th><th>[12, 22, 50]</th><th>[12, 22, 49]</th><th>[12, 22, 48]</th></tr>
<tr><th>GTP:DRP74</th><th>[13, 22, 15]</th><th>[13, 22, 14]</th><th>[13, 22, 13]</th><th>[13, 22, 12]</th><th>[13, 22, 11]</th><th>[13, 22, 10]</th><th>[13, 22, 9]</th><th>[13, 22, 8]</th><th>[13, 22, 7]</th><th>[13, 22, 6]</th><th>[13, 22, 5]</th><th>[13, 22, 4]</th><th>[13, 22, 3]</th><th>[13, 22, 2]</th><th>[13, 22, 1]</th><th>[13, 22, 0]</th></tr>
<tr><th>GTP:DRP75</th><th>[13, 22, 31]</th><th>[13, 22, 30]</th><th>[13, 22, 29]</th><th>[13, 22, 28]</th><th>[13, 22, 27]</th><th>[13, 22, 26]</th><th>[13, 22, 25]</th><th>[13, 22, 24]</th><th>[13, 22, 23]</th><th>[13, 22, 22]</th><th>[13, 22, 21]</th><th>[13, 22, 20]</th><th>[13, 22, 19]</th><th>[13, 22, 18]</th><th>[13, 22, 17]</th><th>[13, 22, 16]</th></tr>
<tr><th>GTP:DRP76</th><th>[13, 22, 47]</th><th>[13, 22, 46]</th><th>[13, 22, 45]</th><th>[13, 22, 44]</th><th>[13, 22, 43]</th><th>[13, 22, 42]</th><th>[13, 22, 41]</th><th>[13, 22, 40]</th><th>[13, 22, 39]</th><th>[13, 22, 38]</th><th>[13, 22, 37]</th><th>[13, 22, 36]</th><th>[13, 22, 35]</th><th>[13, 22, 34]</th><th>[13, 22, 33]</th><th>[13, 22, 32]</th></tr>
<tr><th>GTP:DRP77</th><th>[13, 22, 63]</th><th>[13, 22, 62]</th><th>[13, 22, 61]</th><th>[13, 22, 60]</th><th>[13, 22, 59]</th><th>[13, 22, 58]</th><th>[13, 22, 57]</th><th>[13, 22, 56]</th><th>[13, 22, 55]</th><th>[13, 22, 54]</th><th>[13, 22, 53]</th><th>[13, 22, 52]</th><th>[13, 22, 51]</th><th>[13, 22, 50]</th><th>[13, 22, 49]</th><th>[13, 22, 48]</th></tr>
<tr><th>GTP:DRP78</th><th>[14, 22, 15]</th><th>[14, 22, 14]</th><th>[14, 22, 13]</th><th>[14, 22, 12]</th><th>[14, 22, 11]</th><th>[14, 22, 10]</th><th>[14, 22, 9]</th><th>[14, 22, 8]</th><th>[14, 22, 7]</th><th>[14, 22, 6]</th><th>[14, 22, 5]</th><th>[14, 22, 4]</th><th>[14, 22, 3]</th><th>[14, 22, 2]</th><th>[14, 22, 1]</th><th>[14, 22, 0]</th></tr>
<tr><th>GTP:DRP79</th><th>[14, 22, 31]</th><th>[14, 22, 30]</th><th>[14, 22, 29]</th><th>[14, 22, 28]</th><th>[14, 22, 27]</th><th>[14, 22, 26]</th><th>[14, 22, 25]</th><th>[14, 22, 24]</th><th>[14, 22, 23]</th><th>[14, 22, 22]</th><th>[14, 22, 21]</th><th>[14, 22, 20]</th><th>[14, 22, 19]</th><th>[14, 22, 18]</th><th>[14, 22, 17]</th><th>[14, 22, 16]</th></tr>
<tr><th>GTP:DRP7A</th><th>[14, 22, 47]</th><th>[14, 22, 46]</th><th>[14, 22, 45]</th><th>[14, 22, 44]</th><th>[14, 22, 43]</th><th>[14, 22, 42]</th><th>[14, 22, 41]</th><th>[14, 22, 40]</th><th>[14, 22, 39]</th><th>[14, 22, 38]</th><th>[14, 22, 37]</th><th>[14, 22, 36]</th><th>[14, 22, 35]</th><th>[14, 22, 34]</th><th>[14, 22, 33]</th><th>[14, 22, 32]</th></tr>
<tr><th>GTP:DRP7B</th><th>[14, 22, 63]</th><th>[14, 22, 62]</th><th>[14, 22, 61]</th><th>[14, 22, 60]</th><th>[14, 22, 59]</th><th>[14, 22, 58]</th><th>[14, 22, 57]</th><th>[14, 22, 56]</th><th>[14, 22, 55]</th><th>[14, 22, 54]</th><th>[14, 22, 53]</th><th>[14, 22, 52]</th><th>[14, 22, 51]</th><th>[14, 22, 50]</th><th>[14, 22, 49]</th><th>[14, 22, 48]</th></tr>
<tr><th>GTP:DRP7C</th><th>[15, 22, 15]</th><th>[15, 22, 14]</th><th>[15, 22, 13]</th><th>[15, 22, 12]</th><th>[15, 22, 11]</th><th>[15, 22, 10]</th><th>[15, 22, 9]</th><th>[15, 22, 8]</th><th>[15, 22, 7]</th><th>[15, 22, 6]</th><th>[15, 22, 5]</th><th>[15, 22, 4]</th><th>[15, 22, 3]</th><th>[15, 22, 2]</th><th>[15, 22, 1]</th><th>[15, 22, 0]</th></tr>
<tr><th>GTP:DRP7D</th><th>[15, 22, 31]</th><th>[15, 22, 30]</th><th>[15, 22, 29]</th><th>[15, 22, 28]</th><th>[15, 22, 27]</th><th>[15, 22, 26]</th><th>[15, 22, 25]</th><th>[15, 22, 24]</th><th>[15, 22, 23]</th><th>[15, 22, 22]</th><th>[15, 22, 21]</th><th>[15, 22, 20]</th><th>[15, 22, 19]</th><th>[15, 22, 18]</th><th>[15, 22, 17]</th><th>[15, 22, 16]</th></tr>
<tr><th>GTP:DRP7E</th><th>[15, 22, 47]</th><th>[15, 22, 46]</th><th>[15, 22, 45]</th><th>[15, 22, 44]</th><th>[15, 22, 43]</th><th>[15, 22, 42]</th><th>[15, 22, 41]</th><th>[15, 22, 40]</th><th>[15, 22, 39]</th><th>[15, 22, 38]</th><th>[15, 22, 37]</th><th>[15, 22, 36]</th><th>[15, 22, 35]</th><th>[15, 22, 34]</th><th>[15, 22, 33]</th><th>[15, 22, 32]</th></tr>
<tr><th>GTP:DRP7F</th><th>[15, 22, 63]</th><th>[15, 22, 62]</th><th>[15, 22, 61]</th><th>[15, 22, 60]</th><th>[15, 22, 59]</th><th>[15, 22, 58]</th><th>[15, 22, 57]</th><th>[15, 22, 56]</th><th>[15, 22, 55]</th><th>[15, 22, 54]</th><th>[15, 22, 53]</th><th>[15, 22, 52]</th><th>[15, 22, 51]</th><th>[15, 22, 50]</th><th>[15, 22, 49]</th><th>[15, 22, 48]</th></tr>
<tr><td>Non-inverted</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:A_TXDIFFCTRL_0"></div>
<div id="bits-xc6s-GTP-GTP:A_TXDIFFCTRL_1"></div>
<div id="bits-xc6s-GTP-GTP:CB2_INH_CC_PERIOD_0"></div>
<div id="bits-xc6s-GTP-GTP:CB2_INH_CC_PERIOD_1"></div>
<div id="bits-xc6s-GTP-GTP:CHAN_BOND_1_MAX_SKEW_0"></div>
<div id="bits-xc6s-GTP-GTP:CHAN_BOND_1_MAX_SKEW_1"></div>
<div id="bits-xc6s-GTP-GTP:CHAN_BOND_2_MAX_SKEW_0"></div>
<div id="bits-xc6s-GTP-GTP:CHAN_BOND_2_MAX_SKEW_1"></div>
<div id="bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_ENABLE_0"></div>
<div id="bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_ENABLE_1"></div>
<div id="bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_ENABLE_0"></div>
<div id="bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_ENABLE_1"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_ENABLE_0"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_ENABLE_1"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_ENABLE_0"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_ENABLE_1"></div>
<div id="bits-xc6s-GTP-GTP:COM_BURST_VAL_0"></div>
<div id="bits-xc6s-GTP-GTP:COM_BURST_VAL_1"></div>
<div id="bits-xc6s-GTP-GTP:RX_IDLE_HI_CNT_0"></div>
<div id="bits-xc6s-GTP-GTP:RX_IDLE_HI_CNT_1"></div>
<div id="bits-xc6s-GTP-GTP:RX_IDLE_LO_CNT_0"></div>
<div id="bits-xc6s-GTP-GTP:RX_IDLE_LO_CNT_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:A_TXDIFFCTRL_0</th><th>[8, 25, 31]</th><th>[8, 25, 30]</th><th>[8, 25, 29]</th><th>[8, 25, 28]</th></tr>
<tr><th>GTP:A_TXDIFFCTRL_1</th><th>[8, 23, 31]</th><th>[8, 23, 30]</th><th>[8, 23, 29]</th><th>[8, 23, 28]</th></tr>
<tr><th>GTP:CB2_INH_CC_PERIOD_0</th><th>[12, 25, 29]</th><th>[12, 25, 28]</th><th>[12, 25, 27]</th><th>[12, 25, 26]</th></tr>
<tr><th>GTP:CB2_INH_CC_PERIOD_1</th><th>[12, 23, 29]</th><th>[12, 23, 28]</th><th>[12, 23, 27]</th><th>[12, 23, 26]</th></tr>
<tr><th>GTP:CHAN_BOND_1_MAX_SKEW_0</th><th>[12, 25, 13]</th><th>[12, 25, 12]</th><th>[12, 25, 11]</th><th>[12, 25, 10]</th></tr>
<tr><th>GTP:CHAN_BOND_1_MAX_SKEW_1</th><th>[12, 23, 13]</th><th>[12, 23, 12]</th><th>[12, 23, 11]</th><th>[12, 23, 10]</th></tr>
<tr><th>GTP:CHAN_BOND_2_MAX_SKEW_0</th><th>[13, 25, 13]</th><th>[13, 25, 12]</th><th>[13, 25, 11]</th><th>[13, 25, 10]</th></tr>
<tr><th>GTP:CHAN_BOND_2_MAX_SKEW_1</th><th>[13, 23, 13]</th><th>[13, 23, 12]</th><th>[13, 23, 11]</th><th>[13, 23, 10]</th></tr>
<tr><th>GTP:CHAN_BOND_SEQ_1_ENABLE_0</th><th>[11, 25, 63]</th><th>[11, 25, 62]</th><th>[11, 25, 61]</th><th>[11, 25, 60]</th></tr>
<tr><th>GTP:CHAN_BOND_SEQ_1_ENABLE_1</th><th>[11, 23, 63]</th><th>[11, 23, 62]</th><th>[11, 23, 61]</th><th>[11, 23, 60]</th></tr>
<tr><th>GTP:CHAN_BOND_SEQ_2_ENABLE_0</th><th>[12, 25, 63]</th><th>[12, 25, 62]</th><th>[12, 25, 61]</th><th>[12, 25, 60]</th></tr>
<tr><th>GTP:CHAN_BOND_SEQ_2_ENABLE_1</th><th>[12, 23, 63]</th><th>[12, 23, 62]</th><th>[12, 23, 61]</th><th>[12, 23, 60]</th></tr>
<tr><th>GTP:CLK_COR_SEQ_1_ENABLE_0</th><th>[13, 25, 63]</th><th>[13, 25, 62]</th><th>[13, 25, 61]</th><th>[13, 25, 60]</th></tr>
<tr><th>GTP:CLK_COR_SEQ_1_ENABLE_1</th><th>[13, 23, 63]</th><th>[13, 23, 62]</th><th>[13, 23, 61]</th><th>[13, 23, 60]</th></tr>
<tr><th>GTP:CLK_COR_SEQ_2_ENABLE_0</th><th>[14, 25, 63]</th><th>[14, 25, 62]</th><th>[14, 25, 61]</th><th>[14, 25, 60]</th></tr>
<tr><th>GTP:CLK_COR_SEQ_2_ENABLE_1</th><th>[14, 23, 63]</th><th>[14, 23, 62]</th><th>[14, 23, 61]</th><th>[14, 23, 60]</th></tr>
<tr><th>GTP:COM_BURST_VAL_0</th><th>[8, 24, 35]</th><th>[8, 24, 34]</th><th>[8, 24, 33]</th><th>[8, 24, 32]</th></tr>
<tr><th>GTP:COM_BURST_VAL_1</th><th>[8, 22, 35]</th><th>[8, 22, 34]</th><th>[8, 22, 33]</th><th>[8, 22, 32]</th></tr>
<tr><th>GTP:RX_IDLE_HI_CNT_0</th><th>[9, 25, 59]</th><th>[9, 25, 58]</th><th>[9, 25, 57]</th><th>[9, 25, 56]</th></tr>
<tr><th>GTP:RX_IDLE_HI_CNT_1</th><th>[9, 23, 59]</th><th>[9, 23, 58]</th><th>[9, 23, 57]</th><th>[9, 23, 56]</th></tr>
<tr><th>GTP:RX_IDLE_LO_CNT_0</th><th>[9, 25, 63]</th><th>[9, 25, 62]</th><th>[9, 25, 61]</th><th>[9, 25, 60]</th></tr>
<tr><th>GTP:RX_IDLE_LO_CNT_1</th><th>[9, 23, 63]</th><th>[9, 23, 62]</th><th>[9, 23, 61]</th><th>[9, 23, 60]</th></tr>
<tr><td>Non-inverted</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:A_LOOPBACK_0"></div>
<div id="bits-xc6s-GTP-GTP:A_LOOPBACK_1"></div>
<div id="bits-xc6s-GTP-GTP:A_RXENPRBSTST_0"></div>
<div id="bits-xc6s-GTP-GTP:A_RXENPRBSTST_1"></div>
<div id="bits-xc6s-GTP-GTP:A_TXBUFDIFFCTRL_0"></div>
<div id="bits-xc6s-GTP-GTP:A_TXBUFDIFFCTRL_1"></div>
<div id="bits-xc6s-GTP-GTP:A_TXENPRBSTST_0"></div>
<div id="bits-xc6s-GTP-GTP:A_TXENPRBSTST_1"></div>
<div id="bits-xc6s-GTP-GTP:A_TXPREEMPHASIS_0"></div>
<div id="bits-xc6s-GTP-GTP:A_TXPREEMPHASIS_1"></div>
<div id="bits-xc6s-GTP-GTP:OOBDETECT_THRESHOLD_0"></div>
<div id="bits-xc6s-GTP-GTP:OOBDETECT_THRESHOLD_1"></div>
<div id="bits-xc6s-GTP-GTP:PLLLKDET_CFG_0"></div>
<div id="bits-xc6s-GTP-GTP:PLLLKDET_CFG_1"></div>
<div id="bits-xc6s-GTP-GTP:SATA_BURST_VAL_0"></div>
<div id="bits-xc6s-GTP-GTP:SATA_BURST_VAL_1"></div>
<div id="bits-xc6s-GTP-GTP:SATA_IDLE_VAL_0"></div>
<div id="bits-xc6s-GTP-GTP:SATA_IDLE_VAL_1"></div>
<div id="bits-xc6s-GTP-GTP:TXRX_INVERT_0"></div>
<div id="bits-xc6s-GTP-GTP:TXRX_INVERT_1"></div>
<div id="bits-xc6s-GTP-GTP:TX_IDLE_DELAY_0"></div>
<div id="bits-xc6s-GTP-GTP:TX_IDLE_DELAY_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:A_LOOPBACK_0</th><th>[8, 25, 20]</th><th>[8, 25, 19]</th><th>[8, 25, 18]</th></tr>
<tr><th>GTP:A_LOOPBACK_1</th><th>[8, 23, 20]</th><th>[8, 23, 19]</th><th>[8, 23, 18]</th></tr>
<tr><th>GTP:A_RXENPRBSTST_0</th><th>[8, 25, 59]</th><th>[8, 25, 58]</th><th>[8, 25, 57]</th></tr>
<tr><th>GTP:A_RXENPRBSTST_1</th><th>[8, 23, 59]</th><th>[8, 23, 58]</th><th>[8, 23, 57]</th></tr>
<tr><th>GTP:A_TXBUFDIFFCTRL_0</th><th>[8, 25, 27]</th><th>[8, 25, 26]</th><th>[8, 25, 25]</th></tr>
<tr><th>GTP:A_TXBUFDIFFCTRL_1</th><th>[8, 23, 27]</th><th>[8, 23, 26]</th><th>[8, 23, 25]</th></tr>
<tr><th>GTP:A_TXENPRBSTST_0</th><th>[8, 25, 56]</th><th>[8, 25, 55]</th><th>[8, 25, 54]</th></tr>
<tr><th>GTP:A_TXENPRBSTST_1</th><th>[8, 23, 56]</th><th>[8, 23, 55]</th><th>[8, 23, 54]</th></tr>
<tr><th>GTP:A_TXPREEMPHASIS_0</th><th>[8, 25, 23]</th><th>[8, 25, 22]</th><th>[8, 25, 21]</th></tr>
<tr><th>GTP:A_TXPREEMPHASIS_1</th><th>[8, 23, 23]</th><th>[8, 23, 22]</th><th>[8, 23, 21]</th></tr>
<tr><th>GTP:OOBDETECT_THRESHOLD_0</th><th>[14, 24, 2]</th><th>[14, 24, 1]</th><th>[14, 24, 0]</th></tr>
<tr><th>GTP:OOBDETECT_THRESHOLD_1</th><th>[14, 22, 2]</th><th>[14, 22, 1]</th><th>[14, 22, 0]</th></tr>
<tr><th>GTP:PLLLKDET_CFG_0</th><th>[12, 24, 61]</th><th>[12, 24, 60]</th><th>[12, 24, 59]</th></tr>
<tr><th>GTP:PLLLKDET_CFG_1</th><th>[12, 22, 61]</th><th>[12, 22, 60]</th><th>[12, 22, 59]</th></tr>
<tr><th>GTP:SATA_BURST_VAL_0</th><th>[8, 24, 38]</th><th>[8, 24, 37]</th><th>[8, 24, 36]</th></tr>
<tr><th>GTP:SATA_BURST_VAL_1</th><th>[8, 22, 38]</th><th>[8, 22, 37]</th><th>[8, 22, 36]</th></tr>
<tr><th>GTP:SATA_IDLE_VAL_0</th><th>[8, 24, 41]</th><th>[8, 24, 40]</th><th>[8, 24, 39]</th></tr>
<tr><th>GTP:SATA_IDLE_VAL_1</th><th>[8, 22, 41]</th><th>[8, 22, 40]</th><th>[8, 22, 39]</th></tr>
<tr><th>GTP:TXRX_INVERT_0</th><th>[9, 24, 4]</th><th>[9, 24, 3]</th><th>[9, 24, 2]</th></tr>
<tr><th>GTP:TXRX_INVERT_1</th><th>[9, 22, 4]</th><th>[9, 22, 3]</th><th>[9, 22, 2]</th></tr>
<tr><th>GTP:TX_IDLE_DELAY_0</th><th>[9, 24, 45]</th><th>[9, 24, 44]</th><th>[9, 24, 43]</th></tr>
<tr><th>GTP:TX_IDLE_DELAY_1</th><th>[9, 22, 45]</th><th>[9, 22, 44]</th><th>[9, 22, 43]</th></tr>
<tr><td>Non-inverted</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:AC_CAP_DIS_0"></div>
<div id="bits-xc6s-GTP-GTP:AC_CAP_DIS_1"></div>
<div id="bits-xc6s-GTP-GTP:A_GTPRESET_0"></div>
<div id="bits-xc6s-GTP-GTP:A_GTPRESET_1"></div>
<div id="bits-xc6s-GTP-GTP:A_PLLLKDETEN_0"></div>
<div id="bits-xc6s-GTP-GTP:A_PLLLKDETEN_1"></div>
<div id="bits-xc6s-GTP-GTP:A_PLLPOWERDOWN_0"></div>
<div id="bits-xc6s-GTP-GTP:A_PLLPOWERDOWN_1"></div>
<div id="bits-xc6s-GTP-GTP:A_PRBSCNTRESET_0"></div>
<div id="bits-xc6s-GTP-GTP:A_PRBSCNTRESET_1"></div>
<div id="bits-xc6s-GTP-GTP:A_RXBUFRESET_0"></div>
<div id="bits-xc6s-GTP-GTP:A_RXBUFRESET_1"></div>
<div id="bits-xc6s-GTP-GTP:A_RXCDRFREQRESET_0"></div>
<div id="bits-xc6s-GTP-GTP:A_RXCDRFREQRESET_1"></div>
<div id="bits-xc6s-GTP-GTP:A_RXCDRHOLD_0"></div>
<div id="bits-xc6s-GTP-GTP:A_RXCDRHOLD_1"></div>
<div id="bits-xc6s-GTP-GTP:A_RXCDRPHASERESET_0"></div>
<div id="bits-xc6s-GTP-GTP:A_RXCDRPHASERESET_1"></div>
<div id="bits-xc6s-GTP-GTP:A_RXCDRRESET_0"></div>
<div id="bits-xc6s-GTP-GTP:A_RXCDRRESET_1"></div>
<div id="bits-xc6s-GTP-GTP:A_RXENPMAPHASEALIGN_0"></div>
<div id="bits-xc6s-GTP-GTP:A_RXENPMAPHASEALIGN_1"></div>
<div id="bits-xc6s-GTP-GTP:A_RXPMASETPHASE_0"></div>
<div id="bits-xc6s-GTP-GTP:A_RXPMASETPHASE_1"></div>
<div id="bits-xc6s-GTP-GTP:A_RXPOLARITY_0"></div>
<div id="bits-xc6s-GTP-GTP:A_RXPOLARITY_1"></div>
<div id="bits-xc6s-GTP-GTP:A_RXRESET_0"></div>
<div id="bits-xc6s-GTP-GTP:A_RXRESET_1"></div>
<div id="bits-xc6s-GTP-GTP:A_TXELECIDLE_0"></div>
<div id="bits-xc6s-GTP-GTP:A_TXELECIDLE_1"></div>
<div id="bits-xc6s-GTP-GTP:A_TXENPMAPHASEALIGN_0"></div>
<div id="bits-xc6s-GTP-GTP:A_TXENPMAPHASEALIGN_1"></div>
<div id="bits-xc6s-GTP-GTP:A_TXPMASETPHASE_0"></div>
<div id="bits-xc6s-GTP-GTP:A_TXPMASETPHASE_1"></div>
<div id="bits-xc6s-GTP-GTP:A_TXPOLARITY_0"></div>
<div id="bits-xc6s-GTP-GTP:A_TXPOLARITY_1"></div>
<div id="bits-xc6s-GTP-GTP:A_TXPRBSFORCEERR_0"></div>
<div id="bits-xc6s-GTP-GTP:A_TXPRBSFORCEERR_1"></div>
<div id="bits-xc6s-GTP-GTP:A_TXRESET_0"></div>
<div id="bits-xc6s-GTP-GTP:A_TXRESET_1"></div>
<div id="bits-xc6s-GTP-GTP:CHAN_BOND_KEEP_ALIGN_0"></div>
<div id="bits-xc6s-GTP-GTP:CHAN_BOND_KEEP_ALIGN_1"></div>
<div id="bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_USE_0"></div>
<div id="bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_USE_1"></div>
<div id="bits-xc6s-GTP-GTP:CLKINDC_B_0"></div>
<div id="bits-xc6s-GTP-GTP:CLKINDC_B_1"></div>
<div id="bits-xc6s-GTP-GTP:CLKRCV_TRST_0"></div>
<div id="bits-xc6s-GTP-GTP:CLKRCV_TRST_1"></div>
<div id="bits-xc6s-GTP-GTP:CLK_CORRECT_USE_0"></div>
<div id="bits-xc6s-GTP-GTP:CLK_CORRECT_USE_1"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_INSERT_IDLE_FLAG_0"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_INSERT_IDLE_FLAG_1"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_KEEP_IDLE_0"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_KEEP_IDLE_1"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_PRECEDENCE_0"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_PRECEDENCE_1"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_USE_0"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_USE_1"></div>
<div id="bits-xc6s-GTP-GTP:DEC_MCOMMA_DETECT_0"></div>
<div id="bits-xc6s-GTP-GTP:DEC_MCOMMA_DETECT_1"></div>
<div id="bits-xc6s-GTP-GTP:DEC_PCOMMA_DETECT_0"></div>
<div id="bits-xc6s-GTP-GTP:DEC_PCOMMA_DETECT_1"></div>
<div id="bits-xc6s-GTP-GTP:DEC_VALID_COMMA_ONLY_0"></div>
<div id="bits-xc6s-GTP-GTP:DEC_VALID_COMMA_ONLY_1"></div>
<div id="bits-xc6s-GTP-GTP:GTP_CFG_PWRUP_0"></div>
<div id="bits-xc6s-GTP-GTP:GTP_CFG_PWRUP_1"></div>
<div id="bits-xc6s-GTP-GTP:LOOPBACK_DRP_EN_0"></div>
<div id="bits-xc6s-GTP-GTP:LOOPBACK_DRP_EN_1"></div>
<div id="bits-xc6s-GTP-GTP:MASTER_DRP_EN_0"></div>
<div id="bits-xc6s-GTP-GTP:MASTER_DRP_EN_1"></div>
<div id="bits-xc6s-GTP-GTP:MCOMMA_DETECT_0"></div>
<div id="bits-xc6s-GTP-GTP:MCOMMA_DETECT_1"></div>
<div id="bits-xc6s-GTP-GTP:PCI_EXPRESS_MODE_0"></div>
<div id="bits-xc6s-GTP-GTP:PCI_EXPRESS_MODE_1"></div>
<div id="bits-xc6s-GTP-GTP:PCOMMA_DETECT_0"></div>
<div id="bits-xc6s-GTP-GTP:PCOMMA_DETECT_1"></div>
<div id="bits-xc6s-GTP-GTP:PDELIDLE_DRP_EN_0"></div>
<div id="bits-xc6s-GTP-GTP:PDELIDLE_DRP_EN_1"></div>
<div id="bits-xc6s-GTP-GTP:PHASEALIGN_DRP_EN_0"></div>
<div id="bits-xc6s-GTP-GTP:PHASEALIGN_DRP_EN_1"></div>
<div id="bits-xc6s-GTP-GTP:PLL_DRP_EN_0"></div>
<div id="bits-xc6s-GTP-GTP:PLL_DRP_EN_1"></div>
<div id="bits-xc6s-GTP-GTP:PLL_SATA_0"></div>
<div id="bits-xc6s-GTP-GTP:PLL_SATA_1"></div>
<div id="bits-xc6s-GTP-GTP:PLL_STARTUP_EN_0"></div>
<div id="bits-xc6s-GTP-GTP:PLL_STARTUP_EN_1"></div>
<div id="bits-xc6s-GTP-GTP:POLARITY_DRP_EN_0"></div>
<div id="bits-xc6s-GTP-GTP:POLARITY_DRP_EN_1"></div>
<div id="bits-xc6s-GTP-GTP:PRBS_DRP_EN_0"></div>
<div id="bits-xc6s-GTP-GTP:PRBS_DRP_EN_1"></div>
<div id="bits-xc6s-GTP-GTP:RCV_TERM_GND_0"></div>
<div id="bits-xc6s-GTP-GTP:RCV_TERM_GND_1"></div>
<div id="bits-xc6s-GTP-GTP:RCV_TERM_VTTRX_0"></div>
<div id="bits-xc6s-GTP-GTP:RCV_TERM_VTTRX_1"></div>
<div id="bits-xc6s-GTP-GTP:REFSELPLL0_STATIC_ENABLE"></div>
<div id="bits-xc6s-GTP-GTP:REFSELPLL1_STATIC_ENABLE"></div>
<div id="bits-xc6s-GTP-GTP:RESET_DRP_EN_0"></div>
<div id="bits-xc6s-GTP-GTP:RESET_DRP_EN_1"></div>
<div id="bits-xc6s-GTP-GTP:RXEQ_DRP_EN_0"></div>
<div id="bits-xc6s-GTP-GTP:RXEQ_DRP_EN_1"></div>
<div id="bits-xc6s-GTP-GTP:RXPRBSERR_LOOPBACK_0"></div>
<div id="bits-xc6s-GTP-GTP:RXPRBSERR_LOOPBACK_1"></div>
<div id="bits-xc6s-GTP-GTP:RX_BUFFER_USE_0"></div>
<div id="bits-xc6s-GTP-GTP:RX_BUFFER_USE_1"></div>
<div id="bits-xc6s-GTP-GTP:RX_CDR_FORCE_ROTATE_0"></div>
<div id="bits-xc6s-GTP-GTP:RX_CDR_FORCE_ROTATE_1"></div>
<div id="bits-xc6s-GTP-GTP:RX_DECODE_SEQ_MATCH_0"></div>
<div id="bits-xc6s-GTP-GTP:RX_DECODE_SEQ_MATCH_1"></div>
<div id="bits-xc6s-GTP-GTP:RX_EN_IDLE_HOLD_CDR_0"></div>
<div id="bits-xc6s-GTP-GTP:RX_EN_IDLE_HOLD_CDR_1"></div>
<div id="bits-xc6s-GTP-GTP:RX_EN_IDLE_RESET_BUF_0"></div>
<div id="bits-xc6s-GTP-GTP:RX_EN_IDLE_RESET_BUF_1"></div>
<div id="bits-xc6s-GTP-GTP:RX_EN_IDLE_RESET_FR_0"></div>
<div id="bits-xc6s-GTP-GTP:RX_EN_IDLE_RESET_FR_1"></div>
<div id="bits-xc6s-GTP-GTP:RX_EN_IDLE_RESET_PH_0"></div>
<div id="bits-xc6s-GTP-GTP:RX_EN_IDLE_RESET_PH_1"></div>
<div id="bits-xc6s-GTP-GTP:RX_EN_MODE_RESET_BUF_0"></div>
<div id="bits-xc6s-GTP-GTP:RX_EN_MODE_RESET_BUF_1"></div>
<div id="bits-xc6s-GTP-GTP:RX_LOSS_OF_SYNC_FSM_0"></div>
<div id="bits-xc6s-GTP-GTP:RX_LOSS_OF_SYNC_FSM_1"></div>
<div id="bits-xc6s-GTP-GTP:TERMINATION_OVRD_0"></div>
<div id="bits-xc6s-GTP-GTP:TERMINATION_OVRD_1"></div>
<div id="bits-xc6s-GTP-GTP:TXDRIVE_DRP_EN_0"></div>
<div id="bits-xc6s-GTP-GTP:TXDRIVE_DRP_EN_1"></div>
<div id="bits-xc6s-GTP-GTP:TX_BUFFER_USE_0"></div>
<div id="bits-xc6s-GTP-GTP:TX_BUFFER_USE_1"></div>
<div id="bits-xc6s-GTP-GTP:USR_CODE_ERR_CLR_0"></div>
<div id="bits-xc6s-GTP-GTP:USR_CODE_ERR_CLR_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:AC_CAP_DIS_0</th><th>[14, 24, 5]</th></tr>
<tr><th>GTP:AC_CAP_DIS_1</th><th>[14, 22, 5]</th></tr>
<tr><th>GTP:A_GTPRESET_0</th><th>[8, 25, 45]</th></tr>
<tr><th>GTP:A_GTPRESET_1</th><th>[8, 23, 45]</th></tr>
<tr><th>GTP:A_PLLLKDETEN_0</th><th>[8, 25, 38]</th></tr>
<tr><th>GTP:A_PLLLKDETEN_1</th><th>[8, 23, 38]</th></tr>
<tr><th>GTP:A_PLLPOWERDOWN_0</th><th>[8, 25, 47]</th></tr>
<tr><th>GTP:A_PLLPOWERDOWN_1</th><th>[8, 23, 47]</th></tr>
<tr><th>GTP:A_PRBSCNTRESET_0</th><th>[8, 25, 53]</th></tr>
<tr><th>GTP:A_PRBSCNTRESET_1</th><th>[8, 23, 53]</th></tr>
<tr><th>GTP:A_RXBUFRESET_0</th><th>[8, 25, 44]</th></tr>
<tr><th>GTP:A_RXBUFRESET_1</th><th>[8, 23, 44]</th></tr>
<tr><th>GTP:A_RXCDRFREQRESET_0</th><th>[8, 25, 40]</th></tr>
<tr><th>GTP:A_RXCDRFREQRESET_1</th><th>[8, 23, 40]</th></tr>
<tr><th>GTP:A_RXCDRHOLD_0</th><th>[8, 25, 41]</th></tr>
<tr><th>GTP:A_RXCDRHOLD_1</th><th>[8, 23, 41]</th></tr>
<tr><th>GTP:A_RXCDRPHASERESET_0</th><th>[8, 25, 39]</th></tr>
<tr><th>GTP:A_RXCDRPHASERESET_1</th><th>[8, 23, 39]</th></tr>
<tr><th>GTP:A_RXCDRRESET_0</th><th>[8, 25, 46]</th></tr>
<tr><th>GTP:A_RXCDRRESET_1</th><th>[8, 23, 46]</th></tr>
<tr><th>GTP:A_RXENPMAPHASEALIGN_0</th><th>[8, 25, 36]</th></tr>
<tr><th>GTP:A_RXENPMAPHASEALIGN_1</th><th>[8, 23, 36]</th></tr>
<tr><th>GTP:A_RXPMASETPHASE_0</th><th>[8, 25, 37]</th></tr>
<tr><th>GTP:A_RXPMASETPHASE_1</th><th>[8, 23, 37]</th></tr>
<tr><th>GTP:A_RXPOLARITY_0</th><th>[8, 25, 17]</th></tr>
<tr><th>GTP:A_RXPOLARITY_1</th><th>[8, 23, 17]</th></tr>
<tr><th>GTP:A_RXRESET_0</th><th>[8, 25, 43]</th></tr>
<tr><th>GTP:A_RXRESET_1</th><th>[8, 23, 43]</th></tr>
<tr><th>GTP:A_TXELECIDLE_0</th><th>[8, 25, 52]</th></tr>
<tr><th>GTP:A_TXELECIDLE_1</th><th>[8, 23, 52]</th></tr>
<tr><th>GTP:A_TXENPMAPHASEALIGN_0</th><th>[8, 25, 34]</th></tr>
<tr><th>GTP:A_TXENPMAPHASEALIGN_1</th><th>[8, 23, 34]</th></tr>
<tr><th>GTP:A_TXPMASETPHASE_0</th><th>[8, 25, 35]</th></tr>
<tr><th>GTP:A_TXPMASETPHASE_1</th><th>[8, 23, 35]</th></tr>
<tr><th>GTP:A_TXPOLARITY_0</th><th>[8, 25, 16]</th></tr>
<tr><th>GTP:A_TXPOLARITY_1</th><th>[8, 23, 16]</th></tr>
<tr><th>GTP:A_TXPRBSFORCEERR_0</th><th>[8, 25, 60]</th></tr>
<tr><th>GTP:A_TXPRBSFORCEERR_1</th><th>[8, 23, 60]</th></tr>
<tr><th>GTP:A_TXRESET_0</th><th>[8, 25, 42]</th></tr>
<tr><th>GTP:A_TXRESET_1</th><th>[8, 23, 42]</th></tr>
<tr><th>GTP:CHAN_BOND_KEEP_ALIGN_0</th><th>[13, 25, 26]</th></tr>
<tr><th>GTP:CHAN_BOND_KEEP_ALIGN_1</th><th>[13, 23, 26]</th></tr>
<tr><th>GTP:CHAN_BOND_SEQ_2_USE_0</th><th>[13, 25, 27]</th></tr>
<tr><th>GTP:CHAN_BOND_SEQ_2_USE_1</th><th>[13, 23, 27]</th></tr>
<tr><th>GTP:CLKINDC_B_0</th><th>[12, 24, 16]</th></tr>
<tr><th>GTP:CLKINDC_B_1</th><th>[12, 22, 16]</th></tr>
<tr><th>GTP:CLKRCV_TRST_0</th><th>[12, 24, 17]</th></tr>
<tr><th>GTP:CLKRCV_TRST_1</th><th>[12, 22, 17]</th></tr>
<tr><th>GTP:CLK_CORRECT_USE_0</th><th>[15, 25, 14]</th></tr>
<tr><th>GTP:CLK_CORRECT_USE_1</th><th>[15, 23, 14]</th></tr>
<tr><th>GTP:CLK_COR_INSERT_IDLE_FLAG_0</th><th>[15, 25, 10]</th></tr>
<tr><th>GTP:CLK_COR_INSERT_IDLE_FLAG_1</th><th>[15, 23, 10]</th></tr>
<tr><th>GTP:CLK_COR_KEEP_IDLE_0</th><th>[15, 25, 11]</th></tr>
<tr><th>GTP:CLK_COR_KEEP_IDLE_1</th><th>[15, 23, 11]</th></tr>
<tr><th>GTP:CLK_COR_PRECEDENCE_0</th><th>[15, 25, 12]</th></tr>
<tr><th>GTP:CLK_COR_PRECEDENCE_1</th><th>[15, 23, 12]</th></tr>
<tr><th>GTP:CLK_COR_SEQ_2_USE_0</th><th>[15, 25, 13]</th></tr>
<tr><th>GTP:CLK_COR_SEQ_2_USE_1</th><th>[15, 23, 13]</th></tr>
<tr><th>GTP:DEC_MCOMMA_DETECT_0</th><th>[11, 25, 12]</th></tr>
<tr><th>GTP:DEC_MCOMMA_DETECT_1</th><th>[11, 23, 12]</th></tr>
<tr><th>GTP:DEC_PCOMMA_DETECT_0</th><th>[11, 25, 14]</th></tr>
<tr><th>GTP:DEC_PCOMMA_DETECT_1</th><th>[11, 23, 14]</th></tr>
<tr><th>GTP:DEC_VALID_COMMA_ONLY_0</th><th>[11, 25, 11]</th></tr>
<tr><th>GTP:DEC_VALID_COMMA_ONLY_1</th><th>[11, 23, 11]</th></tr>
<tr><th>GTP:GTP_CFG_PWRUP_0</th><th>[10, 25, 28]</th></tr>
<tr><th>GTP:GTP_CFG_PWRUP_1</th><th>[10, 23, 28]</th></tr>
<tr><th>GTP:LOOPBACK_DRP_EN_0</th><th>[8, 25, 2]</th></tr>
<tr><th>GTP:LOOPBACK_DRP_EN_1</th><th>[8, 23, 2]</th></tr>
<tr><th>GTP:MASTER_DRP_EN_0</th><th>[8, 25, 0]</th></tr>
<tr><th>GTP:MASTER_DRP_EN_1</th><th>[8, 23, 0]</th></tr>
<tr><th>GTP:MCOMMA_DETECT_0</th><th>[11, 25, 13]</th></tr>
<tr><th>GTP:MCOMMA_DETECT_1</th><th>[11, 23, 13]</th></tr>
<tr><th>GTP:PCI_EXPRESS_MODE_0</th><th>[13, 25, 30]</th></tr>
<tr><th>GTP:PCI_EXPRESS_MODE_1</th><th>[13, 23, 30]</th></tr>
<tr><th>GTP:PCOMMA_DETECT_0</th><th>[11, 25, 15]</th></tr>
<tr><th>GTP:PCOMMA_DETECT_1</th><th>[11, 23, 15]</th></tr>
<tr><th>GTP:PDELIDLE_DRP_EN_0</th><th>[8, 25, 8]</th></tr>
<tr><th>GTP:PDELIDLE_DRP_EN_1</th><th>[8, 23, 8]</th></tr>
<tr><th>GTP:PHASEALIGN_DRP_EN_0</th><th>[8, 25, 5]</th></tr>
<tr><th>GTP:PHASEALIGN_DRP_EN_1</th><th>[8, 23, 5]</th></tr>
<tr><th>GTP:PLL_DRP_EN_0</th><th>[8, 25, 6]</th></tr>
<tr><th>GTP:PLL_DRP_EN_1</th><th>[8, 23, 6]</th></tr>
<tr><th>GTP:PLL_SATA_0</th><th>[8, 24, 42]</th></tr>
<tr><th>GTP:PLL_SATA_1</th><th>[8, 22, 42]</th></tr>
<tr><th>GTP:PLL_STARTUP_EN_0</th><th>[13, 24, 12]</th></tr>
<tr><th>GTP:PLL_STARTUP_EN_1</th><th>[13, 22, 12]</th></tr>
<tr><th>GTP:POLARITY_DRP_EN_0</th><th>[8, 25, 1]</th></tr>
<tr><th>GTP:POLARITY_DRP_EN_1</th><th>[8, 23, 1]</th></tr>
<tr><th>GTP:PRBS_DRP_EN_0</th><th>[8, 25, 9]</th></tr>
<tr><th>GTP:PRBS_DRP_EN_1</th><th>[8, 23, 9]</th></tr>
<tr><th>GTP:RCV_TERM_GND_0</th><th>[14, 24, 8]</th></tr>
<tr><th>GTP:RCV_TERM_GND_1</th><th>[14, 22, 8]</th></tr>
<tr><th>GTP:RCV_TERM_VTTRX_0</th><th>[14, 24, 9]</th></tr>
<tr><th>GTP:RCV_TERM_VTTRX_1</th><th>[14, 22, 9]</th></tr>
<tr><th>GTP:REFSELPLL0_STATIC_ENABLE</th><th>[12, 24, 31]</th></tr>
<tr><th>GTP:REFSELPLL1_STATIC_ENABLE</th><th>[12, 22, 31]</th></tr>
<tr><th>GTP:RESET_DRP_EN_0</th><th>[8, 25, 7]</th></tr>
<tr><th>GTP:RESET_DRP_EN_1</th><th>[8, 23, 7]</th></tr>
<tr><th>GTP:RXEQ_DRP_EN_0</th><th>[8, 25, 4]</th></tr>
<tr><th>GTP:RXEQ_DRP_EN_1</th><th>[8, 23, 4]</th></tr>
<tr><th>GTP:RXPRBSERR_LOOPBACK_0</th><th>[8, 24, 48]</th></tr>
<tr><th>GTP:RXPRBSERR_LOOPBACK_1</th><th>[8, 22, 48]</th></tr>
<tr><th>GTP:RX_BUFFER_USE_0</th><th>[9, 24, 0]</th></tr>
<tr><th>GTP:RX_BUFFER_USE_1</th><th>[9, 22, 0]</th></tr>
<tr><th>GTP:RX_CDR_FORCE_ROTATE_0</th><th>[13, 24, 22]</th></tr>
<tr><th>GTP:RX_CDR_FORCE_ROTATE_1</th><th>[13, 22, 22]</th></tr>
<tr><th>GTP:RX_DECODE_SEQ_MATCH_0</th><th>[15, 25, 15]</th></tr>
<tr><th>GTP:RX_DECODE_SEQ_MATCH_1</th><th>[15, 23, 15]</th></tr>
<tr><th>GTP:RX_EN_IDLE_HOLD_CDR_0</th><th>[9, 25, 27]</th></tr>
<tr><th>GTP:RX_EN_IDLE_HOLD_CDR_1</th><th>[9, 23, 27]</th></tr>
<tr><th>GTP:RX_EN_IDLE_RESET_BUF_0</th><th>[9, 25, 30]</th></tr>
<tr><th>GTP:RX_EN_IDLE_RESET_BUF_1</th><th>[9, 23, 30]</th></tr>
<tr><th>GTP:RX_EN_IDLE_RESET_FR_0</th><th>[9, 25, 28]</th></tr>
<tr><th>GTP:RX_EN_IDLE_RESET_FR_1</th><th>[9, 23, 28]</th></tr>
<tr><th>GTP:RX_EN_IDLE_RESET_PH_0</th><th>[9, 25, 29]</th></tr>
<tr><th>GTP:RX_EN_IDLE_RESET_PH_1</th><th>[9, 23, 29]</th></tr>
<tr><th>GTP:RX_EN_MODE_RESET_BUF_0</th><th>[12, 25, 42]</th></tr>
<tr><th>GTP:RX_EN_MODE_RESET_BUF_1</th><th>[12, 23, 42]</th></tr>
<tr><th>GTP:RX_LOSS_OF_SYNC_FSM_0</th><th>[9, 24, 5]</th></tr>
<tr><th>GTP:RX_LOSS_OF_SYNC_FSM_1</th><th>[9, 22, 5]</th></tr>
<tr><th>GTP:TERMINATION_OVRD_0</th><th>[13, 24, 21]</th></tr>
<tr><th>GTP:TERMINATION_OVRD_1</th><th>[13, 22, 21]</th></tr>
<tr><th>GTP:TXDRIVE_DRP_EN_0</th><th>[8, 25, 3]</th></tr>
<tr><th>GTP:TXDRIVE_DRP_EN_1</th><th>[8, 23, 3]</th></tr>
<tr><th>GTP:TX_BUFFER_USE_0</th><th>[9, 24, 1]</th></tr>
<tr><th>GTP:TX_BUFFER_USE_1</th><th>[9, 22, 1]</th></tr>
<tr><th>GTP:USR_CODE_ERR_CLR_0</th><th>[9, 24, 12]</th></tr>
<tr><th>GTP:USR_CODE_ERR_CLR_1</th><th>[9, 22, 12]</th></tr>
<tr><td>Non-inverted</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:RX_STATUS_FMT_0"></div>
<div id="bits-xc6s-GTP-GTP:RX_STATUS_FMT_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:RX_STATUS_FMT_0</th><th>[8, 24, 43]</th></tr>
<tr><th>GTP:RX_STATUS_FMT_1</th><th>[8, 22, 43]</th></tr>
<tr><td>PCIE</td><td>0</td></tr>
<tr><td>SATA</td><td>1</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:A_RXEQMIX_0"></div>
<div id="bits-xc6s-GTP-GTP:A_RXEQMIX_1"></div>
<div id="bits-xc6s-GTP-GTP:A_RXPOWERDOWN_0"></div>
<div id="bits-xc6s-GTP-GTP:A_RXPOWERDOWN_1"></div>
<div id="bits-xc6s-GTP-GTP:A_TXPOWERDOWN_0"></div>
<div id="bits-xc6s-GTP-GTP:A_TXPOWERDOWN_1"></div>
<div id="bits-xc6s-GTP-GTP:CM_TRIM_0"></div>
<div id="bits-xc6s-GTP-GTP:CM_TRIM_1"></div>
<div id="bits-xc6s-GTP-GTP:TEST_CLK_OUT_GTP_0"></div>
<div id="bits-xc6s-GTP-GTP:TEST_CLK_OUT_GTP_1"></div>
<div id="bits-xc6s-GTP-GTP:TX_TDCC_CFG_0"></div>
<div id="bits-xc6s-GTP-GTP:TX_TDCC_CFG_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:A_RXEQMIX_0</th><th>[8, 25, 33]</th><th>[8, 25, 32]</th></tr>
<tr><th>GTP:A_RXEQMIX_1</th><th>[8, 23, 33]</th><th>[8, 23, 32]</th></tr>
<tr><th>GTP:A_RXPOWERDOWN_0</th><th>[8, 25, 49]</th><th>[8, 25, 48]</th></tr>
<tr><th>GTP:A_RXPOWERDOWN_1</th><th>[8, 23, 49]</th><th>[8, 23, 48]</th></tr>
<tr><th>GTP:A_TXPOWERDOWN_0</th><th>[8, 25, 51]</th><th>[8, 25, 50]</th></tr>
<tr><th>GTP:A_TXPOWERDOWN_1</th><th>[8, 23, 51]</th><th>[8, 23, 50]</th></tr>
<tr><th>GTP:CM_TRIM_0</th><th>[14, 24, 7]</th><th>[14, 24, 6]</th></tr>
<tr><th>GTP:CM_TRIM_1</th><th>[14, 22, 7]</th><th>[14, 22, 6]</th></tr>
<tr><th>GTP:TEST_CLK_OUT_GTP_0</th><th>[12, 24, 33]</th><th>[12, 24, 32]</th></tr>
<tr><th>GTP:TEST_CLK_OUT_GTP_1</th><th>[12, 22, 33]</th><th>[12, 22, 32]</th></tr>
<tr><th>GTP:TX_TDCC_CFG_0</th><th>[14, 24, 4]</th><th>[14, 24, 3]</th></tr>
<tr><th>GTP:TX_TDCC_CFG_1</th><th>[14, 22, 4]</th><th>[14, 22, 3]</th></tr>
<tr><td>Non-inverted</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:RX_LOS_THRESHOLD_0"></div>
<div id="bits-xc6s-GTP-GTP:RX_LOS_THRESHOLD_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:RX_LOS_THRESHOLD_0</th><th>[9, 24, 8]</th><th>[9, 24, 7]</th><th>[9, 24, 6]</th></tr>
<tr><th>GTP:RX_LOS_THRESHOLD_1</th><th>[9, 22, 8]</th><th>[9, 22, 7]</th><th>[9, 22, 6]</th></tr>
<tr><td>4</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>8</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>16</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>32</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>64</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>128</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>256</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>512</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:RX_LOS_INVALID_INCR_0"></div>
<div id="bits-xc6s-GTP-GTP:RX_LOS_INVALID_INCR_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:RX_LOS_INVALID_INCR_0</th><th>[9, 24, 11]</th><th>[9, 24, 10]</th><th>[9, 24, 9]</th></tr>
<tr><th>GTP:RX_LOS_INVALID_INCR_1</th><th>[9, 22, 11]</th><th>[9, 22, 10]</th><th>[9, 22, 9]</th></tr>
<tr><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>4</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>8</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>16</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>32</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>64</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>128</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:PMA_CDR_SCAN_0"></div>
<div id="bits-xc6s-GTP-GTP:PMA_CDR_SCAN_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:PMA_CDR_SCAN_0</th><th>[9, 24, 42]</th><th>[9, 24, 41]</th><th>[9, 24, 40]</th><th>[9, 24, 39]</th><th>[9, 24, 38]</th><th>[9, 24, 37]</th><th>[9, 24, 36]</th><th>[9, 24, 35]</th><th>[9, 24, 34]</th><th>[9, 24, 33]</th><th>[9, 24, 32]</th><th>[9, 24, 31]</th><th>[9, 24, 30]</th><th>[9, 24, 29]</th><th>[9, 24, 28]</th><th>[9, 24, 27]</th><th>[9, 24, 26]</th><th>[9, 24, 25]</th><th>[9, 24, 24]</th><th>[9, 24, 23]</th><th>[9, 24, 22]</th><th>[9, 24, 21]</th><th>[9, 24, 20]</th><th>[9, 24, 19]</th><th>[9, 24, 18]</th><th>[9, 24, 17]</th><th>[9, 24, 16]</th></tr>
<tr><th>GTP:PMA_CDR_SCAN_1</th><th>[9, 22, 42]</th><th>[9, 22, 41]</th><th>[9, 22, 40]</th><th>[9, 22, 39]</th><th>[9, 22, 38]</th><th>[9, 22, 37]</th><th>[9, 22, 36]</th><th>[9, 22, 35]</th><th>[9, 22, 34]</th><th>[9, 22, 33]</th><th>[9, 22, 32]</th><th>[9, 22, 31]</th><th>[9, 22, 30]</th><th>[9, 22, 29]</th><th>[9, 22, 28]</th><th>[9, 22, 27]</th><th>[9, 22, 26]</th><th>[9, 22, 25]</th><th>[9, 22, 24]</th><th>[9, 22, 23]</th><th>[9, 22, 22]</th><th>[9, 22, 21]</th><th>[9, 22, 20]</th><th>[9, 22, 19]</th><th>[9, 22, 18]</th><th>[9, 22, 17]</th><th>[9, 22, 16]</th></tr>
<tr><td>Non-inverted</td><td>[26]</td><td>[25]</td><td>[24]</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:TX_DETECT_RX_CFG_0"></div>
<div id="bits-xc6s-GTP-GTP:TX_DETECT_RX_CFG_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:TX_DETECT_RX_CFG_0</th><th>[9, 24, 61]</th><th>[9, 24, 60]</th><th>[9, 24, 59]</th><th>[9, 24, 58]</th><th>[9, 24, 57]</th><th>[9, 24, 56]</th><th>[9, 24, 55]</th><th>[9, 24, 54]</th><th>[9, 24, 53]</th><th>[9, 24, 52]</th><th>[9, 24, 51]</th><th>[9, 24, 50]</th><th>[9, 24, 49]</th><th>[9, 24, 48]</th></tr>
<tr><th>GTP:TX_DETECT_RX_CFG_1</th><th>[9, 22, 61]</th><th>[9, 22, 60]</th><th>[9, 22, 59]</th><th>[9, 22, 58]</th><th>[9, 22, 57]</th><th>[9, 22, 56]</th><th>[9, 22, 55]</th><th>[9, 22, 54]</th><th>[9, 22, 53]</th><th>[9, 22, 52]</th><th>[9, 22, 51]</th><th>[9, 22, 50]</th><th>[9, 22, 49]</th><th>[9, 22, 48]</th></tr>
<tr><td>Non-inverted</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:CLK25_DIVIDER_0"></div>
<div id="bits-xc6s-GTP-GTP:CLK25_DIVIDER_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:CLK25_DIVIDER_0</th><th>[9, 25, 18]</th><th>[9, 25, 17]</th><th>[9, 25, 16]</th></tr>
<tr><th>GTP:CLK25_DIVIDER_1</th><th>[9, 23, 18]</th><th>[9, 23, 17]</th><th>[9, 23, 16]</th></tr>
<tr><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>3</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>4</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>5</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>6</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>10</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>12</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:OOB_CLK_DIVIDER_0"></div>
<div id="bits-xc6s-GTP-GTP:OOB_CLK_DIVIDER_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:OOB_CLK_DIVIDER_0</th><th>[9, 25, 21]</th><th>[9, 25, 20]</th><th>[9, 25, 19]</th></tr>
<tr><th>GTP:OOB_CLK_DIVIDER_1</th><th>[9, 23, 21]</th><th>[9, 23, 20]</th><th>[9, 23, 19]</th></tr>
<tr><td>1</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>4</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>6</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>8</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>10</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>12</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>14</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:CDR_PH_ADJ_TIME_0"></div>
<div id="bits-xc6s-GTP-GTP:CDR_PH_ADJ_TIME_1"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_REPEAT_WAIT_0"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_REPEAT_WAIT_1"></div>
<div id="bits-xc6s-GTP-GTP:TERMINATION_CTRL_0"></div>
<div id="bits-xc6s-GTP-GTP:TERMINATION_CTRL_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:CDR_PH_ADJ_TIME_0</th><th>[9, 25, 26]</th><th>[9, 25, 25]</th><th>[9, 25, 24]</th><th>[9, 25, 23]</th><th>[9, 25, 22]</th></tr>
<tr><th>GTP:CDR_PH_ADJ_TIME_1</th><th>[9, 23, 26]</th><th>[9, 23, 25]</th><th>[9, 23, 24]</th><th>[9, 23, 23]</th><th>[9, 23, 22]</th></tr>
<tr><th>GTP:CLK_COR_REPEAT_WAIT_0</th><th>[14, 25, 46]</th><th>[14, 25, 45]</th><th>[14, 25, 44]</th><th>[14, 25, 43]</th><th>[14, 25, 42]</th></tr>
<tr><th>GTP:CLK_COR_REPEAT_WAIT_1</th><th>[14, 23, 46]</th><th>[14, 23, 45]</th><th>[14, 23, 44]</th><th>[14, 23, 43]</th><th>[14, 23, 42]</th></tr>
<tr><th>GTP:TERMINATION_CTRL_0</th><th>[13, 24, 20]</th><th>[13, 24, 19]</th><th>[13, 24, 18]</th><th>[13, 24, 17]</th><th>[13, 24, 16]</th></tr>
<tr><th>GTP:TERMINATION_CTRL_1</th><th>[13, 22, 20]</th><th>[13, 22, 19]</th><th>[13, 22, 18]</th><th>[13, 22, 17]</th><th>[13, 22, 16]</th></tr>
<tr><td>Non-inverted</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:PLL_COM_CFG_0"></div>
<div id="bits-xc6s-GTP-GTP:PLL_COM_CFG_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:PLL_COM_CFG_0</th><th>[9, 25, 55]</th><th>[9, 25, 54]</th><th>[9, 25, 53]</th><th>[9, 25, 52]</th><th>[9, 25, 51]</th><th>[9, 25, 50]</th><th>[9, 25, 49]</th><th>[9, 25, 48]</th><th>[9, 25, 47]</th><th>[9, 25, 46]</th><th>[9, 25, 45]</th><th>[9, 25, 44]</th><th>[9, 25, 43]</th><th>[9, 25, 42]</th><th>[9, 25, 41]</th><th>[9, 25, 40]</th><th>[9, 25, 39]</th><th>[9, 25, 38]</th><th>[9, 25, 37]</th><th>[9, 25, 36]</th><th>[9, 25, 35]</th><th>[9, 25, 34]</th><th>[9, 25, 33]</th><th>[9, 25, 32]</th></tr>
<tr><th>GTP:PLL_COM_CFG_1</th><th>[9, 23, 55]</th><th>[9, 23, 54]</th><th>[9, 23, 53]</th><th>[9, 23, 52]</th><th>[9, 23, 51]</th><th>[9, 23, 50]</th><th>[9, 23, 49]</th><th>[9, 23, 48]</th><th>[9, 23, 47]</th><th>[9, 23, 46]</th><th>[9, 23, 45]</th><th>[9, 23, 44]</th><th>[9, 23, 43]</th><th>[9, 23, 42]</th><th>[9, 23, 41]</th><th>[9, 23, 40]</th><th>[9, 23, 39]</th><th>[9, 23, 38]</th><th>[9, 23, 37]</th><th>[9, 23, 36]</th><th>[9, 23, 35]</th><th>[9, 23, 34]</th><th>[9, 23, 33]</th><th>[9, 23, 32]</th></tr>
<tr><td>Non-inverted</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:RX_XCLK_SEL_0"></div>
<div id="bits-xc6s-GTP-GTP:RX_XCLK_SEL_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:RX_XCLK_SEL_0</th><th>[10, 25, 0]</th></tr>
<tr><th>GTP:RX_XCLK_SEL_1</th><th>[10, 23, 0]</th></tr>
<tr><td>RXREC</td><td>0</td></tr>
<tr><td>RXUSR</td><td>1</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:TX_XCLK_SEL_0"></div>
<div id="bits-xc6s-GTP-GTP:TX_XCLK_SEL_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:TX_XCLK_SEL_0</th><th>[10, 25, 1]</th></tr>
<tr><th>GTP:TX_XCLK_SEL_1</th><th>[10, 23, 1]</th></tr>
<tr><td>TXOUT</td><td>0</td></tr>
<tr><td>TXUSR</td><td>1</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:TRANS_TIME_FROM_P2_0"></div>
<div id="bits-xc6s-GTP-GTP:TRANS_TIME_FROM_P2_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:TRANS_TIME_FROM_P2_0</th><th>[10, 25, 27]</th><th>[10, 25, 26]</th><th>[10, 25, 25]</th><th>[10, 25, 24]</th><th>[10, 25, 23]</th><th>[10, 25, 22]</th><th>[10, 25, 21]</th><th>[10, 25, 20]</th><th>[10, 25, 19]</th><th>[10, 25, 18]</th><th>[10, 25, 17]</th><th>[10, 25, 16]</th></tr>
<tr><th>GTP:TRANS_TIME_FROM_P2_1</th><th>[10, 23, 27]</th><th>[10, 23, 26]</th><th>[10, 23, 25]</th><th>[10, 23, 24]</th><th>[10, 23, 23]</th><th>[10, 23, 22]</th><th>[10, 23, 21]</th><th>[10, 23, 20]</th><th>[10, 23, 19]</th><th>[10, 23, 18]</th><th>[10, 23, 17]</th><th>[10, 23, 16]</th></tr>
<tr><td>Non-inverted</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:PLL_CP_CFG_0"></div>
<div id="bits-xc6s-GTP-GTP:PLL_CP_CFG_1"></div>
<div id="bits-xc6s-GTP-GTP:RXEQ_CFG_0"></div>
<div id="bits-xc6s-GTP-GTP:RXEQ_CFG_1"></div>
<div id="bits-xc6s-GTP-GTP:TRANS_TIME_NON_P2_0"></div>
<div id="bits-xc6s-GTP-GTP:TRANS_TIME_NON_P2_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:PLL_CP_CFG_0</th><th>[13, 24, 7]</th><th>[13, 24, 6]</th><th>[13, 24, 5]</th><th>[13, 24, 4]</th><th>[13, 24, 3]</th><th>[13, 24, 2]</th><th>[13, 24, 1]</th><th>[13, 24, 0]</th></tr>
<tr><th>GTP:PLL_CP_CFG_1</th><th>[13, 22, 7]</th><th>[13, 22, 6]</th><th>[13, 22, 5]</th><th>[13, 22, 4]</th><th>[13, 22, 3]</th><th>[13, 22, 2]</th><th>[13, 22, 1]</th><th>[13, 22, 0]</th></tr>
<tr><th>GTP:RXEQ_CFG_0</th><th>[14, 24, 47]</th><th>[14, 24, 46]</th><th>[14, 24, 45]</th><th>[14, 24, 44]</th><th>[14, 24, 43]</th><th>[14, 24, 42]</th><th>[14, 24, 41]</th><th>[14, 24, 40]</th></tr>
<tr><th>GTP:RXEQ_CFG_1</th><th>[14, 22, 47]</th><th>[14, 22, 46]</th><th>[14, 22, 45]</th><th>[14, 22, 44]</th><th>[14, 22, 43]</th><th>[14, 22, 42]</th><th>[14, 22, 41]</th><th>[14, 22, 40]</th></tr>
<tr><th>GTP:TRANS_TIME_NON_P2_0</th><th>[10, 25, 39]</th><th>[10, 25, 38]</th><th>[10, 25, 37]</th><th>[10, 25, 36]</th><th>[10, 25, 35]</th><th>[10, 25, 34]</th><th>[10, 25, 33]</th><th>[10, 25, 32]</th></tr>
<tr><th>GTP:TRANS_TIME_NON_P2_1</th><th>[10, 23, 39]</th><th>[10, 23, 38]</th><th>[10, 23, 37]</th><th>[10, 23, 36]</th><th>[10, 23, 35]</th><th>[10, 23, 34]</th><th>[10, 23, 33]</th><th>[10, 23, 32]</th></tr>
<tr><td>Non-inverted</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_1_0"></div>
<div id="bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_1_1"></div>
<div id="bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_2_0"></div>
<div id="bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_2_1"></div>
<div id="bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_3_0"></div>
<div id="bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_3_1"></div>
<div id="bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_4_0"></div>
<div id="bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_1_4_1"></div>
<div id="bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_1_0"></div>
<div id="bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_1_1"></div>
<div id="bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_2_0"></div>
<div id="bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_2_1"></div>
<div id="bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_3_0"></div>
<div id="bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_3_1"></div>
<div id="bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_4_0"></div>
<div id="bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_2_4_1"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_1_0"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_1_1"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_2_0"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_2_1"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_3_0"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_3_1"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_4_0"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_SEQ_1_4_1"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_1_0"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_1_1"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_2_0"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_2_1"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_3_0"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_3_1"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_4_0"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_SEQ_2_4_1"></div>
<div id="bits-xc6s-GTP-GTP:COMMA_10B_ENABLE_0"></div>
<div id="bits-xc6s-GTP-GTP:COMMA_10B_ENABLE_1"></div>
<div id="bits-xc6s-GTP-GTP:MCOMMA_10B_VALUE_0"></div>
<div id="bits-xc6s-GTP-GTP:MCOMMA_10B_VALUE_1"></div>
<div id="bits-xc6s-GTP-GTP:PCOMMA_10B_VALUE_0"></div>
<div id="bits-xc6s-GTP-GTP:PCOMMA_10B_VALUE_1"></div>
<div id="bits-xc6s-GTP-GTP:TRANS_TIME_TO_P2_0"></div>
<div id="bits-xc6s-GTP-GTP:TRANS_TIME_TO_P2_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:CHAN_BOND_SEQ_1_1_0</th><th>[11, 25, 57]</th><th>[11, 25, 56]</th><th>[11, 25, 55]</th><th>[11, 25, 54]</th><th>[11, 25, 53]</th><th>[11, 25, 52]</th><th>[11, 25, 51]</th><th>[11, 25, 50]</th><th>[11, 25, 49]</th><th>[11, 25, 48]</th></tr>
<tr><th>GTP:CHAN_BOND_SEQ_1_1_1</th><th>[11, 23, 57]</th><th>[11, 23, 56]</th><th>[11, 23, 55]</th><th>[11, 23, 54]</th><th>[11, 23, 53]</th><th>[11, 23, 52]</th><th>[11, 23, 51]</th><th>[11, 23, 50]</th><th>[11, 23, 49]</th><th>[11, 23, 48]</th></tr>
<tr><th>GTP:CHAN_BOND_SEQ_1_2_0</th><th>[12, 25, 9]</th><th>[12, 25, 8]</th><th>[12, 25, 7]</th><th>[12, 25, 6]</th><th>[12, 25, 5]</th><th>[12, 25, 4]</th><th>[12, 25, 3]</th><th>[12, 25, 2]</th><th>[12, 25, 1]</th><th>[12, 25, 0]</th></tr>
<tr><th>GTP:CHAN_BOND_SEQ_1_2_1</th><th>[12, 23, 9]</th><th>[12, 23, 8]</th><th>[12, 23, 7]</th><th>[12, 23, 6]</th><th>[12, 23, 5]</th><th>[12, 23, 4]</th><th>[12, 23, 3]</th><th>[12, 23, 2]</th><th>[12, 23, 1]</th><th>[12, 23, 0]</th></tr>
<tr><th>GTP:CHAN_BOND_SEQ_1_3_0</th><th>[12, 25, 25]</th><th>[12, 25, 24]</th><th>[12, 25, 23]</th><th>[12, 25, 22]</th><th>[12, 25, 21]</th><th>[12, 25, 20]</th><th>[12, 25, 19]</th><th>[12, 25, 18]</th><th>[12, 25, 17]</th><th>[12, 25, 16]</th></tr>
<tr><th>GTP:CHAN_BOND_SEQ_1_3_1</th><th>[12, 23, 25]</th><th>[12, 23, 24]</th><th>[12, 23, 23]</th><th>[12, 23, 22]</th><th>[12, 23, 21]</th><th>[12, 23, 20]</th><th>[12, 23, 19]</th><th>[12, 23, 18]</th><th>[12, 23, 17]</th><th>[12, 23, 16]</th></tr>
<tr><th>GTP:CHAN_BOND_SEQ_1_4_0</th><th>[12, 25, 41]</th><th>[12, 25, 40]</th><th>[12, 25, 39]</th><th>[12, 25, 38]</th><th>[12, 25, 37]</th><th>[12, 25, 36]</th><th>[12, 25, 35]</th><th>[12, 25, 34]</th><th>[12, 25, 33]</th><th>[12, 25, 32]</th></tr>
<tr><th>GTP:CHAN_BOND_SEQ_1_4_1</th><th>[12, 23, 41]</th><th>[12, 23, 40]</th><th>[12, 23, 39]</th><th>[12, 23, 38]</th><th>[12, 23, 37]</th><th>[12, 23, 36]</th><th>[12, 23, 35]</th><th>[12, 23, 34]</th><th>[12, 23, 33]</th><th>[12, 23, 32]</th></tr>
<tr><th>GTP:CHAN_BOND_SEQ_2_1_0</th><th>[12, 25, 57]</th><th>[12, 25, 56]</th><th>[12, 25, 55]</th><th>[12, 25, 54]</th><th>[12, 25, 53]</th><th>[12, 25, 52]</th><th>[12, 25, 51]</th><th>[12, 25, 50]</th><th>[12, 25, 49]</th><th>[12, 25, 48]</th></tr>
<tr><th>GTP:CHAN_BOND_SEQ_2_1_1</th><th>[12, 23, 57]</th><th>[12, 23, 56]</th><th>[12, 23, 55]</th><th>[12, 23, 54]</th><th>[12, 23, 53]</th><th>[12, 23, 52]</th><th>[12, 23, 51]</th><th>[12, 23, 50]</th><th>[12, 23, 49]</th><th>[12, 23, 48]</th></tr>
<tr><th>GTP:CHAN_BOND_SEQ_2_2_0</th><th>[13, 25, 9]</th><th>[13, 25, 8]</th><th>[13, 25, 7]</th><th>[13, 25, 6]</th><th>[13, 25, 5]</th><th>[13, 25, 4]</th><th>[13, 25, 3]</th><th>[13, 25, 2]</th><th>[13, 25, 1]</th><th>[13, 25, 0]</th></tr>
<tr><th>GTP:CHAN_BOND_SEQ_2_2_1</th><th>[13, 23, 9]</th><th>[13, 23, 8]</th><th>[13, 23, 7]</th><th>[13, 23, 6]</th><th>[13, 23, 5]</th><th>[13, 23, 4]</th><th>[13, 23, 3]</th><th>[13, 23, 2]</th><th>[13, 23, 1]</th><th>[13, 23, 0]</th></tr>
<tr><th>GTP:CHAN_BOND_SEQ_2_3_0</th><th>[13, 25, 25]</th><th>[13, 25, 24]</th><th>[13, 25, 23]</th><th>[13, 25, 22]</th><th>[13, 25, 21]</th><th>[13, 25, 20]</th><th>[13, 25, 19]</th><th>[13, 25, 18]</th><th>[13, 25, 17]</th><th>[13, 25, 16]</th></tr>
<tr><th>GTP:CHAN_BOND_SEQ_2_3_1</th><th>[13, 23, 25]</th><th>[13, 23, 24]</th><th>[13, 23, 23]</th><th>[13, 23, 22]</th><th>[13, 23, 21]</th><th>[13, 23, 20]</th><th>[13, 23, 19]</th><th>[13, 23, 18]</th><th>[13, 23, 17]</th><th>[13, 23, 16]</th></tr>
<tr><th>GTP:CHAN_BOND_SEQ_2_4_0</th><th>[13, 25, 41]</th><th>[13, 25, 40]</th><th>[13, 25, 39]</th><th>[13, 25, 38]</th><th>[13, 25, 37]</th><th>[13, 25, 36]</th><th>[13, 25, 35]</th><th>[13, 25, 34]</th><th>[13, 25, 33]</th><th>[13, 25, 32]</th></tr>
<tr><th>GTP:CHAN_BOND_SEQ_2_4_1</th><th>[13, 23, 41]</th><th>[13, 23, 40]</th><th>[13, 23, 39]</th><th>[13, 23, 38]</th><th>[13, 23, 37]</th><th>[13, 23, 36]</th><th>[13, 23, 35]</th><th>[13, 23, 34]</th><th>[13, 23, 33]</th><th>[13, 23, 32]</th></tr>
<tr><th>GTP:CLK_COR_SEQ_1_1_0</th><th>[13, 25, 57]</th><th>[13, 25, 56]</th><th>[13, 25, 55]</th><th>[13, 25, 54]</th><th>[13, 25, 53]</th><th>[13, 25, 52]</th><th>[13, 25, 51]</th><th>[13, 25, 50]</th><th>[13, 25, 49]</th><th>[13, 25, 48]</th></tr>
<tr><th>GTP:CLK_COR_SEQ_1_1_1</th><th>[13, 23, 57]</th><th>[13, 23, 56]</th><th>[13, 23, 55]</th><th>[13, 23, 54]</th><th>[13, 23, 53]</th><th>[13, 23, 52]</th><th>[13, 23, 51]</th><th>[13, 23, 50]</th><th>[13, 23, 49]</th><th>[13, 23, 48]</th></tr>
<tr><th>GTP:CLK_COR_SEQ_1_2_0</th><th>[14, 25, 9]</th><th>[14, 25, 8]</th><th>[14, 25, 7]</th><th>[14, 25, 6]</th><th>[14, 25, 5]</th><th>[14, 25, 4]</th><th>[14, 25, 3]</th><th>[14, 25, 2]</th><th>[14, 25, 1]</th><th>[14, 25, 0]</th></tr>
<tr><th>GTP:CLK_COR_SEQ_1_2_1</th><th>[14, 23, 9]</th><th>[14, 23, 8]</th><th>[14, 23, 7]</th><th>[14, 23, 6]</th><th>[14, 23, 5]</th><th>[14, 23, 4]</th><th>[14, 23, 3]</th><th>[14, 23, 2]</th><th>[14, 23, 1]</th><th>[14, 23, 0]</th></tr>
<tr><th>GTP:CLK_COR_SEQ_1_3_0</th><th>[14, 25, 25]</th><th>[14, 25, 24]</th><th>[14, 25, 23]</th><th>[14, 25, 22]</th><th>[14, 25, 21]</th><th>[14, 25, 20]</th><th>[14, 25, 19]</th><th>[14, 25, 18]</th><th>[14, 25, 17]</th><th>[14, 25, 16]</th></tr>
<tr><th>GTP:CLK_COR_SEQ_1_3_1</th><th>[14, 23, 25]</th><th>[14, 23, 24]</th><th>[14, 23, 23]</th><th>[14, 23, 22]</th><th>[14, 23, 21]</th><th>[14, 23, 20]</th><th>[14, 23, 19]</th><th>[14, 23, 18]</th><th>[14, 23, 17]</th><th>[14, 23, 16]</th></tr>
<tr><th>GTP:CLK_COR_SEQ_1_4_0</th><th>[14, 25, 41]</th><th>[14, 25, 40]</th><th>[14, 25, 39]</th><th>[14, 25, 38]</th><th>[14, 25, 37]</th><th>[14, 25, 36]</th><th>[14, 25, 35]</th><th>[14, 25, 34]</th><th>[14, 25, 33]</th><th>[14, 25, 32]</th></tr>
<tr><th>GTP:CLK_COR_SEQ_1_4_1</th><th>[14, 23, 41]</th><th>[14, 23, 40]</th><th>[14, 23, 39]</th><th>[14, 23, 38]</th><th>[14, 23, 37]</th><th>[14, 23, 36]</th><th>[14, 23, 35]</th><th>[14, 23, 34]</th><th>[14, 23, 33]</th><th>[14, 23, 32]</th></tr>
<tr><th>GTP:CLK_COR_SEQ_2_1_0</th><th>[14, 25, 57]</th><th>[14, 25, 56]</th><th>[14, 25, 55]</th><th>[14, 25, 54]</th><th>[14, 25, 53]</th><th>[14, 25, 52]</th><th>[14, 25, 51]</th><th>[14, 25, 50]</th><th>[14, 25, 49]</th><th>[14, 25, 48]</th></tr>
<tr><th>GTP:CLK_COR_SEQ_2_1_1</th><th>[14, 23, 57]</th><th>[14, 23, 56]</th><th>[14, 23, 55]</th><th>[14, 23, 54]</th><th>[14, 23, 53]</th><th>[14, 23, 52]</th><th>[14, 23, 51]</th><th>[14, 23, 50]</th><th>[14, 23, 49]</th><th>[14, 23, 48]</th></tr>
<tr><th>GTP:CLK_COR_SEQ_2_2_0</th><th>[15, 25, 9]</th><th>[15, 25, 8]</th><th>[15, 25, 7]</th><th>[15, 25, 6]</th><th>[15, 25, 5]</th><th>[15, 25, 4]</th><th>[15, 25, 3]</th><th>[15, 25, 2]</th><th>[15, 25, 1]</th><th>[15, 25, 0]</th></tr>
<tr><th>GTP:CLK_COR_SEQ_2_2_1</th><th>[15, 23, 9]</th><th>[15, 23, 8]</th><th>[15, 23, 7]</th><th>[15, 23, 6]</th><th>[15, 23, 5]</th><th>[15, 23, 4]</th><th>[15, 23, 3]</th><th>[15, 23, 2]</th><th>[15, 23, 1]</th><th>[15, 23, 0]</th></tr>
<tr><th>GTP:CLK_COR_SEQ_2_3_0</th><th>[15, 25, 25]</th><th>[15, 25, 24]</th><th>[15, 25, 23]</th><th>[15, 25, 22]</th><th>[15, 25, 21]</th><th>[15, 25, 20]</th><th>[15, 25, 19]</th><th>[15, 25, 18]</th><th>[15, 25, 17]</th><th>[15, 25, 16]</th></tr>
<tr><th>GTP:CLK_COR_SEQ_2_3_1</th><th>[15, 23, 25]</th><th>[15, 23, 24]</th><th>[15, 23, 23]</th><th>[15, 23, 22]</th><th>[15, 23, 21]</th><th>[15, 23, 20]</th><th>[15, 23, 19]</th><th>[15, 23, 18]</th><th>[15, 23, 17]</th><th>[15, 23, 16]</th></tr>
<tr><th>GTP:CLK_COR_SEQ_2_4_0</th><th>[15, 25, 41]</th><th>[15, 25, 40]</th><th>[15, 25, 39]</th><th>[15, 25, 38]</th><th>[15, 25, 37]</th><th>[15, 25, 36]</th><th>[15, 25, 35]</th><th>[15, 25, 34]</th><th>[15, 25, 33]</th><th>[15, 25, 32]</th></tr>
<tr><th>GTP:CLK_COR_SEQ_2_4_1</th><th>[15, 23, 41]</th><th>[15, 23, 40]</th><th>[15, 23, 39]</th><th>[15, 23, 38]</th><th>[15, 23, 37]</th><th>[15, 23, 36]</th><th>[15, 23, 35]</th><th>[15, 23, 34]</th><th>[15, 23, 33]</th><th>[15, 23, 32]</th></tr>
<tr><th>GTP:COMMA_10B_ENABLE_0</th><th>[11, 25, 9]</th><th>[11, 25, 8]</th><th>[11, 25, 7]</th><th>[11, 25, 6]</th><th>[11, 25, 5]</th><th>[11, 25, 4]</th><th>[11, 25, 3]</th><th>[11, 25, 2]</th><th>[11, 25, 1]</th><th>[11, 25, 0]</th></tr>
<tr><th>GTP:COMMA_10B_ENABLE_1</th><th>[11, 23, 9]</th><th>[11, 23, 8]</th><th>[11, 23, 7]</th><th>[11, 23, 6]</th><th>[11, 23, 5]</th><th>[11, 23, 4]</th><th>[11, 23, 3]</th><th>[11, 23, 2]</th><th>[11, 23, 1]</th><th>[11, 23, 0]</th></tr>
<tr><th>GTP:MCOMMA_10B_VALUE_0</th><th>[11, 25, 25]</th><th>[11, 25, 24]</th><th>[11, 25, 23]</th><th>[11, 25, 22]</th><th>[11, 25, 21]</th><th>[11, 25, 20]</th><th>[11, 25, 19]</th><th>[11, 25, 18]</th><th>[11, 25, 17]</th><th>[11, 25, 16]</th></tr>
<tr><th>GTP:MCOMMA_10B_VALUE_1</th><th>[11, 23, 25]</th><th>[11, 23, 24]</th><th>[11, 23, 23]</th><th>[11, 23, 22]</th><th>[11, 23, 21]</th><th>[11, 23, 20]</th><th>[11, 23, 19]</th><th>[11, 23, 18]</th><th>[11, 23, 17]</th><th>[11, 23, 16]</th></tr>
<tr><th>GTP:PCOMMA_10B_VALUE_0</th><th>[11, 25, 41]</th><th>[11, 25, 40]</th><th>[11, 25, 39]</th><th>[11, 25, 38]</th><th>[11, 25, 37]</th><th>[11, 25, 36]</th><th>[11, 25, 35]</th><th>[11, 25, 34]</th><th>[11, 25, 33]</th><th>[11, 25, 32]</th></tr>
<tr><th>GTP:PCOMMA_10B_VALUE_1</th><th>[11, 23, 41]</th><th>[11, 23, 40]</th><th>[11, 23, 39]</th><th>[11, 23, 38]</th><th>[11, 23, 37]</th><th>[11, 23, 36]</th><th>[11, 23, 35]</th><th>[11, 23, 34]</th><th>[11, 23, 33]</th><th>[11, 23, 32]</th></tr>
<tr><th>GTP:TRANS_TIME_TO_P2_0</th><th>[10, 25, 57]</th><th>[10, 25, 56]</th><th>[10, 25, 55]</th><th>[10, 25, 54]</th><th>[10, 25, 53]</th><th>[10, 25, 52]</th><th>[10, 25, 51]</th><th>[10, 25, 50]</th><th>[10, 25, 49]</th><th>[10, 25, 48]</th></tr>
<tr><th>GTP:TRANS_TIME_TO_P2_1</th><th>[10, 23, 57]</th><th>[10, 23, 56]</th><th>[10, 23, 55]</th><th>[10, 23, 54]</th><th>[10, 23, 53]</th><th>[10, 23, 52]</th><th>[10, 23, 51]</th><th>[10, 23, 50]</th><th>[10, 23, 49]</th><th>[10, 23, 48]</th></tr>
<tr><td>Non-inverted</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:TST_ATTR_0"></div>
<div id="bits-xc6s-GTP-GTP:TST_ATTR_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:TST_ATTR_0</th><th>[11, 24, 31]</th><th>[11, 24, 30]</th><th>[11, 24, 29]</th><th>[11, 24, 28]</th><th>[11, 24, 27]</th><th>[11, 24, 26]</th><th>[11, 24, 25]</th><th>[11, 24, 24]</th><th>[11, 24, 23]</th><th>[11, 24, 22]</th><th>[11, 24, 21]</th><th>[11, 24, 20]</th><th>[11, 24, 19]</th><th>[11, 24, 18]</th><th>[11, 24, 17]</th><th>[11, 24, 16]</th><th>[11, 24, 15]</th><th>[11, 24, 14]</th><th>[11, 24, 13]</th><th>[11, 24, 12]</th><th>[11, 24, 11]</th><th>[11, 24, 10]</th><th>[11, 24, 9]</th><th>[11, 24, 8]</th><th>[11, 24, 7]</th><th>[11, 24, 6]</th><th>[11, 24, 5]</th><th>[11, 24, 4]</th><th>[11, 24, 3]</th><th>[11, 24, 2]</th><th>[11, 24, 1]</th><th>[11, 24, 0]</th></tr>
<tr><th>GTP:TST_ATTR_1</th><th>[11, 22, 31]</th><th>[11, 22, 30]</th><th>[11, 22, 29]</th><th>[11, 22, 28]</th><th>[11, 22, 27]</th><th>[11, 22, 26]</th><th>[11, 22, 25]</th><th>[11, 22, 24]</th><th>[11, 22, 23]</th><th>[11, 22, 22]</th><th>[11, 22, 21]</th><th>[11, 22, 20]</th><th>[11, 22, 19]</th><th>[11, 22, 18]</th><th>[11, 22, 17]</th><th>[11, 22, 16]</th><th>[11, 22, 15]</th><th>[11, 22, 14]</th><th>[11, 22, 13]</th><th>[11, 22, 12]</th><th>[11, 22, 11]</th><th>[11, 22, 10]</th><th>[11, 22, 9]</th><th>[11, 22, 8]</th><th>[11, 22, 7]</th><th>[11, 22, 6]</th><th>[11, 22, 5]</th><th>[11, 22, 4]</th><th>[11, 22, 3]</th><th>[11, 22, 2]</th><th>[11, 22, 1]</th><th>[11, 22, 0]</th></tr>
<tr><td>Non-inverted</td><td>[31]</td><td>[30]</td><td>[29]</td><td>[28]</td><td>[27]</td><td>[26]</td><td>[25]</td><td>[24]</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:ALIGN_COMMA_WORD_0"></div>
<div id="bits-xc6s-GTP-GTP:ALIGN_COMMA_WORD_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:ALIGN_COMMA_WORD_0</th><th>[11, 25, 10]</th></tr>
<tr><th>GTP:ALIGN_COMMA_WORD_1</th><th>[11, 23, 10]</th></tr>
<tr><td>1</td><td>0</td></tr>
<tr><td>2</td><td>1</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:RX_SLIDE_MODE_0"></div>
<div id="bits-xc6s-GTP-GTP:RX_SLIDE_MODE_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:RX_SLIDE_MODE_0</th><th>[11, 25, 26]</th></tr>
<tr><th>GTP:RX_SLIDE_MODE_1</th><th>[11, 23, 26]</th></tr>
<tr><td>PCS</td><td>0</td></tr>
<tr><td>PMA</td><td>1</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:INV.DCLK"></div>
<div id="bits-xc6s-GTP-GTP:INV.RXUSRCLK0"></div>
<div id="bits-xc6s-GTP-GTP:INV.RXUSRCLK1"></div>
<div id="bits-xc6s-GTP-GTP:INV.RXUSRCLK20"></div>
<div id="bits-xc6s-GTP-GTP:INV.RXUSRCLK21"></div>
<div id="bits-xc6s-GTP-GTP:INV.TSTCLK0"></div>
<div id="bits-xc6s-GTP-GTP:INV.TSTCLK1"></div>
<div id="bits-xc6s-GTP-GTP:INV.TXUSRCLK0"></div>
<div id="bits-xc6s-GTP-GTP:INV.TXUSRCLK1"></div>
<div id="bits-xc6s-GTP-GTP:INV.TXUSRCLK20"></div>
<div id="bits-xc6s-GTP-GTP:INV.TXUSRCLK21"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:INV.DCLK</th><th>[12, 24, 2]</th></tr>
<tr><th>GTP:INV.RXUSRCLK0</th><th>[12, 24, 3]</th></tr>
<tr><th>GTP:INV.RXUSRCLK1</th><th>[12, 22, 2]</th></tr>
<tr><th>GTP:INV.RXUSRCLK20</th><th>[12, 24, 4]</th></tr>
<tr><th>GTP:INV.RXUSRCLK21</th><th>[12, 22, 3]</th></tr>
<tr><th>GTP:INV.TSTCLK0</th><th>[12, 24, 5]</th></tr>
<tr><th>GTP:INV.TSTCLK1</th><th>[12, 22, 4]</th></tr>
<tr><th>GTP:INV.TXUSRCLK0</th><th>[12, 24, 0]</th></tr>
<tr><th>GTP:INV.TXUSRCLK1</th><th>[12, 22, 0]</th></tr>
<tr><th>GTP:INV.TXUSRCLK20</th><th>[12, 24, 1]</th></tr>
<tr><th>GTP:INV.TXUSRCLK21</th><th>[12, 22, 1]</th></tr>
<tr><td>Inverted</td><td>~[0]</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:MUX.CLKOUT_EAST"></div>
<div id="bits-xc6s-GTP-GTP:MUX.CLKOUT_WEST"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:MUX.CLKOUT_EAST</th><th>[12, 22, 18]</th></tr>
<tr><th>GTP:MUX.CLKOUT_WEST</th><th>[12, 24, 18]</th></tr>
<tr><td>REFCLKPLL0</td><td>0</td></tr>
<tr><td>REFCLKPLL1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:REFSELPLL0_STATIC"></div>
<div id="bits-xc6s-GTP-GTP:REFSELPLL1_STATIC"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:REFSELPLL0_STATIC</th><th>[12, 24, 30]</th><th>[12, 24, 29]</th><th>[12, 24, 28]</th></tr>
<tr><th>GTP:REFSELPLL1_STATIC</th><th>[12, 22, 30]</th><th>[12, 22, 29]</th><th>[12, 22, 28]</th></tr>
<tr><td>CLK0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>GCLK0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>PLLCLK0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>CLKINEAST</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>CLK1</td><td>1</td><td>0</td><td>0</td></tr>
<tr><td>GCLK1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>PLLCLK1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>CLKINWEST</td><td>1</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:CLK_OUT_GTP_SEL_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:CLK_OUT_GTP_SEL_1</th><th>[12, 22, 34]</th></tr>
<tr><td>TXOUTCLK1</td><td>0</td></tr>
<tr><td>REFCLKPLL1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:PLL_DIVSEL_REF_0"></div>
<div id="bits-xc6s-GTP-GTP:PLL_DIVSEL_REF_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:PLL_DIVSEL_REF_0</th><th>[12, 24, 52]</th><th>[12, 24, 51]</th><th>[12, 24, 50]</th><th>[12, 24, 49]</th><th>[12, 24, 48]</th></tr>
<tr><th>GTP:PLL_DIVSEL_REF_1</th><th>[12, 22, 52]</th><th>[12, 22, 51]</th><th>[12, 22, 50]</th><th>[12, 22, 49]</th><th>[12, 22, 48]</th></tr>
<tr><td>2</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>4</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>6</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>8</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>10</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>12</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td></tr>
<tr><td>16</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>20</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:PLL_DIVSEL_FB_0"></div>
<div id="bits-xc6s-GTP-GTP:PLL_DIVSEL_FB_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:PLL_DIVSEL_FB_0</th><th>[12, 24, 58]</th><th>[12, 24, 56]</th><th>[12, 24, 55]</th><th>[12, 24, 54]</th></tr>
<tr><th>GTP:PLL_DIVSEL_FB_1</th><th>[12, 22, 58]</th><th>[12, 22, 56]</th><th>[12, 22, 55]</th><th>[12, 22, 54]</th></tr>
<tr><td>2</td><td>0</td><td>0</td><td>0</td><td>0</td></tr>
<tr><td>3</td><td>0</td><td>0</td><td>0</td><td>1</td></tr>
<tr><td>4</td><td>0</td><td>0</td><td>1</td><td>0</td></tr>
<tr><td>5</td><td>0</td><td>0</td><td>1</td><td>1</td></tr>
<tr><td>8</td><td>0</td><td>1</td><td>1</td><td>0</td></tr>
<tr><td>10</td><td>0</td><td>1</td><td>1</td><td>1</td></tr>
<tr><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:CLK_OUT_GTP_SEL_0"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:CLK_OUT_GTP_SEL_0</th><th>[12, 24, 34]</th></tr>
<tr><td>TXOUTCLK0</td><td>0</td></tr>
<tr><td>REFCLKPLL0</td><td>1</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:PLL_RXDIVSEL_OUT_0"></div>
<div id="bits-xc6s-GTP-GTP:PLL_RXDIVSEL_OUT_1"></div>
<div id="bits-xc6s-GTP-GTP:PLL_TXDIVSEL_OUT_0"></div>
<div id="bits-xc6s-GTP-GTP:PLL_TXDIVSEL_OUT_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:PLL_RXDIVSEL_OUT_0</th><th>[13, 24, 9]</th><th>[13, 24, 8]</th></tr>
<tr><th>GTP:PLL_RXDIVSEL_OUT_1</th><th>[13, 22, 9]</th><th>[13, 22, 8]</th></tr>
<tr><th>GTP:PLL_TXDIVSEL_OUT_0</th><th>[13, 24, 11]</th><th>[13, 24, 10]</th></tr>
<tr><th>GTP:PLL_TXDIVSEL_OUT_1</th><th>[13, 22, 11]</th><th>[13, 22, 10]</th></tr>
<tr><td>1</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>1</td></tr>
<tr><td>4</td><td>1</td><td>0</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:PLL_SOURCE_0"></div>
<div id="bits-xc6s-GTP-GTP:PLL_SOURCE_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:PLL_SOURCE_0</th><th>[13, 24, 13]</th></tr>
<tr><th>GTP:PLL_SOURCE_1</th><th>[13, 22, 13]</th></tr>
<tr><td>PLL0</td><td>0</td></tr>
<tr><td>PLL1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:PMA_RX_CFG_0"></div>
<div id="bits-xc6s-GTP-GTP:PMA_RX_CFG_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:PMA_RX_CFG_0</th><th>[13, 24, 56]</th><th>[13, 24, 55]</th><th>[13, 24, 54]</th><th>[13, 24, 53]</th><th>[13, 24, 52]</th><th>[13, 24, 51]</th><th>[13, 24, 50]</th><th>[13, 24, 49]</th><th>[13, 24, 48]</th><th>[13, 24, 47]</th><th>[13, 24, 46]</th><th>[13, 24, 45]</th><th>[13, 24, 44]</th><th>[13, 24, 43]</th><th>[13, 24, 42]</th><th>[13, 24, 41]</th><th>[13, 24, 40]</th><th>[13, 24, 39]</th><th>[13, 24, 38]</th><th>[13, 24, 37]</th><th>[13, 24, 36]</th><th>[13, 24, 35]</th><th>[13, 24, 34]</th><th>[13, 24, 33]</th><th>[13, 24, 32]</th></tr>
<tr><th>GTP:PMA_RX_CFG_1</th><th>[13, 22, 56]</th><th>[13, 22, 55]</th><th>[13, 22, 54]</th><th>[13, 22, 53]</th><th>[13, 22, 52]</th><th>[13, 22, 51]</th><th>[13, 22, 50]</th><th>[13, 22, 49]</th><th>[13, 22, 48]</th><th>[13, 22, 47]</th><th>[13, 22, 46]</th><th>[13, 22, 45]</th><th>[13, 22, 44]</th><th>[13, 22, 43]</th><th>[13, 22, 42]</th><th>[13, 22, 41]</th><th>[13, 22, 40]</th><th>[13, 22, 39]</th><th>[13, 22, 38]</th><th>[13, 22, 37]</th><th>[13, 22, 36]</th><th>[13, 22, 35]</th><th>[13, 22, 34]</th><th>[13, 22, 33]</th><th>[13, 22, 32]</th></tr>
<tr><td>Non-inverted</td><td>[24]</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:PMA_RXSYNC_CFG_0"></div>
<div id="bits-xc6s-GTP-GTP:PMA_RXSYNC_CFG_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:PMA_RXSYNC_CFG_0</th><th>[13, 24, 63]</th><th>[13, 24, 62]</th><th>[13, 24, 61]</th><th>[13, 24, 60]</th><th>[13, 24, 59]</th><th>[13, 24, 58]</th><th>[13, 24, 57]</th></tr>
<tr><th>GTP:PMA_RXSYNC_CFG_1</th><th>[13, 22, 63]</th><th>[13, 22, 62]</th><th>[13, 22, 61]</th><th>[13, 22, 60]</th><th>[13, 22, 59]</th><th>[13, 22, 58]</th><th>[13, 22, 57]</th></tr>
<tr><td>Non-inverted</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_LEN_0"></div>
<div id="bits-xc6s-GTP-GTP:CHAN_BOND_SEQ_LEN_1"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_ADJ_LEN_0"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_ADJ_LEN_1"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_DET_LEN_0"></div>
<div id="bits-xc6s-GTP-GTP:CLK_COR_DET_LEN_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:CHAN_BOND_SEQ_LEN_0</th><th>[13, 25, 29]</th><th>[13, 25, 28]</th></tr>
<tr><th>GTP:CHAN_BOND_SEQ_LEN_1</th><th>[13, 23, 29]</th><th>[13, 23, 28]</th></tr>
<tr><th>GTP:CLK_COR_ADJ_LEN_0</th><th>[13, 25, 59]</th><th>[13, 25, 58]</th></tr>
<tr><th>GTP:CLK_COR_ADJ_LEN_1</th><th>[13, 23, 59]</th><th>[13, 23, 58]</th></tr>
<tr><th>GTP:CLK_COR_DET_LEN_0</th><th>[14, 25, 59]</th><th>[14, 25, 58]</th></tr>
<tr><th>GTP:CLK_COR_DET_LEN_1</th><th>[14, 23, 59]</th><th>[14, 23, 58]</th></tr>
<tr><td>1</td><td>0</td><td>0</td></tr>
<tr><td>2</td><td>0</td><td>1</td></tr>
<tr><td>3</td><td>1</td><td>0</td></tr>
<tr><td>4</td><td>1</td><td>1</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:PMA_TX_CFG_0"></div>
<div id="bits-xc6s-GTP-GTP:PMA_TX_CFG_1"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:PMA_TX_CFG_0</th><th>[14, 24, 35]</th><th>[14, 24, 34]</th><th>[14, 24, 33]</th><th>[14, 24, 32]</th><th>[14, 24, 31]</th><th>[14, 24, 30]</th><th>[14, 24, 29]</th><th>[14, 24, 28]</th><th>[14, 24, 27]</th><th>[14, 24, 26]</th><th>[14, 24, 25]</th><th>[14, 24, 24]</th><th>[14, 24, 23]</th><th>[14, 24, 22]</th><th>[14, 24, 21]</th><th>[14, 24, 20]</th><th>[14, 24, 19]</th><th>[14, 24, 18]</th><th>[14, 24, 17]</th><th>[14, 24, 16]</th></tr>
<tr><th>GTP:PMA_TX_CFG_1</th><th>[14, 22, 35]</th><th>[14, 22, 34]</th><th>[14, 22, 33]</th><th>[14, 22, 32]</th><th>[14, 22, 31]</th><th>[14, 22, 30]</th><th>[14, 22, 29]</th><th>[14, 22, 28]</th><th>[14, 22, 27]</th><th>[14, 22, 26]</th><th>[14, 22, 25]</th><th>[14, 22, 24]</th><th>[14, 22, 23]</th><th>[14, 22, 22]</th><th>[14, 22, 21]</th><th>[14, 22, 20]</th><th>[14, 22, 19]</th><th>[14, 22, 18]</th><th>[14, 22, 17]</th><th>[14, 22, 16]</th></tr>
<tr><td>Non-inverted</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
<div id="bits-xc6s-GTP-GTP:PMA_COM_CFG_EAST"></div>
<div id="bits-xc6s-GTP-GTP:PMA_COM_CFG_WEST"></div>
<table class="docutils align-default prjcombine-enum">
<tr><th>GTP:PMA_COM_CFG_EAST</th><th>[15, 22, 51]</th><th>[15, 22, 50]</th><th>[15, 22, 49]</th><th>[15, 22, 48]</th><th>[15, 22, 47]</th><th>[15, 22, 46]</th><th>[15, 22, 45]</th><th>[15, 22, 44]</th><th>[15, 22, 43]</th><th>[15, 22, 42]</th><th>[15, 22, 41]</th><th>[15, 22, 40]</th><th>[15, 22, 39]</th><th>[15, 22, 38]</th><th>[15, 22, 37]</th><th>[15, 22, 36]</th><th>[15, 22, 35]</th><th>[15, 22, 34]</th><th>[15, 22, 33]</th><th>[15, 22, 32]</th><th>[15, 22, 31]</th><th>[15, 22, 30]</th><th>[15, 22, 29]</th><th>[15, 22, 28]</th><th>[15, 22, 27]</th><th>[15, 22, 26]</th><th>[15, 22, 25]</th><th>[15, 22, 24]</th><th>[15, 22, 23]</th><th>[15, 22, 22]</th><th>[15, 22, 21]</th><th>[15, 22, 20]</th><th>[15, 22, 19]</th><th>[15, 22, 18]</th><th>[15, 22, 17]</th><th>[15, 22, 16]</th></tr>
<tr><th>GTP:PMA_COM_CFG_WEST</th><th>[15, 24, 51]</th><th>[15, 24, 50]</th><th>[15, 24, 49]</th><th>[15, 24, 48]</th><th>[15, 24, 47]</th><th>[15, 24, 46]</th><th>[15, 24, 45]</th><th>[15, 24, 44]</th><th>[15, 24, 43]</th><th>[15, 24, 42]</th><th>[15, 24, 41]</th><th>[15, 24, 40]</th><th>[15, 24, 39]</th><th>[15, 24, 38]</th><th>[15, 24, 37]</th><th>[15, 24, 36]</th><th>[15, 24, 35]</th><th>[15, 24, 34]</th><th>[15, 24, 33]</th><th>[15, 24, 32]</th><th>[15, 24, 31]</th><th>[15, 24, 30]</th><th>[15, 24, 29]</th><th>[15, 24, 28]</th><th>[15, 24, 27]</th><th>[15, 24, 26]</th><th>[15, 24, 25]</th><th>[15, 24, 24]</th><th>[15, 24, 23]</th><th>[15, 24, 22]</th><th>[15, 24, 21]</th><th>[15, 24, 20]</th><th>[15, 24, 19]</th><th>[15, 24, 18]</th><th>[15, 24, 17]</th><th>[15, 24, 16]</th></tr>
<tr><td>Non-inverted</td><td>[35]</td><td>[34]</td><td>[33]</td><td>[32]</td><td>[31]</td><td>[30]</td><td>[29]</td><td>[28]</td><td>[27]</td><td>[26]</td><td>[25]</td><td>[24]</td><td>[23]</td><td>[22]</td><td>[21]</td><td>[20]</td><td>[19]</td><td>[18]</td><td>[17]</td><td>[16]</td><td>[15]</td><td>[14]</td><td>[13]</td><td>[12]</td><td>[11]</td><td>[10]</td><td>[9]</td><td>[8]</td><td>[7]</td><td>[6]</td><td>[5]</td><td>[4]</td><td>[3]</td><td>[2]</td><td>[1]</td><td>[0]</td></tr>
</table>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="pcie.html" class="btn btn-neutral float-left" title="PCI Express" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="dcm.html" class="btn btn-neutral float-right" title="Digital clock manager" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2023, Wanda.</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>