{"Source Block": ["hdl/library/common/ad_dds_1.v@47:57@HdlIdDef", "  // internal registers\n\n  // internal signals\n\n  wire    [15:0]  sine_s;\n  wire    [33:0]  s1_data_s;\n\n  // sine\n\n  ad_dds_sine #(.DELAY_DATA_WIDTH(1)) i_dds_sine (\n    .clk (clk),\n"], "Clone Blocks": [["hdl/library/common/ad_dds_1.v@46:56", "\n  // internal registers\n\n  // internal signals\n\n  wire    [15:0]  sine_s;\n  wire    [33:0]  s1_data_s;\n\n  // sine\n\n  ad_dds_sine #(.DELAY_DATA_WIDTH(1)) i_dds_sine (\n"]], "Diff Content": {"Delete": [[52, "  wire    [33:0]  s1_data_s;\n"]], "Add": [[52, "  wire    [CORDIC_DW-1:0] sine_s;\n"], [52, "  wire    [         15:0] sine16_s;\n"], [52, "  wire    [          3:0] zeros;\n"], [52, "  wire    [         33:0] s1_data_s;\n"], [52, "  assign zeros = 0;\n"]]}}