#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5572011f0e20 .scope module, "top" "top" 2 3;
 .timescale 0 0;
v0x557201216f00_0 .var "clk", 0 0;
v0x557201216fc0_0 .var "read_addr", 16 0;
v0x557201217060_0 .net "read_data", 31 0, v0x5572012164c0_0;  1 drivers
v0x557201217100_0 .var "read_enable", 0 0;
v0x5572012171d0_0 .var "write_addr", 16 0;
v0x557201217270_0 .var "write_data", 31 0;
v0x557201217340_0 .var "write_enable", 0 0;
S_0x5572011f0fa0 .scope module, "C1" "cache" 2 11, 3 18 0, S_0x5572011f0e20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "read_data"
    .port_info 1 /INPUT 17 "read_addr"
    .port_info 2 /INPUT 17 "write_addr"
    .port_info 3 /INPUT 32 "write_data"
    .port_info 4 /INPUT 1 "read_enable"
    .port_info 5 /INPUT 1 "write_enable"
    .port_info 6 /INPUT 1 "clk"
v0x5572011ab120_0 .net "clk", 0 0, v0x557201216f00_0;  1 drivers
v0x557201215e70_0 .var/i "i", 31 0;
v0x557201215f50_0 .var/i "j", 31 0;
v0x557201216010 .array "r_cache", 16383 0, 31 0;
v0x5572012160d0 .array "r_cache_tags", 0 1023, 2 0;
v0x5572012161e0 .array "r_dirty", 0 1023, 0 0;
v0x557201216280 .array "r_main_memory", 131071 0, 31 0;
v0x557201216340 .array "r_valid", 0 1023, 0 0;
v0x5572012163e0_0 .net "read_addr", 16 0, v0x557201216fc0_0;  1 drivers
v0x5572012164c0_0 .var "read_data", 31 0;
v0x5572012165a0_0 .net "read_enable", 0 0, v0x557201217100_0;  1 drivers
v0x557201216660_0 .net "w_block_offset_r", 3 0, L_0x5572012175d0;  1 drivers
v0x557201216740_0 .net "w_block_offset_w", 3 0, L_0x557201217840;  1 drivers
v0x557201216820_0 .net "w_line_r", 9 0, L_0x557201217530;  1 drivers
v0x557201216900_0 .net "w_line_w", 9 0, L_0x5572012177a0;  1 drivers
v0x5572012169e0_0 .net "w_tag_r", 2 0, L_0x557201217410;  1 drivers
v0x557201216ac0_0 .net "w_tag_w", 2 0, L_0x5572012176a0;  1 drivers
v0x557201216ba0_0 .net "write_addr", 16 0, v0x5572012171d0_0;  1 drivers
v0x557201216c80_0 .net "write_data", 31 0, v0x557201217270_0;  1 drivers
v0x557201216d60_0 .net "write_enable", 0 0, v0x557201217340_0;  1 drivers
E_0x5572011e08f0 .event posedge, v0x5572011ab120_0;
L_0x557201217410 .part v0x557201216fc0_0, 14, 3;
L_0x557201217530 .part v0x557201216fc0_0, 4, 10;
L_0x5572012175d0 .part v0x557201216fc0_0, 0, 4;
L_0x5572012176a0 .part v0x5572012171d0_0, 14, 3;
L_0x5572012177a0 .part v0x5572012171d0_0, 4, 10;
L_0x557201217840 .part v0x5572012171d0_0, 0, 4;
    .scope S_0x5572011f0fa0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557201215e70_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x557201215e70_0;
    %cmpi/s 8192, 0, 32;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557201215f50_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x557201215f50_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_0.3, 5;
    %load/vec4 v0x557201215f50_0;
    %load/vec4 v0x557201215e70_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x557201215f50_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x557201216280, 4, 0;
    %load/vec4 v0x557201215f50_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557201215f50_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v0x557201215e70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557201215e70_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557201215e70_0, 0, 32;
T_0.4 ;
    %load/vec4 v0x557201215e70_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_0.5, 5;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x557201215e70_0;
    %store/vec4a v0x557201216340, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x557201215e70_0;
    %store/vec4a v0x5572012161e0, 4, 0;
    %load/vec4 v0x557201215e70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557201215e70_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %end;
    .thread T_0;
    .scope S_0x5572011f0fa0;
T_1 ;
    %wait E_0x5572011e08f0;
    %load/vec4 v0x5572012165a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x557201216820_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5572012160d0, 4;
    %load/vec4 v0x5572012169e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557201216820_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x557201216340, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %vpi_call 3 86 "$monitor", "%d # Hit: Reading", $time {0 0 0};
    %load/vec4 v0x557201216820_0;
    %pad/u 17;
    %pad/u 21;
    %muli 16, 0, 21;
    %pad/u 22;
    %load/vec4 v0x557201216660_0;
    %pad/u 6;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x557201216010, 4;
    %store/vec4 v0x5572012164c0_0, 0, 32;
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 3 93 "$display", "%d # Read Miss", $time {0 0 0};
    %load/vec4 v0x557201216900_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5572012161e0, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.4, 4;
    %vpi_call 3 98 "$display", "%d # Dirty line", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557201215e70_0, 0, 32;
T_1.6 ;
    %load/vec4 v0x557201215e70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.7, 5;
    %load/vec4 v0x557201216820_0;
    %pad/u 17;
    %pad/u 21;
    %muli 16, 0, 21;
    %pad/u 22;
    %load/vec4 v0x557201215e70_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x557201216010, 4;
    %load/vec4 v0x557201216820_0;
    %pad/u 12;
    %ix/vec4 5;
    %load/vec4a v0x5572012160d0, 5;
    %load/vec4 v0x557201216820_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 20;
    %pad/u 24;
    %muli 16, 0, 24;
    %pad/u 25;
    %load/vec4 v0x557201215e70_0;
    %pad/s 25;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x557201216280, 4, 0;
    %load/vec4 v0x557201215e70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557201215e70_0, 0, 32;
    %jmp T_1.6;
T_1.7 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x557201216820_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0x5572012161e0, 4, 0;
    %jmp T_1.5;
T_1.4 ;
    %vpi_call 3 110 "$display", "%d # Bringing Main Memory Block to cache", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557201215e70_0, 0, 32;
T_1.8 ;
    %load/vec4 v0x557201215e70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.9, 5;
    %load/vec4 v0x5572012169e0_0;
    %load/vec4 v0x557201216820_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 20;
    %pad/u 24;
    %muli 16, 0, 24;
    %pad/u 25;
    %load/vec4 v0x557201215e70_0;
    %pad/s 25;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x557201216280, 4;
    %load/vec4 v0x557201216820_0;
    %pad/u 17;
    %pad/u 21;
    %muli 16, 0, 21;
    %pad/u 22;
    %load/vec4 v0x557201215e70_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x557201216010, 4, 0;
    %load/vec4 v0x557201215e70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557201215e70_0, 0, 32;
    %jmp T_1.8;
T_1.9 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x557201216820_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0x557201216340, 4, 0;
    %load/vec4 v0x5572012169e0_0;
    %load/vec4 v0x557201216820_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0x5572012160d0, 4, 0;
T_1.5 ;
T_1.3 ;
T_1.0 ;
    %load/vec4 v0x557201216d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0x557201216900_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5572012160d0, 4;
    %load/vec4 v0x557201216ac0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x557201216900_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x557201216340, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %vpi_call 3 128 "$display", "%d # Hit: Writing", $time {0 0 0};
    %load/vec4 v0x557201216c80_0;
    %load/vec4 v0x557201216900_0;
    %pad/u 17;
    %pad/u 21;
    %muli 16, 0, 21;
    %pad/u 22;
    %load/vec4 v0x557201216740_0;
    %pad/u 6;
    %pad/u 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x557201216010, 4, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x557201216900_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0x5572012161e0, 4, 0;
    %jmp T_1.13;
T_1.12 ;
    %vpi_call 3 136 "$display", "%d # Write Miss", $time {0 0 0};
    %load/vec4 v0x557201216900_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5572012161e0, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.14, 4;
    %vpi_call 3 142 "$display", "%d # Dirty line", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557201215e70_0, 0, 32;
T_1.16 ;
    %load/vec4 v0x557201215e70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.17, 5;
    %load/vec4 v0x557201216820_0;
    %pad/u 17;
    %pad/u 21;
    %muli 16, 0, 21;
    %pad/u 22;
    %load/vec4 v0x557201215e70_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x557201216010, 4;
    %load/vec4 v0x557201216820_0;
    %pad/u 12;
    %ix/vec4 5;
    %load/vec4a v0x5572012160d0, 5;
    %load/vec4 v0x557201216820_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 20;
    %pad/u 24;
    %muli 16, 0, 24;
    %pad/u 25;
    %load/vec4 v0x557201215e70_0;
    %pad/s 25;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x557201216280, 4, 0;
    %load/vec4 v0x557201215e70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557201215e70_0, 0, 32;
    %jmp T_1.16;
T_1.17 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x557201216900_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0x5572012161e0, 4, 0;
    %jmp T_1.15;
T_1.14 ;
    %vpi_call 3 153 "$display", "%d # Bringing Main Memory Block to cache", $time {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x557201215e70_0, 0, 32;
T_1.18 ;
    %load/vec4 v0x557201215e70_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_1.19, 5;
    %load/vec4 v0x5572012169e0_0;
    %load/vec4 v0x557201216820_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 20;
    %pad/u 24;
    %muli 16, 0, 24;
    %pad/u 25;
    %load/vec4 v0x557201215e70_0;
    %pad/s 25;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x557201216280, 4;
    %load/vec4 v0x557201216900_0;
    %pad/u 17;
    %pad/u 21;
    %muli 16, 0, 21;
    %pad/u 22;
    %load/vec4 v0x557201215e70_0;
    %pad/s 22;
    %add;
    %ix/vec4 4;
    %store/vec4a v0x557201216010, 4, 0;
    %load/vec4 v0x557201215e70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x557201215e70_0, 0, 32;
    %jmp T_1.18;
T_1.19 ;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0x557201216900_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0x557201216340, 4, 0;
    %load/vec4 v0x557201216ac0_0;
    %load/vec4 v0x557201216900_0;
    %pad/u 12;
    %ix/vec4 4;
    %store/vec4a v0x5572012160d0, 4, 0;
T_1.15 ;
T_1.13 ;
T_1.10 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5572011f0e20;
T_2 ;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557201217100_0, 0, 1;
    %pushi/vec4 79883, 0, 17;
    %store/vec4 v0x557201216fc0_0, 0, 17;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557201217100_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 19 "$display", "%d # %b: %h", $time, v0x557201216fc0_0, v0x557201217060_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557201217340_0, 0, 1;
    %pushi/vec4 79883, 0, 17;
    %store/vec4 v0x5572012171d0_0, 0, 17;
    %pushi/vec4 202116108, 0, 32;
    %store/vec4 v0x557201217270_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557201217340_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557201217100_0, 0, 1;
    %pushi/vec4 79883, 0, 17;
    %store/vec4 v0x557201216fc0_0, 0, 17;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557201217100_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 31 "$display", "%d # %b: %h", $time, v0x557201216fc0_0, v0x557201217060_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557201217100_0, 0, 1;
    %pushi/vec4 129035, 0, 17;
    %store/vec4 v0x557201216fc0_0, 0, 17;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557201217100_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 37 "$display", "%d # %b: %h", $time, v0x557201216fc0_0, v0x557201217060_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557201217100_0, 0, 1;
    %pushi/vec4 79883, 0, 17;
    %store/vec4 v0x557201216fc0_0, 0, 17;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557201217100_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 43 "$display", "%d # %b: %h", $time, v0x557201216fc0_0, v0x557201217060_0 {0 0 0};
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557201217340_0, 0, 1;
    %pushi/vec4 96267, 0, 17;
    %store/vec4 v0x5572012171d0_0, 0, 17;
    %pushi/vec4 168430090, 0, 32;
    %store/vec4 v0x557201217270_0, 0, 32;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557201217340_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x557201217100_0, 0, 1;
    %pushi/vec4 96267, 0, 17;
    %store/vec4 v0x557201216fc0_0, 0, 17;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557201217100_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 55 "$display", "%d # %b: %h", $time, v0x557201216fc0_0, v0x557201217060_0 {0 0 0};
    %delay 10, 0;
    %vpi_call 2 59 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5572011f0e20;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x557201216f00_0, 0, 1;
T_3.0 ;
    %delay 1, 0;
    %load/vec4 v0x557201216f00_0;
    %inv;
    %store/vec4 v0x557201216f00_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_bench.v";
    "./direct_mapped_cache.v";
