# Reading D:/MentorGraphics/tcl/vsim/pref.tcl 
# //  ModelSim SE 10.1b Apr 26 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# do {ld_st_rg_sl_struct_vtf.fdo} 
# Model Technology ModelSim SE vlog 10.1b Compiler 2012.04 Apr 26 2012
# -- Compiling module mux_2_1_rtl
# 
# Top level modules:
# 	mux_2_1_rtl
# Model Technology ModelSim SE vlog 10.1b Compiler 2012.04 Apr 26 2012
# -- Compiling module dff_syn_low_clr_set
# 
# Top level modules:
# 	dff_syn_low_clr_set
# Model Technology ModelSim SE vlog 10.1b Compiler 2012.04 Apr 26 2012
# -- Compiling module ld_st_rg_sl_struct
# 
# Top level modules:
# 	ld_st_rg_sl_struct
# Model Technology ModelSim SE vlog 10.1b Compiler 2012.04 Apr 26 2012
# -- Compiling module ld_st_rg_sl_struct_vtf
# 
# Top level modules:
# 	ld_st_rg_sl_struct_vtf
# Model Technology ModelSim SE vlog 10.1b Compiler 2012.04 Apr 26 2012
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# vsim -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -L secureip -lib work -voptargs=\"+acc\" -t 1ps work.ld_st_rg_sl_struct_vtf glbl 
# ** Note: (vsim-3812) Design is being optimized...
# 
# Loading work.ld_st_rg_sl_struct_vtf(fast)
# Loading work.ld_st_rg_sl_struct(fast)
# Loading work.dff_syn_low_clr_set(fast)
# Loading work.mux_2_1_rtl(fast)
# Loading work.glbl(fast)
# ** Warning: (vsim-3017) ld_st_rg_sl_struct.v(28): [TFMPC] - Too few port connections. Expected 6, found 5.
# 
#         Region: /ld_st_rg_sl_struct_vtf/uut/DFF0
# ** Warning: (vsim-3722) ld_st_rg_sl_struct.v(28): [TFMPC] - Missing connection for port 'q_cmp'.
# 
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
run
