QuestaSim-64 vopt 2019.4 Compiler 2019.10 Oct 15 2019
Start time: 19:58:21 on Jan 22,2024
vopt "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L secureip -work xil_defaultlib xil_defaultlib.tb_D_FLIPFLOP xil_defaultlib.glbl -o tb_D_FLIPFLOP_opt 

Top level modules:
	tb_D_FLIPFLOP
	glbl

Analyzing design...
-- Loading module tb_D_FLIPFLOP
-- Loading module D_FLIPFLOP
-- Loading module unisims_ver.PULLDOWN
-- Loading module unisims_ver.IBUF
-- Loading module unisims_ver.BUFGCE
-- Loading module dbg_hub_CV
-- Loading module unisims_ver.OBUF
-- Loading module unisims_ver.LUT2
-- Loading UDP unisims_ver.x_lut2_mux4
-- Loading module unisims_ver.LUT1
-- Loading UDP unisims_ver.x_lut1_mux2
-- Loading module unisims_ver.FDCE
-- Loading module unisims_ver.OR2L
-- Loading module unisims_ver.AND2B1L
-- Loading module unisims_ver.MUXF7
-- Loading module u_ila_0_CV
-- Loading module glbl
Incremental compilation check found no design-units have changed.
Optimized design name is tb_D_FLIPFLOP_opt
End time: 19:58:22 on Jan 22,2024, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
