Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Apr 30 19:05:09 2023
| Host         : ZEPHYRUS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VGA_MAIN_control_sets_placed.rpt
| Design       : VGA_MAIN
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              25 |           13 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+---------------------+---------------------+------------------+----------------+--------------+
|      Clock Signal      |    Enable Signal    |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+---------------------+---------------------+------------------+----------------+--------------+
|  C2/p_0_out            |                     |                     |                1 |              1 |         1.00 |
|  C1/CLK_BUFG           |                     | C2/HSYNC0           |                1 |              1 |         1.00 |
|  C1/CLK_BUFG           |                     | C2/VSYNC0           |                1 |              1 |         1.00 |
|  CLOCK_24_IBUF_BUFG[0] |                     |                     |                1 |              1 |         1.00 |
|  C1/CLK_BUFG           | C2/HPOS[10]_i_1_n_0 | C2/VPOS             |                4 |             10 |         2.50 |
|  C1/CLK_BUFG           |                     | C2/HPOS[10]_i_1_n_0 |                5 |             11 |         2.20 |
|  C1/CLK_BUFG           |                     | C2/G_reg            |                6 |             12 |         2.00 |
+------------------------+---------------------+---------------------+------------------+----------------+--------------+


