$date
	Mon Sep 25 12:18:48 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module main $end
$scope module dut $end
$var wire 4 ! a [3:0] $end
$var wire 4 " y [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111 "
b0 !
$end
#10
b1110 "
b1 !
#20
b1101 "
b10 !
#30
b1100 "
b11 !
#40
b1011 "
b100 !
#50
b1010 "
b101 !
#60
b1001 "
b110 !
#70
b1000 "
b111 !
#80
b111 "
b1000 !
#90
b110 "
b1001 !
#100
b101 "
b1010 !
#110
b100 "
b1011 !
#120
b11 "
b1100 !
#130
b10 "
b1101 !
#140
b1 "
b1110 !
#150
b0 "
b1111 !
#160
b1111 "
b0 !
