

================================================================
== Synthesis Summary Report of 'sequence'
================================================================
+ General Information: 
    * Date:           Tue Jan 31 18:16:47 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        collatz_conjec
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvf1517-1-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |      Modules      | Issue|      | Latency | Latency| Iteration|         | Trip |          |      |    |          |           |     |
    |      & Loops      | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|    FF    |    LUT    | URAM|
    +-------------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+
    |+ sequence         |     -|  3.89|        -|       -|         -|        -|     -|        no|     -|   -|  34 (~0%)|  253 (~0%)|    -|
    | o VITIS_LOOP_8_1  |     -|  7.30|        -|       -|         1|        1|     -|       yes|     -|   -|         -|          -|    -|
    +-------------------+------+------+---------+--------+----------+---------+------+----------+------+----+----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| n         | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| n        | in        | int      |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+
| Argument | HW Interface | HW Type |
+----------+--------------+---------+
| n        | n            | port    |
+----------+--------------+---------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+-----------------------+-----+--------+------------+-----+--------+---------+
| Name                  | DSP | Pragma | Variable   | Op  | Impl   | Latency |
+-----------------------+-----+--------+------------+-----+--------+---------+
| + sequence            | 0   |        |            |     |        |         |
|   sub_ln18_fu_74_p2   | -   |        | sub_ln18   | sub | fabric | 0       |
|   sub_ln18_1_fu_94_p2 | -   |        | sub_ln18_1 | sub | fabric | 0       |
+-----------------------+-----+--------+------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

