- Name: ChkVBTMP108
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:04:28.472000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:04:28.272000'
  Results:
  - Proc: Commander
    Result:
      ChkVBTMP108_1: '49'
      ChkVBTMP108_2: UU
    Time: '2018-05-05 17:04:28.272000'
  Time: '2018-05-05 17:04:28.272000'
- Name: TMP108-resume
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:04:28.672000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:04:28.572000'
  Results:
  - Proc: Commander
    Result: true
    Time: '2018-05-05 17:04:28.572000'
  Time: '2018-05-05 17:04:28.572000'
- Name: ChkSi5340
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:04:28.872000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:04:28.772000'
  Results:
  - Proc: Commander
    Result:
      ChkSi5340: '77'
    Time: '2018-05-05 17:04:28.772000'
  Time: '2018-05-05 17:04:28.772000'
- Name: ChkLMH1219
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:04:29.072000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:04:28.972000'
  Results:
  - Proc: Commander
    Result:
      ChkLMH1219: 1d
    Time: '2018-05-05 17:04:28.972000'
  Time: '2018-05-05 17:04:28.972000'
- Name: ChkClock
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:04:29.272000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:04:29.172000'
  Results:
  - Proc: Commander
    Result:
      ChkClock: PASS
    Time: '2018-05-05 17:04:29.172000'
  Time: '2018-05-05 17:04:29.172000'
- Name: Sleep
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:04:32.472000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:04:29.372000'
  Results:
  - Proc: Commander
    Result: true
    Time: '2018-05-05 17:04:29.372000'
  Time: '2018-05-05 17:04:29.372000'
- Name: ChkFPGA-discover
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:04:36.172000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:04:32.572000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-discover: []
    Time: '2018-05-05 17:04:32.572000'
  Time: '2018-05-05 17:04:32.572000'
- Name: Sleep
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:04:39.372000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:04:36.272000'
  Results:
  - Proc: Commander
    Result: true
    Time: '2018-05-05 17:04:36.272000'
  Time: '2018-05-05 17:04:36.272000'
- Name: ChkFPGA-HDMI1
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:04:42.573000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:04:39.472000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-HDMI1: PASS
    Time: '2018-05-05 17:04:39.472000'
  Time: '2018-05-05 17:04:39.472000'
- Name: Sleep
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:04:45.773000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:04:42.673000'
  Results:
  - Proc: Commander
    Result: true
    Time: '2018-05-05 17:04:42.673000'
  Time: '2018-05-05 17:04:42.673000'
- Name: ChkFPGA-HDMI2
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:04:48.974000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:04:45.873000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-HDMI2: []
    Time: '2018-05-05 17:04:45.873000'
  Time: '2018-05-05 17:04:45.873000'
- Name: Sleep
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:04:52.174000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:04:49.074000'
  Results:
  - Proc: Commander
    Result: true
    Time: '2018-05-05 17:04:49.074000'
  Time: '2018-05-05 17:04:49.074000'
- Name: ChkFPGA-OneWire
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:05:01.775000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:04:52.274000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-OneWire: []
    Time: '2018-05-05 17:04:52.274000'
  Time: '2018-05-05 17:04:52.274000'
- Name: ChkFPGA-OneWire-resume
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:05:04.975000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:05:01.875000'
  Results:
  - Proc: Commander
    Result: true
    Time: '2018-05-05 17:05:01.875000'
  Time: '2018-05-05 17:05:01.875000'
- Name: ChkFPGA-qspi
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:05:08.175000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:05:05.075000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-qspi: []
    Time: '2018-05-05 17:05:05.075000'
  Time: '2018-05-05 17:05:05.075000'
- Name: Sleep
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:05:11.375000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:05:08.275000'
  Results:
  - Proc: Commander
    Result: true
    Time: '2018-05-05 17:05:08.275000'
  Time: '2018-05-05 17:05:08.275000'
- Name: ChkFPGA-pcie
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:05:11.575000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:05:11.475000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-pcie: PASS
    Time: '2018-05-05 17:05:11.475000'
  Time: '2018-05-05 17:05:11.475000'
- Name: Sleep
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:05:14.775000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:05:11.675000'
  Results:
  - Proc: Commander
    Result: true
    Time: '2018-05-05 17:05:11.675000'
  Time: '2018-05-05 17:05:11.675000'
- Name: ChkFPGA-emmc
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:05:18.476000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:05:14.875000'
  Results:
  - Proc: Commander
    Result:
      ChkFPGA-emmc: []
    Time: '2018-05-05 17:05:14.875000'
  Time: '2018-05-05 17:05:14.875000'
- Name: Sleep
  PostTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:05:21.676000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:05:18.576000'
  Results:
  - Proc: Commander
    Result: true
    Time: '2018-05-05 17:05:18.576000'
  Time: '2018-05-05 17:05:18.576000'
- Name: TestDutCompleted
  PostTest:
    Proc: TestDutCompleted
    Time: '2018-05-05 17:05:21.876000'
  PreTest:
    Proc: DefaultProc
    Time: '2018-05-05 17:05:21.776000'
  Results:
  - Proc: Dummy
    Result: true
    Time: '2018-05-05 17:05:21.776000'
  Time: '2018-05-05 17:05:21.776000'
