
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.087683                       # Number of seconds simulated
sim_ticks                                 87683113000                       # Number of ticks simulated
final_tick                                87683113000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 462992                       # Simulator instruction rate (inst/s)
host_op_rate                                   762999                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              912493649                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669300                       # Number of bytes of host memory used
host_seconds                                    96.09                       # Real time elapsed on the host
sim_insts                                    44489711                       # Number of instructions simulated
sim_ops                                      73317858                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  87683113000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          414656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             437312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             6479                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6833                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             258385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            4729029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               4987414                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        258385                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           258385                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            258385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           4729029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              4987414                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  87683113000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  87683113000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20877751                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816541                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  87683113000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  87683113000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59516902                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     87683113000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        175366226                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44489711                       # Number of instructions committed
system.cpu.committedOps                      73317858                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72795934                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1967                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944900                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232452                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72795934                       # number of integer instructions
system.cpu.num_fp_insts                          1967                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163691607                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63586401                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27636615                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933069                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694285                       # number of memory refs
system.cpu.num_load_insts                    20877745                       # Number of load instructions
system.cpu.num_store_insts                    5816540                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  175366226                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5574736                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175846      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45443769     61.98%     62.22% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.22% # Class of executed instruction
system.cpu.op_class::IntDiv                   1002994      1.37%     63.59% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::MemRead                 20877677     28.48%     92.07% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816113      7.93%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73317858                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  87683113000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.009917                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694292                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45409                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            587.863463                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   510.009917                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996113                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996113                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53433993                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53433993                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  87683113000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20839033                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20839033                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5793864                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5793864                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26632897                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26632897                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26632897                       # number of overall hits
system.cpu.dcache.overall_hits::total        26632897                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38718                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38718                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        22677                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22677                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        61395                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          61395                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        61395                       # number of overall misses
system.cpu.dcache.overall_misses::total         61395                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    924471000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    924471000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    554949500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    554949500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1479420500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1479420500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1479420500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1479420500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20877751                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20877751                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816541                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816541                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694292                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694292                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694292                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694292                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003899                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003899                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002300                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002300                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002300                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002300                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 23877.033938                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23877.033938                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 24471.909865                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24471.909865                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 24096.758694                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24096.758694                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 24096.758694                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24096.758694                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        43554                       # number of writebacks
system.cpu.dcache.writebacks::total             43554                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38718                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38718                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        22677                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        22677                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        61395                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        61395                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        61395                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        61395                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    885753000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    885753000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    532272500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    532272500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1418025500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1418025500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1418025500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1418025500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003899                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003899                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002300                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002300                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002300                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002300                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 22877.033938                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22877.033938                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 23471.909865                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23471.909865                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 23096.758694                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23096.758694                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 23096.758694                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23096.758694                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44897                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  87683113000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  87683113000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  87683113000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           280.293492                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59516902                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               354                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          168126.841808                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   280.293492                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.547448                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.547448                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          310                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119034158                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119034158                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  87683113000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59516548                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59516548                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59516548                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59516548                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59516548                       # number of overall hits
system.cpu.icache.overall_hits::total        59516548                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          354                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           354                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          354                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            354                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          354                       # number of overall misses
system.cpu.icache.overall_misses::total           354                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     54253500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54253500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     54253500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54253500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     54253500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54253500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59516902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59516902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59516902                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59516902                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59516902                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59516902                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 153258.474576                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 153258.474576                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 153258.474576                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 153258.474576                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 153258.474576                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 153258.474576                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           44                       # number of writebacks
system.cpu.icache.writebacks::total                44                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          354                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          354                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     53899500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53899500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     53899500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53899500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     53899500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53899500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 152258.474576                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 152258.474576                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 152258.474576                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 152258.474576                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 152258.474576                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 152258.474576                       # average overall mshr miss latency
system.cpu.icache.replacements                     44                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  87683113000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  87683113000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  87683113000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2018.949578                       # Cycle average of tags in use
system.l2.tags.total_refs                      106690                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24190                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.410500                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.548053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         11.161300                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2006.240225                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000756                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005450                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.979609                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985815                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           73                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1884                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    877710                       # Number of tag accesses
system.l2.tags.data_accesses                   877710                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  87683113000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        43554                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43554                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           44                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               44                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             15986                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                15986                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                249                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   249                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          21347                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21347                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 21596                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21596                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                21596                       # number of overall hits
system.l2.overall_hits::total                   21596                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6442                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6442                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           354                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              354                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17371                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17371                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23813                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24167                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                354                       # number of overall misses
system.l2.overall_misses::cpu.data              23813                       # number of overall misses
system.l2.overall_misses::total                 24167                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    311554000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     311554000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     53365500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     53365500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    582185500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    582185500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      53365500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     893739500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        947105000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     53365500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    893739500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       947105000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        43554                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43554                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           44                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           44                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         15986                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            15986                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6691                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6691                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38718                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38718                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             45409                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45763                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            45409                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45763                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.962786                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.962786                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.448654                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.448654                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.524411                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.528090                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.524411                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.528090                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 48362.930767                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 48362.930767                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst       150750                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total       150750                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 33514.794773                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 33514.794773                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst       150750                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 37531.579389                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 39190.011172                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst       150750                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 37531.579389                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 39190.011172                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21747                       # number of writebacks
system.l2.writebacks::total                     21747                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data         6442                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6442                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17371                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17371                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23813                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24167                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23813                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24167                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    247134000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    247134000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     49825500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     49825500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    408475500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    408475500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     49825500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    655609500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    705435000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     49825500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    655609500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    705435000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.962786                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.962786                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.448654                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.448654                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.524411                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.528090                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.524411                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.528090                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 38362.930767                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 38362.930767                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst       140750                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total       140750                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 23514.794773                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 23514.794773                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst       140750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 27531.579389                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 29190.011172                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst       140750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 27531.579389                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 29190.011172                       # average overall mshr miss latency
system.l2.replacements                          22142                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  87683113000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  6336.778699                       # Cycle average of tags in use
system.l3.tags.total_refs                       46014                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      6833                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      6.734085                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::cpu.inst        315.266342                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       6021.512358                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::cpu.inst         0.038485                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.735048                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.773533                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          6833                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         6779                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.834106                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 376953521                       # Number of tag accesses
system.l3.tags.data_accesses                376953521                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  87683113000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21747                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21747                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 63                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    63                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data          17271                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             17271                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                 17334                       # number of demand (read+write) hits
system.l3.demand_hits::total                    17334                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                17334                       # number of overall hits
system.l3.overall_hits::total                   17334                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6379                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6379                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          354                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          100                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total             454                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                6479                       # number of demand (read+write) misses
system.l3.demand_misses::total                   6833                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                354                       # number of overall misses
system.l3.overall_misses::cpu.data               6479                       # number of overall misses
system.l3.overall_misses::total                  6833                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    169168500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     169168500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     45577500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data     18678000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total     64255500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      45577500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     187846500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        233424000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     45577500                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    187846500                       # number of overall miss cycles
system.l3.overall_miss_latency::total       233424000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21747                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21747                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6442                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6442                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          354                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17371                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17725                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23813                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                24167                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23813                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               24167                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.990220                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.990220                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.005757                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.025614                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.272078                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.282741                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.272078                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.282741                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 26519.595548                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 26519.595548                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst       128750                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data       186780                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 141531.938326                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst       128750                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 28993.131656                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 34161.276160                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst       128750                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 28993.131656                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 34161.276160                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.ReadExReq_mshr_misses::cpu.data         6379                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6379                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          354                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          100                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total          454                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data           6479                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              6833                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data          6479                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             6833                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    105378500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    105378500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     42037500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data     17678000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total     59715500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     42037500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    123056500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    165094000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     42037500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    123056500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    165094000                       # number of overall MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.990220                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.990220                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.005757                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.025614                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.272078                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.282741                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.272078                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.282741                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 16519.595548                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 16519.595548                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst       118750                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data       176780                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 131531.938326                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst       118750                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 18993.131656                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 24161.276160                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst       118750                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 18993.131656                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 24161.276160                       # average overall mshr miss latency
system.l3.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          6833                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  87683113000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                454                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6379                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6379                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           454                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        13666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        13666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13666                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       437312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       437312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  437312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6833                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6833    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6833                       # Request fanout histogram
system.membus.reqLayer2.occupancy             6837500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           34169500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  87683113000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             39072                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        65301                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           44                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1738                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           15986                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          15986                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6691                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6691                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           354                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38718                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       167687                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                168439                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5693632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5719104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           22142                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1391808                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           128832                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            3.171867                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.377266                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 106690     82.81%     82.81% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  22142     17.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             128832                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           96943000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            531000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          76106500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        46014                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        21847                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  87683113000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17725                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        21747                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             100                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6442                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6442                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17725                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        70181                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      2938496                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                               0                       # Total snoops (count)
system.tol3bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            24167                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  24167    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              24167                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           44754000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          36250500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
