

================================================================
== Vitis HLS Report for 'matvec_Pipeline_VITIS_LOOP_7_1'
================================================================
* Date:           Thu Apr 27 11:04:28 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        matvec
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.349 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      466|      466|  2.330 us|  2.330 us|  466|  466|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1  |      464|      464|        26|         15|          1|    30|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|    1522|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|   90|    6450|      30|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     240|    -|
|Register         |        -|    -|    2215|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|   90|    8665|    1792|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      650|  600|  202800|  101400|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|   15|       4|       1|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+-----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_5_1_U1   |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U2   |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U3   |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U4   |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U5   |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U6   |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U7   |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U8   |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U9   |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U10  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U11  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U12  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U13  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U14  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U15  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U16  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U17  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U18  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U19  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U20  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U21  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U22  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U23  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U24  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U25  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U26  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U27  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U28  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U29  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    |mul_32s_32s_32_5_1_U30  |mul_32s_32s_32_5_1  |        0|   3|  215|   1|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |Total                   |                    |        0|  90| 6450|  30|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln11_10_fu_1080_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln11_11_fu_1208_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln11_12_fu_1230_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln11_13_fu_1248_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln11_14_fu_1163_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln11_15_fu_1167_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln11_16_fu_1182_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln11_17_fu_947_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln11_18_fu_1186_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln11_19_fu_1195_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln11_1_fu_1239_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln11_20_fu_1007_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln11_21_fu_1039_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln11_22_fu_1084_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln11_23_fu_1043_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln11_24_fu_915_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln11_25_fu_1047_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln11_26_fu_1088_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln11_27_fu_1199_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln11_28_fu_1252_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln11_29_fu_895_p2   |         +|   0|  0|  17|          10|           2|
    |add_ln11_2_fu_1217_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln11_30_fu_900_p2   |         +|   0|  0|  17|          10|           2|
    |add_ln11_31_fu_927_p2   |         +|   0|  0|  17|          10|           3|
    |add_ln11_32_fu_715_p2   |         +|   0|  0|  17|          10|           3|
    |add_ln11_33_fu_720_p2   |         +|   0|  0|  17|          10|           3|
    |add_ln11_34_fu_741_p2   |         +|   0|  0|  17|          10|           3|
    |add_ln11_35_fu_746_p2   |         +|   0|  0|  17|          10|           4|
    |add_ln11_36_fu_759_p2   |         +|   0|  0|  17|          10|           4|
    |add_ln11_37_fu_764_p2   |         +|   0|  0|  17|          10|           4|
    |add_ln11_38_fu_787_p2   |         +|   0|  0|  17|          10|           4|
    |add_ln11_39_fu_703_p2   |         +|   0|  0|  17|          10|           4|
    |add_ln11_3_fu_1126_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln11_40_fu_792_p2   |         +|   0|  0|  17|          10|           4|
    |add_ln11_41_fu_932_p2   |         +|   0|  0|  17|          10|           4|
    |add_ln11_42_fu_959_p2   |         +|   0|  0|  17|          10|           4|
    |add_ln11_43_fu_964_p2   |         +|   0|  0|  17|          10|           5|
    |add_ln11_44_fu_987_p2   |         +|   0|  0|  17|          10|           5|
    |add_ln11_45_fu_992_p2   |         +|   0|  0|  17|          10|           5|
    |add_ln11_46_fu_815_p2   |         +|   0|  0|  17|          10|           5|
    |add_ln11_47_fu_820_p2   |         +|   0|  0|  17|          10|           5|
    |add_ln11_48_fu_843_p2   |         +|   0|  0|  17|          10|           5|
    |add_ln11_49_fu_1019_p2  |         +|   0|  0|  17|          10|           5|
    |add_ln11_4_fu_1221_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln11_50_fu_1024_p2  |         +|   0|  0|  17|          10|           5|
    |add_ln11_51_fu_848_p2   |         +|   0|  0|  17|          10|           5|
    |add_ln11_52_fu_1060_p2  |         +|   0|  0|  17|          10|           5|
    |add_ln11_53_fu_1065_p2  |         +|   0|  0|  17|          10|           5|
    |add_ln11_54_fu_1106_p2  |         +|   0|  0|  17|          10|           5|
    |add_ln11_55_fu_1111_p2  |         +|   0|  0|  17|          10|           5|
    |add_ln11_56_fu_709_p2   |         +|   0|  0|  17|          10|           5|
    |add_ln11_5_fu_1243_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln11_6_fu_1213_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln11_7_fu_1191_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln11_8_fu_1226_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln11_9_fu_1204_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln11_fu_1235_p2     |         +|   0|  0|  39|          32|          32|
    |add_ln7_fu_1093_p2      |         +|   0|  0|  13|           5|           1|
    |sub_ln11_fu_697_p2      |         -|   0|  0|  17|          10|          10|
    |icmp_ln7_fu_671_p2      |      icmp|   0|  0|   9|           5|           3|
    |or_ln11_fu_885_p2       |        or|   0|  0|  10|          10|           1|
    |ap_enable_pp0           |       xor|   0|  0|   6|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1522|        1239|        1063|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |M_address0               |  65|         16|   10|        160|
    |M_address1               |  65|         16|   10|        160|
    |ap_NS_fsm                |  65|         16|    1|         16|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    5|         10|
    |i_fu_170                 |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 240|         58|   34|        362|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_lcssa_phi_fu_166         |  32|   0|   32|          0|
    |add_ln11_10_reg_1830         |  32|   0|   32|          0|
    |add_ln11_11_reg_1955         |  32|   0|   32|          0|
    |add_ln11_12_reg_1990         |  32|   0|   32|          0|
    |add_ln11_15_reg_1905         |  32|   0|   32|          0|
    |add_ln11_17_reg_1690         |  32|   0|   32|          0|
    |add_ln11_18_reg_1920         |  32|   0|   32|          0|
    |add_ln11_20_reg_1755         |  32|   0|   32|          0|
    |add_ln11_21_reg_1790         |  32|   0|   32|          0|
    |add_ln11_24_reg_1655         |  32|   0|   32|          0|
    |add_ln11_25_reg_1795         |  32|   0|   32|          0|
    |add_ln11_26_reg_1835         |  32|   0|   32|          0|
    |add_ln11_27_reg_1940         |  32|   0|   32|          0|
    |add_ln11_28_reg_2005         |  32|   0|   32|          0|
    |add_ln11_29_reg_1635         |   9|   0|   10|          1|
    |add_ln11_30_reg_1640         |   9|   0|   10|          1|
    |add_ln11_31_reg_1670         |   9|   0|   10|          1|
    |add_ln11_32_reg_1485         |   9|   0|   10|          1|
    |add_ln11_33_reg_1490         |   9|   0|   10|          1|
    |add_ln11_34_reg_1515         |   9|   0|   10|          1|
    |add_ln11_35_reg_1520         |   9|   0|   10|          1|
    |add_ln11_36_reg_1535         |   9|   0|   10|          1|
    |add_ln11_37_reg_1540         |   9|   0|   10|          1|
    |add_ln11_38_reg_1555         |   9|   0|   10|          1|
    |add_ln11_39_reg_1475         |   9|   0|   10|          1|
    |add_ln11_3_reg_1870          |  32|   0|   32|          0|
    |add_ln11_40_reg_1560         |   9|   0|   10|          1|
    |add_ln11_41_reg_1675         |   9|   0|   10|          1|
    |add_ln11_42_reg_1705         |   9|   0|   10|          1|
    |add_ln11_43_reg_1710         |   9|   0|   10|          1|
    |add_ln11_44_reg_1735         |   9|   0|   10|          1|
    |add_ln11_45_reg_1740         |   9|   0|   10|          1|
    |add_ln11_46_reg_1575         |   9|   0|   10|          1|
    |add_ln11_47_reg_1580         |   9|   0|   10|          1|
    |add_ln11_48_reg_1595         |   9|   0|   10|          1|
    |add_ln11_49_reg_1770         |   9|   0|   10|          1|
    |add_ln11_4_reg_1985          |  32|   0|   32|          0|
    |add_ln11_50_reg_1775         |   9|   0|   10|          1|
    |add_ln11_51_reg_1600         |   9|   0|   10|          1|
    |add_ln11_52_reg_1810         |   9|   0|   10|          1|
    |add_ln11_53_reg_1815         |   9|   0|   10|          1|
    |add_ln11_54_reg_1850         |   9|   0|   10|          1|
    |add_ln11_55_reg_1855         |   9|   0|   10|          1|
    |add_ln11_56_reg_1480         |   9|   0|   10|          1|
    |add_ln11_5_reg_2000          |  32|   0|   32|          0|
    |add_ln11_6_reg_1970          |  32|   0|   32|          0|
    |add_ln11_7_reg_1935          |  32|   0|   32|          0|
    |add_ln11_reg_1995            |  32|   0|   32|          0|
    |ap_CS_fsm                    |  15|   0|   15|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_1_reg_1433                 |   5|   0|    5|          0|
    |i_1_reg_1433_pp0_iter1_reg   |   5|   0|    5|          0|
    |i_fu_170                     |   5|   0|    5|          0|
    |icmp_ln7_reg_1439            |   1|   0|    1|          0|
    |mul_ln11_10_reg_1720         |  32|   0|   32|          0|
    |mul_ln11_11_reg_1745         |  32|   0|   32|          0|
    |mul_ln11_12_reg_1615         |  32|   0|   32|          0|
    |mul_ln11_13_reg_1750         |  32|   0|   32|          0|
    |mul_ln11_14_reg_1900         |  32|   0|   32|          0|
    |mul_ln11_15_reg_1910         |  32|   0|   32|          0|
    |mul_ln11_16_reg_1915         |  32|   0|   32|          0|
    |mul_ln11_17_reg_1925         |  32|   0|   32|          0|
    |mul_ln11_18_reg_1930         |  32|   0|   32|          0|
    |mul_ln11_19_reg_1780         |  32|   0|   32|          0|
    |mul_ln11_1_reg_1865          |  32|   0|   32|          0|
    |mul_ln11_20_reg_1785         |  32|   0|   32|          0|
    |mul_ln11_21_reg_1820         |  32|   0|   32|          0|
    |mul_ln11_22_reg_1945         |  32|   0|   32|          0|
    |mul_ln11_23_reg_1950         |  32|   0|   32|          0|
    |mul_ln11_24_reg_1825         |  32|   0|   32|          0|
    |mul_ln11_25_reg_1960         |  32|   0|   32|          0|
    |mul_ln11_26_reg_1965         |  32|   0|   32|          0|
    |mul_ln11_27_reg_1975         |  32|   0|   32|          0|
    |mul_ln11_28_reg_1980         |  32|   0|   32|          0|
    |mul_ln11_29_reg_1620         |  32|   0|   32|          0|
    |mul_ln11_2_reg_1885          |  32|   0|   32|          0|
    |mul_ln11_3_reg_1890          |  32|   0|   32|          0|
    |mul_ln11_4_reg_1895          |  32|   0|   32|          0|
    |mul_ln11_5_reg_1645          |  32|   0|   32|          0|
    |mul_ln11_6_reg_1650          |  32|   0|   32|          0|
    |mul_ln11_7_reg_1680          |  32|   0|   32|          0|
    |mul_ln11_8_reg_1685          |  32|   0|   32|          0|
    |mul_ln11_9_reg_1715          |  32|   0|   32|          0|
    |mul_ln11_reg_1860            |  32|   0|   32|          0|
    |reg_623                      |  32|   0|   32|          0|
    |reg_627                      |  32|   0|   32|          0|
    |reg_631                      |  32|   0|   32|          0|
    |reg_635                      |  32|   0|   32|          0|
    |reg_639                      |  32|   0|   32|          0|
    |reg_643                      |  32|   0|   32|          0|
    |reg_647                      |  32|   0|   32|          0|
    |reg_651                      |  32|   0|   32|          0|
    |reg_655                      |  32|   0|   32|          0|
    |reg_659                      |  32|   0|   32|          0|
    |sub_ln11_reg_1443            |   9|   0|   10|          1|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |2215|   0| 2244|         29|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+--------------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  matvec_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  matvec_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  matvec_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  matvec_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  matvec_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  matvec_Pipeline_VITIS_LOOP_7_1|  return value|
|M_address0                |  out|   10|   ap_memory|                               M|         array|
|M_ce0                     |  out|    1|   ap_memory|                               M|         array|
|M_q0                      |   in|   32|   ap_memory|                               M|         array|
|M_address1                |  out|   10|   ap_memory|                               M|         array|
|M_ce1                     |  out|    1|   ap_memory|                               M|         array|
|M_q1                      |   in|   32|   ap_memory|                               M|         array|
|V_load                    |   in|   32|     ap_none|                          V_load|        scalar|
|V_load_1                  |   in|   32|     ap_none|                        V_load_1|        scalar|
|V_load_2                  |   in|   32|     ap_none|                        V_load_2|        scalar|
|V_load_3                  |   in|   32|     ap_none|                        V_load_3|        scalar|
|V_load_4                  |   in|   32|     ap_none|                        V_load_4|        scalar|
|V_load_5                  |   in|   32|     ap_none|                        V_load_5|        scalar|
|V_load_6                  |   in|   32|     ap_none|                        V_load_6|        scalar|
|V_load_7                  |   in|   32|     ap_none|                        V_load_7|        scalar|
|V_load_8                  |   in|   32|     ap_none|                        V_load_8|        scalar|
|V_load_9                  |   in|   32|     ap_none|                        V_load_9|        scalar|
|V_load_10                 |   in|   32|     ap_none|                       V_load_10|        scalar|
|V_load_11                 |   in|   32|     ap_none|                       V_load_11|        scalar|
|V_load_12                 |   in|   32|     ap_none|                       V_load_12|        scalar|
|V_load_13                 |   in|   32|     ap_none|                       V_load_13|        scalar|
|V_load_14                 |   in|   32|     ap_none|                       V_load_14|        scalar|
|V_load_15                 |   in|   32|     ap_none|                       V_load_15|        scalar|
|V_load_16                 |   in|   32|     ap_none|                       V_load_16|        scalar|
|V_load_17                 |   in|   32|     ap_none|                       V_load_17|        scalar|
|V_load_18                 |   in|   32|     ap_none|                       V_load_18|        scalar|
|V_load_19                 |   in|   32|     ap_none|                       V_load_19|        scalar|
|V_load_20                 |   in|   32|     ap_none|                       V_load_20|        scalar|
|V_load_21                 |   in|   32|     ap_none|                       V_load_21|        scalar|
|V_load_22                 |   in|   32|     ap_none|                       V_load_22|        scalar|
|V_load_23                 |   in|   32|     ap_none|                       V_load_23|        scalar|
|V_load_24                 |   in|   32|     ap_none|                       V_load_24|        scalar|
|V_load_25                 |   in|   32|     ap_none|                       V_load_25|        scalar|
|V_load_26                 |   in|   32|     ap_none|                       V_load_26|        scalar|
|V_load_27                 |   in|   32|     ap_none|                       V_load_27|        scalar|
|V_load_28                 |   in|   32|     ap_none|                       V_load_28|        scalar|
|V_load_29                 |   in|   32|     ap_none|                       V_load_29|        scalar|
|Out_r_address0            |  out|    5|   ap_memory|                           Out_r|         array|
|Out_r_ce0                 |  out|    1|   ap_memory|                           Out_r|         array|
|Out_r_we0                 |  out|    1|   ap_memory|                           Out_r|         array|
|Out_r_d0                  |  out|   32|   ap_memory|                           Out_r|         array|
|add_lcssa_phi_out         |  out|   32|      ap_vld|               add_lcssa_phi_out|       pointer|
|add_lcssa_phi_out_ap_vld  |  out|    1|      ap_vld|               add_lcssa_phi_out|       pointer|
+--------------------------+-----+-----+------------+--------------------------------+--------------+

