// Seed: 3586185054
module module_0;
  wire id_1;
endmodule
module module_1 (
    input supply1 id_0,
    output wand id_1,
    output tri id_2,
    output wand id_3
);
  assign id_1 = -1'b0;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output supply1 id_0,
    input supply1 id_1,
    output wand id_2,
    output tri id_3,
    input uwire id_4,
    input tri0 id_5,
    input wire id_6,
    input tri1 id_7,
    output uwire id_8,
    output uwire id_9,
    input wire id_10,
    output wand id_11,
    output tri id_12,
    output uwire id_13,
    output uwire id_14,
    input tri1 id_15,
    output wor id_16,
    inout tri0 id_17,
    id_35,
    input uwire id_18,
    output tri1 id_19,
    input supply0 id_20,
    output wire id_21,
    input wor id_22,
    output tri0 id_23,
    output wand id_24,
    output supply0 id_25,
    input uwire id_26,
    input wire id_27,
    input wire id_28,
    output supply0 id_29,
    input supply1 id_30,
    output tri0 id_31,
    input wor id_32,
    input supply0 id_33
);
  assign id_2 = id_27 - -1;
  xor primCall (
      id_0,
      id_1,
      id_10,
      id_15,
      id_17,
      id_18,
      id_20,
      id_22,
      id_26,
      id_27,
      id_28,
      id_30,
      id_32,
      id_33,
      id_35,
      id_4,
      id_5,
      id_6,
      id_7
  );
  module_0 modCall_1 ();
endmodule
