name: cv32_ci_check
description: Commit sanity for the cv32

builds:
  corev-dv:
    cmd: make comp_corev-dv
    dir: cv32/sim/uvmt_cv32
  uvmt_cv32:
    cmd: make comp
    dir: cv32/sim/uvmt_cv32

tests:
  hello-world:
    build: uvmt_cv32
    description: UVM Hello World Test
    dir: cv32/sim/uvmt_cv32
    cmd: make hello-world
    cmd: make test TEST=hello-world
    
  illegal:
    build: uvmt_cv32
    dir: cv32/sim/uvmt_cv32
    cmd: make test TEST=illegal

  csr_instructions:
    build: uvmt_cv32
    description: CSR Instruction Test
    dir: cv32/sim/uvmt_cv32
    cmd: make test TEST=csr_instructions

  riscv_arithmetic_basic_test:
    build: uvmt_cv32
    description: Static riscv-dv arithmetic test 0
    dir: cv32/sim/uvmt_cv32
    cmd: make test TEST=riscv_arithmetic_basic_test

  corev_arithmetic_base_test:
    build: uvmt_cv32
    description: Generated corev-dv random arithmetic test
    dir: cv32/sim/uvmt_cv32
    cmd: make gen_corev-dv test TEST=corev_arithmetic_base_test
    num: 2

  corev_rand_instr_test:
    build: uvmt_cv32  
    description: Generated corev-dv random instruction test
    dir: cv32/sim/uvmt_cv32
    cmd: make gen_corev-dv test TEST=corev_rand_instr_test
    num: 2

  corev_jump_stress_test:
    build: uvmt_cv32  
    description: Generated corev-dv jump stress test
    dir: cv32/sim/uvmt_cv32
    cmd: make gen_corev-dv test TEST=corev_jump_stress_test
    num: 2

