// Seed: 2961048511
module module_0 (
    input wire id_0,
    output supply0 id_1
    , id_10,
    output logic id_2,
    input tri1 id_3,
    input wand id_4,
    input supply1 id_5,
    input wire id_6,
    output tri1 id_7,
    input wand id_8
);
  wire id_11;
  always id_2 <= id_3;
endmodule
module module_1 #(
    parameter id_13 = 32'd69,
    parameter id_14 = 32'd11,
    parameter id_8  = 32'd77
) (
    output wand id_0,
    output supply0 id_1,
    input supply1 id_2,
    input uwire id_3,
    output logic id_4,
    output supply1 id_5,
    input supply1 id_6,
    output wor id_7
    , _id_13,
    input tri0 _id_8,
    input wor id_9,
    output wor id_10,
    input tri1 id_11#(1)
);
  assign id_5 = 1'b0;
  wire [-1 : id_13  ||  id_8] _id_14;
  wire id_15;
  logic [-1 : ""] id_16;
  ;
  wire id_17;
  assign id_7 = id_6;
  wire id_18;
  assign id_17 = id_16;
  logic id_19;
  localparam id_20 = -1;
  wire [-1 'd0 ==  1  -  id_14 : ""] id_21;
  assign id_21 = id_13;
  always begin : LABEL_0
    id_4 <= ~id_11;
  end
  tri  id_22 = -1;
  wire id_23;
  parameter id_24 = id_20;
  wire [-1 : -1 'b0 -  1 'h0] id_25;
  assign id_10 = (id_2);
  id_26 :
  assert property (@(negedge -1 or posedge -1) id_2)
  else;
  module_0 modCall_1 (
      id_2,
      id_10,
      id_4,
      id_11,
      id_11,
      id_11,
      id_6,
      id_5,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
