<<<<<<< HEAD
verilog work "testbench.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
=======
verilog work "testbench.v"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
>>>>>>> 5d5427b5e3d7d0ff635a19a952f7d5c8c188b2e9
