module top_module (
    input clk,
    input areset,   // active high asynchronous reset
    input [7:0] d,
    output reg [7:0] q
);

    // No clarifying question is necessary; the specification is clear that each flip-flop should reset to 0 when the asynchronous reset (areset) is high.
    // All flip-flops are positive edge triggered, with asynchronous reset causing q to become 0 immediately (in simulation).

    always @(posedge clk or posedge areset) begin
        if (areset)
            q <= 8'b0;
        else
            q <= d;
    end

endmodule