module Project1(

	/*input op_a [7:0],
	input op_b [7:0],
	input op_code [1:0],
	output out[7:0],
	output carry_out,*/
	
	input clk,
	input read,
	input write,
	input [1:0] address,
	input [3:0] data_in,
	output [3:0] data_out
);
	reg [3:0] ram [3:0]
	
	always @(posedge clk)
	begin
		if(write)
		begin
			ram[address] <= data_in;
		end
	end
	
	always @(posedge clk)
	begin
		if(read)
		begin
			data_out <= ram[address];
		end
	end
endmodule