strict digraph "compose( ,  )" {
	node [label="\N"];
	"20:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fcdce7e6150>",
		clk_sens=False,
		fillcolor=gold,
		label="20:AL",
		sens="['present_state', 'in']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['present_state', 'in']"];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fcdce7e6450>",
		fillcolor=turquoise,
		label="20:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"20:AL" -> "20:BL"	[cond="[]",
		lineno=None];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fcdce78e550>",
		fillcolor=turquoise,
		label="14:BL
present_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcdce7f1150>]",
		style=filled,
		typ=Block];
	"Leaf_13:AL"	[def_var="['present_state']",
		label="Leaf_13:AL"];
	"14:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"21:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fcdceaa0d10>",
		fillcolor=springgreen,
		label="21:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:BL" -> "21:IF"	[cond="[]",
		lineno=None];
	"28:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fcdce6984d0>",
		fillcolor=springgreen,
		label="28:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"30:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fcdce698b50>",
		fillcolor=turquoise,
		label="30:BL
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcdce698290>]",
		style=filled,
		typ=Block];
	"28:IF" -> "30:BL"	[cond="['in']",
		label="!((in == 1))",
		lineno=28];
	"28:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fcdce698810>",
		fillcolor=turquoise,
		label="28:BL
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcdce698bd0>]",
		style=filled,
		typ=Block];
	"28:IF" -> "28:BL"	[cond="['in']",
		label="(in == 1)",
		lineno=28];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fcdceaa0950>",
		fillcolor=turquoise,
		label="22:BL
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcdceaa0650>]",
		style=filled,
		typ=Block];
	"Leaf_20:AL"	[def_var="['next_state']",
		label="Leaf_20:AL"];
	"22:BL" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
	"30:BL" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
	"24:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fcdcea46550>",
		fillcolor=turquoise,
		label="24:BL
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcdd0328ad0>]",
		style=filled,
		typ=Block];
	"24:BL" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
	"13:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fcdce7e3610>",
		fillcolor=turquoise,
		label="13:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fcdce7f1450>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"13:BL" -> "14:IF"	[cond="[]",
		lineno=None];
	"Leaf_13:AL" -> "20:AL";
	"12:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7fcdce796bd0>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="12:AS
out = present_state == 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state']"];
	"Leaf_13:AL" -> "12:AS";
	"21:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fcdce7e6290>",
		fillcolor=turquoise,
		label="21:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"22:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fcdceaa0890>",
		fillcolor=springgreen,
		label="22:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"21:BL" -> "22:IF"	[cond="[]",
		lineno=None];
	"14:IF" -> "14:BL"	[cond="['reset']",
		label="(reset == 1)",
		lineno=14];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fcdce7fd6d0>",
		fillcolor=turquoise,
		label="16:BL
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fcdce7fd610>]",
		style=filled,
		typ=Block];
	"14:IF" -> "16:BL"	[cond="['reset']",
		label="!((reset == 1))",
		lineno=14];
	"22:IF" -> "22:BL"	[cond="['in']",
		label="(in == 1)",
		lineno=22];
	"22:IF" -> "24:BL"	[cond="['in']",
		label="!((in == 1))",
		lineno=22];
	"13:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fcdce7e34d0>",
		clk_sens=True,
		fillcolor=gold,
		label="13:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'next_state']"];
	"13:AL" -> "13:BL"	[cond="[]",
		lineno=None];
	"27:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fcdce6983d0>",
		fillcolor=turquoise,
		label="27:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"27:BL" -> "28:IF"	[cond="[]",
		lineno=None];
	"21:IF" -> "21:BL"	[cond="['present_state']",
		label="(present_state == 0)",
		lineno=21];
	"21:IF" -> "27:BL"	[cond="['present_state']",
		label="!((present_state == 0))",
		lineno=21];
	"Leaf_20:AL" -> "13:AL";
	"16:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"28:BL" -> "Leaf_20:AL"	[cond="[]",
		lineno=None];
}
