###############################################################
#  Generated by:      Cadence Encounter 10.13-s272_1
#  OS:                Linux x86_64(Host ID ws45)
#  Generated on:      Thu May 26 17:44:46 2016
#  Design:            square_root_finder
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReports -slackReports -numPaths 50 -prefix square_root_finder_preCTS -outDir timingReports
###############################################################
Path 1: MET Setup Check with Pin state_reg_0_/CK 
Endpoint:   state_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_1_/Q     (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.194
+ Phase Shift                  20.000
= Required Time                19.806
- Arrival Time                 19.499
= Slack Time                    0.307
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |     Instance     |     Arc     |   Cell    | Delay | Arrival | Required | 
     |                  |             |           |       |  Time   |   Time   | 
     |------------------+-------------+-----------+-------+---------+----------| 
     |                  | clk ^       |           |       |   0.000 |    0.307 | 
     | clk__L1_I0       | A ^ -> Y v  | CLKINVX20 | 0.000 |   0.000 |    0.307 | 
     | clk__L2_I0       | A v -> Y ^  | CLKINVX8  | 0.000 |   0.000 |    0.307 | 
     | clk__L3_I0       | A ^ -> Y ^  | CLKBUFX20 | 0.000 |   0.000 |    0.307 | 
     | g_reg_1_         | CK ^ -> Q ^ | DFFRHQX4  | 0.279 |   0.279 |    0.586 | 
     | U432             | A ^ -> Y v  | INVX2     | 0.087 |   0.366 |    0.673 | 
     | U341             | A v -> Y ^  | CLKINVX3  | 0.104 |   0.470 |    0.777 | 
     | FE_OFC19_sqrt_1_ | A ^ -> Y ^  | BUFX20    | 0.171 |   0.640 |    0.947 | 
     | mult_33/U69      | A ^ -> Y v  | INVX2     | 0.247 |   0.887 |    1.194 | 
     | mult_33/U426     | B v -> Y ^  | NOR2X4    | 0.132 |   1.019 |    1.326 | 
     | mult_33/U3       | B ^ -> Y ^  | AND2X2    | 0.169 |   1.188 |    1.495 | 
     | mult_33/S1_2_0   | B ^ -> CO ^ | ADDFX2    | 0.589 |   1.776 |    2.083 | 
     | mult_33/S1_3_0   | B ^ -> CO ^ | ADDFX2    | 0.586 |   2.362 |    2.669 | 
     | mult_33/S1_4_0   | B ^ -> CO ^ | ADDFX2    | 0.586 |   2.948 |    3.255 | 
     | mult_33/S1_5_0   | B ^ -> CO ^ | ADDFX2    | 0.583 |   3.531 |    3.838 | 
     | mult_33/S1_6_0   | B ^ -> CO ^ | ADDFX2    | 0.583 |   4.114 |    4.421 | 
     | mult_33/S1_7_0   | B ^ -> CO ^ | ADDFX2    | 0.583 |   4.698 |    5.005 | 
     | mult_33/S1_8_0   | B ^ -> CO ^ | ADDFX2    | 0.582 |   5.280 |    5.586 | 
     | mult_33/S1_9_0   | B ^ -> CO ^ | ADDFX2    | 0.582 |   5.862 |    6.169 | 
     | mult_33/S1_10_0  | B ^ -> CO ^ | ADDFX2    | 0.583 |   6.445 |    6.752 | 
     | mult_33/S1_11_0  | B ^ -> CO ^ | ADDFX1    | 0.569 |   7.014 |    7.321 | 
     | mult_33/S1_12_0  | B ^ -> CO ^ | ADDFX1    | 0.579 |   7.593 |    7.900 | 
     | mult_33/S1_13_0  | B ^ -> CO ^ | ADDFX2    | 0.592 |   8.185 |    8.492 | 
     | mult_33/S1_14_0  | B ^ -> CO ^ | ADDFX2    | 0.584 |   8.769 |    9.075 | 
     | mult_33/S1_15_0  | B ^ -> CO ^ | ADDFX2    | 0.591 |   9.360 |    9.667 | 
     | mult_33/S1_16_0  | B ^ -> CO ^ | ADDFX2    | 0.591 |   9.951 |   10.258 | 
     | mult_33/S1_17_0  | B ^ -> CO ^ | ADDFX2    | 0.594 |  10.545 |   10.852 | 
     | mult_33/S1_18_0  | B ^ -> CO ^ | ADDFX1    | 0.573 |  11.118 |   11.425 | 
     | mult_33/S1_19_0  | B ^ -> CO ^ | ADDFX2    | 0.593 |  11.711 |   12.018 | 
     | mult_33/S1_20_0  | B ^ -> CO ^ | ADDFX2    | 0.585 |  12.295 |   12.602 | 
     | mult_33/S1_21_0  | B ^ -> CO ^ | ADDFX2    | 0.589 |  12.884 |   13.191 | 
     | mult_33/S1_22_0  | B ^ -> CO ^ | ADDFX2    | 0.583 |  13.467 |   13.774 | 
     | mult_33/S1_23_0  | B ^ -> CO ^ | ADDFX2    | 0.581 |  14.049 |   14.356 | 
     | mult_33/S1_24_0  | B ^ -> CO ^ | ADDFX2    | 0.585 |  14.633 |   14.940 | 
     | mult_33/S1_25_0  | B ^ -> CO ^ | ADDFX2    | 0.584 |  15.217 |   15.524 | 
     | mult_33/S1_26_0  | B ^ -> CO ^ | ADDFX2    | 0.583 |  15.800 |   16.107 | 
     | mult_33/S1_27_0  | B ^ -> CO ^ | ADDFX2    | 0.584 |  16.383 |   16.690 | 
     | mult_33/S1_28_0  | B ^ -> CO ^ | ADDFX2    | 0.584 |  16.968 |   17.275 | 
     | mult_33/S1_29_0  | B ^ -> CO ^ | ADDFX2    | 0.582 |  17.550 |   17.857 | 
     | mult_33/S1_30_0  | B ^ -> CO ^ | ADDFX2    | 0.618 |  18.168 |   18.475 | 
     | mult_33/U70      | A ^ -> Y ^  | XOR2X4    | 0.244 |  18.412 |   18.719 | 
     | sub_33/U35       | A ^ -> Y ^  | XOR2X4    | 0.209 |  18.621 |   18.928 | 
     | U322             | A ^ -> Y v  | NOR4X2    | 0.074 |  18.695 |   19.001 | 
     | U337             | D v -> Y v  | AND4X4    | 0.263 |  18.958 |   19.265 | 
     | U329             | D v -> Y v  | AND4X4    | 0.256 |  19.214 |   19.520 | 
     | U327             | A0 v -> Y ^ | AOI21X2   | 0.131 |  19.345 |   19.651 | 
     | U326             | D ^ -> Y v  | NAND4BX1  | 0.154 |  19.499 |   19.806 | 
     | state_reg_0_     | D v         | DFFRXL    | 0.000 |  19.499 |   19.806 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |   Instance   |    Arc     |   Cell    | Delay | Arrival | Required | 
     |              |            |           |       |  Time   |   Time   | 
     |--------------+------------+-----------+-------+---------+----------| 
     |              | clk ^      |           |       |   0.000 |   -0.307 | 
     | clk__L1_I0   | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |   -0.307 | 
     | clk__L2_I1   | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |   -0.307 | 
     | clk__L3_I1   | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |   -0.307 | 
     | state_reg_0_ | CK ^       | DFFRXL    | 0.000 |   0.000 |   -0.307 | 
     +--------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin cat_reg_0_/CK 
Endpoint:   cat_reg_0_/D (^) checked with  leading edge of 'clk'
Beginpoint: g_reg_2_/Q   (^) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.127
+ Phase Shift                  20.000
= Required Time                19.873
- Arrival Time                 19.565
= Slack Time                    0.309
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                      |              |           |       |  Time   |   Time   | 
     |----------------------+--------------+-----------+-------+---------+----------| 
     |                      | clk ^        |           |       |   0.000 |    0.309 | 
     | clk__L1_I0           | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |    0.309 | 
     | clk__L2_I0           | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |    0.309 | 
     | clk__L3_I0           | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |    0.309 | 
     | g_reg_2_             | CK ^ -> Q ^  | DFFRHQX4  | 0.285 |   0.285 |    0.594 | 
     | U431                 | A ^ -> Y v   | CLKINVX3  | 0.092 |   0.377 |    0.685 | 
     | U342                 | A v -> Y ^   | CLKINVX3  | 0.100 |   0.477 |    0.786 | 
     | FE_OFC18_sqrt_2_     | A ^ -> Y ^   | BUFX20    | 0.159 |   0.636 |    0.945 | 
     | mult_51/U42          | A ^ -> Y v   | INVX8     | 0.156 |   0.793 |    1.101 | 
     | mult_51/U51          | A v -> Y ^   | CLKINVX3  | 0.128 |   0.920 |    1.229 | 
     | mult_51/U36          | A ^ -> Y v   | INVX8     | 0.116 |   1.036 |    1.345 | 
     | mult_51/FE_OFC51_n46 | A v -> Y v   | BUFX4     | 0.292 |   1.329 |    1.637 | 
     | mult_51/U303         | B v -> Y ^   | NOR2X4    | 0.124 |   1.452 |    1.761 | 
     | mult_51/S2_2_1       | A ^ -> CO ^  | ADDFX2    | 0.528 |   1.980 |    2.289 | 
     | mult_51/S2_3_1       | B ^ -> CO ^  | ADDFX2    | 0.587 |   2.567 |    2.875 | 
     | mult_51/S2_4_1       | B ^ -> CO ^  | ADDFX2    | 0.582 |   3.149 |    3.457 | 
     | mult_51/S2_5_1       | B ^ -> CO ^  | ADDFX2    | 0.584 |   3.732 |    4.041 | 
     | mult_51/S2_6_1       | B ^ -> CO ^  | ADDFX2    | 0.586 |   4.319 |    4.627 | 
     | mult_51/S2_7_1       | B ^ -> CO ^  | ADDFX2    | 0.587 |   4.906 |    5.214 | 
     | mult_51/S2_8_1       | B ^ -> CO ^  | ADDFX2    | 0.586 |   5.492 |    5.800 | 
     | mult_51/S2_9_1       | B ^ -> CO ^  | ADDFX2    | 0.590 |   6.082 |    6.390 | 
     | mult_51/S2_10_1      | B ^ -> CO ^  | ADDFX2    | 0.594 |   6.676 |    6.984 | 
     | mult_51/S2_11_1      | B ^ -> CO ^  | ADDFX2    | 0.585 |   7.261 |    7.570 | 
     | mult_51/S2_12_1      | B ^ -> CO ^  | ADDFX2    | 0.582 |   7.843 |    8.152 | 
     | mult_51/S2_13_1      | B ^ -> CO ^  | ADDFX2    | 0.581 |   8.425 |    8.733 | 
     | mult_51/S2_14_1      | B ^ -> CO ^  | ADDFX2    | 0.582 |   9.007 |    9.315 | 
     | mult_51/S2_15_1      | B ^ -> CO ^  | ADDFX2    | 0.583 |   9.589 |    9.898 | 
     | mult_51/S2_16_1      | B ^ -> CO ^  | ADDFX2    | 0.587 |  10.176 |   10.485 | 
     | mult_51/S2_17_1      | B ^ -> CO ^  | ADDFX2    | 0.586 |  10.762 |   11.071 | 
     | mult_51/S2_18_1      | B ^ -> CO ^  | ADDFX1    | 0.570 |  11.332 |   11.641 | 
     | mult_51/S2_19_1      | B ^ -> CO ^  | ADDFX1    | 0.578 |  11.910 |   12.219 | 
     | mult_51/S2_20_1      | B ^ -> CO ^  | ADDFX2    | 0.594 |  12.504 |   12.813 | 
     | mult_51/S2_21_1      | B ^ -> CO ^  | ADDFX2    | 0.589 |  13.093 |   13.401 | 
     | mult_51/S2_22_1      | B ^ -> CO ^  | ADDFX2    | 0.590 |  13.683 |   13.991 | 
     | mult_51/S2_23_1      | B ^ -> CO ^  | ADDFX2    | 0.584 |  14.267 |   14.575 | 
     | mult_51/S2_24_1      | B ^ -> CO ^  | ADDFX2    | 0.586 |  14.853 |   15.161 | 
     | mult_51/S2_25_1      | B ^ -> CO ^  | ADDFX2    | 0.588 |  15.441 |   15.749 | 
     | mult_51/S2_26_1      | B ^ -> CO ^  | ADDFX2    | 0.583 |  16.024 |   16.333 | 
     | mult_51/S2_27_1      | B ^ -> CO ^  | ADDFX2    | 0.586 |  16.610 |   16.919 | 
     | mult_51/S2_28_1      | B ^ -> S v   | ADDFX2    | 0.602 |  17.212 |   17.521 | 
     | mult_51/S1_29_0      | CI v -> CO v | ADDFX2    | 0.361 |  17.574 |   17.882 | 
     | mult_51/S1_30_0      | B v -> S v   | ADDFX2    | 0.621 |  18.195 |   18.503 | 
     | U627                 | A v -> Y v   | OR2X2     | 0.249 |  18.444 |   18.752 | 
     | U626                 | B v -> Y v   | XNOR2X2   | 0.248 |  18.691 |   19.000 | 
     | U320                 | C v -> Y ^   | NOR4X2    | 0.244 |  18.936 |   19.244 | 
     | U316                 | D ^ -> Y v   | NAND4X1   | 0.170 |  19.105 |   19.414 | 
     | U314                 | B v -> Y ^   | NOR2X2    | 0.170 |  19.275 |   19.584 | 
     | U324                 | A0 ^ -> Y v  | AOI211X1  | 0.131 |  19.406 |   19.715 | 
     | U323                 | A0 v -> Y ^  | OAI22X1   | 0.158 |  19.565 |   19.873 | 
     | cat_reg_0_           | D ^          | DFFRXL    | 0.000 |  19.565 |   19.873 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |   -0.309 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |   -0.309 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |   -0.309 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |   -0.309 | 
     | cat_reg_0_ | CK ^       | DFFRXL    | 0.000 |   0.000 |   -0.309 | 
     +------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin g_reg_30_/CK 
Endpoint:   g_reg_30_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_1_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.398
+ Phase Shift                  20.000
= Required Time                19.602
- Arrival Time                 11.937
= Slack Time                    7.665
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |    7.664 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |    7.664 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |    7.664 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |    7.664 | 
     | g_reg_1_         | CK ^ -> Q v  | DFFRHQX4  | 0.209 |   0.209 |    7.873 | 
     | U432             | A v -> Y ^   | INVX2     | 0.127 |   0.336 |    8.000 | 
     | U341             | A ^ -> Y v   | CLKINVX3  | 0.116 |   0.452 |    8.116 | 
     | FE_OFC19_sqrt_1_ | A v -> Y v   | BUFX20    | 0.174 |   0.625 |    8.290 | 
     | add_73/U1_1      | B v -> CO v  | ADDFX2    | 0.532 |   1.157 |    8.821 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.518 |    9.182 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   1.875 |    9.539 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.237 |    9.901 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   2.596 |   10.260 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.368 |   2.964 |   10.629 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.327 |   10.992 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   3.688 |   11.353 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.051 |   11.716 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.410 |   12.074 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   4.770 |   12.434 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.125 |   12.789 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.360 |   5.485 |   13.149 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.360 |   5.844 |   13.509 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.358 |   6.202 |   13.867 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.360 |   6.562 |   14.226 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.365 |   6.926 |   14.591 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.360 |   7.286 |   14.951 | 
     | add_73/U1_19     | CI v -> CO v | ADDFX2    | 0.354 |   7.641 |   15.305 | 
     | add_73/U1_20     | CI v -> CO v | ADDFX2    | 0.361 |   8.002 |   15.666 | 
     | add_73/U1_21     | CI v -> CO v | ADDFX2    | 0.363 |   8.365 |   16.029 | 
     | add_73/U1_22     | CI v -> CO v | ADDFX2    | 0.367 |   8.732 |   16.396 | 
     | add_73/U1_23     | CI v -> CO v | ADDFX2    | 0.363 |   9.094 |   16.759 | 
     | add_73/U1_24     | CI v -> CO v | ADDFX2    | 0.360 |   9.454 |   17.118 | 
     | add_73/U1_25     | CI v -> CO v | ADDFX2    | 0.360 |   9.814 |   17.478 | 
     | add_73/U1_26     | CI v -> CO v | ADDFX2    | 0.363 |  10.177 |   17.841 | 
     | add_73/U1_27     | CI v -> CO v | ADDFX2    | 0.360 |  10.536 |   18.201 | 
     | add_73/U1_28     | CI v -> CO v | ADDFX2    | 0.358 |  10.894 |   18.559 | 
     | add_73/U1_29     | CI v -> CO v | ADDFX2    | 0.363 |  11.257 |   18.922 | 
     | add_73/U1_30     | CI v -> CO v | ADDFX2    | 0.346 |  11.603 |   19.268 | 
     | U485             | B0 v -> Y ^  | AOI22X1   | 0.203 |  11.807 |   19.471 | 
     | U484             | B0 ^ -> Y v  | OAI21XL   | 0.130 |  11.937 |   19.602 | 
     | g_reg_30_        | D v          | DFFRHQX1  | 0.000 |  11.937 |   19.602 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |   -7.665 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |   -7.665 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |   -7.665 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |   -7.665 | 
     | g_reg_30_  | CK ^       | DFFRHQX1  | 0.000 |   0.000 |   -7.665 | 
     +------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin g_reg_29_/CK 
Endpoint:   g_reg_29_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_1_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.396
+ Phase Shift                  20.000
= Required Time                19.604
- Arrival Time                 11.892
= Slack Time                    7.713
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |    7.713 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |    7.713 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |    7.713 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |    7.713 | 
     | g_reg_1_         | CK ^ -> Q v  | DFFRHQX4  | 0.209 |   0.209 |    7.922 | 
     | U432             | A v -> Y ^   | INVX2     | 0.127 |   0.336 |    8.049 | 
     | U341             | A ^ -> Y v   | CLKINVX3  | 0.116 |   0.452 |    8.164 | 
     | FE_OFC19_sqrt_1_ | A v -> Y v   | BUFX20    | 0.174 |   0.625 |    8.338 | 
     | add_73/U1_1      | B v -> CO v  | ADDFX2    | 0.532 |   1.157 |    8.870 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.518 |    9.230 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   1.875 |    9.587 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.237 |    9.950 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   2.596 |   10.309 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.368 |   2.964 |   10.677 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.327 |   11.040 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   3.689 |   11.401 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.051 |   11.764 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.410 |   12.123 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   4.770 |   12.482 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.125 |   12.838 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.360 |   5.485 |   13.197 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.360 |   5.844 |   13.557 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.358 |   6.202 |   13.915 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.360 |   6.562 |   14.274 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.365 |   6.926 |   14.639 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.360 |   7.286 |   14.999 | 
     | add_73/U1_19     | CI v -> CO v | ADDFX2    | 0.354 |   7.641 |   15.354 | 
     | add_73/U1_20     | CI v -> CO v | ADDFX2    | 0.361 |   8.002 |   15.715 | 
     | add_73/U1_21     | CI v -> CO v | ADDFX2    | 0.363 |   8.365 |   16.078 | 
     | add_73/U1_22     | CI v -> CO v | ADDFX2    | 0.367 |   8.732 |   16.444 | 
     | add_73/U1_23     | CI v -> CO v | ADDFX2    | 0.363 |   9.094 |   16.807 | 
     | add_73/U1_24     | CI v -> CO v | ADDFX2    | 0.360 |   9.454 |   17.166 | 
     | add_73/U1_25     | CI v -> CO v | ADDFX2    | 0.360 |   9.814 |   17.527 | 
     | add_73/U1_26     | CI v -> CO v | ADDFX2    | 0.363 |  10.177 |   17.889 | 
     | add_73/U1_27     | CI v -> CO v | ADDFX2    | 0.360 |  10.536 |   18.249 | 
     | add_73/U1_28     | CI v -> CO v | ADDFX2    | 0.358 |  10.894 |   18.607 | 
     | add_73/U1_29     | CI v -> CO v | ADDFX2    | 0.363 |  11.257 |   18.970 | 
     | add_73/U1_30     | CI v -> S v  | ADDFX2    | 0.305 |  11.563 |   19.275 | 
     | U353             | B0 v -> Y ^  | AOI22X1   | 0.207 |  11.770 |   19.482 | 
     | U352             | B0 ^ -> Y v  | OAI21XL   | 0.122 |  11.891 |   19.604 | 
     | g_reg_29_        | D v          | DFFRHQX1  | 0.000 |  11.892 |   19.604 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |   -7.713 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |   -7.713 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |   -7.713 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |   -7.713 | 
     | g_reg_29_  | CK ^       | DFFRHQX1  | 0.000 |   0.000 |   -7.713 | 
     +------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin g_reg_28_/CK 
Endpoint:   g_reg_28_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_1_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.398
+ Phase Shift                  20.000
= Required Time                19.602
- Arrival Time                 11.528
= Slack Time                    8.074
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |    8.074 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |    8.074 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |    8.074 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |    8.074 | 
     | g_reg_1_         | CK ^ -> Q v  | DFFRHQX4  | 0.209 |   0.209 |    8.283 | 
     | U432             | A v -> Y ^   | INVX2     | 0.127 |   0.336 |    8.410 | 
     | U341             | A ^ -> Y v   | CLKINVX3  | 0.116 |   0.452 |    8.526 | 
     | FE_OFC19_sqrt_1_ | A v -> Y v   | BUFX20    | 0.174 |   0.625 |    8.700 | 
     | add_73/U1_1      | B v -> CO v  | ADDFX2    | 0.532 |   1.157 |    9.231 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.518 |    9.592 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   1.875 |    9.949 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.237 |   10.311 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   2.596 |   10.670 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.368 |   2.964 |   11.039 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.327 |   11.401 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   3.689 |   11.763 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.051 |   12.125 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.410 |   12.484 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   4.770 |   12.844 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.125 |   13.199 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.360 |   5.485 |   13.559 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.360 |   5.844 |   13.919 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.358 |   6.202 |   14.276 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.360 |   6.562 |   14.636 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.365 |   6.926 |   15.001 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.360 |   7.286 |   15.361 | 
     | add_73/U1_19     | CI v -> CO v | ADDFX2    | 0.354 |   7.641 |   15.715 | 
     | add_73/U1_20     | CI v -> CO v | ADDFX2    | 0.361 |   8.002 |   16.076 | 
     | add_73/U1_21     | CI v -> CO v | ADDFX2    | 0.363 |   8.365 |   16.439 | 
     | add_73/U1_22     | CI v -> CO v | ADDFX2    | 0.367 |   8.732 |   16.806 | 
     | add_73/U1_23     | CI v -> CO v | ADDFX2    | 0.363 |   9.094 |   17.168 | 
     | add_73/U1_24     | CI v -> CO v | ADDFX2    | 0.360 |   9.454 |   17.528 | 
     | add_73/U1_25     | CI v -> CO v | ADDFX2    | 0.360 |   9.814 |   17.888 | 
     | add_73/U1_26     | CI v -> CO v | ADDFX2    | 0.363 |  10.177 |   18.251 | 
     | add_73/U1_27     | CI v -> CO v | ADDFX2    | 0.360 |  10.536 |   18.610 | 
     | add_73/U1_28     | CI v -> CO v | ADDFX2    | 0.358 |  10.894 |   18.969 | 
     | add_73/U1_29     | CI v -> S v  | ADDFX2    | 0.298 |  11.193 |   19.267 | 
     | U355             | B0 v -> Y ^  | AOI22X1   | 0.206 |  11.399 |   19.473 | 
     | U354             | B0 ^ -> Y v  | OAI21XL   | 0.129 |  11.528 |   19.602 | 
     | g_reg_28_        | D v          | DFFRHQX1  | 0.000 |  11.528 |   19.602 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |   -8.074 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |   -8.074 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |   -8.074 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |   -8.074 | 
     | g_reg_28_  | CK ^       | DFFRHQX1  | 0.000 |   0.000 |   -8.074 | 
     +------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin g_reg_27_/CK 
Endpoint:   g_reg_27_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_1_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.396
+ Phase Shift                  20.000
= Required Time                19.604
- Arrival Time                 11.173
= Slack Time                    8.431
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |    8.431 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |    8.431 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |    8.431 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |    8.431 | 
     | g_reg_1_         | CK ^ -> Q v  | DFFRHQX4  | 0.209 |   0.209 |    8.640 | 
     | U432             | A v -> Y ^   | INVX2     | 0.127 |   0.336 |    8.767 | 
     | U341             | A ^ -> Y v   | CLKINVX3  | 0.116 |   0.452 |    8.882 | 
     | FE_OFC19_sqrt_1_ | A v -> Y v   | BUFX20    | 0.174 |   0.625 |    9.056 | 
     | add_73/U1_1      | B v -> CO v  | ADDFX2    | 0.532 |   1.157 |    9.588 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.518 |    9.949 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   1.875 |   10.305 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.237 |   10.668 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   2.596 |   11.027 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.368 |   2.964 |   11.395 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.327 |   11.758 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   3.689 |   12.119 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.051 |   12.482 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.410 |   12.841 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   4.770 |   13.201 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.125 |   13.556 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.360 |   5.485 |   13.915 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.360 |   5.844 |   14.275 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.358 |   6.202 |   14.633 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.360 |   6.562 |   14.993 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.365 |   6.926 |   15.357 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.360 |   7.286 |   15.717 | 
     | add_73/U1_19     | CI v -> CO v | ADDFX2    | 0.354 |   7.641 |   16.072 | 
     | add_73/U1_20     | CI v -> CO v | ADDFX2    | 0.361 |   8.002 |   16.433 | 
     | add_73/U1_21     | CI v -> CO v | ADDFX2    | 0.363 |   8.365 |   16.796 | 
     | add_73/U1_22     | CI v -> CO v | ADDFX2    | 0.367 |   8.732 |   17.162 | 
     | add_73/U1_23     | CI v -> CO v | ADDFX2    | 0.363 |   9.094 |   17.525 | 
     | add_73/U1_24     | CI v -> CO v | ADDFX2    | 0.360 |   9.454 |   17.885 | 
     | add_73/U1_25     | CI v -> CO v | ADDFX2    | 0.360 |   9.814 |   18.245 | 
     | add_73/U1_26     | CI v -> CO v | ADDFX2    | 0.363 |  10.177 |   18.607 | 
     | add_73/U1_27     | CI v -> CO v | ADDFX2    | 0.360 |  10.536 |   18.967 | 
     | add_73/U1_28     | CI v -> S v  | ADDFX2    | 0.302 |  10.838 |   19.269 | 
     | U357             | B0 v -> Y ^  | AOI22X1   | 0.210 |  11.048 |   19.479 | 
     | U356             | B0 ^ -> Y v  | OAI21XL   | 0.124 |  11.173 |   19.604 | 
     | g_reg_27_        | D v          | DFFRHQX1  | 0.000 |  11.173 |   19.604 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |   -8.431 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |   -8.431 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |   -8.431 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |   -8.431 | 
     | g_reg_27_  | CK ^       | DFFRHQX1  | 0.000 |   0.000 |   -8.431 | 
     +------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin g_reg_26_/CK 
Endpoint:   g_reg_26_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_1_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  20.000
= Required Time                19.603
- Arrival Time                 10.813
= Slack Time                    8.790
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |    8.790 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |    8.790 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |    8.790 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |    8.790 | 
     | g_reg_1_         | CK ^ -> Q v  | DFFRHQX4  | 0.209 |   0.209 |    8.999 | 
     | U432             | A v -> Y ^   | INVX2     | 0.127 |   0.336 |    9.127 | 
     | U341             | A ^ -> Y v   | CLKINVX3  | 0.116 |   0.452 |    9.242 | 
     | FE_OFC19_sqrt_1_ | A v -> Y v   | BUFX20    | 0.174 |   0.625 |    9.416 | 
     | add_73/U1_1      | B v -> CO v  | ADDFX2    | 0.532 |   1.157 |    9.947 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.518 |   10.308 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   1.875 |   10.665 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.237 |   11.027 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   2.596 |   11.386 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.368 |   2.964 |   11.755 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.327 |   12.118 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   3.689 |   12.479 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.051 |   12.842 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.410 |   13.200 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   4.770 |   13.560 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.125 |   13.915 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.360 |   5.485 |   14.275 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.360 |   5.844 |   14.635 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.358 |   6.202 |   14.993 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.360 |   6.562 |   15.352 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.365 |   6.926 |   15.717 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.360 |   7.286 |   16.077 | 
     | add_73/U1_19     | CI v -> CO v | ADDFX2    | 0.354 |   7.641 |   16.431 | 
     | add_73/U1_20     | CI v -> CO v | ADDFX2    | 0.361 |   8.002 |   16.792 | 
     | add_73/U1_21     | CI v -> CO v | ADDFX2    | 0.363 |   8.365 |   17.155 | 
     | add_73/U1_22     | CI v -> CO v | ADDFX2    | 0.367 |   8.732 |   17.522 | 
     | add_73/U1_23     | CI v -> CO v | ADDFX2    | 0.363 |   9.094 |   17.885 | 
     | add_73/U1_24     | CI v -> CO v | ADDFX2    | 0.360 |   9.454 |   18.244 | 
     | add_73/U1_25     | CI v -> CO v | ADDFX2    | 0.360 |   9.814 |   18.604 | 
     | add_73/U1_26     | CI v -> CO v | ADDFX2    | 0.363 |  10.177 |   18.967 | 
     | add_73/U1_27     | CI v -> S v  | ADDFX2    | 0.300 |  10.477 |   19.267 | 
     | U359             | B0 v -> Y ^  | AOI22X1   | 0.209 |  10.686 |   19.476 | 
     | U358             | B0 ^ -> Y v  | OAI21XL   | 0.127 |  10.813 |   19.603 | 
     | g_reg_26_        | D v          | DFFRHQX1  | 0.000 |  10.813 |   19.603 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |   -8.790 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |   -8.790 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |   -8.790 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |   -8.790 | 
     | g_reg_26_  | CK ^       | DFFRHQX1  | 0.000 |   0.000 |   -8.790 | 
     +------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin g_reg_25_/CK 
Endpoint:   g_reg_25_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_1_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.395
+ Phase Shift                  20.000
= Required Time                19.605
- Arrival Time                 10.444
= Slack Time                    9.161
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |    9.161 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |    9.161 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |    9.161 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |    9.161 | 
     | g_reg_1_         | CK ^ -> Q v  | DFFRHQX4  | 0.209 |   0.209 |    9.370 | 
     | U432             | A v -> Y ^   | INVX2     | 0.127 |   0.336 |    9.497 | 
     | U341             | A ^ -> Y v   | CLKINVX3  | 0.116 |   0.452 |    9.613 | 
     | FE_OFC19_sqrt_1_ | A v -> Y v   | BUFX20    | 0.174 |   0.625 |    9.787 | 
     | add_73/U1_1      | B v -> CO v  | ADDFX2    | 0.532 |   1.157 |   10.318 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.518 |   10.679 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   1.875 |   11.036 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.237 |   11.398 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   2.596 |   11.757 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.368 |   2.964 |   12.126 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.327 |   12.489 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   3.689 |   12.850 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.051 |   13.213 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.410 |   13.571 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   4.770 |   13.931 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.125 |   14.286 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.360 |   5.485 |   14.646 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.360 |   5.844 |   15.006 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.358 |   6.202 |   15.364 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.360 |   6.562 |   15.723 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.365 |   6.926 |   16.088 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.360 |   7.286 |   16.448 | 
     | add_73/U1_19     | CI v -> CO v | ADDFX2    | 0.354 |   7.641 |   16.802 | 
     | add_73/U1_20     | CI v -> CO v | ADDFX2    | 0.361 |   8.002 |   17.163 | 
     | add_73/U1_21     | CI v -> CO v | ADDFX2    | 0.363 |   8.365 |   17.526 | 
     | add_73/U1_22     | CI v -> CO v | ADDFX2    | 0.367 |   8.732 |   17.893 | 
     | add_73/U1_23     | CI v -> CO v | ADDFX2    | 0.363 |   9.094 |   18.256 | 
     | add_73/U1_24     | CI v -> CO v | ADDFX2    | 0.360 |   9.454 |   18.615 | 
     | add_73/U1_25     | CI v -> CO v | ADDFX2    | 0.360 |   9.814 |   18.975 | 
     | add_73/U1_26     | CI v -> S v  | ADDFX2    | 0.300 |  10.114 |   19.276 | 
     | U361             | B0 v -> Y ^  | AOI22X1   | 0.211 |  10.325 |   19.486 | 
     | U360             | B0 ^ -> Y v  | OAI21XL   | 0.119 |  10.444 |   19.605 | 
     | g_reg_25_        | D v          | DFFRHQX1  | 0.000 |  10.444 |   19.605 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |   -9.161 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |   -9.161 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |   -9.161 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |   -9.161 | 
     | g_reg_25_  | CK ^       | DFFRHQX1  | 0.000 |   0.000 |   -9.161 | 
     +------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin g_reg_24_/CK 
Endpoint:   g_reg_24_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_1_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.396
+ Phase Shift                  20.000
= Required Time                19.604
- Arrival Time                 10.081
= Slack Time                    9.523
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |    9.523 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |    9.523 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |    9.523 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |    9.523 | 
     | g_reg_1_         | CK ^ -> Q v  | DFFRHQX4  | 0.209 |   0.209 |    9.732 | 
     | U432             | A v -> Y ^   | INVX2     | 0.127 |   0.336 |    9.859 | 
     | U341             | A ^ -> Y v   | CLKINVX3  | 0.116 |   0.452 |    9.975 | 
     | FE_OFC19_sqrt_1_ | A v -> Y v   | BUFX20    | 0.174 |   0.625 |   10.149 | 
     | add_73/U1_1      | B v -> CO v  | ADDFX2    | 0.532 |   1.157 |   10.680 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.518 |   11.041 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   1.875 |   11.398 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.237 |   11.760 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   2.596 |   12.119 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.368 |   2.964 |   12.488 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.327 |   12.850 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   3.689 |   13.212 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.051 |   13.574 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.410 |   13.933 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   4.770 |   14.293 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.125 |   14.648 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.360 |   5.485 |   15.008 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.360 |   5.844 |   15.368 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.358 |   6.202 |   15.725 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.360 |   6.562 |   16.085 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.365 |   6.926 |   16.450 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.360 |   7.286 |   16.810 | 
     | add_73/U1_19     | CI v -> CO v | ADDFX2    | 0.354 |   7.641 |   17.164 | 
     | add_73/U1_20     | CI v -> CO v | ADDFX2    | 0.361 |   8.002 |   17.525 | 
     | add_73/U1_21     | CI v -> CO v | ADDFX2    | 0.363 |   8.365 |   17.888 | 
     | add_73/U1_22     | CI v -> CO v | ADDFX2    | 0.367 |   8.732 |   18.255 | 
     | add_73/U1_23     | CI v -> CO v | ADDFX2    | 0.363 |   9.094 |   18.618 | 
     | add_73/U1_24     | CI v -> CO v | ADDFX2    | 0.360 |   9.454 |   18.977 | 
     | add_73/U1_25     | CI v -> S v  | ADDFX2    | 0.299 |   9.753 |   19.276 | 
     | U363             | B0 v -> Y ^  | AOI22X1   | 0.207 |   9.960 |   19.483 | 
     | U362             | B0 ^ -> Y v  | OAI21XL   | 0.121 |  10.081 |   19.604 | 
     | g_reg_24_        | D v          | DFFRHQX1  | 0.000 |  10.081 |   19.604 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |   -9.523 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |   -9.523 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |   -9.523 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |   -9.523 | 
     | g_reg_24_  | CK ^       | DFFRHQX1  | 0.000 |   0.000 |   -9.523 | 
     +------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin g_reg_23_/CK 
Endpoint:   g_reg_23_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_1_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.401
+ Phase Shift                  20.000
= Required Time                19.599
- Arrival Time                  9.748
= Slack Time                    9.851
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |    9.851 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |    9.851 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |    9.851 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |    9.851 | 
     | g_reg_1_         | CK ^ -> Q v  | DFFRHQX4  | 0.209 |   0.209 |   10.059 | 
     | U432             | A v -> Y ^   | INVX2     | 0.127 |   0.336 |   10.187 | 
     | U341             | A ^ -> Y v   | CLKINVX3  | 0.116 |   0.452 |   10.302 | 
     | FE_OFC19_sqrt_1_ | A v -> Y v   | BUFX20    | 0.174 |   0.625 |   10.476 | 
     | add_73/U1_1      | B v -> CO v  | ADDFX2    | 0.532 |   1.157 |   11.007 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.518 |   11.368 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   1.875 |   11.725 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.237 |   12.087 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   2.596 |   12.447 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.368 |   2.964 |   12.815 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.327 |   13.178 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   3.689 |   13.539 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.051 |   13.902 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.410 |   14.260 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   4.770 |   14.620 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.125 |   14.976 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.360 |   5.485 |   15.335 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.360 |   5.844 |   15.695 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.358 |   6.202 |   16.053 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.360 |   6.562 |   16.412 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.365 |   6.926 |   16.777 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.360 |   7.287 |   17.137 | 
     | add_73/U1_19     | CI v -> CO v | ADDFX2    | 0.354 |   7.641 |   17.491 | 
     | add_73/U1_20     | CI v -> CO v | ADDFX2    | 0.361 |   8.002 |   17.853 | 
     | add_73/U1_21     | CI v -> CO v | ADDFX2    | 0.363 |   8.365 |   18.215 | 
     | add_73/U1_22     | CI v -> CO v | ADDFX2    | 0.367 |   8.732 |   18.582 | 
     | add_73/U1_23     | CI v -> CO v | ADDFX2    | 0.363 |   9.094 |   18.945 | 
     | add_73/U1_24     | CI v -> S v  | ADDFX2    | 0.298 |   9.392 |   19.243 | 
     | U365             | B0 v -> Y ^  | AOI22X1   | 0.213 |   9.606 |   19.456 | 
     | U364             | B0 ^ -> Y v  | OAI21XL   | 0.143 |   9.748 |   19.599 | 
     | g_reg_23_        | D v          | DFFRHQX1  | 0.000 |   9.748 |   19.599 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |   -9.851 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |   -9.851 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |   -9.851 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |   -9.851 | 
     | g_reg_23_  | CK ^       | DFFRHQX1  | 0.000 |   0.000 |   -9.851 | 
     +------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin g_reg_22_/CK 
Endpoint:   g_reg_22_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_1_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.396
+ Phase Shift                  20.000
= Required Time                19.604
- Arrival Time                  9.366
= Slack Time                   10.238
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   10.238 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   10.238 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   10.238 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   10.238 | 
     | g_reg_1_         | CK ^ -> Q v  | DFFRHQX4  | 0.209 |   0.209 |   10.447 | 
     | U432             | A v -> Y ^   | INVX2     | 0.127 |   0.336 |   10.574 | 
     | U341             | A ^ -> Y v   | CLKINVX3  | 0.116 |   0.452 |   10.690 | 
     | FE_OFC19_sqrt_1_ | A v -> Y v   | BUFX20    | 0.174 |   0.625 |   10.863 | 
     | add_73/U1_1      | B v -> CO v  | ADDFX2    | 0.532 |   1.157 |   11.395 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.518 |   11.756 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   1.875 |   12.113 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.237 |   12.475 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   2.596 |   12.834 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.368 |   2.964 |   13.202 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.327 |   13.565 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   3.688 |   13.926 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.051 |   14.289 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.410 |   14.648 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   4.770 |   15.008 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.125 |   15.363 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.360 |   5.485 |   15.722 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.360 |   5.844 |   16.082 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.358 |   6.202 |   16.440 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.360 |   6.562 |   16.800 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.365 |   6.926 |   17.164 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.360 |   7.286 |   17.524 | 
     | add_73/U1_19     | CI v -> CO v | ADDFX2    | 0.354 |   7.641 |   17.879 | 
     | add_73/U1_20     | CI v -> CO v | ADDFX2    | 0.361 |   8.002 |   18.240 | 
     | add_73/U1_21     | CI v -> CO v | ADDFX2    | 0.363 |   8.365 |   18.603 | 
     | add_73/U1_22     | CI v -> CO v | ADDFX2    | 0.367 |   8.732 |   18.969 | 
     | add_73/U1_23     | CI v -> S v  | ADDFX2    | 0.303 |   9.035 |   19.272 | 
     | U367             | B0 v -> Y ^  | AOI22X1   | 0.208 |   9.242 |   19.480 | 
     | U366             | B0 ^ -> Y v  | OAI21XL   | 0.123 |   9.366 |   19.604 | 
     | g_reg_22_        | D v          | DFFRHQX1  | 0.000 |   9.366 |   19.604 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -10.238 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -10.238 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -10.238 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -10.238 | 
     | g_reg_22_  | CK ^       | DFFRHQX1  | 0.000 |   0.000 |  -10.238 | 
     +------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin g_reg_21_/CK 
Endpoint:   g_reg_21_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_1_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.400
+ Phase Shift                  20.000
= Required Time                19.600
- Arrival Time                  9.046
= Slack Time                   10.553
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   10.553 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   10.553 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   10.553 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   10.553 | 
     | g_reg_1_         | CK ^ -> Q v  | DFFRHQX4  | 0.209 |   0.209 |   10.762 | 
     | U432             | A v -> Y ^   | INVX2     | 0.127 |   0.336 |   10.889 | 
     | U341             | A ^ -> Y v   | CLKINVX3  | 0.116 |   0.452 |   11.005 | 
     | FE_OFC19_sqrt_1_ | A v -> Y v   | BUFX20    | 0.174 |   0.625 |   11.179 | 
     | add_73/U1_1      | B v -> CO v  | ADDFX2    | 0.532 |   1.157 |   11.710 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.518 |   12.071 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   1.875 |   12.428 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.237 |   12.790 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   2.596 |   13.149 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.368 |   2.964 |   13.518 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.327 |   13.880 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   3.688 |   14.242 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.051 |   14.604 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.410 |   14.963 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   4.770 |   15.323 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.125 |   15.678 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.360 |   5.485 |   16.038 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.360 |   5.844 |   16.398 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.358 |   6.202 |   16.755 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.360 |   6.562 |   17.115 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.365 |   6.926 |   17.480 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.360 |   7.286 |   17.840 | 
     | add_73/U1_19     | CI v -> CO v | ADDFX2    | 0.354 |   7.641 |   18.194 | 
     | add_73/U1_20     | CI v -> CO v | ADDFX2    | 0.361 |   8.002 |   18.555 | 
     | add_73/U1_21     | CI v -> CO v | ADDFX2    | 0.363 |   8.365 |   18.918 | 
     | add_73/U1_22     | CI v -> S v  | ADDFX2    | 0.308 |   8.673 |   19.226 | 
     | U369             | B0 v -> Y ^  | AOI22X1   | 0.230 |   8.903 |   19.456 | 
     | U368             | B0 ^ -> Y v  | OAI21XL   | 0.143 |   9.046 |   19.599 | 
     | g_reg_21_        | D v          | DFFRHQX1  | 0.000 |   9.046 |   19.600 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -10.553 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -10.553 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -10.553 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -10.553 | 
     | g_reg_21_  | CK ^       | DFFRHQX1  | 0.000 |   0.000 |  -10.553 | 
     +------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin g_reg_20_/CK 
Endpoint:   g_reg_20_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_1_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  20.000
= Required Time                19.603
- Arrival Time                  8.637
= Slack Time                   10.967
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   10.966 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   10.966 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   10.966 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   10.966 | 
     | g_reg_1_         | CK ^ -> Q v  | DFFRHQX4  | 0.209 |   0.209 |   11.175 | 
     | U432             | A v -> Y ^   | INVX2     | 0.127 |   0.336 |   11.302 | 
     | U341             | A ^ -> Y v   | CLKINVX3  | 0.116 |   0.452 |   11.418 | 
     | FE_OFC19_sqrt_1_ | A v -> Y v   | BUFX20    | 0.174 |   0.625 |   11.592 | 
     | add_73/U1_1      | B v -> CO v  | ADDFX2    | 0.532 |   1.157 |   12.123 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.518 |   12.484 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   1.875 |   12.841 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.237 |   13.203 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   2.596 |   13.562 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.368 |   2.964 |   13.931 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.327 |   14.294 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   3.688 |   14.655 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.051 |   15.018 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.410 |   15.376 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   4.770 |   15.736 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.125 |   16.091 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.360 |   5.485 |   16.451 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.360 |   5.844 |   16.811 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.358 |   6.202 |   17.169 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.360 |   6.562 |   17.528 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.365 |   6.926 |   17.893 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.360 |   7.286 |   18.253 | 
     | add_73/U1_19     | CI v -> CO v | ADDFX2    | 0.354 |   7.641 |   18.607 | 
     | add_73/U1_20     | CI v -> CO v | ADDFX2    | 0.361 |   8.002 |   18.968 | 
     | add_73/U1_21     | CI v -> S v  | ADDFX2    | 0.303 |   8.305 |   19.271 | 
     | U371             | B0 v -> Y ^  | AOI22X1   | 0.207 |   8.512 |   19.478 | 
     | U370             | B0 ^ -> Y v  | OAI21XL   | 0.125 |   8.637 |   19.603 | 
     | g_reg_20_        | D v          | DFFRHQX1  | 0.000 |   8.637 |   19.603 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -10.967 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -10.967 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -10.967 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -10.967 | 
     | g_reg_20_  | CK ^       | DFFRHQX1  | 0.000 |   0.000 |  -10.967 | 
     +------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin g_reg_19_/CK 
Endpoint:   g_reg_19_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_1_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.400
+ Phase Shift                  20.000
= Required Time                19.600
- Arrival Time                  8.291
= Slack Time                   11.309
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   11.309 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   11.309 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   11.309 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   11.309 | 
     | g_reg_1_         | CK ^ -> Q v  | DFFRHQX4  | 0.209 |   0.209 |   11.517 | 
     | U432             | A v -> Y ^   | INVX2     | 0.127 |   0.336 |   11.645 | 
     | U341             | A ^ -> Y v   | CLKINVX3  | 0.116 |   0.452 |   11.760 | 
     | FE_OFC19_sqrt_1_ | A v -> Y v   | BUFX20    | 0.174 |   0.625 |   11.934 | 
     | add_73/U1_1      | B v -> CO v  | ADDFX2    | 0.532 |   1.157 |   12.465 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.518 |   12.826 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   1.875 |   13.183 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.237 |   13.546 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   2.596 |   13.905 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.368 |   2.964 |   14.273 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.327 |   14.636 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   3.688 |   14.997 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.051 |   15.360 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.410 |   15.719 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   4.770 |   16.078 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.125 |   16.434 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.360 |   5.485 |   16.793 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.360 |   5.844 |   17.153 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.358 |   6.202 |   17.511 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.360 |   6.562 |   17.870 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.365 |   6.926 |   18.235 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.360 |   7.287 |   18.595 | 
     | add_73/U1_19     | CI v -> CO v | ADDFX2    | 0.354 |   7.641 |   18.950 | 
     | add_73/U1_20     | CI v -> S v  | ADDFX2    | 0.305 |   7.945 |   19.254 | 
     | U373             | B0 v -> Y ^  | AOI22X1   | 0.208 |   8.154 |   19.463 | 
     | U372             | B0 ^ -> Y v  | OAI21XL   | 0.137 |   8.291 |   19.600 | 
     | g_reg_19_        | D v          | DFFRHQX1  | 0.000 |   8.291 |   19.600 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -11.309 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -11.309 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -11.309 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -11.309 | 
     | g_reg_19_  | CK ^       | DFFRHQX1  | 0.000 |   0.000 |  -11.309 | 
     +------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin g_reg_18_/CK 
Endpoint:   g_reg_18_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_1_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.396
+ Phase Shift                  20.000
= Required Time                19.604
- Arrival Time                  7.928
= Slack Time                   11.676
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   11.676 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   11.676 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   11.676 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   11.676 | 
     | g_reg_1_         | CK ^ -> Q v  | DFFRHQX4  | 0.209 |   0.209 |   11.885 | 
     | U432             | A v -> Y ^   | INVX2     | 0.127 |   0.336 |   12.012 | 
     | U341             | A ^ -> Y v   | CLKINVX3  | 0.116 |   0.452 |   12.128 | 
     | FE_OFC19_sqrt_1_ | A v -> Y v   | BUFX20    | 0.174 |   0.625 |   12.302 | 
     | add_73/U1_1      | B v -> CO v  | ADDFX2    | 0.532 |   1.157 |   12.833 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.518 |   13.194 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   1.875 |   13.551 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.237 |   13.913 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   2.596 |   14.272 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.368 |   2.964 |   14.640 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.327 |   15.003 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   3.688 |   15.365 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.051 |   15.727 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.410 |   16.086 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   4.770 |   16.446 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.125 |   16.801 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.360 |   5.485 |   17.161 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.360 |   5.844 |   17.521 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.358 |   6.202 |   17.878 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.360 |   6.562 |   18.238 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.365 |   6.926 |   18.603 | 
     | add_73/U1_18     | CI v -> CO v | ADDFX2    | 0.360 |   7.286 |   18.963 | 
     | add_73/U1_19     | CI v -> S v  | ADDFX2    | 0.311 |   7.598 |   19.274 | 
     | U375             | B0 v -> Y ^  | AOI22X1   | 0.208 |   7.806 |   19.482 | 
     | U374             | B0 ^ -> Y v  | OAI21XL   | 0.122 |   7.928 |   19.604 | 
     | g_reg_18_        | D v          | DFFRHQX1  | 0.000 |   7.928 |   19.604 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -11.676 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -11.676 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -11.676 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -11.676 | 
     | g_reg_18_  | CK ^       | DFFRHQX1  | 0.000 |   0.000 |  -11.676 | 
     +------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin g_reg_17_/CK 
Endpoint:   g_reg_17_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_1_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.396
+ Phase Shift                  20.000
= Required Time                19.604
- Arrival Time                  7.567
= Slack Time                   12.037
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   12.037 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   12.037 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   12.037 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   12.037 | 
     | g_reg_1_         | CK ^ -> Q v  | DFFRHQX4  | 0.209 |   0.209 |   12.246 | 
     | U432             | A v -> Y ^   | INVX2     | 0.127 |   0.336 |   12.373 | 
     | U341             | A ^ -> Y v   | CLKINVX3  | 0.116 |   0.452 |   12.488 | 
     | FE_OFC19_sqrt_1_ | A v -> Y v   | BUFX20    | 0.174 |   0.625 |   12.662 | 
     | add_73/U1_1      | B v -> CO v  | ADDFX2    | 0.532 |   1.157 |   13.194 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.518 |   13.554 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   1.875 |   13.911 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.237 |   14.274 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   2.596 |   14.633 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.368 |   2.964 |   15.001 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.327 |   15.364 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   3.688 |   15.725 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.051 |   16.088 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.410 |   16.447 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   4.770 |   16.806 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.125 |   17.162 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.360 |   5.485 |   17.521 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.360 |   5.844 |   17.881 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.358 |   6.202 |   18.239 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.360 |   6.562 |   18.598 | 
     | add_73/U1_17     | CI v -> CO v | ADDFX2    | 0.365 |   6.926 |   18.963 | 
     | add_73/U1_18     | CI v -> S v  | ADDFX2    | 0.311 |   7.237 |   19.274 | 
     | U377             | B0 v -> Y ^  | AOI22X1   | 0.207 |   7.444 |   19.481 | 
     | U376             | B0 ^ -> Y v  | OAI21XL   | 0.123 |   7.567 |   19.604 | 
     | g_reg_17_        | D v          | DFFRHQX1  | 0.000 |   7.567 |   19.604 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -12.037 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -12.037 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -12.037 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -12.037 | 
     | g_reg_17_  | CK ^       | DFFRHQX1  | 0.000 |   0.000 |  -12.037 | 
     +------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin g_reg_16_/CK 
Endpoint:   g_reg_16_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_1_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  20.000
= Required Time                19.603
- Arrival Time                  7.196
= Slack Time                   12.407
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   12.407 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   12.407 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   12.407 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   12.407 | 
     | g_reg_1_         | CK ^ -> Q v  | DFFRHQX4  | 0.209 |   0.209 |   12.616 | 
     | U432             | A v -> Y ^   | INVX2     | 0.127 |   0.336 |   12.743 | 
     | U341             | A ^ -> Y v   | CLKINVX3  | 0.116 |   0.452 |   12.859 | 
     | FE_OFC19_sqrt_1_ | A v -> Y v   | BUFX20    | 0.174 |   0.625 |   13.032 | 
     | add_73/U1_1      | B v -> CO v  | ADDFX2    | 0.532 |   1.157 |   13.564 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.518 |   13.925 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   1.875 |   14.282 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.237 |   14.644 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   2.596 |   15.003 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.368 |   2.964 |   15.371 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.327 |   15.734 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   3.688 |   16.096 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.051 |   16.458 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.410 |   16.817 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   4.770 |   17.177 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.125 |   17.532 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.360 |   5.485 |   17.892 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.360 |   5.844 |   18.252 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.358 |   6.202 |   18.609 | 
     | add_73/U1_16     | CI v -> CO v | ADDFX2    | 0.360 |   6.562 |   18.969 | 
     | add_73/U1_17     | CI v -> S v  | ADDFX2    | 0.298 |   6.859 |   19.267 | 
     | U379             | B0 v -> Y ^  | AOI22X1   | 0.210 |   7.069 |   19.477 | 
     | U378             | B0 ^ -> Y v  | OAI21XL   | 0.127 |   7.196 |   19.603 | 
     | g_reg_16_        | D v          | DFFRHQX1  | 0.000 |   7.196 |   19.603 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -12.407 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -12.407 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -12.407 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -12.407 | 
     | g_reg_16_  | CK ^       | DFFRHQX1  | 0.000 |   0.000 |  -12.407 | 
     +------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin g_reg_15_/CK 
Endpoint:   g_reg_15_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_1_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.394
+ Phase Shift                  20.000
= Required Time                19.606
- Arrival Time                  6.826
= Slack Time                   12.780
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   12.779 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   12.779 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   12.779 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   12.779 | 
     | g_reg_1_         | CK ^ -> Q v  | DFFRHQX4  | 0.209 |   0.209 |   12.988 | 
     | U432             | A v -> Y ^   | INVX2     | 0.127 |   0.336 |   13.115 | 
     | U341             | A ^ -> Y v   | CLKINVX3  | 0.116 |   0.452 |   13.231 | 
     | FE_OFC19_sqrt_1_ | A v -> Y v   | BUFX20    | 0.174 |   0.625 |   13.405 | 
     | add_73/U1_1      | B v -> CO v  | ADDFX2    | 0.532 |   1.157 |   13.936 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.518 |   14.297 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   1.875 |   14.654 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.237 |   15.016 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   2.596 |   15.375 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.368 |   2.964 |   15.744 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.327 |   16.107 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   3.688 |   16.468 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.051 |   16.831 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.410 |   17.189 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   4.770 |   17.549 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.125 |   17.904 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.360 |   5.485 |   18.264 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.360 |   5.844 |   18.624 | 
     | add_73/U1_15     | CI v -> CO v | ADDFX2    | 0.358 |   6.202 |   18.982 | 
     | add_73/U1_16     | CI v -> S v  | ADDFX2    | 0.300 |   6.502 |   19.282 | 
     | U381             | B0 v -> Y ^  | AOI22X1   | 0.207 |   6.709 |   19.488 | 
     | U380             | B0 ^ -> Y v  | OAI21XL   | 0.117 |   6.826 |   19.605 | 
     | g_reg_15_        | D v          | DFFRHQX1  | 0.000 |   6.826 |   19.606 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -12.780 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -12.780 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -12.780 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -12.780 | 
     | g_reg_15_  | CK ^       | DFFRHQX1  | 0.000 |   0.000 |  -12.780 | 
     +------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin g_reg_14_/CK 
Endpoint:   g_reg_14_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_1_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.404
+ Phase Shift                  20.000
= Required Time                19.596
- Arrival Time                  6.517
= Slack Time                   13.079
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   13.079 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   13.079 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   13.079 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   13.079 | 
     | g_reg_1_         | CK ^ -> Q v  | DFFRHQX4  | 0.209 |   0.209 |   13.288 | 
     | U432             | A v -> Y ^   | INVX2     | 0.127 |   0.336 |   13.415 | 
     | U341             | A ^ -> Y v   | CLKINVX3  | 0.116 |   0.452 |   13.531 | 
     | FE_OFC19_sqrt_1_ | A v -> Y v   | BUFX20    | 0.174 |   0.625 |   13.704 | 
     | add_73/U1_1      | B v -> CO v  | ADDFX2    | 0.532 |   1.157 |   14.236 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.518 |   14.597 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   1.875 |   14.954 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.237 |   15.316 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   2.596 |   15.675 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.368 |   2.964 |   16.043 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.327 |   16.406 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   3.688 |   16.768 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.051 |   17.130 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.410 |   17.489 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   4.770 |   17.849 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.125 |   18.204 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.360 |   5.485 |   18.564 | 
     | add_73/U1_14     | CI v -> CO v | ADDFX2    | 0.360 |   5.844 |   18.924 | 
     | add_73/U1_15     | CI v -> S v  | ADDFX2    | 0.305 |   6.149 |   19.228 | 
     | U383             | B0 v -> Y ^  | AOI22X1   | 0.216 |   6.365 |   19.444 | 
     | U382             | B0 ^ -> Y v  | OAI21XL   | 0.152 |   6.517 |   19.596 | 
     | g_reg_14_        | D v          | DFFRHQX1  | 0.000 |   6.517 |   19.596 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -13.079 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -13.079 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -13.079 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -13.079 | 
     | g_reg_14_  | CK ^       | DFFRHQX1  | 0.000 |   0.000 |  -13.079 | 
     +------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin g_reg_13_/CK 
Endpoint:   g_reg_13_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_1_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.401
+ Phase Shift                  20.000
= Required Time                19.599
- Arrival Time                  6.147
= Slack Time                   13.452
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   13.452 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   13.452 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   13.452 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   13.452 | 
     | g_reg_1_         | CK ^ -> Q v  | DFFRHQX4  | 0.209 |   0.209 |   13.661 | 
     | U432             | A v -> Y ^   | INVX2     | 0.127 |   0.336 |   13.788 | 
     | U341             | A ^ -> Y v   | CLKINVX3  | 0.116 |   0.452 |   13.903 | 
     | FE_OFC19_sqrt_1_ | A v -> Y v   | BUFX20    | 0.174 |   0.625 |   14.077 | 
     | add_73/U1_1      | B v -> CO v  | ADDFX2    | 0.532 |   1.157 |   14.609 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.518 |   14.969 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   1.875 |   15.326 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.237 |   15.689 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   2.596 |   16.048 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.368 |   2.964 |   16.416 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.327 |   16.779 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   3.688 |   17.140 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.051 |   17.503 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.410 |   17.862 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   4.770 |   18.222 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.125 |   18.577 | 
     | add_73/U1_13     | CI v -> CO v | ADDFX2    | 0.360 |   5.485 |   18.936 | 
     | add_73/U1_14     | CI v -> S v  | ADDFX2    | 0.299 |   5.784 |   19.235 | 
     | U385             | B0 v -> Y ^  | AOI22X1   | 0.220 |   6.004 |   19.456 | 
     | U384             | B0 ^ -> Y v  | OAI21XL   | 0.143 |   6.147 |   19.599 | 
     | g_reg_13_        | D v          | DFFRHQX1  | 0.000 |   6.147 |   19.599 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -13.452 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -13.452 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -13.452 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -13.452 | 
     | g_reg_13_  | CK ^       | DFFRHQX1  | 0.000 |   0.000 |  -13.452 | 
     +------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin g_reg_12_/CK 
Endpoint:   g_reg_12_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_1_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.396
+ Phase Shift                  20.000
= Required Time                19.604
- Arrival Time                  5.763
= Slack Time                   13.840
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   13.840 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   13.840 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   13.840 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   13.840 | 
     | g_reg_1_         | CK ^ -> Q v  | DFFRHQX4  | 0.209 |   0.209 |   14.049 | 
     | U432             | A v -> Y ^   | INVX2     | 0.127 |   0.336 |   14.176 | 
     | U341             | A ^ -> Y v   | CLKINVX3  | 0.116 |   0.452 |   14.292 | 
     | FE_OFC19_sqrt_1_ | A v -> Y v   | BUFX20    | 0.174 |   0.625 |   14.466 | 
     | add_73/U1_1      | B v -> CO v  | ADDFX2    | 0.532 |   1.157 |   14.997 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.518 |   15.358 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   1.875 |   15.715 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.237 |   16.077 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   2.596 |   16.436 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.368 |   2.964 |   16.805 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.327 |   17.168 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   3.688 |   17.529 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.051 |   17.892 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.410 |   18.250 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   4.770 |   18.610 | 
     | add_73/U1_12     | CI v -> CO v | ADDFX2    | 0.355 |   5.125 |   18.965 | 
     | add_73/U1_13     | CI v -> S v  | ADDFX2    | 0.296 |   5.421 |   19.262 | 
     | U487             | B0 v -> Y ^  | AOI22X1   | 0.216 |   5.638 |   19.478 | 
     | U486             | B0 ^ -> Y v  | OAI21XL   | 0.125 |   5.763 |   19.604 | 
     | g_reg_12_        | D v          | DFFRHQX1  | 0.000 |   5.763 |   19.604 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -13.840 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -13.840 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -13.840 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -13.840 | 
     | g_reg_12_  | CK ^       | DFFRHQX1  | 0.000 |   0.000 |  -13.840 | 
     +------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin g_reg_11_/CK 
Endpoint:   g_reg_11_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_1_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.394
+ Phase Shift                  20.000
= Required Time                19.606
- Arrival Time                  5.422
= Slack Time                   14.184
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   14.184 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   14.184 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   14.184 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   14.184 | 
     | g_reg_1_         | CK ^ -> Q v  | DFFRHQX4  | 0.209 |   0.209 |   14.393 | 
     | U432             | A v -> Y ^   | INVX2     | 0.127 |   0.336 |   14.520 | 
     | U341             | A ^ -> Y v   | CLKINVX3  | 0.116 |   0.452 |   14.636 | 
     | FE_OFC19_sqrt_1_ | A v -> Y v   | BUFX20    | 0.174 |   0.625 |   14.810 | 
     | add_73/U1_1      | B v -> CO v  | ADDFX2    | 0.532 |   1.157 |   15.341 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.518 |   15.702 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   1.875 |   16.059 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.237 |   16.421 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   2.596 |   16.780 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.368 |   2.964 |   17.149 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.327 |   17.511 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   3.688 |   17.873 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.051 |   18.235 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.410 |   18.594 | 
     | add_73/U1_11     | CI v -> CO v | ADDFX2    | 0.360 |   4.770 |   18.954 | 
     | add_73/U1_12     | CI v -> S v  | ADDFX2    | 0.300 |   5.070 |   19.254 | 
     | U489             | B0 v -> Y ^  | AOI22X1   | 0.231 |   5.301 |   19.485 | 
     | U488             | B0 ^ -> Y v  | OAI21XL   | 0.121 |   5.422 |   19.606 | 
     | g_reg_11_        | D v          | DFFRHQX1  | 0.000 |   5.422 |   19.606 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.184 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -14.184 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -14.184 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -14.184 | 
     | g_reg_11_  | CK ^       | DFFRHQX1  | 0.000 |   0.000 |  -14.184 | 
     +------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin g_reg_10_/CK 
Endpoint:   g_reg_10_/D (v) checked with  leading edge of 'clk'
Beginpoint: g_reg_1_/Q  (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.397
+ Phase Shift                  20.000
= Required Time                19.603
- Arrival Time                  5.069
= Slack Time                   14.533
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |     Instance     |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                  |              |           |       |  Time   |   Time   | 
     |------------------+--------------+-----------+-------+---------+----------| 
     |                  | clk ^        |           |       |   0.000 |   14.533 | 
     | clk__L1_I0       | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   14.533 | 
     | clk__L2_I0       | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   14.533 | 
     | clk__L3_I0       | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   14.533 | 
     | g_reg_1_         | CK ^ -> Q v  | DFFRHQX4  | 0.209 |   0.209 |   14.742 | 
     | U432             | A v -> Y ^   | INVX2     | 0.127 |   0.336 |   14.869 | 
     | U341             | A ^ -> Y v   | CLKINVX3  | 0.116 |   0.452 |   14.985 | 
     | FE_OFC19_sqrt_1_ | A v -> Y v   | BUFX20    | 0.174 |   0.625 |   15.158 | 
     | add_73/U1_1      | B v -> CO v  | ADDFX2    | 0.532 |   1.157 |   15.690 | 
     | add_73/U1_2      | CI v -> CO v | ADDFX2    | 0.361 |   1.518 |   16.051 | 
     | add_73/U1_3      | CI v -> CO v | ADDFX2    | 0.357 |   1.875 |   16.408 | 
     | add_73/U1_4      | CI v -> CO v | ADDFX2    | 0.362 |   2.237 |   16.770 | 
     | add_73/U1_5      | CI v -> CO v | ADDFX2    | 0.359 |   2.596 |   17.129 | 
     | add_73/U1_6      | CI v -> CO v | ADDFX2    | 0.368 |   2.964 |   17.497 | 
     | add_73/U1_7      | CI v -> CO v | ADDFX2    | 0.363 |   3.327 |   17.860 | 
     | add_73/U1_8      | CI v -> CO v | ADDFX2    | 0.361 |   3.688 |   18.222 | 
     | add_73/U1_9      | CI v -> CO v | ADDFX2    | 0.363 |   4.051 |   18.584 | 
     | add_73/U1_10     | CI v -> CO v | ADDFX2    | 0.359 |   4.410 |   18.943 | 
     | add_73/U1_11     | CI v -> S v  | ADDFX2    | 0.302 |   4.712 |   19.245 | 
     | U491             | B0 v -> Y ^  | AOI22X1   | 0.226 |   4.938 |   19.471 | 
     | U490             | B0 ^ -> Y v  | OAI21XL   | 0.131 |   5.069 |   19.603 | 
     | g_reg_10_        | D v          | DFFRHQX1  | 0.000 |   5.069 |   19.603 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.533 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -14.533 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -14.533 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -14.533 | 
     | g_reg_10_  | CK ^       | DFFRHQX1  | 0.000 |   0.000 |  -14.533 | 
     +------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin up_reg_7_/CK 
Endpoint:   up_reg_7_/D     (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.274
+ Phase Shift                  20.000
= Required Time                19.726
- Arrival Time                  5.129
= Slack Time                   14.597
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.597 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   14.597 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   14.597 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   14.597 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.747 |   0.747 |   15.344 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   0.992 |   15.589 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.064 |   2.056 |   16.653 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.779 |   2.835 |   17.432 | 
     | U318         | A v -> Y ^   | INVX1     | 0.997 |   3.832 |   18.429 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   4.621 |   19.218 | 
     | U527         | A0 v -> Y ^  | OAI222XL  | 0.508 |   5.129 |   19.726 | 
     | up_reg_7_    | D ^          | DFFSRHQX1 | 0.000 |   5.129 |   19.726 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.597 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -14.597 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -14.597 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -14.597 | 
     | up_reg_7_  | CK ^       | DFFSRHQX1 | 0.000 |   0.000 |  -14.597 | 
     +------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin up_reg_8_/CK 
Endpoint:   up_reg_8_/D     (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.273
+ Phase Shift                  20.000
= Required Time                19.727
- Arrival Time                  5.118
= Slack Time                   14.609
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.609 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   14.609 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   14.609 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   14.609 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.747 |   0.747 |   15.356 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   0.992 |   15.601 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.064 |   2.056 |   16.665 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.779 |   2.835 |   17.444 | 
     | U318         | A v -> Y ^   | INVX1     | 0.997 |   3.832 |   18.441 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   4.621 |   19.230 | 
     | U525         | A0 v -> Y ^  | OAI222XL  | 0.497 |   5.118 |   19.727 | 
     | up_reg_8_    | D ^          | DFFSRHQX1 | 0.000 |   5.118 |   19.727 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.609 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -14.609 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -14.609 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -14.609 | 
     | up_reg_8_  | CK ^       | DFFSRHQX1 | 0.000 |   0.000 |  -14.609 | 
     +------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin up_reg_9_/CK 
Endpoint:   up_reg_9_/D     (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.272
+ Phase Shift                  20.000
= Required Time                19.728
- Arrival Time                  5.110
= Slack Time                   14.618
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.618 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   14.618 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   14.618 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   14.618 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.747 |   0.747 |   15.365 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   0.992 |   15.610 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.064 |   2.056 |   16.674 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.779 |   2.835 |   17.453 | 
     | U318         | A v -> Y ^   | INVX1     | 0.997 |   3.832 |   18.450 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   4.621 |   19.239 | 
     | U523         | A0 v -> Y ^  | OAI222XL  | 0.489 |   5.110 |   19.728 | 
     | up_reg_9_    | D ^          | DFFSRHQX1 | 0.000 |   5.110 |   19.728 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.618 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -14.618 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -14.618 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -14.618 | 
     | up_reg_9_  | CK ^       | DFFSRHQX1 | 0.000 |   0.000 |  -14.618 | 
     +------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin up_reg_13_/CK 
Endpoint:   up_reg_13_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.272
+ Phase Shift                  20.000
= Required Time                19.728
- Arrival Time                  5.103
= Slack Time                   14.625
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.625 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   14.625 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   14.625 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   14.625 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.747 |   0.747 |   15.372 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   0.992 |   15.617 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.064 |   2.056 |   16.681 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.779 |   2.835 |   17.460 | 
     | U318         | A v -> Y ^   | INVX1     | 0.997 |   3.832 |   18.457 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   4.621 |   19.246 | 
     | U515         | A0 v -> Y ^  | OAI222XL  | 0.482 |   5.103 |   19.728 | 
     | up_reg_13_   | D ^          | DFFSRHQX1 | 0.000 |   5.103 |   19.728 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.625 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -14.625 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -14.625 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -14.625 | 
     | up_reg_13_ | CK ^       | DFFSRHQX1 | 0.000 |   0.000 |  -14.625 | 
     +------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin up_reg_15_/CK 
Endpoint:   up_reg_15_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.272
+ Phase Shift                  20.000
= Required Time                19.728
- Arrival Time                  5.103
= Slack Time                   14.625
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.625 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   14.625 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   14.625 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   14.625 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.747 |   0.747 |   15.372 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   0.992 |   15.617 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.064 |   2.056 |   16.681 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.779 |   2.835 |   17.460 | 
     | U318         | A v -> Y ^   | INVX1     | 0.997 |   3.832 |   18.457 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   4.621 |   19.246 | 
     | U511         | A0 v -> Y ^  | OAI222XL  | 0.482 |   5.102 |   19.728 | 
     | up_reg_15_   | D ^          | DFFSRHQX1 | 0.000 |   5.103 |   19.728 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.625 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -14.625 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -14.625 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -14.625 | 
     | up_reg_15_ | CK ^       | DFFSRHQX1 | 0.000 |   0.000 |  -14.625 | 
     +------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin up_reg_12_/CK 
Endpoint:   up_reg_12_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.272
+ Phase Shift                  20.000
= Required Time                19.728
- Arrival Time                  5.097
= Slack Time                   14.630
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.630 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   14.630 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   14.630 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   14.630 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.747 |   0.747 |   15.377 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   0.992 |   15.622 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.064 |   2.056 |   16.686 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.779 |   2.835 |   17.465 | 
     | U318         | A v -> Y ^   | INVX1     | 0.997 |   3.832 |   18.462 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   4.621 |   19.251 | 
     | U517         | A0 v -> Y ^  | OAI222XL  | 0.477 |   5.097 |   19.728 | 
     | up_reg_12_   | D ^          | DFFSRHQX1 | 0.000 |   5.097 |   19.728 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.630 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -14.630 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -14.630 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -14.630 | 
     | up_reg_12_ | CK ^       | DFFSRHQX1 | 0.000 |   0.000 |  -14.630 | 
     +------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin up_reg_10_/CK 
Endpoint:   up_reg_10_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.271
+ Phase Shift                  20.000
= Required Time                19.729
- Arrival Time                  5.097
= Slack Time                   14.633
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.633 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   14.633 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   14.633 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   14.633 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.747 |   0.747 |   15.380 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   0.992 |   15.625 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.064 |   2.056 |   16.689 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.779 |   2.835 |   17.467 | 
     | U318         | A v -> Y ^   | INVX1     | 0.997 |   3.832 |   18.464 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   4.621 |   19.253 | 
     | U521         | A0 v -> Y ^  | OAI222XL  | 0.476 |   5.096 |   19.729 | 
     | up_reg_10_   | D ^          | DFFSRHQX1 | 0.000 |   5.097 |   19.729 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.633 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -14.633 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -14.633 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -14.633 | 
     | up_reg_10_ | CK ^       | DFFSRHQX1 | 0.000 |   0.000 |  -14.633 | 
     +------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin up_reg_17_/CK 
Endpoint:   up_reg_17_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.271
+ Phase Shift                  20.000
= Required Time                19.729
- Arrival Time                  5.095
= Slack Time                   14.634
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.634 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   14.634 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   14.634 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   14.634 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.747 |   0.747 |   15.381 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   0.992 |   15.626 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.064 |   2.056 |   16.690 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.779 |   2.835 |   17.469 | 
     | U318         | A v -> Y ^   | INVX1     | 0.997 |   3.832 |   18.466 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   4.621 |   19.255 | 
     | U507         | A0 v -> Y ^  | OAI222XL  | 0.474 |   5.095 |   19.729 | 
     | up_reg_17_   | D ^          | DFFSRHQX1 | 0.000 |   5.095 |   19.729 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.634 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -14.634 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -14.634 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -14.634 | 
     | up_reg_17_ | CK ^       | DFFSRHQX1 | 0.000 |   0.000 |  -14.634 | 
     +------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin up_reg_19_/CK 
Endpoint:   up_reg_19_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.271
+ Phase Shift                  20.000
= Required Time                19.729
- Arrival Time                  5.092
= Slack Time                   14.637
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.637 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   14.637 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   14.637 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   14.637 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.747 |   0.747 |   15.384 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   0.992 |   15.629 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.064 |   2.056 |   16.693 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.779 |   2.835 |   17.472 | 
     | U318         | A v -> Y ^   | INVX1     | 0.997 |   3.832 |   18.468 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   4.621 |   19.257 | 
     | U503         | A0 v -> Y ^  | OAI222XL  | 0.472 |   5.092 |   19.729 | 
     | up_reg_19_   | D ^          | DFFSRHQX1 | 0.000 |   5.092 |   19.729 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.637 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -14.637 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -14.637 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -14.637 | 
     | up_reg_19_ | CK ^       | DFFSRHQX1 | 0.000 |   0.000 |  -14.637 | 
     +------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin up_reg_14_/CK 
Endpoint:   up_reg_14_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.271
+ Phase Shift                  20.000
= Required Time                19.729
- Arrival Time                  5.091
= Slack Time                   14.638
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.638 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   14.638 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   14.638 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   14.638 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.747 |   0.747 |   15.385 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   0.992 |   15.630 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.064 |   2.056 |   16.694 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.779 |   2.835 |   17.473 | 
     | U318         | A v -> Y ^   | INVX1     | 0.997 |   3.832 |   18.470 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   4.621 |   19.259 | 
     | U513         | A0 v -> Y ^  | OAI222XL  | 0.470 |   5.091 |   19.729 | 
     | up_reg_14_   | D ^          | DFFSRHQX1 | 0.000 |   5.091 |   19.729 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.638 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -14.638 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -14.638 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -14.638 | 
     | up_reg_14_ | CK ^       | DFFSRHQX1 | 0.000 |   0.000 |  -14.638 | 
     +------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin up_reg_6_/CK 
Endpoint:   up_reg_6_/D     (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.270
+ Phase Shift                  20.000
= Required Time                19.730
- Arrival Time                  5.090
= Slack Time                   14.639
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.639 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   14.639 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   14.639 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   14.639 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.747 |   0.747 |   15.386 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   0.992 |   15.631 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.064 |   2.056 |   16.695 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.779 |   2.835 |   17.474 | 
     | U318         | A v -> Y ^   | INVX1     | 0.997 |   3.832 |   18.471 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   4.621 |   19.260 | 
     | U529         | A0 v -> Y ^  | OAI222XL  | 0.470 |   5.090 |   19.729 | 
     | up_reg_6_    | D ^          | DFFSRHQX1 | 0.000 |   5.090 |   19.730 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.639 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -14.639 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -14.639 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -14.639 | 
     | up_reg_6_  | CK ^       | DFFSRHQX1 | 0.000 |   0.000 |  -14.639 | 
     +------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin up_reg_20_/CK 
Endpoint:   up_reg_20_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.271
+ Phase Shift                  20.000
= Required Time                19.729
- Arrival Time                  5.090
= Slack Time                   14.639
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.639 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   14.639 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   14.639 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   14.639 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.747 |   0.747 |   15.386 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   0.992 |   15.631 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.064 |   2.056 |   16.695 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.779 |   2.835 |   17.474 | 
     | U318         | A v -> Y ^   | INVX1     | 0.997 |   3.832 |   18.471 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   4.621 |   19.260 | 
     | U501         | A0 v -> Y ^  | OAI222XL  | 0.469 |   5.090 |   19.729 | 
     | up_reg_20_   | D ^          | DFFSRHQX1 | 0.000 |   5.090 |   19.729 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.639 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -14.639 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -14.639 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -14.639 | 
     | up_reg_20_ | CK ^       | DFFSRHQX1 | 0.000 |   0.000 |  -14.639 | 
     +------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin up_reg_16_/CK 
Endpoint:   up_reg_16_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.271
+ Phase Shift                  20.000
= Required Time                19.729
- Arrival Time                  5.089
= Slack Time                   14.640
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.640 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   14.640 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   14.640 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   14.640 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.747 |   0.747 |   15.387 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   0.992 |   15.632 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.064 |   2.056 |   16.696 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.779 |   2.835 |   17.475 | 
     | U318         | A v -> Y ^   | INVX1     | 0.997 |   3.832 |   18.472 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   4.621 |   19.261 | 
     | U509         | A0 v -> Y ^  | OAI222XL  | 0.468 |   5.089 |   19.729 | 
     | up_reg_16_   | D ^          | DFFSRHQX1 | 0.000 |   5.089 |   19.729 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.640 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -14.640 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -14.640 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -14.640 | 
     | up_reg_16_ | CK ^       | DFFSRHQX1 | 0.000 |   0.000 |  -14.640 | 
     +------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin up_reg_18_/CK 
Endpoint:   up_reg_18_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.270
+ Phase Shift                  20.000
= Required Time                19.730
- Arrival Time                  5.086
= Slack Time                   14.644
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.644 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   14.644 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   14.644 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   14.644 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.747 |   0.747 |   15.391 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   0.992 |   15.636 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.064 |   2.056 |   16.700 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.779 |   2.835 |   17.479 | 
     | U318         | A v -> Y ^   | INVX1     | 0.997 |   3.832 |   18.476 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   4.621 |   19.265 | 
     | U505         | A0 v -> Y ^  | OAI222XL  | 0.465 |   5.085 |   19.730 | 
     | up_reg_18_   | D ^          | DFFSRHQX1 | 0.000 |   5.086 |   19.730 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.644 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -14.644 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -14.644 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -14.644 | 
     | up_reg_18_ | CK ^       | DFFSRHQX1 | 0.000 |   0.000 |  -14.644 | 
     +------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin up_reg_11_/CK 
Endpoint:   up_reg_11_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.270
+ Phase Shift                  20.000
= Required Time                19.730
- Arrival Time                  5.073
= Slack Time                   14.657
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.657 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   14.657 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   14.657 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   14.657 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.747 |   0.747 |   15.404 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   0.992 |   15.649 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.064 |   2.056 |   16.713 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.779 |   2.835 |   17.492 | 
     | U318         | A v -> Y ^   | INVX1     | 0.997 |   3.832 |   18.489 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   4.621 |   19.278 | 
     | U519         | A0 v -> Y ^  | OAI222XL  | 0.452 |   5.073 |   19.730 | 
     | up_reg_11_   | D ^          | DFFSRHQX1 | 0.000 |   5.073 |   19.730 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.657 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -14.657 | 
     | clk__L2_I1 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -14.657 | 
     | clk__L3_I1 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -14.657 | 
     | up_reg_11_ | CK ^       | DFFSRHQX1 | 0.000 |   0.000 |  -14.657 | 
     +------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin up_reg_21_/CK 
Endpoint:   up_reg_21_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.206
+ Phase Shift                  20.000
= Required Time                19.794
- Arrival Time                  5.101
= Slack Time                   14.692
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.692 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   14.692 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   14.692 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   14.692 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.747 |   0.747 |   15.439 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   0.992 |   15.685 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.064 |   2.056 |   16.749 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.779 |   2.835 |   17.527 | 
     | U318         | A v -> Y ^   | INVX1     | 0.997 |   3.832 |   18.524 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   4.621 |   19.313 | 
     | U500         | A0 v -> Y ^  | OAI222XL  | 0.481 |   5.101 |   19.794 | 
     | up_reg_21_   | D ^          | DFFSRXL   | 0.000 |   5.101 |   19.794 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.692 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -14.692 | 
     | clk__L2_I3 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -14.692 | 
     | clk__L3_I3 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -14.692 | 
     | up_reg_21_ | CK ^       | DFFSRXL   | 0.000 |   0.000 |  -14.692 | 
     +------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin up_reg_28_/CK 
Endpoint:   up_reg_28_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.231
+ Phase Shift                  20.000
= Required Time                19.769
- Arrival Time                  4.968
= Slack Time                   14.801
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.801 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   14.801 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   14.801 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   14.801 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.747 |   0.747 |   15.548 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   0.992 |   15.793 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.064 |   2.056 |   16.857 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.779 |   2.835 |   17.635 | 
     | U318         | A v -> Y ^   | INVX1     | 0.997 |   3.832 |   18.632 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   4.621 |   19.421 | 
     | U536         | B0 v -> Y ^  | OAI2BB2X1 | 0.348 |   4.968 |   19.769 | 
     | up_reg_28_   | D ^          | DFFRHQX1  | 0.000 |   4.968 |   19.769 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.801 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -14.801 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -14.801 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -14.801 | 
     | up_reg_28_ | CK ^       | DFFRHQX1  | 0.000 |   0.000 |  -14.801 | 
     +------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin up_reg_5_/CK 
Endpoint:   up_reg_5_/D     (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.231
+ Phase Shift                  20.000
= Required Time                19.769
- Arrival Time                  4.967
= Slack Time                   14.802
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.802 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   14.802 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   14.802 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   14.802 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.747 |   0.747 |   15.549 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   0.992 |   15.794 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.064 |   2.056 |   16.858 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.779 |   2.835 |   17.637 | 
     | U318         | A v -> Y ^   | INVX1     | 0.997 |   3.832 |   18.634 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   4.621 |   19.423 | 
     | U567         | B0 v -> Y ^  | OAI2BB2X1 | 0.346 |   4.967 |   19.769 | 
     | up_reg_5_    | D ^          | DFFRHQX1  | 0.000 |   4.967 |   19.769 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.802 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -14.802 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -14.802 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -14.802 | 
     | up_reg_5_  | CK ^       | DFFRHQX1  | 0.000 |   0.000 |  -14.802 | 
     +------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin up_reg_3_/CK 
Endpoint:   up_reg_3_/D     (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.231
+ Phase Shift                  20.000
= Required Time                19.769
- Arrival Time                  4.966
= Slack Time                   14.803
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.803 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   14.803 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   14.803 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   14.803 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.747 |   0.747 |   15.550 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   0.992 |   15.795 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.064 |   2.056 |   16.859 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.779 |   2.835 |   17.638 | 
     | U318         | A v -> Y ^   | INVX1     | 0.997 |   3.832 |   18.635 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   4.621 |   19.424 | 
     | U571         | B0 v -> Y ^  | OAI2BB2X1 | 0.345 |   4.966 |   19.769 | 
     | up_reg_3_    | D ^          | DFFRHQX1  | 0.000 |   4.966 |   19.769 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.803 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -14.803 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -14.803 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -14.803 | 
     | up_reg_3_  | CK ^       | DFFRHQX1  | 0.000 |   0.000 |  -14.803 | 
     +------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin up_reg_27_/CK 
Endpoint:   up_reg_27_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.231
+ Phase Shift                  20.000
= Required Time                19.769
- Arrival Time                  4.966
= Slack Time                   14.803
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.803 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   14.803 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   14.803 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   14.803 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.747 |   0.747 |   15.550 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   0.992 |   15.795 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.064 |   2.056 |   16.859 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.779 |   2.835 |   17.638 | 
     | U318         | A v -> Y ^   | INVX1     | 0.997 |   3.832 |   18.635 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   4.621 |   19.424 | 
     | U538         | B0 v -> Y ^  | OAI2BB2X1 | 0.345 |   4.966 |   19.769 | 
     | up_reg_27_   | D ^          | DFFRHQX1  | 0.000 |   4.966 |   19.769 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.803 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -14.803 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -14.803 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -14.803 | 
     | up_reg_27_ | CK ^       | DFFRHQX1  | 0.000 |   0.000 |  -14.803 | 
     +------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin up_reg_26_/CK 
Endpoint:   up_reg_26_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.231
+ Phase Shift                  20.000
= Required Time                19.769
- Arrival Time                  4.965
= Slack Time                   14.804
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.804 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   14.804 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   14.804 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   14.804 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.747 |   0.747 |   15.551 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   0.992 |   15.796 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.064 |   2.056 |   16.860 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.779 |   2.835 |   17.639 | 
     | U318         | A v -> Y ^   | INVX1     | 0.997 |   3.832 |   18.635 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   4.621 |   19.424 | 
     | U540         | B0 v -> Y ^  | OAI2BB2X1 | 0.344 |   4.965 |   19.769 | 
     | up_reg_26_   | D ^          | DFFRHQX1  | 0.000 |   4.965 |   19.769 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.804 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -14.804 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -14.804 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -14.804 | 
     | up_reg_26_ | CK ^       | DFFRHQX1  | 0.000 |   0.000 |  -14.804 | 
     +------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin up_reg_22_/CK 
Endpoint:   up_reg_22_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.230
+ Phase Shift                  20.000
= Required Time                19.770
- Arrival Time                  4.956
= Slack Time                   14.814
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.814 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   14.814 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   14.814 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   14.814 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.747 |   0.747 |   15.561 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   0.992 |   15.806 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.064 |   2.056 |   16.870 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.779 |   2.835 |   17.648 | 
     | U318         | A v -> Y ^   | INVX1     | 0.997 |   3.832 |   18.645 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   4.621 |   19.434 | 
     | U548         | B0 v -> Y ^  | OAI2BB2X1 | 0.335 |   4.956 |   19.770 | 
     | up_reg_22_   | D ^          | DFFRHQX1  | 0.000 |   4.956 |   19.770 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.814 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -14.814 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -14.814 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -14.814 | 
     | up_reg_22_ | CK ^       | DFFRHQX1  | 0.000 |   0.000 |  -14.814 | 
     +------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin up_reg_29_/CK 
Endpoint:   up_reg_29_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.230
+ Phase Shift                  20.000
= Required Time                19.770
- Arrival Time                  4.956
= Slack Time                   14.814
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.814 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   14.814 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   14.814 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   14.814 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.747 |   0.747 |   15.561 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   0.992 |   15.806 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.064 |   2.056 |   16.870 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.779 |   2.835 |   17.649 | 
     | U318         | A v -> Y ^   | INVX1     | 0.997 |   3.832 |   18.646 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   4.621 |   19.435 | 
     | U534         | B0 v -> Y ^  | OAI2BB2X1 | 0.335 |   4.956 |   19.770 | 
     | up_reg_29_   | D ^          | DFFRHQX1  | 0.000 |   4.956 |   19.770 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.814 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -14.814 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -14.814 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -14.814 | 
     | up_reg_29_ | CK ^       | DFFRHQX1  | 0.000 |   0.000 |  -14.814 | 
     +------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin up_reg_30_/CK 
Endpoint:   up_reg_30_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.230
+ Phase Shift                  20.000
= Required Time                19.770
- Arrival Time                  4.956
= Slack Time                   14.814
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.814 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   14.814 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   14.814 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   14.814 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.747 |   0.747 |   15.561 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   0.992 |   15.806 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.064 |   2.056 |   16.870 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.779 |   2.835 |   17.649 | 
     | U318         | A v -> Y ^   | INVX1     | 0.997 |   3.832 |   18.646 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   4.621 |   19.435 | 
     | U576         | B0 v -> Y ^  | OAI2BB2X1 | 0.335 |   4.956 |   19.770 | 
     | up_reg_30_   | D ^          | DFFRHQX1  | 0.000 |   4.956 |   19.770 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.814 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -14.814 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -14.814 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -14.814 | 
     | up_reg_30_ | CK ^       | DFFRHQX1  | 0.000 |   0.000 |  -14.814 | 
     +------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin up_reg_23_/CK 
Endpoint:   up_reg_23_/D    (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.230
+ Phase Shift                  20.000
= Required Time                19.770
- Arrival Time                  4.955
= Slack Time                   14.815
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.815 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   14.815 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   14.815 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   14.815 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.747 |   0.747 |   15.562 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   0.992 |   15.807 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.064 |   2.056 |   16.871 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.779 |   2.835 |   17.650 | 
     | U318         | A v -> Y ^   | INVX1     | 0.997 |   3.832 |   18.647 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   4.621 |   19.436 | 
     | U546         | B0 v -> Y ^  | OAI2BB2X1 | 0.334 |   4.955 |   19.770 | 
     | up_reg_23_   | D ^          | DFFRHQX1  | 0.000 |   4.955 |   19.770 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.815 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -14.815 | 
     | clk__L2_I2 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -14.815 | 
     | clk__L3_I2 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -14.815 | 
     | up_reg_23_ | CK ^       | DFFRHQX1  | 0.000 |   0.000 |  -14.815 | 
     +------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin up_reg_0_/CK 
Endpoint:   up_reg_0_/D     (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.230
+ Phase Shift                  20.000
= Required Time                19.770
- Arrival Time                  4.955
= Slack Time                   14.815
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.815 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   14.815 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   14.815 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   14.815 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.747 |   0.747 |   15.562 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   0.992 |   15.807 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.064 |   2.056 |   16.871 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.779 |   2.835 |   17.650 | 
     | U318         | A v -> Y ^   | INVX1     | 0.997 |   3.832 |   18.647 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   4.621 |   19.436 | 
     | U579         | B0 v -> Y ^  | OAI2BB2X1 | 0.334 |   4.955 |   19.770 | 
     | up_reg_0_    | D ^          | DFFRHQX1  | 0.000 |   4.955 |   19.770 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.815 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -14.815 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -14.815 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -14.815 | 
     | up_reg_0_  | CK ^       | DFFRHQX1  | 0.000 |   0.000 |  -14.815 | 
     +------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin up_reg_1_/CK 
Endpoint:   up_reg_1_/D     (^) checked with  leading edge of 'clk'
Beginpoint: state_reg_1_/QN (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.000
- Setup                         0.230
+ Phase Shift                  20.000
= Required Time                19.770
- Arrival Time                  4.954
= Slack Time                   14.816
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------+ 
     |   Instance   |     Arc      |   Cell    | Delay | Arrival | Required | 
     |              |              |           |       |  Time   |   Time   | 
     |--------------+--------------+-----------+-------+---------+----------| 
     |              | clk ^        |           |       |   0.000 |   14.816 | 
     | clk__L1_I0   | A ^ -> Y v   | CLKINVX20 | 0.000 |   0.000 |   14.816 | 
     | clk__L2_I1   | A v -> Y ^   | CLKINVX8  | 0.000 |   0.000 |   14.816 | 
     | clk__L3_I1   | A ^ -> Y ^   | CLKBUFX20 | 0.000 |   0.000 |   14.816 | 
     | state_reg_1_ | CK ^ -> QN v | DFFRXL    | 0.747 |   0.747 |   15.563 | 
     | U581         | B v -> Y v   | AND2X2    | 0.245 |   0.992 |   15.808 | 
     | U397         | B v -> Y ^   | NOR2BX2   | 1.064 |   2.056 |   16.872 | 
     | U310         | A ^ -> Y v   | NAND2X1   | 0.779 |   2.835 |   17.651 | 
     | U318         | A v -> Y ^   | INVX1     | 0.997 |   3.832 |   18.648 | 
     | U308         | A ^ -> Y v   | NAND2X2   | 0.789 |   4.621 |   19.437 | 
     | U575         | B0 v -> Y ^  | OAI2BB2X1 | 0.333 |   4.954 |   19.770 | 
     | up_reg_1_    | D ^          | DFFRHQX1  | 0.000 |   4.954 |   19.770 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance  |    Arc     |   Cell    | Delay | Arrival | Required | 
     |            |            |           |       |  Time   |   Time   | 
     |------------+------------+-----------+-------+---------+----------| 
     |            | clk ^      |           |       |   0.000 |  -14.816 | 
     | clk__L1_I0 | A ^ -> Y v | CLKINVX20 | 0.000 |   0.000 |  -14.816 | 
     | clk__L2_I0 | A v -> Y ^ | CLKINVX8  | 0.000 |   0.000 |  -14.816 | 
     | clk__L3_I0 | A ^ -> Y ^ | CLKBUFX20 | 0.000 |   0.000 |  -14.816 | 
     | up_reg_1_  | CK ^       | DFFRHQX1  | 0.000 |   0.000 |  -14.816 | 
     +------------------------------------------------------------------+ 

