Name: SRIJA RAAVI 

Company: CODTECH IT SOLUTIONS.

ID: CT08DS3102.

Domain: VLSI.

Duration: June to July 2024. 




OVERVIEW OF PROJECT 

Project: Digital Logic Design with Verilog.

Objective:
	Designed basic digital logic circuits like logic gates, adders and multiplexers using Verilog within VLSI software.
 
Key Activities:
	Logic gates (AND, OR, NAND, NOR, XOR, XNOR, NOT), Adders (half adder and full adder) and Multiplexers (2:1MUX, 4:1MUX, 8:1MUX, 16:1MUX) are designed and simulated with the use of testbench by giving all possible input values.
 
Technology Used: Xilinx vivado 2024.1 software.


LOGIC GATES
![gates](https://github.com/srija-hub5/CODTECH-task1/assets/174609016/f6496165-a627-47ab-881d-a89228bb26d2)
HALF AND FULL ADDER
![hafa](https://github.com/srija-hub5/CODTECH-task1/assets/174609016/3162d8d9-06fb-4bc2-9056-5cbb081deda5)
MUX 2:1
![mux2](https://github.com/srija-hub5/CODTECH-task1/assets/174609016/b06e8042-9159-41c5-8a11-51c1511510ca)
MUX 4:1
![mux4](https://github.com/srija-hub5/CODTECH-task1/assets/174609016/71cbcd0d-51d9-4d14-b620-a2bdb994b664)
MUX 8:1
![mux8](https://github.com/srija-hub5/CODTECH-task1/assets/174609016/25725f1c-3130-428d-acbd-c991843245e7)
MUX 16:1
![mux16](https://github.com/srija-hub5/CODTECH-task1/assets/174609016/801612c7-e75d-4f9e-8e5a-00ebf7cd2a28)


