// Seed: 1280960022
module module_0 #(
    parameter id_7 = 32'd86
) (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  logic id_3;
  ;
  id_4(
      -1'b0, id_3
  );
  wire id_5;
  assign module_1.id_6 = 0;
  wire id_6, _id_7;
  parameter id_8 = 1 - 1;
  wire [id_7 : -1] id_9, id_10, id_11, id_12;
endmodule
program module_1 (
    output wor id_0,
    input uwire id_1,
    output tri0 id_2,
    output wor id_3,
    output supply1 id_4,
    input tri1 id_5,
    input wire id_6,
    input wor id_7,
    input supply1 id_8
    , id_13,
    output tri id_9,
    input wor id_10,
    input supply0 id_11
);
  assign id_0 = -1;
  wire id_14;
  module_0 modCall_1 (
      id_13,
      id_13
  );
endprogram
