{"vcs1":{"timestamp_begin":1746040070.607089242, "rt":6.74, "ut":6.46, "st":0.21}}
{"vcselab":{"timestamp_begin":1746040077.424326204, "rt":0.27, "ut":0.17, "st":0.09}}
{"link":{"timestamp_begin":1746040077.760139438, "rt":0.30, "ut":0.16, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746040070.277826149}
{"VCS_COMP_START_TIME": 1746040070.277826149}
{"VCS_COMP_END_TIME": 1746040078.130432045}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 379272}}
{"vcselab": {"peak_mem": 174916}}
