/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Thu May  4 23:44:50 EDT 2023
 * 
 */

/* Generation options: */
#ifndef __mkpipelined_h__
#define __mkpipelined_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkpipelined module */
class MOD_mkpipelined : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt64> INST_commit_id;
  MOD_Fifo<tUWide> INST_d2e;
  MOD_Fifo<tUWide> INST_e2w;
  MOD_Reg<tUInt8> INST_epoch;
  MOD_Fifo<tUWide> INST_f2d;
  MOD_Reg<tUInt64> INST_fresh_id;
  MOD_CReg<tUWide> INST_fromDmem_rv;
  MOD_CReg<tUWide> INST_fromImem_rv;
  MOD_CReg<tUWide> INST_fromMMIO_rv;
  MOD_Reg<tUInt32> INST_lfh;
  MOD_Reg<tUInt32> INST_pc_fetched_reg;
  MOD_Fifo<tUInt64> INST_retired;
  MOD_Wire<tUInt32> INST_rf_rfile_0_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_0_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_0_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_0_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_0_register;
  MOD_Wire<tUInt32> INST_rf_rfile_10_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_10_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_10_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_10_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_10_register;
  MOD_Wire<tUInt32> INST_rf_rfile_11_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_11_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_11_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_11_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_11_register;
  MOD_Wire<tUInt32> INST_rf_rfile_12_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_12_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_12_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_12_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_12_register;
  MOD_Wire<tUInt32> INST_rf_rfile_13_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_13_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_13_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_13_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_13_register;
  MOD_Wire<tUInt32> INST_rf_rfile_14_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_14_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_14_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_14_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_14_register;
  MOD_Wire<tUInt32> INST_rf_rfile_15_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_15_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_15_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_15_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_15_register;
  MOD_Wire<tUInt32> INST_rf_rfile_16_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_16_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_16_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_16_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_16_register;
  MOD_Wire<tUInt32> INST_rf_rfile_17_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_17_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_17_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_17_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_17_register;
  MOD_Wire<tUInt32> INST_rf_rfile_18_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_18_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_18_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_18_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_18_register;
  MOD_Wire<tUInt32> INST_rf_rfile_19_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_19_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_19_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_19_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_19_register;
  MOD_Wire<tUInt32> INST_rf_rfile_1_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_1_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_1_register;
  MOD_Wire<tUInt32> INST_rf_rfile_20_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_20_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_20_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_20_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_20_register;
  MOD_Wire<tUInt32> INST_rf_rfile_21_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_21_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_21_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_21_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_21_register;
  MOD_Wire<tUInt32> INST_rf_rfile_22_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_22_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_22_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_22_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_22_register;
  MOD_Wire<tUInt32> INST_rf_rfile_23_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_23_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_23_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_23_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_23_register;
  MOD_Wire<tUInt32> INST_rf_rfile_24_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_24_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_24_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_24_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_24_register;
  MOD_Wire<tUInt32> INST_rf_rfile_25_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_25_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_25_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_25_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_25_register;
  MOD_Wire<tUInt32> INST_rf_rfile_26_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_26_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_26_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_26_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_26_register;
  MOD_Wire<tUInt32> INST_rf_rfile_27_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_27_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_27_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_27_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_27_register;
  MOD_Wire<tUInt32> INST_rf_rfile_28_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_28_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_28_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_28_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_28_register;
  MOD_Wire<tUInt32> INST_rf_rfile_29_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_29_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_29_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_29_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_29_register;
  MOD_Wire<tUInt32> INST_rf_rfile_2_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_2_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_2_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_2_register;
  MOD_Wire<tUInt32> INST_rf_rfile_30_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_30_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_30_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_30_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_30_register;
  MOD_Wire<tUInt32> INST_rf_rfile_31_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_31_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_31_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_31_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_31_register;
  MOD_Wire<tUInt32> INST_rf_rfile_3_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_3_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_3_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_3_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_3_register;
  MOD_Wire<tUInt32> INST_rf_rfile_4_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_4_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_4_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_4_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_4_register;
  MOD_Wire<tUInt32> INST_rf_rfile_5_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_5_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_5_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_5_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_5_register;
  MOD_Wire<tUInt32> INST_rf_rfile_6_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_6_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_6_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_6_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_6_register;
  MOD_Wire<tUInt32> INST_rf_rfile_7_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_7_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_7_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_7_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_7_register;
  MOD_Wire<tUInt32> INST_rf_rfile_8_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_8_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_8_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_8_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_8_register;
  MOD_Wire<tUInt32> INST_rf_rfile_9_port_0;
  MOD_Wire<tUInt32> INST_rf_rfile_9_port_1;
  MOD_Reg<tUInt8> INST_rf_rfile_9_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_rf_rfile_9_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_rf_rfile_9_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_0_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_0_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_0_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_0_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_0_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_0_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_0_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_0_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_0_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_10_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_10_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_10_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_10_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_10_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_10_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_10_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_10_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_10_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_11_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_11_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_11_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_11_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_11_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_11_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_11_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_11_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_11_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_12_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_12_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_12_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_12_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_12_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_12_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_12_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_12_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_12_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_13_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_13_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_13_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_13_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_13_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_13_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_13_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_13_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_13_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_14_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_14_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_14_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_14_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_14_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_14_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_14_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_14_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_14_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_15_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_15_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_15_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_15_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_15_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_15_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_15_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_15_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_15_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_16_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_16_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_16_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_16_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_16_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_16_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_16_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_16_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_16_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_17_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_17_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_17_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_17_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_17_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_17_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_17_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_17_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_17_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_18_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_18_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_18_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_18_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_18_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_18_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_18_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_18_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_18_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_19_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_19_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_19_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_19_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_19_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_19_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_19_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_19_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_19_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_1_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_1_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_1_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_1_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_1_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_1_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_1_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_20_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_20_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_20_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_20_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_20_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_20_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_20_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_20_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_20_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_21_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_21_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_21_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_21_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_21_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_21_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_21_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_21_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_21_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_22_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_22_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_22_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_22_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_22_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_22_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_22_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_22_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_22_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_23_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_23_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_23_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_23_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_23_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_23_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_23_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_23_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_23_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_24_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_24_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_24_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_24_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_24_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_24_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_24_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_24_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_24_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_25_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_25_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_25_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_25_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_25_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_25_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_25_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_25_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_25_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_26_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_26_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_26_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_26_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_26_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_26_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_26_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_26_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_26_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_27_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_27_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_27_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_27_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_27_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_27_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_27_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_27_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_27_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_28_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_28_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_28_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_28_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_28_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_28_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_28_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_28_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_28_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_29_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_29_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_29_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_29_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_29_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_29_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_29_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_29_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_29_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_2_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_2_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_2_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_2_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_2_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_2_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_2_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_2_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_30_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_30_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_30_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_30_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_30_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_30_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_30_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_30_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_30_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_31_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_31_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_31_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_31_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_31_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_31_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_31_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_31_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_31_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_3_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_3_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_3_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_3_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_3_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_3_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_3_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_3_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_3_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_4_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_4_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_4_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_4_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_4_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_4_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_4_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_4_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_4_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_5_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_5_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_5_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_5_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_5_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_5_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_5_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_5_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_5_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_6_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_6_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_6_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_6_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_6_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_6_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_6_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_6_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_6_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_7_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_7_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_7_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_7_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_7_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_7_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_7_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_7_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_7_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_8_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_8_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_8_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_8_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_8_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_8_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_8_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_8_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_8_register;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_9_port_0;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_9_port_1;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_9_port_2;
  MOD_Wire<tUInt8> INST_sb_rfile_sb_9_port_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_9_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_9_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_9_readBeforeLaterWrites_2;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_9_readBeforeLaterWrites_3;
  MOD_Reg<tUInt8> INST_sb_rfile_sb_9_register;
  MOD_Fifo<tUInt64> INST_squashed;
  MOD_Reg<tUInt8> INST_starting;
  MOD_CReg<tUWide> INST_toDmem_rv;
  MOD_CReg<tUWide> INST_toImem_rv;
  MOD_CReg<tUWide> INST_toMMIO_rv;
 
 /* Constructor */
 public:
  MOD_mkpipelined(tSimStateHdl simHdl,
		  char const *name,
		  Module *parent,
		  tUInt32 ARG_start_pc,
		  tUInt8 ARG_coreId);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUInt32 PORT_start_pc;
  tUInt8 PORT_coreId;
  tUWide PORT_getIResp_a;
  tUWide PORT_getDResp_a;
  tUWide PORT_getMMIOResp_a;
  tUWide PORT_getIReq;
  tUWide PORT_getDReq;
  tUWide PORT_getMMIOReq;
 
 /* Publicly accessible definitions */
 public:
  tUWide DEF_toMMIO_rv_port1__read____d2143;
  tUWide DEF_toDmem_rv_port1__read____d2139;
  tUWide DEF_toImem_rv_port1__read____d2135;
  tUInt8 DEF_rs1_idx__h48545;
  tUInt8 DEF_rs2_idx__h48546;
  tUWide DEF_d2e_first____d1252;
  tUWide DEF_e2w_first____d1700;
  tUWide DEF_fromMMIO_rv_port1__read____d1708;
  tUWide DEF_fromMMIO_rv_port0__read____d2145;
  tUWide DEF_toMMIO_rv_port0__read____d1308;
  tUWide DEF_fromDmem_rv_port1__read____d1710;
  tUWide DEF_fromDmem_rv_port0__read____d2141;
  tUWide DEF_toDmem_rv_port0__read____d1311;
  tUWide DEF_fromImem_rv_port1__read____d660;
  tUWide DEF_fromImem_rv_port0__read____d2137;
  tUWide DEF_toImem_rv_port0__read____d645;
  tUInt8 DEF_currentVal__h100711;
  tUInt8 DEF_x_wget__h45910;
  tUInt8 DEF_x_wget__h45864;
  tUInt8 DEF_currentVal__h100612;
  tUInt8 DEF_x_wget__h45065;
  tUInt8 DEF_x_wget__h45019;
  tUInt8 DEF_currentVal__h100513;
  tUInt8 DEF_x_wget__h44220;
  tUInt8 DEF_x_wget__h44174;
  tUInt8 DEF_currentVal__h100414;
  tUInt8 DEF_x_wget__h43375;
  tUInt8 DEF_x_wget__h43329;
  tUInt8 DEF_currentVal__h100315;
  tUInt8 DEF_x_wget__h42530;
  tUInt8 DEF_x_wget__h42484;
  tUInt8 DEF_currentVal__h100216;
  tUInt8 DEF_x_wget__h41685;
  tUInt8 DEF_x_wget__h41639;
  tUInt8 DEF_currentVal__h100117;
  tUInt8 DEF_x_wget__h40840;
  tUInt8 DEF_x_wget__h40794;
  tUInt8 DEF_currentVal__h100018;
  tUInt8 DEF_x_wget__h39995;
  tUInt8 DEF_x_wget__h39949;
  tUInt8 DEF_currentVal__h99919;
  tUInt8 DEF_x_wget__h39150;
  tUInt8 DEF_x_wget__h39104;
  tUInt8 DEF_currentVal__h99820;
  tUInt8 DEF_x_wget__h38305;
  tUInt8 DEF_x_wget__h38259;
  tUInt8 DEF_currentVal__h99721;
  tUInt8 DEF_x_wget__h37460;
  tUInt8 DEF_x_wget__h37414;
  tUInt8 DEF_currentVal__h99622;
  tUInt8 DEF_x_wget__h36615;
  tUInt8 DEF_x_wget__h36569;
  tUInt8 DEF_currentVal__h99523;
  tUInt8 DEF_x_wget__h35770;
  tUInt8 DEF_x_wget__h35724;
  tUInt8 DEF_currentVal__h99424;
  tUInt8 DEF_x_wget__h34925;
  tUInt8 DEF_x_wget__h34879;
  tUInt8 DEF_currentVal__h99325;
  tUInt8 DEF_x_wget__h34080;
  tUInt8 DEF_x_wget__h34034;
  tUInt8 DEF_currentVal__h99226;
  tUInt8 DEF_x_wget__h33235;
  tUInt8 DEF_x_wget__h33189;
  tUInt8 DEF_currentVal__h99127;
  tUInt8 DEF_x_wget__h32390;
  tUInt8 DEF_x_wget__h32344;
  tUInt8 DEF_currentVal__h99028;
  tUInt8 DEF_x_wget__h31545;
  tUInt8 DEF_x_wget__h31499;
  tUInt8 DEF_currentVal__h98929;
  tUInt8 DEF_x_wget__h30700;
  tUInt8 DEF_x_wget__h30654;
  tUInt8 DEF_currentVal__h98830;
  tUInt8 DEF_x_wget__h29855;
  tUInt8 DEF_x_wget__h29809;
  tUInt8 DEF_currentVal__h98731;
  tUInt8 DEF_x_wget__h29010;
  tUInt8 DEF_x_wget__h28964;
  tUInt8 DEF_currentVal__h98632;
  tUInt8 DEF_x_wget__h28165;
  tUInt8 DEF_x_wget__h28119;
  tUInt8 DEF_currentVal__h98533;
  tUInt8 DEF_x_wget__h27320;
  tUInt8 DEF_x_wget__h27274;
  tUInt8 DEF_currentVal__h98434;
  tUInt8 DEF_x_wget__h26475;
  tUInt8 DEF_x_wget__h26429;
  tUInt8 DEF_currentVal__h98335;
  tUInt8 DEF_x_wget__h25630;
  tUInt8 DEF_x_wget__h25584;
  tUInt8 DEF_currentVal__h98236;
  tUInt8 DEF_x_wget__h24785;
  tUInt8 DEF_x_wget__h24739;
  tUInt8 DEF_currentVal__h98137;
  tUInt8 DEF_x_wget__h23940;
  tUInt8 DEF_x_wget__h23894;
  tUInt8 DEF_currentVal__h98038;
  tUInt8 DEF_x_wget__h23095;
  tUInt8 DEF_x_wget__h23049;
  tUInt8 DEF_currentVal__h97939;
  tUInt8 DEF_x_wget__h22250;
  tUInt8 DEF_x_wget__h22204;
  tUInt8 DEF_currentVal__h97840;
  tUInt8 DEF_x_wget__h21405;
  tUInt8 DEF_x_wget__h21359;
  tUInt8 DEF_currentVal__h97741;
  tUInt8 DEF_x_wget__h20560;
  tUInt8 DEF_x_wget__h20514;
  tUInt8 DEF_currentVal__h97644;
  tUInt8 DEF_x_wget__h19707;
  tUInt8 DEF_x_wget__h19658;
  tUInt8 DEF_starting__h47201;
  tUInt8 DEF_value__h79816;
  tUInt8 DEF_rd_idx__h93217;
  tUInt32 DEF_pc__h81669;
  tUInt32 DEF_rs1__h79756;
  tUInt32 DEF_rs2__h79757;
  tUInt32 DEF_d2e_first__252_BITS_111_TO_80_261_PLUS_IF_d2e__ETC___d1301;
  tUInt32 DEF_d2e_first__252_BITS_111_TO_80_261_PLUS_IF_d2e__ETC___d1302;
  tUInt32 DEF_x__h80285;
  tUInt8 DEF_d2e_first__252_BITS_188_TO_184___d1272;
  tUInt8 DEF_d2e_first__252_BITS_211_TO_209___d1263;
  tUInt8 DEF_funct3__h81791;
  tUInt8 DEF_e2w_first__700_BITS_157_TO_155___d1716;
  tUInt8 DEF_d2e_first__252_BIT_212___d1262;
  tUInt8 DEF_d2e_first__252_BIT_208___d1277;
  tUInt8 DEF_d2e_first__252_BIT_183___d1256;
  tUInt8 DEF_d2e_first__252_BIT_180___d1319;
  tUInt8 DEF_d2e_first__252_BIT_179___d1318;
  tUInt8 DEF_value__h79818;
  tUInt8 DEF_e2w_first__700_BIT_152___d1706;
  tUInt8 DEF_e2w_first__700_BIT_84___d1714;
  tUInt8 DEF_e2w_first__700_BIT_54___d1701;
  tUInt8 DEF_n__read__h51555;
  tUInt8 DEF_n__read__h51557;
  tUInt8 DEF_n__read__h51559;
  tUInt8 DEF_n__read__h51561;
  tUInt8 DEF_n__read__h51563;
  tUInt8 DEF_n__read__h51565;
  tUInt8 DEF_n__read__h51567;
  tUInt8 DEF_n__read__h51569;
  tUInt8 DEF_n__read__h51571;
  tUInt8 DEF_n__read__h51573;
  tUInt8 DEF_n__read__h51575;
  tUInt8 DEF_n__read__h51577;
  tUInt8 DEF_n__read__h51579;
  tUInt8 DEF_n__read__h51581;
  tUInt8 DEF_n__read__h51583;
  tUInt8 DEF_n__read__h51585;
  tUInt8 DEF_n__read__h51587;
  tUInt8 DEF_n__read__h51589;
  tUInt8 DEF_n__read__h51591;
  tUInt8 DEF_n__read__h51593;
  tUInt8 DEF_n__read__h51595;
  tUInt8 DEF_n__read__h51597;
  tUInt8 DEF_n__read__h51599;
  tUInt8 DEF_n__read__h51601;
  tUInt8 DEF_n__read__h51603;
  tUInt8 DEF_n__read__h51605;
  tUInt8 DEF_n__read__h51607;
  tUInt8 DEF_n__read__h51609;
  tUInt8 DEF_n__read__h51611;
  tUInt8 DEF_n__read__h51613;
  tUInt8 DEF_n__read__h51615;
  tUInt8 DEF_n__read__h51617;
  tUInt8 DEF_stall2__h48548;
  tUInt8 DEF_stall1__h48547;
  tUInt32 DEF_imm__h80144;
  tUInt32 DEF_rd_val__h81789;
  tUInt32 DEF_nextPc__h82020;
  tUInt8 DEF_d2e_first__252_BITS_183_TO_181_316_EQ_0b110___d1317;
  tUInt32 DEF__theResult___snd__h82132;
  tUInt32 DEF_v__h81438;
  tUInt32 DEF__theResult___snd__h82198;
  tUInt32 DEF_nextPC__h82200;
  tUInt32 DEF__theResult___snd__h82217;
  tUInt8 DEF_IF_d2e_first__252_BITS_191_TO_189_327_EQ_0b0_3_ETC___d1344;
  tUInt8 DEF_fromImem_rv_port1__read__60_BITS_24_TO_20_96_EQ_0___d803;
  tUInt8 DEF_fromImem_rv_port1__read__60_BITS_19_TO_15_92_EQ_0___d801;
  tUInt8 DEF_IF_d2e_first__252_BIT_212_262_THEN_d2e_first___ETC___d1264;
  tUInt8 DEF_def__h46559;
  tUInt8 DEF_def__h45714;
  tUInt8 DEF_def__h44869;
  tUInt8 DEF_def__h44024;
  tUInt8 DEF_def__h43179;
  tUInt8 DEF_def__h42334;
  tUInt8 DEF_def__h41489;
  tUInt8 DEF_def__h40644;
  tUInt8 DEF_def__h39799;
  tUInt8 DEF_def__h38954;
  tUInt8 DEF_def__h38109;
  tUInt8 DEF_def__h37264;
  tUInt8 DEF_def__h36419;
  tUInt8 DEF_def__h35574;
  tUInt8 DEF_def__h34729;
  tUInt8 DEF_def__h33884;
  tUInt8 DEF_def__h33039;
  tUInt8 DEF_def__h32194;
  tUInt8 DEF_def__h31349;
  tUInt8 DEF_def__h30504;
  tUInt8 DEF_def__h29659;
  tUInt8 DEF_def__h28814;
  tUInt8 DEF_def__h27969;
  tUInt8 DEF_def__h27124;
  tUInt8 DEF_def__h26279;
  tUInt8 DEF_def__h25434;
  tUInt8 DEF_def__h24589;
  tUInt8 DEF_def__h23744;
  tUInt8 DEF_def__h22899;
  tUInt8 DEF_def__h22054;
  tUInt8 DEF_def__h21209;
  tUInt8 DEF_def__h20364;
  tUInt8 DEF_def__h46541;
  tUInt8 DEF_def__h45696;
  tUInt8 DEF_def__h44851;
  tUInt8 DEF_def__h44006;
  tUInt8 DEF_def__h43161;
  tUInt8 DEF_def__h42316;
  tUInt8 DEF_def__h41471;
  tUInt8 DEF_def__h40626;
  tUInt8 DEF_def__h39781;
  tUInt8 DEF_def__h38936;
  tUInt8 DEF_def__h38091;
  tUInt8 DEF_def__h37246;
  tUInt8 DEF_def__h36401;
  tUInt8 DEF_def__h35556;
  tUInt8 DEF_def__h34711;
  tUInt8 DEF_def__h33866;
  tUInt8 DEF_def__h33021;
  tUInt8 DEF_def__h32176;
  tUInt8 DEF_def__h31331;
  tUInt8 DEF_def__h30486;
  tUInt8 DEF_def__h29641;
  tUInt8 DEF_def__h28796;
  tUInt8 DEF_def__h27951;
  tUInt8 DEF_def__h27106;
  tUInt8 DEF_def__h26261;
  tUInt8 DEF_def__h25416;
  tUInt8 DEF_def__h24571;
  tUInt8 DEF_def__h23726;
  tUInt8 DEF_def__h22881;
  tUInt8 DEF_def__h22036;
  tUInt8 DEF_def__h21191;
  tUInt8 DEF_def__h20346;
  tUInt8 DEF_d2e_first__252_BIT_112_253_EQ_epoch_56___d1254;
  tUInt8 DEF_d2e_first__252_BITS_111_TO_80_261_EQ_d2e_first_ETC___d1330;
  tUInt8 DEF_d2e_first__252_BITS_111_TO_80_261_SLT_d2e_firs_ETC___d1334;
  tUInt8 DEF_d2e_first__252_BITS_111_TO_80_261_ULT_d2e_firs_ETC___d1338;
  tUInt8 DEF_NOT_fromImem_rv_port1__read__60_BITS_19_TO_15__ETC___d802;
  tUInt8 DEF_IF_d2e_first__252_BITS_183_TO_181_316_EQ_0b110_ETC___d1351;
  tUInt8 DEF_e2w_first__700_BITS_59_TO_55_729_EQ_0___d1730;
  tUInt8 DEF_e2w_first__700_BITS_52_TO_51_702_EQ_0b0___d1703;
  tUInt8 DEF_d2e_first__252_BITS_181_TO_180_257_EQ_0b0___d1258;
  tUInt8 DEF_SEL_ARR_IF_sb_rfile_sb_0_readBeforeLaterWrites_ETC___d798;
  tUInt8 DEF_SEL_ARR_IF_sb_rfile_sb_0_readBeforeLaterWrites_ETC___d794;
  tUInt8 DEF_NOT_e2w_first__700_BIT_84_714___d1715;
  tUInt8 DEF_d2e_first__252_BIT_183_256_OR_NOT_d2e_first__2_ETC___d1260;
  tUInt8 DEF_NOT_SEL_ARR_IF_sb_rfile_sb_0_readBeforeLaterWr_ETC___d806;
  tUInt32 DEF_x__h80566;
  tUInt32 DEF_x__h80403;
  tUInt32 DEF_x__h80333;
 
 /* Local definitions */
 private:
  tUInt32 DEF_TASK_fopen___d642;
  tUInt32 DEF_signed_0___d655;
  tUWide DEF_f2d_first____d812;
  tUInt32 DEF_currentVal__h93648;
  tUInt32 DEF_x_wget__h18021;
  tUInt32 DEF_currentVal__h93643;
  tUInt32 DEF_x_wget__h17524;
  tUInt32 DEF_currentVal__h93638;
  tUInt32 DEF_x_wget__h17027;
  tUInt32 DEF_currentVal__h93633;
  tUInt32 DEF_x_wget__h16530;
  tUInt32 DEF_currentVal__h93628;
  tUInt32 DEF_x_wget__h16033;
  tUInt32 DEF_currentVal__h93623;
  tUInt32 DEF_x_wget__h15536;
  tUInt32 DEF_currentVal__h93618;
  tUInt32 DEF_x_wget__h15039;
  tUInt32 DEF_currentVal__h93613;
  tUInt32 DEF_x_wget__h14542;
  tUInt32 DEF_currentVal__h93608;
  tUInt32 DEF_x_wget__h14045;
  tUInt32 DEF_currentVal__h93603;
  tUInt32 DEF_x_wget__h13548;
  tUInt32 DEF_currentVal__h93598;
  tUInt32 DEF_x_wget__h13051;
  tUInt32 DEF_currentVal__h93593;
  tUInt32 DEF_x_wget__h12554;
  tUInt32 DEF_currentVal__h93588;
  tUInt32 DEF_x_wget__h12057;
  tUInt32 DEF_currentVal__h93583;
  tUInt32 DEF_x_wget__h11560;
  tUInt32 DEF_currentVal__h93578;
  tUInt32 DEF_x_wget__h11063;
  tUInt32 DEF_currentVal__h93573;
  tUInt32 DEF_x_wget__h10566;
  tUInt32 DEF_currentVal__h93568;
  tUInt32 DEF_x_wget__h10069;
  tUInt32 DEF_currentVal__h93563;
  tUInt32 DEF_x_wget__h9572;
  tUInt32 DEF_currentVal__h93558;
  tUInt32 DEF_x_wget__h9075;
  tUInt32 DEF_currentVal__h93553;
  tUInt32 DEF_x_wget__h8578;
  tUInt32 DEF_currentVal__h93548;
  tUInt32 DEF_x_wget__h8081;
  tUInt32 DEF_currentVal__h93543;
  tUInt32 DEF_x_wget__h7584;
  tUInt32 DEF_currentVal__h93538;
  tUInt32 DEF_x_wget__h7087;
  tUInt32 DEF_currentVal__h93533;
  tUInt32 DEF_x_wget__h6590;
  tUInt32 DEF_currentVal__h93528;
  tUInt32 DEF_x_wget__h6093;
  tUInt32 DEF_currentVal__h93523;
  tUInt32 DEF_x_wget__h5596;
  tUInt32 DEF_currentVal__h93518;
  tUInt32 DEF_x_wget__h5099;
  tUInt32 DEF_currentVal__h93513;
  tUInt32 DEF_x_wget__h4602;
  tUInt32 DEF_currentVal__h93508;
  tUInt32 DEF_x_wget__h4105;
  tUInt32 DEF_currentVal__h93503;
  tUInt32 DEF_x_wget__h3608;
  tUInt32 DEF_currentVal__h93498;
  tUInt32 DEF_x_wget__h3111;
  tUInt32 DEF_currentVal__h93493;
  tUInt32 DEF_lfh___d643;
  tUInt8 DEF_x_wget__h45956;
  tUInt8 DEF_x_wget__h45111;
  tUInt8 DEF_x_wget__h44266;
  tUInt8 DEF_x_wget__h43421;
  tUInt8 DEF_x_wget__h42576;
  tUInt8 DEF_x_wget__h41731;
  tUInt8 DEF_x_wget__h40886;
  tUInt8 DEF_x_wget__h40041;
  tUInt8 DEF_x_wget__h39196;
  tUInt8 DEF_x_wget__h38351;
  tUInt8 DEF_x_wget__h37506;
  tUInt8 DEF_x_wget__h36661;
  tUInt8 DEF_x_wget__h35816;
  tUInt8 DEF_x_wget__h34971;
  tUInt8 DEF_x_wget__h34126;
  tUInt8 DEF_x_wget__h33281;
  tUInt8 DEF_x_wget__h32436;
  tUInt8 DEF_x_wget__h31591;
  tUInt8 DEF_x_wget__h30746;
  tUInt8 DEF_x_wget__h29901;
  tUInt8 DEF_x_wget__h29056;
  tUInt8 DEF_x_wget__h28211;
  tUInt8 DEF_x_wget__h27366;
  tUInt8 DEF_x_wget__h26521;
  tUInt8 DEF_x_wget__h25676;
  tUInt8 DEF_x_wget__h24831;
  tUInt8 DEF_x_wget__h23986;
  tUInt8 DEF_x_wget__h23141;
  tUInt8 DEF_x_wget__h22296;
  tUInt8 DEF_x_wget__h21451;
  tUInt8 DEF_x_wget__h20606;
  tUInt8 DEF_x_wget__h19756;
  tUWide DEF_f2d_first__12_BITS_112_TO_48___d1248;
  tUInt32 DEF_def__h18326;
  tUInt32 DEF_def__h17829;
  tUInt32 DEF_def__h17332;
  tUInt32 DEF_def__h16835;
  tUInt32 DEF_def__h16338;
  tUInt32 DEF_def__h15841;
  tUInt32 DEF_def__h15344;
  tUInt32 DEF_def__h14847;
  tUInt32 DEF_def__h14350;
  tUInt32 DEF_def__h13853;
  tUInt32 DEF_def__h13356;
  tUInt32 DEF_def__h12859;
  tUInt32 DEF_def__h12362;
  tUInt32 DEF_def__h11865;
  tUInt32 DEF_def__h11368;
  tUInt32 DEF_def__h10871;
  tUInt32 DEF_def__h10374;
  tUInt32 DEF_def__h9877;
  tUInt32 DEF_def__h9380;
  tUInt32 DEF_def__h8883;
  tUInt32 DEF_def__h8386;
  tUInt32 DEF_def__h7889;
  tUInt32 DEF_def__h7392;
  tUInt32 DEF_def__h6895;
  tUInt32 DEF_def__h6398;
  tUInt32 DEF_def__h5901;
  tUInt32 DEF_def__h5404;
  tUInt32 DEF_def__h4907;
  tUInt32 DEF_def__h4410;
  tUInt32 DEF_def__h3913;
  tUInt32 DEF_def__h3416;
  tUInt8 DEF_def__h46395;
  tUInt8 DEF_def__h45550;
  tUInt8 DEF_def__h44705;
  tUInt8 DEF_def__h43860;
  tUInt8 DEF_def__h43015;
  tUInt8 DEF_def__h42170;
  tUInt8 DEF_def__h41325;
  tUInt8 DEF_def__h40480;
  tUInt8 DEF_def__h39635;
  tUInt8 DEF_def__h38790;
  tUInt8 DEF_def__h37945;
  tUInt8 DEF_def__h37100;
  tUInt8 DEF_def__h36255;
  tUInt8 DEF_def__h35410;
  tUInt8 DEF_def__h34565;
  tUInt8 DEF_def__h33720;
  tUInt8 DEF_def__h32875;
  tUInt8 DEF_def__h32030;
  tUInt8 DEF_def__h31185;
  tUInt8 DEF_def__h30340;
  tUInt8 DEF_def__h29495;
  tUInt8 DEF_def__h28650;
  tUInt8 DEF_def__h27805;
  tUInt8 DEF_def__h26960;
  tUInt8 DEF_def__h26115;
  tUInt8 DEF_def__h25270;
  tUInt8 DEF_def__h24425;
  tUInt8 DEF_def__h23580;
  tUInt8 DEF_def__h22735;
  tUInt8 DEF_def__h21890;
  tUInt8 DEF_def__h21045;
  tUInt8 DEF_def__h20200;
  tUWide DEF_IF_fromImem_rv_port1__read__60_BITS_6_TO_0_16__ETC___d1250;
  tUWide DEF_IF_fromImem_rv_port1__read__60_BITS_19_TO_15_9_ETC___d1249;
  tUWide DEF_NOT_d2e_first__252_BIT_183_256_389_AND_d2e_fir_ETC___d1466;
  tUWide DEF_d2e_first__252_BITS_176_TO_145_321_CONCAT_d2e__ETC___d1465;
  tUWide DEF_pc_fetched_reg_51_CONCAT_pc_fetched_reg_51_PLU_ETC___d658;
  tUWide DEF__16_CONCAT_pc_fetched_reg_51_CONCAT_0___d659;
  tUWide DEF__1_CONCAT_IF_d2e_first__252_BIT_182_393_THEN_IF_ETC___d1410;
  tUWide DEF__1_CONCAT_getMMIOResp_a___d2144;
  tUWide DEF__1_CONCAT_getDResp_a___d2140;
  tUWide DEF__1_CONCAT_getIResp_a___d2136;
  tUWide DEF__0_CONCAT_DONTCARE___d1239;
 
 /* Rules */
 public:
  void RL_rf_rfile_0_canonicalize();
  void RL_rf_rfile_1_canonicalize();
  void RL_rf_rfile_2_canonicalize();
  void RL_rf_rfile_3_canonicalize();
  void RL_rf_rfile_4_canonicalize();
  void RL_rf_rfile_5_canonicalize();
  void RL_rf_rfile_6_canonicalize();
  void RL_rf_rfile_7_canonicalize();
  void RL_rf_rfile_8_canonicalize();
  void RL_rf_rfile_9_canonicalize();
  void RL_rf_rfile_10_canonicalize();
  void RL_rf_rfile_11_canonicalize();
  void RL_rf_rfile_12_canonicalize();
  void RL_rf_rfile_13_canonicalize();
  void RL_rf_rfile_14_canonicalize();
  void RL_rf_rfile_15_canonicalize();
  void RL_rf_rfile_16_canonicalize();
  void RL_rf_rfile_17_canonicalize();
  void RL_rf_rfile_18_canonicalize();
  void RL_rf_rfile_19_canonicalize();
  void RL_rf_rfile_20_canonicalize();
  void RL_rf_rfile_21_canonicalize();
  void RL_rf_rfile_22_canonicalize();
  void RL_rf_rfile_23_canonicalize();
  void RL_rf_rfile_24_canonicalize();
  void RL_rf_rfile_25_canonicalize();
  void RL_rf_rfile_26_canonicalize();
  void RL_rf_rfile_27_canonicalize();
  void RL_rf_rfile_28_canonicalize();
  void RL_rf_rfile_29_canonicalize();
  void RL_rf_rfile_30_canonicalize();
  void RL_rf_rfile_31_canonicalize();
  void RL_sb_rfile_sb_0_canonicalize();
  void RL_sb_rfile_sb_1_canonicalize();
  void RL_sb_rfile_sb_2_canonicalize();
  void RL_sb_rfile_sb_3_canonicalize();
  void RL_sb_rfile_sb_4_canonicalize();
  void RL_sb_rfile_sb_5_canonicalize();
  void RL_sb_rfile_sb_6_canonicalize();
  void RL_sb_rfile_sb_7_canonicalize();
  void RL_sb_rfile_sb_8_canonicalize();
  void RL_sb_rfile_sb_9_canonicalize();
  void RL_sb_rfile_sb_10_canonicalize();
  void RL_sb_rfile_sb_11_canonicalize();
  void RL_sb_rfile_sb_12_canonicalize();
  void RL_sb_rfile_sb_13_canonicalize();
  void RL_sb_rfile_sb_14_canonicalize();
  void RL_sb_rfile_sb_15_canonicalize();
  void RL_sb_rfile_sb_16_canonicalize();
  void RL_sb_rfile_sb_17_canonicalize();
  void RL_sb_rfile_sb_18_canonicalize();
  void RL_sb_rfile_sb_19_canonicalize();
  void RL_sb_rfile_sb_20_canonicalize();
  void RL_sb_rfile_sb_21_canonicalize();
  void RL_sb_rfile_sb_22_canonicalize();
  void RL_sb_rfile_sb_23_canonicalize();
  void RL_sb_rfile_sb_24_canonicalize();
  void RL_sb_rfile_sb_25_canonicalize();
  void RL_sb_rfile_sb_26_canonicalize();
  void RL_sb_rfile_sb_27_canonicalize();
  void RL_sb_rfile_sb_28_canonicalize();
  void RL_sb_rfile_sb_29_canonicalize();
  void RL_sb_rfile_sb_30_canonicalize();
  void RL_sb_rfile_sb_31_canonicalize();
  void RL_do_tic_logging();
  void RL_fetch();
  void RL_decode();
  void RL_execute();
  void RL_writeback();
  void RL_administrative_konata_commit();
  void RL_administrative_konata_flush();
 
 /* Methods */
 public:
  tUWide METH_getIReq();
  tUInt8 METH_RDY_getIReq();
  void METH_getIResp(tUWide ARG_getIResp_a);
  tUInt8 METH_RDY_getIResp();
  tUWide METH_getDReq();
  tUInt8 METH_RDY_getDReq();
  void METH_getDResp(tUWide ARG_getDResp_a);
  tUInt8 METH_RDY_getDResp();
  tUWide METH_getMMIOReq();
  tUInt8 METH_RDY_getMMIOReq();
  void METH_getMMIOResp(tUWide ARG_getMMIOResp_a);
  tUInt8 METH_RDY_getMMIOResp();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkpipelined &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkpipelined &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkpipelined &backing);
};

#endif /* ifndef __mkpipelined_h__ */
