<root><simulation><result_generated_time />2023-05-24 00:57:32<layer><layer_spec />{'B': 1, 'K': 24, 'C': 144, 'OY': 56, 'OX': 56, 'IY': 56, 'IX': 56, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />10838016<total_data_size_element />{'W': 3456, 'I': 451584, 'O': 75264}<total_data_reuse />{'W': 3136, 'I': 24.0, 'O': 144}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_16', 'K_2']}, {'Row': ['C_8', 'FY_2', 'OY_2']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [256, 1, 1], 'O': [32, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 8)]], [[('C', 8), ('K', 4)], [('C', 4), ('FY', 1)]], [], []]<I />[[[('K', 4)], []], [[('C', 8)], [('C', 4), ('FY', 1), ('OY', 8)]], [], []]<O />[[[('C', 8)], [('C', 4), ('FY', 1)]], [[('K', 4)], [('OY', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 3), ('C', 5), ('OX', 2), ('OX', 4)], [('K', 2), ('OX', 7), ('OY', 7)], []]<I />[[('K', 3), ('C', 5), ('OX', 2), ('OX', 4), ('K', 2)], [('OX', 7), ('OY', 7)], []]<O />[[('K', 3), ('C', 5), ('OX', 2)], [('OX', 4), ('K', 2), ('OX', 7), ('OY', 7)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [8.0, 8, 49, 1], 'I': [4.0, 6.0, 1.0, 1.0], 'O': [32.0, 5, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [True, False, False, False]<used_mem_size_bit />{'W': [120, 30720, 30720], 'I': [320, 4014080, 4014080], 'O': [48, 602112, 602112], 'O_partial': [48, 0, 0], 'O_final': [0, 602112, 602112]}<actual_mem_utilization_individual />{'W': [0.23, 0.0, 0.0], 'I': [0.62, 0.12, 0.0], 'O': [0.09, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.23, 0.14, 0.0], 'I': [0.62, 0.14, 0.0], 'O': [0.09, 0.14, 0.0]}<effective_mem_size_bit />{'W': [120, 30720, 30720], 'I': [320, 4014080, 4014080], 'O': [24, 150528, 602112], 'O_partial': [24, 0, 0], 'O_final': [0, 150528, 602112]}<total_unit_count />{'W': [1024, 128, 1, 1], 'I': [1024, 256, 1, 1], 'O': [1024, 32, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [256, 256, 1, 1], 'O': [32, 32, 1, 1]}<duplicate_unit_count />{'W': [8.0, 1.0, 1.0, 1.0], 'I': [4.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1354752, 169344], [169344, 3456], [3456, 0]]<I />[[903168, 451584], [451584, 451584], [451584, 0]]<O />[[(301056, 376320), (75264, 0)], [(0, 75264), (75264, 0)], [(0, 75264), (0, 0)]]<O_partial />[[(301056, 376320), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (75264, 0)], [(0, 75264), (75264, 0)], [(0, 75264), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[169344, 21168], [2646, 54], [14, 0]]<I />[[112896, 56448], [7056, 7056], [1764, 0]]<O />[[(37632, 47040), (9408, 0)], [(0, 1176), (1176, 0)], [(0, 294), (0, 0)]]<O_partial />[([37632, 47040], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [9408, 0]), ([0, 1176], [1176, 0]), ([0, 294], [0, 0])]</mem_access_count_word><mac_count><active />10838016<idle />0</mac_count></basic_info><energy><total_energy />23696733.1<mem_energy_breakdown><W />[64.6, 283.6, 18.0]<I />[58.5, 1398.4, 2349.4]<O />[33.0, 233.1, 391.6]</mem_energy_breakdown><MAC_energy><active_MAC />23691903.0<idle_MAC />0.0<total />23691903.0</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.5442<utilization_without_data_loading />0.8596<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.5442<mac_utilize_temporal_without_data_loading />0.8596</mac_array_utilization><latency><latency_cycle_with_data_loading />21610<latency_cycle_without_data_loading />13680<ideal_computing_cycle />11760<data_loading><load_cycle_total />7930<load_cycle_individual />{'W': [30, 60, 0], 'I': [160, 7840, 0]}<load_cycle_combined />{'W': 60, 'I': 7840}</data_loading><mem_stalling><mem_stall_cycle_total />1920<mem_stall_cycle_individual />{'W': [[-11759], [-11446, -8730], [-11760, -11760]], 'I': [[-11759], [-5520, 1920], [-11760, -11760]], 'O': [[-11760], [-11368, -10584], [-10584, -11466]]}<mem_stall_cycle_shared />{'W': [[-11759], [-11446, 1920], [0, 0]], 'I': [[-11759], [-5520, 1920], [0, 0]], 'O': [[-11760], [-11368, -10584], [-10584, -11466]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [120, 30720, 30720], 'I': [320, 4014080, 4014080], 'O': [48, 602112, 602112], 'O_partial': [48, 0, 0], 'O_final': [0, 602112, 602112]}<data_size_each_level_total />{'W': [15360, 30720, 30720], 'I': [81920, 4014080, 4014080], 'O': [1536, 602112, 602112]}<loop_cycles_each_level />{'W': [120, 11760, 11760], 'I': [240, 11760, 11760], 'O': [30, 11760, 11760]}<top_ir_loop_size />{'W': [8, 49, 1], 'I': [2, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.0], [128.0, 2.6], [2.6, 2.6]], 'I': [[8.0, 1.3], [341.3, 341.3], [341.3, 341.3]], 'O': [[8.0, 1.6], [51.2, 51.2], [51.2, 51.2]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [1024.0, 128.0], [128.0, 2.6]], 'I': [[8.0, 2.7], [682.7, 341.3], [341.3, 341.3]], 'O': [[8.0, 1.6], [51.2, 51.2], [51.2, 51.2]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.0], [128.0, 2.6], [2.6, 0]], 'I': [[8.0, 2.7], [682.7, 341.3], [341.3, 0]], 'O': [[8.0, 1.6], [51.2, 51.2], [51.2, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.0], [861.9, 395.1], [343.9, 51.2]], 'I': [[8.0, 2.7], [861.9, 395.1], [343.9, 51.2]], 'O': [[8.0, 1.6], [861.9, 395.1], [343.9, 51.2]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 11760], [120, 120, 98], [11760, 11760, 1]], 'I': [[1, 1, 11760], [120, 240, 49], [11760, 11760, 1]], 'O': [[1, 1, 11760], [30, 30, 392], [11760, 11760, 1]]}<trans_time_real />{'W': [[0, 1, 11760], [[2, 120, 98], [30, 120, 98]], [[60, 11760, 1], [15, 11760, 1]]], 'I': [[0, 1, 11760], [[5, 240, 49], [160, 240, 49]], [[7840, 11760, 1], [1960, 11760, 1]]], 'O': [[0, 1, 11760], [[1, 30, 392], [3, 30, 392]], [[1176, 11760, 1], [294, 11760, 1]]]}<single_stall_cycle />{'W': [[-1], [-118, -90], [-11700, -11745]], 'I': [[-1], [-115, 40], [-3920, -9800]], 'O': [[-1], [-29, -27], [-10584, -11466]]}<single_stall_count />{'W': [11759, 97, 0], 'I': [11759, 48, 0], 'O': [11760, 392, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [2910, 0], 'I': [5760, 0], 'O': [1176, 1176]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1176, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-3090, -11760], [-10584, -10584]], 1: [[-11760, -11760], [-10584, -11760]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.6<mem_area />120.6<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0.907</simulation></root>