{"vcs1":{"timestamp_begin":1677552695.003655553, "rt":0.41, "ut":0.14, "st":0.10}}
{"vcselab":{"timestamp_begin":1677552695.471199694, "rt":0.48, "ut":0.25, "st":0.10}}
{"link":{"timestamp_begin":1677552696.002300453, "rt":0.19, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1677552694.754411314}
{"VCS_COMP_START_TIME": 1677552694.754411314}
{"VCS_COMP_END_TIME": 1677552696.255648200}
{"VCS_USER_OPTIONS": "-sverilog FSM.sv library.sv"}
{"vcs1": {"peak_mem": 336868}}
{"stitch_vcselab": {"peak_mem": 222592}}
