{
  "module_name": "metrics.json",
  "hash_id": "8120add0570bee0680c856a0fcd46dd8479a4e5de381476ce39fe2c8ba60ba52",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/powerpc/power8/metrics.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"% of finished branches that were treated as BC+8\",\n        \"MetricExpr\": \"PM_BR_BC_8_CONV / PM_BRU_FIN * 100\",\n        \"MetricGroup\": \"branch_prediction\",\n        \"MetricName\": \"bc_8_branch_ratio_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of finished branches that were pairable but not treated as BC+8\",\n        \"MetricExpr\": \"PM_BR_BC_8 / PM_BRU_FIN * 100\",\n        \"MetricGroup\": \"branch_prediction\",\n        \"MetricName\": \"bc_8_not_converted_branch_ratio_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percent of mispredicted branches out of all predicted (correctly and incorrectly) branches that completed\",\n        \"MetricExpr\": \"PM_BR_MPRED_CMPL / (PM_BR_PRED_BR0 + PM_BR_PRED_BR1) * 100\",\n        \"MetricGroup\": \"branch_prediction\",\n        \"MetricName\": \"br_misprediction_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of Branch miss predictions per instruction\",\n        \"MetricExpr\": \"PM_BR_MPRED_CMPL / PM_RUN_INST_CMPL * 100\",\n        \"MetricGroup\": \"branch_prediction\",\n        \"MetricName\": \"branch_mispredict_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Count cache branch misprediction per instruction\",\n        \"MetricExpr\": \"PM_BR_MPRED_CCACHE / PM_RUN_INST_CMPL * 100\",\n        \"MetricGroup\": \"branch_prediction\",\n        \"MetricName\": \"ccache_mispredict_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percent of count catch mispredictions out of all completed branches that required count cache predictionn\",\n        \"MetricExpr\": \"PM_BR_MPRED_CCACHE / (PM_BR_PRED_CCACHE_BR0 + PM_BR_PRED_CCACHE_BR1) * 100\",\n        \"MetricGroup\": \"branch_prediction\",\n        \"MetricName\": \"ccache_misprediction_percent\"\n    },\n    {\n        \"BriefDescription\": \"CR MisPredictions per Instruction\",\n        \"MetricExpr\": \"PM_BR_MPRED_CR / PM_RUN_INST_CMPL * 100\",\n        \"MetricGroup\": \"branch_prediction\",\n        \"MetricName\": \"cr_mispredict_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Link stack branch misprediction\",\n        \"MetricExpr\": \"(PM_BR_MPRED_TA - PM_BR_MPRED_CCACHE) / PM_RUN_INST_CMPL * 100\",\n        \"MetricGroup\": \"branch_prediction\",\n        \"MetricName\": \"lstack_mispredict_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percent of link stack mispredictions out of all completed branches that required link stack prediction\",\n        \"MetricExpr\": \"(PM_BR_MPRED_TA - PM_BR_MPRED_CCACHE) / (PM_BR_PRED_LSTACK_BR0 + PM_BR_PRED_LSTACK_BR1) * 100\",\n        \"MetricGroup\": \"branch_prediction\",\n        \"MetricName\": \"lstack_misprediction_percent\"\n    },\n    {\n        \"BriefDescription\": \"TA MisPredictions per Instruction\",\n        \"MetricExpr\": \"PM_BR_MPRED_TA / PM_RUN_INST_CMPL * 100\",\n        \"MetricGroup\": \"branch_prediction\",\n        \"MetricName\": \"ta_mispredict_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percent of target address mispredictions out of all completed branches that required address prediction\",\n        \"MetricExpr\": \"PM_BR_MPRED_TA / (PM_BR_PRED_CCACHE_BR0 + PM_BR_PRED_CCACHE_BR1 + PM_BR_PRED_LSTACK_BR0 + PM_BR_PRED_LSTACK_BR1) * 100\",\n        \"MetricGroup\": \"branch_prediction\",\n        \"MetricName\": \"ta_misprediction_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percent of branches completed that were taken\",\n        \"MetricExpr\": \"PM_BR_TAKEN_CMPL * 100 / PM_BR_CMPL\",\n        \"MetricGroup\": \"branch_prediction\",\n        \"MetricName\": \"taken_branches_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percent of chip+group+sys pumps that were incorrectly predicted\",\n        \"MetricExpr\": \"PM_PUMP_MPRED * 100 / (PM_PUMP_CPRED + PM_PUMP_MPRED)\",\n        \"MetricGroup\": \"bus_stats\",\n        \"MetricName\": \"any_pump_mpred_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percent of chip pumps that were correctly predicted as chip pumps the first time\",\n        \"MetricExpr\": \"PM_CHIP_PUMP_CPRED * 100 / PM_L2_CHIP_PUMP\",\n        \"MetricGroup\": \"bus_stats\",\n        \"MetricName\": \"chip_pump_cpred_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percent of group pumps that were correctly predicted as group pumps the first time\",\n        \"MetricExpr\": \"PM_GRP_PUMP_CPRED * 100 / PM_L2_GROUP_PUMP\",\n        \"MetricGroup\": \"bus_stats\",\n        \"MetricName\": \"group_pump_cpred_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percent of system pumps that were correctly predicted as group pumps the first time\",\n        \"MetricExpr\": \"PM_SYS_PUMP_CPRED * 100 / PM_L2_GROUP_PUMP\",\n        \"MetricGroup\": \"bus_stats\",\n        \"MetricName\": \"sys_pump_cpred_percent\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled due to CRU or BRU operations\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_BRU_CRU / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"bru_cru_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled due to ISU Branch Operations\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_BRU / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"bru_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles in which a Group Completed\",\n        \"MetricExpr\": \"PM_GRP_CMPL / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"completion_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by CO queue full\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_COQ_FULL / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"coq_full_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled due to CRU Operations\",\n        \"MetricExpr\": \"(PM_CMPLU_STALL_BRU_CRU - PM_CMPLU_STALL_BRU) / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"cru_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by flushes\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_FLUSH / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"flush_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by FXU Multi-Cycle Instructions\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_FXLONG / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"fxu_multi_cyc_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by FXU\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_FXU / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"fxu_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Other cycles stalled by FXU\",\n        \"MetricExpr\": \"(PM_CMPLU_STALL_FXU / PM_RUN_INST_CMPL) - (PM_CMPLU_STALL_FXLONG / PM_RUN_INST_CMPL)\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"fxu_stall_other_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles GCT empty due to Branch Mispredicts\",\n        \"MetricExpr\": \"PM_GCT_NOSLOT_BR_MPRED / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"gct_empty_br_mpred_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles GCT empty due to Branch Mispredicts and Icache Misses\",\n        \"MetricExpr\": \"PM_GCT_NOSLOT_BR_MPRED_ICMISS / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"gct_empty_br_mpred_ic_miss_cpi\"\n    },\n    {\n        \"BriefDescription\": \"GCT empty cycles\",\n        \"MetricExpr\": \"PM_GCT_NOSLOT_CYC / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"gct_empty_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles GCT empty where dispatch was held\",\n        \"MetricExpr\": \"(PM_GCT_NOSLOT_DISP_HELD_MAP + PM_GCT_NOSLOT_DISP_HELD_SRQ + PM_GCT_NOSLOT_DISP_HELD_ISSQ + PM_GCT_NOSLOT_DISP_HELD_OTHER) / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"gct_empty_disp_held_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles GCT empty where dispatch was held due to issue queue\",\n        \"MetricExpr\": \"PM_GCT_NOSLOT_DISP_HELD_ISSQ / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"gct_empty_disp_held_issq_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles GCT empty where dispatch was held due to maps\",\n        \"MetricExpr\": \"PM_GCT_NOSLOT_DISP_HELD_MAP / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"gct_empty_disp_held_map_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles GCT empty where dispatch was held due to syncs and other effects\",\n        \"MetricExpr\": \"PM_GCT_NOSLOT_DISP_HELD_OTHER / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"gct_empty_disp_held_other_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles GCT empty where dispatch was held due to SRQ\",\n        \"MetricExpr\": \"PM_GCT_NOSLOT_DISP_HELD_SRQ / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"gct_empty_disp_held_srq_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by GCT empty due to Icache misses\",\n        \"MetricExpr\": \"PM_GCT_NOSLOT_IC_MISS  / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"gct_empty_ic_miss_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by GCT empty due to Icache misses that resolve in the local L2 or L3\",\n        \"MetricExpr\": \"(PM_GCT_NOSLOT_IC_MISS - PM_GCT_NOSLOT_IC_L3MISS) / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"gct_empty_ic_miss_l2l3_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by GCT empty due to Icache misses that resolve off-chip\",\n        \"MetricExpr\": \"PM_GCT_NOSLOT_IC_L3MISS / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"gct_empty_ic_miss_l3miss_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Other GCT empty cycles\",\n        \"MetricExpr\": \"(PM_GCT_NOSLOT_CYC / PM_RUN_INST_CMPL) - (PM_GCT_NOSLOT_IC_MISS  / PM_RUN_INST_CMPL) - (PM_GCT_NOSLOT_BR_MPRED / PM_RUN_INST_CMPL) - (PM_GCT_NOSLOT_BR_MPRED_ICMISS / PM_RUN_INST_CMPL) - ((PM_GCT_NOSLOT_DISP_HELD_MAP / PM_RUN_INST_CMPL) + (PM_GCT_NOSLOT_DISP_HELD_SRQ / PM_RUN_INST_CMPL) + (PM_GCT_NOSLOT_DISP_HELD_ISSQ / PM_RUN_INST_CMPL) + (PM_GCT_NOSLOT_DISP_HELD_OTHER / PM_RUN_INST_CMPL))\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"gct_empty_other_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by heavyweight syncs\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_HWSYNC  / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"hwsync_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by LSU\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_LSU / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"lsu_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by D-Cache Misses\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_DCACHE_MISS / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"lsu_stall_dcache_miss_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by D-Cache Misses that resolved in distant interventions and memory\",\n        \"MetricExpr\": \"(PM_CMPLU_STALL_DMISS_L3MISS - PM_CMPLU_STALL_DMISS_LMEM - PM_CMPLU_STALL_DMISS_L21_L31 - PM_CMPLU_STALL_DMISS_REMOTE) / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"lsu_stall_dcache_miss_distant_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by D-Cache Misses that resolved in remote or distant caches\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_DMISS_L21_L31 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"lsu_stall_dcache_miss_l21l31_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by D-Cache Misses that resolved in the local L2 or L3, where there was a conflict\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_DMISS_L2L3_CONFLICT / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"lsu_stall_dcache_miss_l2l3_conflict_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by D-Cache Misses that resolved in the local L2 or L3\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_DMISS_L2L3 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"lsu_stall_dcache_miss_l2l3_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by D-Cache Misses that resolved in the local L2 or L3, where there was no conflict\",\n        \"MetricExpr\": \"(PM_CMPLU_STALL_DMISS_L2L3 - PM_CMPLU_STALL_DMISS_L2L3_CONFLICT) / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"lsu_stall_dcache_miss_l2l3_noconflict_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by D-Cache Misses that resolved in other core's caches or memory\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_DMISS_L3MISS / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"lsu_stall_dcache_miss_l3miss_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by D-Cache Misses that resolved in local memory or local L4\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_DMISS_LMEM / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"lsu_stall_dcache_miss_lmem_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by D-Cache Misses that resolved in remote interventions and memory\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_DMISS_REMOTE / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"lsu_stall_dcache_miss_remote_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by ERAT Translation rejects\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_ERAT_MISS / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"lsu_stall_erat_miss_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by LSU load finishes\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_LOAD_FINISH / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"lsu_stall_ld_fin_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by LHS rejects\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_REJECT_LHS / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"lsu_stall_lhs_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by LMQ Full rejects\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_REJ_LMQ_FULL / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"lsu_stall_lmq_full_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by Other LSU Operations\",\n        \"MetricExpr\": \"(PM_CMPLU_STALL_LSU / PM_RUN_INST_CMPL) - (PM_CMPLU_STALL_DCACHE_MISS / PM_RUN_INST_CMPL) - (PM_CMPLU_STALL_REJECT / PM_RUN_INST_CMPL) - (PM_CMPLU_STALL_STORE / PM_RUN_INST_CMPL) - (PM_CMPLU_STALL_LOAD_FINISH / PM_RUN_INST_CMPL) - (PM_CMPLU_STALL_ST_FWD / PM_RUN_INST_CMPL)\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"lsu_stall_other_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by LSU Rejects\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_REJECT / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"lsu_stall_reject_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by Other LSU Rejects\",\n        \"MetricExpr\": \"(PM_CMPLU_STALL_REJECT / PM_RUN_INST_CMPL) - (PM_CMPLU_STALL_REJECT_LHS / PM_RUN_INST_CMPL) - (PM_CMPLU_STALL_ERAT_MISS / PM_RUN_INST_CMPL) - (PM_CMPLU_STALL_REJ_LMQ_FULL / PM_RUN_INST_CMPL)\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"lsu_stall_reject_other_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by LSU store forwarding\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_ST_FWD / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"lsu_stall_st_fwd_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by LSU Stores\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_STORE / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"lsu_stall_store_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by lightweight syncs\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_LWSYNC / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"lwsync_stall_cpi\"\n    },\n    {\n        \"MetricExpr\": \"PM_CMPLU_STALL_MEM_ECC_DELAY / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"mem_ecc_delay_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by nops (nothing next to finish)\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_NO_NTF / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"no_ntf_stall_cpi\"\n    },\n    {\n        \"MetricExpr\": \"PM_NTCG_ALL_FIN / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"ntcg_all_fin_cpi\"\n    },\n    {\n        \"MetricExpr\": \"PM_CMPLU_STALL_NTCG_FLUSH / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"ntcg_flush_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Other thread block stall cycles\",\n        \"MetricExpr\": \"(PM_CMPLU_STALL_THRD - PM_CMPLU_STALL_LWSYNC - PM_CMPLU_STALL_HWSYNC - PM_CMPLU_STALL_MEM_ECC_DELAY - PM_CMPLU_STALL_FLUSH - PM_CMPLU_STALL_COQ_FULL)  / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"other_block_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles unaccounted for\",\n        \"MetricExpr\": \"(PM_RUN_CYC / PM_RUN_INST_CMPL) - (PM_CMPLU_STALL / PM_RUN_INST_CMPL) - (PM_GCT_NOSLOT_CYC / PM_RUN_INST_CMPL) - (PM_NTCG_ALL_FIN / PM_RUN_INST_CMPL) - (PM_CMPLU_STALL_THRD / PM_RUN_INST_CMPL) -  (PM_GRP_CMPL / PM_RUN_INST_CMPL)\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"other_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Stall cycles unaccounted for\",\n        \"MetricExpr\": \"(PM_CMPLU_STALL / PM_RUN_INST_CMPL) - (PM_CMPLU_STALL_BRU_CRU / PM_RUN_INST_CMPL) - (PM_CMPLU_STALL_FXU / PM_RUN_INST_CMPL) - (PM_CMPLU_STALL_VSU / PM_RUN_INST_CMPL) - (PM_CMPLU_STALL_LSU / PM_RUN_INST_CMPL) - (PM_CMPLU_STALL_NTCG_FLUSH / PM_RUN_INST_CMPL) - (PM_CMPLU_STALL_NO_NTF / PM_RUN_INST_CMPL)\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"other_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Run cycles per run instruction\",\n        \"MetricExpr\": \"PM_RUN_CYC / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"run_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Completion Stall Cycles\",\n        \"MetricExpr\": \"PM_CMPLU_STALL / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles a thread was blocked\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_THRD / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"thread_block_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by VSU\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_VSU / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"vsu_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by other VSU Operations\",\n        \"MetricExpr\": \"(PM_CMPLU_STALL_VSU - PM_CMPLU_STALL_VECTOR - PM_CMPLU_STALL_SCALAR) / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"vsu_stall_other_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by VSU Scalar Operations\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_SCALAR / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"vsu_stall_scalar_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by VSU Scalar Long Operations\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_SCALAR_LONG / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"vsu_stall_scalar_long_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by Other VSU Scalar Operations\",\n        \"MetricExpr\": \"(PM_CMPLU_STALL_SCALAR / PM_RUN_INST_CMPL) - (PM_CMPLU_STALL_SCALAR_LONG / PM_RUN_INST_CMPL)\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"vsu_stall_scalar_other_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by VSU Vector Operations\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_VECTOR / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"vsu_stall_vector_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by VSU Vector Long Operations\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_VECTOR_LONG / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"vsu_stall_vector_long_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by other VSU Vector Operations\",\n        \"MetricExpr\": \"(PM_CMPLU_STALL_VECTOR - PM_CMPLU_STALL_VECTOR_LONG) / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"cpi_breakdown\",\n        \"MetricName\": \"vsu_stall_vector_other_cpi\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 Reloads from Distant L2 or L3 (Modified) per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_DL2L3_MOD * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_dl2l3_mod_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 Reloads from Distant L2 or L3 (Shared) per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_DL2L3_SHR * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_dl2l3_shr_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 Reloads from Distant L4 per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_DL4 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_dl4_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 Reloads from Distant Memory per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_DMEM * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_dmem_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 reloads from Private L2, other core per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_L21_MOD * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_l21_mod_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 reloads from Private L2, other core per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_L21_SHR * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_l21_shr_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of L2 load hits per instruction where the L2 experienced a Load-Hit-Store conflict\",\n        \"MetricExpr\": \"PM_DATA_FROM_L2_DISP_CONFLICT_LDHITST * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_l2_lhs_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 reloads from L2 per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_L2MISS * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_l2_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of L2 load hits per instruction where the L2 did not experience a conflict\",\n        \"MetricExpr\": \"PM_DATA_FROM_L2_NO_CONFLICT * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_l2_no_conflict_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of L2 load hits per instruction where the L2 experienced some conflict other than Load-Hit-Store\",\n        \"MetricExpr\": \"PM_DATA_FROM_L2_DISP_CONFLICT_OTHER * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_l2_other_conflict_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 reloads from L2 per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_L2 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_l2_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 reloads from Private L3 M state, other core per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_L31_MOD * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_l31_mod_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 reloads from Private L3 S tate, other core per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_L31_SHR * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_l31_shr_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of L3 load hits per instruction where the load collided with a pending prefetch\",\n        \"MetricExpr\": \"PM_DATA_FROM_L3_DISP_CONFLICT * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_l3_conflict_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 reloads from L3 per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_L3MISS * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_l3_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of L3 load hits per instruction where the L3 did not experience a conflict\",\n        \"MetricExpr\": \"PM_DATA_FROM_L3_NO_CONFLICT * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_l3_no_conflict_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 Reloads from L3 per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_L3 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_l3_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 Reloads from Local L4 per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_LL4 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_ll4_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 Reloads from Local Memory per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_LMEM * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_lmem_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 reloads from Private L3, other core per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_RL2L3_MOD * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_rl2l3_mod_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 reloads from Private L3, other core per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_RL2L3_SHR * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_rl2l3_shr_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 Reloads from Remote Memory per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_RL4 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_rl4_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 Reloads from Remote Memory per Inst\",\n        \"MetricExpr\": \"PM_DATA_FROM_RMEM * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"dl1_reload_from_rmem_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of L1 demand load misses per run instruction\",\n        \"MetricExpr\": \"PM_LD_MISS_L1 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_inst\",\n        \"MetricName\": \"l1_ld_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 misses that result in a cache reload\",\n        \"MetricExpr\": \"PM_L1_DCACHE_RELOAD_VALID * 100 / PM_LD_MISS_L1\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_miss_reloads_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 dL1_Reloads from Distant L2 or L3 (Modified)\",\n        \"MetricExpr\": \"PM_DATA_FROM_DL2L3_MOD * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_dl2l3_mod_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 dL1_Reloads from Distant L2 or L3 (Shared)\",\n        \"MetricExpr\": \"PM_DATA_FROM_DL2L3_SHR * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_dl2l3_shr_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 dL1_Reloads from Distant L4\",\n        \"MetricExpr\": \"PM_DATA_FROM_DL4 * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_dl4_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 dL1_Reloads from Distant Memory\",\n        \"MetricExpr\": \"PM_DATA_FROM_DMEM * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_dmem_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 reloads from Private L2, other core\",\n        \"MetricExpr\": \"PM_DATA_FROM_L21_MOD * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_l21_mod_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 reloads from Private L2, other core\",\n        \"MetricExpr\": \"PM_DATA_FROM_L21_SHR * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_l21_shr_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of DL1 reloads from L2 with a Load-Hit-Store conflict\",\n        \"MetricExpr\": \"PM_DATA_FROM_L2_DISP_CONFLICT_LDHITST * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_l2_lhs_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of DL1 reloads from L2 with no conflicts\",\n        \"MetricExpr\": \"PM_DATA_FROM_L2_NO_CONFLICT * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_l2_no_conflict_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of DL1 reloads from L2 with some conflict other than Load-Hit-Store\",\n        \"MetricExpr\": \"PM_DATA_FROM_L2_DISP_CONFLICT_OTHER * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_l2_other_conflict_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 reloads from L2\",\n        \"MetricExpr\": \"PM_DATA_FROM_L2 * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_l2_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 reloads from Private L3, other core\",\n        \"MetricExpr\": \"PM_DATA_FROM_L31_MOD * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_l31_mod_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 reloads from Private L3, other core\",\n        \"MetricExpr\": \"PM_DATA_FROM_L31_SHR * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_l31_shr_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of DL1 reloads from L3 where the load collided with a pending prefetch\",\n        \"MetricExpr\": \"PM_DATA_FROM_L3_DISP_CONFLICT * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_l3_conflict_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of L3 load hits per instruction where the line was brought into the L3 by a prefetch operation\",\n        \"MetricExpr\": \"PM_DATA_FROM_L3_MEPF * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_l3_mepf_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of DL1 reloads from L3 without conflicts\",\n        \"MetricExpr\": \"PM_DATA_FROM_L3_NO_CONFLICT * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_l3_no_conflict_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 Reloads from L3\",\n        \"MetricExpr\": \"PM_DATA_FROM_L3 * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_l3_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 dL1_Reloads from Local L4\",\n        \"MetricExpr\": \"PM_DATA_FROM_LL4 * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_ll4_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 dL1_Reloads from Local Memory\",\n        \"MetricExpr\": \"PM_DATA_FROM_LMEM * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_lmem_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 dL1_Reloads from Remote L2 or L3 (Modified)\",\n        \"MetricExpr\": \"PM_DATA_FROM_RL2L3_MOD * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_rl2l3_mod_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 dL1_Reloads from Remote L2 or L3 (Shared)\",\n        \"MetricExpr\": \"PM_DATA_FROM_RL2L3_SHR * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_rl2l3_shr_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 dL1_Reloads from Remote L4\",\n        \"MetricExpr\": \"PM_DATA_FROM_RL4 * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_rl4_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 dL1_Reloads from Remote Memory\",\n        \"MetricExpr\": \"PM_DATA_FROM_RMEM * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricGroup\": \"dl1_reloads_percent_per_ref\",\n        \"MetricName\": \"dl1_reload_from_rmem_percent\"\n    },\n    {\n        \"BriefDescription\": \"dL1 miss portion of CPI\",\n        \"MetricExpr\": \"( (PM_CMPLU_STALL_DCACHE_MISS / PM_RUN_INST_CMPL)/  (PM_RUN_CYC / PM_RUN_INST_CMPL))  * 100\",\n        \"MetricGroup\": \"estimated_dcache_miss_cpi\",\n        \"MetricName\": \"dcache_miss_cpi_percent\"\n    },\n    {\n        \"BriefDescription\": \"estimate of dl2l3 distant MOD miss rates with measured DL2L3 MOD latency as a %of dcache miss cpi\",\n        \"MetricExpr\": \"(((PM_DATA_FROM_DL2L3_MOD / PM_RUN_INST_CMPL) * (PM_MRK_DATA_FROM_DL2L3_MOD_CYC/ PM_MRK_DATA_FROM_DL2L3_MOD)) / (PM_CMPLU_STALL_DCACHE_MISS / PM_RUN_INST_CMPL)) *100\",\n        \"MetricGroup\": \"estimated_dcache_miss_cpi\",\n        \"MetricName\": \"dl2l3_mod_cpi_percent\"\n    },\n    {\n        \"BriefDescription\": \"estimate of dl2l3 distant SHR miss rates with measured DL2L3 SHR latency as a %of dcache miss cpi\",\n        \"MetricExpr\": \"(((PM_DATA_FROM_DL2L3_SHR / PM_RUN_INST_CMPL) * (PM_MRK_DATA_FROM_DL2L3_SHR_CYC/ PM_MRK_DATA_FROM_DL2L3_SHR)) / (PM_CMPLU_STALL_DCACHE_MISS / PM_RUN_INST_CMPL)) *100\",\n        \"MetricGroup\": \"estimated_dcache_miss_cpi\",\n        \"MetricName\": \"dl2l3_shr_cpi_percent\"\n    },\n    {\n        \"BriefDescription\": \"estimate of distant L4 miss rates with measured DL4 latency as a %of dcache miss cpi\",\n        \"MetricExpr\": \"(((PM_DATA_FROM_DL4 / PM_RUN_INST_CMPL) * (PM_MRK_DATA_FROM_DL4_CYC/ PM_MRK_DATA_FROM_DL4)) / (PM_CMPLU_STALL_DCACHE_MISS / PM_RUN_INST_CMPL)) *100\",\n        \"MetricGroup\": \"estimated_dcache_miss_cpi\",\n        \"MetricName\": \"dl4_cpi_percent\"\n    },\n    {\n        \"BriefDescription\": \"estimate of distant memory miss rates with measured DMEM latency as a %of dcache miss cpi\",\n        \"MetricExpr\": \"(((PM_DATA_FROM_DMEM / PM_RUN_INST_CMPL) * (PM_MRK_DATA_FROM_DMEM_CYC/ PM_MRK_DATA_FROM_DMEM)) / (PM_CMPLU_STALL_DCACHE_MISS / PM_RUN_INST_CMPL)) *100\",\n        \"MetricGroup\": \"estimated_dcache_miss_cpi\",\n        \"MetricName\": \"dmem_cpi_percent\"\n    },\n    {\n        \"BriefDescription\": \"estimate of dl21 MOD miss rates with measured L21 MOD latency as a %of dcache miss cpi\",\n        \"MetricExpr\": \"(((PM_DATA_FROM_L21_MOD / PM_RUN_INST_CMPL) * (PM_MRK_DATA_FROM_L21_MOD_CYC/ PM_MRK_DATA_FROM_L21_MOD)) / (PM_CMPLU_STALL_DCACHE_MISS / PM_RUN_INST_CMPL)) *100\",\n        \"MetricGroup\": \"estimated_dcache_miss_cpi\",\n        \"MetricName\": \"l21_mod_cpi_percent\"\n    },\n    {\n        \"BriefDescription\": \"estimate of dl21 SHR miss rates with measured L21 SHR latency as a %of dcache miss cpi\",\n        \"MetricExpr\": \"(((PM_DATA_FROM_L21_SHR / PM_RUN_INST_CMPL) * (PM_MRK_DATA_FROM_L21_SHR_CYC/ PM_MRK_DATA_FROM_L21_SHR)) / (PM_CMPLU_STALL_DCACHE_MISS / PM_RUN_INST_CMPL)) *100\",\n        \"MetricGroup\": \"estimated_dcache_miss_cpi\",\n        \"MetricName\": \"l21_shr_cpi_percent\"\n    },\n    {\n        \"BriefDescription\": \"estimate of dl2 miss rates with measured L2 latency as a %of dcache miss cpi\",\n        \"MetricExpr\": \"(((PM_DATA_FROM_L2  / PM_RUN_INST_CMPL) * (PM_MRK_DATA_FROM_L2_CYC/ PM_MRK_DATA_FROM_L2)) / (PM_CMPLU_STALL_DCACHE_MISS / PM_RUN_INST_CMPL) ) *100\",\n        \"MetricGroup\": \"estimated_dcache_miss_cpi\",\n        \"MetricName\": \"l2_cpi_percent\"\n    },\n    {\n        \"BriefDescription\": \"estimate of dl31 MOD miss rates with measured L31 MOD latency as a %of dcache miss cpi\",\n        \"MetricExpr\": \"(((PM_DATA_FROM_L31_MOD / PM_RUN_INST_CMPL) * (PM_MRK_DATA_FROM_L31_MOD_CYC/ PM_MRK_DATA_FROM_L31_MOD)) / (PM_CMPLU_STALL_DCACHE_MISS / PM_RUN_INST_CMPL)) *100\",\n        \"MetricGroup\": \"estimated_dcache_miss_cpi\",\n        \"MetricName\": \"l31_mod_cpi_percent\"\n    },\n    {\n        \"BriefDescription\": \"estimate of dl31 SHR miss rates with measured L31 SHR latency as a %of dcache miss cpi\",\n        \"MetricExpr\": \"(((PM_DATA_FROM_L31_SHR / PM_RUN_INST_CMPL) * (PM_MRK_DATA_FROM_L31_SHR_CYC/ PM_MRK_DATA_FROM_L31_SHR)) / (PM_CMPLU_STALL_DCACHE_MISS / PM_RUN_INST_CMPL)) *100\",\n        \"MetricGroup\": \"estimated_dcache_miss_cpi\",\n        \"MetricName\": \"l31_shr_cpi_percent\"\n    },\n    {\n        \"BriefDescription\": \"estimate of dl3 miss rates with measured L3 latency as a % of dcache miss cpi\",\n        \"MetricExpr\": \"(((PM_DATA_FROM_L3  / PM_RUN_INST_CMPL) * (PM_MRK_DATA_FROM_L3_CYC/ PM_MRK_DATA_FROM_L3)) / (PM_CMPLU_STALL_DCACHE_MISS / PM_RUN_INST_CMPL)) * 100\",\n        \"MetricGroup\": \"estimated_dcache_miss_cpi\",\n        \"MetricName\": \"l3_cpi_percent\"\n    },\n    {\n        \"BriefDescription\": \"estimate of Local L4 miss rates with measured LL4 latency as a %of dcache miss cpi\",\n        \"MetricExpr\": \"(((PM_DATA_FROM_LL4 / PM_RUN_INST_CMPL) * (PM_MRK_DATA_FROM_LL4_CYC/ PM_MRK_DATA_FROM_LL4)) / (PM_CMPLU_STALL_DCACHE_MISS / PM_RUN_INST_CMPL)) *100\",\n        \"MetricGroup\": \"estimated_dcache_miss_cpi\",\n        \"MetricName\": \"ll4_cpi_percent\"\n    },\n    {\n        \"BriefDescription\": \"estimate of Local memory miss rates with measured LMEM latency as a %of dcache miss cpi\",\n        \"MetricExpr\": \"(((PM_DATA_FROM_LMEM / PM_RUN_INST_CMPL) * (PM_MRK_DATA_FROM_LMEM_CYC/ PM_MRK_DATA_FROM_LMEM)) / (PM_CMPLU_STALL_DCACHE_MISS / PM_RUN_INST_CMPL)) *100\",\n        \"MetricGroup\": \"estimated_dcache_miss_cpi\",\n        \"MetricName\": \"lmem_cpi_percent\"\n    },\n    {\n        \"BriefDescription\": \"estimate of dl2l3 remote MOD miss rates with measured RL2L3 MOD latency as a %of dcache miss cpi\",\n        \"MetricExpr\": \"(((PM_DATA_FROM_RL2L3_MOD / PM_RUN_INST_CMPL) * (PM_MRK_DATA_FROM_RL2L3_MOD_CYC/ PM_MRK_DATA_FROM_RL2L3_MOD)) / (PM_CMPLU_STALL_DCACHE_MISS / PM_RUN_INST_CMPL)) *100\",\n        \"MetricGroup\": \"estimated_dcache_miss_cpi\",\n        \"MetricName\": \"rl2l3_mod_cpi_percent\"\n    },\n    {\n        \"BriefDescription\": \"estimate of dl2l3 shared miss rates with measured RL2L3 SHR latency as a %of dcache miss cpi\",\n        \"MetricExpr\": \"(((PM_DATA_FROM_RL2L3_SHR / PM_RUN_INST_CMPL) * (PM_MRK_DATA_FROM_RL2L3_SHR_CYC/ PM_MRK_DATA_FROM_RL2L3_SHR)) / (PM_CMPLU_STALL_DCACHE_MISS / PM_RUN_INST_CMPL)) * 100\",\n        \"MetricGroup\": \"estimated_dcache_miss_cpi\",\n        \"MetricName\": \"rl2l3_shr_cpi_percent\"\n    },\n    {\n        \"BriefDescription\": \"estimate of remote L4 miss rates with measured RL4 latency as a %of dcache miss cpi\",\n        \"MetricExpr\": \"(((PM_DATA_FROM_RL4 / PM_RUN_INST_CMPL) * (PM_MRK_DATA_FROM_RL4_CYC/ PM_MRK_DATA_FROM_RL4)) / (PM_CMPLU_STALL_DCACHE_MISS / PM_RUN_INST_CMPL)) *100\",\n        \"MetricGroup\": \"estimated_dcache_miss_cpi\",\n        \"MetricName\": \"rl4_cpi_percent\"\n    },\n    {\n        \"BriefDescription\": \"estimate of remote memory miss rates with measured RMEM latency as a %of dcache miss cpi\",\n        \"MetricExpr\": \"(((PM_DATA_FROM_RMEM / PM_RUN_INST_CMPL) * (PM_MRK_DATA_FROM_RMEM_CYC/ PM_MRK_DATA_FROM_RMEM)) / (PM_CMPLU_STALL_DCACHE_MISS / PM_RUN_INST_CMPL)) *100\",\n        \"MetricGroup\": \"estimated_dcache_miss_cpi\",\n        \"MetricName\": \"rmem_cpi_percent\"\n    },\n    {\n        \"BriefDescription\": \"Branch Mispredict flushes per instruction\",\n        \"MetricExpr\": \"PM_FLUSH_BR_MPRED / PM_RUN_INST_CMPL * 100\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"br_mpred_flush_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Cycles per instruction\",\n        \"MetricExpr\": \"PM_CYC / PM_INST_CMPL\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"cpi\"\n    },\n    {\n        \"BriefDescription\": \"Percentage Cycles a group completed\",\n        \"MetricExpr\": \"PM_GRP_CMPL / PM_CYC * 100\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"cyc_grp_completed_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percentage Cycles a group dispatched\",\n        \"MetricExpr\": \"PM_1PLUS_PPC_DISP / PM_CYC * 100\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"cyc_grp_dispatched_percent\"\n    },\n    {\n        \"BriefDescription\": \"Cycles per group\",\n        \"MetricExpr\": \"PM_CYC / PM_1PLUS_PPC_CMPL\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"cyc_per_group\"\n    },\n    {\n        \"BriefDescription\": \"GCT empty cycles\",\n        \"MetricExpr\": \"(PM_FLUSH_DISP / PM_RUN_INST_CMPL) * 100\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"disp_flush_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% DTLB miss rate per inst\",\n        \"MetricExpr\": \"PM_DTLB_MISS  / PM_RUN_INST_CMPL *100\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"dtlb_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Flush rate (%)\",\n        \"MetricExpr\": \"PM_FLUSH * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"flush_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"GCT slot utilization (11 to 14) as a % of cycles this thread had at least 1 slot valid\",\n        \"MetricExpr\": \"PM_GCT_UTIL_11_14_ENTRIES / ( PM_RUN_CYC - PM_GCT_NOSLOT_CYC) * 100\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"gct_util_11to14_slots_percent\"\n    },\n    {\n        \"BriefDescription\": \"GCT slot utilization (15 to 17) as a % of cycles this thread had at least 1 slot valid\",\n        \"MetricExpr\": \"PM_GCT_UTIL_15_17_ENTRIES / ( PM_RUN_CYC - PM_GCT_NOSLOT_CYC) * 100\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"gct_util_15to17_slots_percent\"\n    },\n    {\n        \"BriefDescription\": \"GCT slot utilization 18+ as a % of cycles this thread had at least 1 slot valid\",\n        \"MetricExpr\": \"PM_GCT_UTIL_18_ENTRIES / ( PM_RUN_CYC - PM_GCT_NOSLOT_CYC) * 100\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"gct_util_18plus_slots_percent\"\n    },\n    {\n        \"BriefDescription\": \"GCT slot utilization (1 to 2) as a % of cycles this thread had at least 1 slot valid\",\n        \"MetricExpr\": \"PM_GCT_UTIL_1_2_ENTRIES /  ( PM_RUN_CYC - PM_GCT_NOSLOT_CYC) * 100\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"gct_util_1to2_slots_percent\"\n    },\n    {\n        \"BriefDescription\": \"GCT slot utilization (3 to 6) as a % of cycles this thread had at least 1 slot valid\",\n        \"MetricExpr\": \"PM_GCT_UTIL_3_6_ENTRIES / ( PM_RUN_CYC - PM_GCT_NOSLOT_CYC) * 100\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"gct_util_3to6_slots_percent\"\n    },\n    {\n        \"BriefDescription\": \"GCT slot utilization (7 to 10) as a % of cycles this thread had at least 1 slot valid\",\n        \"MetricExpr\": \"PM_GCT_UTIL_7_10_ENTRIES / ( PM_RUN_CYC - PM_GCT_NOSLOT_CYC) * 100\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"gct_util_7to10_slots_percent\"\n    },\n    {\n        \"BriefDescription\": \"Avg. group size\",\n        \"MetricExpr\": \"PM_INST_CMPL / PM_1PLUS_PPC_CMPL\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"group_size\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per group\",\n        \"MetricExpr\": \"PM_INST_CMPL / PM_1PLUS_PPC_CMPL\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"inst_per_group\"\n    },\n    {\n        \"BriefDescription\": \"Instructions per cycles\",\n        \"MetricExpr\": \"PM_INST_CMPL / PM_CYC\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"ipc\"\n    },\n    {\n        \"BriefDescription\": \"% ITLB miss rate per inst\",\n        \"MetricExpr\": \"PM_ITLB_MISS  / PM_RUN_INST_CMPL *100\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"itlb_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of L1 load misses per L1 load ref\",\n        \"MetricExpr\": \"PM_LD_MISS_L1 / PM_LD_REF_L1 * 100\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"l1_ld_miss_ratio_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of L1 store misses per run instruction\",\n        \"MetricExpr\": \"PM_ST_MISS_L1 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"l1_st_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of L1 store misses per L1 store ref\",\n        \"MetricExpr\": \"PM_ST_MISS_L1 / PM_ST_FIN  * 100\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"l1_st_miss_ratio_percent\"\n    },\n    {\n        \"BriefDescription\": \"L2 Instruction Miss Rate (per instruction)(%)\",\n        \"MetricExpr\": \"PM_INST_FROM_L2MISS * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"l2_inst_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"L2 dmand  Load Miss Rate (per run instruction)(%)\",\n        \"MetricExpr\": \"PM_DATA_FROM_L2MISS * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"l2_ld_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"L2 PTEG Miss Rate (per run instruction)(%)\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_L2MISS * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"l2_pteg_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of L2 store misses per run instruction\",\n        \"MetricExpr\": \"PM_ST_MISS_L1 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"l2_st_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"L3 Instruction Miss Rate (per instruction)(%)\",\n        \"MetricExpr\": \"PM_INST_FROM_L3MISS * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"l3_inst_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"L3 demand Load Miss Rate (per run instruction)(%)\",\n        \"MetricExpr\": \"PM_DATA_FROM_L3MISS * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"l3_ld_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"L3 PTEG Miss Rate (per run instruction)(%)\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_L3MISS * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"l3_pteg_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Run cycles per cycle\",\n        \"MetricExpr\": \"PM_RUN_CYC / PM_CYC*100\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"run_cycles_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of cycles spent in SMT2 Mode\",\n        \"MetricExpr\": \"(PM_RUN_CYC_SMT2_MODE/PM_RUN_CYC) * 100\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"smt2_cycles_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of cycles spent in SMT4 Mode\",\n        \"MetricExpr\": \"(PM_RUN_CYC_SMT4_MODE/PM_RUN_CYC) * 100\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"smt4_cycles_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of cycles spent in SMT8 Mode\",\n        \"MetricExpr\": \"(PM_RUN_CYC_SMT8_MODE/PM_RUN_CYC) * 100\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"smt8_cycles_percent\"\n    },\n    {\n        \"BriefDescription\": \"IPC of all instructions completed by the core while this thread was stalled\",\n        \"MetricExpr\": \"PM_CMPLU_STALL_OTHER_CMPL/PM_RUN_CYC\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"smt_benefit\"\n    },\n    {\n        \"BriefDescription\": \"Instruction dispatch-to-completion ratio\",\n        \"MetricExpr\": \"PM_INST_DISP / PM_INST_CMPL\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"speculation\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of cycles spent in Single Thread Mode\",\n        \"MetricExpr\": \"(PM_RUN_CYC_ST_MODE/PM_RUN_CYC) * 100\",\n        \"MetricGroup\": \"general\",\n        \"MetricName\": \"st_cycles_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Distant L2 or L3 (Modified) per Inst\",\n        \"MetricExpr\": \"PM_INST_FROM_DL2L3_MOD * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_misses_percent_per_inst\",\n        \"MetricName\": \"inst_from_dl2l3_mod_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Distant L2 or L3 (Shared) per Inst\",\n        \"MetricExpr\": \"PM_INST_FROM_DL2L3_SHR * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_misses_percent_per_inst\",\n        \"MetricName\": \"inst_from_dl2l3_shr_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Distant L4 per Inst\",\n        \"MetricExpr\": \"PM_INST_FROM_DL4 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_misses_percent_per_inst\",\n        \"MetricName\": \"inst_from_dl4_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Distant Memory per Inst\",\n        \"MetricExpr\": \"PM_INST_FROM_DMEM * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_misses_percent_per_inst\",\n        \"MetricName\": \"inst_from_dmem_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Private L2, other core per Inst\",\n        \"MetricExpr\": \"PM_INST_FROM_L21_MOD * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_misses_percent_per_inst\",\n        \"MetricName\": \"inst_from_l21_mod_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Private L2, other core per Inst\",\n        \"MetricExpr\": \"PM_INST_FROM_L21_SHR * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_misses_percent_per_inst\",\n        \"MetricName\": \"inst_from_l21_shr_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from L2 per Inst\",\n        \"MetricExpr\": \"PM_INST_FROM_L2 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_misses_percent_per_inst\",\n        \"MetricName\": \"inst_from_l2_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Private L3, other core per Inst\",\n        \"MetricExpr\": \"PM_INST_FROM_L31_MOD * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_misses_percent_per_inst\",\n        \"MetricName\": \"inst_from_l31_mod_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Private L3 other core per Inst\",\n        \"MetricExpr\": \"PM_INST_FROM_L31_SHR * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_misses_percent_per_inst\",\n        \"MetricName\": \"inst_from_l31_shr_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from L3 per Inst\",\n        \"MetricExpr\": \"PM_INST_FROM_L3 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_misses_percent_per_inst\",\n        \"MetricName\": \"inst_from_l3_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Local L4 per Inst\",\n        \"MetricExpr\": \"PM_INST_FROM_LL4 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_misses_percent_per_inst\",\n        \"MetricName\": \"inst_from_ll4_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Local Memory per Inst\",\n        \"MetricExpr\": \"PM_INST_FROM_LMEM * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_misses_percent_per_inst\",\n        \"MetricName\": \"inst_from_lmem_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Remote L2 or L3 (Modified) per Inst\",\n        \"MetricExpr\": \"PM_INST_FROM_RL2L3_MOD * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_misses_percent_per_inst\",\n        \"MetricName\": \"inst_from_rl2l3_mod_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Remote L2 or L3 (Shared) per Inst\",\n        \"MetricExpr\": \"PM_INST_FROM_RL2L3_SHR * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_misses_percent_per_inst\",\n        \"MetricName\": \"inst_from_rl2l3_shr_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Remote L4 per Inst\",\n        \"MetricExpr\": \"PM_INST_FROM_RL4 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_misses_percent_per_inst\",\n        \"MetricName\": \"inst_from_rl4_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Remote Memory per Inst\",\n        \"MetricExpr\": \"PM_INST_FROM_RMEM * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_misses_percent_per_inst\",\n        \"MetricName\": \"inst_from_rmem_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Instruction Cache Miss Rate (Per run Instruction)(%)\",\n        \"MetricExpr\": \"PM_L1_ICACHE_MISS * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_misses_percent_per_inst\",\n        \"MetricName\": \"l1_inst_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% Branches per instruction\",\n        \"MetricExpr\": \"PM_BRU_FIN / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_mix\",\n        \"MetricName\": \"branches_per_inst\"\n    },\n    {\n        \"BriefDescription\": \"Total Fixed point operations\",\n        \"MetricExpr\": \"(PM_FXU0_FIN + PM_FXU1_FIN)/PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_mix\",\n        \"MetricName\": \"fixed_per_inst\"\n    },\n    {\n        \"BriefDescription\": \"FXU0 balance\",\n        \"MetricExpr\": \"PM_FXU0_FIN / (PM_FXU0_FIN + PM_FXU1_FIN)\",\n        \"MetricGroup\": \"instruction_mix\",\n        \"MetricName\": \"fxu0_balance\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of cycles that FXU0 is in use\",\n        \"MetricExpr\": \"PM_FXU0_FIN / PM_RUN_CYC\",\n        \"MetricGroup\": \"instruction_mix\",\n        \"MetricName\": \"fxu0_fin\"\n    },\n    {\n        \"BriefDescription\": \"FXU0 only Busy\",\n        \"MetricExpr\": \"PM_FXU0_BUSY_FXU1_IDLE / PM_CYC\",\n        \"MetricGroup\": \"instruction_mix\",\n        \"MetricName\": \"fxu0_only_busy\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of cycles that FXU1 is in use\",\n        \"MetricExpr\": \"PM_FXU1_FIN / PM_RUN_CYC\",\n        \"MetricGroup\": \"instruction_mix\",\n        \"MetricName\": \"fxu1_fin\"\n    },\n    {\n        \"BriefDescription\": \"FXU1 only Busy\",\n        \"MetricExpr\": \"PM_FXU1_BUSY_FXU0_IDLE / PM_CYC\",\n        \"MetricGroup\": \"instruction_mix\",\n        \"MetricName\": \"fxu1_only_busy\"\n    },\n    {\n        \"BriefDescription\": \"Both FXU Busy\",\n        \"MetricExpr\": \"PM_FXU_BUSY / PM_CYC\",\n        \"MetricGroup\": \"instruction_mix\",\n        \"MetricName\": \"fxu_both_busy\"\n    },\n    {\n        \"BriefDescription\": \"Both FXU Idle\",\n        \"MetricExpr\": \"PM_FXU_IDLE / PM_CYC\",\n        \"MetricGroup\": \"instruction_mix\",\n        \"MetricName\": \"fxu_both_idle\"\n    },\n    {\n        \"BriefDescription\": \"PCT instruction loads\",\n        \"MetricExpr\": \"PM_LD_REF_L1 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_mix\",\n        \"MetricName\": \"loads_per_inst\"\n    },\n    {\n        \"BriefDescription\": \"PCT instruction stores\",\n        \"MetricExpr\": \"PM_ST_FIN  / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"instruction_mix\",\n        \"MetricName\": \"stores_per_inst\"\n    },\n    {\n        \"BriefDescription\": \"Icache Fetchs per Icache Miss\",\n        \"MetricExpr\": \"(PM_L1_ICACHE_MISS - PM_IC_PREF_WRITE) / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"icache_miss_reload\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads due to prefetch\",\n        \"MetricExpr\": \"PM_IC_PREF_WRITE * 100 / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"icache_pref_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Distant L2 or L3 (Modified)\",\n        \"MetricExpr\": \"PM_INST_FROM_DL2L3_MOD * 100 / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"inst_from_dl2l3_mod_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Distant L2 or L3 (Shared)\",\n        \"MetricExpr\": \"PM_INST_FROM_DL2L3_SHR * 100 / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"inst_from_dl2l3_shr_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Distant L4\",\n        \"MetricExpr\": \"PM_INST_FROM_DL4 * 100 / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"inst_from_dl4_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Distant Memory\",\n        \"MetricExpr\": \"PM_INST_FROM_DMEM * 100 / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"inst_from_dmem_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Private L2, other core\",\n        \"MetricExpr\": \"PM_INST_FROM_L21_MOD * 100 / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"inst_from_l21_mod_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Private L2, other core\",\n        \"MetricExpr\": \"PM_INST_FROM_L21_SHR * 100 / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"inst_from_l21_shr_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from L2\",\n        \"MetricExpr\": \"PM_INST_FROM_L2 * 100 / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"inst_from_l2_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Private L3, other core\",\n        \"MetricExpr\": \"PM_INST_FROM_L31_MOD * 100 / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"inst_from_l31_mod_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Private L3, other core\",\n        \"MetricExpr\": \"PM_INST_FROM_L31_SHR * 100 / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"inst_from_l31_shr_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from L3\",\n        \"MetricExpr\": \"PM_INST_FROM_L3 * 100 / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"inst_from_l3_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Local L4\",\n        \"MetricExpr\": \"PM_INST_FROM_LL4 * 100 / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"inst_from_ll4_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Local Memory\",\n        \"MetricExpr\": \"PM_INST_FROM_LMEM * 100 / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"inst_from_lmem_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Remote L2 or L3 (Modified)\",\n        \"MetricExpr\": \"PM_INST_FROM_RL2L3_MOD * 100 / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"inst_from_rl2l3_mod_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Remote L2 or L3 (Shared)\",\n        \"MetricExpr\": \"PM_INST_FROM_RL2L3_SHR * 100 / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"inst_from_rl2l3_shr_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Remote L4\",\n        \"MetricExpr\": \"PM_INST_FROM_RL4 * 100 / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"inst_from_rl4_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of ICache reloads from Remote Memory\",\n        \"MetricExpr\": \"PM_INST_FROM_RMEM * 100 / PM_L1_ICACHE_MISS\",\n        \"MetricGroup\": \"instruction_stats_percent_per_ref\",\n        \"MetricName\": \"inst_from_rmem_percent\"\n    },\n    {\n        \"BriefDescription\": \"Average number of stores that gather in the store buffer before being sent to an L2 RC machine\",\n        \"MetricExpr\": \"PM_ST_CMPL / (PM_L2_ST / 2)\",\n        \"MetricGroup\": \"l2_stats\",\n        \"MetricName\": \"avg_stores_gathered\"\n    },\n    {\n        \"BriefDescription\": \"L2  Store misses  as a % of total L2  Store dispatches (per thread)\",\n        \"MetricExpr\": \"PM_L2_ST_MISS /  PM_L2_ST * 100\",\n        \"MetricGroup\": \"l2_stats\",\n        \"MetricName\": \"l2_st_miss_ratio_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of L2 store misses per drained store.  A drained store may contain multiple individual stores if they target the same line\",\n        \"MetricExpr\": \"PM_L2_ST_MISS / (PM_L2_ST / 2)\",\n        \"MetricGroup\": \"l2_stats\",\n        \"MetricName\": \"l2_store_miss_ratio_percent\"\n    },\n    {\n        \"BriefDescription\": \"average L1 miss latency using marked events\",\n        \"MetricExpr\": \"PM_MRK_LD_MISS_L1_CYC  /  PM_MRK_LD_MISS_L1\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"average_dl1miss_latency\"\n    },\n    {\n        \"BriefDescription\": \"Average icache miss latency\",\n        \"MetricExpr\": \"(PM_IC_DEMAND_CYC /  PM_IC_DEMAND_REQ)\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"average_il1_miss_latency\"\n    },\n    {\n        \"BriefDescription\": \"average service time for SYNC\",\n        \"MetricExpr\": \"PM_LSU_SRQ_SYNC_CYC / PM_LSU_SRQ_SYNC\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"average_sync_cyc\"\n    },\n    {\n        \"BriefDescription\": \"Cycles LMQ slot0 was active on an average\",\n        \"MetricExpr\": \"PM_LSU_LMQ_S0_VALID  / PM_LSU_LMQ_S0_ALLOC\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"avg_lmq_life_time\"\n    },\n    {\n        \"BriefDescription\": \"Average number of cycles LRQ stays active for one load.  Slot 0 is VALID ONLY FOR EVEN THREADS\",\n        \"MetricExpr\": \"PM_LSU_LRQ_S0_VALID  / PM_LSU_LRQ_S0_ALLOC\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"avg_lrq_life_time_even\"\n    },\n    {\n        \"BriefDescription\": \"Average number of cycles LRQ stays active for one load.  Slot 43 is valid ONLY FOR ODD THREADS\",\n        \"MetricExpr\": \"PM_LSU_LRQ_S43_VALID  / PM_LSU_LRQ_S43_ALLOC\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"avg_lrq_life_time_odd\"\n    },\n    {\n        \"BriefDescription\": \"Average number of cycles SRQ stays active for one load.  Slot 0 is VALID ONLY FOR EVEN THREADS\",\n        \"MetricExpr\": \"PM_LSU_SRQ_S0_VALID  / PM_LSU_SRQ_S0_ALLOC\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"avg_srq_life_time_even\"\n    },\n    {\n        \"BriefDescription\": \"Average number of cycles SRQ stays active for one load.  Slot 39 is valid ONLY FOR ODD THREADS\",\n        \"MetricExpr\": \"PM_LSU_SRQ_S39_VALID  / PM_LSU_SRQ_S39_ALLOC\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"avg_srq_life_time_odd\"\n    },\n    {\n        \"BriefDescription\": \"Marked background kill latency, measured in L2\",\n        \"MetricExpr\": \"PM_MRK_FAB_RSP_BKILL_CYC / PM_MRK_FAB_RSP_BKILL\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"bkill_latency\"\n    },\n    {\n        \"BriefDescription\": \"Marked dclaim latency, measured in L2\",\n        \"MetricExpr\": \"PM_MRK_FAB_RSP_DCLAIM_CYC / PM_MRK_FAB_RSP_DCLAIM\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"dclaim_latency\"\n    },\n    {\n        \"BriefDescription\": \"Marked L2L3 remote Load latency\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_DL2L3_MOD_CYC/ PM_MRK_DATA_FROM_DL2L3_MOD\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"dl2l3_mod_latency\"\n    },\n    {\n        \"BriefDescription\": \"Marked L2L3 distant Load latency\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_DL2L3_SHR_CYC/ PM_MRK_DATA_FROM_DL2L3_SHR\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"dl2l3_shr_latency\"\n    },\n    {\n        \"BriefDescription\": \"Distant L4 average load latency\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_DL4_CYC/ PM_MRK_DATA_FROM_DL4\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"dl4_latency\"\n    },\n    {\n        \"BriefDescription\": \"Marked Dmem Load latency\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_DMEM_CYC/ PM_MRK_DATA_FROM_DMEM\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"dmem_latency\"\n    },\n    {\n        \"BriefDescription\": \"estimated exposed miss latency for dL1 misses, ie load miss when we were NTC\",\n        \"MetricExpr\": \"PM_MRK_LD_MISS_EXPOSED_CYC  /  PM_MRK_LD_MISS_EXPOSED\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"exposed_dl1miss_latency\"\n    },\n    {\n        \"BriefDescription\": \"Average load latency for all marked demand loads that came from L2.1 in the M state\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_L21_MOD_CYC/ PM_MRK_DATA_FROM_L21_MOD\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"l21_mod_latency\"\n    },\n    {\n        \"BriefDescription\": \"Average load latency for all marked demand loads that came from L2.1 in the S state\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_L21_SHR_CYC/ PM_MRK_DATA_FROM_L21_SHR\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"l21_shr_latency\"\n    },\n    {\n        \"BriefDescription\": \"Average load latency for all marked demand loads that came from the L2 and suffered a conflict at RC machine dispatch time due to load-hit-store\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_L2_DISP_CONFLICT_LDHITST_CYC/ PM_MRK_DATA_FROM_L2_DISP_CONFLICT_LDHITST\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"l2_disp_conflict_ldhitst_latency\"\n    },\n    {\n        \"BriefDescription\": \"Average load latency for all marked demand loads that came from the L2 and suffered a conflict at RC machine dispatch time NOT due load-hit-store\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_L2_DISP_CONFLICT_OTHER_CYC/ PM_MRK_DATA_FROM_L2_DISP_CONFLICT_OTHER\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"l2_disp_conflict_other_latency\"\n    },\n    {\n        \"BriefDescription\": \"Average load latency for all marked demand loads that came from the L2\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_L2_CYC/ PM_MRK_DATA_FROM_L2\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"l2_latency\"\n    },\n    {\n        \"BriefDescription\": \"Average load latency for all marked demand loads that were satisfied by lines prefetched into the L3.  This information is forwarded from the L3\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_L2_MEPF_CYC/ PM_MRK_DATA_FROM_L2\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"l2_mepf_latency\"\n    },\n    {\n        \"BriefDescription\": \"Average load latency for all marked demand loads that came from the L2 and suffered no conflicts\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_L2_NO_CONFLICT_CYC/ PM_MRK_DATA_FROM_L2\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"l2_no_conflict_latency\"\n    },\n    {\n        \"BriefDescription\": \"Average load latency for all marked demand loads that came from the L3 and beyond\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_L2MISS_CYC/ PM_MRK_DATA_FROM_L2MISS\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"l2miss_latency\"\n    },\n    {\n        \"BriefDescription\": \"Marked L31 Load latency\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_L31_MOD_CYC/ PM_MRK_DATA_FROM_L31_MOD\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"l31_mod_latency\"\n    },\n    {\n        \"BriefDescription\": \"Marked L31 Load latency\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_L31_SHR_CYC/ PM_MRK_DATA_FROM_L31_SHR\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"l31_shr_latency\"\n    },\n    {\n        \"BriefDescription\": \"Average load latency for all marked demand loads that came from the L3\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_L3_CYC/ PM_MRK_DATA_FROM_L3\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"l3_latency\"\n    },\n    {\n        \"BriefDescription\": \"Average load latency for all marked demand loads that came from the L3 and suffered no conflicts\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_L3_NO_CONFLICT_CYC/ PM_MRK_DATA_FROM_L2\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"l3_no_conflict_latency\"\n    },\n    {\n        \"BriefDescription\": \"Average load latency for all marked demand loads that come from beyond the L3\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_L3MISS_CYC/ PM_MRK_DATA_FROM_L3MISS\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"l3miss_latency\"\n    },\n    {\n        \"BriefDescription\": \"Average latency for marked reloads that hit in the L3 on the MEPF state.  i.e. lines that were prefetched into the L3\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_L3_MEPF_CYC/ PM_MRK_DATA_FROM_L3_MEPF\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"l3pref_latency\"\n    },\n    {\n        \"BriefDescription\": \"Local L4 average load latency\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_LL4_CYC/ PM_MRK_DATA_FROM_LL4\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"ll4_latency\"\n    },\n    {\n        \"BriefDescription\": \"Marked Lmem Load latency\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_LMEM_CYC/ PM_MRK_DATA_FROM_LMEM\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"lmem_latency\"\n    },\n    {\n        \"BriefDescription\": \"Latency for marked reloads that hit in the L2 or L3 of any other core on a different chip\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_OFF_CHIP_CACHE_CYC/ PM_MRK_DATA_FROM_OFF_CHIP_CACHE\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"off_chip_cache_latency\"\n    },\n    {\n        \"BriefDescription\": \"Latency for marked reloads that hit in the L2 or L3 of any other core on the same chip\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_ON_CHIP_CACHE_CYC/ PM_MRK_DATA_FROM_ON_CHIP_CACHE\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"on_chip_cache_latency\"\n    },\n    {\n        \"BriefDescription\": \"Marked L2L3 remote Load latency\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_RL2L3_MOD_CYC/ PM_MRK_DATA_FROM_RL2L3_MOD\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"rl2l3_mod_latency\"\n    },\n    {\n        \"BriefDescription\": \"Marked L2L3 remote Load latency\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_RL2L3_SHR_CYC/ PM_MRK_DATA_FROM_RL2L3_SHR\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"rl2l3_shr_latency\"\n    },\n    {\n        \"BriefDescription\": \"Remote L4 average load latency\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_RL4_CYC/ PM_MRK_DATA_FROM_RL4\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"rl4_latency\"\n    },\n    {\n        \"BriefDescription\": \"Marked Rmem Load latency\",\n        \"MetricExpr\": \"PM_MRK_DATA_FROM_RMEM_CYC/ PM_MRK_DATA_FROM_RMEM\",\n        \"MetricGroup\": \"latency\",\n        \"MetricName\": \"rmem_latency\"\n    },\n    {\n        \"BriefDescription\": \"ERAT miss reject ratio\",\n        \"MetricExpr\": \"PM_LSU_REJECT_ERAT_MISS * 100  / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"lsu_rejects\",\n        \"MetricName\": \"erat_reject_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"ERAT miss reject ratio\",\n        \"MetricExpr\": \"PM_LSU_REJECT_ERAT_MISS * 100  / (PM_LSU_FIN - PM_LSU_FX_FIN)\",\n        \"MetricGroup\": \"lsu_rejects\",\n        \"MetricName\": \"erat_reject_ratio_percent\"\n    },\n    {\n        \"BriefDescription\": \"LHS reject ratio\",\n        \"MetricExpr\": \"PM_LSU_REJECT_LHS *100/ PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"lsu_rejects\",\n        \"MetricName\": \"lhs_reject_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"LHS reject ratio\",\n        \"MetricExpr\": \"PM_LSU_REJECT_LHS *100/ (PM_LSU_FIN - PM_LSU_FX_FIN)\",\n        \"MetricGroup\": \"lsu_rejects\",\n        \"MetricName\": \"lhs_reject_ratio_percent\"\n    },\n    {\n        \"BriefDescription\": \"LMQ full reject ratio\",\n        \"MetricExpr\": \"PM_LSU_REJECT_LMQ_FULL * 100  / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"lsu_rejects\",\n        \"MetricName\": \"lmq_full_reject_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"ERAT miss reject ratio\",\n        \"MetricExpr\": \"PM_LSU_REJECT_LMQ_FULL * 100  / PM_LD_REF_L1\",\n        \"MetricGroup\": \"lsu_rejects\",\n        \"MetricName\": \"lmq_full_reject_ratio_percent\"\n    },\n    {\n        \"BriefDescription\": \"LSU reject ratio\",\n        \"MetricExpr\": \"PM_LSU_REJECT *100/ PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"lsu_rejects\",\n        \"MetricName\": \"lsu_reject_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"LSU reject ratio\",\n        \"MetricExpr\": \"PM_LSU_REJECT *100/ (PM_LSU_FIN - PM_LSU_FX_FIN)\",\n        \"MetricGroup\": \"lsu_rejects\",\n        \"MetricName\": \"lsu_reject_ratio_percent\"\n    },\n    {\n        \"BriefDescription\": \"Ratio of reloads from local L4 to distant L4\",\n        \"MetricExpr\": \"PM_DATA_FROM_LL4 / PM_DATA_FROM_DL4\",\n        \"MetricGroup\": \"memory\",\n        \"MetricName\": \"ld_ll4_per_ld_dmem\"\n    },\n    {\n        \"BriefDescription\": \"Ratio of reloads from local L4 to remote+distant L4\",\n        \"MetricExpr\": \"PM_DATA_FROM_LL4 / (PM_DATA_FROM_DL4 + PM_DATA_FROM_RL4)\",\n        \"MetricGroup\": \"memory\",\n        \"MetricName\": \"ld_ll4_per_ld_mem\"\n    },\n    {\n        \"BriefDescription\": \"Ratio of reloads from local L4 to remote L4\",\n        \"MetricExpr\": \"PM_DATA_FROM_LL4 / PM_DATA_FROM_RL4\",\n        \"MetricGroup\": \"memory\",\n        \"MetricName\": \"ld_ll4_per_ld_rl4\"\n    },\n    {\n        \"BriefDescription\": \"Number of loads from local memory per loads from distant memory\",\n        \"MetricExpr\": \"PM_DATA_FROM_LMEM / PM_DATA_FROM_DMEM\",\n        \"MetricGroup\": \"memory\",\n        \"MetricName\": \"ld_lmem_per_ld_dmem\"\n    },\n    {\n        \"BriefDescription\": \"Number of loads from local memory per loads from remote and distant memory\",\n        \"MetricExpr\": \"PM_DATA_FROM_LMEM / (PM_DATA_FROM_DMEM + PM_DATA_FROM_RMEM)\",\n        \"MetricGroup\": \"memory\",\n        \"MetricName\": \"ld_lmem_per_ld_mem\"\n    },\n    {\n        \"BriefDescription\": \"Number of loads from local memory per loads from remote memory\",\n        \"MetricExpr\": \"PM_DATA_FROM_LMEM / PM_DATA_FROM_RMEM\",\n        \"MetricGroup\": \"memory\",\n        \"MetricName\": \"ld_lmem_per_ld_rmem\"\n    },\n    {\n        \"BriefDescription\": \"Number of loads from remote memory per loads from distant memory\",\n        \"MetricExpr\": \"PM_DATA_FROM_RMEM / PM_DATA_FROM_DMEM\",\n        \"MetricGroup\": \"memory\",\n        \"MetricName\": \"ld_rmem_per_ld_dmem\"\n    },\n    {\n        \"BriefDescription\": \"Memory locality\",\n        \"MetricExpr\": \"(PM_DATA_FROM_LL4 + PM_DATA_FROM_LMEM) * 100/ (PM_DATA_FROM_LMEM + PM_DATA_FROM_LL4 + PM_DATA_FROM_RMEM + PM_DATA_FROM_RL4 + PM_DATA_FROM_DMEM + PM_DATA_FROM_DL4)\",\n        \"MetricGroup\": \"memory\",\n        \"MetricName\": \"mem_locality_percent\"\n    },\n    {\n        \"BriefDescription\": \"DERAT Miss Rate (per run  instruction)(%)\",\n        \"MetricExpr\": \"PM_LSU_DERAT_MISS * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_inst\",\n        \"MetricName\": \"derat_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Distant L2 or L3 (Modified) per inst\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_DL2L3_MOD * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_inst\",\n        \"MetricName\": \"pteg_from_dl2l3_mod_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Distant L2 or L3 (Shared) per inst\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_DL2L3_SHR * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_inst\",\n        \"MetricName\": \"pteg_from_dl2l3_shr_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Distant L4 per inst\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_DL4 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_inst\",\n        \"MetricName\": \"pteg_from_dl4_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Distant Memory per inst\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_DMEM * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_inst\",\n        \"MetricName\": \"pteg_from_dmem_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Private L2, other core per inst\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_L21_MOD * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_inst\",\n        \"MetricName\": \"pteg_from_l21_mod_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Private L2, other core per inst\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_L21_SHR * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_inst\",\n        \"MetricName\": \"pteg_from_l21_shr_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from L2 per inst\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_L2 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_inst\",\n        \"MetricName\": \"pteg_from_l2_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Private L3, other core per inst\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_L31_MOD * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_inst\",\n        \"MetricName\": \"pteg_from_l31_mod_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Private L3, other core per inst\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_L31_SHR * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_inst\",\n        \"MetricName\": \"pteg_from_l31_shr_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from L3 per inst\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_L3 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_inst\",\n        \"MetricName\": \"pteg_from_l3_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Local L4 per inst\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_LL4 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_inst\",\n        \"MetricName\": \"pteg_from_ll4_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Local Memory per inst\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_LMEM * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_inst\",\n        \"MetricName\": \"pteg_from_lmem_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Remote L2 or L3 (Modified) per inst\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_RL2L3_MOD * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_inst\",\n        \"MetricName\": \"pteg_from_rl2l3_mod_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Remote L2 or L3 (Shared) per inst\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_RL2L3_SHR * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_inst\",\n        \"MetricName\": \"pteg_from_rl2l3_shr_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Remote L4 per inst\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_RL4 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_inst\",\n        \"MetricName\": \"pteg_from_rl4_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Remote Memory per inst\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_RMEM * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_inst\",\n        \"MetricName\": \"pteg_from_rmem_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT misses that result in an ERAT reload\",\n        \"MetricExpr\": \"PM_DTLB_MISS * 100 / PM_LSU_DERAT_MISS\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_ref\",\n        \"MetricName\": \"derat_miss_reload_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Distant L2 or L3 (Modified)\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_DL2L3_MOD * 100 / PM_DTLB_MISS\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_ref\",\n        \"MetricName\": \"pteg_from_dl2l3_mod_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Distant L2 or L3 (Shared)\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_DL2L3_SHR * 100 / PM_DTLB_MISS\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_ref\",\n        \"MetricName\": \"pteg_from_dl2l3_shr_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Distant L4\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_DL4 * 100 / PM_DTLB_MISS\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_ref\",\n        \"MetricName\": \"pteg_from_dl4_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Distant Memory\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_DMEM * 100 / PM_DTLB_MISS\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_ref\",\n        \"MetricName\": \"pteg_from_dmem_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Private L2, other core\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_L21_MOD * 100 / PM_DTLB_MISS\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_ref\",\n        \"MetricName\": \"pteg_from_l21_mod_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Private L2, other core\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_L21_SHR * 100 / PM_DTLB_MISS\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_ref\",\n        \"MetricName\": \"pteg_from_l21_shr_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from L2\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_L2 * 100 / PM_DTLB_MISS\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_ref\",\n        \"MetricName\": \"pteg_from_l2_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Private L3, other core\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_L31_MOD * 100 / PM_DTLB_MISS\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_ref\",\n        \"MetricName\": \"pteg_from_l31_mod_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Private L3, other core\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_L31_SHR * 100 / PM_DTLB_MISS\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_ref\",\n        \"MetricName\": \"pteg_from_l31_shr_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from L3\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_L3 * 100 / PM_DTLB_MISS\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_ref\",\n        \"MetricName\": \"pteg_from_l3_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Local L4\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_LL4 * 100 / PM_DTLB_MISS\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_ref\",\n        \"MetricName\": \"pteg_from_ll4_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Local Memory\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_LMEM * 100 / PM_DTLB_MISS\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_ref\",\n        \"MetricName\": \"pteg_from_lmem_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Remote L2 or L3 (Modified)\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_RL2L3_MOD * 100 / PM_DTLB_MISS\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_ref\",\n        \"MetricName\": \"pteg_from_rl2l3_mod_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Remote L2 or L3 (Shared)\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_RL2L3_SHR * 100 / PM_DTLB_MISS\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_ref\",\n        \"MetricName\": \"pteg_from_rl2l3_shr_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Remote L4\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_RL4 * 100 / PM_DTLB_MISS\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_ref\",\n        \"MetricName\": \"pteg_from_rl4_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DERAT reloads from Remote Memory\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_RMEM * 100 / PM_DTLB_MISS\",\n        \"MetricGroup\": \"pteg_reloads_percent_per_ref\",\n        \"MetricName\": \"pteg_from_rmem_percent\"\n    },\n    {\n        \"BriefDescription\": \"% DERAT miss ratio for 16G page per inst\",\n        \"MetricExpr\": \"100 * PM_DERAT_MISS_16G / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"translation\",\n        \"MetricName\": \"derat_16g_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"DERAT miss ratio for 16G page\",\n        \"MetricExpr\": \"PM_DERAT_MISS_16G / PM_LSU_DERAT_MISS\",\n        \"MetricGroup\": \"translation\",\n        \"MetricName\": \"derat_16g_miss_ratio\"\n    },\n    {\n        \"BriefDescription\": \"% DERAT miss rate for 16M page per inst\",\n        \"MetricExpr\": \"PM_DERAT_MISS_16M * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"translation\",\n        \"MetricName\": \"derat_16m_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"DERAT miss ratio for 16M page\",\n        \"MetricExpr\": \"PM_DERAT_MISS_16M / PM_LSU_DERAT_MISS\",\n        \"MetricGroup\": \"translation\",\n        \"MetricName\": \"derat_16m_miss_ratio\"\n    },\n    {\n        \"BriefDescription\": \"% DERAT miss rate for 4K page per inst\",\n        \"MetricExpr\": \"PM_DERAT_MISS_4K * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"translation\",\n        \"MetricName\": \"derat_4k_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"DERAT miss ratio for 4K page\",\n        \"MetricExpr\": \"PM_DERAT_MISS_4K / PM_LSU_DERAT_MISS\",\n        \"MetricGroup\": \"translation\",\n        \"MetricName\": \"derat_4k_miss_ratio\"\n    },\n    {\n        \"BriefDescription\": \"% DERAT miss ratio for 64K page per inst\",\n        \"MetricExpr\": \"PM_DERAT_MISS_64K * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"translation\",\n        \"MetricName\": \"derat_64k_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"DERAT miss ratio for 64K page\",\n        \"MetricExpr\": \"PM_DERAT_MISS_64K / PM_LSU_DERAT_MISS\",\n        \"MetricGroup\": \"translation\",\n        \"MetricName\": \"derat_64k_miss_ratio\"\n    },\n    {\n        \"BriefDescription\": \"% DSLB_Miss_Rate per inst\",\n        \"MetricExpr\": \"PM_DSLB_MISS * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"translation\",\n        \"MetricName\": \"dslb_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"% ISLB miss rate per inst\",\n        \"MetricExpr\": \"PM_ISLB_MISS * 100 / PM_RUN_INST_CMPL\",\n        \"MetricGroup\": \"translation\",\n        \"MetricName\": \"islb_miss_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of hits on any Centaur (local, remote, or distant) on either L4 or DRAM per L1 load ref\",\n        \"MetricExpr\": \"PM_DATA_FROM_MEMORY / PM_LD_REF_L1\",\n        \"MetricName\": \"any_centaur_ld_hit_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Base Completion Cycles\",\n        \"MetricExpr\": \"PM_1PLUS_PPC_CMPL / PM_RUN_INST_CMPL\",\n        \"MetricName\": \"base_completion_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Marked background kill latency, measured in L2\",\n        \"MetricExpr\": \"PM_MRK_FAB_RSP_BKILL_CYC / PM_MRK_FAB_RSP_BKILL\",\n        \"MetricName\": \"bkill_ratio_percent\"\n    },\n    {\n        \"BriefDescription\": \"cycles\",\n        \"MetricExpr\": \"PM_RUN_CYC\",\n        \"MetricName\": \"custom_secs\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of hits on a distant chip's Centaur (L4 or DRAM) per L1 load ref\",\n        \"MetricExpr\": \"(PM_DATA_FROM_DMEM + PM_DATA_FROM_DL4) / PM_LD_REF_L1\",\n        \"MetricName\": \"distant_centaur_ld_hit_ratio\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 reloads that came from the L3 and beyond\",\n        \"MetricExpr\": \"PM_DATA_FROM_L2MISS * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricName\": \"dl1_reload_from_l2_miss_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 reloads from Private L3, other core per Inst\",\n        \"MetricExpr\": \"(PM_DATA_FROM_L31_MOD + PM_DATA_FROM_L31_SHR) * 100 / PM_RUN_INST_CMPL\",\n        \"MetricName\": \"dl1_reload_from_l31_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of DL1 reloads from L3 where the lines were brought into the L3 by a prefetch operation\",\n        \"MetricExpr\": \"PM_DATA_FROM_L3_MEPF * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricName\": \"dl1_reload_from_l3_mepf_percent\"\n    },\n    {\n        \"BriefDescription\": \"% of DL1 Reloads from beyond the local L3\",\n        \"MetricExpr\": \"PM_DATA_FROM_L3MISS * 100 / PM_L1_DCACHE_RELOAD_VALID\",\n        \"MetricName\": \"dl1_reload_from_l3_miss_percent\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of hits of a line in the M (exclusive) state on the L2 or L3 of a core on a distant chip per L1 load ref\",\n        \"MetricExpr\": \"PM_DATA_FROM_DL2L3_MOD / PM_LD_REF_L1\",\n        \"MetricName\": \"dl2l3_mod_ld_hit_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of hits of a line in the S state on the L2 or L3 of a core on a distant chip per L1 load ref\",\n        \"MetricExpr\": \"PM_DATA_FROM_DL2L3_SHR / PM_LD_REF_L1\",\n        \"MetricName\": \"dl2l3_shr_ld_hit_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of hits on a distant Centaur's cache per L1 load ref\",\n        \"MetricExpr\": \"PM_DATA_FROM_DL4 / PM_LD_REF_L1\",\n        \"MetricName\": \"dl4_ld_hit_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of hits on a distant Centaur's DRAM per L1 load ref\",\n        \"MetricExpr\": \"PM_DATA_FROM_DMEM / PM_LD_REF_L1\",\n        \"MetricName\": \"dmem_ld_hit_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Rate of DERAT reloads from L2\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_L2 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricName\": \"dpteg_from_l2_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Rate of DERAT reloads from L3\",\n        \"MetricExpr\": \"PM_DPTEG_FROM_L3 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricName\": \"dpteg_from_l3_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Overhead of expansion cycles\",\n        \"MetricExpr\": \"(PM_GRP_CMPL / PM_RUN_INST_CMPL) - (PM_1PLUS_PPC_CMPL / PM_RUN_INST_CMPL)\",\n        \"MetricName\": \"expansion_overhead_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Total Fixed point operations executded in the Load/Store Unit following a load/store operation\",\n        \"MetricExpr\": \"PM_LSU_FX_FIN/PM_RUN_INST_CMPL\",\n        \"MetricName\": \"fixed_in_lsu_per_inst\"\n    },\n    {\n        \"BriefDescription\": \"GCT empty cycles\",\n        \"MetricExpr\": \"(PM_GCT_NOSLOT_CYC / PM_RUN_CYC) * 100\",\n        \"MetricName\": \"gct_empty_percent\"\n    },\n    {\n        \"BriefDescription\": \"Rate of IERAT reloads from L2\",\n        \"MetricExpr\": \"PM_IPTEG_FROM_L2 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricName\": \"ipteg_from_l2_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Rate of IERAT reloads from L3\",\n        \"MetricExpr\": \"PM_IPTEG_FROM_L3 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricName\": \"ipteg_from_l3_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Rate of IERAT reloads from local memory\",\n        \"MetricExpr\": \"PM_IPTEG_FROM_LL4 * 100 / PM_RUN_INST_CMPL\",\n        \"MetricName\": \"ipteg_from_ll4_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Rate of IERAT reloads from local memory\",\n        \"MetricExpr\": \"PM_IPTEG_FROM_LMEM * 100 / PM_RUN_INST_CMPL\",\n        \"MetricName\": \"ipteg_from_lmem_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of L1 hits per load ref\",\n        \"MetricExpr\": \"(PM_LD_REF_L1 - PM_LD_MISS_L1) / PM_LD_REF_L1\",\n        \"MetricName\": \"l1_ld_hit_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of L1 load misses per L1 load ref\",\n        \"MetricExpr\": \"PM_LD_MISS_L1 / PM_LD_REF_L1\",\n        \"MetricName\": \"l1_ld_miss_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of hits on another core's L2 on the same chip per L1 load ref\",\n        \"MetricExpr\": \"(PM_DATA_FROM_L21_MOD + PM_DATA_FROM_L21_SHR) / PM_LD_REF_L1\",\n        \"MetricName\": \"l2_1_ld_hit_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of hits of a line in the M (exclusive) state on another core's L2 on the same chip per L1 load ref\",\n        \"MetricExpr\": \"PM_DATA_FROM_L21_MOD / PM_LD_REF_L1\",\n        \"MetricName\": \"l2_1_mod_ld_hit_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of hits of a line in the S state on another core's L2 on the same chip per L1 load ref\",\n        \"MetricExpr\": \"PM_DATA_FROM_L21_SHR / PM_LD_REF_L1\",\n        \"MetricName\": \"l2_1_shr_ld_hit_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Average number of Castout machines used.  1 of 16 CO machines is sampled every L2 cycle\",\n        \"MetricExpr\": \"(PM_CO_USAGE / PM_RUN_CYC) * 16\",\n        \"MetricName\": \"l2_co_usage\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of L2 load hits per L1 load ref\",\n        \"MetricExpr\": \"PM_DATA_FROM_L2 / PM_LD_REF_L1\",\n        \"MetricName\": \"l2_ld_hit_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of L2 load misses per L1 load ref\",\n        \"MetricExpr\": \"PM_DATA_FROM_L2MISS / PM_LD_REF_L1\",\n        \"MetricName\": \"l2_ld_miss_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of L2 load hits per L1 load ref where the L2 experienced a Load-Hit-Store conflict\",\n        \"MetricExpr\": \"PM_DATA_FROM_L2_DISP_CONFLICT_LDHITST / PM_LD_REF_L1\",\n        \"MetricName\": \"l2_lhs_ld_hit_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of L2 load hits per L1 load ref where the L2 did not experience a conflict\",\n        \"MetricExpr\": \"PM_DATA_FROM_L2_NO_CONFLICT / PM_LD_REF_L1\",\n        \"MetricName\": \"l2_no_conflict_ld_hit_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of L2 load hits per L1 load ref where the L2 experienced some conflict other than Load-Hit-Store\",\n        \"MetricExpr\": \"PM_DATA_FROM_L2_DISP_CONFLICT_OTHER / PM_LD_REF_L1\",\n        \"MetricName\": \"l2_other_conflict_ld_hit_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Average number of Read/Claim machines used.  1 of 16 RC machines is sampled every L2 cycle\",\n        \"MetricExpr\": \"(PM_RC_USAGE / PM_RUN_CYC) * 16\",\n        \"MetricName\": \"l2_rc_usage\"\n    },\n    {\n        \"BriefDescription\": \"Average number of Snoop machines used.  1 of 8 SN machines is sampled every L2 cycle\",\n        \"MetricExpr\": \"(PM_SN_USAGE / PM_RUN_CYC) * 8\",\n        \"MetricName\": \"l2_sn_usage\"\n    },\n    {\n        \"BriefDescription\": \"Marked L31 Load latency\",\n        \"MetricExpr\": \"(PM_MRK_DATA_FROM_L31_SHR_CYC + PM_MRK_DATA_FROM_L31_MOD_CYC) / (PM_MRK_DATA_FROM_L31_SHR + PM_MRK_DATA_FROM_L31_MOD)\",\n        \"MetricName\": \"l31_latency\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of hits on another core's L3 on the same chip per L1 load ref\",\n        \"MetricExpr\": \"(PM_DATA_FROM_L31_MOD + PM_DATA_FROM_L31_SHR) / PM_LD_REF_L1\",\n        \"MetricName\": \"l3_1_ld_hit_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of hits of a line in the M (exclusive) state on another core's L3 on the same chip per L1 load ref\",\n        \"MetricExpr\": \"PM_DATA_FROM_L31_MOD / PM_LD_REF_L1\",\n        \"MetricName\": \"l3_1_mod_ld_hit_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of hits of a line in the S state on another core's L3 on the same chip per L1 load ref\",\n        \"MetricExpr\": \"PM_DATA_FROM_L31_SHR / PM_LD_REF_L1\",\n        \"MetricName\": \"l3_1_shr_ld_hit_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of L3 load hits per load ref where the demand load collided with a pending prefetch\",\n        \"MetricExpr\": \"PM_DATA_FROM_L3_DISP_CONFLICT / PM_LD_REF_L1\",\n        \"MetricName\": \"l3_conflict_ld_hit_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of L3 load hits per L1 load ref\",\n        \"MetricExpr\": \"PM_DATA_FROM_L3 / PM_LD_REF_L1\",\n        \"MetricName\": \"l3_ld_hit_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of L3 load misses per L1 load ref\",\n        \"MetricExpr\": \"PM_DATA_FROM_L3MISS / PM_LD_REF_L1\",\n        \"MetricName\": \"l3_ld_miss_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of L3 load hits per load ref where the L3 did not experience a conflict\",\n        \"MetricExpr\": \"PM_DATA_FROM_L3_NO_CONFLICT / PM_LD_REF_L1\",\n        \"MetricName\": \"l3_no_conflict_ld_hit_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of L3 hits on lines that were not in the MEPF state per L1 load ref\",\n        \"MetricExpr\": \"(PM_DATA_FROM_L3 - PM_DATA_FROM_L3_MEPF) / PM_LD_REF_L1\",\n        \"MetricName\": \"l3other_ld_hit_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of L3 hits on lines that were recently prefetched into the L3 (MEPF state) per L1 load ref\",\n        \"MetricExpr\": \"PM_DATA_FROM_L3_MEPF / PM_LD_REF_L1\",\n        \"MetricName\": \"l3pref_ld_hit_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of hits on a local Centaur's cache per L1 load ref\",\n        \"MetricExpr\": \"PM_DATA_FROM_LL4 / PM_LD_REF_L1\",\n        \"MetricName\": \"ll4_ld_hit_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of hits on a local Centaur's DRAM per L1 load ref\",\n        \"MetricExpr\": \"PM_DATA_FROM_LMEM / PM_LD_REF_L1\",\n        \"MetricName\": \"lmem_ld_hit_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of hits on a local Centaur (L4 or DRAM) per L1 load ref\",\n        \"MetricExpr\": \"(PM_DATA_FROM_LMEM + PM_DATA_FROM_LL4) / PM_LD_REF_L1\",\n        \"MetricName\": \"local_centaur_ld_hit_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by Other LSU Operations\",\n        \"MetricExpr\": \"(PM_CMPLU_STALL_LSU - PM_CMPLU_STALL_REJECT - PM_CMPLU_STALL_DCACHE_MISS - PM_CMPLU_STALL_STORE) / (PM_LD_REF_L1 - PM_LD_MISS_L1)\",\n        \"MetricName\": \"lsu_stall_avg_cyc_per_l1hit_stfw\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of hits on another core's L2 or L3 on a different chip (remote or distant) per L1 load ref\",\n        \"MetricExpr\": \"PM_DATA_FROM_OFF_CHIP_CACHE / PM_LD_REF_L1\",\n        \"MetricName\": \"off_chip_cache_ld_hit_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of hits on another core's L2 or L3 on the same chip per L1 load ref\",\n        \"MetricExpr\": \"PM_DATA_FROM_ON_CHIP_CACHE / PM_LD_REF_L1\",\n        \"MetricName\": \"on_chip_cache_ld_hit_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of hits on a remote chip's Centaur (L4 or DRAM) per L1 load ref\",\n        \"MetricExpr\": \"(PM_DATA_FROM_RMEM + PM_DATA_FROM_RL4) / PM_LD_REF_L1\",\n        \"MetricName\": \"remote_centaur_ld_hit_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Percent of all FXU/VSU instructions that got rejected because of unavailable resources or facilities\",\n        \"MetricExpr\": \"PM_ISU_REJECT_RES_NA *100/ PM_RUN_INST_CMPL\",\n        \"MetricName\": \"resource_na_reject_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of hits of a line in the M (exclusive) state on the L2 or L3 of a core on a remote chip per L1 load ref\",\n        \"MetricExpr\": \"PM_DATA_FROM_RL2L3_MOD / PM_LD_REF_L1\",\n        \"MetricName\": \"rl2l3_mod_ld_hit_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of hits of a line in the S state on the L2 or L3 of a core on a remote chip per L1 load ref\",\n        \"MetricExpr\": \"PM_DATA_FROM_RL2L3_SHR / PM_LD_REF_L1\",\n        \"MetricName\": \"rl2l3_shr_ld_hit_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of hits on a remote Centaur's cache per L1 load ref\",\n        \"MetricExpr\": \"PM_DATA_FROM_RL4 / PM_LD_REF_L1\",\n        \"MetricName\": \"rl4_ld_hit_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Fraction of hits on a remote Centaur's DRAM per L1 load ref\",\n        \"MetricExpr\": \"PM_DATA_FROM_RMEM / PM_LD_REF_L1\",\n        \"MetricName\": \"rmem_ld_hit_ratio\"\n    },\n    {\n        \"BriefDescription\": \"Percent of all FXU/VSU instructions that got rejected due to SAR Bypass\",\n        \"MetricExpr\": \"PM_ISU_REJECT_SAR_BYPASS *100/ PM_RUN_INST_CMPL\",\n        \"MetricName\": \"sar_bypass_reject_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Percent of all FXU/VSU instructions that got rejected because of unavailable sources\",\n        \"MetricExpr\": \"PM_ISU_REJECT_SRC_NA *100/ PM_RUN_INST_CMPL\",\n        \"MetricName\": \"source_na_reject_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Store forward rate\",\n        \"MetricExpr\": \"100 * (PM_LSU0_SRQ_STFWD + PM_LSU1_SRQ_STFWD) / PM_RUN_INST_CMPL\",\n        \"MetricName\": \"store_forward_rate_percent\"\n    },\n    {\n        \"BriefDescription\": \"Store forward rate\",\n        \"MetricExpr\": \"100 * (PM_LSU0_SRQ_STFWD + PM_LSU1_SRQ_STFWD) / (PM_LD_REF_L1 - PM_LD_MISS_L1)\",\n        \"MetricName\": \"store_forward_ratio_percent\"\n    },\n    {\n        \"BriefDescription\": \"Marked store latency, from core completion to L2 RC machine completion\",\n        \"MetricExpr\": \"(PM_MRK_ST_L2DISP_TO_CMPL_CYC + PM_MRK_ST_DRAIN_TO_L2DISP_CYC) / PM_MRK_ST_NEST\",\n        \"MetricName\": \"store_latency\"\n    },\n    {\n        \"BriefDescription\": \"Cycles stalled by any sync\",\n        \"MetricExpr\": \"(PM_CMPLU_STALL_LWSYNC + PM_CMPLU_STALL_HWSYNC)  / PM_RUN_INST_CMPL\",\n        \"MetricName\": \"sync_stall_cpi\"\n    },\n    {\n        \"BriefDescription\": \"Percentage of lines that were prefetched into the L3 and evicted before they were consumed\",\n        \"MetricExpr\": \"(PM_L3_CO_MEPF / 2) / PM_L3_PREF_ALL * 100\",\n        \"MetricName\": \"wasted_l3_prefetch_percent\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}