INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Milind/project_4/project_4.sim/sim_1/synth/func/xsim/test2_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_filter
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Milind/project_4/project_4.srcs/sim_1/new/real.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test2
