#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-347-g58dcf39db)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x7fffee51d7e0 .scope module, "accumulator" "accumulator" 2 2;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "read_port";
    .port_info 1 /INPUT 1 "write_bit";
    .port_info 2 /INPUT 1 "write_port";
v0x7fffee52f130_0 .net "read_port", 0 0, L_0x7fffee55e4a0;  1 drivers
v0x7fffee55b860_0 .var "val", 7 0;
o0x7fdd51f90078 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffee55b940_0 .net "write_bit", 0 0, o0x7fdd51f90078;  0 drivers
o0x7fdd51f900a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffee55b9e0_0 .net "write_port", 0 0, o0x7fdd51f900a8;  0 drivers
E_0x7fffee523df0 .event anyedge, v0x7fffee55b940_0, v0x7fffee55b9e0_0;
L_0x7fffee55e4a0 .part v0x7fffee55b860_0, 0, 1;
S_0x7fffee53f770 .scope module, "main" "main" 3 2;
 .timescale 0 0;
v0x7fffee55e160_0 .var "alu_component_select", 3 0;
v0x7fffee55e240_0 .var "alu_input_1", 7 0;
v0x7fffee55e2e0_0 .var "alu_input_2", 7 0;
v0x7fffee55e3b0_0 .net "alu_result_wire", 7 0, L_0x7fffee55e9e0;  1 drivers
S_0x7fffee55bb20 .scope module, "the_alu" "alu" 3 13, 4 2 0, S_0x7fffee53f770;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "output_1";
    .port_info 1 /INPUT 4 "alu_component_select";
    .port_info 2 /INPUT 8 "input_1";
    .port_info 3 /INPUT 8 "input_2";
    .port_info 4 /NODIR 0 "";
L_0x7fffee55e9e0 .functor BUFZ 8, v0x7fffee55dfd0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fffee55d7b0_0 .net "add_result_wire", 7 0, L_0x7fffee55e5a0;  1 drivers
v0x7fffee55d870_0 .net "alu_component_select", 3 0, v0x7fffee55e160_0;  1 drivers
v0x7fffee55d930_0 .net "and_result_wire", 7 0, L_0x7fffee55e640;  1 drivers
v0x7fffee55da30_0 .net "input_1", 7 0, v0x7fffee55e240_0;  1 drivers
v0x7fffee55dad0_0 .net "input_2", 7 0, v0x7fffee55e2e0_0;  1 drivers
v0x7fffee55dc20_0 .net "mult_result_wire", 7 0, L_0x7fffee55e6b0;  1 drivers
v0x7fffee55dce0_0 .net "not_result_wire", 7 0, L_0x7fffee55e8e0;  1 drivers
v0x7fffee55ddb0_0 .net "or_result_wire", 7 0, L_0x7fffee55e7e0;  1 drivers
v0x7fffee55de80_0 .net "output_1", 7 0, L_0x7fffee55e9e0;  alias, 1 drivers
v0x7fffee55dfd0_0 .var "result", 7 0;
E_0x7fffee524090/0 .event anyedge, v0x7fffee55d870_0, v0x7fffee55c210_0, v0x7fffee55cca0_0, v0x7fffee55c6b0_0;
E_0x7fffee524090/1 .event anyedge, v0x7fffee55d670_0, v0x7fffee55d0f0_0, v0x7fffee55c030_0;
E_0x7fffee524090 .event/or E_0x7fffee524090/0, E_0x7fffee524090/1;
S_0x7fffee55be10 .scope module, "ALU_ADD" "adder" 4 41, 5 2 0, S_0x7fffee55bb20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "output_1";
    .port_info 1 /INPUT 8 "input_1";
    .port_info 2 /INPUT 8 "input_2";
v0x7fffee55c030_0 .net "input_1", 7 0, v0x7fffee55e240_0;  alias, 1 drivers
v0x7fffee55c130_0 .net "input_2", 7 0, v0x7fffee55e2e0_0;  alias, 1 drivers
v0x7fffee55c210_0 .net "output_1", 7 0, L_0x7fffee55e5a0;  alias, 1 drivers
L_0x7fffee55e5a0 .arith/sum 8, v0x7fffee55e240_0, v0x7fffee55e2e0_0;
S_0x7fffee55c350 .scope module, "ALU_AND" "and_gate" 4 53, 6 2 0, S_0x7fffee55bb20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
    .port_info 3 /NODIR 0 "";
L_0x7fffee55e640 .functor AND 8, v0x7fffee55e240_0, v0x7fffee55e2e0_0, C4<11111111>, C4<11111111>;
v0x7fffee55c530_0 .net "a", 7 0, v0x7fffee55e240_0;  alias, 1 drivers
v0x7fffee55c610_0 .net "b", 7 0, v0x7fffee55e2e0_0;  alias, 1 drivers
v0x7fffee55c6b0_0 .net "out", 7 0, L_0x7fffee55e640;  alias, 1 drivers
S_0x7fffee55c800 .scope module, "ALU_MULT" "multer" 4 47, 7 2 0, S_0x7fffee55bb20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "output_1";
    .port_info 1 /INPUT 8 "input_1";
    .port_info 2 /INPUT 8 "input_2";
v0x7fffee55ca80_0 .net "input_1", 7 0, v0x7fffee55e240_0;  alias, 1 drivers
v0x7fffee55cb90_0 .net "input_2", 7 0, v0x7fffee55e2e0_0;  alias, 1 drivers
v0x7fffee55cca0_0 .net "output_1", 7 0, L_0x7fffee55e6b0;  alias, 1 drivers
L_0x7fffee55e6b0 .arith/mult 8, v0x7fffee55e240_0, v0x7fffee55e2e0_0;
S_0x7fffee55cde0 .scope module, "ALU_NOT" "not_gate" 4 65, 8 2 0, S_0x7fffee55bb20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out";
    .port_info 1 /INPUT 8 "in";
L_0x7fffee55e8e0 .functor NOT 8, v0x7fffee55e240_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x7fffee55d010_0 .net "in", 7 0, v0x7fffee55e240_0;  alias, 1 drivers
v0x7fffee55d0f0_0 .net "out", 7 0, L_0x7fffee55e8e0;  alias, 1 drivers
S_0x7fffee55d230 .scope module, "ALU_OR" "or_gate" 4 59, 9 2 0, S_0x7fffee55bb20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 8 "out";
    .port_info 1 /INPUT 8 "a";
    .port_info 2 /INPUT 8 "b";
L_0x7fffee55e7e0 .functor OR 8, v0x7fffee55e240_0, v0x7fffee55e2e0_0, C4<00000000>, C4<00000000>;
v0x7fffee55d4d0_0 .net "a", 7 0, v0x7fffee55e240_0;  alias, 1 drivers
v0x7fffee55d5b0_0 .net "b", 7 0, v0x7fffee55e2e0_0;  alias, 1 drivers
v0x7fffee55d670_0 .net "out", 7 0, L_0x7fffee55e7e0;  alias, 1 drivers
    .scope S_0x7fffee51d7e0;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffee55b860_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0x7fffee51d7e0;
T_1 ;
    %wait E_0x7fffee523df0;
    %load/vec4 v0x7fffee55b940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fffee55b9e0_0;
    %pad/u 8;
    %store/vec4 v0x7fffee55b860_0, 0, 8;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffee55bb20;
T_2 ;
    %wait E_0x7fffee524090;
    %load/vec4 v0x7fffee55d870_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %load/vec4 v0x7fffee55da30_0;
    %store/vec4 v0x7fffee55dfd0_0, 0, 8;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v0x7fffee55d7b0_0;
    %store/vec4 v0x7fffee55dfd0_0, 0, 8;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v0x7fffee55dc20_0;
    %store/vec4 v0x7fffee55dfd0_0, 0, 8;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x7fffee55d930_0;
    %store/vec4 v0x7fffee55dfd0_0, 0, 8;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x7fffee55ddb0_0;
    %store/vec4 v0x7fffee55dfd0_0, 0, 8;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x7fffee55dce0_0;
    %store/vec4 v0x7fffee55dfd0_0, 0, 8;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffee53f770;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffee55e160_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffee55e240_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7fffee55e2e0_0, 0, 8;
    %delay 10, 0;
    %vpi_call 3 27 "$display", "add 0 + 1" {0 0 0};
    %vpi_call 3 28 "$display", "Expected Outputs: [0b00000001]" {0 0 0};
    %vpi_call 3 29 "$display", "SEL1[0b%b] OUT1:[0b%b] IN1:[0b%b] IN2:[0b%b] ", v0x7fffee55e160_0, v0x7fffee55e3b0_0, v0x7fffee55e240_0, v0x7fffee55e2e0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffee55e160_0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7fffee55e240_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffee55e2e0_0, 0, 8;
    %delay 10, 0;
    %vpi_call 3 35 "$display", "add 1 + 0" {0 0 0};
    %vpi_call 3 36 "$display", "Expected Outputs: [0b00000001]" {0 0 0};
    %vpi_call 3 37 "$display", "SEL1[0b%b] OUT1:[0b%b] IN1:[0b%b] IN2:[0b%b]", v0x7fffee55e160_0, v0x7fffee55e3b0_0, v0x7fffee55e240_0, v0x7fffee55e2e0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fffee55e160_0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7fffee55e240_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7fffee55e2e0_0, 0, 8;
    %delay 10, 0;
    %vpi_call 3 43 "$display", "add 1 + 1" {0 0 0};
    %vpi_call 3 44 "$display", "Expected Outputs: [0b00000010]" {0 0 0};
    %vpi_call 3 45 "$display", "SEL1[0b%b] OUT1:[0b%b] IN1:[0b%b] IN2:[0b%b]", v0x7fffee55e160_0, v0x7fffee55e3b0_0, v0x7fffee55e240_0, v0x7fffee55e2e0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fffee55e160_0, 0, 4;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x7fffee55e240_0, 0, 8;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0x7fffee55e2e0_0, 0, 8;
    %delay 10, 0;
    %vpi_call 3 51 "$display", "and 0110 0100" {0 0 0};
    %vpi_call 3 52 "$display", "Expected Outputs: [0b00000100]" {0 0 0};
    %vpi_call 3 53 "$display", "SEL1[0b%b] OUT1:[0b%b] IN1:[0b%b] IN2:[0b%b]", v0x7fffee55e160_0, v0x7fffee55e3b0_0, v0x7fffee55e240_0, v0x7fffee55e2e0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x7fffee55e160_0, 0, 4;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0x7fffee55e240_0, 0, 8;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0x7fffee55e2e0_0, 0, 8;
    %delay 10, 0;
    %vpi_call 3 59 "$display", "or 0110 1001" {0 0 0};
    %vpi_call 3 60 "$display", "Expected Outputs: [0b00001111]" {0 0 0};
    %vpi_call 3 61 "$display", "SEL1[0b%b] OUT1:[0b%b] IN1:[0b%b] IN2:[0b%b]", v0x7fffee55e160_0, v0x7fffee55e3b0_0, v0x7fffee55e240_0, v0x7fffee55e2e0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x7fffee55e160_0, 0, 4;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x7fffee55e240_0, 0, 8;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x7fffee55e2e0_0, 0, 8;
    %delay 10, 0;
    %vpi_call 3 67 "$display", "not 1000 1110 (supposed to only read the left inputs)" {0 0 0};
    %vpi_call 3 68 "$display", "Expected Outputs: [0b11110111]" {0 0 0};
    %vpi_call 3 69 "$display", "SEL1[0b%b] OUT1:[0b%b] IN1:[0b%b] IN2:[0b%b]", v0x7fffee55e160_0, v0x7fffee55e3b0_0, v0x7fffee55e240_0, v0x7fffee55e2e0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fffee55e160_0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7fffee55e240_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7fffee55e2e0_0, 0, 8;
    %delay 10, 0;
    %vpi_call 3 75 "$display", "mult 0001 0011" {0 0 0};
    %vpi_call 3 76 "$display", "Expected Outputs: [0b00000011]" {0 0 0};
    %vpi_call 3 77 "$display", "SEL1[0b%b] OUT1:[0b%b] IN1:[0b%b] IN2:[0b%b]", v0x7fffee55e160_0, v0x7fffee55e3b0_0, v0x7fffee55e240_0, v0x7fffee55e2e0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fffee55e160_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fffee55e240_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7fffee55e2e0_0, 0, 8;
    %delay 10, 0;
    %vpi_call 3 83 "$display", "mult 0000 0011" {0 0 0};
    %vpi_call 3 84 "$display", "Expected Outputs: [0b00000000]" {0 0 0};
    %vpi_call 3 85 "$display", "SEL1[0b%b] OUT1:[0b%b] IN1:[0b%b] IN2:[0b%b]", v0x7fffee55e160_0, v0x7fffee55e3b0_0, v0x7fffee55e240_0, v0x7fffee55e2e0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fffee55e160_0, 0, 4;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x7fffee55e240_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7fffee55e2e0_0, 0, 8;
    %delay 10, 0;
    %vpi_call 3 91 "$display", "mult 0010 0011" {0 0 0};
    %vpi_call 3 92 "$display", "Expected Outputs: [0b00000110]" {0 0 0};
    %vpi_call 3 93 "$display", "SEL1[0b%b] OUT1:[0b%b] IN1:[0b%b] IN2:[0b%b]", v0x7fffee55e160_0, v0x7fffee55e3b0_0, v0x7fffee55e240_0, v0x7fffee55e2e0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fffee55e160_0, 0, 4;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x7fffee55e240_0, 0, 8;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0x7fffee55e2e0_0, 0, 8;
    %delay 10, 0;
    %vpi_call 3 99 "$display", "select 0b111 (supposed to return input_1)" {0 0 0};
    %vpi_call 3 100 "$display", "Expected Outputs: [0b00000001]" {0 0 0};
    %vpi_call 3 101 "$display", "SEL1[0b%b] OUT1:[0b%b] IN1:[0b%b] IN2:[0b%b]", v0x7fffee55e160_0, v0x7fffee55e3b0_0, v0x7fffee55e240_0, v0x7fffee55e2e0_0 {0 0 0};
    %delay 10, 0;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "src/accumulator.v";
    "src/main.v";
    "src/alu.v";
    "src/adder.v";
    "src/and_gate.v";
    "src/multer.v";
    "src/not_gate.v";
    "src/or_gate.v";
