Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Tue May  7 17:17:58 2024
| Host         : Jorbis-Zenbook running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab10multicycle_timing_summary_routed.rpt -pb lab10multicycle_timing_summary_routed.pb -rpx lab10multicycle_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10multicycle
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   9           
TIMING-20  Warning   Non-clocked latch               6           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (66)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (6)

1. checking no_clock (66)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: codecInterface/clkGen_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: codecInterface/clkGen_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: codecInterface/clkGen_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: codecInterface/clkGen_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: codecInterface/clkGen_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: codecInterface/clkGen_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: codecInterface/clkGen_reg[6]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: codecInterface/clkGen_reg[7]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: codecInterface/clkGen_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: codecInterface/clkNum_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: codecInterface/clkNum_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (6)
----------------------------
 There are 6 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.504        0.000                      0                  257        0.109        0.000                      0                  257        4.500        0.000                       0                   104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk              3.504        0.000                      0                  257        0.109        0.000                      0                  257        4.500        0.000                       0                   104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sysClk                      
(none)                      sysClk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        3.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 rightFilter/y_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightFilter/acc_reg/A[20]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        2.794ns  (logic 0.580ns (20.755%)  route 2.214ns (79.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.729     5.250    rightFilter/CLK
    SLICE_X15Y118        FDRE                                         r  rightFilter/y_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDRE (Prop_fdre_C_Q)         0.456     5.706 r  rightFilter/y_reg[1][15]/Q
                         net (fo=2, routed)           1.136     6.842    rightFilter/y_reg[1][15]
    SLICE_X14Y118        LUT4 (Prop_lut4_I0_O)        0.124     6.966 r  rightFilter/acc_reg_i_6/O
                         net (fo=15, routed)          1.079     8.045    rightFilter/mulLeftOp[15]
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/A[20]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.698    15.039    rightFilter/CLK
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/CLK
                         clock pessimism              0.267    15.306    
                         clock uncertainty           -0.035    15.270    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_A[20])
                                                     -3.722    11.548    rightFilter/acc_reg
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 rightFilter/y_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightFilter/acc_reg/A[21]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        2.794ns  (logic 0.580ns (20.755%)  route 2.214ns (79.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.729     5.250    rightFilter/CLK
    SLICE_X15Y118        FDRE                                         r  rightFilter/y_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDRE (Prop_fdre_C_Q)         0.456     5.706 r  rightFilter/y_reg[1][15]/Q
                         net (fo=2, routed)           1.136     6.842    rightFilter/y_reg[1][15]
    SLICE_X14Y118        LUT4 (Prop_lut4_I0_O)        0.124     6.966 r  rightFilter/acc_reg_i_6/O
                         net (fo=15, routed)          1.079     8.045    rightFilter/mulLeftOp[15]
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/A[21]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.698    15.039    rightFilter/CLK
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/CLK
                         clock pessimism              0.267    15.306    
                         clock uncertainty           -0.035    15.270    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_A[21])
                                                     -3.722    11.548    rightFilter/acc_reg
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 rightFilter/y_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightFilter/acc_reg/A[22]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        2.794ns  (logic 0.580ns (20.755%)  route 2.214ns (79.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.729     5.250    rightFilter/CLK
    SLICE_X15Y118        FDRE                                         r  rightFilter/y_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDRE (Prop_fdre_C_Q)         0.456     5.706 r  rightFilter/y_reg[1][15]/Q
                         net (fo=2, routed)           1.136     6.842    rightFilter/y_reg[1][15]
    SLICE_X14Y118        LUT4 (Prop_lut4_I0_O)        0.124     6.966 r  rightFilter/acc_reg_i_6/O
                         net (fo=15, routed)          1.079     8.045    rightFilter/mulLeftOp[15]
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/A[22]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.698    15.039    rightFilter/CLK
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/CLK
                         clock pessimism              0.267    15.306    
                         clock uncertainty           -0.035    15.270    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_A[22])
                                                     -3.722    11.548    rightFilter/acc_reg
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.504ns  (required time - arrival time)
  Source:                 rightFilter/y_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightFilter/acc_reg/A[23]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        2.794ns  (logic 0.580ns (20.755%)  route 2.214ns (79.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.729     5.250    rightFilter/CLK
    SLICE_X15Y118        FDRE                                         r  rightFilter/y_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDRE (Prop_fdre_C_Q)         0.456     5.706 r  rightFilter/y_reg[1][15]/Q
                         net (fo=2, routed)           1.136     6.842    rightFilter/y_reg[1][15]
    SLICE_X14Y118        LUT4 (Prop_lut4_I0_O)        0.124     6.966 r  rightFilter/acc_reg_i_6/O
                         net (fo=15, routed)          1.079     8.045    rightFilter/mulLeftOp[15]
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/A[23]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.698    15.039    rightFilter/CLK
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/CLK
                         clock pessimism              0.267    15.306    
                         clock uncertainty           -0.035    15.270    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_A[23])
                                                     -3.722    11.548    rightFilter/acc_reg
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                  3.504    

Slack (MET) :             3.671ns  (required time - arrival time)
  Source:                 rightFilter/y_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightFilter/acc_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 0.580ns (22.075%)  route 2.047ns (77.925%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.729     5.250    rightFilter/CLK
    SLICE_X15Y118        FDRE                                         r  rightFilter/y_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDRE (Prop_fdre_C_Q)         0.456     5.706 r  rightFilter/y_reg[1][15]/Q
                         net (fo=2, routed)           1.136     6.842    rightFilter/y_reg[1][15]
    SLICE_X14Y118        LUT4 (Prop_lut4_I0_O)        0.124     6.966 r  rightFilter/acc_reg_i_6/O
                         net (fo=15, routed)          0.912     7.878    rightFilter/mulLeftOp[15]
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.698    15.039    rightFilter/CLK
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/CLK
                         clock pessimism              0.267    15.306    
                         clock uncertainty           -0.035    15.270    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -3.722    11.548    rightFilter/acc_reg
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                          -7.878    
  -------------------------------------------------------------------
                         slack                                  3.671    

Slack (MET) :             3.671ns  (required time - arrival time)
  Source:                 rightFilter/y_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightFilter/acc_reg/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 0.580ns (22.075%)  route 2.047ns (77.925%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.729     5.250    rightFilter/CLK
    SLICE_X15Y118        FDRE                                         r  rightFilter/y_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDRE (Prop_fdre_C_Q)         0.456     5.706 r  rightFilter/y_reg[1][15]/Q
                         net (fo=2, routed)           1.136     6.842    rightFilter/y_reg[1][15]
    SLICE_X14Y118        LUT4 (Prop_lut4_I0_O)        0.124     6.966 r  rightFilter/acc_reg_i_6/O
                         net (fo=15, routed)          0.912     7.878    rightFilter/mulLeftOp[15]
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.698    15.039    rightFilter/CLK
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/CLK
                         clock pessimism              0.267    15.306    
                         clock uncertainty           -0.035    15.270    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -3.722    11.548    rightFilter/acc_reg
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                          -7.878    
  -------------------------------------------------------------------
                         slack                                  3.671    

Slack (MET) :             3.671ns  (required time - arrival time)
  Source:                 rightFilter/y_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightFilter/acc_reg/A[26]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 0.580ns (22.075%)  route 2.047ns (77.925%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.729     5.250    rightFilter/CLK
    SLICE_X15Y118        FDRE                                         r  rightFilter/y_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDRE (Prop_fdre_C_Q)         0.456     5.706 r  rightFilter/y_reg[1][15]/Q
                         net (fo=2, routed)           1.136     6.842    rightFilter/y_reg[1][15]
    SLICE_X14Y118        LUT4 (Prop_lut4_I0_O)        0.124     6.966 r  rightFilter/acc_reg_i_6/O
                         net (fo=15, routed)          0.912     7.878    rightFilter/mulLeftOp[15]
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/A[26]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.698    15.039    rightFilter/CLK
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/CLK
                         clock pessimism              0.267    15.306    
                         clock uncertainty           -0.035    15.270    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_A[26])
                                                     -3.722    11.548    rightFilter/acc_reg
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                          -7.878    
  -------------------------------------------------------------------
                         slack                                  3.671    

Slack (MET) :             3.671ns  (required time - arrival time)
  Source:                 rightFilter/y_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightFilter/acc_reg/A[27]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        2.627ns  (logic 0.580ns (22.075%)  route 2.047ns (77.925%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.729     5.250    rightFilter/CLK
    SLICE_X15Y118        FDRE                                         r  rightFilter/y_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDRE (Prop_fdre_C_Q)         0.456     5.706 r  rightFilter/y_reg[1][15]/Q
                         net (fo=2, routed)           1.136     6.842    rightFilter/y_reg[1][15]
    SLICE_X14Y118        LUT4 (Prop_lut4_I0_O)        0.124     6.966 r  rightFilter/acc_reg_i_6/O
                         net (fo=15, routed)          0.912     7.878    rightFilter/mulLeftOp[15]
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/A[27]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.698    15.039    rightFilter/CLK
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/CLK
                         clock pessimism              0.267    15.306    
                         clock uncertainty           -0.035    15.270    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_A[27])
                                                     -3.722    11.548    rightFilter/acc_reg
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                          -7.878    
  -------------------------------------------------------------------
                         slack                                  3.671    

Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 rightFilter/y_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightFilter/acc_reg/A[18]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.580ns (22.110%)  route 2.043ns (77.890%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.729     5.250    rightFilter/CLK
    SLICE_X15Y118        FDRE                                         r  rightFilter/y_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDRE (Prop_fdre_C_Q)         0.456     5.706 r  rightFilter/y_reg[1][15]/Q
                         net (fo=2, routed)           1.136     6.842    rightFilter/y_reg[1][15]
    SLICE_X14Y118        LUT4 (Prop_lut4_I0_O)        0.124     6.966 r  rightFilter/acc_reg_i_6/O
                         net (fo=15, routed)          0.908     7.873    rightFilter/mulLeftOp[15]
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/A[18]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.698    15.039    rightFilter/CLK
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/CLK
                         clock pessimism              0.267    15.306    
                         clock uncertainty           -0.035    15.270    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_A[18])
                                                     -3.722    11.548    rightFilter/acc_reg
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  3.675    

Slack (MET) :             3.675ns  (required time - arrival time)
  Source:                 rightFilter/y_reg[1][15]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightFilter/acc_reg/A[19]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        2.623ns  (logic 0.580ns (22.110%)  route 2.043ns (77.890%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.039ns = ( 15.039 - 10.000 ) 
    Source Clock Delay      (SCD):    5.250ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.729     5.250    rightFilter/CLK
    SLICE_X15Y118        FDRE                                         r  rightFilter/y_reg[1][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y118        FDRE (Prop_fdre_C_Q)         0.456     5.706 r  rightFilter/y_reg[1][15]/Q
                         net (fo=2, routed)           1.136     6.842    rightFilter/y_reg[1][15]
    SLICE_X14Y118        LUT4 (Prop_lut4_I0_O)        0.124     6.966 r  rightFilter/acc_reg_i_6/O
                         net (fo=15, routed)          0.908     7.873    rightFilter/mulLeftOp[15]
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/A[19]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.698    15.039    rightFilter/CLK
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/CLK
                         clock pessimism              0.267    15.306    
                         clock uncertainty           -0.035    15.270    
    DSP48_X0Y46          DSP48E1 (Setup_dsp48e1_CLK_A[19])
                                                     -3.722    11.548    rightFilter/acc_reg
  -------------------------------------------------------------------
                         required time                         11.548    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  3.675    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 codecInterface/outSampleShifter.sample_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            codecInterface/outSampleShifter.sample_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.638     1.522    codecInterface/CLK
    SLICE_X15Y119        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y119        FDRE (Prop_fdre_C_Q)         0.141     1.663 r  codecInterface/outSampleShifter.sample_reg[18]/Q
                         net (fo=1, routed)           0.056     1.719    codecInterface/outSampleShifter.sample_reg_n_0_[18]
    SLICE_X14Y119        LUT5 (Prop_lut5_I2_O)        0.045     1.764 r  codecInterface/outSampleShifter.sample[19]_i_1/O
                         net (fo=1, routed)           0.000     1.764    codecInterface/p_2_in[19]
    SLICE_X14Y119        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.910     2.038    codecInterface/CLK
    SLICE_X14Y119        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[19]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X14Y119        FDRE (Hold_fdre_C_D)         0.120     1.655    codecInterface/outSampleShifter.sample_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 leftFilter/y_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftFilter/y_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.636     1.520    leftFilter/CLK
    SLICE_X15Y121        FDRE                                         r  leftFilter/y_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  leftFilter/y_reg[1][10]/Q
                         net (fo=2, routed)           0.056     1.717    leftFilter/y_reg_n_0_[1][10]
    SLICE_X15Y121        FDRE                                         r  leftFilter/y_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.908     2.036    leftFilter/CLK
    SLICE_X15Y121        FDRE                                         r  leftFilter/y_reg[2][10]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X15Y121        FDRE (Hold_fdre_C_D)         0.075     1.595    leftFilter/y_reg[2][10]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rightFilter/y_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rightFilter/y_reg[2][7]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.641     1.525    rightFilter/CLK
    SLICE_X13Y116        FDRE                                         r  rightFilter/y_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y116        FDRE (Prop_fdre_C_Q)         0.141     1.666 r  rightFilter/y_reg[1][7]/Q
                         net (fo=2, routed)           0.056     1.722    rightFilter/y_reg[1][7]
    SLICE_X13Y116        FDRE                                         r  rightFilter/y_reg[2][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.913     2.041    rightFilter/CLK
    SLICE_X13Y116        FDRE                                         r  rightFilter/y_reg[2][7]/C
                         clock pessimism             -0.516     1.525    
    SLICE_X13Y116        FDRE (Hold_fdre_C_D)         0.075     1.600    rightFilter/y_reg[2][7]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 leftFilter/y_reg[1][9]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftFilter/y_reg[2][9]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.855%)  route 0.067ns (32.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.636     1.520    leftFilter/CLK
    SLICE_X15Y121        FDRE                                         r  leftFilter/y_reg[1][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  leftFilter/y_reg[1][9]/Q
                         net (fo=2, routed)           0.067     1.727    leftFilter/y_reg_n_0_[1][9]
    SLICE_X15Y121        FDRE                                         r  leftFilter/y_reg[2][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.908     2.036    leftFilter/CLK
    SLICE_X15Y121        FDRE                                         r  leftFilter/y_reg[2][9]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X15Y121        FDRE (Hold_fdre_C_D)         0.078     1.598    leftFilter/y_reg[2][9]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 leftFilter/y_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftFilter/y_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.636     1.520    leftFilter/CLK
    SLICE_X15Y121        FDRE                                         r  leftFilter/y_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  leftFilter/y_reg[1][4]/Q
                         net (fo=2, routed)           0.067     1.728    leftFilter/y_reg_n_0_[1][4]
    SLICE_X15Y121        FDRE                                         r  leftFilter/y_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.908     2.036    leftFilter/CLK
    SLICE_X15Y121        FDRE                                         r  leftFilter/y_reg[2][4]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X15Y121        FDRE (Hold_fdre_C_D)         0.076     1.596    leftFilter/y_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 leftFilter/y_reg[1][11]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftFilter/y_reg[2][11]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.636     1.520    leftFilter/CLK
    SLICE_X15Y121        FDRE                                         r  leftFilter/y_reg[1][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDRE (Prop_fdre_C_Q)         0.141     1.661 r  leftFilter/y_reg[1][11]/Q
                         net (fo=2, routed)           0.067     1.728    leftFilter/y_reg_n_0_[1][11]
    SLICE_X15Y121        FDRE                                         r  leftFilter/y_reg[2][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.908     2.036    leftFilter/CLK
    SLICE_X15Y121        FDRE                                         r  leftFilter/y_reg[2][11]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X15Y121        FDRE (Hold_fdre_C_D)         0.071     1.591    leftFilter/y_reg[2][11]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 leftFilter/y_reg[1][14]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftFilter/y_reg[2][14]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.636     1.520    leftFilter/CLK
    SLICE_X12Y122        FDRE                                         r  leftFilter/y_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDRE (Prop_fdre_C_Q)         0.164     1.684 r  leftFilter/y_reg[1][14]/Q
                         net (fo=2, routed)           0.056     1.740    leftFilter/y_reg_n_0_[1][14]
    SLICE_X12Y122        FDRE                                         r  leftFilter/y_reg[2][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.907     2.035    leftFilter/CLK
    SLICE_X12Y122        FDRE                                         r  leftFilter/y_reg[2][14]/C
                         clock pessimism             -0.515     1.520    
    SLICE_X12Y122        FDRE (Hold_fdre_C_D)         0.064     1.584    leftFilter/y_reg[2][14]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 leftFilter/y_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftFilter/y_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.637     1.521    leftFilter/CLK
    SLICE_X12Y120        FDRE                                         r  leftFilter/y_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  leftFilter/y_reg[1][1]/Q
                         net (fo=2, routed)           0.056     1.741    leftFilter/y_reg_n_0_[1][1]
    SLICE_X12Y120        FDRE                                         r  leftFilter/y_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.909     2.037    leftFilter/CLK
    SLICE_X12Y120        FDRE                                         r  leftFilter/y_reg[2][1]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X12Y120        FDRE (Hold_fdre_C_D)         0.060     1.581    leftFilter/y_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 leftFilter/y_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftFilter/y_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (71.058%)  route 0.067ns (28.942%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.637     1.521    leftFilter/CLK
    SLICE_X12Y120        FDRE                                         r  leftFilter/y_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y120        FDRE (Prop_fdre_C_Q)         0.164     1.685 r  leftFilter/y_reg[1][3]/Q
                         net (fo=2, routed)           0.067     1.751    leftFilter/y_reg_n_0_[1][3]
    SLICE_X12Y120        FDRE                                         r  leftFilter/y_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.909     2.037    leftFilter/CLK
    SLICE_X12Y120        FDRE                                         r  leftFilter/y_reg[2][3]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X12Y120        FDRE (Hold_fdre_C_D)         0.064     1.585    leftFilter/y_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 leftFilter/y_reg[1][13]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leftFilter/y_reg[2][13]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.636     1.520    leftFilter/CLK
    SLICE_X12Y122        FDRE                                         r  leftFilter/y_reg[1][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y122        FDRE (Prop_fdre_C_Q)         0.164     1.684 r  leftFilter/y_reg[1][13]/Q
                         net (fo=2, routed)           0.056     1.740    leftFilter/y_reg_n_0_[1][13]
    SLICE_X12Y122        FDRE                                         r  leftFilter/y_reg[2][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.907     2.035    leftFilter/CLK
    SLICE_X12Y122        FDRE                                         r  leftFilter/y_reg[2][13]/C
                         clock pessimism             -0.515     1.520    
    SLICE_X12Y122        FDRE (Hold_fdre_C_D)         0.053     1.573    leftFilter/y_reg[2][13]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y48    leftFilter/acc_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y46    rightFilter/acc_reg/CLK
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y120  sample_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y124   codecInterface/clkGen_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y124   codecInterface/clkGen_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y125   codecInterface/clkGen_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y125   codecInterface/clkGen_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y125   codecInterface/clkGen_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y125   codecInterface/clkGen_reg[5]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y120  sample_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y120  sample_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y124   codecInterface/clkGen_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y124   codecInterface/clkGen_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y124   codecInterface/clkGen_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y124   codecInterface/clkGen_reg[1]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X7Y125   codecInterface/clkGen_reg[2]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X7Y125   codecInterface/clkGen_reg[2]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y125   codecInterface/clkGen_reg[3]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y125   codecInterface/clkGen_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y120  sample_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X11Y120  sample_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y124   codecInterface/clkGen_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y124   codecInterface/clkGen_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y124   codecInterface/clkGen_reg[1]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y124   codecInterface/clkGen_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X7Y125   codecInterface/clkGen_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X7Y125   codecInterface/clkGen_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y125   codecInterface/clkGen_reg[3]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y125   codecInterface/clkGen_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rightFilter/cs_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rightFilter/cs_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.580ns  (logic 0.913ns (35.392%)  route 1.667ns (64.608%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        LDCE                         0.000     0.000 r  rightFilter/cs_reg[1]/G
    SLICE_X13Y118        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  rightFilter/cs_reg[1]/Q
                         net (fo=7, routed)           1.018     1.779    rightFilter/cs[1]
    SLICE_X13Y117        LUT3 (Prop_lut3_I0_O)        0.152     1.931 r  rightFilter/cs_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.649     2.580    rightFilter/cs_reg[2]_i_1__0_n_0
    SLICE_X13Y117        LDCE                                         r  rightFilter/cs_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leftFilter/cs_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            leftFilter/cs_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.526ns  (logic 0.887ns (35.112%)  route 1.639ns (64.888%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        LDCE                         0.000     0.000 r  leftFilter/cs_reg[0]/G
    SLICE_X13Y122        LDCE (EnToQ_ldce_G_Q)        0.763     0.763 f  leftFilter/cs_reg[0]/Q
                         net (fo=26, routed)          0.957     1.720    leftFilter/cs[0]
    SLICE_X12Y121        LUT1 (Prop_lut1_I0_O)        0.124     1.844 r  leftFilter/cs_reg[0]_i_1__0/O
                         net (fo=2, routed)           0.682     2.526    leftFilter/cs_reg[0]_i_1__0_n_0
    SLICE_X13Y122        LDCE                                         r  leftFilter/cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rightFilter/cs_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            rightFilter/cs_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.311ns  (logic 0.910ns (39.384%)  route 1.401ns (60.616%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        LDCE                         0.000     0.000 r  rightFilter/cs_reg[0]/G
    SLICE_X13Y117        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 f  rightFilter/cs_reg[0]/Q
                         net (fo=26, routed)          0.916     1.677    rightFilter/cs[0]
    SLICE_X13Y118        LUT1 (Prop_lut1_I0_O)        0.149     1.826 r  rightFilter/cs_reg[0]_i_1/O
                         net (fo=2, routed)           0.485     2.311    rightFilter/cs_reg[0]_i_1_n_0
    SLICE_X13Y117        LDCE                                         r  rightFilter/cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leftFilter/cs_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            leftFilter/cs_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.217ns  (logic 0.887ns (40.012%)  route 1.330ns (59.989%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        LDCE                         0.000     0.000 r  leftFilter/cs_reg[2]/G
    SLICE_X13Y122        LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  leftFilter/cs_reg[2]/Q
                         net (fo=27, routed)          0.715     1.478    leftFilter/cs[2]
    SLICE_X13Y122        LUT3 (Prop_lut3_I1_O)        0.124     1.602 r  leftFilter/cs_reg[2]_i_1/O
                         net (fo=1, routed)           0.615     2.217    leftFilter/cs_reg[2]_i_1_n_0
    SLICE_X13Y122        LDCE                                         r  leftFilter/cs_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leftFilter/cs_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            leftFilter/cs_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.972ns  (logic 0.887ns (44.982%)  route 1.085ns (55.018%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        LDCE                         0.000     0.000 r  leftFilter/cs_reg[2]/G
    SLICE_X13Y122        LDCE (EnToQ_ldce_G_Q)        0.763     0.763 f  leftFilter/cs_reg[2]/Q
                         net (fo=27, routed)          1.085     1.848    leftFilter/cs[2]
    SLICE_X12Y123        LUT3 (Prop_lut3_I2_O)        0.124     1.972 r  leftFilter/cs_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.972    leftFilter/cs_reg[1]_i_1_n_0
    SLICE_X12Y123        LDCE                                         r  leftFilter/cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rightFilter/cs_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            rightFilter/cs_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.767ns  (logic 0.885ns (50.076%)  route 0.882ns (49.924%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        LDCE                         0.000     0.000 r  rightFilter/cs_reg[2]/G
    SLICE_X13Y117        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 f  rightFilter/cs_reg[2]/Q
                         net (fo=27, routed)          0.882     1.643    rightFilter/cs[2]
    SLICE_X13Y118        LUT3 (Prop_lut3_I2_O)        0.124     1.767 r  rightFilter/cs_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.767    rightFilter/cs_reg[1]_i_1__0_n_0
    SLICE_X13Y118        LDCE                                         r  rightFilter/cs_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rightFilter/cs_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rightFilter/cs_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.265ns (59.658%)  route 0.179ns (40.342%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        LDCE                         0.000     0.000 r  rightFilter/cs_reg[1]/G
    SLICE_X13Y118        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  rightFilter/cs_reg[1]/Q
                         net (fo=7, routed)           0.179     0.399    rightFilter/cs[1]
    SLICE_X13Y118        LUT3 (Prop_lut3_I0_O)        0.045     0.444 r  rightFilter/cs_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.444    rightFilter/cs_reg[1]_i_1__0_n_0
    SLICE_X13Y118        LDCE                                         r  rightFilter/cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leftFilter/cs_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            leftFilter/cs_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.464ns  (logic 0.289ns (62.252%)  route 0.175ns (37.748%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        LDCE                         0.000     0.000 r  leftFilter/cs_reg[1]/G
    SLICE_X12Y123        LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  leftFilter/cs_reg[1]/Q
                         net (fo=7, routed)           0.175     0.419    leftFilter/cs[1]
    SLICE_X12Y123        LUT3 (Prop_lut3_I0_O)        0.045     0.464 r  leftFilter/cs_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.464    leftFilter/cs_reg[1]_i_1_n_0
    SLICE_X12Y123        LDCE                                         r  leftFilter/cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leftFilter/cs_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            leftFilter/cs_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.683ns  (logic 0.289ns (42.299%)  route 0.394ns (57.701%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        LDCE                         0.000     0.000 r  leftFilter/cs_reg[1]/G
    SLICE_X12Y123        LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  leftFilter/cs_reg[1]/Q
                         net (fo=7, routed)           0.167     0.411    leftFilter/cs[1]
    SLICE_X13Y122        LUT3 (Prop_lut3_I0_O)        0.045     0.456 r  leftFilter/cs_reg[2]_i_1/O
                         net (fo=1, routed)           0.227     0.683    leftFilter/cs_reg[2]_i_1_n_0
    SLICE_X13Y122        LDCE                                         r  leftFilter/cs_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rightFilter/cs_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            rightFilter/cs_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.728ns  (logic 0.262ns (36.001%)  route 0.466ns (63.999%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        LDCE                         0.000     0.000 r  rightFilter/cs_reg[0]/G
    SLICE_X13Y117        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  rightFilter/cs_reg[0]/Q
                         net (fo=26, routed)          0.215     0.435    rightFilter/cs[0]
    SLICE_X13Y117        LUT3 (Prop_lut3_I2_O)        0.042     0.477 r  rightFilter/cs_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.251     0.728    rightFilter/cs_reg[2]_i_1__0_n_0
    SLICE_X13Y117        LDCE                                         r  rightFilter/cs_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rightFilter/cs_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            rightFilter/cs_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.803ns  (logic 0.264ns (32.895%)  route 0.539ns (67.105%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        LDCE                         0.000     0.000 r  rightFilter/cs_reg[0]/G
    SLICE_X13Y117        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  rightFilter/cs_reg[0]/Q
                         net (fo=26, routed)          0.382     0.602    rightFilter/cs[0]
    SLICE_X13Y118        LUT1 (Prop_lut1_I0_O)        0.044     0.646 r  rightFilter/cs_reg[0]_i_1/O
                         net (fo=2, routed)           0.157     0.803    rightFilter/cs_reg[0]_i_1_n_0
    SLICE_X13Y117        LDCE                                         r  rightFilter/cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 leftFilter/cs_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            leftFilter/cs_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.906ns  (logic 0.269ns (29.685%)  route 0.637ns (70.315%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        LDCE                         0.000     0.000 r  leftFilter/cs_reg[0]/G
    SLICE_X13Y122        LDCE (EnToQ_ldce_G_Q)        0.224     0.224 f  leftFilter/cs_reg[0]/Q
                         net (fo=26, routed)          0.375     0.599    leftFilter/cs[0]
    SLICE_X12Y121        LUT1 (Prop_lut1_I0_O)        0.045     0.644 r  leftFilter/cs_reg[0]_i_1__0/O
                         net (fo=2, routed)           0.262     0.906    leftFilter/cs_reg[0]_i_1__0_n_0
    SLICE_X13Y122        LDCE                                         r  leftFilter/cs_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.482ns  (logic 4.038ns (62.291%)  route 2.444ns (37.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.788     5.309    codecInterface/CLK
    SLICE_X6Y124         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=12, routed)          2.444     8.272    mclkDA_OBUF
    A14                  OBUF (Prop_obuf_I_O)         3.520    11.792 r  mclkAD_OBUF_inst/O
                         net (fo=0)                   0.000    11.792    mclkAD
    A14                                                               r  mclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.324ns  (logic 4.021ns (63.579%)  route 2.303ns (36.421%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.788     5.309    codecInterface/CLK
    SLICE_X6Y124         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.518     5.827 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=12, routed)          2.303     8.131    mclkDA_OBUF
    A15                  OBUF (Prop_obuf_I_O)         3.503    11.634 r  mclkDA_OBUF_inst/O
                         net (fo=0)                   0.000    11.634    mclkDA
    A15                                                               r  mclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.102ns  (logic 4.096ns (67.125%)  route 2.006ns (32.875%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.788     5.309    codecInterface/CLK
    SLICE_X7Y125         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.419     5.728 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=10, routed)          2.006     7.734    sclkDA_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.677    11.411 r  sclkDA_OBUF_inst/O
                         net (fo=0)                   0.000    11.411    sclkDA
    C15                                                               r  sclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/outSampleShifter.sample_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdti
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.138ns  (logic 4.021ns (65.508%)  route 2.117ns (34.492%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.726     5.247    codecInterface/CLK
    SLICE_X12Y121        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y121        FDRE (Prop_fdre_C_Q)         0.518     5.765 r  codecInterface/outSampleShifter.sample_reg[23]/Q
                         net (fo=1, routed)           2.117     7.883    sdti_OBUF
    B16                  OBUF (Prop_obuf_I_O)         3.503    11.386 r  sdti_OBUF_inst/O
                         net (fo=0)                   0.000    11.386    sdti
    B16                                                               r  sdti (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckAD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.999ns  (logic 4.106ns (68.444%)  route 1.893ns (31.556%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.788     5.309    codecInterface/CLK
    SLICE_X7Y125         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.419     5.728 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=25, routed)          1.893     7.621    lrckDA_OBUF
    A16                  OBUF (Prop_obuf_I_O)         3.687    11.308 r  lrckAD_OBUF_inst/O
                         net (fo=0)                   0.000    11.308    lrckAD
    A16                                                               r  lrckAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.983ns  (logic 4.116ns (68.794%)  route 1.867ns (31.206%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.788     5.309    codecInterface/CLK
    SLICE_X7Y125         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.419     5.728 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=10, routed)          1.867     7.595    sclkDA_OBUF
    B15                  OBUF (Prop_obuf_I_O)         3.697    11.292 r  sclkAD_OBUF_inst/O
                         net (fo=0)                   0.000    11.292    sclkAD
    B15                                                               r  sclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckDA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.854ns  (logic 4.102ns (70.073%)  route 1.752ns (29.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.788     5.309    codecInterface/CLK
    SLICE_X7Y125         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.419     5.728 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=25, routed)          1.752     7.480    lrckDA_OBUF
    A17                  OBUF (Prop_obuf_I_O)         3.683    11.163 r  lrckDA_OBUF_inst/O
                         net (fo=0)                   0.000    11.163    lrckDA
    A17                                                               r  lrckDA (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.788ns  (logic 1.391ns (77.801%)  route 0.397ns (22.199%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.661     1.545    codecInterface/CLK
    SLICE_X7Y125         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.128     1.673 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=25, routed)          0.397     2.070    lrckDA_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.263     3.333 r  lrckDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.333    lrckDA
    A17                                                               r  lrckDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.838ns  (logic 1.407ns (76.549%)  route 0.431ns (23.451%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.661     1.545    codecInterface/CLK
    SLICE_X7Y125         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.128     1.673 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=10, routed)          0.431     2.104    sclkDA_OBUF
    B15                  OBUF (Prop_obuf_I_O)         1.279     3.382 r  sclkAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.382    sclkAD
    B15                                                               r  sclkAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lrckAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.847ns  (logic 1.395ns (75.527%)  route 0.452ns (24.473%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.661     1.545    codecInterface/CLK
    SLICE_X7Y125         FDRE                                         r  codecInterface/clkGen_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.128     1.673 r  codecInterface/clkGen_reg[8]/Q
                         net (fo=25, routed)          0.452     2.125    lrckDA_OBUF
    A16                  OBUF (Prop_obuf_I_O)         1.267     3.391 r  lrckAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.391    lrckAD
    A16                                                               r  lrckAD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.871ns  (logic 1.387ns (74.132%)  route 0.484ns (25.868%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.661     1.545    codecInterface/CLK
    SLICE_X7Y125         FDRE                                         r  codecInterface/clkGen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y125         FDRE (Prop_fdre_C_Q)         0.128     1.673 r  codecInterface/clkGen_reg[2]/Q
                         net (fo=10, routed)          0.484     2.157    sclkDA_OBUF
    C15                  OBUF (Prop_obuf_I_O)         1.259     3.416 r  sclkDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.416    sclkDA
    C15                                                               r  sclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/outSampleShifter.sample_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sdti
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.939ns  (logic 1.368ns (70.583%)  route 0.570ns (29.417%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.636     1.520    codecInterface/CLK
    SLICE_X12Y121        FDRE                                         r  codecInterface/outSampleShifter.sample_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y121        FDRE (Prop_fdre_C_Q)         0.164     1.684 r  codecInterface/outSampleShifter.sample_reg[23]/Q
                         net (fo=1, routed)           0.570     2.254    sdti_OBUF
    B16                  OBUF (Prop_obuf_I_O)         1.204     3.458 r  sdti_OBUF_inst/O
                         net (fo=0)                   0.000     3.458    sdti
    B16                                                               r  sdti (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkDA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.998ns  (logic 1.368ns (68.491%)  route 0.629ns (31.509%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.661     1.545    codecInterface/CLK
    SLICE_X6Y124         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.164     1.709 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=12, routed)          0.629     2.338    mclkDA_OBUF
    A15                  OBUF (Prop_obuf_I_O)         1.204     3.542 r  mclkDA_OBUF_inst/O
                         net (fo=0)                   0.000     3.542    mclkDA
    A15                                                               r  mclkDA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 codecInterface/clkGen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mclkAD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.385ns (66.924%)  route 0.684ns (33.076%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.661     1.545    codecInterface/CLK
    SLICE_X6Y124         FDRE                                         r  codecInterface/clkGen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y124         FDRE (Prop_fdre_C_Q)         0.164     1.709 r  codecInterface/clkGen_reg[0]/Q
                         net (fo=12, routed)          0.684     2.393    mclkDA_OBUF
    A14                  OBUF (Prop_obuf_I_O)         1.221     3.614 r  mclkAD_OBUF_inst/O
                         net (fo=0)                   0.000     3.614    mclkAD
    A14                                                               r  mclkAD (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay           172 Endpoints
Min Delay           172 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 filterOn
                            (input port)
  Destination:            filterOnSynchronizer/aux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.191ns  (logic 1.453ns (27.986%)  route 3.738ns (72.014%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  filterOn (IN)
                         net (fo=0)                   0.000     0.000    filterOn
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  filterOn_IBUF_inst/O
                         net (fo=1, routed)           3.738     5.191    filterOnSynchronizer/aux_reg[0]_0[0]
    SLICE_X7Y123         FDRE                                         r  filterOnSynchronizer/aux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.667     5.008    filterOnSynchronizer/CLK
    SLICE_X7Y123         FDRE                                         r  filterOnSynchronizer/aux_reg[0]/C

Slack:                    inf
  Source:                 rightFilter/cs_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rightFilter/acc_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.171ns  (logic 1.009ns (31.819%)  route 2.162ns (68.181%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y118        LDCE                         0.000     0.000 r  rightFilter/cs_reg[1]/G
    SLICE_X13Y118        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  rightFilter/cs_reg[1]/Q
                         net (fo=7, routed)           1.017     1.778    rightFilter/cs[1]
    SLICE_X13Y117        LUT6 (Prop_lut6_I4_O)        0.124     1.902 r  rightFilter/acc_reg_i_22/O
                         net (fo=1, routed)           0.546     2.448    rightFilter/acc_reg_i_22_n_0
    SLICE_X13Y116        LUT5 (Prop_lut5_I4_O)        0.124     2.572 r  rightFilter/acc_reg_i_21/O
                         net (fo=1, routed)           0.599     3.171    rightFilter/mulLeftOp[0]
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.698     5.039    rightFilter/CLK
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/CLK

Slack:                    inf
  Source:                 leftFilter/cs_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            leftFilter/acc_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.085ns  (logic 1.077ns (34.915%)  route 2.008ns (65.085%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        LDCE                         0.000     0.000 r  leftFilter/cs_reg[1]/G
    SLICE_X12Y123        LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  leftFilter/cs_reg[1]/Q
                         net (fo=7, routed)           0.989     1.818    leftFilter/cs[1]
    SLICE_X14Y121        LUT6 (Prop_lut6_I4_O)        0.124     1.942 r  leftFilter/acc_reg_i_22__0/O
                         net (fo=1, routed)           0.466     2.408    leftFilter/acc_reg_i_22__0_n_0
    SLICE_X14Y121        LUT5 (Prop_lut5_I4_O)        0.124     2.532 r  leftFilter/acc_reg_i_21__0/O
                         net (fo=1, routed)           0.552     3.085    leftFilter/mulLeftOp[0]
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.693     5.034    leftFilter/CLK
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/CLK

Slack:                    inf
  Source:                 sdto
                            (input port)
  Destination:            codecInterface/inSample_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.797ns  (logic 1.561ns (55.821%)  route 1.236ns (44.179%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  sdto (IN)
                         net (fo=0)                   0.000     0.000    sdto
    C16                  IBUF (Prop_ibuf_I_O)         1.437     1.437 r  sdto_IBUF_inst/O
                         net (fo=1, routed)           1.236     2.673    codecInterface/sdto_IBUF
    SLICE_X7Y124         LUT6 (Prop_lut6_I5_O)        0.124     2.797 r  codecInterface/inSample[0]_i_1/O
                         net (fo=1, routed)           0.000     2.797    codecInterface/inSample[0]_i_1_n_0
    SLICE_X7Y124         FDRE                                         r  codecInterface/inSample_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.665     5.006    codecInterface/CLK
    SLICE_X7Y124         FDRE                                         r  codecInterface/inSample_reg[0]/C

Slack:                    inf
  Source:                 leftFilter/cs_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            leftFilter/acc_reg/A[14]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.754ns  (logic 0.887ns (32.208%)  route 1.867ns (67.792%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        LDCE                         0.000     0.000 r  leftFilter/cs_reg[0]/G
    SLICE_X13Y122        LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  leftFilter/cs_reg[0]/Q
                         net (fo=26, routed)          1.263     2.026    leftFilter/cs[0]
    SLICE_X12Y122        LUT4 (Prop_lut4_I2_O)        0.124     2.150 r  leftFilter/acc_reg_i_7__0/O
                         net (fo=1, routed)           0.604     2.754    leftFilter/mulLeftOp[14]
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/A[14]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.693     5.034    leftFilter/CLK
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/CLK

Slack:                    inf
  Source:                 rightFilter/cs_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            rightFilter/acc_reg/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.739ns  (logic 0.913ns (33.331%)  route 1.826ns (66.669%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        LDCE                         0.000     0.000 r  rightFilter/cs_reg[2]/G
    SLICE_X13Y117        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  rightFilter/cs_reg[2]/Q
                         net (fo=27, routed)          0.881     1.642    rightFilter/cs[2]
    SLICE_X13Y118        LUT2 (Prop_lut2_I0_O)        0.152     1.794 r  rightFilter/acc_reg_i_3/O
                         net (fo=8, routed)           0.945     2.739    rightFilter/acc_reg_i_3_n_0
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.698     5.039    rightFilter/CLK
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/CLK

Slack:                    inf
  Source:                 leftFilter/cs_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            leftFilter/acc_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.725ns  (logic 0.887ns (32.545%)  route 1.838ns (67.455%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        LDCE                         0.000     0.000 r  leftFilter/cs_reg[2]/G
    SLICE_X13Y122        LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  leftFilter/cs_reg[2]/Q
                         net (fo=27, routed)          1.248     2.011    leftFilter/cs[2]
    SLICE_X12Y120        LUT4 (Prop_lut4_I1_O)        0.124     2.135 r  leftFilter/acc_reg_i_19__0/O
                         net (fo=1, routed)           0.591     2.725    leftFilter/mulLeftOp[2]
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.693     5.034    leftFilter/CLK
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/CLK

Slack:                    inf
  Source:                 leftFilter/cs_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            leftFilter/acc_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.698ns  (logic 0.887ns (32.871%)  route 1.811ns (67.129%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        LDCE                         0.000     0.000 r  leftFilter/cs_reg[0]/G
    SLICE_X13Y122        LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  leftFilter/cs_reg[0]/Q
                         net (fo=26, routed)          1.124     1.887    leftFilter/cs[0]
    SLICE_X12Y120        LUT4 (Prop_lut4_I2_O)        0.124     2.011 r  leftFilter/acc_reg_i_20__0/O
                         net (fo=1, routed)           0.687     2.698    leftFilter/mulLeftOp[1]
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.693     5.034    leftFilter/CLK
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/CLK

Slack:                    inf
  Source:                 rightFilter/cs_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            rightFilter/acc_reg/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.690ns  (logic 0.910ns (33.829%)  route 1.780ns (66.171%))
  Logic Levels:           2  (LDCE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        LDCE                         0.000     0.000 r  rightFilter/cs_reg[0]/G
    SLICE_X13Y117        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 f  rightFilter/cs_reg[0]/Q
                         net (fo=26, routed)          0.916     1.677    rightFilter/cs[0]
    SLICE_X13Y118        LUT1 (Prop_lut1_I0_O)        0.149     1.826 r  rightFilter/cs_reg[0]_i_1/O
                         net (fo=2, routed)           0.864     2.690    rightFilter/cs_reg[0]_i_1_n_0
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.698     5.039    rightFilter/CLK
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/CLK

Slack:                    inf
  Source:                 leftFilter/cs_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            leftFilter/acc_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.678ns  (logic 0.887ns (33.116%)  route 1.791ns (66.884%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        LDCE                         0.000     0.000 r  leftFilter/cs_reg[2]/G
    SLICE_X13Y122        LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  leftFilter/cs_reg[2]/Q
                         net (fo=27, routed)          1.239     2.002    leftFilter/cs[2]
    SLICE_X15Y121        LUT4 (Prop_lut4_I1_O)        0.124     2.126 r  leftFilter/acc_reg_i_12__0/O
                         net (fo=1, routed)           0.553     2.678    leftFilter/mulLeftOp[9]
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.693     5.034    leftFilter/CLK
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rightFilter/cs_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            rightFilter/acc_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.490ns  (logic 0.220ns (44.935%)  route 0.270ns (55.065%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        LDCE                         0.000     0.000 r  rightFilter/cs_reg[2]/G
    SLICE_X13Y117        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  rightFilter/cs_reg[2]/Q
                         net (fo=27, routed)          0.270     0.490    rightFilter/cs[2]
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.004     2.131    rightFilter/CLK
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/CLK

Slack:                    inf
  Source:                 rightFilter/cs_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            rightFilter/acc_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.220ns (41.079%)  route 0.316ns (58.921%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        LDCE                         0.000     0.000 r  rightFilter/cs_reg[2]/G
    SLICE_X13Y117        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  rightFilter/cs_reg[2]/Q
                         net (fo=27, routed)          0.316     0.536    rightFilter/cs[2]
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.004     2.131    rightFilter/CLK
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/CLK

Slack:                    inf
  Source:                 leftFilter/cs_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            leftFilter/acc_reg/CEP
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.582ns  (logic 0.292ns (50.206%)  route 0.290ns (49.794%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y123        LDCE                         0.000     0.000 r  leftFilter/cs_reg[1]/G
    SLICE_X12Y123        LDCE (EnToQ_ldce_G_Q)        0.244     0.244 r  leftFilter/cs_reg[1]/Q
                         net (fo=7, routed)           0.167     0.411    leftFilter/cs[1]
    SLICE_X13Y122        LUT3 (Prop_lut3_I0_O)        0.048     0.459 r  leftFilter/acc_reg_i_1__0/O
                         net (fo=1, routed)           0.123     0.582    leftFilter/CEP
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/CEP
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.999     2.126    leftFilter/CLK
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/CLK

Slack:                    inf
  Source:                 leftFilter/cs_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            leftFilter/acc_reg/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.585ns  (logic 0.224ns (38.293%)  route 0.361ns (61.707%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        LDCE                         0.000     0.000 r  leftFilter/cs_reg[2]/G
    SLICE_X13Y122        LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  leftFilter/cs_reg[2]/Q
                         net (fo=27, routed)          0.361     0.585    leftFilter/cs[2]
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.999     2.126    leftFilter/CLK
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/CLK

Slack:                    inf
  Source:                 rightFilter/cs_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            rightFilter/acc_reg/CEP
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.599ns  (logic 0.265ns (44.240%)  route 0.334ns (55.760%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        LDCE                         0.000     0.000 r  rightFilter/cs_reg[0]/G
    SLICE_X13Y117        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  rightFilter/cs_reg[0]/Q
                         net (fo=26, routed)          0.215     0.435    rightFilter/cs[0]
    SLICE_X13Y117        LUT3 (Prop_lut3_I2_O)        0.045     0.480 r  rightFilter/acc_reg_i_1/O
                         net (fo=1, routed)           0.119     0.599    rightFilter/acc_reg_i_1_n_0
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/CEP
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.004     2.131    rightFilter/CLK
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/CLK

Slack:                    inf
  Source:                 leftFilter/cs_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            leftFilter/acc_reg/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.224ns (35.455%)  route 0.408ns (64.545%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        LDCE                         0.000     0.000 r  leftFilter/cs_reg[2]/G
    SLICE_X13Y122        LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  leftFilter/cs_reg[2]/Q
                         net (fo=27, routed)          0.408     0.632    leftFilter/cs[2]
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.999     2.126    leftFilter/CLK
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/CLK

Slack:                    inf
  Source:                 rightFilter/cs_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            rightFilter/acc_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.677ns  (logic 0.265ns (39.120%)  route 0.412ns (60.880%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        LDCE                         0.000     0.000 r  rightFilter/cs_reg[0]/G
    SLICE_X13Y117        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  rightFilter/cs_reg[0]/Q
                         net (fo=26, routed)          0.146     0.366    rightFilter/cs[0]
    SLICE_X12Y117        LUT4 (Prop_lut4_I2_O)        0.045     0.411 r  rightFilter/acc_reg_i_11/O
                         net (fo=1, routed)           0.267     0.677    rightFilter/mulLeftOp[10]
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.004     2.131    rightFilter/CLK
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/CLK

Slack:                    inf
  Source:                 rightFilter/cs_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            rightFilter/acc_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.689ns  (logic 0.265ns (38.487%)  route 0.424ns (61.513%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y117        LDCE                         0.000     0.000 r  rightFilter/cs_reg[0]/G
    SLICE_X13Y117        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  rightFilter/cs_reg[0]/Q
                         net (fo=26, routed)          0.150     0.370    rightFilter/cs[0]
    SLICE_X12Y117        LUT4 (Prop_lut4_I2_O)        0.045     0.415 r  rightFilter/acc_reg_i_13/O
                         net (fo=1, routed)           0.274     0.689    rightFilter/mulLeftOp[8]
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.004     2.131    rightFilter/CLK
    DSP48_X0Y46          DSP48E1                                      r  rightFilter/acc_reg/CLK

Slack:                    inf
  Source:                 leftFilter/cs_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            leftFilter/acc_reg/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.269ns (38.929%)  route 0.422ns (61.071%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        LDCE                         0.000     0.000 r  leftFilter/cs_reg[0]/G
    SLICE_X13Y122        LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  leftFilter/cs_reg[0]/Q
                         net (fo=26, routed)          0.168     0.392    leftFilter/cs[0]
    SLICE_X12Y122        LUT4 (Prop_lut4_I2_O)        0.045     0.437 r  leftFilter/acc_reg_i_6__0/O
                         net (fo=15, routed)          0.254     0.691    leftFilter/mulLeftOp[15]
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.999     2.126    leftFilter/CLK
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/CLK

Slack:                    inf
  Source:                 leftFilter/cs_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            leftFilter/acc_reg/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.691ns  (logic 0.269ns (38.929%)  route 0.422ns (61.071%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        LDCE                         0.000     0.000 r  leftFilter/cs_reg[0]/G
    SLICE_X13Y122        LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  leftFilter/cs_reg[0]/Q
                         net (fo=26, routed)          0.168     0.392    leftFilter/cs[0]
    SLICE_X12Y122        LUT4 (Prop_lut4_I2_O)        0.045     0.437 r  leftFilter/acc_reg_i_6__0/O
                         net (fo=15, routed)          0.254     0.691    leftFilter/mulLeftOp[15]
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.999     2.126    leftFilter/CLK
    DSP48_X0Y48          DSP48E1                                      r  leftFilter/acc_reg/CLK





