3,3c3,3
< module uart_debug_if (wb_dat32_o, wb_clk_i, wb_rst_i, wb_adr_i, re_o, ier, iir, fcr, mcr, lcr, msr, lsr, rf_count, tf_count, tstate, rstate);
---
> module uart_debug_if (wb_dat32_o, wb_adr_i, ier, iir, fcr, mcr, lcr, msr, lsr, rf_count, tf_count, tstate, rstate);
4,5d3
< input wb_clk_i;
< input wb_rst_i;
8,8d5
< input re_o;
