DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
itemName "ALL"
)
]
instances [
(Instance
name "DUT"
duLibraryName "idx_fpga_lib"
duName "qclictrl"
elements [
(GiElement
name "BASE_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"1000\""
)
]
mwi 0
uid 55,0
)
(Instance
name "tester"
duLibraryName "idx_fpga_lib"
duName "qclictrl_tester"
elements [
]
mwi 0
uid 153,0
)
(Instance
name "qcli"
duLibraryName "idx_fpga_lib"
duName "mock_qcli"
elements [
]
mwi 0
uid 706,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2010.3 (Build 21)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\qclictrl_tb\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\qclictrl_tb\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\qclictrl_tb"
)
(vvPair
variable "d_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\qclictrl_tb"
)
(vvPair
variable "date"
value "01/ 3/2012"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "03"
)
(vvPair
variable "entity_name"
value "qclictrl_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-NBX200T"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "idx_fpga_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/idx_fpga_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/idx_fpga_lib/work"
)
(vvPair
variable "mm"
value "01"
)
(vvPair
variable "module_name"
value "qclictrl_tb"
)
(vvPair
variable "month"
value "Jan"
)
(vvPair
variable "month_long"
value "January"
)
(vvPair
variable "p"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\qclictrl_tb\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\qclictrl_tb\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "idx_fpga"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:/modeltech_10.0c/win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "14:23:55"
)
(vvPair
variable "unit"
value "qclictrl_tb"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2010.3 (Build 21)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2012"
)
(vvPair
variable "yy"
value "12"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 316,0
optionalChildren [
*1 (SaComponent
uid 55,0
optionalChildren [
*2 (CptPort
uid 11,0
ps "OnEdgeStrategy"
shape (Triangle
uid 12,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,17625,8000,18375"
)
tg (CPTG
uid 13,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 14,0
va (VaSet
font "arial,8,0"
)
xt "9000,17500,11600,18500"
st "ExpRd"
blo "9000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpRd"
t "std_ulogic"
o 2
suid 1,0
)
)
)
*3 (CptPort
uid 15,0
ps "OnEdgeStrategy"
shape (Triangle
uid 16,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,18625,8000,19375"
)
tg (CPTG
uid 17,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 18,0
va (VaSet
font "arial,8,0"
)
xt "9000,18500,11600,19500"
st "ExpWr"
blo "9000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpWr"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*4 (CptPort
uid 19,0
ps "OnEdgeStrategy"
shape (Triangle
uid 20,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,23625,8000,24375"
)
tg (CPTG
uid 21,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 22,0
va (VaSet
font "arial,8,0"
)
xt "9000,23500,11000,24500"
st "F8M"
blo "9000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "F8M"
t "std_logic"
o 4
suid 3,0
)
)
)
*5 (CptPort
uid 23,0
ps "OnEdgeStrategy"
shape (Triangle
uid 24,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,16625,8000,17375"
)
tg (CPTG
uid 25,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 26,0
va (VaSet
font "arial,8,0"
)
xt "9000,16500,11800,17500"
st "ExpAck"
blo "9000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ExpAck"
t "std_ulogic"
o 7
suid 4,0
)
)
)
*6 (CptPort
uid 27,0
ps "OnEdgeStrategy"
shape (Triangle
uid 28,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,19625,8000,20375"
)
tg (CPTG
uid 29,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 30,0
va (VaSet
font "arial,8,0"
)
xt "9000,19500,14000,20500"
st "Addr : (15:0)"
blo "9000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 5,0
)
)
)
*7 (CptPort
uid 31,0
ps "OnEdgeStrategy"
shape (Triangle
uid 32,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,24625,8000,25375"
)
tg (CPTG
uid 33,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 34,0
va (VaSet
font "arial,8,0"
)
xt "9000,24500,10300,25500"
st "rst"
blo "9000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
o 6
suid 6,0
)
)
)
*8 (CptPort
uid 35,0
ps "OnEdgeStrategy"
shape (Triangle
uid 36,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,20625,8000,21375"
)
tg (CPTG
uid 37,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 38,0
va (VaSet
font "arial,8,0"
)
xt "9000,20500,14700,21500"
st "WData : (15:0)"
blo "9000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 7,0
)
)
)
*9 (CptPort
uid 39,0
ps "OnEdgeStrategy"
shape (Triangle
uid 40,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "7250,21625,8000,22375"
)
tg (CPTG
uid 41,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 42,0
va (VaSet
font "arial,8,0"
)
xt "9000,21500,14600,22500"
st "RData : (15:0)"
blo "9000,22300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
suid 8,0
)
)
)
*10 (CptPort
uid 43,0
ps "OnEdgeStrategy"
shape (Diamond
uid 44,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,18625,20750,19375"
)
tg (CPTG
uid 45,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 46,0
va (VaSet
font "arial,8,0"
)
xt "16400,18500,19000,19500"
st "QSClk"
ju 2
blo "19000,19300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "QSClk"
t "std_logic"
o 10
suid 9,0
)
)
)
*11 (CptPort
uid 47,0
ps "OnEdgeStrategy"
shape (Triangle
uid 48,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,16625,20750,17375"
)
tg (CPTG
uid 49,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 50,0
va (VaSet
font "arial,8,0"
)
xt "16400,16500,19000,17500"
st "QSync"
ju 2
blo "19000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "QSync"
t "std_ulogic"
o 8
suid 11,0
)
)
)
*12 (CptPort
uid 51,0
ps "OnEdgeStrategy"
shape (Diamond
uid 52,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "20000,17625,20750,18375"
)
tg (CPTG
uid 53,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 54,0
va (VaSet
font "arial,8,0"
)
xt "15900,17500,19000,18500"
st "QSData"
ju 2
blo "19000,18300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "QSData"
t "std_logic"
o 11
suid 12,0
)
)
)
]
shape (Rectangle
uid 56,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "8000,16000,20000,27000"
)
oxt "15000,6000,33000,26000"
ttg (MlTextGroup
uid 57,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*13 (Text
uid 58,0
va (VaSet
font "arial,8,1"
)
xt "13200,23000,18500,24000"
st "idx_fpga_lib"
blo "13200,23800"
tm "BdLibraryNameMgr"
)
*14 (Text
uid 59,0
va (VaSet
font "arial,8,1"
)
xt "13200,24000,16100,25000"
st "qclictrl"
blo "13200,24800"
tm "CptNameMgr"
)
*15 (Text
uid 60,0
va (VaSet
font "arial,8,1"
)
xt "13200,25000,15300,26000"
st "DUT"
blo "13200,25800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 61,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 62,0
text (MLText
uid 63,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "-11500,22000,19500,22800"
st "BASE_ADDR = X\"1000\"    ( std_logic_vector(15 DOWNTO 0) )  "
)
header ""
)
elements [
(GiElement
name "BASE_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"1000\""
)
]
)
viewicon (ZoomableIcon
uid 64,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "8250,25250,9750,26750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archType 1
archFileType "UNKNOWN"
)
*16 (Net
uid 65,0
decl (Decl
n "ExpAck"
t "std_ulogic"
o 2
suid 1,0
)
declText (MLText
uid 66,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3800,36500,4600"
st "SIGNAL ExpAck : std_ulogic"
)
)
*17 (Net
uid 73,0
decl (Decl
n "RData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
suid 2,0
)
declText (MLText
uid 74,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9400,46500,10200"
st "SIGNAL RData  : std_logic_vector(15 DOWNTO 0)"
)
)
*18 (Net
uid 81,0
decl (Decl
n "QSClk"
t "std_logic"
o 6
suid 3,0
)
declText (MLText
uid 82,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7000,36000,7800"
st "SIGNAL QSClk  : std_logic"
)
)
*19 (Net
uid 89,0
decl (Decl
n "QSync"
t "std_ulogic"
o 8
suid 4,0
)
declText (MLText
uid 90,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8600,36500,9400"
st "SIGNAL QSync  : std_ulogic"
)
)
*20 (Net
uid 97,0
decl (Decl
n "QSData"
t "std_logic"
o 7
suid 5,0
)
declText (MLText
uid 98,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7800,36000,8600"
st "SIGNAL QSData : std_logic"
)
)
*21 (Net
uid 105,0
decl (Decl
n "ExpRd"
t "std_ulogic"
o 3
suid 6,0
)
declText (MLText
uid 106,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4600,36500,5400"
st "SIGNAL ExpRd  : std_ulogic"
)
)
*22 (Net
uid 113,0
decl (Decl
n "ExpWr"
t "std_ulogic"
o 4
suid 7,0
)
declText (MLText
uid 114,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5400,36500,6200"
st "SIGNAL ExpWr  : std_ulogic"
)
)
*23 (Net
uid 121,0
decl (Decl
n "F8M"
t "std_logic"
o 5
suid 8,0
)
declText (MLText
uid 122,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6200,36000,7000"
st "SIGNAL F8M    : std_logic"
)
)
*24 (Net
uid 129,0
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 9,0
)
declText (MLText
uid 130,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3000,46500,3800"
st "SIGNAL Addr   : std_logic_vector(15 DOWNTO 0)"
)
)
*25 (Net
uid 137,0
decl (Decl
n "rst"
t "std_logic"
o 11
suid 10,0
)
declText (MLText
uid 138,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11000,36000,11800"
st "SIGNAL rst    : std_logic"
)
)
*26 (Net
uid 145,0
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 11,0
)
declText (MLText
uid 146,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10200,46500,11000"
st "SIGNAL WData  : std_logic_vector(15 DOWNTO 0)"
)
)
*27 (Blk
uid 153,0
shape (Rectangle
uid 154,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "38000,16000,47000,26000"
)
oxt "55000,14000,73000,34000"
ttg (MlTextGroup
uid 155,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*28 (Text
uid 156,0
va (VaSet
font "arial,8,1"
)
xt "39350,16500,44650,17500"
st "idx_fpga_lib"
blo "39350,17300"
tm "BdLibraryNameMgr"
)
*29 (Text
uid 157,0
va (VaSet
font "arial,8,1"
)
xt "39350,17500,45150,18500"
st "qclictrl_tester"
blo "39350,18300"
tm "BlkNameMgr"
)
*30 (Text
uid 158,0
va (VaSet
font "arial,8,1"
)
xt "39350,18500,41850,19500"
st "tester"
blo "39350,19300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 159,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 160,0
text (MLText
uid 161,0
va (VaSet
font "Courier New,8,0"
)
xt "44350,34500,44350,34500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 162,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "38250,24250,39750,25750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
viewiconposition 0
)
*31 (Grouping
uid 251,0
optionalChildren [
*32 (CommentText
uid 253,0
shape (Rectangle
uid 254,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,50000,43000,51000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 255,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "26200,50000,34800,51000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*33 (CommentText
uid 256,0
shape (Rectangle
uid 257,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "43000,46000,47000,47000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 258,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "43200,46000,46200,47000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*34 (CommentText
uid 259,0
shape (Rectangle
uid 260,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,48000,43000,49000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 261,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "26200,48000,33600,49000"
st "
QCLIctrl Testbench
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*35 (CommentText
uid 262,0
shape (Rectangle
uid 263,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "22000,48000,26000,49000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 264,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "22200,48000,24300,49000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*36 (CommentText
uid 265,0
shape (Rectangle
uid 266,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "43000,47000,63000,51000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 267,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "43200,47200,43800,48200"
st "
 
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*37 (CommentText
uid 268,0
shape (Rectangle
uid 269,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "47000,46000,63000,47000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 270,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "47200,46000,50400,47000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*38 (CommentText
uid 271,0
shape (Rectangle
uid 272,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "22000,46000,43000,48000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 273,0
va (VaSet
fg "32768,0,0"
)
xt "29000,46000,36000,48000"
st "
Harvard University
Anderson Group
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*39 (CommentText
uid 274,0
shape (Rectangle
uid 275,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "22000,49000,26000,50000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 276,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "22200,49000,24300,50000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*40 (CommentText
uid 277,0
shape (Rectangle
uid 278,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "22000,50000,26000,51000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 279,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "22200,50000,24900,51000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*41 (CommentText
uid 280,0
shape (Rectangle
uid 281,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "26000,49000,43000,50000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 282,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "26200,49000,37100,50000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 252,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "22000,46000,63000,51000"
)
oxt "14000,66000,55000,71000"
)
*42 (Blk
uid 706,0
shape (Rectangle
uid 707,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "38000,29000,46000,39000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 708,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*43 (Text
uid 709,0
va (VaSet
font "arial,8,1"
)
xt "39350,32500,44650,33500"
st "idx_fpga_lib"
blo "39350,33300"
tm "BdLibraryNameMgr"
)
*44 (Text
uid 710,0
va (VaSet
font "arial,8,1"
)
xt "39350,33500,43450,34500"
st "mock_qcli"
blo "39350,34300"
tm "BlkNameMgr"
)
*45 (Text
uid 711,0
va (VaSet
font "arial,8,1"
)
xt "39350,34500,41050,35500"
st "qcli"
blo "39350,35300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 712,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 713,0
text (MLText
uid 714,0
va (VaSet
font "Courier New,8,0"
)
xt "39350,42500,39350,42500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 715,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "38250,37250,39750,38750"
iconName "StateMachineViewIcon.png"
iconMaskName "StateMachineViewIcon.msk"
ftype 3
)
viewiconposition 0
)
*46 (Wire
uid 67,0
shape (OrthoPolyLine
uid 68,0
va (VaSet
vasetType 3
)
xt "-1000,17000,7250,17000"
pts [
"7250,17000"
"-1000,17000"
]
)
start &5
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 71,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 72,0
va (VaSet
font "arial,8,0"
)
xt "0,16000,2800,17000"
st "ExpAck"
blo "0,16800"
tm "WireNameMgr"
)
)
on &16
)
*47 (Wire
uid 75,0
shape (OrthoPolyLine
uid 76,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-1000,22000,7250,22000"
pts [
"7250,22000"
"-1000,22000"
]
)
start &9
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 79,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 80,0
va (VaSet
font "arial,8,0"
)
xt "0,21000,5600,22000"
st "RData : (15:0)"
blo "0,21800"
tm "WireNameMgr"
)
)
on &17
)
*48 (Wire
uid 83,0
shape (OrthoPolyLine
uid 84,0
va (VaSet
vasetType 3
)
xt "20750,19000,25000,19000"
pts [
"20750,19000"
"25000,19000"
]
)
start &10
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 87,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 88,0
va (VaSet
font "arial,8,0"
)
xt "21000,18000,23600,19000"
st "QSClk"
blo "21000,18800"
tm "WireNameMgr"
)
)
on &18
)
*49 (Wire
uid 91,0
shape (OrthoPolyLine
uid 92,0
va (VaSet
vasetType 3
)
xt "20750,17000,25000,17000"
pts [
"20750,17000"
"25000,17000"
]
)
start &11
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 95,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 96,0
va (VaSet
font "arial,8,0"
)
xt "21000,16000,23600,17000"
st "QSync"
blo "21000,16800"
tm "WireNameMgr"
)
)
on &19
)
*50 (Wire
uid 99,0
shape (OrthoPolyLine
uid 100,0
va (VaSet
vasetType 3
)
xt "20750,18000,25000,18000"
pts [
"20750,18000"
"25000,18000"
]
)
start &12
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 103,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 104,0
va (VaSet
font "arial,8,0"
)
xt "21000,17000,24100,18000"
st "QSData"
blo "21000,17800"
tm "WireNameMgr"
)
)
on &20
)
*51 (Wire
uid 107,0
shape (OrthoPolyLine
uid 108,0
va (VaSet
vasetType 3
)
xt "-1000,18000,7250,18000"
pts [
"-1000,18000"
"7250,18000"
]
)
end &2
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 111,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 112,0
va (VaSet
font "arial,8,0"
)
xt "0,17000,2600,18000"
st "ExpRd"
blo "0,17800"
tm "WireNameMgr"
)
)
on &21
)
*52 (Wire
uid 115,0
shape (OrthoPolyLine
uid 116,0
va (VaSet
vasetType 3
)
xt "-1000,19000,7250,19000"
pts [
"-1000,19000"
"7250,19000"
]
)
end &3
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 119,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 120,0
va (VaSet
font "arial,8,0"
)
xt "0,18000,2600,19000"
st "ExpWr"
blo "0,18800"
tm "WireNameMgr"
)
)
on &22
)
*53 (Wire
uid 123,0
shape (OrthoPolyLine
uid 124,0
va (VaSet
vasetType 3
)
xt "-1000,24000,7250,24000"
pts [
"-1000,24000"
"7250,24000"
]
)
end &4
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 127,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 128,0
va (VaSet
font "arial,8,0"
)
xt "0,23000,2000,24000"
st "F8M"
blo "0,23800"
tm "WireNameMgr"
)
)
on &23
)
*54 (Wire
uid 131,0
shape (OrthoPolyLine
uid 132,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-1000,20000,7250,20000"
pts [
"-1000,20000"
"7250,20000"
]
)
end &6
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 135,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 136,0
va (VaSet
font "arial,8,0"
)
xt "0,19000,5000,20000"
st "Addr : (15:0)"
blo "0,19800"
tm "WireNameMgr"
)
)
on &24
)
*55 (Wire
uid 139,0
shape (OrthoPolyLine
uid 140,0
va (VaSet
vasetType 3
)
xt "-1000,25000,7250,25000"
pts [
"-1000,25000"
"7250,25000"
]
)
end &7
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 143,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 144,0
va (VaSet
font "arial,8,0"
)
xt "0,24000,1300,25000"
st "rst"
blo "0,24800"
tm "WireNameMgr"
)
)
on &25
)
*56 (Wire
uid 147,0
shape (OrthoPolyLine
uid 148,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-1000,21000,7250,21000"
pts [
"-1000,21000"
"7250,21000"
]
)
end &8
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 151,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 152,0
va (VaSet
font "arial,8,0"
)
xt "0,20000,5700,21000"
st "WData : (15:0)"
blo "0,20800"
tm "WireNameMgr"
)
)
on &26
)
*57 (Wire
uid 163,0
shape (OrthoPolyLine
uid 164,0
va (VaSet
vasetType 3
)
xt "47000,17000,56000,17000"
pts [
"47000,17000"
"56000,17000"
]
)
start &27
sat 1
eat 16
st 0
sf 1
tg (WTG
uid 169,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 170,0
va (VaSet
font "arial,8,0"
)
xt "48000,16000,50800,17000"
st "ExpAck"
blo "48000,16800"
tm "WireNameMgr"
)
)
on &16
)
*58 (Wire
uid 171,0
shape (OrthoPolyLine
uid 172,0
va (VaSet
vasetType 3
)
xt "29000,17000,38000,17000"
pts [
"29000,17000"
"38000,17000"
]
)
end &27
sat 16
eat 2
st 0
sf 1
tg (WTG
uid 177,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 178,0
va (VaSet
font "arial,8,0"
)
xt "30000,16000,32600,17000"
st "ExpRd"
blo "30000,16800"
tm "WireNameMgr"
)
)
on &21
)
*59 (Wire
uid 179,0
shape (OrthoPolyLine
uid 180,0
va (VaSet
vasetType 3
)
xt "29000,19000,38000,19000"
pts [
"29000,19000"
"38000,19000"
]
)
end &27
sat 16
eat 2
st 0
sf 1
tg (WTG
uid 185,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 186,0
va (VaSet
font "arial,8,0"
)
xt "30000,18000,32000,19000"
st "F8M"
blo "30000,18800"
tm "WireNameMgr"
)
)
on &23
)
*60 (Wire
uid 187,0
shape (OrthoPolyLine
uid 188,0
va (VaSet
vasetType 3
)
xt "47000,21000,56000,21000"
pts [
"47000,21000"
"56000,21000"
]
)
start &27
sat 1
eat 16
st 0
sf 1
tg (WTG
uid 193,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 194,0
va (VaSet
font "arial,8,0"
)
xt "48000,20000,50600,21000"
st "QSync"
blo "48000,20800"
tm "WireNameMgr"
)
)
on &19
)
*61 (Wire
uid 195,0
shape (OrthoPolyLine
uid 196,0
va (VaSet
vasetType 3
)
xt "47000,22000,56000,22000"
pts [
"47000,22000"
"56000,22000"
]
)
start &27
sat 4
eat 16
st 0
sf 1
tg (WTG
uid 201,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 202,0
va (VaSet
font "arial,8,0"
)
xt "48000,21000,51100,22000"
st "QSData"
blo "48000,21800"
tm "WireNameMgr"
)
)
on &20
)
*62 (Wire
uid 203,0
shape (OrthoPolyLine
uid 204,0
va (VaSet
vasetType 3
)
xt "47000,23000,55000,23000"
pts [
"47000,23000"
"55000,23000"
]
)
start &27
sat 4
eat 16
st 0
sf 1
tg (WTG
uid 209,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 210,0
va (VaSet
font "arial,8,0"
)
xt "48000,22000,50600,23000"
st "QSClk"
blo "48000,22800"
tm "WireNameMgr"
)
)
on &18
)
*63 (Wire
uid 211,0
shape (OrthoPolyLine
uid 212,0
va (VaSet
vasetType 3
)
xt "29000,21000,38000,21000"
pts [
"29000,21000"
"38000,21000"
]
)
end &27
sat 16
eat 2
st 0
sf 1
tg (WTG
uid 217,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 218,0
va (VaSet
font "arial,8,0"
)
xt "30000,20000,31300,21000"
st "rst"
blo "30000,20800"
tm "WireNameMgr"
)
)
on &25
)
*64 (Wire
uid 219,0
shape (OrthoPolyLine
uid 220,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "29000,20000,38000,20000"
pts [
"29000,20000"
"38000,20000"
]
)
end &27
sat 16
eat 2
sty 1
st 0
sf 1
tg (WTG
uid 225,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 226,0
va (VaSet
font "arial,8,0"
)
xt "30000,19000,35000,20000"
st "Addr : (15:0)"
blo "30000,19800"
tm "WireNameMgr"
)
)
on &24
)
*65 (Wire
uid 227,0
shape (OrthoPolyLine
uid 228,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "29000,22000,38000,22000"
pts [
"29000,22000"
"38000,22000"
]
)
end &27
sat 16
eat 2
sty 1
st 0
sf 1
tg (WTG
uid 233,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 234,0
va (VaSet
font "arial,8,0"
)
xt "30000,21000,35700,22000"
st "WData : (15:0)"
blo "30000,21800"
tm "WireNameMgr"
)
)
on &26
)
*66 (Wire
uid 235,0
shape (OrthoPolyLine
uid 236,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "47000,18000,56000,18000"
pts [
"47000,18000"
"56000,18000"
]
)
start &27
sat 1
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 241,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 242,0
va (VaSet
font "arial,8,0"
)
xt "48000,17000,53600,18000"
st "RData : (15:0)"
blo "48000,17800"
tm "WireNameMgr"
)
)
on &17
)
*67 (Wire
uid 243,0
shape (OrthoPolyLine
uid 244,0
va (VaSet
vasetType 3
)
xt "29000,18000,38000,18000"
pts [
"29000,18000"
"38000,18000"
]
)
end &27
sat 16
eat 2
st 0
sf 1
tg (WTG
uid 249,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 250,0
va (VaSet
font "arial,8,0"
)
xt "30000,17000,32600,18000"
st "ExpWr"
blo "30000,17800"
tm "WireNameMgr"
)
)
on &22
)
*68 (Wire
uid 716,0
shape (OrthoPolyLine
uid 717,0
va (VaSet
vasetType 3
)
xt "32000,37000,38000,37000"
pts [
"32000,37000"
"38000,37000"
]
)
end &42
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 720,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 721,0
va (VaSet
font "arial,8,0"
)
xt "34000,36000,35300,37000"
st "rst"
blo "34000,36800"
tm "WireNameMgr"
)
)
on &25
)
*69 (Wire
uid 724,0
shape (OrthoPolyLine
uid 725,0
va (VaSet
vasetType 3
)
xt "32000,36000,38000,36000"
pts [
"32000,36000"
"38000,36000"
]
)
end &42
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 728,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 729,0
va (VaSet
font "arial,8,0"
)
xt "34000,35000,36000,36000"
st "F8M"
blo "34000,35800"
tm "WireNameMgr"
)
)
on &23
)
*70 (Wire
uid 732,0
shape (OrthoPolyLine
uid 733,0
va (VaSet
vasetType 3
)
xt "32000,31000,38000,31000"
pts [
"32000,31000"
"38000,31000"
]
)
end &42
sat 16
eat 4
stc 0
st 0
sf 1
si 0
tg (WTG
uid 736,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 737,0
va (VaSet
font "arial,8,0"
)
xt "34000,30000,36600,31000"
st "QSClk"
blo "34000,30800"
tm "WireNameMgr"
)
)
on &18
)
*71 (Wire
uid 740,0
shape (OrthoPolyLine
uid 741,0
va (VaSet
vasetType 3
)
xt "32000,30000,38000,30000"
pts [
"32000,30000"
"38000,30000"
]
)
end &42
sat 16
eat 4
stc 0
st 0
sf 1
si 0
tg (WTG
uid 744,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 745,0
va (VaSet
font "arial,8,0"
)
xt "34000,29000,37100,30000"
st "QSData"
blo "34000,29800"
tm "WireNameMgr"
)
)
on &20
)
*72 (Wire
uid 748,0
shape (OrthoPolyLine
uid 749,0
va (VaSet
vasetType 3
)
xt "32000,32000,38000,32000"
pts [
"32000,32000"
"38000,32000"
]
)
end &42
sat 16
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 752,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 753,0
va (VaSet
font "arial,8,0"
)
xt "34000,31000,36600,32000"
st "QSync"
blo "34000,31800"
tm "WireNameMgr"
)
)
on &19
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *73 (PackageList
uid 305,0
stg "VerticalLayoutStrategy"
textVec [
*74 (Text
uid 306,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*75 (MLText
uid 307,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,12900,4000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_unsigned.ALL;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 308,0
stg "VerticalLayoutStrategy"
textVec [
*76 (Text
uid 309,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*77 (Text
uid 310,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*78 (MLText
uid 311,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*79 (Text
uid 312,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*80 (MLText
uid 313,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*81 (Text
uid 314,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*82 (MLText
uid 315,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,102,1018,792"
viewArea "5242,3998,67805,44217"
cachedDiagramExtent "-11500,0,63000,51000"
pageSetupInfo (PageSetupInfo
ptrCmd "Adobe PDF,winspool,"
fileName "My Documents\\*.pdf"
toPrinter 1
colour 1
xMargin 48
yMargin 48
paperWidth 783
paperHeight 1013
windowsPaperWidth 783
windowsPaperHeight 1013
paperType "Letter"
windowsPaperName "Letter"
windowsPaperType 1
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "-5000,0"
lastUid 755,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*83 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*84 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*85 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*86 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*87 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*88 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*89 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*90 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*91 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*92 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*93 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*94 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*95 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*96 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*97 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*98 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*99 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*100 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*101 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*102 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*103 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "20000,2000,27100,3000"
st "Diagram Signals:"
blo "20000,2800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 11,0
usingSuid 1
emptyRow *104 (LEmptyRow
)
uid 318,0
optionalChildren [
*105 (RefLabelRowHdr
)
*106 (TitleRowHdr
)
*107 (FilterRowHdr
)
*108 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*109 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*110 (GroupColHdr
tm "GroupColHdrMgr"
)
*111 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*112 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*113 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*114 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*115 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*116 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*117 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpAck"
t "std_ulogic"
o 2
suid 1,0
)
)
uid 283,0
)
*118 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 9
suid 2,0
)
)
uid 285,0
)
*119 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "QSClk"
t "std_logic"
o 6
suid 3,0
)
)
uid 287,0
)
*120 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "QSync"
t "std_ulogic"
o 8
suid 4,0
)
)
uid 289,0
)
*121 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "QSData"
t "std_logic"
o 7
suid 5,0
)
)
uid 291,0
)
*122 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpRd"
t "std_ulogic"
o 3
suid 6,0
)
)
uid 293,0
)
*123 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpWr"
t "std_ulogic"
o 4
suid 7,0
)
)
uid 295,0
)
*124 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "F8M"
t "std_logic"
o 5
suid 8,0
)
)
uid 297,0
)
*125 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 9,0
)
)
uid 299,0
)
*126 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst"
t "std_logic"
o 11
suid 10,0
)
)
uid 301,0
)
*127 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 10
suid 11,0
)
)
uid 303,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 331,0
optionalChildren [
*128 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *129 (MRCItem
litem &104
pos 11
dimension 20
)
uid 333,0
optionalChildren [
*130 (MRCItem
litem &105
pos 0
dimension 20
uid 334,0
)
*131 (MRCItem
litem &106
pos 1
dimension 23
uid 335,0
)
*132 (MRCItem
litem &107
pos 2
hidden 1
dimension 20
uid 336,0
)
*133 (MRCItem
litem &117
pos 0
dimension 20
uid 284,0
)
*134 (MRCItem
litem &118
pos 1
dimension 20
uid 286,0
)
*135 (MRCItem
litem &119
pos 2
dimension 20
uid 288,0
)
*136 (MRCItem
litem &120
pos 3
dimension 20
uid 290,0
)
*137 (MRCItem
litem &121
pos 4
dimension 20
uid 292,0
)
*138 (MRCItem
litem &122
pos 5
dimension 20
uid 294,0
)
*139 (MRCItem
litem &123
pos 6
dimension 20
uid 296,0
)
*140 (MRCItem
litem &124
pos 7
dimension 20
uid 298,0
)
*141 (MRCItem
litem &125
pos 8
dimension 20
uid 300,0
)
*142 (MRCItem
litem &126
pos 9
dimension 20
uid 302,0
)
*143 (MRCItem
litem &127
pos 10
dimension 20
uid 304,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 337,0
optionalChildren [
*144 (MRCItem
litem &108
pos 0
dimension 20
uid 338,0
)
*145 (MRCItem
litem &110
pos 1
dimension 50
uid 339,0
)
*146 (MRCItem
litem &111
pos 2
dimension 100
uid 340,0
)
*147 (MRCItem
litem &112
pos 3
dimension 50
uid 341,0
)
*148 (MRCItem
litem &113
pos 4
dimension 100
uid 342,0
)
*149 (MRCItem
litem &114
pos 5
dimension 100
uid 343,0
)
*150 (MRCItem
litem &115
pos 6
dimension 50
uid 344,0
)
*151 (MRCItem
litem &116
pos 7
dimension 80
uid 345,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 332,0
vaOverrides [
]
)
]
)
uid 317,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *152 (LEmptyRow
)
uid 347,0
optionalChildren [
*153 (RefLabelRowHdr
)
*154 (TitleRowHdr
)
*155 (FilterRowHdr
)
*156 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*157 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*158 (GroupColHdr
tm "GroupColHdrMgr"
)
*159 (NameColHdr
tm "GenericNameColHdrMgr"
)
*160 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*161 (InitColHdr
tm "GenericValueColHdrMgr"
)
*162 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*163 (EolColHdr
tm "GenericEolColHdrMgr"
)
*164 (LogGeneric
generic (GiElement
name "BASE_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"1000\""
)
uid 9,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 359,0
optionalChildren [
*165 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *166 (MRCItem
litem &152
pos 1
dimension 20
)
uid 361,0
optionalChildren [
*167 (MRCItem
litem &153
pos 0
dimension 20
uid 362,0
)
*168 (MRCItem
litem &154
pos 1
dimension 23
uid 363,0
)
*169 (MRCItem
litem &155
pos 2
hidden 1
dimension 20
uid 364,0
)
*170 (MRCItem
litem &164
pos 0
dimension 20
uid 10,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 365,0
optionalChildren [
*171 (MRCItem
litem &156
pos 0
dimension 20
uid 366,0
)
*172 (MRCItem
litem &158
pos 1
dimension 50
uid 367,0
)
*173 (MRCItem
litem &159
pos 2
dimension 100
uid 368,0
)
*174 (MRCItem
litem &160
pos 3
dimension 100
uid 369,0
)
*175 (MRCItem
litem &161
pos 4
dimension 50
uid 370,0
)
*176 (MRCItem
litem &162
pos 5
dimension 50
uid 371,0
)
*177 (MRCItem
litem &163
pos 6
dimension 80
uid 372,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 360,0
vaOverrides [
]
)
]
)
uid 346,0
type 1
)
activeModelName "BlockDiag"
)
