
IMU_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000131d0  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004131d0  004131d0  0001b1d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009ec  20000000  004131d8  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00003640  200009f0  00413bc8  000209ec  2**3
                  ALLOC
  4 .stack        00000800  20004030  00417208  000209ec  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  000209ec  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  00020a15  2**0
                  CONTENTS, READONLY
  7 .debug_info   0001411c  00000000  00000000  00020a70  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000039ce  00000000  00000000  00034b8c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00006fa8  00000000  00000000  0003855a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000013b0  00000000  00000000  0003f502  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00001190  00000000  00000000  000408b2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000162c9  00000000  00000000  00041a42  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001818f  00000000  00000000  00057d0b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0004add0  00000000  00000000  0006fe9a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00005190  00000000  00000000  000bac6c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20004830 	.word	0x20004830
  400004:	00404d45 	.word	0x00404d45
  400008:	00404d3d 	.word	0x00404d3d
  40000c:	00404d3d 	.word	0x00404d3d
  400010:	00404d3d 	.word	0x00404d3d
  400014:	00404d3d 	.word	0x00404d3d
  400018:	00404d3d 	.word	0x00404d3d
	...
  40002c:	0040526d 	.word	0x0040526d
  400030:	00404d3d 	.word	0x00404d3d
  400034:	00000000 	.word	0x00000000
  400038:	00405359 	.word	0x00405359
  40003c:	00405395 	.word	0x00405395
  400040:	00404d3d 	.word	0x00404d3d
  400044:	00404d3d 	.word	0x00404d3d
  400048:	00404d3d 	.word	0x00404d3d
  40004c:	00404d3d 	.word	0x00404d3d
  400050:	00404d3d 	.word	0x00404d3d
  400054:	00404d3d 	.word	0x00404d3d
  400058:	00404d3d 	.word	0x00404d3d
  40005c:	00404d3d 	.word	0x00404d3d
  400060:	00402a89 	.word	0x00402a89
  400064:	00402a99 	.word	0x00402a99
  400068:	00404d3d 	.word	0x00404d3d
  40006c:	00404391 	.word	0x00404391
  400070:	004043a9 	.word	0x004043a9
  400074:	004043c1 	.word	0x004043c1
  400078:	00404d3d 	.word	0x00404d3d
  40007c:	00404d3d 	.word	0x00404d3d
  400080:	00404d3d 	.word	0x00404d3d
  400084:	00404d3d 	.word	0x00404d3d
  400088:	00404d3d 	.word	0x00404d3d
  40008c:	004021f1 	.word	0x004021f1
  400090:	00402201 	.word	0x00402201
  400094:	004004d9 	.word	0x004004d9
  400098:	00404d3d 	.word	0x00404d3d
  40009c:	00404d3d 	.word	0x00404d3d
  4000a0:	00404d3d 	.word	0x00404d3d
  4000a4:	00404d3d 	.word	0x00404d3d
  4000a8:	00404d3d 	.word	0x00404d3d
  4000ac:	00404d3d 	.word	0x00404d3d
  4000b0:	00404d3d 	.word	0x00404d3d
  4000b4:	00404d3d 	.word	0x00404d3d
  4000b8:	00404d3d 	.word	0x00404d3d
  4000bc:	00404d3d 	.word	0x00404d3d
  4000c0:	00404d3d 	.word	0x00404d3d

004000c4 <__do_global_dtors_aux>:
  4000c4:	b510      	push	{r4, lr}
  4000c6:	4c05      	ldr	r4, [pc, #20]	; (4000dc <__do_global_dtors_aux+0x18>)
  4000c8:	7823      	ldrb	r3, [r4, #0]
  4000ca:	b933      	cbnz	r3, 4000da <__do_global_dtors_aux+0x16>
  4000cc:	4b04      	ldr	r3, [pc, #16]	; (4000e0 <__do_global_dtors_aux+0x1c>)
  4000ce:	b113      	cbz	r3, 4000d6 <__do_global_dtors_aux+0x12>
  4000d0:	4804      	ldr	r0, [pc, #16]	; (4000e4 <__do_global_dtors_aux+0x20>)
  4000d2:	f3af 8000 	nop.w
  4000d6:	2301      	movs	r3, #1
  4000d8:	7023      	strb	r3, [r4, #0]
  4000da:	bd10      	pop	{r4, pc}
  4000dc:	200009f0 	.word	0x200009f0
  4000e0:	00000000 	.word	0x00000000
  4000e4:	004131d8 	.word	0x004131d8

004000e8 <frame_dummy>:
  4000e8:	b508      	push	{r3, lr}
  4000ea:	4b06      	ldr	r3, [pc, #24]	; (400104 <frame_dummy+0x1c>)
  4000ec:	b11b      	cbz	r3, 4000f6 <frame_dummy+0xe>
  4000ee:	4806      	ldr	r0, [pc, #24]	; (400108 <frame_dummy+0x20>)
  4000f0:	4906      	ldr	r1, [pc, #24]	; (40010c <frame_dummy+0x24>)
  4000f2:	f3af 8000 	nop.w
  4000f6:	4806      	ldr	r0, [pc, #24]	; (400110 <frame_dummy+0x28>)
  4000f8:	6803      	ldr	r3, [r0, #0]
  4000fa:	b113      	cbz	r3, 400102 <frame_dummy+0x1a>
  4000fc:	4b05      	ldr	r3, [pc, #20]	; (400114 <frame_dummy+0x2c>)
  4000fe:	b103      	cbz	r3, 400102 <frame_dummy+0x1a>
  400100:	4798      	blx	r3
  400102:	bd08      	pop	{r3, pc}
  400104:	00000000 	.word	0x00000000
  400108:	004131d8 	.word	0x004131d8
  40010c:	200009f4 	.word	0x200009f4
  400110:	004131d8 	.word	0x004131d8
  400114:	00000000 	.word	0x00000000

00400118 <initKalman>:
double angle = 0;
double bias = 0;

double P[2][2] = {0};

void initKalman(KalmanConst *kalmanInit){
  400118:	b480      	push	{r7}
  40011a:	b083      	sub	sp, #12
  40011c:	af00      	add	r7, sp, #0
  40011e:	6078      	str	r0, [r7, #4]
	Qangle		=	kalmanInit->Qangle;
  400120:	687b      	ldr	r3, [r7, #4]
  400122:	e9d3 2300 	ldrd	r2, r3, [r3]
  400126:	491c      	ldr	r1, [pc, #112]	; (400198 <initKalman+0x80>)
  400128:	e9c1 2300 	strd	r2, r3, [r1]
	Qbias		=	kalmanInit->Qbias;
  40012c:	687b      	ldr	r3, [r7, #4]
  40012e:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
  400132:	491a      	ldr	r1, [pc, #104]	; (40019c <initKalman+0x84>)
  400134:	e9c1 2300 	strd	r2, r3, [r1]
	Rmeasure	=	kalmanInit->Rmeasure;
  400138:	687b      	ldr	r3, [r7, #4]
  40013a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
  40013e:	4918      	ldr	r1, [pc, #96]	; (4001a0 <initKalman+0x88>)
  400140:	e9c1 2300 	strd	r2, r3, [r1]
	
	angle		=	kalmanInit->angleInit;	//Reset Angle
  400144:	687b      	ldr	r3, [r7, #4]
  400146:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
  40014a:	4916      	ldr	r1, [pc, #88]	; (4001a4 <initKalman+0x8c>)
  40014c:	e9c1 2300 	strd	r2, r3, [r1]
	bias		=	kalmanInit->bias;		//Reset Bias
  400150:	687b      	ldr	r3, [r7, #4]
  400152:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  400156:	4914      	ldr	r1, [pc, #80]	; (4001a8 <initKalman+0x90>)
  400158:	e9c1 2300 	strd	r2, r3, [r1]
	
	P[0][0]		=	kalmanInit->P[0][0];	//Initialize Error Covariance Matrix
  40015c:	687b      	ldr	r3, [r7, #4]
  40015e:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
  400162:	4912      	ldr	r1, [pc, #72]	; (4001ac <initKalman+0x94>)
  400164:	e9c1 2300 	strd	r2, r3, [r1]
	P[1][0]		=	kalmanInit->P[1][0];
  400168:	687b      	ldr	r3, [r7, #4]
  40016a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
  40016e:	490f      	ldr	r1, [pc, #60]	; (4001ac <initKalman+0x94>)
  400170:	e9c1 2304 	strd	r2, r3, [r1, #16]
	P[0][1]		=	kalmanInit->P[0][1];
  400174:	687b      	ldr	r3, [r7, #4]
  400176:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
  40017a:	490c      	ldr	r1, [pc, #48]	; (4001ac <initKalman+0x94>)
  40017c:	e9c1 2302 	strd	r2, r3, [r1, #8]
	P[1][1]		=	kalmanInit->P[1][1];
  400180:	687b      	ldr	r3, [r7, #4]
  400182:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
  400186:	4909      	ldr	r1, [pc, #36]	; (4001ac <initKalman+0x94>)
  400188:	e9c1 2306 	strd	r2, r3, [r1, #24]
}
  40018c:	370c      	adds	r7, #12
  40018e:	46bd      	mov	sp, r7
  400190:	f85d 7b04 	ldr.w	r7, [sp], #4
  400194:	4770      	bx	lr
  400196:	bf00      	nop
  400198:	20000a10 	.word	0x20000a10
  40019c:	20000a18 	.word	0x20000a18
  4001a0:	20000a20 	.word	0x20000a20
  4001a4:	20000a28 	.word	0x20000a28
  4001a8:	20000a30 	.word	0x20000a30
  4001ac:	20000a38 	.word	0x20000a38

004001b0 <getKalmanAngle>:

double getKalmanAngle (float newAngle, float newRate, float dt){
  4001b0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4001b4:	b093      	sub	sp, #76	; 0x4c
  4001b6:	af00      	add	r7, sp, #0
  4001b8:	60f8      	str	r0, [r7, #12]
  4001ba:	60b9      	str	r1, [r7, #8]
  4001bc:	607a      	str	r2, [r7, #4]
	
	double rate = newRate - bias;
  4001be:	4b7f      	ldr	r3, [pc, #508]	; (4003bc <getKalmanAngle+0x20c>)
  4001c0:	68b8      	ldr	r0, [r7, #8]
  4001c2:	4798      	blx	r3
  4001c4:	4b7e      	ldr	r3, [pc, #504]	; (4003c0 <getKalmanAngle+0x210>)
  4001c6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4001ca:	4c7e      	ldr	r4, [pc, #504]	; (4003c4 <getKalmanAngle+0x214>)
  4001cc:	47a0      	blx	r4
  4001ce:	4602      	mov	r2, r0
  4001d0:	460b      	mov	r3, r1
  4001d2:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	angle += dt*rate;
  4001d6:	4b79      	ldr	r3, [pc, #484]	; (4003bc <getKalmanAngle+0x20c>)
  4001d8:	6878      	ldr	r0, [r7, #4]
  4001da:	4798      	blx	r3
  4001dc:	4602      	mov	r2, r0
  4001de:	460b      	mov	r3, r1
  4001e0:	4c79      	ldr	r4, [pc, #484]	; (4003c8 <getKalmanAngle+0x218>)
  4001e2:	4610      	mov	r0, r2
  4001e4:	4619      	mov	r1, r3
  4001e6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
  4001ea:	47a0      	blx	r4
  4001ec:	4602      	mov	r2, r0
  4001ee:	460b      	mov	r3, r1
  4001f0:	4610      	mov	r0, r2
  4001f2:	4619      	mov	r1, r3
  4001f4:	4b75      	ldr	r3, [pc, #468]	; (4003cc <getKalmanAngle+0x21c>)
  4001f6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4001fa:	4c75      	ldr	r4, [pc, #468]	; (4003d0 <getKalmanAngle+0x220>)
  4001fc:	47a0      	blx	r4
  4001fe:	4602      	mov	r2, r0
  400200:	460b      	mov	r3, r1
  400202:	4972      	ldr	r1, [pc, #456]	; (4003cc <getKalmanAngle+0x21c>)
  400204:	e9c1 2300 	strd	r2, r3, [r1]
	
	P[0][0] += dt * (dt*P[1][1] - P[0][1] - P[1][0] + Qangle);
  400208:	4b72      	ldr	r3, [pc, #456]	; (4003d4 <getKalmanAngle+0x224>)
  40020a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40020e:	4b6b      	ldr	r3, [pc, #428]	; (4003bc <getKalmanAngle+0x20c>)
  400210:	6878      	ldr	r0, [r7, #4]
  400212:	4798      	blx	r3
  400214:	4680      	mov	r8, r0
  400216:	4689      	mov	r9, r1
  400218:	4b68      	ldr	r3, [pc, #416]	; (4003bc <getKalmanAngle+0x20c>)
  40021a:	6878      	ldr	r0, [r7, #4]
  40021c:	4798      	blx	r3
  40021e:	4b6d      	ldr	r3, [pc, #436]	; (4003d4 <getKalmanAngle+0x224>)
  400220:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
  400224:	4e68      	ldr	r6, [pc, #416]	; (4003c8 <getKalmanAngle+0x218>)
  400226:	47b0      	blx	r6
  400228:	4602      	mov	r2, r0
  40022a:	460b      	mov	r3, r1
  40022c:	4610      	mov	r0, r2
  40022e:	4619      	mov	r1, r3
  400230:	4b68      	ldr	r3, [pc, #416]	; (4003d4 <getKalmanAngle+0x224>)
  400232:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
  400236:	4e63      	ldr	r6, [pc, #396]	; (4003c4 <getKalmanAngle+0x214>)
  400238:	47b0      	blx	r6
  40023a:	4602      	mov	r2, r0
  40023c:	460b      	mov	r3, r1
  40023e:	4610      	mov	r0, r2
  400240:	4619      	mov	r1, r3
  400242:	4b64      	ldr	r3, [pc, #400]	; (4003d4 <getKalmanAngle+0x224>)
  400244:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
  400248:	4e5e      	ldr	r6, [pc, #376]	; (4003c4 <getKalmanAngle+0x214>)
  40024a:	47b0      	blx	r6
  40024c:	4602      	mov	r2, r0
  40024e:	460b      	mov	r3, r1
  400250:	4610      	mov	r0, r2
  400252:	4619      	mov	r1, r3
  400254:	4b60      	ldr	r3, [pc, #384]	; (4003d8 <getKalmanAngle+0x228>)
  400256:	e9d3 2300 	ldrd	r2, r3, [r3]
  40025a:	4e5d      	ldr	r6, [pc, #372]	; (4003d0 <getKalmanAngle+0x220>)
  40025c:	47b0      	blx	r6
  40025e:	4602      	mov	r2, r0
  400260:	460b      	mov	r3, r1
  400262:	4e59      	ldr	r6, [pc, #356]	; (4003c8 <getKalmanAngle+0x218>)
  400264:	4640      	mov	r0, r8
  400266:	4649      	mov	r1, r9
  400268:	47b0      	blx	r6
  40026a:	4602      	mov	r2, r0
  40026c:	460b      	mov	r3, r1
  40026e:	4e58      	ldr	r6, [pc, #352]	; (4003d0 <getKalmanAngle+0x220>)
  400270:	4620      	mov	r0, r4
  400272:	4629      	mov	r1, r5
  400274:	47b0      	blx	r6
  400276:	4602      	mov	r2, r0
  400278:	460b      	mov	r3, r1
  40027a:	4956      	ldr	r1, [pc, #344]	; (4003d4 <getKalmanAngle+0x224>)
  40027c:	e9c1 2300 	strd	r2, r3, [r1]
	P[0][1] -= dt * P[1][1];
  400280:	4b54      	ldr	r3, [pc, #336]	; (4003d4 <getKalmanAngle+0x224>)
  400282:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
  400286:	4b4d      	ldr	r3, [pc, #308]	; (4003bc <getKalmanAngle+0x20c>)
  400288:	6878      	ldr	r0, [r7, #4]
  40028a:	4798      	blx	r3
  40028c:	4b51      	ldr	r3, [pc, #324]	; (4003d4 <getKalmanAngle+0x224>)
  40028e:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
  400292:	4e4d      	ldr	r6, [pc, #308]	; (4003c8 <getKalmanAngle+0x218>)
  400294:	47b0      	blx	r6
  400296:	4602      	mov	r2, r0
  400298:	460b      	mov	r3, r1
  40029a:	4e4a      	ldr	r6, [pc, #296]	; (4003c4 <getKalmanAngle+0x214>)
  40029c:	4620      	mov	r0, r4
  40029e:	4629      	mov	r1, r5
  4002a0:	47b0      	blx	r6
  4002a2:	4602      	mov	r2, r0
  4002a4:	460b      	mov	r3, r1
  4002a6:	494b      	ldr	r1, [pc, #300]	; (4003d4 <getKalmanAngle+0x224>)
  4002a8:	e9c1 2302 	strd	r2, r3, [r1, #8]
	P[1][0] -= dt * P[1][1];
  4002ac:	4b49      	ldr	r3, [pc, #292]	; (4003d4 <getKalmanAngle+0x224>)
  4002ae:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
  4002b2:	4b42      	ldr	r3, [pc, #264]	; (4003bc <getKalmanAngle+0x20c>)
  4002b4:	6878      	ldr	r0, [r7, #4]
  4002b6:	4798      	blx	r3
  4002b8:	4b46      	ldr	r3, [pc, #280]	; (4003d4 <getKalmanAngle+0x224>)
  4002ba:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
  4002be:	4e42      	ldr	r6, [pc, #264]	; (4003c8 <getKalmanAngle+0x218>)
  4002c0:	47b0      	blx	r6
  4002c2:	4602      	mov	r2, r0
  4002c4:	460b      	mov	r3, r1
  4002c6:	4e3f      	ldr	r6, [pc, #252]	; (4003c4 <getKalmanAngle+0x214>)
  4002c8:	4620      	mov	r0, r4
  4002ca:	4629      	mov	r1, r5
  4002cc:	47b0      	blx	r6
  4002ce:	4602      	mov	r2, r0
  4002d0:	460b      	mov	r3, r1
  4002d2:	4940      	ldr	r1, [pc, #256]	; (4003d4 <getKalmanAngle+0x224>)
  4002d4:	e9c1 2304 	strd	r2, r3, [r1, #16]
	P[1][1] += Qbias * dt;
  4002d8:	4b3e      	ldr	r3, [pc, #248]	; (4003d4 <getKalmanAngle+0x224>)
  4002da:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
  4002de:	4b37      	ldr	r3, [pc, #220]	; (4003bc <getKalmanAngle+0x20c>)
  4002e0:	6878      	ldr	r0, [r7, #4]
  4002e2:	4798      	blx	r3
  4002e4:	4b3d      	ldr	r3, [pc, #244]	; (4003dc <getKalmanAngle+0x22c>)
  4002e6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4002ea:	4e37      	ldr	r6, [pc, #220]	; (4003c8 <getKalmanAngle+0x218>)
  4002ec:	47b0      	blx	r6
  4002ee:	4602      	mov	r2, r0
  4002f0:	460b      	mov	r3, r1
  4002f2:	4e37      	ldr	r6, [pc, #220]	; (4003d0 <getKalmanAngle+0x220>)
  4002f4:	4620      	mov	r0, r4
  4002f6:	4629      	mov	r1, r5
  4002f8:	47b0      	blx	r6
  4002fa:	4602      	mov	r2, r0
  4002fc:	460b      	mov	r3, r1
  4002fe:	4935      	ldr	r1, [pc, #212]	; (4003d4 <getKalmanAngle+0x224>)
  400300:	e9c1 2306 	strd	r2, r3, [r1, #24]
	
	double S = P[0][0] + Rmeasure;
  400304:	4b33      	ldr	r3, [pc, #204]	; (4003d4 <getKalmanAngle+0x224>)
  400306:	e9d3 0100 	ldrd	r0, r1, [r3]
  40030a:	4b35      	ldr	r3, [pc, #212]	; (4003e0 <getKalmanAngle+0x230>)
  40030c:	e9d3 2300 	ldrd	r2, r3, [r3]
  400310:	4c2f      	ldr	r4, [pc, #188]	; (4003d0 <getKalmanAngle+0x220>)
  400312:	47a0      	blx	r4
  400314:	4602      	mov	r2, r0
  400316:	460b      	mov	r3, r1
  400318:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
	
	double K[2];
	K[0] = P[0][0]/S;
  40031c:	4b2d      	ldr	r3, [pc, #180]	; (4003d4 <getKalmanAngle+0x224>)
  40031e:	e9d3 2300 	ldrd	r2, r3, [r3]
  400322:	4c30      	ldr	r4, [pc, #192]	; (4003e4 <getKalmanAngle+0x234>)
  400324:	4610      	mov	r0, r2
  400326:	4619      	mov	r1, r3
  400328:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
  40032c:	47a0      	blx	r4
  40032e:	4602      	mov	r2, r0
  400330:	460b      	mov	r3, r1
  400332:	e9c7 2304 	strd	r2, r3, [r7, #16]
	K[1] = P[1][0]/S;
  400336:	4b27      	ldr	r3, [pc, #156]	; (4003d4 <getKalmanAngle+0x224>)
  400338:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
  40033c:	4c29      	ldr	r4, [pc, #164]	; (4003e4 <getKalmanAngle+0x234>)
  40033e:	4610      	mov	r0, r2
  400340:	4619      	mov	r1, r3
  400342:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
  400346:	47a0      	blx	r4
  400348:	4602      	mov	r2, r0
  40034a:	460b      	mov	r3, r1
  40034c:	e9c7 2306 	strd	r2, r3, [r7, #24]
	
	double y = newAngle - angle;
  400350:	4b1a      	ldr	r3, [pc, #104]	; (4003bc <getKalmanAngle+0x20c>)
  400352:	68f8      	ldr	r0, [r7, #12]
  400354:	4798      	blx	r3
  400356:	4b1d      	ldr	r3, [pc, #116]	; (4003cc <getKalmanAngle+0x21c>)
  400358:	e9d3 2300 	ldrd	r2, r3, [r3]
  40035c:	4c19      	ldr	r4, [pc, #100]	; (4003c4 <getKalmanAngle+0x214>)
  40035e:	47a0      	blx	r4
  400360:	4602      	mov	r2, r0
  400362:	460b      	mov	r3, r1
  400364:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
	
	angle += K[0] * y;
  400368:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
  40036c:	4c16      	ldr	r4, [pc, #88]	; (4003c8 <getKalmanAngle+0x218>)
  40036e:	4610      	mov	r0, r2
  400370:	4619      	mov	r1, r3
  400372:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
  400376:	47a0      	blx	r4
  400378:	4602      	mov	r2, r0
  40037a:	460b      	mov	r3, r1
  40037c:	4610      	mov	r0, r2
  40037e:	4619      	mov	r1, r3
  400380:	4b12      	ldr	r3, [pc, #72]	; (4003cc <getKalmanAngle+0x21c>)
  400382:	e9d3 2300 	ldrd	r2, r3, [r3]
  400386:	4c12      	ldr	r4, [pc, #72]	; (4003d0 <getKalmanAngle+0x220>)
  400388:	47a0      	blx	r4
  40038a:	4602      	mov	r2, r0
  40038c:	460b      	mov	r3, r1
  40038e:	490f      	ldr	r1, [pc, #60]	; (4003cc <getKalmanAngle+0x21c>)
  400390:	e9c1 2300 	strd	r2, r3, [r1]
	bias += K[1] * y;
  400394:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
  400398:	4c0b      	ldr	r4, [pc, #44]	; (4003c8 <getKalmanAngle+0x218>)
  40039a:	4610      	mov	r0, r2
  40039c:	4619      	mov	r1, r3
  40039e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
  4003a2:	47a0      	blx	r4
  4003a4:	4602      	mov	r2, r0
  4003a6:	460b      	mov	r3, r1
  4003a8:	4610      	mov	r0, r2
  4003aa:	4619      	mov	r1, r3
  4003ac:	4b04      	ldr	r3, [pc, #16]	; (4003c0 <getKalmanAngle+0x210>)
  4003ae:	e9d3 2300 	ldrd	r2, r3, [r3]
  4003b2:	4c07      	ldr	r4, [pc, #28]	; (4003d0 <getKalmanAngle+0x220>)
  4003b4:	47a0      	blx	r4
  4003b6:	4602      	mov	r2, r0
  4003b8:	460b      	mov	r3, r1
  4003ba:	e015      	b.n	4003e8 <getKalmanAngle+0x238>
  4003bc:	00409bb5 	.word	0x00409bb5
  4003c0:	20000a30 	.word	0x20000a30
  4003c4:	004098f5 	.word	0x004098f5
  4003c8:	00409c5d 	.word	0x00409c5d
  4003cc:	20000a28 	.word	0x20000a28
  4003d0:	004098f9 	.word	0x004098f9
  4003d4:	20000a38 	.word	0x20000a38
  4003d8:	20000a10 	.word	0x20000a10
  4003dc:	20000a18 	.word	0x20000a18
  4003e0:	20000a20 	.word	0x20000a20
  4003e4:	00409eb1 	.word	0x00409eb1
  4003e8:	4936      	ldr	r1, [pc, #216]	; (4004c4 <getKalmanAngle+0x314>)
  4003ea:	e9c1 2300 	strd	r2, r3, [r1]
	
	double P00_temp = P[0][0];
  4003ee:	4b36      	ldr	r3, [pc, #216]	; (4004c8 <getKalmanAngle+0x318>)
  4003f0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4003f4:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
	double P01_temp = P[0][1];
  4003f8:	4b33      	ldr	r3, [pc, #204]	; (4004c8 <getKalmanAngle+0x318>)
  4003fa:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
  4003fe:	e9c7 2308 	strd	r2, r3, [r7, #32]
	
	P[0][0] -= K[0] * P00_temp;
  400402:	4b31      	ldr	r3, [pc, #196]	; (4004c8 <getKalmanAngle+0x318>)
  400404:	e9d3 4500 	ldrd	r4, r5, [r3]
  400408:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
  40040c:	4e2f      	ldr	r6, [pc, #188]	; (4004cc <getKalmanAngle+0x31c>)
  40040e:	4610      	mov	r0, r2
  400410:	4619      	mov	r1, r3
  400412:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
  400416:	47b0      	blx	r6
  400418:	4602      	mov	r2, r0
  40041a:	460b      	mov	r3, r1
  40041c:	4e2c      	ldr	r6, [pc, #176]	; (4004d0 <getKalmanAngle+0x320>)
  40041e:	4620      	mov	r0, r4
  400420:	4629      	mov	r1, r5
  400422:	47b0      	blx	r6
  400424:	4602      	mov	r2, r0
  400426:	460b      	mov	r3, r1
  400428:	4927      	ldr	r1, [pc, #156]	; (4004c8 <getKalmanAngle+0x318>)
  40042a:	e9c1 2300 	strd	r2, r3, [r1]
	P[0][1] -= K[0] * P01_temp;
  40042e:	4b26      	ldr	r3, [pc, #152]	; (4004c8 <getKalmanAngle+0x318>)
  400430:	e9d3 4502 	ldrd	r4, r5, [r3, #8]
  400434:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
  400438:	4e24      	ldr	r6, [pc, #144]	; (4004cc <getKalmanAngle+0x31c>)
  40043a:	4610      	mov	r0, r2
  40043c:	4619      	mov	r1, r3
  40043e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
  400442:	47b0      	blx	r6
  400444:	4602      	mov	r2, r0
  400446:	460b      	mov	r3, r1
  400448:	4e21      	ldr	r6, [pc, #132]	; (4004d0 <getKalmanAngle+0x320>)
  40044a:	4620      	mov	r0, r4
  40044c:	4629      	mov	r1, r5
  40044e:	47b0      	blx	r6
  400450:	4602      	mov	r2, r0
  400452:	460b      	mov	r3, r1
  400454:	491c      	ldr	r1, [pc, #112]	; (4004c8 <getKalmanAngle+0x318>)
  400456:	e9c1 2302 	strd	r2, r3, [r1, #8]
	P[1][0] -= K[1] * P00_temp;
  40045a:	4b1b      	ldr	r3, [pc, #108]	; (4004c8 <getKalmanAngle+0x318>)
  40045c:	e9d3 4504 	ldrd	r4, r5, [r3, #16]
  400460:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
  400464:	4e19      	ldr	r6, [pc, #100]	; (4004cc <getKalmanAngle+0x31c>)
  400466:	4610      	mov	r0, r2
  400468:	4619      	mov	r1, r3
  40046a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
  40046e:	47b0      	blx	r6
  400470:	4602      	mov	r2, r0
  400472:	460b      	mov	r3, r1
  400474:	4e16      	ldr	r6, [pc, #88]	; (4004d0 <getKalmanAngle+0x320>)
  400476:	4620      	mov	r0, r4
  400478:	4629      	mov	r1, r5
  40047a:	47b0      	blx	r6
  40047c:	4602      	mov	r2, r0
  40047e:	460b      	mov	r3, r1
  400480:	4911      	ldr	r1, [pc, #68]	; (4004c8 <getKalmanAngle+0x318>)
  400482:	e9c1 2304 	strd	r2, r3, [r1, #16]
	P[1][1] -= K[1] * P01_temp;
  400486:	4b10      	ldr	r3, [pc, #64]	; (4004c8 <getKalmanAngle+0x318>)
  400488:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
  40048c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
  400490:	4e0e      	ldr	r6, [pc, #56]	; (4004cc <getKalmanAngle+0x31c>)
  400492:	4610      	mov	r0, r2
  400494:	4619      	mov	r1, r3
  400496:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
  40049a:	47b0      	blx	r6
  40049c:	4602      	mov	r2, r0
  40049e:	460b      	mov	r3, r1
  4004a0:	4e0b      	ldr	r6, [pc, #44]	; (4004d0 <getKalmanAngle+0x320>)
  4004a2:	4620      	mov	r0, r4
  4004a4:	4629      	mov	r1, r5
  4004a6:	47b0      	blx	r6
  4004a8:	4602      	mov	r2, r0
  4004aa:	460b      	mov	r3, r1
  4004ac:	4906      	ldr	r1, [pc, #24]	; (4004c8 <getKalmanAngle+0x318>)
  4004ae:	e9c1 2306 	strd	r2, r3, [r1, #24]
	
	return angle;
  4004b2:	4b08      	ldr	r3, [pc, #32]	; (4004d4 <getKalmanAngle+0x324>)
  4004b4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4004b8:	4610      	mov	r0, r2
  4004ba:	4619      	mov	r1, r3
  4004bc:	374c      	adds	r7, #76	; 0x4c
  4004be:	46bd      	mov	sp, r7
  4004c0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4004c4:	20000a30 	.word	0x20000a30
  4004c8:	20000a38 	.word	0x20000a38
  4004cc:	00409c5d 	.word	0x00409c5d
  4004d0:	004098f5 	.word	0x004098f5
  4004d4:	20000a28 	.word	0x20000a28

004004d8 <SPI_Handler>:
struct ili9225_opt_t g_ili9225_display_opt;
/**
 * \brief Override SPI handler.
 */
void SPI_Handler(void)
{
  4004d8:	b580      	push	{r7, lr}
  4004da:	af00      	add	r7, sp, #0
	ili9225_spi_handler();
  4004dc:	4b01      	ldr	r3, [pc, #4]	; (4004e4 <SPI_Handler+0xc>)
  4004de:	4798      	blx	r3
}
  4004e0:	bd80      	pop	{r7, pc}
  4004e2:	bf00      	nop
  4004e4:	00403721 	.word	0x00403721

004004e8 <config_lcd>:

void config_lcd(void){
  4004e8:	b590      	push	{r4, r7, lr}
  4004ea:	b083      	sub	sp, #12
  4004ec:	af00      	add	r7, sp, #0
	
	/* Initialize display parameter */
	g_ili9225_display_opt.ul_width = ILI9225_LCD_WIDTH;
  4004ee:	4b31      	ldr	r3, [pc, #196]	; (4005b4 <config_lcd+0xcc>)
  4004f0:	22b0      	movs	r2, #176	; 0xb0
  4004f2:	601a      	str	r2, [r3, #0]
	g_ili9225_display_opt.ul_height = ILI9225_LCD_HEIGHT;
  4004f4:	4b2f      	ldr	r3, [pc, #188]	; (4005b4 <config_lcd+0xcc>)
  4004f6:	22dc      	movs	r2, #220	; 0xdc
  4004f8:	605a      	str	r2, [r3, #4]
	g_ili9225_display_opt.foreground_color = COLOR_BLACK;
  4004fa:	4b2e      	ldr	r3, [pc, #184]	; (4005b4 <config_lcd+0xcc>)
  4004fc:	2200      	movs	r2, #0
  4004fe:	609a      	str	r2, [r3, #8]
	g_ili9225_display_opt.background_color = COLOR_WHITE;
  400500:	4b2c      	ldr	r3, [pc, #176]	; (4005b4 <config_lcd+0xcc>)
  400502:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  400506:	60da      	str	r2, [r3, #12]

	/* Switch off backlight */
	aat31xx_disable_backlight();
  400508:	4b2b      	ldr	r3, [pc, #172]	; (4005b8 <config_lcd+0xd0>)
  40050a:	4798      	blx	r3

	/* Initialize LCD */
	ili9225_init(&g_ili9225_display_opt);
  40050c:	4829      	ldr	r0, [pc, #164]	; (4005b4 <config_lcd+0xcc>)
  40050e:	4b2b      	ldr	r3, [pc, #172]	; (4005bc <config_lcd+0xd4>)
  400510:	4798      	blx	r3

	/* Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  400512:	2008      	movs	r0, #8
  400514:	4b2a      	ldr	r3, [pc, #168]	; (4005c0 <config_lcd+0xd8>)
  400516:	4798      	blx	r3

	/* Turn on LCD */
	ili9225_display_on();
  400518:	4b2a      	ldr	r3, [pc, #168]	; (4005c4 <config_lcd+0xdc>)
  40051a:	4798      	blx	r3
	
	/* Draw filled rectangle with white color */
	ili9225_fill( (ili9225_color_t) COLOR_WHITE);
  40051c:	f64f 70ff 	movw	r0, #65535	; 0xffff
  400520:	4b29      	ldr	r3, [pc, #164]	; (4005c8 <config_lcd+0xe0>)
  400522:	4798      	blx	r3
	
	/* Queue FreeRTOS Initialization */
	uint8_t i;
	for (i = 0; i < NUM_AXIS; i++){
  400524:	2300      	movs	r3, #0
  400526:	71fb      	strb	r3, [r7, #7]
  400528:	e03e      	b.n	4005a8 <config_lcd+0xc0>
		xQueueAcel[i] = xQueueCreate(1, sizeof(double));
  40052a:	79fc      	ldrb	r4, [r7, #7]
  40052c:	2001      	movs	r0, #1
  40052e:	2108      	movs	r1, #8
  400530:	2200      	movs	r2, #0
  400532:	4b26      	ldr	r3, [pc, #152]	; (4005cc <config_lcd+0xe4>)
  400534:	4798      	blx	r3
  400536:	4602      	mov	r2, r0
  400538:	4b25      	ldr	r3, [pc, #148]	; (4005d0 <config_lcd+0xe8>)
  40053a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		if (xQueueAcel[i] == NULL){
  40053e:	79fa      	ldrb	r2, [r7, #7]
  400540:	4b23      	ldr	r3, [pc, #140]	; (4005d0 <config_lcd+0xe8>)
  400542:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400546:	2b00      	cmp	r3, #0
  400548:	d103      	bne.n	400552 <config_lcd+0x6a>
			LED_On(LED2_GPIO);
  40054a:	2019      	movs	r0, #25
  40054c:	4b21      	ldr	r3, [pc, #132]	; (4005d4 <config_lcd+0xec>)
  40054e:	4798      	blx	r3
			while(1);
  400550:	e7fe      	b.n	400550 <config_lcd+0x68>
		}
		xQueueAngle[i] = xQueueCreate(1, sizeof(double));
  400552:	79fc      	ldrb	r4, [r7, #7]
  400554:	2001      	movs	r0, #1
  400556:	2108      	movs	r1, #8
  400558:	2200      	movs	r2, #0
  40055a:	4b1c      	ldr	r3, [pc, #112]	; (4005cc <config_lcd+0xe4>)
  40055c:	4798      	blx	r3
  40055e:	4602      	mov	r2, r0
  400560:	4b1d      	ldr	r3, [pc, #116]	; (4005d8 <config_lcd+0xf0>)
  400562:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		if (xQueueAngle[i] == NULL){
  400566:	79fa      	ldrb	r2, [r7, #7]
  400568:	4b1b      	ldr	r3, [pc, #108]	; (4005d8 <config_lcd+0xf0>)
  40056a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40056e:	2b00      	cmp	r3, #0
  400570:	d103      	bne.n	40057a <config_lcd+0x92>
			LED_On(LED2_GPIO);
  400572:	2019      	movs	r0, #25
  400574:	4b17      	ldr	r3, [pc, #92]	; (4005d4 <config_lcd+0xec>)
  400576:	4798      	blx	r3
			while(1);
  400578:	e7fe      	b.n	400578 <config_lcd+0x90>
		}
		xQueueGyro[i] = xQueueCreate(1, sizeof(double));
  40057a:	79fc      	ldrb	r4, [r7, #7]
  40057c:	2001      	movs	r0, #1
  40057e:	2108      	movs	r1, #8
  400580:	2200      	movs	r2, #0
  400582:	4b12      	ldr	r3, [pc, #72]	; (4005cc <config_lcd+0xe4>)
  400584:	4798      	blx	r3
  400586:	4602      	mov	r2, r0
  400588:	4b14      	ldr	r3, [pc, #80]	; (4005dc <config_lcd+0xf4>)
  40058a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
		if (xQueueGyro[i] == NULL){
  40058e:	79fa      	ldrb	r2, [r7, #7]
  400590:	4b12      	ldr	r3, [pc, #72]	; (4005dc <config_lcd+0xf4>)
  400592:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400596:	2b00      	cmp	r3, #0
  400598:	d103      	bne.n	4005a2 <config_lcd+0xba>
			LED_On(LED2_GPIO);
  40059a:	2019      	movs	r0, #25
  40059c:	4b0d      	ldr	r3, [pc, #52]	; (4005d4 <config_lcd+0xec>)
  40059e:	4798      	blx	r3
			while(1);
  4005a0:	e7fe      	b.n	4005a0 <config_lcd+0xb8>
	/* Draw filled rectangle with white color */
	ili9225_fill( (ili9225_color_t) COLOR_WHITE);
	
	/* Queue FreeRTOS Initialization */
	uint8_t i;
	for (i = 0; i < NUM_AXIS; i++){
  4005a2:	79fb      	ldrb	r3, [r7, #7]
  4005a4:	3301      	adds	r3, #1
  4005a6:	71fb      	strb	r3, [r7, #7]
  4005a8:	79fb      	ldrb	r3, [r7, #7]
  4005aa:	2b02      	cmp	r3, #2
  4005ac:	d9bd      	bls.n	40052a <config_lcd+0x42>
		if (xQueueGyro[i] == NULL){
			LED_On(LED2_GPIO);
			while(1);
		}
	}
}
  4005ae:	370c      	adds	r7, #12
  4005b0:	46bd      	mov	sp, r7
  4005b2:	bd90      	pop	{r4, r7, pc}
  4005b4:	20003f68 	.word	0x20003f68
  4005b8:	004030f9 	.word	0x004030f9
  4005bc:	004034dd 	.word	0x004034dd
  4005c0:	00403071 	.word	0x00403071
  4005c4:	00403755 	.word	0x00403755
  4005c8:	004037d5 	.word	0x004037d5
  4005cc:	00405755 	.word	0x00405755
  4005d0:	20003f58 	.word	0x20003f58
  4005d4:	00402fad 	.word	0x00402fad
  4005d8:	20003f3c 	.word	0x20003f3c
  4005dc:	20003f48 	.word	0x20003f48

004005e0 <LCDTask>:

void LCDTask(void *pvParameters){
  4005e0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4005e2:	b0a5      	sub	sp, #148	; 0x94
  4005e4:	af04      	add	r7, sp, #16
  4005e6:	6078      	str	r0, [r7, #4]
	
	double lcd_acel[3];
	double lcd_angle[3];
	double lcd_gyro[3];
	char lcd_buf[40];
	uint8_t i = 0;
  4005e8:	2300      	movs	r3, #0
  4005ea:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
	signed portBASE_TYPE statusQueue;
	
	ili9225_set_foreground_color(COLOR_BLACK);
  4005ee:	2000      	movs	r0, #0
  4005f0:	4b66      	ldr	r3, [pc, #408]	; (40078c <LCDTask+0x1ac>)
  4005f2:	4798      	blx	r3
	ili9225_draw_string(5,10, (uint8_t *)"IMU FreeRTOS");
  4005f4:	2005      	movs	r0, #5
  4005f6:	210a      	movs	r1, #10
  4005f8:	4a65      	ldr	r2, [pc, #404]	; (400790 <LCDTask+0x1b0>)
  4005fa:	4b66      	ldr	r3, [pc, #408]	; (400794 <LCDTask+0x1b4>)
  4005fc:	4798      	blx	r3
	
	for (;;){
		vTaskDelay(TASK_DELAY);
  4005fe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  400602:	4b65      	ldr	r3, [pc, #404]	; (400798 <LCDTask+0x1b8>)
  400604:	4798      	blx	r3
		
		memset(lcd_acel, 0, sizeof(lcd_acel));
  400606:	f107 0360 	add.w	r3, r7, #96	; 0x60
  40060a:	4618      	mov	r0, r3
  40060c:	2100      	movs	r1, #0
  40060e:	2218      	movs	r2, #24
  400610:	4b62      	ldr	r3, [pc, #392]	; (40079c <LCDTask+0x1bc>)
  400612:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  400614:	2300      	movs	r3, #0
  400616:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  40061a:	e01d      	b.n	400658 <LCDTask+0x78>
			statusQueue = xQueuePeek(xQueueAcel[i], &(lcd_acel[i]),LCD_WAIT);
  40061c:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
  400620:	4b5f      	ldr	r3, [pc, #380]	; (4007a0 <LCDTask+0x1c0>)
  400622:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  400626:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  40062a:	f107 0160 	add.w	r1, r7, #96	; 0x60
  40062e:	00db      	lsls	r3, r3, #3
  400630:	440b      	add	r3, r1
  400632:	4610      	mov	r0, r2
  400634:	4619      	mov	r1, r3
  400636:	f04f 32ff 	mov.w	r2, #4294967295
  40063a:	2301      	movs	r3, #1
  40063c:	4c59      	ldr	r4, [pc, #356]	; (4007a4 <LCDTask+0x1c4>)
  40063e:	47a0      	blx	r4
  400640:	67b8      	str	r0, [r7, #120]	; 0x78
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  400642:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  400644:	2b01      	cmp	r3, #1
  400646:	d002      	beq.n	40064e <LCDTask+0x6e>
  400648:	2000      	movs	r0, #0
  40064a:	4b57      	ldr	r3, [pc, #348]	; (4007a8 <LCDTask+0x1c8>)
  40064c:	4798      	blx	r3
	
	for (;;){
		vTaskDelay(TASK_DELAY);
		
		memset(lcd_acel, 0, sizeof(lcd_acel));
		for (i = 0; i < NUM_AXIS; i++){
  40064e:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  400652:	3301      	adds	r3, #1
  400654:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  400658:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  40065c:	2b02      	cmp	r3, #2
  40065e:	d9dd      	bls.n	40061c <LCDTask+0x3c>
			statusQueue = xQueuePeek(xQueueAcel[i], &(lcd_acel[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(lcd_angle, 0, sizeof(lcd_angle));
  400660:	f107 0348 	add.w	r3, r7, #72	; 0x48
  400664:	4618      	mov	r0, r3
  400666:	2100      	movs	r1, #0
  400668:	2218      	movs	r2, #24
  40066a:	4b4c      	ldr	r3, [pc, #304]	; (40079c <LCDTask+0x1bc>)
  40066c:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  40066e:	2300      	movs	r3, #0
  400670:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  400674:	e01d      	b.n	4006b2 <LCDTask+0xd2>
			statusQueue = xQueuePeek(xQueueAngle[i], &(lcd_angle[i]),LCD_WAIT);
  400676:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
  40067a:	4b4c      	ldr	r3, [pc, #304]	; (4007ac <LCDTask+0x1cc>)
  40067c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  400680:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  400684:	f107 0148 	add.w	r1, r7, #72	; 0x48
  400688:	00db      	lsls	r3, r3, #3
  40068a:	440b      	add	r3, r1
  40068c:	4610      	mov	r0, r2
  40068e:	4619      	mov	r1, r3
  400690:	f04f 32ff 	mov.w	r2, #4294967295
  400694:	2301      	movs	r3, #1
  400696:	4c43      	ldr	r4, [pc, #268]	; (4007a4 <LCDTask+0x1c4>)
  400698:	47a0      	blx	r4
  40069a:	67b8      	str	r0, [r7, #120]	; 0x78
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  40069c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  40069e:	2b01      	cmp	r3, #1
  4006a0:	d002      	beq.n	4006a8 <LCDTask+0xc8>
  4006a2:	2000      	movs	r0, #0
  4006a4:	4b40      	ldr	r3, [pc, #256]	; (4007a8 <LCDTask+0x1c8>)
  4006a6:	4798      	blx	r3
			statusQueue = xQueuePeek(xQueueAcel[i], &(lcd_acel[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(lcd_angle, 0, sizeof(lcd_angle));
		for (i = 0; i < NUM_AXIS; i++){
  4006a8:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  4006ac:	3301      	adds	r3, #1
  4006ae:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  4006b2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  4006b6:	2b02      	cmp	r3, #2
  4006b8:	d9dd      	bls.n	400676 <LCDTask+0x96>
			statusQueue = xQueuePeek(xQueueAngle[i], &(lcd_angle[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(lcd_gyro, 0, sizeof(lcd_gyro));
  4006ba:	f107 0330 	add.w	r3, r7, #48	; 0x30
  4006be:	4618      	mov	r0, r3
  4006c0:	2100      	movs	r1, #0
  4006c2:	2218      	movs	r2, #24
  4006c4:	4b35      	ldr	r3, [pc, #212]	; (40079c <LCDTask+0x1bc>)
  4006c6:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  4006c8:	2300      	movs	r3, #0
  4006ca:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  4006ce:	e01d      	b.n	40070c <LCDTask+0x12c>
			statusQueue = xQueuePeek(xQueueGyro[i], &(lcd_gyro[i]),LCD_WAIT);
  4006d0:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
  4006d4:	4b36      	ldr	r3, [pc, #216]	; (4007b0 <LCDTask+0x1d0>)
  4006d6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4006da:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  4006de:	f107 0130 	add.w	r1, r7, #48	; 0x30
  4006e2:	00db      	lsls	r3, r3, #3
  4006e4:	440b      	add	r3, r1
  4006e6:	4610      	mov	r0, r2
  4006e8:	4619      	mov	r1, r3
  4006ea:	f04f 32ff 	mov.w	r2, #4294967295
  4006ee:	2301      	movs	r3, #1
  4006f0:	4c2c      	ldr	r4, [pc, #176]	; (4007a4 <LCDTask+0x1c4>)
  4006f2:	47a0      	blx	r4
  4006f4:	67b8      	str	r0, [r7, #120]	; 0x78
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  4006f6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  4006f8:	2b01      	cmp	r3, #1
  4006fa:	d002      	beq.n	400702 <LCDTask+0x122>
  4006fc:	2000      	movs	r0, #0
  4006fe:	4b2a      	ldr	r3, [pc, #168]	; (4007a8 <LCDTask+0x1c8>)
  400700:	4798      	blx	r3
			statusQueue = xQueuePeek(xQueueAngle[i], &(lcd_angle[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(lcd_gyro, 0, sizeof(lcd_gyro));
		for (i = 0; i < NUM_AXIS; i++){
  400702:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  400706:	3301      	adds	r3, #1
  400708:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
  40070c:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
  400710:	2b02      	cmp	r3, #2
  400712:	d9dd      	bls.n	4006d0 <LCDTask+0xf0>
			statusQueue = xQueuePeek(xQueueGyro[i], &(lcd_gyro[i]),LCD_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		ili9225_set_foreground_color(COLOR_WHITE);
  400714:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  400718:	4b1c      	ldr	r3, [pc, #112]	; (40078c <LCDTask+0x1ac>)
  40071a:	4798      	blx	r3
		ili9225_draw_filled_rectangle(0,30,ILI9225_LCD_WIDTH,ILI9225_LCD_HEIGHT);
  40071c:	2000      	movs	r0, #0
  40071e:	211e      	movs	r1, #30
  400720:	22b0      	movs	r2, #176	; 0xb0
  400722:	23dc      	movs	r3, #220	; 0xdc
  400724:	4c23      	ldr	r4, [pc, #140]	; (4007b4 <LCDTask+0x1d4>)
  400726:	47a0      	blx	r4
		
		ili9225_set_foreground_color(COLOR_BLACK);
  400728:	2000      	movs	r0, #0
  40072a:	4b18      	ldr	r3, [pc, #96]	; (40078c <LCDTask+0x1ac>)
  40072c:	4798      	blx	r3
		sprintf(lcd_buf, "Acel:\nX=%0.3f mG\nY=%0.3f mG\nGyro:\n%0.3f Graus/s", lcd_acel[0], lcd_acel[1],lcd_gyro[2]);
  40072e:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
  400732:	e9d7 451a 	ldrd	r4, r5, [r7, #104]	; 0x68
  400736:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
  40073a:	f107 0608 	add.w	r6, r7, #8
  40073e:	e9cd 4500 	strd	r4, r5, [sp]
  400742:	e9cd 0102 	strd	r0, r1, [sp, #8]
  400746:	4630      	mov	r0, r6
  400748:	491b      	ldr	r1, [pc, #108]	; (4007b8 <LCDTask+0x1d8>)
  40074a:	4c1c      	ldr	r4, [pc, #112]	; (4007bc <LCDTask+0x1dc>)
  40074c:	47a0      	blx	r4
		ili9225_draw_string(5,30, lcd_buf);
  40074e:	f107 0308 	add.w	r3, r7, #8
  400752:	2005      	movs	r0, #5
  400754:	211e      	movs	r1, #30
  400756:	461a      	mov	r2, r3
  400758:	4b0e      	ldr	r3, [pc, #56]	; (400794 <LCDTask+0x1b4>)
  40075a:	4798      	blx	r3
		sprintf(lcd_buf, "Angle Pure:\n%0.3f Graus\nAngle Comp.:\n%0.3f Graus\nAngle Kalman:\n%0.3f Graus", lcd_angle[0], lcd_angle[1],lcd_angle[2]);
  40075c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
  400760:	e9d7 4514 	ldrd	r4, r5, [r7, #80]	; 0x50
  400764:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
  400768:	f107 0608 	add.w	r6, r7, #8
  40076c:	e9cd 4500 	strd	r4, r5, [sp]
  400770:	e9cd 0102 	strd	r0, r1, [sp, #8]
  400774:	4630      	mov	r0, r6
  400776:	4912      	ldr	r1, [pc, #72]	; (4007c0 <LCDTask+0x1e0>)
  400778:	4c10      	ldr	r4, [pc, #64]	; (4007bc <LCDTask+0x1dc>)
  40077a:	47a0      	blx	r4
		ili9225_draw_string(5,110, lcd_buf);
  40077c:	f107 0308 	add.w	r3, r7, #8
  400780:	2005      	movs	r0, #5
  400782:	216e      	movs	r1, #110	; 0x6e
  400784:	461a      	mov	r2, r3
  400786:	4b03      	ldr	r3, [pc, #12]	; (400794 <LCDTask+0x1b4>)
  400788:	4798      	blx	r3
		/*sprintf(lcd_buf,"%u bytes Free", (uint32_t)xPortGetFreeHeapSize());
		ili9225_draw_string(5,200, lcd_buf);*/
	}
  40078a:	e738      	b.n	4005fe <LCDTask+0x1e>
  40078c:	0040377d 	.word	0x0040377d
  400790:	00412104 	.word	0x00412104
  400794:	00403aad 	.word	0x00403aad
  400798:	004061cd 	.word	0x004061cd
  40079c:	0040a951 	.word	0x0040a951
  4007a0:	20003f58 	.word	0x20003f58
  4007a4:	00405b01 	.word	0x00405b01
  4007a8:	00406121 	.word	0x00406121
  4007ac:	20003f3c 	.word	0x20003f3c
  4007b0:	20003f48 	.word	0x20003f48
  4007b4:	00403911 	.word	0x00403911
  4007b8:	00412114 	.word	0x00412114
  4007bc:	0040aaf5 	.word	0x0040aaf5
  4007c0:	00412144 	.word	0x00412144

004007c4 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4007c4:	b480      	push	{r7}
  4007c6:	b083      	sub	sp, #12
  4007c8:	af00      	add	r7, sp, #0
  4007ca:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4007cc:	687b      	ldr	r3, [r7, #4]
  4007ce:	2b07      	cmp	r3, #7
  4007d0:	d825      	bhi.n	40081e <osc_get_rate+0x5a>
  4007d2:	a201      	add	r2, pc, #4	; (adr r2, 4007d8 <osc_get_rate+0x14>)
  4007d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4007d8:	004007f9 	.word	0x004007f9
  4007dc:	004007ff 	.word	0x004007ff
  4007e0:	00400805 	.word	0x00400805
  4007e4:	0040080b 	.word	0x0040080b
  4007e8:	0040080f 	.word	0x0040080f
  4007ec:	00400813 	.word	0x00400813
  4007f0:	00400817 	.word	0x00400817
  4007f4:	0040081b 	.word	0x0040081b
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4007f8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4007fc:	e010      	b.n	400820 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4007fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400802:	e00d      	b.n	400820 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400804:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400808:	e00a      	b.n	400820 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40080a:	4b08      	ldr	r3, [pc, #32]	; (40082c <osc_get_rate+0x68>)
  40080c:	e008      	b.n	400820 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  40080e:	4b08      	ldr	r3, [pc, #32]	; (400830 <osc_get_rate+0x6c>)
  400810:	e006      	b.n	400820 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400812:	4b08      	ldr	r3, [pc, #32]	; (400834 <osc_get_rate+0x70>)
  400814:	e004      	b.n	400820 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400816:	4b07      	ldr	r3, [pc, #28]	; (400834 <osc_get_rate+0x70>)
  400818:	e002      	b.n	400820 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40081a:	4b06      	ldr	r3, [pc, #24]	; (400834 <osc_get_rate+0x70>)
  40081c:	e000      	b.n	400820 <osc_get_rate+0x5c>
	}

	return 0;
  40081e:	2300      	movs	r3, #0
}
  400820:	4618      	mov	r0, r3
  400822:	370c      	adds	r7, #12
  400824:	46bd      	mov	sp, r7
  400826:	f85d 7b04 	ldr.w	r7, [sp], #4
  40082a:	4770      	bx	lr
  40082c:	003d0900 	.word	0x003d0900
  400830:	007a1200 	.word	0x007a1200
  400834:	00b71b00 	.word	0x00b71b00

00400838 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400838:	b580      	push	{r7, lr}
  40083a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40083c:	2006      	movs	r0, #6
  40083e:	4b03      	ldr	r3, [pc, #12]	; (40084c <sysclk_get_main_hz+0x14>)
  400840:	4798      	blx	r3
  400842:	4603      	mov	r3, r0
  400844:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400846:	4618      	mov	r0, r3
  400848:	bd80      	pop	{r7, pc}
  40084a:	bf00      	nop
  40084c:	004007c5 	.word	0x004007c5

00400850 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  400850:	b580      	push	{r7, lr}
  400852:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400854:	4b02      	ldr	r3, [pc, #8]	; (400860 <sysclk_get_peripheral_hz+0x10>)
  400856:	4798      	blx	r3
  400858:	4603      	mov	r3, r0
  40085a:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  40085c:	4618      	mov	r0, r3
  40085e:	bd80      	pop	{r7, pc}
  400860:	00400839 	.word	0x00400839

00400864 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400864:	b580      	push	{r7, lr}
  400866:	b082      	sub	sp, #8
  400868:	af00      	add	r7, sp, #0
  40086a:	6078      	str	r0, [r7, #4]
  40086c:	460b      	mov	r3, r1
  40086e:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400870:	687a      	ldr	r2, [r7, #4]
  400872:	4b20      	ldr	r3, [pc, #128]	; (4008f4 <usart_serial_putchar+0x90>)
  400874:	429a      	cmp	r2, r3
  400876:	d10a      	bne.n	40088e <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  400878:	bf00      	nop
  40087a:	78fb      	ldrb	r3, [r7, #3]
  40087c:	6878      	ldr	r0, [r7, #4]
  40087e:	4619      	mov	r1, r3
  400880:	4b1d      	ldr	r3, [pc, #116]	; (4008f8 <usart_serial_putchar+0x94>)
  400882:	4798      	blx	r3
  400884:	4603      	mov	r3, r0
  400886:	2b00      	cmp	r3, #0
  400888:	d1f7      	bne.n	40087a <usart_serial_putchar+0x16>
		return 1;
  40088a:	2301      	movs	r3, #1
  40088c:	e02d      	b.n	4008ea <usart_serial_putchar+0x86>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40088e:	687a      	ldr	r2, [r7, #4]
  400890:	4b1a      	ldr	r3, [pc, #104]	; (4008fc <usart_serial_putchar+0x98>)
  400892:	429a      	cmp	r2, r3
  400894:	d10a      	bne.n	4008ac <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  400896:	bf00      	nop
  400898:	78fb      	ldrb	r3, [r7, #3]
  40089a:	6878      	ldr	r0, [r7, #4]
  40089c:	4619      	mov	r1, r3
  40089e:	4b16      	ldr	r3, [pc, #88]	; (4008f8 <usart_serial_putchar+0x94>)
  4008a0:	4798      	blx	r3
  4008a2:	4603      	mov	r3, r0
  4008a4:	2b00      	cmp	r3, #0
  4008a6:	d1f7      	bne.n	400898 <usart_serial_putchar+0x34>
		return 1;
  4008a8:	2301      	movs	r3, #1
  4008aa:	e01e      	b.n	4008ea <usart_serial_putchar+0x86>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4008ac:	687a      	ldr	r2, [r7, #4]
  4008ae:	4b14      	ldr	r3, [pc, #80]	; (400900 <usart_serial_putchar+0x9c>)
  4008b0:	429a      	cmp	r2, r3
  4008b2:	d10a      	bne.n	4008ca <usart_serial_putchar+0x66>
		while (usart_write(p_usart, c)!=0);
  4008b4:	bf00      	nop
  4008b6:	78fb      	ldrb	r3, [r7, #3]
  4008b8:	6878      	ldr	r0, [r7, #4]
  4008ba:	4619      	mov	r1, r3
  4008bc:	4b11      	ldr	r3, [pc, #68]	; (400904 <usart_serial_putchar+0xa0>)
  4008be:	4798      	blx	r3
  4008c0:	4603      	mov	r3, r0
  4008c2:	2b00      	cmp	r3, #0
  4008c4:	d1f7      	bne.n	4008b6 <usart_serial_putchar+0x52>
		return 1;
  4008c6:	2301      	movs	r3, #1
  4008c8:	e00f      	b.n	4008ea <usart_serial_putchar+0x86>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4008ca:	687a      	ldr	r2, [r7, #4]
  4008cc:	4b0e      	ldr	r3, [pc, #56]	; (400908 <usart_serial_putchar+0xa4>)
  4008ce:	429a      	cmp	r2, r3
  4008d0:	d10a      	bne.n	4008e8 <usart_serial_putchar+0x84>
		while (usart_write(p_usart, c)!=0);
  4008d2:	bf00      	nop
  4008d4:	78fb      	ldrb	r3, [r7, #3]
  4008d6:	6878      	ldr	r0, [r7, #4]
  4008d8:	4619      	mov	r1, r3
  4008da:	4b0a      	ldr	r3, [pc, #40]	; (400904 <usart_serial_putchar+0xa0>)
  4008dc:	4798      	blx	r3
  4008de:	4603      	mov	r3, r0
  4008e0:	2b00      	cmp	r3, #0
  4008e2:	d1f7      	bne.n	4008d4 <usart_serial_putchar+0x70>
		return 1;
  4008e4:	2301      	movs	r3, #1
  4008e6:	e000      	b.n	4008ea <usart_serial_putchar+0x86>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  4008e8:	2300      	movs	r3, #0
}
  4008ea:	4618      	mov	r0, r3
  4008ec:	3708      	adds	r7, #8
  4008ee:	46bd      	mov	sp, r7
  4008f0:	bd80      	pop	{r7, pc}
  4008f2:	bf00      	nop
  4008f4:	400e0600 	.word	0x400e0600
  4008f8:	00404c71 	.word	0x00404c71
  4008fc:	400e0800 	.word	0x400e0800
  400900:	40024000 	.word	0x40024000
  400904:	00404cd5 	.word	0x00404cd5
  400908:	40028000 	.word	0x40028000

0040090c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  40090c:	b580      	push	{r7, lr}
  40090e:	b084      	sub	sp, #16
  400910:	af00      	add	r7, sp, #0
  400912:	6078      	str	r0, [r7, #4]
  400914:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  400916:	2300      	movs	r3, #0
  400918:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40091a:	687a      	ldr	r2, [r7, #4]
  40091c:	4b1e      	ldr	r3, [pc, #120]	; (400998 <usart_serial_getchar+0x8c>)
  40091e:	429a      	cmp	r2, r3
  400920:	d107      	bne.n	400932 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  400922:	bf00      	nop
  400924:	6878      	ldr	r0, [r7, #4]
  400926:	6839      	ldr	r1, [r7, #0]
  400928:	4b1c      	ldr	r3, [pc, #112]	; (40099c <usart_serial_getchar+0x90>)
  40092a:	4798      	blx	r3
  40092c:	4603      	mov	r3, r0
  40092e:	2b00      	cmp	r3, #0
  400930:	d1f8      	bne.n	400924 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400932:	687a      	ldr	r2, [r7, #4]
  400934:	4b1a      	ldr	r3, [pc, #104]	; (4009a0 <usart_serial_getchar+0x94>)
  400936:	429a      	cmp	r2, r3
  400938:	d107      	bne.n	40094a <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  40093a:	bf00      	nop
  40093c:	6878      	ldr	r0, [r7, #4]
  40093e:	6839      	ldr	r1, [r7, #0]
  400940:	4b16      	ldr	r3, [pc, #88]	; (40099c <usart_serial_getchar+0x90>)
  400942:	4798      	blx	r3
  400944:	4603      	mov	r3, r0
  400946:	2b00      	cmp	r3, #0
  400948:	d1f8      	bne.n	40093c <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  40094a:	687a      	ldr	r2, [r7, #4]
  40094c:	4b15      	ldr	r3, [pc, #84]	; (4009a4 <usart_serial_getchar+0x98>)
  40094e:	429a      	cmp	r2, r3
  400950:	d10d      	bne.n	40096e <usart_serial_getchar+0x62>
		while (usart_read(p_usart, &val));
  400952:	bf00      	nop
  400954:	f107 030c 	add.w	r3, r7, #12
  400958:	6878      	ldr	r0, [r7, #4]
  40095a:	4619      	mov	r1, r3
  40095c:	4b12      	ldr	r3, [pc, #72]	; (4009a8 <usart_serial_getchar+0x9c>)
  40095e:	4798      	blx	r3
  400960:	4603      	mov	r3, r0
  400962:	2b00      	cmp	r3, #0
  400964:	d1f6      	bne.n	400954 <usart_serial_getchar+0x48>
		*data = (uint8_t)(val & 0xFF);
  400966:	68fb      	ldr	r3, [r7, #12]
  400968:	b2da      	uxtb	r2, r3
  40096a:	683b      	ldr	r3, [r7, #0]
  40096c:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40096e:	687a      	ldr	r2, [r7, #4]
  400970:	4b0e      	ldr	r3, [pc, #56]	; (4009ac <usart_serial_getchar+0xa0>)
  400972:	429a      	cmp	r2, r3
  400974:	d10d      	bne.n	400992 <usart_serial_getchar+0x86>
		while (usart_read(p_usart, &val));
  400976:	bf00      	nop
  400978:	f107 030c 	add.w	r3, r7, #12
  40097c:	6878      	ldr	r0, [r7, #4]
  40097e:	4619      	mov	r1, r3
  400980:	4b09      	ldr	r3, [pc, #36]	; (4009a8 <usart_serial_getchar+0x9c>)
  400982:	4798      	blx	r3
  400984:	4603      	mov	r3, r0
  400986:	2b00      	cmp	r3, #0
  400988:	d1f6      	bne.n	400978 <usart_serial_getchar+0x6c>
		*data = (uint8_t)(val & 0xFF);
  40098a:	68fb      	ldr	r3, [r7, #12]
  40098c:	b2da      	uxtb	r2, r3
  40098e:	683b      	ldr	r3, [r7, #0]
  400990:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400992:	3710      	adds	r7, #16
  400994:	46bd      	mov	sp, r7
  400996:	bd80      	pop	{r7, pc}
  400998:	400e0600 	.word	0x400e0600
  40099c:	00404ca1 	.word	0x00404ca1
  4009a0:	400e0800 	.word	0x400e0800
  4009a4:	40024000 	.word	0x40024000
  4009a8:	00404d09 	.word	0x00404d09
  4009ac:	40028000 	.word	0x40028000

004009b0 <printf_mux>:
uint8_t recBuf[50];
uint32_t sizeRecBuf = sizeof(recBuf);

uint32_t timer = (1000/portTICK_RATE_MS);

void printf_mux( const char * format, ... ){
  4009b0:	b40f      	push	{r0, r1, r2, r3}
  4009b2:	b590      	push	{r4, r7, lr}
  4009b4:	b0a5      	sub	sp, #148	; 0x94
  4009b6:	af02      	add	r7, sp, #8
	char buffer[128];
	uint32_t n = 0;
  4009b8:	2300      	movs	r3, #0
  4009ba:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	va_list(args);
	va_start(args, format);
  4009be:	f107 039c 	add.w	r3, r7, #156	; 0x9c
  4009c2:	603b      	str	r3, [r7, #0]
	n = vsprintf(buffer, format, args);
  4009c4:	1d3b      	adds	r3, r7, #4
  4009c6:	4618      	mov	r0, r3
  4009c8:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
  4009cc:	683a      	ldr	r2, [r7, #0]
  4009ce:	4b0c      	ldr	r3, [pc, #48]	; (400a00 <printf_mux+0x50>)
  4009d0:	4798      	blx	r3
  4009d2:	4603      	mov	r3, r0
  4009d4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
	freertos_uart_write_packet(freertos_uart, buffer, n, UART_WAIT);
  4009d8:	4b0a      	ldr	r3, [pc, #40]	; (400a04 <printf_mux+0x54>)
  4009da:	681a      	ldr	r2, [r3, #0]
  4009dc:	1d3b      	adds	r3, r7, #4
  4009de:	2100      	movs	r1, #0
  4009e0:	9100      	str	r1, [sp, #0]
  4009e2:	4610      	mov	r0, r2
  4009e4:	4619      	mov	r1, r3
  4009e6:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
  4009ea:	f04f 33ff 	mov.w	r3, #4294967295
  4009ee:	4c06      	ldr	r4, [pc, #24]	; (400a08 <printf_mux+0x58>)
  4009f0:	47a0      	blx	r4
	va_end(args);
}
  4009f2:	378c      	adds	r7, #140	; 0x8c
  4009f4:	46bd      	mov	sp, r7
  4009f6:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
  4009fa:	b004      	add	sp, #16
  4009fc:	4770      	bx	lr
  4009fe:	bf00      	nop
  400a00:	0040e0e5 	.word	0x0040e0e5
  400a04:	20003fc0 	.word	0x20003fc0
  400a08:	004024e5 	.word	0x004024e5

00400a0c <configure_console>:

/**
 * \brief Configure the console UART.
 */
void configure_console(void){
  400a0c:	b590      	push	{r4, r7, lr}
  400a0e:	b089      	sub	sp, #36	; 0x24
  400a10:	af00      	add	r7, sp, #0
		.charlength = CONF_UART_CHAR_LENGTH,
		.stopbits = CONF_UART_STOP_BITS,
		.paritytype = CONF_UART_PARITY,
	};
	
	freertos_peripheral_options_t driver_options = {
  400a12:	4b33      	ldr	r3, [pc, #204]	; (400ae0 <configure_console+0xd4>)
  400a14:	613b      	str	r3, [r7, #16]
  400a16:	4b33      	ldr	r3, [pc, #204]	; (400ae4 <configure_console+0xd8>)
  400a18:	681b      	ldr	r3, [r3, #0]
  400a1a:	617b      	str	r3, [r7, #20]
  400a1c:	230a      	movs	r3, #10
  400a1e:	61bb      	str	r3, [r7, #24]
  400a20:	2301      	movs	r3, #1
  400a22:	773b      	strb	r3, [r7, #28]
  400a24:	2303      	movs	r3, #3
  400a26:	777b      	strb	r3, [r7, #29]
		UART_RS232,
		(USE_TX_ACCESS_MUTEX | USE_RX_ACCESS_MUTEX)
	};
	
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400a28:	4b2f      	ldr	r3, [pc, #188]	; (400ae8 <configure_console+0xdc>)
  400a2a:	4798      	blx	r3
  400a2c:	4603      	mov	r3, r0
  400a2e:	607b      	str	r3, [r7, #4]
	uart_settings.ul_baudrate = CONF_UART_BAUDRATE;
  400a30:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  400a34:	60bb      	str	r3, [r7, #8]
	uart_settings.ul_mode = UART_MR_PAR_NO;
  400a36:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400a3a:	60fb      	str	r3, [r7, #12]

	/* Configure console UART. */
	stdio_base = (void *)CONF_UART;
  400a3c:	4b2b      	ldr	r3, [pc, #172]	; (400aec <configure_console+0xe0>)
  400a3e:	4a2c      	ldr	r2, [pc, #176]	; (400af0 <configure_console+0xe4>)
  400a40:	601a      	str	r2, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400a42:	4b2c      	ldr	r3, [pc, #176]	; (400af4 <configure_console+0xe8>)
  400a44:	4a2c      	ldr	r2, [pc, #176]	; (400af8 <configure_console+0xec>)
  400a46:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400a48:	4b2c      	ldr	r3, [pc, #176]	; (400afc <configure_console+0xf0>)
  400a4a:	4a2d      	ldr	r2, [pc, #180]	; (400b00 <configure_console+0xf4>)
  400a4c:	601a      	str	r2, [r3, #0]
	setbuf(stdout, NULL);
  400a4e:	4b2d      	ldr	r3, [pc, #180]	; (400b04 <configure_console+0xf8>)
  400a50:	681b      	ldr	r3, [r3, #0]
  400a52:	689b      	ldr	r3, [r3, #8]
  400a54:	4618      	mov	r0, r3
  400a56:	2100      	movs	r1, #0
  400a58:	4b2b      	ldr	r3, [pc, #172]	; (400b08 <configure_console+0xfc>)
  400a5a:	4798      	blx	r3
	setbuf(stdin, NULL);
  400a5c:	4b29      	ldr	r3, [pc, #164]	; (400b04 <configure_console+0xf8>)
  400a5e:	681b      	ldr	r3, [r3, #0]
  400a60:	685b      	ldr	r3, [r3, #4]
  400a62:	4618      	mov	r0, r3
  400a64:	2100      	movs	r1, #0
  400a66:	4b28      	ldr	r3, [pc, #160]	; (400b08 <configure_console+0xfc>)
  400a68:	4798      	blx	r3
	
	freertos_uart = freertos_uart_serial_init(UART0, 
  400a6a:	1d3a      	adds	r2, r7, #4
  400a6c:	f107 0310 	add.w	r3, r7, #16
  400a70:	481f      	ldr	r0, [pc, #124]	; (400af0 <configure_console+0xe4>)
  400a72:	4611      	mov	r1, r2
  400a74:	461a      	mov	r2, r3
  400a76:	4b25      	ldr	r3, [pc, #148]	; (400b0c <configure_console+0x100>)
  400a78:	4798      	blx	r3
  400a7a:	4602      	mov	r2, r0
  400a7c:	4b24      	ldr	r3, [pc, #144]	; (400b10 <configure_console+0x104>)
  400a7e:	601a      	str	r2, [r3, #0]
											&uart_settings, 
											&driver_options);
	configASSERT(freertos_uart);
  400a80:	4b23      	ldr	r3, [pc, #140]	; (400b10 <configure_console+0x104>)
  400a82:	681b      	ldr	r3, [r3, #0]
  400a84:	2b00      	cmp	r3, #0
  400a86:	d103      	bne.n	400a90 <configure_console+0x84>
  400a88:	4b22      	ldr	r3, [pc, #136]	; (400b14 <configure_console+0x108>)
  400a8a:	4798      	blx	r3
  400a8c:	bf00      	nop
  400a8e:	e7fd      	b.n	400a8c <configure_console+0x80>
	
	//Initialize Semaphore
	vSemaphoreCreateBinary(xUARTSend);
  400a90:	2001      	movs	r0, #1
  400a92:	2100      	movs	r1, #0
  400a94:	2203      	movs	r2, #3
  400a96:	4b20      	ldr	r3, [pc, #128]	; (400b18 <configure_console+0x10c>)
  400a98:	4798      	blx	r3
  400a9a:	4602      	mov	r2, r0
  400a9c:	4b1f      	ldr	r3, [pc, #124]	; (400b1c <configure_console+0x110>)
  400a9e:	601a      	str	r2, [r3, #0]
  400aa0:	4b1e      	ldr	r3, [pc, #120]	; (400b1c <configure_console+0x110>)
  400aa2:	681b      	ldr	r3, [r3, #0]
  400aa4:	2b00      	cmp	r3, #0
  400aa6:	d007      	beq.n	400ab8 <configure_console+0xac>
  400aa8:	4b1c      	ldr	r3, [pc, #112]	; (400b1c <configure_console+0x110>)
  400aaa:	681b      	ldr	r3, [r3, #0]
  400aac:	4618      	mov	r0, r3
  400aae:	2100      	movs	r1, #0
  400ab0:	2200      	movs	r2, #0
  400ab2:	2300      	movs	r3, #0
  400ab4:	4c1a      	ldr	r4, [pc, #104]	; (400b20 <configure_console+0x114>)
  400ab6:	47a0      	blx	r4
	configASSERT(xUARTSend);
  400ab8:	4b18      	ldr	r3, [pc, #96]	; (400b1c <configure_console+0x110>)
  400aba:	681b      	ldr	r3, [r3, #0]
  400abc:	2b00      	cmp	r3, #0
  400abe:	d103      	bne.n	400ac8 <configure_console+0xbc>
  400ac0:	4b14      	ldr	r3, [pc, #80]	; (400b14 <configure_console+0x108>)
  400ac2:	4798      	blx	r3
  400ac4:	bf00      	nop
  400ac6:	e7fd      	b.n	400ac4 <configure_console+0xb8>
	xSemaphoreTake(xUARTSend, 0);
  400ac8:	4b14      	ldr	r3, [pc, #80]	; (400b1c <configure_console+0x110>)
  400aca:	681b      	ldr	r3, [r3, #0]
  400acc:	4618      	mov	r0, r3
  400ace:	2100      	movs	r1, #0
  400ad0:	2200      	movs	r2, #0
  400ad2:	2300      	movs	r3, #0
  400ad4:	4c13      	ldr	r4, [pc, #76]	; (400b24 <configure_console+0x118>)
  400ad6:	47a0      	blx	r4
}
  400ad8:	3724      	adds	r7, #36	; 0x24
  400ada:	46bd      	mov	sp, r7
  400adc:	bd90      	pop	{r4, r7, pc}
  400ade:	bf00      	nop
  400ae0:	20003f80 	.word	0x20003f80
  400ae4:	20000124 	.word	0x20000124
  400ae8:	00400851 	.word	0x00400851
  400aec:	20003fe0 	.word	0x20003fe0
  400af0:	400e0600 	.word	0x400e0600
  400af4:	20003fdc 	.word	0x20003fdc
  400af8:	00400865 	.word	0x00400865
  400afc:	20003fd8 	.word	0x20003fd8
  400b00:	0040090d 	.word	0x0040090d
  400b04:	20000578 	.word	0x20000578
  400b08:	0040a9e5 	.word	0x0040a9e5
  400b0c:	00402211 	.word	0x00402211
  400b10:	20003fc0 	.word	0x20003fc0
  400b14:	0040533d 	.word	0x0040533d
  400b18:	00405755 	.word	0x00405755
  400b1c:	20003fc8 	.word	0x20003fc8
  400b20:	004058d5 	.word	0x004058d5
  400b24:	00405b01 	.word	0x00405b01

00400b28 <UARTTXTask>:

/**
 * \UART TX Task
 */
void UARTTXTask (void *pvParameters){
  400b28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400b2c:	b0ef      	sub	sp, #444	; 0x1bc
  400b2e:	af10      	add	r7, sp, #64	; 0x40
  400b30:	f107 0324 	add.w	r3, r7, #36	; 0x24
  400b34:	6018      	str	r0, [r3, #0]
	UNUSED(pvParameters);
	
	double uart_acel[3];
	double uart_angle[3];
	double uart_gyro[3];
	char uartBuf[250] = {0};
  400b36:	f107 032c 	add.w	r3, r7, #44	; 0x2c
  400b3a:	461a      	mov	r2, r3
  400b3c:	23fa      	movs	r3, #250	; 0xfa
  400b3e:	4610      	mov	r0, r2
  400b40:	2100      	movs	r1, #0
  400b42:	461a      	mov	r2, r3
  400b44:	4b84      	ldr	r3, [pc, #528]	; (400d58 <UARTTXTask+0x230>)
  400b46:	4798      	blx	r3
	uint8_t i = 0;
  400b48:	2300      	movs	r3, #0
  400b4a:	f887 3177 	strb.w	r3, [r7, #375]	; 0x177
	signed portBASE_TYPE statusQueue;
	
	status_code_t result = STATUS_OK;
  400b4e:	2300      	movs	r3, #0
  400b50:	f887 3176 	strb.w	r3, [r7, #374]	; 0x176
	
	for (;;){
		xSemaphoreTake(xseIMUValues, portMAX_DELAY);
  400b54:	4b81      	ldr	r3, [pc, #516]	; (400d5c <UARTTXTask+0x234>)
  400b56:	681b      	ldr	r3, [r3, #0]
  400b58:	4618      	mov	r0, r3
  400b5a:	2100      	movs	r1, #0
  400b5c:	f04f 32ff 	mov.w	r2, #4294967295
  400b60:	2300      	movs	r3, #0
  400b62:	4c7f      	ldr	r4, [pc, #508]	; (400d60 <UARTTXTask+0x238>)
  400b64:	47a0      	blx	r4
		
		memset(uart_acel, 0, sizeof(uart_acel));
  400b66:	f507 73ac 	add.w	r3, r7, #344	; 0x158
  400b6a:	4618      	mov	r0, r3
  400b6c:	2100      	movs	r1, #0
  400b6e:	2218      	movs	r2, #24
  400b70:	4b79      	ldr	r3, [pc, #484]	; (400d58 <UARTTXTask+0x230>)
  400b72:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  400b74:	2300      	movs	r3, #0
  400b76:	f887 3177 	strb.w	r3, [r7, #375]	; 0x177
  400b7a:	e01f      	b.n	400bbc <UARTTXTask+0x94>
			statusQueue = xQueuePeek(xQueueAcel[i], &(uart_acel[i]),UART_WAIT);
  400b7c:	f897 2177 	ldrb.w	r2, [r7, #375]	; 0x177
  400b80:	4b78      	ldr	r3, [pc, #480]	; (400d64 <UARTTXTask+0x23c>)
  400b82:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  400b86:	f897 3177 	ldrb.w	r3, [r7, #375]	; 0x177
  400b8a:	f507 71ac 	add.w	r1, r7, #344	; 0x158
  400b8e:	00db      	lsls	r3, r3, #3
  400b90:	440b      	add	r3, r1
  400b92:	4610      	mov	r0, r2
  400b94:	4619      	mov	r1, r3
  400b96:	f04f 32ff 	mov.w	r2, #4294967295
  400b9a:	2301      	movs	r3, #1
  400b9c:	4c70      	ldr	r4, [pc, #448]	; (400d60 <UARTTXTask+0x238>)
  400b9e:	47a0      	blx	r4
  400ba0:	f8c7 0170 	str.w	r0, [r7, #368]	; 0x170
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  400ba4:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
  400ba8:	2b01      	cmp	r3, #1
  400baa:	d002      	beq.n	400bb2 <UARTTXTask+0x8a>
  400bac:	2000      	movs	r0, #0
  400bae:	4b6e      	ldr	r3, [pc, #440]	; (400d68 <UARTTXTask+0x240>)
  400bb0:	4798      	blx	r3
	
	for (;;){
		xSemaphoreTake(xseIMUValues, portMAX_DELAY);
		
		memset(uart_acel, 0, sizeof(uart_acel));
		for (i = 0; i < NUM_AXIS; i++){
  400bb2:	f897 3177 	ldrb.w	r3, [r7, #375]	; 0x177
  400bb6:	3301      	adds	r3, #1
  400bb8:	f887 3177 	strb.w	r3, [r7, #375]	; 0x177
  400bbc:	f897 3177 	ldrb.w	r3, [r7, #375]	; 0x177
  400bc0:	2b02      	cmp	r3, #2
  400bc2:	d9db      	bls.n	400b7c <UARTTXTask+0x54>
			statusQueue = xQueuePeek(xQueueAcel[i], &(uart_acel[i]),UART_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(uart_angle, 0, sizeof(uart_angle));
  400bc4:	f507 73a0 	add.w	r3, r7, #320	; 0x140
  400bc8:	4618      	mov	r0, r3
  400bca:	2100      	movs	r1, #0
  400bcc:	2218      	movs	r2, #24
  400bce:	4b62      	ldr	r3, [pc, #392]	; (400d58 <UARTTXTask+0x230>)
  400bd0:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  400bd2:	2300      	movs	r3, #0
  400bd4:	f887 3177 	strb.w	r3, [r7, #375]	; 0x177
  400bd8:	e01f      	b.n	400c1a <UARTTXTask+0xf2>
			statusQueue = xQueuePeek(xQueueAngle[i], &(uart_angle[i]),UART_WAIT);
  400bda:	f897 2177 	ldrb.w	r2, [r7, #375]	; 0x177
  400bde:	4b63      	ldr	r3, [pc, #396]	; (400d6c <UARTTXTask+0x244>)
  400be0:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  400be4:	f897 3177 	ldrb.w	r3, [r7, #375]	; 0x177
  400be8:	f507 71a0 	add.w	r1, r7, #320	; 0x140
  400bec:	00db      	lsls	r3, r3, #3
  400bee:	440b      	add	r3, r1
  400bf0:	4610      	mov	r0, r2
  400bf2:	4619      	mov	r1, r3
  400bf4:	f04f 32ff 	mov.w	r2, #4294967295
  400bf8:	2301      	movs	r3, #1
  400bfa:	4c59      	ldr	r4, [pc, #356]	; (400d60 <UARTTXTask+0x238>)
  400bfc:	47a0      	blx	r4
  400bfe:	f8c7 0170 	str.w	r0, [r7, #368]	; 0x170
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  400c02:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
  400c06:	2b01      	cmp	r3, #1
  400c08:	d002      	beq.n	400c10 <UARTTXTask+0xe8>
  400c0a:	2000      	movs	r0, #0
  400c0c:	4b56      	ldr	r3, [pc, #344]	; (400d68 <UARTTXTask+0x240>)
  400c0e:	4798      	blx	r3
			statusQueue = xQueuePeek(xQueueAcel[i], &(uart_acel[i]),UART_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(uart_angle, 0, sizeof(uart_angle));
		for (i = 0; i < NUM_AXIS; i++){
  400c10:	f897 3177 	ldrb.w	r3, [r7, #375]	; 0x177
  400c14:	3301      	adds	r3, #1
  400c16:	f887 3177 	strb.w	r3, [r7, #375]	; 0x177
  400c1a:	f897 3177 	ldrb.w	r3, [r7, #375]	; 0x177
  400c1e:	2b02      	cmp	r3, #2
  400c20:	d9db      	bls.n	400bda <UARTTXTask+0xb2>
			statusQueue = xQueuePeek(xQueueAngle[i], &(uart_angle[i]),UART_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(uart_gyro, 0, sizeof(uart_gyro));
  400c22:	f507 7394 	add.w	r3, r7, #296	; 0x128
  400c26:	4618      	mov	r0, r3
  400c28:	2100      	movs	r1, #0
  400c2a:	2218      	movs	r2, #24
  400c2c:	4b4a      	ldr	r3, [pc, #296]	; (400d58 <UARTTXTask+0x230>)
  400c2e:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  400c30:	2300      	movs	r3, #0
  400c32:	f887 3177 	strb.w	r3, [r7, #375]	; 0x177
  400c36:	e01f      	b.n	400c78 <UARTTXTask+0x150>
			statusQueue = xQueuePeek(xQueueGyro[i], &(uart_gyro[i]),UART_WAIT);
  400c38:	f897 2177 	ldrb.w	r2, [r7, #375]	; 0x177
  400c3c:	4b4c      	ldr	r3, [pc, #304]	; (400d70 <UARTTXTask+0x248>)
  400c3e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  400c42:	f897 3177 	ldrb.w	r3, [r7, #375]	; 0x177
  400c46:	f507 7194 	add.w	r1, r7, #296	; 0x128
  400c4a:	00db      	lsls	r3, r3, #3
  400c4c:	440b      	add	r3, r1
  400c4e:	4610      	mov	r0, r2
  400c50:	4619      	mov	r1, r3
  400c52:	f04f 32ff 	mov.w	r2, #4294967295
  400c56:	2301      	movs	r3, #1
  400c58:	4c41      	ldr	r4, [pc, #260]	; (400d60 <UARTTXTask+0x238>)
  400c5a:	47a0      	blx	r4
  400c5c:	f8c7 0170 	str.w	r0, [r7, #368]	; 0x170
			if (statusQueue != pdPASS) vTaskDelete(NULL);
  400c60:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
  400c64:	2b01      	cmp	r3, #1
  400c66:	d002      	beq.n	400c6e <UARTTXTask+0x146>
  400c68:	2000      	movs	r0, #0
  400c6a:	4b3f      	ldr	r3, [pc, #252]	; (400d68 <UARTTXTask+0x240>)
  400c6c:	4798      	blx	r3
			statusQueue = xQueuePeek(xQueueAngle[i], &(uart_angle[i]),UART_WAIT);
			if (statusQueue != pdPASS) vTaskDelete(NULL);
		}
		
		memset(uart_gyro, 0, sizeof(uart_gyro));
		for (i = 0; i < NUM_AXIS; i++){
  400c6e:	f897 3177 	ldrb.w	r3, [r7, #375]	; 0x177
  400c72:	3301      	adds	r3, #1
  400c74:	f887 3177 	strb.w	r3, [r7, #375]	; 0x177
  400c78:	f897 3177 	ldrb.w	r3, [r7, #375]	; 0x177
  400c7c:	2b02      	cmp	r3, #2
  400c7e:	d9db      	bls.n	400c38 <UARTTXTask+0x110>
				uart_gyro[0], uart_gyro[1], uart_gyro[2],
				uart_angle[0], uart_angle[1], uart_angle[2]);*/
		/*sprintf(uartBuf, "Acel:\tX = %0.3f\tY = %0.3f\tZ = %0.3f\r\nAngle:\tP = %0.3f\tC = %0.3f\tK = %0.3f\r\n",
				uart_acel[0], uart_acel[1], uart_acel[2],
				uart_angle[0], uart_angle[1], uart_angle[2]);*/
		sprintf(uartBuf, "%0.4f %0.4f %0.4f %0.4f %0.4f %0.4f %0.4f %0.4f %0.4f\r\n", 
  400c80:	f507 70ac 	add.w	r0, r7, #344	; 0x158
  400c84:	e9d0 ab00 	ldrd	sl, fp, [r0]
  400c88:	f507 72b0 	add.w	r2, r7, #352	; 0x160
  400c8c:	e9d2 0100 	ldrd	r0, r1, [r2]
  400c90:	f507 73b4 	add.w	r3, r7, #360	; 0x168
  400c94:	e9d3 8900 	ldrd	r8, r9, [r3]
  400c98:	f507 7394 	add.w	r3, r7, #296	; 0x128
  400c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
  400ca0:	e9c7 2306 	strd	r2, r3, [r7, #24]
  400ca4:	f507 7398 	add.w	r3, r7, #304	; 0x130
  400ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
  400cac:	e9c7 2304 	strd	r2, r3, [r7, #16]
  400cb0:	f507 739c 	add.w	r3, r7, #312	; 0x138
  400cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
  400cb8:	e9c7 2302 	strd	r2, r3, [r7, #8]
  400cbc:	f507 73a0 	add.w	r3, r7, #320	; 0x140
  400cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
  400cc4:	e9c7 2300 	strd	r2, r3, [r7]
  400cc8:	f507 7ca4 	add.w	ip, r7, #328	; 0x148
  400ccc:	e9dc 4500 	ldrd	r4, r5, [ip]
  400cd0:	f507 7ca8 	add.w	ip, r7, #336	; 0x150
  400cd4:	e9dc 2300 	ldrd	r2, r3, [ip]
  400cd8:	f107 062c 	add.w	r6, r7, #44	; 0x2c
  400cdc:	e9cd 0100 	strd	r0, r1, [sp]
  400ce0:	e9cd 8902 	strd	r8, r9, [sp, #8]
  400ce4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
  400ce8:	e9cd 0104 	strd	r0, r1, [sp, #16]
  400cec:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
  400cf0:	e9cd 0106 	strd	r0, r1, [sp, #24]
  400cf4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
  400cf8:	e9cd 0108 	strd	r0, r1, [sp, #32]
  400cfc:	e9d7 0100 	ldrd	r0, r1, [r7]
  400d00:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
  400d04:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
  400d08:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  400d0c:	4630      	mov	r0, r6
  400d0e:	4919      	ldr	r1, [pc, #100]	; (400d74 <UARTTXTask+0x24c>)
  400d10:	4652      	mov	r2, sl
  400d12:	465b      	mov	r3, fp
  400d14:	4c18      	ldr	r4, [pc, #96]	; (400d78 <UARTTXTask+0x250>)
  400d16:	47a0      	blx	r4
				uart_acel[0], uart_acel[1], uart_acel[2],
				uart_gyro[0], uart_gyro[1], uart_gyro[2],
				uart_angle[0], uart_angle[1], uart_angle[2]);
		result = freertos_uart_write_packet(freertos_uart, uartBuf, strlen((char *)uartBuf), UART_WAIT);
  400d18:	4b18      	ldr	r3, [pc, #96]	; (400d7c <UARTTXTask+0x254>)
  400d1a:	681c      	ldr	r4, [r3, #0]
  400d1c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
  400d20:	4618      	mov	r0, r3
  400d22:	4b17      	ldr	r3, [pc, #92]	; (400d80 <UARTTXTask+0x258>)
  400d24:	4798      	blx	r3
  400d26:	4603      	mov	r3, r0
  400d28:	f107 022c 	add.w	r2, r7, #44	; 0x2c
  400d2c:	2100      	movs	r1, #0
  400d2e:	9100      	str	r1, [sp, #0]
  400d30:	4620      	mov	r0, r4
  400d32:	4611      	mov	r1, r2
  400d34:	461a      	mov	r2, r3
  400d36:	f04f 33ff 	mov.w	r3, #4294967295
  400d3a:	4c12      	ldr	r4, [pc, #72]	; (400d84 <UARTTXTask+0x25c>)
  400d3c:	47a0      	blx	r4
  400d3e:	4603      	mov	r3, r0
  400d40:	f887 3176 	strb.w	r3, [r7, #374]	; 0x176
		if (result != STATUS_OK) LED_Toggle(LED2_GPIO);
  400d44:	f997 3176 	ldrsb.w	r3, [r7, #374]	; 0x176
  400d48:	2b00      	cmp	r3, #0
  400d4a:	d003      	beq.n	400d54 <UARTTXTask+0x22c>
  400d4c:	2019      	movs	r0, #25
  400d4e:	4b0e      	ldr	r3, [pc, #56]	; (400d88 <UARTTXTask+0x260>)
  400d50:	4798      	blx	r3
	}
  400d52:	e6ff      	b.n	400b54 <UARTTXTask+0x2c>
  400d54:	e6fe      	b.n	400b54 <UARTTXTask+0x2c>
  400d56:	bf00      	nop
  400d58:	0040a951 	.word	0x0040a951
  400d5c:	20003f54 	.word	0x20003f54
  400d60:	00405b01 	.word	0x00405b01
  400d64:	20003f58 	.word	0x20003f58
  400d68:	00406121 	.word	0x00406121
  400d6c:	20003f3c 	.word	0x20003f3c
  400d70:	20003f48 	.word	0x20003f48
  400d74:	00412190 	.word	0x00412190
  400d78:	0040aaf5 	.word	0x0040aaf5
  400d7c:	20003fc0 	.word	0x20003fc0
  400d80:	0040ad7d 	.word	0x0040ad7d
  400d84:	004024e5 	.word	0x004024e5
  400d88:	00403f21 	.word	0x00403f21

00400d8c <vTimerTX>:
}

static void vTimerTX(void *pvParameters){
  400d8c:	b580      	push	{r7, lr}
  400d8e:	b082      	sub	sp, #8
  400d90:	af00      	add	r7, sp, #0
  400d92:	6078      	str	r0, [r7, #4]
	vTaskSuspend(xTXHandler);
  400d94:	4b03      	ldr	r3, [pc, #12]	; (400da4 <vTimerTX+0x18>)
  400d96:	681b      	ldr	r3, [r3, #0]
  400d98:	4618      	mov	r0, r3
  400d9a:	4b03      	ldr	r3, [pc, #12]	; (400da8 <vTimerTX+0x1c>)
  400d9c:	4798      	blx	r3
}
  400d9e:	3708      	adds	r7, #8
  400da0:	46bd      	mov	sp, r7
  400da2:	bd80      	pop	{r7, pc}
  400da4:	20003f7c 	.word	0x20003f7c
  400da8:	00406231 	.word	0x00406231

00400dac <isNumbers>:

static uint8_t isNumbers(char *str){
  400dac:	b480      	push	{r7}
  400dae:	b083      	sub	sp, #12
  400db0:	af00      	add	r7, sp, #0
  400db2:	6078      	str	r0, [r7, #4]
	while(*str){
  400db4:	e013      	b.n	400dde <isNumbers+0x32>
		if ( (!isdigit(*str)) && ( (*str) != '.' ) ){
  400db6:	4b0f      	ldr	r3, [pc, #60]	; (400df4 <isNumbers+0x48>)
  400db8:	681a      	ldr	r2, [r3, #0]
  400dba:	687b      	ldr	r3, [r7, #4]
  400dbc:	781b      	ldrb	r3, [r3, #0]
  400dbe:	3301      	adds	r3, #1
  400dc0:	4413      	add	r3, r2
  400dc2:	781b      	ldrb	r3, [r3, #0]
  400dc4:	f003 0304 	and.w	r3, r3, #4
  400dc8:	2b00      	cmp	r3, #0
  400dca:	d105      	bne.n	400dd8 <isNumbers+0x2c>
  400dcc:	687b      	ldr	r3, [r7, #4]
  400dce:	781b      	ldrb	r3, [r3, #0]
  400dd0:	2b2e      	cmp	r3, #46	; 0x2e
  400dd2:	d001      	beq.n	400dd8 <isNumbers+0x2c>
			return false;
  400dd4:	2300      	movs	r3, #0
  400dd6:	e007      	b.n	400de8 <isNumbers+0x3c>
		}
		str++;
  400dd8:	687b      	ldr	r3, [r7, #4]
  400dda:	3301      	adds	r3, #1
  400ddc:	607b      	str	r3, [r7, #4]
static void vTimerTX(void *pvParameters){
	vTaskSuspend(xTXHandler);
}

static uint8_t isNumbers(char *str){
	while(*str){
  400dde:	687b      	ldr	r3, [r7, #4]
  400de0:	781b      	ldrb	r3, [r3, #0]
  400de2:	2b00      	cmp	r3, #0
  400de4:	d1e7      	bne.n	400db6 <isNumbers+0xa>
		if ( (!isdigit(*str)) && ( (*str) != '.' ) ){
			return false;
		}
		str++;
	}
	return true;
  400de6:	2301      	movs	r3, #1
}
  400de8:	4618      	mov	r0, r3
  400dea:	370c      	adds	r7, #12
  400dec:	46bd      	mov	sp, r7
  400dee:	f85d 7b04 	ldr.w	r7, [sp], #4
  400df2:	4770      	bx	lr
  400df4:	20000148 	.word	0x20000148

00400df8 <checkMessage>:

static void checkMessage(char *buf){
  400df8:	b590      	push	{r4, r7, lr}
  400dfa:	b085      	sub	sp, #20
  400dfc:	af02      	add	r7, sp, #8
  400dfe:	6078      	str	r0, [r7, #4]
	if (!strcmp(buf,"go")) {
  400e00:	6878      	ldr	r0, [r7, #4]
  400e02:	493a      	ldr	r1, [pc, #232]	; (400eec <checkMessage+0xf4>)
  400e04:	4b3a      	ldr	r3, [pc, #232]	; (400ef0 <checkMessage+0xf8>)
  400e06:	4798      	blx	r3
  400e08:	4603      	mov	r3, r0
  400e0a:	2b00      	cmp	r3, #0
  400e0c:	d11c      	bne.n	400e48 <checkMessage+0x50>
		if (timer){
  400e0e:	4b39      	ldr	r3, [pc, #228]	; (400ef4 <checkMessage+0xfc>)
  400e10:	681b      	ldr	r3, [r3, #0]
  400e12:	2b00      	cmp	r3, #0
  400e14:	d011      	beq.n	400e3a <checkMessage+0x42>
			xTimerChangePeriod(xTimerTX, timer, 0);
  400e16:	4b38      	ldr	r3, [pc, #224]	; (400ef8 <checkMessage+0x100>)
  400e18:	681a      	ldr	r2, [r3, #0]
  400e1a:	4b36      	ldr	r3, [pc, #216]	; (400ef4 <checkMessage+0xfc>)
  400e1c:	681b      	ldr	r3, [r3, #0]
  400e1e:	2100      	movs	r1, #0
  400e20:	9100      	str	r1, [sp, #0]
  400e22:	4610      	mov	r0, r2
  400e24:	2102      	movs	r1, #2
  400e26:	461a      	mov	r2, r3
  400e28:	2300      	movs	r3, #0
  400e2a:	4c34      	ldr	r4, [pc, #208]	; (400efc <checkMessage+0x104>)
  400e2c:	47a0      	blx	r4
			vTaskResume(xTXHandler);
  400e2e:	4b34      	ldr	r3, [pc, #208]	; (400f00 <checkMessage+0x108>)
  400e30:	681b      	ldr	r3, [r3, #0]
  400e32:	4618      	mov	r0, r3
  400e34:	4b33      	ldr	r3, [pc, #204]	; (400f04 <checkMessage+0x10c>)
  400e36:	4798      	blx	r3
  400e38:	e055      	b.n	400ee6 <checkMessage+0xee>
		} else {
			printf_mux("Timer Error [Value %u]\r\n", timer);
  400e3a:	4b2e      	ldr	r3, [pc, #184]	; (400ef4 <checkMessage+0xfc>)
  400e3c:	681b      	ldr	r3, [r3, #0]
  400e3e:	4832      	ldr	r0, [pc, #200]	; (400f08 <checkMessage+0x110>)
  400e40:	4619      	mov	r1, r3
  400e42:	4b32      	ldr	r3, [pc, #200]	; (400f0c <checkMessage+0x114>)
  400e44:	4798      	blx	r3
  400e46:	e04e      	b.n	400ee6 <checkMessage+0xee>
		}
	} else if (isNumbers(buf)) {
  400e48:	6878      	ldr	r0, [r7, #4]
  400e4a:	4b31      	ldr	r3, [pc, #196]	; (400f10 <checkMessage+0x118>)
  400e4c:	4798      	blx	r3
  400e4e:	4603      	mov	r3, r0
  400e50:	2b00      	cmp	r3, #0
  400e52:	d029      	beq.n	400ea8 <checkMessage+0xb0>
		timer = atof(buf)*(1000/portTICK_RATE_MS);
  400e54:	6878      	ldr	r0, [r7, #4]
  400e56:	4b2f      	ldr	r3, [pc, #188]	; (400f14 <checkMessage+0x11c>)
  400e58:	4798      	blx	r3
  400e5a:	4602      	mov	r2, r0
  400e5c:	460b      	mov	r3, r1
  400e5e:	4c2e      	ldr	r4, [pc, #184]	; (400f18 <checkMessage+0x120>)
  400e60:	4610      	mov	r0, r2
  400e62:	4619      	mov	r1, r3
  400e64:	f04f 0200 	mov.w	r2, #0
  400e68:	4b2c      	ldr	r3, [pc, #176]	; (400f1c <checkMessage+0x124>)
  400e6a:	47a0      	blx	r4
  400e6c:	4602      	mov	r2, r0
  400e6e:	460b      	mov	r3, r1
  400e70:	4c2b      	ldr	r4, [pc, #172]	; (400f20 <checkMessage+0x128>)
  400e72:	4610      	mov	r0, r2
  400e74:	4619      	mov	r1, r3
  400e76:	47a0      	blx	r4
  400e78:	4602      	mov	r2, r0
  400e7a:	4b1e      	ldr	r3, [pc, #120]	; (400ef4 <checkMessage+0xfc>)
  400e7c:	601a      	str	r2, [r3, #0]
		printf_mux("Timer = %0.3f seconds\r\n", ((float)timer/1000));
  400e7e:	4b1d      	ldr	r3, [pc, #116]	; (400ef4 <checkMessage+0xfc>)
  400e80:	681a      	ldr	r2, [r3, #0]
  400e82:	4b28      	ldr	r3, [pc, #160]	; (400f24 <checkMessage+0x12c>)
  400e84:	4610      	mov	r0, r2
  400e86:	4798      	blx	r3
  400e88:	4602      	mov	r2, r0
  400e8a:	4b27      	ldr	r3, [pc, #156]	; (400f28 <checkMessage+0x130>)
  400e8c:	4610      	mov	r0, r2
  400e8e:	4927      	ldr	r1, [pc, #156]	; (400f2c <checkMessage+0x134>)
  400e90:	4798      	blx	r3
  400e92:	4603      	mov	r3, r0
  400e94:	461a      	mov	r2, r3
  400e96:	4b26      	ldr	r3, [pc, #152]	; (400f30 <checkMessage+0x138>)
  400e98:	4610      	mov	r0, r2
  400e9a:	4798      	blx	r3
  400e9c:	4602      	mov	r2, r0
  400e9e:	460b      	mov	r3, r1
  400ea0:	4824      	ldr	r0, [pc, #144]	; (400f34 <checkMessage+0x13c>)
  400ea2:	491a      	ldr	r1, [pc, #104]	; (400f0c <checkMessage+0x114>)
  400ea4:	4788      	blx	r1
  400ea6:	e01e      	b.n	400ee6 <checkMessage+0xee>
	} else if(!strcmp(buf,"t")){
  400ea8:	6878      	ldr	r0, [r7, #4]
  400eaa:	4923      	ldr	r1, [pc, #140]	; (400f38 <checkMessage+0x140>)
  400eac:	4b10      	ldr	r3, [pc, #64]	; (400ef0 <checkMessage+0xf8>)
  400eae:	4798      	blx	r3
  400eb0:	4603      	mov	r3, r0
  400eb2:	2b00      	cmp	r3, #0
  400eb4:	d114      	bne.n	400ee0 <checkMessage+0xe8>
		printf_mux("Timer = %0.3f seconds\r\n", ((float)timer/1000));
  400eb6:	4b0f      	ldr	r3, [pc, #60]	; (400ef4 <checkMessage+0xfc>)
  400eb8:	681a      	ldr	r2, [r3, #0]
  400eba:	4b1a      	ldr	r3, [pc, #104]	; (400f24 <checkMessage+0x12c>)
  400ebc:	4610      	mov	r0, r2
  400ebe:	4798      	blx	r3
  400ec0:	4602      	mov	r2, r0
  400ec2:	4b19      	ldr	r3, [pc, #100]	; (400f28 <checkMessage+0x130>)
  400ec4:	4610      	mov	r0, r2
  400ec6:	4919      	ldr	r1, [pc, #100]	; (400f2c <checkMessage+0x134>)
  400ec8:	4798      	blx	r3
  400eca:	4603      	mov	r3, r0
  400ecc:	461a      	mov	r2, r3
  400ece:	4b18      	ldr	r3, [pc, #96]	; (400f30 <checkMessage+0x138>)
  400ed0:	4610      	mov	r0, r2
  400ed2:	4798      	blx	r3
  400ed4:	4602      	mov	r2, r0
  400ed6:	460b      	mov	r3, r1
  400ed8:	4816      	ldr	r0, [pc, #88]	; (400f34 <checkMessage+0x13c>)
  400eda:	490c      	ldr	r1, [pc, #48]	; (400f0c <checkMessage+0x114>)
  400edc:	4788      	blx	r1
  400ede:	e002      	b.n	400ee6 <checkMessage+0xee>
	} else {
		printf_mux("Wrong Command\r\n");
  400ee0:	4816      	ldr	r0, [pc, #88]	; (400f3c <checkMessage+0x144>)
  400ee2:	4b0a      	ldr	r3, [pc, #40]	; (400f0c <checkMessage+0x114>)
  400ee4:	4798      	blx	r3
	}
}
  400ee6:	370c      	adds	r7, #12
  400ee8:	46bd      	mov	sp, r7
  400eea:	bd90      	pop	{r4, r7, pc}
  400eec:	004121c8 	.word	0x004121c8
  400ef0:	0040ab41 	.word	0x0040ab41
  400ef4:	20000128 	.word	0x20000128
  400ef8:	20003fc4 	.word	0x20003fc4
  400efc:	00406fc1 	.word	0x00406fc1
  400f00:	20003f7c 	.word	0x20003f7c
  400f04:	00406335 	.word	0x00406335
  400f08:	004121cc 	.word	0x004121cc
  400f0c:	004009b1 	.word	0x004009b1
  400f10:	00400dad 	.word	0x00400dad
  400f14:	0040a77d 	.word	0x0040a77d
  400f18:	00409c5d 	.word	0x00409c5d
  400f1c:	408f4000 	.word	0x408f4000
  400f20:	0040a1e1 	.word	0x0040a1e1
  400f24:	0040a42d 	.word	0x0040a42d
  400f28:	0040a645 	.word	0x0040a645
  400f2c:	447a0000 	.word	0x447a0000
  400f30:	00409bb5 	.word	0x00409bb5
  400f34:	004121e8 	.word	0x004121e8
  400f38:	00412200 	.word	0x00412200
  400f3c:	00412204 	.word	0x00412204

00400f40 <UARTRXTask>:

// Task to receive commands via Serial:
void UARTRXTask(void *pvParameters){
  400f40:	b590      	push	{r4, r7, lr}
  400f42:	b095      	sub	sp, #84	; 0x54
  400f44:	af02      	add	r7, sp, #8
  400f46:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);
	
	uint8_t receive;
	char buf_msg[50] = {0};
  400f48:	f107 030c 	add.w	r3, r7, #12
  400f4c:	2200      	movs	r2, #0
  400f4e:	601a      	str	r2, [r3, #0]
  400f50:	3304      	adds	r3, #4
  400f52:	2200      	movs	r2, #0
  400f54:	601a      	str	r2, [r3, #0]
  400f56:	3304      	adds	r3, #4
  400f58:	2200      	movs	r2, #0
  400f5a:	601a      	str	r2, [r3, #0]
  400f5c:	3304      	adds	r3, #4
  400f5e:	2200      	movs	r2, #0
  400f60:	601a      	str	r2, [r3, #0]
  400f62:	3304      	adds	r3, #4
  400f64:	2200      	movs	r2, #0
  400f66:	601a      	str	r2, [r3, #0]
  400f68:	3304      	adds	r3, #4
  400f6a:	2200      	movs	r2, #0
  400f6c:	601a      	str	r2, [r3, #0]
  400f6e:	3304      	adds	r3, #4
  400f70:	2200      	movs	r2, #0
  400f72:	601a      	str	r2, [r3, #0]
  400f74:	3304      	adds	r3, #4
  400f76:	2200      	movs	r2, #0
  400f78:	601a      	str	r2, [r3, #0]
  400f7a:	3304      	adds	r3, #4
  400f7c:	2200      	movs	r2, #0
  400f7e:	601a      	str	r2, [r3, #0]
  400f80:	3304      	adds	r3, #4
  400f82:	2200      	movs	r2, #0
  400f84:	601a      	str	r2, [r3, #0]
  400f86:	3304      	adds	r3, #4
  400f88:	2200      	movs	r2, #0
  400f8a:	601a      	str	r2, [r3, #0]
  400f8c:	3304      	adds	r3, #4
  400f8e:	2200      	movs	r2, #0
  400f90:	601a      	str	r2, [r3, #0]
  400f92:	3304      	adds	r3, #4
  400f94:	2200      	movs	r2, #0
  400f96:	801a      	strh	r2, [r3, #0]
  400f98:	3302      	adds	r3, #2
	uint32_t countChar = 0;
  400f9a:	2300      	movs	r3, #0
  400f9c:	647b      	str	r3, [r7, #68]	; 0x44
	
	uint32_t size = 0;
  400f9e:	2300      	movs	r3, #0
  400fa0:	643b      	str	r3, [r7, #64]	; 0x40
	
	xTimerTX = xTimerCreate("TimerIMU", (1000/portTICK_RATE_MS) , pdFALSE, NULL, vTimerTX);
  400fa2:	4b20      	ldr	r3, [pc, #128]	; (401024 <UARTRXTask+0xe4>)
  400fa4:	9300      	str	r3, [sp, #0]
  400fa6:	4820      	ldr	r0, [pc, #128]	; (401028 <UARTRXTask+0xe8>)
  400fa8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
  400fac:	2200      	movs	r2, #0
  400fae:	2300      	movs	r3, #0
  400fb0:	4c1e      	ldr	r4, [pc, #120]	; (40102c <UARTRXTask+0xec>)
  400fb2:	47a0      	blx	r4
  400fb4:	4602      	mov	r2, r0
  400fb6:	4b1e      	ldr	r3, [pc, #120]	; (401030 <UARTRXTask+0xf0>)
  400fb8:	601a      	str	r2, [r3, #0]
	
	for (;;){
		//Receive only one character at a time
		size = freertos_uart_serial_read_packet(freertos_uart, &receive, sizeof(receive), portMAX_DELAY);
  400fba:	4b1e      	ldr	r3, [pc, #120]	; (401034 <UARTRXTask+0xf4>)
  400fbc:	681a      	ldr	r2, [r3, #0]
  400fbe:	f107 033f 	add.w	r3, r7, #63	; 0x3f
  400fc2:	4610      	mov	r0, r2
  400fc4:	4619      	mov	r1, r3
  400fc6:	2201      	movs	r2, #1
  400fc8:	f04f 33ff 	mov.w	r3, #4294967295
  400fcc:	4c1a      	ldr	r4, [pc, #104]	; (401038 <UARTRXTask+0xf8>)
  400fce:	47a0      	blx	r4
  400fd0:	6438      	str	r0, [r7, #64]	; 0x40
		if (size == sizeof(receive)){
  400fd2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  400fd4:	2b01      	cmp	r3, #1
  400fd6:	d123      	bne.n	401020 <UARTRXTask+0xe0>
			//Enter is the end of message:
			if (receive == 13){
  400fd8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
  400fdc:	2b0d      	cmp	r3, #13
  400fde:	d10e      	bne.n	400ffe <UARTRXTask+0xbe>
				checkMessage(buf_msg);
  400fe0:	f107 030c 	add.w	r3, r7, #12
  400fe4:	4618      	mov	r0, r3
  400fe6:	4b15      	ldr	r3, [pc, #84]	; (40103c <UARTRXTask+0xfc>)
  400fe8:	4798      	blx	r3
				memset(buf_msg, 0, sizeof(buf_msg));
  400fea:	f107 030c 	add.w	r3, r7, #12
  400fee:	4618      	mov	r0, r3
  400ff0:	2100      	movs	r1, #0
  400ff2:	2232      	movs	r2, #50	; 0x32
  400ff4:	4b12      	ldr	r3, [pc, #72]	; (401040 <UARTRXTask+0x100>)
  400ff6:	4798      	blx	r3
				countChar = 0;
  400ff8:	2300      	movs	r3, #0
  400ffa:	647b      	str	r3, [r7, #68]	; 0x44
  400ffc:	e010      	b.n	401020 <UARTRXTask+0xe0>
			}
			//Keep receiving characters:
			else {
				buf_msg[countChar++] = receive;
  400ffe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  401000:	1c5a      	adds	r2, r3, #1
  401002:	647a      	str	r2, [r7, #68]	; 0x44
  401004:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
  401008:	f107 0148 	add.w	r1, r7, #72	; 0x48
  40100c:	440b      	add	r3, r1
  40100e:	f803 2c3c 	strb.w	r2, [r3, #-60]
				buf_msg[countChar] = '\0';
  401012:	f107 020c 	add.w	r2, r7, #12
  401016:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  401018:	4413      	add	r3, r2
  40101a:	2200      	movs	r2, #0
  40101c:	701a      	strb	r2, [r3, #0]
			}
		}
	}
  40101e:	e7cc      	b.n	400fba <UARTRXTask+0x7a>
  401020:	e7cb      	b.n	400fba <UARTRXTask+0x7a>
  401022:	bf00      	nop
  401024:	00400d8d 	.word	0x00400d8d
  401028:	00412214 	.word	0x00412214
  40102c:	00406f45 	.word	0x00406f45
  401030:	20003fc4 	.word	0x20003fc4
  401034:	20003fc0 	.word	0x20003fc0
  401038:	00402599 	.word	0x00402599
  40103c:	00400df9 	.word	0x00400df9
  401040:	0040a951 	.word	0x0040a951

00401044 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  401044:	b580      	push	{r7, lr}
  401046:	b082      	sub	sp, #8
  401048:	af00      	add	r7, sp, #0
  40104a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40104c:	687b      	ldr	r3, [r7, #4]
  40104e:	2b07      	cmp	r3, #7
  401050:	d830      	bhi.n	4010b4 <osc_enable+0x70>
  401052:	a201      	add	r2, pc, #4	; (adr r2, 401058 <osc_enable+0x14>)
  401054:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401058:	004010b5 	.word	0x004010b5
  40105c:	00401079 	.word	0x00401079
  401060:	00401081 	.word	0x00401081
  401064:	00401089 	.word	0x00401089
  401068:	00401091 	.word	0x00401091
  40106c:	00401099 	.word	0x00401099
  401070:	004010a1 	.word	0x004010a1
  401074:	004010ab 	.word	0x004010ab
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  401078:	2000      	movs	r0, #0
  40107a:	4b10      	ldr	r3, [pc, #64]	; (4010bc <osc_enable+0x78>)
  40107c:	4798      	blx	r3
		break;
  40107e:	e019      	b.n	4010b4 <osc_enable+0x70>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  401080:	2001      	movs	r0, #1
  401082:	4b0e      	ldr	r3, [pc, #56]	; (4010bc <osc_enable+0x78>)
  401084:	4798      	blx	r3
		break;
  401086:	e015      	b.n	4010b4 <osc_enable+0x70>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  401088:	2000      	movs	r0, #0
  40108a:	4b0d      	ldr	r3, [pc, #52]	; (4010c0 <osc_enable+0x7c>)
  40108c:	4798      	blx	r3
		break;
  40108e:	e011      	b.n	4010b4 <osc_enable+0x70>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  401090:	2010      	movs	r0, #16
  401092:	4b0b      	ldr	r3, [pc, #44]	; (4010c0 <osc_enable+0x7c>)
  401094:	4798      	blx	r3
		break;
  401096:	e00d      	b.n	4010b4 <osc_enable+0x70>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  401098:	2020      	movs	r0, #32
  40109a:	4b09      	ldr	r3, [pc, #36]	; (4010c0 <osc_enable+0x7c>)
  40109c:	4798      	blx	r3
		break;
  40109e:	e009      	b.n	4010b4 <osc_enable+0x70>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4010a0:	2000      	movs	r0, #0
  4010a2:	213e      	movs	r1, #62	; 0x3e
  4010a4:	4b07      	ldr	r3, [pc, #28]	; (4010c4 <osc_enable+0x80>)
  4010a6:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  4010a8:	e004      	b.n	4010b4 <osc_enable+0x70>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  4010aa:	2001      	movs	r0, #1
  4010ac:	213e      	movs	r1, #62	; 0x3e
  4010ae:	4b05      	ldr	r3, [pc, #20]	; (4010c4 <osc_enable+0x80>)
  4010b0:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  4010b2:	bf00      	nop
	}
}
  4010b4:	3708      	adds	r7, #8
  4010b6:	46bd      	mov	sp, r7
  4010b8:	bd80      	pop	{r7, pc}
  4010ba:	bf00      	nop
  4010bc:	0040445d 	.word	0x0040445d
  4010c0:	004044c9 	.word	0x004044c9
  4010c4:	00404539 	.word	0x00404539

004010c8 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  4010c8:	b580      	push	{r7, lr}
  4010ca:	b082      	sub	sp, #8
  4010cc:	af00      	add	r7, sp, #0
  4010ce:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4010d0:	687b      	ldr	r3, [r7, #4]
  4010d2:	2b07      	cmp	r3, #7
  4010d4:	d826      	bhi.n	401124 <osc_is_ready+0x5c>
  4010d6:	a201      	add	r2, pc, #4	; (adr r2, 4010dc <osc_is_ready+0x14>)
  4010d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4010dc:	004010fd 	.word	0x004010fd
  4010e0:	00401101 	.word	0x00401101
  4010e4:	00401101 	.word	0x00401101
  4010e8:	00401113 	.word	0x00401113
  4010ec:	00401113 	.word	0x00401113
  4010f0:	00401113 	.word	0x00401113
  4010f4:	00401113 	.word	0x00401113
  4010f8:	00401113 	.word	0x00401113
	case OSC_SLCK_32K_RC:
		return 1;
  4010fc:	2301      	movs	r3, #1
  4010fe:	e012      	b.n	401126 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  401100:	4b0b      	ldr	r3, [pc, #44]	; (401130 <osc_is_ready+0x68>)
  401102:	4798      	blx	r3
  401104:	4603      	mov	r3, r0
  401106:	2b00      	cmp	r3, #0
  401108:	bf0c      	ite	eq
  40110a:	2300      	moveq	r3, #0
  40110c:	2301      	movne	r3, #1
  40110e:	b2db      	uxtb	r3, r3
  401110:	e009      	b.n	401126 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  401112:	4b08      	ldr	r3, [pc, #32]	; (401134 <osc_is_ready+0x6c>)
  401114:	4798      	blx	r3
  401116:	4603      	mov	r3, r0
  401118:	2b00      	cmp	r3, #0
  40111a:	bf0c      	ite	eq
  40111c:	2300      	moveq	r3, #0
  40111e:	2301      	movne	r3, #1
  401120:	b2db      	uxtb	r3, r3
  401122:	e000      	b.n	401126 <osc_is_ready+0x5e>
	}

	return 0;
  401124:	2300      	movs	r3, #0
}
  401126:	4618      	mov	r0, r3
  401128:	3708      	adds	r7, #8
  40112a:	46bd      	mov	sp, r7
  40112c:	bd80      	pop	{r7, pc}
  40112e:	bf00      	nop
  401130:	00404495 	.word	0x00404495
  401134:	004045b1 	.word	0x004045b1

00401138 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  401138:	b480      	push	{r7}
  40113a:	b083      	sub	sp, #12
  40113c:	af00      	add	r7, sp, #0
  40113e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401140:	687b      	ldr	r3, [r7, #4]
  401142:	2b07      	cmp	r3, #7
  401144:	d825      	bhi.n	401192 <osc_get_rate+0x5a>
  401146:	a201      	add	r2, pc, #4	; (adr r2, 40114c <osc_get_rate+0x14>)
  401148:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40114c:	0040116d 	.word	0x0040116d
  401150:	00401173 	.word	0x00401173
  401154:	00401179 	.word	0x00401179
  401158:	0040117f 	.word	0x0040117f
  40115c:	00401183 	.word	0x00401183
  401160:	00401187 	.word	0x00401187
  401164:	0040118b 	.word	0x0040118b
  401168:	0040118f 	.word	0x0040118f
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  40116c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401170:	e010      	b.n	401194 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  401172:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401176:	e00d      	b.n	401194 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  401178:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40117c:	e00a      	b.n	401194 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  40117e:	4b08      	ldr	r3, [pc, #32]	; (4011a0 <osc_get_rate+0x68>)
  401180:	e008      	b.n	401194 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  401182:	4b08      	ldr	r3, [pc, #32]	; (4011a4 <osc_get_rate+0x6c>)
  401184:	e006      	b.n	401194 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  401186:	4b08      	ldr	r3, [pc, #32]	; (4011a8 <osc_get_rate+0x70>)
  401188:	e004      	b.n	401194 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40118a:	4b07      	ldr	r3, [pc, #28]	; (4011a8 <osc_get_rate+0x70>)
  40118c:	e002      	b.n	401194 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40118e:	4b06      	ldr	r3, [pc, #24]	; (4011a8 <osc_get_rate+0x70>)
  401190:	e000      	b.n	401194 <osc_get_rate+0x5c>
	}

	return 0;
  401192:	2300      	movs	r3, #0
}
  401194:	4618      	mov	r0, r3
  401196:	370c      	adds	r7, #12
  401198:	46bd      	mov	sp, r7
  40119a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40119e:	4770      	bx	lr
  4011a0:	003d0900 	.word	0x003d0900
  4011a4:	007a1200 	.word	0x007a1200
  4011a8:	00b71b00 	.word	0x00b71b00

004011ac <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  4011ac:	b580      	push	{r7, lr}
  4011ae:	b082      	sub	sp, #8
  4011b0:	af00      	add	r7, sp, #0
  4011b2:	4603      	mov	r3, r0
  4011b4:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  4011b6:	bf00      	nop
  4011b8:	79fb      	ldrb	r3, [r7, #7]
  4011ba:	4618      	mov	r0, r3
  4011bc:	4b05      	ldr	r3, [pc, #20]	; (4011d4 <osc_wait_ready+0x28>)
  4011be:	4798      	blx	r3
  4011c0:	4603      	mov	r3, r0
  4011c2:	f083 0301 	eor.w	r3, r3, #1
  4011c6:	b2db      	uxtb	r3, r3
  4011c8:	2b00      	cmp	r3, #0
  4011ca:	d1f5      	bne.n	4011b8 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  4011cc:	3708      	adds	r7, #8
  4011ce:	46bd      	mov	sp, r7
  4011d0:	bd80      	pop	{r7, pc}
  4011d2:	bf00      	nop
  4011d4:	004010c9 	.word	0x004010c9

004011d8 <pll_config_init>:
 * \note The SAM3N PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  4011d8:	b580      	push	{r7, lr}
  4011da:	b086      	sub	sp, #24
  4011dc:	af00      	add	r7, sp, #0
  4011de:	60f8      	str	r0, [r7, #12]
  4011e0:	607a      	str	r2, [r7, #4]
  4011e2:	603b      	str	r3, [r7, #0]
  4011e4:	460b      	mov	r3, r1
  4011e6:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  4011e8:	7afb      	ldrb	r3, [r7, #11]
  4011ea:	4618      	mov	r0, r3
  4011ec:	4b0d      	ldr	r3, [pc, #52]	; (401224 <pll_config_init+0x4c>)
  4011ee:	4798      	blx	r3
  4011f0:	4602      	mov	r2, r0
  4011f2:	687b      	ldr	r3, [r7, #4]
  4011f4:	fbb2 f3f3 	udiv	r3, r2, r3
  4011f8:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  4011fa:	697b      	ldr	r3, [r7, #20]
  4011fc:	683a      	ldr	r2, [r7, #0]
  4011fe:	fb02 f303 	mul.w	r3, r2, r3
  401202:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  401204:	683b      	ldr	r3, [r7, #0]
  401206:	3b01      	subs	r3, #1
  401208:	041a      	lsls	r2, r3, #16
  40120a:	4b07      	ldr	r3, [pc, #28]	; (401228 <pll_config_init+0x50>)
  40120c:	4013      	ands	r3, r2
  40120e:	687a      	ldr	r2, [r7, #4]
  401210:	b2d2      	uxtb	r2, r2
  401212:	4313      	orrs	r3, r2
  401214:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  401218:	68fb      	ldr	r3, [r7, #12]
  40121a:	601a      	str	r2, [r3, #0]
}
  40121c:	3718      	adds	r7, #24
  40121e:	46bd      	mov	sp, r7
  401220:	bd80      	pop	{r7, pc}
  401222:	bf00      	nop
  401224:	00401139 	.word	0x00401139
  401228:	07ff0000 	.word	0x07ff0000

0040122c <pll_enable>:
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  40122c:	b580      	push	{r7, lr}
  40122e:	b082      	sub	sp, #8
  401230:	af00      	add	r7, sp, #0
  401232:	6078      	str	r0, [r7, #4]
  401234:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  401236:	683b      	ldr	r3, [r7, #0]
  401238:	2b00      	cmp	r3, #0
  40123a:	d107      	bne.n	40124c <pll_enable+0x20>
		pmc_disable_pllack(); // Always stop PLL first!
  40123c:	4b05      	ldr	r3, [pc, #20]	; (401254 <pll_enable+0x28>)
  40123e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  401240:	4b05      	ldr	r3, [pc, #20]	; (401258 <pll_enable+0x2c>)
  401242:	687a      	ldr	r2, [r7, #4]
  401244:	6812      	ldr	r2, [r2, #0]
  401246:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  40124a:	629a      	str	r2, [r3, #40]	; 0x28
	}
}
  40124c:	3708      	adds	r7, #8
  40124e:	46bd      	mov	sp, r7
  401250:	bd80      	pop	{r7, pc}
  401252:	bf00      	nop
  401254:	004045cd 	.word	0x004045cd
  401258:	400e0400 	.word	0x400e0400

0040125c <pll_is_locked>:
		pmc_disable_pllack();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  40125c:	b580      	push	{r7, lr}
  40125e:	b082      	sub	sp, #8
  401260:	af00      	add	r7, sp, #0
  401262:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  401264:	687b      	ldr	r3, [r7, #4]
  401266:	2b00      	cmp	r3, #0
  401268:	d103      	bne.n	401272 <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  40126a:	4b04      	ldr	r3, [pc, #16]	; (40127c <pll_is_locked+0x20>)
  40126c:	4798      	blx	r3
  40126e:	4603      	mov	r3, r0
  401270:	e000      	b.n	401274 <pll_is_locked+0x18>
	}
	else {
		return 0;
  401272:	2300      	movs	r3, #0
	}
}
  401274:	4618      	mov	r0, r3
  401276:	3708      	adds	r7, #8
  401278:	46bd      	mov	sp, r7
  40127a:	bd80      	pop	{r7, pc}
  40127c:	004045e5 	.word	0x004045e5

00401280 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  401280:	b580      	push	{r7, lr}
  401282:	b082      	sub	sp, #8
  401284:	af00      	add	r7, sp, #0
  401286:	4603      	mov	r3, r0
  401288:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  40128a:	79fb      	ldrb	r3, [r7, #7]
  40128c:	3b03      	subs	r3, #3
  40128e:	2b04      	cmp	r3, #4
  401290:	d808      	bhi.n	4012a4 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  401292:	79fb      	ldrb	r3, [r7, #7]
  401294:	4618      	mov	r0, r3
  401296:	4b05      	ldr	r3, [pc, #20]	; (4012ac <pll_enable_source+0x2c>)
  401298:	4798      	blx	r3
		osc_wait_ready(e_src);
  40129a:	79fb      	ldrb	r3, [r7, #7]
  40129c:	4618      	mov	r0, r3
  40129e:	4b04      	ldr	r3, [pc, #16]	; (4012b0 <pll_enable_source+0x30>)
  4012a0:	4798      	blx	r3
		break;
  4012a2:	e000      	b.n	4012a6 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  4012a4:	bf00      	nop
	}
}
  4012a6:	3708      	adds	r7, #8
  4012a8:	46bd      	mov	sp, r7
  4012aa:	bd80      	pop	{r7, pc}
  4012ac:	00401045 	.word	0x00401045
  4012b0:	004011ad 	.word	0x004011ad

004012b4 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  4012b4:	b580      	push	{r7, lr}
  4012b6:	b082      	sub	sp, #8
  4012b8:	af00      	add	r7, sp, #0
  4012ba:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4012bc:	bf00      	nop
  4012be:	6878      	ldr	r0, [r7, #4]
  4012c0:	4b04      	ldr	r3, [pc, #16]	; (4012d4 <pll_wait_for_lock+0x20>)
  4012c2:	4798      	blx	r3
  4012c4:	4603      	mov	r3, r0
  4012c6:	2b00      	cmp	r3, #0
  4012c8:	d0f9      	beq.n	4012be <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  4012ca:	2300      	movs	r3, #0
}
  4012cc:	4618      	mov	r0, r3
  4012ce:	3708      	adds	r7, #8
  4012d0:	46bd      	mov	sp, r7
  4012d2:	bd80      	pop	{r7, pc}
  4012d4:	0040125d 	.word	0x0040125d

004012d8 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4012d8:	b580      	push	{r7, lr}
  4012da:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4012dc:	2006      	movs	r0, #6
  4012de:	4b03      	ldr	r3, [pc, #12]	; (4012ec <sysclk_get_main_hz+0x14>)
  4012e0:	4798      	blx	r3
  4012e2:	4603      	mov	r3, r0
  4012e4:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4012e6:	4618      	mov	r0, r3
  4012e8:	bd80      	pop	{r7, pc}
  4012ea:	bf00      	nop
  4012ec:	00401139 	.word	0x00401139

004012f0 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4012f0:	b580      	push	{r7, lr}
  4012f2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4012f4:	4b02      	ldr	r3, [pc, #8]	; (401300 <sysclk_get_cpu_hz+0x10>)
  4012f6:	4798      	blx	r3
  4012f8:	4603      	mov	r3, r0
  4012fa:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4012fc:	4618      	mov	r0, r3
  4012fe:	bd80      	pop	{r7, pc}
  401300:	004012d9 	.word	0x004012d9

00401304 <sysclk_init>:
{
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  401304:	b590      	push	{r4, r7, lr}
  401306:	b083      	sub	sp, #12
  401308:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40130a:	4811      	ldr	r0, [pc, #68]	; (401350 <sysclk_init+0x4c>)
  40130c:	4b11      	ldr	r3, [pc, #68]	; (401354 <sysclk_init+0x50>)
  40130e:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  401310:	2006      	movs	r0, #6
  401312:	4b11      	ldr	r3, [pc, #68]	; (401358 <sysclk_init+0x54>)
  401314:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  401316:	1d3b      	adds	r3, r7, #4
  401318:	4618      	mov	r0, r3
  40131a:	2106      	movs	r1, #6
  40131c:	2201      	movs	r2, #1
  40131e:	2308      	movs	r3, #8
  401320:	4c0e      	ldr	r4, [pc, #56]	; (40135c <sysclk_init+0x58>)
  401322:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  401324:	1d3b      	adds	r3, r7, #4
  401326:	4618      	mov	r0, r3
  401328:	2100      	movs	r1, #0
  40132a:	4b0d      	ldr	r3, [pc, #52]	; (401360 <sysclk_init+0x5c>)
  40132c:	4798      	blx	r3
		pll_wait_for_lock(0);
  40132e:	2000      	movs	r0, #0
  401330:	4b0c      	ldr	r3, [pc, #48]	; (401364 <sysclk_init+0x60>)
  401332:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  401334:	2010      	movs	r0, #16
  401336:	4b0c      	ldr	r3, [pc, #48]	; (401368 <sysclk_init+0x64>)
  401338:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40133a:	4b0c      	ldr	r3, [pc, #48]	; (40136c <sysclk_init+0x68>)
  40133c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40133e:	4b0c      	ldr	r3, [pc, #48]	; (401370 <sysclk_init+0x6c>)
  401340:	4798      	blx	r3
  401342:	4603      	mov	r3, r0
  401344:	4618      	mov	r0, r3
  401346:	4b03      	ldr	r3, [pc, #12]	; (401354 <sysclk_init+0x50>)
  401348:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  40134a:	370c      	adds	r7, #12
  40134c:	46bd      	mov	sp, r7
  40134e:	bd90      	pop	{r4, r7, pc}
  401350:	02dc6c00 	.word	0x02dc6c00
  401354:	200000c5 	.word	0x200000c5
  401358:	00401281 	.word	0x00401281
  40135c:	004011d9 	.word	0x004011d9
  401360:	0040122d 	.word	0x0040122d
  401364:	004012b5 	.word	0x004012b5
  401368:	004043d9 	.word	0x004043d9
  40136c:	00404ded 	.word	0x00404ded
  401370:	004012f1 	.word	0x004012f1

00401374 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  401374:	b480      	push	{r7}
  401376:	b083      	sub	sp, #12
  401378:	af00      	add	r7, sp, #0
  40137a:	4603      	mov	r3, r0
  40137c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  40137e:	4b08      	ldr	r3, [pc, #32]	; (4013a0 <NVIC_EnableIRQ+0x2c>)
  401380:	f997 2007 	ldrsb.w	r2, [r7, #7]
  401384:	0952      	lsrs	r2, r2, #5
  401386:	79f9      	ldrb	r1, [r7, #7]
  401388:	f001 011f 	and.w	r1, r1, #31
  40138c:	2001      	movs	r0, #1
  40138e:	fa00 f101 	lsl.w	r1, r0, r1
  401392:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  401396:	370c      	adds	r7, #12
  401398:	46bd      	mov	sp, r7
  40139a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40139e:	4770      	bx	lr
  4013a0:	e000e100 	.word	0xe000e100

004013a4 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  4013a4:	b480      	push	{r7}
  4013a6:	b083      	sub	sp, #12
  4013a8:	af00      	add	r7, sp, #0
  4013aa:	4603      	mov	r3, r0
  4013ac:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4013ae:	4b09      	ldr	r3, [pc, #36]	; (4013d4 <NVIC_ClearPendingIRQ+0x30>)
  4013b0:	f997 2007 	ldrsb.w	r2, [r7, #7]
  4013b4:	0952      	lsrs	r2, r2, #5
  4013b6:	79f9      	ldrb	r1, [r7, #7]
  4013b8:	f001 011f 	and.w	r1, r1, #31
  4013bc:	2001      	movs	r0, #1
  4013be:	fa00 f101 	lsl.w	r1, r0, r1
  4013c2:	3260      	adds	r2, #96	; 0x60
  4013c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4013c8:	370c      	adds	r7, #12
  4013ca:	46bd      	mov	sp, r7
  4013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013d0:	4770      	bx	lr
  4013d2:	bf00      	nop
  4013d4:	e000e100 	.word	0xe000e100

004013d8 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  4013d8:	b480      	push	{r7}
  4013da:	b083      	sub	sp, #12
  4013dc:	af00      	add	r7, sp, #0
  4013de:	4603      	mov	r3, r0
  4013e0:	6039      	str	r1, [r7, #0]
  4013e2:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  4013e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4013e8:	2b00      	cmp	r3, #0
  4013ea:	da0b      	bge.n	401404 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4013ec:	490d      	ldr	r1, [pc, #52]	; (401424 <NVIC_SetPriority+0x4c>)
  4013ee:	79fb      	ldrb	r3, [r7, #7]
  4013f0:	f003 030f 	and.w	r3, r3, #15
  4013f4:	3b04      	subs	r3, #4
  4013f6:	683a      	ldr	r2, [r7, #0]
  4013f8:	b2d2      	uxtb	r2, r2
  4013fa:	0112      	lsls	r2, r2, #4
  4013fc:	b2d2      	uxtb	r2, r2
  4013fe:	440b      	add	r3, r1
  401400:	761a      	strb	r2, [r3, #24]
  401402:	e009      	b.n	401418 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401404:	4908      	ldr	r1, [pc, #32]	; (401428 <NVIC_SetPriority+0x50>)
  401406:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40140a:	683a      	ldr	r2, [r7, #0]
  40140c:	b2d2      	uxtb	r2, r2
  40140e:	0112      	lsls	r2, r2, #4
  401410:	b2d2      	uxtb	r2, r2
  401412:	440b      	add	r3, r1
  401414:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  401418:	370c      	adds	r7, #12
  40141a:	46bd      	mov	sp, r7
  40141c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401420:	4770      	bx	lr
  401422:	bf00      	nop
  401424:	e000ed00 	.word	0xe000ed00
  401428:	e000e100 	.word	0xe000e100

0040142c <get_pdc_peripheral_details>:
 * peripheral that has the start address specified by peripheral_to_find.
 */
portBASE_TYPE get_pdc_peripheral_details(
		const freertos_pdc_peripheral_parameters_t peripheral_array[],
		size_t array_size, void *peripheral_to_find)
{
  40142c:	b480      	push	{r7}
  40142e:	b087      	sub	sp, #28
  401430:	af00      	add	r7, sp, #0
  401432:	60f8      	str	r0, [r7, #12]
  401434:	60b9      	str	r1, [r7, #8]
  401436:	607a      	str	r2, [r7, #4]
	size_t x;

	for (x = 0; x < array_size; x++) {
  401438:	2300      	movs	r3, #0
  40143a:	617b      	str	r3, [r7, #20]
  40143c:	e00b      	b.n	401456 <get_pdc_peripheral_details+0x2a>
		if (peripheral_array[x].peripheral_base_address ==
  40143e:	697b      	ldr	r3, [r7, #20]
  401440:	011b      	lsls	r3, r3, #4
  401442:	68fa      	ldr	r2, [r7, #12]
  401444:	4413      	add	r3, r2
  401446:	681a      	ldr	r2, [r3, #0]
  401448:	687b      	ldr	r3, [r7, #4]
  40144a:	429a      	cmp	r2, r3
  40144c:	d100      	bne.n	401450 <get_pdc_peripheral_details+0x24>
				peripheral_to_find) {
			break;
  40144e:	e006      	b.n	40145e <get_pdc_peripheral_details+0x32>
		const freertos_pdc_peripheral_parameters_t peripheral_array[],
		size_t array_size, void *peripheral_to_find)
{
	size_t x;

	for (x = 0; x < array_size; x++) {
  401450:	697b      	ldr	r3, [r7, #20]
  401452:	3301      	adds	r3, #1
  401454:	617b      	str	r3, [r7, #20]
  401456:	697a      	ldr	r2, [r7, #20]
  401458:	68bb      	ldr	r3, [r7, #8]
  40145a:	429a      	cmp	r2, r3
  40145c:	d3ef      	bcc.n	40143e <get_pdc_peripheral_details+0x12>
				peripheral_to_find) {
			break;
		}
	}

	return x;
  40145e:	697b      	ldr	r3, [r7, #20]
}
  401460:	4618      	mov	r0, r3
  401462:	371c      	adds	r7, #28
  401464:	46bd      	mov	sp, r7
  401466:	f85d 7b04 	ldr.w	r7, [sp], #4
  40146a:	4770      	bx	lr

0040146c <check_requested_operating_mode>:
 */
bool check_requested_operating_mode(
		const enum peripheral_operation_mode requested_operation_mode,
		const enum peripheral_operation_mode valid_operating_modes[],
		portBASE_TYPE num_valid_operating_modes)
{
  40146c:	b480      	push	{r7}
  40146e:	b087      	sub	sp, #28
  401470:	af00      	add	r7, sp, #0
  401472:	4603      	mov	r3, r0
  401474:	60b9      	str	r1, [r7, #8]
  401476:	607a      	str	r2, [r7, #4]
  401478:	73fb      	strb	r3, [r7, #15]
	bool return_value = false;
  40147a:	2300      	movs	r3, #0
  40147c:	75fb      	strb	r3, [r7, #23]
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
  40147e:	2300      	movs	r3, #0
  401480:	613b      	str	r3, [r7, #16]
  401482:	e00c      	b.n	40149e <check_requested_operating_mode+0x32>
			index_position++) {
		if (requested_operation_mode ==
				valid_operating_modes[index_position]) {
  401484:	693b      	ldr	r3, [r7, #16]
  401486:	68ba      	ldr	r2, [r7, #8]
  401488:	4413      	add	r3, r2
	bool return_value = false;
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
			index_position++) {
		if (requested_operation_mode ==
  40148a:	781b      	ldrb	r3, [r3, #0]
  40148c:	7bfa      	ldrb	r2, [r7, #15]
  40148e:	429a      	cmp	r2, r3
  401490:	d102      	bne.n	401498 <check_requested_operating_mode+0x2c>
				valid_operating_modes[index_position]) {
			return_value = true;
  401492:	2301      	movs	r3, #1
  401494:	75fb      	strb	r3, [r7, #23]
			break;
  401496:	e006      	b.n	4014a6 <check_requested_operating_mode+0x3a>
{
	bool return_value = false;
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
			index_position++) {
  401498:	693b      	ldr	r3, [r7, #16]
  40149a:	3301      	adds	r3, #1
  40149c:	613b      	str	r3, [r7, #16]
		portBASE_TYPE num_valid_operating_modes)
{
	bool return_value = false;
	portBASE_TYPE index_position;

	for (index_position = 0; index_position < num_valid_operating_modes;
  40149e:	693a      	ldr	r2, [r7, #16]
  4014a0:	687b      	ldr	r3, [r7, #4]
  4014a2:	429a      	cmp	r2, r3
  4014a4:	dbee      	blt.n	401484 <check_requested_operating_mode+0x18>
			return_value = true;
			break;
		}
	}

	return return_value;
  4014a6:	7dfb      	ldrb	r3, [r7, #23]
}
  4014a8:	4618      	mov	r0, r3
  4014aa:	371c      	adds	r7, #28
  4014ac:	46bd      	mov	sp, r7
  4014ae:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014b2:	4770      	bx	lr

004014b4 <create_peripheral_control_semaphores>:
 * with the bits set in the options_flags value.
 */
void create_peripheral_control_semaphores(const uint8_t options_flags,
		freertos_dma_event_control_t *tx_dma_control,
		freertos_dma_event_control_t *rx_dma_control)
{
  4014b4:	b590      	push	{r4, r7, lr}
  4014b6:	b085      	sub	sp, #20
  4014b8:	af00      	add	r7, sp, #0
  4014ba:	4603      	mov	r3, r0
  4014bc:	60b9      	str	r1, [r7, #8]
  4014be:	607a      	str	r2, [r7, #4]
  4014c0:	73fb      	strb	r3, [r7, #15]
	/* If the tx driver is to be thread aware then create an access control
	mutex.  An Rx access mutex is not created in this function as half duplex
	peripherals need only use a single access mutex, and the Tx mutex is used
	for the purpose.  Full duplex peripherals have extra configuration steps
	that are performed separately. */
	if ((options_flags & USE_TX_ACCESS_MUTEX) != 0) {
  4014c2:	7bfb      	ldrb	r3, [r7, #15]
  4014c4:	f003 0301 	and.w	r3, r3, #1
  4014c8:	2b00      	cmp	r3, #0
  4014ca:	d00d      	beq.n	4014e8 <create_peripheral_control_semaphores+0x34>
		tx_dma_control->peripheral_access_mutex = xSemaphoreCreateMutex();
  4014cc:	2001      	movs	r0, #1
  4014ce:	4b36      	ldr	r3, [pc, #216]	; (4015a8 <create_peripheral_control_semaphores+0xf4>)
  4014d0:	4798      	blx	r3
  4014d2:	4602      	mov	r2, r0
  4014d4:	68bb      	ldr	r3, [r7, #8]
  4014d6:	605a      	str	r2, [r3, #4]
		configASSERT(tx_dma_control->peripheral_access_mutex);
  4014d8:	68bb      	ldr	r3, [r7, #8]
  4014da:	685b      	ldr	r3, [r3, #4]
  4014dc:	2b00      	cmp	r3, #0
  4014de:	d103      	bne.n	4014e8 <create_peripheral_control_semaphores+0x34>
  4014e0:	4b32      	ldr	r3, [pc, #200]	; (4015ac <create_peripheral_control_semaphores+0xf8>)
  4014e2:	4798      	blx	r3
  4014e4:	bf00      	nop
  4014e6:	e7fd      	b.n	4014e4 <create_peripheral_control_semaphores+0x30>
	}

	/* If the transmit function is only going to return once the transmit is
	complete then create an internal notification semaphore. */
	if ((options_flags & WAIT_TX_COMPLETE) != 0) {
  4014e8:	7bfb      	ldrb	r3, [r7, #15]
  4014ea:	f003 0304 	and.w	r3, r3, #4
  4014ee:	2b00      	cmp	r3, #0
  4014f0:	d024      	beq.n	40153c <create_peripheral_control_semaphores+0x88>
		vSemaphoreCreateBinary(
  4014f2:	2001      	movs	r0, #1
  4014f4:	2100      	movs	r1, #0
  4014f6:	2203      	movs	r2, #3
  4014f8:	4b2d      	ldr	r3, [pc, #180]	; (4015b0 <create_peripheral_control_semaphores+0xfc>)
  4014fa:	4798      	blx	r3
  4014fc:	4602      	mov	r2, r0
  4014fe:	68bb      	ldr	r3, [r7, #8]
  401500:	601a      	str	r2, [r3, #0]
  401502:	68bb      	ldr	r3, [r7, #8]
  401504:	681b      	ldr	r3, [r3, #0]
  401506:	2b00      	cmp	r3, #0
  401508:	d007      	beq.n	40151a <create_peripheral_control_semaphores+0x66>
  40150a:	68bb      	ldr	r3, [r7, #8]
  40150c:	681b      	ldr	r3, [r3, #0]
  40150e:	4618      	mov	r0, r3
  401510:	2100      	movs	r1, #0
  401512:	2200      	movs	r2, #0
  401514:	2300      	movs	r3, #0
  401516:	4c27      	ldr	r4, [pc, #156]	; (4015b4 <create_peripheral_control_semaphores+0x100>)
  401518:	47a0      	blx	r4
				tx_dma_control->transaction_complete_notification_semaphore);
		configASSERT(
  40151a:	68bb      	ldr	r3, [r7, #8]
  40151c:	681b      	ldr	r3, [r3, #0]
  40151e:	2b00      	cmp	r3, #0
  401520:	d103      	bne.n	40152a <create_peripheral_control_semaphores+0x76>
  401522:	4b22      	ldr	r3, [pc, #136]	; (4015ac <create_peripheral_control_semaphores+0xf8>)
  401524:	4798      	blx	r3
  401526:	bf00      	nop
  401528:	e7fd      	b.n	401526 <create_peripheral_control_semaphores+0x72>
				tx_dma_control->transaction_complete_notification_semaphore);

		/* Ensure the semaphore starts in the expected state.  A block time
		of zero can be used here as the semaphore is guaranteed to be
		available (it has only just been created). */
		xSemaphoreTake(
  40152a:	68bb      	ldr	r3, [r7, #8]
  40152c:	681b      	ldr	r3, [r3, #0]
  40152e:	4618      	mov	r0, r3
  401530:	2100      	movs	r1, #0
  401532:	2200      	movs	r2, #0
  401534:	2300      	movs	r3, #0
  401536:	4c20      	ldr	r4, [pc, #128]	; (4015b8 <create_peripheral_control_semaphores+0x104>)
  401538:	47a0      	blx	r4
  40153a:	e002      	b.n	401542 <create_peripheral_control_semaphores+0x8e>
				tx_dma_control->transaction_complete_notification_semaphore,
				0);
	} else {
		tx_dma_control->transaction_complete_notification_semaphore = NULL;
  40153c:	68bb      	ldr	r3, [r7, #8]
  40153e:	2200      	movs	r2, #0
  401540:	601a      	str	r2, [r3, #0]
	}

	/* If the receive function is only going to return once the receive
	is complete then create an internal notification semaphore. */
	if (((options_flags & WAIT_RX_COMPLETE) != 0) &&
  401542:	7bfb      	ldrb	r3, [r7, #15]
  401544:	f003 0308 	and.w	r3, r3, #8
  401548:	2b00      	cmp	r3, #0
  40154a:	d027      	beq.n	40159c <create_peripheral_control_semaphores+0xe8>
  40154c:	687b      	ldr	r3, [r7, #4]
  40154e:	2b00      	cmp	r3, #0
  401550:	d024      	beq.n	40159c <create_peripheral_control_semaphores+0xe8>
			(rx_dma_control != NULL)) {
		vSemaphoreCreateBinary(
  401552:	2001      	movs	r0, #1
  401554:	2100      	movs	r1, #0
  401556:	2203      	movs	r2, #3
  401558:	4b15      	ldr	r3, [pc, #84]	; (4015b0 <create_peripheral_control_semaphores+0xfc>)
  40155a:	4798      	blx	r3
  40155c:	4602      	mov	r2, r0
  40155e:	687b      	ldr	r3, [r7, #4]
  401560:	601a      	str	r2, [r3, #0]
  401562:	687b      	ldr	r3, [r7, #4]
  401564:	681b      	ldr	r3, [r3, #0]
  401566:	2b00      	cmp	r3, #0
  401568:	d007      	beq.n	40157a <create_peripheral_control_semaphores+0xc6>
  40156a:	687b      	ldr	r3, [r7, #4]
  40156c:	681b      	ldr	r3, [r3, #0]
  40156e:	4618      	mov	r0, r3
  401570:	2100      	movs	r1, #0
  401572:	2200      	movs	r2, #0
  401574:	2300      	movs	r3, #0
  401576:	4c0f      	ldr	r4, [pc, #60]	; (4015b4 <create_peripheral_control_semaphores+0x100>)
  401578:	47a0      	blx	r4
				rx_dma_control->transaction_complete_notification_semaphore);
		configASSERT(
  40157a:	687b      	ldr	r3, [r7, #4]
  40157c:	681b      	ldr	r3, [r3, #0]
  40157e:	2b00      	cmp	r3, #0
  401580:	d103      	bne.n	40158a <create_peripheral_control_semaphores+0xd6>
  401582:	4b0a      	ldr	r3, [pc, #40]	; (4015ac <create_peripheral_control_semaphores+0xf8>)
  401584:	4798      	blx	r3
  401586:	bf00      	nop
  401588:	e7fd      	b.n	401586 <create_peripheral_control_semaphores+0xd2>
				rx_dma_control->transaction_complete_notification_semaphore);

		/* Ensure the semaphore starts in the expected state.  A block time
		of zero can be used here as the semaphore is guaranteed to be
		available (it has only just been created. */
		xSemaphoreTake(
  40158a:	687b      	ldr	r3, [r7, #4]
  40158c:	681b      	ldr	r3, [r3, #0]
  40158e:	4618      	mov	r0, r3
  401590:	2100      	movs	r1, #0
  401592:	2200      	movs	r2, #0
  401594:	2300      	movs	r3, #0
  401596:	4c08      	ldr	r4, [pc, #32]	; (4015b8 <create_peripheral_control_semaphores+0x104>)
  401598:	47a0      	blx	r4
  40159a:	e002      	b.n	4015a2 <create_peripheral_control_semaphores+0xee>
				rx_dma_control->transaction_complete_notification_semaphore,
				0);
	} else {
		rx_dma_control->transaction_complete_notification_semaphore = NULL;
  40159c:	687b      	ldr	r3, [r7, #4]
  40159e:	2200      	movs	r2, #0
  4015a0:	601a      	str	r2, [r3, #0]
	}
}
  4015a2:	3714      	adds	r7, #20
  4015a4:	46bd      	mov	sp, r7
  4015a6:	bd90      	pop	{r4, r7, pc}
  4015a8:	004057ed 	.word	0x004057ed
  4015ac:	0040533d 	.word	0x0040533d
  4015b0:	00405755 	.word	0x00405755
  4015b4:	004058d5 	.word	0x004058d5
  4015b8:	00405b01 	.word	0x00405b01

004015bc <configure_interrupt_controller>:
 * Configure the NVIC to enable, and set the priority of, the interrupt
 * specified by peripheral_irq.
 */
void configure_interrupt_controller(const enum IRQn peripheral_irq,
		uint32_t interrupt_priority)
{
  4015bc:	b580      	push	{r7, lr}
  4015be:	b082      	sub	sp, #8
  4015c0:	af00      	add	r7, sp, #0
  4015c2:	4603      	mov	r3, r0
  4015c4:	6039      	str	r1, [r7, #0]
  4015c6:	71fb      	strb	r3, [r7, #7]
	configASSERT(interrupt_priority <=
  4015c8:	683b      	ldr	r3, [r7, #0]
  4015ca:	2b0f      	cmp	r3, #15
  4015cc:	d903      	bls.n	4015d6 <configure_interrupt_controller+0x1a>
  4015ce:	4b0f      	ldr	r3, [pc, #60]	; (40160c <configure_interrupt_controller+0x50>)
  4015d0:	4798      	blx	r3
  4015d2:	bf00      	nop
  4015d4:	e7fd      	b.n	4015d2 <configure_interrupt_controller+0x16>
            configLIBRARY_LOWEST_INTERRUPT_PRIORITY);
	configASSERT(interrupt_priority >=
  4015d6:	683b      	ldr	r3, [r7, #0]
  4015d8:	2b09      	cmp	r3, #9
  4015da:	d803      	bhi.n	4015e4 <configure_interrupt_controller+0x28>
  4015dc:	4b0b      	ldr	r3, [pc, #44]	; (40160c <configure_interrupt_controller+0x50>)
  4015de:	4798      	blx	r3
  4015e0:	bf00      	nop
  4015e2:	e7fd      	b.n	4015e0 <configure_interrupt_controller+0x24>
			configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY);

	NVIC_ClearPendingIRQ(peripheral_irq);
  4015e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4015e8:	4618      	mov	r0, r3
  4015ea:	4b09      	ldr	r3, [pc, #36]	; (401610 <configure_interrupt_controller+0x54>)
  4015ec:	4798      	blx	r3
	NVIC_SetPriority(peripheral_irq, interrupt_priority);
  4015ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4015f2:	4618      	mov	r0, r3
  4015f4:	6839      	ldr	r1, [r7, #0]
  4015f6:	4b07      	ldr	r3, [pc, #28]	; (401614 <configure_interrupt_controller+0x58>)
  4015f8:	4798      	blx	r3
	NVIC_EnableIRQ(peripheral_irq);
  4015fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4015fe:	4618      	mov	r0, r3
  401600:	4b05      	ldr	r3, [pc, #20]	; (401618 <configure_interrupt_controller+0x5c>)
  401602:	4798      	blx	r3
}
  401604:	3708      	adds	r7, #8
  401606:	46bd      	mov	sp, r7
  401608:	bd80      	pop	{r7, pc}
  40160a:	bf00      	nop
  40160c:	0040533d 	.word	0x0040533d
  401610:	004013a5 	.word	0x004013a5
  401614:	004013d9 	.word	0x004013d9
  401618:	00401375 	.word	0x00401375

0040161c <freertos_copy_bytes_from_pdc_circular_buffer>:
 */
uint32_t freertos_copy_bytes_from_pdc_circular_buffer(
		freertos_pdc_rx_control_t *p_rx_buffer_details,
		uint32_t next_byte_to_be_written, uint8_t *buf,
		uint32_t bytes_to_read)
{
  40161c:	b590      	push	{r4, r7, lr}
  40161e:	b087      	sub	sp, #28
  401620:	af00      	add	r7, sp, #0
  401622:	60f8      	str	r0, [r7, #12]
  401624:	60b9      	str	r1, [r7, #8]
  401626:	607a      	str	r2, [r7, #4]
  401628:	603b      	str	r3, [r7, #0]
	uint32_t number_of_bytes_available, next_byte_to_read;

	/* Locate the position that data will be read from next. */
	next_byte_to_read = (uint32_t) p_rx_buffer_details->next_byte_to_read;
  40162a:	68fb      	ldr	r3, [r7, #12]
  40162c:	699b      	ldr	r3, [r3, #24]
  40162e:	613b      	str	r3, [r7, #16]

	if (next_byte_to_be_written == next_byte_to_read) {
  401630:	68ba      	ldr	r2, [r7, #8]
  401632:	693b      	ldr	r3, [r7, #16]
  401634:	429a      	cmp	r2, r3
  401636:	d10c      	bne.n	401652 <freertos_copy_bytes_from_pdc_circular_buffer+0x36>
		if (p_rx_buffer_details->rx_pdc_parameters.ul_size == 0) {
  401638:	68fb      	ldr	r3, [r7, #12]
  40163a:	68db      	ldr	r3, [r3, #12]
  40163c:	2b00      	cmp	r3, #0
  40163e:	d105      	bne.n	40164c <freertos_copy_bytes_from_pdc_circular_buffer+0x30>
			/* The read and write pointers are equal, but as the Rx DMA has been
			stopped, the buffer must be full, not empty.  Data from the read
			pointer up to the end of the buffer is available. */
			number_of_bytes_available =
					p_rx_buffer_details->past_rx_buffer_end_address
  401640:	68fb      	ldr	r3, [r7, #12]
  401642:	685a      	ldr	r2, [r3, #4]
	if (next_byte_to_be_written == next_byte_to_read) {
		if (p_rx_buffer_details->rx_pdc_parameters.ul_size == 0) {
			/* The read and write pointers are equal, but as the Rx DMA has been
			stopped, the buffer must be full, not empty.  Data from the read
			pointer up to the end of the buffer is available. */
			number_of_bytes_available =
  401644:	693b      	ldr	r3, [r7, #16]
  401646:	1ad3      	subs	r3, r2, r3
  401648:	617b      	str	r3, [r7, #20]
  40164a:	e010      	b.n	40166e <freertos_copy_bytes_from_pdc_circular_buffer+0x52>
					p_rx_buffer_details->past_rx_buffer_end_address
					- next_byte_to_read;
		} else {
			/* The read and write pointers are equal, but the Rx DMA is still
			in operation, so the buffer must be empty. */
			number_of_bytes_available = 0;
  40164c:	2300      	movs	r3, #0
  40164e:	617b      	str	r3, [r7, #20]
  401650:	e00d      	b.n	40166e <freertos_copy_bytes_from_pdc_circular_buffer+0x52>
		}
	} else if (next_byte_to_be_written > next_byte_to_read) {
  401652:	68ba      	ldr	r2, [r7, #8]
  401654:	693b      	ldr	r3, [r7, #16]
  401656:	429a      	cmp	r2, r3
  401658:	d904      	bls.n	401664 <freertos_copy_bytes_from_pdc_circular_buffer+0x48>
		/* The write pointer has not wrapped around from the read pointer, or
		the write and read pointer are the same indicating a buffer overflow.
		Calculate the bytes available between the write and read pointers. */
		number_of_bytes_available = next_byte_to_be_written -
  40165a:	68ba      	ldr	r2, [r7, #8]
  40165c:	693b      	ldr	r3, [r7, #16]
  40165e:	1ad3      	subs	r3, r2, r3
  401660:	617b      	str	r3, [r7, #20]
  401662:	e004      	b.n	40166e <freertos_copy_bytes_from_pdc_circular_buffer+0x52>
	} else {
		/* The write pointer has wrapped around from the read pointer.
		Calculate the bytes available between the end of the buffer and the
		read pointer. */
		number_of_bytes_available =
				p_rx_buffer_details->past_rx_buffer_end_address
  401664:	68fb      	ldr	r3, [r7, #12]
  401666:	685a      	ldr	r2, [r3, #4]
				next_byte_to_read;
	} else {
		/* The write pointer has wrapped around from the read pointer.
		Calculate the bytes available between the end of the buffer and the
		read pointer. */
		number_of_bytes_available =
  401668:	693b      	ldr	r3, [r7, #16]
  40166a:	1ad3      	subs	r3, r2, r3
  40166c:	617b      	str	r3, [r7, #20]
				p_rx_buffer_details->past_rx_buffer_end_address
				- next_byte_to_read;
	}

	/* Cap the number of requested bytes to those available. */
	if (bytes_to_read > number_of_bytes_available) {
  40166e:	683a      	ldr	r2, [r7, #0]
  401670:	697b      	ldr	r3, [r7, #20]
  401672:	429a      	cmp	r2, r3
  401674:	d902      	bls.n	40167c <freertos_copy_bytes_from_pdc_circular_buffer+0x60>
		bytes_to_read = number_of_bytes_available;
  401676:	697b      	ldr	r3, [r7, #20]
  401678:	603b      	str	r3, [r7, #0]
  40167a:	e00b      	b.n	401694 <freertos_copy_bytes_from_pdc_circular_buffer+0x78>
	} else if (bytes_to_read != number_of_bytes_available) {
  40167c:	683a      	ldr	r2, [r7, #0]
  40167e:	697b      	ldr	r3, [r7, #20]
  401680:	429a      	cmp	r2, r3
  401682:	d007      	beq.n	401694 <freertos_copy_bytes_from_pdc_circular_buffer+0x78>
		/* There are more bytes available than being read now, so there is no
		need to wait for the interrupt to give the semaphore to indicate that
		new data is available. */
		xSemaphoreGive(p_rx_buffer_details->rx_event_semaphore);
  401684:	68fb      	ldr	r3, [r7, #12]
  401686:	691b      	ldr	r3, [r3, #16]
  401688:	4618      	mov	r0, r3
  40168a:	2100      	movs	r1, #0
  40168c:	2200      	movs	r2, #0
  40168e:	2300      	movs	r3, #0
  401690:	4c13      	ldr	r4, [pc, #76]	; (4016e0 <freertos_copy_bytes_from_pdc_circular_buffer+0xc4>)
  401692:	47a0      	blx	r4
	}

	/* Copy the bytes into the user buffer. */
	memcpy(buf, (void *) p_rx_buffer_details->next_byte_to_read,
  401694:	68fb      	ldr	r3, [r7, #12]
  401696:	699b      	ldr	r3, [r3, #24]
  401698:	6878      	ldr	r0, [r7, #4]
  40169a:	4619      	mov	r1, r3
  40169c:	683a      	ldr	r2, [r7, #0]
  40169e:	4b11      	ldr	r3, [pc, #68]	; (4016e4 <freertos_copy_bytes_from_pdc_circular_buffer+0xc8>)
  4016a0:	4798      	blx	r3
			bytes_to_read);

	/* Move up the read buffer accordingly, wrapping around if it reaches the
	end of the buffer. */
	next_byte_to_read += bytes_to_read;
  4016a2:	693a      	ldr	r2, [r7, #16]
  4016a4:	683b      	ldr	r3, [r7, #0]
  4016a6:	4413      	add	r3, r2
  4016a8:	613b      	str	r3, [r7, #16]

	if (next_byte_to_read >=
			p_rx_buffer_details->past_rx_buffer_end_address) {
  4016aa:	68fb      	ldr	r3, [r7, #12]
  4016ac:	685a      	ldr	r2, [r3, #4]

	/* Move up the read buffer accordingly, wrapping around if it reaches the
	end of the buffer. */
	next_byte_to_read += bytes_to_read;

	if (next_byte_to_read >=
  4016ae:	693b      	ldr	r3, [r7, #16]
  4016b0:	429a      	cmp	r2, r3
  4016b2:	d809      	bhi.n	4016c8 <freertos_copy_bytes_from_pdc_circular_buffer+0xac>
			p_rx_buffer_details->past_rx_buffer_end_address) {
		/* The next_byte_to_read pointer is only read by the ISR, so the
		critical section is probably not needed on 32-bit machines. */
		taskENTER_CRITICAL();
  4016b4:	4b0c      	ldr	r3, [pc, #48]	; (4016e8 <freertos_copy_bytes_from_pdc_circular_buffer+0xcc>)
  4016b6:	4798      	blx	r3
		{
			p_rx_buffer_details->next_byte_to_read =
					(uint8_t *) p_rx_buffer_details->rx_buffer_start_address;
  4016b8:	68fb      	ldr	r3, [r7, #12]
  4016ba:	681b      	ldr	r3, [r3, #0]
  4016bc:	461a      	mov	r2, r3
			p_rx_buffer_details->past_rx_buffer_end_address) {
		/* The next_byte_to_read pointer is only read by the ISR, so the
		critical section is probably not needed on 32-bit machines. */
		taskENTER_CRITICAL();
		{
			p_rx_buffer_details->next_byte_to_read =
  4016be:	68fb      	ldr	r3, [r7, #12]
  4016c0:	619a      	str	r2, [r3, #24]
					(uint8_t *) p_rx_buffer_details->rx_buffer_start_address;
		}
		taskEXIT_CRITICAL();
  4016c2:	4b0a      	ldr	r3, [pc, #40]	; (4016ec <freertos_copy_bytes_from_pdc_circular_buffer+0xd0>)
  4016c4:	4798      	blx	r3
  4016c6:	e006      	b.n	4016d6 <freertos_copy_bytes_from_pdc_circular_buffer+0xba>
	} else {
		/* The next_byte_to_read pointer is only read by the ISR, so the
		critical section is probably not needed on 32-bit machines. */
		taskENTER_CRITICAL();
  4016c8:	4b07      	ldr	r3, [pc, #28]	; (4016e8 <freertos_copy_bytes_from_pdc_circular_buffer+0xcc>)
  4016ca:	4798      	blx	r3
		{
			p_rx_buffer_details->next_byte_to_read =
					(uint8_t *) next_byte_to_read;
  4016cc:	693a      	ldr	r2, [r7, #16]
	} else {
		/* The next_byte_to_read pointer is only read by the ISR, so the
		critical section is probably not needed on 32-bit machines. */
		taskENTER_CRITICAL();
		{
			p_rx_buffer_details->next_byte_to_read =
  4016ce:	68fb      	ldr	r3, [r7, #12]
  4016d0:	619a      	str	r2, [r3, #24]
					(uint8_t *) next_byte_to_read;
		}
		taskEXIT_CRITICAL();
  4016d2:	4b06      	ldr	r3, [pc, #24]	; (4016ec <freertos_copy_bytes_from_pdc_circular_buffer+0xd0>)
  4016d4:	4798      	blx	r3
	}

	/* Return the number of bytes actually read. */
	return bytes_to_read;
  4016d6:	683b      	ldr	r3, [r7, #0]
}
  4016d8:	4618      	mov	r0, r3
  4016da:	371c      	adds	r7, #28
  4016dc:	46bd      	mov	sp, r7
  4016de:	bd90      	pop	{r4, r7, pc}
  4016e0:	004058d5 	.word	0x004058d5
  4016e4:	0040a865 	.word	0x0040a865
  4016e8:	004052f9 	.word	0x004052f9
  4016ec:	00405315 	.word	0x00405315

004016f0 <freertos_obtain_peripheral_access_mutex>:
 * did not become available within max_block_time_ticks tick periods.
 */
status_code_t freertos_obtain_peripheral_access_mutex(
		freertos_dma_event_control_t *dma_event_control,
		portTickType *max_block_time_ticks)
{
  4016f0:	b590      	push	{r4, r7, lr}
  4016f2:	b087      	sub	sp, #28
  4016f4:	af00      	add	r7, sp, #0
  4016f6:	6078      	str	r0, [r7, #4]
  4016f8:	6039      	str	r1, [r7, #0]
	status_code_t return_value = STATUS_OK;
  4016fa:	2300      	movs	r3, #0
  4016fc:	75fb      	strb	r3, [r7, #23]
	xTimeOutType time_out_definition;

	if (dma_event_control->peripheral_access_mutex != NULL) {
  4016fe:	687b      	ldr	r3, [r7, #4]
  401700:	685b      	ldr	r3, [r3, #4]
  401702:	2b00      	cmp	r3, #0
  401704:	d020      	beq.n	401748 <freertos_obtain_peripheral_access_mutex+0x58>
		/* Remember the time on entry. */
		vTaskSetTimeOutState(&time_out_definition);
  401706:	f107 030c 	add.w	r3, r7, #12
  40170a:	4618      	mov	r0, r3
  40170c:	4b11      	ldr	r3, [pc, #68]	; (401754 <freertos_obtain_peripheral_access_mutex+0x64>)
  40170e:	4798      	blx	r3

		/* Wait to get exclusive access to the peripheral. */
		if (xSemaphoreTake(dma_event_control->peripheral_access_mutex,
  401710:	687b      	ldr	r3, [r7, #4]
  401712:	685a      	ldr	r2, [r3, #4]
  401714:	683b      	ldr	r3, [r7, #0]
  401716:	681b      	ldr	r3, [r3, #0]
  401718:	4610      	mov	r0, r2
  40171a:	2100      	movs	r1, #0
  40171c:	461a      	mov	r2, r3
  40171e:	2300      	movs	r3, #0
  401720:	4c0d      	ldr	r4, [pc, #52]	; (401758 <freertos_obtain_peripheral_access_mutex+0x68>)
  401722:	47a0      	blx	r4
  401724:	4603      	mov	r3, r0
  401726:	2b00      	cmp	r3, #0
  401728:	d102      	bne.n	401730 <freertos_obtain_peripheral_access_mutex+0x40>
				*max_block_time_ticks) == pdFAIL) {
			return_value = ERR_TIMEOUT;
  40172a:	23fd      	movs	r3, #253	; 0xfd
  40172c:	75fb      	strb	r3, [r7, #23]
  40172e:	e00b      	b.n	401748 <freertos_obtain_peripheral_access_mutex+0x58>
		} else {
			/* Adjust the time out value in case the task had to block to
			wait for the semaphore. */
			if (xTaskCheckForTimeOut(&time_out_definition,
  401730:	f107 030c 	add.w	r3, r7, #12
  401734:	4618      	mov	r0, r3
  401736:	6839      	ldr	r1, [r7, #0]
  401738:	4b08      	ldr	r3, [pc, #32]	; (40175c <freertos_obtain_peripheral_access_mutex+0x6c>)
  40173a:	4798      	blx	r3
  40173c:	4603      	mov	r3, r0
  40173e:	2b01      	cmp	r3, #1
  401740:	d102      	bne.n	401748 <freertos_obtain_peripheral_access_mutex+0x58>
					max_block_time_ticks) == pdTRUE) {
				*max_block_time_ticks = 0;
  401742:	683b      	ldr	r3, [r7, #0]
  401744:	2200      	movs	r2, #0
  401746:	601a      	str	r2, [r3, #0]
			}
		}
	}

	return return_value;
  401748:	7dfb      	ldrb	r3, [r7, #23]
  40174a:	b25b      	sxtb	r3, r3
}
  40174c:	4618      	mov	r0, r3
  40174e:	371c      	adds	r7, #28
  401750:	46bd      	mov	sp, r7
  401752:	bd90      	pop	{r4, r7, pc}
  401754:	00406999 	.word	0x00406999
  401758:	00405b01 	.word	0x00405b01
  40175c:	004069d1 	.word	0x004069d1

00401760 <freertos_start_pdc_transfer>:
 */
void freertos_start_pdc_transfer(
		freertos_dma_event_control_t *dma_event_control,
		const uint8_t *data, size_t len, void *pdc_base_address,
		xSemaphoreHandle notification_semaphore, bool is_transmitting)
{
  401760:	b590      	push	{r4, r7, lr}
  401762:	b087      	sub	sp, #28
  401764:	af00      	add	r7, sp, #0
  401766:	60f8      	str	r0, [r7, #12]
  401768:	60b9      	str	r1, [r7, #8]
  40176a:	607a      	str	r2, [r7, #4]
  40176c:	603b      	str	r3, [r7, #0]
	/* Remember which semaphore is to be used to indicate the end of
	transmission.  If notification_semaphore is NULL then either no
	semaphore is being used, or the driver is using an internal notification
	semaphore because it is configured to wait until the transmit has
	completed before returning. */
	if (notification_semaphore != NULL) {
  40176e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401770:	2b00      	cmp	r3, #0
  401772:	d002      	beq.n	40177a <freertos_start_pdc_transfer+0x1a>
		dma_event_control->transaction_complete_notification_semaphore =
  401774:	68fb      	ldr	r3, [r7, #12]
  401776:	6aba      	ldr	r2, [r7, #40]	; 0x28
  401778:	601a      	str	r2, [r3, #0]
				notification_semaphore;
	}

	/* Ensure the notification semaphore starts in the expected state in case
	the previous PDC transfer didn't complete for any reason. */
	if (dma_event_control->transaction_complete_notification_semaphore !=
  40177a:	68fb      	ldr	r3, [r7, #12]
  40177c:	681b      	ldr	r3, [r3, #0]
  40177e:	2b00      	cmp	r3, #0
  401780:	d007      	beq.n	401792 <freertos_start_pdc_transfer+0x32>
			NULL) {
		xSemaphoreTake(
  401782:	68fb      	ldr	r3, [r7, #12]
  401784:	681b      	ldr	r3, [r3, #0]
  401786:	4618      	mov	r0, r3
  401788:	2100      	movs	r1, #0
  40178a:	2200      	movs	r2, #0
  40178c:	2300      	movs	r3, #0
  40178e:	4c17      	ldr	r4, [pc, #92]	; (4017ec <freertos_start_pdc_transfer+0x8c>)
  401790:	47a0      	blx	r4
				dma_event_control->transaction_complete_notification_semaphore,
				0);
	}

	/* Configure the PDC to transmit or receive parameters. */
	pdc_packet.ul_addr = (uint32_t) data;
  401792:	68bb      	ldr	r3, [r7, #8]
  401794:	613b      	str	r3, [r7, #16]
	pdc_packet.ul_size = (uint32_t) len;
  401796:	687b      	ldr	r3, [r7, #4]
  401798:	617b      	str	r3, [r7, #20]

	if (is_transmitting == true) {
  40179a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
  40179e:	2b00      	cmp	r3, #0
  4017a0:	d011      	beq.n	4017c6 <freertos_start_pdc_transfer+0x66>
		pdc_disable_transfer(pdc_base_address, PERIPH_PTCR_TXTDIS);
  4017a2:	6838      	ldr	r0, [r7, #0]
  4017a4:	f44f 7100 	mov.w	r1, #512	; 0x200
  4017a8:	4b11      	ldr	r3, [pc, #68]	; (4017f0 <freertos_start_pdc_transfer+0x90>)
  4017aa:	4798      	blx	r3
		pdc_tx_init(pdc_base_address, &pdc_packet, NULL);
  4017ac:	f107 0310 	add.w	r3, r7, #16
  4017b0:	6838      	ldr	r0, [r7, #0]
  4017b2:	4619      	mov	r1, r3
  4017b4:	2200      	movs	r2, #0
  4017b6:	4b0f      	ldr	r3, [pc, #60]	; (4017f4 <freertos_start_pdc_transfer+0x94>)
  4017b8:	4798      	blx	r3
		pdc_enable_transfer(pdc_base_address, PERIPH_PTCR_TXTEN);
  4017ba:	6838      	ldr	r0, [r7, #0]
  4017bc:	f44f 7180 	mov.w	r1, #256	; 0x100
  4017c0:	4b0d      	ldr	r3, [pc, #52]	; (4017f8 <freertos_start_pdc_transfer+0x98>)
  4017c2:	4798      	blx	r3
  4017c4:	e00e      	b.n	4017e4 <freertos_start_pdc_transfer+0x84>
	} else {
		pdc_disable_transfer(pdc_base_address, PERIPH_PTCR_RXTDIS);
  4017c6:	6838      	ldr	r0, [r7, #0]
  4017c8:	2102      	movs	r1, #2
  4017ca:	4b09      	ldr	r3, [pc, #36]	; (4017f0 <freertos_start_pdc_transfer+0x90>)
  4017cc:	4798      	blx	r3
		pdc_rx_init(pdc_base_address, &pdc_packet, NULL);
  4017ce:	f107 0310 	add.w	r3, r7, #16
  4017d2:	6838      	ldr	r0, [r7, #0]
  4017d4:	4619      	mov	r1, r3
  4017d6:	2200      	movs	r2, #0
  4017d8:	4b08      	ldr	r3, [pc, #32]	; (4017fc <freertos_start_pdc_transfer+0x9c>)
  4017da:	4798      	blx	r3
		pdc_enable_transfer(pdc_base_address, PERIPH_PTCR_RXTEN);
  4017dc:	6838      	ldr	r0, [r7, #0]
  4017de:	2101      	movs	r1, #1
  4017e0:	4b05      	ldr	r3, [pc, #20]	; (4017f8 <freertos_start_pdc_transfer+0x98>)
  4017e2:	4798      	blx	r3
	}
}
  4017e4:	371c      	adds	r7, #28
  4017e6:	46bd      	mov	sp, r7
  4017e8:	bd90      	pop	{r4, r7, pc}
  4017ea:	bf00      	nop
  4017ec:	00405b01 	.word	0x00405b01
  4017f0:	00403bb5 	.word	0x00403bb5
  4017f4:	00403b0d 	.word	0x00403b0d
  4017f8:	00403b95 	.word	0x00403b95
  4017fc:	00403b51 	.word	0x00403b51

00401800 <freertos_optionally_wait_transfer_completion>:
 */
status_code_t freertos_optionally_wait_transfer_completion(
		freertos_dma_event_control_t *dma_event_control,
		xSemaphoreHandle notification_semaphore,
		portTickType max_block_time_ticks)
{
  401800:	b590      	push	{r4, r7, lr}
  401802:	b087      	sub	sp, #28
  401804:	af00      	add	r7, sp, #0
  401806:	60f8      	str	r0, [r7, #12]
  401808:	60b9      	str	r1, [r7, #8]
  40180a:	607a      	str	r2, [r7, #4]
	status_code_t return_value = STATUS_OK;
  40180c:	2300      	movs	r3, #0
  40180e:	75fb      	strb	r3, [r7, #23]

	if (notification_semaphore == NULL) {
  401810:	68bb      	ldr	r3, [r7, #8]
  401812:	2b00      	cmp	r3, #0
  401814:	d110      	bne.n	401838 <freertos_optionally_wait_transfer_completion+0x38>
		if (dma_event_control->transaction_complete_notification_semaphore !=
  401816:	68fb      	ldr	r3, [r7, #12]
  401818:	681b      	ldr	r3, [r3, #0]
  40181a:	2b00      	cmp	r3, #0
  40181c:	d00c      	beq.n	401838 <freertos_optionally_wait_transfer_completion+0x38>
				NULL) {
			/* Wait until notified by the ISR that transmission is
			complete. */
			if (xSemaphoreTake(dma_event_control->
  40181e:	68fb      	ldr	r3, [r7, #12]
  401820:	681b      	ldr	r3, [r3, #0]
  401822:	4618      	mov	r0, r3
  401824:	2100      	movs	r1, #0
  401826:	687a      	ldr	r2, [r7, #4]
  401828:	2300      	movs	r3, #0
  40182a:	4c06      	ldr	r4, [pc, #24]	; (401844 <freertos_optionally_wait_transfer_completion+0x44>)
  40182c:	47a0      	blx	r4
  40182e:	4603      	mov	r3, r0
  401830:	2b01      	cmp	r3, #1
  401832:	d001      	beq.n	401838 <freertos_optionally_wait_transfer_completion+0x38>
					transaction_complete_notification_semaphore,
					max_block_time_ticks) != pdPASS) {
				return_value = ERR_TIMEOUT;
  401834:	23fd      	movs	r3, #253	; 0xfd
  401836:	75fb      	strb	r3, [r7, #23]
			}
		}
	}

	return return_value;
  401838:	7dfb      	ldrb	r3, [r7, #23]
  40183a:	b25b      	sxtb	r3, r3
}
  40183c:	4618      	mov	r0, r3
  40183e:	371c      	adds	r7, #28
  401840:	46bd      	mov	sp, r7
  401842:	bd90      	pop	{r4, r7, pc}
  401844:	00405b01 	.word	0x00405b01

00401848 <freertos_twi_master_init>:
 *     be used with FreeRTOS TWI read and write functions is returned.  If
 *     the initialisation fails then NULL is returned.
 */
freertos_twi_if freertos_twi_master_init(Twi *p_twi,
		const freertos_peripheral_options_t *const freertos_driver_parameters)
{
  401848:	b580      	push	{r7, lr}
  40184a:	b086      	sub	sp, #24
  40184c:	af00      	add	r7, sp, #0
  40184e:	6078      	str	r0, [r7, #4]
  401850:	6039      	str	r1, [r7, #0]
	portBASE_TYPE twi_index;
	bool is_valid_operating_mode;
	freertos_twi_if return_value;
	const enum peripheral_operation_mode valid_operating_modes[] = {TWI_I2C_MASTER};
  401852:	2303      	movs	r3, #3
  401854:	733b      	strb	r3, [r7, #12]

	/* Find the index into the all_twi_definitions array that holds details of
	the p_twi peripheral. */
	twi_index = get_pdc_peripheral_details(all_twi_definitions, MAX_TWIS,
  401856:	484d      	ldr	r0, [pc, #308]	; (40198c <freertos_twi_master_init+0x144>)
  401858:	2101      	movs	r1, #1
  40185a:	687a      	ldr	r2, [r7, #4]
  40185c:	4b4c      	ldr	r3, [pc, #304]	; (401990 <freertos_twi_master_init+0x148>)
  40185e:	4798      	blx	r3
  401860:	6138      	str	r0, [r7, #16]
			(void *) p_twi);

	/* Check the requested operating mode is valid for the peripheral. */
	is_valid_operating_mode = check_requested_operating_mode(
  401862:	683b      	ldr	r3, [r7, #0]
  401864:	7b1a      	ldrb	r2, [r3, #12]
  401866:	f107 030c 	add.w	r3, r7, #12
  40186a:	4610      	mov	r0, r2
  40186c:	4619      	mov	r1, r3
  40186e:	2201      	movs	r2, #1
  401870:	4b48      	ldr	r3, [pc, #288]	; (401994 <freertos_twi_master_init+0x14c>)
  401872:	4798      	blx	r3
  401874:	4603      	mov	r3, r0
  401876:	73fb      	strb	r3, [r7, #15]
			sizeof(valid_operating_modes) /
			sizeof(enum peripheral_operation_mode));

	/* Don't do anything unless a valid p_twi pointer was used, and a valid
	operating mode was requested. */
	if ((twi_index < MAX_TWIS) && (is_valid_operating_mode == true)) {
  401878:	693b      	ldr	r3, [r7, #16]
  40187a:	2b00      	cmp	r3, #0
  40187c:	dc7e      	bgt.n	40197c <freertos_twi_master_init+0x134>
  40187e:	7bfb      	ldrb	r3, [r7, #15]
  401880:	2b00      	cmp	r3, #0
  401882:	d07b      	beq.n	40197c <freertos_twi_master_init+0x134>
		/* This function must be called exactly once per supported twi.  Check
		it has not been called	before. */
		configASSERT(memcmp((void *)&(tx_dma_control[twi_index]),
  401884:	693b      	ldr	r3, [r7, #16]
  401886:	00da      	lsls	r2, r3, #3
  401888:	4b43      	ldr	r3, [pc, #268]	; (401998 <freertos_twi_master_init+0x150>)
  40188a:	4413      	add	r3, r2
  40188c:	4618      	mov	r0, r3
  40188e:	4943      	ldr	r1, [pc, #268]	; (40199c <freertos_twi_master_init+0x154>)
  401890:	2208      	movs	r2, #8
  401892:	4b43      	ldr	r3, [pc, #268]	; (4019a0 <freertos_twi_master_init+0x158>)
  401894:	4798      	blx	r3
  401896:	4603      	mov	r3, r0
  401898:	2b00      	cmp	r3, #0
  40189a:	d003      	beq.n	4018a4 <freertos_twi_master_init+0x5c>
  40189c:	4b41      	ldr	r3, [pc, #260]	; (4019a4 <freertos_twi_master_init+0x15c>)
  40189e:	4798      	blx	r3
  4018a0:	bf00      	nop
  4018a2:	e7fd      	b.n	4018a0 <freertos_twi_master_init+0x58>
				&null_dma_control,
				sizeof(null_dma_control)) == 0);
		configASSERT(memcmp((void *)&(rx_dma_control[twi_index]),
  4018a4:	693b      	ldr	r3, [r7, #16]
  4018a6:	00da      	lsls	r2, r3, #3
  4018a8:	4b3f      	ldr	r3, [pc, #252]	; (4019a8 <freertos_twi_master_init+0x160>)
  4018aa:	4413      	add	r3, r2
  4018ac:	4618      	mov	r0, r3
  4018ae:	493b      	ldr	r1, [pc, #236]	; (40199c <freertos_twi_master_init+0x154>)
  4018b0:	2208      	movs	r2, #8
  4018b2:	4b3b      	ldr	r3, [pc, #236]	; (4019a0 <freertos_twi_master_init+0x158>)
  4018b4:	4798      	blx	r3
  4018b6:	4603      	mov	r3, r0
  4018b8:	2b00      	cmp	r3, #0
  4018ba:	d003      	beq.n	4018c4 <freertos_twi_master_init+0x7c>
  4018bc:	4b39      	ldr	r3, [pc, #228]	; (4019a4 <freertos_twi_master_init+0x15c>)
  4018be:	4798      	blx	r3
  4018c0:	bf00      	nop
  4018c2:	e7fd      	b.n	4018c0 <freertos_twi_master_init+0x78>
		uint32_t temp = (uint32_t)(all_twi_definitions[twi_index].peripheral_base_address - 0x600);
		Flexcom *p_flexcom = (Flexcom *)temp;
		flexcom_enable(p_flexcom);
		flexcom_set_opmode(p_flexcom, FLEXCOM_TWI);
#else
		pmc_enable_periph_clk(
  4018c4:	4a31      	ldr	r2, [pc, #196]	; (40198c <freertos_twi_master_init+0x144>)
  4018c6:	693b      	ldr	r3, [r7, #16]
  4018c8:	011b      	lsls	r3, r3, #4
  4018ca:	4413      	add	r3, r2
  4018cc:	3308      	adds	r3, #8
  4018ce:	681b      	ldr	r3, [r3, #0]
  4018d0:	4618      	mov	r0, r3
  4018d2:	4b36      	ldr	r3, [pc, #216]	; (4019ac <freertos_twi_master_init+0x164>)
  4018d4:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_id);
#endif
		/* Ensure everything is disabled before configuration. */
		pdc_disable_transfer(
  4018d6:	4a2d      	ldr	r2, [pc, #180]	; (40198c <freertos_twi_master_init+0x144>)
  4018d8:	693b      	ldr	r3, [r7, #16]
  4018da:	011b      	lsls	r3, r3, #4
  4018dc:	4413      	add	r3, r2
  4018de:	685b      	ldr	r3, [r3, #4]
  4018e0:	4618      	mov	r0, r3
  4018e2:	f240 2102 	movw	r1, #514	; 0x202
  4018e6:	4b32      	ldr	r3, [pc, #200]	; (4019b0 <freertos_twi_master_init+0x168>)
  4018e8:	4798      	blx	r3
				all_twi_definitions[twi_index].pdc_base_address,
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));
		twi_disable_interrupt(
				all_twi_definitions[twi_index].peripheral_base_address,
  4018ea:	4a28      	ldr	r2, [pc, #160]	; (40198c <freertos_twi_master_init+0x144>)
  4018ec:	693b      	ldr	r3, [r7, #16]
  4018ee:	011b      	lsls	r3, r3, #4
  4018f0:	4413      	add	r3, r2
  4018f2:	681b      	ldr	r3, [r3, #0]
#endif
		/* Ensure everything is disabled before configuration. */
		pdc_disable_transfer(
				all_twi_definitions[twi_index].pdc_base_address,
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));
		twi_disable_interrupt(
  4018f4:	4618      	mov	r0, r3
  4018f6:	f04f 31ff 	mov.w	r1, #4294967295
  4018fa:	4b2e      	ldr	r3, [pc, #184]	; (4019b4 <freertos_twi_master_init+0x16c>)
  4018fc:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address,
				MASK_ALL_INTERRUPTS);
		twi_reset(
				all_twi_definitions[twi_index].peripheral_base_address);
  4018fe:	4a23      	ldr	r2, [pc, #140]	; (40198c <freertos_twi_master_init+0x144>)
  401900:	693b      	ldr	r3, [r7, #16]
  401902:	011b      	lsls	r3, r3, #4
  401904:	4413      	add	r3, r2
  401906:	681b      	ldr	r3, [r3, #0]
				all_twi_definitions[twi_index].pdc_base_address,
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));
		twi_disable_interrupt(
				all_twi_definitions[twi_index].peripheral_base_address,
				MASK_ALL_INTERRUPTS);
		twi_reset(
  401908:	4618      	mov	r0, r3
  40190a:	4b2b      	ldr	r3, [pc, #172]	; (4019b8 <freertos_twi_master_init+0x170>)
  40190c:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address);

		switch (freertos_driver_parameters->operation_mode) {
  40190e:	683b      	ldr	r3, [r7, #0]
  401910:	7b1b      	ldrb	r3, [r3, #12]
  401912:	2b03      	cmp	r3, #3
  401914:	d000      	beq.n	401918 <freertos_twi_master_init+0xd0>
					all_twi_definitions[twi_index].peripheral_base_address);
			break;

		default:
			/* No other modes are currently supported. */
			break;
  401916:	e008      	b.n	40192a <freertos_twi_master_init+0xe2>

		switch (freertos_driver_parameters->operation_mode) {
		case TWI_I2C_MASTER:
			/* Call the standard ASF init function. */
			twi_enable_master_mode(
					all_twi_definitions[twi_index].peripheral_base_address);
  401918:	4a1c      	ldr	r2, [pc, #112]	; (40198c <freertos_twi_master_init+0x144>)
  40191a:	693b      	ldr	r3, [r7, #16]
  40191c:	011b      	lsls	r3, r3, #4
  40191e:	4413      	add	r3, r2
  401920:	681b      	ldr	r3, [r3, #0]
				all_twi_definitions[twi_index].peripheral_base_address);

		switch (freertos_driver_parameters->operation_mode) {
		case TWI_I2C_MASTER:
			/* Call the standard ASF init function. */
			twi_enable_master_mode(
  401922:	4618      	mov	r0, r3
  401924:	4b25      	ldr	r3, [pc, #148]	; (4019bc <freertos_twi_master_init+0x174>)
  401926:	4798      	blx	r3
					all_twi_definitions[twi_index].peripheral_base_address);
			break;
  401928:	bf00      	nop
		}

		/* Create any required peripheral access mutexes and transaction complete
		semaphores.  This peripheral is half duplex so only a single access
		mutex is required. */
		create_peripheral_control_semaphores(
  40192a:	683b      	ldr	r3, [r7, #0]
  40192c:	7b59      	ldrb	r1, [r3, #13]
  40192e:	693b      	ldr	r3, [r7, #16]
  401930:	00da      	lsls	r2, r3, #3
  401932:	4b19      	ldr	r3, [pc, #100]	; (401998 <freertos_twi_master_init+0x150>)
  401934:	441a      	add	r2, r3
  401936:	693b      	ldr	r3, [r7, #16]
  401938:	00d8      	lsls	r0, r3, #3
  40193a:	4b1b      	ldr	r3, [pc, #108]	; (4019a8 <freertos_twi_master_init+0x160>)
  40193c:	4403      	add	r3, r0
  40193e:	4608      	mov	r0, r1
  401940:	4611      	mov	r1, r2
  401942:	461a      	mov	r2, r3
  401944:	4b1e      	ldr	r3, [pc, #120]	; (4019c0 <freertos_twi_master_init+0x178>)
  401946:	4798      	blx	r3
				&(tx_dma_control[twi_index]),
				&(rx_dma_control[twi_index]));

		/* Error interrupts are always enabled. */
		twi_enable_interrupt(
				all_twi_definitions[twi_index].peripheral_base_address,
  401948:	4a10      	ldr	r2, [pc, #64]	; (40198c <freertos_twi_master_init+0x144>)
  40194a:	693b      	ldr	r3, [r7, #16]
  40194c:	011b      	lsls	r3, r3, #4
  40194e:	4413      	add	r3, r2
  401950:	681b      	ldr	r3, [r3, #0]
				freertos_driver_parameters->options_flags,
				&(tx_dma_control[twi_index]),
				&(rx_dma_control[twi_index]));

		/* Error interrupts are always enabled. */
		twi_enable_interrupt(
  401952:	4618      	mov	r0, r3
  401954:	f44f 7150 	mov.w	r1, #832	; 0x340
  401958:	4b1a      	ldr	r3, [pc, #104]	; (4019c4 <freertos_twi_master_init+0x17c>)
  40195a:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_base_address,
				IER_ERROR_INTERRUPTS);

		/* Configure and enable the TWI interrupt in the interrupt controller. */
		configure_interrupt_controller(
  40195c:	4a0b      	ldr	r2, [pc, #44]	; (40198c <freertos_twi_master_init+0x144>)
  40195e:	693b      	ldr	r3, [r7, #16]
  401960:	011b      	lsls	r3, r3, #4
  401962:	4413      	add	r3, r2
  401964:	3308      	adds	r3, #8
  401966:	791a      	ldrb	r2, [r3, #4]
  401968:	683b      	ldr	r3, [r7, #0]
  40196a:	689b      	ldr	r3, [r3, #8]
  40196c:	b252      	sxtb	r2, r2
  40196e:	4610      	mov	r0, r2
  401970:	4619      	mov	r1, r3
  401972:	4b15      	ldr	r3, [pc, #84]	; (4019c8 <freertos_twi_master_init+0x180>)
  401974:	4798      	blx	r3
				all_twi_definitions[twi_index].peripheral_irq,
				freertos_driver_parameters->interrupt_priority);

		return_value = (freertos_twi_if) p_twi;
  401976:	687b      	ldr	r3, [r7, #4]
  401978:	617b      	str	r3, [r7, #20]
  40197a:	e001      	b.n	401980 <freertos_twi_master_init+0x138>
	} else {
		return_value = NULL;
  40197c:	2300      	movs	r3, #0
  40197e:	617b      	str	r3, [r7, #20]
	}

	return return_value;
  401980:	697b      	ldr	r3, [r7, #20]
}
  401982:	4618      	mov	r0, r3
  401984:	3718      	adds	r7, #24
  401986:	46bd      	mov	sp, r7
  401988:	bd80      	pop	{r7, pc}
  40198a:	bf00      	nop
  40198c:	00412228 	.word	0x00412228
  401990:	0040142d 	.word	0x0040142d
  401994:	0040146d 	.word	0x0040146d
  401998:	20000a58 	.word	0x20000a58
  40199c:	00412220 	.word	0x00412220
  4019a0:	0040a7fd 	.word	0x0040a7fd
  4019a4:	0040533d 	.word	0x0040533d
  4019a8:	20000a60 	.word	0x20000a60
  4019ac:	00404601 	.word	0x00404601
  4019b0:	00403bb5 	.word	0x00403bb5
  4019b4:	00404aa1 	.word	0x00404aa1
  4019b8:	00404b0d 	.word	0x00404b0d
  4019bc:	004049f1 	.word	0x004049f1
  4019c0:	004014b5 	.word	0x004014b5
  4019c4:	00404a85 	.word	0x00404a85
  4019c8:	004015bd 	.word	0x004015bd

004019cc <freertos_twi_write_packet_async>:
 *     the PDC was successfully configured to perform the TWI write operation.
 */
status_code_t freertos_twi_write_packet_async(freertos_twi_if p_twi,
		twi_packet_t *p_packet, portTickType block_time_ticks,
		xSemaphoreHandle notification_semaphore)
{
  4019cc:	b590      	push	{r4, r7, lr}
  4019ce:	b08d      	sub	sp, #52	; 0x34
  4019d0:	af02      	add	r7, sp, #8
  4019d2:	60f8      	str	r0, [r7, #12]
  4019d4:	60b9      	str	r1, [r7, #8]
  4019d6:	607a      	str	r2, [r7, #4]
  4019d8:	603b      	str	r3, [r7, #0]
	status_code_t return_value;
	portBASE_TYPE twi_index;
	Twi *twi_base;
	uint32_t internal_address = 0;
  4019da:	2300      	movs	r3, #0
  4019dc:	623b      	str	r3, [r7, #32]

	twi_base = (Twi *) p_twi;
  4019de:	68fb      	ldr	r3, [r7, #12]
  4019e0:	61bb      	str	r3, [r7, #24]
	twi_index = get_pdc_peripheral_details(all_twi_definitions, MAX_TWIS,
  4019e2:	4881      	ldr	r0, [pc, #516]	; (401be8 <freertos_twi_write_packet_async+0x21c>)
  4019e4:	2101      	movs	r1, #1
  4019e6:	69ba      	ldr	r2, [r7, #24]
  4019e8:	4b80      	ldr	r3, [pc, #512]	; (401bec <freertos_twi_write_packet_async+0x220>)
  4019ea:	4798      	blx	r3
  4019ec:	6178      	str	r0, [r7, #20]
			(void *) twi_base);

	/* Don't do anything unless a valid TWI pointer was used. */
	if ((twi_index < MAX_TWIS) && (p_packet->length > 0)) {
  4019ee:	697b      	ldr	r3, [r7, #20]
  4019f0:	2b00      	cmp	r3, #0
  4019f2:	f300 80ef 	bgt.w	401bd4 <freertos_twi_write_packet_async+0x208>
  4019f6:	68bb      	ldr	r3, [r7, #8]
  4019f8:	68db      	ldr	r3, [r3, #12]
  4019fa:	2b00      	cmp	r3, #0
  4019fc:	f000 80ea 	beq.w	401bd4 <freertos_twi_write_packet_async+0x208>
		return_value = freertos_obtain_peripheral_access_mutex(
  401a00:	697b      	ldr	r3, [r7, #20]
  401a02:	00da      	lsls	r2, r3, #3
  401a04:	4b7a      	ldr	r3, [pc, #488]	; (401bf0 <freertos_twi_write_packet_async+0x224>)
  401a06:	441a      	add	r2, r3
  401a08:	1d3b      	adds	r3, r7, #4
  401a0a:	4610      	mov	r0, r2
  401a0c:	4619      	mov	r1, r3
  401a0e:	4b79      	ldr	r3, [pc, #484]	; (401bf4 <freertos_twi_write_packet_async+0x228>)
  401a10:	4798      	blx	r3
  401a12:	4603      	mov	r3, r0
  401a14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  401a18:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
  401a1c:	2b00      	cmp	r3, #0
  401a1e:	f040 80d8 	bne.w	401bd2 <freertos_twi_write_packet_async+0x206>
			/* Set write mode and slave address. */
			twi_base->TWI_MMR = 0;
  401a22:	69bb      	ldr	r3, [r7, #24]
  401a24:	2200      	movs	r2, #0
  401a26:	605a      	str	r2, [r3, #4]
			twi_base->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  401a28:	68bb      	ldr	r3, [r7, #8]
  401a2a:	7c1b      	ldrb	r3, [r3, #16]
  401a2c:	041b      	lsls	r3, r3, #16
  401a2e:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
					((p_packet->addr_length <<
  401a32:	68bb      	ldr	r3, [r7, #8]
  401a34:	685b      	ldr	r3, [r3, #4]
  401a36:	021b      	lsls	r3, r3, #8
					TWI_MMR_IADRSZ_Pos) &
  401a38:	f403 7340 	and.w	r3, r3, #768	; 0x300
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
			/* Set write mode and slave address. */
			twi_base->TWI_MMR = 0;
			twi_base->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  401a3c:	431a      	orrs	r2, r3
  401a3e:	69bb      	ldr	r3, [r7, #24]
  401a40:	605a      	str	r2, [r3, #4]
					((p_packet->addr_length <<
					TWI_MMR_IADRSZ_Pos) &
					TWI_MMR_IADRSZ_Msk);

			/* Set internal address if any. */
			if (p_packet->addr_length > 0) {
  401a42:	68bb      	ldr	r3, [r7, #8]
  401a44:	685b      	ldr	r3, [r3, #4]
  401a46:	2b00      	cmp	r3, #0
  401a48:	d01a      	beq.n	401a80 <freertos_twi_write_packet_async+0xb4>
				internal_address = p_packet->addr[0];
  401a4a:	68bb      	ldr	r3, [r7, #8]
  401a4c:	781b      	ldrb	r3, [r3, #0]
  401a4e:	623b      	str	r3, [r7, #32]
				if (p_packet->addr_length > 1) {
  401a50:	68bb      	ldr	r3, [r7, #8]
  401a52:	685b      	ldr	r3, [r3, #4]
  401a54:	2b01      	cmp	r3, #1
  401a56:	d907      	bls.n	401a68 <freertos_twi_write_packet_async+0x9c>
					internal_address <<= 8;
  401a58:	6a3b      	ldr	r3, [r7, #32]
  401a5a:	021b      	lsls	r3, r3, #8
  401a5c:	623b      	str	r3, [r7, #32]
					internal_address |= p_packet->addr[1];
  401a5e:	68bb      	ldr	r3, [r7, #8]
  401a60:	785b      	ldrb	r3, [r3, #1]
  401a62:	6a3a      	ldr	r2, [r7, #32]
  401a64:	4313      	orrs	r3, r2
  401a66:	623b      	str	r3, [r7, #32]
				}

				if (p_packet->addr_length > 2) {
  401a68:	68bb      	ldr	r3, [r7, #8]
  401a6a:	685b      	ldr	r3, [r3, #4]
  401a6c:	2b02      	cmp	r3, #2
  401a6e:	d907      	bls.n	401a80 <freertos_twi_write_packet_async+0xb4>
					internal_address <<= 8;
  401a70:	6a3b      	ldr	r3, [r7, #32]
  401a72:	021b      	lsls	r3, r3, #8
  401a74:	623b      	str	r3, [r7, #32]
					internal_address |= p_packet->addr[2];
  401a76:	68bb      	ldr	r3, [r7, #8]
  401a78:	789b      	ldrb	r3, [r3, #2]
  401a7a:	6a3a      	ldr	r2, [r7, #32]
  401a7c:	4313      	orrs	r3, r2
  401a7e:	623b      	str	r3, [r7, #32]
				}
			}
			twi_base->TWI_IADR = internal_address;
  401a80:	69bb      	ldr	r3, [r7, #24]
  401a82:	6a3a      	ldr	r2, [r7, #32]
  401a84:	60da      	str	r2, [r3, #12]

			if (p_packet->length == 1) {
  401a86:	68bb      	ldr	r3, [r7, #8]
  401a88:	68db      	ldr	r3, [r3, #12]
  401a8a:	2b01      	cmp	r3, #1
  401a8c:	d16d      	bne.n	401b6a <freertos_twi_write_packet_async+0x19e>
				uint32_t status;
				uint32_t timeout_counter = 0;
  401a8e:	2300      	movs	r3, #0
  401a90:	61fb      	str	r3, [r7, #28]
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  401a92:	4a55      	ldr	r2, [pc, #340]	; (401be8 <freertos_twi_write_packet_async+0x21c>)
  401a94:	697b      	ldr	r3, [r7, #20]
  401a96:	011b      	lsls	r3, r3, #4
  401a98:	4413      	add	r3, r2
  401a9a:	681b      	ldr	r3, [r3, #0]

			if (p_packet->length == 1) {
				uint32_t status;
				uint32_t timeout_counter = 0;
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
  401a9c:	4618      	mov	r0, r3
  401a9e:	f44f 7150 	mov.w	r1, #832	; 0x340
  401aa2:	4b55      	ldr	r3, [pc, #340]	; (401bf8 <freertos_twi_write_packet_async+0x22c>)
  401aa4:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Send start condition */
				twi_base->TWI_THR = *((uint8_t*)(p_packet->buffer));
  401aa6:	68bb      	ldr	r3, [r7, #8]
  401aa8:	689b      	ldr	r3, [r3, #8]
  401aaa:	781b      	ldrb	r3, [r3, #0]
  401aac:	461a      	mov	r2, r3
  401aae:	69bb      	ldr	r3, [r7, #24]
  401ab0:	635a      	str	r2, [r3, #52]	; 0x34
				while (1) {
					status = twi_base->TWI_SR;
  401ab2:	69bb      	ldr	r3, [r7, #24]
  401ab4:	6a1b      	ldr	r3, [r3, #32]
  401ab6:	613b      	str	r3, [r7, #16]
					if (status & TWI_SR_NACK) {
  401ab8:	693b      	ldr	r3, [r7, #16]
  401aba:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401abe:	2b00      	cmp	r3, #0
  401ac0:	d016      	beq.n	401af0 <freertos_twi_write_packet_async+0x124>
						/* Re-enable interrupts */
						twi_enable_interrupt(
								all_twi_definitions[twi_index].peripheral_base_address,
  401ac2:	4a49      	ldr	r2, [pc, #292]	; (401be8 <freertos_twi_write_packet_async+0x21c>)
  401ac4:	697b      	ldr	r3, [r7, #20]
  401ac6:	011b      	lsls	r3, r3, #4
  401ac8:	4413      	add	r3, r2
  401aca:	681b      	ldr	r3, [r3, #0]
				twi_base->TWI_THR = *((uint8_t*)(p_packet->buffer));
				while (1) {
					status = twi_base->TWI_SR;
					if (status & TWI_SR_NACK) {
						/* Re-enable interrupts */
						twi_enable_interrupt(
  401acc:	4618      	mov	r0, r3
  401ace:	f44f 7150 	mov.w	r1, #832	; 0x340
  401ad2:	4b4a      	ldr	r3, [pc, #296]	; (401bfc <freertos_twi_write_packet_async+0x230>)
  401ad4:	4798      	blx	r3
								all_twi_definitions[twi_index].peripheral_base_address,
								IER_ERROR_INTERRUPTS);
						/* Release semaphore */
						xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  401ad6:	4a46      	ldr	r2, [pc, #280]	; (401bf0 <freertos_twi_write_packet_async+0x224>)
  401ad8:	697b      	ldr	r3, [r7, #20]
  401ada:	00db      	lsls	r3, r3, #3
  401adc:	4413      	add	r3, r2
  401ade:	685b      	ldr	r3, [r3, #4]
  401ae0:	4618      	mov	r0, r3
  401ae2:	2100      	movs	r1, #0
  401ae4:	2200      	movs	r2, #0
  401ae6:	2300      	movs	r3, #0
  401ae8:	4c45      	ldr	r4, [pc, #276]	; (401c00 <freertos_twi_write_packet_async+0x234>)
  401aea:	47a0      	blx	r4
						return ERR_BUSY;
  401aec:	23f6      	movs	r3, #246	; 0xf6
  401aee:	e076      	b.n	401bde <freertos_twi_write_packet_async+0x212>
					}
					if (status & TWI_SR_TXRDY) {
  401af0:	693b      	ldr	r3, [r7, #16]
  401af2:	f003 0304 	and.w	r3, r3, #4
  401af6:	2b00      	cmp	r3, #0
  401af8:	d000      	beq.n	401afc <freertos_twi_write_packet_async+0x130>
						break;
  401afa:	e00b      	b.n	401b14 <freertos_twi_write_packet_async+0x148>
					}
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  401afc:	69fb      	ldr	r3, [r7, #28]
  401afe:	3301      	adds	r3, #1
  401b00:	61fb      	str	r3, [r7, #28]
  401b02:	69fb      	ldr	r3, [r7, #28]
  401b04:	f1b3 3fff 	cmp.w	r3, #4294967295
  401b08:	d103      	bne.n	401b12 <freertos_twi_write_packet_async+0x146>
						return_value = ERR_TIMEOUT;
  401b0a:	23fd      	movs	r3, #253	; 0xfd
  401b0c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						break;
  401b10:	e000      	b.n	401b14 <freertos_twi_write_packet_async+0x148>
					}
				}
  401b12:	e7ce      	b.n	401ab2 <freertos_twi_write_packet_async+0xe6>
				twi_base->TWI_CR = TWI_CR_STOP;
  401b14:	69bb      	ldr	r3, [r7, #24]
  401b16:	2202      	movs	r2, #2
  401b18:	601a      	str	r2, [r3, #0]
				/* Wait for TX complete */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  401b1a:	e00a      	b.n	401b32 <freertos_twi_write_packet_async+0x166>
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  401b1c:	69fb      	ldr	r3, [r7, #28]
  401b1e:	3301      	adds	r3, #1
  401b20:	61fb      	str	r3, [r7, #28]
  401b22:	69fb      	ldr	r3, [r7, #28]
  401b24:	f1b3 3fff 	cmp.w	r3, #4294967295
  401b28:	d103      	bne.n	401b32 <freertos_twi_write_packet_async+0x166>
						return_value = ERR_TIMEOUT;
  401b2a:	23fd      	movs	r3, #253	; 0xfd
  401b2c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
						break;
  401b30:	e005      	b.n	401b3e <freertos_twi_write_packet_async+0x172>
						break;
					}
				}
				twi_base->TWI_CR = TWI_CR_STOP;
				/* Wait for TX complete */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  401b32:	69bb      	ldr	r3, [r7, #24]
  401b34:	6a1b      	ldr	r3, [r3, #32]
  401b36:	f003 0301 	and.w	r3, r3, #1
  401b3a:	2b00      	cmp	r3, #0
  401b3c:	d0ee      	beq.n	401b1c <freertos_twi_write_packet_async+0x150>
					}
				}

				/* Re-enable interrupts */
				twi_enable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  401b3e:	4a2a      	ldr	r2, [pc, #168]	; (401be8 <freertos_twi_write_packet_async+0x21c>)
  401b40:	697b      	ldr	r3, [r7, #20]
  401b42:	011b      	lsls	r3, r3, #4
  401b44:	4413      	add	r3, r2
  401b46:	681b      	ldr	r3, [r3, #0]
						break;
					}
				}

				/* Re-enable interrupts */
				twi_enable_interrupt(
  401b48:	4618      	mov	r0, r3
  401b4a:	f44f 7150 	mov.w	r1, #832	; 0x340
  401b4e:	4b2b      	ldr	r3, [pc, #172]	; (401bfc <freertos_twi_write_packet_async+0x230>)
  401b50:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Release semaphores */
				xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  401b52:	4a27      	ldr	r2, [pc, #156]	; (401bf0 <freertos_twi_write_packet_async+0x224>)
  401b54:	697b      	ldr	r3, [r7, #20]
  401b56:	00db      	lsls	r3, r3, #3
  401b58:	4413      	add	r3, r2
  401b5a:	685b      	ldr	r3, [r3, #4]
  401b5c:	4618      	mov	r0, r3
  401b5e:	2100      	movs	r1, #0
  401b60:	2200      	movs	r2, #0
  401b62:	2300      	movs	r3, #0
  401b64:	4c26      	ldr	r4, [pc, #152]	; (401c00 <freertos_twi_write_packet_async+0x234>)
  401b66:	47a0      	blx	r4
  401b68:	e033      	b.n	401bd2 <freertos_twi_write_packet_async+0x206>
			} else {

				twis[twi_index].buffer = p_packet->buffer;
  401b6a:	68bb      	ldr	r3, [r7, #8]
  401b6c:	6899      	ldr	r1, [r3, #8]
  401b6e:	4b25      	ldr	r3, [pc, #148]	; (401c04 <freertos_twi_write_packet_async+0x238>)
  401b70:	697a      	ldr	r2, [r7, #20]
  401b72:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
				twis[twi_index].length = p_packet->length;
  401b76:	68bb      	ldr	r3, [r7, #8]
  401b78:	68da      	ldr	r2, [r3, #12]
  401b7a:	4922      	ldr	r1, [pc, #136]	; (401c04 <freertos_twi_write_packet_async+0x238>)
  401b7c:	697b      	ldr	r3, [r7, #20]
  401b7e:	00db      	lsls	r3, r3, #3
  401b80:	440b      	add	r3, r1
  401b82:	605a      	str	r2, [r3, #4]

				freertos_start_pdc_tx(&(tx_dma_control[twi_index]),
  401b84:	697b      	ldr	r3, [r7, #20]
  401b86:	00da      	lsls	r2, r3, #3
  401b88:	4b19      	ldr	r3, [pc, #100]	; (401bf0 <freertos_twi_write_packet_async+0x224>)
  401b8a:	18d0      	adds	r0, r2, r3
  401b8c:	68bb      	ldr	r3, [r7, #8]
  401b8e:	6899      	ldr	r1, [r3, #8]
  401b90:	68bb      	ldr	r3, [r7, #8]
  401b92:	68db      	ldr	r3, [r3, #12]
  401b94:	1e5a      	subs	r2, r3, #1
  401b96:	4c14      	ldr	r4, [pc, #80]	; (401be8 <freertos_twi_write_packet_async+0x21c>)
  401b98:	697b      	ldr	r3, [r7, #20]
  401b9a:	011b      	lsls	r3, r3, #4
  401b9c:	4423      	add	r3, r4
  401b9e:	685b      	ldr	r3, [r3, #4]
  401ba0:	683c      	ldr	r4, [r7, #0]
  401ba2:	9400      	str	r4, [sp, #0]
  401ba4:	2401      	movs	r4, #1
  401ba6:	9401      	str	r4, [sp, #4]
  401ba8:	4c17      	ldr	r4, [pc, #92]	; (401c08 <freertos_twi_write_packet_async+0x23c>)
  401baa:	47a0      	blx	r4
				/* Catch the end of transmission so the access mutex can be
				returned, and the task notified (if it supplied a notification
				semaphore).  The interrupt can be enabled here because the ENDTX
				signal from the PDC to the peripheral will have been de-asserted when
				the next transfer was configured. */
				twi_enable_interrupt(twi_base, TWI_IER_ENDTX);
  401bac:	69b8      	ldr	r0, [r7, #24]
  401bae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  401bb2:	4b12      	ldr	r3, [pc, #72]	; (401bfc <freertos_twi_write_packet_async+0x230>)
  401bb4:	4798      	blx	r3

				return_value = freertos_optionally_wait_transfer_completion(
  401bb6:	697b      	ldr	r3, [r7, #20]
  401bb8:	00da      	lsls	r2, r3, #3
  401bba:	4b0d      	ldr	r3, [pc, #52]	; (401bf0 <freertos_twi_write_packet_async+0x224>)
  401bbc:	441a      	add	r2, r3
  401bbe:	687b      	ldr	r3, [r7, #4]
  401bc0:	4610      	mov	r0, r2
  401bc2:	6839      	ldr	r1, [r7, #0]
  401bc4:	461a      	mov	r2, r3
  401bc6:	4b11      	ldr	r3, [pc, #68]	; (401c0c <freertos_twi_write_packet_async+0x240>)
  401bc8:	4798      	blx	r3
  401bca:	4603      	mov	r3, r0
  401bcc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	/* Don't do anything unless a valid TWI pointer was used. */
	if ((twi_index < MAX_TWIS) && (p_packet->length > 0)) {
		return_value = freertos_obtain_peripheral_access_mutex(
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  401bd0:	e003      	b.n	401bda <freertos_twi_write_packet_async+0x20e>
  401bd2:	e002      	b.n	401bda <freertos_twi_write_packet_async+0x20e>
						notification_semaphore,
						block_time_ticks);
			}
		}
	} else {
		return_value = ERR_INVALID_ARG;
  401bd4:	23f8      	movs	r3, #248	; 0xf8
  401bd6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}

	return return_value;
  401bda:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  401bde:	b25b      	sxtb	r3, r3
}
  401be0:	4618      	mov	r0, r3
  401be2:	372c      	adds	r7, #44	; 0x2c
  401be4:	46bd      	mov	sp, r7
  401be6:	bd90      	pop	{r4, r7, pc}
  401be8:	00412228 	.word	0x00412228
  401bec:	0040142d 	.word	0x0040142d
  401bf0:	20000a58 	.word	0x20000a58
  401bf4:	004016f1 	.word	0x004016f1
  401bf8:	00404aa1 	.word	0x00404aa1
  401bfc:	00404a85 	.word	0x00404a85
  401c00:	004058d5 	.word	0x004058d5
  401c04:	20000a68 	.word	0x20000a68
  401c08:	00401761 	.word	0x00401761
  401c0c:	00401801 	.word	0x00401801

00401c10 <freertos_twi_read_packet_async>:
 *     the PDC was successfully configured to perform the TWI read operation.
 */
status_code_t freertos_twi_read_packet_async(freertos_twi_if p_twi,
		twi_packet_t *p_packet, portTickType block_time_ticks,
		xSemaphoreHandle notification_semaphore)
{
  401c10:	b590      	push	{r4, r7, lr}
  401c12:	b091      	sub	sp, #68	; 0x44
  401c14:	af02      	add	r7, sp, #8
  401c16:	60f8      	str	r0, [r7, #12]
  401c18:	60b9      	str	r1, [r7, #8]
  401c1a:	607a      	str	r2, [r7, #4]
  401c1c:	603b      	str	r3, [r7, #0]
	status_code_t return_value;
	portBASE_TYPE twi_index;
	Twi *twi_base;
	uint32_t internal_address = 0;
  401c1e:	2300      	movs	r3, #0
  401c20:	633b      	str	r3, [r7, #48]	; 0x30

	twi_base = (Twi *) p_twi;
  401c22:	68fb      	ldr	r3, [r7, #12]
  401c24:	61fb      	str	r3, [r7, #28]
	twi_index = get_pdc_peripheral_details(all_twi_definitions, MAX_TWIS,
  401c26:	489b      	ldr	r0, [pc, #620]	; (401e94 <freertos_twi_read_packet_async+0x284>)
  401c28:	2101      	movs	r1, #1
  401c2a:	69fa      	ldr	r2, [r7, #28]
  401c2c:	4b9a      	ldr	r3, [pc, #616]	; (401e98 <freertos_twi_read_packet_async+0x288>)
  401c2e:	4798      	blx	r3
  401c30:	61b8      	str	r0, [r7, #24]
			(void *) twi_base);

	/* Don't do anything unless a valid TWI pointer was used. */
	if ((twi_index < MAX_TWIS) && (p_packet->length > 0)) {
  401c32:	69bb      	ldr	r3, [r7, #24]
  401c34:	2b00      	cmp	r3, #0
  401c36:	f300 8123 	bgt.w	401e80 <freertos_twi_read_packet_async+0x270>
  401c3a:	68bb      	ldr	r3, [r7, #8]
  401c3c:	68db      	ldr	r3, [r3, #12]
  401c3e:	2b00      	cmp	r3, #0
  401c40:	f000 811e 	beq.w	401e80 <freertos_twi_read_packet_async+0x270>
		/* Because the peripheral is half duplex, there is only one access mutex
		and the rx uses the tx mutex. */
		return_value = freertos_obtain_peripheral_access_mutex(
  401c44:	69bb      	ldr	r3, [r7, #24]
  401c46:	00da      	lsls	r2, r3, #3
  401c48:	4b94      	ldr	r3, [pc, #592]	; (401e9c <freertos_twi_read_packet_async+0x28c>)
  401c4a:	441a      	add	r2, r3
  401c4c:	1d3b      	adds	r3, r7, #4
  401c4e:	4610      	mov	r0, r2
  401c50:	4619      	mov	r1, r3
  401c52:	4b93      	ldr	r3, [pc, #588]	; (401ea0 <freertos_twi_read_packet_async+0x290>)
  401c54:	4798      	blx	r3
  401c56:	4603      	mov	r3, r0
  401c58:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  401c5c:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
  401c60:	2b00      	cmp	r3, #0
  401c62:	f040 810c 	bne.w	401e7e <freertos_twi_read_packet_async+0x26e>
			/* Ensure Rx is already empty. */
			twi_read_byte(twi_base);
  401c66:	69f8      	ldr	r0, [r7, #28]
  401c68:	4b8e      	ldr	r3, [pc, #568]	; (401ea4 <freertos_twi_read_packet_async+0x294>)
  401c6a:	4798      	blx	r3

			/* Set read mode and slave address. */
			twi_base->TWI_MMR = 0;
  401c6c:	69fb      	ldr	r3, [r7, #28]
  401c6e:	2200      	movs	r2, #0
  401c70:	605a      	str	r2, [r3, #4]
			twi_base->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(
  401c72:	68bb      	ldr	r3, [r7, #8]
  401c74:	7c1b      	ldrb	r3, [r3, #16]
  401c76:	041b      	lsls	r3, r3, #16
					p_packet->chip) |
  401c78:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
					((p_packet->addr_length <<
  401c7c:	68bb      	ldr	r3, [r7, #8]
  401c7e:	685b      	ldr	r3, [r3, #4]
  401c80:	021b      	lsls	r3, r3, #8
					TWI_MMR_IADRSZ_Pos) &
  401c82:	f403 7340 	and.w	r3, r3, #768	; 0x300
			twi_read_byte(twi_base);

			/* Set read mode and slave address. */
			twi_base->TWI_MMR = 0;
			twi_base->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(
					p_packet->chip) |
  401c86:	4313      	orrs	r3, r2
  401c88:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
			/* Ensure Rx is already empty. */
			twi_read_byte(twi_base);

			/* Set read mode and slave address. */
			twi_base->TWI_MMR = 0;
			twi_base->TWI_MMR = TWI_MMR_MREAD | TWI_MMR_DADR(
  401c8c:	69fb      	ldr	r3, [r7, #28]
  401c8e:	605a      	str	r2, [r3, #4]
					((p_packet->addr_length <<
					TWI_MMR_IADRSZ_Pos) &
					TWI_MMR_IADRSZ_Msk);

			/* Set internal address if any. */
			if (p_packet->addr_length) {
  401c90:	68bb      	ldr	r3, [r7, #8]
  401c92:	685b      	ldr	r3, [r3, #4]
  401c94:	2b00      	cmp	r3, #0
  401c96:	d01a      	beq.n	401cce <freertos_twi_read_packet_async+0xbe>
				internal_address = p_packet->addr [0];
  401c98:	68bb      	ldr	r3, [r7, #8]
  401c9a:	781b      	ldrb	r3, [r3, #0]
  401c9c:	633b      	str	r3, [r7, #48]	; 0x30
				if (p_packet->addr_length > 1) {
  401c9e:	68bb      	ldr	r3, [r7, #8]
  401ca0:	685b      	ldr	r3, [r3, #4]
  401ca2:	2b01      	cmp	r3, #1
  401ca4:	d907      	bls.n	401cb6 <freertos_twi_read_packet_async+0xa6>
					internal_address <<= 8;
  401ca6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  401ca8:	021b      	lsls	r3, r3, #8
  401caa:	633b      	str	r3, [r7, #48]	; 0x30
					internal_address |= p_packet->addr[1];
  401cac:	68bb      	ldr	r3, [r7, #8]
  401cae:	785b      	ldrb	r3, [r3, #1]
  401cb0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  401cb2:	4313      	orrs	r3, r2
  401cb4:	633b      	str	r3, [r7, #48]	; 0x30
				}

				if (p_packet->addr_length > 2) {
  401cb6:	68bb      	ldr	r3, [r7, #8]
  401cb8:	685b      	ldr	r3, [r3, #4]
  401cba:	2b02      	cmp	r3, #2
  401cbc:	d907      	bls.n	401cce <freertos_twi_read_packet_async+0xbe>
					internal_address <<= 8;
  401cbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  401cc0:	021b      	lsls	r3, r3, #8
  401cc2:	633b      	str	r3, [r7, #48]	; 0x30
					internal_address |= p_packet->addr[2];
  401cc4:	68bb      	ldr	r3, [r7, #8]
  401cc6:	789b      	ldrb	r3, [r3, #2]
  401cc8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  401cca:	4313      	orrs	r3, r2
  401ccc:	633b      	str	r3, [r7, #48]	; 0x30
				}
			}
			twi_base->TWI_IADR = internal_address;
  401cce:	69fb      	ldr	r3, [r7, #28]
  401cd0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  401cd2:	60da      	str	r2, [r3, #12]

			if (p_packet->length <= 2) {
  401cd4:	68bb      	ldr	r3, [r7, #8]
  401cd6:	68db      	ldr	r3, [r3, #12]
  401cd8:	2b02      	cmp	r3, #2
  401cda:	f200 8099 	bhi.w	401e10 <freertos_twi_read_packet_async+0x200>
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  401cde:	4a6d      	ldr	r2, [pc, #436]	; (401e94 <freertos_twi_read_packet_async+0x284>)
  401ce0:	69bb      	ldr	r3, [r7, #24]
  401ce2:	011b      	lsls	r3, r3, #4
  401ce4:	4413      	add	r3, r2
  401ce6:	681b      	ldr	r3, [r3, #0]
			}
			twi_base->TWI_IADR = internal_address;

			if (p_packet->length <= 2) {
				/* Do not handle errors for short packets in interrupt handler */
				twi_disable_interrupt(
  401ce8:	4618      	mov	r0, r3
  401cea:	f44f 7150 	mov.w	r1, #832	; 0x340
  401cee:	4b6e      	ldr	r3, [pc, #440]	; (401ea8 <freertos_twi_read_packet_async+0x298>)
  401cf0:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);

				/* Cannot use PDC transfer, use normal transfer */
				uint8_t stop_sent = 0;
  401cf2:	2300      	movs	r3, #0
  401cf4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				uint32_t cnt = p_packet->length;
  401cf8:	68bb      	ldr	r3, [r7, #8]
  401cfa:	68db      	ldr	r3, [r3, #12]
  401cfc:	62bb      	str	r3, [r7, #40]	; 0x28
				uint32_t status;
				uint8_t *buffer = p_packet->buffer;
  401cfe:	68bb      	ldr	r3, [r7, #8]
  401d00:	689b      	ldr	r3, [r3, #8]
  401d02:	627b      	str	r3, [r7, #36]	; 0x24
				uint32_t timeout_counter = 0;
  401d04:	2300      	movs	r3, #0
  401d06:	623b      	str	r3, [r7, #32]

				/* Start the transfer. */
				if (cnt == 1) {
  401d08:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401d0a:	2b01      	cmp	r3, #1
  401d0c:	d106      	bne.n	401d1c <freertos_twi_read_packet_async+0x10c>
					twi_base->TWI_CR = TWI_CR_START | TWI_CR_STOP;
  401d0e:	69fb      	ldr	r3, [r7, #28]
  401d10:	2203      	movs	r2, #3
  401d12:	601a      	str	r2, [r3, #0]
					stop_sent = 1;
  401d14:	2301      	movs	r3, #1
  401d16:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
				} else {
					twi_base->TWI_CR = TWI_CR_START;
				}

				while (cnt > 0) {
  401d1a:	e04c      	b.n	401db6 <freertos_twi_read_packet_async+0x1a6>
				/* Start the transfer. */
				if (cnt == 1) {
					twi_base->TWI_CR = TWI_CR_START | TWI_CR_STOP;
					stop_sent = 1;
				} else {
					twi_base->TWI_CR = TWI_CR_START;
  401d1c:	69fb      	ldr	r3, [r7, #28]
  401d1e:	2201      	movs	r2, #1
  401d20:	601a      	str	r2, [r3, #0]
				}

				while (cnt > 0) {
  401d22:	e048      	b.n	401db6 <freertos_twi_read_packet_async+0x1a6>
					status = twi_base->TWI_SR;
  401d24:	69fb      	ldr	r3, [r7, #28]
  401d26:	6a1b      	ldr	r3, [r3, #32]
  401d28:	617b      	str	r3, [r7, #20]
					if (status & TWI_SR_NACK) {
  401d2a:	697b      	ldr	r3, [r7, #20]
  401d2c:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401d30:	2b00      	cmp	r3, #0
  401d32:	d016      	beq.n	401d62 <freertos_twi_read_packet_async+0x152>
						/* Re-enable interrupts */
						twi_enable_interrupt(
								all_twi_definitions[twi_index].peripheral_base_address,
  401d34:	4a57      	ldr	r2, [pc, #348]	; (401e94 <freertos_twi_read_packet_async+0x284>)
  401d36:	69bb      	ldr	r3, [r7, #24]
  401d38:	011b      	lsls	r3, r3, #4
  401d3a:	4413      	add	r3, r2
  401d3c:	681b      	ldr	r3, [r3, #0]

				while (cnt > 0) {
					status = twi_base->TWI_SR;
					if (status & TWI_SR_NACK) {
						/* Re-enable interrupts */
						twi_enable_interrupt(
  401d3e:	4618      	mov	r0, r3
  401d40:	f44f 7150 	mov.w	r1, #832	; 0x340
  401d44:	4b59      	ldr	r3, [pc, #356]	; (401eac <freertos_twi_read_packet_async+0x29c>)
  401d46:	4798      	blx	r3
								all_twi_definitions[twi_index].peripheral_base_address,
								IER_ERROR_INTERRUPTS);
						/* Release semaphore */
						xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  401d48:	4a54      	ldr	r2, [pc, #336]	; (401e9c <freertos_twi_read_packet_async+0x28c>)
  401d4a:	69bb      	ldr	r3, [r7, #24]
  401d4c:	00db      	lsls	r3, r3, #3
  401d4e:	4413      	add	r3, r2
  401d50:	685b      	ldr	r3, [r3, #4]
  401d52:	4618      	mov	r0, r3
  401d54:	2100      	movs	r1, #0
  401d56:	2200      	movs	r2, #0
  401d58:	2300      	movs	r3, #0
  401d5a:	4c55      	ldr	r4, [pc, #340]	; (401eb0 <freertos_twi_read_packet_async+0x2a0>)
  401d5c:	47a0      	blx	r4
						return ERR_BUSY;
  401d5e:	23f6      	movs	r3, #246	; 0xf6
  401d60:	e093      	b.n	401e8a <freertos_twi_read_packet_async+0x27a>
					}
					/* Last byte ? */
					if (cnt == 1 && !stop_sent) {
  401d62:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401d64:	2b01      	cmp	r3, #1
  401d66:	d109      	bne.n	401d7c <freertos_twi_read_packet_async+0x16c>
  401d68:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
  401d6c:	2b00      	cmp	r3, #0
  401d6e:	d105      	bne.n	401d7c <freertos_twi_read_packet_async+0x16c>
						twi_base->TWI_CR = TWI_CR_STOP;
  401d70:	69fb      	ldr	r3, [r7, #28]
  401d72:	2202      	movs	r2, #2
  401d74:	601a      	str	r2, [r3, #0]
						stop_sent = 1;
  401d76:	2301      	movs	r3, #1
  401d78:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					}
					if (!(status & TWI_SR_RXRDY)) {
  401d7c:	697b      	ldr	r3, [r7, #20]
  401d7e:	f003 0302 	and.w	r3, r3, #2
  401d82:	2b00      	cmp	r3, #0
  401d84:	d10b      	bne.n	401d9e <freertos_twi_read_packet_async+0x18e>
						if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  401d86:	6a3b      	ldr	r3, [r7, #32]
  401d88:	3301      	adds	r3, #1
  401d8a:	623b      	str	r3, [r7, #32]
  401d8c:	6a3b      	ldr	r3, [r7, #32]
  401d8e:	f1b3 3fff 	cmp.w	r3, #4294967295
  401d92:	d103      	bne.n	401d9c <freertos_twi_read_packet_async+0x18c>
							return_value = ERR_TIMEOUT;
  401d94:	23fd      	movs	r3, #253	; 0xfd
  401d96:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
							break;
  401d9a:	e00f      	b.n	401dbc <freertos_twi_read_packet_async+0x1ac>
						}
						continue;
  401d9c:	e00b      	b.n	401db6 <freertos_twi_read_packet_async+0x1a6>
					}
					*buffer++ = twi_base->TWI_RHR;
  401d9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401da0:	1c5a      	adds	r2, r3, #1
  401da2:	627a      	str	r2, [r7, #36]	; 0x24
  401da4:	69fa      	ldr	r2, [r7, #28]
  401da6:	6b12      	ldr	r2, [r2, #48]	; 0x30
  401da8:	b2d2      	uxtb	r2, r2
  401daa:	701a      	strb	r2, [r3, #0]
					cnt--;
  401dac:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401dae:	3b01      	subs	r3, #1
  401db0:	62bb      	str	r3, [r7, #40]	; 0x28
					timeout_counter = 0;
  401db2:	2300      	movs	r3, #0
  401db4:	623b      	str	r3, [r7, #32]
					stop_sent = 1;
				} else {
					twi_base->TWI_CR = TWI_CR_START;
				}

				while (cnt > 0) {
  401db6:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401db8:	2b00      	cmp	r3, #0
  401dba:	d1b3      	bne.n	401d24 <freertos_twi_read_packet_async+0x114>
					*buffer++ = twi_base->TWI_RHR;
					cnt--;
					timeout_counter = 0;
				}

				timeout_counter = 0;
  401dbc:	2300      	movs	r3, #0
  401dbe:	623b      	str	r3, [r7, #32]
				/* Wait for stop to be sent */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  401dc0:	e00a      	b.n	401dd8 <freertos_twi_read_packet_async+0x1c8>
					/* Check timeout condition. */
					if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  401dc2:	6a3b      	ldr	r3, [r7, #32]
  401dc4:	3301      	adds	r3, #1
  401dc6:	623b      	str	r3, [r7, #32]
  401dc8:	6a3b      	ldr	r3, [r7, #32]
  401dca:	f1b3 3fff 	cmp.w	r3, #4294967295
  401dce:	d103      	bne.n	401dd8 <freertos_twi_read_packet_async+0x1c8>
						return_value = ERR_TIMEOUT;
  401dd0:	23fd      	movs	r3, #253	; 0xfd
  401dd2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
						break;
  401dd6:	e005      	b.n	401de4 <freertos_twi_read_packet_async+0x1d4>
					timeout_counter = 0;
				}

				timeout_counter = 0;
				/* Wait for stop to be sent */
				while (!(twi_base->TWI_SR & TWI_SR_TXCOMP)) {
  401dd8:	69fb      	ldr	r3, [r7, #28]
  401dda:	6a1b      	ldr	r3, [r3, #32]
  401ddc:	f003 0301 	and.w	r3, r3, #1
  401de0:	2b00      	cmp	r3, #0
  401de2:	d0ee      	beq.n	401dc2 <freertos_twi_read_packet_async+0x1b2>
						break;
					}
				}
				/* Re-enable interrupts */
				twi_enable_interrupt(
						all_twi_definitions[twi_index].peripheral_base_address,
  401de4:	4a2b      	ldr	r2, [pc, #172]	; (401e94 <freertos_twi_read_packet_async+0x284>)
  401de6:	69bb      	ldr	r3, [r7, #24]
  401de8:	011b      	lsls	r3, r3, #4
  401dea:	4413      	add	r3, r2
  401dec:	681b      	ldr	r3, [r3, #0]
						return_value = ERR_TIMEOUT;
						break;
					}
				}
				/* Re-enable interrupts */
				twi_enable_interrupt(
  401dee:	4618      	mov	r0, r3
  401df0:	f44f 7150 	mov.w	r1, #832	; 0x340
  401df4:	4b2d      	ldr	r3, [pc, #180]	; (401eac <freertos_twi_read_packet_async+0x29c>)
  401df6:	4798      	blx	r3
						all_twi_definitions[twi_index].peripheral_base_address,
						IER_ERROR_INTERRUPTS);
				/* Release semaphores */
				xSemaphoreGive(tx_dma_control[twi_index].peripheral_access_mutex);
  401df8:	4a28      	ldr	r2, [pc, #160]	; (401e9c <freertos_twi_read_packet_async+0x28c>)
  401dfa:	69bb      	ldr	r3, [r7, #24]
  401dfc:	00db      	lsls	r3, r3, #3
  401dfe:	4413      	add	r3, r2
  401e00:	685b      	ldr	r3, [r3, #4]
  401e02:	4618      	mov	r0, r3
  401e04:	2100      	movs	r1, #0
  401e06:	2200      	movs	r2, #0
  401e08:	2300      	movs	r3, #0
  401e0a:	4c29      	ldr	r4, [pc, #164]	; (401eb0 <freertos_twi_read_packet_async+0x2a0>)
  401e0c:	47a0      	blx	r4
  401e0e:	e036      	b.n	401e7e <freertos_twi_read_packet_async+0x26e>
			} else {
				/* Start the PDC reception. */
				twis[twi_index].buffer = p_packet->buffer;
  401e10:	68bb      	ldr	r3, [r7, #8]
  401e12:	6899      	ldr	r1, [r3, #8]
  401e14:	4b27      	ldr	r3, [pc, #156]	; (401eb4 <freertos_twi_read_packet_async+0x2a4>)
  401e16:	69ba      	ldr	r2, [r7, #24]
  401e18:	f843 1032 	str.w	r1, [r3, r2, lsl #3]
				twis[twi_index].length = p_packet->length;
  401e1c:	68bb      	ldr	r3, [r7, #8]
  401e1e:	68da      	ldr	r2, [r3, #12]
  401e20:	4924      	ldr	r1, [pc, #144]	; (401eb4 <freertos_twi_read_packet_async+0x2a4>)
  401e22:	69bb      	ldr	r3, [r7, #24]
  401e24:	00db      	lsls	r3, r3, #3
  401e26:	440b      	add	r3, r1
  401e28:	605a      	str	r2, [r3, #4]
				freertos_start_pdc_rx(&(rx_dma_control[twi_index]),
  401e2a:	69bb      	ldr	r3, [r7, #24]
  401e2c:	00da      	lsls	r2, r3, #3
  401e2e:	4b22      	ldr	r3, [pc, #136]	; (401eb8 <freertos_twi_read_packet_async+0x2a8>)
  401e30:	18d0      	adds	r0, r2, r3
  401e32:	68bb      	ldr	r3, [r7, #8]
  401e34:	6899      	ldr	r1, [r3, #8]
  401e36:	68bb      	ldr	r3, [r7, #8]
  401e38:	68db      	ldr	r3, [r3, #12]
  401e3a:	1e9a      	subs	r2, r3, #2
  401e3c:	4c15      	ldr	r4, [pc, #84]	; (401e94 <freertos_twi_read_packet_async+0x284>)
  401e3e:	69bb      	ldr	r3, [r7, #24]
  401e40:	011b      	lsls	r3, r3, #4
  401e42:	4423      	add	r3, r4
  401e44:	685b      	ldr	r3, [r3, #4]
  401e46:	683c      	ldr	r4, [r7, #0]
  401e48:	9400      	str	r4, [sp, #0]
  401e4a:	2400      	movs	r4, #0
  401e4c:	9401      	str	r4, [sp, #4]
  401e4e:	4c1b      	ldr	r4, [pc, #108]	; (401ebc <freertos_twi_read_packet_async+0x2ac>)
  401e50:	47a0      	blx	r4
						p_packet->buffer, (p_packet->length)-2,
						all_twi_definitions[twi_index].pdc_base_address,
						notification_semaphore);

				/* Start the transfer. */
				twi_base->TWI_CR = TWI_CR_START;
  401e52:	69fb      	ldr	r3, [r7, #28]
  401e54:	2201      	movs	r2, #1
  401e56:	601a      	str	r2, [r3, #0]
				/* Catch the end of reception so the access mutex can be returned,
				and the task notified (if it supplied a notification semaphore).
				The interrupt can be enabled here because the ENDRX	signal from the
				PDC to the peripheral will have been de-asserted when the next
				transfer was configured. */
				twi_enable_interrupt(twi_base, TWI_IER_ENDRX);
  401e58:	69f8      	ldr	r0, [r7, #28]
  401e5a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  401e5e:	4b13      	ldr	r3, [pc, #76]	; (401eac <freertos_twi_read_packet_async+0x29c>)
  401e60:	4798      	blx	r3

				return_value = freertos_optionally_wait_transfer_completion(
  401e62:	69bb      	ldr	r3, [r7, #24]
  401e64:	00da      	lsls	r2, r3, #3
  401e66:	4b14      	ldr	r3, [pc, #80]	; (401eb8 <freertos_twi_read_packet_async+0x2a8>)
  401e68:	441a      	add	r2, r3
  401e6a:	687b      	ldr	r3, [r7, #4]
  401e6c:	4610      	mov	r0, r2
  401e6e:	6839      	ldr	r1, [r7, #0]
  401e70:	461a      	mov	r2, r3
  401e72:	4b13      	ldr	r3, [pc, #76]	; (401ec0 <freertos_twi_read_packet_async+0x2b0>)
  401e74:	4798      	blx	r3
  401e76:	4603      	mov	r3, r0
  401e78:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		/* Because the peripheral is half duplex, there is only one access mutex
		and the rx uses the tx mutex. */
		return_value = freertos_obtain_peripheral_access_mutex(
				&(tx_dma_control[twi_index]), &block_time_ticks);

		if (return_value == STATUS_OK) {
  401e7c:	e003      	b.n	401e86 <freertos_twi_read_packet_async+0x276>
  401e7e:	e002      	b.n	401e86 <freertos_twi_read_packet_async+0x276>
						notification_semaphore,
						block_time_ticks);
			}
		}
	} else {
		return_value = ERR_INVALID_ARG;
  401e80:	23f8      	movs	r3, #248	; 0xf8
  401e82:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	}

	return return_value;
  401e86:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
  401e8a:	b25b      	sxtb	r3, r3
}
  401e8c:	4618      	mov	r0, r3
  401e8e:	373c      	adds	r7, #60	; 0x3c
  401e90:	46bd      	mov	sp, r7
  401e92:	bd90      	pop	{r4, r7, pc}
  401e94:	00412228 	.word	0x00412228
  401e98:	0040142d 	.word	0x0040142d
  401e9c:	20000a58 	.word	0x20000a58
  401ea0:	004016f1 	.word	0x004016f1
  401ea4:	00404af1 	.word	0x00404af1
  401ea8:	00404aa1 	.word	0x00404aa1
  401eac:	00404a85 	.word	0x00404a85
  401eb0:	004058d5 	.word	0x004058d5
  401eb4:	20000a68 	.word	0x20000a68
  401eb8:	20000a60 	.word	0x20000a60
  401ebc:	00401761 	.word	0x00401761
  401ec0:	00401801 	.word	0x00401801

00401ec4 <local_twi_handler>:
/*
 * For internal use only.
 * A common TWI interrupt handler that is called for all TWI peripherals.
 */
static void local_twi_handler(const portBASE_TYPE twi_index)
{
  401ec4:	b590      	push	{r4, r7, lr}
  401ec6:	b08b      	sub	sp, #44	; 0x2c
  401ec8:	af00      	add	r7, sp, #0
  401eca:	6078      	str	r0, [r7, #4]
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
  401ecc:	2300      	movs	r3, #0
  401ece:	60bb      	str	r3, [r7, #8]
	uint32_t twi_status;
	Twi *twi_port;
	bool transfer_timeout = false;
  401ed0:	2300      	movs	r3, #0
  401ed2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	twi_port = all_twi_definitions[twi_index].peripheral_base_address;
  401ed6:	4a81      	ldr	r2, [pc, #516]	; (4020dc <local_twi_handler+0x218>)
  401ed8:	687b      	ldr	r3, [r7, #4]
  401eda:	011b      	lsls	r3, r3, #4
  401edc:	4413      	add	r3, r2
  401ede:	681b      	ldr	r3, [r3, #0]
  401ee0:	61bb      	str	r3, [r7, #24]

	twi_status = twi_get_interrupt_status(twi_port);
  401ee2:	69b8      	ldr	r0, [r7, #24]
  401ee4:	4b7e      	ldr	r3, [pc, #504]	; (4020e0 <local_twi_handler+0x21c>)
  401ee6:	4798      	blx	r3
  401ee8:	6178      	str	r0, [r7, #20]
	twi_status &= twi_get_interrupt_mask(twi_port);
  401eea:	69b8      	ldr	r0, [r7, #24]
  401eec:	4b7d      	ldr	r3, [pc, #500]	; (4020e4 <local_twi_handler+0x220>)
  401eee:	4798      	blx	r3
  401ef0:	4603      	mov	r3, r0
  401ef2:	697a      	ldr	r2, [r7, #20]
  401ef4:	4013      	ands	r3, r2
  401ef6:	617b      	str	r3, [r7, #20]

	/* Has the PDC completed a transmission? */
	if ((twi_status & TWI_SR_ENDTX) != 0UL) {
  401ef8:	697b      	ldr	r3, [r7, #20]
  401efa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  401efe:	2b00      	cmp	r3, #0
  401f00:	d076      	beq.n	401ff0 <local_twi_handler+0x12c>
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS);
  401f02:	4a76      	ldr	r2, [pc, #472]	; (4020dc <local_twi_handler+0x218>)
  401f04:	687b      	ldr	r3, [r7, #4]
  401f06:	011b      	lsls	r3, r3, #4
  401f08:	4413      	add	r3, r2
  401f0a:	685b      	ldr	r3, [r3, #4]
  401f0c:	4618      	mov	r0, r3
  401f0e:	f44f 7100 	mov.w	r1, #512	; 0x200
  401f12:	4b75      	ldr	r3, [pc, #468]	; (4020e8 <local_twi_handler+0x224>)
  401f14:	4798      	blx	r3
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
  401f16:	69b8      	ldr	r0, [r7, #24]
  401f18:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  401f1c:	4b73      	ldr	r3, [pc, #460]	; (4020ec <local_twi_handler+0x228>)
  401f1e:	4798      	blx	r3

		uint8_t status;
		uint32_t timeout_counter = 0;
  401f20:	2300      	movs	r3, #0
  401f22:	623b      	str	r3, [r7, #32]

		/* Wait for TX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  401f24:	69bb      	ldr	r3, [r7, #24]
  401f26:	6a1b      	ldr	r3, [r3, #32]
  401f28:	74fb      	strb	r3, [r7, #19]
			if (status & TWI_SR_TXRDY) {
  401f2a:	7cfb      	ldrb	r3, [r7, #19]
  401f2c:	f003 0304 	and.w	r3, r3, #4
  401f30:	2b00      	cmp	r3, #0
  401f32:	d000      	beq.n	401f36 <local_twi_handler+0x72>
				break;
  401f34:	e00b      	b.n	401f4e <local_twi_handler+0x8a>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  401f36:	6a3b      	ldr	r3, [r7, #32]
  401f38:	3301      	adds	r3, #1
  401f3a:	623b      	str	r3, [r7, #32]
  401f3c:	6a3b      	ldr	r3, [r7, #32]
  401f3e:	f1b3 3fff 	cmp.w	r3, #4294967295
  401f42:	d103      	bne.n	401f4c <local_twi_handler+0x88>
				transfer_timeout = true;
  401f44:	2301      	movs	r3, #1
  401f46:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				break;
  401f4a:	e000      	b.n	401f4e <local_twi_handler+0x8a>
			}
		}
  401f4c:	e7ea      	b.n	401f24 <local_twi_handler+0x60>
		/* Complete the transfer - stop and last byte */
		twi_port->TWI_CR = TWI_CR_STOP;
  401f4e:	69bb      	ldr	r3, [r7, #24]
  401f50:	2202      	movs	r2, #2
  401f52:	601a      	str	r2, [r3, #0]
		twi_port->TWI_THR = twis[twi_index].buffer[twis[twi_index].length-1];
  401f54:	4b66      	ldr	r3, [pc, #408]	; (4020f0 <local_twi_handler+0x22c>)
  401f56:	687a      	ldr	r2, [r7, #4]
  401f58:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  401f5c:	4964      	ldr	r1, [pc, #400]	; (4020f0 <local_twi_handler+0x22c>)
  401f5e:	687b      	ldr	r3, [r7, #4]
  401f60:	00db      	lsls	r3, r3, #3
  401f62:	440b      	add	r3, r1
  401f64:	685b      	ldr	r3, [r3, #4]
  401f66:	3b01      	subs	r3, #1
  401f68:	4413      	add	r3, r2
  401f6a:	781b      	ldrb	r3, [r3, #0]
  401f6c:	461a      	mov	r2, r3
  401f6e:	69bb      	ldr	r3, [r7, #24]
  401f70:	635a      	str	r2, [r3, #52]	; 0x34

		/* Wait for TX complete flag */
		while (1) {
			status = twi_port->TWI_SR;
  401f72:	69bb      	ldr	r3, [r7, #24]
  401f74:	6a1b      	ldr	r3, [r3, #32]
  401f76:	74fb      	strb	r3, [r7, #19]
			if (status & TWI_SR_TXCOMP) {
  401f78:	7cfb      	ldrb	r3, [r7, #19]
  401f7a:	f003 0301 	and.w	r3, r3, #1
  401f7e:	2b00      	cmp	r3, #0
  401f80:	d000      	beq.n	401f84 <local_twi_handler+0xc0>
				break;
  401f82:	e00b      	b.n	401f9c <local_twi_handler+0xd8>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  401f84:	6a3b      	ldr	r3, [r7, #32]
  401f86:	3301      	adds	r3, #1
  401f88:	623b      	str	r3, [r7, #32]
  401f8a:	6a3b      	ldr	r3, [r7, #32]
  401f8c:	f1b3 3fff 	cmp.w	r3, #4294967295
  401f90:	d103      	bne.n	401f9a <local_twi_handler+0xd6>
				transfer_timeout = true;
  401f92:	2301      	movs	r3, #1
  401f94:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				break;
  401f98:	e000      	b.n	401f9c <local_twi_handler+0xd8>
			}
		}
  401f9a:	e7ea      	b.n	401f72 <local_twi_handler+0xae>
		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  401f9c:	4a55      	ldr	r2, [pc, #340]	; (4020f4 <local_twi_handler+0x230>)
  401f9e:	687b      	ldr	r3, [r7, #4]
  401fa0:	00db      	lsls	r3, r3, #3
  401fa2:	4413      	add	r3, r2
  401fa4:	685b      	ldr	r3, [r3, #4]
  401fa6:	2b00      	cmp	r3, #0
  401fa8:	d00c      	beq.n	401fc4 <local_twi_handler+0x100>
			xSemaphoreGiveFromISR(
  401faa:	4a52      	ldr	r2, [pc, #328]	; (4020f4 <local_twi_handler+0x230>)
  401fac:	687b      	ldr	r3, [r7, #4]
  401fae:	00db      	lsls	r3, r3, #3
  401fb0:	4413      	add	r3, r2
  401fb2:	685a      	ldr	r2, [r3, #4]
  401fb4:	f107 0308 	add.w	r3, r7, #8
  401fb8:	4610      	mov	r0, r2
  401fba:	2100      	movs	r1, #0
  401fbc:	461a      	mov	r2, r3
  401fbe:	2300      	movs	r3, #0
  401fc0:	4c4d      	ldr	r4, [pc, #308]	; (4020f8 <local_twi_handler+0x234>)
  401fc2:	47a0      	blx	r4
					&higher_priority_task_woken);
		}

		/* if the sending task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  401fc4:	6a3b      	ldr	r3, [r7, #32]
  401fc6:	f1b3 3fff 	cmp.w	r3, #4294967295
  401fca:	d011      	beq.n	401ff0 <local_twi_handler+0x12c>
			if (tx_dma_control[twi_index]. transaction_complete_notification_semaphore != NULL) {
  401fcc:	4b49      	ldr	r3, [pc, #292]	; (4020f4 <local_twi_handler+0x230>)
  401fce:	687a      	ldr	r2, [r7, #4]
  401fd0:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
  401fd4:	2b00      	cmp	r3, #0
  401fd6:	d00b      	beq.n	401ff0 <local_twi_handler+0x12c>
				xSemaphoreGiveFromISR(
  401fd8:	4b46      	ldr	r3, [pc, #280]	; (4020f4 <local_twi_handler+0x230>)
  401fda:	687a      	ldr	r2, [r7, #4]
  401fdc:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  401fe0:	f107 0308 	add.w	r3, r7, #8
  401fe4:	4610      	mov	r0, r2
  401fe6:	2100      	movs	r1, #0
  401fe8:	461a      	mov	r2, r3
  401fea:	2300      	movs	r3, #0
  401fec:	4c42      	ldr	r4, [pc, #264]	; (4020f8 <local_twi_handler+0x234>)
  401fee:	47a0      	blx	r4
			}
		}
	}

	/* Has the PDC completed a reception? */
	if ((twi_status & TWI_SR_ENDRX) != 0UL) {
  401ff0:	697b      	ldr	r3, [r7, #20]
  401ff2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
  401ff6:	2b00      	cmp	r3, #0
  401ff8:	f000 80aa 	beq.w	402150 <local_twi_handler+0x28c>
		uint32_t timeout_counter = 0;
  401ffc:	2300      	movs	r3, #0
  401ffe:	61fb      	str	r3, [r7, #28]
		uint32_t status;
		/* Must handle the two last bytes */
		/* Disable PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_RXTDIS);
  402000:	4a36      	ldr	r2, [pc, #216]	; (4020dc <local_twi_handler+0x218>)
  402002:	687b      	ldr	r3, [r7, #4]
  402004:	011b      	lsls	r3, r3, #4
  402006:	4413      	add	r3, r2
  402008:	685b      	ldr	r3, [r3, #4]
  40200a:	4618      	mov	r0, r3
  40200c:	2102      	movs	r1, #2
  40200e:	4b36      	ldr	r3, [pc, #216]	; (4020e8 <local_twi_handler+0x224>)
  402010:	4798      	blx	r3

		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
  402012:	69b8      	ldr	r0, [r7, #24]
  402014:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  402018:	4b34      	ldr	r3, [pc, #208]	; (4020ec <local_twi_handler+0x228>)
  40201a:	4798      	blx	r3

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  40201c:	69bb      	ldr	r3, [r7, #24]
  40201e:	6a1b      	ldr	r3, [r3, #32]
  402020:	60fb      	str	r3, [r7, #12]
			if (status & TWI_SR_RXRDY) {
  402022:	68fb      	ldr	r3, [r7, #12]
  402024:	f003 0302 	and.w	r3, r3, #2
  402028:	2b00      	cmp	r3, #0
  40202a:	d000      	beq.n	40202e <local_twi_handler+0x16a>
				break;
  40202c:	e008      	b.n	402040 <local_twi_handler+0x17c>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  40202e:	69fb      	ldr	r3, [r7, #28]
  402030:	3301      	adds	r3, #1
  402032:	61fb      	str	r3, [r7, #28]
  402034:	69fb      	ldr	r3, [r7, #28]
  402036:	f1b3 3fff 	cmp.w	r3, #4294967295
  40203a:	d100      	bne.n	40203e <local_twi_handler+0x17a>
				break;
  40203c:	e000      	b.n	402040 <local_twi_handler+0x17c>
			}
		}
  40203e:	e7ed      	b.n	40201c <local_twi_handler+0x158>
		/* Complete the transfer. */
		twi_port->TWI_CR = TWI_CR_STOP;
  402040:	69bb      	ldr	r3, [r7, #24]
  402042:	2202      	movs	r2, #2
  402044:	601a      	str	r2, [r3, #0]
		/* Read second last data */
		twis[twi_index].buffer[(twis[twi_index].length)-2] = twi_port->TWI_RHR;
  402046:	4b2a      	ldr	r3, [pc, #168]	; (4020f0 <local_twi_handler+0x22c>)
  402048:	687a      	ldr	r2, [r7, #4]
  40204a:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  40204e:	4928      	ldr	r1, [pc, #160]	; (4020f0 <local_twi_handler+0x22c>)
  402050:	687b      	ldr	r3, [r7, #4]
  402052:	00db      	lsls	r3, r3, #3
  402054:	440b      	add	r3, r1
  402056:	685b      	ldr	r3, [r3, #4]
  402058:	3b02      	subs	r3, #2
  40205a:	4413      	add	r3, r2
  40205c:	69ba      	ldr	r2, [r7, #24]
  40205e:	6b12      	ldr	r2, [r2, #48]	; 0x30
  402060:	b2d2      	uxtb	r2, r2
  402062:	701a      	strb	r2, [r3, #0]

		/* Wait for RX ready flag */
		while (1) {
			status = twi_port->TWI_SR;
  402064:	69bb      	ldr	r3, [r7, #24]
  402066:	6a1b      	ldr	r3, [r3, #32]
  402068:	60fb      	str	r3, [r7, #12]
			if (status & TWI_SR_RXRDY) {
  40206a:	68fb      	ldr	r3, [r7, #12]
  40206c:	f003 0302 	and.w	r3, r3, #2
  402070:	2b00      	cmp	r3, #0
  402072:	d000      	beq.n	402076 <local_twi_handler+0x1b2>
				break;
  402074:	e008      	b.n	402088 <local_twi_handler+0x1c4>
			}
			/* Check timeout condition. */
			if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  402076:	69fb      	ldr	r3, [r7, #28]
  402078:	3301      	adds	r3, #1
  40207a:	61fb      	str	r3, [r7, #28]
  40207c:	69fb      	ldr	r3, [r7, #28]
  40207e:	f1b3 3fff 	cmp.w	r3, #4294967295
  402082:	d100      	bne.n	402086 <local_twi_handler+0x1c2>
				break;
  402084:	e000      	b.n	402088 <local_twi_handler+0x1c4>
			}
		}
  402086:	e7ed      	b.n	402064 <local_twi_handler+0x1a0>

		if (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  402088:	69fb      	ldr	r3, [r7, #28]
  40208a:	f1b3 3fff 	cmp.w	r3, #4294967295
  40208e:	d035      	beq.n	4020fc <local_twi_handler+0x238>
			/* Read last data */
			twis[twi_index].buffer[(twis[twi_index].length)-1] = twi_port->TWI_RHR;
  402090:	4b17      	ldr	r3, [pc, #92]	; (4020f0 <local_twi_handler+0x22c>)
  402092:	687a      	ldr	r2, [r7, #4]
  402094:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  402098:	4915      	ldr	r1, [pc, #84]	; (4020f0 <local_twi_handler+0x22c>)
  40209a:	687b      	ldr	r3, [r7, #4]
  40209c:	00db      	lsls	r3, r3, #3
  40209e:	440b      	add	r3, r1
  4020a0:	685b      	ldr	r3, [r3, #4]
  4020a2:	3b01      	subs	r3, #1
  4020a4:	4413      	add	r3, r2
  4020a6:	69ba      	ldr	r2, [r7, #24]
  4020a8:	6b12      	ldr	r2, [r2, #48]	; 0x30
  4020aa:	b2d2      	uxtb	r2, r2
  4020ac:	701a      	strb	r2, [r3, #0]
			timeout_counter = 0;
  4020ae:	2300      	movs	r3, #0
  4020b0:	61fb      	str	r3, [r7, #28]
			/* Wait for TX complete flag before releasing semaphore */
			while (1) {
				status = twi_port->TWI_SR;
  4020b2:	69bb      	ldr	r3, [r7, #24]
  4020b4:	6a1b      	ldr	r3, [r3, #32]
  4020b6:	60fb      	str	r3, [r7, #12]
				if (status & TWI_SR_TXCOMP) {
  4020b8:	68fb      	ldr	r3, [r7, #12]
  4020ba:	f003 0301 	and.w	r3, r3, #1
  4020be:	2b00      	cmp	r3, #0
  4020c0:	d000      	beq.n	4020c4 <local_twi_handler+0x200>
					break;
  4020c2:	e01b      	b.n	4020fc <local_twi_handler+0x238>
				}
				/* Check timeout condition. */
				if (++timeout_counter >= TWI_TIMEOUT_COUNTER) {
  4020c4:	69fb      	ldr	r3, [r7, #28]
  4020c6:	3301      	adds	r3, #1
  4020c8:	61fb      	str	r3, [r7, #28]
  4020ca:	69fb      	ldr	r3, [r7, #28]
  4020cc:	f1b3 3fff 	cmp.w	r3, #4294967295
  4020d0:	d103      	bne.n	4020da <local_twi_handler+0x216>
					transfer_timeout = true;
  4020d2:	2301      	movs	r3, #1
  4020d4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
					break;
  4020d8:	e010      	b.n	4020fc <local_twi_handler+0x238>
				}
			}
  4020da:	e7ea      	b.n	4020b2 <local_twi_handler+0x1ee>
  4020dc:	00412228 	.word	0x00412228
  4020e0:	00404ac1 	.word	0x00404ac1
  4020e4:	00404ad9 	.word	0x00404ad9
  4020e8:	00403bb5 	.word	0x00403bb5
  4020ec:	00404aa1 	.word	0x00404aa1
  4020f0:	20000a68 	.word	0x20000a68
  4020f4:	20000a58 	.word	0x20000a58
  4020f8:	00405a45 	.word	0x00405a45
		}

		/* If the driver is supporting multi-threading, then return the access
		mutex.  NOTE: As the peripheral is half duplex there is only one
		access mutex, and the reception uses the tx access muted. */
		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  4020fc:	4a35      	ldr	r2, [pc, #212]	; (4021d4 <local_twi_handler+0x310>)
  4020fe:	687b      	ldr	r3, [r7, #4]
  402100:	00db      	lsls	r3, r3, #3
  402102:	4413      	add	r3, r2
  402104:	685b      	ldr	r3, [r3, #4]
  402106:	2b00      	cmp	r3, #0
  402108:	d00c      	beq.n	402124 <local_twi_handler+0x260>
			xSemaphoreGiveFromISR(
  40210a:	4a32      	ldr	r2, [pc, #200]	; (4021d4 <local_twi_handler+0x310>)
  40210c:	687b      	ldr	r3, [r7, #4]
  40210e:	00db      	lsls	r3, r3, #3
  402110:	4413      	add	r3, r2
  402112:	685a      	ldr	r2, [r3, #4]
  402114:	f107 0308 	add.w	r3, r7, #8
  402118:	4610      	mov	r0, r2
  40211a:	2100      	movs	r1, #0
  40211c:	461a      	mov	r2, r3
  40211e:	2300      	movs	r3, #0
  402120:	4c2d      	ldr	r4, [pc, #180]	; (4021d8 <local_twi_handler+0x314>)
  402122:	47a0      	blx	r4
					&higher_priority_task_woken);
		}

		/* if the receiving task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if  (!(timeout_counter >= TWI_TIMEOUT_COUNTER)) {
  402124:	69fb      	ldr	r3, [r7, #28]
  402126:	f1b3 3fff 	cmp.w	r3, #4294967295
  40212a:	d011      	beq.n	402150 <local_twi_handler+0x28c>
			if (rx_dma_control[twi_index].transaction_complete_notification_semaphore != NULL) {
  40212c:	4b2b      	ldr	r3, [pc, #172]	; (4021dc <local_twi_handler+0x318>)
  40212e:	687a      	ldr	r2, [r7, #4]
  402130:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
  402134:	2b00      	cmp	r3, #0
  402136:	d00b      	beq.n	402150 <local_twi_handler+0x28c>
				xSemaphoreGiveFromISR(
  402138:	4b28      	ldr	r3, [pc, #160]	; (4021dc <local_twi_handler+0x318>)
  40213a:	687a      	ldr	r2, [r7, #4]
  40213c:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  402140:	f107 0308 	add.w	r3, r7, #8
  402144:	4610      	mov	r0, r2
  402146:	2100      	movs	r1, #0
  402148:	461a      	mov	r2, r3
  40214a:	2300      	movs	r3, #0
  40214c:	4c22      	ldr	r4, [pc, #136]	; (4021d8 <local_twi_handler+0x314>)
  40214e:	47a0      	blx	r4
						&higher_priority_task_woken);
			}
		}
	}

	if (((twi_status & SR_ERROR_INTERRUPTS) != 0) || (transfer_timeout == true)) {
  402150:	697b      	ldr	r3, [r7, #20]
  402152:	f403 7350 	and.w	r3, r3, #832	; 0x340
  402156:	2b00      	cmp	r3, #0
  402158:	d103      	bne.n	402162 <local_twi_handler+0x29e>
  40215a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
  40215e:	2b00      	cmp	r3, #0
  402160:	d02f      	beq.n	4021c2 <local_twi_handler+0x2fe>
		Stop the transmission, disable interrupts used by the peripheral, and
		ensure the peripheral access mutex is made available to tasks.  As this
		peripheral is half duplex, only the Tx peripheral access mutex exits.*/

		/* Stop the PDC */
		pdc_disable_transfer(all_twi_definitions[twi_index].pdc_base_address, PERIPH_PTCR_TXTDIS | PERIPH_PTCR_RXTDIS);
  402162:	4a1f      	ldr	r2, [pc, #124]	; (4021e0 <local_twi_handler+0x31c>)
  402164:	687b      	ldr	r3, [r7, #4]
  402166:	011b      	lsls	r3, r3, #4
  402168:	4413      	add	r3, r2
  40216a:	685b      	ldr	r3, [r3, #4]
  40216c:	4618      	mov	r0, r3
  40216e:	f240 2102 	movw	r1, #514	; 0x202
  402172:	4b1c      	ldr	r3, [pc, #112]	; (4021e4 <local_twi_handler+0x320>)
  402174:	4798      	blx	r3

		if (!(twi_status & TWI_SR_NACK)) {
  402176:	697b      	ldr	r3, [r7, #20]
  402178:	f403 7380 	and.w	r3, r3, #256	; 0x100
  40217c:	2b00      	cmp	r3, #0
  40217e:	d102      	bne.n	402186 <local_twi_handler+0x2c2>
			/* Do not send stop if NACK received. Handled by hardware */
			twi_port->TWI_CR = TWI_CR_STOP;
  402180:	69bb      	ldr	r3, [r7, #24]
  402182:	2202      	movs	r2, #2
  402184:	601a      	str	r2, [r3, #0]
		}
		twi_disable_interrupt(twi_port, TWI_IDR_ENDTX);
  402186:	69b8      	ldr	r0, [r7, #24]
  402188:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  40218c:	4b16      	ldr	r3, [pc, #88]	; (4021e8 <local_twi_handler+0x324>)
  40218e:	4798      	blx	r3
		twi_disable_interrupt(twi_port, TWI_IDR_ENDRX);
  402190:	69b8      	ldr	r0, [r7, #24]
  402192:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  402196:	4b14      	ldr	r3, [pc, #80]	; (4021e8 <local_twi_handler+0x324>)
  402198:	4798      	blx	r3

		if (tx_dma_control[twi_index].peripheral_access_mutex != NULL) {
  40219a:	4a0e      	ldr	r2, [pc, #56]	; (4021d4 <local_twi_handler+0x310>)
  40219c:	687b      	ldr	r3, [r7, #4]
  40219e:	00db      	lsls	r3, r3, #3
  4021a0:	4413      	add	r3, r2
  4021a2:	685b      	ldr	r3, [r3, #4]
  4021a4:	2b00      	cmp	r3, #0
  4021a6:	d00c      	beq.n	4021c2 <local_twi_handler+0x2fe>
			xSemaphoreGiveFromISR(
  4021a8:	4a0a      	ldr	r2, [pc, #40]	; (4021d4 <local_twi_handler+0x310>)
  4021aa:	687b      	ldr	r3, [r7, #4]
  4021ac:	00db      	lsls	r3, r3, #3
  4021ae:	4413      	add	r3, r2
  4021b0:	685a      	ldr	r2, [r3, #4]
  4021b2:	f107 0308 	add.w	r3, r7, #8
  4021b6:	4610      	mov	r0, r2
  4021b8:	2100      	movs	r1, #0
  4021ba:	461a      	mov	r2, r3
  4021bc:	2300      	movs	r3, #0
  4021be:	4c06      	ldr	r4, [pc, #24]	; (4021d8 <local_twi_handler+0x314>)
  4021c0:	47a0      	blx	r4
	has a priority equal to or higher than the currently running task (the task
	this ISR interrupted), then higher_priority_task_woken will have
	automatically been set to pdTRUE within the semaphore function.
	portEND_SWITCHING_ISR() will then ensure that this ISR returns directly to
	the higher priority unblocked task. */
	portEND_SWITCHING_ISR(higher_priority_task_woken);
  4021c2:	68bb      	ldr	r3, [r7, #8]
  4021c4:	2b00      	cmp	r3, #0
  4021c6:	d001      	beq.n	4021cc <local_twi_handler+0x308>
  4021c8:	4b08      	ldr	r3, [pc, #32]	; (4021ec <local_twi_handler+0x328>)
  4021ca:	4798      	blx	r3
}
  4021cc:	372c      	adds	r7, #44	; 0x2c
  4021ce:	46bd      	mov	sp, r7
  4021d0:	bd90      	pop	{r4, r7, pc}
  4021d2:	bf00      	nop
  4021d4:	20000a58 	.word	0x20000a58
  4021d8:	00405a45 	.word	0x00405a45
  4021dc:	20000a60 	.word	0x20000a60
  4021e0:	00412228 	.word	0x00412228
  4021e4:	00403bb5 	.word	0x00403bb5
  4021e8:	00404aa1 	.word	0x00404aa1
  4021ec:	004052e1 	.word	0x004052e1

004021f0 <TWI0_Handler>:
#endif /* TWI */

#ifdef TWI0

void TWI0_Handler(void)
{
  4021f0:	b580      	push	{r7, lr}
  4021f2:	af00      	add	r7, sp, #0
	local_twi_handler(0);
  4021f4:	2000      	movs	r0, #0
  4021f6:	4b01      	ldr	r3, [pc, #4]	; (4021fc <TWI0_Handler+0xc>)
  4021f8:	4798      	blx	r3
}
  4021fa:	bd80      	pop	{r7, pc}
  4021fc:	00401ec5 	.word	0x00401ec5

00402200 <TWI1_Handler>:
#endif

#ifdef TWI1

void TWI1_Handler(void)
{
  402200:	b580      	push	{r7, lr}
  402202:	af00      	add	r7, sp, #0
	local_twi_handler(1);
  402204:	2001      	movs	r0, #1
  402206:	4b01      	ldr	r3, [pc, #4]	; (40220c <TWI1_Handler+0xc>)
  402208:	4798      	blx	r3
}
  40220a:	bd80      	pop	{r7, pc}
  40220c:	00401ec5 	.word	0x00401ec5

00402210 <freertos_uart_serial_init>:
 *     the initialisation fails then NULL is returned.
 */
freertos_uart_if freertos_uart_serial_init(Uart *p_uart,
		const sam_uart_opt_t *const uart_parameters,
		const freertos_peripheral_options_t *const freertos_driver_parameters)
{
  402210:	b580      	push	{r7, lr}
  402212:	b088      	sub	sp, #32
  402214:	af00      	add	r7, sp, #0
  402216:	60f8      	str	r0, [r7, #12]
  402218:	60b9      	str	r1, [r7, #8]
  40221a:	607a      	str	r2, [r7, #4]
	portBASE_TYPE uart_index;
	bool is_valid_operating_mode;
	freertos_uart_if return_value;
	const enum peripheral_operation_mode valid_operating_modes[] = {UART_RS232};
  40221c:	2301      	movs	r3, #1
  40221e:	753b      	strb	r3, [r7, #20]

	/* Find the index into the all_uart_definitions array that holds details of
	the p_uart peripheral. */
	uart_index = get_pdc_peripheral_details(all_uart_definitions,
  402220:	489b      	ldr	r0, [pc, #620]	; (402490 <freertos_uart_serial_init+0x280>)
  402222:	2101      	movs	r1, #1
  402224:	68fa      	ldr	r2, [r7, #12]
  402226:	4b9b      	ldr	r3, [pc, #620]	; (402494 <freertos_uart_serial_init+0x284>)
  402228:	4798      	blx	r3
  40222a:	61b8      	str	r0, [r7, #24]
			MAX_UARTS,
			(void *) p_uart);

	/* Check the requested operating mode is valid for the peripheral. */
	is_valid_operating_mode = check_requested_operating_mode(
  40222c:	687b      	ldr	r3, [r7, #4]
  40222e:	7b1a      	ldrb	r2, [r3, #12]
  402230:	f107 0314 	add.w	r3, r7, #20
  402234:	4610      	mov	r0, r2
  402236:	4619      	mov	r1, r3
  402238:	2201      	movs	r2, #1
  40223a:	4b97      	ldr	r3, [pc, #604]	; (402498 <freertos_uart_serial_init+0x288>)
  40223c:	4798      	blx	r3
  40223e:	4603      	mov	r3, r0
  402240:	75fb      	strb	r3, [r7, #23]
			sizeof(valid_operating_modes) /
			sizeof(enum peripheral_operation_mode));

	/* Don't do anything unless a valid p_uart pointer was used, and a valid
	operating mode was requested. */
	if ((uart_index < MAX_UARTS) && (is_valid_operating_mode == true)) {
  402242:	69bb      	ldr	r3, [r7, #24]
  402244:	2b00      	cmp	r3, #0
  402246:	f300 811b 	bgt.w	402480 <freertos_uart_serial_init+0x270>
  40224a:	7dfb      	ldrb	r3, [r7, #23]
  40224c:	2b00      	cmp	r3, #0
  40224e:	f000 8117 	beq.w	402480 <freertos_uart_serial_init+0x270>
		/* This function must be called exactly once per supported UART.  Check it
		has not been called	before. */
		configASSERT(rx_buffer_definitions[uart_index].next_byte_to_read == NULL);
  402252:	4992      	ldr	r1, [pc, #584]	; (40249c <freertos_uart_serial_init+0x28c>)
  402254:	69ba      	ldr	r2, [r7, #24]
  402256:	4613      	mov	r3, r2
  402258:	00db      	lsls	r3, r3, #3
  40225a:	1a9b      	subs	r3, r3, r2
  40225c:	009b      	lsls	r3, r3, #2
  40225e:	440b      	add	r3, r1
  402260:	3318      	adds	r3, #24
  402262:	681b      	ldr	r3, [r3, #0]
  402264:	2b00      	cmp	r3, #0
  402266:	d003      	beq.n	402270 <freertos_uart_serial_init+0x60>
  402268:	4b8d      	ldr	r3, [pc, #564]	; (4024a0 <freertos_uart_serial_init+0x290>)
  40226a:	4798      	blx	r3
  40226c:	bf00      	nop
  40226e:	e7fd      	b.n	40226c <freertos_uart_serial_init+0x5c>

		/* Disable everything before enabling the clock. */
		uart_disable_tx(p_uart);
  402270:	68f8      	ldr	r0, [r7, #12]
  402272:	4b8c      	ldr	r3, [pc, #560]	; (4024a4 <freertos_uart_serial_init+0x294>)
  402274:	4798      	blx	r3
		uart_disable_rx(p_uart);
  402276:	68f8      	ldr	r0, [r7, #12]
  402278:	4b8b      	ldr	r3, [pc, #556]	; (4024a8 <freertos_uart_serial_init+0x298>)
  40227a:	4798      	blx	r3
		pdc_disable_transfer(all_uart_definitions[uart_index].pdc_base_address,
  40227c:	4a84      	ldr	r2, [pc, #528]	; (402490 <freertos_uart_serial_init+0x280>)
  40227e:	69bb      	ldr	r3, [r7, #24]
  402280:	011b      	lsls	r3, r3, #4
  402282:	4413      	add	r3, r2
  402284:	685b      	ldr	r3, [r3, #4]
  402286:	4618      	mov	r0, r3
  402288:	f240 2102 	movw	r1, #514	; 0x202
  40228c:	4b87      	ldr	r3, [pc, #540]	; (4024ac <freertos_uart_serial_init+0x29c>)
  40228e:	4798      	blx	r3
				(PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS));

		/* Enable the peripheral clock in the PMC. */
		pmc_enable_periph_clk(
  402290:	4a7f      	ldr	r2, [pc, #508]	; (402490 <freertos_uart_serial_init+0x280>)
  402292:	69bb      	ldr	r3, [r7, #24]
  402294:	011b      	lsls	r3, r3, #4
  402296:	4413      	add	r3, r2
  402298:	3308      	adds	r3, #8
  40229a:	681b      	ldr	r3, [r3, #0]
  40229c:	4618      	mov	r0, r3
  40229e:	4b84      	ldr	r3, [pc, #528]	; (4024b0 <freertos_uart_serial_init+0x2a0>)
  4022a0:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_id);

		switch (freertos_driver_parameters->operation_mode) {
  4022a2:	687b      	ldr	r3, [r7, #4]
  4022a4:	7b1b      	ldrb	r3, [r3, #12]
  4022a6:	2b01      	cmp	r3, #1
  4022a8:	d000      	beq.n	4022ac <freertos_uart_serial_init+0x9c>
			uart_init(p_uart, uart_parameters);
			break;

		default:
			/* Other modes are not currently supported. */
			break;
  4022aa:	e004      	b.n	4022b6 <freertos_uart_serial_init+0xa6>
				all_uart_definitions[uart_index].peripheral_id);

		switch (freertos_driver_parameters->operation_mode) {
		case UART_RS232:
			/* Call the standard ASF init function. */
			uart_init(p_uart, uart_parameters);
  4022ac:	68f8      	ldr	r0, [r7, #12]
  4022ae:	68b9      	ldr	r1, [r7, #8]
  4022b0:	4b80      	ldr	r3, [pc, #512]	; (4024b4 <freertos_uart_serial_init+0x2a4>)
  4022b2:	4798      	blx	r3
			break;
  4022b4:	bf00      	nop
			/* Other modes are not currently supported. */
			break;
		}

		/* Disable all the interrupts. */
		uart_disable_interrupt(p_uart, MASK_ALL_INTERRUPTS);
  4022b6:	68f8      	ldr	r0, [r7, #12]
  4022b8:	f04f 31ff 	mov.w	r1, #4294967295
  4022bc:	4b7e      	ldr	r3, [pc, #504]	; (4024b8 <freertos_uart_serial_init+0x2a8>)
  4022be:	4798      	blx	r3

		/* Create any required peripheral access mutexes and transaction complete
		semaphores.  This peripheral is full duplex so only the Tx semaphores
		are created in the following function.  The the Rx semaphores are
		created	separately. */
		create_peripheral_control_semaphores(
  4022c0:	687b      	ldr	r3, [r7, #4]
  4022c2:	7b5a      	ldrb	r2, [r3, #13]
  4022c4:	69bb      	ldr	r3, [r7, #24]
  4022c6:	00d9      	lsls	r1, r3, #3
  4022c8:	4b7c      	ldr	r3, [pc, #496]	; (4024bc <freertos_uart_serial_init+0x2ac>)
  4022ca:	440b      	add	r3, r1
  4022cc:	4610      	mov	r0, r2
  4022ce:	4619      	mov	r1, r3
  4022d0:	2200      	movs	r2, #0
  4022d2:	4b7b      	ldr	r3, [pc, #492]	; (4024c0 <freertos_uart_serial_init+0x2b0>)
  4022d4:	4798      	blx	r3
				freertos_driver_parameters->options_flags,
				&(tx_dma_control[uart_index]),
				NULL /* The rx structures are not created in this function. */);

		/* Is the driver also going to receive? */
		if (freertos_driver_parameters->receive_buffer != NULL) {
  4022d6:	687b      	ldr	r3, [r7, #4]
  4022d8:	681b      	ldr	r3, [r3, #0]
  4022da:	2b00      	cmp	r3, #0
  4022dc:	f000 80a7 	beq.w	40242e <freertos_uart_serial_init+0x21e>
			capped to that available up to the end of the buffer only.  If this
			semaphore was a binary semaphore, it would then be 'taken' even
			though, unknown to the reading task, unread and therefore available
			data remained at the beginning of the buffer. */
			rx_buffer_definitions[uart_index].rx_event_semaphore =
					xSemaphoreCreateCounting(portMAX_DELAY, 0);
  4022e0:	f04f 30ff 	mov.w	r0, #4294967295
  4022e4:	2100      	movs	r1, #0
  4022e6:	4b77      	ldr	r3, [pc, #476]	; (4024c4 <freertos_uart_serial_init+0x2b4>)
  4022e8:	4798      	blx	r3
  4022ea:	4601      	mov	r1, r0
			and the end of the buffer, the actual amount returned will be
			capped to that available up to the end of the buffer only.  If this
			semaphore was a binary semaphore, it would then be 'taken' even
			though, unknown to the reading task, unread and therefore available
			data remained at the beginning of the buffer. */
			rx_buffer_definitions[uart_index].rx_event_semaphore =
  4022ec:	486b      	ldr	r0, [pc, #428]	; (40249c <freertos_uart_serial_init+0x28c>)
  4022ee:	69ba      	ldr	r2, [r7, #24]
  4022f0:	4613      	mov	r3, r2
  4022f2:	00db      	lsls	r3, r3, #3
  4022f4:	1a9b      	subs	r3, r3, r2
  4022f6:	009b      	lsls	r3, r3, #2
  4022f8:	4403      	add	r3, r0
  4022fa:	3310      	adds	r3, #16
  4022fc:	6019      	str	r1, [r3, #0]
					xSemaphoreCreateCounting(portMAX_DELAY, 0);
			configASSERT(rx_buffer_definitions[uart_index].rx_event_semaphore);
  4022fe:	4967      	ldr	r1, [pc, #412]	; (40249c <freertos_uart_serial_init+0x28c>)
  402300:	69ba      	ldr	r2, [r7, #24]
  402302:	4613      	mov	r3, r2
  402304:	00db      	lsls	r3, r3, #3
  402306:	1a9b      	subs	r3, r3, r2
  402308:	009b      	lsls	r3, r3, #2
  40230a:	440b      	add	r3, r1
  40230c:	3310      	adds	r3, #16
  40230e:	681b      	ldr	r3, [r3, #0]
  402310:	2b00      	cmp	r3, #0
  402312:	d103      	bne.n	40231c <freertos_uart_serial_init+0x10c>
  402314:	4b62      	ldr	r3, [pc, #392]	; (4024a0 <freertos_uart_serial_init+0x290>)
  402316:	4798      	blx	r3
  402318:	bf00      	nop
  40231a:	e7fd      	b.n	402318 <freertos_uart_serial_init+0x108>

			/* The receive buffer is currently empty, so the DMA has control
			over the entire buffer. */
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr =
					(uint32_t)freertos_driver_parameters->receive_buffer;
  40231c:	687b      	ldr	r3, [r7, #4]
  40231e:	681b      	ldr	r3, [r3, #0]
  402320:	4619      	mov	r1, r3
					xSemaphoreCreateCounting(portMAX_DELAY, 0);
			configASSERT(rx_buffer_definitions[uart_index].rx_event_semaphore);

			/* The receive buffer is currently empty, so the DMA has control
			over the entire buffer. */
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr =
  402322:	485e      	ldr	r0, [pc, #376]	; (40249c <freertos_uart_serial_init+0x28c>)
  402324:	69ba      	ldr	r2, [r7, #24]
  402326:	4613      	mov	r3, r2
  402328:	00db      	lsls	r3, r3, #3
  40232a:	1a9b      	subs	r3, r3, r2
  40232c:	009b      	lsls	r3, r3, #2
  40232e:	4403      	add	r3, r0
  402330:	3308      	adds	r3, #8
  402332:	6019      	str	r1, [r3, #0]
					(uint32_t)freertos_driver_parameters->receive_buffer;
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_size =
					freertos_driver_parameters->receive_buffer_size;
  402334:	687b      	ldr	r3, [r7, #4]
  402336:	6859      	ldr	r1, [r3, #4]

			/* The receive buffer is currently empty, so the DMA has control
			over the entire buffer. */
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr =
					(uint32_t)freertos_driver_parameters->receive_buffer;
			rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_size =
  402338:	4858      	ldr	r0, [pc, #352]	; (40249c <freertos_uart_serial_init+0x28c>)
  40233a:	69ba      	ldr	r2, [r7, #24]
  40233c:	4613      	mov	r3, r2
  40233e:	00db      	lsls	r3, r3, #3
  402340:	1a9b      	subs	r3, r3, r2
  402342:	009b      	lsls	r3, r3, #2
  402344:	4403      	add	r3, r0
  402346:	3308      	adds	r3, #8
  402348:	6059      	str	r1, [r3, #4]
					freertos_driver_parameters->receive_buffer_size;
			pdc_rx_init(
  40234a:	4a51      	ldr	r2, [pc, #324]	; (402490 <freertos_uart_serial_init+0x280>)
  40234c:	69bb      	ldr	r3, [r7, #24]
  40234e:	011b      	lsls	r3, r3, #4
  402350:	4413      	add	r3, r2
  402352:	6859      	ldr	r1, [r3, #4]
  402354:	69ba      	ldr	r2, [r7, #24]
  402356:	4613      	mov	r3, r2
  402358:	00db      	lsls	r3, r3, #3
  40235a:	1a9b      	subs	r3, r3, r2
  40235c:	009b      	lsls	r3, r3, #2
  40235e:	f103 0208 	add.w	r2, r3, #8
  402362:	4b4e      	ldr	r3, [pc, #312]	; (40249c <freertos_uart_serial_init+0x28c>)
  402364:	4413      	add	r3, r2
  402366:	4608      	mov	r0, r1
  402368:	4619      	mov	r1, r3
  40236a:	2200      	movs	r2, #0
  40236c:	4b56      	ldr	r3, [pc, #344]	; (4024c8 <freertos_uart_serial_init+0x2b8>)
  40236e:	4798      	blx	r3
					NULL);

			/* Set the next byte to read to the start of the buffer as no data
			has yet been read. */
			rx_buffer_definitions[uart_index].next_byte_to_read =
					freertos_driver_parameters->receive_buffer;
  402370:	687b      	ldr	r3, [r7, #4]
  402372:	6819      	ldr	r1, [r3, #0]
					&(rx_buffer_definitions[uart_index].rx_pdc_parameters),
					NULL);

			/* Set the next byte to read to the start of the buffer as no data
			has yet been read. */
			rx_buffer_definitions[uart_index].next_byte_to_read =
  402374:	4849      	ldr	r0, [pc, #292]	; (40249c <freertos_uart_serial_init+0x28c>)
  402376:	69ba      	ldr	r2, [r7, #24]
  402378:	4613      	mov	r3, r2
  40237a:	00db      	lsls	r3, r3, #3
  40237c:	1a9b      	subs	r3, r3, r2
  40237e:	009b      	lsls	r3, r3, #2
  402380:	4403      	add	r3, r0
  402382:	3318      	adds	r3, #24
  402384:	6019      	str	r1, [r3, #0]
					freertos_driver_parameters->receive_buffer;

			/* Remember the limits of entire buffer. */
			rx_buffer_definitions[uart_index].rx_buffer_start_address =
					rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr;
  402386:	4945      	ldr	r1, [pc, #276]	; (40249c <freertos_uart_serial_init+0x28c>)
  402388:	69ba      	ldr	r2, [r7, #24]
  40238a:	4613      	mov	r3, r2
  40238c:	00db      	lsls	r3, r3, #3
  40238e:	1a9b      	subs	r3, r3, r2
  402390:	009b      	lsls	r3, r3, #2
  402392:	440b      	add	r3, r1
  402394:	3308      	adds	r3, #8
  402396:	6819      	ldr	r1, [r3, #0]
			has yet been read. */
			rx_buffer_definitions[uart_index].next_byte_to_read =
					freertos_driver_parameters->receive_buffer;

			/* Remember the limits of entire buffer. */
			rx_buffer_definitions[uart_index].rx_buffer_start_address =
  402398:	4840      	ldr	r0, [pc, #256]	; (40249c <freertos_uart_serial_init+0x28c>)
  40239a:	69ba      	ldr	r2, [r7, #24]
  40239c:	4613      	mov	r3, r2
  40239e:	00db      	lsls	r3, r3, #3
  4023a0:	1a9b      	subs	r3, r3, r2
  4023a2:	009b      	lsls	r3, r3, #2
  4023a4:	4403      	add	r3, r0
  4023a6:	6019      	str	r1, [r3, #0]
					rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr;
			rx_buffer_definitions[uart_index].past_rx_buffer_end_address =
					rx_buffer_definitions[uart_index].rx_buffer_start_address +
  4023a8:	493c      	ldr	r1, [pc, #240]	; (40249c <freertos_uart_serial_init+0x28c>)
  4023aa:	69ba      	ldr	r2, [r7, #24]
  4023ac:	4613      	mov	r3, r2
  4023ae:	00db      	lsls	r3, r3, #3
  4023b0:	1a9b      	subs	r3, r3, r2
  4023b2:	009b      	lsls	r3, r3, #2
  4023b4:	440b      	add	r3, r1
  4023b6:	681a      	ldr	r2, [r3, #0]
					freertos_driver_parameters->receive_buffer_size;
  4023b8:	687b      	ldr	r3, [r7, #4]
  4023ba:	685b      	ldr	r3, [r3, #4]

			/* Remember the limits of entire buffer. */
			rx_buffer_definitions[uart_index].rx_buffer_start_address =
					rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr;
			rx_buffer_definitions[uart_index].past_rx_buffer_end_address =
					rx_buffer_definitions[uart_index].rx_buffer_start_address +
  4023bc:	18d1      	adds	r1, r2, r3
					freertos_driver_parameters->receive_buffer;

			/* Remember the limits of entire buffer. */
			rx_buffer_definitions[uart_index].rx_buffer_start_address =
					rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_addr;
			rx_buffer_definitions[uart_index].past_rx_buffer_end_address =
  4023be:	4837      	ldr	r0, [pc, #220]	; (40249c <freertos_uart_serial_init+0x28c>)
  4023c0:	69ba      	ldr	r2, [r7, #24]
  4023c2:	4613      	mov	r3, r2
  4023c4:	00db      	lsls	r3, r3, #3
  4023c6:	1a9b      	subs	r3, r3, r2
  4023c8:	009b      	lsls	r3, r3, #2
  4023ca:	4403      	add	r3, r0
  4023cc:	6059      	str	r1, [r3, #4]
					rx_buffer_definitions[uart_index].rx_buffer_start_address +
					freertos_driver_parameters->receive_buffer_size;

			/* If the rx driver is to be thread aware, create an access control
			mutex. */
			if ((freertos_driver_parameters->options_flags &
  4023ce:	687b      	ldr	r3, [r7, #4]
  4023d0:	7b5b      	ldrb	r3, [r3, #13]
  4023d2:	f003 0302 	and.w	r3, r3, #2
  4023d6:	2b00      	cmp	r3, #0
  4023d8:	d01b      	beq.n	402412 <freertos_uart_serial_init+0x202>
					USE_RX_ACCESS_MUTEX) != 0) {
				rx_buffer_definitions[uart_index].rx_access_mutex =
					xSemaphoreCreateMutex();
  4023da:	2001      	movs	r0, #1
  4023dc:	4b3b      	ldr	r3, [pc, #236]	; (4024cc <freertos_uart_serial_init+0x2bc>)
  4023de:	4798      	blx	r3
  4023e0:	4601      	mov	r1, r0

			/* If the rx driver is to be thread aware, create an access control
			mutex. */
			if ((freertos_driver_parameters->options_flags &
					USE_RX_ACCESS_MUTEX) != 0) {
				rx_buffer_definitions[uart_index].rx_access_mutex =
  4023e2:	482e      	ldr	r0, [pc, #184]	; (40249c <freertos_uart_serial_init+0x28c>)
  4023e4:	69ba      	ldr	r2, [r7, #24]
  4023e6:	4613      	mov	r3, r2
  4023e8:	00db      	lsls	r3, r3, #3
  4023ea:	1a9b      	subs	r3, r3, r2
  4023ec:	009b      	lsls	r3, r3, #2
  4023ee:	4403      	add	r3, r0
  4023f0:	3310      	adds	r3, #16
  4023f2:	6059      	str	r1, [r3, #4]
					xSemaphoreCreateMutex();
				configASSERT(rx_buffer_definitions[uart_index].rx_access_mutex);
  4023f4:	4929      	ldr	r1, [pc, #164]	; (40249c <freertos_uart_serial_init+0x28c>)
  4023f6:	69ba      	ldr	r2, [r7, #24]
  4023f8:	4613      	mov	r3, r2
  4023fa:	00db      	lsls	r3, r3, #3
  4023fc:	1a9b      	subs	r3, r3, r2
  4023fe:	009b      	lsls	r3, r3, #2
  402400:	440b      	add	r3, r1
  402402:	3310      	adds	r3, #16
  402404:	685b      	ldr	r3, [r3, #4]
  402406:	2b00      	cmp	r3, #0
  402408:	d103      	bne.n	402412 <freertos_uart_serial_init+0x202>
  40240a:	4b25      	ldr	r3, [pc, #148]	; (4024a0 <freertos_uart_serial_init+0x290>)
  40240c:	4798      	blx	r3
  40240e:	bf00      	nop
  402410:	e7fd      	b.n	40240e <freertos_uart_serial_init+0x1fe>
			}

			/* Catch the DMA running out of Rx space, and gaps in the
			reception.  These events are both used to signal that there is
			data available in the Rx buffer. */
			uart_enable_interrupt(p_uart, UART_IER_ENDRX | UART_IER_RXRDY);
  402412:	68f8      	ldr	r0, [r7, #12]
  402414:	2109      	movs	r1, #9
  402416:	4b2e      	ldr	r3, [pc, #184]	; (4024d0 <freertos_uart_serial_init+0x2c0>)
  402418:	4798      	blx	r3

			/* The Rx DMA is running all the time, so enable it now. */
			pdc_enable_transfer(
  40241a:	4a1d      	ldr	r2, [pc, #116]	; (402490 <freertos_uart_serial_init+0x280>)
  40241c:	69bb      	ldr	r3, [r7, #24]
  40241e:	011b      	lsls	r3, r3, #4
  402420:	4413      	add	r3, r2
  402422:	685b      	ldr	r3, [r3, #4]
  402424:	4618      	mov	r0, r3
  402426:	2101      	movs	r1, #1
  402428:	4b2a      	ldr	r3, [pc, #168]	; (4024d4 <freertos_uart_serial_init+0x2c4>)
  40242a:	4798      	blx	r3
  40242c:	e009      	b.n	402442 <freertos_uart_serial_init+0x232>
		} else {
			/* next_byte_to_read is used to check to see if this function
			has been called before, so it must be set to something, even if
			it is not going to be used.  The value it is set to is not
			important, provided it is not zero (NULL). */
			rx_buffer_definitions[uart_index].next_byte_to_read = RX_NOT_USED;
  40242e:	491b      	ldr	r1, [pc, #108]	; (40249c <freertos_uart_serial_init+0x28c>)
  402430:	69ba      	ldr	r2, [r7, #24]
  402432:	4613      	mov	r3, r2
  402434:	00db      	lsls	r3, r3, #3
  402436:	1a9b      	subs	r3, r3, r2
  402438:	009b      	lsls	r3, r3, #2
  40243a:	440b      	add	r3, r1
  40243c:	3318      	adds	r3, #24
  40243e:	2201      	movs	r2, #1
  402440:	601a      	str	r2, [r3, #0]
		}

		/* Configure and enable the UART interrupt in the interrupt controller. */
		configure_interrupt_controller(all_uart_definitions[uart_index].peripheral_irq,
  402442:	4a13      	ldr	r2, [pc, #76]	; (402490 <freertos_uart_serial_init+0x280>)
  402444:	69bb      	ldr	r3, [r7, #24]
  402446:	011b      	lsls	r3, r3, #4
  402448:	4413      	add	r3, r2
  40244a:	3308      	adds	r3, #8
  40244c:	791a      	ldrb	r2, [r3, #4]
  40244e:	687b      	ldr	r3, [r7, #4]
  402450:	689b      	ldr	r3, [r3, #8]
  402452:	b252      	sxtb	r2, r2
  402454:	4610      	mov	r0, r2
  402456:	4619      	mov	r1, r3
  402458:	4b1f      	ldr	r3, [pc, #124]	; (4024d8 <freertos_uart_serial_init+0x2c8>)
  40245a:	4798      	blx	r3
				freertos_driver_parameters->interrupt_priority);

		/* Error interrupts are always enabled. */
		uart_enable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  40245c:	4a0c      	ldr	r2, [pc, #48]	; (402490 <freertos_uart_serial_init+0x280>)
  40245e:	69bb      	ldr	r3, [r7, #24]
  402460:	011b      	lsls	r3, r3, #4
  402462:	4413      	add	r3, r2
  402464:	681b      	ldr	r3, [r3, #0]
		/* Configure and enable the UART interrupt in the interrupt controller. */
		configure_interrupt_controller(all_uart_definitions[uart_index].peripheral_irq,
				freertos_driver_parameters->interrupt_priority);

		/* Error interrupts are always enabled. */
		uart_enable_interrupt(
  402466:	4618      	mov	r0, r3
  402468:	21e0      	movs	r1, #224	; 0xe0
  40246a:	4b19      	ldr	r3, [pc, #100]	; (4024d0 <freertos_uart_serial_init+0x2c0>)
  40246c:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address,
				IER_ERROR_INTERRUPTS);

		/* Finally, enable the receiver and transmitter. */
		uart_enable_tx(p_uart);
  40246e:	68f8      	ldr	r0, [r7, #12]
  402470:	4b1a      	ldr	r3, [pc, #104]	; (4024dc <freertos_uart_serial_init+0x2cc>)
  402472:	4798      	blx	r3
		uart_enable_rx(p_uart);
  402474:	68f8      	ldr	r0, [r7, #12]
  402476:	4b1a      	ldr	r3, [pc, #104]	; (4024e0 <freertos_uart_serial_init+0x2d0>)
  402478:	4798      	blx	r3

		return_value = (freertos_uart_if) p_uart;
  40247a:	68fb      	ldr	r3, [r7, #12]
  40247c:	61fb      	str	r3, [r7, #28]
  40247e:	e001      	b.n	402484 <freertos_uart_serial_init+0x274>
	} else {
		return_value = NULL;
  402480:	2300      	movs	r3, #0
  402482:	61fb      	str	r3, [r7, #28]
	}

	return return_value;
  402484:	69fb      	ldr	r3, [r7, #28]
}
  402486:	4618      	mov	r0, r3
  402488:	3720      	adds	r7, #32
  40248a:	46bd      	mov	sp, r7
  40248c:	bd80      	pop	{r7, pc}
  40248e:	bf00      	nop
  402490:	00412238 	.word	0x00412238
  402494:	0040142d 	.word	0x0040142d
  402498:	0040146d 	.word	0x0040146d
  40249c:	20000a70 	.word	0x20000a70
  4024a0:	0040533d 	.word	0x0040533d
  4024a4:	00404ba5 	.word	0x00404ba5
  4024a8:	00404bd5 	.word	0x00404bd5
  4024ac:	00403bb5 	.word	0x00403bb5
  4024b0:	00404601 	.word	0x00404601
  4024b4:	00404b29 	.word	0x00404b29
  4024b8:	00404c09 	.word	0x00404c09
  4024bc:	20000a8c 	.word	0x20000a8c
  4024c0:	004014b5 	.word	0x004014b5
  4024c4:	00405891 	.word	0x00405891
  4024c8:	00403b51 	.word	0x00403b51
  4024cc:	004057ed 	.word	0x004057ed
  4024d0:	00404bed 	.word	0x00404bed
  4024d4:	00403b95 	.word	0x00403b95
  4024d8:	004015bd 	.word	0x004015bd
  4024dc:	00404b8d 	.word	0x00404b8d
  4024e0:	00404bbd 	.word	0x00404bbd

004024e4 <freertos_uart_write_packet_async>:
 *     operation.
 */
status_code_t freertos_uart_write_packet_async(freertos_uart_if p_uart,
		const uint8_t *data, size_t len, portTickType block_time_ticks,
		xSemaphoreHandle notification_semaphore)
{
  4024e4:	b590      	push	{r4, r7, lr}
  4024e6:	b08b      	sub	sp, #44	; 0x2c
  4024e8:	af02      	add	r7, sp, #8
  4024ea:	60f8      	str	r0, [r7, #12]
  4024ec:	60b9      	str	r1, [r7, #8]
  4024ee:	607a      	str	r2, [r7, #4]
  4024f0:	603b      	str	r3, [r7, #0]
	status_code_t return_value;
	portBASE_TYPE uart_index;
	Uart *uart_base;

	uart_base = (Uart *) p_uart;
  4024f2:	68fb      	ldr	r3, [r7, #12]
  4024f4:	61bb      	str	r3, [r7, #24]
	uart_index = get_pdc_peripheral_details(all_uart_definitions,
  4024f6:	4821      	ldr	r0, [pc, #132]	; (40257c <freertos_uart_write_packet_async+0x98>)
  4024f8:	2101      	movs	r1, #1
  4024fa:	69ba      	ldr	r2, [r7, #24]
  4024fc:	4b20      	ldr	r3, [pc, #128]	; (402580 <freertos_uart_write_packet_async+0x9c>)
  4024fe:	4798      	blx	r3
  402500:	6178      	str	r0, [r7, #20]
			MAX_UARTS,
			(void *) uart_base);

	/* Don't do anything unless a valid UART pointer was used. */
	if (uart_index < MAX_UARTS) {
  402502:	697b      	ldr	r3, [r7, #20]
  402504:	2b00      	cmp	r3, #0
  402506:	dc31      	bgt.n	40256c <freertos_uart_write_packet_async+0x88>
		return_value = freertos_obtain_peripheral_access_mutex(
  402508:	697b      	ldr	r3, [r7, #20]
  40250a:	00da      	lsls	r2, r3, #3
  40250c:	4b1d      	ldr	r3, [pc, #116]	; (402584 <freertos_uart_write_packet_async+0xa0>)
  40250e:	441a      	add	r2, r3
  402510:	463b      	mov	r3, r7
  402512:	4610      	mov	r0, r2
  402514:	4619      	mov	r1, r3
  402516:	4b1c      	ldr	r3, [pc, #112]	; (402588 <freertos_uart_write_packet_async+0xa4>)
  402518:	4798      	blx	r3
  40251a:	4603      	mov	r3, r0
  40251c:	77fb      	strb	r3, [r7, #31]
				&(tx_dma_control[uart_index]),
				&block_time_ticks);

		if (return_value == STATUS_OK) {
  40251e:	f997 301f 	ldrsb.w	r3, [r7, #31]
  402522:	2b00      	cmp	r3, #0
  402524:	d124      	bne.n	402570 <freertos_uart_write_packet_async+0x8c>
			freertos_start_pdc_tx(&(tx_dma_control[uart_index]),
  402526:	697b      	ldr	r3, [r7, #20]
  402528:	00da      	lsls	r2, r3, #3
  40252a:	4b16      	ldr	r3, [pc, #88]	; (402584 <freertos_uart_write_packet_async+0xa0>)
  40252c:	441a      	add	r2, r3
  40252e:	4913      	ldr	r1, [pc, #76]	; (40257c <freertos_uart_write_packet_async+0x98>)
  402530:	697b      	ldr	r3, [r7, #20]
  402532:	011b      	lsls	r3, r3, #4
  402534:	440b      	add	r3, r1
  402536:	685b      	ldr	r3, [r3, #4]
  402538:	6b39      	ldr	r1, [r7, #48]	; 0x30
  40253a:	9100      	str	r1, [sp, #0]
  40253c:	2101      	movs	r1, #1
  40253e:	9101      	str	r1, [sp, #4]
  402540:	4610      	mov	r0, r2
  402542:	68b9      	ldr	r1, [r7, #8]
  402544:	687a      	ldr	r2, [r7, #4]
  402546:	4c11      	ldr	r4, [pc, #68]	; (40258c <freertos_uart_write_packet_async+0xa8>)
  402548:	47a0      	blx	r4
			/* Catch the end of transmission so the access mutex can be
			returned, and the task notified (if it supplied a notification
			semaphore).  The interrupt can be enabled here because the ENDTX
			signal from the PDC to the UART will have been de-asserted when
			the next transfer was configured. */
			uart_enable_interrupt(uart_base, UART_IER_ENDTX);
  40254a:	69b8      	ldr	r0, [r7, #24]
  40254c:	2110      	movs	r1, #16
  40254e:	4b10      	ldr	r3, [pc, #64]	; (402590 <freertos_uart_write_packet_async+0xac>)
  402550:	4798      	blx	r3

			return_value = freertos_optionally_wait_transfer_completion(
  402552:	697b      	ldr	r3, [r7, #20]
  402554:	00da      	lsls	r2, r3, #3
  402556:	4b0b      	ldr	r3, [pc, #44]	; (402584 <freertos_uart_write_packet_async+0xa0>)
  402558:	441a      	add	r2, r3
  40255a:	683b      	ldr	r3, [r7, #0]
  40255c:	4610      	mov	r0, r2
  40255e:	6b39      	ldr	r1, [r7, #48]	; 0x30
  402560:	461a      	mov	r2, r3
  402562:	4b0c      	ldr	r3, [pc, #48]	; (402594 <freertos_uart_write_packet_async+0xb0>)
  402564:	4798      	blx	r3
  402566:	4603      	mov	r3, r0
  402568:	77fb      	strb	r3, [r7, #31]
  40256a:	e001      	b.n	402570 <freertos_uart_write_packet_async+0x8c>
					&(tx_dma_control[uart_index]),
					notification_semaphore,
					block_time_ticks);
		}
	} else {
		return_value = ERR_INVALID_ARG;
  40256c:	23f8      	movs	r3, #248	; 0xf8
  40256e:	77fb      	strb	r3, [r7, #31]
	}

	return return_value;
  402570:	7ffb      	ldrb	r3, [r7, #31]
  402572:	b25b      	sxtb	r3, r3
}
  402574:	4618      	mov	r0, r3
  402576:	3724      	adds	r7, #36	; 0x24
  402578:	46bd      	mov	sp, r7
  40257a:	bd90      	pop	{r4, r7, pc}
  40257c:	00412238 	.word	0x00412238
  402580:	0040142d 	.word	0x0040142d
  402584:	20000a8c 	.word	0x20000a8c
  402588:	004016f1 	.word	0x004016f1
  40258c:	00401761 	.word	0x00401761
  402590:	00404bed 	.word	0x00404bed
  402594:	00401801 	.word	0x00401801

00402598 <freertos_uart_serial_read_packet>:
 * \return     The number of bytes that were copied into data.  This will be
 *     less than the requested number of bytes if a time out occurred.
 */
uint32_t freertos_uart_serial_read_packet(freertos_uart_if p_uart,
		uint8_t *data, uint32_t len, portTickType block_time_ticks)
{
  402598:	b590      	push	{r4, r7, lr}
  40259a:	b08b      	sub	sp, #44	; 0x2c
  40259c:	af00      	add	r7, sp, #0
  40259e:	60f8      	str	r0, [r7, #12]
  4025a0:	60b9      	str	r1, [r7, #8]
  4025a2:	607a      	str	r2, [r7, #4]
  4025a4:	603b      	str	r3, [r7, #0]
	portBASE_TYPE uart_index, attempt_read;
	Uart *uart_base;
	xTimeOutType time_out_definition;
	uint32_t bytes_read = 0;
  4025a6:	2300      	movs	r3, #0
  4025a8:	623b      	str	r3, [r7, #32]

	uart_base = (Uart *) p_uart;
  4025aa:	68fb      	ldr	r3, [r7, #12]
  4025ac:	61fb      	str	r3, [r7, #28]
	uart_index = get_pdc_peripheral_details(all_uart_definitions,
  4025ae:	4877      	ldr	r0, [pc, #476]	; (40278c <freertos_uart_serial_read_packet+0x1f4>)
  4025b0:	2101      	movs	r1, #1
  4025b2:	69fa      	ldr	r2, [r7, #28]
  4025b4:	4b76      	ldr	r3, [pc, #472]	; (402790 <freertos_uart_serial_read_packet+0x1f8>)
  4025b6:	4798      	blx	r3
  4025b8:	61b8      	str	r0, [r7, #24]
			MAX_UARTS,
			(void *) uart_base);

	/* It is possible to initialise the peripheral to only use Tx and not Rx.
	Check that Rx has been initialised. */
	configASSERT(rx_buffer_definitions[uart_index].next_byte_to_read);
  4025ba:	4976      	ldr	r1, [pc, #472]	; (402794 <freertos_uart_serial_read_packet+0x1fc>)
  4025bc:	69ba      	ldr	r2, [r7, #24]
  4025be:	4613      	mov	r3, r2
  4025c0:	00db      	lsls	r3, r3, #3
  4025c2:	1a9b      	subs	r3, r3, r2
  4025c4:	009b      	lsls	r3, r3, #2
  4025c6:	440b      	add	r3, r1
  4025c8:	3318      	adds	r3, #24
  4025ca:	681b      	ldr	r3, [r3, #0]
  4025cc:	2b00      	cmp	r3, #0
  4025ce:	d103      	bne.n	4025d8 <freertos_uart_serial_read_packet+0x40>
  4025d0:	4b71      	ldr	r3, [pc, #452]	; (402798 <freertos_uart_serial_read_packet+0x200>)
  4025d2:	4798      	blx	r3
  4025d4:	bf00      	nop
  4025d6:	e7fd      	b.n	4025d4 <freertos_uart_serial_read_packet+0x3c>
	configASSERT(rx_buffer_definitions[uart_index].next_byte_to_read !=
  4025d8:	496e      	ldr	r1, [pc, #440]	; (402794 <freertos_uart_serial_read_packet+0x1fc>)
  4025da:	69ba      	ldr	r2, [r7, #24]
  4025dc:	4613      	mov	r3, r2
  4025de:	00db      	lsls	r3, r3, #3
  4025e0:	1a9b      	subs	r3, r3, r2
  4025e2:	009b      	lsls	r3, r3, #2
  4025e4:	440b      	add	r3, r1
  4025e6:	3318      	adds	r3, #24
  4025e8:	681b      	ldr	r3, [r3, #0]
  4025ea:	2b01      	cmp	r3, #1
  4025ec:	d103      	bne.n	4025f6 <freertos_uart_serial_read_packet+0x5e>
  4025ee:	4b6a      	ldr	r3, [pc, #424]	; (402798 <freertos_uart_serial_read_packet+0x200>)
  4025f0:	4798      	blx	r3
  4025f2:	bf00      	nop
  4025f4:	e7fd      	b.n	4025f2 <freertos_uart_serial_read_packet+0x5a>
			RX_NOT_USED);

	/* Only do anything if the UART is valid. */
	if (uart_index < MAX_UARTS) {
  4025f6:	69bb      	ldr	r3, [r7, #24]
  4025f8:	2b00      	cmp	r3, #0
  4025fa:	f300 80c2 	bgt.w	402782 <freertos_uart_serial_read_packet+0x1ea>
		/* Must not request more bytes than will fit in the buffer. */
		if (len <=
				(rx_buffer_definitions[uart_index].past_rx_buffer_end_address
  4025fe:	4965      	ldr	r1, [pc, #404]	; (402794 <freertos_uart_serial_read_packet+0x1fc>)
  402600:	69ba      	ldr	r2, [r7, #24]
  402602:	4613      	mov	r3, r2
  402604:	00db      	lsls	r3, r3, #3
  402606:	1a9b      	subs	r3, r3, r2
  402608:	009b      	lsls	r3, r3, #2
  40260a:	440b      	add	r3, r1
  40260c:	6859      	ldr	r1, [r3, #4]
				- rx_buffer_definitions[uart_index].rx_buffer_start_address)) {
  40260e:	4861      	ldr	r0, [pc, #388]	; (402794 <freertos_uart_serial_read_packet+0x1fc>)
  402610:	69ba      	ldr	r2, [r7, #24]
  402612:	4613      	mov	r3, r2
  402614:	00db      	lsls	r3, r3, #3
  402616:	1a9b      	subs	r3, r3, r2
  402618:	009b      	lsls	r3, r3, #2
  40261a:	4403      	add	r3, r0
  40261c:	681b      	ldr	r3, [r3, #0]
  40261e:	1aca      	subs	r2, r1, r3
			RX_NOT_USED);

	/* Only do anything if the UART is valid. */
	if (uart_index < MAX_UARTS) {
		/* Must not request more bytes than will fit in the buffer. */
		if (len <=
  402620:	687b      	ldr	r3, [r7, #4]
  402622:	429a      	cmp	r2, r3
  402624:	f0c0 80ad 	bcc.w	402782 <freertos_uart_serial_read_packet+0x1ea>
				(rx_buffer_definitions[uart_index].past_rx_buffer_end_address
				- rx_buffer_definitions[uart_index].rx_buffer_start_address)) {
			/* Remember the time on entry. */
			vTaskSetTimeOutState(&time_out_definition);
  402628:	f107 0310 	add.w	r3, r7, #16
  40262c:	4618      	mov	r0, r3
  40262e:	4b5b      	ldr	r3, [pc, #364]	; (40279c <freertos_uart_serial_read_packet+0x204>)
  402630:	4798      	blx	r3

			/* If an Rx mutex is in use, attempt to obtain it. */
			if (rx_buffer_definitions[uart_index].rx_access_mutex != NULL) {
  402632:	4958      	ldr	r1, [pc, #352]	; (402794 <freertos_uart_serial_read_packet+0x1fc>)
  402634:	69ba      	ldr	r2, [r7, #24]
  402636:	4613      	mov	r3, r2
  402638:	00db      	lsls	r3, r3, #3
  40263a:	1a9b      	subs	r3, r3, r2
  40263c:	009b      	lsls	r3, r3, #2
  40263e:	440b      	add	r3, r1
  402640:	3310      	adds	r3, #16
  402642:	685b      	ldr	r3, [r3, #4]
  402644:	2b00      	cmp	r3, #0
  402646:	d02f      	beq.n	4026a8 <freertos_uart_serial_read_packet+0x110>
				/* Attempt to obtain the mutex. */
				attempt_read = xSemaphoreTake(
  402648:	4952      	ldr	r1, [pc, #328]	; (402794 <freertos_uart_serial_read_packet+0x1fc>)
  40264a:	69ba      	ldr	r2, [r7, #24]
  40264c:	4613      	mov	r3, r2
  40264e:	00db      	lsls	r3, r3, #3
  402650:	1a9b      	subs	r3, r3, r2
  402652:	009b      	lsls	r3, r3, #2
  402654:	440b      	add	r3, r1
  402656:	3310      	adds	r3, #16
  402658:	685a      	ldr	r2, [r3, #4]
  40265a:	683b      	ldr	r3, [r7, #0]
  40265c:	4610      	mov	r0, r2
  40265e:	2100      	movs	r1, #0
  402660:	461a      	mov	r2, r3
  402662:	2300      	movs	r3, #0
  402664:	4c4e      	ldr	r4, [pc, #312]	; (4027a0 <freertos_uart_serial_read_packet+0x208>)
  402666:	47a0      	blx	r4
  402668:	6278      	str	r0, [r7, #36]	; 0x24
						rx_buffer_definitions[uart_index].rx_access_mutex,
						block_time_ticks);

				if (attempt_read == pdTRUE) {
  40266a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40266c:	2b01      	cmp	r3, #1
  40266e:	d11d      	bne.n	4026ac <freertos_uart_serial_read_packet+0x114>
					/* The semaphore was obtained, adjust the block_time_ticks to take
					into account the time taken to obtain the semaphore. */
					if (xTaskCheckForTimeOut(&time_out_definition,
  402670:	f107 0210 	add.w	r2, r7, #16
  402674:	463b      	mov	r3, r7
  402676:	4610      	mov	r0, r2
  402678:	4619      	mov	r1, r3
  40267a:	4b4a      	ldr	r3, [pc, #296]	; (4027a4 <freertos_uart_serial_read_packet+0x20c>)
  40267c:	4798      	blx	r3
  40267e:	4603      	mov	r3, r0
  402680:	2b01      	cmp	r3, #1
  402682:	d113      	bne.n	4026ac <freertos_uart_serial_read_packet+0x114>
							&block_time_ticks) == pdTRUE) {
						attempt_read = pdFALSE;
  402684:	2300      	movs	r3, #0
  402686:	627b      	str	r3, [r7, #36]	; 0x24

						/* The port is not going to be used, so return the
						mutex now. */
						xSemaphoreGive(rx_buffer_definitions[uart_index].rx_access_mutex);
  402688:	4942      	ldr	r1, [pc, #264]	; (402794 <freertos_uart_serial_read_packet+0x1fc>)
  40268a:	69ba      	ldr	r2, [r7, #24]
  40268c:	4613      	mov	r3, r2
  40268e:	00db      	lsls	r3, r3, #3
  402690:	1a9b      	subs	r3, r3, r2
  402692:	009b      	lsls	r3, r3, #2
  402694:	440b      	add	r3, r1
  402696:	3310      	adds	r3, #16
  402698:	685b      	ldr	r3, [r3, #4]
  40269a:	4618      	mov	r0, r3
  40269c:	2100      	movs	r1, #0
  40269e:	2200      	movs	r2, #0
  4026a0:	2300      	movs	r3, #0
  4026a2:	4c41      	ldr	r4, [pc, #260]	; (4027a8 <freertos_uart_serial_read_packet+0x210>)
  4026a4:	47a0      	blx	r4
  4026a6:	e001      	b.n	4026ac <freertos_uart_serial_read_packet+0x114>
					}
				}
			} else {
				attempt_read = pdTRUE;
  4026a8:	2301      	movs	r3, #1
  4026aa:	627b      	str	r3, [r7, #36]	; 0x24
			}

			if (attempt_read == pdTRUE) {
  4026ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4026ae:	2b01      	cmp	r3, #1
  4026b0:	d167      	bne.n	402782 <freertos_uart_serial_read_packet+0x1ea>
				do {
					/* Wait until data is available. */
					xSemaphoreTake(rx_buffer_definitions[uart_index].rx_event_semaphore,
  4026b2:	4938      	ldr	r1, [pc, #224]	; (402794 <freertos_uart_serial_read_packet+0x1fc>)
  4026b4:	69ba      	ldr	r2, [r7, #24]
  4026b6:	4613      	mov	r3, r2
  4026b8:	00db      	lsls	r3, r3, #3
  4026ba:	1a9b      	subs	r3, r3, r2
  4026bc:	009b      	lsls	r3, r3, #2
  4026be:	440b      	add	r3, r1
  4026c0:	3310      	adds	r3, #16
  4026c2:	681a      	ldr	r2, [r3, #0]
  4026c4:	683b      	ldr	r3, [r7, #0]
  4026c6:	4610      	mov	r0, r2
  4026c8:	2100      	movs	r1, #0
  4026ca:	461a      	mov	r2, r3
  4026cc:	2300      	movs	r3, #0
  4026ce:	4c34      	ldr	r4, [pc, #208]	; (4027a0 <freertos_uart_serial_read_packet+0x208>)
  4026d0:	47a0      	blx	r4
							block_time_ticks);

					/* Copy as much data as is available, up to however much
					a maximum of the total number of requested bytes. */
					bytes_read += freertos_copy_bytes_from_pdc_circular_buffer(
  4026d2:	69ba      	ldr	r2, [r7, #24]
  4026d4:	4613      	mov	r3, r2
  4026d6:	00db      	lsls	r3, r3, #3
  4026d8:	1a9b      	subs	r3, r3, r2
  4026da:	009b      	lsls	r3, r3, #2
  4026dc:	4a2d      	ldr	r2, [pc, #180]	; (402794 <freertos_uart_serial_read_packet+0x1fc>)
  4026de:	1898      	adds	r0, r3, r2
							&(rx_buffer_definitions[uart_index]),
							all_uart_definitions[uart_index].pdc_base_address->PERIPH_RPR,
  4026e0:	4a2a      	ldr	r2, [pc, #168]	; (40278c <freertos_uart_serial_read_packet+0x1f4>)
  4026e2:	69bb      	ldr	r3, [r7, #24]
  4026e4:	011b      	lsls	r3, r3, #4
  4026e6:	4413      	add	r3, r2
  4026e8:	685b      	ldr	r3, [r3, #4]
					xSemaphoreTake(rx_buffer_definitions[uart_index].rx_event_semaphore,
							block_time_ticks);

					/* Copy as much data as is available, up to however much
					a maximum of the total number of requested bytes. */
					bytes_read += freertos_copy_bytes_from_pdc_circular_buffer(
  4026ea:	6819      	ldr	r1, [r3, #0]
  4026ec:	68ba      	ldr	r2, [r7, #8]
  4026ee:	6a3b      	ldr	r3, [r7, #32]
  4026f0:	441a      	add	r2, r3
  4026f2:	687c      	ldr	r4, [r7, #4]
  4026f4:	6a3b      	ldr	r3, [r7, #32]
  4026f6:	1ae3      	subs	r3, r4, r3
  4026f8:	4c2c      	ldr	r4, [pc, #176]	; (4027ac <freertos_uart_serial_read_packet+0x214>)
  4026fa:	47a0      	blx	r4
  4026fc:	4603      	mov	r3, r0
  4026fe:	6a3a      	ldr	r2, [r7, #32]
  402700:	4413      	add	r3, r2
  402702:	623b      	str	r3, [r7, #32]

					/* The Rx DMA will have stopped if the Rx buffer had become
					full before this read operation.  If bytes were removed by
					this read then there is guaranteed to be space in the Rx
					buffer and the Rx DMA can be restarted. */
					if (bytes_read > 0) {
  402704:	6a3b      	ldr	r3, [r7, #32]
  402706:	2b00      	cmp	r3, #0
  402708:	d013      	beq.n	402732 <freertos_uart_serial_read_packet+0x19a>
						taskENTER_CRITICAL();
  40270a:	4b29      	ldr	r3, [pc, #164]	; (4027b0 <freertos_uart_serial_read_packet+0x218>)
  40270c:	4798      	blx	r3
						{
							if(rx_buffer_definitions[uart_index].rx_pdc_parameters.ul_size == 0UL) {
  40270e:	4921      	ldr	r1, [pc, #132]	; (402794 <freertos_uart_serial_read_packet+0x1fc>)
  402710:	69ba      	ldr	r2, [r7, #24]
  402712:	4613      	mov	r3, r2
  402714:	00db      	lsls	r3, r3, #3
  402716:	1a9b      	subs	r3, r3, r2
  402718:	009b      	lsls	r3, r3, #2
  40271a:	440b      	add	r3, r1
  40271c:	3308      	adds	r3, #8
  40271e:	685b      	ldr	r3, [r3, #4]
  402720:	2b00      	cmp	r3, #0
  402722:	d104      	bne.n	40272e <freertos_uart_serial_read_packet+0x196>
								configure_rx_dma(uart_index, data_removed);
  402724:	69bb      	ldr	r3, [r7, #24]
  402726:	4618      	mov	r0, r3
  402728:	2101      	movs	r1, #1
  40272a:	4b22      	ldr	r3, [pc, #136]	; (4027b4 <freertos_uart_serial_read_packet+0x21c>)
  40272c:	4798      	blx	r3
							}
						}
						taskEXIT_CRITICAL();
  40272e:	4b22      	ldr	r3, [pc, #136]	; (4027b8 <freertos_uart_serial_read_packet+0x220>)
  402730:	4798      	blx	r3

				  /* Until all the requested bytes are received, or the function
				  runs out of time. */
				} while ((bytes_read < len) && (xTaskCheckForTimeOut(
						&time_out_definition,
						&block_time_ticks) == pdFALSE));
  402732:	6a3a      	ldr	r2, [r7, #32]
  402734:	687b      	ldr	r3, [r7, #4]
  402736:	429a      	cmp	r2, r3
  402738:	d209      	bcs.n	40274e <freertos_uart_serial_read_packet+0x1b6>
						taskEXIT_CRITICAL();
					}

				  /* Until all the requested bytes are received, or the function
				  runs out of time. */
				} while ((bytes_read < len) && (xTaskCheckForTimeOut(
  40273a:	f107 0210 	add.w	r2, r7, #16
  40273e:	463b      	mov	r3, r7
  402740:	4610      	mov	r0, r2
  402742:	4619      	mov	r1, r3
  402744:	4b17      	ldr	r3, [pc, #92]	; (4027a4 <freertos_uart_serial_read_packet+0x20c>)
  402746:	4798      	blx	r3
  402748:	4603      	mov	r3, r0
  40274a:	2b00      	cmp	r3, #0
  40274c:	d0b1      	beq.n	4026b2 <freertos_uart_serial_read_packet+0x11a>
						&time_out_definition,
						&block_time_ticks) == pdFALSE));

				if (rx_buffer_definitions[uart_index].rx_access_mutex != NULL) {
  40274e:	4911      	ldr	r1, [pc, #68]	; (402794 <freertos_uart_serial_read_packet+0x1fc>)
  402750:	69ba      	ldr	r2, [r7, #24]
  402752:	4613      	mov	r3, r2
  402754:	00db      	lsls	r3, r3, #3
  402756:	1a9b      	subs	r3, r3, r2
  402758:	009b      	lsls	r3, r3, #2
  40275a:	440b      	add	r3, r1
  40275c:	3310      	adds	r3, #16
  40275e:	685b      	ldr	r3, [r3, #4]
  402760:	2b00      	cmp	r3, #0
  402762:	d00e      	beq.n	402782 <freertos_uart_serial_read_packet+0x1ea>
					/* Return the mutex. */
					xSemaphoreGive(rx_buffer_definitions[uart_index].rx_access_mutex);
  402764:	490b      	ldr	r1, [pc, #44]	; (402794 <freertos_uart_serial_read_packet+0x1fc>)
  402766:	69ba      	ldr	r2, [r7, #24]
  402768:	4613      	mov	r3, r2
  40276a:	00db      	lsls	r3, r3, #3
  40276c:	1a9b      	subs	r3, r3, r2
  40276e:	009b      	lsls	r3, r3, #2
  402770:	440b      	add	r3, r1
  402772:	3310      	adds	r3, #16
  402774:	685b      	ldr	r3, [r3, #4]
  402776:	4618      	mov	r0, r3
  402778:	2100      	movs	r1, #0
  40277a:	2200      	movs	r2, #0
  40277c:	2300      	movs	r3, #0
  40277e:	4c0a      	ldr	r4, [pc, #40]	; (4027a8 <freertos_uart_serial_read_packet+0x210>)
  402780:	47a0      	blx	r4
				}
			}
		}
	}

	return bytes_read;
  402782:	6a3b      	ldr	r3, [r7, #32]
}
  402784:	4618      	mov	r0, r3
  402786:	372c      	adds	r7, #44	; 0x2c
  402788:	46bd      	mov	sp, r7
  40278a:	bd90      	pop	{r4, r7, pc}
  40278c:	00412238 	.word	0x00412238
  402790:	0040142d 	.word	0x0040142d
  402794:	20000a70 	.word	0x20000a70
  402798:	0040533d 	.word	0x0040533d
  40279c:	00406999 	.word	0x00406999
  4027a0:	00405b01 	.word	0x00405b01
  4027a4:	004069d1 	.word	0x004069d1
  4027a8:	004058d5 	.word	0x004058d5
  4027ac:	0040161d 	.word	0x0040161d
  4027b0:	004052f9 	.word	0x004052f9
  4027b4:	004027bd 	.word	0x004027bd
  4027b8:	00405315 	.word	0x00405315

004027bc <configure_rx_dma>:
 * For internal use only.
 * Configures the Rx DMA to receive data into free space within the Rx buffer.
 */
static void configure_rx_dma(uint32_t uart_index,
		enum buffer_operations operation_performed)
{
  4027bc:	b580      	push	{r7, lr}
  4027be:	b084      	sub	sp, #16
  4027c0:	af00      	add	r7, sp, #0
  4027c2:	6078      	str	r0, [r7, #4]
  4027c4:	460b      	mov	r3, r1
  4027c6:	70fb      	strb	r3, [r7, #3]
	freertos_pdc_rx_control_t *rx_buffer_definition;

	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);
  4027c8:	687a      	ldr	r2, [r7, #4]
  4027ca:	4613      	mov	r3, r2
  4027cc:	00db      	lsls	r3, r3, #3
  4027ce:	1a9b      	subs	r3, r3, r2
  4027d0:	009b      	lsls	r3, r3, #2
  4027d2:	4a36      	ldr	r2, [pc, #216]	; (4028ac <configure_rx_dma+0xf0>)
  4027d4:	4413      	add	r3, r2
  4027d6:	60fb      	str	r3, [r7, #12]

	/* How much space is there between the start of the DMA buffer and the
	current read pointer?  */

	if (((uint32_t)rx_buffer_definition->next_byte_to_read) ==
  4027d8:	68fb      	ldr	r3, [r7, #12]
  4027da:	699b      	ldr	r3, [r3, #24]
  4027dc:	461a      	mov	r2, r3
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
  4027de:	68fb      	ldr	r3, [r7, #12]
  4027e0:	689b      	ldr	r3, [r3, #8]
	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);

	/* How much space is there between the start of the DMA buffer and the
	current read pointer?  */

	if (((uint32_t)rx_buffer_definition->next_byte_to_read) ==
  4027e2:	429a      	cmp	r2, r3
  4027e4:	d10e      	bne.n	402804 <configure_rx_dma+0x48>
		/* The read pointer and the write pointer are equal.  If this function
		was called because data was added to the buffer, then there is no free
		space in the buffer remaining.  If this function was called because data
		was removed from the buffer, then the space remaining is from the write
		pointer up to the end of the buffer. */
		if (operation_performed == data_added) {
  4027e6:	78fb      	ldrb	r3, [r7, #3]
  4027e8:	2b00      	cmp	r3, #0
  4027ea:	d103      	bne.n	4027f4 <configure_rx_dma+0x38>
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
  4027ec:	68fb      	ldr	r3, [r7, #12]
  4027ee:	2200      	movs	r2, #0
  4027f0:	60da      	str	r2, [r3, #12]
  4027f2:	e01e      	b.n	402832 <configure_rx_dma+0x76>
		} else {
			rx_buffer_definition->rx_pdc_parameters.ul_size =
				rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  4027f4:	68fb      	ldr	r3, [r7, #12]
  4027f6:	685a      	ldr	r2, [r3, #4]
  4027f8:	68fb      	ldr	r3, [r7, #12]
  4027fa:	689b      	ldr	r3, [r3, #8]
  4027fc:	1ad2      	subs	r2, r2, r3
		was removed from the buffer, then the space remaining is from the write
		pointer up to the end of the buffer. */
		if (operation_performed == data_added) {
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
		} else {
			rx_buffer_definition->rx_pdc_parameters.ul_size =
  4027fe:	68fb      	ldr	r3, [r7, #12]
  402800:	60da      	str	r2, [r3, #12]
  402802:	e016      	b.n	402832 <configure_rx_dma+0x76>
				rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
		}
	} else if (((uint32_t)rx_buffer_definition->next_byte_to_read) >
  402804:	68fb      	ldr	r3, [r7, #12]
  402806:	699b      	ldr	r3, [r3, #24]
  402808:	461a      	mov	r2, r3
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
  40280a:	68fb      	ldr	r3, [r7, #12]
  40280c:	689b      	ldr	r3, [r3, #8]
			rx_buffer_definition->rx_pdc_parameters.ul_size = 0UL;
		} else {
			rx_buffer_definition->rx_pdc_parameters.ul_size =
				rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
		}
	} else if (((uint32_t)rx_buffer_definition->next_byte_to_read) >
  40280e:	429a      	cmp	r2, r3
  402810:	d908      	bls.n	402824 <configure_rx_dma+0x68>
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
		/* The read pointer is ahead of the write pointer.  The space available
		is up to the write pointer to ensure unread data is not overwritten. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  402812:	68fb      	ldr	r3, [r7, #12]
  402814:	699b      	ldr	r3, [r3, #24]
  402816:	461a      	mov	r2, r3
  402818:	68fb      	ldr	r3, [r7, #12]
  40281a:	689b      	ldr	r3, [r3, #8]
  40281c:	1ad2      	subs	r2, r2, r3
		}
	} else if (((uint32_t)rx_buffer_definition->next_byte_to_read) >
			rx_buffer_definition->rx_pdc_parameters.ul_addr) {
		/* The read pointer is ahead of the write pointer.  The space available
		is up to the write pointer to ensure unread data is not overwritten. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
  40281e:	68fb      	ldr	r3, [r7, #12]
  402820:	60da      	str	r2, [r3, #12]
  402822:	e006      	b.n	402832 <configure_rx_dma+0x76>
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	} else {
		/* The write pointer is ahead of the read pointer so the space
		available is up to the end of the buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
  402824:	68fb      	ldr	r3, [r7, #12]
  402826:	685a      	ldr	r2, [r3, #4]
  402828:	68fb      	ldr	r3, [r7, #12]
  40282a:	689b      	ldr	r3, [r3, #8]
  40282c:	1ad2      	subs	r2, r2, r3
		rx_buffer_definition->rx_pdc_parameters.ul_size =
			((uint32_t) rx_buffer_definition->next_byte_to_read) - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	} else {
		/* The write pointer is ahead of the read pointer so the space
		available is up to the end of the buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_size =
  40282e:	68fb      	ldr	r3, [r7, #12]
  402830:	60da      	str	r2, [r3, #12]
			rx_buffer_definition->past_rx_buffer_end_address - rx_buffer_definition->rx_pdc_parameters.ul_addr;
	}

	configASSERT((rx_buffer_definition->rx_pdc_parameters.ul_addr+
  402832:	68fb      	ldr	r3, [r7, #12]
  402834:	689a      	ldr	r2, [r3, #8]
  402836:	68fb      	ldr	r3, [r7, #12]
  402838:	68db      	ldr	r3, [r3, #12]
  40283a:	441a      	add	r2, r3
  40283c:	68fb      	ldr	r3, [r7, #12]
  40283e:	685b      	ldr	r3, [r3, #4]
  402840:	429a      	cmp	r2, r3
  402842:	d903      	bls.n	40284c <configure_rx_dma+0x90>
  402844:	4b1a      	ldr	r3, [pc, #104]	; (4028b0 <configure_rx_dma+0xf4>)
  402846:	4798      	blx	r3
  402848:	bf00      	nop
  40284a:	e7fd      	b.n	402848 <configure_rx_dma+0x8c>
			rx_buffer_definition->rx_pdc_parameters.ul_size) <=
			rx_buffer_definition->past_rx_buffer_end_address);

	if (rx_buffer_definition->rx_pdc_parameters.ul_size > 0) {
  40284c:	68fb      	ldr	r3, [r7, #12]
  40284e:	68db      	ldr	r3, [r3, #12]
  402850:	2b00      	cmp	r3, #0
  402852:	d01e      	beq.n	402892 <configure_rx_dma+0xd6>
		/* Restart the DMA to receive into whichever space was calculated
		as remaining.  First clear any characters that might already be in the
		registers. */
		pdc_rx_init(
  402854:	4a17      	ldr	r2, [pc, #92]	; (4028b4 <configure_rx_dma+0xf8>)
  402856:	687b      	ldr	r3, [r7, #4]
  402858:	011b      	lsls	r3, r3, #4
  40285a:	4413      	add	r3, r2
  40285c:	685a      	ldr	r2, [r3, #4]
  40285e:	68fb      	ldr	r3, [r7, #12]
  402860:	3308      	adds	r3, #8
  402862:	4610      	mov	r0, r2
  402864:	4619      	mov	r1, r3
  402866:	2200      	movs	r2, #0
  402868:	4b13      	ldr	r3, [pc, #76]	; (4028b8 <configure_rx_dma+0xfc>)
  40286a:	4798      	blx	r3
				all_uart_definitions[uart_index].pdc_base_address, &rx_buffer_definition->rx_pdc_parameters,
				NULL);
		pdc_enable_transfer(
  40286c:	4a11      	ldr	r2, [pc, #68]	; (4028b4 <configure_rx_dma+0xf8>)
  40286e:	687b      	ldr	r3, [r7, #4]
  402870:	011b      	lsls	r3, r3, #4
  402872:	4413      	add	r3, r2
  402874:	685b      	ldr	r3, [r3, #4]
  402876:	4618      	mov	r0, r3
  402878:	2101      	movs	r1, #1
  40287a:	4b10      	ldr	r3, [pc, #64]	; (4028bc <configure_rx_dma+0x100>)
  40287c:	4798      	blx	r3
				all_uart_definitions[uart_index].pdc_base_address,
				PERIPH_PTCR_RXTEN);
		uart_enable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  40287e:	4a0d      	ldr	r2, [pc, #52]	; (4028b4 <configure_rx_dma+0xf8>)
  402880:	687b      	ldr	r3, [r7, #4]
  402882:	011b      	lsls	r3, r3, #4
  402884:	4413      	add	r3, r2
  402886:	681b      	ldr	r3, [r3, #0]
				all_uart_definitions[uart_index].pdc_base_address, &rx_buffer_definition->rx_pdc_parameters,
				NULL);
		pdc_enable_transfer(
				all_uart_definitions[uart_index].pdc_base_address,
				PERIPH_PTCR_RXTEN);
		uart_enable_interrupt(
  402888:	4618      	mov	r0, r3
  40288a:	2109      	movs	r1, #9
  40288c:	4b0c      	ldr	r3, [pc, #48]	; (4028c0 <configure_rx_dma+0x104>)
  40288e:	4798      	blx	r3
  402890:	e008      	b.n	4028a4 <configure_rx_dma+0xe8>
	} else {
		/* The write pointer has reached the read pointer.  There is no
		more room so the DMA is not re-enabled until a read has created
		space. */
		uart_disable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  402892:	4a08      	ldr	r2, [pc, #32]	; (4028b4 <configure_rx_dma+0xf8>)
  402894:	687b      	ldr	r3, [r7, #4]
  402896:	011b      	lsls	r3, r3, #4
  402898:	4413      	add	r3, r2
  40289a:	681b      	ldr	r3, [r3, #0]
				UART_IER_ENDRX | UART_IER_RXRDY);
	} else {
		/* The write pointer has reached the read pointer.  There is no
		more room so the DMA is not re-enabled until a read has created
		space. */
		uart_disable_interrupt(
  40289c:	4618      	mov	r0, r3
  40289e:	2109      	movs	r1, #9
  4028a0:	4b08      	ldr	r3, [pc, #32]	; (4028c4 <configure_rx_dma+0x108>)
  4028a2:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address,
				UART_IDR_ENDRX | UART_IDR_RXRDY);
	}
}
  4028a4:	3710      	adds	r7, #16
  4028a6:	46bd      	mov	sp, r7
  4028a8:	bd80      	pop	{r7, pc}
  4028aa:	bf00      	nop
  4028ac:	20000a70 	.word	0x20000a70
  4028b0:	0040533d 	.word	0x0040533d
  4028b4:	00412238 	.word	0x00412238
  4028b8:	00403b51 	.word	0x00403b51
  4028bc:	00403b95 	.word	0x00403b95
  4028c0:	00404bed 	.word	0x00404bed
  4028c4:	00404c09 	.word	0x00404c09

004028c8 <local_uart_handler>:
/*
 * For internal use only.
 * A common UART interrupt handler that is called for all UART peripherals.
 */
static void local_uart_handler(const portBASE_TYPE uart_index)
{
  4028c8:	b590      	push	{r4, r7, lr}
  4028ca:	b087      	sub	sp, #28
  4028cc:	af00      	add	r7, sp, #0
  4028ce:	6078      	str	r0, [r7, #4]
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
  4028d0:	2300      	movs	r3, #0
  4028d2:	60fb      	str	r3, [r7, #12]
	uint32_t uart_status;
	freertos_pdc_rx_control_t *rx_buffer_definition;

	uart_status = uart_get_status(
			all_uart_definitions[uart_index].peripheral_base_address);
  4028d4:	4a61      	ldr	r2, [pc, #388]	; (402a5c <local_uart_handler+0x194>)
  4028d6:	687b      	ldr	r3, [r7, #4]
  4028d8:	011b      	lsls	r3, r3, #4
  4028da:	4413      	add	r3, r2
  4028dc:	681b      	ldr	r3, [r3, #0]
{
	portBASE_TYPE higher_priority_task_woken = pdFALSE;
	uint32_t uart_status;
	freertos_pdc_rx_control_t *rx_buffer_definition;

	uart_status = uart_get_status(
  4028de:	4618      	mov	r0, r3
  4028e0:	4b5f      	ldr	r3, [pc, #380]	; (402a60 <local_uart_handler+0x198>)
  4028e2:	4798      	blx	r3
  4028e4:	6178      	str	r0, [r7, #20]
			all_uart_definitions[uart_index].peripheral_base_address);
	uart_status &= uart_get_interrupt_mask(
			all_uart_definitions[uart_index].peripheral_base_address);
  4028e6:	4a5d      	ldr	r2, [pc, #372]	; (402a5c <local_uart_handler+0x194>)
  4028e8:	687b      	ldr	r3, [r7, #4]
  4028ea:	011b      	lsls	r3, r3, #4
  4028ec:	4413      	add	r3, r2
  4028ee:	681b      	ldr	r3, [r3, #0]
	uint32_t uart_status;
	freertos_pdc_rx_control_t *rx_buffer_definition;

	uart_status = uart_get_status(
			all_uart_definitions[uart_index].peripheral_base_address);
	uart_status &= uart_get_interrupt_mask(
  4028f0:	4618      	mov	r0, r3
  4028f2:	4b5c      	ldr	r3, [pc, #368]	; (402a64 <local_uart_handler+0x19c>)
  4028f4:	4798      	blx	r3
  4028f6:	4603      	mov	r3, r0
  4028f8:	697a      	ldr	r2, [r7, #20]
  4028fa:	4013      	ands	r3, r2
  4028fc:	617b      	str	r3, [r7, #20]
			all_uart_definitions[uart_index].peripheral_base_address);

	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);
  4028fe:	687a      	ldr	r2, [r7, #4]
  402900:	4613      	mov	r3, r2
  402902:	00db      	lsls	r3, r3, #3
  402904:	1a9b      	subs	r3, r3, r2
  402906:	009b      	lsls	r3, r3, #2
  402908:	4a57      	ldr	r2, [pc, #348]	; (402a68 <local_uart_handler+0x1a0>)
  40290a:	4413      	add	r3, r2
  40290c:	613b      	str	r3, [r7, #16]

	/* Has the PDC completed a transmission? */
	if ((uart_status & UART_SR_ENDTX) != 0UL) {
  40290e:	697b      	ldr	r3, [r7, #20]
  402910:	f003 0310 	and.w	r3, r3, #16
  402914:	2b00      	cmp	r3, #0
  402916:	d02e      	beq.n	402976 <local_uart_handler+0xae>
		uart_disable_interrupt(
				all_uart_definitions[uart_index].peripheral_base_address,
  402918:	4a50      	ldr	r2, [pc, #320]	; (402a5c <local_uart_handler+0x194>)
  40291a:	687b      	ldr	r3, [r7, #4]
  40291c:	011b      	lsls	r3, r3, #4
  40291e:	4413      	add	r3, r2
  402920:	681b      	ldr	r3, [r3, #0]

	rx_buffer_definition = &(rx_buffer_definitions[uart_index]);

	/* Has the PDC completed a transmission? */
	if ((uart_status & UART_SR_ENDTX) != 0UL) {
		uart_disable_interrupt(
  402922:	4618      	mov	r0, r3
  402924:	2110      	movs	r1, #16
  402926:	4b51      	ldr	r3, [pc, #324]	; (402a6c <local_uart_handler+0x1a4>)
  402928:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address,
				UART_IDR_ENDTX);

		/* If the driver is supporting multi-threading, then return the access
		mutex. */
		if (tx_dma_control[uart_index].peripheral_access_mutex != NULL) {
  40292a:	4a51      	ldr	r2, [pc, #324]	; (402a70 <local_uart_handler+0x1a8>)
  40292c:	687b      	ldr	r3, [r7, #4]
  40292e:	00db      	lsls	r3, r3, #3
  402930:	4413      	add	r3, r2
  402932:	685b      	ldr	r3, [r3, #4]
  402934:	2b00      	cmp	r3, #0
  402936:	d00c      	beq.n	402952 <local_uart_handler+0x8a>
			xSemaphoreGiveFromISR(
  402938:	4a4d      	ldr	r2, [pc, #308]	; (402a70 <local_uart_handler+0x1a8>)
  40293a:	687b      	ldr	r3, [r7, #4]
  40293c:	00db      	lsls	r3, r3, #3
  40293e:	4413      	add	r3, r2
  402940:	685a      	ldr	r2, [r3, #4]
  402942:	f107 030c 	add.w	r3, r7, #12
  402946:	4610      	mov	r0, r2
  402948:	2100      	movs	r1, #0
  40294a:	461a      	mov	r2, r3
  40294c:	2300      	movs	r3, #0
  40294e:	4c49      	ldr	r4, [pc, #292]	; (402a74 <local_uart_handler+0x1ac>)
  402950:	47a0      	blx	r4
					&higher_priority_task_woken);
		}

		/* if the sending task supplied a notification semaphore, then
		notify the task that the transmission has completed. */
		if (tx_dma_control[uart_index].transaction_complete_notification_semaphore != NULL) {
  402952:	4b47      	ldr	r3, [pc, #284]	; (402a70 <local_uart_handler+0x1a8>)
  402954:	687a      	ldr	r2, [r7, #4]
  402956:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
  40295a:	2b00      	cmp	r3, #0
  40295c:	d00b      	beq.n	402976 <local_uart_handler+0xae>
			xSemaphoreGiveFromISR(
  40295e:	4b44      	ldr	r3, [pc, #272]	; (402a70 <local_uart_handler+0x1a8>)
  402960:	687a      	ldr	r2, [r7, #4]
  402962:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  402966:	f107 030c 	add.w	r3, r7, #12
  40296a:	4610      	mov	r0, r2
  40296c:	2100      	movs	r1, #0
  40296e:	461a      	mov	r2, r3
  402970:	2300      	movs	r3, #0
  402972:	4c40      	ldr	r4, [pc, #256]	; (402a74 <local_uart_handler+0x1ac>)
  402974:	47a0      	blx	r4
					tx_dma_control[uart_index].transaction_complete_notification_semaphore,
					&higher_priority_task_woken);
		}
	}

	if ((uart_status & UART_SR_ENDRX) != 0UL) {
  402976:	697b      	ldr	r3, [r7, #20]
  402978:	f003 0308 	and.w	r3, r3, #8
  40297c:	2b00      	cmp	r3, #0
  40297e:	d033      	beq.n	4029e8 <local_uart_handler+0x120>
		/* It is possible to initialise the peripheral to only use Tx and not Rx.
		Check that Rx has been initialised. */
		configASSERT(rx_buffer_definition->next_byte_to_read);
  402980:	693b      	ldr	r3, [r7, #16]
  402982:	699b      	ldr	r3, [r3, #24]
  402984:	2b00      	cmp	r3, #0
  402986:	d103      	bne.n	402990 <local_uart_handler+0xc8>
  402988:	4b3b      	ldr	r3, [pc, #236]	; (402a78 <local_uart_handler+0x1b0>)
  40298a:	4798      	blx	r3
  40298c:	bf00      	nop
  40298e:	e7fd      	b.n	40298c <local_uart_handler+0xc4>
		configASSERT(rx_buffer_definition->next_byte_to_read !=
  402990:	693b      	ldr	r3, [r7, #16]
  402992:	699b      	ldr	r3, [r3, #24]
  402994:	2b01      	cmp	r3, #1
  402996:	d103      	bne.n	4029a0 <local_uart_handler+0xd8>
  402998:	4b37      	ldr	r3, [pc, #220]	; (402a78 <local_uart_handler+0x1b0>)
  40299a:	4798      	blx	r3
  40299c:	bf00      	nop
  40299e:	e7fd      	b.n	40299c <local_uart_handler+0xd4>
				RX_NOT_USED);

		/* Out of DMA buffer, configure the next buffer.  Start by moving
		the DMA buffer start address up to the end of the previously defined
		buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_addr +=
  4029a0:	693b      	ldr	r3, [r7, #16]
  4029a2:	689a      	ldr	r2, [r3, #8]
				rx_buffer_definition->rx_pdc_parameters.ul_size;
  4029a4:	693b      	ldr	r3, [r7, #16]
  4029a6:	68db      	ldr	r3, [r3, #12]
				RX_NOT_USED);

		/* Out of DMA buffer, configure the next buffer.  Start by moving
		the DMA buffer start address up to the end of the previously defined
		buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_addr +=
  4029a8:	441a      	add	r2, r3
  4029aa:	693b      	ldr	r3, [r7, #16]
  4029ac:	609a      	str	r2, [r3, #8]
				rx_buffer_definition->rx_pdc_parameters.ul_size;

		/* If the end of the buffer has been reached, wrap back to the start. */
		if (rx_buffer_definition->rx_pdc_parameters.ul_addr >=
  4029ae:	693b      	ldr	r3, [r7, #16]
  4029b0:	689a      	ldr	r2, [r3, #8]
				rx_buffer_definition->past_rx_buffer_end_address)
  4029b2:	693b      	ldr	r3, [r7, #16]
  4029b4:	685b      	ldr	r3, [r3, #4]
		buffer. */
		rx_buffer_definition->rx_pdc_parameters.ul_addr +=
				rx_buffer_definition->rx_pdc_parameters.ul_size;

		/* If the end of the buffer has been reached, wrap back to the start. */
		if (rx_buffer_definition->rx_pdc_parameters.ul_addr >=
  4029b6:	429a      	cmp	r2, r3
  4029b8:	d303      	bcc.n	4029c2 <local_uart_handler+0xfa>
				rx_buffer_definition->past_rx_buffer_end_address)
		{
			rx_buffer_definition->rx_pdc_parameters.ul_addr =
					rx_buffer_definition->rx_buffer_start_address;
  4029ba:	693b      	ldr	r3, [r7, #16]
  4029bc:	681a      	ldr	r2, [r3, #0]

		/* If the end of the buffer has been reached, wrap back to the start. */
		if (rx_buffer_definition->rx_pdc_parameters.ul_addr >=
				rx_buffer_definition->past_rx_buffer_end_address)
		{
			rx_buffer_definition->rx_pdc_parameters.ul_addr =
  4029be:	693b      	ldr	r3, [r7, #16]
  4029c0:	609a      	str	r2, [r3, #8]
					rx_buffer_definition->rx_buffer_start_address;
		}

		/* Reset the Rx DMA to receive data into whatever free space remains in
		the Rx buffer. */
		configure_rx_dma(uart_index, data_added);
  4029c2:	687b      	ldr	r3, [r7, #4]
  4029c4:	4618      	mov	r0, r3
  4029c6:	2100      	movs	r1, #0
  4029c8:	4b2c      	ldr	r3, [pc, #176]	; (402a7c <local_uart_handler+0x1b4>)
  4029ca:	4798      	blx	r3

		if (rx_buffer_definition->rx_event_semaphore != NULL) {
  4029cc:	693b      	ldr	r3, [r7, #16]
  4029ce:	691b      	ldr	r3, [r3, #16]
  4029d0:	2b00      	cmp	r3, #0
  4029d2:	d009      	beq.n	4029e8 <local_uart_handler+0x120>
			/* Notify that new data is available. */
			xSemaphoreGiveFromISR(
  4029d4:	693b      	ldr	r3, [r7, #16]
  4029d6:	691a      	ldr	r2, [r3, #16]
  4029d8:	f107 030c 	add.w	r3, r7, #12
  4029dc:	4610      	mov	r0, r2
  4029de:	2100      	movs	r1, #0
  4029e0:	461a      	mov	r2, r3
  4029e2:	2300      	movs	r3, #0
  4029e4:	4c23      	ldr	r4, [pc, #140]	; (402a74 <local_uart_handler+0x1ac>)
  4029e6:	47a0      	blx	r4
	 * It happened only when in PDC mode with TXRDY and RXRDY interrupts since
	 * the flags has been cleared by PDC.
	 * As the TXRDY is never enabled in this service, here we
	 * check the RXRDY interrupt case.
	 */
	if (uart_status == 0UL) {
  4029e8:	697b      	ldr	r3, [r7, #20]
  4029ea:	2b00      	cmp	r3, #0
  4029ec:	d10d      	bne.n	402a0a <local_uart_handler+0x142>
		/* Character has been placed into the Rx buffer. */
		if (rx_buffer_definition->rx_event_semaphore != NULL) {
  4029ee:	693b      	ldr	r3, [r7, #16]
  4029f0:	691b      	ldr	r3, [r3, #16]
  4029f2:	2b00      	cmp	r3, #0
  4029f4:	d009      	beq.n	402a0a <local_uart_handler+0x142>
			/* Notify that new data is available. */
			xSemaphoreGiveFromISR(
  4029f6:	693b      	ldr	r3, [r7, #16]
  4029f8:	691a      	ldr	r2, [r3, #16]
  4029fa:	f107 030c 	add.w	r3, r7, #12
  4029fe:	4610      	mov	r0, r2
  402a00:	2100      	movs	r1, #0
  402a02:	461a      	mov	r2, r3
  402a04:	2300      	movs	r3, #0
  402a06:	4c1b      	ldr	r4, [pc, #108]	; (402a74 <local_uart_handler+0x1ac>)
  402a08:	47a0      	blx	r4
					rx_buffer_definition->rx_event_semaphore,
					&higher_priority_task_woken);
		}
	}

	if ((uart_status & SR_ERROR_INTERRUPTS) != 0) {
  402a0a:	697b      	ldr	r3, [r7, #20]
  402a0c:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
  402a10:	2b00      	cmp	r3, #0
  402a12:	d01b      	beq.n	402a4c <local_uart_handler+0x184>
		/* An error occurred in either a transmission or reception.  Abort, and
		ensure the peripheral access mutex is made available to tasks. */
		uart_reset_status(
				all_uart_definitions[uart_index].peripheral_base_address);
  402a14:	4a11      	ldr	r2, [pc, #68]	; (402a5c <local_uart_handler+0x194>)
  402a16:	687b      	ldr	r3, [r7, #4]
  402a18:	011b      	lsls	r3, r3, #4
  402a1a:	4413      	add	r3, r2
  402a1c:	681b      	ldr	r3, [r3, #0]
	}

	if ((uart_status & SR_ERROR_INTERRUPTS) != 0) {
		/* An error occurred in either a transmission or reception.  Abort, and
		ensure the peripheral access mutex is made available to tasks. */
		uart_reset_status(
  402a1e:	4618      	mov	r0, r3
  402a20:	4b17      	ldr	r3, [pc, #92]	; (402a80 <local_uart_handler+0x1b8>)
  402a22:	4798      	blx	r3
				all_uart_definitions[uart_index].peripheral_base_address);
		if (tx_dma_control[uart_index].peripheral_access_mutex != NULL) {
  402a24:	4a12      	ldr	r2, [pc, #72]	; (402a70 <local_uart_handler+0x1a8>)
  402a26:	687b      	ldr	r3, [r7, #4]
  402a28:	00db      	lsls	r3, r3, #3
  402a2a:	4413      	add	r3, r2
  402a2c:	685b      	ldr	r3, [r3, #4]
  402a2e:	2b00      	cmp	r3, #0
  402a30:	d00c      	beq.n	402a4c <local_uart_handler+0x184>
			xSemaphoreGiveFromISR(
  402a32:	4a0f      	ldr	r2, [pc, #60]	; (402a70 <local_uart_handler+0x1a8>)
  402a34:	687b      	ldr	r3, [r7, #4]
  402a36:	00db      	lsls	r3, r3, #3
  402a38:	4413      	add	r3, r2
  402a3a:	685a      	ldr	r2, [r3, #4]
  402a3c:	f107 030c 	add.w	r3, r7, #12
  402a40:	4610      	mov	r0, r2
  402a42:	2100      	movs	r1, #0
  402a44:	461a      	mov	r2, r3
  402a46:	2300      	movs	r3, #0
  402a48:	4c0a      	ldr	r4, [pc, #40]	; (402a74 <local_uart_handler+0x1ac>)
  402a4a:	47a0      	blx	r4
	has a priority equal to or higher than the currently running task (the task
	this ISR interrupted), then higher_priority_task_woken will have
	automatically been set to pdTRUE within the semaphore function.
	portEND_SWITCHING_ISR() will then ensure that this ISR returns directly to
	the higher priority unblocked task. */
	portEND_SWITCHING_ISR(higher_priority_task_woken);
  402a4c:	68fb      	ldr	r3, [r7, #12]
  402a4e:	2b00      	cmp	r3, #0
  402a50:	d001      	beq.n	402a56 <local_uart_handler+0x18e>
  402a52:	4b0c      	ldr	r3, [pc, #48]	; (402a84 <local_uart_handler+0x1bc>)
  402a54:	4798      	blx	r3
}
  402a56:	371c      	adds	r7, #28
  402a58:	46bd      	mov	sp, r7
  402a5a:	bd90      	pop	{r4, r7, pc}
  402a5c:	00412238 	.word	0x00412238
  402a60:	00404c3d 	.word	0x00404c3d
  402a64:	00404c25 	.word	0x00404c25
  402a68:	20000a70 	.word	0x20000a70
  402a6c:	00404c09 	.word	0x00404c09
  402a70:	20000a8c 	.word	0x20000a8c
  402a74:	00405a45 	.word	0x00405a45
  402a78:	0040533d 	.word	0x0040533d
  402a7c:	004027bd 	.word	0x004027bd
  402a80:	00404c55 	.word	0x00404c55
  402a84:	004052e1 	.word	0x004052e1

00402a88 <UART0_Handler>:
#endif /* UART */

#ifdef UART0

void UART0_Handler(void)
{
  402a88:	b580      	push	{r7, lr}
  402a8a:	af00      	add	r7, sp, #0
	local_uart_handler(0);
  402a8c:	2000      	movs	r0, #0
  402a8e:	4b01      	ldr	r3, [pc, #4]	; (402a94 <UART0_Handler+0xc>)
  402a90:	4798      	blx	r3
}
  402a92:	bd80      	pop	{r7, pc}
  402a94:	004028c9 	.word	0x004028c9

00402a98 <UART1_Handler>:
#endif /* UART0 */

#ifdef UART1

void UART1_Handler(void)
{
  402a98:	b580      	push	{r7, lr}
  402a9a:	af00      	add	r7, sp, #0
	local_uart_handler(1);
  402a9c:	2001      	movs	r0, #1
  402a9e:	4b01      	ldr	r3, [pc, #4]	; (402aa4 <UART1_Handler+0xc>)
  402aa0:	4798      	blx	r3
}
  402aa2:	bd80      	pop	{r7, pc}
  402aa4:	004028c9 	.word	0x004028c9

00402aa8 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  402aa8:	b480      	push	{r7}
  402aaa:	b083      	sub	sp, #12
  402aac:	af00      	add	r7, sp, #0
  402aae:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  402ab0:	687b      	ldr	r3, [r7, #4]
  402ab2:	2b07      	cmp	r3, #7
  402ab4:	d825      	bhi.n	402b02 <osc_get_rate+0x5a>
  402ab6:	a201      	add	r2, pc, #4	; (adr r2, 402abc <osc_get_rate+0x14>)
  402ab8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402abc:	00402add 	.word	0x00402add
  402ac0:	00402ae3 	.word	0x00402ae3
  402ac4:	00402ae9 	.word	0x00402ae9
  402ac8:	00402aef 	.word	0x00402aef
  402acc:	00402af3 	.word	0x00402af3
  402ad0:	00402af7 	.word	0x00402af7
  402ad4:	00402afb 	.word	0x00402afb
  402ad8:	00402aff 	.word	0x00402aff
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  402adc:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  402ae0:	e010      	b.n	402b04 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  402ae2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402ae6:	e00d      	b.n	402b04 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  402ae8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402aec:	e00a      	b.n	402b04 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  402aee:	4b08      	ldr	r3, [pc, #32]	; (402b10 <osc_get_rate+0x68>)
  402af0:	e008      	b.n	402b04 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  402af2:	4b08      	ldr	r3, [pc, #32]	; (402b14 <osc_get_rate+0x6c>)
  402af4:	e006      	b.n	402b04 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  402af6:	4b08      	ldr	r3, [pc, #32]	; (402b18 <osc_get_rate+0x70>)
  402af8:	e004      	b.n	402b04 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  402afa:	4b07      	ldr	r3, [pc, #28]	; (402b18 <osc_get_rate+0x70>)
  402afc:	e002      	b.n	402b04 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  402afe:	4b06      	ldr	r3, [pc, #24]	; (402b18 <osc_get_rate+0x70>)
  402b00:	e000      	b.n	402b04 <osc_get_rate+0x5c>
	}

	return 0;
  402b02:	2300      	movs	r3, #0
}
  402b04:	4618      	mov	r0, r3
  402b06:	370c      	adds	r7, #12
  402b08:	46bd      	mov	sp, r7
  402b0a:	f85d 7b04 	ldr.w	r7, [sp], #4
  402b0e:	4770      	bx	lr
  402b10:	003d0900 	.word	0x003d0900
  402b14:	007a1200 	.word	0x007a1200
  402b18:	00b71b00 	.word	0x00b71b00

00402b1c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  402b1c:	b580      	push	{r7, lr}
  402b1e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  402b20:	2006      	movs	r0, #6
  402b22:	4b03      	ldr	r3, [pc, #12]	; (402b30 <sysclk_get_main_hz+0x14>)
  402b24:	4798      	blx	r3
  402b26:	4603      	mov	r3, r0
  402b28:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  402b2a:	4618      	mov	r0, r3
  402b2c:	bd80      	pop	{r7, pc}
  402b2e:	bf00      	nop
  402b30:	00402aa9 	.word	0x00402aa9

00402b34 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  402b34:	b580      	push	{r7, lr}
  402b36:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  402b38:	4b02      	ldr	r3, [pc, #8]	; (402b44 <sysclk_get_cpu_hz+0x10>)
  402b3a:	4798      	blx	r3
  402b3c:	4603      	mov	r3, r0
  402b3e:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  402b40:	4618      	mov	r0, r3
  402b42:	bd80      	pop	{r7, pc}
  402b44:	00402b1d 	.word	0x00402b1d

00402b48 <spi_reset>:
 * \brief Reset SPI and set it to Slave mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
  402b48:	b480      	push	{r7}
  402b4a:	b083      	sub	sp, #12
  402b4c:	af00      	add	r7, sp, #0
  402b4e:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  402b50:	687b      	ldr	r3, [r7, #4]
  402b52:	2280      	movs	r2, #128	; 0x80
  402b54:	601a      	str	r2, [r3, #0]
}
  402b56:	370c      	adds	r7, #12
  402b58:	46bd      	mov	sp, r7
  402b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
  402b5e:	4770      	bx	lr

00402b60 <spi_set_master_mode>:
 * \brief Set SPI to Master mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
  402b60:	b480      	push	{r7}
  402b62:	b083      	sub	sp, #12
  402b64:	af00      	add	r7, sp, #0
  402b66:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MSTR;
  402b68:	687b      	ldr	r3, [r7, #4]
  402b6a:	685b      	ldr	r3, [r3, #4]
  402b6c:	f043 0201 	orr.w	r2, r3, #1
  402b70:	687b      	ldr	r3, [r7, #4]
  402b72:	605a      	str	r2, [r3, #4]
}
  402b74:	370c      	adds	r7, #12
  402b76:	46bd      	mov	sp, r7
  402b78:	f85d 7b04 	ldr.w	r7, [sp], #4
  402b7c:	4770      	bx	lr
  402b7e:	bf00      	nop

00402b80 <spi_set_fixed_peripheral_select>:
 *  Peripheral Chip Select is controlled by SPI_MR.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_fixed_peripheral_select(Spi *p_spi)
{
  402b80:	b480      	push	{r7}
  402b82:	b083      	sub	sp, #12
  402b84:	af00      	add	r7, sp, #0
  402b86:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PS);
  402b88:	687b      	ldr	r3, [r7, #4]
  402b8a:	685b      	ldr	r3, [r3, #4]
  402b8c:	f023 0202 	bic.w	r2, r3, #2
  402b90:	687b      	ldr	r3, [r7, #4]
  402b92:	605a      	str	r2, [r3, #4]
}
  402b94:	370c      	adds	r7, #12
  402b96:	46bd      	mov	sp, r7
  402b98:	f85d 7b04 	ldr.w	r7, [sp], #4
  402b9c:	4770      	bx	lr
  402b9e:	bf00      	nop

00402ba0 <spi_disable_peripheral_select_decode>:
 * \brief Disable Peripheral Select Decode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_peripheral_select_decode(Spi *p_spi)
{
  402ba0:	b480      	push	{r7}
  402ba2:	b083      	sub	sp, #12
  402ba4:	af00      	add	r7, sp, #0
  402ba6:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_PCSDEC);
  402ba8:	687b      	ldr	r3, [r7, #4]
  402baa:	685b      	ldr	r3, [r3, #4]
  402bac:	f023 0204 	bic.w	r2, r3, #4
  402bb0:	687b      	ldr	r3, [r7, #4]
  402bb2:	605a      	str	r2, [r3, #4]
}
  402bb4:	370c      	adds	r7, #12
  402bb6:	46bd      	mov	sp, r7
  402bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
  402bbc:	4770      	bx	lr
  402bbe:	bf00      	nop

00402bc0 <spi_get_peripheral_select_decode_setting>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 for decode mode, 0 for direct mode.
 */
static inline uint32_t spi_get_peripheral_select_decode_setting(Spi *p_spi)
{
  402bc0:	b480      	push	{r7}
  402bc2:	b083      	sub	sp, #12
  402bc4:	af00      	add	r7, sp, #0
  402bc6:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PCSDEC) {
  402bc8:	687b      	ldr	r3, [r7, #4]
  402bca:	685b      	ldr	r3, [r3, #4]
  402bcc:	f003 0304 	and.w	r3, r3, #4
  402bd0:	2b00      	cmp	r3, #0
  402bd2:	d001      	beq.n	402bd8 <spi_get_peripheral_select_decode_setting+0x18>
		return 1;
  402bd4:	2301      	movs	r3, #1
  402bd6:	e000      	b.n	402bda <spi_get_peripheral_select_decode_setting+0x1a>
	} else {
		return 0;
  402bd8:	2300      	movs	r3, #0
	}
}
  402bda:	4618      	mov	r0, r3
  402bdc:	370c      	adds	r7, #12
  402bde:	46bd      	mov	sp, r7
  402be0:	f85d 7b04 	ldr.w	r7, [sp], #4
  402be4:	4770      	bx	lr
  402be6:	bf00      	nop

00402be8 <spi_disable_mode_fault_detect>:
 * \brief Disable Mode Fault Detection.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
  402be8:	b480      	push	{r7}
  402bea:	b083      	sub	sp, #12
  402bec:	af00      	add	r7, sp, #0
  402bee:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  402bf0:	687b      	ldr	r3, [r7, #4]
  402bf2:	685b      	ldr	r3, [r3, #4]
  402bf4:	f043 0210 	orr.w	r2, r3, #16
  402bf8:	687b      	ldr	r3, [r7, #4]
  402bfa:	605a      	str	r2, [r3, #4]
}
  402bfc:	370c      	adds	r7, #12
  402bfe:	46bd      	mov	sp, r7
  402c00:	f85d 7b04 	ldr.w	r7, [sp], #4
  402c04:	4770      	bx	lr
  402c06:	bf00      	nop

00402c08 <spi_disable_loopback>:
 * \brief Disable loopback mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_loopback(Spi *p_spi)
{
  402c08:	b480      	push	{r7}
  402c0a:	b083      	sub	sp, #12
  402c0c:	af00      	add	r7, sp, #0
  402c0e:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_LLB);
  402c10:	687b      	ldr	r3, [r7, #4]
  402c12:	685b      	ldr	r3, [r3, #4]
  402c14:	f023 0280 	bic.w	r2, r3, #128	; 0x80
  402c18:	687b      	ldr	r3, [r7, #4]
  402c1a:	605a      	str	r2, [r3, #4]
}
  402c1c:	370c      	adds	r7, #12
  402c1e:	46bd      	mov	sp, r7
  402c20:	f85d 7b04 	ldr.w	r7, [sp], #4
  402c24:	4770      	bx	lr
  402c26:	bf00      	nop

00402c28 <spi_master_init>:
 *
 * \param p_spi  Base address of the SPI instance.
 *
 */
void spi_master_init(Spi *p_spi)
{
  402c28:	b580      	push	{r7, lr}
  402c2a:	b082      	sub	sp, #8
  402c2c:	af00      	add	r7, sp, #0
  402c2e:	6078      	str	r0, [r7, #4]
#if SAMG55
	flexcom_enable(BOARD_FLEXCOM_SPI);
	flexcom_set_opmode(BOARD_FLEXCOM_SPI, FLEXCOM_SPI);
#else
	spi_enable_clock(p_spi);
  402c30:	6878      	ldr	r0, [r7, #4]
  402c32:	4b0f      	ldr	r3, [pc, #60]	; (402c70 <spi_master_init+0x48>)
  402c34:	4798      	blx	r3
#endif
	spi_reset(p_spi);
  402c36:	6878      	ldr	r0, [r7, #4]
  402c38:	4b0e      	ldr	r3, [pc, #56]	; (402c74 <spi_master_init+0x4c>)
  402c3a:	4798      	blx	r3
	spi_set_master_mode(p_spi);
  402c3c:	6878      	ldr	r0, [r7, #4]
  402c3e:	4b0e      	ldr	r3, [pc, #56]	; (402c78 <spi_master_init+0x50>)
  402c40:	4798      	blx	r3
	spi_disable_mode_fault_detect(p_spi);
  402c42:	6878      	ldr	r0, [r7, #4]
  402c44:	4b0d      	ldr	r3, [pc, #52]	; (402c7c <spi_master_init+0x54>)
  402c46:	4798      	blx	r3
	spi_disable_loopback(p_spi);
  402c48:	6878      	ldr	r0, [r7, #4]
  402c4a:	4b0d      	ldr	r3, [pc, #52]	; (402c80 <spi_master_init+0x58>)
  402c4c:	4798      	blx	r3
	spi_set_peripheral_chip_select_value(p_spi, DEFAULT_CHIP_ID);
  402c4e:	6878      	ldr	r0, [r7, #4]
  402c50:	2100      	movs	r1, #0
  402c52:	4b0c      	ldr	r3, [pc, #48]	; (402c84 <spi_master_init+0x5c>)
  402c54:	4798      	blx	r3
	spi_set_fixed_peripheral_select(p_spi);
  402c56:	6878      	ldr	r0, [r7, #4]
  402c58:	4b0b      	ldr	r3, [pc, #44]	; (402c88 <spi_master_init+0x60>)
  402c5a:	4798      	blx	r3
	spi_disable_peripheral_select_decode(p_spi);
  402c5c:	6878      	ldr	r0, [r7, #4]
  402c5e:	4b0b      	ldr	r3, [pc, #44]	; (402c8c <spi_master_init+0x64>)
  402c60:	4798      	blx	r3
	spi_set_delay_between_chip_select(p_spi, CONFIG_SPI_MASTER_DELAY_BCS);
  402c62:	6878      	ldr	r0, [r7, #4]
  402c64:	2100      	movs	r1, #0
  402c66:	4b0a      	ldr	r3, [pc, #40]	; (402c90 <spi_master_init+0x68>)
  402c68:	4798      	blx	r3
}
  402c6a:	3708      	adds	r7, #8
  402c6c:	46bd      	mov	sp, r7
  402c6e:	bd80      	pop	{r7, pc}
  402c70:	00404691 	.word	0x00404691
  402c74:	00402b49 	.word	0x00402b49
  402c78:	00402b61 	.word	0x00402b61
  402c7c:	00402be9 	.word	0x00402be9
  402c80:	00402c09 	.word	0x00402c09
  402c84:	004046a9 	.word	0x004046a9
  402c88:	00402b81 	.word	0x00402b81
  402c8c:	00402ba1 	.word	0x00402ba1
  402c90:	004046dd 	.word	0x004046dd

00402c94 <spi_master_setup_device>:
 * \param baud_rate Baud rate for communication with slave device in Hz.
 * \param sel_id    Board specific select id.
 */
void spi_master_setup_device(Spi *p_spi, struct spi_device *device,
		spi_flags_t flags, uint32_t baud_rate, board_spi_select_id_t sel_id)
{
  402c94:	b590      	push	{r4, r7, lr}
  402c96:	b087      	sub	sp, #28
  402c98:	af00      	add	r7, sp, #0
  402c9a:	60f8      	str	r0, [r7, #12]
  402c9c:	60b9      	str	r1, [r7, #8]
  402c9e:	603b      	str	r3, [r7, #0]
  402ca0:	4613      	mov	r3, r2
  402ca2:	71fb      	strb	r3, [r7, #7]
	int16_t baud_div = spi_calc_baudrate_div(baud_rate, sysclk_get_cpu_hz());
  402ca4:	4b21      	ldr	r3, [pc, #132]	; (402d2c <spi_master_setup_device+0x98>)
  402ca6:	4798      	blx	r3
  402ca8:	4603      	mov	r3, r0
  402caa:	6838      	ldr	r0, [r7, #0]
  402cac:	4619      	mov	r1, r3
  402cae:	4b20      	ldr	r3, [pc, #128]	; (402d30 <spi_master_setup_device+0x9c>)
  402cb0:	4798      	blx	r3
  402cb2:	4603      	mov	r3, r0
  402cb4:	82fb      	strh	r3, [r7, #22]
	/* avoid Cppcheck Warning */
	UNUSED(sel_id);
	if (-1 == baud_div) {
		Assert(0 == "Failed to find baudrate divider");
	}
	spi_set_transfer_delay(p_spi, device->id, CONFIG_SPI_MASTER_DELAY_BS,
  402cb6:	68bb      	ldr	r3, [r7, #8]
  402cb8:	681b      	ldr	r3, [r3, #0]
  402cba:	68f8      	ldr	r0, [r7, #12]
  402cbc:	4619      	mov	r1, r3
  402cbe:	2200      	movs	r2, #0
  402cc0:	2300      	movs	r3, #0
  402cc2:	4c1c      	ldr	r4, [pc, #112]	; (402d34 <spi_master_setup_device+0xa0>)
  402cc4:	47a0      	blx	r4
			CONFIG_SPI_MASTER_DELAY_BCT);
	spi_set_bits_per_transfer(p_spi, device->id,
  402cc6:	68bb      	ldr	r3, [r7, #8]
  402cc8:	681b      	ldr	r3, [r3, #0]
  402cca:	68f8      	ldr	r0, [r7, #12]
  402ccc:	4619      	mov	r1, r3
  402cce:	2208      	movs	r2, #8
  402cd0:	4b19      	ldr	r3, [pc, #100]	; (402d38 <spi_master_setup_device+0xa4>)
  402cd2:	4798      	blx	r3
			CONFIG_SPI_MASTER_BITS_PER_TRANSFER);
	spi_set_baudrate_div(p_spi, device->id, baud_div);
  402cd4:	68bb      	ldr	r3, [r7, #8]
  402cd6:	681a      	ldr	r2, [r3, #0]
  402cd8:	8afb      	ldrh	r3, [r7, #22]
  402cda:	b2db      	uxtb	r3, r3
  402cdc:	68f8      	ldr	r0, [r7, #12]
  402cde:	4611      	mov	r1, r2
  402ce0:	461a      	mov	r2, r3
  402ce2:	4b16      	ldr	r3, [pc, #88]	; (402d3c <spi_master_setup_device+0xa8>)
  402ce4:	4798      	blx	r3
	spi_configure_cs_behavior(p_spi, device->id, SPI_CS_KEEP_LOW);
  402ce6:	68bb      	ldr	r3, [r7, #8]
  402ce8:	681b      	ldr	r3, [r3, #0]
  402cea:	68f8      	ldr	r0, [r7, #12]
  402cec:	4619      	mov	r1, r3
  402cee:	2208      	movs	r2, #8
  402cf0:	4b13      	ldr	r3, [pc, #76]	; (402d40 <spi_master_setup_device+0xac>)
  402cf2:	4798      	blx	r3
	spi_set_clock_polarity(p_spi, device->id, flags >> 1);
  402cf4:	68bb      	ldr	r3, [r7, #8]
  402cf6:	681a      	ldr	r2, [r3, #0]
  402cf8:	79fb      	ldrb	r3, [r7, #7]
  402cfa:	085b      	lsrs	r3, r3, #1
  402cfc:	b2db      	uxtb	r3, r3
  402cfe:	68f8      	ldr	r0, [r7, #12]
  402d00:	4611      	mov	r1, r2
  402d02:	461a      	mov	r2, r3
  402d04:	4b0f      	ldr	r3, [pc, #60]	; (402d44 <spi_master_setup_device+0xb0>)
  402d06:	4798      	blx	r3
	spi_set_clock_phase(p_spi, device->id, ((flags & 0x1) ^ 0x1));
  402d08:	68bb      	ldr	r3, [r7, #8]
  402d0a:	681a      	ldr	r2, [r3, #0]
  402d0c:	79fb      	ldrb	r3, [r7, #7]
  402d0e:	f003 0301 	and.w	r3, r3, #1
  402d12:	2b00      	cmp	r3, #0
  402d14:	bf14      	ite	ne
  402d16:	2300      	movne	r3, #0
  402d18:	2301      	moveq	r3, #1
  402d1a:	b2db      	uxtb	r3, r3
  402d1c:	68f8      	ldr	r0, [r7, #12]
  402d1e:	4611      	mov	r1, r2
  402d20:	461a      	mov	r2, r3
  402d22:	4b09      	ldr	r3, [pc, #36]	; (402d48 <spi_master_setup_device+0xb4>)
  402d24:	4798      	blx	r3
}
  402d26:	371c      	adds	r7, #28
  402d28:	46bd      	mov	sp, r7
  402d2a:	bd90      	pop	{r4, r7, pc}
  402d2c:	00402b35 	.word	0x00402b35
  402d30:	0040490d 	.word	0x0040490d
  402d34:	0040499d 	.word	0x0040499d
  402d38:	004048c5 	.word	0x004048c5
  402d3c:	0040494d 	.word	0x0040494d
  402d40:	00404821 	.word	0x00404821
  402d44:	00404781 	.word	0x00404781
  402d48:	004047d1 	.word	0x004047d1

00402d4c <spi_select_device>:
 * \param p_spi   Base address of the SPI instance.
 * \param device  SPI device.
 *
 */
void spi_select_device(Spi *p_spi, struct spi_device *device)
{
  402d4c:	b580      	push	{r7, lr}
  402d4e:	b082      	sub	sp, #8
  402d50:	af00      	add	r7, sp, #0
  402d52:	6078      	str	r0, [r7, #4]
  402d54:	6039      	str	r1, [r7, #0]
	if (spi_get_peripheral_select_decode_setting(p_spi)) {
  402d56:	6878      	ldr	r0, [r7, #4]
  402d58:	4b10      	ldr	r3, [pc, #64]	; (402d9c <spi_select_device+0x50>)
  402d5a:	4798      	blx	r3
  402d5c:	4603      	mov	r3, r0
  402d5e:	2b00      	cmp	r3, #0
  402d60:	d00a      	beq.n	402d78 <spi_select_device+0x2c>
		if (device->id < MAX_NUM_WITH_DECODER) {
  402d62:	683b      	ldr	r3, [r7, #0]
  402d64:	681b      	ldr	r3, [r3, #0]
  402d66:	2b0f      	cmp	r3, #15
  402d68:	d814      	bhi.n	402d94 <spi_select_device+0x48>
			spi_set_peripheral_chip_select_value(p_spi, device->id);
  402d6a:	683b      	ldr	r3, [r7, #0]
  402d6c:	681b      	ldr	r3, [r3, #0]
  402d6e:	6878      	ldr	r0, [r7, #4]
  402d70:	4619      	mov	r1, r3
  402d72:	4b0b      	ldr	r3, [pc, #44]	; (402da0 <spi_select_device+0x54>)
  402d74:	4798      	blx	r3
  402d76:	e00d      	b.n	402d94 <spi_select_device+0x48>
		}
	} else {
		if (device->id < MAX_NUM_WITHOUT_DECODER) {
  402d78:	683b      	ldr	r3, [r7, #0]
  402d7a:	681b      	ldr	r3, [r3, #0]
  402d7c:	2b03      	cmp	r3, #3
  402d7e:	d809      	bhi.n	402d94 <spi_select_device+0x48>
			spi_set_peripheral_chip_select_value(p_spi, (~(1 << device->id)));
  402d80:	683b      	ldr	r3, [r7, #0]
  402d82:	681b      	ldr	r3, [r3, #0]
  402d84:	2201      	movs	r2, #1
  402d86:	fa02 f303 	lsl.w	r3, r2, r3
  402d8a:	43db      	mvns	r3, r3
  402d8c:	6878      	ldr	r0, [r7, #4]
  402d8e:	4619      	mov	r1, r3
  402d90:	4b03      	ldr	r3, [pc, #12]	; (402da0 <spi_select_device+0x54>)
  402d92:	4798      	blx	r3
		}
	}
}
  402d94:	3708      	adds	r7, #8
  402d96:	46bd      	mov	sp, r7
  402d98:	bd80      	pop	{r7, pc}
  402d9a:	bf00      	nop
  402d9c:	00402bc1 	.word	0x00402bc1
  402da0:	004046a9 	.word	0x004046a9

00402da4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  402da4:	b580      	push	{r7, lr}
  402da6:	b086      	sub	sp, #24
  402da8:	af00      	add	r7, sp, #0
  402daa:	60f8      	str	r0, [r7, #12]
  402dac:	60b9      	str	r1, [r7, #8]
  402dae:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  402db0:	2300      	movs	r3, #0
  402db2:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  402db4:	68fb      	ldr	r3, [r7, #12]
  402db6:	2b00      	cmp	r3, #0
  402db8:	d002      	beq.n	402dc0 <_read+0x1c>
		return -1;
  402dba:	f04f 33ff 	mov.w	r3, #4294967295
  402dbe:	e014      	b.n	402dea <_read+0x46>
	}

	for (; len > 0; --len) {
  402dc0:	e00f      	b.n	402de2 <_read+0x3e>
		ptr_get(stdio_base, ptr);
  402dc2:	4b0c      	ldr	r3, [pc, #48]	; (402df4 <_read+0x50>)
  402dc4:	681b      	ldr	r3, [r3, #0]
  402dc6:	4a0c      	ldr	r2, [pc, #48]	; (402df8 <_read+0x54>)
  402dc8:	6812      	ldr	r2, [r2, #0]
  402dca:	4610      	mov	r0, r2
  402dcc:	68b9      	ldr	r1, [r7, #8]
  402dce:	4798      	blx	r3
		ptr++;
  402dd0:	68bb      	ldr	r3, [r7, #8]
  402dd2:	3301      	adds	r3, #1
  402dd4:	60bb      	str	r3, [r7, #8]
		nChars++;
  402dd6:	697b      	ldr	r3, [r7, #20]
  402dd8:	3301      	adds	r3, #1
  402dda:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
  402ddc:	687b      	ldr	r3, [r7, #4]
  402dde:	3b01      	subs	r3, #1
  402de0:	607b      	str	r3, [r7, #4]
  402de2:	687b      	ldr	r3, [r7, #4]
  402de4:	2b00      	cmp	r3, #0
  402de6:	dcec      	bgt.n	402dc2 <_read+0x1e>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
  402de8:	697b      	ldr	r3, [r7, #20]
}
  402dea:	4618      	mov	r0, r3
  402dec:	3718      	adds	r7, #24
  402dee:	46bd      	mov	sp, r7
  402df0:	bd80      	pop	{r7, pc}
  402df2:	bf00      	nop
  402df4:	20003fd8 	.word	0x20003fd8
  402df8:	20003fe0 	.word	0x20003fe0

00402dfc <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  402dfc:	b580      	push	{r7, lr}
  402dfe:	b086      	sub	sp, #24
  402e00:	af00      	add	r7, sp, #0
  402e02:	60f8      	str	r0, [r7, #12]
  402e04:	60b9      	str	r1, [r7, #8]
  402e06:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  402e08:	2300      	movs	r3, #0
  402e0a:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  402e0c:	68fb      	ldr	r3, [r7, #12]
  402e0e:	2b01      	cmp	r3, #1
  402e10:	d008      	beq.n	402e24 <_write+0x28>
  402e12:	68fb      	ldr	r3, [r7, #12]
  402e14:	2b02      	cmp	r3, #2
  402e16:	d005      	beq.n	402e24 <_write+0x28>
  402e18:	68fb      	ldr	r3, [r7, #12]
  402e1a:	2b03      	cmp	r3, #3
  402e1c:	d002      	beq.n	402e24 <_write+0x28>
		return -1;
  402e1e:	f04f 33ff 	mov.w	r3, #4294967295
  402e22:	e01b      	b.n	402e5c <_write+0x60>
	}

	for (; len != 0; --len) {
  402e24:	e016      	b.n	402e54 <_write+0x58>
		if (ptr_put(stdio_base, *ptr++) < 0) {
  402e26:	4b0f      	ldr	r3, [pc, #60]	; (402e64 <_write+0x68>)
  402e28:	681a      	ldr	r2, [r3, #0]
  402e2a:	4b0f      	ldr	r3, [pc, #60]	; (402e68 <_write+0x6c>)
  402e2c:	6819      	ldr	r1, [r3, #0]
  402e2e:	68bb      	ldr	r3, [r7, #8]
  402e30:	1c58      	adds	r0, r3, #1
  402e32:	60b8      	str	r0, [r7, #8]
  402e34:	781b      	ldrb	r3, [r3, #0]
  402e36:	4608      	mov	r0, r1
  402e38:	4619      	mov	r1, r3
  402e3a:	4790      	blx	r2
  402e3c:	4603      	mov	r3, r0
  402e3e:	2b00      	cmp	r3, #0
  402e40:	da02      	bge.n	402e48 <_write+0x4c>
			return -1;
  402e42:	f04f 33ff 	mov.w	r3, #4294967295
  402e46:	e009      	b.n	402e5c <_write+0x60>
		}
		++nChars;
  402e48:	697b      	ldr	r3, [r7, #20]
  402e4a:	3301      	adds	r3, #1
  402e4c:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
  402e4e:	687b      	ldr	r3, [r7, #4]
  402e50:	3b01      	subs	r3, #1
  402e52:	607b      	str	r3, [r7, #4]
  402e54:	687b      	ldr	r3, [r7, #4]
  402e56:	2b00      	cmp	r3, #0
  402e58:	d1e5      	bne.n	402e26 <_write+0x2a>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
  402e5a:	697b      	ldr	r3, [r7, #20]
}
  402e5c:	4618      	mov	r0, r3
  402e5e:	3718      	adds	r7, #24
  402e60:	46bd      	mov	sp, r7
  402e62:	bd80      	pop	{r7, pc}
  402e64:	20003fdc 	.word	0x20003fdc
  402e68:	20003fe0 	.word	0x20003fe0

00402e6c <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  402e6c:	b580      	push	{r7, lr}
  402e6e:	b082      	sub	sp, #8
  402e70:	af00      	add	r7, sp, #0
  402e72:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  402e74:	6878      	ldr	r0, [r7, #4]
  402e76:	4b02      	ldr	r3, [pc, #8]	; (402e80 <sysclk_enable_peripheral_clock+0x14>)
  402e78:	4798      	blx	r3
}
  402e7a:	3708      	adds	r7, #8
  402e7c:	46bd      	mov	sp, r7
  402e7e:	bd80      	pop	{r7, pc}
  402e80:	00404601 	.word	0x00404601

00402e84 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  402e84:	b580      	push	{r7, lr}
  402e86:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  402e88:	200b      	movs	r0, #11
  402e8a:	4b04      	ldr	r3, [pc, #16]	; (402e9c <ioport_init+0x18>)
  402e8c:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  402e8e:	200c      	movs	r0, #12
  402e90:	4b02      	ldr	r3, [pc, #8]	; (402e9c <ioport_init+0x18>)
  402e92:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  402e94:	200d      	movs	r0, #13
  402e96:	4b01      	ldr	r3, [pc, #4]	; (402e9c <ioport_init+0x18>)
  402e98:	4798      	blx	r3
	arch_ioport_init();
}
  402e9a:	bd80      	pop	{r7, pc}
  402e9c:	00402e6d 	.word	0x00402e6d

00402ea0 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  402ea0:	b580      	push	{r7, lr}
  402ea2:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  402ea4:	4b3a      	ldr	r3, [pc, #232]	; (402f90 <board_init+0xf0>)
  402ea6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402eaa:	605a      	str	r2, [r3, #4]

	/* GPIO has been deprecated, the old code just keeps it for compatibility.
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
  402eac:	4b39      	ldr	r3, [pc, #228]	; (402f94 <board_init+0xf4>)
  402eae:	4798      	blx	r3

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  402eb0:	2017      	movs	r0, #23
  402eb2:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  402eb6:	4b38      	ldr	r3, [pc, #224]	; (402f98 <board_init+0xf8>)
  402eb8:	4798      	blx	r3
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  402eba:	202e      	movs	r0, #46	; 0x2e
  402ebc:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  402ec0:	4b35      	ldr	r3, [pc, #212]	; (402f98 <board_init+0xf8>)
  402ec2:	4798      	blx	r3
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
  402ec4:	2019      	movs	r0, #25
  402ec6:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  402eca:	4b33      	ldr	r3, [pc, #204]	; (402f98 <board_init+0xf8>)
  402ecc:	4798      	blx	r3

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  402ece:	200f      	movs	r0, #15
  402ed0:	4932      	ldr	r1, [pc, #200]	; (402f9c <board_init+0xfc>)
  402ed2:	4b31      	ldr	r3, [pc, #196]	; (402f98 <board_init+0xf8>)
  402ed4:	4798      	blx	r3
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  402ed6:	2010      	movs	r0, #16
  402ed8:	4931      	ldr	r1, [pc, #196]	; (402fa0 <board_init+0x100>)
  402eda:	4b2f      	ldr	r3, [pc, #188]	; (402f98 <board_init+0xf8>)
  402edc:	4798      	blx	r3

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  402ede:	4831      	ldr	r0, [pc, #196]	; (402fa4 <board_init+0x104>)
  402ee0:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  402ee4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  402ee8:	4b2f      	ldr	r3, [pc, #188]	; (402fa8 <board_init+0x108>)
  402eea:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  402eec:	2000      	movs	r0, #0
  402eee:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402ef2:	4b29      	ldr	r3, [pc, #164]	; (402f98 <board_init+0xf8>)
  402ef4:	4798      	blx	r3

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  402ef6:	2008      	movs	r0, #8
  402ef8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402efc:	4b26      	ldr	r3, [pc, #152]	; (402f98 <board_init+0xf8>)
  402efe:	4798      	blx	r3
	/* Configure PWM LED1 pin */
	gpio_configure_pin(PIN_PWM_LED1_GPIO, PIN_PWM_LED1_FLAGS);
#endif

#ifdef CONF_BOARD_TWI0
		gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  402f00:	2003      	movs	r0, #3
  402f02:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402f06:	4b24      	ldr	r3, [pc, #144]	; (402f98 <board_init+0xf8>)
  402f08:	4798      	blx	r3
		gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  402f0a:	2004      	movs	r0, #4
  402f0c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402f10:	4b21      	ldr	r3, [pc, #132]	; (402f98 <board_init+0xf8>)
  402f12:	4798      	blx	r3
		gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#if (defined CONF_BOARD_SPI) || (defined CONF_BOARD_SD_MMC_SPI)
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  402f14:	200c      	movs	r0, #12
  402f16:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402f1a:	4b1f      	ldr	r3, [pc, #124]	; (402f98 <board_init+0xf8>)
  402f1c:	4798      	blx	r3
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  402f1e:	200d      	movs	r0, #13
  402f20:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402f24:	4b1c      	ldr	r3, [pc, #112]	; (402f98 <board_init+0xf8>)
  402f26:	4798      	blx	r3
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  402f28:	200e      	movs	r0, #14
  402f2a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402f2e:	4b1a      	ldr	r3, [pc, #104]	; (402f98 <board_init+0xf8>)
  402f30:	4798      	blx	r3

	#ifdef CONF_BOARD_SPI_NPCS1
		#if defined(CONF_BOARD_SPI_NPCS1_GPIO) && defined(CONF_BOARD_SPI_NPCS1_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS1_GPIO, CONF_BOARD_SPI_NPCS1_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS1_PA31_GPIO, SPI_NPCS1_PA31_FLAGS);
  402f32:	201f      	movs	r0, #31
  402f34:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402f38:	4b17      	ldr	r3, [pc, #92]	; (402f98 <board_init+0xf8>)
  402f3a:	4798      	blx	r3

	#ifdef CONF_BOARD_SPI_NPCS2
		#if defined(CONF_BOARD_SPI_NPCS2_GPIO) && defined(CONF_BOARD_SPI_NPCS2_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS2_GPIO, CONF_BOARD_SPI_NPCS2_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  402f3c:	201e      	movs	r0, #30
  402f3e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402f42:	4b15      	ldr	r3, [pc, #84]	; (402f98 <board_init+0xf8>)
  402f44:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#ifdef CONF_BOARD_ILI9225
	/* Configure SPI LCD control pin */
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  402f46:	200c      	movs	r0, #12
  402f48:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402f4c:	4b12      	ldr	r3, [pc, #72]	; (402f98 <board_init+0xf8>)
  402f4e:	4798      	blx	r3
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  402f50:	200d      	movs	r0, #13
  402f52:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402f56:	4b10      	ldr	r3, [pc, #64]	; (402f98 <board_init+0xf8>)
  402f58:	4798      	blx	r3
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  402f5a:	200e      	movs	r0, #14
  402f5c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402f60:	4b0d      	ldr	r3, [pc, #52]	; (402f98 <board_init+0xf8>)
  402f62:	4798      	blx	r3
	gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  402f64:	201e      	movs	r0, #30
  402f66:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402f6a:	4b0b      	ldr	r3, [pc, #44]	; (402f98 <board_init+0xf8>)
  402f6c:	4798      	blx	r3
	gpio_configure_pin(BOARD_ILI9225_RS_GPIO, BOARD_ILI9225_RS_FLAGS);
  402f6e:	201c      	movs	r0, #28
  402f70:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  402f74:	4b08      	ldr	r3, [pc, #32]	; (402f98 <board_init+0xf8>)
  402f76:	4798      	blx	r3
	gpio_configure_pin(BOARD_ILI9225_RSTN_GPIO, BOARD_ILI9225_RSTN_FLAGS);
  402f78:	201d      	movs	r0, #29
  402f7a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  402f7e:	4b06      	ldr	r3, [pc, #24]	; (402f98 <board_init+0xf8>)
  402f80:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_AAT3193
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  402f82:	204d      	movs	r0, #77	; 0x4d
  402f84:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  402f88:	4b03      	ldr	r3, [pc, #12]	; (402f98 <board_init+0xf8>)
  402f8a:	4798      	blx	r3
#ifdef CONF_BOARD_ISO7816
	/* Configure ISO7816 interface TXD & SCK pin */
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
	gpio_configure_pin(PIN_USART0_SCK_IDX, PIN_USART0_SCK_FLAGS);
#endif
}
  402f8c:	bd80      	pop	{r7, pc}
  402f8e:	bf00      	nop
  402f90:	400e1450 	.word	0x400e1450
  402f94:	00402e85 	.word	0x00402e85
  402f98:	00403f79 	.word	0x00403f79
  402f9c:	28000079 	.word	0x28000079
  402fa0:	28000059 	.word	0x28000059
  402fa4:	400e0e00 	.word	0x400e0e00
  402fa8:	0040412d 	.word	0x0040412d

00402fac <LED_On>:
 * \param led_gpio LED to turn on (LEDx_GPIO).
 *
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_On(uint32_t led_gpio)
{
  402fac:	b580      	push	{r7, lr}
  402fae:	b084      	sub	sp, #16
  402fb0:	af00      	add	r7, sp, #0
  402fb2:	6078      	str	r0, [r7, #4]
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
  402fb4:	2300      	movs	r3, #0
  402fb6:	60fb      	str	r3, [r7, #12]
  402fb8:	e017      	b.n	402fea <LED_On+0x3e>
		if (led_gpio == LED_DESCRIPTOR[i].ul_port_id) {
  402fba:	4b0f      	ldr	r3, [pc, #60]	; (402ff8 <LED_On+0x4c>)
  402fbc:	68fa      	ldr	r2, [r7, #12]
  402fbe:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
  402fc2:	687b      	ldr	r3, [r7, #4]
  402fc4:	429a      	cmp	r2, r3
  402fc6:	d10d      	bne.n	402fe4 <LED_On+0x38>
			if (LED_DESCRIPTOR[i].ul_active_level == ACTIVE_LEVEL_IS_HIGH) {
  402fc8:	4a0b      	ldr	r2, [pc, #44]	; (402ff8 <LED_On+0x4c>)
  402fca:	68fb      	ldr	r3, [r7, #12]
  402fcc:	00db      	lsls	r3, r3, #3
  402fce:	4413      	add	r3, r2
  402fd0:	685b      	ldr	r3, [r3, #4]
  402fd2:	2b01      	cmp	r3, #1
  402fd4:	d103      	bne.n	402fde <LED_On+0x32>
				gpio_set_pin_high(led_gpio);
  402fd6:	6878      	ldr	r0, [r7, #4]
  402fd8:	4b08      	ldr	r3, [pc, #32]	; (402ffc <LED_On+0x50>)
  402fda:	4798      	blx	r3
  402fdc:	e002      	b.n	402fe4 <LED_On+0x38>
			} else {
				gpio_set_pin_low(led_gpio);
  402fde:	6878      	ldr	r0, [r7, #4]
  402fe0:	4b07      	ldr	r3, [pc, #28]	; (403000 <LED_On+0x54>)
  402fe2:	4798      	blx	r3
 * \note The pins of the specified LEDs are set to GPIO output mode.
 */
void LED_On(uint32_t led_gpio)
{
	uint32_t i;
	for (i = 0; i < BOARD_NUM_OF_LED; i++) {
  402fe4:	68fb      	ldr	r3, [r7, #12]
  402fe6:	3301      	adds	r3, #1
  402fe8:	60fb      	str	r3, [r7, #12]
  402fea:	68fb      	ldr	r3, [r7, #12]
  402fec:	2b03      	cmp	r3, #3
  402fee:	d9e4      	bls.n	402fba <LED_On+0xe>
			} else {
				gpio_set_pin_low(led_gpio);
			}
		}
	}
}
  402ff0:	3710      	adds	r7, #16
  402ff2:	46bd      	mov	sp, r7
  402ff4:	bd80      	pop	{r7, pc}
  402ff6:	bf00      	nop
  402ff8:	00412248 	.word	0x00412248
  402ffc:	00403ec9 	.word	0x00403ec9
  403000:	00403ef5 	.word	0x00403ef5

00403004 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  403004:	b480      	push	{r7}
  403006:	b08b      	sub	sp, #44	; 0x2c
  403008:	af00      	add	r7, sp, #0
  40300a:	6078      	str	r0, [r7, #4]
  40300c:	460b      	mov	r3, r1
  40300e:	70fb      	strb	r3, [r7, #3]
  403010:	687b      	ldr	r3, [r7, #4]
  403012:	627b      	str	r3, [r7, #36]	; 0x24
  403014:	78fb      	ldrb	r3, [r7, #3]
  403016:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  40301a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40301c:	61fb      	str	r3, [r7, #28]
  40301e:	69fb      	ldr	r3, [r7, #28]
  403020:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  403022:	69bb      	ldr	r3, [r7, #24]
  403024:	095b      	lsrs	r3, r3, #5
  403026:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  403028:	697b      	ldr	r3, [r7, #20]
  40302a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40302e:	f203 7307 	addw	r3, r3, #1799	; 0x707
  403032:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  403034:	613b      	str	r3, [r7, #16]

	if (level) {
  403036:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  40303a:	2b00      	cmp	r3, #0
  40303c:	d009      	beq.n	403052 <ioport_set_pin_level+0x4e>
  40303e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403040:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  403042:	68fb      	ldr	r3, [r7, #12]
  403044:	f003 031f 	and.w	r3, r3, #31
  403048:	2201      	movs	r2, #1
  40304a:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40304c:	693b      	ldr	r3, [r7, #16]
  40304e:	631a      	str	r2, [r3, #48]	; 0x30
  403050:	e008      	b.n	403064 <ioport_set_pin_level+0x60>
  403052:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403054:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  403056:	68bb      	ldr	r3, [r7, #8]
  403058:	f003 031f 	and.w	r3, r3, #31
  40305c:	2201      	movs	r2, #1
  40305e:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  403060:	693b      	ldr	r3, [r7, #16]
  403062:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_set_pin_level(pin, level);
}
  403064:	372c      	adds	r7, #44	; 0x2c
  403066:	46bd      	mov	sp, r7
  403068:	f85d 7b04 	ldr.w	r7, [sp], #4
  40306c:	4770      	bx	lr
  40306e:	bf00      	nop

00403070 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  403070:	b580      	push	{r7, lr}
  403072:	b084      	sub	sp, #16
  403074:	af00      	add	r7, sp, #0
  403076:	6078      	str	r0, [r7, #4]
#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  403078:	687b      	ldr	r3, [r7, #4]
  40307a:	f1c3 0311 	rsb	r3, r3, #17
  40307e:	607b      	str	r3, [r7, #4]
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  403080:	687b      	ldr	r3, [r7, #4]
  403082:	2b10      	cmp	r3, #16
  403084:	bf28      	it	cs
  403086:	2310      	movcs	r3, #16
  403088:	607b      	str	r3, [r7, #4]
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  40308a:	687b      	ldr	r3, [r7, #4]
  40308c:	2b00      	cmp	r3, #0
  40308e:	d001      	beq.n	403094 <aat31xx_set_backlight+0x24>
  403090:	687b      	ldr	r3, [r7, #4]
  403092:	e000      	b.n	403096 <aat31xx_set_backlight+0x26>
  403094:	2301      	movs	r3, #1
  403096:	607b      	str	r3, [r7, #4]

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  403098:	2300      	movs	r3, #0
  40309a:	60fb      	str	r3, [r7, #12]
  40309c:	e01a      	b.n	4030d4 <aat31xx_set_backlight+0x64>
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  40309e:	204d      	movs	r0, #77	; 0x4d
  4030a0:	2100      	movs	r1, #0
  4030a2:	4b14      	ldr	r3, [pc, #80]	; (4030f4 <aat31xx_set_backlight+0x84>)
  4030a4:	4798      	blx	r3
		ul_delay = DELAY_PULSE;
  4030a6:	2318      	movs	r3, #24
  4030a8:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  4030aa:	bf00      	nop
  4030ac:	68bb      	ldr	r3, [r7, #8]
  4030ae:	1e5a      	subs	r2, r3, #1
  4030b0:	60ba      	str	r2, [r7, #8]
  4030b2:	2b00      	cmp	r3, #0
  4030b4:	d1fa      	bne.n	4030ac <aat31xx_set_backlight+0x3c>
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);
  4030b6:	204d      	movs	r0, #77	; 0x4d
  4030b8:	2101      	movs	r1, #1
  4030ba:	4b0e      	ldr	r3, [pc, #56]	; (4030f4 <aat31xx_set_backlight+0x84>)
  4030bc:	4798      	blx	r3

		ul_delay = DELAY_PULSE;
  4030be:	2318      	movs	r3, #24
  4030c0:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  4030c2:	bf00      	nop
  4030c4:	68bb      	ldr	r3, [r7, #8]
  4030c6:	1e5a      	subs	r2, r3, #1
  4030c8:	60ba      	str	r2, [r7, #8]
  4030ca:	2b00      	cmp	r3, #0
  4030cc:	d1fa      	bne.n	4030c4 <aat31xx_set_backlight+0x54>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  4030ce:	68fb      	ldr	r3, [r7, #12]
  4030d0:	3301      	adds	r3, #1
  4030d2:	60fb      	str	r3, [r7, #12]
  4030d4:	68fa      	ldr	r2, [r7, #12]
  4030d6:	687b      	ldr	r3, [r7, #4]
  4030d8:	429a      	cmp	r2, r3
  4030da:	d3e0      	bcc.n	40309e <aat31xx_set_backlight+0x2e>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  4030dc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4030e0:	60bb      	str	r3, [r7, #8]
	while (ul_delay--) {
  4030e2:	bf00      	nop
  4030e4:	68bb      	ldr	r3, [r7, #8]
  4030e6:	1e5a      	subs	r2, r3, #1
  4030e8:	60ba      	str	r2, [r7, #8]
  4030ea:	2b00      	cmp	r3, #0
  4030ec:	d1fa      	bne.n	4030e4 <aat31xx_set_backlight+0x74>
	}
}
  4030ee:	3710      	adds	r7, #16
  4030f0:	46bd      	mov	sp, r7
  4030f2:	bd80      	pop	{r7, pc}
  4030f4:	00403005 	.word	0x00403005

004030f8 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  4030f8:	b580      	push	{r7, lr}
  4030fa:	b082      	sub	sp, #8
  4030fc:	af00      	add	r7, sp, #0
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  4030fe:	204d      	movs	r0, #77	; 0x4d
  403100:	2100      	movs	r1, #0
  403102:	4b07      	ldr	r3, [pc, #28]	; (403120 <aat31xx_disable_backlight+0x28>)
  403104:	4798      	blx	r3

	ul_delay = DELAY_DISABLE;
  403106:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  40310a:	607b      	str	r3, [r7, #4]
	while (ul_delay--) {
  40310c:	bf00      	nop
  40310e:	687b      	ldr	r3, [r7, #4]
  403110:	1e5a      	subs	r2, r3, #1
  403112:	607a      	str	r2, [r7, #4]
  403114:	2b00      	cmp	r3, #0
  403116:	d1fa      	bne.n	40310e <aat31xx_disable_backlight+0x16>
	}
}
  403118:	3708      	adds	r7, #8
  40311a:	46bd      	mov	sp, r7
  40311c:	bd80      	pop	{r7, pc}
  40311e:	bf00      	nop
  403120:	00403005 	.word	0x00403005

00403124 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  403124:	b480      	push	{r7}
  403126:	b083      	sub	sp, #12
  403128:	af00      	add	r7, sp, #0
  40312a:	4603      	mov	r3, r0
  40312c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  40312e:	4b08      	ldr	r3, [pc, #32]	; (403150 <NVIC_EnableIRQ+0x2c>)
  403130:	f997 2007 	ldrsb.w	r2, [r7, #7]
  403134:	0952      	lsrs	r2, r2, #5
  403136:	79f9      	ldrb	r1, [r7, #7]
  403138:	f001 011f 	and.w	r1, r1, #31
  40313c:	2001      	movs	r0, #1
  40313e:	fa00 f101 	lsl.w	r1, r0, r1
  403142:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  403146:	370c      	adds	r7, #12
  403148:	46bd      	mov	sp, r7
  40314a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40314e:	4770      	bx	lr
  403150:	e000e100 	.word	0xe000e100

00403154 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  403154:	b480      	push	{r7}
  403156:	b083      	sub	sp, #12
  403158:	af00      	add	r7, sp, #0
  40315a:	4603      	mov	r3, r0
  40315c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  40315e:	4b09      	ldr	r3, [pc, #36]	; (403184 <NVIC_DisableIRQ+0x30>)
  403160:	f997 2007 	ldrsb.w	r2, [r7, #7]
  403164:	0952      	lsrs	r2, r2, #5
  403166:	79f9      	ldrb	r1, [r7, #7]
  403168:	f001 011f 	and.w	r1, r1, #31
  40316c:	2001      	movs	r0, #1
  40316e:	fa00 f101 	lsl.w	r1, r0, r1
  403172:	3220      	adds	r2, #32
  403174:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  403178:	370c      	adds	r7, #12
  40317a:	46bd      	mov	sp, r7
  40317c:	f85d 7b04 	ldr.w	r7, [sp], #4
  403180:	4770      	bx	lr
  403182:	bf00      	nop
  403184:	e000e100 	.word	0xe000e100

00403188 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  403188:	b480      	push	{r7}
  40318a:	b083      	sub	sp, #12
  40318c:	af00      	add	r7, sp, #0
  40318e:	4603      	mov	r3, r0
  403190:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  403192:	4b09      	ldr	r3, [pc, #36]	; (4031b8 <NVIC_ClearPendingIRQ+0x30>)
  403194:	f997 2007 	ldrsb.w	r2, [r7, #7]
  403198:	0952      	lsrs	r2, r2, #5
  40319a:	79f9      	ldrb	r1, [r7, #7]
  40319c:	f001 011f 	and.w	r1, r1, #31
  4031a0:	2001      	movs	r0, #1
  4031a2:	fa00 f101 	lsl.w	r1, r0, r1
  4031a6:	3260      	adds	r2, #96	; 0x60
  4031a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4031ac:	370c      	adds	r7, #12
  4031ae:	46bd      	mov	sp, r7
  4031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4031b4:	4770      	bx	lr
  4031b6:	bf00      	nop
  4031b8:	e000e100 	.word	0xe000e100

004031bc <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  4031bc:	b480      	push	{r7}
  4031be:	b083      	sub	sp, #12
  4031c0:	af00      	add	r7, sp, #0
  4031c2:	4603      	mov	r3, r0
  4031c4:	6039      	str	r1, [r7, #0]
  4031c6:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  4031c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4031cc:	2b00      	cmp	r3, #0
  4031ce:	da0b      	bge.n	4031e8 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4031d0:	490d      	ldr	r1, [pc, #52]	; (403208 <NVIC_SetPriority+0x4c>)
  4031d2:	79fb      	ldrb	r3, [r7, #7]
  4031d4:	f003 030f 	and.w	r3, r3, #15
  4031d8:	3b04      	subs	r3, #4
  4031da:	683a      	ldr	r2, [r7, #0]
  4031dc:	b2d2      	uxtb	r2, r2
  4031de:	0112      	lsls	r2, r2, #4
  4031e0:	b2d2      	uxtb	r2, r2
  4031e2:	440b      	add	r3, r1
  4031e4:	761a      	strb	r2, [r3, #24]
  4031e6:	e009      	b.n	4031fc <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4031e8:	4908      	ldr	r1, [pc, #32]	; (40320c <NVIC_SetPriority+0x50>)
  4031ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4031ee:	683a      	ldr	r2, [r7, #0]
  4031f0:	b2d2      	uxtb	r2, r2
  4031f2:	0112      	lsls	r2, r2, #4
  4031f4:	b2d2      	uxtb	r2, r2
  4031f6:	440b      	add	r3, r1
  4031f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  4031fc:	370c      	adds	r7, #12
  4031fe:	46bd      	mov	sp, r7
  403200:	f85d 7b04 	ldr.w	r7, [sp], #4
  403204:	4770      	bx	lr
  403206:	bf00      	nop
  403208:	e000ed00 	.word	0xe000ed00
  40320c:	e000e100 	.word	0xe000e100

00403210 <spi_reset>:
 * \brief Reset SPI and set it to Slave mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
  403210:	b480      	push	{r7}
  403212:	b083      	sub	sp, #12
  403214:	af00      	add	r7, sp, #0
  403216:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  403218:	687b      	ldr	r3, [r7, #4]
  40321a:	2280      	movs	r2, #128	; 0x80
  40321c:	601a      	str	r2, [r3, #0]
}
  40321e:	370c      	adds	r7, #12
  403220:	46bd      	mov	sp, r7
  403222:	f85d 7b04 	ldr.w	r7, [sp], #4
  403226:	4770      	bx	lr

00403228 <spi_enable>:
 * \brief Enable SPI.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
  403228:	b480      	push	{r7}
  40322a:	b083      	sub	sp, #12
  40322c:	af00      	add	r7, sp, #0
  40322e:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIEN;
  403230:	687b      	ldr	r3, [r7, #4]
  403232:	2201      	movs	r2, #1
  403234:	601a      	str	r2, [r3, #0]
}
  403236:	370c      	adds	r7, #12
  403238:	46bd      	mov	sp, r7
  40323a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40323e:	4770      	bx	lr

00403240 <spi_disable>:
 * should check TX_EMPTY before disabling SPI.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
  403240:	b480      	push	{r7}
  403242:	b083      	sub	sp, #12
  403244:	af00      	add	r7, sp, #0
  403246:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  403248:	687b      	ldr	r3, [r7, #4]
  40324a:	2202      	movs	r2, #2
  40324c:	601a      	str	r2, [r3, #0]
}
  40324e:	370c      	adds	r7, #12
  403250:	46bd      	mov	sp, r7
  403252:	f85d 7b04 	ldr.w	r7, [sp], #4
  403256:	4770      	bx	lr

00403258 <spi_set_lastxfer>:
 *  The next transfer is the last transfer and after that CS is de-asserted.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_lastxfer(Spi *p_spi)
{
  403258:	b480      	push	{r7}
  40325a:	b083      	sub	sp, #12
  40325c:	af00      	add	r7, sp, #0
  40325e:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_LASTXFER;
  403260:	687b      	ldr	r3, [r7, #4]
  403262:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  403266:	601a      	str	r2, [r3, #0]
}
  403268:	370c      	adds	r7, #12
  40326a:	46bd      	mov	sp, r7
  40326c:	f85d 7b04 	ldr.w	r7, [sp], #4
  403270:	4770      	bx	lr
  403272:	bf00      	nop

00403274 <spi_enable_interrupt>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
  403274:	b480      	push	{r7}
  403276:	b083      	sub	sp, #12
  403278:	af00      	add	r7, sp, #0
  40327a:	6078      	str	r0, [r7, #4]
  40327c:	6039      	str	r1, [r7, #0]
	p_spi->SPI_IER = ul_sources;
  40327e:	687b      	ldr	r3, [r7, #4]
  403280:	683a      	ldr	r2, [r7, #0]
  403282:	615a      	str	r2, [r3, #20]
}
  403284:	370c      	adds	r7, #12
  403286:	46bd      	mov	sp, r7
  403288:	f85d 7b04 	ldr.w	r7, [sp], #4
  40328c:	4770      	bx	lr
  40328e:	bf00      	nop

00403290 <spi_disable_interrupt>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be disabled.
 */
static inline void spi_disable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
  403290:	b480      	push	{r7}
  403292:	b083      	sub	sp, #12
  403294:	af00      	add	r7, sp, #0
  403296:	6078      	str	r0, [r7, #4]
  403298:	6039      	str	r1, [r7, #0]
	p_spi->SPI_IDR = ul_sources;
  40329a:	687b      	ldr	r3, [r7, #4]
  40329c:	683a      	ldr	r2, [r7, #0]
  40329e:	619a      	str	r2, [r3, #24]
}
  4032a0:	370c      	adds	r7, #12
  4032a2:	46bd      	mov	sp, r7
  4032a4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4032a8:	4770      	bx	lr
  4032aa:	bf00      	nop

004032ac <spi_read_interrupt_mask>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return The interrupt mask value.
 */
static inline uint32_t spi_read_interrupt_mask(Spi *p_spi)
{
  4032ac:	b480      	push	{r7}
  4032ae:	b083      	sub	sp, #12
  4032b0:	af00      	add	r7, sp, #0
  4032b2:	6078      	str	r0, [r7, #4]
	return p_spi->SPI_IMR;
  4032b4:	687b      	ldr	r3, [r7, #4]
  4032b6:	69db      	ldr	r3, [r3, #28]
}
  4032b8:	4618      	mov	r0, r3
  4032ba:	370c      	adds	r7, #12
  4032bc:	46bd      	mov	sp, r7
  4032be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4032c2:	4770      	bx	lr

004032c4 <ili9225_write_cmd>:
 * \brief Send command to LCD controller.
 *
 * \param uc_cmd command.
 */
static void ili9225_write_cmd(uint8_t uc_cmd)
{
  4032c4:	b590      	push	{r4, r7, lr}
  4032c6:	b083      	sub	sp, #12
  4032c8:	af00      	add	r7, sp, #0
  4032ca:	4603      	mov	r3, r0
  4032cc:	71fb      	strb	r3, [r7, #7]
	/* Configure SPI Chip Select: SPI Mode 0, 8bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_8_BIT);
  4032ce:	480f      	ldr	r0, [pc, #60]	; (40330c <ili9225_write_cmd+0x48>)
  4032d0:	2102      	movs	r1, #2
  4032d2:	2200      	movs	r2, #0
  4032d4:	4b0e      	ldr	r3, [pc, #56]	; (403310 <ili9225_write_cmd+0x4c>)
  4032d6:	4798      	blx	r3
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);
  4032d8:	480c      	ldr	r0, [pc, #48]	; (40330c <ili9225_write_cmd+0x48>)
  4032da:	4b0e      	ldr	r3, [pc, #56]	; (403314 <ili9225_write_cmd+0x50>)
  4032dc:	4798      	blx	r3

	/* Transfer cmd */
	gpio_set_pin_low(BOARD_ILI9225_RS_GPIO);
  4032de:	201c      	movs	r0, #28
  4032e0:	4b0d      	ldr	r3, [pc, #52]	; (403318 <ili9225_write_cmd+0x54>)
  4032e2:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, uc_cmd, BOARD_ILI9225_SPI_NPCS, 0);
  4032e4:	79fb      	ldrb	r3, [r7, #7]
  4032e6:	b29b      	uxth	r3, r3
  4032e8:	4808      	ldr	r0, [pc, #32]	; (40330c <ili9225_write_cmd+0x48>)
  4032ea:	4619      	mov	r1, r3
  4032ec:	2202      	movs	r2, #2
  4032ee:	2300      	movs	r3, #0
  4032f0:	4c0a      	ldr	r4, [pc, #40]	; (40331c <ili9225_write_cmd+0x58>)
  4032f2:	47a0      	blx	r4

	/* Disable SPI */
	spi_disable(BOARD_ILI9225_SPI);
  4032f4:	4805      	ldr	r0, [pc, #20]	; (40330c <ili9225_write_cmd+0x48>)
  4032f6:	4b0a      	ldr	r3, [pc, #40]	; (403320 <ili9225_write_cmd+0x5c>)
  4032f8:	4798      	blx	r3

	/* Back to the default config: SPI Mode 0, 16bits */
	spi_set_bits_per_transfer(BOARD_ILI9225_SPI, BOARD_ILI9225_SPI_NPCS, SPI_CSR_BITS_16_BIT);
  4032fa:	4804      	ldr	r0, [pc, #16]	; (40330c <ili9225_write_cmd+0x48>)
  4032fc:	2102      	movs	r1, #2
  4032fe:	2280      	movs	r2, #128	; 0x80
  403300:	4b03      	ldr	r3, [pc, #12]	; (403310 <ili9225_write_cmd+0x4c>)
  403302:	4798      	blx	r3
}
  403304:	370c      	adds	r7, #12
  403306:	46bd      	mov	sp, r7
  403308:	bd90      	pop	{r4, r7, pc}
  40330a:	bf00      	nop
  40330c:	40008000 	.word	0x40008000
  403310:	004048c5 	.word	0x004048c5
  403314:	00403229 	.word	0x00403229
  403318:	00403ef5 	.word	0x00403ef5
  40331c:	0040470d 	.word	0x0040470d
  403320:	00403241 	.word	0x00403241

00403324 <ili9225_write_ram_prepare>:

/**
 * \brief Prepare to write GRAM data.
 */
static void ili9225_write_ram_prepare(void)
{
  403324:	b580      	push	{r7, lr}
  403326:	af00      	add	r7, sp, #0
	ili9225_write_cmd(ILI9225_GRAM_DATA_REG);
  403328:	2022      	movs	r0, #34	; 0x22
  40332a:	4b01      	ldr	r3, [pc, #4]	; (403330 <ili9225_write_ram_prepare+0xc>)
  40332c:	4798      	blx	r3
}
  40332e:	bd80      	pop	{r7, pc}
  403330:	004032c5 	.word	0x004032c5

00403334 <ili9225_write_ram>:
 * \brief Write data to LCD GRAM.
 *
 * \param us_data data.
 */
static void ili9225_write_ram(uint16_t us_data)
{
  403334:	b590      	push	{r4, r7, lr}
  403336:	b083      	sub	sp, #12
  403338:	af00      	add	r7, sp, #0
  40333a:	4603      	mov	r3, r0
  40333c:	80fb      	strh	r3, [r7, #6]
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);
  40333e:	4809      	ldr	r0, [pc, #36]	; (403364 <ili9225_write_ram+0x30>)
  403340:	4b09      	ldr	r3, [pc, #36]	; (403368 <ili9225_write_ram+0x34>)
  403342:	4798      	blx	r3

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  403344:	201c      	movs	r0, #28
  403346:	4b09      	ldr	r3, [pc, #36]	; (40336c <ili9225_write_ram+0x38>)
  403348:	4798      	blx	r3
	spi_write(BOARD_ILI9225_SPI, us_data, BOARD_ILI9225_SPI_NPCS, 0);
  40334a:	88fb      	ldrh	r3, [r7, #6]
  40334c:	4805      	ldr	r0, [pc, #20]	; (403364 <ili9225_write_ram+0x30>)
  40334e:	4619      	mov	r1, r3
  403350:	2202      	movs	r2, #2
  403352:	2300      	movs	r3, #0
  403354:	4c06      	ldr	r4, [pc, #24]	; (403370 <ili9225_write_ram+0x3c>)
  403356:	47a0      	blx	r4

	/* Disable SPI */
	spi_disable(BOARD_ILI9225_SPI);
  403358:	4802      	ldr	r0, [pc, #8]	; (403364 <ili9225_write_ram+0x30>)
  40335a:	4b06      	ldr	r3, [pc, #24]	; (403374 <ili9225_write_ram+0x40>)
  40335c:	4798      	blx	r3
}
  40335e:	370c      	adds	r7, #12
  403360:	46bd      	mov	sp, r7
  403362:	bd90      	pop	{r4, r7, pc}
  403364:	40008000 	.word	0x40008000
  403368:	00403229 	.word	0x00403229
  40336c:	00403ec9 	.word	0x00403ec9
  403370:	0040470d 	.word	0x0040470d
  403374:	00403241 	.word	0x00403241

00403378 <ili9225_write_ram_buffer>:
 *
 * \param p_us_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili9225_write_ram_buffer(const ili9225_color_t *p_us_buf, uint32_t ul_size)
{
  403378:	b590      	push	{r4, r7, lr}
  40337a:	b085      	sub	sp, #20
  40337c:	af00      	add	r7, sp, #0
  40337e:	6078      	str	r0, [r7, #4]
  403380:	6039      	str	r1, [r7, #0]
	volatile uint32_t i;
	if (ul_size == 0)
  403382:	683b      	ldr	r3, [r7, #0]
  403384:	2b00      	cmp	r3, #0
  403386:	d100      	bne.n	40338a <ili9225_write_ram_buffer+0x12>
		return;
  403388:	e01d      	b.n	4033c6 <ili9225_write_ram_buffer+0x4e>

	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);
  40338a:	4810      	ldr	r0, [pc, #64]	; (4033cc <ili9225_write_ram_buffer+0x54>)
  40338c:	4b10      	ldr	r3, [pc, #64]	; (4033d0 <ili9225_write_ram_buffer+0x58>)
  40338e:	4798      	blx	r3

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
  403390:	201c      	movs	r0, #28
  403392:	4b10      	ldr	r3, [pc, #64]	; (4033d4 <ili9225_write_ram_buffer+0x5c>)
  403394:	4798      	blx	r3
	for(i = 0; i < ul_size; i++){
  403396:	2300      	movs	r3, #0
  403398:	60fb      	str	r3, [r7, #12]
  40339a:	e00d      	b.n	4033b8 <ili9225_write_ram_buffer+0x40>
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
  40339c:	68fb      	ldr	r3, [r7, #12]
  40339e:	005b      	lsls	r3, r3, #1
  4033a0:	687a      	ldr	r2, [r7, #4]
  4033a2:	4413      	add	r3, r2
  4033a4:	881b      	ldrh	r3, [r3, #0]
  4033a6:	4809      	ldr	r0, [pc, #36]	; (4033cc <ili9225_write_ram_buffer+0x54>)
  4033a8:	4619      	mov	r1, r3
  4033aa:	2202      	movs	r2, #2
  4033ac:	2300      	movs	r3, #0
  4033ae:	4c0a      	ldr	r4, [pc, #40]	; (4033d8 <ili9225_write_ram_buffer+0x60>)
  4033b0:	47a0      	blx	r4
	/* Enable SPI */
	spi_enable(BOARD_ILI9225_SPI);

	/* Transfer data */
	gpio_set_pin_high(BOARD_ILI9225_RS_GPIO);
	for(i = 0; i < ul_size; i++){
  4033b2:	68fb      	ldr	r3, [r7, #12]
  4033b4:	3301      	adds	r3, #1
  4033b6:	60fb      	str	r3, [r7, #12]
  4033b8:	68fa      	ldr	r2, [r7, #12]
  4033ba:	683b      	ldr	r3, [r7, #0]
  4033bc:	429a      	cmp	r2, r3
  4033be:	d3ed      	bcc.n	40339c <ili9225_write_ram_buffer+0x24>
		spi_write(BOARD_ILI9225_SPI, p_us_buf[i], BOARD_ILI9225_SPI_NPCS, 0);
	}

	spi_disable(BOARD_ILI9225_SPI);
  4033c0:	4802      	ldr	r0, [pc, #8]	; (4033cc <ili9225_write_ram_buffer+0x54>)
  4033c2:	4b06      	ldr	r3, [pc, #24]	; (4033dc <ili9225_write_ram_buffer+0x64>)
  4033c4:	4798      	blx	r3
}
  4033c6:	3714      	adds	r7, #20
  4033c8:	46bd      	mov	sp, r7
  4033ca:	bd90      	pop	{r4, r7, pc}
  4033cc:	40008000 	.word	0x40008000
  4033d0:	00403229 	.word	0x00403229
  4033d4:	00403ec9 	.word	0x00403ec9
  4033d8:	0040470d 	.word	0x0040470d
  4033dc:	00403241 	.word	0x00403241

004033e0 <ili9225_write_register>:
 *
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili9225_write_register(uint8_t uc_reg, ili9225_color_t us_data)
{
  4033e0:	b580      	push	{r7, lr}
  4033e2:	b082      	sub	sp, #8
  4033e4:	af00      	add	r7, sp, #0
  4033e6:	4602      	mov	r2, r0
  4033e8:	460b      	mov	r3, r1
  4033ea:	71fa      	strb	r2, [r7, #7]
  4033ec:	80bb      	strh	r3, [r7, #4]
	ili9225_write_cmd(uc_reg);
  4033ee:	79fb      	ldrb	r3, [r7, #7]
  4033f0:	4618      	mov	r0, r3
  4033f2:	4b04      	ldr	r3, [pc, #16]	; (403404 <ili9225_write_register+0x24>)
  4033f4:	4798      	blx	r3
	ili9225_write_ram(us_data);
  4033f6:	88bb      	ldrh	r3, [r7, #4]
  4033f8:	4618      	mov	r0, r3
  4033fa:	4b03      	ldr	r3, [pc, #12]	; (403408 <ili9225_write_register+0x28>)
  4033fc:	4798      	blx	r3
}
  4033fe:	3708      	adds	r7, #8
  403400:	46bd      	mov	sp, r7
  403402:	bd80      	pop	{r7, pc}
  403404:	004032c5 	.word	0x004032c5
  403408:	00403335 	.word	0x00403335

0040340c <ili9225_delay>:

/**
 * \brief Delay function.
 */
static void ili9225_delay(uint32_t ul_ms)
{
  40340c:	b480      	push	{r7}
  40340e:	b085      	sub	sp, #20
  403410:	af00      	add	r7, sp, #0
  403412:	6078      	str	r0, [r7, #4]
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  403414:	2300      	movs	r3, #0
  403416:	60fb      	str	r3, [r7, #12]
  403418:	e00c      	b.n	403434 <ili9225_delay+0x28>
		for(i = 0; i < 100000; i++) {
  40341a:	2300      	movs	r3, #0
  40341c:	60fb      	str	r3, [r7, #12]
  40341e:	e002      	b.n	403426 <ili9225_delay+0x1a>
  403420:	68fb      	ldr	r3, [r7, #12]
  403422:	3301      	adds	r3, #1
  403424:	60fb      	str	r3, [r7, #12]
  403426:	68fa      	ldr	r2, [r7, #12]
  403428:	4b07      	ldr	r3, [pc, #28]	; (403448 <ili9225_delay+0x3c>)
  40342a:	429a      	cmp	r2, r3
  40342c:	d9f8      	bls.n	403420 <ili9225_delay+0x14>
 */
static void ili9225_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for(i = 0; i < ul_ms; i++) {
  40342e:	68fb      	ldr	r3, [r7, #12]
  403430:	3301      	adds	r3, #1
  403432:	60fb      	str	r3, [r7, #12]
  403434:	68fa      	ldr	r2, [r7, #12]
  403436:	687b      	ldr	r3, [r7, #4]
  403438:	429a      	cmp	r2, r3
  40343a:	d3ee      	bcc.n	40341a <ili9225_delay+0xe>
		for(i = 0; i < 100000; i++) {
		}
	}
}
  40343c:	3714      	adds	r7, #20
  40343e:	46bd      	mov	sp, r7
  403440:	f85d 7b04 	ldr.w	r7, [sp], #4
  403444:	4770      	bx	lr
  403446:	bf00      	nop
  403448:	0001869f 	.word	0x0001869f

0040344c <ili9225_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili9225_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  40344c:	b480      	push	{r7}
  40344e:	b087      	sub	sp, #28
  403450:	af00      	add	r7, sp, #0
  403452:	60f8      	str	r0, [r7, #12]
  403454:	60b9      	str	r1, [r7, #8]
  403456:	607a      	str	r2, [r7, #4]
  403458:	603b      	str	r3, [r7, #0]
	uint32_t ul;

	if (*p_ul_x1 >= ILI9225_LCD_WIDTH) {
  40345a:	68fb      	ldr	r3, [r7, #12]
  40345c:	681b      	ldr	r3, [r3, #0]
  40345e:	2baf      	cmp	r3, #175	; 0xaf
  403460:	d902      	bls.n	403468 <ili9225_check_box_coordinates+0x1c>
		*p_ul_x1 = ILI9225_LCD_WIDTH - 1;
  403462:	68fb      	ldr	r3, [r7, #12]
  403464:	22af      	movs	r2, #175	; 0xaf
  403466:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x2 >= ILI9225_LCD_WIDTH) {
  403468:	687b      	ldr	r3, [r7, #4]
  40346a:	681b      	ldr	r3, [r3, #0]
  40346c:	2baf      	cmp	r3, #175	; 0xaf
  40346e:	d902      	bls.n	403476 <ili9225_check_box_coordinates+0x2a>
		*p_ul_x2 = ILI9225_LCD_WIDTH - 1;
  403470:	687b      	ldr	r3, [r7, #4]
  403472:	22af      	movs	r2, #175	; 0xaf
  403474:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 >= ILI9225_LCD_HEIGHT) {
  403476:	68bb      	ldr	r3, [r7, #8]
  403478:	681b      	ldr	r3, [r3, #0]
  40347a:	2bdb      	cmp	r3, #219	; 0xdb
  40347c:	d902      	bls.n	403484 <ili9225_check_box_coordinates+0x38>
		*p_ul_y1 = ILI9225_LCD_HEIGHT - 1;
  40347e:	68bb      	ldr	r3, [r7, #8]
  403480:	22db      	movs	r2, #219	; 0xdb
  403482:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y2 >= ILI9225_LCD_HEIGHT) {
  403484:	683b      	ldr	r3, [r7, #0]
  403486:	681b      	ldr	r3, [r3, #0]
  403488:	2bdb      	cmp	r3, #219	; 0xdb
  40348a:	d902      	bls.n	403492 <ili9225_check_box_coordinates+0x46>
		*p_ul_y2 = ILI9225_LCD_HEIGHT - 1;
  40348c:	683b      	ldr	r3, [r7, #0]
  40348e:	22db      	movs	r2, #219	; 0xdb
  403490:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  403492:	68fb      	ldr	r3, [r7, #12]
  403494:	681a      	ldr	r2, [r3, #0]
  403496:	687b      	ldr	r3, [r7, #4]
  403498:	681b      	ldr	r3, [r3, #0]
  40349a:	429a      	cmp	r2, r3
  40349c:	d909      	bls.n	4034b2 <ili9225_check_box_coordinates+0x66>
		ul = *p_ul_x1;
  40349e:	68fb      	ldr	r3, [r7, #12]
  4034a0:	681b      	ldr	r3, [r3, #0]
  4034a2:	617b      	str	r3, [r7, #20]
		*p_ul_x1 = *p_ul_x2;
  4034a4:	687b      	ldr	r3, [r7, #4]
  4034a6:	681a      	ldr	r2, [r3, #0]
  4034a8:	68fb      	ldr	r3, [r7, #12]
  4034aa:	601a      	str	r2, [r3, #0]
		*p_ul_x2 = ul;
  4034ac:	687b      	ldr	r3, [r7, #4]
  4034ae:	697a      	ldr	r2, [r7, #20]
  4034b0:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  4034b2:	68bb      	ldr	r3, [r7, #8]
  4034b4:	681a      	ldr	r2, [r3, #0]
  4034b6:	683b      	ldr	r3, [r7, #0]
  4034b8:	681b      	ldr	r3, [r3, #0]
  4034ba:	429a      	cmp	r2, r3
  4034bc:	d909      	bls.n	4034d2 <ili9225_check_box_coordinates+0x86>
		ul = *p_ul_y1;
  4034be:	68bb      	ldr	r3, [r7, #8]
  4034c0:	681b      	ldr	r3, [r3, #0]
  4034c2:	617b      	str	r3, [r7, #20]
		*p_ul_y1 = *p_ul_y2;
  4034c4:	683b      	ldr	r3, [r7, #0]
  4034c6:	681a      	ldr	r2, [r3, #0]
  4034c8:	68bb      	ldr	r3, [r7, #8]
  4034ca:	601a      	str	r2, [r3, #0]
		*p_ul_y2 = ul;
  4034cc:	683b      	ldr	r3, [r7, #0]
  4034ce:	697a      	ldr	r2, [r7, #20]
  4034d0:	601a      	str	r2, [r3, #0]
	}
}
  4034d2:	371c      	adds	r7, #28
  4034d4:	46bd      	mov	sp, r7
  4034d6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4034da:	4770      	bx	lr

004034dc <ili9225_init>:
 * \param p_opt pointer to ILI9225 option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili9225_init(struct ili9225_opt_t *p_opt)
{
  4034dc:	b590      	push	{r4, r7, lr}
  4034de:	b087      	sub	sp, #28
  4034e0:	af02      	add	r7, sp, #8
  4034e2:	6078      	str	r0, [r7, #4]
	struct spi_device ILI9225_SPI_DEVICE = {
  4034e4:	2302      	movs	r3, #2
  4034e6:	60fb      	str	r3, [r7, #12]
		// Board specific chip select configuration
		.id = BOARD_ILI9225_SPI_NPCS
	};

	/* Reset LCD module */
	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  4034e8:	201d      	movs	r0, #29
  4034ea:	4b77      	ldr	r3, [pc, #476]	; (4036c8 <ili9225_init+0x1ec>)
  4034ec:	4798      	blx	r3
	ili9225_delay(2); /* wait for at least 2ms */
  4034ee:	2002      	movs	r0, #2
  4034f0:	4b76      	ldr	r3, [pc, #472]	; (4036cc <ili9225_init+0x1f0>)
  4034f2:	4798      	blx	r3

	gpio_set_pin_low(BOARD_ILI9225_RSTN_GPIO);
  4034f4:	201d      	movs	r0, #29
  4034f6:	4b76      	ldr	r3, [pc, #472]	; (4036d0 <ili9225_init+0x1f4>)
  4034f8:	4798      	blx	r3
	ili9225_delay(20); /* wait for at least 20ms */
  4034fa:	2014      	movs	r0, #20
  4034fc:	4b73      	ldr	r3, [pc, #460]	; (4036cc <ili9225_init+0x1f0>)
  4034fe:	4798      	blx	r3

	gpio_set_pin_high(BOARD_ILI9225_RSTN_GPIO);
  403500:	201d      	movs	r0, #29
  403502:	4b71      	ldr	r3, [pc, #452]	; (4036c8 <ili9225_init+0x1ec>)
  403504:	4798      	blx	r3
	ili9225_delay(50); /* wait for at least 50ms */
  403506:	2032      	movs	r0, #50	; 0x32
  403508:	4b70      	ldr	r3, [pc, #448]	; (4036cc <ili9225_init+0x1f0>)
  40350a:	4798      	blx	r3

	/* Finish current transfer and reset SPI */
	spi_disable(BOARD_ILI9225_SPI);
  40350c:	4871      	ldr	r0, [pc, #452]	; (4036d4 <ili9225_init+0x1f8>)
  40350e:	4b72      	ldr	r3, [pc, #456]	; (4036d8 <ili9225_init+0x1fc>)
  403510:	4798      	blx	r3
	spi_reset(BOARD_ILI9225_SPI);
  403512:	4870      	ldr	r0, [pc, #448]	; (4036d4 <ili9225_init+0x1f8>)
  403514:	4b71      	ldr	r3, [pc, #452]	; (4036dc <ili9225_init+0x200>)
  403516:	4798      	blx	r3
	spi_set_lastxfer(BOARD_ILI9225_SPI);
  403518:	486e      	ldr	r0, [pc, #440]	; (4036d4 <ili9225_init+0x1f8>)
  40351a:	4b71      	ldr	r3, [pc, #452]	; (4036e0 <ili9225_init+0x204>)
  40351c:	4798      	blx	r3

	/* Enable Interrupt */
	NVIC_DisableIRQ(BOARD_ILI9225_SPI_IRQN);
  40351e:	2015      	movs	r0, #21
  403520:	4b70      	ldr	r3, [pc, #448]	; (4036e4 <ili9225_init+0x208>)
  403522:	4798      	blx	r3
	NVIC_ClearPendingIRQ(BOARD_ILI9225_SPI_IRQN);
  403524:	2015      	movs	r0, #21
  403526:	4b70      	ldr	r3, [pc, #448]	; (4036e8 <ili9225_init+0x20c>)
  403528:	4798      	blx	r3
	NVIC_SetPriority(BOARD_ILI9225_SPI_IRQN, 0);
  40352a:	2015      	movs	r0, #21
  40352c:	2100      	movs	r1, #0
  40352e:	4b6f      	ldr	r3, [pc, #444]	; (4036ec <ili9225_init+0x210>)
  403530:	4798      	blx	r3
	NVIC_EnableIRQ(BOARD_ILI9225_SPI_IRQN);
  403532:	2015      	movs	r0, #21
  403534:	4b6e      	ldr	r3, [pc, #440]	; (4036f0 <ili9225_init+0x214>)
  403536:	4798      	blx	r3

	/* Init, select and configure the chip */
	spi_master_init(BOARD_ILI9225_SPI);
  403538:	4866      	ldr	r0, [pc, #408]	; (4036d4 <ili9225_init+0x1f8>)
  40353a:	4b6e      	ldr	r3, [pc, #440]	; (4036f4 <ili9225_init+0x218>)
  40353c:	4798      	blx	r3
	spi_master_setup_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE, SPI_MODE_0, ILI9225_SPI_BAUDRATE, 0);
  40353e:	f107 030c 	add.w	r3, r7, #12
  403542:	2200      	movs	r2, #0
  403544:	9200      	str	r2, [sp, #0]
  403546:	4863      	ldr	r0, [pc, #396]	; (4036d4 <ili9225_init+0x1f8>)
  403548:	4619      	mov	r1, r3
  40354a:	2200      	movs	r2, #0
  40354c:	4b6a      	ldr	r3, [pc, #424]	; (4036f8 <ili9225_init+0x21c>)
  40354e:	4c6b      	ldr	r4, [pc, #428]	; (4036fc <ili9225_init+0x220>)
  403550:	47a0      	blx	r4
	spi_select_device(BOARD_ILI9225_SPI, &ILI9225_SPI_DEVICE);
  403552:	f107 030c 	add.w	r3, r7, #12
  403556:	485f      	ldr	r0, [pc, #380]	; (4036d4 <ili9225_init+0x1f8>)
  403558:	4619      	mov	r1, r3
  40355a:	4b69      	ldr	r3, [pc, #420]	; (403700 <ili9225_init+0x224>)
  40355c:	4798      	blx	r3

	/* Enable the SPI peripheral */
	spi_enable(BOARD_ILI9225_SPI);
  40355e:	485d      	ldr	r0, [pc, #372]	; (4036d4 <ili9225_init+0x1f8>)
  403560:	4b68      	ldr	r3, [pc, #416]	; (403704 <ili9225_init+0x228>)
  403562:	4798      	blx	r3
	spi_enable_interrupt(BOARD_ILI9225_SPI, SPI_IER_RDRF);
  403564:	485b      	ldr	r0, [pc, #364]	; (4036d4 <ili9225_init+0x1f8>)
  403566:	2101      	movs	r1, #1
  403568:	4b67      	ldr	r3, [pc, #412]	; (403708 <ili9225_init+0x22c>)
  40356a:	4798      	blx	r3

	/* Turn off LCD */
	ili9225_display_off();
  40356c:	4b67      	ldr	r3, [pc, #412]	; (40370c <ili9225_init+0x230>)
  40356e:	4798      	blx	r3

	/* Start Initial Sequence */
	/* Set SS bit and direction output from S528 to S1 */
	ili9225_write_register(ILI9225_DRIVER_OUTPUT_CTRL, ILI9225_DRIVER_OUTPUT_CTRL_SS |
  403570:	2001      	movs	r0, #1
  403572:	f44f 718e 	mov.w	r1, #284	; 0x11c
  403576:	4b66      	ldr	r3, [pc, #408]	; (403710 <ili9225_init+0x234>)
  403578:	4798      	blx	r3
			ILI9225_DRIVER_OUTPUT_CTRL_NL(0x1c));
	/* Set 1 line inversion */
	ili9225_write_register(ILI9225_LCD_AC_DRIVING_CTRL, ILI9225_LCD_AC_DRIVING_CTRL_INV(0x01));
  40357a:	2002      	movs	r0, #2
  40357c:	f44f 7180 	mov.w	r1, #256	; 0x100
  403580:	4b63      	ldr	r3, [pc, #396]	; (403710 <ili9225_init+0x234>)
  403582:	4798      	blx	r3
	/* Set GRAM write direction to horizontal */
	ili9225_write_register(ILI9225_ENTRY_MODE, ILI9225_ENTRY_MODE_BGR | ILI9225_ENTRY_MODE_ID(0x03));
  403584:	2003      	movs	r0, #3
  403586:	f241 0130 	movw	r1, #4144	; 0x1030
  40358a:	4b61      	ldr	r3, [pc, #388]	; (403710 <ili9225_init+0x234>)
  40358c:	4798      	blx	r3
	/* Set BP and FP */
	ili9225_write_register(ILI9225_BLANK_PERIOD_CTRL1, ILI9225_BLANK_PERIOD_CTRL1_BP(0x08) |
  40358e:	2008      	movs	r0, #8
  403590:	f640 0108 	movw	r1, #2056	; 0x808
  403594:	4b5e      	ldr	r3, [pc, #376]	; (403710 <ili9225_init+0x234>)
  403596:	4798      	blx	r3
			ILI9225_BLANK_PERIOD_CTRL1_FP(0x08));
	/* RGB Input Interface Control:16-bit RGB interface */
	ili9225_write_register(ILI9225_INTERFACE_CTRL, ILI9225_INTERFACE_CTRL_RIM(0x01));
  403598:	200c      	movs	r0, #12
  40359a:	2101      	movs	r1, #1
  40359c:	4b5c      	ldr	r3, [pc, #368]	; (403710 <ili9225_init+0x234>)
  40359e:	4798      	blx	r3
	/* Set frame rate: 83Hz */
	ili9225_write_register(ILI9225_OSC_CTRL, ILI9225_OSC_CTRL_ON | ILI9225_OSC_CTRL_FOSC(0x0a));
  4035a0:	200f      	movs	r0, #15
  4035a2:	f640 2101 	movw	r1, #2561	; 0xa01
  4035a6:	4b5a      	ldr	r3, [pc, #360]	; (403710 <ili9225_init+0x234>)
  4035a8:	4798      	blx	r3
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ILI9225_LCD_WIDTH));
  4035aa:	2020      	movs	r0, #32
  4035ac:	21b0      	movs	r1, #176	; 0xb0
  4035ae:	4b58      	ldr	r3, [pc, #352]	; (403710 <ili9225_init+0x234>)
  4035b0:	4798      	blx	r3
	/* Set GRAM Address */
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ILI9225_LCD_HEIGHT));
  4035b2:	2021      	movs	r0, #33	; 0x21
  4035b4:	21dc      	movs	r1, #220	; 0xdc
  4035b6:	4b56      	ldr	r3, [pc, #344]	; (403710 <ili9225_init+0x234>)
  4035b8:	4798      	blx	r3

	/* Power on sequence */
	/* Set the driving capability of source driver and disable standby */
	ili9225_write_register(ILI9225_POWER_CTRL1, ILI9225_POWER_CTRL1_SAP(0x0A));
  4035ba:	2010      	movs	r0, #16
  4035bc:	f44f 6120 	mov.w	r1, #2560	; 0xa00
  4035c0:	4b53      	ldr	r3, [pc, #332]	; (403710 <ili9225_init+0x234>)
  4035c2:	4798      	blx	r3
	/* Control the booster circuit and set VCI1 voltage */
	ili9225_write_register(ILI9225_POWER_CTRL2, ILI9225_POWER_CTRL2_APON | ILI9225_POWER_CTRL2_AON |
  4035c4:	2011      	movs	r0, #17
  4035c6:	f241 0138 	movw	r1, #4152	; 0x1038
  4035ca:	4b51      	ldr	r3, [pc, #324]	; (403710 <ili9225_init+0x234>)
  4035cc:	4798      	blx	r3
			ILI9225_POWER_CTRL2_VCI1 | ILI9225_POWER_CTRL2_VC(0x08));
	ili9225_delay(50); /* Wait for at least 50ms */
  4035ce:	2032      	movs	r0, #50	; 0x32
  4035d0:	4b3e      	ldr	r3, [pc, #248]	; (4036cc <ili9225_init+0x1f0>)
  4035d2:	4798      	blx	r3

	/* Select the output factor and operating frequency of step-up circuit */
	ili9225_write_register(ILI9225_POWER_CTRL3, ILI9225_POWER_CTRL3_BT(0x01) |
  4035d4:	2012      	movs	r0, #18
  4035d6:	f241 1121 	movw	r1, #4385	; 0x1121
  4035da:	4b4d      	ldr	r3, [pc, #308]	; (403710 <ili9225_init+0x234>)
  4035dc:	4798      	blx	r3
			ILI9225_POWER_CTRL3_DC1(0x01) | ILI9225_POWER_CTRL3_DC2(0x02) |
			ILI9225_POWER_CTRL3_DC3(0x01));
	/* Set the amplifying factor of the GVDD voltage */
	ili9225_write_register(ILI9225_POWER_CTRL4, ILI9225_POWER_CTRL4_GVD(0x4e));
  4035de:	2013      	movs	r0, #19
  4035e0:	214e      	movs	r1, #78	; 0x4e
  4035e2:	4b4b      	ldr	r3, [pc, #300]	; (403710 <ili9225_init+0x234>)
  4035e4:	4798      	blx	r3
	/* Set the VCOMH voltage and the alternating amplitudes of VCOM */
	ili9225_write_register(ILI9225_POWER_CTRL5, ILI9225_POWER_CTRL5_VCM(0x67) |
  4035e6:	2014      	movs	r0, #20
  4035e8:	f246 716f 	movw	r1, #26479	; 0x676f
  4035ec:	4b48      	ldr	r3, [pc, #288]	; (403710 <ili9225_init+0x234>)
  4035ee:	4798      	blx	r3
			ILI9225_POWER_CTRL5_VML(0x6f));

	/* Set GRAM area */
	ili9225_write_register(ILI9225_GATE_SCAN_CTRL, 0x0000);
  4035f0:	2030      	movs	r0, #48	; 0x30
  4035f2:	2100      	movs	r1, #0
  4035f4:	4b46      	ldr	r3, [pc, #280]	; (403710 <ili9225_init+0x234>)
  4035f6:	4798      	blx	r3
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL1,
  4035f8:	2031      	movs	r0, #49	; 0x31
  4035fa:	21db      	movs	r1, #219	; 0xdb
  4035fc:	4b44      	ldr	r3, [pc, #272]	; (403710 <ili9225_init+0x234>)
  4035fe:	4798      	blx	r3
			ILI9225_VERTICAL_SCROLL_CTRL1_SEA(0xDB));
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL2, 0x0000);
  403600:	2032      	movs	r0, #50	; 0x32
  403602:	2100      	movs	r1, #0
  403604:	4b42      	ldr	r3, [pc, #264]	; (403710 <ili9225_init+0x234>)
  403606:	4798      	blx	r3
	ili9225_write_register(ILI9225_VERTICAL_SCROLL_CTRL3, 0x0000);
  403608:	2033      	movs	r0, #51	; 0x33
  40360a:	2100      	movs	r1, #0
  40360c:	4b40      	ldr	r3, [pc, #256]	; (403710 <ili9225_init+0x234>)
  40360e:	4798      	blx	r3
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS1,
  403610:	2034      	movs	r0, #52	; 0x34
  403612:	21db      	movs	r1, #219	; 0xdb
  403614:	4b3e      	ldr	r3, [pc, #248]	; (403710 <ili9225_init+0x234>)
  403616:	4798      	blx	r3
			ILI9225_PARTIAL_DRIVING_POS1_SE1(0xDB));
	ili9225_write_register(ILI9225_PARTIAL_DRIVING_POS2, 0x0000);
  403618:	2035      	movs	r0, #53	; 0x35
  40361a:	2100      	movs	r1, #0
  40361c:	4b3c      	ldr	r3, [pc, #240]	; (403710 <ili9225_init+0x234>)
  40361e:	4798      	blx	r3
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  403620:	2036      	movs	r0, #54	; 0x36
  403622:	21b0      	movs	r1, #176	; 0xb0
  403624:	4b3a      	ldr	r3, [pc, #232]	; (403710 <ili9225_init+0x234>)
  403626:	4798      	blx	r3
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA(ILI9225_LCD_WIDTH));
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2, 0x0000);
  403628:	2037      	movs	r0, #55	; 0x37
  40362a:	2100      	movs	r1, #0
  40362c:	4b38      	ldr	r3, [pc, #224]	; (403710 <ili9225_init+0x234>)
  40362e:	4798      	blx	r3
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  403630:	2038      	movs	r0, #56	; 0x38
  403632:	21dc      	movs	r1, #220	; 0xdc
  403634:	4b36      	ldr	r3, [pc, #216]	; (403710 <ili9225_init+0x234>)
  403636:	4798      	blx	r3
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA(ILI9225_LCD_HEIGHT));
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2, 0x0000);
  403638:	2039      	movs	r0, #57	; 0x39
  40363a:	2100      	movs	r1, #0
  40363c:	4b34      	ldr	r3, [pc, #208]	; (403710 <ili9225_init+0x234>)
  40363e:	4798      	blx	r3

	/* Set GAMMA curve */
	ili9225_write_register(ILI9225_GAMMA_CTRL1, 0x0000);
  403640:	2050      	movs	r0, #80	; 0x50
  403642:	2100      	movs	r1, #0
  403644:	4b32      	ldr	r3, [pc, #200]	; (403710 <ili9225_init+0x234>)
  403646:	4798      	blx	r3
	ili9225_write_register(ILI9225_GAMMA_CTRL2, ILI9225_GAMMA_CTRL2_KP3(0x06) |
  403648:	2051      	movs	r0, #81	; 0x51
  40364a:	f240 610a 	movw	r1, #1546	; 0x60a
  40364e:	4b30      	ldr	r3, [pc, #192]	; (403710 <ili9225_init+0x234>)
  403650:	4798      	blx	r3
			ILI9225_GAMMA_CTRL2_KP2(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL3, ILI9225_GAMMA_CTRL3_KP5(0x0D) |
  403652:	2052      	movs	r0, #82	; 0x52
  403654:	f640 510a 	movw	r1, #3338	; 0xd0a
  403658:	4b2d      	ldr	r3, [pc, #180]	; (403710 <ili9225_init+0x234>)
  40365a:	4798      	blx	r3
			ILI9225_GAMMA_CTRL3_KP4(0x0A));
	ili9225_write_register(ILI9225_GAMMA_CTRL4, ILI9225_GAMMA_CTRL4_RP1(0x03) |
  40365c:	2053      	movs	r0, #83	; 0x53
  40365e:	f240 3103 	movw	r1, #771	; 0x303
  403662:	4b2b      	ldr	r3, [pc, #172]	; (403710 <ili9225_init+0x234>)
  403664:	4798      	blx	r3
			ILI9225_GAMMA_CTRL4_RP0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL5, ILI9225_GAMMA_CTRL5_KN1(0x0A) |
  403666:	2054      	movs	r0, #84	; 0x54
  403668:	f640 210d 	movw	r1, #2573	; 0xa0d
  40366c:	4b28      	ldr	r3, [pc, #160]	; (403710 <ili9225_init+0x234>)
  40366e:	4798      	blx	r3
			ILI9225_GAMMA_CTRL5_KN0(0x0D));
	ili9225_write_register(ILI9225_GAMMA_CTRL6, ILI9225_GAMMA_CTRL6_KN3(0x0A) |
  403670:	2055      	movs	r0, #85	; 0x55
  403672:	f640 2106 	movw	r1, #2566	; 0xa06
  403676:	4b26      	ldr	r3, [pc, #152]	; (403710 <ili9225_init+0x234>)
  403678:	4798      	blx	r3
			ILI9225_GAMMA_CTRL6_KN2(0x06));
	ili9225_write_register(ILI9225_GAMMA_CTRL7, 0x0000);
  40367a:	2056      	movs	r0, #86	; 0x56
  40367c:	2100      	movs	r1, #0
  40367e:	4b24      	ldr	r3, [pc, #144]	; (403710 <ili9225_init+0x234>)
  403680:	4798      	blx	r3
	ili9225_write_register(ILI9225_GAMMA_CTRL8, ILI9225_GAMMA_CTRL8_RN1(0x03) |
  403682:	2057      	movs	r0, #87	; 0x57
  403684:	f240 3103 	movw	r1, #771	; 0x303
  403688:	4b21      	ldr	r3, [pc, #132]	; (403710 <ili9225_init+0x234>)
  40368a:	4798      	blx	r3
			ILI9225_GAMMA_CTRL8_RN0(0x03));
	ili9225_write_register(ILI9225_GAMMA_CTRL9, 0x0000);
  40368c:	2058      	movs	r0, #88	; 0x58
  40368e:	2100      	movs	r1, #0
  403690:	4b1f      	ldr	r3, [pc, #124]	; (403710 <ili9225_init+0x234>)
  403692:	4798      	blx	r3
	ili9225_write_register(ILI9225_GAMMA_CTRL10, 0x0000);
  403694:	2059      	movs	r0, #89	; 0x59
  403696:	2100      	movs	r1, #0
  403698:	4b1d      	ldr	r3, [pc, #116]	; (403710 <ili9225_init+0x234>)
  40369a:	4798      	blx	r3

	/* Initialize display setting */
	ili9225_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  40369c:	687b      	ldr	r3, [r7, #4]
  40369e:	681a      	ldr	r2, [r3, #0]
  4036a0:	687b      	ldr	r3, [r7, #4]
  4036a2:	685b      	ldr	r3, [r3, #4]
  4036a4:	2000      	movs	r0, #0
  4036a6:	2100      	movs	r1, #0
  4036a8:	4c1a      	ldr	r4, [pc, #104]	; (403714 <ili9225_init+0x238>)
  4036aa:	47a0      	blx	r4
	ili9225_set_foreground_color(p_opt->foreground_color);
  4036ac:	687b      	ldr	r3, [r7, #4]
  4036ae:	689b      	ldr	r3, [r3, #8]
  4036b0:	4618      	mov	r0, r3
  4036b2:	4b19      	ldr	r3, [pc, #100]	; (403718 <ili9225_init+0x23c>)
  4036b4:	4798      	blx	r3
	ili9225_set_cursor_position(0, 0);
  4036b6:	2000      	movs	r0, #0
  4036b8:	2100      	movs	r1, #0
  4036ba:	4b18      	ldr	r3, [pc, #96]	; (40371c <ili9225_init+0x240>)
  4036bc:	4798      	blx	r3
	return 0;
  4036be:	2300      	movs	r3, #0
}
  4036c0:	4618      	mov	r0, r3
  4036c2:	3714      	adds	r7, #20
  4036c4:	46bd      	mov	sp, r7
  4036c6:	bd90      	pop	{r4, r7, pc}
  4036c8:	00403ec9 	.word	0x00403ec9
  4036cc:	0040340d 	.word	0x0040340d
  4036d0:	00403ef5 	.word	0x00403ef5
  4036d4:	40008000 	.word	0x40008000
  4036d8:	00403241 	.word	0x00403241
  4036dc:	00403211 	.word	0x00403211
  4036e0:	00403259 	.word	0x00403259
  4036e4:	00403155 	.word	0x00403155
  4036e8:	00403189 	.word	0x00403189
  4036ec:	004031bd 	.word	0x004031bd
  4036f0:	00403125 	.word	0x00403125
  4036f4:	00402c29 	.word	0x00402c29
  4036f8:	00bebc20 	.word	0x00bebc20
  4036fc:	00402c95 	.word	0x00402c95
  403700:	00402d4d 	.word	0x00402d4d
  403704:	00403229 	.word	0x00403229
  403708:	00403275 	.word	0x00403275
  40370c:	00403769 	.word	0x00403769
  403710:	004033e1 	.word	0x004033e1
  403714:	00403819 	.word	0x00403819
  403718:	0040377d 	.word	0x0040377d
  40371c:	00403889 	.word	0x00403889

00403720 <ili9225_spi_handler>:
/**
 * \brief The SPI_Handler must be called by the SPI Interrupt Service Routine with the
 * corresponding SPI instance to enable ILI9225 driver support.
 */
void ili9225_spi_handler(void)
{
  403720:	b580      	push	{r7, lr}
  403722:	b082      	sub	sp, #8
  403724:	af00      	add	r7, sp, #0
	uint32_t ul_spi_reg;

	/* Disable interrupts */
	ul_spi_reg = spi_read_interrupt_mask(BOARD_ILI9225_SPI);
  403726:	4807      	ldr	r0, [pc, #28]	; (403744 <ili9225_spi_handler+0x24>)
  403728:	4b07      	ldr	r3, [pc, #28]	; (403748 <ili9225_spi_handler+0x28>)
  40372a:	4798      	blx	r3
  40372c:	6078      	str	r0, [r7, #4]
	spi_disable_interrupt(BOARD_ILI9225_SPI, ul_spi_reg);
  40372e:	4805      	ldr	r0, [pc, #20]	; (403744 <ili9225_spi_handler+0x24>)
  403730:	6879      	ldr	r1, [r7, #4]
  403732:	4b06      	ldr	r3, [pc, #24]	; (40374c <ili9225_spi_handler+0x2c>)
  403734:	4798      	blx	r3

	/* Set the flag to notify the end of transfer */
	g_by_transfend_flag = 1;
  403736:	4b06      	ldr	r3, [pc, #24]	; (403750 <ili9225_spi_handler+0x30>)
  403738:	2201      	movs	r2, #1
  40373a:	701a      	strb	r2, [r3, #0]
}
  40373c:	3708      	adds	r7, #8
  40373e:	46bd      	mov	sp, r7
  403740:	bd80      	pop	{r7, pc}
  403742:	bf00      	nop
  403744:	40008000 	.word	0x40008000
  403748:	004032ad 	.word	0x004032ad
  40374c:	00403291 	.word	0x00403291
  403750:	20000bf4 	.word	0x20000bf4

00403754 <ili9225_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili9225_display_on(void)
{
  403754:	b580      	push	{r7, lr}
  403756:	af00      	add	r7, sp, #0
	ili9225_write_register(ILI9225_DISP_CTRL1,
  403758:	2007      	movs	r0, #7
  40375a:	f241 0117 	movw	r1, #4119	; 0x1017
  40375e:	4b01      	ldr	r3, [pc, #4]	; (403764 <ili9225_display_on+0x10>)
  403760:	4798      	blx	r3
			ILI9225_DISP_CTRL1_TEMON |
			ILI9225_DISP_CTRL1_GON |
			ILI9225_DISP_CTRL1_REV |
			ILI9225_DISP_CTRL1_D(0x03));
}
  403762:	bd80      	pop	{r7, pc}
  403764:	004033e1 	.word	0x004033e1

00403768 <ili9225_display_off>:

/**
 * \brief Turn off the LCD.
 */
void ili9225_display_off(void)
{
  403768:	b580      	push	{r7, lr}
  40376a:	af00      	add	r7, sp, #0
	ili9225_write_register(ILI9225_DISP_CTRL1, 0x0000);
  40376c:	2007      	movs	r0, #7
  40376e:	2100      	movs	r1, #0
  403770:	4b01      	ldr	r3, [pc, #4]	; (403778 <ili9225_display_off+0x10>)
  403772:	4798      	blx	r3
}
  403774:	bd80      	pop	{r7, pc}
  403776:	bf00      	nop
  403778:	004033e1 	.word	0x004033e1

0040377c <ili9225_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_rgb24bits foreground color.
 */
void ili9225_set_foreground_color(uint32_t ul_rgb24bits)
{
  40377c:	b480      	push	{r7}
  40377e:	b085      	sub	sp, #20
  403780:	af00      	add	r7, sp, #0
  403782:	6078      	str	r0, [r7, #4]
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  403784:	687b      	ldr	r3, [r7, #4]
  403786:	f403 0378 	and.w	r3, r3, #16252928	; 0xf80000
  40378a:	0a1b      	lsrs	r3, r3, #8
  40378c:	b29a      	uxth	r2, r3
			(ul_rgb24bits & 0x00FC00) >> 5 |
  40378e:	687b      	ldr	r3, [r7, #4]
  403790:	f403 437c 	and.w	r3, r3, #64512	; 0xfc00
  403794:	095b      	lsrs	r3, r3, #5
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  403796:	b29b      	uxth	r3, r3
  403798:	4313      	orrs	r3, r2
  40379a:	b29a      	uxth	r2, r3
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;
  40379c:	687b      	ldr	r3, [r7, #4]
  40379e:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
  4037a2:	08db      	lsrs	r3, r3, #3
{
	uint32_t i;
	ili9225_color_t w_color;

	/* Convert 24 bit RGB color into 5-6-5 RGB color */
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
  4037a4:	b29b      	uxth	r3, r3
  4037a6:	4313      	orrs	r3, r2
  4037a8:	817b      	strh	r3, [r7, #10]
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  4037aa:	2300      	movs	r3, #0
  4037ac:	60fb      	str	r3, [r7, #12]
  4037ae:	e007      	b.n	4037c0 <ili9225_set_foreground_color+0x44>
		g_ul_pixel_cache[i] = w_color;
  4037b0:	4b07      	ldr	r3, [pc, #28]	; (4037d0 <ili9225_set_foreground_color+0x54>)
  4037b2:	68fa      	ldr	r2, [r7, #12]
  4037b4:	8979      	ldrh	r1, [r7, #10]
  4037b6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	w_color = (ul_rgb24bits & 0xF80000) >> 8 |
			(ul_rgb24bits & 0x00FC00) >> 5 |
			(ul_rgb24bits & 0x0000F8) >> 3;

	/* Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  4037ba:	68fb      	ldr	r3, [r7, #12]
  4037bc:	3301      	adds	r3, #1
  4037be:	60fb      	str	r3, [r7, #12]
  4037c0:	68fb      	ldr	r3, [r7, #12]
  4037c2:	2baf      	cmp	r3, #175	; 0xaf
  4037c4:	d9f4      	bls.n	4037b0 <ili9225_set_foreground_color+0x34>
		g_ul_pixel_cache[i] = w_color;
	}
}
  4037c6:	3714      	adds	r7, #20
  4037c8:	46bd      	mov	sp, r7
  4037ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4037ce:	4770      	bx	lr
  4037d0:	20000a94 	.word	0x20000a94

004037d4 <ili9225_fill>:
 * \brief Fill the LCD buffer with the specified color.
 *
 * \param us_color fill color.
 */
void ili9225_fill(ili9225_color_t us_color)
{
  4037d4:	b580      	push	{r7, lr}
  4037d6:	b084      	sub	sp, #16
  4037d8:	af00      	add	r7, sp, #0
  4037da:	4603      	mov	r3, r0
  4037dc:	80fb      	strh	r3, [r7, #6]
	uint32_t i;

	ili9225_set_cursor_position(0, 0);
  4037de:	2000      	movs	r0, #0
  4037e0:	2100      	movs	r1, #0
  4037e2:	4b0a      	ldr	r3, [pc, #40]	; (40380c <ili9225_fill+0x38>)
  4037e4:	4798      	blx	r3
	ili9225_write_ram_prepare();
  4037e6:	4b0a      	ldr	r3, [pc, #40]	; (403810 <ili9225_fill+0x3c>)
  4037e8:	4798      	blx	r3

	for (i = ILI9225_LCD_WIDTH * ILI9225_LCD_HEIGHT; i > 0; i--) {
  4037ea:	f249 7340 	movw	r3, #38720	; 0x9740
  4037ee:	60fb      	str	r3, [r7, #12]
  4037f0:	e006      	b.n	403800 <ili9225_fill+0x2c>
		ili9225_write_ram(us_color);
  4037f2:	88fb      	ldrh	r3, [r7, #6]
  4037f4:	4618      	mov	r0, r3
  4037f6:	4b07      	ldr	r3, [pc, #28]	; (403814 <ili9225_fill+0x40>)
  4037f8:	4798      	blx	r3
	uint32_t i;

	ili9225_set_cursor_position(0, 0);
	ili9225_write_ram_prepare();

	for (i = ILI9225_LCD_WIDTH * ILI9225_LCD_HEIGHT; i > 0; i--) {
  4037fa:	68fb      	ldr	r3, [r7, #12]
  4037fc:	3b01      	subs	r3, #1
  4037fe:	60fb      	str	r3, [r7, #12]
  403800:	68fb      	ldr	r3, [r7, #12]
  403802:	2b00      	cmp	r3, #0
  403804:	d1f5      	bne.n	4037f2 <ili9225_fill+0x1e>
		ili9225_write_ram(us_color);
	}
}
  403806:	3710      	adds	r7, #16
  403808:	46bd      	mov	sp, r7
  40380a:	bd80      	pop	{r7, pc}
  40380c:	00403889 	.word	0x00403889
  403810:	00403325 	.word	0x00403325
  403814:	00403335 	.word	0x00403335

00403818 <ili9225_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili9225_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  403818:	b580      	push	{r7, lr}
  40381a:	b084      	sub	sp, #16
  40381c:	af00      	add	r7, sp, #0
  40381e:	60f8      	str	r0, [r7, #12]
  403820:	60b9      	str	r1, [r7, #8]
  403822:	607a      	str	r2, [r7, #4]
  403824:	603b      	str	r3, [r7, #0]
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));
  403826:	68fb      	ldr	r3, [r7, #12]
  403828:	b29a      	uxth	r2, r3
  40382a:	687b      	ldr	r3, [r7, #4]
  40382c:	b29b      	uxth	r3, r3
  40382e:	4413      	add	r3, r2
  403830:	b29b      	uxth	r3, r3
  403832:	3b01      	subs	r3, #1
  403834:	b29b      	uxth	r3, r3
	Assert(ul_y <= 0xDB);
	Assert(ul_width <= (0xB0 - ul_x));
	Assert(ul_height <= (0xDC - ul_y));

	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
  403836:	b2db      	uxtb	r3, r3
  403838:	b29b      	uxth	r3, r3
  40383a:	2036      	movs	r0, #54	; 0x36
  40383c:	4619      	mov	r1, r3
  40383e:	4b11      	ldr	r3, [pc, #68]	; (403884 <ili9225_set_window+0x6c>)
  403840:	4798      	blx	r3
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));

	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));
  403842:	68fb      	ldr	r3, [r7, #12]
  403844:	b29b      	uxth	r3, r3
	/* Set Horizontal Address End Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR1,
			ILI9225_HORIZONTAL_WINDOW_ADDR1_HEA((uint16_t)(ul_x + ul_width - 1)));

	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
  403846:	b2db      	uxtb	r3, r3
  403848:	b29b      	uxth	r3, r3
  40384a:	2037      	movs	r0, #55	; 0x37
  40384c:	4619      	mov	r1, r3
  40384e:	4b0d      	ldr	r3, [pc, #52]	; (403884 <ili9225_set_window+0x6c>)
  403850:	4798      	blx	r3
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));
  403852:	68bb      	ldr	r3, [r7, #8]
  403854:	b29a      	uxth	r2, r3
  403856:	683b      	ldr	r3, [r7, #0]
  403858:	b29b      	uxth	r3, r3
  40385a:	4413      	add	r3, r2
  40385c:	b29b      	uxth	r3, r3
  40385e:	3b01      	subs	r3, #1
  403860:	b29b      	uxth	r3, r3
	/* Set Horizontal Address Start Position */
	ili9225_write_register(ILI9225_HORIZONTAL_WINDOW_ADDR2,
			ILI9225_HORIZONTAL_WINDOW_ADDR2_HSA((uint16_t)ul_x));

	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
  403862:	b2db      	uxtb	r3, r3
  403864:	b29b      	uxth	r3, r3
  403866:	2038      	movs	r0, #56	; 0x38
  403868:	4619      	mov	r1, r3
  40386a:	4b06      	ldr	r3, [pc, #24]	; (403884 <ili9225_set_window+0x6c>)
  40386c:	4798      	blx	r3
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));

	/* Set Vertical Address Start Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2,
			ILI9225_VERTICAL_WINDOW_ADDR2_VSA((uint16_t)ul_y));
  40386e:	68bb      	ldr	r3, [r7, #8]
  403870:	b29b      	uxth	r3, r3
	/* Set Vertical Address End Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR1,
			ILI9225_VERTICAL_WINDOW_ADDR1_VEA((uint16_t)(ul_y + ul_height - 1)));

	/* Set Vertical Address Start Position */
	ili9225_write_register(ILI9225_VERTICAL_WINDOW_ADDR2,
  403872:	b2db      	uxtb	r3, r3
  403874:	b29b      	uxth	r3, r3
  403876:	2039      	movs	r0, #57	; 0x39
  403878:	4619      	mov	r1, r3
  40387a:	4b02      	ldr	r3, [pc, #8]	; (403884 <ili9225_set_window+0x6c>)
  40387c:	4798      	blx	r3
			ILI9225_VERTICAL_WINDOW_ADDR2_VSA((uint16_t)ul_y));
}
  40387e:	3710      	adds	r7, #16
  403880:	46bd      	mov	sp, r7
  403882:	bd80      	pop	{r7, pc}
  403884:	004033e1 	.word	0x004033e1

00403888 <ili9225_set_cursor_position>:
 *
 * \param ul_x X coordinate of upper-left corner on LCD.
 * \param ul_y Y coordinate of upper-left corner on LCD.
 */
void ili9225_set_cursor_position(uint16_t ul_x, uint16_t ul_y)
{
  403888:	b580      	push	{r7, lr}
  40388a:	b082      	sub	sp, #8
  40388c:	af00      	add	r7, sp, #0
  40388e:	4602      	mov	r2, r0
  403890:	460b      	mov	r3, r1
  403892:	80fa      	strh	r2, [r7, #6]
  403894:	80bb      	strh	r3, [r7, #4]
	/* GRAM Horizontal/Vertical Address Set (R20h, R21h) */
	ili9225_write_register(ILI9225_RAM_ADDR_SET1, ILI9225_RAM_ADDR_SET1_AD(ul_x));  /* column */
  403896:	88fb      	ldrh	r3, [r7, #6]
  403898:	b2db      	uxtb	r3, r3
  40389a:	b29b      	uxth	r3, r3
  40389c:	2020      	movs	r0, #32
  40389e:	4619      	mov	r1, r3
  4038a0:	4b05      	ldr	r3, [pc, #20]	; (4038b8 <ili9225_set_cursor_position+0x30>)
  4038a2:	4798      	blx	r3
	ili9225_write_register(ILI9225_RAM_ADDR_SET2, ILI9225_RAM_ADDR_SET2_AD(ul_y));  /* row */
  4038a4:	88bb      	ldrh	r3, [r7, #4]
  4038a6:	b2db      	uxtb	r3, r3
  4038a8:	b29b      	uxth	r3, r3
  4038aa:	2021      	movs	r0, #33	; 0x21
  4038ac:	4619      	mov	r1, r3
  4038ae:	4b02      	ldr	r3, [pc, #8]	; (4038b8 <ili9225_set_cursor_position+0x30>)
  4038b0:	4798      	blx	r3
}
  4038b2:	3708      	adds	r7, #8
  4038b4:	46bd      	mov	sp, r7
  4038b6:	bd80      	pop	{r7, pc}
  4038b8:	004033e1 	.word	0x004033e1

004038bc <ili9225_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili9225_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  4038bc:	b580      	push	{r7, lr}
  4038be:	b082      	sub	sp, #8
  4038c0:	af00      	add	r7, sp, #0
  4038c2:	6078      	str	r0, [r7, #4]
  4038c4:	6039      	str	r1, [r7, #0]
	if ((ul_x >= ILI9225_LCD_WIDTH) || (ul_y >= ILI9225_LCD_HEIGHT)) {
  4038c6:	687b      	ldr	r3, [r7, #4]
  4038c8:	2baf      	cmp	r3, #175	; 0xaf
  4038ca:	d802      	bhi.n	4038d2 <ili9225_draw_pixel+0x16>
  4038cc:	683b      	ldr	r3, [r7, #0]
  4038ce:	2bdb      	cmp	r3, #219	; 0xdb
  4038d0:	d901      	bls.n	4038d6 <ili9225_draw_pixel+0x1a>
		return 1;
  4038d2:	2301      	movs	r3, #1
  4038d4:	e00f      	b.n	4038f6 <ili9225_draw_pixel+0x3a>
	}

	/* Set cursor */
	ili9225_set_cursor_position(ul_x, ul_y);
  4038d6:	687b      	ldr	r3, [r7, #4]
  4038d8:	b29a      	uxth	r2, r3
  4038da:	683b      	ldr	r3, [r7, #0]
  4038dc:	b29b      	uxth	r3, r3
  4038de:	4610      	mov	r0, r2
  4038e0:	4619      	mov	r1, r3
  4038e2:	4b07      	ldr	r3, [pc, #28]	; (403900 <ili9225_draw_pixel+0x44>)
  4038e4:	4798      	blx	r3

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
  4038e6:	4b07      	ldr	r3, [pc, #28]	; (403904 <ili9225_draw_pixel+0x48>)
  4038e8:	4798      	blx	r3
	ili9225_write_ram(*g_ul_pixel_cache);
  4038ea:	4b07      	ldr	r3, [pc, #28]	; (403908 <ili9225_draw_pixel+0x4c>)
  4038ec:	881b      	ldrh	r3, [r3, #0]
  4038ee:	4618      	mov	r0, r3
  4038f0:	4b06      	ldr	r3, [pc, #24]	; (40390c <ili9225_draw_pixel+0x50>)
  4038f2:	4798      	blx	r3
	return 0;
  4038f4:	2300      	movs	r3, #0
}
  4038f6:	4618      	mov	r0, r3
  4038f8:	3708      	adds	r7, #8
  4038fa:	46bd      	mov	sp, r7
  4038fc:	bd80      	pop	{r7, pc}
  4038fe:	bf00      	nop
  403900:	00403889 	.word	0x00403889
  403904:	00403325 	.word	0x00403325
  403908:	20000a94 	.word	0x20000a94
  40390c:	00403335 	.word	0x00403335

00403910 <ili9225_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili9225_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  403910:	b590      	push	{r4, r7, lr}
  403912:	b087      	sub	sp, #28
  403914:	af00      	add	r7, sp, #0
  403916:	60f8      	str	r0, [r7, #12]
  403918:	60b9      	str	r1, [r7, #8]
  40391a:	607a      	str	r2, [r7, #4]
  40391c:	603b      	str	r3, [r7, #0]
	uint32_t size, blocks;

	/* Swap coordinates if necessary */
	ili9225_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  40391e:	f107 000c 	add.w	r0, r7, #12
  403922:	f107 0108 	add.w	r1, r7, #8
  403926:	1d3a      	adds	r2, r7, #4
  403928:	463b      	mov	r3, r7
  40392a:	4c24      	ldr	r4, [pc, #144]	; (4039bc <ili9225_draw_filled_rectangle+0xac>)
  40392c:	47a0      	blx	r4

	/* Determine the refresh window area */
	ili9225_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1, (ul_y2 - ul_y1) + 1);
  40392e:	68f8      	ldr	r0, [r7, #12]
  403930:	68b9      	ldr	r1, [r7, #8]
  403932:	687a      	ldr	r2, [r7, #4]
  403934:	68fb      	ldr	r3, [r7, #12]
  403936:	1ad3      	subs	r3, r2, r3
  403938:	1c5a      	adds	r2, r3, #1
  40393a:	683c      	ldr	r4, [r7, #0]
  40393c:	68bb      	ldr	r3, [r7, #8]
  40393e:	1ae3      	subs	r3, r4, r3
  403940:	3301      	adds	r3, #1
  403942:	4c1f      	ldr	r4, [pc, #124]	; (4039c0 <ili9225_draw_filled_rectangle+0xb0>)
  403944:	47a0      	blx	r4

	/* Set cursor */
	ili9225_set_cursor_position(ul_x1, ul_y1);
  403946:	68fb      	ldr	r3, [r7, #12]
  403948:	b29a      	uxth	r2, r3
  40394a:	68bb      	ldr	r3, [r7, #8]
  40394c:	b29b      	uxth	r3, r3
  40394e:	4610      	mov	r0, r2
  403950:	4619      	mov	r1, r3
  403952:	4b1c      	ldr	r3, [pc, #112]	; (4039c4 <ili9225_draw_filled_rectangle+0xb4>)
  403954:	4798      	blx	r3

	/* Prepare to write in GRAM */
	ili9225_write_ram_prepare();
  403956:	4b1c      	ldr	r3, [pc, #112]	; (4039c8 <ili9225_draw_filled_rectangle+0xb8>)
  403958:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  40395a:	687a      	ldr	r2, [r7, #4]
  40395c:	68fb      	ldr	r3, [r7, #12]
  40395e:	1ad3      	subs	r3, r2, r3
  403960:	3301      	adds	r3, #1
  403962:	6839      	ldr	r1, [r7, #0]
  403964:	68ba      	ldr	r2, [r7, #8]
  403966:	1a8a      	subs	r2, r1, r2
  403968:	3201      	adds	r2, #1
  40396a:	fb02 f303 	mul.w	r3, r2, r3
  40396e:	613b      	str	r3, [r7, #16]
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  403970:	693a      	ldr	r2, [r7, #16]
  403972:	4b16      	ldr	r3, [pc, #88]	; (4039cc <ili9225_draw_filled_rectangle+0xbc>)
  403974:	fba3 1302 	umull	r1, r3, r3, r2
  403978:	09db      	lsrs	r3, r3, #7
  40397a:	617b      	str	r3, [r7, #20]
	while (blocks--) {
  40397c:	e003      	b.n	403986 <ili9225_draw_filled_rectangle+0x76>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
  40397e:	4814      	ldr	r0, [pc, #80]	; (4039d0 <ili9225_draw_filled_rectangle+0xc0>)
  403980:	21b0      	movs	r1, #176	; 0xb0
  403982:	4b14      	ldr	r3, [pc, #80]	; (4039d4 <ili9225_draw_filled_rectangle+0xc4>)
  403984:	4798      	blx	r3
	ili9225_write_ram_prepare();

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
	/* Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  403986:	697b      	ldr	r3, [r7, #20]
  403988:	1e5a      	subs	r2, r3, #1
  40398a:	617a      	str	r2, [r7, #20]
  40398c:	2b00      	cmp	r3, #0
  40398e:	d1f6      	bne.n	40397e <ili9225_draw_filled_rectangle+0x6e>
		ili9225_write_ram_buffer(g_ul_pixel_cache, LCD_DATA_CACHE_SIZE);
	}
	/* Send remaining pixels */
	ili9225_write_ram_buffer(g_ul_pixel_cache, size % LCD_DATA_CACHE_SIZE);
  403990:	693a      	ldr	r2, [r7, #16]
  403992:	4b0e      	ldr	r3, [pc, #56]	; (4039cc <ili9225_draw_filled_rectangle+0xbc>)
  403994:	fba3 1302 	umull	r1, r3, r3, r2
  403998:	09db      	lsrs	r3, r3, #7
  40399a:	21b0      	movs	r1, #176	; 0xb0
  40399c:	fb01 f303 	mul.w	r3, r1, r3
  4039a0:	1ad3      	subs	r3, r2, r3
  4039a2:	480b      	ldr	r0, [pc, #44]	; (4039d0 <ili9225_draw_filled_rectangle+0xc0>)
  4039a4:	4619      	mov	r1, r3
  4039a6:	4b0b      	ldr	r3, [pc, #44]	; (4039d4 <ili9225_draw_filled_rectangle+0xc4>)
  4039a8:	4798      	blx	r3

	/* Reset the refresh window area */
	ili9225_set_window(0, 0, ILI9225_LCD_WIDTH, ILI9225_LCD_HEIGHT);
  4039aa:	2000      	movs	r0, #0
  4039ac:	2100      	movs	r1, #0
  4039ae:	22b0      	movs	r2, #176	; 0xb0
  4039b0:	23dc      	movs	r3, #220	; 0xdc
  4039b2:	4c03      	ldr	r4, [pc, #12]	; (4039c0 <ili9225_draw_filled_rectangle+0xb0>)
  4039b4:	47a0      	blx	r4
}
  4039b6:	371c      	adds	r7, #28
  4039b8:	46bd      	mov	sp, r7
  4039ba:	bd90      	pop	{r4, r7, pc}
  4039bc:	0040344d 	.word	0x0040344d
  4039c0:	00403819 	.word	0x00403819
  4039c4:	00403889 	.word	0x00403889
  4039c8:	00403325 	.word	0x00403325
  4039cc:	ba2e8ba3 	.word	0xba2e8ba3
  4039d0:	20000a94 	.word	0x20000a94
  4039d4:	00403379 	.word	0x00403379

004039d8 <ili9225_draw_char>:
 * \param ul_x X coordinate of character upper-left corner.
 * \param ul_y Y coordinate of character upper-left corner.
 * \param uc_c character to print.
 */
static void ili9225_draw_char(uint32_t ul_x, uint32_t ul_y, uint8_t uc_c)
{
  4039d8:	b580      	push	{r7, lr}
  4039da:	b08a      	sub	sp, #40	; 0x28
  4039dc:	af00      	add	r7, sp, #0
  4039de:	60f8      	str	r0, [r7, #12]
  4039e0:	60b9      	str	r1, [r7, #8]
  4039e2:	4613      	mov	r3, r2
  4039e4:	71fb      	strb	r3, [r7, #7]
	uint32_t row, col;
	uint32_t offset, offset0, offset1;

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  4039e6:	79fa      	ldrb	r2, [r7, #7]
  4039e8:	4613      	mov	r3, r2
  4039ea:	009b      	lsls	r3, r3, #2
  4039ec:	4413      	add	r3, r2
  4039ee:	009b      	lsls	r3, r3, #2
  4039f0:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
  4039f4:	61fb      	str	r3, [r7, #28]

	for (col = 0; col < 10; col++) {
  4039f6:	2300      	movs	r3, #0
  4039f8:	623b      	str	r3, [r7, #32]
  4039fa:	e04d      	b.n	403a98 <ili9225_draw_char+0xc0>
		/* Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
  4039fc:	6a3b      	ldr	r3, [r7, #32]
  4039fe:	005a      	lsls	r2, r3, #1
  403a00:	69fb      	ldr	r3, [r7, #28]
  403a02:	4413      	add	r3, r2
  403a04:	61bb      	str	r3, [r7, #24]
		offset1 = offset0 + 1;
  403a06:	69bb      	ldr	r3, [r7, #24]
  403a08:	3301      	adds	r3, #1
  403a0a:	617b      	str	r3, [r7, #20]

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
  403a0c:	2300      	movs	r3, #0
  403a0e:	627b      	str	r3, [r7, #36]	; 0x24
  403a10:	e01a      	b.n	403a48 <ili9225_draw_char+0x70>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  403a12:	4a24      	ldr	r2, [pc, #144]	; (403aa4 <ili9225_draw_char+0xcc>)
  403a14:	69bb      	ldr	r3, [r7, #24]
  403a16:	4413      	add	r3, r2
  403a18:	781b      	ldrb	r3, [r3, #0]
  403a1a:	461a      	mov	r2, r3
  403a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403a1e:	f1c3 0307 	rsb	r3, r3, #7
  403a22:	fa42 f303 	asr.w	r3, r2, r3
  403a26:	f003 0301 	and.w	r3, r3, #1
  403a2a:	2b00      	cmp	r3, #0
  403a2c:	d009      	beq.n	403a42 <ili9225_draw_char+0x6a>
				ili9225_draw_pixel(ul_x + col, ul_y + row);
  403a2e:	68fa      	ldr	r2, [r7, #12]
  403a30:	6a3b      	ldr	r3, [r7, #32]
  403a32:	441a      	add	r2, r3
  403a34:	68b9      	ldr	r1, [r7, #8]
  403a36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403a38:	440b      	add	r3, r1
  403a3a:	4610      	mov	r0, r2
  403a3c:	4619      	mov	r1, r3
  403a3e:	4b1a      	ldr	r3, [pc, #104]	; (403aa8 <ili9225_draw_char+0xd0>)
  403a40:	4798      	blx	r3
		/* Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
		offset1 = offset0 + 1;

		/* Draw pixel on screen depending on the corresponding bit value from the charset */
		for (row = 0; row < 8; row++) {
  403a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403a44:	3301      	adds	r3, #1
  403a46:	627b      	str	r3, [r7, #36]	; 0x24
  403a48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403a4a:	2b07      	cmp	r3, #7
  403a4c:	d9e1      	bls.n	403a12 <ili9225_draw_char+0x3a>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  403a4e:	2300      	movs	r3, #0
  403a50:	627b      	str	r3, [r7, #36]	; 0x24
  403a52:	e01b      	b.n	403a8c <ili9225_draw_char+0xb4>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  403a54:	4a13      	ldr	r2, [pc, #76]	; (403aa4 <ili9225_draw_char+0xcc>)
  403a56:	697b      	ldr	r3, [r7, #20]
  403a58:	4413      	add	r3, r2
  403a5a:	781b      	ldrb	r3, [r3, #0]
  403a5c:	461a      	mov	r2, r3
  403a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403a60:	f1c3 0307 	rsb	r3, r3, #7
  403a64:	fa42 f303 	asr.w	r3, r2, r3
  403a68:	f003 0301 	and.w	r3, r3, #1
  403a6c:	2b00      	cmp	r3, #0
  403a6e:	d00a      	beq.n	403a86 <ili9225_draw_char+0xae>
				ili9225_draw_pixel(ul_x + col, ul_y + row + 8);
  403a70:	68fa      	ldr	r2, [r7, #12]
  403a72:	6a3b      	ldr	r3, [r7, #32]
  403a74:	441a      	add	r2, r3
  403a76:	68b9      	ldr	r1, [r7, #8]
  403a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403a7a:	440b      	add	r3, r1
  403a7c:	3308      	adds	r3, #8
  403a7e:	4610      	mov	r0, r2
  403a80:	4619      	mov	r1, r3
  403a82:	4b09      	ldr	r3, [pc, #36]	; (403aa8 <ili9225_draw_char+0xd0>)
  403a84:	4798      	blx	r3
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  403a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403a88:	3301      	adds	r3, #1
  403a8a:	627b      	str	r3, [r7, #36]	; 0x24
  403a8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  403a8e:	2b05      	cmp	r3, #5
  403a90:	d9e0      	bls.n	403a54 <ili9225_draw_char+0x7c>

	/* Compute offset according of the specified ASCII character */
	/* Note: the first 32 characters of the ASCII table are not handled */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  403a92:	6a3b      	ldr	r3, [r7, #32]
  403a94:	3301      	adds	r3, #1
  403a96:	623b      	str	r3, [r7, #32]
  403a98:	6a3b      	ldr	r3, [r7, #32]
  403a9a:	2b09      	cmp	r3, #9
  403a9c:	d9ae      	bls.n	4039fc <ili9225_draw_char+0x24>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
				ili9225_draw_pixel(ul_x + col, ul_y + row + 8);
			}
		}
	}
}
  403a9e:	3728      	adds	r7, #40	; 0x28
  403aa0:	46bd      	mov	sp, r7
  403aa2:	bd80      	pop	{r7, pc}
  403aa4:	00412268 	.word	0x00412268
  403aa8:	004038bd 	.word	0x004038bd

00403aac <ili9225_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  403aac:	b580      	push	{r7, lr}
  403aae:	b086      	sub	sp, #24
  403ab0:	af00      	add	r7, sp, #0
  403ab2:	60f8      	str	r0, [r7, #12]
  403ab4:	60b9      	str	r1, [r7, #8]
  403ab6:	607a      	str	r2, [r7, #4]
	uint32_t xorg = ul_x;
  403ab8:	68fb      	ldr	r3, [r7, #12]
  403aba:	617b      	str	r3, [r7, #20]

	while (*p_str != 0) {
  403abc:	e01c      	b.n	403af8 <ili9225_draw_string+0x4c>
		/* If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  403abe:	687b      	ldr	r3, [r7, #4]
  403ac0:	781b      	ldrb	r3, [r3, #0]
  403ac2:	2b0a      	cmp	r3, #10
  403ac4:	d108      	bne.n	403ad8 <ili9225_draw_string+0x2c>
			ul_y += gfont.height + 2;
  403ac6:	230e      	movs	r3, #14
  403ac8:	461a      	mov	r2, r3
  403aca:	68bb      	ldr	r3, [r7, #8]
  403acc:	4413      	add	r3, r2
  403ace:	3302      	adds	r3, #2
  403ad0:	60bb      	str	r3, [r7, #8]
			ul_x = xorg;
  403ad2:	697b      	ldr	r3, [r7, #20]
  403ad4:	60fb      	str	r3, [r7, #12]
  403ad6:	e00c      	b.n	403af2 <ili9225_draw_string+0x46>
		} else {
			/* Draw the character and place cursor right after (font width + 2) */
			ili9225_draw_char(ul_x, ul_y, *p_str);
  403ad8:	687b      	ldr	r3, [r7, #4]
  403ada:	781b      	ldrb	r3, [r3, #0]
  403adc:	68f8      	ldr	r0, [r7, #12]
  403ade:	68b9      	ldr	r1, [r7, #8]
  403ae0:	461a      	mov	r2, r3
  403ae2:	4b09      	ldr	r3, [pc, #36]	; (403b08 <ili9225_draw_string+0x5c>)
  403ae4:	4798      	blx	r3
			ul_x += gfont.width + 2;
  403ae6:	230a      	movs	r3, #10
  403ae8:	461a      	mov	r2, r3
  403aea:	68fb      	ldr	r3, [r7, #12]
  403aec:	4413      	add	r3, r2
  403aee:	3302      	adds	r3, #2
  403af0:	60fb      	str	r3, [r7, #12]
		}
		p_str++;
  403af2:	687b      	ldr	r3, [r7, #4]
  403af4:	3301      	adds	r3, #1
  403af6:	607b      	str	r3, [r7, #4]
 */
void ili9225_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  403af8:	687b      	ldr	r3, [r7, #4]
  403afa:	781b      	ldrb	r3, [r3, #0]
  403afc:	2b00      	cmp	r3, #0
  403afe:	d1de      	bne.n	403abe <ili9225_draw_string+0x12>
			ili9225_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
		}
		p_str++;
	}
}
  403b00:	3718      	adds	r7, #24
  403b02:	46bd      	mov	sp, r7
  403b04:	bd80      	pop	{r7, pc}
  403b06:	bf00      	nop
  403b08:	004039d9 	.word	0x004039d9

00403b0c <pdc_tx_init>:
 */
void pdc_tx_init(
		Pdc *p_pdc,
		pdc_packet_t *p_packet,
		pdc_packet_t *p_next_packet)
{
  403b0c:	b480      	push	{r7}
  403b0e:	b085      	sub	sp, #20
  403b10:	af00      	add	r7, sp, #0
  403b12:	60f8      	str	r0, [r7, #12]
  403b14:	60b9      	str	r1, [r7, #8]
  403b16:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  403b18:	68bb      	ldr	r3, [r7, #8]
  403b1a:	2b00      	cmp	r3, #0
  403b1c:	d007      	beq.n	403b2e <pdc_tx_init+0x22>
		p_pdc->PERIPH_TPR = p_packet->ul_addr;
  403b1e:	68bb      	ldr	r3, [r7, #8]
  403b20:	681a      	ldr	r2, [r3, #0]
  403b22:	68fb      	ldr	r3, [r7, #12]
  403b24:	609a      	str	r2, [r3, #8]
		p_pdc->PERIPH_TCR = p_packet->ul_size;
  403b26:	68bb      	ldr	r3, [r7, #8]
  403b28:	685a      	ldr	r2, [r3, #4]
  403b2a:	68fb      	ldr	r3, [r7, #12]
  403b2c:	60da      	str	r2, [r3, #12]
	}
	if (p_next_packet) {
  403b2e:	687b      	ldr	r3, [r7, #4]
  403b30:	2b00      	cmp	r3, #0
  403b32:	d007      	beq.n	403b44 <pdc_tx_init+0x38>
		p_pdc->PERIPH_TNPR = p_next_packet->ul_addr;
  403b34:	687b      	ldr	r3, [r7, #4]
  403b36:	681a      	ldr	r2, [r3, #0]
  403b38:	68fb      	ldr	r3, [r7, #12]
  403b3a:	619a      	str	r2, [r3, #24]
		p_pdc->PERIPH_TNCR = p_next_packet->ul_size;
  403b3c:	687b      	ldr	r3, [r7, #4]
  403b3e:	685a      	ldr	r2, [r3, #4]
  403b40:	68fb      	ldr	r3, [r7, #12]
  403b42:	61da      	str	r2, [r3, #28]
	}
}
  403b44:	3714      	adds	r7, #20
  403b46:	46bd      	mov	sp, r7
  403b48:	f85d 7b04 	ldr.w	r7, [sp], #4
  403b4c:	4770      	bx	lr
  403b4e:	bf00      	nop

00403b50 <pdc_rx_init>:
 */
void pdc_rx_init(
		Pdc *p_pdc,
		pdc_packet_t *p_packet,
		pdc_packet_t *p_next_packet)
{
  403b50:	b480      	push	{r7}
  403b52:	b085      	sub	sp, #20
  403b54:	af00      	add	r7, sp, #0
  403b56:	60f8      	str	r0, [r7, #12]
  403b58:	60b9      	str	r1, [r7, #8]
  403b5a:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_pdc);
	
	if (p_packet) {
  403b5c:	68bb      	ldr	r3, [r7, #8]
  403b5e:	2b00      	cmp	r3, #0
  403b60:	d007      	beq.n	403b72 <pdc_rx_init+0x22>
		p_pdc->PERIPH_RPR = p_packet->ul_addr;
  403b62:	68bb      	ldr	r3, [r7, #8]
  403b64:	681a      	ldr	r2, [r3, #0]
  403b66:	68fb      	ldr	r3, [r7, #12]
  403b68:	601a      	str	r2, [r3, #0]
		p_pdc->PERIPH_RCR = p_packet->ul_size;
  403b6a:	68bb      	ldr	r3, [r7, #8]
  403b6c:	685a      	ldr	r2, [r3, #4]
  403b6e:	68fb      	ldr	r3, [r7, #12]
  403b70:	605a      	str	r2, [r3, #4]
	}
	if (p_next_packet) {
  403b72:	687b      	ldr	r3, [r7, #4]
  403b74:	2b00      	cmp	r3, #0
  403b76:	d007      	beq.n	403b88 <pdc_rx_init+0x38>
		p_pdc->PERIPH_RNPR = p_next_packet->ul_addr;
  403b78:	687b      	ldr	r3, [r7, #4]
  403b7a:	681a      	ldr	r2, [r3, #0]
  403b7c:	68fb      	ldr	r3, [r7, #12]
  403b7e:	611a      	str	r2, [r3, #16]
		p_pdc->PERIPH_RNCR = p_next_packet->ul_size;
  403b80:	687b      	ldr	r3, [r7, #4]
  403b82:	685a      	ldr	r2, [r3, #4]
  403b84:	68fb      	ldr	r3, [r7, #12]
  403b86:	615a      	str	r2, [r3, #20]
	}
}
  403b88:	3714      	adds	r7, #20
  403b8a:	46bd      	mov	sp, r7
  403b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
  403b90:	4770      	bx	lr
  403b92:	bf00      	nop

00403b94 <pdc_enable_transfer>:
 *                        (bit PERIPH_PTCR_RXTEN and bit PERIPH_PTCR_TXTEN)
 */
void pdc_enable_transfer(
		Pdc *p_pdc,
		uint32_t ul_controls)
{
  403b94:	b480      	push	{r7}
  403b96:	b083      	sub	sp, #12
  403b98:	af00      	add	r7, sp, #0
  403b9a:	6078      	str	r0, [r7, #4]
  403b9c:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
  403b9e:	683a      	ldr	r2, [r7, #0]
  403ba0:	f240 1301 	movw	r3, #257	; 0x101
  403ba4:	4013      	ands	r3, r2
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  403ba6:	687a      	ldr	r2, [r7, #4]
  403ba8:	6213      	str	r3, [r2, #32]
			ul_controls & (PERIPH_PTCR_RXTEN | PERIPH_PTCR_TXTEN);
}
  403baa:	370c      	adds	r7, #12
  403bac:	46bd      	mov	sp, r7
  403bae:	f85d 7b04 	ldr.w	r7, [sp], #4
  403bb2:	4770      	bx	lr

00403bb4 <pdc_disable_transfer>:
 *                        (bit PERIPH_PTCR_TXTDIS, bit PERIPH_PTCR_TXTDIS)
 */
void pdc_disable_transfer(
		Pdc *p_pdc,
		uint32_t ul_controls)
{
  403bb4:	b480      	push	{r7}
  403bb6:	b083      	sub	sp, #12
  403bb8:	af00      	add	r7, sp, #0
  403bba:	6078      	str	r0, [r7, #4]
  403bbc:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
  403bbe:	683a      	ldr	r2, [r7, #0]
  403bc0:	f240 2302 	movw	r3, #514	; 0x202
  403bc4:	4013      	ands	r3, r2
		uint32_t ul_controls)
{
	/* Validate inputs. */
	Assert(p_pdc);
	
	p_pdc->PERIPH_PTCR =
  403bc6:	687a      	ldr	r2, [r7, #4]
  403bc8:	6213      	str	r3, [r2, #32]
			ul_controls & (PERIPH_PTCR_RXTDIS | PERIPH_PTCR_TXTDIS);
}
  403bca:	370c      	adds	r7, #12
  403bcc:	46bd      	mov	sp, r7
  403bce:	f85d 7b04 	ldr.w	r7, [sp], #4
  403bd2:	4770      	bx	lr

00403bd4 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  403bd4:	b480      	push	{r7}
  403bd6:	b085      	sub	sp, #20
  403bd8:	af00      	add	r7, sp, #0
  403bda:	60f8      	str	r0, [r7, #12]
  403bdc:	60b9      	str	r1, [r7, #8]
  403bde:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  403be0:	687b      	ldr	r3, [r7, #4]
  403be2:	2b00      	cmp	r3, #0
  403be4:	d003      	beq.n	403bee <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  403be6:	68fb      	ldr	r3, [r7, #12]
  403be8:	68ba      	ldr	r2, [r7, #8]
  403bea:	665a      	str	r2, [r3, #100]	; 0x64
  403bec:	e002      	b.n	403bf4 <pio_pull_up+0x20>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  403bee:	68fb      	ldr	r3, [r7, #12]
  403bf0:	68ba      	ldr	r2, [r7, #8]
  403bf2:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  403bf4:	3714      	adds	r7, #20
  403bf6:	46bd      	mov	sp, r7
  403bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
  403bfc:	4770      	bx	lr
  403bfe:	bf00      	nop

00403c00 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  403c00:	b480      	push	{r7}
  403c02:	b087      	sub	sp, #28
  403c04:	af00      	add	r7, sp, #0
  403c06:	60f8      	str	r0, [r7, #12]
  403c08:	60b9      	str	r1, [r7, #8]
  403c0a:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  403c0c:	68fb      	ldr	r3, [r7, #12]
  403c0e:	687a      	ldr	r2, [r7, #4]
  403c10:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  403c12:	68bb      	ldr	r3, [r7, #8]
  403c14:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  403c18:	d04a      	beq.n	403cb0 <pio_set_peripheral+0xb0>
  403c1a:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  403c1e:	d808      	bhi.n	403c32 <pio_set_peripheral+0x32>
  403c20:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  403c24:	d016      	beq.n	403c54 <pio_set_peripheral+0x54>
  403c26:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  403c2a:	d02c      	beq.n	403c86 <pio_set_peripheral+0x86>
  403c2c:	2b00      	cmp	r3, #0
  403c2e:	d069      	beq.n	403d04 <pio_set_peripheral+0x104>
  403c30:	e064      	b.n	403cfc <pio_set_peripheral+0xfc>
  403c32:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  403c36:	d065      	beq.n	403d04 <pio_set_peripheral+0x104>
  403c38:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  403c3c:	d803      	bhi.n	403c46 <pio_set_peripheral+0x46>
  403c3e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  403c42:	d04a      	beq.n	403cda <pio_set_peripheral+0xda>
  403c44:	e05a      	b.n	403cfc <pio_set_peripheral+0xfc>
  403c46:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  403c4a:	d05b      	beq.n	403d04 <pio_set_peripheral+0x104>
  403c4c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  403c50:	d058      	beq.n	403d04 <pio_set_peripheral+0x104>
  403c52:	e053      	b.n	403cfc <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  403c54:	68fb      	ldr	r3, [r7, #12]
  403c56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  403c58:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  403c5a:	68fb      	ldr	r3, [r7, #12]
  403c5c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  403c5e:	687b      	ldr	r3, [r7, #4]
  403c60:	43d9      	mvns	r1, r3
  403c62:	697b      	ldr	r3, [r7, #20]
  403c64:	400b      	ands	r3, r1
  403c66:	401a      	ands	r2, r3
  403c68:	68fb      	ldr	r3, [r7, #12]
  403c6a:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  403c6c:	68fb      	ldr	r3, [r7, #12]
  403c6e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  403c70:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  403c72:	68fb      	ldr	r3, [r7, #12]
  403c74:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  403c76:	687b      	ldr	r3, [r7, #4]
  403c78:	43d9      	mvns	r1, r3
  403c7a:	697b      	ldr	r3, [r7, #20]
  403c7c:	400b      	ands	r3, r1
  403c7e:	401a      	ands	r2, r3
  403c80:	68fb      	ldr	r3, [r7, #12]
  403c82:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  403c84:	e03a      	b.n	403cfc <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  403c86:	68fb      	ldr	r3, [r7, #12]
  403c88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  403c8a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  403c8c:	687a      	ldr	r2, [r7, #4]
  403c8e:	697b      	ldr	r3, [r7, #20]
  403c90:	431a      	orrs	r2, r3
  403c92:	68fb      	ldr	r3, [r7, #12]
  403c94:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  403c96:	68fb      	ldr	r3, [r7, #12]
  403c98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  403c9a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  403c9c:	68fb      	ldr	r3, [r7, #12]
  403c9e:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  403ca0:	687b      	ldr	r3, [r7, #4]
  403ca2:	43d9      	mvns	r1, r3
  403ca4:	697b      	ldr	r3, [r7, #20]
  403ca6:	400b      	ands	r3, r1
  403ca8:	401a      	ands	r2, r3
  403caa:	68fb      	ldr	r3, [r7, #12]
  403cac:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  403cae:	e025      	b.n	403cfc <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  403cb0:	68fb      	ldr	r3, [r7, #12]
  403cb2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  403cb4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  403cb6:	68fb      	ldr	r3, [r7, #12]
  403cb8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  403cba:	687b      	ldr	r3, [r7, #4]
  403cbc:	43d9      	mvns	r1, r3
  403cbe:	697b      	ldr	r3, [r7, #20]
  403cc0:	400b      	ands	r3, r1
  403cc2:	401a      	ands	r2, r3
  403cc4:	68fb      	ldr	r3, [r7, #12]
  403cc6:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  403cc8:	68fb      	ldr	r3, [r7, #12]
  403cca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  403ccc:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  403cce:	687a      	ldr	r2, [r7, #4]
  403cd0:	697b      	ldr	r3, [r7, #20]
  403cd2:	431a      	orrs	r2, r3
  403cd4:	68fb      	ldr	r3, [r7, #12]
  403cd6:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  403cd8:	e010      	b.n	403cfc <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  403cda:	68fb      	ldr	r3, [r7, #12]
  403cdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  403cde:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  403ce0:	687a      	ldr	r2, [r7, #4]
  403ce2:	697b      	ldr	r3, [r7, #20]
  403ce4:	431a      	orrs	r2, r3
  403ce6:	68fb      	ldr	r3, [r7, #12]
  403ce8:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  403cea:	68fb      	ldr	r3, [r7, #12]
  403cec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  403cee:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  403cf0:	687a      	ldr	r2, [r7, #4]
  403cf2:	697b      	ldr	r3, [r7, #20]
  403cf4:	431a      	orrs	r2, r3
  403cf6:	68fb      	ldr	r3, [r7, #12]
  403cf8:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  403cfa:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  403cfc:	68fb      	ldr	r3, [r7, #12]
  403cfe:	687a      	ldr	r2, [r7, #4]
  403d00:	605a      	str	r2, [r3, #4]
  403d02:	e000      	b.n	403d06 <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  403d04:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  403d06:	371c      	adds	r7, #28
  403d08:	46bd      	mov	sp, r7
  403d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
  403d0e:	4770      	bx	lr

00403d10 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  403d10:	b580      	push	{r7, lr}
  403d12:	b084      	sub	sp, #16
  403d14:	af00      	add	r7, sp, #0
  403d16:	60f8      	str	r0, [r7, #12]
  403d18:	60b9      	str	r1, [r7, #8]
  403d1a:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  403d1c:	68f8      	ldr	r0, [r7, #12]
  403d1e:	68b9      	ldr	r1, [r7, #8]
  403d20:	4b18      	ldr	r3, [pc, #96]	; (403d84 <pio_set_input+0x74>)
  403d22:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  403d24:	687b      	ldr	r3, [r7, #4]
  403d26:	f003 0301 	and.w	r3, r3, #1
  403d2a:	68f8      	ldr	r0, [r7, #12]
  403d2c:	68b9      	ldr	r1, [r7, #8]
  403d2e:	461a      	mov	r2, r3
  403d30:	4b15      	ldr	r3, [pc, #84]	; (403d88 <pio_set_input+0x78>)
  403d32:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  403d34:	687b      	ldr	r3, [r7, #4]
  403d36:	f003 030a 	and.w	r3, r3, #10
  403d3a:	2b00      	cmp	r3, #0
  403d3c:	d003      	beq.n	403d46 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  403d3e:	68fb      	ldr	r3, [r7, #12]
  403d40:	68ba      	ldr	r2, [r7, #8]
  403d42:	621a      	str	r2, [r3, #32]
  403d44:	e002      	b.n	403d4c <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  403d46:	68fb      	ldr	r3, [r7, #12]
  403d48:	68ba      	ldr	r2, [r7, #8]
  403d4a:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  403d4c:	687b      	ldr	r3, [r7, #4]
  403d4e:	f003 0302 	and.w	r3, r3, #2
  403d52:	2b00      	cmp	r3, #0
  403d54:	d004      	beq.n	403d60 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  403d56:	68fb      	ldr	r3, [r7, #12]
  403d58:	68ba      	ldr	r2, [r7, #8]
  403d5a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  403d5e:	e008      	b.n	403d72 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  403d60:	687b      	ldr	r3, [r7, #4]
  403d62:	f003 0308 	and.w	r3, r3, #8
  403d66:	2b00      	cmp	r3, #0
  403d68:	d003      	beq.n	403d72 <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  403d6a:	68fb      	ldr	r3, [r7, #12]
  403d6c:	68ba      	ldr	r2, [r7, #8]
  403d6e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  403d72:	68fb      	ldr	r3, [r7, #12]
  403d74:	68ba      	ldr	r2, [r7, #8]
  403d76:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  403d78:	68fb      	ldr	r3, [r7, #12]
  403d7a:	68ba      	ldr	r2, [r7, #8]
  403d7c:	601a      	str	r2, [r3, #0]
}
  403d7e:	3710      	adds	r7, #16
  403d80:	46bd      	mov	sp, r7
  403d82:	bd80      	pop	{r7, pc}
  403d84:	00403e7d 	.word	0x00403e7d
  403d88:	00403bd5 	.word	0x00403bd5

00403d8c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  403d8c:	b580      	push	{r7, lr}
  403d8e:	b084      	sub	sp, #16
  403d90:	af00      	add	r7, sp, #0
  403d92:	60f8      	str	r0, [r7, #12]
  403d94:	60b9      	str	r1, [r7, #8]
  403d96:	607a      	str	r2, [r7, #4]
  403d98:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  403d9a:	68f8      	ldr	r0, [r7, #12]
  403d9c:	68b9      	ldr	r1, [r7, #8]
  403d9e:	4b12      	ldr	r3, [pc, #72]	; (403de8 <pio_set_output+0x5c>)
  403da0:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  403da2:	68f8      	ldr	r0, [r7, #12]
  403da4:	68b9      	ldr	r1, [r7, #8]
  403da6:	69ba      	ldr	r2, [r7, #24]
  403da8:	4b10      	ldr	r3, [pc, #64]	; (403dec <pio_set_output+0x60>)
  403daa:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  403dac:	683b      	ldr	r3, [r7, #0]
  403dae:	2b00      	cmp	r3, #0
  403db0:	d003      	beq.n	403dba <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  403db2:	68fb      	ldr	r3, [r7, #12]
  403db4:	68ba      	ldr	r2, [r7, #8]
  403db6:	651a      	str	r2, [r3, #80]	; 0x50
  403db8:	e002      	b.n	403dc0 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  403dba:	68fb      	ldr	r3, [r7, #12]
  403dbc:	68ba      	ldr	r2, [r7, #8]
  403dbe:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  403dc0:	687b      	ldr	r3, [r7, #4]
  403dc2:	2b00      	cmp	r3, #0
  403dc4:	d003      	beq.n	403dce <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  403dc6:	68fb      	ldr	r3, [r7, #12]
  403dc8:	68ba      	ldr	r2, [r7, #8]
  403dca:	631a      	str	r2, [r3, #48]	; 0x30
  403dcc:	e002      	b.n	403dd4 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  403dce:	68fb      	ldr	r3, [r7, #12]
  403dd0:	68ba      	ldr	r2, [r7, #8]
  403dd2:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  403dd4:	68fb      	ldr	r3, [r7, #12]
  403dd6:	68ba      	ldr	r2, [r7, #8]
  403dd8:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  403dda:	68fb      	ldr	r3, [r7, #12]
  403ddc:	68ba      	ldr	r2, [r7, #8]
  403dde:	601a      	str	r2, [r3, #0]
}
  403de0:	3710      	adds	r7, #16
  403de2:	46bd      	mov	sp, r7
  403de4:	bd80      	pop	{r7, pc}
  403de6:	bf00      	nop
  403de8:	00403e7d 	.word	0x00403e7d
  403dec:	00403bd5 	.word	0x00403bd5

00403df0 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  403df0:	b480      	push	{r7}
  403df2:	b085      	sub	sp, #20
  403df4:	af00      	add	r7, sp, #0
  403df6:	60f8      	str	r0, [r7, #12]
  403df8:	60b9      	str	r1, [r7, #8]
  403dfa:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  403dfc:	687b      	ldr	r3, [r7, #4]
  403dfe:	f003 0310 	and.w	r3, r3, #16
  403e02:	2b00      	cmp	r3, #0
  403e04:	d020      	beq.n	403e48 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  403e06:	68fb      	ldr	r3, [r7, #12]
  403e08:	68ba      	ldr	r2, [r7, #8]
  403e0a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  403e0e:	687b      	ldr	r3, [r7, #4]
  403e10:	f003 0320 	and.w	r3, r3, #32
  403e14:	2b00      	cmp	r3, #0
  403e16:	d004      	beq.n	403e22 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  403e18:	68fb      	ldr	r3, [r7, #12]
  403e1a:	68ba      	ldr	r2, [r7, #8]
  403e1c:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  403e20:	e003      	b.n	403e2a <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  403e22:	68fb      	ldr	r3, [r7, #12]
  403e24:	68ba      	ldr	r2, [r7, #8]
  403e26:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  403e2a:	687b      	ldr	r3, [r7, #4]
  403e2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
  403e30:	2b00      	cmp	r3, #0
  403e32:	d004      	beq.n	403e3e <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  403e34:	68fb      	ldr	r3, [r7, #12]
  403e36:	68ba      	ldr	r2, [r7, #8]
  403e38:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  403e3c:	e008      	b.n	403e50 <pio_configure_interrupt+0x60>
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  403e3e:	68fb      	ldr	r3, [r7, #12]
  403e40:	68ba      	ldr	r2, [r7, #8]
  403e42:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  403e46:	e003      	b.n	403e50 <pio_configure_interrupt+0x60>
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  403e48:	68fb      	ldr	r3, [r7, #12]
  403e4a:	68ba      	ldr	r2, [r7, #8]
  403e4c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}
}
  403e50:	3714      	adds	r7, #20
  403e52:	46bd      	mov	sp, r7
  403e54:	f85d 7b04 	ldr.w	r7, [sp], #4
  403e58:	4770      	bx	lr
  403e5a:	bf00      	nop

00403e5c <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  403e5c:	b480      	push	{r7}
  403e5e:	b083      	sub	sp, #12
  403e60:	af00      	add	r7, sp, #0
  403e62:	6078      	str	r0, [r7, #4]
  403e64:	6039      	str	r1, [r7, #0]
	p_pio->PIO_ISR;
  403e66:	687b      	ldr	r3, [r7, #4]
  403e68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  403e6a:	687b      	ldr	r3, [r7, #4]
  403e6c:	683a      	ldr	r2, [r7, #0]
  403e6e:	641a      	str	r2, [r3, #64]	; 0x40
}
  403e70:	370c      	adds	r7, #12
  403e72:	46bd      	mov	sp, r7
  403e74:	f85d 7b04 	ldr.w	r7, [sp], #4
  403e78:	4770      	bx	lr
  403e7a:	bf00      	nop

00403e7c <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  403e7c:	b480      	push	{r7}
  403e7e:	b083      	sub	sp, #12
  403e80:	af00      	add	r7, sp, #0
  403e82:	6078      	str	r0, [r7, #4]
  403e84:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  403e86:	687b      	ldr	r3, [r7, #4]
  403e88:	683a      	ldr	r2, [r7, #0]
  403e8a:	645a      	str	r2, [r3, #68]	; 0x44
}
  403e8c:	370c      	adds	r7, #12
  403e8e:	46bd      	mov	sp, r7
  403e90:	f85d 7b04 	ldr.w	r7, [sp], #4
  403e94:	4770      	bx	lr
  403e96:	bf00      	nop

00403e98 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  403e98:	b480      	push	{r7}
  403e9a:	b083      	sub	sp, #12
  403e9c:	af00      	add	r7, sp, #0
  403e9e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  403ea0:	687b      	ldr	r3, [r7, #4]
  403ea2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  403ea4:	4618      	mov	r0, r3
  403ea6:	370c      	adds	r7, #12
  403ea8:	46bd      	mov	sp, r7
  403eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
  403eae:	4770      	bx	lr

00403eb0 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  403eb0:	b480      	push	{r7}
  403eb2:	b083      	sub	sp, #12
  403eb4:	af00      	add	r7, sp, #0
  403eb6:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  403eb8:	687b      	ldr	r3, [r7, #4]
  403eba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  403ebc:	4618      	mov	r0, r3
  403ebe:	370c      	adds	r7, #12
  403ec0:	46bd      	mov	sp, r7
  403ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
  403ec6:	4770      	bx	lr

00403ec8 <pio_set_pin_high>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called beforehand.
 */
void pio_set_pin_high(uint32_t ul_pin)
{
  403ec8:	b580      	push	{r7, lr}
  403eca:	b084      	sub	sp, #16
  403ecc:	af00      	add	r7, sp, #0
  403ece:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  403ed0:	6878      	ldr	r0, [r7, #4]
  403ed2:	4b07      	ldr	r3, [pc, #28]	; (403ef0 <pio_set_pin_high+0x28>)
  403ed4:	4798      	blx	r3
  403ed6:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 1. */
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  403ed8:	687b      	ldr	r3, [r7, #4]
  403eda:	f003 031f 	and.w	r3, r3, #31
  403ede:	2201      	movs	r2, #1
  403ee0:	fa02 f303 	lsl.w	r3, r2, r3
  403ee4:	461a      	mov	r2, r3
  403ee6:	68fb      	ldr	r3, [r7, #12]
  403ee8:	631a      	str	r2, [r3, #48]	; 0x30
}
  403eea:	3710      	adds	r7, #16
  403eec:	46bd      	mov	sp, r7
  403eee:	bd80      	pop	{r7, pc}
  403ef0:	00404255 	.word	0x00404255

00403ef4 <pio_set_pin_low>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_set_pin_low(uint32_t ul_pin)
{
  403ef4:	b580      	push	{r7, lr}
  403ef6:	b084      	sub	sp, #16
  403ef8:	af00      	add	r7, sp, #0
  403efa:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  403efc:	6878      	ldr	r0, [r7, #4]
  403efe:	4b07      	ldr	r3, [pc, #28]	; (403f1c <pio_set_pin_low+0x28>)
  403f00:	4798      	blx	r3
  403f02:	60f8      	str	r0, [r7, #12]

	/* Value to be driven on the I/O line: 0. */
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  403f04:	687b      	ldr	r3, [r7, #4]
  403f06:	f003 031f 	and.w	r3, r3, #31
  403f0a:	2201      	movs	r2, #1
  403f0c:	fa02 f303 	lsl.w	r3, r2, r3
  403f10:	461a      	mov	r2, r3
  403f12:	68fb      	ldr	r3, [r7, #12]
  403f14:	635a      	str	r2, [r3, #52]	; 0x34
}
  403f16:	3710      	adds	r7, #16
  403f18:	46bd      	mov	sp, r7
  403f1a:	bd80      	pop	{r7, pc}
  403f1c:	00404255 	.word	0x00404255

00403f20 <pio_toggle_pin>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_toggle_pin(uint32_t ul_pin)
{
  403f20:	b580      	push	{r7, lr}
  403f22:	b084      	sub	sp, #16
  403f24:	af00      	add	r7, sp, #0
  403f26:	6078      	str	r0, [r7, #4]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  403f28:	6878      	ldr	r0, [r7, #4]
  403f2a:	4b12      	ldr	r3, [pc, #72]	; (403f74 <pio_toggle_pin+0x54>)
  403f2c:	4798      	blx	r3
  403f2e:	60f8      	str	r0, [r7, #12]

	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  403f30:	68fb      	ldr	r3, [r7, #12]
  403f32:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  403f34:	687b      	ldr	r3, [r7, #4]
  403f36:	f003 031f 	and.w	r3, r3, #31
  403f3a:	2101      	movs	r1, #1
  403f3c:	fa01 f303 	lsl.w	r3, r1, r3
  403f40:	4013      	ands	r3, r2
  403f42:	2b00      	cmp	r3, #0
  403f44:	d009      	beq.n	403f5a <pio_toggle_pin+0x3a>
		/* Value to be driven on the I/O line: 0. */
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  403f46:	687b      	ldr	r3, [r7, #4]
  403f48:	f003 031f 	and.w	r3, r3, #31
  403f4c:	2201      	movs	r2, #1
  403f4e:	fa02 f303 	lsl.w	r3, r2, r3
  403f52:	461a      	mov	r2, r3
  403f54:	68fb      	ldr	r3, [r7, #12]
  403f56:	635a      	str	r2, [r3, #52]	; 0x34
  403f58:	e008      	b.n	403f6c <pio_toggle_pin+0x4c>
	} else {
		/* Value to be driven on the I/O line: 1. */
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  403f5a:	687b      	ldr	r3, [r7, #4]
  403f5c:	f003 031f 	and.w	r3, r3, #31
  403f60:	2201      	movs	r2, #1
  403f62:	fa02 f303 	lsl.w	r3, r2, r3
  403f66:	461a      	mov	r2, r3
  403f68:	68fb      	ldr	r3, [r7, #12]
  403f6a:	631a      	str	r2, [r3, #48]	; 0x30
	}
}
  403f6c:	3710      	adds	r7, #16
  403f6e:	46bd      	mov	sp, r7
  403f70:	bd80      	pop	{r7, pc}
  403f72:	bf00      	nop
  403f74:	00404255 	.word	0x00404255

00403f78 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  403f78:	b590      	push	{r4, r7, lr}
  403f7a:	b087      	sub	sp, #28
  403f7c:	af02      	add	r7, sp, #8
  403f7e:	6078      	str	r0, [r7, #4]
  403f80:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  403f82:	6878      	ldr	r0, [r7, #4]
  403f84:	4b64      	ldr	r3, [pc, #400]	; (404118 <pio_configure_pin+0x1a0>)
  403f86:	4798      	blx	r3
  403f88:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  403f8a:	683b      	ldr	r3, [r7, #0]
  403f8c:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  403f90:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  403f94:	d06b      	beq.n	40406e <pio_configure_pin+0xf6>
  403f96:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  403f9a:	d809      	bhi.n	403fb0 <pio_configure_pin+0x38>
  403f9c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  403fa0:	d02d      	beq.n	403ffe <pio_configure_pin+0x86>
  403fa2:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  403fa6:	d046      	beq.n	404036 <pio_configure_pin+0xbe>
  403fa8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  403fac:	d00b      	beq.n	403fc6 <pio_configure_pin+0x4e>
  403fae:	e0ac      	b.n	40410a <pio_configure_pin+0x192>
  403fb0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  403fb4:	f000 8083 	beq.w	4040be <pio_configure_pin+0x146>
  403fb8:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  403fbc:	d07f      	beq.n	4040be <pio_configure_pin+0x146>
  403fbe:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  403fc2:	d070      	beq.n	4040a6 <pio_configure_pin+0x12e>
  403fc4:	e0a1      	b.n	40410a <pio_configure_pin+0x192>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  403fc6:	687b      	ldr	r3, [r7, #4]
  403fc8:	f003 031f 	and.w	r3, r3, #31
  403fcc:	2201      	movs	r2, #1
  403fce:	fa02 f303 	lsl.w	r3, r2, r3
  403fd2:	68f8      	ldr	r0, [r7, #12]
  403fd4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  403fd8:	461a      	mov	r2, r3
  403fda:	4b50      	ldr	r3, [pc, #320]	; (40411c <pio_configure_pin+0x1a4>)
  403fdc:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  403fde:	687b      	ldr	r3, [r7, #4]
  403fe0:	f003 031f 	and.w	r3, r3, #31
  403fe4:	2201      	movs	r2, #1
  403fe6:	fa02 f303 	lsl.w	r3, r2, r3
  403fea:	461a      	mov	r2, r3
  403fec:	683b      	ldr	r3, [r7, #0]
  403fee:	f003 0301 	and.w	r3, r3, #1
  403ff2:	68f8      	ldr	r0, [r7, #12]
  403ff4:	4611      	mov	r1, r2
  403ff6:	461a      	mov	r2, r3
  403ff8:	4b49      	ldr	r3, [pc, #292]	; (404120 <pio_configure_pin+0x1a8>)
  403ffa:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  403ffc:	e087      	b.n	40410e <pio_configure_pin+0x196>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  403ffe:	687b      	ldr	r3, [r7, #4]
  404000:	f003 031f 	and.w	r3, r3, #31
  404004:	2201      	movs	r2, #1
  404006:	fa02 f303 	lsl.w	r3, r2, r3
  40400a:	68f8      	ldr	r0, [r7, #12]
  40400c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  404010:	461a      	mov	r2, r3
  404012:	4b42      	ldr	r3, [pc, #264]	; (40411c <pio_configure_pin+0x1a4>)
  404014:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  404016:	687b      	ldr	r3, [r7, #4]
  404018:	f003 031f 	and.w	r3, r3, #31
  40401c:	2201      	movs	r2, #1
  40401e:	fa02 f303 	lsl.w	r3, r2, r3
  404022:	461a      	mov	r2, r3
  404024:	683b      	ldr	r3, [r7, #0]
  404026:	f003 0301 	and.w	r3, r3, #1
  40402a:	68f8      	ldr	r0, [r7, #12]
  40402c:	4611      	mov	r1, r2
  40402e:	461a      	mov	r2, r3
  404030:	4b3b      	ldr	r3, [pc, #236]	; (404120 <pio_configure_pin+0x1a8>)
  404032:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  404034:	e06b      	b.n	40410e <pio_configure_pin+0x196>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  404036:	687b      	ldr	r3, [r7, #4]
  404038:	f003 031f 	and.w	r3, r3, #31
  40403c:	2201      	movs	r2, #1
  40403e:	fa02 f303 	lsl.w	r3, r2, r3
  404042:	68f8      	ldr	r0, [r7, #12]
  404044:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  404048:	461a      	mov	r2, r3
  40404a:	4b34      	ldr	r3, [pc, #208]	; (40411c <pio_configure_pin+0x1a4>)
  40404c:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  40404e:	687b      	ldr	r3, [r7, #4]
  404050:	f003 031f 	and.w	r3, r3, #31
  404054:	2201      	movs	r2, #1
  404056:	fa02 f303 	lsl.w	r3, r2, r3
  40405a:	461a      	mov	r2, r3
  40405c:	683b      	ldr	r3, [r7, #0]
  40405e:	f003 0301 	and.w	r3, r3, #1
  404062:	68f8      	ldr	r0, [r7, #12]
  404064:	4611      	mov	r1, r2
  404066:	461a      	mov	r2, r3
  404068:	4b2d      	ldr	r3, [pc, #180]	; (404120 <pio_configure_pin+0x1a8>)
  40406a:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  40406c:	e04f      	b.n	40410e <pio_configure_pin+0x196>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  40406e:	687b      	ldr	r3, [r7, #4]
  404070:	f003 031f 	and.w	r3, r3, #31
  404074:	2201      	movs	r2, #1
  404076:	fa02 f303 	lsl.w	r3, r2, r3
  40407a:	68f8      	ldr	r0, [r7, #12]
  40407c:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  404080:	461a      	mov	r2, r3
  404082:	4b26      	ldr	r3, [pc, #152]	; (40411c <pio_configure_pin+0x1a4>)
  404084:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  404086:	687b      	ldr	r3, [r7, #4]
  404088:	f003 031f 	and.w	r3, r3, #31
  40408c:	2201      	movs	r2, #1
  40408e:	fa02 f303 	lsl.w	r3, r2, r3
  404092:	461a      	mov	r2, r3
  404094:	683b      	ldr	r3, [r7, #0]
  404096:	f003 0301 	and.w	r3, r3, #1
  40409a:	68f8      	ldr	r0, [r7, #12]
  40409c:	4611      	mov	r1, r2
  40409e:	461a      	mov	r2, r3
  4040a0:	4b1f      	ldr	r3, [pc, #124]	; (404120 <pio_configure_pin+0x1a8>)
  4040a2:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4040a4:	e033      	b.n	40410e <pio_configure_pin+0x196>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  4040a6:	687b      	ldr	r3, [r7, #4]
  4040a8:	f003 031f 	and.w	r3, r3, #31
  4040ac:	2201      	movs	r2, #1
  4040ae:	fa02 f303 	lsl.w	r3, r2, r3
  4040b2:	68f8      	ldr	r0, [r7, #12]
  4040b4:	4619      	mov	r1, r3
  4040b6:	683a      	ldr	r2, [r7, #0]
  4040b8:	4b1a      	ldr	r3, [pc, #104]	; (404124 <pio_configure_pin+0x1ac>)
  4040ba:	4798      	blx	r3
		break;
  4040bc:	e027      	b.n	40410e <pio_configure_pin+0x196>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4040be:	687b      	ldr	r3, [r7, #4]
  4040c0:	f003 031f 	and.w	r3, r3, #31
  4040c4:	2201      	movs	r2, #1
  4040c6:	fa02 f303 	lsl.w	r3, r2, r3
  4040ca:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4040cc:	683b      	ldr	r3, [r7, #0]
  4040ce:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4040d2:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4040d6:	bf14      	ite	ne
  4040d8:	2300      	movne	r3, #0
  4040da:	2301      	moveq	r3, #1
  4040dc:	b2db      	uxtb	r3, r3
  4040de:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  4040e0:	683b      	ldr	r3, [r7, #0]
  4040e2:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4040e6:	2b00      	cmp	r3, #0
  4040e8:	bf0c      	ite	eq
  4040ea:	2300      	moveq	r3, #0
  4040ec:	2301      	movne	r3, #1
  4040ee:	b2db      	uxtb	r3, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  4040f0:	6838      	ldr	r0, [r7, #0]
  4040f2:	f000 0001 	and.w	r0, r0, #1
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4040f6:	2800      	cmp	r0, #0
  4040f8:	bf0c      	ite	eq
  4040fa:	2000      	moveq	r0, #0
  4040fc:	2001      	movne	r0, #1
  4040fe:	b2c0      	uxtb	r0, r0
  404100:	9000      	str	r0, [sp, #0]
  404102:	68f8      	ldr	r0, [r7, #12]
  404104:	4c08      	ldr	r4, [pc, #32]	; (404128 <pio_configure_pin+0x1b0>)
  404106:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  404108:	e001      	b.n	40410e <pio_configure_pin+0x196>

	default:
		return 0;
  40410a:	2300      	movs	r3, #0
  40410c:	e000      	b.n	404110 <pio_configure_pin+0x198>
	}

	return 1;
  40410e:	2301      	movs	r3, #1
}
  404110:	4618      	mov	r0, r3
  404112:	3714      	adds	r7, #20
  404114:	46bd      	mov	sp, r7
  404116:	bd90      	pop	{r4, r7, pc}
  404118:	00404255 	.word	0x00404255
  40411c:	00403c01 	.word	0x00403c01
  404120:	00403bd5 	.word	0x00403bd5
  404124:	00403d11 	.word	0x00403d11
  404128:	00403d8d 	.word	0x00403d8d

0040412c <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  40412c:	b590      	push	{r4, r7, lr}
  40412e:	b087      	sub	sp, #28
  404130:	af02      	add	r7, sp, #8
  404132:	60f8      	str	r0, [r7, #12]
  404134:	60b9      	str	r1, [r7, #8]
  404136:	607a      	str	r2, [r7, #4]
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  404138:	687b      	ldr	r3, [r7, #4]
  40413a:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  40413e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  404142:	d043      	beq.n	4041cc <pio_configure_pin_group+0xa0>
  404144:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  404148:	d809      	bhi.n	40415e <pio_configure_pin_group+0x32>
  40414a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40414e:	d01f      	beq.n	404190 <pio_configure_pin_group+0x64>
  404150:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  404154:	d02b      	beq.n	4041ae <pio_configure_pin_group+0x82>
  404156:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40415a:	d00a      	beq.n	404172 <pio_configure_pin_group+0x46>
  40415c:	e06b      	b.n	404236 <pio_configure_pin_group+0x10a>
  40415e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  404162:	d048      	beq.n	4041f6 <pio_configure_pin_group+0xca>
  404164:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  404168:	d045      	beq.n	4041f6 <pio_configure_pin_group+0xca>
  40416a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40416e:	d03c      	beq.n	4041ea <pio_configure_pin_group+0xbe>
  404170:	e061      	b.n	404236 <pio_configure_pin_group+0x10a>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  404172:	68f8      	ldr	r0, [r7, #12]
  404174:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  404178:	68ba      	ldr	r2, [r7, #8]
  40417a:	4b32      	ldr	r3, [pc, #200]	; (404244 <pio_configure_pin_group+0x118>)
  40417c:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  40417e:	687b      	ldr	r3, [r7, #4]
  404180:	f003 0301 	and.w	r3, r3, #1
  404184:	68f8      	ldr	r0, [r7, #12]
  404186:	68b9      	ldr	r1, [r7, #8]
  404188:	461a      	mov	r2, r3
  40418a:	4b2f      	ldr	r3, [pc, #188]	; (404248 <pio_configure_pin_group+0x11c>)
  40418c:	4798      	blx	r3
		break;
  40418e:	e054      	b.n	40423a <pio_configure_pin_group+0x10e>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  404190:	68f8      	ldr	r0, [r7, #12]
  404192:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  404196:	68ba      	ldr	r2, [r7, #8]
  404198:	4b2a      	ldr	r3, [pc, #168]	; (404244 <pio_configure_pin_group+0x118>)
  40419a:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  40419c:	687b      	ldr	r3, [r7, #4]
  40419e:	f003 0301 	and.w	r3, r3, #1
  4041a2:	68f8      	ldr	r0, [r7, #12]
  4041a4:	68b9      	ldr	r1, [r7, #8]
  4041a6:	461a      	mov	r2, r3
  4041a8:	4b27      	ldr	r3, [pc, #156]	; (404248 <pio_configure_pin_group+0x11c>)
  4041aa:	4798      	blx	r3
		break;
  4041ac:	e045      	b.n	40423a <pio_configure_pin_group+0x10e>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  4041ae:	68f8      	ldr	r0, [r7, #12]
  4041b0:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4041b4:	68ba      	ldr	r2, [r7, #8]
  4041b6:	4b23      	ldr	r3, [pc, #140]	; (404244 <pio_configure_pin_group+0x118>)
  4041b8:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  4041ba:	687b      	ldr	r3, [r7, #4]
  4041bc:	f003 0301 	and.w	r3, r3, #1
  4041c0:	68f8      	ldr	r0, [r7, #12]
  4041c2:	68b9      	ldr	r1, [r7, #8]
  4041c4:	461a      	mov	r2, r3
  4041c6:	4b20      	ldr	r3, [pc, #128]	; (404248 <pio_configure_pin_group+0x11c>)
  4041c8:	4798      	blx	r3
		break;
  4041ca:	e036      	b.n	40423a <pio_configure_pin_group+0x10e>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  4041cc:	68f8      	ldr	r0, [r7, #12]
  4041ce:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4041d2:	68ba      	ldr	r2, [r7, #8]
  4041d4:	4b1b      	ldr	r3, [pc, #108]	; (404244 <pio_configure_pin_group+0x118>)
  4041d6:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  4041d8:	687b      	ldr	r3, [r7, #4]
  4041da:	f003 0301 	and.w	r3, r3, #1
  4041de:	68f8      	ldr	r0, [r7, #12]
  4041e0:	68b9      	ldr	r1, [r7, #8]
  4041e2:	461a      	mov	r2, r3
  4041e4:	4b18      	ldr	r3, [pc, #96]	; (404248 <pio_configure_pin_group+0x11c>)
  4041e6:	4798      	blx	r3
		break;
  4041e8:	e027      	b.n	40423a <pio_configure_pin_group+0x10e>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  4041ea:	68f8      	ldr	r0, [r7, #12]
  4041ec:	68b9      	ldr	r1, [r7, #8]
  4041ee:	687a      	ldr	r2, [r7, #4]
  4041f0:	4b16      	ldr	r3, [pc, #88]	; (40424c <pio_configure_pin_group+0x120>)
  4041f2:	4798      	blx	r3
		break;
  4041f4:	e021      	b.n	40423a <pio_configure_pin_group+0x10e>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4041f6:	687b      	ldr	r3, [r7, #4]
  4041f8:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  4041fc:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  404200:	bf14      	ite	ne
  404202:	2300      	movne	r3, #0
  404204:	2301      	moveq	r3, #1
  404206:	b2db      	uxtb	r3, r3
  404208:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  40420a:	687b      	ldr	r3, [r7, #4]
  40420c:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  404210:	2b00      	cmp	r3, #0
  404212:	bf0c      	ite	eq
  404214:	2300      	moveq	r3, #0
  404216:	2301      	movne	r3, #1
  404218:	b2db      	uxtb	r3, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  40421a:	6879      	ldr	r1, [r7, #4]
  40421c:	f001 0101 	and.w	r1, r1, #1
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  404220:	2900      	cmp	r1, #0
  404222:	bf0c      	ite	eq
  404224:	2100      	moveq	r1, #0
  404226:	2101      	movne	r1, #1
  404228:	b2c9      	uxtb	r1, r1
  40422a:	9100      	str	r1, [sp, #0]
  40422c:	68f8      	ldr	r0, [r7, #12]
  40422e:	68b9      	ldr	r1, [r7, #8]
  404230:	4c07      	ldr	r4, [pc, #28]	; (404250 <pio_configure_pin_group+0x124>)
  404232:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  404234:	e001      	b.n	40423a <pio_configure_pin_group+0x10e>

	default:
		return 0;
  404236:	2300      	movs	r3, #0
  404238:	e000      	b.n	40423c <pio_configure_pin_group+0x110>
	}

	return 1;
  40423a:	2301      	movs	r3, #1
}
  40423c:	4618      	mov	r0, r3
  40423e:	3714      	adds	r7, #20
  404240:	46bd      	mov	sp, r7
  404242:	bd90      	pop	{r4, r7, pc}
  404244:	00403c01 	.word	0x00403c01
  404248:	00403bd5 	.word	0x00403bd5
  40424c:	00403d11 	.word	0x00403d11
  404250:	00403d8d 	.word	0x00403d8d

00404254 <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  404254:	b480      	push	{r7}
  404256:	b085      	sub	sp, #20
  404258:	af00      	add	r7, sp, #0
  40425a:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40425c:	687b      	ldr	r3, [r7, #4]
  40425e:	095b      	lsrs	r3, r3, #5
  404260:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  404264:	f203 7307 	addw	r3, r3, #1799	; 0x707
  404268:	025b      	lsls	r3, r3, #9
  40426a:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  40426c:	68fb      	ldr	r3, [r7, #12]
}
  40426e:	4618      	mov	r0, r3
  404270:	3714      	adds	r7, #20
  404272:	46bd      	mov	sp, r7
  404274:	f85d 7b04 	ldr.w	r7, [sp], #4
  404278:	4770      	bx	lr
  40427a:	bf00      	nop

0040427c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40427c:	b580      	push	{r7, lr}
  40427e:	b084      	sub	sp, #16
  404280:	af00      	add	r7, sp, #0
  404282:	6078      	str	r0, [r7, #4]
  404284:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  404286:	6878      	ldr	r0, [r7, #4]
  404288:	4b24      	ldr	r3, [pc, #144]	; (40431c <pio_handler_process+0xa0>)
  40428a:	4798      	blx	r3
  40428c:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  40428e:	6878      	ldr	r0, [r7, #4]
  404290:	4b23      	ldr	r3, [pc, #140]	; (404320 <pio_handler_process+0xa4>)
  404292:	4798      	blx	r3
  404294:	4603      	mov	r3, r0
  404296:	68fa      	ldr	r2, [r7, #12]
  404298:	4013      	ands	r3, r2
  40429a:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  40429c:	68fb      	ldr	r3, [r7, #12]
  40429e:	2b00      	cmp	r3, #0
  4042a0:	d039      	beq.n	404316 <pio_handler_process+0x9a>
		/* Find triggering source */
		i = 0;
  4042a2:	2300      	movs	r3, #0
  4042a4:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  4042a6:	e033      	b.n	404310 <pio_handler_process+0x94>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4042a8:	4a1e      	ldr	r2, [pc, #120]	; (404324 <pio_handler_process+0xa8>)
  4042aa:	68bb      	ldr	r3, [r7, #8]
  4042ac:	011b      	lsls	r3, r3, #4
  4042ae:	4413      	add	r3, r2
  4042b0:	681a      	ldr	r2, [r3, #0]
  4042b2:	683b      	ldr	r3, [r7, #0]
  4042b4:	429a      	cmp	r2, r3
  4042b6:	d124      	bne.n	404302 <pio_handler_process+0x86>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  4042b8:	4a1a      	ldr	r2, [pc, #104]	; (404324 <pio_handler_process+0xa8>)
  4042ba:	68bb      	ldr	r3, [r7, #8]
  4042bc:	011b      	lsls	r3, r3, #4
  4042be:	4413      	add	r3, r2
  4042c0:	685a      	ldr	r2, [r3, #4]
  4042c2:	68fb      	ldr	r3, [r7, #12]
  4042c4:	4013      	ands	r3, r2
  4042c6:	2b00      	cmp	r3, #0
  4042c8:	d01b      	beq.n	404302 <pio_handler_process+0x86>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4042ca:	4a16      	ldr	r2, [pc, #88]	; (404324 <pio_handler_process+0xa8>)
  4042cc:	68bb      	ldr	r3, [r7, #8]
  4042ce:	011b      	lsls	r3, r3, #4
  4042d0:	4413      	add	r3, r2
  4042d2:	3308      	adds	r3, #8
  4042d4:	685b      	ldr	r3, [r3, #4]
  4042d6:	4913      	ldr	r1, [pc, #76]	; (404324 <pio_handler_process+0xa8>)
  4042d8:	68ba      	ldr	r2, [r7, #8]
  4042da:	0112      	lsls	r2, r2, #4
  4042dc:	440a      	add	r2, r1
  4042de:	6811      	ldr	r1, [r2, #0]
  4042e0:	4810      	ldr	r0, [pc, #64]	; (404324 <pio_handler_process+0xa8>)
  4042e2:	68ba      	ldr	r2, [r7, #8]
  4042e4:	0112      	lsls	r2, r2, #4
  4042e6:	4402      	add	r2, r0
  4042e8:	6852      	ldr	r2, [r2, #4]
  4042ea:	4608      	mov	r0, r1
  4042ec:	4611      	mov	r1, r2
  4042ee:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4042f0:	4a0c      	ldr	r2, [pc, #48]	; (404324 <pio_handler_process+0xa8>)
  4042f2:	68bb      	ldr	r3, [r7, #8]
  4042f4:	011b      	lsls	r3, r3, #4
  4042f6:	4413      	add	r3, r2
  4042f8:	685b      	ldr	r3, [r3, #4]
  4042fa:	43db      	mvns	r3, r3
  4042fc:	68fa      	ldr	r2, [r7, #12]
  4042fe:	4013      	ands	r3, r2
  404300:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  404302:	68bb      	ldr	r3, [r7, #8]
  404304:	3301      	adds	r3, #1
  404306:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  404308:	68bb      	ldr	r3, [r7, #8]
  40430a:	2b06      	cmp	r3, #6
  40430c:	d900      	bls.n	404310 <pio_handler_process+0x94>
				break;
  40430e:	e002      	b.n	404316 <pio_handler_process+0x9a>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  404310:	68fb      	ldr	r3, [r7, #12]
  404312:	2b00      	cmp	r3, #0
  404314:	d1c8      	bne.n	4042a8 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  404316:	3710      	adds	r7, #16
  404318:	46bd      	mov	sp, r7
  40431a:	bd80      	pop	{r7, pc}
  40431c:	00403e99 	.word	0x00403e99
  404320:	00403eb1 	.word	0x00403eb1
  404324:	20000bf8 	.word	0x20000bf8

00404328 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  404328:	b580      	push	{r7, lr}
  40432a:	b086      	sub	sp, #24
  40432c:	af00      	add	r7, sp, #0
  40432e:	60f8      	str	r0, [r7, #12]
  404330:	60b9      	str	r1, [r7, #8]
  404332:	607a      	str	r2, [r7, #4]
  404334:	603b      	str	r3, [r7, #0]
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  404336:	4b13      	ldr	r3, [pc, #76]	; (404384 <pio_handler_set+0x5c>)
  404338:	681b      	ldr	r3, [r3, #0]
  40433a:	2b06      	cmp	r3, #6
  40433c:	d901      	bls.n	404342 <pio_handler_set+0x1a>
		return 1;
  40433e:	2301      	movs	r3, #1
  404340:	e01c      	b.n	40437c <pio_handler_set+0x54>

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
  404342:	4b10      	ldr	r3, [pc, #64]	; (404384 <pio_handler_set+0x5c>)
  404344:	681b      	ldr	r3, [r3, #0]
  404346:	011a      	lsls	r2, r3, #4
  404348:	4b0f      	ldr	r3, [pc, #60]	; (404388 <pio_handler_set+0x60>)
  40434a:	4413      	add	r3, r2
  40434c:	617b      	str	r3, [r7, #20]
	pSource->id = ul_id;
  40434e:	697b      	ldr	r3, [r7, #20]
  404350:	68ba      	ldr	r2, [r7, #8]
  404352:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  404354:	697b      	ldr	r3, [r7, #20]
  404356:	687a      	ldr	r2, [r7, #4]
  404358:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  40435a:	697b      	ldr	r3, [r7, #20]
  40435c:	683a      	ldr	r2, [r7, #0]
  40435e:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  404360:	697b      	ldr	r3, [r7, #20]
  404362:	6a3a      	ldr	r2, [r7, #32]
  404364:	60da      	str	r2, [r3, #12]
	gs_ul_nb_sources++;
  404366:	4b07      	ldr	r3, [pc, #28]	; (404384 <pio_handler_set+0x5c>)
  404368:	681b      	ldr	r3, [r3, #0]
  40436a:	1c5a      	adds	r2, r3, #1
  40436c:	4b05      	ldr	r3, [pc, #20]	; (404384 <pio_handler_set+0x5c>)
  40436e:	601a      	str	r2, [r3, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  404370:	68f8      	ldr	r0, [r7, #12]
  404372:	6879      	ldr	r1, [r7, #4]
  404374:	683a      	ldr	r2, [r7, #0]
  404376:	4b05      	ldr	r3, [pc, #20]	; (40438c <pio_handler_set+0x64>)
  404378:	4798      	blx	r3

	return 0;
  40437a:	2300      	movs	r3, #0
}
  40437c:	4618      	mov	r0, r3
  40437e:	3718      	adds	r7, #24
  404380:	46bd      	mov	sp, r7
  404382:	bd80      	pop	{r7, pc}
  404384:	20000c68 	.word	0x20000c68
  404388:	20000bf8 	.word	0x20000bf8
  40438c:	00403df1 	.word	0x00403df1

00404390 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  404390:	b580      	push	{r7, lr}
  404392:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  404394:	4802      	ldr	r0, [pc, #8]	; (4043a0 <PIOA_Handler+0x10>)
  404396:	210b      	movs	r1, #11
  404398:	4b02      	ldr	r3, [pc, #8]	; (4043a4 <PIOA_Handler+0x14>)
  40439a:	4798      	blx	r3
}
  40439c:	bd80      	pop	{r7, pc}
  40439e:	bf00      	nop
  4043a0:	400e0e00 	.word	0x400e0e00
  4043a4:	0040427d 	.word	0x0040427d

004043a8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4043a8:	b580      	push	{r7, lr}
  4043aa:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4043ac:	4802      	ldr	r0, [pc, #8]	; (4043b8 <PIOB_Handler+0x10>)
  4043ae:	210c      	movs	r1, #12
  4043b0:	4b02      	ldr	r3, [pc, #8]	; (4043bc <PIOB_Handler+0x14>)
  4043b2:	4798      	blx	r3
}
  4043b4:	bd80      	pop	{r7, pc}
  4043b6:	bf00      	nop
  4043b8:	400e1000 	.word	0x400e1000
  4043bc:	0040427d 	.word	0x0040427d

004043c0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4043c0:	b580      	push	{r7, lr}
  4043c2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  4043c4:	4802      	ldr	r0, [pc, #8]	; (4043d0 <PIOC_Handler+0x10>)
  4043c6:	210d      	movs	r1, #13
  4043c8:	4b02      	ldr	r3, [pc, #8]	; (4043d4 <PIOC_Handler+0x14>)
  4043ca:	4798      	blx	r3
}
  4043cc:	bd80      	pop	{r7, pc}
  4043ce:	bf00      	nop
  4043d0:	400e1200 	.word	0x400e1200
  4043d4:	0040427d 	.word	0x0040427d

004043d8 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  4043d8:	b480      	push	{r7}
  4043da:	b085      	sub	sp, #20
  4043dc:	af00      	add	r7, sp, #0
  4043de:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4043e0:	4b1d      	ldr	r3, [pc, #116]	; (404458 <pmc_switch_mck_to_pllack+0x80>)
  4043e2:	4a1d      	ldr	r2, [pc, #116]	; (404458 <pmc_switch_mck_to_pllack+0x80>)
  4043e4:	6b12      	ldr	r2, [r2, #48]	; 0x30
  4043e6:	f022 0170 	bic.w	r1, r2, #112	; 0x70
  4043ea:	687a      	ldr	r2, [r7, #4]
  4043ec:	430a      	orrs	r2, r1
  4043ee:	631a      	str	r2, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4043f0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4043f4:	60fb      	str	r3, [r7, #12]
  4043f6:	e007      	b.n	404408 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4043f8:	68fb      	ldr	r3, [r7, #12]
  4043fa:	2b00      	cmp	r3, #0
  4043fc:	d101      	bne.n	404402 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  4043fe:	2301      	movs	r3, #1
  404400:	e023      	b.n	40444a <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  404402:	68fb      	ldr	r3, [r7, #12]
  404404:	3b01      	subs	r3, #1
  404406:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  404408:	4b13      	ldr	r3, [pc, #76]	; (404458 <pmc_switch_mck_to_pllack+0x80>)
  40440a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40440c:	f003 0308 	and.w	r3, r3, #8
  404410:	2b00      	cmp	r3, #0
  404412:	d0f1      	beq.n	4043f8 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  404414:	4b10      	ldr	r3, [pc, #64]	; (404458 <pmc_switch_mck_to_pllack+0x80>)
  404416:	4a10      	ldr	r2, [pc, #64]	; (404458 <pmc_switch_mck_to_pllack+0x80>)
  404418:	6b12      	ldr	r2, [r2, #48]	; 0x30
  40441a:	f022 0203 	bic.w	r2, r2, #3
  40441e:	f042 0202 	orr.w	r2, r2, #2
  404422:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  404424:	f44f 6300 	mov.w	r3, #2048	; 0x800
  404428:	60fb      	str	r3, [r7, #12]
  40442a:	e007      	b.n	40443c <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40442c:	68fb      	ldr	r3, [r7, #12]
  40442e:	2b00      	cmp	r3, #0
  404430:	d101      	bne.n	404436 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  404432:	2301      	movs	r3, #1
  404434:	e009      	b.n	40444a <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  404436:	68fb      	ldr	r3, [r7, #12]
  404438:	3b01      	subs	r3, #1
  40443a:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40443c:	4b06      	ldr	r3, [pc, #24]	; (404458 <pmc_switch_mck_to_pllack+0x80>)
  40443e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  404440:	f003 0308 	and.w	r3, r3, #8
  404444:	2b00      	cmp	r3, #0
  404446:	d0f1      	beq.n	40442c <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  404448:	2300      	movs	r3, #0
}
  40444a:	4618      	mov	r0, r3
  40444c:	3714      	adds	r7, #20
  40444e:	46bd      	mov	sp, r7
  404450:	f85d 7b04 	ldr.w	r7, [sp], #4
  404454:	4770      	bx	lr
  404456:	bf00      	nop
  404458:	400e0400 	.word	0x400e0400

0040445c <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  40445c:	b480      	push	{r7}
  40445e:	b083      	sub	sp, #12
  404460:	af00      	add	r7, sp, #0
  404462:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  404464:	687b      	ldr	r3, [r7, #4]
  404466:	2b01      	cmp	r3, #1
  404468:	d107      	bne.n	40447a <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  40446a:	4a08      	ldr	r2, [pc, #32]	; (40448c <pmc_switch_sclk_to_32kxtal+0x30>)
  40446c:	4b07      	ldr	r3, [pc, #28]	; (40448c <pmc_switch_sclk_to_32kxtal+0x30>)
  40446e:	689b      	ldr	r3, [r3, #8]
  404470:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  404474:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  404478:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  40447a:	4b04      	ldr	r3, [pc, #16]	; (40448c <pmc_switch_sclk_to_32kxtal+0x30>)
  40447c:	4a04      	ldr	r2, [pc, #16]	; (404490 <pmc_switch_sclk_to_32kxtal+0x34>)
  40447e:	601a      	str	r2, [r3, #0]
}
  404480:	370c      	adds	r7, #12
  404482:	46bd      	mov	sp, r7
  404484:	f85d 7b04 	ldr.w	r7, [sp], #4
  404488:	4770      	bx	lr
  40448a:	bf00      	nop
  40448c:	400e1410 	.word	0x400e1410
  404490:	a5000008 	.word	0xa5000008

00404494 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  404494:	b480      	push	{r7}
  404496:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  404498:	4b09      	ldr	r3, [pc, #36]	; (4044c0 <pmc_osc_is_ready_32kxtal+0x2c>)
  40449a:	695b      	ldr	r3, [r3, #20]
  40449c:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  4044a0:	2b00      	cmp	r3, #0
  4044a2:	d007      	beq.n	4044b4 <pmc_osc_is_ready_32kxtal+0x20>
  4044a4:	4b07      	ldr	r3, [pc, #28]	; (4044c4 <pmc_osc_is_ready_32kxtal+0x30>)
  4044a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4044a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4044ac:	2b00      	cmp	r3, #0
  4044ae:	d001      	beq.n	4044b4 <pmc_osc_is_ready_32kxtal+0x20>
  4044b0:	2301      	movs	r3, #1
  4044b2:	e000      	b.n	4044b6 <pmc_osc_is_ready_32kxtal+0x22>
  4044b4:	2300      	movs	r3, #0
}
  4044b6:	4618      	mov	r0, r3
  4044b8:	46bd      	mov	sp, r7
  4044ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4044be:	4770      	bx	lr
  4044c0:	400e1410 	.word	0x400e1410
  4044c4:	400e0400 	.word	0x400e0400

004044c8 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  4044c8:	b480      	push	{r7}
  4044ca:	b083      	sub	sp, #12
  4044cc:	af00      	add	r7, sp, #0
  4044ce:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  4044d0:	4a18      	ldr	r2, [pc, #96]	; (404534 <pmc_switch_mainck_to_fastrc+0x6c>)
  4044d2:	4b18      	ldr	r3, [pc, #96]	; (404534 <pmc_switch_mainck_to_fastrc+0x6c>)
  4044d4:	6a1b      	ldr	r3, [r3, #32]
  4044d6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4044da:	f043 0308 	orr.w	r3, r3, #8
  4044de:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4044e0:	bf00      	nop
  4044e2:	4b14      	ldr	r3, [pc, #80]	; (404534 <pmc_switch_mainck_to_fastrc+0x6c>)
  4044e4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4044e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4044ea:	2b00      	cmp	r3, #0
  4044ec:	d0f9      	beq.n	4044e2 <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4044ee:	4a11      	ldr	r2, [pc, #68]	; (404534 <pmc_switch_mainck_to_fastrc+0x6c>)
  4044f0:	4b10      	ldr	r3, [pc, #64]	; (404534 <pmc_switch_mainck_to_fastrc+0x6c>)
  4044f2:	6a1b      	ldr	r3, [r3, #32]
  4044f4:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4044f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  4044fc:	6879      	ldr	r1, [r7, #4]
  4044fe:	430b      	orrs	r3, r1
  404500:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  404504:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  404506:	bf00      	nop
  404508:	4b0a      	ldr	r3, [pc, #40]	; (404534 <pmc_switch_mainck_to_fastrc+0x6c>)
  40450a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40450c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  404510:	2b00      	cmp	r3, #0
  404512:	d0f9      	beq.n	404508 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  404514:	4a07      	ldr	r2, [pc, #28]	; (404534 <pmc_switch_mainck_to_fastrc+0x6c>)
  404516:	4b07      	ldr	r3, [pc, #28]	; (404534 <pmc_switch_mainck_to_fastrc+0x6c>)
  404518:	6a1b      	ldr	r3, [r3, #32]
  40451a:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  40451e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  404522:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  404526:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  404528:	370c      	adds	r7, #12
  40452a:	46bd      	mov	sp, r7
  40452c:	f85d 7b04 	ldr.w	r7, [sp], #4
  404530:	4770      	bx	lr
  404532:	bf00      	nop
  404534:	400e0400 	.word	0x400e0400

00404538 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  404538:	b480      	push	{r7}
  40453a:	b083      	sub	sp, #12
  40453c:	af00      	add	r7, sp, #0
  40453e:	6078      	str	r0, [r7, #4]
  404540:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  404542:	687b      	ldr	r3, [r7, #4]
  404544:	2b00      	cmp	r3, #0
  404546:	d008      	beq.n	40455a <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  404548:	4916      	ldr	r1, [pc, #88]	; (4045a4 <pmc_switch_mainck_to_xtal+0x6c>)
  40454a:	4b16      	ldr	r3, [pc, #88]	; (4045a4 <pmc_switch_mainck_to_xtal+0x6c>)
  40454c:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40454e:	4a16      	ldr	r2, [pc, #88]	; (4045a8 <pmc_switch_mainck_to_xtal+0x70>)
  404550:	401a      	ands	r2, r3
  404552:	4b16      	ldr	r3, [pc, #88]	; (4045ac <pmc_switch_mainck_to_xtal+0x74>)
  404554:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  404556:	620b      	str	r3, [r1, #32]
  404558:	e01e      	b.n	404598 <pmc_switch_mainck_to_xtal+0x60>
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40455a:	4a12      	ldr	r2, [pc, #72]	; (4045a4 <pmc_switch_mainck_to_xtal+0x6c>)
  40455c:	4b11      	ldr	r3, [pc, #68]	; (4045a4 <pmc_switch_mainck_to_xtal+0x6c>)
  40455e:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  404560:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  404564:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  404568:	6839      	ldr	r1, [r7, #0]
  40456a:	0209      	lsls	r1, r1, #8
  40456c:	b289      	uxth	r1, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40456e:	430b      	orrs	r3, r1
  404570:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  404574:	f043 0301 	orr.w	r3, r3, #1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  404578:	6213      	str	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40457a:	bf00      	nop
  40457c:	4b09      	ldr	r3, [pc, #36]	; (4045a4 <pmc_switch_mainck_to_xtal+0x6c>)
  40457e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  404580:	f003 0301 	and.w	r3, r3, #1
  404584:	2b00      	cmp	r3, #0
  404586:	d0f9      	beq.n	40457c <pmc_switch_mainck_to_xtal+0x44>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  404588:	4a06      	ldr	r2, [pc, #24]	; (4045a4 <pmc_switch_mainck_to_xtal+0x6c>)
  40458a:	4b06      	ldr	r3, [pc, #24]	; (4045a4 <pmc_switch_mainck_to_xtal+0x6c>)
  40458c:	6a1b      	ldr	r3, [r3, #32]
  40458e:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  404592:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  404596:	6213      	str	r3, [r2, #32]
	}
}
  404598:	370c      	adds	r7, #12
  40459a:	46bd      	mov	sp, r7
  40459c:	f85d 7b04 	ldr.w	r7, [sp], #4
  4045a0:	4770      	bx	lr
  4045a2:	bf00      	nop
  4045a4:	400e0400 	.word	0x400e0400
  4045a8:	fec8fffc 	.word	0xfec8fffc
  4045ac:	01370002 	.word	0x01370002

004045b0 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  4045b0:	b480      	push	{r7}
  4045b2:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4045b4:	4b04      	ldr	r3, [pc, #16]	; (4045c8 <pmc_osc_is_ready_mainck+0x18>)
  4045b6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4045b8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  4045bc:	4618      	mov	r0, r3
  4045be:	46bd      	mov	sp, r7
  4045c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4045c4:	4770      	bx	lr
  4045c6:	bf00      	nop
  4045c8:	400e0400 	.word	0x400e0400

004045cc <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  4045cc:	b480      	push	{r7}
  4045ce:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4045d0:	4b03      	ldr	r3, [pc, #12]	; (4045e0 <pmc_disable_pllack+0x14>)
  4045d2:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4045d6:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  4045d8:	46bd      	mov	sp, r7
  4045da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4045de:	4770      	bx	lr
  4045e0:	400e0400 	.word	0x400e0400

004045e4 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  4045e4:	b480      	push	{r7}
  4045e6:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4045e8:	4b04      	ldr	r3, [pc, #16]	; (4045fc <pmc_is_locked_pllack+0x18>)
  4045ea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4045ec:	f003 0302 	and.w	r3, r3, #2
}
  4045f0:	4618      	mov	r0, r3
  4045f2:	46bd      	mov	sp, r7
  4045f4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4045f8:	4770      	bx	lr
  4045fa:	bf00      	nop
  4045fc:	400e0400 	.word	0x400e0400

00404600 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  404600:	b480      	push	{r7}
  404602:	b083      	sub	sp, #12
  404604:	af00      	add	r7, sp, #0
  404606:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  404608:	687b      	ldr	r3, [r7, #4]
  40460a:	2b1f      	cmp	r3, #31
  40460c:	d901      	bls.n	404612 <pmc_enable_periph_clk+0x12>
		return 1;
  40460e:	2301      	movs	r3, #1
  404610:	e016      	b.n	404640 <pmc_enable_periph_clk+0x40>
	}

	if (ul_id < 32) {
  404612:	687b      	ldr	r3, [r7, #4]
  404614:	2b1f      	cmp	r3, #31
  404616:	d812      	bhi.n	40463e <pmc_enable_periph_clk+0x3e>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  404618:	4b0c      	ldr	r3, [pc, #48]	; (40464c <pmc_enable_periph_clk+0x4c>)
  40461a:	699a      	ldr	r2, [r3, #24]
  40461c:	687b      	ldr	r3, [r7, #4]
  40461e:	2101      	movs	r1, #1
  404620:	fa01 f303 	lsl.w	r3, r1, r3
  404624:	401a      	ands	r2, r3
  404626:	687b      	ldr	r3, [r7, #4]
  404628:	2101      	movs	r1, #1
  40462a:	fa01 f303 	lsl.w	r3, r1, r3
  40462e:	429a      	cmp	r2, r3
  404630:	d005      	beq.n	40463e <pmc_enable_periph_clk+0x3e>
			PMC->PMC_PCER0 = 1 << ul_id;
  404632:	4b06      	ldr	r3, [pc, #24]	; (40464c <pmc_enable_periph_clk+0x4c>)
  404634:	687a      	ldr	r2, [r7, #4]
  404636:	2101      	movs	r1, #1
  404638:	fa01 f202 	lsl.w	r2, r1, r2
  40463c:	611a      	str	r2, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  40463e:	2300      	movs	r3, #0
}
  404640:	4618      	mov	r0, r3
  404642:	370c      	adds	r7, #12
  404644:	46bd      	mov	sp, r7
  404646:	f85d 7b04 	ldr.w	r7, [sp], #4
  40464a:	4770      	bx	lr
  40464c:	400e0400 	.word	0x400e0400

00404650 <spi_get_peripheral_select_mode>:
 * \param p_spi Pointer to an SPI instance.
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
  404650:	b480      	push	{r7}
  404652:	b083      	sub	sp, #12
  404654:	af00      	add	r7, sp, #0
  404656:	6078      	str	r0, [r7, #4]
	if (p_spi->SPI_MR & SPI_MR_PS) {
  404658:	687b      	ldr	r3, [r7, #4]
  40465a:	685b      	ldr	r3, [r3, #4]
  40465c:	f003 0302 	and.w	r3, r3, #2
  404660:	2b00      	cmp	r3, #0
  404662:	d001      	beq.n	404668 <spi_get_peripheral_select_mode+0x18>
		return 1;
  404664:	2301      	movs	r3, #1
  404666:	e000      	b.n	40466a <spi_get_peripheral_select_mode+0x1a>
	} else {
		return 0;
  404668:	2300      	movs	r3, #0
	}
}
  40466a:	4618      	mov	r0, r3
  40466c:	370c      	adds	r7, #12
  40466e:	46bd      	mov	sp, r7
  404670:	f85d 7b04 	ldr.w	r7, [sp], #4
  404674:	4770      	bx	lr
  404676:	bf00      	nop

00404678 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  404678:	b580      	push	{r7, lr}
  40467a:	b082      	sub	sp, #8
  40467c:	af00      	add	r7, sp, #0
  40467e:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  404680:	6878      	ldr	r0, [r7, #4]
  404682:	4b02      	ldr	r3, [pc, #8]	; (40468c <sysclk_enable_peripheral_clock+0x14>)
  404684:	4798      	blx	r3
}
  404686:	3708      	adds	r7, #8
  404688:	46bd      	mov	sp, r7
  40468a:	bd80      	pop	{r7, pc}
  40468c:	00404601 	.word	0x00404601

00404690 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  404690:	b580      	push	{r7, lr}
  404692:	b082      	sub	sp, #8
  404694:	af00      	add	r7, sp, #0
  404696:	6078      	str	r0, [r7, #4]
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
  404698:	2015      	movs	r0, #21
  40469a:	4b02      	ldr	r3, [pc, #8]	; (4046a4 <spi_enable_clock+0x14>)
  40469c:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  40469e:	3708      	adds	r7, #8
  4046a0:	46bd      	mov	sp, r7
  4046a2:	bd80      	pop	{r7, pc}
  4046a4:	00404679 	.word	0x00404679

004046a8 <spi_set_peripheral_chip_select_value>:
 *                 The decode mode can be enabled/disabled by follow functions:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
  4046a8:	b480      	push	{r7}
  4046aa:	b083      	sub	sp, #12
  4046ac:	af00      	add	r7, sp, #0
  4046ae:	6078      	str	r0, [r7, #4]
  4046b0:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4046b2:	687b      	ldr	r3, [r7, #4]
  4046b4:	685b      	ldr	r3, [r3, #4]
  4046b6:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
  4046ba:	687b      	ldr	r3, [r7, #4]
  4046bc:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4046be:	687b      	ldr	r3, [r7, #4]
  4046c0:	685a      	ldr	r2, [r3, #4]
  4046c2:	683b      	ldr	r3, [r7, #0]
  4046c4:	041b      	lsls	r3, r3, #16
  4046c6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  4046ca:	431a      	orrs	r2, r3
  4046cc:	687b      	ldr	r3, [r7, #4]
  4046ce:	605a      	str	r2, [r3, #4]
}
  4046d0:	370c      	adds	r7, #12
  4046d2:	46bd      	mov	sp, r7
  4046d4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4046d8:	4770      	bx	lr
  4046da:	bf00      	nop

004046dc <spi_set_delay_between_chip_select>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_delay Delay between chip selects (in number of MCK clocks).
 */
void spi_set_delay_between_chip_select(Spi *p_spi, uint32_t ul_delay)
{
  4046dc:	b480      	push	{r7}
  4046de:	b083      	sub	sp, #12
  4046e0:	af00      	add	r7, sp, #0
  4046e2:	6078      	str	r0, [r7, #4]
  4046e4:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
  4046e6:	687b      	ldr	r3, [r7, #4]
  4046e8:	685b      	ldr	r3, [r3, #4]
  4046ea:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
  4046ee:	687b      	ldr	r3, [r7, #4]
  4046f0:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
  4046f2:	687b      	ldr	r3, [r7, #4]
  4046f4:	685a      	ldr	r2, [r3, #4]
  4046f6:	683b      	ldr	r3, [r7, #0]
  4046f8:	061b      	lsls	r3, r3, #24
  4046fa:	431a      	orrs	r2, r3
  4046fc:	687b      	ldr	r3, [r7, #4]
  4046fe:	605a      	str	r2, [r3, #4]
}
  404700:	370c      	adds	r7, #12
  404702:	46bd      	mov	sp, r7
  404704:	f85d 7b04 	ldr.w	r7, [sp], #4
  404708:	4770      	bx	lr
  40470a:	bf00      	nop

0040470c <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  40470c:	b580      	push	{r7, lr}
  40470e:	b084      	sub	sp, #16
  404710:	af00      	add	r7, sp, #0
  404712:	6078      	str	r0, [r7, #4]
  404714:	8079      	strh	r1, [r7, #2]
  404716:	707a      	strb	r2, [r7, #1]
  404718:	703b      	strb	r3, [r7, #0]
	uint32_t timeout = SPI_TIMEOUT;
  40471a:	f643 2398 	movw	r3, #15000	; 0x3a98
  40471e:	60fb      	str	r3, [r7, #12]
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  404720:	e006      	b.n	404730 <spi_write+0x24>
		if (!timeout--) {
  404722:	68fb      	ldr	r3, [r7, #12]
  404724:	1e5a      	subs	r2, r3, #1
  404726:	60fa      	str	r2, [r7, #12]
  404728:	2b00      	cmp	r3, #0
  40472a:	d101      	bne.n	404730 <spi_write+0x24>
			return SPI_ERROR_TIMEOUT;
  40472c:	2301      	movs	r3, #1
  40472e:	e020      	b.n	404772 <spi_write+0x66>
		uint8_t uc_pcs, uint8_t uc_last)
{
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  404730:	687b      	ldr	r3, [r7, #4]
  404732:	691b      	ldr	r3, [r3, #16]
  404734:	f003 0302 	and.w	r3, r3, #2
  404738:	2b00      	cmp	r3, #0
  40473a:	d0f2      	beq.n	404722 <spi_write+0x16>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  40473c:	6878      	ldr	r0, [r7, #4]
  40473e:	4b0f      	ldr	r3, [pc, #60]	; (40477c <spi_write+0x70>)
  404740:	4798      	blx	r3
  404742:	4603      	mov	r3, r0
  404744:	2b00      	cmp	r3, #0
  404746:	d00e      	beq.n	404766 <spi_write+0x5a>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  404748:	887a      	ldrh	r2, [r7, #2]
  40474a:	787b      	ldrb	r3, [r7, #1]
  40474c:	041b      	lsls	r3, r3, #16
  40474e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  404752:	4313      	orrs	r3, r2
  404754:	60bb      	str	r3, [r7, #8]
		if (uc_last) {
  404756:	783b      	ldrb	r3, [r7, #0]
  404758:	2b00      	cmp	r3, #0
  40475a:	d006      	beq.n	40476a <spi_write+0x5e>
			value |= SPI_TDR_LASTXFER;
  40475c:	68bb      	ldr	r3, [r7, #8]
  40475e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
  404762:	60bb      	str	r3, [r7, #8]
  404764:	e001      	b.n	40476a <spi_write+0x5e>
		}
	} else {
		value = SPI_TDR_TD(us_data);
  404766:	887b      	ldrh	r3, [r7, #2]
  404768:	60bb      	str	r3, [r7, #8]
	}

	p_spi->SPI_TDR = value;
  40476a:	687b      	ldr	r3, [r7, #4]
  40476c:	68ba      	ldr	r2, [r7, #8]
  40476e:	60da      	str	r2, [r3, #12]

	return SPI_OK;
  404770:	2300      	movs	r3, #0
  404772:	b25b      	sxtb	r3, r3
}
  404774:	4618      	mov	r0, r3
  404776:	3710      	adds	r7, #16
  404778:	46bd      	mov	sp, r7
  40477a:	bd80      	pop	{r7, pc}
  40477c:	00404651 	.word	0x00404651

00404780 <spi_set_clock_polarity>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
  404780:	b480      	push	{r7}
  404782:	b085      	sub	sp, #20
  404784:	af00      	add	r7, sp, #0
  404786:	60f8      	str	r0, [r7, #12]
  404788:	60b9      	str	r1, [r7, #8]
  40478a:	607a      	str	r2, [r7, #4]
	if (ul_polarity) {
  40478c:	687b      	ldr	r3, [r7, #4]
  40478e:	2b00      	cmp	r3, #0
  404790:	d00c      	beq.n	4047ac <spi_set_clock_polarity+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  404792:	68fb      	ldr	r3, [r7, #12]
  404794:	68ba      	ldr	r2, [r7, #8]
  404796:	320c      	adds	r2, #12
  404798:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40479c:	f043 0101 	orr.w	r1, r3, #1
  4047a0:	68fb      	ldr	r3, [r7, #12]
  4047a2:	68ba      	ldr	r2, [r7, #8]
  4047a4:	320c      	adds	r2, #12
  4047a6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4047aa:	e00b      	b.n	4047c4 <spi_set_clock_polarity+0x44>
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  4047ac:	68fb      	ldr	r3, [r7, #12]
  4047ae:	68ba      	ldr	r2, [r7, #8]
  4047b0:	320c      	adds	r2, #12
  4047b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4047b6:	f023 0101 	bic.w	r1, r3, #1
  4047ba:	68fb      	ldr	r3, [r7, #12]
  4047bc:	68ba      	ldr	r2, [r7, #8]
  4047be:	320c      	adds	r2, #12
  4047c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
  4047c4:	3714      	adds	r7, #20
  4047c6:	46bd      	mov	sp, r7
  4047c8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4047cc:	4770      	bx	lr
  4047ce:	bf00      	nop

004047d0 <spi_set_clock_phase>:
 * \param p_spi Pointer to an SPI instance.
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
  4047d0:	b480      	push	{r7}
  4047d2:	b085      	sub	sp, #20
  4047d4:	af00      	add	r7, sp, #0
  4047d6:	60f8      	str	r0, [r7, #12]
  4047d8:	60b9      	str	r1, [r7, #8]
  4047da:	607a      	str	r2, [r7, #4]
	if (ul_phase) {
  4047dc:	687b      	ldr	r3, [r7, #4]
  4047de:	2b00      	cmp	r3, #0
  4047e0:	d00c      	beq.n	4047fc <spi_set_clock_phase+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  4047e2:	68fb      	ldr	r3, [r7, #12]
  4047e4:	68ba      	ldr	r2, [r7, #8]
  4047e6:	320c      	adds	r2, #12
  4047e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4047ec:	f043 0102 	orr.w	r1, r3, #2
  4047f0:	68fb      	ldr	r3, [r7, #12]
  4047f2:	68ba      	ldr	r2, [r7, #8]
  4047f4:	320c      	adds	r2, #12
  4047f6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4047fa:	e00b      	b.n	404814 <spi_set_clock_phase+0x44>
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  4047fc:	68fb      	ldr	r3, [r7, #12]
  4047fe:	68ba      	ldr	r2, [r7, #8]
  404800:	320c      	adds	r2, #12
  404802:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  404806:	f023 0102 	bic.w	r1, r3, #2
  40480a:	68fb      	ldr	r3, [r7, #12]
  40480c:	68ba      	ldr	r2, [r7, #8]
  40480e:	320c      	adds	r2, #12
  404810:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
  404814:	3714      	adds	r7, #20
  404816:	46bd      	mov	sp, r7
  404818:	f85d 7b04 	ldr.w	r7, [sp], #4
  40481c:	4770      	bx	lr
  40481e:	bf00      	nop

00404820 <spi_configure_cs_behavior>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_cs_behavior Behavior of the Chip Select after transfer.
 */
void spi_configure_cs_behavior(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_cs_behavior)
{
  404820:	b480      	push	{r7}
  404822:	b085      	sub	sp, #20
  404824:	af00      	add	r7, sp, #0
  404826:	60f8      	str	r0, [r7, #12]
  404828:	60b9      	str	r1, [r7, #8]
  40482a:	607a      	str	r2, [r7, #4]
	if (ul_cs_behavior == SPI_CS_RISE_FORCED) {
  40482c:	687b      	ldr	r3, [r7, #4]
  40482e:	2b04      	cmp	r3, #4
  404830:	d118      	bne.n	404864 <spi_configure_cs_behavior+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  404832:	68fb      	ldr	r3, [r7, #12]
  404834:	68ba      	ldr	r2, [r7, #8]
  404836:	320c      	adds	r2, #12
  404838:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40483c:	f023 0108 	bic.w	r1, r3, #8
  404840:	68fb      	ldr	r3, [r7, #12]
  404842:	68ba      	ldr	r2, [r7, #8]
  404844:	320c      	adds	r2, #12
  404846:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSNAAT;
  40484a:	68fb      	ldr	r3, [r7, #12]
  40484c:	68ba      	ldr	r2, [r7, #8]
  40484e:	320c      	adds	r2, #12
  404850:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  404854:	f043 0104 	orr.w	r1, r3, #4
  404858:	68fb      	ldr	r3, [r7, #12]
  40485a:	68ba      	ldr	r2, [r7, #8]
  40485c:	320c      	adds	r2, #12
  40485e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  404862:	e02a      	b.n	4048ba <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_RISE_NO_TX) {
  404864:	687b      	ldr	r3, [r7, #4]
  404866:	2b00      	cmp	r3, #0
  404868:	d118      	bne.n	40489c <spi_configure_cs_behavior+0x7c>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSAAT);
  40486a:	68fb      	ldr	r3, [r7, #12]
  40486c:	68ba      	ldr	r2, [r7, #8]
  40486e:	320c      	adds	r2, #12
  404870:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  404874:	f023 0108 	bic.w	r1, r3, #8
  404878:	68fb      	ldr	r3, [r7, #12]
  40487a:	68ba      	ldr	r2, [r7, #8]
  40487c:	320c      	adds	r2, #12
  40487e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CSNAAT);
  404882:	68fb      	ldr	r3, [r7, #12]
  404884:	68ba      	ldr	r2, [r7, #8]
  404886:	320c      	adds	r2, #12
  404888:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40488c:	f023 0104 	bic.w	r1, r3, #4
  404890:	68fb      	ldr	r3, [r7, #12]
  404892:	68ba      	ldr	r2, [r7, #8]
  404894:	320c      	adds	r2, #12
  404896:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40489a:	e00e      	b.n	4048ba <spi_configure_cs_behavior+0x9a>
	} else if (ul_cs_behavior == SPI_CS_KEEP_LOW) {
  40489c:	687b      	ldr	r3, [r7, #4]
  40489e:	2b08      	cmp	r3, #8
  4048a0:	d10b      	bne.n	4048ba <spi_configure_cs_behavior+0x9a>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CSAAT;
  4048a2:	68fb      	ldr	r3, [r7, #12]
  4048a4:	68ba      	ldr	r2, [r7, #8]
  4048a6:	320c      	adds	r2, #12
  4048a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4048ac:	f043 0108 	orr.w	r1, r3, #8
  4048b0:	68fb      	ldr	r3, [r7, #12]
  4048b2:	68ba      	ldr	r2, [r7, #8]
  4048b4:	320c      	adds	r2, #12
  4048b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
  4048ba:	3714      	adds	r7, #20
  4048bc:	46bd      	mov	sp, r7
  4048be:	f85d 7b04 	ldr.w	r7, [sp], #4
  4048c2:	4770      	bx	lr

004048c4 <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4048c4:	b480      	push	{r7}
  4048c6:	b085      	sub	sp, #20
  4048c8:	af00      	add	r7, sp, #0
  4048ca:	60f8      	str	r0, [r7, #12]
  4048cc:	60b9      	str	r1, [r7, #8]
  4048ce:	607a      	str	r2, [r7, #4]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  4048d0:	68fb      	ldr	r3, [r7, #12]
  4048d2:	68ba      	ldr	r2, [r7, #8]
  4048d4:	320c      	adds	r2, #12
  4048d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4048da:	f023 01f0 	bic.w	r1, r3, #240	; 0xf0
  4048de:	68fb      	ldr	r3, [r7, #12]
  4048e0:	68ba      	ldr	r2, [r7, #8]
  4048e2:	320c      	adds	r2, #12
  4048e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  4048e8:	68fb      	ldr	r3, [r7, #12]
  4048ea:	68ba      	ldr	r2, [r7, #8]
  4048ec:	320c      	adds	r2, #12
  4048ee:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4048f2:	687b      	ldr	r3, [r7, #4]
  4048f4:	ea42 0103 	orr.w	r1, r2, r3
  4048f8:	68fb      	ldr	r3, [r7, #12]
  4048fa:	68ba      	ldr	r2, [r7, #8]
  4048fc:	320c      	adds	r2, #12
  4048fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  404902:	3714      	adds	r7, #20
  404904:	46bd      	mov	sp, r7
  404906:	f85d 7b04 	ldr.w	r7, [sp], #4
  40490a:	4770      	bx	lr

0040490c <spi_calc_baudrate_div>:
 * \return Divider or error code.
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
  40490c:	b480      	push	{r7}
  40490e:	b085      	sub	sp, #20
  404910:	af00      	add	r7, sp, #0
  404912:	6078      	str	r0, [r7, #4]
  404914:	6039      	str	r1, [r7, #0]
	int baud_div = div_ceil(mck, baudrate);
  404916:	683a      	ldr	r2, [r7, #0]
  404918:	687b      	ldr	r3, [r7, #4]
  40491a:	4413      	add	r3, r2
  40491c:	1e5a      	subs	r2, r3, #1
  40491e:	687b      	ldr	r3, [r7, #4]
  404920:	fbb2 f3f3 	udiv	r3, r2, r3
  404924:	60fb      	str	r3, [r7, #12]

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  404926:	68fb      	ldr	r3, [r7, #12]
  404928:	2b00      	cmp	r3, #0
  40492a:	dd02      	ble.n	404932 <spi_calc_baudrate_div+0x26>
  40492c:	68fb      	ldr	r3, [r7, #12]
  40492e:	2bff      	cmp	r3, #255	; 0xff
  404930:	dd02      	ble.n	404938 <spi_calc_baudrate_div+0x2c>
		return -1;
  404932:	f64f 73ff 	movw	r3, #65535	; 0xffff
  404936:	e001      	b.n	40493c <spi_calc_baudrate_div+0x30>
	}

	return baud_div;
  404938:	68fb      	ldr	r3, [r7, #12]
  40493a:	b29b      	uxth	r3, r3
  40493c:	b21b      	sxth	r3, r3
}
  40493e:	4618      	mov	r0, r3
  404940:	3714      	adds	r7, #20
  404942:	46bd      	mov	sp, r7
  404944:	f85d 7b04 	ldr.w	r7, [sp], #4
  404948:	4770      	bx	lr
  40494a:	bf00      	nop

0040494c <spi_set_baudrate_div>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param uc_baudrate_divider Baudrate divider from MCK.
 */
void spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
  40494c:	b480      	push	{r7}
  40494e:	b085      	sub	sp, #20
  404950:	af00      	add	r7, sp, #0
  404952:	60f8      	str	r0, [r7, #12]
  404954:	60b9      	str	r1, [r7, #8]
  404956:	4613      	mov	r3, r2
  404958:	71fb      	strb	r3, [r7, #7]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  40495a:	68fb      	ldr	r3, [r7, #12]
  40495c:	68ba      	ldr	r2, [r7, #8]
  40495e:	320c      	adds	r2, #12
  404960:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  404964:	f423 417f 	bic.w	r1, r3, #65280	; 0xff00
  404968:	68fb      	ldr	r3, [r7, #12]
  40496a:	68ba      	ldr	r2, [r7, #8]
  40496c:	320c      	adds	r2, #12
  40496e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  404972:	68fb      	ldr	r3, [r7, #12]
  404974:	68ba      	ldr	r2, [r7, #8]
  404976:	320c      	adds	r2, #12
  404978:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  40497c:	79fb      	ldrb	r3, [r7, #7]
  40497e:	021b      	lsls	r3, r3, #8
  404980:	b29b      	uxth	r3, r3
  404982:	ea42 0103 	orr.w	r1, r2, r3
  404986:	68fb      	ldr	r3, [r7, #12]
  404988:	68ba      	ldr	r2, [r7, #8]
  40498a:	320c      	adds	r2, #12
  40498c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  404990:	3714      	adds	r7, #20
  404992:	46bd      	mov	sp, r7
  404994:	f85d 7b04 	ldr.w	r7, [sp], #4
  404998:	4770      	bx	lr
  40499a:	bf00      	nop

0040499c <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  40499c:	b480      	push	{r7}
  40499e:	b085      	sub	sp, #20
  4049a0:	af00      	add	r7, sp, #0
  4049a2:	60f8      	str	r0, [r7, #12]
  4049a4:	60b9      	str	r1, [r7, #8]
  4049a6:	71fa      	strb	r2, [r7, #7]
  4049a8:	71bb      	strb	r3, [r7, #6]
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  4049aa:	68fb      	ldr	r3, [r7, #12]
  4049ac:	68ba      	ldr	r2, [r7, #8]
  4049ae:	320c      	adds	r2, #12
  4049b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4049b4:	b299      	uxth	r1, r3
  4049b6:	68fb      	ldr	r3, [r7, #12]
  4049b8:	68ba      	ldr	r2, [r7, #8]
  4049ba:	320c      	adds	r2, #12
  4049bc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  4049c0:	68fb      	ldr	r3, [r7, #12]
  4049c2:	68ba      	ldr	r2, [r7, #8]
  4049c4:	320c      	adds	r2, #12
  4049c6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  4049ca:	79fb      	ldrb	r3, [r7, #7]
  4049cc:	041b      	lsls	r3, r3, #16
  4049ce:	f403 017f 	and.w	r1, r3, #16711680	; 0xff0000
			| SPI_CSR_DLYBCT(uc_dlybct);
  4049d2:	79bb      	ldrb	r3, [r7, #6]
  4049d4:	061b      	lsls	r3, r3, #24
  4049d6:	430b      	orrs	r3, r1
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  4049d8:	ea42 0103 	orr.w	r1, r2, r3
  4049dc:	68fb      	ldr	r3, [r7, #12]
  4049de:	68ba      	ldr	r2, [r7, #8]
  4049e0:	320c      	adds	r2, #12
  4049e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  4049e6:	3714      	adds	r7, #20
  4049e8:	46bd      	mov	sp, r7
  4049ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4049ee:	4770      	bx	lr

004049f0 <twi_enable_master_mode>:
 * \brief Enable TWI master mode.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
  4049f0:	b480      	push	{r7}
  4049f2:	b083      	sub	sp, #12
  4049f4:	af00      	add	r7, sp, #0
  4049f6:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  4049f8:	687b      	ldr	r3, [r7, #4]
  4049fa:	2208      	movs	r2, #8
  4049fc:	601a      	str	r2, [r3, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  4049fe:	687b      	ldr	r3, [r7, #4]
  404a00:	2220      	movs	r2, #32
  404a02:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  404a04:	687b      	ldr	r3, [r7, #4]
  404a06:	2204      	movs	r2, #4
  404a08:	601a      	str	r2, [r3, #0]
}
  404a0a:	370c      	adds	r7, #12
  404a0c:	46bd      	mov	sp, r7
  404a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
  404a12:	4770      	bx	lr

00404a14 <twi_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
  404a14:	b480      	push	{r7}
  404a16:	b087      	sub	sp, #28
  404a18:	af00      	add	r7, sp, #0
  404a1a:	60f8      	str	r0, [r7, #12]
  404a1c:	60b9      	str	r1, [r7, #8]
  404a1e:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  404a20:	2300      	movs	r3, #0
  404a22:	617b      	str	r3, [r7, #20]
	uint32_t c_lh_div;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  404a24:	68ba      	ldr	r2, [r7, #8]
  404a26:	4b16      	ldr	r3, [pc, #88]	; (404a80 <twi_set_speed+0x6c>)
  404a28:	429a      	cmp	r2, r3
  404a2a:	d901      	bls.n	404a30 <twi_set_speed+0x1c>
		return FAIL;
  404a2c:	2301      	movs	r3, #1
  404a2e:	e021      	b.n	404a74 <twi_set_speed+0x60>
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  404a30:	68bb      	ldr	r3, [r7, #8]
  404a32:	005b      	lsls	r3, r3, #1
  404a34:	687a      	ldr	r2, [r7, #4]
  404a36:	fbb2 f3f3 	udiv	r3, r2, r3
  404a3a:	3b04      	subs	r3, #4
  404a3c:	613b      	str	r3, [r7, #16]

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  404a3e:	e005      	b.n	404a4c <twi_set_speed+0x38>
		/* Increase clock divider */
		ckdiv++;
  404a40:	697b      	ldr	r3, [r7, #20]
  404a42:	3301      	adds	r3, #1
  404a44:	617b      	str	r3, [r7, #20]
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
  404a46:	693b      	ldr	r3, [r7, #16]
  404a48:	085b      	lsrs	r3, r3, #1
  404a4a:	613b      	str	r3, [r7, #16]
	}

	c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;

	/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
	while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  404a4c:	693b      	ldr	r3, [r7, #16]
  404a4e:	2bff      	cmp	r3, #255	; 0xff
  404a50:	d902      	bls.n	404a58 <twi_set_speed+0x44>
  404a52:	697b      	ldr	r3, [r7, #20]
  404a54:	2b06      	cmp	r3, #6
  404a56:	d9f3      	bls.n	404a40 <twi_set_speed+0x2c>
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  404a58:	693b      	ldr	r3, [r7, #16]
  404a5a:	b2da      	uxtb	r2, r3
  404a5c:	693b      	ldr	r3, [r7, #16]
  404a5e:	021b      	lsls	r3, r3, #8
  404a60:	b29b      	uxth	r3, r3
  404a62:	431a      	orrs	r2, r3
			TWI_CWGR_CKDIV(ckdiv);
  404a64:	697b      	ldr	r3, [r7, #20]
  404a66:	041b      	lsls	r3, r3, #16
  404a68:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  404a6c:	431a      	orrs	r2, r3
		/* Divide cldiv value */
		c_lh_div /= TWI_CLK_DIVIDER;
	}

	/* set clock waveform generator register */
	p_twi->TWI_CWGR =
  404a6e:	68fb      	ldr	r3, [r7, #12]
  404a70:	611a      	str	r2, [r3, #16]
			TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
			TWI_CWGR_CKDIV(ckdiv);

	return PASS;
  404a72:	2300      	movs	r3, #0
}
  404a74:	4618      	mov	r0, r3
  404a76:	371c      	adds	r7, #28
  404a78:	46bd      	mov	sp, r7
  404a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
  404a7e:	4770      	bx	lr
  404a80:	00061a80 	.word	0x00061a80

00404a84 <twi_enable_interrupt>:
 *
 * \param p_twi Pointer to a TWI instance.
 * \param ul_sources Interrupts to be enabled.
 */
void twi_enable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
  404a84:	b480      	push	{r7}
  404a86:	b083      	sub	sp, #12
  404a88:	af00      	add	r7, sp, #0
  404a8a:	6078      	str	r0, [r7, #4]
  404a8c:	6039      	str	r1, [r7, #0]
	/* Enable the specified interrupts */
	p_twi->TWI_IER = ul_sources;
  404a8e:	687b      	ldr	r3, [r7, #4]
  404a90:	683a      	ldr	r2, [r7, #0]
  404a92:	625a      	str	r2, [r3, #36]	; 0x24
}
  404a94:	370c      	adds	r7, #12
  404a96:	46bd      	mov	sp, r7
  404a98:	f85d 7b04 	ldr.w	r7, [sp], #4
  404a9c:	4770      	bx	lr
  404a9e:	bf00      	nop

00404aa0 <twi_disable_interrupt>:
 *
 * \param p_twi Pointer to a TWI instance.
 * \param ul_sources Interrupts to be disabled.
 */
void twi_disable_interrupt(Twi *p_twi, uint32_t ul_sources)
{
  404aa0:	b480      	push	{r7}
  404aa2:	b083      	sub	sp, #12
  404aa4:	af00      	add	r7, sp, #0
  404aa6:	6078      	str	r0, [r7, #4]
  404aa8:	6039      	str	r1, [r7, #0]
	/* Disable the specified interrupts */
	p_twi->TWI_IDR = ul_sources;
  404aaa:	687b      	ldr	r3, [r7, #4]
  404aac:	683a      	ldr	r2, [r7, #0]
  404aae:	629a      	str	r2, [r3, #40]	; 0x28
	/* Dummy read */
	p_twi->TWI_SR;
  404ab0:	687b      	ldr	r3, [r7, #4]
  404ab2:	6a1b      	ldr	r3, [r3, #32]
}
  404ab4:	370c      	adds	r7, #12
  404ab6:	46bd      	mov	sp, r7
  404ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
  404abc:	4770      	bx	lr
  404abe:	bf00      	nop

00404ac0 <twi_get_interrupt_status>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \retval TWI interrupt status.
 */
uint32_t twi_get_interrupt_status(Twi *p_twi)
{
  404ac0:	b480      	push	{r7}
  404ac2:	b083      	sub	sp, #12
  404ac4:	af00      	add	r7, sp, #0
  404ac6:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_SR;
  404ac8:	687b      	ldr	r3, [r7, #4]
  404aca:	6a1b      	ldr	r3, [r3, #32]
}
  404acc:	4618      	mov	r0, r3
  404ace:	370c      	adds	r7, #12
  404ad0:	46bd      	mov	sp, r7
  404ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
  404ad6:	4770      	bx	lr

00404ad8 <twi_get_interrupt_mask>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \return The interrupt mask value.
 */
uint32_t twi_get_interrupt_mask(Twi *p_twi)
{
  404ad8:	b480      	push	{r7}
  404ada:	b083      	sub	sp, #12
  404adc:	af00      	add	r7, sp, #0
  404ade:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_IMR;
  404ae0:	687b      	ldr	r3, [r7, #4]
  404ae2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
}
  404ae4:	4618      	mov	r0, r3
  404ae6:	370c      	adds	r7, #12
  404ae8:	46bd      	mov	sp, r7
  404aea:	f85d 7b04 	ldr.w	r7, [sp], #4
  404aee:	4770      	bx	lr

00404af0 <twi_read_byte>:
 * \param p_twi Pointer to a TWI instance.
 *
 * \return The byte read.
 */
uint8_t twi_read_byte(Twi *p_twi)
{
  404af0:	b480      	push	{r7}
  404af2:	b083      	sub	sp, #12
  404af4:	af00      	add	r7, sp, #0
  404af6:	6078      	str	r0, [r7, #4]
	return p_twi->TWI_RHR;
  404af8:	687b      	ldr	r3, [r7, #4]
  404afa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  404afc:	b2db      	uxtb	r3, r3
}
  404afe:	4618      	mov	r0, r3
  404b00:	370c      	adds	r7, #12
  404b02:	46bd      	mov	sp, r7
  404b04:	f85d 7b04 	ldr.w	r7, [sp], #4
  404b08:	4770      	bx	lr
  404b0a:	bf00      	nop

00404b0c <twi_reset>:
 * \brief Reset TWI.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
  404b0c:	b480      	push	{r7}
  404b0e:	b083      	sub	sp, #12
  404b10:	af00      	add	r7, sp, #0
  404b12:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  404b14:	687b      	ldr	r3, [r7, #4]
  404b16:	2280      	movs	r2, #128	; 0x80
  404b18:	601a      	str	r2, [r3, #0]
	p_twi->TWI_RHR;
  404b1a:	687b      	ldr	r3, [r7, #4]
  404b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  404b1e:	370c      	adds	r7, #12
  404b20:	46bd      	mov	sp, r7
  404b22:	f85d 7b04 	ldr.w	r7, [sp], #4
  404b26:	4770      	bx	lr

00404b28 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  404b28:	b480      	push	{r7}
  404b2a:	b085      	sub	sp, #20
  404b2c:	af00      	add	r7, sp, #0
  404b2e:	6078      	str	r0, [r7, #4]
  404b30:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  404b32:	2300      	movs	r3, #0
  404b34:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  404b36:	687b      	ldr	r3, [r7, #4]
  404b38:	22ac      	movs	r2, #172	; 0xac
  404b3a:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  404b3c:	683b      	ldr	r3, [r7, #0]
  404b3e:	681a      	ldr	r2, [r3, #0]
  404b40:	683b      	ldr	r3, [r7, #0]
  404b42:	685b      	ldr	r3, [r3, #4]
  404b44:	fbb2 f3f3 	udiv	r3, r2, r3
  404b48:	091b      	lsrs	r3, r3, #4
  404b4a:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  404b4c:	68fb      	ldr	r3, [r7, #12]
  404b4e:	2b00      	cmp	r3, #0
  404b50:	d003      	beq.n	404b5a <uart_init+0x32>
  404b52:	68fb      	ldr	r3, [r7, #12]
  404b54:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  404b58:	d301      	bcc.n	404b5e <uart_init+0x36>
		return 1;
  404b5a:	2301      	movs	r3, #1
  404b5c:	e00f      	b.n	404b7e <uart_init+0x56>

	p_uart->UART_BRGR = cd;
  404b5e:	687b      	ldr	r3, [r7, #4]
  404b60:	68fa      	ldr	r2, [r7, #12]
  404b62:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  404b64:	683b      	ldr	r3, [r7, #0]
  404b66:	689a      	ldr	r2, [r3, #8]
  404b68:	687b      	ldr	r3, [r7, #4]
  404b6a:	605a      	str	r2, [r3, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  404b6c:	687b      	ldr	r3, [r7, #4]
  404b6e:	f240 2202 	movw	r2, #514	; 0x202
  404b72:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  404b76:	687b      	ldr	r3, [r7, #4]
  404b78:	2250      	movs	r2, #80	; 0x50
  404b7a:	601a      	str	r2, [r3, #0]

	return 0;
  404b7c:	2300      	movs	r3, #0
}
  404b7e:	4618      	mov	r0, r3
  404b80:	3714      	adds	r7, #20
  404b82:	46bd      	mov	sp, r7
  404b84:	f85d 7b04 	ldr.w	r7, [sp], #4
  404b88:	4770      	bx	lr
  404b8a:	bf00      	nop

00404b8c <uart_enable_tx>:
 * \brief Enable UART transmitter.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable_tx(Uart *p_uart)
{
  404b8c:	b480      	push	{r7}
  404b8e:	b083      	sub	sp, #12
  404b90:	af00      	add	r7, sp, #0
  404b92:	6078      	str	r0, [r7, #4]
	/* Enable transmitter */
	p_uart->UART_CR = UART_CR_TXEN;
  404b94:	687b      	ldr	r3, [r7, #4]
  404b96:	2240      	movs	r2, #64	; 0x40
  404b98:	601a      	str	r2, [r3, #0]
}
  404b9a:	370c      	adds	r7, #12
  404b9c:	46bd      	mov	sp, r7
  404b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
  404ba2:	4770      	bx	lr

00404ba4 <uart_disable_tx>:
 * \brief Disable UART transmitter.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_disable_tx(Uart *p_uart)
{
  404ba4:	b480      	push	{r7}
  404ba6:	b083      	sub	sp, #12
  404ba8:	af00      	add	r7, sp, #0
  404baa:	6078      	str	r0, [r7, #4]
	/* Disable transmitter */
	p_uart->UART_CR = UART_CR_TXDIS;
  404bac:	687b      	ldr	r3, [r7, #4]
  404bae:	2280      	movs	r2, #128	; 0x80
  404bb0:	601a      	str	r2, [r3, #0]
}
  404bb2:	370c      	adds	r7, #12
  404bb4:	46bd      	mov	sp, r7
  404bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
  404bba:	4770      	bx	lr

00404bbc <uart_enable_rx>:
 * \brief Enable UART receiver.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_enable_rx(Uart *p_uart)
{
  404bbc:	b480      	push	{r7}
  404bbe:	b083      	sub	sp, #12
  404bc0:	af00      	add	r7, sp, #0
  404bc2:	6078      	str	r0, [r7, #4]
	/* Enable receiver */
	p_uart->UART_CR = UART_CR_RXEN;
  404bc4:	687b      	ldr	r3, [r7, #4]
  404bc6:	2210      	movs	r2, #16
  404bc8:	601a      	str	r2, [r3, #0]
}
  404bca:	370c      	adds	r7, #12
  404bcc:	46bd      	mov	sp, r7
  404bce:	f85d 7b04 	ldr.w	r7, [sp], #4
  404bd2:	4770      	bx	lr

00404bd4 <uart_disable_rx>:
 * \brief Disable UART receiver.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_disable_rx(Uart *p_uart)
{
  404bd4:	b480      	push	{r7}
  404bd6:	b083      	sub	sp, #12
  404bd8:	af00      	add	r7, sp, #0
  404bda:	6078      	str	r0, [r7, #4]
	/* Disable receiver */
	p_uart->UART_CR = UART_CR_RXDIS;
  404bdc:	687b      	ldr	r3, [r7, #4]
  404bde:	2220      	movs	r2, #32
  404be0:	601a      	str	r2, [r3, #0]
}
  404be2:	370c      	adds	r7, #12
  404be4:	46bd      	mov	sp, r7
  404be6:	f85d 7b04 	ldr.w	r7, [sp], #4
  404bea:	4770      	bx	lr

00404bec <uart_enable_interrupt>:
 *
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be enabled.
 */
void uart_enable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
  404bec:	b480      	push	{r7}
  404bee:	b083      	sub	sp, #12
  404bf0:	af00      	add	r7, sp, #0
  404bf2:	6078      	str	r0, [r7, #4]
  404bf4:	6039      	str	r1, [r7, #0]
	p_uart->UART_IER = ul_sources;
  404bf6:	687b      	ldr	r3, [r7, #4]
  404bf8:	683a      	ldr	r2, [r7, #0]
  404bfa:	609a      	str	r2, [r3, #8]
}
  404bfc:	370c      	adds	r7, #12
  404bfe:	46bd      	mov	sp, r7
  404c00:	f85d 7b04 	ldr.w	r7, [sp], #4
  404c04:	4770      	bx	lr
  404c06:	bf00      	nop

00404c08 <uart_disable_interrupt>:
 *
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be disabled.
 */
void uart_disable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
  404c08:	b480      	push	{r7}
  404c0a:	b083      	sub	sp, #12
  404c0c:	af00      	add	r7, sp, #0
  404c0e:	6078      	str	r0, [r7, #4]
  404c10:	6039      	str	r1, [r7, #0]
	p_uart->UART_IDR = ul_sources;
  404c12:	687b      	ldr	r3, [r7, #4]
  404c14:	683a      	ldr	r2, [r7, #0]
  404c16:	60da      	str	r2, [r3, #12]
}
  404c18:	370c      	adds	r7, #12
  404c1a:	46bd      	mov	sp, r7
  404c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
  404c20:	4770      	bx	lr
  404c22:	bf00      	nop

00404c24 <uart_get_interrupt_mask>:
 * \param p_uart Pointer to a UART instance.
 *
 *  \return The interrupt mask value.
 */
uint32_t uart_get_interrupt_mask(Uart *p_uart)
{
  404c24:	b480      	push	{r7}
  404c26:	b083      	sub	sp, #12
  404c28:	af00      	add	r7, sp, #0
  404c2a:	6078      	str	r0, [r7, #4]
	return p_uart->UART_IMR;
  404c2c:	687b      	ldr	r3, [r7, #4]
  404c2e:	691b      	ldr	r3, [r3, #16]
}
  404c30:	4618      	mov	r0, r3
  404c32:	370c      	adds	r7, #12
  404c34:	46bd      	mov	sp, r7
  404c36:	f85d 7b04 	ldr.w	r7, [sp], #4
  404c3a:	4770      	bx	lr

00404c3c <uart_get_status>:
 * \param p_uart Pointer to a UART instance.
 *
 * \return The current UART status.
 */
uint32_t uart_get_status(Uart *p_uart)
{
  404c3c:	b480      	push	{r7}
  404c3e:	b083      	sub	sp, #12
  404c40:	af00      	add	r7, sp, #0
  404c42:	6078      	str	r0, [r7, #4]
	return p_uart->UART_SR;
  404c44:	687b      	ldr	r3, [r7, #4]
  404c46:	695b      	ldr	r3, [r3, #20]
}
  404c48:	4618      	mov	r0, r3
  404c4a:	370c      	adds	r7, #12
  404c4c:	46bd      	mov	sp, r7
  404c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
  404c52:	4770      	bx	lr

00404c54 <uart_reset_status>:
 * \brief Reset status bits.
 *
 * \param p_uart Pointer to a UART instance.
 */
void uart_reset_status(Uart *p_uart)
{
  404c54:	b480      	push	{r7}
  404c56:	b083      	sub	sp, #12
  404c58:	af00      	add	r7, sp, #0
  404c5a:	6078      	str	r0, [r7, #4]
	p_uart->UART_CR = UART_CR_RSTSTA;
  404c5c:	687b      	ldr	r3, [r7, #4]
  404c5e:	f44f 7280 	mov.w	r2, #256	; 0x100
  404c62:	601a      	str	r2, [r3, #0]
}
  404c64:	370c      	adds	r7, #12
  404c66:	46bd      	mov	sp, r7
  404c68:	f85d 7b04 	ldr.w	r7, [sp], #4
  404c6c:	4770      	bx	lr
  404c6e:	bf00      	nop

00404c70 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  404c70:	b480      	push	{r7}
  404c72:	b083      	sub	sp, #12
  404c74:	af00      	add	r7, sp, #0
  404c76:	6078      	str	r0, [r7, #4]
  404c78:	460b      	mov	r3, r1
  404c7a:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  404c7c:	687b      	ldr	r3, [r7, #4]
  404c7e:	695b      	ldr	r3, [r3, #20]
  404c80:	f003 0302 	and.w	r3, r3, #2
  404c84:	2b00      	cmp	r3, #0
  404c86:	d101      	bne.n	404c8c <uart_write+0x1c>
		return 1;
  404c88:	2301      	movs	r3, #1
  404c8a:	e003      	b.n	404c94 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  404c8c:	78fa      	ldrb	r2, [r7, #3]
  404c8e:	687b      	ldr	r3, [r7, #4]
  404c90:	61da      	str	r2, [r3, #28]
	return 0;
  404c92:	2300      	movs	r3, #0
}
  404c94:	4618      	mov	r0, r3
  404c96:	370c      	adds	r7, #12
  404c98:	46bd      	mov	sp, r7
  404c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
  404c9e:	4770      	bx	lr

00404ca0 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  404ca0:	b480      	push	{r7}
  404ca2:	b083      	sub	sp, #12
  404ca4:	af00      	add	r7, sp, #0
  404ca6:	6078      	str	r0, [r7, #4]
  404ca8:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  404caa:	687b      	ldr	r3, [r7, #4]
  404cac:	695b      	ldr	r3, [r3, #20]
  404cae:	f003 0301 	and.w	r3, r3, #1
  404cb2:	2b00      	cmp	r3, #0
  404cb4:	d101      	bne.n	404cba <uart_read+0x1a>
		return 1;
  404cb6:	2301      	movs	r3, #1
  404cb8:	e005      	b.n	404cc6 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  404cba:	687b      	ldr	r3, [r7, #4]
  404cbc:	699b      	ldr	r3, [r3, #24]
  404cbe:	b2da      	uxtb	r2, r3
  404cc0:	683b      	ldr	r3, [r7, #0]
  404cc2:	701a      	strb	r2, [r3, #0]
	return 0;
  404cc4:	2300      	movs	r3, #0
}
  404cc6:	4618      	mov	r0, r3
  404cc8:	370c      	adds	r7, #12
  404cca:	46bd      	mov	sp, r7
  404ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
  404cd0:	4770      	bx	lr
  404cd2:	bf00      	nop

00404cd4 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  404cd4:	b480      	push	{r7}
  404cd6:	b083      	sub	sp, #12
  404cd8:	af00      	add	r7, sp, #0
  404cda:	6078      	str	r0, [r7, #4]
  404cdc:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  404cde:	687b      	ldr	r3, [r7, #4]
  404ce0:	695b      	ldr	r3, [r3, #20]
  404ce2:	f003 0302 	and.w	r3, r3, #2
  404ce6:	2b00      	cmp	r3, #0
  404ce8:	d101      	bne.n	404cee <usart_write+0x1a>
		return 1;
  404cea:	2301      	movs	r3, #1
  404cec:	e005      	b.n	404cfa <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  404cee:	683b      	ldr	r3, [r7, #0]
  404cf0:	f3c3 0208 	ubfx	r2, r3, #0, #9
  404cf4:	687b      	ldr	r3, [r7, #4]
  404cf6:	61da      	str	r2, [r3, #28]
	return 0;
  404cf8:	2300      	movs	r3, #0
}
  404cfa:	4618      	mov	r0, r3
  404cfc:	370c      	adds	r7, #12
  404cfe:	46bd      	mov	sp, r7
  404d00:	f85d 7b04 	ldr.w	r7, [sp], #4
  404d04:	4770      	bx	lr
  404d06:	bf00      	nop

00404d08 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  404d08:	b480      	push	{r7}
  404d0a:	b083      	sub	sp, #12
  404d0c:	af00      	add	r7, sp, #0
  404d0e:	6078      	str	r0, [r7, #4]
  404d10:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  404d12:	687b      	ldr	r3, [r7, #4]
  404d14:	695b      	ldr	r3, [r3, #20]
  404d16:	f003 0301 	and.w	r3, r3, #1
  404d1a:	2b00      	cmp	r3, #0
  404d1c:	d101      	bne.n	404d22 <usart_read+0x1a>
		return 1;
  404d1e:	2301      	movs	r3, #1
  404d20:	e006      	b.n	404d30 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  404d22:	687b      	ldr	r3, [r7, #4]
  404d24:	699b      	ldr	r3, [r3, #24]
  404d26:	f3c3 0208 	ubfx	r2, r3, #0, #9
  404d2a:	683b      	ldr	r3, [r7, #0]
  404d2c:	601a      	str	r2, [r3, #0]

	return 0;
  404d2e:	2300      	movs	r3, #0
}
  404d30:	4618      	mov	r0, r3
  404d32:	370c      	adds	r7, #12
  404d34:	46bd      	mov	sp, r7
  404d36:	f85d 7b04 	ldr.w	r7, [sp], #4
  404d3a:	4770      	bx	lr

00404d3c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  404d3c:	b480      	push	{r7}
  404d3e:	af00      	add	r7, sp, #0
	while (1) {
	}
  404d40:	e7fe      	b.n	404d40 <Dummy_Handler+0x4>
  404d42:	bf00      	nop

00404d44 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  404d44:	b580      	push	{r7, lr}
  404d46:	b082      	sub	sp, #8
  404d48:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  404d4a:	4b1e      	ldr	r3, [pc, #120]	; (404dc4 <Reset_Handler+0x80>)
  404d4c:	607b      	str	r3, [r7, #4]
	pDest = &_srelocate;
  404d4e:	4b1e      	ldr	r3, [pc, #120]	; (404dc8 <Reset_Handler+0x84>)
  404d50:	603b      	str	r3, [r7, #0]

	if (pSrc != pDest) {
  404d52:	687a      	ldr	r2, [r7, #4]
  404d54:	683b      	ldr	r3, [r7, #0]
  404d56:	429a      	cmp	r2, r3
  404d58:	d00c      	beq.n	404d74 <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
  404d5a:	e007      	b.n	404d6c <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  404d5c:	683b      	ldr	r3, [r7, #0]
  404d5e:	1d1a      	adds	r2, r3, #4
  404d60:	603a      	str	r2, [r7, #0]
  404d62:	687a      	ldr	r2, [r7, #4]
  404d64:	1d11      	adds	r1, r2, #4
  404d66:	6079      	str	r1, [r7, #4]
  404d68:	6812      	ldr	r2, [r2, #0]
  404d6a:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
  404d6c:	683a      	ldr	r2, [r7, #0]
  404d6e:	4b17      	ldr	r3, [pc, #92]	; (404dcc <Reset_Handler+0x88>)
  404d70:	429a      	cmp	r2, r3
  404d72:	d3f3      	bcc.n	404d5c <Reset_Handler+0x18>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  404d74:	4b16      	ldr	r3, [pc, #88]	; (404dd0 <Reset_Handler+0x8c>)
  404d76:	603b      	str	r3, [r7, #0]
  404d78:	e004      	b.n	404d84 <Reset_Handler+0x40>
		*pDest++ = 0;
  404d7a:	683b      	ldr	r3, [r7, #0]
  404d7c:	1d1a      	adds	r2, r3, #4
  404d7e:	603a      	str	r2, [r7, #0]
  404d80:	2200      	movs	r2, #0
  404d82:	601a      	str	r2, [r3, #0]
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  404d84:	683a      	ldr	r2, [r7, #0]
  404d86:	4b13      	ldr	r3, [pc, #76]	; (404dd4 <Reset_Handler+0x90>)
  404d88:	429a      	cmp	r2, r3
  404d8a:	d3f6      	bcc.n	404d7a <Reset_Handler+0x36>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  404d8c:	4b12      	ldr	r3, [pc, #72]	; (404dd8 <Reset_Handler+0x94>)
  404d8e:	607b      	str	r3, [r7, #4]
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  404d90:	4a12      	ldr	r2, [pc, #72]	; (404ddc <Reset_Handler+0x98>)
  404d92:	687b      	ldr	r3, [r7, #4]
  404d94:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
  404d98:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  404d9c:	6093      	str	r3, [r2, #8]

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  404d9e:	687b      	ldr	r3, [r7, #4]
  404da0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  404da4:	d309      	bcc.n	404dba <Reset_Handler+0x76>
  404da6:	687a      	ldr	r2, [r7, #4]
  404da8:	4b0d      	ldr	r3, [pc, #52]	; (404de0 <Reset_Handler+0x9c>)
  404daa:	429a      	cmp	r2, r3
  404dac:	d805      	bhi.n	404dba <Reset_Handler+0x76>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  404dae:	4b0b      	ldr	r3, [pc, #44]	; (404ddc <Reset_Handler+0x98>)
  404db0:	4a0a      	ldr	r2, [pc, #40]	; (404ddc <Reset_Handler+0x98>)
  404db2:	6892      	ldr	r2, [r2, #8]
  404db4:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
  404db8:	609a      	str	r2, [r3, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  404dba:	4b0a      	ldr	r3, [pc, #40]	; (404de4 <Reset_Handler+0xa0>)
  404dbc:	4798      	blx	r3

	/* Branch to main function */
	main();
  404dbe:	4b0a      	ldr	r3, [pc, #40]	; (404de8 <Reset_Handler+0xa4>)
  404dc0:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  404dc2:	e7fe      	b.n	404dc2 <Reset_Handler+0x7e>
  404dc4:	004131d8 	.word	0x004131d8
  404dc8:	20000000 	.word	0x20000000
  404dcc:	200009ec 	.word	0x200009ec
  404dd0:	200009f0 	.word	0x200009f0
  404dd4:	20004030 	.word	0x20004030
  404dd8:	00400000 	.word	0x00400000
  404ddc:	e000ed00 	.word	0xe000ed00
  404de0:	20005fff 	.word	0x20005fff
  404de4:	0040a785 	.word	0x0040a785
  404de8:	004084b5 	.word	0x004084b5

00404dec <SystemCoreClockUpdate>:

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate(void)
{
  404dec:	b480      	push	{r7}
  404dee:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
  404df0:	4b4e      	ldr	r3, [pc, #312]	; (404f2c <SystemCoreClockUpdate+0x140>)
  404df2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  404df4:	f003 0303 	and.w	r3, r3, #3
  404df8:	2b01      	cmp	r3, #1
  404dfa:	d014      	beq.n	404e26 <SystemCoreClockUpdate+0x3a>
  404dfc:	2b01      	cmp	r3, #1
  404dfe:	d302      	bcc.n	404e06 <SystemCoreClockUpdate+0x1a>
  404e00:	2b02      	cmp	r3, #2
  404e02:	d038      	beq.n	404e76 <SystemCoreClockUpdate+0x8a>
  404e04:	e074      	b.n	404ef0 <SystemCoreClockUpdate+0x104>
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  404e06:	4b4a      	ldr	r3, [pc, #296]	; (404f30 <SystemCoreClockUpdate+0x144>)
  404e08:	695b      	ldr	r3, [r3, #20]
  404e0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
  404e0e:	2b00      	cmp	r3, #0
  404e10:	d004      	beq.n	404e1c <SystemCoreClockUpdate+0x30>
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  404e12:	4b48      	ldr	r3, [pc, #288]	; (404f34 <SystemCoreClockUpdate+0x148>)
  404e14:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  404e18:	601a      	str	r2, [r3, #0]
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
		}
		break;
  404e1a:	e069      	b.n	404ef0 <SystemCoreClockUpdate+0x104>
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  404e1c:	4b45      	ldr	r3, [pc, #276]	; (404f34 <SystemCoreClockUpdate+0x148>)
  404e1e:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  404e22:	601a      	str	r2, [r3, #0]
		}
		break;
  404e24:	e064      	b.n	404ef0 <SystemCoreClockUpdate+0x104>
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  404e26:	4b41      	ldr	r3, [pc, #260]	; (404f2c <SystemCoreClockUpdate+0x140>)
  404e28:	6a1b      	ldr	r3, [r3, #32]
  404e2a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  404e2e:	2b00      	cmp	r3, #0
  404e30:	d003      	beq.n	404e3a <SystemCoreClockUpdate+0x4e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  404e32:	4b40      	ldr	r3, [pc, #256]	; (404f34 <SystemCoreClockUpdate+0x148>)
  404e34:	4a40      	ldr	r2, [pc, #256]	; (404f38 <SystemCoreClockUpdate+0x14c>)
  404e36:	601a      	str	r2, [r3, #0]
  404e38:	e01c      	b.n	404e74 <SystemCoreClockUpdate+0x88>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  404e3a:	4b3e      	ldr	r3, [pc, #248]	; (404f34 <SystemCoreClockUpdate+0x148>)
  404e3c:	4a3f      	ldr	r2, [pc, #252]	; (404f3c <SystemCoreClockUpdate+0x150>)
  404e3e:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  404e40:	4b3a      	ldr	r3, [pc, #232]	; (404f2c <SystemCoreClockUpdate+0x140>)
  404e42:	6a1b      	ldr	r3, [r3, #32]
  404e44:	f003 0370 	and.w	r3, r3, #112	; 0x70
  404e48:	2b10      	cmp	r3, #16
  404e4a:	d004      	beq.n	404e56 <SystemCoreClockUpdate+0x6a>
  404e4c:	2b20      	cmp	r3, #32
  404e4e:	d008      	beq.n	404e62 <SystemCoreClockUpdate+0x76>
  404e50:	2b00      	cmp	r3, #0
  404e52:	d00e      	beq.n	404e72 <SystemCoreClockUpdate+0x86>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
  404e54:	e00e      	b.n	404e74 <SystemCoreClockUpdate+0x88>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  404e56:	4b37      	ldr	r3, [pc, #220]	; (404f34 <SystemCoreClockUpdate+0x148>)
  404e58:	681b      	ldr	r3, [r3, #0]
  404e5a:	005a      	lsls	r2, r3, #1
  404e5c:	4b35      	ldr	r3, [pc, #212]	; (404f34 <SystemCoreClockUpdate+0x148>)
  404e5e:	601a      	str	r2, [r3, #0]
				break;
  404e60:	e008      	b.n	404e74 <SystemCoreClockUpdate+0x88>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  404e62:	4b34      	ldr	r3, [pc, #208]	; (404f34 <SystemCoreClockUpdate+0x148>)
  404e64:	681a      	ldr	r2, [r3, #0]
  404e66:	4613      	mov	r3, r2
  404e68:	005b      	lsls	r3, r3, #1
  404e6a:	441a      	add	r2, r3
  404e6c:	4b31      	ldr	r3, [pc, #196]	; (404f34 <SystemCoreClockUpdate+0x148>)
  404e6e:	601a      	str	r2, [r3, #0]
				break;
  404e70:	e000      	b.n	404e74 <SystemCoreClockUpdate+0x88>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
  404e72:	bf00      	nop
				break;
			default:
				break;
			}
		}
		break;
  404e74:	e03c      	b.n	404ef0 <SystemCoreClockUpdate+0x104>
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  404e76:	4b2d      	ldr	r3, [pc, #180]	; (404f2c <SystemCoreClockUpdate+0x140>)
  404e78:	6a1b      	ldr	r3, [r3, #32]
  404e7a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  404e7e:	2b00      	cmp	r3, #0
  404e80:	d003      	beq.n	404e8a <SystemCoreClockUpdate+0x9e>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  404e82:	4b2c      	ldr	r3, [pc, #176]	; (404f34 <SystemCoreClockUpdate+0x148>)
  404e84:	4a2c      	ldr	r2, [pc, #176]	; (404f38 <SystemCoreClockUpdate+0x14c>)
  404e86:	601a      	str	r2, [r3, #0]
  404e88:	e01c      	b.n	404ec4 <SystemCoreClockUpdate+0xd8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  404e8a:	4b2a      	ldr	r3, [pc, #168]	; (404f34 <SystemCoreClockUpdate+0x148>)
  404e8c:	4a2b      	ldr	r2, [pc, #172]	; (404f3c <SystemCoreClockUpdate+0x150>)
  404e8e:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  404e90:	4b26      	ldr	r3, [pc, #152]	; (404f2c <SystemCoreClockUpdate+0x140>)
  404e92:	6a1b      	ldr	r3, [r3, #32]
  404e94:	f003 0370 	and.w	r3, r3, #112	; 0x70
  404e98:	2b10      	cmp	r3, #16
  404e9a:	d004      	beq.n	404ea6 <SystemCoreClockUpdate+0xba>
  404e9c:	2b20      	cmp	r3, #32
  404e9e:	d008      	beq.n	404eb2 <SystemCoreClockUpdate+0xc6>
  404ea0:	2b00      	cmp	r3, #0
  404ea2:	d00e      	beq.n	404ec2 <SystemCoreClockUpdate+0xd6>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
  404ea4:	e00e      	b.n	404ec4 <SystemCoreClockUpdate+0xd8>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
  404ea6:	4b23      	ldr	r3, [pc, #140]	; (404f34 <SystemCoreClockUpdate+0x148>)
  404ea8:	681b      	ldr	r3, [r3, #0]
  404eaa:	005a      	lsls	r2, r3, #1
  404eac:	4b21      	ldr	r3, [pc, #132]	; (404f34 <SystemCoreClockUpdate+0x148>)
  404eae:	601a      	str	r2, [r3, #0]
				break;
  404eb0:	e008      	b.n	404ec4 <SystemCoreClockUpdate+0xd8>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
  404eb2:	4b20      	ldr	r3, [pc, #128]	; (404f34 <SystemCoreClockUpdate+0x148>)
  404eb4:	681a      	ldr	r2, [r3, #0]
  404eb6:	4613      	mov	r3, r2
  404eb8:	005b      	lsls	r3, r3, #1
  404eba:	441a      	add	r2, r3
  404ebc:	4b1d      	ldr	r3, [pc, #116]	; (404f34 <SystemCoreClockUpdate+0x148>)
  404ebe:	601a      	str	r2, [r3, #0]
				break;
  404ec0:	e000      	b.n	404ec4 <SystemCoreClockUpdate+0xd8>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
  404ec2:	bf00      	nop
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  404ec4:	4b19      	ldr	r3, [pc, #100]	; (404f2c <SystemCoreClockUpdate+0x140>)
  404ec6:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  404ec8:	4b1d      	ldr	r3, [pc, #116]	; (404f40 <SystemCoreClockUpdate+0x154>)
  404eca:	4013      	ands	r3, r2
  404ecc:	0c1b      	lsrs	r3, r3, #16
			                         CKGR_PLLAR_MULA_Pos) + 1U);
  404ece:	3301      	adds	r3, #1
				break;
			default:
				break;
			}
		}
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  404ed0:	4a18      	ldr	r2, [pc, #96]	; (404f34 <SystemCoreClockUpdate+0x148>)
  404ed2:	6812      	ldr	r2, [r2, #0]
  404ed4:	fb02 f203 	mul.w	r2, r2, r3
  404ed8:	4b16      	ldr	r3, [pc, #88]	; (404f34 <SystemCoreClockUpdate+0x148>)
  404eda:	601a      	str	r2, [r3, #0]
			                         CKGR_PLLAR_MULA_Pos) + 1U);
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  404edc:	4b15      	ldr	r3, [pc, #84]	; (404f34 <SystemCoreClockUpdate+0x148>)
  404ede:	681a      	ldr	r2, [r3, #0]
  404ee0:	4b12      	ldr	r3, [pc, #72]	; (404f2c <SystemCoreClockUpdate+0x140>)
  404ee2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  404ee4:	b2db      	uxtb	r3, r3
  404ee6:	fbb2 f2f3 	udiv	r2, r2, r3
  404eea:	4b12      	ldr	r3, [pc, #72]	; (404f34 <SystemCoreClockUpdate+0x148>)
  404eec:	601a      	str	r2, [r3, #0]
			                         CKGR_PLLAR_DIVA_Pos));
		break;
  404eee:	bf00      	nop
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  404ef0:	4b0e      	ldr	r3, [pc, #56]	; (404f2c <SystemCoreClockUpdate+0x140>)
  404ef2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  404ef4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  404ef8:	2b70      	cmp	r3, #112	; 0x70
  404efa:	d108      	bne.n	404f0e <SystemCoreClockUpdate+0x122>
		SystemCoreClock /= 3U;
  404efc:	4b0d      	ldr	r3, [pc, #52]	; (404f34 <SystemCoreClockUpdate+0x148>)
  404efe:	681a      	ldr	r2, [r3, #0]
  404f00:	4b10      	ldr	r3, [pc, #64]	; (404f44 <SystemCoreClockUpdate+0x158>)
  404f02:	fba3 1302 	umull	r1, r3, r3, r2
  404f06:	085a      	lsrs	r2, r3, #1
  404f08:	4b0a      	ldr	r3, [pc, #40]	; (404f34 <SystemCoreClockUpdate+0x148>)
  404f0a:	601a      	str	r2, [r3, #0]
  404f0c:	e009      	b.n	404f22 <SystemCoreClockUpdate+0x136>
	} else { 
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
  404f0e:	4b09      	ldr	r3, [pc, #36]	; (404f34 <SystemCoreClockUpdate+0x148>)
  404f10:	681a      	ldr	r2, [r3, #0]
  404f12:	4b06      	ldr	r3, [pc, #24]	; (404f2c <SystemCoreClockUpdate+0x140>)
  404f14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  404f16:	f003 0370 	and.w	r3, r3, #112	; 0x70
  404f1a:	091b      	lsrs	r3, r3, #4
  404f1c:	40da      	lsrs	r2, r3
  404f1e:	4b05      	ldr	r3, [pc, #20]	; (404f34 <SystemCoreClockUpdate+0x148>)
  404f20:	601a      	str	r2, [r3, #0]
			                           PMC_MCKR_PRES_Pos);
	}
}
  404f22:	46bd      	mov	sp, r7
  404f24:	f85d 7b04 	ldr.w	r7, [sp], #4
  404f28:	4770      	bx	lr
  404f2a:	bf00      	nop
  404f2c:	400e0400 	.word	0x400e0400
  404f30:	400e1410 	.word	0x400e1410
  404f34:	2000012c 	.word	0x2000012c
  404f38:	00b71b00 	.word	0x00b71b00
  404f3c:	003d0900 	.word	0x003d0900
  404f40:	07ff0000 	.word	0x07ff0000
  404f44:	aaaaaaab 	.word	0xaaaaaaab

00404f48 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  404f48:	b480      	push	{r7}
  404f4a:	b085      	sub	sp, #20
  404f4c:	af00      	add	r7, sp, #0
  404f4e:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  404f50:	4b10      	ldr	r3, [pc, #64]	; (404f94 <_sbrk+0x4c>)
  404f52:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  404f54:	4b10      	ldr	r3, [pc, #64]	; (404f98 <_sbrk+0x50>)
  404f56:	681b      	ldr	r3, [r3, #0]
  404f58:	2b00      	cmp	r3, #0
  404f5a:	d102      	bne.n	404f62 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  404f5c:	4b0e      	ldr	r3, [pc, #56]	; (404f98 <_sbrk+0x50>)
  404f5e:	4a0f      	ldr	r2, [pc, #60]	; (404f9c <_sbrk+0x54>)
  404f60:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  404f62:	4b0d      	ldr	r3, [pc, #52]	; (404f98 <_sbrk+0x50>)
  404f64:	681b      	ldr	r3, [r3, #0]
  404f66:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  404f68:	68ba      	ldr	r2, [r7, #8]
  404f6a:	687b      	ldr	r3, [r7, #4]
  404f6c:	441a      	add	r2, r3
  404f6e:	68fb      	ldr	r3, [r7, #12]
  404f70:	429a      	cmp	r2, r3
  404f72:	dd02      	ble.n	404f7a <_sbrk+0x32>
		return (caddr_t) -1;	
  404f74:	f04f 33ff 	mov.w	r3, #4294967295
  404f78:	e006      	b.n	404f88 <_sbrk+0x40>
	}

	heap += incr;
  404f7a:	4b07      	ldr	r3, [pc, #28]	; (404f98 <_sbrk+0x50>)
  404f7c:	681a      	ldr	r2, [r3, #0]
  404f7e:	687b      	ldr	r3, [r7, #4]
  404f80:	441a      	add	r2, r3
  404f82:	4b05      	ldr	r3, [pc, #20]	; (404f98 <_sbrk+0x50>)
  404f84:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap;
  404f86:	68bb      	ldr	r3, [r7, #8]
}
  404f88:	4618      	mov	r0, r3
  404f8a:	3714      	adds	r7, #20
  404f8c:	46bd      	mov	sp, r7
  404f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
  404f92:	4770      	bx	lr
  404f94:	20005ffc 	.word	0x20005ffc
  404f98:	20000c6c 	.word	0x20000c6c
  404f9c:	20004830 	.word	0x20004830

00404fa0 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  404fa0:	b480      	push	{r7}
  404fa2:	b083      	sub	sp, #12
  404fa4:	af00      	add	r7, sp, #0
  404fa6:	6078      	str	r0, [r7, #4]
	return -1;
  404fa8:	f04f 33ff 	mov.w	r3, #4294967295
}
  404fac:	4618      	mov	r0, r3
  404fae:	370c      	adds	r7, #12
  404fb0:	46bd      	mov	sp, r7
  404fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
  404fb6:	4770      	bx	lr

00404fb8 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  404fb8:	b480      	push	{r7}
  404fba:	b083      	sub	sp, #12
  404fbc:	af00      	add	r7, sp, #0
  404fbe:	6078      	str	r0, [r7, #4]
  404fc0:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  404fc2:	683b      	ldr	r3, [r7, #0]
  404fc4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  404fc8:	605a      	str	r2, [r3, #4]

	return 0;
  404fca:	2300      	movs	r3, #0
}
  404fcc:	4618      	mov	r0, r3
  404fce:	370c      	adds	r7, #12
  404fd0:	46bd      	mov	sp, r7
  404fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
  404fd6:	4770      	bx	lr

00404fd8 <_isatty>:

extern int _isatty(int file)
{
  404fd8:	b480      	push	{r7}
  404fda:	b083      	sub	sp, #12
  404fdc:	af00      	add	r7, sp, #0
  404fde:	6078      	str	r0, [r7, #4]
	return 1;
  404fe0:	2301      	movs	r3, #1
}
  404fe2:	4618      	mov	r0, r3
  404fe4:	370c      	adds	r7, #12
  404fe6:	46bd      	mov	sp, r7
  404fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
  404fec:	4770      	bx	lr
  404fee:	bf00      	nop

00404ff0 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  404ff0:	b480      	push	{r7}
  404ff2:	b085      	sub	sp, #20
  404ff4:	af00      	add	r7, sp, #0
  404ff6:	60f8      	str	r0, [r7, #12]
  404ff8:	60b9      	str	r1, [r7, #8]
  404ffa:	607a      	str	r2, [r7, #4]
	return 0;
  404ffc:	2300      	movs	r3, #0
}
  404ffe:	4618      	mov	r0, r3
  405000:	3714      	adds	r7, #20
  405002:	46bd      	mov	sp, r7
  405004:	f85d 7b04 	ldr.w	r7, [sp], #4
  405008:	4770      	bx	lr
  40500a:	bf00      	nop

0040500c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( xList *pxList )
{
  40500c:	b480      	push	{r7}
  40500e:	b083      	sub	sp, #12
  405010:	af00      	add	r7, sp, #0
  405012:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( xListItem * ) &( pxList->xListEnd );
  405014:	687b      	ldr	r3, [r7, #4]
  405016:	f103 0208 	add.w	r2, r3, #8
  40501a:	687b      	ldr	r3, [r7, #4]
  40501c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  40501e:	687b      	ldr	r3, [r7, #4]
  405020:	f04f 32ff 	mov.w	r2, #4294967295
  405024:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( xListItem * ) &( pxList->xListEnd );
  405026:	687b      	ldr	r3, [r7, #4]
  405028:	f103 0208 	add.w	r2, r3, #8
  40502c:	687b      	ldr	r3, [r7, #4]
  40502e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( xListItem * ) &( pxList->xListEnd );
  405030:	687b      	ldr	r3, [r7, #4]
  405032:	f103 0208 	add.w	r2, r3, #8
  405036:	687b      	ldr	r3, [r7, #4]
  405038:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( unsigned portBASE_TYPE ) 0U;
  40503a:	687b      	ldr	r3, [r7, #4]
  40503c:	2200      	movs	r2, #0
  40503e:	601a      	str	r2, [r3, #0]
}
  405040:	370c      	adds	r7, #12
  405042:	46bd      	mov	sp, r7
  405044:	f85d 7b04 	ldr.w	r7, [sp], #4
  405048:	4770      	bx	lr
  40504a:	bf00      	nop

0040504c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( xListItem *pxItem )
{
  40504c:	b480      	push	{r7}
  40504e:	b083      	sub	sp, #12
  405050:	af00      	add	r7, sp, #0
  405052:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  405054:	687b      	ldr	r3, [r7, #4]
  405056:	2200      	movs	r2, #0
  405058:	611a      	str	r2, [r3, #16]
}
  40505a:	370c      	adds	r7, #12
  40505c:	46bd      	mov	sp, r7
  40505e:	f85d 7b04 	ldr.w	r7, [sp], #4
  405062:	4770      	bx	lr

00405064 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( xList *pxList, xListItem *pxNewListItem )
{
  405064:	b480      	push	{r7}
  405066:	b085      	sub	sp, #20
  405068:	af00      	add	r7, sp, #0
  40506a:	6078      	str	r0, [r7, #4]
  40506c:	6039      	str	r1, [r7, #0]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	pvListGetOwnerOfNextEntry.  This means it has to be the item pointed to by
	the pxIndex member. */
	pxIndex = pxList->pxIndex;
  40506e:	687b      	ldr	r3, [r7, #4]
  405070:	685b      	ldr	r3, [r3, #4]
  405072:	60fb      	str	r3, [r7, #12]

	pxNewListItem->pxNext = pxIndex->pxNext;
  405074:	68fb      	ldr	r3, [r7, #12]
  405076:	685a      	ldr	r2, [r3, #4]
  405078:	683b      	ldr	r3, [r7, #0]
  40507a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxList->pxIndex;
  40507c:	687b      	ldr	r3, [r7, #4]
  40507e:	685a      	ldr	r2, [r3, #4]
  405080:	683b      	ldr	r3, [r7, #0]
  405082:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  405084:	68fb      	ldr	r3, [r7, #12]
  405086:	685b      	ldr	r3, [r3, #4]
  405088:	683a      	ldr	r2, [r7, #0]
  40508a:	609a      	str	r2, [r3, #8]
	pxIndex->pxNext = ( volatile xListItem * ) pxNewListItem;
  40508c:	68fb      	ldr	r3, [r7, #12]
  40508e:	683a      	ldr	r2, [r7, #0]
  405090:	605a      	str	r2, [r3, #4]
	pxList->pxIndex = ( volatile xListItem * ) pxNewListItem;
  405092:	687b      	ldr	r3, [r7, #4]
  405094:	683a      	ldr	r2, [r7, #0]
  405096:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  405098:	683b      	ldr	r3, [r7, #0]
  40509a:	687a      	ldr	r2, [r7, #4]
  40509c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
  40509e:	687b      	ldr	r3, [r7, #4]
  4050a0:	681b      	ldr	r3, [r3, #0]
  4050a2:	1c5a      	adds	r2, r3, #1
  4050a4:	687b      	ldr	r3, [r7, #4]
  4050a6:	601a      	str	r2, [r3, #0]
}
  4050a8:	3714      	adds	r7, #20
  4050aa:	46bd      	mov	sp, r7
  4050ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  4050b0:	4770      	bx	lr
  4050b2:	bf00      	nop

004050b4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( xList *pxList, xListItem *pxNewListItem )
{
  4050b4:	b480      	push	{r7}
  4050b6:	b085      	sub	sp, #20
  4050b8:	af00      	add	r7, sp, #0
  4050ba:	6078      	str	r0, [r7, #4]
  4050bc:	6039      	str	r1, [r7, #0]
volatile xListItem *pxIterator;
portTickType xValueOfInsertion;

	/* Insert the new list item into the list, sorted in ulListItem order. */
	xValueOfInsertion = pxNewListItem->xItemValue;
  4050be:	683b      	ldr	r3, [r7, #0]
  4050c0:	681b      	ldr	r3, [r3, #0]
  4050c2:	60bb      	str	r3, [r7, #8]
	are stored in ready lists (all of which have the same ulListItem value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  4050c4:	68bb      	ldr	r3, [r7, #8]
  4050c6:	f1b3 3fff 	cmp.w	r3, #4294967295
  4050ca:	d103      	bne.n	4050d4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
  4050cc:	687b      	ldr	r3, [r7, #4]
  4050ce:	691b      	ldr	r3, [r3, #16]
  4050d0:	60fb      	str	r3, [r7, #12]
  4050d2:	e00c      	b.n	4050ee <vListInsert+0x3a>
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips.
		**********************************************************************/

		for( pxIterator = ( xListItem * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
  4050d4:	687b      	ldr	r3, [r7, #4]
  4050d6:	3308      	adds	r3, #8
  4050d8:	60fb      	str	r3, [r7, #12]
  4050da:	e002      	b.n	4050e2 <vListInsert+0x2e>
  4050dc:	68fb      	ldr	r3, [r7, #12]
  4050de:	685b      	ldr	r3, [r3, #4]
  4050e0:	60fb      	str	r3, [r7, #12]
  4050e2:	68fb      	ldr	r3, [r7, #12]
  4050e4:	685b      	ldr	r3, [r3, #4]
  4050e6:	681a      	ldr	r2, [r3, #0]
  4050e8:	68bb      	ldr	r3, [r7, #8]
  4050ea:	429a      	cmp	r2, r3
  4050ec:	d9f6      	bls.n	4050dc <vListInsert+0x28>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  4050ee:	68fb      	ldr	r3, [r7, #12]
  4050f0:	685a      	ldr	r2, [r3, #4]
  4050f2:	683b      	ldr	r3, [r7, #0]
  4050f4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = ( volatile xListItem * ) pxNewListItem;
  4050f6:	683b      	ldr	r3, [r7, #0]
  4050f8:	685b      	ldr	r3, [r3, #4]
  4050fa:	683a      	ldr	r2, [r7, #0]
  4050fc:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  4050fe:	683b      	ldr	r3, [r7, #0]
  405100:	68fa      	ldr	r2, [r7, #12]
  405102:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = ( volatile xListItem * ) pxNewListItem;
  405104:	68fb      	ldr	r3, [r7, #12]
  405106:	683a      	ldr	r2, [r7, #0]
  405108:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  40510a:	683b      	ldr	r3, [r7, #0]
  40510c:	687a      	ldr	r2, [r7, #4]
  40510e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
  405110:	687b      	ldr	r3, [r7, #4]
  405112:	681b      	ldr	r3, [r3, #0]
  405114:	1c5a      	adds	r2, r3, #1
  405116:	687b      	ldr	r3, [r7, #4]
  405118:	601a      	str	r2, [r3, #0]
}
  40511a:	3714      	adds	r7, #20
  40511c:	46bd      	mov	sp, r7
  40511e:	f85d 7b04 	ldr.w	r7, [sp], #4
  405122:	4770      	bx	lr

00405124 <uxListRemove>:
/*-----------------------------------------------------------*/

unsigned portBASE_TYPE uxListRemove( xListItem *pxItemToRemove )
{
  405124:	b480      	push	{r7}
  405126:	b085      	sub	sp, #20
  405128:	af00      	add	r7, sp, #0
  40512a:	6078      	str	r0, [r7, #4]
xList * pxList;

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  40512c:	687b      	ldr	r3, [r7, #4]
  40512e:	685b      	ldr	r3, [r3, #4]
  405130:	687a      	ldr	r2, [r7, #4]
  405132:	6892      	ldr	r2, [r2, #8]
  405134:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  405136:	687b      	ldr	r3, [r7, #4]
  405138:	689b      	ldr	r3, [r3, #8]
  40513a:	687a      	ldr	r2, [r7, #4]
  40513c:	6852      	ldr	r2, [r2, #4]
  40513e:	605a      	str	r2, [r3, #4]

	/* The list item knows which list it is in.  Obtain the list from the list
	item. */
	pxList = ( xList * ) pxItemToRemove->pvContainer;
  405140:	687b      	ldr	r3, [r7, #4]
  405142:	691b      	ldr	r3, [r3, #16]
  405144:	60fb      	str	r3, [r7, #12]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  405146:	68fb      	ldr	r3, [r7, #12]
  405148:	685a      	ldr	r2, [r3, #4]
  40514a:	687b      	ldr	r3, [r7, #4]
  40514c:	429a      	cmp	r2, r3
  40514e:	d103      	bne.n	405158 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  405150:	687b      	ldr	r3, [r7, #4]
  405152:	689a      	ldr	r2, [r3, #8]
  405154:	68fb      	ldr	r3, [r7, #12]
  405156:	605a      	str	r2, [r3, #4]
	}

	pxItemToRemove->pvContainer = NULL;
  405158:	687b      	ldr	r3, [r7, #4]
  40515a:	2200      	movs	r2, #0
  40515c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
  40515e:	68fb      	ldr	r3, [r7, #12]
  405160:	681b      	ldr	r3, [r3, #0]
  405162:	1e5a      	subs	r2, r3, #1
  405164:	68fb      	ldr	r3, [r7, #12]
  405166:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
  405168:	68fb      	ldr	r3, [r7, #12]
  40516a:	681b      	ldr	r3, [r3, #0]
}
  40516c:	4618      	mov	r0, r3
  40516e:	3714      	adds	r7, #20
  405170:	46bd      	mov	sp, r7
  405172:	f85d 7b04 	ldr.w	r7, [sp], #4
  405176:	4770      	bx	lr

00405178 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  405178:	b480      	push	{r7}
  40517a:	b083      	sub	sp, #12
  40517c:	af00      	add	r7, sp, #0
  40517e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  405180:	687b      	ldr	r3, [r7, #4]
  405182:	2b07      	cmp	r3, #7
  405184:	d825      	bhi.n	4051d2 <osc_get_rate+0x5a>
  405186:	a201      	add	r2, pc, #4	; (adr r2, 40518c <osc_get_rate+0x14>)
  405188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40518c:	004051ad 	.word	0x004051ad
  405190:	004051b3 	.word	0x004051b3
  405194:	004051b9 	.word	0x004051b9
  405198:	004051bf 	.word	0x004051bf
  40519c:	004051c3 	.word	0x004051c3
  4051a0:	004051c7 	.word	0x004051c7
  4051a4:	004051cb 	.word	0x004051cb
  4051a8:	004051cf 	.word	0x004051cf
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4051ac:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4051b0:	e010      	b.n	4051d4 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4051b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4051b6:	e00d      	b.n	4051d4 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4051b8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4051bc:	e00a      	b.n	4051d4 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4051be:	4b08      	ldr	r3, [pc, #32]	; (4051e0 <osc_get_rate+0x68>)
  4051c0:	e008      	b.n	4051d4 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4051c2:	4b08      	ldr	r3, [pc, #32]	; (4051e4 <osc_get_rate+0x6c>)
  4051c4:	e006      	b.n	4051d4 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4051c6:	4b08      	ldr	r3, [pc, #32]	; (4051e8 <osc_get_rate+0x70>)
  4051c8:	e004      	b.n	4051d4 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4051ca:	4b07      	ldr	r3, [pc, #28]	; (4051e8 <osc_get_rate+0x70>)
  4051cc:	e002      	b.n	4051d4 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4051ce:	4b06      	ldr	r3, [pc, #24]	; (4051e8 <osc_get_rate+0x70>)
  4051d0:	e000      	b.n	4051d4 <osc_get_rate+0x5c>
	}

	return 0;
  4051d2:	2300      	movs	r3, #0
}
  4051d4:	4618      	mov	r0, r3
  4051d6:	370c      	adds	r7, #12
  4051d8:	46bd      	mov	sp, r7
  4051da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4051de:	4770      	bx	lr
  4051e0:	003d0900 	.word	0x003d0900
  4051e4:	007a1200 	.word	0x007a1200
  4051e8:	00b71b00 	.word	0x00b71b00

004051ec <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4051ec:	b580      	push	{r7, lr}
  4051ee:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4051f0:	2006      	movs	r0, #6
  4051f2:	4b03      	ldr	r3, [pc, #12]	; (405200 <sysclk_get_main_hz+0x14>)
  4051f4:	4798      	blx	r3
  4051f6:	4603      	mov	r3, r0
  4051f8:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4051fa:	4618      	mov	r0, r3
  4051fc:	bd80      	pop	{r7, pc}
  4051fe:	bf00      	nop
  405200:	00405179 	.word	0x00405179

00405204 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  405204:	b580      	push	{r7, lr}
  405206:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  405208:	4b02      	ldr	r3, [pc, #8]	; (405214 <sysclk_get_cpu_hz+0x10>)
  40520a:	4798      	blx	r3
  40520c:	4603      	mov	r3, r0
  40520e:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  405210:	4618      	mov	r0, r3
  405212:	bd80      	pop	{r7, pc}
  405214:	004051ed 	.word	0x004051ed

00405218 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack, pdTASK_CODE pxCode, void *pvParameters )
{
  405218:	b480      	push	{r7}
  40521a:	b085      	sub	sp, #20
  40521c:	af00      	add	r7, sp, #0
  40521e:	60f8      	str	r0, [r7, #12]
  405220:	60b9      	str	r1, [r7, #8]
  405222:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
  405224:	68fb      	ldr	r3, [r7, #12]
  405226:	3b04      	subs	r3, #4
  405228:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  40522a:	68fb      	ldr	r3, [r7, #12]
  40522c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  405230:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
  405232:	68fb      	ldr	r3, [r7, #12]
  405234:	3b04      	subs	r3, #4
  405236:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pxCode;	/* PC */
  405238:	68ba      	ldr	r2, [r7, #8]
  40523a:	68fb      	ldr	r3, [r7, #12]
  40523c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
  40523e:	68fb      	ldr	r3, [r7, #12]
  405240:	3b04      	subs	r3, #4
  405242:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = 0;	/* LR */
  405244:	68fb      	ldr	r3, [r7, #12]
  405246:	2200      	movs	r2, #0
  405248:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
  40524a:	68fb      	ldr	r3, [r7, #12]
  40524c:	3b14      	subs	r3, #20
  40524e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( portSTACK_TYPE ) pvParameters;	/* R0 */
  405250:	687a      	ldr	r2, [r7, #4]
  405252:	68fb      	ldr	r3, [r7, #12]
  405254:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
  405256:	68fb      	ldr	r3, [r7, #12]
  405258:	3b20      	subs	r3, #32
  40525a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
  40525c:	68fb      	ldr	r3, [r7, #12]
}
  40525e:	4618      	mov	r0, r3
  405260:	3714      	adds	r7, #20
  405262:	46bd      	mov	sp, r7
  405264:	f85d 7b04 	ldr.w	r7, [sp], #4
  405268:	4770      	bx	lr
  40526a:	bf00      	nop

0040526c <SVC_Handler>:
/*-----------------------------------------------------------*/

__attribute__ (( naked )) void SVC_Handler( void )
{
	__asm volatile (
  40526c:	4b06      	ldr	r3, [pc, #24]	; (405288 <pxCurrentTCBConst2>)
  40526e:	6819      	ldr	r1, [r3, #0]
  405270:	6808      	ldr	r0, [r1, #0]
  405272:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  405276:	f380 8809 	msr	PSP, r0
  40527a:	f04f 0000 	mov.w	r0, #0
  40527e:	f380 8811 	msr	BASEPRI, r0
  405282:	f04e 0e0d 	orr.w	lr, lr, #13
  405286:	4770      	bx	lr

00405288 <pxCurrentTCBConst2>:
  405288:	20003d6c 	.word	0x20003d6c

0040528c <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  40528c:	4803      	ldr	r0, [pc, #12]	; (40529c <prvPortStartFirstTask+0x10>)
  40528e:	6800      	ldr	r0, [r0, #0]
  405290:	6800      	ldr	r0, [r0, #0]
  405292:	f380 8808 	msr	MSP, r0
  405296:	b662      	cpsie	i
  405298:	df00      	svc	0
  40529a:	bf00      	nop
  40529c:	e000ed08 	.word	0xe000ed08

004052a0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
portBASE_TYPE xPortStartScheduler( void )
{
  4052a0:	b580      	push	{r7, lr}
  4052a2:	af00      	add	r7, sp, #0
	/* configMAX_SYSCALL_INTERRUPT_PRIORITY must not be set to 0.
	See http://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* Make PendSV, CallSV and SysTick the same priroity as the kernel. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  4052a4:	4b0a      	ldr	r3, [pc, #40]	; (4052d0 <xPortStartScheduler+0x30>)
  4052a6:	4a0a      	ldr	r2, [pc, #40]	; (4052d0 <xPortStartScheduler+0x30>)
  4052a8:	6812      	ldr	r2, [r2, #0]
  4052aa:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
  4052ae:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  4052b0:	4b07      	ldr	r3, [pc, #28]	; (4052d0 <xPortStartScheduler+0x30>)
  4052b2:	4a07      	ldr	r2, [pc, #28]	; (4052d0 <xPortStartScheduler+0x30>)
  4052b4:	6812      	ldr	r2, [r2, #0]
  4052b6:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
  4052ba:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
  4052bc:	4b05      	ldr	r3, [pc, #20]	; (4052d4 <xPortStartScheduler+0x34>)
  4052be:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
  4052c0:	4b05      	ldr	r3, [pc, #20]	; (4052d8 <xPortStartScheduler+0x38>)
  4052c2:	2200      	movs	r2, #0
  4052c4:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
  4052c6:	4b05      	ldr	r3, [pc, #20]	; (4052dc <xPortStartScheduler+0x3c>)
  4052c8:	4798      	blx	r3

	/* Should not get here! */
	return 0;
  4052ca:	2300      	movs	r3, #0
}
  4052cc:	4618      	mov	r0, r3
  4052ce:	bd80      	pop	{r7, pc}
  4052d0:	e000ed20 	.word	0xe000ed20
  4052d4:	004053c1 	.word	0x004053c1
  4052d8:	20000130 	.word	0x20000130
  4052dc:	0040528d 	.word	0x0040528d

004052e0 <vPortYieldFromISR>:
	is nothing to return to.  */
}
/*-----------------------------------------------------------*/

void vPortYieldFromISR( void )
{
  4052e0:	b480      	push	{r7}
  4052e2:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  4052e4:	4b03      	ldr	r3, [pc, #12]	; (4052f4 <vPortYieldFromISR+0x14>)
  4052e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4052ea:	601a      	str	r2, [r3, #0]
}
  4052ec:	46bd      	mov	sp, r7
  4052ee:	f85d 7b04 	ldr.w	r7, [sp], #4
  4052f2:	4770      	bx	lr
  4052f4:	e000ed04 	.word	0xe000ed04

004052f8 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
  4052f8:	b580      	push	{r7, lr}
  4052fa:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
  4052fc:	4b03      	ldr	r3, [pc, #12]	; (40530c <vPortEnterCritical+0x14>)
  4052fe:	4798      	blx	r3
	uxCriticalNesting++;
  405300:	4b03      	ldr	r3, [pc, #12]	; (405310 <vPortEnterCritical+0x18>)
  405302:	681b      	ldr	r3, [r3, #0]
  405304:	1c5a      	adds	r2, r3, #1
  405306:	4b02      	ldr	r3, [pc, #8]	; (405310 <vPortEnterCritical+0x18>)
  405308:	601a      	str	r2, [r3, #0]
}
  40530a:	bd80      	pop	{r7, pc}
  40530c:	0040533d 	.word	0x0040533d
  405310:	20000130 	.word	0x20000130

00405314 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
  405314:	b580      	push	{r7, lr}
  405316:	af00      	add	r7, sp, #0
	uxCriticalNesting--;
  405318:	4b06      	ldr	r3, [pc, #24]	; (405334 <vPortExitCritical+0x20>)
  40531a:	681b      	ldr	r3, [r3, #0]
  40531c:	1e5a      	subs	r2, r3, #1
  40531e:	4b05      	ldr	r3, [pc, #20]	; (405334 <vPortExitCritical+0x20>)
  405320:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
  405322:	4b04      	ldr	r3, [pc, #16]	; (405334 <vPortExitCritical+0x20>)
  405324:	681b      	ldr	r3, [r3, #0]
  405326:	2b00      	cmp	r3, #0
  405328:	d102      	bne.n	405330 <vPortExitCritical+0x1c>
	{
		portENABLE_INTERRUPTS();
  40532a:	2000      	movs	r0, #0
  40532c:	4b02      	ldr	r3, [pc, #8]	; (405338 <vPortExitCritical+0x24>)
  40532e:	4798      	blx	r3
	}
}
  405330:	bd80      	pop	{r7, pc}
  405332:	bf00      	nop
  405334:	20000130 	.word	0x20000130
  405338:	00405351 	.word	0x00405351

0040533c <ulPortSetInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) unsigned long ulPortSetInterruptMask( void )
{
	__asm volatile														\
  40533c:	f3ef 8011 	mrs	r0, BASEPRI
  405340:	f04f 01a0 	mov.w	r1, #160	; 0xa0
  405344:	f381 8811 	msr	BASEPRI, r1
  405348:	4770      	bx	lr
		:: "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "r0", "r1"	\
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
  40534a:	2300      	movs	r3, #0
}
  40534c:	4618      	mov	r0, r3
  40534e:	bf00      	nop

00405350 <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( unsigned long ulNewMaskValue )
{
	__asm volatile													\
  405350:	f380 8811 	msr	BASEPRI, r0
  405354:	4770      	bx	lr
  405356:	bf00      	nop

00405358 <PendSV_Handler>:

__attribute__(( naked )) void PendSV_Handler( void )
{
	/* This is a naked function. */

	__asm volatile
  405358:	f3ef 8009 	mrs	r0, PSP
  40535c:	4b0c      	ldr	r3, [pc, #48]	; (405390 <pxCurrentTCBConst>)
  40535e:	681a      	ldr	r2, [r3, #0]
  405360:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  405364:	6010      	str	r0, [r2, #0]
  405366:	e92d 4008 	stmdb	sp!, {r3, lr}
  40536a:	f04f 00a0 	mov.w	r0, #160	; 0xa0
  40536e:	f380 8811 	msr	BASEPRI, r0
  405372:	f001 f9dd 	bl	406730 <vTaskSwitchContext>
  405376:	f04f 0000 	mov.w	r0, #0
  40537a:	f380 8811 	msr	BASEPRI, r0
  40537e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  405382:	6819      	ldr	r1, [r3, #0]
  405384:	6808      	ldr	r0, [r1, #0]
  405386:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
  40538a:	f380 8809 	msr	PSP, r0
  40538e:	4770      	bx	lr

00405390 <pxCurrentTCBConst>:
  405390:	20003d6c 	.word	0x20003d6c

00405394 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void SysTick_Handler( void )
{
  405394:	b580      	push	{r7, lr}
  405396:	af00      	add	r7, sp, #0
	/* If using preemption, also force a context switch. */
	#if configUSE_PREEMPTION == 1
		portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  405398:	4b05      	ldr	r3, [pc, #20]	; (4053b0 <SysTick_Handler+0x1c>)
  40539a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40539e:	601a      	str	r2, [r3, #0]
	to generate the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
		portNVIC_SYSTICK_LOAD_REG = ulTimerReloadValueForOneTick;
	#endif

	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
  4053a0:	4b04      	ldr	r3, [pc, #16]	; (4053b4 <SysTick_Handler+0x20>)
  4053a2:	4798      	blx	r3
	{
		vTaskIncrementTick();
  4053a4:	4b04      	ldr	r3, [pc, #16]	; (4053b8 <SysTick_Handler+0x24>)
  4053a6:	4798      	blx	r3
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
  4053a8:	2000      	movs	r0, #0
  4053aa:	4b04      	ldr	r3, [pc, #16]	; (4053bc <SysTick_Handler+0x28>)
  4053ac:	4798      	blx	r3
}
  4053ae:	bd80      	pop	{r7, pc}
  4053b0:	e000ed04 	.word	0xe000ed04
  4053b4:	0040533d 	.word	0x0040533d
  4053b8:	004065d5 	.word	0x004065d5
  4053bc:	00405351 	.word	0x00405351

004053c0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
  4053c0:	b598      	push	{r3, r4, r7, lr}
  4053c2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = 45UL / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;;
  4053c4:	4c06      	ldr	r4, [pc, #24]	; (4053e0 <vPortSetupTimerInterrupt+0x20>)
  4053c6:	4b07      	ldr	r3, [pc, #28]	; (4053e4 <vPortSetupTimerInterrupt+0x24>)
  4053c8:	4798      	blx	r3
  4053ca:	4602      	mov	r2, r0
  4053cc:	4b06      	ldr	r3, [pc, #24]	; (4053e8 <vPortSetupTimerInterrupt+0x28>)
  4053ce:	fba3 1302 	umull	r1, r3, r3, r2
  4053d2:	099b      	lsrs	r3, r3, #6
  4053d4:	3b01      	subs	r3, #1
  4053d6:	6023      	str	r3, [r4, #0]
	portNVIC_SYSTICK_CTRL_REG = portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT;
  4053d8:	4b04      	ldr	r3, [pc, #16]	; (4053ec <vPortSetupTimerInterrupt+0x2c>)
  4053da:	2207      	movs	r2, #7
  4053dc:	601a      	str	r2, [r3, #0]
}
  4053de:	bd98      	pop	{r3, r4, r7, pc}
  4053e0:	e000e014 	.word	0xe000e014
  4053e4:	00405205 	.word	0x00405205
  4053e8:	10624dd3 	.word	0x10624dd3
  4053ec:	e000e010 	.word	0xe000e010

004053f0 <pvPortMalloc>:
/* STATIC FUNCTIONS ARE DEFINED AS MACROS TO MINIMIZE THE FUNCTION CALL DEPTH. */

/*-----------------------------------------------------------*/
extern void vApplicationMallocFailedHook( void );
void *pvPortMalloc( size_t xWantedSize )
{
  4053f0:	b580      	push	{r7, lr}
  4053f2:	b086      	sub	sp, #24
  4053f4:	af00      	add	r7, sp, #0
  4053f6:	6078      	str	r0, [r7, #4]
xBlockLink *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
  4053f8:	2300      	movs	r3, #0
  4053fa:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
  4053fc:	4b36      	ldr	r3, [pc, #216]	; (4054d8 <pvPortMalloc+0xe8>)
  4053fe:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
  405400:	4b36      	ldr	r3, [pc, #216]	; (4054dc <pvPortMalloc+0xec>)
  405402:	681b      	ldr	r3, [r3, #0]
  405404:	2b00      	cmp	r3, #0
  405406:	d101      	bne.n	40540c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
  405408:	4b35      	ldr	r3, [pc, #212]	; (4054e0 <pvPortMalloc+0xf0>)
  40540a:	4798      	blx	r3
		}

		/* The wanted size is increased so it can contain a xBlockLink
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
  40540c:	687b      	ldr	r3, [r7, #4]
  40540e:	2b00      	cmp	r3, #0
  405410:	d00d      	beq.n	40542e <pvPortMalloc+0x3e>
		{
			xWantedSize += heapSTRUCT_SIZE;
  405412:	2310      	movs	r3, #16
  405414:	687a      	ldr	r2, [r7, #4]
  405416:	4413      	add	r3, r2
  405418:	607b      	str	r3, [r7, #4]

			/* Ensure that blocks are always aligned to the required number of 
			bytes. */
			if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  40541a:	687b      	ldr	r3, [r7, #4]
  40541c:	f003 0307 	and.w	r3, r3, #7
  405420:	2b00      	cmp	r3, #0
  405422:	d004      	beq.n	40542e <pvPortMalloc+0x3e>
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  405424:	687b      	ldr	r3, [r7, #4]
  405426:	f023 0307 	bic.w	r3, r3, #7
  40542a:	3308      	adds	r3, #8
  40542c:	607b      	str	r3, [r7, #4]
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < xTotalHeapSize ) )
  40542e:	687b      	ldr	r3, [r7, #4]
  405430:	2b00      	cmp	r3, #0
  405432:	d045      	beq.n	4054c0 <pvPortMalloc+0xd0>
  405434:	f243 03f0 	movw	r3, #12528	; 0x30f0
  405438:	687a      	ldr	r2, [r7, #4]
  40543a:	429a      	cmp	r2, r3
  40543c:	d240      	bcs.n	4054c0 <pvPortMalloc+0xd0>
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
  40543e:	4b29      	ldr	r3, [pc, #164]	; (4054e4 <pvPortMalloc+0xf4>)
  405440:	613b      	str	r3, [r7, #16]
			pxBlock = xStart.pxNextFreeBlock;
  405442:	4b28      	ldr	r3, [pc, #160]	; (4054e4 <pvPortMalloc+0xf4>)
  405444:	681b      	ldr	r3, [r3, #0]
  405446:	617b      	str	r3, [r7, #20]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  405448:	e004      	b.n	405454 <pvPortMalloc+0x64>
			{
				pxPreviousBlock = pxBlock;
  40544a:	697b      	ldr	r3, [r7, #20]
  40544c:	613b      	str	r3, [r7, #16]
				pxBlock = pxBlock->pxNextFreeBlock;
  40544e:	697b      	ldr	r3, [r7, #20]
  405450:	681b      	ldr	r3, [r3, #0]
  405452:	617b      	str	r3, [r7, #20]
		{
			/* Traverse the list from the start	(lowest address) block until one
			of adequate size is found. */
			pxPreviousBlock = &xStart;
			pxBlock = xStart.pxNextFreeBlock;
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
  405454:	697b      	ldr	r3, [r7, #20]
  405456:	685a      	ldr	r2, [r3, #4]
  405458:	687b      	ldr	r3, [r7, #4]
  40545a:	429a      	cmp	r2, r3
  40545c:	d203      	bcs.n	405466 <pvPortMalloc+0x76>
  40545e:	697b      	ldr	r3, [r7, #20]
  405460:	681b      	ldr	r3, [r3, #0]
  405462:	2b00      	cmp	r3, #0
  405464:	d1f1      	bne.n	40544a <pvPortMalloc+0x5a>
				pxBlock = pxBlock->pxNextFreeBlock;
			}

			/* If the end marker was reached then a block of adequate size was
			not found. */
			if( pxBlock != pxEnd )
  405466:	4b1d      	ldr	r3, [pc, #116]	; (4054dc <pvPortMalloc+0xec>)
  405468:	681b      	ldr	r3, [r3, #0]
  40546a:	697a      	ldr	r2, [r7, #20]
  40546c:	429a      	cmp	r2, r3
  40546e:	d027      	beq.n	4054c0 <pvPortMalloc+0xd0>
			{
				/* Return the memory space - jumping over the xBlockLink structure
				at its start. */
				pvReturn = ( void * ) ( ( ( unsigned char * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
  405470:	693b      	ldr	r3, [r7, #16]
  405472:	681a      	ldr	r2, [r3, #0]
  405474:	2310      	movs	r3, #16
  405476:	4413      	add	r3, r2
  405478:	60fb      	str	r3, [r7, #12]

				/* This block is being returned for use so must be taken out of
				the	list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
  40547a:	697b      	ldr	r3, [r7, #20]
  40547c:	681a      	ldr	r2, [r3, #0]
  40547e:	693b      	ldr	r3, [r7, #16]
  405480:	601a      	str	r2, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
  405482:	697b      	ldr	r3, [r7, #20]
  405484:	685a      	ldr	r2, [r3, #4]
  405486:	687b      	ldr	r3, [r7, #4]
  405488:	1ad2      	subs	r2, r2, r3
  40548a:	2310      	movs	r3, #16
  40548c:	005b      	lsls	r3, r3, #1
  40548e:	429a      	cmp	r2, r3
  405490:	d90f      	bls.n	4054b2 <pvPortMalloc+0xc2>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( unsigned char * ) pxBlock ) + xWantedSize );
  405492:	697a      	ldr	r2, [r7, #20]
  405494:	687b      	ldr	r3, [r7, #4]
  405496:	4413      	add	r3, r2
  405498:	60bb      	str	r3, [r7, #8]

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
  40549a:	697b      	ldr	r3, [r7, #20]
  40549c:	685a      	ldr	r2, [r3, #4]
  40549e:	687b      	ldr	r3, [r7, #4]
  4054a0:	1ad2      	subs	r2, r2, r3
  4054a2:	68bb      	ldr	r3, [r7, #8]
  4054a4:	605a      	str	r2, [r3, #4]
					pxBlock->xBlockSize = xWantedSize;
  4054a6:	697b      	ldr	r3, [r7, #20]
  4054a8:	687a      	ldr	r2, [r7, #4]
  4054aa:	605a      	str	r2, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
  4054ac:	68b8      	ldr	r0, [r7, #8]
  4054ae:	4b0e      	ldr	r3, [pc, #56]	; (4054e8 <pvPortMalloc+0xf8>)
  4054b0:	4798      	blx	r3
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
  4054b2:	4b0e      	ldr	r3, [pc, #56]	; (4054ec <pvPortMalloc+0xfc>)
  4054b4:	681a      	ldr	r2, [r3, #0]
  4054b6:	697b      	ldr	r3, [r7, #20]
  4054b8:	685b      	ldr	r3, [r3, #4]
  4054ba:	1ad2      	subs	r2, r2, r3
  4054bc:	4b0b      	ldr	r3, [pc, #44]	; (4054ec <pvPortMalloc+0xfc>)
  4054be:	601a      	str	r2, [r3, #0]
			}
		}
	}
	xTaskResumeAll();
  4054c0:	4b0b      	ldr	r3, [pc, #44]	; (4054f0 <pvPortMalloc+0x100>)
  4054c2:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  4054c4:	68fb      	ldr	r3, [r7, #12]
  4054c6:	2b00      	cmp	r3, #0
  4054c8:	d101      	bne.n	4054ce <pvPortMalloc+0xde>
		{
			vApplicationMallocFailedHook();
  4054ca:	4b0a      	ldr	r3, [pc, #40]	; (4054f4 <pvPortMalloc+0x104>)
  4054cc:	4798      	blx	r3
		}
	}
	#endif

	return pvReturn;
  4054ce:	68fb      	ldr	r3, [r7, #12]
}
  4054d0:	4618      	mov	r0, r3
  4054d2:	3718      	adds	r7, #24
  4054d4:	46bd      	mov	sp, r7
  4054d6:	bd80      	pop	{r7, pc}
  4054d8:	0040646d 	.word	0x0040646d
  4054dc:	20003d68 	.word	0x20003d68
  4054e0:	0040554d 	.word	0x0040554d
  4054e4:	20003d60 	.word	0x20003d60
  4054e8:	004055dd 	.word	0x004055dd
  4054ec:	20000134 	.word	0x20000134
  4054f0:	00406489 	.word	0x00406489
  4054f4:	0040839d 	.word	0x0040839d

004054f8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
  4054f8:	b580      	push	{r7, lr}
  4054fa:	b084      	sub	sp, #16
  4054fc:	af00      	add	r7, sp, #0
  4054fe:	6078      	str	r0, [r7, #4]
unsigned char *puc = ( unsigned char * ) pv;
  405500:	687b      	ldr	r3, [r7, #4]
  405502:	60fb      	str	r3, [r7, #12]
xBlockLink *pxLink;

	if( pv != NULL )
  405504:	687b      	ldr	r3, [r7, #4]
  405506:	2b00      	cmp	r3, #0
  405508:	d014      	beq.n	405534 <vPortFree+0x3c>
	{
		/* The memory being freed will have an xBlockLink structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
  40550a:	2310      	movs	r3, #16
  40550c:	425b      	negs	r3, r3
  40550e:	68fa      	ldr	r2, [r7, #12]
  405510:	4413      	add	r3, r2
  405512:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
  405514:	68fb      	ldr	r3, [r7, #12]
  405516:	60bb      	str	r3, [r7, #8]

		vTaskSuspendAll();
  405518:	4b08      	ldr	r3, [pc, #32]	; (40553c <vPortFree+0x44>)
  40551a:	4798      	blx	r3
		{
			/* Add this block to the list of free blocks. */
			xFreeBytesRemaining += pxLink->xBlockSize;
  40551c:	68bb      	ldr	r3, [r7, #8]
  40551e:	685a      	ldr	r2, [r3, #4]
  405520:	4b07      	ldr	r3, [pc, #28]	; (405540 <vPortFree+0x48>)
  405522:	681b      	ldr	r3, [r3, #0]
  405524:	441a      	add	r2, r3
  405526:	4b06      	ldr	r3, [pc, #24]	; (405540 <vPortFree+0x48>)
  405528:	601a      	str	r2, [r3, #0]
			prvInsertBlockIntoFreeList( ( ( xBlockLink * ) pxLink ) );			
  40552a:	68b8      	ldr	r0, [r7, #8]
  40552c:	4b05      	ldr	r3, [pc, #20]	; (405544 <vPortFree+0x4c>)
  40552e:	4798      	blx	r3
		}
		xTaskResumeAll();
  405530:	4b05      	ldr	r3, [pc, #20]	; (405548 <vPortFree+0x50>)
  405532:	4798      	blx	r3
	}
}
  405534:	3710      	adds	r7, #16
  405536:	46bd      	mov	sp, r7
  405538:	bd80      	pop	{r7, pc}
  40553a:	bf00      	nop
  40553c:	0040646d 	.word	0x0040646d
  405540:	20000134 	.word	0x20000134
  405544:	004055dd 	.word	0x004055dd
  405548:	00406489 	.word	0x00406489

0040554c <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
  40554c:	b580      	push	{r7, lr}
  40554e:	b082      	sub	sp, #8
  405550:	af00      	add	r7, sp, #0
	/* Ensure the start of the heap is aligned. */
	configASSERT( ( ( ( unsigned long ) xHeap.ucHeap ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) xHeap.ucHeap;
  405552:	4b1d      	ldr	r3, [pc, #116]	; (4055c8 <prvHeapInit+0x7c>)
  405554:	4a1d      	ldr	r2, [pc, #116]	; (4055cc <prvHeapInit+0x80>)
  405556:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
  405558:	4b1b      	ldr	r3, [pc, #108]	; (4055c8 <prvHeapInit+0x7c>)
  40555a:	2200      	movs	r2, #0
  40555c:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	pucHeapEnd = xHeap.ucHeap + xTotalHeapSize;
  40555e:	f243 02f0 	movw	r2, #12528	; 0x30f0
  405562:	4b1a      	ldr	r3, [pc, #104]	; (4055cc <prvHeapInit+0x80>)
  405564:	4413      	add	r3, r2
  405566:	607b      	str	r3, [r7, #4]
	pucHeapEnd -= heapSTRUCT_SIZE;
  405568:	2310      	movs	r3, #16
  40556a:	425b      	negs	r3, r3
  40556c:	687a      	ldr	r2, [r7, #4]
  40556e:	4413      	add	r3, r2
  405570:	607b      	str	r3, [r7, #4]
	pxEnd = ( void * ) pucHeapEnd;
  405572:	4b17      	ldr	r3, [pc, #92]	; (4055d0 <prvHeapInit+0x84>)
  405574:	687a      	ldr	r2, [r7, #4]
  405576:	601a      	str	r2, [r3, #0]
	configASSERT( ( ( ( unsigned long ) pxEnd ) & ( ( unsigned long ) portBYTE_ALIGNMENT_MASK ) ) == 0UL );
  405578:	4b15      	ldr	r3, [pc, #84]	; (4055d0 <prvHeapInit+0x84>)
  40557a:	681b      	ldr	r3, [r3, #0]
  40557c:	f003 0307 	and.w	r3, r3, #7
  405580:	2b00      	cmp	r3, #0
  405582:	d003      	beq.n	40558c <prvHeapInit+0x40>
  405584:	4b13      	ldr	r3, [pc, #76]	; (4055d4 <prvHeapInit+0x88>)
  405586:	4798      	blx	r3
  405588:	bf00      	nop
  40558a:	e7fd      	b.n	405588 <prvHeapInit+0x3c>
	pxEnd->xBlockSize = 0;
  40558c:	4b10      	ldr	r3, [pc, #64]	; (4055d0 <prvHeapInit+0x84>)
  40558e:	681b      	ldr	r3, [r3, #0]
  405590:	2200      	movs	r2, #0
  405592:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
  405594:	4b0e      	ldr	r3, [pc, #56]	; (4055d0 <prvHeapInit+0x84>)
  405596:	681b      	ldr	r3, [r3, #0]
  405598:	2200      	movs	r2, #0
  40559a:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) xHeap.ucHeap;
  40559c:	4b0b      	ldr	r3, [pc, #44]	; (4055cc <prvHeapInit+0x80>)
  40559e:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = xTotalHeapSize - heapSTRUCT_SIZE;
  4055a0:	f243 02f0 	movw	r2, #12528	; 0x30f0
  4055a4:	2310      	movs	r3, #16
  4055a6:	1ad2      	subs	r2, r2, r3
  4055a8:	683b      	ldr	r3, [r7, #0]
  4055aa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
  4055ac:	4b08      	ldr	r3, [pc, #32]	; (4055d0 <prvHeapInit+0x84>)
  4055ae:	681a      	ldr	r2, [r3, #0]
  4055b0:	683b      	ldr	r3, [r7, #0]
  4055b2:	601a      	str	r2, [r3, #0]

	/* The heap now contains pxEnd. */
	xFreeBytesRemaining -= heapSTRUCT_SIZE;
  4055b4:	4b08      	ldr	r3, [pc, #32]	; (4055d8 <prvHeapInit+0x8c>)
  4055b6:	681a      	ldr	r2, [r3, #0]
  4055b8:	2310      	movs	r3, #16
  4055ba:	1ad2      	subs	r2, r2, r3
  4055bc:	4b06      	ldr	r3, [pc, #24]	; (4055d8 <prvHeapInit+0x8c>)
  4055be:	601a      	str	r2, [r3, #0]
}
  4055c0:	3708      	adds	r7, #8
  4055c2:	46bd      	mov	sp, r7
  4055c4:	bd80      	pop	{r7, pc}
  4055c6:	bf00      	nop
  4055c8:	20003d60 	.word	0x20003d60
  4055cc:	20000c70 	.word	0x20000c70
  4055d0:	20003d68 	.word	0x20003d68
  4055d4:	0040533d 	.word	0x0040533d
  4055d8:	20000134 	.word	0x20000134

004055dc <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( xBlockLink *pxBlockToInsert )
{
  4055dc:	b480      	push	{r7}
  4055de:	b085      	sub	sp, #20
  4055e0:	af00      	add	r7, sp, #0
  4055e2:	6078      	str	r0, [r7, #4]
xBlockLink *pxIterator;
unsigned char *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
  4055e4:	4b27      	ldr	r3, [pc, #156]	; (405684 <prvInsertBlockIntoFreeList+0xa8>)
  4055e6:	60fb      	str	r3, [r7, #12]
  4055e8:	e002      	b.n	4055f0 <prvInsertBlockIntoFreeList+0x14>
  4055ea:	68fb      	ldr	r3, [r7, #12]
  4055ec:	681b      	ldr	r3, [r3, #0]
  4055ee:	60fb      	str	r3, [r7, #12]
  4055f0:	68fb      	ldr	r3, [r7, #12]
  4055f2:	681a      	ldr	r2, [r3, #0]
  4055f4:	687b      	ldr	r3, [r7, #4]
  4055f6:	429a      	cmp	r2, r3
  4055f8:	d3f7      	bcc.n	4055ea <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */	
	puc = ( unsigned char * ) pxIterator;
  4055fa:	68fb      	ldr	r3, [r7, #12]
  4055fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( unsigned char * ) pxBlockToInsert )
  4055fe:	68fb      	ldr	r3, [r7, #12]
  405600:	685b      	ldr	r3, [r3, #4]
  405602:	68ba      	ldr	r2, [r7, #8]
  405604:	441a      	add	r2, r3
  405606:	687b      	ldr	r3, [r7, #4]
  405608:	429a      	cmp	r2, r3
  40560a:	d108      	bne.n	40561e <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
  40560c:	68fb      	ldr	r3, [r7, #12]
  40560e:	685a      	ldr	r2, [r3, #4]
  405610:	687b      	ldr	r3, [r7, #4]
  405612:	685b      	ldr	r3, [r3, #4]
  405614:	441a      	add	r2, r3
  405616:	68fb      	ldr	r3, [r7, #12]
  405618:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
  40561a:	68fb      	ldr	r3, [r7, #12]
  40561c:	607b      	str	r3, [r7, #4]
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( unsigned char * ) pxBlockToInsert;
  40561e:	687b      	ldr	r3, [r7, #4]
  405620:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( unsigned char * ) pxIterator->pxNextFreeBlock )
  405622:	687b      	ldr	r3, [r7, #4]
  405624:	685b      	ldr	r3, [r3, #4]
  405626:	68ba      	ldr	r2, [r7, #8]
  405628:	441a      	add	r2, r3
  40562a:	68fb      	ldr	r3, [r7, #12]
  40562c:	681b      	ldr	r3, [r3, #0]
  40562e:	429a      	cmp	r2, r3
  405630:	d118      	bne.n	405664 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
  405632:	68fb      	ldr	r3, [r7, #12]
  405634:	681a      	ldr	r2, [r3, #0]
  405636:	4b14      	ldr	r3, [pc, #80]	; (405688 <prvInsertBlockIntoFreeList+0xac>)
  405638:	681b      	ldr	r3, [r3, #0]
  40563a:	429a      	cmp	r2, r3
  40563c:	d00d      	beq.n	40565a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
  40563e:	687b      	ldr	r3, [r7, #4]
  405640:	685a      	ldr	r2, [r3, #4]
  405642:	68fb      	ldr	r3, [r7, #12]
  405644:	681b      	ldr	r3, [r3, #0]
  405646:	685b      	ldr	r3, [r3, #4]
  405648:	441a      	add	r2, r3
  40564a:	687b      	ldr	r3, [r7, #4]
  40564c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
  40564e:	68fb      	ldr	r3, [r7, #12]
  405650:	681b      	ldr	r3, [r3, #0]
  405652:	681a      	ldr	r2, [r3, #0]
  405654:	687b      	ldr	r3, [r7, #4]
  405656:	601a      	str	r2, [r3, #0]
  405658:	e008      	b.n	40566c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
  40565a:	4b0b      	ldr	r3, [pc, #44]	; (405688 <prvInsertBlockIntoFreeList+0xac>)
  40565c:	681a      	ldr	r2, [r3, #0]
  40565e:	687b      	ldr	r3, [r7, #4]
  405660:	601a      	str	r2, [r3, #0]
  405662:	e003      	b.n	40566c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;		
  405664:	68fb      	ldr	r3, [r7, #12]
  405666:	681a      	ldr	r2, [r3, #0]
  405668:	687b      	ldr	r3, [r7, #4]
  40566a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
  40566c:	68fa      	ldr	r2, [r7, #12]
  40566e:	687b      	ldr	r3, [r7, #4]
  405670:	429a      	cmp	r2, r3
  405672:	d002      	beq.n	40567a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
  405674:	68fb      	ldr	r3, [r7, #12]
  405676:	687a      	ldr	r2, [r7, #4]
  405678:	601a      	str	r2, [r3, #0]
	}
}
  40567a:	3714      	adds	r7, #20
  40567c:	46bd      	mov	sp, r7
  40567e:	f85d 7b04 	ldr.w	r7, [sp], #4
  405682:	4770      	bx	lr
  405684:	20003d60 	.word	0x20003d60
  405688:	20003d68 	.word	0x20003d68

0040568c <xQueueGenericReset>:
/*-----------------------------------------------------------
 * PUBLIC QUEUE MANAGEMENT API documented in queue.h
 *----------------------------------------------------------*/

portBASE_TYPE xQueueGenericReset( xQueueHandle pxQueue, portBASE_TYPE xNewQueue )
{
  40568c:	b580      	push	{r7, lr}
  40568e:	b082      	sub	sp, #8
  405690:	af00      	add	r7, sp, #0
  405692:	6078      	str	r0, [r7, #4]
  405694:	6039      	str	r1, [r7, #0]
	configASSERT( pxQueue );
  405696:	687b      	ldr	r3, [r7, #4]
  405698:	2b00      	cmp	r3, #0
  40569a:	d103      	bne.n	4056a4 <xQueueGenericReset+0x18>
  40569c:	4b27      	ldr	r3, [pc, #156]	; (40573c <xQueueGenericReset+0xb0>)
  40569e:	4798      	blx	r3
  4056a0:	bf00      	nop
  4056a2:	e7fd      	b.n	4056a0 <xQueueGenericReset+0x14>

	taskENTER_CRITICAL();
  4056a4:	4b26      	ldr	r3, [pc, #152]	; (405740 <xQueueGenericReset+0xb4>)
  4056a6:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  4056a8:	687b      	ldr	r3, [r7, #4]
  4056aa:	681a      	ldr	r2, [r3, #0]
  4056ac:	687b      	ldr	r3, [r7, #4]
  4056ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  4056b0:	6879      	ldr	r1, [r7, #4]
  4056b2:	6c09      	ldr	r1, [r1, #64]	; 0x40
  4056b4:	fb01 f303 	mul.w	r3, r1, r3
  4056b8:	441a      	add	r2, r3
  4056ba:	687b      	ldr	r3, [r7, #4]
  4056bc:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  4056be:	687b      	ldr	r3, [r7, #4]
  4056c0:	2200      	movs	r2, #0
  4056c2:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  4056c4:	687b      	ldr	r3, [r7, #4]
  4056c6:	681a      	ldr	r2, [r3, #0]
  4056c8:	687b      	ldr	r3, [r7, #4]
  4056ca:	609a      	str	r2, [r3, #8]
		pxQueue->pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( unsigned portBASE_TYPE ) 1U ) * pxQueue->uxItemSize );
  4056cc:	687b      	ldr	r3, [r7, #4]
  4056ce:	681a      	ldr	r2, [r3, #0]
  4056d0:	687b      	ldr	r3, [r7, #4]
  4056d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  4056d4:	3b01      	subs	r3, #1
  4056d6:	6879      	ldr	r1, [r7, #4]
  4056d8:	6c09      	ldr	r1, [r1, #64]	; 0x40
  4056da:	fb01 f303 	mul.w	r3, r1, r3
  4056de:	441a      	add	r2, r3
  4056e0:	687b      	ldr	r3, [r7, #4]
  4056e2:	60da      	str	r2, [r3, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  4056e4:	687b      	ldr	r3, [r7, #4]
  4056e6:	f04f 32ff 	mov.w	r2, #4294967295
  4056ea:	645a      	str	r2, [r3, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  4056ec:	687b      	ldr	r3, [r7, #4]
  4056ee:	f04f 32ff 	mov.w	r2, #4294967295
  4056f2:	649a      	str	r2, [r3, #72]	; 0x48

		if( xNewQueue == pdFALSE )
  4056f4:	683b      	ldr	r3, [r7, #0]
  4056f6:	2b00      	cmp	r3, #0
  4056f8:	d10e      	bne.n	405718 <xQueueGenericReset+0x8c>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to	write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  4056fa:	687b      	ldr	r3, [r7, #4]
  4056fc:	691b      	ldr	r3, [r3, #16]
  4056fe:	2b00      	cmp	r3, #0
  405700:	d014      	beq.n	40572c <xQueueGenericReset+0xa0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  405702:	687b      	ldr	r3, [r7, #4]
  405704:	3310      	adds	r3, #16
  405706:	4618      	mov	r0, r3
  405708:	4b0e      	ldr	r3, [pc, #56]	; (405744 <xQueueGenericReset+0xb8>)
  40570a:	4798      	blx	r3
  40570c:	4603      	mov	r3, r0
  40570e:	2b01      	cmp	r3, #1
  405710:	d10c      	bne.n	40572c <xQueueGenericReset+0xa0>
				{
					portYIELD_WITHIN_API();
  405712:	4b0d      	ldr	r3, [pc, #52]	; (405748 <xQueueGenericReset+0xbc>)
  405714:	4798      	blx	r3
  405716:	e009      	b.n	40572c <xQueueGenericReset+0xa0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  405718:	687b      	ldr	r3, [r7, #4]
  40571a:	3310      	adds	r3, #16
  40571c:	4618      	mov	r0, r3
  40571e:	4b0b      	ldr	r3, [pc, #44]	; (40574c <xQueueGenericReset+0xc0>)
  405720:	4798      	blx	r3
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  405722:	687b      	ldr	r3, [r7, #4]
  405724:	3324      	adds	r3, #36	; 0x24
  405726:	4618      	mov	r0, r3
  405728:	4b08      	ldr	r3, [pc, #32]	; (40574c <xQueueGenericReset+0xc0>)
  40572a:	4798      	blx	r3
		}
	}
	taskEXIT_CRITICAL();
  40572c:	4b08      	ldr	r3, [pc, #32]	; (405750 <xQueueGenericReset+0xc4>)
  40572e:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
  405730:	2301      	movs	r3, #1
}
  405732:	4618      	mov	r0, r3
  405734:	3708      	adds	r7, #8
  405736:	46bd      	mov	sp, r7
  405738:	bd80      	pop	{r7, pc}
  40573a:	bf00      	nop
  40573c:	0040533d 	.word	0x0040533d
  405740:	004052f9 	.word	0x004052f9
  405744:	004068dd 	.word	0x004068dd
  405748:	004052e1 	.word	0x004052e1
  40574c:	0040500d 	.word	0x0040500d
  405750:	00405315 	.word	0x00405315

00405754 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

xQueueHandle xQueueGenericCreate( unsigned portBASE_TYPE uxQueueLength, unsigned portBASE_TYPE uxItemSize, unsigned char ucQueueType )
{
  405754:	b580      	push	{r7, lr}
  405756:	b088      	sub	sp, #32
  405758:	af00      	add	r7, sp, #0
  40575a:	60f8      	str	r0, [r7, #12]
  40575c:	60b9      	str	r1, [r7, #8]
  40575e:	4613      	mov	r3, r2
  405760:	71fb      	strb	r3, [r7, #7]
xQUEUE *pxNewQueue;
size_t xQueueSizeInBytes;
xQueueHandle xReturn = NULL;
  405762:	2300      	movs	r3, #0
  405764:	61fb      	str	r3, [r7, #28]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( unsigned portBASE_TYPE ) 0 )
  405766:	68fb      	ldr	r3, [r7, #12]
  405768:	2b00      	cmp	r3, #0
  40576a:	d02a      	beq.n	4057c2 <xQueueGenericCreate+0x6e>
	{
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  40576c:	2050      	movs	r0, #80	; 0x50
  40576e:	4b1b      	ldr	r3, [pc, #108]	; (4057dc <xQueueGenericCreate+0x88>)
  405770:	4798      	blx	r3
  405772:	61b8      	str	r0, [r7, #24]
		if( pxNewQueue != NULL )
  405774:	69bb      	ldr	r3, [r7, #24]
  405776:	2b00      	cmp	r3, #0
  405778:	d023      	beq.n	4057c2 <xQueueGenericCreate+0x6e>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1;
  40577a:	68fb      	ldr	r3, [r7, #12]
  40577c:	68ba      	ldr	r2, [r7, #8]
  40577e:	fb02 f303 	mul.w	r3, r2, r3
  405782:	3301      	adds	r3, #1
  405784:	617b      	str	r3, [r7, #20]

			pxNewQueue->pcHead = ( signed char * ) pvPortMalloc( xQueueSizeInBytes );
  405786:	6978      	ldr	r0, [r7, #20]
  405788:	4b14      	ldr	r3, [pc, #80]	; (4057dc <xQueueGenericCreate+0x88>)
  40578a:	4798      	blx	r3
  40578c:	4602      	mov	r2, r0
  40578e:	69bb      	ldr	r3, [r7, #24]
  405790:	601a      	str	r2, [r3, #0]
			if( pxNewQueue->pcHead != NULL )
  405792:	69bb      	ldr	r3, [r7, #24]
  405794:	681b      	ldr	r3, [r3, #0]
  405796:	2b00      	cmp	r3, #0
  405798:	d010      	beq.n	4057bc <xQueueGenericCreate+0x68>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
  40579a:	69bb      	ldr	r3, [r7, #24]
  40579c:	68fa      	ldr	r2, [r7, #12]
  40579e:	63da      	str	r2, [r3, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
  4057a0:	69bb      	ldr	r3, [r7, #24]
  4057a2:	68ba      	ldr	r2, [r7, #8]
  4057a4:	641a      	str	r2, [r3, #64]	; 0x40
				xQueueGenericReset( pxNewQueue, pdTRUE );
  4057a6:	69b8      	ldr	r0, [r7, #24]
  4057a8:	2101      	movs	r1, #1
  4057aa:	4b0d      	ldr	r3, [pc, #52]	; (4057e0 <xQueueGenericCreate+0x8c>)
  4057ac:	4798      	blx	r3
				#if ( configUSE_TRACE_FACILITY == 1 )
				{
					pxNewQueue->ucQueueType = ucQueueType;
  4057ae:	69bb      	ldr	r3, [r7, #24]
  4057b0:	79fa      	ldrb	r2, [r7, #7]
  4057b2:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
				}
				#endif /* configUSE_TRACE_FACILITY */

				traceQUEUE_CREATE( pxNewQueue );
				xReturn = pxNewQueue;
  4057b6:	69bb      	ldr	r3, [r7, #24]
  4057b8:	61fb      	str	r3, [r7, #28]
  4057ba:	e002      	b.n	4057c2 <xQueueGenericCreate+0x6e>
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
  4057bc:	69b8      	ldr	r0, [r7, #24]
  4057be:	4b09      	ldr	r3, [pc, #36]	; (4057e4 <xQueueGenericCreate+0x90>)
  4057c0:	4798      	blx	r3
			}
		}
	}

	configASSERT( xReturn );
  4057c2:	69fb      	ldr	r3, [r7, #28]
  4057c4:	2b00      	cmp	r3, #0
  4057c6:	d103      	bne.n	4057d0 <xQueueGenericCreate+0x7c>
  4057c8:	4b07      	ldr	r3, [pc, #28]	; (4057e8 <xQueueGenericCreate+0x94>)
  4057ca:	4798      	blx	r3
  4057cc:	bf00      	nop
  4057ce:	e7fd      	b.n	4057cc <xQueueGenericCreate+0x78>

	return xReturn;
  4057d0:	69fb      	ldr	r3, [r7, #28]
}
  4057d2:	4618      	mov	r0, r3
  4057d4:	3720      	adds	r7, #32
  4057d6:	46bd      	mov	sp, r7
  4057d8:	bd80      	pop	{r7, pc}
  4057da:	bf00      	nop
  4057dc:	004053f1 	.word	0x004053f1
  4057e0:	0040568d 	.word	0x0040568d
  4057e4:	004054f9 	.word	0x004054f9
  4057e8:	0040533d 	.word	0x0040533d

004057ec <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	xQueueHandle xQueueCreateMutex( unsigned char ucQueueType )
	{
  4057ec:	b590      	push	{r4, r7, lr}
  4057ee:	b085      	sub	sp, #20
  4057f0:	af00      	add	r7, sp, #0
  4057f2:	4603      	mov	r3, r0
  4057f4:	71fb      	strb	r3, [r7, #7]
		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		/* Allocate the new queue structure. */
		pxNewQueue = ( xQUEUE * ) pvPortMalloc( sizeof( xQUEUE ) );
  4057f6:	2050      	movs	r0, #80	; 0x50
  4057f8:	4b21      	ldr	r3, [pc, #132]	; (405880 <xQueueCreateMutex+0x94>)
  4057fa:	4798      	blx	r3
  4057fc:	60f8      	str	r0, [r7, #12]
		if( pxNewQueue != NULL )
  4057fe:	68fb      	ldr	r3, [r7, #12]
  405800:	2b00      	cmp	r3, #0
  405802:	d030      	beq.n	405866 <xQueueCreateMutex+0x7a>
		{
			/* Information required for priority inheritance. */
			pxNewQueue->pxMutexHolder = NULL;
  405804:	68fb      	ldr	r3, [r7, #12]
  405806:	2200      	movs	r2, #0
  405808:	605a      	str	r2, [r3, #4]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
  40580a:	68fb      	ldr	r3, [r7, #12]
  40580c:	2200      	movs	r2, #0
  40580e:	601a      	str	r2, [r3, #0]

			/* Queues used as a mutex no data is actually copied into or out
			of the queue. */
			pxNewQueue->pcWriteTo = NULL;
  405810:	68fb      	ldr	r3, [r7, #12]
  405812:	2200      	movs	r2, #0
  405814:	609a      	str	r2, [r3, #8]
			pxNewQueue->pcReadFrom = NULL;
  405816:	68fb      	ldr	r3, [r7, #12]
  405818:	2200      	movs	r2, #0
  40581a:	60da      	str	r2, [r3, #12]

			/* Each mutex has a length of 1 (like a binary semaphore) and
			an item size of 0 as nothing is actually copied into or out
			of the mutex. */
			pxNewQueue->uxMessagesWaiting = ( unsigned portBASE_TYPE ) 0U;
  40581c:	68fb      	ldr	r3, [r7, #12]
  40581e:	2200      	movs	r2, #0
  405820:	639a      	str	r2, [r3, #56]	; 0x38
			pxNewQueue->uxLength = ( unsigned portBASE_TYPE ) 1U;
  405822:	68fb      	ldr	r3, [r7, #12]
  405824:	2201      	movs	r2, #1
  405826:	63da      	str	r2, [r3, #60]	; 0x3c
			pxNewQueue->uxItemSize = ( unsigned portBASE_TYPE ) 0U;
  405828:	68fb      	ldr	r3, [r7, #12]
  40582a:	2200      	movs	r2, #0
  40582c:	641a      	str	r2, [r3, #64]	; 0x40
			pxNewQueue->xRxLock = queueUNLOCKED;
  40582e:	68fb      	ldr	r3, [r7, #12]
  405830:	f04f 32ff 	mov.w	r2, #4294967295
  405834:	645a      	str	r2, [r3, #68]	; 0x44
			pxNewQueue->xTxLock = queueUNLOCKED;
  405836:	68fb      	ldr	r3, [r7, #12]
  405838:	f04f 32ff 	mov.w	r2, #4294967295
  40583c:	649a      	str	r2, [r3, #72]	; 0x48

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				pxNewQueue->ucQueueType = ucQueueType;
  40583e:	68fb      	ldr	r3, [r7, #12]
  405840:	79fa      	ldrb	r2, [r7, #7]
  405842:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
			}
			#endif

			/* Ensure the event queues start with the correct state. */
			vListInitialise( &( pxNewQueue->xTasksWaitingToSend ) );
  405846:	68fb      	ldr	r3, [r7, #12]
  405848:	3310      	adds	r3, #16
  40584a:	4618      	mov	r0, r3
  40584c:	4b0d      	ldr	r3, [pc, #52]	; (405884 <xQueueCreateMutex+0x98>)
  40584e:	4798      	blx	r3
			vListInitialise( &( pxNewQueue->xTasksWaitingToReceive ) );
  405850:	68fb      	ldr	r3, [r7, #12]
  405852:	3324      	adds	r3, #36	; 0x24
  405854:	4618      	mov	r0, r3
  405856:	4b0b      	ldr	r3, [pc, #44]	; (405884 <xQueueCreateMutex+0x98>)
  405858:	4798      	blx	r3

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			xQueueGenericSend( pxNewQueue, NULL, ( portTickType ) 0U, queueSEND_TO_BACK );
  40585a:	68f8      	ldr	r0, [r7, #12]
  40585c:	2100      	movs	r1, #0
  40585e:	2200      	movs	r2, #0
  405860:	2300      	movs	r3, #0
  405862:	4c09      	ldr	r4, [pc, #36]	; (405888 <xQueueCreateMutex+0x9c>)
  405864:	47a0      	blx	r4
		else
		{
			traceCREATE_MUTEX_FAILED();
		}

		configASSERT( pxNewQueue );
  405866:	68fb      	ldr	r3, [r7, #12]
  405868:	2b00      	cmp	r3, #0
  40586a:	d103      	bne.n	405874 <xQueueCreateMutex+0x88>
  40586c:	4b07      	ldr	r3, [pc, #28]	; (40588c <xQueueCreateMutex+0xa0>)
  40586e:	4798      	blx	r3
  405870:	bf00      	nop
  405872:	e7fd      	b.n	405870 <xQueueCreateMutex+0x84>
		return pxNewQueue;
  405874:	68fb      	ldr	r3, [r7, #12]
	}
  405876:	4618      	mov	r0, r3
  405878:	3714      	adds	r7, #20
  40587a:	46bd      	mov	sp, r7
  40587c:	bd90      	pop	{r4, r7, pc}
  40587e:	bf00      	nop
  405880:	004053f1 	.word	0x004053f1
  405884:	0040500d 	.word	0x0040500d
  405888:	004058d5 	.word	0x004058d5
  40588c:	0040533d 	.word	0x0040533d

00405890 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if configUSE_COUNTING_SEMAPHORES == 1

	xQueueHandle xQueueCreateCountingSemaphore( unsigned portBASE_TYPE uxCountValue, unsigned portBASE_TYPE uxInitialCount )
	{
  405890:	b580      	push	{r7, lr}
  405892:	b084      	sub	sp, #16
  405894:	af00      	add	r7, sp, #0
  405896:	6078      	str	r0, [r7, #4]
  405898:	6039      	str	r1, [r7, #0]
	xQueueHandle pxHandle;

		pxHandle = xQueueGenericCreate( ( unsigned portBASE_TYPE ) uxCountValue, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
  40589a:	6878      	ldr	r0, [r7, #4]
  40589c:	2100      	movs	r1, #0
  40589e:	2202      	movs	r2, #2
  4058a0:	4b0a      	ldr	r3, [pc, #40]	; (4058cc <xQueueCreateCountingSemaphore+0x3c>)
  4058a2:	4798      	blx	r3
  4058a4:	60f8      	str	r0, [r7, #12]

		if( pxHandle != NULL )
  4058a6:	68fb      	ldr	r3, [r7, #12]
  4058a8:	2b00      	cmp	r3, #0
  4058aa:	d002      	beq.n	4058b2 <xQueueCreateCountingSemaphore+0x22>
		{
			pxHandle->uxMessagesWaiting = uxInitialCount;
  4058ac:	68fb      	ldr	r3, [r7, #12]
  4058ae:	683a      	ldr	r2, [r7, #0]
  4058b0:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		configASSERT( pxHandle );
  4058b2:	68fb      	ldr	r3, [r7, #12]
  4058b4:	2b00      	cmp	r3, #0
  4058b6:	d103      	bne.n	4058c0 <xQueueCreateCountingSemaphore+0x30>
  4058b8:	4b05      	ldr	r3, [pc, #20]	; (4058d0 <xQueueCreateCountingSemaphore+0x40>)
  4058ba:	4798      	blx	r3
  4058bc:	bf00      	nop
  4058be:	e7fd      	b.n	4058bc <xQueueCreateCountingSemaphore+0x2c>
		return pxHandle;
  4058c0:	68fb      	ldr	r3, [r7, #12]
	}
  4058c2:	4618      	mov	r0, r3
  4058c4:	3710      	adds	r7, #16
  4058c6:	46bd      	mov	sp, r7
  4058c8:	bd80      	pop	{r7, pc}
  4058ca:	bf00      	nop
  4058cc:	00405755 	.word	0x00405755
  4058d0:	0040533d 	.word	0x0040533d

004058d4 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSend( xQueueHandle pxQueue, const void * const pvItemToQueue, portTickType xTicksToWait, portBASE_TYPE xCopyPosition )
{
  4058d4:	b580      	push	{r7, lr}
  4058d6:	b088      	sub	sp, #32
  4058d8:	af00      	add	r7, sp, #0
  4058da:	60f8      	str	r0, [r7, #12]
  4058dc:	60b9      	str	r1, [r7, #8]
  4058de:	607a      	str	r2, [r7, #4]
  4058e0:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  4058e2:	2300      	movs	r3, #0
  4058e4:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;

	configASSERT( pxQueue );
  4058e6:	68fb      	ldr	r3, [r7, #12]
  4058e8:	2b00      	cmp	r3, #0
  4058ea:	d103      	bne.n	4058f4 <xQueueGenericSend+0x20>
  4058ec:	4b48      	ldr	r3, [pc, #288]	; (405a10 <xQueueGenericSend+0x13c>)
  4058ee:	4798      	blx	r3
  4058f0:	bf00      	nop
  4058f2:	e7fd      	b.n	4058f0 <xQueueGenericSend+0x1c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  4058f4:	68bb      	ldr	r3, [r7, #8]
  4058f6:	2b00      	cmp	r3, #0
  4058f8:	d103      	bne.n	405902 <xQueueGenericSend+0x2e>
  4058fa:	68fb      	ldr	r3, [r7, #12]
  4058fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  4058fe:	2b00      	cmp	r3, #0
  405900:	d101      	bne.n	405906 <xQueueGenericSend+0x32>
  405902:	2301      	movs	r3, #1
  405904:	e000      	b.n	405908 <xQueueGenericSend+0x34>
  405906:	2300      	movs	r3, #0
  405908:	2b00      	cmp	r3, #0
  40590a:	d103      	bne.n	405914 <xQueueGenericSend+0x40>
  40590c:	4b40      	ldr	r3, [pc, #256]	; (405a10 <xQueueGenericSend+0x13c>)
  40590e:	4798      	blx	r3
  405910:	bf00      	nop
  405912:	e7fd      	b.n	405910 <xQueueGenericSend+0x3c>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
  405914:	4b3f      	ldr	r3, [pc, #252]	; (405a14 <xQueueGenericSend+0x140>)
  405916:	4798      	blx	r3
		{
			/* Is there room on the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  405918:	68fb      	ldr	r3, [r7, #12]
  40591a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40591c:	68fb      	ldr	r3, [r7, #12]
  40591e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  405920:	429a      	cmp	r2, r3
  405922:	d216      	bcs.n	405952 <xQueueGenericSend+0x7e>
			{
				traceQUEUE_SEND( pxQueue );
				prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  405924:	68f8      	ldr	r0, [r7, #12]
  405926:	68b9      	ldr	r1, [r7, #8]
  405928:	683a      	ldr	r2, [r7, #0]
  40592a:	4b3b      	ldr	r3, [pc, #236]	; (405a18 <xQueueGenericSend+0x144>)
  40592c:	4798      	blx	r3

				/* If there was a task waiting for data to arrive on the
				queue then unblock it now. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  40592e:	68fb      	ldr	r3, [r7, #12]
  405930:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  405932:	2b00      	cmp	r3, #0
  405934:	d009      	beq.n	40594a <xQueueGenericSend+0x76>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  405936:	68fb      	ldr	r3, [r7, #12]
  405938:	3324      	adds	r3, #36	; 0x24
  40593a:	4618      	mov	r0, r3
  40593c:	4b37      	ldr	r3, [pc, #220]	; (405a1c <xQueueGenericSend+0x148>)
  40593e:	4798      	blx	r3
  405940:	4603      	mov	r3, r0
  405942:	2b01      	cmp	r3, #1
  405944:	d101      	bne.n	40594a <xQueueGenericSend+0x76>
					{
						/* The unblocked task has a priority higher than
						our own so yield immediately.  Yes it is ok to do
						this from within the critical section - the kernel
						takes care of that. */
						portYIELD_WITHIN_API();
  405946:	4b36      	ldr	r3, [pc, #216]	; (405a20 <xQueueGenericSend+0x14c>)
  405948:	4798      	blx	r3
					}
				}

				taskEXIT_CRITICAL();
  40594a:	4b36      	ldr	r3, [pc, #216]	; (405a24 <xQueueGenericSend+0x150>)
  40594c:	4798      	blx	r3

				/* Return to the original privilege level before exiting the
				function. */
				return pdPASS;
  40594e:	2301      	movs	r3, #1
  405950:	e059      	b.n	405a06 <xQueueGenericSend+0x132>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  405952:	687b      	ldr	r3, [r7, #4]
  405954:	2b00      	cmp	r3, #0
  405956:	d103      	bne.n	405960 <xQueueGenericSend+0x8c>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  405958:	4b32      	ldr	r3, [pc, #200]	; (405a24 <xQueueGenericSend+0x150>)
  40595a:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
  40595c:	2300      	movs	r3, #0
  40595e:	e052      	b.n	405a06 <xQueueGenericSend+0x132>
				}
				else if( xEntryTimeSet == pdFALSE )
  405960:	69fb      	ldr	r3, [r7, #28]
  405962:	2b00      	cmp	r3, #0
  405964:	d106      	bne.n	405974 <xQueueGenericSend+0xa0>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  405966:	f107 0314 	add.w	r3, r7, #20
  40596a:	4618      	mov	r0, r3
  40596c:	4b2e      	ldr	r3, [pc, #184]	; (405a28 <xQueueGenericSend+0x154>)
  40596e:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  405970:	2301      	movs	r3, #1
  405972:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
  405974:	4b2b      	ldr	r3, [pc, #172]	; (405a24 <xQueueGenericSend+0x150>)
  405976:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  405978:	4b2c      	ldr	r3, [pc, #176]	; (405a2c <xQueueGenericSend+0x158>)
  40597a:	4798      	blx	r3
		prvLockQueue( pxQueue );
  40597c:	4b25      	ldr	r3, [pc, #148]	; (405a14 <xQueueGenericSend+0x140>)
  40597e:	4798      	blx	r3
  405980:	68fb      	ldr	r3, [r7, #12]
  405982:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  405984:	f1b3 3fff 	cmp.w	r3, #4294967295
  405988:	d102      	bne.n	405990 <xQueueGenericSend+0xbc>
  40598a:	68fb      	ldr	r3, [r7, #12]
  40598c:	2200      	movs	r2, #0
  40598e:	645a      	str	r2, [r3, #68]	; 0x44
  405990:	68fb      	ldr	r3, [r7, #12]
  405992:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  405994:	f1b3 3fff 	cmp.w	r3, #4294967295
  405998:	d102      	bne.n	4059a0 <xQueueGenericSend+0xcc>
  40599a:	68fb      	ldr	r3, [r7, #12]
  40599c:	2200      	movs	r2, #0
  40599e:	649a      	str	r2, [r3, #72]	; 0x48
  4059a0:	4b20      	ldr	r3, [pc, #128]	; (405a24 <xQueueGenericSend+0x150>)
  4059a2:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  4059a4:	f107 0214 	add.w	r2, r7, #20
  4059a8:	1d3b      	adds	r3, r7, #4
  4059aa:	4610      	mov	r0, r2
  4059ac:	4619      	mov	r1, r3
  4059ae:	4b20      	ldr	r3, [pc, #128]	; (405a30 <xQueueGenericSend+0x15c>)
  4059b0:	4798      	blx	r3
  4059b2:	4603      	mov	r3, r0
  4059b4:	2b00      	cmp	r3, #0
  4059b6:	d11e      	bne.n	4059f6 <xQueueGenericSend+0x122>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  4059b8:	68f8      	ldr	r0, [r7, #12]
  4059ba:	4b1e      	ldr	r3, [pc, #120]	; (405a34 <xQueueGenericSend+0x160>)
  4059bc:	4798      	blx	r3
  4059be:	4603      	mov	r3, r0
  4059c0:	2b00      	cmp	r3, #0
  4059c2:	d012      	beq.n	4059ea <xQueueGenericSend+0x116>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  4059c4:	68fb      	ldr	r3, [r7, #12]
  4059c6:	f103 0210 	add.w	r2, r3, #16
  4059ca:	687b      	ldr	r3, [r7, #4]
  4059cc:	4610      	mov	r0, r2
  4059ce:	4619      	mov	r1, r3
  4059d0:	4b19      	ldr	r3, [pc, #100]	; (405a38 <xQueueGenericSend+0x164>)
  4059d2:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
  4059d4:	68f8      	ldr	r0, [r7, #12]
  4059d6:	4b19      	ldr	r3, [pc, #100]	; (405a3c <xQueueGenericSend+0x168>)
  4059d8:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
  4059da:	4b19      	ldr	r3, [pc, #100]	; (405a40 <xQueueGenericSend+0x16c>)
  4059dc:	4798      	blx	r3
  4059de:	4603      	mov	r3, r0
  4059e0:	2b00      	cmp	r3, #0
  4059e2:	d10f      	bne.n	405a04 <xQueueGenericSend+0x130>
				{
					portYIELD_WITHIN_API();
  4059e4:	4b0e      	ldr	r3, [pc, #56]	; (405a20 <xQueueGenericSend+0x14c>)
  4059e6:	4798      	blx	r3
  4059e8:	e00c      	b.n	405a04 <xQueueGenericSend+0x130>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  4059ea:	68f8      	ldr	r0, [r7, #12]
  4059ec:	4b13      	ldr	r3, [pc, #76]	; (405a3c <xQueueGenericSend+0x168>)
  4059ee:	4798      	blx	r3
				( void ) xTaskResumeAll();
  4059f0:	4b13      	ldr	r3, [pc, #76]	; (405a40 <xQueueGenericSend+0x16c>)
  4059f2:	4798      	blx	r3
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
  4059f4:	e78e      	b.n	405914 <xQueueGenericSend+0x40>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
  4059f6:	68f8      	ldr	r0, [r7, #12]
  4059f8:	4b10      	ldr	r3, [pc, #64]	; (405a3c <xQueueGenericSend+0x168>)
  4059fa:	4798      	blx	r3
			( void ) xTaskResumeAll();
  4059fc:	4b10      	ldr	r3, [pc, #64]	; (405a40 <xQueueGenericSend+0x16c>)
  4059fe:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
  405a00:	2300      	movs	r3, #0
  405a02:	e000      	b.n	405a06 <xQueueGenericSend+0x132>
		}
	}
  405a04:	e786      	b.n	405914 <xQueueGenericSend+0x40>
}
  405a06:	4618      	mov	r0, r3
  405a08:	3720      	adds	r7, #32
  405a0a:	46bd      	mov	sp, r7
  405a0c:	bd80      	pop	{r7, pc}
  405a0e:	bf00      	nop
  405a10:	0040533d 	.word	0x0040533d
  405a14:	004052f9 	.word	0x004052f9
  405a18:	00405cd9 	.word	0x00405cd9
  405a1c:	004068dd 	.word	0x004068dd
  405a20:	004052e1 	.word	0x004052e1
  405a24:	00405315 	.word	0x00405315
  405a28:	00406999 	.word	0x00406999
  405a2c:	0040646d 	.word	0x0040646d
  405a30:	004069d1 	.word	0x004069d1
  405a34:	00405ec5 	.word	0x00405ec5
  405a38:	004067fd 	.word	0x004067fd
  405a3c:	00405de9 	.word	0x00405de9
  405a40:	00406489 	.word	0x00406489

00405a44 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericSendFromISR( xQueueHandle pxQueue, const void * const pvItemToQueue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portBASE_TYPE xCopyPosition )
{
  405a44:	b580      	push	{r7, lr}
  405a46:	b086      	sub	sp, #24
  405a48:	af00      	add	r7, sp, #0
  405a4a:	60f8      	str	r0, [r7, #12]
  405a4c:	60b9      	str	r1, [r7, #8]
  405a4e:	607a      	str	r2, [r7, #4]
  405a50:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xReturn;
unsigned portBASE_TYPE uxSavedInterruptStatus;

	configASSERT( pxQueue );
  405a52:	68fb      	ldr	r3, [r7, #12]
  405a54:	2b00      	cmp	r3, #0
  405a56:	d103      	bne.n	405a60 <xQueueGenericSendFromISR+0x1c>
  405a58:	4b25      	ldr	r3, [pc, #148]	; (405af0 <xQueueGenericSendFromISR+0xac>)
  405a5a:	4798      	blx	r3
  405a5c:	bf00      	nop
  405a5e:	e7fd      	b.n	405a5c <xQueueGenericSendFromISR+0x18>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  405a60:	68bb      	ldr	r3, [r7, #8]
  405a62:	2b00      	cmp	r3, #0
  405a64:	d103      	bne.n	405a6e <xQueueGenericSendFromISR+0x2a>
  405a66:	68fb      	ldr	r3, [r7, #12]
  405a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405a6a:	2b00      	cmp	r3, #0
  405a6c:	d101      	bne.n	405a72 <xQueueGenericSendFromISR+0x2e>
  405a6e:	2301      	movs	r3, #1
  405a70:	e000      	b.n	405a74 <xQueueGenericSendFromISR+0x30>
  405a72:	2300      	movs	r3, #0
  405a74:	2b00      	cmp	r3, #0
  405a76:	d103      	bne.n	405a80 <xQueueGenericSendFromISR+0x3c>
  405a78:	4b1d      	ldr	r3, [pc, #116]	; (405af0 <xQueueGenericSendFromISR+0xac>)
  405a7a:	4798      	blx	r3
  405a7c:	bf00      	nop
  405a7e:	e7fd      	b.n	405a7c <xQueueGenericSendFromISR+0x38>
	/* Similar to xQueueGenericSend, except we don't block if there is no room
	in the queue.  Also we don't directly wake a task that was blocked on a
	queue read, instead we return a flag to say whether a context switch is
	required or not (i.e. has a task with a higher priority than us been woken
	by this	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
  405a80:	4b1b      	ldr	r3, [pc, #108]	; (405af0 <xQueueGenericSendFromISR+0xac>)
  405a82:	4798      	blx	r3
  405a84:	6138      	str	r0, [r7, #16]
	{
		if( pxQueue->uxMessagesWaiting < pxQueue->uxLength )
  405a86:	68fb      	ldr	r3, [r7, #12]
  405a88:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  405a8a:	68fb      	ldr	r3, [r7, #12]
  405a8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  405a8e:	429a      	cmp	r2, r3
  405a90:	d224      	bcs.n	405adc <xQueueGenericSendFromISR+0x98>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  405a92:	68f8      	ldr	r0, [r7, #12]
  405a94:	68b9      	ldr	r1, [r7, #8]
  405a96:	683a      	ldr	r2, [r7, #0]
  405a98:	4b16      	ldr	r3, [pc, #88]	; (405af4 <xQueueGenericSendFromISR+0xb0>)
  405a9a:	4798      	blx	r3

			/* If the queue is locked we do not alter the event list.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
  405a9c:	68fb      	ldr	r3, [r7, #12]
  405a9e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  405aa0:	f1b3 3fff 	cmp.w	r3, #4294967295
  405aa4:	d112      	bne.n	405acc <xQueueGenericSendFromISR+0x88>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  405aa6:	68fb      	ldr	r3, [r7, #12]
  405aa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  405aaa:	2b00      	cmp	r3, #0
  405aac:	d013      	beq.n	405ad6 <xQueueGenericSendFromISR+0x92>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  405aae:	68fb      	ldr	r3, [r7, #12]
  405ab0:	3324      	adds	r3, #36	; 0x24
  405ab2:	4618      	mov	r0, r3
  405ab4:	4b10      	ldr	r3, [pc, #64]	; (405af8 <xQueueGenericSendFromISR+0xb4>)
  405ab6:	4798      	blx	r3
  405ab8:	4603      	mov	r3, r0
  405aba:	2b00      	cmp	r3, #0
  405abc:	d00b      	beq.n	405ad6 <xQueueGenericSendFromISR+0x92>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						if( pxHigherPriorityTaskWoken != NULL )
  405abe:	687b      	ldr	r3, [r7, #4]
  405ac0:	2b00      	cmp	r3, #0
  405ac2:	d008      	beq.n	405ad6 <xQueueGenericSendFromISR+0x92>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
  405ac4:	687b      	ldr	r3, [r7, #4]
  405ac6:	2201      	movs	r2, #1
  405ac8:	601a      	str	r2, [r3, #0]
  405aca:	e004      	b.n	405ad6 <xQueueGenericSendFromISR+0x92>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
  405acc:	68fb      	ldr	r3, [r7, #12]
  405ace:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  405ad0:	1c5a      	adds	r2, r3, #1
  405ad2:	68fb      	ldr	r3, [r7, #12]
  405ad4:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
  405ad6:	2301      	movs	r3, #1
  405ad8:	617b      	str	r3, [r7, #20]
  405ada:	e001      	b.n	405ae0 <xQueueGenericSendFromISR+0x9c>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
  405adc:	2300      	movs	r3, #0
  405ade:	617b      	str	r3, [r7, #20]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
  405ae0:	6938      	ldr	r0, [r7, #16]
  405ae2:	4b06      	ldr	r3, [pc, #24]	; (405afc <xQueueGenericSendFromISR+0xb8>)
  405ae4:	4798      	blx	r3

	return xReturn;
  405ae6:	697b      	ldr	r3, [r7, #20]
}
  405ae8:	4618      	mov	r0, r3
  405aea:	3718      	adds	r7, #24
  405aec:	46bd      	mov	sp, r7
  405aee:	bd80      	pop	{r7, pc}
  405af0:	0040533d 	.word	0x0040533d
  405af4:	00405cd9 	.word	0x00405cd9
  405af8:	004068dd 	.word	0x004068dd
  405afc:	00405351 	.word	0x00405351

00405b00 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

signed portBASE_TYPE xQueueGenericReceive( xQueueHandle pxQueue, void * const pvBuffer, portTickType xTicksToWait, portBASE_TYPE xJustPeeking )
{
  405b00:	b580      	push	{r7, lr}
  405b02:	b088      	sub	sp, #32
  405b04:	af00      	add	r7, sp, #0
  405b06:	60f8      	str	r0, [r7, #12]
  405b08:	60b9      	str	r1, [r7, #8]
  405b0a:	607a      	str	r2, [r7, #4]
  405b0c:	603b      	str	r3, [r7, #0]
signed portBASE_TYPE xEntryTimeSet = pdFALSE;
  405b0e:	2300      	movs	r3, #0
  405b10:	61fb      	str	r3, [r7, #28]
xTimeOutType xTimeOut;
signed char *pcOriginalReadPosition;

	configASSERT( pxQueue );
  405b12:	68fb      	ldr	r3, [r7, #12]
  405b14:	2b00      	cmp	r3, #0
  405b16:	d103      	bne.n	405b20 <xQueueGenericReceive+0x20>
  405b18:	4b60      	ldr	r3, [pc, #384]	; (405c9c <xQueueGenericReceive+0x19c>)
  405b1a:	4798      	blx	r3
  405b1c:	bf00      	nop
  405b1e:	e7fd      	b.n	405b1c <xQueueGenericReceive+0x1c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( unsigned portBASE_TYPE ) 0U ) ) );
  405b20:	68bb      	ldr	r3, [r7, #8]
  405b22:	2b00      	cmp	r3, #0
  405b24:	d103      	bne.n	405b2e <xQueueGenericReceive+0x2e>
  405b26:	68fb      	ldr	r3, [r7, #12]
  405b28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405b2a:	2b00      	cmp	r3, #0
  405b2c:	d101      	bne.n	405b32 <xQueueGenericReceive+0x32>
  405b2e:	2301      	movs	r3, #1
  405b30:	e000      	b.n	405b34 <xQueueGenericReceive+0x34>
  405b32:	2300      	movs	r3, #0
  405b34:	2b00      	cmp	r3, #0
  405b36:	d103      	bne.n	405b40 <xQueueGenericReceive+0x40>
  405b38:	4b58      	ldr	r3, [pc, #352]	; (405c9c <xQueueGenericReceive+0x19c>)
  405b3a:	4798      	blx	r3
  405b3c:	bf00      	nop
  405b3e:	e7fd      	b.n	405b3c <xQueueGenericReceive+0x3c>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
  405b40:	4b57      	ldr	r3, [pc, #348]	; (405ca0 <xQueueGenericReceive+0x1a0>)
  405b42:	4798      	blx	r3
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( unsigned portBASE_TYPE ) 0 )
  405b44:	68fb      	ldr	r3, [r7, #12]
  405b46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  405b48:	2b00      	cmp	r3, #0
  405b4a:	d03b      	beq.n	405bc4 <xQueueGenericReceive+0xc4>
			{
				/* Remember our read position in case we are just peeking. */
				pcOriginalReadPosition = pxQueue->pcReadFrom;
  405b4c:	68fb      	ldr	r3, [r7, #12]
  405b4e:	68db      	ldr	r3, [r3, #12]
  405b50:	61bb      	str	r3, [r7, #24]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
  405b52:	68f8      	ldr	r0, [r7, #12]
  405b54:	68b9      	ldr	r1, [r7, #8]
  405b56:	4b53      	ldr	r3, [pc, #332]	; (405ca4 <xQueueGenericReceive+0x1a4>)
  405b58:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
  405b5a:	683b      	ldr	r3, [r7, #0]
  405b5c:	2b00      	cmp	r3, #0
  405b5e:	d11c      	bne.n	405b9a <xQueueGenericReceive+0x9a>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* We are actually removing data. */
					--( pxQueue->uxMessagesWaiting );
  405b60:	68fb      	ldr	r3, [r7, #12]
  405b62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  405b64:	1e5a      	subs	r2, r3, #1
  405b66:	68fb      	ldr	r3, [r7, #12]
  405b68:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  405b6a:	68fb      	ldr	r3, [r7, #12]
  405b6c:	681b      	ldr	r3, [r3, #0]
  405b6e:	2b00      	cmp	r3, #0
  405b70:	d104      	bne.n	405b7c <xQueueGenericReceive+0x7c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = xTaskGetCurrentTaskHandle();
  405b72:	4b4d      	ldr	r3, [pc, #308]	; (405ca8 <xQueueGenericReceive+0x1a8>)
  405b74:	4798      	blx	r3
  405b76:	4602      	mov	r2, r0
  405b78:	68fb      	ldr	r3, [r7, #12]
  405b7a:	605a      	str	r2, [r3, #4]
						}
					}
					#endif

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  405b7c:	68fb      	ldr	r3, [r7, #12]
  405b7e:	691b      	ldr	r3, [r3, #16]
  405b80:	2b00      	cmp	r3, #0
  405b82:	d01b      	beq.n	405bbc <xQueueGenericReceive+0xbc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  405b84:	68fb      	ldr	r3, [r7, #12]
  405b86:	3310      	adds	r3, #16
  405b88:	4618      	mov	r0, r3
  405b8a:	4b48      	ldr	r3, [pc, #288]	; (405cac <xQueueGenericReceive+0x1ac>)
  405b8c:	4798      	blx	r3
  405b8e:	4603      	mov	r3, r0
  405b90:	2b01      	cmp	r3, #1
  405b92:	d113      	bne.n	405bbc <xQueueGenericReceive+0xbc>
						{
							portYIELD_WITHIN_API();
  405b94:	4b46      	ldr	r3, [pc, #280]	; (405cb0 <xQueueGenericReceive+0x1b0>)
  405b96:	4798      	blx	r3
  405b98:	e010      	b.n	405bbc <xQueueGenericReceive+0xbc>
				{
					traceQUEUE_PEEK( pxQueue );

					/* We are not removing the data, so reset our read
					pointer. */
					pxQueue->pcReadFrom = pcOriginalReadPosition;
  405b9a:	68fb      	ldr	r3, [r7, #12]
  405b9c:	69ba      	ldr	r2, [r7, #24]
  405b9e:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  405ba0:	68fb      	ldr	r3, [r7, #12]
  405ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  405ba4:	2b00      	cmp	r3, #0
  405ba6:	d009      	beq.n	405bbc <xQueueGenericReceive+0xbc>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  405ba8:	68fb      	ldr	r3, [r7, #12]
  405baa:	3324      	adds	r3, #36	; 0x24
  405bac:	4618      	mov	r0, r3
  405bae:	4b3f      	ldr	r3, [pc, #252]	; (405cac <xQueueGenericReceive+0x1ac>)
  405bb0:	4798      	blx	r3
  405bb2:	4603      	mov	r3, r0
  405bb4:	2b00      	cmp	r3, #0
  405bb6:	d001      	beq.n	405bbc <xQueueGenericReceive+0xbc>
						{
							/* The task waiting has a higher priority than this task. */
							portYIELD_WITHIN_API();
  405bb8:	4b3d      	ldr	r3, [pc, #244]	; (405cb0 <xQueueGenericReceive+0x1b0>)
  405bba:	4798      	blx	r3
						}
					}
				}

				taskEXIT_CRITICAL();
  405bbc:	4b3d      	ldr	r3, [pc, #244]	; (405cb4 <xQueueGenericReceive+0x1b4>)
  405bbe:	4798      	blx	r3
				return pdPASS;
  405bc0:	2301      	movs	r3, #1
  405bc2:	e066      	b.n	405c92 <xQueueGenericReceive+0x192>
			}
			else
			{
				if( xTicksToWait == ( portTickType ) 0 )
  405bc4:	687b      	ldr	r3, [r7, #4]
  405bc6:	2b00      	cmp	r3, #0
  405bc8:	d103      	bne.n	405bd2 <xQueueGenericReceive+0xd2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
  405bca:	4b3a      	ldr	r3, [pc, #232]	; (405cb4 <xQueueGenericReceive+0x1b4>)
  405bcc:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
  405bce:	2300      	movs	r3, #0
  405bd0:	e05f      	b.n	405c92 <xQueueGenericReceive+0x192>
				}
				else if( xEntryTimeSet == pdFALSE )
  405bd2:	69fb      	ldr	r3, [r7, #28]
  405bd4:	2b00      	cmp	r3, #0
  405bd6:	d106      	bne.n	405be6 <xQueueGenericReceive+0xe6>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
  405bd8:	f107 0310 	add.w	r3, r7, #16
  405bdc:	4618      	mov	r0, r3
  405bde:	4b36      	ldr	r3, [pc, #216]	; (405cb8 <xQueueGenericReceive+0x1b8>)
  405be0:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
  405be2:	2301      	movs	r3, #1
  405be4:	61fb      	str	r3, [r7, #28]
				}
			}
		}
		taskEXIT_CRITICAL();
  405be6:	4b33      	ldr	r3, [pc, #204]	; (405cb4 <xQueueGenericReceive+0x1b4>)
  405be8:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
  405bea:	4b34      	ldr	r3, [pc, #208]	; (405cbc <xQueueGenericReceive+0x1bc>)
  405bec:	4798      	blx	r3
		prvLockQueue( pxQueue );
  405bee:	4b2c      	ldr	r3, [pc, #176]	; (405ca0 <xQueueGenericReceive+0x1a0>)
  405bf0:	4798      	blx	r3
  405bf2:	68fb      	ldr	r3, [r7, #12]
  405bf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  405bf6:	f1b3 3fff 	cmp.w	r3, #4294967295
  405bfa:	d102      	bne.n	405c02 <xQueueGenericReceive+0x102>
  405bfc:	68fb      	ldr	r3, [r7, #12]
  405bfe:	2200      	movs	r2, #0
  405c00:	645a      	str	r2, [r3, #68]	; 0x44
  405c02:	68fb      	ldr	r3, [r7, #12]
  405c04:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  405c06:	f1b3 3fff 	cmp.w	r3, #4294967295
  405c0a:	d102      	bne.n	405c12 <xQueueGenericReceive+0x112>
  405c0c:	68fb      	ldr	r3, [r7, #12]
  405c0e:	2200      	movs	r2, #0
  405c10:	649a      	str	r2, [r3, #72]	; 0x48
  405c12:	4b28      	ldr	r3, [pc, #160]	; (405cb4 <xQueueGenericReceive+0x1b4>)
  405c14:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  405c16:	f107 0210 	add.w	r2, r7, #16
  405c1a:	1d3b      	adds	r3, r7, #4
  405c1c:	4610      	mov	r0, r2
  405c1e:	4619      	mov	r1, r3
  405c20:	4b27      	ldr	r3, [pc, #156]	; (405cc0 <xQueueGenericReceive+0x1c0>)
  405c22:	4798      	blx	r3
  405c24:	4603      	mov	r3, r0
  405c26:	2b00      	cmp	r3, #0
  405c28:	d12b      	bne.n	405c82 <xQueueGenericReceive+0x182>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  405c2a:	68f8      	ldr	r0, [r7, #12]
  405c2c:	4b25      	ldr	r3, [pc, #148]	; (405cc4 <xQueueGenericReceive+0x1c4>)
  405c2e:	4798      	blx	r3
  405c30:	4603      	mov	r3, r0
  405c32:	2b00      	cmp	r3, #0
  405c34:	d01f      	beq.n	405c76 <xQueueGenericReceive+0x176>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  405c36:	68fb      	ldr	r3, [r7, #12]
  405c38:	681b      	ldr	r3, [r3, #0]
  405c3a:	2b00      	cmp	r3, #0
  405c3c:	d108      	bne.n	405c50 <xQueueGenericReceive+0x150>
					{
						portENTER_CRITICAL();
  405c3e:	4b18      	ldr	r3, [pc, #96]	; (405ca0 <xQueueGenericReceive+0x1a0>)
  405c40:	4798      	blx	r3
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  405c42:	68fb      	ldr	r3, [r7, #12]
  405c44:	685b      	ldr	r3, [r3, #4]
  405c46:	4618      	mov	r0, r3
  405c48:	4b1f      	ldr	r3, [pc, #124]	; (405cc8 <xQueueGenericReceive+0x1c8>)
  405c4a:	4798      	blx	r3
						}
						portEXIT_CRITICAL();
  405c4c:	4b19      	ldr	r3, [pc, #100]	; (405cb4 <xQueueGenericReceive+0x1b4>)
  405c4e:	4798      	blx	r3
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  405c50:	68fb      	ldr	r3, [r7, #12]
  405c52:	f103 0224 	add.w	r2, r3, #36	; 0x24
  405c56:	687b      	ldr	r3, [r7, #4]
  405c58:	4610      	mov	r0, r2
  405c5a:	4619      	mov	r1, r3
  405c5c:	4b1b      	ldr	r3, [pc, #108]	; (405ccc <xQueueGenericReceive+0x1cc>)
  405c5e:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  405c60:	68f8      	ldr	r0, [r7, #12]
  405c62:	4b1b      	ldr	r3, [pc, #108]	; (405cd0 <xQueueGenericReceive+0x1d0>)
  405c64:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  405c66:	4b1b      	ldr	r3, [pc, #108]	; (405cd4 <xQueueGenericReceive+0x1d4>)
  405c68:	4798      	blx	r3
  405c6a:	4603      	mov	r3, r0
  405c6c:	2b00      	cmp	r3, #0
  405c6e:	d10f      	bne.n	405c90 <xQueueGenericReceive+0x190>
				{
					portYIELD_WITHIN_API();
  405c70:	4b0f      	ldr	r3, [pc, #60]	; (405cb0 <xQueueGenericReceive+0x1b0>)
  405c72:	4798      	blx	r3
  405c74:	e00c      	b.n	405c90 <xQueueGenericReceive+0x190>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
  405c76:	68f8      	ldr	r0, [r7, #12]
  405c78:	4b15      	ldr	r3, [pc, #84]	; (405cd0 <xQueueGenericReceive+0x1d0>)
  405c7a:	4798      	blx	r3
				( void ) xTaskResumeAll();
  405c7c:	4b15      	ldr	r3, [pc, #84]	; (405cd4 <xQueueGenericReceive+0x1d4>)
  405c7e:	4798      	blx	r3
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
  405c80:	e75e      	b.n	405b40 <xQueueGenericReceive+0x40>
				( void ) xTaskResumeAll();
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
  405c82:	68f8      	ldr	r0, [r7, #12]
  405c84:	4b12      	ldr	r3, [pc, #72]	; (405cd0 <xQueueGenericReceive+0x1d0>)
  405c86:	4798      	blx	r3
			( void ) xTaskResumeAll();
  405c88:	4b12      	ldr	r3, [pc, #72]	; (405cd4 <xQueueGenericReceive+0x1d4>)
  405c8a:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
  405c8c:	2300      	movs	r3, #0
  405c8e:	e000      	b.n	405c92 <xQueueGenericReceive+0x192>
		}
	}
  405c90:	e756      	b.n	405b40 <xQueueGenericReceive+0x40>
}
  405c92:	4618      	mov	r0, r3
  405c94:	3720      	adds	r7, #32
  405c96:	46bd      	mov	sp, r7
  405c98:	bd80      	pop	{r7, pc}
  405c9a:	bf00      	nop
  405c9c:	0040533d 	.word	0x0040533d
  405ca0:	004052f9 	.word	0x004052f9
  405ca4:	00405d99 	.word	0x00405d99
  405ca8:	00406d51 	.word	0x00406d51
  405cac:	004068dd 	.word	0x004068dd
  405cb0:	004052e1 	.word	0x004052e1
  405cb4:	00405315 	.word	0x00405315
  405cb8:	00406999 	.word	0x00406999
  405cbc:	0040646d 	.word	0x0040646d
  405cc0:	004069d1 	.word	0x004069d1
  405cc4:	00405e91 	.word	0x00405e91
  405cc8:	00406dad 	.word	0x00406dad
  405ccc:	004067fd 	.word	0x004067fd
  405cd0:	00405de9 	.word	0x00405de9
  405cd4:	00406489 	.word	0x00406489

00405cd8 <prvCopyDataToQueue>:

#endif
/*-----------------------------------------------------------*/

static void prvCopyDataToQueue( xQUEUE *pxQueue, const void *pvItemToQueue, portBASE_TYPE xPosition )
{
  405cd8:	b580      	push	{r7, lr}
  405cda:	b084      	sub	sp, #16
  405cdc:	af00      	add	r7, sp, #0
  405cde:	60f8      	str	r0, [r7, #12]
  405ce0:	60b9      	str	r1, [r7, #8]
  405ce2:	607a      	str	r2, [r7, #4]
	if( pxQueue->uxItemSize == ( unsigned portBASE_TYPE ) 0 )
  405ce4:	68fb      	ldr	r3, [r7, #12]
  405ce6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405ce8:	2b00      	cmp	r3, #0
  405cea:	d10c      	bne.n	405d06 <prvCopyDataToQueue+0x2e>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  405cec:	68fb      	ldr	r3, [r7, #12]
  405cee:	681b      	ldr	r3, [r3, #0]
  405cf0:	2b00      	cmp	r3, #0
  405cf2:	d145      	bne.n	405d80 <prvCopyDataToQueue+0xa8>
			{
				/* The mutex is no longer being held. */
				vTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  405cf4:	68fb      	ldr	r3, [r7, #12]
  405cf6:	685b      	ldr	r3, [r3, #4]
  405cf8:	4618      	mov	r0, r3
  405cfa:	4b25      	ldr	r3, [pc, #148]	; (405d90 <prvCopyDataToQueue+0xb8>)
  405cfc:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  405cfe:	68fb      	ldr	r3, [r7, #12]
  405d00:	2200      	movs	r2, #0
  405d02:	605a      	str	r2, [r3, #4]
  405d04:	e03c      	b.n	405d80 <prvCopyDataToQueue+0xa8>
			}
		}
		#endif
	}
	else if( xPosition == queueSEND_TO_BACK )
  405d06:	687b      	ldr	r3, [r7, #4]
  405d08:	2b00      	cmp	r3, #0
  405d0a:	d11a      	bne.n	405d42 <prvCopyDataToQueue+0x6a>
	{
		memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  405d0c:	68fb      	ldr	r3, [r7, #12]
  405d0e:	689a      	ldr	r2, [r3, #8]
  405d10:	68fb      	ldr	r3, [r7, #12]
  405d12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405d14:	4610      	mov	r0, r2
  405d16:	68b9      	ldr	r1, [r7, #8]
  405d18:	461a      	mov	r2, r3
  405d1a:	4b1e      	ldr	r3, [pc, #120]	; (405d94 <prvCopyDataToQueue+0xbc>)
  405d1c:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  405d1e:	68fb      	ldr	r3, [r7, #12]
  405d20:	689a      	ldr	r2, [r3, #8]
  405d22:	68fb      	ldr	r3, [r7, #12]
  405d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405d26:	441a      	add	r2, r3
  405d28:	68fb      	ldr	r3, [r7, #12]
  405d2a:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail )
  405d2c:	68fb      	ldr	r3, [r7, #12]
  405d2e:	689a      	ldr	r2, [r3, #8]
  405d30:	68fb      	ldr	r3, [r7, #12]
  405d32:	685b      	ldr	r3, [r3, #4]
  405d34:	429a      	cmp	r2, r3
  405d36:	d323      	bcc.n	405d80 <prvCopyDataToQueue+0xa8>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
  405d38:	68fb      	ldr	r3, [r7, #12]
  405d3a:	681a      	ldr	r2, [r3, #0]
  405d3c:	68fb      	ldr	r3, [r7, #12]
  405d3e:	609a      	str	r2, [r3, #8]
  405d40:	e01e      	b.n	405d80 <prvCopyDataToQueue+0xa8>
		}
	}
	else
	{
		memcpy( ( void * ) pxQueue->pcReadFrom, pvItemToQueue, ( unsigned ) pxQueue->uxItemSize );
  405d42:	68fb      	ldr	r3, [r7, #12]
  405d44:	68da      	ldr	r2, [r3, #12]
  405d46:	68fb      	ldr	r3, [r7, #12]
  405d48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405d4a:	4610      	mov	r0, r2
  405d4c:	68b9      	ldr	r1, [r7, #8]
  405d4e:	461a      	mov	r2, r3
  405d50:	4b10      	ldr	r3, [pc, #64]	; (405d94 <prvCopyDataToQueue+0xbc>)
  405d52:	4798      	blx	r3
		pxQueue->pcReadFrom -= pxQueue->uxItemSize;
  405d54:	68fb      	ldr	r3, [r7, #12]
  405d56:	68da      	ldr	r2, [r3, #12]
  405d58:	68fb      	ldr	r3, [r7, #12]
  405d5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405d5c:	425b      	negs	r3, r3
  405d5e:	441a      	add	r2, r3
  405d60:	68fb      	ldr	r3, [r7, #12]
  405d62:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom < pxQueue->pcHead )
  405d64:	68fb      	ldr	r3, [r7, #12]
  405d66:	68da      	ldr	r2, [r3, #12]
  405d68:	68fb      	ldr	r3, [r7, #12]
  405d6a:	681b      	ldr	r3, [r3, #0]
  405d6c:	429a      	cmp	r2, r3
  405d6e:	d207      	bcs.n	405d80 <prvCopyDataToQueue+0xa8>
		{
			pxQueue->pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  405d70:	68fb      	ldr	r3, [r7, #12]
  405d72:	685a      	ldr	r2, [r3, #4]
  405d74:	68fb      	ldr	r3, [r7, #12]
  405d76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405d78:	425b      	negs	r3, r3
  405d7a:	441a      	add	r2, r3
  405d7c:	68fb      	ldr	r3, [r7, #12]
  405d7e:	60da      	str	r2, [r3, #12]
		}
	}

	++( pxQueue->uxMessagesWaiting );
  405d80:	68fb      	ldr	r3, [r7, #12]
  405d82:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  405d84:	1c5a      	adds	r2, r3, #1
  405d86:	68fb      	ldr	r3, [r7, #12]
  405d88:	639a      	str	r2, [r3, #56]	; 0x38
}
  405d8a:	3710      	adds	r7, #16
  405d8c:	46bd      	mov	sp, r7
  405d8e:	bd80      	pop	{r7, pc}
  405d90:	00406e5d 	.word	0x00406e5d
  405d94:	0040a865 	.word	0x0040a865

00405d98 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( xQUEUE * const pxQueue, const void *pvBuffer )
{
  405d98:	b580      	push	{r7, lr}
  405d9a:	b082      	sub	sp, #8
  405d9c:	af00      	add	r7, sp, #0
  405d9e:	6078      	str	r0, [r7, #4]
  405da0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxQueueType != queueQUEUE_IS_MUTEX )
  405da2:	687b      	ldr	r3, [r7, #4]
  405da4:	681b      	ldr	r3, [r3, #0]
  405da6:	2b00      	cmp	r3, #0
  405da8:	d019      	beq.n	405dde <prvCopyDataFromQueue+0x46>
	{
		pxQueue->pcReadFrom += pxQueue->uxItemSize;
  405daa:	687b      	ldr	r3, [r7, #4]
  405dac:	68da      	ldr	r2, [r3, #12]
  405dae:	687b      	ldr	r3, [r7, #4]
  405db0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405db2:	441a      	add	r2, r3
  405db4:	687b      	ldr	r3, [r7, #4]
  405db6:	60da      	str	r2, [r3, #12]
		if( pxQueue->pcReadFrom >= pxQueue->pcTail )
  405db8:	687b      	ldr	r3, [r7, #4]
  405dba:	68da      	ldr	r2, [r3, #12]
  405dbc:	687b      	ldr	r3, [r7, #4]
  405dbe:	685b      	ldr	r3, [r3, #4]
  405dc0:	429a      	cmp	r2, r3
  405dc2:	d303      	bcc.n	405dcc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->pcReadFrom = pxQueue->pcHead;
  405dc4:	687b      	ldr	r3, [r7, #4]
  405dc6:	681a      	ldr	r2, [r3, #0]
  405dc8:	687b      	ldr	r3, [r7, #4]
  405dca:	60da      	str	r2, [r3, #12]
		}
		memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->pcReadFrom, ( unsigned ) pxQueue->uxItemSize );
  405dcc:	687b      	ldr	r3, [r7, #4]
  405dce:	68da      	ldr	r2, [r3, #12]
  405dd0:	687b      	ldr	r3, [r7, #4]
  405dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  405dd4:	6838      	ldr	r0, [r7, #0]
  405dd6:	4611      	mov	r1, r2
  405dd8:	461a      	mov	r2, r3
  405dda:	4b02      	ldr	r3, [pc, #8]	; (405de4 <prvCopyDataFromQueue+0x4c>)
  405ddc:	4798      	blx	r3
	}
}
  405dde:	3708      	adds	r7, #8
  405de0:	46bd      	mov	sp, r7
  405de2:	bd80      	pop	{r7, pc}
  405de4:	0040a865 	.word	0x0040a865

00405de8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( xQueueHandle pxQueue )
{
  405de8:	b580      	push	{r7, lr}
  405dea:	b082      	sub	sp, #8
  405dec:	af00      	add	r7, sp, #0
  405dee:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
  405df0:	4b23      	ldr	r3, [pc, #140]	; (405e80 <prvUnlockQueue+0x98>)
  405df2:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  405df4:	e014      	b.n	405e20 <prvUnlockQueue+0x38>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  405df6:	687b      	ldr	r3, [r7, #4]
  405df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  405dfa:	2b00      	cmp	r3, #0
  405dfc:	d00f      	beq.n	405e1e <prvUnlockQueue+0x36>
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  405dfe:	687b      	ldr	r3, [r7, #4]
  405e00:	3324      	adds	r3, #36	; 0x24
  405e02:	4618      	mov	r0, r3
  405e04:	4b1f      	ldr	r3, [pc, #124]	; (405e84 <prvUnlockQueue+0x9c>)
  405e06:	4798      	blx	r3
  405e08:	4603      	mov	r3, r0
  405e0a:	2b00      	cmp	r3, #0
  405e0c:	d001      	beq.n	405e12 <prvUnlockQueue+0x2a>
				{
					/* The task waiting has a higher priority so record that a
					context	switch is required. */
					vTaskMissedYield();
  405e0e:	4b1e      	ldr	r3, [pc, #120]	; (405e88 <prvUnlockQueue+0xa0>)
  405e10:	4798      	blx	r3
				}

				--( pxQueue->xTxLock );
  405e12:	687b      	ldr	r3, [r7, #4]
  405e14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  405e16:	1e5a      	subs	r2, r3, #1
  405e18:	687b      	ldr	r3, [r7, #4]
  405e1a:	649a      	str	r2, [r3, #72]	; 0x48
  405e1c:	e000      	b.n	405e20 <prvUnlockQueue+0x38>
			}
			else
			{
				break;
  405e1e:	e003      	b.n	405e28 <prvUnlockQueue+0x40>
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  405e20:	687b      	ldr	r3, [r7, #4]
  405e22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  405e24:	2b00      	cmp	r3, #0
  405e26:	dce6      	bgt.n	405df6 <prvUnlockQueue+0xe>
			{
				break;
			}
		}

		pxQueue->xTxLock = queueUNLOCKED;
  405e28:	687b      	ldr	r3, [r7, #4]
  405e2a:	f04f 32ff 	mov.w	r2, #4294967295
  405e2e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
  405e30:	4b16      	ldr	r3, [pc, #88]	; (405e8c <prvUnlockQueue+0xa4>)
  405e32:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
  405e34:	4b12      	ldr	r3, [pc, #72]	; (405e80 <prvUnlockQueue+0x98>)
  405e36:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  405e38:	e014      	b.n	405e64 <prvUnlockQueue+0x7c>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  405e3a:	687b      	ldr	r3, [r7, #4]
  405e3c:	691b      	ldr	r3, [r3, #16]
  405e3e:	2b00      	cmp	r3, #0
  405e40:	d00f      	beq.n	405e62 <prvUnlockQueue+0x7a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  405e42:	687b      	ldr	r3, [r7, #4]
  405e44:	3310      	adds	r3, #16
  405e46:	4618      	mov	r0, r3
  405e48:	4b0e      	ldr	r3, [pc, #56]	; (405e84 <prvUnlockQueue+0x9c>)
  405e4a:	4798      	blx	r3
  405e4c:	4603      	mov	r3, r0
  405e4e:	2b00      	cmp	r3, #0
  405e50:	d001      	beq.n	405e56 <prvUnlockQueue+0x6e>
				{
					vTaskMissedYield();
  405e52:	4b0d      	ldr	r3, [pc, #52]	; (405e88 <prvUnlockQueue+0xa0>)
  405e54:	4798      	blx	r3
				}

				--( pxQueue->xRxLock );
  405e56:	687b      	ldr	r3, [r7, #4]
  405e58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  405e5a:	1e5a      	subs	r2, r3, #1
  405e5c:	687b      	ldr	r3, [r7, #4]
  405e5e:	645a      	str	r2, [r3, #68]	; 0x44
  405e60:	e000      	b.n	405e64 <prvUnlockQueue+0x7c>
			}
			else
			{
				break;
  405e62:	e003      	b.n	405e6c <prvUnlockQueue+0x84>
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  405e64:	687b      	ldr	r3, [r7, #4]
  405e66:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  405e68:	2b00      	cmp	r3, #0
  405e6a:	dce6      	bgt.n	405e3a <prvUnlockQueue+0x52>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
  405e6c:	687b      	ldr	r3, [r7, #4]
  405e6e:	f04f 32ff 	mov.w	r2, #4294967295
  405e72:	645a      	str	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
  405e74:	4b05      	ldr	r3, [pc, #20]	; (405e8c <prvUnlockQueue+0xa4>)
  405e76:	4798      	blx	r3
}
  405e78:	3708      	adds	r7, #8
  405e7a:	46bd      	mov	sp, r7
  405e7c:	bd80      	pop	{r7, pc}
  405e7e:	bf00      	nop
  405e80:	004052f9 	.word	0x004052f9
  405e84:	004068dd 	.word	0x004068dd
  405e88:	00406a85 	.word	0x00406a85
  405e8c:	00405315 	.word	0x00405315

00405e90 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueEmpty( const xQueueHandle pxQueue )
{
  405e90:	b580      	push	{r7, lr}
  405e92:	b084      	sub	sp, #16
  405e94:	af00      	add	r7, sp, #0
  405e96:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  405e98:	4b08      	ldr	r3, [pc, #32]	; (405ebc <prvIsQueueEmpty+0x2c>)
  405e9a:	4798      	blx	r3
		xReturn = ( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0 );
  405e9c:	687b      	ldr	r3, [r7, #4]
  405e9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  405ea0:	2b00      	cmp	r3, #0
  405ea2:	bf14      	ite	ne
  405ea4:	2300      	movne	r3, #0
  405ea6:	2301      	moveq	r3, #1
  405ea8:	b2db      	uxtb	r3, r3
  405eaa:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
  405eac:	4b04      	ldr	r3, [pc, #16]	; (405ec0 <prvIsQueueEmpty+0x30>)
  405eae:	4798      	blx	r3

	return xReturn;
  405eb0:	68fb      	ldr	r3, [r7, #12]
}
  405eb2:	4618      	mov	r0, r3
  405eb4:	3710      	adds	r7, #16
  405eb6:	46bd      	mov	sp, r7
  405eb8:	bd80      	pop	{r7, pc}
  405eba:	bf00      	nop
  405ebc:	004052f9 	.word	0x004052f9
  405ec0:	00405315 	.word	0x00405315

00405ec4 <prvIsQueueFull>:
	return xReturn;
}
/*-----------------------------------------------------------*/

static signed portBASE_TYPE prvIsQueueFull( const xQueueHandle pxQueue )
{
  405ec4:	b580      	push	{r7, lr}
  405ec6:	b084      	sub	sp, #16
  405ec8:	af00      	add	r7, sp, #0
  405eca:	6078      	str	r0, [r7, #4]
signed portBASE_TYPE xReturn;

	taskENTER_CRITICAL();
  405ecc:	4b09      	ldr	r3, [pc, #36]	; (405ef4 <prvIsQueueFull+0x30>)
  405ece:	4798      	blx	r3
		xReturn = ( pxQueue->uxMessagesWaiting == pxQueue->uxLength );
  405ed0:	687b      	ldr	r3, [r7, #4]
  405ed2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  405ed4:	687b      	ldr	r3, [r7, #4]
  405ed6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  405ed8:	429a      	cmp	r2, r3
  405eda:	bf14      	ite	ne
  405edc:	2300      	movne	r3, #0
  405ede:	2301      	moveq	r3, #1
  405ee0:	b2db      	uxtb	r3, r3
  405ee2:	60fb      	str	r3, [r7, #12]
	taskEXIT_CRITICAL();
  405ee4:	4b04      	ldr	r3, [pc, #16]	; (405ef8 <prvIsQueueFull+0x34>)
  405ee6:	4798      	blx	r3

	return xReturn;
  405ee8:	68fb      	ldr	r3, [r7, #12]
}
  405eea:	4618      	mov	r0, r3
  405eec:	3710      	adds	r7, #16
  405eee:	46bd      	mov	sp, r7
  405ef0:	bd80      	pop	{r7, pc}
  405ef2:	bf00      	nop
  405ef4:	004052f9 	.word	0x004052f9
  405ef8:	00405315 	.word	0x00405315

00405efc <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vQueueWaitForMessageRestricted( xQueueHandle pxQueue, portTickType xTicksToWait )
	{
  405efc:	b580      	push	{r7, lr}
  405efe:	b082      	sub	sp, #8
  405f00:	af00      	add	r7, sp, #0
  405f02:	6078      	str	r0, [r7, #4]
  405f04:	6039      	str	r1, [r7, #0]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
  405f06:	4b12      	ldr	r3, [pc, #72]	; (405f50 <vQueueWaitForMessageRestricted+0x54>)
  405f08:	4798      	blx	r3
  405f0a:	687b      	ldr	r3, [r7, #4]
  405f0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
  405f0e:	f1b3 3fff 	cmp.w	r3, #4294967295
  405f12:	d102      	bne.n	405f1a <vQueueWaitForMessageRestricted+0x1e>
  405f14:	687b      	ldr	r3, [r7, #4]
  405f16:	2200      	movs	r2, #0
  405f18:	645a      	str	r2, [r3, #68]	; 0x44
  405f1a:	687b      	ldr	r3, [r7, #4]
  405f1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  405f1e:	f1b3 3fff 	cmp.w	r3, #4294967295
  405f22:	d102      	bne.n	405f2a <vQueueWaitForMessageRestricted+0x2e>
  405f24:	687b      	ldr	r3, [r7, #4]
  405f26:	2200      	movs	r2, #0
  405f28:	649a      	str	r2, [r3, #72]	; 0x48
  405f2a:	4b0a      	ldr	r3, [pc, #40]	; (405f54 <vQueueWaitForMessageRestricted+0x58>)
  405f2c:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( unsigned portBASE_TYPE ) 0U )
  405f2e:	687b      	ldr	r3, [r7, #4]
  405f30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
  405f32:	2b00      	cmp	r3, #0
  405f34:	d105      	bne.n	405f42 <vQueueWaitForMessageRestricted+0x46>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  405f36:	687b      	ldr	r3, [r7, #4]
  405f38:	3324      	adds	r3, #36	; 0x24
  405f3a:	4618      	mov	r0, r3
  405f3c:	6839      	ldr	r1, [r7, #0]
  405f3e:	4b06      	ldr	r3, [pc, #24]	; (405f58 <vQueueWaitForMessageRestricted+0x5c>)
  405f40:	4798      	blx	r3
		}
		prvUnlockQueue( pxQueue );
  405f42:	6878      	ldr	r0, [r7, #4]
  405f44:	4b05      	ldr	r3, [pc, #20]	; (405f5c <vQueueWaitForMessageRestricted+0x60>)
  405f46:	4798      	blx	r3
	}
  405f48:	3708      	adds	r7, #8
  405f4a:	46bd      	mov	sp, r7
  405f4c:	bd80      	pop	{r7, pc}
  405f4e:	bf00      	nop
  405f50:	004052f9 	.word	0x004052f9
  405f54:	00405315 	.word	0x00405315
  405f58:	0040687d 	.word	0x0040687d
  405f5c:	00405de9 	.word	0x00405de9

00405f60 <xTaskGenericCreate>:
/*-----------------------------------------------------------
 * TASK CREATION API documented in task.h
 *----------------------------------------------------------*/

signed portBASE_TYPE xTaskGenericCreate( pdTASK_CODE pxTaskCode, const signed char * const pcName, unsigned short usStackDepth, void *pvParameters, unsigned portBASE_TYPE uxPriority, xTaskHandle *pxCreatedTask, portSTACK_TYPE *puxStackBuffer, const xMemoryRegion * const xRegions )
{
  405f60:	b590      	push	{r4, r7, lr}
  405f62:	b08b      	sub	sp, #44	; 0x2c
  405f64:	af02      	add	r7, sp, #8
  405f66:	60f8      	str	r0, [r7, #12]
  405f68:	60b9      	str	r1, [r7, #8]
  405f6a:	603b      	str	r3, [r7, #0]
  405f6c:	4613      	mov	r3, r2
  405f6e:	80fb      	strh	r3, [r7, #6]
signed portBASE_TYPE xReturn;
tskTCB * pxNewTCB;

	configASSERT( pxTaskCode );
  405f70:	68fb      	ldr	r3, [r7, #12]
  405f72:	2b00      	cmp	r3, #0
  405f74:	d103      	bne.n	405f7e <xTaskGenericCreate+0x1e>
  405f76:	4b5a      	ldr	r3, [pc, #360]	; (4060e0 <xTaskGenericCreate+0x180>)
  405f78:	4798      	blx	r3
  405f7a:	bf00      	nop
  405f7c:	e7fd      	b.n	405f7a <xTaskGenericCreate+0x1a>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
  405f7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  405f80:	2b05      	cmp	r3, #5
  405f82:	d903      	bls.n	405f8c <xTaskGenericCreate+0x2c>
  405f84:	4b56      	ldr	r3, [pc, #344]	; (4060e0 <xTaskGenericCreate+0x180>)
  405f86:	4798      	blx	r3
  405f88:	bf00      	nop
  405f8a:	e7fd      	b.n	405f88 <xTaskGenericCreate+0x28>

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
  405f8c:	88fb      	ldrh	r3, [r7, #6]
  405f8e:	4618      	mov	r0, r3
  405f90:	6bb9      	ldr	r1, [r7, #56]	; 0x38
  405f92:	4b54      	ldr	r3, [pc, #336]	; (4060e4 <xTaskGenericCreate+0x184>)
  405f94:	4798      	blx	r3
  405f96:	61b8      	str	r0, [r7, #24]

	if( pxNewTCB != NULL )
  405f98:	69bb      	ldr	r3, [r7, #24]
  405f9a:	2b00      	cmp	r3, #0
  405f9c:	f000 8088 	beq.w	4060b0 <xTaskGenericCreate+0x150>
		stack grows from high memory to low (as per the 80x86) or visa versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( unsigned short ) 1 );
  405fa0:	69bb      	ldr	r3, [r7, #24]
  405fa2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  405fa4:	88fb      	ldrh	r3, [r7, #6]
  405fa6:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
  405faa:	3b01      	subs	r3, #1
  405fac:	009b      	lsls	r3, r3, #2
  405fae:	4413      	add	r3, r2
  405fb0:	617b      	str	r3, [r7, #20]
			pxTopOfStack = ( portSTACK_TYPE * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) );
  405fb2:	697b      	ldr	r3, [r7, #20]
  405fb4:	f023 0307 	bic.w	r3, r3, #7
  405fb8:	617b      	str	r3, [r7, #20]

			/* Check the alignment of the calculated top of stack is correct. */
			configASSERT( ( ( ( unsigned long ) pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
  405fba:	697b      	ldr	r3, [r7, #20]
  405fbc:	f003 0307 	and.w	r3, r3, #7
  405fc0:	2b00      	cmp	r3, #0
  405fc2:	d003      	beq.n	405fcc <xTaskGenericCreate+0x6c>
  405fc4:	4b46      	ldr	r3, [pc, #280]	; (4060e0 <xTaskGenericCreate+0x180>)
  405fc6:	4798      	blx	r3
  405fc8:	bf00      	nop
  405fca:	e7fd      	b.n	405fc8 <xTaskGenericCreate+0x68>
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
  405fcc:	88fb      	ldrh	r3, [r7, #6]
  405fce:	9300      	str	r3, [sp, #0]
  405fd0:	69b8      	ldr	r0, [r7, #24]
  405fd2:	68b9      	ldr	r1, [r7, #8]
  405fd4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  405fd6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  405fd8:	4c43      	ldr	r4, [pc, #268]	; (4060e8 <xTaskGenericCreate+0x188>)
  405fda:	47a0      	blx	r4
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  405fdc:	6978      	ldr	r0, [r7, #20]
  405fde:	68f9      	ldr	r1, [r7, #12]
  405fe0:	683a      	ldr	r2, [r7, #0]
  405fe2:	4b42      	ldr	r3, [pc, #264]	; (4060ec <xTaskGenericCreate+0x18c>)
  405fe4:	4798      	blx	r3
  405fe6:	4602      	mov	r2, r0
  405fe8:	69bb      	ldr	r3, [r7, #24]
  405fea:	601a      	str	r2, [r3, #0]
		}
		#endif

		/* Check the alignment of the initialised stack. */
		portALIGNMENT_ASSERT_pxCurrentTCB( ( ( ( unsigned long ) pxNewTCB->pxTopOfStack & ( unsigned long ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
  405fec:	69bb      	ldr	r3, [r7, #24]
  405fee:	681b      	ldr	r3, [r3, #0]
  405ff0:	f003 0307 	and.w	r3, r3, #7
  405ff4:	2b00      	cmp	r3, #0
  405ff6:	d003      	beq.n	406000 <xTaskGenericCreate+0xa0>
  405ff8:	4b39      	ldr	r3, [pc, #228]	; (4060e0 <xTaskGenericCreate+0x180>)
  405ffa:	4798      	blx	r3
  405ffc:	bf00      	nop
  405ffe:	e7fd      	b.n	405ffc <xTaskGenericCreate+0x9c>

		if( ( void * ) pxCreatedTask != NULL )
  406000:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  406002:	2b00      	cmp	r3, #0
  406004:	d002      	beq.n	40600c <xTaskGenericCreate+0xac>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( xTaskHandle ) pxNewTCB;
  406006:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  406008:	69ba      	ldr	r2, [r7, #24]
  40600a:	601a      	str	r2, [r3, #0]
		}

		/* We are going to manipulate the task queues to add this task to a
		ready list, so must make sure no interrupts occur. */
		taskENTER_CRITICAL();
  40600c:	4b38      	ldr	r3, [pc, #224]	; (4060f0 <xTaskGenericCreate+0x190>)
  40600e:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
  406010:	4b38      	ldr	r3, [pc, #224]	; (4060f4 <xTaskGenericCreate+0x194>)
  406012:	681b      	ldr	r3, [r3, #0]
  406014:	1c5a      	adds	r2, r3, #1
  406016:	4b37      	ldr	r3, [pc, #220]	; (4060f4 <xTaskGenericCreate+0x194>)
  406018:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
  40601a:	4b37      	ldr	r3, [pc, #220]	; (4060f8 <xTaskGenericCreate+0x198>)
  40601c:	681b      	ldr	r3, [r3, #0]
  40601e:	2b00      	cmp	r3, #0
  406020:	d109      	bne.n	406036 <xTaskGenericCreate+0xd6>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
  406022:	4b35      	ldr	r3, [pc, #212]	; (4060f8 <xTaskGenericCreate+0x198>)
  406024:	69ba      	ldr	r2, [r7, #24]
  406026:	601a      	str	r2, [r3, #0]

				if( uxCurrentNumberOfTasks == ( unsigned portBASE_TYPE ) 1 )
  406028:	4b32      	ldr	r3, [pc, #200]	; (4060f4 <xTaskGenericCreate+0x194>)
  40602a:	681b      	ldr	r3, [r3, #0]
  40602c:	2b01      	cmp	r3, #1
  40602e:	d10f      	bne.n	406050 <xTaskGenericCreate+0xf0>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
  406030:	4b32      	ldr	r3, [pc, #200]	; (4060fc <xTaskGenericCreate+0x19c>)
  406032:	4798      	blx	r3
  406034:	e00c      	b.n	406050 <xTaskGenericCreate+0xf0>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
  406036:	4b32      	ldr	r3, [pc, #200]	; (406100 <xTaskGenericCreate+0x1a0>)
  406038:	681b      	ldr	r3, [r3, #0]
  40603a:	2b00      	cmp	r3, #0
  40603c:	d108      	bne.n	406050 <xTaskGenericCreate+0xf0>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
  40603e:	4b2e      	ldr	r3, [pc, #184]	; (4060f8 <xTaskGenericCreate+0x198>)
  406040:	681b      	ldr	r3, [r3, #0]
  406042:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406044:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  406046:	429a      	cmp	r2, r3
  406048:	d802      	bhi.n	406050 <xTaskGenericCreate+0xf0>
					{
						pxCurrentTCB = pxNewTCB;
  40604a:	4b2b      	ldr	r3, [pc, #172]	; (4060f8 <xTaskGenericCreate+0x198>)
  40604c:	69ba      	ldr	r2, [r7, #24]
  40604e:	601a      	str	r2, [r3, #0]
				}
			}

			/* Remember the top priority to make context switching faster.  Use
			the priority in pxNewTCB as this has been capped to a valid value. */
			if( pxNewTCB->uxPriority > uxTopUsedPriority )
  406050:	69bb      	ldr	r3, [r7, #24]
  406052:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406054:	4b2b      	ldr	r3, [pc, #172]	; (406104 <xTaskGenericCreate+0x1a4>)
  406056:	681b      	ldr	r3, [r3, #0]
  406058:	429a      	cmp	r2, r3
  40605a:	d903      	bls.n	406064 <xTaskGenericCreate+0x104>
			{
				uxTopUsedPriority = pxNewTCB->uxPriority;
  40605c:	69bb      	ldr	r3, [r7, #24]
  40605e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406060:	4b28      	ldr	r3, [pc, #160]	; (406104 <xTaskGenericCreate+0x1a4>)
  406062:	601a      	str	r2, [r3, #0]
			}

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  406064:	4b28      	ldr	r3, [pc, #160]	; (406108 <xTaskGenericCreate+0x1a8>)
  406066:	681a      	ldr	r2, [r3, #0]
  406068:	69bb      	ldr	r3, [r7, #24]
  40606a:	641a      	str	r2, [r3, #64]	; 0x40
			}
			#endif
			uxTaskNumber++;
  40606c:	4b26      	ldr	r3, [pc, #152]	; (406108 <xTaskGenericCreate+0x1a8>)
  40606e:	681b      	ldr	r3, [r3, #0]
  406070:	1c5a      	adds	r2, r3, #1
  406072:	4b25      	ldr	r3, [pc, #148]	; (406108 <xTaskGenericCreate+0x1a8>)
  406074:	601a      	str	r2, [r3, #0]

			prvAddTaskToReadyQueue( pxNewTCB );
  406076:	69bb      	ldr	r3, [r7, #24]
  406078:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40607a:	4b24      	ldr	r3, [pc, #144]	; (40610c <xTaskGenericCreate+0x1ac>)
  40607c:	681b      	ldr	r3, [r3, #0]
  40607e:	429a      	cmp	r2, r3
  406080:	d903      	bls.n	40608a <xTaskGenericCreate+0x12a>
  406082:	69bb      	ldr	r3, [r7, #24]
  406084:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406086:	4b21      	ldr	r3, [pc, #132]	; (40610c <xTaskGenericCreate+0x1ac>)
  406088:	601a      	str	r2, [r3, #0]
  40608a:	69bb      	ldr	r3, [r7, #24]
  40608c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40608e:	4613      	mov	r3, r2
  406090:	009b      	lsls	r3, r3, #2
  406092:	4413      	add	r3, r2
  406094:	009b      	lsls	r3, r3, #2
  406096:	4a1e      	ldr	r2, [pc, #120]	; (406110 <xTaskGenericCreate+0x1b0>)
  406098:	441a      	add	r2, r3
  40609a:	69bb      	ldr	r3, [r7, #24]
  40609c:	3304      	adds	r3, #4
  40609e:	4610      	mov	r0, r2
  4060a0:	4619      	mov	r1, r3
  4060a2:	4b1c      	ldr	r3, [pc, #112]	; (406114 <xTaskGenericCreate+0x1b4>)
  4060a4:	4798      	blx	r3

			xReturn = pdPASS;
  4060a6:	2301      	movs	r3, #1
  4060a8:	61fb      	str	r3, [r7, #28]
			portSETUP_TCB( pxNewTCB );
			traceTASK_CREATE( pxNewTCB );
		}
		taskEXIT_CRITICAL();
  4060aa:	4b1b      	ldr	r3, [pc, #108]	; (406118 <xTaskGenericCreate+0x1b8>)
  4060ac:	4798      	blx	r3
  4060ae:	e002      	b.n	4060b6 <xTaskGenericCreate+0x156>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  4060b0:	f04f 33ff 	mov.w	r3, #4294967295
  4060b4:	61fb      	str	r3, [r7, #28]
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
  4060b6:	69fb      	ldr	r3, [r7, #28]
  4060b8:	2b01      	cmp	r3, #1
  4060ba:	d10b      	bne.n	4060d4 <xTaskGenericCreate+0x174>
	{
		if( xSchedulerRunning != pdFALSE )
  4060bc:	4b10      	ldr	r3, [pc, #64]	; (406100 <xTaskGenericCreate+0x1a0>)
  4060be:	681b      	ldr	r3, [r3, #0]
  4060c0:	2b00      	cmp	r3, #0
  4060c2:	d007      	beq.n	4060d4 <xTaskGenericCreate+0x174>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
  4060c4:	4b0c      	ldr	r3, [pc, #48]	; (4060f8 <xTaskGenericCreate+0x198>)
  4060c6:	681b      	ldr	r3, [r3, #0]
  4060c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4060ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  4060cc:	429a      	cmp	r2, r3
  4060ce:	d201      	bcs.n	4060d4 <xTaskGenericCreate+0x174>
			{
				portYIELD_WITHIN_API();
  4060d0:	4b12      	ldr	r3, [pc, #72]	; (40611c <xTaskGenericCreate+0x1bc>)
  4060d2:	4798      	blx	r3
			}
		}
	}

	return xReturn;
  4060d4:	69fb      	ldr	r3, [r7, #28]
}
  4060d6:	4618      	mov	r0, r3
  4060d8:	3724      	adds	r7, #36	; 0x24
  4060da:	46bd      	mov	sp, r7
  4060dc:	bd90      	pop	{r4, r7, pc}
  4060de:	bf00      	nop
  4060e0:	0040533d 	.word	0x0040533d
  4060e4:	00406cbd 	.word	0x00406cbd
  4060e8:	00406acd 	.word	0x00406acd
  4060ec:	00405219 	.word	0x00405219
  4060f0:	004052f9 	.word	0x004052f9
  4060f4:	20003e58 	.word	0x20003e58
  4060f8:	20003d6c 	.word	0x20003d6c
  4060fc:	00406b41 	.word	0x00406b41
  406100:	20003e68 	.word	0x20003e68
  406104:	20003e60 	.word	0x20003e60
  406108:	20003e7c 	.word	0x20003e7c
  40610c:	20003e64 	.word	0x20003e64
  406110:	20003d70 	.word	0x20003d70
  406114:	00405065 	.word	0x00405065
  406118:	00405315 	.word	0x00405315
  40611c:	004052e1 	.word	0x004052e1

00406120 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( xTaskHandle pxTaskToDelete )
	{
  406120:	b580      	push	{r7, lr}
  406122:	b084      	sub	sp, #16
  406124:	af00      	add	r7, sp, #0
  406126:	6078      	str	r0, [r7, #4]
	tskTCB *pxTCB;

		taskENTER_CRITICAL();
  406128:	4b1e      	ldr	r3, [pc, #120]	; (4061a4 <vTaskDelete+0x84>)
  40612a:	4798      	blx	r3
		{
			/* Ensure a yield is performed if the current task is being
			deleted. */
			if( pxTaskToDelete == pxCurrentTCB )
  40612c:	4b1e      	ldr	r3, [pc, #120]	; (4061a8 <vTaskDelete+0x88>)
  40612e:	681b      	ldr	r3, [r3, #0]
  406130:	687a      	ldr	r2, [r7, #4]
  406132:	429a      	cmp	r2, r3
  406134:	d101      	bne.n	40613a <vTaskDelete+0x1a>
			{
				pxTaskToDelete = NULL;
  406136:	2300      	movs	r3, #0
  406138:	607b      	str	r3, [r7, #4]
			}

			/* If null is passed in here then we are deleting ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToDelete );
  40613a:	687b      	ldr	r3, [r7, #4]
  40613c:	2b00      	cmp	r3, #0
  40613e:	d102      	bne.n	406146 <vTaskDelete+0x26>
  406140:	4b19      	ldr	r3, [pc, #100]	; (4061a8 <vTaskDelete+0x88>)
  406142:	681b      	ldr	r3, [r3, #0]
  406144:	e000      	b.n	406148 <vTaskDelete+0x28>
  406146:	687b      	ldr	r3, [r7, #4]
  406148:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  40614a:	68fb      	ldr	r3, [r7, #12]
  40614c:	3304      	adds	r3, #4
  40614e:	4618      	mov	r0, r3
  406150:	4b16      	ldr	r3, [pc, #88]	; (4061ac <vTaskDelete+0x8c>)
  406152:	4798      	blx	r3
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
			}

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer != NULL )
  406154:	68fb      	ldr	r3, [r7, #12]
  406156:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  406158:	2b00      	cmp	r3, #0
  40615a:	d004      	beq.n	406166 <vTaskDelete+0x46>
			{
				uxListRemove( &( pxTCB->xEventListItem ) );
  40615c:	68fb      	ldr	r3, [r7, #12]
  40615e:	3318      	adds	r3, #24
  406160:	4618      	mov	r0, r3
  406162:	4b12      	ldr	r3, [pc, #72]	; (4061ac <vTaskDelete+0x8c>)
  406164:	4798      	blx	r3
			}

			vListInsertEnd( ( xList * ) &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
  406166:	68fb      	ldr	r3, [r7, #12]
  406168:	3304      	adds	r3, #4
  40616a:	4811      	ldr	r0, [pc, #68]	; (4061b0 <vTaskDelete+0x90>)
  40616c:	4619      	mov	r1, r3
  40616e:	4b11      	ldr	r3, [pc, #68]	; (4061b4 <vTaskDelete+0x94>)
  406170:	4798      	blx	r3

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
  406172:	4b11      	ldr	r3, [pc, #68]	; (4061b8 <vTaskDelete+0x98>)
  406174:	681b      	ldr	r3, [r3, #0]
  406176:	1c5a      	adds	r2, r3, #1
  406178:	4b0f      	ldr	r3, [pc, #60]	; (4061b8 <vTaskDelete+0x98>)
  40617a:	601a      	str	r2, [r3, #0]

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
  40617c:	4b0f      	ldr	r3, [pc, #60]	; (4061bc <vTaskDelete+0x9c>)
  40617e:	681b      	ldr	r3, [r3, #0]
  406180:	1c5a      	adds	r2, r3, #1
  406182:	4b0e      	ldr	r3, [pc, #56]	; (4061bc <vTaskDelete+0x9c>)
  406184:	601a      	str	r2, [r3, #0]

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
  406186:	4b0e      	ldr	r3, [pc, #56]	; (4061c0 <vTaskDelete+0xa0>)
  406188:	4798      	blx	r3

		/* Force a reschedule if we have just deleted the current task. */
		if( xSchedulerRunning != pdFALSE )
  40618a:	4b0e      	ldr	r3, [pc, #56]	; (4061c4 <vTaskDelete+0xa4>)
  40618c:	681b      	ldr	r3, [r3, #0]
  40618e:	2b00      	cmp	r3, #0
  406190:	d004      	beq.n	40619c <vTaskDelete+0x7c>
		{
			if( ( void * ) pxTaskToDelete == NULL )
  406192:	687b      	ldr	r3, [r7, #4]
  406194:	2b00      	cmp	r3, #0
  406196:	d101      	bne.n	40619c <vTaskDelete+0x7c>
			{
				portYIELD_WITHIN_API();
  406198:	4b0b      	ldr	r3, [pc, #44]	; (4061c8 <vTaskDelete+0xa8>)
  40619a:	4798      	blx	r3
			}
		}
	}
  40619c:	3710      	adds	r7, #16
  40619e:	46bd      	mov	sp, r7
  4061a0:	bd80      	pop	{r7, pc}
  4061a2:	bf00      	nop
  4061a4:	004052f9 	.word	0x004052f9
  4061a8:	20003d6c 	.word	0x20003d6c
  4061ac:	00405125 	.word	0x00405125
  4061b0:	20003e2c 	.word	0x20003e2c
  4061b4:	00405065 	.word	0x00405065
  4061b8:	20003e40 	.word	0x20003e40
  4061bc:	20003e7c 	.word	0x20003e7c
  4061c0:	00405315 	.word	0x00405315
  4061c4:	20003e68 	.word	0x20003e68
  4061c8:	004052e1 	.word	0x004052e1

004061cc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( portTickType xTicksToDelay )
	{
  4061cc:	b580      	push	{r7, lr}
  4061ce:	b084      	sub	sp, #16
  4061d0:	af00      	add	r7, sp, #0
  4061d2:	6078      	str	r0, [r7, #4]
	portTickType xTimeToWake;
	signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  4061d4:	2300      	movs	r3, #0
  4061d6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( portTickType ) 0U )
  4061d8:	687b      	ldr	r3, [r7, #4]
  4061da:	2b00      	cmp	r3, #0
  4061dc:	d012      	beq.n	406204 <vTaskDelay+0x38>
		{
			vTaskSuspendAll();
  4061de:	4b0d      	ldr	r3, [pc, #52]	; (406214 <vTaskDelay+0x48>)
  4061e0:	4798      	blx	r3
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
  4061e2:	4b0d      	ldr	r3, [pc, #52]	; (406218 <vTaskDelay+0x4c>)
  4061e4:	681a      	ldr	r2, [r3, #0]
  4061e6:	687b      	ldr	r3, [r7, #4]
  4061e8:	4413      	add	r3, r2
  4061ea:	60bb      	str	r3, [r7, #8]

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  4061ec:	4b0b      	ldr	r3, [pc, #44]	; (40621c <vTaskDelay+0x50>)
  4061ee:	681b      	ldr	r3, [r3, #0]
  4061f0:	3304      	adds	r3, #4
  4061f2:	4618      	mov	r0, r3
  4061f4:	4b0a      	ldr	r3, [pc, #40]	; (406220 <vTaskDelay+0x54>)
  4061f6:	4798      	blx	r3
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  4061f8:	68b8      	ldr	r0, [r7, #8]
  4061fa:	4b0a      	ldr	r3, [pc, #40]	; (406224 <vTaskDelay+0x58>)
  4061fc:	4798      	blx	r3
			}
			xAlreadyYielded = xTaskResumeAll();
  4061fe:	4b0a      	ldr	r3, [pc, #40]	; (406228 <vTaskDelay+0x5c>)
  406200:	4798      	blx	r3
  406202:	60f8      	str	r0, [r7, #12]
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
  406204:	68fb      	ldr	r3, [r7, #12]
  406206:	2b00      	cmp	r3, #0
  406208:	d101      	bne.n	40620e <vTaskDelay+0x42>
		{
			portYIELD_WITHIN_API();
  40620a:	4b08      	ldr	r3, [pc, #32]	; (40622c <vTaskDelay+0x60>)
  40620c:	4798      	blx	r3
		}
	}
  40620e:	3710      	adds	r7, #16
  406210:	46bd      	mov	sp, r7
  406212:	bd80      	pop	{r7, pc}
  406214:	0040646d 	.word	0x0040646d
  406218:	20003e5c 	.word	0x20003e5c
  40621c:	20003d6c 	.word	0x20003d6c
  406220:	00405125 	.word	0x00405125
  406224:	00406c4d 	.word	0x00406c4d
  406228:	00406489 	.word	0x00406489
  40622c:	004052e1 	.word	0x004052e1

00406230 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( xTaskHandle pxTaskToSuspend )
	{
  406230:	b580      	push	{r7, lr}
  406232:	b084      	sub	sp, #16
  406234:	af00      	add	r7, sp, #0
  406236:	6078      	str	r0, [r7, #4]
	tskTCB *pxTCB;

		taskENTER_CRITICAL();
  406238:	4b1f      	ldr	r3, [pc, #124]	; (4062b8 <vTaskSuspend+0x88>)
  40623a:	4798      	blx	r3
		{
			/* Ensure a yield is performed if the current task is being
			suspended. */
			if( pxTaskToSuspend == pxCurrentTCB )
  40623c:	4b1f      	ldr	r3, [pc, #124]	; (4062bc <vTaskSuspend+0x8c>)
  40623e:	681b      	ldr	r3, [r3, #0]
  406240:	687a      	ldr	r2, [r7, #4]
  406242:	429a      	cmp	r2, r3
  406244:	d101      	bne.n	40624a <vTaskSuspend+0x1a>
			{
				pxTaskToSuspend = NULL;
  406246:	2300      	movs	r3, #0
  406248:	607b      	str	r3, [r7, #4]
			}

			/* If null is passed in here then we are suspending ourselves. */
			pxTCB = prvGetTCBFromHandle( pxTaskToSuspend );
  40624a:	687b      	ldr	r3, [r7, #4]
  40624c:	2b00      	cmp	r3, #0
  40624e:	d102      	bne.n	406256 <vTaskSuspend+0x26>
  406250:	4b1a      	ldr	r3, [pc, #104]	; (4062bc <vTaskSuspend+0x8c>)
  406252:	681b      	ldr	r3, [r3, #0]
  406254:	e000      	b.n	406258 <vTaskSuspend+0x28>
  406256:	687b      	ldr	r3, [r7, #4]
  406258:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the	suspended list. */
			if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  40625a:	68fb      	ldr	r3, [r7, #12]
  40625c:	3304      	adds	r3, #4
  40625e:	4618      	mov	r0, r3
  406260:	4b17      	ldr	r3, [pc, #92]	; (4062c0 <vTaskSuspend+0x90>)
  406262:	4798      	blx	r3
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
			}

			/* Is the task waiting on an event also? */
			if( pxTCB->xEventListItem.pvContainer != NULL )
  406264:	68fb      	ldr	r3, [r7, #12]
  406266:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  406268:	2b00      	cmp	r3, #0
  40626a:	d004      	beq.n	406276 <vTaskSuspend+0x46>
			{
				uxListRemove( &( pxTCB->xEventListItem ) );
  40626c:	68fb      	ldr	r3, [r7, #12]
  40626e:	3318      	adds	r3, #24
  406270:	4618      	mov	r0, r3
  406272:	4b13      	ldr	r3, [pc, #76]	; (4062c0 <vTaskSuspend+0x90>)
  406274:	4798      	blx	r3
			}

			vListInsertEnd( ( xList * ) &xSuspendedTaskList, &( pxTCB->xGenericListItem ) );
  406276:	68fb      	ldr	r3, [r7, #12]
  406278:	3304      	adds	r3, #4
  40627a:	4812      	ldr	r0, [pc, #72]	; (4062c4 <vTaskSuspend+0x94>)
  40627c:	4619      	mov	r1, r3
  40627e:	4b12      	ldr	r3, [pc, #72]	; (4062c8 <vTaskSuspend+0x98>)
  406280:	4798      	blx	r3
		}
		taskEXIT_CRITICAL();
  406282:	4b12      	ldr	r3, [pc, #72]	; (4062cc <vTaskSuspend+0x9c>)
  406284:	4798      	blx	r3

		if( ( void * ) pxTaskToSuspend == NULL )
  406286:	687b      	ldr	r3, [r7, #4]
  406288:	2b00      	cmp	r3, #0
  40628a:	d112      	bne.n	4062b2 <vTaskSuspend+0x82>
		{
			if( xSchedulerRunning != pdFALSE )
  40628c:	4b10      	ldr	r3, [pc, #64]	; (4062d0 <vTaskSuspend+0xa0>)
  40628e:	681b      	ldr	r3, [r3, #0]
  406290:	2b00      	cmp	r3, #0
  406292:	d002      	beq.n	40629a <vTaskSuspend+0x6a>
			{
				/* We have just suspended the current task. */
				portYIELD_WITHIN_API();
  406294:	4b0f      	ldr	r3, [pc, #60]	; (4062d4 <vTaskSuspend+0xa4>)
  406296:	4798      	blx	r3
  406298:	e00b      	b.n	4062b2 <vTaskSuspend+0x82>
			else
			{
				/* The scheduler is not running, but the task that was pointed
				to by pxCurrentTCB has just been suspended and pxCurrentTCB
				must be adjusted to point to a different task. */
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks )
  40629a:	4b0a      	ldr	r3, [pc, #40]	; (4062c4 <vTaskSuspend+0x94>)
  40629c:	681a      	ldr	r2, [r3, #0]
  40629e:	4b0e      	ldr	r3, [pc, #56]	; (4062d8 <vTaskSuspend+0xa8>)
  4062a0:	681b      	ldr	r3, [r3, #0]
  4062a2:	429a      	cmp	r2, r3
  4062a4:	d103      	bne.n	4062ae <vTaskSuspend+0x7e>
				{
					/* No other tasks are ready, so set pxCurrentTCB back to
					NULL so when the next task is created pxCurrentTCB will
					be set to point to it no matter what its relative priority
					is. */
					pxCurrentTCB = NULL;
  4062a6:	4b05      	ldr	r3, [pc, #20]	; (4062bc <vTaskSuspend+0x8c>)
  4062a8:	2200      	movs	r2, #0
  4062aa:	601a      	str	r2, [r3, #0]
  4062ac:	e001      	b.n	4062b2 <vTaskSuspend+0x82>
				}
				else
				{
					vTaskSwitchContext();
  4062ae:	4b0b      	ldr	r3, [pc, #44]	; (4062dc <vTaskSuspend+0xac>)
  4062b0:	4798      	blx	r3
				}
			}
		}
	}
  4062b2:	3710      	adds	r7, #16
  4062b4:	46bd      	mov	sp, r7
  4062b6:	bd80      	pop	{r7, pc}
  4062b8:	004052f9 	.word	0x004052f9
  4062bc:	20003d6c 	.word	0x20003d6c
  4062c0:	00405125 	.word	0x00405125
  4062c4:	20003e44 	.word	0x20003e44
  4062c8:	00405065 	.word	0x00405065
  4062cc:	00405315 	.word	0x00405315
  4062d0:	20003e68 	.word	0x20003e68
  4062d4:	004052e1 	.word	0x004052e1
  4062d8:	20003e58 	.word	0x20003e58
  4062dc:	00406731 	.word	0x00406731

004062e0 <xTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	signed portBASE_TYPE xTaskIsTaskSuspended( xTaskHandle xTask )
	{
  4062e0:	b580      	push	{r7, lr}
  4062e2:	b084      	sub	sp, #16
  4062e4:	af00      	add	r7, sp, #0
  4062e6:	6078      	str	r0, [r7, #4]
	portBASE_TYPE xReturn = pdFALSE;
  4062e8:	2300      	movs	r3, #0
  4062ea:	60fb      	str	r3, [r7, #12]
	const tskTCB * const pxTCB = ( tskTCB * ) xTask;
  4062ec:	687b      	ldr	r3, [r7, #4]
  4062ee:	60bb      	str	r3, [r7, #8]

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
  4062f0:	687b      	ldr	r3, [r7, #4]
  4062f2:	2b00      	cmp	r3, #0
  4062f4:	d103      	bne.n	4062fe <xTaskIsTaskSuspended+0x1e>
  4062f6:	4b0c      	ldr	r3, [pc, #48]	; (406328 <xTaskIsTaskSuspended+0x48>)
  4062f8:	4798      	blx	r3
  4062fa:	bf00      	nop
  4062fc:	e7fd      	b.n	4062fa <xTaskIsTaskSuspended+0x1a>

		/* Is the task we are attempting to resume actually in the
		suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xGenericListItem ) ) != pdFALSE )
  4062fe:	68bb      	ldr	r3, [r7, #8]
  406300:	695a      	ldr	r2, [r3, #20]
  406302:	4b0a      	ldr	r3, [pc, #40]	; (40632c <xTaskIsTaskSuspended+0x4c>)
  406304:	429a      	cmp	r2, r3
  406306:	d10a      	bne.n	40631e <xTaskIsTaskSuspended+0x3e>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) != pdTRUE )
  406308:	68bb      	ldr	r3, [r7, #8]
  40630a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  40630c:	4b08      	ldr	r3, [pc, #32]	; (406330 <xTaskIsTaskSuspended+0x50>)
  40630e:	429a      	cmp	r2, r3
  406310:	d005      	beq.n	40631e <xTaskIsTaskSuspended+0x3e>
			{
				/* Is it in the suspended list because it is in the
				Suspended state?  It is possible to be in the suspended
				list because it is blocked on a task with no timeout
				specified. */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) == pdTRUE )
  406312:	68bb      	ldr	r3, [r7, #8]
  406314:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  406316:	2b00      	cmp	r3, #0
  406318:	d101      	bne.n	40631e <xTaskIsTaskSuspended+0x3e>
				{
					xReturn = pdTRUE;
  40631a:	2301      	movs	r3, #1
  40631c:	60fb      	str	r3, [r7, #12]
				}
			}
		}

		return xReturn;
  40631e:	68fb      	ldr	r3, [r7, #12]
	}
  406320:	4618      	mov	r0, r3
  406322:	3710      	adds	r7, #16
  406324:	46bd      	mov	sp, r7
  406326:	bd80      	pop	{r7, pc}
  406328:	0040533d 	.word	0x0040533d
  40632c:	20003e44 	.word	0x20003e44
  406330:	20003e18 	.word	0x20003e18

00406334 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( xTaskHandle pxTaskToResume )
	{
  406334:	b580      	push	{r7, lr}
  406336:	b084      	sub	sp, #16
  406338:	af00      	add	r7, sp, #0
  40633a:	6078      	str	r0, [r7, #4]
	tskTCB *pxTCB;

		/* It does not make sense to resume the calling task. */
		configASSERT( pxTaskToResume );
  40633c:	687b      	ldr	r3, [r7, #4]
  40633e:	2b00      	cmp	r3, #0
  406340:	d103      	bne.n	40634a <vTaskResume+0x16>
  406342:	4b20      	ldr	r3, [pc, #128]	; (4063c4 <vTaskResume+0x90>)
  406344:	4798      	blx	r3
  406346:	bf00      	nop
  406348:	e7fd      	b.n	406346 <vTaskResume+0x12>

		/* Remove the task from whichever list it is currently in, and place
		it in the ready list. */
		pxTCB = ( tskTCB * ) pxTaskToResume;
  40634a:	687b      	ldr	r3, [r7, #4]
  40634c:	60fb      	str	r3, [r7, #12]

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != NULL ) && ( pxTCB != pxCurrentTCB ) )
  40634e:	68fb      	ldr	r3, [r7, #12]
  406350:	2b00      	cmp	r3, #0
  406352:	d034      	beq.n	4063be <vTaskResume+0x8a>
  406354:	4b1c      	ldr	r3, [pc, #112]	; (4063c8 <vTaskResume+0x94>)
  406356:	681b      	ldr	r3, [r3, #0]
  406358:	68fa      	ldr	r2, [r7, #12]
  40635a:	429a      	cmp	r2, r3
  40635c:	d02f      	beq.n	4063be <vTaskResume+0x8a>
		{
			taskENTER_CRITICAL();
  40635e:	4b1b      	ldr	r3, [pc, #108]	; (4063cc <vTaskResume+0x98>)
  406360:	4798      	blx	r3
			{
				if( xTaskIsTaskSuspended( pxTCB ) == pdTRUE )
  406362:	68f8      	ldr	r0, [r7, #12]
  406364:	4b1a      	ldr	r3, [pc, #104]	; (4063d0 <vTaskResume+0x9c>)
  406366:	4798      	blx	r3
  406368:	4603      	mov	r3, r0
  40636a:	2b01      	cmp	r3, #1
  40636c:	d125      	bne.n	4063ba <vTaskResume+0x86>
				{
					traceTASK_RESUME( pxTCB );

					/* As we are in a critical section we can access the ready
					lists even if the scheduler is suspended. */
					uxListRemove(  &( pxTCB->xGenericListItem ) );
  40636e:	68fb      	ldr	r3, [r7, #12]
  406370:	3304      	adds	r3, #4
  406372:	4618      	mov	r0, r3
  406374:	4b17      	ldr	r3, [pc, #92]	; (4063d4 <vTaskResume+0xa0>)
  406376:	4798      	blx	r3
					prvAddTaskToReadyQueue( pxTCB );
  406378:	68fb      	ldr	r3, [r7, #12]
  40637a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40637c:	4b16      	ldr	r3, [pc, #88]	; (4063d8 <vTaskResume+0xa4>)
  40637e:	681b      	ldr	r3, [r3, #0]
  406380:	429a      	cmp	r2, r3
  406382:	d903      	bls.n	40638c <vTaskResume+0x58>
  406384:	68fb      	ldr	r3, [r7, #12]
  406386:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406388:	4b13      	ldr	r3, [pc, #76]	; (4063d8 <vTaskResume+0xa4>)
  40638a:	601a      	str	r2, [r3, #0]
  40638c:	68fb      	ldr	r3, [r7, #12]
  40638e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406390:	4613      	mov	r3, r2
  406392:	009b      	lsls	r3, r3, #2
  406394:	4413      	add	r3, r2
  406396:	009b      	lsls	r3, r3, #2
  406398:	4a10      	ldr	r2, [pc, #64]	; (4063dc <vTaskResume+0xa8>)
  40639a:	441a      	add	r2, r3
  40639c:	68fb      	ldr	r3, [r7, #12]
  40639e:	3304      	adds	r3, #4
  4063a0:	4610      	mov	r0, r2
  4063a2:	4619      	mov	r1, r3
  4063a4:	4b0e      	ldr	r3, [pc, #56]	; (4063e0 <vTaskResume+0xac>)
  4063a6:	4798      	blx	r3

					/* We may have just resumed a higher priority task. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  4063a8:	68fb      	ldr	r3, [r7, #12]
  4063aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4063ac:	4b06      	ldr	r3, [pc, #24]	; (4063c8 <vTaskResume+0x94>)
  4063ae:	681b      	ldr	r3, [r3, #0]
  4063b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4063b2:	429a      	cmp	r2, r3
  4063b4:	d301      	bcc.n	4063ba <vTaskResume+0x86>
					{
						/* This yield may not cause the task just resumed to run, but
						will leave the lists in the correct state for the next yield. */
						portYIELD_WITHIN_API();
  4063b6:	4b0b      	ldr	r3, [pc, #44]	; (4063e4 <vTaskResume+0xb0>)
  4063b8:	4798      	blx	r3
					}
				}
			}
			taskEXIT_CRITICAL();
  4063ba:	4b0b      	ldr	r3, [pc, #44]	; (4063e8 <vTaskResume+0xb4>)
  4063bc:	4798      	blx	r3
		}
	}
  4063be:	3710      	adds	r7, #16
  4063c0:	46bd      	mov	sp, r7
  4063c2:	bd80      	pop	{r7, pc}
  4063c4:	0040533d 	.word	0x0040533d
  4063c8:	20003d6c 	.word	0x20003d6c
  4063cc:	004052f9 	.word	0x004052f9
  4063d0:	004062e1 	.word	0x004062e1
  4063d4:	00405125 	.word	0x00405125
  4063d8:	20003e64 	.word	0x20003e64
  4063dc:	20003d70 	.word	0x20003d70
  4063e0:	00405065 	.word	0x00405065
  4063e4:	004052e1 	.word	0x004052e1
  4063e8:	00405315 	.word	0x00405315

004063ec <vTaskStartScheduler>:
 * PUBLIC SCHEDULER CONTROL documented in task.h
 *----------------------------------------------------------*/


void vTaskStartScheduler( void )
{
  4063ec:	b590      	push	{r4, r7, lr}
  4063ee:	b087      	sub	sp, #28
  4063f0:	af04      	add	r7, sp, #16
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle );
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, ( signed char * ) "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );
  4063f2:	2300      	movs	r3, #0
  4063f4:	9300      	str	r3, [sp, #0]
  4063f6:	2300      	movs	r3, #0
  4063f8:	9301      	str	r3, [sp, #4]
  4063fa:	2300      	movs	r3, #0
  4063fc:	9302      	str	r3, [sp, #8]
  4063fe:	2300      	movs	r3, #0
  406400:	9303      	str	r3, [sp, #12]
  406402:	4812      	ldr	r0, [pc, #72]	; (40644c <vTaskStartScheduler+0x60>)
  406404:	4912      	ldr	r1, [pc, #72]	; (406450 <vTaskStartScheduler+0x64>)
  406406:	2246      	movs	r2, #70	; 0x46
  406408:	2300      	movs	r3, #0
  40640a:	4c12      	ldr	r4, [pc, #72]	; (406454 <vTaskStartScheduler+0x68>)
  40640c:	47a0      	blx	r4
  40640e:	6078      	str	r0, [r7, #4]
	}
	#endif

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
  406410:	687b      	ldr	r3, [r7, #4]
  406412:	2b01      	cmp	r3, #1
  406414:	d102      	bne.n	40641c <vTaskStartScheduler+0x30>
		{
			xReturn = xTimerCreateTimerTask();
  406416:	4b10      	ldr	r3, [pc, #64]	; (406458 <vTaskStartScheduler+0x6c>)
  406418:	4798      	blx	r3
  40641a:	6078      	str	r0, [r7, #4]
		}
	}
	#endif

	if( xReturn == pdPASS )
  40641c:	687b      	ldr	r3, [r7, #4]
  40641e:	2b01      	cmp	r3, #1
  406420:	d109      	bne.n	406436 <vTaskStartScheduler+0x4a>
		so interrupts will automatically get re-enabled when the first task
		starts to run.

		STEPPING THROUGH HERE USING A DEBUGGER CAN CAUSE BIG PROBLEMS IF THE
		DEBUGGER ALLOWS INTERRUPTS TO BE PROCESSED. */
		portDISABLE_INTERRUPTS();
  406422:	4b0e      	ldr	r3, [pc, #56]	; (40645c <vTaskStartScheduler+0x70>)
  406424:	4798      	blx	r3

		xSchedulerRunning = pdTRUE;
  406426:	4b0e      	ldr	r3, [pc, #56]	; (406460 <vTaskStartScheduler+0x74>)
  406428:	2201      	movs	r2, #1
  40642a:	601a      	str	r2, [r3, #0]
		xTickCount = ( portTickType ) 0U;
  40642c:	4b0d      	ldr	r3, [pc, #52]	; (406464 <vTaskStartScheduler+0x78>)
  40642e:	2200      	movs	r2, #0
  406430:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
  406432:	4b0d      	ldr	r3, [pc, #52]	; (406468 <vTaskStartScheduler+0x7c>)
  406434:	4798      	blx	r3
			/* Should only reach here if a task calls xTaskEndScheduler(). */
		}
	}

	/* This line will only be reached if the kernel could not be started. */
	configASSERT( xReturn );
  406436:	687b      	ldr	r3, [r7, #4]
  406438:	2b00      	cmp	r3, #0
  40643a:	d103      	bne.n	406444 <vTaskStartScheduler+0x58>
  40643c:	4b07      	ldr	r3, [pc, #28]	; (40645c <vTaskStartScheduler+0x70>)
  40643e:	4798      	blx	r3
  406440:	bf00      	nop
  406442:	e7fd      	b.n	406440 <vTaskStartScheduler+0x54>
}
  406444:	370c      	adds	r7, #12
  406446:	46bd      	mov	sp, r7
  406448:	bd90      	pop	{r4, r7, pc}
  40644a:	bf00      	nop
  40644c:	00406a9d 	.word	0x00406a9d
  406450:	004129e8 	.word	0x004129e8
  406454:	00405f61 	.word	0x00405f61
  406458:	00406ee1 	.word	0x00406ee1
  40645c:	0040533d 	.word	0x0040533d
  406460:	20003e68 	.word	0x20003e68
  406464:	20003e5c 	.word	0x20003e5c
  406468:	004052a1 	.word	0x004052a1

0040646c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
  40646c:	b480      	push	{r7}
  40646e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	portBASE_TYPE. */
	++uxSchedulerSuspended;
  406470:	4b04      	ldr	r3, [pc, #16]	; (406484 <vTaskSuspendAll+0x18>)
  406472:	681b      	ldr	r3, [r3, #0]
  406474:	1c5a      	adds	r2, r3, #1
  406476:	4b03      	ldr	r3, [pc, #12]	; (406484 <vTaskSuspendAll+0x18>)
  406478:	601a      	str	r2, [r3, #0]
}
  40647a:	46bd      	mov	sp, r7
  40647c:	f85d 7b04 	ldr.w	r7, [sp], #4
  406480:	4770      	bx	lr
  406482:	bf00      	nop
  406484:	20003e6c 	.word	0x20003e6c

00406488 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE != 0  */
/*----------------------------------------------------------*/

signed portBASE_TYPE xTaskResumeAll( void )
{
  406488:	b590      	push	{r4, r7, lr}
  40648a:	b083      	sub	sp, #12
  40648c:	af00      	add	r7, sp, #0
register tskTCB *pxTCB;
signed portBASE_TYPE xAlreadyYielded = pdFALSE;
  40648e:	2300      	movs	r3, #0
  406490:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
  406492:	4b36      	ldr	r3, [pc, #216]	; (40656c <xTaskResumeAll+0xe4>)
  406494:	681b      	ldr	r3, [r3, #0]
  406496:	2b00      	cmp	r3, #0
  406498:	d103      	bne.n	4064a2 <xTaskResumeAll+0x1a>
  40649a:	4b35      	ldr	r3, [pc, #212]	; (406570 <xTaskResumeAll+0xe8>)
  40649c:	4798      	blx	r3
  40649e:	bf00      	nop
  4064a0:	e7fd      	b.n	40649e <xTaskResumeAll+0x16>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
  4064a2:	4b34      	ldr	r3, [pc, #208]	; (406574 <xTaskResumeAll+0xec>)
  4064a4:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
  4064a6:	4b31      	ldr	r3, [pc, #196]	; (40656c <xTaskResumeAll+0xe4>)
  4064a8:	681b      	ldr	r3, [r3, #0]
  4064aa:	1e5a      	subs	r2, r3, #1
  4064ac:	4b2f      	ldr	r3, [pc, #188]	; (40656c <xTaskResumeAll+0xe4>)
  4064ae:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  4064b0:	4b2e      	ldr	r3, [pc, #184]	; (40656c <xTaskResumeAll+0xe4>)
  4064b2:	681b      	ldr	r3, [r3, #0]
  4064b4:	2b00      	cmp	r3, #0
  4064b6:	d152      	bne.n	40655e <xTaskResumeAll+0xd6>
		{
			if( uxCurrentNumberOfTasks > ( unsigned portBASE_TYPE ) 0U )
  4064b8:	4b2f      	ldr	r3, [pc, #188]	; (406578 <xTaskResumeAll+0xf0>)
  4064ba:	681b      	ldr	r3, [r3, #0]
  4064bc:	2b00      	cmp	r3, #0
  4064be:	d04e      	beq.n	40655e <xTaskResumeAll+0xd6>
			{
				portBASE_TYPE xYieldRequired = pdFALSE;
  4064c0:	2300      	movs	r3, #0
  4064c2:	603b      	str	r3, [r7, #0]

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  4064c4:	e027      	b.n	406516 <xTaskResumeAll+0x8e>
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY(  ( ( xList * ) &xPendingReadyList ) );
  4064c6:	4b2d      	ldr	r3, [pc, #180]	; (40657c <xTaskResumeAll+0xf4>)
  4064c8:	68db      	ldr	r3, [r3, #12]
  4064ca:	68dc      	ldr	r4, [r3, #12]
					uxListRemove( &( pxTCB->xEventListItem ) );
  4064cc:	f104 0318 	add.w	r3, r4, #24
  4064d0:	4618      	mov	r0, r3
  4064d2:	4b2b      	ldr	r3, [pc, #172]	; (406580 <xTaskResumeAll+0xf8>)
  4064d4:	4798      	blx	r3
					uxListRemove( &( pxTCB->xGenericListItem ) );
  4064d6:	1d23      	adds	r3, r4, #4
  4064d8:	4618      	mov	r0, r3
  4064da:	4b29      	ldr	r3, [pc, #164]	; (406580 <xTaskResumeAll+0xf8>)
  4064dc:	4798      	blx	r3
					prvAddTaskToReadyQueue( pxTCB );
  4064de:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4064e0:	4b28      	ldr	r3, [pc, #160]	; (406584 <xTaskResumeAll+0xfc>)
  4064e2:	681b      	ldr	r3, [r3, #0]
  4064e4:	429a      	cmp	r2, r3
  4064e6:	d902      	bls.n	4064ee <xTaskResumeAll+0x66>
  4064e8:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4064ea:	4b26      	ldr	r3, [pc, #152]	; (406584 <xTaskResumeAll+0xfc>)
  4064ec:	601a      	str	r2, [r3, #0]
  4064ee:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4064f0:	4613      	mov	r3, r2
  4064f2:	009b      	lsls	r3, r3, #2
  4064f4:	4413      	add	r3, r2
  4064f6:	009b      	lsls	r3, r3, #2
  4064f8:	4a23      	ldr	r2, [pc, #140]	; (406588 <xTaskResumeAll+0x100>)
  4064fa:	441a      	add	r2, r3
  4064fc:	1d23      	adds	r3, r4, #4
  4064fe:	4610      	mov	r0, r2
  406500:	4619      	mov	r1, r3
  406502:	4b22      	ldr	r3, [pc, #136]	; (40658c <xTaskResumeAll+0x104>)
  406504:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  406506:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  406508:	4b21      	ldr	r3, [pc, #132]	; (406590 <xTaskResumeAll+0x108>)
  40650a:	681b      	ldr	r3, [r3, #0]
  40650c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40650e:	429a      	cmp	r2, r3
  406510:	d301      	bcc.n	406516 <xTaskResumeAll+0x8e>
					{
						xYieldRequired = pdTRUE;
  406512:	2301      	movs	r3, #1
  406514:	603b      	str	r3, [r7, #0]
			{
				portBASE_TYPE xYieldRequired = pdFALSE;

				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( ( xList * ) &xPendingReadyList ) == pdFALSE )
  406516:	4b19      	ldr	r3, [pc, #100]	; (40657c <xTaskResumeAll+0xf4>)
  406518:	681b      	ldr	r3, [r3, #0]
  40651a:	2b00      	cmp	r3, #0
  40651c:	d1d3      	bne.n	4064c6 <xTaskResumeAll+0x3e>
				}

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  40651e:	4b1d      	ldr	r3, [pc, #116]	; (406594 <xTaskResumeAll+0x10c>)
  406520:	681b      	ldr	r3, [r3, #0]
  406522:	2b00      	cmp	r3, #0
  406524:	d00d      	beq.n	406542 <xTaskResumeAll+0xba>
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  406526:	e006      	b.n	406536 <xTaskResumeAll+0xae>
					{
						vTaskIncrementTick();
  406528:	4b1b      	ldr	r3, [pc, #108]	; (406598 <xTaskResumeAll+0x110>)
  40652a:	4798      	blx	r3
						--uxMissedTicks;
  40652c:	4b19      	ldr	r3, [pc, #100]	; (406594 <xTaskResumeAll+0x10c>)
  40652e:	681b      	ldr	r3, [r3, #0]
  406530:	1e5a      	subs	r2, r3, #1
  406532:	4b18      	ldr	r3, [pc, #96]	; (406594 <xTaskResumeAll+0x10c>)
  406534:	601a      	str	r2, [r3, #0]
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does not
				slip, and that any delayed tasks are resumed at the correct time. */
				if( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
				{
					while( uxMissedTicks > ( unsigned portBASE_TYPE ) 0U )
  406536:	4b17      	ldr	r3, [pc, #92]	; (406594 <xTaskResumeAll+0x10c>)
  406538:	681b      	ldr	r3, [r3, #0]
  40653a:	2b00      	cmp	r3, #0
  40653c:	d1f4      	bne.n	406528 <xTaskResumeAll+0xa0>
					/* As we have processed some ticks it is appropriate to yield
					to ensure the highest priority task that is ready to run is
					the task actually running. */
					#if configUSE_PREEMPTION == 1
					{
						xYieldRequired = pdTRUE;
  40653e:	2301      	movs	r3, #1
  406540:	603b      	str	r3, [r7, #0]
					}
					#endif
				}

				if( ( xYieldRequired == pdTRUE ) || ( xMissedYield == pdTRUE ) )
  406542:	683b      	ldr	r3, [r7, #0]
  406544:	2b01      	cmp	r3, #1
  406546:	d003      	beq.n	406550 <xTaskResumeAll+0xc8>
  406548:	4b14      	ldr	r3, [pc, #80]	; (40659c <xTaskResumeAll+0x114>)
  40654a:	681b      	ldr	r3, [r3, #0]
  40654c:	2b01      	cmp	r3, #1
  40654e:	d106      	bne.n	40655e <xTaskResumeAll+0xd6>
				{
					xAlreadyYielded = pdTRUE;
  406550:	2301      	movs	r3, #1
  406552:	607b      	str	r3, [r7, #4]
					xMissedYield = pdFALSE;
  406554:	4b11      	ldr	r3, [pc, #68]	; (40659c <xTaskResumeAll+0x114>)
  406556:	2200      	movs	r2, #0
  406558:	601a      	str	r2, [r3, #0]
					portYIELD_WITHIN_API();
  40655a:	4b11      	ldr	r3, [pc, #68]	; (4065a0 <xTaskResumeAll+0x118>)
  40655c:	4798      	blx	r3
				}
			}
		}
	}
	taskEXIT_CRITICAL();
  40655e:	4b11      	ldr	r3, [pc, #68]	; (4065a4 <xTaskResumeAll+0x11c>)
  406560:	4798      	blx	r3

	return xAlreadyYielded;
  406562:	687b      	ldr	r3, [r7, #4]
}
  406564:	4618      	mov	r0, r3
  406566:	370c      	adds	r7, #12
  406568:	46bd      	mov	sp, r7
  40656a:	bd90      	pop	{r4, r7, pc}
  40656c:	20003e6c 	.word	0x20003e6c
  406570:	0040533d 	.word	0x0040533d
  406574:	004052f9 	.word	0x004052f9
  406578:	20003e58 	.word	0x20003e58
  40657c:	20003e18 	.word	0x20003e18
  406580:	00405125 	.word	0x00405125
  406584:	20003e64 	.word	0x20003e64
  406588:	20003d70 	.word	0x20003d70
  40658c:	00405065 	.word	0x00405065
  406590:	20003d6c 	.word	0x20003d6c
  406594:	20003e70 	.word	0x20003e70
  406598:	004065d5 	.word	0x004065d5
  40659c:	20003e74 	.word	0x20003e74
  4065a0:	004052e1 	.word	0x004052e1
  4065a4:	00405315 	.word	0x00405315

004065a8 <xTaskGetTickCount>:
 *----------------------------------------------------------*/



portTickType xTaskGetTickCount( void )
{
  4065a8:	b580      	push	{r7, lr}
  4065aa:	b082      	sub	sp, #8
  4065ac:	af00      	add	r7, sp, #0
portTickType xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
  4065ae:	4b06      	ldr	r3, [pc, #24]	; (4065c8 <xTaskGetTickCount+0x20>)
  4065b0:	4798      	blx	r3
	{
		xTicks = xTickCount;
  4065b2:	4b06      	ldr	r3, [pc, #24]	; (4065cc <xTaskGetTickCount+0x24>)
  4065b4:	681b      	ldr	r3, [r3, #0]
  4065b6:	607b      	str	r3, [r7, #4]
	}
	taskEXIT_CRITICAL();
  4065b8:	4b05      	ldr	r3, [pc, #20]	; (4065d0 <xTaskGetTickCount+0x28>)
  4065ba:	4798      	blx	r3

	return xTicks;
  4065bc:	687b      	ldr	r3, [r7, #4]
}
  4065be:	4618      	mov	r0, r3
  4065c0:	3708      	adds	r7, #8
  4065c2:	46bd      	mov	sp, r7
  4065c4:	bd80      	pop	{r7, pc}
  4065c6:	bf00      	nop
  4065c8:	004052f9 	.word	0x004052f9
  4065cc:	20003e5c 	.word	0x20003e5c
  4065d0:	00405315 	.word	0x00405315

004065d4 <vTaskIncrementTick>:
 * SCHEDULER INTERNALS AVAILABLE FOR PORTING PURPOSES
 * documented in task.h
 *----------------------------------------------------------*/

void vTaskIncrementTick( void )
{
  4065d4:	b580      	push	{r7, lr}
  4065d6:	b084      	sub	sp, #16
  4065d8:	af00      	add	r7, sp, #0

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  4065da:	4b48      	ldr	r3, [pc, #288]	; (4066fc <vTaskIncrementTick+0x128>)
  4065dc:	681b      	ldr	r3, [r3, #0]
  4065de:	2b00      	cmp	r3, #0
  4065e0:	d17c      	bne.n	4066dc <vTaskIncrementTick+0x108>
	{
		++xTickCount;
  4065e2:	4b47      	ldr	r3, [pc, #284]	; (406700 <vTaskIncrementTick+0x12c>)
  4065e4:	681b      	ldr	r3, [r3, #0]
  4065e6:	1c5a      	adds	r2, r3, #1
  4065e8:	4b45      	ldr	r3, [pc, #276]	; (406700 <vTaskIncrementTick+0x12c>)
  4065ea:	601a      	str	r2, [r3, #0]
		if( xTickCount == ( portTickType ) 0U )
  4065ec:	4b44      	ldr	r3, [pc, #272]	; (406700 <vTaskIncrementTick+0x12c>)
  4065ee:	681b      	ldr	r3, [r3, #0]
  4065f0:	2b00      	cmp	r3, #0
  4065f2:	d12a      	bne.n	40664a <vTaskIncrementTick+0x76>
			xList *pxTemp;

			/* Tick count has overflowed so we need to swap the delay lists.
			If there are any items in pxDelayedTaskList here then there is
			an error! */
			configASSERT( ( listLIST_IS_EMPTY( pxDelayedTaskList ) ) );
  4065f4:	4b43      	ldr	r3, [pc, #268]	; (406704 <vTaskIncrementTick+0x130>)
  4065f6:	681b      	ldr	r3, [r3, #0]
  4065f8:	681b      	ldr	r3, [r3, #0]
  4065fa:	2b00      	cmp	r3, #0
  4065fc:	d003      	beq.n	406606 <vTaskIncrementTick+0x32>
  4065fe:	4b42      	ldr	r3, [pc, #264]	; (406708 <vTaskIncrementTick+0x134>)
  406600:	4798      	blx	r3
  406602:	bf00      	nop
  406604:	e7fd      	b.n	406602 <vTaskIncrementTick+0x2e>

			pxTemp = pxDelayedTaskList;
  406606:	4b3f      	ldr	r3, [pc, #252]	; (406704 <vTaskIncrementTick+0x130>)
  406608:	681b      	ldr	r3, [r3, #0]
  40660a:	60fb      	str	r3, [r7, #12]
			pxDelayedTaskList = pxOverflowDelayedTaskList;
  40660c:	4b3f      	ldr	r3, [pc, #252]	; (40670c <vTaskIncrementTick+0x138>)
  40660e:	681a      	ldr	r2, [r3, #0]
  406610:	4b3c      	ldr	r3, [pc, #240]	; (406704 <vTaskIncrementTick+0x130>)
  406612:	601a      	str	r2, [r3, #0]
			pxOverflowDelayedTaskList = pxTemp;
  406614:	4b3d      	ldr	r3, [pc, #244]	; (40670c <vTaskIncrementTick+0x138>)
  406616:	68fa      	ldr	r2, [r7, #12]
  406618:	601a      	str	r2, [r3, #0]
			xNumOfOverflows++;
  40661a:	4b3d      	ldr	r3, [pc, #244]	; (406710 <vTaskIncrementTick+0x13c>)
  40661c:	681b      	ldr	r3, [r3, #0]
  40661e:	1c5a      	adds	r2, r3, #1
  406620:	4b3b      	ldr	r3, [pc, #236]	; (406710 <vTaskIncrementTick+0x13c>)
  406622:	601a      	str	r2, [r3, #0]

			if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  406624:	4b37      	ldr	r3, [pc, #220]	; (406704 <vTaskIncrementTick+0x130>)
  406626:	681b      	ldr	r3, [r3, #0]
  406628:	681b      	ldr	r3, [r3, #0]
  40662a:	2b00      	cmp	r3, #0
  40662c:	d104      	bne.n	406638 <vTaskIncrementTick+0x64>
				/* The new current delayed list is empty.  Set
				xNextTaskUnblockTime to the maximum possible value so it is
				extremely unlikely that the
				if( xTickCount >= xNextTaskUnblockTime ) test will pass until
				there is an item in the delayed list. */
				xNextTaskUnblockTime = portMAX_DELAY;
  40662e:	4b39      	ldr	r3, [pc, #228]	; (406714 <vTaskIncrementTick+0x140>)
  406630:	f04f 32ff 	mov.w	r2, #4294967295
  406634:	601a      	str	r2, [r3, #0]
  406636:	e008      	b.n	40664a <vTaskIncrementTick+0x76>
			{
				/* The new current delayed list is not empty, get the value of
				the item at the head of the delayed list.  This is the time at
				which the task at the head of the delayed list should be removed
				from the Blocked state. */
				pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  406638:	4b32      	ldr	r3, [pc, #200]	; (406704 <vTaskIncrementTick+0x130>)
  40663a:	681b      	ldr	r3, [r3, #0]
  40663c:	68db      	ldr	r3, [r3, #12]
  40663e:	68db      	ldr	r3, [r3, #12]
  406640:	60bb      	str	r3, [r7, #8]
				xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  406642:	68bb      	ldr	r3, [r7, #8]
  406644:	685a      	ldr	r2, [r3, #4]
  406646:	4b33      	ldr	r3, [pc, #204]	; (406714 <vTaskIncrementTick+0x140>)
  406648:	601a      	str	r2, [r3, #0]
			}
		}

		/* See if this tick has made a timeout expire. */
		prvCheckDelayedTasks();
  40664a:	4b2d      	ldr	r3, [pc, #180]	; (406700 <vTaskIncrementTick+0x12c>)
  40664c:	681a      	ldr	r2, [r3, #0]
  40664e:	4b31      	ldr	r3, [pc, #196]	; (406714 <vTaskIncrementTick+0x140>)
  406650:	681b      	ldr	r3, [r3, #0]
  406652:	429a      	cmp	r2, r3
  406654:	d341      	bcc.n	4066da <vTaskIncrementTick+0x106>
  406656:	4b2b      	ldr	r3, [pc, #172]	; (406704 <vTaskIncrementTick+0x130>)
  406658:	681b      	ldr	r3, [r3, #0]
  40665a:	681b      	ldr	r3, [r3, #0]
  40665c:	2b00      	cmp	r3, #0
  40665e:	d104      	bne.n	40666a <vTaskIncrementTick+0x96>
  406660:	4b2c      	ldr	r3, [pc, #176]	; (406714 <vTaskIncrementTick+0x140>)
  406662:	f04f 32ff 	mov.w	r2, #4294967295
  406666:	601a      	str	r2, [r3, #0]
  406668:	e037      	b.n	4066da <vTaskIncrementTick+0x106>
  40666a:	4b26      	ldr	r3, [pc, #152]	; (406704 <vTaskIncrementTick+0x130>)
  40666c:	681b      	ldr	r3, [r3, #0]
  40666e:	68db      	ldr	r3, [r3, #12]
  406670:	68db      	ldr	r3, [r3, #12]
  406672:	60bb      	str	r3, [r7, #8]
  406674:	68bb      	ldr	r3, [r7, #8]
  406676:	685b      	ldr	r3, [r3, #4]
  406678:	607b      	str	r3, [r7, #4]
  40667a:	4b21      	ldr	r3, [pc, #132]	; (406700 <vTaskIncrementTick+0x12c>)
  40667c:	681a      	ldr	r2, [r3, #0]
  40667e:	687b      	ldr	r3, [r7, #4]
  406680:	429a      	cmp	r2, r3
  406682:	d203      	bcs.n	40668c <vTaskIncrementTick+0xb8>
  406684:	4b23      	ldr	r3, [pc, #140]	; (406714 <vTaskIncrementTick+0x140>)
  406686:	687a      	ldr	r2, [r7, #4]
  406688:	601a      	str	r2, [r3, #0]
  40668a:	e026      	b.n	4066da <vTaskIncrementTick+0x106>
  40668c:	68bb      	ldr	r3, [r7, #8]
  40668e:	3304      	adds	r3, #4
  406690:	4618      	mov	r0, r3
  406692:	4b21      	ldr	r3, [pc, #132]	; (406718 <vTaskIncrementTick+0x144>)
  406694:	4798      	blx	r3
  406696:	68bb      	ldr	r3, [r7, #8]
  406698:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  40669a:	2b00      	cmp	r3, #0
  40669c:	d004      	beq.n	4066a8 <vTaskIncrementTick+0xd4>
  40669e:	68bb      	ldr	r3, [r7, #8]
  4066a0:	3318      	adds	r3, #24
  4066a2:	4618      	mov	r0, r3
  4066a4:	4b1c      	ldr	r3, [pc, #112]	; (406718 <vTaskIncrementTick+0x144>)
  4066a6:	4798      	blx	r3
  4066a8:	68bb      	ldr	r3, [r7, #8]
  4066aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4066ac:	4b1b      	ldr	r3, [pc, #108]	; (40671c <vTaskIncrementTick+0x148>)
  4066ae:	681b      	ldr	r3, [r3, #0]
  4066b0:	429a      	cmp	r2, r3
  4066b2:	d903      	bls.n	4066bc <vTaskIncrementTick+0xe8>
  4066b4:	68bb      	ldr	r3, [r7, #8]
  4066b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4066b8:	4b18      	ldr	r3, [pc, #96]	; (40671c <vTaskIncrementTick+0x148>)
  4066ba:	601a      	str	r2, [r3, #0]
  4066bc:	68bb      	ldr	r3, [r7, #8]
  4066be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4066c0:	4613      	mov	r3, r2
  4066c2:	009b      	lsls	r3, r3, #2
  4066c4:	4413      	add	r3, r2
  4066c6:	009b      	lsls	r3, r3, #2
  4066c8:	4a15      	ldr	r2, [pc, #84]	; (406720 <vTaskIncrementTick+0x14c>)
  4066ca:	441a      	add	r2, r3
  4066cc:	68bb      	ldr	r3, [r7, #8]
  4066ce:	3304      	adds	r3, #4
  4066d0:	4610      	mov	r0, r2
  4066d2:	4619      	mov	r1, r3
  4066d4:	4b13      	ldr	r3, [pc, #76]	; (406724 <vTaskIncrementTick+0x150>)
  4066d6:	4798      	blx	r3
  4066d8:	e7bd      	b.n	406656 <vTaskIncrementTick+0x82>
  4066da:	e006      	b.n	4066ea <vTaskIncrementTick+0x116>
	}
	else
	{
		++uxMissedTicks;
  4066dc:	4b12      	ldr	r3, [pc, #72]	; (406728 <vTaskIncrementTick+0x154>)
  4066de:	681b      	ldr	r3, [r3, #0]
  4066e0:	1c5a      	adds	r2, r3, #1
  4066e2:	4b11      	ldr	r3, [pc, #68]	; (406728 <vTaskIncrementTick+0x154>)
  4066e4:	601a      	str	r2, [r3, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
  4066e6:	4b11      	ldr	r3, [pc, #68]	; (40672c <vTaskIncrementTick+0x158>)
  4066e8:	4798      	blx	r3

	#if ( configUSE_TICK_HOOK == 1 )
	{
		/* Guard against the tick hook being called when the missed tick
		count is being unwound (when the scheduler is being unlocked. */
		if( uxMissedTicks == ( unsigned portBASE_TYPE ) 0U )
  4066ea:	4b0f      	ldr	r3, [pc, #60]	; (406728 <vTaskIncrementTick+0x154>)
  4066ec:	681b      	ldr	r3, [r3, #0]
  4066ee:	2b00      	cmp	r3, #0
  4066f0:	d101      	bne.n	4066f6 <vTaskIncrementTick+0x122>
		{
			vApplicationTickHook();
  4066f2:	4b0e      	ldr	r3, [pc, #56]	; (40672c <vTaskIncrementTick+0x158>)
  4066f4:	4798      	blx	r3
		}
	}
	#endif
}
  4066f6:	3710      	adds	r7, #16
  4066f8:	46bd      	mov	sp, r7
  4066fa:	bd80      	pop	{r7, pc}
  4066fc:	20003e6c 	.word	0x20003e6c
  406700:	20003e5c 	.word	0x20003e5c
  406704:	20003e10 	.word	0x20003e10
  406708:	0040533d 	.word	0x0040533d
  40670c:	20003e14 	.word	0x20003e14
  406710:	20003e78 	.word	0x20003e78
  406714:	20000138 	.word	0x20000138
  406718:	00405125 	.word	0x00405125
  40671c:	20003e64 	.word	0x20003e64
  406720:	20003d70 	.word	0x20003d70
  406724:	00405065 	.word	0x00405065
  406728:	20003e70 	.word	0x20003e70
  40672c:	00408381 	.word	0x00408381

00406730 <vTaskSwitchContext>:

#endif
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
  406730:	b580      	push	{r7, lr}
  406732:	b082      	sub	sp, #8
  406734:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( unsigned portBASE_TYPE ) pdFALSE )
  406736:	4b2a      	ldr	r3, [pc, #168]	; (4067e0 <vTaskSwitchContext+0xb0>)
  406738:	681b      	ldr	r3, [r3, #0]
  40673a:	2b00      	cmp	r3, #0
  40673c:	d003      	beq.n	406746 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xMissedYield = pdTRUE;
  40673e:	4b29      	ldr	r3, [pc, #164]	; (4067e4 <vTaskSwitchContext+0xb4>)
  406740:	2201      	movs	r2, #1
  406742:	601a      	str	r2, [r3, #0]
  406744:	e048      	b.n	4067d8 <vTaskSwitchContext+0xa8>
				pxCurrentTCB->ulRunTimeCounter += ( ulTempCounter - ulTaskSwitchedInTime );
				ulTaskSwitchedInTime = ulTempCounter;
		}
		#endif

		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
  406746:	4b28      	ldr	r3, [pc, #160]	; (4067e8 <vTaskSwitchContext+0xb8>)
  406748:	681b      	ldr	r3, [r3, #0]
  40674a:	681a      	ldr	r2, [r3, #0]
  40674c:	4b26      	ldr	r3, [pc, #152]	; (4067e8 <vTaskSwitchContext+0xb8>)
  40674e:	681b      	ldr	r3, [r3, #0]
  406750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  406752:	429a      	cmp	r2, r3
  406754:	d809      	bhi.n	40676a <vTaskSwitchContext+0x3a>
  406756:	4b24      	ldr	r3, [pc, #144]	; (4067e8 <vTaskSwitchContext+0xb8>)
  406758:	681a      	ldr	r2, [r3, #0]
  40675a:	4b23      	ldr	r3, [pc, #140]	; (4067e8 <vTaskSwitchContext+0xb8>)
  40675c:	681b      	ldr	r3, [r3, #0]
  40675e:	3334      	adds	r3, #52	; 0x34
  406760:	4610      	mov	r0, r2
  406762:	4619      	mov	r1, r3
  406764:	4b21      	ldr	r3, [pc, #132]	; (4067ec <vTaskSwitchContext+0xbc>)
  406766:	4798      	blx	r3
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();

		taskSELECT_HIGHEST_PRIORITY_TASK();
  406768:	e00d      	b.n	406786 <vTaskSwitchContext+0x56>
  40676a:	e00c      	b.n	406786 <vTaskSwitchContext+0x56>
  40676c:	4b20      	ldr	r3, [pc, #128]	; (4067f0 <vTaskSwitchContext+0xc0>)
  40676e:	681b      	ldr	r3, [r3, #0]
  406770:	2b00      	cmp	r3, #0
  406772:	d103      	bne.n	40677c <vTaskSwitchContext+0x4c>
  406774:	4b1f      	ldr	r3, [pc, #124]	; (4067f4 <vTaskSwitchContext+0xc4>)
  406776:	4798      	blx	r3
  406778:	bf00      	nop
  40677a:	e7fd      	b.n	406778 <vTaskSwitchContext+0x48>
  40677c:	4b1c      	ldr	r3, [pc, #112]	; (4067f0 <vTaskSwitchContext+0xc0>)
  40677e:	681b      	ldr	r3, [r3, #0]
  406780:	1e5a      	subs	r2, r3, #1
  406782:	4b1b      	ldr	r3, [pc, #108]	; (4067f0 <vTaskSwitchContext+0xc0>)
  406784:	601a      	str	r2, [r3, #0]
  406786:	4b1a      	ldr	r3, [pc, #104]	; (4067f0 <vTaskSwitchContext+0xc0>)
  406788:	681a      	ldr	r2, [r3, #0]
  40678a:	491b      	ldr	r1, [pc, #108]	; (4067f8 <vTaskSwitchContext+0xc8>)
  40678c:	4613      	mov	r3, r2
  40678e:	009b      	lsls	r3, r3, #2
  406790:	4413      	add	r3, r2
  406792:	009b      	lsls	r3, r3, #2
  406794:	440b      	add	r3, r1
  406796:	681b      	ldr	r3, [r3, #0]
  406798:	2b00      	cmp	r3, #0
  40679a:	d0e7      	beq.n	40676c <vTaskSwitchContext+0x3c>
  40679c:	4b14      	ldr	r3, [pc, #80]	; (4067f0 <vTaskSwitchContext+0xc0>)
  40679e:	681a      	ldr	r2, [r3, #0]
  4067a0:	4613      	mov	r3, r2
  4067a2:	009b      	lsls	r3, r3, #2
  4067a4:	4413      	add	r3, r2
  4067a6:	009b      	lsls	r3, r3, #2
  4067a8:	4a13      	ldr	r2, [pc, #76]	; (4067f8 <vTaskSwitchContext+0xc8>)
  4067aa:	4413      	add	r3, r2
  4067ac:	607b      	str	r3, [r7, #4]
  4067ae:	687b      	ldr	r3, [r7, #4]
  4067b0:	685b      	ldr	r3, [r3, #4]
  4067b2:	685a      	ldr	r2, [r3, #4]
  4067b4:	687b      	ldr	r3, [r7, #4]
  4067b6:	605a      	str	r2, [r3, #4]
  4067b8:	687b      	ldr	r3, [r7, #4]
  4067ba:	685a      	ldr	r2, [r3, #4]
  4067bc:	687b      	ldr	r3, [r7, #4]
  4067be:	3308      	adds	r3, #8
  4067c0:	429a      	cmp	r2, r3
  4067c2:	d104      	bne.n	4067ce <vTaskSwitchContext+0x9e>
  4067c4:	687b      	ldr	r3, [r7, #4]
  4067c6:	685b      	ldr	r3, [r3, #4]
  4067c8:	685a      	ldr	r2, [r3, #4]
  4067ca:	687b      	ldr	r3, [r7, #4]
  4067cc:	605a      	str	r2, [r3, #4]
  4067ce:	687b      	ldr	r3, [r7, #4]
  4067d0:	685b      	ldr	r3, [r3, #4]
  4067d2:	68da      	ldr	r2, [r3, #12]
  4067d4:	4b04      	ldr	r3, [pc, #16]	; (4067e8 <vTaskSwitchContext+0xb8>)
  4067d6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();
	}
}
  4067d8:	3708      	adds	r7, #8
  4067da:	46bd      	mov	sp, r7
  4067dc:	bd80      	pop	{r7, pc}
  4067de:	bf00      	nop
  4067e0:	20003e6c 	.word	0x20003e6c
  4067e4:	20003e74 	.word	0x20003e74
  4067e8:	20003d6c 	.word	0x20003d6c
  4067ec:	0040834d 	.word	0x0040834d
  4067f0:	20003e64 	.word	0x20003e64
  4067f4:	0040533d 	.word	0x0040533d
  4067f8:	20003d70 	.word	0x20003d70

004067fc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( const xList * const pxEventList, portTickType xTicksToWait )
{
  4067fc:	b580      	push	{r7, lr}
  4067fe:	b084      	sub	sp, #16
  406800:	af00      	add	r7, sp, #0
  406802:	6078      	str	r0, [r7, #4]
  406804:	6039      	str	r1, [r7, #0]
portTickType xTimeToWake;

	configASSERT( pxEventList );
  406806:	687b      	ldr	r3, [r7, #4]
  406808:	2b00      	cmp	r3, #0
  40680a:	d103      	bne.n	406814 <vTaskPlaceOnEventList+0x18>
  40680c:	4b13      	ldr	r3, [pc, #76]	; (40685c <vTaskPlaceOnEventList+0x60>)
  40680e:	4798      	blx	r3
  406810:	bf00      	nop
  406812:	e7fd      	b.n	406810 <vTaskPlaceOnEventList+0x14>
	SCHEDULER SUSPENDED. */

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event. */
	vListInsert( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  406814:	4b12      	ldr	r3, [pc, #72]	; (406860 <vTaskPlaceOnEventList+0x64>)
  406816:	681b      	ldr	r3, [r3, #0]
  406818:	3318      	adds	r3, #24
  40681a:	6878      	ldr	r0, [r7, #4]
  40681c:	4619      	mov	r1, r3
  40681e:	4b11      	ldr	r3, [pc, #68]	; (406864 <vTaskPlaceOnEventList+0x68>)
  406820:	4798      	blx	r3

	/* We must remove ourselves from the ready list before adding ourselves
	to the blocked list as the same list item is used for both lists.  We have
	exclusive access to the ready lists as the scheduler is locked. */
	if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  406822:	4b0f      	ldr	r3, [pc, #60]	; (406860 <vTaskPlaceOnEventList+0x64>)
  406824:	681b      	ldr	r3, [r3, #0]
  406826:	3304      	adds	r3, #4
  406828:	4618      	mov	r0, r3
  40682a:	4b0f      	ldr	r3, [pc, #60]	; (406868 <vTaskPlaceOnEventList+0x6c>)
  40682c:	4798      	blx	r3
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
  40682e:	683b      	ldr	r3, [r7, #0]
  406830:	f1b3 3fff 	cmp.w	r3, #4294967295
  406834:	d107      	bne.n	406846 <vTaskPlaceOnEventList+0x4a>
		{
			/* Add ourselves to the suspended task list instead of a delayed task
			list to ensure we are not woken by a timing event.  We will block
			indefinitely. */
			vListInsertEnd( ( xList * ) &xSuspendedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  406836:	4b0a      	ldr	r3, [pc, #40]	; (406860 <vTaskPlaceOnEventList+0x64>)
  406838:	681b      	ldr	r3, [r3, #0]
  40683a:	3304      	adds	r3, #4
  40683c:	480b      	ldr	r0, [pc, #44]	; (40686c <vTaskPlaceOnEventList+0x70>)
  40683e:	4619      	mov	r1, r3
  406840:	4b0b      	ldr	r3, [pc, #44]	; (406870 <vTaskPlaceOnEventList+0x74>)
  406842:	4798      	blx	r3
  406844:	e007      	b.n	406856 <vTaskPlaceOnEventList+0x5a>
		}
		else
		{
			/* Calculate the time at which the task should be woken if the event does
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
  406846:	4b0b      	ldr	r3, [pc, #44]	; (406874 <vTaskPlaceOnEventList+0x78>)
  406848:	681a      	ldr	r2, [r3, #0]
  40684a:	683b      	ldr	r3, [r7, #0]
  40684c:	4413      	add	r3, r2
  40684e:	60fb      	str	r3, [r7, #12]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  406850:	68f8      	ldr	r0, [r7, #12]
  406852:	4b09      	ldr	r3, [pc, #36]	; (406878 <vTaskPlaceOnEventList+0x7c>)
  406854:	4798      	blx	r3
			not occur.  This may overflow but this doesn't matter. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif
}
  406856:	3710      	adds	r7, #16
  406858:	46bd      	mov	sp, r7
  40685a:	bd80      	pop	{r7, pc}
  40685c:	0040533d 	.word	0x0040533d
  406860:	20003d6c 	.word	0x20003d6c
  406864:	004050b5 	.word	0x004050b5
  406868:	00405125 	.word	0x00405125
  40686c:	20003e44 	.word	0x20003e44
  406870:	00405065 	.word	0x00405065
  406874:	20003e5c 	.word	0x20003e5c
  406878:	00406c4d 	.word	0x00406c4d

0040687c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( const xList * const pxEventList, portTickType xTicksToWait )
	{
  40687c:	b580      	push	{r7, lr}
  40687e:	b084      	sub	sp, #16
  406880:	af00      	add	r7, sp, #0
  406882:	6078      	str	r0, [r7, #4]
  406884:	6039      	str	r1, [r7, #0]
	portTickType xTimeToWake;

		configASSERT( pxEventList );
  406886:	687b      	ldr	r3, [r7, #4]
  406888:	2b00      	cmp	r3, #0
  40688a:	d103      	bne.n	406894 <vTaskPlaceOnEventListRestricted+0x18>
  40688c:	4b0d      	ldr	r3, [pc, #52]	; (4068c4 <vTaskPlaceOnEventListRestricted+0x48>)
  40688e:	4798      	blx	r3
  406890:	bf00      	nop
  406892:	e7fd      	b.n	406890 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( ( xList * ) pxEventList, ( xListItem * ) &( pxCurrentTCB->xEventListItem ) );
  406894:	4b0c      	ldr	r3, [pc, #48]	; (4068c8 <vTaskPlaceOnEventListRestricted+0x4c>)
  406896:	681b      	ldr	r3, [r3, #0]
  406898:	3318      	adds	r3, #24
  40689a:	6878      	ldr	r0, [r7, #4]
  40689c:	4619      	mov	r1, r3
  40689e:	4b0b      	ldr	r3, [pc, #44]	; (4068cc <vTaskPlaceOnEventListRestricted+0x50>)
  4068a0:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) ) == 0 )
  4068a2:	4b09      	ldr	r3, [pc, #36]	; (4068c8 <vTaskPlaceOnEventListRestricted+0x4c>)
  4068a4:	681b      	ldr	r3, [r3, #0]
  4068a6:	3304      	adds	r3, #4
  4068a8:	4618      	mov	r0, r3
  4068aa:	4b09      	ldr	r3, [pc, #36]	; (4068d0 <vTaskPlaceOnEventListRestricted+0x54>)
  4068ac:	4798      	blx	r3
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
  4068ae:	4b09      	ldr	r3, [pc, #36]	; (4068d4 <vTaskPlaceOnEventListRestricted+0x58>)
  4068b0:	681a      	ldr	r2, [r3, #0]
  4068b2:	683b      	ldr	r3, [r7, #0]
  4068b4:	4413      	add	r3, r2
  4068b6:	60fb      	str	r3, [r7, #12]
		
		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
  4068b8:	68f8      	ldr	r0, [r7, #12]
  4068ba:	4b07      	ldr	r3, [pc, #28]	; (4068d8 <vTaskPlaceOnEventListRestricted+0x5c>)
  4068bc:	4798      	blx	r3
	}
  4068be:	3710      	adds	r7, #16
  4068c0:	46bd      	mov	sp, r7
  4068c2:	bd80      	pop	{r7, pc}
  4068c4:	0040533d 	.word	0x0040533d
  4068c8:	20003d6c 	.word	0x20003d6c
  4068cc:	00405065 	.word	0x00405065
  4068d0:	00405125 	.word	0x00405125
  4068d4:	20003e5c 	.word	0x20003e5c
  4068d8:	00406c4d 	.word	0x00406c4d

004068dc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

signed portBASE_TYPE xTaskRemoveFromEventList( const xList * const pxEventList )
{
  4068dc:	b580      	push	{r7, lr}
  4068de:	b084      	sub	sp, #16
  4068e0:	af00      	add	r7, sp, #0
  4068e2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means we can always expect exclusive access to the event list here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  4068e4:	687b      	ldr	r3, [r7, #4]
  4068e6:	68db      	ldr	r3, [r3, #12]
  4068e8:	68db      	ldr	r3, [r3, #12]
  4068ea:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
  4068ec:	68bb      	ldr	r3, [r7, #8]
  4068ee:	2b00      	cmp	r3, #0
  4068f0:	d103      	bne.n	4068fa <xTaskRemoveFromEventList+0x1e>
  4068f2:	4b21      	ldr	r3, [pc, #132]	; (406978 <xTaskRemoveFromEventList+0x9c>)
  4068f4:	4798      	blx	r3
  4068f6:	bf00      	nop
  4068f8:	e7fd      	b.n	4068f6 <xTaskRemoveFromEventList+0x1a>
	uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  4068fa:	68bb      	ldr	r3, [r7, #8]
  4068fc:	3318      	adds	r3, #24
  4068fe:	4618      	mov	r0, r3
  406900:	4b1e      	ldr	r3, [pc, #120]	; (40697c <xTaskRemoveFromEventList+0xa0>)
  406902:	4798      	blx	r3

	if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  406904:	4b1e      	ldr	r3, [pc, #120]	; (406980 <xTaskRemoveFromEventList+0xa4>)
  406906:	681b      	ldr	r3, [r3, #0]
  406908:	2b00      	cmp	r3, #0
  40690a:	d11d      	bne.n	406948 <xTaskRemoveFromEventList+0x6c>
	{
		uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  40690c:	68bb      	ldr	r3, [r7, #8]
  40690e:	3304      	adds	r3, #4
  406910:	4618      	mov	r0, r3
  406912:	4b1a      	ldr	r3, [pc, #104]	; (40697c <xTaskRemoveFromEventList+0xa0>)
  406914:	4798      	blx	r3
		prvAddTaskToReadyQueue( pxUnblockedTCB );
  406916:	68bb      	ldr	r3, [r7, #8]
  406918:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40691a:	4b1a      	ldr	r3, [pc, #104]	; (406984 <xTaskRemoveFromEventList+0xa8>)
  40691c:	681b      	ldr	r3, [r3, #0]
  40691e:	429a      	cmp	r2, r3
  406920:	d903      	bls.n	40692a <xTaskRemoveFromEventList+0x4e>
  406922:	68bb      	ldr	r3, [r7, #8]
  406924:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406926:	4b17      	ldr	r3, [pc, #92]	; (406984 <xTaskRemoveFromEventList+0xa8>)
  406928:	601a      	str	r2, [r3, #0]
  40692a:	68bb      	ldr	r3, [r7, #8]
  40692c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40692e:	4613      	mov	r3, r2
  406930:	009b      	lsls	r3, r3, #2
  406932:	4413      	add	r3, r2
  406934:	009b      	lsls	r3, r3, #2
  406936:	4a14      	ldr	r2, [pc, #80]	; (406988 <xTaskRemoveFromEventList+0xac>)
  406938:	441a      	add	r2, r3
  40693a:	68bb      	ldr	r3, [r7, #8]
  40693c:	3304      	adds	r3, #4
  40693e:	4610      	mov	r0, r2
  406940:	4619      	mov	r1, r3
  406942:	4b12      	ldr	r3, [pc, #72]	; (40698c <xTaskRemoveFromEventList+0xb0>)
  406944:	4798      	blx	r3
  406946:	e005      	b.n	406954 <xTaskRemoveFromEventList+0x78>
	}
	else
	{
		/* We cannot access the delayed or ready lists, so will hold this
		task pending until the scheduler is resumed. */
		vListInsertEnd( ( xList * ) &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  406948:	68bb      	ldr	r3, [r7, #8]
  40694a:	3318      	adds	r3, #24
  40694c:	4810      	ldr	r0, [pc, #64]	; (406990 <xTaskRemoveFromEventList+0xb4>)
  40694e:	4619      	mov	r1, r3
  406950:	4b0e      	ldr	r3, [pc, #56]	; (40698c <xTaskRemoveFromEventList+0xb0>)
  406952:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority >= pxCurrentTCB->uxPriority )
  406954:	68bb      	ldr	r3, [r7, #8]
  406956:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406958:	4b0e      	ldr	r3, [pc, #56]	; (406994 <xTaskRemoveFromEventList+0xb8>)
  40695a:	681b      	ldr	r3, [r3, #0]
  40695c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40695e:	429a      	cmp	r2, r3
  406960:	d302      	bcc.n	406968 <xTaskRemoveFromEventList+0x8c>
	{
		/* Return true if the task removed from the event list has
		a higher priority than the calling task.  This allows
		the calling task to know if it should force a context
		switch now. */
		xReturn = pdTRUE;
  406962:	2301      	movs	r3, #1
  406964:	60fb      	str	r3, [r7, #12]
  406966:	e001      	b.n	40696c <xTaskRemoveFromEventList+0x90>
	}
	else
	{
		xReturn = pdFALSE;
  406968:	2300      	movs	r3, #0
  40696a:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
  40696c:	68fb      	ldr	r3, [r7, #12]
}
  40696e:	4618      	mov	r0, r3
  406970:	3710      	adds	r7, #16
  406972:	46bd      	mov	sp, r7
  406974:	bd80      	pop	{r7, pc}
  406976:	bf00      	nop
  406978:	0040533d 	.word	0x0040533d
  40697c:	00405125 	.word	0x00405125
  406980:	20003e6c 	.word	0x20003e6c
  406984:	20003e64 	.word	0x20003e64
  406988:	20003d70 	.word	0x20003d70
  40698c:	00405065 	.word	0x00405065
  406990:	20003e18 	.word	0x20003e18
  406994:	20003d6c 	.word	0x20003d6c

00406998 <vTaskSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( xTimeOutType * const pxTimeOut )
{
  406998:	b580      	push	{r7, lr}
  40699a:	b082      	sub	sp, #8
  40699c:	af00      	add	r7, sp, #0
  40699e:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
  4069a0:	687b      	ldr	r3, [r7, #4]
  4069a2:	2b00      	cmp	r3, #0
  4069a4:	d103      	bne.n	4069ae <vTaskSetTimeOutState+0x16>
  4069a6:	4b07      	ldr	r3, [pc, #28]	; (4069c4 <vTaskSetTimeOutState+0x2c>)
  4069a8:	4798      	blx	r3
  4069aa:	bf00      	nop
  4069ac:	e7fd      	b.n	4069aa <vTaskSetTimeOutState+0x12>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  4069ae:	4b06      	ldr	r3, [pc, #24]	; (4069c8 <vTaskSetTimeOutState+0x30>)
  4069b0:	681a      	ldr	r2, [r3, #0]
  4069b2:	687b      	ldr	r3, [r7, #4]
  4069b4:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  4069b6:	4b05      	ldr	r3, [pc, #20]	; (4069cc <vTaskSetTimeOutState+0x34>)
  4069b8:	681a      	ldr	r2, [r3, #0]
  4069ba:	687b      	ldr	r3, [r7, #4]
  4069bc:	605a      	str	r2, [r3, #4]
}
  4069be:	3708      	adds	r7, #8
  4069c0:	46bd      	mov	sp, r7
  4069c2:	bd80      	pop	{r7, pc}
  4069c4:	0040533d 	.word	0x0040533d
  4069c8:	20003e78 	.word	0x20003e78
  4069cc:	20003e5c 	.word	0x20003e5c

004069d0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTaskCheckForTimeOut( xTimeOutType * const pxTimeOut, portTickType * const pxTicksToWait )
{
  4069d0:	b580      	push	{r7, lr}
  4069d2:	b084      	sub	sp, #16
  4069d4:	af00      	add	r7, sp, #0
  4069d6:	6078      	str	r0, [r7, #4]
  4069d8:	6039      	str	r1, [r7, #0]
portBASE_TYPE xReturn;

	configASSERT( pxTimeOut );
  4069da:	687b      	ldr	r3, [r7, #4]
  4069dc:	2b00      	cmp	r3, #0
  4069de:	d103      	bne.n	4069e8 <xTaskCheckForTimeOut+0x18>
  4069e0:	4b22      	ldr	r3, [pc, #136]	; (406a6c <xTaskCheckForTimeOut+0x9c>)
  4069e2:	4798      	blx	r3
  4069e4:	bf00      	nop
  4069e6:	e7fd      	b.n	4069e4 <xTaskCheckForTimeOut+0x14>
	configASSERT( pxTicksToWait );
  4069e8:	683b      	ldr	r3, [r7, #0]
  4069ea:	2b00      	cmp	r3, #0
  4069ec:	d103      	bne.n	4069f6 <xTaskCheckForTimeOut+0x26>
  4069ee:	4b1f      	ldr	r3, [pc, #124]	; (406a6c <xTaskCheckForTimeOut+0x9c>)
  4069f0:	4798      	blx	r3
  4069f2:	bf00      	nop
  4069f4:	e7fd      	b.n	4069f2 <xTaskCheckForTimeOut+0x22>

	taskENTER_CRITICAL();
  4069f6:	4b1e      	ldr	r3, [pc, #120]	; (406a70 <xTaskCheckForTimeOut+0xa0>)
  4069f8:	4798      	blx	r3
	{
		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
  4069fa:	683b      	ldr	r3, [r7, #0]
  4069fc:	681b      	ldr	r3, [r3, #0]
  4069fe:	f1b3 3fff 	cmp.w	r3, #4294967295
  406a02:	d102      	bne.n	406a0a <xTaskCheckForTimeOut+0x3a>
			{
				xReturn = pdFALSE;
  406a04:	2300      	movs	r3, #0
  406a06:	60fb      	str	r3, [r7, #12]
  406a08:	e029      	b.n	406a5e <xTaskCheckForTimeOut+0x8e>
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( ( portTickType ) xTickCount >= ( portTickType ) pxTimeOut->xTimeOnEntering ) )
  406a0a:	687b      	ldr	r3, [r7, #4]
  406a0c:	681a      	ldr	r2, [r3, #0]
  406a0e:	4b19      	ldr	r3, [pc, #100]	; (406a74 <xTaskCheckForTimeOut+0xa4>)
  406a10:	681b      	ldr	r3, [r3, #0]
  406a12:	429a      	cmp	r2, r3
  406a14:	d008      	beq.n	406a28 <xTaskCheckForTimeOut+0x58>
  406a16:	687b      	ldr	r3, [r7, #4]
  406a18:	685a      	ldr	r2, [r3, #4]
  406a1a:	4b17      	ldr	r3, [pc, #92]	; (406a78 <xTaskCheckForTimeOut+0xa8>)
  406a1c:	681b      	ldr	r3, [r3, #0]
  406a1e:	429a      	cmp	r2, r3
  406a20:	d802      	bhi.n	406a28 <xTaskCheckForTimeOut+0x58>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
  406a22:	2301      	movs	r3, #1
  406a24:	60fb      	str	r3, [r7, #12]
  406a26:	e01a      	b.n	406a5e <xTaskCheckForTimeOut+0x8e>
		}
		else if( ( ( portTickType ) ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering ) ) < ( portTickType ) *pxTicksToWait )
  406a28:	4b13      	ldr	r3, [pc, #76]	; (406a78 <xTaskCheckForTimeOut+0xa8>)
  406a2a:	681a      	ldr	r2, [r3, #0]
  406a2c:	687b      	ldr	r3, [r7, #4]
  406a2e:	685b      	ldr	r3, [r3, #4]
  406a30:	1ad2      	subs	r2, r2, r3
  406a32:	683b      	ldr	r3, [r7, #0]
  406a34:	681b      	ldr	r3, [r3, #0]
  406a36:	429a      	cmp	r2, r3
  406a38:	d20f      	bcs.n	406a5a <xTaskCheckForTimeOut+0x8a>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( ( portTickType ) xTickCount - ( portTickType ) pxTimeOut->xTimeOnEntering );
  406a3a:	683b      	ldr	r3, [r7, #0]
  406a3c:	681a      	ldr	r2, [r3, #0]
  406a3e:	687b      	ldr	r3, [r7, #4]
  406a40:	6859      	ldr	r1, [r3, #4]
  406a42:	4b0d      	ldr	r3, [pc, #52]	; (406a78 <xTaskCheckForTimeOut+0xa8>)
  406a44:	681b      	ldr	r3, [r3, #0]
  406a46:	1acb      	subs	r3, r1, r3
  406a48:	441a      	add	r2, r3
  406a4a:	683b      	ldr	r3, [r7, #0]
  406a4c:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
  406a4e:	6878      	ldr	r0, [r7, #4]
  406a50:	4b0a      	ldr	r3, [pc, #40]	; (406a7c <xTaskCheckForTimeOut+0xac>)
  406a52:	4798      	blx	r3
			xReturn = pdFALSE;
  406a54:	2300      	movs	r3, #0
  406a56:	60fb      	str	r3, [r7, #12]
  406a58:	e001      	b.n	406a5e <xTaskCheckForTimeOut+0x8e>
		}
		else
		{
			xReturn = pdTRUE;
  406a5a:	2301      	movs	r3, #1
  406a5c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
  406a5e:	4b08      	ldr	r3, [pc, #32]	; (406a80 <xTaskCheckForTimeOut+0xb0>)
  406a60:	4798      	blx	r3

	return xReturn;
  406a62:	68fb      	ldr	r3, [r7, #12]
}
  406a64:	4618      	mov	r0, r3
  406a66:	3710      	adds	r7, #16
  406a68:	46bd      	mov	sp, r7
  406a6a:	bd80      	pop	{r7, pc}
  406a6c:	0040533d 	.word	0x0040533d
  406a70:	004052f9 	.word	0x004052f9
  406a74:	20003e78 	.word	0x20003e78
  406a78:	20003e5c 	.word	0x20003e5c
  406a7c:	00406999 	.word	0x00406999
  406a80:	00405315 	.word	0x00405315

00406a84 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
  406a84:	b480      	push	{r7}
  406a86:	af00      	add	r7, sp, #0
	xMissedYield = pdTRUE;
  406a88:	4b03      	ldr	r3, [pc, #12]	; (406a98 <vTaskMissedYield+0x14>)
  406a8a:	2201      	movs	r2, #1
  406a8c:	601a      	str	r2, [r3, #0]
}
  406a8e:	46bd      	mov	sp, r7
  406a90:	f85d 7b04 	ldr.w	r7, [sp], #4
  406a94:	4770      	bx	lr
  406a96:	bf00      	nop
  406a98:	20003e74 	.word	0x20003e74

00406a9c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
  406a9c:	b580      	push	{r7, lr}
  406a9e:	b082      	sub	sp, #8
  406aa0:	af00      	add	r7, sp, #0
  406aa2:	6078      	str	r0, [r7, #4]
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
  406aa4:	4b05      	ldr	r3, [pc, #20]	; (406abc <prvIdleTask+0x20>)
  406aa6:	4798      	blx	r3

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( unsigned portBASE_TYPE ) 1 )
  406aa8:	4b05      	ldr	r3, [pc, #20]	; (406ac0 <prvIdleTask+0x24>)
  406aaa:	681b      	ldr	r3, [r3, #0]
  406aac:	2b01      	cmp	r3, #1
  406aae:	d901      	bls.n	406ab4 <prvIdleTask+0x18>
			{
				taskYIELD();
  406ab0:	4b04      	ldr	r3, [pc, #16]	; (406ac4 <prvIdleTask+0x28>)
  406ab2:	4798      	blx	r3
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
  406ab4:	4b04      	ldr	r3, [pc, #16]	; (406ac8 <prvIdleTask+0x2c>)
  406ab6:	4798      	blx	r3
				}
				xTaskResumeAll();
			}
		}
		#endif
	}
  406ab8:	e7f4      	b.n	406aa4 <prvIdleTask+0x8>
  406aba:	bf00      	nop
  406abc:	00406bc1 	.word	0x00406bc1
  406ac0:	20003d70 	.word	0x20003d70
  406ac4:	004052e1 	.word	0x004052e1
  406ac8:	00408375 	.word	0x00408375

00406acc <prvInitialiseTCBVariables>:
 *----------------------------------------------------------*/



static void prvInitialiseTCBVariables( tskTCB *pxTCB, const signed char * const pcName, unsigned portBASE_TYPE uxPriority, const xMemoryRegion * const xRegions, unsigned short usStackDepth )
{
  406acc:	b580      	push	{r7, lr}
  406ace:	b084      	sub	sp, #16
  406ad0:	af00      	add	r7, sp, #0
  406ad2:	60f8      	str	r0, [r7, #12]
  406ad4:	60b9      	str	r1, [r7, #8]
  406ad6:	607a      	str	r2, [r7, #4]
  406ad8:	603b      	str	r3, [r7, #0]
	/* Store the function name in the TCB. */
	#if configMAX_TASK_NAME_LEN > 1
	{
		/* Don't bring strncpy into the build unnecessarily. */
		strncpy( ( char * ) pxTCB->pcTaskName, ( const char * ) pcName, ( unsigned short ) configMAX_TASK_NAME_LEN );
  406ada:	68fb      	ldr	r3, [r7, #12]
  406adc:	3334      	adds	r3, #52	; 0x34
  406ade:	4618      	mov	r0, r3
  406ae0:	68b9      	ldr	r1, [r7, #8]
  406ae2:	220a      	movs	r2, #10
  406ae4:	4b14      	ldr	r3, [pc, #80]	; (406b38 <prvInitialiseTCBVariables+0x6c>)
  406ae6:	4798      	blx	r3
	}
	#endif
	pxTCB->pcTaskName[ ( unsigned short ) configMAX_TASK_NAME_LEN - ( unsigned short ) 1 ] = ( signed char ) '\0';
  406ae8:	68fb      	ldr	r3, [r7, #12]
  406aea:	2200      	movs	r2, #0
  406aec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= configMAX_PRIORITIES )
  406af0:	687b      	ldr	r3, [r7, #4]
  406af2:	2b05      	cmp	r3, #5
  406af4:	d901      	bls.n	406afa <prvInitialiseTCBVariables+0x2e>
	{
		uxPriority = configMAX_PRIORITIES - ( unsigned portBASE_TYPE ) 1U;
  406af6:	2305      	movs	r3, #5
  406af8:	607b      	str	r3, [r7, #4]
	}

	pxTCB->uxPriority = uxPriority;
  406afa:	68fb      	ldr	r3, [r7, #12]
  406afc:	687a      	ldr	r2, [r7, #4]
  406afe:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
  406b00:	68fb      	ldr	r3, [r7, #12]
  406b02:	687a      	ldr	r2, [r7, #4]
  406b04:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  406b06:	68fb      	ldr	r3, [r7, #12]
  406b08:	3304      	adds	r3, #4
  406b0a:	4618      	mov	r0, r3
  406b0c:	4b0b      	ldr	r3, [pc, #44]	; (406b3c <prvInitialiseTCBVariables+0x70>)
  406b0e:	4798      	blx	r3
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  406b10:	68fb      	ldr	r3, [r7, #12]
  406b12:	3318      	adds	r3, #24
  406b14:	4618      	mov	r0, r3
  406b16:	4b09      	ldr	r3, [pc, #36]	; (406b3c <prvInitialiseTCBVariables+0x70>)
  406b18:	4798      	blx	r3

	/* Set the pxTCB as a link back from the xListItem.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  406b1a:	68fb      	ldr	r3, [r7, #12]
  406b1c:	68fa      	ldr	r2, [r7, #12]
  406b1e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) uxPriority );
  406b20:	687b      	ldr	r3, [r7, #4]
  406b22:	f1c3 0206 	rsb	r2, r3, #6
  406b26:	68fb      	ldr	r3, [r7, #12]
  406b28:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  406b2a:	68fb      	ldr	r3, [r7, #12]
  406b2c:	68fa      	ldr	r2, [r7, #12]
  406b2e:	625a      	str	r2, [r3, #36]	; 0x24
	{
		( void ) xRegions;
		( void ) usStackDepth;
	}
	#endif
}
  406b30:	3710      	adds	r7, #16
  406b32:	46bd      	mov	sp, r7
  406b34:	bd80      	pop	{r7, pc}
  406b36:	bf00      	nop
  406b38:	0040ae91 	.word	0x0040ae91
  406b3c:	0040504d 	.word	0x0040504d

00406b40 <prvInitialiseTaskLists>:
	}
	/*-----------------------------------------------------------*/
#endif

static void prvInitialiseTaskLists( void )
{
  406b40:	b580      	push	{r7, lr}
  406b42:	b082      	sub	sp, #8
  406b44:	af00      	add	r7, sp, #0
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  406b46:	2300      	movs	r3, #0
  406b48:	607b      	str	r3, [r7, #4]
  406b4a:	e00c      	b.n	406b66 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
  406b4c:	687a      	ldr	r2, [r7, #4]
  406b4e:	4613      	mov	r3, r2
  406b50:	009b      	lsls	r3, r3, #2
  406b52:	4413      	add	r3, r2
  406b54:	009b      	lsls	r3, r3, #2
  406b56:	4a11      	ldr	r2, [pc, #68]	; (406b9c <prvInitialiseTaskLists+0x5c>)
  406b58:	4413      	add	r3, r2
  406b5a:	4618      	mov	r0, r3
  406b5c:	4b10      	ldr	r3, [pc, #64]	; (406ba0 <prvInitialiseTaskLists+0x60>)
  406b5e:	4798      	blx	r3

static void prvInitialiseTaskLists( void )
{
unsigned portBASE_TYPE uxPriority;

	for( uxPriority = ( unsigned portBASE_TYPE ) 0U; uxPriority < configMAX_PRIORITIES; uxPriority++ )
  406b60:	687b      	ldr	r3, [r7, #4]
  406b62:	3301      	adds	r3, #1
  406b64:	607b      	str	r3, [r7, #4]
  406b66:	687b      	ldr	r3, [r7, #4]
  406b68:	2b05      	cmp	r3, #5
  406b6a:	d9ef      	bls.n	406b4c <prvInitialiseTaskLists+0xc>
	{
		vListInitialise( ( xList * ) &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( ( xList * ) &xDelayedTaskList1 );
  406b6c:	480d      	ldr	r0, [pc, #52]	; (406ba4 <prvInitialiseTaskLists+0x64>)
  406b6e:	4b0c      	ldr	r3, [pc, #48]	; (406ba0 <prvInitialiseTaskLists+0x60>)
  406b70:	4798      	blx	r3
	vListInitialise( ( xList * ) &xDelayedTaskList2 );
  406b72:	480d      	ldr	r0, [pc, #52]	; (406ba8 <prvInitialiseTaskLists+0x68>)
  406b74:	4b0a      	ldr	r3, [pc, #40]	; (406ba0 <prvInitialiseTaskLists+0x60>)
  406b76:	4798      	blx	r3
	vListInitialise( ( xList * ) &xPendingReadyList );
  406b78:	480c      	ldr	r0, [pc, #48]	; (406bac <prvInitialiseTaskLists+0x6c>)
  406b7a:	4b09      	ldr	r3, [pc, #36]	; (406ba0 <prvInitialiseTaskLists+0x60>)
  406b7c:	4798      	blx	r3

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( ( xList * ) &xTasksWaitingTermination );
  406b7e:	480c      	ldr	r0, [pc, #48]	; (406bb0 <prvInitialiseTaskLists+0x70>)
  406b80:	4b07      	ldr	r3, [pc, #28]	; (406ba0 <prvInitialiseTaskLists+0x60>)
  406b82:	4798      	blx	r3
	}
	#endif

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( ( xList * ) &xSuspendedTaskList );
  406b84:	480b      	ldr	r0, [pc, #44]	; (406bb4 <prvInitialiseTaskLists+0x74>)
  406b86:	4b06      	ldr	r3, [pc, #24]	; (406ba0 <prvInitialiseTaskLists+0x60>)
  406b88:	4798      	blx	r3
	}
	#endif

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
  406b8a:	4b0b      	ldr	r3, [pc, #44]	; (406bb8 <prvInitialiseTaskLists+0x78>)
  406b8c:	4a05      	ldr	r2, [pc, #20]	; (406ba4 <prvInitialiseTaskLists+0x64>)
  406b8e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  406b90:	4b0a      	ldr	r3, [pc, #40]	; (406bbc <prvInitialiseTaskLists+0x7c>)
  406b92:	4a05      	ldr	r2, [pc, #20]	; (406ba8 <prvInitialiseTaskLists+0x68>)
  406b94:	601a      	str	r2, [r3, #0]
}
  406b96:	3708      	adds	r7, #8
  406b98:	46bd      	mov	sp, r7
  406b9a:	bd80      	pop	{r7, pc}
  406b9c:	20003d70 	.word	0x20003d70
  406ba0:	0040500d 	.word	0x0040500d
  406ba4:	20003de8 	.word	0x20003de8
  406ba8:	20003dfc 	.word	0x20003dfc
  406bac:	20003e18 	.word	0x20003e18
  406bb0:	20003e2c 	.word	0x20003e2c
  406bb4:	20003e44 	.word	0x20003e44
  406bb8:	20003e10 	.word	0x20003e10
  406bbc:	20003e14 	.word	0x20003e14

00406bc0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
  406bc0:	b580      	push	{r7, lr}
  406bc2:	b082      	sub	sp, #8
  406bc4:	af00      	add	r7, sp, #0
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  406bc6:	e028      	b.n	406c1a <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
  406bc8:	4b17      	ldr	r3, [pc, #92]	; (406c28 <prvCheckTasksWaitingTermination+0x68>)
  406bca:	4798      	blx	r3
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  406bcc:	4b17      	ldr	r3, [pc, #92]	; (406c2c <prvCheckTasksWaitingTermination+0x6c>)
  406bce:	681b      	ldr	r3, [r3, #0]
  406bd0:	2b00      	cmp	r3, #0
  406bd2:	bf14      	ite	ne
  406bd4:	2300      	movne	r3, #0
  406bd6:	2301      	moveq	r3, #1
  406bd8:	b2db      	uxtb	r3, r3
  406bda:	607b      	str	r3, [r7, #4]
			xTaskResumeAll();
  406bdc:	4b14      	ldr	r3, [pc, #80]	; (406c30 <prvCheckTasksWaitingTermination+0x70>)
  406bde:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
  406be0:	687b      	ldr	r3, [r7, #4]
  406be2:	2b00      	cmp	r3, #0
  406be4:	d119      	bne.n	406c1a <prvCheckTasksWaitingTermination+0x5a>
			{
				tskTCB *pxTCB;

				taskENTER_CRITICAL();
  406be6:	4b13      	ldr	r3, [pc, #76]	; (406c34 <prvCheckTasksWaitingTermination+0x74>)
  406be8:	4798      	blx	r3
				{
					pxTCB = ( tskTCB * ) listGET_OWNER_OF_HEAD_ENTRY( ( ( xList * ) &xTasksWaitingTermination ) );
  406bea:	4b10      	ldr	r3, [pc, #64]	; (406c2c <prvCheckTasksWaitingTermination+0x6c>)
  406bec:	68db      	ldr	r3, [r3, #12]
  406bee:	68db      	ldr	r3, [r3, #12]
  406bf0:	603b      	str	r3, [r7, #0]
					uxListRemove( &( pxTCB->xGenericListItem ) );
  406bf2:	683b      	ldr	r3, [r7, #0]
  406bf4:	3304      	adds	r3, #4
  406bf6:	4618      	mov	r0, r3
  406bf8:	4b0f      	ldr	r3, [pc, #60]	; (406c38 <prvCheckTasksWaitingTermination+0x78>)
  406bfa:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  406bfc:	4b0f      	ldr	r3, [pc, #60]	; (406c3c <prvCheckTasksWaitingTermination+0x7c>)
  406bfe:	681b      	ldr	r3, [r3, #0]
  406c00:	1e5a      	subs	r2, r3, #1
  406c02:	4b0e      	ldr	r3, [pc, #56]	; (406c3c <prvCheckTasksWaitingTermination+0x7c>)
  406c04:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
  406c06:	4b0e      	ldr	r3, [pc, #56]	; (406c40 <prvCheckTasksWaitingTermination+0x80>)
  406c08:	681b      	ldr	r3, [r3, #0]
  406c0a:	1e5a      	subs	r2, r3, #1
  406c0c:	4b0c      	ldr	r3, [pc, #48]	; (406c40 <prvCheckTasksWaitingTermination+0x80>)
  406c0e:	601a      	str	r2, [r3, #0]
				}
				taskEXIT_CRITICAL();
  406c10:	4b0c      	ldr	r3, [pc, #48]	; (406c44 <prvCheckTasksWaitingTermination+0x84>)
  406c12:	4798      	blx	r3

				prvDeleteTCB( pxTCB );
  406c14:	6838      	ldr	r0, [r7, #0]
  406c16:	4b0c      	ldr	r3, [pc, #48]	; (406c48 <prvCheckTasksWaitingTermination+0x88>)
  406c18:	4798      	blx	r3
	{
		portBASE_TYPE xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( unsigned portBASE_TYPE ) 0U )
  406c1a:	4b09      	ldr	r3, [pc, #36]	; (406c40 <prvCheckTasksWaitingTermination+0x80>)
  406c1c:	681b      	ldr	r3, [r3, #0]
  406c1e:	2b00      	cmp	r3, #0
  406c20:	d1d2      	bne.n	406bc8 <prvCheckTasksWaitingTermination+0x8>
				prvDeleteTCB( pxTCB );
			}
		}
	}
	#endif
}
  406c22:	3708      	adds	r7, #8
  406c24:	46bd      	mov	sp, r7
  406c26:	bd80      	pop	{r7, pc}
  406c28:	0040646d 	.word	0x0040646d
  406c2c:	20003e2c 	.word	0x20003e2c
  406c30:	00406489 	.word	0x00406489
  406c34:	004052f9 	.word	0x004052f9
  406c38:	00405125 	.word	0x00405125
  406c3c:	20003e58 	.word	0x20003e58
  406c40:	20003e40 	.word	0x20003e40
  406c44:	00405315 	.word	0x00405315
  406c48:	00406d2d 	.word	0x00406d2d

00406c4c <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( portTickType xTimeToWake )
{
  406c4c:	b580      	push	{r7, lr}
  406c4e:	b082      	sub	sp, #8
  406c50:	af00      	add	r7, sp, #0
  406c52:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  406c54:	4b13      	ldr	r3, [pc, #76]	; (406ca4 <prvAddCurrentTaskToDelayedList+0x58>)
  406c56:	681b      	ldr	r3, [r3, #0]
  406c58:	687a      	ldr	r2, [r7, #4]
  406c5a:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
  406c5c:	4b12      	ldr	r3, [pc, #72]	; (406ca8 <prvAddCurrentTaskToDelayedList+0x5c>)
  406c5e:	681b      	ldr	r3, [r3, #0]
  406c60:	687a      	ldr	r2, [r7, #4]
  406c62:	429a      	cmp	r2, r3
  406c64:	d209      	bcs.n	406c7a <prvAddCurrentTaskToDelayedList+0x2e>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( ( xList * ) pxOverflowDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  406c66:	4b11      	ldr	r3, [pc, #68]	; (406cac <prvAddCurrentTaskToDelayedList+0x60>)
  406c68:	681a      	ldr	r2, [r3, #0]
  406c6a:	4b0e      	ldr	r3, [pc, #56]	; (406ca4 <prvAddCurrentTaskToDelayedList+0x58>)
  406c6c:	681b      	ldr	r3, [r3, #0]
  406c6e:	3304      	adds	r3, #4
  406c70:	4610      	mov	r0, r2
  406c72:	4619      	mov	r1, r3
  406c74:	4b0e      	ldr	r3, [pc, #56]	; (406cb0 <prvAddCurrentTaskToDelayedList+0x64>)
  406c76:	4798      	blx	r3
  406c78:	e010      	b.n	406c9c <prvAddCurrentTaskToDelayedList+0x50>
	}
	else
	{
		/* The wake time has not overflowed, so we can use the current block list. */
		vListInsert( ( xList * ) pxDelayedTaskList, ( xListItem * ) &( pxCurrentTCB->xGenericListItem ) );
  406c7a:	4b0e      	ldr	r3, [pc, #56]	; (406cb4 <prvAddCurrentTaskToDelayedList+0x68>)
  406c7c:	681a      	ldr	r2, [r3, #0]
  406c7e:	4b09      	ldr	r3, [pc, #36]	; (406ca4 <prvAddCurrentTaskToDelayedList+0x58>)
  406c80:	681b      	ldr	r3, [r3, #0]
  406c82:	3304      	adds	r3, #4
  406c84:	4610      	mov	r0, r2
  406c86:	4619      	mov	r1, r3
  406c88:	4b09      	ldr	r3, [pc, #36]	; (406cb0 <prvAddCurrentTaskToDelayedList+0x64>)
  406c8a:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
  406c8c:	4b0a      	ldr	r3, [pc, #40]	; (406cb8 <prvAddCurrentTaskToDelayedList+0x6c>)
  406c8e:	681b      	ldr	r3, [r3, #0]
  406c90:	687a      	ldr	r2, [r7, #4]
  406c92:	429a      	cmp	r2, r3
  406c94:	d202      	bcs.n	406c9c <prvAddCurrentTaskToDelayedList+0x50>
		{
			xNextTaskUnblockTime = xTimeToWake;
  406c96:	4b08      	ldr	r3, [pc, #32]	; (406cb8 <prvAddCurrentTaskToDelayedList+0x6c>)
  406c98:	687a      	ldr	r2, [r7, #4]
  406c9a:	601a      	str	r2, [r3, #0]
		}
	}
}
  406c9c:	3708      	adds	r7, #8
  406c9e:	46bd      	mov	sp, r7
  406ca0:	bd80      	pop	{r7, pc}
  406ca2:	bf00      	nop
  406ca4:	20003d6c 	.word	0x20003d6c
  406ca8:	20003e5c 	.word	0x20003e5c
  406cac:	20003e14 	.word	0x20003e14
  406cb0:	004050b5 	.word	0x004050b5
  406cb4:	20003e10 	.word	0x20003e10
  406cb8:	20000138 	.word	0x20000138

00406cbc <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static tskTCB *prvAllocateTCBAndStack( unsigned short usStackDepth, portSTACK_TYPE *puxStackBuffer )
{
  406cbc:	b580      	push	{r7, lr}
  406cbe:	b084      	sub	sp, #16
  406cc0:	af00      	add	r7, sp, #0
  406cc2:	4603      	mov	r3, r0
  406cc4:	6039      	str	r1, [r7, #0]
  406cc6:	80fb      	strh	r3, [r7, #6]
tskTCB *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( tskTCB * ) pvPortMalloc( sizeof( tskTCB ) );
  406cc8:	204c      	movs	r0, #76	; 0x4c
  406cca:	4b15      	ldr	r3, [pc, #84]	; (406d20 <prvAllocateTCBAndStack+0x64>)
  406ccc:	4798      	blx	r3
  406cce:	60f8      	str	r0, [r7, #12]

	if( pxNewTCB != NULL )
  406cd0:	68fb      	ldr	r3, [r7, #12]
  406cd2:	2b00      	cmp	r3, #0
  406cd4:	d01f      	beq.n	406d16 <prvAllocateTCBAndStack+0x5a>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( portSTACK_TYPE * ) pvPortMallocAligned( ( ( ( size_t )usStackDepth ) * sizeof( portSTACK_TYPE ) ), puxStackBuffer );
  406cd6:	683b      	ldr	r3, [r7, #0]
  406cd8:	2b00      	cmp	r3, #0
  406cda:	d106      	bne.n	406cea <prvAllocateTCBAndStack+0x2e>
  406cdc:	88fb      	ldrh	r3, [r7, #6]
  406cde:	009b      	lsls	r3, r3, #2
  406ce0:	4618      	mov	r0, r3
  406ce2:	4b0f      	ldr	r3, [pc, #60]	; (406d20 <prvAllocateTCBAndStack+0x64>)
  406ce4:	4798      	blx	r3
  406ce6:	4603      	mov	r3, r0
  406ce8:	e000      	b.n	406cec <prvAllocateTCBAndStack+0x30>
  406cea:	683b      	ldr	r3, [r7, #0]
  406cec:	68fa      	ldr	r2, [r7, #12]
  406cee:	6313      	str	r3, [r2, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
  406cf0:	68fb      	ldr	r3, [r7, #12]
  406cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  406cf4:	2b00      	cmp	r3, #0
  406cf6:	d105      	bne.n	406d04 <prvAllocateTCBAndStack+0x48>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
  406cf8:	68f8      	ldr	r0, [r7, #12]
  406cfa:	4b0a      	ldr	r3, [pc, #40]	; (406d24 <prvAllocateTCBAndStack+0x68>)
  406cfc:	4798      	blx	r3
			pxNewTCB = NULL;
  406cfe:	2300      	movs	r3, #0
  406d00:	60fb      	str	r3, [r7, #12]
  406d02:	e008      	b.n	406d16 <prvAllocateTCBAndStack+0x5a>
		}
		else
		{
			/* Just to help debugging. */
			memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( portSTACK_TYPE ) );
  406d04:	68fb      	ldr	r3, [r7, #12]
  406d06:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  406d08:	88fb      	ldrh	r3, [r7, #6]
  406d0a:	009b      	lsls	r3, r3, #2
  406d0c:	4610      	mov	r0, r2
  406d0e:	21a5      	movs	r1, #165	; 0xa5
  406d10:	461a      	mov	r2, r3
  406d12:	4b05      	ldr	r3, [pc, #20]	; (406d28 <prvAllocateTCBAndStack+0x6c>)
  406d14:	4798      	blx	r3
		}
	}

	return pxNewTCB;
  406d16:	68fb      	ldr	r3, [r7, #12]
}
  406d18:	4618      	mov	r0, r3
  406d1a:	3710      	adds	r7, #16
  406d1c:	46bd      	mov	sp, r7
  406d1e:	bd80      	pop	{r7, pc}
  406d20:	004053f1 	.word	0x004053f1
  406d24:	004054f9 	.word	0x004054f9
  406d28:	0040a951 	.word	0x0040a951

00406d2c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( tskTCB *pxTCB )
	{
  406d2c:	b580      	push	{r7, lr}
  406d2e:	b082      	sub	sp, #8
  406d30:	af00      	add	r7, sp, #0
  406d32:	6078      	str	r0, [r7, #4]
		want to allocate and clean RAM statically. */
		portCLEAN_UP_TCB( pxTCB );

		/* Free up the memory allocated by the scheduler for the task.  It is up to
		the task to free any memory allocated at the application level. */
		vPortFreeAligned( pxTCB->pxStack );
  406d34:	687b      	ldr	r3, [r7, #4]
  406d36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  406d38:	4618      	mov	r0, r3
  406d3a:	4b04      	ldr	r3, [pc, #16]	; (406d4c <prvDeleteTCB+0x20>)
  406d3c:	4798      	blx	r3
		vPortFree( pxTCB );
  406d3e:	6878      	ldr	r0, [r7, #4]
  406d40:	4b02      	ldr	r3, [pc, #8]	; (406d4c <prvDeleteTCB+0x20>)
  406d42:	4798      	blx	r3
	}
  406d44:	3708      	adds	r7, #8
  406d46:	46bd      	mov	sp, r7
  406d48:	bd80      	pop	{r7, pc}
  406d4a:	bf00      	nop
  406d4c:	004054f9 	.word	0x004054f9

00406d50 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	xTaskHandle xTaskGetCurrentTaskHandle( void )
	{
  406d50:	b480      	push	{r7}
  406d52:	b083      	sub	sp, #12
  406d54:	af00      	add	r7, sp, #0
	xTaskHandle xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
  406d56:	4b05      	ldr	r3, [pc, #20]	; (406d6c <xTaskGetCurrentTaskHandle+0x1c>)
  406d58:	681b      	ldr	r3, [r3, #0]
  406d5a:	607b      	str	r3, [r7, #4]

		return xReturn;
  406d5c:	687b      	ldr	r3, [r7, #4]
	}
  406d5e:	4618      	mov	r0, r3
  406d60:	370c      	adds	r7, #12
  406d62:	46bd      	mov	sp, r7
  406d64:	f85d 7b04 	ldr.w	r7, [sp], #4
  406d68:	4770      	bx	lr
  406d6a:	bf00      	nop
  406d6c:	20003d6c 	.word	0x20003d6c

00406d70 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	portBASE_TYPE xTaskGetSchedulerState( void )
	{
  406d70:	b480      	push	{r7}
  406d72:	b083      	sub	sp, #12
  406d74:	af00      	add	r7, sp, #0
	portBASE_TYPE xReturn;

		if( xSchedulerRunning == pdFALSE )
  406d76:	4b0b      	ldr	r3, [pc, #44]	; (406da4 <xTaskGetSchedulerState+0x34>)
  406d78:	681b      	ldr	r3, [r3, #0]
  406d7a:	2b00      	cmp	r3, #0
  406d7c:	d102      	bne.n	406d84 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
  406d7e:	2300      	movs	r3, #0
  406d80:	607b      	str	r3, [r7, #4]
  406d82:	e008      	b.n	406d96 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( unsigned portBASE_TYPE ) pdFALSE )
  406d84:	4b08      	ldr	r3, [pc, #32]	; (406da8 <xTaskGetSchedulerState+0x38>)
  406d86:	681b      	ldr	r3, [r3, #0]
  406d88:	2b00      	cmp	r3, #0
  406d8a:	d102      	bne.n	406d92 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
  406d8c:	2301      	movs	r3, #1
  406d8e:	607b      	str	r3, [r7, #4]
  406d90:	e001      	b.n	406d96 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  406d92:	2302      	movs	r3, #2
  406d94:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
  406d96:	687b      	ldr	r3, [r7, #4]
	}
  406d98:	4618      	mov	r0, r3
  406d9a:	370c      	adds	r7, #12
  406d9c:	46bd      	mov	sp, r7
  406d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
  406da2:	4770      	bx	lr
  406da4:	20003e68 	.word	0x20003e68
  406da8:	20003e6c 	.word	0x20003e6c

00406dac <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( xTaskHandle * const pxMutexHolder )
	{
  406dac:	b580      	push	{r7, lr}
  406dae:	b084      	sub	sp, #16
  406db0:	af00      	add	r7, sp, #0
  406db2:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
  406db4:	687b      	ldr	r3, [r7, #4]
  406db6:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  406db8:	687b      	ldr	r3, [r7, #4]
  406dba:	2b00      	cmp	r3, #0
  406dbc:	d041      	beq.n	406e42 <vTaskPriorityInherit+0x96>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  406dbe:	68fb      	ldr	r3, [r7, #12]
  406dc0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406dc2:	4b21      	ldr	r3, [pc, #132]	; (406e48 <vTaskPriorityInherit+0x9c>)
  406dc4:	681b      	ldr	r3, [r3, #0]
  406dc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  406dc8:	429a      	cmp	r2, r3
  406dca:	d23a      	bcs.n	406e42 <vTaskPriorityInherit+0x96>
			{
				/* Adjust the mutex holder state to account for its new priority. */
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxCurrentTCB->uxPriority );
  406dcc:	4b1e      	ldr	r3, [pc, #120]	; (406e48 <vTaskPriorityInherit+0x9c>)
  406dce:	681b      	ldr	r3, [r3, #0]
  406dd0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  406dd2:	f1c3 0206 	rsb	r2, r3, #6
  406dd6:	68fb      	ldr	r3, [r7, #12]
  406dd8:	619a      	str	r2, [r3, #24]

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  406dda:	68fb      	ldr	r3, [r7, #12]
  406ddc:	6959      	ldr	r1, [r3, #20]
  406dde:	68fb      	ldr	r3, [r7, #12]
  406de0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406de2:	4613      	mov	r3, r2
  406de4:	009b      	lsls	r3, r3, #2
  406de6:	4413      	add	r3, r2
  406de8:	009b      	lsls	r3, r3, #2
  406dea:	4a18      	ldr	r2, [pc, #96]	; (406e4c <vTaskPriorityInherit+0xa0>)
  406dec:	4413      	add	r3, r2
  406dee:	4299      	cmp	r1, r3
  406df0:	d122      	bne.n	406e38 <vTaskPriorityInherit+0x8c>
				{
					if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  406df2:	68fb      	ldr	r3, [r7, #12]
  406df4:	3304      	adds	r3, #4
  406df6:	4618      	mov	r0, r3
  406df8:	4b15      	ldr	r3, [pc, #84]	; (406e50 <vTaskPriorityInherit+0xa4>)
  406dfa:	4798      	blx	r3
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  406dfc:	4b12      	ldr	r3, [pc, #72]	; (406e48 <vTaskPriorityInherit+0x9c>)
  406dfe:	681b      	ldr	r3, [r3, #0]
  406e00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406e02:	68fb      	ldr	r3, [r7, #12]
  406e04:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyQueue( pxTCB );
  406e06:	68fb      	ldr	r3, [r7, #12]
  406e08:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406e0a:	4b12      	ldr	r3, [pc, #72]	; (406e54 <vTaskPriorityInherit+0xa8>)
  406e0c:	681b      	ldr	r3, [r3, #0]
  406e0e:	429a      	cmp	r2, r3
  406e10:	d903      	bls.n	406e1a <vTaskPriorityInherit+0x6e>
  406e12:	68fb      	ldr	r3, [r7, #12]
  406e14:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406e16:	4b0f      	ldr	r3, [pc, #60]	; (406e54 <vTaskPriorityInherit+0xa8>)
  406e18:	601a      	str	r2, [r3, #0]
  406e1a:	68fb      	ldr	r3, [r7, #12]
  406e1c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406e1e:	4613      	mov	r3, r2
  406e20:	009b      	lsls	r3, r3, #2
  406e22:	4413      	add	r3, r2
  406e24:	009b      	lsls	r3, r3, #2
  406e26:	4a09      	ldr	r2, [pc, #36]	; (406e4c <vTaskPriorityInherit+0xa0>)
  406e28:	441a      	add	r2, r3
  406e2a:	68fb      	ldr	r3, [r7, #12]
  406e2c:	3304      	adds	r3, #4
  406e2e:	4610      	mov	r0, r2
  406e30:	4619      	mov	r1, r3
  406e32:	4b09      	ldr	r3, [pc, #36]	; (406e58 <vTaskPriorityInherit+0xac>)
  406e34:	4798      	blx	r3
  406e36:	e004      	b.n	406e42 <vTaskPriorityInherit+0x96>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  406e38:	4b03      	ldr	r3, [pc, #12]	; (406e48 <vTaskPriorityInherit+0x9c>)
  406e3a:	681b      	ldr	r3, [r3, #0]
  406e3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406e3e:	68fb      	ldr	r3, [r7, #12]
  406e40:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxTCB, pxCurrentTCB->uxPriority );
			}
		}
	}
  406e42:	3710      	adds	r7, #16
  406e44:	46bd      	mov	sp, r7
  406e46:	bd80      	pop	{r7, pc}
  406e48:	20003d6c 	.word	0x20003d6c
  406e4c:	20003d70 	.word	0x20003d70
  406e50:	00405125 	.word	0x00405125
  406e54:	20003e64 	.word	0x20003e64
  406e58:	00405065 	.word	0x00405065

00406e5c <vTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinherit( xTaskHandle * const pxMutexHolder )
	{
  406e5c:	b580      	push	{r7, lr}
  406e5e:	b084      	sub	sp, #16
  406e60:	af00      	add	r7, sp, #0
  406e62:	6078      	str	r0, [r7, #4]
	tskTCB * const pxTCB = ( tskTCB * ) pxMutexHolder;
  406e64:	687b      	ldr	r3, [r7, #4]
  406e66:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
  406e68:	687b      	ldr	r3, [r7, #4]
  406e6a:	2b00      	cmp	r3, #0
  406e6c:	d02c      	beq.n	406ec8 <vTaskPriorityDisinherit+0x6c>
		{
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  406e6e:	68fb      	ldr	r3, [r7, #12]
  406e70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406e72:	68fb      	ldr	r3, [r7, #12]
  406e74:	6c9b      	ldr	r3, [r3, #72]	; 0x48
  406e76:	429a      	cmp	r2, r3
  406e78:	d026      	beq.n	406ec8 <vTaskPriorityDisinherit+0x6c>
			{
				/* We must be the running task to be able to give the mutex back.
				Remove ourselves from the ready list we currently appear in. */
				if( uxListRemove( ( xListItem * ) &( pxTCB->xGenericListItem ) ) == 0 )
  406e7a:	68fb      	ldr	r3, [r7, #12]
  406e7c:	3304      	adds	r3, #4
  406e7e:	4618      	mov	r0, r3
  406e80:	4b13      	ldr	r3, [pc, #76]	; (406ed0 <vTaskPriorityDisinherit+0x74>)
  406e82:	4798      	blx	r3
				}

				/* Disinherit the priority before adding the task into the new
				ready list. */
				traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
				pxTCB->uxPriority = pxTCB->uxBasePriority;
  406e84:	68fb      	ldr	r3, [r7, #12]
  406e86:	6c9a      	ldr	r2, [r3, #72]	; 0x48
  406e88:	68fb      	ldr	r3, [r7, #12]
  406e8a:	62da      	str	r2, [r3, #44]	; 0x2c
				listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), configMAX_PRIORITIES - ( portTickType ) pxTCB->uxPriority );
  406e8c:	68fb      	ldr	r3, [r7, #12]
  406e8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  406e90:	f1c3 0206 	rsb	r2, r3, #6
  406e94:	68fb      	ldr	r3, [r7, #12]
  406e96:	619a      	str	r2, [r3, #24]
				prvAddTaskToReadyQueue( pxTCB );
  406e98:	68fb      	ldr	r3, [r7, #12]
  406e9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406e9c:	4b0d      	ldr	r3, [pc, #52]	; (406ed4 <vTaskPriorityDisinherit+0x78>)
  406e9e:	681b      	ldr	r3, [r3, #0]
  406ea0:	429a      	cmp	r2, r3
  406ea2:	d903      	bls.n	406eac <vTaskPriorityDisinherit+0x50>
  406ea4:	68fb      	ldr	r3, [r7, #12]
  406ea6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406ea8:	4b0a      	ldr	r3, [pc, #40]	; (406ed4 <vTaskPriorityDisinherit+0x78>)
  406eaa:	601a      	str	r2, [r3, #0]
  406eac:	68fb      	ldr	r3, [r7, #12]
  406eae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  406eb0:	4613      	mov	r3, r2
  406eb2:	009b      	lsls	r3, r3, #2
  406eb4:	4413      	add	r3, r2
  406eb6:	009b      	lsls	r3, r3, #2
  406eb8:	4a07      	ldr	r2, [pc, #28]	; (406ed8 <vTaskPriorityDisinherit+0x7c>)
  406eba:	441a      	add	r2, r3
  406ebc:	68fb      	ldr	r3, [r7, #12]
  406ebe:	3304      	adds	r3, #4
  406ec0:	4610      	mov	r0, r2
  406ec2:	4619      	mov	r1, r3
  406ec4:	4b05      	ldr	r3, [pc, #20]	; (406edc <vTaskPriorityDisinherit+0x80>)
  406ec6:	4798      	blx	r3
			}
		}
	}
  406ec8:	3710      	adds	r7, #16
  406eca:	46bd      	mov	sp, r7
  406ecc:	bd80      	pop	{r7, pc}
  406ece:	bf00      	nop
  406ed0:	00405125 	.word	0x00405125
  406ed4:	20003e64 	.word	0x20003e64
  406ed8:	20003d70 	.word	0x20003d70
  406edc:	00405065 	.word	0x00405065

00406ee0 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

portBASE_TYPE xTimerCreateTimerTask( void )
{
  406ee0:	b590      	push	{r4, r7, lr}
  406ee2:	b087      	sub	sp, #28
  406ee4:	af04      	add	r7, sp, #16
portBASE_TYPE xReturn = pdFAIL;
  406ee6:	2300      	movs	r3, #0
  406ee8:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
  406eea:	4b10      	ldr	r3, [pc, #64]	; (406f2c <xTimerCreateTimerTask+0x4c>)
  406eec:	4798      	blx	r3

	if( xTimerQueue != NULL )
  406eee:	4b10      	ldr	r3, [pc, #64]	; (406f30 <xTimerCreateTimerTask+0x50>)
  406ef0:	681b      	ldr	r3, [r3, #0]
  406ef2:	2b00      	cmp	r3, #0
  406ef4:	d00e      	beq.n	406f14 <xTimerCreateTimerTask+0x34>
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, ( const signed char * ) "Tmr Svc", ( unsigned short ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( unsigned portBASE_TYPE ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  406ef6:	2305      	movs	r3, #5
  406ef8:	9300      	str	r3, [sp, #0]
  406efa:	2300      	movs	r3, #0
  406efc:	9301      	str	r3, [sp, #4]
  406efe:	2300      	movs	r3, #0
  406f00:	9302      	str	r3, [sp, #8]
  406f02:	2300      	movs	r3, #0
  406f04:	9303      	str	r3, [sp, #12]
  406f06:	480b      	ldr	r0, [pc, #44]	; (406f34 <xTimerCreateTimerTask+0x54>)
  406f08:	490b      	ldr	r1, [pc, #44]	; (406f38 <xTimerCreateTimerTask+0x58>)
  406f0a:	228c      	movs	r2, #140	; 0x8c
  406f0c:	2300      	movs	r3, #0
  406f0e:	4c0b      	ldr	r4, [pc, #44]	; (406f3c <xTimerCreateTimerTask+0x5c>)
  406f10:	47a0      	blx	r4
  406f12:	6078      	str	r0, [r7, #4]
		}
		#endif
	}

	configASSERT( xReturn );
  406f14:	687b      	ldr	r3, [r7, #4]
  406f16:	2b00      	cmp	r3, #0
  406f18:	d103      	bne.n	406f22 <xTimerCreateTimerTask+0x42>
  406f1a:	4b09      	ldr	r3, [pc, #36]	; (406f40 <xTimerCreateTimerTask+0x60>)
  406f1c:	4798      	blx	r3
  406f1e:	bf00      	nop
  406f20:	e7fd      	b.n	406f1e <xTimerCreateTimerTask+0x3e>
	return xReturn;
  406f22:	687b      	ldr	r3, [r7, #4]
}
  406f24:	4618      	mov	r0, r3
  406f26:	370c      	adds	r7, #12
  406f28:	46bd      	mov	sp, r7
  406f2a:	bd90      	pop	{r4, r7, pc}
  406f2c:	00407489 	.word	0x00407489
  406f30:	20003eb0 	.word	0x20003eb0
  406f34:	004070dd 	.word	0x004070dd
  406f38:	00412a08 	.word	0x00412a08
  406f3c:	00405f61 	.word	0x00405f61
  406f40:	0040533d 	.word	0x0040533d

00406f44 <xTimerCreate>:
/*-----------------------------------------------------------*/

xTimerHandle xTimerCreate( const signed char *pcTimerName, portTickType xTimerPeriodInTicks, unsigned portBASE_TYPE uxAutoReload, void *pvTimerID, tmrTIMER_CALLBACK pxCallbackFunction )
{
  406f44:	b580      	push	{r7, lr}
  406f46:	b086      	sub	sp, #24
  406f48:	af00      	add	r7, sp, #0
  406f4a:	60f8      	str	r0, [r7, #12]
  406f4c:	60b9      	str	r1, [r7, #8]
  406f4e:	607a      	str	r2, [r7, #4]
  406f50:	603b      	str	r3, [r7, #0]
xTIMER *pxNewTimer;

	/* Allocate the timer structure. */
	if( xTimerPeriodInTicks == ( portTickType ) 0U )
  406f52:	68bb      	ldr	r3, [r7, #8]
  406f54:	2b00      	cmp	r3, #0
  406f56:	d108      	bne.n	406f6a <xTimerCreate+0x26>
	{
		pxNewTimer = NULL;
  406f58:	2300      	movs	r3, #0
  406f5a:	617b      	str	r3, [r7, #20]
		configASSERT( ( xTimerPeriodInTicks > 0 ) );
  406f5c:	68bb      	ldr	r3, [r7, #8]
  406f5e:	2b00      	cmp	r3, #0
  406f60:	d120      	bne.n	406fa4 <xTimerCreate+0x60>
  406f62:	4b13      	ldr	r3, [pc, #76]	; (406fb0 <xTimerCreate+0x6c>)
  406f64:	4798      	blx	r3
  406f66:	bf00      	nop
  406f68:	e7fd      	b.n	406f66 <xTimerCreate+0x22>
	}
	else
	{
		pxNewTimer = ( xTIMER * ) pvPortMalloc( sizeof( xTIMER ) );
  406f6a:	2028      	movs	r0, #40	; 0x28
  406f6c:	4b11      	ldr	r3, [pc, #68]	; (406fb4 <xTimerCreate+0x70>)
  406f6e:	4798      	blx	r3
  406f70:	6178      	str	r0, [r7, #20]
		if( pxNewTimer != NULL )
  406f72:	697b      	ldr	r3, [r7, #20]
  406f74:	2b00      	cmp	r3, #0
  406f76:	d015      	beq.n	406fa4 <xTimerCreate+0x60>
		{
			/* Ensure the infrastructure used by the timer service task has been
			created/initialised. */
			prvCheckForValidListAndQueue();
  406f78:	4b0f      	ldr	r3, [pc, #60]	; (406fb8 <xTimerCreate+0x74>)
  406f7a:	4798      	blx	r3

			/* Initialise the timer structure members using the function parameters. */
			pxNewTimer->pcTimerName = pcTimerName;
  406f7c:	697b      	ldr	r3, [r7, #20]
  406f7e:	68fa      	ldr	r2, [r7, #12]
  406f80:	601a      	str	r2, [r3, #0]
			pxNewTimer->xTimerPeriodInTicks = xTimerPeriodInTicks;
  406f82:	697b      	ldr	r3, [r7, #20]
  406f84:	68ba      	ldr	r2, [r7, #8]
  406f86:	619a      	str	r2, [r3, #24]
			pxNewTimer->uxAutoReload = uxAutoReload;
  406f88:	697b      	ldr	r3, [r7, #20]
  406f8a:	687a      	ldr	r2, [r7, #4]
  406f8c:	61da      	str	r2, [r3, #28]
			pxNewTimer->pvTimerID = pvTimerID;
  406f8e:	697b      	ldr	r3, [r7, #20]
  406f90:	683a      	ldr	r2, [r7, #0]
  406f92:	621a      	str	r2, [r3, #32]
			pxNewTimer->pxCallbackFunction = pxCallbackFunction;
  406f94:	697b      	ldr	r3, [r7, #20]
  406f96:	6a3a      	ldr	r2, [r7, #32]
  406f98:	625a      	str	r2, [r3, #36]	; 0x24
			vListInitialiseItem( &( pxNewTimer->xTimerListItem ) );
  406f9a:	697b      	ldr	r3, [r7, #20]
  406f9c:	3304      	adds	r3, #4
  406f9e:	4618      	mov	r0, r3
  406fa0:	4b06      	ldr	r3, [pc, #24]	; (406fbc <xTimerCreate+0x78>)
  406fa2:	4798      	blx	r3
		{
			traceTIMER_CREATE_FAILED();
		}
	}

	return ( xTimerHandle ) pxNewTimer;
  406fa4:	697b      	ldr	r3, [r7, #20]
}
  406fa6:	4618      	mov	r0, r3
  406fa8:	3718      	adds	r7, #24
  406faa:	46bd      	mov	sp, r7
  406fac:	bd80      	pop	{r7, pc}
  406fae:	bf00      	nop
  406fb0:	0040533d 	.word	0x0040533d
  406fb4:	004053f1 	.word	0x004053f1
  406fb8:	00407489 	.word	0x00407489
  406fbc:	0040504d 	.word	0x0040504d

00406fc0 <xTimerGenericCommand>:
/*-----------------------------------------------------------*/

portBASE_TYPE xTimerGenericCommand( xTimerHandle xTimer, portBASE_TYPE xCommandID, portTickType xOptionalValue, signed portBASE_TYPE *pxHigherPriorityTaskWoken, portTickType xBlockTime )
{
  406fc0:	b590      	push	{r4, r7, lr}
  406fc2:	b089      	sub	sp, #36	; 0x24
  406fc4:	af00      	add	r7, sp, #0
  406fc6:	60f8      	str	r0, [r7, #12]
  406fc8:	60b9      	str	r1, [r7, #8]
  406fca:	607a      	str	r2, [r7, #4]
  406fcc:	603b      	str	r3, [r7, #0]
portBASE_TYPE xReturn = pdFAIL;
  406fce:	2300      	movs	r3, #0
  406fd0:	61fb      	str	r3, [r7, #28]
xTIMER_MESSAGE xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
  406fd2:	4b1d      	ldr	r3, [pc, #116]	; (407048 <xTimerGenericCommand+0x88>)
  406fd4:	681b      	ldr	r3, [r3, #0]
  406fd6:	2b00      	cmp	r3, #0
  406fd8:	d030      	beq.n	40703c <xTimerGenericCommand+0x7c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
  406fda:	68bb      	ldr	r3, [r7, #8]
  406fdc:	613b      	str	r3, [r7, #16]
		xMessage.xMessageValue = xOptionalValue;
  406fde:	687b      	ldr	r3, [r7, #4]
  406fe0:	617b      	str	r3, [r7, #20]
		xMessage.pxTimer = ( xTIMER * ) xTimer;
  406fe2:	68fb      	ldr	r3, [r7, #12]
  406fe4:	61bb      	str	r3, [r7, #24]

		if( pxHigherPriorityTaskWoken == NULL )
  406fe6:	683b      	ldr	r3, [r7, #0]
  406fe8:	2b00      	cmp	r3, #0
  406fea:	d11c      	bne.n	407026 <xTimerGenericCommand+0x66>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  406fec:	4b17      	ldr	r3, [pc, #92]	; (40704c <xTimerGenericCommand+0x8c>)
  406fee:	4798      	blx	r3
  406ff0:	4603      	mov	r3, r0
  406ff2:	2b01      	cmp	r3, #1
  406ff4:	d10b      	bne.n	40700e <xTimerGenericCommand+0x4e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xBlockTime );
  406ff6:	4b14      	ldr	r3, [pc, #80]	; (407048 <xTimerGenericCommand+0x88>)
  406ff8:	681a      	ldr	r2, [r3, #0]
  406ffa:	f107 0310 	add.w	r3, r7, #16
  406ffe:	4610      	mov	r0, r2
  407000:	4619      	mov	r1, r3
  407002:	6b3a      	ldr	r2, [r7, #48]	; 0x30
  407004:	2300      	movs	r3, #0
  407006:	4c12      	ldr	r4, [pc, #72]	; (407050 <xTimerGenericCommand+0x90>)
  407008:	47a0      	blx	r4
  40700a:	61f8      	str	r0, [r7, #28]
  40700c:	e016      	b.n	40703c <xTimerGenericCommand+0x7c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  40700e:	4b0e      	ldr	r3, [pc, #56]	; (407048 <xTimerGenericCommand+0x88>)
  407010:	681a      	ldr	r2, [r3, #0]
  407012:	f107 0310 	add.w	r3, r7, #16
  407016:	4610      	mov	r0, r2
  407018:	4619      	mov	r1, r3
  40701a:	2200      	movs	r2, #0
  40701c:	2300      	movs	r3, #0
  40701e:	4c0c      	ldr	r4, [pc, #48]	; (407050 <xTimerGenericCommand+0x90>)
  407020:	47a0      	blx	r4
  407022:	61f8      	str	r0, [r7, #28]
  407024:	e00a      	b.n	40703c <xTimerGenericCommand+0x7c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  407026:	4b08      	ldr	r3, [pc, #32]	; (407048 <xTimerGenericCommand+0x88>)
  407028:	681a      	ldr	r2, [r3, #0]
  40702a:	f107 0310 	add.w	r3, r7, #16
  40702e:	4610      	mov	r0, r2
  407030:	4619      	mov	r1, r3
  407032:	683a      	ldr	r2, [r7, #0]
  407034:	2300      	movs	r3, #0
  407036:	4c07      	ldr	r4, [pc, #28]	; (407054 <xTimerGenericCommand+0x94>)
  407038:	47a0      	blx	r4
  40703a:	61f8      	str	r0, [r7, #28]
		}

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
	}

	return xReturn;
  40703c:	69fb      	ldr	r3, [r7, #28]
}
  40703e:	4618      	mov	r0, r3
  407040:	3724      	adds	r7, #36	; 0x24
  407042:	46bd      	mov	sp, r7
  407044:	bd90      	pop	{r4, r7, pc}
  407046:	bf00      	nop
  407048:	20003eb0 	.word	0x20003eb0
  40704c:	00406d71 	.word	0x00406d71
  407050:	004058d5 	.word	0x004058d5
  407054:	00405a45 	.word	0x00405a45

00407058 <prvProcessExpiredTimer>:

#endif
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( portTickType xNextExpireTime, portTickType xTimeNow )
{
  407058:	b590      	push	{r4, r7, lr}
  40705a:	b087      	sub	sp, #28
  40705c:	af02      	add	r7, sp, #8
  40705e:	6078      	str	r0, [r7, #4]
  407060:	6039      	str	r1, [r7, #0]
xTIMER *pxTimer;
portBASE_TYPE xResult;

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  407062:	4b19      	ldr	r3, [pc, #100]	; (4070c8 <prvProcessExpiredTimer+0x70>)
  407064:	681b      	ldr	r3, [r3, #0]
  407066:	68db      	ldr	r3, [r3, #12]
  407068:	68db      	ldr	r3, [r3, #12]
  40706a:	60fb      	str	r3, [r7, #12]
	uxListRemove( &( pxTimer->xTimerListItem ) );
  40706c:	68fb      	ldr	r3, [r7, #12]
  40706e:	3304      	adds	r3, #4
  407070:	4618      	mov	r0, r3
  407072:	4b16      	ldr	r3, [pc, #88]	; (4070cc <prvProcessExpiredTimer+0x74>)
  407074:	4798      	blx	r3
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  407076:	68fb      	ldr	r3, [r7, #12]
  407078:	69db      	ldr	r3, [r3, #28]
  40707a:	2b01      	cmp	r3, #1
  40707c:	d11c      	bne.n	4070b8 <prvProcessExpiredTimer+0x60>
		a time relative to anything other than the current time.  It
		will therefore be inserted into the correct list relative to
		the time this task thinks it is now, even if a command to
		switch lists due to a tick count overflow is already waiting in
		the timer queue. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  40707e:	68fb      	ldr	r3, [r7, #12]
  407080:	699a      	ldr	r2, [r3, #24]
  407082:	687b      	ldr	r3, [r7, #4]
  407084:	4413      	add	r3, r2
  407086:	68f8      	ldr	r0, [r7, #12]
  407088:	4619      	mov	r1, r3
  40708a:	683a      	ldr	r2, [r7, #0]
  40708c:	687b      	ldr	r3, [r7, #4]
  40708e:	4c10      	ldr	r4, [pc, #64]	; (4070d0 <prvProcessExpiredTimer+0x78>)
  407090:	47a0      	blx	r4
  407092:	4603      	mov	r3, r0
  407094:	2b01      	cmp	r3, #1
  407096:	d10f      	bne.n	4070b8 <prvProcessExpiredTimer+0x60>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  407098:	2300      	movs	r3, #0
  40709a:	9300      	str	r3, [sp, #0]
  40709c:	68f8      	ldr	r0, [r7, #12]
  40709e:	2100      	movs	r1, #0
  4070a0:	687a      	ldr	r2, [r7, #4]
  4070a2:	2300      	movs	r3, #0
  4070a4:	4c0b      	ldr	r4, [pc, #44]	; (4070d4 <prvProcessExpiredTimer+0x7c>)
  4070a6:	47a0      	blx	r4
  4070a8:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
  4070aa:	68bb      	ldr	r3, [r7, #8]
  4070ac:	2b00      	cmp	r3, #0
  4070ae:	d103      	bne.n	4070b8 <prvProcessExpiredTimer+0x60>
  4070b0:	4b09      	ldr	r3, [pc, #36]	; (4070d8 <prvProcessExpiredTimer+0x80>)
  4070b2:	4798      	blx	r3
  4070b4:	bf00      	nop
  4070b6:	e7fd      	b.n	4070b4 <prvProcessExpiredTimer+0x5c>
			( void ) xResult;
		}
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  4070b8:	68fb      	ldr	r3, [r7, #12]
  4070ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  4070bc:	68f8      	ldr	r0, [r7, #12]
  4070be:	4798      	blx	r3
}
  4070c0:	3714      	adds	r7, #20
  4070c2:	46bd      	mov	sp, r7
  4070c4:	bd90      	pop	{r4, r7, pc}
  4070c6:	bf00      	nop
  4070c8:	20003ea8 	.word	0x20003ea8
  4070cc:	00405125 	.word	0x00405125
  4070d0:	00407225 	.word	0x00407225
  4070d4:	00406fc1 	.word	0x00406fc1
  4070d8:	0040533d 	.word	0x0040533d

004070dc <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
  4070dc:	b580      	push	{r7, lr}
  4070de:	b084      	sub	sp, #16
  4070e0:	af00      	add	r7, sp, #0
  4070e2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
  4070e4:	f107 0308 	add.w	r3, r7, #8
  4070e8:	4618      	mov	r0, r3
  4070ea:	4b05      	ldr	r3, [pc, #20]	; (407100 <prvTimerTask+0x24>)
  4070ec:	4798      	blx	r3
  4070ee:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
  4070f0:	68bb      	ldr	r3, [r7, #8]
  4070f2:	68f8      	ldr	r0, [r7, #12]
  4070f4:	4619      	mov	r1, r3
  4070f6:	4b03      	ldr	r3, [pc, #12]	; (407104 <prvTimerTask+0x28>)
  4070f8:	4798      	blx	r3

		/* Empty the command queue. */
		prvProcessReceivedCommands();
  4070fa:	4b03      	ldr	r3, [pc, #12]	; (407108 <prvTimerTask+0x2c>)
  4070fc:	4798      	blx	r3
	}
  4070fe:	e7f1      	b.n	4070e4 <prvTimerTask+0x8>
  407100:	00407191 	.word	0x00407191
  407104:	0040710d 	.word	0x0040710d
  407108:	004072ad 	.word	0x004072ad

0040710c <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( portTickType xNextExpireTime, portBASE_TYPE xListWasEmpty )
{
  40710c:	b580      	push	{r7, lr}
  40710e:	b084      	sub	sp, #16
  407110:	af00      	add	r7, sp, #0
  407112:	6078      	str	r0, [r7, #4]
  407114:	6039      	str	r1, [r7, #0]
portTickType xTimeNow;
portBASE_TYPE xTimerListsWereSwitched;

	vTaskSuspendAll();
  407116:	4b17      	ldr	r3, [pc, #92]	; (407174 <prvProcessTimerOrBlockTask+0x68>)
  407118:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampelTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  40711a:	f107 0308 	add.w	r3, r7, #8
  40711e:	4618      	mov	r0, r3
  407120:	4b15      	ldr	r3, [pc, #84]	; (407178 <prvProcessTimerOrBlockTask+0x6c>)
  407122:	4798      	blx	r3
  407124:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
  407126:	68bb      	ldr	r3, [r7, #8]
  407128:	2b00      	cmp	r3, #0
  40712a:	d11e      	bne.n	40716a <prvProcessTimerOrBlockTask+0x5e>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  40712c:	683b      	ldr	r3, [r7, #0]
  40712e:	2b00      	cmp	r3, #0
  407130:	d10a      	bne.n	407148 <prvProcessTimerOrBlockTask+0x3c>
  407132:	687a      	ldr	r2, [r7, #4]
  407134:	68fb      	ldr	r3, [r7, #12]
  407136:	429a      	cmp	r2, r3
  407138:	d806      	bhi.n	407148 <prvProcessTimerOrBlockTask+0x3c>
			{
				xTaskResumeAll();
  40713a:	4b10      	ldr	r3, [pc, #64]	; (40717c <prvProcessTimerOrBlockTask+0x70>)
  40713c:	4798      	blx	r3
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
  40713e:	6878      	ldr	r0, [r7, #4]
  407140:	68f9      	ldr	r1, [r7, #12]
  407142:	4b0f      	ldr	r3, [pc, #60]	; (407180 <prvProcessTimerOrBlockTask+0x74>)
  407144:	4798      	blx	r3
  407146:	e012      	b.n	40716e <prvProcessTimerOrBlockTask+0x62>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
  407148:	4b0e      	ldr	r3, [pc, #56]	; (407184 <prvProcessTimerOrBlockTask+0x78>)
  40714a:	681a      	ldr	r2, [r3, #0]
  40714c:	6879      	ldr	r1, [r7, #4]
  40714e:	68fb      	ldr	r3, [r7, #12]
  407150:	1acb      	subs	r3, r1, r3
  407152:	4610      	mov	r0, r2
  407154:	4619      	mov	r1, r3
  407156:	4b0c      	ldr	r3, [pc, #48]	; (407188 <prvProcessTimerOrBlockTask+0x7c>)
  407158:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
  40715a:	4b08      	ldr	r3, [pc, #32]	; (40717c <prvProcessTimerOrBlockTask+0x70>)
  40715c:	4798      	blx	r3
  40715e:	4603      	mov	r3, r0
  407160:	2b00      	cmp	r3, #0
  407162:	d104      	bne.n	40716e <prvProcessTimerOrBlockTask+0x62>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
  407164:	4b09      	ldr	r3, [pc, #36]	; (40718c <prvProcessTimerOrBlockTask+0x80>)
  407166:	4798      	blx	r3
  407168:	e001      	b.n	40716e <prvProcessTimerOrBlockTask+0x62>
				}
			}
		}
		else
		{
			xTaskResumeAll();
  40716a:	4b04      	ldr	r3, [pc, #16]	; (40717c <prvProcessTimerOrBlockTask+0x70>)
  40716c:	4798      	blx	r3
		}
	}
}
  40716e:	3710      	adds	r7, #16
  407170:	46bd      	mov	sp, r7
  407172:	bd80      	pop	{r7, pc}
  407174:	0040646d 	.word	0x0040646d
  407178:	004071d9 	.word	0x004071d9
  40717c:	00406489 	.word	0x00406489
  407180:	00407059 	.word	0x00407059
  407184:	20003eb0 	.word	0x20003eb0
  407188:	00405efd 	.word	0x00405efd
  40718c:	004052e1 	.word	0x004052e1

00407190 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static portTickType prvGetNextExpireTime( portBASE_TYPE *pxListWasEmpty )
{
  407190:	b480      	push	{r7}
  407192:	b085      	sub	sp, #20
  407194:	af00      	add	r7, sp, #0
  407196:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  407198:	4b0e      	ldr	r3, [pc, #56]	; (4071d4 <prvGetNextExpireTime+0x44>)
  40719a:	681b      	ldr	r3, [r3, #0]
  40719c:	681b      	ldr	r3, [r3, #0]
  40719e:	2b00      	cmp	r3, #0
  4071a0:	bf14      	ite	ne
  4071a2:	2300      	movne	r3, #0
  4071a4:	2301      	moveq	r3, #1
  4071a6:	b2db      	uxtb	r3, r3
  4071a8:	461a      	mov	r2, r3
  4071aa:	687b      	ldr	r3, [r7, #4]
  4071ac:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
  4071ae:	687b      	ldr	r3, [r7, #4]
  4071b0:	681b      	ldr	r3, [r3, #0]
  4071b2:	2b00      	cmp	r3, #0
  4071b4:	d105      	bne.n	4071c2 <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  4071b6:	4b07      	ldr	r3, [pc, #28]	; (4071d4 <prvGetNextExpireTime+0x44>)
  4071b8:	681b      	ldr	r3, [r3, #0]
  4071ba:	68db      	ldr	r3, [r3, #12]
  4071bc:	681b      	ldr	r3, [r3, #0]
  4071be:	60fb      	str	r3, [r7, #12]
  4071c0:	e001      	b.n	4071c6 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( portTickType ) 0U;
  4071c2:	2300      	movs	r3, #0
  4071c4:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
  4071c6:	68fb      	ldr	r3, [r7, #12]
}
  4071c8:	4618      	mov	r0, r3
  4071ca:	3714      	adds	r7, #20
  4071cc:	46bd      	mov	sp, r7
  4071ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4071d2:	4770      	bx	lr
  4071d4:	20003ea8 	.word	0x20003ea8

004071d8 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static portTickType prvSampleTimeNow( portBASE_TYPE *pxTimerListsWereSwitched )
{
  4071d8:	b580      	push	{r7, lr}
  4071da:	b084      	sub	sp, #16
  4071dc:	af00      	add	r7, sp, #0
  4071de:	6078      	str	r0, [r7, #4]
portTickType xTimeNow;
PRIVILEGED_DATA static portTickType xLastTime = ( portTickType ) 0U;

	xTimeNow = xTaskGetTickCount();
  4071e0:	4b0d      	ldr	r3, [pc, #52]	; (407218 <prvSampleTimeNow+0x40>)
  4071e2:	4798      	blx	r3
  4071e4:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
  4071e6:	4b0d      	ldr	r3, [pc, #52]	; (40721c <prvSampleTimeNow+0x44>)
  4071e8:	681b      	ldr	r3, [r3, #0]
  4071ea:	68fa      	ldr	r2, [r7, #12]
  4071ec:	429a      	cmp	r2, r3
  4071ee:	d208      	bcs.n	407202 <prvSampleTimeNow+0x2a>
	{
		prvSwitchTimerLists( xLastTime );
  4071f0:	4b0a      	ldr	r3, [pc, #40]	; (40721c <prvSampleTimeNow+0x44>)
  4071f2:	681b      	ldr	r3, [r3, #0]
  4071f4:	4618      	mov	r0, r3
  4071f6:	4b0a      	ldr	r3, [pc, #40]	; (407220 <prvSampleTimeNow+0x48>)
  4071f8:	4798      	blx	r3
		*pxTimerListsWereSwitched = pdTRUE;
  4071fa:	687b      	ldr	r3, [r7, #4]
  4071fc:	2201      	movs	r2, #1
  4071fe:	601a      	str	r2, [r3, #0]
  407200:	e002      	b.n	407208 <prvSampleTimeNow+0x30>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
  407202:	687b      	ldr	r3, [r7, #4]
  407204:	2200      	movs	r2, #0
  407206:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
  407208:	4b04      	ldr	r3, [pc, #16]	; (40721c <prvSampleTimeNow+0x44>)
  40720a:	68fa      	ldr	r2, [r7, #12]
  40720c:	601a      	str	r2, [r3, #0]

	return xTimeNow;
  40720e:	68fb      	ldr	r3, [r7, #12]
}
  407210:	4618      	mov	r0, r3
  407212:	3710      	adds	r7, #16
  407214:	46bd      	mov	sp, r7
  407216:	bd80      	pop	{r7, pc}
  407218:	004065a9 	.word	0x004065a9
  40721c:	20003eb4 	.word	0x20003eb4
  407220:	004073c5 	.word	0x004073c5

00407224 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static portBASE_TYPE prvInsertTimerInActiveList( xTIMER *pxTimer, portTickType xNextExpiryTime, portTickType xTimeNow, portTickType xCommandTime )
{
  407224:	b580      	push	{r7, lr}
  407226:	b086      	sub	sp, #24
  407228:	af00      	add	r7, sp, #0
  40722a:	60f8      	str	r0, [r7, #12]
  40722c:	60b9      	str	r1, [r7, #8]
  40722e:	607a      	str	r2, [r7, #4]
  407230:	603b      	str	r3, [r7, #0]
portBASE_TYPE xProcessTimerNow = pdFALSE;
  407232:	2300      	movs	r3, #0
  407234:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  407236:	68fb      	ldr	r3, [r7, #12]
  407238:	68ba      	ldr	r2, [r7, #8]
  40723a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  40723c:	68fb      	ldr	r3, [r7, #12]
  40723e:	68fa      	ldr	r2, [r7, #12]
  407240:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
  407242:	68ba      	ldr	r2, [r7, #8]
  407244:	687b      	ldr	r3, [r7, #4]
  407246:	429a      	cmp	r2, r3
  407248:	d812      	bhi.n	407270 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( portTickType ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
  40724a:	687a      	ldr	r2, [r7, #4]
  40724c:	683b      	ldr	r3, [r7, #0]
  40724e:	1ad2      	subs	r2, r2, r3
  407250:	68fb      	ldr	r3, [r7, #12]
  407252:	699b      	ldr	r3, [r3, #24]
  407254:	429a      	cmp	r2, r3
  407256:	d302      	bcc.n	40725e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  407258:	2301      	movs	r3, #1
  40725a:	617b      	str	r3, [r7, #20]
  40725c:	e01b      	b.n	407296 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  40725e:	4b10      	ldr	r3, [pc, #64]	; (4072a0 <prvInsertTimerInActiveList+0x7c>)
  407260:	681a      	ldr	r2, [r3, #0]
  407262:	68fb      	ldr	r3, [r7, #12]
  407264:	3304      	adds	r3, #4
  407266:	4610      	mov	r0, r2
  407268:	4619      	mov	r1, r3
  40726a:	4b0e      	ldr	r3, [pc, #56]	; (4072a4 <prvInsertTimerInActiveList+0x80>)
  40726c:	4798      	blx	r3
  40726e:	e012      	b.n	407296 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  407270:	687a      	ldr	r2, [r7, #4]
  407272:	683b      	ldr	r3, [r7, #0]
  407274:	429a      	cmp	r2, r3
  407276:	d206      	bcs.n	407286 <prvInsertTimerInActiveList+0x62>
  407278:	68ba      	ldr	r2, [r7, #8]
  40727a:	683b      	ldr	r3, [r7, #0]
  40727c:	429a      	cmp	r2, r3
  40727e:	d302      	bcc.n	407286 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  407280:	2301      	movs	r3, #1
  407282:	617b      	str	r3, [r7, #20]
  407284:	e007      	b.n	407296 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  407286:	4b08      	ldr	r3, [pc, #32]	; (4072a8 <prvInsertTimerInActiveList+0x84>)
  407288:	681a      	ldr	r2, [r3, #0]
  40728a:	68fb      	ldr	r3, [r7, #12]
  40728c:	3304      	adds	r3, #4
  40728e:	4610      	mov	r0, r2
  407290:	4619      	mov	r1, r3
  407292:	4b04      	ldr	r3, [pc, #16]	; (4072a4 <prvInsertTimerInActiveList+0x80>)
  407294:	4798      	blx	r3
		}
	}

	return xProcessTimerNow;
  407296:	697b      	ldr	r3, [r7, #20]
}
  407298:	4618      	mov	r0, r3
  40729a:	3718      	adds	r7, #24
  40729c:	46bd      	mov	sp, r7
  40729e:	bd80      	pop	{r7, pc}
  4072a0:	20003eac 	.word	0x20003eac
  4072a4:	004050b5 	.word	0x004050b5
  4072a8:	20003ea8 	.word	0x20003ea8

004072ac <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
  4072ac:	b590      	push	{r4, r7, lr}
  4072ae:	b08b      	sub	sp, #44	; 0x2c
  4072b0:	af02      	add	r7, sp, #8
portBASE_TYPE xTimerListsWereSwitched, xResult;
portTickType xTimeNow;

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  4072b2:	1d3b      	adds	r3, r7, #4
  4072b4:	4618      	mov	r0, r3
  4072b6:	4b3b      	ldr	r3, [pc, #236]	; (4073a4 <prvProcessReceivedCommands+0xf8>)
  4072b8:	4798      	blx	r3
  4072ba:	61f8      	str	r0, [r7, #28]

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  4072bc:	e061      	b.n	407382 <prvProcessReceivedCommands+0xd6>
	{
		pxTimer = xMessage.pxTimer;
  4072be:	693b      	ldr	r3, [r7, #16]
  4072c0:	61bb      	str	r3, [r7, #24]

		/* Is the timer already in a list of active timers?  When the command
		is trmCOMMAND_PROCESS_TIMER_OVERFLOW, the timer will be NULL as the
		command is to the task rather than to an individual timer. */
		if( pxTimer != NULL )
  4072c2:	69bb      	ldr	r3, [r7, #24]
  4072c4:	2b00      	cmp	r3, #0
  4072c6:	d008      	beq.n	4072da <prvProcessReceivedCommands+0x2e>
		{
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  4072c8:	69bb      	ldr	r3, [r7, #24]
  4072ca:	695b      	ldr	r3, [r3, #20]
  4072cc:	2b00      	cmp	r3, #0
  4072ce:	d004      	beq.n	4072da <prvProcessReceivedCommands+0x2e>
			{
				/* The timer is in a list, remove it. */
				uxListRemove( &( pxTimer->xTimerListItem ) );
  4072d0:	69bb      	ldr	r3, [r7, #24]
  4072d2:	3304      	adds	r3, #4
  4072d4:	4618      	mov	r0, r3
  4072d6:	4b34      	ldr	r3, [pc, #208]	; (4073a8 <prvProcessReceivedCommands+0xfc>)
  4072d8:	4798      	blx	r3
			}
		}

		traceTIMER_COMMAND_RECEIVED( pxTimer, xMessage.xMessageID, xMessage.xMessageValue );

		switch( xMessage.xMessageID )
  4072da:	68bb      	ldr	r3, [r7, #8]
  4072dc:	2b03      	cmp	r3, #3
  4072de:	d84f      	bhi.n	407380 <prvProcessReceivedCommands+0xd4>
  4072e0:	a201      	add	r2, pc, #4	; (adr r2, 4072e8 <prvProcessReceivedCommands+0x3c>)
  4072e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4072e6:	bf00      	nop
  4072e8:	004072f9 	.word	0x004072f9
  4072ec:	00407381 	.word	0x00407381
  4072f0:	0040734d 	.word	0x0040734d
  4072f4:	00407379 	.word	0x00407379
		{
			case tmrCOMMAND_START :
				/* Start or restart a timer. */
				if( prvInsertTimerInActiveList( pxTimer,  xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.xMessageValue ) == pdTRUE )
  4072f8:	68fa      	ldr	r2, [r7, #12]
  4072fa:	69bb      	ldr	r3, [r7, #24]
  4072fc:	699b      	ldr	r3, [r3, #24]
  4072fe:	441a      	add	r2, r3
  407300:	68fb      	ldr	r3, [r7, #12]
  407302:	69b8      	ldr	r0, [r7, #24]
  407304:	4611      	mov	r1, r2
  407306:	69fa      	ldr	r2, [r7, #28]
  407308:	4c28      	ldr	r4, [pc, #160]	; (4073ac <prvProcessReceivedCommands+0x100>)
  40730a:	47a0      	blx	r4
  40730c:	4603      	mov	r3, r0
  40730e:	2b01      	cmp	r3, #1
  407310:	d11b      	bne.n	40734a <prvProcessReceivedCommands+0x9e>
				{
					/* The timer expired before it was added to the active timer
					list.  Process it now. */
					pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  407312:	69bb      	ldr	r3, [r7, #24]
  407314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  407316:	69b8      	ldr	r0, [r7, #24]
  407318:	4798      	blx	r3

					if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  40731a:	69bb      	ldr	r3, [r7, #24]
  40731c:	69db      	ldr	r3, [r3, #28]
  40731e:	2b01      	cmp	r3, #1
  407320:	d113      	bne.n	40734a <prvProcessReceivedCommands+0x9e>
					{
						xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xMessage.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  407322:	68fa      	ldr	r2, [r7, #12]
  407324:	69bb      	ldr	r3, [r7, #24]
  407326:	699b      	ldr	r3, [r3, #24]
  407328:	4413      	add	r3, r2
  40732a:	2200      	movs	r2, #0
  40732c:	9200      	str	r2, [sp, #0]
  40732e:	69b8      	ldr	r0, [r7, #24]
  407330:	2100      	movs	r1, #0
  407332:	461a      	mov	r2, r3
  407334:	2300      	movs	r3, #0
  407336:	4c1e      	ldr	r4, [pc, #120]	; (4073b0 <prvProcessReceivedCommands+0x104>)
  407338:	47a0      	blx	r4
  40733a:	6178      	str	r0, [r7, #20]
						configASSERT( xResult );
  40733c:	697b      	ldr	r3, [r7, #20]
  40733e:	2b00      	cmp	r3, #0
  407340:	d103      	bne.n	40734a <prvProcessReceivedCommands+0x9e>
  407342:	4b1c      	ldr	r3, [pc, #112]	; (4073b4 <prvProcessReceivedCommands+0x108>)
  407344:	4798      	blx	r3
  407346:	bf00      	nop
  407348:	e7fd      	b.n	407346 <prvProcessReceivedCommands+0x9a>
						( void ) xResult;
					}
				}
				break;
  40734a:	e01a      	b.n	407382 <prvProcessReceivedCommands+0xd6>
				/* The timer has already been removed from the active list.
				There is nothing to do here. */
				break;

			case tmrCOMMAND_CHANGE_PERIOD :
				pxTimer->xTimerPeriodInTicks = xMessage.xMessageValue;
  40734c:	68fa      	ldr	r2, [r7, #12]
  40734e:	69bb      	ldr	r3, [r7, #24]
  407350:	619a      	str	r2, [r3, #24]
				configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  407352:	69bb      	ldr	r3, [r7, #24]
  407354:	699b      	ldr	r3, [r3, #24]
  407356:	2b00      	cmp	r3, #0
  407358:	d103      	bne.n	407362 <prvProcessReceivedCommands+0xb6>
  40735a:	4b16      	ldr	r3, [pc, #88]	; (4073b4 <prvProcessReceivedCommands+0x108>)
  40735c:	4798      	blx	r3
  40735e:	bf00      	nop
  407360:	e7fd      	b.n	40735e <prvProcessReceivedCommands+0xb2>
				prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  407362:	69bb      	ldr	r3, [r7, #24]
  407364:	699a      	ldr	r2, [r3, #24]
  407366:	69fb      	ldr	r3, [r7, #28]
  407368:	4413      	add	r3, r2
  40736a:	69b8      	ldr	r0, [r7, #24]
  40736c:	4619      	mov	r1, r3
  40736e:	69fa      	ldr	r2, [r7, #28]
  407370:	69fb      	ldr	r3, [r7, #28]
  407372:	4c0e      	ldr	r4, [pc, #56]	; (4073ac <prvProcessReceivedCommands+0x100>)
  407374:	47a0      	blx	r4
				break;
  407376:	e004      	b.n	407382 <prvProcessReceivedCommands+0xd6>

			case tmrCOMMAND_DELETE :
				/* The timer has already been removed from the active list,
				just free up the memory. */
				vPortFree( pxTimer );
  407378:	69b8      	ldr	r0, [r7, #24]
  40737a:	4b0f      	ldr	r3, [pc, #60]	; (4073b8 <prvProcessReceivedCommands+0x10c>)
  40737c:	4798      	blx	r3
				break;
  40737e:	e000      	b.n	407382 <prvProcessReceivedCommands+0xd6>

			default	:
				/* Don't expect to get here. */
				break;
  407380:	bf00      	nop

	/* In this case the xTimerListsWereSwitched parameter is not used, but it
	must be present in the function call. */
	xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
  407382:	4b0e      	ldr	r3, [pc, #56]	; (4073bc <prvProcessReceivedCommands+0x110>)
  407384:	681a      	ldr	r2, [r3, #0]
  407386:	f107 0308 	add.w	r3, r7, #8
  40738a:	4610      	mov	r0, r2
  40738c:	4619      	mov	r1, r3
  40738e:	2200      	movs	r2, #0
  407390:	2300      	movs	r3, #0
  407392:	4c0b      	ldr	r4, [pc, #44]	; (4073c0 <prvProcessReceivedCommands+0x114>)
  407394:	47a0      	blx	r4
  407396:	4603      	mov	r3, r0
  407398:	2b00      	cmp	r3, #0
  40739a:	d190      	bne.n	4072be <prvProcessReceivedCommands+0x12>
			default	:
				/* Don't expect to get here. */
				break;
		}
	}
}
  40739c:	3724      	adds	r7, #36	; 0x24
  40739e:	46bd      	mov	sp, r7
  4073a0:	bd90      	pop	{r4, r7, pc}
  4073a2:	bf00      	nop
  4073a4:	004071d9 	.word	0x004071d9
  4073a8:	00405125 	.word	0x00405125
  4073ac:	00407225 	.word	0x00407225
  4073b0:	00406fc1 	.word	0x00406fc1
  4073b4:	0040533d 	.word	0x0040533d
  4073b8:	004054f9 	.word	0x004054f9
  4073bc:	20003eb0 	.word	0x20003eb0
  4073c0:	00405b01 	.word	0x00405b01

004073c4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( portTickType xLastTime )
{
  4073c4:	b590      	push	{r4, r7, lr}
  4073c6:	b08b      	sub	sp, #44	; 0x2c
  4073c8:	af02      	add	r7, sp, #8
  4073ca:	6078      	str	r0, [r7, #4]

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  4073cc:	e03e      	b.n	40744c <prvSwitchTimerLists+0x88>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  4073ce:	4b28      	ldr	r3, [pc, #160]	; (407470 <prvSwitchTimerLists+0xac>)
  4073d0:	681b      	ldr	r3, [r3, #0]
  4073d2:	68db      	ldr	r3, [r3, #12]
  4073d4:	681b      	ldr	r3, [r3, #0]
  4073d6:	61fb      	str	r3, [r7, #28]

		/* Remove the timer from the list. */
		pxTimer = ( xTIMER * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  4073d8:	4b25      	ldr	r3, [pc, #148]	; (407470 <prvSwitchTimerLists+0xac>)
  4073da:	681b      	ldr	r3, [r3, #0]
  4073dc:	68db      	ldr	r3, [r3, #12]
  4073de:	68db      	ldr	r3, [r3, #12]
  4073e0:	61bb      	str	r3, [r7, #24]
		uxListRemove( &( pxTimer->xTimerListItem ) );
  4073e2:	69bb      	ldr	r3, [r7, #24]
  4073e4:	3304      	adds	r3, #4
  4073e6:	4618      	mov	r0, r3
  4073e8:	4b22      	ldr	r3, [pc, #136]	; (407474 <prvSwitchTimerLists+0xb0>)
  4073ea:	4798      	blx	r3

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( xTimerHandle ) pxTimer );
  4073ec:	69bb      	ldr	r3, [r7, #24]
  4073ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  4073f0:	69b8      	ldr	r0, [r7, #24]
  4073f2:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( unsigned portBASE_TYPE ) pdTRUE )
  4073f4:	69bb      	ldr	r3, [r7, #24]
  4073f6:	69db      	ldr	r3, [r3, #28]
  4073f8:	2b01      	cmp	r3, #1
  4073fa:	d127      	bne.n	40744c <prvSwitchTimerLists+0x88>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  4073fc:	69bb      	ldr	r3, [r7, #24]
  4073fe:	699a      	ldr	r2, [r3, #24]
  407400:	69fb      	ldr	r3, [r7, #28]
  407402:	4413      	add	r3, r2
  407404:	617b      	str	r3, [r7, #20]
			if( xReloadTime > xNextExpireTime )
  407406:	697a      	ldr	r2, [r7, #20]
  407408:	69fb      	ldr	r3, [r7, #28]
  40740a:	429a      	cmp	r2, r3
  40740c:	d90e      	bls.n	40742c <prvSwitchTimerLists+0x68>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  40740e:	69bb      	ldr	r3, [r7, #24]
  407410:	697a      	ldr	r2, [r7, #20]
  407412:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  407414:	69bb      	ldr	r3, [r7, #24]
  407416:	69ba      	ldr	r2, [r7, #24]
  407418:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  40741a:	4b15      	ldr	r3, [pc, #84]	; (407470 <prvSwitchTimerLists+0xac>)
  40741c:	681a      	ldr	r2, [r3, #0]
  40741e:	69bb      	ldr	r3, [r7, #24]
  407420:	3304      	adds	r3, #4
  407422:	4610      	mov	r0, r2
  407424:	4619      	mov	r1, r3
  407426:	4b14      	ldr	r3, [pc, #80]	; (407478 <prvSwitchTimerLists+0xb4>)
  407428:	4798      	blx	r3
  40742a:	e00f      	b.n	40744c <prvSwitchTimerLists+0x88>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START, xNextExpireTime, NULL, tmrNO_DELAY );
  40742c:	2300      	movs	r3, #0
  40742e:	9300      	str	r3, [sp, #0]
  407430:	69b8      	ldr	r0, [r7, #24]
  407432:	2100      	movs	r1, #0
  407434:	69fa      	ldr	r2, [r7, #28]
  407436:	2300      	movs	r3, #0
  407438:	4c10      	ldr	r4, [pc, #64]	; (40747c <prvSwitchTimerLists+0xb8>)
  40743a:	47a0      	blx	r4
  40743c:	6138      	str	r0, [r7, #16]
				configASSERT( xResult );
  40743e:	693b      	ldr	r3, [r7, #16]
  407440:	2b00      	cmp	r3, #0
  407442:	d103      	bne.n	40744c <prvSwitchTimerLists+0x88>
  407444:	4b0e      	ldr	r3, [pc, #56]	; (407480 <prvSwitchTimerLists+0xbc>)
  407446:	4798      	blx	r3
  407448:	bf00      	nop
  40744a:	e7fd      	b.n	407448 <prvSwitchTimerLists+0x84>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  40744c:	4b08      	ldr	r3, [pc, #32]	; (407470 <prvSwitchTimerLists+0xac>)
  40744e:	681b      	ldr	r3, [r3, #0]
  407450:	681b      	ldr	r3, [r3, #0]
  407452:	2b00      	cmp	r3, #0
  407454:	d1bb      	bne.n	4073ce <prvSwitchTimerLists+0xa>
				( void ) xResult;
			}
		}
	}

	pxTemp = pxCurrentTimerList;
  407456:	4b06      	ldr	r3, [pc, #24]	; (407470 <prvSwitchTimerLists+0xac>)
  407458:	681b      	ldr	r3, [r3, #0]
  40745a:	60fb      	str	r3, [r7, #12]
	pxCurrentTimerList = pxOverflowTimerList;
  40745c:	4b09      	ldr	r3, [pc, #36]	; (407484 <prvSwitchTimerLists+0xc0>)
  40745e:	681a      	ldr	r2, [r3, #0]
  407460:	4b03      	ldr	r3, [pc, #12]	; (407470 <prvSwitchTimerLists+0xac>)
  407462:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
  407464:	4b07      	ldr	r3, [pc, #28]	; (407484 <prvSwitchTimerLists+0xc0>)
  407466:	68fa      	ldr	r2, [r7, #12]
  407468:	601a      	str	r2, [r3, #0]
}
  40746a:	3724      	adds	r7, #36	; 0x24
  40746c:	46bd      	mov	sp, r7
  40746e:	bd90      	pop	{r4, r7, pc}
  407470:	20003ea8 	.word	0x20003ea8
  407474:	00405125 	.word	0x00405125
  407478:	004050b5 	.word	0x004050b5
  40747c:	00406fc1 	.word	0x00406fc1
  407480:	0040533d 	.word	0x0040533d
  407484:	20003eac 	.word	0x20003eac

00407488 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  407488:	b580      	push	{r7, lr}
  40748a:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  40748c:	4b0e      	ldr	r3, [pc, #56]	; (4074c8 <prvCheckForValidListAndQueue+0x40>)
  40748e:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  407490:	4b0e      	ldr	r3, [pc, #56]	; (4074cc <prvCheckForValidListAndQueue+0x44>)
  407492:	681b      	ldr	r3, [r3, #0]
  407494:	2b00      	cmp	r3, #0
  407496:	d113      	bne.n	4074c0 <prvCheckForValidListAndQueue+0x38>
		{
			vListInitialise( &xActiveTimerList1 );
  407498:	480d      	ldr	r0, [pc, #52]	; (4074d0 <prvCheckForValidListAndQueue+0x48>)
  40749a:	4b0e      	ldr	r3, [pc, #56]	; (4074d4 <prvCheckForValidListAndQueue+0x4c>)
  40749c:	4798      	blx	r3
			vListInitialise( &xActiveTimerList2 );
  40749e:	480e      	ldr	r0, [pc, #56]	; (4074d8 <prvCheckForValidListAndQueue+0x50>)
  4074a0:	4b0c      	ldr	r3, [pc, #48]	; (4074d4 <prvCheckForValidListAndQueue+0x4c>)
  4074a2:	4798      	blx	r3
			pxCurrentTimerList = &xActiveTimerList1;
  4074a4:	4b0d      	ldr	r3, [pc, #52]	; (4074dc <prvCheckForValidListAndQueue+0x54>)
  4074a6:	4a0a      	ldr	r2, [pc, #40]	; (4074d0 <prvCheckForValidListAndQueue+0x48>)
  4074a8:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  4074aa:	4b0d      	ldr	r3, [pc, #52]	; (4074e0 <prvCheckForValidListAndQueue+0x58>)
  4074ac:	4a0a      	ldr	r2, [pc, #40]	; (4074d8 <prvCheckForValidListAndQueue+0x50>)
  4074ae:	601a      	str	r2, [r3, #0]
			xTimerQueue = xQueueCreate( ( unsigned portBASE_TYPE ) configTIMER_QUEUE_LENGTH, sizeof( xTIMER_MESSAGE ) );
  4074b0:	2005      	movs	r0, #5
  4074b2:	210c      	movs	r1, #12
  4074b4:	2200      	movs	r2, #0
  4074b6:	4b0b      	ldr	r3, [pc, #44]	; (4074e4 <prvCheckForValidListAndQueue+0x5c>)
  4074b8:	4798      	blx	r3
  4074ba:	4602      	mov	r2, r0
  4074bc:	4b03      	ldr	r3, [pc, #12]	; (4074cc <prvCheckForValidListAndQueue+0x44>)
  4074be:	601a      	str	r2, [r3, #0]
		}
	}
	taskEXIT_CRITICAL();
  4074c0:	4b09      	ldr	r3, [pc, #36]	; (4074e8 <prvCheckForValidListAndQueue+0x60>)
  4074c2:	4798      	blx	r3
}
  4074c4:	bd80      	pop	{r7, pc}
  4074c6:	bf00      	nop
  4074c8:	004052f9 	.word	0x004052f9
  4074cc:	20003eb0 	.word	0x20003eb0
  4074d0:	20003e80 	.word	0x20003e80
  4074d4:	0040500d 	.word	0x0040500d
  4074d8:	20003e94 	.word	0x20003e94
  4074dc:	20003ea8 	.word	0x20003ea8
  4074e0:	20003eac 	.word	0x20003eac
  4074e4:	00405755 	.word	0x00405755
  4074e8:	00405315 	.word	0x00405315

004074ec <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4074ec:	b480      	push	{r7}
  4074ee:	b083      	sub	sp, #12
  4074f0:	af00      	add	r7, sp, #0
  4074f2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4074f4:	687b      	ldr	r3, [r7, #4]
  4074f6:	2b07      	cmp	r3, #7
  4074f8:	d825      	bhi.n	407546 <osc_get_rate+0x5a>
  4074fa:	a201      	add	r2, pc, #4	; (adr r2, 407500 <osc_get_rate+0x14>)
  4074fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  407500:	00407521 	.word	0x00407521
  407504:	00407527 	.word	0x00407527
  407508:	0040752d 	.word	0x0040752d
  40750c:	00407533 	.word	0x00407533
  407510:	00407537 	.word	0x00407537
  407514:	0040753b 	.word	0x0040753b
  407518:	0040753f 	.word	0x0040753f
  40751c:	00407543 	.word	0x00407543
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  407520:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  407524:	e010      	b.n	407548 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  407526:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40752a:	e00d      	b.n	407548 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  40752c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  407530:	e00a      	b.n	407548 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  407532:	4b08      	ldr	r3, [pc, #32]	; (407554 <osc_get_rate+0x68>)
  407534:	e008      	b.n	407548 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  407536:	4b08      	ldr	r3, [pc, #32]	; (407558 <osc_get_rate+0x6c>)
  407538:	e006      	b.n	407548 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40753a:	4b08      	ldr	r3, [pc, #32]	; (40755c <osc_get_rate+0x70>)
  40753c:	e004      	b.n	407548 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40753e:	4b07      	ldr	r3, [pc, #28]	; (40755c <osc_get_rate+0x70>)
  407540:	e002      	b.n	407548 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  407542:	4b06      	ldr	r3, [pc, #24]	; (40755c <osc_get_rate+0x70>)
  407544:	e000      	b.n	407548 <osc_get_rate+0x5c>
	}

	return 0;
  407546:	2300      	movs	r3, #0
}
  407548:	4618      	mov	r0, r3
  40754a:	370c      	adds	r7, #12
  40754c:	46bd      	mov	sp, r7
  40754e:	f85d 7b04 	ldr.w	r7, [sp], #4
  407552:	4770      	bx	lr
  407554:	003d0900 	.word	0x003d0900
  407558:	007a1200 	.word	0x007a1200
  40755c:	00b71b00 	.word	0x00b71b00

00407560 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  407560:	b580      	push	{r7, lr}
  407562:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  407564:	2006      	movs	r0, #6
  407566:	4b03      	ldr	r3, [pc, #12]	; (407574 <sysclk_get_main_hz+0x14>)
  407568:	4798      	blx	r3
  40756a:	4603      	mov	r3, r0
  40756c:	00db      	lsls	r3, r3, #3
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40756e:	4618      	mov	r0, r3
  407570:	bd80      	pop	{r7, pc}
  407572:	bf00      	nop
  407574:	004074ed 	.word	0x004074ed

00407578 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  407578:	b580      	push	{r7, lr}
  40757a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40757c:	4b02      	ldr	r3, [pc, #8]	; (407588 <sysclk_get_cpu_hz+0x10>)
  40757e:	4798      	blx	r3
  407580:	4603      	mov	r3, r0
  407582:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  407584:	4618      	mov	r0, r3
  407586:	bd80      	pop	{r7, pc}
  407588:	00407561 	.word	0x00407561

0040758c <vTimerIMU>:
uint32_t lastTickCounter = 0;
double dt = (((double)TWI_TASK_DELAY)/ ((double)configTICK_RATE_HZ));

static KalmanConst kalmanC;

static void vTimerIMU(void *pvParameters){
  40758c:	b590      	push	{r4, r7, lr}
  40758e:	b083      	sub	sp, #12
  407590:	af00      	add	r7, sp, #0
  407592:	6078      	str	r0, [r7, #4]
	xSemaphoreGive(xSemIMUInt);
  407594:	4b05      	ldr	r3, [pc, #20]	; (4075ac <vTimerIMU+0x20>)
  407596:	681b      	ldr	r3, [r3, #0]
  407598:	4618      	mov	r0, r3
  40759a:	2100      	movs	r1, #0
  40759c:	2200      	movs	r2, #0
  40759e:	2300      	movs	r3, #0
  4075a0:	4c03      	ldr	r4, [pc, #12]	; (4075b0 <vTimerIMU+0x24>)
  4075a2:	47a0      	blx	r4
}
  4075a4:	370c      	adds	r7, #12
  4075a6:	46bd      	mov	sp, r7
  4075a8:	bd90      	pop	{r4, r7, pc}
  4075aa:	bf00      	nop
  4075ac:	20003fec 	.word	0x20003fec
  4075b0:	004058d5 	.word	0x004058d5
  4075b4:	00000000 	.word	0x00000000

004075b8 <IMUTask>:
	//dt = (double)(g_tickCounter - lastTickCounter)/configTICK_RATE_HZ;
	lastTickCounter = g_tickCounter;
	xSemaphoreGiveFromISR(xSemIMUInt, NULL);
}

void IMUTask(void *pvParameters){
  4075b8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4075ba:	b099      	sub	sp, #100	; 0x64
  4075bc:	af02      	add	r7, sp, #8
  4075be:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);
	status_code_t status;
	
	vSemaphoreCreateBinary(xseIMUValues);
  4075c0:	2001      	movs	r0, #1
  4075c2:	2100      	movs	r1, #0
  4075c4:	2203      	movs	r2, #3
  4075c6:	4b90      	ldr	r3, [pc, #576]	; (407808 <IMUTask+0x250>)
  4075c8:	4798      	blx	r3
  4075ca:	4602      	mov	r2, r0
  4075cc:	4b8f      	ldr	r3, [pc, #572]	; (40780c <IMUTask+0x254>)
  4075ce:	601a      	str	r2, [r3, #0]
  4075d0:	4b8e      	ldr	r3, [pc, #568]	; (40780c <IMUTask+0x254>)
  4075d2:	681b      	ldr	r3, [r3, #0]
  4075d4:	2b00      	cmp	r3, #0
  4075d6:	d007      	beq.n	4075e8 <IMUTask+0x30>
  4075d8:	4b8c      	ldr	r3, [pc, #560]	; (40780c <IMUTask+0x254>)
  4075da:	681b      	ldr	r3, [r3, #0]
  4075dc:	4618      	mov	r0, r3
  4075de:	2100      	movs	r1, #0
  4075e0:	2200      	movs	r2, #0
  4075e2:	2300      	movs	r3, #0
  4075e4:	4c8a      	ldr	r4, [pc, #552]	; (407810 <IMUTask+0x258>)
  4075e6:	47a0      	blx	r4
	configASSERT(xseIMUValues);
  4075e8:	4b88      	ldr	r3, [pc, #544]	; (40780c <IMUTask+0x254>)
  4075ea:	681b      	ldr	r3, [r3, #0]
  4075ec:	2b00      	cmp	r3, #0
  4075ee:	d103      	bne.n	4075f8 <IMUTask+0x40>
  4075f0:	4b88      	ldr	r3, [pc, #544]	; (407814 <IMUTask+0x25c>)
  4075f2:	4798      	blx	r3
  4075f4:	bf00      	nop
  4075f6:	e7fd      	b.n	4075f4 <IMUTask+0x3c>
	xSemaphoreTake(xseIMUValues, 0);
  4075f8:	4b84      	ldr	r3, [pc, #528]	; (40780c <IMUTask+0x254>)
  4075fa:	681b      	ldr	r3, [r3, #0]
  4075fc:	4618      	mov	r0, r3
  4075fe:	2100      	movs	r1, #0
  407600:	2200      	movs	r2, #0
  407602:	2300      	movs	r3, #0
  407604:	4c84      	ldr	r4, [pc, #528]	; (407818 <IMUTask+0x260>)
  407606:	47a0      	blx	r4
	
	vSemaphoreCreateBinary(xSemIMUInt);
  407608:	2001      	movs	r0, #1
  40760a:	2100      	movs	r1, #0
  40760c:	2203      	movs	r2, #3
  40760e:	4b7e      	ldr	r3, [pc, #504]	; (407808 <IMUTask+0x250>)
  407610:	4798      	blx	r3
  407612:	4602      	mov	r2, r0
  407614:	4b81      	ldr	r3, [pc, #516]	; (40781c <IMUTask+0x264>)
  407616:	601a      	str	r2, [r3, #0]
  407618:	4b80      	ldr	r3, [pc, #512]	; (40781c <IMUTask+0x264>)
  40761a:	681b      	ldr	r3, [r3, #0]
  40761c:	2b00      	cmp	r3, #0
  40761e:	d007      	beq.n	407630 <IMUTask+0x78>
  407620:	4b7e      	ldr	r3, [pc, #504]	; (40781c <IMUTask+0x264>)
  407622:	681b      	ldr	r3, [r3, #0]
  407624:	4618      	mov	r0, r3
  407626:	2100      	movs	r1, #0
  407628:	2200      	movs	r2, #0
  40762a:	2300      	movs	r3, #0
  40762c:	4c78      	ldr	r4, [pc, #480]	; (407810 <IMUTask+0x258>)
  40762e:	47a0      	blx	r4
	configASSERT(xSemIMUInt);
  407630:	4b7a      	ldr	r3, [pc, #488]	; (40781c <IMUTask+0x264>)
  407632:	681b      	ldr	r3, [r3, #0]
  407634:	2b00      	cmp	r3, #0
  407636:	d103      	bne.n	407640 <IMUTask+0x88>
  407638:	4b76      	ldr	r3, [pc, #472]	; (407814 <IMUTask+0x25c>)
  40763a:	4798      	blx	r3
  40763c:	bf00      	nop
  40763e:	e7fd      	b.n	40763c <IMUTask+0x84>
	xSemaphoreTake(xSemIMUInt, 0);
  407640:	4b76      	ldr	r3, [pc, #472]	; (40781c <IMUTask+0x264>)
  407642:	681b      	ldr	r3, [r3, #0]
  407644:	4618      	mov	r0, r3
  407646:	2100      	movs	r1, #0
  407648:	2200      	movs	r2, #0
  40764a:	2300      	movs	r3, #0
  40764c:	4c72      	ldr	r4, [pc, #456]	; (407818 <IMUTask+0x260>)
  40764e:	47a0      	blx	r4
	
#ifndef INT_PIN
	//Timer Task:
	xTimerIMU = xTimerCreate("TimerIMU", TWI_TASK_DELAY , pdTRUE, NULL, vTimerIMU);
  407650:	4b73      	ldr	r3, [pc, #460]	; (407820 <IMUTask+0x268>)
  407652:	9300      	str	r3, [sp, #0]
  407654:	4873      	ldr	r0, [pc, #460]	; (407824 <IMUTask+0x26c>)
  407656:	210a      	movs	r1, #10
  407658:	2201      	movs	r2, #1
  40765a:	2300      	movs	r3, #0
  40765c:	4c72      	ldr	r4, [pc, #456]	; (407828 <IMUTask+0x270>)
  40765e:	47a0      	blx	r4
  407660:	4602      	mov	r2, r0
  407662:	4b72      	ldr	r3, [pc, #456]	; (40782c <IMUTask+0x274>)
  407664:	601a      	str	r2, [r3, #0]
	xTimerStart(xTimerIMU, 0);
  407666:	4b71      	ldr	r3, [pc, #452]	; (40782c <IMUTask+0x274>)
  407668:	681c      	ldr	r4, [r3, #0]
  40766a:	4b71      	ldr	r3, [pc, #452]	; (407830 <IMUTask+0x278>)
  40766c:	4798      	blx	r3
  40766e:	4603      	mov	r3, r0
  407670:	2200      	movs	r2, #0
  407672:	9200      	str	r2, [sp, #0]
  407674:	4620      	mov	r0, r4
  407676:	2100      	movs	r1, #0
  407678:	461a      	mov	r2, r3
  40767a:	2300      	movs	r3, #0
  40767c:	4c6d      	ldr	r4, [pc, #436]	; (407834 <IMUTask+0x27c>)
  40767e:	47a0      	blx	r4
#endif
	
	status = configIMU();
  407680:	4b6d      	ldr	r3, [pc, #436]	; (407838 <IMUTask+0x280>)
  407682:	4798      	blx	r3
  407684:	4603      	mov	r3, r0
  407686:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
	lastTickCounter = g_tickCounter;
  40768a:	4b6c      	ldr	r3, [pc, #432]	; (40783c <IMUTask+0x284>)
  40768c:	681a      	ldr	r2, [r3, #0]
  40768e:	4b6c      	ldr	r3, [pc, #432]	; (407840 <IMUTask+0x288>)
  407690:	601a      	str	r2, [r3, #0]
	if (status != STATUS_OK){
  407692:	f997 3056 	ldrsb.w	r3, [r7, #86]	; 0x56
  407696:	2b00      	cmp	r3, #0
  407698:	d008      	beq.n	4076ac <IMUTask+0xf4>
		printf_mux("Error IMU!");
  40769a:	486a      	ldr	r0, [pc, #424]	; (407844 <IMUTask+0x28c>)
  40769c:	4b6a      	ldr	r3, [pc, #424]	; (407848 <IMUTask+0x290>)
  40769e:	4798      	blx	r3
		LED_On(LED2_GPIO);
  4076a0:	2019      	movs	r0, #25
  4076a2:	4b6a      	ldr	r3, [pc, #424]	; (40784c <IMUTask+0x294>)
  4076a4:	4798      	blx	r3
		vTaskDelete(NULL);
  4076a6:	2000      	movs	r0, #0
  4076a8:	4b69      	ldr	r3, [pc, #420]	; (407850 <IMUTask+0x298>)
  4076aa:	4798      	blx	r3
	}
	
	double acel[3];
	double gyro[3];
	double anglePure = 0;
  4076ac:	f04f 0200 	mov.w	r2, #0
  4076b0:	f04f 0300 	mov.w	r3, #0
  4076b4:	e9c7 2306 	strd	r2, r3, [r7, #24]
	double angleComplFilter = initComplFilter(ADXL_Low);
  4076b8:	2053      	movs	r0, #83	; 0x53
  4076ba:	4b66      	ldr	r3, [pc, #408]	; (407854 <IMUTask+0x29c>)
  4076bc:	4798      	blx	r3
  4076be:	4602      	mov	r2, r0
  4076c0:	460b      	mov	r3, r1
  4076c2:	e9c7 2304 	strd	r2, r3, [r7, #16]
	double angleKalman = angleComplFilter;
  4076c6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
  4076ca:	e9c7 2302 	strd	r2, r3, [r7, #8]
	uint8_t i = 0;
  4076ce:	2300      	movs	r3, #0
  4076d0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	
	//Init Kalman Constants:
	kalmanC.angleInit	=	angleKalman;
  4076d4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
  4076d8:	495f      	ldr	r1, [pc, #380]	; (407858 <IMUTask+0x2a0>)
  4076da:	e9c1 2306 	strd	r2, r3, [r1, #24]
	kalmanC.bias		=	0;
  4076de:	495e      	ldr	r1, [pc, #376]	; (407858 <IMUTask+0x2a0>)
  4076e0:	f04f 0200 	mov.w	r2, #0
  4076e4:	f04f 0300 	mov.w	r3, #0
  4076e8:	e9c1 2308 	strd	r2, r3, [r1, #32]
	kalmanC.Qangle		=	0.001;
  4076ec:	495a      	ldr	r1, [pc, #360]	; (407858 <IMUTask+0x2a0>)
  4076ee:	a340      	add	r3, pc, #256	; (adr r3, 4077f0 <IMUTask+0x238>)
  4076f0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4076f4:	e9c1 2300 	strd	r2, r3, [r1]
	kalmanC.Qbias		=	0.003;
  4076f8:	4957      	ldr	r1, [pc, #348]	; (407858 <IMUTask+0x2a0>)
  4076fa:	a33f      	add	r3, pc, #252	; (adr r3, 4077f8 <IMUTask+0x240>)
  4076fc:	e9d3 2300 	ldrd	r2, r3, [r3]
  407700:	e9c1 2302 	strd	r2, r3, [r1, #8]
	kalmanC.Rmeasure	=	0.03;
  407704:	4954      	ldr	r1, [pc, #336]	; (407858 <IMUTask+0x2a0>)
  407706:	a33e      	add	r3, pc, #248	; (adr r3, 407800 <IMUTask+0x248>)
  407708:	e9d3 2300 	ldrd	r2, r3, [r3]
  40770c:	e9c1 2304 	strd	r2, r3, [r1, #16]
	kalmanC.P[0][0]		=	0;
  407710:	4951      	ldr	r1, [pc, #324]	; (407858 <IMUTask+0x2a0>)
  407712:	f04f 0200 	mov.w	r2, #0
  407716:	f04f 0300 	mov.w	r3, #0
  40771a:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	kalmanC.P[0][1]		=	0;
  40771e:	494e      	ldr	r1, [pc, #312]	; (407858 <IMUTask+0x2a0>)
  407720:	f04f 0200 	mov.w	r2, #0
  407724:	f04f 0300 	mov.w	r3, #0
  407728:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	kalmanC.P[1][0]		=	0;
  40772c:	494a      	ldr	r1, [pc, #296]	; (407858 <IMUTask+0x2a0>)
  40772e:	f04f 0200 	mov.w	r2, #0
  407732:	f04f 0300 	mov.w	r3, #0
  407736:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
	kalmanC.P[1][1]		=	0;
  40773a:	4947      	ldr	r1, [pc, #284]	; (407858 <IMUTask+0x2a0>)
  40773c:	f04f 0200 	mov.w	r2, #0
  407740:	f04f 0300 	mov.w	r3, #0
  407744:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
	
	initKalman(&kalmanC);
  407748:	4843      	ldr	r0, [pc, #268]	; (407858 <IMUTask+0x2a0>)
  40774a:	4b44      	ldr	r3, [pc, #272]	; (40785c <IMUTask+0x2a4>)
  40774c:	4798      	blx	r3
	
	for (;;){
		xSemaphoreTake(xSemIMUInt, portMAX_DELAY);
  40774e:	4b33      	ldr	r3, [pc, #204]	; (40781c <IMUTask+0x264>)
  407750:	681b      	ldr	r3, [r3, #0]
  407752:	4618      	mov	r0, r3
  407754:	2100      	movs	r1, #0
  407756:	f04f 32ff 	mov.w	r2, #4294967295
  40775a:	2300      	movs	r3, #0
  40775c:	4c2e      	ldr	r4, [pc, #184]	; (407818 <IMUTask+0x260>)
  40775e:	47a0      	blx	r4
		
		memset(acel, 0, sizeof(acel));
  407760:	f107 0338 	add.w	r3, r7, #56	; 0x38
  407764:	4618      	mov	r0, r3
  407766:	2100      	movs	r1, #0
  407768:	2218      	movs	r2, #24
  40776a:	4b3d      	ldr	r3, [pc, #244]	; (407860 <IMUTask+0x2a8>)
  40776c:	4798      	blx	r3
		getAllAcelValue(ADXL_Low, acel);
  40776e:	f107 0338 	add.w	r3, r7, #56	; 0x38
  407772:	2053      	movs	r0, #83	; 0x53
  407774:	4619      	mov	r1, r3
  407776:	4b3b      	ldr	r3, [pc, #236]	; (407864 <IMUTask+0x2ac>)
  407778:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  40777a:	2300      	movs	r3, #0
  40777c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  407780:	e01e      	b.n	4077c0 <IMUTask+0x208>
			xQueueOverwrite(xQueueAcel[i], (void * ) &acel[i]);
  407782:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
  407786:	4b38      	ldr	r3, [pc, #224]	; (407868 <IMUTask+0x2b0>)
  407788:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40778c:	4618      	mov	r0, r3
  40778e:	2100      	movs	r1, #0
  407790:	4b36      	ldr	r3, [pc, #216]	; (40786c <IMUTask+0x2b4>)
  407792:	4798      	blx	r3
  407794:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
  407798:	4b33      	ldr	r3, [pc, #204]	; (407868 <IMUTask+0x2b0>)
  40779a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  40779e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
  4077a2:	f107 0138 	add.w	r1, r7, #56	; 0x38
  4077a6:	00db      	lsls	r3, r3, #3
  4077a8:	440b      	add	r3, r1
  4077aa:	4610      	mov	r0, r2
  4077ac:	4619      	mov	r1, r3
  4077ae:	2200      	movs	r2, #0
  4077b0:	2301      	movs	r3, #1
  4077b2:	4c17      	ldr	r4, [pc, #92]	; (407810 <IMUTask+0x258>)
  4077b4:	47a0      	blx	r4
	for (;;){
		xSemaphoreTake(xSemIMUInt, portMAX_DELAY);
		
		memset(acel, 0, sizeof(acel));
		getAllAcelValue(ADXL_Low, acel);
		for (i = 0; i < NUM_AXIS; i++){
  4077b6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
  4077ba:	3301      	adds	r3, #1
  4077bc:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  4077c0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
  4077c4:	2b02      	cmp	r3, #2
  4077c6:	d9dc      	bls.n	407782 <IMUTask+0x1ca>
			xQueueOverwrite(xQueueAcel[i], (void * ) &acel[i]);
		}
		
		memset(gyro, 0, sizeof(gyro));
  4077c8:	f107 0320 	add.w	r3, r7, #32
  4077cc:	4618      	mov	r0, r3
  4077ce:	2100      	movs	r1, #0
  4077d0:	2218      	movs	r2, #24
  4077d2:	4b23      	ldr	r3, [pc, #140]	; (407860 <IMUTask+0x2a8>)
  4077d4:	4798      	blx	r3
		getAllGyroValue(ITG_Low, gyro);
  4077d6:	f107 0320 	add.w	r3, r7, #32
  4077da:	2068      	movs	r0, #104	; 0x68
  4077dc:	4619      	mov	r1, r3
  4077de:	4b24      	ldr	r3, [pc, #144]	; (407870 <IMUTask+0x2b8>)
  4077e0:	4798      	blx	r3
		for (i = 0; i < NUM_AXIS; i++){
  4077e2:	2300      	movs	r3, #0
  4077e4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  4077e8:	e063      	b.n	4078b2 <IMUTask+0x2fa>
  4077ea:	bf00      	nop
  4077ec:	f3af 8000 	nop.w
  4077f0:	d2f1a9fc 	.word	0xd2f1a9fc
  4077f4:	3f50624d 	.word	0x3f50624d
  4077f8:	bc6a7efa 	.word	0xbc6a7efa
  4077fc:	3f689374 	.word	0x3f689374
  407800:	eb851eb8 	.word	0xeb851eb8
  407804:	3f9eb851 	.word	0x3f9eb851
  407808:	00405755 	.word	0x00405755
  40780c:	20003f54 	.word	0x20003f54
  407810:	004058d5 	.word	0x004058d5
  407814:	0040533d 	.word	0x0040533d
  407818:	00405b01 	.word	0x00405b01
  40781c:	20003fec 	.word	0x20003fec
  407820:	0040758d 	.word	0x0040758d
  407824:	00412a28 	.word	0x00412a28
  407828:	00406f45 	.word	0x00406f45
  40782c:	20004024 	.word	0x20004024
  407830:	004065a9 	.word	0x004065a9
  407834:	00406fc1 	.word	0x00406fc1
  407838:	00407df1 	.word	0x00407df1
  40783c:	20003f64 	.word	0x20003f64
  407840:	20003eb8 	.word	0x20003eb8
  407844:	00412a34 	.word	0x00412a34
  407848:	004009b1 	.word	0x004009b1
  40784c:	00402fad 	.word	0x00402fad
  407850:	00406121 	.word	0x00406121
  407854:	00407a41 	.word	0x00407a41
  407858:	20003ec0 	.word	0x20003ec0
  40785c:	00400119 	.word	0x00400119
  407860:	0040a951 	.word	0x0040a951
  407864:	00407b19 	.word	0x00407b19
  407868:	20003f58 	.word	0x20003f58
  40786c:	0040568d 	.word	0x0040568d
  407870:	00407c89 	.word	0x00407c89
			xQueueOverwrite(xQueueGyro[i], (void * ) &gyro[i]);
  407874:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
  407878:	4b46      	ldr	r3, [pc, #280]	; (407994 <IMUTask+0x3dc>)
  40787a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40787e:	4618      	mov	r0, r3
  407880:	2100      	movs	r1, #0
  407882:	4b45      	ldr	r3, [pc, #276]	; (407998 <IMUTask+0x3e0>)
  407884:	4798      	blx	r3
  407886:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
  40788a:	4b42      	ldr	r3, [pc, #264]	; (407994 <IMUTask+0x3dc>)
  40788c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  407890:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
  407894:	f107 0120 	add.w	r1, r7, #32
  407898:	00db      	lsls	r3, r3, #3
  40789a:	440b      	add	r3, r1
  40789c:	4610      	mov	r0, r2
  40789e:	4619      	mov	r1, r3
  4078a0:	2200      	movs	r2, #0
  4078a2:	2301      	movs	r3, #1
  4078a4:	4c3d      	ldr	r4, [pc, #244]	; (40799c <IMUTask+0x3e4>)
  4078a6:	47a0      	blx	r4
			xQueueOverwrite(xQueueAcel[i], (void * ) &acel[i]);
		}
		
		memset(gyro, 0, sizeof(gyro));
		getAllGyroValue(ITG_Low, gyro);
		for (i = 0; i < NUM_AXIS; i++){
  4078a8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
  4078ac:	3301      	adds	r3, #1
  4078ae:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
  4078b2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
  4078b6:	2b02      	cmp	r3, #2
  4078b8:	d9dc      	bls.n	407874 <IMUTask+0x2bc>
			xQueueOverwrite(xQueueGyro[i], (void * ) &gyro[i]);
		}
		
		anglePure = getPureAngle(acel);
  4078ba:	f107 0338 	add.w	r3, r7, #56	; 0x38
  4078be:	4618      	mov	r0, r3
  4078c0:	4b37      	ldr	r3, [pc, #220]	; (4079a0 <IMUTask+0x3e8>)
  4078c2:	4798      	blx	r3
  4078c4:	4602      	mov	r2, r0
  4078c6:	460b      	mov	r3, r1
  4078c8:	e9c7 2306 	strd	r2, r3, [r7, #24]
		xQueueOverwrite(xQueueAngle[0], (void * ) &anglePure);
  4078cc:	4b35      	ldr	r3, [pc, #212]	; (4079a4 <IMUTask+0x3ec>)
  4078ce:	681b      	ldr	r3, [r3, #0]
  4078d0:	4618      	mov	r0, r3
  4078d2:	2100      	movs	r1, #0
  4078d4:	4b30      	ldr	r3, [pc, #192]	; (407998 <IMUTask+0x3e0>)
  4078d6:	4798      	blx	r3
  4078d8:	4b32      	ldr	r3, [pc, #200]	; (4079a4 <IMUTask+0x3ec>)
  4078da:	681a      	ldr	r2, [r3, #0]
  4078dc:	f107 0318 	add.w	r3, r7, #24
  4078e0:	4610      	mov	r0, r2
  4078e2:	4619      	mov	r1, r3
  4078e4:	2200      	movs	r2, #0
  4078e6:	2301      	movs	r3, #1
  4078e8:	4c2c      	ldr	r4, [pc, #176]	; (40799c <IMUTask+0x3e4>)
  4078ea:	47a0      	blx	r4
		getComplFilterAngle(&angleComplFilter, acel, gyro);
  4078ec:	f107 0110 	add.w	r1, r7, #16
  4078f0:	f107 0238 	add.w	r2, r7, #56	; 0x38
  4078f4:	f107 0320 	add.w	r3, r7, #32
  4078f8:	4608      	mov	r0, r1
  4078fa:	4611      	mov	r1, r2
  4078fc:	461a      	mov	r2, r3
  4078fe:	4b2a      	ldr	r3, [pc, #168]	; (4079a8 <IMUTask+0x3f0>)
  407900:	4798      	blx	r3
		xQueueOverwrite(xQueueAngle[1], (void * ) &angleComplFilter);
  407902:	4b28      	ldr	r3, [pc, #160]	; (4079a4 <IMUTask+0x3ec>)
  407904:	685b      	ldr	r3, [r3, #4]
  407906:	4618      	mov	r0, r3
  407908:	2100      	movs	r1, #0
  40790a:	4b23      	ldr	r3, [pc, #140]	; (407998 <IMUTask+0x3e0>)
  40790c:	4798      	blx	r3
  40790e:	4b25      	ldr	r3, [pc, #148]	; (4079a4 <IMUTask+0x3ec>)
  407910:	685a      	ldr	r2, [r3, #4]
  407912:	f107 0310 	add.w	r3, r7, #16
  407916:	4610      	mov	r0, r2
  407918:	4619      	mov	r1, r3
  40791a:	2200      	movs	r2, #0
  40791c:	2301      	movs	r3, #1
  40791e:	4c1f      	ldr	r4, [pc, #124]	; (40799c <IMUTask+0x3e4>)
  407920:	47a0      	blx	r4
		angleKalman = getKalmanAngle(anglePure, gyro[Axis_Z], dt);
  407922:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
  407926:	4c21      	ldr	r4, [pc, #132]	; (4079ac <IMUTask+0x3f4>)
  407928:	4610      	mov	r0, r2
  40792a:	4619      	mov	r1, r3
  40792c:	47a0      	blx	r4
  40792e:	4605      	mov	r5, r0
  407930:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
  407934:	4c1d      	ldr	r4, [pc, #116]	; (4079ac <IMUTask+0x3f4>)
  407936:	4610      	mov	r0, r2
  407938:	4619      	mov	r1, r3
  40793a:	47a0      	blx	r4
  40793c:	4604      	mov	r4, r0
  40793e:	4b1c      	ldr	r3, [pc, #112]	; (4079b0 <IMUTask+0x3f8>)
  407940:	e9d3 2300 	ldrd	r2, r3, [r3]
  407944:	4e19      	ldr	r6, [pc, #100]	; (4079ac <IMUTask+0x3f4>)
  407946:	4610      	mov	r0, r2
  407948:	4619      	mov	r1, r3
  40794a:	47b0      	blx	r6
  40794c:	4603      	mov	r3, r0
  40794e:	4628      	mov	r0, r5
  407950:	4621      	mov	r1, r4
  407952:	461a      	mov	r2, r3
  407954:	4b17      	ldr	r3, [pc, #92]	; (4079b4 <IMUTask+0x3fc>)
  407956:	4798      	blx	r3
  407958:	4602      	mov	r2, r0
  40795a:	460b      	mov	r3, r1
  40795c:	e9c7 2302 	strd	r2, r3, [r7, #8]
		xQueueOverwrite(xQueueAngle[2], (void * ) &angleKalman);
  407960:	4b10      	ldr	r3, [pc, #64]	; (4079a4 <IMUTask+0x3ec>)
  407962:	689b      	ldr	r3, [r3, #8]
  407964:	4618      	mov	r0, r3
  407966:	2100      	movs	r1, #0
  407968:	4b0b      	ldr	r3, [pc, #44]	; (407998 <IMUTask+0x3e0>)
  40796a:	4798      	blx	r3
  40796c:	4b0d      	ldr	r3, [pc, #52]	; (4079a4 <IMUTask+0x3ec>)
  40796e:	689a      	ldr	r2, [r3, #8]
  407970:	f107 0308 	add.w	r3, r7, #8
  407974:	4610      	mov	r0, r2
  407976:	4619      	mov	r1, r3
  407978:	2200      	movs	r2, #0
  40797a:	2301      	movs	r3, #1
  40797c:	4c07      	ldr	r4, [pc, #28]	; (40799c <IMUTask+0x3e4>)
  40797e:	47a0      	blx	r4
		
		//Give Semaphore to UART Transfer:
		xSemaphoreGive(xseIMUValues);
  407980:	4b0d      	ldr	r3, [pc, #52]	; (4079b8 <IMUTask+0x400>)
  407982:	681b      	ldr	r3, [r3, #0]
  407984:	4618      	mov	r0, r3
  407986:	2100      	movs	r1, #0
  407988:	2200      	movs	r2, #0
  40798a:	2300      	movs	r3, #0
  40798c:	4c03      	ldr	r4, [pc, #12]	; (40799c <IMUTask+0x3e4>)
  40798e:	47a0      	blx	r4
	}
  407990:	e6dd      	b.n	40774e <IMUTask+0x196>
  407992:	bf00      	nop
  407994:	20003f48 	.word	0x20003f48
  407998:	0040568d 	.word	0x0040568d
  40799c:	004058d5 	.word	0x004058d5
  4079a0:	004079c1 	.word	0x004079c1
  4079a4:	20003f3c 	.word	0x20003f3c
  4079a8:	00407a79 	.word	0x00407a79
  4079ac:	0040a221 	.word	0x0040a221
  4079b0:	20000140 	.word	0x20000140
  4079b4:	004001b1 	.word	0x004001b1
  4079b8:	20003f54 	.word	0x20003f54
  4079bc:	f3af 8000 	nop.w

004079c0 <getPureAngle>:
}

static double getPureAngle(double *acel){
  4079c0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4079c2:	b085      	sub	sp, #20
  4079c4:	af00      	add	r7, sp, #0
  4079c6:	6078      	str	r0, [r7, #4]
	double angle = 0.0;
  4079c8:	f04f 0000 	mov.w	r0, #0
  4079cc:	f04f 0100 	mov.w	r1, #0
  4079d0:	e9c7 0102 	strd	r0, r1, [r7, #8]
	
	angle = sin(-acel[Axis_X]/acel[Axis_Y]) * (180.0/M_PI);
  4079d4:	6879      	ldr	r1, [r7, #4]
  4079d6:	e9d1 0100 	ldrd	r0, r1, [r1]
  4079da:	4602      	mov	r2, r0
  4079dc:	f081 4300 	eor.w	r3, r1, #2147483648	; 0x80000000
  4079e0:	6879      	ldr	r1, [r7, #4]
  4079e2:	3108      	adds	r1, #8
  4079e4:	e9d1 4500 	ldrd	r4, r5, [r1]
  4079e8:	4e11      	ldr	r6, [pc, #68]	; (407a30 <getPureAngle+0x70>)
  4079ea:	4610      	mov	r0, r2
  4079ec:	4619      	mov	r1, r3
  4079ee:	4622      	mov	r2, r4
  4079f0:	462b      	mov	r3, r5
  4079f2:	47b0      	blx	r6
  4079f4:	4602      	mov	r2, r0
  4079f6:	460b      	mov	r3, r1
  4079f8:	4610      	mov	r0, r2
  4079fa:	4619      	mov	r1, r3
  4079fc:	4b0d      	ldr	r3, [pc, #52]	; (407a34 <getPureAngle+0x74>)
  4079fe:	4798      	blx	r3
  407a00:	4602      	mov	r2, r0
  407a02:	460b      	mov	r3, r1
  407a04:	4c0c      	ldr	r4, [pc, #48]	; (407a38 <getPureAngle+0x78>)
  407a06:	4610      	mov	r0, r2
  407a08:	4619      	mov	r1, r3
  407a0a:	a307      	add	r3, pc, #28	; (adr r3, 407a28 <getPureAngle+0x68>)
  407a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
  407a10:	47a0      	blx	r4
  407a12:	4602      	mov	r2, r0
  407a14:	460b      	mov	r3, r1
  407a16:	e9c7 2302 	strd	r2, r3, [r7, #8]
	
	return angle;
  407a1a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
  407a1e:	4610      	mov	r0, r2
  407a20:	4619      	mov	r1, r3
  407a22:	3714      	adds	r7, #20
  407a24:	46bd      	mov	sp, r7
  407a26:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407a28:	1a63c1f8 	.word	0x1a63c1f8
  407a2c:	404ca5dc 	.word	0x404ca5dc
  407a30:	00409eb1 	.word	0x00409eb1
  407a34:	00408665 	.word	0x00408665
  407a38:	00409c5d 	.word	0x00409c5d
  407a3c:	f3af 8000 	nop.w

00407a40 <initComplFilter>:

static double initComplFilter(ADXL_Addr_Dev dev){
  407a40:	b580      	push	{r7, lr}
  407a42:	b088      	sub	sp, #32
  407a44:	af00      	add	r7, sp, #0
  407a46:	4603      	mov	r3, r0
  407a48:	71fb      	strb	r3, [r7, #7]
	double acelInit[3];
	getAllAcelValue(dev, acelInit);
  407a4a:	79fa      	ldrb	r2, [r7, #7]
  407a4c:	f107 0308 	add.w	r3, r7, #8
  407a50:	4610      	mov	r0, r2
  407a52:	4619      	mov	r1, r3
  407a54:	4b06      	ldr	r3, [pc, #24]	; (407a70 <initComplFilter+0x30>)
  407a56:	4798      	blx	r3
	return getPureAngle(acelInit);
  407a58:	f107 0308 	add.w	r3, r7, #8
  407a5c:	4618      	mov	r0, r3
  407a5e:	4b05      	ldr	r3, [pc, #20]	; (407a74 <initComplFilter+0x34>)
  407a60:	4798      	blx	r3
  407a62:	4602      	mov	r2, r0
  407a64:	460b      	mov	r3, r1
}
  407a66:	4610      	mov	r0, r2
  407a68:	4619      	mov	r1, r3
  407a6a:	3720      	adds	r7, #32
  407a6c:	46bd      	mov	sp, r7
  407a6e:	bd80      	pop	{r7, pc}
  407a70:	00407b19 	.word	0x00407b19
  407a74:	004079c1 	.word	0x004079c1

00407a78 <getComplFilterAngle>:

static void getComplFilterAngle(double *angle, double *acel, double *gyro){
  407a78:	b5f0      	push	{r4, r5, r6, r7, lr}
  407a7a:	b087      	sub	sp, #28
  407a7c:	af00      	add	r7, sp, #0
  407a7e:	60f8      	str	r0, [r7, #12]
  407a80:	60b9      	str	r1, [r7, #8]
  407a82:	607a      	str	r2, [r7, #4]
	double angle_measure;
	
	angle_measure = getPureAngle(acel);
  407a84:	68b8      	ldr	r0, [r7, #8]
  407a86:	4b20      	ldr	r3, [pc, #128]	; (407b08 <getComplFilterAngle+0x90>)
  407a88:	4798      	blx	r3
  407a8a:	e9c7 0104 	strd	r0, r1, [r7, #16]
	
	*angle = (*angle + (gyro[Axis_Z]*dt) )*ALPHA + (1-ALPHA)*angle_measure;
  407a8e:	68fb      	ldr	r3, [r7, #12]
  407a90:	e9d3 4500 	ldrd	r4, r5, [r3]
  407a94:	687b      	ldr	r3, [r7, #4]
  407a96:	3310      	adds	r3, #16
  407a98:	e9d3 0100 	ldrd	r0, r1, [r3]
  407a9c:	4b1b      	ldr	r3, [pc, #108]	; (407b0c <getComplFilterAngle+0x94>)
  407a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
  407aa2:	4e1b      	ldr	r6, [pc, #108]	; (407b10 <getComplFilterAngle+0x98>)
  407aa4:	47b0      	blx	r6
  407aa6:	4602      	mov	r2, r0
  407aa8:	460b      	mov	r3, r1
  407aaa:	4e1a      	ldr	r6, [pc, #104]	; (407b14 <getComplFilterAngle+0x9c>)
  407aac:	4620      	mov	r0, r4
  407aae:	4629      	mov	r1, r5
  407ab0:	47b0      	blx	r6
  407ab2:	4602      	mov	r2, r0
  407ab4:	460b      	mov	r3, r1
  407ab6:	4c16      	ldr	r4, [pc, #88]	; (407b10 <getComplFilterAngle+0x98>)
  407ab8:	4610      	mov	r0, r2
  407aba:	4619      	mov	r1, r3
  407abc:	a30e      	add	r3, pc, #56	; (adr r3, 407af8 <getComplFilterAngle+0x80>)
  407abe:	e9d3 2300 	ldrd	r2, r3, [r3]
  407ac2:	47a0      	blx	r4
  407ac4:	4602      	mov	r2, r0
  407ac6:	460b      	mov	r3, r1
  407ac8:	4614      	mov	r4, r2
  407aca:	461d      	mov	r5, r3
  407acc:	4e10      	ldr	r6, [pc, #64]	; (407b10 <getComplFilterAngle+0x98>)
  407ace:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
  407ad2:	a30b      	add	r3, pc, #44	; (adr r3, 407b00 <getComplFilterAngle+0x88>)
  407ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
  407ad8:	47b0      	blx	r6
  407ada:	4602      	mov	r2, r0
  407adc:	460b      	mov	r3, r1
  407ade:	4e0d      	ldr	r6, [pc, #52]	; (407b14 <getComplFilterAngle+0x9c>)
  407ae0:	4620      	mov	r0, r4
  407ae2:	4629      	mov	r1, r5
  407ae4:	47b0      	blx	r6
  407ae6:	4602      	mov	r2, r0
  407ae8:	460b      	mov	r3, r1
  407aea:	68f9      	ldr	r1, [r7, #12]
  407aec:	e9c1 2300 	strd	r2, r3, [r1]
}
  407af0:	371c      	adds	r7, #28
  407af2:	46bd      	mov	sp, r7
  407af4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407af6:	bf00      	nop
  407af8:	ac710cb3 	.word	0xac710cb3
  407afc:	3fe6db8b 	.word	0x3fe6db8b
  407b00:	a71de69a 	.word	0xa71de69a
  407b04:	3fd248e8 	.word	0x3fd248e8
  407b08:	004079c1 	.word	0x004079c1
  407b0c:	20000140 	.word	0x20000140
  407b10:	00409c5d 	.word	0x00409c5d
  407b14:	004098f9 	.word	0x004098f9

00407b18 <getAllAcelValue>:

static void getAllAcelValue(ADXL_Addr_Dev dev, double *acel){
  407b18:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  407b1c:	b087      	sub	sp, #28
  407b1e:	af00      	add	r7, sp, #0
  407b20:	4603      	mov	r3, r0
  407b22:	6039      	str	r1, [r7, #0]
  407b24:	71fb      	strb	r3, [r7, #7]
	status_code_t result;
	memset(acel, (-16000), NUM_AXIS);
  407b26:	6838      	ldr	r0, [r7, #0]
  407b28:	494f      	ldr	r1, [pc, #316]	; (407c68 <getAllAcelValue+0x150>)
  407b2a:	2203      	movs	r2, #3
  407b2c:	4b4f      	ldr	r3, [pc, #316]	; (407c6c <getAllAcelValue+0x154>)
  407b2e:	4798      	blx	r3
	uint8_t b[6] = {0};
  407b30:	2300      	movs	r3, #0
  407b32:	60fb      	str	r3, [r7, #12]
  407b34:	2300      	movs	r3, #0
  407b36:	823b      	strh	r3, [r7, #16]
	uint16_t adxl = 0;
  407b38:	2300      	movs	r3, #0
  407b3a:	82bb      	strh	r3, [r7, #20]
	uint8_t i = 0;
  407b3c:	2300      	movs	r3, #0
  407b3e:	75fb      	strb	r3, [r7, #23]
	
	//Read all axis address:
	result = adxl_read(dev, b, ADXL_DataX0, sizeof(b));
  407b40:	79fa      	ldrb	r2, [r7, #7]
  407b42:	f107 030c 	add.w	r3, r7, #12
  407b46:	4610      	mov	r0, r2
  407b48:	4619      	mov	r1, r3
  407b4a:	2232      	movs	r2, #50	; 0x32
  407b4c:	2306      	movs	r3, #6
  407b4e:	4e48      	ldr	r6, [pc, #288]	; (407c70 <getAllAcelValue+0x158>)
  407b50:	47b0      	blx	r6
  407b52:	4603      	mov	r3, r0
  407b54:	74fb      	strb	r3, [r7, #19]
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
  407b56:	f997 3013 	ldrsb.w	r3, [r7, #19]
  407b5a:	2b00      	cmp	r3, #0
  407b5c:	d17b      	bne.n	407c56 <getAllAcelValue+0x13e>
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
  407b5e:	2300      	movs	r3, #0
  407b60:	75fb      	strb	r3, [r7, #23]
  407b62:	e075      	b.n	407c50 <getAllAcelValue+0x138>
		adxl = (uint16_t)( (b[(2*i)+1] << 8) | b[(2*i)] );
  407b64:	7dfb      	ldrb	r3, [r7, #23]
  407b66:	005b      	lsls	r3, r3, #1
  407b68:	3301      	adds	r3, #1
  407b6a:	f107 0118 	add.w	r1, r7, #24
  407b6e:	440b      	add	r3, r1
  407b70:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
  407b74:	021b      	lsls	r3, r3, #8
  407b76:	b29a      	uxth	r2, r3
  407b78:	7dfb      	ldrb	r3, [r7, #23]
  407b7a:	005b      	lsls	r3, r3, #1
  407b7c:	f107 0118 	add.w	r1, r7, #24
  407b80:	440b      	add	r3, r1
  407b82:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
  407b86:	4313      	orrs	r3, r2
  407b88:	b29b      	uxth	r3, r3
  407b8a:	82bb      	strh	r3, [r7, #20]
		if ( !(adxl & 0xFC00) ){
  407b8c:	8abb      	ldrh	r3, [r7, #20]
  407b8e:	f403 437c 	and.w	r3, r3, #64512	; 0xfc00
  407b92:	2b00      	cmp	r3, #0
  407b94:	d11a      	bne.n	407bcc <getAllAcelValue+0xb4>
			acel[i] = CONST_ADXL * ((float) adxl);
  407b96:	7dfb      	ldrb	r3, [r7, #23]
  407b98:	00db      	lsls	r3, r3, #3
  407b9a:	683a      	ldr	r2, [r7, #0]
  407b9c:	18d6      	adds	r6, r2, r3
  407b9e:	8aba      	ldrh	r2, [r7, #20]
  407ba0:	4b34      	ldr	r3, [pc, #208]	; (407c74 <getAllAcelValue+0x15c>)
  407ba2:	4610      	mov	r0, r2
  407ba4:	4798      	blx	r3
  407ba6:	4602      	mov	r2, r0
  407ba8:	4b33      	ldr	r3, [pc, #204]	; (407c78 <getAllAcelValue+0x160>)
  407baa:	4610      	mov	r0, r2
  407bac:	4798      	blx	r3
  407bae:	4602      	mov	r2, r0
  407bb0:	460b      	mov	r3, r1
  407bb2:	f8df c0cc 	ldr.w	ip, [pc, #204]	; 407c80 <getAllAcelValue+0x168>
  407bb6:	4610      	mov	r0, r2
  407bb8:	4619      	mov	r1, r3
  407bba:	a329      	add	r3, pc, #164	; (adr r3, 407c60 <getAllAcelValue+0x148>)
  407bbc:	e9d3 2300 	ldrd	r2, r3, [r3]
  407bc0:	47e0      	blx	ip
  407bc2:	4602      	mov	r2, r0
  407bc4:	460b      	mov	r3, r1
  407bc6:	e9c6 2300 	strd	r2, r3, [r6]
  407bca:	e022      	b.n	407c12 <getAllAcelValue+0xfa>
		} else {
			adxl = ( ( (~adxl) +1 ) & 0x03FF);
  407bcc:	8abb      	ldrh	r3, [r7, #20]
  407bce:	425b      	negs	r3, r3
  407bd0:	b29b      	uxth	r3, r3
  407bd2:	f3c3 0309 	ubfx	r3, r3, #0, #10
  407bd6:	82bb      	strh	r3, [r7, #20]
			acel[i] = -(CONST_ADXL * ((float) adxl) );
  407bd8:	7dfb      	ldrb	r3, [r7, #23]
  407bda:	00db      	lsls	r3, r3, #3
  407bdc:	683a      	ldr	r2, [r7, #0]
  407bde:	18d6      	adds	r6, r2, r3
  407be0:	8aba      	ldrh	r2, [r7, #20]
  407be2:	4b24      	ldr	r3, [pc, #144]	; (407c74 <getAllAcelValue+0x15c>)
  407be4:	4610      	mov	r0, r2
  407be6:	4798      	blx	r3
  407be8:	4602      	mov	r2, r0
  407bea:	4b23      	ldr	r3, [pc, #140]	; (407c78 <getAllAcelValue+0x160>)
  407bec:	4610      	mov	r0, r2
  407bee:	4798      	blx	r3
  407bf0:	4602      	mov	r2, r0
  407bf2:	460b      	mov	r3, r1
  407bf4:	f8df c088 	ldr.w	ip, [pc, #136]	; 407c80 <getAllAcelValue+0x168>
  407bf8:	4610      	mov	r0, r2
  407bfa:	4619      	mov	r1, r3
  407bfc:	a318      	add	r3, pc, #96	; (adr r3, 407c60 <getAllAcelValue+0x148>)
  407bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
  407c02:	47e0      	blx	ip
  407c04:	4602      	mov	r2, r0
  407c06:	460b      	mov	r3, r1
  407c08:	4614      	mov	r4, r2
  407c0a:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
  407c0e:	e9c6 4500 	strd	r4, r5, [r6]
		}
		acel[i] += offsetAcel[i];	//Apply Offset
  407c12:	7dfb      	ldrb	r3, [r7, #23]
  407c14:	00db      	lsls	r3, r3, #3
  407c16:	683a      	ldr	r2, [r7, #0]
  407c18:	18d6      	adds	r6, r2, r3
  407c1a:	7dfb      	ldrb	r3, [r7, #23]
  407c1c:	00db      	lsls	r3, r3, #3
  407c1e:	683a      	ldr	r2, [r7, #0]
  407c20:	4413      	add	r3, r2
  407c22:	e9d3 8900 	ldrd	r8, r9, [r3]
  407c26:	7dfa      	ldrb	r2, [r7, #23]
  407c28:	4b14      	ldr	r3, [pc, #80]	; (407c7c <getAllAcelValue+0x164>)
  407c2a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  407c2e:	4b12      	ldr	r3, [pc, #72]	; (407c78 <getAllAcelValue+0x160>)
  407c30:	4610      	mov	r0, r2
  407c32:	4798      	blx	r3
  407c34:	4602      	mov	r2, r0
  407c36:	460b      	mov	r3, r1
  407c38:	f8df c048 	ldr.w	ip, [pc, #72]	; 407c84 <getAllAcelValue+0x16c>
  407c3c:	4640      	mov	r0, r8
  407c3e:	4649      	mov	r1, r9
  407c40:	47e0      	blx	ip
  407c42:	4602      	mov	r2, r0
  407c44:	460b      	mov	r3, r1
  407c46:	e9c6 2300 	strd	r2, r3, [r6]
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
  407c4a:	7dfb      	ldrb	r3, [r7, #23]
  407c4c:	3301      	adds	r3, #1
  407c4e:	75fb      	strb	r3, [r7, #23]
  407c50:	7dfb      	ldrb	r3, [r7, #23]
  407c52:	2b02      	cmp	r3, #2
  407c54:	d986      	bls.n	407b64 <getAllAcelValue+0x4c>
			adxl = ( ( (~adxl) +1 ) & 0x03FF);
			acel[i] = -(CONST_ADXL * ((float) adxl) );
		}
		acel[i] += offsetAcel[i];	//Apply Offset
	}
}
  407c56:	371c      	adds	r7, #28
  407c58:	46bd      	mov	sp, r7
  407c5a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  407c5e:	bf00      	nop
  407c60:	33333333 	.word	0x33333333
  407c64:	400f3333 	.word	0x400f3333
  407c68:	ffffc180 	.word	0xffffc180
  407c6c:	0040a951 	.word	0x0040a951
  407c70:	00408179 	.word	0x00408179
  407c74:	0040a42d 	.word	0x0040a42d
  407c78:	00409bb5 	.word	0x00409bb5
  407c7c:	00412a10 	.word	0x00412a10
  407c80:	00409c5d 	.word	0x00409c5d
  407c84:	004098f9 	.word	0x004098f9

00407c88 <getAllGyroValue>:

static void getAllGyroValue(ITG_Addr_Dev dev, double *gyro){
  407c88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  407c8c:	b087      	sub	sp, #28
  407c8e:	af00      	add	r7, sp, #0
  407c90:	4603      	mov	r3, r0
  407c92:	6039      	str	r1, [r7, #0]
  407c94:	71fb      	strb	r3, [r7, #7]
	status_code_t result;
	memset(gyro, (-16000), NUM_AXIS);
  407c96:	6838      	ldr	r0, [r7, #0]
  407c98:	494c      	ldr	r1, [pc, #304]	; (407dcc <getAllGyroValue+0x144>)
  407c9a:	2203      	movs	r2, #3
  407c9c:	4b4c      	ldr	r3, [pc, #304]	; (407dd0 <getAllGyroValue+0x148>)
  407c9e:	4798      	blx	r3
	uint8_t b[6] = {0};
  407ca0:	2300      	movs	r3, #0
  407ca2:	60fb      	str	r3, [r7, #12]
  407ca4:	2300      	movs	r3, #0
  407ca6:	823b      	strh	r3, [r7, #16]
	uint16_t itg = 0;
  407ca8:	2300      	movs	r3, #0
  407caa:	82bb      	strh	r3, [r7, #20]
	uint8_t i = 0;
  407cac:	2300      	movs	r3, #0
  407cae:	75fb      	strb	r3, [r7, #23]
	
	//Read all axis address:
	result = itg_read(dev, b, ITG_DataX1, sizeof(b));
  407cb0:	79fa      	ldrb	r2, [r7, #7]
  407cb2:	f107 030c 	add.w	r3, r7, #12
  407cb6:	4610      	mov	r0, r2
  407cb8:	4619      	mov	r1, r3
  407cba:	221d      	movs	r2, #29
  407cbc:	2306      	movs	r3, #6
  407cbe:	4e45      	ldr	r6, [pc, #276]	; (407dd4 <getAllGyroValue+0x14c>)
  407cc0:	47b0      	blx	r6
  407cc2:	4603      	mov	r3, r0
  407cc4:	74fb      	strb	r3, [r7, #19]
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
  407cc6:	f997 3013 	ldrsb.w	r3, [r7, #19]
  407cca:	2b00      	cmp	r3, #0
  407ccc:	d17a      	bne.n	407dc4 <getAllGyroValue+0x13c>
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
  407cce:	2300      	movs	r3, #0
  407cd0:	75fb      	strb	r3, [r7, #23]
  407cd2:	e074      	b.n	407dbe <getAllGyroValue+0x136>
		itg = (uint16_t)( (b[(2*i)] << 8) | b[(2*i)+1] );
  407cd4:	7dfb      	ldrb	r3, [r7, #23]
  407cd6:	005b      	lsls	r3, r3, #1
  407cd8:	f107 0118 	add.w	r1, r7, #24
  407cdc:	440b      	add	r3, r1
  407cde:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
  407ce2:	021b      	lsls	r3, r3, #8
  407ce4:	b29a      	uxth	r2, r3
  407ce6:	7dfb      	ldrb	r3, [r7, #23]
  407ce8:	005b      	lsls	r3, r3, #1
  407cea:	3301      	adds	r3, #1
  407cec:	f107 0118 	add.w	r1, r7, #24
  407cf0:	440b      	add	r3, r1
  407cf2:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
  407cf6:	4313      	orrs	r3, r2
  407cf8:	b29b      	uxth	r3, r3
  407cfa:	82bb      	strh	r3, [r7, #20]
		if ( !(itg & 0x8000) ){
  407cfc:	8abb      	ldrh	r3, [r7, #20]
  407cfe:	b21b      	sxth	r3, r3
  407d00:	2b00      	cmp	r3, #0
  407d02:	db1a      	blt.n	407d3a <getAllGyroValue+0xb2>
			gyro[i] = ((float) itg) / CONST_ITG;
  407d04:	7dfb      	ldrb	r3, [r7, #23]
  407d06:	00db      	lsls	r3, r3, #3
  407d08:	683a      	ldr	r2, [r7, #0]
  407d0a:	18d6      	adds	r6, r2, r3
  407d0c:	8aba      	ldrh	r2, [r7, #20]
  407d0e:	4b32      	ldr	r3, [pc, #200]	; (407dd8 <getAllGyroValue+0x150>)
  407d10:	4610      	mov	r0, r2
  407d12:	4798      	blx	r3
  407d14:	4602      	mov	r2, r0
  407d16:	4b31      	ldr	r3, [pc, #196]	; (407ddc <getAllGyroValue+0x154>)
  407d18:	4610      	mov	r0, r2
  407d1a:	4798      	blx	r3
  407d1c:	4602      	mov	r2, r0
  407d1e:	460b      	mov	r3, r1
  407d20:	f8df c0c4 	ldr.w	ip, [pc, #196]	; 407de8 <getAllGyroValue+0x160>
  407d24:	4610      	mov	r0, r2
  407d26:	4619      	mov	r1, r3
  407d28:	f04f 0200 	mov.w	r2, #0
  407d2c:	4b2c      	ldr	r3, [pc, #176]	; (407de0 <getAllGyroValue+0x158>)
  407d2e:	47e0      	blx	ip
  407d30:	4602      	mov	r2, r0
  407d32:	460b      	mov	r3, r1
  407d34:	e9c6 2300 	strd	r2, r3, [r6]
  407d38:	e022      	b.n	407d80 <getAllGyroValue+0xf8>
			} else {
			itg = ( ( (~itg) +1 ) & 0x7FFF);
  407d3a:	8abb      	ldrh	r3, [r7, #20]
  407d3c:	425b      	negs	r3, r3
  407d3e:	b29b      	uxth	r3, r3
  407d40:	f3c3 030e 	ubfx	r3, r3, #0, #15
  407d44:	82bb      	strh	r3, [r7, #20]
			gyro[i] = -( ((float) itg) / CONST_ITG );
  407d46:	7dfb      	ldrb	r3, [r7, #23]
  407d48:	00db      	lsls	r3, r3, #3
  407d4a:	683a      	ldr	r2, [r7, #0]
  407d4c:	18d6      	adds	r6, r2, r3
  407d4e:	8aba      	ldrh	r2, [r7, #20]
  407d50:	4b21      	ldr	r3, [pc, #132]	; (407dd8 <getAllGyroValue+0x150>)
  407d52:	4610      	mov	r0, r2
  407d54:	4798      	blx	r3
  407d56:	4602      	mov	r2, r0
  407d58:	4b20      	ldr	r3, [pc, #128]	; (407ddc <getAllGyroValue+0x154>)
  407d5a:	4610      	mov	r0, r2
  407d5c:	4798      	blx	r3
  407d5e:	4602      	mov	r2, r0
  407d60:	460b      	mov	r3, r1
  407d62:	f8df c084 	ldr.w	ip, [pc, #132]	; 407de8 <getAllGyroValue+0x160>
  407d66:	4610      	mov	r0, r2
  407d68:	4619      	mov	r1, r3
  407d6a:	f04f 0200 	mov.w	r2, #0
  407d6e:	4b1c      	ldr	r3, [pc, #112]	; (407de0 <getAllGyroValue+0x158>)
  407d70:	47e0      	blx	ip
  407d72:	4602      	mov	r2, r0
  407d74:	460b      	mov	r3, r1
  407d76:	4614      	mov	r4, r2
  407d78:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
  407d7c:	e9c6 4500 	strd	r4, r5, [r6]
		}
		gyro[i] += offsetGyro[i];	//Apply Offset
  407d80:	7dfb      	ldrb	r3, [r7, #23]
  407d82:	00db      	lsls	r3, r3, #3
  407d84:	683a      	ldr	r2, [r7, #0]
  407d86:	18d6      	adds	r6, r2, r3
  407d88:	7dfb      	ldrb	r3, [r7, #23]
  407d8a:	00db      	lsls	r3, r3, #3
  407d8c:	683a      	ldr	r2, [r7, #0]
  407d8e:	4413      	add	r3, r2
  407d90:	e9d3 8900 	ldrd	r8, r9, [r3]
  407d94:	7dfa      	ldrb	r2, [r7, #23]
  407d96:	4b13      	ldr	r3, [pc, #76]	; (407de4 <getAllGyroValue+0x15c>)
  407d98:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  407d9c:	4b0f      	ldr	r3, [pc, #60]	; (407ddc <getAllGyroValue+0x154>)
  407d9e:	4610      	mov	r0, r2
  407da0:	4798      	blx	r3
  407da2:	4602      	mov	r2, r0
  407da4:	460b      	mov	r3, r1
  407da6:	f8df c044 	ldr.w	ip, [pc, #68]	; 407dec <getAllGyroValue+0x164>
  407daa:	4640      	mov	r0, r8
  407dac:	4649      	mov	r1, r9
  407dae:	47e0      	blx	ip
  407db0:	4602      	mov	r2, r0
  407db2:	460b      	mov	r3, r1
  407db4:	e9c6 2300 	strd	r2, r3, [r6]
	
	//If there is an error in read return with wrong values:
	if (result != STATUS_OK) return;
	
	//Convert each axis from two complements to float:
	for (i = 0; i < NUM_AXIS; i++){
  407db8:	7dfb      	ldrb	r3, [r7, #23]
  407dba:	3301      	adds	r3, #1
  407dbc:	75fb      	strb	r3, [r7, #23]
  407dbe:	7dfb      	ldrb	r3, [r7, #23]
  407dc0:	2b02      	cmp	r3, #2
  407dc2:	d987      	bls.n	407cd4 <getAllGyroValue+0x4c>
			itg = ( ( (~itg) +1 ) & 0x7FFF);
			gyro[i] = -( ((float) itg) / CONST_ITG );
		}
		gyro[i] += offsetGyro[i];	//Apply Offset
	}
}
  407dc4:	371c      	adds	r7, #28
  407dc6:	46bd      	mov	sp, r7
  407dc8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  407dcc:	ffffc180 	.word	0xffffc180
  407dd0:	0040a951 	.word	0x0040a951
  407dd4:	00408085 	.word	0x00408085
  407dd8:	0040a42d 	.word	0x0040a42d
  407ddc:	00409bb5 	.word	0x00409bb5
  407de0:	402cc000 	.word	0x402cc000
  407de4:	00412a1c 	.word	0x00412a1c
  407de8:	00409eb1 	.word	0x00409eb1
  407dec:	004098f9 	.word	0x004098f9

00407df0 <configIMU>:
	}
	
	return acel_value;
}

static status_code_t configIMU(){
  407df0:	b580      	push	{r7, lr}
  407df2:	b082      	sub	sp, #8
  407df4:	af00      	add	r7, sp, #0
	status_code_t status;
	
	if (twi_init() != TWI_SUCCESS){
  407df6:	4b16      	ldr	r3, [pc, #88]	; (407e50 <configIMU+0x60>)
  407df8:	4798      	blx	r3
  407dfa:	4603      	mov	r3, r0
  407dfc:	2b00      	cmp	r3, #0
  407dfe:	d004      	beq.n	407e0a <configIMU+0x1a>
		printf_mux("TWI init Error!");
  407e00:	4814      	ldr	r0, [pc, #80]	; (407e54 <configIMU+0x64>)
  407e02:	4b15      	ldr	r3, [pc, #84]	; (407e58 <configIMU+0x68>)
  407e04:	4798      	blx	r3
		return -1;
  407e06:	23ff      	movs	r3, #255	; 0xff
  407e08:	e01c      	b.n	407e44 <configIMU+0x54>
	}
	
	status = adxl_init(ADXL_Low);
  407e0a:	2053      	movs	r0, #83	; 0x53
  407e0c:	4b13      	ldr	r3, [pc, #76]	; (407e5c <configIMU+0x6c>)
  407e0e:	4798      	blx	r3
  407e10:	4603      	mov	r3, r0
  407e12:	71fb      	strb	r3, [r7, #7]
	if (status != STATUS_OK){
  407e14:	f997 3007 	ldrsb.w	r3, [r7, #7]
  407e18:	2b00      	cmp	r3, #0
  407e1a:	d004      	beq.n	407e26 <configIMU+0x36>
		printf_mux("ADXL init Error!");
  407e1c:	4810      	ldr	r0, [pc, #64]	; (407e60 <configIMU+0x70>)
  407e1e:	4b0e      	ldr	r3, [pc, #56]	; (407e58 <configIMU+0x68>)
  407e20:	4798      	blx	r3
		return status;
  407e22:	79fb      	ldrb	r3, [r7, #7]
  407e24:	e00e      	b.n	407e44 <configIMU+0x54>
	}
	
	status = itg_init(ITG_Low);
  407e26:	2068      	movs	r0, #104	; 0x68
  407e28:	4b0e      	ldr	r3, [pc, #56]	; (407e64 <configIMU+0x74>)
  407e2a:	4798      	blx	r3
  407e2c:	4603      	mov	r3, r0
  407e2e:	71fb      	strb	r3, [r7, #7]
	if (status != STATUS_OK){
  407e30:	f997 3007 	ldrsb.w	r3, [r7, #7]
  407e34:	2b00      	cmp	r3, #0
  407e36:	d004      	beq.n	407e42 <configIMU+0x52>
		printf_mux("ITG init Error!");
  407e38:	480b      	ldr	r0, [pc, #44]	; (407e68 <configIMU+0x78>)
  407e3a:	4b07      	ldr	r3, [pc, #28]	; (407e58 <configIMU+0x68>)
  407e3c:	4798      	blx	r3
		return status;
  407e3e:	79fb      	ldrb	r3, [r7, #7]
  407e40:	e000      	b.n	407e44 <configIMU+0x54>
	}
	
	return status;
  407e42:	79fb      	ldrb	r3, [r7, #7]
  407e44:	b25b      	sxtb	r3, r3
}
  407e46:	4618      	mov	r0, r3
  407e48:	3708      	adds	r7, #8
  407e4a:	46bd      	mov	sp, r7
  407e4c:	bd80      	pop	{r7, pc}
  407e4e:	bf00      	nop
  407e50:	00407e6d 	.word	0x00407e6d
  407e54:	00412a40 	.word	0x00412a40
  407e58:	004009b1 	.word	0x004009b1
  407e5c:	00407edd 	.word	0x00407edd
  407e60:	00412a50 	.word	0x00412a50
  407e64:	00407f99 	.word	0x00407f99
  407e68:	00412a64 	.word	0x00412a64

00407e6c <twi_init>:

uint8_t twi_init(){	
  407e6c:	b590      	push	{r4, r7, lr}
  407e6e:	b087      	sub	sp, #28
  407e70:	af00      	add	r7, sp, #0
	freertos_peripheral_options_t driver_options = {
  407e72:	4b12      	ldr	r3, [pc, #72]	; (407ebc <twi_init+0x50>)
  407e74:	1d3c      	adds	r4, r7, #4
  407e76:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  407e78:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		(configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY),
		TWI_I2C_MASTER,
		( USE_TX_ACCESS_MUTEX | USE_RX_ACCESS_MUTEX | WAIT_TX_COMPLETE | WAIT_RX_COMPLETE)
	};
	
	freertos_twi = freertos_twi_master_init(TWI0, &driver_options);
  407e7c:	1d3b      	adds	r3, r7, #4
  407e7e:	4810      	ldr	r0, [pc, #64]	; (407ec0 <twi_init+0x54>)
  407e80:	4619      	mov	r1, r3
  407e82:	4b10      	ldr	r3, [pc, #64]	; (407ec4 <twi_init+0x58>)
  407e84:	4798      	blx	r3
  407e86:	4602      	mov	r2, r0
  407e88:	4b0f      	ldr	r3, [pc, #60]	; (407ec8 <twi_init+0x5c>)
  407e8a:	601a      	str	r2, [r3, #0]
	
	configASSERT(freertos_twi);
  407e8c:	4b0e      	ldr	r3, [pc, #56]	; (407ec8 <twi_init+0x5c>)
  407e8e:	681b      	ldr	r3, [r3, #0]
  407e90:	2b00      	cmp	r3, #0
  407e92:	d103      	bne.n	407e9c <twi_init+0x30>
  407e94:	4b0d      	ldr	r3, [pc, #52]	; (407ecc <twi_init+0x60>)
  407e96:	4798      	blx	r3
  407e98:	bf00      	nop
  407e9a:	e7fd      	b.n	407e98 <twi_init+0x2c>
	uint8_t twi_flag = twi_set_speed(TWI0, TWI_SPEED, sysclk_get_cpu_hz());
  407e9c:	4b0c      	ldr	r3, [pc, #48]	; (407ed0 <twi_init+0x64>)
  407e9e:	4798      	blx	r3
  407ea0:	4603      	mov	r3, r0
  407ea2:	4807      	ldr	r0, [pc, #28]	; (407ec0 <twi_init+0x54>)
  407ea4:	490b      	ldr	r1, [pc, #44]	; (407ed4 <twi_init+0x68>)
  407ea6:	461a      	mov	r2, r3
  407ea8:	4b0b      	ldr	r3, [pc, #44]	; (407ed8 <twi_init+0x6c>)
  407eaa:	4798      	blx	r3
  407eac:	4603      	mov	r3, r0
  407eae:	75fb      	strb	r3, [r7, #23]
	return twi_flag;
  407eb0:	7dfb      	ldrb	r3, [r7, #23]
}
  407eb2:	4618      	mov	r0, r3
  407eb4:	371c      	adds	r7, #28
  407eb6:	46bd      	mov	sp, r7
  407eb8:	bd90      	pop	{r4, r7, pc}
  407eba:	bf00      	nop
  407ebc:	00412a74 	.word	0x00412a74
  407ec0:	40018000 	.word	0x40018000
  407ec4:	00401849 	.word	0x00401849
  407ec8:	20003fe4 	.word	0x20003fe4
  407ecc:	0040533d 	.word	0x0040533d
  407ed0:	00407579 	.word	0x00407579
  407ed4:	00061a80 	.word	0x00061a80
  407ed8:	00404a15 	.word	0x00404a15

00407edc <adxl_init>:

static status_code_t adxl_init(ADXL_Addr_Dev ADXL_Dev){
  407edc:	b580      	push	{r7, lr}
  407ede:	b084      	sub	sp, #16
  407ee0:	af00      	add	r7, sp, #0
  407ee2:	4603      	mov	r3, r0
  407ee4:	71fb      	strb	r3, [r7, #7]
	status_code_t result;
	
	result = adxl_write(ADXL_Dev, 0x08, ADXL_DataFormat);	//2g, 10-bit mode
  407ee6:	79fb      	ldrb	r3, [r7, #7]
  407ee8:	4618      	mov	r0, r3
  407eea:	2108      	movs	r1, #8
  407eec:	2231      	movs	r2, #49	; 0x31
  407eee:	4b27      	ldr	r3, [pc, #156]	; (407f8c <adxl_init+0xb0>)
  407ef0:	4798      	blx	r3
  407ef2:	4603      	mov	r3, r0
  407ef4:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  407ef6:	f997 300f 	ldrsb.w	r3, [r7, #15]
  407efa:	2b00      	cmp	r3, #0
  407efc:	d001      	beq.n	407f02 <adxl_init+0x26>
  407efe:	7bfb      	ldrb	r3, [r7, #15]
  407f00:	e03e      	b.n	407f80 <adxl_init+0xa4>
	
	result = adxl_write(ADXL_Dev, configBWRate, ADXL_BWRate);
  407f02:	4b23      	ldr	r3, [pc, #140]	; (407f90 <adxl_init+0xb4>)
  407f04:	781b      	ldrb	r3, [r3, #0]
  407f06:	79fa      	ldrb	r2, [r7, #7]
  407f08:	4610      	mov	r0, r2
  407f0a:	4619      	mov	r1, r3
  407f0c:	222c      	movs	r2, #44	; 0x2c
  407f0e:	4b1f      	ldr	r3, [pc, #124]	; (407f8c <adxl_init+0xb0>)
  407f10:	4798      	blx	r3
  407f12:	4603      	mov	r3, r0
  407f14:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  407f16:	f997 300f 	ldrsb.w	r3, [r7, #15]
  407f1a:	2b00      	cmp	r3, #0
  407f1c:	d001      	beq.n	407f22 <adxl_init+0x46>
  407f1e:	7bfb      	ldrb	r3, [r7, #15]
  407f20:	e02e      	b.n	407f80 <adxl_init+0xa4>
	
	result = adxl_write(ADXL_Dev, 0x80, ADXL_IntEnable);	//Interrupt EN = Data Ready
  407f22:	79fb      	ldrb	r3, [r7, #7]
  407f24:	4618      	mov	r0, r3
  407f26:	2180      	movs	r1, #128	; 0x80
  407f28:	222e      	movs	r2, #46	; 0x2e
  407f2a:	4b18      	ldr	r3, [pc, #96]	; (407f8c <adxl_init+0xb0>)
  407f2c:	4798      	blx	r3
  407f2e:	4603      	mov	r3, r0
  407f30:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  407f32:	f997 300f 	ldrsb.w	r3, [r7, #15]
  407f36:	2b00      	cmp	r3, #0
  407f38:	d001      	beq.n	407f3e <adxl_init+0x62>
  407f3a:	7bfb      	ldrb	r3, [r7, #15]
  407f3c:	e020      	b.n	407f80 <adxl_init+0xa4>
	
	result = adxl_write(ADXL_Dev, 0x7F, ADXL_InitMap);		//Interrupt Map = DataReady: INT1 / Others: INT2
  407f3e:	79fb      	ldrb	r3, [r7, #7]
  407f40:	4618      	mov	r0, r3
  407f42:	217f      	movs	r1, #127	; 0x7f
  407f44:	222f      	movs	r2, #47	; 0x2f
  407f46:	4b11      	ldr	r3, [pc, #68]	; (407f8c <adxl_init+0xb0>)
  407f48:	4798      	blx	r3
  407f4a:	4603      	mov	r3, r0
  407f4c:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  407f4e:	f997 300f 	ldrsb.w	r3, [r7, #15]
  407f52:	2b00      	cmp	r3, #0
  407f54:	d001      	beq.n	407f5a <adxl_init+0x7e>
  407f56:	7bfb      	ldrb	r3, [r7, #15]
  407f58:	e012      	b.n	407f80 <adxl_init+0xa4>
	
	clearInterruptADXL(ADXL_Dev);
  407f5a:	79fb      	ldrb	r3, [r7, #7]
  407f5c:	4618      	mov	r0, r3
  407f5e:	4b0d      	ldr	r3, [pc, #52]	; (407f94 <adxl_init+0xb8>)
  407f60:	4798      	blx	r3
	
	result = adxl_write(ADXL_Dev, 0x08, ADXL_PowerCtl);		//Start Measurement
  407f62:	79fb      	ldrb	r3, [r7, #7]
  407f64:	4618      	mov	r0, r3
  407f66:	2108      	movs	r1, #8
  407f68:	222d      	movs	r2, #45	; 0x2d
  407f6a:	4b08      	ldr	r3, [pc, #32]	; (407f8c <adxl_init+0xb0>)
  407f6c:	4798      	blx	r3
  407f6e:	4603      	mov	r3, r0
  407f70:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  407f72:	f997 300f 	ldrsb.w	r3, [r7, #15]
  407f76:	2b00      	cmp	r3, #0
  407f78:	d001      	beq.n	407f7e <adxl_init+0xa2>
  407f7a:	7bfb      	ldrb	r3, [r7, #15]
  407f7c:	e000      	b.n	407f80 <adxl_init+0xa4>
	
	return result;
  407f7e:	7bfb      	ldrb	r3, [r7, #15]
  407f80:	b25b      	sxtb	r3, r3
}
  407f82:	4618      	mov	r0, r3
  407f84:	3710      	adds	r7, #16
  407f86:	46bd      	mov	sp, r7
  407f88:	bd80      	pop	{r7, pc}
  407f8a:	bf00      	nop
  407f8c:	004080fd 	.word	0x004080fd
  407f90:	2000013c 	.word	0x2000013c
  407f94:	004081f1 	.word	0x004081f1

00407f98 <itg_init>:

static status_code_t itg_init(ITG_Addr_Dev ITG_Dev){
  407f98:	b580      	push	{r7, lr}
  407f9a:	b084      	sub	sp, #16
  407f9c:	af00      	add	r7, sp, #0
  407f9e:	4603      	mov	r3, r0
  407fa0:	71fb      	strb	r3, [r7, #7]
	status_code_t result;
	
	result = itg_write(ITG_Dev, 0x1B, ITG_DLPF_FS);		//2000/s - Sample Rate: 1KHz - LPF: 42Hz
  407fa2:	79fb      	ldrb	r3, [r7, #7]
  407fa4:	4618      	mov	r0, r3
  407fa6:	211b      	movs	r1, #27
  407fa8:	2216      	movs	r2, #22
  407faa:	4b16      	ldr	r3, [pc, #88]	; (408004 <itg_init+0x6c>)
  407fac:	4798      	blx	r3
  407fae:	4603      	mov	r3, r0
  407fb0:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  407fb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
  407fb6:	2b00      	cmp	r3, #0
  407fb8:	d001      	beq.n	407fbe <itg_init+0x26>
  407fba:	7bfb      	ldrb	r3, [r7, #15]
  407fbc:	e01c      	b.n	407ff8 <itg_init+0x60>
	
	result = itg_write(ITG_Dev, 0, ITG_SMPLRT_Div);		//Fsample = 8KHz/(0 + 1) = 8KHz : 0,125ms
  407fbe:	79fb      	ldrb	r3, [r7, #7]
  407fc0:	4618      	mov	r0, r3
  407fc2:	2100      	movs	r1, #0
  407fc4:	2215      	movs	r2, #21
  407fc6:	4b0f      	ldr	r3, [pc, #60]	; (408004 <itg_init+0x6c>)
  407fc8:	4798      	blx	r3
  407fca:	4603      	mov	r3, r0
  407fcc:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  407fce:	f997 300f 	ldrsb.w	r3, [r7, #15]
  407fd2:	2b00      	cmp	r3, #0
  407fd4:	d001      	beq.n	407fda <itg_init+0x42>
  407fd6:	7bfb      	ldrb	r3, [r7, #15]
  407fd8:	e00e      	b.n	407ff8 <itg_init+0x60>
	
	result = itg_write(ITG_Dev, 0x00, ITG_PWR_Mgm);		//Clock Source: Internal Oscillator
  407fda:	79fb      	ldrb	r3, [r7, #7]
  407fdc:	4618      	mov	r0, r3
  407fde:	2100      	movs	r1, #0
  407fe0:	223e      	movs	r2, #62	; 0x3e
  407fe2:	4b08      	ldr	r3, [pc, #32]	; (408004 <itg_init+0x6c>)
  407fe4:	4798      	blx	r3
  407fe6:	4603      	mov	r3, r0
  407fe8:	73fb      	strb	r3, [r7, #15]
	if (result != STATUS_OK) return result;
  407fea:	f997 300f 	ldrsb.w	r3, [r7, #15]
  407fee:	2b00      	cmp	r3, #0
  407ff0:	d001      	beq.n	407ff6 <itg_init+0x5e>
  407ff2:	7bfb      	ldrb	r3, [r7, #15]
  407ff4:	e000      	b.n	407ff8 <itg_init+0x60>
	
	return result;
  407ff6:	7bfb      	ldrb	r3, [r7, #15]
  407ff8:	b25b      	sxtb	r3, r3
}
  407ffa:	4618      	mov	r0, r3
  407ffc:	3710      	adds	r7, #16
  407ffe:	46bd      	mov	sp, r7
  408000:	bd80      	pop	{r7, pc}
  408002:	bf00      	nop
  408004:	00408009 	.word	0x00408009

00408008 <itg_write>:

static status_code_t itg_write(ITG_Addr_Dev itg_addr, uint8_t value, ITG_Addr_Reg itg_reg){
  408008:	b590      	push	{r4, r7, lr}
  40800a:	b089      	sub	sp, #36	; 0x24
  40800c:	af00      	add	r7, sp, #0
  40800e:	4613      	mov	r3, r2
  408010:	4602      	mov	r2, r0
  408012:	71fa      	strb	r2, [r7, #7]
  408014:	460a      	mov	r2, r1
  408016:	71ba      	strb	r2, [r7, #6]
  408018:	717b      	strb	r3, [r7, #5]
	twi_packet_t tx = {
  40801a:	f107 0308 	add.w	r3, r7, #8
  40801e:	2200      	movs	r2, #0
  408020:	601a      	str	r2, [r3, #0]
  408022:	3304      	adds	r3, #4
  408024:	2200      	movs	r2, #0
  408026:	601a      	str	r2, [r3, #0]
  408028:	3304      	adds	r3, #4
  40802a:	2200      	movs	r2, #0
  40802c:	601a      	str	r2, [r3, #0]
  40802e:	3304      	adds	r3, #4
  408030:	2200      	movs	r2, #0
  408032:	601a      	str	r2, [r3, #0]
  408034:	3304      	adds	r3, #4
  408036:	2200      	movs	r2, #0
  408038:	601a      	str	r2, [r3, #0]
  40803a:	3304      	adds	r3, #4
  40803c:	797b      	ldrb	r3, [r7, #5]
  40803e:	723b      	strb	r3, [r7, #8]
  408040:	2301      	movs	r3, #1
  408042:	60fb      	str	r3, [r7, #12]
  408044:	1dbb      	adds	r3, r7, #6
  408046:	613b      	str	r3, [r7, #16]
  408048:	2301      	movs	r3, #1
  40804a:	617b      	str	r3, [r7, #20]
  40804c:	79fb      	ldrb	r3, [r7, #7]
  40804e:	763b      	strb	r3, [r7, #24]
		.buffer			= &value,
		.length			= 1,
		.chip			= ((uint8_t) itg_addr)
	};
	
	status_code_t result = STATUS_ERR_TIMEOUT;
  408050:	2312      	movs	r3, #18
  408052:	77fb      	strb	r3, [r7, #31]
	
	result = freertos_twi_write_packet(freertos_twi, &tx, TWI_BLOCK_TIME);
  408054:	4b09      	ldr	r3, [pc, #36]	; (40807c <itg_write+0x74>)
  408056:	681a      	ldr	r2, [r3, #0]
  408058:	f107 0308 	add.w	r3, r7, #8
  40805c:	4610      	mov	r0, r2
  40805e:	4619      	mov	r1, r3
  408060:	f04f 32ff 	mov.w	r2, #4294967295
  408064:	2300      	movs	r3, #0
  408066:	4c06      	ldr	r4, [pc, #24]	; (408080 <itg_write+0x78>)
  408068:	47a0      	blx	r4
  40806a:	4603      	mov	r3, r0
  40806c:	77fb      	strb	r3, [r7, #31]
	
	return result;
  40806e:	7ffb      	ldrb	r3, [r7, #31]
  408070:	b25b      	sxtb	r3, r3
}
  408072:	4618      	mov	r0, r3
  408074:	3724      	adds	r7, #36	; 0x24
  408076:	46bd      	mov	sp, r7
  408078:	bd90      	pop	{r4, r7, pc}
  40807a:	bf00      	nop
  40807c:	20003fe4 	.word	0x20003fe4
  408080:	004019cd 	.word	0x004019cd

00408084 <itg_read>:

static status_code_t itg_read (ITG_Addr_Dev itg_addr, uint8_t *value, ITG_Addr_Reg itg_reg, uint8_t len){
  408084:	b590      	push	{r4, r7, lr}
  408086:	b089      	sub	sp, #36	; 0x24
  408088:	af00      	add	r7, sp, #0
  40808a:	6039      	str	r1, [r7, #0]
  40808c:	4601      	mov	r1, r0
  40808e:	71f9      	strb	r1, [r7, #7]
  408090:	71ba      	strb	r2, [r7, #6]
  408092:	717b      	strb	r3, [r7, #5]
	twi_packet_t rx = {
  408094:	f107 0308 	add.w	r3, r7, #8
  408098:	2200      	movs	r2, #0
  40809a:	601a      	str	r2, [r3, #0]
  40809c:	3304      	adds	r3, #4
  40809e:	2200      	movs	r2, #0
  4080a0:	601a      	str	r2, [r3, #0]
  4080a2:	3304      	adds	r3, #4
  4080a4:	2200      	movs	r2, #0
  4080a6:	601a      	str	r2, [r3, #0]
  4080a8:	3304      	adds	r3, #4
  4080aa:	2200      	movs	r2, #0
  4080ac:	601a      	str	r2, [r3, #0]
  4080ae:	3304      	adds	r3, #4
  4080b0:	2200      	movs	r2, #0
  4080b2:	601a      	str	r2, [r3, #0]
  4080b4:	3304      	adds	r3, #4
  4080b6:	79bb      	ldrb	r3, [r7, #6]
  4080b8:	723b      	strb	r3, [r7, #8]
  4080ba:	2301      	movs	r3, #1
  4080bc:	60fb      	str	r3, [r7, #12]
  4080be:	683b      	ldr	r3, [r7, #0]
  4080c0:	613b      	str	r3, [r7, #16]
  4080c2:	797b      	ldrb	r3, [r7, #5]
  4080c4:	617b      	str	r3, [r7, #20]
  4080c6:	79fb      	ldrb	r3, [r7, #7]
  4080c8:	763b      	strb	r3, [r7, #24]
		.buffer			= value,
		.length			= len,
		.chip			= ((uint8_t) itg_addr)
	};
	
	status_code_t result = STATUS_ERR_TIMEOUT;
  4080ca:	2312      	movs	r3, #18
  4080cc:	77fb      	strb	r3, [r7, #31]
	
	result = freertos_twi_read_packet(freertos_twi, &rx, TWI_BLOCK_TIME);
  4080ce:	4b09      	ldr	r3, [pc, #36]	; (4080f4 <itg_read+0x70>)
  4080d0:	681a      	ldr	r2, [r3, #0]
  4080d2:	f107 0308 	add.w	r3, r7, #8
  4080d6:	4610      	mov	r0, r2
  4080d8:	4619      	mov	r1, r3
  4080da:	f04f 32ff 	mov.w	r2, #4294967295
  4080de:	2300      	movs	r3, #0
  4080e0:	4c05      	ldr	r4, [pc, #20]	; (4080f8 <itg_read+0x74>)
  4080e2:	47a0      	blx	r4
  4080e4:	4603      	mov	r3, r0
  4080e6:	77fb      	strb	r3, [r7, #31]
	
	return result;
  4080e8:	7ffb      	ldrb	r3, [r7, #31]
  4080ea:	b25b      	sxtb	r3, r3
}
  4080ec:	4618      	mov	r0, r3
  4080ee:	3724      	adds	r7, #36	; 0x24
  4080f0:	46bd      	mov	sp, r7
  4080f2:	bd90      	pop	{r4, r7, pc}
  4080f4:	20003fe4 	.word	0x20003fe4
  4080f8:	00401c11 	.word	0x00401c11

004080fc <adxl_write>:

static status_code_t adxl_write(ADXL_Addr_Dev adxl_addr, uint8_t value, ADXL_Addr_Reg adxl_reg){
  4080fc:	b590      	push	{r4, r7, lr}
  4080fe:	b089      	sub	sp, #36	; 0x24
  408100:	af00      	add	r7, sp, #0
  408102:	4613      	mov	r3, r2
  408104:	4602      	mov	r2, r0
  408106:	71fa      	strb	r2, [r7, #7]
  408108:	460a      	mov	r2, r1
  40810a:	71ba      	strb	r2, [r7, #6]
  40810c:	717b      	strb	r3, [r7, #5]
	twi_packet_t tx = {
  40810e:	f107 0308 	add.w	r3, r7, #8
  408112:	2200      	movs	r2, #0
  408114:	601a      	str	r2, [r3, #0]
  408116:	3304      	adds	r3, #4
  408118:	2200      	movs	r2, #0
  40811a:	601a      	str	r2, [r3, #0]
  40811c:	3304      	adds	r3, #4
  40811e:	2200      	movs	r2, #0
  408120:	601a      	str	r2, [r3, #0]
  408122:	3304      	adds	r3, #4
  408124:	2200      	movs	r2, #0
  408126:	601a      	str	r2, [r3, #0]
  408128:	3304      	adds	r3, #4
  40812a:	2200      	movs	r2, #0
  40812c:	601a      	str	r2, [r3, #0]
  40812e:	3304      	adds	r3, #4
  408130:	797b      	ldrb	r3, [r7, #5]
  408132:	723b      	strb	r3, [r7, #8]
  408134:	2301      	movs	r3, #1
  408136:	60fb      	str	r3, [r7, #12]
  408138:	1dbb      	adds	r3, r7, #6
  40813a:	613b      	str	r3, [r7, #16]
  40813c:	2301      	movs	r3, #1
  40813e:	617b      	str	r3, [r7, #20]
  408140:	79fb      	ldrb	r3, [r7, #7]
  408142:	763b      	strb	r3, [r7, #24]
		.buffer			= &value,
		.length			= 1,
		.chip			= ((uint8_t) adxl_addr)
	};
	
	status_code_t result = STATUS_ERR_TIMEOUT;
  408144:	2312      	movs	r3, #18
  408146:	77fb      	strb	r3, [r7, #31]
	
	result = freertos_twi_write_packet(freertos_twi, &tx, TWI_BLOCK_TIME);
  408148:	4b09      	ldr	r3, [pc, #36]	; (408170 <adxl_write+0x74>)
  40814a:	681a      	ldr	r2, [r3, #0]
  40814c:	f107 0308 	add.w	r3, r7, #8
  408150:	4610      	mov	r0, r2
  408152:	4619      	mov	r1, r3
  408154:	f04f 32ff 	mov.w	r2, #4294967295
  408158:	2300      	movs	r3, #0
  40815a:	4c06      	ldr	r4, [pc, #24]	; (408174 <adxl_write+0x78>)
  40815c:	47a0      	blx	r4
  40815e:	4603      	mov	r3, r0
  408160:	77fb      	strb	r3, [r7, #31]
	
	return result;
  408162:	7ffb      	ldrb	r3, [r7, #31]
  408164:	b25b      	sxtb	r3, r3
}
  408166:	4618      	mov	r0, r3
  408168:	3724      	adds	r7, #36	; 0x24
  40816a:	46bd      	mov	sp, r7
  40816c:	bd90      	pop	{r4, r7, pc}
  40816e:	bf00      	nop
  408170:	20003fe4 	.word	0x20003fe4
  408174:	004019cd 	.word	0x004019cd

00408178 <adxl_read>:

static status_code_t adxl_read (ADXL_Addr_Dev adxl_addr, uint8_t *value, ADXL_Addr_Reg adxl_reg, uint8_t len){
  408178:	b590      	push	{r4, r7, lr}
  40817a:	b089      	sub	sp, #36	; 0x24
  40817c:	af00      	add	r7, sp, #0
  40817e:	6039      	str	r1, [r7, #0]
  408180:	4601      	mov	r1, r0
  408182:	71f9      	strb	r1, [r7, #7]
  408184:	71ba      	strb	r2, [r7, #6]
  408186:	717b      	strb	r3, [r7, #5]
	twi_packet_t rx = {
  408188:	f107 0308 	add.w	r3, r7, #8
  40818c:	2200      	movs	r2, #0
  40818e:	601a      	str	r2, [r3, #0]
  408190:	3304      	adds	r3, #4
  408192:	2200      	movs	r2, #0
  408194:	601a      	str	r2, [r3, #0]
  408196:	3304      	adds	r3, #4
  408198:	2200      	movs	r2, #0
  40819a:	601a      	str	r2, [r3, #0]
  40819c:	3304      	adds	r3, #4
  40819e:	2200      	movs	r2, #0
  4081a0:	601a      	str	r2, [r3, #0]
  4081a2:	3304      	adds	r3, #4
  4081a4:	2200      	movs	r2, #0
  4081a6:	601a      	str	r2, [r3, #0]
  4081a8:	3304      	adds	r3, #4
  4081aa:	79bb      	ldrb	r3, [r7, #6]
  4081ac:	723b      	strb	r3, [r7, #8]
  4081ae:	2301      	movs	r3, #1
  4081b0:	60fb      	str	r3, [r7, #12]
  4081b2:	683b      	ldr	r3, [r7, #0]
  4081b4:	613b      	str	r3, [r7, #16]
  4081b6:	797b      	ldrb	r3, [r7, #5]
  4081b8:	617b      	str	r3, [r7, #20]
  4081ba:	79fb      	ldrb	r3, [r7, #7]
  4081bc:	763b      	strb	r3, [r7, #24]
		.buffer			= value,
		.length			= len,
		.chip			= ((uint8_t) adxl_addr)
	};
	
	status_code_t result = STATUS_ERR_TIMEOUT;
  4081be:	2312      	movs	r3, #18
  4081c0:	77fb      	strb	r3, [r7, #31]

	result = freertos_twi_read_packet(freertos_twi, &rx, TWI_BLOCK_TIME);
  4081c2:	4b09      	ldr	r3, [pc, #36]	; (4081e8 <adxl_read+0x70>)
  4081c4:	681a      	ldr	r2, [r3, #0]
  4081c6:	f107 0308 	add.w	r3, r7, #8
  4081ca:	4610      	mov	r0, r2
  4081cc:	4619      	mov	r1, r3
  4081ce:	f04f 32ff 	mov.w	r2, #4294967295
  4081d2:	2300      	movs	r3, #0
  4081d4:	4c05      	ldr	r4, [pc, #20]	; (4081ec <adxl_read+0x74>)
  4081d6:	47a0      	blx	r4
  4081d8:	4603      	mov	r3, r0
  4081da:	77fb      	strb	r3, [r7, #31]
	
	return result;
  4081dc:	7ffb      	ldrb	r3, [r7, #31]
  4081de:	b25b      	sxtb	r3, r3
}
  4081e0:	4618      	mov	r0, r3
  4081e2:	3724      	adds	r7, #36	; 0x24
  4081e4:	46bd      	mov	sp, r7
  4081e6:	bd90      	pop	{r4, r7, pc}
  4081e8:	20003fe4 	.word	0x20003fe4
  4081ec:	00401c11 	.word	0x00401c11

004081f0 <clearInterruptADXL>:

static void clearInterruptADXL(ADXL_Addr_Dev dev){
  4081f0:	b590      	push	{r4, r7, lr}
  4081f2:	b085      	sub	sp, #20
  4081f4:	af00      	add	r7, sp, #0
  4081f6:	4603      	mov	r3, r0
  4081f8:	71fb      	strb	r3, [r7, #7]
	uint8_t b;
	adxl_read(dev, &b, ADXL_DataX0, 1);
  4081fa:	79fa      	ldrb	r2, [r7, #7]
  4081fc:	f107 030f 	add.w	r3, r7, #15
  408200:	4610      	mov	r0, r2
  408202:	4619      	mov	r1, r3
  408204:	2232      	movs	r2, #50	; 0x32
  408206:	2301      	movs	r3, #1
  408208:	4c02      	ldr	r4, [pc, #8]	; (408214 <clearInterruptADXL+0x24>)
  40820a:	47a0      	blx	r4
  40820c:	3714      	adds	r7, #20
  40820e:	46bd      	mov	sp, r7
  408210:	bd90      	pop	{r4, r7, pc}
  408212:	bf00      	nop
  408214:	00408179 	.word	0x00408179

00408218 <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  408218:	b480      	push	{r7}
  40821a:	b085      	sub	sp, #20
  40821c:	af00      	add	r7, sp, #0
  40821e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
  408220:	687b      	ldr	r3, [r7, #4]
  408222:	f003 0307 	and.w	r3, r3, #7
  408226:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  408228:	4b0c      	ldr	r3, [pc, #48]	; (40825c <NVIC_SetPriorityGrouping+0x44>)
  40822a:	68db      	ldr	r3, [r3, #12]
  40822c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  40822e:	68ba      	ldr	r2, [r7, #8]
  408230:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
  408234:	4013      	ands	r3, r2
  408236:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  408238:	68fb      	ldr	r3, [r7, #12]
  40823a:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
  40823c:	68bb      	ldr	r3, [r7, #8]
  40823e:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
  408240:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  408244:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  408248:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
  40824a:	4b04      	ldr	r3, [pc, #16]	; (40825c <NVIC_SetPriorityGrouping+0x44>)
  40824c:	68ba      	ldr	r2, [r7, #8]
  40824e:	60da      	str	r2, [r3, #12]
}
  408250:	3714      	adds	r7, #20
  408252:	46bd      	mov	sp, r7
  408254:	f85d 7b04 	ldr.w	r7, [sp], #4
  408258:	4770      	bx	lr
  40825a:	bf00      	nop
  40825c:	e000ed00 	.word	0xe000ed00

00408260 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  408260:	b480      	push	{r7}
  408262:	b083      	sub	sp, #12
  408264:	af00      	add	r7, sp, #0
  408266:	4603      	mov	r3, r0
  408268:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  40826a:	4b08      	ldr	r3, [pc, #32]	; (40828c <NVIC_EnableIRQ+0x2c>)
  40826c:	f997 2007 	ldrsb.w	r2, [r7, #7]
  408270:	0952      	lsrs	r2, r2, #5
  408272:	79f9      	ldrb	r1, [r7, #7]
  408274:	f001 011f 	and.w	r1, r1, #31
  408278:	2001      	movs	r0, #1
  40827a:	fa00 f101 	lsl.w	r1, r0, r1
  40827e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  408282:	370c      	adds	r7, #12
  408284:	46bd      	mov	sp, r7
  408286:	f85d 7b04 	ldr.w	r7, [sp], #4
  40828a:	4770      	bx	lr
  40828c:	e000e100 	.word	0xe000e100

00408290 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  408290:	b480      	push	{r7}
  408292:	b083      	sub	sp, #12
  408294:	af00      	add	r7, sp, #0
  408296:	4603      	mov	r3, r0
  408298:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  40829a:	4b09      	ldr	r3, [pc, #36]	; (4082c0 <NVIC_DisableIRQ+0x30>)
  40829c:	f997 2007 	ldrsb.w	r2, [r7, #7]
  4082a0:	0952      	lsrs	r2, r2, #5
  4082a2:	79f9      	ldrb	r1, [r7, #7]
  4082a4:	f001 011f 	and.w	r1, r1, #31
  4082a8:	2001      	movs	r0, #1
  4082aa:	fa00 f101 	lsl.w	r1, r0, r1
  4082ae:	3220      	adds	r2, #32
  4082b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4082b4:	370c      	adds	r7, #12
  4082b6:	46bd      	mov	sp, r7
  4082b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4082bc:	4770      	bx	lr
  4082be:	bf00      	nop
  4082c0:	e000e100 	.word	0xe000e100

004082c4 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  4082c4:	b480      	push	{r7}
  4082c6:	b083      	sub	sp, #12
  4082c8:	af00      	add	r7, sp, #0
  4082ca:	4603      	mov	r3, r0
  4082cc:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4082ce:	4b09      	ldr	r3, [pc, #36]	; (4082f4 <NVIC_ClearPendingIRQ+0x30>)
  4082d0:	f997 2007 	ldrsb.w	r2, [r7, #7]
  4082d4:	0952      	lsrs	r2, r2, #5
  4082d6:	79f9      	ldrb	r1, [r7, #7]
  4082d8:	f001 011f 	and.w	r1, r1, #31
  4082dc:	2001      	movs	r0, #1
  4082de:	fa00 f101 	lsl.w	r1, r0, r1
  4082e2:	3260      	adds	r2, #96	; 0x60
  4082e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4082e8:	370c      	adds	r7, #12
  4082ea:	46bd      	mov	sp, r7
  4082ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4082f0:	4770      	bx	lr
  4082f2:	bf00      	nop
  4082f4:	e000e100 	.word	0xe000e100

004082f8 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  4082f8:	b480      	push	{r7}
  4082fa:	b083      	sub	sp, #12
  4082fc:	af00      	add	r7, sp, #0
  4082fe:	4603      	mov	r3, r0
  408300:	6039      	str	r1, [r7, #0]
  408302:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  408304:	f997 3007 	ldrsb.w	r3, [r7, #7]
  408308:	2b00      	cmp	r3, #0
  40830a:	da0b      	bge.n	408324 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  40830c:	490d      	ldr	r1, [pc, #52]	; (408344 <NVIC_SetPriority+0x4c>)
  40830e:	79fb      	ldrb	r3, [r7, #7]
  408310:	f003 030f 	and.w	r3, r3, #15
  408314:	3b04      	subs	r3, #4
  408316:	683a      	ldr	r2, [r7, #0]
  408318:	b2d2      	uxtb	r2, r2
  40831a:	0112      	lsls	r2, r2, #4
  40831c:	b2d2      	uxtb	r2, r2
  40831e:	440b      	add	r3, r1
  408320:	761a      	strb	r2, [r3, #24]
  408322:	e009      	b.n	408338 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  408324:	4908      	ldr	r1, [pc, #32]	; (408348 <NVIC_SetPriority+0x50>)
  408326:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40832a:	683a      	ldr	r2, [r7, #0]
  40832c:	b2d2      	uxtb	r2, r2
  40832e:	0112      	lsls	r2, r2, #4
  408330:	b2d2      	uxtb	r2, r2
  408332:	440b      	add	r3, r1
  408334:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  408338:	370c      	adds	r7, #12
  40833a:	46bd      	mov	sp, r7
  40833c:	f85d 7b04 	ldr.w	r7, [sp], #4
  408340:	4770      	bx	lr
  408342:	bf00      	nop
  408344:	e000ed00 	.word	0xe000ed00
  408348:	e000e100 	.word	0xe000e100

0040834c <vApplicationStackOverflowHook>:
/**
 * \brief Called if stack overflow during execution
 */
extern void vApplicationStackOverflowHook(xTaskHandle *pxTask,
		signed char *pcTaskName)
{
  40834c:	b580      	push	{r7, lr}
  40834e:	b082      	sub	sp, #8
  408350:	af00      	add	r7, sp, #0
  408352:	6078      	str	r0, [r7, #4]
  408354:	6039      	str	r1, [r7, #0]
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  408356:	4804      	ldr	r0, [pc, #16]	; (408368 <vApplicationStackOverflowHook+0x1c>)
  408358:	6879      	ldr	r1, [r7, #4]
  40835a:	683a      	ldr	r2, [r7, #0]
  40835c:	4b03      	ldr	r3, [pc, #12]	; (40836c <vApplicationStackOverflowHook+0x20>)
  40835e:	4798      	blx	r3
	/* If the parameters have been corrupted then inspect pxCurrentTCB to
	 * identify which task has overflowed its stack.
	 */
	for (;;) {
		LED_On(LED2_GPIO);
  408360:	2019      	movs	r0, #25
  408362:	4b03      	ldr	r3, [pc, #12]	; (408370 <vApplicationStackOverflowHook+0x24>)
  408364:	4798      	blx	r3
	}
  408366:	e7fb      	b.n	408360 <vApplicationStackOverflowHook+0x14>
  408368:	00412a84 	.word	0x00412a84
  40836c:	0040a7d5 	.word	0x0040a7d5
  408370:	00402fad 	.word	0x00402fad

00408374 <vApplicationIdleHook>:

/**
 * \brief This function is called by FreeRTOS idle task
 */
extern void vApplicationIdleHook(void)
{
  408374:	b480      	push	{r7}
  408376:	af00      	add	r7, sp, #0
}
  408378:	46bd      	mov	sp, r7
  40837a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40837e:	4770      	bx	lr

00408380 <vApplicationTickHook>:

/**
 * \brief This function is called by FreeRTOS each tick
 */
extern void vApplicationTickHook(void)
{
  408380:	b480      	push	{r7}
  408382:	af00      	add	r7, sp, #0
	g_tickCounter++;
  408384:	4b04      	ldr	r3, [pc, #16]	; (408398 <vApplicationTickHook+0x18>)
  408386:	681b      	ldr	r3, [r3, #0]
  408388:	1c5a      	adds	r2, r3, #1
  40838a:	4b03      	ldr	r3, [pc, #12]	; (408398 <vApplicationTickHook+0x18>)
  40838c:	601a      	str	r2, [r3, #0]
}
  40838e:	46bd      	mov	sp, r7
  408390:	f85d 7b04 	ldr.w	r7, [sp], #4
  408394:	4770      	bx	lr
  408396:	bf00      	nop
  408398:	20003f64 	.word	0x20003f64

0040839c <vApplicationMallocFailedHook>:

void vApplicationMallocFailedHook(void)
{
  40839c:	b580      	push	{r7, lr}
  40839e:	af00      	add	r7, sp, #0
	demo application.  If heap_1.c or heap_2.c are used, then the size of the
	heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
	FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
	to query the size of free heap space that remains (although it does not
	provide information on how the remaining heap might be fragmented). */
	taskDISABLE_INTERRUPTS();
  4083a0:	4b01      	ldr	r3, [pc, #4]	; (4083a8 <vApplicationMallocFailedHook+0xc>)
  4083a2:	4798      	blx	r3
	for (;;) {
	}
  4083a4:	e7fe      	b.n	4083a4 <vApplicationMallocFailedHook+0x8>
  4083a6:	bf00      	nop
  4083a8:	0040533d 	.word	0x0040533d

004083ac <task_led0>:
		printf_mux("Free Heap: %u\n", freeHeap);
	}
}

static void task_led0(void *pvParameters)
{
  4083ac:	b580      	push	{r7, lr}
  4083ae:	b082      	sub	sp, #8
  4083b0:	af00      	add	r7, sp, #0
  4083b2:	6078      	str	r0, [r7, #4]
	UNUSED(pvParameters);
	for (;;) {
		LED_Toggle(LED0_GPIO);
  4083b4:	2017      	movs	r0, #23
  4083b6:	4b03      	ldr	r3, [pc, #12]	; (4083c4 <task_led0+0x18>)
  4083b8:	4798      	blx	r3
		vTaskDelay(DELAY_500MS);
  4083ba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
  4083be:	4b02      	ldr	r3, [pc, #8]	; (4083c8 <task_led0+0x1c>)
  4083c0:	4798      	blx	r3
	}
  4083c2:	e7f7      	b.n	4083b4 <task_led0+0x8>
  4083c4:	00403f21 	.word	0x00403f21
  4083c8:	004061cd 	.word	0x004061cd

004083cc <button_handler>:
}

void button_handler(uint32_t id, uint32_t mask){
  4083cc:	b590      	push	{r4, r7, lr}
  4083ce:	b083      	sub	sp, #12
  4083d0:	af00      	add	r7, sp, #0
  4083d2:	6078      	str	r0, [r7, #4]
  4083d4:	6039      	str	r1, [r7, #0]
	xSemaphoreGiveFromISR(xseMonitor, NULL);
  4083d6:	4b05      	ldr	r3, [pc, #20]	; (4083ec <button_handler+0x20>)
  4083d8:	681b      	ldr	r3, [r3, #0]
  4083da:	4618      	mov	r0, r3
  4083dc:	2100      	movs	r1, #0
  4083de:	2200      	movs	r2, #0
  4083e0:	2300      	movs	r3, #0
  4083e2:	4c03      	ldr	r4, [pc, #12]	; (4083f0 <button_handler+0x24>)
  4083e4:	47a0      	blx	r4
}
  4083e6:	370c      	adds	r7, #12
  4083e8:	46bd      	mov	sp, r7
  4083ea:	bd90      	pop	{r4, r7, pc}
  4083ec:	20004028 	.word	0x20004028
  4083f0:	00405a45 	.word	0x00405a45

004083f4 <config_interrupt>:

void config_interrupt(){
  4083f4:	b590      	push	{r4, r7, lr}
  4083f6:	b083      	sub	sp, #12
  4083f8:	af02      	add	r7, sp, #8
	//The GPIO was already configured by board_init().
	pio_handler_set(PIOA, ID_PIOA, PIN_PUSHBUTTON_1_MASK, PIO_IT_FALL_EDGE, button_handler);
  4083fa:	4b21      	ldr	r3, [pc, #132]	; (408480 <config_interrupt+0x8c>)
  4083fc:	9300      	str	r3, [sp, #0]
  4083fe:	4821      	ldr	r0, [pc, #132]	; (408484 <config_interrupt+0x90>)
  408400:	210b      	movs	r1, #11
  408402:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  408406:	2350      	movs	r3, #80	; 0x50
  408408:	4c1f      	ldr	r4, [pc, #124]	; (408488 <config_interrupt+0x94>)
  40840a:	47a0      	blx	r4
	pio_enable_interrupt(PIOA, PIN_PUSHBUTTON_1_MASK);
  40840c:	481d      	ldr	r0, [pc, #116]	; (408484 <config_interrupt+0x90>)
  40840e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  408412:	4b1e      	ldr	r3, [pc, #120]	; (40848c <config_interrupt+0x98>)
  408414:	4798      	blx	r3
		pio_pull_down(PIOA, INT_PIN, ENABLE);
		pio_handler_set(PIOA, ID_PIOA, INT_PIN, PIO_IT_RISE_EDGE, intpin_handler);
		pio_enable_interrupt(PIOA,INT_PIN);
	#endif
	
	NVIC_DisableIRQ(PIOA_IRQn);
  408416:	200b      	movs	r0, #11
  408418:	4b1d      	ldr	r3, [pc, #116]	; (408490 <config_interrupt+0x9c>)
  40841a:	4798      	blx	r3
	NVIC_ClearPendingIRQ(PIOA_IRQn);
  40841c:	200b      	movs	r0, #11
  40841e:	4b1d      	ldr	r3, [pc, #116]	; (408494 <config_interrupt+0xa0>)
  408420:	4798      	blx	r3
	NVIC_SetPriority(PIOA_IRQn, 0);
  408422:	200b      	movs	r0, #11
  408424:	2100      	movs	r1, #0
  408426:	4b1c      	ldr	r3, [pc, #112]	; (408498 <config_interrupt+0xa4>)
  408428:	4798      	blx	r3
	NVIC_EnableIRQ(PIOA_IRQn);
  40842a:	200b      	movs	r0, #11
  40842c:	4b1b      	ldr	r3, [pc, #108]	; (40849c <config_interrupt+0xa8>)
  40842e:	4798      	blx	r3
	
	//Semaphore for Monitor:
	vSemaphoreCreateBinary(xseMonitor);
  408430:	2001      	movs	r0, #1
  408432:	2100      	movs	r1, #0
  408434:	2203      	movs	r2, #3
  408436:	4b1a      	ldr	r3, [pc, #104]	; (4084a0 <config_interrupt+0xac>)
  408438:	4798      	blx	r3
  40843a:	4602      	mov	r2, r0
  40843c:	4b19      	ldr	r3, [pc, #100]	; (4084a4 <config_interrupt+0xb0>)
  40843e:	601a      	str	r2, [r3, #0]
  408440:	4b18      	ldr	r3, [pc, #96]	; (4084a4 <config_interrupt+0xb0>)
  408442:	681b      	ldr	r3, [r3, #0]
  408444:	2b00      	cmp	r3, #0
  408446:	d007      	beq.n	408458 <config_interrupt+0x64>
  408448:	4b16      	ldr	r3, [pc, #88]	; (4084a4 <config_interrupt+0xb0>)
  40844a:	681b      	ldr	r3, [r3, #0]
  40844c:	4618      	mov	r0, r3
  40844e:	2100      	movs	r1, #0
  408450:	2200      	movs	r2, #0
  408452:	2300      	movs	r3, #0
  408454:	4c14      	ldr	r4, [pc, #80]	; (4084a8 <config_interrupt+0xb4>)
  408456:	47a0      	blx	r4
	configASSERT(xseMonitor);
  408458:	4b12      	ldr	r3, [pc, #72]	; (4084a4 <config_interrupt+0xb0>)
  40845a:	681b      	ldr	r3, [r3, #0]
  40845c:	2b00      	cmp	r3, #0
  40845e:	d103      	bne.n	408468 <config_interrupt+0x74>
  408460:	4b12      	ldr	r3, [pc, #72]	; (4084ac <config_interrupt+0xb8>)
  408462:	4798      	blx	r3
  408464:	bf00      	nop
  408466:	e7fd      	b.n	408464 <config_interrupt+0x70>
	xSemaphoreTake(xseMonitor, 0);
  408468:	4b0e      	ldr	r3, [pc, #56]	; (4084a4 <config_interrupt+0xb0>)
  40846a:	681b      	ldr	r3, [r3, #0]
  40846c:	4618      	mov	r0, r3
  40846e:	2100      	movs	r1, #0
  408470:	2200      	movs	r2, #0
  408472:	2300      	movs	r3, #0
  408474:	4c0e      	ldr	r4, [pc, #56]	; (4084b0 <config_interrupt+0xbc>)
  408476:	47a0      	blx	r4
}
  408478:	3704      	adds	r7, #4
  40847a:	46bd      	mov	sp, r7
  40847c:	bd90      	pop	{r4, r7, pc}
  40847e:	bf00      	nop
  408480:	004083cd 	.word	0x004083cd
  408484:	400e0e00 	.word	0x400e0e00
  408488:	00404329 	.word	0x00404329
  40848c:	00403e5d 	.word	0x00403e5d
  408490:	00408291 	.word	0x00408291
  408494:	004082c5 	.word	0x004082c5
  408498:	004082f9 	.word	0x004082f9
  40849c:	00408261 	.word	0x00408261
  4084a0:	00405755 	.word	0x00405755
  4084a4:	20004028 	.word	0x20004028
  4084a8:	004058d5 	.word	0x004058d5
  4084ac:	0040533d 	.word	0x0040533d
  4084b0:	00405b01 	.word	0x00405b01

004084b4 <main>:

int main (void)
{
  4084b4:	b590      	push	{r4, r7, lr}
  4084b6:	b085      	sub	sp, #20
  4084b8:	af04      	add	r7, sp, #16
	/* Initialize Board and Clock */
	sysclk_init();
  4084ba:	4b4d      	ldr	r3, [pc, #308]	; (4085f0 <main+0x13c>)
  4084bc:	4798      	blx	r3
	NVIC_SetPriorityGrouping(0);
  4084be:	2000      	movs	r0, #0
  4084c0:	4b4c      	ldr	r3, [pc, #304]	; (4085f4 <main+0x140>)
  4084c2:	4798      	blx	r3
	board_init();
  4084c4:	4b4c      	ldr	r3, [pc, #304]	; (4085f8 <main+0x144>)
  4084c6:	4798      	blx	r3
	g_tickCounter = 0;
  4084c8:	4b4c      	ldr	r3, [pc, #304]	; (4085fc <main+0x148>)
  4084ca:	2200      	movs	r2, #0
  4084cc:	601a      	str	r2, [r3, #0]

	/* Initialize the console uart */
	configure_console();
  4084ce:	4b4c      	ldr	r3, [pc, #304]	; (408600 <main+0x14c>)
  4084d0:	4798      	blx	r3
	printf("Console OK!\n");
  4084d2:	484c      	ldr	r0, [pc, #304]	; (408604 <main+0x150>)
  4084d4:	4b4c      	ldr	r3, [pc, #304]	; (408608 <main+0x154>)
  4084d6:	4798      	blx	r3
	
	config_lcd();
  4084d8:	4b4c      	ldr	r3, [pc, #304]	; (40860c <main+0x158>)
  4084da:	4798      	blx	r3
	
	config_interrupt();
  4084dc:	4b4c      	ldr	r3, [pc, #304]	; (408610 <main+0x15c>)
  4084de:	4798      	blx	r3
		printf("Failed to create Monitor task\r\n");
		LED_On(LED2_GPIO);
	}
#endif
	
	if (xTaskCreate(task_led0, "Led0", TASK_LED_STACK_SIZE, NULL,
  4084e0:	2301      	movs	r3, #1
  4084e2:	9300      	str	r3, [sp, #0]
  4084e4:	2300      	movs	r3, #0
  4084e6:	9301      	str	r3, [sp, #4]
  4084e8:	2300      	movs	r3, #0
  4084ea:	9302      	str	r3, [sp, #8]
  4084ec:	2300      	movs	r3, #0
  4084ee:	9303      	str	r3, [sp, #12]
  4084f0:	4848      	ldr	r0, [pc, #288]	; (408614 <main+0x160>)
  4084f2:	4949      	ldr	r1, [pc, #292]	; (408618 <main+0x164>)
  4084f4:	2246      	movs	r2, #70	; 0x46
  4084f6:	2300      	movs	r3, #0
  4084f8:	4c48      	ldr	r4, [pc, #288]	; (40861c <main+0x168>)
  4084fa:	47a0      	blx	r4
  4084fc:	4603      	mov	r3, r0
  4084fe:	2b01      	cmp	r3, #1
  408500:	d005      	beq.n	40850e <main+0x5a>
	TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test led task\r\n");
  408502:	4847      	ldr	r0, [pc, #284]	; (408620 <main+0x16c>)
  408504:	4b40      	ldr	r3, [pc, #256]	; (408608 <main+0x154>)
  408506:	4798      	blx	r3
		LED_On(LED2_GPIO);
  408508:	2019      	movs	r0, #25
  40850a:	4b46      	ldr	r3, [pc, #280]	; (408624 <main+0x170>)
  40850c:	4798      	blx	r3
	}
	
	if (xTaskCreate(IMUTask, "IMU_T", TASK_IMU_STACK_SIZE, NULL,
  40850e:	2304      	movs	r3, #4
  408510:	9300      	str	r3, [sp, #0]
  408512:	2300      	movs	r3, #0
  408514:	9301      	str	r3, [sp, #4]
  408516:	2300      	movs	r3, #0
  408518:	9302      	str	r3, [sp, #8]
  40851a:	2300      	movs	r3, #0
  40851c:	9303      	str	r3, [sp, #12]
  40851e:	4842      	ldr	r0, [pc, #264]	; (408628 <main+0x174>)
  408520:	4942      	ldr	r1, [pc, #264]	; (40862c <main+0x178>)
  408522:	f44f 7200 	mov.w	r2, #512	; 0x200
  408526:	2300      	movs	r3, #0
  408528:	4c3c      	ldr	r4, [pc, #240]	; (40861c <main+0x168>)
  40852a:	47a0      	blx	r4
  40852c:	4603      	mov	r3, r0
  40852e:	2b01      	cmp	r3, #1
  408530:	d005      	beq.n	40853e <main+0x8a>
	TASK_IMU_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test IMUTask\r\n");
  408532:	483f      	ldr	r0, [pc, #252]	; (408630 <main+0x17c>)
  408534:	4b34      	ldr	r3, [pc, #208]	; (408608 <main+0x154>)
  408536:	4798      	blx	r3
		LED_On(LED2_GPIO);
  408538:	2019      	movs	r0, #25
  40853a:	4b3a      	ldr	r3, [pc, #232]	; (408624 <main+0x170>)
  40853c:	4798      	blx	r3
	}

	if (xTaskCreate(LCDTask, "LCD_T", TASK_LCD_STACK_SIZE, NULL,
  40853e:	2302      	movs	r3, #2
  408540:	9300      	str	r3, [sp, #0]
  408542:	2300      	movs	r3, #0
  408544:	9301      	str	r3, [sp, #4]
  408546:	2300      	movs	r3, #0
  408548:	9302      	str	r3, [sp, #8]
  40854a:	2300      	movs	r3, #0
  40854c:	9303      	str	r3, [sp, #12]
  40854e:	4839      	ldr	r0, [pc, #228]	; (408634 <main+0x180>)
  408550:	4939      	ldr	r1, [pc, #228]	; (408638 <main+0x184>)
  408552:	f44f 7280 	mov.w	r2, #256	; 0x100
  408556:	2300      	movs	r3, #0
  408558:	4c30      	ldr	r4, [pc, #192]	; (40861c <main+0x168>)
  40855a:	47a0      	blx	r4
  40855c:	4603      	mov	r3, r0
  40855e:	2b01      	cmp	r3, #1
  408560:	d005      	beq.n	40856e <main+0xba>
	TASK_LCD_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test LCDTask\r\n");
  408562:	4836      	ldr	r0, [pc, #216]	; (40863c <main+0x188>)
  408564:	4b28      	ldr	r3, [pc, #160]	; (408608 <main+0x154>)
  408566:	4798      	blx	r3
		LED_On(LED2_GPIO);
  408568:	2019      	movs	r0, #25
  40856a:	4b2e      	ldr	r3, [pc, #184]	; (408624 <main+0x170>)
  40856c:	4798      	blx	r3
	}
	
	if (xTaskCreate(UARTTXTask, "TX_T", TASK_UART_STACK_SIZE, NULL,
  40856e:	2303      	movs	r3, #3
  408570:	9300      	str	r3, [sp, #0]
  408572:	4b33      	ldr	r3, [pc, #204]	; (408640 <main+0x18c>)
  408574:	9301      	str	r3, [sp, #4]
  408576:	2300      	movs	r3, #0
  408578:	9302      	str	r3, [sp, #8]
  40857a:	2300      	movs	r3, #0
  40857c:	9303      	str	r3, [sp, #12]
  40857e:	4831      	ldr	r0, [pc, #196]	; (408644 <main+0x190>)
  408580:	4931      	ldr	r1, [pc, #196]	; (408648 <main+0x194>)
  408582:	f44f 7200 	mov.w	r2, #512	; 0x200
  408586:	2300      	movs	r3, #0
  408588:	4c24      	ldr	r4, [pc, #144]	; (40861c <main+0x168>)
  40858a:	47a0      	blx	r4
  40858c:	4603      	mov	r3, r0
  40858e:	2b01      	cmp	r3, #1
  408590:	d006      	beq.n	4085a0 <main+0xec>
	TASK_UART_STACK_PRIORITY, &xTXHandler) != pdPASS) {
		printf("Failed to create test TX_Task\r\n");
  408592:	482e      	ldr	r0, [pc, #184]	; (40864c <main+0x198>)
  408594:	4b1c      	ldr	r3, [pc, #112]	; (408608 <main+0x154>)
  408596:	4798      	blx	r3
		LED_On(LED2_GPIO);
  408598:	2019      	movs	r0, #25
  40859a:	4b22      	ldr	r3, [pc, #136]	; (408624 <main+0x170>)
  40859c:	4798      	blx	r3
  40859e:	e004      	b.n	4085aa <main+0xf6>
	} else {
		//Starts Suspend (Commands by UART will control the resume):
		vTaskSuspend(xTXHandler);
  4085a0:	4b27      	ldr	r3, [pc, #156]	; (408640 <main+0x18c>)
  4085a2:	681b      	ldr	r3, [r3, #0]
  4085a4:	4618      	mov	r0, r3
  4085a6:	4b2a      	ldr	r3, [pc, #168]	; (408650 <main+0x19c>)
  4085a8:	4798      	blx	r3
	}
	
	if (xTaskCreate(UARTRXTask, "RX_T", TASK_UART_STACK_SIZE, NULL,
  4085aa:	2303      	movs	r3, #3
  4085ac:	9300      	str	r3, [sp, #0]
  4085ae:	2300      	movs	r3, #0
  4085b0:	9301      	str	r3, [sp, #4]
  4085b2:	2300      	movs	r3, #0
  4085b4:	9302      	str	r3, [sp, #8]
  4085b6:	2300      	movs	r3, #0
  4085b8:	9303      	str	r3, [sp, #12]
  4085ba:	4826      	ldr	r0, [pc, #152]	; (408654 <main+0x1a0>)
  4085bc:	4926      	ldr	r1, [pc, #152]	; (408658 <main+0x1a4>)
  4085be:	f44f 7200 	mov.w	r2, #512	; 0x200
  4085c2:	2300      	movs	r3, #0
  4085c4:	4c15      	ldr	r4, [pc, #84]	; (40861c <main+0x168>)
  4085c6:	47a0      	blx	r4
  4085c8:	4603      	mov	r3, r0
  4085ca:	2b01      	cmp	r3, #1
  4085cc:	d005      	beq.n	4085da <main+0x126>
	TASK_UART_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create test RX_Task\r\n");
  4085ce:	4823      	ldr	r0, [pc, #140]	; (40865c <main+0x1a8>)
  4085d0:	4b0d      	ldr	r3, [pc, #52]	; (408608 <main+0x154>)
  4085d2:	4798      	blx	r3
		LED_On(LED2_GPIO);
  4085d4:	2019      	movs	r0, #25
  4085d6:	4b13      	ldr	r3, [pc, #76]	; (408624 <main+0x170>)
  4085d8:	4798      	blx	r3
	}
	
	/* Start the scheduler. */
	vTaskStartScheduler();
  4085da:	4b21      	ldr	r3, [pc, #132]	; (408660 <main+0x1ac>)
  4085dc:	4798      	blx	r3

	/* Will only get here if there was insufficient memory to create the idle task. */
	LED_On(LED2_GPIO);
  4085de:	2019      	movs	r0, #25
  4085e0:	4b10      	ldr	r3, [pc, #64]	; (408624 <main+0x170>)
  4085e2:	4798      	blx	r3
	return 0;
  4085e4:	2300      	movs	r3, #0
}
  4085e6:	4618      	mov	r0, r3
  4085e8:	3704      	adds	r7, #4
  4085ea:	46bd      	mov	sp, r7
  4085ec:	bd90      	pop	{r4, r7, pc}
  4085ee:	bf00      	nop
  4085f0:	00401305 	.word	0x00401305
  4085f4:	00408219 	.word	0x00408219
  4085f8:	00402ea1 	.word	0x00402ea1
  4085fc:	20003f64 	.word	0x20003f64
  408600:	00400a0d 	.word	0x00400a0d
  408604:	00412ae8 	.word	0x00412ae8
  408608:	0040a7d5 	.word	0x0040a7d5
  40860c:	004004e9 	.word	0x004004e9
  408610:	004083f5 	.word	0x004083f5
  408614:	004083ad 	.word	0x004083ad
  408618:	00412af8 	.word	0x00412af8
  40861c:	00405f61 	.word	0x00405f61
  408620:	00412b00 	.word	0x00412b00
  408624:	00402fad 	.word	0x00402fad
  408628:	004075b9 	.word	0x004075b9
  40862c:	00412b24 	.word	0x00412b24
  408630:	00412b2c 	.word	0x00412b2c
  408634:	004005e1 	.word	0x004005e1
  408638:	00412b4c 	.word	0x00412b4c
  40863c:	00412b54 	.word	0x00412b54
  408640:	20003f7c 	.word	0x20003f7c
  408644:	00400b29 	.word	0x00400b29
  408648:	00412b74 	.word	0x00412b74
  40864c:	00412b7c 	.word	0x00412b7c
  408650:	00406231 	.word	0x00406231
  408654:	00400f41 	.word	0x00400f41
  408658:	00412b9c 	.word	0x00412b9c
  40865c:	00412ba4 	.word	0x00412ba4
  408660:	004063ed 	.word	0x004063ed

00408664 <sin>:
  408664:	b570      	push	{r4, r5, r6, lr}
  408666:	4e22      	ldr	r6, [pc, #136]	; (4086f0 <sin+0x8c>)
  408668:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
  40866c:	42b4      	cmp	r4, r6
  40866e:	b086      	sub	sp, #24
  408670:	4602      	mov	r2, r0
  408672:	460b      	mov	r3, r1
  408674:	dd1a      	ble.n	4086ac <sin+0x48>
  408676:	4d1f      	ldr	r5, [pc, #124]	; (4086f4 <sin+0x90>)
  408678:	42ac      	cmp	r4, r5
  40867a:	dd03      	ble.n	408684 <sin+0x20>
  40867c:	f001 f93a 	bl	4098f4 <__aeabi_dsub>
  408680:	b006      	add	sp, #24
  408682:	bd70      	pop	{r4, r5, r6, pc}
  408684:	aa02      	add	r2, sp, #8
  408686:	f000 f837 	bl	4086f8 <__ieee754_rem_pio2>
  40868a:	f000 0003 	and.w	r0, r0, #3
  40868e:	2801      	cmp	r0, #1
  408690:	d01d      	beq.n	4086ce <sin+0x6a>
  408692:	2802      	cmp	r0, #2
  408694:	d012      	beq.n	4086bc <sin+0x58>
  408696:	b308      	cbz	r0, 4086dc <sin+0x78>
  408698:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40869c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4086a0:	f000 fa4a 	bl	408b38 <__kernel_cos>
  4086a4:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  4086a8:	b006      	add	sp, #24
  4086aa:	bd70      	pop	{r4, r5, r6, pc}
  4086ac:	2300      	movs	r3, #0
  4086ae:	9300      	str	r3, [sp, #0]
  4086b0:	2200      	movs	r2, #0
  4086b2:	2300      	movs	r3, #0
  4086b4:	f000 ff44 	bl	409540 <__kernel_sin>
  4086b8:	b006      	add	sp, #24
  4086ba:	bd70      	pop	{r4, r5, r6, pc}
  4086bc:	2301      	movs	r3, #1
  4086be:	9300      	str	r3, [sp, #0]
  4086c0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4086c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4086c8:	f000 ff3a 	bl	409540 <__kernel_sin>
  4086cc:	e7ea      	b.n	4086a4 <sin+0x40>
  4086ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4086d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4086d6:	f000 fa2f 	bl	408b38 <__kernel_cos>
  4086da:	e7d1      	b.n	408680 <sin+0x1c>
  4086dc:	2301      	movs	r3, #1
  4086de:	9300      	str	r3, [sp, #0]
  4086e0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4086e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4086e8:	f000 ff2a 	bl	409540 <__kernel_sin>
  4086ec:	e7c8      	b.n	408680 <sin+0x1c>
  4086ee:	bf00      	nop
  4086f0:	3fe921fb 	.word	0x3fe921fb
  4086f4:	7fefffff 	.word	0x7fefffff

004086f8 <__ieee754_rem_pio2>:
  4086f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4086fc:	4b96      	ldr	r3, [pc, #600]	; (408958 <__ieee754_rem_pio2+0x260>)
  4086fe:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  408702:	429e      	cmp	r6, r3
  408704:	b091      	sub	sp, #68	; 0x44
  408706:	4604      	mov	r4, r0
  408708:	460d      	mov	r5, r1
  40870a:	468b      	mov	fp, r1
  40870c:	4690      	mov	r8, r2
  40870e:	f340 8081 	ble.w	408814 <__ieee754_rem_pio2+0x11c>
  408712:	4b92      	ldr	r3, [pc, #584]	; (40895c <__ieee754_rem_pio2+0x264>)
  408714:	429e      	cmp	r6, r3
  408716:	dc26      	bgt.n	408766 <__ieee754_rem_pio2+0x6e>
  408718:	a385      	add	r3, pc, #532	; (adr r3, 408930 <__ieee754_rem_pio2+0x238>)
  40871a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40871e:	2900      	cmp	r1, #0
  408720:	f340 81a0 	ble.w	408a64 <__ieee754_rem_pio2+0x36c>
  408724:	f001 f8e6 	bl	4098f4 <__aeabi_dsub>
  408728:	4b8d      	ldr	r3, [pc, #564]	; (408960 <__ieee754_rem_pio2+0x268>)
  40872a:	4604      	mov	r4, r0
  40872c:	429e      	cmp	r6, r3
  40872e:	460d      	mov	r5, r1
  408730:	f000 8085 	beq.w	40883e <__ieee754_rem_pio2+0x146>
  408734:	a380      	add	r3, pc, #512	; (adr r3, 408938 <__ieee754_rem_pio2+0x240>)
  408736:	e9d3 2300 	ldrd	r2, r3, [r3]
  40873a:	f001 f8db 	bl	4098f4 <__aeabi_dsub>
  40873e:	4602      	mov	r2, r0
  408740:	460b      	mov	r3, r1
  408742:	e9c8 2300 	strd	r2, r3, [r8]
  408746:	4620      	mov	r0, r4
  408748:	4629      	mov	r1, r5
  40874a:	f001 f8d3 	bl	4098f4 <__aeabi_dsub>
  40874e:	a37a      	add	r3, pc, #488	; (adr r3, 408938 <__ieee754_rem_pio2+0x240>)
  408750:	e9d3 2300 	ldrd	r2, r3, [r3]
  408754:	f001 f8ce 	bl	4098f4 <__aeabi_dsub>
  408758:	2701      	movs	r7, #1
  40875a:	e9c8 0102 	strd	r0, r1, [r8, #8]
  40875e:	4638      	mov	r0, r7
  408760:	b011      	add	sp, #68	; 0x44
  408762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408766:	4b7f      	ldr	r3, [pc, #508]	; (408964 <__ieee754_rem_pio2+0x26c>)
  408768:	429e      	cmp	r6, r3
  40876a:	f340 8085 	ble.w	408878 <__ieee754_rem_pio2+0x180>
  40876e:	4b7e      	ldr	r3, [pc, #504]	; (408968 <__ieee754_rem_pio2+0x270>)
  408770:	429e      	cmp	r6, r3
  408772:	dc5a      	bgt.n	40882a <__ieee754_rem_pio2+0x132>
  408774:	ea4f 5926 	mov.w	r9, r6, asr #20
  408778:	f2a9 4916 	subw	r9, r9, #1046	; 0x416
  40877c:	eba6 5509 	sub.w	r5, r6, r9, lsl #20
  408780:	4629      	mov	r1, r5
  408782:	4604      	mov	r4, r0
  408784:	f001 fd04 	bl	40a190 <__aeabi_d2iz>
  408788:	f001 fa02 	bl	409b90 <__aeabi_i2d>
  40878c:	4606      	mov	r6, r0
  40878e:	460f      	mov	r7, r1
  408790:	4602      	mov	r2, r0
  408792:	460b      	mov	r3, r1
  408794:	4620      	mov	r0, r4
  408796:	4629      	mov	r1, r5
  408798:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
  40879c:	f001 f8aa 	bl	4098f4 <__aeabi_dsub>
  4087a0:	2200      	movs	r2, #0
  4087a2:	4b72      	ldr	r3, [pc, #456]	; (40896c <__ieee754_rem_pio2+0x274>)
  4087a4:	f001 fa5a 	bl	409c5c <__aeabi_dmul>
  4087a8:	460f      	mov	r7, r1
  4087aa:	4606      	mov	r6, r0
  4087ac:	f001 fcf0 	bl	40a190 <__aeabi_d2iz>
  4087b0:	f001 f9ee 	bl	409b90 <__aeabi_i2d>
  4087b4:	4602      	mov	r2, r0
  4087b6:	460b      	mov	r3, r1
  4087b8:	4604      	mov	r4, r0
  4087ba:	460d      	mov	r5, r1
  4087bc:	4630      	mov	r0, r6
  4087be:	4639      	mov	r1, r7
  4087c0:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
  4087c4:	f001 f896 	bl	4098f4 <__aeabi_dsub>
  4087c8:	2200      	movs	r2, #0
  4087ca:	4b68      	ldr	r3, [pc, #416]	; (40896c <__ieee754_rem_pio2+0x274>)
  4087cc:	f001 fa46 	bl	409c5c <__aeabi_dmul>
  4087d0:	2200      	movs	r2, #0
  4087d2:	2300      	movs	r3, #0
  4087d4:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
  4087d8:	f001 fca8 	bl	40a12c <__aeabi_dcmpeq>
  4087dc:	2800      	cmp	r0, #0
  4087de:	f000 816d 	beq.w	408abc <__ieee754_rem_pio2+0x3c4>
  4087e2:	2300      	movs	r3, #0
  4087e4:	4620      	mov	r0, r4
  4087e6:	4629      	mov	r1, r5
  4087e8:	2200      	movs	r2, #0
  4087ea:	f001 fc9f 	bl	40a12c <__aeabi_dcmpeq>
  4087ee:	2800      	cmp	r0, #0
  4087f0:	bf14      	ite	ne
  4087f2:	2301      	movne	r3, #1
  4087f4:	2302      	moveq	r3, #2
  4087f6:	485e      	ldr	r0, [pc, #376]	; (408970 <__ieee754_rem_pio2+0x278>)
  4087f8:	2102      	movs	r1, #2
  4087fa:	9001      	str	r0, [sp, #4]
  4087fc:	9100      	str	r1, [sp, #0]
  4087fe:	464a      	mov	r2, r9
  408800:	a80a      	add	r0, sp, #40	; 0x28
  408802:	4641      	mov	r1, r8
  408804:	f000 fabc 	bl	408d80 <__kernel_rem_pio2>
  408808:	f1bb 0f00 	cmp.w	fp, #0
  40880c:	f2c0 8148 	blt.w	408aa0 <__ieee754_rem_pio2+0x3a8>
  408810:	4607      	mov	r7, r0
  408812:	e006      	b.n	408822 <__ieee754_rem_pio2+0x12a>
  408814:	2200      	movs	r2, #0
  408816:	2300      	movs	r3, #0
  408818:	e9c8 4500 	strd	r4, r5, [r8]
  40881c:	e9c8 2302 	strd	r2, r3, [r8, #8]
  408820:	2700      	movs	r7, #0
  408822:	4638      	mov	r0, r7
  408824:	b011      	add	sp, #68	; 0x44
  408826:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40882a:	4602      	mov	r2, r0
  40882c:	460b      	mov	r3, r1
  40882e:	f001 f861 	bl	4098f4 <__aeabi_dsub>
  408832:	2700      	movs	r7, #0
  408834:	e9c8 0102 	strd	r0, r1, [r8, #8]
  408838:	e9c8 0100 	strd	r0, r1, [r8]
  40883c:	e7f1      	b.n	408822 <__ieee754_rem_pio2+0x12a>
  40883e:	a340      	add	r3, pc, #256	; (adr r3, 408940 <__ieee754_rem_pio2+0x248>)
  408840:	e9d3 2300 	ldrd	r2, r3, [r3]
  408844:	f001 f856 	bl	4098f4 <__aeabi_dsub>
  408848:	a33f      	add	r3, pc, #252	; (adr r3, 408948 <__ieee754_rem_pio2+0x250>)
  40884a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40884e:	4604      	mov	r4, r0
  408850:	460d      	mov	r5, r1
  408852:	f001 f84f 	bl	4098f4 <__aeabi_dsub>
  408856:	4602      	mov	r2, r0
  408858:	460b      	mov	r3, r1
  40885a:	e9c8 2300 	strd	r2, r3, [r8]
  40885e:	4620      	mov	r0, r4
  408860:	4629      	mov	r1, r5
  408862:	f001 f847 	bl	4098f4 <__aeabi_dsub>
  408866:	a338      	add	r3, pc, #224	; (adr r3, 408948 <__ieee754_rem_pio2+0x250>)
  408868:	e9d3 2300 	ldrd	r2, r3, [r3]
  40886c:	f001 f842 	bl	4098f4 <__aeabi_dsub>
  408870:	2701      	movs	r7, #1
  408872:	e9c8 0102 	strd	r0, r1, [r8, #8]
  408876:	e7d4      	b.n	408822 <__ieee754_rem_pio2+0x12a>
  408878:	f000 ff1a 	bl	4096b0 <fabs>
  40887c:	a334      	add	r3, pc, #208	; (adr r3, 408950 <__ieee754_rem_pio2+0x258>)
  40887e:	e9d3 2300 	ldrd	r2, r3, [r3]
  408882:	4604      	mov	r4, r0
  408884:	460d      	mov	r5, r1
  408886:	f001 f9e9 	bl	409c5c <__aeabi_dmul>
  40888a:	2200      	movs	r2, #0
  40888c:	4b39      	ldr	r3, [pc, #228]	; (408974 <__ieee754_rem_pio2+0x27c>)
  40888e:	f001 f833 	bl	4098f8 <__adddf3>
  408892:	f001 fc7d 	bl	40a190 <__aeabi_d2iz>
  408896:	4607      	mov	r7, r0
  408898:	f001 f97a 	bl	409b90 <__aeabi_i2d>
  40889c:	a324      	add	r3, pc, #144	; (adr r3, 408930 <__ieee754_rem_pio2+0x238>)
  40889e:	e9d3 2300 	ldrd	r2, r3, [r3]
  4088a2:	e9cd 0106 	strd	r0, r1, [sp, #24]
  4088a6:	f001 f9d9 	bl	409c5c <__aeabi_dmul>
  4088aa:	4602      	mov	r2, r0
  4088ac:	460b      	mov	r3, r1
  4088ae:	4620      	mov	r0, r4
  4088b0:	4629      	mov	r1, r5
  4088b2:	f001 f81f 	bl	4098f4 <__aeabi_dsub>
  4088b6:	a320      	add	r3, pc, #128	; (adr r3, 408938 <__ieee754_rem_pio2+0x240>)
  4088b8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4088bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4088c0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  4088c4:	f001 f9ca 	bl	409c5c <__aeabi_dmul>
  4088c8:	2f1f      	cmp	r7, #31
  4088ca:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4088ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4088d2:	dc53      	bgt.n	40897c <__ieee754_rem_pio2+0x284>
  4088d4:	4b28      	ldr	r3, [pc, #160]	; (408978 <__ieee754_rem_pio2+0x280>)
  4088d6:	1e7a      	subs	r2, r7, #1
  4088d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4088dc:	42b3      	cmp	r3, r6
  4088de:	d04d      	beq.n	40897c <__ieee754_rem_pio2+0x284>
  4088e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4088e4:	f001 f806 	bl	4098f4 <__aeabi_dsub>
  4088e8:	4604      	mov	r4, r0
  4088ea:	460d      	mov	r5, r1
  4088ec:	e9c8 4500 	strd	r4, r5, [r8]
  4088f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4088f4:	4622      	mov	r2, r4
  4088f6:	462b      	mov	r3, r5
  4088f8:	f000 fffc 	bl	4098f4 <__aeabi_dsub>
  4088fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  408900:	f000 fff8 	bl	4098f4 <__aeabi_dsub>
  408904:	f1bb 0f00 	cmp.w	fp, #0
  408908:	e9c8 0102 	strd	r0, r1, [r8, #8]
  40890c:	da89      	bge.n	408822 <__ieee754_rem_pio2+0x12a>
  40890e:	4626      	mov	r6, r4
  408910:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
  408914:	f105 4400 	add.w	r4, r5, #2147483648	; 0x80000000
  408918:	427f      	negs	r7, r7
  40891a:	f8c8 6000 	str.w	r6, [r8]
  40891e:	f8c8 4004 	str.w	r4, [r8, #4]
  408922:	f8c8 0008 	str.w	r0, [r8, #8]
  408926:	f8c8 300c 	str.w	r3, [r8, #12]
  40892a:	e77a      	b.n	408822 <__ieee754_rem_pio2+0x12a>
  40892c:	f3af 8000 	nop.w
  408930:	54400000 	.word	0x54400000
  408934:	3ff921fb 	.word	0x3ff921fb
  408938:	1a626331 	.word	0x1a626331
  40893c:	3dd0b461 	.word	0x3dd0b461
  408940:	1a600000 	.word	0x1a600000
  408944:	3dd0b461 	.word	0x3dd0b461
  408948:	2e037073 	.word	0x2e037073
  40894c:	3ba3198a 	.word	0x3ba3198a
  408950:	6dc9c883 	.word	0x6dc9c883
  408954:	3fe45f30 	.word	0x3fe45f30
  408958:	3fe921fb 	.word	0x3fe921fb
  40895c:	4002d97b 	.word	0x4002d97b
  408960:	3ff921fb 	.word	0x3ff921fb
  408964:	413921fb 	.word	0x413921fb
  408968:	7fefffff 	.word	0x7fefffff
  40896c:	41700000 	.word	0x41700000
  408970:	00412c44 	.word	0x00412c44
  408974:	3fe00000 	.word	0x3fe00000
  408978:	00412bc4 	.word	0x00412bc4
  40897c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  408980:	f000 ffb8 	bl	4098f4 <__aeabi_dsub>
  408984:	1536      	asrs	r6, r6, #20
  408986:	f3c1 530a 	ubfx	r3, r1, #20, #11
  40898a:	1af3      	subs	r3, r6, r3
  40898c:	4604      	mov	r4, r0
  40898e:	460d      	mov	r5, r1
  408990:	2b10      	cmp	r3, #16
  408992:	e9c8 4500 	strd	r4, r5, [r8]
  408996:	ddab      	ble.n	4088f0 <__ieee754_rem_pio2+0x1f8>
  408998:	a35b      	add	r3, pc, #364	; (adr r3, 408b08 <__ieee754_rem_pio2+0x410>)
  40899a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40899e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  4089a2:	f001 f95b 	bl	409c5c <__aeabi_dmul>
  4089a6:	4604      	mov	r4, r0
  4089a8:	460d      	mov	r5, r1
  4089aa:	4622      	mov	r2, r4
  4089ac:	462b      	mov	r3, r5
  4089ae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4089b2:	f000 ff9f 	bl	4098f4 <__aeabi_dsub>
  4089b6:	e9cd 0108 	strd	r0, r1, [sp, #32]
  4089ba:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  4089be:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4089c2:	f000 ff97 	bl	4098f4 <__aeabi_dsub>
  4089c6:	4622      	mov	r2, r4
  4089c8:	462b      	mov	r3, r5
  4089ca:	f000 ff93 	bl	4098f4 <__aeabi_dsub>
  4089ce:	a350      	add	r3, pc, #320	; (adr r3, 408b10 <__ieee754_rem_pio2+0x418>)
  4089d0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4089d4:	4604      	mov	r4, r0
  4089d6:	460d      	mov	r5, r1
  4089d8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  4089dc:	f001 f93e 	bl	409c5c <__aeabi_dmul>
  4089e0:	4622      	mov	r2, r4
  4089e2:	462b      	mov	r3, r5
  4089e4:	f000 ff86 	bl	4098f4 <__aeabi_dsub>
  4089e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4089ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  4089f0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4089f4:	f000 ff7e 	bl	4098f4 <__aeabi_dsub>
  4089f8:	f3c1 530a 	ubfx	r3, r1, #20, #11
  4089fc:	1af6      	subs	r6, r6, r3
  4089fe:	4604      	mov	r4, r0
  408a00:	460d      	mov	r5, r1
  408a02:	2e31      	cmp	r6, #49	; 0x31
  408a04:	e9c8 4500 	strd	r4, r5, [r8]
  408a08:	dd78      	ble.n	408afc <__ieee754_rem_pio2+0x404>
  408a0a:	a343      	add	r3, pc, #268	; (adr r3, 408b18 <__ieee754_rem_pio2+0x420>)
  408a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
  408a10:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  408a14:	f001 f922 	bl	409c5c <__aeabi_dmul>
  408a18:	4604      	mov	r4, r0
  408a1a:	460d      	mov	r5, r1
  408a1c:	4622      	mov	r2, r4
  408a1e:	462b      	mov	r3, r5
  408a20:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  408a24:	f000 ff66 	bl	4098f4 <__aeabi_dsub>
  408a28:	e9cd 0102 	strd	r0, r1, [sp, #8]
  408a2c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  408a30:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  408a34:	f000 ff5e 	bl	4098f4 <__aeabi_dsub>
  408a38:	4622      	mov	r2, r4
  408a3a:	462b      	mov	r3, r5
  408a3c:	f000 ff5a 	bl	4098f4 <__aeabi_dsub>
  408a40:	a337      	add	r3, pc, #220	; (adr r3, 408b20 <__ieee754_rem_pio2+0x428>)
  408a42:	e9d3 2300 	ldrd	r2, r3, [r3]
  408a46:	4604      	mov	r4, r0
  408a48:	460d      	mov	r5, r1
  408a4a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
  408a4e:	f001 f905 	bl	409c5c <__aeabi_dmul>
  408a52:	4622      	mov	r2, r4
  408a54:	462b      	mov	r3, r5
  408a56:	f000 ff4d 	bl	4098f4 <__aeabi_dsub>
  408a5a:	e9cd 0104 	strd	r0, r1, [sp, #16]
  408a5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  408a62:	e73d      	b.n	4088e0 <__ieee754_rem_pio2+0x1e8>
  408a64:	f000 ff48 	bl	4098f8 <__adddf3>
  408a68:	4b31      	ldr	r3, [pc, #196]	; (408b30 <__ieee754_rem_pio2+0x438>)
  408a6a:	4604      	mov	r4, r0
  408a6c:	429e      	cmp	r6, r3
  408a6e:	460d      	mov	r5, r1
  408a70:	d026      	beq.n	408ac0 <__ieee754_rem_pio2+0x3c8>
  408a72:	a32d      	add	r3, pc, #180	; (adr r3, 408b28 <__ieee754_rem_pio2+0x430>)
  408a74:	e9d3 2300 	ldrd	r2, r3, [r3]
  408a78:	f000 ff3e 	bl	4098f8 <__adddf3>
  408a7c:	4602      	mov	r2, r0
  408a7e:	460b      	mov	r3, r1
  408a80:	e9c8 2300 	strd	r2, r3, [r8]
  408a84:	4620      	mov	r0, r4
  408a86:	4629      	mov	r1, r5
  408a88:	f000 ff34 	bl	4098f4 <__aeabi_dsub>
  408a8c:	a326      	add	r3, pc, #152	; (adr r3, 408b28 <__ieee754_rem_pio2+0x430>)
  408a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
  408a92:	f000 ff31 	bl	4098f8 <__adddf3>
  408a96:	f04f 37ff 	mov.w	r7, #4294967295
  408a9a:	e9c8 0102 	strd	r0, r1, [r8, #8]
  408a9e:	e6c0      	b.n	408822 <__ieee754_rem_pio2+0x12a>
  408aa0:	f8d8 2004 	ldr.w	r2, [r8, #4]
  408aa4:	f8d8 300c 	ldr.w	r3, [r8, #12]
  408aa8:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  408aac:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
  408ab0:	4247      	negs	r7, r0
  408ab2:	f8c8 2004 	str.w	r2, [r8, #4]
  408ab6:	f8c8 300c 	str.w	r3, [r8, #12]
  408aba:	e6b2      	b.n	408822 <__ieee754_rem_pio2+0x12a>
  408abc:	2303      	movs	r3, #3
  408abe:	e69a      	b.n	4087f6 <__ieee754_rem_pio2+0xfe>
  408ac0:	a311      	add	r3, pc, #68	; (adr r3, 408b08 <__ieee754_rem_pio2+0x410>)
  408ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
  408ac6:	f000 ff17 	bl	4098f8 <__adddf3>
  408aca:	a311      	add	r3, pc, #68	; (adr r3, 408b10 <__ieee754_rem_pio2+0x418>)
  408acc:	e9d3 2300 	ldrd	r2, r3, [r3]
  408ad0:	4604      	mov	r4, r0
  408ad2:	460d      	mov	r5, r1
  408ad4:	f000 ff10 	bl	4098f8 <__adddf3>
  408ad8:	4602      	mov	r2, r0
  408ada:	460b      	mov	r3, r1
  408adc:	e9c8 2300 	strd	r2, r3, [r8]
  408ae0:	4620      	mov	r0, r4
  408ae2:	4629      	mov	r1, r5
  408ae4:	f000 ff06 	bl	4098f4 <__aeabi_dsub>
  408ae8:	a309      	add	r3, pc, #36	; (adr r3, 408b10 <__ieee754_rem_pio2+0x418>)
  408aea:	e9d3 2300 	ldrd	r2, r3, [r3]
  408aee:	f000 ff03 	bl	4098f8 <__adddf3>
  408af2:	f04f 37ff 	mov.w	r7, #4294967295
  408af6:	e9c8 0102 	strd	r0, r1, [r8, #8]
  408afa:	e692      	b.n	408822 <__ieee754_rem_pio2+0x12a>
  408afc:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  408b00:	e9cd 2302 	strd	r2, r3, [sp, #8]
  408b04:	e6f4      	b.n	4088f0 <__ieee754_rem_pio2+0x1f8>
  408b06:	bf00      	nop
  408b08:	1a600000 	.word	0x1a600000
  408b0c:	3dd0b461 	.word	0x3dd0b461
  408b10:	2e037073 	.word	0x2e037073
  408b14:	3ba3198a 	.word	0x3ba3198a
  408b18:	2e000000 	.word	0x2e000000
  408b1c:	3ba3198a 	.word	0x3ba3198a
  408b20:	252049c1 	.word	0x252049c1
  408b24:	397b839a 	.word	0x397b839a
  408b28:	1a626331 	.word	0x1a626331
  408b2c:	3dd0b461 	.word	0x3dd0b461
  408b30:	3ff921fb 	.word	0x3ff921fb
  408b34:	f3af 8000 	nop.w

00408b38 <__kernel_cos>:
  408b38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408b3c:	f021 4900 	bic.w	r9, r1, #2147483648	; 0x80000000
  408b40:	f1b9 5f79 	cmp.w	r9, #1044381696	; 0x3e400000
  408b44:	b085      	sub	sp, #20
  408b46:	4606      	mov	r6, r0
  408b48:	460f      	mov	r7, r1
  408b4a:	4692      	mov	sl, r2
  408b4c:	469b      	mov	fp, r3
  408b4e:	da6b      	bge.n	408c28 <__kernel_cos+0xf0>
  408b50:	f001 fb1e 	bl	40a190 <__aeabi_d2iz>
  408b54:	2800      	cmp	r0, #0
  408b56:	f000 80ea 	beq.w	408d2e <__kernel_cos+0x1f6>
  408b5a:	4632      	mov	r2, r6
  408b5c:	463b      	mov	r3, r7
  408b5e:	4630      	mov	r0, r6
  408b60:	4639      	mov	r1, r7
  408b62:	f001 f87b 	bl	409c5c <__aeabi_dmul>
  408b66:	a374      	add	r3, pc, #464	; (adr r3, 408d38 <__kernel_cos+0x200>)
  408b68:	e9d3 2300 	ldrd	r2, r3, [r3]
  408b6c:	4604      	mov	r4, r0
  408b6e:	460d      	mov	r5, r1
  408b70:	f001 f874 	bl	409c5c <__aeabi_dmul>
  408b74:	a372      	add	r3, pc, #456	; (adr r3, 408d40 <__kernel_cos+0x208>)
  408b76:	e9d3 2300 	ldrd	r2, r3, [r3]
  408b7a:	f000 febd 	bl	4098f8 <__adddf3>
  408b7e:	4622      	mov	r2, r4
  408b80:	462b      	mov	r3, r5
  408b82:	f001 f86b 	bl	409c5c <__aeabi_dmul>
  408b86:	a370      	add	r3, pc, #448	; (adr r3, 408d48 <__kernel_cos+0x210>)
  408b88:	e9d3 2300 	ldrd	r2, r3, [r3]
  408b8c:	f000 feb2 	bl	4098f4 <__aeabi_dsub>
  408b90:	4622      	mov	r2, r4
  408b92:	462b      	mov	r3, r5
  408b94:	f001 f862 	bl	409c5c <__aeabi_dmul>
  408b98:	a36d      	add	r3, pc, #436	; (adr r3, 408d50 <__kernel_cos+0x218>)
  408b9a:	e9d3 2300 	ldrd	r2, r3, [r3]
  408b9e:	f000 feab 	bl	4098f8 <__adddf3>
  408ba2:	4622      	mov	r2, r4
  408ba4:	462b      	mov	r3, r5
  408ba6:	f001 f859 	bl	409c5c <__aeabi_dmul>
  408baa:	a36b      	add	r3, pc, #428	; (adr r3, 408d58 <__kernel_cos+0x220>)
  408bac:	e9d3 2300 	ldrd	r2, r3, [r3]
  408bb0:	f000 fea0 	bl	4098f4 <__aeabi_dsub>
  408bb4:	4622      	mov	r2, r4
  408bb6:	462b      	mov	r3, r5
  408bb8:	f001 f850 	bl	409c5c <__aeabi_dmul>
  408bbc:	a368      	add	r3, pc, #416	; (adr r3, 408d60 <__kernel_cos+0x228>)
  408bbe:	e9d3 2300 	ldrd	r2, r3, [r3]
  408bc2:	f000 fe99 	bl	4098f8 <__adddf3>
  408bc6:	4622      	mov	r2, r4
  408bc8:	462b      	mov	r3, r5
  408bca:	f001 f847 	bl	409c5c <__aeabi_dmul>
  408bce:	e9cd 0100 	strd	r0, r1, [sp]
  408bd2:	4620      	mov	r0, r4
  408bd4:	4629      	mov	r1, r5
  408bd6:	2200      	movs	r2, #0
  408bd8:	4b63      	ldr	r3, [pc, #396]	; (408d68 <__kernel_cos+0x230>)
  408bda:	f001 f83f 	bl	409c5c <__aeabi_dmul>
  408bde:	e9dd 2300 	ldrd	r2, r3, [sp]
  408be2:	4680      	mov	r8, r0
  408be4:	4689      	mov	r9, r1
  408be6:	4620      	mov	r0, r4
  408be8:	4629      	mov	r1, r5
  408bea:	f001 f837 	bl	409c5c <__aeabi_dmul>
  408bee:	4652      	mov	r2, sl
  408bf0:	4604      	mov	r4, r0
  408bf2:	460d      	mov	r5, r1
  408bf4:	465b      	mov	r3, fp
  408bf6:	4630      	mov	r0, r6
  408bf8:	4639      	mov	r1, r7
  408bfa:	f001 f82f 	bl	409c5c <__aeabi_dmul>
  408bfe:	4602      	mov	r2, r0
  408c00:	460b      	mov	r3, r1
  408c02:	4620      	mov	r0, r4
  408c04:	4629      	mov	r1, r5
  408c06:	f000 fe75 	bl	4098f4 <__aeabi_dsub>
  408c0a:	4602      	mov	r2, r0
  408c0c:	460b      	mov	r3, r1
  408c0e:	4640      	mov	r0, r8
  408c10:	4649      	mov	r1, r9
  408c12:	f000 fe6f 	bl	4098f4 <__aeabi_dsub>
  408c16:	4602      	mov	r2, r0
  408c18:	460b      	mov	r3, r1
  408c1a:	2000      	movs	r0, #0
  408c1c:	4953      	ldr	r1, [pc, #332]	; (408d6c <__kernel_cos+0x234>)
  408c1e:	f000 fe69 	bl	4098f4 <__aeabi_dsub>
  408c22:	b005      	add	sp, #20
  408c24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408c28:	4602      	mov	r2, r0
  408c2a:	460b      	mov	r3, r1
  408c2c:	f001 f816 	bl	409c5c <__aeabi_dmul>
  408c30:	a341      	add	r3, pc, #260	; (adr r3, 408d38 <__kernel_cos+0x200>)
  408c32:	e9d3 2300 	ldrd	r2, r3, [r3]
  408c36:	4604      	mov	r4, r0
  408c38:	460d      	mov	r5, r1
  408c3a:	f001 f80f 	bl	409c5c <__aeabi_dmul>
  408c3e:	a340      	add	r3, pc, #256	; (adr r3, 408d40 <__kernel_cos+0x208>)
  408c40:	e9d3 2300 	ldrd	r2, r3, [r3]
  408c44:	f000 fe58 	bl	4098f8 <__adddf3>
  408c48:	4622      	mov	r2, r4
  408c4a:	462b      	mov	r3, r5
  408c4c:	f001 f806 	bl	409c5c <__aeabi_dmul>
  408c50:	a33d      	add	r3, pc, #244	; (adr r3, 408d48 <__kernel_cos+0x210>)
  408c52:	e9d3 2300 	ldrd	r2, r3, [r3]
  408c56:	f000 fe4d 	bl	4098f4 <__aeabi_dsub>
  408c5a:	4622      	mov	r2, r4
  408c5c:	462b      	mov	r3, r5
  408c5e:	f000 fffd 	bl	409c5c <__aeabi_dmul>
  408c62:	a33b      	add	r3, pc, #236	; (adr r3, 408d50 <__kernel_cos+0x218>)
  408c64:	e9d3 2300 	ldrd	r2, r3, [r3]
  408c68:	f000 fe46 	bl	4098f8 <__adddf3>
  408c6c:	4622      	mov	r2, r4
  408c6e:	462b      	mov	r3, r5
  408c70:	f000 fff4 	bl	409c5c <__aeabi_dmul>
  408c74:	a338      	add	r3, pc, #224	; (adr r3, 408d58 <__kernel_cos+0x220>)
  408c76:	e9d3 2300 	ldrd	r2, r3, [r3]
  408c7a:	f000 fe3b 	bl	4098f4 <__aeabi_dsub>
  408c7e:	4622      	mov	r2, r4
  408c80:	462b      	mov	r3, r5
  408c82:	f000 ffeb 	bl	409c5c <__aeabi_dmul>
  408c86:	a336      	add	r3, pc, #216	; (adr r3, 408d60 <__kernel_cos+0x228>)
  408c88:	e9d3 2300 	ldrd	r2, r3, [r3]
  408c8c:	f000 fe34 	bl	4098f8 <__adddf3>
  408c90:	462b      	mov	r3, r5
  408c92:	4622      	mov	r2, r4
  408c94:	f000 ffe2 	bl	409c5c <__aeabi_dmul>
  408c98:	4b35      	ldr	r3, [pc, #212]	; (408d70 <__kernel_cos+0x238>)
  408c9a:	e9cd 0100 	strd	r0, r1, [sp]
  408c9e:	4599      	cmp	r9, r3
  408ca0:	dd97      	ble.n	408bd2 <__kernel_cos+0x9a>
  408ca2:	4b34      	ldr	r3, [pc, #208]	; (408d74 <__kernel_cos+0x23c>)
  408ca4:	2200      	movs	r2, #0
  408ca6:	4599      	cmp	r9, r3
  408ca8:	dc39      	bgt.n	408d1e <__kernel_cos+0x1e6>
  408caa:	f5a9 1300 	sub.w	r3, r9, #2097152	; 0x200000
  408cae:	2200      	movs	r2, #0
  408cb0:	2000      	movs	r0, #0
  408cb2:	492e      	ldr	r1, [pc, #184]	; (408d6c <__kernel_cos+0x234>)
  408cb4:	4690      	mov	r8, r2
  408cb6:	4699      	mov	r9, r3
  408cb8:	f000 fe1c 	bl	4098f4 <__aeabi_dsub>
  408cbc:	e9cd 0102 	strd	r0, r1, [sp, #8]
  408cc0:	4620      	mov	r0, r4
  408cc2:	4629      	mov	r1, r5
  408cc4:	2200      	movs	r2, #0
  408cc6:	4b28      	ldr	r3, [pc, #160]	; (408d68 <__kernel_cos+0x230>)
  408cc8:	f000 ffc8 	bl	409c5c <__aeabi_dmul>
  408ccc:	4642      	mov	r2, r8
  408cce:	464b      	mov	r3, r9
  408cd0:	f000 fe10 	bl	4098f4 <__aeabi_dsub>
  408cd4:	e9dd 2300 	ldrd	r2, r3, [sp]
  408cd8:	4680      	mov	r8, r0
  408cda:	4689      	mov	r9, r1
  408cdc:	4620      	mov	r0, r4
  408cde:	4629      	mov	r1, r5
  408ce0:	f000 ffbc 	bl	409c5c <__aeabi_dmul>
  408ce4:	4652      	mov	r2, sl
  408ce6:	4604      	mov	r4, r0
  408ce8:	460d      	mov	r5, r1
  408cea:	465b      	mov	r3, fp
  408cec:	4630      	mov	r0, r6
  408cee:	4639      	mov	r1, r7
  408cf0:	f000 ffb4 	bl	409c5c <__aeabi_dmul>
  408cf4:	4602      	mov	r2, r0
  408cf6:	460b      	mov	r3, r1
  408cf8:	4620      	mov	r0, r4
  408cfa:	4629      	mov	r1, r5
  408cfc:	f000 fdfa 	bl	4098f4 <__aeabi_dsub>
  408d00:	4602      	mov	r2, r0
  408d02:	460b      	mov	r3, r1
  408d04:	4640      	mov	r0, r8
  408d06:	4649      	mov	r1, r9
  408d08:	f000 fdf4 	bl	4098f4 <__aeabi_dsub>
  408d0c:	4602      	mov	r2, r0
  408d0e:	460b      	mov	r3, r1
  408d10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  408d14:	f000 fdee 	bl	4098f4 <__aeabi_dsub>
  408d18:	b005      	add	sp, #20
  408d1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408d1e:	4b16      	ldr	r3, [pc, #88]	; (408d78 <__kernel_cos+0x240>)
  408d20:	f04f 0800 	mov.w	r8, #0
  408d24:	e9cd 2302 	strd	r2, r3, [sp, #8]
  408d28:	f8df 9050 	ldr.w	r9, [pc, #80]	; 408d7c <__kernel_cos+0x244>
  408d2c:	e7c8      	b.n	408cc0 <__kernel_cos+0x188>
  408d2e:	490f      	ldr	r1, [pc, #60]	; (408d6c <__kernel_cos+0x234>)
  408d30:	2000      	movs	r0, #0
  408d32:	b005      	add	sp, #20
  408d34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408d38:	be8838d4 	.word	0xbe8838d4
  408d3c:	bda8fae9 	.word	0xbda8fae9
  408d40:	bdb4b1c4 	.word	0xbdb4b1c4
  408d44:	3e21ee9e 	.word	0x3e21ee9e
  408d48:	809c52ad 	.word	0x809c52ad
  408d4c:	3e927e4f 	.word	0x3e927e4f
  408d50:	19cb1590 	.word	0x19cb1590
  408d54:	3efa01a0 	.word	0x3efa01a0
  408d58:	16c15177 	.word	0x16c15177
  408d5c:	3f56c16c 	.word	0x3f56c16c
  408d60:	5555554c 	.word	0x5555554c
  408d64:	3fa55555 	.word	0x3fa55555
  408d68:	3fe00000 	.word	0x3fe00000
  408d6c:	3ff00000 	.word	0x3ff00000
  408d70:	3fd33332 	.word	0x3fd33332
  408d74:	3fe90000 	.word	0x3fe90000
  408d78:	3fe70000 	.word	0x3fe70000
  408d7c:	3fd20000 	.word	0x3fd20000

00408d80 <__kernel_rem_pio2>:
  408d80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408d84:	4d7b      	ldr	r5, [pc, #492]	; (408f74 <__kernel_rem_pio2+0x1f4>)
  408d86:	1ed4      	subs	r4, r2, #3
  408d88:	fb85 6504 	smull	r6, r5, r5, r4
  408d8c:	17e4      	asrs	r4, r4, #31
  408d8e:	ebc4 05a5 	rsb	r5, r4, r5, asr #2
  408d92:	f5ad 7d1d 	sub.w	sp, sp, #628	; 0x274
  408d96:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
  408d9a:	950e      	str	r5, [sp, #56]	; 0x38
  408d9c:	4699      	mov	r9, r3
  408d9e:	4c76      	ldr	r4, [pc, #472]	; (408f78 <__kernel_rem_pio2+0x1f8>)
  408da0:	43eb      	mvns	r3, r5
  408da2:	9da6      	ldr	r5, [sp, #664]	; 0x298
  408da4:	f109 36ff 	add.w	r6, r9, #4294967295
  408da8:	f854 4025 	ldr.w	r4, [r4, r5, lsl #2]
  408dac:	9604      	str	r6, [sp, #16]
  408dae:	940c      	str	r4, [sp, #48]	; 0x30
  408db0:	9007      	str	r0, [sp, #28]
  408db2:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  408db4:	9d04      	ldr	r5, [sp, #16]
  408db6:	980c      	ldr	r0, [sp, #48]	; 0x30
  408db8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  408dbc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  408dc0:	1ba6      	subs	r6, r4, r6
  408dc2:	182c      	adds	r4, r5, r0
  408dc4:	910b      	str	r1, [sp, #44]	; 0x2c
  408dc6:	930a      	str	r3, [sp, #40]	; 0x28
  408dc8:	d417      	bmi.n	408dfa <__kernel_rem_pio2+0x7a>
  408dca:	98a7      	ldr	r0, [sp, #668]	; 0x29c
  408dcc:	4434      	add	r4, r6
  408dce:	3401      	adds	r4, #1
  408dd0:	f10d 0888 	add.w	r8, sp, #136	; 0x88
  408dd4:	eb00 0586 	add.w	r5, r0, r6, lsl #2
  408dd8:	2700      	movs	r7, #0
  408dda:	e009      	b.n	408df0 <__kernel_rem_pio2+0x70>
  408ddc:	59e8      	ldr	r0, [r5, r7]
  408dde:	f000 fed7 	bl	409b90 <__aeabi_i2d>
  408de2:	3601      	adds	r6, #1
  408de4:	42a6      	cmp	r6, r4
  408de6:	e9e8 0102 	strd	r0, r1, [r8, #8]!
  408dea:	f107 0704 	add.w	r7, r7, #4
  408dee:	d004      	beq.n	408dfa <__kernel_rem_pio2+0x7a>
  408df0:	2e00      	cmp	r6, #0
  408df2:	daf3      	bge.n	408ddc <__kernel_rem_pio2+0x5c>
  408df4:	2000      	movs	r0, #0
  408df6:	2100      	movs	r1, #0
  408df8:	e7f3      	b.n	408de2 <__kernel_rem_pio2+0x62>
  408dfa:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  408dfc:	2c00      	cmp	r4, #0
  408dfe:	db2d      	blt.n	408e5c <__kernel_rem_pio2+0xdc>
  408e00:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  408e02:	ae74      	add	r6, sp, #464	; 0x1d0
  408e04:	eb06 0bc5 	add.w	fp, r6, r5, lsl #3
  408e08:	a824      	add	r0, sp, #144	; 0x90
  408e0a:	eb00 0ac9 	add.w	sl, r0, r9, lsl #3
  408e0e:	f50d 78e4 	add.w	r8, sp, #456	; 0x1c8
  408e12:	f8cd b00c 	str.w	fp, [sp, #12]
  408e16:	9c04      	ldr	r4, [sp, #16]
  408e18:	2c00      	cmp	r4, #0
  408e1a:	f2c0 8195 	blt.w	409148 <__kernel_rem_pio2+0x3c8>
  408e1e:	9d07      	ldr	r5, [sp, #28]
  408e20:	4657      	mov	r7, sl
  408e22:	f1a5 0b08 	sub.w	fp, r5, #8
  408e26:	2400      	movs	r4, #0
  408e28:	2500      	movs	r5, #0
  408e2a:	2600      	movs	r6, #0
  408e2c:	e977 2302 	ldrd	r2, r3, [r7, #-8]!
  408e30:	e9fb 0102 	ldrd	r0, r1, [fp, #8]!
  408e34:	f000 ff12 	bl	409c5c <__aeabi_dmul>
  408e38:	4602      	mov	r2, r0
  408e3a:	460b      	mov	r3, r1
  408e3c:	4620      	mov	r0, r4
  408e3e:	4629      	mov	r1, r5
  408e40:	f000 fd5a 	bl	4098f8 <__adddf3>
  408e44:	3601      	adds	r6, #1
  408e46:	454e      	cmp	r6, r9
  408e48:	4604      	mov	r4, r0
  408e4a:	460d      	mov	r5, r1
  408e4c:	d1ee      	bne.n	408e2c <__kernel_rem_pio2+0xac>
  408e4e:	e9e8 4502 	strd	r4, r5, [r8, #8]!
  408e52:	9c03      	ldr	r4, [sp, #12]
  408e54:	f10a 0a08 	add.w	sl, sl, #8
  408e58:	45a0      	cmp	r8, r4
  408e5a:	d1dc      	bne.n	408e16 <__kernel_rem_pio2+0x96>
  408e5c:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  408e5e:	ac10      	add	r4, sp, #64	; 0x40
  408e60:	eb04 0685 	add.w	r6, r4, r5, lsl #2
  408e64:	9402      	str	r4, [sp, #8]
  408e66:	960f      	str	r6, [sp, #60]	; 0x3c
  408e68:	9503      	str	r5, [sp, #12]
  408e6a:	9e03      	ldr	r6, [sp, #12]
  408e6c:	ab9c      	add	r3, sp, #624	; 0x270
  408e6e:	00f6      	lsls	r6, r6, #3
  408e70:	4433      	add	r3, r6
  408e72:	9606      	str	r6, [sp, #24]
  408e74:	9e03      	ldr	r6, [sp, #12]
  408e76:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
  408e7a:	2e00      	cmp	r6, #0
  408e7c:	dd2e      	ble.n	408edc <__kernel_rem_pio2+0x15c>
  408e7e:	9e06      	ldr	r6, [sp, #24]
  408e80:	f50d 7ae8 	add.w	sl, sp, #464	; 0x1d0
  408e84:	44b2      	add	sl, r6
  408e86:	9e03      	ldr	r6, [sp, #12]
  408e88:	f10d 0b3c 	add.w	fp, sp, #60	; 0x3c
  408e8c:	eb0b 0b86 	add.w	fp, fp, r6, lsl #2
  408e90:	f10d 083c 	add.w	r8, sp, #60	; 0x3c
  408e94:	2200      	movs	r2, #0
  408e96:	4b39      	ldr	r3, [pc, #228]	; (408f7c <__kernel_rem_pio2+0x1fc>)
  408e98:	4620      	mov	r0, r4
  408e9a:	4629      	mov	r1, r5
  408e9c:	f000 fede 	bl	409c5c <__aeabi_dmul>
  408ea0:	f001 f976 	bl	40a190 <__aeabi_d2iz>
  408ea4:	f000 fe74 	bl	409b90 <__aeabi_i2d>
  408ea8:	2200      	movs	r2, #0
  408eaa:	4b35      	ldr	r3, [pc, #212]	; (408f80 <__kernel_rem_pio2+0x200>)
  408eac:	4606      	mov	r6, r0
  408eae:	460f      	mov	r7, r1
  408eb0:	f000 fed4 	bl	409c5c <__aeabi_dmul>
  408eb4:	4602      	mov	r2, r0
  408eb6:	460b      	mov	r3, r1
  408eb8:	4620      	mov	r0, r4
  408eba:	4629      	mov	r1, r5
  408ebc:	f000 fd1a 	bl	4098f4 <__aeabi_dsub>
  408ec0:	f001 f966 	bl	40a190 <__aeabi_d2iz>
  408ec4:	4632      	mov	r2, r6
  408ec6:	f848 0f04 	str.w	r0, [r8, #4]!
  408eca:	463b      	mov	r3, r7
  408ecc:	e97a 0102 	ldrd	r0, r1, [sl, #-8]!
  408ed0:	f000 fd12 	bl	4098f8 <__adddf3>
  408ed4:	45d8      	cmp	r8, fp
  408ed6:	4604      	mov	r4, r0
  408ed8:	460d      	mov	r5, r1
  408eda:	d1db      	bne.n	408e94 <__kernel_rem_pio2+0x114>
  408edc:	4620      	mov	r0, r4
  408ede:	4629      	mov	r1, r5
  408ee0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  408ee2:	f000 fc79 	bl	4097d8 <scalbn>
  408ee6:	2200      	movs	r2, #0
  408ee8:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
  408eec:	4604      	mov	r4, r0
  408eee:	460d      	mov	r5, r1
  408ef0:	f000 feb4 	bl	409c5c <__aeabi_dmul>
  408ef4:	f000 fbe0 	bl	4096b8 <floor>
  408ef8:	2200      	movs	r2, #0
  408efa:	4b22      	ldr	r3, [pc, #136]	; (408f84 <__kernel_rem_pio2+0x204>)
  408efc:	f000 feae 	bl	409c5c <__aeabi_dmul>
  408f00:	4602      	mov	r2, r0
  408f02:	460b      	mov	r3, r1
  408f04:	4620      	mov	r0, r4
  408f06:	4629      	mov	r1, r5
  408f08:	f000 fcf4 	bl	4098f4 <__aeabi_dsub>
  408f0c:	4604      	mov	r4, r0
  408f0e:	460d      	mov	r5, r1
  408f10:	f001 f93e 	bl	40a190 <__aeabi_d2iz>
  408f14:	4682      	mov	sl, r0
  408f16:	f000 fe3b 	bl	409b90 <__aeabi_i2d>
  408f1a:	4602      	mov	r2, r0
  408f1c:	460b      	mov	r3, r1
  408f1e:	4620      	mov	r0, r4
  408f20:	4629      	mov	r1, r5
  408f22:	f000 fce7 	bl	4098f4 <__aeabi_dsub>
  408f26:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  408f28:	4606      	mov	r6, r0
  408f2a:	2c00      	cmp	r4, #0
  408f2c:	460f      	mov	r7, r1
  408f2e:	f340 80f2 	ble.w	409116 <__kernel_rem_pio2+0x396>
  408f32:	9d03      	ldr	r5, [sp, #12]
  408f34:	a810      	add	r0, sp, #64	; 0x40
  408f36:	1e69      	subs	r1, r5, #1
  408f38:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
  408f3c:	f1c4 0018 	rsb	r0, r4, #24
  408f40:	fa43 f200 	asr.w	r2, r3, r0
  408f44:	fa02 f000 	lsl.w	r0, r2, r0
  408f48:	f1c4 0517 	rsb	r5, r4, #23
  408f4c:	1a1b      	subs	r3, r3, r0
  408f4e:	fa43 f505 	asr.w	r5, r3, r5
  408f52:	ac10      	add	r4, sp, #64	; 0x40
  408f54:	f844 3021 	str.w	r3, [r4, r1, lsl #2]
  408f58:	4492      	add	sl, r2
  408f5a:	2d00      	cmp	r5, #0
  408f5c:	dd3e      	ble.n	408fdc <__kernel_rem_pio2+0x25c>
  408f5e:	9c03      	ldr	r4, [sp, #12]
  408f60:	f10a 0a01 	add.w	sl, sl, #1
  408f64:	2c00      	cmp	r4, #0
  408f66:	f340 80f9 	ble.w	40915c <__kernel_rem_pio2+0x3dc>
  408f6a:	ab10      	add	r3, sp, #64	; 0x40
  408f6c:	eb03 0184 	add.w	r1, r3, r4, lsl #2
  408f70:	2400      	movs	r4, #0
  408f72:	e011      	b.n	408f98 <__kernel_rem_pio2+0x218>
  408f74:	2aaaaaab 	.word	0x2aaaaaab
  408f78:	00412d4c 	.word	0x00412d4c
  408f7c:	3e700000 	.word	0x3e700000
  408f80:	41700000 	.word	0x41700000
  408f84:	40200000 	.word	0x40200000
  408f88:	f1c2 7080 	rsb	r0, r2, #16777216	; 0x1000000
  408f8c:	b112      	cbz	r2, 408f94 <__kernel_rem_pio2+0x214>
  408f8e:	f843 0c04 	str.w	r0, [r3, #-4]
  408f92:	2401      	movs	r4, #1
  408f94:	428b      	cmp	r3, r1
  408f96:	d00d      	beq.n	408fb4 <__kernel_rem_pio2+0x234>
  408f98:	f853 2b04 	ldr.w	r2, [r3], #4
  408f9c:	2c00      	cmp	r4, #0
  408f9e:	d0f3      	beq.n	408f88 <__kernel_rem_pio2+0x208>
  408fa0:	f1c2 12ff 	rsb	r2, r2, #16711935	; 0xff00ff
  408fa4:	f502 427f 	add.w	r2, r2, #65280	; 0xff00
  408fa8:	428b      	cmp	r3, r1
  408faa:	f843 2c04 	str.w	r2, [r3, #-4]
  408fae:	f04f 0401 	mov.w	r4, #1
  408fb2:	d1f1      	bne.n	408f98 <__kernel_rem_pio2+0x218>
  408fb4:	980a      	ldr	r0, [sp, #40]	; 0x28
  408fb6:	2800      	cmp	r0, #0
  408fb8:	dd0d      	ble.n	408fd6 <__kernel_rem_pio2+0x256>
  408fba:	2801      	cmp	r0, #1
  408fbc:	f000 80b3 	beq.w	409126 <__kernel_rem_pio2+0x3a6>
  408fc0:	2802      	cmp	r0, #2
  408fc2:	d108      	bne.n	408fd6 <__kernel_rem_pio2+0x256>
  408fc4:	9903      	ldr	r1, [sp, #12]
  408fc6:	a810      	add	r0, sp, #64	; 0x40
  408fc8:	1e4b      	subs	r3, r1, #1
  408fca:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
  408fce:	f3c2 0215 	ubfx	r2, r2, #0, #22
  408fd2:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
  408fd6:	2d02      	cmp	r5, #2
  408fd8:	f000 8084 	beq.w	4090e4 <__kernel_rem_pio2+0x364>
  408fdc:	4630      	mov	r0, r6
  408fde:	4639      	mov	r1, r7
  408fe0:	2200      	movs	r2, #0
  408fe2:	2300      	movs	r3, #0
  408fe4:	f001 f8a2 	bl	40a12c <__aeabi_dcmpeq>
  408fe8:	2800      	cmp	r0, #0
  408fea:	f000 80b9 	beq.w	409160 <__kernel_rem_pio2+0x3e0>
  408fee:	9c03      	ldr	r4, [sp, #12]
  408ff0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  408ff2:	f104 38ff 	add.w	r8, r4, #4294967295
  408ff6:	4546      	cmp	r6, r8
  408ff8:	dc0d      	bgt.n	409016 <__kernel_rem_pio2+0x296>
  408ffa:	a810      	add	r0, sp, #64	; 0x40
  408ffc:	eb00 0384 	add.w	r3, r0, r4, lsl #2
  409000:	980f      	ldr	r0, [sp, #60]	; 0x3c
  409002:	2200      	movs	r2, #0
  409004:	f853 1d04 	ldr.w	r1, [r3, #-4]!
  409008:	4283      	cmp	r3, r0
  40900a:	ea42 0201 	orr.w	r2, r2, r1
  40900e:	d1f9      	bne.n	409004 <__kernel_rem_pio2+0x284>
  409010:	2a00      	cmp	r2, #0
  409012:	f040 8244 	bne.w	40949e <__kernel_rem_pio2+0x71e>
  409016:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  409018:	ad10      	add	r5, sp, #64	; 0x40
  40901a:	1e62      	subs	r2, r4, #1
  40901c:	f855 3022 	ldr.w	r3, [r5, r2, lsl #2]
  409020:	2b00      	cmp	r3, #0
  409022:	f040 8254 	bne.w	4094ce <__kernel_rem_pio2+0x74e>
  409026:	eb05 0282 	add.w	r2, r5, r2, lsl #2
  40902a:	2301      	movs	r3, #1
  40902c:	f852 1d04 	ldr.w	r1, [r2, #-4]!
  409030:	3301      	adds	r3, #1
  409032:	2900      	cmp	r1, #0
  409034:	d0fa      	beq.n	40902c <__kernel_rem_pio2+0x2ac>
  409036:	9e03      	ldr	r6, [sp, #12]
  409038:	9c03      	ldr	r4, [sp, #12]
  40903a:	441e      	add	r6, r3
  40903c:	1c63      	adds	r3, r4, #1
  40903e:	42b3      	cmp	r3, r6
  409040:	960d      	str	r6, [sp, #52]	; 0x34
  409042:	dc49      	bgt.n	4090d8 <__kernel_rem_pio2+0x358>
  409044:	9d04      	ldr	r5, [sp, #16]
  409046:	9e0e      	ldr	r6, [sp, #56]	; 0x38
  409048:	442b      	add	r3, r5
  40904a:	4621      	mov	r1, r4
  40904c:	4622      	mov	r2, r4
  40904e:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  409050:	4432      	add	r2, r6
  409052:	4449      	add	r1, r9
  409054:	ae24      	add	r6, sp, #144	; 0x90
  409056:	f103 3bff 	add.w	fp, r3, #4294967295
  40905a:	1b2b      	subs	r3, r5, r4
  40905c:	eb06 04c1 	add.w	r4, r6, r1, lsl #3
  409060:	9409      	str	r4, [sp, #36]	; 0x24
  409062:	9da7      	ldr	r5, [sp, #668]	; 0x29c
  409064:	9c06      	ldr	r4, [sp, #24]
  409066:	eb06 0bcb 	add.w	fp, r6, fp, lsl #3
  40906a:	ae74      	add	r6, sp, #464	; 0x1d0
  40906c:	eb05 0282 	add.w	r2, r5, r2, lsl #2
  409070:	00db      	lsls	r3, r3, #3
  409072:	4426      	add	r6, r4
  409074:	9203      	str	r2, [sp, #12]
  409076:	9308      	str	r3, [sp, #32]
  409078:	9606      	str	r6, [sp, #24]
  40907a:	f04f 0800 	mov.w	r8, #0
  40907e:	9d03      	ldr	r5, [sp, #12]
  409080:	f108 0808 	add.w	r8, r8, #8
  409084:	f855 0f04 	ldr.w	r0, [r5, #4]!
  409088:	9503      	str	r5, [sp, #12]
  40908a:	f000 fd81 	bl	409b90 <__aeabi_i2d>
  40908e:	9e04      	ldr	r6, [sp, #16]
  409090:	e9eb 0102 	strd	r0, r1, [fp, #8]!
  409094:	2e00      	cmp	r6, #0
  409096:	db22      	blt.n	4090de <__kernel_rem_pio2+0x35e>
  409098:	9c07      	ldr	r4, [sp, #28]
  40909a:	9f09      	ldr	r7, [sp, #36]	; 0x24
  40909c:	f1a4 0a08 	sub.w	sl, r4, #8
  4090a0:	4447      	add	r7, r8
  4090a2:	2400      	movs	r4, #0
  4090a4:	2500      	movs	r5, #0
  4090a6:	2600      	movs	r6, #0
  4090a8:	e977 2302 	ldrd	r2, r3, [r7, #-8]!
  4090ac:	e9fa 0102 	ldrd	r0, r1, [sl, #8]!
  4090b0:	f000 fdd4 	bl	409c5c <__aeabi_dmul>
  4090b4:	4602      	mov	r2, r0
  4090b6:	460b      	mov	r3, r1
  4090b8:	4620      	mov	r0, r4
  4090ba:	4629      	mov	r1, r5
  4090bc:	f000 fc1c 	bl	4098f8 <__adddf3>
  4090c0:	3601      	adds	r6, #1
  4090c2:	454e      	cmp	r6, r9
  4090c4:	4604      	mov	r4, r0
  4090c6:	460d      	mov	r5, r1
  4090c8:	d1ee      	bne.n	4090a8 <__kernel_rem_pio2+0x328>
  4090ca:	9e06      	ldr	r6, [sp, #24]
  4090cc:	e9e6 4502 	strd	r4, r5, [r6, #8]!
  4090d0:	9c08      	ldr	r4, [sp, #32]
  4090d2:	9606      	str	r6, [sp, #24]
  4090d4:	45a0      	cmp	r8, r4
  4090d6:	d1d2      	bne.n	40907e <__kernel_rem_pio2+0x2fe>
  4090d8:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  4090da:	9503      	str	r5, [sp, #12]
  4090dc:	e6c5      	b.n	408e6a <__kernel_rem_pio2+0xea>
  4090de:	2400      	movs	r4, #0
  4090e0:	2500      	movs	r5, #0
  4090e2:	e7f2      	b.n	4090ca <__kernel_rem_pio2+0x34a>
  4090e4:	4632      	mov	r2, r6
  4090e6:	463b      	mov	r3, r7
  4090e8:	2000      	movs	r0, #0
  4090ea:	4992      	ldr	r1, [pc, #584]	; (409334 <__kernel_rem_pio2+0x5b4>)
  4090ec:	f000 fc02 	bl	4098f4 <__aeabi_dsub>
  4090f0:	4606      	mov	r6, r0
  4090f2:	460f      	mov	r7, r1
  4090f4:	2c00      	cmp	r4, #0
  4090f6:	f43f af71 	beq.w	408fdc <__kernel_rem_pio2+0x25c>
  4090fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4090fc:	2000      	movs	r0, #0
  4090fe:	498d      	ldr	r1, [pc, #564]	; (409334 <__kernel_rem_pio2+0x5b4>)
  409100:	f000 fb6a 	bl	4097d8 <scalbn>
  409104:	4602      	mov	r2, r0
  409106:	460b      	mov	r3, r1
  409108:	4630      	mov	r0, r6
  40910a:	4639      	mov	r1, r7
  40910c:	f000 fbf2 	bl	4098f4 <__aeabi_dsub>
  409110:	4606      	mov	r6, r0
  409112:	460f      	mov	r7, r1
  409114:	e762      	b.n	408fdc <__kernel_rem_pio2+0x25c>
  409116:	d110      	bne.n	40913a <__kernel_rem_pio2+0x3ba>
  409118:	9d03      	ldr	r5, [sp, #12]
  40911a:	a810      	add	r0, sp, #64	; 0x40
  40911c:	1e6b      	subs	r3, r5, #1
  40911e:	f850 5023 	ldr.w	r5, [r0, r3, lsl #2]
  409122:	15ed      	asrs	r5, r5, #23
  409124:	e719      	b.n	408f5a <__kernel_rem_pio2+0x1da>
  409126:	9903      	ldr	r1, [sp, #12]
  409128:	a810      	add	r0, sp, #64	; 0x40
  40912a:	1e4b      	subs	r3, r1, #1
  40912c:	f850 2023 	ldr.w	r2, [r0, r3, lsl #2]
  409130:	f3c2 0216 	ubfx	r2, r2, #0, #23
  409134:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
  409138:	e74d      	b.n	408fd6 <__kernel_rem_pio2+0x256>
  40913a:	2200      	movs	r2, #0
  40913c:	4b7e      	ldr	r3, [pc, #504]	; (409338 <__kernel_rem_pio2+0x5b8>)
  40913e:	f001 f813 	bl	40a168 <__aeabi_dcmpge>
  409142:	b920      	cbnz	r0, 40914e <__kernel_rem_pio2+0x3ce>
  409144:	4605      	mov	r5, r0
  409146:	e749      	b.n	408fdc <__kernel_rem_pio2+0x25c>
  409148:	2400      	movs	r4, #0
  40914a:	2500      	movs	r5, #0
  40914c:	e67f      	b.n	408e4e <__kernel_rem_pio2+0xce>
  40914e:	9c03      	ldr	r4, [sp, #12]
  409150:	2502      	movs	r5, #2
  409152:	2c00      	cmp	r4, #0
  409154:	f10a 0a01 	add.w	sl, sl, #1
  409158:	f73f af07 	bgt.w	408f6a <__kernel_rem_pio2+0x1ea>
  40915c:	2400      	movs	r4, #0
  40915e:	e729      	b.n	408fb4 <__kernel_rem_pio2+0x234>
  409160:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  409162:	4630      	mov	r0, r6
  409164:	4262      	negs	r2, r4
  409166:	4639      	mov	r1, r7
  409168:	9506      	str	r5, [sp, #24]
  40916a:	f8cd a01c 	str.w	sl, [sp, #28]
  40916e:	f000 fb33 	bl	4097d8 <scalbn>
  409172:	2200      	movs	r2, #0
  409174:	4b71      	ldr	r3, [pc, #452]	; (40933c <__kernel_rem_pio2+0x5bc>)
  409176:	4604      	mov	r4, r0
  409178:	460d      	mov	r5, r1
  40917a:	f000 fff5 	bl	40a168 <__aeabi_dcmpge>
  40917e:	2800      	cmp	r0, #0
  409180:	f000 81bb 	beq.w	4094fa <__kernel_rem_pio2+0x77a>
  409184:	2200      	movs	r2, #0
  409186:	4b6e      	ldr	r3, [pc, #440]	; (409340 <__kernel_rem_pio2+0x5c0>)
  409188:	4620      	mov	r0, r4
  40918a:	4629      	mov	r1, r5
  40918c:	f000 fd66 	bl	409c5c <__aeabi_dmul>
  409190:	f000 fffe 	bl	40a190 <__aeabi_d2iz>
  409194:	4606      	mov	r6, r0
  409196:	f000 fcfb 	bl	409b90 <__aeabi_i2d>
  40919a:	2200      	movs	r2, #0
  40919c:	4b67      	ldr	r3, [pc, #412]	; (40933c <__kernel_rem_pio2+0x5bc>)
  40919e:	f000 fd5d 	bl	409c5c <__aeabi_dmul>
  4091a2:	4602      	mov	r2, r0
  4091a4:	460b      	mov	r3, r1
  4091a6:	4620      	mov	r0, r4
  4091a8:	4629      	mov	r1, r5
  4091aa:	f000 fba3 	bl	4098f4 <__aeabi_dsub>
  4091ae:	f000 ffef 	bl	40a190 <__aeabi_d2iz>
  4091b2:	9c03      	ldr	r4, [sp, #12]
  4091b4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4091b6:	a910      	add	r1, sp, #64	; 0x40
  4091b8:	f104 0801 	add.w	r8, r4, #1
  4091bc:	3518      	adds	r5, #24
  4091be:	f841 0024 	str.w	r0, [r1, r4, lsl #2]
  4091c2:	950a      	str	r5, [sp, #40]	; 0x28
  4091c4:	f841 6028 	str.w	r6, [r1, r8, lsl #2]
  4091c8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4091ca:	2000      	movs	r0, #0
  4091cc:	4959      	ldr	r1, [pc, #356]	; (409334 <__kernel_rem_pio2+0x5b4>)
  4091ce:	f000 fb03 	bl	4097d8 <scalbn>
  4091d2:	f1b8 0f00 	cmp.w	r8, #0
  4091d6:	4604      	mov	r4, r0
  4091d8:	460d      	mov	r5, r1
  4091da:	db5a      	blt.n	409292 <__kernel_rem_pio2+0x512>
  4091dc:	f108 0601 	add.w	r6, r8, #1
  4091e0:	a810      	add	r0, sp, #64	; 0x40
  4091e2:	a974      	add	r1, sp, #464	; 0x1d0
  4091e4:	9603      	str	r6, [sp, #12]
  4091e6:	eb00 0786 	add.w	r7, r0, r6, lsl #2
  4091ea:	eb01 06c6 	add.w	r6, r1, r6, lsl #3
  4091ee:	f857 0d04 	ldr.w	r0, [r7, #-4]!
  4091f2:	f000 fccd 	bl	409b90 <__aeabi_i2d>
  4091f6:	4622      	mov	r2, r4
  4091f8:	462b      	mov	r3, r5
  4091fa:	f000 fd2f 	bl	409c5c <__aeabi_dmul>
  4091fe:	2200      	movs	r2, #0
  409200:	e966 0102 	strd	r0, r1, [r6, #-8]!
  409204:	4b4e      	ldr	r3, [pc, #312]	; (409340 <__kernel_rem_pio2+0x5c0>)
  409206:	4620      	mov	r0, r4
  409208:	4629      	mov	r1, r5
  40920a:	f000 fd27 	bl	409c5c <__aeabi_dmul>
  40920e:	9a02      	ldr	r2, [sp, #8]
  409210:	4604      	mov	r4, r0
  409212:	4297      	cmp	r7, r2
  409214:	460d      	mov	r5, r1
  409216:	d1ea      	bne.n	4091ee <__kernel_rem_pio2+0x46e>
  409218:	f108 5b00 	add.w	fp, r8, #536870912	; 0x20000000
  40921c:	f10b 3bff 	add.w	fp, fp, #4294967295
  409220:	ab74      	add	r3, sp, #464	; 0x1d0
  409222:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
  409226:	f8cd 8020 	str.w	r8, [sp, #32]
  40922a:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
  40922e:	eb03 0bcb 	add.w	fp, r3, fp, lsl #3
  409232:	f04f 0900 	mov.w	r9, #0
  409236:	f8cd a010 	str.w	sl, [sp, #16]
  40923a:	f1b8 0f00 	cmp.w	r8, #0
  40923e:	f2c0 8128 	blt.w	409492 <__kernel_rem_pio2+0x712>
  409242:	f8df a100 	ldr.w	sl, [pc, #256]	; 409344 <__kernel_rem_pio2+0x5c4>
  409246:	465f      	mov	r7, fp
  409248:	2400      	movs	r4, #0
  40924a:	2500      	movs	r5, #0
  40924c:	2600      	movs	r6, #0
  40924e:	e001      	b.n	409254 <__kernel_rem_pio2+0x4d4>
  409250:	454e      	cmp	r6, r9
  409252:	dc10      	bgt.n	409276 <__kernel_rem_pio2+0x4f6>
  409254:	e9f7 2302 	ldrd	r2, r3, [r7, #8]!
  409258:	e9fa 0102 	ldrd	r0, r1, [sl, #8]!
  40925c:	f000 fcfe 	bl	409c5c <__aeabi_dmul>
  409260:	4602      	mov	r2, r0
  409262:	460b      	mov	r3, r1
  409264:	4620      	mov	r0, r4
  409266:	4629      	mov	r1, r5
  409268:	f000 fb46 	bl	4098f8 <__adddf3>
  40926c:	3601      	adds	r6, #1
  40926e:	45b0      	cmp	r8, r6
  409270:	4604      	mov	r4, r0
  409272:	460d      	mov	r5, r1
  409274:	daec      	bge.n	409250 <__kernel_rem_pio2+0x4d0>
  409276:	9e04      	ldr	r6, [sp, #16]
  409278:	f1ab 0b08 	sub.w	fp, fp, #8
  40927c:	eb06 03c9 	add.w	r3, r6, r9, lsl #3
  409280:	e9c3 4500 	strd	r4, r5, [r3]
  409284:	9c03      	ldr	r4, [sp, #12]
  409286:	f109 0901 	add.w	r9, r9, #1
  40928a:	45a1      	cmp	r9, r4
  40928c:	d1d5      	bne.n	40923a <__kernel_rem_pio2+0x4ba>
  40928e:	f8dd 8020 	ldr.w	r8, [sp, #32]
  409292:	9da6      	ldr	r5, [sp, #664]	; 0x298
  409294:	2d03      	cmp	r5, #3
  409296:	f200 8097 	bhi.w	4093c8 <__kernel_rem_pio2+0x648>
  40929a:	e8df f015 	tbh	[pc, r5, lsl #1]
  40929e:	00da      	.short	0x00da
  4092a0:	009c009c 	.word	0x009c009c
  4092a4:	0004      	.short	0x0004
  4092a6:	f1b8 0f00 	cmp.w	r8, #0
  4092aa:	f340 8112 	ble.w	4094d2 <__kernel_rem_pio2+0x752>
  4092ae:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
  4092b2:	f108 0301 	add.w	r3, r8, #1
  4092b6:	eb0a 03c3 	add.w	r3, sl, r3, lsl #3
  4092ba:	ea4f 0bc8 	mov.w	fp, r8, lsl #3
  4092be:	9303      	str	r3, [sp, #12]
  4092c0:	4699      	mov	r9, r3
  4092c2:	eb0a 030b 	add.w	r3, sl, fp
  4092c6:	f50d 7c9c 	add.w	ip, sp, #312	; 0x138
  4092ca:	e9d3 6700 	ldrd	r6, r7, [r3]
  4092ce:	e001      	b.n	4092d4 <__kernel_rem_pio2+0x554>
  4092d0:	4626      	mov	r6, r4
  4092d2:	462f      	mov	r7, r5
  4092d4:	e959 4504 	ldrd	r4, r5, [r9, #-16]
  4092d8:	4632      	mov	r2, r6
  4092da:	463b      	mov	r3, r7
  4092dc:	4620      	mov	r0, r4
  4092de:	4629      	mov	r1, r5
  4092e0:	f8cd c004 	str.w	ip, [sp, #4]
  4092e4:	e9cd 4504 	strd	r4, r5, [sp, #16]
  4092e8:	f000 fb06 	bl	4098f8 <__adddf3>
  4092ec:	4604      	mov	r4, r0
  4092ee:	460d      	mov	r5, r1
  4092f0:	4622      	mov	r2, r4
  4092f2:	462b      	mov	r3, r5
  4092f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4092f8:	f000 fafc 	bl	4098f4 <__aeabi_dsub>
  4092fc:	4632      	mov	r2, r6
  4092fe:	463b      	mov	r3, r7
  409300:	f000 fafa 	bl	4098f8 <__adddf3>
  409304:	e969 0102 	strd	r0, r1, [r9, #-8]!
  409308:	f8dd c004 	ldr.w	ip, [sp, #4]
  40930c:	e949 4502 	strd	r4, r5, [r9, #-8]
  409310:	45e1      	cmp	r9, ip
  409312:	d1dd      	bne.n	4092d0 <__kernel_rem_pio2+0x550>
  409314:	f1b8 0f01 	cmp.w	r8, #1
  409318:	f340 810d 	ble.w	409536 <__kernel_rem_pio2+0x7b6>
  40931c:	f8dd c00c 	ldr.w	ip, [sp, #12]
  409320:	eb0a 030b 	add.w	r3, sl, fp
  409324:	f8cd a010 	str.w	sl, [sp, #16]
  409328:	f10a 0b10 	add.w	fp, sl, #16
  40932c:	e9d3 4500 	ldrd	r4, r5, [r3]
  409330:	46e2      	mov	sl, ip
  409332:	e00b      	b.n	40934c <__kernel_rem_pio2+0x5cc>
  409334:	3ff00000 	.word	0x3ff00000
  409338:	3fe00000 	.word	0x3fe00000
  40933c:	41700000 	.word	0x41700000
  409340:	3e700000 	.word	0x3e700000
  409344:	00412d58 	.word	0x00412d58
  409348:	4634      	mov	r4, r6
  40934a:	463d      	mov	r5, r7
  40934c:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
  409350:	4622      	mov	r2, r4
  409352:	462b      	mov	r3, r5
  409354:	4640      	mov	r0, r8
  409356:	4649      	mov	r1, r9
  409358:	f000 face 	bl	4098f8 <__adddf3>
  40935c:	4606      	mov	r6, r0
  40935e:	460f      	mov	r7, r1
  409360:	4632      	mov	r2, r6
  409362:	463b      	mov	r3, r7
  409364:	4640      	mov	r0, r8
  409366:	4649      	mov	r1, r9
  409368:	f000 fac4 	bl	4098f4 <__aeabi_dsub>
  40936c:	4622      	mov	r2, r4
  40936e:	462b      	mov	r3, r5
  409370:	f000 fac2 	bl	4098f8 <__adddf3>
  409374:	e96a 0102 	strd	r0, r1, [sl, #-8]!
  409378:	45da      	cmp	sl, fp
  40937a:	e94a 6702 	strd	r6, r7, [sl, #-8]
  40937e:	d1e3      	bne.n	409348 <__kernel_rem_pio2+0x5c8>
  409380:	f8dd a010 	ldr.w	sl, [sp, #16]
  409384:	9c03      	ldr	r4, [sp, #12]
  409386:	2000      	movs	r0, #0
  409388:	2100      	movs	r1, #0
  40938a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
  40938e:	f000 fab3 	bl	4098f8 <__adddf3>
  409392:	45a3      	cmp	fp, r4
  409394:	d1f9      	bne.n	40938a <__kernel_rem_pio2+0x60a>
  409396:	9d06      	ldr	r5, [sp, #24]
  409398:	2d00      	cmp	r5, #0
  40939a:	f000 80a2 	beq.w	4094e2 <__kernel_rem_pio2+0x762>
  40939e:	f8da 5004 	ldr.w	r5, [sl, #4]
  4093a2:	f8da 400c 	ldr.w	r4, [sl, #12]
  4093a6:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  4093a8:	f8da 2000 	ldr.w	r2, [sl]
  4093ac:	f8da 3008 	ldr.w	r3, [sl, #8]
  4093b0:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
  4093b4:	f104 4400 	add.w	r4, r4, #2147483648	; 0x80000000
  4093b8:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  4093bc:	6075      	str	r5, [r6, #4]
  4093be:	60f4      	str	r4, [r6, #12]
  4093c0:	6032      	str	r2, [r6, #0]
  4093c2:	60b3      	str	r3, [r6, #8]
  4093c4:	6130      	str	r0, [r6, #16]
  4093c6:	6171      	str	r1, [r6, #20]
  4093c8:	9c07      	ldr	r4, [sp, #28]
  4093ca:	f004 0007 	and.w	r0, r4, #7
  4093ce:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  4093d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4093d6:	f1b8 0f00 	cmp.w	r8, #0
  4093da:	f2c0 80a7 	blt.w	40952c <__kernel_rem_pio2+0x7ac>
  4093de:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
  4093e2:	f108 0401 	add.w	r4, r8, #1
  4093e6:	2200      	movs	r2, #0
  4093e8:	2300      	movs	r3, #0
  4093ea:	eb0a 04c4 	add.w	r4, sl, r4, lsl #3
  4093ee:	4610      	mov	r0, r2
  4093f0:	4619      	mov	r1, r3
  4093f2:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
  4093f6:	f000 fa7f 	bl	4098f8 <__adddf3>
  4093fa:	4554      	cmp	r4, sl
  4093fc:	d1f9      	bne.n	4093f2 <__kernel_rem_pio2+0x672>
  4093fe:	4602      	mov	r2, r0
  409400:	460b      	mov	r3, r1
  409402:	9e06      	ldr	r6, [sp, #24]
  409404:	2e00      	cmp	r6, #0
  409406:	d047      	beq.n	409498 <__kernel_rem_pio2+0x718>
  409408:	4610      	mov	r0, r2
  40940a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
  40940e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  409410:	e9c4 0100 	strd	r0, r1, [r4]
  409414:	e9da 0100 	ldrd	r0, r1, [sl]
  409418:	f000 fa6c 	bl	4098f4 <__aeabi_dsub>
  40941c:	f1b8 0f00 	cmp.w	r8, #0
  409420:	dd07      	ble.n	409432 <__kernel_rem_pio2+0x6b2>
  409422:	eb0a 08c8 	add.w	r8, sl, r8, lsl #3
  409426:	e9fa 2302 	ldrd	r2, r3, [sl, #8]!
  40942a:	f000 fa65 	bl	4098f8 <__adddf3>
  40942e:	45c2      	cmp	sl, r8
  409430:	d1f9      	bne.n	409426 <__kernel_rem_pio2+0x6a6>
  409432:	9d06      	ldr	r5, [sp, #24]
  409434:	2d00      	cmp	r5, #0
  409436:	d06a      	beq.n	40950e <__kernel_rem_pio2+0x78e>
  409438:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  40943a:	4602      	mov	r2, r0
  40943c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
  409440:	e9c6 2302 	strd	r2, r3, [r6, #8]
  409444:	9c07      	ldr	r4, [sp, #28]
  409446:	f004 0007 	and.w	r0, r4, #7
  40944a:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  40944e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409452:	f1b8 0f00 	cmp.w	r8, #0
  409456:	db66      	blt.n	409526 <__kernel_rem_pio2+0x7a6>
  409458:	f108 0401 	add.w	r4, r8, #1
  40945c:	ad4c      	add	r5, sp, #304	; 0x130
  40945e:	eb05 04c4 	add.w	r4, r5, r4, lsl #3
  409462:	2000      	movs	r0, #0
  409464:	2100      	movs	r1, #0
  409466:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
  40946a:	f000 fa45 	bl	4098f8 <__adddf3>
  40946e:	42ac      	cmp	r4, r5
  409470:	d1f9      	bne.n	409466 <__kernel_rem_pio2+0x6e6>
  409472:	9c06      	ldr	r4, [sp, #24]
  409474:	2c00      	cmp	r4, #0
  409476:	d050      	beq.n	40951a <__kernel_rem_pio2+0x79a>
  409478:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40947a:	4602      	mov	r2, r0
  40947c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
  409480:	e9c5 2300 	strd	r2, r3, [r5]
  409484:	9c07      	ldr	r4, [sp, #28]
  409486:	f004 0007 	and.w	r0, r4, #7
  40948a:	f50d 7d1d 	add.w	sp, sp, #628	; 0x274
  40948e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409492:	2400      	movs	r4, #0
  409494:	2500      	movs	r5, #0
  409496:	e6ee      	b.n	409276 <__kernel_rem_pio2+0x4f6>
  409498:	4610      	mov	r0, r2
  40949a:	4619      	mov	r1, r3
  40949c:	e7b7      	b.n	40940e <__kernel_rem_pio2+0x68e>
  40949e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  4094a0:	9506      	str	r5, [sp, #24]
  4094a2:	ad10      	add	r5, sp, #64	; 0x40
  4094a4:	f855 3028 	ldr.w	r3, [r5, r8, lsl #2]
  4094a8:	3e18      	subs	r6, #24
  4094aa:	f8cd a01c 	str.w	sl, [sp, #28]
  4094ae:	960a      	str	r6, [sp, #40]	; 0x28
  4094b0:	2b00      	cmp	r3, #0
  4094b2:	f47f ae89 	bne.w	4091c8 <__kernel_rem_pio2+0x448>
  4094b6:	eb05 0388 	add.w	r3, r5, r8, lsl #2
  4094ba:	4632      	mov	r2, r6
  4094bc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
  4094c0:	f108 38ff 	add.w	r8, r8, #4294967295
  4094c4:	3a18      	subs	r2, #24
  4094c6:	2900      	cmp	r1, #0
  4094c8:	d0f8      	beq.n	4094bc <__kernel_rem_pio2+0x73c>
  4094ca:	920a      	str	r2, [sp, #40]	; 0x28
  4094cc:	e67c      	b.n	4091c8 <__kernel_rem_pio2+0x448>
  4094ce:	2301      	movs	r3, #1
  4094d0:	e5b1      	b.n	409036 <__kernel_rem_pio2+0x2b6>
  4094d2:	9d06      	ldr	r5, [sp, #24]
  4094d4:	2000      	movs	r0, #0
  4094d6:	2100      	movs	r1, #0
  4094d8:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
  4094dc:	2d00      	cmp	r5, #0
  4094de:	f47f af5e 	bne.w	40939e <__kernel_rem_pio2+0x61e>
  4094e2:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  4094e4:	e9da 2300 	ldrd	r2, r3, [sl]
  4094e8:	e9c6 0104 	strd	r0, r1, [r6, #16]
  4094ec:	e9da 0102 	ldrd	r0, r1, [sl, #8]
  4094f0:	e9c6 2300 	strd	r2, r3, [r6]
  4094f4:	e9c6 0102 	strd	r0, r1, [r6, #8]
  4094f8:	e766      	b.n	4093c8 <__kernel_rem_pio2+0x648>
  4094fa:	4620      	mov	r0, r4
  4094fc:	4629      	mov	r1, r5
  4094fe:	f000 fe47 	bl	40a190 <__aeabi_d2iz>
  409502:	f8dd 800c 	ldr.w	r8, [sp, #12]
  409506:	aa10      	add	r2, sp, #64	; 0x40
  409508:	f842 0028 	str.w	r0, [r2, r8, lsl #2]
  40950c:	e65c      	b.n	4091c8 <__kernel_rem_pio2+0x448>
  40950e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  409510:	4602      	mov	r2, r0
  409512:	460b      	mov	r3, r1
  409514:	e9c6 2302 	strd	r2, r3, [r6, #8]
  409518:	e794      	b.n	409444 <__kernel_rem_pio2+0x6c4>
  40951a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40951c:	4602      	mov	r2, r0
  40951e:	460b      	mov	r3, r1
  409520:	e9c5 2300 	strd	r2, r3, [r5]
  409524:	e7ae      	b.n	409484 <__kernel_rem_pio2+0x704>
  409526:	2000      	movs	r0, #0
  409528:	2100      	movs	r1, #0
  40952a:	e7a2      	b.n	409472 <__kernel_rem_pio2+0x6f2>
  40952c:	2200      	movs	r2, #0
  40952e:	2300      	movs	r3, #0
  409530:	f50d 7a98 	add.w	sl, sp, #304	; 0x130
  409534:	e765      	b.n	409402 <__kernel_rem_pio2+0x682>
  409536:	2000      	movs	r0, #0
  409538:	2100      	movs	r1, #0
  40953a:	e72c      	b.n	409396 <__kernel_rem_pio2+0x616>
  40953c:	0000      	movs	r0, r0
	...

00409540 <__kernel_sin>:
  409540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  409544:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
  409548:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
  40954c:	b085      	sub	sp, #20
  40954e:	4604      	mov	r4, r0
  409550:	460d      	mov	r5, r1
  409552:	4690      	mov	r8, r2
  409554:	4699      	mov	r9, r3
  409556:	da04      	bge.n	409562 <__kernel_sin+0x22>
  409558:	f000 fe1a 	bl	40a190 <__aeabi_d2iz>
  40955c:	2800      	cmp	r0, #0
  40955e:	f000 8084 	beq.w	40966a <__kernel_sin+0x12a>
  409562:	4622      	mov	r2, r4
  409564:	462b      	mov	r3, r5
  409566:	4620      	mov	r0, r4
  409568:	4629      	mov	r1, r5
  40956a:	f000 fb77 	bl	409c5c <__aeabi_dmul>
  40956e:	4622      	mov	r2, r4
  409570:	462b      	mov	r3, r5
  409572:	4606      	mov	r6, r0
  409574:	460f      	mov	r7, r1
  409576:	f000 fb71 	bl	409c5c <__aeabi_dmul>
  40957a:	a33f      	add	r3, pc, #252	; (adr r3, 409678 <__kernel_sin+0x138>)
  40957c:	e9d3 2300 	ldrd	r2, r3, [r3]
  409580:	4682      	mov	sl, r0
  409582:	468b      	mov	fp, r1
  409584:	4630      	mov	r0, r6
  409586:	4639      	mov	r1, r7
  409588:	f000 fb68 	bl	409c5c <__aeabi_dmul>
  40958c:	a33c      	add	r3, pc, #240	; (adr r3, 409680 <__kernel_sin+0x140>)
  40958e:	e9d3 2300 	ldrd	r2, r3, [r3]
  409592:	f000 f9af 	bl	4098f4 <__aeabi_dsub>
  409596:	4632      	mov	r2, r6
  409598:	463b      	mov	r3, r7
  40959a:	f000 fb5f 	bl	409c5c <__aeabi_dmul>
  40959e:	a33a      	add	r3, pc, #232	; (adr r3, 409688 <__kernel_sin+0x148>)
  4095a0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4095a4:	f000 f9a8 	bl	4098f8 <__adddf3>
  4095a8:	4632      	mov	r2, r6
  4095aa:	463b      	mov	r3, r7
  4095ac:	f000 fb56 	bl	409c5c <__aeabi_dmul>
  4095b0:	a337      	add	r3, pc, #220	; (adr r3, 409690 <__kernel_sin+0x150>)
  4095b2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4095b6:	f000 f99d 	bl	4098f4 <__aeabi_dsub>
  4095ba:	4632      	mov	r2, r6
  4095bc:	463b      	mov	r3, r7
  4095be:	f000 fb4d 	bl	409c5c <__aeabi_dmul>
  4095c2:	a335      	add	r3, pc, #212	; (adr r3, 409698 <__kernel_sin+0x158>)
  4095c4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4095c8:	f000 f996 	bl	4098f8 <__adddf3>
  4095cc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4095ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4095d2:	2b00      	cmp	r3, #0
  4095d4:	d033      	beq.n	40963e <__kernel_sin+0xfe>
  4095d6:	4640      	mov	r0, r8
  4095d8:	4649      	mov	r1, r9
  4095da:	2200      	movs	r2, #0
  4095dc:	4b32      	ldr	r3, [pc, #200]	; (4096a8 <__kernel_sin+0x168>)
  4095de:	f000 fb3d 	bl	409c5c <__aeabi_dmul>
  4095e2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4095e6:	e9cd 0100 	strd	r0, r1, [sp]
  4095ea:	4650      	mov	r0, sl
  4095ec:	4659      	mov	r1, fp
  4095ee:	f000 fb35 	bl	409c5c <__aeabi_dmul>
  4095f2:	4602      	mov	r2, r0
  4095f4:	460b      	mov	r3, r1
  4095f6:	e9dd 0100 	ldrd	r0, r1, [sp]
  4095fa:	f000 f97b 	bl	4098f4 <__aeabi_dsub>
  4095fe:	4632      	mov	r2, r6
  409600:	463b      	mov	r3, r7
  409602:	f000 fb2b 	bl	409c5c <__aeabi_dmul>
  409606:	4642      	mov	r2, r8
  409608:	464b      	mov	r3, r9
  40960a:	f000 f973 	bl	4098f4 <__aeabi_dsub>
  40960e:	a324      	add	r3, pc, #144	; (adr r3, 4096a0 <__kernel_sin+0x160>)
  409610:	e9d3 2300 	ldrd	r2, r3, [r3]
  409614:	4606      	mov	r6, r0
  409616:	460f      	mov	r7, r1
  409618:	4650      	mov	r0, sl
  40961a:	4659      	mov	r1, fp
  40961c:	f000 fb1e 	bl	409c5c <__aeabi_dmul>
  409620:	4602      	mov	r2, r0
  409622:	460b      	mov	r3, r1
  409624:	4630      	mov	r0, r6
  409626:	4639      	mov	r1, r7
  409628:	f000 f966 	bl	4098f8 <__adddf3>
  40962c:	4602      	mov	r2, r0
  40962e:	460b      	mov	r3, r1
  409630:	4620      	mov	r0, r4
  409632:	4629      	mov	r1, r5
  409634:	f000 f95e 	bl	4098f4 <__aeabi_dsub>
  409638:	b005      	add	sp, #20
  40963a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40963e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  409642:	4630      	mov	r0, r6
  409644:	4639      	mov	r1, r7
  409646:	f000 fb09 	bl	409c5c <__aeabi_dmul>
  40964a:	a315      	add	r3, pc, #84	; (adr r3, 4096a0 <__kernel_sin+0x160>)
  40964c:	e9d3 2300 	ldrd	r2, r3, [r3]
  409650:	f000 f950 	bl	4098f4 <__aeabi_dsub>
  409654:	4652      	mov	r2, sl
  409656:	465b      	mov	r3, fp
  409658:	f000 fb00 	bl	409c5c <__aeabi_dmul>
  40965c:	4622      	mov	r2, r4
  40965e:	462b      	mov	r3, r5
  409660:	f000 f94a 	bl	4098f8 <__adddf3>
  409664:	b005      	add	sp, #20
  409666:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40966a:	4620      	mov	r0, r4
  40966c:	4629      	mov	r1, r5
  40966e:	b005      	add	sp, #20
  409670:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409674:	f3af 8000 	nop.w
  409678:	5acfd57c 	.word	0x5acfd57c
  40967c:	3de5d93a 	.word	0x3de5d93a
  409680:	8a2b9ceb 	.word	0x8a2b9ceb
  409684:	3e5ae5e6 	.word	0x3e5ae5e6
  409688:	57b1fe7d 	.word	0x57b1fe7d
  40968c:	3ec71de3 	.word	0x3ec71de3
  409690:	19c161d5 	.word	0x19c161d5
  409694:	3f2a01a0 	.word	0x3f2a01a0
  409698:	1110f8a6 	.word	0x1110f8a6
  40969c:	3f811111 	.word	0x3f811111
  4096a0:	55555549 	.word	0x55555549
  4096a4:	3fc55555 	.word	0x3fc55555
  4096a8:	3fe00000 	.word	0x3fe00000
  4096ac:	f3af 8000 	nop.w

004096b0 <fabs>:
  4096b0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4096b4:	4770      	bx	lr
  4096b6:	bf00      	nop

004096b8 <floor>:
  4096b8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4096bc:	f3c1 570a 	ubfx	r7, r1, #20, #11
  4096c0:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
  4096c4:	2e13      	cmp	r6, #19
  4096c6:	4602      	mov	r2, r0
  4096c8:	460b      	mov	r3, r1
  4096ca:	4604      	mov	r4, r0
  4096cc:	460d      	mov	r5, r1
  4096ce:	4689      	mov	r9, r1
  4096d0:	468a      	mov	sl, r1
  4096d2:	4680      	mov	r8, r0
  4096d4:	dc1c      	bgt.n	409710 <floor+0x58>
  4096d6:	2e00      	cmp	r6, #0
  4096d8:	db40      	blt.n	40975c <floor+0xa4>
  4096da:	4f3d      	ldr	r7, [pc, #244]	; (4097d0 <floor+0x118>)
  4096dc:	4137      	asrs	r7, r6
  4096de:	ea07 0c01 	and.w	ip, r7, r1
  4096e2:	ea5c 0c00 	orrs.w	ip, ip, r0
  4096e6:	d018      	beq.n	40971a <floor+0x62>
  4096e8:	a337      	add	r3, pc, #220	; (adr r3, 4097c8 <floor+0x110>)
  4096ea:	e9d3 2300 	ldrd	r2, r3, [r3]
  4096ee:	f000 f903 	bl	4098f8 <__adddf3>
  4096f2:	2200      	movs	r2, #0
  4096f4:	2300      	movs	r3, #0
  4096f6:	f000 fd41 	bl	40a17c <__aeabi_dcmpgt>
  4096fa:	b128      	cbz	r0, 409708 <floor+0x50>
  4096fc:	2d00      	cmp	r5, #0
  4096fe:	db42      	blt.n	409786 <floor+0xce>
  409700:	ea2a 0907 	bic.w	r9, sl, r7
  409704:	f04f 0800 	mov.w	r8, #0
  409708:	4640      	mov	r0, r8
  40970a:	4649      	mov	r1, r9
  40970c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409710:	2e33      	cmp	r6, #51	; 0x33
  409712:	dd06      	ble.n	409722 <floor+0x6a>
  409714:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
  409718:	d031      	beq.n	40977e <floor+0xc6>
  40971a:	4610      	mov	r0, r2
  40971c:	4619      	mov	r1, r3
  40971e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409722:	f2a7 4c13 	subw	ip, r7, #1043	; 0x413
  409726:	f04f 3bff 	mov.w	fp, #4294967295
  40972a:	fa2b fb0c 	lsr.w	fp, fp, ip
  40972e:	ea1b 0f00 	tst.w	fp, r0
  409732:	d0f2      	beq.n	40971a <floor+0x62>
  409734:	a324      	add	r3, pc, #144	; (adr r3, 4097c8 <floor+0x110>)
  409736:	e9d3 2300 	ldrd	r2, r3, [r3]
  40973a:	f000 f8dd 	bl	4098f8 <__adddf3>
  40973e:	2200      	movs	r2, #0
  409740:	2300      	movs	r3, #0
  409742:	f000 fd1b 	bl	40a17c <__aeabi_dcmpgt>
  409746:	2800      	cmp	r0, #0
  409748:	d0de      	beq.n	409708 <floor+0x50>
  40974a:	2d00      	cmp	r5, #0
  40974c:	db22      	blt.n	409794 <floor+0xdc>
  40974e:	ea28 080b 	bic.w	r8, r8, fp
  409752:	46d1      	mov	r9, sl
  409754:	4640      	mov	r0, r8
  409756:	4649      	mov	r1, r9
  409758:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40975c:	a31a      	add	r3, pc, #104	; (adr r3, 4097c8 <floor+0x110>)
  40975e:	e9d3 2300 	ldrd	r2, r3, [r3]
  409762:	f000 f8c9 	bl	4098f8 <__adddf3>
  409766:	2200      	movs	r2, #0
  409768:	2300      	movs	r3, #0
  40976a:	f000 fd07 	bl	40a17c <__aeabi_dcmpgt>
  40976e:	2800      	cmp	r0, #0
  409770:	d0ca      	beq.n	409708 <floor+0x50>
  409772:	2d00      	cmp	r5, #0
  409774:	db1c      	blt.n	4097b0 <floor+0xf8>
  409776:	f04f 0800 	mov.w	r8, #0
  40977a:	46c1      	mov	r9, r8
  40977c:	e7c4      	b.n	409708 <floor+0x50>
  40977e:	f000 f8bb 	bl	4098f8 <__adddf3>
  409782:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  409786:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
  40978a:	fa4a f606 	asr.w	r6, sl, r6
  40978e:	eb06 0a05 	add.w	sl, r6, r5
  409792:	e7b5      	b.n	409700 <floor+0x48>
  409794:	2e14      	cmp	r6, #20
  409796:	d014      	beq.n	4097c2 <floor+0x10a>
  409798:	f5c7 6786 	rsb	r7, r7, #1072	; 0x430
  40979c:	2301      	movs	r3, #1
  40979e:	3703      	adds	r7, #3
  4097a0:	fa03 f707 	lsl.w	r7, r3, r7
  4097a4:	eb17 0804 	adds.w	r8, r7, r4
  4097a8:	bf28      	it	cs
  4097aa:	eb05 0a03 	addcs.w	sl, r5, r3
  4097ae:	e7ce      	b.n	40974e <floor+0x96>
  4097b0:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
  4097b4:	4b07      	ldr	r3, [pc, #28]	; (4097d4 <floor+0x11c>)
  4097b6:	4322      	orrs	r2, r4
  4097b8:	bf18      	it	ne
  4097ba:	4699      	movne	r9, r3
  4097bc:	f04f 0800 	mov.w	r8, #0
  4097c0:	e7a2      	b.n	409708 <floor+0x50>
  4097c2:	f105 0a01 	add.w	sl, r5, #1
  4097c6:	e7c2      	b.n	40974e <floor+0x96>
  4097c8:	8800759c 	.word	0x8800759c
  4097cc:	7e37e43c 	.word	0x7e37e43c
  4097d0:	000fffff 	.word	0x000fffff
  4097d4:	bff00000 	.word	0xbff00000

004097d8 <scalbn>:
  4097d8:	f3c1 530a 	ubfx	r3, r1, #20, #11
  4097dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4097e0:	4690      	mov	r8, r2
  4097e2:	4606      	mov	r6, r0
  4097e4:	460f      	mov	r7, r1
  4097e6:	460a      	mov	r2, r1
  4097e8:	bb1b      	cbnz	r3, 409832 <scalbn+0x5a>
  4097ea:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  4097ee:	4303      	orrs	r3, r0
  4097f0:	d034      	beq.n	40985c <scalbn+0x84>
  4097f2:	4b35      	ldr	r3, [pc, #212]	; (4098c8 <scalbn+0xf0>)
  4097f4:	2200      	movs	r2, #0
  4097f6:	f000 fa31 	bl	409c5c <__aeabi_dmul>
  4097fa:	4b34      	ldr	r3, [pc, #208]	; (4098cc <scalbn+0xf4>)
  4097fc:	4606      	mov	r6, r0
  4097fe:	4598      	cmp	r8, r3
  409800:	460f      	mov	r7, r1
  409802:	db3b      	blt.n	40987c <scalbn+0xa4>
  409804:	f3c1 530a 	ubfx	r3, r1, #20, #11
  409808:	3b36      	subs	r3, #54	; 0x36
  40980a:	460a      	mov	r2, r1
  40980c:	4443      	add	r3, r8
  40980e:	f240 71fe 	movw	r1, #2046	; 0x7fe
  409812:	428b      	cmp	r3, r1
  409814:	dd16      	ble.n	409844 <scalbn+0x6c>
  409816:	a128      	add	r1, pc, #160	; (adr r1, 4098b8 <scalbn+0xe0>)
  409818:	e9d1 0100 	ldrd	r0, r1, [r1]
  40981c:	4632      	mov	r2, r6
  40981e:	463b      	mov	r3, r7
  409820:	f000 f85a 	bl	4098d8 <copysign>
  409824:	a324      	add	r3, pc, #144	; (adr r3, 4098b8 <scalbn+0xe0>)
  409826:	e9d3 2300 	ldrd	r2, r3, [r3]
  40982a:	f000 fa17 	bl	409c5c <__aeabi_dmul>
  40982e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409832:	f240 74ff 	movw	r4, #2047	; 0x7ff
  409836:	42a3      	cmp	r3, r4
  409838:	d027      	beq.n	40988a <scalbn+0xb2>
  40983a:	4443      	add	r3, r8
  40983c:	f240 71fe 	movw	r1, #2046	; 0x7fe
  409840:	428b      	cmp	r3, r1
  409842:	dce8      	bgt.n	409816 <scalbn+0x3e>
  409844:	2b00      	cmp	r3, #0
  409846:	dd0b      	ble.n	409860 <scalbn+0x88>
  409848:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
  40984c:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
  409850:	ea42 5703 	orr.w	r7, r2, r3, lsl #20
  409854:	4630      	mov	r0, r6
  409856:	4639      	mov	r1, r7
  409858:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40985c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409860:	f113 0f35 	cmn.w	r3, #53	; 0x35
  409864:	da17      	bge.n	409896 <scalbn+0xbe>
  409866:	f24c 3350 	movw	r3, #50000	; 0xc350
  40986a:	4598      	cmp	r8, r3
  40986c:	dcd3      	bgt.n	409816 <scalbn+0x3e>
  40986e:	a114      	add	r1, pc, #80	; (adr r1, 4098c0 <scalbn+0xe8>)
  409870:	e9d1 0100 	ldrd	r0, r1, [r1]
  409874:	4632      	mov	r2, r6
  409876:	463b      	mov	r3, r7
  409878:	f000 f82e 	bl	4098d8 <copysign>
  40987c:	a310      	add	r3, pc, #64	; (adr r3, 4098c0 <scalbn+0xe8>)
  40987e:	e9d3 2300 	ldrd	r2, r3, [r3]
  409882:	f000 f9eb 	bl	409c5c <__aeabi_dmul>
  409886:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40988a:	4602      	mov	r2, r0
  40988c:	460b      	mov	r3, r1
  40988e:	f000 f833 	bl	4098f8 <__adddf3>
  409892:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409896:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
  40989a:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
  40989e:	3336      	adds	r3, #54	; 0x36
  4098a0:	ea42 5703 	orr.w	r7, r2, r3, lsl #20
  4098a4:	4630      	mov	r0, r6
  4098a6:	4639      	mov	r1, r7
  4098a8:	2200      	movs	r2, #0
  4098aa:	4b09      	ldr	r3, [pc, #36]	; (4098d0 <scalbn+0xf8>)
  4098ac:	f000 f9d6 	bl	409c5c <__aeabi_dmul>
  4098b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4098b4:	f3af 8000 	nop.w
  4098b8:	8800759c 	.word	0x8800759c
  4098bc:	7e37e43c 	.word	0x7e37e43c
  4098c0:	c2f8f359 	.word	0xc2f8f359
  4098c4:	01a56e1f 	.word	0x01a56e1f
  4098c8:	43500000 	.word	0x43500000
  4098cc:	ffff3cb0 	.word	0xffff3cb0
  4098d0:	3c900000 	.word	0x3c900000
  4098d4:	f3af 8000 	nop.w

004098d8 <copysign>:
  4098d8:	b430      	push	{r4, r5}
  4098da:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
  4098de:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
  4098e2:	ea43 0102 	orr.w	r1, r3, r2
  4098e6:	bc30      	pop	{r4, r5}
  4098e8:	4770      	bx	lr
  4098ea:	bf00      	nop

004098ec <__aeabi_drsub>:
  4098ec:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4098f0:	e002      	b.n	4098f8 <__adddf3>
  4098f2:	bf00      	nop

004098f4 <__aeabi_dsub>:
  4098f4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004098f8 <__adddf3>:
  4098f8:	b530      	push	{r4, r5, lr}
  4098fa:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4098fe:	ea4f 0543 	mov.w	r5, r3, lsl #1
  409902:	ea94 0f05 	teq	r4, r5
  409906:	bf08      	it	eq
  409908:	ea90 0f02 	teqeq	r0, r2
  40990c:	bf1f      	itttt	ne
  40990e:	ea54 0c00 	orrsne.w	ip, r4, r0
  409912:	ea55 0c02 	orrsne.w	ip, r5, r2
  409916:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40991a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40991e:	f000 80e2 	beq.w	409ae6 <__adddf3+0x1ee>
  409922:	ea4f 5454 	mov.w	r4, r4, lsr #21
  409926:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40992a:	bfb8      	it	lt
  40992c:	426d      	neglt	r5, r5
  40992e:	dd0c      	ble.n	40994a <__adddf3+0x52>
  409930:	442c      	add	r4, r5
  409932:	ea80 0202 	eor.w	r2, r0, r2
  409936:	ea81 0303 	eor.w	r3, r1, r3
  40993a:	ea82 0000 	eor.w	r0, r2, r0
  40993e:	ea83 0101 	eor.w	r1, r3, r1
  409942:	ea80 0202 	eor.w	r2, r0, r2
  409946:	ea81 0303 	eor.w	r3, r1, r3
  40994a:	2d36      	cmp	r5, #54	; 0x36
  40994c:	bf88      	it	hi
  40994e:	bd30      	pophi	{r4, r5, pc}
  409950:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  409954:	ea4f 3101 	mov.w	r1, r1, lsl #12
  409958:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  40995c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  409960:	d002      	beq.n	409968 <__adddf3+0x70>
  409962:	4240      	negs	r0, r0
  409964:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  409968:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40996c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  409970:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  409974:	d002      	beq.n	40997c <__adddf3+0x84>
  409976:	4252      	negs	r2, r2
  409978:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40997c:	ea94 0f05 	teq	r4, r5
  409980:	f000 80a7 	beq.w	409ad2 <__adddf3+0x1da>
  409984:	f1a4 0401 	sub.w	r4, r4, #1
  409988:	f1d5 0e20 	rsbs	lr, r5, #32
  40998c:	db0d      	blt.n	4099aa <__adddf3+0xb2>
  40998e:	fa02 fc0e 	lsl.w	ip, r2, lr
  409992:	fa22 f205 	lsr.w	r2, r2, r5
  409996:	1880      	adds	r0, r0, r2
  409998:	f141 0100 	adc.w	r1, r1, #0
  40999c:	fa03 f20e 	lsl.w	r2, r3, lr
  4099a0:	1880      	adds	r0, r0, r2
  4099a2:	fa43 f305 	asr.w	r3, r3, r5
  4099a6:	4159      	adcs	r1, r3
  4099a8:	e00e      	b.n	4099c8 <__adddf3+0xd0>
  4099aa:	f1a5 0520 	sub.w	r5, r5, #32
  4099ae:	f10e 0e20 	add.w	lr, lr, #32
  4099b2:	2a01      	cmp	r2, #1
  4099b4:	fa03 fc0e 	lsl.w	ip, r3, lr
  4099b8:	bf28      	it	cs
  4099ba:	f04c 0c02 	orrcs.w	ip, ip, #2
  4099be:	fa43 f305 	asr.w	r3, r3, r5
  4099c2:	18c0      	adds	r0, r0, r3
  4099c4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4099c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4099cc:	d507      	bpl.n	4099de <__adddf3+0xe6>
  4099ce:	f04f 0e00 	mov.w	lr, #0
  4099d2:	f1dc 0c00 	rsbs	ip, ip, #0
  4099d6:	eb7e 0000 	sbcs.w	r0, lr, r0
  4099da:	eb6e 0101 	sbc.w	r1, lr, r1
  4099de:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4099e2:	d31b      	bcc.n	409a1c <__adddf3+0x124>
  4099e4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4099e8:	d30c      	bcc.n	409a04 <__adddf3+0x10c>
  4099ea:	0849      	lsrs	r1, r1, #1
  4099ec:	ea5f 0030 	movs.w	r0, r0, rrx
  4099f0:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4099f4:	f104 0401 	add.w	r4, r4, #1
  4099f8:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4099fc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  409a00:	f080 809a 	bcs.w	409b38 <__adddf3+0x240>
  409a04:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  409a08:	bf08      	it	eq
  409a0a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  409a0e:	f150 0000 	adcs.w	r0, r0, #0
  409a12:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  409a16:	ea41 0105 	orr.w	r1, r1, r5
  409a1a:	bd30      	pop	{r4, r5, pc}
  409a1c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  409a20:	4140      	adcs	r0, r0
  409a22:	eb41 0101 	adc.w	r1, r1, r1
  409a26:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  409a2a:	f1a4 0401 	sub.w	r4, r4, #1
  409a2e:	d1e9      	bne.n	409a04 <__adddf3+0x10c>
  409a30:	f091 0f00 	teq	r1, #0
  409a34:	bf04      	itt	eq
  409a36:	4601      	moveq	r1, r0
  409a38:	2000      	moveq	r0, #0
  409a3a:	fab1 f381 	clz	r3, r1
  409a3e:	bf08      	it	eq
  409a40:	3320      	addeq	r3, #32
  409a42:	f1a3 030b 	sub.w	r3, r3, #11
  409a46:	f1b3 0220 	subs.w	r2, r3, #32
  409a4a:	da0c      	bge.n	409a66 <__adddf3+0x16e>
  409a4c:	320c      	adds	r2, #12
  409a4e:	dd08      	ble.n	409a62 <__adddf3+0x16a>
  409a50:	f102 0c14 	add.w	ip, r2, #20
  409a54:	f1c2 020c 	rsb	r2, r2, #12
  409a58:	fa01 f00c 	lsl.w	r0, r1, ip
  409a5c:	fa21 f102 	lsr.w	r1, r1, r2
  409a60:	e00c      	b.n	409a7c <__adddf3+0x184>
  409a62:	f102 0214 	add.w	r2, r2, #20
  409a66:	bfd8      	it	le
  409a68:	f1c2 0c20 	rsble	ip, r2, #32
  409a6c:	fa01 f102 	lsl.w	r1, r1, r2
  409a70:	fa20 fc0c 	lsr.w	ip, r0, ip
  409a74:	bfdc      	itt	le
  409a76:	ea41 010c 	orrle.w	r1, r1, ip
  409a7a:	4090      	lslle	r0, r2
  409a7c:	1ae4      	subs	r4, r4, r3
  409a7e:	bfa2      	ittt	ge
  409a80:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  409a84:	4329      	orrge	r1, r5
  409a86:	bd30      	popge	{r4, r5, pc}
  409a88:	ea6f 0404 	mvn.w	r4, r4
  409a8c:	3c1f      	subs	r4, #31
  409a8e:	da1c      	bge.n	409aca <__adddf3+0x1d2>
  409a90:	340c      	adds	r4, #12
  409a92:	dc0e      	bgt.n	409ab2 <__adddf3+0x1ba>
  409a94:	f104 0414 	add.w	r4, r4, #20
  409a98:	f1c4 0220 	rsb	r2, r4, #32
  409a9c:	fa20 f004 	lsr.w	r0, r0, r4
  409aa0:	fa01 f302 	lsl.w	r3, r1, r2
  409aa4:	ea40 0003 	orr.w	r0, r0, r3
  409aa8:	fa21 f304 	lsr.w	r3, r1, r4
  409aac:	ea45 0103 	orr.w	r1, r5, r3
  409ab0:	bd30      	pop	{r4, r5, pc}
  409ab2:	f1c4 040c 	rsb	r4, r4, #12
  409ab6:	f1c4 0220 	rsb	r2, r4, #32
  409aba:	fa20 f002 	lsr.w	r0, r0, r2
  409abe:	fa01 f304 	lsl.w	r3, r1, r4
  409ac2:	ea40 0003 	orr.w	r0, r0, r3
  409ac6:	4629      	mov	r1, r5
  409ac8:	bd30      	pop	{r4, r5, pc}
  409aca:	fa21 f004 	lsr.w	r0, r1, r4
  409ace:	4629      	mov	r1, r5
  409ad0:	bd30      	pop	{r4, r5, pc}
  409ad2:	f094 0f00 	teq	r4, #0
  409ad6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  409ada:	bf06      	itte	eq
  409adc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  409ae0:	3401      	addeq	r4, #1
  409ae2:	3d01      	subne	r5, #1
  409ae4:	e74e      	b.n	409984 <__adddf3+0x8c>
  409ae6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  409aea:	bf18      	it	ne
  409aec:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  409af0:	d029      	beq.n	409b46 <__adddf3+0x24e>
  409af2:	ea94 0f05 	teq	r4, r5
  409af6:	bf08      	it	eq
  409af8:	ea90 0f02 	teqeq	r0, r2
  409afc:	d005      	beq.n	409b0a <__adddf3+0x212>
  409afe:	ea54 0c00 	orrs.w	ip, r4, r0
  409b02:	bf04      	itt	eq
  409b04:	4619      	moveq	r1, r3
  409b06:	4610      	moveq	r0, r2
  409b08:	bd30      	pop	{r4, r5, pc}
  409b0a:	ea91 0f03 	teq	r1, r3
  409b0e:	bf1e      	ittt	ne
  409b10:	2100      	movne	r1, #0
  409b12:	2000      	movne	r0, #0
  409b14:	bd30      	popne	{r4, r5, pc}
  409b16:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  409b1a:	d105      	bne.n	409b28 <__adddf3+0x230>
  409b1c:	0040      	lsls	r0, r0, #1
  409b1e:	4149      	adcs	r1, r1
  409b20:	bf28      	it	cs
  409b22:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  409b26:	bd30      	pop	{r4, r5, pc}
  409b28:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  409b2c:	bf3c      	itt	cc
  409b2e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  409b32:	bd30      	popcc	{r4, r5, pc}
  409b34:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  409b38:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  409b3c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  409b40:	f04f 0000 	mov.w	r0, #0
  409b44:	bd30      	pop	{r4, r5, pc}
  409b46:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  409b4a:	bf1a      	itte	ne
  409b4c:	4619      	movne	r1, r3
  409b4e:	4610      	movne	r0, r2
  409b50:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  409b54:	bf1c      	itt	ne
  409b56:	460b      	movne	r3, r1
  409b58:	4602      	movne	r2, r0
  409b5a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  409b5e:	bf06      	itte	eq
  409b60:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  409b64:	ea91 0f03 	teqeq	r1, r3
  409b68:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  409b6c:	bd30      	pop	{r4, r5, pc}
  409b6e:	bf00      	nop

00409b70 <__aeabi_ui2d>:
  409b70:	f090 0f00 	teq	r0, #0
  409b74:	bf04      	itt	eq
  409b76:	2100      	moveq	r1, #0
  409b78:	4770      	bxeq	lr
  409b7a:	b530      	push	{r4, r5, lr}
  409b7c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  409b80:	f104 0432 	add.w	r4, r4, #50	; 0x32
  409b84:	f04f 0500 	mov.w	r5, #0
  409b88:	f04f 0100 	mov.w	r1, #0
  409b8c:	e750      	b.n	409a30 <__adddf3+0x138>
  409b8e:	bf00      	nop

00409b90 <__aeabi_i2d>:
  409b90:	f090 0f00 	teq	r0, #0
  409b94:	bf04      	itt	eq
  409b96:	2100      	moveq	r1, #0
  409b98:	4770      	bxeq	lr
  409b9a:	b530      	push	{r4, r5, lr}
  409b9c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  409ba0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  409ba4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  409ba8:	bf48      	it	mi
  409baa:	4240      	negmi	r0, r0
  409bac:	f04f 0100 	mov.w	r1, #0
  409bb0:	e73e      	b.n	409a30 <__adddf3+0x138>
  409bb2:	bf00      	nop

00409bb4 <__aeabi_f2d>:
  409bb4:	0042      	lsls	r2, r0, #1
  409bb6:	ea4f 01e2 	mov.w	r1, r2, asr #3
  409bba:	ea4f 0131 	mov.w	r1, r1, rrx
  409bbe:	ea4f 7002 	mov.w	r0, r2, lsl #28
  409bc2:	bf1f      	itttt	ne
  409bc4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  409bc8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  409bcc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  409bd0:	4770      	bxne	lr
  409bd2:	f092 0f00 	teq	r2, #0
  409bd6:	bf14      	ite	ne
  409bd8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  409bdc:	4770      	bxeq	lr
  409bde:	b530      	push	{r4, r5, lr}
  409be0:	f44f 7460 	mov.w	r4, #896	; 0x380
  409be4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  409be8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  409bec:	e720      	b.n	409a30 <__adddf3+0x138>
  409bee:	bf00      	nop

00409bf0 <__aeabi_ul2d>:
  409bf0:	ea50 0201 	orrs.w	r2, r0, r1
  409bf4:	bf08      	it	eq
  409bf6:	4770      	bxeq	lr
  409bf8:	b530      	push	{r4, r5, lr}
  409bfa:	f04f 0500 	mov.w	r5, #0
  409bfe:	e00a      	b.n	409c16 <__aeabi_l2d+0x16>

00409c00 <__aeabi_l2d>:
  409c00:	ea50 0201 	orrs.w	r2, r0, r1
  409c04:	bf08      	it	eq
  409c06:	4770      	bxeq	lr
  409c08:	b530      	push	{r4, r5, lr}
  409c0a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  409c0e:	d502      	bpl.n	409c16 <__aeabi_l2d+0x16>
  409c10:	4240      	negs	r0, r0
  409c12:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  409c16:	f44f 6480 	mov.w	r4, #1024	; 0x400
  409c1a:	f104 0432 	add.w	r4, r4, #50	; 0x32
  409c1e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  409c22:	f43f aedc 	beq.w	4099de <__adddf3+0xe6>
  409c26:	f04f 0203 	mov.w	r2, #3
  409c2a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  409c2e:	bf18      	it	ne
  409c30:	3203      	addne	r2, #3
  409c32:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  409c36:	bf18      	it	ne
  409c38:	3203      	addne	r2, #3
  409c3a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  409c3e:	f1c2 0320 	rsb	r3, r2, #32
  409c42:	fa00 fc03 	lsl.w	ip, r0, r3
  409c46:	fa20 f002 	lsr.w	r0, r0, r2
  409c4a:	fa01 fe03 	lsl.w	lr, r1, r3
  409c4e:	ea40 000e 	orr.w	r0, r0, lr
  409c52:	fa21 f102 	lsr.w	r1, r1, r2
  409c56:	4414      	add	r4, r2
  409c58:	e6c1      	b.n	4099de <__adddf3+0xe6>
  409c5a:	bf00      	nop

00409c5c <__aeabi_dmul>:
  409c5c:	b570      	push	{r4, r5, r6, lr}
  409c5e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  409c62:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  409c66:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  409c6a:	bf1d      	ittte	ne
  409c6c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  409c70:	ea94 0f0c 	teqne	r4, ip
  409c74:	ea95 0f0c 	teqne	r5, ip
  409c78:	f000 f8de 	bleq	409e38 <__aeabi_dmul+0x1dc>
  409c7c:	442c      	add	r4, r5
  409c7e:	ea81 0603 	eor.w	r6, r1, r3
  409c82:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  409c86:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  409c8a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  409c8e:	bf18      	it	ne
  409c90:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  409c94:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  409c98:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  409c9c:	d038      	beq.n	409d10 <__aeabi_dmul+0xb4>
  409c9e:	fba0 ce02 	umull	ip, lr, r0, r2
  409ca2:	f04f 0500 	mov.w	r5, #0
  409ca6:	fbe1 e502 	umlal	lr, r5, r1, r2
  409caa:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  409cae:	fbe0 e503 	umlal	lr, r5, r0, r3
  409cb2:	f04f 0600 	mov.w	r6, #0
  409cb6:	fbe1 5603 	umlal	r5, r6, r1, r3
  409cba:	f09c 0f00 	teq	ip, #0
  409cbe:	bf18      	it	ne
  409cc0:	f04e 0e01 	orrne.w	lr, lr, #1
  409cc4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  409cc8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  409ccc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  409cd0:	d204      	bcs.n	409cdc <__aeabi_dmul+0x80>
  409cd2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  409cd6:	416d      	adcs	r5, r5
  409cd8:	eb46 0606 	adc.w	r6, r6, r6
  409cdc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  409ce0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  409ce4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  409ce8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  409cec:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  409cf0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  409cf4:	bf88      	it	hi
  409cf6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  409cfa:	d81e      	bhi.n	409d3a <__aeabi_dmul+0xde>
  409cfc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  409d00:	bf08      	it	eq
  409d02:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  409d06:	f150 0000 	adcs.w	r0, r0, #0
  409d0a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  409d0e:	bd70      	pop	{r4, r5, r6, pc}
  409d10:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  409d14:	ea46 0101 	orr.w	r1, r6, r1
  409d18:	ea40 0002 	orr.w	r0, r0, r2
  409d1c:	ea81 0103 	eor.w	r1, r1, r3
  409d20:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  409d24:	bfc2      	ittt	gt
  409d26:	ebd4 050c 	rsbsgt	r5, r4, ip
  409d2a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  409d2e:	bd70      	popgt	{r4, r5, r6, pc}
  409d30:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  409d34:	f04f 0e00 	mov.w	lr, #0
  409d38:	3c01      	subs	r4, #1
  409d3a:	f300 80ab 	bgt.w	409e94 <__aeabi_dmul+0x238>
  409d3e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  409d42:	bfde      	ittt	le
  409d44:	2000      	movle	r0, #0
  409d46:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  409d4a:	bd70      	pople	{r4, r5, r6, pc}
  409d4c:	f1c4 0400 	rsb	r4, r4, #0
  409d50:	3c20      	subs	r4, #32
  409d52:	da35      	bge.n	409dc0 <__aeabi_dmul+0x164>
  409d54:	340c      	adds	r4, #12
  409d56:	dc1b      	bgt.n	409d90 <__aeabi_dmul+0x134>
  409d58:	f104 0414 	add.w	r4, r4, #20
  409d5c:	f1c4 0520 	rsb	r5, r4, #32
  409d60:	fa00 f305 	lsl.w	r3, r0, r5
  409d64:	fa20 f004 	lsr.w	r0, r0, r4
  409d68:	fa01 f205 	lsl.w	r2, r1, r5
  409d6c:	ea40 0002 	orr.w	r0, r0, r2
  409d70:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  409d74:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  409d78:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  409d7c:	fa21 f604 	lsr.w	r6, r1, r4
  409d80:	eb42 0106 	adc.w	r1, r2, r6
  409d84:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  409d88:	bf08      	it	eq
  409d8a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  409d8e:	bd70      	pop	{r4, r5, r6, pc}
  409d90:	f1c4 040c 	rsb	r4, r4, #12
  409d94:	f1c4 0520 	rsb	r5, r4, #32
  409d98:	fa00 f304 	lsl.w	r3, r0, r4
  409d9c:	fa20 f005 	lsr.w	r0, r0, r5
  409da0:	fa01 f204 	lsl.w	r2, r1, r4
  409da4:	ea40 0002 	orr.w	r0, r0, r2
  409da8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  409dac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  409db0:	f141 0100 	adc.w	r1, r1, #0
  409db4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  409db8:	bf08      	it	eq
  409dba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  409dbe:	bd70      	pop	{r4, r5, r6, pc}
  409dc0:	f1c4 0520 	rsb	r5, r4, #32
  409dc4:	fa00 f205 	lsl.w	r2, r0, r5
  409dc8:	ea4e 0e02 	orr.w	lr, lr, r2
  409dcc:	fa20 f304 	lsr.w	r3, r0, r4
  409dd0:	fa01 f205 	lsl.w	r2, r1, r5
  409dd4:	ea43 0302 	orr.w	r3, r3, r2
  409dd8:	fa21 f004 	lsr.w	r0, r1, r4
  409ddc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  409de0:	fa21 f204 	lsr.w	r2, r1, r4
  409de4:	ea20 0002 	bic.w	r0, r0, r2
  409de8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  409dec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  409df0:	bf08      	it	eq
  409df2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  409df6:	bd70      	pop	{r4, r5, r6, pc}
  409df8:	f094 0f00 	teq	r4, #0
  409dfc:	d10f      	bne.n	409e1e <__aeabi_dmul+0x1c2>
  409dfe:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  409e02:	0040      	lsls	r0, r0, #1
  409e04:	eb41 0101 	adc.w	r1, r1, r1
  409e08:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  409e0c:	bf08      	it	eq
  409e0e:	3c01      	subeq	r4, #1
  409e10:	d0f7      	beq.n	409e02 <__aeabi_dmul+0x1a6>
  409e12:	ea41 0106 	orr.w	r1, r1, r6
  409e16:	f095 0f00 	teq	r5, #0
  409e1a:	bf18      	it	ne
  409e1c:	4770      	bxne	lr
  409e1e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  409e22:	0052      	lsls	r2, r2, #1
  409e24:	eb43 0303 	adc.w	r3, r3, r3
  409e28:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  409e2c:	bf08      	it	eq
  409e2e:	3d01      	subeq	r5, #1
  409e30:	d0f7      	beq.n	409e22 <__aeabi_dmul+0x1c6>
  409e32:	ea43 0306 	orr.w	r3, r3, r6
  409e36:	4770      	bx	lr
  409e38:	ea94 0f0c 	teq	r4, ip
  409e3c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  409e40:	bf18      	it	ne
  409e42:	ea95 0f0c 	teqne	r5, ip
  409e46:	d00c      	beq.n	409e62 <__aeabi_dmul+0x206>
  409e48:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  409e4c:	bf18      	it	ne
  409e4e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  409e52:	d1d1      	bne.n	409df8 <__aeabi_dmul+0x19c>
  409e54:	ea81 0103 	eor.w	r1, r1, r3
  409e58:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  409e5c:	f04f 0000 	mov.w	r0, #0
  409e60:	bd70      	pop	{r4, r5, r6, pc}
  409e62:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  409e66:	bf06      	itte	eq
  409e68:	4610      	moveq	r0, r2
  409e6a:	4619      	moveq	r1, r3
  409e6c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  409e70:	d019      	beq.n	409ea6 <__aeabi_dmul+0x24a>
  409e72:	ea94 0f0c 	teq	r4, ip
  409e76:	d102      	bne.n	409e7e <__aeabi_dmul+0x222>
  409e78:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  409e7c:	d113      	bne.n	409ea6 <__aeabi_dmul+0x24a>
  409e7e:	ea95 0f0c 	teq	r5, ip
  409e82:	d105      	bne.n	409e90 <__aeabi_dmul+0x234>
  409e84:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  409e88:	bf1c      	itt	ne
  409e8a:	4610      	movne	r0, r2
  409e8c:	4619      	movne	r1, r3
  409e8e:	d10a      	bne.n	409ea6 <__aeabi_dmul+0x24a>
  409e90:	ea81 0103 	eor.w	r1, r1, r3
  409e94:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  409e98:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  409e9c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  409ea0:	f04f 0000 	mov.w	r0, #0
  409ea4:	bd70      	pop	{r4, r5, r6, pc}
  409ea6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  409eaa:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  409eae:	bd70      	pop	{r4, r5, r6, pc}

00409eb0 <__aeabi_ddiv>:
  409eb0:	b570      	push	{r4, r5, r6, lr}
  409eb2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  409eb6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  409eba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  409ebe:	bf1d      	ittte	ne
  409ec0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  409ec4:	ea94 0f0c 	teqne	r4, ip
  409ec8:	ea95 0f0c 	teqne	r5, ip
  409ecc:	f000 f8a7 	bleq	40a01e <__aeabi_ddiv+0x16e>
  409ed0:	eba4 0405 	sub.w	r4, r4, r5
  409ed4:	ea81 0e03 	eor.w	lr, r1, r3
  409ed8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  409edc:	ea4f 3101 	mov.w	r1, r1, lsl #12
  409ee0:	f000 8088 	beq.w	409ff4 <__aeabi_ddiv+0x144>
  409ee4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  409ee8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  409eec:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  409ef0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  409ef4:	ea4f 2202 	mov.w	r2, r2, lsl #8
  409ef8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  409efc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  409f00:	ea4f 2600 	mov.w	r6, r0, lsl #8
  409f04:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  409f08:	429d      	cmp	r5, r3
  409f0a:	bf08      	it	eq
  409f0c:	4296      	cmpeq	r6, r2
  409f0e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  409f12:	f504 7440 	add.w	r4, r4, #768	; 0x300
  409f16:	d202      	bcs.n	409f1e <__aeabi_ddiv+0x6e>
  409f18:	085b      	lsrs	r3, r3, #1
  409f1a:	ea4f 0232 	mov.w	r2, r2, rrx
  409f1e:	1ab6      	subs	r6, r6, r2
  409f20:	eb65 0503 	sbc.w	r5, r5, r3
  409f24:	085b      	lsrs	r3, r3, #1
  409f26:	ea4f 0232 	mov.w	r2, r2, rrx
  409f2a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  409f2e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  409f32:	ebb6 0e02 	subs.w	lr, r6, r2
  409f36:	eb75 0e03 	sbcs.w	lr, r5, r3
  409f3a:	bf22      	ittt	cs
  409f3c:	1ab6      	subcs	r6, r6, r2
  409f3e:	4675      	movcs	r5, lr
  409f40:	ea40 000c 	orrcs.w	r0, r0, ip
  409f44:	085b      	lsrs	r3, r3, #1
  409f46:	ea4f 0232 	mov.w	r2, r2, rrx
  409f4a:	ebb6 0e02 	subs.w	lr, r6, r2
  409f4e:	eb75 0e03 	sbcs.w	lr, r5, r3
  409f52:	bf22      	ittt	cs
  409f54:	1ab6      	subcs	r6, r6, r2
  409f56:	4675      	movcs	r5, lr
  409f58:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  409f5c:	085b      	lsrs	r3, r3, #1
  409f5e:	ea4f 0232 	mov.w	r2, r2, rrx
  409f62:	ebb6 0e02 	subs.w	lr, r6, r2
  409f66:	eb75 0e03 	sbcs.w	lr, r5, r3
  409f6a:	bf22      	ittt	cs
  409f6c:	1ab6      	subcs	r6, r6, r2
  409f6e:	4675      	movcs	r5, lr
  409f70:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  409f74:	085b      	lsrs	r3, r3, #1
  409f76:	ea4f 0232 	mov.w	r2, r2, rrx
  409f7a:	ebb6 0e02 	subs.w	lr, r6, r2
  409f7e:	eb75 0e03 	sbcs.w	lr, r5, r3
  409f82:	bf22      	ittt	cs
  409f84:	1ab6      	subcs	r6, r6, r2
  409f86:	4675      	movcs	r5, lr
  409f88:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  409f8c:	ea55 0e06 	orrs.w	lr, r5, r6
  409f90:	d018      	beq.n	409fc4 <__aeabi_ddiv+0x114>
  409f92:	ea4f 1505 	mov.w	r5, r5, lsl #4
  409f96:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  409f9a:	ea4f 1606 	mov.w	r6, r6, lsl #4
  409f9e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  409fa2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  409fa6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  409faa:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  409fae:	d1c0      	bne.n	409f32 <__aeabi_ddiv+0x82>
  409fb0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  409fb4:	d10b      	bne.n	409fce <__aeabi_ddiv+0x11e>
  409fb6:	ea41 0100 	orr.w	r1, r1, r0
  409fba:	f04f 0000 	mov.w	r0, #0
  409fbe:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  409fc2:	e7b6      	b.n	409f32 <__aeabi_ddiv+0x82>
  409fc4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  409fc8:	bf04      	itt	eq
  409fca:	4301      	orreq	r1, r0
  409fcc:	2000      	moveq	r0, #0
  409fce:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  409fd2:	bf88      	it	hi
  409fd4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  409fd8:	f63f aeaf 	bhi.w	409d3a <__aeabi_dmul+0xde>
  409fdc:	ebb5 0c03 	subs.w	ip, r5, r3
  409fe0:	bf04      	itt	eq
  409fe2:	ebb6 0c02 	subseq.w	ip, r6, r2
  409fe6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  409fea:	f150 0000 	adcs.w	r0, r0, #0
  409fee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  409ff2:	bd70      	pop	{r4, r5, r6, pc}
  409ff4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  409ff8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  409ffc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  40a000:	bfc2      	ittt	gt
  40a002:	ebd4 050c 	rsbsgt	r5, r4, ip
  40a006:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40a00a:	bd70      	popgt	{r4, r5, r6, pc}
  40a00c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40a010:	f04f 0e00 	mov.w	lr, #0
  40a014:	3c01      	subs	r4, #1
  40a016:	e690      	b.n	409d3a <__aeabi_dmul+0xde>
  40a018:	ea45 0e06 	orr.w	lr, r5, r6
  40a01c:	e68d      	b.n	409d3a <__aeabi_dmul+0xde>
  40a01e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40a022:	ea94 0f0c 	teq	r4, ip
  40a026:	bf08      	it	eq
  40a028:	ea95 0f0c 	teqeq	r5, ip
  40a02c:	f43f af3b 	beq.w	409ea6 <__aeabi_dmul+0x24a>
  40a030:	ea94 0f0c 	teq	r4, ip
  40a034:	d10a      	bne.n	40a04c <__aeabi_ddiv+0x19c>
  40a036:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40a03a:	f47f af34 	bne.w	409ea6 <__aeabi_dmul+0x24a>
  40a03e:	ea95 0f0c 	teq	r5, ip
  40a042:	f47f af25 	bne.w	409e90 <__aeabi_dmul+0x234>
  40a046:	4610      	mov	r0, r2
  40a048:	4619      	mov	r1, r3
  40a04a:	e72c      	b.n	409ea6 <__aeabi_dmul+0x24a>
  40a04c:	ea95 0f0c 	teq	r5, ip
  40a050:	d106      	bne.n	40a060 <__aeabi_ddiv+0x1b0>
  40a052:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40a056:	f43f aefd 	beq.w	409e54 <__aeabi_dmul+0x1f8>
  40a05a:	4610      	mov	r0, r2
  40a05c:	4619      	mov	r1, r3
  40a05e:	e722      	b.n	409ea6 <__aeabi_dmul+0x24a>
  40a060:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40a064:	bf18      	it	ne
  40a066:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40a06a:	f47f aec5 	bne.w	409df8 <__aeabi_dmul+0x19c>
  40a06e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40a072:	f47f af0d 	bne.w	409e90 <__aeabi_dmul+0x234>
  40a076:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  40a07a:	f47f aeeb 	bne.w	409e54 <__aeabi_dmul+0x1f8>
  40a07e:	e712      	b.n	409ea6 <__aeabi_dmul+0x24a>

0040a080 <__gedf2>:
  40a080:	f04f 3cff 	mov.w	ip, #4294967295
  40a084:	e006      	b.n	40a094 <__cmpdf2+0x4>
  40a086:	bf00      	nop

0040a088 <__ledf2>:
  40a088:	f04f 0c01 	mov.w	ip, #1
  40a08c:	e002      	b.n	40a094 <__cmpdf2+0x4>
  40a08e:	bf00      	nop

0040a090 <__cmpdf2>:
  40a090:	f04f 0c01 	mov.w	ip, #1
  40a094:	f84d cd04 	str.w	ip, [sp, #-4]!
  40a098:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40a09c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40a0a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40a0a4:	bf18      	it	ne
  40a0a6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  40a0aa:	d01b      	beq.n	40a0e4 <__cmpdf2+0x54>
  40a0ac:	b001      	add	sp, #4
  40a0ae:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40a0b2:	bf0c      	ite	eq
  40a0b4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  40a0b8:	ea91 0f03 	teqne	r1, r3
  40a0bc:	bf02      	ittt	eq
  40a0be:	ea90 0f02 	teqeq	r0, r2
  40a0c2:	2000      	moveq	r0, #0
  40a0c4:	4770      	bxeq	lr
  40a0c6:	f110 0f00 	cmn.w	r0, #0
  40a0ca:	ea91 0f03 	teq	r1, r3
  40a0ce:	bf58      	it	pl
  40a0d0:	4299      	cmppl	r1, r3
  40a0d2:	bf08      	it	eq
  40a0d4:	4290      	cmpeq	r0, r2
  40a0d6:	bf2c      	ite	cs
  40a0d8:	17d8      	asrcs	r0, r3, #31
  40a0da:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  40a0de:	f040 0001 	orr.w	r0, r0, #1
  40a0e2:	4770      	bx	lr
  40a0e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40a0e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40a0ec:	d102      	bne.n	40a0f4 <__cmpdf2+0x64>
  40a0ee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40a0f2:	d107      	bne.n	40a104 <__cmpdf2+0x74>
  40a0f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40a0f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40a0fc:	d1d6      	bne.n	40a0ac <__cmpdf2+0x1c>
  40a0fe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40a102:	d0d3      	beq.n	40a0ac <__cmpdf2+0x1c>
  40a104:	f85d 0b04 	ldr.w	r0, [sp], #4
  40a108:	4770      	bx	lr
  40a10a:	bf00      	nop

0040a10c <__aeabi_cdrcmple>:
  40a10c:	4684      	mov	ip, r0
  40a10e:	4610      	mov	r0, r2
  40a110:	4662      	mov	r2, ip
  40a112:	468c      	mov	ip, r1
  40a114:	4619      	mov	r1, r3
  40a116:	4663      	mov	r3, ip
  40a118:	e000      	b.n	40a11c <__aeabi_cdcmpeq>
  40a11a:	bf00      	nop

0040a11c <__aeabi_cdcmpeq>:
  40a11c:	b501      	push	{r0, lr}
  40a11e:	f7ff ffb7 	bl	40a090 <__cmpdf2>
  40a122:	2800      	cmp	r0, #0
  40a124:	bf48      	it	mi
  40a126:	f110 0f00 	cmnmi.w	r0, #0
  40a12a:	bd01      	pop	{r0, pc}

0040a12c <__aeabi_dcmpeq>:
  40a12c:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a130:	f7ff fff4 	bl	40a11c <__aeabi_cdcmpeq>
  40a134:	bf0c      	ite	eq
  40a136:	2001      	moveq	r0, #1
  40a138:	2000      	movne	r0, #0
  40a13a:	f85d fb08 	ldr.w	pc, [sp], #8
  40a13e:	bf00      	nop

0040a140 <__aeabi_dcmplt>:
  40a140:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a144:	f7ff ffea 	bl	40a11c <__aeabi_cdcmpeq>
  40a148:	bf34      	ite	cc
  40a14a:	2001      	movcc	r0, #1
  40a14c:	2000      	movcs	r0, #0
  40a14e:	f85d fb08 	ldr.w	pc, [sp], #8
  40a152:	bf00      	nop

0040a154 <__aeabi_dcmple>:
  40a154:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a158:	f7ff ffe0 	bl	40a11c <__aeabi_cdcmpeq>
  40a15c:	bf94      	ite	ls
  40a15e:	2001      	movls	r0, #1
  40a160:	2000      	movhi	r0, #0
  40a162:	f85d fb08 	ldr.w	pc, [sp], #8
  40a166:	bf00      	nop

0040a168 <__aeabi_dcmpge>:
  40a168:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a16c:	f7ff ffce 	bl	40a10c <__aeabi_cdrcmple>
  40a170:	bf94      	ite	ls
  40a172:	2001      	movls	r0, #1
  40a174:	2000      	movhi	r0, #0
  40a176:	f85d fb08 	ldr.w	pc, [sp], #8
  40a17a:	bf00      	nop

0040a17c <__aeabi_dcmpgt>:
  40a17c:	f84d ed08 	str.w	lr, [sp, #-8]!
  40a180:	f7ff ffc4 	bl	40a10c <__aeabi_cdrcmple>
  40a184:	bf34      	ite	cc
  40a186:	2001      	movcc	r0, #1
  40a188:	2000      	movcs	r0, #0
  40a18a:	f85d fb08 	ldr.w	pc, [sp], #8
  40a18e:	bf00      	nop

0040a190 <__aeabi_d2iz>:
  40a190:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40a194:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40a198:	d215      	bcs.n	40a1c6 <__aeabi_d2iz+0x36>
  40a19a:	d511      	bpl.n	40a1c0 <__aeabi_d2iz+0x30>
  40a19c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40a1a0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40a1a4:	d912      	bls.n	40a1cc <__aeabi_d2iz+0x3c>
  40a1a6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40a1aa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40a1ae:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40a1b2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40a1b6:	fa23 f002 	lsr.w	r0, r3, r2
  40a1ba:	bf18      	it	ne
  40a1bc:	4240      	negne	r0, r0
  40a1be:	4770      	bx	lr
  40a1c0:	f04f 0000 	mov.w	r0, #0
  40a1c4:	4770      	bx	lr
  40a1c6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40a1ca:	d105      	bne.n	40a1d8 <__aeabi_d2iz+0x48>
  40a1cc:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  40a1d0:	bf08      	it	eq
  40a1d2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40a1d6:	4770      	bx	lr
  40a1d8:	f04f 0000 	mov.w	r0, #0
  40a1dc:	4770      	bx	lr
  40a1de:	bf00      	nop

0040a1e0 <__aeabi_d2uiz>:
  40a1e0:	004a      	lsls	r2, r1, #1
  40a1e2:	d211      	bcs.n	40a208 <__aeabi_d2uiz+0x28>
  40a1e4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40a1e8:	d211      	bcs.n	40a20e <__aeabi_d2uiz+0x2e>
  40a1ea:	d50d      	bpl.n	40a208 <__aeabi_d2uiz+0x28>
  40a1ec:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  40a1f0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40a1f4:	d40e      	bmi.n	40a214 <__aeabi_d2uiz+0x34>
  40a1f6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40a1fa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40a1fe:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40a202:	fa23 f002 	lsr.w	r0, r3, r2
  40a206:	4770      	bx	lr
  40a208:	f04f 0000 	mov.w	r0, #0
  40a20c:	4770      	bx	lr
  40a20e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40a212:	d102      	bne.n	40a21a <__aeabi_d2uiz+0x3a>
  40a214:	f04f 30ff 	mov.w	r0, #4294967295
  40a218:	4770      	bx	lr
  40a21a:	f04f 0000 	mov.w	r0, #0
  40a21e:	4770      	bx	lr

0040a220 <__aeabi_d2f>:
  40a220:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40a224:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  40a228:	bf24      	itt	cs
  40a22a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  40a22e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  40a232:	d90d      	bls.n	40a250 <__aeabi_d2f+0x30>
  40a234:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40a238:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  40a23c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  40a240:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  40a244:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  40a248:	bf08      	it	eq
  40a24a:	f020 0001 	biceq.w	r0, r0, #1
  40a24e:	4770      	bx	lr
  40a250:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  40a254:	d121      	bne.n	40a29a <__aeabi_d2f+0x7a>
  40a256:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  40a25a:	bfbc      	itt	lt
  40a25c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  40a260:	4770      	bxlt	lr
  40a262:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40a266:	ea4f 5252 	mov.w	r2, r2, lsr #21
  40a26a:	f1c2 0218 	rsb	r2, r2, #24
  40a26e:	f1c2 0c20 	rsb	ip, r2, #32
  40a272:	fa10 f30c 	lsls.w	r3, r0, ip
  40a276:	fa20 f002 	lsr.w	r0, r0, r2
  40a27a:	bf18      	it	ne
  40a27c:	f040 0001 	orrne.w	r0, r0, #1
  40a280:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40a284:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  40a288:	fa03 fc0c 	lsl.w	ip, r3, ip
  40a28c:	ea40 000c 	orr.w	r0, r0, ip
  40a290:	fa23 f302 	lsr.w	r3, r3, r2
  40a294:	ea4f 0343 	mov.w	r3, r3, lsl #1
  40a298:	e7cc      	b.n	40a234 <__aeabi_d2f+0x14>
  40a29a:	ea7f 5362 	mvns.w	r3, r2, asr #21
  40a29e:	d107      	bne.n	40a2b0 <__aeabi_d2f+0x90>
  40a2a0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  40a2a4:	bf1e      	ittt	ne
  40a2a6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  40a2aa:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  40a2ae:	4770      	bxne	lr
  40a2b0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  40a2b4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40a2b8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40a2bc:	4770      	bx	lr
  40a2be:	bf00      	nop

0040a2c0 <__aeabi_frsub>:
  40a2c0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  40a2c4:	e002      	b.n	40a2cc <__addsf3>
  40a2c6:	bf00      	nop

0040a2c8 <__aeabi_fsub>:
  40a2c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0040a2cc <__addsf3>:
  40a2cc:	0042      	lsls	r2, r0, #1
  40a2ce:	bf1f      	itttt	ne
  40a2d0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  40a2d4:	ea92 0f03 	teqne	r2, r3
  40a2d8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  40a2dc:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40a2e0:	d06a      	beq.n	40a3b8 <__addsf3+0xec>
  40a2e2:	ea4f 6212 	mov.w	r2, r2, lsr #24
  40a2e6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  40a2ea:	bfc1      	itttt	gt
  40a2ec:	18d2      	addgt	r2, r2, r3
  40a2ee:	4041      	eorgt	r1, r0
  40a2f0:	4048      	eorgt	r0, r1
  40a2f2:	4041      	eorgt	r1, r0
  40a2f4:	bfb8      	it	lt
  40a2f6:	425b      	neglt	r3, r3
  40a2f8:	2b19      	cmp	r3, #25
  40a2fa:	bf88      	it	hi
  40a2fc:	4770      	bxhi	lr
  40a2fe:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  40a302:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40a306:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  40a30a:	bf18      	it	ne
  40a30c:	4240      	negne	r0, r0
  40a30e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40a312:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  40a316:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  40a31a:	bf18      	it	ne
  40a31c:	4249      	negne	r1, r1
  40a31e:	ea92 0f03 	teq	r2, r3
  40a322:	d03f      	beq.n	40a3a4 <__addsf3+0xd8>
  40a324:	f1a2 0201 	sub.w	r2, r2, #1
  40a328:	fa41 fc03 	asr.w	ip, r1, r3
  40a32c:	eb10 000c 	adds.w	r0, r0, ip
  40a330:	f1c3 0320 	rsb	r3, r3, #32
  40a334:	fa01 f103 	lsl.w	r1, r1, r3
  40a338:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  40a33c:	d502      	bpl.n	40a344 <__addsf3+0x78>
  40a33e:	4249      	negs	r1, r1
  40a340:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  40a344:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  40a348:	d313      	bcc.n	40a372 <__addsf3+0xa6>
  40a34a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  40a34e:	d306      	bcc.n	40a35e <__addsf3+0x92>
  40a350:	0840      	lsrs	r0, r0, #1
  40a352:	ea4f 0131 	mov.w	r1, r1, rrx
  40a356:	f102 0201 	add.w	r2, r2, #1
  40a35a:	2afe      	cmp	r2, #254	; 0xfe
  40a35c:	d251      	bcs.n	40a402 <__addsf3+0x136>
  40a35e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  40a362:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40a366:	bf08      	it	eq
  40a368:	f020 0001 	biceq.w	r0, r0, #1
  40a36c:	ea40 0003 	orr.w	r0, r0, r3
  40a370:	4770      	bx	lr
  40a372:	0049      	lsls	r1, r1, #1
  40a374:	eb40 0000 	adc.w	r0, r0, r0
  40a378:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  40a37c:	f1a2 0201 	sub.w	r2, r2, #1
  40a380:	d1ed      	bne.n	40a35e <__addsf3+0x92>
  40a382:	fab0 fc80 	clz	ip, r0
  40a386:	f1ac 0c08 	sub.w	ip, ip, #8
  40a38a:	ebb2 020c 	subs.w	r2, r2, ip
  40a38e:	fa00 f00c 	lsl.w	r0, r0, ip
  40a392:	bfaa      	itet	ge
  40a394:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  40a398:	4252      	neglt	r2, r2
  40a39a:	4318      	orrge	r0, r3
  40a39c:	bfbc      	itt	lt
  40a39e:	40d0      	lsrlt	r0, r2
  40a3a0:	4318      	orrlt	r0, r3
  40a3a2:	4770      	bx	lr
  40a3a4:	f092 0f00 	teq	r2, #0
  40a3a8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  40a3ac:	bf06      	itte	eq
  40a3ae:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  40a3b2:	3201      	addeq	r2, #1
  40a3b4:	3b01      	subne	r3, #1
  40a3b6:	e7b5      	b.n	40a324 <__addsf3+0x58>
  40a3b8:	ea4f 0341 	mov.w	r3, r1, lsl #1
  40a3bc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  40a3c0:	bf18      	it	ne
  40a3c2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  40a3c6:	d021      	beq.n	40a40c <__addsf3+0x140>
  40a3c8:	ea92 0f03 	teq	r2, r3
  40a3cc:	d004      	beq.n	40a3d8 <__addsf3+0x10c>
  40a3ce:	f092 0f00 	teq	r2, #0
  40a3d2:	bf08      	it	eq
  40a3d4:	4608      	moveq	r0, r1
  40a3d6:	4770      	bx	lr
  40a3d8:	ea90 0f01 	teq	r0, r1
  40a3dc:	bf1c      	itt	ne
  40a3de:	2000      	movne	r0, #0
  40a3e0:	4770      	bxne	lr
  40a3e2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  40a3e6:	d104      	bne.n	40a3f2 <__addsf3+0x126>
  40a3e8:	0040      	lsls	r0, r0, #1
  40a3ea:	bf28      	it	cs
  40a3ec:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  40a3f0:	4770      	bx	lr
  40a3f2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  40a3f6:	bf3c      	itt	cc
  40a3f8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  40a3fc:	4770      	bxcc	lr
  40a3fe:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  40a402:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  40a406:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40a40a:	4770      	bx	lr
  40a40c:	ea7f 6222 	mvns.w	r2, r2, asr #24
  40a410:	bf16      	itet	ne
  40a412:	4608      	movne	r0, r1
  40a414:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  40a418:	4601      	movne	r1, r0
  40a41a:	0242      	lsls	r2, r0, #9
  40a41c:	bf06      	itte	eq
  40a41e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  40a422:	ea90 0f01 	teqeq	r0, r1
  40a426:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  40a42a:	4770      	bx	lr

0040a42c <__aeabi_ui2f>:
  40a42c:	f04f 0300 	mov.w	r3, #0
  40a430:	e004      	b.n	40a43c <__aeabi_i2f+0x8>
  40a432:	bf00      	nop

0040a434 <__aeabi_i2f>:
  40a434:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  40a438:	bf48      	it	mi
  40a43a:	4240      	negmi	r0, r0
  40a43c:	ea5f 0c00 	movs.w	ip, r0
  40a440:	bf08      	it	eq
  40a442:	4770      	bxeq	lr
  40a444:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  40a448:	4601      	mov	r1, r0
  40a44a:	f04f 0000 	mov.w	r0, #0
  40a44e:	e01c      	b.n	40a48a <__aeabi_l2f+0x2a>

0040a450 <__aeabi_ul2f>:
  40a450:	ea50 0201 	orrs.w	r2, r0, r1
  40a454:	bf08      	it	eq
  40a456:	4770      	bxeq	lr
  40a458:	f04f 0300 	mov.w	r3, #0
  40a45c:	e00a      	b.n	40a474 <__aeabi_l2f+0x14>
  40a45e:	bf00      	nop

0040a460 <__aeabi_l2f>:
  40a460:	ea50 0201 	orrs.w	r2, r0, r1
  40a464:	bf08      	it	eq
  40a466:	4770      	bxeq	lr
  40a468:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  40a46c:	d502      	bpl.n	40a474 <__aeabi_l2f+0x14>
  40a46e:	4240      	negs	r0, r0
  40a470:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40a474:	ea5f 0c01 	movs.w	ip, r1
  40a478:	bf02      	ittt	eq
  40a47a:	4684      	moveq	ip, r0
  40a47c:	4601      	moveq	r1, r0
  40a47e:	2000      	moveq	r0, #0
  40a480:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  40a484:	bf08      	it	eq
  40a486:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  40a48a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  40a48e:	fabc f28c 	clz	r2, ip
  40a492:	3a08      	subs	r2, #8
  40a494:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  40a498:	db10      	blt.n	40a4bc <__aeabi_l2f+0x5c>
  40a49a:	fa01 fc02 	lsl.w	ip, r1, r2
  40a49e:	4463      	add	r3, ip
  40a4a0:	fa00 fc02 	lsl.w	ip, r0, r2
  40a4a4:	f1c2 0220 	rsb	r2, r2, #32
  40a4a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40a4ac:	fa20 f202 	lsr.w	r2, r0, r2
  40a4b0:	eb43 0002 	adc.w	r0, r3, r2
  40a4b4:	bf08      	it	eq
  40a4b6:	f020 0001 	biceq.w	r0, r0, #1
  40a4ba:	4770      	bx	lr
  40a4bc:	f102 0220 	add.w	r2, r2, #32
  40a4c0:	fa01 fc02 	lsl.w	ip, r1, r2
  40a4c4:	f1c2 0220 	rsb	r2, r2, #32
  40a4c8:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  40a4cc:	fa21 f202 	lsr.w	r2, r1, r2
  40a4d0:	eb43 0002 	adc.w	r0, r3, r2
  40a4d4:	bf08      	it	eq
  40a4d6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  40a4da:	4770      	bx	lr

0040a4dc <__aeabi_fmul>:
  40a4dc:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40a4e0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  40a4e4:	bf1e      	ittt	ne
  40a4e6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  40a4ea:	ea92 0f0c 	teqne	r2, ip
  40a4ee:	ea93 0f0c 	teqne	r3, ip
  40a4f2:	d06f      	beq.n	40a5d4 <__aeabi_fmul+0xf8>
  40a4f4:	441a      	add	r2, r3
  40a4f6:	ea80 0c01 	eor.w	ip, r0, r1
  40a4fa:	0240      	lsls	r0, r0, #9
  40a4fc:	bf18      	it	ne
  40a4fe:	ea5f 2141 	movsne.w	r1, r1, lsl #9
  40a502:	d01e      	beq.n	40a542 <__aeabi_fmul+0x66>
  40a504:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
  40a508:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
  40a50c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
  40a510:	fba0 3101 	umull	r3, r1, r0, r1
  40a514:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  40a518:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
  40a51c:	bf3e      	ittt	cc
  40a51e:	0049      	lslcc	r1, r1, #1
  40a520:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
  40a524:	005b      	lslcc	r3, r3, #1
  40a526:	ea40 0001 	orr.w	r0, r0, r1
  40a52a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
  40a52e:	2afd      	cmp	r2, #253	; 0xfd
  40a530:	d81d      	bhi.n	40a56e <__aeabi_fmul+0x92>
  40a532:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
  40a536:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40a53a:	bf08      	it	eq
  40a53c:	f020 0001 	biceq.w	r0, r0, #1
  40a540:	4770      	bx	lr
  40a542:	f090 0f00 	teq	r0, #0
  40a546:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  40a54a:	bf08      	it	eq
  40a54c:	0249      	lsleq	r1, r1, #9
  40a54e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  40a552:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
  40a556:	3a7f      	subs	r2, #127	; 0x7f
  40a558:	bfc2      	ittt	gt
  40a55a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  40a55e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  40a562:	4770      	bxgt	lr
  40a564:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40a568:	f04f 0300 	mov.w	r3, #0
  40a56c:	3a01      	subs	r2, #1
  40a56e:	dc5d      	bgt.n	40a62c <__aeabi_fmul+0x150>
  40a570:	f112 0f19 	cmn.w	r2, #25
  40a574:	bfdc      	itt	le
  40a576:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
  40a57a:	4770      	bxle	lr
  40a57c:	f1c2 0200 	rsb	r2, r2, #0
  40a580:	0041      	lsls	r1, r0, #1
  40a582:	fa21 f102 	lsr.w	r1, r1, r2
  40a586:	f1c2 0220 	rsb	r2, r2, #32
  40a58a:	fa00 fc02 	lsl.w	ip, r0, r2
  40a58e:	ea5f 0031 	movs.w	r0, r1, rrx
  40a592:	f140 0000 	adc.w	r0, r0, #0
  40a596:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
  40a59a:	bf08      	it	eq
  40a59c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  40a5a0:	4770      	bx	lr
  40a5a2:	f092 0f00 	teq	r2, #0
  40a5a6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  40a5aa:	bf02      	ittt	eq
  40a5ac:	0040      	lsleq	r0, r0, #1
  40a5ae:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  40a5b2:	3a01      	subeq	r2, #1
  40a5b4:	d0f9      	beq.n	40a5aa <__aeabi_fmul+0xce>
  40a5b6:	ea40 000c 	orr.w	r0, r0, ip
  40a5ba:	f093 0f00 	teq	r3, #0
  40a5be:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40a5c2:	bf02      	ittt	eq
  40a5c4:	0049      	lsleq	r1, r1, #1
  40a5c6:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  40a5ca:	3b01      	subeq	r3, #1
  40a5cc:	d0f9      	beq.n	40a5c2 <__aeabi_fmul+0xe6>
  40a5ce:	ea41 010c 	orr.w	r1, r1, ip
  40a5d2:	e78f      	b.n	40a4f4 <__aeabi_fmul+0x18>
  40a5d4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  40a5d8:	ea92 0f0c 	teq	r2, ip
  40a5dc:	bf18      	it	ne
  40a5de:	ea93 0f0c 	teqne	r3, ip
  40a5e2:	d00a      	beq.n	40a5fa <__aeabi_fmul+0x11e>
  40a5e4:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  40a5e8:	bf18      	it	ne
  40a5ea:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  40a5ee:	d1d8      	bne.n	40a5a2 <__aeabi_fmul+0xc6>
  40a5f0:	ea80 0001 	eor.w	r0, r0, r1
  40a5f4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  40a5f8:	4770      	bx	lr
  40a5fa:	f090 0f00 	teq	r0, #0
  40a5fe:	bf17      	itett	ne
  40a600:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
  40a604:	4608      	moveq	r0, r1
  40a606:	f091 0f00 	teqne	r1, #0
  40a60a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
  40a60e:	d014      	beq.n	40a63a <__aeabi_fmul+0x15e>
  40a610:	ea92 0f0c 	teq	r2, ip
  40a614:	d101      	bne.n	40a61a <__aeabi_fmul+0x13e>
  40a616:	0242      	lsls	r2, r0, #9
  40a618:	d10f      	bne.n	40a63a <__aeabi_fmul+0x15e>
  40a61a:	ea93 0f0c 	teq	r3, ip
  40a61e:	d103      	bne.n	40a628 <__aeabi_fmul+0x14c>
  40a620:	024b      	lsls	r3, r1, #9
  40a622:	bf18      	it	ne
  40a624:	4608      	movne	r0, r1
  40a626:	d108      	bne.n	40a63a <__aeabi_fmul+0x15e>
  40a628:	ea80 0001 	eor.w	r0, r0, r1
  40a62c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
  40a630:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40a634:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40a638:	4770      	bx	lr
  40a63a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  40a63e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
  40a642:	4770      	bx	lr

0040a644 <__aeabi_fdiv>:
  40a644:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40a648:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
  40a64c:	bf1e      	ittt	ne
  40a64e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
  40a652:	ea92 0f0c 	teqne	r2, ip
  40a656:	ea93 0f0c 	teqne	r3, ip
  40a65a:	d069      	beq.n	40a730 <__aeabi_fdiv+0xec>
  40a65c:	eba2 0203 	sub.w	r2, r2, r3
  40a660:	ea80 0c01 	eor.w	ip, r0, r1
  40a664:	0249      	lsls	r1, r1, #9
  40a666:	ea4f 2040 	mov.w	r0, r0, lsl #9
  40a66a:	d037      	beq.n	40a6dc <__aeabi_fdiv+0x98>
  40a66c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  40a670:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
  40a674:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
  40a678:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
  40a67c:	428b      	cmp	r3, r1
  40a67e:	bf38      	it	cc
  40a680:	005b      	lslcc	r3, r3, #1
  40a682:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
  40a686:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
  40a68a:	428b      	cmp	r3, r1
  40a68c:	bf24      	itt	cs
  40a68e:	1a5b      	subcs	r3, r3, r1
  40a690:	ea40 000c 	orrcs.w	r0, r0, ip
  40a694:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
  40a698:	bf24      	itt	cs
  40a69a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
  40a69e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  40a6a2:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
  40a6a6:	bf24      	itt	cs
  40a6a8:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
  40a6ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40a6b0:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
  40a6b4:	bf24      	itt	cs
  40a6b6:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
  40a6ba:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  40a6be:	011b      	lsls	r3, r3, #4
  40a6c0:	bf18      	it	ne
  40a6c2:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
  40a6c6:	d1e0      	bne.n	40a68a <__aeabi_fdiv+0x46>
  40a6c8:	2afd      	cmp	r2, #253	; 0xfd
  40a6ca:	f63f af50 	bhi.w	40a56e <__aeabi_fmul+0x92>
  40a6ce:	428b      	cmp	r3, r1
  40a6d0:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  40a6d4:	bf08      	it	eq
  40a6d6:	f020 0001 	biceq.w	r0, r0, #1
  40a6da:	4770      	bx	lr
  40a6dc:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
  40a6e0:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
  40a6e4:	327f      	adds	r2, #127	; 0x7f
  40a6e6:	bfc2      	ittt	gt
  40a6e8:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
  40a6ec:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
  40a6f0:	4770      	bxgt	lr
  40a6f2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40a6f6:	f04f 0300 	mov.w	r3, #0
  40a6fa:	3a01      	subs	r2, #1
  40a6fc:	e737      	b.n	40a56e <__aeabi_fmul+0x92>
  40a6fe:	f092 0f00 	teq	r2, #0
  40a702:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
  40a706:	bf02      	ittt	eq
  40a708:	0040      	lsleq	r0, r0, #1
  40a70a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
  40a70e:	3a01      	subeq	r2, #1
  40a710:	d0f9      	beq.n	40a706 <__aeabi_fdiv+0xc2>
  40a712:	ea40 000c 	orr.w	r0, r0, ip
  40a716:	f093 0f00 	teq	r3, #0
  40a71a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  40a71e:	bf02      	ittt	eq
  40a720:	0049      	lsleq	r1, r1, #1
  40a722:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
  40a726:	3b01      	subeq	r3, #1
  40a728:	d0f9      	beq.n	40a71e <__aeabi_fdiv+0xda>
  40a72a:	ea41 010c 	orr.w	r1, r1, ip
  40a72e:	e795      	b.n	40a65c <__aeabi_fdiv+0x18>
  40a730:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
  40a734:	ea92 0f0c 	teq	r2, ip
  40a738:	d108      	bne.n	40a74c <__aeabi_fdiv+0x108>
  40a73a:	0242      	lsls	r2, r0, #9
  40a73c:	f47f af7d 	bne.w	40a63a <__aeabi_fmul+0x15e>
  40a740:	ea93 0f0c 	teq	r3, ip
  40a744:	f47f af70 	bne.w	40a628 <__aeabi_fmul+0x14c>
  40a748:	4608      	mov	r0, r1
  40a74a:	e776      	b.n	40a63a <__aeabi_fmul+0x15e>
  40a74c:	ea93 0f0c 	teq	r3, ip
  40a750:	d104      	bne.n	40a75c <__aeabi_fdiv+0x118>
  40a752:	024b      	lsls	r3, r1, #9
  40a754:	f43f af4c 	beq.w	40a5f0 <__aeabi_fmul+0x114>
  40a758:	4608      	mov	r0, r1
  40a75a:	e76e      	b.n	40a63a <__aeabi_fmul+0x15e>
  40a75c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
  40a760:	bf18      	it	ne
  40a762:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
  40a766:	d1ca      	bne.n	40a6fe <__aeabi_fdiv+0xba>
  40a768:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
  40a76c:	f47f af5c 	bne.w	40a628 <__aeabi_fmul+0x14c>
  40a770:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  40a774:	f47f af3c 	bne.w	40a5f0 <__aeabi_fmul+0x114>
  40a778:	e75f      	b.n	40a63a <__aeabi_fmul+0x15e>
  40a77a:	bf00      	nop

0040a77c <atof>:
  40a77c:	2100      	movs	r1, #0
  40a77e:	f001 bb7b 	b.w	40be78 <strtod>
  40a782:	bf00      	nop

0040a784 <__libc_init_array>:
  40a784:	b570      	push	{r4, r5, r6, lr}
  40a786:	4e0f      	ldr	r6, [pc, #60]	; (40a7c4 <__libc_init_array+0x40>)
  40a788:	4d0f      	ldr	r5, [pc, #60]	; (40a7c8 <__libc_init_array+0x44>)
  40a78a:	1b76      	subs	r6, r6, r5
  40a78c:	10b6      	asrs	r6, r6, #2
  40a78e:	d007      	beq.n	40a7a0 <__libc_init_array+0x1c>
  40a790:	3d04      	subs	r5, #4
  40a792:	2400      	movs	r4, #0
  40a794:	3401      	adds	r4, #1
  40a796:	f855 3f04 	ldr.w	r3, [r5, #4]!
  40a79a:	4798      	blx	r3
  40a79c:	42a6      	cmp	r6, r4
  40a79e:	d1f9      	bne.n	40a794 <__libc_init_array+0x10>
  40a7a0:	4e0a      	ldr	r6, [pc, #40]	; (40a7cc <__libc_init_array+0x48>)
  40a7a2:	4d0b      	ldr	r5, [pc, #44]	; (40a7d0 <__libc_init_array+0x4c>)
  40a7a4:	f008 fd02 	bl	4131ac <_init>
  40a7a8:	1b76      	subs	r6, r6, r5
  40a7aa:	10b6      	asrs	r6, r6, #2
  40a7ac:	d008      	beq.n	40a7c0 <__libc_init_array+0x3c>
  40a7ae:	3d04      	subs	r5, #4
  40a7b0:	2400      	movs	r4, #0
  40a7b2:	3401      	adds	r4, #1
  40a7b4:	f855 3f04 	ldr.w	r3, [r5, #4]!
  40a7b8:	4798      	blx	r3
  40a7ba:	42a6      	cmp	r6, r4
  40a7bc:	d1f9      	bne.n	40a7b2 <__libc_init_array+0x2e>
  40a7be:	bd70      	pop	{r4, r5, r6, pc}
  40a7c0:	bd70      	pop	{r4, r5, r6, pc}
  40a7c2:	bf00      	nop
  40a7c4:	004131b8 	.word	0x004131b8
  40a7c8:	004131b8 	.word	0x004131b8
  40a7cc:	004131c0 	.word	0x004131c0
  40a7d0:	004131b8 	.word	0x004131b8

0040a7d4 <iprintf>:
  40a7d4:	b40f      	push	{r0, r1, r2, r3}
  40a7d6:	b510      	push	{r4, lr}
  40a7d8:	4b07      	ldr	r3, [pc, #28]	; (40a7f8 <iprintf+0x24>)
  40a7da:	b082      	sub	sp, #8
  40a7dc:	ac04      	add	r4, sp, #16
  40a7de:	f854 2b04 	ldr.w	r2, [r4], #4
  40a7e2:	6818      	ldr	r0, [r3, #0]
  40a7e4:	4623      	mov	r3, r4
  40a7e6:	6881      	ldr	r1, [r0, #8]
  40a7e8:	9401      	str	r4, [sp, #4]
  40a7ea:	f002 fdf9 	bl	40d3e0 <_vfiprintf_r>
  40a7ee:	b002      	add	sp, #8
  40a7f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40a7f4:	b004      	add	sp, #16
  40a7f6:	4770      	bx	lr
  40a7f8:	20000578 	.word	0x20000578

0040a7fc <memcmp>:
  40a7fc:	2a03      	cmp	r2, #3
  40a7fe:	b470      	push	{r4, r5, r6}
  40a800:	d928      	bls.n	40a854 <memcmp+0x58>
  40a802:	ea40 0301 	orr.w	r3, r0, r1
  40a806:	079b      	lsls	r3, r3, #30
  40a808:	d013      	beq.n	40a832 <memcmp+0x36>
  40a80a:	7805      	ldrb	r5, [r0, #0]
  40a80c:	780c      	ldrb	r4, [r1, #0]
  40a80e:	42a5      	cmp	r5, r4
  40a810:	d124      	bne.n	40a85c <memcmp+0x60>
  40a812:	3a01      	subs	r2, #1
  40a814:	2300      	movs	r3, #0
  40a816:	e005      	b.n	40a824 <memcmp+0x28>
  40a818:	f810 5f01 	ldrb.w	r5, [r0, #1]!
  40a81c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
  40a820:	42a5      	cmp	r5, r4
  40a822:	d11b      	bne.n	40a85c <memcmp+0x60>
  40a824:	4293      	cmp	r3, r2
  40a826:	f103 0301 	add.w	r3, r3, #1
  40a82a:	d1f5      	bne.n	40a818 <memcmp+0x1c>
  40a82c:	2000      	movs	r0, #0
  40a82e:	bc70      	pop	{r4, r5, r6}
  40a830:	4770      	bx	lr
  40a832:	460c      	mov	r4, r1
  40a834:	4603      	mov	r3, r0
  40a836:	6825      	ldr	r5, [r4, #0]
  40a838:	681e      	ldr	r6, [r3, #0]
  40a83a:	4621      	mov	r1, r4
  40a83c:	42ae      	cmp	r6, r5
  40a83e:	4618      	mov	r0, r3
  40a840:	f104 0404 	add.w	r4, r4, #4
  40a844:	f103 0304 	add.w	r3, r3, #4
  40a848:	d104      	bne.n	40a854 <memcmp+0x58>
  40a84a:	3a04      	subs	r2, #4
  40a84c:	2a03      	cmp	r2, #3
  40a84e:	4618      	mov	r0, r3
  40a850:	4621      	mov	r1, r4
  40a852:	d8f0      	bhi.n	40a836 <memcmp+0x3a>
  40a854:	2a00      	cmp	r2, #0
  40a856:	d1d8      	bne.n	40a80a <memcmp+0xe>
  40a858:	4610      	mov	r0, r2
  40a85a:	e7e8      	b.n	40a82e <memcmp+0x32>
  40a85c:	1b28      	subs	r0, r5, r4
  40a85e:	bc70      	pop	{r4, r5, r6}
  40a860:	4770      	bx	lr
  40a862:	bf00      	nop

0040a864 <memcpy>:
  40a864:	4684      	mov	ip, r0
  40a866:	ea41 0300 	orr.w	r3, r1, r0
  40a86a:	f013 0303 	ands.w	r3, r3, #3
  40a86e:	d149      	bne.n	40a904 <memcpy+0xa0>
  40a870:	3a40      	subs	r2, #64	; 0x40
  40a872:	d323      	bcc.n	40a8bc <memcpy+0x58>
  40a874:	680b      	ldr	r3, [r1, #0]
  40a876:	6003      	str	r3, [r0, #0]
  40a878:	684b      	ldr	r3, [r1, #4]
  40a87a:	6043      	str	r3, [r0, #4]
  40a87c:	688b      	ldr	r3, [r1, #8]
  40a87e:	6083      	str	r3, [r0, #8]
  40a880:	68cb      	ldr	r3, [r1, #12]
  40a882:	60c3      	str	r3, [r0, #12]
  40a884:	690b      	ldr	r3, [r1, #16]
  40a886:	6103      	str	r3, [r0, #16]
  40a888:	694b      	ldr	r3, [r1, #20]
  40a88a:	6143      	str	r3, [r0, #20]
  40a88c:	698b      	ldr	r3, [r1, #24]
  40a88e:	6183      	str	r3, [r0, #24]
  40a890:	69cb      	ldr	r3, [r1, #28]
  40a892:	61c3      	str	r3, [r0, #28]
  40a894:	6a0b      	ldr	r3, [r1, #32]
  40a896:	6203      	str	r3, [r0, #32]
  40a898:	6a4b      	ldr	r3, [r1, #36]	; 0x24
  40a89a:	6243      	str	r3, [r0, #36]	; 0x24
  40a89c:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  40a89e:	6283      	str	r3, [r0, #40]	; 0x28
  40a8a0:	6acb      	ldr	r3, [r1, #44]	; 0x2c
  40a8a2:	62c3      	str	r3, [r0, #44]	; 0x2c
  40a8a4:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40a8a6:	6303      	str	r3, [r0, #48]	; 0x30
  40a8a8:	6b4b      	ldr	r3, [r1, #52]	; 0x34
  40a8aa:	6343      	str	r3, [r0, #52]	; 0x34
  40a8ac:	6b8b      	ldr	r3, [r1, #56]	; 0x38
  40a8ae:	6383      	str	r3, [r0, #56]	; 0x38
  40a8b0:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  40a8b2:	63c3      	str	r3, [r0, #60]	; 0x3c
  40a8b4:	3040      	adds	r0, #64	; 0x40
  40a8b6:	3140      	adds	r1, #64	; 0x40
  40a8b8:	3a40      	subs	r2, #64	; 0x40
  40a8ba:	d2db      	bcs.n	40a874 <memcpy+0x10>
  40a8bc:	3230      	adds	r2, #48	; 0x30
  40a8be:	d30b      	bcc.n	40a8d8 <memcpy+0x74>
  40a8c0:	680b      	ldr	r3, [r1, #0]
  40a8c2:	6003      	str	r3, [r0, #0]
  40a8c4:	684b      	ldr	r3, [r1, #4]
  40a8c6:	6043      	str	r3, [r0, #4]
  40a8c8:	688b      	ldr	r3, [r1, #8]
  40a8ca:	6083      	str	r3, [r0, #8]
  40a8cc:	68cb      	ldr	r3, [r1, #12]
  40a8ce:	60c3      	str	r3, [r0, #12]
  40a8d0:	3010      	adds	r0, #16
  40a8d2:	3110      	adds	r1, #16
  40a8d4:	3a10      	subs	r2, #16
  40a8d6:	d2f3      	bcs.n	40a8c0 <memcpy+0x5c>
  40a8d8:	320c      	adds	r2, #12
  40a8da:	d305      	bcc.n	40a8e8 <memcpy+0x84>
  40a8dc:	f851 3b04 	ldr.w	r3, [r1], #4
  40a8e0:	f840 3b04 	str.w	r3, [r0], #4
  40a8e4:	3a04      	subs	r2, #4
  40a8e6:	d2f9      	bcs.n	40a8dc <memcpy+0x78>
  40a8e8:	3204      	adds	r2, #4
  40a8ea:	d008      	beq.n	40a8fe <memcpy+0x9a>
  40a8ec:	07d2      	lsls	r2, r2, #31
  40a8ee:	bf1c      	itt	ne
  40a8f0:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40a8f4:	f800 3b01 	strbne.w	r3, [r0], #1
  40a8f8:	d301      	bcc.n	40a8fe <memcpy+0x9a>
  40a8fa:	880b      	ldrh	r3, [r1, #0]
  40a8fc:	8003      	strh	r3, [r0, #0]
  40a8fe:	4660      	mov	r0, ip
  40a900:	4770      	bx	lr
  40a902:	bf00      	nop
  40a904:	2a08      	cmp	r2, #8
  40a906:	d313      	bcc.n	40a930 <memcpy+0xcc>
  40a908:	078b      	lsls	r3, r1, #30
  40a90a:	d0b1      	beq.n	40a870 <memcpy+0xc>
  40a90c:	f010 0303 	ands.w	r3, r0, #3
  40a910:	d0ae      	beq.n	40a870 <memcpy+0xc>
  40a912:	f1c3 0304 	rsb	r3, r3, #4
  40a916:	1ad2      	subs	r2, r2, r3
  40a918:	07db      	lsls	r3, r3, #31
  40a91a:	bf1c      	itt	ne
  40a91c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40a920:	f800 3b01 	strbne.w	r3, [r0], #1
  40a924:	d3a4      	bcc.n	40a870 <memcpy+0xc>
  40a926:	f831 3b02 	ldrh.w	r3, [r1], #2
  40a92a:	f820 3b02 	strh.w	r3, [r0], #2
  40a92e:	e79f      	b.n	40a870 <memcpy+0xc>
  40a930:	3a04      	subs	r2, #4
  40a932:	d3d9      	bcc.n	40a8e8 <memcpy+0x84>
  40a934:	3a01      	subs	r2, #1
  40a936:	f811 3b01 	ldrb.w	r3, [r1], #1
  40a93a:	f800 3b01 	strb.w	r3, [r0], #1
  40a93e:	d2f9      	bcs.n	40a934 <memcpy+0xd0>
  40a940:	780b      	ldrb	r3, [r1, #0]
  40a942:	7003      	strb	r3, [r0, #0]
  40a944:	784b      	ldrb	r3, [r1, #1]
  40a946:	7043      	strb	r3, [r0, #1]
  40a948:	788b      	ldrb	r3, [r1, #2]
  40a94a:	7083      	strb	r3, [r0, #2]
  40a94c:	4660      	mov	r0, ip
  40a94e:	4770      	bx	lr

0040a950 <memset>:
  40a950:	b4f0      	push	{r4, r5, r6, r7}
  40a952:	0784      	lsls	r4, r0, #30
  40a954:	d043      	beq.n	40a9de <memset+0x8e>
  40a956:	1e54      	subs	r4, r2, #1
  40a958:	2a00      	cmp	r2, #0
  40a95a:	d03e      	beq.n	40a9da <memset+0x8a>
  40a95c:	b2cd      	uxtb	r5, r1
  40a95e:	4603      	mov	r3, r0
  40a960:	e003      	b.n	40a96a <memset+0x1a>
  40a962:	1e62      	subs	r2, r4, #1
  40a964:	2c00      	cmp	r4, #0
  40a966:	d038      	beq.n	40a9da <memset+0x8a>
  40a968:	4614      	mov	r4, r2
  40a96a:	f803 5b01 	strb.w	r5, [r3], #1
  40a96e:	079a      	lsls	r2, r3, #30
  40a970:	d1f7      	bne.n	40a962 <memset+0x12>
  40a972:	2c03      	cmp	r4, #3
  40a974:	d92a      	bls.n	40a9cc <memset+0x7c>
  40a976:	b2cd      	uxtb	r5, r1
  40a978:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40a97c:	2c0f      	cmp	r4, #15
  40a97e:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40a982:	d915      	bls.n	40a9b0 <memset+0x60>
  40a984:	f1a4 0710 	sub.w	r7, r4, #16
  40a988:	093f      	lsrs	r7, r7, #4
  40a98a:	f103 0610 	add.w	r6, r3, #16
  40a98e:	eb06 1607 	add.w	r6, r6, r7, lsl #4
  40a992:	461a      	mov	r2, r3
  40a994:	6015      	str	r5, [r2, #0]
  40a996:	6055      	str	r5, [r2, #4]
  40a998:	6095      	str	r5, [r2, #8]
  40a99a:	60d5      	str	r5, [r2, #12]
  40a99c:	3210      	adds	r2, #16
  40a99e:	42b2      	cmp	r2, r6
  40a9a0:	d1f8      	bne.n	40a994 <memset+0x44>
  40a9a2:	f004 040f 	and.w	r4, r4, #15
  40a9a6:	3701      	adds	r7, #1
  40a9a8:	2c03      	cmp	r4, #3
  40a9aa:	eb03 1307 	add.w	r3, r3, r7, lsl #4
  40a9ae:	d90d      	bls.n	40a9cc <memset+0x7c>
  40a9b0:	461e      	mov	r6, r3
  40a9b2:	4622      	mov	r2, r4
  40a9b4:	3a04      	subs	r2, #4
  40a9b6:	2a03      	cmp	r2, #3
  40a9b8:	f846 5b04 	str.w	r5, [r6], #4
  40a9bc:	d8fa      	bhi.n	40a9b4 <memset+0x64>
  40a9be:	1f22      	subs	r2, r4, #4
  40a9c0:	f022 0203 	bic.w	r2, r2, #3
  40a9c4:	3204      	adds	r2, #4
  40a9c6:	4413      	add	r3, r2
  40a9c8:	f004 0403 	and.w	r4, r4, #3
  40a9cc:	b12c      	cbz	r4, 40a9da <memset+0x8a>
  40a9ce:	b2c9      	uxtb	r1, r1
  40a9d0:	441c      	add	r4, r3
  40a9d2:	f803 1b01 	strb.w	r1, [r3], #1
  40a9d6:	42a3      	cmp	r3, r4
  40a9d8:	d1fb      	bne.n	40a9d2 <memset+0x82>
  40a9da:	bcf0      	pop	{r4, r5, r6, r7}
  40a9dc:	4770      	bx	lr
  40a9de:	4614      	mov	r4, r2
  40a9e0:	4603      	mov	r3, r0
  40a9e2:	e7c6      	b.n	40a972 <memset+0x22>

0040a9e4 <setbuf>:
  40a9e4:	2900      	cmp	r1, #0
  40a9e6:	bf0c      	ite	eq
  40a9e8:	2202      	moveq	r2, #2
  40a9ea:	2200      	movne	r2, #0
  40a9ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40a9f0:	f000 b800 	b.w	40a9f4 <setvbuf>

0040a9f4 <setvbuf>:
  40a9f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40a9f8:	4d3c      	ldr	r5, [pc, #240]	; (40aaec <setvbuf+0xf8>)
  40a9fa:	4604      	mov	r4, r0
  40a9fc:	682d      	ldr	r5, [r5, #0]
  40a9fe:	4688      	mov	r8, r1
  40aa00:	4616      	mov	r6, r2
  40aa02:	461f      	mov	r7, r3
  40aa04:	b115      	cbz	r5, 40aa0c <setvbuf+0x18>
  40aa06:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40aa08:	2b00      	cmp	r3, #0
  40aa0a:	d04f      	beq.n	40aaac <setvbuf+0xb8>
  40aa0c:	2e02      	cmp	r6, #2
  40aa0e:	d830      	bhi.n	40aa72 <setvbuf+0x7e>
  40aa10:	2f00      	cmp	r7, #0
  40aa12:	db2e      	blt.n	40aa72 <setvbuf+0x7e>
  40aa14:	4628      	mov	r0, r5
  40aa16:	4621      	mov	r1, r4
  40aa18:	f004 fc3e 	bl	40f298 <_fflush_r>
  40aa1c:	89a3      	ldrh	r3, [r4, #12]
  40aa1e:	2200      	movs	r2, #0
  40aa20:	6062      	str	r2, [r4, #4]
  40aa22:	61a2      	str	r2, [r4, #24]
  40aa24:	061a      	lsls	r2, r3, #24
  40aa26:	d428      	bmi.n	40aa7a <setvbuf+0x86>
  40aa28:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  40aa2c:	b29b      	uxth	r3, r3
  40aa2e:	2e02      	cmp	r6, #2
  40aa30:	81a3      	strh	r3, [r4, #12]
  40aa32:	d02d      	beq.n	40aa90 <setvbuf+0x9c>
  40aa34:	f1b8 0f00 	cmp.w	r8, #0
  40aa38:	d03c      	beq.n	40aab4 <setvbuf+0xc0>
  40aa3a:	2e01      	cmp	r6, #1
  40aa3c:	d013      	beq.n	40aa66 <setvbuf+0x72>
  40aa3e:	b29b      	uxth	r3, r3
  40aa40:	f003 0008 	and.w	r0, r3, #8
  40aa44:	4a2a      	ldr	r2, [pc, #168]	; (40aaf0 <setvbuf+0xfc>)
  40aa46:	b280      	uxth	r0, r0
  40aa48:	63ea      	str	r2, [r5, #60]	; 0x3c
  40aa4a:	f8c4 8000 	str.w	r8, [r4]
  40aa4e:	f8c4 8010 	str.w	r8, [r4, #16]
  40aa52:	6167      	str	r7, [r4, #20]
  40aa54:	b178      	cbz	r0, 40aa76 <setvbuf+0x82>
  40aa56:	f013 0f03 	tst.w	r3, #3
  40aa5a:	bf18      	it	ne
  40aa5c:	2700      	movne	r7, #0
  40aa5e:	60a7      	str	r7, [r4, #8]
  40aa60:	2000      	movs	r0, #0
  40aa62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40aa66:	f043 0301 	orr.w	r3, r3, #1
  40aa6a:	427a      	negs	r2, r7
  40aa6c:	81a3      	strh	r3, [r4, #12]
  40aa6e:	61a2      	str	r2, [r4, #24]
  40aa70:	e7e5      	b.n	40aa3e <setvbuf+0x4a>
  40aa72:	f04f 30ff 	mov.w	r0, #4294967295
  40aa76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40aa7a:	4628      	mov	r0, r5
  40aa7c:	6921      	ldr	r1, [r4, #16]
  40aa7e:	f004 fd6b 	bl	40f558 <_free_r>
  40aa82:	89a3      	ldrh	r3, [r4, #12]
  40aa84:	2e02      	cmp	r6, #2
  40aa86:	f023 0383 	bic.w	r3, r3, #131	; 0x83
  40aa8a:	b29b      	uxth	r3, r3
  40aa8c:	81a3      	strh	r3, [r4, #12]
  40aa8e:	d1d1      	bne.n	40aa34 <setvbuf+0x40>
  40aa90:	2000      	movs	r0, #0
  40aa92:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40aa96:	f043 0302 	orr.w	r3, r3, #2
  40aa9a:	2500      	movs	r5, #0
  40aa9c:	2101      	movs	r1, #1
  40aa9e:	81a3      	strh	r3, [r4, #12]
  40aaa0:	60a5      	str	r5, [r4, #8]
  40aaa2:	6022      	str	r2, [r4, #0]
  40aaa4:	6122      	str	r2, [r4, #16]
  40aaa6:	6161      	str	r1, [r4, #20]
  40aaa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40aaac:	4628      	mov	r0, r5
  40aaae:	f004 fc0f 	bl	40f2d0 <__sinit>
  40aab2:	e7ab      	b.n	40aa0c <setvbuf+0x18>
  40aab4:	2f00      	cmp	r7, #0
  40aab6:	bf08      	it	eq
  40aab8:	f44f 6780 	moveq.w	r7, #1024	; 0x400
  40aabc:	4638      	mov	r0, r7
  40aabe:	f005 fbf5 	bl	4102ac <malloc>
  40aac2:	4680      	mov	r8, r0
  40aac4:	b128      	cbz	r0, 40aad2 <setvbuf+0xde>
  40aac6:	89a3      	ldrh	r3, [r4, #12]
  40aac8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40aacc:	b29b      	uxth	r3, r3
  40aace:	81a3      	strh	r3, [r4, #12]
  40aad0:	e7b3      	b.n	40aa3a <setvbuf+0x46>
  40aad2:	f44f 6080 	mov.w	r0, #1024	; 0x400
  40aad6:	f005 fbe9 	bl	4102ac <malloc>
  40aada:	4680      	mov	r8, r0
  40aadc:	b918      	cbnz	r0, 40aae6 <setvbuf+0xf2>
  40aade:	89a3      	ldrh	r3, [r4, #12]
  40aae0:	f04f 30ff 	mov.w	r0, #4294967295
  40aae4:	e7d5      	b.n	40aa92 <setvbuf+0x9e>
  40aae6:	f44f 6780 	mov.w	r7, #1024	; 0x400
  40aaea:	e7ec      	b.n	40aac6 <setvbuf+0xd2>
  40aaec:	20000578 	.word	0x20000578
  40aaf0:	0040f2c5 	.word	0x0040f2c5

0040aaf4 <sprintf>:
  40aaf4:	b40e      	push	{r1, r2, r3}
  40aaf6:	b5f0      	push	{r4, r5, r6, r7, lr}
  40aaf8:	b09c      	sub	sp, #112	; 0x70
  40aafa:	ac21      	add	r4, sp, #132	; 0x84
  40aafc:	f854 2b04 	ldr.w	r2, [r4], #4
  40ab00:	490e      	ldr	r1, [pc, #56]	; (40ab3c <sprintf+0x48>)
  40ab02:	4606      	mov	r6, r0
  40ab04:	4623      	mov	r3, r4
  40ab06:	f44f 7e02 	mov.w	lr, #520	; 0x208
  40ab0a:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
  40ab0e:	6808      	ldr	r0, [r1, #0]
  40ab10:	f64f 77ff 	movw	r7, #65535	; 0xffff
  40ab14:	a902      	add	r1, sp, #8
  40ab16:	9602      	str	r6, [sp, #8]
  40ab18:	9606      	str	r6, [sp, #24]
  40ab1a:	9401      	str	r4, [sp, #4]
  40ab1c:	f8ad e014 	strh.w	lr, [sp, #20]
  40ab20:	9504      	str	r5, [sp, #16]
  40ab22:	9507      	str	r5, [sp, #28]
  40ab24:	f8ad 7016 	strh.w	r7, [sp, #22]
  40ab28:	f001 f9ae 	bl	40be88 <_svfprintf_r>
  40ab2c:	9b02      	ldr	r3, [sp, #8]
  40ab2e:	2200      	movs	r2, #0
  40ab30:	701a      	strb	r2, [r3, #0]
  40ab32:	b01c      	add	sp, #112	; 0x70
  40ab34:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40ab38:	b003      	add	sp, #12
  40ab3a:	4770      	bx	lr
  40ab3c:	20000578 	.word	0x20000578

0040ab40 <strcmp>:
  40ab40:	ea40 0c01 	orr.w	ip, r0, r1
  40ab44:	f01c 0f07 	tst.w	ip, #7
  40ab48:	d127      	bne.n	40ab9a <strcmp+0x5a>
  40ab4a:	f1bd 0d10 	subs.w	sp, sp, #16
  40ab4e:	e9cd 4502 	strd	r4, r5, [sp, #8]
  40ab52:	e9cd 6700 	strd	r6, r7, [sp]
  40ab56:	f06f 0600 	mvn.w	r6, #0
  40ab5a:	f04f 0700 	mov.w	r7, #0
  40ab5e:	bf00      	nop
  40ab60:	e8f0 2302 	ldrd	r2, r3, [r0], #8
  40ab64:	e8f1 4502 	ldrd	r4, r5, [r1], #8
  40ab68:	42a2      	cmp	r2, r4
  40ab6a:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
  40ab6e:	ea2c 0c02 	bic.w	ip, ip, r2
  40ab72:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
  40ab76:	bf08      	it	eq
  40ab78:	f1bc 0f00 	cmpeq.w	ip, #0
  40ab7c:	f040 80e5 	bne.w	40ad4a <strcmp+0x20a>
  40ab80:	42ab      	cmp	r3, r5
  40ab82:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
  40ab86:	ea2c 0c03 	bic.w	ip, ip, r3
  40ab8a:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
  40ab8e:	bf08      	it	eq
  40ab90:	f1bc 0f00 	cmpeq.w	ip, #0
  40ab94:	f040 80d6 	bne.w	40ad44 <strcmp+0x204>
  40ab98:	e7e2      	b.n	40ab60 <strcmp+0x20>
  40ab9a:	f010 0c03 	ands.w	ip, r0, #3
  40ab9e:	d021      	beq.n	40abe4 <strcmp+0xa4>
  40aba0:	f020 0003 	bic.w	r0, r0, #3
  40aba4:	f850 2b04 	ldr.w	r2, [r0], #4
  40aba8:	ea5f 7ccc 	movs.w	ip, ip, lsl #31
  40abac:	d008      	beq.n	40abc0 <strcmp+0x80>
  40abae:	d20f      	bcs.n	40abd0 <strcmp+0x90>
  40abb0:	f811 cb01 	ldrb.w	ip, [r1], #1
  40abb4:	fa5f f392 	uxtb.w	r3, r2, ror #8
  40abb8:	ebb3 0c0c 	subs.w	ip, r3, ip
  40abbc:	d110      	bne.n	40abe0 <strcmp+0xa0>
  40abbe:	b17b      	cbz	r3, 40abe0 <strcmp+0xa0>
  40abc0:	f811 cb01 	ldrb.w	ip, [r1], #1
  40abc4:	fa5f f3a2 	uxtb.w	r3, r2, ror #16
  40abc8:	ebb3 0c0c 	subs.w	ip, r3, ip
  40abcc:	d108      	bne.n	40abe0 <strcmp+0xa0>
  40abce:	b13b      	cbz	r3, 40abe0 <strcmp+0xa0>
  40abd0:	f811 cb01 	ldrb.w	ip, [r1], #1
  40abd4:	fa5f f3b2 	uxtb.w	r3, r2, ror #24
  40abd8:	ebb3 0c0c 	subs.w	ip, r3, ip
  40abdc:	d100      	bne.n	40abe0 <strcmp+0xa0>
  40abde:	b90b      	cbnz	r3, 40abe4 <strcmp+0xa4>
  40abe0:	4660      	mov	r0, ip
  40abe2:	4770      	bx	lr
  40abe4:	f1bd 0d10 	subs.w	sp, sp, #16
  40abe8:	e9cd 4502 	strd	r4, r5, [sp, #8]
  40abec:	e9cd 6700 	strd	r6, r7, [sp]
  40abf0:	f06f 0600 	mvn.w	r6, #0
  40abf4:	f04f 0700 	mov.w	r7, #0
  40abf8:	f011 0c03 	ands.w	ip, r1, #3
  40abfc:	d133      	bne.n	40ac66 <strcmp+0x126>
  40abfe:	f010 0f04 	tst.w	r0, #4
  40ac02:	d00f      	beq.n	40ac24 <strcmp+0xe4>
  40ac04:	f850 2b04 	ldr.w	r2, [r0], #4
  40ac08:	f851 4b04 	ldr.w	r4, [r1], #4
  40ac0c:	42a2      	cmp	r2, r4
  40ac0e:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
  40ac12:	ea2c 0c02 	bic.w	ip, ip, r2
  40ac16:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
  40ac1a:	bf08      	it	eq
  40ac1c:	f1bc 0f00 	cmpeq.w	ip, #0
  40ac20:	f040 8093 	bne.w	40ad4a <strcmp+0x20a>
  40ac24:	f011 0f04 	tst.w	r1, #4
  40ac28:	d099      	beq.n	40ab5e <strcmp+0x1e>
  40ac2a:	f851 5b04 	ldr.w	r5, [r1], #4
  40ac2e:	bf00      	nop
  40ac30:	e8f0 2302 	ldrd	r2, r3, [r0], #8
  40ac34:	42aa      	cmp	r2, r5
  40ac36:	f1a2 3c01 	sub.w	ip, r2, #16843009	; 0x1010101
  40ac3a:	ea2c 0c02 	bic.w	ip, ip, r2
  40ac3e:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
  40ac42:	bf08      	it	eq
  40ac44:	f1bc 0f00 	cmpeq.w	ip, #0
  40ac48:	d179      	bne.n	40ad3e <strcmp+0x1fe>
  40ac4a:	e8f1 4502 	ldrd	r4, r5, [r1], #8
  40ac4e:	42a3      	cmp	r3, r4
  40ac50:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
  40ac54:	ea2c 0c03 	bic.w	ip, ip, r3
  40ac58:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
  40ac5c:	bf08      	it	eq
  40ac5e:	f1bc 0f00 	cmpeq.w	ip, #0
  40ac62:	d169      	bne.n	40ad38 <strcmp+0x1f8>
  40ac64:	e7e4      	b.n	40ac30 <strcmp+0xf0>
  40ac66:	f021 0103 	bic.w	r1, r1, #3
  40ac6a:	f1bc 0f02 	cmp.w	ip, #2
  40ac6e:	d020      	beq.n	40acb2 <strcmp+0x172>
  40ac70:	da3f      	bge.n	40acf2 <strcmp+0x1b2>
  40ac72:	f851 5b04 	ldr.w	r5, [r1], #4
  40ac76:	bf00      	nop
  40ac78:	f850 3b04 	ldr.w	r3, [r0], #4
  40ac7c:	ea4f 2515 	mov.w	r5, r5, lsr #8
  40ac80:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
  40ac84:	ea2c 0c03 	bic.w	ip, ip, r3
  40ac88:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
  40ac8c:	ebb7 2f0c 	cmp.w	r7, ip, lsl #8
  40ac90:	ea03 2216 	and.w	r2, r3, r6, lsr #8
  40ac94:	bf08      	it	eq
  40ac96:	42aa      	cmpeq	r2, r5
  40ac98:	d151      	bne.n	40ad3e <strcmp+0x1fe>
  40ac9a:	f851 5b04 	ldr.w	r5, [r1], #4
  40ac9e:	f1bc 0f00 	cmp.w	ip, #0
  40aca2:	ea82 0303 	eor.w	r3, r2, r3
  40aca6:	ea4f 6205 	mov.w	r2, r5, lsl #24
  40acaa:	bf08      	it	eq
  40acac:	4293      	cmpeq	r3, r2
  40acae:	d140      	bne.n	40ad32 <strcmp+0x1f2>
  40acb0:	e7e2      	b.n	40ac78 <strcmp+0x138>
  40acb2:	f851 5b04 	ldr.w	r5, [r1], #4
  40acb6:	bf00      	nop
  40acb8:	f850 3b04 	ldr.w	r3, [r0], #4
  40acbc:	ea4f 4515 	mov.w	r5, r5, lsr #16
  40acc0:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
  40acc4:	ea2c 0c03 	bic.w	ip, ip, r3
  40acc8:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
  40accc:	ebb7 4f0c 	cmp.w	r7, ip, lsl #16
  40acd0:	ea03 4216 	and.w	r2, r3, r6, lsr #16
  40acd4:	bf08      	it	eq
  40acd6:	42aa      	cmpeq	r2, r5
  40acd8:	d131      	bne.n	40ad3e <strcmp+0x1fe>
  40acda:	f851 5b04 	ldr.w	r5, [r1], #4
  40acde:	f1bc 0f00 	cmp.w	ip, #0
  40ace2:	ea82 0303 	eor.w	r3, r2, r3
  40ace6:	ea4f 4205 	mov.w	r2, r5, lsl #16
  40acea:	bf08      	it	eq
  40acec:	4293      	cmpeq	r3, r2
  40acee:	d120      	bne.n	40ad32 <strcmp+0x1f2>
  40acf0:	e7e2      	b.n	40acb8 <strcmp+0x178>
  40acf2:	f851 5b04 	ldr.w	r5, [r1], #4
  40acf6:	bf00      	nop
  40acf8:	f850 3b04 	ldr.w	r3, [r0], #4
  40acfc:	ea4f 6515 	mov.w	r5, r5, lsr #24
  40ad00:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
  40ad04:	ea2c 0c03 	bic.w	ip, ip, r3
  40ad08:	f00c 3c80 	and.w	ip, ip, #2155905152	; 0x80808080
  40ad0c:	ebb7 6f0c 	cmp.w	r7, ip, lsl #24
  40ad10:	ea03 6216 	and.w	r2, r3, r6, lsr #24
  40ad14:	bf08      	it	eq
  40ad16:	42aa      	cmpeq	r2, r5
  40ad18:	d111      	bne.n	40ad3e <strcmp+0x1fe>
  40ad1a:	f851 5b04 	ldr.w	r5, [r1], #4
  40ad1e:	f1bc 0f00 	cmp.w	ip, #0
  40ad22:	ea82 0303 	eor.w	r3, r2, r3
  40ad26:	ea4f 2205 	mov.w	r2, r5, lsl #8
  40ad2a:	bf08      	it	eq
  40ad2c:	4293      	cmpeq	r3, r2
  40ad2e:	d100      	bne.n	40ad32 <strcmp+0x1f2>
  40ad30:	e7e2      	b.n	40acf8 <strcmp+0x1b8>
  40ad32:	ba19      	rev	r1, r3
  40ad34:	ba12      	rev	r2, r2
  40ad36:	e00a      	b.n	40ad4e <strcmp+0x20e>
  40ad38:	ba19      	rev	r1, r3
  40ad3a:	ba22      	rev	r2, r4
  40ad3c:	e007      	b.n	40ad4e <strcmp+0x20e>
  40ad3e:	ba11      	rev	r1, r2
  40ad40:	ba2a      	rev	r2, r5
  40ad42:	e004      	b.n	40ad4e <strcmp+0x20e>
  40ad44:	ba19      	rev	r1, r3
  40ad46:	ba2a      	rev	r2, r5
  40ad48:	e001      	b.n	40ad4e <strcmp+0x20e>
  40ad4a:	ba11      	rev	r1, r2
  40ad4c:	ba22      	rev	r2, r4
  40ad4e:	fa9c f08c 	rev.w	r0, ip
  40ad52:	e9dd 6700 	ldrd	r6, r7, [sp]
  40ad56:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
  40ad5a:	f11d 0d10 	adds.w	sp, sp, #16
  40ad5e:	b138      	cbz	r0, 40ad70 <strcmp+0x230>
  40ad60:	fab0 f080 	clz	r0, r0
  40ad64:	f1c0 0018 	rsb	r0, r0, #24
  40ad68:	fa21 f100 	lsr.w	r1, r1, r0
  40ad6c:	fa22 f200 	lsr.w	r2, r2, r0
  40ad70:	2001      	movs	r0, #1
  40ad72:	4291      	cmp	r1, r2
  40ad74:	bf98      	it	ls
  40ad76:	4180      	sbcls	r0, r0
  40ad78:	4770      	bx	lr
  40ad7a:	bf00      	nop

0040ad7c <strlen>:
  40ad7c:	f020 0103 	bic.w	r1, r0, #3
  40ad80:	f010 0003 	ands.w	r0, r0, #3
  40ad84:	f1c0 0000 	rsb	r0, r0, #0
  40ad88:	f851 3b04 	ldr.w	r3, [r1], #4
  40ad8c:	f100 0c04 	add.w	ip, r0, #4
  40ad90:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  40ad94:	f06f 0200 	mvn.w	r2, #0
  40ad98:	bf1c      	itt	ne
  40ad9a:	fa22 f20c 	lsrne.w	r2, r2, ip
  40ad9e:	4313      	orrne	r3, r2
  40ada0:	f04f 0c01 	mov.w	ip, #1
  40ada4:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  40ada8:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  40adac:	eba3 020c 	sub.w	r2, r3, ip
  40adb0:	ea22 0203 	bic.w	r2, r2, r3
  40adb4:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  40adb8:	bf04      	itt	eq
  40adba:	f851 3b04 	ldreq.w	r3, [r1], #4
  40adbe:	3004      	addeq	r0, #4
  40adc0:	d0f4      	beq.n	40adac <strlen+0x30>
  40adc2:	f013 0fff 	tst.w	r3, #255	; 0xff
  40adc6:	bf1f      	itttt	ne
  40adc8:	3001      	addne	r0, #1
  40adca:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
  40adce:	3001      	addne	r0, #1
  40add0:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
  40add4:	bf18      	it	ne
  40add6:	3001      	addne	r0, #1
  40add8:	4770      	bx	lr
  40adda:	bf00      	nop

0040addc <strncmp>:
  40addc:	b430      	push	{r4, r5}
  40adde:	2a00      	cmp	r2, #0
  40ade0:	d04a      	beq.n	40ae78 <strncmp+0x9c>
  40ade2:	ea40 0301 	orr.w	r3, r0, r1
  40ade6:	f013 0303 	ands.w	r3, r3, #3
  40adea:	d12d      	bne.n	40ae48 <strncmp+0x6c>
  40adec:	2a03      	cmp	r2, #3
  40adee:	d92b      	bls.n	40ae48 <strncmp+0x6c>
  40adf0:	6804      	ldr	r4, [r0, #0]
  40adf2:	680d      	ldr	r5, [r1, #0]
  40adf4:	42ac      	cmp	r4, r5
  40adf6:	d127      	bne.n	40ae48 <strncmp+0x6c>
  40adf8:	3a04      	subs	r2, #4
  40adfa:	d03d      	beq.n	40ae78 <strncmp+0x9c>
  40adfc:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
  40ae00:	ea25 0404 	bic.w	r4, r5, r4
  40ae04:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  40ae08:	d13c      	bne.n	40ae84 <strncmp+0xa8>
  40ae0a:	460c      	mov	r4, r1
  40ae0c:	4603      	mov	r3, r0
  40ae0e:	e00e      	b.n	40ae2e <strncmp+0x52>
  40ae10:	685b      	ldr	r3, [r3, #4]
  40ae12:	6864      	ldr	r4, [r4, #4]
  40ae14:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  40ae18:	42a3      	cmp	r3, r4
  40ae1a:	ea25 0503 	bic.w	r5, r5, r3
  40ae1e:	d113      	bne.n	40ae48 <strncmp+0x6c>
  40ae20:	3a04      	subs	r2, #4
  40ae22:	d029      	beq.n	40ae78 <strncmp+0x9c>
  40ae24:	f015 3f80 	tst.w	r5, #2155905152	; 0x80808080
  40ae28:	d129      	bne.n	40ae7e <strncmp+0xa2>
  40ae2a:	4603      	mov	r3, r0
  40ae2c:	460c      	mov	r4, r1
  40ae2e:	2a03      	cmp	r2, #3
  40ae30:	f100 0004 	add.w	r0, r0, #4
  40ae34:	f101 0104 	add.w	r1, r1, #4
  40ae38:	d8ea      	bhi.n	40ae10 <strncmp+0x34>
  40ae3a:	1e55      	subs	r5, r2, #1
  40ae3c:	b92a      	cbnz	r2, 40ae4a <strncmp+0x6e>
  40ae3e:	7918      	ldrb	r0, [r3, #4]
  40ae40:	7922      	ldrb	r2, [r4, #4]
  40ae42:	1a80      	subs	r0, r0, r2
  40ae44:	bc30      	pop	{r4, r5}
  40ae46:	4770      	bx	lr
  40ae48:	1e55      	subs	r5, r2, #1
  40ae4a:	7803      	ldrb	r3, [r0, #0]
  40ae4c:	780a      	ldrb	r2, [r1, #0]
  40ae4e:	4293      	cmp	r3, r2
  40ae50:	d11a      	bne.n	40ae88 <strncmp+0xac>
  40ae52:	b1dd      	cbz	r5, 40ae8c <strncmp+0xb0>
  40ae54:	b1b3      	cbz	r3, 40ae84 <strncmp+0xa8>
  40ae56:	1c6c      	adds	r4, r5, #1
  40ae58:	440c      	add	r4, r1
  40ae5a:	1c8b      	adds	r3, r1, #2
  40ae5c:	4601      	mov	r1, r0
  40ae5e:	e004      	b.n	40ae6a <strncmp+0x8e>
  40ae60:	42a3      	cmp	r3, r4
  40ae62:	d00c      	beq.n	40ae7e <strncmp+0xa2>
  40ae64:	3301      	adds	r3, #1
  40ae66:	2800      	cmp	r0, #0
  40ae68:	d0ec      	beq.n	40ae44 <strncmp+0x68>
  40ae6a:	f811 0f01 	ldrb.w	r0, [r1, #1]!
  40ae6e:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40ae72:	4290      	cmp	r0, r2
  40ae74:	d0f4      	beq.n	40ae60 <strncmp+0x84>
  40ae76:	e7e4      	b.n	40ae42 <strncmp+0x66>
  40ae78:	4610      	mov	r0, r2
  40ae7a:	bc30      	pop	{r4, r5}
  40ae7c:	4770      	bx	lr
  40ae7e:	2000      	movs	r0, #0
  40ae80:	bc30      	pop	{r4, r5}
  40ae82:	4770      	bx	lr
  40ae84:	4618      	mov	r0, r3
  40ae86:	e7dd      	b.n	40ae44 <strncmp+0x68>
  40ae88:	4618      	mov	r0, r3
  40ae8a:	e7da      	b.n	40ae42 <strncmp+0x66>
  40ae8c:	4628      	mov	r0, r5
  40ae8e:	e7d9      	b.n	40ae44 <strncmp+0x68>

0040ae90 <strncpy>:
  40ae90:	ea40 0301 	orr.w	r3, r0, r1
  40ae94:	079b      	lsls	r3, r3, #30
  40ae96:	b470      	push	{r4, r5, r6}
  40ae98:	d12a      	bne.n	40aef0 <strncpy+0x60>
  40ae9a:	2a03      	cmp	r2, #3
  40ae9c:	d928      	bls.n	40aef0 <strncpy+0x60>
  40ae9e:	460c      	mov	r4, r1
  40aea0:	4603      	mov	r3, r0
  40aea2:	4621      	mov	r1, r4
  40aea4:	f854 5b04 	ldr.w	r5, [r4], #4
  40aea8:	f1a5 3601 	sub.w	r6, r5, #16843009	; 0x1010101
  40aeac:	ea26 0605 	bic.w	r6, r6, r5
  40aeb0:	f016 3f80 	tst.w	r6, #2155905152	; 0x80808080
  40aeb4:	d105      	bne.n	40aec2 <strncpy+0x32>
  40aeb6:	3a04      	subs	r2, #4
  40aeb8:	2a03      	cmp	r2, #3
  40aeba:	f843 5b04 	str.w	r5, [r3], #4
  40aebe:	4621      	mov	r1, r4
  40aec0:	d8ef      	bhi.n	40aea2 <strncpy+0x12>
  40aec2:	b19a      	cbz	r2, 40aeec <strncpy+0x5c>
  40aec4:	780c      	ldrb	r4, [r1, #0]
  40aec6:	3a01      	subs	r2, #1
  40aec8:	701c      	strb	r4, [r3, #0]
  40aeca:	3301      	adds	r3, #1
  40aecc:	b13c      	cbz	r4, 40aede <strncpy+0x4e>
  40aece:	b16a      	cbz	r2, 40aeec <strncpy+0x5c>
  40aed0:	f811 4f01 	ldrb.w	r4, [r1, #1]!
  40aed4:	3a01      	subs	r2, #1
  40aed6:	f803 4b01 	strb.w	r4, [r3], #1
  40aeda:	2c00      	cmp	r4, #0
  40aedc:	d1f7      	bne.n	40aece <strncpy+0x3e>
  40aede:	b12a      	cbz	r2, 40aeec <strncpy+0x5c>
  40aee0:	441a      	add	r2, r3
  40aee2:	2100      	movs	r1, #0
  40aee4:	f803 1b01 	strb.w	r1, [r3], #1
  40aee8:	4293      	cmp	r3, r2
  40aeea:	d1fb      	bne.n	40aee4 <strncpy+0x54>
  40aeec:	bc70      	pop	{r4, r5, r6}
  40aeee:	4770      	bx	lr
  40aef0:	4603      	mov	r3, r0
  40aef2:	e7e6      	b.n	40aec2 <strncpy+0x32>

0040aef4 <sulp>:
  40aef4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40aef8:	460d      	mov	r5, r1
  40aefa:	4690      	mov	r8, r2
  40aefc:	f006 f826 	bl	410f4c <__ulp>
  40af00:	4606      	mov	r6, r0
  40af02:	460f      	mov	r7, r1
  40af04:	f1b8 0f00 	cmp.w	r8, #0
  40af08:	d00f      	beq.n	40af2a <sulp+0x36>
  40af0a:	f3c5 530a 	ubfx	r3, r5, #20, #11
  40af0e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  40af12:	2b00      	cmp	r3, #0
  40af14:	dd09      	ble.n	40af2a <sulp+0x36>
  40af16:	051c      	lsls	r4, r3, #20
  40af18:	f104 537f 	add.w	r3, r4, #1069547520	; 0x3fc00000
  40af1c:	f503 1340 	add.w	r3, r3, #3145728	; 0x300000
  40af20:	2200      	movs	r2, #0
  40af22:	f7fe fe9b 	bl	409c5c <__aeabi_dmul>
  40af26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40af2a:	4630      	mov	r0, r6
  40af2c:	4639      	mov	r1, r7
  40af2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40af32:	bf00      	nop
  40af34:	0000      	movs	r0, r0
	...

0040af38 <_strtod_r>:
  40af38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40af3c:	b09f      	sub	sp, #124	; 0x7c
  40af3e:	460d      	mov	r5, r1
  40af40:	9119      	str	r1, [sp, #100]	; 0x64
  40af42:	4683      	mov	fp, r0
  40af44:	9205      	str	r2, [sp, #20]
  40af46:	2000      	movs	r0, #0
  40af48:	460a      	mov	r2, r1
  40af4a:	2100      	movs	r1, #0
  40af4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40af50:	2300      	movs	r3, #0
  40af52:	931a      	str	r3, [sp, #104]	; 0x68
  40af54:	4616      	mov	r6, r2
  40af56:	f812 4b01 	ldrb.w	r4, [r2], #1
  40af5a:	2c2d      	cmp	r4, #45	; 0x2d
  40af5c:	f200 8158 	bhi.w	40b210 <_strtod_r+0x2d8>
  40af60:	e8df f014 	tbh	[pc, r4, lsl #1]
  40af64:	01560039 	.word	0x01560039
  40af68:	01560156 	.word	0x01560156
  40af6c:	01560156 	.word	0x01560156
  40af70:	01560156 	.word	0x01560156
  40af74:	007c0156 	.word	0x007c0156
  40af78:	007c007c 	.word	0x007c007c
  40af7c:	007c007c 	.word	0x007c007c
  40af80:	01560156 	.word	0x01560156
  40af84:	01560156 	.word	0x01560156
  40af88:	01560156 	.word	0x01560156
  40af8c:	01560156 	.word	0x01560156
  40af90:	01560156 	.word	0x01560156
  40af94:	01560156 	.word	0x01560156
  40af98:	01560156 	.word	0x01560156
  40af9c:	01560156 	.word	0x01560156
  40afa0:	01560156 	.word	0x01560156
  40afa4:	0156007c 	.word	0x0156007c
  40afa8:	01560156 	.word	0x01560156
  40afac:	01560156 	.word	0x01560156
  40afb0:	01560156 	.word	0x01560156
  40afb4:	01560156 	.word	0x01560156
  40afb8:	004d0156 	.word	0x004d0156
  40afbc:	007e0156 	.word	0x007e0156
  40afc0:	2300      	movs	r3, #0
  40afc2:	2101      	movs	r1, #1
  40afc4:	469a      	mov	sl, r3
  40afc6:	910b      	str	r1, [sp, #44]	; 0x2c
  40afc8:	2800      	cmp	r0, #0
  40afca:	f040 8151 	bne.w	40b270 <_strtod_r+0x338>
  40afce:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40afd0:	2a00      	cmp	r2, #0
  40afd2:	f040 814d 	bne.w	40b270 <_strtod_r+0x338>
  40afd6:	2000      	movs	r0, #0
  40afd8:	f04f 0800 	mov.w	r8, #0
  40afdc:	f04f 0900 	mov.w	r9, #0
  40afe0:	9519      	str	r5, [sp, #100]	; 0x64
  40afe2:	9007      	str	r0, [sp, #28]
  40afe4:	9905      	ldr	r1, [sp, #20]
  40afe6:	b109      	cbz	r1, 40afec <_strtod_r+0xb4>
  40afe8:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40afea:	600b      	str	r3, [r1, #0]
  40afec:	9a07      	ldr	r2, [sp, #28]
  40afee:	2a00      	cmp	r2, #0
  40aff0:	f040 809e 	bne.w	40b130 <_strtod_r+0x1f8>
  40aff4:	4640      	mov	r0, r8
  40aff6:	4649      	mov	r1, r9
  40aff8:	b01f      	add	sp, #124	; 0x7c
  40affa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40affe:	2300      	movs	r3, #0
  40b000:	9307      	str	r3, [sp, #28]
  40b002:	1c73      	adds	r3, r6, #1
  40b004:	9319      	str	r3, [sp, #100]	; 0x64
  40b006:	7874      	ldrb	r4, [r6, #1]
  40b008:	2c00      	cmp	r4, #0
  40b00a:	d0e4      	beq.n	40afd6 <_strtod_r+0x9e>
  40b00c:	2c30      	cmp	r4, #48	; 0x30
  40b00e:	461e      	mov	r6, r3
  40b010:	f000 8103 	beq.w	40b21a <_strtod_r+0x2e2>
  40b014:	2300      	movs	r3, #0
  40b016:	9606      	str	r6, [sp, #24]
  40b018:	930a      	str	r3, [sp, #40]	; 0x28
  40b01a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
  40b01e:	2700      	movs	r7, #0
  40b020:	2b09      	cmp	r3, #9
  40b022:	46b9      	mov	r9, r7
  40b024:	463e      	mov	r6, r7
  40b026:	d81e      	bhi.n	40b066 <_strtod_r+0x12e>
  40b028:	9806      	ldr	r0, [sp, #24]
  40b02a:	1c43      	adds	r3, r0, #1
  40b02c:	e00e      	b.n	40b04c <_strtod_r+0x114>
  40b02e:	eb09 0989 	add.w	r9, r9, r9, lsl #2
  40b032:	eb04 0949 	add.w	r9, r4, r9, lsl #1
  40b036:	f1a9 0930 	sub.w	r9, r9, #48	; 0x30
  40b03a:	9319      	str	r3, [sp, #100]	; 0x64
  40b03c:	4698      	mov	r8, r3
  40b03e:	f813 4b01 	ldrb.w	r4, [r3], #1
  40b042:	3601      	adds	r6, #1
  40b044:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  40b048:	2a09      	cmp	r2, #9
  40b04a:	d80e      	bhi.n	40b06a <_strtod_r+0x132>
  40b04c:	2e08      	cmp	r6, #8
  40b04e:	ddee      	ble.n	40b02e <_strtod_r+0xf6>
  40b050:	eb07 0787 	add.w	r7, r7, r7, lsl #2
  40b054:	eb04 0747 	add.w	r7, r4, r7, lsl #1
  40b058:	3f30      	subs	r7, #48	; 0x30
  40b05a:	e7ee      	b.n	40b03a <_strtod_r+0x102>
  40b05c:	9219      	str	r2, [sp, #100]	; 0x64
  40b05e:	e779      	b.n	40af54 <_strtod_r+0x1c>
  40b060:	2201      	movs	r2, #1
  40b062:	9207      	str	r2, [sp, #28]
  40b064:	e7cd      	b.n	40b002 <_strtod_r+0xca>
  40b066:	f8dd 8018 	ldr.w	r8, [sp, #24]
  40b06a:	4658      	mov	r0, fp
  40b06c:	f005 f8aa 	bl	4101c4 <_localeconv_r>
  40b070:	f8d0 a000 	ldr.w	sl, [r0]
  40b074:	4658      	mov	r0, fp
  40b076:	f005 f8a5 	bl	4101c4 <_localeconv_r>
  40b07a:	6800      	ldr	r0, [r0, #0]
  40b07c:	f7ff fe7e 	bl	40ad7c <strlen>
  40b080:	4651      	mov	r1, sl
  40b082:	4602      	mov	r2, r0
  40b084:	4640      	mov	r0, r8
  40b086:	f7ff fea9 	bl	40addc <strncmp>
  40b08a:	4680      	mov	r8, r0
  40b08c:	2800      	cmp	r0, #0
  40b08e:	f000 8146 	beq.w	40b31e <_strtod_r+0x3e6>
  40b092:	2000      	movs	r0, #0
  40b094:	4603      	mov	r3, r0
  40b096:	900b      	str	r0, [sp, #44]	; 0x2c
  40b098:	46b2      	mov	sl, r6
  40b09a:	f024 0220 	bic.w	r2, r4, #32
  40b09e:	2a45      	cmp	r2, #69	; 0x45
  40b0a0:	f000 80e2 	beq.w	40b268 <_strtod_r+0x330>
  40b0a4:	2100      	movs	r1, #0
  40b0a6:	f1ba 0f00 	cmp.w	sl, #0
  40b0aa:	d055      	beq.n	40b158 <_strtod_r+0x220>
  40b0ac:	1acb      	subs	r3, r1, r3
  40b0ae:	4648      	mov	r0, r9
  40b0b0:	9308      	str	r3, [sp, #32]
  40b0b2:	f7fe fd5d 	bl	409b70 <__aeabi_ui2d>
  40b0b6:	f1ba 0f10 	cmp.w	sl, #16
  40b0ba:	bfb4      	ite	lt
  40b0bc:	46d0      	movlt	r8, sl
  40b0be:	f04f 0810 	movge.w	r8, #16
  40b0c2:	2e00      	cmp	r6, #0
  40b0c4:	bf08      	it	eq
  40b0c6:	4656      	moveq	r6, sl
  40b0c8:	f1b8 0f09 	cmp.w	r8, #9
  40b0cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40b0d0:	dd13      	ble.n	40b0fa <_strtod_r+0x1c2>
  40b0d2:	4ba0      	ldr	r3, [pc, #640]	; (40b354 <_strtod_r+0x41c>)
  40b0d4:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  40b0d8:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
  40b0dc:	f7fe fdbe 	bl	409c5c <__aeabi_dmul>
  40b0e0:	4604      	mov	r4, r0
  40b0e2:	4638      	mov	r0, r7
  40b0e4:	460d      	mov	r5, r1
  40b0e6:	f7fe fd43 	bl	409b70 <__aeabi_ui2d>
  40b0ea:	4602      	mov	r2, r0
  40b0ec:	460b      	mov	r3, r1
  40b0ee:	4620      	mov	r0, r4
  40b0f0:	4629      	mov	r1, r5
  40b0f2:	f7fe fc01 	bl	4098f8 <__adddf3>
  40b0f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40b0fa:	f1ba 0f0f 	cmp.w	sl, #15
  40b0fe:	f300 812b 	bgt.w	40b358 <_strtod_r+0x420>
  40b102:	9908      	ldr	r1, [sp, #32]
  40b104:	2900      	cmp	r1, #0
  40b106:	f000 80ac 	beq.w	40b262 <_strtod_r+0x32a>
  40b10a:	f340 8581 	ble.w	40bc10 <_strtod_r+0xcd8>
  40b10e:	9a08      	ldr	r2, [sp, #32]
  40b110:	2a16      	cmp	r2, #22
  40b112:	f300 84f1 	bgt.w	40baf8 <_strtod_r+0xbc0>
  40b116:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40b11a:	498e      	ldr	r1, [pc, #568]	; (40b354 <_strtod_r+0x41c>)
  40b11c:	9808      	ldr	r0, [sp, #32]
  40b11e:	eb01 0ac0 	add.w	sl, r1, r0, lsl #3
  40b122:	e9da 0100 	ldrd	r0, r1, [sl]
  40b126:	f7fe fd99 	bl	409c5c <__aeabi_dmul>
  40b12a:	4680      	mov	r8, r0
  40b12c:	4689      	mov	r9, r1
  40b12e:	e759      	b.n	40afe4 <_strtod_r+0xac>
  40b130:	4640      	mov	r0, r8
  40b132:	f109 4100 	add.w	r1, r9, #2147483648	; 0x80000000
  40b136:	b01f      	add	sp, #124	; 0x7c
  40b138:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40b13c:	4633      	mov	r3, r6
  40b13e:	f1a4 0231 	sub.w	r2, r4, #49	; 0x31
  40b142:	2a08      	cmp	r2, #8
  40b144:	f240 833d 	bls.w	40b7c2 <_strtod_r+0x88a>
  40b148:	f024 0220 	bic.w	r2, r4, #32
  40b14c:	2a45      	cmp	r2, #69	; 0x45
  40b14e:	4618      	mov	r0, r3
  40b150:	f43f af36 	beq.w	40afc0 <_strtod_r+0x88>
  40b154:	2101      	movs	r1, #1
  40b156:	910b      	str	r1, [sp, #44]	; 0x2c
  40b158:	2800      	cmp	r0, #0
  40b15a:	d171      	bne.n	40b240 <_strtod_r+0x308>
  40b15c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40b15e:	2b00      	cmp	r3, #0
  40b160:	d16e      	bne.n	40b240 <_strtod_r+0x308>
  40b162:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40b164:	2800      	cmp	r0, #0
  40b166:	f47f af36 	bne.w	40afd6 <_strtod_r+0x9e>
  40b16a:	3c49      	subs	r4, #73	; 0x49
  40b16c:	2c25      	cmp	r4, #37	; 0x25
  40b16e:	f63f af32 	bhi.w	40afd6 <_strtod_r+0x9e>
  40b172:	a101      	add	r1, pc, #4	; (adr r1, 40b178 <_strtod_r+0x240>)
  40b174:	f851 f024 	ldr.w	pc, [r1, r4, lsl #2]
  40b178:	0040b83d 	.word	0x0040b83d
  40b17c:	0040afd7 	.word	0x0040afd7
  40b180:	0040afd7 	.word	0x0040afd7
  40b184:	0040afd7 	.word	0x0040afd7
  40b188:	0040afd7 	.word	0x0040afd7
  40b18c:	0040b805 	.word	0x0040b805
  40b190:	0040afd7 	.word	0x0040afd7
  40b194:	0040afd7 	.word	0x0040afd7
  40b198:	0040afd7 	.word	0x0040afd7
  40b19c:	0040afd7 	.word	0x0040afd7
  40b1a0:	0040afd7 	.word	0x0040afd7
  40b1a4:	0040afd7 	.word	0x0040afd7
  40b1a8:	0040afd7 	.word	0x0040afd7
  40b1ac:	0040afd7 	.word	0x0040afd7
  40b1b0:	0040afd7 	.word	0x0040afd7
  40b1b4:	0040afd7 	.word	0x0040afd7
  40b1b8:	0040afd7 	.word	0x0040afd7
  40b1bc:	0040afd7 	.word	0x0040afd7
  40b1c0:	0040afd7 	.word	0x0040afd7
  40b1c4:	0040afd7 	.word	0x0040afd7
  40b1c8:	0040afd7 	.word	0x0040afd7
  40b1cc:	0040afd7 	.word	0x0040afd7
  40b1d0:	0040afd7 	.word	0x0040afd7
  40b1d4:	0040afd7 	.word	0x0040afd7
  40b1d8:	0040afd7 	.word	0x0040afd7
  40b1dc:	0040afd7 	.word	0x0040afd7
  40b1e0:	0040afd7 	.word	0x0040afd7
  40b1e4:	0040afd7 	.word	0x0040afd7
  40b1e8:	0040afd7 	.word	0x0040afd7
  40b1ec:	0040afd7 	.word	0x0040afd7
  40b1f0:	0040afd7 	.word	0x0040afd7
  40b1f4:	0040afd7 	.word	0x0040afd7
  40b1f8:	0040b83d 	.word	0x0040b83d
  40b1fc:	0040afd7 	.word	0x0040afd7
  40b200:	0040afd7 	.word	0x0040afd7
  40b204:	0040afd7 	.word	0x0040afd7
  40b208:	0040afd7 	.word	0x0040afd7
  40b20c:	0040b805 	.word	0x0040b805
  40b210:	2000      	movs	r0, #0
  40b212:	2c30      	cmp	r4, #48	; 0x30
  40b214:	9007      	str	r0, [sp, #28]
  40b216:	f47f aefd 	bne.w	40b014 <_strtod_r+0xdc>
  40b21a:	7873      	ldrb	r3, [r6, #1]
  40b21c:	2b58      	cmp	r3, #88	; 0x58
  40b21e:	f000 8337 	beq.w	40b890 <_strtod_r+0x958>
  40b222:	2b78      	cmp	r3, #120	; 0x78
  40b224:	f000 8334 	beq.w	40b890 <_strtod_r+0x958>
  40b228:	3601      	adds	r6, #1
  40b22a:	9619      	str	r6, [sp, #100]	; 0x64
  40b22c:	4633      	mov	r3, r6
  40b22e:	f816 4b01 	ldrb.w	r4, [r6], #1
  40b232:	2c30      	cmp	r4, #48	; 0x30
  40b234:	d0f9      	beq.n	40b22a <_strtod_r+0x2f2>
  40b236:	b11c      	cbz	r4, 40b240 <_strtod_r+0x308>
  40b238:	9306      	str	r3, [sp, #24]
  40b23a:	2301      	movs	r3, #1
  40b23c:	930a      	str	r3, [sp, #40]	; 0x28
  40b23e:	e6ec      	b.n	40b01a <_strtod_r+0xe2>
  40b240:	f04f 0800 	mov.w	r8, #0
  40b244:	f04f 0900 	mov.w	r9, #0
  40b248:	e6cc      	b.n	40afe4 <_strtod_r+0xac>
  40b24a:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  40b24e:	f04f 30ff 	mov.w	r0, #4294967295
  40b252:	9303      	str	r3, [sp, #12]
  40b254:	9002      	str	r0, [sp, #8]
  40b256:	0722      	lsls	r2, r4, #28
  40b258:	bf42      	ittt	mi
  40b25a:	9903      	ldrmi	r1, [sp, #12]
  40b25c:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
  40b260:	9103      	strmi	r1, [sp, #12]
  40b262:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  40b266:	e6bd      	b.n	40afe4 <_strtod_r+0xac>
  40b268:	f1ba 0f00 	cmp.w	sl, #0
  40b26c:	f43f aeac 	beq.w	40afc8 <_strtod_r+0x90>
  40b270:	9d19      	ldr	r5, [sp, #100]	; 0x64
  40b272:	1c6a      	adds	r2, r5, #1
  40b274:	9219      	str	r2, [sp, #100]	; 0x64
  40b276:	786c      	ldrb	r4, [r5, #1]
  40b278:	2c2b      	cmp	r4, #43	; 0x2b
  40b27a:	f000 824b 	beq.w	40b714 <_strtod_r+0x7dc>
  40b27e:	2c2d      	cmp	r4, #45	; 0x2d
  40b280:	f040 8245 	bne.w	40b70e <_strtod_r+0x7d6>
  40b284:	2101      	movs	r1, #1
  40b286:	9108      	str	r1, [sp, #32]
  40b288:	1caa      	adds	r2, r5, #2
  40b28a:	9219      	str	r2, [sp, #100]	; 0x64
  40b28c:	78ac      	ldrb	r4, [r5, #2]
  40b28e:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  40b292:	2a09      	cmp	r2, #9
  40b294:	f200 81e5 	bhi.w	40b662 <_strtod_r+0x72a>
  40b298:	2c30      	cmp	r4, #48	; 0x30
  40b29a:	d106      	bne.n	40b2aa <_strtod_r+0x372>
  40b29c:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40b29e:	3201      	adds	r2, #1
  40b2a0:	9219      	str	r2, [sp, #100]	; 0x64
  40b2a2:	f812 4b01 	ldrb.w	r4, [r2], #1
  40b2a6:	2c30      	cmp	r4, #48	; 0x30
  40b2a8:	d0fa      	beq.n	40b2a0 <_strtod_r+0x368>
  40b2aa:	f1a4 0231 	sub.w	r2, r4, #49	; 0x31
  40b2ae:	2a08      	cmp	r2, #8
  40b2b0:	f63f aef8 	bhi.w	40b0a4 <_strtod_r+0x16c>
  40b2b4:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40b2b6:	f1a4 0130 	sub.w	r1, r4, #48	; 0x30
  40b2ba:	f102 0801 	add.w	r8, r2, #1
  40b2be:	f8cd 8064 	str.w	r8, [sp, #100]	; 0x64
  40b2c2:	7854      	ldrb	r4, [r2, #1]
  40b2c4:	920e      	str	r2, [sp, #56]	; 0x38
  40b2c6:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  40b2ca:	2a09      	cmp	r2, #9
  40b2cc:	d811      	bhi.n	40b2f2 <_strtod_r+0x3ba>
  40b2ce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40b2d0:	f102 0c02 	add.w	ip, r2, #2
  40b2d4:	4662      	mov	r2, ip
  40b2d6:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  40b2da:	9219      	str	r2, [sp, #100]	; 0x64
  40b2dc:	eb04 0141 	add.w	r1, r4, r1, lsl #1
  40b2e0:	4690      	mov	r8, r2
  40b2e2:	f812 4b01 	ldrb.w	r4, [r2], #1
  40b2e6:	3930      	subs	r1, #48	; 0x30
  40b2e8:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
  40b2ec:	f1bc 0f09 	cmp.w	ip, #9
  40b2f0:	d9f1      	bls.n	40b2d6 <_strtod_r+0x39e>
  40b2f2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40b2f4:	ebc2 0808 	rsb	r8, r2, r8
  40b2f8:	f1b8 0f08 	cmp.w	r8, #8
  40b2fc:	f300 83f4 	bgt.w	40bae8 <_strtod_r+0xbb0>
  40b300:	f644 621f 	movw	r2, #19999	; 0x4e1f
  40b304:	4291      	cmp	r1, r2
  40b306:	bfa8      	it	ge
  40b308:	4611      	movge	r1, r2
  40b30a:	9a08      	ldr	r2, [sp, #32]
  40b30c:	2a00      	cmp	r2, #0
  40b30e:	f43f aeca 	beq.w	40b0a6 <_strtod_r+0x16e>
  40b312:	4249      	negs	r1, r1
  40b314:	f1ba 0f00 	cmp.w	sl, #0
  40b318:	f47f aec8 	bne.w	40b0ac <_strtod_r+0x174>
  40b31c:	e71c      	b.n	40b158 <_strtod_r+0x220>
  40b31e:	4658      	mov	r0, fp
  40b320:	9c19      	ldr	r4, [sp, #100]	; 0x64
  40b322:	f004 ff4f 	bl	4101c4 <_localeconv_r>
  40b326:	6800      	ldr	r0, [r0, #0]
  40b328:	f7ff fd28 	bl	40ad7c <strlen>
  40b32c:	1823      	adds	r3, r4, r0
  40b32e:	9319      	str	r3, [sp, #100]	; 0x64
  40b330:	5c24      	ldrb	r4, [r4, r0]
  40b332:	2e00      	cmp	r6, #0
  40b334:	f040 81c4 	bne.w	40b6c0 <_strtod_r+0x788>
  40b338:	2c30      	cmp	r4, #48	; 0x30
  40b33a:	f47f aeff 	bne.w	40b13c <_strtod_r+0x204>
  40b33e:	461a      	mov	r2, r3
  40b340:	4633      	mov	r3, r6
  40b342:	e000      	b.n	40b346 <_strtod_r+0x40e>
  40b344:	460a      	mov	r2, r1
  40b346:	1c51      	adds	r1, r2, #1
  40b348:	9119      	str	r1, [sp, #100]	; 0x64
  40b34a:	7854      	ldrb	r4, [r2, #1]
  40b34c:	3301      	adds	r3, #1
  40b34e:	2c30      	cmp	r4, #48	; 0x30
  40b350:	d0f8      	beq.n	40b344 <_strtod_r+0x40c>
  40b352:	e6f4      	b.n	40b13e <_strtod_r+0x206>
  40b354:	004130b0 	.word	0x004130b0
  40b358:	9b08      	ldr	r3, [sp, #32]
  40b35a:	ebc8 080a 	rsb	r8, r8, sl
  40b35e:	4498      	add	r8, r3
  40b360:	f1b8 0f00 	cmp.w	r8, #0
  40b364:	f340 836b 	ble.w	40ba3e <_strtod_r+0xb06>
  40b368:	f018 010f 	ands.w	r1, r8, #15
  40b36c:	d00a      	beq.n	40b384 <_strtod_r+0x44c>
  40b36e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40b372:	48a7      	ldr	r0, [pc, #668]	; (40b610 <_strtod_r+0x6d8>)
  40b374:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
  40b378:	e9d1 0100 	ldrd	r0, r1, [r1]
  40b37c:	f7fe fc6e 	bl	409c5c <__aeabi_dmul>
  40b380:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40b384:	f038 040f 	bics.w	r4, r8, #15
  40b388:	f040 81ca 	bne.w	40b720 <_strtod_r+0x7e8>
  40b38c:	2000      	movs	r0, #0
  40b38e:	900a      	str	r0, [sp, #40]	; 0x28
  40b390:	f8cd 9000 	str.w	r9, [sp]
  40b394:	9906      	ldr	r1, [sp, #24]
  40b396:	4632      	mov	r2, r6
  40b398:	4653      	mov	r3, sl
  40b39a:	4658      	mov	r0, fp
  40b39c:	f005 fb58 	bl	410a50 <__s2b>
  40b3a0:	900b      	str	r0, [sp, #44]	; 0x2c
  40b3a2:	2800      	cmp	r0, #0
  40b3a4:	f000 82d7 	beq.w	40b956 <_strtod_r+0xa1e>
  40b3a8:	9b08      	ldr	r3, [sp, #32]
  40b3aa:	9908      	ldr	r1, [sp, #32]
  40b3ac:	2000      	movs	r0, #0
  40b3ae:	2b00      	cmp	r3, #0
  40b3b0:	f1c3 0300 	rsb	r3, r3, #0
  40b3b4:	bfa8      	it	ge
  40b3b6:	4603      	movge	r3, r0
  40b3b8:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
  40b3bc:	9006      	str	r0, [sp, #24]
  40b3be:	930e      	str	r3, [sp, #56]	; 0x38
  40b3c0:	910f      	str	r1, [sp, #60]	; 0x3c
  40b3c2:	4607      	mov	r7, r0
  40b3c4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40b3c6:	4658      	mov	r0, fp
  40b3c8:	6851      	ldr	r1, [r2, #4]
  40b3ca:	f005 fac7 	bl	41095c <_Balloc>
  40b3ce:	4606      	mov	r6, r0
  40b3d0:	2800      	cmp	r0, #0
  40b3d2:	f000 82ce 	beq.w	40b972 <_strtod_r+0xa3a>
  40b3d6:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40b3d8:	6903      	ldr	r3, [r0, #16]
  40b3da:	f106 000c 	add.w	r0, r6, #12
  40b3de:	1c9a      	adds	r2, r3, #2
  40b3e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40b3e2:	0092      	lsls	r2, r2, #2
  40b3e4:	f103 010c 	add.w	r1, r3, #12
  40b3e8:	f7ff fa3c 	bl	40a864 <memcpy>
  40b3ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40b3f0:	e9cd 0108 	strd	r0, r1, [sp, #32]
  40b3f4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
  40b3f8:	a81b      	add	r0, sp, #108	; 0x6c
  40b3fa:	a91c      	add	r1, sp, #112	; 0x70
  40b3fc:	e88d 0003 	stmia.w	sp, {r0, r1}
  40b400:	4658      	mov	r0, fp
  40b402:	f005 fe1f 	bl	411044 <__d2b>
  40b406:	901a      	str	r0, [sp, #104]	; 0x68
  40b408:	2800      	cmp	r0, #0
  40b40a:	f000 8413 	beq.w	40bc34 <_strtod_r+0xcfc>
  40b40e:	4658      	mov	r0, fp
  40b410:	2101      	movs	r1, #1
  40b412:	f005 fbb7 	bl	410b84 <__i2b>
  40b416:	4607      	mov	r7, r0
  40b418:	2800      	cmp	r0, #0
  40b41a:	f000 82aa 	beq.w	40b972 <_strtod_r+0xa3a>
  40b41e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
  40b420:	2b00      	cmp	r3, #0
  40b422:	f2c0 8111 	blt.w	40b648 <_strtod_r+0x710>
  40b426:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
  40b42a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40b42c:	4499      	add	r9, r3
  40b42e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40b430:	991c      	ldr	r1, [sp, #112]	; 0x70
  40b432:	1a9b      	subs	r3, r3, r2
  40b434:	440b      	add	r3, r1
  40b436:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
  40b43a:	4293      	cmp	r3, r2
  40b43c:	f1c1 0a36 	rsb	sl, r1, #54	; 0x36
  40b440:	f280 80da 	bge.w	40b5f8 <_strtod_r+0x6c0>
  40b444:	1ad2      	subs	r2, r2, r3
  40b446:	2a1f      	cmp	r2, #31
  40b448:	ebc2 0a0a 	rsb	sl, r2, sl
  40b44c:	f300 8101 	bgt.w	40b652 <_strtod_r+0x71a>
  40b450:	f04f 0801 	mov.w	r8, #1
  40b454:	fa08 f802 	lsl.w	r8, r8, r2
  40b458:	2300      	movs	r3, #0
  40b45a:	930c      	str	r3, [sp, #48]	; 0x30
  40b45c:	980a      	ldr	r0, [sp, #40]	; 0x28
  40b45e:	4455      	add	r5, sl
  40b460:	44ca      	add	sl, r9
  40b462:	45ca      	cmp	sl, r9
  40b464:	bfb4      	ite	lt
  40b466:	4653      	movlt	r3, sl
  40b468:	464b      	movge	r3, r9
  40b46a:	4405      	add	r5, r0
  40b46c:	42ab      	cmp	r3, r5
  40b46e:	bfa8      	it	ge
  40b470:	462b      	movge	r3, r5
  40b472:	2b00      	cmp	r3, #0
  40b474:	dd04      	ble.n	40b480 <_strtod_r+0x548>
  40b476:	ebc3 0a0a 	rsb	sl, r3, sl
  40b47a:	1aed      	subs	r5, r5, r3
  40b47c:	ebc3 0909 	rsb	r9, r3, r9
  40b480:	990e      	ldr	r1, [sp, #56]	; 0x38
  40b482:	b1b1      	cbz	r1, 40b4b2 <_strtod_r+0x57a>
  40b484:	4639      	mov	r1, r7
  40b486:	4658      	mov	r0, fp
  40b488:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40b48a:	f005 fc23 	bl	410cd4 <__pow5mult>
  40b48e:	4607      	mov	r7, r0
  40b490:	2800      	cmp	r0, #0
  40b492:	f000 826e 	beq.w	40b972 <_strtod_r+0xa3a>
  40b496:	4658      	mov	r0, fp
  40b498:	4639      	mov	r1, r7
  40b49a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40b49c:	f005 fb7c 	bl	410b98 <__multiply>
  40b4a0:	4604      	mov	r4, r0
  40b4a2:	2800      	cmp	r0, #0
  40b4a4:	f000 8265 	beq.w	40b972 <_strtod_r+0xa3a>
  40b4a8:	4658      	mov	r0, fp
  40b4aa:	991a      	ldr	r1, [sp, #104]	; 0x68
  40b4ac:	f005 fa7c 	bl	4109a8 <_Bfree>
  40b4b0:	941a      	str	r4, [sp, #104]	; 0x68
  40b4b2:	f1ba 0f00 	cmp.w	sl, #0
  40b4b6:	dd08      	ble.n	40b4ca <_strtod_r+0x592>
  40b4b8:	4652      	mov	r2, sl
  40b4ba:	4658      	mov	r0, fp
  40b4bc:	991a      	ldr	r1, [sp, #104]	; 0x68
  40b4be:	f005 fc57 	bl	410d70 <__lshift>
  40b4c2:	901a      	str	r0, [sp, #104]	; 0x68
  40b4c4:	2800      	cmp	r0, #0
  40b4c6:	f000 83b5 	beq.w	40bc34 <_strtod_r+0xcfc>
  40b4ca:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40b4cc:	b142      	cbz	r2, 40b4e0 <_strtod_r+0x5a8>
  40b4ce:	4631      	mov	r1, r6
  40b4d0:	4658      	mov	r0, fp
  40b4d2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40b4d4:	f005 fbfe 	bl	410cd4 <__pow5mult>
  40b4d8:	4606      	mov	r6, r0
  40b4da:	2800      	cmp	r0, #0
  40b4dc:	f000 8249 	beq.w	40b972 <_strtod_r+0xa3a>
  40b4e0:	2d00      	cmp	r5, #0
  40b4e2:	dd08      	ble.n	40b4f6 <_strtod_r+0x5be>
  40b4e4:	4631      	mov	r1, r6
  40b4e6:	462a      	mov	r2, r5
  40b4e8:	4658      	mov	r0, fp
  40b4ea:	f005 fc41 	bl	410d70 <__lshift>
  40b4ee:	4606      	mov	r6, r0
  40b4f0:	2800      	cmp	r0, #0
  40b4f2:	f000 823e 	beq.w	40b972 <_strtod_r+0xa3a>
  40b4f6:	f1b9 0f00 	cmp.w	r9, #0
  40b4fa:	dd08      	ble.n	40b50e <_strtod_r+0x5d6>
  40b4fc:	4639      	mov	r1, r7
  40b4fe:	464a      	mov	r2, r9
  40b500:	4658      	mov	r0, fp
  40b502:	f005 fc35 	bl	410d70 <__lshift>
  40b506:	4607      	mov	r7, r0
  40b508:	2800      	cmp	r0, #0
  40b50a:	f000 8232 	beq.w	40b972 <_strtod_r+0xa3a>
  40b50e:	4658      	mov	r0, fp
  40b510:	991a      	ldr	r1, [sp, #104]	; 0x68
  40b512:	4632      	mov	r2, r6
  40b514:	f005 fcae 	bl	410e74 <__mdiff>
  40b518:	9006      	str	r0, [sp, #24]
  40b51a:	2800      	cmp	r0, #0
  40b51c:	f000 8229 	beq.w	40b972 <_strtod_r+0xa3a>
  40b520:	9906      	ldr	r1, [sp, #24]
  40b522:	2300      	movs	r3, #0
  40b524:	f8d1 a00c 	ldr.w	sl, [r1, #12]
  40b528:	60cb      	str	r3, [r1, #12]
  40b52a:	4639      	mov	r1, r7
  40b52c:	f005 fc7e 	bl	410e2c <__mcmp>
  40b530:	2800      	cmp	r0, #0
  40b532:	f2c0 83cc 	blt.w	40bcce <_strtod_r+0xd96>
  40b536:	f000 8389 	beq.w	40bc4c <_strtod_r+0xd14>
  40b53a:	9806      	ldr	r0, [sp, #24]
  40b53c:	4639      	mov	r1, r7
  40b53e:	f005 fddf 	bl	411100 <__ratio>
  40b542:	2200      	movs	r2, #0
  40b544:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  40b548:	4604      	mov	r4, r0
  40b54a:	460d      	mov	r5, r1
  40b54c:	f7fe fe02 	bl	40a154 <__aeabi_dcmple>
  40b550:	2800      	cmp	r0, #0
  40b552:	d065      	beq.n	40b620 <_strtod_r+0x6e8>
  40b554:	f1ba 0f00 	cmp.w	sl, #0
  40b558:	f000 808f 	beq.w	40b67a <_strtod_r+0x742>
  40b55c:	4d2d      	ldr	r5, [pc, #180]	; (40b614 <_strtod_r+0x6dc>)
  40b55e:	2400      	movs	r4, #0
  40b560:	4622      	mov	r2, r4
  40b562:	462b      	mov	r3, r5
  40b564:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
  40b568:	f8dd 900c 	ldr.w	r9, [sp, #12]
  40b56c:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 40b61c <_strtod_r+0x6e4>
  40b570:	4b29      	ldr	r3, [pc, #164]	; (40b618 <_strtod_r+0x6e0>)
  40b572:	ea09 0808 	and.w	r8, r9, r8
  40b576:	4598      	cmp	r8, r3
  40b578:	f000 81c0 	beq.w	40b8fc <_strtod_r+0x9c4>
  40b57c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40b57e:	b182      	cbz	r2, 40b5a2 <_strtod_r+0x66a>
  40b580:	f1b8 6fd4 	cmp.w	r8, #111149056	; 0x6a00000
  40b584:	d80d      	bhi.n	40b5a2 <_strtod_r+0x66a>
  40b586:	a320      	add	r3, pc, #128	; (adr r3, 40b608 <_strtod_r+0x6d0>)
  40b588:	e9d3 2300 	ldrd	r2, r3, [r3]
  40b58c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  40b590:	f7fe fde0 	bl	40a154 <__aeabi_dcmple>
  40b594:	2800      	cmp	r0, #0
  40b596:	f040 811d 	bne.w	40b7d4 <_strtod_r+0x89c>
  40b59a:	f105 63d6 	add.w	r3, r5, #112197632	; 0x6b00000
  40b59e:	ebc8 0503 	rsb	r5, r8, r3
  40b5a2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40b5a6:	f005 fcd1 	bl	410f4c <__ulp>
  40b5aa:	4602      	mov	r2, r0
  40b5ac:	460b      	mov	r3, r1
  40b5ae:	4620      	mov	r0, r4
  40b5b0:	4629      	mov	r1, r5
  40b5b2:	f7fe fb53 	bl	409c5c <__aeabi_dmul>
  40b5b6:	4602      	mov	r2, r0
  40b5b8:	460b      	mov	r3, r1
  40b5ba:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40b5be:	f7fe f99b 	bl	4098f8 <__adddf3>
  40b5c2:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40b5c6:	9c03      	ldr	r4, [sp, #12]
  40b5c8:	990a      	ldr	r1, [sp, #40]	; 0x28
  40b5ca:	b921      	cbnz	r1, 40b5d6 <_strtod_r+0x69e>
  40b5cc:	4b13      	ldr	r3, [pc, #76]	; (40b61c <_strtod_r+0x6e4>)
  40b5ce:	4023      	ands	r3, r4
  40b5d0:	4598      	cmp	r8, r3
  40b5d2:	f000 81ee 	beq.w	40b9b2 <_strtod_r+0xa7a>
  40b5d6:	4658      	mov	r0, fp
  40b5d8:	991a      	ldr	r1, [sp, #104]	; 0x68
  40b5da:	f005 f9e5 	bl	4109a8 <_Bfree>
  40b5de:	4658      	mov	r0, fp
  40b5e0:	4631      	mov	r1, r6
  40b5e2:	f005 f9e1 	bl	4109a8 <_Bfree>
  40b5e6:	4658      	mov	r0, fp
  40b5e8:	4639      	mov	r1, r7
  40b5ea:	f005 f9dd 	bl	4109a8 <_Bfree>
  40b5ee:	4658      	mov	r0, fp
  40b5f0:	9906      	ldr	r1, [sp, #24]
  40b5f2:	f005 f9d9 	bl	4109a8 <_Bfree>
  40b5f6:	e6e5      	b.n	40b3c4 <_strtod_r+0x48c>
  40b5f8:	2300      	movs	r3, #0
  40b5fa:	930c      	str	r3, [sp, #48]	; 0x30
  40b5fc:	f04f 0801 	mov.w	r8, #1
  40b600:	e72c      	b.n	40b45c <_strtod_r+0x524>
  40b602:	bf00      	nop
  40b604:	f3af 8000 	nop.w
  40b608:	ffc00000 	.word	0xffc00000
  40b60c:	41dfffff 	.word	0x41dfffff
  40b610:	004130b0 	.word	0x004130b0
  40b614:	3ff00000 	.word	0x3ff00000
  40b618:	7fe00000 	.word	0x7fe00000
  40b61c:	7ff00000 	.word	0x7ff00000
  40b620:	4620      	mov	r0, r4
  40b622:	4629      	mov	r1, r5
  40b624:	2200      	movs	r2, #0
  40b626:	4ba8      	ldr	r3, [pc, #672]	; (40b8c8 <_strtod_r+0x990>)
  40b628:	f7fe fb18 	bl	409c5c <__aeabi_dmul>
  40b62c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40b630:	f1ba 0f00 	cmp.w	sl, #0
  40b634:	d11c      	bne.n	40b670 <_strtod_r+0x738>
  40b636:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  40b63a:	9010      	str	r0, [sp, #64]	; 0x40
  40b63c:	9111      	str	r1, [sp, #68]	; 0x44
  40b63e:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
  40b642:	f8dd 900c 	ldr.w	r9, [sp, #12]
  40b646:	e791      	b.n	40b56c <_strtod_r+0x634>
  40b648:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40b64a:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
  40b64e:	1acd      	subs	r5, r1, r3
  40b650:	e6ed      	b.n	40b42e <_strtod_r+0x4f6>
  40b652:	4c9e      	ldr	r4, [pc, #632]	; (40b8cc <_strtod_r+0x994>)
  40b654:	f04f 0801 	mov.w	r8, #1
  40b658:	1ae4      	subs	r4, r4, r3
  40b65a:	fa08 f404 	lsl.w	r4, r8, r4
  40b65e:	940c      	str	r4, [sp, #48]	; 0x30
  40b660:	e6fc      	b.n	40b45c <_strtod_r+0x524>
  40b662:	9519      	str	r5, [sp, #100]	; 0x64
  40b664:	2100      	movs	r1, #0
  40b666:	f1ba 0f00 	cmp.w	sl, #0
  40b66a:	f47f ad1f 	bne.w	40b0ac <_strtod_r+0x174>
  40b66e:	e573      	b.n	40b158 <_strtod_r+0x220>
  40b670:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
  40b674:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
  40b678:	e7e1      	b.n	40b63e <_strtod_r+0x706>
  40b67a:	9b02      	ldr	r3, [sp, #8]
  40b67c:	2b00      	cmp	r3, #0
  40b67e:	f040 8093 	bne.w	40b7a8 <_strtod_r+0x870>
  40b682:	9803      	ldr	r0, [sp, #12]
  40b684:	f3c0 0313 	ubfx	r3, r0, #0, #20
  40b688:	4681      	mov	r9, r0
  40b68a:	2b00      	cmp	r3, #0
  40b68c:	f040 8092 	bne.w	40b7b4 <_strtod_r+0x87c>
  40b690:	4620      	mov	r0, r4
  40b692:	4629      	mov	r1, r5
  40b694:	2200      	movs	r2, #0
  40b696:	4b8e      	ldr	r3, [pc, #568]	; (40b8d0 <_strtod_r+0x998>)
  40b698:	f7fe fd52 	bl	40a140 <__aeabi_dcmplt>
  40b69c:	2800      	cmp	r0, #0
  40b69e:	f040 8356 	bne.w	40bd4e <_strtod_r+0xe16>
  40b6a2:	4620      	mov	r0, r4
  40b6a4:	4629      	mov	r1, r5
  40b6a6:	2200      	movs	r2, #0
  40b6a8:	4b87      	ldr	r3, [pc, #540]	; (40b8c8 <_strtod_r+0x990>)
  40b6aa:	f7fe fad7 	bl	409c5c <__aeabi_dmul>
  40b6ae:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40b6b2:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  40b6b6:	9016      	str	r0, [sp, #88]	; 0x58
  40b6b8:	9117      	str	r1, [sp, #92]	; 0x5c
  40b6ba:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  40b6be:	e755      	b.n	40b56c <_strtod_r+0x634>
  40b6c0:	4640      	mov	r0, r8
  40b6c2:	4643      	mov	r3, r8
  40b6c4:	46b2      	mov	sl, r6
  40b6c6:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  40b6ca:	2a09      	cmp	r2, #9
  40b6cc:	d825      	bhi.n	40b71a <_strtod_r+0x7e2>
  40b6ce:	9c19      	ldr	r4, [sp, #100]	; 0x64
  40b6d0:	3001      	adds	r0, #1
  40b6d2:	2a00      	cmp	r2, #0
  40b6d4:	f000 81af 	beq.w	40ba36 <_strtod_r+0xafe>
  40b6d8:	2801      	cmp	r0, #1
  40b6da:	4403      	add	r3, r0
  40b6dc:	f000 81a0 	beq.w	40ba20 <_strtod_r+0xae8>
  40b6e0:	4450      	add	r0, sl
  40b6e2:	3801      	subs	r0, #1
  40b6e4:	e006      	b.n	40b6f4 <_strtod_r+0x7bc>
  40b6e6:	eb09 0989 	add.w	r9, r9, r9, lsl #2
  40b6ea:	ea4f 0949 	mov.w	r9, r9, lsl #1
  40b6ee:	4582      	cmp	sl, r0
  40b6f0:	f000 8197 	beq.w	40ba22 <_strtod_r+0xaea>
  40b6f4:	f10a 0a01 	add.w	sl, sl, #1
  40b6f8:	f10a 31ff 	add.w	r1, sl, #4294967295
  40b6fc:	2908      	cmp	r1, #8
  40b6fe:	ddf2      	ble.n	40b6e6 <_strtod_r+0x7ae>
  40b700:	f1ba 0f10 	cmp.w	sl, #16
  40b704:	bfdc      	itt	le
  40b706:	eb07 0787 	addle.w	r7, r7, r7, lsl #2
  40b70a:	007f      	lslle	r7, r7, #1
  40b70c:	e7ef      	b.n	40b6ee <_strtod_r+0x7b6>
  40b70e:	2200      	movs	r2, #0
  40b710:	9208      	str	r2, [sp, #32]
  40b712:	e5bc      	b.n	40b28e <_strtod_r+0x356>
  40b714:	2100      	movs	r1, #0
  40b716:	9108      	str	r1, [sp, #32]
  40b718:	e5b6      	b.n	40b288 <_strtod_r+0x350>
  40b71a:	2201      	movs	r2, #1
  40b71c:	920b      	str	r2, [sp, #44]	; 0x2c
  40b71e:	e4bc      	b.n	40b09a <_strtod_r+0x162>
  40b720:	f5b4 7f9a 	cmp.w	r4, #308	; 0x134
  40b724:	f300 8117 	bgt.w	40b956 <_strtod_r+0xa1e>
  40b728:	1124      	asrs	r4, r4, #4
  40b72a:	2c01      	cmp	r4, #1
  40b72c:	f8df 81c8 	ldr.w	r8, [pc, #456]	; 40b8f8 <_strtod_r+0x9c0>
  40b730:	f340 832a 	ble.w	40bd88 <_strtod_r+0xe50>
  40b734:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40b738:	4645      	mov	r5, r8
  40b73a:	2700      	movs	r7, #0
  40b73c:	f014 0f01 	tst.w	r4, #1
  40b740:	f107 0701 	add.w	r7, r7, #1
  40b744:	ea4f 0464 	mov.w	r4, r4, asr #1
  40b748:	d003      	beq.n	40b752 <_strtod_r+0x81a>
  40b74a:	e9d5 2300 	ldrd	r2, r3, [r5]
  40b74e:	f7fe fa85 	bl	409c5c <__aeabi_dmul>
  40b752:	2c01      	cmp	r4, #1
  40b754:	f105 0508 	add.w	r5, r5, #8
  40b758:	dcf0      	bgt.n	40b73c <_strtod_r+0x804>
  40b75a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40b75e:	9903      	ldr	r1, [sp, #12]
  40b760:	eb08 07c7 	add.w	r7, r8, r7, lsl #3
  40b764:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
  40b768:	9103      	str	r1, [sp, #12]
  40b76a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40b76e:	e9d7 0100 	ldrd	r0, r1, [r7]
  40b772:	f7fe fa73 	bl	409c5c <__aeabi_dmul>
  40b776:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40b77a:	9a03      	ldr	r2, [sp, #12]
  40b77c:	9903      	ldr	r1, [sp, #12]
  40b77e:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
  40b782:	0d1b      	lsrs	r3, r3, #20
  40b784:	4a53      	ldr	r2, [pc, #332]	; (40b8d4 <_strtod_r+0x99c>)
  40b786:	051b      	lsls	r3, r3, #20
  40b788:	4293      	cmp	r3, r2
  40b78a:	f200 80e4 	bhi.w	40b956 <_strtod_r+0xa1e>
  40b78e:	f5a2 1280 	sub.w	r2, r2, #1048576	; 0x100000
  40b792:	4293      	cmp	r3, r2
  40b794:	f240 82d4 	bls.w	40bd40 <_strtod_r+0xe08>
  40b798:	4b4f      	ldr	r3, [pc, #316]	; (40b8d8 <_strtod_r+0x9a0>)
  40b79a:	2000      	movs	r0, #0
  40b79c:	f04f 31ff 	mov.w	r1, #4294967295
  40b7a0:	9303      	str	r3, [sp, #12]
  40b7a2:	900a      	str	r0, [sp, #40]	; 0x28
  40b7a4:	9102      	str	r1, [sp, #8]
  40b7a6:	e5f3      	b.n	40b390 <_strtod_r+0x458>
  40b7a8:	9902      	ldr	r1, [sp, #8]
  40b7aa:	f8dd 900c 	ldr.w	r9, [sp, #12]
  40b7ae:	2901      	cmp	r1, #1
  40b7b0:	f000 81c9 	beq.w	40bb46 <_strtod_r+0xc0e>
  40b7b4:	4946      	ldr	r1, [pc, #280]	; (40b8d0 <_strtod_r+0x998>)
  40b7b6:	2000      	movs	r0, #0
  40b7b8:	2400      	movs	r4, #0
  40b7ba:	4d48      	ldr	r5, [pc, #288]	; (40b8dc <_strtod_r+0x9a4>)
  40b7bc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40b7c0:	e6d4      	b.n	40b56c <_strtod_r+0x634>
  40b7c2:	9919      	ldr	r1, [sp, #100]	; 0x64
  40b7c4:	f1a4 0230 	sub.w	r2, r4, #48	; 0x30
  40b7c8:	9106      	str	r1, [sp, #24]
  40b7ca:	460c      	mov	r4, r1
  40b7cc:	f04f 0a00 	mov.w	sl, #0
  40b7d0:	2001      	movs	r0, #1
  40b7d2:	e77e      	b.n	40b6d2 <_strtod_r+0x79a>
  40b7d4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  40b7d8:	f7fe fd02 	bl	40a1e0 <__aeabi_d2uiz>
  40b7dc:	2800      	cmp	r0, #0
  40b7de:	f000 81ad 	beq.w	40bb3c <_strtod_r+0xc04>
  40b7e2:	f7fe f9c5 	bl	409b70 <__aeabi_ui2d>
  40b7e6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40b7ea:	f1ba 0f00 	cmp.w	sl, #0
  40b7ee:	f040 81a0 	bne.w	40bb32 <_strtod_r+0xbfa>
  40b7f2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40b7f4:	990c      	ldr	r1, [sp, #48]	; 0x30
  40b7f6:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
  40b7fa:	9114      	str	r1, [sp, #80]	; 0x50
  40b7fc:	9215      	str	r2, [sp, #84]	; 0x54
  40b7fe:	e9dd 4514 	ldrd	r4, r5, [sp, #80]	; 0x50
  40b802:	e6ca      	b.n	40b59a <_strtod_r+0x662>
  40b804:	4836      	ldr	r0, [pc, #216]	; (40b8e0 <_strtod_r+0x9a8>)
  40b806:	9919      	ldr	r1, [sp, #100]	; 0x64
  40b808:	e009      	b.n	40b81e <_strtod_r+0x8e6>
  40b80a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  40b80e:	f1a3 0441 	sub.w	r4, r3, #65	; 0x41
  40b812:	2c19      	cmp	r4, #25
  40b814:	bf98      	it	ls
  40b816:	3320      	addls	r3, #32
  40b818:	4293      	cmp	r3, r2
  40b81a:	f47f abdc 	bne.w	40afd6 <_strtod_r+0x9e>
  40b81e:	f810 2f01 	ldrb.w	r2, [r0, #1]!
  40b822:	2a00      	cmp	r2, #0
  40b824:	d1f1      	bne.n	40b80a <_strtod_r+0x8d2>
  40b826:	1c4b      	adds	r3, r1, #1
  40b828:	9319      	str	r3, [sp, #100]	; 0x64
  40b82a:	784b      	ldrb	r3, [r1, #1]
  40b82c:	2b28      	cmp	r3, #40	; 0x28
  40b82e:	f000 82e1 	beq.w	40bdf4 <_strtod_r+0xebc>
  40b832:	4a2c      	ldr	r2, [pc, #176]	; (40b8e4 <_strtod_r+0x9ac>)
  40b834:	2300      	movs	r3, #0
  40b836:	9203      	str	r2, [sp, #12]
  40b838:	9302      	str	r3, [sp, #8]
  40b83a:	e512      	b.n	40b262 <_strtod_r+0x32a>
  40b83c:	482a      	ldr	r0, [pc, #168]	; (40b8e8 <_strtod_r+0x9b0>)
  40b83e:	9919      	ldr	r1, [sp, #100]	; 0x64
  40b840:	e009      	b.n	40b856 <_strtod_r+0x91e>
  40b842:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  40b846:	f1a3 0441 	sub.w	r4, r3, #65	; 0x41
  40b84a:	2c19      	cmp	r4, #25
  40b84c:	bf98      	it	ls
  40b84e:	3320      	addls	r3, #32
  40b850:	4293      	cmp	r3, r2
  40b852:	f47f abc0 	bne.w	40afd6 <_strtod_r+0x9e>
  40b856:	f810 2f01 	ldrb.w	r2, [r0, #1]!
  40b85a:	2a00      	cmp	r2, #0
  40b85c:	d1f1      	bne.n	40b842 <_strtod_r+0x90a>
  40b85e:	9119      	str	r1, [sp, #100]	; 0x64
  40b860:	4c22      	ldr	r4, [pc, #136]	; (40b8ec <_strtod_r+0x9b4>)
  40b862:	4608      	mov	r0, r1
  40b864:	e009      	b.n	40b87a <_strtod_r+0x942>
  40b866:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  40b86a:	f1a3 0541 	sub.w	r5, r3, #65	; 0x41
  40b86e:	2d19      	cmp	r5, #25
  40b870:	bf98      	it	ls
  40b872:	3320      	addls	r3, #32
  40b874:	4293      	cmp	r3, r2
  40b876:	f040 8284 	bne.w	40bd82 <_strtod_r+0xe4a>
  40b87a:	f814 2f01 	ldrb.w	r2, [r4, #1]!
  40b87e:	2a00      	cmp	r2, #0
  40b880:	d1f1      	bne.n	40b866 <_strtod_r+0x92e>
  40b882:	3001      	adds	r0, #1
  40b884:	9019      	str	r0, [sp, #100]	; 0x64
  40b886:	4a1a      	ldr	r2, [pc, #104]	; (40b8f0 <_strtod_r+0x9b8>)
  40b888:	2300      	movs	r3, #0
  40b88a:	9203      	str	r2, [sp, #12]
  40b88c:	9302      	str	r3, [sp, #8]
  40b88e:	e4e8      	b.n	40b262 <_strtod_r+0x32a>
  40b890:	9907      	ldr	r1, [sp, #28]
  40b892:	ab1a      	add	r3, sp, #104	; 0x68
  40b894:	9101      	str	r1, [sp, #4]
  40b896:	9300      	str	r3, [sp, #0]
  40b898:	4658      	mov	r0, fp
  40b89a:	a919      	add	r1, sp, #100	; 0x64
  40b89c:	4a15      	ldr	r2, [pc, #84]	; (40b8f4 <_strtod_r+0x9bc>)
  40b89e:	ab1b      	add	r3, sp, #108	; 0x6c
  40b8a0:	f004 f926 	bl	40faf0 <__gethex>
  40b8a4:	f010 0507 	ands.w	r5, r0, #7
  40b8a8:	4604      	mov	r4, r0
  40b8aa:	f43f acc9 	beq.w	40b240 <_strtod_r+0x308>
  40b8ae:	2d06      	cmp	r5, #6
  40b8b0:	f040 8157 	bne.w	40bb62 <_strtod_r+0xc2a>
  40b8b4:	3601      	adds	r6, #1
  40b8b6:	2200      	movs	r2, #0
  40b8b8:	9619      	str	r6, [sp, #100]	; 0x64
  40b8ba:	f04f 0800 	mov.w	r8, #0
  40b8be:	f04f 0900 	mov.w	r9, #0
  40b8c2:	9207      	str	r2, [sp, #28]
  40b8c4:	f7ff bb8e 	b.w	40afe4 <_strtod_r+0xac>
  40b8c8:	3fe00000 	.word	0x3fe00000
  40b8cc:	fffffbe3 	.word	0xfffffbe3
  40b8d0:	3ff00000 	.word	0x3ff00000
  40b8d4:	7ca00000 	.word	0x7ca00000
  40b8d8:	7fefffff 	.word	0x7fefffff
  40b8dc:	bff00000 	.word	0xbff00000
  40b8e0:	00412ecb 	.word	0x00412ecb
  40b8e4:	fff80000 	.word	0xfff80000
  40b8e8:	00412ebf 	.word	0x00412ebf
  40b8ec:	00412ec3 	.word	0x00412ec3
  40b8f0:	7ff00000 	.word	0x7ff00000
  40b8f4:	00412eac 	.word	0x00412eac
  40b8f8:	00413178 	.word	0x00413178
  40b8fc:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
  40b900:	f8cd 900c 	str.w	r9, [sp, #12]
  40b904:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40b908:	f005 fb20 	bl	410f4c <__ulp>
  40b90c:	4602      	mov	r2, r0
  40b90e:	460b      	mov	r3, r1
  40b910:	4620      	mov	r0, r4
  40b912:	4629      	mov	r1, r5
  40b914:	f7fe f9a2 	bl	409c5c <__aeabi_dmul>
  40b918:	4602      	mov	r2, r0
  40b91a:	460b      	mov	r3, r1
  40b91c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40b920:	f7fd ffea 	bl	4098f8 <__adddf3>
  40b924:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40b928:	9903      	ldr	r1, [sp, #12]
  40b92a:	4aad      	ldr	r2, [pc, #692]	; (40bbe0 <_strtod_r+0xca8>)
  40b92c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
  40b930:	0d1b      	lsrs	r3, r3, #20
  40b932:	051b      	lsls	r3, r3, #20
  40b934:	4293      	cmp	r3, r2
  40b936:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40b93a:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  40b93e:	f240 80d6 	bls.w	40baee <_strtod_r+0xbb6>
  40b942:	4ba8      	ldr	r3, [pc, #672]	; (40bbe4 <_strtod_r+0xcac>)
  40b944:	9913      	ldr	r1, [sp, #76]	; 0x4c
  40b946:	4299      	cmp	r1, r3
  40b948:	d010      	beq.n	40b96c <_strtod_r+0xa34>
  40b94a:	4ba6      	ldr	r3, [pc, #664]	; (40bbe4 <_strtod_r+0xcac>)
  40b94c:	f04f 30ff 	mov.w	r0, #4294967295
  40b950:	9303      	str	r3, [sp, #12]
  40b952:	9002      	str	r0, [sp, #8]
  40b954:	e63f      	b.n	40b5d6 <_strtod_r+0x69e>
  40b956:	4ba4      	ldr	r3, [pc, #656]	; (40bbe8 <_strtod_r+0xcb0>)
  40b958:	2000      	movs	r0, #0
  40b95a:	9303      	str	r3, [sp, #12]
  40b95c:	9002      	str	r0, [sp, #8]
  40b95e:	2322      	movs	r3, #34	; 0x22
  40b960:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  40b964:	f8cb 3000 	str.w	r3, [fp]
  40b968:	f7ff bb3c 	b.w	40afe4 <_strtod_r+0xac>
  40b96c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40b96e:	3201      	adds	r2, #1
  40b970:	d1eb      	bne.n	40b94a <_strtod_r+0xa12>
  40b972:	46b2      	mov	sl, r6
  40b974:	991a      	ldr	r1, [sp, #104]	; 0x68
  40b976:	4a9c      	ldr	r2, [pc, #624]	; (40bbe8 <_strtod_r+0xcb0>)
  40b978:	2322      	movs	r3, #34	; 0x22
  40b97a:	2000      	movs	r0, #0
  40b97c:	9203      	str	r2, [sp, #12]
  40b97e:	9002      	str	r0, [sp, #8]
  40b980:	f8cb 3000 	str.w	r3, [fp]
  40b984:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  40b988:	4658      	mov	r0, fp
  40b98a:	f005 f80d 	bl	4109a8 <_Bfree>
  40b98e:	4658      	mov	r0, fp
  40b990:	4651      	mov	r1, sl
  40b992:	f005 f809 	bl	4109a8 <_Bfree>
  40b996:	4658      	mov	r0, fp
  40b998:	4639      	mov	r1, r7
  40b99a:	f005 f805 	bl	4109a8 <_Bfree>
  40b99e:	4658      	mov	r0, fp
  40b9a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b9a2:	f005 f801 	bl	4109a8 <_Bfree>
  40b9a6:	4658      	mov	r0, fp
  40b9a8:	9906      	ldr	r1, [sp, #24]
  40b9aa:	f004 fffd 	bl	4109a8 <_Bfree>
  40b9ae:	f7ff bb19 	b.w	40afe4 <_strtod_r+0xac>
  40b9b2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  40b9b6:	f7fe fbeb 	bl	40a190 <__aeabi_d2iz>
  40b9ba:	f7fe f8e9 	bl	409b90 <__aeabi_i2d>
  40b9be:	4602      	mov	r2, r0
  40b9c0:	460b      	mov	r3, r1
  40b9c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  40b9c6:	f7fd ff95 	bl	4098f4 <__aeabi_dsub>
  40b9ca:	4680      	mov	r8, r0
  40b9cc:	4689      	mov	r9, r1
  40b9ce:	f1ba 0f00 	cmp.w	sl, #0
  40b9d2:	d111      	bne.n	40b9f8 <_strtod_r+0xac0>
  40b9d4:	9a02      	ldr	r2, [sp, #8]
  40b9d6:	b97a      	cbnz	r2, 40b9f8 <_strtod_r+0xac0>
  40b9d8:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40b9dc:	b964      	cbnz	r4, 40b9f8 <_strtod_r+0xac0>
  40b9de:	a37a      	add	r3, pc, #488	; (adr r3, 40bbc8 <_strtod_r+0xc90>)
  40b9e0:	e9d3 2300 	ldrd	r2, r3, [r3]
  40b9e4:	f7fe fbac 	bl	40a140 <__aeabi_dcmplt>
  40b9e8:	2800      	cmp	r0, #0
  40b9ea:	f43f adf4 	beq.w	40b5d6 <_strtod_r+0x69e>
  40b9ee:	46b2      	mov	sl, r6
  40b9f0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  40b9f4:	991a      	ldr	r1, [sp, #104]	; 0x68
  40b9f6:	e7c7      	b.n	40b988 <_strtod_r+0xa50>
  40b9f8:	4640      	mov	r0, r8
  40b9fa:	4649      	mov	r1, r9
  40b9fc:	a374      	add	r3, pc, #464	; (adr r3, 40bbd0 <_strtod_r+0xc98>)
  40b9fe:	e9d3 2300 	ldrd	r2, r3, [r3]
  40ba02:	f7fe fb9d 	bl	40a140 <__aeabi_dcmplt>
  40ba06:	2800      	cmp	r0, #0
  40ba08:	d1f1      	bne.n	40b9ee <_strtod_r+0xab6>
  40ba0a:	4640      	mov	r0, r8
  40ba0c:	4649      	mov	r1, r9
  40ba0e:	a372      	add	r3, pc, #456	; (adr r3, 40bbd8 <_strtod_r+0xca0>)
  40ba10:	e9d3 2300 	ldrd	r2, r3, [r3]
  40ba14:	f7fe fbb2 	bl	40a17c <__aeabi_dcmpgt>
  40ba18:	2800      	cmp	r0, #0
  40ba1a:	f43f addc 	beq.w	40b5d6 <_strtod_r+0x69e>
  40ba1e:	e7e6      	b.n	40b9ee <_strtod_r+0xab6>
  40ba20:	4650      	mov	r0, sl
  40ba22:	2808      	cmp	r0, #8
  40ba24:	f100 0a01 	add.w	sl, r0, #1
  40ba28:	f300 8107 	bgt.w	40bc3a <_strtod_r+0xd02>
  40ba2c:	eb09 0989 	add.w	r9, r9, r9, lsl #2
  40ba30:	eb02 0949 	add.w	r9, r2, r9, lsl #1
  40ba34:	2000      	movs	r0, #0
  40ba36:	1c62      	adds	r2, r4, #1
  40ba38:	9219      	str	r2, [sp, #100]	; 0x64
  40ba3a:	7864      	ldrb	r4, [r4, #1]
  40ba3c:	e643      	b.n	40b6c6 <_strtod_r+0x78e>
  40ba3e:	f43f aca5 	beq.w	40b38c <_strtod_r+0x454>
  40ba42:	f1c8 0400 	rsb	r4, r8, #0
  40ba46:	f014 030f 	ands.w	r3, r4, #15
  40ba4a:	d00a      	beq.n	40ba62 <_strtod_r+0xb2a>
  40ba4c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40ba50:	4a66      	ldr	r2, [pc, #408]	; (40bbec <_strtod_r+0xcb4>)
  40ba52:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  40ba56:	e9d3 2300 	ldrd	r2, r3, [r3]
  40ba5a:	f7fe fa29 	bl	409eb0 <__aeabi_ddiv>
  40ba5e:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40ba62:	1124      	asrs	r4, r4, #4
  40ba64:	f43f ac92 	beq.w	40b38c <_strtod_r+0x454>
  40ba68:	2c1f      	cmp	r4, #31
  40ba6a:	dc34      	bgt.n	40bad6 <_strtod_r+0xb9e>
  40ba6c:	f014 0f10 	tst.w	r4, #16
  40ba70:	bf14      	ite	ne
  40ba72:	236a      	movne	r3, #106	; 0x6a
  40ba74:	2300      	moveq	r3, #0
  40ba76:	2c00      	cmp	r4, #0
  40ba78:	930a      	str	r3, [sp, #40]	; 0x28
  40ba7a:	dd0e      	ble.n	40ba9a <_strtod_r+0xb62>
  40ba7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40ba80:	4d5b      	ldr	r5, [pc, #364]	; (40bbf0 <_strtod_r+0xcb8>)
  40ba82:	07e3      	lsls	r3, r4, #31
  40ba84:	d503      	bpl.n	40ba8e <_strtod_r+0xb56>
  40ba86:	e9d5 2300 	ldrd	r2, r3, [r5]
  40ba8a:	f7fe f8e7 	bl	409c5c <__aeabi_dmul>
  40ba8e:	1064      	asrs	r4, r4, #1
  40ba90:	f105 0508 	add.w	r5, r5, #8
  40ba94:	d1f5      	bne.n	40ba82 <_strtod_r+0xb4a>
  40ba96:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40ba9a:	980a      	ldr	r0, [sp, #40]	; 0x28
  40ba9c:	b190      	cbz	r0, 40bac4 <_strtod_r+0xb8c>
  40ba9e:	9903      	ldr	r1, [sp, #12]
  40baa0:	f3c1 530a 	ubfx	r3, r1, #20, #11
  40baa4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  40baa8:	2b00      	cmp	r3, #0
  40baaa:	460a      	mov	r2, r1
  40baac:	dd0a      	ble.n	40bac4 <_strtod_r+0xb8c>
  40baae:	2b1f      	cmp	r3, #31
  40bab0:	f340 81bc 	ble.w	40be2c <_strtod_r+0xef4>
  40bab4:	2000      	movs	r0, #0
  40bab6:	2b34      	cmp	r3, #52	; 0x34
  40bab8:	9002      	str	r0, [sp, #8]
  40baba:	f340 81bf 	ble.w	40be3c <_strtod_r+0xf04>
  40babe:	f04f 715c 	mov.w	r1, #57671680	; 0x3700000
  40bac2:	9103      	str	r1, [sp, #12]
  40bac4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40bac8:	2200      	movs	r2, #0
  40baca:	2300      	movs	r3, #0
  40bacc:	f7fe fb2e 	bl	40a12c <__aeabi_dcmpeq>
  40bad0:	2800      	cmp	r0, #0
  40bad2:	f43f ac5d 	beq.w	40b390 <_strtod_r+0x458>
  40bad6:	2322      	movs	r3, #34	; 0x22
  40bad8:	f8cb 3000 	str.w	r3, [fp]
  40badc:	f04f 0800 	mov.w	r8, #0
  40bae0:	f04f 0900 	mov.w	r9, #0
  40bae4:	f7ff ba7e 	b.w	40afe4 <_strtod_r+0xac>
  40bae8:	f644 611f 	movw	r1, #19999	; 0x4e1f
  40baec:	e40d      	b.n	40b30a <_strtod_r+0x3d2>
  40baee:	9903      	ldr	r1, [sp, #12]
  40baf0:	f101 7454 	add.w	r4, r1, #55574528	; 0x3500000
  40baf4:	9403      	str	r4, [sp, #12]
  40baf6:	e567      	b.n	40b5c8 <_strtod_r+0x690>
  40baf8:	9908      	ldr	r1, [sp, #32]
  40bafa:	f1ca 0325 	rsb	r3, sl, #37	; 0x25
  40bafe:	4299      	cmp	r1, r3
  40bb00:	f73f ac2a 	bgt.w	40b358 <_strtod_r+0x420>
  40bb04:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40bb08:	4c38      	ldr	r4, [pc, #224]	; (40bbec <_strtod_r+0xcb4>)
  40bb0a:	f1ca 050f 	rsb	r5, sl, #15
  40bb0e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
  40bb12:	e9d1 0100 	ldrd	r0, r1, [r1]
  40bb16:	f7fe f8a1 	bl	409c5c <__aeabi_dmul>
  40bb1a:	9a08      	ldr	r2, [sp, #32]
  40bb1c:	1b55      	subs	r5, r2, r5
  40bb1e:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
  40bb22:	e9d4 2300 	ldrd	r2, r3, [r4]
  40bb26:	f7fe f899 	bl	409c5c <__aeabi_dmul>
  40bb2a:	4680      	mov	r8, r0
  40bb2c:	4689      	mov	r9, r1
  40bb2e:	f7ff ba59 	b.w	40afe4 <_strtod_r+0xac>
  40bb32:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
  40bb36:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  40bb3a:	e660      	b.n	40b7fe <_strtod_r+0x8c6>
  40bb3c:	492d      	ldr	r1, [pc, #180]	; (40bbf4 <_strtod_r+0xcbc>)
  40bb3e:	2000      	movs	r0, #0
  40bb40:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40bb44:	e651      	b.n	40b7ea <_strtod_r+0x8b2>
  40bb46:	464a      	mov	r2, r9
  40bb48:	2a00      	cmp	r2, #0
  40bb4a:	f47f ae33 	bne.w	40b7b4 <_strtod_r+0x87c>
  40bb4e:	46b2      	mov	sl, r6
  40bb50:	2322      	movs	r3, #34	; 0x22
  40bb52:	f8cb 3000 	str.w	r3, [fp]
  40bb56:	991a      	ldr	r1, [sp, #104]	; 0x68
  40bb58:	f04f 0800 	mov.w	r8, #0
  40bb5c:	f04f 0900 	mov.w	r9, #0
  40bb60:	e712      	b.n	40b988 <_strtod_r+0xa50>
  40bb62:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40bb64:	b13a      	cbz	r2, 40bb76 <_strtod_r+0xc3e>
  40bb66:	a81c      	add	r0, sp, #112	; 0x70
  40bb68:	2135      	movs	r1, #53	; 0x35
  40bb6a:	f005 faf1 	bl	411150 <__copybits>
  40bb6e:	4658      	mov	r0, fp
  40bb70:	991a      	ldr	r1, [sp, #104]	; 0x68
  40bb72:	f004 ff19 	bl	4109a8 <_Bfree>
  40bb76:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
  40bb78:	2d06      	cmp	r5, #6
  40bb7a:	f63f ab6c 	bhi.w	40b256 <_strtod_r+0x31e>
  40bb7e:	a001      	add	r0, pc, #4	; (adr r0, 40bb84 <_strtod_r+0xc4c>)
  40bb80:	f850 f025 	ldr.w	pc, [r0, r5, lsl #2]
  40bb84:	0040bbb9 	.word	0x0040bbb9
  40bb88:	0040bbf9 	.word	0x0040bbf9
  40bb8c:	0040bbad 	.word	0x0040bbad
  40bb90:	0040bba1 	.word	0x0040bba1
  40bb94:	0040b24b 	.word	0x0040b24b
  40bb98:	0040bbf9 	.word	0x0040bbf9
  40bb9c:	0040bbb9 	.word	0x0040bbb9
  40bba0:	4911      	ldr	r1, [pc, #68]	; (40bbe8 <_strtod_r+0xcb0>)
  40bba2:	2200      	movs	r2, #0
  40bba4:	9103      	str	r1, [sp, #12]
  40bba6:	9202      	str	r2, [sp, #8]
  40bba8:	f7ff bb55 	b.w	40b256 <_strtod_r+0x31e>
  40bbac:	9a1c      	ldr	r2, [sp, #112]	; 0x70
  40bbae:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40bbb0:	9202      	str	r2, [sp, #8]
  40bbb2:	9303      	str	r3, [sp, #12]
  40bbb4:	f7ff bb4f 	b.w	40b256 <_strtod_r+0x31e>
  40bbb8:	2100      	movs	r1, #0
  40bbba:	9103      	str	r1, [sp, #12]
  40bbbc:	9102      	str	r1, [sp, #8]
  40bbbe:	f7ff bb4a 	b.w	40b256 <_strtod_r+0x31e>
  40bbc2:	bf00      	nop
  40bbc4:	f3af 8000 	nop.w
  40bbc8:	94a03595 	.word	0x94a03595
  40bbcc:	3fcfffff 	.word	0x3fcfffff
  40bbd0:	94a03595 	.word	0x94a03595
  40bbd4:	3fdfffff 	.word	0x3fdfffff
  40bbd8:	35afe535 	.word	0x35afe535
  40bbdc:	3fe00000 	.word	0x3fe00000
  40bbe0:	7c9fffff 	.word	0x7c9fffff
  40bbe4:	7fefffff 	.word	0x7fefffff
  40bbe8:	7ff00000 	.word	0x7ff00000
  40bbec:	004130b0 	.word	0x004130b0
  40bbf0:	00412ee8 	.word	0x00412ee8
  40bbf4:	3ff00000 	.word	0x3ff00000
  40bbf8:	9a1d      	ldr	r2, [sp, #116]	; 0x74
  40bbfa:	981c      	ldr	r0, [sp, #112]	; 0x70
  40bbfc:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40bc00:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
  40bc04:	ea42 5203 	orr.w	r2, r2, r3, lsl #20
  40bc08:	9002      	str	r0, [sp, #8]
  40bc0a:	9203      	str	r2, [sp, #12]
  40bc0c:	f7ff bb23 	b.w	40b256 <_strtod_r+0x31e>
  40bc10:	9b08      	ldr	r3, [sp, #32]
  40bc12:	3316      	adds	r3, #22
  40bc14:	f6ff aba0 	blt.w	40b358 <_strtod_r+0x420>
  40bc18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40bc1c:	4b8d      	ldr	r3, [pc, #564]	; (40be54 <_strtod_r+0xf1c>)
  40bc1e:	9a08      	ldr	r2, [sp, #32]
  40bc20:	eba3 0ac2 	sub.w	sl, r3, r2, lsl #3
  40bc24:	e9da 2300 	ldrd	r2, r3, [sl]
  40bc28:	f7fe f942 	bl	409eb0 <__aeabi_ddiv>
  40bc2c:	4680      	mov	r8, r0
  40bc2e:	4689      	mov	r9, r1
  40bc30:	f7ff b9d8 	b.w	40afe4 <_strtod_r+0xac>
  40bc34:	46b2      	mov	sl, r6
  40bc36:	4601      	mov	r1, r0
  40bc38:	e69d      	b.n	40b976 <_strtod_r+0xa3e>
  40bc3a:	f1ba 0f10 	cmp.w	sl, #16
  40bc3e:	bfdc      	itt	le
  40bc40:	eb07 0787 	addle.w	r7, r7, r7, lsl #2
  40bc44:	eb02 0747 	addle.w	r7, r2, r7, lsl #1
  40bc48:	2000      	movs	r0, #0
  40bc4a:	e6f4      	b.n	40ba36 <_strtod_r+0xafe>
  40bc4c:	4655      	mov	r5, sl
  40bc4e:	46c4      	mov	ip, r8
  40bc50:	46b2      	mov	sl, r6
  40bc52:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40bc56:	2d00      	cmp	r5, #0
  40bc58:	f000 8082 	beq.w	40bd60 <_strtod_r+0xe28>
  40bc5c:	9a03      	ldr	r2, [sp, #12]
  40bc5e:	4b7e      	ldr	r3, [pc, #504]	; (40be58 <_strtod_r+0xf20>)
  40bc60:	f3c2 0113 	ubfx	r1, r2, #0, #20
  40bc64:	4299      	cmp	r1, r3
  40bc66:	f000 80a3 	beq.w	40bdb0 <_strtod_r+0xe78>
  40bc6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40bc6c:	2b00      	cmp	r3, #0
  40bc6e:	f000 8083 	beq.w	40bd78 <_strtod_r+0xe40>
  40bc72:	9803      	ldr	r0, [sp, #12]
  40bc74:	4203      	tst	r3, r0
  40bc76:	d00f      	beq.n	40bc98 <_strtod_r+0xd60>
  40bc78:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40bc7c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40bc7e:	2d00      	cmp	r5, #0
  40bc80:	f000 8084 	beq.w	40bd8c <_strtod_r+0xe54>
  40bc84:	f7ff f936 	bl	40aef4 <sulp>
  40bc88:	4602      	mov	r2, r0
  40bc8a:	460b      	mov	r3, r1
  40bc8c:	4640      	mov	r0, r8
  40bc8e:	4649      	mov	r1, r9
  40bc90:	f7fd fe32 	bl	4098f8 <__adddf3>
  40bc94:	4680      	mov	r8, r0
  40bc96:	4689      	mov	r9, r1
  40bc98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40bc9a:	b1b3      	cbz	r3, 40bcca <_strtod_r+0xd92>
  40bc9c:	486f      	ldr	r0, [pc, #444]	; (40be5c <_strtod_r+0xf24>)
  40bc9e:	2200      	movs	r2, #0
  40bca0:	9013      	str	r0, [sp, #76]	; 0x4c
  40bca2:	9212      	str	r2, [sp, #72]	; 0x48
  40bca4:	4640      	mov	r0, r8
  40bca6:	4649      	mov	r1, r9
  40bca8:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
  40bcac:	f7fd ffd6 	bl	409c5c <__aeabi_dmul>
  40bcb0:	4680      	mov	r8, r0
  40bcb2:	4689      	mov	r9, r1
  40bcb4:	e9cd 8902 	strd	r8, r9, [sp, #8]
  40bcb8:	9b03      	ldr	r3, [sp, #12]
  40bcba:	b933      	cbnz	r3, 40bcca <_strtod_r+0xd92>
  40bcbc:	9802      	ldr	r0, [sp, #8]
  40bcbe:	b920      	cbnz	r0, 40bcca <_strtod_r+0xd92>
  40bcc0:	2322      	movs	r3, #34	; 0x22
  40bcc2:	991a      	ldr	r1, [sp, #104]	; 0x68
  40bcc4:	f8cb 3000 	str.w	r3, [fp]
  40bcc8:	e65e      	b.n	40b988 <_strtod_r+0xa50>
  40bcca:	991a      	ldr	r1, [sp, #104]	; 0x68
  40bccc:	e65c      	b.n	40b988 <_strtod_r+0xa50>
  40bcce:	4655      	mov	r5, sl
  40bcd0:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40bcd4:	46b2      	mov	sl, r6
  40bcd6:	2d00      	cmp	r5, #0
  40bcd8:	d1de      	bne.n	40bc98 <_strtod_r+0xd60>
  40bcda:	9a02      	ldr	r2, [sp, #8]
  40bcdc:	2a00      	cmp	r2, #0
  40bcde:	d1db      	bne.n	40bc98 <_strtod_r+0xd60>
  40bce0:	9803      	ldr	r0, [sp, #12]
  40bce2:	f3c0 0313 	ubfx	r3, r0, #0, #20
  40bce6:	4604      	mov	r4, r0
  40bce8:	2b00      	cmp	r3, #0
  40bcea:	d1d5      	bne.n	40bc98 <_strtod_r+0xd60>
  40bcec:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
  40bcf0:	0d1b      	lsrs	r3, r3, #20
  40bcf2:	051b      	lsls	r3, r3, #20
  40bcf4:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
  40bcf8:	d9ce      	bls.n	40bc98 <_strtod_r+0xd60>
  40bcfa:	9906      	ldr	r1, [sp, #24]
  40bcfc:	694b      	ldr	r3, [r1, #20]
  40bcfe:	b913      	cbnz	r3, 40bd06 <_strtod_r+0xdce>
  40bd00:	690b      	ldr	r3, [r1, #16]
  40bd02:	2b01      	cmp	r3, #1
  40bd04:	ddc8      	ble.n	40bc98 <_strtod_r+0xd60>
  40bd06:	9906      	ldr	r1, [sp, #24]
  40bd08:	2201      	movs	r2, #1
  40bd0a:	4658      	mov	r0, fp
  40bd0c:	f005 f830 	bl	410d70 <__lshift>
  40bd10:	4639      	mov	r1, r7
  40bd12:	9006      	str	r0, [sp, #24]
  40bd14:	f005 f88a 	bl	410e2c <__mcmp>
  40bd18:	2800      	cmp	r0, #0
  40bd1a:	ddbd      	ble.n	40bc98 <_strtod_r+0xd60>
  40bd1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40bd1e:	2b00      	cmp	r3, #0
  40bd20:	d17a      	bne.n	40be18 <_strtod_r+0xee0>
  40bd22:	4b4f      	ldr	r3, [pc, #316]	; (40be60 <_strtod_r+0xf28>)
  40bd24:	4023      	ands	r3, r4
  40bd26:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
  40bd2a:	ea6f 5313 	mvn.w	r3, r3, lsr #20
  40bd2e:	ea6f 5003 	mvn.w	r0, r3, lsl #20
  40bd32:	f04f 31ff 	mov.w	r1, #4294967295
  40bd36:	9003      	str	r0, [sp, #12]
  40bd38:	9102      	str	r1, [sp, #8]
  40bd3a:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  40bd3e:	e7ab      	b.n	40bc98 <_strtod_r+0xd60>
  40bd40:	f101 7154 	add.w	r1, r1, #55574528	; 0x3500000
  40bd44:	2200      	movs	r2, #0
  40bd46:	9103      	str	r1, [sp, #12]
  40bd48:	920a      	str	r2, [sp, #40]	; 0x28
  40bd4a:	f7ff bb21 	b.w	40b390 <_strtod_r+0x458>
  40bd4e:	4b45      	ldr	r3, [pc, #276]	; (40be64 <_strtod_r+0xf2c>)
  40bd50:	4945      	ldr	r1, [pc, #276]	; (40be68 <_strtod_r+0xf30>)
  40bd52:	2200      	movs	r2, #0
  40bd54:	2000      	movs	r0, #0
  40bd56:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
  40bd5a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40bd5e:	e4ac      	b.n	40b6ba <_strtod_r+0x782>
  40bd60:	9903      	ldr	r1, [sp, #12]
  40bd62:	f3c1 0313 	ubfx	r3, r1, #0, #20
  40bd66:	460c      	mov	r4, r1
  40bd68:	2b00      	cmp	r3, #0
  40bd6a:	f47f af7e 	bne.w	40bc6a <_strtod_r+0xd32>
  40bd6e:	9a02      	ldr	r2, [sp, #8]
  40bd70:	2a00      	cmp	r2, #0
  40bd72:	f47f af7a 	bne.w	40bc6a <_strtod_r+0xd32>
  40bd76:	e7d1      	b.n	40bd1c <_strtod_r+0xde4>
  40bd78:	9902      	ldr	r1, [sp, #8]
  40bd7a:	ea1c 0f01 	tst.w	ip, r1
  40bd7e:	d08b      	beq.n	40bc98 <_strtod_r+0xd60>
  40bd80:	e77a      	b.n	40bc78 <_strtod_r+0xd40>
  40bd82:	3101      	adds	r1, #1
  40bd84:	9119      	str	r1, [sp, #100]	; 0x64
  40bd86:	e57e      	b.n	40b886 <_strtod_r+0x94e>
  40bd88:	2700      	movs	r7, #0
  40bd8a:	e4e8      	b.n	40b75e <_strtod_r+0x826>
  40bd8c:	f7ff f8b2 	bl	40aef4 <sulp>
  40bd90:	4602      	mov	r2, r0
  40bd92:	460b      	mov	r3, r1
  40bd94:	4640      	mov	r0, r8
  40bd96:	4649      	mov	r1, r9
  40bd98:	f7fd fdac 	bl	4098f4 <__aeabi_dsub>
  40bd9c:	2200      	movs	r2, #0
  40bd9e:	2300      	movs	r3, #0
  40bda0:	4680      	mov	r8, r0
  40bda2:	4689      	mov	r9, r1
  40bda4:	f7fe f9c2 	bl	40a12c <__aeabi_dcmpeq>
  40bda8:	2800      	cmp	r0, #0
  40bdaa:	f47f aed1 	bne.w	40bb50 <_strtod_r+0xc18>
  40bdae:	e773      	b.n	40bc98 <_strtod_r+0xd60>
  40bdb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40bdb2:	9902      	ldr	r1, [sp, #8]
  40bdb4:	b1db      	cbz	r3, 40bdee <_strtod_r+0xeb6>
  40bdb6:	4b2a      	ldr	r3, [pc, #168]	; (40be60 <_strtod_r+0xf28>)
  40bdb8:	4013      	ands	r3, r2
  40bdba:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
  40bdbe:	d816      	bhi.n	40bdee <_strtod_r+0xeb6>
  40bdc0:	0d1b      	lsrs	r3, r3, #20
  40bdc2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
  40bdc6:	f04f 30ff 	mov.w	r0, #4294967295
  40bdca:	fa00 f303 	lsl.w	r3, r0, r3
  40bdce:	4299      	cmp	r1, r3
  40bdd0:	f47f af4b 	bne.w	40bc6a <_strtod_r+0xd32>
  40bdd4:	4b25      	ldr	r3, [pc, #148]	; (40be6c <_strtod_r+0xf34>)
  40bdd6:	429a      	cmp	r2, r3
  40bdd8:	d038      	beq.n	40be4c <_strtod_r+0xf14>
  40bdda:	4b21      	ldr	r3, [pc, #132]	; (40be60 <_strtod_r+0xf28>)
  40bddc:	2000      	movs	r0, #0
  40bdde:	4013      	ands	r3, r2
  40bde0:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
  40bde4:	9303      	str	r3, [sp, #12]
  40bde6:	9002      	str	r0, [sp, #8]
  40bde8:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
  40bdec:	e754      	b.n	40bc98 <_strtod_r+0xd60>
  40bdee:	f04f 33ff 	mov.w	r3, #4294967295
  40bdf2:	e7ec      	b.n	40bdce <_strtod_r+0xe96>
  40bdf4:	a819      	add	r0, sp, #100	; 0x64
  40bdf6:	491e      	ldr	r1, [pc, #120]	; (40be70 <_strtod_r+0xf38>)
  40bdf8:	aa1c      	add	r2, sp, #112	; 0x70
  40bdfa:	f004 f90f 	bl	41001c <__hexnan>
  40bdfe:	2805      	cmp	r0, #5
  40be00:	f47f ad17 	bne.w	40b832 <_strtod_r+0x8fa>
  40be04:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40be06:	991c      	ldr	r1, [sp, #112]	; 0x70
  40be08:	f043 43ff 	orr.w	r3, r3, #2139095040	; 0x7f800000
  40be0c:	f443 00e0 	orr.w	r0, r3, #7340032	; 0x700000
  40be10:	9003      	str	r0, [sp, #12]
  40be12:	9102      	str	r1, [sp, #8]
  40be14:	f7ff ba25 	b.w	40b262 <_strtod_r+0x32a>
  40be18:	4b11      	ldr	r3, [pc, #68]	; (40be60 <_strtod_r+0xf28>)
  40be1a:	4023      	ands	r3, r4
  40be1c:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
  40be20:	d881      	bhi.n	40bd26 <_strtod_r+0xdee>
  40be22:	f1b3 7f5c 	cmp.w	r3, #57671680	; 0x3700000
  40be26:	f63f af39 	bhi.w	40bc9c <_strtod_r+0xd64>
  40be2a:	e691      	b.n	40bb50 <_strtod_r+0xc18>
  40be2c:	f04f 32ff 	mov.w	r2, #4294967295
  40be30:	fa02 f303 	lsl.w	r3, r2, r3
  40be34:	9a02      	ldr	r2, [sp, #8]
  40be36:	4013      	ands	r3, r2
  40be38:	9302      	str	r3, [sp, #8]
  40be3a:	e643      	b.n	40bac4 <_strtod_r+0xb8c>
  40be3c:	3b20      	subs	r3, #32
  40be3e:	f04f 31ff 	mov.w	r1, #4294967295
  40be42:	fa01 f303 	lsl.w	r3, r1, r3
  40be46:	4013      	ands	r3, r2
  40be48:	9303      	str	r3, [sp, #12]
  40be4a:	e63b      	b.n	40bac4 <_strtod_r+0xb8c>
  40be4c:	3101      	adds	r1, #1
  40be4e:	d1c4      	bne.n	40bdda <_strtod_r+0xea2>
  40be50:	e590      	b.n	40b974 <_strtod_r+0xa3c>
  40be52:	bf00      	nop
  40be54:	004130b0 	.word	0x004130b0
  40be58:	000fffff 	.word	0x000fffff
  40be5c:	39500000 	.word	0x39500000
  40be60:	7ff00000 	.word	0x7ff00000
  40be64:	bfe00000 	.word	0xbfe00000
  40be68:	3fe00000 	.word	0x3fe00000
  40be6c:	7fefffff 	.word	0x7fefffff
  40be70:	00412ed0 	.word	0x00412ed0
  40be74:	f3af 8000 	nop.w

0040be78 <strtod>:
  40be78:	4b02      	ldr	r3, [pc, #8]	; (40be84 <strtod+0xc>)
  40be7a:	460a      	mov	r2, r1
  40be7c:	4601      	mov	r1, r0
  40be7e:	6818      	ldr	r0, [r3, #0]
  40be80:	f7ff b85a 	b.w	40af38 <_strtod_r>
  40be84:	20000578 	.word	0x20000578

0040be88 <_svfprintf_r>:
  40be88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40be8c:	b0c9      	sub	sp, #292	; 0x124
  40be8e:	9310      	str	r3, [sp, #64]	; 0x40
  40be90:	910c      	str	r1, [sp, #48]	; 0x30
  40be92:	4691      	mov	r9, r2
  40be94:	900d      	str	r0, [sp, #52]	; 0x34
  40be96:	f004 f995 	bl	4101c4 <_localeconv_r>
  40be9a:	6800      	ldr	r0, [r0, #0]
  40be9c:	9015      	str	r0, [sp, #84]	; 0x54
  40be9e:	f7fe ff6d 	bl	40ad7c <strlen>
  40bea2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40bea4:	9018      	str	r0, [sp, #96]	; 0x60
  40bea6:	89a3      	ldrh	r3, [r4, #12]
  40bea8:	061e      	lsls	r6, r3, #24
  40beaa:	d503      	bpl.n	40beb4 <_svfprintf_r+0x2c>
  40beac:	6923      	ldr	r3, [r4, #16]
  40beae:	2b00      	cmp	r3, #0
  40beb0:	f001 8081 	beq.w	40cfb6 <_svfprintf_r+0x112e>
  40beb4:	ac38      	add	r4, sp, #224	; 0xe0
  40beb6:	46a4      	mov	ip, r4
  40beb8:	9408      	str	r4, [sp, #32]
  40beba:	942b      	str	r4, [sp, #172]	; 0xac
  40bebc:	2500      	movs	r5, #0
  40bebe:	2400      	movs	r4, #0
  40bec0:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  40bec4:	2300      	movs	r3, #0
  40bec6:	9311      	str	r3, [sp, #68]	; 0x44
  40bec8:	932d      	str	r3, [sp, #180]	; 0xb4
  40beca:	932c      	str	r3, [sp, #176]	; 0xb0
  40becc:	931a      	str	r3, [sp, #104]	; 0x68
  40bece:	9319      	str	r3, [sp, #100]	; 0x64
  40bed0:	930e      	str	r3, [sp, #56]	; 0x38
  40bed2:	4666      	mov	r6, ip
  40bed4:	f899 3000 	ldrb.w	r3, [r9]
  40bed8:	2b00      	cmp	r3, #0
  40beda:	f000 80f8 	beq.w	40c0ce <_svfprintf_r+0x246>
  40bede:	2b25      	cmp	r3, #37	; 0x25
  40bee0:	f000 80f5 	beq.w	40c0ce <_svfprintf_r+0x246>
  40bee4:	f109 0201 	add.w	r2, r9, #1
  40bee8:	e001      	b.n	40beee <_svfprintf_r+0x66>
  40beea:	2b25      	cmp	r3, #37	; 0x25
  40beec:	d004      	beq.n	40bef8 <_svfprintf_r+0x70>
  40beee:	7813      	ldrb	r3, [r2, #0]
  40bef0:	4614      	mov	r4, r2
  40bef2:	3201      	adds	r2, #1
  40bef4:	2b00      	cmp	r3, #0
  40bef6:	d1f8      	bne.n	40beea <_svfprintf_r+0x62>
  40bef8:	ebc9 0504 	rsb	r5, r9, r4
  40befc:	b17d      	cbz	r5, 40bf1e <_svfprintf_r+0x96>
  40befe:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40bf00:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40bf02:	3301      	adds	r3, #1
  40bf04:	442a      	add	r2, r5
  40bf06:	2b07      	cmp	r3, #7
  40bf08:	f8c6 9000 	str.w	r9, [r6]
  40bf0c:	6075      	str	r5, [r6, #4]
  40bf0e:	922d      	str	r2, [sp, #180]	; 0xb4
  40bf10:	932c      	str	r3, [sp, #176]	; 0xb0
  40bf12:	f300 80c2 	bgt.w	40c09a <_svfprintf_r+0x212>
  40bf16:	3608      	adds	r6, #8
  40bf18:	980e      	ldr	r0, [sp, #56]	; 0x38
  40bf1a:	4428      	add	r0, r5
  40bf1c:	900e      	str	r0, [sp, #56]	; 0x38
  40bf1e:	7823      	ldrb	r3, [r4, #0]
  40bf20:	2b00      	cmp	r3, #0
  40bf22:	f000 80c2 	beq.w	40c0aa <_svfprintf_r+0x222>
  40bf26:	2300      	movs	r3, #0
  40bf28:	f894 8001 	ldrb.w	r8, [r4, #1]
  40bf2c:	461a      	mov	r2, r3
  40bf2e:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  40bf32:	930f      	str	r3, [sp, #60]	; 0x3c
  40bf34:	9309      	str	r3, [sp, #36]	; 0x24
  40bf36:	f104 0901 	add.w	r9, r4, #1
  40bf3a:	f04f 34ff 	mov.w	r4, #4294967295
  40bf3e:	940a      	str	r4, [sp, #40]	; 0x28
  40bf40:	f109 0901 	add.w	r9, r9, #1
  40bf44:	f1a8 0320 	sub.w	r3, r8, #32
  40bf48:	2b58      	cmp	r3, #88	; 0x58
  40bf4a:	f200 83c5 	bhi.w	40c6d8 <_svfprintf_r+0x850>
  40bf4e:	e8df f013 	tbh	[pc, r3, lsl #1]
  40bf52:	026a      	.short	0x026a
  40bf54:	03c303c3 	.word	0x03c303c3
  40bf58:	03c30271 	.word	0x03c30271
  40bf5c:	03c303c3 	.word	0x03c303c3
  40bf60:	03c303c3 	.word	0x03c303c3
  40bf64:	031403c3 	.word	0x031403c3
  40bf68:	03c30366 	.word	0x03c30366
  40bf6c:	00c0009d 	.word	0x00c0009d
  40bf70:	027803c3 	.word	0x027803c3
  40bf74:	027f027f 	.word	0x027f027f
  40bf78:	027f027f 	.word	0x027f027f
  40bf7c:	027f027f 	.word	0x027f027f
  40bf80:	027f027f 	.word	0x027f027f
  40bf84:	03c3027f 	.word	0x03c3027f
  40bf88:	03c303c3 	.word	0x03c303c3
  40bf8c:	03c303c3 	.word	0x03c303c3
  40bf90:	03c303c3 	.word	0x03c303c3
  40bf94:	03c303c3 	.word	0x03c303c3
  40bf98:	029003c3 	.word	0x029003c3
  40bf9c:	03c30371 	.word	0x03c30371
  40bfa0:	03c30371 	.word	0x03c30371
  40bfa4:	03c303c3 	.word	0x03c303c3
  40bfa8:	036a03c3 	.word	0x036a03c3
  40bfac:	03c303c3 	.word	0x03c303c3
  40bfb0:	03c30078 	.word	0x03c30078
  40bfb4:	03c303c3 	.word	0x03c303c3
  40bfb8:	03c303c3 	.word	0x03c303c3
  40bfbc:	03c30059 	.word	0x03c30059
  40bfc0:	02af03c3 	.word	0x02af03c3
  40bfc4:	03c303c3 	.word	0x03c303c3
  40bfc8:	03c303c3 	.word	0x03c303c3
  40bfcc:	03c303c3 	.word	0x03c303c3
  40bfd0:	03c303c3 	.word	0x03c303c3
  40bfd4:	03c303c3 	.word	0x03c303c3
  40bfd8:	03480337 	.word	0x03480337
  40bfdc:	03710371 	.word	0x03710371
  40bfe0:	02ff0371 	.word	0x02ff0371
  40bfe4:	03c30348 	.word	0x03c30348
  40bfe8:	030803c3 	.word	0x030803c3
  40bfec:	02c503c3 	.word	0x02c503c3
  40bff0:	0320007c 	.word	0x0320007c
  40bff4:	03c303a3 	.word	0x03c303a3
  40bff8:	03c302d9 	.word	0x03c302d9
  40bffc:	03c3005f 	.word	0x03c3005f
  40c000:	00de03c3 	.word	0x00de03c3
  40c004:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40c008:	f04c 0c10 	orr.w	ip, ip, #16
  40c00c:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40c010:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40c012:	06a2      	lsls	r2, r4, #26
  40c014:	f100 8354 	bmi.w	40c6c0 <_svfprintf_r+0x838>
  40c018:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40c01a:	06e3      	lsls	r3, r4, #27
  40c01c:	f100 85bd 	bmi.w	40cb9a <_svfprintf_r+0xd12>
  40c020:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40c024:	f01c 0f40 	tst.w	ip, #64	; 0x40
  40c028:	f000 85b7 	beq.w	40cb9a <_svfprintf_r+0xd12>
  40c02c:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40c030:	2500      	movs	r5, #0
  40c032:	f8bc 4000 	ldrh.w	r4, [ip]
  40c036:	f10c 0c04 	add.w	ip, ip, #4
  40c03a:	2301      	movs	r3, #1
  40c03c:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40c040:	e08c      	b.n	40c15c <_svfprintf_r+0x2d4>
  40c042:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40c044:	f045 0510 	orr.w	r5, r5, #16
  40c048:	9509      	str	r5, [sp, #36]	; 0x24
  40c04a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40c04e:	f01c 0320 	ands.w	r3, ip, #32
  40c052:	f040 832a 	bne.w	40c6aa <_svfprintf_r+0x822>
  40c056:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40c05a:	f01c 0210 	ands.w	r2, ip, #16
  40c05e:	f040 85a4 	bne.w	40cbaa <_svfprintf_r+0xd22>
  40c062:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40c066:	f01c 0340 	ands.w	r3, ip, #64	; 0x40
  40c06a:	f000 859e 	beq.w	40cbaa <_svfprintf_r+0xd22>
  40c06e:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40c072:	4613      	mov	r3, r2
  40c074:	f8bc 4000 	ldrh.w	r4, [ip]
  40c078:	f10c 0c04 	add.w	ip, ip, #4
  40c07c:	2500      	movs	r5, #0
  40c07e:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40c082:	e06b      	b.n	40c15c <_svfprintf_r+0x2d4>
  40c084:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40c086:	9310      	str	r3, [sp, #64]	; 0x40
  40c088:	4264      	negs	r4, r4
  40c08a:	940f      	str	r4, [sp, #60]	; 0x3c
  40c08c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40c08e:	f045 0504 	orr.w	r5, r5, #4
  40c092:	9509      	str	r5, [sp, #36]	; 0x24
  40c094:	f899 8000 	ldrb.w	r8, [r9]
  40c098:	e752      	b.n	40bf40 <_svfprintf_r+0xb8>
  40c09a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40c09c:	990c      	ldr	r1, [sp, #48]	; 0x30
  40c09e:	aa2b      	add	r2, sp, #172	; 0xac
  40c0a0:	f005 fb06 	bl	4116b0 <__ssprint_r>
  40c0a4:	b940      	cbnz	r0, 40c0b8 <_svfprintf_r+0x230>
  40c0a6:	ae38      	add	r6, sp, #224	; 0xe0
  40c0a8:	e736      	b.n	40bf18 <_svfprintf_r+0x90>
  40c0aa:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  40c0ac:	b123      	cbz	r3, 40c0b8 <_svfprintf_r+0x230>
  40c0ae:	980d      	ldr	r0, [sp, #52]	; 0x34
  40c0b0:	990c      	ldr	r1, [sp, #48]	; 0x30
  40c0b2:	aa2b      	add	r2, sp, #172	; 0xac
  40c0b4:	f005 fafc 	bl	4116b0 <__ssprint_r>
  40c0b8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40c0ba:	980e      	ldr	r0, [sp, #56]	; 0x38
  40c0bc:	89a3      	ldrh	r3, [r4, #12]
  40c0be:	f013 0f40 	tst.w	r3, #64	; 0x40
  40c0c2:	bf18      	it	ne
  40c0c4:	f04f 30ff 	movne.w	r0, #4294967295
  40c0c8:	b049      	add	sp, #292	; 0x124
  40c0ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c0ce:	464c      	mov	r4, r9
  40c0d0:	e725      	b.n	40bf1e <_svfprintf_r+0x96>
  40c0d2:	f899 8000 	ldrb.w	r8, [r9]
  40c0d6:	f109 0001 	add.w	r0, r9, #1
  40c0da:	f1b8 0f2a 	cmp.w	r8, #42	; 0x2a
  40c0de:	f001 810c 	beq.w	40d2fa <_svfprintf_r+0x1472>
  40c0e2:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  40c0e6:	2b09      	cmp	r3, #9
  40c0e8:	bf98      	it	ls
  40c0ea:	2100      	movls	r1, #0
  40c0ec:	f201 806b 	bhi.w	40d1c6 <_svfprintf_r+0x133e>
  40c0f0:	f810 8b01 	ldrb.w	r8, [r0], #1
  40c0f4:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  40c0f8:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  40c0fc:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  40c100:	2b09      	cmp	r3, #9
  40c102:	d9f5      	bls.n	40c0f0 <_svfprintf_r+0x268>
  40c104:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
  40c108:	910a      	str	r1, [sp, #40]	; 0x28
  40c10a:	4681      	mov	r9, r0
  40c10c:	e71a      	b.n	40bf44 <_svfprintf_r+0xbc>
  40c10e:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40c110:	4ca1      	ldr	r4, [pc, #644]	; (40c398 <_svfprintf_r+0x510>)
  40c112:	06af      	lsls	r7, r5, #26
  40c114:	941a      	str	r4, [sp, #104]	; 0x68
  40c116:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40c11a:	f140 81d1 	bpl.w	40c4c0 <_svfprintf_r+0x638>
  40c11e:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40c122:	f10c 0307 	add.w	r3, ip, #7
  40c126:	f023 0307 	bic.w	r3, r3, #7
  40c12a:	f103 0408 	add.w	r4, r3, #8
  40c12e:	9410      	str	r4, [sp, #64]	; 0x40
  40c130:	e9d3 4500 	ldrd	r4, r5, [r3]
  40c134:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40c138:	f01c 0f01 	tst.w	ip, #1
  40c13c:	f000 8462 	beq.w	40ca04 <_svfprintf_r+0xb7c>
  40c140:	ea54 0005 	orrs.w	r0, r4, r5
  40c144:	f000 845e 	beq.w	40ca04 <_svfprintf_r+0xb7c>
  40c148:	2330      	movs	r3, #48	; 0x30
  40c14a:	f04c 0c02 	orr.w	ip, ip, #2
  40c14e:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  40c152:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  40c156:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40c15a:	2302      	movs	r3, #2
  40c15c:	f04f 0a00 	mov.w	sl, #0
  40c160:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40c164:	990a      	ldr	r1, [sp, #40]	; 0x28
  40c166:	2900      	cmp	r1, #0
  40c168:	db05      	blt.n	40c176 <_svfprintf_r+0x2ee>
  40c16a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40c16e:	f02c 0c80 	bic.w	ip, ip, #128	; 0x80
  40c172:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40c176:	ea54 0005 	orrs.w	r0, r4, r5
  40c17a:	f040 82c5 	bne.w	40c708 <_svfprintf_r+0x880>
  40c17e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40c180:	2900      	cmp	r1, #0
  40c182:	f040 82c1 	bne.w	40c708 <_svfprintf_r+0x880>
  40c186:	2b00      	cmp	r3, #0
  40c188:	f040 8438 	bne.w	40c9fc <_svfprintf_r+0xb74>
  40c18c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40c190:	f01c 0f01 	tst.w	ip, #1
  40c194:	f000 8432 	beq.w	40c9fc <_svfprintf_r+0xb74>
  40c198:	af48      	add	r7, sp, #288	; 0x120
  40c19a:	2330      	movs	r3, #48	; 0x30
  40c19c:	9d08      	ldr	r5, [sp, #32]
  40c19e:	f807 3d41 	strb.w	r3, [r7, #-65]!
  40c1a2:	1bec      	subs	r4, r5, r7
  40c1a4:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
  40c1a8:	2500      	movs	r5, #0
  40c1aa:	4564      	cmp	r4, ip
  40c1ac:	bfa8      	it	ge
  40c1ae:	46a4      	movge	ip, r4
  40c1b0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40c1b4:	9514      	str	r5, [sp, #80]	; 0x50
  40c1b6:	f1ba 0f00 	cmp.w	sl, #0
  40c1ba:	d002      	beq.n	40c1c2 <_svfprintf_r+0x33a>
  40c1bc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40c1be:	3501      	adds	r5, #1
  40c1c0:	950b      	str	r5, [sp, #44]	; 0x2c
  40c1c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40c1c4:	f013 0302 	ands.w	r3, r3, #2
  40c1c8:	9312      	str	r3, [sp, #72]	; 0x48
  40c1ca:	d002      	beq.n	40c1d2 <_svfprintf_r+0x34a>
  40c1cc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40c1ce:	3502      	adds	r5, #2
  40c1d0:	950b      	str	r5, [sp, #44]	; 0x2c
  40c1d2:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40c1d6:	f01c 0c84 	ands.w	ip, ip, #132	; 0x84
  40c1da:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
  40c1de:	f040 8290 	bne.w	40c702 <_svfprintf_r+0x87a>
  40c1e2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40c1e4:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
  40c1e8:	ebcc 0b05 	rsb	fp, ip, r5
  40c1ec:	f1bb 0f00 	cmp.w	fp, #0
  40c1f0:	f340 8287 	ble.w	40c702 <_svfprintf_r+0x87a>
  40c1f4:	f1bb 0f10 	cmp.w	fp, #16
  40c1f8:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40c1fa:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40c1fc:	f8df a1a0 	ldr.w	sl, [pc, #416]	; 40c3a0 <_svfprintf_r+0x518>
  40c200:	dd2c      	ble.n	40c25c <_svfprintf_r+0x3d4>
  40c202:	971b      	str	r7, [sp, #108]	; 0x6c
  40c204:	4630      	mov	r0, r6
  40c206:	4657      	mov	r7, sl
  40c208:	2510      	movs	r5, #16
  40c20a:	46ca      	mov	sl, r9
  40c20c:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  40c20e:	46a1      	mov	r9, r4
  40c210:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40c212:	e006      	b.n	40c222 <_svfprintf_r+0x39a>
  40c214:	f1ab 0b10 	sub.w	fp, fp, #16
  40c218:	f1bb 0f10 	cmp.w	fp, #16
  40c21c:	f100 0008 	add.w	r0, r0, #8
  40c220:	dd17      	ble.n	40c252 <_svfprintf_r+0x3ca>
  40c222:	3201      	adds	r2, #1
  40c224:	3110      	adds	r1, #16
  40c226:	2a07      	cmp	r2, #7
  40c228:	912d      	str	r1, [sp, #180]	; 0xb4
  40c22a:	922c      	str	r2, [sp, #176]	; 0xb0
  40c22c:	6007      	str	r7, [r0, #0]
  40c22e:	6045      	str	r5, [r0, #4]
  40c230:	ddf0      	ble.n	40c214 <_svfprintf_r+0x38c>
  40c232:	4620      	mov	r0, r4
  40c234:	4631      	mov	r1, r6
  40c236:	aa2b      	add	r2, sp, #172	; 0xac
  40c238:	f005 fa3a 	bl	4116b0 <__ssprint_r>
  40c23c:	2800      	cmp	r0, #0
  40c23e:	f47f af3b 	bne.w	40c0b8 <_svfprintf_r+0x230>
  40c242:	f1ab 0b10 	sub.w	fp, fp, #16
  40c246:	f1bb 0f10 	cmp.w	fp, #16
  40c24a:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40c24c:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40c24e:	a838      	add	r0, sp, #224	; 0xe0
  40c250:	dce7      	bgt.n	40c222 <_svfprintf_r+0x39a>
  40c252:	464c      	mov	r4, r9
  40c254:	46d1      	mov	r9, sl
  40c256:	46ba      	mov	sl, r7
  40c258:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
  40c25a:	4606      	mov	r6, r0
  40c25c:	3201      	adds	r2, #1
  40c25e:	eb0b 0c01 	add.w	ip, fp, r1
  40c262:	2a07      	cmp	r2, #7
  40c264:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40c268:	922c      	str	r2, [sp, #176]	; 0xb0
  40c26a:	e886 0c00 	stmia.w	r6, {sl, fp}
  40c26e:	f300 841a 	bgt.w	40caa6 <_svfprintf_r+0xc1e>
  40c272:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40c276:	3608      	adds	r6, #8
  40c278:	f1ba 0f00 	cmp.w	sl, #0
  40c27c:	d00f      	beq.n	40c29e <_svfprintf_r+0x416>
  40c27e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40c280:	f10c 0c01 	add.w	ip, ip, #1
  40c284:	3301      	adds	r3, #1
  40c286:	f10d 018f 	add.w	r1, sp, #143	; 0x8f
  40c28a:	2201      	movs	r2, #1
  40c28c:	2b07      	cmp	r3, #7
  40c28e:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40c292:	932c      	str	r3, [sp, #176]	; 0xb0
  40c294:	e886 0006 	stmia.w	r6, {r1, r2}
  40c298:	f300 83a4 	bgt.w	40c9e4 <_svfprintf_r+0xb5c>
  40c29c:	3608      	adds	r6, #8
  40c29e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40c2a0:	b173      	cbz	r3, 40c2c0 <_svfprintf_r+0x438>
  40c2a2:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40c2a4:	f10c 0c02 	add.w	ip, ip, #2
  40c2a8:	3301      	adds	r3, #1
  40c2aa:	a924      	add	r1, sp, #144	; 0x90
  40c2ac:	2202      	movs	r2, #2
  40c2ae:	2b07      	cmp	r3, #7
  40c2b0:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40c2b4:	932c      	str	r3, [sp, #176]	; 0xb0
  40c2b6:	e886 0006 	stmia.w	r6, {r1, r2}
  40c2ba:	f300 8387 	bgt.w	40c9cc <_svfprintf_r+0xb44>
  40c2be:	3608      	adds	r6, #8
  40c2c0:	9d13      	ldr	r5, [sp, #76]	; 0x4c
  40c2c2:	2d80      	cmp	r5, #128	; 0x80
  40c2c4:	f000 82ca 	beq.w	40c85c <_svfprintf_r+0x9d4>
  40c2c8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40c2ca:	ebc4 0a05 	rsb	sl, r4, r5
  40c2ce:	f1ba 0f00 	cmp.w	sl, #0
  40c2d2:	dd3b      	ble.n	40c34c <_svfprintf_r+0x4c4>
  40c2d4:	f1ba 0f10 	cmp.w	sl, #16
  40c2d8:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40c2da:	4d30      	ldr	r5, [pc, #192]	; (40c39c <_svfprintf_r+0x514>)
  40c2dc:	dd2b      	ble.n	40c336 <_svfprintf_r+0x4ae>
  40c2de:	940a      	str	r4, [sp, #40]	; 0x28
  40c2e0:	4632      	mov	r2, r6
  40c2e2:	f04f 0b10 	mov.w	fp, #16
  40c2e6:	462e      	mov	r6, r5
  40c2e8:	4661      	mov	r1, ip
  40c2ea:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40c2ec:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40c2ee:	e006      	b.n	40c2fe <_svfprintf_r+0x476>
  40c2f0:	f1aa 0a10 	sub.w	sl, sl, #16
  40c2f4:	f1ba 0f10 	cmp.w	sl, #16
  40c2f8:	f102 0208 	add.w	r2, r2, #8
  40c2fc:	dd17      	ble.n	40c32e <_svfprintf_r+0x4a6>
  40c2fe:	3301      	adds	r3, #1
  40c300:	3110      	adds	r1, #16
  40c302:	2b07      	cmp	r3, #7
  40c304:	912d      	str	r1, [sp, #180]	; 0xb4
  40c306:	932c      	str	r3, [sp, #176]	; 0xb0
  40c308:	e882 0840 	stmia.w	r2, {r6, fp}
  40c30c:	ddf0      	ble.n	40c2f0 <_svfprintf_r+0x468>
  40c30e:	4620      	mov	r0, r4
  40c310:	4629      	mov	r1, r5
  40c312:	aa2b      	add	r2, sp, #172	; 0xac
  40c314:	f005 f9cc 	bl	4116b0 <__ssprint_r>
  40c318:	2800      	cmp	r0, #0
  40c31a:	f47f aecd 	bne.w	40c0b8 <_svfprintf_r+0x230>
  40c31e:	f1aa 0a10 	sub.w	sl, sl, #16
  40c322:	f1ba 0f10 	cmp.w	sl, #16
  40c326:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40c328:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40c32a:	aa38      	add	r2, sp, #224	; 0xe0
  40c32c:	dce7      	bgt.n	40c2fe <_svfprintf_r+0x476>
  40c32e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40c330:	4635      	mov	r5, r6
  40c332:	468c      	mov	ip, r1
  40c334:	4616      	mov	r6, r2
  40c336:	3301      	adds	r3, #1
  40c338:	44d4      	add	ip, sl
  40c33a:	2b07      	cmp	r3, #7
  40c33c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40c340:	932c      	str	r3, [sp, #176]	; 0xb0
  40c342:	e886 0420 	stmia.w	r6, {r5, sl}
  40c346:	f300 8335 	bgt.w	40c9b4 <_svfprintf_r+0xb2c>
  40c34a:	3608      	adds	r6, #8
  40c34c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40c34e:	05ed      	lsls	r5, r5, #23
  40c350:	f100 8224 	bmi.w	40c79c <_svfprintf_r+0x914>
  40c354:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40c356:	44a4      	add	ip, r4
  40c358:	3301      	adds	r3, #1
  40c35a:	2b07      	cmp	r3, #7
  40c35c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40c360:	6037      	str	r7, [r6, #0]
  40c362:	6074      	str	r4, [r6, #4]
  40c364:	932c      	str	r3, [sp, #176]	; 0xb0
  40c366:	f300 830f 	bgt.w	40c988 <_svfprintf_r+0xb00>
  40c36a:	3608      	adds	r6, #8
  40c36c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40c36e:	0763      	lsls	r3, r4, #29
  40c370:	d549      	bpl.n	40c406 <_svfprintf_r+0x57e>
  40c372:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40c374:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40c376:	1a2c      	subs	r4, r5, r0
  40c378:	2c00      	cmp	r4, #0
  40c37a:	dd44      	ble.n	40c406 <_svfprintf_r+0x57e>
  40c37c:	2c10      	cmp	r4, #16
  40c37e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40c380:	f8df a01c 	ldr.w	sl, [pc, #28]	; 40c3a0 <_svfprintf_r+0x518>
  40c384:	dd2b      	ble.n	40c3de <_svfprintf_r+0x556>
  40c386:	4657      	mov	r7, sl
  40c388:	2510      	movs	r5, #16
  40c38a:	4662      	mov	r2, ip
  40c38c:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
  40c390:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  40c394:	e00b      	b.n	40c3ae <_svfprintf_r+0x526>
  40c396:	bf00      	nop
  40c398:	00412f44 	.word	0x00412f44
  40c39c:	00412f10 	.word	0x00412f10
  40c3a0:	00412f64 	.word	0x00412f64
  40c3a4:	3c10      	subs	r4, #16
  40c3a6:	2c10      	cmp	r4, #16
  40c3a8:	f106 0608 	add.w	r6, r6, #8
  40c3ac:	dd15      	ble.n	40c3da <_svfprintf_r+0x552>
  40c3ae:	3301      	adds	r3, #1
  40c3b0:	3210      	adds	r2, #16
  40c3b2:	2b07      	cmp	r3, #7
  40c3b4:	922d      	str	r2, [sp, #180]	; 0xb4
  40c3b6:	932c      	str	r3, [sp, #176]	; 0xb0
  40c3b8:	6037      	str	r7, [r6, #0]
  40c3ba:	6075      	str	r5, [r6, #4]
  40c3bc:	ddf2      	ble.n	40c3a4 <_svfprintf_r+0x51c>
  40c3be:	4650      	mov	r0, sl
  40c3c0:	4641      	mov	r1, r8
  40c3c2:	aa2b      	add	r2, sp, #172	; 0xac
  40c3c4:	f005 f974 	bl	4116b0 <__ssprint_r>
  40c3c8:	2800      	cmp	r0, #0
  40c3ca:	f47f ae75 	bne.w	40c0b8 <_svfprintf_r+0x230>
  40c3ce:	3c10      	subs	r4, #16
  40c3d0:	2c10      	cmp	r4, #16
  40c3d2:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40c3d4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40c3d6:	ae38      	add	r6, sp, #224	; 0xe0
  40c3d8:	dce9      	bgt.n	40c3ae <_svfprintf_r+0x526>
  40c3da:	4694      	mov	ip, r2
  40c3dc:	46ba      	mov	sl, r7
  40c3de:	3301      	adds	r3, #1
  40c3e0:	44a4      	add	ip, r4
  40c3e2:	2b07      	cmp	r3, #7
  40c3e4:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40c3e8:	932c      	str	r3, [sp, #176]	; 0xb0
  40c3ea:	f8c6 a000 	str.w	sl, [r6]
  40c3ee:	6074      	str	r4, [r6, #4]
  40c3f0:	dd09      	ble.n	40c406 <_svfprintf_r+0x57e>
  40c3f2:	980d      	ldr	r0, [sp, #52]	; 0x34
  40c3f4:	990c      	ldr	r1, [sp, #48]	; 0x30
  40c3f6:	aa2b      	add	r2, sp, #172	; 0xac
  40c3f8:	f005 f95a 	bl	4116b0 <__ssprint_r>
  40c3fc:	2800      	cmp	r0, #0
  40c3fe:	f47f ae5b 	bne.w	40c0b8 <_svfprintf_r+0x230>
  40c402:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40c406:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40c408:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40c40a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40c40c:	42a8      	cmp	r0, r5
  40c40e:	bfac      	ite	ge
  40c410:	1824      	addge	r4, r4, r0
  40c412:	1964      	addlt	r4, r4, r5
  40c414:	940e      	str	r4, [sp, #56]	; 0x38
  40c416:	f1bc 0f00 	cmp.w	ip, #0
  40c41a:	f040 82c1 	bne.w	40c9a0 <_svfprintf_r+0xb18>
  40c41e:	2300      	movs	r3, #0
  40c420:	932c      	str	r3, [sp, #176]	; 0xb0
  40c422:	ae38      	add	r6, sp, #224	; 0xe0
  40c424:	e556      	b.n	40bed4 <_svfprintf_r+0x4c>
  40c426:	f899 8000 	ldrb.w	r8, [r9]
  40c42a:	2a00      	cmp	r2, #0
  40c42c:	f47f ad88 	bne.w	40bf40 <_svfprintf_r+0xb8>
  40c430:	2220      	movs	r2, #32
  40c432:	e585      	b.n	40bf40 <_svfprintf_r+0xb8>
  40c434:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40c436:	f045 0501 	orr.w	r5, r5, #1
  40c43a:	9509      	str	r5, [sp, #36]	; 0x24
  40c43c:	f899 8000 	ldrb.w	r8, [r9]
  40c440:	e57e      	b.n	40bf40 <_svfprintf_r+0xb8>
  40c442:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40c444:	f045 0580 	orr.w	r5, r5, #128	; 0x80
  40c448:	9509      	str	r5, [sp, #36]	; 0x24
  40c44a:	f899 8000 	ldrb.w	r8, [r9]
  40c44e:	e577      	b.n	40bf40 <_svfprintf_r+0xb8>
  40c450:	2400      	movs	r4, #0
  40c452:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  40c456:	940f      	str	r4, [sp, #60]	; 0x3c
  40c458:	4621      	mov	r1, r4
  40c45a:	f819 8b01 	ldrb.w	r8, [r9], #1
  40c45e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  40c462:	eb03 0141 	add.w	r1, r3, r1, lsl #1
  40c466:	f1a8 0330 	sub.w	r3, r8, #48	; 0x30
  40c46a:	2b09      	cmp	r3, #9
  40c46c:	d9f5      	bls.n	40c45a <_svfprintf_r+0x5d2>
  40c46e:	910f      	str	r1, [sp, #60]	; 0x3c
  40c470:	e568      	b.n	40bf44 <_svfprintf_r+0xbc>
  40c472:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40c476:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40c47a:	f04c 0c10 	orr.w	ip, ip, #16
  40c47e:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40c482:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40c484:	06a5      	lsls	r5, r4, #26
  40c486:	f140 80b2 	bpl.w	40c5ee <_svfprintf_r+0x766>
  40c48a:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40c48c:	1de9      	adds	r1, r5, #7
  40c48e:	f021 0107 	bic.w	r1, r1, #7
  40c492:	e9d1 2300 	ldrd	r2, r3, [r1]
  40c496:	3108      	adds	r1, #8
  40c498:	9110      	str	r1, [sp, #64]	; 0x40
  40c49a:	4614      	mov	r4, r2
  40c49c:	461d      	mov	r5, r3
  40c49e:	2a00      	cmp	r2, #0
  40c4a0:	f173 0c00 	sbcs.w	ip, r3, #0
  40c4a4:	f2c0 8394 	blt.w	40cbd0 <_svfprintf_r+0xd48>
  40c4a8:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40c4ac:	2301      	movs	r3, #1
  40c4ae:	e659      	b.n	40c164 <_svfprintf_r+0x2dc>
  40c4b0:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40c4b2:	4cb6      	ldr	r4, [pc, #728]	; (40c78c <_svfprintf_r+0x904>)
  40c4b4:	06af      	lsls	r7, r5, #26
  40c4b6:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40c4ba:	941a      	str	r4, [sp, #104]	; 0x68
  40c4bc:	f53f ae2f 	bmi.w	40c11e <_svfprintf_r+0x296>
  40c4c0:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40c4c2:	06ed      	lsls	r5, r5, #27
  40c4c4:	f140 8443 	bpl.w	40cd4e <_svfprintf_r+0xec6>
  40c4c8:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40c4cc:	2500      	movs	r5, #0
  40c4ce:	f8dc 4000 	ldr.w	r4, [ip]
  40c4d2:	f10c 0c04 	add.w	ip, ip, #4
  40c4d6:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40c4da:	e62b      	b.n	40c134 <_svfprintf_r+0x2ac>
  40c4dc:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40c4e0:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40c4e4:	f01c 0f20 	tst.w	ip, #32
  40c4e8:	f000 8440 	beq.w	40cd6c <_svfprintf_r+0xee4>
  40c4ec:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40c4ee:	6821      	ldr	r1, [r4, #0]
  40c4f0:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40c4f2:	17e5      	asrs	r5, r4, #31
  40c4f4:	462b      	mov	r3, r5
  40c4f6:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40c4f8:	4622      	mov	r2, r4
  40c4fa:	3504      	adds	r5, #4
  40c4fc:	9510      	str	r5, [sp, #64]	; 0x40
  40c4fe:	e9c1 2300 	strd	r2, r3, [r1]
  40c502:	e4e7      	b.n	40bed4 <_svfprintf_r+0x4c>
  40c504:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40c506:	f04f 0a00 	mov.w	sl, #0
  40c50a:	6827      	ldr	r7, [r4, #0]
  40c50c:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40c510:	1d25      	adds	r5, r4, #4
  40c512:	2f00      	cmp	r7, #0
  40c514:	f000 85e9 	beq.w	40d0ea <_svfprintf_r+0x1262>
  40c518:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40c51a:	4638      	mov	r0, r7
  40c51c:	2c00      	cmp	r4, #0
  40c51e:	f2c0 859b 	blt.w	40d058 <_svfprintf_r+0x11d0>
  40c522:	4651      	mov	r1, sl
  40c524:	4622      	mov	r2, r4
  40c526:	f004 f965 	bl	4107f4 <memchr>
  40c52a:	2800      	cmp	r0, #0
  40c52c:	f000 8613 	beq.w	40d156 <_svfprintf_r+0x12ce>
  40c530:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40c532:	1bc0      	subs	r0, r0, r7
  40c534:	42a0      	cmp	r0, r4
  40c536:	bfb8      	it	lt
  40c538:	4604      	movlt	r4, r0
  40c53a:	9510      	str	r5, [sp, #64]	; 0x40
  40c53c:	ea24 75e4 	bic.w	r5, r4, r4, asr #31
  40c540:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40c544:	f8cd a050 	str.w	sl, [sp, #80]	; 0x50
  40c548:	950b      	str	r5, [sp, #44]	; 0x2c
  40c54a:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40c54e:	e632      	b.n	40c1b6 <_svfprintf_r+0x32e>
  40c550:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40c554:	f04c 0c40 	orr.w	ip, ip, #64	; 0x40
  40c558:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40c55c:	f899 8000 	ldrb.w	r8, [r9]
  40c560:	e4ee      	b.n	40bf40 <_svfprintf_r+0xb8>
  40c562:	f899 8000 	ldrb.w	r8, [r9]
  40c566:	464b      	mov	r3, r9
  40c568:	f1b8 0f6c 	cmp.w	r8, #108	; 0x6c
  40c56c:	f000 847f 	beq.w	40ce6e <_svfprintf_r+0xfe6>
  40c570:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40c572:	f045 0510 	orr.w	r5, r5, #16
  40c576:	9509      	str	r5, [sp, #36]	; 0x24
  40c578:	e4e2      	b.n	40bf40 <_svfprintf_r+0xb8>
  40c57a:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40c57c:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40c57e:	6824      	ldr	r4, [r4, #0]
  40c580:	1d2b      	adds	r3, r5, #4
  40c582:	2c00      	cmp	r4, #0
  40c584:	940f      	str	r4, [sp, #60]	; 0x3c
  40c586:	f6ff ad7d 	blt.w	40c084 <_svfprintf_r+0x1fc>
  40c58a:	9310      	str	r3, [sp, #64]	; 0x40
  40c58c:	f899 8000 	ldrb.w	r8, [r9]
  40c590:	e4d6      	b.n	40bf40 <_svfprintf_r+0xb8>
  40c592:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40c594:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40c598:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40c59a:	487d      	ldr	r0, [pc, #500]	; (40c790 <_svfprintf_r+0x908>)
  40c59c:	3504      	adds	r5, #4
  40c59e:	681c      	ldr	r4, [r3, #0]
  40c5a0:	f04f 0878 	mov.w	r8, #120	; 0x78
  40c5a4:	2330      	movs	r3, #48	; 0x30
  40c5a6:	f04c 0c02 	orr.w	ip, ip, #2
  40c5aa:	9510      	str	r5, [sp, #64]	; 0x40
  40c5ac:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
  40c5b0:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40c5b4:	2500      	movs	r5, #0
  40c5b6:	f88d 8091 	strb.w	r8, [sp, #145]	; 0x91
  40c5ba:	901a      	str	r0, [sp, #104]	; 0x68
  40c5bc:	2302      	movs	r3, #2
  40c5be:	e5cd      	b.n	40c15c <_svfprintf_r+0x2d4>
  40c5c0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40c5c2:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40c5c4:	681a      	ldr	r2, [r3, #0]
  40c5c6:	2401      	movs	r4, #1
  40c5c8:	2300      	movs	r3, #0
  40c5ca:	3504      	adds	r5, #4
  40c5cc:	469a      	mov	sl, r3
  40c5ce:	940b      	str	r4, [sp, #44]	; 0x2c
  40c5d0:	f88d 20b8 	strb.w	r2, [sp, #184]	; 0xb8
  40c5d4:	9510      	str	r5, [sp, #64]	; 0x40
  40c5d6:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  40c5da:	930a      	str	r3, [sp, #40]	; 0x28
  40c5dc:	9314      	str	r3, [sp, #80]	; 0x50
  40c5de:	af2e      	add	r7, sp, #184	; 0xb8
  40c5e0:	e5ef      	b.n	40c1c2 <_svfprintf_r+0x33a>
  40c5e2:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40c5e4:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40c5e8:	06a5      	lsls	r5, r4, #26
  40c5ea:	f53f af4e 	bmi.w	40c48a <_svfprintf_r+0x602>
  40c5ee:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40c5f2:	f01c 0f10 	tst.w	ip, #16
  40c5f6:	f040 82df 	bne.w	40cbb8 <_svfprintf_r+0xd30>
  40c5fa:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40c5fe:	f01c 0f40 	tst.w	ip, #64	; 0x40
  40c602:	f000 82d9 	beq.w	40cbb8 <_svfprintf_r+0xd30>
  40c606:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40c60a:	f9bc 4000 	ldrsh.w	r4, [ip]
  40c60e:	f10c 0c04 	add.w	ip, ip, #4
  40c612:	17e5      	asrs	r5, r4, #31
  40c614:	4622      	mov	r2, r4
  40c616:	462b      	mov	r3, r5
  40c618:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40c61c:	e73f      	b.n	40c49e <_svfprintf_r+0x616>
  40c61e:	f899 8000 	ldrb.w	r8, [r9]
  40c622:	222b      	movs	r2, #43	; 0x2b
  40c624:	e48c      	b.n	40bf40 <_svfprintf_r+0xb8>
  40c626:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40c628:	f045 0508 	orr.w	r5, r5, #8
  40c62c:	9509      	str	r5, [sp, #36]	; 0x24
  40c62e:	f899 8000 	ldrb.w	r8, [r9]
  40c632:	e485      	b.n	40bf40 <_svfprintf_r+0xb8>
  40c634:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40c636:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40c63a:	1deb      	adds	r3, r5, #7
  40c63c:	f023 0307 	bic.w	r3, r3, #7
  40c640:	f103 0c08 	add.w	ip, r3, #8
  40c644:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40c648:	e9d3 4500 	ldrd	r4, r5, [r3]
  40c64c:	e9cd 4516 	strd	r4, r5, [sp, #88]	; 0x58
  40c650:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40c654:	f004 ffb0 	bl	4115b8 <__fpclassifyd>
  40c658:	2801      	cmp	r0, #1
  40c65a:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40c65e:	f040 835c 	bne.w	40cd1a <_svfprintf_r+0xe92>
  40c662:	2200      	movs	r2, #0
  40c664:	2300      	movs	r3, #0
  40c666:	f7fd fd6b 	bl	40a140 <__aeabi_dcmplt>
  40c66a:	2800      	cmp	r0, #0
  40c66c:	f040 8563 	bne.w	40d136 <_svfprintf_r+0x12ae>
  40c670:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40c674:	2503      	movs	r5, #3
  40c676:	950b      	str	r5, [sp, #44]	; 0x2c
  40c678:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40c67a:	4f46      	ldr	r7, [pc, #280]	; (40c794 <_svfprintf_r+0x90c>)
  40c67c:	f025 0580 	bic.w	r5, r5, #128	; 0x80
  40c680:	4b45      	ldr	r3, [pc, #276]	; (40c798 <_svfprintf_r+0x910>)
  40c682:	2400      	movs	r4, #0
  40c684:	9509      	str	r5, [sp, #36]	; 0x24
  40c686:	2500      	movs	r5, #0
  40c688:	940a      	str	r4, [sp, #40]	; 0x28
  40c68a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40c68e:	bfd8      	it	le
  40c690:	461f      	movle	r7, r3
  40c692:	2403      	movs	r4, #3
  40c694:	9514      	str	r5, [sp, #80]	; 0x50
  40c696:	e58e      	b.n	40c1b6 <_svfprintf_r+0x32e>
  40c698:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40c69c:	f04c 0c20 	orr.w	ip, ip, #32
  40c6a0:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40c6a4:	f899 8000 	ldrb.w	r8, [r9]
  40c6a8:	e44a      	b.n	40bf40 <_svfprintf_r+0xb8>
  40c6aa:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40c6ac:	1de3      	adds	r3, r4, #7
  40c6ae:	f023 0307 	bic.w	r3, r3, #7
  40c6b2:	f103 0508 	add.w	r5, r3, #8
  40c6b6:	9510      	str	r5, [sp, #64]	; 0x40
  40c6b8:	e9d3 4500 	ldrd	r4, r5, [r3]
  40c6bc:	2300      	movs	r3, #0
  40c6be:	e54d      	b.n	40c15c <_svfprintf_r+0x2d4>
  40c6c0:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40c6c2:	1deb      	adds	r3, r5, #7
  40c6c4:	f023 0307 	bic.w	r3, r3, #7
  40c6c8:	f103 0c08 	add.w	ip, r3, #8
  40c6cc:	e9d3 4500 	ldrd	r4, r5, [r3]
  40c6d0:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40c6d4:	2301      	movs	r3, #1
  40c6d6:	e541      	b.n	40c15c <_svfprintf_r+0x2d4>
  40c6d8:	f88d 208f 	strb.w	r2, [sp, #143]	; 0x8f
  40c6dc:	f1b8 0f00 	cmp.w	r8, #0
  40c6e0:	f43f ace3 	beq.w	40c0aa <_svfprintf_r+0x222>
  40c6e4:	2300      	movs	r3, #0
  40c6e6:	f04f 0c01 	mov.w	ip, #1
  40c6ea:	469a      	mov	sl, r3
  40c6ec:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40c6f0:	f88d 80b8 	strb.w	r8, [sp, #184]	; 0xb8
  40c6f4:	f88d 308f 	strb.w	r3, [sp, #143]	; 0x8f
  40c6f8:	930a      	str	r3, [sp, #40]	; 0x28
  40c6fa:	9314      	str	r3, [sp, #80]	; 0x50
  40c6fc:	4664      	mov	r4, ip
  40c6fe:	af2e      	add	r7, sp, #184	; 0xb8
  40c700:	e55f      	b.n	40c1c2 <_svfprintf_r+0x33a>
  40c702:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40c706:	e5b7      	b.n	40c278 <_svfprintf_r+0x3f0>
  40c708:	2b01      	cmp	r3, #1
  40c70a:	f000 80ec 	beq.w	40c8e6 <_svfprintf_r+0xa5e>
  40c70e:	2b02      	cmp	r3, #2
  40c710:	f10d 03df 	add.w	r3, sp, #223	; 0xdf
  40c714:	d118      	bne.n	40c748 <_svfprintf_r+0x8c0>
  40c716:	f8dd c068 	ldr.w	ip, [sp, #104]	; 0x68
  40c71a:	4619      	mov	r1, r3
  40c71c:	f004 000f 	and.w	r0, r4, #15
  40c720:	0922      	lsrs	r2, r4, #4
  40c722:	f81c 0000 	ldrb.w	r0, [ip, r0]
  40c726:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  40c72a:	092b      	lsrs	r3, r5, #4
  40c72c:	7008      	strb	r0, [r1, #0]
  40c72e:	ea52 0003 	orrs.w	r0, r2, r3
  40c732:	460f      	mov	r7, r1
  40c734:	4614      	mov	r4, r2
  40c736:	461d      	mov	r5, r3
  40c738:	f101 31ff 	add.w	r1, r1, #4294967295
  40c73c:	d1ee      	bne.n	40c71c <_svfprintf_r+0x894>
  40c73e:	9d08      	ldr	r5, [sp, #32]
  40c740:	e9cd 231e 	strd	r2, r3, [sp, #120]	; 0x78
  40c744:	1bec      	subs	r4, r5, r7
  40c746:	e52d      	b.n	40c1a4 <_svfprintf_r+0x31c>
  40c748:	08e0      	lsrs	r0, r4, #3
  40c74a:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  40c74e:	f004 0207 	and.w	r2, r4, #7
  40c752:	08e9      	lsrs	r1, r5, #3
  40c754:	3230      	adds	r2, #48	; 0x30
  40c756:	ea50 0c01 	orrs.w	ip, r0, r1
  40c75a:	461f      	mov	r7, r3
  40c75c:	701a      	strb	r2, [r3, #0]
  40c75e:	4604      	mov	r4, r0
  40c760:	460d      	mov	r5, r1
  40c762:	f103 33ff 	add.w	r3, r3, #4294967295
  40c766:	d1ef      	bne.n	40c748 <_svfprintf_r+0x8c0>
  40c768:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40c76a:	e9cd 011c 	strd	r0, r1, [sp, #112]	; 0x70
  40c76e:	07e0      	lsls	r0, r4, #31
  40c770:	4639      	mov	r1, r7
  40c772:	f140 80c1 	bpl.w	40c8f8 <_svfprintf_r+0xa70>
  40c776:	2a30      	cmp	r2, #48	; 0x30
  40c778:	f000 80be 	beq.w	40c8f8 <_svfprintf_r+0xa70>
  40c77c:	9d08      	ldr	r5, [sp, #32]
  40c77e:	461f      	mov	r7, r3
  40c780:	2330      	movs	r3, #48	; 0x30
  40c782:	1bec      	subs	r4, r5, r7
  40c784:	f801 3c01 	strb.w	r3, [r1, #-1]
  40c788:	e50c      	b.n	40c1a4 <_svfprintf_r+0x31c>
  40c78a:	bf00      	nop
  40c78c:	00412f30 	.word	0x00412f30
  40c790:	00412f44 	.word	0x00412f44
  40c794:	00412f24 	.word	0x00412f24
  40c798:	00412f20 	.word	0x00412f20
  40c79c:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  40c7a0:	f340 80ad 	ble.w	40c8fe <_svfprintf_r+0xa76>
  40c7a4:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40c7a8:	2200      	movs	r2, #0
  40c7aa:	2300      	movs	r3, #0
  40c7ac:	f8cd c01c 	str.w	ip, [sp, #28]
  40c7b0:	f7fd fcbc 	bl	40a12c <__aeabi_dcmpeq>
  40c7b4:	f8dd c01c 	ldr.w	ip, [sp, #28]
  40c7b8:	2800      	cmp	r0, #0
  40c7ba:	f000 8126 	beq.w	40ca0a <_svfprintf_r+0xb82>
  40c7be:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40c7c0:	49aa      	ldr	r1, [pc, #680]	; (40ca6c <_svfprintf_r+0xbe4>)
  40c7c2:	3301      	adds	r3, #1
  40c7c4:	f10c 0c01 	add.w	ip, ip, #1
  40c7c8:	2201      	movs	r2, #1
  40c7ca:	2b07      	cmp	r3, #7
  40c7cc:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40c7d0:	932c      	str	r3, [sp, #176]	; 0xb0
  40c7d2:	e886 0006 	stmia.w	r6, {r1, r2}
  40c7d6:	f300 82ed 	bgt.w	40cdb4 <_svfprintf_r+0xf2c>
  40c7da:	3608      	adds	r6, #8
  40c7dc:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40c7de:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40c7e0:	42a3      	cmp	r3, r4
  40c7e2:	db03      	blt.n	40c7ec <_svfprintf_r+0x964>
  40c7e4:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40c7e6:	07ec      	lsls	r4, r5, #31
  40c7e8:	f57f adc0 	bpl.w	40c36c <_svfprintf_r+0x4e4>
  40c7ec:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40c7ee:	9c18      	ldr	r4, [sp, #96]	; 0x60
  40c7f0:	3301      	adds	r3, #1
  40c7f2:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40c7f4:	44a4      	add	ip, r4
  40c7f6:	2b07      	cmp	r3, #7
  40c7f8:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40c7fc:	6035      	str	r5, [r6, #0]
  40c7fe:	6074      	str	r4, [r6, #4]
  40c800:	932c      	str	r3, [sp, #176]	; 0xb0
  40c802:	f300 833e 	bgt.w	40ce82 <_svfprintf_r+0xffa>
  40c806:	3608      	adds	r6, #8
  40c808:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40c80a:	1e6c      	subs	r4, r5, #1
  40c80c:	2c00      	cmp	r4, #0
  40c80e:	f77f adad 	ble.w	40c36c <_svfprintf_r+0x4e4>
  40c812:	2c10      	cmp	r4, #16
  40c814:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40c816:	4d96      	ldr	r5, [pc, #600]	; (40ca70 <_svfprintf_r+0xbe8>)
  40c818:	f340 8197 	ble.w	40cb4a <_svfprintf_r+0xcc2>
  40c81c:	2710      	movs	r7, #16
  40c81e:	4662      	mov	r2, ip
  40c820:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40c824:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  40c828:	e004      	b.n	40c834 <_svfprintf_r+0x9ac>
  40c82a:	3608      	adds	r6, #8
  40c82c:	3c10      	subs	r4, #16
  40c82e:	2c10      	cmp	r4, #16
  40c830:	f340 818a 	ble.w	40cb48 <_svfprintf_r+0xcc0>
  40c834:	3301      	adds	r3, #1
  40c836:	3210      	adds	r2, #16
  40c838:	2b07      	cmp	r3, #7
  40c83a:	922d      	str	r2, [sp, #180]	; 0xb4
  40c83c:	932c      	str	r3, [sp, #176]	; 0xb0
  40c83e:	e886 00a0 	stmia.w	r6, {r5, r7}
  40c842:	ddf2      	ble.n	40c82a <_svfprintf_r+0x9a2>
  40c844:	4640      	mov	r0, r8
  40c846:	4651      	mov	r1, sl
  40c848:	aa2b      	add	r2, sp, #172	; 0xac
  40c84a:	f004 ff31 	bl	4116b0 <__ssprint_r>
  40c84e:	2800      	cmp	r0, #0
  40c850:	f47f ac32 	bne.w	40c0b8 <_svfprintf_r+0x230>
  40c854:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40c856:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40c858:	ae38      	add	r6, sp, #224	; 0xe0
  40c85a:	e7e7      	b.n	40c82c <_svfprintf_r+0x9a4>
  40c85c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40c85e:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40c860:	ebc0 0a05 	rsb	sl, r0, r5
  40c864:	f1ba 0f00 	cmp.w	sl, #0
  40c868:	f77f ad2e 	ble.w	40c2c8 <_svfprintf_r+0x440>
  40c86c:	f1ba 0f10 	cmp.w	sl, #16
  40c870:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40c872:	4d7f      	ldr	r5, [pc, #508]	; (40ca70 <_svfprintf_r+0xbe8>)
  40c874:	dd2b      	ble.n	40c8ce <_svfprintf_r+0xa46>
  40c876:	9412      	str	r4, [sp, #72]	; 0x48
  40c878:	4632      	mov	r2, r6
  40c87a:	f04f 0b10 	mov.w	fp, #16
  40c87e:	462e      	mov	r6, r5
  40c880:	4661      	mov	r1, ip
  40c882:	9c0d      	ldr	r4, [sp, #52]	; 0x34
  40c884:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40c886:	e006      	b.n	40c896 <_svfprintf_r+0xa0e>
  40c888:	f1aa 0a10 	sub.w	sl, sl, #16
  40c88c:	f1ba 0f10 	cmp.w	sl, #16
  40c890:	f102 0208 	add.w	r2, r2, #8
  40c894:	dd17      	ble.n	40c8c6 <_svfprintf_r+0xa3e>
  40c896:	3301      	adds	r3, #1
  40c898:	3110      	adds	r1, #16
  40c89a:	2b07      	cmp	r3, #7
  40c89c:	912d      	str	r1, [sp, #180]	; 0xb4
  40c89e:	932c      	str	r3, [sp, #176]	; 0xb0
  40c8a0:	e882 0840 	stmia.w	r2, {r6, fp}
  40c8a4:	ddf0      	ble.n	40c888 <_svfprintf_r+0xa00>
  40c8a6:	4620      	mov	r0, r4
  40c8a8:	4629      	mov	r1, r5
  40c8aa:	aa2b      	add	r2, sp, #172	; 0xac
  40c8ac:	f004 ff00 	bl	4116b0 <__ssprint_r>
  40c8b0:	2800      	cmp	r0, #0
  40c8b2:	f47f ac01 	bne.w	40c0b8 <_svfprintf_r+0x230>
  40c8b6:	f1aa 0a10 	sub.w	sl, sl, #16
  40c8ba:	f1ba 0f10 	cmp.w	sl, #16
  40c8be:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40c8c0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40c8c2:	aa38      	add	r2, sp, #224	; 0xe0
  40c8c4:	dce7      	bgt.n	40c896 <_svfprintf_r+0xa0e>
  40c8c6:	9c12      	ldr	r4, [sp, #72]	; 0x48
  40c8c8:	4635      	mov	r5, r6
  40c8ca:	468c      	mov	ip, r1
  40c8cc:	4616      	mov	r6, r2
  40c8ce:	3301      	adds	r3, #1
  40c8d0:	44d4      	add	ip, sl
  40c8d2:	2b07      	cmp	r3, #7
  40c8d4:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40c8d8:	932c      	str	r3, [sp, #176]	; 0xb0
  40c8da:	e886 0420 	stmia.w	r6, {r5, sl}
  40c8de:	f300 820f 	bgt.w	40cd00 <_svfprintf_r+0xe78>
  40c8e2:	3608      	adds	r6, #8
  40c8e4:	e4f0      	b.n	40c2c8 <_svfprintf_r+0x440>
  40c8e6:	2d00      	cmp	r5, #0
  40c8e8:	bf08      	it	eq
  40c8ea:	2c0a      	cmpeq	r4, #10
  40c8ec:	f080 8138 	bcs.w	40cb60 <_svfprintf_r+0xcd8>
  40c8f0:	3430      	adds	r4, #48	; 0x30
  40c8f2:	af48      	add	r7, sp, #288	; 0x120
  40c8f4:	f807 4d41 	strb.w	r4, [r7, #-65]!
  40c8f8:	9d08      	ldr	r5, [sp, #32]
  40c8fa:	1bec      	subs	r4, r5, r7
  40c8fc:	e452      	b.n	40c1a4 <_svfprintf_r+0x31c>
  40c8fe:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40c900:	2c01      	cmp	r4, #1
  40c902:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40c904:	f340 81d2 	ble.w	40ccac <_svfprintf_r+0xe24>
  40c908:	3401      	adds	r4, #1
  40c90a:	f10c 0301 	add.w	r3, ip, #1
  40c90e:	2201      	movs	r2, #1
  40c910:	2c07      	cmp	r4, #7
  40c912:	932d      	str	r3, [sp, #180]	; 0xb4
  40c914:	6037      	str	r7, [r6, #0]
  40c916:	942c      	str	r4, [sp, #176]	; 0xb0
  40c918:	6072      	str	r2, [r6, #4]
  40c91a:	f300 81d8 	bgt.w	40ccce <_svfprintf_r+0xe46>
  40c91e:	3608      	adds	r6, #8
  40c920:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40c922:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  40c926:	3401      	adds	r4, #1
  40c928:	6035      	str	r5, [r6, #0]
  40c92a:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40c92c:	4498      	add	r8, r3
  40c92e:	2c07      	cmp	r4, #7
  40c930:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  40c934:	942c      	str	r4, [sp, #176]	; 0xb0
  40c936:	6075      	str	r5, [r6, #4]
  40c938:	f300 81d5 	bgt.w	40cce6 <_svfprintf_r+0xe5e>
  40c93c:	3608      	adds	r6, #8
  40c93e:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40c942:	2200      	movs	r2, #0
  40c944:	2300      	movs	r3, #0
  40c946:	f7fd fbf1 	bl	40a12c <__aeabi_dcmpeq>
  40c94a:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40c94c:	2800      	cmp	r0, #0
  40c94e:	f040 80b9 	bne.w	40cac4 <_svfprintf_r+0xc3c>
  40c952:	1e6b      	subs	r3, r5, #1
  40c954:	3401      	adds	r4, #1
  40c956:	3701      	adds	r7, #1
  40c958:	4498      	add	r8, r3
  40c95a:	2c07      	cmp	r4, #7
  40c95c:	942c      	str	r4, [sp, #176]	; 0xb0
  40c95e:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  40c962:	6037      	str	r7, [r6, #0]
  40c964:	6073      	str	r3, [r6, #4]
  40c966:	f300 80e2 	bgt.w	40cb2e <_svfprintf_r+0xca6>
  40c96a:	3608      	adds	r6, #8
  40c96c:	f8dd c064 	ldr.w	ip, [sp, #100]	; 0x64
  40c970:	3401      	adds	r4, #1
  40c972:	9d19      	ldr	r5, [sp, #100]	; 0x64
  40c974:	44c4      	add	ip, r8
  40c976:	ab27      	add	r3, sp, #156	; 0x9c
  40c978:	2c07      	cmp	r4, #7
  40c97a:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40c97e:	942c      	str	r4, [sp, #176]	; 0xb0
  40c980:	e886 0028 	stmia.w	r6, {r3, r5}
  40c984:	f77f acf1 	ble.w	40c36a <_svfprintf_r+0x4e2>
  40c988:	980d      	ldr	r0, [sp, #52]	; 0x34
  40c98a:	990c      	ldr	r1, [sp, #48]	; 0x30
  40c98c:	aa2b      	add	r2, sp, #172	; 0xac
  40c98e:	f004 fe8f 	bl	4116b0 <__ssprint_r>
  40c992:	2800      	cmp	r0, #0
  40c994:	f47f ab90 	bne.w	40c0b8 <_svfprintf_r+0x230>
  40c998:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40c99c:	ae38      	add	r6, sp, #224	; 0xe0
  40c99e:	e4e5      	b.n	40c36c <_svfprintf_r+0x4e4>
  40c9a0:	980d      	ldr	r0, [sp, #52]	; 0x34
  40c9a2:	990c      	ldr	r1, [sp, #48]	; 0x30
  40c9a4:	aa2b      	add	r2, sp, #172	; 0xac
  40c9a6:	f004 fe83 	bl	4116b0 <__ssprint_r>
  40c9aa:	2800      	cmp	r0, #0
  40c9ac:	f43f ad37 	beq.w	40c41e <_svfprintf_r+0x596>
  40c9b0:	f7ff bb82 	b.w	40c0b8 <_svfprintf_r+0x230>
  40c9b4:	980d      	ldr	r0, [sp, #52]	; 0x34
  40c9b6:	990c      	ldr	r1, [sp, #48]	; 0x30
  40c9b8:	aa2b      	add	r2, sp, #172	; 0xac
  40c9ba:	f004 fe79 	bl	4116b0 <__ssprint_r>
  40c9be:	2800      	cmp	r0, #0
  40c9c0:	f47f ab7a 	bne.w	40c0b8 <_svfprintf_r+0x230>
  40c9c4:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40c9c8:	ae38      	add	r6, sp, #224	; 0xe0
  40c9ca:	e4bf      	b.n	40c34c <_svfprintf_r+0x4c4>
  40c9cc:	980d      	ldr	r0, [sp, #52]	; 0x34
  40c9ce:	990c      	ldr	r1, [sp, #48]	; 0x30
  40c9d0:	aa2b      	add	r2, sp, #172	; 0xac
  40c9d2:	f004 fe6d 	bl	4116b0 <__ssprint_r>
  40c9d6:	2800      	cmp	r0, #0
  40c9d8:	f47f ab6e 	bne.w	40c0b8 <_svfprintf_r+0x230>
  40c9dc:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40c9e0:	ae38      	add	r6, sp, #224	; 0xe0
  40c9e2:	e46d      	b.n	40c2c0 <_svfprintf_r+0x438>
  40c9e4:	980d      	ldr	r0, [sp, #52]	; 0x34
  40c9e6:	990c      	ldr	r1, [sp, #48]	; 0x30
  40c9e8:	aa2b      	add	r2, sp, #172	; 0xac
  40c9ea:	f004 fe61 	bl	4116b0 <__ssprint_r>
  40c9ee:	2800      	cmp	r0, #0
  40c9f0:	f47f ab62 	bne.w	40c0b8 <_svfprintf_r+0x230>
  40c9f4:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40c9f8:	ae38      	add	r6, sp, #224	; 0xe0
  40c9fa:	e450      	b.n	40c29e <_svfprintf_r+0x416>
  40c9fc:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40c9fe:	af38      	add	r7, sp, #224	; 0xe0
  40ca00:	f7ff bbd0 	b.w	40c1a4 <_svfprintf_r+0x31c>
  40ca04:	2302      	movs	r3, #2
  40ca06:	f7ff bba9 	b.w	40c15c <_svfprintf_r+0x2d4>
  40ca0a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40ca0c:	2b00      	cmp	r3, #0
  40ca0e:	f340 81dd 	ble.w	40cdcc <_svfprintf_r+0xf44>
  40ca12:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40ca14:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40ca16:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
  40ca1a:	42ac      	cmp	r4, r5
  40ca1c:	bfa8      	it	ge
  40ca1e:	462c      	movge	r4, r5
  40ca20:	2c00      	cmp	r4, #0
  40ca22:	44ba      	add	sl, r7
  40ca24:	dd0b      	ble.n	40ca3e <_svfprintf_r+0xbb6>
  40ca26:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40ca28:	44a4      	add	ip, r4
  40ca2a:	3301      	adds	r3, #1
  40ca2c:	2b07      	cmp	r3, #7
  40ca2e:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40ca32:	6037      	str	r7, [r6, #0]
  40ca34:	6074      	str	r4, [r6, #4]
  40ca36:	932c      	str	r3, [sp, #176]	; 0xb0
  40ca38:	f300 831e 	bgt.w	40d078 <_svfprintf_r+0x11f0>
  40ca3c:	3608      	adds	r6, #8
  40ca3e:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40ca40:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
  40ca44:	1b2c      	subs	r4, r5, r4
  40ca46:	2c00      	cmp	r4, #0
  40ca48:	f340 80d7 	ble.w	40cbfa <_svfprintf_r+0xd72>
  40ca4c:	2c10      	cmp	r4, #16
  40ca4e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40ca50:	4d07      	ldr	r5, [pc, #28]	; (40ca70 <_svfprintf_r+0xbe8>)
  40ca52:	f340 81a3 	ble.w	40cd9c <_svfprintf_r+0xf14>
  40ca56:	970a      	str	r7, [sp, #40]	; 0x28
  40ca58:	f04f 0810 	mov.w	r8, #16
  40ca5c:	462f      	mov	r7, r5
  40ca5e:	4662      	mov	r2, ip
  40ca60:	4625      	mov	r5, r4
  40ca62:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
  40ca66:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40ca68:	e009      	b.n	40ca7e <_svfprintf_r+0xbf6>
  40ca6a:	bf00      	nop
  40ca6c:	00412f60 	.word	0x00412f60
  40ca70:	00412f10 	.word	0x00412f10
  40ca74:	3608      	adds	r6, #8
  40ca76:	3d10      	subs	r5, #16
  40ca78:	2d10      	cmp	r5, #16
  40ca7a:	f340 818b 	ble.w	40cd94 <_svfprintf_r+0xf0c>
  40ca7e:	3301      	adds	r3, #1
  40ca80:	3210      	adds	r2, #16
  40ca82:	2b07      	cmp	r3, #7
  40ca84:	922d      	str	r2, [sp, #180]	; 0xb4
  40ca86:	932c      	str	r3, [sp, #176]	; 0xb0
  40ca88:	e886 0180 	stmia.w	r6, {r7, r8}
  40ca8c:	ddf2      	ble.n	40ca74 <_svfprintf_r+0xbec>
  40ca8e:	4658      	mov	r0, fp
  40ca90:	4621      	mov	r1, r4
  40ca92:	aa2b      	add	r2, sp, #172	; 0xac
  40ca94:	f004 fe0c 	bl	4116b0 <__ssprint_r>
  40ca98:	2800      	cmp	r0, #0
  40ca9a:	f47f ab0d 	bne.w	40c0b8 <_svfprintf_r+0x230>
  40ca9e:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40caa0:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40caa2:	ae38      	add	r6, sp, #224	; 0xe0
  40caa4:	e7e7      	b.n	40ca76 <_svfprintf_r+0xbee>
  40caa6:	980d      	ldr	r0, [sp, #52]	; 0x34
  40caa8:	990c      	ldr	r1, [sp, #48]	; 0x30
  40caaa:	aa2b      	add	r2, sp, #172	; 0xac
  40caac:	f004 fe00 	bl	4116b0 <__ssprint_r>
  40cab0:	2800      	cmp	r0, #0
  40cab2:	f47f ab01 	bne.w	40c0b8 <_svfprintf_r+0x230>
  40cab6:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40caba:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40cabe:	ae38      	add	r6, sp, #224	; 0xe0
  40cac0:	f7ff bbda 	b.w	40c278 <_svfprintf_r+0x3f0>
  40cac4:	1e6f      	subs	r7, r5, #1
  40cac6:	2f00      	cmp	r7, #0
  40cac8:	f77f af50 	ble.w	40c96c <_svfprintf_r+0xae4>
  40cacc:	2f10      	cmp	r7, #16
  40cace:	4dae      	ldr	r5, [pc, #696]	; (40cd88 <_svfprintf_r+0xf00>)
  40cad0:	dd23      	ble.n	40cb1a <_svfprintf_r+0xc92>
  40cad2:	4643      	mov	r3, r8
  40cad4:	f04f 0a10 	mov.w	sl, #16
  40cad8:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40cadc:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40cae0:	e004      	b.n	40caec <_svfprintf_r+0xc64>
  40cae2:	3f10      	subs	r7, #16
  40cae4:	2f10      	cmp	r7, #16
  40cae6:	f106 0608 	add.w	r6, r6, #8
  40caea:	dd15      	ble.n	40cb18 <_svfprintf_r+0xc90>
  40caec:	3401      	adds	r4, #1
  40caee:	3310      	adds	r3, #16
  40caf0:	2c07      	cmp	r4, #7
  40caf2:	932d      	str	r3, [sp, #180]	; 0xb4
  40caf4:	942c      	str	r4, [sp, #176]	; 0xb0
  40caf6:	e886 0420 	stmia.w	r6, {r5, sl}
  40cafa:	ddf2      	ble.n	40cae2 <_svfprintf_r+0xc5a>
  40cafc:	4640      	mov	r0, r8
  40cafe:	4659      	mov	r1, fp
  40cb00:	aa2b      	add	r2, sp, #172	; 0xac
  40cb02:	f004 fdd5 	bl	4116b0 <__ssprint_r>
  40cb06:	2800      	cmp	r0, #0
  40cb08:	f47f aad6 	bne.w	40c0b8 <_svfprintf_r+0x230>
  40cb0c:	3f10      	subs	r7, #16
  40cb0e:	2f10      	cmp	r7, #16
  40cb10:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  40cb12:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40cb14:	ae38      	add	r6, sp, #224	; 0xe0
  40cb16:	dce9      	bgt.n	40caec <_svfprintf_r+0xc64>
  40cb18:	4698      	mov	r8, r3
  40cb1a:	3401      	adds	r4, #1
  40cb1c:	44b8      	add	r8, r7
  40cb1e:	2c07      	cmp	r4, #7
  40cb20:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  40cb24:	942c      	str	r4, [sp, #176]	; 0xb0
  40cb26:	e886 00a0 	stmia.w	r6, {r5, r7}
  40cb2a:	f77f af1e 	ble.w	40c96a <_svfprintf_r+0xae2>
  40cb2e:	980d      	ldr	r0, [sp, #52]	; 0x34
  40cb30:	990c      	ldr	r1, [sp, #48]	; 0x30
  40cb32:	aa2b      	add	r2, sp, #172	; 0xac
  40cb34:	f004 fdbc 	bl	4116b0 <__ssprint_r>
  40cb38:	2800      	cmp	r0, #0
  40cb3a:	f47f aabd 	bne.w	40c0b8 <_svfprintf_r+0x230>
  40cb3e:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  40cb42:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40cb44:	ae38      	add	r6, sp, #224	; 0xe0
  40cb46:	e711      	b.n	40c96c <_svfprintf_r+0xae4>
  40cb48:	4694      	mov	ip, r2
  40cb4a:	3301      	adds	r3, #1
  40cb4c:	44a4      	add	ip, r4
  40cb4e:	2b07      	cmp	r3, #7
  40cb50:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40cb54:	932c      	str	r3, [sp, #176]	; 0xb0
  40cb56:	6035      	str	r5, [r6, #0]
  40cb58:	6074      	str	r4, [r6, #4]
  40cb5a:	f77f ac06 	ble.w	40c36a <_svfprintf_r+0x4e2>
  40cb5e:	e713      	b.n	40c988 <_svfprintf_r+0xb00>
  40cb60:	f10d 0bdf 	add.w	fp, sp, #223	; 0xdf
  40cb64:	4620      	mov	r0, r4
  40cb66:	4629      	mov	r1, r5
  40cb68:	220a      	movs	r2, #10
  40cb6a:	2300      	movs	r3, #0
  40cb6c:	f004 ffea 	bl	411b44 <__aeabi_uldivmod>
  40cb70:	3230      	adds	r2, #48	; 0x30
  40cb72:	f88b 2000 	strb.w	r2, [fp]
  40cb76:	4620      	mov	r0, r4
  40cb78:	4629      	mov	r1, r5
  40cb7a:	220a      	movs	r2, #10
  40cb7c:	2300      	movs	r3, #0
  40cb7e:	f004 ffe1 	bl	411b44 <__aeabi_uldivmod>
  40cb82:	4604      	mov	r4, r0
  40cb84:	460d      	mov	r5, r1
  40cb86:	ea54 0c05 	orrs.w	ip, r4, r5
  40cb8a:	465f      	mov	r7, fp
  40cb8c:	f10b 3bff 	add.w	fp, fp, #4294967295
  40cb90:	d1e8      	bne.n	40cb64 <_svfprintf_r+0xcdc>
  40cb92:	9d08      	ldr	r5, [sp, #32]
  40cb94:	1bec      	subs	r4, r5, r7
  40cb96:	f7ff bb05 	b.w	40c1a4 <_svfprintf_r+0x31c>
  40cb9a:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40cb9c:	2301      	movs	r3, #1
  40cb9e:	682c      	ldr	r4, [r5, #0]
  40cba0:	3504      	adds	r5, #4
  40cba2:	9510      	str	r5, [sp, #64]	; 0x40
  40cba4:	2500      	movs	r5, #0
  40cba6:	f7ff bad9 	b.w	40c15c <_svfprintf_r+0x2d4>
  40cbaa:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40cbac:	682c      	ldr	r4, [r5, #0]
  40cbae:	3504      	adds	r5, #4
  40cbb0:	9510      	str	r5, [sp, #64]	; 0x40
  40cbb2:	2500      	movs	r5, #0
  40cbb4:	f7ff bad2 	b.w	40c15c <_svfprintf_r+0x2d4>
  40cbb8:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40cbba:	682c      	ldr	r4, [r5, #0]
  40cbbc:	3504      	adds	r5, #4
  40cbbe:	9510      	str	r5, [sp, #64]	; 0x40
  40cbc0:	17e5      	asrs	r5, r4, #31
  40cbc2:	4622      	mov	r2, r4
  40cbc4:	462b      	mov	r3, r5
  40cbc6:	2a00      	cmp	r2, #0
  40cbc8:	f173 0c00 	sbcs.w	ip, r3, #0
  40cbcc:	f6bf ac6c 	bge.w	40c4a8 <_svfprintf_r+0x620>
  40cbd0:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40cbd4:	4264      	negs	r4, r4
  40cbd6:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40cbda:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40cbde:	2301      	movs	r3, #1
  40cbe0:	f7ff bac0 	b.w	40c164 <_svfprintf_r+0x2dc>
  40cbe4:	980d      	ldr	r0, [sp, #52]	; 0x34
  40cbe6:	990c      	ldr	r1, [sp, #48]	; 0x30
  40cbe8:	aa2b      	add	r2, sp, #172	; 0xac
  40cbea:	f004 fd61 	bl	4116b0 <__ssprint_r>
  40cbee:	2800      	cmp	r0, #0
  40cbf0:	f47f aa62 	bne.w	40c0b8 <_svfprintf_r+0x230>
  40cbf4:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40cbf8:	ae38      	add	r6, sp, #224	; 0xe0
  40cbfa:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40cbfc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40cbfe:	442f      	add	r7, r5
  40cc00:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40cc02:	42ac      	cmp	r4, r5
  40cc04:	db42      	blt.n	40cc8c <_svfprintf_r+0xe04>
  40cc06:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40cc08:	07e9      	lsls	r1, r5, #31
  40cc0a:	d43f      	bmi.n	40cc8c <_svfprintf_r+0xe04>
  40cc0c:	9811      	ldr	r0, [sp, #68]	; 0x44
  40cc0e:	ebc7 050a 	rsb	r5, r7, sl
  40cc12:	1b04      	subs	r4, r0, r4
  40cc14:	42ac      	cmp	r4, r5
  40cc16:	bfb8      	it	lt
  40cc18:	4625      	movlt	r5, r4
  40cc1a:	2d00      	cmp	r5, #0
  40cc1c:	dd0b      	ble.n	40cc36 <_svfprintf_r+0xdae>
  40cc1e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40cc20:	44ac      	add	ip, r5
  40cc22:	3301      	adds	r3, #1
  40cc24:	2b07      	cmp	r3, #7
  40cc26:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40cc2a:	6037      	str	r7, [r6, #0]
  40cc2c:	6075      	str	r5, [r6, #4]
  40cc2e:	932c      	str	r3, [sp, #176]	; 0xb0
  40cc30:	f300 824c 	bgt.w	40d0cc <_svfprintf_r+0x1244>
  40cc34:	3608      	adds	r6, #8
  40cc36:	ea25 75e5 	bic.w	r5, r5, r5, asr #31
  40cc3a:	1b64      	subs	r4, r4, r5
  40cc3c:	2c00      	cmp	r4, #0
  40cc3e:	f77f ab95 	ble.w	40c36c <_svfprintf_r+0x4e4>
  40cc42:	2c10      	cmp	r4, #16
  40cc44:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40cc46:	4d50      	ldr	r5, [pc, #320]	; (40cd88 <_svfprintf_r+0xf00>)
  40cc48:	f77f af7f 	ble.w	40cb4a <_svfprintf_r+0xcc2>
  40cc4c:	2710      	movs	r7, #16
  40cc4e:	4662      	mov	r2, ip
  40cc50:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40cc54:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  40cc58:	e004      	b.n	40cc64 <_svfprintf_r+0xddc>
  40cc5a:	3608      	adds	r6, #8
  40cc5c:	3c10      	subs	r4, #16
  40cc5e:	2c10      	cmp	r4, #16
  40cc60:	f77f af72 	ble.w	40cb48 <_svfprintf_r+0xcc0>
  40cc64:	3301      	adds	r3, #1
  40cc66:	3210      	adds	r2, #16
  40cc68:	2b07      	cmp	r3, #7
  40cc6a:	922d      	str	r2, [sp, #180]	; 0xb4
  40cc6c:	932c      	str	r3, [sp, #176]	; 0xb0
  40cc6e:	e886 00a0 	stmia.w	r6, {r5, r7}
  40cc72:	ddf2      	ble.n	40cc5a <_svfprintf_r+0xdd2>
  40cc74:	4640      	mov	r0, r8
  40cc76:	4651      	mov	r1, sl
  40cc78:	aa2b      	add	r2, sp, #172	; 0xac
  40cc7a:	f004 fd19 	bl	4116b0 <__ssprint_r>
  40cc7e:	2800      	cmp	r0, #0
  40cc80:	f47f aa1a 	bne.w	40c0b8 <_svfprintf_r+0x230>
  40cc84:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
  40cc86:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40cc88:	ae38      	add	r6, sp, #224	; 0xe0
  40cc8a:	e7e7      	b.n	40cc5c <_svfprintf_r+0xdd4>
  40cc8c:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40cc8e:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40cc90:	44ac      	add	ip, r5
  40cc92:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40cc94:	3301      	adds	r3, #1
  40cc96:	6035      	str	r5, [r6, #0]
  40cc98:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40cc9a:	2b07      	cmp	r3, #7
  40cc9c:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40cca0:	6075      	str	r5, [r6, #4]
  40cca2:	932c      	str	r3, [sp, #176]	; 0xb0
  40cca4:	f300 81f4 	bgt.w	40d090 <_svfprintf_r+0x1208>
  40cca8:	3608      	adds	r6, #8
  40ccaa:	e7af      	b.n	40cc0c <_svfprintf_r+0xd84>
  40ccac:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40ccae:	07ea      	lsls	r2, r5, #31
  40ccb0:	f53f ae2a 	bmi.w	40c908 <_svfprintf_r+0xa80>
  40ccb4:	3401      	adds	r4, #1
  40ccb6:	f10c 0801 	add.w	r8, ip, #1
  40ccba:	2301      	movs	r3, #1
  40ccbc:	2c07      	cmp	r4, #7
  40ccbe:	f8cd 80b4 	str.w	r8, [sp, #180]	; 0xb4
  40ccc2:	942c      	str	r4, [sp, #176]	; 0xb0
  40ccc4:	6037      	str	r7, [r6, #0]
  40ccc6:	6073      	str	r3, [r6, #4]
  40ccc8:	f77f ae4f 	ble.w	40c96a <_svfprintf_r+0xae2>
  40cccc:	e72f      	b.n	40cb2e <_svfprintf_r+0xca6>
  40ccce:	980d      	ldr	r0, [sp, #52]	; 0x34
  40ccd0:	990c      	ldr	r1, [sp, #48]	; 0x30
  40ccd2:	aa2b      	add	r2, sp, #172	; 0xac
  40ccd4:	f004 fcec 	bl	4116b0 <__ssprint_r>
  40ccd8:	2800      	cmp	r0, #0
  40ccda:	f47f a9ed 	bne.w	40c0b8 <_svfprintf_r+0x230>
  40ccde:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
  40cce0:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40cce2:	ae38      	add	r6, sp, #224	; 0xe0
  40cce4:	e61c      	b.n	40c920 <_svfprintf_r+0xa98>
  40cce6:	980d      	ldr	r0, [sp, #52]	; 0x34
  40cce8:	990c      	ldr	r1, [sp, #48]	; 0x30
  40ccea:	aa2b      	add	r2, sp, #172	; 0xac
  40ccec:	f004 fce0 	bl	4116b0 <__ssprint_r>
  40ccf0:	2800      	cmp	r0, #0
  40ccf2:	f47f a9e1 	bne.w	40c0b8 <_svfprintf_r+0x230>
  40ccf6:	f8dd 80b4 	ldr.w	r8, [sp, #180]	; 0xb4
  40ccfa:	9c2c      	ldr	r4, [sp, #176]	; 0xb0
  40ccfc:	ae38      	add	r6, sp, #224	; 0xe0
  40ccfe:	e61e      	b.n	40c93e <_svfprintf_r+0xab6>
  40cd00:	980d      	ldr	r0, [sp, #52]	; 0x34
  40cd02:	990c      	ldr	r1, [sp, #48]	; 0x30
  40cd04:	aa2b      	add	r2, sp, #172	; 0xac
  40cd06:	f004 fcd3 	bl	4116b0 <__ssprint_r>
  40cd0a:	2800      	cmp	r0, #0
  40cd0c:	f47f a9d4 	bne.w	40c0b8 <_svfprintf_r+0x230>
  40cd10:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40cd14:	ae38      	add	r6, sp, #224	; 0xe0
  40cd16:	f7ff bad7 	b.w	40c2c8 <_svfprintf_r+0x440>
  40cd1a:	f004 fc4d 	bl	4115b8 <__fpclassifyd>
  40cd1e:	2800      	cmp	r0, #0
  40cd20:	f040 80bb 	bne.w	40ce9a <_svfprintf_r+0x1012>
  40cd24:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40cd26:	4f19      	ldr	r7, [pc, #100]	; (40cd8c <_svfprintf_r+0xf04>)
  40cd28:	4b19      	ldr	r3, [pc, #100]	; (40cd90 <_svfprintf_r+0xf08>)
  40cd2a:	f04f 0c03 	mov.w	ip, #3
  40cd2e:	f024 0480 	bic.w	r4, r4, #128	; 0x80
  40cd32:	9409      	str	r4, [sp, #36]	; 0x24
  40cd34:	900a      	str	r0, [sp, #40]	; 0x28
  40cd36:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40cd3a:	9014      	str	r0, [sp, #80]	; 0x50
  40cd3c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40cd40:	bfd8      	it	le
  40cd42:	461f      	movle	r7, r3
  40cd44:	4664      	mov	r4, ip
  40cd46:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40cd4a:	f7ff ba34 	b.w	40c1b6 <_svfprintf_r+0x32e>
  40cd4e:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40cd50:	0664      	lsls	r4, r4, #25
  40cd52:	f140 8150 	bpl.w	40cff6 <_svfprintf_r+0x116e>
  40cd56:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40cd5a:	2500      	movs	r5, #0
  40cd5c:	f8bc 4000 	ldrh.w	r4, [ip]
  40cd60:	f10c 0c04 	add.w	ip, ip, #4
  40cd64:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40cd68:	f7ff b9e4 	b.w	40c134 <_svfprintf_r+0x2ac>
  40cd6c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40cd70:	f01c 0f10 	tst.w	ip, #16
  40cd74:	f000 8146 	beq.w	40d004 <_svfprintf_r+0x117c>
  40cd78:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40cd7a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40cd7c:	6823      	ldr	r3, [r4, #0]
  40cd7e:	3404      	adds	r4, #4
  40cd80:	9410      	str	r4, [sp, #64]	; 0x40
  40cd82:	601d      	str	r5, [r3, #0]
  40cd84:	f7ff b8a6 	b.w	40bed4 <_svfprintf_r+0x4c>
  40cd88:	00412f10 	.word	0x00412f10
  40cd8c:	00412f2c 	.word	0x00412f2c
  40cd90:	00412f28 	.word	0x00412f28
  40cd94:	462c      	mov	r4, r5
  40cd96:	463d      	mov	r5, r7
  40cd98:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40cd9a:	4694      	mov	ip, r2
  40cd9c:	3301      	adds	r3, #1
  40cd9e:	44a4      	add	ip, r4
  40cda0:	2b07      	cmp	r3, #7
  40cda2:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40cda6:	932c      	str	r3, [sp, #176]	; 0xb0
  40cda8:	6035      	str	r5, [r6, #0]
  40cdaa:	6074      	str	r4, [r6, #4]
  40cdac:	f73f af1a 	bgt.w	40cbe4 <_svfprintf_r+0xd5c>
  40cdb0:	3608      	adds	r6, #8
  40cdb2:	e722      	b.n	40cbfa <_svfprintf_r+0xd72>
  40cdb4:	980d      	ldr	r0, [sp, #52]	; 0x34
  40cdb6:	990c      	ldr	r1, [sp, #48]	; 0x30
  40cdb8:	aa2b      	add	r2, sp, #172	; 0xac
  40cdba:	f004 fc79 	bl	4116b0 <__ssprint_r>
  40cdbe:	2800      	cmp	r0, #0
  40cdc0:	f47f a97a 	bne.w	40c0b8 <_svfprintf_r+0x230>
  40cdc4:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40cdc8:	ae38      	add	r6, sp, #224	; 0xe0
  40cdca:	e507      	b.n	40c7dc <_svfprintf_r+0x954>
  40cdcc:	9a2c      	ldr	r2, [sp, #176]	; 0xb0
  40cdce:	49b7      	ldr	r1, [pc, #732]	; (40d0ac <_svfprintf_r+0x1224>)
  40cdd0:	3201      	adds	r2, #1
  40cdd2:	f10c 0c01 	add.w	ip, ip, #1
  40cdd6:	2001      	movs	r0, #1
  40cdd8:	2a07      	cmp	r2, #7
  40cdda:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40cdde:	922c      	str	r2, [sp, #176]	; 0xb0
  40cde0:	6031      	str	r1, [r6, #0]
  40cde2:	6070      	str	r0, [r6, #4]
  40cde4:	f300 80f7 	bgt.w	40cfd6 <_svfprintf_r+0x114e>
  40cde8:	3608      	adds	r6, #8
  40cdea:	461c      	mov	r4, r3
  40cdec:	b92c      	cbnz	r4, 40cdfa <_svfprintf_r+0xf72>
  40cdee:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40cdf0:	b91d      	cbnz	r5, 40cdfa <_svfprintf_r+0xf72>
  40cdf2:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40cdf4:	07e8      	lsls	r0, r5, #31
  40cdf6:	f57f aab9 	bpl.w	40c36c <_svfprintf_r+0x4e4>
  40cdfa:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40cdfc:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40cdfe:	9918      	ldr	r1, [sp, #96]	; 0x60
  40ce00:	3301      	adds	r3, #1
  40ce02:	6035      	str	r5, [r6, #0]
  40ce04:	9d18      	ldr	r5, [sp, #96]	; 0x60
  40ce06:	4461      	add	r1, ip
  40ce08:	2b07      	cmp	r3, #7
  40ce0a:	912d      	str	r1, [sp, #180]	; 0xb4
  40ce0c:	6075      	str	r5, [r6, #4]
  40ce0e:	932c      	str	r3, [sp, #176]	; 0xb0
  40ce10:	f300 81de 	bgt.w	40d1d0 <_svfprintf_r+0x1348>
  40ce14:	f106 0208 	add.w	r2, r6, #8
  40ce18:	4264      	negs	r4, r4
  40ce1a:	2c00      	cmp	r4, #0
  40ce1c:	f340 810b 	ble.w	40d036 <_svfprintf_r+0x11ae>
  40ce20:	2c10      	cmp	r4, #16
  40ce22:	4da3      	ldr	r5, [pc, #652]	; (40d0b0 <_svfprintf_r+0x1228>)
  40ce24:	f340 8148 	ble.w	40d0b8 <_svfprintf_r+0x1230>
  40ce28:	46a3      	mov	fp, r4
  40ce2a:	2610      	movs	r6, #16
  40ce2c:	460c      	mov	r4, r1
  40ce2e:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
  40ce32:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
  40ce36:	e006      	b.n	40ce46 <_svfprintf_r+0xfbe>
  40ce38:	3208      	adds	r2, #8
  40ce3a:	f1ab 0b10 	sub.w	fp, fp, #16
  40ce3e:	f1bb 0f10 	cmp.w	fp, #16
  40ce42:	f340 8137 	ble.w	40d0b4 <_svfprintf_r+0x122c>
  40ce46:	3301      	adds	r3, #1
  40ce48:	3410      	adds	r4, #16
  40ce4a:	2b07      	cmp	r3, #7
  40ce4c:	942d      	str	r4, [sp, #180]	; 0xb4
  40ce4e:	932c      	str	r3, [sp, #176]	; 0xb0
  40ce50:	e882 0060 	stmia.w	r2, {r5, r6}
  40ce54:	ddf0      	ble.n	40ce38 <_svfprintf_r+0xfb0>
  40ce56:	4640      	mov	r0, r8
  40ce58:	4651      	mov	r1, sl
  40ce5a:	aa2b      	add	r2, sp, #172	; 0xac
  40ce5c:	f004 fc28 	bl	4116b0 <__ssprint_r>
  40ce60:	2800      	cmp	r0, #0
  40ce62:	f47f a929 	bne.w	40c0b8 <_svfprintf_r+0x230>
  40ce66:	9c2d      	ldr	r4, [sp, #180]	; 0xb4
  40ce68:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40ce6a:	aa38      	add	r2, sp, #224	; 0xe0
  40ce6c:	e7e5      	b.n	40ce3a <_svfprintf_r+0xfb2>
  40ce6e:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40ce70:	f109 0901 	add.w	r9, r9, #1
  40ce74:	f044 0420 	orr.w	r4, r4, #32
  40ce78:	9409      	str	r4, [sp, #36]	; 0x24
  40ce7a:	f893 8001 	ldrb.w	r8, [r3, #1]
  40ce7e:	f7ff b85f 	b.w	40bf40 <_svfprintf_r+0xb8>
  40ce82:	980d      	ldr	r0, [sp, #52]	; 0x34
  40ce84:	990c      	ldr	r1, [sp, #48]	; 0x30
  40ce86:	aa2b      	add	r2, sp, #172	; 0xac
  40ce88:	f004 fc12 	bl	4116b0 <__ssprint_r>
  40ce8c:	2800      	cmp	r0, #0
  40ce8e:	f47f a913 	bne.w	40c0b8 <_svfprintf_r+0x230>
  40ce92:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40ce96:	ae38      	add	r6, sp, #224	; 0xe0
  40ce98:	e4b6      	b.n	40c808 <_svfprintf_r+0x980>
  40ce9a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40ce9c:	f028 0a20 	bic.w	sl, r8, #32
  40cea0:	3501      	adds	r5, #1
  40cea2:	f000 80a5 	beq.w	40cff0 <_svfprintf_r+0x1168>
  40cea6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  40ceaa:	d104      	bne.n	40ceb6 <_svfprintf_r+0x102e>
  40ceac:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40ceae:	2d00      	cmp	r5, #0
  40ceb0:	bf08      	it	eq
  40ceb2:	2501      	moveq	r5, #1
  40ceb4:	950a      	str	r5, [sp, #40]	; 0x28
  40ceb6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40ceba:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40cebe:	f44c 7c80 	orr.w	ip, ip, #256	; 0x100
  40cec2:	2b00      	cmp	r3, #0
  40cec4:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  40cec8:	f2c0 819c 	blt.w	40d204 <_svfprintf_r+0x137c>
  40cecc:	e9dd 4516 	ldrd	r4, r5, [sp, #88]	; 0x58
  40ced0:	e9cd 4520 	strd	r4, r5, [sp, #128]	; 0x80
  40ced4:	f04f 0b00 	mov.w	fp, #0
  40ced8:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  40cedc:	f000 819b 	beq.w	40d216 <_svfprintf_r+0x138e>
  40cee0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
  40cee4:	f000 81a9 	beq.w	40d23a <_svfprintf_r+0x13b2>
  40cee8:	f1ba 0f45 	cmp.w	sl, #69	; 0x45
  40ceec:	bf0a      	itet	eq
  40ceee:	9c0a      	ldreq	r4, [sp, #40]	; 0x28
  40cef0:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  40cef2:	1c65      	addeq	r5, r4, #1
  40cef4:	2002      	movs	r0, #2
  40cef6:	a925      	add	r1, sp, #148	; 0x94
  40cef8:	aa26      	add	r2, sp, #152	; 0x98
  40cefa:	ab29      	add	r3, sp, #164	; 0xa4
  40cefc:	e88d 0021 	stmia.w	sp, {r0, r5}
  40cf00:	9203      	str	r2, [sp, #12]
  40cf02:	9304      	str	r3, [sp, #16]
  40cf04:	9102      	str	r1, [sp, #8]
  40cf06:	980d      	ldr	r0, [sp, #52]	; 0x34
  40cf08:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  40cf0c:	f001 fa04 	bl	40e318 <_dtoa_r>
  40cf10:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
  40cf14:	4607      	mov	r7, r0
  40cf16:	d002      	beq.n	40cf1e <_svfprintf_r+0x1096>
  40cf18:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
  40cf1c:	d105      	bne.n	40cf2a <_svfprintf_r+0x10a2>
  40cf1e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40cf22:	f01c 0f01 	tst.w	ip, #1
  40cf26:	f000 819c 	beq.w	40d262 <_svfprintf_r+0x13da>
  40cf2a:	f1ba 0f46 	cmp.w	sl, #70	; 0x46
  40cf2e:	eb07 0405 	add.w	r4, r7, r5
  40cf32:	f000 811c 	beq.w	40d16e <_svfprintf_r+0x12e6>
  40cf36:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  40cf3a:	2200      	movs	r2, #0
  40cf3c:	2300      	movs	r3, #0
  40cf3e:	f7fd f8f5 	bl	40a12c <__aeabi_dcmpeq>
  40cf42:	2800      	cmp	r0, #0
  40cf44:	f040 8105 	bne.w	40d152 <_svfprintf_r+0x12ca>
  40cf48:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  40cf4a:	429c      	cmp	r4, r3
  40cf4c:	d906      	bls.n	40cf5c <_svfprintf_r+0x10d4>
  40cf4e:	2130      	movs	r1, #48	; 0x30
  40cf50:	1c5a      	adds	r2, r3, #1
  40cf52:	9229      	str	r2, [sp, #164]	; 0xa4
  40cf54:	7019      	strb	r1, [r3, #0]
  40cf56:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  40cf58:	429c      	cmp	r4, r3
  40cf5a:	d8f9      	bhi.n	40cf50 <_svfprintf_r+0x10c8>
  40cf5c:	1bdb      	subs	r3, r3, r7
  40cf5e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
  40cf62:	9311      	str	r3, [sp, #68]	; 0x44
  40cf64:	f000 80ed 	beq.w	40d142 <_svfprintf_r+0x12ba>
  40cf68:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
  40cf6c:	f340 81f2 	ble.w	40d354 <_svfprintf_r+0x14cc>
  40cf70:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
  40cf74:	f000 8168 	beq.w	40d248 <_svfprintf_r+0x13c0>
  40cf78:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40cf7a:	9414      	str	r4, [sp, #80]	; 0x50
  40cf7c:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40cf7e:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40cf80:	42ac      	cmp	r4, r5
  40cf82:	f300 8132 	bgt.w	40d1ea <_svfprintf_r+0x1362>
  40cf86:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40cf8a:	f01c 0f01 	tst.w	ip, #1
  40cf8e:	f040 81ad 	bne.w	40d2ec <_svfprintf_r+0x1464>
  40cf92:	ea25 73e5 	bic.w	r3, r5, r5, asr #31
  40cf96:	462c      	mov	r4, r5
  40cf98:	f04f 0867 	mov.w	r8, #103	; 0x67
  40cf9c:	f1bb 0f00 	cmp.w	fp, #0
  40cfa0:	f040 80b2 	bne.w	40d108 <_svfprintf_r+0x1280>
  40cfa4:	9d12      	ldr	r5, [sp, #72]	; 0x48
  40cfa6:	930b      	str	r3, [sp, #44]	; 0x2c
  40cfa8:	9509      	str	r5, [sp, #36]	; 0x24
  40cfaa:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
  40cfae:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40cfb2:	f7ff b900 	b.w	40c1b6 <_svfprintf_r+0x32e>
  40cfb6:	980d      	ldr	r0, [sp, #52]	; 0x34
  40cfb8:	2140      	movs	r1, #64	; 0x40
  40cfba:	f003 f97f 	bl	4102bc <_malloc_r>
  40cfbe:	6020      	str	r0, [r4, #0]
  40cfc0:	6120      	str	r0, [r4, #16]
  40cfc2:	2800      	cmp	r0, #0
  40cfc4:	f000 81bf 	beq.w	40d346 <_svfprintf_r+0x14be>
  40cfc8:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
  40cfcc:	2340      	movs	r3, #64	; 0x40
  40cfce:	f8cc 3014 	str.w	r3, [ip, #20]
  40cfd2:	f7fe bf6f 	b.w	40beb4 <_svfprintf_r+0x2c>
  40cfd6:	980d      	ldr	r0, [sp, #52]	; 0x34
  40cfd8:	990c      	ldr	r1, [sp, #48]	; 0x30
  40cfda:	aa2b      	add	r2, sp, #172	; 0xac
  40cfdc:	f004 fb68 	bl	4116b0 <__ssprint_r>
  40cfe0:	2800      	cmp	r0, #0
  40cfe2:	f47f a869 	bne.w	40c0b8 <_svfprintf_r+0x230>
  40cfe6:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40cfe8:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40cfec:	ae38      	add	r6, sp, #224	; 0xe0
  40cfee:	e6fd      	b.n	40cdec <_svfprintf_r+0xf64>
  40cff0:	2406      	movs	r4, #6
  40cff2:	940a      	str	r4, [sp, #40]	; 0x28
  40cff4:	e75f      	b.n	40ceb6 <_svfprintf_r+0x102e>
  40cff6:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40cff8:	682c      	ldr	r4, [r5, #0]
  40cffa:	3504      	adds	r5, #4
  40cffc:	9510      	str	r5, [sp, #64]	; 0x40
  40cffe:	2500      	movs	r5, #0
  40d000:	f7ff b898 	b.w	40c134 <_svfprintf_r+0x2ac>
  40d004:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d008:	f01c 0f40 	tst.w	ip, #64	; 0x40
  40d00c:	f000 8087 	beq.w	40d11e <_svfprintf_r+0x1296>
  40d010:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40d012:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40d014:	6823      	ldr	r3, [r4, #0]
  40d016:	3404      	adds	r4, #4
  40d018:	9410      	str	r4, [sp, #64]	; 0x40
  40d01a:	801d      	strh	r5, [r3, #0]
  40d01c:	f7fe bf5a 	b.w	40bed4 <_svfprintf_r+0x4c>
  40d020:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d022:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d024:	aa2b      	add	r2, sp, #172	; 0xac
  40d026:	f004 fb43 	bl	4116b0 <__ssprint_r>
  40d02a:	2800      	cmp	r0, #0
  40d02c:	f47f a844 	bne.w	40c0b8 <_svfprintf_r+0x230>
  40d030:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40d032:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d034:	aa38      	add	r2, sp, #224	; 0xe0
  40d036:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
  40d03a:	3301      	adds	r3, #1
  40d03c:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40d03e:	448c      	add	ip, r1
  40d040:	2b07      	cmp	r3, #7
  40d042:	f8cd c0b4 	str.w	ip, [sp, #180]	; 0xb4
  40d046:	932c      	str	r3, [sp, #176]	; 0xb0
  40d048:	6017      	str	r7, [r2, #0]
  40d04a:	6054      	str	r4, [r2, #4]
  40d04c:	f73f ac9c 	bgt.w	40c988 <_svfprintf_r+0xb00>
  40d050:	f102 0608 	add.w	r6, r2, #8
  40d054:	f7ff b98a 	b.w	40c36c <_svfprintf_r+0x4e4>
  40d058:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
  40d05c:	f7fd fe8e 	bl	40ad7c <strlen>
  40d060:	9510      	str	r5, [sp, #64]	; 0x40
  40d062:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40d064:	ea20 7ce0 	bic.w	ip, r0, r0, asr #31
  40d068:	4604      	mov	r4, r0
  40d06a:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40d06e:	9514      	str	r5, [sp, #80]	; 0x50
  40d070:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40d074:	f7ff b89f 	b.w	40c1b6 <_svfprintf_r+0x32e>
  40d078:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d07a:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d07c:	aa2b      	add	r2, sp, #172	; 0xac
  40d07e:	f004 fb17 	bl	4116b0 <__ssprint_r>
  40d082:	2800      	cmp	r0, #0
  40d084:	f47f a818 	bne.w	40c0b8 <_svfprintf_r+0x230>
  40d088:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40d08c:	ae38      	add	r6, sp, #224	; 0xe0
  40d08e:	e4d6      	b.n	40ca3e <_svfprintf_r+0xbb6>
  40d090:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d092:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d094:	aa2b      	add	r2, sp, #172	; 0xac
  40d096:	f004 fb0b 	bl	4116b0 <__ssprint_r>
  40d09a:	2800      	cmp	r0, #0
  40d09c:	f47f a80c 	bne.w	40c0b8 <_svfprintf_r+0x230>
  40d0a0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40d0a2:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40d0a6:	ae38      	add	r6, sp, #224	; 0xe0
  40d0a8:	e5b0      	b.n	40cc0c <_svfprintf_r+0xd84>
  40d0aa:	bf00      	nop
  40d0ac:	00412f60 	.word	0x00412f60
  40d0b0:	00412f10 	.word	0x00412f10
  40d0b4:	4621      	mov	r1, r4
  40d0b6:	465c      	mov	r4, fp
  40d0b8:	3301      	adds	r3, #1
  40d0ba:	4421      	add	r1, r4
  40d0bc:	2b07      	cmp	r3, #7
  40d0be:	912d      	str	r1, [sp, #180]	; 0xb4
  40d0c0:	932c      	str	r3, [sp, #176]	; 0xb0
  40d0c2:	6015      	str	r5, [r2, #0]
  40d0c4:	6054      	str	r4, [r2, #4]
  40d0c6:	dcab      	bgt.n	40d020 <_svfprintf_r+0x1198>
  40d0c8:	3208      	adds	r2, #8
  40d0ca:	e7b4      	b.n	40d036 <_svfprintf_r+0x11ae>
  40d0cc:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d0ce:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d0d0:	aa2b      	add	r2, sp, #172	; 0xac
  40d0d2:	f004 faed 	bl	4116b0 <__ssprint_r>
  40d0d6:	2800      	cmp	r0, #0
  40d0d8:	f47e afee 	bne.w	40c0b8 <_svfprintf_r+0x230>
  40d0dc:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40d0de:	9911      	ldr	r1, [sp, #68]	; 0x44
  40d0e0:	f8dd c0b4 	ldr.w	ip, [sp, #180]	; 0xb4
  40d0e4:	1b0c      	subs	r4, r1, r4
  40d0e6:	ae38      	add	r6, sp, #224	; 0xe0
  40d0e8:	e5a5      	b.n	40cc36 <_svfprintf_r+0xdae>
  40d0ea:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40d0ec:	46ba      	mov	sl, r7
  40d0ee:	2c06      	cmp	r4, #6
  40d0f0:	bf28      	it	cs
  40d0f2:	2406      	movcs	r4, #6
  40d0f4:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  40d0f8:	970a      	str	r7, [sp, #40]	; 0x28
  40d0fa:	9714      	str	r7, [sp, #80]	; 0x50
  40d0fc:	9510      	str	r5, [sp, #64]	; 0x40
  40d0fe:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40d102:	4f97      	ldr	r7, [pc, #604]	; (40d360 <_svfprintf_r+0x14d8>)
  40d104:	f7ff b857 	b.w	40c1b6 <_svfprintf_r+0x32e>
  40d108:	9d12      	ldr	r5, [sp, #72]	; 0x48
  40d10a:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40d10e:	9509      	str	r5, [sp, #36]	; 0x24
  40d110:	2500      	movs	r5, #0
  40d112:	930b      	str	r3, [sp, #44]	; 0x2c
  40d114:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40d118:	950a      	str	r5, [sp, #40]	; 0x28
  40d11a:	f7ff b84f 	b.w	40c1bc <_svfprintf_r+0x334>
  40d11e:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40d122:	9c0e      	ldr	r4, [sp, #56]	; 0x38
  40d124:	f8dc 3000 	ldr.w	r3, [ip]
  40d128:	f10c 0c04 	add.w	ip, ip, #4
  40d12c:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
  40d130:	601c      	str	r4, [r3, #0]
  40d132:	f7fe becf 	b.w	40bed4 <_svfprintf_r+0x4c>
  40d136:	f04f 0a2d 	mov.w	sl, #45	; 0x2d
  40d13a:	f88d a08f 	strb.w	sl, [sp, #143]	; 0x8f
  40d13e:	f7ff ba99 	b.w	40c674 <_svfprintf_r+0x7ec>
  40d142:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40d144:	1cdc      	adds	r4, r3, #3
  40d146:	db19      	blt.n	40d17c <_svfprintf_r+0x12f4>
  40d148:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40d14a:	429c      	cmp	r4, r3
  40d14c:	db16      	blt.n	40d17c <_svfprintf_r+0x12f4>
  40d14e:	9314      	str	r3, [sp, #80]	; 0x50
  40d150:	e714      	b.n	40cf7c <_svfprintf_r+0x10f4>
  40d152:	4623      	mov	r3, r4
  40d154:	e702      	b.n	40cf5c <_svfprintf_r+0x10d4>
  40d156:	ea24 7ce4 	bic.w	ip, r4, r4, asr #31
  40d15a:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
  40d15e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40d160:	9510      	str	r5, [sp, #64]	; 0x40
  40d162:	900a      	str	r0, [sp, #40]	; 0x28
  40d164:	9014      	str	r0, [sp, #80]	; 0x50
  40d166:	f89d a08f 	ldrb.w	sl, [sp, #143]	; 0x8f
  40d16a:	f7ff b824 	b.w	40c1b6 <_svfprintf_r+0x32e>
  40d16e:	783b      	ldrb	r3, [r7, #0]
  40d170:	2b30      	cmp	r3, #48	; 0x30
  40d172:	f000 80ad 	beq.w	40d2d0 <_svfprintf_r+0x1448>
  40d176:	9d25      	ldr	r5, [sp, #148]	; 0x94
  40d178:	442c      	add	r4, r5
  40d17a:	e6dc      	b.n	40cf36 <_svfprintf_r+0x10ae>
  40d17c:	f1a8 0802 	sub.w	r8, r8, #2
  40d180:	1e59      	subs	r1, r3, #1
  40d182:	2900      	cmp	r1, #0
  40d184:	9125      	str	r1, [sp, #148]	; 0x94
  40d186:	bfba      	itte	lt
  40d188:	4249      	neglt	r1, r1
  40d18a:	232d      	movlt	r3, #45	; 0x2d
  40d18c:	232b      	movge	r3, #43	; 0x2b
  40d18e:	2909      	cmp	r1, #9
  40d190:	f88d 809c 	strb.w	r8, [sp, #156]	; 0x9c
  40d194:	f88d 309d 	strb.w	r3, [sp, #157]	; 0x9d
  40d198:	dc65      	bgt.n	40d266 <_svfprintf_r+0x13de>
  40d19a:	2330      	movs	r3, #48	; 0x30
  40d19c:	3130      	adds	r1, #48	; 0x30
  40d19e:	f88d 309e 	strb.w	r3, [sp, #158]	; 0x9e
  40d1a2:	f88d 109f 	strb.w	r1, [sp, #159]	; 0x9f
  40d1a6:	ab28      	add	r3, sp, #160	; 0xa0
  40d1a8:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40d1aa:	aa27      	add	r2, sp, #156	; 0x9c
  40d1ac:	9c11      	ldr	r4, [sp, #68]	; 0x44
  40d1ae:	1a9a      	subs	r2, r3, r2
  40d1b0:	2d01      	cmp	r5, #1
  40d1b2:	9219      	str	r2, [sp, #100]	; 0x64
  40d1b4:	4414      	add	r4, r2
  40d1b6:	f340 80b7 	ble.w	40d328 <_svfprintf_r+0x14a0>
  40d1ba:	3401      	adds	r4, #1
  40d1bc:	2500      	movs	r5, #0
  40d1be:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40d1c2:	9514      	str	r5, [sp, #80]	; 0x50
  40d1c4:	e6ea      	b.n	40cf9c <_svfprintf_r+0x1114>
  40d1c6:	2400      	movs	r4, #0
  40d1c8:	4681      	mov	r9, r0
  40d1ca:	940a      	str	r4, [sp, #40]	; 0x28
  40d1cc:	f7fe beba 	b.w	40bf44 <_svfprintf_r+0xbc>
  40d1d0:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d1d2:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d1d4:	aa2b      	add	r2, sp, #172	; 0xac
  40d1d6:	f004 fa6b 	bl	4116b0 <__ssprint_r>
  40d1da:	2800      	cmp	r0, #0
  40d1dc:	f47e af6c 	bne.w	40c0b8 <_svfprintf_r+0x230>
  40d1e0:	9c25      	ldr	r4, [sp, #148]	; 0x94
  40d1e2:	992d      	ldr	r1, [sp, #180]	; 0xb4
  40d1e4:	9b2c      	ldr	r3, [sp, #176]	; 0xb0
  40d1e6:	aa38      	add	r2, sp, #224	; 0xe0
  40d1e8:	e616      	b.n	40ce18 <_svfprintf_r+0xf90>
  40d1ea:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40d1ec:	9d11      	ldr	r5, [sp, #68]	; 0x44
  40d1ee:	2c00      	cmp	r4, #0
  40d1f0:	bfd4      	ite	le
  40d1f2:	f1c4 0402 	rsble	r4, r4, #2
  40d1f6:	2401      	movgt	r4, #1
  40d1f8:	442c      	add	r4, r5
  40d1fa:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40d1fe:	f04f 0867 	mov.w	r8, #103	; 0x67
  40d202:	e6cb      	b.n	40cf9c <_svfprintf_r+0x1114>
  40d204:	9917      	ldr	r1, [sp, #92]	; 0x5c
  40d206:	9816      	ldr	r0, [sp, #88]	; 0x58
  40d208:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
  40d20c:	9020      	str	r0, [sp, #128]	; 0x80
  40d20e:	9121      	str	r1, [sp, #132]	; 0x84
  40d210:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  40d214:	e660      	b.n	40ced8 <_svfprintf_r+0x1050>
  40d216:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40d218:	2003      	movs	r0, #3
  40d21a:	a925      	add	r1, sp, #148	; 0x94
  40d21c:	aa26      	add	r2, sp, #152	; 0x98
  40d21e:	ab29      	add	r3, sp, #164	; 0xa4
  40d220:	9501      	str	r5, [sp, #4]
  40d222:	9000      	str	r0, [sp, #0]
  40d224:	9203      	str	r2, [sp, #12]
  40d226:	9304      	str	r3, [sp, #16]
  40d228:	9102      	str	r1, [sp, #8]
  40d22a:	980d      	ldr	r0, [sp, #52]	; 0x34
  40d22c:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
  40d230:	f001 f872 	bl	40e318 <_dtoa_r>
  40d234:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40d236:	4607      	mov	r7, r0
  40d238:	e677      	b.n	40cf2a <_svfprintf_r+0x10a2>
  40d23a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40d23c:	2003      	movs	r0, #3
  40d23e:	a925      	add	r1, sp, #148	; 0x94
  40d240:	aa26      	add	r2, sp, #152	; 0x98
  40d242:	ab29      	add	r3, sp, #164	; 0xa4
  40d244:	9401      	str	r4, [sp, #4]
  40d246:	e7ec      	b.n	40d222 <_svfprintf_r+0x139a>
  40d248:	9d25      	ldr	r5, [sp, #148]	; 0x94
  40d24a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40d24c:	2d00      	cmp	r5, #0
  40d24e:	9514      	str	r5, [sp, #80]	; 0x50
  40d250:	dd63      	ble.n	40d31a <_svfprintf_r+0x1492>
  40d252:	bbb4      	cbnz	r4, 40d2c2 <_svfprintf_r+0x143a>
  40d254:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d256:	07e8      	lsls	r0, r5, #31
  40d258:	d433      	bmi.n	40d2c2 <_svfprintf_r+0x143a>
  40d25a:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40d25c:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40d260:	e69c      	b.n	40cf9c <_svfprintf_r+0x1114>
  40d262:	9b29      	ldr	r3, [sp, #164]	; 0xa4
  40d264:	e67a      	b.n	40cf5c <_svfprintf_r+0x10d4>
  40d266:	f10d 02aa 	add.w	r2, sp, #170	; 0xaa
  40d26a:	4d3e      	ldr	r5, [pc, #248]	; (40d364 <_svfprintf_r+0x14dc>)
  40d26c:	17cb      	asrs	r3, r1, #31
  40d26e:	fb85 5001 	smull	r5, r0, r5, r1
  40d272:	ebc3 00a0 	rsb	r0, r3, r0, asr #2
  40d276:	eb00 0380 	add.w	r3, r0, r0, lsl #2
  40d27a:	eba1 0143 	sub.w	r1, r1, r3, lsl #1
  40d27e:	2809      	cmp	r0, #9
  40d280:	4613      	mov	r3, r2
  40d282:	f101 0230 	add.w	r2, r1, #48	; 0x30
  40d286:	701a      	strb	r2, [r3, #0]
  40d288:	4601      	mov	r1, r0
  40d28a:	f103 32ff 	add.w	r2, r3, #4294967295
  40d28e:	dcec      	bgt.n	40d26a <_svfprintf_r+0x13e2>
  40d290:	f100 0130 	add.w	r1, r0, #48	; 0x30
  40d294:	f10d 04ab 	add.w	r4, sp, #171	; 0xab
  40d298:	b2c9      	uxtb	r1, r1
  40d29a:	4294      	cmp	r4, r2
  40d29c:	f803 1c01 	strb.w	r1, [r3, #-1]
  40d2a0:	d95a      	bls.n	40d358 <_svfprintf_r+0x14d0>
  40d2a2:	f10d 009d 	add.w	r0, sp, #157	; 0x9d
  40d2a6:	461a      	mov	r2, r3
  40d2a8:	e001      	b.n	40d2ae <_svfprintf_r+0x1426>
  40d2aa:	f812 1b01 	ldrb.w	r1, [r2], #1
  40d2ae:	42a2      	cmp	r2, r4
  40d2b0:	f800 1f01 	strb.w	r1, [r0, #1]!
  40d2b4:	d1f9      	bne.n	40d2aa <_svfprintf_r+0x1422>
  40d2b6:	f50d 7c90 	add.w	ip, sp, #288	; 0x120
  40d2ba:	ebc3 034c 	rsb	r3, r3, ip, lsl #1
  40d2be:	3bf6      	subs	r3, #246	; 0xf6
  40d2c0:	e772      	b.n	40d1a8 <_svfprintf_r+0x1320>
  40d2c2:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40d2c4:	1c6c      	adds	r4, r5, #1
  40d2c6:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40d2c8:	442c      	add	r4, r5
  40d2ca:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40d2ce:	e665      	b.n	40cf9c <_svfprintf_r+0x1114>
  40d2d0:	e9dd 0120 	ldrd	r0, r1, [sp, #128]	; 0x80
  40d2d4:	2200      	movs	r2, #0
  40d2d6:	2300      	movs	r3, #0
  40d2d8:	f7fc ff28 	bl	40a12c <__aeabi_dcmpeq>
  40d2dc:	2800      	cmp	r0, #0
  40d2de:	f47f af4a 	bne.w	40d176 <_svfprintf_r+0x12ee>
  40d2e2:	f1c5 0501 	rsb	r5, r5, #1
  40d2e6:	9525      	str	r5, [sp, #148]	; 0x94
  40d2e8:	442c      	add	r4, r5
  40d2ea:	e624      	b.n	40cf36 <_svfprintf_r+0x10ae>
  40d2ec:	9d14      	ldr	r5, [sp, #80]	; 0x50
  40d2ee:	f04f 0867 	mov.w	r8, #103	; 0x67
  40d2f2:	1c6c      	adds	r4, r5, #1
  40d2f4:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40d2f8:	e650      	b.n	40cf9c <_svfprintf_r+0x1114>
  40d2fa:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40d2fc:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  40d300:	682d      	ldr	r5, [r5, #0]
  40d302:	f10c 0304 	add.w	r3, ip, #4
  40d306:	2d00      	cmp	r5, #0
  40d308:	f899 8001 	ldrb.w	r8, [r9, #1]
  40d30c:	950a      	str	r5, [sp, #40]	; 0x28
  40d30e:	9310      	str	r3, [sp, #64]	; 0x40
  40d310:	4681      	mov	r9, r0
  40d312:	f6be ae15 	bge.w	40bf40 <_svfprintf_r+0xb8>
  40d316:	f7fe be10 	b.w	40bf3a <_svfprintf_r+0xb2>
  40d31a:	b97c      	cbnz	r4, 40d33c <_svfprintf_r+0x14b4>
  40d31c:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40d31e:	07e9      	lsls	r1, r5, #31
  40d320:	d40c      	bmi.n	40d33c <_svfprintf_r+0x14b4>
  40d322:	2301      	movs	r3, #1
  40d324:	461c      	mov	r4, r3
  40d326:	e639      	b.n	40cf9c <_svfprintf_r+0x1114>
  40d328:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  40d32c:	f01c 0301 	ands.w	r3, ip, #1
  40d330:	f47f af43 	bne.w	40d1ba <_svfprintf_r+0x1332>
  40d334:	9314      	str	r3, [sp, #80]	; 0x50
  40d336:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40d33a:	e62f      	b.n	40cf9c <_svfprintf_r+0x1114>
  40d33c:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40d33e:	1cac      	adds	r4, r5, #2
  40d340:	ea24 73e4 	bic.w	r3, r4, r4, asr #31
  40d344:	e62a      	b.n	40cf9c <_svfprintf_r+0x1114>
  40d346:	9d0d      	ldr	r5, [sp, #52]	; 0x34
  40d348:	230c      	movs	r3, #12
  40d34a:	602b      	str	r3, [r5, #0]
  40d34c:	f04f 30ff 	mov.w	r0, #4294967295
  40d350:	f7fe beba 	b.w	40c0c8 <_svfprintf_r+0x240>
  40d354:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40d356:	e713      	b.n	40d180 <_svfprintf_r+0x12f8>
  40d358:	f10d 039e 	add.w	r3, sp, #158	; 0x9e
  40d35c:	e724      	b.n	40d1a8 <_svfprintf_r+0x1320>
  40d35e:	bf00      	nop
  40d360:	00412f58 	.word	0x00412f58
  40d364:	66666667 	.word	0x66666667

0040d368 <__sprint_r.part.0>:
  40d368:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40d36a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40d36e:	049c      	lsls	r4, r3, #18
  40d370:	460e      	mov	r6, r1
  40d372:	4680      	mov	r8, r0
  40d374:	4691      	mov	r9, r2
  40d376:	d52a      	bpl.n	40d3ce <__sprint_r.part.0+0x66>
  40d378:	6893      	ldr	r3, [r2, #8]
  40d37a:	6812      	ldr	r2, [r2, #0]
  40d37c:	f102 0a08 	add.w	sl, r2, #8
  40d380:	b31b      	cbz	r3, 40d3ca <__sprint_r.part.0+0x62>
  40d382:	e91a 00a0 	ldmdb	sl, {r5, r7}
  40d386:	08bf      	lsrs	r7, r7, #2
  40d388:	d017      	beq.n	40d3ba <__sprint_r.part.0+0x52>
  40d38a:	3d04      	subs	r5, #4
  40d38c:	2400      	movs	r4, #0
  40d38e:	e001      	b.n	40d394 <__sprint_r.part.0+0x2c>
  40d390:	42a7      	cmp	r7, r4
  40d392:	d010      	beq.n	40d3b6 <__sprint_r.part.0+0x4e>
  40d394:	4640      	mov	r0, r8
  40d396:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40d39a:	4632      	mov	r2, r6
  40d39c:	f002 f82e 	bl	40f3fc <_fputwc_r>
  40d3a0:	1c43      	adds	r3, r0, #1
  40d3a2:	f104 0401 	add.w	r4, r4, #1
  40d3a6:	d1f3      	bne.n	40d390 <__sprint_r.part.0+0x28>
  40d3a8:	2300      	movs	r3, #0
  40d3aa:	f8c9 3008 	str.w	r3, [r9, #8]
  40d3ae:	f8c9 3004 	str.w	r3, [r9, #4]
  40d3b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40d3b6:	f8d9 3008 	ldr.w	r3, [r9, #8]
  40d3ba:	eba3 0387 	sub.w	r3, r3, r7, lsl #2
  40d3be:	f8c9 3008 	str.w	r3, [r9, #8]
  40d3c2:	f10a 0a08 	add.w	sl, sl, #8
  40d3c6:	2b00      	cmp	r3, #0
  40d3c8:	d1db      	bne.n	40d382 <__sprint_r.part.0+0x1a>
  40d3ca:	2000      	movs	r0, #0
  40d3cc:	e7ec      	b.n	40d3a8 <__sprint_r.part.0+0x40>
  40d3ce:	f002 f98f 	bl	40f6f0 <__sfvwrite_r>
  40d3d2:	2300      	movs	r3, #0
  40d3d4:	f8c9 3008 	str.w	r3, [r9, #8]
  40d3d8:	f8c9 3004 	str.w	r3, [r9, #4]
  40d3dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0040d3e0 <_vfiprintf_r>:
  40d3e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40d3e4:	b0b1      	sub	sp, #196	; 0xc4
  40d3e6:	461c      	mov	r4, r3
  40d3e8:	9102      	str	r1, [sp, #8]
  40d3ea:	4690      	mov	r8, r2
  40d3ec:	9308      	str	r3, [sp, #32]
  40d3ee:	9006      	str	r0, [sp, #24]
  40d3f0:	b118      	cbz	r0, 40d3fa <_vfiprintf_r+0x1a>
  40d3f2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40d3f4:	2b00      	cmp	r3, #0
  40d3f6:	f000 80e8 	beq.w	40d5ca <_vfiprintf_r+0x1ea>
  40d3fa:	9d02      	ldr	r5, [sp, #8]
  40d3fc:	89ab      	ldrh	r3, [r5, #12]
  40d3fe:	b29a      	uxth	r2, r3
  40d400:	0490      	lsls	r0, r2, #18
  40d402:	d407      	bmi.n	40d414 <_vfiprintf_r+0x34>
  40d404:	6e6a      	ldr	r2, [r5, #100]	; 0x64
  40d406:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40d40a:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
  40d40e:	81ab      	strh	r3, [r5, #12]
  40d410:	b29a      	uxth	r2, r3
  40d412:	6669      	str	r1, [r5, #100]	; 0x64
  40d414:	0711      	lsls	r1, r2, #28
  40d416:	f140 80b7 	bpl.w	40d588 <_vfiprintf_r+0x1a8>
  40d41a:	f8dd b008 	ldr.w	fp, [sp, #8]
  40d41e:	f8db 3010 	ldr.w	r3, [fp, #16]
  40d422:	2b00      	cmp	r3, #0
  40d424:	f000 80b0 	beq.w	40d588 <_vfiprintf_r+0x1a8>
  40d428:	f002 021a 	and.w	r2, r2, #26
  40d42c:	2a0a      	cmp	r2, #10
  40d42e:	f000 80b7 	beq.w	40d5a0 <_vfiprintf_r+0x1c0>
  40d432:	2300      	movs	r3, #0
  40d434:	f10d 0980 	add.w	r9, sp, #128	; 0x80
  40d438:	930a      	str	r3, [sp, #40]	; 0x28
  40d43a:	9315      	str	r3, [sp, #84]	; 0x54
  40d43c:	9314      	str	r3, [sp, #80]	; 0x50
  40d43e:	9309      	str	r3, [sp, #36]	; 0x24
  40d440:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
  40d444:	464e      	mov	r6, r9
  40d446:	f898 3000 	ldrb.w	r3, [r8]
  40d44a:	2b00      	cmp	r3, #0
  40d44c:	f000 84c8 	beq.w	40dde0 <_vfiprintf_r+0xa00>
  40d450:	2b25      	cmp	r3, #37	; 0x25
  40d452:	f000 84c5 	beq.w	40dde0 <_vfiprintf_r+0xa00>
  40d456:	f108 0201 	add.w	r2, r8, #1
  40d45a:	e001      	b.n	40d460 <_vfiprintf_r+0x80>
  40d45c:	2b25      	cmp	r3, #37	; 0x25
  40d45e:	d004      	beq.n	40d46a <_vfiprintf_r+0x8a>
  40d460:	7813      	ldrb	r3, [r2, #0]
  40d462:	4614      	mov	r4, r2
  40d464:	3201      	adds	r2, #1
  40d466:	2b00      	cmp	r3, #0
  40d468:	d1f8      	bne.n	40d45c <_vfiprintf_r+0x7c>
  40d46a:	ebc8 0504 	rsb	r5, r8, r4
  40d46e:	b195      	cbz	r5, 40d496 <_vfiprintf_r+0xb6>
  40d470:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40d472:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40d474:	3301      	adds	r3, #1
  40d476:	442a      	add	r2, r5
  40d478:	2b07      	cmp	r3, #7
  40d47a:	f8c6 8000 	str.w	r8, [r6]
  40d47e:	6075      	str	r5, [r6, #4]
  40d480:	9215      	str	r2, [sp, #84]	; 0x54
  40d482:	9314      	str	r3, [sp, #80]	; 0x50
  40d484:	dd7b      	ble.n	40d57e <_vfiprintf_r+0x19e>
  40d486:	2a00      	cmp	r2, #0
  40d488:	f040 84d5 	bne.w	40de36 <_vfiprintf_r+0xa56>
  40d48c:	9809      	ldr	r0, [sp, #36]	; 0x24
  40d48e:	9214      	str	r2, [sp, #80]	; 0x50
  40d490:	4428      	add	r0, r5
  40d492:	464e      	mov	r6, r9
  40d494:	9009      	str	r0, [sp, #36]	; 0x24
  40d496:	7823      	ldrb	r3, [r4, #0]
  40d498:	2b00      	cmp	r3, #0
  40d49a:	f000 83ed 	beq.w	40dc78 <_vfiprintf_r+0x898>
  40d49e:	2100      	movs	r1, #0
  40d4a0:	f04f 0200 	mov.w	r2, #0
  40d4a4:	f04f 3cff 	mov.w	ip, #4294967295
  40d4a8:	7863      	ldrb	r3, [r4, #1]
  40d4aa:	f88d 2047 	strb.w	r2, [sp, #71]	; 0x47
  40d4ae:	9104      	str	r1, [sp, #16]
  40d4b0:	468a      	mov	sl, r1
  40d4b2:	f104 0801 	add.w	r8, r4, #1
  40d4b6:	4608      	mov	r0, r1
  40d4b8:	4665      	mov	r5, ip
  40d4ba:	f108 0801 	add.w	r8, r8, #1
  40d4be:	f1a3 0220 	sub.w	r2, r3, #32
  40d4c2:	2a58      	cmp	r2, #88	; 0x58
  40d4c4:	f200 82d9 	bhi.w	40da7a <_vfiprintf_r+0x69a>
  40d4c8:	e8df f012 	tbh	[pc, r2, lsl #1]
  40d4cc:	02d702cb 	.word	0x02d702cb
  40d4d0:	02d202d7 	.word	0x02d202d7
  40d4d4:	02d702d7 	.word	0x02d702d7
  40d4d8:	02d702d7 	.word	0x02d702d7
  40d4dc:	02d702d7 	.word	0x02d702d7
  40d4e0:	028f0282 	.word	0x028f0282
  40d4e4:	008402d7 	.word	0x008402d7
  40d4e8:	02d70293 	.word	0x02d70293
  40d4ec:	0196012b 	.word	0x0196012b
  40d4f0:	01960196 	.word	0x01960196
  40d4f4:	01960196 	.word	0x01960196
  40d4f8:	01960196 	.word	0x01960196
  40d4fc:	01960196 	.word	0x01960196
  40d500:	02d702d7 	.word	0x02d702d7
  40d504:	02d702d7 	.word	0x02d702d7
  40d508:	02d702d7 	.word	0x02d702d7
  40d50c:	02d702d7 	.word	0x02d702d7
  40d510:	02d702d7 	.word	0x02d702d7
  40d514:	02d70130 	.word	0x02d70130
  40d518:	02d702d7 	.word	0x02d702d7
  40d51c:	02d702d7 	.word	0x02d702d7
  40d520:	02d702d7 	.word	0x02d702d7
  40d524:	02d702d7 	.word	0x02d702d7
  40d528:	017b02d7 	.word	0x017b02d7
  40d52c:	02d702d7 	.word	0x02d702d7
  40d530:	02d702d7 	.word	0x02d702d7
  40d534:	01a402d7 	.word	0x01a402d7
  40d538:	02d702d7 	.word	0x02d702d7
  40d53c:	02d701bf 	.word	0x02d701bf
  40d540:	02d702d7 	.word	0x02d702d7
  40d544:	02d702d7 	.word	0x02d702d7
  40d548:	02d702d7 	.word	0x02d702d7
  40d54c:	02d702d7 	.word	0x02d702d7
  40d550:	01e402d7 	.word	0x01e402d7
  40d554:	02d701fa 	.word	0x02d701fa
  40d558:	02d702d7 	.word	0x02d702d7
  40d55c:	01fa0216 	.word	0x01fa0216
  40d560:	02d702d7 	.word	0x02d702d7
  40d564:	02d7021b 	.word	0x02d7021b
  40d568:	00890228 	.word	0x00890228
  40d56c:	027d0266 	.word	0x027d0266
  40d570:	023a02d7 	.word	0x023a02d7
  40d574:	011902d7 	.word	0x011902d7
  40d578:	02d702d7 	.word	0x02d702d7
  40d57c:	02af      	.short	0x02af
  40d57e:	3608      	adds	r6, #8
  40d580:	9809      	ldr	r0, [sp, #36]	; 0x24
  40d582:	4428      	add	r0, r5
  40d584:	9009      	str	r0, [sp, #36]	; 0x24
  40d586:	e786      	b.n	40d496 <_vfiprintf_r+0xb6>
  40d588:	9806      	ldr	r0, [sp, #24]
  40d58a:	9902      	ldr	r1, [sp, #8]
  40d58c:	f000 fdb6 	bl	40e0fc <__swsetup_r>
  40d590:	b9b0      	cbnz	r0, 40d5c0 <_vfiprintf_r+0x1e0>
  40d592:	9d02      	ldr	r5, [sp, #8]
  40d594:	89aa      	ldrh	r2, [r5, #12]
  40d596:	f002 021a 	and.w	r2, r2, #26
  40d59a:	2a0a      	cmp	r2, #10
  40d59c:	f47f af49 	bne.w	40d432 <_vfiprintf_r+0x52>
  40d5a0:	f8dd b008 	ldr.w	fp, [sp, #8]
  40d5a4:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  40d5a8:	2b00      	cmp	r3, #0
  40d5aa:	f6ff af42 	blt.w	40d432 <_vfiprintf_r+0x52>
  40d5ae:	9806      	ldr	r0, [sp, #24]
  40d5b0:	4659      	mov	r1, fp
  40d5b2:	4642      	mov	r2, r8
  40d5b4:	4623      	mov	r3, r4
  40d5b6:	f000 fd3d 	bl	40e034 <__sbprintf>
  40d5ba:	b031      	add	sp, #196	; 0xc4
  40d5bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40d5c0:	f04f 30ff 	mov.w	r0, #4294967295
  40d5c4:	b031      	add	sp, #196	; 0xc4
  40d5c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40d5ca:	f001 fe81 	bl	40f2d0 <__sinit>
  40d5ce:	e714      	b.n	40d3fa <_vfiprintf_r+0x1a>
  40d5d0:	4240      	negs	r0, r0
  40d5d2:	9308      	str	r3, [sp, #32]
  40d5d4:	f04a 0a04 	orr.w	sl, sl, #4
  40d5d8:	f898 3000 	ldrb.w	r3, [r8]
  40d5dc:	e76d      	b.n	40d4ba <_vfiprintf_r+0xda>
  40d5de:	f01a 0320 	ands.w	r3, sl, #32
  40d5e2:	9004      	str	r0, [sp, #16]
  40d5e4:	46ac      	mov	ip, r5
  40d5e6:	f000 80f4 	beq.w	40d7d2 <_vfiprintf_r+0x3f2>
  40d5ea:	f8dd b020 	ldr.w	fp, [sp, #32]
  40d5ee:	f10b 0307 	add.w	r3, fp, #7
  40d5f2:	f023 0307 	bic.w	r3, r3, #7
  40d5f6:	f103 0408 	add.w	r4, r3, #8
  40d5fa:	9408      	str	r4, [sp, #32]
  40d5fc:	e9d3 4500 	ldrd	r4, r5, [r3]
  40d600:	2300      	movs	r3, #0
  40d602:	f04f 0000 	mov.w	r0, #0
  40d606:	2100      	movs	r1, #0
  40d608:	f88d 0047 	strb.w	r0, [sp, #71]	; 0x47
  40d60c:	f8cd c014 	str.w	ip, [sp, #20]
  40d610:	9107      	str	r1, [sp, #28]
  40d612:	f1bc 0f00 	cmp.w	ip, #0
  40d616:	bfa8      	it	ge
  40d618:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  40d61c:	ea54 0205 	orrs.w	r2, r4, r5
  40d620:	f040 80ad 	bne.w	40d77e <_vfiprintf_r+0x39e>
  40d624:	f1bc 0f00 	cmp.w	ip, #0
  40d628:	f040 80a9 	bne.w	40d77e <_vfiprintf_r+0x39e>
  40d62c:	2b00      	cmp	r3, #0
  40d62e:	f040 83c0 	bne.w	40ddb2 <_vfiprintf_r+0x9d2>
  40d632:	f01a 0f01 	tst.w	sl, #1
  40d636:	f000 83bc 	beq.w	40ddb2 <_vfiprintf_r+0x9d2>
  40d63a:	2330      	movs	r3, #48	; 0x30
  40d63c:	af30      	add	r7, sp, #192	; 0xc0
  40d63e:	f807 3d41 	strb.w	r3, [r7, #-65]!
  40d642:	ebc7 0409 	rsb	r4, r7, r9
  40d646:	9405      	str	r4, [sp, #20]
  40d648:	f8dd b014 	ldr.w	fp, [sp, #20]
  40d64c:	9c07      	ldr	r4, [sp, #28]
  40d64e:	45e3      	cmp	fp, ip
  40d650:	bfb8      	it	lt
  40d652:	46e3      	movlt	fp, ip
  40d654:	f8cd b00c 	str.w	fp, [sp, #12]
  40d658:	b11c      	cbz	r4, 40d662 <_vfiprintf_r+0x282>
  40d65a:	f10b 0b01 	add.w	fp, fp, #1
  40d65e:	f8cd b00c 	str.w	fp, [sp, #12]
  40d662:	f01a 0502 	ands.w	r5, sl, #2
  40d666:	9507      	str	r5, [sp, #28]
  40d668:	d005      	beq.n	40d676 <_vfiprintf_r+0x296>
  40d66a:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40d66e:	f10b 0b02 	add.w	fp, fp, #2
  40d672:	f8cd b00c 	str.w	fp, [sp, #12]
  40d676:	f01a 0384 	ands.w	r3, sl, #132	; 0x84
  40d67a:	930b      	str	r3, [sp, #44]	; 0x2c
  40d67c:	f040 821b 	bne.w	40dab6 <_vfiprintf_r+0x6d6>
  40d680:	9d04      	ldr	r5, [sp, #16]
  40d682:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40d686:	ebcb 0405 	rsb	r4, fp, r5
  40d68a:	2c00      	cmp	r4, #0
  40d68c:	f340 8213 	ble.w	40dab6 <_vfiprintf_r+0x6d6>
  40d690:	2c10      	cmp	r4, #16
  40d692:	f340 8489 	ble.w	40dfa8 <_vfiprintf_r+0xbc8>
  40d696:	4dbe      	ldr	r5, [pc, #760]	; (40d990 <_vfiprintf_r+0x5b0>)
  40d698:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40d69a:	462b      	mov	r3, r5
  40d69c:	9814      	ldr	r0, [sp, #80]	; 0x50
  40d69e:	4625      	mov	r5, r4
  40d6a0:	f04f 0b10 	mov.w	fp, #16
  40d6a4:	4664      	mov	r4, ip
  40d6a6:	46b4      	mov	ip, r6
  40d6a8:	461e      	mov	r6, r3
  40d6aa:	e006      	b.n	40d6ba <_vfiprintf_r+0x2da>
  40d6ac:	1c83      	adds	r3, r0, #2
  40d6ae:	f10c 0c08 	add.w	ip, ip, #8
  40d6b2:	4608      	mov	r0, r1
  40d6b4:	3d10      	subs	r5, #16
  40d6b6:	2d10      	cmp	r5, #16
  40d6b8:	dd11      	ble.n	40d6de <_vfiprintf_r+0x2fe>
  40d6ba:	1c41      	adds	r1, r0, #1
  40d6bc:	3210      	adds	r2, #16
  40d6be:	2907      	cmp	r1, #7
  40d6c0:	9215      	str	r2, [sp, #84]	; 0x54
  40d6c2:	e88c 0840 	stmia.w	ip, {r6, fp}
  40d6c6:	9114      	str	r1, [sp, #80]	; 0x50
  40d6c8:	ddf0      	ble.n	40d6ac <_vfiprintf_r+0x2cc>
  40d6ca:	2a00      	cmp	r2, #0
  40d6cc:	f040 81e6 	bne.w	40da9c <_vfiprintf_r+0x6bc>
  40d6d0:	3d10      	subs	r5, #16
  40d6d2:	2d10      	cmp	r5, #16
  40d6d4:	f04f 0301 	mov.w	r3, #1
  40d6d8:	4610      	mov	r0, r2
  40d6da:	46cc      	mov	ip, r9
  40d6dc:	dced      	bgt.n	40d6ba <_vfiprintf_r+0x2da>
  40d6de:	4631      	mov	r1, r6
  40d6e0:	4666      	mov	r6, ip
  40d6e2:	46a4      	mov	ip, r4
  40d6e4:	462c      	mov	r4, r5
  40d6e6:	460d      	mov	r5, r1
  40d6e8:	4422      	add	r2, r4
  40d6ea:	2b07      	cmp	r3, #7
  40d6ec:	9215      	str	r2, [sp, #84]	; 0x54
  40d6ee:	6035      	str	r5, [r6, #0]
  40d6f0:	6074      	str	r4, [r6, #4]
  40d6f2:	9314      	str	r3, [sp, #80]	; 0x50
  40d6f4:	f300 836d 	bgt.w	40ddd2 <_vfiprintf_r+0x9f2>
  40d6f8:	3608      	adds	r6, #8
  40d6fa:	1c59      	adds	r1, r3, #1
  40d6fc:	e1de      	b.n	40dabc <_vfiprintf_r+0x6dc>
  40d6fe:	f01a 0f20 	tst.w	sl, #32
  40d702:	9004      	str	r0, [sp, #16]
  40d704:	46ac      	mov	ip, r5
  40d706:	f000 808d 	beq.w	40d824 <_vfiprintf_r+0x444>
  40d70a:	9d08      	ldr	r5, [sp, #32]
  40d70c:	1deb      	adds	r3, r5, #7
  40d70e:	f023 0307 	bic.w	r3, r3, #7
  40d712:	f103 0b08 	add.w	fp, r3, #8
  40d716:	e9d3 4500 	ldrd	r4, r5, [r3]
  40d71a:	f8cd b020 	str.w	fp, [sp, #32]
  40d71e:	2301      	movs	r3, #1
  40d720:	e76f      	b.n	40d602 <_vfiprintf_r+0x222>
  40d722:	f04a 0a80 	orr.w	sl, sl, #128	; 0x80
  40d726:	f898 3000 	ldrb.w	r3, [r8]
  40d72a:	e6c6      	b.n	40d4ba <_vfiprintf_r+0xda>
  40d72c:	f04a 0a10 	orr.w	sl, sl, #16
  40d730:	f01a 0f20 	tst.w	sl, #32
  40d734:	9004      	str	r0, [sp, #16]
  40d736:	46ac      	mov	ip, r5
  40d738:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40d73c:	f000 80c8 	beq.w	40d8d0 <_vfiprintf_r+0x4f0>
  40d740:	9c08      	ldr	r4, [sp, #32]
  40d742:	1de1      	adds	r1, r4, #7
  40d744:	f021 0107 	bic.w	r1, r1, #7
  40d748:	e9d1 2300 	ldrd	r2, r3, [r1]
  40d74c:	3108      	adds	r1, #8
  40d74e:	9108      	str	r1, [sp, #32]
  40d750:	4614      	mov	r4, r2
  40d752:	461d      	mov	r5, r3
  40d754:	2a00      	cmp	r2, #0
  40d756:	f173 0b00 	sbcs.w	fp, r3, #0
  40d75a:	f2c0 83ce 	blt.w	40defa <_vfiprintf_r+0xb1a>
  40d75e:	f1bc 0f00 	cmp.w	ip, #0
  40d762:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  40d766:	bfa8      	it	ge
  40d768:	f02a 0a80 	bicge.w	sl, sl, #128	; 0x80
  40d76c:	ea54 0205 	orrs.w	r2, r4, r5
  40d770:	9007      	str	r0, [sp, #28]
  40d772:	f8cd c014 	str.w	ip, [sp, #20]
  40d776:	f04f 0301 	mov.w	r3, #1
  40d77a:	f43f af53 	beq.w	40d624 <_vfiprintf_r+0x244>
  40d77e:	2b01      	cmp	r3, #1
  40d780:	f000 8319 	beq.w	40ddb6 <_vfiprintf_r+0x9d6>
  40d784:	2b02      	cmp	r3, #2
  40d786:	f10d 037f 	add.w	r3, sp, #127	; 0x7f
  40d78a:	f040 824c 	bne.w	40dc26 <_vfiprintf_r+0x846>
  40d78e:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40d792:	4619      	mov	r1, r3
  40d794:	f004 000f 	and.w	r0, r4, #15
  40d798:	0922      	lsrs	r2, r4, #4
  40d79a:	f81b 0000 	ldrb.w	r0, [fp, r0]
  40d79e:	ea42 7205 	orr.w	r2, r2, r5, lsl #28
  40d7a2:	092b      	lsrs	r3, r5, #4
  40d7a4:	7008      	strb	r0, [r1, #0]
  40d7a6:	ea52 0003 	orrs.w	r0, r2, r3
  40d7aa:	460f      	mov	r7, r1
  40d7ac:	4614      	mov	r4, r2
  40d7ae:	461d      	mov	r5, r3
  40d7b0:	f101 31ff 	add.w	r1, r1, #4294967295
  40d7b4:	d1ee      	bne.n	40d794 <_vfiprintf_r+0x3b4>
  40d7b6:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  40d7ba:	ebc7 0309 	rsb	r3, r7, r9
  40d7be:	9305      	str	r3, [sp, #20]
  40d7c0:	e742      	b.n	40d648 <_vfiprintf_r+0x268>
  40d7c2:	f04a 0a10 	orr.w	sl, sl, #16
  40d7c6:	f01a 0320 	ands.w	r3, sl, #32
  40d7ca:	9004      	str	r0, [sp, #16]
  40d7cc:	46ac      	mov	ip, r5
  40d7ce:	f47f af0c 	bne.w	40d5ea <_vfiprintf_r+0x20a>
  40d7d2:	f01a 0210 	ands.w	r2, sl, #16
  40d7d6:	f040 8311 	bne.w	40ddfc <_vfiprintf_r+0xa1c>
  40d7da:	f01a 0340 	ands.w	r3, sl, #64	; 0x40
  40d7de:	f000 830d 	beq.w	40ddfc <_vfiprintf_r+0xa1c>
  40d7e2:	f8dd b020 	ldr.w	fp, [sp, #32]
  40d7e6:	4613      	mov	r3, r2
  40d7e8:	f8bb 4000 	ldrh.w	r4, [fp]
  40d7ec:	f10b 0b04 	add.w	fp, fp, #4
  40d7f0:	2500      	movs	r5, #0
  40d7f2:	f8cd b020 	str.w	fp, [sp, #32]
  40d7f6:	e704      	b.n	40d602 <_vfiprintf_r+0x222>
  40d7f8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40d7fc:	2000      	movs	r0, #0
  40d7fe:	f818 3b01 	ldrb.w	r3, [r8], #1
  40d802:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  40d806:	eb02 0040 	add.w	r0, r2, r0, lsl #1
  40d80a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40d80e:	2a09      	cmp	r2, #9
  40d810:	d9f5      	bls.n	40d7fe <_vfiprintf_r+0x41e>
  40d812:	e654      	b.n	40d4be <_vfiprintf_r+0xde>
  40d814:	f04a 0a10 	orr.w	sl, sl, #16
  40d818:	f01a 0f20 	tst.w	sl, #32
  40d81c:	9004      	str	r0, [sp, #16]
  40d81e:	46ac      	mov	ip, r5
  40d820:	f47f af73 	bne.w	40d70a <_vfiprintf_r+0x32a>
  40d824:	f01a 0f10 	tst.w	sl, #16
  40d828:	f040 82ef 	bne.w	40de0a <_vfiprintf_r+0xa2a>
  40d82c:	f01a 0f40 	tst.w	sl, #64	; 0x40
  40d830:	f000 82eb 	beq.w	40de0a <_vfiprintf_r+0xa2a>
  40d834:	f8dd b020 	ldr.w	fp, [sp, #32]
  40d838:	2500      	movs	r5, #0
  40d83a:	f8bb 4000 	ldrh.w	r4, [fp]
  40d83e:	f10b 0b04 	add.w	fp, fp, #4
  40d842:	2301      	movs	r3, #1
  40d844:	f8cd b020 	str.w	fp, [sp, #32]
  40d848:	e6db      	b.n	40d602 <_vfiprintf_r+0x222>
  40d84a:	46ac      	mov	ip, r5
  40d84c:	4d51      	ldr	r5, [pc, #324]	; (40d994 <_vfiprintf_r+0x5b4>)
  40d84e:	f01a 0f20 	tst.w	sl, #32
  40d852:	9004      	str	r0, [sp, #16]
  40d854:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40d858:	950a      	str	r5, [sp, #40]	; 0x28
  40d85a:	f000 80f0 	beq.w	40da3e <_vfiprintf_r+0x65e>
  40d85e:	9d08      	ldr	r5, [sp, #32]
  40d860:	1dea      	adds	r2, r5, #7
  40d862:	f022 0207 	bic.w	r2, r2, #7
  40d866:	f102 0b08 	add.w	fp, r2, #8
  40d86a:	f8cd b020 	str.w	fp, [sp, #32]
  40d86e:	e9d2 4500 	ldrd	r4, r5, [r2]
  40d872:	f01a 0f01 	tst.w	sl, #1
  40d876:	f000 82aa 	beq.w	40ddce <_vfiprintf_r+0x9ee>
  40d87a:	ea54 0b05 	orrs.w	fp, r4, r5
  40d87e:	f000 82a6 	beq.w	40ddce <_vfiprintf_r+0x9ee>
  40d882:	2230      	movs	r2, #48	; 0x30
  40d884:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  40d888:	f04a 0a02 	orr.w	sl, sl, #2
  40d88c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40d890:	2302      	movs	r3, #2
  40d892:	e6b6      	b.n	40d602 <_vfiprintf_r+0x222>
  40d894:	9b08      	ldr	r3, [sp, #32]
  40d896:	f8dd b020 	ldr.w	fp, [sp, #32]
  40d89a:	681b      	ldr	r3, [r3, #0]
  40d89c:	2401      	movs	r4, #1
  40d89e:	f04f 0500 	mov.w	r5, #0
  40d8a2:	f10b 0b04 	add.w	fp, fp, #4
  40d8a6:	9004      	str	r0, [sp, #16]
  40d8a8:	9403      	str	r4, [sp, #12]
  40d8aa:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  40d8ae:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  40d8b2:	f8cd b020 	str.w	fp, [sp, #32]
  40d8b6:	9405      	str	r4, [sp, #20]
  40d8b8:	af16      	add	r7, sp, #88	; 0x58
  40d8ba:	f04f 0c00 	mov.w	ip, #0
  40d8be:	e6d0      	b.n	40d662 <_vfiprintf_r+0x282>
  40d8c0:	f01a 0f20 	tst.w	sl, #32
  40d8c4:	9004      	str	r0, [sp, #16]
  40d8c6:	46ac      	mov	ip, r5
  40d8c8:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40d8cc:	f47f af38 	bne.w	40d740 <_vfiprintf_r+0x360>
  40d8d0:	f01a 0f10 	tst.w	sl, #16
  40d8d4:	f040 82a7 	bne.w	40de26 <_vfiprintf_r+0xa46>
  40d8d8:	f01a 0f40 	tst.w	sl, #64	; 0x40
  40d8dc:	f000 82a3 	beq.w	40de26 <_vfiprintf_r+0xa46>
  40d8e0:	f8dd b020 	ldr.w	fp, [sp, #32]
  40d8e4:	f9bb 4000 	ldrsh.w	r4, [fp]
  40d8e8:	f10b 0b04 	add.w	fp, fp, #4
  40d8ec:	17e5      	asrs	r5, r4, #31
  40d8ee:	4622      	mov	r2, r4
  40d8f0:	462b      	mov	r3, r5
  40d8f2:	f8cd b020 	str.w	fp, [sp, #32]
  40d8f6:	e72d      	b.n	40d754 <_vfiprintf_r+0x374>
  40d8f8:	f04a 0a40 	orr.w	sl, sl, #64	; 0x40
  40d8fc:	f898 3000 	ldrb.w	r3, [r8]
  40d900:	e5db      	b.n	40d4ba <_vfiprintf_r+0xda>
  40d902:	f898 3000 	ldrb.w	r3, [r8]
  40d906:	4642      	mov	r2, r8
  40d908:	2b6c      	cmp	r3, #108	; 0x6c
  40d90a:	bf03      	ittte	eq
  40d90c:	f108 0801 	addeq.w	r8, r8, #1
  40d910:	f04a 0a20 	orreq.w	sl, sl, #32
  40d914:	7853      	ldrbeq	r3, [r2, #1]
  40d916:	f04a 0a10 	orrne.w	sl, sl, #16
  40d91a:	e5ce      	b.n	40d4ba <_vfiprintf_r+0xda>
  40d91c:	f01a 0f20 	tst.w	sl, #32
  40d920:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40d924:	f000 82f7 	beq.w	40df16 <_vfiprintf_r+0xb36>
  40d928:	9c08      	ldr	r4, [sp, #32]
  40d92a:	6821      	ldr	r1, [r4, #0]
  40d92c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40d92e:	17e5      	asrs	r5, r4, #31
  40d930:	462b      	mov	r3, r5
  40d932:	9d08      	ldr	r5, [sp, #32]
  40d934:	4622      	mov	r2, r4
  40d936:	3504      	adds	r5, #4
  40d938:	9508      	str	r5, [sp, #32]
  40d93a:	e9c1 2300 	strd	r2, r3, [r1]
  40d93e:	e582      	b.n	40d446 <_vfiprintf_r+0x66>
  40d940:	9c08      	ldr	r4, [sp, #32]
  40d942:	46ac      	mov	ip, r5
  40d944:	6827      	ldr	r7, [r4, #0]
  40d946:	f04f 0500 	mov.w	r5, #0
  40d94a:	9004      	str	r0, [sp, #16]
  40d94c:	f88d 5047 	strb.w	r5, [sp, #71]	; 0x47
  40d950:	3404      	adds	r4, #4
  40d952:	2f00      	cmp	r7, #0
  40d954:	f000 8332 	beq.w	40dfbc <_vfiprintf_r+0xbdc>
  40d958:	f1bc 0f00 	cmp.w	ip, #0
  40d95c:	4638      	mov	r0, r7
  40d95e:	f2c0 8307 	blt.w	40df70 <_vfiprintf_r+0xb90>
  40d962:	4662      	mov	r2, ip
  40d964:	2100      	movs	r1, #0
  40d966:	f8cd c004 	str.w	ip, [sp, #4]
  40d96a:	f002 ff43 	bl	4107f4 <memchr>
  40d96e:	f8dd c004 	ldr.w	ip, [sp, #4]
  40d972:	2800      	cmp	r0, #0
  40d974:	f000 833a 	beq.w	40dfec <_vfiprintf_r+0xc0c>
  40d978:	1bc0      	subs	r0, r0, r7
  40d97a:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  40d97e:	4560      	cmp	r0, ip
  40d980:	bfa8      	it	ge
  40d982:	4660      	movge	r0, ip
  40d984:	9005      	str	r0, [sp, #20]
  40d986:	9408      	str	r4, [sp, #32]
  40d988:	9507      	str	r5, [sp, #28]
  40d98a:	f04f 0c00 	mov.w	ip, #0
  40d98e:	e65b      	b.n	40d648 <_vfiprintf_r+0x268>
  40d990:	00412f84 	.word	0x00412f84
  40d994:	00412f30 	.word	0x00412f30
  40d998:	9b08      	ldr	r3, [sp, #32]
  40d99a:	f8dd b020 	ldr.w	fp, [sp, #32]
  40d99e:	9004      	str	r0, [sp, #16]
  40d9a0:	48b2      	ldr	r0, [pc, #712]	; (40dc6c <_vfiprintf_r+0x88c>)
  40d9a2:	681c      	ldr	r4, [r3, #0]
  40d9a4:	2230      	movs	r2, #48	; 0x30
  40d9a6:	2378      	movs	r3, #120	; 0x78
  40d9a8:	f10b 0b04 	add.w	fp, fp, #4
  40d9ac:	46ac      	mov	ip, r5
  40d9ae:	f88d 3049 	strb.w	r3, [sp, #73]	; 0x49
  40d9b2:	f04a 0a02 	orr.w	sl, sl, #2
  40d9b6:	f8cd b020 	str.w	fp, [sp, #32]
  40d9ba:	2500      	movs	r5, #0
  40d9bc:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40d9c0:	900a      	str	r0, [sp, #40]	; 0x28
  40d9c2:	2302      	movs	r3, #2
  40d9c4:	e61d      	b.n	40d602 <_vfiprintf_r+0x222>
  40d9c6:	f04a 0a20 	orr.w	sl, sl, #32
  40d9ca:	f898 3000 	ldrb.w	r3, [r8]
  40d9ce:	e574      	b.n	40d4ba <_vfiprintf_r+0xda>
  40d9d0:	f8dd b020 	ldr.w	fp, [sp, #32]
  40d9d4:	f8db 0000 	ldr.w	r0, [fp]
  40d9d8:	f10b 0304 	add.w	r3, fp, #4
  40d9dc:	2800      	cmp	r0, #0
  40d9de:	f6ff adf7 	blt.w	40d5d0 <_vfiprintf_r+0x1f0>
  40d9e2:	9308      	str	r3, [sp, #32]
  40d9e4:	f898 3000 	ldrb.w	r3, [r8]
  40d9e8:	e567      	b.n	40d4ba <_vfiprintf_r+0xda>
  40d9ea:	f898 3000 	ldrb.w	r3, [r8]
  40d9ee:	212b      	movs	r1, #43	; 0x2b
  40d9f0:	e563      	b.n	40d4ba <_vfiprintf_r+0xda>
  40d9f2:	f898 3000 	ldrb.w	r3, [r8]
  40d9f6:	f108 0401 	add.w	r4, r8, #1
  40d9fa:	2b2a      	cmp	r3, #42	; 0x2a
  40d9fc:	f000 8305 	beq.w	40e00a <_vfiprintf_r+0xc2a>
  40da00:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40da04:	2a09      	cmp	r2, #9
  40da06:	bf98      	it	ls
  40da08:	2500      	movls	r5, #0
  40da0a:	f200 82fa 	bhi.w	40e002 <_vfiprintf_r+0xc22>
  40da0e:	f814 3b01 	ldrb.w	r3, [r4], #1
  40da12:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  40da16:	eb02 0545 	add.w	r5, r2, r5, lsl #1
  40da1a:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  40da1e:	2a09      	cmp	r2, #9
  40da20:	d9f5      	bls.n	40da0e <_vfiprintf_r+0x62e>
  40da22:	ea45 75e5 	orr.w	r5, r5, r5, asr #31
  40da26:	46a0      	mov	r8, r4
  40da28:	e549      	b.n	40d4be <_vfiprintf_r+0xde>
  40da2a:	4c90      	ldr	r4, [pc, #576]	; (40dc6c <_vfiprintf_r+0x88c>)
  40da2c:	f01a 0f20 	tst.w	sl, #32
  40da30:	9004      	str	r0, [sp, #16]
  40da32:	46ac      	mov	ip, r5
  40da34:	940a      	str	r4, [sp, #40]	; 0x28
  40da36:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40da3a:	f47f af10 	bne.w	40d85e <_vfiprintf_r+0x47e>
  40da3e:	f01a 0f10 	tst.w	sl, #16
  40da42:	f040 81ea 	bne.w	40de1a <_vfiprintf_r+0xa3a>
  40da46:	f01a 0f40 	tst.w	sl, #64	; 0x40
  40da4a:	f000 81e6 	beq.w	40de1a <_vfiprintf_r+0xa3a>
  40da4e:	f8dd b020 	ldr.w	fp, [sp, #32]
  40da52:	2500      	movs	r5, #0
  40da54:	f8bb 4000 	ldrh.w	r4, [fp]
  40da58:	f10b 0b04 	add.w	fp, fp, #4
  40da5c:	f8cd b020 	str.w	fp, [sp, #32]
  40da60:	e707      	b.n	40d872 <_vfiprintf_r+0x492>
  40da62:	f898 3000 	ldrb.w	r3, [r8]
  40da66:	2900      	cmp	r1, #0
  40da68:	f47f ad27 	bne.w	40d4ba <_vfiprintf_r+0xda>
  40da6c:	2120      	movs	r1, #32
  40da6e:	e524      	b.n	40d4ba <_vfiprintf_r+0xda>
  40da70:	f04a 0a01 	orr.w	sl, sl, #1
  40da74:	f898 3000 	ldrb.w	r3, [r8]
  40da78:	e51f      	b.n	40d4ba <_vfiprintf_r+0xda>
  40da7a:	9004      	str	r0, [sp, #16]
  40da7c:	f88d 1047 	strb.w	r1, [sp, #71]	; 0x47
  40da80:	2b00      	cmp	r3, #0
  40da82:	f000 80f9 	beq.w	40dc78 <_vfiprintf_r+0x898>
  40da86:	2501      	movs	r5, #1
  40da88:	f04f 0b00 	mov.w	fp, #0
  40da8c:	9503      	str	r5, [sp, #12]
  40da8e:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
  40da92:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  40da96:	9505      	str	r5, [sp, #20]
  40da98:	af16      	add	r7, sp, #88	; 0x58
  40da9a:	e70e      	b.n	40d8ba <_vfiprintf_r+0x4da>
  40da9c:	9806      	ldr	r0, [sp, #24]
  40da9e:	9902      	ldr	r1, [sp, #8]
  40daa0:	aa13      	add	r2, sp, #76	; 0x4c
  40daa2:	f7ff fc61 	bl	40d368 <__sprint_r.part.0>
  40daa6:	2800      	cmp	r0, #0
  40daa8:	f040 80ed 	bne.w	40dc86 <_vfiprintf_r+0x8a6>
  40daac:	9814      	ldr	r0, [sp, #80]	; 0x50
  40daae:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40dab0:	1c43      	adds	r3, r0, #1
  40dab2:	46cc      	mov	ip, r9
  40dab4:	e5fe      	b.n	40d6b4 <_vfiprintf_r+0x2d4>
  40dab6:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40dab8:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40daba:	1c59      	adds	r1, r3, #1
  40dabc:	f89d 0047 	ldrb.w	r0, [sp, #71]	; 0x47
  40dac0:	b168      	cbz	r0, 40dade <_vfiprintf_r+0x6fe>
  40dac2:	3201      	adds	r2, #1
  40dac4:	f10d 0047 	add.w	r0, sp, #71	; 0x47
  40dac8:	2301      	movs	r3, #1
  40daca:	2907      	cmp	r1, #7
  40dacc:	9215      	str	r2, [sp, #84]	; 0x54
  40dace:	9114      	str	r1, [sp, #80]	; 0x50
  40dad0:	e886 0009 	stmia.w	r6, {r0, r3}
  40dad4:	f300 8160 	bgt.w	40dd98 <_vfiprintf_r+0x9b8>
  40dad8:	460b      	mov	r3, r1
  40dada:	3608      	adds	r6, #8
  40dadc:	3101      	adds	r1, #1
  40dade:	9c07      	ldr	r4, [sp, #28]
  40dae0:	b164      	cbz	r4, 40dafc <_vfiprintf_r+0x71c>
  40dae2:	3202      	adds	r2, #2
  40dae4:	a812      	add	r0, sp, #72	; 0x48
  40dae6:	2302      	movs	r3, #2
  40dae8:	2907      	cmp	r1, #7
  40daea:	9215      	str	r2, [sp, #84]	; 0x54
  40daec:	9114      	str	r1, [sp, #80]	; 0x50
  40daee:	e886 0009 	stmia.w	r6, {r0, r3}
  40daf2:	f300 8157 	bgt.w	40dda4 <_vfiprintf_r+0x9c4>
  40daf6:	460b      	mov	r3, r1
  40daf8:	3608      	adds	r6, #8
  40dafa:	3101      	adds	r1, #1
  40dafc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40dafe:	2d80      	cmp	r5, #128	; 0x80
  40db00:	f000 8101 	beq.w	40dd06 <_vfiprintf_r+0x926>
  40db04:	9d05      	ldr	r5, [sp, #20]
  40db06:	ebc5 040c 	rsb	r4, r5, ip
  40db0a:	2c00      	cmp	r4, #0
  40db0c:	dd2f      	ble.n	40db6e <_vfiprintf_r+0x78e>
  40db0e:	2c10      	cmp	r4, #16
  40db10:	4d57      	ldr	r5, [pc, #348]	; (40dc70 <_vfiprintf_r+0x890>)
  40db12:	dd22      	ble.n	40db5a <_vfiprintf_r+0x77a>
  40db14:	4630      	mov	r0, r6
  40db16:	f04f 0b10 	mov.w	fp, #16
  40db1a:	462e      	mov	r6, r5
  40db1c:	4625      	mov	r5, r4
  40db1e:	9c06      	ldr	r4, [sp, #24]
  40db20:	e006      	b.n	40db30 <_vfiprintf_r+0x750>
  40db22:	f103 0c02 	add.w	ip, r3, #2
  40db26:	3008      	adds	r0, #8
  40db28:	460b      	mov	r3, r1
  40db2a:	3d10      	subs	r5, #16
  40db2c:	2d10      	cmp	r5, #16
  40db2e:	dd10      	ble.n	40db52 <_vfiprintf_r+0x772>
  40db30:	1c59      	adds	r1, r3, #1
  40db32:	3210      	adds	r2, #16
  40db34:	2907      	cmp	r1, #7
  40db36:	9215      	str	r2, [sp, #84]	; 0x54
  40db38:	e880 0840 	stmia.w	r0, {r6, fp}
  40db3c:	9114      	str	r1, [sp, #80]	; 0x50
  40db3e:	ddf0      	ble.n	40db22 <_vfiprintf_r+0x742>
  40db40:	2a00      	cmp	r2, #0
  40db42:	d163      	bne.n	40dc0c <_vfiprintf_r+0x82c>
  40db44:	3d10      	subs	r5, #16
  40db46:	2d10      	cmp	r5, #16
  40db48:	f04f 0c01 	mov.w	ip, #1
  40db4c:	4613      	mov	r3, r2
  40db4e:	4648      	mov	r0, r9
  40db50:	dcee      	bgt.n	40db30 <_vfiprintf_r+0x750>
  40db52:	462c      	mov	r4, r5
  40db54:	4661      	mov	r1, ip
  40db56:	4635      	mov	r5, r6
  40db58:	4606      	mov	r6, r0
  40db5a:	4422      	add	r2, r4
  40db5c:	2907      	cmp	r1, #7
  40db5e:	9215      	str	r2, [sp, #84]	; 0x54
  40db60:	6035      	str	r5, [r6, #0]
  40db62:	6074      	str	r4, [r6, #4]
  40db64:	9114      	str	r1, [sp, #80]	; 0x50
  40db66:	f300 80c1 	bgt.w	40dcec <_vfiprintf_r+0x90c>
  40db6a:	3608      	adds	r6, #8
  40db6c:	3101      	adds	r1, #1
  40db6e:	9d05      	ldr	r5, [sp, #20]
  40db70:	2907      	cmp	r1, #7
  40db72:	442a      	add	r2, r5
  40db74:	9215      	str	r2, [sp, #84]	; 0x54
  40db76:	6037      	str	r7, [r6, #0]
  40db78:	6075      	str	r5, [r6, #4]
  40db7a:	9114      	str	r1, [sp, #80]	; 0x50
  40db7c:	f340 80c1 	ble.w	40dd02 <_vfiprintf_r+0x922>
  40db80:	2a00      	cmp	r2, #0
  40db82:	f040 8130 	bne.w	40dde6 <_vfiprintf_r+0xa06>
  40db86:	9214      	str	r2, [sp, #80]	; 0x50
  40db88:	464e      	mov	r6, r9
  40db8a:	f01a 0f04 	tst.w	sl, #4
  40db8e:	f000 808b 	beq.w	40dca8 <_vfiprintf_r+0x8c8>
  40db92:	9d04      	ldr	r5, [sp, #16]
  40db94:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40db98:	ebcb 0405 	rsb	r4, fp, r5
  40db9c:	2c00      	cmp	r4, #0
  40db9e:	f340 8083 	ble.w	40dca8 <_vfiprintf_r+0x8c8>
  40dba2:	2c10      	cmp	r4, #16
  40dba4:	f340 821e 	ble.w	40dfe4 <_vfiprintf_r+0xc04>
  40dba8:	9914      	ldr	r1, [sp, #80]	; 0x50
  40dbaa:	4d32      	ldr	r5, [pc, #200]	; (40dc74 <_vfiprintf_r+0x894>)
  40dbac:	2710      	movs	r7, #16
  40dbae:	f8dd a018 	ldr.w	sl, [sp, #24]
  40dbb2:	f8dd b008 	ldr.w	fp, [sp, #8]
  40dbb6:	e005      	b.n	40dbc4 <_vfiprintf_r+0x7e4>
  40dbb8:	1c88      	adds	r0, r1, #2
  40dbba:	3608      	adds	r6, #8
  40dbbc:	4619      	mov	r1, r3
  40dbbe:	3c10      	subs	r4, #16
  40dbc0:	2c10      	cmp	r4, #16
  40dbc2:	dd10      	ble.n	40dbe6 <_vfiprintf_r+0x806>
  40dbc4:	1c4b      	adds	r3, r1, #1
  40dbc6:	3210      	adds	r2, #16
  40dbc8:	2b07      	cmp	r3, #7
  40dbca:	9215      	str	r2, [sp, #84]	; 0x54
  40dbcc:	e886 00a0 	stmia.w	r6, {r5, r7}
  40dbd0:	9314      	str	r3, [sp, #80]	; 0x50
  40dbd2:	ddf1      	ble.n	40dbb8 <_vfiprintf_r+0x7d8>
  40dbd4:	2a00      	cmp	r2, #0
  40dbd6:	d17d      	bne.n	40dcd4 <_vfiprintf_r+0x8f4>
  40dbd8:	3c10      	subs	r4, #16
  40dbda:	2c10      	cmp	r4, #16
  40dbdc:	f04f 0001 	mov.w	r0, #1
  40dbe0:	4611      	mov	r1, r2
  40dbe2:	464e      	mov	r6, r9
  40dbe4:	dcee      	bgt.n	40dbc4 <_vfiprintf_r+0x7e4>
  40dbe6:	4422      	add	r2, r4
  40dbe8:	2807      	cmp	r0, #7
  40dbea:	9215      	str	r2, [sp, #84]	; 0x54
  40dbec:	6035      	str	r5, [r6, #0]
  40dbee:	6074      	str	r4, [r6, #4]
  40dbf0:	9014      	str	r0, [sp, #80]	; 0x50
  40dbf2:	dd59      	ble.n	40dca8 <_vfiprintf_r+0x8c8>
  40dbf4:	2a00      	cmp	r2, #0
  40dbf6:	d14f      	bne.n	40dc98 <_vfiprintf_r+0x8b8>
  40dbf8:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40dbfa:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40dbfe:	9d04      	ldr	r5, [sp, #16]
  40dc00:	45ab      	cmp	fp, r5
  40dc02:	bfac      	ite	ge
  40dc04:	445c      	addge	r4, fp
  40dc06:	1964      	addlt	r4, r4, r5
  40dc08:	9409      	str	r4, [sp, #36]	; 0x24
  40dc0a:	e05e      	b.n	40dcca <_vfiprintf_r+0x8ea>
  40dc0c:	4620      	mov	r0, r4
  40dc0e:	9902      	ldr	r1, [sp, #8]
  40dc10:	aa13      	add	r2, sp, #76	; 0x4c
  40dc12:	f7ff fba9 	bl	40d368 <__sprint_r.part.0>
  40dc16:	2800      	cmp	r0, #0
  40dc18:	d135      	bne.n	40dc86 <_vfiprintf_r+0x8a6>
  40dc1a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40dc1c:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40dc1e:	f103 0c01 	add.w	ip, r3, #1
  40dc22:	4648      	mov	r0, r9
  40dc24:	e781      	b.n	40db2a <_vfiprintf_r+0x74a>
  40dc26:	08e0      	lsrs	r0, r4, #3
  40dc28:	ea40 7045 	orr.w	r0, r0, r5, lsl #29
  40dc2c:	f004 0207 	and.w	r2, r4, #7
  40dc30:	08e9      	lsrs	r1, r5, #3
  40dc32:	3230      	adds	r2, #48	; 0x30
  40dc34:	ea50 0b01 	orrs.w	fp, r0, r1
  40dc38:	461f      	mov	r7, r3
  40dc3a:	701a      	strb	r2, [r3, #0]
  40dc3c:	4604      	mov	r4, r0
  40dc3e:	460d      	mov	r5, r1
  40dc40:	f103 33ff 	add.w	r3, r3, #4294967295
  40dc44:	d1ef      	bne.n	40dc26 <_vfiprintf_r+0x846>
  40dc46:	f01a 0f01 	tst.w	sl, #1
  40dc4a:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
  40dc4e:	4639      	mov	r1, r7
  40dc50:	f000 80b9 	beq.w	40ddc6 <_vfiprintf_r+0x9e6>
  40dc54:	2a30      	cmp	r2, #48	; 0x30
  40dc56:	f43f acf4 	beq.w	40d642 <_vfiprintf_r+0x262>
  40dc5a:	461f      	mov	r7, r3
  40dc5c:	ebc7 0509 	rsb	r5, r7, r9
  40dc60:	2330      	movs	r3, #48	; 0x30
  40dc62:	9505      	str	r5, [sp, #20]
  40dc64:	f801 3c01 	strb.w	r3, [r1, #-1]
  40dc68:	e4ee      	b.n	40d648 <_vfiprintf_r+0x268>
  40dc6a:	bf00      	nop
  40dc6c:	00412f44 	.word	0x00412f44
  40dc70:	00412f74 	.word	0x00412f74
  40dc74:	00412f84 	.word	0x00412f84
  40dc78:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40dc7a:	b123      	cbz	r3, 40dc86 <_vfiprintf_r+0x8a6>
  40dc7c:	9806      	ldr	r0, [sp, #24]
  40dc7e:	9902      	ldr	r1, [sp, #8]
  40dc80:	aa13      	add	r2, sp, #76	; 0x4c
  40dc82:	f7ff fb71 	bl	40d368 <__sprint_r.part.0>
  40dc86:	9c02      	ldr	r4, [sp, #8]
  40dc88:	89a3      	ldrh	r3, [r4, #12]
  40dc8a:	065b      	lsls	r3, r3, #25
  40dc8c:	f53f ac98 	bmi.w	40d5c0 <_vfiprintf_r+0x1e0>
  40dc90:	9809      	ldr	r0, [sp, #36]	; 0x24
  40dc92:	b031      	add	sp, #196	; 0xc4
  40dc94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40dc98:	9806      	ldr	r0, [sp, #24]
  40dc9a:	9902      	ldr	r1, [sp, #8]
  40dc9c:	aa13      	add	r2, sp, #76	; 0x4c
  40dc9e:	f7ff fb63 	bl	40d368 <__sprint_r.part.0>
  40dca2:	2800      	cmp	r0, #0
  40dca4:	d1ef      	bne.n	40dc86 <_vfiprintf_r+0x8a6>
  40dca6:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40dca8:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40dcaa:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40dcae:	9d04      	ldr	r5, [sp, #16]
  40dcb0:	45ab      	cmp	fp, r5
  40dcb2:	bfac      	ite	ge
  40dcb4:	445c      	addge	r4, fp
  40dcb6:	1964      	addlt	r4, r4, r5
  40dcb8:	9409      	str	r4, [sp, #36]	; 0x24
  40dcba:	b132      	cbz	r2, 40dcca <_vfiprintf_r+0x8ea>
  40dcbc:	9806      	ldr	r0, [sp, #24]
  40dcbe:	9902      	ldr	r1, [sp, #8]
  40dcc0:	aa13      	add	r2, sp, #76	; 0x4c
  40dcc2:	f7ff fb51 	bl	40d368 <__sprint_r.part.0>
  40dcc6:	2800      	cmp	r0, #0
  40dcc8:	d1dd      	bne.n	40dc86 <_vfiprintf_r+0x8a6>
  40dcca:	2000      	movs	r0, #0
  40dccc:	9014      	str	r0, [sp, #80]	; 0x50
  40dcce:	464e      	mov	r6, r9
  40dcd0:	f7ff bbb9 	b.w	40d446 <_vfiprintf_r+0x66>
  40dcd4:	4650      	mov	r0, sl
  40dcd6:	4659      	mov	r1, fp
  40dcd8:	aa13      	add	r2, sp, #76	; 0x4c
  40dcda:	f7ff fb45 	bl	40d368 <__sprint_r.part.0>
  40dcde:	2800      	cmp	r0, #0
  40dce0:	d1d1      	bne.n	40dc86 <_vfiprintf_r+0x8a6>
  40dce2:	9914      	ldr	r1, [sp, #80]	; 0x50
  40dce4:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40dce6:	1c48      	adds	r0, r1, #1
  40dce8:	464e      	mov	r6, r9
  40dcea:	e768      	b.n	40dbbe <_vfiprintf_r+0x7de>
  40dcec:	2a00      	cmp	r2, #0
  40dcee:	f040 80f7 	bne.w	40dee0 <_vfiprintf_r+0xb00>
  40dcf2:	9c05      	ldr	r4, [sp, #20]
  40dcf4:	2301      	movs	r3, #1
  40dcf6:	9720      	str	r7, [sp, #128]	; 0x80
  40dcf8:	9421      	str	r4, [sp, #132]	; 0x84
  40dcfa:	9415      	str	r4, [sp, #84]	; 0x54
  40dcfc:	4622      	mov	r2, r4
  40dcfe:	9314      	str	r3, [sp, #80]	; 0x50
  40dd00:	464e      	mov	r6, r9
  40dd02:	3608      	adds	r6, #8
  40dd04:	e741      	b.n	40db8a <_vfiprintf_r+0x7aa>
  40dd06:	9d04      	ldr	r5, [sp, #16]
  40dd08:	f8dd b00c 	ldr.w	fp, [sp, #12]
  40dd0c:	ebcb 0405 	rsb	r4, fp, r5
  40dd10:	2c00      	cmp	r4, #0
  40dd12:	f77f aef7 	ble.w	40db04 <_vfiprintf_r+0x724>
  40dd16:	2c10      	cmp	r4, #16
  40dd18:	4da6      	ldr	r5, [pc, #664]	; (40dfb4 <_vfiprintf_r+0xbd4>)
  40dd1a:	f340 8170 	ble.w	40dffe <_vfiprintf_r+0xc1e>
  40dd1e:	4629      	mov	r1, r5
  40dd20:	f04f 0b10 	mov.w	fp, #16
  40dd24:	4625      	mov	r5, r4
  40dd26:	4664      	mov	r4, ip
  40dd28:	46b4      	mov	ip, r6
  40dd2a:	460e      	mov	r6, r1
  40dd2c:	e006      	b.n	40dd3c <_vfiprintf_r+0x95c>
  40dd2e:	1c98      	adds	r0, r3, #2
  40dd30:	f10c 0c08 	add.w	ip, ip, #8
  40dd34:	460b      	mov	r3, r1
  40dd36:	3d10      	subs	r5, #16
  40dd38:	2d10      	cmp	r5, #16
  40dd3a:	dd0f      	ble.n	40dd5c <_vfiprintf_r+0x97c>
  40dd3c:	1c59      	adds	r1, r3, #1
  40dd3e:	3210      	adds	r2, #16
  40dd40:	2907      	cmp	r1, #7
  40dd42:	9215      	str	r2, [sp, #84]	; 0x54
  40dd44:	e88c 0840 	stmia.w	ip, {r6, fp}
  40dd48:	9114      	str	r1, [sp, #80]	; 0x50
  40dd4a:	ddf0      	ble.n	40dd2e <_vfiprintf_r+0x94e>
  40dd4c:	b9ba      	cbnz	r2, 40dd7e <_vfiprintf_r+0x99e>
  40dd4e:	3d10      	subs	r5, #16
  40dd50:	2d10      	cmp	r5, #16
  40dd52:	f04f 0001 	mov.w	r0, #1
  40dd56:	4613      	mov	r3, r2
  40dd58:	46cc      	mov	ip, r9
  40dd5a:	dcef      	bgt.n	40dd3c <_vfiprintf_r+0x95c>
  40dd5c:	4633      	mov	r3, r6
  40dd5e:	4666      	mov	r6, ip
  40dd60:	46a4      	mov	ip, r4
  40dd62:	462c      	mov	r4, r5
  40dd64:	461d      	mov	r5, r3
  40dd66:	4422      	add	r2, r4
  40dd68:	2807      	cmp	r0, #7
  40dd6a:	9215      	str	r2, [sp, #84]	; 0x54
  40dd6c:	6035      	str	r5, [r6, #0]
  40dd6e:	6074      	str	r4, [r6, #4]
  40dd70:	9014      	str	r0, [sp, #80]	; 0x50
  40dd72:	f300 80af 	bgt.w	40ded4 <_vfiprintf_r+0xaf4>
  40dd76:	3608      	adds	r6, #8
  40dd78:	1c41      	adds	r1, r0, #1
  40dd7a:	4603      	mov	r3, r0
  40dd7c:	e6c2      	b.n	40db04 <_vfiprintf_r+0x724>
  40dd7e:	9806      	ldr	r0, [sp, #24]
  40dd80:	9902      	ldr	r1, [sp, #8]
  40dd82:	aa13      	add	r2, sp, #76	; 0x4c
  40dd84:	f7ff faf0 	bl	40d368 <__sprint_r.part.0>
  40dd88:	2800      	cmp	r0, #0
  40dd8a:	f47f af7c 	bne.w	40dc86 <_vfiprintf_r+0x8a6>
  40dd8e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40dd90:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40dd92:	1c58      	adds	r0, r3, #1
  40dd94:	46cc      	mov	ip, r9
  40dd96:	e7ce      	b.n	40dd36 <_vfiprintf_r+0x956>
  40dd98:	2a00      	cmp	r2, #0
  40dd9a:	d179      	bne.n	40de90 <_vfiprintf_r+0xab0>
  40dd9c:	4619      	mov	r1, r3
  40dd9e:	464e      	mov	r6, r9
  40dda0:	4613      	mov	r3, r2
  40dda2:	e69c      	b.n	40dade <_vfiprintf_r+0x6fe>
  40dda4:	2a00      	cmp	r2, #0
  40dda6:	f040 8084 	bne.w	40deb2 <_vfiprintf_r+0xad2>
  40ddaa:	2101      	movs	r1, #1
  40ddac:	4613      	mov	r3, r2
  40ddae:	464e      	mov	r6, r9
  40ddb0:	e6a4      	b.n	40dafc <_vfiprintf_r+0x71c>
  40ddb2:	464f      	mov	r7, r9
  40ddb4:	e448      	b.n	40d648 <_vfiprintf_r+0x268>
  40ddb6:	2d00      	cmp	r5, #0
  40ddb8:	bf08      	it	eq
  40ddba:	2c0a      	cmpeq	r4, #10
  40ddbc:	d246      	bcs.n	40de4c <_vfiprintf_r+0xa6c>
  40ddbe:	3430      	adds	r4, #48	; 0x30
  40ddc0:	af30      	add	r7, sp, #192	; 0xc0
  40ddc2:	f807 4d41 	strb.w	r4, [r7, #-65]!
  40ddc6:	ebc7 0309 	rsb	r3, r7, r9
  40ddca:	9305      	str	r3, [sp, #20]
  40ddcc:	e43c      	b.n	40d648 <_vfiprintf_r+0x268>
  40ddce:	2302      	movs	r3, #2
  40ddd0:	e417      	b.n	40d602 <_vfiprintf_r+0x222>
  40ddd2:	2a00      	cmp	r2, #0
  40ddd4:	f040 80af 	bne.w	40df36 <_vfiprintf_r+0xb56>
  40ddd8:	4613      	mov	r3, r2
  40ddda:	2101      	movs	r1, #1
  40dddc:	464e      	mov	r6, r9
  40ddde:	e66d      	b.n	40dabc <_vfiprintf_r+0x6dc>
  40dde0:	4644      	mov	r4, r8
  40dde2:	f7ff bb58 	b.w	40d496 <_vfiprintf_r+0xb6>
  40dde6:	9806      	ldr	r0, [sp, #24]
  40dde8:	9902      	ldr	r1, [sp, #8]
  40ddea:	aa13      	add	r2, sp, #76	; 0x4c
  40ddec:	f7ff fabc 	bl	40d368 <__sprint_r.part.0>
  40ddf0:	2800      	cmp	r0, #0
  40ddf2:	f47f af48 	bne.w	40dc86 <_vfiprintf_r+0x8a6>
  40ddf6:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40ddf8:	464e      	mov	r6, r9
  40ddfa:	e6c6      	b.n	40db8a <_vfiprintf_r+0x7aa>
  40ddfc:	9d08      	ldr	r5, [sp, #32]
  40ddfe:	682c      	ldr	r4, [r5, #0]
  40de00:	3504      	adds	r5, #4
  40de02:	9508      	str	r5, [sp, #32]
  40de04:	2500      	movs	r5, #0
  40de06:	f7ff bbfc 	b.w	40d602 <_vfiprintf_r+0x222>
  40de0a:	9d08      	ldr	r5, [sp, #32]
  40de0c:	2301      	movs	r3, #1
  40de0e:	682c      	ldr	r4, [r5, #0]
  40de10:	3504      	adds	r5, #4
  40de12:	9508      	str	r5, [sp, #32]
  40de14:	2500      	movs	r5, #0
  40de16:	f7ff bbf4 	b.w	40d602 <_vfiprintf_r+0x222>
  40de1a:	9d08      	ldr	r5, [sp, #32]
  40de1c:	682c      	ldr	r4, [r5, #0]
  40de1e:	3504      	adds	r5, #4
  40de20:	9508      	str	r5, [sp, #32]
  40de22:	2500      	movs	r5, #0
  40de24:	e525      	b.n	40d872 <_vfiprintf_r+0x492>
  40de26:	9d08      	ldr	r5, [sp, #32]
  40de28:	682c      	ldr	r4, [r5, #0]
  40de2a:	3504      	adds	r5, #4
  40de2c:	9508      	str	r5, [sp, #32]
  40de2e:	17e5      	asrs	r5, r4, #31
  40de30:	4622      	mov	r2, r4
  40de32:	462b      	mov	r3, r5
  40de34:	e48e      	b.n	40d754 <_vfiprintf_r+0x374>
  40de36:	9806      	ldr	r0, [sp, #24]
  40de38:	9902      	ldr	r1, [sp, #8]
  40de3a:	aa13      	add	r2, sp, #76	; 0x4c
  40de3c:	f7ff fa94 	bl	40d368 <__sprint_r.part.0>
  40de40:	2800      	cmp	r0, #0
  40de42:	f47f af20 	bne.w	40dc86 <_vfiprintf_r+0x8a6>
  40de46:	464e      	mov	r6, r9
  40de48:	f7ff bb9a 	b.w	40d580 <_vfiprintf_r+0x1a0>
  40de4c:	f10d 0b7f 	add.w	fp, sp, #127	; 0x7f
  40de50:	9603      	str	r6, [sp, #12]
  40de52:	465e      	mov	r6, fp
  40de54:	46e3      	mov	fp, ip
  40de56:	4620      	mov	r0, r4
  40de58:	4629      	mov	r1, r5
  40de5a:	220a      	movs	r2, #10
  40de5c:	2300      	movs	r3, #0
  40de5e:	f003 fe71 	bl	411b44 <__aeabi_uldivmod>
  40de62:	3230      	adds	r2, #48	; 0x30
  40de64:	7032      	strb	r2, [r6, #0]
  40de66:	4620      	mov	r0, r4
  40de68:	4629      	mov	r1, r5
  40de6a:	220a      	movs	r2, #10
  40de6c:	2300      	movs	r3, #0
  40de6e:	f003 fe69 	bl	411b44 <__aeabi_uldivmod>
  40de72:	4604      	mov	r4, r0
  40de74:	460d      	mov	r5, r1
  40de76:	ea54 0005 	orrs.w	r0, r4, r5
  40de7a:	4637      	mov	r7, r6
  40de7c:	f106 36ff 	add.w	r6, r6, #4294967295
  40de80:	d1e9      	bne.n	40de56 <_vfiprintf_r+0xa76>
  40de82:	ebc7 0309 	rsb	r3, r7, r9
  40de86:	46dc      	mov	ip, fp
  40de88:	9e03      	ldr	r6, [sp, #12]
  40de8a:	9305      	str	r3, [sp, #20]
  40de8c:	f7ff bbdc 	b.w	40d648 <_vfiprintf_r+0x268>
  40de90:	9806      	ldr	r0, [sp, #24]
  40de92:	9902      	ldr	r1, [sp, #8]
  40de94:	aa13      	add	r2, sp, #76	; 0x4c
  40de96:	f8cd c004 	str.w	ip, [sp, #4]
  40de9a:	f7ff fa65 	bl	40d368 <__sprint_r.part.0>
  40de9e:	f8dd c004 	ldr.w	ip, [sp, #4]
  40dea2:	2800      	cmp	r0, #0
  40dea4:	f47f aeef 	bne.w	40dc86 <_vfiprintf_r+0x8a6>
  40dea8:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40deaa:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40deac:	1c59      	adds	r1, r3, #1
  40deae:	464e      	mov	r6, r9
  40deb0:	e615      	b.n	40dade <_vfiprintf_r+0x6fe>
  40deb2:	9806      	ldr	r0, [sp, #24]
  40deb4:	9902      	ldr	r1, [sp, #8]
  40deb6:	aa13      	add	r2, sp, #76	; 0x4c
  40deb8:	f8cd c004 	str.w	ip, [sp, #4]
  40debc:	f7ff fa54 	bl	40d368 <__sprint_r.part.0>
  40dec0:	f8dd c004 	ldr.w	ip, [sp, #4]
  40dec4:	2800      	cmp	r0, #0
  40dec6:	f47f aede 	bne.w	40dc86 <_vfiprintf_r+0x8a6>
  40deca:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40decc:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40dece:	1c59      	adds	r1, r3, #1
  40ded0:	464e      	mov	r6, r9
  40ded2:	e613      	b.n	40dafc <_vfiprintf_r+0x71c>
  40ded4:	2a00      	cmp	r2, #0
  40ded6:	d156      	bne.n	40df86 <_vfiprintf_r+0xba6>
  40ded8:	2101      	movs	r1, #1
  40deda:	4613      	mov	r3, r2
  40dedc:	464e      	mov	r6, r9
  40dede:	e611      	b.n	40db04 <_vfiprintf_r+0x724>
  40dee0:	9806      	ldr	r0, [sp, #24]
  40dee2:	9902      	ldr	r1, [sp, #8]
  40dee4:	aa13      	add	r2, sp, #76	; 0x4c
  40dee6:	f7ff fa3f 	bl	40d368 <__sprint_r.part.0>
  40deea:	2800      	cmp	r0, #0
  40deec:	f47f aecb 	bne.w	40dc86 <_vfiprintf_r+0x8a6>
  40def0:	9914      	ldr	r1, [sp, #80]	; 0x50
  40def2:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40def4:	3101      	adds	r1, #1
  40def6:	464e      	mov	r6, r9
  40def8:	e639      	b.n	40db6e <_vfiprintf_r+0x78e>
  40defa:	f04f 0b2d 	mov.w	fp, #45	; 0x2d
  40defe:	4264      	negs	r4, r4
  40df00:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40df04:	f88d b047 	strb.w	fp, [sp, #71]	; 0x47
  40df08:	f8cd b01c 	str.w	fp, [sp, #28]
  40df0c:	f8cd c014 	str.w	ip, [sp, #20]
  40df10:	2301      	movs	r3, #1
  40df12:	f7ff bb7e 	b.w	40d612 <_vfiprintf_r+0x232>
  40df16:	f01a 0f10 	tst.w	sl, #16
  40df1a:	d11d      	bne.n	40df58 <_vfiprintf_r+0xb78>
  40df1c:	f01a 0f40 	tst.w	sl, #64	; 0x40
  40df20:	d058      	beq.n	40dfd4 <_vfiprintf_r+0xbf4>
  40df22:	9d08      	ldr	r5, [sp, #32]
  40df24:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40df28:	682b      	ldr	r3, [r5, #0]
  40df2a:	3504      	adds	r5, #4
  40df2c:	9508      	str	r5, [sp, #32]
  40df2e:	f8a3 b000 	strh.w	fp, [r3]
  40df32:	f7ff ba88 	b.w	40d446 <_vfiprintf_r+0x66>
  40df36:	9806      	ldr	r0, [sp, #24]
  40df38:	9902      	ldr	r1, [sp, #8]
  40df3a:	aa13      	add	r2, sp, #76	; 0x4c
  40df3c:	f8cd c004 	str.w	ip, [sp, #4]
  40df40:	f7ff fa12 	bl	40d368 <__sprint_r.part.0>
  40df44:	f8dd c004 	ldr.w	ip, [sp, #4]
  40df48:	2800      	cmp	r0, #0
  40df4a:	f47f ae9c 	bne.w	40dc86 <_vfiprintf_r+0x8a6>
  40df4e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40df50:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40df52:	1c59      	adds	r1, r3, #1
  40df54:	464e      	mov	r6, r9
  40df56:	e5b1      	b.n	40dabc <_vfiprintf_r+0x6dc>
  40df58:	f8dd b020 	ldr.w	fp, [sp, #32]
  40df5c:	9c09      	ldr	r4, [sp, #36]	; 0x24
  40df5e:	f8db 3000 	ldr.w	r3, [fp]
  40df62:	f10b 0b04 	add.w	fp, fp, #4
  40df66:	f8cd b020 	str.w	fp, [sp, #32]
  40df6a:	601c      	str	r4, [r3, #0]
  40df6c:	f7ff ba6b 	b.w	40d446 <_vfiprintf_r+0x66>
  40df70:	9408      	str	r4, [sp, #32]
  40df72:	f7fc ff03 	bl	40ad7c <strlen>
  40df76:	f89d 4047 	ldrb.w	r4, [sp, #71]	; 0x47
  40df7a:	9005      	str	r0, [sp, #20]
  40df7c:	9407      	str	r4, [sp, #28]
  40df7e:	f04f 0c00 	mov.w	ip, #0
  40df82:	f7ff bb61 	b.w	40d648 <_vfiprintf_r+0x268>
  40df86:	9806      	ldr	r0, [sp, #24]
  40df88:	9902      	ldr	r1, [sp, #8]
  40df8a:	aa13      	add	r2, sp, #76	; 0x4c
  40df8c:	f8cd c004 	str.w	ip, [sp, #4]
  40df90:	f7ff f9ea 	bl	40d368 <__sprint_r.part.0>
  40df94:	f8dd c004 	ldr.w	ip, [sp, #4]
  40df98:	2800      	cmp	r0, #0
  40df9a:	f47f ae74 	bne.w	40dc86 <_vfiprintf_r+0x8a6>
  40df9e:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40dfa0:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40dfa2:	1c59      	adds	r1, r3, #1
  40dfa4:	464e      	mov	r6, r9
  40dfa6:	e5ad      	b.n	40db04 <_vfiprintf_r+0x724>
  40dfa8:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40dfaa:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40dfac:	3301      	adds	r3, #1
  40dfae:	4d02      	ldr	r5, [pc, #8]	; (40dfb8 <_vfiprintf_r+0xbd8>)
  40dfb0:	f7ff bb9a 	b.w	40d6e8 <_vfiprintf_r+0x308>
  40dfb4:	00412f74 	.word	0x00412f74
  40dfb8:	00412f84 	.word	0x00412f84
  40dfbc:	f1bc 0f06 	cmp.w	ip, #6
  40dfc0:	bf34      	ite	cc
  40dfc2:	4663      	movcc	r3, ip
  40dfc4:	2306      	movcs	r3, #6
  40dfc6:	9408      	str	r4, [sp, #32]
  40dfc8:	ea23 74e3 	bic.w	r4, r3, r3, asr #31
  40dfcc:	9305      	str	r3, [sp, #20]
  40dfce:	9403      	str	r4, [sp, #12]
  40dfd0:	4f16      	ldr	r7, [pc, #88]	; (40e02c <_vfiprintf_r+0xc4c>)
  40dfd2:	e472      	b.n	40d8ba <_vfiprintf_r+0x4da>
  40dfd4:	9c08      	ldr	r4, [sp, #32]
  40dfd6:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40dfd8:	6823      	ldr	r3, [r4, #0]
  40dfda:	3404      	adds	r4, #4
  40dfdc:	9408      	str	r4, [sp, #32]
  40dfde:	601d      	str	r5, [r3, #0]
  40dfe0:	f7ff ba31 	b.w	40d446 <_vfiprintf_r+0x66>
  40dfe4:	9814      	ldr	r0, [sp, #80]	; 0x50
  40dfe6:	4d12      	ldr	r5, [pc, #72]	; (40e030 <_vfiprintf_r+0xc50>)
  40dfe8:	3001      	adds	r0, #1
  40dfea:	e5fc      	b.n	40dbe6 <_vfiprintf_r+0x806>
  40dfec:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
  40dff0:	f8cd c014 	str.w	ip, [sp, #20]
  40dff4:	9507      	str	r5, [sp, #28]
  40dff6:	9408      	str	r4, [sp, #32]
  40dff8:	4684      	mov	ip, r0
  40dffa:	f7ff bb25 	b.w	40d648 <_vfiprintf_r+0x268>
  40dffe:	4608      	mov	r0, r1
  40e000:	e6b1      	b.n	40dd66 <_vfiprintf_r+0x986>
  40e002:	46a0      	mov	r8, r4
  40e004:	2500      	movs	r5, #0
  40e006:	f7ff ba5a 	b.w	40d4be <_vfiprintf_r+0xde>
  40e00a:	f8dd b020 	ldr.w	fp, [sp, #32]
  40e00e:	f898 3001 	ldrb.w	r3, [r8, #1]
  40e012:	f8db 5000 	ldr.w	r5, [fp]
  40e016:	f10b 0204 	add.w	r2, fp, #4
  40e01a:	2d00      	cmp	r5, #0
  40e01c:	9208      	str	r2, [sp, #32]
  40e01e:	46a0      	mov	r8, r4
  40e020:	f6bf aa4b 	bge.w	40d4ba <_vfiprintf_r+0xda>
  40e024:	f04f 35ff 	mov.w	r5, #4294967295
  40e028:	f7ff ba47 	b.w	40d4ba <_vfiprintf_r+0xda>
  40e02c:	00412f58 	.word	0x00412f58
  40e030:	00412f84 	.word	0x00412f84

0040e034 <__sbprintf>:
  40e034:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40e038:	6e4f      	ldr	r7, [r1, #100]	; 0x64
  40e03a:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  40e03e:	4688      	mov	r8, r1
  40e040:	9719      	str	r7, [sp, #100]	; 0x64
  40e042:	f8d8 701c 	ldr.w	r7, [r8, #28]
  40e046:	f8b1 a00c 	ldrh.w	sl, [r1, #12]
  40e04a:	f8b1 900e 	ldrh.w	r9, [r1, #14]
  40e04e:	9707      	str	r7, [sp, #28]
  40e050:	f8d8 7024 	ldr.w	r7, [r8, #36]	; 0x24
  40e054:	ac1a      	add	r4, sp, #104	; 0x68
  40e056:	f44f 6580 	mov.w	r5, #1024	; 0x400
  40e05a:	f02a 0a02 	bic.w	sl, sl, #2
  40e05e:	2600      	movs	r6, #0
  40e060:	4669      	mov	r1, sp
  40e062:	9400      	str	r4, [sp, #0]
  40e064:	9404      	str	r4, [sp, #16]
  40e066:	9502      	str	r5, [sp, #8]
  40e068:	9505      	str	r5, [sp, #20]
  40e06a:	f8ad a00c 	strh.w	sl, [sp, #12]
  40e06e:	f8ad 900e 	strh.w	r9, [sp, #14]
  40e072:	9709      	str	r7, [sp, #36]	; 0x24
  40e074:	9606      	str	r6, [sp, #24]
  40e076:	4605      	mov	r5, r0
  40e078:	f7ff f9b2 	bl	40d3e0 <_vfiprintf_r>
  40e07c:	1e04      	subs	r4, r0, #0
  40e07e:	db07      	blt.n	40e090 <__sbprintf+0x5c>
  40e080:	4628      	mov	r0, r5
  40e082:	4669      	mov	r1, sp
  40e084:	f001 f908 	bl	40f298 <_fflush_r>
  40e088:	42b0      	cmp	r0, r6
  40e08a:	bf18      	it	ne
  40e08c:	f04f 34ff 	movne.w	r4, #4294967295
  40e090:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  40e094:	065b      	lsls	r3, r3, #25
  40e096:	d505      	bpl.n	40e0a4 <__sbprintf+0x70>
  40e098:	f8b8 300c 	ldrh.w	r3, [r8, #12]
  40e09c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40e0a0:	f8a8 300c 	strh.w	r3, [r8, #12]
  40e0a4:	4620      	mov	r0, r4
  40e0a6:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  40e0aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40e0ae:	bf00      	nop

0040e0b0 <_vsprintf_r>:
  40e0b0:	b5f0      	push	{r4, r5, r6, r7, lr}
  40e0b2:	b09b      	sub	sp, #108	; 0x6c
  40e0b4:	460d      	mov	r5, r1
  40e0b6:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  40e0ba:	f44f 7702 	mov.w	r7, #520	; 0x208
  40e0be:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40e0c2:	4669      	mov	r1, sp
  40e0c4:	9500      	str	r5, [sp, #0]
  40e0c6:	9504      	str	r5, [sp, #16]
  40e0c8:	f8ad 700c 	strh.w	r7, [sp, #12]
  40e0cc:	9402      	str	r4, [sp, #8]
  40e0ce:	9405      	str	r4, [sp, #20]
  40e0d0:	f8ad 600e 	strh.w	r6, [sp, #14]
  40e0d4:	f7fd fed8 	bl	40be88 <_svfprintf_r>
  40e0d8:	9b00      	ldr	r3, [sp, #0]
  40e0da:	2200      	movs	r2, #0
  40e0dc:	701a      	strb	r2, [r3, #0]
  40e0de:	b01b      	add	sp, #108	; 0x6c
  40e0e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40e0e2:	bf00      	nop

0040e0e4 <vsprintf>:
  40e0e4:	b430      	push	{r4, r5}
  40e0e6:	4c04      	ldr	r4, [pc, #16]	; (40e0f8 <vsprintf+0x14>)
  40e0e8:	460d      	mov	r5, r1
  40e0ea:	4613      	mov	r3, r2
  40e0ec:	4601      	mov	r1, r0
  40e0ee:	462a      	mov	r2, r5
  40e0f0:	6820      	ldr	r0, [r4, #0]
  40e0f2:	bc30      	pop	{r4, r5}
  40e0f4:	f7ff bfdc 	b.w	40e0b0 <_vsprintf_r>
  40e0f8:	20000578 	.word	0x20000578

0040e0fc <__swsetup_r>:
  40e0fc:	4b2f      	ldr	r3, [pc, #188]	; (40e1bc <__swsetup_r+0xc0>)
  40e0fe:	b570      	push	{r4, r5, r6, lr}
  40e100:	4606      	mov	r6, r0
  40e102:	6818      	ldr	r0, [r3, #0]
  40e104:	460c      	mov	r4, r1
  40e106:	b110      	cbz	r0, 40e10e <__swsetup_r+0x12>
  40e108:	6b82      	ldr	r2, [r0, #56]	; 0x38
  40e10a:	2a00      	cmp	r2, #0
  40e10c:	d036      	beq.n	40e17c <__swsetup_r+0x80>
  40e10e:	89a5      	ldrh	r5, [r4, #12]
  40e110:	b2ab      	uxth	r3, r5
  40e112:	0719      	lsls	r1, r3, #28
  40e114:	d50c      	bpl.n	40e130 <__swsetup_r+0x34>
  40e116:	6922      	ldr	r2, [r4, #16]
  40e118:	b1aa      	cbz	r2, 40e146 <__swsetup_r+0x4a>
  40e11a:	f013 0101 	ands.w	r1, r3, #1
  40e11e:	d01e      	beq.n	40e15e <__swsetup_r+0x62>
  40e120:	6963      	ldr	r3, [r4, #20]
  40e122:	2100      	movs	r1, #0
  40e124:	425b      	negs	r3, r3
  40e126:	61a3      	str	r3, [r4, #24]
  40e128:	60a1      	str	r1, [r4, #8]
  40e12a:	b1f2      	cbz	r2, 40e16a <__swsetup_r+0x6e>
  40e12c:	2000      	movs	r0, #0
  40e12e:	bd70      	pop	{r4, r5, r6, pc}
  40e130:	06da      	lsls	r2, r3, #27
  40e132:	d53a      	bpl.n	40e1aa <__swsetup_r+0xae>
  40e134:	075b      	lsls	r3, r3, #29
  40e136:	d424      	bmi.n	40e182 <__swsetup_r+0x86>
  40e138:	6922      	ldr	r2, [r4, #16]
  40e13a:	f045 0308 	orr.w	r3, r5, #8
  40e13e:	81a3      	strh	r3, [r4, #12]
  40e140:	b29b      	uxth	r3, r3
  40e142:	2a00      	cmp	r2, #0
  40e144:	d1e9      	bne.n	40e11a <__swsetup_r+0x1e>
  40e146:	f403 7120 	and.w	r1, r3, #640	; 0x280
  40e14a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  40e14e:	d0e4      	beq.n	40e11a <__swsetup_r+0x1e>
  40e150:	4630      	mov	r0, r6
  40e152:	4621      	mov	r1, r4
  40e154:	f002 f83a 	bl	4101cc <__smakebuf_r>
  40e158:	89a3      	ldrh	r3, [r4, #12]
  40e15a:	6922      	ldr	r2, [r4, #16]
  40e15c:	e7dd      	b.n	40e11a <__swsetup_r+0x1e>
  40e15e:	0798      	lsls	r0, r3, #30
  40e160:	bf58      	it	pl
  40e162:	6961      	ldrpl	r1, [r4, #20]
  40e164:	60a1      	str	r1, [r4, #8]
  40e166:	2a00      	cmp	r2, #0
  40e168:	d1e0      	bne.n	40e12c <__swsetup_r+0x30>
  40e16a:	89a3      	ldrh	r3, [r4, #12]
  40e16c:	061a      	lsls	r2, r3, #24
  40e16e:	d5dd      	bpl.n	40e12c <__swsetup_r+0x30>
  40e170:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40e174:	81a3      	strh	r3, [r4, #12]
  40e176:	f04f 30ff 	mov.w	r0, #4294967295
  40e17a:	bd70      	pop	{r4, r5, r6, pc}
  40e17c:	f001 f8a8 	bl	40f2d0 <__sinit>
  40e180:	e7c5      	b.n	40e10e <__swsetup_r+0x12>
  40e182:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40e184:	b149      	cbz	r1, 40e19a <__swsetup_r+0x9e>
  40e186:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40e18a:	4299      	cmp	r1, r3
  40e18c:	d003      	beq.n	40e196 <__swsetup_r+0x9a>
  40e18e:	4630      	mov	r0, r6
  40e190:	f001 f9e2 	bl	40f558 <_free_r>
  40e194:	89a5      	ldrh	r5, [r4, #12]
  40e196:	2300      	movs	r3, #0
  40e198:	6323      	str	r3, [r4, #48]	; 0x30
  40e19a:	6922      	ldr	r2, [r4, #16]
  40e19c:	f025 0524 	bic.w	r5, r5, #36	; 0x24
  40e1a0:	2100      	movs	r1, #0
  40e1a2:	b2ad      	uxth	r5, r5
  40e1a4:	6022      	str	r2, [r4, #0]
  40e1a6:	6061      	str	r1, [r4, #4]
  40e1a8:	e7c7      	b.n	40e13a <__swsetup_r+0x3e>
  40e1aa:	f045 0540 	orr.w	r5, r5, #64	; 0x40
  40e1ae:	2309      	movs	r3, #9
  40e1b0:	6033      	str	r3, [r6, #0]
  40e1b2:	f04f 30ff 	mov.w	r0, #4294967295
  40e1b6:	81a5      	strh	r5, [r4, #12]
  40e1b8:	bd70      	pop	{r4, r5, r6, pc}
  40e1ba:	bf00      	nop
  40e1bc:	20000578 	.word	0x20000578

0040e1c0 <register_fini>:
  40e1c0:	4b02      	ldr	r3, [pc, #8]	; (40e1cc <register_fini+0xc>)
  40e1c2:	b113      	cbz	r3, 40e1ca <register_fini+0xa>
  40e1c4:	4802      	ldr	r0, [pc, #8]	; (40e1d0 <register_fini+0x10>)
  40e1c6:	f000 b805 	b.w	40e1d4 <atexit>
  40e1ca:	4770      	bx	lr
  40e1cc:	00000000 	.word	0x00000000
  40e1d0:	0040f3cd 	.word	0x0040f3cd

0040e1d4 <atexit>:
  40e1d4:	4601      	mov	r1, r0
  40e1d6:	2000      	movs	r0, #0
  40e1d8:	4602      	mov	r2, r0
  40e1da:	4603      	mov	r3, r0
  40e1dc:	f003 bb86 	b.w	4118ec <__register_exitproc>

0040e1e0 <quorem>:
  40e1e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40e1e4:	6903      	ldr	r3, [r0, #16]
  40e1e6:	690d      	ldr	r5, [r1, #16]
  40e1e8:	b083      	sub	sp, #12
  40e1ea:	429d      	cmp	r5, r3
  40e1ec:	4683      	mov	fp, r0
  40e1ee:	f300 808c 	bgt.w	40e30a <quorem+0x12a>
  40e1f2:	3d01      	subs	r5, #1
  40e1f4:	f101 0414 	add.w	r4, r1, #20
  40e1f8:	f100 0a14 	add.w	sl, r0, #20
  40e1fc:	f854 2025 	ldr.w	r2, [r4, r5, lsl #2]
  40e200:	f85a 3025 	ldr.w	r3, [sl, r5, lsl #2]
  40e204:	3201      	adds	r2, #1
  40e206:	fbb3 f8f2 	udiv	r8, r3, r2
  40e20a:	00aa      	lsls	r2, r5, #2
  40e20c:	4691      	mov	r9, r2
  40e20e:	9200      	str	r2, [sp, #0]
  40e210:	4452      	add	r2, sl
  40e212:	44a1      	add	r9, r4
  40e214:	9201      	str	r2, [sp, #4]
  40e216:	f1b8 0f00 	cmp.w	r8, #0
  40e21a:	d03e      	beq.n	40e29a <quorem+0xba>
  40e21c:	2600      	movs	r6, #0
  40e21e:	4630      	mov	r0, r6
  40e220:	4622      	mov	r2, r4
  40e222:	4653      	mov	r3, sl
  40e224:	468c      	mov	ip, r1
  40e226:	f852 7b04 	ldr.w	r7, [r2], #4
  40e22a:	6819      	ldr	r1, [r3, #0]
  40e22c:	fa1f fe87 	uxth.w	lr, r7
  40e230:	0c3f      	lsrs	r7, r7, #16
  40e232:	fb0e 6e08 	mla	lr, lr, r8, r6
  40e236:	fb07 f608 	mul.w	r6, r7, r8
  40e23a:	eb06 461e 	add.w	r6, r6, lr, lsr #16
  40e23e:	fa1f fe8e 	uxth.w	lr, lr
  40e242:	ebce 0e00 	rsb	lr, lr, r0
  40e246:	b28f      	uxth	r7, r1
  40e248:	b2b0      	uxth	r0, r6
  40e24a:	4477      	add	r7, lr
  40e24c:	ebc0 4011 	rsb	r0, r0, r1, lsr #16
  40e250:	eb00 4027 	add.w	r0, r0, r7, asr #16
  40e254:	b2bf      	uxth	r7, r7
  40e256:	ea47 4700 	orr.w	r7, r7, r0, lsl #16
  40e25a:	4591      	cmp	r9, r2
  40e25c:	f843 7b04 	str.w	r7, [r3], #4
  40e260:	ea4f 4020 	mov.w	r0, r0, asr #16
  40e264:	ea4f 4616 	mov.w	r6, r6, lsr #16
  40e268:	d2dd      	bcs.n	40e226 <quorem+0x46>
  40e26a:	9a00      	ldr	r2, [sp, #0]
  40e26c:	4661      	mov	r1, ip
  40e26e:	f85a 3002 	ldr.w	r3, [sl, r2]
  40e272:	b993      	cbnz	r3, 40e29a <quorem+0xba>
  40e274:	9a01      	ldr	r2, [sp, #4]
  40e276:	1f13      	subs	r3, r2, #4
  40e278:	459a      	cmp	sl, r3
  40e27a:	d20c      	bcs.n	40e296 <quorem+0xb6>
  40e27c:	f852 3c04 	ldr.w	r3, [r2, #-4]
  40e280:	b94b      	cbnz	r3, 40e296 <quorem+0xb6>
  40e282:	f1a2 0308 	sub.w	r3, r2, #8
  40e286:	e002      	b.n	40e28e <quorem+0xae>
  40e288:	681a      	ldr	r2, [r3, #0]
  40e28a:	3b04      	subs	r3, #4
  40e28c:	b91a      	cbnz	r2, 40e296 <quorem+0xb6>
  40e28e:	459a      	cmp	sl, r3
  40e290:	f105 35ff 	add.w	r5, r5, #4294967295
  40e294:	d3f8      	bcc.n	40e288 <quorem+0xa8>
  40e296:	f8cb 5010 	str.w	r5, [fp, #16]
  40e29a:	4658      	mov	r0, fp
  40e29c:	f002 fdc6 	bl	410e2c <__mcmp>
  40e2a0:	2800      	cmp	r0, #0
  40e2a2:	db2e      	blt.n	40e302 <quorem+0x122>
  40e2a4:	f108 0801 	add.w	r8, r8, #1
  40e2a8:	4653      	mov	r3, sl
  40e2aa:	2200      	movs	r2, #0
  40e2ac:	f854 6b04 	ldr.w	r6, [r4], #4
  40e2b0:	6818      	ldr	r0, [r3, #0]
  40e2b2:	b2b1      	uxth	r1, r6
  40e2b4:	1a51      	subs	r1, r2, r1
  40e2b6:	b287      	uxth	r7, r0
  40e2b8:	0c36      	lsrs	r6, r6, #16
  40e2ba:	4439      	add	r1, r7
  40e2bc:	ebc6 4010 	rsb	r0, r6, r0, lsr #16
  40e2c0:	eb00 4221 	add.w	r2, r0, r1, asr #16
  40e2c4:	b289      	uxth	r1, r1
  40e2c6:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
  40e2ca:	45a1      	cmp	r9, r4
  40e2cc:	f843 1b04 	str.w	r1, [r3], #4
  40e2d0:	ea4f 4222 	mov.w	r2, r2, asr #16
  40e2d4:	d2ea      	bcs.n	40e2ac <quorem+0xcc>
  40e2d6:	f85a 2025 	ldr.w	r2, [sl, r5, lsl #2]
  40e2da:	eb0a 0385 	add.w	r3, sl, r5, lsl #2
  40e2de:	b982      	cbnz	r2, 40e302 <quorem+0x122>
  40e2e0:	1f1a      	subs	r2, r3, #4
  40e2e2:	4592      	cmp	sl, r2
  40e2e4:	d20b      	bcs.n	40e2fe <quorem+0x11e>
  40e2e6:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40e2ea:	b942      	cbnz	r2, 40e2fe <quorem+0x11e>
  40e2ec:	3b08      	subs	r3, #8
  40e2ee:	e002      	b.n	40e2f6 <quorem+0x116>
  40e2f0:	681a      	ldr	r2, [r3, #0]
  40e2f2:	3b04      	subs	r3, #4
  40e2f4:	b91a      	cbnz	r2, 40e2fe <quorem+0x11e>
  40e2f6:	459a      	cmp	sl, r3
  40e2f8:	f105 35ff 	add.w	r5, r5, #4294967295
  40e2fc:	d3f8      	bcc.n	40e2f0 <quorem+0x110>
  40e2fe:	f8cb 5010 	str.w	r5, [fp, #16]
  40e302:	4640      	mov	r0, r8
  40e304:	b003      	add	sp, #12
  40e306:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40e30a:	2000      	movs	r0, #0
  40e30c:	b003      	add	sp, #12
  40e30e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40e312:	bf00      	nop
  40e314:	0000      	movs	r0, r0
	...

0040e318 <_dtoa_r>:
  40e318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40e31c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40e31e:	b09b      	sub	sp, #108	; 0x6c
  40e320:	4604      	mov	r4, r0
  40e322:	4692      	mov	sl, r2
  40e324:	469b      	mov	fp, r3
  40e326:	9d27      	ldr	r5, [sp, #156]	; 0x9c
  40e328:	b141      	cbz	r1, 40e33c <_dtoa_r+0x24>
  40e32a:	6c43      	ldr	r3, [r0, #68]	; 0x44
  40e32c:	2201      	movs	r2, #1
  40e32e:	409a      	lsls	r2, r3
  40e330:	604b      	str	r3, [r1, #4]
  40e332:	608a      	str	r2, [r1, #8]
  40e334:	f002 fb38 	bl	4109a8 <_Bfree>
  40e338:	2300      	movs	r3, #0
  40e33a:	6423      	str	r3, [r4, #64]	; 0x40
  40e33c:	f1bb 0f00 	cmp.w	fp, #0
  40e340:	46d9      	mov	r9, fp
  40e342:	db33      	blt.n	40e3ac <_dtoa_r+0x94>
  40e344:	2300      	movs	r3, #0
  40e346:	602b      	str	r3, [r5, #0]
  40e348:	4ba5      	ldr	r3, [pc, #660]	; (40e5e0 <_dtoa_r+0x2c8>)
  40e34a:	461a      	mov	r2, r3
  40e34c:	ea09 0303 	and.w	r3, r9, r3
  40e350:	4293      	cmp	r3, r2
  40e352:	d014      	beq.n	40e37e <_dtoa_r+0x66>
  40e354:	4650      	mov	r0, sl
  40e356:	4659      	mov	r1, fp
  40e358:	2200      	movs	r2, #0
  40e35a:	2300      	movs	r3, #0
  40e35c:	f7fb fee6 	bl	40a12c <__aeabi_dcmpeq>
  40e360:	4680      	mov	r8, r0
  40e362:	b348      	cbz	r0, 40e3b8 <_dtoa_r+0xa0>
  40e364:	9e26      	ldr	r6, [sp, #152]	; 0x98
  40e366:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  40e368:	2301      	movs	r3, #1
  40e36a:	6033      	str	r3, [r6, #0]
  40e36c:	2d00      	cmp	r5, #0
  40e36e:	f000 80ca 	beq.w	40e506 <_dtoa_r+0x1ee>
  40e372:	489c      	ldr	r0, [pc, #624]	; (40e5e4 <_dtoa_r+0x2cc>)
  40e374:	6028      	str	r0, [r5, #0]
  40e376:	3801      	subs	r0, #1
  40e378:	b01b      	add	sp, #108	; 0x6c
  40e37a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40e37e:	9d26      	ldr	r5, [sp, #152]	; 0x98
  40e380:	f242 730f 	movw	r3, #9999	; 0x270f
  40e384:	602b      	str	r3, [r5, #0]
  40e386:	f1ba 0f00 	cmp.w	sl, #0
  40e38a:	f000 80a5 	beq.w	40e4d8 <_dtoa_r+0x1c0>
  40e38e:	4896      	ldr	r0, [pc, #600]	; (40e5e8 <_dtoa_r+0x2d0>)
  40e390:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  40e392:	2e00      	cmp	r6, #0
  40e394:	d0f0      	beq.n	40e378 <_dtoa_r+0x60>
  40e396:	78c3      	ldrb	r3, [r0, #3]
  40e398:	2b00      	cmp	r3, #0
  40e39a:	f000 80b6 	beq.w	40e50a <_dtoa_r+0x1f2>
  40e39e:	f100 0308 	add.w	r3, r0, #8
  40e3a2:	9d28      	ldr	r5, [sp, #160]	; 0xa0
  40e3a4:	602b      	str	r3, [r5, #0]
  40e3a6:	b01b      	add	sp, #108	; 0x6c
  40e3a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40e3ac:	2301      	movs	r3, #1
  40e3ae:	f02b 4900 	bic.w	r9, fp, #2147483648	; 0x80000000
  40e3b2:	602b      	str	r3, [r5, #0]
  40e3b4:	46cb      	mov	fp, r9
  40e3b6:	e7c7      	b.n	40e348 <_dtoa_r+0x30>
  40e3b8:	aa19      	add	r2, sp, #100	; 0x64
  40e3ba:	ab18      	add	r3, sp, #96	; 0x60
  40e3bc:	e88d 000c 	stmia.w	sp, {r2, r3}
  40e3c0:	4620      	mov	r0, r4
  40e3c2:	4652      	mov	r2, sl
  40e3c4:	465b      	mov	r3, fp
  40e3c6:	f002 fe3d 	bl	411044 <__d2b>
  40e3ca:	ea5f 5519 	movs.w	r5, r9, lsr #20
  40e3ce:	900a      	str	r0, [sp, #40]	; 0x28
  40e3d0:	f040 808b 	bne.w	40e4ea <_dtoa_r+0x1d2>
  40e3d4:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40e3d6:	9d19      	ldr	r5, [sp, #100]	; 0x64
  40e3d8:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  40e3dc:	443d      	add	r5, r7
  40e3de:	429d      	cmp	r5, r3
  40e3e0:	f2c0 8295 	blt.w	40e90e <_dtoa_r+0x5f6>
  40e3e4:	331f      	adds	r3, #31
  40e3e6:	f205 4212 	addw	r2, r5, #1042	; 0x412
  40e3ea:	1b5b      	subs	r3, r3, r5
  40e3ec:	fa09 f303 	lsl.w	r3, r9, r3
  40e3f0:	fa2a f202 	lsr.w	r2, sl, r2
  40e3f4:	ea43 0002 	orr.w	r0, r3, r2
  40e3f8:	f7fb fbba 	bl	409b70 <__aeabi_ui2d>
  40e3fc:	2601      	movs	r6, #1
  40e3fe:	3d01      	subs	r5, #1
  40e400:	46b8      	mov	r8, r7
  40e402:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40e406:	9616      	str	r6, [sp, #88]	; 0x58
  40e408:	2200      	movs	r2, #0
  40e40a:	4b78      	ldr	r3, [pc, #480]	; (40e5ec <_dtoa_r+0x2d4>)
  40e40c:	f7fb fa72 	bl	4098f4 <__aeabi_dsub>
  40e410:	a36d      	add	r3, pc, #436	; (adr r3, 40e5c8 <_dtoa_r+0x2b0>)
  40e412:	e9d3 2300 	ldrd	r2, r3, [r3]
  40e416:	f7fb fc21 	bl	409c5c <__aeabi_dmul>
  40e41a:	a36d      	add	r3, pc, #436	; (adr r3, 40e5d0 <_dtoa_r+0x2b8>)
  40e41c:	e9d3 2300 	ldrd	r2, r3, [r3]
  40e420:	f7fb fa6a 	bl	4098f8 <__adddf3>
  40e424:	4606      	mov	r6, r0
  40e426:	4628      	mov	r0, r5
  40e428:	460f      	mov	r7, r1
  40e42a:	f7fb fbb1 	bl	409b90 <__aeabi_i2d>
  40e42e:	a36a      	add	r3, pc, #424	; (adr r3, 40e5d8 <_dtoa_r+0x2c0>)
  40e430:	e9d3 2300 	ldrd	r2, r3, [r3]
  40e434:	f7fb fc12 	bl	409c5c <__aeabi_dmul>
  40e438:	4602      	mov	r2, r0
  40e43a:	460b      	mov	r3, r1
  40e43c:	4630      	mov	r0, r6
  40e43e:	4639      	mov	r1, r7
  40e440:	f7fb fa5a 	bl	4098f8 <__adddf3>
  40e444:	4606      	mov	r6, r0
  40e446:	460f      	mov	r7, r1
  40e448:	f7fb fea2 	bl	40a190 <__aeabi_d2iz>
  40e44c:	4639      	mov	r1, r7
  40e44e:	9007      	str	r0, [sp, #28]
  40e450:	2200      	movs	r2, #0
  40e452:	4630      	mov	r0, r6
  40e454:	2300      	movs	r3, #0
  40e456:	f7fb fe73 	bl	40a140 <__aeabi_dcmplt>
  40e45a:	2800      	cmp	r0, #0
  40e45c:	f040 8229 	bne.w	40e8b2 <_dtoa_r+0x59a>
  40e460:	9e07      	ldr	r6, [sp, #28]
  40e462:	2e16      	cmp	r6, #22
  40e464:	f200 8222 	bhi.w	40e8ac <_dtoa_r+0x594>
  40e468:	4961      	ldr	r1, [pc, #388]	; (40e5f0 <_dtoa_r+0x2d8>)
  40e46a:	4652      	mov	r2, sl
  40e46c:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
  40e470:	465b      	mov	r3, fp
  40e472:	e9d1 0100 	ldrd	r0, r1, [r1]
  40e476:	f7fb fe81 	bl	40a17c <__aeabi_dcmpgt>
  40e47a:	2800      	cmp	r0, #0
  40e47c:	f000 824c 	beq.w	40e918 <_dtoa_r+0x600>
  40e480:	3e01      	subs	r6, #1
  40e482:	9607      	str	r6, [sp, #28]
  40e484:	2600      	movs	r6, #0
  40e486:	960e      	str	r6, [sp, #56]	; 0x38
  40e488:	ebc5 0508 	rsb	r5, r5, r8
  40e48c:	3d01      	subs	r5, #1
  40e48e:	9506      	str	r5, [sp, #24]
  40e490:	f100 8226 	bmi.w	40e8e0 <_dtoa_r+0x5c8>
  40e494:	2500      	movs	r5, #0
  40e496:	9508      	str	r5, [sp, #32]
  40e498:	9e07      	ldr	r6, [sp, #28]
  40e49a:	2e00      	cmp	r6, #0
  40e49c:	f2c0 8217 	blt.w	40e8ce <_dtoa_r+0x5b6>
  40e4a0:	9d06      	ldr	r5, [sp, #24]
  40e4a2:	960d      	str	r6, [sp, #52]	; 0x34
  40e4a4:	4435      	add	r5, r6
  40e4a6:	2600      	movs	r6, #0
  40e4a8:	9506      	str	r5, [sp, #24]
  40e4aa:	960c      	str	r6, [sp, #48]	; 0x30
  40e4ac:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40e4ae:	2d09      	cmp	r5, #9
  40e4b0:	d82d      	bhi.n	40e50e <_dtoa_r+0x1f6>
  40e4b2:	2d05      	cmp	r5, #5
  40e4b4:	bfc4      	itt	gt
  40e4b6:	3d04      	subgt	r5, #4
  40e4b8:	9524      	strgt	r5, [sp, #144]	; 0x90
  40e4ba:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40e4bc:	bfc8      	it	gt
  40e4be:	2500      	movgt	r5, #0
  40e4c0:	f1a6 0302 	sub.w	r3, r6, #2
  40e4c4:	bfd8      	it	le
  40e4c6:	2501      	movle	r5, #1
  40e4c8:	2b03      	cmp	r3, #3
  40e4ca:	d822      	bhi.n	40e512 <_dtoa_r+0x1fa>
  40e4cc:	e8df f013 	tbh	[pc, r3, lsl #1]
  40e4d0:	029e03b7 	.word	0x029e03b7
  40e4d4:	049a03c0 	.word	0x049a03c0
  40e4d8:	4a46      	ldr	r2, [pc, #280]	; (40e5f4 <_dtoa_r+0x2dc>)
  40e4da:	4b43      	ldr	r3, [pc, #268]	; (40e5e8 <_dtoa_r+0x2d0>)
  40e4dc:	f3c9 0013 	ubfx	r0, r9, #0, #20
  40e4e0:	2800      	cmp	r0, #0
  40e4e2:	bf0c      	ite	eq
  40e4e4:	4610      	moveq	r0, r2
  40e4e6:	4618      	movne	r0, r3
  40e4e8:	e752      	b.n	40e390 <_dtoa_r+0x78>
  40e4ea:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40e4ee:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  40e4f2:	f8cd 8058 	str.w	r8, [sp, #88]	; 0x58
  40e4f6:	4650      	mov	r0, sl
  40e4f8:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  40e4fc:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40e500:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
  40e504:	e780      	b.n	40e408 <_dtoa_r+0xf0>
  40e506:	483c      	ldr	r0, [pc, #240]	; (40e5f8 <_dtoa_r+0x2e0>)
  40e508:	e736      	b.n	40e378 <_dtoa_r+0x60>
  40e50a:	1cc3      	adds	r3, r0, #3
  40e50c:	e749      	b.n	40e3a2 <_dtoa_r+0x8a>
  40e50e:	2500      	movs	r5, #0
  40e510:	9524      	str	r5, [sp, #144]	; 0x90
  40e512:	2500      	movs	r5, #0
  40e514:	6465      	str	r5, [r4, #68]	; 0x44
  40e516:	4629      	mov	r1, r5
  40e518:	4620      	mov	r0, r4
  40e51a:	f002 fa1f 	bl	41095c <_Balloc>
  40e51e:	f04f 39ff 	mov.w	r9, #4294967295
  40e522:	2601      	movs	r6, #1
  40e524:	9009      	str	r0, [sp, #36]	; 0x24
  40e526:	9525      	str	r5, [sp, #148]	; 0x94
  40e528:	6420      	str	r0, [r4, #64]	; 0x40
  40e52a:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  40e52e:	960b      	str	r6, [sp, #44]	; 0x2c
  40e530:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40e532:	2b00      	cmp	r3, #0
  40e534:	f2c0 80d2 	blt.w	40e6dc <_dtoa_r+0x3c4>
  40e538:	9e07      	ldr	r6, [sp, #28]
  40e53a:	2e0e      	cmp	r6, #14
  40e53c:	f300 80ce 	bgt.w	40e6dc <_dtoa_r+0x3c4>
  40e540:	4b2b      	ldr	r3, [pc, #172]	; (40e5f0 <_dtoa_r+0x2d8>)
  40e542:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
  40e546:	e9d3 0100 	ldrd	r0, r1, [r3]
  40e54a:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40e54e:	9925      	ldr	r1, [sp, #148]	; 0x94
  40e550:	2900      	cmp	r1, #0
  40e552:	f2c0 8380 	blt.w	40ec56 <_dtoa_r+0x93e>
  40e556:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40e55a:	4659      	mov	r1, fp
  40e55c:	4650      	mov	r0, sl
  40e55e:	f7fb fca7 	bl	409eb0 <__aeabi_ddiv>
  40e562:	f7fb fe15 	bl	40a190 <__aeabi_d2iz>
  40e566:	4605      	mov	r5, r0
  40e568:	f7fb fb12 	bl	409b90 <__aeabi_i2d>
  40e56c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40e570:	f7fb fb74 	bl	409c5c <__aeabi_dmul>
  40e574:	4602      	mov	r2, r0
  40e576:	460b      	mov	r3, r1
  40e578:	4650      	mov	r0, sl
  40e57a:	4659      	mov	r1, fp
  40e57c:	f7fb f9ba 	bl	4098f4 <__aeabi_dsub>
  40e580:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40e582:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40e586:	f1b9 0f01 	cmp.w	r9, #1
  40e58a:	4606      	mov	r6, r0
  40e58c:	460f      	mov	r7, r1
  40e58e:	7013      	strb	r3, [r2, #0]
  40e590:	f102 0b01 	add.w	fp, r2, #1
  40e594:	d064      	beq.n	40e660 <_dtoa_r+0x348>
  40e596:	2200      	movs	r2, #0
  40e598:	4b18      	ldr	r3, [pc, #96]	; (40e5fc <_dtoa_r+0x2e4>)
  40e59a:	f7fb fb5f 	bl	409c5c <__aeabi_dmul>
  40e59e:	2200      	movs	r2, #0
  40e5a0:	2300      	movs	r3, #0
  40e5a2:	4606      	mov	r6, r0
  40e5a4:	460f      	mov	r7, r1
  40e5a6:	f7fb fdc1 	bl	40a12c <__aeabi_dcmpeq>
  40e5aa:	2800      	cmp	r0, #0
  40e5ac:	f040 8081 	bne.w	40e6b2 <_dtoa_r+0x39a>
  40e5b0:	f8dd 8024 	ldr.w	r8, [sp, #36]	; 0x24
  40e5b4:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40e5b6:	44c8      	add	r8, r9
  40e5b8:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
  40e5bc:	f105 0902 	add.w	r9, r5, #2
  40e5c0:	9403      	str	r4, [sp, #12]
  40e5c2:	e028      	b.n	40e616 <_dtoa_r+0x2fe>
  40e5c4:	f3af 8000 	nop.w
  40e5c8:	636f4361 	.word	0x636f4361
  40e5cc:	3fd287a7 	.word	0x3fd287a7
  40e5d0:	8b60c8b3 	.word	0x8b60c8b3
  40e5d4:	3fc68a28 	.word	0x3fc68a28
  40e5d8:	509f79fb 	.word	0x509f79fb
  40e5dc:	3fd34413 	.word	0x3fd34413
  40e5e0:	7ff00000 	.word	0x7ff00000
  40e5e4:	00412f61 	.word	0x00412f61
  40e5e8:	00412fa0 	.word	0x00412fa0
  40e5ec:	3ff80000 	.word	0x3ff80000
  40e5f0:	004130b0 	.word	0x004130b0
  40e5f4:	00412f94 	.word	0x00412f94
  40e5f8:	00412f60 	.word	0x00412f60
  40e5fc:	40240000 	.word	0x40240000
  40e600:	f7fb fb2c 	bl	409c5c <__aeabi_dmul>
  40e604:	2200      	movs	r2, #0
  40e606:	2300      	movs	r3, #0
  40e608:	4606      	mov	r6, r0
  40e60a:	460f      	mov	r7, r1
  40e60c:	f7fb fd8e 	bl	40a12c <__aeabi_dcmpeq>
  40e610:	2800      	cmp	r0, #0
  40e612:	f040 83c1 	bne.w	40ed98 <_dtoa_r+0xa80>
  40e616:	4652      	mov	r2, sl
  40e618:	465b      	mov	r3, fp
  40e61a:	4630      	mov	r0, r6
  40e61c:	4639      	mov	r1, r7
  40e61e:	f7fb fc47 	bl	409eb0 <__aeabi_ddiv>
  40e622:	f7fb fdb5 	bl	40a190 <__aeabi_d2iz>
  40e626:	4605      	mov	r5, r0
  40e628:	f7fb fab2 	bl	409b90 <__aeabi_i2d>
  40e62c:	4652      	mov	r2, sl
  40e62e:	465b      	mov	r3, fp
  40e630:	f7fb fb14 	bl	409c5c <__aeabi_dmul>
  40e634:	4602      	mov	r2, r0
  40e636:	460b      	mov	r3, r1
  40e638:	4630      	mov	r0, r6
  40e63a:	4639      	mov	r1, r7
  40e63c:	f7fb f95a 	bl	4098f4 <__aeabi_dsub>
  40e640:	f105 0e30 	add.w	lr, r5, #48	; 0x30
  40e644:	45c1      	cmp	r9, r8
  40e646:	f809 ec01 	strb.w	lr, [r9, #-1]
  40e64a:	464c      	mov	r4, r9
  40e64c:	4606      	mov	r6, r0
  40e64e:	460f      	mov	r7, r1
  40e650:	f04f 0200 	mov.w	r2, #0
  40e654:	4ba7      	ldr	r3, [pc, #668]	; (40e8f4 <_dtoa_r+0x5dc>)
  40e656:	f109 0901 	add.w	r9, r9, #1
  40e65a:	d1d1      	bne.n	40e600 <_dtoa_r+0x2e8>
  40e65c:	46a3      	mov	fp, r4
  40e65e:	9c03      	ldr	r4, [sp, #12]
  40e660:	4632      	mov	r2, r6
  40e662:	463b      	mov	r3, r7
  40e664:	4630      	mov	r0, r6
  40e666:	4639      	mov	r1, r7
  40e668:	f7fb f946 	bl	4098f8 <__adddf3>
  40e66c:	4606      	mov	r6, r0
  40e66e:	460f      	mov	r7, r1
  40e670:	4632      	mov	r2, r6
  40e672:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40e676:	463b      	mov	r3, r7
  40e678:	f7fb fd62 	bl	40a140 <__aeabi_dcmplt>
  40e67c:	b940      	cbnz	r0, 40e690 <_dtoa_r+0x378>
  40e67e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40e682:	4632      	mov	r2, r6
  40e684:	463b      	mov	r3, r7
  40e686:	f7fb fd51 	bl	40a12c <__aeabi_dcmpeq>
  40e68a:	b190      	cbz	r0, 40e6b2 <_dtoa_r+0x39a>
  40e68c:	07eb      	lsls	r3, r5, #31
  40e68e:	d510      	bpl.n	40e6b2 <_dtoa_r+0x39a>
  40e690:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  40e694:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40e696:	e005      	b.n	40e6a4 <_dtoa_r+0x38c>
  40e698:	429a      	cmp	r2, r3
  40e69a:	f000 8429 	beq.w	40eef0 <_dtoa_r+0xbd8>
  40e69e:	f813 5c01 	ldrb.w	r5, [r3, #-1]
  40e6a2:	469b      	mov	fp, r3
  40e6a4:	2d39      	cmp	r5, #57	; 0x39
  40e6a6:	f10b 33ff 	add.w	r3, fp, #4294967295
  40e6aa:	d0f5      	beq.n	40e698 <_dtoa_r+0x380>
  40e6ac:	1c6a      	adds	r2, r5, #1
  40e6ae:	b2d2      	uxtb	r2, r2
  40e6b0:	701a      	strb	r2, [r3, #0]
  40e6b2:	4620      	mov	r0, r4
  40e6b4:	990a      	ldr	r1, [sp, #40]	; 0x28
  40e6b6:	f002 f977 	bl	4109a8 <_Bfree>
  40e6ba:	9e07      	ldr	r6, [sp, #28]
  40e6bc:	9d26      	ldr	r5, [sp, #152]	; 0x98
  40e6be:	1c73      	adds	r3, r6, #1
  40e6c0:	9e28      	ldr	r6, [sp, #160]	; 0xa0
  40e6c2:	2200      	movs	r2, #0
  40e6c4:	f88b 2000 	strb.w	r2, [fp]
  40e6c8:	602b      	str	r3, [r5, #0]
  40e6ca:	2e00      	cmp	r6, #0
  40e6cc:	f000 8325 	beq.w	40ed1a <_dtoa_r+0xa02>
  40e6d0:	9809      	ldr	r0, [sp, #36]	; 0x24
  40e6d2:	f8c6 b000 	str.w	fp, [r6]
  40e6d6:	b01b      	add	sp, #108	; 0x6c
  40e6d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40e6dc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40e6de:	2d00      	cmp	r5, #0
  40e6e0:	f000 8103 	beq.w	40e8ea <_dtoa_r+0x5d2>
  40e6e4:	9e24      	ldr	r6, [sp, #144]	; 0x90
  40e6e6:	2e01      	cmp	r6, #1
  40e6e8:	f340 82dc 	ble.w	40eca4 <_dtoa_r+0x98c>
  40e6ec:	9e0c      	ldr	r6, [sp, #48]	; 0x30
  40e6ee:	f109 37ff 	add.w	r7, r9, #4294967295
  40e6f2:	42be      	cmp	r6, r7
  40e6f4:	f2c0 8389 	blt.w	40ee0a <_dtoa_r+0xaf2>
  40e6f8:	1bf7      	subs	r7, r6, r7
  40e6fa:	f1b9 0f00 	cmp.w	r9, #0
  40e6fe:	f2c0 8487 	blt.w	40f010 <_dtoa_r+0xcf8>
  40e702:	9d08      	ldr	r5, [sp, #32]
  40e704:	464b      	mov	r3, r9
  40e706:	9e08      	ldr	r6, [sp, #32]
  40e708:	4620      	mov	r0, r4
  40e70a:	441e      	add	r6, r3
  40e70c:	9608      	str	r6, [sp, #32]
  40e70e:	9e06      	ldr	r6, [sp, #24]
  40e710:	2101      	movs	r1, #1
  40e712:	441e      	add	r6, r3
  40e714:	9606      	str	r6, [sp, #24]
  40e716:	f002 fa35 	bl	410b84 <__i2b>
  40e71a:	4606      	mov	r6, r0
  40e71c:	b165      	cbz	r5, 40e738 <_dtoa_r+0x420>
  40e71e:	9806      	ldr	r0, [sp, #24]
  40e720:	2800      	cmp	r0, #0
  40e722:	dd09      	ble.n	40e738 <_dtoa_r+0x420>
  40e724:	4603      	mov	r3, r0
  40e726:	9908      	ldr	r1, [sp, #32]
  40e728:	42ab      	cmp	r3, r5
  40e72a:	bfa8      	it	ge
  40e72c:	462b      	movge	r3, r5
  40e72e:	1ac9      	subs	r1, r1, r3
  40e730:	1ac0      	subs	r0, r0, r3
  40e732:	9108      	str	r1, [sp, #32]
  40e734:	1aed      	subs	r5, r5, r3
  40e736:	9006      	str	r0, [sp, #24]
  40e738:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40e73a:	2a00      	cmp	r2, #0
  40e73c:	dd1d      	ble.n	40e77a <_dtoa_r+0x462>
  40e73e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40e740:	2b00      	cmp	r3, #0
  40e742:	f000 8358 	beq.w	40edf6 <_dtoa_r+0xade>
  40e746:	2f00      	cmp	r7, #0
  40e748:	dd11      	ble.n	40e76e <_dtoa_r+0x456>
  40e74a:	4631      	mov	r1, r6
  40e74c:	463a      	mov	r2, r7
  40e74e:	4620      	mov	r0, r4
  40e750:	f002 fac0 	bl	410cd4 <__pow5mult>
  40e754:	4606      	mov	r6, r0
  40e756:	4631      	mov	r1, r6
  40e758:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40e75a:	4620      	mov	r0, r4
  40e75c:	f002 fa1c 	bl	410b98 <__multiply>
  40e760:	990a      	ldr	r1, [sp, #40]	; 0x28
  40e762:	4680      	mov	r8, r0
  40e764:	4620      	mov	r0, r4
  40e766:	f002 f91f 	bl	4109a8 <_Bfree>
  40e76a:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
  40e76e:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
  40e772:	ebbe 0207 	subs.w	r2, lr, r7
  40e776:	f040 828f 	bne.w	40ec98 <_dtoa_r+0x980>
  40e77a:	4620      	mov	r0, r4
  40e77c:	2101      	movs	r1, #1
  40e77e:	f002 fa01 	bl	410b84 <__i2b>
  40e782:	4680      	mov	r8, r0
  40e784:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e786:	2800      	cmp	r0, #0
  40e788:	dd05      	ble.n	40e796 <_dtoa_r+0x47e>
  40e78a:	4641      	mov	r1, r8
  40e78c:	4620      	mov	r0, r4
  40e78e:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40e790:	f002 faa0 	bl	410cd4 <__pow5mult>
  40e794:	4680      	mov	r8, r0
  40e796:	9924      	ldr	r1, [sp, #144]	; 0x90
  40e798:	2901      	cmp	r1, #1
  40e79a:	f340 82c1 	ble.w	40ed20 <_dtoa_r+0xa08>
  40e79e:	2700      	movs	r7, #0
  40e7a0:	980d      	ldr	r0, [sp, #52]	; 0x34
  40e7a2:	2800      	cmp	r0, #0
  40e7a4:	f040 82af 	bne.w	40ed06 <_dtoa_r+0x9ee>
  40e7a8:	2001      	movs	r0, #1
  40e7aa:	9b06      	ldr	r3, [sp, #24]
  40e7ac:	4403      	add	r3, r0
  40e7ae:	f013 031f 	ands.w	r3, r3, #31
  40e7b2:	f000 80a1 	beq.w	40e8f8 <_dtoa_r+0x5e0>
  40e7b6:	f1c3 0220 	rsb	r2, r3, #32
  40e7ba:	2a04      	cmp	r2, #4
  40e7bc:	f340 84b7 	ble.w	40f12e <_dtoa_r+0xe16>
  40e7c0:	9908      	ldr	r1, [sp, #32]
  40e7c2:	9a06      	ldr	r2, [sp, #24]
  40e7c4:	f1c3 031c 	rsb	r3, r3, #28
  40e7c8:	4419      	add	r1, r3
  40e7ca:	441a      	add	r2, r3
  40e7cc:	9108      	str	r1, [sp, #32]
  40e7ce:	441d      	add	r5, r3
  40e7d0:	9206      	str	r2, [sp, #24]
  40e7d2:	9908      	ldr	r1, [sp, #32]
  40e7d4:	2900      	cmp	r1, #0
  40e7d6:	dd05      	ble.n	40e7e4 <_dtoa_r+0x4cc>
  40e7d8:	990a      	ldr	r1, [sp, #40]	; 0x28
  40e7da:	9a08      	ldr	r2, [sp, #32]
  40e7dc:	4620      	mov	r0, r4
  40e7de:	f002 fac7 	bl	410d70 <__lshift>
  40e7e2:	900a      	str	r0, [sp, #40]	; 0x28
  40e7e4:	9a06      	ldr	r2, [sp, #24]
  40e7e6:	2a00      	cmp	r2, #0
  40e7e8:	dd04      	ble.n	40e7f4 <_dtoa_r+0x4dc>
  40e7ea:	4641      	mov	r1, r8
  40e7ec:	4620      	mov	r0, r4
  40e7ee:	f002 fabf 	bl	410d70 <__lshift>
  40e7f2:	4680      	mov	r8, r0
  40e7f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40e7f6:	2b00      	cmp	r3, #0
  40e7f8:	f040 826a 	bne.w	40ecd0 <_dtoa_r+0x9b8>
  40e7fc:	f1b9 0f00 	cmp.w	r9, #0
  40e800:	f340 82a6 	ble.w	40ed50 <_dtoa_r+0xa38>
  40e804:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40e806:	2800      	cmp	r0, #0
  40e808:	f040 8088 	bne.w	40e91c <_dtoa_r+0x604>
  40e80c:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40e80e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40e810:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40e814:	e006      	b.n	40e824 <_dtoa_r+0x50c>
  40e816:	4639      	mov	r1, r7
  40e818:	4620      	mov	r0, r4
  40e81a:	220a      	movs	r2, #10
  40e81c:	2300      	movs	r3, #0
  40e81e:	f002 f8cd 	bl	4109bc <__multadd>
  40e822:	4607      	mov	r7, r0
  40e824:	4638      	mov	r0, r7
  40e826:	4641      	mov	r1, r8
  40e828:	f7ff fcda 	bl	40e1e0 <quorem>
  40e82c:	3030      	adds	r0, #48	; 0x30
  40e82e:	f80b 0005 	strb.w	r0, [fp, r5]
  40e832:	3501      	adds	r5, #1
  40e834:	45a9      	cmp	r9, r5
  40e836:	dcee      	bgt.n	40e816 <_dtoa_r+0x4fe>
  40e838:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40e83c:	4682      	mov	sl, r0
  40e83e:	970a      	str	r7, [sp, #40]	; 0x28
  40e840:	f1b9 0f01 	cmp.w	r9, #1
  40e844:	bfac      	ite	ge
  40e846:	44cb      	addge	fp, r9
  40e848:	f10b 0b01 	addlt.w	fp, fp, #1
  40e84c:	2500      	movs	r5, #0
  40e84e:	990a      	ldr	r1, [sp, #40]	; 0x28
  40e850:	2201      	movs	r2, #1
  40e852:	4620      	mov	r0, r4
  40e854:	f002 fa8c 	bl	410d70 <__lshift>
  40e858:	4641      	mov	r1, r8
  40e85a:	900a      	str	r0, [sp, #40]	; 0x28
  40e85c:	f002 fae6 	bl	410e2c <__mcmp>
  40e860:	2800      	cmp	r0, #0
  40e862:	f340 8309 	ble.w	40ee78 <_dtoa_r+0xb60>
  40e866:	f81b 2c01 	ldrb.w	r2, [fp, #-1]
  40e86a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40e86c:	e005      	b.n	40e87a <_dtoa_r+0x562>
  40e86e:	4299      	cmp	r1, r3
  40e870:	f000 828b 	beq.w	40ed8a <_dtoa_r+0xa72>
  40e874:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40e878:	469b      	mov	fp, r3
  40e87a:	2a39      	cmp	r2, #57	; 0x39
  40e87c:	f10b 33ff 	add.w	r3, fp, #4294967295
  40e880:	d0f5      	beq.n	40e86e <_dtoa_r+0x556>
  40e882:	3201      	adds	r2, #1
  40e884:	701a      	strb	r2, [r3, #0]
  40e886:	4641      	mov	r1, r8
  40e888:	4620      	mov	r0, r4
  40e88a:	f002 f88d 	bl	4109a8 <_Bfree>
  40e88e:	2e00      	cmp	r6, #0
  40e890:	f43f af0f 	beq.w	40e6b2 <_dtoa_r+0x39a>
  40e894:	b12d      	cbz	r5, 40e8a2 <_dtoa_r+0x58a>
  40e896:	42b5      	cmp	r5, r6
  40e898:	d003      	beq.n	40e8a2 <_dtoa_r+0x58a>
  40e89a:	4629      	mov	r1, r5
  40e89c:	4620      	mov	r0, r4
  40e89e:	f002 f883 	bl	4109a8 <_Bfree>
  40e8a2:	4631      	mov	r1, r6
  40e8a4:	4620      	mov	r0, r4
  40e8a6:	f002 f87f 	bl	4109a8 <_Bfree>
  40e8aa:	e702      	b.n	40e6b2 <_dtoa_r+0x39a>
  40e8ac:	2601      	movs	r6, #1
  40e8ae:	960e      	str	r6, [sp, #56]	; 0x38
  40e8b0:	e5ea      	b.n	40e488 <_dtoa_r+0x170>
  40e8b2:	9807      	ldr	r0, [sp, #28]
  40e8b4:	f7fb f96c 	bl	409b90 <__aeabi_i2d>
  40e8b8:	4632      	mov	r2, r6
  40e8ba:	463b      	mov	r3, r7
  40e8bc:	f7fb fc36 	bl	40a12c <__aeabi_dcmpeq>
  40e8c0:	2800      	cmp	r0, #0
  40e8c2:	f47f adcd 	bne.w	40e460 <_dtoa_r+0x148>
  40e8c6:	9e07      	ldr	r6, [sp, #28]
  40e8c8:	3e01      	subs	r6, #1
  40e8ca:	9607      	str	r6, [sp, #28]
  40e8cc:	e5c8      	b.n	40e460 <_dtoa_r+0x148>
  40e8ce:	9e07      	ldr	r6, [sp, #28]
  40e8d0:	9d08      	ldr	r5, [sp, #32]
  40e8d2:	1bad      	subs	r5, r5, r6
  40e8d4:	9508      	str	r5, [sp, #32]
  40e8d6:	4275      	negs	r5, r6
  40e8d8:	2600      	movs	r6, #0
  40e8da:	950c      	str	r5, [sp, #48]	; 0x30
  40e8dc:	960d      	str	r6, [sp, #52]	; 0x34
  40e8de:	e5e5      	b.n	40e4ac <_dtoa_r+0x194>
  40e8e0:	426d      	negs	r5, r5
  40e8e2:	2600      	movs	r6, #0
  40e8e4:	9508      	str	r5, [sp, #32]
  40e8e6:	9606      	str	r6, [sp, #24]
  40e8e8:	e5d6      	b.n	40e498 <_dtoa_r+0x180>
  40e8ea:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40e8ec:	9d08      	ldr	r5, [sp, #32]
  40e8ee:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  40e8f0:	e714      	b.n	40e71c <_dtoa_r+0x404>
  40e8f2:	bf00      	nop
  40e8f4:	40240000 	.word	0x40240000
  40e8f8:	231c      	movs	r3, #28
  40e8fa:	f8dd e020 	ldr.w	lr, [sp, #32]
  40e8fe:	9806      	ldr	r0, [sp, #24]
  40e900:	449e      	add	lr, r3
  40e902:	4418      	add	r0, r3
  40e904:	f8cd e020 	str.w	lr, [sp, #32]
  40e908:	441d      	add	r5, r3
  40e90a:	9006      	str	r0, [sp, #24]
  40e90c:	e761      	b.n	40e7d2 <_dtoa_r+0x4ba>
  40e90e:	48a7      	ldr	r0, [pc, #668]	; (40ebac <_dtoa_r+0x894>)
  40e910:	1b40      	subs	r0, r0, r5
  40e912:	fa0a f000 	lsl.w	r0, sl, r0
  40e916:	e56f      	b.n	40e3f8 <_dtoa_r+0xe0>
  40e918:	900e      	str	r0, [sp, #56]	; 0x38
  40e91a:	e5b5      	b.n	40e488 <_dtoa_r+0x170>
  40e91c:	2d00      	cmp	r5, #0
  40e91e:	dd05      	ble.n	40e92c <_dtoa_r+0x614>
  40e920:	4631      	mov	r1, r6
  40e922:	462a      	mov	r2, r5
  40e924:	4620      	mov	r0, r4
  40e926:	f002 fa23 	bl	410d70 <__lshift>
  40e92a:	4606      	mov	r6, r0
  40e92c:	2f00      	cmp	r7, #0
  40e92e:	f040 82e9 	bne.w	40ef04 <_dtoa_r+0xbec>
  40e932:	4637      	mov	r7, r6
  40e934:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40e936:	9809      	ldr	r0, [sp, #36]	; 0x24
  40e938:	444d      	add	r5, r9
  40e93a:	9508      	str	r5, [sp, #32]
  40e93c:	f00a 0501 	and.w	r5, sl, #1
  40e940:	950b      	str	r5, [sp, #44]	; 0x2c
  40e942:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  40e946:	1c45      	adds	r5, r0, #1
  40e948:	e00a      	b.n	40e960 <_dtoa_r+0x648>
  40e94a:	f002 f837 	bl	4109bc <__multadd>
  40e94e:	4639      	mov	r1, r7
  40e950:	4606      	mov	r6, r0
  40e952:	220a      	movs	r2, #10
  40e954:	4620      	mov	r0, r4
  40e956:	2300      	movs	r3, #0
  40e958:	f002 f830 	bl	4109bc <__multadd>
  40e95c:	4607      	mov	r7, r0
  40e95e:	3501      	adds	r5, #1
  40e960:	4641      	mov	r1, r8
  40e962:	4648      	mov	r0, r9
  40e964:	f7ff fc3c 	bl	40e1e0 <quorem>
  40e968:	4631      	mov	r1, r6
  40e96a:	4683      	mov	fp, r0
  40e96c:	4648      	mov	r0, r9
  40e96e:	f002 fa5d 	bl	410e2c <__mcmp>
  40e972:	4641      	mov	r1, r8
  40e974:	9003      	str	r0, [sp, #12]
  40e976:	463a      	mov	r2, r7
  40e978:	4620      	mov	r0, r4
  40e97a:	f002 fa7b 	bl	410e74 <__mdiff>
  40e97e:	68c2      	ldr	r2, [r0, #12]
  40e980:	1e69      	subs	r1, r5, #1
  40e982:	4603      	mov	r3, r0
  40e984:	f10b 0a30 	add.w	sl, fp, #48	; 0x30
  40e988:	9106      	str	r1, [sp, #24]
  40e98a:	2a00      	cmp	r2, #0
  40e98c:	f040 8193 	bne.w	40ecb6 <_dtoa_r+0x99e>
  40e990:	4619      	mov	r1, r3
  40e992:	4648      	mov	r0, r9
  40e994:	9302      	str	r3, [sp, #8]
  40e996:	f002 fa49 	bl	410e2c <__mcmp>
  40e99a:	9b02      	ldr	r3, [sp, #8]
  40e99c:	4602      	mov	r2, r0
  40e99e:	4619      	mov	r1, r3
  40e9a0:	4620      	mov	r0, r4
  40e9a2:	9202      	str	r2, [sp, #8]
  40e9a4:	f002 f800 	bl	4109a8 <_Bfree>
  40e9a8:	9a02      	ldr	r2, [sp, #8]
  40e9aa:	b92a      	cbnz	r2, 40e9b8 <_dtoa_r+0x6a0>
  40e9ac:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40e9ae:	b91b      	cbnz	r3, 40e9b8 <_dtoa_r+0x6a0>
  40e9b0:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40e9b2:	2800      	cmp	r0, #0
  40e9b4:	f000 8393 	beq.w	40f0de <_dtoa_r+0xdc6>
  40e9b8:	9b03      	ldr	r3, [sp, #12]
  40e9ba:	2b00      	cmp	r3, #0
  40e9bc:	f2c0 8234 	blt.w	40ee28 <_dtoa_r+0xb10>
  40e9c0:	d105      	bne.n	40e9ce <_dtoa_r+0x6b6>
  40e9c2:	9824      	ldr	r0, [sp, #144]	; 0x90
  40e9c4:	b918      	cbnz	r0, 40e9ce <_dtoa_r+0x6b6>
  40e9c6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40e9c8:	2900      	cmp	r1, #0
  40e9ca:	f000 822d 	beq.w	40ee28 <_dtoa_r+0xb10>
  40e9ce:	2a00      	cmp	r2, #0
  40e9d0:	f300 82ac 	bgt.w	40ef2c <_dtoa_r+0xc14>
  40e9d4:	f8dd e020 	ldr.w	lr, [sp, #32]
  40e9d8:	f805 ac01 	strb.w	sl, [r5, #-1]
  40e9dc:	4575      	cmp	r5, lr
  40e9de:	46ab      	mov	fp, r5
  40e9e0:	f000 82b4 	beq.w	40ef4c <_dtoa_r+0xc34>
  40e9e4:	4649      	mov	r1, r9
  40e9e6:	220a      	movs	r2, #10
  40e9e8:	2300      	movs	r3, #0
  40e9ea:	4620      	mov	r0, r4
  40e9ec:	f001 ffe6 	bl	4109bc <__multadd>
  40e9f0:	42be      	cmp	r6, r7
  40e9f2:	4681      	mov	r9, r0
  40e9f4:	4631      	mov	r1, r6
  40e9f6:	4620      	mov	r0, r4
  40e9f8:	f04f 020a 	mov.w	r2, #10
  40e9fc:	f04f 0300 	mov.w	r3, #0
  40ea00:	d1a3      	bne.n	40e94a <_dtoa_r+0x632>
  40ea02:	f001 ffdb 	bl	4109bc <__multadd>
  40ea06:	4606      	mov	r6, r0
  40ea08:	4607      	mov	r7, r0
  40ea0a:	e7a8      	b.n	40e95e <_dtoa_r+0x646>
  40ea0c:	2600      	movs	r6, #0
  40ea0e:	960b      	str	r6, [sp, #44]	; 0x2c
  40ea10:	9e07      	ldr	r6, [sp, #28]
  40ea12:	f8dd e094 	ldr.w	lr, [sp, #148]	; 0x94
  40ea16:	44b6      	add	lr, r6
  40ea18:	f10e 0901 	add.w	r9, lr, #1
  40ea1c:	f1b9 0f00 	cmp.w	r9, #0
  40ea20:	f8cd e03c 	str.w	lr, [sp, #60]	; 0x3c
  40ea24:	464e      	mov	r6, r9
  40ea26:	f340 8150 	ble.w	40ecca <_dtoa_r+0x9b2>
  40ea2a:	2100      	movs	r1, #0
  40ea2c:	2e17      	cmp	r6, #23
  40ea2e:	6461      	str	r1, [r4, #68]	; 0x44
  40ea30:	d90a      	bls.n	40ea48 <_dtoa_r+0x730>
  40ea32:	2201      	movs	r2, #1
  40ea34:	2304      	movs	r3, #4
  40ea36:	005b      	lsls	r3, r3, #1
  40ea38:	f103 0014 	add.w	r0, r3, #20
  40ea3c:	42b0      	cmp	r0, r6
  40ea3e:	4611      	mov	r1, r2
  40ea40:	f102 0201 	add.w	r2, r2, #1
  40ea44:	d9f7      	bls.n	40ea36 <_dtoa_r+0x71e>
  40ea46:	6461      	str	r1, [r4, #68]	; 0x44
  40ea48:	4620      	mov	r0, r4
  40ea4a:	f001 ff87 	bl	41095c <_Balloc>
  40ea4e:	2e0e      	cmp	r6, #14
  40ea50:	9009      	str	r0, [sp, #36]	; 0x24
  40ea52:	6420      	str	r0, [r4, #64]	; 0x40
  40ea54:	f63f ad6c 	bhi.w	40e530 <_dtoa_r+0x218>
  40ea58:	2d00      	cmp	r5, #0
  40ea5a:	f43f ad69 	beq.w	40e530 <_dtoa_r+0x218>
  40ea5e:	9d07      	ldr	r5, [sp, #28]
  40ea60:	e9cd ab12 	strd	sl, fp, [sp, #72]	; 0x48
  40ea64:	2d00      	cmp	r5, #0
  40ea66:	f340 821c 	ble.w	40eea2 <_dtoa_r+0xb8a>
  40ea6a:	4b51      	ldr	r3, [pc, #324]	; (40ebb0 <_dtoa_r+0x898>)
  40ea6c:	f005 020f 	and.w	r2, r5, #15
  40ea70:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40ea74:	112d      	asrs	r5, r5, #4
  40ea76:	e9d3 6700 	ldrd	r6, r7, [r3]
  40ea7a:	06eb      	lsls	r3, r5, #27
  40ea7c:	f140 81cd 	bpl.w	40ee1a <_dtoa_r+0xb02>
  40ea80:	4b4c      	ldr	r3, [pc, #304]	; (40ebb4 <_dtoa_r+0x89c>)
  40ea82:	4650      	mov	r0, sl
  40ea84:	4659      	mov	r1, fp
  40ea86:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40ea8a:	f7fb fa11 	bl	409eb0 <__aeabi_ddiv>
  40ea8e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  40ea92:	f005 050f 	and.w	r5, r5, #15
  40ea96:	f04f 0803 	mov.w	r8, #3
  40ea9a:	b18d      	cbz	r5, 40eac0 <_dtoa_r+0x7a8>
  40ea9c:	f8df a114 	ldr.w	sl, [pc, #276]	; 40ebb4 <_dtoa_r+0x89c>
  40eaa0:	4630      	mov	r0, r6
  40eaa2:	4639      	mov	r1, r7
  40eaa4:	07ee      	lsls	r6, r5, #31
  40eaa6:	d505      	bpl.n	40eab4 <_dtoa_r+0x79c>
  40eaa8:	e9da 2300 	ldrd	r2, r3, [sl]
  40eaac:	f108 0801 	add.w	r8, r8, #1
  40eab0:	f7fb f8d4 	bl	409c5c <__aeabi_dmul>
  40eab4:	106d      	asrs	r5, r5, #1
  40eab6:	f10a 0a08 	add.w	sl, sl, #8
  40eaba:	d1f3      	bne.n	40eaa4 <_dtoa_r+0x78c>
  40eabc:	4606      	mov	r6, r0
  40eabe:	460f      	mov	r7, r1
  40eac0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40eac4:	4632      	mov	r2, r6
  40eac6:	463b      	mov	r3, r7
  40eac8:	f7fb f9f2 	bl	409eb0 <__aeabi_ddiv>
  40eacc:	4682      	mov	sl, r0
  40eace:	468b      	mov	fp, r1
  40ead0:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40ead2:	b145      	cbz	r5, 40eae6 <_dtoa_r+0x7ce>
  40ead4:	4650      	mov	r0, sl
  40ead6:	4659      	mov	r1, fp
  40ead8:	2200      	movs	r2, #0
  40eada:	4b37      	ldr	r3, [pc, #220]	; (40ebb8 <_dtoa_r+0x8a0>)
  40eadc:	f7fb fb30 	bl	40a140 <__aeabi_dcmplt>
  40eae0:	2800      	cmp	r0, #0
  40eae2:	f040 82aa 	bne.w	40f03a <_dtoa_r+0xd22>
  40eae6:	4640      	mov	r0, r8
  40eae8:	f7fb f852 	bl	409b90 <__aeabi_i2d>
  40eaec:	4652      	mov	r2, sl
  40eaee:	465b      	mov	r3, fp
  40eaf0:	f7fb f8b4 	bl	409c5c <__aeabi_dmul>
  40eaf4:	2200      	movs	r2, #0
  40eaf6:	4b31      	ldr	r3, [pc, #196]	; (40ebbc <_dtoa_r+0x8a4>)
  40eaf8:	f7fa fefe 	bl	4098f8 <__adddf3>
  40eafc:	4606      	mov	r6, r0
  40eafe:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40eb02:	f1b9 0f00 	cmp.w	r9, #0
  40eb06:	f000 815a 	beq.w	40edbe <_dtoa_r+0xaa6>
  40eb0a:	9d07      	ldr	r5, [sp, #28]
  40eb0c:	46c8      	mov	r8, r9
  40eb0e:	9517      	str	r5, [sp, #92]	; 0x5c
  40eb10:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40eb12:	2d00      	cmp	r5, #0
  40eb14:	f000 8223 	beq.w	40ef5e <_dtoa_r+0xc46>
  40eb18:	4b25      	ldr	r3, [pc, #148]	; (40ebb0 <_dtoa_r+0x898>)
  40eb1a:	2000      	movs	r0, #0
  40eb1c:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
  40eb20:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40eb24:	4926      	ldr	r1, [pc, #152]	; (40ebc0 <_dtoa_r+0x8a8>)
  40eb26:	f7fb f9c3 	bl	409eb0 <__aeabi_ddiv>
  40eb2a:	4632      	mov	r2, r6
  40eb2c:	463b      	mov	r3, r7
  40eb2e:	f7fa fee1 	bl	4098f4 <__aeabi_dsub>
  40eb32:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  40eb36:	4659      	mov	r1, fp
  40eb38:	4650      	mov	r0, sl
  40eb3a:	f7fb fb29 	bl	40a190 <__aeabi_d2iz>
  40eb3e:	4605      	mov	r5, r0
  40eb40:	f7fb f826 	bl	409b90 <__aeabi_i2d>
  40eb44:	4602      	mov	r2, r0
  40eb46:	460b      	mov	r3, r1
  40eb48:	4650      	mov	r0, sl
  40eb4a:	4659      	mov	r1, fp
  40eb4c:	f7fa fed2 	bl	4098f4 <__aeabi_dsub>
  40eb50:	3530      	adds	r5, #48	; 0x30
  40eb52:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40eb54:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40eb58:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40eb5c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40eb60:	b2ed      	uxtb	r5, r5
  40eb62:	7035      	strb	r5, [r6, #0]
  40eb64:	f106 0b01 	add.w	fp, r6, #1
  40eb68:	f7fb fb08 	bl	40a17c <__aeabi_dcmpgt>
  40eb6c:	2800      	cmp	r0, #0
  40eb6e:	f040 82ab 	bne.w	40f0c8 <_dtoa_r+0xdb0>
  40eb72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
  40eb76:	2000      	movs	r0, #0
  40eb78:	490f      	ldr	r1, [pc, #60]	; (40ebb8 <_dtoa_r+0x8a0>)
  40eb7a:	f7fa febb 	bl	4098f4 <__aeabi_dsub>
  40eb7e:	4602      	mov	r2, r0
  40eb80:	460b      	mov	r3, r1
  40eb82:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40eb86:	f7fb faf9 	bl	40a17c <__aeabi_dcmpgt>
  40eb8a:	2800      	cmp	r0, #0
  40eb8c:	f040 82a2 	bne.w	40f0d4 <_dtoa_r+0xdbc>
  40eb90:	f1b8 0f01 	cmp.w	r8, #1
  40eb94:	f340 8181 	ble.w	40ee9a <_dtoa_r+0xb82>
  40eb98:	44b0      	add	r8, r6
  40eb9a:	f8cd 9050 	str.w	r9, [sp, #80]	; 0x50
  40eb9e:	46a2      	mov	sl, r4
  40eba0:	46c1      	mov	r9, r8
  40eba2:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
  40eba6:	e9dd 4510 	ldrd	r4, r5, [sp, #64]	; 0x40
  40ebaa:	e019      	b.n	40ebe0 <_dtoa_r+0x8c8>
  40ebac:	fffffbee 	.word	0xfffffbee
  40ebb0:	004130b0 	.word	0x004130b0
  40ebb4:	00413178 	.word	0x00413178
  40ebb8:	3ff00000 	.word	0x3ff00000
  40ebbc:	401c0000 	.word	0x401c0000
  40ebc0:	3fe00000 	.word	0x3fe00000
  40ebc4:	2000      	movs	r0, #0
  40ebc6:	49a8      	ldr	r1, [pc, #672]	; (40ee68 <_dtoa_r+0xb50>)
  40ebc8:	f7fa fe94 	bl	4098f4 <__aeabi_dsub>
  40ebcc:	4622      	mov	r2, r4
  40ebce:	462b      	mov	r3, r5
  40ebd0:	f7fb fab6 	bl	40a140 <__aeabi_dcmplt>
  40ebd4:	2800      	cmp	r0, #0
  40ebd6:	f040 827b 	bne.w	40f0d0 <_dtoa_r+0xdb8>
  40ebda:	45cb      	cmp	fp, r9
  40ebdc:	f000 815a 	beq.w	40ee94 <_dtoa_r+0xb7c>
  40ebe0:	4620      	mov	r0, r4
  40ebe2:	4629      	mov	r1, r5
  40ebe4:	2200      	movs	r2, #0
  40ebe6:	4ba1      	ldr	r3, [pc, #644]	; (40ee6c <_dtoa_r+0xb54>)
  40ebe8:	f7fb f838 	bl	409c5c <__aeabi_dmul>
  40ebec:	2200      	movs	r2, #0
  40ebee:	4b9f      	ldr	r3, [pc, #636]	; (40ee6c <_dtoa_r+0xb54>)
  40ebf0:	4604      	mov	r4, r0
  40ebf2:	460d      	mov	r5, r1
  40ebf4:	4630      	mov	r0, r6
  40ebf6:	4639      	mov	r1, r7
  40ebf8:	f7fb f830 	bl	409c5c <__aeabi_dmul>
  40ebfc:	460f      	mov	r7, r1
  40ebfe:	4606      	mov	r6, r0
  40ec00:	f7fb fac6 	bl	40a190 <__aeabi_d2iz>
  40ec04:	4680      	mov	r8, r0
  40ec06:	f7fa ffc3 	bl	409b90 <__aeabi_i2d>
  40ec0a:	4602      	mov	r2, r0
  40ec0c:	460b      	mov	r3, r1
  40ec0e:	4630      	mov	r0, r6
  40ec10:	4639      	mov	r1, r7
  40ec12:	f7fa fe6f 	bl	4098f4 <__aeabi_dsub>
  40ec16:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40ec1a:	fa5f f888 	uxtb.w	r8, r8
  40ec1e:	4622      	mov	r2, r4
  40ec20:	462b      	mov	r3, r5
  40ec22:	f80b 8b01 	strb.w	r8, [fp], #1
  40ec26:	4606      	mov	r6, r0
  40ec28:	460f      	mov	r7, r1
  40ec2a:	f7fb fa89 	bl	40a140 <__aeabi_dcmplt>
  40ec2e:	4632      	mov	r2, r6
  40ec30:	463b      	mov	r3, r7
  40ec32:	2800      	cmp	r0, #0
  40ec34:	d0c6      	beq.n	40ebc4 <_dtoa_r+0x8ac>
  40ec36:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  40ec38:	4654      	mov	r4, sl
  40ec3a:	9607      	str	r6, [sp, #28]
  40ec3c:	e539      	b.n	40e6b2 <_dtoa_r+0x39a>
  40ec3e:	2600      	movs	r6, #0
  40ec40:	960b      	str	r6, [sp, #44]	; 0x2c
  40ec42:	9825      	ldr	r0, [sp, #148]	; 0x94
  40ec44:	2800      	cmp	r0, #0
  40ec46:	dd3c      	ble.n	40ecc2 <_dtoa_r+0x9aa>
  40ec48:	4606      	mov	r6, r0
  40ec4a:	900f      	str	r0, [sp, #60]	; 0x3c
  40ec4c:	4681      	mov	r9, r0
  40ec4e:	e6ec      	b.n	40ea2a <_dtoa_r+0x712>
  40ec50:	2601      	movs	r6, #1
  40ec52:	960b      	str	r6, [sp, #44]	; 0x2c
  40ec54:	e7f5      	b.n	40ec42 <_dtoa_r+0x92a>
  40ec56:	f1b9 0f00 	cmp.w	r9, #0
  40ec5a:	f73f ac7c 	bgt.w	40e556 <_dtoa_r+0x23e>
  40ec5e:	f040 80c6 	bne.w	40edee <_dtoa_r+0xad6>
  40ec62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40ec66:	2200      	movs	r2, #0
  40ec68:	4b81      	ldr	r3, [pc, #516]	; (40ee70 <_dtoa_r+0xb58>)
  40ec6a:	f7fa fff7 	bl	409c5c <__aeabi_dmul>
  40ec6e:	4652      	mov	r2, sl
  40ec70:	465b      	mov	r3, fp
  40ec72:	f7fb fa79 	bl	40a168 <__aeabi_dcmpge>
  40ec76:	46c8      	mov	r8, r9
  40ec78:	464e      	mov	r6, r9
  40ec7a:	2800      	cmp	r0, #0
  40ec7c:	d07c      	beq.n	40ed78 <_dtoa_r+0xa60>
  40ec7e:	9d25      	ldr	r5, [sp, #148]	; 0x94
  40ec80:	f8dd b024 	ldr.w	fp, [sp, #36]	; 0x24
  40ec84:	43ed      	mvns	r5, r5
  40ec86:	9507      	str	r5, [sp, #28]
  40ec88:	4641      	mov	r1, r8
  40ec8a:	4620      	mov	r0, r4
  40ec8c:	f001 fe8c 	bl	4109a8 <_Bfree>
  40ec90:	2e00      	cmp	r6, #0
  40ec92:	f47f ae06 	bne.w	40e8a2 <_dtoa_r+0x58a>
  40ec96:	e50c      	b.n	40e6b2 <_dtoa_r+0x39a>
  40ec98:	990a      	ldr	r1, [sp, #40]	; 0x28
  40ec9a:	4620      	mov	r0, r4
  40ec9c:	f002 f81a 	bl	410cd4 <__pow5mult>
  40eca0:	900a      	str	r0, [sp, #40]	; 0x28
  40eca2:	e56a      	b.n	40e77a <_dtoa_r+0x462>
  40eca4:	9d16      	ldr	r5, [sp, #88]	; 0x58
  40eca6:	2d00      	cmp	r5, #0
  40eca8:	f000 81b8 	beq.w	40f01c <_dtoa_r+0xd04>
  40ecac:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40ecb0:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40ecb2:	9d08      	ldr	r5, [sp, #32]
  40ecb4:	e527      	b.n	40e706 <_dtoa_r+0x3ee>
  40ecb6:	4601      	mov	r1, r0
  40ecb8:	4620      	mov	r0, r4
  40ecba:	f001 fe75 	bl	4109a8 <_Bfree>
  40ecbe:	2201      	movs	r2, #1
  40ecc0:	e67a      	b.n	40e9b8 <_dtoa_r+0x6a0>
  40ecc2:	2601      	movs	r6, #1
  40ecc4:	9625      	str	r6, [sp, #148]	; 0x94
  40ecc6:	960f      	str	r6, [sp, #60]	; 0x3c
  40ecc8:	46b1      	mov	r9, r6
  40ecca:	2100      	movs	r1, #0
  40eccc:	6461      	str	r1, [r4, #68]	; 0x44
  40ecce:	e6bb      	b.n	40ea48 <_dtoa_r+0x730>
  40ecd0:	980a      	ldr	r0, [sp, #40]	; 0x28
  40ecd2:	4641      	mov	r1, r8
  40ecd4:	f002 f8aa 	bl	410e2c <__mcmp>
  40ecd8:	2800      	cmp	r0, #0
  40ecda:	f6bf ad8f 	bge.w	40e7fc <_dtoa_r+0x4e4>
  40ecde:	f8dd e01c 	ldr.w	lr, [sp, #28]
  40ece2:	990a      	ldr	r1, [sp, #40]	; 0x28
  40ece4:	f10e 3eff 	add.w	lr, lr, #4294967295
  40ece8:	4620      	mov	r0, r4
  40ecea:	220a      	movs	r2, #10
  40ecec:	2300      	movs	r3, #0
  40ecee:	f8cd e01c 	str.w	lr, [sp, #28]
  40ecf2:	f001 fe63 	bl	4109bc <__multadd>
  40ecf6:	900a      	str	r0, [sp, #40]	; 0x28
  40ecf8:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40ecfa:	2800      	cmp	r0, #0
  40ecfc:	f040 8209 	bne.w	40f112 <_dtoa_r+0xdfa>
  40ed00:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  40ed04:	e57a      	b.n	40e7fc <_dtoa_r+0x4e4>
  40ed06:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40ed0a:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  40ed0e:	6918      	ldr	r0, [r3, #16]
  40ed10:	f001 feea 	bl	410ae8 <__hi0bits>
  40ed14:	f1c0 0020 	rsb	r0, r0, #32
  40ed18:	e547      	b.n	40e7aa <_dtoa_r+0x492>
  40ed1a:	9809      	ldr	r0, [sp, #36]	; 0x24
  40ed1c:	f7ff bb2c 	b.w	40e378 <_dtoa_r+0x60>
  40ed20:	f1ba 0f00 	cmp.w	sl, #0
  40ed24:	f47f ad3b 	bne.w	40e79e <_dtoa_r+0x486>
  40ed28:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40ed2c:	2b00      	cmp	r3, #0
  40ed2e:	f040 817c 	bne.w	40f02a <_dtoa_r+0xd12>
  40ed32:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40ed36:	0d3f      	lsrs	r7, r7, #20
  40ed38:	053f      	lsls	r7, r7, #20
  40ed3a:	2f00      	cmp	r7, #0
  40ed3c:	f43f ad30 	beq.w	40e7a0 <_dtoa_r+0x488>
  40ed40:	9a08      	ldr	r2, [sp, #32]
  40ed42:	9b06      	ldr	r3, [sp, #24]
  40ed44:	3201      	adds	r2, #1
  40ed46:	3301      	adds	r3, #1
  40ed48:	9208      	str	r2, [sp, #32]
  40ed4a:	9306      	str	r3, [sp, #24]
  40ed4c:	2701      	movs	r7, #1
  40ed4e:	e527      	b.n	40e7a0 <_dtoa_r+0x488>
  40ed50:	9924      	ldr	r1, [sp, #144]	; 0x90
  40ed52:	2902      	cmp	r1, #2
  40ed54:	f77f ad56 	ble.w	40e804 <_dtoa_r+0x4ec>
  40ed58:	f1b9 0f00 	cmp.w	r9, #0
  40ed5c:	d18f      	bne.n	40ec7e <_dtoa_r+0x966>
  40ed5e:	4641      	mov	r1, r8
  40ed60:	464b      	mov	r3, r9
  40ed62:	2205      	movs	r2, #5
  40ed64:	4620      	mov	r0, r4
  40ed66:	f001 fe29 	bl	4109bc <__multadd>
  40ed6a:	4680      	mov	r8, r0
  40ed6c:	4641      	mov	r1, r8
  40ed6e:	980a      	ldr	r0, [sp, #40]	; 0x28
  40ed70:	f002 f85c 	bl	410e2c <__mcmp>
  40ed74:	2800      	cmp	r0, #0
  40ed76:	dd82      	ble.n	40ec7e <_dtoa_r+0x966>
  40ed78:	9d07      	ldr	r5, [sp, #28]
  40ed7a:	2331      	movs	r3, #49	; 0x31
  40ed7c:	3501      	adds	r5, #1
  40ed7e:	9507      	str	r5, [sp, #28]
  40ed80:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40ed82:	702b      	strb	r3, [r5, #0]
  40ed84:	f105 0b01 	add.w	fp, r5, #1
  40ed88:	e77e      	b.n	40ec88 <_dtoa_r+0x970>
  40ed8a:	9807      	ldr	r0, [sp, #28]
  40ed8c:	9909      	ldr	r1, [sp, #36]	; 0x24
  40ed8e:	2331      	movs	r3, #49	; 0x31
  40ed90:	3001      	adds	r0, #1
  40ed92:	9007      	str	r0, [sp, #28]
  40ed94:	700b      	strb	r3, [r1, #0]
  40ed96:	e576      	b.n	40e886 <_dtoa_r+0x56e>
  40ed98:	46a3      	mov	fp, r4
  40ed9a:	9c03      	ldr	r4, [sp, #12]
  40ed9c:	e489      	b.n	40e6b2 <_dtoa_r+0x39a>
  40ed9e:	4640      	mov	r0, r8
  40eda0:	f7fa fef6 	bl	409b90 <__aeabi_i2d>
  40eda4:	4602      	mov	r2, r0
  40eda6:	460b      	mov	r3, r1
  40eda8:	4650      	mov	r0, sl
  40edaa:	4659      	mov	r1, fp
  40edac:	f7fa ff56 	bl	409c5c <__aeabi_dmul>
  40edb0:	2200      	movs	r2, #0
  40edb2:	4b30      	ldr	r3, [pc, #192]	; (40ee74 <_dtoa_r+0xb5c>)
  40edb4:	f7fa fda0 	bl	4098f8 <__adddf3>
  40edb8:	4606      	mov	r6, r0
  40edba:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40edbe:	4650      	mov	r0, sl
  40edc0:	4659      	mov	r1, fp
  40edc2:	2200      	movs	r2, #0
  40edc4:	4b2a      	ldr	r3, [pc, #168]	; (40ee70 <_dtoa_r+0xb58>)
  40edc6:	f7fa fd95 	bl	4098f4 <__aeabi_dsub>
  40edca:	4632      	mov	r2, r6
  40edcc:	463b      	mov	r3, r7
  40edce:	4682      	mov	sl, r0
  40edd0:	468b      	mov	fp, r1
  40edd2:	f7fb f9d3 	bl	40a17c <__aeabi_dcmpgt>
  40edd6:	2800      	cmp	r0, #0
  40edd8:	f040 80bd 	bne.w	40ef56 <_dtoa_r+0xc3e>
  40eddc:	4632      	mov	r2, r6
  40edde:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  40ede2:	4650      	mov	r0, sl
  40ede4:	4659      	mov	r1, fp
  40ede6:	f7fb f9ab 	bl	40a140 <__aeabi_dcmplt>
  40edea:	2800      	cmp	r0, #0
  40edec:	d055      	beq.n	40ee9a <_dtoa_r+0xb82>
  40edee:	f04f 0800 	mov.w	r8, #0
  40edf2:	4646      	mov	r6, r8
  40edf4:	e743      	b.n	40ec7e <_dtoa_r+0x966>
  40edf6:	990a      	ldr	r1, [sp, #40]	; 0x28
  40edf8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40edfa:	4620      	mov	r0, r4
  40edfc:	f001 ff6a 	bl	410cd4 <__pow5mult>
  40ee00:	900a      	str	r0, [sp, #40]	; 0x28
  40ee02:	e4ba      	b.n	40e77a <_dtoa_r+0x462>
  40ee04:	2601      	movs	r6, #1
  40ee06:	960b      	str	r6, [sp, #44]	; 0x2c
  40ee08:	e602      	b.n	40ea10 <_dtoa_r+0x6f8>
  40ee0a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  40ee0c:	9e0d      	ldr	r6, [sp, #52]	; 0x34
  40ee0e:	1b7b      	subs	r3, r7, r5
  40ee10:	441e      	add	r6, r3
  40ee12:	970c      	str	r7, [sp, #48]	; 0x30
  40ee14:	960d      	str	r6, [sp, #52]	; 0x34
  40ee16:	2700      	movs	r7, #0
  40ee18:	e46f      	b.n	40e6fa <_dtoa_r+0x3e2>
  40ee1a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40ee1e:	f04f 0802 	mov.w	r8, #2
  40ee22:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  40ee26:	e638      	b.n	40ea9a <_dtoa_r+0x782>
  40ee28:	2a00      	cmp	r2, #0
  40ee2a:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40ee2e:	46d9      	mov	r9, fp
  40ee30:	dd11      	ble.n	40ee56 <_dtoa_r+0xb3e>
  40ee32:	990a      	ldr	r1, [sp, #40]	; 0x28
  40ee34:	2201      	movs	r2, #1
  40ee36:	4620      	mov	r0, r4
  40ee38:	f001 ff9a 	bl	410d70 <__lshift>
  40ee3c:	4641      	mov	r1, r8
  40ee3e:	900a      	str	r0, [sp, #40]	; 0x28
  40ee40:	f001 fff4 	bl	410e2c <__mcmp>
  40ee44:	2800      	cmp	r0, #0
  40ee46:	f340 815d 	ble.w	40f104 <_dtoa_r+0xdec>
  40ee4a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40ee4e:	f000 811b 	beq.w	40f088 <_dtoa_r+0xd70>
  40ee52:	f109 0a31 	add.w	sl, r9, #49	; 0x31
  40ee56:	9b06      	ldr	r3, [sp, #24]
  40ee58:	4635      	mov	r5, r6
  40ee5a:	f883 a000 	strb.w	sl, [r3]
  40ee5e:	f103 0b01 	add.w	fp, r3, #1
  40ee62:	463e      	mov	r6, r7
  40ee64:	e50f      	b.n	40e886 <_dtoa_r+0x56e>
  40ee66:	bf00      	nop
  40ee68:	3ff00000 	.word	0x3ff00000
  40ee6c:	40240000 	.word	0x40240000
  40ee70:	40140000 	.word	0x40140000
  40ee74:	401c0000 	.word	0x401c0000
  40ee78:	d103      	bne.n	40ee82 <_dtoa_r+0xb6a>
  40ee7a:	f01a 0f01 	tst.w	sl, #1
  40ee7e:	f47f acf2 	bne.w	40e866 <_dtoa_r+0x54e>
  40ee82:	465b      	mov	r3, fp
  40ee84:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40ee88:	469b      	mov	fp, r3
  40ee8a:	2a30      	cmp	r2, #48	; 0x30
  40ee8c:	f103 33ff 	add.w	r3, r3, #4294967295
  40ee90:	d0f8      	beq.n	40ee84 <_dtoa_r+0xb6c>
  40ee92:	e4f8      	b.n	40e886 <_dtoa_r+0x56e>
  40ee94:	f8dd 9050 	ldr.w	r9, [sp, #80]	; 0x50
  40ee98:	4654      	mov	r4, sl
  40ee9a:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  40ee9e:	f7ff bb47 	b.w	40e530 <_dtoa_r+0x218>
  40eea2:	9e07      	ldr	r6, [sp, #28]
  40eea4:	4275      	negs	r5, r6
  40eea6:	2d00      	cmp	r5, #0
  40eea8:	f000 80c2 	beq.w	40f030 <_dtoa_r+0xd18>
  40eeac:	4ba3      	ldr	r3, [pc, #652]	; (40f13c <_dtoa_r+0xe24>)
  40eeae:	f005 020f 	and.w	r2, r5, #15
  40eeb2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40eeb6:	e9d3 2300 	ldrd	r2, r3, [r3]
  40eeba:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40eebe:	f7fa fecd 	bl	409c5c <__aeabi_dmul>
  40eec2:	112d      	asrs	r5, r5, #4
  40eec4:	4682      	mov	sl, r0
  40eec6:	468b      	mov	fp, r1
  40eec8:	f000 812e 	beq.w	40f128 <_dtoa_r+0xe10>
  40eecc:	4e9c      	ldr	r6, [pc, #624]	; (40f140 <_dtoa_r+0xe28>)
  40eece:	f04f 0802 	mov.w	r8, #2
  40eed2:	07ea      	lsls	r2, r5, #31
  40eed4:	d505      	bpl.n	40eee2 <_dtoa_r+0xbca>
  40eed6:	e9d6 2300 	ldrd	r2, r3, [r6]
  40eeda:	f108 0801 	add.w	r8, r8, #1
  40eede:	f7fa febd 	bl	409c5c <__aeabi_dmul>
  40eee2:	106d      	asrs	r5, r5, #1
  40eee4:	f106 0608 	add.w	r6, r6, #8
  40eee8:	d1f3      	bne.n	40eed2 <_dtoa_r+0xbba>
  40eeea:	4682      	mov	sl, r0
  40eeec:	468b      	mov	fp, r1
  40eeee:	e5ef      	b.n	40ead0 <_dtoa_r+0x7b8>
  40eef0:	9e07      	ldr	r6, [sp, #28]
  40eef2:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40eef4:	2230      	movs	r2, #48	; 0x30
  40eef6:	702a      	strb	r2, [r5, #0]
  40eef8:	3601      	adds	r6, #1
  40eefa:	2231      	movs	r2, #49	; 0x31
  40eefc:	9607      	str	r6, [sp, #28]
  40eefe:	701a      	strb	r2, [r3, #0]
  40ef00:	f7ff bbd7 	b.w	40e6b2 <_dtoa_r+0x39a>
  40ef04:	6871      	ldr	r1, [r6, #4]
  40ef06:	4620      	mov	r0, r4
  40ef08:	f001 fd28 	bl	41095c <_Balloc>
  40ef0c:	6933      	ldr	r3, [r6, #16]
  40ef0e:	4605      	mov	r5, r0
  40ef10:	1c9a      	adds	r2, r3, #2
  40ef12:	0092      	lsls	r2, r2, #2
  40ef14:	f106 010c 	add.w	r1, r6, #12
  40ef18:	300c      	adds	r0, #12
  40ef1a:	f7fb fca3 	bl	40a864 <memcpy>
  40ef1e:	4620      	mov	r0, r4
  40ef20:	4629      	mov	r1, r5
  40ef22:	2201      	movs	r2, #1
  40ef24:	f001 ff24 	bl	410d70 <__lshift>
  40ef28:	4607      	mov	r7, r0
  40ef2a:	e503      	b.n	40e934 <_dtoa_r+0x61c>
  40ef2c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40ef30:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40ef34:	f000 80a8 	beq.w	40f088 <_dtoa_r+0xd70>
  40ef38:	9d06      	ldr	r5, [sp, #24]
  40ef3a:	f10a 0301 	add.w	r3, sl, #1
  40ef3e:	702b      	strb	r3, [r5, #0]
  40ef40:	4635      	mov	r5, r6
  40ef42:	9e06      	ldr	r6, [sp, #24]
  40ef44:	f106 0b01 	add.w	fp, r6, #1
  40ef48:	463e      	mov	r6, r7
  40ef4a:	e49c      	b.n	40e886 <_dtoa_r+0x56e>
  40ef4c:	4635      	mov	r5, r6
  40ef4e:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40ef52:	463e      	mov	r6, r7
  40ef54:	e47b      	b.n	40e84e <_dtoa_r+0x536>
  40ef56:	f04f 0800 	mov.w	r8, #0
  40ef5a:	4646      	mov	r6, r8
  40ef5c:	e70c      	b.n	40ed78 <_dtoa_r+0xa60>
  40ef5e:	4977      	ldr	r1, [pc, #476]	; (40f13c <_dtoa_r+0xe24>)
  40ef60:	f108 35ff 	add.w	r5, r8, #4294967295
  40ef64:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
  40ef68:	4632      	mov	r2, r6
  40ef6a:	463b      	mov	r3, r7
  40ef6c:	e9d1 0100 	ldrd	r0, r1, [r1]
  40ef70:	9510      	str	r5, [sp, #64]	; 0x40
  40ef72:	f7fa fe73 	bl	409c5c <__aeabi_dmul>
  40ef76:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
  40ef7a:	4659      	mov	r1, fp
  40ef7c:	4650      	mov	r0, sl
  40ef7e:	f7fb f907 	bl	40a190 <__aeabi_d2iz>
  40ef82:	4605      	mov	r5, r0
  40ef84:	f7fa fe04 	bl	409b90 <__aeabi_i2d>
  40ef88:	4602      	mov	r2, r0
  40ef8a:	460b      	mov	r3, r1
  40ef8c:	4650      	mov	r0, sl
  40ef8e:	4659      	mov	r1, fp
  40ef90:	f7fa fcb0 	bl	4098f4 <__aeabi_dsub>
  40ef94:	f8dd e024 	ldr.w	lr, [sp, #36]	; 0x24
  40ef98:	3530      	adds	r5, #48	; 0x30
  40ef9a:	f1b8 0f01 	cmp.w	r8, #1
  40ef9e:	4606      	mov	r6, r0
  40efa0:	460f      	mov	r7, r1
  40efa2:	f88e 5000 	strb.w	r5, [lr]
  40efa6:	f10e 0b01 	add.w	fp, lr, #1
  40efaa:	d01e      	beq.n	40efea <_dtoa_r+0xcd2>
  40efac:	9d09      	ldr	r5, [sp, #36]	; 0x24
  40efae:	1e6b      	subs	r3, r5, #1
  40efb0:	eb03 0a08 	add.w	sl, r3, r8
  40efb4:	2200      	movs	r2, #0
  40efb6:	4b63      	ldr	r3, [pc, #396]	; (40f144 <_dtoa_r+0xe2c>)
  40efb8:	f7fa fe50 	bl	409c5c <__aeabi_dmul>
  40efbc:	460f      	mov	r7, r1
  40efbe:	4606      	mov	r6, r0
  40efc0:	f7fb f8e6 	bl	40a190 <__aeabi_d2iz>
  40efc4:	4680      	mov	r8, r0
  40efc6:	f7fa fde3 	bl	409b90 <__aeabi_i2d>
  40efca:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40efce:	4602      	mov	r2, r0
  40efd0:	460b      	mov	r3, r1
  40efd2:	4630      	mov	r0, r6
  40efd4:	4639      	mov	r1, r7
  40efd6:	f7fa fc8d 	bl	4098f4 <__aeabi_dsub>
  40efda:	f805 8f01 	strb.w	r8, [r5, #1]!
  40efde:	4555      	cmp	r5, sl
  40efe0:	d1e8      	bne.n	40efb4 <_dtoa_r+0xc9c>
  40efe2:	9d10      	ldr	r5, [sp, #64]	; 0x40
  40efe4:	4606      	mov	r6, r0
  40efe6:	460f      	mov	r7, r1
  40efe8:	44ab      	add	fp, r5
  40efea:	2200      	movs	r2, #0
  40efec:	4b56      	ldr	r3, [pc, #344]	; (40f148 <_dtoa_r+0xe30>)
  40efee:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
  40eff2:	f7fa fc81 	bl	4098f8 <__adddf3>
  40eff6:	4632      	mov	r2, r6
  40eff8:	463b      	mov	r3, r7
  40effa:	f7fb f8a1 	bl	40a140 <__aeabi_dcmplt>
  40effe:	2800      	cmp	r0, #0
  40f000:	d04d      	beq.n	40f09e <_dtoa_r+0xd86>
  40f002:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  40f004:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40f006:	9607      	str	r6, [sp, #28]
  40f008:	f81b 5c01 	ldrb.w	r5, [fp, #-1]
  40f00c:	f7ff bb4a 	b.w	40e6a4 <_dtoa_r+0x38c>
  40f010:	9e08      	ldr	r6, [sp, #32]
  40f012:	2300      	movs	r3, #0
  40f014:	ebc9 0506 	rsb	r5, r9, r6
  40f018:	f7ff bb75 	b.w	40e706 <_dtoa_r+0x3ee>
  40f01c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40f01e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40f020:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40f024:	9d08      	ldr	r5, [sp, #32]
  40f026:	f7ff bb6e 	b.w	40e706 <_dtoa_r+0x3ee>
  40f02a:	4657      	mov	r7, sl
  40f02c:	f7ff bbb8 	b.w	40e7a0 <_dtoa_r+0x488>
  40f030:	e9dd ab12 	ldrd	sl, fp, [sp, #72]	; 0x48
  40f034:	f04f 0802 	mov.w	r8, #2
  40f038:	e54a      	b.n	40ead0 <_dtoa_r+0x7b8>
  40f03a:	f1b9 0f00 	cmp.w	r9, #0
  40f03e:	f43f aeae 	beq.w	40ed9e <_dtoa_r+0xa86>
  40f042:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
  40f044:	2e00      	cmp	r6, #0
  40f046:	f77f af28 	ble.w	40ee9a <_dtoa_r+0xb82>
  40f04a:	2200      	movs	r2, #0
  40f04c:	4b3d      	ldr	r3, [pc, #244]	; (40f144 <_dtoa_r+0xe2c>)
  40f04e:	4650      	mov	r0, sl
  40f050:	4659      	mov	r1, fp
  40f052:	f7fa fe03 	bl	409c5c <__aeabi_dmul>
  40f056:	4682      	mov	sl, r0
  40f058:	f108 0001 	add.w	r0, r8, #1
  40f05c:	468b      	mov	fp, r1
  40f05e:	f7fa fd97 	bl	409b90 <__aeabi_i2d>
  40f062:	4602      	mov	r2, r0
  40f064:	460b      	mov	r3, r1
  40f066:	4650      	mov	r0, sl
  40f068:	4659      	mov	r1, fp
  40f06a:	f7fa fdf7 	bl	409c5c <__aeabi_dmul>
  40f06e:	2200      	movs	r2, #0
  40f070:	4b36      	ldr	r3, [pc, #216]	; (40f14c <_dtoa_r+0xe34>)
  40f072:	f7fa fc41 	bl	4098f8 <__adddf3>
  40f076:	9d07      	ldr	r5, [sp, #28]
  40f078:	4606      	mov	r6, r0
  40f07a:	3d01      	subs	r5, #1
  40f07c:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  40f080:	9517      	str	r5, [sp, #92]	; 0x5c
  40f082:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
  40f086:	e543      	b.n	40eb10 <_dtoa_r+0x7f8>
  40f088:	4635      	mov	r5, r6
  40f08a:	9b06      	ldr	r3, [sp, #24]
  40f08c:	9e06      	ldr	r6, [sp, #24]
  40f08e:	2239      	movs	r2, #57	; 0x39
  40f090:	7032      	strb	r2, [r6, #0]
  40f092:	f103 0b01 	add.w	fp, r3, #1
  40f096:	463e      	mov	r6, r7
  40f098:	9909      	ldr	r1, [sp, #36]	; 0x24
  40f09a:	f7ff bbee 	b.w	40e87a <_dtoa_r+0x562>
  40f09e:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
  40f0a2:	2000      	movs	r0, #0
  40f0a4:	4928      	ldr	r1, [pc, #160]	; (40f148 <_dtoa_r+0xe30>)
  40f0a6:	f7fa fc25 	bl	4098f4 <__aeabi_dsub>
  40f0aa:	4632      	mov	r2, r6
  40f0ac:	463b      	mov	r3, r7
  40f0ae:	f7fb f865 	bl	40a17c <__aeabi_dcmpgt>
  40f0b2:	2800      	cmp	r0, #0
  40f0b4:	f43f aef1 	beq.w	40ee9a <_dtoa_r+0xb82>
  40f0b8:	465b      	mov	r3, fp
  40f0ba:	f813 2c01 	ldrb.w	r2, [r3, #-1]
  40f0be:	469b      	mov	fp, r3
  40f0c0:	2a30      	cmp	r2, #48	; 0x30
  40f0c2:	f103 33ff 	add.w	r3, r3, #4294967295
  40f0c6:	d0f8      	beq.n	40f0ba <_dtoa_r+0xda2>
  40f0c8:	9d17      	ldr	r5, [sp, #92]	; 0x5c
  40f0ca:	9507      	str	r5, [sp, #28]
  40f0cc:	f7ff baf1 	b.w	40e6b2 <_dtoa_r+0x39a>
  40f0d0:	4645      	mov	r5, r8
  40f0d2:	4654      	mov	r4, sl
  40f0d4:	9e17      	ldr	r6, [sp, #92]	; 0x5c
  40f0d6:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40f0d8:	9607      	str	r6, [sp, #28]
  40f0da:	f7ff bae3 	b.w	40e6a4 <_dtoa_r+0x38c>
  40f0de:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40f0e2:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
  40f0e6:	d0cf      	beq.n	40f088 <_dtoa_r+0xd70>
  40f0e8:	9b03      	ldr	r3, [sp, #12]
  40f0ea:	4635      	mov	r5, r6
  40f0ec:	2b00      	cmp	r3, #0
  40f0ee:	9e06      	ldr	r6, [sp, #24]
  40f0f0:	bfc8      	it	gt
  40f0f2:	f10b 0a31 	addgt.w	sl, fp, #49	; 0x31
  40f0f6:	f886 a000 	strb.w	sl, [r6]
  40f0fa:	f106 0b01 	add.w	fp, r6, #1
  40f0fe:	463e      	mov	r6, r7
  40f100:	f7ff bbc1 	b.w	40e886 <_dtoa_r+0x56e>
  40f104:	f47f aea7 	bne.w	40ee56 <_dtoa_r+0xb3e>
  40f108:	f01a 0f01 	tst.w	sl, #1
  40f10c:	f43f aea3 	beq.w	40ee56 <_dtoa_r+0xb3e>
  40f110:	e69b      	b.n	40ee4a <_dtoa_r+0xb32>
  40f112:	4631      	mov	r1, r6
  40f114:	4620      	mov	r0, r4
  40f116:	220a      	movs	r2, #10
  40f118:	2300      	movs	r3, #0
  40f11a:	f8dd 903c 	ldr.w	r9, [sp, #60]	; 0x3c
  40f11e:	f001 fc4d 	bl	4109bc <__multadd>
  40f122:	4606      	mov	r6, r0
  40f124:	f7ff bb6a 	b.w	40e7fc <_dtoa_r+0x4e4>
  40f128:	f04f 0802 	mov.w	r8, #2
  40f12c:	e4d0      	b.n	40ead0 <_dtoa_r+0x7b8>
  40f12e:	f43f ab50 	beq.w	40e7d2 <_dtoa_r+0x4ba>
  40f132:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
  40f136:	f7ff bbe0 	b.w	40e8fa <_dtoa_r+0x5e2>
  40f13a:	bf00      	nop
  40f13c:	004130b0 	.word	0x004130b0
  40f140:	00413178 	.word	0x00413178
  40f144:	40240000 	.word	0x40240000
  40f148:	3fe00000 	.word	0x3fe00000
  40f14c:	401c0000 	.word	0x401c0000

0040f150 <__sflush_r>:
  40f150:	898b      	ldrh	r3, [r1, #12]
  40f152:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40f156:	b29a      	uxth	r2, r3
  40f158:	460d      	mov	r5, r1
  40f15a:	0711      	lsls	r1, r2, #28
  40f15c:	4680      	mov	r8, r0
  40f15e:	d43c      	bmi.n	40f1da <__sflush_r+0x8a>
  40f160:	686a      	ldr	r2, [r5, #4]
  40f162:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40f166:	2a00      	cmp	r2, #0
  40f168:	81ab      	strh	r3, [r5, #12]
  40f16a:	dd59      	ble.n	40f220 <__sflush_r+0xd0>
  40f16c:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40f16e:	2c00      	cmp	r4, #0
  40f170:	d04b      	beq.n	40f20a <__sflush_r+0xba>
  40f172:	b29b      	uxth	r3, r3
  40f174:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
  40f178:	2100      	movs	r1, #0
  40f17a:	b292      	uxth	r2, r2
  40f17c:	f8d8 6000 	ldr.w	r6, [r8]
  40f180:	f8c8 1000 	str.w	r1, [r8]
  40f184:	2a00      	cmp	r2, #0
  40f186:	d04f      	beq.n	40f228 <__sflush_r+0xd8>
  40f188:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  40f18a:	075f      	lsls	r7, r3, #29
  40f18c:	d505      	bpl.n	40f19a <__sflush_r+0x4a>
  40f18e:	6869      	ldr	r1, [r5, #4]
  40f190:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40f192:	1a52      	subs	r2, r2, r1
  40f194:	b10b      	cbz	r3, 40f19a <__sflush_r+0x4a>
  40f196:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40f198:	1ad2      	subs	r2, r2, r3
  40f19a:	4640      	mov	r0, r8
  40f19c:	69e9      	ldr	r1, [r5, #28]
  40f19e:	2300      	movs	r3, #0
  40f1a0:	47a0      	blx	r4
  40f1a2:	1c44      	adds	r4, r0, #1
  40f1a4:	d04a      	beq.n	40f23c <__sflush_r+0xec>
  40f1a6:	89ab      	ldrh	r3, [r5, #12]
  40f1a8:	692a      	ldr	r2, [r5, #16]
  40f1aa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40f1ae:	b29b      	uxth	r3, r3
  40f1b0:	2100      	movs	r1, #0
  40f1b2:	602a      	str	r2, [r5, #0]
  40f1b4:	04da      	lsls	r2, r3, #19
  40f1b6:	81ab      	strh	r3, [r5, #12]
  40f1b8:	6069      	str	r1, [r5, #4]
  40f1ba:	d44c      	bmi.n	40f256 <__sflush_r+0x106>
  40f1bc:	6b29      	ldr	r1, [r5, #48]	; 0x30
  40f1be:	f8c8 6000 	str.w	r6, [r8]
  40f1c2:	b311      	cbz	r1, 40f20a <__sflush_r+0xba>
  40f1c4:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40f1c8:	4299      	cmp	r1, r3
  40f1ca:	d002      	beq.n	40f1d2 <__sflush_r+0x82>
  40f1cc:	4640      	mov	r0, r8
  40f1ce:	f000 f9c3 	bl	40f558 <_free_r>
  40f1d2:	2000      	movs	r0, #0
  40f1d4:	6328      	str	r0, [r5, #48]	; 0x30
  40f1d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40f1da:	692e      	ldr	r6, [r5, #16]
  40f1dc:	b1ae      	cbz	r6, 40f20a <__sflush_r+0xba>
  40f1de:	0791      	lsls	r1, r2, #30
  40f1e0:	682c      	ldr	r4, [r5, #0]
  40f1e2:	bf0c      	ite	eq
  40f1e4:	696b      	ldreq	r3, [r5, #20]
  40f1e6:	2300      	movne	r3, #0
  40f1e8:	602e      	str	r6, [r5, #0]
  40f1ea:	1ba4      	subs	r4, r4, r6
  40f1ec:	60ab      	str	r3, [r5, #8]
  40f1ee:	e00a      	b.n	40f206 <__sflush_r+0xb6>
  40f1f0:	4632      	mov	r2, r6
  40f1f2:	4623      	mov	r3, r4
  40f1f4:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40f1f6:	4640      	mov	r0, r8
  40f1f8:	69e9      	ldr	r1, [r5, #28]
  40f1fa:	47b8      	blx	r7
  40f1fc:	2800      	cmp	r0, #0
  40f1fe:	ebc0 0404 	rsb	r4, r0, r4
  40f202:	4406      	add	r6, r0
  40f204:	dd04      	ble.n	40f210 <__sflush_r+0xc0>
  40f206:	2c00      	cmp	r4, #0
  40f208:	dcf2      	bgt.n	40f1f0 <__sflush_r+0xa0>
  40f20a:	2000      	movs	r0, #0
  40f20c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40f210:	89ab      	ldrh	r3, [r5, #12]
  40f212:	f04f 30ff 	mov.w	r0, #4294967295
  40f216:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40f21a:	81ab      	strh	r3, [r5, #12]
  40f21c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40f220:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40f222:	2a00      	cmp	r2, #0
  40f224:	dca2      	bgt.n	40f16c <__sflush_r+0x1c>
  40f226:	e7f0      	b.n	40f20a <__sflush_r+0xba>
  40f228:	2301      	movs	r3, #1
  40f22a:	4640      	mov	r0, r8
  40f22c:	69e9      	ldr	r1, [r5, #28]
  40f22e:	47a0      	blx	r4
  40f230:	1c43      	adds	r3, r0, #1
  40f232:	4602      	mov	r2, r0
  40f234:	d01e      	beq.n	40f274 <__sflush_r+0x124>
  40f236:	89ab      	ldrh	r3, [r5, #12]
  40f238:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40f23a:	e7a6      	b.n	40f18a <__sflush_r+0x3a>
  40f23c:	f8d8 3000 	ldr.w	r3, [r8]
  40f240:	b95b      	cbnz	r3, 40f25a <__sflush_r+0x10a>
  40f242:	89aa      	ldrh	r2, [r5, #12]
  40f244:	6929      	ldr	r1, [r5, #16]
  40f246:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  40f24a:	b292      	uxth	r2, r2
  40f24c:	606b      	str	r3, [r5, #4]
  40f24e:	04d3      	lsls	r3, r2, #19
  40f250:	81aa      	strh	r2, [r5, #12]
  40f252:	6029      	str	r1, [r5, #0]
  40f254:	d5b2      	bpl.n	40f1bc <__sflush_r+0x6c>
  40f256:	6528      	str	r0, [r5, #80]	; 0x50
  40f258:	e7b0      	b.n	40f1bc <__sflush_r+0x6c>
  40f25a:	2b1d      	cmp	r3, #29
  40f25c:	d001      	beq.n	40f262 <__sflush_r+0x112>
  40f25e:	2b16      	cmp	r3, #22
  40f260:	d113      	bne.n	40f28a <__sflush_r+0x13a>
  40f262:	89a9      	ldrh	r1, [r5, #12]
  40f264:	692b      	ldr	r3, [r5, #16]
  40f266:	f421 6100 	bic.w	r1, r1, #2048	; 0x800
  40f26a:	2200      	movs	r2, #0
  40f26c:	81a9      	strh	r1, [r5, #12]
  40f26e:	602b      	str	r3, [r5, #0]
  40f270:	606a      	str	r2, [r5, #4]
  40f272:	e7a3      	b.n	40f1bc <__sflush_r+0x6c>
  40f274:	f8d8 3000 	ldr.w	r3, [r8]
  40f278:	2b00      	cmp	r3, #0
  40f27a:	d0dc      	beq.n	40f236 <__sflush_r+0xe6>
  40f27c:	2b1d      	cmp	r3, #29
  40f27e:	d001      	beq.n	40f284 <__sflush_r+0x134>
  40f280:	2b16      	cmp	r3, #22
  40f282:	d1c5      	bne.n	40f210 <__sflush_r+0xc0>
  40f284:	f8c8 6000 	str.w	r6, [r8]
  40f288:	e7bf      	b.n	40f20a <__sflush_r+0xba>
  40f28a:	89ab      	ldrh	r3, [r5, #12]
  40f28c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40f290:	81ab      	strh	r3, [r5, #12]
  40f292:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40f296:	bf00      	nop

0040f298 <_fflush_r>:
  40f298:	b510      	push	{r4, lr}
  40f29a:	4604      	mov	r4, r0
  40f29c:	b082      	sub	sp, #8
  40f29e:	b108      	cbz	r0, 40f2a4 <_fflush_r+0xc>
  40f2a0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40f2a2:	b153      	cbz	r3, 40f2ba <_fflush_r+0x22>
  40f2a4:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  40f2a8:	b908      	cbnz	r0, 40f2ae <_fflush_r+0x16>
  40f2aa:	b002      	add	sp, #8
  40f2ac:	bd10      	pop	{r4, pc}
  40f2ae:	4620      	mov	r0, r4
  40f2b0:	b002      	add	sp, #8
  40f2b2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40f2b6:	f7ff bf4b 	b.w	40f150 <__sflush_r>
  40f2ba:	9101      	str	r1, [sp, #4]
  40f2bc:	f000 f808 	bl	40f2d0 <__sinit>
  40f2c0:	9901      	ldr	r1, [sp, #4]
  40f2c2:	e7ef      	b.n	40f2a4 <_fflush_r+0xc>

0040f2c4 <_cleanup_r>:
  40f2c4:	4901      	ldr	r1, [pc, #4]	; (40f2cc <_cleanup_r+0x8>)
  40f2c6:	f000 bb9f 	b.w	40fa08 <_fwalk>
  40f2ca:	bf00      	nop
  40f2cc:	00411a99 	.word	0x00411a99

0040f2d0 <__sinit>:
  40f2d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40f2d4:	6b84      	ldr	r4, [r0, #56]	; 0x38
  40f2d6:	b083      	sub	sp, #12
  40f2d8:	4607      	mov	r7, r0
  40f2da:	2c00      	cmp	r4, #0
  40f2dc:	d165      	bne.n	40f3aa <__sinit+0xda>
  40f2de:	687d      	ldr	r5, [r7, #4]
  40f2e0:	4833      	ldr	r0, [pc, #204]	; (40f3b0 <__sinit+0xe0>)
  40f2e2:	2304      	movs	r3, #4
  40f2e4:	2103      	movs	r1, #3
  40f2e6:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
  40f2ea:	63f8      	str	r0, [r7, #60]	; 0x3c
  40f2ec:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
  40f2f0:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
  40f2f4:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
  40f2f8:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40f2fc:	81ab      	strh	r3, [r5, #12]
  40f2fe:	602c      	str	r4, [r5, #0]
  40f300:	606c      	str	r4, [r5, #4]
  40f302:	60ac      	str	r4, [r5, #8]
  40f304:	666c      	str	r4, [r5, #100]	; 0x64
  40f306:	81ec      	strh	r4, [r5, #14]
  40f308:	612c      	str	r4, [r5, #16]
  40f30a:	616c      	str	r4, [r5, #20]
  40f30c:	61ac      	str	r4, [r5, #24]
  40f30e:	4621      	mov	r1, r4
  40f310:	2208      	movs	r2, #8
  40f312:	f7fb fb1d 	bl	40a950 <memset>
  40f316:	f8df b09c 	ldr.w	fp, [pc, #156]	; 40f3b4 <__sinit+0xe4>
  40f31a:	68be      	ldr	r6, [r7, #8]
  40f31c:	f8df a098 	ldr.w	sl, [pc, #152]	; 40f3b8 <__sinit+0xe8>
  40f320:	f8df 9098 	ldr.w	r9, [pc, #152]	; 40f3bc <__sinit+0xec>
  40f324:	f8df 8098 	ldr.w	r8, [pc, #152]	; 40f3c0 <__sinit+0xf0>
  40f328:	2301      	movs	r3, #1
  40f32a:	2209      	movs	r2, #9
  40f32c:	61ed      	str	r5, [r5, #28]
  40f32e:	f8c5 b020 	str.w	fp, [r5, #32]
  40f332:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  40f336:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40f33a:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40f33e:	4621      	mov	r1, r4
  40f340:	81f3      	strh	r3, [r6, #14]
  40f342:	81b2      	strh	r2, [r6, #12]
  40f344:	6034      	str	r4, [r6, #0]
  40f346:	6074      	str	r4, [r6, #4]
  40f348:	60b4      	str	r4, [r6, #8]
  40f34a:	6674      	str	r4, [r6, #100]	; 0x64
  40f34c:	6134      	str	r4, [r6, #16]
  40f34e:	6174      	str	r4, [r6, #20]
  40f350:	61b4      	str	r4, [r6, #24]
  40f352:	2208      	movs	r2, #8
  40f354:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  40f358:	9301      	str	r3, [sp, #4]
  40f35a:	f7fb faf9 	bl	40a950 <memset>
  40f35e:	68fd      	ldr	r5, [r7, #12]
  40f360:	2012      	movs	r0, #18
  40f362:	2202      	movs	r2, #2
  40f364:	61f6      	str	r6, [r6, #28]
  40f366:	f8c6 b020 	str.w	fp, [r6, #32]
  40f36a:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  40f36e:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  40f372:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  40f376:	4621      	mov	r1, r4
  40f378:	81a8      	strh	r0, [r5, #12]
  40f37a:	81ea      	strh	r2, [r5, #14]
  40f37c:	602c      	str	r4, [r5, #0]
  40f37e:	606c      	str	r4, [r5, #4]
  40f380:	60ac      	str	r4, [r5, #8]
  40f382:	666c      	str	r4, [r5, #100]	; 0x64
  40f384:	612c      	str	r4, [r5, #16]
  40f386:	616c      	str	r4, [r5, #20]
  40f388:	61ac      	str	r4, [r5, #24]
  40f38a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40f38e:	2208      	movs	r2, #8
  40f390:	f7fb fade 	bl	40a950 <memset>
  40f394:	9b01      	ldr	r3, [sp, #4]
  40f396:	61ed      	str	r5, [r5, #28]
  40f398:	f8c5 b020 	str.w	fp, [r5, #32]
  40f39c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  40f3a0:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  40f3a4:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40f3a8:	63bb      	str	r3, [r7, #56]	; 0x38
  40f3aa:	b003      	add	sp, #12
  40f3ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40f3b0:	0040f2c5 	.word	0x0040f2c5
  40f3b4:	0041162d 	.word	0x0041162d
  40f3b8:	00411651 	.word	0x00411651
  40f3bc:	00411689 	.word	0x00411689
  40f3c0:	004116a9 	.word	0x004116a9

0040f3c4 <__sfp_lock_acquire>:
  40f3c4:	4770      	bx	lr
  40f3c6:	bf00      	nop

0040f3c8 <__sfp_lock_release>:
  40f3c8:	4770      	bx	lr
  40f3ca:	bf00      	nop

0040f3cc <__libc_fini_array>:
  40f3cc:	b538      	push	{r3, r4, r5, lr}
  40f3ce:	4d09      	ldr	r5, [pc, #36]	; (40f3f4 <__libc_fini_array+0x28>)
  40f3d0:	4c09      	ldr	r4, [pc, #36]	; (40f3f8 <__libc_fini_array+0x2c>)
  40f3d2:	1b64      	subs	r4, r4, r5
  40f3d4:	10a4      	asrs	r4, r4, #2
  40f3d6:	bf18      	it	ne
  40f3d8:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
  40f3dc:	d005      	beq.n	40f3ea <__libc_fini_array+0x1e>
  40f3de:	3c01      	subs	r4, #1
  40f3e0:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  40f3e4:	4798      	blx	r3
  40f3e6:	2c00      	cmp	r4, #0
  40f3e8:	d1f9      	bne.n	40f3de <__libc_fini_array+0x12>
  40f3ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40f3ee:	f003 bee7 	b.w	4131c0 <_fini>
  40f3f2:	bf00      	nop
  40f3f4:	004131cc 	.word	0x004131cc
  40f3f8:	004131d0 	.word	0x004131d0

0040f3fc <_fputwc_r>:
  40f3fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40f400:	8993      	ldrh	r3, [r2, #12]
  40f402:	460f      	mov	r7, r1
  40f404:	0499      	lsls	r1, r3, #18
  40f406:	b082      	sub	sp, #8
  40f408:	4614      	mov	r4, r2
  40f40a:	4680      	mov	r8, r0
  40f40c:	d406      	bmi.n	40f41c <_fputwc_r+0x20>
  40f40e:	6e52      	ldr	r2, [r2, #100]	; 0x64
  40f410:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40f414:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40f418:	81a3      	strh	r3, [r4, #12]
  40f41a:	6662      	str	r2, [r4, #100]	; 0x64
  40f41c:	f000 fecc 	bl	4101b8 <__locale_mb_cur_max>
  40f420:	2801      	cmp	r0, #1
  40f422:	d03e      	beq.n	40f4a2 <_fputwc_r+0xa6>
  40f424:	463a      	mov	r2, r7
  40f426:	4640      	mov	r0, r8
  40f428:	a901      	add	r1, sp, #4
  40f42a:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40f42e:	f002 fa13 	bl	411858 <_wcrtomb_r>
  40f432:	1c42      	adds	r2, r0, #1
  40f434:	4606      	mov	r6, r0
  40f436:	d02d      	beq.n	40f494 <_fputwc_r+0x98>
  40f438:	2800      	cmp	r0, #0
  40f43a:	d03a      	beq.n	40f4b2 <_fputwc_r+0xb6>
  40f43c:	f89d 1004 	ldrb.w	r1, [sp, #4]
  40f440:	2500      	movs	r5, #0
  40f442:	e009      	b.n	40f458 <_fputwc_r+0x5c>
  40f444:	6823      	ldr	r3, [r4, #0]
  40f446:	7019      	strb	r1, [r3, #0]
  40f448:	6823      	ldr	r3, [r4, #0]
  40f44a:	3301      	adds	r3, #1
  40f44c:	6023      	str	r3, [r4, #0]
  40f44e:	3501      	adds	r5, #1
  40f450:	42b5      	cmp	r5, r6
  40f452:	d22e      	bcs.n	40f4b2 <_fputwc_r+0xb6>
  40f454:	ab01      	add	r3, sp, #4
  40f456:	5ce9      	ldrb	r1, [r5, r3]
  40f458:	68a3      	ldr	r3, [r4, #8]
  40f45a:	3b01      	subs	r3, #1
  40f45c:	2b00      	cmp	r3, #0
  40f45e:	60a3      	str	r3, [r4, #8]
  40f460:	daf0      	bge.n	40f444 <_fputwc_r+0x48>
  40f462:	69a2      	ldr	r2, [r4, #24]
  40f464:	4293      	cmp	r3, r2
  40f466:	db06      	blt.n	40f476 <_fputwc_r+0x7a>
  40f468:	6823      	ldr	r3, [r4, #0]
  40f46a:	7019      	strb	r1, [r3, #0]
  40f46c:	6823      	ldr	r3, [r4, #0]
  40f46e:	7819      	ldrb	r1, [r3, #0]
  40f470:	3301      	adds	r3, #1
  40f472:	290a      	cmp	r1, #10
  40f474:	d1ea      	bne.n	40f44c <_fputwc_r+0x50>
  40f476:	4640      	mov	r0, r8
  40f478:	4622      	mov	r2, r4
  40f47a:	f002 f999 	bl	4117b0 <__swbuf_r>
  40f47e:	f1b0 33ff 	subs.w	r3, r0, #4294967295
  40f482:	4258      	negs	r0, r3
  40f484:	4158      	adcs	r0, r3
  40f486:	2800      	cmp	r0, #0
  40f488:	d0e1      	beq.n	40f44e <_fputwc_r+0x52>
  40f48a:	f04f 30ff 	mov.w	r0, #4294967295
  40f48e:	b002      	add	sp, #8
  40f490:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40f494:	89a3      	ldrh	r3, [r4, #12]
  40f496:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40f49a:	81a3      	strh	r3, [r4, #12]
  40f49c:	b002      	add	sp, #8
  40f49e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40f4a2:	1e7b      	subs	r3, r7, #1
  40f4a4:	2bfe      	cmp	r3, #254	; 0xfe
  40f4a6:	d8bd      	bhi.n	40f424 <_fputwc_r+0x28>
  40f4a8:	b2f9      	uxtb	r1, r7
  40f4aa:	4606      	mov	r6, r0
  40f4ac:	f88d 1004 	strb.w	r1, [sp, #4]
  40f4b0:	e7c6      	b.n	40f440 <_fputwc_r+0x44>
  40f4b2:	4638      	mov	r0, r7
  40f4b4:	b002      	add	sp, #8
  40f4b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40f4ba:	bf00      	nop

0040f4bc <_malloc_trim_r>:
  40f4bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40f4be:	4d23      	ldr	r5, [pc, #140]	; (40f54c <_malloc_trim_r+0x90>)
  40f4c0:	460f      	mov	r7, r1
  40f4c2:	4604      	mov	r4, r0
  40f4c4:	f001 fa46 	bl	410954 <__malloc_lock>
  40f4c8:	68ab      	ldr	r3, [r5, #8]
  40f4ca:	685e      	ldr	r6, [r3, #4]
  40f4cc:	f026 0603 	bic.w	r6, r6, #3
  40f4d0:	1bf1      	subs	r1, r6, r7
  40f4d2:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  40f4d6:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40f4da:	f021 010f 	bic.w	r1, r1, #15
  40f4de:	f5a1 5780 	sub.w	r7, r1, #4096	; 0x1000
  40f4e2:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
  40f4e6:	db07      	blt.n	40f4f8 <_malloc_trim_r+0x3c>
  40f4e8:	4620      	mov	r0, r4
  40f4ea:	2100      	movs	r1, #0
  40f4ec:	f002 f88c 	bl	411608 <_sbrk_r>
  40f4f0:	68ab      	ldr	r3, [r5, #8]
  40f4f2:	4433      	add	r3, r6
  40f4f4:	4298      	cmp	r0, r3
  40f4f6:	d004      	beq.n	40f502 <_malloc_trim_r+0x46>
  40f4f8:	4620      	mov	r0, r4
  40f4fa:	f001 fa2d 	bl	410958 <__malloc_unlock>
  40f4fe:	2000      	movs	r0, #0
  40f500:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40f502:	4620      	mov	r0, r4
  40f504:	4279      	negs	r1, r7
  40f506:	f002 f87f 	bl	411608 <_sbrk_r>
  40f50a:	3001      	adds	r0, #1
  40f50c:	d00d      	beq.n	40f52a <_malloc_trim_r+0x6e>
  40f50e:	4b10      	ldr	r3, [pc, #64]	; (40f550 <_malloc_trim_r+0x94>)
  40f510:	68aa      	ldr	r2, [r5, #8]
  40f512:	6819      	ldr	r1, [r3, #0]
  40f514:	1bf6      	subs	r6, r6, r7
  40f516:	f046 0601 	orr.w	r6, r6, #1
  40f51a:	4620      	mov	r0, r4
  40f51c:	1bc9      	subs	r1, r1, r7
  40f51e:	6056      	str	r6, [r2, #4]
  40f520:	6019      	str	r1, [r3, #0]
  40f522:	f001 fa19 	bl	410958 <__malloc_unlock>
  40f526:	2001      	movs	r0, #1
  40f528:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40f52a:	4620      	mov	r0, r4
  40f52c:	2100      	movs	r1, #0
  40f52e:	f002 f86b 	bl	411608 <_sbrk_r>
  40f532:	68ab      	ldr	r3, [r5, #8]
  40f534:	1ac2      	subs	r2, r0, r3
  40f536:	2a0f      	cmp	r2, #15
  40f538:	ddde      	ble.n	40f4f8 <_malloc_trim_r+0x3c>
  40f53a:	4d06      	ldr	r5, [pc, #24]	; (40f554 <_malloc_trim_r+0x98>)
  40f53c:	4904      	ldr	r1, [pc, #16]	; (40f550 <_malloc_trim_r+0x94>)
  40f53e:	682d      	ldr	r5, [r5, #0]
  40f540:	f042 0201 	orr.w	r2, r2, #1
  40f544:	1b40      	subs	r0, r0, r5
  40f546:	605a      	str	r2, [r3, #4]
  40f548:	6008      	str	r0, [r1, #0]
  40f54a:	e7d5      	b.n	40f4f8 <_malloc_trim_r+0x3c>
  40f54c:	200005d8 	.word	0x200005d8
  40f550:	20003f14 	.word	0x20003f14
  40f554:	200009e4 	.word	0x200009e4

0040f558 <_free_r>:
  40f558:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40f55c:	460d      	mov	r5, r1
  40f55e:	4606      	mov	r6, r0
  40f560:	2900      	cmp	r1, #0
  40f562:	d055      	beq.n	40f610 <_free_r+0xb8>
  40f564:	f001 f9f6 	bl	410954 <__malloc_lock>
  40f568:	f855 1c04 	ldr.w	r1, [r5, #-4]
  40f56c:	f8df c170 	ldr.w	ip, [pc, #368]	; 40f6e0 <_free_r+0x188>
  40f570:	f1a5 0408 	sub.w	r4, r5, #8
  40f574:	f021 0301 	bic.w	r3, r1, #1
  40f578:	18e2      	adds	r2, r4, r3
  40f57a:	f8dc 0008 	ldr.w	r0, [ip, #8]
  40f57e:	6857      	ldr	r7, [r2, #4]
  40f580:	4290      	cmp	r0, r2
  40f582:	f027 0703 	bic.w	r7, r7, #3
  40f586:	d068      	beq.n	40f65a <_free_r+0x102>
  40f588:	f011 0101 	ands.w	r1, r1, #1
  40f58c:	6057      	str	r7, [r2, #4]
  40f58e:	d032      	beq.n	40f5f6 <_free_r+0x9e>
  40f590:	2100      	movs	r1, #0
  40f592:	19d0      	adds	r0, r2, r7
  40f594:	6840      	ldr	r0, [r0, #4]
  40f596:	07c0      	lsls	r0, r0, #31
  40f598:	d406      	bmi.n	40f5a8 <_free_r+0x50>
  40f59a:	443b      	add	r3, r7
  40f59c:	6890      	ldr	r0, [r2, #8]
  40f59e:	2900      	cmp	r1, #0
  40f5a0:	d04d      	beq.n	40f63e <_free_r+0xe6>
  40f5a2:	68d2      	ldr	r2, [r2, #12]
  40f5a4:	60c2      	str	r2, [r0, #12]
  40f5a6:	6090      	str	r0, [r2, #8]
  40f5a8:	f043 0201 	orr.w	r2, r3, #1
  40f5ac:	6062      	str	r2, [r4, #4]
  40f5ae:	50e3      	str	r3, [r4, r3]
  40f5b0:	b9e1      	cbnz	r1, 40f5ec <_free_r+0x94>
  40f5b2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40f5b6:	d32d      	bcc.n	40f614 <_free_r+0xbc>
  40f5b8:	0a5a      	lsrs	r2, r3, #9
  40f5ba:	2a04      	cmp	r2, #4
  40f5bc:	d869      	bhi.n	40f692 <_free_r+0x13a>
  40f5be:	0998      	lsrs	r0, r3, #6
  40f5c0:	3038      	adds	r0, #56	; 0x38
  40f5c2:	0041      	lsls	r1, r0, #1
  40f5c4:	eb0c 0c81 	add.w	ip, ip, r1, lsl #2
  40f5c8:	f8dc 2008 	ldr.w	r2, [ip, #8]
  40f5cc:	4944      	ldr	r1, [pc, #272]	; (40f6e0 <_free_r+0x188>)
  40f5ce:	4562      	cmp	r2, ip
  40f5d0:	d065      	beq.n	40f69e <_free_r+0x146>
  40f5d2:	6851      	ldr	r1, [r2, #4]
  40f5d4:	f021 0103 	bic.w	r1, r1, #3
  40f5d8:	428b      	cmp	r3, r1
  40f5da:	d202      	bcs.n	40f5e2 <_free_r+0x8a>
  40f5dc:	6892      	ldr	r2, [r2, #8]
  40f5de:	4594      	cmp	ip, r2
  40f5e0:	d1f7      	bne.n	40f5d2 <_free_r+0x7a>
  40f5e2:	68d3      	ldr	r3, [r2, #12]
  40f5e4:	60e3      	str	r3, [r4, #12]
  40f5e6:	60a2      	str	r2, [r4, #8]
  40f5e8:	609c      	str	r4, [r3, #8]
  40f5ea:	60d4      	str	r4, [r2, #12]
  40f5ec:	4630      	mov	r0, r6
  40f5ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40f5f2:	f001 b9b1 	b.w	410958 <__malloc_unlock>
  40f5f6:	f855 5c08 	ldr.w	r5, [r5, #-8]
  40f5fa:	f10c 0808 	add.w	r8, ip, #8
  40f5fe:	1b64      	subs	r4, r4, r5
  40f600:	68a0      	ldr	r0, [r4, #8]
  40f602:	442b      	add	r3, r5
  40f604:	4540      	cmp	r0, r8
  40f606:	d042      	beq.n	40f68e <_free_r+0x136>
  40f608:	68e5      	ldr	r5, [r4, #12]
  40f60a:	60c5      	str	r5, [r0, #12]
  40f60c:	60a8      	str	r0, [r5, #8]
  40f60e:	e7c0      	b.n	40f592 <_free_r+0x3a>
  40f610:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40f614:	08db      	lsrs	r3, r3, #3
  40f616:	109a      	asrs	r2, r3, #2
  40f618:	2001      	movs	r0, #1
  40f61a:	4090      	lsls	r0, r2
  40f61c:	f8dc 1004 	ldr.w	r1, [ip, #4]
  40f620:	eb0c 03c3 	add.w	r3, ip, r3, lsl #3
  40f624:	689a      	ldr	r2, [r3, #8]
  40f626:	4301      	orrs	r1, r0
  40f628:	60a2      	str	r2, [r4, #8]
  40f62a:	60e3      	str	r3, [r4, #12]
  40f62c:	f8cc 1004 	str.w	r1, [ip, #4]
  40f630:	4630      	mov	r0, r6
  40f632:	609c      	str	r4, [r3, #8]
  40f634:	60d4      	str	r4, [r2, #12]
  40f636:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40f63a:	f001 b98d 	b.w	410958 <__malloc_unlock>
  40f63e:	4d29      	ldr	r5, [pc, #164]	; (40f6e4 <_free_r+0x18c>)
  40f640:	42a8      	cmp	r0, r5
  40f642:	d1ae      	bne.n	40f5a2 <_free_r+0x4a>
  40f644:	f043 0201 	orr.w	r2, r3, #1
  40f648:	f8cc 4014 	str.w	r4, [ip, #20]
  40f64c:	f8cc 4010 	str.w	r4, [ip, #16]
  40f650:	60e0      	str	r0, [r4, #12]
  40f652:	60a0      	str	r0, [r4, #8]
  40f654:	6062      	str	r2, [r4, #4]
  40f656:	50e3      	str	r3, [r4, r3]
  40f658:	e7c8      	b.n	40f5ec <_free_r+0x94>
  40f65a:	441f      	add	r7, r3
  40f65c:	07cb      	lsls	r3, r1, #31
  40f65e:	d407      	bmi.n	40f670 <_free_r+0x118>
  40f660:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40f664:	1a64      	subs	r4, r4, r1
  40f666:	68e3      	ldr	r3, [r4, #12]
  40f668:	68a2      	ldr	r2, [r4, #8]
  40f66a:	440f      	add	r7, r1
  40f66c:	60d3      	str	r3, [r2, #12]
  40f66e:	609a      	str	r2, [r3, #8]
  40f670:	4b1d      	ldr	r3, [pc, #116]	; (40f6e8 <_free_r+0x190>)
  40f672:	f047 0201 	orr.w	r2, r7, #1
  40f676:	681b      	ldr	r3, [r3, #0]
  40f678:	6062      	str	r2, [r4, #4]
  40f67a:	429f      	cmp	r7, r3
  40f67c:	f8cc 4008 	str.w	r4, [ip, #8]
  40f680:	d3b4      	bcc.n	40f5ec <_free_r+0x94>
  40f682:	4b1a      	ldr	r3, [pc, #104]	; (40f6ec <_free_r+0x194>)
  40f684:	4630      	mov	r0, r6
  40f686:	6819      	ldr	r1, [r3, #0]
  40f688:	f7ff ff18 	bl	40f4bc <_malloc_trim_r>
  40f68c:	e7ae      	b.n	40f5ec <_free_r+0x94>
  40f68e:	2101      	movs	r1, #1
  40f690:	e77f      	b.n	40f592 <_free_r+0x3a>
  40f692:	2a14      	cmp	r2, #20
  40f694:	d80b      	bhi.n	40f6ae <_free_r+0x156>
  40f696:	f102 005b 	add.w	r0, r2, #91	; 0x5b
  40f69a:	0041      	lsls	r1, r0, #1
  40f69c:	e792      	b.n	40f5c4 <_free_r+0x6c>
  40f69e:	1080      	asrs	r0, r0, #2
  40f6a0:	2501      	movs	r5, #1
  40f6a2:	4085      	lsls	r5, r0
  40f6a4:	6848      	ldr	r0, [r1, #4]
  40f6a6:	4613      	mov	r3, r2
  40f6a8:	4328      	orrs	r0, r5
  40f6aa:	6048      	str	r0, [r1, #4]
  40f6ac:	e79a      	b.n	40f5e4 <_free_r+0x8c>
  40f6ae:	2a54      	cmp	r2, #84	; 0x54
  40f6b0:	d803      	bhi.n	40f6ba <_free_r+0x162>
  40f6b2:	0b18      	lsrs	r0, r3, #12
  40f6b4:	306e      	adds	r0, #110	; 0x6e
  40f6b6:	0041      	lsls	r1, r0, #1
  40f6b8:	e784      	b.n	40f5c4 <_free_r+0x6c>
  40f6ba:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40f6be:	d803      	bhi.n	40f6c8 <_free_r+0x170>
  40f6c0:	0bd8      	lsrs	r0, r3, #15
  40f6c2:	3077      	adds	r0, #119	; 0x77
  40f6c4:	0041      	lsls	r1, r0, #1
  40f6c6:	e77d      	b.n	40f5c4 <_free_r+0x6c>
  40f6c8:	f240 5154 	movw	r1, #1364	; 0x554
  40f6cc:	428a      	cmp	r2, r1
  40f6ce:	d803      	bhi.n	40f6d8 <_free_r+0x180>
  40f6d0:	0c98      	lsrs	r0, r3, #18
  40f6d2:	307c      	adds	r0, #124	; 0x7c
  40f6d4:	0041      	lsls	r1, r0, #1
  40f6d6:	e775      	b.n	40f5c4 <_free_r+0x6c>
  40f6d8:	21fc      	movs	r1, #252	; 0xfc
  40f6da:	207e      	movs	r0, #126	; 0x7e
  40f6dc:	e772      	b.n	40f5c4 <_free_r+0x6c>
  40f6de:	bf00      	nop
  40f6e0:	200005d8 	.word	0x200005d8
  40f6e4:	200005e0 	.word	0x200005e0
  40f6e8:	200009e0 	.word	0x200009e0
  40f6ec:	20003f10 	.word	0x20003f10

0040f6f0 <__sfvwrite_r>:
  40f6f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40f6f4:	6893      	ldr	r3, [r2, #8]
  40f6f6:	b083      	sub	sp, #12
  40f6f8:	4616      	mov	r6, r2
  40f6fa:	4681      	mov	r9, r0
  40f6fc:	460c      	mov	r4, r1
  40f6fe:	b32b      	cbz	r3, 40f74c <__sfvwrite_r+0x5c>
  40f700:	898b      	ldrh	r3, [r1, #12]
  40f702:	0719      	lsls	r1, r3, #28
  40f704:	d526      	bpl.n	40f754 <__sfvwrite_r+0x64>
  40f706:	6922      	ldr	r2, [r4, #16]
  40f708:	b322      	cbz	r2, 40f754 <__sfvwrite_r+0x64>
  40f70a:	f003 0202 	and.w	r2, r3, #2
  40f70e:	b292      	uxth	r2, r2
  40f710:	6835      	ldr	r5, [r6, #0]
  40f712:	2a00      	cmp	r2, #0
  40f714:	d02c      	beq.n	40f770 <__sfvwrite_r+0x80>
  40f716:	f04f 0a00 	mov.w	sl, #0
  40f71a:	f8df b2e8 	ldr.w	fp, [pc, #744]	; 40fa04 <__sfvwrite_r+0x314>
  40f71e:	46d0      	mov	r8, sl
  40f720:	45d8      	cmp	r8, fp
  40f722:	bf34      	ite	cc
  40f724:	4643      	movcc	r3, r8
  40f726:	465b      	movcs	r3, fp
  40f728:	4652      	mov	r2, sl
  40f72a:	4648      	mov	r0, r9
  40f72c:	f1b8 0f00 	cmp.w	r8, #0
  40f730:	d04f      	beq.n	40f7d2 <__sfvwrite_r+0xe2>
  40f732:	69e1      	ldr	r1, [r4, #28]
  40f734:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40f736:	47b8      	blx	r7
  40f738:	2800      	cmp	r0, #0
  40f73a:	dd56      	ble.n	40f7ea <__sfvwrite_r+0xfa>
  40f73c:	68b3      	ldr	r3, [r6, #8]
  40f73e:	4482      	add	sl, r0
  40f740:	1a1b      	subs	r3, r3, r0
  40f742:	ebc0 0808 	rsb	r8, r0, r8
  40f746:	60b3      	str	r3, [r6, #8]
  40f748:	2b00      	cmp	r3, #0
  40f74a:	d1e9      	bne.n	40f720 <__sfvwrite_r+0x30>
  40f74c:	2000      	movs	r0, #0
  40f74e:	b003      	add	sp, #12
  40f750:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40f754:	4648      	mov	r0, r9
  40f756:	4621      	mov	r1, r4
  40f758:	f7fe fcd0 	bl	40e0fc <__swsetup_r>
  40f75c:	2800      	cmp	r0, #0
  40f75e:	f040 8148 	bne.w	40f9f2 <__sfvwrite_r+0x302>
  40f762:	89a3      	ldrh	r3, [r4, #12]
  40f764:	6835      	ldr	r5, [r6, #0]
  40f766:	f003 0202 	and.w	r2, r3, #2
  40f76a:	b292      	uxth	r2, r2
  40f76c:	2a00      	cmp	r2, #0
  40f76e:	d1d2      	bne.n	40f716 <__sfvwrite_r+0x26>
  40f770:	f013 0a01 	ands.w	sl, r3, #1
  40f774:	d142      	bne.n	40f7fc <__sfvwrite_r+0x10c>
  40f776:	46d0      	mov	r8, sl
  40f778:	f1b8 0f00 	cmp.w	r8, #0
  40f77c:	d023      	beq.n	40f7c6 <__sfvwrite_r+0xd6>
  40f77e:	059a      	lsls	r2, r3, #22
  40f780:	68a7      	ldr	r7, [r4, #8]
  40f782:	d576      	bpl.n	40f872 <__sfvwrite_r+0x182>
  40f784:	45b8      	cmp	r8, r7
  40f786:	f0c0 80a4 	bcc.w	40f8d2 <__sfvwrite_r+0x1e2>
  40f78a:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40f78e:	f040 80b2 	bne.w	40f8f6 <__sfvwrite_r+0x206>
  40f792:	6820      	ldr	r0, [r4, #0]
  40f794:	46bb      	mov	fp, r7
  40f796:	4651      	mov	r1, sl
  40f798:	465a      	mov	r2, fp
  40f79a:	f001 f875 	bl	410888 <memmove>
  40f79e:	68a2      	ldr	r2, [r4, #8]
  40f7a0:	6821      	ldr	r1, [r4, #0]
  40f7a2:	1bd2      	subs	r2, r2, r7
  40f7a4:	eb01 030b 	add.w	r3, r1, fp
  40f7a8:	60a2      	str	r2, [r4, #8]
  40f7aa:	6023      	str	r3, [r4, #0]
  40f7ac:	4642      	mov	r2, r8
  40f7ae:	68b3      	ldr	r3, [r6, #8]
  40f7b0:	4492      	add	sl, r2
  40f7b2:	1a9b      	subs	r3, r3, r2
  40f7b4:	ebc2 0808 	rsb	r8, r2, r8
  40f7b8:	60b3      	str	r3, [r6, #8]
  40f7ba:	2b00      	cmp	r3, #0
  40f7bc:	d0c6      	beq.n	40f74c <__sfvwrite_r+0x5c>
  40f7be:	89a3      	ldrh	r3, [r4, #12]
  40f7c0:	f1b8 0f00 	cmp.w	r8, #0
  40f7c4:	d1db      	bne.n	40f77e <__sfvwrite_r+0x8e>
  40f7c6:	f8d5 a000 	ldr.w	sl, [r5]
  40f7ca:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40f7ce:	3508      	adds	r5, #8
  40f7d0:	e7d2      	b.n	40f778 <__sfvwrite_r+0x88>
  40f7d2:	f8d5 a000 	ldr.w	sl, [r5]
  40f7d6:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40f7da:	3508      	adds	r5, #8
  40f7dc:	e7a0      	b.n	40f720 <__sfvwrite_r+0x30>
  40f7de:	4648      	mov	r0, r9
  40f7e0:	4621      	mov	r1, r4
  40f7e2:	f7ff fd59 	bl	40f298 <_fflush_r>
  40f7e6:	2800      	cmp	r0, #0
  40f7e8:	d059      	beq.n	40f89e <__sfvwrite_r+0x1ae>
  40f7ea:	89a3      	ldrh	r3, [r4, #12]
  40f7ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40f7f0:	f04f 30ff 	mov.w	r0, #4294967295
  40f7f4:	81a3      	strh	r3, [r4, #12]
  40f7f6:	b003      	add	sp, #12
  40f7f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40f7fc:	4692      	mov	sl, r2
  40f7fe:	9201      	str	r2, [sp, #4]
  40f800:	4693      	mov	fp, r2
  40f802:	4690      	mov	r8, r2
  40f804:	f1b8 0f00 	cmp.w	r8, #0
  40f808:	d02b      	beq.n	40f862 <__sfvwrite_r+0x172>
  40f80a:	9f01      	ldr	r7, [sp, #4]
  40f80c:	2f00      	cmp	r7, #0
  40f80e:	d064      	beq.n	40f8da <__sfvwrite_r+0x1ea>
  40f810:	6820      	ldr	r0, [r4, #0]
  40f812:	6921      	ldr	r1, [r4, #16]
  40f814:	45c2      	cmp	sl, r8
  40f816:	bf34      	ite	cc
  40f818:	4653      	movcc	r3, sl
  40f81a:	4643      	movcs	r3, r8
  40f81c:	4288      	cmp	r0, r1
  40f81e:	461f      	mov	r7, r3
  40f820:	f8d4 c008 	ldr.w	ip, [r4, #8]
  40f824:	6962      	ldr	r2, [r4, #20]
  40f826:	d903      	bls.n	40f830 <__sfvwrite_r+0x140>
  40f828:	4494      	add	ip, r2
  40f82a:	4563      	cmp	r3, ip
  40f82c:	f300 80ae 	bgt.w	40f98c <__sfvwrite_r+0x29c>
  40f830:	4293      	cmp	r3, r2
  40f832:	db36      	blt.n	40f8a2 <__sfvwrite_r+0x1b2>
  40f834:	4613      	mov	r3, r2
  40f836:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40f838:	4648      	mov	r0, r9
  40f83a:	69e1      	ldr	r1, [r4, #28]
  40f83c:	465a      	mov	r2, fp
  40f83e:	47b8      	blx	r7
  40f840:	1e07      	subs	r7, r0, #0
  40f842:	ddd2      	ble.n	40f7ea <__sfvwrite_r+0xfa>
  40f844:	ebba 0a07 	subs.w	sl, sl, r7
  40f848:	d03a      	beq.n	40f8c0 <__sfvwrite_r+0x1d0>
  40f84a:	68b3      	ldr	r3, [r6, #8]
  40f84c:	44bb      	add	fp, r7
  40f84e:	1bdb      	subs	r3, r3, r7
  40f850:	ebc7 0808 	rsb	r8, r7, r8
  40f854:	60b3      	str	r3, [r6, #8]
  40f856:	2b00      	cmp	r3, #0
  40f858:	f43f af78 	beq.w	40f74c <__sfvwrite_r+0x5c>
  40f85c:	f1b8 0f00 	cmp.w	r8, #0
  40f860:	d1d3      	bne.n	40f80a <__sfvwrite_r+0x11a>
  40f862:	2700      	movs	r7, #0
  40f864:	f8d5 b000 	ldr.w	fp, [r5]
  40f868:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40f86c:	9701      	str	r7, [sp, #4]
  40f86e:	3508      	adds	r5, #8
  40f870:	e7c8      	b.n	40f804 <__sfvwrite_r+0x114>
  40f872:	6820      	ldr	r0, [r4, #0]
  40f874:	6923      	ldr	r3, [r4, #16]
  40f876:	4298      	cmp	r0, r3
  40f878:	d802      	bhi.n	40f880 <__sfvwrite_r+0x190>
  40f87a:	6963      	ldr	r3, [r4, #20]
  40f87c:	4598      	cmp	r8, r3
  40f87e:	d272      	bcs.n	40f966 <__sfvwrite_r+0x276>
  40f880:	45b8      	cmp	r8, r7
  40f882:	bf38      	it	cc
  40f884:	4647      	movcc	r7, r8
  40f886:	463a      	mov	r2, r7
  40f888:	4651      	mov	r1, sl
  40f88a:	f000 fffd 	bl	410888 <memmove>
  40f88e:	68a3      	ldr	r3, [r4, #8]
  40f890:	6822      	ldr	r2, [r4, #0]
  40f892:	1bdb      	subs	r3, r3, r7
  40f894:	443a      	add	r2, r7
  40f896:	60a3      	str	r3, [r4, #8]
  40f898:	6022      	str	r2, [r4, #0]
  40f89a:	2b00      	cmp	r3, #0
  40f89c:	d09f      	beq.n	40f7de <__sfvwrite_r+0xee>
  40f89e:	463a      	mov	r2, r7
  40f8a0:	e785      	b.n	40f7ae <__sfvwrite_r+0xbe>
  40f8a2:	461a      	mov	r2, r3
  40f8a4:	4659      	mov	r1, fp
  40f8a6:	9300      	str	r3, [sp, #0]
  40f8a8:	f000 ffee 	bl	410888 <memmove>
  40f8ac:	9b00      	ldr	r3, [sp, #0]
  40f8ae:	68a1      	ldr	r1, [r4, #8]
  40f8b0:	6822      	ldr	r2, [r4, #0]
  40f8b2:	1ac9      	subs	r1, r1, r3
  40f8b4:	ebba 0a07 	subs.w	sl, sl, r7
  40f8b8:	4413      	add	r3, r2
  40f8ba:	60a1      	str	r1, [r4, #8]
  40f8bc:	6023      	str	r3, [r4, #0]
  40f8be:	d1c4      	bne.n	40f84a <__sfvwrite_r+0x15a>
  40f8c0:	4648      	mov	r0, r9
  40f8c2:	4621      	mov	r1, r4
  40f8c4:	f7ff fce8 	bl	40f298 <_fflush_r>
  40f8c8:	2800      	cmp	r0, #0
  40f8ca:	d18e      	bne.n	40f7ea <__sfvwrite_r+0xfa>
  40f8cc:	f8cd a004 	str.w	sl, [sp, #4]
  40f8d0:	e7bb      	b.n	40f84a <__sfvwrite_r+0x15a>
  40f8d2:	6820      	ldr	r0, [r4, #0]
  40f8d4:	4647      	mov	r7, r8
  40f8d6:	46c3      	mov	fp, r8
  40f8d8:	e75d      	b.n	40f796 <__sfvwrite_r+0xa6>
  40f8da:	4658      	mov	r0, fp
  40f8dc:	210a      	movs	r1, #10
  40f8de:	4642      	mov	r2, r8
  40f8e0:	f000 ff88 	bl	4107f4 <memchr>
  40f8e4:	2800      	cmp	r0, #0
  40f8e6:	d07f      	beq.n	40f9e8 <__sfvwrite_r+0x2f8>
  40f8e8:	f100 0a01 	add.w	sl, r0, #1
  40f8ec:	2701      	movs	r7, #1
  40f8ee:	ebcb 0a0a 	rsb	sl, fp, sl
  40f8f2:	9701      	str	r7, [sp, #4]
  40f8f4:	e78c      	b.n	40f810 <__sfvwrite_r+0x120>
  40f8f6:	6822      	ldr	r2, [r4, #0]
  40f8f8:	6921      	ldr	r1, [r4, #16]
  40f8fa:	6967      	ldr	r7, [r4, #20]
  40f8fc:	ebc1 0c02 	rsb	ip, r1, r2
  40f900:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  40f904:	f10c 0201 	add.w	r2, ip, #1
  40f908:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  40f90c:	4442      	add	r2, r8
  40f90e:	107f      	asrs	r7, r7, #1
  40f910:	4297      	cmp	r7, r2
  40f912:	bf34      	ite	cc
  40f914:	4617      	movcc	r7, r2
  40f916:	463a      	movcs	r2, r7
  40f918:	055b      	lsls	r3, r3, #21
  40f91a:	d54f      	bpl.n	40f9bc <__sfvwrite_r+0x2cc>
  40f91c:	4611      	mov	r1, r2
  40f91e:	4648      	mov	r0, r9
  40f920:	f8cd c000 	str.w	ip, [sp]
  40f924:	f000 fcca 	bl	4102bc <_malloc_r>
  40f928:	f8dd c000 	ldr.w	ip, [sp]
  40f92c:	4683      	mov	fp, r0
  40f92e:	2800      	cmp	r0, #0
  40f930:	d062      	beq.n	40f9f8 <__sfvwrite_r+0x308>
  40f932:	4662      	mov	r2, ip
  40f934:	6921      	ldr	r1, [r4, #16]
  40f936:	f8cd c000 	str.w	ip, [sp]
  40f93a:	f7fa ff93 	bl	40a864 <memcpy>
  40f93e:	89a2      	ldrh	r2, [r4, #12]
  40f940:	f8dd c000 	ldr.w	ip, [sp]
  40f944:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40f948:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40f94c:	81a2      	strh	r2, [r4, #12]
  40f94e:	eb0b 000c 	add.w	r0, fp, ip
  40f952:	ebcc 0207 	rsb	r2, ip, r7
  40f956:	f8c4 b010 	str.w	fp, [r4, #16]
  40f95a:	6167      	str	r7, [r4, #20]
  40f95c:	6020      	str	r0, [r4, #0]
  40f95e:	60a2      	str	r2, [r4, #8]
  40f960:	4647      	mov	r7, r8
  40f962:	46c3      	mov	fp, r8
  40f964:	e717      	b.n	40f796 <__sfvwrite_r+0xa6>
  40f966:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
  40f96a:	4590      	cmp	r8, r2
  40f96c:	bf38      	it	cc
  40f96e:	4642      	movcc	r2, r8
  40f970:	fb92 f2f3 	sdiv	r2, r2, r3
  40f974:	fb02 f303 	mul.w	r3, r2, r3
  40f978:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40f97a:	4648      	mov	r0, r9
  40f97c:	69e1      	ldr	r1, [r4, #28]
  40f97e:	4652      	mov	r2, sl
  40f980:	47b8      	blx	r7
  40f982:	2800      	cmp	r0, #0
  40f984:	f77f af31 	ble.w	40f7ea <__sfvwrite_r+0xfa>
  40f988:	4602      	mov	r2, r0
  40f98a:	e710      	b.n	40f7ae <__sfvwrite_r+0xbe>
  40f98c:	4662      	mov	r2, ip
  40f98e:	4659      	mov	r1, fp
  40f990:	f8cd c000 	str.w	ip, [sp]
  40f994:	f000 ff78 	bl	410888 <memmove>
  40f998:	f8dd c000 	ldr.w	ip, [sp]
  40f99c:	6823      	ldr	r3, [r4, #0]
  40f99e:	4648      	mov	r0, r9
  40f9a0:	4463      	add	r3, ip
  40f9a2:	6023      	str	r3, [r4, #0]
  40f9a4:	4621      	mov	r1, r4
  40f9a6:	f8cd c000 	str.w	ip, [sp]
  40f9aa:	f7ff fc75 	bl	40f298 <_fflush_r>
  40f9ae:	f8dd c000 	ldr.w	ip, [sp]
  40f9b2:	2800      	cmp	r0, #0
  40f9b4:	f47f af19 	bne.w	40f7ea <__sfvwrite_r+0xfa>
  40f9b8:	4667      	mov	r7, ip
  40f9ba:	e743      	b.n	40f844 <__sfvwrite_r+0x154>
  40f9bc:	4648      	mov	r0, r9
  40f9be:	f8cd c000 	str.w	ip, [sp]
  40f9c2:	f001 fc19 	bl	4111f8 <_realloc_r>
  40f9c6:	f8dd c000 	ldr.w	ip, [sp]
  40f9ca:	4683      	mov	fp, r0
  40f9cc:	2800      	cmp	r0, #0
  40f9ce:	d1be      	bne.n	40f94e <__sfvwrite_r+0x25e>
  40f9d0:	4648      	mov	r0, r9
  40f9d2:	6921      	ldr	r1, [r4, #16]
  40f9d4:	f7ff fdc0 	bl	40f558 <_free_r>
  40f9d8:	89a3      	ldrh	r3, [r4, #12]
  40f9da:	220c      	movs	r2, #12
  40f9dc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40f9e0:	b29b      	uxth	r3, r3
  40f9e2:	f8c9 2000 	str.w	r2, [r9]
  40f9e6:	e701      	b.n	40f7ec <__sfvwrite_r+0xfc>
  40f9e8:	2701      	movs	r7, #1
  40f9ea:	f108 0a01 	add.w	sl, r8, #1
  40f9ee:	9701      	str	r7, [sp, #4]
  40f9f0:	e70e      	b.n	40f810 <__sfvwrite_r+0x120>
  40f9f2:	f04f 30ff 	mov.w	r0, #4294967295
  40f9f6:	e6aa      	b.n	40f74e <__sfvwrite_r+0x5e>
  40f9f8:	230c      	movs	r3, #12
  40f9fa:	f8c9 3000 	str.w	r3, [r9]
  40f9fe:	89a3      	ldrh	r3, [r4, #12]
  40fa00:	e6f4      	b.n	40f7ec <__sfvwrite_r+0xfc>
  40fa02:	bf00      	nop
  40fa04:	7ffffc00 	.word	0x7ffffc00

0040fa08 <_fwalk>:
  40fa08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40fa0c:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  40fa10:	4688      	mov	r8, r1
  40fa12:	d019      	beq.n	40fa48 <_fwalk+0x40>
  40fa14:	2600      	movs	r6, #0
  40fa16:	687d      	ldr	r5, [r7, #4]
  40fa18:	68bc      	ldr	r4, [r7, #8]
  40fa1a:	3d01      	subs	r5, #1
  40fa1c:	d40e      	bmi.n	40fa3c <_fwalk+0x34>
  40fa1e:	89a3      	ldrh	r3, [r4, #12]
  40fa20:	3d01      	subs	r5, #1
  40fa22:	2b01      	cmp	r3, #1
  40fa24:	d906      	bls.n	40fa34 <_fwalk+0x2c>
  40fa26:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  40fa2a:	4620      	mov	r0, r4
  40fa2c:	3301      	adds	r3, #1
  40fa2e:	d001      	beq.n	40fa34 <_fwalk+0x2c>
  40fa30:	47c0      	blx	r8
  40fa32:	4306      	orrs	r6, r0
  40fa34:	1c6b      	adds	r3, r5, #1
  40fa36:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40fa3a:	d1f0      	bne.n	40fa1e <_fwalk+0x16>
  40fa3c:	683f      	ldr	r7, [r7, #0]
  40fa3e:	2f00      	cmp	r7, #0
  40fa40:	d1e9      	bne.n	40fa16 <_fwalk+0xe>
  40fa42:	4630      	mov	r0, r6
  40fa44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40fa48:	463e      	mov	r6, r7
  40fa4a:	4630      	mov	r0, r6
  40fa4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040fa50 <rshift>:
  40fa50:	6902      	ldr	r2, [r0, #16]
  40fa52:	114b      	asrs	r3, r1, #5
  40fa54:	4293      	cmp	r3, r2
  40fa56:	e92d 01f0 	stmdb	sp!, {r4, r5, r6, r7, r8}
  40fa5a:	f100 0814 	add.w	r8, r0, #20
  40fa5e:	da28      	bge.n	40fab2 <rshift+0x62>
  40fa60:	f011 0c1f 	ands.w	ip, r1, #31
  40fa64:	eb08 0282 	add.w	r2, r8, r2, lsl #2
  40fa68:	eb08 0783 	add.w	r7, r8, r3, lsl #2
  40fa6c:	d028      	beq.n	40fac0 <rshift+0x70>
  40fa6e:	f858 4023 	ldr.w	r4, [r8, r3, lsl #2]
  40fa72:	1d3b      	adds	r3, r7, #4
  40fa74:	429a      	cmp	r2, r3
  40fa76:	fa24 f40c 	lsr.w	r4, r4, ip
  40fa7a:	f1cc 0120 	rsb	r1, ip, #32
  40fa7e:	d935      	bls.n	40faec <rshift+0x9c>
  40fa80:	4645      	mov	r5, r8
  40fa82:	681e      	ldr	r6, [r3, #0]
  40fa84:	408e      	lsls	r6, r1
  40fa86:	4334      	orrs	r4, r6
  40fa88:	f845 4b04 	str.w	r4, [r5], #4
  40fa8c:	f853 4b04 	ldr.w	r4, [r3], #4
  40fa90:	4293      	cmp	r3, r2
  40fa92:	fa24 f40c 	lsr.w	r4, r4, ip
  40fa96:	d3f4      	bcc.n	40fa82 <rshift+0x32>
  40fa98:	1bd3      	subs	r3, r2, r7
  40fa9a:	3b05      	subs	r3, #5
  40fa9c:	f023 0303 	bic.w	r3, r3, #3
  40faa0:	3304      	adds	r3, #4
  40faa2:	4443      	add	r3, r8
  40faa4:	601c      	str	r4, [r3, #0]
  40faa6:	b104      	cbz	r4, 40faaa <rshift+0x5a>
  40faa8:	3304      	adds	r3, #4
  40faaa:	ebc8 0303 	rsb	r3, r8, r3
  40faae:	109b      	asrs	r3, r3, #2
  40fab0:	e016      	b.n	40fae0 <rshift+0x90>
  40fab2:	2300      	movs	r3, #0
  40fab4:	6103      	str	r3, [r0, #16]
  40fab6:	2300      	movs	r3, #0
  40fab8:	6143      	str	r3, [r0, #20]
  40faba:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
  40fabe:	4770      	bx	lr
  40fac0:	42ba      	cmp	r2, r7
  40fac2:	d9f6      	bls.n	40fab2 <rshift+0x62>
  40fac4:	4641      	mov	r1, r8
  40fac6:	463b      	mov	r3, r7
  40fac8:	f853 4b04 	ldr.w	r4, [r3], #4
  40facc:	429a      	cmp	r2, r3
  40face:	f841 4b04 	str.w	r4, [r1], #4
  40fad2:	d8f9      	bhi.n	40fac8 <rshift+0x78>
  40fad4:	43fb      	mvns	r3, r7
  40fad6:	4413      	add	r3, r2
  40fad8:	f023 0303 	bic.w	r3, r3, #3
  40fadc:	3304      	adds	r3, #4
  40fade:	109b      	asrs	r3, r3, #2
  40fae0:	6103      	str	r3, [r0, #16]
  40fae2:	2b00      	cmp	r3, #0
  40fae4:	d0e7      	beq.n	40fab6 <rshift+0x66>
  40fae6:	e8bd 01f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8}
  40faea:	4770      	bx	lr
  40faec:	4643      	mov	r3, r8
  40faee:	e7d9      	b.n	40faa4 <rshift+0x54>

0040faf0 <__gethex>:
  40faf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40faf4:	b08b      	sub	sp, #44	; 0x2c
  40faf6:	4688      	mov	r8, r1
  40faf8:	9206      	str	r2, [sp, #24]
  40fafa:	9309      	str	r3, [sp, #36]	; 0x24
  40fafc:	9007      	str	r0, [sp, #28]
  40fafe:	f000 fb61 	bl	4101c4 <_localeconv_r>
  40fb02:	6800      	ldr	r0, [r0, #0]
  40fb04:	9002      	str	r0, [sp, #8]
  40fb06:	f7fb f939 	bl	40ad7c <strlen>
  40fb0a:	f8d8 3000 	ldr.w	r3, [r8]
  40fb0e:	9902      	ldr	r1, [sp, #8]
  40fb10:	789a      	ldrb	r2, [r3, #2]
  40fb12:	4401      	add	r1, r0
  40fb14:	2a30      	cmp	r2, #48	; 0x30
  40fb16:	9003      	str	r0, [sp, #12]
  40fb18:	f811 ac01 	ldrb.w	sl, [r1, #-1]
  40fb1c:	f103 0502 	add.w	r5, r3, #2
  40fb20:	f040 81a4 	bne.w	40fe6c <__gethex+0x37c>
  40fb24:	3303      	adds	r3, #3
  40fb26:	2700      	movs	r7, #0
  40fb28:	461d      	mov	r5, r3
  40fb2a:	f813 2b01 	ldrb.w	r2, [r3], #1
  40fb2e:	3701      	adds	r7, #1
  40fb30:	2a30      	cmp	r2, #48	; 0x30
  40fb32:	d0f9      	beq.n	40fb28 <__gethex+0x38>
  40fb34:	4eb0      	ldr	r6, [pc, #704]	; (40fdf8 <__gethex+0x308>)
  40fb36:	5cb4      	ldrb	r4, [r6, r2]
  40fb38:	2c00      	cmp	r4, #0
  40fb3a:	f000 80f3 	beq.w	40fd24 <__gethex+0x234>
  40fb3e:	782b      	ldrb	r3, [r5, #0]
  40fb40:	f04f 0900 	mov.w	r9, #0
  40fb44:	5cf3      	ldrb	r3, [r6, r3]
  40fb46:	46cb      	mov	fp, r9
  40fb48:	2b00      	cmp	r3, #0
  40fb4a:	f000 8197 	beq.w	40fe7c <__gethex+0x38c>
  40fb4e:	1c6b      	adds	r3, r5, #1
  40fb50:	781a      	ldrb	r2, [r3, #0]
  40fb52:	461c      	mov	r4, r3
  40fb54:	5cb2      	ldrb	r2, [r6, r2]
  40fb56:	3301      	adds	r3, #1
  40fb58:	2a00      	cmp	r2, #0
  40fb5a:	d1f9      	bne.n	40fb50 <__gethex+0x60>
  40fb5c:	4620      	mov	r0, r4
  40fb5e:	9902      	ldr	r1, [sp, #8]
  40fb60:	9a03      	ldr	r2, [sp, #12]
  40fb62:	f7fb f93b 	bl	40addc <strncmp>
  40fb66:	b1e0      	cbz	r0, 40fba2 <__gethex+0xb2>
  40fb68:	7823      	ldrb	r3, [r4, #0]
  40fb6a:	f1bb 0f00 	cmp.w	fp, #0
  40fb6e:	f000 816b 	beq.w	40fe48 <__gethex+0x358>
  40fb72:	ebc4 0b0b 	rsb	fp, r4, fp
  40fb76:	ea4f 028b 	mov.w	r2, fp, lsl #2
  40fb7a:	9204      	str	r2, [sp, #16]
  40fb7c:	2b50      	cmp	r3, #80	; 0x50
  40fb7e:	f000 809e 	beq.w	40fcbe <__gethex+0x1ce>
  40fb82:	2b70      	cmp	r3, #112	; 0x70
  40fb84:	f000 809b 	beq.w	40fcbe <__gethex+0x1ce>
  40fb88:	4623      	mov	r3, r4
  40fb8a:	f8c8 3000 	str.w	r3, [r8]
  40fb8e:	f1b9 0f00 	cmp.w	r9, #0
  40fb92:	d00c      	beq.n	40fbae <__gethex+0xbe>
  40fb94:	2f00      	cmp	r7, #0
  40fb96:	bf0c      	ite	eq
  40fb98:	2006      	moveq	r0, #6
  40fb9a:	2000      	movne	r0, #0
  40fb9c:	b00b      	add	sp, #44	; 0x2c
  40fb9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40fba2:	f1bb 0f00 	cmp.w	fp, #0
  40fba6:	f000 818b 	beq.w	40fec0 <__gethex+0x3d0>
  40fbaa:	7823      	ldrb	r3, [r4, #0]
  40fbac:	e7e1      	b.n	40fb72 <__gethex+0x82>
  40fbae:	1b63      	subs	r3, r4, r5
  40fbb0:	3b01      	subs	r3, #1
  40fbb2:	2b07      	cmp	r3, #7
  40fbb4:	4649      	mov	r1, r9
  40fbb6:	dd04      	ble.n	40fbc2 <__gethex+0xd2>
  40fbb8:	105b      	asrs	r3, r3, #1
  40fbba:	2b07      	cmp	r3, #7
  40fbbc:	f101 0101 	add.w	r1, r1, #1
  40fbc0:	dcfa      	bgt.n	40fbb8 <__gethex+0xc8>
  40fbc2:	9807      	ldr	r0, [sp, #28]
  40fbc4:	f000 feca 	bl	41095c <_Balloc>
  40fbc8:	42a5      	cmp	r5, r4
  40fbca:	f100 0314 	add.w	r3, r0, #20
  40fbce:	9005      	str	r0, [sp, #20]
  40fbd0:	9308      	str	r3, [sp, #32]
  40fbd2:	f080 81cc 	bcs.w	40ff6e <__gethex+0x47e>
  40fbd6:	469b      	mov	fp, r3
  40fbd8:	9b03      	ldr	r3, [sp, #12]
  40fbda:	f04f 0900 	mov.w	r9, #0
  40fbde:	464f      	mov	r7, r9
  40fbe0:	f1c3 0c01 	rsb	ip, r3, #1
  40fbe4:	e00f      	b.n	40fc06 <__gethex+0x116>
  40fbe6:	2f20      	cmp	r7, #32
  40fbe8:	d060      	beq.n	40fcac <__gethex+0x1bc>
  40fbea:	463a      	mov	r2, r7
  40fbec:	3704      	adds	r7, #4
  40fbee:	f814 3c01 	ldrb.w	r3, [r4, #-1]
  40fbf2:	4545      	cmp	r5, r8
  40fbf4:	5cf3      	ldrb	r3, [r6, r3]
  40fbf6:	f003 030f 	and.w	r3, r3, #15
  40fbfa:	fa03 f302 	lsl.w	r3, r3, r2
  40fbfe:	ea49 0903 	orr.w	r9, r9, r3
  40fc02:	d21a      	bcs.n	40fc3a <__gethex+0x14a>
  40fc04:	4644      	mov	r4, r8
  40fc06:	f814 3c01 	ldrb.w	r3, [r4, #-1]
  40fc0a:	f104 38ff 	add.w	r8, r4, #4294967295
  40fc0e:	4553      	cmp	r3, sl
  40fc10:	d1e9      	bne.n	40fbe6 <__gethex+0xf6>
  40fc12:	eb08 030c 	add.w	r3, r8, ip
  40fc16:	429d      	cmp	r5, r3
  40fc18:	d8e5      	bhi.n	40fbe6 <__gethex+0xf6>
  40fc1a:	4618      	mov	r0, r3
  40fc1c:	9902      	ldr	r1, [sp, #8]
  40fc1e:	9a03      	ldr	r2, [sp, #12]
  40fc20:	9301      	str	r3, [sp, #4]
  40fc22:	f8cd c000 	str.w	ip, [sp]
  40fc26:	f7fb f8d9 	bl	40addc <strncmp>
  40fc2a:	9b01      	ldr	r3, [sp, #4]
  40fc2c:	f8dd c000 	ldr.w	ip, [sp]
  40fc30:	2800      	cmp	r0, #0
  40fc32:	d1d8      	bne.n	40fbe6 <__gethex+0xf6>
  40fc34:	4698      	mov	r8, r3
  40fc36:	4545      	cmp	r5, r8
  40fc38:	d3e4      	bcc.n	40fc04 <__gethex+0x114>
  40fc3a:	9b08      	ldr	r3, [sp, #32]
  40fc3c:	f84b 9b04 	str.w	r9, [fp], #4
  40fc40:	9805      	ldr	r0, [sp, #20]
  40fc42:	ebc3 0b0b 	rsb	fp, r3, fp
  40fc46:	ea4f 03ab 	mov.w	r3, fp, asr #2
  40fc4a:	6103      	str	r3, [r0, #16]
  40fc4c:	4648      	mov	r0, r9
  40fc4e:	015d      	lsls	r5, r3, #5
  40fc50:	f000 ff4a 	bl	410ae8 <__hi0bits>
  40fc54:	9906      	ldr	r1, [sp, #24]
  40fc56:	1a28      	subs	r0, r5, r0
  40fc58:	680c      	ldr	r4, [r1, #0]
  40fc5a:	42a0      	cmp	r0, r4
  40fc5c:	f300 80ce 	bgt.w	40fdfc <__gethex+0x30c>
  40fc60:	f2c0 80f5 	blt.w	40fe4e <__gethex+0x35e>
  40fc64:	2600      	movs	r6, #0
  40fc66:	9806      	ldr	r0, [sp, #24]
  40fc68:	9904      	ldr	r1, [sp, #16]
  40fc6a:	6883      	ldr	r3, [r0, #8]
  40fc6c:	4299      	cmp	r1, r3
  40fc6e:	f300 8091 	bgt.w	40fd94 <__gethex+0x2a4>
  40fc72:	9806      	ldr	r0, [sp, #24]
  40fc74:	9904      	ldr	r1, [sp, #16]
  40fc76:	6843      	ldr	r3, [r0, #4]
  40fc78:	4299      	cmp	r1, r3
  40fc7a:	f280 80a1 	bge.w	40fdc0 <__gethex+0x2d0>
  40fc7e:	1a5d      	subs	r5, r3, r1
  40fc80:	42ac      	cmp	r4, r5
  40fc82:	f300 80fd 	bgt.w	40fe80 <__gethex+0x390>
  40fc86:	68c2      	ldr	r2, [r0, #12]
  40fc88:	2a02      	cmp	r2, #2
  40fc8a:	f000 8186 	beq.w	40ff9a <__gethex+0x4aa>
  40fc8e:	2a03      	cmp	r2, #3
  40fc90:	f000 8154 	beq.w	40ff3c <__gethex+0x44c>
  40fc94:	2a01      	cmp	r2, #1
  40fc96:	f000 8171 	beq.w	40ff7c <__gethex+0x48c>
  40fc9a:	9807      	ldr	r0, [sp, #28]
  40fc9c:	9905      	ldr	r1, [sp, #20]
  40fc9e:	f000 fe83 	bl	4109a8 <_Bfree>
  40fca2:	9a14      	ldr	r2, [sp, #80]	; 0x50
  40fca4:	2300      	movs	r3, #0
  40fca6:	6013      	str	r3, [r2, #0]
  40fca8:	2050      	movs	r0, #80	; 0x50
  40fcaa:	e777      	b.n	40fb9c <__gethex+0xac>
  40fcac:	f8cb 9000 	str.w	r9, [fp]
  40fcb0:	f04f 0900 	mov.w	r9, #0
  40fcb4:	f10b 0b04 	add.w	fp, fp, #4
  40fcb8:	464a      	mov	r2, r9
  40fcba:	2704      	movs	r7, #4
  40fcbc:	e797      	b.n	40fbee <__gethex+0xfe>
  40fcbe:	7863      	ldrb	r3, [r4, #1]
  40fcc0:	2b2b      	cmp	r3, #43	; 0x2b
  40fcc2:	f000 8096 	beq.w	40fdf2 <__gethex+0x302>
  40fcc6:	2b2d      	cmp	r3, #45	; 0x2d
  40fcc8:	d06f      	beq.n	40fdaa <__gethex+0x2ba>
  40fcca:	1c60      	adds	r0, r4, #1
  40fccc:	f04f 0b00 	mov.w	fp, #0
  40fcd0:	5cf2      	ldrb	r2, [r6, r3]
  40fcd2:	4b49      	ldr	r3, [pc, #292]	; (40fdf8 <__gethex+0x308>)
  40fcd4:	1e51      	subs	r1, r2, #1
  40fcd6:	2918      	cmp	r1, #24
  40fcd8:	f63f af56 	bhi.w	40fb88 <__gethex+0x98>
  40fcdc:	7841      	ldrb	r1, [r0, #1]
  40fcde:	3a10      	subs	r2, #16
  40fce0:	5c59      	ldrb	r1, [r3, r1]
  40fce2:	1c43      	adds	r3, r0, #1
  40fce4:	f101 3cff 	add.w	ip, r1, #4294967295
  40fce8:	f1bc 0f18 	cmp.w	ip, #24
  40fcec:	d812      	bhi.n	40fd14 <__gethex+0x224>
  40fcee:	3002      	adds	r0, #2
  40fcf0:	f890 c000 	ldrb.w	ip, [r0]
  40fcf4:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  40fcf8:	eb01 0242 	add.w	r2, r1, r2, lsl #1
  40fcfc:	f816 100c 	ldrb.w	r1, [r6, ip]
  40fd00:	4603      	mov	r3, r0
  40fd02:	f101 3cff 	add.w	ip, r1, #4294967295
  40fd06:	f1bc 0f18 	cmp.w	ip, #24
  40fd0a:	f1a2 0210 	sub.w	r2, r2, #16
  40fd0e:	f100 0001 	add.w	r0, r0, #1
  40fd12:	d9ed      	bls.n	40fcf0 <__gethex+0x200>
  40fd14:	f1bb 0f00 	cmp.w	fp, #0
  40fd18:	d000      	beq.n	40fd1c <__gethex+0x22c>
  40fd1a:	4252      	negs	r2, r2
  40fd1c:	9804      	ldr	r0, [sp, #16]
  40fd1e:	4410      	add	r0, r2
  40fd20:	9004      	str	r0, [sp, #16]
  40fd22:	e732      	b.n	40fb8a <__gethex+0x9a>
  40fd24:	4628      	mov	r0, r5
  40fd26:	9902      	ldr	r1, [sp, #8]
  40fd28:	9a03      	ldr	r2, [sp, #12]
  40fd2a:	f7fb f857 	bl	40addc <strncmp>
  40fd2e:	2800      	cmp	r0, #0
  40fd30:	d140      	bne.n	40fdb4 <__gethex+0x2c4>
  40fd32:	9803      	ldr	r0, [sp, #12]
  40fd34:	5c2b      	ldrb	r3, [r5, r0]
  40fd36:	4604      	mov	r4, r0
  40fd38:	5cf2      	ldrb	r2, [r6, r3]
  40fd3a:	442c      	add	r4, r5
  40fd3c:	2a00      	cmp	r2, #0
  40fd3e:	f000 8097 	beq.w	40fe70 <__gethex+0x380>
  40fd42:	2b30      	cmp	r3, #48	; 0x30
  40fd44:	f040 8142 	bne.w	40ffcc <__gethex+0x4dc>
  40fd48:	1c62      	adds	r2, r4, #1
  40fd4a:	7813      	ldrb	r3, [r2, #0]
  40fd4c:	4615      	mov	r5, r2
  40fd4e:	2b30      	cmp	r3, #48	; 0x30
  40fd50:	f102 0201 	add.w	r2, r2, #1
  40fd54:	d0f9      	beq.n	40fd4a <__gethex+0x25a>
  40fd56:	5cf3      	ldrb	r3, [r6, r3]
  40fd58:	f1d3 0901 	rsbs	r9, r3, #1
  40fd5c:	46a3      	mov	fp, r4
  40fd5e:	bf38      	it	cc
  40fd60:	f04f 0900 	movcc.w	r9, #0
  40fd64:	2701      	movs	r7, #1
  40fd66:	e6ef      	b.n	40fb48 <__gethex+0x58>
  40fd68:	4447      	add	r7, r8
  40fd6a:	f857 0c04 	ldr.w	r0, [r7, #-4]
  40fd6e:	f000 febb 	bl	410ae8 <__hi0bits>
  40fd72:	f1c4 0320 	rsb	r3, r4, #32
  40fd76:	4298      	cmp	r0, r3
  40fd78:	f280 80dc 	bge.w	40ff34 <__gethex+0x444>
  40fd7c:	9805      	ldr	r0, [sp, #20]
  40fd7e:	2101      	movs	r1, #1
  40fd80:	f7ff fe66 	bl	40fa50 <rshift>
  40fd84:	9806      	ldr	r0, [sp, #24]
  40fd86:	9904      	ldr	r1, [sp, #16]
  40fd88:	6883      	ldr	r3, [r0, #8]
  40fd8a:	3101      	adds	r1, #1
  40fd8c:	4299      	cmp	r1, r3
  40fd8e:	9104      	str	r1, [sp, #16]
  40fd90:	f340 80d0 	ble.w	40ff34 <__gethex+0x444>
  40fd94:	9807      	ldr	r0, [sp, #28]
  40fd96:	9905      	ldr	r1, [sp, #20]
  40fd98:	f000 fe06 	bl	4109a8 <_Bfree>
  40fd9c:	9a14      	ldr	r2, [sp, #80]	; 0x50
  40fd9e:	2300      	movs	r3, #0
  40fda0:	20a3      	movs	r0, #163	; 0xa3
  40fda2:	6013      	str	r3, [r2, #0]
  40fda4:	b00b      	add	sp, #44	; 0x2c
  40fda6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40fdaa:	f04f 0b01 	mov.w	fp, #1
  40fdae:	78a3      	ldrb	r3, [r4, #2]
  40fdb0:	1ca0      	adds	r0, r4, #2
  40fdb2:	e78d      	b.n	40fcd0 <__gethex+0x1e0>
  40fdb4:	9404      	str	r4, [sp, #16]
  40fdb6:	782b      	ldrb	r3, [r5, #0]
  40fdb8:	462c      	mov	r4, r5
  40fdba:	f04f 0901 	mov.w	r9, #1
  40fdbe:	e6dd      	b.n	40fb7c <__gethex+0x8c>
  40fdc0:	2501      	movs	r5, #1
  40fdc2:	b166      	cbz	r6, 40fdde <__gethex+0x2ee>
  40fdc4:	9806      	ldr	r0, [sp, #24]
  40fdc6:	68c3      	ldr	r3, [r0, #12]
  40fdc8:	2b02      	cmp	r3, #2
  40fdca:	f000 808a 	beq.w	40fee2 <__gethex+0x3f2>
  40fdce:	2b03      	cmp	r3, #3
  40fdd0:	f000 808b 	beq.w	40feea <__gethex+0x3fa>
  40fdd4:	2b01      	cmp	r3, #1
  40fdd6:	f000 80c1 	beq.w	40ff5c <__gethex+0x46c>
  40fdda:	f045 0510 	orr.w	r5, r5, #16
  40fdde:	9b05      	ldr	r3, [sp, #20]
  40fde0:	9814      	ldr	r0, [sp, #80]	; 0x50
  40fde2:	9909      	ldr	r1, [sp, #36]	; 0x24
  40fde4:	6003      	str	r3, [r0, #0]
  40fde6:	9b04      	ldr	r3, [sp, #16]
  40fde8:	4628      	mov	r0, r5
  40fdea:	600b      	str	r3, [r1, #0]
  40fdec:	b00b      	add	sp, #44	; 0x2c
  40fdee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40fdf2:	f04f 0b00 	mov.w	fp, #0
  40fdf6:	e7da      	b.n	40fdae <__gethex+0x2be>
  40fdf8:	00412fa4 	.word	0x00412fa4
  40fdfc:	1b05      	subs	r5, r0, r4
  40fdfe:	4629      	mov	r1, r5
  40fe00:	9805      	ldr	r0, [sp, #20]
  40fe02:	f001 f9c9 	bl	411198 <__any_on>
  40fe06:	2800      	cmp	r0, #0
  40fe08:	d036      	beq.n	40fe78 <__gethex+0x388>
  40fe0a:	1e6b      	subs	r3, r5, #1
  40fe0c:	f003 011f 	and.w	r1, r3, #31
  40fe10:	2601      	movs	r6, #1
  40fe12:	fa06 f101 	lsl.w	r1, r6, r1
  40fe16:	9808      	ldr	r0, [sp, #32]
  40fe18:	115a      	asrs	r2, r3, #5
  40fe1a:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
  40fe1e:	4211      	tst	r1, r2
  40fe20:	d00a      	beq.n	40fe38 <__gethex+0x348>
  40fe22:	42b3      	cmp	r3, r6
  40fe24:	f340 80a8 	ble.w	40ff78 <__gethex+0x488>
  40fe28:	9805      	ldr	r0, [sp, #20]
  40fe2a:	1ea9      	subs	r1, r5, #2
  40fe2c:	f001 f9b4 	bl	411198 <__any_on>
  40fe30:	2800      	cmp	r0, #0
  40fe32:	f000 80a1 	beq.w	40ff78 <__gethex+0x488>
  40fe36:	2603      	movs	r6, #3
  40fe38:	9b04      	ldr	r3, [sp, #16]
  40fe3a:	4629      	mov	r1, r5
  40fe3c:	442b      	add	r3, r5
  40fe3e:	9805      	ldr	r0, [sp, #20]
  40fe40:	9304      	str	r3, [sp, #16]
  40fe42:	f7ff fe05 	bl	40fa50 <rshift>
  40fe46:	e70e      	b.n	40fc66 <__gethex+0x176>
  40fe48:	f8cd b010 	str.w	fp, [sp, #16]
  40fe4c:	e696      	b.n	40fb7c <__gethex+0x8c>
  40fe4e:	1a25      	subs	r5, r4, r0
  40fe50:	9905      	ldr	r1, [sp, #20]
  40fe52:	462a      	mov	r2, r5
  40fe54:	9807      	ldr	r0, [sp, #28]
  40fe56:	f000 ff8b 	bl	410d70 <__lshift>
  40fe5a:	9b04      	ldr	r3, [sp, #16]
  40fe5c:	9005      	str	r0, [sp, #20]
  40fe5e:	1b5b      	subs	r3, r3, r5
  40fe60:	9304      	str	r3, [sp, #16]
  40fe62:	f100 0314 	add.w	r3, r0, #20
  40fe66:	9308      	str	r3, [sp, #32]
  40fe68:	2600      	movs	r6, #0
  40fe6a:	e6fc      	b.n	40fc66 <__gethex+0x176>
  40fe6c:	2700      	movs	r7, #0
  40fe6e:	e661      	b.n	40fb34 <__gethex+0x44>
  40fe70:	9204      	str	r2, [sp, #16]
  40fe72:	f04f 0901 	mov.w	r9, #1
  40fe76:	e681      	b.n	40fb7c <__gethex+0x8c>
  40fe78:	4606      	mov	r6, r0
  40fe7a:	e7dd      	b.n	40fe38 <__gethex+0x348>
  40fe7c:	462c      	mov	r4, r5
  40fe7e:	e66d      	b.n	40fb5c <__gethex+0x6c>
  40fe80:	1e6f      	subs	r7, r5, #1
  40fe82:	2e00      	cmp	r6, #0
  40fe84:	d158      	bne.n	40ff38 <__gethex+0x448>
  40fe86:	2f00      	cmp	r7, #0
  40fe88:	dd04      	ble.n	40fe94 <__gethex+0x3a4>
  40fe8a:	9805      	ldr	r0, [sp, #20]
  40fe8c:	4639      	mov	r1, r7
  40fe8e:	f001 f983 	bl	411198 <__any_on>
  40fe92:	4606      	mov	r6, r0
  40fe94:	f007 031f 	and.w	r3, r7, #31
  40fe98:	2201      	movs	r2, #1
  40fe9a:	409a      	lsls	r2, r3
  40fe9c:	9808      	ldr	r0, [sp, #32]
  40fe9e:	117f      	asrs	r7, r7, #5
  40fea0:	f850 3027 	ldr.w	r3, [r0, r7, lsl #2]
  40fea4:	4629      	mov	r1, r5
  40fea6:	421a      	tst	r2, r3
  40fea8:	9805      	ldr	r0, [sp, #20]
  40feaa:	bf18      	it	ne
  40feac:	f046 0602 	orrne.w	r6, r6, #2
  40feb0:	f7ff fdce 	bl	40fa50 <rshift>
  40feb4:	9b06      	ldr	r3, [sp, #24]
  40feb6:	1b64      	subs	r4, r4, r5
  40feb8:	685b      	ldr	r3, [r3, #4]
  40feba:	2502      	movs	r5, #2
  40febc:	9304      	str	r3, [sp, #16]
  40febe:	e780      	b.n	40fdc2 <__gethex+0x2d2>
  40fec0:	9903      	ldr	r1, [sp, #12]
  40fec2:	5c63      	ldrb	r3, [r4, r1]
  40fec4:	468b      	mov	fp, r1
  40fec6:	5cf2      	ldrb	r2, [r6, r3]
  40fec8:	44a3      	add	fp, r4
  40feca:	2a00      	cmp	r2, #0
  40fecc:	f000 8081 	beq.w	40ffd2 <__gethex+0x4e2>
  40fed0:	f10b 0201 	add.w	r2, fp, #1
  40fed4:	7813      	ldrb	r3, [r2, #0]
  40fed6:	4614      	mov	r4, r2
  40fed8:	5cf1      	ldrb	r1, [r6, r3]
  40feda:	3201      	adds	r2, #1
  40fedc:	2900      	cmp	r1, #0
  40fede:	d1f9      	bne.n	40fed4 <__gethex+0x3e4>
  40fee0:	e647      	b.n	40fb72 <__gethex+0x82>
  40fee2:	9a15      	ldr	r2, [sp, #84]	; 0x54
  40fee4:	f1c2 0201 	rsb	r2, r2, #1
  40fee8:	9215      	str	r2, [sp, #84]	; 0x54
  40feea:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40feec:	2b00      	cmp	r3, #0
  40feee:	f43f af74 	beq.w	40fdda <__gethex+0x2ea>
  40fef2:	9b05      	ldr	r3, [sp, #20]
  40fef4:	2000      	movs	r0, #0
  40fef6:	691e      	ldr	r6, [r3, #16]
  40fef8:	9b08      	ldr	r3, [sp, #32]
  40fefa:	ea4f 0886 	mov.w	r8, r6, lsl #2
  40fefe:	461f      	mov	r7, r3
  40ff00:	4447      	add	r7, r8
  40ff02:	e003      	b.n	40ff0c <__gethex+0x41c>
  40ff04:	429f      	cmp	r7, r3
  40ff06:	f843 0c04 	str.w	r0, [r3, #-4]
  40ff0a:	d94a      	bls.n	40ffa2 <__gethex+0x4b2>
  40ff0c:	4619      	mov	r1, r3
  40ff0e:	f853 2b04 	ldr.w	r2, [r3], #4
  40ff12:	f1b2 3fff 	cmp.w	r2, #4294967295
  40ff16:	d0f5      	beq.n	40ff04 <__gethex+0x414>
  40ff18:	3201      	adds	r2, #1
  40ff1a:	9f08      	ldr	r7, [sp, #32]
  40ff1c:	600a      	str	r2, [r1, #0]
  40ff1e:	2d02      	cmp	r5, #2
  40ff20:	d04d      	beq.n	40ffbe <__gethex+0x4ce>
  40ff22:	9a05      	ldr	r2, [sp, #20]
  40ff24:	6913      	ldr	r3, [r2, #16]
  40ff26:	429e      	cmp	r6, r3
  40ff28:	f6ff af28 	blt.w	40fd7c <__gethex+0x28c>
  40ff2c:	f014 041f 	ands.w	r4, r4, #31
  40ff30:	f47f af1a 	bne.w	40fd68 <__gethex+0x278>
  40ff34:	2521      	movs	r5, #33	; 0x21
  40ff36:	e752      	b.n	40fdde <__gethex+0x2ee>
  40ff38:	2601      	movs	r6, #1
  40ff3a:	e7ab      	b.n	40fe94 <__gethex+0x3a4>
  40ff3c:	9915      	ldr	r1, [sp, #84]	; 0x54
  40ff3e:	2900      	cmp	r1, #0
  40ff40:	f43f aeab 	beq.w	40fc9a <__gethex+0x1aa>
  40ff44:	9809      	ldr	r0, [sp, #36]	; 0x24
  40ff46:	2201      	movs	r2, #1
  40ff48:	6003      	str	r3, [r0, #0]
  40ff4a:	9b05      	ldr	r3, [sp, #20]
  40ff4c:	9914      	ldr	r1, [sp, #80]	; 0x50
  40ff4e:	611a      	str	r2, [r3, #16]
  40ff50:	9b08      	ldr	r3, [sp, #32]
  40ff52:	2062      	movs	r0, #98	; 0x62
  40ff54:	601a      	str	r2, [r3, #0]
  40ff56:	9b05      	ldr	r3, [sp, #20]
  40ff58:	600b      	str	r3, [r1, #0]
  40ff5a:	e61f      	b.n	40fb9c <__gethex+0xac>
  40ff5c:	07b2      	lsls	r2, r6, #30
  40ff5e:	f57f af3c 	bpl.w	40fdda <__gethex+0x2ea>
  40ff62:	9908      	ldr	r1, [sp, #32]
  40ff64:	680b      	ldr	r3, [r1, #0]
  40ff66:	4333      	orrs	r3, r6
  40ff68:	07db      	lsls	r3, r3, #31
  40ff6a:	d4c2      	bmi.n	40fef2 <__gethex+0x402>
  40ff6c:	e735      	b.n	40fdda <__gethex+0x2ea>
  40ff6e:	f8dd b020 	ldr.w	fp, [sp, #32]
  40ff72:	f04f 0900 	mov.w	r9, #0
  40ff76:	e660      	b.n	40fc3a <__gethex+0x14a>
  40ff78:	2602      	movs	r6, #2
  40ff7a:	e75d      	b.n	40fe38 <__gethex+0x348>
  40ff7c:	42a5      	cmp	r5, r4
  40ff7e:	f47f ae8c 	bne.w	40fc9a <__gethex+0x1aa>
  40ff82:	2c01      	cmp	r4, #1
  40ff84:	ddde      	ble.n	40ff44 <__gethex+0x454>
  40ff86:	1e61      	subs	r1, r4, #1
  40ff88:	9805      	ldr	r0, [sp, #20]
  40ff8a:	f001 f905 	bl	411198 <__any_on>
  40ff8e:	2800      	cmp	r0, #0
  40ff90:	f43f ae83 	beq.w	40fc9a <__gethex+0x1aa>
  40ff94:	9a06      	ldr	r2, [sp, #24]
  40ff96:	6853      	ldr	r3, [r2, #4]
  40ff98:	e7d4      	b.n	40ff44 <__gethex+0x454>
  40ff9a:	9815      	ldr	r0, [sp, #84]	; 0x54
  40ff9c:	2800      	cmp	r0, #0
  40ff9e:	d0d1      	beq.n	40ff44 <__gethex+0x454>
  40ffa0:	e67b      	b.n	40fc9a <__gethex+0x1aa>
  40ffa2:	9805      	ldr	r0, [sp, #20]
  40ffa4:	6883      	ldr	r3, [r0, #8]
  40ffa6:	429e      	cmp	r6, r3
  40ffa8:	da15      	bge.n	40ffd6 <__gethex+0x4e6>
  40ffaa:	9f08      	ldr	r7, [sp, #32]
  40ffac:	4633      	mov	r3, r6
  40ffae:	9805      	ldr	r0, [sp, #20]
  40ffb0:	1c5a      	adds	r2, r3, #1
  40ffb2:	2101      	movs	r1, #1
  40ffb4:	eb00 0383 	add.w	r3, r0, r3, lsl #2
  40ffb8:	6102      	str	r2, [r0, #16]
  40ffba:	6159      	str	r1, [r3, #20]
  40ffbc:	e7af      	b.n	40ff1e <__gethex+0x42e>
  40ffbe:	9906      	ldr	r1, [sp, #24]
  40ffc0:	680b      	ldr	r3, [r1, #0]
  40ffc2:	3b01      	subs	r3, #1
  40ffc4:	42a3      	cmp	r3, r4
  40ffc6:	d01c      	beq.n	410002 <__gethex+0x512>
  40ffc8:	2522      	movs	r5, #34	; 0x22
  40ffca:	e708      	b.n	40fdde <__gethex+0x2ee>
  40ffcc:	4613      	mov	r3, r2
  40ffce:	4625      	mov	r5, r4
  40ffd0:	e6c2      	b.n	40fd58 <__gethex+0x268>
  40ffd2:	465c      	mov	r4, fp
  40ffd4:	e5cd      	b.n	40fb72 <__gethex+0x82>
  40ffd6:	6841      	ldr	r1, [r0, #4]
  40ffd8:	9807      	ldr	r0, [sp, #28]
  40ffda:	3101      	adds	r1, #1
  40ffdc:	f000 fcbe 	bl	41095c <_Balloc>
  40ffe0:	9905      	ldr	r1, [sp, #20]
  40ffe2:	4607      	mov	r7, r0
  40ffe4:	690b      	ldr	r3, [r1, #16]
  40ffe6:	300c      	adds	r0, #12
  40ffe8:	1c9a      	adds	r2, r3, #2
  40ffea:	0092      	lsls	r2, r2, #2
  40ffec:	310c      	adds	r1, #12
  40ffee:	f7fa fc39 	bl	40a864 <memcpy>
  40fff2:	9807      	ldr	r0, [sp, #28]
  40fff4:	9905      	ldr	r1, [sp, #20]
  40fff6:	f000 fcd7 	bl	4109a8 <_Bfree>
  40fffa:	9705      	str	r7, [sp, #20]
  40fffc:	693b      	ldr	r3, [r7, #16]
  40fffe:	3714      	adds	r7, #20
  410000:	e7d5      	b.n	40ffae <__gethex+0x4be>
  410002:	f004 031f 	and.w	r3, r4, #31
  410006:	2201      	movs	r2, #1
  410008:	409a      	lsls	r2, r3
  41000a:	1164      	asrs	r4, r4, #5
  41000c:	f857 3024 	ldr.w	r3, [r7, r4, lsl #2]
  410010:	421a      	tst	r2, r3
  410012:	bf14      	ite	ne
  410014:	2521      	movne	r5, #33	; 0x21
  410016:	2522      	moveq	r5, #34	; 0x22
  410018:	e6e1      	b.n	40fdde <__gethex+0x2ee>
  41001a:	bf00      	nop

0041001c <__hexnan>:
  41001c:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  410020:	680b      	ldr	r3, [r1, #0]
  410022:	4691      	mov	r9, r2
  410024:	115a      	asrs	r2, r3, #5
  410026:	b084      	sub	sp, #16
  410028:	eb09 0282 	add.w	r2, r9, r2, lsl #2
  41002c:	f013 031f 	ands.w	r3, r3, #31
  410030:	9200      	str	r2, [sp, #0]
  410032:	bf18      	it	ne
  410034:	3204      	addne	r2, #4
  410036:	9001      	str	r0, [sp, #4]
  410038:	bf18      	it	ne
  41003a:	9200      	strne	r2, [sp, #0]
  41003c:	9900      	ldr	r1, [sp, #0]
  41003e:	9a01      	ldr	r2, [sp, #4]
  410040:	9303      	str	r3, [sp, #12]
  410042:	2300      	movs	r3, #0
  410044:	1f0f      	subs	r7, r1, #4
  410046:	f841 3c04 	str.w	r3, [r1, #-4]
  41004a:	6811      	ldr	r1, [r2, #0]
  41004c:	469a      	mov	sl, r3
  41004e:	461d      	mov	r5, r3
  410050:	461e      	mov	r6, r3
  410052:	784b      	ldrb	r3, [r1, #1]
  410054:	46bc      	mov	ip, r7
  410056:	4638      	mov	r0, r7
  410058:	f8df 8150 	ldr.w	r8, [pc, #336]	; 4101ac <__hexnan+0x190>
  41005c:	9702      	str	r7, [sp, #8]
  41005e:	b33b      	cbz	r3, 4100b0 <__hexnan+0x94>
  410060:	f818 2003 	ldrb.w	r2, [r8, r3]
  410064:	2a00      	cmp	r2, #0
  410066:	d148      	bne.n	4100fa <__hexnan+0xde>
  410068:	2b20      	cmp	r3, #32
  41006a:	d866      	bhi.n	41013a <__hexnan+0x11e>
  41006c:	42ae      	cmp	r6, r5
  41006e:	dd1b      	ble.n	4100a8 <__hexnan+0x8c>
  410070:	4560      	cmp	r0, ip
  410072:	d215      	bcs.n	4100a0 <__hexnan+0x84>
  410074:	f1ba 0f07 	cmp.w	sl, #7
  410078:	dc12      	bgt.n	4100a0 <__hexnan+0x84>
  41007a:	f1ca 0a08 	rsb	sl, sl, #8
  41007e:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
  410082:	6802      	ldr	r2, [r0, #0]
  410084:	f1ca 0b20 	rsb	fp, sl, #32
  410088:	4603      	mov	r3, r0
  41008a:	685c      	ldr	r4, [r3, #4]
  41008c:	fa04 f70b 	lsl.w	r7, r4, fp
  410090:	4317      	orrs	r7, r2
  410092:	fa24 f20a 	lsr.w	r2, r4, sl
  410096:	601f      	str	r7, [r3, #0]
  410098:	f843 2f04 	str.w	r2, [r3, #4]!
  41009c:	459c      	cmp	ip, r3
  41009e:	d8f4      	bhi.n	41008a <__hexnan+0x6e>
  4100a0:	4548      	cmp	r0, r9
  4100a2:	d841      	bhi.n	410128 <__hexnan+0x10c>
  4100a4:	f04f 0a08 	mov.w	sl, #8
  4100a8:	3101      	adds	r1, #1
  4100aa:	784b      	ldrb	r3, [r1, #1]
  4100ac:	2b00      	cmp	r3, #0
  4100ae:	d1d7      	bne.n	410060 <__hexnan+0x44>
  4100b0:	9f02      	ldr	r7, [sp, #8]
  4100b2:	2e00      	cmp	r6, #0
  4100b4:	d044      	beq.n	410140 <__hexnan+0x124>
  4100b6:	4560      	cmp	r0, ip
  4100b8:	d202      	bcs.n	4100c0 <__hexnan+0xa4>
  4100ba:	f1ba 0f07 	cmp.w	sl, #7
  4100be:	dd61      	ble.n	410184 <__hexnan+0x168>
  4100c0:	4581      	cmp	r9, r0
  4100c2:	d242      	bcs.n	41014a <__hexnan+0x12e>
  4100c4:	464b      	mov	r3, r9
  4100c6:	f850 2b04 	ldr.w	r2, [r0], #4
  4100ca:	4287      	cmp	r7, r0
  4100cc:	f843 2b04 	str.w	r2, [r3], #4
  4100d0:	d2f9      	bcs.n	4100c6 <__hexnan+0xaa>
  4100d2:	2200      	movs	r2, #0
  4100d4:	f843 2b04 	str.w	r2, [r3], #4
  4100d8:	429f      	cmp	r7, r3
  4100da:	d2fb      	bcs.n	4100d4 <__hexnan+0xb8>
  4100dc:	9900      	ldr	r1, [sp, #0]
  4100de:	f851 3c04 	ldr.w	r3, [r1, #-4]
  4100e2:	b92b      	cbnz	r3, 4100f0 <__hexnan+0xd4>
  4100e4:	45b9      	cmp	r9, r7
  4100e6:	d040      	beq.n	41016a <__hexnan+0x14e>
  4100e8:	f857 3d04 	ldr.w	r3, [r7, #-4]!
  4100ec:	2b00      	cmp	r3, #0
  4100ee:	d0f9      	beq.n	4100e4 <__hexnan+0xc8>
  4100f0:	2005      	movs	r0, #5
  4100f2:	b004      	add	sp, #16
  4100f4:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  4100f8:	4770      	bx	lr
  4100fa:	f10a 0a01 	add.w	sl, sl, #1
  4100fe:	f1ba 0f08 	cmp.w	sl, #8
  410102:	f106 0601 	add.w	r6, r6, #1
  410106:	dc06      	bgt.n	410116 <__hexnan+0xfa>
  410108:	6803      	ldr	r3, [r0, #0]
  41010a:	011b      	lsls	r3, r3, #4
  41010c:	f002 020f 	and.w	r2, r2, #15
  410110:	431a      	orrs	r2, r3
  410112:	6002      	str	r2, [r0, #0]
  410114:	e7c8      	b.n	4100a8 <__hexnan+0x8c>
  410116:	4548      	cmp	r0, r9
  410118:	d9c6      	bls.n	4100a8 <__hexnan+0x8c>
  41011a:	2300      	movs	r3, #0
  41011c:	f840 3c04 	str.w	r3, [r0, #-4]
  410120:	f04f 0a01 	mov.w	sl, #1
  410124:	3804      	subs	r0, #4
  410126:	e7f1      	b.n	41010c <__hexnan+0xf0>
  410128:	2300      	movs	r3, #0
  41012a:	f1a0 0c04 	sub.w	ip, r0, #4
  41012e:	f840 3c04 	str.w	r3, [r0, #-4]
  410132:	4635      	mov	r5, r6
  410134:	4660      	mov	r0, ip
  410136:	469a      	mov	sl, r3
  410138:	e7b6      	b.n	4100a8 <__hexnan+0x8c>
  41013a:	2b29      	cmp	r3, #41	; 0x29
  41013c:	9f02      	ldr	r7, [sp, #8]
  41013e:	d01b      	beq.n	410178 <__hexnan+0x15c>
  410140:	2004      	movs	r0, #4
  410142:	b004      	add	sp, #16
  410144:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  410148:	4770      	bx	lr
  41014a:	9a03      	ldr	r2, [sp, #12]
  41014c:	2a00      	cmp	r2, #0
  41014e:	d0c5      	beq.n	4100dc <__hexnan+0xc0>
  410150:	9a03      	ldr	r2, [sp, #12]
  410152:	9900      	ldr	r1, [sp, #0]
  410154:	f1c2 0320 	rsb	r3, r2, #32
  410158:	f04f 32ff 	mov.w	r2, #4294967295
  41015c:	40da      	lsrs	r2, r3
  41015e:	f851 3c04 	ldr.w	r3, [r1, #-4]
  410162:	4013      	ands	r3, r2
  410164:	f841 3c04 	str.w	r3, [r1, #-4]
  410168:	e7bb      	b.n	4100e2 <__hexnan+0xc6>
  41016a:	2301      	movs	r3, #1
  41016c:	2005      	movs	r0, #5
  41016e:	603b      	str	r3, [r7, #0]
  410170:	b004      	add	sp, #16
  410172:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  410176:	4770      	bx	lr
  410178:	9a01      	ldr	r2, [sp, #4]
  41017a:	3102      	adds	r1, #2
  41017c:	6011      	str	r1, [r2, #0]
  41017e:	2e00      	cmp	r6, #0
  410180:	d199      	bne.n	4100b6 <__hexnan+0x9a>
  410182:	e7dd      	b.n	410140 <__hexnan+0x124>
  410184:	f1ca 0508 	rsb	r5, sl, #8
  410188:	00ad      	lsls	r5, r5, #2
  41018a:	6802      	ldr	r2, [r0, #0]
  41018c:	f1c5 0620 	rsb	r6, r5, #32
  410190:	4603      	mov	r3, r0
  410192:	6859      	ldr	r1, [r3, #4]
  410194:	fa01 f406 	lsl.w	r4, r1, r6
  410198:	4314      	orrs	r4, r2
  41019a:	fa21 f205 	lsr.w	r2, r1, r5
  41019e:	601c      	str	r4, [r3, #0]
  4101a0:	f843 2f04 	str.w	r2, [r3, #4]!
  4101a4:	4563      	cmp	r3, ip
  4101a6:	d3f4      	bcc.n	410192 <__hexnan+0x176>
  4101a8:	e78a      	b.n	4100c0 <__hexnan+0xa4>
  4101aa:	bf00      	nop
  4101ac:	00412fa4 	.word	0x00412fa4

004101b0 <__locale_charset>:
  4101b0:	4800      	ldr	r0, [pc, #0]	; (4101b4 <__locale_charset+0x4>)
  4101b2:	4770      	bx	lr
  4101b4:	200005b4 	.word	0x200005b4

004101b8 <__locale_mb_cur_max>:
  4101b8:	4b01      	ldr	r3, [pc, #4]	; (4101c0 <__locale_mb_cur_max+0x8>)
  4101ba:	6818      	ldr	r0, [r3, #0]
  4101bc:	4770      	bx	lr
  4101be:	bf00      	nop
  4101c0:	200005d4 	.word	0x200005d4

004101c4 <_localeconv_r>:
  4101c4:	4800      	ldr	r0, [pc, #0]	; (4101c8 <_localeconv_r+0x4>)
  4101c6:	4770      	bx	lr
  4101c8:	2000057c 	.word	0x2000057c

004101cc <__smakebuf_r>:
  4101cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4101ce:	898b      	ldrh	r3, [r1, #12]
  4101d0:	b091      	sub	sp, #68	; 0x44
  4101d2:	b29a      	uxth	r2, r3
  4101d4:	0796      	lsls	r6, r2, #30
  4101d6:	460c      	mov	r4, r1
  4101d8:	4605      	mov	r5, r0
  4101da:	d437      	bmi.n	41024c <__smakebuf_r+0x80>
  4101dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4101e0:	2900      	cmp	r1, #0
  4101e2:	db17      	blt.n	410214 <__smakebuf_r+0x48>
  4101e4:	aa01      	add	r2, sp, #4
  4101e6:	f001 fc5f 	bl	411aa8 <_fstat_r>
  4101ea:	2800      	cmp	r0, #0
  4101ec:	db10      	blt.n	410210 <__smakebuf_r+0x44>
  4101ee:	9b02      	ldr	r3, [sp, #8]
  4101f0:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
  4101f4:	f5b3 5100 	subs.w	r1, r3, #8192	; 0x2000
  4101f8:	424f      	negs	r7, r1
  4101fa:	414f      	adcs	r7, r1
  4101fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
  410200:	d02c      	beq.n	41025c <__smakebuf_r+0x90>
  410202:	89a3      	ldrh	r3, [r4, #12]
  410204:	f44f 6680 	mov.w	r6, #1024	; 0x400
  410208:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  41020c:	81a3      	strh	r3, [r4, #12]
  41020e:	e00b      	b.n	410228 <__smakebuf_r+0x5c>
  410210:	89a3      	ldrh	r3, [r4, #12]
  410212:	b29a      	uxth	r2, r3
  410214:	f012 0f80 	tst.w	r2, #128	; 0x80
  410218:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  41021c:	81a3      	strh	r3, [r4, #12]
  41021e:	bf14      	ite	ne
  410220:	2640      	movne	r6, #64	; 0x40
  410222:	f44f 6680 	moveq.w	r6, #1024	; 0x400
  410226:	2700      	movs	r7, #0
  410228:	4628      	mov	r0, r5
  41022a:	4631      	mov	r1, r6
  41022c:	f000 f846 	bl	4102bc <_malloc_r>
  410230:	89a3      	ldrh	r3, [r4, #12]
  410232:	2800      	cmp	r0, #0
  410234:	d029      	beq.n	41028a <__smakebuf_r+0xbe>
  410236:	4a1b      	ldr	r2, [pc, #108]	; (4102a4 <__smakebuf_r+0xd8>)
  410238:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  41023c:	63ea      	str	r2, [r5, #60]	; 0x3c
  41023e:	81a3      	strh	r3, [r4, #12]
  410240:	6020      	str	r0, [r4, #0]
  410242:	6120      	str	r0, [r4, #16]
  410244:	6166      	str	r6, [r4, #20]
  410246:	b9a7      	cbnz	r7, 410272 <__smakebuf_r+0xa6>
  410248:	b011      	add	sp, #68	; 0x44
  41024a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  41024c:	f101 0343 	add.w	r3, r1, #67	; 0x43
  410250:	2201      	movs	r2, #1
  410252:	600b      	str	r3, [r1, #0]
  410254:	610b      	str	r3, [r1, #16]
  410256:	614a      	str	r2, [r1, #20]
  410258:	b011      	add	sp, #68	; 0x44
  41025a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  41025c:	4a12      	ldr	r2, [pc, #72]	; (4102a8 <__smakebuf_r+0xdc>)
  41025e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  410260:	4293      	cmp	r3, r2
  410262:	d1ce      	bne.n	410202 <__smakebuf_r+0x36>
  410264:	89a3      	ldrh	r3, [r4, #12]
  410266:	f44f 6680 	mov.w	r6, #1024	; 0x400
  41026a:	4333      	orrs	r3, r6
  41026c:	81a3      	strh	r3, [r4, #12]
  41026e:	64e6      	str	r6, [r4, #76]	; 0x4c
  410270:	e7da      	b.n	410228 <__smakebuf_r+0x5c>
  410272:	4628      	mov	r0, r5
  410274:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  410278:	f001 fc2a 	bl	411ad0 <_isatty_r>
  41027c:	2800      	cmp	r0, #0
  41027e:	d0e3      	beq.n	410248 <__smakebuf_r+0x7c>
  410280:	89a3      	ldrh	r3, [r4, #12]
  410282:	f043 0301 	orr.w	r3, r3, #1
  410286:	81a3      	strh	r3, [r4, #12]
  410288:	e7de      	b.n	410248 <__smakebuf_r+0x7c>
  41028a:	059a      	lsls	r2, r3, #22
  41028c:	d4dc      	bmi.n	410248 <__smakebuf_r+0x7c>
  41028e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  410292:	f043 0302 	orr.w	r3, r3, #2
  410296:	2101      	movs	r1, #1
  410298:	81a3      	strh	r3, [r4, #12]
  41029a:	6022      	str	r2, [r4, #0]
  41029c:	6122      	str	r2, [r4, #16]
  41029e:	6161      	str	r1, [r4, #20]
  4102a0:	e7d2      	b.n	410248 <__smakebuf_r+0x7c>
  4102a2:	bf00      	nop
  4102a4:	0040f2c5 	.word	0x0040f2c5
  4102a8:	00411689 	.word	0x00411689

004102ac <malloc>:
  4102ac:	4b02      	ldr	r3, [pc, #8]	; (4102b8 <malloc+0xc>)
  4102ae:	4601      	mov	r1, r0
  4102b0:	6818      	ldr	r0, [r3, #0]
  4102b2:	f000 b803 	b.w	4102bc <_malloc_r>
  4102b6:	bf00      	nop
  4102b8:	20000578 	.word	0x20000578

004102bc <_malloc_r>:
  4102bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4102c0:	f101 050b 	add.w	r5, r1, #11
  4102c4:	2d16      	cmp	r5, #22
  4102c6:	b083      	sub	sp, #12
  4102c8:	4606      	mov	r6, r0
  4102ca:	d927      	bls.n	41031c <_malloc_r+0x60>
  4102cc:	f035 0507 	bics.w	r5, r5, #7
  4102d0:	d427      	bmi.n	410322 <_malloc_r+0x66>
  4102d2:	42a9      	cmp	r1, r5
  4102d4:	d825      	bhi.n	410322 <_malloc_r+0x66>
  4102d6:	4630      	mov	r0, r6
  4102d8:	f000 fb3c 	bl	410954 <__malloc_lock>
  4102dc:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  4102e0:	d226      	bcs.n	410330 <_malloc_r+0x74>
  4102e2:	4fc1      	ldr	r7, [pc, #772]	; (4105e8 <_malloc_r+0x32c>)
  4102e4:	ea4f 0cd5 	mov.w	ip, r5, lsr #3
  4102e8:	eb07 03cc 	add.w	r3, r7, ip, lsl #3
  4102ec:	68dc      	ldr	r4, [r3, #12]
  4102ee:	429c      	cmp	r4, r3
  4102f0:	f000 81d2 	beq.w	410698 <_malloc_r+0x3dc>
  4102f4:	6863      	ldr	r3, [r4, #4]
  4102f6:	68e2      	ldr	r2, [r4, #12]
  4102f8:	f023 0303 	bic.w	r3, r3, #3
  4102fc:	4423      	add	r3, r4
  4102fe:	6858      	ldr	r0, [r3, #4]
  410300:	68a1      	ldr	r1, [r4, #8]
  410302:	f040 0501 	orr.w	r5, r0, #1
  410306:	60ca      	str	r2, [r1, #12]
  410308:	4630      	mov	r0, r6
  41030a:	6091      	str	r1, [r2, #8]
  41030c:	605d      	str	r5, [r3, #4]
  41030e:	f000 fb23 	bl	410958 <__malloc_unlock>
  410312:	3408      	adds	r4, #8
  410314:	4620      	mov	r0, r4
  410316:	b003      	add	sp, #12
  410318:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  41031c:	2510      	movs	r5, #16
  41031e:	42a9      	cmp	r1, r5
  410320:	d9d9      	bls.n	4102d6 <_malloc_r+0x1a>
  410322:	2400      	movs	r4, #0
  410324:	230c      	movs	r3, #12
  410326:	4620      	mov	r0, r4
  410328:	6033      	str	r3, [r6, #0]
  41032a:	b003      	add	sp, #12
  41032c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  410330:	ea5f 2c55 	movs.w	ip, r5, lsr #9
  410334:	f000 8089 	beq.w	41044a <_malloc_r+0x18e>
  410338:	f1bc 0f04 	cmp.w	ip, #4
  41033c:	f200 8160 	bhi.w	410600 <_malloc_r+0x344>
  410340:	ea4f 1c95 	mov.w	ip, r5, lsr #6
  410344:	f10c 0c38 	add.w	ip, ip, #56	; 0x38
  410348:	ea4f 014c 	mov.w	r1, ip, lsl #1
  41034c:	4fa6      	ldr	r7, [pc, #664]	; (4105e8 <_malloc_r+0x32c>)
  41034e:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  410352:	68cc      	ldr	r4, [r1, #12]
  410354:	42a1      	cmp	r1, r4
  410356:	d105      	bne.n	410364 <_malloc_r+0xa8>
  410358:	e00c      	b.n	410374 <_malloc_r+0xb8>
  41035a:	2b00      	cmp	r3, #0
  41035c:	da79      	bge.n	410452 <_malloc_r+0x196>
  41035e:	68e4      	ldr	r4, [r4, #12]
  410360:	42a1      	cmp	r1, r4
  410362:	d007      	beq.n	410374 <_malloc_r+0xb8>
  410364:	6862      	ldr	r2, [r4, #4]
  410366:	f022 0203 	bic.w	r2, r2, #3
  41036a:	1b53      	subs	r3, r2, r5
  41036c:	2b0f      	cmp	r3, #15
  41036e:	ddf4      	ble.n	41035a <_malloc_r+0x9e>
  410370:	f10c 3cff 	add.w	ip, ip, #4294967295
  410374:	f10c 0c01 	add.w	ip, ip, #1
  410378:	4b9b      	ldr	r3, [pc, #620]	; (4105e8 <_malloc_r+0x32c>)
  41037a:	693c      	ldr	r4, [r7, #16]
  41037c:	f103 0e08 	add.w	lr, r3, #8
  410380:	4574      	cmp	r4, lr
  410382:	f000 817e 	beq.w	410682 <_malloc_r+0x3c6>
  410386:	6861      	ldr	r1, [r4, #4]
  410388:	f021 0103 	bic.w	r1, r1, #3
  41038c:	1b4a      	subs	r2, r1, r5
  41038e:	2a0f      	cmp	r2, #15
  410390:	f300 8164 	bgt.w	41065c <_malloc_r+0x3a0>
  410394:	2a00      	cmp	r2, #0
  410396:	f8c3 e014 	str.w	lr, [r3, #20]
  41039a:	f8c3 e010 	str.w	lr, [r3, #16]
  41039e:	da69      	bge.n	410474 <_malloc_r+0x1b8>
  4103a0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
  4103a4:	f080 813a 	bcs.w	41061c <_malloc_r+0x360>
  4103a8:	08c9      	lsrs	r1, r1, #3
  4103aa:	108a      	asrs	r2, r1, #2
  4103ac:	f04f 0801 	mov.w	r8, #1
  4103b0:	fa08 f802 	lsl.w	r8, r8, r2
  4103b4:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
  4103b8:	685a      	ldr	r2, [r3, #4]
  4103ba:	6888      	ldr	r0, [r1, #8]
  4103bc:	ea48 0202 	orr.w	r2, r8, r2
  4103c0:	60a0      	str	r0, [r4, #8]
  4103c2:	60e1      	str	r1, [r4, #12]
  4103c4:	605a      	str	r2, [r3, #4]
  4103c6:	608c      	str	r4, [r1, #8]
  4103c8:	60c4      	str	r4, [r0, #12]
  4103ca:	ea4f 03ac 	mov.w	r3, ip, asr #2
  4103ce:	2001      	movs	r0, #1
  4103d0:	4098      	lsls	r0, r3
  4103d2:	4290      	cmp	r0, r2
  4103d4:	d85b      	bhi.n	41048e <_malloc_r+0x1d2>
  4103d6:	4202      	tst	r2, r0
  4103d8:	d106      	bne.n	4103e8 <_malloc_r+0x12c>
  4103da:	f02c 0c03 	bic.w	ip, ip, #3
  4103de:	0040      	lsls	r0, r0, #1
  4103e0:	4202      	tst	r2, r0
  4103e2:	f10c 0c04 	add.w	ip, ip, #4
  4103e6:	d0fa      	beq.n	4103de <_malloc_r+0x122>
  4103e8:	eb07 08cc 	add.w	r8, r7, ip, lsl #3
  4103ec:	4644      	mov	r4, r8
  4103ee:	46e1      	mov	r9, ip
  4103f0:	68e3      	ldr	r3, [r4, #12]
  4103f2:	429c      	cmp	r4, r3
  4103f4:	d107      	bne.n	410406 <_malloc_r+0x14a>
  4103f6:	e146      	b.n	410686 <_malloc_r+0x3ca>
  4103f8:	2a00      	cmp	r2, #0
  4103fa:	f280 8157 	bge.w	4106ac <_malloc_r+0x3f0>
  4103fe:	68db      	ldr	r3, [r3, #12]
  410400:	429c      	cmp	r4, r3
  410402:	f000 8140 	beq.w	410686 <_malloc_r+0x3ca>
  410406:	6859      	ldr	r1, [r3, #4]
  410408:	f021 0103 	bic.w	r1, r1, #3
  41040c:	1b4a      	subs	r2, r1, r5
  41040e:	2a0f      	cmp	r2, #15
  410410:	ddf2      	ble.n	4103f8 <_malloc_r+0x13c>
  410412:	461c      	mov	r4, r3
  410414:	f854 cf08 	ldr.w	ip, [r4, #8]!
  410418:	68d9      	ldr	r1, [r3, #12]
  41041a:	f045 0901 	orr.w	r9, r5, #1
  41041e:	f042 0801 	orr.w	r8, r2, #1
  410422:	441d      	add	r5, r3
  410424:	f8c3 9004 	str.w	r9, [r3, #4]
  410428:	4630      	mov	r0, r6
  41042a:	f8cc 100c 	str.w	r1, [ip, #12]
  41042e:	f8c1 c008 	str.w	ip, [r1, #8]
  410432:	617d      	str	r5, [r7, #20]
  410434:	613d      	str	r5, [r7, #16]
  410436:	f8c5 e00c 	str.w	lr, [r5, #12]
  41043a:	f8c5 e008 	str.w	lr, [r5, #8]
  41043e:	f8c5 8004 	str.w	r8, [r5, #4]
  410442:	50aa      	str	r2, [r5, r2]
  410444:	f000 fa88 	bl	410958 <__malloc_unlock>
  410448:	e764      	b.n	410314 <_malloc_r+0x58>
  41044a:	217e      	movs	r1, #126	; 0x7e
  41044c:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
  410450:	e77c      	b.n	41034c <_malloc_r+0x90>
  410452:	4422      	add	r2, r4
  410454:	6850      	ldr	r0, [r2, #4]
  410456:	68e3      	ldr	r3, [r4, #12]
  410458:	68a1      	ldr	r1, [r4, #8]
  41045a:	f040 0501 	orr.w	r5, r0, #1
  41045e:	60cb      	str	r3, [r1, #12]
  410460:	4630      	mov	r0, r6
  410462:	6099      	str	r1, [r3, #8]
  410464:	6055      	str	r5, [r2, #4]
  410466:	f000 fa77 	bl	410958 <__malloc_unlock>
  41046a:	3408      	adds	r4, #8
  41046c:	4620      	mov	r0, r4
  41046e:	b003      	add	sp, #12
  410470:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  410474:	4421      	add	r1, r4
  410476:	684b      	ldr	r3, [r1, #4]
  410478:	4630      	mov	r0, r6
  41047a:	f043 0301 	orr.w	r3, r3, #1
  41047e:	604b      	str	r3, [r1, #4]
  410480:	f000 fa6a 	bl	410958 <__malloc_unlock>
  410484:	3408      	adds	r4, #8
  410486:	4620      	mov	r0, r4
  410488:	b003      	add	sp, #12
  41048a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  41048e:	68bc      	ldr	r4, [r7, #8]
  410490:	6863      	ldr	r3, [r4, #4]
  410492:	f023 0903 	bic.w	r9, r3, #3
  410496:	45a9      	cmp	r9, r5
  410498:	d304      	bcc.n	4104a4 <_malloc_r+0x1e8>
  41049a:	ebc5 0309 	rsb	r3, r5, r9
  41049e:	2b0f      	cmp	r3, #15
  4104a0:	f300 8091 	bgt.w	4105c6 <_malloc_r+0x30a>
  4104a4:	4b51      	ldr	r3, [pc, #324]	; (4105ec <_malloc_r+0x330>)
  4104a6:	4a52      	ldr	r2, [pc, #328]	; (4105f0 <_malloc_r+0x334>)
  4104a8:	6819      	ldr	r1, [r3, #0]
  4104aa:	6813      	ldr	r3, [r2, #0]
  4104ac:	eb05 0a01 	add.w	sl, r5, r1
  4104b0:	3301      	adds	r3, #1
  4104b2:	eb04 0b09 	add.w	fp, r4, r9
  4104b6:	f000 8161 	beq.w	41077c <_malloc_r+0x4c0>
  4104ba:	f50a 5a80 	add.w	sl, sl, #4096	; 0x1000
  4104be:	f10a 0a0f 	add.w	sl, sl, #15
  4104c2:	f42a 6a7f 	bic.w	sl, sl, #4080	; 0xff0
  4104c6:	f02a 0a0f 	bic.w	sl, sl, #15
  4104ca:	4630      	mov	r0, r6
  4104cc:	4651      	mov	r1, sl
  4104ce:	9201      	str	r2, [sp, #4]
  4104d0:	f001 f89a 	bl	411608 <_sbrk_r>
  4104d4:	f1b0 3fff 	cmp.w	r0, #4294967295
  4104d8:	4680      	mov	r8, r0
  4104da:	9a01      	ldr	r2, [sp, #4]
  4104dc:	f000 8101 	beq.w	4106e2 <_malloc_r+0x426>
  4104e0:	4583      	cmp	fp, r0
  4104e2:	f200 80fb 	bhi.w	4106dc <_malloc_r+0x420>
  4104e6:	f8df c114 	ldr.w	ip, [pc, #276]	; 4105fc <_malloc_r+0x340>
  4104ea:	45c3      	cmp	fp, r8
  4104ec:	f8dc 3000 	ldr.w	r3, [ip]
  4104f0:	4453      	add	r3, sl
  4104f2:	f8cc 3000 	str.w	r3, [ip]
  4104f6:	f000 814a 	beq.w	41078e <_malloc_r+0x4d2>
  4104fa:	6812      	ldr	r2, [r2, #0]
  4104fc:	493c      	ldr	r1, [pc, #240]	; (4105f0 <_malloc_r+0x334>)
  4104fe:	3201      	adds	r2, #1
  410500:	bf1b      	ittet	ne
  410502:	ebcb 0b08 	rsbne	fp, fp, r8
  410506:	445b      	addne	r3, fp
  410508:	f8c1 8000 	streq.w	r8, [r1]
  41050c:	f8cc 3000 	strne.w	r3, [ip]
  410510:	f018 0307 	ands.w	r3, r8, #7
  410514:	f000 8114 	beq.w	410740 <_malloc_r+0x484>
  410518:	f1c3 0208 	rsb	r2, r3, #8
  41051c:	f5c3 5380 	rsb	r3, r3, #4096	; 0x1000
  410520:	4490      	add	r8, r2
  410522:	3308      	adds	r3, #8
  410524:	44c2      	add	sl, r8
  410526:	f3ca 0a0b 	ubfx	sl, sl, #0, #12
  41052a:	ebca 0a03 	rsb	sl, sl, r3
  41052e:	4651      	mov	r1, sl
  410530:	4630      	mov	r0, r6
  410532:	f8cd c004 	str.w	ip, [sp, #4]
  410536:	f001 f867 	bl	411608 <_sbrk_r>
  41053a:	1c43      	adds	r3, r0, #1
  41053c:	f8dd c004 	ldr.w	ip, [sp, #4]
  410540:	f000 8135 	beq.w	4107ae <_malloc_r+0x4f2>
  410544:	ebc8 0200 	rsb	r2, r8, r0
  410548:	4452      	add	r2, sl
  41054a:	f042 0201 	orr.w	r2, r2, #1
  41054e:	f8dc 3000 	ldr.w	r3, [ip]
  410552:	42bc      	cmp	r4, r7
  410554:	4453      	add	r3, sl
  410556:	f8c7 8008 	str.w	r8, [r7, #8]
  41055a:	f8cc 3000 	str.w	r3, [ip]
  41055e:	f8c8 2004 	str.w	r2, [r8, #4]
  410562:	f8df a098 	ldr.w	sl, [pc, #152]	; 4105fc <_malloc_r+0x340>
  410566:	d015      	beq.n	410594 <_malloc_r+0x2d8>
  410568:	f1b9 0f0f 	cmp.w	r9, #15
  41056c:	f240 80eb 	bls.w	410746 <_malloc_r+0x48a>
  410570:	6861      	ldr	r1, [r4, #4]
  410572:	f1a9 020c 	sub.w	r2, r9, #12
  410576:	f022 0207 	bic.w	r2, r2, #7
  41057a:	f001 0101 	and.w	r1, r1, #1
  41057e:	ea42 0e01 	orr.w	lr, r2, r1
  410582:	2005      	movs	r0, #5
  410584:	18a1      	adds	r1, r4, r2
  410586:	2a0f      	cmp	r2, #15
  410588:	f8c4 e004 	str.w	lr, [r4, #4]
  41058c:	6048      	str	r0, [r1, #4]
  41058e:	6088      	str	r0, [r1, #8]
  410590:	f200 8111 	bhi.w	4107b6 <_malloc_r+0x4fa>
  410594:	4a17      	ldr	r2, [pc, #92]	; (4105f4 <_malloc_r+0x338>)
  410596:	68bc      	ldr	r4, [r7, #8]
  410598:	6811      	ldr	r1, [r2, #0]
  41059a:	428b      	cmp	r3, r1
  41059c:	bf88      	it	hi
  41059e:	6013      	strhi	r3, [r2, #0]
  4105a0:	4a15      	ldr	r2, [pc, #84]	; (4105f8 <_malloc_r+0x33c>)
  4105a2:	6811      	ldr	r1, [r2, #0]
  4105a4:	428b      	cmp	r3, r1
  4105a6:	bf88      	it	hi
  4105a8:	6013      	strhi	r3, [r2, #0]
  4105aa:	6862      	ldr	r2, [r4, #4]
  4105ac:	f022 0203 	bic.w	r2, r2, #3
  4105b0:	4295      	cmp	r5, r2
  4105b2:	ebc5 0302 	rsb	r3, r5, r2
  4105b6:	d801      	bhi.n	4105bc <_malloc_r+0x300>
  4105b8:	2b0f      	cmp	r3, #15
  4105ba:	dc04      	bgt.n	4105c6 <_malloc_r+0x30a>
  4105bc:	4630      	mov	r0, r6
  4105be:	f000 f9cb 	bl	410958 <__malloc_unlock>
  4105c2:	2400      	movs	r4, #0
  4105c4:	e6a6      	b.n	410314 <_malloc_r+0x58>
  4105c6:	f045 0201 	orr.w	r2, r5, #1
  4105ca:	f043 0301 	orr.w	r3, r3, #1
  4105ce:	4425      	add	r5, r4
  4105d0:	6062      	str	r2, [r4, #4]
  4105d2:	4630      	mov	r0, r6
  4105d4:	60bd      	str	r5, [r7, #8]
  4105d6:	606b      	str	r3, [r5, #4]
  4105d8:	f000 f9be 	bl	410958 <__malloc_unlock>
  4105dc:	3408      	adds	r4, #8
  4105de:	4620      	mov	r0, r4
  4105e0:	b003      	add	sp, #12
  4105e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4105e6:	bf00      	nop
  4105e8:	200005d8 	.word	0x200005d8
  4105ec:	20003f10 	.word	0x20003f10
  4105f0:	200009e4 	.word	0x200009e4
  4105f4:	20003f0c 	.word	0x20003f0c
  4105f8:	20003f08 	.word	0x20003f08
  4105fc:	20003f14 	.word	0x20003f14
  410600:	f1bc 0f14 	cmp.w	ip, #20
  410604:	d961      	bls.n	4106ca <_malloc_r+0x40e>
  410606:	f1bc 0f54 	cmp.w	ip, #84	; 0x54
  41060a:	f200 808f 	bhi.w	41072c <_malloc_r+0x470>
  41060e:	ea4f 3c15 	mov.w	ip, r5, lsr #12
  410612:	f10c 0c6e 	add.w	ip, ip, #110	; 0x6e
  410616:	ea4f 014c 	mov.w	r1, ip, lsl #1
  41061a:	e697      	b.n	41034c <_malloc_r+0x90>
  41061c:	0a4b      	lsrs	r3, r1, #9
  41061e:	2b04      	cmp	r3, #4
  410620:	d958      	bls.n	4106d4 <_malloc_r+0x418>
  410622:	2b14      	cmp	r3, #20
  410624:	f200 80ad 	bhi.w	410782 <_malloc_r+0x4c6>
  410628:	f103 025b 	add.w	r2, r3, #91	; 0x5b
  41062c:	0050      	lsls	r0, r2, #1
  41062e:	eb07 0080 	add.w	r0, r7, r0, lsl #2
  410632:	6883      	ldr	r3, [r0, #8]
  410634:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 4107f0 <_malloc_r+0x534>
  410638:	4283      	cmp	r3, r0
  41063a:	f000 808a 	beq.w	410752 <_malloc_r+0x496>
  41063e:	685a      	ldr	r2, [r3, #4]
  410640:	f022 0203 	bic.w	r2, r2, #3
  410644:	4291      	cmp	r1, r2
  410646:	d202      	bcs.n	41064e <_malloc_r+0x392>
  410648:	689b      	ldr	r3, [r3, #8]
  41064a:	4298      	cmp	r0, r3
  41064c:	d1f7      	bne.n	41063e <_malloc_r+0x382>
  41064e:	68d9      	ldr	r1, [r3, #12]
  410650:	687a      	ldr	r2, [r7, #4]
  410652:	60e1      	str	r1, [r4, #12]
  410654:	60a3      	str	r3, [r4, #8]
  410656:	608c      	str	r4, [r1, #8]
  410658:	60dc      	str	r4, [r3, #12]
  41065a:	e6b6      	b.n	4103ca <_malloc_r+0x10e>
  41065c:	f045 0701 	orr.w	r7, r5, #1
  410660:	f042 0101 	orr.w	r1, r2, #1
  410664:	4425      	add	r5, r4
  410666:	6067      	str	r7, [r4, #4]
  410668:	4630      	mov	r0, r6
  41066a:	615d      	str	r5, [r3, #20]
  41066c:	611d      	str	r5, [r3, #16]
  41066e:	f8c5 e00c 	str.w	lr, [r5, #12]
  410672:	f8c5 e008 	str.w	lr, [r5, #8]
  410676:	6069      	str	r1, [r5, #4]
  410678:	50aa      	str	r2, [r5, r2]
  41067a:	3408      	adds	r4, #8
  41067c:	f000 f96c 	bl	410958 <__malloc_unlock>
  410680:	e648      	b.n	410314 <_malloc_r+0x58>
  410682:	685a      	ldr	r2, [r3, #4]
  410684:	e6a1      	b.n	4103ca <_malloc_r+0x10e>
  410686:	f109 0901 	add.w	r9, r9, #1
  41068a:	f019 0f03 	tst.w	r9, #3
  41068e:	f104 0408 	add.w	r4, r4, #8
  410692:	f47f aead 	bne.w	4103f0 <_malloc_r+0x134>
  410696:	e02d      	b.n	4106f4 <_malloc_r+0x438>
  410698:	f104 0308 	add.w	r3, r4, #8
  41069c:	6964      	ldr	r4, [r4, #20]
  41069e:	42a3      	cmp	r3, r4
  4106a0:	bf08      	it	eq
  4106a2:	f10c 0c02 	addeq.w	ip, ip, #2
  4106a6:	f43f ae67 	beq.w	410378 <_malloc_r+0xbc>
  4106aa:	e623      	b.n	4102f4 <_malloc_r+0x38>
  4106ac:	4419      	add	r1, r3
  4106ae:	6848      	ldr	r0, [r1, #4]
  4106b0:	461c      	mov	r4, r3
  4106b2:	f854 2f08 	ldr.w	r2, [r4, #8]!
  4106b6:	68db      	ldr	r3, [r3, #12]
  4106b8:	f040 0501 	orr.w	r5, r0, #1
  4106bc:	604d      	str	r5, [r1, #4]
  4106be:	4630      	mov	r0, r6
  4106c0:	60d3      	str	r3, [r2, #12]
  4106c2:	609a      	str	r2, [r3, #8]
  4106c4:	f000 f948 	bl	410958 <__malloc_unlock>
  4106c8:	e624      	b.n	410314 <_malloc_r+0x58>
  4106ca:	f10c 0c5b 	add.w	ip, ip, #91	; 0x5b
  4106ce:	ea4f 014c 	mov.w	r1, ip, lsl #1
  4106d2:	e63b      	b.n	41034c <_malloc_r+0x90>
  4106d4:	098a      	lsrs	r2, r1, #6
  4106d6:	3238      	adds	r2, #56	; 0x38
  4106d8:	0050      	lsls	r0, r2, #1
  4106da:	e7a8      	b.n	41062e <_malloc_r+0x372>
  4106dc:	42bc      	cmp	r4, r7
  4106de:	f43f af02 	beq.w	4104e6 <_malloc_r+0x22a>
  4106e2:	68bc      	ldr	r4, [r7, #8]
  4106e4:	6862      	ldr	r2, [r4, #4]
  4106e6:	f022 0203 	bic.w	r2, r2, #3
  4106ea:	e761      	b.n	4105b0 <_malloc_r+0x2f4>
  4106ec:	f8d8 8000 	ldr.w	r8, [r8]
  4106f0:	4598      	cmp	r8, r3
  4106f2:	d17a      	bne.n	4107ea <_malloc_r+0x52e>
  4106f4:	f01c 0f03 	tst.w	ip, #3
  4106f8:	f1a8 0308 	sub.w	r3, r8, #8
  4106fc:	f10c 3cff 	add.w	ip, ip, #4294967295
  410700:	d1f4      	bne.n	4106ec <_malloc_r+0x430>
  410702:	687b      	ldr	r3, [r7, #4]
  410704:	ea23 0300 	bic.w	r3, r3, r0
  410708:	607b      	str	r3, [r7, #4]
  41070a:	0040      	lsls	r0, r0, #1
  41070c:	4298      	cmp	r0, r3
  41070e:	f63f aebe 	bhi.w	41048e <_malloc_r+0x1d2>
  410712:	2800      	cmp	r0, #0
  410714:	f43f aebb 	beq.w	41048e <_malloc_r+0x1d2>
  410718:	4203      	tst	r3, r0
  41071a:	46cc      	mov	ip, r9
  41071c:	f47f ae64 	bne.w	4103e8 <_malloc_r+0x12c>
  410720:	0040      	lsls	r0, r0, #1
  410722:	4203      	tst	r3, r0
  410724:	f10c 0c04 	add.w	ip, ip, #4
  410728:	d0fa      	beq.n	410720 <_malloc_r+0x464>
  41072a:	e65d      	b.n	4103e8 <_malloc_r+0x12c>
  41072c:	f5bc 7faa 	cmp.w	ip, #340	; 0x154
  410730:	d819      	bhi.n	410766 <_malloc_r+0x4aa>
  410732:	ea4f 3cd5 	mov.w	ip, r5, lsr #15
  410736:	f10c 0c77 	add.w	ip, ip, #119	; 0x77
  41073a:	ea4f 014c 	mov.w	r1, ip, lsl #1
  41073e:	e605      	b.n	41034c <_malloc_r+0x90>
  410740:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  410744:	e6ee      	b.n	410524 <_malloc_r+0x268>
  410746:	2301      	movs	r3, #1
  410748:	f8c8 3004 	str.w	r3, [r8, #4]
  41074c:	4644      	mov	r4, r8
  41074e:	2200      	movs	r2, #0
  410750:	e72e      	b.n	4105b0 <_malloc_r+0x2f4>
  410752:	1092      	asrs	r2, r2, #2
  410754:	2001      	movs	r0, #1
  410756:	4090      	lsls	r0, r2
  410758:	f8d8 2004 	ldr.w	r2, [r8, #4]
  41075c:	4619      	mov	r1, r3
  41075e:	4302      	orrs	r2, r0
  410760:	f8c8 2004 	str.w	r2, [r8, #4]
  410764:	e775      	b.n	410652 <_malloc_r+0x396>
  410766:	f240 5354 	movw	r3, #1364	; 0x554
  41076a:	459c      	cmp	ip, r3
  41076c:	d81b      	bhi.n	4107a6 <_malloc_r+0x4ea>
  41076e:	ea4f 4c95 	mov.w	ip, r5, lsr #18
  410772:	f10c 0c7c 	add.w	ip, ip, #124	; 0x7c
  410776:	ea4f 014c 	mov.w	r1, ip, lsl #1
  41077a:	e5e7      	b.n	41034c <_malloc_r+0x90>
  41077c:	f10a 0a10 	add.w	sl, sl, #16
  410780:	e6a3      	b.n	4104ca <_malloc_r+0x20e>
  410782:	2b54      	cmp	r3, #84	; 0x54
  410784:	d81f      	bhi.n	4107c6 <_malloc_r+0x50a>
  410786:	0b0a      	lsrs	r2, r1, #12
  410788:	326e      	adds	r2, #110	; 0x6e
  41078a:	0050      	lsls	r0, r2, #1
  41078c:	e74f      	b.n	41062e <_malloc_r+0x372>
  41078e:	f3cb 010b 	ubfx	r1, fp, #0, #12
  410792:	2900      	cmp	r1, #0
  410794:	f47f aeb1 	bne.w	4104fa <_malloc_r+0x23e>
  410798:	eb0a 0109 	add.w	r1, sl, r9
  41079c:	68ba      	ldr	r2, [r7, #8]
  41079e:	f041 0101 	orr.w	r1, r1, #1
  4107a2:	6051      	str	r1, [r2, #4]
  4107a4:	e6f6      	b.n	410594 <_malloc_r+0x2d8>
  4107a6:	21fc      	movs	r1, #252	; 0xfc
  4107a8:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
  4107ac:	e5ce      	b.n	41034c <_malloc_r+0x90>
  4107ae:	2201      	movs	r2, #1
  4107b0:	f04f 0a00 	mov.w	sl, #0
  4107b4:	e6cb      	b.n	41054e <_malloc_r+0x292>
  4107b6:	f104 0108 	add.w	r1, r4, #8
  4107ba:	4630      	mov	r0, r6
  4107bc:	f7fe fecc 	bl	40f558 <_free_r>
  4107c0:	f8da 3000 	ldr.w	r3, [sl]
  4107c4:	e6e6      	b.n	410594 <_malloc_r+0x2d8>
  4107c6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  4107ca:	d803      	bhi.n	4107d4 <_malloc_r+0x518>
  4107cc:	0bca      	lsrs	r2, r1, #15
  4107ce:	3277      	adds	r2, #119	; 0x77
  4107d0:	0050      	lsls	r0, r2, #1
  4107d2:	e72c      	b.n	41062e <_malloc_r+0x372>
  4107d4:	f240 5254 	movw	r2, #1364	; 0x554
  4107d8:	4293      	cmp	r3, r2
  4107da:	d803      	bhi.n	4107e4 <_malloc_r+0x528>
  4107dc:	0c8a      	lsrs	r2, r1, #18
  4107de:	327c      	adds	r2, #124	; 0x7c
  4107e0:	0050      	lsls	r0, r2, #1
  4107e2:	e724      	b.n	41062e <_malloc_r+0x372>
  4107e4:	20fc      	movs	r0, #252	; 0xfc
  4107e6:	227e      	movs	r2, #126	; 0x7e
  4107e8:	e721      	b.n	41062e <_malloc_r+0x372>
  4107ea:	687b      	ldr	r3, [r7, #4]
  4107ec:	e78d      	b.n	41070a <_malloc_r+0x44e>
  4107ee:	bf00      	nop
  4107f0:	200005d8 	.word	0x200005d8

004107f4 <memchr>:
  4107f4:	0783      	lsls	r3, r0, #30
  4107f6:	b470      	push	{r4, r5, r6}
  4107f8:	b2c9      	uxtb	r1, r1
  4107fa:	d040      	beq.n	41087e <memchr+0x8a>
  4107fc:	1e54      	subs	r4, r2, #1
  4107fe:	b32a      	cbz	r2, 41084c <memchr+0x58>
  410800:	7803      	ldrb	r3, [r0, #0]
  410802:	428b      	cmp	r3, r1
  410804:	d023      	beq.n	41084e <memchr+0x5a>
  410806:	1c43      	adds	r3, r0, #1
  410808:	e004      	b.n	410814 <memchr+0x20>
  41080a:	b1fc      	cbz	r4, 41084c <memchr+0x58>
  41080c:	7805      	ldrb	r5, [r0, #0]
  41080e:	4614      	mov	r4, r2
  410810:	428d      	cmp	r5, r1
  410812:	d01c      	beq.n	41084e <memchr+0x5a>
  410814:	f013 0f03 	tst.w	r3, #3
  410818:	4618      	mov	r0, r3
  41081a:	f104 32ff 	add.w	r2, r4, #4294967295
  41081e:	f103 0301 	add.w	r3, r3, #1
  410822:	d1f2      	bne.n	41080a <memchr+0x16>
  410824:	2c03      	cmp	r4, #3
  410826:	d814      	bhi.n	410852 <memchr+0x5e>
  410828:	1e65      	subs	r5, r4, #1
  41082a:	b354      	cbz	r4, 410882 <memchr+0x8e>
  41082c:	7803      	ldrb	r3, [r0, #0]
  41082e:	428b      	cmp	r3, r1
  410830:	d00d      	beq.n	41084e <memchr+0x5a>
  410832:	1c42      	adds	r2, r0, #1
  410834:	2300      	movs	r3, #0
  410836:	e002      	b.n	41083e <memchr+0x4a>
  410838:	7804      	ldrb	r4, [r0, #0]
  41083a:	428c      	cmp	r4, r1
  41083c:	d007      	beq.n	41084e <memchr+0x5a>
  41083e:	42ab      	cmp	r3, r5
  410840:	4610      	mov	r0, r2
  410842:	f103 0301 	add.w	r3, r3, #1
  410846:	f102 0201 	add.w	r2, r2, #1
  41084a:	d1f5      	bne.n	410838 <memchr+0x44>
  41084c:	2000      	movs	r0, #0
  41084e:	bc70      	pop	{r4, r5, r6}
  410850:	4770      	bx	lr
  410852:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  410856:	4603      	mov	r3, r0
  410858:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  41085c:	681a      	ldr	r2, [r3, #0]
  41085e:	4618      	mov	r0, r3
  410860:	4072      	eors	r2, r6
  410862:	f1a2 3501 	sub.w	r5, r2, #16843009	; 0x1010101
  410866:	ea25 0202 	bic.w	r2, r5, r2
  41086a:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  41086e:	f103 0304 	add.w	r3, r3, #4
  410872:	d1d9      	bne.n	410828 <memchr+0x34>
  410874:	3c04      	subs	r4, #4
  410876:	2c03      	cmp	r4, #3
  410878:	4618      	mov	r0, r3
  41087a:	d8ef      	bhi.n	41085c <memchr+0x68>
  41087c:	e7d4      	b.n	410828 <memchr+0x34>
  41087e:	4614      	mov	r4, r2
  410880:	e7d0      	b.n	410824 <memchr+0x30>
  410882:	4620      	mov	r0, r4
  410884:	e7e3      	b.n	41084e <memchr+0x5a>
  410886:	bf00      	nop

00410888 <memmove>:
  410888:	4288      	cmp	r0, r1
  41088a:	b4f0      	push	{r4, r5, r6, r7}
  41088c:	d910      	bls.n	4108b0 <memmove+0x28>
  41088e:	188c      	adds	r4, r1, r2
  410890:	42a0      	cmp	r0, r4
  410892:	d20d      	bcs.n	4108b0 <memmove+0x28>
  410894:	1885      	adds	r5, r0, r2
  410896:	1e53      	subs	r3, r2, #1
  410898:	b142      	cbz	r2, 4108ac <memmove+0x24>
  41089a:	4621      	mov	r1, r4
  41089c:	462a      	mov	r2, r5
  41089e:	f811 4d01 	ldrb.w	r4, [r1, #-1]!
  4108a2:	3b01      	subs	r3, #1
  4108a4:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4108a8:	1c5c      	adds	r4, r3, #1
  4108aa:	d1f8      	bne.n	41089e <memmove+0x16>
  4108ac:	bcf0      	pop	{r4, r5, r6, r7}
  4108ae:	4770      	bx	lr
  4108b0:	2a0f      	cmp	r2, #15
  4108b2:	d944      	bls.n	41093e <memmove+0xb6>
  4108b4:	ea40 0301 	orr.w	r3, r0, r1
  4108b8:	079b      	lsls	r3, r3, #30
  4108ba:	d144      	bne.n	410946 <memmove+0xbe>
  4108bc:	f1a2 0710 	sub.w	r7, r2, #16
  4108c0:	093f      	lsrs	r7, r7, #4
  4108c2:	eb00 1607 	add.w	r6, r0, r7, lsl #4
  4108c6:	3610      	adds	r6, #16
  4108c8:	460c      	mov	r4, r1
  4108ca:	4603      	mov	r3, r0
  4108cc:	6825      	ldr	r5, [r4, #0]
  4108ce:	3310      	adds	r3, #16
  4108d0:	f843 5c10 	str.w	r5, [r3, #-16]
  4108d4:	6865      	ldr	r5, [r4, #4]
  4108d6:	3410      	adds	r4, #16
  4108d8:	f843 5c0c 	str.w	r5, [r3, #-12]
  4108dc:	f854 5c08 	ldr.w	r5, [r4, #-8]
  4108e0:	f843 5c08 	str.w	r5, [r3, #-8]
  4108e4:	f854 5c04 	ldr.w	r5, [r4, #-4]
  4108e8:	f843 5c04 	str.w	r5, [r3, #-4]
  4108ec:	42b3      	cmp	r3, r6
  4108ee:	d1ed      	bne.n	4108cc <memmove+0x44>
  4108f0:	1c7b      	adds	r3, r7, #1
  4108f2:	f002 0c0f 	and.w	ip, r2, #15
  4108f6:	011b      	lsls	r3, r3, #4
  4108f8:	f1bc 0f03 	cmp.w	ip, #3
  4108fc:	4419      	add	r1, r3
  4108fe:	4403      	add	r3, r0
  410900:	d923      	bls.n	41094a <memmove+0xc2>
  410902:	460e      	mov	r6, r1
  410904:	461d      	mov	r5, r3
  410906:	4664      	mov	r4, ip
  410908:	f856 7b04 	ldr.w	r7, [r6], #4
  41090c:	3c04      	subs	r4, #4
  41090e:	2c03      	cmp	r4, #3
  410910:	f845 7b04 	str.w	r7, [r5], #4
  410914:	d8f8      	bhi.n	410908 <memmove+0x80>
  410916:	f1ac 0404 	sub.w	r4, ip, #4
  41091a:	f024 0403 	bic.w	r4, r4, #3
  41091e:	3404      	adds	r4, #4
  410920:	f002 0203 	and.w	r2, r2, #3
  410924:	4423      	add	r3, r4
  410926:	4421      	add	r1, r4
  410928:	2a00      	cmp	r2, #0
  41092a:	d0bf      	beq.n	4108ac <memmove+0x24>
  41092c:	441a      	add	r2, r3
  41092e:	f811 4b01 	ldrb.w	r4, [r1], #1
  410932:	f803 4b01 	strb.w	r4, [r3], #1
  410936:	4293      	cmp	r3, r2
  410938:	d1f9      	bne.n	41092e <memmove+0xa6>
  41093a:	bcf0      	pop	{r4, r5, r6, r7}
  41093c:	4770      	bx	lr
  41093e:	4603      	mov	r3, r0
  410940:	2a00      	cmp	r2, #0
  410942:	d1f3      	bne.n	41092c <memmove+0xa4>
  410944:	e7b2      	b.n	4108ac <memmove+0x24>
  410946:	4603      	mov	r3, r0
  410948:	e7f0      	b.n	41092c <memmove+0xa4>
  41094a:	4662      	mov	r2, ip
  41094c:	2a00      	cmp	r2, #0
  41094e:	d1ed      	bne.n	41092c <memmove+0xa4>
  410950:	e7ac      	b.n	4108ac <memmove+0x24>
  410952:	bf00      	nop

00410954 <__malloc_lock>:
  410954:	4770      	bx	lr
  410956:	bf00      	nop

00410958 <__malloc_unlock>:
  410958:	4770      	bx	lr
  41095a:	bf00      	nop

0041095c <_Balloc>:
  41095c:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  41095e:	b570      	push	{r4, r5, r6, lr}
  410960:	4605      	mov	r5, r0
  410962:	460c      	mov	r4, r1
  410964:	b14a      	cbz	r2, 41097a <_Balloc+0x1e>
  410966:	f852 0024 	ldr.w	r0, [r2, r4, lsl #2]
  41096a:	b180      	cbz	r0, 41098e <_Balloc+0x32>
  41096c:	6801      	ldr	r1, [r0, #0]
  41096e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
  410972:	2200      	movs	r2, #0
  410974:	6102      	str	r2, [r0, #16]
  410976:	60c2      	str	r2, [r0, #12]
  410978:	bd70      	pop	{r4, r5, r6, pc}
  41097a:	2221      	movs	r2, #33	; 0x21
  41097c:	2104      	movs	r1, #4
  41097e:	f001 f809 	bl	411994 <_calloc_r>
  410982:	64e8      	str	r0, [r5, #76]	; 0x4c
  410984:	4602      	mov	r2, r0
  410986:	2800      	cmp	r0, #0
  410988:	d1ed      	bne.n	410966 <_Balloc+0xa>
  41098a:	2000      	movs	r0, #0
  41098c:	bd70      	pop	{r4, r5, r6, pc}
  41098e:	2101      	movs	r1, #1
  410990:	fa01 f604 	lsl.w	r6, r1, r4
  410994:	1d72      	adds	r2, r6, #5
  410996:	4628      	mov	r0, r5
  410998:	0092      	lsls	r2, r2, #2
  41099a:	f000 fffb 	bl	411994 <_calloc_r>
  41099e:	2800      	cmp	r0, #0
  4109a0:	d0f3      	beq.n	41098a <_Balloc+0x2e>
  4109a2:	6044      	str	r4, [r0, #4]
  4109a4:	6086      	str	r6, [r0, #8]
  4109a6:	e7e4      	b.n	410972 <_Balloc+0x16>

004109a8 <_Bfree>:
  4109a8:	b131      	cbz	r1, 4109b8 <_Bfree+0x10>
  4109aa:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4109ac:	684a      	ldr	r2, [r1, #4]
  4109ae:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4109b2:	6008      	str	r0, [r1, #0]
  4109b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4109b8:	4770      	bx	lr
  4109ba:	bf00      	nop

004109bc <__multadd>:
  4109bc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4109c0:	690f      	ldr	r7, [r1, #16]
  4109c2:	b083      	sub	sp, #12
  4109c4:	4688      	mov	r8, r1
  4109c6:	4681      	mov	r9, r0
  4109c8:	f101 0514 	add.w	r5, r1, #20
  4109cc:	2400      	movs	r4, #0
  4109ce:	682e      	ldr	r6, [r5, #0]
  4109d0:	3401      	adds	r4, #1
  4109d2:	b2b1      	uxth	r1, r6
  4109d4:	0c36      	lsrs	r6, r6, #16
  4109d6:	fb02 3301 	mla	r3, r2, r1, r3
  4109da:	fb02 f606 	mul.w	r6, r2, r6
  4109de:	b299      	uxth	r1, r3
  4109e0:	eb06 4313 	add.w	r3, r6, r3, lsr #16
  4109e4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
  4109e8:	42a7      	cmp	r7, r4
  4109ea:	f845 1b04 	str.w	r1, [r5], #4
  4109ee:	ea4f 4313 	mov.w	r3, r3, lsr #16
  4109f2:	dcec      	bgt.n	4109ce <__multadd+0x12>
  4109f4:	b14b      	cbz	r3, 410a0a <__multadd+0x4e>
  4109f6:	f8d8 2008 	ldr.w	r2, [r8, #8]
  4109fa:	4297      	cmp	r7, r2
  4109fc:	da09      	bge.n	410a12 <__multadd+0x56>
  4109fe:	eb08 0287 	add.w	r2, r8, r7, lsl #2
  410a02:	3701      	adds	r7, #1
  410a04:	6153      	str	r3, [r2, #20]
  410a06:	f8c8 7010 	str.w	r7, [r8, #16]
  410a0a:	4640      	mov	r0, r8
  410a0c:	b003      	add	sp, #12
  410a0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  410a12:	f8d8 1004 	ldr.w	r1, [r8, #4]
  410a16:	4648      	mov	r0, r9
  410a18:	3101      	adds	r1, #1
  410a1a:	9301      	str	r3, [sp, #4]
  410a1c:	f7ff ff9e 	bl	41095c <_Balloc>
  410a20:	f8d8 2010 	ldr.w	r2, [r8, #16]
  410a24:	f108 010c 	add.w	r1, r8, #12
  410a28:	3202      	adds	r2, #2
  410a2a:	4604      	mov	r4, r0
  410a2c:	0092      	lsls	r2, r2, #2
  410a2e:	300c      	adds	r0, #12
  410a30:	f7f9 ff18 	bl	40a864 <memcpy>
  410a34:	f8d9 204c 	ldr.w	r2, [r9, #76]	; 0x4c
  410a38:	f8d8 1004 	ldr.w	r1, [r8, #4]
  410a3c:	9b01      	ldr	r3, [sp, #4]
  410a3e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  410a42:	f8c8 0000 	str.w	r0, [r8]
  410a46:	f842 8021 	str.w	r8, [r2, r1, lsl #2]
  410a4a:	46a0      	mov	r8, r4
  410a4c:	e7d7      	b.n	4109fe <__multadd+0x42>
  410a4e:	bf00      	nop

00410a50 <__s2b>:
  410a50:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  410a54:	4699      	mov	r9, r3
  410a56:	4b23      	ldr	r3, [pc, #140]	; (410ae4 <__s2b+0x94>)
  410a58:	f109 0408 	add.w	r4, r9, #8
  410a5c:	fb83 5304 	smull	r5, r3, r3, r4
  410a60:	17e4      	asrs	r4, r4, #31
  410a62:	ebc4 0363 	rsb	r3, r4, r3, asr #1
  410a66:	2b01      	cmp	r3, #1
  410a68:	4607      	mov	r7, r0
  410a6a:	460c      	mov	r4, r1
  410a6c:	4690      	mov	r8, r2
  410a6e:	9e08      	ldr	r6, [sp, #32]
  410a70:	dd35      	ble.n	410ade <__s2b+0x8e>
  410a72:	2501      	movs	r5, #1
  410a74:	2100      	movs	r1, #0
  410a76:	006d      	lsls	r5, r5, #1
  410a78:	42ab      	cmp	r3, r5
  410a7a:	f101 0101 	add.w	r1, r1, #1
  410a7e:	dcfa      	bgt.n	410a76 <__s2b+0x26>
  410a80:	4638      	mov	r0, r7
  410a82:	f7ff ff6b 	bl	41095c <_Balloc>
  410a86:	2301      	movs	r3, #1
  410a88:	f1b8 0f09 	cmp.w	r8, #9
  410a8c:	6146      	str	r6, [r0, #20]
  410a8e:	6103      	str	r3, [r0, #16]
  410a90:	dd21      	ble.n	410ad6 <__s2b+0x86>
  410a92:	f104 0609 	add.w	r6, r4, #9
  410a96:	4635      	mov	r5, r6
  410a98:	4444      	add	r4, r8
  410a9a:	f815 3b01 	ldrb.w	r3, [r5], #1
  410a9e:	4601      	mov	r1, r0
  410aa0:	3b30      	subs	r3, #48	; 0x30
  410aa2:	4638      	mov	r0, r7
  410aa4:	220a      	movs	r2, #10
  410aa6:	f7ff ff89 	bl	4109bc <__multadd>
  410aaa:	42a5      	cmp	r5, r4
  410aac:	d1f5      	bne.n	410a9a <__s2b+0x4a>
  410aae:	eb06 0408 	add.w	r4, r6, r8
  410ab2:	3c08      	subs	r4, #8
  410ab4:	45c1      	cmp	r9, r8
  410ab6:	dd0c      	ble.n	410ad2 <__s2b+0x82>
  410ab8:	ebc8 0809 	rsb	r8, r8, r9
  410abc:	44a0      	add	r8, r4
  410abe:	f814 3b01 	ldrb.w	r3, [r4], #1
  410ac2:	4601      	mov	r1, r0
  410ac4:	3b30      	subs	r3, #48	; 0x30
  410ac6:	4638      	mov	r0, r7
  410ac8:	220a      	movs	r2, #10
  410aca:	f7ff ff77 	bl	4109bc <__multadd>
  410ace:	4544      	cmp	r4, r8
  410ad0:	d1f5      	bne.n	410abe <__s2b+0x6e>
  410ad2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  410ad6:	340a      	adds	r4, #10
  410ad8:	f04f 0809 	mov.w	r8, #9
  410adc:	e7ea      	b.n	410ab4 <__s2b+0x64>
  410ade:	2100      	movs	r1, #0
  410ae0:	e7ce      	b.n	410a80 <__s2b+0x30>
  410ae2:	bf00      	nop
  410ae4:	38e38e39 	.word	0x38e38e39

00410ae8 <__hi0bits>:
  410ae8:	0c03      	lsrs	r3, r0, #16
  410aea:	041b      	lsls	r3, r3, #16
  410aec:	b9b3      	cbnz	r3, 410b1c <__hi0bits+0x34>
  410aee:	0400      	lsls	r0, r0, #16
  410af0:	2310      	movs	r3, #16
  410af2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  410af6:	bf04      	itt	eq
  410af8:	0200      	lsleq	r0, r0, #8
  410afa:	3308      	addeq	r3, #8
  410afc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  410b00:	bf04      	itt	eq
  410b02:	0100      	lsleq	r0, r0, #4
  410b04:	3304      	addeq	r3, #4
  410b06:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  410b0a:	bf04      	itt	eq
  410b0c:	0080      	lsleq	r0, r0, #2
  410b0e:	3302      	addeq	r3, #2
  410b10:	2800      	cmp	r0, #0
  410b12:	db07      	blt.n	410b24 <__hi0bits+0x3c>
  410b14:	0042      	lsls	r2, r0, #1
  410b16:	d403      	bmi.n	410b20 <__hi0bits+0x38>
  410b18:	2020      	movs	r0, #32
  410b1a:	4770      	bx	lr
  410b1c:	2300      	movs	r3, #0
  410b1e:	e7e8      	b.n	410af2 <__hi0bits+0xa>
  410b20:	1c58      	adds	r0, r3, #1
  410b22:	4770      	bx	lr
  410b24:	4618      	mov	r0, r3
  410b26:	4770      	bx	lr

00410b28 <__lo0bits>:
  410b28:	6803      	ldr	r3, [r0, #0]
  410b2a:	f013 0207 	ands.w	r2, r3, #7
  410b2e:	d007      	beq.n	410b40 <__lo0bits+0x18>
  410b30:	07d9      	lsls	r1, r3, #31
  410b32:	d420      	bmi.n	410b76 <__lo0bits+0x4e>
  410b34:	079a      	lsls	r2, r3, #30
  410b36:	d420      	bmi.n	410b7a <__lo0bits+0x52>
  410b38:	089b      	lsrs	r3, r3, #2
  410b3a:	6003      	str	r3, [r0, #0]
  410b3c:	2002      	movs	r0, #2
  410b3e:	4770      	bx	lr
  410b40:	b299      	uxth	r1, r3
  410b42:	b909      	cbnz	r1, 410b48 <__lo0bits+0x20>
  410b44:	0c1b      	lsrs	r3, r3, #16
  410b46:	2210      	movs	r2, #16
  410b48:	f013 0fff 	tst.w	r3, #255	; 0xff
  410b4c:	bf04      	itt	eq
  410b4e:	0a1b      	lsreq	r3, r3, #8
  410b50:	3208      	addeq	r2, #8
  410b52:	0719      	lsls	r1, r3, #28
  410b54:	bf04      	itt	eq
  410b56:	091b      	lsreq	r3, r3, #4
  410b58:	3204      	addeq	r2, #4
  410b5a:	0799      	lsls	r1, r3, #30
  410b5c:	bf04      	itt	eq
  410b5e:	089b      	lsreq	r3, r3, #2
  410b60:	3202      	addeq	r2, #2
  410b62:	07d9      	lsls	r1, r3, #31
  410b64:	d404      	bmi.n	410b70 <__lo0bits+0x48>
  410b66:	085b      	lsrs	r3, r3, #1
  410b68:	d101      	bne.n	410b6e <__lo0bits+0x46>
  410b6a:	2020      	movs	r0, #32
  410b6c:	4770      	bx	lr
  410b6e:	3201      	adds	r2, #1
  410b70:	6003      	str	r3, [r0, #0]
  410b72:	4610      	mov	r0, r2
  410b74:	4770      	bx	lr
  410b76:	2000      	movs	r0, #0
  410b78:	4770      	bx	lr
  410b7a:	085b      	lsrs	r3, r3, #1
  410b7c:	6003      	str	r3, [r0, #0]
  410b7e:	2001      	movs	r0, #1
  410b80:	4770      	bx	lr
  410b82:	bf00      	nop

00410b84 <__i2b>:
  410b84:	b510      	push	{r4, lr}
  410b86:	460c      	mov	r4, r1
  410b88:	2101      	movs	r1, #1
  410b8a:	f7ff fee7 	bl	41095c <_Balloc>
  410b8e:	2201      	movs	r2, #1
  410b90:	6144      	str	r4, [r0, #20]
  410b92:	6102      	str	r2, [r0, #16]
  410b94:	bd10      	pop	{r4, pc}
  410b96:	bf00      	nop

00410b98 <__multiply>:
  410b98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  410b9c:	690d      	ldr	r5, [r1, #16]
  410b9e:	f8d2 9010 	ldr.w	r9, [r2, #16]
  410ba2:	b085      	sub	sp, #20
  410ba4:	454d      	cmp	r5, r9
  410ba6:	460c      	mov	r4, r1
  410ba8:	4692      	mov	sl, r2
  410baa:	da04      	bge.n	410bb6 <__multiply+0x1e>
  410bac:	462a      	mov	r2, r5
  410bae:	4654      	mov	r4, sl
  410bb0:	464d      	mov	r5, r9
  410bb2:	468a      	mov	sl, r1
  410bb4:	4691      	mov	r9, r2
  410bb6:	68a3      	ldr	r3, [r4, #8]
  410bb8:	eb05 0709 	add.w	r7, r5, r9
  410bbc:	6861      	ldr	r1, [r4, #4]
  410bbe:	429f      	cmp	r7, r3
  410bc0:	bfc8      	it	gt
  410bc2:	3101      	addgt	r1, #1
  410bc4:	f7ff feca 	bl	41095c <_Balloc>
  410bc8:	f100 0614 	add.w	r6, r0, #20
  410bcc:	eb06 0887 	add.w	r8, r6, r7, lsl #2
  410bd0:	4546      	cmp	r6, r8
  410bd2:	9001      	str	r0, [sp, #4]
  410bd4:	d205      	bcs.n	410be2 <__multiply+0x4a>
  410bd6:	4633      	mov	r3, r6
  410bd8:	2000      	movs	r0, #0
  410bda:	f843 0b04 	str.w	r0, [r3], #4
  410bde:	4598      	cmp	r8, r3
  410be0:	d8fb      	bhi.n	410bda <__multiply+0x42>
  410be2:	f10a 0c14 	add.w	ip, sl, #20
  410be6:	eb0c 0989 	add.w	r9, ip, r9, lsl #2
  410bea:	3414      	adds	r4, #20
  410bec:	45cc      	cmp	ip, r9
  410bee:	9400      	str	r4, [sp, #0]
  410bf0:	eb04 0585 	add.w	r5, r4, r5, lsl #2
  410bf4:	d25b      	bcs.n	410cae <__multiply+0x116>
  410bf6:	f8cd 8008 	str.w	r8, [sp, #8]
  410bfa:	9703      	str	r7, [sp, #12]
  410bfc:	46c8      	mov	r8, r9
  410bfe:	f85c 3b04 	ldr.w	r3, [ip], #4
  410c02:	b29c      	uxth	r4, r3
  410c04:	b324      	cbz	r4, 410c50 <__multiply+0xb8>
  410c06:	9a00      	ldr	r2, [sp, #0]
  410c08:	4633      	mov	r3, r6
  410c0a:	f04f 0900 	mov.w	r9, #0
  410c0e:	e000      	b.n	410c12 <__multiply+0x7a>
  410c10:	460b      	mov	r3, r1
  410c12:	f852 7b04 	ldr.w	r7, [r2], #4
  410c16:	6819      	ldr	r1, [r3, #0]
  410c18:	fa1f fb87 	uxth.w	fp, r7
  410c1c:	fa1f fa81 	uxth.w	sl, r1
  410c20:	0c38      	lsrs	r0, r7, #16
  410c22:	0c09      	lsrs	r1, r1, #16
  410c24:	fb04 aa0b 	mla	sl, r4, fp, sl
  410c28:	fb04 1000 	mla	r0, r4, r0, r1
  410c2c:	44d1      	add	r9, sl
  410c2e:	eb00 4019 	add.w	r0, r0, r9, lsr #16
  410c32:	fa1f f989 	uxth.w	r9, r9
  410c36:	ea49 4700 	orr.w	r7, r9, r0, lsl #16
  410c3a:	4619      	mov	r1, r3
  410c3c:	4295      	cmp	r5, r2
  410c3e:	ea4f 4910 	mov.w	r9, r0, lsr #16
  410c42:	f841 7b04 	str.w	r7, [r1], #4
  410c46:	d8e3      	bhi.n	410c10 <__multiply+0x78>
  410c48:	f8c3 9004 	str.w	r9, [r3, #4]
  410c4c:	f85c 3c04 	ldr.w	r3, [ip, #-4]
  410c50:	ea5f 4913 	movs.w	r9, r3, lsr #16
  410c54:	d024      	beq.n	410ca0 <__multiply+0x108>
  410c56:	f8d6 a000 	ldr.w	sl, [r6]
  410c5a:	9b00      	ldr	r3, [sp, #0]
  410c5c:	4650      	mov	r0, sl
  410c5e:	4631      	mov	r1, r6
  410c60:	f04f 0b00 	mov.w	fp, #0
  410c64:	e000      	b.n	410c68 <__multiply+0xd0>
  410c66:	4611      	mov	r1, r2
  410c68:	881a      	ldrh	r2, [r3, #0]
  410c6a:	0c00      	lsrs	r0, r0, #16
  410c6c:	fb09 0002 	mla	r0, r9, r2, r0
  410c70:	fa1f fa8a 	uxth.w	sl, sl
  410c74:	4483      	add	fp, r0
  410c76:	ea4a 400b 	orr.w	r0, sl, fp, lsl #16
  410c7a:	460a      	mov	r2, r1
  410c7c:	f842 0b04 	str.w	r0, [r2], #4
  410c80:	f853 7b04 	ldr.w	r7, [r3], #4
  410c84:	6848      	ldr	r0, [r1, #4]
  410c86:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  410c8a:	b284      	uxth	r4, r0
  410c8c:	fb09 4a0a 	mla	sl, r9, sl, r4
  410c90:	429d      	cmp	r5, r3
  410c92:	eb0a 4a1b 	add.w	sl, sl, fp, lsr #16
  410c96:	ea4f 4b1a 	mov.w	fp, sl, lsr #16
  410c9a:	d8e4      	bhi.n	410c66 <__multiply+0xce>
  410c9c:	f8c1 a004 	str.w	sl, [r1, #4]
  410ca0:	45e0      	cmp	r8, ip
  410ca2:	f106 0604 	add.w	r6, r6, #4
  410ca6:	d8aa      	bhi.n	410bfe <__multiply+0x66>
  410ca8:	f8dd 8008 	ldr.w	r8, [sp, #8]
  410cac:	9f03      	ldr	r7, [sp, #12]
  410cae:	2f00      	cmp	r7, #0
  410cb0:	dd0a      	ble.n	410cc8 <__multiply+0x130>
  410cb2:	f858 3c04 	ldr.w	r3, [r8, #-4]
  410cb6:	f1a8 0804 	sub.w	r8, r8, #4
  410cba:	b11b      	cbz	r3, 410cc4 <__multiply+0x12c>
  410cbc:	e004      	b.n	410cc8 <__multiply+0x130>
  410cbe:	f858 3d04 	ldr.w	r3, [r8, #-4]!
  410cc2:	b90b      	cbnz	r3, 410cc8 <__multiply+0x130>
  410cc4:	3f01      	subs	r7, #1
  410cc6:	d1fa      	bne.n	410cbe <__multiply+0x126>
  410cc8:	9b01      	ldr	r3, [sp, #4]
  410cca:	4618      	mov	r0, r3
  410ccc:	611f      	str	r7, [r3, #16]
  410cce:	b005      	add	sp, #20
  410cd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00410cd4 <__pow5mult>:
  410cd4:	f012 0303 	ands.w	r3, r2, #3
  410cd8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  410cdc:	4614      	mov	r4, r2
  410cde:	4607      	mov	r7, r0
  410ce0:	460e      	mov	r6, r1
  410ce2:	d12c      	bne.n	410d3e <__pow5mult+0x6a>
  410ce4:	10a4      	asrs	r4, r4, #2
  410ce6:	d01c      	beq.n	410d22 <__pow5mult+0x4e>
  410ce8:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  410cea:	2d00      	cmp	r5, #0
  410cec:	d030      	beq.n	410d50 <__pow5mult+0x7c>
  410cee:	f04f 0800 	mov.w	r8, #0
  410cf2:	e004      	b.n	410cfe <__pow5mult+0x2a>
  410cf4:	1064      	asrs	r4, r4, #1
  410cf6:	d014      	beq.n	410d22 <__pow5mult+0x4e>
  410cf8:	6828      	ldr	r0, [r5, #0]
  410cfa:	b1a8      	cbz	r0, 410d28 <__pow5mult+0x54>
  410cfc:	4605      	mov	r5, r0
  410cfe:	07e3      	lsls	r3, r4, #31
  410d00:	d5f8      	bpl.n	410cf4 <__pow5mult+0x20>
  410d02:	4638      	mov	r0, r7
  410d04:	4631      	mov	r1, r6
  410d06:	462a      	mov	r2, r5
  410d08:	f7ff ff46 	bl	410b98 <__multiply>
  410d0c:	b1ae      	cbz	r6, 410d3a <__pow5mult+0x66>
  410d0e:	6872      	ldr	r2, [r6, #4]
  410d10:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  410d12:	1064      	asrs	r4, r4, #1
  410d14:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  410d18:	6031      	str	r1, [r6, #0]
  410d1a:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  410d1e:	4606      	mov	r6, r0
  410d20:	d1ea      	bne.n	410cf8 <__pow5mult+0x24>
  410d22:	4630      	mov	r0, r6
  410d24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  410d28:	4638      	mov	r0, r7
  410d2a:	4629      	mov	r1, r5
  410d2c:	462a      	mov	r2, r5
  410d2e:	f7ff ff33 	bl	410b98 <__multiply>
  410d32:	6028      	str	r0, [r5, #0]
  410d34:	f8c0 8000 	str.w	r8, [r0]
  410d38:	e7e0      	b.n	410cfc <__pow5mult+0x28>
  410d3a:	4606      	mov	r6, r0
  410d3c:	e7da      	b.n	410cf4 <__pow5mult+0x20>
  410d3e:	4a0b      	ldr	r2, [pc, #44]	; (410d6c <__pow5mult+0x98>)
  410d40:	3b01      	subs	r3, #1
  410d42:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
  410d46:	2300      	movs	r3, #0
  410d48:	f7ff fe38 	bl	4109bc <__multadd>
  410d4c:	4606      	mov	r6, r0
  410d4e:	e7c9      	b.n	410ce4 <__pow5mult+0x10>
  410d50:	2101      	movs	r1, #1
  410d52:	4638      	mov	r0, r7
  410d54:	f7ff fe02 	bl	41095c <_Balloc>
  410d58:	f240 2171 	movw	r1, #625	; 0x271
  410d5c:	2201      	movs	r2, #1
  410d5e:	2300      	movs	r3, #0
  410d60:	6141      	str	r1, [r0, #20]
  410d62:	6102      	str	r2, [r0, #16]
  410d64:	4605      	mov	r5, r0
  410d66:	64b8      	str	r0, [r7, #72]	; 0x48
  410d68:	6003      	str	r3, [r0, #0]
  410d6a:	e7c0      	b.n	410cee <__pow5mult+0x1a>
  410d6c:	004131a0 	.word	0x004131a0

00410d70 <__lshift>:
  410d70:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  410d74:	690b      	ldr	r3, [r1, #16]
  410d76:	ea4f 1a62 	mov.w	sl, r2, asr #5
  410d7a:	eb0a 0903 	add.w	r9, sl, r3
  410d7e:	688b      	ldr	r3, [r1, #8]
  410d80:	f109 0601 	add.w	r6, r9, #1
  410d84:	429e      	cmp	r6, r3
  410d86:	460f      	mov	r7, r1
  410d88:	4693      	mov	fp, r2
  410d8a:	4680      	mov	r8, r0
  410d8c:	6849      	ldr	r1, [r1, #4]
  410d8e:	dd04      	ble.n	410d9a <__lshift+0x2a>
  410d90:	005b      	lsls	r3, r3, #1
  410d92:	429e      	cmp	r6, r3
  410d94:	f101 0101 	add.w	r1, r1, #1
  410d98:	dcfa      	bgt.n	410d90 <__lshift+0x20>
  410d9a:	4640      	mov	r0, r8
  410d9c:	f7ff fdde 	bl	41095c <_Balloc>
  410da0:	f1ba 0f00 	cmp.w	sl, #0
  410da4:	f100 0414 	add.w	r4, r0, #20
  410da8:	dd09      	ble.n	410dbe <__lshift+0x4e>
  410daa:	2300      	movs	r3, #0
  410dac:	461a      	mov	r2, r3
  410dae:	4625      	mov	r5, r4
  410db0:	3301      	adds	r3, #1
  410db2:	4553      	cmp	r3, sl
  410db4:	f845 2b04 	str.w	r2, [r5], #4
  410db8:	d1fa      	bne.n	410db0 <__lshift+0x40>
  410dba:	eb04 0483 	add.w	r4, r4, r3, lsl #2
  410dbe:	693a      	ldr	r2, [r7, #16]
  410dc0:	f107 0314 	add.w	r3, r7, #20
  410dc4:	f01b 0b1f 	ands.w	fp, fp, #31
  410dc8:	eb03 0c82 	add.w	ip, r3, r2, lsl #2
  410dcc:	d021      	beq.n	410e12 <__lshift+0xa2>
  410dce:	f1cb 0a20 	rsb	sl, fp, #32
  410dd2:	2200      	movs	r2, #0
  410dd4:	e000      	b.n	410dd8 <__lshift+0x68>
  410dd6:	462c      	mov	r4, r5
  410dd8:	6819      	ldr	r1, [r3, #0]
  410dda:	4625      	mov	r5, r4
  410ddc:	fa01 f10b 	lsl.w	r1, r1, fp
  410de0:	430a      	orrs	r2, r1
  410de2:	f845 2b04 	str.w	r2, [r5], #4
  410de6:	f853 2b04 	ldr.w	r2, [r3], #4
  410dea:	4563      	cmp	r3, ip
  410dec:	fa22 f20a 	lsr.w	r2, r2, sl
  410df0:	d3f1      	bcc.n	410dd6 <__lshift+0x66>
  410df2:	6062      	str	r2, [r4, #4]
  410df4:	b10a      	cbz	r2, 410dfa <__lshift+0x8a>
  410df6:	f109 0602 	add.w	r6, r9, #2
  410dfa:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  410dfe:	687a      	ldr	r2, [r7, #4]
  410e00:	3e01      	subs	r6, #1
  410e02:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  410e06:	6106      	str	r6, [r0, #16]
  410e08:	6039      	str	r1, [r7, #0]
  410e0a:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  410e0e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  410e12:	f853 2b04 	ldr.w	r2, [r3], #4
  410e16:	459c      	cmp	ip, r3
  410e18:	f844 2b04 	str.w	r2, [r4], #4
  410e1c:	d9ed      	bls.n	410dfa <__lshift+0x8a>
  410e1e:	f853 2b04 	ldr.w	r2, [r3], #4
  410e22:	459c      	cmp	ip, r3
  410e24:	f844 2b04 	str.w	r2, [r4], #4
  410e28:	d8f3      	bhi.n	410e12 <__lshift+0xa2>
  410e2a:	e7e6      	b.n	410dfa <__lshift+0x8a>

00410e2c <__mcmp>:
  410e2c:	6902      	ldr	r2, [r0, #16]
  410e2e:	690b      	ldr	r3, [r1, #16]
  410e30:	b410      	push	{r4}
  410e32:	1ad2      	subs	r2, r2, r3
  410e34:	d115      	bne.n	410e62 <__mcmp+0x36>
  410e36:	009b      	lsls	r3, r3, #2
  410e38:	3014      	adds	r0, #20
  410e3a:	3114      	adds	r1, #20
  410e3c:	4419      	add	r1, r3
  410e3e:	4403      	add	r3, r0
  410e40:	e001      	b.n	410e46 <__mcmp+0x1a>
  410e42:	4298      	cmp	r0, r3
  410e44:	d211      	bcs.n	410e6a <__mcmp+0x3e>
  410e46:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  410e4a:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  410e4e:	42a2      	cmp	r2, r4
  410e50:	d0f7      	beq.n	410e42 <__mcmp+0x16>
  410e52:	4294      	cmp	r4, r2
  410e54:	bf94      	ite	ls
  410e56:	2001      	movls	r0, #1
  410e58:	f04f 30ff 	movhi.w	r0, #4294967295
  410e5c:	f85d 4b04 	ldr.w	r4, [sp], #4
  410e60:	4770      	bx	lr
  410e62:	4610      	mov	r0, r2
  410e64:	f85d 4b04 	ldr.w	r4, [sp], #4
  410e68:	4770      	bx	lr
  410e6a:	2000      	movs	r0, #0
  410e6c:	f85d 4b04 	ldr.w	r4, [sp], #4
  410e70:	4770      	bx	lr
  410e72:	bf00      	nop

00410e74 <__mdiff>:
  410e74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  410e78:	460d      	mov	r5, r1
  410e7a:	4604      	mov	r4, r0
  410e7c:	4611      	mov	r1, r2
  410e7e:	4628      	mov	r0, r5
  410e80:	4616      	mov	r6, r2
  410e82:	f7ff ffd3 	bl	410e2c <__mcmp>
  410e86:	1e07      	subs	r7, r0, #0
  410e88:	d056      	beq.n	410f38 <__mdiff+0xc4>
  410e8a:	db4f      	blt.n	410f2c <__mdiff+0xb8>
  410e8c:	f04f 0900 	mov.w	r9, #0
  410e90:	6869      	ldr	r1, [r5, #4]
  410e92:	4620      	mov	r0, r4
  410e94:	f7ff fd62 	bl	41095c <_Balloc>
  410e98:	692f      	ldr	r7, [r5, #16]
  410e9a:	6932      	ldr	r2, [r6, #16]
  410e9c:	3514      	adds	r5, #20
  410e9e:	3614      	adds	r6, #20
  410ea0:	f8c0 900c 	str.w	r9, [r0, #12]
  410ea4:	f100 0314 	add.w	r3, r0, #20
  410ea8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
  410eac:	eb06 0882 	add.w	r8, r6, r2, lsl #2
  410eb0:	2100      	movs	r1, #0
  410eb2:	f855 4b04 	ldr.w	r4, [r5], #4
  410eb6:	f856 2b04 	ldr.w	r2, [r6], #4
  410eba:	fa1f fa84 	uxth.w	sl, r4
  410ebe:	448a      	add	sl, r1
  410ec0:	fa1f f982 	uxth.w	r9, r2
  410ec4:	0c11      	lsrs	r1, r2, #16
  410ec6:	ebc1 4114 	rsb	r1, r1, r4, lsr #16
  410eca:	ebc9 020a 	rsb	r2, r9, sl
  410ece:	eb01 4122 	add.w	r1, r1, r2, asr #16
  410ed2:	b292      	uxth	r2, r2
  410ed4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  410ed8:	45b0      	cmp	r8, r6
  410eda:	f843 2b04 	str.w	r2, [r3], #4
  410ede:	ea4f 4121 	mov.w	r1, r1, asr #16
  410ee2:	462c      	mov	r4, r5
  410ee4:	d8e5      	bhi.n	410eb2 <__mdiff+0x3e>
  410ee6:	45ac      	cmp	ip, r5
  410ee8:	4698      	mov	r8, r3
  410eea:	d915      	bls.n	410f18 <__mdiff+0xa4>
  410eec:	f854 6b04 	ldr.w	r6, [r4], #4
  410ef0:	b2b2      	uxth	r2, r6
  410ef2:	4411      	add	r1, r2
  410ef4:	0c36      	lsrs	r6, r6, #16
  410ef6:	eb06 4621 	add.w	r6, r6, r1, asr #16
  410efa:	b289      	uxth	r1, r1
  410efc:	ea41 4206 	orr.w	r2, r1, r6, lsl #16
  410f00:	45a4      	cmp	ip, r4
  410f02:	f843 2b04 	str.w	r2, [r3], #4
  410f06:	ea4f 4126 	mov.w	r1, r6, asr #16
  410f0a:	d8ef      	bhi.n	410eec <__mdiff+0x78>
  410f0c:	43eb      	mvns	r3, r5
  410f0e:	4463      	add	r3, ip
  410f10:	f023 0303 	bic.w	r3, r3, #3
  410f14:	3304      	adds	r3, #4
  410f16:	4443      	add	r3, r8
  410f18:	3b04      	subs	r3, #4
  410f1a:	b922      	cbnz	r2, 410f26 <__mdiff+0xb2>
  410f1c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  410f20:	3f01      	subs	r7, #1
  410f22:	2a00      	cmp	r2, #0
  410f24:	d0fa      	beq.n	410f1c <__mdiff+0xa8>
  410f26:	6107      	str	r7, [r0, #16]
  410f28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  410f2c:	462b      	mov	r3, r5
  410f2e:	f04f 0901 	mov.w	r9, #1
  410f32:	4635      	mov	r5, r6
  410f34:	461e      	mov	r6, r3
  410f36:	e7ab      	b.n	410e90 <__mdiff+0x1c>
  410f38:	4620      	mov	r0, r4
  410f3a:	4639      	mov	r1, r7
  410f3c:	f7ff fd0e 	bl	41095c <_Balloc>
  410f40:	2301      	movs	r3, #1
  410f42:	6147      	str	r7, [r0, #20]
  410f44:	6103      	str	r3, [r0, #16]
  410f46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  410f4a:	bf00      	nop

00410f4c <__ulp>:
  410f4c:	4b0e      	ldr	r3, [pc, #56]	; (410f88 <__ulp+0x3c>)
  410f4e:	400b      	ands	r3, r1
  410f50:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
  410f54:	2b00      	cmp	r3, #0
  410f56:	dd02      	ble.n	410f5e <__ulp+0x12>
  410f58:	4619      	mov	r1, r3
  410f5a:	2000      	movs	r0, #0
  410f5c:	4770      	bx	lr
  410f5e:	425b      	negs	r3, r3
  410f60:	151b      	asrs	r3, r3, #20
  410f62:	2b13      	cmp	r3, #19
  410f64:	dd0a      	ble.n	410f7c <__ulp+0x30>
  410f66:	2b32      	cmp	r3, #50	; 0x32
  410f68:	bfdd      	ittte	le
  410f6a:	f1c3 0333 	rsble	r3, r3, #51	; 0x33
  410f6e:	2201      	movle	r2, #1
  410f70:	fa02 f303 	lslle.w	r3, r2, r3
  410f74:	2301      	movgt	r3, #1
  410f76:	2100      	movs	r1, #0
  410f78:	4618      	mov	r0, r3
  410f7a:	4770      	bx	lr
  410f7c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  410f80:	fa42 f103 	asr.w	r1, r2, r3
  410f84:	2000      	movs	r0, #0
  410f86:	4770      	bx	lr
  410f88:	7ff00000 	.word	0x7ff00000

00410f8c <__b2d>:
  410f8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  410f8e:	6904      	ldr	r4, [r0, #16]
  410f90:	f100 0614 	add.w	r6, r0, #20
  410f94:	eb06 0484 	add.w	r4, r6, r4, lsl #2
  410f98:	f854 5c04 	ldr.w	r5, [r4, #-4]
  410f9c:	460f      	mov	r7, r1
  410f9e:	4628      	mov	r0, r5
  410fa0:	f7ff fda2 	bl	410ae8 <__hi0bits>
  410fa4:	f1c0 0320 	rsb	r3, r0, #32
  410fa8:	280a      	cmp	r0, #10
  410faa:	603b      	str	r3, [r7, #0]
  410fac:	f1a4 0104 	sub.w	r1, r4, #4
  410fb0:	dc19      	bgt.n	410fe6 <__b2d+0x5a>
  410fb2:	428e      	cmp	r6, r1
  410fb4:	f1c0 070b 	rsb	r7, r0, #11
  410fb8:	bf38      	it	cc
  410fba:	f854 1c08 	ldrcc.w	r1, [r4, #-8]
  410fbe:	fa25 fc07 	lsr.w	ip, r5, r7
  410fc2:	f100 0015 	add.w	r0, r0, #21
  410fc6:	bf38      	it	cc
  410fc8:	fa21 f707 	lsrcc.w	r7, r1, r7
  410fcc:	fa05 f500 	lsl.w	r5, r5, r0
  410fd0:	f04c 537f 	orr.w	r3, ip, #1069547520	; 0x3fc00000
  410fd4:	bf28      	it	cs
  410fd6:	2700      	movcs	r7, #0
  410fd8:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  410fdc:	ea47 0205 	orr.w	r2, r7, r5
  410fe0:	4610      	mov	r0, r2
  410fe2:	4619      	mov	r1, r3
  410fe4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  410fe6:	428e      	cmp	r6, r1
  410fe8:	bf36      	itet	cc
  410fea:	f1a4 0108 	subcc.w	r1, r4, #8
  410fee:	2400      	movcs	r4, #0
  410ff0:	f854 4c08 	ldrcc.w	r4, [r4, #-8]
  410ff4:	f1b0 070b 	subs.w	r7, r0, #11
  410ff8:	d01b      	beq.n	411032 <__b2d+0xa6>
  410ffa:	42b1      	cmp	r1, r6
  410ffc:	bf88      	it	hi
  410ffe:	f851 1c04 	ldrhi.w	r1, [r1, #-4]
  411002:	fa05 f507 	lsl.w	r5, r5, r7
  411006:	f1c0 002b 	rsb	r0, r0, #43	; 0x2b
  41100a:	fa24 fc00 	lsr.w	ip, r4, r0
  41100e:	bf88      	it	hi
  411010:	fa21 f000 	lsrhi.w	r0, r1, r0
  411014:	fa04 f407 	lsl.w	r4, r4, r7
  411018:	f045 557f 	orr.w	r5, r5, #1069547520	; 0x3fc00000
  41101c:	bf98      	it	ls
  41101e:	2000      	movls	r0, #0
  411020:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
  411024:	ea45 030c 	orr.w	r3, r5, ip
  411028:	ea40 0204 	orr.w	r2, r0, r4
  41102c:	4610      	mov	r0, r2
  41102e:	4619      	mov	r1, r3
  411030:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  411032:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
  411036:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
  41103a:	4622      	mov	r2, r4
  41103c:	4610      	mov	r0, r2
  41103e:	4619      	mov	r1, r3
  411040:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  411042:	bf00      	nop

00411044 <__d2b>:
  411044:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  411048:	2101      	movs	r1, #1
  41104a:	b083      	sub	sp, #12
  41104c:	461d      	mov	r5, r3
  41104e:	f3c3 560a 	ubfx	r6, r3, #20, #11
  411052:	4614      	mov	r4, r2
  411054:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  411056:	f7ff fc81 	bl	41095c <_Balloc>
  41105a:	f3c5 0313 	ubfx	r3, r5, #0, #20
  41105e:	4680      	mov	r8, r0
  411060:	b10e      	cbz	r6, 411066 <__d2b+0x22>
  411062:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  411066:	9301      	str	r3, [sp, #4]
  411068:	b324      	cbz	r4, 4110b4 <__d2b+0x70>
  41106a:	a802      	add	r0, sp, #8
  41106c:	f840 4d08 	str.w	r4, [r0, #-8]!
  411070:	4668      	mov	r0, sp
  411072:	f7ff fd59 	bl	410b28 <__lo0bits>
  411076:	2800      	cmp	r0, #0
  411078:	d135      	bne.n	4110e6 <__d2b+0xa2>
  41107a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  41107e:	f8c8 2014 	str.w	r2, [r8, #20]
  411082:	2b00      	cmp	r3, #0
  411084:	bf0c      	ite	eq
  411086:	2401      	moveq	r4, #1
  411088:	2402      	movne	r4, #2
  41108a:	f8c8 3018 	str.w	r3, [r8, #24]
  41108e:	f8c8 4010 	str.w	r4, [r8, #16]
  411092:	b9de      	cbnz	r6, 4110cc <__d2b+0x88>
  411094:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  411098:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  41109c:	6038      	str	r0, [r7, #0]
  41109e:	6918      	ldr	r0, [r3, #16]
  4110a0:	f7ff fd22 	bl	410ae8 <__hi0bits>
  4110a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4110a6:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  4110aa:	6018      	str	r0, [r3, #0]
  4110ac:	4640      	mov	r0, r8
  4110ae:	b003      	add	sp, #12
  4110b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4110b4:	a801      	add	r0, sp, #4
  4110b6:	f7ff fd37 	bl	410b28 <__lo0bits>
  4110ba:	9b01      	ldr	r3, [sp, #4]
  4110bc:	2401      	movs	r4, #1
  4110be:	3020      	adds	r0, #32
  4110c0:	f8c8 3014 	str.w	r3, [r8, #20]
  4110c4:	f8c8 4010 	str.w	r4, [r8, #16]
  4110c8:	2e00      	cmp	r6, #0
  4110ca:	d0e3      	beq.n	411094 <__d2b+0x50>
  4110cc:	f2a6 4933 	subw	r9, r6, #1075	; 0x433
  4110d0:	eb09 0300 	add.w	r3, r9, r0
  4110d4:	603b      	str	r3, [r7, #0]
  4110d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4110d8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4110dc:	6018      	str	r0, [r3, #0]
  4110de:	4640      	mov	r0, r8
  4110e0:	b003      	add	sp, #12
  4110e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4110e6:	9b01      	ldr	r3, [sp, #4]
  4110e8:	f1c0 0120 	rsb	r1, r0, #32
  4110ec:	fa03 f101 	lsl.w	r1, r3, r1
  4110f0:	40c3      	lsrs	r3, r0
  4110f2:	9a00      	ldr	r2, [sp, #0]
  4110f4:	9301      	str	r3, [sp, #4]
  4110f6:	430a      	orrs	r2, r1
  4110f8:	f8c8 2014 	str.w	r2, [r8, #20]
  4110fc:	e7c1      	b.n	411082 <__d2b+0x3e>
  4110fe:	bf00      	nop

00411100 <__ratio>:
  411100:	b5f0      	push	{r4, r5, r6, r7, lr}
  411102:	b083      	sub	sp, #12
  411104:	460e      	mov	r6, r1
  411106:	4669      	mov	r1, sp
  411108:	4607      	mov	r7, r0
  41110a:	f7ff ff3f 	bl	410f8c <__b2d>
  41110e:	4604      	mov	r4, r0
  411110:	460d      	mov	r5, r1
  411112:	4630      	mov	r0, r6
  411114:	a901      	add	r1, sp, #4
  411116:	f7ff ff39 	bl	410f8c <__b2d>
  41111a:	693f      	ldr	r7, [r7, #16]
  41111c:	6936      	ldr	r6, [r6, #16]
  41111e:	4602      	mov	r2, r0
  411120:	460b      	mov	r3, r1
  411122:	ebc6 0e07 	rsb	lr, r6, r7
  411126:	e89d 0003 	ldmia.w	sp, {r0, r1}
  41112a:	1a41      	subs	r1, r0, r1
  41112c:	eb01 1e4e 	add.w	lr, r1, lr, lsl #5
  411130:	f1be 0f00 	cmp.w	lr, #0
  411134:	dd08      	ble.n	411148 <__ratio+0x48>
  411136:	eb05 510e 	add.w	r1, r5, lr, lsl #20
  41113a:	460d      	mov	r5, r1
  41113c:	4620      	mov	r0, r4
  41113e:	4629      	mov	r1, r5
  411140:	f7f8 feb6 	bl	409eb0 <__aeabi_ddiv>
  411144:	b003      	add	sp, #12
  411146:	bdf0      	pop	{r4, r5, r6, r7, pc}
  411148:	eba3 570e 	sub.w	r7, r3, lr, lsl #20
  41114c:	463b      	mov	r3, r7
  41114e:	e7f5      	b.n	41113c <__ratio+0x3c>

00411150 <__copybits>:
  411150:	b470      	push	{r4, r5, r6}
  411152:	6915      	ldr	r5, [r2, #16]
  411154:	f102 0314 	add.w	r3, r2, #20
  411158:	3901      	subs	r1, #1
  41115a:	114e      	asrs	r6, r1, #5
  41115c:	eb03 0585 	add.w	r5, r3, r5, lsl #2
  411160:	3601      	adds	r6, #1
  411162:	42ab      	cmp	r3, r5
  411164:	eb00 0686 	add.w	r6, r0, r6, lsl #2
  411168:	d20c      	bcs.n	411184 <__copybits+0x34>
  41116a:	4601      	mov	r1, r0
  41116c:	f853 4b04 	ldr.w	r4, [r3], #4
  411170:	429d      	cmp	r5, r3
  411172:	f841 4b04 	str.w	r4, [r1], #4
  411176:	d8f9      	bhi.n	41116c <__copybits+0x1c>
  411178:	1aab      	subs	r3, r5, r2
  41117a:	3b15      	subs	r3, #21
  41117c:	f023 0303 	bic.w	r3, r3, #3
  411180:	3304      	adds	r3, #4
  411182:	4418      	add	r0, r3
  411184:	4286      	cmp	r6, r0
  411186:	d904      	bls.n	411192 <__copybits+0x42>
  411188:	2300      	movs	r3, #0
  41118a:	f840 3b04 	str.w	r3, [r0], #4
  41118e:	4286      	cmp	r6, r0
  411190:	d8fb      	bhi.n	41118a <__copybits+0x3a>
  411192:	bc70      	pop	{r4, r5, r6}
  411194:	4770      	bx	lr
  411196:	bf00      	nop

00411198 <__any_on>:
  411198:	6903      	ldr	r3, [r0, #16]
  41119a:	114a      	asrs	r2, r1, #5
  41119c:	4293      	cmp	r3, r2
  41119e:	b410      	push	{r4}
  4111a0:	f100 0414 	add.w	r4, r0, #20
  4111a4:	da10      	bge.n	4111c8 <__any_on+0x30>
  4111a6:	eb04 0383 	add.w	r3, r4, r3, lsl #2
  4111aa:	429c      	cmp	r4, r3
  4111ac:	d221      	bcs.n	4111f2 <__any_on+0x5a>
  4111ae:	f853 0c04 	ldr.w	r0, [r3, #-4]
  4111b2:	3b04      	subs	r3, #4
  4111b4:	b118      	cbz	r0, 4111be <__any_on+0x26>
  4111b6:	e015      	b.n	4111e4 <__any_on+0x4c>
  4111b8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4111bc:	b992      	cbnz	r2, 4111e4 <__any_on+0x4c>
  4111be:	429c      	cmp	r4, r3
  4111c0:	d3fa      	bcc.n	4111b8 <__any_on+0x20>
  4111c2:	f85d 4b04 	ldr.w	r4, [sp], #4
  4111c6:	4770      	bx	lr
  4111c8:	dd10      	ble.n	4111ec <__any_on+0x54>
  4111ca:	f011 011f 	ands.w	r1, r1, #31
  4111ce:	d00d      	beq.n	4111ec <__any_on+0x54>
  4111d0:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
  4111d4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
  4111d8:	fa20 f201 	lsr.w	r2, r0, r1
  4111dc:	fa02 f101 	lsl.w	r1, r2, r1
  4111e0:	4281      	cmp	r1, r0
  4111e2:	d0e2      	beq.n	4111aa <__any_on+0x12>
  4111e4:	2001      	movs	r0, #1
  4111e6:	f85d 4b04 	ldr.w	r4, [sp], #4
  4111ea:	4770      	bx	lr
  4111ec:	eb04 0382 	add.w	r3, r4, r2, lsl #2
  4111f0:	e7db      	b.n	4111aa <__any_on+0x12>
  4111f2:	2000      	movs	r0, #0
  4111f4:	e7e5      	b.n	4111c2 <__any_on+0x2a>
  4111f6:	bf00      	nop

004111f8 <_realloc_r>:
  4111f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4111fc:	460c      	mov	r4, r1
  4111fe:	b083      	sub	sp, #12
  411200:	4690      	mov	r8, r2
  411202:	4681      	mov	r9, r0
  411204:	2900      	cmp	r1, #0
  411206:	f000 80ba 	beq.w	41137e <_realloc_r+0x186>
  41120a:	f7ff fba3 	bl	410954 <__malloc_lock>
  41120e:	f108 060b 	add.w	r6, r8, #11
  411212:	f854 3c04 	ldr.w	r3, [r4, #-4]
  411216:	2e16      	cmp	r6, #22
  411218:	f023 0503 	bic.w	r5, r3, #3
  41121c:	f1a4 0708 	sub.w	r7, r4, #8
  411220:	d84b      	bhi.n	4112ba <_realloc_r+0xc2>
  411222:	2110      	movs	r1, #16
  411224:	460e      	mov	r6, r1
  411226:	45b0      	cmp	r8, r6
  411228:	d84c      	bhi.n	4112c4 <_realloc_r+0xcc>
  41122a:	428d      	cmp	r5, r1
  41122c:	da51      	bge.n	4112d2 <_realloc_r+0xda>
  41122e:	f8df b384 	ldr.w	fp, [pc, #900]	; 4115b4 <_realloc_r+0x3bc>
  411232:	1978      	adds	r0, r7, r5
  411234:	f8db e008 	ldr.w	lr, [fp, #8]
  411238:	4586      	cmp	lr, r0
  41123a:	f000 80a6 	beq.w	41138a <_realloc_r+0x192>
  41123e:	6842      	ldr	r2, [r0, #4]
  411240:	f022 0c01 	bic.w	ip, r2, #1
  411244:	4484      	add	ip, r0
  411246:	f8dc c004 	ldr.w	ip, [ip, #4]
  41124a:	f01c 0f01 	tst.w	ip, #1
  41124e:	d054      	beq.n	4112fa <_realloc_r+0x102>
  411250:	2200      	movs	r2, #0
  411252:	4610      	mov	r0, r2
  411254:	07db      	lsls	r3, r3, #31
  411256:	d46f      	bmi.n	411338 <_realloc_r+0x140>
  411258:	f854 3c08 	ldr.w	r3, [r4, #-8]
  41125c:	ebc3 0a07 	rsb	sl, r3, r7
  411260:	f8da 3004 	ldr.w	r3, [sl, #4]
  411264:	f023 0303 	bic.w	r3, r3, #3
  411268:	442b      	add	r3, r5
  41126a:	2800      	cmp	r0, #0
  41126c:	d062      	beq.n	411334 <_realloc_r+0x13c>
  41126e:	4570      	cmp	r0, lr
  411270:	f000 80e9 	beq.w	411446 <_realloc_r+0x24e>
  411274:	eb02 0e03 	add.w	lr, r2, r3
  411278:	458e      	cmp	lr, r1
  41127a:	db5b      	blt.n	411334 <_realloc_r+0x13c>
  41127c:	68c3      	ldr	r3, [r0, #12]
  41127e:	6882      	ldr	r2, [r0, #8]
  411280:	46d0      	mov	r8, sl
  411282:	60d3      	str	r3, [r2, #12]
  411284:	609a      	str	r2, [r3, #8]
  411286:	f858 1f08 	ldr.w	r1, [r8, #8]!
  41128a:	f8da 300c 	ldr.w	r3, [sl, #12]
  41128e:	1f2a      	subs	r2, r5, #4
  411290:	2a24      	cmp	r2, #36	; 0x24
  411292:	60cb      	str	r3, [r1, #12]
  411294:	6099      	str	r1, [r3, #8]
  411296:	f200 8123 	bhi.w	4114e0 <_realloc_r+0x2e8>
  41129a:	2a13      	cmp	r2, #19
  41129c:	f240 80b0 	bls.w	411400 <_realloc_r+0x208>
  4112a0:	6823      	ldr	r3, [r4, #0]
  4112a2:	2a1b      	cmp	r2, #27
  4112a4:	f8ca 3008 	str.w	r3, [sl, #8]
  4112a8:	6863      	ldr	r3, [r4, #4]
  4112aa:	f8ca 300c 	str.w	r3, [sl, #12]
  4112ae:	f200 812b 	bhi.w	411508 <_realloc_r+0x310>
  4112b2:	3408      	adds	r4, #8
  4112b4:	f10a 0310 	add.w	r3, sl, #16
  4112b8:	e0a3      	b.n	411402 <_realloc_r+0x20a>
  4112ba:	f026 0607 	bic.w	r6, r6, #7
  4112be:	2e00      	cmp	r6, #0
  4112c0:	4631      	mov	r1, r6
  4112c2:	dab0      	bge.n	411226 <_realloc_r+0x2e>
  4112c4:	230c      	movs	r3, #12
  4112c6:	2000      	movs	r0, #0
  4112c8:	f8c9 3000 	str.w	r3, [r9]
  4112cc:	b003      	add	sp, #12
  4112ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4112d2:	46a0      	mov	r8, r4
  4112d4:	1baa      	subs	r2, r5, r6
  4112d6:	2a0f      	cmp	r2, #15
  4112d8:	f003 0301 	and.w	r3, r3, #1
  4112dc:	d81a      	bhi.n	411314 <_realloc_r+0x11c>
  4112de:	432b      	orrs	r3, r5
  4112e0:	607b      	str	r3, [r7, #4]
  4112e2:	443d      	add	r5, r7
  4112e4:	686b      	ldr	r3, [r5, #4]
  4112e6:	f043 0301 	orr.w	r3, r3, #1
  4112ea:	606b      	str	r3, [r5, #4]
  4112ec:	4648      	mov	r0, r9
  4112ee:	f7ff fb33 	bl	410958 <__malloc_unlock>
  4112f2:	4640      	mov	r0, r8
  4112f4:	b003      	add	sp, #12
  4112f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4112fa:	f022 0203 	bic.w	r2, r2, #3
  4112fe:	eb02 0c05 	add.w	ip, r2, r5
  411302:	458c      	cmp	ip, r1
  411304:	dba6      	blt.n	411254 <_realloc_r+0x5c>
  411306:	68c2      	ldr	r2, [r0, #12]
  411308:	6881      	ldr	r1, [r0, #8]
  41130a:	46a0      	mov	r8, r4
  41130c:	60ca      	str	r2, [r1, #12]
  41130e:	4665      	mov	r5, ip
  411310:	6091      	str	r1, [r2, #8]
  411312:	e7df      	b.n	4112d4 <_realloc_r+0xdc>
  411314:	19b9      	adds	r1, r7, r6
  411316:	4333      	orrs	r3, r6
  411318:	f042 0001 	orr.w	r0, r2, #1
  41131c:	607b      	str	r3, [r7, #4]
  41131e:	440a      	add	r2, r1
  411320:	6048      	str	r0, [r1, #4]
  411322:	6853      	ldr	r3, [r2, #4]
  411324:	3108      	adds	r1, #8
  411326:	f043 0301 	orr.w	r3, r3, #1
  41132a:	6053      	str	r3, [r2, #4]
  41132c:	4648      	mov	r0, r9
  41132e:	f7fe f913 	bl	40f558 <_free_r>
  411332:	e7db      	b.n	4112ec <_realloc_r+0xf4>
  411334:	428b      	cmp	r3, r1
  411336:	da33      	bge.n	4113a0 <_realloc_r+0x1a8>
  411338:	4641      	mov	r1, r8
  41133a:	4648      	mov	r0, r9
  41133c:	f7fe ffbe 	bl	4102bc <_malloc_r>
  411340:	4680      	mov	r8, r0
  411342:	2800      	cmp	r0, #0
  411344:	d0d2      	beq.n	4112ec <_realloc_r+0xf4>
  411346:	f854 3c04 	ldr.w	r3, [r4, #-4]
  41134a:	f1a0 0108 	sub.w	r1, r0, #8
  41134e:	f023 0201 	bic.w	r2, r3, #1
  411352:	443a      	add	r2, r7
  411354:	4291      	cmp	r1, r2
  411356:	f000 80bc 	beq.w	4114d2 <_realloc_r+0x2da>
  41135a:	1f2a      	subs	r2, r5, #4
  41135c:	2a24      	cmp	r2, #36	; 0x24
  41135e:	d86e      	bhi.n	41143e <_realloc_r+0x246>
  411360:	2a13      	cmp	r2, #19
  411362:	d842      	bhi.n	4113ea <_realloc_r+0x1f2>
  411364:	4603      	mov	r3, r0
  411366:	4622      	mov	r2, r4
  411368:	6811      	ldr	r1, [r2, #0]
  41136a:	6019      	str	r1, [r3, #0]
  41136c:	6851      	ldr	r1, [r2, #4]
  41136e:	6059      	str	r1, [r3, #4]
  411370:	6892      	ldr	r2, [r2, #8]
  411372:	609a      	str	r2, [r3, #8]
  411374:	4621      	mov	r1, r4
  411376:	4648      	mov	r0, r9
  411378:	f7fe f8ee 	bl	40f558 <_free_r>
  41137c:	e7b6      	b.n	4112ec <_realloc_r+0xf4>
  41137e:	4611      	mov	r1, r2
  411380:	b003      	add	sp, #12
  411382:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  411386:	f7fe bf99 	b.w	4102bc <_malloc_r>
  41138a:	f8de 2004 	ldr.w	r2, [lr, #4]
  41138e:	f106 0c10 	add.w	ip, r6, #16
  411392:	f022 0203 	bic.w	r2, r2, #3
  411396:	1950      	adds	r0, r2, r5
  411398:	4560      	cmp	r0, ip
  41139a:	da3d      	bge.n	411418 <_realloc_r+0x220>
  41139c:	4670      	mov	r0, lr
  41139e:	e759      	b.n	411254 <_realloc_r+0x5c>
  4113a0:	46d0      	mov	r8, sl
  4113a2:	f858 0f08 	ldr.w	r0, [r8, #8]!
  4113a6:	f8da 100c 	ldr.w	r1, [sl, #12]
  4113aa:	1f2a      	subs	r2, r5, #4
  4113ac:	2a24      	cmp	r2, #36	; 0x24
  4113ae:	60c1      	str	r1, [r0, #12]
  4113b0:	6088      	str	r0, [r1, #8]
  4113b2:	f200 80a0 	bhi.w	4114f6 <_realloc_r+0x2fe>
  4113b6:	2a13      	cmp	r2, #19
  4113b8:	f240 809b 	bls.w	4114f2 <_realloc_r+0x2fa>
  4113bc:	6821      	ldr	r1, [r4, #0]
  4113be:	2a1b      	cmp	r2, #27
  4113c0:	f8ca 1008 	str.w	r1, [sl, #8]
  4113c4:	6861      	ldr	r1, [r4, #4]
  4113c6:	f8ca 100c 	str.w	r1, [sl, #12]
  4113ca:	f200 80b2 	bhi.w	411532 <_realloc_r+0x33a>
  4113ce:	3408      	adds	r4, #8
  4113d0:	f10a 0210 	add.w	r2, sl, #16
  4113d4:	6821      	ldr	r1, [r4, #0]
  4113d6:	461d      	mov	r5, r3
  4113d8:	6011      	str	r1, [r2, #0]
  4113da:	6861      	ldr	r1, [r4, #4]
  4113dc:	4657      	mov	r7, sl
  4113de:	6051      	str	r1, [r2, #4]
  4113e0:	68a3      	ldr	r3, [r4, #8]
  4113e2:	6093      	str	r3, [r2, #8]
  4113e4:	f8da 3004 	ldr.w	r3, [sl, #4]
  4113e8:	e774      	b.n	4112d4 <_realloc_r+0xdc>
  4113ea:	6823      	ldr	r3, [r4, #0]
  4113ec:	2a1b      	cmp	r2, #27
  4113ee:	6003      	str	r3, [r0, #0]
  4113f0:	6863      	ldr	r3, [r4, #4]
  4113f2:	6043      	str	r3, [r0, #4]
  4113f4:	d862      	bhi.n	4114bc <_realloc_r+0x2c4>
  4113f6:	f100 0308 	add.w	r3, r0, #8
  4113fa:	f104 0208 	add.w	r2, r4, #8
  4113fe:	e7b3      	b.n	411368 <_realloc_r+0x170>
  411400:	4643      	mov	r3, r8
  411402:	6822      	ldr	r2, [r4, #0]
  411404:	4675      	mov	r5, lr
  411406:	601a      	str	r2, [r3, #0]
  411408:	6862      	ldr	r2, [r4, #4]
  41140a:	4657      	mov	r7, sl
  41140c:	605a      	str	r2, [r3, #4]
  41140e:	68a2      	ldr	r2, [r4, #8]
  411410:	609a      	str	r2, [r3, #8]
  411412:	f8da 3004 	ldr.w	r3, [sl, #4]
  411416:	e75d      	b.n	4112d4 <_realloc_r+0xdc>
  411418:	1b83      	subs	r3, r0, r6
  41141a:	4437      	add	r7, r6
  41141c:	f043 0301 	orr.w	r3, r3, #1
  411420:	f8cb 7008 	str.w	r7, [fp, #8]
  411424:	607b      	str	r3, [r7, #4]
  411426:	f854 3c04 	ldr.w	r3, [r4, #-4]
  41142a:	4648      	mov	r0, r9
  41142c:	f003 0301 	and.w	r3, r3, #1
  411430:	431e      	orrs	r6, r3
  411432:	f844 6c04 	str.w	r6, [r4, #-4]
  411436:	f7ff fa8f 	bl	410958 <__malloc_unlock>
  41143a:	4620      	mov	r0, r4
  41143c:	e75a      	b.n	4112f4 <_realloc_r+0xfc>
  41143e:	4621      	mov	r1, r4
  411440:	f7ff fa22 	bl	410888 <memmove>
  411444:	e796      	b.n	411374 <_realloc_r+0x17c>
  411446:	eb02 0c03 	add.w	ip, r2, r3
  41144a:	f106 0210 	add.w	r2, r6, #16
  41144e:	4594      	cmp	ip, r2
  411450:	f6ff af70 	blt.w	411334 <_realloc_r+0x13c>
  411454:	4657      	mov	r7, sl
  411456:	f857 1f08 	ldr.w	r1, [r7, #8]!
  41145a:	f8da 300c 	ldr.w	r3, [sl, #12]
  41145e:	1f2a      	subs	r2, r5, #4
  411460:	2a24      	cmp	r2, #36	; 0x24
  411462:	60cb      	str	r3, [r1, #12]
  411464:	6099      	str	r1, [r3, #8]
  411466:	f200 8086 	bhi.w	411576 <_realloc_r+0x37e>
  41146a:	2a13      	cmp	r2, #19
  41146c:	d977      	bls.n	41155e <_realloc_r+0x366>
  41146e:	6823      	ldr	r3, [r4, #0]
  411470:	2a1b      	cmp	r2, #27
  411472:	f8ca 3008 	str.w	r3, [sl, #8]
  411476:	6863      	ldr	r3, [r4, #4]
  411478:	f8ca 300c 	str.w	r3, [sl, #12]
  41147c:	f200 8084 	bhi.w	411588 <_realloc_r+0x390>
  411480:	3408      	adds	r4, #8
  411482:	f10a 0310 	add.w	r3, sl, #16
  411486:	6822      	ldr	r2, [r4, #0]
  411488:	601a      	str	r2, [r3, #0]
  41148a:	6862      	ldr	r2, [r4, #4]
  41148c:	605a      	str	r2, [r3, #4]
  41148e:	68a2      	ldr	r2, [r4, #8]
  411490:	609a      	str	r2, [r3, #8]
  411492:	ebc6 020c 	rsb	r2, r6, ip
  411496:	eb0a 0306 	add.w	r3, sl, r6
  41149a:	f042 0201 	orr.w	r2, r2, #1
  41149e:	f8cb 3008 	str.w	r3, [fp, #8]
  4114a2:	605a      	str	r2, [r3, #4]
  4114a4:	f8da 3004 	ldr.w	r3, [sl, #4]
  4114a8:	4648      	mov	r0, r9
  4114aa:	f003 0301 	and.w	r3, r3, #1
  4114ae:	431e      	orrs	r6, r3
  4114b0:	f8ca 6004 	str.w	r6, [sl, #4]
  4114b4:	f7ff fa50 	bl	410958 <__malloc_unlock>
  4114b8:	4638      	mov	r0, r7
  4114ba:	e71b      	b.n	4112f4 <_realloc_r+0xfc>
  4114bc:	68a3      	ldr	r3, [r4, #8]
  4114be:	2a24      	cmp	r2, #36	; 0x24
  4114c0:	6083      	str	r3, [r0, #8]
  4114c2:	68e3      	ldr	r3, [r4, #12]
  4114c4:	60c3      	str	r3, [r0, #12]
  4114c6:	d02b      	beq.n	411520 <_realloc_r+0x328>
  4114c8:	f100 0310 	add.w	r3, r0, #16
  4114cc:	f104 0210 	add.w	r2, r4, #16
  4114d0:	e74a      	b.n	411368 <_realloc_r+0x170>
  4114d2:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4114d6:	46a0      	mov	r8, r4
  4114d8:	f022 0203 	bic.w	r2, r2, #3
  4114dc:	4415      	add	r5, r2
  4114de:	e6f9      	b.n	4112d4 <_realloc_r+0xdc>
  4114e0:	4621      	mov	r1, r4
  4114e2:	4640      	mov	r0, r8
  4114e4:	4675      	mov	r5, lr
  4114e6:	4657      	mov	r7, sl
  4114e8:	f7ff f9ce 	bl	410888 <memmove>
  4114ec:	f8da 3004 	ldr.w	r3, [sl, #4]
  4114f0:	e6f0      	b.n	4112d4 <_realloc_r+0xdc>
  4114f2:	4642      	mov	r2, r8
  4114f4:	e76e      	b.n	4113d4 <_realloc_r+0x1dc>
  4114f6:	4621      	mov	r1, r4
  4114f8:	4640      	mov	r0, r8
  4114fa:	461d      	mov	r5, r3
  4114fc:	4657      	mov	r7, sl
  4114fe:	f7ff f9c3 	bl	410888 <memmove>
  411502:	f8da 3004 	ldr.w	r3, [sl, #4]
  411506:	e6e5      	b.n	4112d4 <_realloc_r+0xdc>
  411508:	68a3      	ldr	r3, [r4, #8]
  41150a:	2a24      	cmp	r2, #36	; 0x24
  41150c:	f8ca 3010 	str.w	r3, [sl, #16]
  411510:	68e3      	ldr	r3, [r4, #12]
  411512:	f8ca 3014 	str.w	r3, [sl, #20]
  411516:	d018      	beq.n	41154a <_realloc_r+0x352>
  411518:	3410      	adds	r4, #16
  41151a:	f10a 0318 	add.w	r3, sl, #24
  41151e:	e770      	b.n	411402 <_realloc_r+0x20a>
  411520:	6922      	ldr	r2, [r4, #16]
  411522:	f100 0318 	add.w	r3, r0, #24
  411526:	6102      	str	r2, [r0, #16]
  411528:	6961      	ldr	r1, [r4, #20]
  41152a:	f104 0218 	add.w	r2, r4, #24
  41152e:	6141      	str	r1, [r0, #20]
  411530:	e71a      	b.n	411368 <_realloc_r+0x170>
  411532:	68a1      	ldr	r1, [r4, #8]
  411534:	2a24      	cmp	r2, #36	; 0x24
  411536:	f8ca 1010 	str.w	r1, [sl, #16]
  41153a:	68e1      	ldr	r1, [r4, #12]
  41153c:	f8ca 1014 	str.w	r1, [sl, #20]
  411540:	d00f      	beq.n	411562 <_realloc_r+0x36a>
  411542:	3410      	adds	r4, #16
  411544:	f10a 0218 	add.w	r2, sl, #24
  411548:	e744      	b.n	4113d4 <_realloc_r+0x1dc>
  41154a:	6922      	ldr	r2, [r4, #16]
  41154c:	f10a 0320 	add.w	r3, sl, #32
  411550:	f8ca 2018 	str.w	r2, [sl, #24]
  411554:	6962      	ldr	r2, [r4, #20]
  411556:	3418      	adds	r4, #24
  411558:	f8ca 201c 	str.w	r2, [sl, #28]
  41155c:	e751      	b.n	411402 <_realloc_r+0x20a>
  41155e:	463b      	mov	r3, r7
  411560:	e791      	b.n	411486 <_realloc_r+0x28e>
  411562:	6921      	ldr	r1, [r4, #16]
  411564:	f10a 0220 	add.w	r2, sl, #32
  411568:	f8ca 1018 	str.w	r1, [sl, #24]
  41156c:	6961      	ldr	r1, [r4, #20]
  41156e:	3418      	adds	r4, #24
  411570:	f8ca 101c 	str.w	r1, [sl, #28]
  411574:	e72e      	b.n	4113d4 <_realloc_r+0x1dc>
  411576:	4621      	mov	r1, r4
  411578:	4638      	mov	r0, r7
  41157a:	f8cd c004 	str.w	ip, [sp, #4]
  41157e:	f7ff f983 	bl	410888 <memmove>
  411582:	f8dd c004 	ldr.w	ip, [sp, #4]
  411586:	e784      	b.n	411492 <_realloc_r+0x29a>
  411588:	68a3      	ldr	r3, [r4, #8]
  41158a:	2a24      	cmp	r2, #36	; 0x24
  41158c:	f8ca 3010 	str.w	r3, [sl, #16]
  411590:	68e3      	ldr	r3, [r4, #12]
  411592:	f8ca 3014 	str.w	r3, [sl, #20]
  411596:	d003      	beq.n	4115a0 <_realloc_r+0x3a8>
  411598:	3410      	adds	r4, #16
  41159a:	f10a 0318 	add.w	r3, sl, #24
  41159e:	e772      	b.n	411486 <_realloc_r+0x28e>
  4115a0:	6922      	ldr	r2, [r4, #16]
  4115a2:	f10a 0320 	add.w	r3, sl, #32
  4115a6:	f8ca 2018 	str.w	r2, [sl, #24]
  4115aa:	6962      	ldr	r2, [r4, #20]
  4115ac:	3418      	adds	r4, #24
  4115ae:	f8ca 201c 	str.w	r2, [sl, #28]
  4115b2:	e768      	b.n	411486 <_realloc_r+0x28e>
  4115b4:	200005d8 	.word	0x200005d8

004115b8 <__fpclassifyd>:
  4115b8:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
  4115bc:	b410      	push	{r4}
  4115be:	d008      	beq.n	4115d2 <__fpclassifyd+0x1a>
  4115c0:	4a0f      	ldr	r2, [pc, #60]	; (411600 <__fpclassifyd+0x48>)
  4115c2:	f5a3 1480 	sub.w	r4, r3, #1048576	; 0x100000
  4115c6:	4294      	cmp	r4, r2
  4115c8:	d80a      	bhi.n	4115e0 <__fpclassifyd+0x28>
  4115ca:	2004      	movs	r0, #4
  4115cc:	f85d 4b04 	ldr.w	r4, [sp], #4
  4115d0:	4770      	bx	lr
  4115d2:	2800      	cmp	r0, #0
  4115d4:	bf0c      	ite	eq
  4115d6:	2002      	moveq	r0, #2
  4115d8:	2003      	movne	r0, #3
  4115da:	f85d 4b04 	ldr.w	r4, [sp], #4
  4115de:	4770      	bx	lr
  4115e0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
  4115e4:	d201      	bcs.n	4115ea <__fpclassifyd+0x32>
  4115e6:	2003      	movs	r0, #3
  4115e8:	e7f7      	b.n	4115da <__fpclassifyd+0x22>
  4115ea:	4a06      	ldr	r2, [pc, #24]	; (411604 <__fpclassifyd+0x4c>)
  4115ec:	4293      	cmp	r3, r2
  4115ee:	d001      	beq.n	4115f4 <__fpclassifyd+0x3c>
  4115f0:	2000      	movs	r0, #0
  4115f2:	e7f2      	b.n	4115da <__fpclassifyd+0x22>
  4115f4:	f1d0 0001 	rsbs	r0, r0, #1
  4115f8:	bf38      	it	cc
  4115fa:	2000      	movcc	r0, #0
  4115fc:	e7ed      	b.n	4115da <__fpclassifyd+0x22>
  4115fe:	bf00      	nop
  411600:	7fdfffff 	.word	0x7fdfffff
  411604:	7ff00000 	.word	0x7ff00000

00411608 <_sbrk_r>:
  411608:	b538      	push	{r3, r4, r5, lr}
  41160a:	4c07      	ldr	r4, [pc, #28]	; (411628 <_sbrk_r+0x20>)
  41160c:	2300      	movs	r3, #0
  41160e:	4605      	mov	r5, r0
  411610:	4608      	mov	r0, r1
  411612:	6023      	str	r3, [r4, #0]
  411614:	f7f3 fc98 	bl	404f48 <_sbrk>
  411618:	1c43      	adds	r3, r0, #1
  41161a:	d000      	beq.n	41161e <_sbrk_r+0x16>
  41161c:	bd38      	pop	{r3, r4, r5, pc}
  41161e:	6823      	ldr	r3, [r4, #0]
  411620:	2b00      	cmp	r3, #0
  411622:	d0fb      	beq.n	41161c <_sbrk_r+0x14>
  411624:	602b      	str	r3, [r5, #0]
  411626:	bd38      	pop	{r3, r4, r5, pc}
  411628:	2000402c 	.word	0x2000402c

0041162c <__sread>:
  41162c:	b510      	push	{r4, lr}
  41162e:	460c      	mov	r4, r1
  411630:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  411634:	f000 fa72 	bl	411b1c <_read_r>
  411638:	2800      	cmp	r0, #0
  41163a:	db03      	blt.n	411644 <__sread+0x18>
  41163c:	6d23      	ldr	r3, [r4, #80]	; 0x50
  41163e:	4403      	add	r3, r0
  411640:	6523      	str	r3, [r4, #80]	; 0x50
  411642:	bd10      	pop	{r4, pc}
  411644:	89a3      	ldrh	r3, [r4, #12]
  411646:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  41164a:	81a3      	strh	r3, [r4, #12]
  41164c:	bd10      	pop	{r4, pc}
  41164e:	bf00      	nop

00411650 <__swrite>:
  411650:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  411654:	460c      	mov	r4, r1
  411656:	8989      	ldrh	r1, [r1, #12]
  411658:	461d      	mov	r5, r3
  41165a:	05cb      	lsls	r3, r1, #23
  41165c:	4616      	mov	r6, r2
  41165e:	4607      	mov	r7, r0
  411660:	d506      	bpl.n	411670 <__swrite+0x20>
  411662:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  411666:	2200      	movs	r2, #0
  411668:	2302      	movs	r3, #2
  41166a:	f000 fa43 	bl	411af4 <_lseek_r>
  41166e:	89a1      	ldrh	r1, [r4, #12]
  411670:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
  411674:	81a1      	strh	r1, [r4, #12]
  411676:	4638      	mov	r0, r7
  411678:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  41167c:	4632      	mov	r2, r6
  41167e:	462b      	mov	r3, r5
  411680:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  411684:	f000 b91e 	b.w	4118c4 <_write_r>

00411688 <__sseek>:
  411688:	b510      	push	{r4, lr}
  41168a:	460c      	mov	r4, r1
  41168c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  411690:	f000 fa30 	bl	411af4 <_lseek_r>
  411694:	89a3      	ldrh	r3, [r4, #12]
  411696:	1c42      	adds	r2, r0, #1
  411698:	bf0e      	itee	eq
  41169a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  41169e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4116a2:	6520      	strne	r0, [r4, #80]	; 0x50
  4116a4:	81a3      	strh	r3, [r4, #12]
  4116a6:	bd10      	pop	{r4, pc}

004116a8 <__sclose>:
  4116a8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4116ac:	f000 b9a2 	b.w	4119f4 <_close_r>

004116b0 <__ssprint_r>:
  4116b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4116b4:	6894      	ldr	r4, [r2, #8]
  4116b6:	b083      	sub	sp, #12
  4116b8:	4692      	mov	sl, r2
  4116ba:	4680      	mov	r8, r0
  4116bc:	460d      	mov	r5, r1
  4116be:	6816      	ldr	r6, [r2, #0]
  4116c0:	2c00      	cmp	r4, #0
  4116c2:	d06f      	beq.n	4117a4 <__ssprint_r+0xf4>
  4116c4:	f04f 0b00 	mov.w	fp, #0
  4116c8:	6808      	ldr	r0, [r1, #0]
  4116ca:	688b      	ldr	r3, [r1, #8]
  4116cc:	465c      	mov	r4, fp
  4116ce:	2c00      	cmp	r4, #0
  4116d0:	d043      	beq.n	41175a <__ssprint_r+0xaa>
  4116d2:	429c      	cmp	r4, r3
  4116d4:	461f      	mov	r7, r3
  4116d6:	d345      	bcc.n	411764 <__ssprint_r+0xb4>
  4116d8:	89ab      	ldrh	r3, [r5, #12]
  4116da:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4116de:	d044      	beq.n	41176a <__ssprint_r+0xba>
  4116e0:	696f      	ldr	r7, [r5, #20]
  4116e2:	6929      	ldr	r1, [r5, #16]
  4116e4:	eb07 0747 	add.w	r7, r7, r7, lsl #1
  4116e8:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
  4116ec:	ebc1 0900 	rsb	r9, r1, r0
  4116f0:	1c62      	adds	r2, r4, #1
  4116f2:	107f      	asrs	r7, r7, #1
  4116f4:	444a      	add	r2, r9
  4116f6:	4297      	cmp	r7, r2
  4116f8:	bf34      	ite	cc
  4116fa:	4617      	movcc	r7, r2
  4116fc:	463a      	movcs	r2, r7
  4116fe:	055b      	lsls	r3, r3, #21
  411700:	d535      	bpl.n	41176e <__ssprint_r+0xbe>
  411702:	4611      	mov	r1, r2
  411704:	4640      	mov	r0, r8
  411706:	f7fe fdd9 	bl	4102bc <_malloc_r>
  41170a:	2800      	cmp	r0, #0
  41170c:	d039      	beq.n	411782 <__ssprint_r+0xd2>
  41170e:	6929      	ldr	r1, [r5, #16]
  411710:	464a      	mov	r2, r9
  411712:	9001      	str	r0, [sp, #4]
  411714:	f7f9 f8a6 	bl	40a864 <memcpy>
  411718:	89aa      	ldrh	r2, [r5, #12]
  41171a:	9b01      	ldr	r3, [sp, #4]
  41171c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  411720:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  411724:	81aa      	strh	r2, [r5, #12]
  411726:	ebc9 0207 	rsb	r2, r9, r7
  41172a:	eb03 0009 	add.w	r0, r3, r9
  41172e:	616f      	str	r7, [r5, #20]
  411730:	612b      	str	r3, [r5, #16]
  411732:	6028      	str	r0, [r5, #0]
  411734:	60aa      	str	r2, [r5, #8]
  411736:	4627      	mov	r7, r4
  411738:	46a1      	mov	r9, r4
  41173a:	464a      	mov	r2, r9
  41173c:	4659      	mov	r1, fp
  41173e:	f7ff f8a3 	bl	410888 <memmove>
  411742:	f8da 2008 	ldr.w	r2, [sl, #8]
  411746:	68ab      	ldr	r3, [r5, #8]
  411748:	6828      	ldr	r0, [r5, #0]
  41174a:	1bdb      	subs	r3, r3, r7
  41174c:	4448      	add	r0, r9
  41174e:	1b14      	subs	r4, r2, r4
  411750:	60ab      	str	r3, [r5, #8]
  411752:	6028      	str	r0, [r5, #0]
  411754:	f8ca 4008 	str.w	r4, [sl, #8]
  411758:	b324      	cbz	r4, 4117a4 <__ssprint_r+0xf4>
  41175a:	f8d6 b000 	ldr.w	fp, [r6]
  41175e:	6874      	ldr	r4, [r6, #4]
  411760:	3608      	adds	r6, #8
  411762:	e7b4      	b.n	4116ce <__ssprint_r+0x1e>
  411764:	4627      	mov	r7, r4
  411766:	46a1      	mov	r9, r4
  411768:	e7e7      	b.n	41173a <__ssprint_r+0x8a>
  41176a:	46b9      	mov	r9, r7
  41176c:	e7e5      	b.n	41173a <__ssprint_r+0x8a>
  41176e:	4640      	mov	r0, r8
  411770:	f7ff fd42 	bl	4111f8 <_realloc_r>
  411774:	4603      	mov	r3, r0
  411776:	2800      	cmp	r0, #0
  411778:	d1d5      	bne.n	411726 <__ssprint_r+0x76>
  41177a:	4640      	mov	r0, r8
  41177c:	6929      	ldr	r1, [r5, #16]
  41177e:	f7fd feeb 	bl	40f558 <_free_r>
  411782:	89aa      	ldrh	r2, [r5, #12]
  411784:	230c      	movs	r3, #12
  411786:	f8c8 3000 	str.w	r3, [r8]
  41178a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  41178e:	2300      	movs	r3, #0
  411790:	f04f 30ff 	mov.w	r0, #4294967295
  411794:	81aa      	strh	r2, [r5, #12]
  411796:	f8ca 3008 	str.w	r3, [sl, #8]
  41179a:	f8ca 3004 	str.w	r3, [sl, #4]
  41179e:	b003      	add	sp, #12
  4117a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4117a4:	4620      	mov	r0, r4
  4117a6:	f8ca 4004 	str.w	r4, [sl, #4]
  4117aa:	b003      	add	sp, #12
  4117ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004117b0 <__swbuf_r>:
  4117b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4117b2:	460d      	mov	r5, r1
  4117b4:	4614      	mov	r4, r2
  4117b6:	4607      	mov	r7, r0
  4117b8:	b110      	cbz	r0, 4117c0 <__swbuf_r+0x10>
  4117ba:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4117bc:	2b00      	cmp	r3, #0
  4117be:	d048      	beq.n	411852 <__swbuf_r+0xa2>
  4117c0:	89a2      	ldrh	r2, [r4, #12]
  4117c2:	69a0      	ldr	r0, [r4, #24]
  4117c4:	b293      	uxth	r3, r2
  4117c6:	60a0      	str	r0, [r4, #8]
  4117c8:	0718      	lsls	r0, r3, #28
  4117ca:	d538      	bpl.n	41183e <__swbuf_r+0x8e>
  4117cc:	6926      	ldr	r6, [r4, #16]
  4117ce:	2e00      	cmp	r6, #0
  4117d0:	d035      	beq.n	41183e <__swbuf_r+0x8e>
  4117d2:	0499      	lsls	r1, r3, #18
  4117d4:	b2ed      	uxtb	r5, r5
  4117d6:	d515      	bpl.n	411804 <__swbuf_r+0x54>
  4117d8:	6823      	ldr	r3, [r4, #0]
  4117da:	6962      	ldr	r2, [r4, #20]
  4117dc:	1b9e      	subs	r6, r3, r6
  4117de:	4296      	cmp	r6, r2
  4117e0:	da1c      	bge.n	41181c <__swbuf_r+0x6c>
  4117e2:	3601      	adds	r6, #1
  4117e4:	68a2      	ldr	r2, [r4, #8]
  4117e6:	1c59      	adds	r1, r3, #1
  4117e8:	3a01      	subs	r2, #1
  4117ea:	60a2      	str	r2, [r4, #8]
  4117ec:	6021      	str	r1, [r4, #0]
  4117ee:	701d      	strb	r5, [r3, #0]
  4117f0:	6963      	ldr	r3, [r4, #20]
  4117f2:	42b3      	cmp	r3, r6
  4117f4:	d01a      	beq.n	41182c <__swbuf_r+0x7c>
  4117f6:	89a3      	ldrh	r3, [r4, #12]
  4117f8:	07db      	lsls	r3, r3, #31
  4117fa:	d501      	bpl.n	411800 <__swbuf_r+0x50>
  4117fc:	2d0a      	cmp	r5, #10
  4117fe:	d015      	beq.n	41182c <__swbuf_r+0x7c>
  411800:	4628      	mov	r0, r5
  411802:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  411804:	6e63      	ldr	r3, [r4, #100]	; 0x64
  411806:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  41180a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  41180e:	6663      	str	r3, [r4, #100]	; 0x64
  411810:	6823      	ldr	r3, [r4, #0]
  411812:	81a2      	strh	r2, [r4, #12]
  411814:	6962      	ldr	r2, [r4, #20]
  411816:	1b9e      	subs	r6, r3, r6
  411818:	4296      	cmp	r6, r2
  41181a:	dbe2      	blt.n	4117e2 <__swbuf_r+0x32>
  41181c:	4638      	mov	r0, r7
  41181e:	4621      	mov	r1, r4
  411820:	f7fd fd3a 	bl	40f298 <_fflush_r>
  411824:	b940      	cbnz	r0, 411838 <__swbuf_r+0x88>
  411826:	6823      	ldr	r3, [r4, #0]
  411828:	2601      	movs	r6, #1
  41182a:	e7db      	b.n	4117e4 <__swbuf_r+0x34>
  41182c:	4638      	mov	r0, r7
  41182e:	4621      	mov	r1, r4
  411830:	f7fd fd32 	bl	40f298 <_fflush_r>
  411834:	2800      	cmp	r0, #0
  411836:	d0e3      	beq.n	411800 <__swbuf_r+0x50>
  411838:	f04f 30ff 	mov.w	r0, #4294967295
  41183c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  41183e:	4638      	mov	r0, r7
  411840:	4621      	mov	r1, r4
  411842:	f7fc fc5b 	bl	40e0fc <__swsetup_r>
  411846:	2800      	cmp	r0, #0
  411848:	d1f6      	bne.n	411838 <__swbuf_r+0x88>
  41184a:	89a2      	ldrh	r2, [r4, #12]
  41184c:	6926      	ldr	r6, [r4, #16]
  41184e:	b293      	uxth	r3, r2
  411850:	e7bf      	b.n	4117d2 <__swbuf_r+0x22>
  411852:	f7fd fd3d 	bl	40f2d0 <__sinit>
  411856:	e7b3      	b.n	4117c0 <__swbuf_r+0x10>

00411858 <_wcrtomb_r>:
  411858:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  41185c:	461e      	mov	r6, r3
  41185e:	b086      	sub	sp, #24
  411860:	460c      	mov	r4, r1
  411862:	4605      	mov	r5, r0
  411864:	4617      	mov	r7, r2
  411866:	4b0f      	ldr	r3, [pc, #60]	; (4118a4 <_wcrtomb_r+0x4c>)
  411868:	b191      	cbz	r1, 411890 <_wcrtomb_r+0x38>
  41186a:	f8d3 8000 	ldr.w	r8, [r3]
  41186e:	f7fe fc9f 	bl	4101b0 <__locale_charset>
  411872:	9600      	str	r6, [sp, #0]
  411874:	4603      	mov	r3, r0
  411876:	4621      	mov	r1, r4
  411878:	463a      	mov	r2, r7
  41187a:	4628      	mov	r0, r5
  41187c:	47c0      	blx	r8
  41187e:	1c43      	adds	r3, r0, #1
  411880:	d103      	bne.n	41188a <_wcrtomb_r+0x32>
  411882:	2200      	movs	r2, #0
  411884:	238a      	movs	r3, #138	; 0x8a
  411886:	6032      	str	r2, [r6, #0]
  411888:	602b      	str	r3, [r5, #0]
  41188a:	b006      	add	sp, #24
  41188c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  411890:	681f      	ldr	r7, [r3, #0]
  411892:	f7fe fc8d 	bl	4101b0 <__locale_charset>
  411896:	9600      	str	r6, [sp, #0]
  411898:	4603      	mov	r3, r0
  41189a:	4622      	mov	r2, r4
  41189c:	4628      	mov	r0, r5
  41189e:	a903      	add	r1, sp, #12
  4118a0:	47b8      	blx	r7
  4118a2:	e7ec      	b.n	41187e <_wcrtomb_r+0x26>
  4118a4:	200009e8 	.word	0x200009e8

004118a8 <__ascii_wctomb>:
  4118a8:	b121      	cbz	r1, 4118b4 <__ascii_wctomb+0xc>
  4118aa:	2aff      	cmp	r2, #255	; 0xff
  4118ac:	d804      	bhi.n	4118b8 <__ascii_wctomb+0x10>
  4118ae:	700a      	strb	r2, [r1, #0]
  4118b0:	2001      	movs	r0, #1
  4118b2:	4770      	bx	lr
  4118b4:	4608      	mov	r0, r1
  4118b6:	4770      	bx	lr
  4118b8:	238a      	movs	r3, #138	; 0x8a
  4118ba:	6003      	str	r3, [r0, #0]
  4118bc:	f04f 30ff 	mov.w	r0, #4294967295
  4118c0:	4770      	bx	lr
  4118c2:	bf00      	nop

004118c4 <_write_r>:
  4118c4:	b570      	push	{r4, r5, r6, lr}
  4118c6:	4c08      	ldr	r4, [pc, #32]	; (4118e8 <_write_r+0x24>)
  4118c8:	4606      	mov	r6, r0
  4118ca:	2500      	movs	r5, #0
  4118cc:	4608      	mov	r0, r1
  4118ce:	4611      	mov	r1, r2
  4118d0:	461a      	mov	r2, r3
  4118d2:	6025      	str	r5, [r4, #0]
  4118d4:	f7f1 fa92 	bl	402dfc <_write>
  4118d8:	1c43      	adds	r3, r0, #1
  4118da:	d000      	beq.n	4118de <_write_r+0x1a>
  4118dc:	bd70      	pop	{r4, r5, r6, pc}
  4118de:	6823      	ldr	r3, [r4, #0]
  4118e0:	2b00      	cmp	r3, #0
  4118e2:	d0fb      	beq.n	4118dc <_write_r+0x18>
  4118e4:	6033      	str	r3, [r6, #0]
  4118e6:	bd70      	pop	{r4, r5, r6, pc}
  4118e8:	2000402c 	.word	0x2000402c

004118ec <__register_exitproc>:
  4118ec:	b5f0      	push	{r4, r5, r6, r7, lr}
  4118ee:	4c27      	ldr	r4, [pc, #156]	; (41198c <__register_exitproc+0xa0>)
  4118f0:	b085      	sub	sp, #20
  4118f2:	6826      	ldr	r6, [r4, #0]
  4118f4:	4607      	mov	r7, r0
  4118f6:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
  4118fa:	2c00      	cmp	r4, #0
  4118fc:	d040      	beq.n	411980 <__register_exitproc+0x94>
  4118fe:	6865      	ldr	r5, [r4, #4]
  411900:	2d1f      	cmp	r5, #31
  411902:	dd1e      	ble.n	411942 <__register_exitproc+0x56>
  411904:	4822      	ldr	r0, [pc, #136]	; (411990 <__register_exitproc+0xa4>)
  411906:	b918      	cbnz	r0, 411910 <__register_exitproc+0x24>
  411908:	f04f 30ff 	mov.w	r0, #4294967295
  41190c:	b005      	add	sp, #20
  41190e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  411910:	f44f 70c8 	mov.w	r0, #400	; 0x190
  411914:	9103      	str	r1, [sp, #12]
  411916:	9202      	str	r2, [sp, #8]
  411918:	9301      	str	r3, [sp, #4]
  41191a:	f7fe fcc7 	bl	4102ac <malloc>
  41191e:	9903      	ldr	r1, [sp, #12]
  411920:	4604      	mov	r4, r0
  411922:	9a02      	ldr	r2, [sp, #8]
  411924:	9b01      	ldr	r3, [sp, #4]
  411926:	2800      	cmp	r0, #0
  411928:	d0ee      	beq.n	411908 <__register_exitproc+0x1c>
  41192a:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
  41192e:	2000      	movs	r0, #0
  411930:	6025      	str	r5, [r4, #0]
  411932:	6060      	str	r0, [r4, #4]
  411934:	4605      	mov	r5, r0
  411936:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  41193a:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
  41193e:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
  411942:	b93f      	cbnz	r7, 411954 <__register_exitproc+0x68>
  411944:	1c6b      	adds	r3, r5, #1
  411946:	2000      	movs	r0, #0
  411948:	3502      	adds	r5, #2
  41194a:	6063      	str	r3, [r4, #4]
  41194c:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
  411950:	b005      	add	sp, #20
  411952:	bdf0      	pop	{r4, r5, r6, r7, pc}
  411954:	2601      	movs	r6, #1
  411956:	40ae      	lsls	r6, r5
  411958:	eb04 0085 	add.w	r0, r4, r5, lsl #2
  41195c:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
  411960:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
  411964:	2f02      	cmp	r7, #2
  411966:	ea42 0206 	orr.w	r2, r2, r6
  41196a:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
  41196e:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
  411972:	d1e7      	bne.n	411944 <__register_exitproc+0x58>
  411974:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
  411978:	431e      	orrs	r6, r3
  41197a:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
  41197e:	e7e1      	b.n	411944 <__register_exitproc+0x58>
  411980:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
  411984:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  411988:	e7b9      	b.n	4118fe <__register_exitproc+0x12>
  41198a:	bf00      	nop
  41198c:	00412ea8 	.word	0x00412ea8
  411990:	004102ad 	.word	0x004102ad

00411994 <_calloc_r>:
  411994:	b510      	push	{r4, lr}
  411996:	fb02 f101 	mul.w	r1, r2, r1
  41199a:	f7fe fc8f 	bl	4102bc <_malloc_r>
  41199e:	4604      	mov	r4, r0
  4119a0:	b168      	cbz	r0, 4119be <_calloc_r+0x2a>
  4119a2:	f850 2c04 	ldr.w	r2, [r0, #-4]
  4119a6:	f022 0203 	bic.w	r2, r2, #3
  4119aa:	3a04      	subs	r2, #4
  4119ac:	2a24      	cmp	r2, #36	; 0x24
  4119ae:	d818      	bhi.n	4119e2 <_calloc_r+0x4e>
  4119b0:	2a13      	cmp	r2, #19
  4119b2:	d806      	bhi.n	4119c2 <_calloc_r+0x2e>
  4119b4:	4603      	mov	r3, r0
  4119b6:	2200      	movs	r2, #0
  4119b8:	601a      	str	r2, [r3, #0]
  4119ba:	605a      	str	r2, [r3, #4]
  4119bc:	609a      	str	r2, [r3, #8]
  4119be:	4620      	mov	r0, r4
  4119c0:	bd10      	pop	{r4, pc}
  4119c2:	2300      	movs	r3, #0
  4119c4:	2a1b      	cmp	r2, #27
  4119c6:	6003      	str	r3, [r0, #0]
  4119c8:	6043      	str	r3, [r0, #4]
  4119ca:	d90f      	bls.n	4119ec <_calloc_r+0x58>
  4119cc:	2a24      	cmp	r2, #36	; 0x24
  4119ce:	6083      	str	r3, [r0, #8]
  4119d0:	60c3      	str	r3, [r0, #12]
  4119d2:	bf05      	ittet	eq
  4119d4:	6103      	streq	r3, [r0, #16]
  4119d6:	6143      	streq	r3, [r0, #20]
  4119d8:	f100 0310 	addne.w	r3, r0, #16
  4119dc:	f100 0318 	addeq.w	r3, r0, #24
  4119e0:	e7e9      	b.n	4119b6 <_calloc_r+0x22>
  4119e2:	2100      	movs	r1, #0
  4119e4:	f7f8 ffb4 	bl	40a950 <memset>
  4119e8:	4620      	mov	r0, r4
  4119ea:	bd10      	pop	{r4, pc}
  4119ec:	f100 0308 	add.w	r3, r0, #8
  4119f0:	e7e1      	b.n	4119b6 <_calloc_r+0x22>
  4119f2:	bf00      	nop

004119f4 <_close_r>:
  4119f4:	b538      	push	{r3, r4, r5, lr}
  4119f6:	4c07      	ldr	r4, [pc, #28]	; (411a14 <_close_r+0x20>)
  4119f8:	2300      	movs	r3, #0
  4119fa:	4605      	mov	r5, r0
  4119fc:	4608      	mov	r0, r1
  4119fe:	6023      	str	r3, [r4, #0]
  411a00:	f7f3 face 	bl	404fa0 <_close>
  411a04:	1c43      	adds	r3, r0, #1
  411a06:	d000      	beq.n	411a0a <_close_r+0x16>
  411a08:	bd38      	pop	{r3, r4, r5, pc}
  411a0a:	6823      	ldr	r3, [r4, #0]
  411a0c:	2b00      	cmp	r3, #0
  411a0e:	d0fb      	beq.n	411a08 <_close_r+0x14>
  411a10:	602b      	str	r3, [r5, #0]
  411a12:	bd38      	pop	{r3, r4, r5, pc}
  411a14:	2000402c 	.word	0x2000402c

00411a18 <_fclose_r>:
  411a18:	b570      	push	{r4, r5, r6, lr}
  411a1a:	460c      	mov	r4, r1
  411a1c:	4605      	mov	r5, r0
  411a1e:	b131      	cbz	r1, 411a2e <_fclose_r+0x16>
  411a20:	b110      	cbz	r0, 411a28 <_fclose_r+0x10>
  411a22:	6b83      	ldr	r3, [r0, #56]	; 0x38
  411a24:	2b00      	cmp	r3, #0
  411a26:	d02f      	beq.n	411a88 <_fclose_r+0x70>
  411a28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  411a2c:	b90b      	cbnz	r3, 411a32 <_fclose_r+0x1a>
  411a2e:	2000      	movs	r0, #0
  411a30:	bd70      	pop	{r4, r5, r6, pc}
  411a32:	4628      	mov	r0, r5
  411a34:	4621      	mov	r1, r4
  411a36:	f7fd fc2f 	bl	40f298 <_fflush_r>
  411a3a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  411a3c:	4606      	mov	r6, r0
  411a3e:	b133      	cbz	r3, 411a4e <_fclose_r+0x36>
  411a40:	4628      	mov	r0, r5
  411a42:	69e1      	ldr	r1, [r4, #28]
  411a44:	4798      	blx	r3
  411a46:	2800      	cmp	r0, #0
  411a48:	bfb8      	it	lt
  411a4a:	f04f 36ff 	movlt.w	r6, #4294967295
  411a4e:	89a3      	ldrh	r3, [r4, #12]
  411a50:	061b      	lsls	r3, r3, #24
  411a52:	d41c      	bmi.n	411a8e <_fclose_r+0x76>
  411a54:	6b21      	ldr	r1, [r4, #48]	; 0x30
  411a56:	b141      	cbz	r1, 411a6a <_fclose_r+0x52>
  411a58:	f104 0340 	add.w	r3, r4, #64	; 0x40
  411a5c:	4299      	cmp	r1, r3
  411a5e:	d002      	beq.n	411a66 <_fclose_r+0x4e>
  411a60:	4628      	mov	r0, r5
  411a62:	f7fd fd79 	bl	40f558 <_free_r>
  411a66:	2300      	movs	r3, #0
  411a68:	6323      	str	r3, [r4, #48]	; 0x30
  411a6a:	6c61      	ldr	r1, [r4, #68]	; 0x44
  411a6c:	b121      	cbz	r1, 411a78 <_fclose_r+0x60>
  411a6e:	4628      	mov	r0, r5
  411a70:	f7fd fd72 	bl	40f558 <_free_r>
  411a74:	2300      	movs	r3, #0
  411a76:	6463      	str	r3, [r4, #68]	; 0x44
  411a78:	f7fd fca4 	bl	40f3c4 <__sfp_lock_acquire>
  411a7c:	2300      	movs	r3, #0
  411a7e:	81a3      	strh	r3, [r4, #12]
  411a80:	f7fd fca2 	bl	40f3c8 <__sfp_lock_release>
  411a84:	4630      	mov	r0, r6
  411a86:	bd70      	pop	{r4, r5, r6, pc}
  411a88:	f7fd fc22 	bl	40f2d0 <__sinit>
  411a8c:	e7cc      	b.n	411a28 <_fclose_r+0x10>
  411a8e:	4628      	mov	r0, r5
  411a90:	6921      	ldr	r1, [r4, #16]
  411a92:	f7fd fd61 	bl	40f558 <_free_r>
  411a96:	e7dd      	b.n	411a54 <_fclose_r+0x3c>

00411a98 <fclose>:
  411a98:	4b02      	ldr	r3, [pc, #8]	; (411aa4 <fclose+0xc>)
  411a9a:	4601      	mov	r1, r0
  411a9c:	6818      	ldr	r0, [r3, #0]
  411a9e:	f7ff bfbb 	b.w	411a18 <_fclose_r>
  411aa2:	bf00      	nop
  411aa4:	20000578 	.word	0x20000578

00411aa8 <_fstat_r>:
  411aa8:	b538      	push	{r3, r4, r5, lr}
  411aaa:	4c08      	ldr	r4, [pc, #32]	; (411acc <_fstat_r+0x24>)
  411aac:	2300      	movs	r3, #0
  411aae:	4605      	mov	r5, r0
  411ab0:	4608      	mov	r0, r1
  411ab2:	4611      	mov	r1, r2
  411ab4:	6023      	str	r3, [r4, #0]
  411ab6:	f7f3 fa7f 	bl	404fb8 <_fstat>
  411aba:	1c43      	adds	r3, r0, #1
  411abc:	d000      	beq.n	411ac0 <_fstat_r+0x18>
  411abe:	bd38      	pop	{r3, r4, r5, pc}
  411ac0:	6823      	ldr	r3, [r4, #0]
  411ac2:	2b00      	cmp	r3, #0
  411ac4:	d0fb      	beq.n	411abe <_fstat_r+0x16>
  411ac6:	602b      	str	r3, [r5, #0]
  411ac8:	bd38      	pop	{r3, r4, r5, pc}
  411aca:	bf00      	nop
  411acc:	2000402c 	.word	0x2000402c

00411ad0 <_isatty_r>:
  411ad0:	b538      	push	{r3, r4, r5, lr}
  411ad2:	4c07      	ldr	r4, [pc, #28]	; (411af0 <_isatty_r+0x20>)
  411ad4:	2300      	movs	r3, #0
  411ad6:	4605      	mov	r5, r0
  411ad8:	4608      	mov	r0, r1
  411ada:	6023      	str	r3, [r4, #0]
  411adc:	f7f3 fa7c 	bl	404fd8 <_isatty>
  411ae0:	1c43      	adds	r3, r0, #1
  411ae2:	d000      	beq.n	411ae6 <_isatty_r+0x16>
  411ae4:	bd38      	pop	{r3, r4, r5, pc}
  411ae6:	6823      	ldr	r3, [r4, #0]
  411ae8:	2b00      	cmp	r3, #0
  411aea:	d0fb      	beq.n	411ae4 <_isatty_r+0x14>
  411aec:	602b      	str	r3, [r5, #0]
  411aee:	bd38      	pop	{r3, r4, r5, pc}
  411af0:	2000402c 	.word	0x2000402c

00411af4 <_lseek_r>:
  411af4:	b570      	push	{r4, r5, r6, lr}
  411af6:	4c08      	ldr	r4, [pc, #32]	; (411b18 <_lseek_r+0x24>)
  411af8:	4606      	mov	r6, r0
  411afa:	2500      	movs	r5, #0
  411afc:	4608      	mov	r0, r1
  411afe:	4611      	mov	r1, r2
  411b00:	461a      	mov	r2, r3
  411b02:	6025      	str	r5, [r4, #0]
  411b04:	f7f3 fa74 	bl	404ff0 <_lseek>
  411b08:	1c43      	adds	r3, r0, #1
  411b0a:	d000      	beq.n	411b0e <_lseek_r+0x1a>
  411b0c:	bd70      	pop	{r4, r5, r6, pc}
  411b0e:	6823      	ldr	r3, [r4, #0]
  411b10:	2b00      	cmp	r3, #0
  411b12:	d0fb      	beq.n	411b0c <_lseek_r+0x18>
  411b14:	6033      	str	r3, [r6, #0]
  411b16:	bd70      	pop	{r4, r5, r6, pc}
  411b18:	2000402c 	.word	0x2000402c

00411b1c <_read_r>:
  411b1c:	b570      	push	{r4, r5, r6, lr}
  411b1e:	4c08      	ldr	r4, [pc, #32]	; (411b40 <_read_r+0x24>)
  411b20:	4606      	mov	r6, r0
  411b22:	2500      	movs	r5, #0
  411b24:	4608      	mov	r0, r1
  411b26:	4611      	mov	r1, r2
  411b28:	461a      	mov	r2, r3
  411b2a:	6025      	str	r5, [r4, #0]
  411b2c:	f7f1 f93a 	bl	402da4 <_read>
  411b30:	1c43      	adds	r3, r0, #1
  411b32:	d000      	beq.n	411b36 <_read_r+0x1a>
  411b34:	bd70      	pop	{r4, r5, r6, pc}
  411b36:	6823      	ldr	r3, [r4, #0]
  411b38:	2b00      	cmp	r3, #0
  411b3a:	d0fb      	beq.n	411b34 <_read_r+0x18>
  411b3c:	6033      	str	r3, [r6, #0]
  411b3e:	bd70      	pop	{r4, r5, r6, pc}
  411b40:	2000402c 	.word	0x2000402c

00411b44 <__aeabi_uldivmod>:
  411b44:	b94b      	cbnz	r3, 411b5a <__aeabi_uldivmod+0x16>
  411b46:	b942      	cbnz	r2, 411b5a <__aeabi_uldivmod+0x16>
  411b48:	2900      	cmp	r1, #0
  411b4a:	bf08      	it	eq
  411b4c:	2800      	cmpeq	r0, #0
  411b4e:	d002      	beq.n	411b56 <__aeabi_uldivmod+0x12>
  411b50:	f04f 31ff 	mov.w	r1, #4294967295
  411b54:	4608      	mov	r0, r1
  411b56:	f000 b83b 	b.w	411bd0 <__aeabi_idiv0>
  411b5a:	b082      	sub	sp, #8
  411b5c:	46ec      	mov	ip, sp
  411b5e:	e92d 5000 	stmdb	sp!, {ip, lr}
  411b62:	f000 f81d 	bl	411ba0 <__gnu_uldivmod_helper>
  411b66:	f8dd e004 	ldr.w	lr, [sp, #4]
  411b6a:	b002      	add	sp, #8
  411b6c:	bc0c      	pop	{r2, r3}
  411b6e:	4770      	bx	lr

00411b70 <__gnu_ldivmod_helper>:
  411b70:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  411b74:	9e08      	ldr	r6, [sp, #32]
  411b76:	4614      	mov	r4, r2
  411b78:	461d      	mov	r5, r3
  411b7a:	4680      	mov	r8, r0
  411b7c:	4689      	mov	r9, r1
  411b7e:	f000 f829 	bl	411bd4 <__divdi3>
  411b82:	fb04 f301 	mul.w	r3, r4, r1
  411b86:	fba4 ab00 	umull	sl, fp, r4, r0
  411b8a:	fb00 3205 	mla	r2, r0, r5, r3
  411b8e:	4493      	add	fp, r2
  411b90:	ebb8 080a 	subs.w	r8, r8, sl
  411b94:	eb69 090b 	sbc.w	r9, r9, fp
  411b98:	e9c6 8900 	strd	r8, r9, [r6]
  411b9c:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00411ba0 <__gnu_uldivmod_helper>:
  411ba0:	e92d 4f70 	stmdb	sp!, {r4, r5, r6, r8, r9, sl, fp, lr}
  411ba4:	9e08      	ldr	r6, [sp, #32]
  411ba6:	4614      	mov	r4, r2
  411ba8:	461d      	mov	r5, r3
  411baa:	4680      	mov	r8, r0
  411bac:	4689      	mov	r9, r1
  411bae:	f000 f961 	bl	411e74 <__udivdi3>
  411bb2:	fb00 f505 	mul.w	r5, r0, r5
  411bb6:	fba0 ab04 	umull	sl, fp, r0, r4
  411bba:	fb04 5401 	mla	r4, r4, r1, r5
  411bbe:	44a3      	add	fp, r4
  411bc0:	ebb8 080a 	subs.w	r8, r8, sl
  411bc4:	eb69 090b 	sbc.w	r9, r9, fp
  411bc8:	e9c6 8900 	strd	r8, r9, [r6]
  411bcc:	e8bd 8f70 	ldmia.w	sp!, {r4, r5, r6, r8, r9, sl, fp, pc}

00411bd0 <__aeabi_idiv0>:
  411bd0:	4770      	bx	lr
  411bd2:	bf00      	nop

00411bd4 <__divdi3>:
  411bd4:	2900      	cmp	r1, #0
  411bd6:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  411bda:	f2c0 80a1 	blt.w	411d20 <__divdi3+0x14c>
  411bde:	2400      	movs	r4, #0
  411be0:	2b00      	cmp	r3, #0
  411be2:	f2c0 8098 	blt.w	411d16 <__divdi3+0x142>
  411be6:	4615      	mov	r5, r2
  411be8:	4606      	mov	r6, r0
  411bea:	460f      	mov	r7, r1
  411bec:	2b00      	cmp	r3, #0
  411bee:	d13f      	bne.n	411c70 <__divdi3+0x9c>
  411bf0:	428a      	cmp	r2, r1
  411bf2:	d958      	bls.n	411ca6 <__divdi3+0xd2>
  411bf4:	fab2 f382 	clz	r3, r2
  411bf8:	b14b      	cbz	r3, 411c0e <__divdi3+0x3a>
  411bfa:	f1c3 0220 	rsb	r2, r3, #32
  411bfe:	fa01 f703 	lsl.w	r7, r1, r3
  411c02:	fa20 f202 	lsr.w	r2, r0, r2
  411c06:	409d      	lsls	r5, r3
  411c08:	fa00 f603 	lsl.w	r6, r0, r3
  411c0c:	4317      	orrs	r7, r2
  411c0e:	0c29      	lsrs	r1, r5, #16
  411c10:	fbb7 f2f1 	udiv	r2, r7, r1
  411c14:	fb01 7712 	mls	r7, r1, r2, r7
  411c18:	b2a8      	uxth	r0, r5
  411c1a:	fb00 f302 	mul.w	r3, r0, r2
  411c1e:	ea4f 4c16 	mov.w	ip, r6, lsr #16
  411c22:	ea4c 4707 	orr.w	r7, ip, r7, lsl #16
  411c26:	42bb      	cmp	r3, r7
  411c28:	d909      	bls.n	411c3e <__divdi3+0x6a>
  411c2a:	197f      	adds	r7, r7, r5
  411c2c:	f102 3cff 	add.w	ip, r2, #4294967295
  411c30:	f080 8105 	bcs.w	411e3e <__divdi3+0x26a>
  411c34:	42bb      	cmp	r3, r7
  411c36:	f240 8102 	bls.w	411e3e <__divdi3+0x26a>
  411c3a:	3a02      	subs	r2, #2
  411c3c:	442f      	add	r7, r5
  411c3e:	1aff      	subs	r7, r7, r3
  411c40:	fbb7 f3f1 	udiv	r3, r7, r1
  411c44:	fb01 7113 	mls	r1, r1, r3, r7
  411c48:	fb00 f003 	mul.w	r0, r0, r3
  411c4c:	b2b6      	uxth	r6, r6
  411c4e:	ea46 4101 	orr.w	r1, r6, r1, lsl #16
  411c52:	4288      	cmp	r0, r1
  411c54:	d908      	bls.n	411c68 <__divdi3+0x94>
  411c56:	1949      	adds	r1, r1, r5
  411c58:	f103 37ff 	add.w	r7, r3, #4294967295
  411c5c:	f080 80f1 	bcs.w	411e42 <__divdi3+0x26e>
  411c60:	4288      	cmp	r0, r1
  411c62:	f240 80ee 	bls.w	411e42 <__divdi3+0x26e>
  411c66:	3b02      	subs	r3, #2
  411c68:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  411c6c:	2300      	movs	r3, #0
  411c6e:	e003      	b.n	411c78 <__divdi3+0xa4>
  411c70:	428b      	cmp	r3, r1
  411c72:	d90a      	bls.n	411c8a <__divdi3+0xb6>
  411c74:	2300      	movs	r3, #0
  411c76:	461a      	mov	r2, r3
  411c78:	4610      	mov	r0, r2
  411c7a:	4619      	mov	r1, r3
  411c7c:	b114      	cbz	r4, 411c84 <__divdi3+0xb0>
  411c7e:	4240      	negs	r0, r0
  411c80:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  411c84:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  411c88:	4770      	bx	lr
  411c8a:	fab3 f883 	clz	r8, r3
  411c8e:	f1b8 0f00 	cmp.w	r8, #0
  411c92:	f040 8088 	bne.w	411da6 <__divdi3+0x1d2>
  411c96:	428b      	cmp	r3, r1
  411c98:	d302      	bcc.n	411ca0 <__divdi3+0xcc>
  411c9a:	4282      	cmp	r2, r0
  411c9c:	f200 80e2 	bhi.w	411e64 <__divdi3+0x290>
  411ca0:	2300      	movs	r3, #0
  411ca2:	2201      	movs	r2, #1
  411ca4:	e7e8      	b.n	411c78 <__divdi3+0xa4>
  411ca6:	b912      	cbnz	r2, 411cae <__divdi3+0xda>
  411ca8:	2301      	movs	r3, #1
  411caa:	fbb3 f5f2 	udiv	r5, r3, r2
  411cae:	fab5 f285 	clz	r2, r5
  411cb2:	2a00      	cmp	r2, #0
  411cb4:	d13a      	bne.n	411d2c <__divdi3+0x158>
  411cb6:	1b7f      	subs	r7, r7, r5
  411cb8:	0c28      	lsrs	r0, r5, #16
  411cba:	fa1f fc85 	uxth.w	ip, r5
  411cbe:	2301      	movs	r3, #1
  411cc0:	fbb7 f1f0 	udiv	r1, r7, r0
  411cc4:	fb00 7711 	mls	r7, r0, r1, r7
  411cc8:	fb0c f201 	mul.w	r2, ip, r1
  411ccc:	ea4f 4816 	mov.w	r8, r6, lsr #16
  411cd0:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
  411cd4:	42ba      	cmp	r2, r7
  411cd6:	d907      	bls.n	411ce8 <__divdi3+0x114>
  411cd8:	197f      	adds	r7, r7, r5
  411cda:	f101 38ff 	add.w	r8, r1, #4294967295
  411cde:	d202      	bcs.n	411ce6 <__divdi3+0x112>
  411ce0:	42ba      	cmp	r2, r7
  411ce2:	f200 80c4 	bhi.w	411e6e <__divdi3+0x29a>
  411ce6:	4641      	mov	r1, r8
  411ce8:	1abf      	subs	r7, r7, r2
  411cea:	fbb7 f2f0 	udiv	r2, r7, r0
  411cee:	fb00 7012 	mls	r0, r0, r2, r7
  411cf2:	fb0c fc02 	mul.w	ip, ip, r2
  411cf6:	b2b6      	uxth	r6, r6
  411cf8:	ea46 4000 	orr.w	r0, r6, r0, lsl #16
  411cfc:	4584      	cmp	ip, r0
  411cfe:	d907      	bls.n	411d10 <__divdi3+0x13c>
  411d00:	1940      	adds	r0, r0, r5
  411d02:	f102 37ff 	add.w	r7, r2, #4294967295
  411d06:	d202      	bcs.n	411d0e <__divdi3+0x13a>
  411d08:	4584      	cmp	ip, r0
  411d0a:	f200 80ae 	bhi.w	411e6a <__divdi3+0x296>
  411d0e:	463a      	mov	r2, r7
  411d10:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
  411d14:	e7b0      	b.n	411c78 <__divdi3+0xa4>
  411d16:	43e4      	mvns	r4, r4
  411d18:	4252      	negs	r2, r2
  411d1a:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  411d1e:	e762      	b.n	411be6 <__divdi3+0x12>
  411d20:	4240      	negs	r0, r0
  411d22:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  411d26:	f04f 34ff 	mov.w	r4, #4294967295
  411d2a:	e759      	b.n	411be0 <__divdi3+0xc>
  411d2c:	4095      	lsls	r5, r2
  411d2e:	f1c2 0920 	rsb	r9, r2, #32
  411d32:	fa27 f109 	lsr.w	r1, r7, r9
  411d36:	fa26 f909 	lsr.w	r9, r6, r9
  411d3a:	4097      	lsls	r7, r2
  411d3c:	0c28      	lsrs	r0, r5, #16
  411d3e:	fbb1 f8f0 	udiv	r8, r1, r0
  411d42:	fb00 1118 	mls	r1, r0, r8, r1
  411d46:	fa1f fc85 	uxth.w	ip, r5
  411d4a:	fb0c f308 	mul.w	r3, ip, r8
  411d4e:	ea49 0907 	orr.w	r9, r9, r7
  411d52:	ea4f 4719 	mov.w	r7, r9, lsr #16
  411d56:	ea47 4101 	orr.w	r1, r7, r1, lsl #16
  411d5a:	428b      	cmp	r3, r1
  411d5c:	fa06 f602 	lsl.w	r6, r6, r2
  411d60:	d908      	bls.n	411d74 <__divdi3+0x1a0>
  411d62:	1949      	adds	r1, r1, r5
  411d64:	f108 32ff 	add.w	r2, r8, #4294967295
  411d68:	d27a      	bcs.n	411e60 <__divdi3+0x28c>
  411d6a:	428b      	cmp	r3, r1
  411d6c:	d978      	bls.n	411e60 <__divdi3+0x28c>
  411d6e:	f1a8 0802 	sub.w	r8, r8, #2
  411d72:	4429      	add	r1, r5
  411d74:	1ac9      	subs	r1, r1, r3
  411d76:	fbb1 f3f0 	udiv	r3, r1, r0
  411d7a:	fb00 1713 	mls	r7, r0, r3, r1
  411d7e:	fb0c f203 	mul.w	r2, ip, r3
  411d82:	fa1f f989 	uxth.w	r9, r9
  411d86:	ea49 4707 	orr.w	r7, r9, r7, lsl #16
  411d8a:	42ba      	cmp	r2, r7
  411d8c:	d907      	bls.n	411d9e <__divdi3+0x1ca>
  411d8e:	197f      	adds	r7, r7, r5
  411d90:	f103 31ff 	add.w	r1, r3, #4294967295
  411d94:	d260      	bcs.n	411e58 <__divdi3+0x284>
  411d96:	42ba      	cmp	r2, r7
  411d98:	d95e      	bls.n	411e58 <__divdi3+0x284>
  411d9a:	3b02      	subs	r3, #2
  411d9c:	442f      	add	r7, r5
  411d9e:	1abf      	subs	r7, r7, r2
  411da0:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  411da4:	e78c      	b.n	411cc0 <__divdi3+0xec>
  411da6:	f1c8 0220 	rsb	r2, r8, #32
  411daa:	fa25 f102 	lsr.w	r1, r5, r2
  411dae:	fa03 fc08 	lsl.w	ip, r3, r8
  411db2:	fa27 f302 	lsr.w	r3, r7, r2
  411db6:	fa20 f202 	lsr.w	r2, r0, r2
  411dba:	fa07 f708 	lsl.w	r7, r7, r8
  411dbe:	ea41 0c0c 	orr.w	ip, r1, ip
  411dc2:	ea4f 491c 	mov.w	r9, ip, lsr #16
  411dc6:	fbb3 f1f9 	udiv	r1, r3, r9
  411dca:	fb09 3311 	mls	r3, r9, r1, r3
  411dce:	fa1f fa8c 	uxth.w	sl, ip
  411dd2:	fb0a fb01 	mul.w	fp, sl, r1
  411dd6:	4317      	orrs	r7, r2
  411dd8:	0c3a      	lsrs	r2, r7, #16
  411dda:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
  411dde:	459b      	cmp	fp, r3
  411de0:	fa05 f008 	lsl.w	r0, r5, r8
  411de4:	d908      	bls.n	411df8 <__divdi3+0x224>
  411de6:	eb13 030c 	adds.w	r3, r3, ip
  411dea:	f101 32ff 	add.w	r2, r1, #4294967295
  411dee:	d235      	bcs.n	411e5c <__divdi3+0x288>
  411df0:	459b      	cmp	fp, r3
  411df2:	d933      	bls.n	411e5c <__divdi3+0x288>
  411df4:	3902      	subs	r1, #2
  411df6:	4463      	add	r3, ip
  411df8:	ebcb 0303 	rsb	r3, fp, r3
  411dfc:	fbb3 f2f9 	udiv	r2, r3, r9
  411e00:	fb09 3312 	mls	r3, r9, r2, r3
  411e04:	fb0a fa02 	mul.w	sl, sl, r2
  411e08:	b2bf      	uxth	r7, r7
  411e0a:	ea47 4703 	orr.w	r7, r7, r3, lsl #16
  411e0e:	45ba      	cmp	sl, r7
  411e10:	d908      	bls.n	411e24 <__divdi3+0x250>
  411e12:	eb17 070c 	adds.w	r7, r7, ip
  411e16:	f102 33ff 	add.w	r3, r2, #4294967295
  411e1a:	d21b      	bcs.n	411e54 <__divdi3+0x280>
  411e1c:	45ba      	cmp	sl, r7
  411e1e:	d919      	bls.n	411e54 <__divdi3+0x280>
  411e20:	3a02      	subs	r2, #2
  411e22:	4467      	add	r7, ip
  411e24:	ea42 4501 	orr.w	r5, r2, r1, lsl #16
  411e28:	fba5 0100 	umull	r0, r1, r5, r0
  411e2c:	ebca 0707 	rsb	r7, sl, r7
  411e30:	428f      	cmp	r7, r1
  411e32:	f04f 0300 	mov.w	r3, #0
  411e36:	d30a      	bcc.n	411e4e <__divdi3+0x27a>
  411e38:	d005      	beq.n	411e46 <__divdi3+0x272>
  411e3a:	462a      	mov	r2, r5
  411e3c:	e71c      	b.n	411c78 <__divdi3+0xa4>
  411e3e:	4662      	mov	r2, ip
  411e40:	e6fd      	b.n	411c3e <__divdi3+0x6a>
  411e42:	463b      	mov	r3, r7
  411e44:	e710      	b.n	411c68 <__divdi3+0x94>
  411e46:	fa06 f608 	lsl.w	r6, r6, r8
  411e4a:	4286      	cmp	r6, r0
  411e4c:	d2f5      	bcs.n	411e3a <__divdi3+0x266>
  411e4e:	1e6a      	subs	r2, r5, #1
  411e50:	2300      	movs	r3, #0
  411e52:	e711      	b.n	411c78 <__divdi3+0xa4>
  411e54:	461a      	mov	r2, r3
  411e56:	e7e5      	b.n	411e24 <__divdi3+0x250>
  411e58:	460b      	mov	r3, r1
  411e5a:	e7a0      	b.n	411d9e <__divdi3+0x1ca>
  411e5c:	4611      	mov	r1, r2
  411e5e:	e7cb      	b.n	411df8 <__divdi3+0x224>
  411e60:	4690      	mov	r8, r2
  411e62:	e787      	b.n	411d74 <__divdi3+0x1a0>
  411e64:	4643      	mov	r3, r8
  411e66:	4642      	mov	r2, r8
  411e68:	e706      	b.n	411c78 <__divdi3+0xa4>
  411e6a:	3a02      	subs	r2, #2
  411e6c:	e750      	b.n	411d10 <__divdi3+0x13c>
  411e6e:	3902      	subs	r1, #2
  411e70:	442f      	add	r7, r5
  411e72:	e739      	b.n	411ce8 <__divdi3+0x114>

00411e74 <__udivdi3>:
  411e74:	e92d 0ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  411e78:	4614      	mov	r4, r2
  411e7a:	4605      	mov	r5, r0
  411e7c:	460e      	mov	r6, r1
  411e7e:	2b00      	cmp	r3, #0
  411e80:	d143      	bne.n	411f0a <__udivdi3+0x96>
  411e82:	428a      	cmp	r2, r1
  411e84:	d953      	bls.n	411f2e <__udivdi3+0xba>
  411e86:	fab2 f782 	clz	r7, r2
  411e8a:	b157      	cbz	r7, 411ea2 <__udivdi3+0x2e>
  411e8c:	f1c7 0620 	rsb	r6, r7, #32
  411e90:	fa20 f606 	lsr.w	r6, r0, r6
  411e94:	fa01 f307 	lsl.w	r3, r1, r7
  411e98:	fa02 f407 	lsl.w	r4, r2, r7
  411e9c:	fa00 f507 	lsl.w	r5, r0, r7
  411ea0:	431e      	orrs	r6, r3
  411ea2:	0c21      	lsrs	r1, r4, #16
  411ea4:	fbb6 f2f1 	udiv	r2, r6, r1
  411ea8:	fb01 6612 	mls	r6, r1, r2, r6
  411eac:	b2a0      	uxth	r0, r4
  411eae:	fb00 f302 	mul.w	r3, r0, r2
  411eb2:	0c2f      	lsrs	r7, r5, #16
  411eb4:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
  411eb8:	42b3      	cmp	r3, r6
  411eba:	d909      	bls.n	411ed0 <__udivdi3+0x5c>
  411ebc:	1936      	adds	r6, r6, r4
  411ebe:	f102 37ff 	add.w	r7, r2, #4294967295
  411ec2:	f080 80fd 	bcs.w	4120c0 <__udivdi3+0x24c>
  411ec6:	42b3      	cmp	r3, r6
  411ec8:	f240 80fa 	bls.w	4120c0 <__udivdi3+0x24c>
  411ecc:	3a02      	subs	r2, #2
  411ece:	4426      	add	r6, r4
  411ed0:	1af6      	subs	r6, r6, r3
  411ed2:	fbb6 f3f1 	udiv	r3, r6, r1
  411ed6:	fb01 6113 	mls	r1, r1, r3, r6
  411eda:	fb00 f003 	mul.w	r0, r0, r3
  411ede:	b2ad      	uxth	r5, r5
  411ee0:	ea45 4101 	orr.w	r1, r5, r1, lsl #16
  411ee4:	4288      	cmp	r0, r1
  411ee6:	d908      	bls.n	411efa <__udivdi3+0x86>
  411ee8:	1909      	adds	r1, r1, r4
  411eea:	f103 36ff 	add.w	r6, r3, #4294967295
  411eee:	f080 80e9 	bcs.w	4120c4 <__udivdi3+0x250>
  411ef2:	4288      	cmp	r0, r1
  411ef4:	f240 80e6 	bls.w	4120c4 <__udivdi3+0x250>
  411ef8:	3b02      	subs	r3, #2
  411efa:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
  411efe:	2300      	movs	r3, #0
  411f00:	4610      	mov	r0, r2
  411f02:	4619      	mov	r1, r3
  411f04:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  411f08:	4770      	bx	lr
  411f0a:	428b      	cmp	r3, r1
  411f0c:	d84c      	bhi.n	411fa8 <__udivdi3+0x134>
  411f0e:	fab3 f683 	clz	r6, r3
  411f12:	2e00      	cmp	r6, #0
  411f14:	d14f      	bne.n	411fb6 <__udivdi3+0x142>
  411f16:	428b      	cmp	r3, r1
  411f18:	d302      	bcc.n	411f20 <__udivdi3+0xac>
  411f1a:	4282      	cmp	r2, r0
  411f1c:	f200 80dd 	bhi.w	4120da <__udivdi3+0x266>
  411f20:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  411f24:	2300      	movs	r3, #0
  411f26:	2201      	movs	r2, #1
  411f28:	4610      	mov	r0, r2
  411f2a:	4619      	mov	r1, r3
  411f2c:	4770      	bx	lr
  411f2e:	b912      	cbnz	r2, 411f36 <__udivdi3+0xc2>
  411f30:	2401      	movs	r4, #1
  411f32:	fbb4 f4f2 	udiv	r4, r4, r2
  411f36:	fab4 f284 	clz	r2, r4
  411f3a:	2a00      	cmp	r2, #0
  411f3c:	f040 8082 	bne.w	412044 <__udivdi3+0x1d0>
  411f40:	1b09      	subs	r1, r1, r4
  411f42:	0c26      	lsrs	r6, r4, #16
  411f44:	b2a7      	uxth	r7, r4
  411f46:	2301      	movs	r3, #1
  411f48:	fbb1 f0f6 	udiv	r0, r1, r6
  411f4c:	fb06 1110 	mls	r1, r6, r0, r1
  411f50:	fb07 f200 	mul.w	r2, r7, r0
  411f54:	ea4f 4c15 	mov.w	ip, r5, lsr #16
  411f58:	ea4c 4101 	orr.w	r1, ip, r1, lsl #16
  411f5c:	428a      	cmp	r2, r1
  411f5e:	d907      	bls.n	411f70 <__udivdi3+0xfc>
  411f60:	1909      	adds	r1, r1, r4
  411f62:	f100 3cff 	add.w	ip, r0, #4294967295
  411f66:	d202      	bcs.n	411f6e <__udivdi3+0xfa>
  411f68:	428a      	cmp	r2, r1
  411f6a:	f200 80c8 	bhi.w	4120fe <__udivdi3+0x28a>
  411f6e:	4660      	mov	r0, ip
  411f70:	1a89      	subs	r1, r1, r2
  411f72:	fbb1 f2f6 	udiv	r2, r1, r6
  411f76:	fb06 1112 	mls	r1, r6, r2, r1
  411f7a:	fb07 f702 	mul.w	r7, r7, r2
  411f7e:	b2ad      	uxth	r5, r5
  411f80:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
  411f84:	42af      	cmp	r7, r5
  411f86:	d908      	bls.n	411f9a <__udivdi3+0x126>
  411f88:	192c      	adds	r4, r5, r4
  411f8a:	f102 31ff 	add.w	r1, r2, #4294967295
  411f8e:	f080 809b 	bcs.w	4120c8 <__udivdi3+0x254>
  411f92:	42a7      	cmp	r7, r4
  411f94:	f240 8098 	bls.w	4120c8 <__udivdi3+0x254>
  411f98:	3a02      	subs	r2, #2
  411f9a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
  411f9e:	4610      	mov	r0, r2
  411fa0:	4619      	mov	r1, r3
  411fa2:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  411fa6:	4770      	bx	lr
  411fa8:	2300      	movs	r3, #0
  411faa:	461a      	mov	r2, r3
  411fac:	4610      	mov	r0, r2
  411fae:	4619      	mov	r1, r3
  411fb0:	e8bd 0ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp}
  411fb4:	4770      	bx	lr
  411fb6:	f1c6 0520 	rsb	r5, r6, #32
  411fba:	fa22 f705 	lsr.w	r7, r2, r5
  411fbe:	fa03 f406 	lsl.w	r4, r3, r6
  411fc2:	fa21 f305 	lsr.w	r3, r1, r5
  411fc6:	fa01 fb06 	lsl.w	fp, r1, r6
  411fca:	fa20 f505 	lsr.w	r5, r0, r5
  411fce:	433c      	orrs	r4, r7
  411fd0:	ea4f 4814 	mov.w	r8, r4, lsr #16
  411fd4:	fbb3 fcf8 	udiv	ip, r3, r8
  411fd8:	fb08 331c 	mls	r3, r8, ip, r3
  411fdc:	fa1f f984 	uxth.w	r9, r4
  411fe0:	fb09 fa0c 	mul.w	sl, r9, ip
  411fe4:	ea45 0b0b 	orr.w	fp, r5, fp
  411fe8:	ea4f 451b 	mov.w	r5, fp, lsr #16
  411fec:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
  411ff0:	459a      	cmp	sl, r3
  411ff2:	fa02 f206 	lsl.w	r2, r2, r6
  411ff6:	d904      	bls.n	412002 <__udivdi3+0x18e>
  411ff8:	191b      	adds	r3, r3, r4
  411ffa:	f10c 35ff 	add.w	r5, ip, #4294967295
  411ffe:	d36f      	bcc.n	4120e0 <__udivdi3+0x26c>
  412000:	46ac      	mov	ip, r5
  412002:	ebca 0303 	rsb	r3, sl, r3
  412006:	fbb3 f5f8 	udiv	r5, r3, r8
  41200a:	fb08 3315 	mls	r3, r8, r5, r3
  41200e:	fb09 f905 	mul.w	r9, r9, r5
  412012:	fa1f fb8b 	uxth.w	fp, fp
  412016:	ea4b 4703 	orr.w	r7, fp, r3, lsl #16
  41201a:	45b9      	cmp	r9, r7
  41201c:	d904      	bls.n	412028 <__udivdi3+0x1b4>
  41201e:	193f      	adds	r7, r7, r4
  412020:	f105 33ff 	add.w	r3, r5, #4294967295
  412024:	d362      	bcc.n	4120ec <__udivdi3+0x278>
  412026:	461d      	mov	r5, r3
  412028:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
  41202c:	fbac 2302 	umull	r2, r3, ip, r2
  412030:	ebc9 0707 	rsb	r7, r9, r7
  412034:	429f      	cmp	r7, r3
  412036:	f04f 0500 	mov.w	r5, #0
  41203a:	d34a      	bcc.n	4120d2 <__udivdi3+0x25e>
  41203c:	d046      	beq.n	4120cc <__udivdi3+0x258>
  41203e:	4662      	mov	r2, ip
  412040:	462b      	mov	r3, r5
  412042:	e75d      	b.n	411f00 <__udivdi3+0x8c>
  412044:	4094      	lsls	r4, r2
  412046:	f1c2 0920 	rsb	r9, r2, #32
  41204a:	fa21 fc09 	lsr.w	ip, r1, r9
  41204e:	4091      	lsls	r1, r2
  412050:	fa20 f909 	lsr.w	r9, r0, r9
  412054:	0c26      	lsrs	r6, r4, #16
  412056:	fbbc f8f6 	udiv	r8, ip, r6
  41205a:	fb06 cc18 	mls	ip, r6, r8, ip
  41205e:	b2a7      	uxth	r7, r4
  412060:	fb07 f308 	mul.w	r3, r7, r8
  412064:	ea49 0901 	orr.w	r9, r9, r1
  412068:	ea4f 4119 	mov.w	r1, r9, lsr #16
  41206c:	ea41 4c0c 	orr.w	ip, r1, ip, lsl #16
  412070:	4563      	cmp	r3, ip
  412072:	fa00 f502 	lsl.w	r5, r0, r2
  412076:	d909      	bls.n	41208c <__udivdi3+0x218>
  412078:	eb1c 0c04 	adds.w	ip, ip, r4
  41207c:	f108 32ff 	add.w	r2, r8, #4294967295
  412080:	d23b      	bcs.n	4120fa <__udivdi3+0x286>
  412082:	4563      	cmp	r3, ip
  412084:	d939      	bls.n	4120fa <__udivdi3+0x286>
  412086:	f1a8 0802 	sub.w	r8, r8, #2
  41208a:	44a4      	add	ip, r4
  41208c:	ebc3 0c0c 	rsb	ip, r3, ip
  412090:	fbbc f3f6 	udiv	r3, ip, r6
  412094:	fb06 c113 	mls	r1, r6, r3, ip
  412098:	fb07 f203 	mul.w	r2, r7, r3
  41209c:	fa1f f989 	uxth.w	r9, r9
  4120a0:	ea49 4101 	orr.w	r1, r9, r1, lsl #16
  4120a4:	428a      	cmp	r2, r1
  4120a6:	d907      	bls.n	4120b8 <__udivdi3+0x244>
  4120a8:	1909      	adds	r1, r1, r4
  4120aa:	f103 30ff 	add.w	r0, r3, #4294967295
  4120ae:	d222      	bcs.n	4120f6 <__udivdi3+0x282>
  4120b0:	428a      	cmp	r2, r1
  4120b2:	d920      	bls.n	4120f6 <__udivdi3+0x282>
  4120b4:	3b02      	subs	r3, #2
  4120b6:	4421      	add	r1, r4
  4120b8:	1a89      	subs	r1, r1, r2
  4120ba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  4120be:	e743      	b.n	411f48 <__udivdi3+0xd4>
  4120c0:	463a      	mov	r2, r7
  4120c2:	e705      	b.n	411ed0 <__udivdi3+0x5c>
  4120c4:	4633      	mov	r3, r6
  4120c6:	e718      	b.n	411efa <__udivdi3+0x86>
  4120c8:	460a      	mov	r2, r1
  4120ca:	e766      	b.n	411f9a <__udivdi3+0x126>
  4120cc:	40b0      	lsls	r0, r6
  4120ce:	4290      	cmp	r0, r2
  4120d0:	d2b5      	bcs.n	41203e <__udivdi3+0x1ca>
  4120d2:	f10c 32ff 	add.w	r2, ip, #4294967295
  4120d6:	2300      	movs	r3, #0
  4120d8:	e712      	b.n	411f00 <__udivdi3+0x8c>
  4120da:	4633      	mov	r3, r6
  4120dc:	4632      	mov	r2, r6
  4120de:	e70f      	b.n	411f00 <__udivdi3+0x8c>
  4120e0:	459a      	cmp	sl, r3
  4120e2:	d98d      	bls.n	412000 <__udivdi3+0x18c>
  4120e4:	f1ac 0c02 	sub.w	ip, ip, #2
  4120e8:	4423      	add	r3, r4
  4120ea:	e78a      	b.n	412002 <__udivdi3+0x18e>
  4120ec:	45b9      	cmp	r9, r7
  4120ee:	d99a      	bls.n	412026 <__udivdi3+0x1b2>
  4120f0:	3d02      	subs	r5, #2
  4120f2:	4427      	add	r7, r4
  4120f4:	e798      	b.n	412028 <__udivdi3+0x1b4>
  4120f6:	4603      	mov	r3, r0
  4120f8:	e7de      	b.n	4120b8 <__udivdi3+0x244>
  4120fa:	4690      	mov	r8, r2
  4120fc:	e7c6      	b.n	41208c <__udivdi3+0x218>
  4120fe:	3802      	subs	r0, #2
  412100:	4421      	add	r1, r4
  412102:	e735      	b.n	411f70 <__udivdi3+0xfc>
  412104:	20554d49 	.word	0x20554d49
  412108:	65657246 	.word	0x65657246
  41210c:	534f5452 	.word	0x534f5452
  412110:	00000000 	.word	0x00000000
  412114:	6c656341 	.word	0x6c656341
  412118:	3d580a3a 	.word	0x3d580a3a
  41211c:	332e3025 	.word	0x332e3025
  412120:	476d2066 	.word	0x476d2066
  412124:	253d590a 	.word	0x253d590a
  412128:	66332e30 	.word	0x66332e30
  41212c:	0a476d20 	.word	0x0a476d20
  412130:	6f727947 	.word	0x6f727947
  412134:	30250a3a 	.word	0x30250a3a
  412138:	2066332e 	.word	0x2066332e
  41213c:	75617247 	.word	0x75617247
  412140:	00732f73 	.word	0x00732f73
  412144:	6c676e41 	.word	0x6c676e41
  412148:	75502065 	.word	0x75502065
  41214c:	0a3a6572 	.word	0x0a3a6572
  412150:	332e3025 	.word	0x332e3025
  412154:	72472066 	.word	0x72472066
  412158:	0a737561 	.word	0x0a737561
  41215c:	6c676e41 	.word	0x6c676e41
  412160:	6f432065 	.word	0x6f432065
  412164:	3a2e706d 	.word	0x3a2e706d
  412168:	2e30250a 	.word	0x2e30250a
  41216c:	47206633 	.word	0x47206633
  412170:	73756172 	.word	0x73756172
  412174:	676e410a 	.word	0x676e410a
  412178:	4b20656c 	.word	0x4b20656c
  41217c:	616d6c61 	.word	0x616d6c61
  412180:	250a3a6e 	.word	0x250a3a6e
  412184:	66332e30 	.word	0x66332e30
  412188:	61724720 	.word	0x61724720
  41218c:	00007375 	.word	0x00007375
  412190:	342e3025 	.word	0x342e3025
  412194:	30252066 	.word	0x30252066
  412198:	2066342e 	.word	0x2066342e
  41219c:	342e3025 	.word	0x342e3025
  4121a0:	30252066 	.word	0x30252066
  4121a4:	2066342e 	.word	0x2066342e
  4121a8:	342e3025 	.word	0x342e3025
  4121ac:	30252066 	.word	0x30252066
  4121b0:	2066342e 	.word	0x2066342e
  4121b4:	342e3025 	.word	0x342e3025
  4121b8:	30252066 	.word	0x30252066
  4121bc:	2066342e 	.word	0x2066342e
  4121c0:	342e3025 	.word	0x342e3025
  4121c4:	000a0d66 	.word	0x000a0d66
  4121c8:	00006f67 	.word	0x00006f67
  4121cc:	656d6954 	.word	0x656d6954
  4121d0:	72452072 	.word	0x72452072
  4121d4:	20726f72 	.word	0x20726f72
  4121d8:	6c61565b 	.word	0x6c61565b
  4121dc:	25206575 	.word	0x25206575
  4121e0:	0a0d5d75 	.word	0x0a0d5d75
  4121e4:	00000000 	.word	0x00000000
  4121e8:	656d6954 	.word	0x656d6954
  4121ec:	203d2072 	.word	0x203d2072
  4121f0:	332e3025 	.word	0x332e3025
  4121f4:	65732066 	.word	0x65732066
  4121f8:	646e6f63 	.word	0x646e6f63
  4121fc:	000a0d73 	.word	0x000a0d73
  412200:	00000074 	.word	0x00000074
  412204:	6e6f7257 	.word	0x6e6f7257
  412208:	6f432067 	.word	0x6f432067
  41220c:	6e616d6d 	.word	0x6e616d6d
  412210:	000a0d64 	.word	0x000a0d64
  412214:	656d6954 	.word	0x656d6954
  412218:	554d4972 	.word	0x554d4972
  41221c:	00000000 	.word	0x00000000

00412220 <null_dma_control>:
	...

00412228 <all_twi_definitions>:
  412228:	40018000 40018100 00000013 00000013     ...@...@........

00412238 <all_uart_definitions>:
  412238:	400e0600 400e0700 00000008 00000008     ...@...@........

00412248 <LED_DESCRIPTOR>:
  412248:	00000017 00000000 0000002e 00000000     ................
  412258:	00000019 00000000 00000000 00000001     ................

00412268 <p_uc_charset10x14>:
	...
  412284:	ccffccff 00000000 00000000 00000000     ................
  412294:	00f000f0 00000000 00f000f0 00000000     ................
  4122a4:	c00cc00c fcfffcff c00cc00c fcfffcff     ................
  4122b4:	c00cc00c 701e600c 3033303f fcfffcff     .....`.p?030....
  4122c4:	f0333033 c018e039 0cf00060 f0603cf0     303.9...`....<`.
  4122d4:	000fc003 3cf0183c 18003cc0 f87ff03c     ....<..<.<..<...
  4122e4:	8cc71cc3 ecdccccf 30307878 cc00fc00     ........xx00....
  4122f4:	00000000 00440000 00f800ec 00000070     ......D.....p...
	...
  41230c:	f03fc00f 18607878 0cc00cc0 00000000     ..?.xx`.........
  41231c:	00000000 0cc00cc0 78781860 c00ff03f     ........`.xx?...
  41232c:	00000000 e00e600c 8003c007 f83ff83f     .....`......?.?.
  41233c:	c0078003 600ce00e 00030003 00030003     .......`........
  41234c:	f03ff03f 00030003 00030003 ec004400     ?.?..........D..
  41235c:	7000f800 00000000 00000000 00000000     ...p............
  41236c:	00030003 00030003 00030003 00030003     ................
  41237c:	00030003 3c001800 18003c00 00000000     .......<.<......
	...
  412394:	0c000000 f0003c00 000fc003 00f0003c     .....<......<...
  4123a4:	000000c0 f87ff03f ccc1fce0 0cc78cc3     ....?...........
  4123b4:	1cfc0cce f03ff87f 00000000 0c700c30     ......?.....0.p.
  4123c4:	fcfffcff 0c000c00 00000000 1c700c30     ............0.p.
  4123d4:	7cc03ce0 ccc1ecc0 0ce78cc3 0c3c0c7e     .<.|........~.<.
  4123e4:	38703030 0cc01ce0 0cc30cc0 1ce30cc3     00p8............
  4123f4:	f03cf87f c007c003 c01cc00e c070c038     ..<.........8.p.
  412404:	fcfffcff c000c000 38fc30fc 0ccc1ccc     .........0.8....
  412414:	0ccc0ccc 1cce0ccc f0c3f8c7 f87ff03f     ............?...
  412424:	0cc31ce3 0cc30cc3 9ce30cc3 f030f871     ............q.0.
  412434:	00c000c0 00c000c0 fcc7fcc3 00dc00ce     ................
  412444:	00f000f8 f87ff03c 0cc39ce7 0cc30cc3     ....<...........
  412454:	9ce70cc3 f03cf87f 007e003c 0cc30ce7     ......<.<.~.....
  412464:	38c31cc3 e0e770c3 803fc07f 00000000     ...8.p....?.....
  412474:	60180000 f03cf03c 00006018 00000000     ...`<.<..`......
  412484:	00000000 44180000 f83cec3c 00007018     .......D<.<..p..
  412494:	00000000 00030000 c00f8007 7038e01c     ..............8p
  4124a4:	1ce03870 00000cc0 c00cc00c c00cc00c     p8..............
  4124b4:	c00cc00c c00cc00c c00cc00c 0cc00000     ................
  4124c4:	38701ce0 e01c7038 8007c00f 00000003     ..p88p..........
  4124d4:	00700030 00c000e0 ecc3ecc1 00e600c3     0.p.............
  4124e4:	003c007e f871f030 0cc39ce3 fcc3fcc3     ~.<.0.q.........
  4124f4:	1ce00cc0 f03ff87f fc7ffc3f c0c0c0e0     ......?.?.......
  412504:	c0c0c0c0 c0e0c0c0 fc3ffc7f fcfffcff     ..........?.....
  412514:	0cc30cc3 0cc30cc3 9ce70cc3 f03cf87f     ..............<.
  412524:	f87ff03f 0cc01ce0 0cc00cc0 1ce00cc0     ?...............
  412534:	30303870 fcfffcff 0cc00cc0 0cc00cc0     p800............
  412544:	1ce00cc0 f03ff87f fcfffcff 0cc30cc3     ......?.........
  412554:	0cc30cc3 0cc30cc3 0cc00cc0 fcfffcff     ................
  412564:	00c300c3 00c300c3 00c300c3 00c000c0     ................
  412574:	f87ff03f 0cc01ce0 0cc30cc0 1ce30cc3     ?...............
  412584:	f033f873 fcfffcff 00030003 00030003     s.3.............
  412594:	00030003 fcfffcff 00000000 0cc00cc0     ................
  4125a4:	fcfffcff 0cc00cc0 00000000 38003000     .............0.8
  4125b4:	0cc01cc0 1cc00cc0 f0fff8ff 00c000c0     ................
  4125c4:	fcfffcff 80078007 e01cc00f 38707038     ............8pp8
  4125d4:	0cc01ce0 fcfffcff 0c000c00 0c000c00     ................
  4125e4:	0c000c00 0c000c00 fcfffcff 00380070     ............p.8.
  4125f4:	001f001f 00700038 fcfffcff fcfffcff     ....8.p.........
  412604:	000e001c 80030007 e000c001 fcfffcff     ................
  412614:	f87ff03f 0cc01ce0 0cc00cc0 1ce00cc0     ?...............
  412624:	f03ff87f fcfffcff 00c300c3 00c300c3     ..?.............
  412634:	00e700c3 003c007e f87ff03f 0cc01ce0     ....~.<.?.......
  412644:	ecc0ccc0 38e07cc0 ec3ffc7f fcfffcff     .....|.8..?.....
  412654:	80c300c3 c0c380c3 70e7c0c3 1c3c3c7e     ...........p~<<.
  412664:	1c7e183c 0cc30ce7 0cc30cc3 9cc30cc3     <.~.............
  412674:	f060f8e1 00c000c0 00c000c0 fcfffcff     ..`.............
  412684:	00c000c0 00c000c0 f8fff0ff 0c001c00     ................
  412694:	0c000c00 1c000c00 f0fff8ff e0ffc0ff     ................
  4126a4:	38007000 1c001c00 70003800 c0ffe0ff     .p.8.....8.p....
  4126b4:	f8fff0ff 3c001c00 f800f800 1c003c00     .......<.....<..
  4126c4:	f0fff8ff 7cf83cf0 c00fe01c 80078007     .....<.|........
  4126d4:	e01cc00f 3cf07cf8 00fe00fc 80030007     .....|.<........
  4126e4:	fc01fc01 00078003 00fc00fe 7cc03cc0     .............<.|
  4126f4:	ccc1ecc0 0cc78cc3 0cdc0cce 0cf00cf8     ................
  412704:	00000000 fcfffcff 0cc00cc0 00000cc0     ................
  412714:	00000000 00300030 000c000c 00030003     ....0.0.........
  412724:	c000c000 30003000 00000000 0cc00cc0     .....0.0........
  412734:	fcff0cc0 0000fcff 00000000 001c000c     ................
  412744:	00700038 00e000e0 00380070 000c001c     8.p.....p.8.....
  412754:	0c000c00 0c000c00 0c000c00 0c000c00     ................
  412764:	0c000c00 00000000 00e000c0 00380070     ............p.8.
  412774:	00000018 00000000 78063000 cc0cfc0e     .........0.x....
  412784:	cc0ccc0c cc0ecc0c f803fc07 fcfffcff     ................
  412794:	0c030c03 0c030c03 9c030c03 f000f801     ................
  4127a4:	f807f003 0c0c1c0e 0c0c0c0c 1c0e0c0c     ................
  4127b4:	30033807 f801f000 0c039c03 0c030c03     .8.0............
  4127c4:	0c030c03 fcfffcff f807f003 cc0cdc0e     ................
  4127d4:	cc0ccc0c dc0ecc0c 9003d807 00030000     ................
  4127e4:	fc7ffc3f 00e300e3 00300070 00000000     ?.......p.0.....
  4127f4:	9c071803 cc0ccc0f cc0ccc0c dc0ccc0c     ................
  412804:	f007f80f fcfffcff 00030003 00030003     ................
  412814:	fc018003 0000fc00 00000000 00000000     ................
  412824:	fc1bfc1b 00000000 00000000 30000000     ...............0
  412834:	1c003800 0c000c00 f8cf1c00 0000f0cf     .8..............
  412844:	fcff0000 e000fcff f003e001 1c0e3807     .............8..
  412854:	00000c0c 00000000 0cc00cc0 fcfffcff     ................
  412864:	0c000c00 00000000 fc0ffc0f 0007000e     ................
  412874:	c003c003 000e0007 fc0ffc0f fc0ffc0f     ................
  412884:	00070003 000c000e 000e000c fc03fc07     ................
  412894:	f807f003 0c0c1c0e 0c0c0c0c 1c0e0c0c     ................
  4128a4:	f003f807 fc0ffc0f c00cc00c c00cc00c     ................
  4128b4:	c00fc00c 00038007 80070003 c00cc00f     ................
  4128c4:	c00cc00c c00cc00c fc0ffc0f fc0ffc0f     ................
  4128d4:	00078003 000c000e 000e000c 00030007     ................
  4128e4:	9c071803 cc0ccc0f cc0ccc0c fc0ccc0c     ................
  4128f4:	3006780e 000c0000 f0ff000c 1c0cf8ff     .x.0............
  412904:	380c1c0c 0000300c f80ff00f 0c001c00     ...8.0..........
  412914:	0c000c00 1c000c00 f00ff80f e00fc00f     ................
  412924:	38007000 1c001c00 70003800 c00fe00f     .p.8.....8.p....
  412934:	f80ff00f 1c001c00 f800f800 1c001c00     ................
  412944:	f00ff80f 1c0e0c0c f0033807 e001e001     .........8......
  412954:	3807f003 0c0c1c0e 000e000c 9c030c07     ...8............
  412964:	f001f801 00078003 000c000e 1c0c0c0c     ................
  412974:	7c0c3c0c cc0dec0c 0c0f8c0f 0c0c0c0e     .<.|............
  412984:	00030000 f03f8007 1ce0f87c 0cc00cc0     ......?.|.......
  412994:	00000cc0 0c030c03 fc7ffc3f 0cc30ce3     ........?.......
  4129a4:	0ce00cc0 0c300c70 0cc00000 0cc00cc0     ....p.0.........
  4129b4:	f87c1ce0 8007f03f 00000003 00c000c0     ..|.?...........
  4129c4:	00c000c0 00c000c0 00c000c0 00c000c0     ................
  4129d4:	fcfffcff fcfffcff fcfffcff fcfffcff     ................
  4129e4:	fcfffcff 454c4449 00000000 00000a0d     ....IDLE........
  4129f4:	09097325 25096325 75250975 0d752509     %s..%c.%u.%u.%u.
  412a04:	0000000a 20726d54 00637653              ....Tmr Svc.

00412a10 <offsetAcel>:
  412a10:	43af0000 44834000 00000000              ...C.@.D....

00412a1c <offsetGyro>:
  412a1c:	40a00000 00000000 00000000 656d6954     ...@........Time
  412a2c:	554d4972 00000000 6f727245 4d492072     rIMU....Error IM
  412a3c:	00002155 20495754 74696e69 72724520     U!..TWI init Err
  412a4c:	0021726f 4c584441 696e6920 72452074     or!.ADXL init Er
  412a5c:	21726f72 00000000 20475449 74696e69     ror!....ITG init
  412a6c:	72724520 0021726f 00000000 00000000      Error!.........
  412a7c:	0000000a 00000f03 63617473 766f206b     ........stack ov
  412a8c:	6c667265 2520776f 73252078 00000a0d     erflow %x %s....
  412a9c:	202d2d2d 626d754e 6f207265 61542066     --- Number of Ta
  412aac:	3a736b73 0a752520 00000000 656d614e     sks: %u.....Name
  412abc:	74530909 09657461 6f697250 74530972     ..State.Prior.St
  412acc:	096b6361 0a6d754e 00000000 65657246     ack.Num.....Free
  412adc:	61654820 25203a70 00000a75 736e6f43      Heap: %u...Cons
  412aec:	20656c6f 0a214b4f 00000000 3064654c     ole OK!.....Led0
  412afc:	00000000 6c696146 74206465 7263206f     ....Failed to cr
  412b0c:	65746165 73657420 656c2074 61742064     eate test led ta
  412b1c:	0a0d6b73 00000000 5f554d49 00000054     sk......IMU_T...
  412b2c:	6c696146 74206465 7263206f 65746165     Failed to create
  412b3c:	73657420 4d492074 73615455 000a0d6b      test IMUTask...
  412b4c:	5f44434c 00000054 6c696146 74206465     LCD_T...Failed t
  412b5c:	7263206f 65746165 73657420 434c2074     o create test LC
  412b6c:	73615444 000a0d6b 545f5854 00000000     DTask...TX_T....
  412b7c:	6c696146 74206465 7263206f 65746165     Failed to create
  412b8c:	73657420 58542074 7361545f 000a0d6b      test TX_Task...
  412b9c:	545f5852 00000000 6c696146 74206465     RX_T....Failed t
  412bac:	7263206f 65746165 73657420 58522074     o create test RX
  412bbc:	7361545f 000a0d6b                       _Task...

00412bc4 <npio2_hw>:
  412bc4:	3ff921fb 400921fb 4012d97c 401921fb     .!.?.!.@|..@.!.@
  412bd4:	401f6a7a 4022d97c 4025fdbb 402921fb     zj.@|."@..%@.!)@
  412be4:	402c463a 402f6a7a 4031475c 4032d97c     :F,@zj/@\G1@|.2@
  412bf4:	40346b9c 4035fdbb 40378fdb 403921fb     .k4@..5@..7@.!9@
  412c04:	403ab41b 403c463a 403dd85a 403f6a7a     ..:@:F<@Z.=@zj?@
  412c14:	40407e4c 4041475c 4042106c 4042d97c     L~@@\GA@l.B@|.B@
  412c24:	4043a28c 40446b9c 404534ac 4045fdbb     ..C@.kD@.4E@..E@
  412c34:	4046c6cb 40478fdb 404858eb 404921fb     ..F@..G@.XH@.!I@

00412c44 <two_over_pi>:
  412c44:	00a2f983 006e4e44 001529fc 002757d1     ....DNn..)...W'.
  412c54:	00f534dd 00c0db62 0095993c 00439041     .4..b...<...A.C.
  412c64:	00fe5163 00abdebb 00c561b7 00246e3a     cQ.......a..:n$.
  412c74:	00424dd2 00e00649 002eea09 00d1921c     .MB.I...........
  412c84:	00fe1deb 001cb129 00a73ee8 008235f5     ....)....>...5..
  412c94:	002ebb44 0084e99c 007026b4 005f7e41     D........&p.A~_.
  412ca4:	003991d6 00398353 0039f49c 00845f8b     ..9.S.9...9.._..
  412cb4:	00bdf928 003b1ff8 0097ffde 0005980f     (.....;.........
  412cc4:	00ef2f11 008b5a0a 006d1f6d 00367ecf     ./...Z..m.m..~6.
  412cd4:	0027cb09 00b74f46 003f669e 005fea2d     ..'.FO...f?.-._.
  412ce4:	007527ba 00c7ebe5 00f17b3d 000739f7     .'u.....={...9..
  412cf4:	008a5292 00ea6bfb 005fb11f 008d5d08     .R...k...._..]..
  412d04:	00560330 0046fc7b 006babf0 00cfbc20     0.V.{.F...k. ...
  412d14:	009af436 001da9e3 0091615e 00e61b08     6.......^a......
  412d24:	00659985 005f14a0 0068408d 00ffd880     ..e..._..@h.....
  412d34:	004d7327 00310606 001556ca 0073a8c9     'sM...1..V....s.
  412d44:	0060e27b 00c08c6b                       {.`.k...

00412d4c <init_jk>:
  412d4c:	00000002 00000003 00000004 00000006     ................
  412d5c:	00000000                                ....

00412d60 <PIo2>:
  412d60:	40000000 3ff921fb 00000000 3e74442d     ...@.!.?....-Dt>
  412d70:	80000000 3cf84698 60000000 3b78cc51     .....F.<...`Q.x;
  412d80:	80000000 39f01b83 40000000 387a2520     .......9...@ %z8
  412d90:	80000000 36e38222 00000000 3569f31d     ...."..6......i5

00412da0 <_ctype_>:
  412da0:	20202000 20202020 28282020 20282828     .         ((((( 
  412db0:	20202020 20202020 20202020 20202020                     
  412dc0:	10108820 10101010 10101010 10101010      ...............
  412dd0:	04040410 04040404 10040404 10101010     ................
  412de0:	41411010 41414141 01010101 01010101     ..AAAAAA........
  412df0:	01010101 01010101 01010101 10101010     ................
  412e00:	42421010 42424242 02020202 02020202     ..BBBBBB........
  412e10:	02020202 02020202 02020202 10101010     ................
  412e20:	00000020 00000000 00000000 00000000      ...............
	...
  412ea4:	00000043                                C...

00412ea8 <_global_impure_ptr>:
  412ea8:	20000150                                P.. 

00412eac <fpi.5238>:
  412eac:	00000035 fffffbce 000003cb 00000001     5...............
  412ebc:	00000000 0000666e 74696e69 00000079     ....nf..inity...
  412ecc:	00006e61                                an..

00412ed0 <fpinan.5274>:
  412ed0:	00000034 fffffbce 000003cb 00000001     4...............
	...

00412ee8 <tinytens>:
  412ee8:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
  412ef8:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
  412f08:	64ac6f43 11680628                       Co.d(.h.

00412f10 <zeroes.6763>:
  412f10:	30303030 30303030 30303030 30303030     0000000000000000
  412f20:	00464e49 00666e69 004e414e 006e616e     INF.inf.NAN.nan.
  412f30:	33323130 37363534 42413938 46454443     0123456789ABCDEF
  412f40:	00000000 33323130 37363534 62613938     ....0123456789ab
  412f50:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
  412f60:	00000030                                0...

00412f64 <blanks.6762>:
  412f64:	20202020 20202020 20202020 20202020                     

00412f74 <zeroes.6721>:
  412f74:	30303030 30303030 30303030 30303030     0000000000000000

00412f84 <blanks.6720>:
  412f84:	20202020 20202020 20202020 20202020                     
  412f94:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.

00412fa4 <__hexdig>:
	...
  412fd4:	13121110 17161514 00001918 00000000     ................
  412fe4:	1c1b1a00 001f1e1d 00000000 00000000     ................
	...
  413004:	1c1b1a00 001f1e1d 00000000 00000000     ................
	...
  4130a4:	49534f50 00000058 0000002e              POSIX.......

004130b0 <__mprec_tens>:
  4130b0:	00000000 3ff00000 00000000 40240000     .......?......$@
  4130c0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  4130d0:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  4130e0:	00000000 412e8480 00000000 416312d0     .......A......cA
  4130f0:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  413100:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  413110:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  413120:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  413130:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  413140:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  413150:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  413160:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  413170:	79d99db4 44ea7843                       ...yCx.D

00413178 <__mprec_bigtens>:
  413178:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  413188:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  413198:	7f73bf3c 75154fdd                       <.s..O.u

004131a0 <p05.5269>:
  4131a0:	00000005 00000019 0000007d              ........}...

004131ac <_init>:
  4131ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4131ae:	bf00      	nop
  4131b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4131b2:	bc08      	pop	{r3}
  4131b4:	469e      	mov	lr, r3
  4131b6:	4770      	bx	lr

004131b8 <__init_array_start>:
  4131b8:	0040e1c1 	.word	0x0040e1c1

004131bc <__frame_dummy_init_array_entry>:
  4131bc:	004000e9                                ..@.

004131c0 <_fini>:
  4131c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4131c2:	bf00      	nop
  4131c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4131c6:	bc08      	pop	{r3}
  4131c8:	469e      	mov	lr, r3
  4131ca:	4770      	bx	lr

004131cc <__fini_array_start>:
  4131cc:	004000c5 	.word	0x004000c5

Disassembly of section .relocate:

20000000 <SystemInit>:
 * Initialize the System and update the SystemFrequency variable.
 */
__no_inline
RAMFUNC
void SystemInit(void)
{
20000000:	b480      	push	{r7}
20000002:	af00      	add	r7, sp, #0
	/* Set FWS according to SYS_BOARD_MCKR configuration */
	EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000004:	4b28      	ldr	r3, [pc, #160]	; (200000a8 <SystemInit+0xa8>)
20000006:	f44f 7240 	mov.w	r2, #768	; 0x300
2000000a:	601a      	str	r2, [r3, #0]

	/* Initialize main oscillator */
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
2000000c:	4b27      	ldr	r3, [pc, #156]	; (200000ac <SystemInit+0xac>)
2000000e:	6a1b      	ldr	r3, [r3, #32]
20000010:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
20000014:	2b00      	cmp	r3, #0
20000016:	d109      	bne.n	2000002c <SystemInit+0x2c>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000018:	4b24      	ldr	r3, [pc, #144]	; (200000ac <SystemInit+0xac>)
2000001a:	4a25      	ldr	r2, [pc, #148]	; (200000b0 <SystemInit+0xb0>)
2000001c:	621a      	str	r2, [r3, #32]
			                     CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN;
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
2000001e:	bf00      	nop
20000020:	4b22      	ldr	r3, [pc, #136]	; (200000ac <SystemInit+0xac>)
20000022:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000024:	f003 0301 	and.w	r3, r3, #1
20000028:	2b00      	cmp	r3, #0
2000002a:	d0f9      	beq.n	20000020 <SystemInit+0x20>
		}
	}

	/* Switch to 3-20MHz Xtal oscillator */
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
2000002c:	4b1f      	ldr	r3, [pc, #124]	; (200000ac <SystemInit+0xac>)
2000002e:	4a21      	ldr	r2, [pc, #132]	; (200000b4 <SystemInit+0xb4>)
20000030:	621a      	str	r2, [r3, #32]
	CKGR_MOR_MOSCRCEN | CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCSEL;

	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
20000032:	bf00      	nop
20000034:	4b1d      	ldr	r3, [pc, #116]	; (200000ac <SystemInit+0xac>)
20000036:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000038:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
2000003c:	2b00      	cmp	r3, #0
2000003e:	d0f9      	beq.n	20000034 <SystemInit+0x34>
	}
	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20000040:	4b1a      	ldr	r3, [pc, #104]	; (200000ac <SystemInit+0xac>)
20000042:	4a1a      	ldr	r2, [pc, #104]	; (200000ac <SystemInit+0xac>)
20000044:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000046:	f022 0203 	bic.w	r2, r2, #3
2000004a:	f042 0201 	orr.w	r2, r2, #1
2000004e:	631a      	str	r2, [r3, #48]	; 0x30
		                    PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000050:	bf00      	nop
20000052:	4b16      	ldr	r3, [pc, #88]	; (200000ac <SystemInit+0xac>)
20000054:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000056:	f003 0308 	and.w	r3, r3, #8
2000005a:	2b00      	cmp	r3, #0
2000005c:	d0f9      	beq.n	20000052 <SystemInit+0x52>
	}

	/* Initialize PLL */
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
2000005e:	4b13      	ldr	r3, [pc, #76]	; (200000ac <SystemInit+0xac>)
20000060:	4a15      	ldr	r2, [pc, #84]	; (200000b8 <SystemInit+0xb8>)
20000062:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
20000064:	bf00      	nop
20000066:	4b11      	ldr	r3, [pc, #68]	; (200000ac <SystemInit+0xac>)
20000068:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2000006a:	f003 0302 	and.w	r3, r3, #2
2000006e:	2b00      	cmp	r3, #0
20000070:	d0f9      	beq.n	20000066 <SystemInit+0x66>
	}

	/* Switch to main clock */
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | 
20000072:	4b0e      	ldr	r3, [pc, #56]	; (200000ac <SystemInit+0xac>)
20000074:	2211      	movs	r2, #17
20000076:	631a      	str	r2, [r3, #48]	; 0x30
	PMC_MCKR_CSS_MAIN_CLK;
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
20000078:	bf00      	nop
2000007a:	4b0c      	ldr	r3, [pc, #48]	; (200000ac <SystemInit+0xac>)
2000007c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
2000007e:	f003 0308 	and.w	r3, r3, #8
20000082:	2b00      	cmp	r3, #0
20000084:	d0f9      	beq.n	2000007a <SystemInit+0x7a>
	}

	/* Switch to PLLA */
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20000086:	4b09      	ldr	r3, [pc, #36]	; (200000ac <SystemInit+0xac>)
20000088:	2212      	movs	r2, #18
2000008a:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
2000008c:	bf00      	nop
2000008e:	4b07      	ldr	r3, [pc, #28]	; (200000ac <SystemInit+0xac>)
20000090:	6e9b      	ldr	r3, [r3, #104]	; 0x68
20000092:	f003 0308 	and.w	r3, r3, #8
20000096:	2b00      	cmp	r3, #0
20000098:	d0f9      	beq.n	2000008e <SystemInit+0x8e>
	}

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
2000009a:	4b08      	ldr	r3, [pc, #32]	; (200000bc <SystemInit+0xbc>)
2000009c:	4a08      	ldr	r2, [pc, #32]	; (200000c0 <SystemInit+0xc0>)
2000009e:	601a      	str	r2, [r3, #0]
}
200000a0:	46bd      	mov	sp, r7
200000a2:	f85d 7b04 	ldr.w	r7, [sp], #4
200000a6:	4770      	bx	lr
200000a8:	400e0a00 	.word	0x400e0a00
200000ac:	400e0400 	.word	0x400e0400
200000b0:	00370809 	.word	0x00370809
200000b4:	01370809 	.word	0x01370809
200000b8:	20073f01 	.word	0x20073f01
200000bc:	2000012c 	.word	0x2000012c
200000c0:	02dc6c00 	.word	0x02dc6c00

200000c4 <system_init_flash>:
 * Initialize flash.
 */
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
200000c4:	b480      	push	{r7}
200000c6:	b083      	sub	sp, #12
200000c8:	af00      	add	r7, sp, #0
200000ca:	6078      	str	r0, [r7, #4]
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200000cc:	687a      	ldr	r2, [r7, #4]
200000ce:	4b11      	ldr	r3, [pc, #68]	; (20000114 <system_init_flash+0x50>)
200000d0:	429a      	cmp	r2, r3
200000d2:	d803      	bhi.n	200000dc <system_init_flash+0x18>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
200000d4:	4b10      	ldr	r3, [pc, #64]	; (20000118 <system_init_flash+0x54>)
200000d6:	2200      	movs	r2, #0
200000d8:	601a      	str	r2, [r3, #0]
200000da:	e015      	b.n	20000108 <system_init_flash+0x44>
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200000dc:	687a      	ldr	r2, [r7, #4]
200000de:	4b0f      	ldr	r3, [pc, #60]	; (2000011c <system_init_flash+0x58>)
200000e0:	429a      	cmp	r2, r3
200000e2:	d804      	bhi.n	200000ee <system_init_flash+0x2a>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
200000e4:	4b0c      	ldr	r3, [pc, #48]	; (20000118 <system_init_flash+0x54>)
200000e6:	f44f 7280 	mov.w	r2, #256	; 0x100
200000ea:	601a      	str	r2, [r3, #0]
200000ec:	e00c      	b.n	20000108 <system_init_flash+0x44>
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200000ee:	687a      	ldr	r2, [r7, #4]
200000f0:	4b0b      	ldr	r3, [pc, #44]	; (20000120 <system_init_flash+0x5c>)
200000f2:	429a      	cmp	r2, r3
200000f4:	d804      	bhi.n	20000100 <system_init_flash+0x3c>
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
200000f6:	4b08      	ldr	r3, [pc, #32]	; (20000118 <system_init_flash+0x54>)
200000f8:	f44f 7200 	mov.w	r2, #512	; 0x200
200000fc:	601a      	str	r2, [r3, #0]
200000fe:	e003      	b.n	20000108 <system_init_flash+0x44>
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
20000100:	4b05      	ldr	r3, [pc, #20]	; (20000118 <system_init_flash+0x54>)
20000102:	f44f 7240 	mov.w	r2, #768	; 0x300
20000106:	601a      	str	r2, [r3, #0]
	}
}
20000108:	370c      	adds	r7, #12
2000010a:	46bd      	mov	sp, r7
2000010c:	f85d 7b04 	ldr.w	r7, [sp], #4
20000110:	4770      	bx	lr
20000112:	bf00      	nop
20000114:	01406f3f 	.word	0x01406f3f
20000118:	400e0a00 	.word	0x400e0a00
2000011c:	01e847ff 	.word	0x01e847ff
20000120:	02dc6bff 	.word	0x02dc6bff

20000124 <sizeRecBuf>:
20000124:	00000032                                2...

20000128 <timer>:
20000128:	000003e8                                ....

2000012c <SystemCoreClock>:
2000012c:	003d0900                                ..=.

20000130 <uxCriticalNesting>:
20000130:	aaaaaaaa                                ....

20000134 <xFreeBytesRemaining>:
20000134:	000030f0                                .0..

20000138 <xNextTaskUnblockTime>:
20000138:	ffffffff                                ....

2000013c <configBWRate>:
2000013c:	0000000a                                ....

20000140 <dt>:
20000140:	47ae147b 3f847ae1                       {..G.z.?

20000148 <__ctype_ptr__>:
20000148:	00412da0 00000000                       .-A.....

20000150 <impure_data>:
20000150:	00000000 2000043c 200004a4 2000050c     ....<.. ... ... 
	...
20000184:	00412ea4 00000000 00000000 00000000     ..A.............
	...
200001f8:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
20000208:	0005deec 0000000b 00000000 00000000     ................
	...

20000578 <_impure_ptr>:
20000578:	20000150                                P.. 

2000057c <lconv>:
2000057c:	004130ac 00412f40 00412f40 00412f40     .0A.@/A.@/A.@/A.
2000058c:	00412f40 00412f40 00412f40 00412f40     @/A.@/A.@/A.@/A.
2000059c:	00412f40 00412f40 ffffffff ffffffff     @/A.@/A.........
200005ac:	ffffffff 0000ffff                       ........

200005b4 <lc_ctype_charset>:
200005b4:	49435341 00000049 00000000 00000000     ASCII...........
	...

200005d4 <__mb_cur_max>:
200005d4:	00000001                                ....

200005d8 <__malloc_av_>:
	...
200005e0:	200005d8 200005d8 200005e0 200005e0     ... ... ... ... 
200005f0:	200005e8 200005e8 200005f0 200005f0     ... ... ... ... 
20000600:	200005f8 200005f8 20000600 20000600     ... ... ... ... 
20000610:	20000608 20000608 20000610 20000610     ... ... ... ... 
20000620:	20000618 20000618 20000620 20000620     ... ...  ..  .. 
20000630:	20000628 20000628 20000630 20000630     (.. (.. 0.. 0.. 
20000640:	20000638 20000638 20000640 20000640     8.. 8.. @.. @.. 
20000650:	20000648 20000648 20000650 20000650     H.. H.. P.. P.. 
20000660:	20000658 20000658 20000660 20000660     X.. X.. `.. `.. 
20000670:	20000668 20000668 20000670 20000670     h.. h.. p.. p.. 
20000680:	20000678 20000678 20000680 20000680     x.. x.. ... ... 
20000690:	20000688 20000688 20000690 20000690     ... ... ... ... 
200006a0:	20000698 20000698 200006a0 200006a0     ... ... ... ... 
200006b0:	200006a8 200006a8 200006b0 200006b0     ... ... ... ... 
200006c0:	200006b8 200006b8 200006c0 200006c0     ... ... ... ... 
200006d0:	200006c8 200006c8 200006d0 200006d0     ... ... ... ... 
200006e0:	200006d8 200006d8 200006e0 200006e0     ... ... ... ... 
200006f0:	200006e8 200006e8 200006f0 200006f0     ... ... ... ... 
20000700:	200006f8 200006f8 20000700 20000700     ... ... ... ... 
20000710:	20000708 20000708 20000710 20000710     ... ... ... ... 
20000720:	20000718 20000718 20000720 20000720     ... ...  ..  .. 
20000730:	20000728 20000728 20000730 20000730     (.. (.. 0.. 0.. 
20000740:	20000738 20000738 20000740 20000740     8.. 8.. @.. @.. 
20000750:	20000748 20000748 20000750 20000750     H.. H.. P.. P.. 
20000760:	20000758 20000758 20000760 20000760     X.. X.. `.. `.. 
20000770:	20000768 20000768 20000770 20000770     h.. h.. p.. p.. 
20000780:	20000778 20000778 20000780 20000780     x.. x.. ... ... 
20000790:	20000788 20000788 20000790 20000790     ... ... ... ... 
200007a0:	20000798 20000798 200007a0 200007a0     ... ... ... ... 
200007b0:	200007a8 200007a8 200007b0 200007b0     ... ... ... ... 
200007c0:	200007b8 200007b8 200007c0 200007c0     ... ... ... ... 
200007d0:	200007c8 200007c8 200007d0 200007d0     ... ... ... ... 
200007e0:	200007d8 200007d8 200007e0 200007e0     ... ... ... ... 
200007f0:	200007e8 200007e8 200007f0 200007f0     ... ... ... ... 
20000800:	200007f8 200007f8 20000800 20000800     ... ... ... ... 
20000810:	20000808 20000808 20000810 20000810     ... ... ... ... 
20000820:	20000818 20000818 20000820 20000820     ... ...  ..  .. 
20000830:	20000828 20000828 20000830 20000830     (.. (.. 0.. 0.. 
20000840:	20000838 20000838 20000840 20000840     8.. 8.. @.. @.. 
20000850:	20000848 20000848 20000850 20000850     H.. H.. P.. P.. 
20000860:	20000858 20000858 20000860 20000860     X.. X.. `.. `.. 
20000870:	20000868 20000868 20000870 20000870     h.. h.. p.. p.. 
20000880:	20000878 20000878 20000880 20000880     x.. x.. ... ... 
20000890:	20000888 20000888 20000890 20000890     ... ... ... ... 
200008a0:	20000898 20000898 200008a0 200008a0     ... ... ... ... 
200008b0:	200008a8 200008a8 200008b0 200008b0     ... ... ... ... 
200008c0:	200008b8 200008b8 200008c0 200008c0     ... ... ... ... 
200008d0:	200008c8 200008c8 200008d0 200008d0     ... ... ... ... 
200008e0:	200008d8 200008d8 200008e0 200008e0     ... ... ... ... 
200008f0:	200008e8 200008e8 200008f0 200008f0     ... ... ... ... 
20000900:	200008f8 200008f8 20000900 20000900     ... ... ... ... 
20000910:	20000908 20000908 20000910 20000910     ... ... ... ... 
20000920:	20000918 20000918 20000920 20000920     ... ...  ..  .. 
20000930:	20000928 20000928 20000930 20000930     (.. (.. 0.. 0.. 
20000940:	20000938 20000938 20000940 20000940     8.. 8.. @.. @.. 
20000950:	20000948 20000948 20000950 20000950     H.. H.. P.. P.. 
20000960:	20000958 20000958 20000960 20000960     X.. X.. `.. `.. 
20000970:	20000968 20000968 20000970 20000970     h.. h.. p.. p.. 
20000980:	20000978 20000978 20000980 20000980     x.. x.. ... ... 
20000990:	20000988 20000988 20000990 20000990     ... ... ... ... 
200009a0:	20000998 20000998 200009a0 200009a0     ... ... ... ... 
200009b0:	200009a8 200009a8 200009b0 200009b0     ... ... ... ... 
200009c0:	200009b8 200009b8 200009c0 200009c0     ... ... ... ... 
200009d0:	200009c8 200009c8 200009d0 200009d0     ... ... ... ... 

200009e0 <__malloc_trim_threshold>:
200009e0:	00020000                                ....

200009e4 <__malloc_sbrk_base>:
200009e4:	ffffffff                                ....

200009e8 <__wctomb>:
200009e8:	004118a9                                ..A.
