{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 12:47:24 2024 " "Info: Processing started: Mon Mar 25 12:47:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off KP_8 -c KP_8 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off KP_8 -c KP_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blok_ron.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file blok_ron.v" { { "Info" "ISGN_ENTITY_NAME" "1 blok_ron " "Info: Found entity 1: blok_ron" {  } { { "blok_ron.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/blok_ron.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_wr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sync_wr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_wr " "Info: Found entity 1: sync_wr" {  } { { "sync_wr.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/sync_wr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "status_reg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file status_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 status_reg " "Info: Found entity 1: status_reg" {  } { { "status_reg.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/status_reg.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_rom0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "lpm_rom0.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/lpm_rom0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Info: Found entity 1: cpu" {  } { { "cpu.bdf" "" { Schematic "B:/study/labs8/MSIPU/Coursework/KP/cpu.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq0.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file lpm_ram_dq0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq0 " "Info: Found entity 1: lpm_ram_dq0" {  } { { "lpm_ram_dq0.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/lpm_ram_dq0.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Info: Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "status_reg status_reg:inst4 " "Info: Elaborating entity \"status_reg\" for hierarchy \"status_reg:inst4\"" {  } { { "cpu.bdf" "inst4" { Schematic "B:/study/labs8/MSIPU/Coursework/KP/cpu.bdf" { { 24 -32 64 152 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_wr sync_wr:inst3 " "Info: Elaborating entity \"sync_wr\" for hierarchy \"sync_wr:inst3\"" {  } { { "cpu.bdf" "inst3" { Schematic "B:/study/labs8/MSIPU/Coursework/KP/cpu.bdf" { { 320 304 448 416 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom0 lpm_rom0:inst " "Info: Elaborating entity \"lpm_rom0\" for hierarchy \"lpm_rom0:inst\"" {  } { { "cpu.bdf" "inst" { Schematic "B:/study/labs8/MSIPU/Coursework/KP/cpu.bdf" { { 40 408 592 136 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_rom lpm_rom0:inst\|lpm_rom:lpm_rom_component " "Info: Elaborating entity \"lpm_rom\" for hierarchy \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom0.v" "lpm_rom_component" { Text "B:/study/labs8/MSIPU/Coursework/KP/lpm_rom0.v" 58 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_rom0:inst\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom0.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/lpm_rom0.v" 58 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_rom0:inst\|lpm_rom:lpm_rom_component " "Info: Instantiated megafunction \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family ACEX1K " "Info: Parameter \"intended_device_family\" = \"ACEX1K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control REGISTERED " "Info: Parameter \"lpm_address_control\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_file test.mif " "Info: Parameter \"lpm_file\" = \"test.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata REGISTERED " "Info: Parameter \"lpm_outdata\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ROM " "Info: Parameter \"lpm_type\" = \"LPM_ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Info: Parameter \"lpm_width\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 4 " "Info: Parameter \"lpm_widthad\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_rom0.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/lpm_rom0.v" 58 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom " "Info: Elaborating entity \"altrom\" for hierarchy \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom lpm_rom0:inst\|lpm_rom:lpm_rom_component " "Info: Elaborated megafunction instantiation \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\", which is child of megafunction instantiation \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "lpm_rom0.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/lpm_rom0.v" 58 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst1 " "Info: Elaborating entity \"control\" for hierarchy \"control:inst1\"" {  } { { "cpu.bdf" "inst1" { Schematic "B:/study/labs8/MSIPU/Coursework/KP/cpu.bdf" { { 24 152 312 152 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 control.v(12) " "Warning (10230): Verilog HDL assignment warning at control.v(12): truncated value with size 16 to match size of target (8)" {  } { { "control.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/control.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 control.v(13) " "Warning (10230): Verilog HDL assignment warning at control.v(13): truncated value with size 32 to match size of target (8)" {  } { { "control.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/control.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst12 " "Info: Elaborating entity \"alu\" for hierarchy \"alu:inst12\"" {  } { { "cpu.bdf" "inst12" { Schematic "B:/study/labs8/MSIPU/Coursework/KP/cpu.bdf" { { 184 360 536 312 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(6) " "Warning (10270): Verilog HDL Case Statement warning at alu.v(6): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(14) " "Warning (10270): Verilog HDL Case Statement warning at alu.v(14): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 9 alu.v(23) " "Warning (10230): Verilog HDL assignment warning at alu.v(23): truncated value with size 33 to match size of target (9)" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 9 alu.v(24) " "Warning (10230): Verilog HDL assignment warning at alu.v(24): truncated value with size 33 to match size of target (9)" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(22) " "Warning (10270): Verilog HDL Case Statement warning at alu.v(22): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 22 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cl alu.v(6) " "Warning (10240): Verilog HDL Always Construct warning at alu.v(6): inferring latch(es) for variable \"cl\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d_bus alu.v(6) " "Warning (10240): Verilog HDL Always Construct warning at alu.v(6): inferring latch(es) for variable \"d_bus\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_bus\[0\] alu.v(14) " "Info (10041): Inferred latch for \"d_bus\[0\]\" at alu.v(14)" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_bus\[1\] alu.v(14) " "Info (10041): Inferred latch for \"d_bus\[1\]\" at alu.v(14)" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_bus\[2\] alu.v(14) " "Info (10041): Inferred latch for \"d_bus\[2\]\" at alu.v(14)" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_bus\[3\] alu.v(14) " "Info (10041): Inferred latch for \"d_bus\[3\]\" at alu.v(14)" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_bus\[4\] alu.v(14) " "Info (10041): Inferred latch for \"d_bus\[4\]\" at alu.v(14)" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_bus\[5\] alu.v(14) " "Info (10041): Inferred latch for \"d_bus\[5\]\" at alu.v(14)" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_bus\[6\] alu.v(14) " "Info (10041): Inferred latch for \"d_bus\[6\]\" at alu.v(14)" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d_bus\[7\] alu.v(14) " "Info (10041): Inferred latch for \"d_bus\[7\]\" at alu.v(14)" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cl alu.v(14) " "Info (10041): Inferred latch for \"cl\" at alu.v(14)" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq0 lpm_ram_dq0:inst15 " "Info: Elaborating entity \"lpm_ram_dq0\" for hierarchy \"lpm_ram_dq0:inst15\"" {  } { { "cpu.bdf" "inst15" { Schematic "B:/study/labs8/MSIPU/Coursework/KP/cpu.bdf" { { 344 16 192 472 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ram_dq lpm_ram_dq0:inst15\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborating entity \"lpm_ram_dq\" for hierarchy \"lpm_ram_dq0:inst15\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "lpm_ram_dq0.v" "lpm_ram_dq_component" { Text "B:/study/labs8/MSIPU/Coursework/KP/lpm_ram_dq0.v" 61 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_ram_dq0:inst15\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborated megafunction instantiation \"lpm_ram_dq0:inst15\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "lpm_ram_dq0.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/lpm_ram_dq0.v" 61 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_ram_dq0:inst15\|lpm_ram_dq:lpm_ram_dq_component " "Info: Instantiated megafunction \"lpm_ram_dq0:inst15\|lpm_ram_dq:lpm_ram_dq_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family ACEX1K " "Info: Parameter \"intended_device_family\" = \"ACEX1K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_address_control REGISTERED " "Info: Parameter \"lpm_address_control\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_indata REGISTERED " "Info: Parameter \"lpm_indata\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_outdata UNREGISTERED " "Info: Parameter \"lpm_outdata\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_RAM_DQ " "Info: Parameter \"lpm_type\" = \"LPM_RAM_DQ\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthad 4 " "Info: Parameter \"lpm_widthad\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "lpm_ram_dq0.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/lpm_ram_dq0.v" 61 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram lpm_ram_dq0:inst15\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"lpm_ram_dq0:inst15\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\"" {  } { { "lpm_ram_dq.tdf" "sram" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_ram_dq0:inst15\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram lpm_ram_dq0:inst15\|lpm_ram_dq:lpm_ram_dq_component " "Info: Elaborated megafunction instantiation \"lpm_ram_dq0:inst15\|lpm_ram_dq:lpm_ram_dq_component\|altram:sram\", which is child of megafunction instantiation \"lpm_ram_dq0:inst15\|lpm_ram_dq:lpm_ram_dq_component\"" {  } { { "lpm_ram_dq.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_ram_dq.tdf" 75 6 0 } } { "lpm_ram_dq0.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/lpm_ram_dq0.v" 61 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "blok_ron blok_ron:inst2 " "Info: Elaborating entity \"blok_ron\" for hierarchy \"blok_ron:inst2\"" {  } { { "cpu.bdf" "inst2" { Schematic "B:/study/labs8/MSIPU/Coursework/KP/cpu.bdf" { { 200 16 176 328 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address lpm_ram_dq_component 8 4 " "Warning (12020): Port \"address\" on the entity instantiation of \"lpm_ram_dq_component\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "lpm_ram_dq0.v" "lpm_ram_dq_component" { Text "B:/study/labs8/MSIPU/Coursework/KP/lpm_ram_dq0.v" 61 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "address lpm_rom_component 8 4 " "Warning (12020): Port \"address\" on the entity instantiation of \"lpm_rom_component\" is connected to a signal of width 8. The formal width of the signal in the module is 4.  The extra bits will be ignored." {  } { { "lpm_rom0.v" "lpm_rom_component" { Text "B:/study/labs8/MSIPU/Coursework/KP/lpm_rom0.v" 58 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "" 0 0}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "2 " "Info: Found 2 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "blok_ron:inst2\|ron__dual " "Info: RAM logic \"blok_ron:inst2\|ron__dual\" is uninferred due to inappropriate RAM size" {  } { { "blok_ron.v" "ron__dual" { Text "B:/study/labs8/MSIPU/Coursework/KP/blok_ron.v" 8 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 0} { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "blok_ron:inst2\|ron " "Info: RAM logic \"blok_ron:inst2\|ron\" is uninferred due to inappropriate RAM size" {  } { { "blok_ron.v" "ron" { Text "B:/study/labs8/MSIPU/Coursework/KP/blok_ron.v" 8 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "control:inst1\|q_pc\[0\]~8 8 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=8) from the following logic: \"control:inst1\|q_pc\[0\]~8\"" {  } { { "control.v" "q_pc\[0\]~8" { Text "B:/study/labs8/MSIPU/Coursework/KP/control.v" 11 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Info: Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst12\|Add0 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst12\|Add0\"" {  } { { "alu.v" "Add0" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 8 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst12\|Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst12\|Add1\"" {  } { { "alu.v" "Add1" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 9 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst12\|Add2 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst12\|Add2\"" {  } { { "alu.v" "Add2" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 16 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst12\|Add3 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst12\|Add3\"" {  } { { "alu.v" "Add3" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 17 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst12\|Add4 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst12\|Add4\"" {  } { { "alu.v" "Add4" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 23 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0} { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "alu:inst12\|Add5 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"alu:inst12\|Add5\"" {  } { { "alu.v" "Add5" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 24 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "control:inst1\|lpm_counter:q_pc_rtl_0 " "Info: Elaborated megafunction instantiation \"control:inst1\|lpm_counter:q_pc_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control:inst1\|lpm_counter:q_pc_rtl_0 " "Info: Instantiated megafunction \"control:inst1\|lpm_counter:q_pc_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "control:inst1\|lpm_counter:q_pc_rtl_0\|alt_counter_f10ke:wysi_counter control:inst1\|lpm_counter:q_pc_rtl_0 " "Info: Elaborated megafunction instantiation \"control:inst1\|lpm_counter:q_pc_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"control:inst1\|lpm_counter:q_pc_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_counter.tdf" 432 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst12\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add0\"" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 8 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst12\|lpm_add_sub:Add0 " "Info: Instantiated megafunction \"alu:inst12\|lpm_add_sub:Add0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 8 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst12\|lpm_add_sub:Add0\|addcore:adder alu:inst12\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\", which is child of megafunction instantiation \"alu:inst12\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 8 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node alu:inst12\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"alu:inst12\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 8 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node alu:inst12\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"alu:inst12\|lpm_add_sub:Add0\"" {  } { { "addcore.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 8 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst12\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs alu:inst12\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add0\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"alu:inst12\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 8 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst12\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs alu:inst12\|lpm_add_sub:Add0 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add0\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"alu:inst12\|lpm_add_sub:Add0\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 8 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst12\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\"" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst12\|lpm_add_sub:Add1 " "Info: Instantiated megafunction \"alu:inst12\|lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Info: Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 9 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst12\|lpm_add_sub:Add1\|addcore:adder alu:inst12\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\|addcore:adder\", which is child of megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst12\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node alu:inst12\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst12\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node alu:inst12\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst12\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs alu:inst12\|lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"alu:inst12\|lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 9 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst12\|lpm_add_sub:Add4 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add4\"" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 23 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst12\|lpm_add_sub:Add4 " "Info: Instantiated megafunction \"alu:inst12\|lpm_add_sub:Add4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 23 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst12\|lpm_add_sub:Add5 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add5\"" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 24 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "alu:inst12\|lpm_add_sub:Add5 " "Info: Instantiated megafunction \"alu:inst12\|lpm_add_sub:Add5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 24 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "alu:inst12\|lpm_add_sub:Add5\|addcore:adder alu:inst12\|lpm_add_sub:Add5 " "Info: Elaborated megafunction instantiation \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\", which is child of megafunction instantiation \"alu:inst12\|lpm_add_sub:Add5\"" {  } { { "lpm_add_sub.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 24 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Warning: Always-enabled tri-state buffer(s) removed" { { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[15\] k\[15\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[15\]\" to the node \"k\[15\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[13\] k\[13\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[13\]\" to the node \"k\[13\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[14\] k\[14\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[14\]\" to the node \"k\[14\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[12\] k\[12\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[12\]\" to the node \"k\[12\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[11\] k\[11\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[11\]\" to the node \"k\[11\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[10\] k\[10\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[10\]\" to the node \"k\[10\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[9\] k\[9\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[9\]\" to the node \"k\[9\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[8\] k\[8\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[8\]\" to the node \"k\[8\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[7\] k\[7\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[7\]\" to the node \"k\[7\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[6\] k\[6\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[6\]\" to the node \"k\[6\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[5\] k\[5\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[5\]\" to the node \"k\[5\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[4\] k\[4\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[4\]\" to the node \"k\[4\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[3\] k\[3\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[3\]\" to the node \"k\[3\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[2\] k\[2\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[2\]\" to the node \"k\[2\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[1\] k\[1\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[1\]\" to the node \"k\[1\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0} { "Warning" "WOPT_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[0\] k\[0\] " "Warning: Converted the fanout from the always-enabled tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[0\]\" to the node \"k\[0\]\" into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 0}  } {  } 0 0 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[15\] alu:inst12\|cl " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[15\]\" to the node \"alu:inst12\|cl\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[13\] sync_wr:inst3\|wreg " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[13\]\" to the node \"sync_wr:inst3\|wreg\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[14\] sync_wr:inst3\|wreg " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[14\]\" to the node \"sync_wr:inst3\|wreg\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[12\] alu:inst12\|Equal0 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[12\]\" to the node \"alu:inst12\|Equal0\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[11\] control:inst1\|Equal1 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[11\]\" to the node \"control:inst1\|Equal1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[10\] control:inst1\|Equal1 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[10\]\" to the node \"control:inst1\|Equal1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[9\] control:inst1\|Equal1 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[9\]\" to the node \"control:inst1\|Equal1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[8\] control:inst1\|Equal1 " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[8\]\" to the node \"control:inst1\|Equal1\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[7\] alu:inst12\|concat " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[7\]\" to the node \"alu:inst12\|concat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[6\] alu:inst12\|concat " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[6\]\" to the node \"alu:inst12\|concat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[5\] alu:inst12\|concat " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[5\]\" to the node \"alu:inst12\|concat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[4\] alu:inst12\|concat " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[4\]\" to the node \"alu:inst12\|concat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[3\] alu:inst12\|concat " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[3\]\" to the node \"alu:inst12\|concat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[2\] alu:inst12\|concat " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[2\]\" to the node \"alu:inst12\|concat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[1\] alu:inst12\|concat " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[1\]\" to the node \"alu:inst12\|concat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[0\] alu:inst12\|concat " "Warning: Converted the fan-out from the tri-state buffer \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|otri\[0\]\" to the node \"alu:inst12\|concat\" into an OR gate" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 0}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|d_bus\[7\] " "Warning: Latch alu:inst12\|d_bus\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|d_bus\[6\] " "Warning: Latch alu:inst12\|d_bus\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|d_bus\[5\] " "Warning: Latch alu:inst12\|d_bus\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|d_bus\[4\] " "Warning: Latch alu:inst12\|d_bus\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|d_bus\[3\] " "Warning: Latch alu:inst12\|d_bus\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|d_bus\[2\] " "Warning: Latch alu:inst12\|d_bus\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|d_bus\[1\] " "Warning: Latch alu:inst12\|d_bus\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|d_bus\[0\] " "Warning: Latch alu:inst12\|d_bus\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "alu:inst12\|cl " "Warning: Latch alu:inst12\|cl has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Warning: Ports D and ENA on the latch are fed by the same signal lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 5 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WFTM_IGNORED_UNIMPLEMENTABLE_CARRY" "14 " "Warning: Ignored 14 CARRY_SUM primitives" { { "Warning" "WFTM_CARRY_MERGE_FANOUT_HDR" "14 " "Warning: Ignored 14 CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" { { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~74 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~74\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~78 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~78\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~82 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~82\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~86 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~86\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~90 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~90\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~94 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~94\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~98 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~98\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~102 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~102\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~106 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~106\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~110 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~110\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~114 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~114\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~118 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~118\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~57 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~57\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~60 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~60\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~63 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~63\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~66 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~66\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~69 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~69\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~72 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~72\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~75 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~75\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~78 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~78\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~81 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~81\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~84 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~84\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~122 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~122\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~126 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add0\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~126\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~87 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~87\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~90 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~90\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\] " "Warning: Can't place logic fed by CARRY_SUM primitive \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~93 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~93\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0} { "Warning" "WFTM_NODE_NAME" "LUT alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~96 " "Warning: Node \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~96\" of type LUT" {  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Node \"%2!s!\" of type %1!s!" 0 0 "" 0 0}  } { { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" 0 0 "" 0 0}  } {  } 0 0 "Ignored %1!d! CARRY_SUM primitives" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~98 " "Info (17048): Logic cell \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~98\"" {  } { { "a_csnbuffer.tdf" "cs_buffer\[0\]~98" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0} { "Info" "ISCL_SCL_CELL_NAME" "alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~100 " "Info (17048): Logic cell \"alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~100\"" {  } { { "a_csnbuffer.tdf" "cs_buffer\[0\]~100" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "381 " "Info: Implemented 381 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Info: Implemented 53 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "303 " "Info: Implemented 303 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Info: Implemented 24 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "224 " "Info: Peak virtual memory: 224 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 25 12:47:26 2024 " "Info: Processing ended: Mon Mar 25 12:47:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 12:47:27 2024 " "Info: Processing started: Mon Mar 25 12:47:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off KP_8 -c KP_8 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off KP_8 -c KP_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "KP_8 EP1K10TC100-1 " "Info: Automatically selected device EP1K10TC100-1 for design KP_8" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "SignalProbe " "Warning: Feature SignalProbe is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 0} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 0}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 0}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 0}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Mon Mar 25 2024 12:47:27 " "Info: Started fitting attempt 1 on Mon Mar 25 2024 at 12:47:27" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "227 " "Info: Peak virtual memory: 227 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 25 12:47:30 2024 " "Info: Processing ended: Mon Mar 25 12:47:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 12:47:31 2024 " "Info: Processing started: Mon Mar 25 12:47:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off KP_8 -c KP_8 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off KP_8 -c KP_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 25 12:47:31 2024 " "Info: Processing ended: Mon Mar 25 12:47:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 12:47:32 2024 " "Info: Processing started: Mon Mar 25 12:47:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off KP_8 -c KP_8 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off KP_8 -c KP_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|cl " "Warning: Node \"alu:inst12\|cl\" is a latch" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 5 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|d_bus\[7\] " "Warning: Node \"alu:inst12\|d_bus\[7\]\" is a latch" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|d_bus\[6\] " "Warning: Node \"alu:inst12\|d_bus\[6\]\" is a latch" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|d_bus\[5\] " "Warning: Node \"alu:inst12\|d_bus\[5\]\" is a latch" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|d_bus\[4\] " "Warning: Node \"alu:inst12\|d_bus\[4\]\" is a latch" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|d_bus\[3\] " "Warning: Node \"alu:inst12\|d_bus\[3\]\" is a latch" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|d_bus\[2\] " "Warning: Node \"alu:inst12\|d_bus\[2\]\" is a latch" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|d_bus\[1\] " "Warning: Node \"alu:inst12\|d_bus\[1\]\" is a latch" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst12\|d_bus\[0\] " "Warning: Node \"alu:inst12\|d_bus\[0\]\" is a latch" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cpu.bdf" "" { Schematic "B:/study/labs8/MSIPU/Coursework/KP/cpu.bdf" { { 176 16 184 192 "clk" "" } { 40 -72 -32 56 "clk" "" } { 40 128 153 56 "clk" "" } { 216 -16 16 232 "clk" "" } { 392 -40 16 408 "clk" "" } { 88 312 336 104 "clk" "" } { 72 384 408 88 "clk" "" } } } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "11 " "Warning: Found 11 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "alu:inst12\|cl~1458 " "Info: Detected gated clock \"alu:inst12\|cl~1458\" as buffer" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|cl~1458" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "alu:inst12\|cl~1457 " "Info: Detected gated clock \"alu:inst12\|cl~1457\" as buffer" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|cl~1457" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "alu:inst12\|d_bus\[7\]~9614 " "Info: Detected gated clock \"alu:inst12\|d_bus\[7\]~9614\" as buffer" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|d_bus\[7\]~9614" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "alu:inst12\|d_bus\[7\]~9615 " "Info: Detected gated clock \"alu:inst12\|d_bus\[7\]~9615\" as buffer" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "alu:inst12\|d_bus\[7\]~9615" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\] " "Info: Detected ripple clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\] " "Info: Detected ripple clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\] " "Info: Detected ripple clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\] " "Info: Detected ripple clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\] " "Info: Detected ripple clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] " "Info: Detected ripple clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] " "Info: Detected ripple clock \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register blok_ron:inst2\|ron__dual~44 register alu:inst12\|cl 31.65 MHz 31.6 ns Internal " "Info: Clock \"clk\" has Internal fmax of 31.65 MHz between source register \"blok_ron:inst2\|ron__dual~44\" and destination register \"alu:inst12\|cl\" (period= 31.6 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.800 ns + Longest register register " "Info: + Longest register to register delay is 16.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns blok_ron:inst2\|ron__dual~44 1 REG LC3_B20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC3_B20; Fanout = 3; REG Node = 'blok_ron:inst2\|ron__dual~44'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { blok_ron:inst2|ron__dual~44 } "NODE_NAME" } } { "blok_ron.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/blok_ron.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 1.100 ns blok_ron:inst2\|ron~1310 2 COMB LC8_B20 1 " "Info: 2: + IC(0.100 ns) + CELL(1.000 ns) = 1.100 ns; Loc. = LC8_B20; Fanout = 1; COMB Node = 'blok_ron:inst2\|ron~1310'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { blok_ron:inst2|ron__dual~44 blok_ron:inst2|ron~1310 } "NODE_NAME" } } { "blok_ron.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/blok_ron.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 2.200 ns blok_ron:inst2\|ron~1311 3 COMB LC1_B20 21 " "Info: 3: + IC(0.100 ns) + CELL(1.000 ns) = 2.200 ns; Loc. = LC1_B20; Fanout = 21; COMB Node = 'blok_ron:inst2\|ron~1311'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { blok_ron:inst2|ron~1310 blok_ron:inst2|ron~1311 } "NODE_NAME" } } { "blok_ron.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/blok_ron.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.800 ns) 3.500 ns alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~100 4 COMB LC3_B19 2 " "Info: 4: + IC(0.500 ns) + CELL(0.800 ns) = 3.500 ns; Loc. = LC3_B19; Fanout = 2; COMB Node = 'alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~100'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { blok_ron:inst2|ron~1311 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 4.400 ns alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~96 5 COMB LC2_B19 2 " "Info: 5: + IC(0.100 ns) + CELL(0.800 ns) = 4.400 ns; Loc. = LC2_B19; Fanout = 2; COMB Node = 'alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~96'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~96 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 5.300 ns alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~90 6 COMB LC7_B19 2 " "Info: 6: + IC(0.100 ns) + CELL(0.800 ns) = 5.300 ns; Loc. = LC7_B19; Fanout = 2; COMB Node = 'alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~90'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~96 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~90 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 6.200 ns alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~84 7 COMB LC8_B19 2 " "Info: 7: + IC(0.100 ns) + CELL(0.800 ns) = 6.200 ns; Loc. = LC8_B19; Fanout = 2; COMB Node = 'alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~84'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~90 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~84 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 7.100 ns alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~78 8 COMB LC5_B19 2 " "Info: 8: + IC(0.100 ns) + CELL(0.800 ns) = 7.100 ns; Loc. = LC5_B19; Fanout = 2; COMB Node = 'alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~78'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~84 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~78 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 8.000 ns alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~72 9 COMB LC1_B19 2 " "Info: 9: + IC(0.100 ns) + CELL(0.800 ns) = 8.000 ns; Loc. = LC1_B19; Fanout = 2; COMB Node = 'alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~72'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~78 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~72 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.800 ns) 10.000 ns alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~66 10 COMB LC8_B5 2 " "Info: 10: + IC(1.200 ns) + CELL(0.800 ns) = 10.000 ns; Loc. = LC8_B5; Fanout = 2; COMB Node = 'alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]~66'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~72 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~66 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 10.900 ns alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~60 11 COMB LC6_B5 1 " "Info: 11: + IC(0.100 ns) + CELL(0.800 ns) = 10.900 ns; Loc. = LC6_B5; Fanout = 1; COMB Node = 'alu:inst12\|lpm_add_sub:Add5\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[7\]~60'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~66 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~60 } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 11.800 ns alu:inst12\|cl~1450 12 COMB LC5_B5 1 " "Info: 12: + IC(0.100 ns) + CELL(0.800 ns) = 11.800 ns; Loc. = LC5_B5; Fanout = 1; COMB Node = 'alu:inst12\|cl~1450'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~60 alu:inst12|cl~1450 } "NODE_NAME" } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.000 ns) 13.300 ns alu:inst12\|cl~1451 13 COMB LC2_B4 1 " "Info: 13: + IC(0.500 ns) + CELL(1.000 ns) = 13.300 ns; Loc. = LC2_B4; Fanout = 1; COMB Node = 'alu:inst12\|cl~1451'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { alu:inst12|cl~1450 alu:inst12|cl~1451 } "NODE_NAME" } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.100 ns) 14.500 ns alu:inst12\|cl~1454 14 COMB LC3_B4 1 " "Info: 14: + IC(0.100 ns) + CELL(1.100 ns) = 14.500 ns; Loc. = LC3_B4; Fanout = 1; COMB Node = 'alu:inst12\|cl~1454'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { alu:inst12|cl~1451 alu:inst12|cl~1454 } "NODE_NAME" } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.100 ns) 15.700 ns alu:inst12\|cl~1456 15 COMB LC4_B4 1 " "Info: 15: + IC(0.100 ns) + CELL(1.100 ns) = 15.700 ns; Loc. = LC4_B4; Fanout = 1; COMB Node = 'alu:inst12\|cl~1456'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { alu:inst12|cl~1454 alu:inst12|cl~1456 } "NODE_NAME" } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 16.800 ns alu:inst12\|cl 16 REG LC8_B4 1 " "Info: 16: + IC(0.100 ns) + CELL(1.000 ns) = 16.800 ns; Loc. = LC8_B4; Fanout = 1; REG Node = 'alu:inst12\|cl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { alu:inst12|cl~1456 alu:inst12|cl } "NODE_NAME" } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "13.400 ns ( 79.76 % ) " "Info: Total cell delay = 13.400 ns ( 79.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.400 ns ( 20.24 % ) " "Info: Total interconnect delay = 3.400 ns ( 20.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.800 ns" { blok_ron:inst2|ron__dual~44 blok_ron:inst2|ron~1310 blok_ron:inst2|ron~1311 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~96 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~90 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~84 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~78 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~72 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~66 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~60 alu:inst12|cl~1450 alu:inst12|cl~1451 alu:inst12|cl~1454 alu:inst12|cl~1456 alu:inst12|cl } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.800 ns" { blok_ron:inst2|ron__dual~44 {} blok_ron:inst2|ron~1310 {} blok_ron:inst2|ron~1311 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~96 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~90 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~84 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~78 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~72 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~66 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~60 {} alu:inst12|cl~1450 {} alu:inst12|cl~1451 {} alu:inst12|cl~1454 {} alu:inst12|cl~1456 {} alu:inst12|cl {} } { 0.000ns 0.100ns 0.100ns 0.500ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 1.200ns 0.100ns 0.100ns 0.500ns 0.100ns 0.100ns 0.100ns } { 0.000ns 1.000ns 1.000ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 1.000ns 1.100ns 1.100ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.200 ns - Smallest " "Info: - Smallest clock skew is 3.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.700 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 4.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_39 211 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_39; Fanout = 211; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "B:/study/labs8/MSIPU/Coursework/KP/cpu.bdf" { { 176 16 184 192 "clk" "" } { 40 -72 -32 56 "clk" "" } { 40 128 153 56 "clk" "" } { 216 -16 16 232 "clk" "" } { 392 -40 16 408 "clk" "" } { 88 312 336 104 "clk" "" } { 72 384 408 88 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.800 ns) 2.300 ns lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] 2 MEM EC5_C 19 " "Info: 2: + IC(0.200 ns) + CELL(0.800 ns) = 2.300 ns; Loc. = EC5_C; Fanout = 19; MEM Node = 'lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { clk lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.800 ns) 3.800 ns alu:inst12\|cl~1458 3 COMB LC6_B4 1 " "Info: 3: + IC(0.700 ns) + CELL(0.800 ns) = 3.800 ns; Loc. = LC6_B4; Fanout = 1; COMB Node = 'alu:inst12\|cl~1458'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] alu:inst12|cl~1458 } "NODE_NAME" } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 4.700 ns alu:inst12\|cl 4 REG LC8_B4 1 " "Info: 4: + IC(0.100 ns) + CELL(0.800 ns) = 4.700 ns; Loc. = LC8_B4; Fanout = 1; REG Node = 'alu:inst12\|cl'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { alu:inst12|cl~1458 alu:inst12|cl } "NODE_NAME" } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.700 ns ( 78.72 % ) " "Info: Total cell delay = 3.700 ns ( 78.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 21.28 % ) " "Info: Total interconnect delay = 1.000 ns ( 21.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { clk lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] alu:inst12|cl~1458 alu:inst12|cl } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.700 ns" { clk {} clk~out {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} alu:inst12|cl~1458 {} alu:inst12|cl {} } { 0.000ns 0.000ns 0.200ns 0.700ns 0.100ns } { 0.000ns 1.300ns 0.800ns 0.800ns 0.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.500 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_39 211 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_39; Fanout = 211; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "B:/study/labs8/MSIPU/Coursework/KP/cpu.bdf" { { 176 16 184 192 "clk" "" } { 40 -72 -32 56 "clk" "" } { 40 128 153 56 "clk" "" } { 216 -16 16 232 "clk" "" } { 392 -40 16 408 "clk" "" } { 88 312 336 104 "clk" "" } { 72 384 408 88 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns blok_ron:inst2\|ron__dual~44 2 REG LC3_B20 3 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC3_B20; Fanout = 3; REG Node = 'blok_ron:inst2\|ron__dual~44'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk blok_ron:inst2|ron__dual~44 } "NODE_NAME" } } { "blok_ron.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/blok_ron.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk blok_ron:inst2|ron__dual~44 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} blok_ron:inst2|ron__dual~44 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { clk lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] alu:inst12|cl~1458 alu:inst12|cl } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.700 ns" { clk {} clk~out {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} alu:inst12|cl~1458 {} alu:inst12|cl {} } { 0.000ns 0.000ns 0.200ns 0.700ns 0.100ns } { 0.000ns 1.300ns 0.800ns 0.800ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk blok_ron:inst2|ron__dual~44 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} blok_ron:inst2|ron__dual~44 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "blok_ron.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/blok_ron.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.900 ns + " "Info: + Micro setup delay of destination is 1.900 ns" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 5 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "blok_ron.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/blok_ron.v" 8 -1 0 } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 5 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.800 ns" { blok_ron:inst2|ron__dual~44 blok_ron:inst2|ron~1310 blok_ron:inst2|ron~1311 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~96 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~90 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~84 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~78 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~72 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~66 alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~60 alu:inst12|cl~1450 alu:inst12|cl~1451 alu:inst12|cl~1454 alu:inst12|cl~1456 alu:inst12|cl } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.800 ns" { blok_ron:inst2|ron__dual~44 {} blok_ron:inst2|ron~1310 {} blok_ron:inst2|ron~1311 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~100 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~96 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~90 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~84 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~78 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~72 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[6]~66 {} alu:inst12|lpm_add_sub:Add5|addcore:adder|a_csnbuffer:result_node|cs_buffer[7]~60 {} alu:inst12|cl~1450 {} alu:inst12|cl~1451 {} alu:inst12|cl~1454 {} alu:inst12|cl~1456 {} alu:inst12|cl {} } { 0.000ns 0.100ns 0.100ns 0.500ns 0.100ns 0.100ns 0.100ns 0.100ns 0.100ns 1.200ns 0.100ns 0.100ns 0.500ns 0.100ns 0.100ns 0.100ns } { 0.000ns 1.000ns 1.000ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 0.800ns 1.000ns 1.100ns 1.100ns 1.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { clk lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] alu:inst12|cl~1458 alu:inst12|cl } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.700 ns" { clk {} clk~out {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} alu:inst12|cl~1458 {} alu:inst12|cl {} } { 0.000ns 0.000ns 0.200ns 0.700ns 0.100ns } { 0.000ns 1.300ns 0.800ns 0.800ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk blok_ron:inst2|ron__dual~44 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} blok_ron:inst2|ron__dual~44 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 140 " "Warning: Circuit may not operate. Detected 140 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] alu:inst12\|d_bus\[7\] clk 3.6 ns " "Info: Found hold time violation between source  pin or register \"lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]\" and destination pin or register \"alu:inst12\|d_bus\[7\]\" for clock \"clk\" (Hold time is 3.6 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "7.000 ns + Largest " "Info: + Largest clock skew is 7.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.500 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_39 211 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_39; Fanout = 211; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "B:/study/labs8/MSIPU/Coursework/KP/cpu.bdf" { { 176 16 184 192 "clk" "" } { 40 -72 -32 56 "clk" "" } { 40 128 153 56 "clk" "" } { 216 -16 16 232 "clk" "" } { 392 -40 16 408 "clk" "" } { 88 312 336 104 "clk" "" } { 72 384 408 88 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.800 ns) 2.300 ns lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\] 2 MEM EC9_C 29 " "Info: 2: + IC(0.200 ns) + CELL(0.800 ns) = 2.300 ns; Loc. = EC9_C; Fanout = 29; MEM Node = 'lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { clk lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[12] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(1.100 ns) 6.100 ns alu:inst12\|d_bus\[7\]~9614 3 COMB LC1_B6 1 " "Info: 3: + IC(2.700 ns) + CELL(1.100 ns) = 6.100 ns; Loc. = LC1_B6; Fanout = 1; COMB Node = 'alu:inst12\|d_bus\[7\]~9614'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[12] alu:inst12|d_bus[7]~9614 } "NODE_NAME" } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 7.200 ns alu:inst12\|d_bus\[7\]~9615 4 COMB LC2_B6 8 " "Info: 4: + IC(0.100 ns) + CELL(1.000 ns) = 7.200 ns; Loc. = LC2_B6; Fanout = 8; COMB Node = 'alu:inst12\|d_bus\[7\]~9615'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { alu:inst12|d_bus[7]~9614 alu:inst12|d_bus[7]~9615 } "NODE_NAME" } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.800 ns) 8.500 ns alu:inst12\|d_bus\[7\] 5 REG LC2_B1 8 " "Info: 5: + IC(0.500 ns) + CELL(0.800 ns) = 8.500 ns; Loc. = LC2_B1; Fanout = 8; REG Node = 'alu:inst12\|d_bus\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { alu:inst12|d_bus[7]~9615 alu:inst12|d_bus[7] } "NODE_NAME" } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.000 ns ( 58.82 % ) " "Info: Total cell delay = 5.000 ns ( 58.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.500 ns ( 41.18 % ) " "Info: Total interconnect delay = 3.500 ns ( 41.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { clk lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[12] alu:inst12|d_bus[7]~9614 alu:inst12|d_bus[7]~9615 alu:inst12|d_bus[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { clk {} clk~out {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[12] {} alu:inst12|d_bus[7]~9614 {} alu:inst12|d_bus[7]~9615 {} alu:inst12|d_bus[7] {} } { 0.000ns 0.000ns 0.200ns 2.700ns 0.100ns 0.500ns } { 0.000ns 1.300ns 0.800ns 1.100ns 1.000ns 0.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.500 ns - Shortest memory " "Info: - Shortest clock path from clock \"clk\" to source memory is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_39 211 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_39; Fanout = 211; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "B:/study/labs8/MSIPU/Coursework/KP/cpu.bdf" { { 176 16 184 192 "clk" "" } { 40 -72 -32 56 "clk" "" } { 40 128 153 56 "clk" "" } { 216 -16 16 232 "clk" "" } { 392 -40 16 408 "clk" "" } { 88 312 336 104 "clk" "" } { 72 384 408 88 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] 2 MEM EC5_C 19 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = EC5_C; Fanout = 19; MEM Node = 'lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { clk lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[12] alu:inst12|d_bus[7]~9614 alu:inst12|d_bus[7]~9615 alu:inst12|d_bus[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { clk {} clk~out {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[12] {} alu:inst12|d_bus[7]~9614 {} alu:inst12|d_bus[7]~9615 {} alu:inst12|d_bus[7] {} } { 0.000ns 0.000ns 0.200ns 2.700ns 0.100ns 0.500ns } { 0.000ns 1.300ns 0.800ns 1.100ns 1.000ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns - " "Info: - Micro clock to output delay of source is 0.300 ns" {  } { { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.100 ns - Shortest memory register " "Info: - Shortest memory to register delay is 3.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\] 1 MEM EC5_C 19 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = EC5_C; Fanout = 19; MEM Node = 'lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(1.000 ns) 2.000 ns alu:inst12\|d_bus\[7\]~9613 2 COMB LC7_B1 1 " "Info: 2: + IC(0.500 ns) + CELL(1.000 ns) = 2.000 ns; Loc. = LC7_B1; Fanout = 1; COMB Node = 'alu:inst12\|d_bus\[7\]~9613'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] alu:inst12|d_bus[7]~9613 } "NODE_NAME" } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 3.100 ns alu:inst12\|d_bus\[7\] 3 REG LC2_B1 8 " "Info: 3: + IC(0.100 ns) + CELL(1.000 ns) = 3.100 ns; Loc. = LC2_B1; Fanout = 8; REG Node = 'alu:inst12\|d_bus\[7\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { alu:inst12|d_bus[7]~9613 alu:inst12|d_bus[7] } "NODE_NAME" } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.500 ns ( 80.65 % ) " "Info: Total cell delay = 2.500 ns ( 80.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.600 ns ( 19.35 % ) " "Info: Total interconnect delay = 0.600 ns ( 19.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] alu:inst12|d_bus[7]~9613 alu:inst12|d_bus[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} alu:inst12|d_bus[7]~9613 {} alu:inst12|d_bus[7] {} } { 0.000ns 0.500ns 0.100ns } { 0.500ns 1.000ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.500 ns" { clk lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[12] alu:inst12|d_bus[7]~9614 alu:inst12|d_bus[7]~9615 alu:inst12|d_bus[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.500 ns" { clk {} clk~out {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[12] {} alu:inst12|d_bus[7]~9614 {} alu:inst12|d_bus[7]~9615 {} alu:inst12|d_bus[7] {} } { 0.000ns 0.000ns 0.200ns 2.700ns 0.100ns 0.500ns } { 0.000ns 1.300ns 0.800ns 1.100ns 1.000ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.100 ns" { lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] alu:inst12|d_bus[7]~9613 alu:inst12|d_bus[7] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "3.100 ns" { lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[15] {} alu:inst12|d_bus[7]~9613 {} alu:inst12|d_bus[7] {} } { 0.000ns 0.500ns 0.100ns } { 0.500ns 1.000ns 1.000ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk d_bus\[5\] alu:inst12\|d_bus\[5\] 13.400 ns register " "Info: tco from clock \"clk\" to destination pin \"d_bus\[5\]\" through register \"alu:inst12\|d_bus\[5\]\" is 13.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.700 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_39 211 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_39; Fanout = 211; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "B:/study/labs8/MSIPU/Coursework/KP/cpu.bdf" { { 176 16 184 192 "clk" "" } { 40 -72 -32 56 "clk" "" } { 40 128 153 56 "clk" "" } { 216 -16 16 232 "clk" "" } { 392 -40 16 408 "clk" "" } { 88 312 336 104 "clk" "" } { 72 384 408 88 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.800 ns) 2.300 ns lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\] 2 MEM EC9_C 29 " "Info: 2: + IC(0.200 ns) + CELL(0.800 ns) = 2.300 ns; Loc. = EC9_C; Fanout = 29; MEM Node = 'lpm_rom0:inst\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { clk lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[12] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/81/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(1.100 ns) 6.100 ns alu:inst12\|d_bus\[7\]~9614 3 COMB LC1_B6 1 " "Info: 3: + IC(2.700 ns) + CELL(1.100 ns) = 6.100 ns; Loc. = LC1_B6; Fanout = 1; COMB Node = 'alu:inst12\|d_bus\[7\]~9614'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[12] alu:inst12|d_bus[7]~9614 } "NODE_NAME" } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 7.200 ns alu:inst12\|d_bus\[7\]~9615 4 COMB LC2_B6 8 " "Info: 4: + IC(0.100 ns) + CELL(1.000 ns) = 7.200 ns; Loc. = LC2_B6; Fanout = 8; COMB Node = 'alu:inst12\|d_bus\[7\]~9615'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { alu:inst12|d_bus[7]~9614 alu:inst12|d_bus[7]~9615 } "NODE_NAME" } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.700 ns) + CELL(0.800 ns) 8.700 ns alu:inst12\|d_bus\[5\] 5 REG LC7_B10 7 " "Info: 5: + IC(0.700 ns) + CELL(0.800 ns) = 8.700 ns; Loc. = LC7_B10; Fanout = 7; REG Node = 'alu:inst12\|d_bus\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { alu:inst12|d_bus[7]~9615 alu:inst12|d_bus[5] } "NODE_NAME" } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.000 ns ( 57.47 % ) " "Info: Total cell delay = 5.000 ns ( 57.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.700 ns ( 42.53 % ) " "Info: Total interconnect delay = 3.700 ns ( 42.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { clk lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[12] alu:inst12|d_bus[7]~9614 alu:inst12|d_bus[7]~9615 alu:inst12|d_bus[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.700 ns" { clk {} clk~out {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[12] {} alu:inst12|d_bus[7]~9614 {} alu:inst12|d_bus[7]~9615 {} alu:inst12|d_bus[5] {} } { 0.000ns 0.000ns 0.200ns 2.700ns 0.100ns 0.700ns } { 0.000ns 1.300ns 0.800ns 1.100ns 1.000ns 0.800ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.700 ns + Longest register pin " "Info: + Longest register to pin delay is 4.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns alu:inst12\|d_bus\[5\] 1 REG LC7_B10 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_B10; Fanout = 7; REG Node = 'alu:inst12\|d_bus\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu:inst12|d_bus[5] } "NODE_NAME" } } { "alu.v" "" { Text "B:/study/labs8/MSIPU/Coursework/KP/alu.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.900 ns) + CELL(3.800 ns) 4.700 ns d_bus\[5\] 2 PIN PIN_68 0 " "Info: 2: + IC(0.900 ns) + CELL(3.800 ns) = 4.700 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'd_bus\[5\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { alu:inst12|d_bus[5] d_bus[5] } "NODE_NAME" } } { "cpu.bdf" "" { Schematic "B:/study/labs8/MSIPU/Coursework/KP/cpu.bdf" { { 496 200 376 512 "d_bus\[7..0\]" "" } { 152 -64 576 168 "d_bus\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.800 ns ( 80.85 % ) " "Info: Total cell delay = 3.800 ns ( 80.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.900 ns ( 19.15 % ) " "Info: Total interconnect delay = 0.900 ns ( 19.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { alu:inst12|d_bus[5] d_bus[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.700 ns" { alu:inst12|d_bus[5] {} d_bus[5] {} } { 0.000ns 0.900ns } { 0.000ns 3.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "8.700 ns" { clk lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[12] alu:inst12|d_bus[7]~9614 alu:inst12|d_bus[7]~9615 alu:inst12|d_bus[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "8.700 ns" { clk {} clk~out {} lpm_rom0:inst|lpm_rom:lpm_rom_component|altrom:srom|q[12] {} alu:inst12|d_bus[7]~9614 {} alu:inst12|d_bus[7]~9615 {} alu:inst12|d_bus[5] {} } { 0.000ns 0.000ns 0.200ns 2.700ns 0.100ns 0.700ns } { 0.000ns 1.300ns 0.800ns 1.100ns 1.000ns 0.800ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { alu:inst12|d_bus[5] d_bus[5] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.700 ns" { alu:inst12|d_bus[5] {} d_bus[5] {} } { 0.000ns 0.900ns } { 0.000ns 3.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 25 12:47:33 2024 " "Info: Processing ended: Mon Mar 25 12:47:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 121 s " "Info: Quartus II Full Compilation was successful. 0 errors, 121 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
