Running: C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o C:/Users/kor/Documents/ArbiterTest/Arbiter_TB_isim_beh.exe -prj C:/Users/kor/Documents/ArbiterTest/Arbiter_TB_beh.prj work.Arbiter_TB 
ISim M.81d (signature 0xcb73ee62)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/kor/Documents/ArbiterTest/BlazePackage.vhd" into library work
Parsing VHDL file "C:/Users/kor/Documents/ArbiterTest/Scheduler.vhd" into library work
Parsing VHDL file "C:/Users/kor/Documents/ArbiterTest/RAMBlock.vhd" into library work
Parsing VHDL file "C:/Users/kor/Documents/ArbiterTest/ControlUnit.vhd" into library work
Parsing VHDL file "C:/Users/kor/Documents/ArbiterTest/Arbiter.vhd" into library work
Parsing VHDL file "C:/Users/kor/Documents/ArbiterTest/Arbiter_TB.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 135276 KB
Fuse CPU Usage: 608 ms
Using precompiled package standard from library std
Using precompiled package std_logic_1164 from library ieee
Using precompiled package std_logic_arith from library ieee
Using precompiled package std_logic_unsigned from library ieee
Using precompiled package numeric_std from library ieee
Compiling package router_library
Compiling architecture behavioral of entity ramblock [\RAMBlock(16,4)\]
Compiling architecture behavioral of entity scheduler [\Scheduler(32,4)\]
Compiling architecture behavioral of entity controlunit [\ControlUnit(48,4,16,32)\]
Compiling architecture rtl of entity arbiter [arbiter_default]
Compiling architecture behavior of entity arbiter_tb
Time Resolution for simulation is 1ps.
Waiting for 3 sub-compilation(s) to finish...
Compiled 15 VHDL Units
Built simulation executable C:/Users/kor/Documents/ArbiterTest/Arbiter_TB_isim_beh.exe
Fuse Memory Usage: 144216 KB
Fuse CPU Usage: 812 ms
