set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {CPUrequest.vo CPUrequest_v.sdo}}
	{{"Fast Model"} {CPUrequest_fast.vo CPUrequest_v_fast.sdo}}
}
