Project Information                                       z:\lab17\lab17_5.rpt

MAX+plus II Compiler Report File
Version 9.01 07/30/98
Compiled: 12/02/20 04:05:37

Copyright (C) 1988-1998 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

lab17_5   EPM7032LC44-6    22       10       0      32      25          100%

User Pins:                 22       10       0  



Project Information                                       z:\lab17\lab17_5.rpt

** FILE HIERARCHY **



|74182:1|
|74181:2|
|74181:3|


Device-Specific Information:                              z:\lab17\lab17_5.rpt
lab17_5

***** Logic for device 'lab17_5' compiled without errors.




Device: EPM7032LC44-6

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF



Device-Specific Information:                              z:\lab17\lab17_5.rpt
lab17_5

** ERROR SUMMARY **

Info: Chip 'lab17_5' in device 'EPM7032LC44-6' has less than 10% of logic cells available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
Info: Chip 'lab17_5' in device 'EPM7032LC44-6' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                               
                                               
                                               
                                               
                                               
                       V  G  G  G  A  G  A  A  
              S  S  S  C  N  N  N  3  N  2  1  
              1  2  3  C  D  D  D  N  D  N  N  
            -----------------------------------_ 
          /   6  5  4  3  2  1 44 43 42 41 40   | 
      S0 |  7                                39 | F5N 
       M |  8                                38 | F0N 
      CN |  9                                37 | F7N 
     GND | 10                                36 | B1N 
     B5N | 11                                35 | VCC 
     B6N | 12         EPM7032LC44-6          34 | CN4 
     B7N | 13                                33 | A4N 
     A0N | 14                                32 | B0N 
     VCC | 15                                31 | A6N 
     B4N | 16                                30 | GND 
     B3N | 17                                29 | NCN4 
         |_  18 19 20 21 22 23 24 25 26 27 28  _| 
           ------------------------------------ 
              F  F  F  F  G  V  R  A  A  B  F  
              1  4  2  3  N  C  E  5  7  2  6  
              N  N  N  N  D  C  S  N  N  N  N  
                                E              
                                R              
                                V              
                                E              
                                D              


N.C. = Not Connected.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                              z:\lab17\lab17_5.rpt
lab17_5

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    16/16(100%)  16/16(100%)  14/16( 87%)  31/36( 86%) 
B:    LC17 - LC32    16/16(100%)  15/16( 93%)  16/16(100%)  31/36( 86%) 


Total dedicated input pins used:                 1/4      ( 25%)
Total I/O pins used:                            31/32     ( 96%)
Total logic cells used:                         32/32     (100%)
Total shareable expanders used:                 25/32     ( 78%)
Total Turbo logic cells used:                   32/32     (100%)
Total shareable expanders not available (n/a):   5/32     ( 15%)
Average fan-in:                                  6.75
Total fan-in:                                   216

Total input pins required:                      22
Total output pins required:                     10
Total bidirectional pins required:               0
Total logic cells required:                     32
Total flipflops required:                        0
Total product terms required:                  129
Total logic cells lending parallel expanders:    0
Total shareable expanders in database:          25

Synthesized logic cells:                         0/  32   (  0%)



Device-Specific Information:                              z:\lab17\lab17_5.rpt
lab17_5

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  14   (10)  (A)      INPUT               0      0   0    0    0    0    2  A0N
  40   (18)  (B)      INPUT               0      0   0    0    0    1    2  A1N
  41   (17)  (B)      INPUT               0      0   0    0    0    1    2  A2N
  43      -   -       INPUT               0      0   0    0    0    1    2  A3N
  33   (24)  (B)      INPUT               0      0   0    0    0    0    2  A4N
  25   (31)  (B)      INPUT               0      0   0    0    0    1    2  A5N
  31   (26)  (B)      INPUT               0      0   0    0    0    1    2  A6N
  26   (30)  (B)      INPUT               0      0   0    0    0    1    2  A7N
  32   (25)  (B)      INPUT               0      0   0    0    0    0    2  B0N
  36   (22)  (B)      INPUT               0      0   0    0    0    1    2  B1N
  27   (29)  (B)      INPUT               0      0   0    0    0    1    2  B2N
  17   (12)  (A)      INPUT               0      0   0    0    0    1    2  B3N
  16   (11)  (A)      INPUT               0      0   0    0    0    0    2  B4N
  11    (7)  (A)      INPUT               0      0   0    0    0    1    2  B5N
  12    (8)  (A)      INPUT               0      0   0    0    0    1    2  B6N
  13    (9)  (A)      INPUT               0      0   0    0    0    1    2  B7N
   9    (6)  (A)      INPUT               0      0   0    0    0    4    6  CN
   8    (5)  (A)      INPUT               0      0   0    0    0    2    6  M
   7    (4)  (A)      INPUT               0      0   0    0    0    0    8  S0
   6    (3)  (A)      INPUT               0      0   0    0    0    0    8  S1
   5    (2)  (A)      INPUT               0      0   0    0    0    6    8  S2
   4    (1)  (A)      INPUT               0      0   0    0    0    6    8  S3


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                              z:\lab17\lab17_5.rpt
lab17_5

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  34     23    B     OUTPUT      t        6      0   1    1   16    0    0  CN4
  38     20    B     OUTPUT      t        0      0   0    2    2    0    0  F0N
  18     13    A     OUTPUT      t        0      0   0    4    3    0    0  F1N
  20     15    A     OUTPUT      t        0      0   0    4    3    0    0  F2N
  21     16    A     OUTPUT      t        0      0   0    4    3    0    0  F3N
  19     14    A     OUTPUT      t        7      0   0    2   10    0    0  F4N
  39     19    B     OUTPUT      t        0      0   0    4    3    0    0  F5N
  28     28    B     OUTPUT      t        0      0   0    4    3    0    0  F6N
  37     21    B     OUTPUT      t        0      0   0    4    3    0    0  F7N
  29     27    B     OUTPUT      t        5      0   1    1   16    0    0  NCN4


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                              z:\lab17\lab17_5.rpt
lab17_5

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 (14)    10    A       SOFT      t        0      0   0    4    0    4    6  |74181:2|:37
  (8)     5    A       SOFT      t        0      0   0    4    0    4    6  |74181:2|:38
  (9)     6    A       SOFT      t        0      0   0    4    0    4    5  |74181:2|:39
  (4)     1    A       SOFT      t        0      0   0    4    0    4    5  |74181:2|:40
  (5)     2    A       SOFT      t        0      0   0    4    0    4    4  |74181:2|:41
  (6)     3    A       SOFT      t        0      0   0    4    0    4    4  |74181:2|:42
  (7)     4    A       SOFT      t        0      0   0    4    0    4    3  |74181:2|:49
 (11)     7    A       SOFT      t        0      0   0    4    0    4    3  |74181:2|:50
 (41)    17    B       SOFT      t        0      0   0    2    6    1    0  |74181:2|:76
 (26)    30    B       SOFT      t        0      0   0    2    2    1    0  |74181:2|:88
 (31)    26    B       SOFT      t        0      0   0    2    4    1    0  |74181:2|:89
 (12)     8    A       SOFT      t        0      0   0    4    0    3    3  |74181:3|:37
 (13)     9    A       SOFT      t        0      0   0    4    0    3    3  |74181:3|:38
 (33)    24    B       SOFT      t        0      0   0    4    0    3    2  |74181:3|:39
 (36)    22    B       SOFT      t        0      0   0    4    0    3    2  |74181:3|:40
 (24)    32    B       SOFT      t        0      0   0    4    0    3    1  |74181:3|:41
 (25)    31    B       SOFT      t        0      0   0    4    0    3    1  |74181:3|:42
 (40)    18    B       SOFT      t        0      0   0    4    0    3    0  |74181:3|:49
 (27)    29    B       SOFT      t        0      0   0    4    0    3    0  |74181:3|:50
 (32)    25    B       SOFT      t        5      0   1    2   14    1    0  |74181:3|:76
 (16)    11    A       SOFT      t        3      0   1    2   10    1    0  |74181:3|:88
 (17)    12    A       SOFT      t        4      0   1    2   12    1    0  |74181:3|:89


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                              z:\lab17\lab17_5.rpt
lab17_5

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                                         Logic cells placed in LAB 'A'
        +------------------------------- LC13 F1N
        | +----------------------------- LC15 F2N
        | | +--------------------------- LC16 F3N
        | | | +------------------------- LC14 F4N
        | | | | +----------------------- LC10 |74181:2|:37
        | | | | | +--------------------- LC5 |74181:2|:38
        | | | | | | +------------------- LC6 |74181:2|:39
        | | | | | | | +----------------- LC1 |74181:2|:40
        | | | | | | | | +--------------- LC2 |74181:2|:41
        | | | | | | | | | +------------- LC3 |74181:2|:42
        | | | | | | | | | | +----------- LC4 |74181:2|:49
        | | | | | | | | | | | +--------- LC7 |74181:2|:50
        | | | | | | | | | | | | +------- LC8 |74181:3|:37
        | | | | | | | | | | | | | +----- LC9 |74181:3|:38
        | | | | | | | | | | | | | | +--- LC11 |74181:3|:88
        | | | | | | | | | | | | | | | +- LC12 |74181:3|:89
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | | | | | | | A B |     Logic cells that feed LAB 'A':
LC10 -> - - - * - - - - - - - - - - * * | * * | <-- |74181:2|:37
LC5  -> - - - * - - - - - - - - - - * * | * * | <-- |74181:2|:38
LC6  -> * - - * - - - - - - - - - - * * | * * | <-- |74181:2|:39
LC1  -> * - - * - - - - - - - - - - * * | * * | <-- |74181:2|:40
LC2  -> - * - * - - - - - - - - - - * * | * * | <-- |74181:2|:41
LC3  -> - * - * - - - - - - - - - - * * | * * | <-- |74181:2|:42
LC4  -> - - * * - - - - - - - - - - * * | * * | <-- |74181:2|:49
LC7  -> - - * * - - - - - - - - - - * * | * * | <-- |74181:2|:50
LC8  -> - - - * - - - - - - - - - - * * | * * | <-- |74181:3|:37
LC9  -> - - - * - - - - - - - - - - * * | * * | <-- |74181:3|:38

Pin
14   -> - - - - * * - - - - - - - - - - | * - | <-- A0N
40   -> * - - - - - * * - - - - - - - - | * - | <-- A1N
41   -> - * - - - - - - * * - - - - - - | * - | <-- A2N
43   -> - - * - - - - - - - * * - - - - | * - | <-- A3N
33   -> - - - - - - - - - - - - * * - - | * - | <-- A4N
32   -> - - - - * * - - - - - - - - - - | * - | <-- B0N
36   -> * - - - - - * * - - - - - - - - | * - | <-- B1N
27   -> - * - - - - - - * * - - - - - - | * - | <-- B2N
17   -> - - * - - - - - - - * * - - - - | * - | <-- B3N
16   -> - - - - - - - - - - - - * * - - | * - | <-- B4N
9    -> - - - * - - - - - - - - - - * * | * * | <-- CN
8    -> - - - * - - - - - - - - - - * * | * * | <-- M
7    -> - - - - * - * - * - - * * - - - | * * | <-- S0
6    -> - - - - * - * - * - - * * - - - | * * | <-- S1
5    -> * * * - - * - * - * * - - * - - | * * | <-- S2
4    -> * * * - - * - * - * * - - * - - | * * | <-- S3
LC17 -> - - * - - - - - - - - - - - - - | * - | <-- |74181:2|:76
LC30 -> * - - - - - - - - - - - - - - - | * - | <-- |74181:2|:88
LC26 -> - * - - - - - - - - - - - - - - | * - | <-- |74181:2|:89
LC24 -> - - - - - - - - - - - - - - - * | * * | <-- |74181:3|:39
LC22 -> - - - - - - - - - - - - - - - * | * * | <-- |74181:3|:40


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                              z:\lab17\lab17_5.rpt
lab17_5

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                                         Logic cells placed in LAB 'B'
        +------------------------------- LC23 CN4
        | +----------------------------- LC20 F0N
        | | +--------------------------- LC19 F5N
        | | | +------------------------- LC28 F6N
        | | | | +----------------------- LC21 F7N
        | | | | | +--------------------- LC27 NCN4
        | | | | | | +------------------- LC17 |74181:2|:76
        | | | | | | | +----------------- LC30 |74181:2|:88
        | | | | | | | | +--------------- LC26 |74181:2|:89
        | | | | | | | | | +------------- LC24 |74181:3|:39
        | | | | | | | | | | +----------- LC22 |74181:3|:40
        | | | | | | | | | | | +--------- LC32 |74181:3|:41
        | | | | | | | | | | | | +------- LC31 |74181:3|:42
        | | | | | | | | | | | | | +----- LC18 |74181:3|:49
        | | | | | | | | | | | | | | +--- LC29 |74181:3|:50
        | | | | | | | | | | | | | | | +- LC25 |74181:3|:76
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | | | | | | | | A B |     Logic cells that feed LAB 'B':
LC24 -> * - * - - * - - - - - - - - - * | * * | <-- |74181:3|:39
LC22 -> * - * - - * - - - - - - - - - * | * * | <-- |74181:3|:40
LC32 -> * - - * - * - - - - - - - - - * | - * | <-- |74181:3|:41
LC31 -> * - - * - * - - - - - - - - - * | - * | <-- |74181:3|:42
LC18 -> * - - - * * - - - - - - - - - - | - * | <-- |74181:3|:49
LC29 -> * - - - * * - - - - - - - - - - | - * | <-- |74181:3|:50
LC25 -> - - - - * - - - - - - - - - - - | - * | <-- |74181:3|:76

Pin
43   -> - - - - - - - - - - - - - - - - | * - | <-- A3N
25   -> - - * - - - - - - * * - - - - - | - * | <-- A5N
31   -> - - - * - - - - - - - * * - - - | - * | <-- A6N
26   -> - - - - * - - - - - - - - * * - | - * | <-- A7N
11   -> - - * - - - - - - * * - - - - - | - * | <-- B5N
12   -> - - - * - - - - - - - * * - - - | - * | <-- B6N
13   -> - - - - * - - - - - - - - * * - | - * | <-- B7N
9    -> * * - - - * * * * - - - - - - * | * * | <-- CN
8    -> - * - - - - * * * - - - - - - * | * * | <-- M
7    -> - - - - - - - - - * - * - - * - | * * | <-- S0
6    -> - - - - - - - - - * - * - - * - | * * | <-- S1
5    -> - - * * * - - - - - * - * * - - | * * | <-- S2
4    -> - - * * * - - - - - * - * * - - | * * | <-- S3
LC10 -> * * - - - * * * * - - - - - - * | * * | <-- |74181:2|:37
LC5  -> * * - - - * * * * - - - - - - * | * * | <-- |74181:2|:38
LC6  -> * - - - - * * - * - - - - - - * | * * | <-- |74181:2|:39
LC1  -> * - - - - * * - * - - - - - - * | * * | <-- |74181:2|:40
LC2  -> * - - - - * * - - - - - - - - * | * * | <-- |74181:2|:41
LC3  -> * - - - - * * - - - - - - - - * | * * | <-- |74181:2|:42
LC4  -> * - - - - * - - - - - - - - - * | * * | <-- |74181:2|:49
LC7  -> * - - - - * - - - - - - - - - * | * * | <-- |74181:2|:50
LC8  -> * - - - - * - - - - - - - - - * | * * | <-- |74181:3|:37
LC9  -> * - - - - * - - - - - - - - - * | * * | <-- |74181:3|:38
LC11 -> - - * - - - - - - - - - - - - - | - * | <-- |74181:3|:88
LC12 -> - - - * - - - - - - - - - - - - | - * | <-- |74181:3|:89


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                              z:\lab17\lab17_5.rpt
lab17_5

** EQUATIONS **

A0N      : INPUT;
A1N      : INPUT;
A2N      : INPUT;
A3N      : INPUT;
A4N      : INPUT;
A5N      : INPUT;
A6N      : INPUT;
A7N      : INPUT;
B0N      : INPUT;
B1N      : INPUT;
B2N      : INPUT;
B3N      : INPUT;
B4N      : INPUT;
B5N      : INPUT;
B6N      : INPUT;
B7N      : INPUT;
CN       : INPUT;
M        : INPUT;
S0       : INPUT;
S1       : INPUT;
S2       : INPUT;
S3       : INPUT;

-- Node name is 'CN4' 
-- Equation name is 'CN4', location is LC023, type is output.
 CN4     = LCELL( _EQ001 $  _EQ002);
  _EQ001 = !_LC002 & !_LC005 & !_LC006 & !_LC007 & !_LC008 & !_LC010 & 
             !_LC024 & !_LC029 & !_LC032 &  _X001 &  _X002 &  _X003 &  _X004 & 
              _X005
         # !CN & !_LC002 & !_LC006 & !_LC007 & !_LC008 & !_LC010 & !_LC024 & 
             !_LC029 & !_LC032 &  _X001 &  _X002 &  _X003 &  _X004 &  _X005
         # !_LC001 & !_LC002 & !_LC006 & !_LC007 & !_LC008 & !_LC024 & 
             !_LC029 & !_LC032 &  _X001 &  _X002 &  _X003 &  _X004 &  _X005
         # !_LC002 & !_LC003 & !_LC007 & !_LC008 & !_LC024 & !_LC029 & 
             !_LC032 &  _X001 &  _X002 &  _X003 &  _X004 &  _X005;
  _X001  = EXP(!_LC004 & !_LC007 & !_LC008 & !_LC024 & !_LC029 & !_LC032);
  _X002  = EXP(!_LC008 & !_LC009 & !_LC024 & !_LC029 & !_LC032);
  _X003  = EXP(!_LC022 & !_LC024 & !_LC029 & !_LC032);
  _X004  = EXP(!_LC029 & !_LC031 & !_LC032);
  _X005  = EXP(!_LC018 & !_LC029);
  _EQ002 =  _X001 &  _X002 &  _X003 &  _X004 &  _X005;
  _X001  = EXP(!_LC004 & !_LC007 & !_LC008 & !_LC024 & !_LC029 & !_LC032);
  _X002  = EXP(!_LC008 & !_LC009 & !_LC024 & !_LC029 & !_LC032);
  _X003  = EXP(!_LC022 & !_LC024 & !_LC029 & !_LC032);
  _X004  = EXP(!_LC029 & !_LC031 & !_LC032);
  _X005  = EXP(!_LC018 & !_LC029);

-- Node name is 'F0N' 
-- Equation name is 'F0N', location is LC020, type is output.
 F0N     = LCELL( _EQ003 $  _LC005);
  _EQ003 =  CN &  _LC010 & !M
         # !_LC010 &  M
         # !CN & !_LC010;

-- Node name is 'F1N' 
-- Equation name is 'F1N', location is LC013, type is output.
 F1N     = LCELL( _EQ004 $  _LC030);
  _EQ004 =  A1N &  B1N &  _LC006 &  S3
         #  A1N & !B1N &  _LC006 &  S2
         #  _LC001 & !_LC006;

-- Node name is 'F2N' 
-- Equation name is 'F2N', location is LC015, type is output.
 F2N     = LCELL( _EQ005 $  _LC026);
  _EQ005 =  A2N &  B2N &  _LC002 &  S3
         #  A2N & !B2N &  _LC002 &  S2
         # !_LC002 &  _LC003;

-- Node name is 'F3N' 
-- Equation name is 'F3N', location is LC016, type is output.
 F3N     = LCELL( _EQ006 $  _LC017);
  _EQ006 =  A3N &  B3N &  _LC007 &  S3
         #  A3N & !B3N &  _LC007 &  S2
         #  _LC004 & !_LC007;

-- Node name is 'F4N' 
-- Equation name is 'F4N', location is LC014, type is output.
 F4N     = LCELL( _EQ007 $  _EQ008);
  _EQ007 =  _X006 &  _X007;
  _X006  = EXP( _LC008 & !_LC009);
  _X007  = EXP(!_LC008 &  _LC009);
  _EQ008 = !M &  _X008 &  _X009 &  _X010 &  _X011 &  _X012;
  _X008  = EXP(!CN & !_LC002 & !_LC006 & !_LC007 & !_LC010);
  _X009  = EXP(!_LC002 & !_LC005 & !_LC006 & !_LC007 & !_LC010);
  _X010  = EXP(!_LC001 & !_LC002 & !_LC006 & !_LC007);
  _X011  = EXP(!_LC002 & !_LC003 & !_LC007);
  _X012  = EXP(!_LC004 & !_LC007);

-- Node name is 'F5N' 
-- Equation name is 'F5N', location is LC019, type is output.
 F5N     = LCELL( _EQ009 $  _LC011);
  _EQ009 =  A5N &  B5N &  _LC024 &  S3
         #  A5N & !B5N &  _LC024 &  S2
         #  _LC022 & !_LC024;

-- Node name is 'F6N' 
-- Equation name is 'F6N', location is LC028, type is output.
 F6N     = LCELL( _EQ010 $  _LC012);
  _EQ010 =  A6N &  B6N &  _LC032 &  S3
         #  A6N & !B6N &  _LC032 &  S2
         #  _LC031 & !_LC032;

-- Node name is 'F7N' 
-- Equation name is 'F7N', location is LC021, type is output.
 F7N     = LCELL( _EQ011 $  _LC025);
  _EQ011 =  A7N &  B7N &  _LC029 &  S3
         #  A7N & !B7N &  _LC029 &  S2
         #  _LC018 & !_LC029;

-- Node name is 'NCN4' 
-- Equation name is 'NCN4', location is LC027, type is output.
 NCN4    = LCELL( _EQ012 $  _EQ013);
  _EQ012 =  CN &  _LC001 &  _LC003 &  _LC004 &  _LC005 &  _LC009 &  _LC018 & 
              _LC022 & !_LC029 &  _LC031 &  _X013 &  _X014 &  _X015 &  _X016
         #  _LC001 &  _LC003 &  _LC004 &  _LC009 &  _LC010 &  _LC018 & 
              _LC022 & !_LC029 &  _LC031 &  _X013 &  _X014 &  _X015 &  _X016
         #  _LC003 &  _LC004 &  _LC006 &  _LC009 &  _LC018 &  _LC022 & 
             !_LC029 &  _LC031 &  _X013 &  _X014 &  _X015 &  _X016
         #  _LC002 &  _LC004 &  _LC009 &  _LC018 &  _LC022 & !_LC029 & 
              _LC031 &  _X013 &  _X014 &  _X015 &  _X016;
  _X013  = EXP( _LC007 &  _LC009 &  _LC018 &  _LC022 &  _LC031);
  _X014  = EXP( _LC008 &  _LC018 &  _LC022 &  _LC031);
  _X015  = EXP( _LC018 &  _LC024 &  _LC031);
  _X016  = EXP( _LC018 &  _LC032);
  _EQ013 = !_LC029 &  _X013 &  _X014 &  _X015 &  _X016;
  _X013  = EXP( _LC007 &  _LC009 &  _LC018 &  _LC022 &  _LC031);
  _X014  = EXP( _LC008 &  _LC018 &  _LC022 &  _LC031);
  _X015  = EXP( _LC018 &  _LC024 &  _LC031);
  _X016  = EXP( _LC018 &  _LC032);

-- Node name is '|74181:2|:37' 
-- Equation name is '_LC010', type is buried 
_LC010   = LCELL( _EQ014 $ !A0N);
  _EQ014 = !A0N &  B0N &  S0
         # !A0N & !B0N &  S1;

-- Node name is '|74181:2|:38' 
-- Equation name is '_LC005', type is buried 
_LC005   = LCELL( _EQ015 $  VCC);
  _EQ015 =  A0N &  B0N &  S3
         #  A0N & !B0N &  S2;

-- Node name is '|74181:2|:39' 
-- Equation name is '_LC006', type is buried 
_LC006   = LCELL( _EQ016 $ !A1N);
  _EQ016 = !A1N &  B1N &  S0
         # !A1N & !B1N &  S1;

-- Node name is '|74181:2|:40' 
-- Equation name is '_LC001', type is buried 
_LC001   = LCELL( _EQ017 $  VCC);
  _EQ017 =  A1N &  B1N &  S3
         #  A1N & !B1N &  S2;

-- Node name is '|74181:2|:41' 
-- Equation name is '_LC002', type is buried 
_LC002   = LCELL( _EQ018 $ !A2N);
  _EQ018 = !A2N &  B2N &  S0
         # !A2N & !B2N &  S1;

-- Node name is '|74181:2|:42' 
-- Equation name is '_LC003', type is buried 
_LC003   = LCELL( _EQ019 $  VCC);
  _EQ019 =  A2N &  B2N &  S3
         #  A2N & !B2N &  S2;

-- Node name is '|74181:2|:49' 
-- Equation name is '_LC004', type is buried 
_LC004   = LCELL( _EQ020 $  VCC);
  _EQ020 =  A3N &  B3N &  S3
         #  A3N & !B3N &  S2;

-- Node name is '|74181:2|:50' 
-- Equation name is '_LC007', type is buried 
_LC007   = LCELL( _EQ021 $ !A3N);
  _EQ021 = !A3N &  B3N &  S0
         # !A3N & !B3N &  S1;

-- Node name is '|74181:2|:76' 
-- Equation name is '_LC017', type is buried 
_LC017   = LCELL( _EQ022 $  VCC);
  _EQ022 =  CN &  _LC001 &  _LC003 &  _LC005 & !M
         #  _LC001 &  _LC003 &  _LC010 & !M
         #  _LC003 &  _LC006 & !M
         #  _LC002 & !M;

-- Node name is '|74181:2|:88' 
-- Equation name is '_LC030', type is buried 
_LC030   = LCELL( _EQ023 $  VCC);
  _EQ023 =  CN &  _LC005 & !M
         #  _LC010 & !M;

-- Node name is '|74181:2|:89' 
-- Equation name is '_LC026', type is buried 
_LC026   = LCELL( _EQ024 $  VCC);
  _EQ024 =  CN &  _LC001 &  _LC005 & !M
         #  _LC001 &  _LC010 & !M
         #  _LC006 & !M;

-- Node name is '|74181:3|:37' 
-- Equation name is '_LC008', type is buried 
_LC008   = LCELL( _EQ025 $ !A4N);
  _EQ025 = !A4N &  B4N &  S0
         # !A4N & !B4N &  S1;

-- Node name is '|74181:3|:38' 
-- Equation name is '_LC009', type is buried 
_LC009   = LCELL( _EQ026 $  VCC);
  _EQ026 =  A4N &  B4N &  S3
         #  A4N & !B4N &  S2;

-- Node name is '|74181:3|:39' 
-- Equation name is '_LC024', type is buried 
_LC024   = LCELL( _EQ027 $ !A5N);
  _EQ027 = !A5N &  B5N &  S0
         # !A5N & !B5N &  S1;

-- Node name is '|74181:3|:40' 
-- Equation name is '_LC022', type is buried 
_LC022   = LCELL( _EQ028 $  VCC);
  _EQ028 =  A5N &  B5N &  S3
         #  A5N & !B5N &  S2;

-- Node name is '|74181:3|:41' 
-- Equation name is '_LC032', type is buried 
_LC032   = LCELL( _EQ029 $ !A6N);
  _EQ029 = !A6N &  B6N &  S0
         # !A6N & !B6N &  S1;

-- Node name is '|74181:3|:42' 
-- Equation name is '_LC031', type is buried 
_LC031   = LCELL( _EQ030 $  VCC);
  _EQ030 =  A6N &  B6N &  S3
         #  A6N & !B6N &  S2;

-- Node name is '|74181:3|:49' 
-- Equation name is '_LC018', type is buried 
_LC018   = LCELL( _EQ031 $  VCC);
  _EQ031 =  A7N &  B7N &  S3
         #  A7N & !B7N &  S2;

-- Node name is '|74181:3|:50' 
-- Equation name is '_LC029', type is buried 
_LC029   = LCELL( _EQ032 $ !A7N);
  _EQ032 = !A7N &  B7N &  S0
         # !A7N & !B7N &  S1;

-- Node name is '|74181:3|:76' 
-- Equation name is '_LC025', type is buried 
_LC025   = LCELL( _EQ033 $  _EQ034);
  _EQ033 =  CN &  _LC001 &  _LC003 &  _LC004 &  _LC005 &  _LC009 &  _LC022 & 
              _LC031 & !M &  _X017 &  _X018 &  _X019 &  _X020
         #  _LC001 &  _LC003 &  _LC004 &  _LC009 &  _LC010 &  _LC022 & 
              _LC031 & !M &  _X017 &  _X018 &  _X019 &  _X020
         #  _LC003 &  _LC004 &  _LC006 &  _LC009 &  _LC022 &  _LC031 & !M & 
              _X017 &  _X018 &  _X019 &  _X020
         #  _LC002 &  _LC004 &  _LC009 &  _LC022 &  _LC031 & !M &  _X017 & 
              _X018 &  _X019 &  _X020;
  _X017  = EXP( _LC007 &  _LC009 &  _LC022 &  _LC031 & !M);
  _X018  = EXP( _LC008 &  _LC022 &  _LC031 & !M);
  _X019  = EXP( _LC024 &  _LC031 & !M);
  _X020  = EXP( _LC032 & !M);
  _EQ034 =  _X017 &  _X018 &  _X019 &  _X020;
  _X017  = EXP( _LC007 &  _LC009 &  _LC022 &  _LC031 & !M);
  _X018  = EXP( _LC008 &  _LC022 &  _LC031 & !M);
  _X019  = EXP( _LC024 &  _LC031 & !M);
  _X020  = EXP( _LC032 & !M);

-- Node name is '|74181:3|:88' 
-- Equation name is '_LC011', type is buried 
_LC011   = LCELL( _EQ035 $  _EQ036);
  _EQ035 =  CN &  _LC001 &  _LC003 &  _LC004 &  _LC005 &  _LC009 & !M & 
              _X021 &  _X022
         #  _LC001 &  _LC003 &  _LC004 &  _LC009 &  _LC010 & !M &  _X021 & 
              _X022
         #  _LC003 &  _LC004 &  _LC006 &  _LC009 & !M &  _X021 &  _X022
         #  _LC002 &  _LC004 &  _LC009 & !M &  _X021 &  _X022;
  _X021  = EXP( _LC008 & !M);
  _X022  = EXP( _LC007 &  _LC009 & !M);
  _EQ036 =  _X021 &  _X022;
  _X021  = EXP( _LC008 & !M);
  _X022  = EXP( _LC007 &  _LC009 & !M);

-- Node name is '|74181:3|:89' 
-- Equation name is '_LC012', type is buried 
_LC012   = LCELL( _EQ037 $  _EQ038);
  _EQ037 =  CN &  _LC001 &  _LC003 &  _LC004 &  _LC005 &  _LC009 &  _LC022 & 
             !M &  _X023 &  _X024 &  _X025
         #  _LC001 &  _LC003 &  _LC004 &  _LC009 &  _LC010 &  _LC022 & !M & 
              _X023 &  _X024 &  _X025
         #  _LC003 &  _LC004 &  _LC006 &  _LC009 &  _LC022 & !M &  _X023 & 
              _X024 &  _X025
         #  _LC002 &  _LC004 &  _LC009 &  _LC022 & !M &  _X023 &  _X024 & 
              _X025;
  _X023  = EXP( _LC007 &  _LC009 &  _LC022 & !M);
  _X024  = EXP( _LC008 &  _LC022 & !M);
  _X025  = EXP( _LC024 & !M);
  _EQ038 =  _X023 &  _X024 &  _X025;
  _X023  = EXP( _LC007 &  _LC009 &  _LC022 & !M);
  _X024  = EXP( _LC008 &  _LC022 & !M);
  _X025  = EXP( _LC024 & !M);



--     Shareable expanders that are duplicated in multiple LABs:
--     (none)




Project Information                                       z:\lab17\lab17_5.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = off
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:01
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:01


Memory Allocated
-----------------

Peak memory allocated during compilation  = 3,493K
