<!DOCTYPE html>
<html class=main>
<link rel=stylesheet href=gnatdoc.css><body class=content><h1>RP2040_SVD.IO_QSPI</h1><h2>Entities</h2><h3>Simple Types</h3><ul><li><a href=#6c4bed4d78a635de44a3500927a28479436de9298203a6d991ada0772dc6f462>GPIO_QSPI_SCLK_CTRL_FUNCSEL_Field</a><li><a href=#5a05847377cedcc755ba242332fd2c48335c2d2e6cefc1ce7fad4fa6d35c03c2>GPIO_QSPI_SCLK_CTRL_INOVER_Field</a><li><a href=#8ba8e3fed55a05d99338e3c3f386dcf63f6664dbb0360cde57b45231cc72e665>GPIO_QSPI_SCLK_CTRL_IRQOVER_Field</a><li><a href=#b8ec30ad399fed35dbbd17cdfce2a7483fe675436b7bfe103c40605e243f6580>GPIO_QSPI_SCLK_CTRL_OEOVER_Field</a><li><a href=#d796719291b93813cad7e1f43eba6db7102440e8abf004fbec8f2efec027cec2>GPIO_QSPI_SCLK_CTRL_OUTOVER_Field</a><li><a href=#fe73a3a463047175d612eba943f9a4d1dd8d1d3a1fb28a0033a1acb599521507>GPIO_QSPI_SD0_CTRL_FUNCSEL_Field</a><li><a href=#65932fc268fbe33d2c804e956ec063e133e7e17c02b21bdc1b8e2a107ad88a2f>GPIO_QSPI_SD0_CTRL_INOVER_Field</a><li><a href=#daf705b8574359a301a4e37ce12104cbf1057616ac37a91e70b172c6f78dfd6f>GPIO_QSPI_SD0_CTRL_IRQOVER_Field</a><li><a href=#b7e9c8bad832b42d547f4c18704afc2bd005769791116583a21be32bfc17c72f>GPIO_QSPI_SD0_CTRL_OEOVER_Field</a><li><a href=#f4000eb6ef86cf624add514005a2fffafb10de20b3a42d7e35fca4658e9d262c>GPIO_QSPI_SD0_CTRL_OUTOVER_Field</a><li><a href=#28ea36da2ba6fa8e1191d99d3ecbf6a0c0a59545ff122c26f8676044286f31ca>GPIO_QSPI_SD1_CTRL_FUNCSEL_Field</a><li><a href=#054da8116f4a3fc0d8a8ddffc9357199ca160e74687df947656421c4a6cac975>GPIO_QSPI_SD1_CTRL_INOVER_Field</a><li><a href=#bc8b4b64376b8ef8f1ceddbedaed06b9a27519cb0681502452f0d7eba1c6f55d>GPIO_QSPI_SD1_CTRL_IRQOVER_Field</a><li><a href=#db3e1907ae50e63f63d0a65fa64d342f44b23ddce71906977665abe4fc726ccf>GPIO_QSPI_SD1_CTRL_OEOVER_Field</a><li><a href=#74cbe8f00f0e3a5ebb83a9e8cfa6a926edaf8c37796e1e70d0529b023c6bd4e8>GPIO_QSPI_SD1_CTRL_OUTOVER_Field</a><li><a href=#f35b267297e67b81a3cd3ba6476d0a544c8166ea02b9daa1c293dc3924c5617a>GPIO_QSPI_SD2_CTRL_FUNCSEL_Field</a><li><a href=#3245b49dca2de56bea22427712e26ccee452d6950d63aea097aab1dc33acc217>GPIO_QSPI_SD2_CTRL_INOVER_Field</a><li><a href=#2ce960e728e4e1eaf5911a5af57668310660902aff5247b56e8c2754ca198cbf>GPIO_QSPI_SD2_CTRL_IRQOVER_Field</a><li><a href=#b82648e5a51ba8462ea4d42062a6abfeb3dca44ce3c790300235e7ff3ac7ad31>GPIO_QSPI_SD2_CTRL_OEOVER_Field</a><li><a href=#c95d85062d135edb60130e66b8b66fb291e44e1ad92ad37a11755df67809a598>GPIO_QSPI_SD2_CTRL_OUTOVER_Field</a><li><a href=#bca2933b883ed19c3ae1890748fe00db0096d49c0d6b158866042cdaf01016c6>GPIO_QSPI_SD3_CTRL_FUNCSEL_Field</a><li><a href=#3e11e1443c45b6813af7a18366c61df737012fd2ceafc8a4ce66a097c4da7aba>GPIO_QSPI_SD3_CTRL_INOVER_Field</a><li><a href=#7a7b49b8f7f1c33d9aa5b18f200f3f874e0b774055e10da2e5319b9a6defa96a>GPIO_QSPI_SD3_CTRL_IRQOVER_Field</a><li><a href=#95e4619505b016f3e97064160a37401687c211bfec0ec29a52a5945c9be54f8c>GPIO_QSPI_SD3_CTRL_OEOVER_Field</a><li><a href=#2552cd42472f82b795516c21b7417b08664cc556ebb7dbedee643e4ada86fbfe>GPIO_QSPI_SD3_CTRL_OUTOVER_Field</a><li><a href=#11051607691ed331a9ec7acf1c830099194342551fbbbd4e14eb6008784bf4be>GPIO_QSPI_SS_CTRL_FUNCSEL_Field</a><li><a href=#9280c7086313105395c88722889f121b84c4b8ebd933a03a34e95a6d67792a3c>GPIO_QSPI_SS_CTRL_INOVER_Field</a><li><a href=#d526d2d9de233aa42e9116ddfe093b9e3accc165ab4eff404a258c6521b28a0f>GPIO_QSPI_SS_CTRL_IRQOVER_Field</a><li><a href=#79f066950373def68f65a2929c1736d7910a0bcce0b659c37e36d4725deaf30e>GPIO_QSPI_SS_CTRL_OEOVER_Field</a><li><a href=#6d58eb2004fffb0ef65b6fa31ae9e271084f70ff50d07c06e15370b40159ad63>GPIO_QSPI_SS_CTRL_OUTOVER_Field</a></ul><h3>Record Types</h3><ul><li><a href=#286f0d44cbe8e3e0fb58d4b4b234acc42c3324faf437ec4d315b8624e9971274>DORMANT_WAKE_INTE_Register</a><li><a href=#5814e4ea8680f344cb2f211e03e901a70b81d87235a9a02cf68022a878b0730f>DORMANT_WAKE_INTF_Register</a><li><a href=#656555075ee3a368fd194bbb6b98c5c047c8d2105d24564338a4e7523c2976f1>DORMANT_WAKE_INTS_Register</a><li><a href=#21c7b67d5bd98aa862b25209b2be4db7b93b7590f0f78ae7513b468b23329dfa>GPIO_QSPI_SCLK_CTRL_Register</a><li><a href=#b1baf3c90e028913d8407e85c1c6a944011a88751e96fe3dac2d1bb2d68c0dff>GPIO_QSPI_SCLK_STATUS_Register</a><li><a href=#04a735c2c00de3e05ef2b559522d67a77b1fcd4b97ad46e3d933b85ecd0b52b5>GPIO_QSPI_SD0_CTRL_Register</a><li><a href=#c940f94531ddbea32690b2ee1b246f7f68c74bea300f5f002ba70b39aa5bddc9>GPIO_QSPI_SD0_STATUS_Register</a><li><a href=#01a536f6bdac07d838c8b7ce9c48dca8ba2b8324915a3007a3502e40b8fde353>GPIO_QSPI_SD1_CTRL_Register</a><li><a href=#1a32edc9a6ca64f93009a433f35c43c91695f262b75a1fa6733fd936526135a2>GPIO_QSPI_SD1_STATUS_Register</a><li><a href=#54540df9ca7f433a1862f6b6dcd87f521a9d31f9c4a936eb8377f340066c5654>GPIO_QSPI_SD2_CTRL_Register</a><li><a href=#78716c79b5f2922a1cdd100931587fa223ccd2440df50464d2ccc59ea0ea8629>GPIO_QSPI_SD2_STATUS_Register</a><li><a href=#6226519cc720ebe58083becaf8058853fd7ec6af161f4f5018b0abb5fe540aac>GPIO_QSPI_SD3_CTRL_Register</a><li><a href=#ab4cf2657d23586ae815390b1fe5c6496ae7d5adec2296ee637f507fd97a186b>GPIO_QSPI_SD3_STATUS_Register</a><li><a href=#5fd87d1bff28b184a3c99bc0d11ac03287b1c8947278772ec10dccbd1e48050d>GPIO_QSPI_SS_CTRL_Register</a><li><a href=#ce12a394f326dafa028a6ad08060ac7978d22ae82371df2bdc4e699d81cd759e>GPIO_QSPI_SS_STATUS_Register</a><li><a href=#489136278f3ed6f595682d0c8797d32dd8f2f60ece6c33550c1b73d22ebeeddd>INTR_Register</a><li><a href=#9d7ca3dd3874468e2da8597231e6753e08d716a61ceee88250008f5d11fab5b7>IO_QSPI_Peripheral</a><li><a href=#861b058ade46630cfaccdd83c64360236c68e44f484ee12518d025e38c09dd12>PROC0_INTE_Register</a><li><a href=#cc62d3aa834cf8bb9cc0baade0e370c39a8d3800cb4f18bd7a0fe2971ddfbc68>PROC0_INTF_Register</a><li><a href=#3f703c9e0b1daa1d369ffa694ac165e8cfdb10685a3cae5c54c2ec857036278e>PROC0_INTS_Register</a><li><a href=#a46493865e7d5f77502974c0aff3f99e39d1caf8e811bb079a799c90fa54e51b>PROC1_INTE_Register</a><li><a href=#e46ec19334c0b38fc4495af7fcc4e362f7f107880fc18c6c18b46eea2859d147>PROC1_INTF_Register</a><li><a href=#90c5609f1286544afa37f9c59d8e66f28f9901b1c8c1625db41ed58f3c22f1a2>PROC1_INTS_Register</a></ul><h3>Variables</h3><ul><li><a href=#78e5d604c57567b9e4aab6b8397d419e45f75e268de7e9ef6ce0ef028cdf88d9>IO_QSPI_Periph</a></ul><h2>Description</h2><p>------------- Registers -- -------------<h4 id=286f0d44cbe8e3e0fb58d4b4b234acc42c3324faf437ec4d315b8624e9971274>DORMANT_WAKE_INTE_Register</h4><pre class=ada-code-snippet><code>type DORMANT_WAKE_INTE_Register is record
   GPIO_QSPI_SCLK_LEVEL_LOW  : Boolean := False;
   GPIO_QSPI_SCLK_LEVEL_HIGH : Boolean := False;
   GPIO_QSPI_SCLK_EDGE_LOW   : Boolean := False;
   GPIO_QSPI_SCLK_EDGE_HIGH  : Boolean := False;
   GPIO_QSPI_SS_LEVEL_LOW    : Boolean := False;
   GPIO_QSPI_SS_LEVEL_HIGH   : Boolean := False;
   GPIO_QSPI_SS_EDGE_LOW     : Boolean := False;
   GPIO_QSPI_SS_EDGE_HIGH    : Boolean := False;
   GPIO_QSPI_SD0_LEVEL_LOW   : Boolean := False;
   GPIO_QSPI_SD0_LEVEL_HIGH  : Boolean := False;
   GPIO_QSPI_SD0_EDGE_LOW    : Boolean := False;
   GPIO_QSPI_SD0_EDGE_HIGH   : Boolean := False;
   GPIO_QSPI_SD1_LEVEL_LOW   : Boolean := False;
   GPIO_QSPI_SD1_LEVEL_HIGH  : Boolean := False;
   GPIO_QSPI_SD1_EDGE_LOW    : Boolean := False;
   GPIO_QSPI_SD1_EDGE_HIGH   : Boolean := False;
   GPIO_QSPI_SD2_LEVEL_LOW   : Boolean := False;
   GPIO_QSPI_SD2_LEVEL_HIGH  : Boolean := False;
   GPIO_QSPI_SD2_EDGE_LOW    : Boolean := False;
   GPIO_QSPI_SD2_EDGE_HIGH   : Boolean := False;
   GPIO_QSPI_SD3_LEVEL_LOW   : Boolean := False;
   GPIO_QSPI_SD3_LEVEL_HIGH  : Boolean := False;
   GPIO_QSPI_SD3_EDGE_LOW    : Boolean := False;
   GPIO_QSPI_SD3_EDGE_HIGH   : Boolean := False;
   Reserved_24_31            : HAL.UInt8 := 16#0#;
end record
  with Volatile_Full_Access, Object_Size => 32,
       Bit_Order => System.Low_Order_First;
</code></pre><h5>Record fields</h5><dl><dt>GPIO_QSPI_SCLK_LEVEL_LOW<dd><dt>GPIO_QSPI_SCLK_LEVEL_HIGH<dd><dt>GPIO_QSPI_SCLK_EDGE_LOW<dd><dt>GPIO_QSPI_SCLK_EDGE_HIGH<dd><dt>GPIO_QSPI_SS_LEVEL_LOW<dd><dt>GPIO_QSPI_SS_LEVEL_HIGH<dd><dt>GPIO_QSPI_SS_EDGE_LOW<dd><dt>GPIO_QSPI_SS_EDGE_HIGH<dd><dt>GPIO_QSPI_SD0_LEVEL_LOW<dd><dt>GPIO_QSPI_SD0_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD0_EDGE_LOW<dd><dt>GPIO_QSPI_SD0_EDGE_HIGH<dd><dt>GPIO_QSPI_SD1_LEVEL_LOW<dd><dt>GPIO_QSPI_SD1_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD1_EDGE_LOW<dd><dt>GPIO_QSPI_SD1_EDGE_HIGH<dd><dt>GPIO_QSPI_SD2_LEVEL_LOW<dd><dt>GPIO_QSPI_SD2_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD2_EDGE_LOW<dd><dt>GPIO_QSPI_SD2_EDGE_HIGH<dd><dt>GPIO_QSPI_SD3_LEVEL_LOW<dd><dt>GPIO_QSPI_SD3_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD3_EDGE_LOW<dd><dt>GPIO_QSPI_SD3_EDGE_HIGH<dd><dt>Reserved_24_31<dd></dl><h4 id=5814e4ea8680f344cb2f211e03e901a70b81d87235a9a02cf68022a878b0730f>DORMANT_WAKE_INTF_Register</h4><pre class=ada-code-snippet><code>type DORMANT_WAKE_INTF_Register is record
   GPIO_QSPI_SCLK_LEVEL_LOW  : Boolean := False;
   GPIO_QSPI_SCLK_LEVEL_HIGH : Boolean := False;
   GPIO_QSPI_SCLK_EDGE_LOW   : Boolean := False;
   GPIO_QSPI_SCLK_EDGE_HIGH  : Boolean := False;
   GPIO_QSPI_SS_LEVEL_LOW    : Boolean := False;
   GPIO_QSPI_SS_LEVEL_HIGH   : Boolean := False;
   GPIO_QSPI_SS_EDGE_LOW     : Boolean := False;
   GPIO_QSPI_SS_EDGE_HIGH    : Boolean := False;
   GPIO_QSPI_SD0_LEVEL_LOW   : Boolean := False;
   GPIO_QSPI_SD0_LEVEL_HIGH  : Boolean := False;
   GPIO_QSPI_SD0_EDGE_LOW    : Boolean := False;
   GPIO_QSPI_SD0_EDGE_HIGH   : Boolean := False;
   GPIO_QSPI_SD1_LEVEL_LOW   : Boolean := False;
   GPIO_QSPI_SD1_LEVEL_HIGH  : Boolean := False;
   GPIO_QSPI_SD1_EDGE_LOW    : Boolean := False;
   GPIO_QSPI_SD1_EDGE_HIGH   : Boolean := False;
   GPIO_QSPI_SD2_LEVEL_LOW   : Boolean := False;
   GPIO_QSPI_SD2_LEVEL_HIGH  : Boolean := False;
   GPIO_QSPI_SD2_EDGE_LOW    : Boolean := False;
   GPIO_QSPI_SD2_EDGE_HIGH   : Boolean := False;
   GPIO_QSPI_SD3_LEVEL_LOW   : Boolean := False;
   GPIO_QSPI_SD3_LEVEL_HIGH  : Boolean := False;
   GPIO_QSPI_SD3_EDGE_LOW    : Boolean := False;
   GPIO_QSPI_SD3_EDGE_HIGH   : Boolean := False;
   Reserved_24_31            : HAL.UInt8 := 16#0#;
end record
  with Volatile_Full_Access, Object_Size => 32,
       Bit_Order => System.Low_Order_First;
</code></pre><h5>Record fields</h5><dl><dt>GPIO_QSPI_SCLK_LEVEL_LOW<dd><dt>GPIO_QSPI_SCLK_LEVEL_HIGH<dd><dt>GPIO_QSPI_SCLK_EDGE_LOW<dd><dt>GPIO_QSPI_SCLK_EDGE_HIGH<dd><dt>GPIO_QSPI_SS_LEVEL_LOW<dd><dt>GPIO_QSPI_SS_LEVEL_HIGH<dd><dt>GPIO_QSPI_SS_EDGE_LOW<dd><dt>GPIO_QSPI_SS_EDGE_HIGH<dd><dt>GPIO_QSPI_SD0_LEVEL_LOW<dd><dt>GPIO_QSPI_SD0_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD0_EDGE_LOW<dd><dt>GPIO_QSPI_SD0_EDGE_HIGH<dd><dt>GPIO_QSPI_SD1_LEVEL_LOW<dd><dt>GPIO_QSPI_SD1_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD1_EDGE_LOW<dd><dt>GPIO_QSPI_SD1_EDGE_HIGH<dd><dt>GPIO_QSPI_SD2_LEVEL_LOW<dd><dt>GPIO_QSPI_SD2_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD2_EDGE_LOW<dd><dt>GPIO_QSPI_SD2_EDGE_HIGH<dd><dt>GPIO_QSPI_SD3_LEVEL_LOW<dd><dt>GPIO_QSPI_SD3_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD3_EDGE_LOW<dd><dt>GPIO_QSPI_SD3_EDGE_HIGH<dd><dt>Reserved_24_31<dd></dl><h4 id=656555075ee3a368fd194bbb6b98c5c047c8d2105d24564338a4e7523c2976f1>DORMANT_WAKE_INTS_Register</h4><pre class=ada-code-snippet><code>type DORMANT_WAKE_INTS_Register is record
   GPIO_QSPI_SCLK_LEVEL_LOW  : Boolean;
   GPIO_QSPI_SCLK_LEVEL_HIGH : Boolean;
   GPIO_QSPI_SCLK_EDGE_LOW   : Boolean;
   GPIO_QSPI_SCLK_EDGE_HIGH  : Boolean;
   GPIO_QSPI_SS_LEVEL_LOW    : Boolean;
   GPIO_QSPI_SS_LEVEL_HIGH   : Boolean;
   GPIO_QSPI_SS_EDGE_LOW     : Boolean;
   GPIO_QSPI_SS_EDGE_HIGH    : Boolean;
   GPIO_QSPI_SD0_LEVEL_LOW   : Boolean;
   GPIO_QSPI_SD0_LEVEL_HIGH  : Boolean;
   GPIO_QSPI_SD0_EDGE_LOW    : Boolean;
   GPIO_QSPI_SD0_EDGE_HIGH   : Boolean;
   GPIO_QSPI_SD1_LEVEL_LOW   : Boolean;
   GPIO_QSPI_SD1_LEVEL_HIGH  : Boolean;
   GPIO_QSPI_SD1_EDGE_LOW    : Boolean;
   GPIO_QSPI_SD1_EDGE_HIGH   : Boolean;
   GPIO_QSPI_SD2_LEVEL_LOW   : Boolean;
   GPIO_QSPI_SD2_LEVEL_HIGH  : Boolean;
   GPIO_QSPI_SD2_EDGE_LOW    : Boolean;
   GPIO_QSPI_SD2_EDGE_HIGH   : Boolean;
   GPIO_QSPI_SD3_LEVEL_LOW   : Boolean;
   GPIO_QSPI_SD3_LEVEL_HIGH  : Boolean;
   GPIO_QSPI_SD3_EDGE_LOW    : Boolean;
   GPIO_QSPI_SD3_EDGE_HIGH   : Boolean;
   Reserved_24_31            : HAL.UInt8;
end record
  with Volatile_Full_Access, Object_Size => 32,
       Bit_Order => System.Low_Order_First;
</code></pre><h5>Record fields</h5><dl><dt>GPIO_QSPI_SCLK_LEVEL_LOW<dd><dt>GPIO_QSPI_SCLK_LEVEL_HIGH<dd><dt>GPIO_QSPI_SCLK_EDGE_LOW<dd><dt>GPIO_QSPI_SCLK_EDGE_HIGH<dd><dt>GPIO_QSPI_SS_LEVEL_LOW<dd><dt>GPIO_QSPI_SS_LEVEL_HIGH<dd><dt>GPIO_QSPI_SS_EDGE_LOW<dd><dt>GPIO_QSPI_SS_EDGE_HIGH<dd><dt>GPIO_QSPI_SD0_LEVEL_LOW<dd><dt>GPIO_QSPI_SD0_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD0_EDGE_LOW<dd><dt>GPIO_QSPI_SD0_EDGE_HIGH<dd><dt>GPIO_QSPI_SD1_LEVEL_LOW<dd><dt>GPIO_QSPI_SD1_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD1_EDGE_LOW<dd><dt>GPIO_QSPI_SD1_EDGE_HIGH<dd><dt>GPIO_QSPI_SD2_LEVEL_LOW<dd><dt>GPIO_QSPI_SD2_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD2_EDGE_LOW<dd><dt>GPIO_QSPI_SD2_EDGE_HIGH<dd><dt>GPIO_QSPI_SD3_LEVEL_LOW<dd><dt>GPIO_QSPI_SD3_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD3_EDGE_LOW<dd><dt>GPIO_QSPI_SD3_EDGE_HIGH<dd><dt>Reserved_24_31<dd></dl><h4 id=6c4bed4d78a635de44a3500927a28479436de9298203a6d991ada0772dc6f462>GPIO_QSPI_SCLK_CTRL_FUNCSEL_Field</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SCLK_CTRL_FUNCSEL_Field is
  (xip_sclk,
   sio_30,
   null_k)
  with Size => 5;
</code></pre><h5>Enumeration Literal</h5><dl><dt>xip_sclk<dd><dt>sio_30<dd><dt>null_k<dd></dl><h4 id=5a05847377cedcc755ba242332fd2c48335c2d2e6cefc1ce7fad4fa6d35c03c2>GPIO_QSPI_SCLK_CTRL_INOVER_Field</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SCLK_CTRL_INOVER_Field is
   NORMAL,
   INVERT,
   LOW,
   HIGH)
  with Size => 2;
</code></pre><h5>Enumeration Literal</h5><dl><dt>NORMAL<dd><p>invert the peri input<dt>INVERT<dd><p>drive peri input low<dt>LOW<dd><p>drive peri input high<dt>HIGH<dd></dl><h4 id=8ba8e3fed55a05d99338e3c3f386dcf63f6664dbb0360cde57b45231cc72e665>GPIO_QSPI_SCLK_CTRL_IRQOVER_Field</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SCLK_CTRL_IRQOVER_Field is
   NORMAL,
   INVERT,
   LOW,
   HIGH)
  with Size => 2;
</code></pre><h5>Enumeration Literal</h5><dl><dt>NORMAL<dd><p>invert the interrupt<dt>INVERT<dd><p>drive interrupt low<dt>LOW<dd><p>drive interrupt high<dt>HIGH<dd></dl><h4 id=b8ec30ad399fed35dbbd17cdfce2a7483fe675436b7bfe103c40605e243f6580>GPIO_QSPI_SCLK_CTRL_OEOVER_Field</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SCLK_CTRL_OEOVER_Field is
   NORMAL,
   INVERT,
   DISABLE,
   ENABLE)
  with Size => 2;
</code></pre><h5>Enumeration Literal</h5><dl><dt>NORMAL<dd><p>drive output enable from inverse of peripheral signal selected by funcsel<dt>INVERT<dd><p>disable output<dt>DISABLE<dd><p>enable output<dt>ENABLE<dd></dl><h4 id=d796719291b93813cad7e1f43eba6db7102440e8abf004fbec8f2efec027cec2>GPIO_QSPI_SCLK_CTRL_OUTOVER_Field</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SCLK_CTRL_OUTOVER_Field is
   NORMAL,
   INVERT,
   LOW,
   HIGH)
  with Size => 2;
</code></pre><h5>Enumeration Literal</h5><dl><dt>NORMAL<dd><p>drive output from inverse of peripheral signal selected by funcsel<dt>INVERT<dd><p>drive output low<dt>LOW<dd><p>drive output high<dt>HIGH<dd></dl><h4 id=21c7b67d5bd98aa862b25209b2be4db7b93b7590f0f78ae7513b468b23329dfa>GPIO_QSPI_SCLK_CTRL_Register</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SCLK_CTRL_Register is record
   FUNCSEL        : GPIO_QSPI_SCLK_CTRL_FUNCSEL_Field :=
                     RP2040_SVD.IO_QSPI.null_k;
   Reserved_5_7   : HAL.UInt3 := 16#0#;
   OUTOVER        : GPIO_QSPI_SCLK_CTRL_OUTOVER_Field :=
                     RP2040_SVD.IO_QSPI.NORMAL;
   Reserved_10_11 : HAL.UInt2 := 16#0#;
   OEOVER         : GPIO_QSPI_SCLK_CTRL_OEOVER_Field :=
                     RP2040_SVD.IO_QSPI.NORMAL;
   Reserved_14_15 : HAL.UInt2 := 16#0#;
   INOVER         : GPIO_QSPI_SCLK_CTRL_INOVER_Field :=
                     RP2040_SVD.IO_QSPI.NORMAL;
   Reserved_18_27 : HAL.UInt10 := 16#0#;
   IRQOVER        : GPIO_QSPI_SCLK_CTRL_IRQOVER_Field :=
                     RP2040_SVD.IO_QSPI.NORMAL;
   Reserved_30_31 : HAL.UInt2 := 16#0#;
end record
  with Volatile_Full_Access, Object_Size => 32,
       Bit_Order => System.Low_Order_First;
</code></pre><h5>Record fields</h5><dl><dt>FUNCSEL<dd><dt>Reserved_5_7<dd><dt>OUTOVER<dd><dt>Reserved_10_11<dd><dt>OEOVER<dd><dt>Reserved_14_15<dd><dt>INOVER<dd><dt>Reserved_18_27<dd><dt>IRQOVER<dd><dt>Reserved_30_31<dd></dl><h4 id=b1baf3c90e028913d8407e85c1c6a944011a88751e96fe3dac2d1bb2d68c0dff>GPIO_QSPI_SCLK_STATUS_Register</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SCLK_STATUS_Register is record
   Reserved_0_7   : HAL.UInt8;
   OUTFROMPERI    : Boolean;
   OUTTOPAD       : Boolean;
   Reserved_10_11 : HAL.UInt2;
   OEFROMPERI     : Boolean;
   OETOPAD        : Boolean;
   Reserved_14_16 : HAL.UInt3;
   INFROMPAD      : Boolean;
   Reserved_18_18 : HAL.Bit;
   INTOPERI       : Boolean;
   Reserved_20_23 : HAL.UInt4;
   IRQFROMPAD     : Boolean;
   Reserved_25_25 : HAL.Bit;
   IRQTOPROC      : Boolean;
   Reserved_27_31 : HAL.UInt5;
end record
  with Volatile_Full_Access, Object_Size => 32,
       Bit_Order => System.Low_Order_First;
</code></pre><h5>Record fields</h5><dl><dt>Reserved_0_7<dd><dt>OUTFROMPERI<dd><dt>OUTTOPAD<dd><dt>Reserved_10_11<dd><dt>OEFROMPERI<dd><dt>OETOPAD<dd><dt>Reserved_14_16<dd><dt>INFROMPAD<dd><dt>Reserved_18_18<dd><dt>INTOPERI<dd><dt>Reserved_20_23<dd><dt>IRQFROMPAD<dd><dt>Reserved_25_25<dd><dt>IRQTOPROC<dd><dt>Reserved_27_31<dd></dl><h4 id=fe73a3a463047175d612eba943f9a4d1dd8d1d3a1fb28a0033a1acb599521507>GPIO_QSPI_SD0_CTRL_FUNCSEL_Field</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SD0_CTRL_FUNCSEL_Field is
  (xip_sd0,
   sio_32,
   null_k)
  with Size => 5;
</code></pre><h5>Enumeration Literal</h5><dl><dt>xip_sd0<dd><dt>sio_32<dd><dt>null_k<dd></dl><h4 id=65932fc268fbe33d2c804e956ec063e133e7e17c02b21bdc1b8e2a107ad88a2f>GPIO_QSPI_SD0_CTRL_INOVER_Field</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SD0_CTRL_INOVER_Field is
   NORMAL,
   INVERT,
   LOW,
   HIGH)
  with Size => 2;
</code></pre><h5>Enumeration Literal</h5><dl><dt>NORMAL<dd><p>invert the peri input<dt>INVERT<dd><p>drive peri input low<dt>LOW<dd><p>drive peri input high<dt>HIGH<dd></dl><h4 id=daf705b8574359a301a4e37ce12104cbf1057616ac37a91e70b172c6f78dfd6f>GPIO_QSPI_SD0_CTRL_IRQOVER_Field</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SD0_CTRL_IRQOVER_Field is
   NORMAL,
   INVERT,
   LOW,
   HIGH)
  with Size => 2;
</code></pre><h5>Enumeration Literal</h5><dl><dt>NORMAL<dd><p>invert the interrupt<dt>INVERT<dd><p>drive interrupt low<dt>LOW<dd><p>drive interrupt high<dt>HIGH<dd></dl><h4 id=b7e9c8bad832b42d547f4c18704afc2bd005769791116583a21be32bfc17c72f>GPIO_QSPI_SD0_CTRL_OEOVER_Field</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SD0_CTRL_OEOVER_Field is
   NORMAL,
   INVERT,
   DISABLE,
   ENABLE)
  with Size => 2;
</code></pre><h5>Enumeration Literal</h5><dl><dt>NORMAL<dd><p>drive output enable from inverse of peripheral signal selected by funcsel<dt>INVERT<dd><p>disable output<dt>DISABLE<dd><p>enable output<dt>ENABLE<dd></dl><h4 id=f4000eb6ef86cf624add514005a2fffafb10de20b3a42d7e35fca4658e9d262c>GPIO_QSPI_SD0_CTRL_OUTOVER_Field</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SD0_CTRL_OUTOVER_Field is
   NORMAL,
   INVERT,
   LOW,
   HIGH)
  with Size => 2;
</code></pre><h5>Enumeration Literal</h5><dl><dt>NORMAL<dd><p>drive output from inverse of peripheral signal selected by funcsel<dt>INVERT<dd><p>drive output low<dt>LOW<dd><p>drive output high<dt>HIGH<dd></dl><h4 id=04a735c2c00de3e05ef2b559522d67a77b1fcd4b97ad46e3d933b85ecd0b52b5>GPIO_QSPI_SD0_CTRL_Register</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SD0_CTRL_Register is record
   FUNCSEL        : GPIO_QSPI_SD0_CTRL_FUNCSEL_Field :=
                     RP2040_SVD.IO_QSPI.null_k;
   Reserved_5_7   : HAL.UInt3 := 16#0#;
   OUTOVER        : GPIO_QSPI_SD0_CTRL_OUTOVER_Field :=
                     RP2040_SVD.IO_QSPI.NORMAL;
   Reserved_10_11 : HAL.UInt2 := 16#0#;
   OEOVER         : GPIO_QSPI_SD0_CTRL_OEOVER_Field :=
                     RP2040_SVD.IO_QSPI.NORMAL;
   Reserved_14_15 : HAL.UInt2 := 16#0#;
   INOVER         : GPIO_QSPI_SD0_CTRL_INOVER_Field :=
                     RP2040_SVD.IO_QSPI.NORMAL;
   Reserved_18_27 : HAL.UInt10 := 16#0#;
   IRQOVER        : GPIO_QSPI_SD0_CTRL_IRQOVER_Field :=
                     RP2040_SVD.IO_QSPI.NORMAL;
   Reserved_30_31 : HAL.UInt2 := 16#0#;
end record
  with Volatile_Full_Access, Object_Size => 32,
       Bit_Order => System.Low_Order_First;
</code></pre><h5>Record fields</h5><dl><dt>FUNCSEL<dd><dt>Reserved_5_7<dd><dt>OUTOVER<dd><dt>Reserved_10_11<dd><dt>OEOVER<dd><dt>Reserved_14_15<dd><dt>INOVER<dd><dt>Reserved_18_27<dd><dt>IRQOVER<dd><dt>Reserved_30_31<dd></dl><h4 id=c940f94531ddbea32690b2ee1b246f7f68c74bea300f5f002ba70b39aa5bddc9>GPIO_QSPI_SD0_STATUS_Register</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SD0_STATUS_Register is record
   Reserved_0_7   : HAL.UInt8;
   OUTFROMPERI    : Boolean;
   OUTTOPAD       : Boolean;
   Reserved_10_11 : HAL.UInt2;
   OEFROMPERI     : Boolean;
   OETOPAD        : Boolean;
   Reserved_14_16 : HAL.UInt3;
   INFROMPAD      : Boolean;
   Reserved_18_18 : HAL.Bit;
   INTOPERI       : Boolean;
   Reserved_20_23 : HAL.UInt4;
   IRQFROMPAD     : Boolean;
   Reserved_25_25 : HAL.Bit;
   IRQTOPROC      : Boolean;
   Reserved_27_31 : HAL.UInt5;
end record
  with Volatile_Full_Access, Object_Size => 32,
       Bit_Order => System.Low_Order_First;
</code></pre><h5>Record fields</h5><dl><dt>Reserved_0_7<dd><dt>OUTFROMPERI<dd><dt>OUTTOPAD<dd><dt>Reserved_10_11<dd><dt>OEFROMPERI<dd><dt>OETOPAD<dd><dt>Reserved_14_16<dd><dt>INFROMPAD<dd><dt>Reserved_18_18<dd><dt>INTOPERI<dd><dt>Reserved_20_23<dd><dt>IRQFROMPAD<dd><dt>Reserved_25_25<dd><dt>IRQTOPROC<dd><dt>Reserved_27_31<dd></dl><h4 id=28ea36da2ba6fa8e1191d99d3ecbf6a0c0a59545ff122c26f8676044286f31ca>GPIO_QSPI_SD1_CTRL_FUNCSEL_Field</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SD1_CTRL_FUNCSEL_Field is
  (xip_sd1,
   sio_33,
   null_k)
  with Size => 5;
</code></pre><h5>Enumeration Literal</h5><dl><dt>xip_sd1<dd><dt>sio_33<dd><dt>null_k<dd></dl><h4 id=054da8116f4a3fc0d8a8ddffc9357199ca160e74687df947656421c4a6cac975>GPIO_QSPI_SD1_CTRL_INOVER_Field</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SD1_CTRL_INOVER_Field is
   NORMAL,
   INVERT,
   LOW,
   HIGH)
  with Size => 2;
</code></pre><h5>Enumeration Literal</h5><dl><dt>NORMAL<dd><p>invert the peri input<dt>INVERT<dd><p>drive peri input low<dt>LOW<dd><p>drive peri input high<dt>HIGH<dd></dl><h4 id=bc8b4b64376b8ef8f1ceddbedaed06b9a27519cb0681502452f0d7eba1c6f55d>GPIO_QSPI_SD1_CTRL_IRQOVER_Field</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SD1_CTRL_IRQOVER_Field is
   NORMAL,
   INVERT,
   LOW,
   HIGH)
  with Size => 2;
</code></pre><h5>Enumeration Literal</h5><dl><dt>NORMAL<dd><p>invert the interrupt<dt>INVERT<dd><p>drive interrupt low<dt>LOW<dd><p>drive interrupt high<dt>HIGH<dd></dl><h4 id=db3e1907ae50e63f63d0a65fa64d342f44b23ddce71906977665abe4fc726ccf>GPIO_QSPI_SD1_CTRL_OEOVER_Field</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SD1_CTRL_OEOVER_Field is
   NORMAL,
   INVERT,
   DISABLE,
   ENABLE)
  with Size => 2;
</code></pre><h5>Enumeration Literal</h5><dl><dt>NORMAL<dd><p>drive output enable from inverse of peripheral signal selected by funcsel<dt>INVERT<dd><p>disable output<dt>DISABLE<dd><p>enable output<dt>ENABLE<dd></dl><h4 id=74cbe8f00f0e3a5ebb83a9e8cfa6a926edaf8c37796e1e70d0529b023c6bd4e8>GPIO_QSPI_SD1_CTRL_OUTOVER_Field</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SD1_CTRL_OUTOVER_Field is
   NORMAL,
   INVERT,
   LOW,
   HIGH)
  with Size => 2;
</code></pre><h5>Enumeration Literal</h5><dl><dt>NORMAL<dd><p>drive output from inverse of peripheral signal selected by funcsel<dt>INVERT<dd><p>drive output low<dt>LOW<dd><p>drive output high<dt>HIGH<dd></dl><h4 id=01a536f6bdac07d838c8b7ce9c48dca8ba2b8324915a3007a3502e40b8fde353>GPIO_QSPI_SD1_CTRL_Register</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SD1_CTRL_Register is record
   FUNCSEL        : GPIO_QSPI_SD1_CTRL_FUNCSEL_Field :=
                     RP2040_SVD.IO_QSPI.null_k;
   Reserved_5_7   : HAL.UInt3 := 16#0#;
   OUTOVER        : GPIO_QSPI_SD1_CTRL_OUTOVER_Field :=
                     RP2040_SVD.IO_QSPI.NORMAL;
   Reserved_10_11 : HAL.UInt2 := 16#0#;
   OEOVER         : GPIO_QSPI_SD1_CTRL_OEOVER_Field :=
                     RP2040_SVD.IO_QSPI.NORMAL;
   Reserved_14_15 : HAL.UInt2 := 16#0#;
   INOVER         : GPIO_QSPI_SD1_CTRL_INOVER_Field :=
                     RP2040_SVD.IO_QSPI.NORMAL;
   Reserved_18_27 : HAL.UInt10 := 16#0#;
   IRQOVER        : GPIO_QSPI_SD1_CTRL_IRQOVER_Field :=
                     RP2040_SVD.IO_QSPI.NORMAL;
   Reserved_30_31 : HAL.UInt2 := 16#0#;
end record
  with Volatile_Full_Access, Object_Size => 32,
       Bit_Order => System.Low_Order_First;
</code></pre><h5>Record fields</h5><dl><dt>FUNCSEL<dd><dt>Reserved_5_7<dd><dt>OUTOVER<dd><dt>Reserved_10_11<dd><dt>OEOVER<dd><dt>Reserved_14_15<dd><dt>INOVER<dd><dt>Reserved_18_27<dd><dt>IRQOVER<dd><dt>Reserved_30_31<dd></dl><h4 id=1a32edc9a6ca64f93009a433f35c43c91695f262b75a1fa6733fd936526135a2>GPIO_QSPI_SD1_STATUS_Register</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SD1_STATUS_Register is record
   Reserved_0_7   : HAL.UInt8;
   OUTFROMPERI    : Boolean;
   OUTTOPAD       : Boolean;
   Reserved_10_11 : HAL.UInt2;
   OEFROMPERI     : Boolean;
   OETOPAD        : Boolean;
   Reserved_14_16 : HAL.UInt3;
   INFROMPAD      : Boolean;
   Reserved_18_18 : HAL.Bit;
   INTOPERI       : Boolean;
   Reserved_20_23 : HAL.UInt4;
   IRQFROMPAD     : Boolean;
   Reserved_25_25 : HAL.Bit;
   IRQTOPROC      : Boolean;
   Reserved_27_31 : HAL.UInt5;
end record
  with Volatile_Full_Access, Object_Size => 32,
       Bit_Order => System.Low_Order_First;
</code></pre><h5>Record fields</h5><dl><dt>Reserved_0_7<dd><dt>OUTFROMPERI<dd><dt>OUTTOPAD<dd><dt>Reserved_10_11<dd><dt>OEFROMPERI<dd><dt>OETOPAD<dd><dt>Reserved_14_16<dd><dt>INFROMPAD<dd><dt>Reserved_18_18<dd><dt>INTOPERI<dd><dt>Reserved_20_23<dd><dt>IRQFROMPAD<dd><dt>Reserved_25_25<dd><dt>IRQTOPROC<dd><dt>Reserved_27_31<dd></dl><h4 id=f35b267297e67b81a3cd3ba6476d0a544c8166ea02b9daa1c293dc3924c5617a>GPIO_QSPI_SD2_CTRL_FUNCSEL_Field</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SD2_CTRL_FUNCSEL_Field is
  (xip_sd2,
   sio_34,
   null_k)
  with Size => 5;
</code></pre><h5>Enumeration Literal</h5><dl><dt>xip_sd2<dd><dt>sio_34<dd><dt>null_k<dd></dl><h4 id=3245b49dca2de56bea22427712e26ccee452d6950d63aea097aab1dc33acc217>GPIO_QSPI_SD2_CTRL_INOVER_Field</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SD2_CTRL_INOVER_Field is
   NORMAL,
   INVERT,
   LOW,
   HIGH)
  with Size => 2;
</code></pre><h5>Enumeration Literal</h5><dl><dt>NORMAL<dd><p>invert the peri input<dt>INVERT<dd><p>drive peri input low<dt>LOW<dd><p>drive peri input high<dt>HIGH<dd></dl><h4 id=2ce960e728e4e1eaf5911a5af57668310660902aff5247b56e8c2754ca198cbf>GPIO_QSPI_SD2_CTRL_IRQOVER_Field</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SD2_CTRL_IRQOVER_Field is
   NORMAL,
   INVERT,
   LOW,
   HIGH)
  with Size => 2;
</code></pre><h5>Enumeration Literal</h5><dl><dt>NORMAL<dd><p>invert the interrupt<dt>INVERT<dd><p>drive interrupt low<dt>LOW<dd><p>drive interrupt high<dt>HIGH<dd></dl><h4 id=b82648e5a51ba8462ea4d42062a6abfeb3dca44ce3c790300235e7ff3ac7ad31>GPIO_QSPI_SD2_CTRL_OEOVER_Field</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SD2_CTRL_OEOVER_Field is
   NORMAL,
   INVERT,
   DISABLE,
   ENABLE)
  with Size => 2;
</code></pre><h5>Enumeration Literal</h5><dl><dt>NORMAL<dd><p>drive output enable from inverse of peripheral signal selected by funcsel<dt>INVERT<dd><p>disable output<dt>DISABLE<dd><p>enable output<dt>ENABLE<dd></dl><h4 id=c95d85062d135edb60130e66b8b66fb291e44e1ad92ad37a11755df67809a598>GPIO_QSPI_SD2_CTRL_OUTOVER_Field</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SD2_CTRL_OUTOVER_Field is
   NORMAL,
   INVERT,
   LOW,
   HIGH)
  with Size => 2;
</code></pre><h5>Enumeration Literal</h5><dl><dt>NORMAL<dd><p>drive output from inverse of peripheral signal selected by funcsel<dt>INVERT<dd><p>drive output low<dt>LOW<dd><p>drive output high<dt>HIGH<dd></dl><h4 id=54540df9ca7f433a1862f6b6dcd87f521a9d31f9c4a936eb8377f340066c5654>GPIO_QSPI_SD2_CTRL_Register</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SD2_CTRL_Register is record
   FUNCSEL        : GPIO_QSPI_SD2_CTRL_FUNCSEL_Field :=
                     RP2040_SVD.IO_QSPI.null_k;
   Reserved_5_7   : HAL.UInt3 := 16#0#;
   OUTOVER        : GPIO_QSPI_SD2_CTRL_OUTOVER_Field :=
                     RP2040_SVD.IO_QSPI.NORMAL;
   Reserved_10_11 : HAL.UInt2 := 16#0#;
   OEOVER         : GPIO_QSPI_SD2_CTRL_OEOVER_Field :=
                     RP2040_SVD.IO_QSPI.NORMAL;
   Reserved_14_15 : HAL.UInt2 := 16#0#;
   INOVER         : GPIO_QSPI_SD2_CTRL_INOVER_Field :=
                     RP2040_SVD.IO_QSPI.NORMAL;
   Reserved_18_27 : HAL.UInt10 := 16#0#;
   IRQOVER        : GPIO_QSPI_SD2_CTRL_IRQOVER_Field :=
                     RP2040_SVD.IO_QSPI.NORMAL;
   Reserved_30_31 : HAL.UInt2 := 16#0#;
end record
  with Volatile_Full_Access, Object_Size => 32,
       Bit_Order => System.Low_Order_First;
</code></pre><h5>Record fields</h5><dl><dt>FUNCSEL<dd><dt>Reserved_5_7<dd><dt>OUTOVER<dd><dt>Reserved_10_11<dd><dt>OEOVER<dd><dt>Reserved_14_15<dd><dt>INOVER<dd><dt>Reserved_18_27<dd><dt>IRQOVER<dd><dt>Reserved_30_31<dd></dl><h4 id=78716c79b5f2922a1cdd100931587fa223ccd2440df50464d2ccc59ea0ea8629>GPIO_QSPI_SD2_STATUS_Register</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SD2_STATUS_Register is record
   Reserved_0_7   : HAL.UInt8;
   OUTFROMPERI    : Boolean;
   OUTTOPAD       : Boolean;
   Reserved_10_11 : HAL.UInt2;
   OEFROMPERI     : Boolean;
   OETOPAD        : Boolean;
   Reserved_14_16 : HAL.UInt3;
   INFROMPAD      : Boolean;
   Reserved_18_18 : HAL.Bit;
   INTOPERI       : Boolean;
   Reserved_20_23 : HAL.UInt4;
   IRQFROMPAD     : Boolean;
   Reserved_25_25 : HAL.Bit;
   IRQTOPROC      : Boolean;
   Reserved_27_31 : HAL.UInt5;
end record
  with Volatile_Full_Access, Object_Size => 32,
       Bit_Order => System.Low_Order_First;
</code></pre><h5>Record fields</h5><dl><dt>Reserved_0_7<dd><dt>OUTFROMPERI<dd><dt>OUTTOPAD<dd><dt>Reserved_10_11<dd><dt>OEFROMPERI<dd><dt>OETOPAD<dd><dt>Reserved_14_16<dd><dt>INFROMPAD<dd><dt>Reserved_18_18<dd><dt>INTOPERI<dd><dt>Reserved_20_23<dd><dt>IRQFROMPAD<dd><dt>Reserved_25_25<dd><dt>IRQTOPROC<dd><dt>Reserved_27_31<dd></dl><h4 id=bca2933b883ed19c3ae1890748fe00db0096d49c0d6b158866042cdaf01016c6>GPIO_QSPI_SD3_CTRL_FUNCSEL_Field</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SD3_CTRL_FUNCSEL_Field is
  (xip_sd3,
   sio_35,
   null_k)
  with Size => 5;
</code></pre><h5>Enumeration Literal</h5><dl><dt>xip_sd3<dd><dt>sio_35<dd><dt>null_k<dd></dl><h4 id=3e11e1443c45b6813af7a18366c61df737012fd2ceafc8a4ce66a097c4da7aba>GPIO_QSPI_SD3_CTRL_INOVER_Field</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SD3_CTRL_INOVER_Field is
   NORMAL,
   INVERT,
   LOW,
   HIGH)
  with Size => 2;
</code></pre><h5>Enumeration Literal</h5><dl><dt>NORMAL<dd><p>invert the peri input<dt>INVERT<dd><p>drive peri input low<dt>LOW<dd><p>drive peri input high<dt>HIGH<dd></dl><h4 id=7a7b49b8f7f1c33d9aa5b18f200f3f874e0b774055e10da2e5319b9a6defa96a>GPIO_QSPI_SD3_CTRL_IRQOVER_Field</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SD3_CTRL_IRQOVER_Field is
   NORMAL,
   INVERT,
   LOW,
   HIGH)
  with Size => 2;
</code></pre><h5>Enumeration Literal</h5><dl><dt>NORMAL<dd><p>invert the interrupt<dt>INVERT<dd><p>drive interrupt low<dt>LOW<dd><p>drive interrupt high<dt>HIGH<dd></dl><h4 id=95e4619505b016f3e97064160a37401687c211bfec0ec29a52a5945c9be54f8c>GPIO_QSPI_SD3_CTRL_OEOVER_Field</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SD3_CTRL_OEOVER_Field is
   NORMAL,
   INVERT,
   DISABLE,
   ENABLE)
  with Size => 2;
</code></pre><h5>Enumeration Literal</h5><dl><dt>NORMAL<dd><p>drive output enable from inverse of peripheral signal selected by funcsel<dt>INVERT<dd><p>disable output<dt>DISABLE<dd><p>enable output<dt>ENABLE<dd></dl><h4 id=2552cd42472f82b795516c21b7417b08664cc556ebb7dbedee643e4ada86fbfe>GPIO_QSPI_SD3_CTRL_OUTOVER_Field</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SD3_CTRL_OUTOVER_Field is
   NORMAL,
   INVERT,
   LOW,
   HIGH)
  with Size => 2;
</code></pre><h5>Enumeration Literal</h5><dl><dt>NORMAL<dd><p>drive output from inverse of peripheral signal selected by funcsel<dt>INVERT<dd><p>drive output low<dt>LOW<dd><p>drive output high<dt>HIGH<dd></dl><h4 id=6226519cc720ebe58083becaf8058853fd7ec6af161f4f5018b0abb5fe540aac>GPIO_QSPI_SD3_CTRL_Register</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SD3_CTRL_Register is record
   FUNCSEL        : GPIO_QSPI_SD3_CTRL_FUNCSEL_Field :=
                     RP2040_SVD.IO_QSPI.null_k;
   Reserved_5_7   : HAL.UInt3 := 16#0#;
   OUTOVER        : GPIO_QSPI_SD3_CTRL_OUTOVER_Field :=
                     RP2040_SVD.IO_QSPI.NORMAL;
   Reserved_10_11 : HAL.UInt2 := 16#0#;
   OEOVER         : GPIO_QSPI_SD3_CTRL_OEOVER_Field :=
                     RP2040_SVD.IO_QSPI.NORMAL;
   Reserved_14_15 : HAL.UInt2 := 16#0#;
   INOVER         : GPIO_QSPI_SD3_CTRL_INOVER_Field :=
                     RP2040_SVD.IO_QSPI.NORMAL;
   Reserved_18_27 : HAL.UInt10 := 16#0#;
   IRQOVER        : GPIO_QSPI_SD3_CTRL_IRQOVER_Field :=
                     RP2040_SVD.IO_QSPI.NORMAL;
   Reserved_30_31 : HAL.UInt2 := 16#0#;
end record
  with Volatile_Full_Access, Object_Size => 32,
       Bit_Order => System.Low_Order_First;
</code></pre><h5>Record fields</h5><dl><dt>FUNCSEL<dd><dt>Reserved_5_7<dd><dt>OUTOVER<dd><dt>Reserved_10_11<dd><dt>OEOVER<dd><dt>Reserved_14_15<dd><dt>INOVER<dd><dt>Reserved_18_27<dd><dt>IRQOVER<dd><dt>Reserved_30_31<dd></dl><h4 id=ab4cf2657d23586ae815390b1fe5c6496ae7d5adec2296ee637f507fd97a186b>GPIO_QSPI_SD3_STATUS_Register</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SD3_STATUS_Register is record
   Reserved_0_7   : HAL.UInt8;
   OUTFROMPERI    : Boolean;
   OUTTOPAD       : Boolean;
   Reserved_10_11 : HAL.UInt2;
   OEFROMPERI     : Boolean;
   OETOPAD        : Boolean;
   Reserved_14_16 : HAL.UInt3;
   INFROMPAD      : Boolean;
   Reserved_18_18 : HAL.Bit;
   INTOPERI       : Boolean;
   Reserved_20_23 : HAL.UInt4;
   IRQFROMPAD     : Boolean;
   Reserved_25_25 : HAL.Bit;
   IRQTOPROC      : Boolean;
   Reserved_27_31 : HAL.UInt5;
end record
  with Volatile_Full_Access, Object_Size => 32,
       Bit_Order => System.Low_Order_First;
</code></pre><h5>Record fields</h5><dl><dt>Reserved_0_7<dd><dt>OUTFROMPERI<dd><dt>OUTTOPAD<dd><dt>Reserved_10_11<dd><dt>OEFROMPERI<dd><dt>OETOPAD<dd><dt>Reserved_14_16<dd><dt>INFROMPAD<dd><dt>Reserved_18_18<dd><dt>INTOPERI<dd><dt>Reserved_20_23<dd><dt>IRQFROMPAD<dd><dt>Reserved_25_25<dd><dt>IRQTOPROC<dd><dt>Reserved_27_31<dd></dl><h4 id=11051607691ed331a9ec7acf1c830099194342551fbbbd4e14eb6008784bf4be>GPIO_QSPI_SS_CTRL_FUNCSEL_Field</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SS_CTRL_FUNCSEL_Field is
  (xip_ss_n,
   sio_31,
   null_k)
  with Size => 5;
</code></pre><h5>Enumeration Literal</h5><dl><dt>xip_ss_n<dd><dt>sio_31<dd><dt>null_k<dd></dl><h4 id=9280c7086313105395c88722889f121b84c4b8ebd933a03a34e95a6d67792a3c>GPIO_QSPI_SS_CTRL_INOVER_Field</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SS_CTRL_INOVER_Field is
   NORMAL,
   INVERT,
   LOW,
   HIGH)
  with Size => 2;
</code></pre><h5>Enumeration Literal</h5><dl><dt>NORMAL<dd><p>invert the peri input<dt>INVERT<dd><p>drive peri input low<dt>LOW<dd><p>drive peri input high<dt>HIGH<dd></dl><h4 id=d526d2d9de233aa42e9116ddfe093b9e3accc165ab4eff404a258c6521b28a0f>GPIO_QSPI_SS_CTRL_IRQOVER_Field</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SS_CTRL_IRQOVER_Field is
   NORMAL,
   INVERT,
   LOW,
   HIGH)
  with Size => 2;
</code></pre><h5>Enumeration Literal</h5><dl><dt>NORMAL<dd><p>invert the interrupt<dt>INVERT<dd><p>drive interrupt low<dt>LOW<dd><p>drive interrupt high<dt>HIGH<dd></dl><h4 id=79f066950373def68f65a2929c1736d7910a0bcce0b659c37e36d4725deaf30e>GPIO_QSPI_SS_CTRL_OEOVER_Field</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SS_CTRL_OEOVER_Field is
   NORMAL,
   INVERT,
   DISABLE,
   ENABLE)
  with Size => 2;
</code></pre><h5>Enumeration Literal</h5><dl><dt>NORMAL<dd><p>drive output enable from inverse of peripheral signal selected by funcsel<dt>INVERT<dd><p>disable output<dt>DISABLE<dd><p>enable output<dt>ENABLE<dd></dl><h4 id=6d58eb2004fffb0ef65b6fa31ae9e271084f70ff50d07c06e15370b40159ad63>GPIO_QSPI_SS_CTRL_OUTOVER_Field</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SS_CTRL_OUTOVER_Field is
   NORMAL,
   INVERT,
   LOW,
   HIGH)
  with Size => 2;
</code></pre><h5>Enumeration Literal</h5><dl><dt>NORMAL<dd><p>drive output from inverse of peripheral signal selected by funcsel<dt>INVERT<dd><p>drive output low<dt>LOW<dd><p>drive output high<dt>HIGH<dd></dl><h4 id=5fd87d1bff28b184a3c99bc0d11ac03287b1c8947278772ec10dccbd1e48050d>GPIO_QSPI_SS_CTRL_Register</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SS_CTRL_Register is record
   FUNCSEL        : GPIO_QSPI_SS_CTRL_FUNCSEL_Field :=
                     RP2040_SVD.IO_QSPI.null_k;
   Reserved_5_7   : HAL.UInt3 := 16#0#;
   OUTOVER        : GPIO_QSPI_SS_CTRL_OUTOVER_Field :=
                     RP2040_SVD.IO_QSPI.NORMAL;
   Reserved_10_11 : HAL.UInt2 := 16#0#;
   OEOVER         : GPIO_QSPI_SS_CTRL_OEOVER_Field :=
                     RP2040_SVD.IO_QSPI.NORMAL;
   Reserved_14_15 : HAL.UInt2 := 16#0#;
   INOVER         : GPIO_QSPI_SS_CTRL_INOVER_Field :=
                     RP2040_SVD.IO_QSPI.NORMAL;
   Reserved_18_27 : HAL.UInt10 := 16#0#;
   IRQOVER        : GPIO_QSPI_SS_CTRL_IRQOVER_Field :=
                     RP2040_SVD.IO_QSPI.NORMAL;
   Reserved_30_31 : HAL.UInt2 := 16#0#;
end record
  with Volatile_Full_Access, Object_Size => 32,
       Bit_Order => System.Low_Order_First;
</code></pre><h5>Record fields</h5><dl><dt>FUNCSEL<dd><dt>Reserved_5_7<dd><dt>OUTOVER<dd><dt>Reserved_10_11<dd><dt>OEOVER<dd><dt>Reserved_14_15<dd><dt>INOVER<dd><dt>Reserved_18_27<dd><dt>IRQOVER<dd><dt>Reserved_30_31<dd></dl><h4 id=ce12a394f326dafa028a6ad08060ac7978d22ae82371df2bdc4e699d81cd759e>GPIO_QSPI_SS_STATUS_Register</h4><pre class=ada-code-snippet><code>type GPIO_QSPI_SS_STATUS_Register is record
   Reserved_0_7   : HAL.UInt8;
   OUTFROMPERI    : Boolean;
   OUTTOPAD       : Boolean;
   Reserved_10_11 : HAL.UInt2;
   OEFROMPERI     : Boolean;
   OETOPAD        : Boolean;
   Reserved_14_16 : HAL.UInt3;
   INFROMPAD      : Boolean;
   Reserved_18_18 : HAL.Bit;
   INTOPERI       : Boolean;
   Reserved_20_23 : HAL.UInt4;
   IRQFROMPAD     : Boolean;
   Reserved_25_25 : HAL.Bit;
   IRQTOPROC      : Boolean;
   Reserved_27_31 : HAL.UInt5;
end record
  with Volatile_Full_Access, Object_Size => 32,
       Bit_Order => System.Low_Order_First;
</code></pre><h5>Record fields</h5><dl><dt>Reserved_0_7<dd><dt>OUTFROMPERI<dd><dt>OUTTOPAD<dd><dt>Reserved_10_11<dd><dt>OEFROMPERI<dd><dt>OETOPAD<dd><dt>Reserved_14_16<dd><dt>INFROMPAD<dd><dt>Reserved_18_18<dd><dt>INTOPERI<dd><dt>Reserved_20_23<dd><dt>IRQFROMPAD<dd><dt>Reserved_25_25<dd><dt>IRQTOPROC<dd><dt>Reserved_27_31<dd></dl><h4 id=489136278f3ed6f595682d0c8797d32dd8f2f60ece6c33550c1b73d22ebeeddd>INTR_Register</h4><pre class=ada-code-snippet><code>type INTR_Register is record
   GPIO_QSPI_SCLK_LEVEL_LOW  : Boolean := False;
   GPIO_QSPI_SCLK_LEVEL_HIGH : Boolean := False;
   GPIO_QSPI_SCLK_EDGE_LOW   : Boolean := False;
   GPIO_QSPI_SCLK_EDGE_HIGH  : Boolean := False;
   GPIO_QSPI_SS_LEVEL_LOW    : Boolean := False;
   GPIO_QSPI_SS_LEVEL_HIGH   : Boolean := False;
   GPIO_QSPI_SS_EDGE_LOW     : Boolean := False;
   GPIO_QSPI_SS_EDGE_HIGH    : Boolean := False;
   GPIO_QSPI_SD0_LEVEL_LOW   : Boolean := False;
   GPIO_QSPI_SD0_LEVEL_HIGH  : Boolean := False;
   GPIO_QSPI_SD0_EDGE_LOW    : Boolean := False;
   GPIO_QSPI_SD0_EDGE_HIGH   : Boolean := False;
   GPIO_QSPI_SD1_LEVEL_LOW   : Boolean := False;
   GPIO_QSPI_SD1_LEVEL_HIGH  : Boolean := False;
   GPIO_QSPI_SD1_EDGE_LOW    : Boolean := False;
   GPIO_QSPI_SD1_EDGE_HIGH   : Boolean := False;
   GPIO_QSPI_SD2_LEVEL_LOW   : Boolean := False;
   GPIO_QSPI_SD2_LEVEL_HIGH  : Boolean := False;
   GPIO_QSPI_SD2_EDGE_LOW    : Boolean := False;
   GPIO_QSPI_SD2_EDGE_HIGH   : Boolean := False;
   GPIO_QSPI_SD3_LEVEL_LOW   : Boolean := False;
   GPIO_QSPI_SD3_LEVEL_HIGH  : Boolean := False;
   GPIO_QSPI_SD3_EDGE_LOW    : Boolean := False;
   GPIO_QSPI_SD3_EDGE_HIGH   : Boolean := False;
   Reserved_24_31            : HAL.UInt8 := 16#0#;
end record
  with Volatile_Full_Access, Object_Size => 32,
       Bit_Order => System.Low_Order_First;
</code></pre><h5>Record fields</h5><dl><dt>GPIO_QSPI_SCLK_LEVEL_LOW<dd><dt>GPIO_QSPI_SCLK_LEVEL_HIGH<dd><dt>GPIO_QSPI_SCLK_EDGE_LOW<dd><dt>GPIO_QSPI_SCLK_EDGE_HIGH<dd><dt>GPIO_QSPI_SS_LEVEL_LOW<dd><dt>GPIO_QSPI_SS_LEVEL_HIGH<dd><dt>GPIO_QSPI_SS_EDGE_LOW<dd><dt>GPIO_QSPI_SS_EDGE_HIGH<dd><dt>GPIO_QSPI_SD0_LEVEL_LOW<dd><dt>GPIO_QSPI_SD0_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD0_EDGE_LOW<dd><dt>GPIO_QSPI_SD0_EDGE_HIGH<dd><dt>GPIO_QSPI_SD1_LEVEL_LOW<dd><dt>GPIO_QSPI_SD1_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD1_EDGE_LOW<dd><dt>GPIO_QSPI_SD1_EDGE_HIGH<dd><dt>GPIO_QSPI_SD2_LEVEL_LOW<dd><dt>GPIO_QSPI_SD2_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD2_EDGE_LOW<dd><dt>GPIO_QSPI_SD2_EDGE_HIGH<dd><dt>GPIO_QSPI_SD3_LEVEL_LOW<dd><dt>GPIO_QSPI_SD3_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD3_EDGE_LOW<dd><dt>GPIO_QSPI_SD3_EDGE_HIGH<dd><dt>Reserved_24_31<dd></dl><h4 id=78e5d604c57567b9e4aab6b8397d419e45f75e268de7e9ef6ce0ef028cdf88d9>IO_QSPI_Periph</h4><pre class=ada-code-snippet><code>IO_QSPI_Periph : aliased IO_QSPI_Peripheral
  with Import, Address => IO_QSPI_Base;
</code></pre><h4 id=9d7ca3dd3874468e2da8597231e6753e08d716a61ceee88250008f5d11fab5b7>IO_QSPI_Peripheral</h4><pre class=ada-code-snippet><code>type IO_QSPI_Peripheral is record
   GPIO_QSPI_SCLK_STATUS : aliased GPIO_QSPI_SCLK_STATUS_Register;
   GPIO_QSPI_SCLK_CTRL   : aliased GPIO_QSPI_SCLK_CTRL_Register;
   GPIO_QSPI_SS_STATUS   : aliased GPIO_QSPI_SS_STATUS_Register;
   GPIO_QSPI_SS_CTRL     : aliased GPIO_QSPI_SS_CTRL_Register;
   GPIO_QSPI_SD0_STATUS  : aliased GPIO_QSPI_SD0_STATUS_Register;
   GPIO_QSPI_SD0_CTRL    : aliased GPIO_QSPI_SD0_CTRL_Register;
   GPIO_QSPI_SD1_STATUS  : aliased GPIO_QSPI_SD1_STATUS_Register;
   GPIO_QSPI_SD1_CTRL    : aliased GPIO_QSPI_SD1_CTRL_Register;
   GPIO_QSPI_SD2_STATUS  : aliased GPIO_QSPI_SD2_STATUS_Register;
   GPIO_QSPI_SD2_CTRL    : aliased GPIO_QSPI_SD2_CTRL_Register;
   GPIO_QSPI_SD3_STATUS  : aliased GPIO_QSPI_SD3_STATUS_Register;
   GPIO_QSPI_SD3_CTRL    : aliased GPIO_QSPI_SD3_CTRL_Register;
   INTR                  : aliased INTR_Register;
   PROC0_INTE            : aliased PROC0_INTE_Register;
   PROC0_INTF            : aliased PROC0_INTF_Register;
   PROC0_INTS            : aliased PROC0_INTS_Register;
   PROC1_INTE            : aliased PROC1_INTE_Register;
   PROC1_INTF            : aliased PROC1_INTF_Register;
   PROC1_INTS            : aliased PROC1_INTS_Register;
   DORMANT_WAKE_INTE     : aliased DORMANT_WAKE_INTE_Register;
   DORMANT_WAKE_INTF     : aliased DORMANT_WAKE_INTF_Register;
   DORMANT_WAKE_INTS     : aliased DORMANT_WAKE_INTS_Register;
end record
  with Volatile;
</code></pre><h5>Record fields</h5><dl><dt>GPIO_QSPI_SCLK_STATUS<dd><dt>GPIO_QSPI_SCLK_CTRL<dd><dt>GPIO_QSPI_SS_STATUS<dd><dt>GPIO_QSPI_SS_CTRL<dd><dt>GPIO_QSPI_SD0_STATUS<dd><dt>GPIO_QSPI_SD0_CTRL<dd><dt>GPIO_QSPI_SD1_STATUS<dd><dt>GPIO_QSPI_SD1_CTRL<dd><dt>GPIO_QSPI_SD2_STATUS<dd><dt>GPIO_QSPI_SD2_CTRL<dd><dt>GPIO_QSPI_SD3_STATUS<dd><dt>GPIO_QSPI_SD3_CTRL<dd><dt>INTR<dd><dt>PROC0_INTE<dd><dt>PROC0_INTF<dd><dt>PROC0_INTS<dd><dt>PROC1_INTE<dd><dt>PROC1_INTF<dd><dt>PROC1_INTS<dd><dt>DORMANT_WAKE_INTE<dd><dt>DORMANT_WAKE_INTF<dd><dt>DORMANT_WAKE_INTS<dd></dl><h4 id=861b058ade46630cfaccdd83c64360236c68e44f484ee12518d025e38c09dd12>PROC0_INTE_Register</h4><pre class=ada-code-snippet><code>type PROC0_INTE_Register is record
   GPIO_QSPI_SCLK_LEVEL_LOW  : Boolean := False;
   GPIO_QSPI_SCLK_LEVEL_HIGH : Boolean := False;
   GPIO_QSPI_SCLK_EDGE_LOW   : Boolean := False;
   GPIO_QSPI_SCLK_EDGE_HIGH  : Boolean := False;
   GPIO_QSPI_SS_LEVEL_LOW    : Boolean := False;
   GPIO_QSPI_SS_LEVEL_HIGH   : Boolean := False;
   GPIO_QSPI_SS_EDGE_LOW     : Boolean := False;
   GPIO_QSPI_SS_EDGE_HIGH    : Boolean := False;
   GPIO_QSPI_SD0_LEVEL_LOW   : Boolean := False;
   GPIO_QSPI_SD0_LEVEL_HIGH  : Boolean := False;
   GPIO_QSPI_SD0_EDGE_LOW    : Boolean := False;
   GPIO_QSPI_SD0_EDGE_HIGH   : Boolean := False;
   GPIO_QSPI_SD1_LEVEL_LOW   : Boolean := False;
   GPIO_QSPI_SD1_LEVEL_HIGH  : Boolean := False;
   GPIO_QSPI_SD1_EDGE_LOW    : Boolean := False;
   GPIO_QSPI_SD1_EDGE_HIGH   : Boolean := False;
   GPIO_QSPI_SD2_LEVEL_LOW   : Boolean := False;
   GPIO_QSPI_SD2_LEVEL_HIGH  : Boolean := False;
   GPIO_QSPI_SD2_EDGE_LOW    : Boolean := False;
   GPIO_QSPI_SD2_EDGE_HIGH   : Boolean := False;
   GPIO_QSPI_SD3_LEVEL_LOW   : Boolean := False;
   GPIO_QSPI_SD3_LEVEL_HIGH  : Boolean := False;
   GPIO_QSPI_SD3_EDGE_LOW    : Boolean := False;
   GPIO_QSPI_SD3_EDGE_HIGH   : Boolean := False;
   Reserved_24_31            : HAL.UInt8 := 16#0#;
end record
  with Volatile_Full_Access, Object_Size => 32,
       Bit_Order => System.Low_Order_First;
</code></pre><h5>Record fields</h5><dl><dt>GPIO_QSPI_SCLK_LEVEL_LOW<dd><dt>GPIO_QSPI_SCLK_LEVEL_HIGH<dd><dt>GPIO_QSPI_SCLK_EDGE_LOW<dd><dt>GPIO_QSPI_SCLK_EDGE_HIGH<dd><dt>GPIO_QSPI_SS_LEVEL_LOW<dd><dt>GPIO_QSPI_SS_LEVEL_HIGH<dd><dt>GPIO_QSPI_SS_EDGE_LOW<dd><dt>GPIO_QSPI_SS_EDGE_HIGH<dd><dt>GPIO_QSPI_SD0_LEVEL_LOW<dd><dt>GPIO_QSPI_SD0_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD0_EDGE_LOW<dd><dt>GPIO_QSPI_SD0_EDGE_HIGH<dd><dt>GPIO_QSPI_SD1_LEVEL_LOW<dd><dt>GPIO_QSPI_SD1_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD1_EDGE_LOW<dd><dt>GPIO_QSPI_SD1_EDGE_HIGH<dd><dt>GPIO_QSPI_SD2_LEVEL_LOW<dd><dt>GPIO_QSPI_SD2_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD2_EDGE_LOW<dd><dt>GPIO_QSPI_SD2_EDGE_HIGH<dd><dt>GPIO_QSPI_SD3_LEVEL_LOW<dd><dt>GPIO_QSPI_SD3_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD3_EDGE_LOW<dd><dt>GPIO_QSPI_SD3_EDGE_HIGH<dd><dt>Reserved_24_31<dd></dl><h4 id=cc62d3aa834cf8bb9cc0baade0e370c39a8d3800cb4f18bd7a0fe2971ddfbc68>PROC0_INTF_Register</h4><pre class=ada-code-snippet><code>type PROC0_INTF_Register is record
   GPIO_QSPI_SCLK_LEVEL_LOW  : Boolean := False;
   GPIO_QSPI_SCLK_LEVEL_HIGH : Boolean := False;
   GPIO_QSPI_SCLK_EDGE_LOW   : Boolean := False;
   GPIO_QSPI_SCLK_EDGE_HIGH  : Boolean := False;
   GPIO_QSPI_SS_LEVEL_LOW    : Boolean := False;
   GPIO_QSPI_SS_LEVEL_HIGH   : Boolean := False;
   GPIO_QSPI_SS_EDGE_LOW     : Boolean := False;
   GPIO_QSPI_SS_EDGE_HIGH    : Boolean := False;
   GPIO_QSPI_SD0_LEVEL_LOW   : Boolean := False;
   GPIO_QSPI_SD0_LEVEL_HIGH  : Boolean := False;
   GPIO_QSPI_SD0_EDGE_LOW    : Boolean := False;
   GPIO_QSPI_SD0_EDGE_HIGH   : Boolean := False;
   GPIO_QSPI_SD1_LEVEL_LOW   : Boolean := False;
   GPIO_QSPI_SD1_LEVEL_HIGH  : Boolean := False;
   GPIO_QSPI_SD1_EDGE_LOW    : Boolean := False;
   GPIO_QSPI_SD1_EDGE_HIGH   : Boolean := False;
   GPIO_QSPI_SD2_LEVEL_LOW   : Boolean := False;
   GPIO_QSPI_SD2_LEVEL_HIGH  : Boolean := False;
   GPIO_QSPI_SD2_EDGE_LOW    : Boolean := False;
   GPIO_QSPI_SD2_EDGE_HIGH   : Boolean := False;
   GPIO_QSPI_SD3_LEVEL_LOW   : Boolean := False;
   GPIO_QSPI_SD3_LEVEL_HIGH  : Boolean := False;
   GPIO_QSPI_SD3_EDGE_LOW    : Boolean := False;
   GPIO_QSPI_SD3_EDGE_HIGH   : Boolean := False;
   Reserved_24_31            : HAL.UInt8 := 16#0#;
end record
  with Volatile_Full_Access, Object_Size => 32,
       Bit_Order => System.Low_Order_First;
</code></pre><h5>Record fields</h5><dl><dt>GPIO_QSPI_SCLK_LEVEL_LOW<dd><dt>GPIO_QSPI_SCLK_LEVEL_HIGH<dd><dt>GPIO_QSPI_SCLK_EDGE_LOW<dd><dt>GPIO_QSPI_SCLK_EDGE_HIGH<dd><dt>GPIO_QSPI_SS_LEVEL_LOW<dd><dt>GPIO_QSPI_SS_LEVEL_HIGH<dd><dt>GPIO_QSPI_SS_EDGE_LOW<dd><dt>GPIO_QSPI_SS_EDGE_HIGH<dd><dt>GPIO_QSPI_SD0_LEVEL_LOW<dd><dt>GPIO_QSPI_SD0_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD0_EDGE_LOW<dd><dt>GPIO_QSPI_SD0_EDGE_HIGH<dd><dt>GPIO_QSPI_SD1_LEVEL_LOW<dd><dt>GPIO_QSPI_SD1_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD1_EDGE_LOW<dd><dt>GPIO_QSPI_SD1_EDGE_HIGH<dd><dt>GPIO_QSPI_SD2_LEVEL_LOW<dd><dt>GPIO_QSPI_SD2_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD2_EDGE_LOW<dd><dt>GPIO_QSPI_SD2_EDGE_HIGH<dd><dt>GPIO_QSPI_SD3_LEVEL_LOW<dd><dt>GPIO_QSPI_SD3_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD3_EDGE_LOW<dd><dt>GPIO_QSPI_SD3_EDGE_HIGH<dd><dt>Reserved_24_31<dd></dl><h4 id=3f703c9e0b1daa1d369ffa694ac165e8cfdb10685a3cae5c54c2ec857036278e>PROC0_INTS_Register</h4><pre class=ada-code-snippet><code>type PROC0_INTS_Register is record
   GPIO_QSPI_SCLK_LEVEL_LOW  : Boolean;
   GPIO_QSPI_SCLK_LEVEL_HIGH : Boolean;
   GPIO_QSPI_SCLK_EDGE_LOW   : Boolean;
   GPIO_QSPI_SCLK_EDGE_HIGH  : Boolean;
   GPIO_QSPI_SS_LEVEL_LOW    : Boolean;
   GPIO_QSPI_SS_LEVEL_HIGH   : Boolean;
   GPIO_QSPI_SS_EDGE_LOW     : Boolean;
   GPIO_QSPI_SS_EDGE_HIGH    : Boolean;
   GPIO_QSPI_SD0_LEVEL_LOW   : Boolean;
   GPIO_QSPI_SD0_LEVEL_HIGH  : Boolean;
   GPIO_QSPI_SD0_EDGE_LOW    : Boolean;
   GPIO_QSPI_SD0_EDGE_HIGH   : Boolean;
   GPIO_QSPI_SD1_LEVEL_LOW   : Boolean;
   GPIO_QSPI_SD1_LEVEL_HIGH  : Boolean;
   GPIO_QSPI_SD1_EDGE_LOW    : Boolean;
   GPIO_QSPI_SD1_EDGE_HIGH   : Boolean;
   GPIO_QSPI_SD2_LEVEL_LOW   : Boolean;
   GPIO_QSPI_SD2_LEVEL_HIGH  : Boolean;
   GPIO_QSPI_SD2_EDGE_LOW    : Boolean;
   GPIO_QSPI_SD2_EDGE_HIGH   : Boolean;
   GPIO_QSPI_SD3_LEVEL_LOW   : Boolean;
   GPIO_QSPI_SD3_LEVEL_HIGH  : Boolean;
   GPIO_QSPI_SD3_EDGE_LOW    : Boolean;
   GPIO_QSPI_SD3_EDGE_HIGH   : Boolean;
   Reserved_24_31            : HAL.UInt8;
end record
  with Volatile_Full_Access, Object_Size => 32,
       Bit_Order => System.Low_Order_First;
</code></pre><h5>Record fields</h5><dl><dt>GPIO_QSPI_SCLK_LEVEL_LOW<dd><dt>GPIO_QSPI_SCLK_LEVEL_HIGH<dd><dt>GPIO_QSPI_SCLK_EDGE_LOW<dd><dt>GPIO_QSPI_SCLK_EDGE_HIGH<dd><dt>GPIO_QSPI_SS_LEVEL_LOW<dd><dt>GPIO_QSPI_SS_LEVEL_HIGH<dd><dt>GPIO_QSPI_SS_EDGE_LOW<dd><dt>GPIO_QSPI_SS_EDGE_HIGH<dd><dt>GPIO_QSPI_SD0_LEVEL_LOW<dd><dt>GPIO_QSPI_SD0_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD0_EDGE_LOW<dd><dt>GPIO_QSPI_SD0_EDGE_HIGH<dd><dt>GPIO_QSPI_SD1_LEVEL_LOW<dd><dt>GPIO_QSPI_SD1_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD1_EDGE_LOW<dd><dt>GPIO_QSPI_SD1_EDGE_HIGH<dd><dt>GPIO_QSPI_SD2_LEVEL_LOW<dd><dt>GPIO_QSPI_SD2_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD2_EDGE_LOW<dd><dt>GPIO_QSPI_SD2_EDGE_HIGH<dd><dt>GPIO_QSPI_SD3_LEVEL_LOW<dd><dt>GPIO_QSPI_SD3_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD3_EDGE_LOW<dd><dt>GPIO_QSPI_SD3_EDGE_HIGH<dd><dt>Reserved_24_31<dd></dl><h4 id=a46493865e7d5f77502974c0aff3f99e39d1caf8e811bb079a799c90fa54e51b>PROC1_INTE_Register</h4><pre class=ada-code-snippet><code>type PROC1_INTE_Register is record
   GPIO_QSPI_SCLK_LEVEL_LOW  : Boolean := False;
   GPIO_QSPI_SCLK_LEVEL_HIGH : Boolean := False;
   GPIO_QSPI_SCLK_EDGE_LOW   : Boolean := False;
   GPIO_QSPI_SCLK_EDGE_HIGH  : Boolean := False;
   GPIO_QSPI_SS_LEVEL_LOW    : Boolean := False;
   GPIO_QSPI_SS_LEVEL_HIGH   : Boolean := False;
   GPIO_QSPI_SS_EDGE_LOW     : Boolean := False;
   GPIO_QSPI_SS_EDGE_HIGH    : Boolean := False;
   GPIO_QSPI_SD0_LEVEL_LOW   : Boolean := False;
   GPIO_QSPI_SD0_LEVEL_HIGH  : Boolean := False;
   GPIO_QSPI_SD0_EDGE_LOW    : Boolean := False;
   GPIO_QSPI_SD0_EDGE_HIGH   : Boolean := False;
   GPIO_QSPI_SD1_LEVEL_LOW   : Boolean := False;
   GPIO_QSPI_SD1_LEVEL_HIGH  : Boolean := False;
   GPIO_QSPI_SD1_EDGE_LOW    : Boolean := False;
   GPIO_QSPI_SD1_EDGE_HIGH   : Boolean := False;
   GPIO_QSPI_SD2_LEVEL_LOW   : Boolean := False;
   GPIO_QSPI_SD2_LEVEL_HIGH  : Boolean := False;
   GPIO_QSPI_SD2_EDGE_LOW    : Boolean := False;
   GPIO_QSPI_SD2_EDGE_HIGH   : Boolean := False;
   GPIO_QSPI_SD3_LEVEL_LOW   : Boolean := False;
   GPIO_QSPI_SD3_LEVEL_HIGH  : Boolean := False;
   GPIO_QSPI_SD3_EDGE_LOW    : Boolean := False;
   GPIO_QSPI_SD3_EDGE_HIGH   : Boolean := False;
   Reserved_24_31            : HAL.UInt8 := 16#0#;
end record
  with Volatile_Full_Access, Object_Size => 32,
       Bit_Order => System.Low_Order_First;
</code></pre><h5>Record fields</h5><dl><dt>GPIO_QSPI_SCLK_LEVEL_LOW<dd><dt>GPIO_QSPI_SCLK_LEVEL_HIGH<dd><dt>GPIO_QSPI_SCLK_EDGE_LOW<dd><dt>GPIO_QSPI_SCLK_EDGE_HIGH<dd><dt>GPIO_QSPI_SS_LEVEL_LOW<dd><dt>GPIO_QSPI_SS_LEVEL_HIGH<dd><dt>GPIO_QSPI_SS_EDGE_LOW<dd><dt>GPIO_QSPI_SS_EDGE_HIGH<dd><dt>GPIO_QSPI_SD0_LEVEL_LOW<dd><dt>GPIO_QSPI_SD0_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD0_EDGE_LOW<dd><dt>GPIO_QSPI_SD0_EDGE_HIGH<dd><dt>GPIO_QSPI_SD1_LEVEL_LOW<dd><dt>GPIO_QSPI_SD1_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD1_EDGE_LOW<dd><dt>GPIO_QSPI_SD1_EDGE_HIGH<dd><dt>GPIO_QSPI_SD2_LEVEL_LOW<dd><dt>GPIO_QSPI_SD2_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD2_EDGE_LOW<dd><dt>GPIO_QSPI_SD2_EDGE_HIGH<dd><dt>GPIO_QSPI_SD3_LEVEL_LOW<dd><dt>GPIO_QSPI_SD3_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD3_EDGE_LOW<dd><dt>GPIO_QSPI_SD3_EDGE_HIGH<dd><dt>Reserved_24_31<dd></dl><h4 id=e46ec19334c0b38fc4495af7fcc4e362f7f107880fc18c6c18b46eea2859d147>PROC1_INTF_Register</h4><pre class=ada-code-snippet><code>type PROC1_INTF_Register is record
   GPIO_QSPI_SCLK_LEVEL_LOW  : Boolean := False;
   GPIO_QSPI_SCLK_LEVEL_HIGH : Boolean := False;
   GPIO_QSPI_SCLK_EDGE_LOW   : Boolean := False;
   GPIO_QSPI_SCLK_EDGE_HIGH  : Boolean := False;
   GPIO_QSPI_SS_LEVEL_LOW    : Boolean := False;
   GPIO_QSPI_SS_LEVEL_HIGH   : Boolean := False;
   GPIO_QSPI_SS_EDGE_LOW     : Boolean := False;
   GPIO_QSPI_SS_EDGE_HIGH    : Boolean := False;
   GPIO_QSPI_SD0_LEVEL_LOW   : Boolean := False;
   GPIO_QSPI_SD0_LEVEL_HIGH  : Boolean := False;
   GPIO_QSPI_SD0_EDGE_LOW    : Boolean := False;
   GPIO_QSPI_SD0_EDGE_HIGH   : Boolean := False;
   GPIO_QSPI_SD1_LEVEL_LOW   : Boolean := False;
   GPIO_QSPI_SD1_LEVEL_HIGH  : Boolean := False;
   GPIO_QSPI_SD1_EDGE_LOW    : Boolean := False;
   GPIO_QSPI_SD1_EDGE_HIGH   : Boolean := False;
   GPIO_QSPI_SD2_LEVEL_LOW   : Boolean := False;
   GPIO_QSPI_SD2_LEVEL_HIGH  : Boolean := False;
   GPIO_QSPI_SD2_EDGE_LOW    : Boolean := False;
   GPIO_QSPI_SD2_EDGE_HIGH   : Boolean := False;
   GPIO_QSPI_SD3_LEVEL_LOW   : Boolean := False;
   GPIO_QSPI_SD3_LEVEL_HIGH  : Boolean := False;
   GPIO_QSPI_SD3_EDGE_LOW    : Boolean := False;
   GPIO_QSPI_SD3_EDGE_HIGH   : Boolean := False;
   Reserved_24_31            : HAL.UInt8 := 16#0#;
end record
  with Volatile_Full_Access, Object_Size => 32,
       Bit_Order => System.Low_Order_First;
</code></pre><h5>Record fields</h5><dl><dt>GPIO_QSPI_SCLK_LEVEL_LOW<dd><dt>GPIO_QSPI_SCLK_LEVEL_HIGH<dd><dt>GPIO_QSPI_SCLK_EDGE_LOW<dd><dt>GPIO_QSPI_SCLK_EDGE_HIGH<dd><dt>GPIO_QSPI_SS_LEVEL_LOW<dd><dt>GPIO_QSPI_SS_LEVEL_HIGH<dd><dt>GPIO_QSPI_SS_EDGE_LOW<dd><dt>GPIO_QSPI_SS_EDGE_HIGH<dd><dt>GPIO_QSPI_SD0_LEVEL_LOW<dd><dt>GPIO_QSPI_SD0_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD0_EDGE_LOW<dd><dt>GPIO_QSPI_SD0_EDGE_HIGH<dd><dt>GPIO_QSPI_SD1_LEVEL_LOW<dd><dt>GPIO_QSPI_SD1_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD1_EDGE_LOW<dd><dt>GPIO_QSPI_SD1_EDGE_HIGH<dd><dt>GPIO_QSPI_SD2_LEVEL_LOW<dd><dt>GPIO_QSPI_SD2_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD2_EDGE_LOW<dd><dt>GPIO_QSPI_SD2_EDGE_HIGH<dd><dt>GPIO_QSPI_SD3_LEVEL_LOW<dd><dt>GPIO_QSPI_SD3_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD3_EDGE_LOW<dd><dt>GPIO_QSPI_SD3_EDGE_HIGH<dd><dt>Reserved_24_31<dd></dl><h4 id=90c5609f1286544afa37f9c59d8e66f28f9901b1c8c1625db41ed58f3c22f1a2>PROC1_INTS_Register</h4><pre class=ada-code-snippet><code>type PROC1_INTS_Register is record
   GPIO_QSPI_SCLK_LEVEL_LOW  : Boolean;
   GPIO_QSPI_SCLK_LEVEL_HIGH : Boolean;
   GPIO_QSPI_SCLK_EDGE_LOW   : Boolean;
   GPIO_QSPI_SCLK_EDGE_HIGH  : Boolean;
   GPIO_QSPI_SS_LEVEL_LOW    : Boolean;
   GPIO_QSPI_SS_LEVEL_HIGH   : Boolean;
   GPIO_QSPI_SS_EDGE_LOW     : Boolean;
   GPIO_QSPI_SS_EDGE_HIGH    : Boolean;
   GPIO_QSPI_SD0_LEVEL_LOW   : Boolean;
   GPIO_QSPI_SD0_LEVEL_HIGH  : Boolean;
   GPIO_QSPI_SD0_EDGE_LOW    : Boolean;
   GPIO_QSPI_SD0_EDGE_HIGH   : Boolean;
   GPIO_QSPI_SD1_LEVEL_LOW   : Boolean;
   GPIO_QSPI_SD1_LEVEL_HIGH  : Boolean;
   GPIO_QSPI_SD1_EDGE_LOW    : Boolean;
   GPIO_QSPI_SD1_EDGE_HIGH   : Boolean;
   GPIO_QSPI_SD2_LEVEL_LOW   : Boolean;
   GPIO_QSPI_SD2_LEVEL_HIGH  : Boolean;
   GPIO_QSPI_SD2_EDGE_LOW    : Boolean;
   GPIO_QSPI_SD2_EDGE_HIGH   : Boolean;
   GPIO_QSPI_SD3_LEVEL_LOW   : Boolean;
   GPIO_QSPI_SD3_LEVEL_HIGH  : Boolean;
   GPIO_QSPI_SD3_EDGE_LOW    : Boolean;
   GPIO_QSPI_SD3_EDGE_HIGH   : Boolean;
   Reserved_24_31            : HAL.UInt8;
end record
  with Volatile_Full_Access, Object_Size => 32,
       Bit_Order => System.Low_Order_First;
</code></pre><h5>Record fields</h5><dl><dt>GPIO_QSPI_SCLK_LEVEL_LOW<dd><dt>GPIO_QSPI_SCLK_LEVEL_HIGH<dd><dt>GPIO_QSPI_SCLK_EDGE_LOW<dd><dt>GPIO_QSPI_SCLK_EDGE_HIGH<dd><dt>GPIO_QSPI_SS_LEVEL_LOW<dd><dt>GPIO_QSPI_SS_LEVEL_HIGH<dd><dt>GPIO_QSPI_SS_EDGE_LOW<dd><dt>GPIO_QSPI_SS_EDGE_HIGH<dd><dt>GPIO_QSPI_SD0_LEVEL_LOW<dd><dt>GPIO_QSPI_SD0_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD0_EDGE_LOW<dd><dt>GPIO_QSPI_SD0_EDGE_HIGH<dd><dt>GPIO_QSPI_SD1_LEVEL_LOW<dd><dt>GPIO_QSPI_SD1_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD1_EDGE_LOW<dd><dt>GPIO_QSPI_SD1_EDGE_HIGH<dd><dt>GPIO_QSPI_SD2_LEVEL_LOW<dd><dt>GPIO_QSPI_SD2_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD2_EDGE_LOW<dd><dt>GPIO_QSPI_SD2_EDGE_HIGH<dd><dt>GPIO_QSPI_SD3_LEVEL_LOW<dd><dt>GPIO_QSPI_SD3_LEVEL_HIGH<dd><dt>GPIO_QSPI_SD3_EDGE_LOW<dd><dt>GPIO_QSPI_SD3_EDGE_HIGH<dd><dt>Reserved_24_31<dd></dl>