# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../sources/utils.vhd" \
"../../../../sources/register_32.vhd" \
"../../../../Mips Processor.srcs/sim_register_32/new/register_32_testbench.vhd" \

# Do not sort compile order
nosort
