<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>DFSR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">DFSR, Data Fault Status Register</h1><p>The DFSR characteristics are:</p><h2>Purpose</h2>
          <p>Holds status information about the last data fault.</p>
        <p>This 
        register
       is part of the Exception and fault handling registers functional group.</p><h2>Configuration</h2><p>
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>DFSR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The DFSR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#FnV">FnV</a></td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#CM">CM</a></td><td class="lr" colspan="1"><a href="#ExT">ExT</a></td><td class="lr" colspan="1"><a href="#WnR">WnR</a></td><td class="r">0</td><td class="lr" colspan="1"><a href="#LPAE">LPAE</a></td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="6"><a href="#STATUS">STATUS</a></td></tr></tbody></table><h4 id="0">
                Bits [31:17]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="FnV">FnV, bit [16]
              </h4>
              <p>FAR not Valid, for a Synchronous external abort.</p>
            <table class="valuetable"><tr><th>FnV</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p><a href="AArch32-dfar.html">DFAR</a> is valid.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p><a href="AArch32-dfar.html">DFAR</a> is not valid, and holds an <span class="arm-defined-word">UNKNOWN</span> value.</p>
                </td></tr></table>
              <p>This field is only valid for a Synchronous external abort. It is <span class="arm-defined-word">RES0</span> for all other Data Abort exceptions.</p>
            <h4 id="0">
                Bits [15:14]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="CM">CM, bit [13]
              </h4>
              <p>Cache maintenance fault. For synchronous faults, this bit indicates whether a cache maintenance instruction generated the fault. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>CM</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Abort not caused by execution of a cache maintenance instruction.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Abort caused by execution of a cache maintenance instruction.</p>
                </td></tr></table>
              <p>On an asynchronous fault, this bit is <span class="arm-defined-word">UNKNOWN</span>.</p>
            <h4 id="ExT">ExT, bit [12]
              </h4>
              <p>External abort type. This bit can be used to provide an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> classification of external aborts.</p>
            
              <p>In an implementation that does not provide any classification of external aborts, this bit is <span class="arm-defined-word">RES0</span>.</p>
            
              <p>For aborts other than external aborts this bit always returns 0.</p>
            <h4 id="WnR">WnR, bit [11]
              </h4>
              <p>Write not Read bit. Indicates whether the abort was caused by a write or a read instruction. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>WnR</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Abort caused by a read instruction.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Abort caused by a write instruction.</p>
                </td></tr></table>
              <p>For faults on the cache maintenance and address translation System instructions in the (coproc==<span class="binarynumber">1111</span>) encoding space this bit always returns a value of 1.</p>
            <h4 id="0">
                Bit [10]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="LPAE">LPAE, bit [9]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES1</span>.</p>
            <h4 id="0">
                Bits [8:6]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="STATUS">STATUS, bits [5:0]
                  </h4>
              <p>Fault status bits. Possible values of this field are:</p>
            <table class="valuetable"><tr><th>STATUS</th><th>Meaning</th></tr><tr><td class="bitfield">000100</td><td>
                  <p>Background fault or Translation fault</p>
                </td></tr><tr><td class="bitfield">001100</td><td>
                  <p>Permission fault</p>
                </td></tr><tr><td class="bitfield">010000</td><td>
                  <p>Synchronous external abort, other than synchronous parity or ECC error</p>
                </td></tr><tr><td class="bitfield">010001</td><td>
                  <p>SError interrupt</p>
                </td></tr><tr><td class="bitfield">011000</td><td>
                  <p>Synchronous parity or ECC error on memory access</p>
                </td></tr><tr><td class="bitfield">011001</td><td>
                  <p>SError parity or ECC error on memory access</p>
                </td></tr><tr><td class="bitfield">100001</td><td>
                  <p>Alignment fault</p>
                </td></tr><tr><td class="bitfield">100010</td><td>
                  <p>Debug exception</p>
                </td></tr><tr><td class="bitfield">110100</td><td>
                  <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span> fault (Cache lockdown fault)</p>
                </td></tr><tr><td class="bitfield">110101</td><td>
                  <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span> fault (Unsupported Exclusive access fault)</p>
                </td></tr></table>
              <p>All other values are reserved.</p>
            <div class="access_mechanisms"><h2>Accessing the DFSR</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  
    &lt;syntax&gt;</p></div><div class="access_instruction"><p>This register can be written using MCR with the following syntax:</p><p class="asm-code">MCR  
    &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c5, c0, 0</td><td>000</td><td>000</td><td>0101</td><td>1111</td><td>0000</td></tr></table><ul></ul></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th rowspan="2">
        &lt;syntax&gt;
      </th><th class="accessibility_control" colspan="1">
          Control
        </th><th colspan="3">
        Accessibility
      </th></tr><tr><th class="accessibility_control">TGE</th><th>EL0</th><th>EL1</th><th>EL2</th></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c5, c0, 0</td><td class="accessibility_control">0</td><td>
        -
      </td><td>RW</td><td>RW</td></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c5, c0, 0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td></tr></table><h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when accessing this register.</p></div><p>
        When
        EL2 is implemented
        :
      </p><ul><li><p>If <a href="AArch32-hcr.html">HCR</a>.TVM==1, write accesses to this register from EL1 are trapped to Hyp mode.</p></li><li><p>If <a href="AArch32-hcr.html">HCR</a>.TRVM==1, read accesses to this register from EL1 are trapped to Hyp mode.</p></li><li><p>If <a href="AArch32-hstr.html">HSTR</a>.T5==1, accesses to this register from EL1 are trapped to Hyp mode.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">10/08/2016 10:36</p><p class="copyconf">Copyright © 2010-2016 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
