/* Sample devicetree macros produced by gen_defines.py */
#define DT_N_S_soc_S_i2c_0_PATH "/soc/i2c@0"
#define DT_N_S_soc_S_i2c_0_FULL_NAME "i2c@0"
#define DT_N_S_soc_S_i2c_0_PARENT DT_N_S_soc
#define DT_N_S_soc_S_i2c_0_P_current_speed 100000
#define DT_N_S_soc_S_i2c_0_P_current_speed_IDX_0 100000
#define DT_N_S_soc_S_i2c_0_P_current_speed_ENUM_IDX 0
#define DT_N_S_soc_S_i2c_0_P_current_speed_ENUM_VAL_default_EXISTS 1
#define DT_N_S_soc_S_i2c_0_P_current_speed_FOREACH_PROP_ELEM(fn) fn(0)
#define DT_N_S_soc_S_i2c_0_P_current_speed_FOREACH_PROP_ELEM_SEP(fn, sep) fn(0)
#define DT_N_S_soc_S_i2c_0_P_current_speed_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(0)
#define DT_N_S_soc_S_i2c_0_P_current_speed_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(0)
#define DT_N_S_soc_S_i2c_0_P_current_speed_IDX_0_VAL_address 0x0
#define DT_N_S_soc_S_i2c_0_P_current_speed_IDX_0_VAL_address_EXISTS 1
#define DT_N_S_soc_S_i2c_0_P_reg_LEN 1
#define DT_N_S_soc_S_i2c_0_PINCTRL_NUM 2
#define DT_N_S_soc_S_i2c_0_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_0_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_i2c_0_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_i2c_0_PINCTRL_NAME_default_IDX_0_PH DT_N_S_pinmux_S_default
#define DT_N_S_soc_S_i2c_0_GPIO_HOGS_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_0_GPIO_HOGS_IDX_0_PH DT_N_S_soc_S_gpio_0
#define DT_N_S_soc_S_i2c_0_GPIO_HOGS_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_i2c_0_GPIO_HOGS_IDX_0_VAL_pin 3
#define DT_N_S_soc_S_i2c_0_GPIO_HOGS_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_i2c_0_GPIO_HOGS_IDX_0_VAL_flags 16
#define DT_N_S_soc_S_i2c_0_REG_NUM 1
#define DT_N_S_soc_S_i2c_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_0_REG_IDX_0_VAL_ADDRESS 0x0
#define DT_N_S_soc_S_i2c_0_REG_IDX_0_VAL_SIZE 0x10
#define DT_N_S_soc_S_i2c_0_REG_NAME_control_VAL_ADDRESS 0x0
#define DT_N_S_soc_S_i2c_0_REG_NAME_control_VAL_SIZE 0x10
#define DT_N_S_soc_S_i2c_0_REG_NAME_control_EXISTS 1
#define DT_N_S_soc_S_i2c_0_IRQ_NUM 1
#define DT_N_S_soc_S_i2c_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_i2c_0_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_0_IRQ_IDX_0_VAL_irq 24
#define DT_N_S_soc_S_i2c_0_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_0_IRQ_NAME_main_VAL_irq 24
#define DT_N_S_soc_S_i2c_0_IRQ_NAME_main_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c_0_IRQ_NAME_main_CONTROLLER DT_N_S_soc_S_intc
#define DT_N_S_soc_S_i2c_0_RANGES_NUM 1
#define DT_N_S_soc_S_i2c_0_RANGES_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_0_RANGES_IDX_0_VAL_CHILD_BUS_FLAGS_EXISTS 1
#define DT_N_S_soc_S_i2c_0_RANGES_IDX_0_VAL_CHILD_BUS_FLAGS 2
#define DT_N_S_soc_S_i2c_0_RANGES_IDX_0_VAL_CHILD_BUS_ADDRESS 0
#define DT_N_S_soc_S_i2c_0_RANGES_IDX_0_VAL_PARENT_BUS_ADDRESS 0
#define DT_N_S_soc_S_i2c_0_RANGES_IDX_0_VAL_LENGTH 0
#define DT_N_S_soc_S_i2c_0_FOREACH_RANGE(fn) fn(0)
#define DT_N_S_soc_S_i2c_0_PARTITION_ID0 0
#define DT_N_S_soc_S_i2c_0_COMPAT_MATCHES_vnd_device 1
#define DT_N_S_soc_S_i2c_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_0_COMPAT_VENDOR_IDX_0 0
#define DT_N_S_soc_S_i2c_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c_0_COMPAT_MODEL_IDX_0 0
#define DT_N_S_soc_S_i2c_0_P_status_FOREACH_PROP_ELEM(fn) fn(status)
#define DT_N_S_soc_S_i2c_0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(status)
#define DT_N_S_soc_S_i2c_0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(status)
#define DT_N_S_soc_S_i2c_0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(status)
#define DT_N_S_soc_S_i2c_0_CHILD_NUM 2
#define DT_N_S_soc_S_i2c_0_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_i2c_0_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_i2c_0_S_child)
#define DT_N_S_soc_S_i2c_0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_0_S_child)
#define DT_N_S_soc_S_i2c_0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_0_S_child)
#define DT_N_S_soc_S_i2c_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_0_S_child)
#define DT_N_S_soc_S_i2c_0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_i2c_0_S_child)
#define DT_N_S_soc_S_i2c_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_i2c_0_S_child)
#define DT_N_S_soc_S_i2c_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c_0_S_child)
#define DT_N_S_soc_S_i2c_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c_0_S_child)
#define DT_N_S_soc_S_i2c_0_FOREACH_NODELABEL(fn) fn(i2c0)
#define DT_N_S_soc_S_i2c_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2c_0_CHILD_IDX 0
#define DT_N_S_soc_S_i2c_0_STATUS_okay 1
#define DT_N_S_soc_S_i2c_0_ORD 5
#define DT_N_S_soc_S_i2c_0_REQUIRES_ORDS {5}
#define DT_N_S_soc_S_i2c_0_SUPPORTS_ORDS {1, 2}
#define DT_N_ALIAS_i2c0 DT_N_S_soc_S_i2c_0
#define DT_N_NODELABEL_i2c0 DT_N_S_soc_S_i2c_0
#define DT_N_INST_0_vnd_device DT_N_S_soc_S_i2c_0
#define DT_N_INST_vnd_device_NUM_OKAY 1
#define DT_FOREACH_HELPER(macro) macro(DT_N_S_soc_S_root)
#define DT_FOREACH_OKAY_HELPER(macro) macro(DT_N_S_soc_S_root)
#define DT_FOREACH_OKAY_vnd_device(macro) macro(DT_N_S_soc_S_i2c_0)
#define DT_FOREACH_OKAY_VARGS_vnd_device(macro, ...) macro(DT_N_S_soc_S_i2c_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_vnd_device(macro) macro(DT_N_S_soc_S_i2c_0)
#define DT_FOREACH_OKAY_INST_VARGS_vnd_device(macro, ...) macro(DT_N_S_soc_S_i2c_0, __VA_ARGS__)
#define DT_COMPAT_vnd_device_BUS_i2c 1
#define DT_COMPAT_HAS_OKAY_vnd_device 1
#define DT_COMPAT_vnd_device_LABEL_flash0 DT_N_S_soc_S_flash_controller
#define DT_CHOSEN_zephyr_console DT_N_S_soc_S_uart_40001000
#define DT_N_S_soc_S_i2c_0_BUS_i2c DT_N_S_soc_S_i2c_controller
#define DT_N_S_soc_S_i2c_0_EXISTS 1
