C:/Users/Aadhithan/Documents/Verilog_labs/lab6/rtl/seq_det.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Verilog_labs/lab6/rtl/seq_det.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module seq_det

Top level modules:
	seq_det

} {} {}} C:/Users/Aadhithan/Documents/Verilog_labs/Project_templates/rtl/aclk_keyreg.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Verilog_labs/Project_templates/rtl/aclk_keyreg.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module aclk_keyreg

Top level modules:
	aclk_keyreg

} {} {}} C:/Users/Aadhithan/Documents/Verilog_labs/lab6/tb/seq_det_tb.v {1 {vlog -work work -stats=none C:/Users/Aadhithan/Documents/Verilog_labs/lab6/tb/seq_det_tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.3 Compiler 2020.07 Jul 22 2020
-- Compiling module seq_det_tb

Top level modules:
	seq_det_tb

} {} {}}
