-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
-- Version: 2021.2
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity top_graph_top_rfi_C_STDCpt_2048_3_double_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_empty_n : IN STD_LOGIC;
    stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read : OUT STD_LOGIC;
    stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_empty_n : IN STD_LOGIC;
    stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read : OUT STD_LOGIC;
    stream_STD_Computation_std_R_o_Brd_STD_R_in_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    stream_STD_Computation_std_R_o_Brd_STD_R_in_full_n : IN STD_LOGIC;
    stream_STD_Computation_std_R_o_Brd_STD_R_in_write : OUT STD_LOGIC;
    stream_STD_Computation_std_I_o_Brd_STD_I_in_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    stream_STD_Computation_std_I_o_Brd_STD_I_in_full_n : IN STD_LOGIC;
    stream_STD_Computation_std_I_o_Brd_STD_I_in_write : OUT STD_LOGIC );
end;


architecture behav of top_graph_top_rfi_C_STDCpt_2048_3_double_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_state32 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state33 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state34 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state37 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state38 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state39 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state64 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state65 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state66 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state73 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state74 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state75 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state80 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state81 : STD_LOGIC_VECTOR (90 downto 0) := "0000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state82 : STD_LOGIC_VECTOR (90 downto 0) := "0000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state83 : STD_LOGIC_VECTOR (90 downto 0) := "0000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state84 : STD_LOGIC_VECTOR (90 downto 0) := "0000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state85 : STD_LOGIC_VECTOR (90 downto 0) := "0000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state86 : STD_LOGIC_VECTOR (90 downto 0) := "0000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state87 : STD_LOGIC_VECTOR (90 downto 0) := "0000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state88 : STD_LOGIC_VECTOR (90 downto 0) := "0001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state89 : STD_LOGIC_VECTOR (90 downto 0) := "0010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state90 : STD_LOGIC_VECTOR (90 downto 0) := "0100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state91 : STD_LOGIC_VECTOR (90 downto 0) := "1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_56 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010110";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_59 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011001";
    constant ap_const_lv32_5A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011010";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv64_3F40000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0011111101000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_4008000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0100000000001000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_51 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010001";
    constant ap_const_lv32_52 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010010";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_55 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010101";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (90 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_fu_224_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_248 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal ap_CS_fsm_state87 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state87 : signal is "none";
    signal grp_fu_231_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_256 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_238_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_7_i_reg_314 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state80 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state80 : signal is "none";
    signal grp_fu_243_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_8_i_reg_319 : STD_LOGIC_VECTOR (63 downto 0);
    signal RRi_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal RRi_ce0 : STD_LOGIC;
    signal RRi_we0 : STD_LOGIC;
    signal RRi_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal RRo_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal RRo_ce0 : STD_LOGIC;
    signal RRo_we0 : STD_LOGIC;
    signal RRo_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal RIi_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal RIi_ce0 : STD_LOGIC;
    signal RIi_we0 : STD_LOGIC;
    signal RIi_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal RIo_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal RIo_ce0 : STD_LOGIC;
    signal RIo_we0 : STD_LOGIC;
    signal RIo_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal deviation_list_R_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal deviation_list_R_ce0 : STD_LOGIC;
    signal deviation_list_R_we0 : STD_LOGIC;
    signal deviation_list_R_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal deviation_list_I_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal deviation_list_I_ce0 : STD_LOGIC;
    signal deviation_list_I_we0 : STD_LOGIC;
    signal deviation_list_I_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_ap_start : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_ap_done : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_ap_idle : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_ap_ready : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_RRi_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_RRi_ce0 : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_RRi_we0 : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_RRi_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_RIi_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_RIi_ce0 : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_RIi_we0 : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_RIi_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_ap_start : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_ap_done : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_ap_idle : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_ap_ready : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_RRi_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_RRi_ce0 : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_sum_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_sum_out_ap_vld : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_grp_fu_324_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_grp_fu_324_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_grp_fu_324_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_grp_fu_324_p_ce : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_ap_start : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_ap_done : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_ap_idle : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_ap_ready : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_RIi_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_RIi_ce0 : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_sum_2_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_sum_2_out_ap_vld : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_grp_fu_328_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_grp_fu_328_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_grp_fu_328_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_grp_fu_328_p_ce : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_ap_start : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_ap_done : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_ap_idle : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_ap_ready : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_RRi_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_RRi_ce0 : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_deviation_list_R_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_deviation_list_R_ce0 : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_deviation_list_R_we0 : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_deviation_list_R_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_fu_328_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_fu_328_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_fu_328_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_fu_328_p_ce : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_fu_238_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_fu_238_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_fu_238_p_ce : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_pow_generic_double_s_fu_332_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_pow_generic_double_s_fu_332_p_start : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_ap_start : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_ap_done : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_ap_idle : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_ap_ready : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_RIi_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_RIi_ce0 : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_deviation_list_I_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_deviation_list_I_ce0 : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_deviation_list_I_we0 : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_deviation_list_I_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_fu_324_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_fu_324_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_fu_324_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_fu_324_p_ce : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_fu_238_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_fu_238_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_fu_238_p_ce : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_pow_generic_double_s_fu_332_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_pow_generic_double_s_fu_332_p_start : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_ap_start : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_ap_done : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_ap_idle : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_ap_ready : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_deviation_list_R_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_deviation_list_R_ce0 : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_sum_4_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_sum_4_out_ap_vld : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_grp_fu_328_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_grp_fu_328_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_grp_fu_328_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_grp_fu_328_p_ce : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_ap_start : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_ap_done : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_ap_idle : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_ap_ready : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_deviation_list_I_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_deviation_list_I_ce0 : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_sum_6_out : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_sum_6_out_ap_vld : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_grp_fu_328_p_din0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_grp_fu_328_p_din1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_grp_fu_328_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_grp_fu_328_p_ce : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_ap_start : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_ap_done : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_ap_idle : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_ap_ready : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_RRo_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_RRo_ce0 : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_RRo_we0 : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_RRo_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_RIo_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_RIo_ce0 : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_RIo_we0 : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_RIo_d0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_ap_start : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_ap_done : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_ap_idle : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_ap_ready : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_stream_STD_Computation_std_R_o_Brd_STD_R_in_din : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_stream_STD_Computation_std_R_o_Brd_STD_R_in_write : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_stream_STD_Computation_std_I_o_Brd_STD_I_in_din : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_stream_STD_Computation_std_I_o_Brd_STD_I_in_write : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_RRo_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_RRo_ce0 : STD_LOGIC;
    signal grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_RIo_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_RIo_ce0 : STD_LOGIC;
    signal grp_pow_generic_double_s_fu_332_ap_start : STD_LOGIC;
    signal grp_pow_generic_double_s_fu_332_ap_done : STD_LOGIC;
    signal grp_pow_generic_double_s_fu_332_ap_idle : STD_LOGIC;
    signal grp_pow_generic_double_s_fu_332_ap_ready : STD_LOGIC;
    signal grp_pow_generic_double_s_fu_332_base_r : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_pow_generic_double_s_fu_332_ap_return : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call27 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_ap_start_reg : STD_LOGIC := '0';
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_ap_start_reg : STD_LOGIC := '0';
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state88 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state88 : signal is "none";
    signal ap_CS_fsm_state89 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state89 : signal is "none";
    signal grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state90 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state90 : signal is "none";
    signal ap_CS_fsm_state91 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state91 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_fu_224_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_224_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state81 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state81 : signal is "none";
    signal grp_fu_231_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_231_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_238_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal grp_fu_224_ce : STD_LOGIC;
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal ap_CS_fsm_state82 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state82 : signal is "none";
    signal ap_CS_fsm_state83 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state83 : signal is "none";
    signal ap_CS_fsm_state84 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state84 : signal is "none";
    signal ap_CS_fsm_state85 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state85 : signal is "none";
    signal ap_CS_fsm_state86 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state86 : signal is "none";
    signal grp_fu_238_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_238_ce : STD_LOGIC;
    signal grp_fu_324_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_324_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_324_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_324_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_324_ce : STD_LOGIC;
    signal grp_fu_328_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_328_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_328_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_328_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_328_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (90 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_block_state4_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_block_state14_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal ap_ST_fsm_state28_blk : STD_LOGIC;
    signal ap_ST_fsm_state29_blk : STD_LOGIC;
    signal ap_ST_fsm_state30_blk : STD_LOGIC;
    signal ap_ST_fsm_state31_blk : STD_LOGIC;
    signal ap_ST_fsm_state32_blk : STD_LOGIC;
    signal ap_ST_fsm_state33_blk : STD_LOGIC;
    signal ap_ST_fsm_state34_blk : STD_LOGIC;
    signal ap_ST_fsm_state35_blk : STD_LOGIC;
    signal ap_ST_fsm_state36_blk : STD_LOGIC;
    signal ap_ST_fsm_state37_blk : STD_LOGIC;
    signal ap_ST_fsm_state38_blk : STD_LOGIC;
    signal ap_ST_fsm_state39_blk : STD_LOGIC;
    signal ap_ST_fsm_state40_blk : STD_LOGIC;
    signal ap_ST_fsm_state41_blk : STD_LOGIC;
    signal ap_ST_fsm_state42_blk : STD_LOGIC;
    signal ap_ST_fsm_state43_blk : STD_LOGIC;
    signal ap_ST_fsm_state44_blk : STD_LOGIC;
    signal ap_ST_fsm_state45_blk : STD_LOGIC;
    signal ap_ST_fsm_state46_blk : STD_LOGIC;
    signal ap_ST_fsm_state47_blk : STD_LOGIC;
    signal ap_ST_fsm_state48_blk : STD_LOGIC;
    signal ap_ST_fsm_state49_blk : STD_LOGIC;
    signal ap_ST_fsm_state50_blk : STD_LOGIC;
    signal ap_ST_fsm_state51_blk : STD_LOGIC;
    signal ap_ST_fsm_state52_blk : STD_LOGIC;
    signal ap_ST_fsm_state53_blk : STD_LOGIC;
    signal ap_ST_fsm_state54_blk : STD_LOGIC;
    signal ap_ST_fsm_state55_blk : STD_LOGIC;
    signal ap_ST_fsm_state56_blk : STD_LOGIC;
    signal ap_ST_fsm_state57_blk : STD_LOGIC;
    signal ap_ST_fsm_state58_blk : STD_LOGIC;
    signal ap_ST_fsm_state59_blk : STD_LOGIC;
    signal ap_ST_fsm_state60_blk : STD_LOGIC;
    signal ap_ST_fsm_state61_blk : STD_LOGIC;
    signal ap_ST_fsm_state62_blk : STD_LOGIC;
    signal ap_ST_fsm_state63_blk : STD_LOGIC;
    signal ap_ST_fsm_state64_blk : STD_LOGIC;
    signal ap_ST_fsm_state65_blk : STD_LOGIC;
    signal ap_ST_fsm_state66_blk : STD_LOGIC;
    signal ap_ST_fsm_state67_blk : STD_LOGIC;
    signal ap_ST_fsm_state68_blk : STD_LOGIC;
    signal ap_ST_fsm_state69_blk : STD_LOGIC;
    signal ap_ST_fsm_state70_blk : STD_LOGIC;
    signal ap_ST_fsm_state71_blk : STD_LOGIC;
    signal ap_ST_fsm_state72_blk : STD_LOGIC;
    signal ap_ST_fsm_state73_blk : STD_LOGIC;
    signal ap_ST_fsm_state74_blk : STD_LOGIC;
    signal ap_ST_fsm_state75_blk : STD_LOGIC;
    signal ap_ST_fsm_state76_blk : STD_LOGIC;
    signal ap_ST_fsm_state77_blk : STD_LOGIC;
    signal ap_ST_fsm_state78_blk : STD_LOGIC;
    signal ap_ST_fsm_state79_blk : STD_LOGIC;
    signal ap_ST_fsm_state80_blk : STD_LOGIC;
    signal ap_ST_fsm_state81_blk : STD_LOGIC;
    signal ap_ST_fsm_state82_blk : STD_LOGIC;
    signal ap_ST_fsm_state83_blk : STD_LOGIC;
    signal ap_ST_fsm_state84_blk : STD_LOGIC;
    signal ap_ST_fsm_state85_blk : STD_LOGIC;
    signal ap_ST_fsm_state86_blk : STD_LOGIC;
    signal ap_ST_fsm_state87_blk : STD_LOGIC;
    signal ap_ST_fsm_state88_blk : STD_LOGIC;
    signal ap_ST_fsm_state89_blk : STD_LOGIC;
    signal ap_ST_fsm_state90_blk : STD_LOGIC;
    signal ap_ST_fsm_state91_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_loop_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_empty_n : IN STD_LOGIC;
        stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read : OUT STD_LOGIC;
        stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_empty_n : IN STD_LOGIC;
        stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read : OUT STD_LOGIC;
        RRi_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        RRi_ce0 : OUT STD_LOGIC;
        RRi_we0 : OUT STD_LOGIC;
        RRi_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        RIi_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        RIi_ce0 : OUT STD_LOGIC;
        RIi_we0 : OUT STD_LOGIC;
        RIi_d0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        RRi_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        RRi_ce0 : OUT STD_LOGIC;
        RRi_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        sum_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        sum_out_ap_vld : OUT STD_LOGIC;
        grp_fu_324_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_324_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_324_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_324_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_324_p_ce : OUT STD_LOGIC );
    end component;


    component top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        RIi_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        RIi_ce0 : OUT STD_LOGIC;
        RIi_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        sum_2_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        sum_2_out_ap_vld : OUT STD_LOGIC;
        grp_fu_328_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_328_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_328_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_328_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_328_p_ce : OUT STD_LOGIC );
    end component;


    component top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        RRi_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        RRi_ce0 : OUT STD_LOGIC;
        RRi_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        average_R : IN STD_LOGIC_VECTOR (63 downto 0);
        deviation_list_R_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        deviation_list_R_ce0 : OUT STD_LOGIC;
        deviation_list_R_we0 : OUT STD_LOGIC;
        deviation_list_R_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_328_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_328_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_328_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_328_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_328_p_ce : OUT STD_LOGIC;
        grp_fu_238_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_238_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_238_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_238_p_ce : OUT STD_LOGIC;
        grp_pow_generic_double_s_fu_332_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_pow_generic_double_s_fu_332_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_pow_generic_double_s_fu_332_p_start : OUT STD_LOGIC;
        grp_pow_generic_double_s_fu_332_p_ready : IN STD_LOGIC;
        grp_pow_generic_double_s_fu_332_p_done : IN STD_LOGIC;
        grp_pow_generic_double_s_fu_332_p_idle : IN STD_LOGIC );
    end component;


    component top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        RIi_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        RIi_ce0 : OUT STD_LOGIC;
        RIi_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        av_i : IN STD_LOGIC_VECTOR (63 downto 0);
        deviation_list_I_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        deviation_list_I_ce0 : OUT STD_LOGIC;
        deviation_list_I_we0 : OUT STD_LOGIC;
        deviation_list_I_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_324_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_324_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_324_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_324_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_324_p_ce : OUT STD_LOGIC;
        grp_fu_238_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_238_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_238_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_238_p_ce : OUT STD_LOGIC;
        grp_pow_generic_double_s_fu_332_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_pow_generic_double_s_fu_332_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_pow_generic_double_s_fu_332_p_start : OUT STD_LOGIC;
        grp_pow_generic_double_s_fu_332_p_ready : IN STD_LOGIC;
        grp_pow_generic_double_s_fu_332_p_done : IN STD_LOGIC;
        grp_pow_generic_double_s_fu_332_p_idle : IN STD_LOGIC );
    end component;


    component top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        deviation_list_R_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        deviation_list_R_ce0 : OUT STD_LOGIC;
        deviation_list_R_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        sum_4_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        sum_4_out_ap_vld : OUT STD_LOGIC;
        grp_fu_328_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_328_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_328_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_328_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_328_p_ce : OUT STD_LOGIC );
    end component;


    component top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        deviation_list_I_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        deviation_list_I_ce0 : OUT STD_LOGIC;
        deviation_list_I_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        sum_6_out : OUT STD_LOGIC_VECTOR (63 downto 0);
        sum_6_out_ap_vld : OUT STD_LOGIC;
        grp_fu_328_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_328_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_328_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_328_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_328_p_ce : OUT STD_LOGIC );
    end component;


    component top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        RRo_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        RRo_ce0 : OUT STD_LOGIC;
        RRo_we0 : OUT STD_LOGIC;
        RRo_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        mul_i : IN STD_LOGIC_VECTOR (63 downto 0);
        RIo_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        RIo_ce0 : OUT STD_LOGIC;
        RIo_we0 : OUT STD_LOGIC;
        RIo_d0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        mul1_i : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_loop_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        stream_STD_Computation_std_R_o_Brd_STD_R_in_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        stream_STD_Computation_std_R_o_Brd_STD_R_in_full_n : IN STD_LOGIC;
        stream_STD_Computation_std_R_o_Brd_STD_R_in_write : OUT STD_LOGIC;
        stream_STD_Computation_std_I_o_Brd_STD_I_in_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        stream_STD_Computation_std_I_o_Brd_STD_I_in_full_n : IN STD_LOGIC;
        stream_STD_Computation_std_I_o_Brd_STD_I_in_write : OUT STD_LOGIC;
        RRo_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        RRo_ce0 : OUT STD_LOGIC;
        RRo_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        RIo_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        RIo_ce0 : OUT STD_LOGIC;
        RIo_q0 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_graph_top_rfi_C_pow_generic_double_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        base_r : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component top_graph_top_rfi_C_STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (63 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    RRi_U : component top_graph_top_rfi_C_STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => RRi_address0,
        ce0 => RRi_ce0,
        we0 => RRi_we0,
        d0 => grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_RRi_d0,
        q0 => RRi_q0);

    RRo_U : component top_graph_top_rfi_C_STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => RRo_address0,
        ce0 => RRo_ce0,
        we0 => RRo_we0,
        d0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_RRo_d0,
        q0 => RRo_q0);

    RIi_U : component top_graph_top_rfi_C_STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => RIi_address0,
        ce0 => RIi_ce0,
        we0 => RIi_we0,
        d0 => grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_RIi_d0,
        q0 => RIi_q0);

    RIo_U : component top_graph_top_rfi_C_STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => RIo_address0,
        ce0 => RIo_ce0,
        we0 => RIo_we0,
        d0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_RIo_d0,
        q0 => RIo_q0);

    deviation_list_R_U : component top_graph_top_rfi_C_STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => deviation_list_R_address0,
        ce0 => deviation_list_R_ce0,
        we0 => deviation_list_R_we0,
        d0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_deviation_list_R_d0,
        q0 => deviation_list_R_q0);

    deviation_list_I_U : component top_graph_top_rfi_C_STDCpt_2048_3_double_s_RRi_RAM_AUTO_1R1W
    generic map (
        DataWidth => 64,
        AddressRange => 2048,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => deviation_list_I_address0,
        ce0 => deviation_list_I_ce0,
        we0 => deviation_list_I_we0,
        d0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_deviation_list_I_d0,
        q0 => deviation_list_I_q0);

    grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108 : component top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_loop_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_ap_start,
        ap_done => grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_ap_done,
        ap_idle => grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_ap_idle,
        ap_ready => grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_ap_ready,
        stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_dout => stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_dout,
        stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_empty_n => stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_empty_n,
        stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read => grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read,
        stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_dout => stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_dout,
        stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_empty_n => stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_empty_n,
        stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read => grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read,
        RRi_address0 => grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_RRi_address0,
        RRi_ce0 => grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_RRi_ce0,
        RRi_we0 => grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_RRi_we0,
        RRi_d0 => grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_RRi_d0,
        RIi_address0 => grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_RIi_address0,
        RIi_ce0 => grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_RIi_ce0,
        RIi_we0 => grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_RIi_we0,
        RIi_d0 => grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_RIi_d0);

    grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120 : component top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_ap_start,
        ap_done => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_ap_done,
        ap_idle => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_ap_idle,
        ap_ready => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_ap_ready,
        RRi_address0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_RRi_address0,
        RRi_ce0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_RRi_ce0,
        RRi_q0 => RRi_q0,
        sum_out => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_sum_out,
        sum_out_ap_vld => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_sum_out_ap_vld,
        grp_fu_324_p_din0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_grp_fu_324_p_din0,
        grp_fu_324_p_din1 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_grp_fu_324_p_din1,
        grp_fu_324_p_opcode => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_grp_fu_324_p_opcode,
        grp_fu_324_p_dout0 => grp_fu_324_p2,
        grp_fu_324_p_ce => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_grp_fu_324_p_ce);

    grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126 : component top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_ap_start,
        ap_done => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_ap_done,
        ap_idle => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_ap_idle,
        ap_ready => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_ap_ready,
        RIi_address0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_RIi_address0,
        RIi_ce0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_RIi_ce0,
        RIi_q0 => RIi_q0,
        sum_2_out => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_sum_2_out,
        sum_2_out_ap_vld => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_sum_2_out_ap_vld,
        grp_fu_328_p_din0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_grp_fu_328_p_din0,
        grp_fu_328_p_din1 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_grp_fu_328_p_din1,
        grp_fu_328_p_opcode => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_grp_fu_328_p_opcode,
        grp_fu_328_p_dout0 => grp_fu_328_p2,
        grp_fu_328_p_ce => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_grp_fu_328_p_ce);

    grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132 : component top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_ap_start,
        ap_done => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_ap_done,
        ap_idle => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_ap_idle,
        ap_ready => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_ap_ready,
        RRi_address0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_RRi_address0,
        RRi_ce0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_RRi_ce0,
        RRi_q0 => RRi_q0,
        average_R => reg_248,
        deviation_list_R_address0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_deviation_list_R_address0,
        deviation_list_R_ce0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_deviation_list_R_ce0,
        deviation_list_R_we0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_deviation_list_R_we0,
        deviation_list_R_d0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_deviation_list_R_d0,
        grp_fu_328_p_din0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_fu_328_p_din0,
        grp_fu_328_p_din1 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_fu_328_p_din1,
        grp_fu_328_p_opcode => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_fu_328_p_opcode,
        grp_fu_328_p_dout0 => grp_fu_328_p2,
        grp_fu_328_p_ce => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_fu_328_p_ce,
        grp_fu_238_p_din0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_fu_238_p_din0,
        grp_fu_238_p_din1 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_fu_238_p_din1,
        grp_fu_238_p_dout0 => grp_fu_238_p2,
        grp_fu_238_p_ce => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_fu_238_p_ce,
        grp_pow_generic_double_s_fu_332_p_din1 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_pow_generic_double_s_fu_332_p_din1,
        grp_pow_generic_double_s_fu_332_p_dout0 => grp_pow_generic_double_s_fu_332_ap_return,
        grp_pow_generic_double_s_fu_332_p_start => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_pow_generic_double_s_fu_332_p_start,
        grp_pow_generic_double_s_fu_332_p_ready => grp_pow_generic_double_s_fu_332_ap_ready,
        grp_pow_generic_double_s_fu_332_p_done => grp_pow_generic_double_s_fu_332_ap_done,
        grp_pow_generic_double_s_fu_332_p_idle => grp_pow_generic_double_s_fu_332_ap_idle);

    grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163 : component top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_ap_start,
        ap_done => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_ap_done,
        ap_idle => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_ap_idle,
        ap_ready => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_ap_ready,
        RIi_address0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_RIi_address0,
        RIi_ce0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_RIi_ce0,
        RIi_q0 => RIi_q0,
        av_i => reg_248,
        deviation_list_I_address0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_deviation_list_I_address0,
        deviation_list_I_ce0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_deviation_list_I_ce0,
        deviation_list_I_we0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_deviation_list_I_we0,
        deviation_list_I_d0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_deviation_list_I_d0,
        grp_fu_324_p_din0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_fu_324_p_din0,
        grp_fu_324_p_din1 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_fu_324_p_din1,
        grp_fu_324_p_opcode => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_fu_324_p_opcode,
        grp_fu_324_p_dout0 => grp_fu_324_p2,
        grp_fu_324_p_ce => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_fu_324_p_ce,
        grp_fu_238_p_din0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_fu_238_p_din0,
        grp_fu_238_p_din1 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_fu_238_p_din1,
        grp_fu_238_p_dout0 => grp_fu_238_p2,
        grp_fu_238_p_ce => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_fu_238_p_ce,
        grp_pow_generic_double_s_fu_332_p_din1 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_pow_generic_double_s_fu_332_p_din1,
        grp_pow_generic_double_s_fu_332_p_dout0 => grp_pow_generic_double_s_fu_332_ap_return,
        grp_pow_generic_double_s_fu_332_p_start => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_pow_generic_double_s_fu_332_p_start,
        grp_pow_generic_double_s_fu_332_p_ready => grp_pow_generic_double_s_fu_332_ap_ready,
        grp_pow_generic_double_s_fu_332_p_done => grp_pow_generic_double_s_fu_332_ap_done,
        grp_pow_generic_double_s_fu_332_p_idle => grp_pow_generic_double_s_fu_332_ap_idle);

    grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194 : component top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_ap_start,
        ap_done => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_ap_done,
        ap_idle => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_ap_idle,
        ap_ready => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_ap_ready,
        deviation_list_R_address0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_deviation_list_R_address0,
        deviation_list_R_ce0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_deviation_list_R_ce0,
        deviation_list_R_q0 => deviation_list_R_q0,
        sum_4_out => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_sum_4_out,
        sum_4_out_ap_vld => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_sum_4_out_ap_vld,
        grp_fu_328_p_din0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_grp_fu_328_p_din0,
        grp_fu_328_p_din1 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_grp_fu_328_p_din1,
        grp_fu_328_p_opcode => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_grp_fu_328_p_opcode,
        grp_fu_328_p_dout0 => grp_fu_328_p2,
        grp_fu_328_p_ce => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_grp_fu_328_p_ce);

    grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200 : component top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_ap_start,
        ap_done => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_ap_done,
        ap_idle => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_ap_idle,
        ap_ready => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_ap_ready,
        deviation_list_I_address0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_deviation_list_I_address0,
        deviation_list_I_ce0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_deviation_list_I_ce0,
        deviation_list_I_q0 => deviation_list_I_q0,
        sum_6_out => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_sum_6_out,
        sum_6_out_ap_vld => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_sum_6_out_ap_vld,
        grp_fu_328_p_din0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_grp_fu_328_p_din0,
        grp_fu_328_p_din1 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_grp_fu_328_p_din1,
        grp_fu_328_p_opcode => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_grp_fu_328_p_opcode,
        grp_fu_328_p_dout0 => grp_fu_328_p2,
        grp_fu_328_p_ce => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_grp_fu_328_p_ce);

    grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206 : component top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_ap_start,
        ap_done => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_ap_done,
        ap_idle => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_ap_idle,
        ap_ready => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_ap_ready,
        RRo_address0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_RRo_address0,
        RRo_ce0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_RRo_ce0,
        RRo_we0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_RRo_we0,
        RRo_d0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_RRo_d0,
        mul_i => reg_248,
        RIo_address0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_RIo_address0,
        RIo_ce0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_RIo_ce0,
        RIo_we0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_RIo_we0,
        RIo_d0 => grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_RIo_d0,
        mul1_i => reg_256);

    grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214 : component top_graph_top_rfi_C_STDCpt_2048_3_double_Pipeline_loop_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_ap_start,
        ap_done => grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_ap_done,
        ap_idle => grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_ap_idle,
        ap_ready => grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_ap_ready,
        stream_STD_Computation_std_R_o_Brd_STD_R_in_din => grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_stream_STD_Computation_std_R_o_Brd_STD_R_in_din,
        stream_STD_Computation_std_R_o_Brd_STD_R_in_full_n => stream_STD_Computation_std_R_o_Brd_STD_R_in_full_n,
        stream_STD_Computation_std_R_o_Brd_STD_R_in_write => grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_stream_STD_Computation_std_R_o_Brd_STD_R_in_write,
        stream_STD_Computation_std_I_o_Brd_STD_I_in_din => grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_stream_STD_Computation_std_I_o_Brd_STD_I_in_din,
        stream_STD_Computation_std_I_o_Brd_STD_I_in_full_n => stream_STD_Computation_std_I_o_Brd_STD_I_in_full_n,
        stream_STD_Computation_std_I_o_Brd_STD_I_in_write => grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_stream_STD_Computation_std_I_o_Brd_STD_I_in_write,
        RRo_address0 => grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_RRo_address0,
        RRo_ce0 => grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_RRo_ce0,
        RRo_q0 => RRo_q0,
        RIo_address0 => grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_RIo_address0,
        RIo_ce0 => grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_RIo_ce0,
        RIo_q0 => RIo_q0);

    grp_pow_generic_double_s_fu_332 : component top_graph_top_rfi_C_pow_generic_double_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_pow_generic_double_s_fu_332_ap_start,
        ap_done => grp_pow_generic_double_s_fu_332_ap_done,
        ap_idle => grp_pow_generic_double_s_fu_332_ap_idle,
        ap_ready => grp_pow_generic_double_s_fu_332_ap_ready,
        base_r => grp_pow_generic_double_s_fu_332_base_r,
        ap_return => grp_pow_generic_double_s_fu_332_ap_return);

    dmul_64ns_64ns_64_7_max_dsp_1_U152 : component top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_224_p0,
        din1 => grp_fu_224_p1,
        ce => grp_fu_224_ce,
        dout => grp_fu_224_p2);

    dmul_64ns_64ns_64_7_max_dsp_1_U153 : component top_graph_top_rfi_C_dmul_64ns_64ns_64_7_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_231_p0,
        din1 => grp_fu_231_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_231_p2);

    dsqrt_64ns_64ns_64_57_no_dsp_1_U154 : component top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 57,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_238_p0,
        din1 => grp_fu_238_p1,
        ce => grp_fu_238_ce,
        dout => grp_fu_238_p2);

    dsqrt_64ns_64ns_64_57_no_dsp_1_U155 : component top_graph_top_rfi_C_dsqrt_64ns_64ns_64_57_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 57,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => ap_const_lv64_0,
        din1 => reg_256,
        ce => ap_const_logic_1,
        dout => grp_fu_243_p2);

    dadddsub_64ns_64ns_64_7_full_dsp_1_U156 : component top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_324_p0,
        din1 => grp_fu_324_p1,
        opcode => grp_fu_324_opcode,
        ce => grp_fu_324_ce,
        dout => grp_fu_324_p2);

    dadddsub_64ns_64ns_64_7_full_dsp_1_U157 : component top_graph_top_rfi_C_dadddsub_64ns_64ns_64_7_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 7,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_328_p0,
        din1 => grp_fu_328_p1,
        opcode => grp_fu_328_opcode,
        ce => grp_fu_328_ce,
        dout => grp_fu_328_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state91))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_ap_ready = ap_const_logic_1)) then 
                    grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_ap_ready = ap_const_logic_1)) then 
                    grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
                    grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_ap_ready = ap_const_logic_1)) then 
                    grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_ap_ready = ap_const_logic_1)) then 
                    grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
                    grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_ap_ready = ap_const_logic_1)) then 
                    grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_ap_ready = ap_const_logic_1)) then 
                    grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state88)) then 
                    grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_ap_ready = ap_const_logic_1)) then 
                    grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_ap_ready = ap_const_logic_1)) then 
                    grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state90)) then 
                    grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_ap_ready = ap_const_logic_1)) then 
                    grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state87) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state11))) then
                reg_248 <= grp_fu_224_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state87) or (ap_const_logic_1 = ap_CS_fsm_state23))) then
                reg_256 <= grp_fu_231_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state80)) then
                tmp_7_i_reg_314 <= grp_fu_238_p2;
                tmp_8_i_reg_319 <= grp_fu_243_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_ap_done, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_ap_done, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_ap_done, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_ap_done, grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16, ap_CS_fsm_state89, ap_CS_fsm_state91, ap_block_state4_on_subcall_done, ap_block_state14_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_boolean_0 = ap_block_state4_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                if (((grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state12;
                end if;
            when ap_ST_fsm_state13 => 
                ap_NS_fsm <= ap_ST_fsm_state14;
            when ap_ST_fsm_state14 => 
                if (((ap_const_boolean_0 = ap_block_state14_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                if (((grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state16))) then
                    ap_NS_fsm <= ap_ST_fsm_state17;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                ap_NS_fsm <= ap_ST_fsm_state24;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_state32;
            when ap_ST_fsm_state32 => 
                ap_NS_fsm <= ap_ST_fsm_state33;
            when ap_ST_fsm_state33 => 
                ap_NS_fsm <= ap_ST_fsm_state34;
            when ap_ST_fsm_state34 => 
                ap_NS_fsm <= ap_ST_fsm_state35;
            when ap_ST_fsm_state35 => 
                ap_NS_fsm <= ap_ST_fsm_state36;
            when ap_ST_fsm_state36 => 
                ap_NS_fsm <= ap_ST_fsm_state37;
            when ap_ST_fsm_state37 => 
                ap_NS_fsm <= ap_ST_fsm_state38;
            when ap_ST_fsm_state38 => 
                ap_NS_fsm <= ap_ST_fsm_state39;
            when ap_ST_fsm_state39 => 
                ap_NS_fsm <= ap_ST_fsm_state40;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                ap_NS_fsm <= ap_ST_fsm_state42;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                ap_NS_fsm <= ap_ST_fsm_state44;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                ap_NS_fsm <= ap_ST_fsm_state46;
            when ap_ST_fsm_state46 => 
                ap_NS_fsm <= ap_ST_fsm_state47;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                ap_NS_fsm <= ap_ST_fsm_state51;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                ap_NS_fsm <= ap_ST_fsm_state53;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                ap_NS_fsm <= ap_ST_fsm_state55;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                ap_NS_fsm <= ap_ST_fsm_state62;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                ap_NS_fsm <= ap_ST_fsm_state64;
            when ap_ST_fsm_state64 => 
                ap_NS_fsm <= ap_ST_fsm_state65;
            when ap_ST_fsm_state65 => 
                ap_NS_fsm <= ap_ST_fsm_state66;
            when ap_ST_fsm_state66 => 
                ap_NS_fsm <= ap_ST_fsm_state67;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                ap_NS_fsm <= ap_ST_fsm_state72;
            when ap_ST_fsm_state72 => 
                ap_NS_fsm <= ap_ST_fsm_state73;
            when ap_ST_fsm_state73 => 
                ap_NS_fsm <= ap_ST_fsm_state74;
            when ap_ST_fsm_state74 => 
                ap_NS_fsm <= ap_ST_fsm_state75;
            when ap_ST_fsm_state75 => 
                ap_NS_fsm <= ap_ST_fsm_state76;
            when ap_ST_fsm_state76 => 
                ap_NS_fsm <= ap_ST_fsm_state77;
            when ap_ST_fsm_state77 => 
                ap_NS_fsm <= ap_ST_fsm_state78;
            when ap_ST_fsm_state78 => 
                ap_NS_fsm <= ap_ST_fsm_state79;
            when ap_ST_fsm_state79 => 
                ap_NS_fsm <= ap_ST_fsm_state80;
            when ap_ST_fsm_state80 => 
                ap_NS_fsm <= ap_ST_fsm_state81;
            when ap_ST_fsm_state81 => 
                ap_NS_fsm <= ap_ST_fsm_state82;
            when ap_ST_fsm_state82 => 
                ap_NS_fsm <= ap_ST_fsm_state83;
            when ap_ST_fsm_state83 => 
                ap_NS_fsm <= ap_ST_fsm_state84;
            when ap_ST_fsm_state84 => 
                ap_NS_fsm <= ap_ST_fsm_state85;
            when ap_ST_fsm_state85 => 
                ap_NS_fsm <= ap_ST_fsm_state86;
            when ap_ST_fsm_state86 => 
                ap_NS_fsm <= ap_ST_fsm_state87;
            when ap_ST_fsm_state87 => 
                ap_NS_fsm <= ap_ST_fsm_state88;
            when ap_ST_fsm_state88 => 
                ap_NS_fsm <= ap_ST_fsm_state89;
            when ap_ST_fsm_state89 => 
                if (((grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state89))) then
                    ap_NS_fsm <= ap_ST_fsm_state90;
                else
                    ap_NS_fsm <= ap_ST_fsm_state89;
                end if;
            when ap_ST_fsm_state90 => 
                ap_NS_fsm <= ap_ST_fsm_state91;
            when ap_ST_fsm_state91 => 
                if (((grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state91))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state91;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    RIi_address0_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_RIi_address0, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_RIi_address0, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_RIi_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            RIi_address0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_RIi_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            RIi_address0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_RIi_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            RIi_address0 <= grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_RIi_address0;
        else 
            RIi_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    RIi_ce0_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_RIi_ce0, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_RIi_ce0, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_RIi_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            RIi_ce0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_RIi_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            RIi_ce0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_RIi_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            RIi_ce0 <= grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_RIi_ce0;
        else 
            RIi_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    RIi_we0_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_RIi_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            RIi_we0 <= grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_RIi_we0;
        else 
            RIi_we0 <= ap_const_logic_0;
        end if; 
    end process;


    RIo_address0_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_RIo_address0, grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_RIo_address0, ap_CS_fsm_state89, ap_CS_fsm_state91)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            RIo_address0 <= grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_RIo_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            RIo_address0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_RIo_address0;
        else 
            RIo_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    RIo_ce0_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_RIo_ce0, grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_RIo_ce0, ap_CS_fsm_state89, ap_CS_fsm_state91)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            RIo_ce0 <= grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_RIo_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            RIo_ce0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_RIo_ce0;
        else 
            RIo_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    RIo_we0_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_RIo_we0, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            RIo_we0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_RIo_we0;
        else 
            RIo_we0 <= ap_const_logic_0;
        end if; 
    end process;


    RRi_address0_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_RRi_address0, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_RRi_address0, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_RRi_address0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            RRi_address0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_RRi_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            RRi_address0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_RRi_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            RRi_address0 <= grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_RRi_address0;
        else 
            RRi_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    RRi_ce0_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_RRi_ce0, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_RRi_ce0, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_RRi_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            RRi_ce0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_RRi_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            RRi_ce0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_RRi_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            RRi_ce0 <= grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_RRi_ce0;
        else 
            RRi_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    RRi_we0_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_RRi_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            RRi_we0 <= grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_RRi_we0;
        else 
            RRi_we0 <= ap_const_logic_0;
        end if; 
    end process;


    RRo_address0_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_RRo_address0, grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_RRo_address0, ap_CS_fsm_state89, ap_CS_fsm_state91)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            RRo_address0 <= grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_RRo_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            RRo_address0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_RRo_address0;
        else 
            RRo_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    RRo_ce0_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_RRo_ce0, grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_RRo_ce0, ap_CS_fsm_state89, ap_CS_fsm_state91)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            RRo_ce0 <= grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_RRo_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            RRo_ce0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_RRo_ce0;
        else 
            RRo_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    RRo_we0_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_RRo_we0, ap_CS_fsm_state89)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state89)) then 
            RRo_we0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_RRo_we0;
        else 
            RRo_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state17 <= ap_CS_fsm(16);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state80 <= ap_CS_fsm(79);
    ap_CS_fsm_state81 <= ap_CS_fsm(80);
    ap_CS_fsm_state82 <= ap_CS_fsm(81);
    ap_CS_fsm_state83 <= ap_CS_fsm(82);
    ap_CS_fsm_state84 <= ap_CS_fsm(83);
    ap_CS_fsm_state85 <= ap_CS_fsm(84);
    ap_CS_fsm_state86 <= ap_CS_fsm(85);
    ap_CS_fsm_state87 <= ap_CS_fsm(86);
    ap_CS_fsm_state88 <= ap_CS_fsm(87);
    ap_CS_fsm_state89 <= ap_CS_fsm(88);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_CS_fsm_state90 <= ap_CS_fsm(89);
    ap_CS_fsm_state91 <= ap_CS_fsm(90);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;

    ap_ST_fsm_state12_blk_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_ap_done)
    begin
        if ((grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state12_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state12_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state13_blk <= ap_const_logic_0;

    ap_ST_fsm_state14_blk_assign_proc : process(ap_block_state14_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state14_on_subcall_done)) then 
            ap_ST_fsm_state14_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state14_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state15_blk <= ap_const_logic_0;

    ap_ST_fsm_state16_blk_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_ap_done)
    begin
        if ((grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state16_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state16_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state17_blk <= ap_const_logic_0;
    ap_ST_fsm_state18_blk <= ap_const_logic_0;
    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;
    ap_ST_fsm_state23_blk <= ap_const_logic_0;
    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;
    ap_ST_fsm_state27_blk <= ap_const_logic_0;
    ap_ST_fsm_state28_blk <= ap_const_logic_0;
    ap_ST_fsm_state29_blk <= ap_const_logic_0;

    ap_ST_fsm_state2_blk_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_ap_done)
    begin
        if ((grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state30_blk <= ap_const_logic_0;
    ap_ST_fsm_state31_blk <= ap_const_logic_0;
    ap_ST_fsm_state32_blk <= ap_const_logic_0;
    ap_ST_fsm_state33_blk <= ap_const_logic_0;
    ap_ST_fsm_state34_blk <= ap_const_logic_0;
    ap_ST_fsm_state35_blk <= ap_const_logic_0;
    ap_ST_fsm_state36_blk <= ap_const_logic_0;
    ap_ST_fsm_state37_blk <= ap_const_logic_0;
    ap_ST_fsm_state38_blk <= ap_const_logic_0;
    ap_ST_fsm_state39_blk <= ap_const_logic_0;
    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state40_blk <= ap_const_logic_0;
    ap_ST_fsm_state41_blk <= ap_const_logic_0;
    ap_ST_fsm_state42_blk <= ap_const_logic_0;
    ap_ST_fsm_state43_blk <= ap_const_logic_0;
    ap_ST_fsm_state44_blk <= ap_const_logic_0;
    ap_ST_fsm_state45_blk <= ap_const_logic_0;
    ap_ST_fsm_state46_blk <= ap_const_logic_0;
    ap_ST_fsm_state47_blk <= ap_const_logic_0;
    ap_ST_fsm_state48_blk <= ap_const_logic_0;
    ap_ST_fsm_state49_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state4_on_subcall_done)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state50_blk <= ap_const_logic_0;
    ap_ST_fsm_state51_blk <= ap_const_logic_0;
    ap_ST_fsm_state52_blk <= ap_const_logic_0;
    ap_ST_fsm_state53_blk <= ap_const_logic_0;
    ap_ST_fsm_state54_blk <= ap_const_logic_0;
    ap_ST_fsm_state55_blk <= ap_const_logic_0;
    ap_ST_fsm_state56_blk <= ap_const_logic_0;
    ap_ST_fsm_state57_blk <= ap_const_logic_0;
    ap_ST_fsm_state58_blk <= ap_const_logic_0;
    ap_ST_fsm_state59_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_fsm_state60_blk <= ap_const_logic_0;
    ap_ST_fsm_state61_blk <= ap_const_logic_0;
    ap_ST_fsm_state62_blk <= ap_const_logic_0;
    ap_ST_fsm_state63_blk <= ap_const_logic_0;
    ap_ST_fsm_state64_blk <= ap_const_logic_0;
    ap_ST_fsm_state65_blk <= ap_const_logic_0;
    ap_ST_fsm_state66_blk <= ap_const_logic_0;
    ap_ST_fsm_state67_blk <= ap_const_logic_0;
    ap_ST_fsm_state68_blk <= ap_const_logic_0;
    ap_ST_fsm_state69_blk <= ap_const_logic_0;
    ap_ST_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_fsm_state70_blk <= ap_const_logic_0;
    ap_ST_fsm_state71_blk <= ap_const_logic_0;
    ap_ST_fsm_state72_blk <= ap_const_logic_0;
    ap_ST_fsm_state73_blk <= ap_const_logic_0;
    ap_ST_fsm_state74_blk <= ap_const_logic_0;
    ap_ST_fsm_state75_blk <= ap_const_logic_0;
    ap_ST_fsm_state76_blk <= ap_const_logic_0;
    ap_ST_fsm_state77_blk <= ap_const_logic_0;
    ap_ST_fsm_state78_blk <= ap_const_logic_0;
    ap_ST_fsm_state79_blk <= ap_const_logic_0;
    ap_ST_fsm_state7_blk <= ap_const_logic_0;
    ap_ST_fsm_state80_blk <= ap_const_logic_0;
    ap_ST_fsm_state81_blk <= ap_const_logic_0;
    ap_ST_fsm_state82_blk <= ap_const_logic_0;
    ap_ST_fsm_state83_blk <= ap_const_logic_0;
    ap_ST_fsm_state84_blk <= ap_const_logic_0;
    ap_ST_fsm_state85_blk <= ap_const_logic_0;
    ap_ST_fsm_state86_blk <= ap_const_logic_0;
    ap_ST_fsm_state87_blk <= ap_const_logic_0;
    ap_ST_fsm_state88_blk <= ap_const_logic_0;

    ap_ST_fsm_state89_blk_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_ap_done)
    begin
        if ((grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state89_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state89_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;
    ap_ST_fsm_state90_blk <= ap_const_logic_0;

    ap_ST_fsm_state91_blk_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_ap_done)
    begin
        if ((grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state91_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state91_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state14_on_subcall_done_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_ap_done, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_ap_done)
    begin
                ap_block_state14_on_subcall_done <= ((grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_ap_done = ap_const_logic_0) or (grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_ap_done = ap_const_logic_0));
    end process;


    ap_block_state1_ignore_call27_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call27 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state4_on_subcall_done_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_ap_done, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_ap_done)
    begin
                ap_block_state4_on_subcall_done <= ((grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_ap_done = ap_const_logic_0) or (grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_ap_done, ap_CS_fsm_state91)
    begin
        if (((grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_ap_done, ap_CS_fsm_state91)
    begin
        if (((grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state91))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    deviation_list_I_address0_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_deviation_list_I_address0, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_deviation_list_I_address0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            deviation_list_I_address0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_deviation_list_I_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            deviation_list_I_address0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_deviation_list_I_address0;
        else 
            deviation_list_I_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    deviation_list_I_ce0_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_deviation_list_I_ce0, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_deviation_list_I_ce0, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            deviation_list_I_ce0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_deviation_list_I_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            deviation_list_I_ce0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_deviation_list_I_ce0;
        else 
            deviation_list_I_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    deviation_list_I_we0_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_deviation_list_I_we0, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            deviation_list_I_we0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_deviation_list_I_we0;
        else 
            deviation_list_I_we0 <= ap_const_logic_0;
        end if; 
    end process;


    deviation_list_R_address0_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_deviation_list_R_address0, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_deviation_list_R_address0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            deviation_list_R_address0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_deviation_list_R_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            deviation_list_R_address0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_deviation_list_R_address0;
        else 
            deviation_list_R_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    deviation_list_R_ce0_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_deviation_list_R_ce0, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_deviation_list_R_ce0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            deviation_list_R_ce0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_deviation_list_R_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            deviation_list_R_ce0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_deviation_list_R_ce0;
        else 
            deviation_list_R_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    deviation_list_R_we0_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_deviation_list_R_we0, ap_CS_fsm_state12)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            deviation_list_R_we0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_deviation_list_R_we0;
        else 
            deviation_list_R_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_ap_start <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_ap_start_reg;
    grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_ap_start <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_ap_start_reg;
    grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_ap_start <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_ap_start_reg;
    grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_ap_start <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_ap_start_reg;
    grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_ap_start <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_ap_start_reg;
    grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_ap_start <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_ap_start_reg;
    grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_ap_start <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_72_1_fu_206_ap_start_reg;
    grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_ap_start <= grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_ap_start_reg;
    grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_ap_start <= grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_ap_start_reg;

    grp_fu_224_ce_assign_proc : process(ap_CS_fsm_state11, ap_CS_fsm_state13, ap_CS_fsm_state23, ap_CS_fsm_state87, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_ap_done, ap_CS_fsm_state12, ap_CS_fsm_state17, ap_CS_fsm_state7, ap_CS_fsm_state5, ap_CS_fsm_state81, ap_CS_fsm_state6, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state18, ap_CS_fsm_state19, ap_CS_fsm_state20, ap_CS_fsm_state21, ap_CS_fsm_state22, ap_CS_fsm_state82, ap_CS_fsm_state83, ap_CS_fsm_state84, ap_CS_fsm_state85, ap_CS_fsm_state86)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state86) or (ap_const_logic_1 = ap_CS_fsm_state85) or (ap_const_logic_1 = ap_CS_fsm_state84) or (ap_const_logic_1 = ap_CS_fsm_state83) or (ap_const_logic_1 = ap_CS_fsm_state82) or (ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state20) or (ap_const_logic_1 = ap_CS_fsm_state19) or (ap_const_logic_1 = ap_CS_fsm_state18) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state81) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state17) or (ap_const_logic_1 = ap_CS_fsm_state87) or (ap_const_logic_1 = ap_CS_fsm_state23) or (ap_const_logic_1 = ap_CS_fsm_state13) or (ap_const_logic_1 = ap_CS_fsm_state11) or ((grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state12)))) then 
            grp_fu_224_ce <= ap_const_logic_1;
        else 
            grp_fu_224_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_224_p0_assign_proc : process(tmp_7_i_reg_314, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_sum_out, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_sum_2_out, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_sum_4_out, ap_CS_fsm_state17, ap_CS_fsm_state7, ap_CS_fsm_state5, ap_CS_fsm_state81)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            grp_fu_224_p0 <= tmp_7_i_reg_314;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_224_p0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_sum_4_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_224_p0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_sum_2_out;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_224_p0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_sum_out;
        else 
            grp_fu_224_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_224_p1_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state7, ap_CS_fsm_state5, ap_CS_fsm_state81)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            grp_fu_224_p1 <= ap_const_lv64_4008000000000000;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state17))) then 
            grp_fu_224_p1 <= ap_const_lv64_3F40000000000000;
        else 
            grp_fu_224_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_231_p0_assign_proc : process(tmp_8_i_reg_319, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_sum_6_out, ap_CS_fsm_state17, ap_CS_fsm_state81)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            grp_fu_231_p0 <= tmp_8_i_reg_319;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_231_p0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_sum_6_out;
        else 
            grp_fu_231_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_231_p1_assign_proc : process(ap_CS_fsm_state17, ap_CS_fsm_state81)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state81)) then 
            grp_fu_231_p1 <= ap_const_lv64_4008000000000000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            grp_fu_231_p1 <= ap_const_lv64_3F40000000000000;
        else 
            grp_fu_231_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_238_ce_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_fu_238_p_ce, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_fu_238_p_ce, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_238_ce <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_fu_238_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_238_ce <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_fu_238_p_ce;
        else 
            grp_fu_238_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_238_p0_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_fu_238_p_din0, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_fu_238_p_din0, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_238_p0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_fu_238_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_238_p0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_fu_238_p_din0;
        else 
            grp_fu_238_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_238_p1_assign_proc : process(reg_248, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_fu_238_p_din1, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_fu_238_p_din1, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state24)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_238_p1 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_fu_238_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_238_p1 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_fu_238_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state24)) then 
            grp_fu_238_p1 <= reg_248;
        else 
            grp_fu_238_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_324_ce_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_grp_fu_324_p_ce, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_fu_324_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_324_ce <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_fu_324_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_324_ce <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_grp_fu_324_p_ce;
        else 
            grp_fu_324_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_324_opcode_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_grp_fu_324_p_opcode, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_fu_324_p_opcode, ap_CS_fsm_state4, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_324_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_fu_324_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_324_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_grp_fu_324_p_opcode),2));
        else 
            grp_fu_324_opcode <= "XX";
        end if; 
    end process;


    grp_fu_324_p0_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_grp_fu_324_p_din0, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_fu_324_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_324_p0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_fu_324_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_324_p0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_grp_fu_324_p_din0;
        else 
            grp_fu_324_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_324_p1_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_grp_fu_324_p_din1, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_fu_324_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_324_p1 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_fu_324_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_324_p1 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_1_fu_120_grp_fu_324_p_din1;
        else 
            grp_fu_324_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_328_ce_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_grp_fu_328_p_ce, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_fu_328_p_ce, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_grp_fu_328_p_ce, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_grp_fu_328_p_ce, ap_CS_fsm_state4, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_328_ce <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_grp_fu_328_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_328_ce <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_grp_fu_328_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_328_ce <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_fu_328_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_328_ce <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_grp_fu_328_p_ce;
        else 
            grp_fu_328_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_328_opcode_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_grp_fu_328_p_opcode, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_fu_328_p_opcode, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_grp_fu_328_p_opcode, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_grp_fu_328_p_opcode, ap_CS_fsm_state4, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_328_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_grp_fu_328_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_328_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_grp_fu_328_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_328_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_fu_328_p_opcode),2));
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_328_opcode <= std_logic_vector(IEEE.numeric_std.resize(unsigned(grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_grp_fu_328_p_opcode),2));
        else 
            grp_fu_328_opcode <= "XX";
        end if; 
    end process;


    grp_fu_328_p0_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_grp_fu_328_p_din0, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_fu_328_p_din0, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_grp_fu_328_p_din0, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_grp_fu_328_p_din0, ap_CS_fsm_state4, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_328_p0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_grp_fu_328_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_328_p0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_grp_fu_328_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_328_p0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_fu_328_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_328_p0 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_grp_fu_328_p_din0;
        else 
            grp_fu_328_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_328_p1_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_grp_fu_328_p_din1, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_fu_328_p_din1, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_grp_fu_328_p_din1, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_grp_fu_328_p_din1, ap_CS_fsm_state4, ap_CS_fsm_state12, ap_CS_fsm_state14, ap_CS_fsm_state16)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
            grp_fu_328_p1 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_113_fu_200_grp_fu_328_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_fu_328_p1 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_32_1_fu_194_grp_fu_328_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_fu_328_p1 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_fu_328_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            grp_fu_328_p1 <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_21_111_fu_126_grp_fu_328_p_din1;
        else 
            grp_fu_328_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_pow_generic_double_s_fu_332_ap_start_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_pow_generic_double_s_fu_332_p_start, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_pow_generic_double_s_fu_332_p_start, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_pow_generic_double_s_fu_332_ap_start <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_pow_generic_double_s_fu_332_p_start;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_pow_generic_double_s_fu_332_ap_start <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_pow_generic_double_s_fu_332_p_start;
        else 
            grp_pow_generic_double_s_fu_332_ap_start <= ap_const_logic_0;
        end if; 
    end process;


    grp_pow_generic_double_s_fu_332_base_r_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_pow_generic_double_s_fu_332_p_din1, grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_pow_generic_double_s_fu_332_p_din1, ap_CS_fsm_state12, ap_CS_fsm_state14)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
            grp_pow_generic_double_s_fu_332_base_r <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_112_fu_163_grp_pow_generic_double_s_fu_332_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
            grp_pow_generic_double_s_fu_332_base_r <= grp_STDCpt_2048_3_double_Pipeline_VITIS_LOOP_39_1_fu_132_grp_pow_generic_double_s_fu_332_p_din1;
        else 
            grp_pow_generic_double_s_fu_332_base_r <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read <= grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read;
        else 
            stream_Brd_Acq_Im_out_1_STD_Computation_raw_data_im_i_read <= ap_const_logic_0;
        end if; 
    end process;


    stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read <= grp_STDCpt_2048_3_double_Pipeline_loop_2_fu_108_stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read;
        else 
            stream_Brd_Acq_Real_out_2_STD_Computation_raw_data_real_i_read <= ap_const_logic_0;
        end if; 
    end process;

    stream_STD_Computation_std_I_o_Brd_STD_I_in_din <= grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_stream_STD_Computation_std_I_o_Brd_STD_I_in_din;

    stream_STD_Computation_std_I_o_Brd_STD_I_in_write_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_stream_STD_Computation_std_I_o_Brd_STD_I_in_write, ap_CS_fsm_state91)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            stream_STD_Computation_std_I_o_Brd_STD_I_in_write <= grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_stream_STD_Computation_std_I_o_Brd_STD_I_in_write;
        else 
            stream_STD_Computation_std_I_o_Brd_STD_I_in_write <= ap_const_logic_0;
        end if; 
    end process;

    stream_STD_Computation_std_R_o_Brd_STD_R_in_din <= grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_stream_STD_Computation_std_R_o_Brd_STD_R_in_din;

    stream_STD_Computation_std_R_o_Brd_STD_R_in_write_assign_proc : process(grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_stream_STD_Computation_std_R_o_Brd_STD_R_in_write, ap_CS_fsm_state91)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state91)) then 
            stream_STD_Computation_std_R_o_Brd_STD_R_in_write <= grp_STDCpt_2048_3_double_Pipeline_loop_3_fu_214_stream_STD_Computation_std_R_o_Brd_STD_R_in_write;
        else 
            stream_STD_Computation_std_R_o_Brd_STD_R_in_write <= ap_const_logic_0;
        end if; 
    end process;

end behav;
