head	1.2;
access;
symbols
	OPENBSD_3_5:1.1.1.1.0.16
	OPENBSD_3_5_BASE:1.1.1.1
	OPENBSD_3_4:1.1.1.1.0.14
	OPENBSD_3_4_BASE:1.1.1.1
	OPENBSD_3_3:1.1.1.1.0.12
	OPENBSD_3_3_BASE:1.1.1.1
	OPENBSD_3_2:1.1.1.1.0.10
	OPENBSD_3_2_BASE:1.1.1.1
	binutils-2_11_2:1.1.1.1
	OPENBSD_3_1:1.1.1.1.0.8
	OPENBSD_3_1_BASE:1.1.1.1
	OPENBSD_3_0:1.1.1.1.0.6
	OPENBSD_3_0_BASE:1.1.1.1
	BINUTILS-2_10_1:1.1.1.1
	OPENBSD_2_9:1.1.1.1.0.4
	OPENBSD_2_9_BASE:1.1.1.1
	OPENBSD_2_8:1.1.1.1.0.2
	OPENBSD_2_8_BASE:1.1.1.1
	BINUTILS-2_10:1.1.1.1
	FSF:1.1.1;
locks; strict;
comment	@# @;


1.2
date	2004.05.17.21.54.34;	author drahn;	state dead;
branches;
next	1.1;

1.1
date	2000.09.12.14.46.41;	author espie;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	2000.09.12.14.46.41;	author espie;	state Exp;
branches;
next	;


desc
@@


1.2
log
@Resolve merge conflicts, adjust method of W^X handing (.sh files)
remove testsuites (not useable) remove mmalloc (not part of new binutils).
@
text
@# test all instructions. FIXME: many instructions missing.

start:
	sachi	r1, a0
	sac	r0, a0
	#
	# disassembler test. sachi&sac should not 
	# be confused with rachi&rac
	#
	rachi	r1, a0, -0x2
	rac	r0, a0, -0x2
	slae	a0, r3
	ld	r1, @@0x0800
	ld2w	r0, @@0x0800
	st2w	r0, @@0x0800
	st	r1, @@0x0800

# VLIW syntax test
	nop
	nop
	nop	->	nop
	nop	||	nop
	nop	<-	nop

# try changing sections
	not	r1
	.section .foo
	add3	r10,r12,6
	.text
	not	r2
	nop
@


1.1
log
@Initial revision
@
text
@@


1.1.1.1
log
@Import binutils-2.10
- only the binutils package (no gdb here)
- don't import libiberty and texinfo, they are elsewhere
- remove all .info* generated files
@
text
@@
