// Seed: 2339911143
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_6;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    input tri0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    output supply1 id_5
    , id_7
);
  wire id_8;
  integer id_9;
  wire id_10;
  id_11 :
  assert property (@(posedge 1 or negedge id_3) 1)
  else;
  module_0(
      id_9, id_7, id_7, id_9, id_7
  );
  wire id_12;
  id_13 :
  assert property (@(posedge id_11 or id_4) id_1)
  else;
  wire id_14;
endmodule
