Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Jul  3 12:25:16 2018
| Host         : DESKTOP-C5CEFDM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Lab5_control_sets_placed.rpt
| Design       : Lab5
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     8 |
| Unused register locations in slices containing registers |    25 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            2 |
|      7 |            3 |
|     14 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            6 |
| No           | No                    | Yes                    |              37 |           13 |
| No           | Yes                   | No                     |               7 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+---------------------+----------------------+------------------+----------------+
|        Clock Signal       |    Enable Signal    |   Set/Reset Signal   | Slice Load Count | Bel Load Count |
+---------------------------+---------------------+----------------------+------------------+----------------+
|  nolabel_line42/CLK       |                     |                      |                1 |              1 |
|  nolabel_line42/CLK       |                     | reset_IBUF           |                1 |              4 |
|  nolabel_line42/CLK       | nolabel_line44/E[0] | reset_IBUF           |                1 |              4 |
|  nolabel_line44/SSD[0][0] |                     |                      |                3 |              7 |
|  nolabel_line45/E[0]      |                     |                      |                2 |              7 |
|  nolabel_line43/E[0]      |                     | nolabel_line43/AS[0] |                3 |              7 |
|  nolabel_line41/CLK       |                     | reset_IBUF           |                6 |             14 |
|  clock_IBUF_BUFG          |                     | reset_IBUF           |                6 |             19 |
+---------------------------+---------------------+----------------------+------------------+----------------+


