#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Mon Mar  1 14:19:52 2021
# Process ID: 137093
# Current directory: /workspace/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo
# Command line: vivado -mode batch -source make_project.tcl
# Log file: /workspace/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/vivado.log
# Journal file: /workspace/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/vivado.jou
#-----------------------------------------------------------
source make_project.tcl
# create_project finn_vivado_stitch_proj /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo -part xc7z020clg400-1
# set_property ip_repo_paths [list /workspace/finn/finn-rtllib/memstream /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_2_IODMA_0_8qzrfvhn/project_StreamingDataflowPartition_2_IODMA_0/sol1/impl/ip] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/workspace/finn/finn-rtllib/memstream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_2_IODMA_0_8qzrfvhn/project_StreamingDataflowPartition_2_IODMA_0/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
# create_bd_design "StreamingDataflowPartition_2"
WARNING: [BD 41-1753] The name 'StreamingDataflowPartition_2' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
Wrote  : </home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/StreamingDataflowPartition_2.bd> 
# create_bd_cell -type ip -vlnv xilinx.com:hls:StreamingDataflowPartition_2_IODMA_0:1.0 StreamingDataflowPartition_2_IODMA_0
WARNING: [BD 41-1753] The name 'StreamingDataflowPartition_2_IODMA_0' you have specified is long. The Windows OS has path length limitations. It is recommended you use shorter names(less than 25 characters) to reduce the likelihood of issues when/if running on windows OS.
# make_bd_pins_external [get_bd_pins StreamingDataflowPartition_2_IODMA_0/ap_clk]
# set_property name ap_clk [get_bd_ports ap_clk_0]
# make_bd_pins_external [get_bd_pins StreamingDataflowPartition_2_IODMA_0/ap_rst_n]
# set_property name ap_rst_n [get_bd_ports ap_rst_n_0]
# make_bd_intf_pins_external [get_bd_intf_pins StreamingDataflowPartition_2_IODMA_0/s_axi_control]
# make_bd_intf_pins_external [get_bd_intf_pins StreamingDataflowPartition_2_IODMA_0/m_axi_gmem]
# set_property name m_axi_gmem0 [get_bd_intf_ports m_axi_gmem_0]
# make_bd_intf_pins_external [get_bd_intf_pins StreamingDataflowPartition_2_IODMA_0/in0_V_V]
# set_property name s_axis_0 [get_bd_intf_ports in0_V_V_0]
# set_property CONFIG.FREQ_HZ 100000000.000000 [get_bd_ports /ap_clk]
# regenerate_bd_layout
# validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </m_axi_gmem0/Reg> is not assigned into address space </StreamingDataflowPartition_2_IODMA_0/Data_m_axi_gmem>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </StreamingDataflowPartition_2_IODMA_0/s_axi_control/Reg> is not assigned into address space </s_axi_control_0>. Please use Address Editor to either assign or exclude it.
# save_bd_design
Wrote  : </home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/StreamingDataflowPartition_2.bd> 
# make_wrapper -files [get_files /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/StreamingDataflowPartition_2.bd] -top
INFO: [BD 41-1662] The design 'StreamingDataflowPartition_2.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1356] Slave segment </StreamingDataflowPartition_2_IODMA_0/s_axi_control/Reg> is not assigned into address space </s_axi_control_0>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </m_axi_gmem0/Reg> is not assigned into address space </StreamingDataflowPartition_2_IODMA_0/Data_m_axi_gmem>. Please use Address Editor to either assign or exclude it.
VHDL Output written to : /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/synth/StreamingDataflowPartition_2.v
VHDL Output written to : /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/sim/StreamingDataflowPartition_2.v
VHDL Output written to : /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/hdl/StreamingDataflowPartition_2_wrapper.v
# add_files -norecurse /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/hdl/StreamingDataflowPartition_2_wrapper.v
# set_property SYNTH_CHECKPOINT_MODE Hierarchical [ get_files /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/StreamingDataflowPartition_2.bd ]
# set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
# launch_runs synth_1 -jobs 6
INFO: [BD 41-1662] The design 'StreamingDataflowPartition_2.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-1356] Slave segment </StreamingDataflowPartition_2_IODMA_0/s_axi_control/Reg> is not assigned into address space </s_axi_control_0>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </m_axi_gmem0/Reg> is not assigned into address space </StreamingDataflowPartition_2_IODMA_0/Data_m_axi_gmem>. Please use Address Editor to either assign or exclude it.
VHDL Output written to : /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/synth/StreamingDataflowPartition_2.v
VHDL Output written to : /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/sim/StreamingDataflowPartition_2.v
VHDL Output written to : /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/hdl/StreamingDataflowPartition_2_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block StreamingDataflowPartition_2_IODMA_0 .
Exporting to file /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/hw_handoff/StreamingDataflowPartition_2.hwh
Generated Block Design Tcl file /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/hw_handoff/StreamingDataflowPartition_2_bd.tcl
Generated Hardware Definition File /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/synth/StreamingDataflowPartition_2.hwdef
[Mon Mar  1 14:20:11 2021] Launched StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0_synth_1...
Run output will be captured here: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/finn_vivado_stitch_proj.runs/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0_synth_1/runme.log
[Mon Mar  1 14:20:11 2021] Launched synth_1...
Run output will be captured here: /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/finn_vivado_stitch_proj.runs/synth_1/runme.log
# wait_on_run [get_runs synth_1]
[Mon Mar  1 14:20:11 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log StreamingDataflowPartition_2_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source StreamingDataflowPartition_2_wrapper.tcl


****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source StreamingDataflowPartition_2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/workspace/finn/finn-rtllib/memstream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/code_gen_ipgen_StreamingDataflowPartition_2_IODMA_0_8qzrfvhn/project_StreamingDataflowPartition_2_IODMA_0/sol1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top StreamingDataflowPartition_2_wrapper -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 137364
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2151.465 ; gain = 5.914 ; free physical = 6051 ; free virtual = 41810
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_wrapper' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/hdl/StreamingDataflowPartition_2_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/synth/StreamingDataflowPartition_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0' [/workspace/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-137359-finn_dev_grgov/realtime/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0' (1#1) [/workspace/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/finn_vivado_stitch_proj.runs/synth_1/.Xil/Vivado-137359-finn_dev_grgov/realtime/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0' is unconnected for instance 'StreamingDataflowPartition_2_IODMA_0' [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/synth/StreamingDataflowPartition_2.v:244]
WARNING: [Synth 8-7023] instance 'StreamingDataflowPartition_2_IODMA_0' of module 'StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0' has 58 connections declared, but only 57 given [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/synth/StreamingDataflowPartition_2.v:244]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2' (2#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/synth/StreamingDataflowPartition_2.v:13]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_2_wrapper' (3#1) [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/hdl/StreamingDataflowPartition_2_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2189.402 ; gain = 43.852 ; free physical = 6087 ; free virtual = 41847
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2204.246 ; gain = 58.695 ; free physical = 6084 ; free virtual = 41844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2204.246 ; gain = 58.695 ; free physical = 6084 ; free virtual = 41844
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2204.246 ; gain = 0.000 ; free physical = 6077 ; free virtual = 41837
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ip/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0_in_context.xdc] for cell 'StreamingDataflowPartition_2_i/StreamingDataflowPartition_2_IODMA_0'
Finished Parsing XDC File [/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ip/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0_in_context.xdc] for cell 'StreamingDataflowPartition_2_i/StreamingDataflowPartition_2_IODMA_0'
Parsing XDC File [/workspace/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/finn_vivado_stitch_proj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/workspace/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/finn_vivado_stitch_proj.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2289.090 ; gain = 0.000 ; free physical = 5995 ; free virtual = 41755
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2289.090 ; gain = 0.000 ; free physical = 5995 ; free virtual = 41754
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2289.090 ; gain = 143.539 ; free physical = 6042 ; free virtual = 41804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2289.090 ; gain = 143.539 ; free physical = 6042 ; free virtual = 41804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for StreamingDataflowPartition_2_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for StreamingDataflowPartition_2_i/StreamingDataflowPartition_2_IODMA_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2289.090 ; gain = 143.539 ; free physical = 6042 ; free virtual = 41804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2289.090 ; gain = 143.539 ; free physical = 6043 ; free virtual = 41806
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2289.090 ; gain = 143.539 ; free physical = 6030 ; free virtual = 41796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2289.090 ; gain = 143.539 ; free physical = 5905 ; free virtual = 41671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2289.090 ; gain = 143.539 ; free physical = 5905 ; free virtual = 41671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2306.105 ; gain = 160.555 ; free physical = 5904 ; free virtual = 41669
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2312.043 ; gain = 166.492 ; free physical = 5918 ; free virtual = 41682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2312.043 ; gain = 166.492 ; free physical = 5918 ; free virtual = 41682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2312.043 ; gain = 166.492 ; free physical = 5918 ; free virtual = 41682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2312.043 ; gain = 166.492 ; free physical = 5918 ; free virtual = 41682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2312.043 ; gain = 166.492 ; free physical = 5918 ; free virtual = 41682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2312.043 ; gain = 166.492 ; free physical = 5918 ; free virtual = 41682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------------------------------------------+----------+
|      |BlackBox name                                                       |Instances |
+------+--------------------------------------------------------------------+----------+
|1     |StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0 |         1|
+------+--------------------------------------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------------------------------------+------+
|      |Cell                                                              |Count |
+------+------------------------------------------------------------------+------+
|1     |StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0 |     1|
+------+------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2312.043 ; gain = 166.492 ; free physical = 5918 ; free virtual = 41682
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 2312.043 ; gain = 81.648 ; free physical = 5975 ; free virtual = 41739
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2312.051 ; gain = 166.492 ; free physical = 5975 ; free virtual = 41739
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2312.051 ; gain = 0.000 ; free physical = 5969 ; free virtual = 41732
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2320.949 ; gain = 0.000 ; free physical = 5987 ; free virtual = 41750
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 2320.949 ; gain = 175.422 ; free physical = 6117 ; free virtual = 41880
INFO: [Common 17-1381] The checkpoint '/workspace/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/finn_vivado_stitch_proj.runs/synth_1/StreamingDataflowPartition_2_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file StreamingDataflowPartition_2_wrapper_utilization_synth.rpt -pb StreamingDataflowPartition_2_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar  1 14:22:05 2021...
[Mon Mar  1 14:22:08 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:01:50 ; elapsed = 00:01:57 . Memory (MB): peak = 2281.449 ; gain = 0.000 ; free physical = 6964 ; free virtual = 42725
# open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_2/ip/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0/StreamingDataflowPartition_2_StreamingDataflowPartition_2_IODMA_0_0.dcp' for cell 'StreamingDataflowPartition_2_i/StreamingDataflowPartition_2_IODMA_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2281.449 ; gain = 0.000 ; free physical = 6816 ; free virtual = 42578
INFO: [Netlist 29-17] Analyzing 91 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2281.449 ; gain = 0.000 ; free physical = 6730 ; free virtual = 42492
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2281.449 ; gain = 0.000 ; free physical = 6730 ; free virtual = 42492
# write_verilog -force -mode synth_stub StreamingDataflowPartition_2.v
# write_checkpoint StreamingDataflowPartition_2.dcp
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/workspace/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/StreamingDataflowPartition_2.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2773.602 ; gain = 492.152 ; free physical = 6362 ; free virtual = 42122
# write_xdc StreamingDataflowPartition_2.xdc
# report_utilization -file StreamingDataflowPartition_2_partition_util.rpt
# ipx::package_project -root_dir /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/ip -vendor xilinx_finn -library finn -taxonomy /UserIP -module StreamingDataflowPartition_2 -import_files
INFO: [BD 41-1637] Generated targets are already up-to-date for block design 'StreamingDataflowPartition_2' - hence not re-generating.
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:aximm:1.0 m_axi_gmem0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:aximm:1.0 m_axi_gmem0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:aximm:1.0 m_axi_gmem0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:aximm:1.0 m_axi_gmem0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:aximm:1.0 m_axi_gmem0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:aximm:1.0 m_axi_gmem0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:aximm:1.0 m_axi_gmem0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:aximm:1.0 m_axi_gmem0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:aximm:1.0 m_axi_gmem0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:aximm:1.0 m_axi_gmem0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:aximm:1.0 m_axi_gmem0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:aximm:1.0 m_axi_gmem0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:aximm:1.0 m_axi_gmem0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:aximm:1.0 m_axi_gmem0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:aximm:1.0 m_axi_gmem0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:aximm:1.0 m_axi_gmem0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:aximm:1.0 m_axi_gmem0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:aximm:1.0 m_axi_gmem0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:aximm:1.0 m_axi_gmem0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:aximm:1.0 m_axi_gmem0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:aximm:1.0 m_axi_gmem0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:aximm:1.0 m_axi_gmem0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:aximm:1.0 m_axi_gmem0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:aximm:1.0 m_axi_gmem0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:aximm:1.0 m_axi_gmem0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:aximm:1.0 m_axi_gmem0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:aximm:1.0 m_axi_gmem0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:aximm:1.0 m_axi_gmem0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:aximm:1.0 m_axi_gmem0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:aximm:1.0 m_axi_gmem0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:aximm:1.0 m_axi_gmem0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:aximm:1.0 m_axi_gmem0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:aximm:1.0 m_axi_gmem0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:aximm:1.0 m_axi_gmem0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:aximm:1.0 m_axi_gmem0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:axis:1.0 s_axis_0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:axis:1.0 s_axis_0'
CRITICAL WARNING: [IP_Flow 19-5234] Found an invalid attribute: 'Misformed interface info attr: xilinx.com:interface:axis:1.0 s_axis_0'
WARNING: [BD 41-1604] External address space /s_axi_control_0 in the scoped design has no assigned segments and will not be converted to a surface memory map on the parent IP.
WARNING: [IP_Flow 19-3157] Bus Interface 'RST.AP_RST_N': Bus parameter POLARITY is ACTIVE_LOW but port 'ap_rst_n' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
# set_property core_revision 2 [ipx::find_open_core xilinx_finn:finn:StreamingDataflowPartition_2:1.0]
# ipx::create_xgui_files [ipx::find_open_core xilinx_finn:finn:StreamingDataflowPartition_2:1.0]
# ipx::remove_bus_parameter FREQ_HZ [ipx::get_bus_interfaces CLK.AP_CLK -of_objects [ipx::current_core]]
# set_property sdx_kernel true [ipx::find_open_core xilinx_finn:finn:StreamingDataflowPartition_2:1.0]
# set_property sdx_kernel_type rtl [ipx::find_open_core xilinx_finn:finn:StreamingDataflowPartition_2:1.0]
# set_property supported_families { } [ipx::find_open_core xilinx_finn:finn:StreamingDataflowPartition_2:1.0]
# set_property xpm_libraries {XPM_CDC XPM_MEMORY XPM_FIFO} [ipx::find_open_core xilinx_finn:finn:StreamingDataflowPartition_2:1.0]
# set_property auto_family_support_level level_2 [ipx::find_open_core xilinx_finn:finn:StreamingDataflowPartition_2:1.0]
# ipx::remove_all_file [ipx::get_file_groups xilinx_anylanguagebehavioralsimulation]
# ipx::remove_all_file [ipx::get_file_groups xilinx_anylanguagesynthesis]
# ipx::remove_file_group xilinx_anylanguagebehavioralsimulation [ipx::current_core]
# ipx::remove_file_group xilinx_anylanguagesynthesis [ipx::current_core]
# file delete -force /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/ip/sim
# file delete -force /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/ip/src
# file mkdir /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/ip/dcp
# file mkdir /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/ip/impl
# file copy -force StreamingDataflowPartition_2.dcp /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/ip/dcp
# file copy -force StreamingDataflowPartition_2.xdc /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/ip/impl
# ipx::add_file_group xilinx_implementation [ipx::current_core]
# ipx::add_file impl/StreamingDataflowPartition_2.xdc [ipx::get_file_groups xilinx_implementation]
# set_property used_in [list implementation] [ipx::get_files impl/StreamingDataflowPartition_2.xdc -of_objects [ipx::get_file_groups xilinx_implementation]]
# ipx::add_file_group xilinx_synthesischeckpoint [ipx::current_core]
# ipx::add_file dcp/StreamingDataflowPartition_2.dcp [ipx::get_file_groups xilinx_synthesischeckpoint]
# ipx::add_file_group xilinx_simulationcheckpoint [ipx::current_core]
# ipx::add_file dcp/StreamingDataflowPartition_2.dcp [ipx::get_file_groups xilinx_simulationcheckpoint]
# ipx::update_checksums [ipx::find_open_core xilinx_finn:finn:StreamingDataflowPartition_2:1.0]
# ipx::save_core [ipx::find_open_core xilinx_finn:finn:StreamingDataflowPartition_2:1.0]
# set all_v_files [get_files -filter {FILE_TYPE == Verilog && USED_IN_SYNTHESIS == 1} ]
# set fp [open /home/grgov/Diplomski_rad/finn_modified_docker_output_dir/vivado_stitch_proj_tlgqyxlo/all_verilog_srcs.txt w]
# foreach vf $all_v_files {puts $fp $vf}
# close $fp
INFO: [Common 17-206] Exiting Vivado at Mon Mar  1 14:22:25 2021...
