

================================================================
== Vitis HLS Report for 'ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7'
================================================================
* Date:           Mon Mar 10 15:35:49 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       27|       27|  0.270 us|  0.270 us|   27|   27|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7  |       25|       25|        11|          1|          1|    16|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.36>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [tools.cpp:46]   --->   Operation 14 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten40 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [tools.cpp:40]   --->   Operation 16 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten53 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %A_BUS, void @empty_17, i32 0, i32 0, void @empty_14, i32 0, i32 5000, void @empty_13, void @empty_12, void @empty_14, i32 16, i32 16, i32 16, i32 16, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %mm_a, void @empty_24, i32 0, i32 0, void @empty_14, i32 0, i32 0, void @empty_14, void @empty_14, void @empty_14, i32 0, i32 0, i32 0, i32 0, void @empty_14, void @empty_14, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A" [tools.cpp:15]   --->   Operation 20 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bound38_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %bound38" [tools.cpp:15]   --->   Operation 21 'read' 'bound38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%N_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %N" [tools.cpp:15]   --->   Operation 22 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%bound45_read = read i88 @_ssdm_op_Read.ap_auto.i88, i88 %bound45" [tools.cpp:15]   --->   Operation 23 'read' 'bound45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.36ns)   --->   "%store_ln0 = store i88 0, i88 %indvar_flatten53"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 25 [1/1] (0.36ns)   --->   "%store_ln40 = store i28 0, i28 %r" [tools.cpp:40]   --->   Operation 25 'store' 'store_ln40' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 26 [1/1] (0.36ns)   --->   "%store_ln0 = store i60 0, i60 %indvar_flatten40"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 27 [1/1] (0.36ns)   --->   "%store_ln46 = store i32 0, i32 %n" [tools.cpp:46]   --->   Operation 27 'store' 'store_ln46' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 28 [1/1] (0.36ns)   --->   "%br_ln0 = br void %for.inc49"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.36>

State 2 <SV = 1> <Delay = 4.93>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%first_iter_2 = phi i1 1, void %newFuncRoot, i1 0, void %for.inc49.split"   --->   Operation 29 'phi' 'first_iter_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%n_2 = load i32 %n" [tools.cpp:46]   --->   Operation 30 'load' 'n_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten40_load = load i60 %indvar_flatten40" [tools.cpp:43]   --->   Operation 31 'load' 'indvar_flatten40_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten53_load = load i88 %indvar_flatten53" [tools.cpp:40]   --->   Operation 32 'load' 'indvar_flatten53_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.09ns)   --->   "%icmp_ln40 = icmp_eq  i88 %indvar_flatten53_load, i88 %bound45_read" [tools.cpp:40]   --->   Operation 33 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (1.09ns)   --->   "%add_ln40_1 = add i88 %indvar_flatten53_load, i88 1" [tools.cpp:40]   --->   Operation 34 'add' 'add_ln40_1' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.inc55.loopexit, void %if.end.loopexit.exitStub" [tools.cpp:40]   --->   Operation 35 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%r_load = load i28 %r" [tools.cpp:40]   --->   Operation 36 'load' 'r_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.77ns)   --->   "%add_ln40 = add i28 %r_load, i28 1" [tools.cpp:40]   --->   Operation 37 'add' 'add_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.94ns)   --->   "%icmp_ln43 = icmp_eq  i60 %indvar_flatten40_load, i60 %bound38_read" [tools.cpp:43]   --->   Operation 38 'icmp' 'icmp_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node or_ln43)   --->   "%or_ln40 = or i1 %icmp_ln43, i1 %first_iter_2" [tools.cpp:40]   --->   Operation 39 'or' 'or_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln46 = icmp_eq  i32 %N_read, i32 0" [tools.cpp:46]   --->   Operation 40 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.79ns)   --->   "%icmp_ln46_1 = icmp_eq  i32 %n_2, i32 %N_read" [tools.cpp:46]   --->   Operation 41 'icmp' 'icmp_ln46_1' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.25ns)   --->   "%select_ln40 = select i1 %icmp_ln43, i1 %icmp_ln46, i1 %icmp_ln46_1" [tools.cpp:40]   --->   Operation 42 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.30ns)   --->   "%select_ln40_1 = select i1 %icmp_ln43, i28 %add_ln40, i28 %r_load" [tools.cpp:40]   --->   Operation 43 'select' 'select_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.11ns) (out node of the LUT)   --->   "%or_ln43 = or i1 %select_ln40, i1 %or_ln40" [tools.cpp:43]   --->   Operation 44 'or' 'or_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%r_cast = zext i28 %select_ln40_1" [tools.cpp:40]   --->   Operation 45 'zext' 'r_cast' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.73ns)   --->   "%empty_1057 = mul i32 %r_cast, i32 %N_read" [tools.cpp:40]   --->   Operation 46 'mul' 'empty_1057' <Predicate = (!icmp_ln40)> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i32.i6, i32 %empty_1057, i6 0" [tools.cpp:40]   --->   Operation 47 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_cast8 = zext i38 %tmp_s" [tools.cpp:40]   --->   Operation 48 'zext' 'p_cast8' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.96ns)   --->   "%empty_1058 = add i64 %p_cast8, i64 %A_read" [tools.cpp:40]   --->   Operation 49 'add' 'empty_1058' <Predicate = (!icmp_ln40)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i58 @_ssdm_op_PartSelect.i58.i64.i32.i32, i64 %empty_1058, i32 6, i32 63" [tools.cpp:46]   --->   Operation 50 'partselect' 'trunc_ln' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %or_ln43, void %for.inc49.split, void %new.body.VITIS_LOOP_46_7" [tools.cpp:46]   --->   Operation 51 'br' 'br_ln46' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.79ns)   --->   "%add_ln46 = add i32 %n_2, i32 1" [tools.cpp:46]   --->   Operation 52 'add' 'add_ln46' <Predicate = (!icmp_ln40)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node select_ln46)   --->   "%or_ln46 = or i1 %select_ln40, i1 %icmp_ln43" [tools.cpp:46]   --->   Operation 53 'or' 'or_ln46' <Predicate = (!icmp_ln40)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.21ns) (out node of the LUT)   --->   "%select_ln46 = select i1 %or_ln46, i32 1, i32 %add_ln46" [tools.cpp:46]   --->   Operation 54 'select' 'select_ln46' <Predicate = (!icmp_ln40)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.94ns)   --->   "%add_ln43 = add i60 %indvar_flatten40_load, i60 1" [tools.cpp:43]   --->   Operation 55 'add' 'add_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.27ns)   --->   "%select_ln43 = select i1 %icmp_ln43, i60 1, i60 %add_ln43" [tools.cpp:43]   --->   Operation 56 'select' 'select_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.36ns)   --->   "%store_ln40 = store i88 %add_ln40_1, i88 %indvar_flatten53" [tools.cpp:40]   --->   Operation 57 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.36>
ST_2 : Operation 58 [1/1] (0.36ns)   --->   "%store_ln40 = store i28 %select_ln40_1, i28 %r" [tools.cpp:40]   --->   Operation 58 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.36>
ST_2 : Operation 59 [1/1] (0.36ns)   --->   "%store_ln43 = store i60 %select_ln43, i60 %indvar_flatten40" [tools.cpp:43]   --->   Operation 59 'store' 'store_ln43' <Predicate = (!icmp_ln40)> <Delay = 0.36>
ST_2 : Operation 60 [1/1] (0.36ns)   --->   "%store_ln46 = store i32 %select_ln46, i32 %n" [tools.cpp:46]   --->   Operation 60 'store' 'store_ln46' <Predicate = (!icmp_ln40)> <Delay = 0.36>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.inc49" [tools.cpp:46]   --->   Operation 61 'br' 'br_ln46' <Predicate = (!icmp_ln40)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_str"   --->   Operation 62 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 63 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i58 %trunc_ln" [tools.cpp:46]   --->   Operation 64 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%A_BUS_addr = getelementptr i512 %A_BUS, i64 %sext_ln46" [tools.cpp:46]   --->   Operation 65 'getelementptr' 'A_BUS_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %A_BUS_addr, i32 %N_read" [tools.cpp:46]   --->   Operation 66 'readreq' 'empty' <Predicate = (or_ln43)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 67 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %A_BUS_addr, i32 %N_read" [tools.cpp:46]   --->   Operation 67 'readreq' 'empty' <Predicate = (or_ln43)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 68 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %A_BUS_addr, i32 %N_read" [tools.cpp:46]   --->   Operation 68 'readreq' 'empty' <Predicate = (or_ln43)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 69 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %A_BUS_addr, i32 %N_read" [tools.cpp:46]   --->   Operation 69 'readreq' 'empty' <Predicate = (or_ln43)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 70 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %A_BUS_addr, i32 %N_read" [tools.cpp:46]   --->   Operation 70 'readreq' 'empty' <Predicate = (or_ln43)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 71 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %A_BUS_addr, i32 %N_read" [tools.cpp:46]   --->   Operation 71 'readreq' 'empty' <Predicate = (or_ln43)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 72 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %A_BUS_addr, i32 %N_read" [tools.cpp:46]   --->   Operation 72 'readreq' 'empty' <Predicate = (or_ln43)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 73 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i512, i512 %A_BUS_addr, i32 %N_read" [tools.cpp:46]   --->   Operation 73 'readreq' 'empty' <Predicate = (or_ln43)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.inc49.split" [tools.cpp:46]   --->   Operation 74 'br' 'br_ln46' <Predicate = (or_ln43)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 75 [1/1] (7.30ns)   --->   "%A_BUS_addr_read = read i512 @_ssdm_op_Read.m_axi.p1i512, i512 %A_BUS_addr" [tools.cpp:50]   --->   Operation 75 'read' 'A_BUS_addr_read' <Predicate = (!icmp_ln40)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 78 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.46>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_14" [tools.cpp:48]   --->   Operation 76 'specpipeline' 'specpipeline_ln48' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (1.46ns)   --->   "%write_ln50 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %mm_a, i512 %A_BUS_addr_read" [tools.cpp:50]   --->   Operation 77 'write' 'write_ln50' <Predicate = (!icmp_ln40)> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 128> <FIFO>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound45]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mm_a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ N]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bound38]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A_BUS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n                     (alloca           ) [ 0110000000000]
indvar_flatten40      (alloca           ) [ 0110000000000]
r                     (alloca           ) [ 0110000000000]
indvar_flatten53      (alloca           ) [ 0110000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
A_read                (read             ) [ 0110000000000]
bound38_read          (read             ) [ 0110000000000]
N_read                (read             ) [ 0111111111100]
bound45_read          (read             ) [ 0110000000000]
store_ln0             (store            ) [ 0000000000000]
store_ln40            (store            ) [ 0000000000000]
store_ln0             (store            ) [ 0000000000000]
store_ln46            (store            ) [ 0000000000000]
br_ln0                (br               ) [ 0110000000000]
first_iter_2          (phi              ) [ 0110000000000]
n_2                   (load             ) [ 0000000000000]
indvar_flatten40_load (load             ) [ 0000000000000]
indvar_flatten53_load (load             ) [ 0000000000000]
icmp_ln40             (icmp             ) [ 0111111111111]
add_ln40_1            (add              ) [ 0000000000000]
br_ln40               (br               ) [ 0000000000000]
r_load                (load             ) [ 0000000000000]
add_ln40              (add              ) [ 0000000000000]
icmp_ln43             (icmp             ) [ 0000000000000]
or_ln40               (or               ) [ 0000000000000]
icmp_ln46             (icmp             ) [ 0000000000000]
icmp_ln46_1           (icmp             ) [ 0000000000000]
select_ln40           (select           ) [ 0000000000000]
select_ln40_1         (select           ) [ 0000000000000]
or_ln43               (or               ) [ 0101111111100]
r_cast                (zext             ) [ 0000000000000]
empty_1057            (mul              ) [ 0000000000000]
tmp_s                 (bitconcatenate   ) [ 0000000000000]
p_cast8               (zext             ) [ 0000000000000]
empty_1058            (add              ) [ 0000000000000]
trunc_ln              (partselect       ) [ 0101000000000]
br_ln46               (br               ) [ 0000000000000]
add_ln46              (add              ) [ 0000000000000]
or_ln46               (or               ) [ 0000000000000]
select_ln46           (select           ) [ 0000000000000]
add_ln43              (add              ) [ 0000000000000]
select_ln43           (select           ) [ 0000000000000]
store_ln40            (store            ) [ 0000000000000]
store_ln40            (store            ) [ 0000000000000]
store_ln43            (store            ) [ 0000000000000]
store_ln46            (store            ) [ 0000000000000]
br_ln46               (br               ) [ 0110000000000]
specloopname_ln0      (specloopname     ) [ 0000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000]
sext_ln46             (sext             ) [ 0000000000000]
A_BUS_addr            (getelementptr    ) [ 0100111111110]
empty                 (readreq          ) [ 0000000000000]
br_ln46               (br               ) [ 0000000000000]
A_BUS_addr_read       (read             ) [ 0100000000001]
specpipeline_ln48     (specpipeline     ) [ 0000000000000]
write_ln50            (write            ) [ 0000000000000]
ret_ln0               (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound45">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound45"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mm_a">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm_a"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="N">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bound38">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound38"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_BUS">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_BUS"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i60"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i88"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i38.i32.i6"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i58.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="n_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="indvar_flatten40_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten40/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="r_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="indvar_flatten53_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten53/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="A_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="bound38_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="60" slack="0"/>
<pin id="108" dir="0" index="1" bw="60" slack="0"/>
<pin id="109" dir="1" index="2" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound38_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="N_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="bound45_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="88" slack="0"/>
<pin id="120" dir="0" index="1" bw="88" slack="0"/>
<pin id="121" dir="1" index="2" bw="88" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound45_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_readreq_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="512" slack="0"/>
<pin id="127" dir="0" index="2" bw="32" slack="2"/>
<pin id="128" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="A_BUS_addr_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="512" slack="0"/>
<pin id="132" dir="0" index="1" bw="512" slack="8"/>
<pin id="133" dir="1" index="2" bw="512" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_BUS_addr_read/11 "/>
</bind>
</comp>

<comp id="135" class="1004" name="write_ln50_write_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="0" slack="0"/>
<pin id="137" dir="0" index="1" bw="512" slack="0"/>
<pin id="138" dir="0" index="2" bw="512" slack="1"/>
<pin id="139" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/12 "/>
</bind>
</comp>

<comp id="142" class="1005" name="first_iter_2_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_iter_2 (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="first_iter_2_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_2/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="empty_1057_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="28" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="1"/>
<pin id="157" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_1057/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln0_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="88" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln40_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="28" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln0_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="60" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln46_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="n_2_load_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_2/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="indvar_flatten40_load_load_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="60" slack="1"/>
<pin id="183" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten40_load/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="indvar_flatten53_load_load_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="88" slack="1"/>
<pin id="186" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten53_load/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln40_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="88" slack="0"/>
<pin id="189" dir="0" index="1" bw="88" slack="1"/>
<pin id="190" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="add_ln40_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="88" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="r_load_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="28" slack="1"/>
<pin id="200" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="add_ln40_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="28" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="icmp_ln43_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="60" slack="0"/>
<pin id="209" dir="0" index="1" bw="60" slack="1"/>
<pin id="210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="or_ln40_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln40/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln46_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln46_1_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="1"/>
<pin id="226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46_1/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="select_ln40_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="select_ln40_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="28" slack="0"/>
<pin id="239" dir="0" index="2" bw="28" slack="0"/>
<pin id="240" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40_1/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="or_ln43_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln43/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="r_cast_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="28" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_cast/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_s_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="38" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_cast8_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="38" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="empty_1058_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="38" slack="0"/>
<pin id="269" dir="0" index="1" bw="64" slack="1"/>
<pin id="270" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_1058/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="trunc_ln_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="58" slack="0"/>
<pin id="274" dir="0" index="1" bw="64" slack="0"/>
<pin id="275" dir="0" index="2" bw="4" slack="0"/>
<pin id="276" dir="0" index="3" bw="7" slack="0"/>
<pin id="277" dir="1" index="4" bw="58" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln46_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="or_ln46_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln46/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="select_ln46_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="0" index="2" bw="32" slack="0"/>
<pin id="298" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln46/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln43_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="60" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="select_ln43_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="60" slack="0"/>
<pin id="312" dir="1" index="3" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln40_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="88" slack="0"/>
<pin id="318" dir="0" index="1" bw="88" slack="1"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln40_store_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="28" slack="0"/>
<pin id="323" dir="0" index="1" bw="28" slack="1"/>
<pin id="324" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln43_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="60" slack="0"/>
<pin id="328" dir="0" index="1" bw="60" slack="1"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln46_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="1"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="sext_ln46_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="58" slack="1"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="A_BUS_addr_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="512" slack="0"/>
<pin id="341" dir="0" index="1" bw="58" slack="0"/>
<pin id="342" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_BUS_addr/3 "/>
</bind>
</comp>

<comp id="346" class="1005" name="n_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="353" class="1005" name="indvar_flatten40_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="60" slack="0"/>
<pin id="355" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten40 "/>
</bind>
</comp>

<comp id="360" class="1005" name="r_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="28" slack="0"/>
<pin id="362" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="367" class="1005" name="indvar_flatten53_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="88" slack="0"/>
<pin id="369" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten53 "/>
</bind>
</comp>

<comp id="374" class="1005" name="A_read_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="64" slack="1"/>
<pin id="376" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="A_read "/>
</bind>
</comp>

<comp id="379" class="1005" name="bound38_read_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="60" slack="1"/>
<pin id="381" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="bound38_read "/>
</bind>
</comp>

<comp id="384" class="1005" name="N_read_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="1"/>
<pin id="386" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="N_read "/>
</bind>
</comp>

<comp id="392" class="1005" name="bound45_read_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="88" slack="1"/>
<pin id="394" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="bound45_read "/>
</bind>
</comp>

<comp id="397" class="1005" name="icmp_ln40_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="1"/>
<pin id="399" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln40 "/>
</bind>
</comp>

<comp id="401" class="1005" name="or_ln43_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="1"/>
<pin id="403" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln43 "/>
</bind>
</comp>

<comp id="405" class="1005" name="trunc_ln_reg_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="58" slack="1"/>
<pin id="407" dir="1" index="1" bw="58" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="410" class="1005" name="A_BUS_addr_reg_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="512" slack="1"/>
<pin id="412" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="A_BUS_addr "/>
</bind>
</comp>

<comp id="416" class="1005" name="A_BUS_addr_read_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="512" slack="1"/>
<pin id="418" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="A_BUS_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="40" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="129"><net_src comp="76" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="78" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="82" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="48" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="50" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="44" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="46" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="18" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="191"><net_src comp="184" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="184" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="52" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="205"><net_src comp="198" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="54" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="181" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="207" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="146" pin="4"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="18" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="178" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="233"><net_src comp="207" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="218" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="223" pin="2"/><net_sink comp="228" pin=2"/></net>

<net id="241"><net_src comp="207" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="201" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="198" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="248"><net_src comp="228" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="212" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="236" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="260"><net_src comp="56" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="154" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="58" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="266"><net_src comp="255" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="278"><net_src comp="60" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="267" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="62" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="64" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="286"><net_src comp="178" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="12" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="228" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="207" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="299"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="12" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="301"><net_src comp="282" pin="2"/><net_sink comp="294" pin=2"/></net>

<net id="306"><net_src comp="181" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="66" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="207" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="66" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="302" pin="2"/><net_sink comp="308" pin=2"/></net>

<net id="320"><net_src comp="192" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="236" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="308" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="294" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="343"><net_src comp="10" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="336" pin="1"/><net_sink comp="339" pin=1"/></net>

<net id="345"><net_src comp="339" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="349"><net_src comp="84" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="352"><net_src comp="346" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="356"><net_src comp="88" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="359"><net_src comp="353" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="363"><net_src comp="92" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="366"><net_src comp="360" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="370"><net_src comp="96" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="373"><net_src comp="367" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="377"><net_src comp="100" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="382"><net_src comp="106" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="387"><net_src comp="112" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="390"><net_src comp="384" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="391"><net_src comp="384" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="395"><net_src comp="118" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="400"><net_src comp="187" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="244" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="272" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="409"><net_src comp="405" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="413"><net_src comp="339" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="415"><net_src comp="410" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="419"><net_src comp="130" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="135" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mm_a | {12 }
 - Input state : 
	Port: ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 : bound45 | {1 }
	Port: ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 : N | {1 }
	Port: ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 : bound38 | {1 }
	Port: ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 : A | {1 }
	Port: ConvertInputToStream_Pipeline_VITIS_LOOP_40_5_VITIS_LOOP_43_6_VITIS_LOOP_46_7 : A_BUS | {3 4 5 6 7 8 9 10 11 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln40 : 1
		store_ln0 : 1
		store_ln46 : 1
	State 2
		icmp_ln40 : 1
		add_ln40_1 : 1
		br_ln40 : 2
		add_ln40 : 1
		icmp_ln43 : 1
		or_ln40 : 2
		icmp_ln46_1 : 1
		select_ln40 : 2
		select_ln40_1 : 2
		or_ln43 : 3
		r_cast : 3
		empty_1057 : 4
		tmp_s : 5
		p_cast8 : 6
		empty_1058 : 7
		trunc_ln : 8
		br_ln46 : 3
		add_ln46 : 1
		or_ln46 : 3
		select_ln46 : 3
		add_ln43 : 1
		select_ln43 : 2
		store_ln40 : 2
		store_ln40 : 3
		store_ln43 : 3
		store_ln46 : 4
	State 3
		A_BUS_addr : 1
		empty : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |      add_ln40_1_fu_192      |    0    |    0    |    95   |
|          |       add_ln40_fu_201       |    0    |    0    |    35   |
|    add   |      empty_1058_fu_267      |    0    |    0    |    71   |
|          |       add_ln46_fu_282       |    0    |    0    |    39   |
|          |       add_ln43_fu_302       |    0    |    0    |    67   |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln40_fu_187      |    0    |    0    |    95   |
|   icmp   |       icmp_ln43_fu_207      |    0    |    0    |    67   |
|          |       icmp_ln46_fu_218      |    0    |    0    |    39   |
|          |      icmp_ln46_1_fu_223     |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|          |      select_ln40_fu_228     |    0    |    0    |    2    |
|  select  |     select_ln40_1_fu_236    |    0    |    0    |    28   |
|          |      select_ln46_fu_294     |    0    |    0    |    32   |
|          |      select_ln43_fu_308     |    0    |    0    |    58   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |      empty_1057_fu_154      |    3    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|          |        or_ln40_fu_212       |    0    |    0    |    2    |
|    or    |        or_ln43_fu_244       |    0    |    0    |    2    |
|          |        or_ln46_fu_288       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |      A_read_read_fu_100     |    0    |    0    |    0    |
|          |   bound38_read_read_fu_106  |    0    |    0    |    0    |
|   read   |      N_read_read_fu_112     |    0    |    0    |    0    |
|          |   bound45_read_read_fu_118  |    0    |    0    |    0    |
|          | A_BUS_addr_read_read_fu_130 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_124     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   write_ln50_write_fu_135   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |        r_cast_fu_250        |    0    |    0    |    0    |
|          |        p_cast8_fu_263       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_s_fu_255        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|       trunc_ln_fu_272       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |       sext_ln46_fu_336      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    3    |    0    |   693   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| A_BUS_addr_read_reg_416|   512  |
|   A_BUS_addr_reg_410   |   512  |
|     A_read_reg_374     |   64   |
|     N_read_reg_384     |   32   |
|  bound38_read_reg_379  |   60   |
|  bound45_read_reg_392  |   88   |
|  first_iter_2_reg_142  |    1   |
|    icmp_ln40_reg_397   |    1   |
|indvar_flatten40_reg_353|   60   |
|indvar_flatten53_reg_367|   88   |
|        n_reg_346       |   32   |
|     or_ln43_reg_401    |    1   |
|        r_reg_360       |   28   |
|    trunc_ln_reg_405    |   58   |
+------------------------+--------+
|          Total         |  1537  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_124 |  p1  |   2  |  512 |  1024  ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |  1024  ||  0.362  ||    9    |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   693  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |  1537  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    0   |  1537  |   702  |
+-----------+--------+--------+--------+--------+
