# RISC-V Multicycle â€” Verified ğŸ§ª

A compact RISC-V multicycle CPU in Verilog with a Verilator-based test workflow. Pick a test, press build, capture results, and peek at waveforms. Everythingâ€™s wired for you â€” just follow the steps below. ğŸš€

---

## What you get ğŸ§°

- Multicycle RISC-V CPU (modular RTL)
- Precise trap flow with machine-mode CSRs (`mtvec`, `mepc`, `mcause`, `mstatus`)
- Misaligned load/store detection that routes through the trap handler
- Verilator simulation with tracing (`--trace`)
- Official [riscv-tests](https://github.com/riscv-software-src/riscv-tests) integration (git submodule)
- One-command test selection âœ one-command build+run âœ auto-saved results
- DPI-backed PASS/FAIL/UNDEFINED reporting tied to `a0` and `mcause`

---

## Zero-to-results in minutes â±ï¸

```bash
# 1) Clone (with submodules) ğŸ‘‡
git clone --recursive https://github.com/Almas00222/RISCV-Multicycle-Verified.git
cd RISCV-Multicycle-Verified

# If you forgot --recursive:
git submodule update --init --recursive

# 2) Create folders used by the flow ğŸ“‚
make prepare-directories

# 3) Pick a test interactively (lists available ones, then prompts you) ğŸ“
make rv-test

# 4) Build + simulate ğŸƒ
make all

# 5) Optional: open the waveform ğŸ‘€
gtkwave waveform.vcd
```

Outputs:
- Results: `results/<your-test>-result.txt`
- Waveform: `waveform.vcd` (if emitted by the testbench)
- Console banner: PASS/FAIL/UNDEFINED with total cycle count

If you didnâ€™t select a test, results go to `results/unknown_test-result.txt`.

---

## Requirements âš™ï¸

- Verilator
- GCC / G++ (Linux: `build-essential`)
- Python 3
- make
- Optional: GTKWave (view `.vcd`)

Install examples:

- Ubuntu/Debian:
  ```bash
  sudo apt update
  sudo apt install -y verilator build-essential python3 make gtkwave
  ```

- macOS (Homebrew):
  ```bash
  brew install verilator gcc python make gtkwave
  ```

- Windows:
  - Use WSL (Ubuntu recommended), then follow the Ubuntu steps.

Confirm tools:
```bash
verilator --version
python3 --version
make --version
gcc --version
```

---

## Repository map ğŸ—ºï¸

```
â”œâ”€â”€ Makefile
â”œâ”€â”€ .test                      # Auto-created: remembers your chosen test (just the name, no extension)
â”œâ”€â”€ instructions/              # Generated .hex programs
â”œâ”€â”€ results/                   # Simulation logs per test
â”œâ”€â”€ riscv-tests/               # Official ISA tests (git submodule)
â”œâ”€â”€ rtl/                       # CPU RTL
â”‚   â”œâ”€â”€ top.v
â”‚   â”œâ”€â”€ dff_en.v
â”‚   â”œâ”€â”€ dff_clk.v
â”‚   â”œâ”€â”€ Control_Unit.v
â”‚   â”œâ”€â”€ ALU.v
â”‚   â”œâ”€â”€ ALUdec.v
â”‚   â”œâ”€â”€ decoder.v
â”‚   â”œâ”€â”€ Reg_file.v
â”‚   â”œâ”€â”€ instrmemory.v
â”‚   â””â”€â”€ CSR.v
â””â”€â”€ test/
    â”œâ”€â”€ converter.py           # Converts riscv-tests *.dump -> *.hex
    â””â”€â”€ tb/
        â”œâ”€â”€ testbench.cpp      # Verilator C++ testbench
        â””â”€â”€ dpi_functions.c    # DPI helper functions
```

---

## Make targets youâ€™ll use ğŸ› ï¸

- make prepare-directories
  - Creates `instructions/` and `results/`.

- make rv-test
  - Lists `riscv-tests/isa/*.dump`.
  - Prompts you for a test name (e.g., `rv32ui-p-addi`).
  - Writes the name to `.test`.
  - Converts `.dump` âœ `.hex` via `test/converter.py`.

- make all (or simply `make`)
  - Compiles DPI helpers.
  - Runs Verilator (`--assert --Wall --cc --trace`) with RTL + testbench.
  - Builds the simulator and executes it.
  - Saves output to `results/<test>-result.txt` (or `unknown_test-result.txt`).

- make clean
  - Removes `obj_dir/`, `dpi_functions.o`, and `waveform.vcd`.

---

## Non-interactive mode (no prompts) ğŸ§­

Already know the test? Do this:

```bash
echo "rv32ui-p-addi" > .test
python3 ./test/converter.py ./riscv-tests/isa/rv32ui-p-addi.dump ./instructions/rv32ui-p-addi.hex
make all
```

Then inspect:
```bash
sed -n '1,120p' results/rv32ui-p-addi-result.txt
```

Want to sweep a handful of tests in one go?

```bash
for test in rv32ui-p-addi rv32ui-p-sub rv64mi-p-ma_addr; do
  echo "$test" > .test
  python3 ./test/converter.py ./riscv-tests/isa/$test.dump ./instructions/$test.hex
  make -s
done
```

Each run updates `.test`, rebuilds the ROM image, and drops a matching `results/<test>-result.txt` so you can diff outcomes later.

---

## Exception & CSR behaviour ğŸš¨

- **Triggers:**
  - `ecall` â†’ `mcause = 11`
  - `ebreak` â†’ `mcause = 3`
  - Misaligned load â†’ `mcause = 4`
  - Misaligned store â†’ `mcause = 6`
- **Trap entry:** State `s11` in `Control_Unit.v` asserts `trap_entry`, snapshots the current PC, and forces the PC mux toward `mtvec`.
- **Trap return:** Executing `mret` propels state `s12`, raises `mret_sig`, and the PC mux selects `mepc`.
- **CSR reads/writes:** The datapath treats CSRs as a fourth `ResultSrc` leg, so CSR instructions can observe or modify `mtvec`, `mepc`, `mcause`, and `mstatus` directly.
- **PASS criteria:** `dpi_functions.c` watches `mcause` and the architectural `a0`. `a0 = 0` after a handled trap prints `PASS`, `a0 = 1` prints `FAIL`, and any other value calls out as `UNDEFINED`.

Scope for digging deeper: open `waveform.vcd` around trap cycles and inspect `PCSrc`, `trap_pc`, `mcause`, and the CSR write enables to convince yourself the hardware path matches the spec.

---

## Add your own program ğŸ§©

- If you have a riscv-tests-style `.dump`:
  ```bash
  python3 ./test/converter.py path/to/your.dump ./instructions/your.hex
  echo "your" > .test
  make all
  ```

- If you have an ELF:
  - Generate a disassembly (e.g., `objdump -d your.elf > your.dump`) then convert with `converter.py` as above.

- If you already have a `.hex` matching the ROM format:
  ```bash
  cp your.hex ./instructions/your.hex
  echo "your" > .test
  make all
  ```

---

## Whatâ€™s happening behind the curtain ğŸ§ 

- The Makefile compiles `test/tb/dpi_functions.c`, Verilates the RTL, links in `testbench.cpp`, and builds `obj_dir/Vtop`.
- `make rv-test` writes your selection to `.test` and produces `instructions/<test>.hex`.
- The simulator runs and prints status/info. Output is teeâ€™d into `results/<test>-result.txt`.
- If tracing is active in the testbench, `waveform.vcd` is produced for GTKWave.

---

## Troubleshooting ğŸ”§

- â€œNo tests listed in make rv-testâ€
  - Initialize submodules:
    ```bash
    git submodule update --init --recursive
    ```
  - Ensure `.dump` files exist under `riscv-tests/isa/`.

- Build issues with Verilator
  - Check versions and path:
    ```bash
    verilator --version
    ```
  - Try a clean rebuild:
    ```bash
    make clean
    make all
    ```

- No results file for my chosen test
  - Ensure `.test` contains only the test name (no `.dump` or `.hex` extension).
  - Re-run selection:
    ```bash
    make rv-test
    make all
    ```

- Waveform missing
  - The Makefile passes `--trace`; ensure the testbench emits a VCD.
  - Then:
    ```bash
    make clean
    make all
    gtkwave waveform.vcd
    ```

- Permission denied when running `obj_dir/Vtop`
  ```bash
  chmod +x obj_dir/Vtop
  ```

- On Windows
  - Use WSL (Ubuntu). Verify file paths donâ€™t include Windows-style separators.
- PASS never appears
  - Check `results/<test>-result.txt` for an `UNDEFINED` banner; that means the trap fired but `a0` carried an unexpected value. Inspect your trap handler or CSR writes.
- Need more context while debugging?
  - Sprinkle `$display` statements around state `s11`/`s12` in `Control_Unit.v`, or extend `test/tb/dpi_functions.c` to print `mcause`, `mepc`, and `a0` when traps are detected.

---

## Pro tips ğŸ’¡

- Speed up C++ build:
  ```bash
  export MAKEFLAGS=-j"$(nproc)"   # Linux
  ```
- Switch tests quickly:
  ```bash
  echo "rv32ui-p-sub" > .test
  python3 ./test/converter.py ./riscv-tests/isa/rv32ui-p-sub.dump ./instructions/rv32ui-p-sub.hex
  make all
  ```
- Keep things tidy:
  ```bash
  make clean
  ```

---

## CPU modules at a glance ğŸ”

- `top.v` â€” integrates datapath, control, memories
- `Control_Unit.v` â€” multicycle FSM and control signaling
- `decoder.v` â€” instruction field extraction
- `ALUdec.v` â€” ALU operation selection
- `ALU.v` â€” arithmetic/logic operations
- `Reg_file.v` â€” 32x register file
- `instrmemory.v` â€” ROM fed by your generated `.hex`
- `CSR.v` â€” machine-mode CSRs backing trap entry/return (`mtvec`, `mepc`, `mcause`, `mstatus`)
- `dff_en.v`, `dff_clk.v` â€” flip-flop primitives

Test infrastructure:
- `testbench.cpp` â€” drives the DUT and logs outputs
- `dpi_functions.c` â€” DPI/C glue for I/O
- `converter.py` â€” `.dump` âœ `.hex` program image

---

## Contributing ğŸ¤

- Issues and PRs welcome.
- Flow:
  1) Fork
  2) Create a branch
  3) Implement + test
  4) `make all` and inspect `results/`
  5) Open a PR

---

Happy building, simulating, and waveform-watching! ğŸ–¥ï¸ğŸ“ˆ

