$date
	Tue Nov 07 14:31:48 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module enable_testbench $end
$var wire 4 ! Y_B [3:0] $end
$var wire 4 " Y_A [3:0] $end
$var reg 4 # A [3:0] $end
$var reg 4 $ B [3:0] $end
$var reg 1 % enab $end
$scope module call1 $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 % enab $end
$var wire 4 ( Y_B [3:0] $end
$var wire 4 ) Y_A [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b0 (
b100 '
b1110 &
0%
b100 $
b1110 #
b0 "
b0 !
$end
#10
b1110 "
b1110 )
b101 !
b101 (
b101 $
b101 '
1%
#20
