m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/simulation/modelsim
Efeature_calc
Z1 w1448748605
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z5 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/feature_calc.vhd
Z6 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/feature_calc.vhd
l0
L5
VSYD<JkAS_lWA_G_YBcohW0
!s100 9@V=5R[4Um1<1eoV=dBWB0
Z7 OV;C;10.3c;59
31
Z8 !s110 1448748652
!i10b 1
Z9 !s108 1448748652.970000
Z10 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/feature_calc.vhd|
Z11 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/feature_calc.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1
Abehavior
R2
R3
R4
DEx4 work 12 feature_calc 0 22 SYD<JkAS_lWA_G_YBcohW0
l79
L26
Via;CRg4MSc>oa]7A]GiR>2
!s100 ?J3zd^iM1n5G3e7P9FCW13
R7
31
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Elpm_add_sign42bit_to_sign42bitwithcarry
Z14 w1447615178
R3
R4
R0
Z15 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_add_sign42bit_to_sign42bitWithCarry.vhd
Z16 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_add_sign42bit_to_sign42bitWithCarry.vhd
l0
L43
VP>K2SYBfJa]@ddP`cnV>F0
!s100 U:4BHJVESPAU9RNcLA6X]3
R7
31
Z17 !s110 1448748656
!i10b 1
Z18 !s108 1448748656.099000
Z19 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_add_sign42bit_to_sign42bitWithCarry.vhd|
Z20 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_add_sign42bit_to_sign42bitWithCarry.vhd|
!i113 1
R12
R13
Asyn
R3
R4
DEx4 work 39 lpm_add_sign42bit_to_sign42bitwithcarry 0 22 P>K2SYBfJa]@ddP`cnV>F0
l77
L54
V]38dY;<S[?PAfHg[0TKnk1
!s100 hMU^a0FZ>;UQnSLCA5jBj0
R7
31
R17
!i10b 1
R18
R19
R20
!i113 1
R12
R13
Elpm_add_sign43bit_to_sign43bitwithcarry
R14
R3
R4
R0
Z21 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_add_sign43bit_to_sign43bitWithCarry.vhd
Z22 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_add_sign43bit_to_sign43bitWithCarry.vhd
l0
L43
VNfnH@U7Pd1:WD@M^oCFZ?1
!s100 [M^7;R`;:l=aIEzBNSn2m0
R7
31
Z23 !s110 1448748655
!i10b 1
Z24 !s108 1448748655.579000
Z25 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_add_sign43bit_to_sign43bitWithCarry.vhd|
Z26 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_add_sign43bit_to_sign43bitWithCarry.vhd|
!i113 1
R12
R13
Asyn
R3
R4
DEx4 work 39 lpm_add_sign43bit_to_sign43bitwithcarry 0 22 NfnH@U7Pd1:WD@M^oCFZ?1
l77
L54
V>FKB;P5>5;;:dl0:fJo5A3
!s100 HI0LHPnO8L0GVT6fb`;LY1
R7
31
R23
!i10b 1
R24
R25
R26
!i113 1
R12
R13
Elpm_add_unsign25bit_to_unsign25bitwithcarry
R14
R3
R4
R0
Z27 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_add_unsign25bit_to_unsign25bitWithCarry.vhd
Z28 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_add_unsign25bit_to_unsign25bitWithCarry.vhd
l0
L43
VDoT]iikcYL3_M=O3iVJ8L0
!s100 V55SUEh=ccMRgPPDJV=3j1
R7
31
Z29 !s110 1448748654
!i10b 1
Z30 !s108 1448748654.026000
Z31 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_add_unsign25bit_to_unsign25bitWithCarry.vhd|
Z32 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_add_unsign25bit_to_unsign25bitWithCarry.vhd|
!i113 1
R12
R13
Asyn
R3
R4
DEx4 work 43 lpm_add_unsign25bit_to_unsign25bitwithcarry 0 22 DoT]iikcYL3_M=O3iVJ8L0
l77
L54
VMgc?kAQj^gLB1c_?AA[Yl1
!s100 VLLcIMz^ifk>@@abJdnP60
R7
31
R29
!i10b 1
R30
R31
R32
!i113 1
R12
R13
Elpm_mult_sign27bit_sign15bit_to_sign42bit
R14
R3
R4
R0
Z33 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_mult_sign27bit_sign15bit_to_sign42bit.vhd
Z34 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_mult_sign27bit_sign15bit_to_sign42bit.vhd
l0
L43
Vn9oQJ=V8O`EfJdZ[44Jdf1
!s100 m7Y]:n6D4ldbSkLX:aHOj3
R7
31
R29
!i10b 1
Z35 !s108 1448748654.548000
Z36 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_mult_sign27bit_sign15bit_to_sign42bit.vhd|
Z37 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_mult_sign27bit_sign15bit_to_sign42bit.vhd|
!i113 1
R12
R13
Asyn
R3
R4
DEx4 work 41 lpm_mult_sign27bit_sign15bit_to_sign42bit 0 22 n9oQJ=V8O`EfJdZ[44Jdf1
l75
L53
V8AkG7UJ?ZX<L5FE>;3a0O2
!s100 L3PE?7;Q7SM4WSKaNO7C02
R7
31
R29
!i10b 1
R35
R36
R37
!i113 1
R12
R13
Elpm_sub_unsign26bit_to_unsign26bit
R14
R3
R4
R0
Z38 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_sub_unsign26bit_to_unsign26bit.vhd
Z39 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_sub_unsign26bit_to_unsign26bit.vhd
l0
L43
V1PLa>nRi33PC5d0W2XZAe2
!s100 zz5EzNmGL0@QoC48c2]2]2
R7
31
R23
!i10b 1
Z40 !s108 1448748655.063000
Z41 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_sub_unsign26bit_to_unsign26bit.vhd|
Z42 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/lpm_sub_unsign26bit_to_unsign26bit.vhd|
!i113 1
R12
R13
Asyn
R3
R4
DEx4 work 34 lpm_sub_unsign26bit_to_unsign26bit 0 22 1PLa>nRi33PC5d0W2XZAe2
l74
L53
Vj0[Zg?l=ILV<:bF=IedT]1
!s100 6IB0I4LLH3T2TZ9;90E8<2
R7
31
R23
!i10b 1
R40
R41
R42
!i113 1
R12
R13
Erect_calc
R14
R2
R3
R4
R0
Z43 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/rect_calc.vhd
Z44 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/rect_calc.vhd
l0
L5
V:]=Jl=]zh6<Ol2mzll6UQ3
!s100 kdfOJDIIjCbjLUl`UjNBi2
R7
31
Z45 !s110 1448748653
!i10b 1
Z46 !s108 1448748653.503000
Z47 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/rect_calc.vhd|
Z48 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/rect_calc.vhd|
!i113 1
R12
R13
Abehavior
R2
R3
R4
DEx4 work 9 rect_calc 0 22 :]=Jl=]zh6<Ol2mzll6UQ3
l60
L17
Vii9^99aUhRQMUhYPT=ahM0
!s100 XoBBk5<ha=F]?<Pjj:eI@3
R7
31
R45
!i10b 1
R46
R47
R48
!i113 1
R12
R13
Etb_feature_calc
R14
R2
R3
R4
R0
Z49 8C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/tb_feature_calc.vhd
Z50 FC:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/tb_feature_calc.vhd
l0
L5
VQN1dh?fEOdDeenn;^IEP@1
!s100 @J2_:;_Ye2WHF=M^?<cKE0
R7
31
R17
!i10b 1
Z51 !s108 1448748656.618000
Z52 !s90 -reportprogress|300|-93|-work|work|C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/tb_feature_calc.vhd|
Z53 !s107 C:/Users/Peter/Desktop/Senior_Design/97_altera_workspace/FaceDetectionFPGA/feature_calc/tb_feature_calc.vhd|
!i113 1
R12
R13
Abehavior
R2
R3
R4
DEx4 work 15 tb_feature_calc 0 22 QN1dh?fEOdDeenn;^IEP@1
l47
L8
Ve>[nJNDN?1XH:>bQM7FIG3
!s100 2z@Ko`mA8h;TFn]hdToM32
R7
31
R17
!i10b 1
R51
R52
R53
!i113 1
R12
R13
