Classic Timing Analyzer report for atm_printer
Thu Mar 22 19:41:12 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+---------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From    ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------+---------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.569 ns                                       ; q       ; mode.m2 ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.936 ns                                       ; mode.m1 ; s       ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.868 ns                                       ; b       ; mode.m3 ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; mode.m1 ; mode.m2 ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;         ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------+---------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                     ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From    ; To      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; mode.m1 ; mode.m2 ; clk        ; clk      ; None                        ; None                      ; 1.063 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; mode.m3 ; mode.m1 ; clk        ; clk      ; None                        ; None                      ; 0.946 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; mode.m2 ; mode.m3 ; clk        ; clk      ; None                        ; None                      ; 0.849 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; mode.m4 ; mode.m2 ; clk        ; clk      ; None                        ; None                      ; 0.847 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; mode.m3 ; mode.m4 ; clk        ; clk      ; None                        ; None                      ; 0.823 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; mode.m1 ; mode.m1 ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; mode.m3 ; mode.m3 ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; mode.m2 ; mode.m2 ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; mode.m4 ; mode.m4 ; clk        ; clk      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------+
; tsu                                                           ;
+-------+--------------+------------+------+---------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To      ; To Clock ;
+-------+--------------+------------+------+---------+----------+
; N/A   ; None         ; 4.569 ns   ; q    ; mode.m2 ; clk      ;
; N/A   ; None         ; 4.174 ns   ; q    ; mode.m1 ; clk      ;
; N/A   ; None         ; 0.027 ns   ; b    ; mode.m1 ; clk      ;
; N/A   ; None         ; 0.012 ns   ; r    ; mode.m1 ; clk      ;
; N/A   ; None         ; -0.334 ns  ; b    ; mode.m4 ; clk      ;
; N/A   ; None         ; -0.339 ns  ; r    ; mode.m3 ; clk      ;
; N/A   ; None         ; -0.361 ns  ; r    ; mode.m2 ; clk      ;
; N/A   ; None         ; -0.610 ns  ; r    ; mode.m4 ; clk      ;
; N/A   ; None         ; -0.638 ns  ; b    ; mode.m3 ; clk      ;
+-------+--------------+------------+------+---------+----------+


+---------------------------------------------------------------+
; tco                                                           ;
+-------+--------------+------------+---------+----+------------+
; Slack ; Required tco ; Actual tco ; From    ; To ; From Clock ;
+-------+--------------+------------+---------+----+------------+
; N/A   ; None         ; 7.936 ns   ; mode.m1 ; s  ; clk        ;
; N/A   ; None         ; 6.424 ns   ; mode.m3 ; t  ; clk        ;
+-------+--------------+------------+---------+----+------------+


+---------------------------------------------------------------------+
; th                                                                  ;
+---------------+-------------+-----------+------+---------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To      ; To Clock ;
+---------------+-------------+-----------+------+---------+----------+
; N/A           ; None        ; 0.868 ns  ; b    ; mode.m3 ; clk      ;
; N/A           ; None        ; 0.840 ns  ; r    ; mode.m4 ; clk      ;
; N/A           ; None        ; 0.591 ns  ; r    ; mode.m2 ; clk      ;
; N/A           ; None        ; 0.569 ns  ; r    ; mode.m3 ; clk      ;
; N/A           ; None        ; 0.564 ns  ; b    ; mode.m4 ; clk      ;
; N/A           ; None        ; 0.218 ns  ; r    ; mode.m1 ; clk      ;
; N/A           ; None        ; 0.203 ns  ; b    ; mode.m1 ; clk      ;
; N/A           ; None        ; -3.944 ns ; q    ; mode.m1 ; clk      ;
; N/A           ; None        ; -4.339 ns ; q    ; mode.m2 ; clk      ;
+---------------+-------------+-----------+------+---------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Mar 22 19:41:12 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off atm_printer -c atm_printer --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 420.17 MHz between source register "mode.m1" and destination register "mode.m2"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.063 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y34_N17; Fanout = 3; REG Node = 'mode.m1'
            Info: 2: + IC(0.316 ns) + CELL(0.275 ns) = 0.591 ns; Loc. = LCCOMB_X29_Y34_N0; Fanout = 1; COMB Node = 'Selector1~0'
            Info: 3: + IC(0.239 ns) + CELL(0.149 ns) = 0.979 ns; Loc. = LCCOMB_X29_Y34_N6; Fanout = 1; COMB Node = 'Selector1~1'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.063 ns; Loc. = LCFF_X29_Y34_N7; Fanout = 2; REG Node = 'mode.m2'
            Info: Total cell delay = 0.508 ns ( 47.79 % )
            Info: Total interconnect delay = 0.555 ns ( 52.21 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 2.697 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X29_Y34_N7; Fanout = 2; REG Node = 'mode.m2'
                Info: Total cell delay = 1.536 ns ( 56.95 % )
                Info: Total interconnect delay = 1.161 ns ( 43.05 % )
            Info: - Longest clock path from clock "clk" to source register is 2.697 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X29_Y34_N17; Fanout = 3; REG Node = 'mode.m1'
                Info: Total cell delay = 1.536 ns ( 56.95 % )
                Info: Total interconnect delay = 1.161 ns ( 43.05 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "mode.m2" (data pin = "q", clock pin = "clk") is 4.569 ns
    Info: + Longest pin to register delay is 7.302 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_E22; Fanout = 2; PIN Node = 'q'
        Info: 2: + IC(5.558 ns) + CELL(0.420 ns) = 6.830 ns; Loc. = LCCOMB_X29_Y34_N0; Fanout = 1; COMB Node = 'Selector1~0'
        Info: 3: + IC(0.239 ns) + CELL(0.149 ns) = 7.218 ns; Loc. = LCCOMB_X29_Y34_N6; Fanout = 1; COMB Node = 'Selector1~1'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 7.302 ns; Loc. = LCFF_X29_Y34_N7; Fanout = 2; REG Node = 'mode.m2'
        Info: Total cell delay = 1.505 ns ( 20.61 % )
        Info: Total interconnect delay = 5.797 ns ( 79.39 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.697 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X29_Y34_N7; Fanout = 2; REG Node = 'mode.m2'
        Info: Total cell delay = 1.536 ns ( 56.95 % )
        Info: Total interconnect delay = 1.161 ns ( 43.05 % )
Info: tco from clock "clk" to destination pin "s" through register "mode.m1" is 7.936 ns
    Info: + Longest clock path from clock "clk" to source register is 2.697 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X29_Y34_N17; Fanout = 3; REG Node = 'mode.m1'
        Info: Total cell delay = 1.536 ns ( 56.95 % )
        Info: Total interconnect delay = 1.161 ns ( 43.05 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.989 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y34_N17; Fanout = 3; REG Node = 'mode.m1'
        Info: 2: + IC(2.327 ns) + CELL(2.662 ns) = 4.989 ns; Loc. = PIN_B3; Fanout = 0; PIN Node = 's'
        Info: Total cell delay = 2.662 ns ( 53.36 % )
        Info: Total interconnect delay = 2.327 ns ( 46.64 % )
Info: th for register "mode.m3" (data pin = "b", clock pin = "clk") is 0.868 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.697 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X29_Y34_N27; Fanout = 4; REG Node = 'mode.m3'
        Info: Total cell delay = 1.536 ns ( 56.95 % )
        Info: Total interconnect delay = 1.161 ns ( 43.05 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.095 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 3; PIN Node = 'b'
        Info: 2: + IC(0.882 ns) + CELL(0.150 ns) = 2.011 ns; Loc. = LCCOMB_X29_Y34_N26; Fanout = 1; COMB Node = 'Selector2~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.095 ns; Loc. = LCFF_X29_Y34_N27; Fanout = 4; REG Node = 'mode.m3'
        Info: Total cell delay = 1.213 ns ( 57.90 % )
        Info: Total interconnect delay = 0.882 ns ( 42.10 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 229 megabytes
    Info: Processing ended: Thu Mar 22 19:41:12 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


