/* Generated by Yosys 0.9 (git sha1 1979e0b1, gcc 8.3.0-6 -fPIC -Os) */

(* src = "LGSynth91/i1_orig.v:2" *)
(* top =  1  *)
module i1(\IN-V27_0 , V7_1, V7_2, V7_3, V7_4, V7_5, V7_6, V7_7, V8_0, V9_0, V10_0, V11_0, V12_0, V13_0, V14_0, V15_0, V16_0, V17_0, V18_0, \IN-V29_0 , \IN-V27_3 , V22_2, V22_3, V22_4, V22_5, V27_0, V27_1, V27_2, V27_3, V27_4, V28_0, V29_0, V30_0, V31_0, V32_0, V33_0, V34_0, V35_0, V36_0, V37_0, V38_0);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  wire _28_;
  wire _29_;
  wire _30_;
  wire _31_;
  wire _32_;
  wire _33_;
  wire _34_;
  wire _35_;
  wire _36_;
  wire _37_;
  wire _38_;
  wire _39_;
  wire _40_;
  wire _41_;
  wire _42_;
  wire _43_;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input \IN-V27_0 ;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input \IN-V27_3 ;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input \IN-V29_0 ;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V10_0;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V11_0;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V12_0;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V13_0;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V14_0;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V15_0;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V16_0;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V17_0;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V18_0;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V22_2;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V22_3;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V22_4;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V22_5;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V27_0;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V27_1;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V27_2;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V27_3;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V27_4;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V28_0;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V29_0;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V30_0;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V31_0;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V32_0;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V33_0;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V34_0;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V35_0;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V36_0;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V37_0;
  (* src = "LGSynth91/i1_orig.v:29" *)
  output V38_0;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V7_1;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V7_2;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V7_3;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V7_4;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V7_5;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V7_6;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V7_7;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V8_0;
  (* src = "LGSynth91/i1_orig.v:3" *)
  input V9_0;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[10] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[11] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[12] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[13] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[14] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[15] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[1] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[2] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[4] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[5] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[7] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[8] ;
  (* src = "LGSynth91/i1_orig.v:46" *)
  wire \[9] ;
  assign _05_ = _03_ & _21_;
  assign _23_ = _04_ & _22_;
  assign _39_ = _05_ & _23_;
  assign _40_ = _06_ & _24_;
  assign _26_ = _07_ & _25_;
  assign _27_ = _08_ & _26_;
  assign _00_ = _01_ & _27_;
  assign _11_ = _09_ & _28_;
  assign _30_ = _10_ & _29_;
  assign _01_ = _11_ & _30_;
  assign _12_ = _00_ & \IN-V29_0 ;
  assign _31_ = V8_0 & V9_0;
  assign _02_ = _12_ & _31_;
  assign _32_ = _13_ & \IN-V27_0 ;
  assign _41_ = \IN-V29_0  & _32_;
  assign _42_ = _14_ & _33_;
  assign _43_ = _15_ & _34_;
  assign V30_0 = V22_5 & V18_0;
  assign V32_0 = V22_5 & V11_0;
  assign _35_ = V14_0 & V22_3;
  assign V33_0 = _16_ & _35_;
  assign _36_ = V22_3 & V17_0;
  assign V34_0 = _17_ & _36_;
  assign _37_ = V14_0 & V22_4;
  assign V35_0 = _18_ & _37_;
  assign _38_ = V17_0 & V22_4;
  assign V36_0 = _19_ & _38_;
  assign V37_0 = _20_ & V16_0;
  assign _04_ = ~V13_0;
  assign _03_ = ~V15_0;
  assign _21_ = ~V12_0;
  assign _22_ = ~V14_0;
  assign V38_0 = ~_39_;
  assign _06_ = ~1'h0;
  assign _24_ = ~_02_;
  assign V27_1 = ~_40_;
  assign _08_ = ~V7_2;
  assign _07_ = ~V7_4;
  assign _25_ = ~V7_6;
  assign _10_ = ~V7_3;
  assign _09_ = ~V7_5;
  assign _28_ = ~V7_7;
  assign _29_ = ~V7_1;
  assign _13_ = ~_00_;
  assign _14_ = ~1'h0;
  assign _33_ = ~_41_;
  assign V27_2 = ~_42_;
  assign _15_ = ~V22_2;
  assign _34_ = ~\IN-V27_3 ;
  assign V27_4 = ~_43_;
  assign _16_ = ~V22_5;
  assign _17_ = ~V22_5;
  assign _18_ = ~V22_5;
  assign _19_ = ~V22_5;
  assign _20_ = ~V22_5;
  assign V27_0 = \IN-V27_0 ;
  assign V27_3 = \IN-V27_3 ;
  assign V28_0 = V10_0;
  assign V29_0 = \IN-V29_0 ;
  assign V31_0 = V11_0;
  assign \[10]  = V33_0;
  assign \[11]  = V34_0;
  assign \[12]  = V35_0;
  assign \[13]  = V36_0;
  assign \[14]  = V37_0;
  assign \[15]  = V38_0;
  assign \[1]  = V27_1;
  assign \[2]  = V27_2;
  assign \[4]  = V27_4;
  assign \[5]  = V10_0;
  assign \[7]  = V30_0;
  assign \[8]  = V11_0;
  assign \[9]  = V32_0;
endmodule
