{
    "MlibObjs": {},
    "PrevCompiledModules": {
        "AOI22XLTS": {
            "YuZJM_d": {
                "bytes": 11123,
                "mode": 4,
                "mod": "AOI22XLTS",
                "checksum": 4294967295,
                "out": "YuZJM_d.o",
                "archive": "archive.3/_prev_archive_1.a"
            }
        },
        "AO22XLTS": {
            "h1mxv_d": {
                "bytes": 10863,
                "mode": 4,
                "mod": "AO22XLTS",
                "checksum": 4294967295,
                "out": "h1mxv_d.o",
                "archive": "archive.3/_30227_archive_1.a"
            }
        },
        "Testbench_Barrel_Shifter": {
            "VHunS_d": {
                "bytes": 22420,
                "mode": 4,
                "mod": "Testbench_Barrel_Shifter",
                "checksum": 4294967295,
                "out": "VHunS_d.o",
                "archive": "archive.3/_30227_archive_1.a"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 7117,
                "mode": 4,
                "mod": "...MASTER...",
                "checksum": 4294967295,
                "out": "objs/amcQw_d.o"
            }
        }
    },
    "CompileStrategy": "fullobj",
    "CompileProcesses": [
        "cgproc.30227.json"
    ],
    "PEModules": [],
    "NameTable": {
        "Testbench_Barrel_Shifter": [
            "Testbench_Barrel_Shifter",
            "VHunS",
            "module"
        ],
        "AOI22XLTS": [
            "AOI22XLTS",
            "YuZJM",
            "module"
        ],
        "AO22XLTS": [
            "AO22XLTS",
            "h1mxv",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "Misc": {
        "cwd": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpaddsub_arch2/integracion_fisica/simulacion_logica_sintesis/BARREL_SHIFTER",
        "csrc": "csrc",
        "csrc_abs": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpaddsub_arch2/integracion_fisica/simulacion_logica_sintesis/BARREL_SHIFTER/csrc",
        "default_output_dir": "csrc",
        "daidir_abs": "/home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_fpaddsub_arch2/integracion_fisica/simulacion_logica_sintesis/BARREL_SHIFTER/simv.daidir",
        "daidir": "simv.daidir",
        "archive_dir": "archive.3"
    },
    "stat": {
        "ru_self_cgstart": {
            "ru_utime_sec": 0.12998000000000001,
            "ru_stime_sec": 0.078987000000000002,
            "ru_nvcsw": 45,
            "ru_minflt": 12411,
            "ru_maxrss_kb": 51272,
            "ru_majflt": 0,
            "ru_nivcsw": 134
        },
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_nvcsw": 0,
            "ru_minflt": 0,
            "ru_maxrss_kb": 0,
            "ru_majflt": 0,
            "ru_nivcsw": 0
        },
        "ru_childs_end": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_nvcsw": 0,
            "ru_minflt": 0,
            "ru_maxrss_kb": 0,
            "ru_majflt": 0,
            "ru_nivcsw": 0
        },
        "nMops": 1086,
        "nQuads": 347,
        "Frontend(%)": 87.248367197621121,
        "ru_self_end": {
            "ru_utime_sec": 0.148977,
            "ru_stime_sec": 0.086985999999999994,
            "ru_nvcsw": 45,
            "ru_minflt": 14770,
            "ru_maxrss_kb": 59376,
            "ru_majflt": 0,
            "ru_nivcsw": 141
        },
        "CodeGen(%)": 12.751632802378882,
        "totalObjSize": 130985,
        "mopSpeed": 57166.921092804172,
        "outputSizePerQuad": 377.0,
        "quadSpeed": 18266.042006632641,
        "mop/quad": 3.1296829971181555
    },
    "CurCompileUdps": {},
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 90809
    },
    "CurCompileModules": [
        "...MASTER...",
        "Testbench_Barrel_Shifter",
        "AOI22XLTS",
        "AO22XLTS"
    ],
    "LVLData": [
        "SIM"
    ],
    "CompileStatus": "Successful"
}