# Compile of state_machine.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of AHB_bridge.vhd was successful.
# Compile of CM0_DSSystem.vhd was successful.
# Compile of cm0_wrapper.vhd was successful.
# Compile of cortexm0_memory.vhd was successful.
# Compile of CORTEXM0DS.v was successful.
# Compile of cortexm0ds_logic.v was successful.
# Compile of data_swapper.vhd was successful.
# 8 compiles, 0 failed with no errors. 
# Compile of version.vhd was successful.
# Compile of config.vhd was successful.
# Compile of stdlib.vhd was successful.
# Compile of stdio.vhd was successful.
# Compile of testlib.vhd was successful.
# Compile of util.vhd was successful with warnings.
# Compile of sparc.vhd was successful.
# Compile of sparc_disas.vhd was successful with warnings.
# Compile of cpu_disas.vhd was successful with warnings.
# Compile of multlib.vhd was successful.
# Compile of leaves.vhd was successful.
# Compile of amba.vhd was successful.
# Compile of devices.vhd was successful.
# Compile of defmst.vhd was successful.
# Compile of apbctrl.vhd was successful.
# Compile of ahbctrl.vhd was successful.
# Compile of dma2ahb_pkg.vhd was successful.
# Compile of dma2ahb.vhd was successful.
# Compile of dma2ahb_tp.vhd was successful.
# Compile of amba_tp.vhd was successful.
# Compile of unisim_VPKG.vhd was successful with warnings.
# Compile of unisim_VCOMP.vhd was successful.
# Compile of simple_simprim.vhd was successful.
# Compile of unisim_VITAL.vhd was successful.
# Compile of DWpackages.vhd was successful with warnings.
# Compile of DW_Foundation_arith.vhd was successful.
# Compile of DW_Foundation_comp.vhd was successful.
# Compile of DW_Foundation_comp_arith.vhd was successful.
# Compile of synplify.vhd was successful with warnings.
# Compile of synattr.vhd was successful.
# Compile of gencomp.vhd was successful.
# Compile of netcomp.vhd was successful.
# Compile of memory_inferred.vhd was successful.
# Compile of ddr_inferred.vhd was successful.
# Compile of mul_inferred.vhd was successful.
# Compile of ddr_phy_inferred.vhd was successful.
# Compile of mul_dware.vhd was successful.
# Compile of memory_unisim.vhd was successful.
# Compile of buffer_unisim.vhd was successful.
# Compile of pads_unisim.vhd was successful.
# Compile of clkgen_unisim.vhd was successful.
# Compile of tap_unisim.vhd was successful.
# Compile of ddr_unisim.vhd was successful.
# Compile of ddr_phy_unisim.vhd was successful.
# Compile of grspwc_unisim.vhd was successful.
# Compile of grspwc2_unisim.vhd was successful.
# Compile of grusbhc_unisim.vhd was successful.
# Compile of ssrctrl_unisim.vhd was successful.
# Compile of sysmon_unisim.vhd was successful.
# Compile of mul_unisim.vhd was successful.
# Compile of spictrl_unisim.vhd was successful.
# Compile of spictrl_unisim_comb0.vhd was successful.
# Compile of spictrl_unisim_comb1.vhd was successful.
# Compile of allclkgen.vhd was successful.
# Compile of allddr.vhd was successful.
# Compile of allmem.vhd was successful.
# Compile of allmul.vhd was successful.
# Compile of allpads.vhd was successful.
# Compile of alltap.vhd was successful.
# Compile of clkgen.vhd was successful.
# Compile of clkmux.vhd was successful.
# Compile of clkand.vhd was successful.
# Compile of ddr_ireg.vhd was successful.
# Compile of ddr_oreg.vhd was successful.
# Compile of ddrphy.vhd was successful.
# Compile of syncram.vhd was successful.
# Compile of syncram64.vhd was successful.
# Compile of syncram_2p.vhd was successful.
# Compile of syncram_dp.vhd was successful.
# Compile of syncfifo.vhd was successful.
# Compile of regfile_3p.vhd was successful.
# Compile of tap.vhd was successful.
# Compile of techbuf.vhd was successful.
# Compile of nandtree.vhd was successful.
# Compile of clkpad.vhd was successful.
# Compile of clkpad_ds.vhd was successful.
# Compile of inpad.vhd was successful.
# Compile of inpad_ds.vhd was successful.
# Compile of iodpad.vhd was successful.
# Compile of iopad.vhd was successful.
# Compile of iopad_ds.vhd was successful.
# Compile of lvds_combo.vhd was successful.
# Compile of odpad.vhd was successful.
# Compile of outpad.vhd was successful.
# Compile of outpad_ds.vhd was successful.
# Compile of toutpad.vhd was successful.
# Compile of skew_outpad.vhd was successful.
# Compile of grspwc_net.vhd was successful.
# Compile of grspwc2_net.vhd was successful.
# Compile of grlfpw_net.vhd was successful.
# Compile of grfpw_net.vhd was successful.
# Compile of leon4_net.vhd was successful.
# Compile of mul_61x61.vhd was successful.
# Compile of cpu_disas_net.vhd was successful.
# Compile of grusbhc_net.vhd was successful.
# Compile of ringosc.vhd was successful.
# Compile of ssrctrl_net.vhd was successful.
# Compile of system_monitor.vhd was successful.
# Compile of grgates.vhd was successful.
# Compile of inpad_ddr.vhd was successful.
# Compile of outpad_ddr.vhd was successful.
# Compile of iopad_ddr.vhd was successful.
# Compile of syncram128bw.vhd was successful.
# Compile of syncram128.vhd was successful.
# Compile of syncram156bw.vhd was successful.
# Compile of techmult.vhd was successful.
# Compile of spictrl_net.vhd was successful.
# Compile of scanreg.vhd was successful.
# Compile of ethcomp.vhd was successful.
# Compile of greth_pkg.vhd was successful.
# Compile of eth_rstgen.vhd was successful.
# Compile of eth_edcl_ahb_mst.vhd was successful.
# Compile of eth_ahb_mst.vhd was successful.
# Compile of greth_tx.vhd was successful.
# Compile of greth_rx.vhd was successful.
# Compile of grethc.vhd was successful.
# Compile of greth_gen.vhd was successful.
# Compile of greth_gbit_gen.vhd was successful.
# Compile of arith.vhd was successful.
# Compile of mul32.vhd was successful.
# Compile of div32.vhd was successful.
# Compile of memctrl.vhd was successful.
# Compile of sdctrl.vhd was successful.
# Compile of sdctrl64.vhd was successful.
# Compile of sdmctrl.vhd was successful.
# Compile of srctrl.vhd was successful.
# Compile of spimctrl.vhd was successful.
# Compile of leon3.vhd was successful.
# Compile of mmuconfig.vhd was successful.
# Compile of mmuiface.vhd was successful.
# Compile of libmmu.vhd was successful.
# Compile of libiu.vhd was successful.
# Compile of libcache.vhd was successful.
# Compile of libproc3.vhd was successful.
# Compile of cachemem.vhd was successful.
# Compile of mmu_icache.vhd was successful.
# Compile of mmu_dcache.vhd was successful.
# Compile of mmu_acache.vhd was successful.
# Compile of mmutlbcam.vhd was successful.
# Compile of mmulrue.vhd was successful.
# Compile of mmulru.vhd was successful.
# Compile of mmutlb.vhd was successful.
# Compile of mmutw.vhd was successful.
# Compile of mmu.vhd was successful.
# Compile of mmu_cache.vhd was successful.
# Compile of cpu_disasx.vhd was successful.
# Compile of iu3.vhd was successful.
# Compile of grfpwx.vhd was successful.
# Compile of mfpwx.vhd was successful.
# Compile of grlfpwx.vhd was successful.
# Compile of tbufmem.vhd was successful.
# Compile of dsu3x.vhd was successful.
# Compile of dsu3.vhd was successful.
# Compile of proc3.vhd was successful.
# Compile of leon3s.vhd was successful.
# Compile of leon3cg.vhd was successful.
# Compile of irqmp.vhd was successful.
# Compile of grfpwxsh.vhd was successful.
# Compile of grfpushwx.vhd was successful.
# Compile of leon3sh.vhd was successful.
# Compile of misc.vhd was successful.
# Compile of rstgen.vhd was successful.
# Compile of gptimer.vhd was successful.
# Compile of ahbram.vhd was successful.
# Compile of ahbdpram.vhd was successful.
# Compile of ahbtrace.vhd was successful.
# Compile of ahbtrace_mb.vhd was successful.
# Compile of ahbtrace_mmb.vhd was successful.
# Compile of ahbmst.vhd was successful.
# Compile of grgpio.vhd was successful.
# Compile of ahbstat.vhd was successful.
# Compile of logan.vhd was successful.
# Compile of apbps2.vhd was successful.
# Compile of charrom_package.vhd was successful.
# Compile of charrom.vhd was successful.
# Compile of apbvga.vhd was successful.
# Compile of svgactrl.vhd was successful.
# Compile of i2cmst_gen.vhd was successful.
# Compile of spictrlx.vhd was successful.
# Compile of spictrl.vhd was successful.
# Compile of i2cslv.vhd was successful.
# Compile of wild.vhd was successful.
# Compile of wild2ahb.vhd was successful.
# Compile of grsysmon.vhd was successful.
# Compile of gracectrl.vhd was successful.
# Compile of grgpreg.vhd was successful.
# Compile of ahbmst2.vhd was successful.
# Compile of ahb_mst_iface.vhd was successful.
# Compile of net.vhd was successful.
# Compile of uart.vhd was successful.
# Compile of libdcom.vhd was successful with warnings.
# Compile of apbuart.vhd was successful.
# Compile of dcom.vhd was successful.
# Compile of dcom_uart.vhd was successful.
# Compile of ahbuart.vhd was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of sim.vhd was successful with warnings.
# Compile of sram.vhd was successful with warnings.
# Compile of ata_device.vhd was successful.
# Compile of sram16.vhd was successful with warnings.
# Compile of phy.vhd was successful with warnings.
# Compile of ahbrep.vhd was successful.
# Compile of delay_wire.vhd was successful.
# Compile of spi_flash.vhd was successful.
# Compile of pwm_check.vhd was successful with warnings.
# Compile of usbsim.vhd was successful with warnings.
# Compile of grusbdcsim.vhd was successful with warnings.
# Compile of grusb_dclsim.vhd was successful with warnings.
# Compile of jtag.vhd was successful.
# Compile of libjtagcom.vhd was successful.
# Compile of jtagcom.vhd was successful.
# Compile of ahbjtag.vhd was successful.
# Compile of ahbjtag_bsd.vhd was successful.
# Compile of bscanregs.vhd was successful.
# Compile of bscanregsbd.vhd was successful.
# Compile of jtagtst.vhd was successful with warnings.
# Compile of ethernet_mac.vhd was successful.
# Compile of greth.vhd was successful.
# Compile of greth_mb.vhd was successful.
# Compile of greth_gbit.vhd was successful.
# Compile of greth_gbit_mb.vhd was successful.
# Compile of grethm.vhd was successful.
# Compile of ddrphy_wrap.vhd was successful.
# Compile of ddrsp16a.vhd was successful.
# Compile of ddrsp32a.vhd was successful.
# Compile of ddrsp64a.vhd was successful.
# Compile of ddrspa.vhd was successful.
# Compile of ddr2spa.vhd was successful.
# Compile of ddr2buf.vhd was successful.
# Compile of ddr2spax.vhd was successful.
# Compile of ddr2spax_ahb.vhd was successful.
# Compile of ddr2spax_ddr.vhd was successful.
# Compile of memoryctrl.vhd was successful.
# Compile of mctrl.vhd was successful.
# Compile of conversions.vhd was successful.
# Compile of gen_utils.vhd was successful.
# Compile of flash.vhd was successful.
# Compile of s25fl064a.vhd was successful.
# Compile of m25p80.vhd was successful.
# Compile of idt7202.vhd was successful with warnings.
# Compile of functions.vhd was successful.
# Compile of core_burst.vhd was successful.
# Compile of g880e18bt.vhd was successful.
# Compile of components.vhd was successful with warnings.
# Compile of package_utility.vhd was successful.
# Compile of cy7c1354b.vhd was successful.
# Compile of cy7c1380d.vhd was successful.
# Compile of HY5PS121621F_PACK.vhd was successful.
# Compile of HY5PS121621F.vhd was successful.
# Compile of components.vhd was successful with warnings.
# Compile of mobile_sdr.v was successful.
# Compile of components.vhd was successful with warnings.
# Compile of mt48lc16m16a2.vhd was successful with warnings.
# Compile of ddr2.v was successful.
# Compile of mt46v16m16.vhd was successful.
# Compile of debug.vhd was successful.
# Compile of grtestmod.vhd was successful with warnings.
# Compile of cpu_disas.vhd was successful.
# Compile of config.vhd was successful.
# Compile of ahbrom.vhd was successful.
# Compile of leon3mp.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of AHB_bridge.vhd was successful.
# Compile of CM0_DSSystem.vhd was successful.
# Compile of cm0_wrapper.vhd was successful.
# Compile of cortexm0_memory.vhd was successful.
# Compile of CORTEXM0DS.v was successful.
# Compile of cortexm0ds_logic.v was successful.
# Compile of data_swapper.vhd was successful.
# Compile of state_machine.vhd was successful.
# 270 compiles, 0 failed with no errors. 
vsim work.testbench -t ps
# vsim -t ps work.testbench 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading grlib.config
# Loading grlib.version
# Loading grlib.stdlib(body)
# Loading grlib.amba(body)
# Loading gaisler.uart
# Loading grlib.devices
# Loading techmap.gencomp
# Loading gaisler.misc(body)
# Loading gaisler.libdcom(body)
# Loading grlib.stdio(body)
# Loading gaisler.sim(body)
# Loading micron.components
# Loading hynix.hy5ps121621f_pack(body)
# Loading hynix.components
# Loading work.debug
# Loading work.config
# Loading techmap.allclkgen
# Loading gaisler.memctrl
# Loading gaisler.leon3
# Loading gaisler.net
# Loading gaisler.jtag
# Loading esa.memoryctrl
# Loading work.testbench(behav)
# Loading work.leon3mp(rtl)
# Loading gaisler.rstgen(rtl)
# Loading techmap.allpads
# Loading techmap.clkpad(rtl)
# Loading techmap.unisim_clkpad(rtl)
# Loading unisim.ibufg(beh)
# Loading techmap.clkgen(struct)
# Loading techmap.clkgen_spartan3(struct)
# Loading unisim.bufg(beh)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.dcm(sim)
# Loading unisim.x_dcm(x_dcm_v)
# Loading unisim.x_dcm_clock_divide_by_2(x_dcm_clock_divide_by_2_v)
# Loading unisim.x_dcm_maximum_period_check(x_dcm_maximum_period_check_v)
# Loading unisim.x_dcm_clock_lost(x_dcm_clock_lost_v)
# Loading grlib.report_version(beh)
# Loading ieee.math_real(body)
# Loading grlib.testlib(body)
# Loading grlib.ahbctrl(rtl)
# Loading work.cm0_wrapper(structural)
# Loading work.CORTEXM0DS
# Loading work.cortexm0ds_logic
# Loading unisim.vcomponents
# Loading work.ahb_bridge(structural)
# ** Failure: (vsim-3817) Port "ahbmi" of entity "ahb_bridge" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/d3/cm0gen/u1/ahb_map File: E:/lab_ERTS/grlib-gpl-1.1.0-b4108/designs/leon3-xilinx-xc3sd-1800/AHB_bridge.vhd Line: 22
# ** Error: (vsim-3732) E:/lab_ERTS/grlib-gpl-1.1.0-b4108/designs/leon3-xilinx-xc3sd-1800/cm0_wrapper.vhd(135): No default binding for component at 'ahb_map'.
# 
#  (Port 'ahbi' is not on the entity.)
# 
#         Region: /testbench/d3/cm0gen/u1/ahb_map
# ** Error: (vsim-3732) E:/lab_ERTS/grlib-gpl-1.1.0-b4108/designs/leon3-xilinx-xc3sd-1800/cm0_wrapper.vhd(135): No default binding for component at 'ahb_map'.
# 
#  (Port 'ahbo' is not on the entity.)
# 
#         Region: /testbench/d3/cm0gen/u1/ahb_map
# Loading work.state_machine(structural)
# Loading gaisler.ahbmst(rtl)
# Loading work.data_swapper(structural)
# ** Failure: (vsim-3817) Port "clk" of entity "data_swapper" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/d3/cm0gen/u1/ahb_map/data_swapper_inst File: E:/lab_ERTS/grlib-gpl-1.1.0-b4108/designs/leon3-xilinx-xc3sd-1800/data_swapper.vhd Line: 22
# ** Error: (vsim-3732) E:/lab_ERTS/grlib-gpl-1.1.0-b4108/designs/leon3-xilinx-xc3sd-1800/AHB_bridge.vhd(126): No default binding for component at 'data_swapper_inst'.
# 
#  (Port 'clkm' is not on the entity.)
# 
#         Region: /testbench/d3/cm0gen/u1/ahb_map/data_swapper_inst
# Fatal error in file E:/lab_ERTS/grlib-gpl-1.1.0-b4108/designs/leon3-xilinx-xc3sd-1800/data_swapper.vhd
#  while elaborating region: /testbench/d3/cm0gen/u1/ahb_map/data_swapper_inst
# Fatal error in file E:/lab_ERTS/grlib-gpl-1.1.0-b4108/designs/leon3-xilinx-xc3sd-1800/data_swapper.vhd
#  while elaborating region: /testbench/d3/cm0gen/u1/ahb_map
# Fatal error in file E:/lab_ERTS/grlib-gpl-1.1.0-b4108/designs/leon3-xilinx-xc3sd-1800/data_swapper.vhd
#  while elaborating region: /testbench/d3/cm0gen/u1
# Load interrupted
# Error loading design
# Compile of AHB_bridge.vhd failed with 3 errors.
# Compile of AHB_bridge.vhd was successful.
# Compile of data_swapper.vhd was successful.
vsim work.testbench -t ps
# vsim -t ps work.testbench 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading grlib.config
# Loading grlib.version
# Loading grlib.stdlib(body)
# Loading grlib.amba(body)
# Loading gaisler.uart
# Loading grlib.devices
# Loading techmap.gencomp
# Loading gaisler.misc(body)
# Loading gaisler.libdcom(body)
# Loading grlib.stdio(body)
# Loading gaisler.sim(body)
# Loading micron.components
# Loading hynix.hy5ps121621f_pack(body)
# Loading hynix.components
# Loading work.debug
# Loading work.config
# Loading techmap.allclkgen
# Loading gaisler.memctrl
# Loading gaisler.leon3
# Loading gaisler.net
# Loading gaisler.jtag
# Loading esa.memoryctrl
# Loading work.testbench(behav)
# Loading work.leon3mp(rtl)
# Loading gaisler.rstgen(rtl)
# Loading techmap.allpads
# Loading techmap.clkpad(rtl)
# Loading techmap.unisim_clkpad(rtl)
# Loading unisim.ibufg(beh)
# Loading techmap.clkgen(struct)
# Loading techmap.clkgen_spartan3(struct)
# Loading unisim.bufg(beh)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.dcm(sim)
# Loading unisim.x_dcm(x_dcm_v)
# Loading unisim.x_dcm_clock_divide_by_2(x_dcm_clock_divide_by_2_v)
# Loading unisim.x_dcm_maximum_period_check(x_dcm_maximum_period_check_v)
# Loading unisim.x_dcm_clock_lost(x_dcm_clock_lost_v)
# Loading grlib.report_version(beh)
# Loading ieee.math_real(body)
# Loading grlib.testlib(body)
# Loading grlib.ahbctrl(rtl)
# Loading work.cm0_wrapper(structural)
# Loading work.CORTEXM0DS
# Loading work.cortexm0ds_logic
# Loading unisim.vcomponents
# Loading work.ahb_bridge(structural)
# Loading work.state_machine(structural)
# Loading gaisler.ahbmst(rtl)
# Loading work.data_swapper(structural)
# Loading gaisler.libjtagcom
# Loading gaisler.ahbjtag(struct)
# Loading techmap.alltap
# Loading techmap.tap(rtl)
# Loading techmap.spartan3_tap(rtl)
# Loading unisim.bscan_spartan3(behav)
# Loading gaisler.jtagcom(rtl)
# Loading techmap.outpad(rtl)
# Loading techmap.unisim_outpad(rtl)
# Loading unisim.obuf(beh)
# Loading techmap.iopadv(rtl)
# Loading techmap.iopad(rtl)
# Loading techmap.unisim_iopad(rtl)
# Loading unisim.iobuf(beh)
# Loading gaisler.ddr2spa(rtl)
# Loading gaisler.ddr2phy_wrap_cbd(rtl)
# Loading techmap.allddr
# Loading techmap.ddr2phy(rtl)
# Loading techmap.spartan3a_ddr2_phy(rtl)
# Loading unisim.oddr2(oddr2_v)
# Loading unisim.fd(fd_v)
# Loading techmap.iopad_ds(rtl)
# Loading techmap.unisim_iopad_ds(rtl)
# Loading unisim.iobufds(beh)
# Loading unisim.iddr2(iddr2_v)
# Loading gaisler.ddr2spax(rtl)
# Loading gaisler.ddr2spax_ahb(rtl)
# Loading gaisler.ddr2spax_ddr(rtl)
# Loading gaisler.ddr2buf(rtl)
# Loading techmap.allmem
# Loading techmap.syncram_2p(rtl)
# Loading techmap.unisim_syncram_2p(behav)
# Loading techmap.generic_syncram_2p(behav)
# Loading grlib.apbctrl(rtl)
# Loading gaisler.irqmp(rtl)
# Loading gaisler.gptimer(rtl)
# Loading gaisler.grgpio(rtl)
# Loading gaisler.apbuart(rtl)
# Loading techmap.inpad(rtl)
# Loading techmap.unisim_inpad(rtl)
# Loading unisim.ibuf(beh)
# Loading techmap.odpad(rtl)
# Loading techmap.unisim_toutpad(rtl)
# Loading unisim.obuft(beh)
# Loading gaisler.grethm(rtl)
# Loading gaisler.ethernet_mac
# Loading eth.ethcomp
# Loading gaisler.greth(rtl)
# Loading eth.grethpkg(body)
# Loading eth.grethc(rtl)
# Loading eth.greth_tx(rtl)
# Loading eth.eth_rstgen(rtl)
# Loading eth.greth_rx(rtl)
# Loading eth.eth_ahb_mst(rtl)
# Loading unisim.simple_simprim
# Loading techmap.unisim_syncram_dp(behav)
# Loading unisim.ramb16_s36_s36(behav)
# Loading unisim.ram16_sx_sx(behav)
# Loading techmap.inpadv(rtl)
# Loading techmap.outpadv(rtl)
# Loading work.ahbrom(rtl)
# Loading hynix.hy5ps121621f(behavioral_model_hy5ps121621f)
# Loading gaisler.delay_wire(rtl)
# Loading gaisler.sram(sim)
# Loading gaisler.phy(behavioral)
# Loading work.grtestmod(sim)
# ** Warning: (vsim-3934) E:/lab_ERTS/grlib-gpl-1.1.0-b4108/designs/leon3-xilinx-xc3sd-1800/cm0_wrapper.vhd(118): [TFMPC] - Missing VHDL connection for formal Verilog port 'HRESP'.
# 
#         Region: /testbench/d3/cm0gen/u1/cortexm0ds_map
# ** Warning: (vsim-3934) E:/lab_ERTS/grlib-gpl-1.1.0-b4108/designs/leon3-xilinx-xc3sd-1800/cm0_wrapper.vhd(118): [TFMPC] - Missing VHDL connection for formal Verilog port 'NMI'.
# 
#         Region: /testbench/d3/cm0gen/u1/cortexm0ds_map
# ** Warning: (vsim-3934) E:/lab_ERTS/grlib-gpl-1.1.0-b4108/designs/leon3-xilinx-xc3sd-1800/cm0_wrapper.vhd(118): [TFMPC] - Missing VHDL connection for formal Verilog port 'IRQ'.
# 
#         Region: /testbench/d3/cm0gen/u1/cortexm0ds_map
# ** Warning: (vsim-3934) E:/lab_ERTS/grlib-gpl-1.1.0-b4108/designs/leon3-xilinx-xc3sd-1800/cm0_wrapper.vhd(118): [TFMPC] - Missing VHDL connection for formal Verilog port 'RXEV'.
# 
#         Region: /testbench/d3/cm0gen/u1/cortexm0ds_map
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/clkgen0/xc3s/v/dll0/x0/STATUS(7 downto 3), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/clkgen0/xc3s/v/dll0/STATUS(7 downto 3).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/cm0gen/u1/ahb_map/state_machine_inst/dmai.burst, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/cm0gen/u1/ahb_map/signal_dmai.burst.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/cm0gen/u1/ahb_map/state_machine_inst/dmai.write, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/cm0gen/u1/ahb_map/signal_dmai.write.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/cm0gen/u1/ahb_map/state_machine_inst/dmai.busy, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/cm0gen/u1/ahb_map/signal_dmai.busy.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/cm0gen/u1/ahb_map/state_machine_inst/dmai.irq, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/cm0gen/u1/ahb_map/signal_dmai.irq.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/cm0gen/u1/ahb_map/state_machine_inst/dmai.address(31 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/cm0gen/u1/ahb_map/signal_dmai.address(31 downto 0).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/cm0gen/u1/ahb_map/state_machine_inst/dmai.wdata(31 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/cm0gen/u1/ahb_map/signal_dmai.wdata(31 downto 0).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/cm0gen/u1/ahb_map/state_machine_inst/dmai.size(2 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/cm0gen/u1/ahb_map/signal_dmai.size(2 downto 0).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/tdo, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/tdo.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/tapo_inst(7 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/ahbjtaggen0/ahbjtag0/ltapo.inst(7 downto 0).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/tdoen, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/ahbjtaggen0/ahbjtag0/tdoen.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/ahbjtaggen0/ahbjtag0/tdo, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/tdo.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/ddr_phy0/sp3a/ddr_phy0/dll/x0/STATUS(7 downto 3), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/ddr_phy0/sp3a/ddr_phy0/dll/STATUS(7 downto 3).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/ddr_phy0/sp3a/ddr_phy0/read_dll/x0/STATUS(7 downto 3), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/ddr_phy0/sp3a/ddr_phy0/read_dll/STATUS(7 downto 3).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/ddr_phy0/ddr_cbdqs(0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/dummy_ddr_cbdqs(0).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/ddr_phy0/ddr_cbdqsn(0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/dummy_ddr_cbdqsn(0).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/ddr_phy0/ddr_cbdq(7 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/dummy_ddr_cbdq(7 downto 0).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/ddr_phy0/ddr_web2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/ddr_web2.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/ddr_phy0/ddr_rasb2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/ddr_rasb2.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/ddr_phy0/ddr_casb2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/ddr_casb2.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/ddr_phy0/ddr_ad2(13 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/ddr_ad2(13 downto 0).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/ddr_phy0/ddr_ba2(1 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/ddr_ba2(1 downto 0).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/sdi.wprot, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/ddr2sp0/ddrc0/sdi.wprot.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/eth0/e1/m100/u0/etho.txd(7), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/etho.txd(7).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/eth0/e1/m100/u0/etho.txd(6), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/etho.txd(6).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/eth0/e1/m100/u0/etho.txd(5), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/etho.txd(5).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/eth0/e1/m100/u0/etho.txd(4), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/etho.txd(4).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/eth0/e1/etho.txd(7), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/etho.txd(7).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/eth0/e1/etho.txd(6), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/etho.txd(6).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/eth0/e1/etho.txd(5), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/etho.txd(5).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/eth0/e1/etho.txd(4), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/etho.txd(4).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/errorn, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/error.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/address(23 downto 22), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/address(23 downto 22).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/address(21 downto 2), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/address(21 downto 2).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/address(1 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/address(1 downto 0).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/oen, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/oen.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/writen, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/writen.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/iosn, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/iosn.
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(23), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(23).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(22), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(22).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(21), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(21).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(20), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(20).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(19), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(19).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(18), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(18).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(17), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(17).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(16), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(16).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(15), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(15).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(14), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(14).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(13), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(13).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(12), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(12).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(11), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(11).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(10), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(10).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(9), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(9).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(8), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(8).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(7), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(7).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(6), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(6).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(5), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(5).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(4), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(4).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(3), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(3).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(2), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(2).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(1), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(1).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(0).
# 
# ** Warning: (vsim-8683) Uninitialized out port /testbench/d3/vid_hsync has no driver.
# 
# This port will contribute value (U) to the signal network.
# 
# ** Warning: (vsim-8683) Uninitialized out port /testbench/d3/vid_vsync has no driver.
# 
# This port will contribute value (U) to the signal network.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/vid_r, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/vid_r.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/vid_g, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/vid_g.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/vid_b, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/vid_b.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/led(2), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/led(2).
# 
quit -sim
# Compile of AHB_bridge.vhd was successful.
# Compile of version.vhd was successful.
# Compile of config.vhd was successful.
# Compile of stdlib.vhd was successful.
# Compile of stdio.vhd was successful.
# Compile of testlib.vhd was successful.
# Compile of util.vhd was successful with warnings.
# Compile of sparc.vhd was successful.
# Compile of sparc_disas.vhd was successful with warnings.
# Compile of cpu_disas.vhd was successful with warnings.
# Compile of multlib.vhd was successful.
# Compile of leaves.vhd was successful.
# Compile of amba.vhd was successful.
# Compile of devices.vhd was successful.
# Compile of defmst.vhd was successful.
# Compile of apbctrl.vhd was successful.
# Compile of ahbctrl.vhd was successful.
# Compile of dma2ahb_pkg.vhd was successful.
# Compile of dma2ahb.vhd was successful.
# Compile of dma2ahb_tp.vhd was successful.
# Compile of amba_tp.vhd was successful.
# Compile of unisim_VPKG.vhd was successful with warnings.
# Compile of unisim_VCOMP.vhd was successful.
# Compile of simple_simprim.vhd was successful.
# Compile of unisim_VITAL.vhd was successful.
# Compile of DWpackages.vhd was successful with warnings.
# Compile of DW_Foundation_arith.vhd was successful.
# Compile of DW_Foundation_comp.vhd was successful.
# Compile of DW_Foundation_comp_arith.vhd was successful.
# Compile of synplify.vhd was successful with warnings.
# Compile of synattr.vhd was successful.
# Compile of gencomp.vhd was successful.
# Compile of netcomp.vhd was successful.
# Compile of memory_inferred.vhd was successful.
# Compile of ddr_inferred.vhd was successful.
# Compile of mul_inferred.vhd was successful.
# Compile of ddr_phy_inferred.vhd was successful.
# Compile of mul_dware.vhd was successful.
# Compile of memory_unisim.vhd was successful.
# Compile of buffer_unisim.vhd was successful.
# Compile of pads_unisim.vhd was successful.
# Compile of clkgen_unisim.vhd was successful.
# Compile of tap_unisim.vhd was successful.
# Compile of ddr_unisim.vhd was successful.
# Compile of ddr_phy_unisim.vhd was successful.
# Compile of grspwc_unisim.vhd was successful.
# Compile of grspwc2_unisim.vhd was successful.
# Compile of grusbhc_unisim.vhd was successful.
# Compile of ssrctrl_unisim.vhd was successful.
# Compile of sysmon_unisim.vhd was successful.
# Compile of mul_unisim.vhd was successful.
# Compile of spictrl_unisim.vhd was successful.
# Compile of spictrl_unisim_comb0.vhd was successful.
# Compile of spictrl_unisim_comb1.vhd was successful.
# Compile of allclkgen.vhd was successful.
# Compile of allddr.vhd was successful.
# Compile of allmem.vhd was successful.
# Compile of allmul.vhd was successful.
# Compile of allpads.vhd was successful.
# Compile of alltap.vhd was successful.
# Compile of clkgen.vhd was successful.
# Compile of clkmux.vhd was successful.
# Compile of clkand.vhd was successful.
# Compile of ddr_ireg.vhd was successful.
# Compile of ddr_oreg.vhd was successful.
# Compile of ddrphy.vhd was successful.
# Compile of syncram.vhd was successful.
# Compile of syncram64.vhd was successful.
# Compile of syncram_2p.vhd was successful.
# Compile of syncram_dp.vhd was successful.
# Compile of syncfifo.vhd was successful.
# Compile of regfile_3p.vhd was successful.
# Compile of tap.vhd was successful.
# Compile of techbuf.vhd was successful.
# Compile of nandtree.vhd was successful.
# Compile of clkpad.vhd was successful.
# Compile of clkpad_ds.vhd was successful.
# Compile of inpad.vhd was successful.
# Compile of inpad_ds.vhd was successful.
# Compile of iodpad.vhd was successful.
# Compile of iopad.vhd was successful.
# Compile of iopad_ds.vhd was successful.
# Compile of lvds_combo.vhd was successful.
# Compile of odpad.vhd was successful.
# Compile of outpad.vhd was successful.
# Compile of outpad_ds.vhd was successful.
# Compile of toutpad.vhd was successful.
# Compile of skew_outpad.vhd was successful.
# Compile of grspwc_net.vhd was successful.
# Compile of grspwc2_net.vhd was successful.
# Compile of grlfpw_net.vhd was successful.
# Compile of grfpw_net.vhd was successful.
# Compile of leon4_net.vhd was successful.
# Compile of mul_61x61.vhd was successful.
# Compile of cpu_disas_net.vhd was successful.
# Compile of grusbhc_net.vhd was successful.
# Compile of ringosc.vhd was successful.
# Compile of ssrctrl_net.vhd was successful.
# Compile of system_monitor.vhd was successful.
# Compile of grgates.vhd was successful.
# Compile of inpad_ddr.vhd was successful.
# Compile of outpad_ddr.vhd was successful.
# Compile of iopad_ddr.vhd was successful.
# Compile of syncram128bw.vhd was successful.
# Compile of syncram128.vhd was successful.
# Compile of syncram156bw.vhd was successful.
# Compile of techmult.vhd was successful.
# Compile of spictrl_net.vhd was successful.
# Compile of scanreg.vhd was successful.
# Compile of ethcomp.vhd was successful.
# Compile of greth_pkg.vhd was successful.
# Compile of eth_rstgen.vhd was successful.
# Compile of eth_edcl_ahb_mst.vhd was successful.
# Compile of eth_ahb_mst.vhd was successful.
# Compile of greth_tx.vhd was successful.
# Compile of greth_rx.vhd was successful.
# Compile of grethc.vhd was successful.
# Compile of greth_gen.vhd was successful.
# Compile of greth_gbit_gen.vhd was successful.
# Compile of arith.vhd was successful.
# Compile of mul32.vhd was successful.
# Compile of div32.vhd was successful.
# Compile of memctrl.vhd was successful.
# Compile of sdctrl.vhd was successful.
# Compile of sdctrl64.vhd was successful.
# Compile of sdmctrl.vhd was successful.
# Compile of srctrl.vhd was successful.
# Compile of spimctrl.vhd was successful.
# Compile of leon3.vhd was successful.
# Compile of mmuconfig.vhd was successful.
# Compile of mmuiface.vhd was successful.
# Compile of libmmu.vhd was successful.
# Compile of libiu.vhd was successful.
# Compile of libcache.vhd was successful.
# Compile of libproc3.vhd was successful.
# Compile of cachemem.vhd was successful.
# Compile of mmu_icache.vhd was successful.
# Compile of mmu_dcache.vhd was successful.
# Compile of mmu_acache.vhd was successful.
# Compile of mmutlbcam.vhd was successful.
# Compile of mmulrue.vhd was successful.
# Compile of mmulru.vhd was successful.
# Compile of mmutlb.vhd was successful.
# Compile of mmutw.vhd was successful.
# Compile of mmu.vhd was successful.
# Compile of mmu_cache.vhd was successful.
# Compile of cpu_disasx.vhd was successful.
# Compile of iu3.vhd was successful.
# Compile of grfpwx.vhd was successful.
# Compile of mfpwx.vhd was successful.
# Compile of grlfpwx.vhd was successful.
# Compile of tbufmem.vhd was successful.
# Compile of dsu3x.vhd was successful.
# Compile of dsu3.vhd was successful.
# Compile of proc3.vhd was successful.
# Compile of leon3s.vhd was successful.
# Compile of leon3cg.vhd was successful.
# Compile of irqmp.vhd was successful.
# Compile of grfpwxsh.vhd was successful.
# Compile of grfpushwx.vhd was successful.
# Compile of leon3sh.vhd was successful.
# Compile of misc.vhd was successful.
# Compile of rstgen.vhd was successful.
# Compile of gptimer.vhd was successful.
# Compile of ahbram.vhd was successful.
# Compile of ahbdpram.vhd was successful.
# Compile of ahbtrace.vhd was successful.
# Compile of ahbtrace_mb.vhd was successful.
# Compile of ahbtrace_mmb.vhd was successful.
# Compile of ahbmst.vhd was successful.
# Compile of grgpio.vhd was successful.
# Compile of ahbstat.vhd was successful.
# Compile of logan.vhd was successful.
# Compile of apbps2.vhd was successful.
# Compile of charrom_package.vhd was successful.
# Compile of charrom.vhd was successful.
# Compile of apbvga.vhd was successful.
# Compile of svgactrl.vhd was successful.
# Compile of i2cmst_gen.vhd was successful.
# Compile of spictrlx.vhd was successful.
# Compile of spictrl.vhd was successful.
# Compile of i2cslv.vhd was successful.
# Compile of wild.vhd was successful.
# Compile of wild2ahb.vhd was successful.
# Compile of grsysmon.vhd was successful.
# Compile of gracectrl.vhd was successful.
# Compile of grgpreg.vhd was successful.
# Compile of ahbmst2.vhd was successful.
# Compile of ahb_mst_iface.vhd was successful.
# Compile of net.vhd was successful.
# Compile of uart.vhd was successful.
# Compile of libdcom.vhd was successful with warnings.
# Compile of apbuart.vhd was successful.
# Compile of dcom.vhd was successful.
# Compile of dcom_uart.vhd was successful.
# Compile of ahbuart.vhd was successful.
# Compile of i2c_slave_model.v was successful.
# Compile of sim.vhd was successful with warnings.
# Compile of sram.vhd was successful with warnings.
# Compile of ata_device.vhd was successful.
# Compile of sram16.vhd was successful with warnings.
# Compile of phy.vhd was successful with warnings.
# Compile of ahbrep.vhd was successful.
# Compile of delay_wire.vhd was successful.
# Compile of spi_flash.vhd was successful.
# Compile of pwm_check.vhd was successful with warnings.
# Compile of usbsim.vhd was successful with warnings.
# Compile of grusbdcsim.vhd was successful with warnings.
# Compile of grusb_dclsim.vhd was successful with warnings.
# Compile of jtag.vhd was successful.
# Compile of libjtagcom.vhd was successful.
# Compile of jtagcom.vhd was successful.
# Compile of ahbjtag.vhd was successful.
# Compile of ahbjtag_bsd.vhd was successful.
# Compile of bscanregs.vhd was successful.
# Compile of bscanregsbd.vhd was successful.
# Compile of jtagtst.vhd was successful with warnings.
# Compile of ethernet_mac.vhd was successful.
# Compile of greth.vhd was successful.
# Compile of greth_mb.vhd was successful.
# Compile of greth_gbit.vhd was successful.
# Compile of greth_gbit_mb.vhd was successful.
# Compile of grethm.vhd was successful.
# Compile of ddrphy_wrap.vhd was successful.
# Compile of ddrsp16a.vhd was successful.
# Compile of ddrsp32a.vhd was successful.
# Compile of ddrsp64a.vhd was successful.
# Compile of ddrspa.vhd was successful.
# Compile of ddr2spa.vhd was successful.
# Compile of ddr2buf.vhd was successful.
# Compile of ddr2spax.vhd was successful.
# Compile of ddr2spax_ahb.vhd was successful.
# Compile of ddr2spax_ddr.vhd was successful.
# Compile of memoryctrl.vhd was successful.
# Compile of mctrl.vhd was successful.
# Compile of conversions.vhd was successful.
# Compile of gen_utils.vhd was successful.
# Compile of flash.vhd was successful.
# Compile of s25fl064a.vhd was successful.
# Compile of m25p80.vhd was successful.
# Compile of idt7202.vhd was successful with warnings.
# Compile of functions.vhd was successful.
# Compile of core_burst.vhd was successful.
# Compile of g880e18bt.vhd was successful.
# Compile of components.vhd was successful with warnings.
# Compile of package_utility.vhd was successful.
# Compile of cy7c1354b.vhd was successful.
# Compile of cy7c1380d.vhd was successful.
# Compile of HY5PS121621F_PACK.vhd was successful.
# Compile of HY5PS121621F.vhd was successful.
# Compile of components.vhd was successful with warnings.
# Compile of mobile_sdr.v was successful.
# Compile of components.vhd was successful with warnings.
# Compile of mt48lc16m16a2.vhd was successful with warnings.
# Compile of ddr2.v was successful.
# Compile of mt46v16m16.vhd was successful.
# Compile of debug.vhd was successful.
# Compile of grtestmod.vhd was successful with warnings.
# Compile of cpu_disas.vhd was successful.
# Compile of config.vhd was successful.
# Compile of ahbrom.vhd was successful.
# Compile of leon3mp.vhd was successful.
# Compile of testbench.vhd was successful.
# Compile of AHB_bridge.vhd was successful.
# Compile of CM0_DSSystem.vhd was successful.
# Compile of cm0_wrapper.vhd was successful.
# Compile of cortexm0_memory.vhd was successful.
# Compile of CORTEXM0DS.v was successful.
# Compile of cortexm0ds_logic.v was successful.
# Compile of data_swapper.vhd was successful.
# Compile of state_machine.vhd was successful.
# 270 compiles, 0 failed with no errors. 
vsim work.testbench -t ps
# vsim -t ps work.testbench 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading grlib.config
# Loading grlib.version
# Loading grlib.stdlib(body)
# Loading grlib.amba(body)
# Loading gaisler.uart
# Loading grlib.devices
# Loading techmap.gencomp
# Loading gaisler.misc(body)
# Loading gaisler.libdcom(body)
# Loading grlib.stdio(body)
# Loading gaisler.sim(body)
# Loading micron.components
# Loading hynix.hy5ps121621f_pack(body)
# Loading hynix.components
# Loading work.debug
# Loading work.config
# Loading techmap.allclkgen
# Loading gaisler.memctrl
# Loading gaisler.leon3
# Loading gaisler.net
# Loading gaisler.jtag
# Loading esa.memoryctrl
# Loading work.testbench(behav)
# Loading work.leon3mp(rtl)
# Loading gaisler.rstgen(rtl)
# Loading techmap.allpads
# Loading techmap.clkpad(rtl)
# Loading techmap.unisim_clkpad(rtl)
# Loading unisim.ibufg(beh)
# Loading techmap.clkgen(struct)
# Loading techmap.clkgen_spartan3(struct)
# Loading unisim.bufg(beh)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading unisim.vpkg(body)
# Loading unisim.dcm(sim)
# Loading unisim.x_dcm(x_dcm_v)
# Loading unisim.x_dcm_clock_divide_by_2(x_dcm_clock_divide_by_2_v)
# Loading unisim.x_dcm_maximum_period_check(x_dcm_maximum_period_check_v)
# Loading unisim.x_dcm_clock_lost(x_dcm_clock_lost_v)
# Loading grlib.report_version(beh)
# Loading ieee.math_real(body)
# Loading grlib.testlib(body)
# Loading grlib.ahbctrl(rtl)
# Loading work.cm0_wrapper(structural)
# Loading work.CORTEXM0DS
# Loading work.cortexm0ds_logic
# Loading unisim.vcomponents
# Loading work.ahb_bridge(structural)
# Loading work.state_machine(structural)
# Loading gaisler.ahbmst(rtl)
# Loading work.data_swapper(structural)
# Loading gaisler.libjtagcom
# Loading gaisler.ahbjtag(struct)
# Loading techmap.alltap
# Loading techmap.tap(rtl)
# Loading techmap.spartan3_tap(rtl)
# Loading unisim.bscan_spartan3(behav)
# Loading gaisler.jtagcom(rtl)
# Loading techmap.outpad(rtl)
# Loading techmap.unisim_outpad(rtl)
# Loading unisim.obuf(beh)
# Loading techmap.iopadv(rtl)
# Loading techmap.iopad(rtl)
# Loading techmap.unisim_iopad(rtl)
# Loading unisim.iobuf(beh)
# Loading gaisler.ddr2spa(rtl)
# Loading gaisler.ddr2phy_wrap_cbd(rtl)
# Loading techmap.allddr
# Loading techmap.ddr2phy(rtl)
# Loading techmap.spartan3a_ddr2_phy(rtl)
# Loading unisim.oddr2(oddr2_v)
# Loading unisim.fd(fd_v)
# Loading techmap.iopad_ds(rtl)
# Loading techmap.unisim_iopad_ds(rtl)
# Loading unisim.iobufds(beh)
# Loading unisim.iddr2(iddr2_v)
# Loading gaisler.ddr2spax(rtl)
# Loading gaisler.ddr2spax_ahb(rtl)
# Loading gaisler.ddr2spax_ddr(rtl)
# Loading gaisler.ddr2buf(rtl)
# Loading techmap.allmem
# Loading techmap.syncram_2p(rtl)
# Loading techmap.unisim_syncram_2p(behav)
# Loading techmap.generic_syncram_2p(behav)
# Loading grlib.apbctrl(rtl)
# Loading gaisler.irqmp(rtl)
# Loading gaisler.gptimer(rtl)
# Loading gaisler.grgpio(rtl)
# Loading gaisler.apbuart(rtl)
# Loading techmap.inpad(rtl)
# Loading techmap.unisim_inpad(rtl)
# Loading unisim.ibuf(beh)
# Loading techmap.odpad(rtl)
# Loading techmap.unisim_toutpad(rtl)
# Loading unisim.obuft(beh)
# Loading gaisler.grethm(rtl)
# Loading gaisler.ethernet_mac
# Loading eth.ethcomp
# Loading gaisler.greth(rtl)
# Loading eth.grethpkg(body)
# Loading eth.grethc(rtl)
# Loading eth.greth_tx(rtl)
# Loading eth.eth_rstgen(rtl)
# Loading eth.greth_rx(rtl)
# Loading eth.eth_ahb_mst(rtl)
# Loading unisim.simple_simprim
# Loading techmap.unisim_syncram_dp(behav)
# Loading unisim.ramb16_s36_s36(behav)
# Loading unisim.ram16_sx_sx(behav)
# Loading techmap.inpadv(rtl)
# Loading techmap.outpadv(rtl)
# Loading work.ahbrom(rtl)
# Loading hynix.hy5ps121621f(behavioral_model_hy5ps121621f)
# Loading gaisler.delay_wire(rtl)
# Loading gaisler.sram(sim)
# Loading gaisler.phy(behavioral)
# Loading work.grtestmod(sim)
# ** Warning: (vsim-3934) E:/lab_ERTS/grlib-gpl-1.1.0-b4108/designs/leon3-xilinx-xc3sd-1800/cm0_wrapper.vhd(118): [TFMPC] - Missing VHDL connection for formal Verilog port 'HRESP'.
# 
#         Region: /testbench/d3/cm0gen/u1/cortexm0ds_map
# ** Warning: (vsim-3934) E:/lab_ERTS/grlib-gpl-1.1.0-b4108/designs/leon3-xilinx-xc3sd-1800/cm0_wrapper.vhd(118): [TFMPC] - Missing VHDL connection for formal Verilog port 'NMI'.
# 
#         Region: /testbench/d3/cm0gen/u1/cortexm0ds_map
# ** Warning: (vsim-3934) E:/lab_ERTS/grlib-gpl-1.1.0-b4108/designs/leon3-xilinx-xc3sd-1800/cm0_wrapper.vhd(118): [TFMPC] - Missing VHDL connection for formal Verilog port 'IRQ'.
# 
#         Region: /testbench/d3/cm0gen/u1/cortexm0ds_map
# ** Warning: (vsim-3934) E:/lab_ERTS/grlib-gpl-1.1.0-b4108/designs/leon3-xilinx-xc3sd-1800/cm0_wrapper.vhd(118): [TFMPC] - Missing VHDL connection for formal Verilog port 'RXEV'.
# 
#         Region: /testbench/d3/cm0gen/u1/cortexm0ds_map
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/clkgen0/xc3s/v/dll0/x0/STATUS(7 downto 3), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/clkgen0/xc3s/v/dll0/STATUS(7 downto 3).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/cm0gen/u1/ahb_map/state_machine_inst/dmai.burst, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/cm0gen/u1/ahb_map/signal_dmai.burst.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/cm0gen/u1/ahb_map/state_machine_inst/dmai.write, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/cm0gen/u1/ahb_map/signal_dmai.write.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/cm0gen/u1/ahb_map/state_machine_inst/dmai.busy, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/cm0gen/u1/ahb_map/signal_dmai.busy.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/cm0gen/u1/ahb_map/state_machine_inst/dmai.irq, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/cm0gen/u1/ahb_map/signal_dmai.irq.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/cm0gen/u1/ahb_map/state_machine_inst/dmai.address(31 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/cm0gen/u1/ahb_map/signal_dmai.address(31 downto 0).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/cm0gen/u1/ahb_map/state_machine_inst/dmai.wdata(31 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/cm0gen/u1/ahb_map/signal_dmai.wdata(31 downto 0).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/cm0gen/u1/ahb_map/state_machine_inst/dmai.size(2 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/cm0gen/u1/ahb_map/signal_dmai.size(2 downto 0).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/tdo, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/tdo.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/tapo_inst(7 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/ahbjtaggen0/ahbjtag0/ltapo.inst(7 downto 0).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/ahbjtaggen0/ahbjtag0/tap0/tdoen, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/ahbjtaggen0/ahbjtag0/tdoen.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/ahbjtaggen0/ahbjtag0/tdo, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/tdo.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/ddr_phy0/sp3a/ddr_phy0/dll/x0/STATUS(7 downto 3), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/ddr_phy0/sp3a/ddr_phy0/dll/STATUS(7 downto 3).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/ddr_phy0/sp3a/ddr_phy0/read_dll/x0/STATUS(7 downto 3), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/ddr_phy0/sp3a/ddr_phy0/read_dll/STATUS(7 downto 3).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/ddr_phy0/ddr_cbdqs(0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/dummy_ddr_cbdqs(0).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/ddr_phy0/ddr_cbdqsn(0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/dummy_ddr_cbdqsn(0).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/ddr_phy0/ddr_cbdq(7 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/dummy_ddr_cbdq(7 downto 0).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/ddr_phy0/ddr_web2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/ddr_web2.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/ddr_phy0/ddr_rasb2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/ddr_rasb2.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/ddr_phy0/ddr_casb2, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/ddr_casb2.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/ddr_phy0/ddr_ad2(13 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/ddr_ad2(13 downto 0).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/ddr_phy0/ddr_ba2(1 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/ddr_ba2(1 downto 0).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/ddr2sp0/ddrc0/nftphy/ddr_phy0/sdi.wprot, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/ddr2sp0/ddrc0/sdi.wprot.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/eth0/e1/m100/u0/etho.txd(7), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/etho.txd(7).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/eth0/e1/m100/u0/etho.txd(6), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/etho.txd(6).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/eth0/e1/m100/u0/etho.txd(5), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/etho.txd(5).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/eth0/e1/m100/u0/etho.txd(4), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/etho.txd(4).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/eth0/e1/etho.txd(7), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/etho.txd(7).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/eth0/e1/etho.txd(6), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/etho.txd(6).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/eth0/e1/etho.txd(5), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/etho.txd(5).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/eth0/e1/etho.txd(4), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/d3/etho.txd(4).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/errorn, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/error.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/address(23 downto 22), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/address(23 downto 22).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/address(21 downto 2), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/address(21 downto 2).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/address(1 downto 0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/address(1 downto 0).
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/oen, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/oen.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/writen, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/writen.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/iosn, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/iosn.
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(23), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(23).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(22), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(22).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(21), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(21).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(20), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(20).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(19), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(19).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(18), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(18).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(17), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(17).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(16), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(16).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(15), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(15).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(14), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(14).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(13), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(13).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(12), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(12).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(11), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(11).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(10), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(10).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(9), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(9).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(8), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(8).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(7), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(7).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(6), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(6).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(5), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(5).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(4), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(4).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(3), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(3).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(2), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(2).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(1), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(1).
# 
# ** Warning: (vsim-8684) No drivers exist on inout port /testbench/d3/testdata(0), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/data(0).
# 
# ** Warning: (vsim-8683) Uninitialized out port /testbench/d3/vid_hsync has no driver.
# 
# This port will contribute value (U) to the signal network.
# 
# ** Warning: (vsim-8683) Uninitialized out port /testbench/d3/vid_vsync has no driver.
# 
# This port will contribute value (U) to the signal network.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/vid_r, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/vid_r.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/vid_g, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/vid_g.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/vid_b, and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/vid_b.
# 
# ** Warning: (vsim-8684) No drivers exist on out port /testbench/d3/led(2), and its initial value is not used.
# 
# Therefore, simulation behavior may occur that is not in compliance with
# 
# the VHDL standard as the initial values come from the base signal /testbench/led(2).
# 
add wave -position insertpoint  \
sim:/testbench/fabtech \
sim:/testbench/memtech \
sim:/testbench/padtech \
sim:/testbench/clktech \
sim:/testbench/disas \
sim:/testbench/dbguart \
sim:/testbench/pclow \
sim:/testbench/clkperiod \
sim:/testbench/clk \
sim:/testbench/clk_vga \
sim:/testbench/rst \
sim:/testbench/rstn1 \
sim:/testbench/rstn2 \
sim:/testbench/error \
sim:/testbench/address \
sim:/testbench/data \
sim:/testbench/romsn \
sim:/testbench/oen \
sim:/testbench/writen \
sim:/testbench/iosn \
sim:/testbench/ddr_clk \
sim:/testbench/ddr_clkb \
sim:/testbench/ddr_clk_fb \
sim:/testbench/ddr_cke \
sim:/testbench/ddr_csb \
sim:/testbench/ddr_we \
sim:/testbench/ddr_ras \
sim:/testbench/ddr_cas \
sim:/testbench/ddr_dm \
sim:/testbench/ddr_dqs \
sim:/testbench/ddr_dqsn \
sim:/testbench/ddr_ad \
sim:/testbench/ddr_ba \
sim:/testbench/ddr_dq \
sim:/testbench/ddr_dq2 \
sim:/testbench/ddr_odt \
sim:/testbench/dsubre \
sim:/testbench/dsurx \
sim:/testbench/dsutx \
sim:/testbench/urxd \
sim:/testbench/utxd \
sim:/testbench/etx_clk \
sim:/testbench/erx_clk \
sim:/testbench/erxdt \
sim:/testbench/erx_dv \
sim:/testbench/erx_er \
sim:/testbench/erx_col \
sim:/testbench/erx_crs \
sim:/testbench/etxdt \
sim:/testbench/etx_en \
sim:/testbench/etx_er \
sim:/testbench/emdc \
sim:/testbench/emdio \
sim:/testbench/vid_hsync \
sim:/testbench/vid_vsync \
sim:/testbench/vid_r \
sim:/testbench/vid_g \
sim:/testbench/vid_b \
sim:/testbench/spi_sel_n \
sim:/testbench/spi_clk \
sim:/testbench/spi_mosi \
sim:/testbench/led \
sim:/testbench/brdyn \
sim:/testbench/promfile \
sim:/testbench/sdramfile \
sim:/testbench/lresp \
sim:/testbench/ct
run 2000 ns
# LEON3 Demonstration design for Xilinx Spartan3A DSP 1800A board
# GRLIB Version 1.1.0, build 4108
# Target technology: spartan3  ,  memory library: spartan3  
# ahbctrl: AHB arbiter/multiplexer rev 1
# ahbctrl: Common I/O area at 0xfff00000, 1 Mbyte
# ahbctrl: AHB masters: 3, AHB slaves: 8
# ahbctrl: Configuration area at 0xfffff000, 4 kbyte
# ahbctrl: mst0: Gaisler Research        Unknown Device                 
# ahbctrl: mst1: Gaisler Research        JTAG Debug Link                
# ahbctrl: mst2: Gaisler Research        GR Ethernet MAC                
# ahbctrl: slv1: Gaisler Research        AHB/APB Bridge                 
# ahbctrl:       memory at 0x80000000, size 1 Mbyte
# ahbctrl: slv4: Gaisler Research        Single-port DDR2 controller    
# ahbctrl:       memory at 0x40000000, size 256 Mbyte, cacheable, prefetch
# ahbctrl:       I/O port at 0xfff00100, size 256 byte
# ahbctrl: slv6: Gaisler Research        Generic AHB ROM                
# ahbctrl:       memory at 0x00000000, size 1 Mbyte, cacheable, prefetch
# apbctrl: APB Bridge at 0x80000000 rev 1
# apbctrl: slv1: Gaisler Research        Generic UART                   
# apbctrl:       I/O ports at 0x80000100, size 256 byte 
# apbctrl: slv2: Gaisler Research        Multi-processor Interrupt Ctrl.
# apbctrl:       I/O ports at 0x80000200, size 256 byte 
# apbctrl: slv3: Gaisler Research        Modular Timer Unit             
# apbctrl:       I/O ports at 0x80000300, size 256 byte 
# apbctrl: slv11: Gaisler Research        General Purpose I/O port       
# apbctrl:       I/O ports at 0x80000b00, size 256 byte 
# apbctrl: slv15: Gaisler Research        GR Ethernet MAC                
# apbctrl:       I/O ports at 0x80000f00, size 256 byte 
# ahbrom6: 32-bit AHB ROM Module,  94 words, 7 address bits
# greth2: 10/100 Mbit Ethernet MAC rev 02, EDCL 1, buffer 2 kbyte 128 txfifo, irq 12
# apbuart1: Generic UART rev 1, fifo 4, irq 2, scaler bits 12
# grgpio11: 12-bit GPIO Unit rev 1
# gptimer3: GR Timer Unit rev 0, 8-bit scaler, 2 32-bit timers, irq 8
# irqmp: Multi-processor Interrupt Controller rev 3, #cpu 1, eirq 0
# ddr2spa: DDR2 controller rev 0, 32 bit width, 128 Mbyte, 125 MHz DDR clock
# ahbjtag AHB Debug JTAG rev 1
# clkgen_spartan3e: spartan3/e sdram/pci clock generator, version 1
# clkgen_spartan3e: Frequency 125000 KHz, DCM divisor 8/25
quit -sim
