module wideexpr_00124(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ~((+((ctrl[3]?s0:(u7)^~((|(s3))==($unsigned((2'sb11)>>>(s1)))))))+((5'sb10010)&(s6)));
  assign y1 = ((ctrl[0]?6'sb100101:$signed($signed($signed(-($signed((ctrl[4]?2'sb11:6'sb010000))))))))>>>(u6);
  assign y2 = -(({3{+(s0)}})==($signed((({u2,5'sb00100})^~(~&(6'sb010011)))^((s7)>=((2'sb10)>>(s6))))));
  assign y3 = 1'sb0;
  assign y4 = 3'sb000;
  assign y5 = ((-((($unsigned(s3))>(2'sb11))<=(((u3)==(s5))<<((6'b110101)+(6'b001000)))))^(s6))&(3'sb100);
  assign y6 = +($signed((ctrl[1]?$signed({1{~((+(s1))<<<($signed(3'sb010)))}}):$signed(({4{-(~&(s0))}})==(({2{(1'b1)<=(1'b0)}})>>(({2{6'b101110}})^(6'b000111)))))));
  assign y7 = ((ctrl[7]?((({u3})<<(s1))|($unsigned(!(6'sb110000))))>(($signed((2'sb00)-(s5)))>((ctrl[5]?(5'sb00011)-(3'sb010):s2))):(6'sb100001)<=(-((ctrl[6]?(5'sb01110)==(6'sb101100):&(s2))))))<<((ctrl[2]?((|((s4)^~(s1)))|({+(6'b110011)}))-({(~|(u6))>(&(3'sb110)),3'sb000,6'sb100000}):!(3'sb101)));
endmodule
