Analysis & Synthesis report for neural_network_top
Fri Nov 15 20:50:20 2024
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |neural_network_top|neural_network:nn|matrix_multiply:mm4|current_state
 11. State Machine - |neural_network_top|neural_network:nn|relu:relu3|current_state
 12. State Machine - |neural_network_top|neural_network:nn|matrix_multiply:mm3|current_state
 13. State Machine - |neural_network_top|neural_network:nn|relu:relu2|current_state
 14. State Machine - |neural_network_top|neural_network:nn|matrix_multiply:mm2|current_state
 15. State Machine - |neural_network_top|neural_network:nn|relu:relu1|current_state
 16. State Machine - |neural_network_top|neural_network:nn|matrix_multiply:mm1|current_state
 17. Registers Removed During Synthesis
 18. General Register Statistics
 19. Registers Added for RAM Pass-Through Logic
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for neural_network:nn|mm4_memory:mm4_mem|altsyncram:memory_rtl_0|altsyncram_sii1:auto_generated
 22. Source assignments for neural_network:nn|relu3_memory:relu3_mem|altsyncram:memory_rtl_0|altsyncram_gji1:auto_generated
 23. Source assignments for neural_network:nn|mm3_memory:mm3_mem|altsyncram:memory_rtl_0|altsyncram_6ji1:auto_generated
 24. Source assignments for neural_network:nn|relu2_memory:relu2_mem|altsyncram:memory_rtl_0|altsyncram_gji1:auto_generated
 25. Source assignments for neural_network:nn|mm2_memory:mm2_mem|altsyncram:memory_rtl_0|altsyncram_iji1:auto_generated
 26. Source assignments for neural_network:nn|relu1_memory:relu1_mem|altsyncram:memory_rtl_0|altsyncram_gji1:auto_generated
 27. Source assignments for neural_network:nn|mm1_memory:mm1_mem|altsyncram:memory_rtl_0|altsyncram_iji1:auto_generated
 28. Parameter Settings for Inferred Entity Instance: neural_network:nn|mm4_memory:mm4_mem|altsyncram:memory_rtl_0
 29. Parameter Settings for Inferred Entity Instance: neural_network:nn|relu3_memory:relu3_mem|altsyncram:memory_rtl_0
 30. Parameter Settings for Inferred Entity Instance: neural_network:nn|mm3_memory:mm3_mem|altsyncram:memory_rtl_0
 31. Parameter Settings for Inferred Entity Instance: neural_network:nn|relu2_memory:relu2_mem|altsyncram:memory_rtl_0
 32. Parameter Settings for Inferred Entity Instance: neural_network:nn|mm2_memory:mm2_mem|altsyncram:memory_rtl_0
 33. Parameter Settings for Inferred Entity Instance: neural_network:nn|relu1_memory:relu1_mem|altsyncram:memory_rtl_0
 34. Parameter Settings for Inferred Entity Instance: neural_network:nn|mm1_memory:mm1_mem|altsyncram:memory_rtl_0
 35. altsyncram Parameter Settings by Entity Instance
 36. Port Connectivity Checks: "neural_network:nn|argmax:argmax_op"
 37. Port Connectivity Checks: "neural_network:nn|matrix_multiply:mm4"
 38. Port Connectivity Checks: "neural_network:nn|relu:relu3"
 39. Port Connectivity Checks: "neural_network:nn|matrix_multiply:mm3"
 40. Port Connectivity Checks: "neural_network:nn|relu:relu2"
 41. Port Connectivity Checks: "neural_network:nn|matrix_multiply:mm2"
 42. Port Connectivity Checks: "neural_network:nn|relu:relu1"
 43. Port Connectivity Checks: "neural_network:nn|matrix_multiply:mm1"
 44. Port Connectivity Checks: "neural_network:nn"
 45. Post-Synthesis Netlist Statistics for Top Partition
 46. Elapsed Time Per Partition
 47. Analysis & Synthesis Messages
 48. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Nov 15 20:50:20 2024           ;
; Quartus Prime Version           ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                   ; neural_network_top                              ;
; Top-level Entity Name           ; neural_network_top                              ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A                                             ;
; Total registers                 ; 1099                                            ;
; Total pins                      ; 19                                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 11,392                                          ;
; Total DSP Blocks                ; 24                                              ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0                                               ;
; Total DLLs                      ; 0                                               ;
+---------------------------------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; neural_network_top ; neural_network_top ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 28          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; relu3_memory.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/guokenny/veri_nn/veri_nn-main/relu3_memory.v                   ;         ;
; relu2_memory.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/guokenny/veri_nn/veri_nn-main/relu2_memory.v                   ;         ;
; relu1_memory.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/guokenny/veri_nn/veri_nn-main/relu1_memory.v                   ;         ;
; relu.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/guokenny/veri_nn/veri_nn-main/relu.v                           ;         ;
; neural_network_top.v             ; yes             ; User Verilog HDL File                  ; C:/Users/guokenny/veri_nn/veri_nn-main/neural_network_top.v             ;         ;
; mm4_memory.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/guokenny/veri_nn/veri_nn-main/mm4_memory.v                     ;         ;
; mm3_memory.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/guokenny/veri_nn/veri_nn-main/mm3_memory.v                     ;         ;
; mm2_memory.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/guokenny/veri_nn/veri_nn-main/mm2_memory.v                     ;         ;
; mm1_memory.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/guokenny/veri_nn/veri_nn-main/mm1_memory.v                     ;         ;
; matrix_multiply.v                ; yes             ; User Verilog HDL File                  ; C:/Users/guokenny/veri_nn/veri_nn-main/matrix_multiply.v                ;         ;
; matrix4.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/guokenny/veri_nn/veri_nn-main/matrix4.v                        ;         ;
; matrix3.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/guokenny/veri_nn/veri_nn-main/matrix3.v                        ;         ;
; matrix2.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/guokenny/veri_nn/veri_nn-main/matrix2.v                        ;         ;
; matrix1.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/guokenny/veri_nn/veri_nn-main/matrix1.v                        ;         ;
; image_memory.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/guokenny/veri_nn/veri_nn-main/image_memory.v                   ;         ;
; argmax.v                         ; yes             ; User Verilog HDL File                  ; C:/Users/guokenny/veri_nn/veri_nn-main/argmax.v                         ;         ;
; matrix2.mif                      ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/guokenny/veri_nn/veri_nn-main/matrix2.mif                      ;         ;
; image.mif                        ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/guokenny/veri_nn/veri_nn-main/image.mif                        ;         ;
; matrix4.mif                      ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/guokenny/veri_nn/veri_nn-main/matrix4.mif                      ;         ;
; matrix3.mif                      ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/guokenny/veri_nn/veri_nn-main/matrix3.mif                      ;         ;
; matrix1.mif                      ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/guokenny/veri_nn/veri_nn-main/matrix1.mif                      ;         ;
; neural_network.v                 ; yes             ; Auto-Found Verilog HDL File            ; C:/Users/guokenny/veri_nn/veri_nn-main/neural_network.v                 ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal180.inc                   ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/aglobal180.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/desl/quartus18/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_sii1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/guokenny/veri_nn/veri_nn-main/db/altsyncram_sii1.tdf           ;         ;
; db/altsyncram_gji1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/guokenny/veri_nn/veri_nn-main/db/altsyncram_gji1.tdf           ;         ;
; db/altsyncram_6ji1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/guokenny/veri_nn/veri_nn-main/db/altsyncram_6ji1.tdf           ;         ;
; db/altsyncram_iji1.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/guokenny/veri_nn/veri_nn-main/db/altsyncram_iji1.tdf           ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                        ;
+---------------------------------------------+------------------------------------------------------+
; Resource                                    ; Usage                                                ;
+---------------------------------------------+------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 7457                                                 ;
;                                             ;                                                      ;
; Combinational ALUT usage for logic          ; 7730                                                 ;
;     -- 7 input functions                    ; 1467                                                 ;
;     -- 6 input functions                    ; 5469                                                 ;
;     -- 5 input functions                    ; 111                                                  ;
;     -- 4 input functions                    ; 127                                                  ;
;     -- <=3 input functions                  ; 556                                                  ;
;                                             ;                                                      ;
; Dedicated logic registers                   ; 1099                                                 ;
;                                             ;                                                      ;
; I/O pins                                    ; 19                                                   ;
; Total MLAB memory bits                      ; 0                                                    ;
; Total block memory bits                     ; 11392                                                ;
;                                             ;                                                      ;
; Total DSP Blocks                            ; 24                                                   ;
;                                             ;                                                      ;
; Maximum fan-out node                        ; neural_network:nn|matrix_multiply:mm1|weight_addr[7] ;
; Maximum fan-out                             ; 2678                                                 ;
; Total fan-out                               ; 53103                                                ;
; Average fan-out                             ; 5.83                                                 ;
+---------------------------------------------+------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                             ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                 ; Entity Name        ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |neural_network_top                          ; 7730 (10)           ; 1099 (0)                  ; 11392             ; 24         ; 19   ; 0            ; |neural_network_top                                                                                                 ; neural_network_top ; work         ;
;    |neural_network:nn|                       ; 7720 (16)           ; 1099 (4)                  ; 11392             ; 24         ; 0    ; 0            ; |neural_network_top|neural_network:nn                                                                               ; neural_network     ; work         ;
;       |argmax:argmax_op|                     ; 92 (92)             ; 58 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |neural_network_top|neural_network:nn|argmax:argmax_op                                                              ; argmax             ; work         ;
;       |image_memory:input_mem|               ; 14 (14)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |neural_network_top|neural_network:nn|image_memory:input_mem                                                        ; image_memory       ; work         ;
;       |matrix1:weight_mem1|                  ; 6055 (6055)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |neural_network_top|neural_network:nn|matrix1:weight_mem1                                                           ; matrix1            ; work         ;
;       |matrix2:weight_mem2|                  ; 492 (492)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |neural_network_top|neural_network:nn|matrix2:weight_mem2                                                           ; matrix2            ; work         ;
;       |matrix3:weight_mem3|                  ; 246 (246)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |neural_network_top|neural_network:nn|matrix3:weight_mem3                                                           ; matrix3            ; work         ;
;       |matrix4:weight_mem4|                  ; 42 (42)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |neural_network_top|neural_network:nn|matrix4:weight_mem4                                                           ; matrix4            ; work         ;
;       |matrix_multiply:mm1|                  ; 129 (129)           ; 135 (135)                 ; 0                 ; 6          ; 0    ; 0            ; |neural_network_top|neural_network:nn|matrix_multiply:mm1                                                           ; matrix_multiply    ; work         ;
;       |matrix_multiply:mm2|                  ; 127 (127)           ; 137 (137)                 ; 0                 ; 6          ; 0    ; 0            ; |neural_network_top|neural_network:nn|matrix_multiply:mm2                                                           ; matrix_multiply    ; work         ;
;       |matrix_multiply:mm3|                  ; 127 (127)           ; 136 (136)                 ; 0                 ; 6          ; 0    ; 0            ; |neural_network_top|neural_network:nn|matrix_multiply:mm3                                                           ; matrix_multiply    ; work         ;
;       |matrix_multiply:mm4|                  ; 128 (128)           ; 132 (132)                 ; 0                 ; 6          ; 0    ; 0            ; |neural_network_top|neural_network:nn|matrix_multiply:mm4                                                           ; matrix_multiply    ; work         ;
;       |mm1_memory:mm1_mem|                   ; 4 (4)               ; 45 (45)                   ; 2048              ; 0          ; 0    ; 0            ; |neural_network_top|neural_network:nn|mm1_memory:mm1_mem                                                            ; mm1_memory         ; work         ;
;          |altsyncram:memory_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |neural_network_top|neural_network:nn|mm1_memory:mm1_mem|altsyncram:memory_rtl_0                                    ; altsyncram         ; work         ;
;             |altsyncram_iji1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |neural_network_top|neural_network:nn|mm1_memory:mm1_mem|altsyncram:memory_rtl_0|altsyncram_iji1:auto_generated     ; altsyncram_iji1    ; work         ;
;       |mm2_memory:mm2_mem|                   ; 7 (7)               ; 45 (45)                   ; 2048              ; 0          ; 0    ; 0            ; |neural_network_top|neural_network:nn|mm2_memory:mm2_mem                                                            ; mm2_memory         ; work         ;
;          |altsyncram:memory_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |neural_network_top|neural_network:nn|mm2_memory:mm2_mem|altsyncram:memory_rtl_0                                    ; altsyncram         ; work         ;
;             |altsyncram_iji1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |neural_network_top|neural_network:nn|mm2_memory:mm2_mem|altsyncram:memory_rtl_0|altsyncram_iji1:auto_generated     ; altsyncram_iji1    ; work         ;
;       |mm3_memory:mm3_mem|                   ; 7 (7)               ; 43 (43)                   ; 1024              ; 0          ; 0    ; 0            ; |neural_network_top|neural_network:nn|mm3_memory:mm3_mem                                                            ; mm3_memory         ; work         ;
;          |altsyncram:memory_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |neural_network_top|neural_network:nn|mm3_memory:mm3_mem|altsyncram:memory_rtl_0                                    ; altsyncram         ; work         ;
;             |altsyncram_6ji1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |neural_network_top|neural_network:nn|mm3_memory:mm3_mem|altsyncram:memory_rtl_0|altsyncram_6ji1:auto_generated     ; altsyncram_6ji1    ; work         ;
;       |mm4_memory:mm4_mem|                   ; 37 (37)             ; 41 (41)                   ; 320               ; 0          ; 0    ; 0            ; |neural_network_top|neural_network:nn|mm4_memory:mm4_mem                                                            ; mm4_memory         ; work         ;
;          |altsyncram:memory_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 320               ; 0          ; 0    ; 0            ; |neural_network_top|neural_network:nn|mm4_memory:mm4_mem|altsyncram:memory_rtl_0                                    ; altsyncram         ; work         ;
;             |altsyncram_sii1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 320               ; 0          ; 0    ; 0            ; |neural_network_top|neural_network:nn|mm4_memory:mm4_mem|altsyncram:memory_rtl_0|altsyncram_sii1:auto_generated     ; altsyncram_sii1    ; work         ;
;       |relu1_memory:relu1_mem|               ; 35 (35)             ; 44 (44)                   ; 1984              ; 0          ; 0    ; 0            ; |neural_network_top|neural_network:nn|relu1_memory:relu1_mem                                                        ; relu1_memory       ; work         ;
;          |altsyncram:memory_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 1984              ; 0          ; 0    ; 0            ; |neural_network_top|neural_network:nn|relu1_memory:relu1_mem|altsyncram:memory_rtl_0                                ; altsyncram         ; work         ;
;             |altsyncram_gji1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1984              ; 0          ; 0    ; 0            ; |neural_network_top|neural_network:nn|relu1_memory:relu1_mem|altsyncram:memory_rtl_0|altsyncram_gji1:auto_generated ; altsyncram_gji1    ; work         ;
;       |relu2_memory:relu2_mem|               ; 35 (35)             ; 44 (44)                   ; 1984              ; 0          ; 0    ; 0            ; |neural_network_top|neural_network:nn|relu2_memory:relu2_mem                                                        ; relu2_memory       ; work         ;
;          |altsyncram:memory_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 1984              ; 0          ; 0    ; 0            ; |neural_network_top|neural_network:nn|relu2_memory:relu2_mem|altsyncram:memory_rtl_0                                ; altsyncram         ; work         ;
;             |altsyncram_gji1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1984              ; 0          ; 0    ; 0            ; |neural_network_top|neural_network:nn|relu2_memory:relu2_mem|altsyncram:memory_rtl_0|altsyncram_gji1:auto_generated ; altsyncram_gji1    ; work         ;
;       |relu3_memory:relu3_mem|               ; 35 (35)             ; 44 (44)                   ; 1984              ; 0          ; 0    ; 0            ; |neural_network_top|neural_network:nn|relu3_memory:relu3_mem                                                        ; relu3_memory       ; work         ;
;          |altsyncram:memory_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 1984              ; 0          ; 0    ; 0            ; |neural_network_top|neural_network:nn|relu3_memory:relu3_mem|altsyncram:memory_rtl_0                                ; altsyncram         ; work         ;
;             |altsyncram_gji1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1984              ; 0          ; 0    ; 0            ; |neural_network_top|neural_network:nn|relu3_memory:relu3_mem|altsyncram:memory_rtl_0|altsyncram_gji1:auto_generated ; altsyncram_gji1    ; work         ;
;       |relu:relu1|                           ; 31 (31)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |neural_network_top|neural_network:nn|relu:relu1                                                                    ; relu               ; work         ;
;       |relu:relu2|                           ; 31 (31)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |neural_network_top|neural_network:nn|relu:relu2                                                                    ; relu               ; work         ;
;       |relu:relu3|                           ; 30 (30)             ; 63 (63)                   ; 0                 ; 0          ; 0    ; 0            ; |neural_network_top|neural_network:nn|relu:relu3                                                                    ; relu               ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; neural_network:nn|mm1_memory:mm1_mem|altsyncram:memory_rtl_0|altsyncram_iji1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048 ; None ;
; neural_network:nn|mm2_memory:mm2_mem|altsyncram:memory_rtl_0|altsyncram_iji1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 64           ; 32           ; 64           ; 32           ; 2048 ; None ;
; neural_network:nn|mm3_memory:mm3_mem|altsyncram:memory_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; None ;
; neural_network:nn|mm4_memory:mm4_mem|altsyncram:memory_rtl_0|altsyncram_sii1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 10           ; 32           ; 10           ; 32           ; 320  ; None ;
; neural_network:nn|relu1_memory:relu1_mem|altsyncram:memory_rtl_0|altsyncram_gji1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 31           ; 64           ; 31           ; 1984 ; None ;
; neural_network:nn|relu2_memory:relu2_mem|altsyncram:memory_rtl_0|altsyncram_gji1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 31           ; 64           ; 31           ; 1984 ; None ;
; neural_network:nn|relu3_memory:relu3_mem|altsyncram:memory_rtl_0|altsyncram_gji1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 31           ; 64           ; 31           ; 1984 ; None ;
+------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary            ;
+-------------------------------------------+-------------+
; Statistic                                 ; Number Used ;
+-------------------------------------------+-------------+
; Two Independent 18x18                     ; 12          ;
; Independent 18x18 plus 36                 ; 8           ;
; Sum of two 18x18                          ; 4           ;
; Total number of DSP blocks                ; 24          ;
;                                           ;             ;
; Fixed Point Unsigned Multiplier           ; 23          ;
; Fixed Point Mixed Sign Multiplier         ; 5           ;
; Fixed Point Dedicated Pre-Adder           ; 4           ;
; Fixed Point Dedicated Coefficient Storage ; 4           ;
+-------------------------------------------+-------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |neural_network_top|neural_network:nn|matrix_multiply:mm4|current_state   ;
+-----------------------+--------------------+----------------------+-----------------------+
; Name                  ; current_state.IDLE ; current_state.FINISH ; current_state.COMPUTE ;
+-----------------------+--------------------+----------------------+-----------------------+
; current_state.IDLE    ; 0                  ; 0                    ; 0                     ;
; current_state.COMPUTE ; 1                  ; 0                    ; 1                     ;
; current_state.FINISH  ; 1                  ; 1                    ; 0                     ;
+-----------------------+--------------------+----------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |neural_network_top|neural_network:nn|relu:relu3|current_state            ;
+-----------------------+--------------------+----------------------+-----------------------+
; Name                  ; current_state.IDLE ; current_state.FINISH ; current_state.COMPUTE ;
+-----------------------+--------------------+----------------------+-----------------------+
; current_state.IDLE    ; 0                  ; 0                    ; 0                     ;
; current_state.COMPUTE ; 1                  ; 0                    ; 1                     ;
; current_state.FINISH  ; 1                  ; 1                    ; 0                     ;
+-----------------------+--------------------+----------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |neural_network_top|neural_network:nn|matrix_multiply:mm3|current_state   ;
+-----------------------+--------------------+----------------------+-----------------------+
; Name                  ; current_state.IDLE ; current_state.FINISH ; current_state.COMPUTE ;
+-----------------------+--------------------+----------------------+-----------------------+
; current_state.IDLE    ; 0                  ; 0                    ; 0                     ;
; current_state.COMPUTE ; 1                  ; 0                    ; 1                     ;
; current_state.FINISH  ; 1                  ; 1                    ; 0                     ;
+-----------------------+--------------------+----------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |neural_network_top|neural_network:nn|relu:relu2|current_state            ;
+-----------------------+--------------------+----------------------+-----------------------+
; Name                  ; current_state.IDLE ; current_state.FINISH ; current_state.COMPUTE ;
+-----------------------+--------------------+----------------------+-----------------------+
; current_state.IDLE    ; 0                  ; 0                    ; 0                     ;
; current_state.COMPUTE ; 1                  ; 0                    ; 1                     ;
; current_state.FINISH  ; 1                  ; 1                    ; 0                     ;
+-----------------------+--------------------+----------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |neural_network_top|neural_network:nn|matrix_multiply:mm2|current_state   ;
+-----------------------+--------------------+----------------------+-----------------------+
; Name                  ; current_state.IDLE ; current_state.FINISH ; current_state.COMPUTE ;
+-----------------------+--------------------+----------------------+-----------------------+
; current_state.IDLE    ; 0                  ; 0                    ; 0                     ;
; current_state.COMPUTE ; 1                  ; 0                    ; 1                     ;
; current_state.FINISH  ; 1                  ; 1                    ; 0                     ;
+-----------------------+--------------------+----------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |neural_network_top|neural_network:nn|relu:relu1|current_state            ;
+-----------------------+--------------------+----------------------+-----------------------+
; Name                  ; current_state.IDLE ; current_state.FINISH ; current_state.COMPUTE ;
+-----------------------+--------------------+----------------------+-----------------------+
; current_state.IDLE    ; 0                  ; 0                    ; 0                     ;
; current_state.COMPUTE ; 1                  ; 0                    ; 1                     ;
; current_state.FINISH  ; 1                  ; 1                    ; 0                     ;
+-----------------------+--------------------+----------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------+
; State Machine - |neural_network_top|neural_network:nn|matrix_multiply:mm1|current_state   ;
+-----------------------+--------------------+----------------------+-----------------------+
; Name                  ; current_state.IDLE ; current_state.FINISH ; current_state.COMPUTE ;
+-----------------------+--------------------+----------------------+-----------------------+
; current_state.IDLE    ; 0                  ; 0                    ; 0                     ;
; current_state.COMPUTE ; 1                  ; 0                    ; 1                     ;
; current_state.FINISH  ; 1                  ; 1                    ; 0                     ;
+-----------------------+--------------------+----------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                ;
+--------------------------------------------------------+----------------------------------------------------------+
; Register name                                          ; Reason for Removal                                       ;
+--------------------------------------------------------+----------------------------------------------------------+
; neural_network:nn|relu:relu3|output_data[31]           ; Stuck at GND due to stuck port data_in                   ;
; neural_network:nn|relu:relu2|output_data[31]           ; Stuck at GND due to stuck port data_in                   ;
; neural_network:nn|relu:relu1|output_data[31]           ; Stuck at GND due to stuck port data_in                   ;
; neural_network:nn|relu:relu3|output_addr[11..15]       ; Merged with neural_network:nn|relu:relu3|output_addr[10] ;
; neural_network:nn|relu:relu2|output_addr[11..15]       ; Merged with neural_network:nn|relu:relu2|output_addr[10] ;
; neural_network:nn|relu:relu1|output_addr[11..15]       ; Merged with neural_network:nn|relu:relu1|output_addr[10] ;
; neural_network:nn|matrix_multiply:mm4|output_addr[4,5] ; Lost fanout                                              ;
; neural_network:nn|matrix_multiply:mm3|output_addr[5]   ; Lost fanout                                              ;
; neural_network:nn|relu:relu3|output_addr[10]           ; Stuck at GND due to stuck port data_in                   ;
; neural_network:nn|relu:relu2|output_addr[10]           ; Stuck at GND due to stuck port data_in                   ;
; neural_network:nn|relu:relu1|output_addr[10]           ; Stuck at GND due to stuck port data_in                   ;
; Total Number of Removed Registers = 24                 ;                                                          ;
+--------------------------------------------------------+----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1099  ;
; Number of registers using Synchronous Clear  ; 505   ;
; Number of registers using Synchronous Load   ; 260   ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 700   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                               ;
+------------------------------------------------------------------+-------------------------------------------------------+
; Register Name                                                    ; RAM Name                                              ;
+------------------------------------------------------------------+-------------------------------------------------------+
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[0]      ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[1]      ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[2]      ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[3]      ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[4]      ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[5]      ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[6]      ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[7]      ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[8]      ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[9]      ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[10]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[11]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[12]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[13]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[14]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[15]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[16]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[17]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[18]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[19]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[20]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[21]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[22]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[23]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[24]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[25]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[26]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[27]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[28]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[29]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[30]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[31]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[32]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[33]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[34]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[35]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[36]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[37]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[38]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[39]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0_bypass[40]     ; neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0     ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[0]  ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[1]  ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[2]  ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[3]  ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[4]  ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[5]  ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[6]  ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[7]  ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[8]  ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[9]  ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[10] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[11] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[12] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[13] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[14] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[15] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[16] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[17] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[18] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[19] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[20] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[21] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[22] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[23] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[24] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[25] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[26] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[27] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[28] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[29] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[30] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[31] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[32] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[33] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[34] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[35] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[36] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[37] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[38] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[39] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[40] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[41] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[42] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0_bypass[43] ; neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0 ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[0]      ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[1]      ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[2]      ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[3]      ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[4]      ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[5]      ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[6]      ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[7]      ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[8]      ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[9]      ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[10]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[11]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[12]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[13]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[14]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[15]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[16]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[17]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[18]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[19]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[20]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[21]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[22]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[23]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[24]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[25]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[26]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[27]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[28]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[29]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[30]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[31]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[32]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[33]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[34]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[35]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[36]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[37]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[38]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[39]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[40]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[41]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0_bypass[42]     ; neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0     ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[0]  ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[1]  ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[2]  ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[3]  ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[4]  ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[5]  ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[6]  ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[7]  ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[8]  ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[9]  ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[10] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[11] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[12] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[13] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[14] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[15] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[16] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[17] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[18] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[19] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[20] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[21] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[22] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[23] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[24] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[25] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[26] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[27] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[28] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[29] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[30] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[31] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[32] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[33] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[34] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[35] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[36] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[37] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[38] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[39] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[40] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[41] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[42] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0_bypass[43] ; neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0 ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[0]      ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[1]      ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[2]      ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[3]      ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[4]      ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[5]      ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[6]      ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[7]      ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[8]      ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[9]      ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[10]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[11]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[12]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[13]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[14]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[15]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[16]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[17]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[18]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[19]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[20]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[21]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[22]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[23]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[24]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[25]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[26]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[27]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[28]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[29]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[30]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[31]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[32]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[33]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[34]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[35]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[36]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[37]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[38]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[39]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[40]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[41]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[42]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[43]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0_bypass[44]     ; neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0     ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[0]  ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[1]  ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[2]  ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[3]  ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[4]  ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[5]  ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[6]  ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[7]  ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[8]  ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[9]  ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[10] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[11] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[12] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[13] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[14] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[15] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[16] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[17] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[18] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[19] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[20] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[21] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[22] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[23] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[24] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[25] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[26] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[27] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[28] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[29] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[30] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[31] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[32] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[33] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[34] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[35] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[36] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[37] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[38] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[39] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[40] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[41] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[42] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0_bypass[43] ; neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0 ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[0]      ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[1]      ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[2]      ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[3]      ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[4]      ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[5]      ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[6]      ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[7]      ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[8]      ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[9]      ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[10]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[11]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[12]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[13]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[14]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[15]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[16]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[17]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[18]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[19]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[20]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[21]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[22]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[23]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[24]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[25]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[26]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[27]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[28]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[29]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[30]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[31]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[32]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[33]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[34]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[35]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[36]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[37]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[38]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[39]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[40]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[41]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[42]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[43]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0_bypass[44]     ; neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0     ;
+------------------------------------------------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|argmax:argmax_op|addr[6]           ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|relu:relu3|output_data[28]         ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|relu:relu2|output_data[17]         ;
; 3:1                ; 31 bits   ; 62 LEs        ; 0 LEs                ; 62 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|relu:relu1|output_data[7]          ;
; 3:1                ; 35 bits   ; 70 LEs        ; 0 LEs                ; 70 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|argmax:argmax_op|max_value[17]     ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|relu:relu3|output_addr[5]          ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|relu:relu3|i[6]                    ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|relu:relu2|output_addr[6]          ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|relu:relu2|i[0]                    ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|relu:relu1|output_addr[6]          ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|relu:relu1|i[8]                    ;
; 5:1                ; 9 bits    ; 27 LEs        ; 0 LEs                ; 27 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm4|j[2]           ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm4|i[9]           ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm3|j[1]           ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm3|i[2]           ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm2|j[0]           ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm2|i[6]           ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm1|j[0]           ;
; 5:1                ; 10 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm1|i[6]           ;
; 7:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm4|p[4]           ;
; 7:1                ; 9 bits    ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm4|weight_addr[6] ;
; 7:1                ; 11 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm3|p[7]           ;
; 7:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm3|weight_addr[5] ;
; 7:1                ; 11 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm2|p[1]           ;
; 7:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm2|weight_addr[4] ;
; 7:1                ; 15 bits   ; 60 LEs        ; 0 LEs                ; 60 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm1|p[0]           ;
; 7:1                ; 10 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm1|weight_addr[9] ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm4|temp_sum[17]   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm3|temp_sum[4]    ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm2|temp_sum[18]   ;
; 7:1                ; 32 bits   ; 128 LEs       ; 0 LEs                ; 128 LEs                ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm1|temp_sum[17]   ;
; 8:1                ; 10 bits   ; 50 LEs        ; 20 LEs               ; 30 LEs                 ; Yes        ; |neural_network_top|neural_network:nn|matrix_multiply:mm1|input_addr[2]  ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |neural_network_top|neural_network:nn|argmax:argmax_op|addr              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |neural_network_top|neural_network:nn|relu:relu3|Selector27              ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |neural_network_top|neural_network:nn|relu:relu2|Selector26              ;
; 5:1                ; 6 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |neural_network_top|neural_network:nn|relu:relu1|Selector26              ;
; 8:1                ; 6 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; No         ; |neural_network_top|neural_network:nn|matrix_multiply:mm4|Selector80     ;
; 8:1                ; 6 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; No         ; |neural_network_top|neural_network:nn|matrix_multiply:mm3|Selector85     ;
; 8:1                ; 6 bits    ; 30 LEs        ; 18 LEs               ; 12 LEs                 ; No         ; |neural_network_top|neural_network:nn|matrix_multiply:mm2|Selector80     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|mm4_memory:mm4_mem|altsyncram:memory_rtl_0|altsyncram_sii1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|relu3_memory:relu3_mem|altsyncram:memory_rtl_0|altsyncram_gji1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|mm3_memory:mm3_mem|altsyncram:memory_rtl_0|altsyncram_6ji1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|relu2_memory:relu2_mem|altsyncram:memory_rtl_0|altsyncram_gji1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|mm2_memory:mm2_mem|altsyncram:memory_rtl_0|altsyncram_iji1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|relu1_memory:relu1_mem|altsyncram:memory_rtl_0|altsyncram_gji1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                       ;
+---------------------------------+--------------------+------+----------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                        ;
+---------------------------------+--------------------+------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for neural_network:nn|mm1_memory:mm1_mem|altsyncram:memory_rtl_0|altsyncram_iji1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neural_network:nn|mm4_memory:mm4_mem|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 32                   ; Untyped                                           ;
; WIDTHAD_A                          ; 4                    ; Untyped                                           ;
; NUMWORDS_A                         ; 10                   ; Untyped                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 32                   ; Untyped                                           ;
; WIDTHAD_B                          ; 4                    ; Untyped                                           ;
; NUMWORDS_B                         ; 10                   ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_sii1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neural_network:nn|relu3_memory:relu3_mem|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 31                   ; Untyped                                               ;
; WIDTHAD_A                          ; 6                    ; Untyped                                               ;
; NUMWORDS_A                         ; 64                   ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 31                   ; Untyped                                               ;
; WIDTHAD_B                          ; 6                    ; Untyped                                               ;
; NUMWORDS_B                         ; 64                   ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_gji1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neural_network:nn|mm3_memory:mm3_mem|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 32                   ; Untyped                                           ;
; WIDTHAD_A                          ; 5                    ; Untyped                                           ;
; NUMWORDS_A                         ; 32                   ; Untyped                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 32                   ; Untyped                                           ;
; WIDTHAD_B                          ; 5                    ; Untyped                                           ;
; NUMWORDS_B                         ; 32                   ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_6ji1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neural_network:nn|relu2_memory:relu2_mem|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 31                   ; Untyped                                               ;
; WIDTHAD_A                          ; 6                    ; Untyped                                               ;
; NUMWORDS_A                         ; 64                   ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 31                   ; Untyped                                               ;
; WIDTHAD_B                          ; 6                    ; Untyped                                               ;
; NUMWORDS_B                         ; 64                   ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_gji1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neural_network:nn|mm2_memory:mm2_mem|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 32                   ; Untyped                                           ;
; WIDTHAD_A                          ; 6                    ; Untyped                                           ;
; NUMWORDS_A                         ; 64                   ; Untyped                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 32                   ; Untyped                                           ;
; WIDTHAD_B                          ; 6                    ; Untyped                                           ;
; NUMWORDS_B                         ; 64                   ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_iji1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neural_network:nn|relu1_memory:relu1_mem|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                               ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                               ;
; WIDTH_A                            ; 31                   ; Untyped                                               ;
; WIDTHAD_A                          ; 6                    ; Untyped                                               ;
; NUMWORDS_A                         ; 64                   ; Untyped                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                               ;
; WIDTH_B                            ; 31                   ; Untyped                                               ;
; WIDTHAD_B                          ; 6                    ; Untyped                                               ;
; NUMWORDS_B                         ; 64                   ; Untyped                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                               ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                               ;
; CBXI_PARAMETER                     ; altsyncram_gji1      ; Untyped                                               ;
+------------------------------------+----------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: neural_network:nn|mm1_memory:mm1_mem|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                              ;
+------------------------------------+----------------------+---------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                           ;
; WIDTH_A                            ; 32                   ; Untyped                                           ;
; WIDTHAD_A                          ; 6                    ; Untyped                                           ;
; NUMWORDS_A                         ; 64                   ; Untyped                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                           ;
; WIDTH_B                            ; 32                   ; Untyped                                           ;
; WIDTHAD_B                          ; 6                    ; Untyped                                           ;
; NUMWORDS_B                         ; 64                   ; Untyped                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                           ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                           ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                           ;
; CBXI_PARAMETER                     ; altsyncram_iji1      ; Untyped                                           ;
+------------------------------------+----------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                             ;
+-------------------------------------------+------------------------------------------------------------------+
; Name                                      ; Value                                                            ;
+-------------------------------------------+------------------------------------------------------------------+
; Number of entity instances                ; 7                                                                ;
; Entity Instance                           ; neural_network:nn|mm4_memory:mm4_mem|altsyncram:memory_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 10                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 32                                                               ;
;     -- NUMWORDS_B                         ; 10                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; neural_network:nn|relu3_memory:relu3_mem|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 31                                                               ;
;     -- NUMWORDS_A                         ; 64                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 31                                                               ;
;     -- NUMWORDS_B                         ; 64                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; neural_network:nn|mm3_memory:mm3_mem|altsyncram:memory_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 32                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 32                                                               ;
;     -- NUMWORDS_B                         ; 32                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; neural_network:nn|relu2_memory:relu2_mem|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 31                                                               ;
;     -- NUMWORDS_A                         ; 64                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 31                                                               ;
;     -- NUMWORDS_B                         ; 64                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; neural_network:nn|mm2_memory:mm2_mem|altsyncram:memory_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 64                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 32                                                               ;
;     -- NUMWORDS_B                         ; 64                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; neural_network:nn|relu1_memory:relu1_mem|altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 31                                                               ;
;     -- NUMWORDS_A                         ; 64                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 31                                                               ;
;     -- NUMWORDS_B                         ; 64                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
; Entity Instance                           ; neural_network:nn|mm1_memory:mm1_mem|altsyncram:memory_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                        ;
;     -- WIDTH_A                            ; 32                                                               ;
;     -- NUMWORDS_A                         ; 64                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                     ;
;     -- WIDTH_B                            ; 32                                                               ;
;     -- NUMWORDS_B                         ; 64                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                        ;
+-------------------------------------------+------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|argmax:argmax_op" ;
+-------------+-------+----------+-------------------------------+
; Port        ; Type  ; Severity ; Details                       ;
+-------------+-------+----------+-------------------------------+
; size[15..4] ; Input ; Info     ; Stuck at GND                  ;
; size[3]     ; Input ; Info     ; Stuck at VCC                  ;
; size[2]     ; Input ; Info     ; Stuck at GND                  ;
; size[1]     ; Input ; Info     ; Stuck at VCC                  ;
; size[0]     ; Input ; Info     ; Stuck at GND                  ;
+-------------+-------+----------+-------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|matrix_multiply:mm4" ;
+---------+-------+----------+--------------------------------------+
; Port    ; Type  ; Severity ; Details                              ;
+---------+-------+----------+--------------------------------------+
; m[9..1] ; Input ; Info     ; Stuck at GND                         ;
; m[0]    ; Input ; Info     ; Stuck at VCC                         ;
; n[9..4] ; Input ; Info     ; Stuck at GND                         ;
; n[3]    ; Input ; Info     ; Stuck at VCC                         ;
; n[2]    ; Input ; Info     ; Stuck at GND                         ;
; n[1]    ; Input ; Info     ; Stuck at VCC                         ;
; n[0]    ; Input ; Info     ; Stuck at GND                         ;
; k[9..6] ; Input ; Info     ; Stuck at GND                         ;
; k[4..0] ; Input ; Info     ; Stuck at GND                         ;
; k[5]    ; Input ; Info     ; Stuck at VCC                         ;
+---------+-------+----------+--------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|relu:relu3" ;
+---------+-------+----------+-----------------------------+
; Port    ; Type  ; Severity ; Details                     ;
+---------+-------+----------+-----------------------------+
; d[9..6] ; Input ; Info     ; Stuck at GND                ;
; d[4..0] ; Input ; Info     ; Stuck at GND                ;
; d[5]    ; Input ; Info     ; Stuck at VCC                ;
+---------+-------+----------+-----------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|matrix_multiply:mm3" ;
+---------+-------+----------+--------------------------------------+
; Port    ; Type  ; Severity ; Details                              ;
+---------+-------+----------+--------------------------------------+
; m[9..1] ; Input ; Info     ; Stuck at GND                         ;
; m[0]    ; Input ; Info     ; Stuck at VCC                         ;
; n[9..6] ; Input ; Info     ; Stuck at GND                         ;
; n[4..0] ; Input ; Info     ; Stuck at GND                         ;
; n[5]    ; Input ; Info     ; Stuck at VCC                         ;
; k[9..7] ; Input ; Info     ; Stuck at GND                         ;
; k[5..0] ; Input ; Info     ; Stuck at GND                         ;
; k[6]    ; Input ; Info     ; Stuck at VCC                         ;
+---------+-------+----------+--------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|relu:relu2" ;
+---------+-------+----------+-----------------------------+
; Port    ; Type  ; Severity ; Details                     ;
+---------+-------+----------+-----------------------------+
; d[9..7] ; Input ; Info     ; Stuck at GND                ;
; d[5..0] ; Input ; Info     ; Stuck at GND                ;
; d[6]    ; Input ; Info     ; Stuck at VCC                ;
+---------+-------+----------+-----------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|matrix_multiply:mm2" ;
+---------+-------+----------+--------------------------------------+
; Port    ; Type  ; Severity ; Details                              ;
+---------+-------+----------+--------------------------------------+
; m[9..1] ; Input ; Info     ; Stuck at GND                         ;
; m[0]    ; Input ; Info     ; Stuck at VCC                         ;
; n[9..7] ; Input ; Info     ; Stuck at GND                         ;
; n[5..0] ; Input ; Info     ; Stuck at GND                         ;
; n[6]    ; Input ; Info     ; Stuck at VCC                         ;
; k[9..7] ; Input ; Info     ; Stuck at GND                         ;
; k[5..0] ; Input ; Info     ; Stuck at GND                         ;
; k[6]    ; Input ; Info     ; Stuck at VCC                         ;
+---------+-------+----------+--------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|relu:relu1" ;
+---------+-------+----------+-----------------------------+
; Port    ; Type  ; Severity ; Details                     ;
+---------+-------+----------+-----------------------------+
; d[9..7] ; Input ; Info     ; Stuck at GND                ;
; d[5..0] ; Input ; Info     ; Stuck at GND                ;
; d[6]    ; Input ; Info     ; Stuck at VCC                ;
+---------+-------+----------+-----------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn|matrix_multiply:mm1" ;
+---------+-------+----------+--------------------------------------+
; Port    ; Type  ; Severity ; Details                              ;
+---------+-------+----------+--------------------------------------+
; m[9..1] ; Input ; Info     ; Stuck at GND                         ;
; m[0]    ; Input ; Info     ; Stuck at VCC                         ;
; n[9..7] ; Input ; Info     ; Stuck at GND                         ;
; n[5..0] ; Input ; Info     ; Stuck at GND                         ;
; n[6]    ; Input ; Info     ; Stuck at VCC                         ;
; k[9..8] ; Input ; Info     ; Stuck at VCC                         ;
; k[7..5] ; Input ; Info     ; Stuck at GND                         ;
; k[3..0] ; Input ; Info     ; Stuck at GND                         ;
; k[4]    ; Input ; Info     ; Stuck at VCC                         ;
+---------+-------+----------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "neural_network:nn"                                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; done       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; next_state ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1099                        ;
;     ENA               ; 197                         ;
;     ENA SCLR          ; 243                         ;
;     ENA SCLR SLD      ; 260                         ;
;     SCLR              ; 2                           ;
;     plain             ; 397                         ;
; arriav_lcell_comb     ; 7731                        ;
;     arith             ; 357                         ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 166                         ;
;         2 data inputs ; 184                         ;
;     extend            ; 1467                        ;
;         7 data inputs ; 1467                        ;
;     normal            ; 5879                        ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 26                          ;
;         3 data inputs ; 145                         ;
;         4 data inputs ; 127                         ;
;         5 data inputs ; 111                         ;
;         6 data inputs ; 5469                        ;
;     shared            ; 28                          ;
;         2 data inputs ; 28                          ;
; arriav_mac            ; 24                          ;
; boundary_port         ; 19                          ;
; stratixv_ram_block    ; 221                         ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 4.78                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:05     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Fri Nov 15 20:50:08 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off neural_network_top -c neural_network_top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 20 processors detected
Warning (12019): Can't analyze file -- file tb_neural_network.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file relu3_memory.v
    Info (12023): Found entity 1: relu3_memory File: C:/Users/guokenny/veri_nn/veri_nn-main/relu3_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file relu2_memory.v
    Info (12023): Found entity 1: relu2_memory File: C:/Users/guokenny/veri_nn/veri_nn-main/relu2_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file relu1_memory.v
    Info (12023): Found entity 1: relu1_memory File: C:/Users/guokenny/veri_nn/veri_nn-main/relu1_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file relu.v
    Info (12023): Found entity 1: relu File: C:/Users/guokenny/veri_nn/veri_nn-main/relu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file neural_network_top.v
    Info (12023): Found entity 1: neural_network_top File: C:/Users/guokenny/veri_nn/veri_nn-main/neural_network_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mm4_memory.v
    Info (12023): Found entity 1: mm4_memory File: C:/Users/guokenny/veri_nn/veri_nn-main/mm4_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mm3_memory.v
    Info (12023): Found entity 1: mm3_memory File: C:/Users/guokenny/veri_nn/veri_nn-main/mm3_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mm2_memory.v
    Info (12023): Found entity 1: mm2_memory File: C:/Users/guokenny/veri_nn/veri_nn-main/mm2_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mm1_memory.v
    Info (12023): Found entity 1: mm1_memory File: C:/Users/guokenny/veri_nn/veri_nn-main/mm1_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file matrix_multiply.v
    Info (12023): Found entity 1: matrix_multiply File: C:/Users/guokenny/veri_nn/veri_nn-main/matrix_multiply.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file matrix4.v
    Info (12023): Found entity 1: matrix4 File: C:/Users/guokenny/veri_nn/veri_nn-main/matrix4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file matrix3.v
    Info (12023): Found entity 1: matrix3 File: C:/Users/guokenny/veri_nn/veri_nn-main/matrix3.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file matrix2.v
    Info (12023): Found entity 1: matrix2 File: C:/Users/guokenny/veri_nn/veri_nn-main/matrix2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file matrix1.v
    Info (12023): Found entity 1: matrix1 File: C:/Users/guokenny/veri_nn/veri_nn-main/matrix1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file image_memory.v
    Info (12023): Found entity 1: image_memory File: C:/Users/guokenny/veri_nn/veri_nn-main/image_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file argmax.v
    Info (12023): Found entity 1: argmax File: C:/Users/guokenny/veri_nn/veri_nn-main/argmax.v Line: 1
Info (12127): Elaborating entity "neural_network_top" for the top level hierarchy
Warning (12125): Using design file neural_network.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: neural_network File: C:/Users/guokenny/veri_nn/veri_nn-main/neural_network.v Line: 1
Info (12128): Elaborating entity "neural_network" for hierarchy "neural_network:nn" File: C:/Users/guokenny/veri_nn/veri_nn-main/neural_network_top.v Line: 37
Info (12128): Elaborating entity "image_memory" for hierarchy "neural_network:nn|image_memory:input_mem" File: C:/Users/guokenny/veri_nn/veri_nn-main/neural_network.v Line: 53
Warning (10030): Net "memory.data_a" at image_memory.v(5) has no driver or initial value, using a default initial value '0' File: C:/Users/guokenny/veri_nn/veri_nn-main/image_memory.v Line: 5
Warning (10030): Net "memory.waddr_a" at image_memory.v(5) has no driver or initial value, using a default initial value '0' File: C:/Users/guokenny/veri_nn/veri_nn-main/image_memory.v Line: 5
Warning (10030): Net "memory.we_a" at image_memory.v(5) has no driver or initial value, using a default initial value '0' File: C:/Users/guokenny/veri_nn/veri_nn-main/image_memory.v Line: 5
Info (12128): Elaborating entity "matrix1" for hierarchy "neural_network:nn|matrix1:weight_mem1" File: C:/Users/guokenny/veri_nn/veri_nn-main/neural_network.v Line: 58
Warning (10030): Net "memory.data_a" at matrix1.v(5) has no driver or initial value, using a default initial value '0' File: C:/Users/guokenny/veri_nn/veri_nn-main/matrix1.v Line: 5
Warning (10030): Net "memory.waddr_a" at matrix1.v(5) has no driver or initial value, using a default initial value '0' File: C:/Users/guokenny/veri_nn/veri_nn-main/matrix1.v Line: 5
Warning (10030): Net "memory.we_a" at matrix1.v(5) has no driver or initial value, using a default initial value '0' File: C:/Users/guokenny/veri_nn/veri_nn-main/matrix1.v Line: 5
Info (12128): Elaborating entity "matrix2" for hierarchy "neural_network:nn|matrix2:weight_mem2" File: C:/Users/guokenny/veri_nn/veri_nn-main/neural_network.v Line: 63
Warning (10030): Net "memory.data_a" at matrix2.v(5) has no driver or initial value, using a default initial value '0' File: C:/Users/guokenny/veri_nn/veri_nn-main/matrix2.v Line: 5
Warning (10030): Net "memory.waddr_a" at matrix2.v(5) has no driver or initial value, using a default initial value '0' File: C:/Users/guokenny/veri_nn/veri_nn-main/matrix2.v Line: 5
Warning (10030): Net "memory.we_a" at matrix2.v(5) has no driver or initial value, using a default initial value '0' File: C:/Users/guokenny/veri_nn/veri_nn-main/matrix2.v Line: 5
Info (12128): Elaborating entity "matrix3" for hierarchy "neural_network:nn|matrix3:weight_mem3" File: C:/Users/guokenny/veri_nn/veri_nn-main/neural_network.v Line: 68
Warning (10850): Verilog HDL warning at matrix3.v(8): number of words (2048) in memory file does not match the number of elements in the address range [0:2048] File: C:/Users/guokenny/veri_nn/veri_nn-main/matrix3.v Line: 8
Warning (10030): Net "memory.data_a" at matrix3.v(5) has no driver or initial value, using a default initial value '0' File: C:/Users/guokenny/veri_nn/veri_nn-main/matrix3.v Line: 5
Warning (10030): Net "memory.waddr_a" at matrix3.v(5) has no driver or initial value, using a default initial value '0' File: C:/Users/guokenny/veri_nn/veri_nn-main/matrix3.v Line: 5
Warning (10030): Net "memory.we_a" at matrix3.v(5) has no driver or initial value, using a default initial value '0' File: C:/Users/guokenny/veri_nn/veri_nn-main/matrix3.v Line: 5
Info (12128): Elaborating entity "matrix4" for hierarchy "neural_network:nn|matrix4:weight_mem4" File: C:/Users/guokenny/veri_nn/veri_nn-main/neural_network.v Line: 73
Warning (10030): Net "memory.data_a" at matrix4.v(5) has no driver or initial value, using a default initial value '0' File: C:/Users/guokenny/veri_nn/veri_nn-main/matrix4.v Line: 5
Warning (10030): Net "memory.waddr_a" at matrix4.v(5) has no driver or initial value, using a default initial value '0' File: C:/Users/guokenny/veri_nn/veri_nn-main/matrix4.v Line: 5
Warning (10030): Net "memory.we_a" at matrix4.v(5) has no driver or initial value, using a default initial value '0' File: C:/Users/guokenny/veri_nn/veri_nn-main/matrix4.v Line: 5
Info (12128): Elaborating entity "mm1_memory" for hierarchy "neural_network:nn|mm1_memory:mm1_mem" File: C:/Users/guokenny/veri_nn/veri_nn-main/neural_network.v Line: 83
Info (12128): Elaborating entity "relu1_memory" for hierarchy "neural_network:nn|relu1_memory:relu1_mem" File: C:/Users/guokenny/veri_nn/veri_nn-main/neural_network.v Line: 92
Info (12128): Elaborating entity "mm2_memory" for hierarchy "neural_network:nn|mm2_memory:mm2_mem" File: C:/Users/guokenny/veri_nn/veri_nn-main/neural_network.v Line: 101
Info (12128): Elaborating entity "relu2_memory" for hierarchy "neural_network:nn|relu2_memory:relu2_mem" File: C:/Users/guokenny/veri_nn/veri_nn-main/neural_network.v Line: 110
Info (12128): Elaborating entity "mm3_memory" for hierarchy "neural_network:nn|mm3_memory:mm3_mem" File: C:/Users/guokenny/veri_nn/veri_nn-main/neural_network.v Line: 119
Info (12128): Elaborating entity "relu3_memory" for hierarchy "neural_network:nn|relu3_memory:relu3_mem" File: C:/Users/guokenny/veri_nn/veri_nn-main/neural_network.v Line: 128
Info (12128): Elaborating entity "mm4_memory" for hierarchy "neural_network:nn|mm4_memory:mm4_mem" File: C:/Users/guokenny/veri_nn/veri_nn-main/neural_network.v Line: 137
Info (12128): Elaborating entity "matrix_multiply" for hierarchy "neural_network:nn|matrix_multiply:mm1" File: C:/Users/guokenny/veri_nn/veri_nn-main/neural_network.v Line: 154
Warning (10230): Verilog HDL assignment warning at matrix_multiply.v(85): truncated value with size 32 to match size of target (10) File: C:/Users/guokenny/veri_nn/veri_nn-main/matrix_multiply.v Line: 85
Warning (10230): Verilog HDL assignment warning at matrix_multiply.v(88): truncated value with size 32 to match size of target (10) File: C:/Users/guokenny/veri_nn/veri_nn-main/matrix_multiply.v Line: 88
Warning (10230): Verilog HDL assignment warning at matrix_multiply.v(95): truncated value with size 32 to match size of target (16) File: C:/Users/guokenny/veri_nn/veri_nn-main/matrix_multiply.v Line: 95
Warning (10230): Verilog HDL assignment warning at matrix_multiply.v(96): truncated value with size 32 to match size of target (16) File: C:/Users/guokenny/veri_nn/veri_nn-main/matrix_multiply.v Line: 96
Warning (10230): Verilog HDL assignment warning at matrix_multiply.v(99): truncated value with size 32 to match size of target (10) File: C:/Users/guokenny/veri_nn/veri_nn-main/matrix_multiply.v Line: 99
Warning (10230): Verilog HDL assignment warning at matrix_multiply.v(100): truncated value with size 32 to match size of target (16) File: C:/Users/guokenny/veri_nn/veri_nn-main/matrix_multiply.v Line: 100
Warning (10230): Verilog HDL assignment warning at matrix_multiply.v(101): truncated value with size 32 to match size of target (16) File: C:/Users/guokenny/veri_nn/veri_nn-main/matrix_multiply.v Line: 101
Info (12128): Elaborating entity "relu" for hierarchy "neural_network:nn|relu:relu1" File: C:/Users/guokenny/veri_nn/veri_nn-main/neural_network.v Line: 166
Warning (10230): Verilog HDL assignment warning at relu.v(64): truncated value with size 32 to match size of target (10) File: C:/Users/guokenny/veri_nn/veri_nn-main/relu.v Line: 64
Warning (10230): Verilog HDL assignment warning at relu.v(65): truncated value with size 32 to match size of target (16) File: C:/Users/guokenny/veri_nn/veri_nn-main/relu.v Line: 65
Info (12128): Elaborating entity "argmax" for hierarchy "neural_network:nn|argmax:argmax_op" File: C:/Users/guokenny/veri_nn/veri_nn-main/neural_network.v Line: 248
Warning (10230): Verilog HDL assignment warning at argmax.v(38): truncated value with size 32 to match size of target (16) File: C:/Users/guokenny/veri_nn/veri_nn-main/argmax.v Line: 38
Warning (276020): Inferred RAM node "neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Critical Warning (127005): Memory depth (512) in the design file differs from memory depth (320) in the Memory Initialization File "C:/Users/guokenny/veri_nn/veri_nn-main/db/neural_network_top.ram0_matrix4_84bcbeee.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (4096) in the design file differs from memory depth (2049) in the Memory Initialization File "C:/Users/guokenny/veri_nn/veri_nn-main/db/neural_network_top.ram0_matrix3_84bcbee9.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "C:/Users/guokenny/veri_nn/veri_nn-main/db/neural_network_top.ram0_matrix3_84bcbee9.hdl.mif" contains "don't care" values -- overwriting them with 0s
Critical Warning (127005): Memory depth (65536) in the design file differs from memory depth (50176) in the Memory Initialization File "C:/Users/guokenny/veri_nn/veri_nn-main/db/neural_network_top.ram0_matrix1_84bcbeeb.hdl.mif" -- setting initial value for remaining addresses to 0
Critical Warning (127005): Memory depth (1024) in the design file differs from memory depth (784) in the Memory Initialization File "C:/Users/guokenny/veri_nn/veri_nn-main/db/neural_network_top.ram0_image_memory_9fe2b1a3.hdl.mif" -- setting initial value for remaining addresses to 0
Info (19000): Inferred 7 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neural_network:nn|mm4_memory:mm4_mem|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 10
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 10
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neural_network:nn|relu3_memory:relu3_mem|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 31
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 31
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neural_network:nn|mm3_memory:mm3_mem|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neural_network:nn|relu2_memory:relu2_mem|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 31
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 31
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neural_network:nn|mm2_memory:mm2_mem|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neural_network:nn|relu1_memory:relu1_mem|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 31
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 31
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "neural_network:nn|mm1_memory:mm1_mem|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "neural_network:nn|mm4_memory:mm4_mem|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "neural_network:nn|mm4_memory:mm4_mem|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "10"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "10"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sii1.tdf
    Info (12023): Found entity 1: altsyncram_sii1 File: C:/Users/guokenny/veri_nn/veri_nn-main/db/altsyncram_sii1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "neural_network:nn|relu3_memory:relu3_mem|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "neural_network:nn|relu3_memory:relu3_mem|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "31"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "31"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gji1.tdf
    Info (12023): Found entity 1: altsyncram_gji1 File: C:/Users/guokenny/veri_nn/veri_nn-main/db/altsyncram_gji1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "neural_network:nn|mm3_memory:mm3_mem|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "neural_network:nn|mm3_memory:mm3_mem|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6ji1.tdf
    Info (12023): Found entity 1: altsyncram_6ji1 File: C:/Users/guokenny/veri_nn/veri_nn-main/db/altsyncram_6ji1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "neural_network:nn|mm2_memory:mm2_mem|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "neural_network:nn|mm2_memory:mm2_mem|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iji1.tdf
    Info (12023): Found entity 1: altsyncram_iji1 File: C:/Users/guokenny/veri_nn/veri_nn-main/db/altsyncram_iji1.tdf Line: 27
Info (286030): Timing-Driven Synthesis is running
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 571 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name PACKAGE_SKEW_COMPENSATION OFF -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GPIO[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GPIO[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITHOUT CALIBRATION" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH CALIBRATION" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name D5_DELAY 2 -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
Info (144001): Generated suppressed messages file C:/Users/guokenny/veri_nn/veri_nn-main/output_files/neural_network_top.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 8946 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 8682 logic cells
    Info (21064): Implemented 221 RAM segments
    Info (21062): Implemented 24 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 613 warnings
    Info: Peak virtual memory: 5007 megabytes
    Info: Processing ended: Fri Nov 15 20:50:20 2024
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:17


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/guokenny/veri_nn/veri_nn-main/output_files/neural_network_top.map.smsg.


