
****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source get_cs_ip.tcl
# set_param xicom.use_bs_reader 1
# set_param tcl.collectionResultDisplayLimit 0
# set_param project.singleFileAddWarning.threshold 0
# set_param chipscope.flow 0
# set part xc7z035ffg676-2
# set tool_flow Vivado
# set ip_vlnv xilinx.com:ip:xsdbm:3.0
# set ip_module_name dbg_hub_CV
# set params {{{PARAM_VALUE.C_BSCAN_MODE} {false} {PARAM_VALUE.C_BSCAN_MODE_WITH_CORE} {false} {PARAM_VALUE.C_CLK_INPUT_FREQ_HZ} {300000000} {PARAM_VALUE.C_ENABLE_CLK_DIVIDER} {false} {PARAM_VALUE.C_EN_BSCANID_VEC} {false} {PARAM_VALUE.C_NUM_BSCAN_MASTER_PORTS} {0} {PARAM_VALUE.C_TWO_PRIM_MODE} {false} {PARAM_VALUE.C_USER_SCAN_CHAIN} {1} {PARAM_VALUE.C_USE_EXT_BSCAN} {false} {PARAM_VALUE.C_XSDB_NUM_SLAVES} {3}}}
# set output_xci /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/impl_1/.Xil/Vivado-68348-apple/dbg_hub_CV.0/out/result.xci
# set output_dcp /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/impl_1/.Xil/Vivado-68348-apple/dbg_hub_CV.0/out/result.dcp
# set output_dir /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/impl_1/.Xil/Vivado-68348-apple/dbg_hub_CV.0/out
# set ip_repo_paths {}
# set ip_output_repo /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.cache/ip
# set ip_cache_permissions {read write}
# set oopbus_ip_repo_paths [get_param chipscope.oopbus_ip_repo_paths]
# set synth_opts {}
# set xdc_files {}
# source {/home/xyh/Xilinx/Vivado/2017.4/scripts/ip/ipxchipscope.tcl}
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/xyh/Xilinx/Vivado/2017.4/data/ip'.
create_ip: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1385.562 ; gain = 248.266 ; free physical = 14979 ; free virtual = 24398
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dbg_hub_CV'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dbg_hub_CV'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dbg_hub_CV'...
synth_opts = 
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7z035ffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
INFO: [Coretcl 2-1485] Using cached IP synthesis design for IP /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/impl_1/.Xil/Vivado-68348-apple/dbg_hub_CV.0/run/prj_ip_0.srcs/sources_1/ip/dbg_hub_CV/dbg_hub_CV.xci : /home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.cache/ip/2017.4/ff036e1f69d049d1/dbg_hub_CV.dcp
Running: write_checkpoint -force dbg_hub_CV.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/xyh/NFS_Alinx/adc_test_4ch/adc_test_4ch.runs/impl_1/.Xil/Vivado-68348-apple/dbg_hub_CV.0/run/dbg_hub_CV.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 2162.836 ; gain = 595.590 ; free physical = 14368 ; free virtual = 23805
INFO: [#UNDEF] Time taken for copying files = 526
# set failed [catch {ipx::chipscope::gen_and_synth_ip $part $tool_flow $ip_vlnv $ip_module_name $params $output_xci $output_dcp $output_dir $ip_repo_paths $ip_output_repo $ip_cache_permissions $oopbus_ip_repo_paths $synth_opts $xdc_files} errMessage]
# if { $failed } {
# send_msg_id {IP_Flow-19-3805} ERROR "Failed to generate and synthesize debug IP $ip_vlnv. \n $errMessage"
#   exit 1
# }
INFO: [Common 17-206] Exiting Vivado at Mon Jan  4 18:35:37 2021...
