hmLoadTopic({
hmKeywords:"",
hmTitle:"2.1 Purpose of This Chapter",
hmDescription:"This chapter defines the execution model of ASA-EmulatR. It explains how AlphaCPU instances advance instructions, how cycles are defined and processed, how stalls and...",
hmPrevLink:"chapter-2---execution-model.html",
hmNextLink:"chapter-2_2-cycle-base-executi.html",
hmParentLink:"chapter-2---execution-model.html",
hmBreadCrumbs:"<a href=\"index.html\">Introduction<\/a> &gt; <a href=\"architecture-overview.html\">Architecture Overview<\/a> &gt; <a href=\"chapter-2---execution-model.html\">Chapter 2 - Execution Model<\/a>",
hmTitlePath:"Introduction > Architecture Overview > Chapter 2 - Execution Model > 2.1 Purpose of this Chapter",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">2.1 Purpose of This Chapter<\/span><\/h1>\n\r",
hmBody:"<p class=\"p_Normal\">This chapter defines the execution model of ASA-EmulatR. It explains how AlphaCPU instances advance instructions, how cycles are defined and processed, how stalls and serialization are enforced, and how execution interacts with SMP systems.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Specifically, this chapter:<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Defines the architectural execution contract — one run-loop iteration equals one hardware clock cycle<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Establishes deterministic cycle-based behavior as the foundation of all execution<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Describes stall sources and serialization handling<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Defines exception and interrupt delivery rules<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 0.8125rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"font-family: Arial,\'Lucida Sans Unicode\',\'Lucida Grande\',\'Lucida Sans\';display:inline-block;width:0.8125rem;margin-left:-0.8125rem\">&#8226;<\/span>Specifies the execute-stage authority and writeback commit contract<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">This chapter is normative. All execution-related subsystems must conform to the rules defined here. This chapter defines when and why execution progresses or pauses; it does not define how individual instructions behave (see Chapter 4 — Execution Domains), how memory ordering is enforced (see Chapter 6 — Serialization), or how PAL handlers work (see Chapter 8 — PAL).<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_SeeAlso\" style=\"page-break-after: avoid;\"><span class=\"f_SeeAlso\">See Also: <a href=\"chapter-3---pipeline-architect.html\" class=\"topiclink\">Chapter 3 - Pipeline Architecture<\/a>; <a href=\"alphacpu-core.html\" class=\"topiclink\">Chapter 12 – AlphaCPU Core (implementation)<\/a>.<\/span><\/p>\n\r"
})
