// Seed: 1570286907
module module_0 (
    input tri1 id_0,
    input tri0 id_1
    , id_24,
    input wand id_2
    , id_25,
    output tri1 id_3,
    input supply0 id_4,
    input tri1 id_5,
    input supply1 id_6,
    input supply1 id_7,
    output tri id_8,
    output supply0 id_9,
    input tri0 id_10,
    input wire id_11,
    output wor id_12,
    input wire id_13,
    output supply1 id_14,
    input wand id_15,
    input tri0 module_0,
    input wand id_17,
    input uwire id_18,
    input supply0 id_19,
    input uwire id_20,
    input tri1 id_21,
    input wire id_22
);
  wire id_26;
  assign id_25 = 1'b0;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    output tri1 id_2,
    output supply1 id_3,
    output tri id_4,
    output tri0 id_5,
    output tri0 id_6,
    output wand id_7,
    input supply1 id_8,
    output wor id_9,
    input tri0 id_10,
    output uwire id_11,
    input wand id_12,
    output tri1 id_13,
    input wire id_14,
    input wor id_15
);
  wire id_17;
  module_0(
      id_0,
      id_8,
      id_10,
      id_5,
      id_1,
      id_14,
      id_8,
      id_12,
      id_2,
      id_7,
      id_14,
      id_14,
      id_3,
      id_0,
      id_7,
      id_12,
      id_10,
      id_15,
      id_15,
      id_0,
      id_12,
      id_15,
      id_15
  );
endmodule
