##
## platform_if_addenda.txt is generated by afu_platform_config
##
## -F platform_if_addenda.txt

# Gate level libraries to add to simulation
$QUARTUS_HOME/eda/sim_lib/altera_primitives.v
$QUARTUS_HOME/eda/sim_lib/220model.v
$QUARTUS_HOME/eda/sim_lib/sgate.v
$QUARTUS_HOME/eda/sim_lib/altera_mf.v
$QUARTUS_HOME/eda/sim_lib/twentynm_hssi_atoms.v
# $QUARTUS_HOME/eda/sim_lib/cyclone10gx_pcie_hip_atoms.v
$QUARTUS_HOME/eda/sim_lib/altera_lnsim.sv
$QUARTUS_HOME/eda/sim_lib/mentor/twentynm_atoms_ncrypt.v

# Required include directories
+incdir+@OPAE_BASE_DIR@/@ASE_SAMPLES@/intg_xeon_nlb/src
+incdir+.+./platform_includes+@OPAE_BASE_DIR@/@PLATFORM_IF_RTL@

# Required defines for NLB
+define+NUM_AFUS=1 +define+NLB400_MODE_0

# Platform includes
platform_includes/platform_afu_top_config.vh
-F platform_includes/platform_if_addenda.txt
-F platform_includes/platform_if_includes.txt

# ASE CCIP emulator
-F @PLATFORM_IF_RTL_DIR@/sources_abs.txt

# QSYS-IPs
@PROJECT_SOURCE_DIR@/src/lpbk1_RdRspRAM2PORT.v
@PROJECT_SOURCE_DIR@/src/lpbk1_RdRspRAM2PORT_ram_2port_160_5m77a5a.v
@PROJECT_SOURCE_DIR@/src/req_C1TxRAM2PORT_ram_2port_160_nfprwsy.v
@PROJECT_SOURCE_DIR@/src/req_C1TxRAM2PORT.v

# NLB RTL code
@PROJECT_SOURCE_DIR@/src/sys_cfg_pkg.svh
@PROJECT_SOURCE_DIR@/src/nlb_lpbk.sv
@PROJECT_SOURCE_DIR@/src/nlb_csr.sv
@PROJECT_SOURCE_DIR@/src/ccip_std_afu.sv
@PROJECT_SOURCE_DIR@/src/nlb_C1Tx_fifo.sv
@PROJECT_SOURCE_DIR@/src/ccip_debug.sv
@PROJECT_SOURCE_DIR@/src/arbiter.sv
@PROJECT_SOURCE_DIR@/src/requestor.sv
@PROJECT_SOURCE_DIR@/src/test_lpbk1.sv
@PROJECT_SOURCE_DIR@/src/ccip_interface_reg.sv
@PROJECT_SOURCE_DIR@/src/green_ccip_if_reg.sv
@PROJECT_SOURCE_DIR@/src/test_rdwr.sv
@PROJECT_SOURCE_DIR@/src/test_sw1.sv
@PROJECT_SOURCE_DIR@/src/nlb_gram_sdp.v
