pure verilog code,


you may reuse 

compress_unit.v and its sub-module trans.v

