\hypertarget{struct_c_r_s___type_def}{}\section{C\+R\+S\+\_\+\+Type\+Def Struct Reference}
\label{struct_c_r_s___type_def}\index{C\+R\+S\+\_\+\+Type\+Def@{C\+R\+S\+\_\+\+Type\+Def}}


Clock Recovery System.  




{\ttfamily \#include $<$stm32f042x6.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_s___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_s___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}{C\+F\+GR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_s___type_def_ab3c49a96815fcbee63d95e1e74f20e75}{I\+SR}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_c_r_s___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}{I\+CR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Clock Recovery System. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_c_r_s___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}\label{struct_c_r_s___type_def_a26f1e746ccbf9c9f67e7c60e61085ec1}} 
\index{C\+R\+S\+\_\+\+Type\+Def@{C\+R\+S\+\_\+\+Type\+Def}!C\+F\+GR@{C\+F\+GR}}
\index{C\+F\+GR@{C\+F\+GR}!C\+R\+S\+\_\+\+Type\+Def@{C\+R\+S\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{C\+F\+GR}{CFGR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t C\+F\+GR}

C\+RS configuration register, Address offset\+: 0x04 \mbox{\Hypertarget{struct_c_r_s___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\label{struct_c_r_s___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}} 
\index{C\+R\+S\+\_\+\+Type\+Def@{C\+R\+S\+\_\+\+Type\+Def}!CR@{CR}}
\index{CR@{CR}!C\+R\+S\+\_\+\+Type\+Def@{C\+R\+S\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t CR}

C\+RS ccontrol register, Address offset\+: 0x00 \mbox{\Hypertarget{struct_c_r_s___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}\label{struct_c_r_s___type_def_a0a8c8230846fd8ff154b9fde8dfa0399}} 
\index{C\+R\+S\+\_\+\+Type\+Def@{C\+R\+S\+\_\+\+Type\+Def}!I\+CR@{I\+CR}}
\index{I\+CR@{I\+CR}!C\+R\+S\+\_\+\+Type\+Def@{C\+R\+S\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+CR}{ICR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+CR}

C\+RS interrupt flag clear register, Address offset\+: 0x0C \mbox{\Hypertarget{struct_c_r_s___type_def_ab3c49a96815fcbee63d95e1e74f20e75}\label{struct_c_r_s___type_def_ab3c49a96815fcbee63d95e1e74f20e75}} 
\index{C\+R\+S\+\_\+\+Type\+Def@{C\+R\+S\+\_\+\+Type\+Def}!I\+SR@{I\+SR}}
\index{I\+SR@{I\+SR}!C\+R\+S\+\_\+\+Type\+Def@{C\+R\+S\+\_\+\+Type\+Def}}
\subsubsection{\texorpdfstring{I\+SR}{ISR}}
{\footnotesize\ttfamily \hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t I\+SR}

C\+RS interrupt and status register, Address offset\+: 0x08 

The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f042x6_8h}{stm32f042x6.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f048xx_8h}{stm32f048xx.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f071xb_8h}{stm32f071xb.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f072xb_8h}{stm32f072xb.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f078xx_8h}{stm32f078xx.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f091xc_8h}{stm32f091xc.\+h}\item 
C\+M\+S\+I\+S/device/\hyperlink{stm32f098xx_8h}{stm32f098xx.\+h}\end{DoxyCompactItemize}
