NET "FPGA100M" LOC = E18;
NET "MCLK100" LOC = B12;
#NET "MCLK100_b" LOC = J21;
