// Seed: 2743008361
module module_0 (
    output wand id_0,
    input supply1 id_1,
    output tri1 id_2,
    output wor id_3
);
  always_comb id_2 = 1;
  wire id_5;
  wire id_6;
  wire id_7 = id_6;
endmodule
module module_1 (
    input  tri   id_0,
    input  tri1  id_1,
    input  wor   id_2,
    input  tri   id_3,
    input  tri0  id_4,
    output tri   id_5,
    output uwire id_6,
    input  tri1  id_7
);
  logic [7:0] id_9;
  module_0 modCall_1 (
      id_5,
      id_1,
      id_5,
      id_5
  );
  assign modCall_1.type_9 = 0;
  time id_10;
  assign id_9 = id_10;
  wire id_11;
  assign id_10[1] = 1;
endmodule
