//Verilog HDL for "digitalpart", "register" "functional"


module register ( );

endmodule
