Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Jun 23 12:20:10 2025
| Host         : ArvinGhaloosian running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file decoder4x16_behav_timing_summary_routed.rpt -pb decoder4x16_behav_timing_summary_routed.pb -rpx decoder4x16_behav_timing_summary_routed.rpx -warn_on_violation
| Design       : decoder4x16_behav
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Y[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.506ns  (logic 5.406ns (51.452%)  route 5.100ns (48.548%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  A_IBUF[1]_inst/O
                         net (fo=16, routed)          3.025     4.505    A_IBUF[1]
    SLICE_X0Y67          LUT5 (Prop_lut5_I1_O)        0.154     4.659 r  Y_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.075     6.734    Y_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.772    10.506 r  Y_OBUF[15]_inst/O
                         net (fo=0)                   0.000    10.506    Y[15]
    V11                                                               r  Y[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Y[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.448ns  (logic 5.392ns (51.603%)  route 5.057ns (48.397%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  A_IBUF[0]_inst/O
                         net (fo=16, routed)          2.967     4.445    A_IBUF[0]
    SLICE_X0Y67          LUT5 (Prop_lut5_I2_O)        0.152     4.597 r  Y_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.089     6.686    Y_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.762    10.448 r  Y_OBUF[13]_inst/O
                         net (fo=0)                   0.000    10.448    Y[13]
    V14                                                               r  Y[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Y[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.210ns  (logic 5.154ns (50.480%)  route 5.056ns (49.520%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  A_IBUF[0]_inst/O
                         net (fo=16, routed)          2.965     4.442    A_IBUF[0]
    SLICE_X0Y67          LUT5 (Prop_lut5_I3_O)        0.124     4.566 r  Y_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.091     6.657    Y_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    10.210 r  Y_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.210    Y[10]
    U14                                                               r  Y[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Y[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.141ns  (logic 5.363ns (52.884%)  route 4.778ns (47.116%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  A_IBUF[0]_inst/O
                         net (fo=16, routed)          2.965     4.442    A_IBUF[0]
    SLICE_X0Y67          LUT5 (Prop_lut5_I2_O)        0.152     4.594 r  Y_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           1.813     6.407    Y_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.733    10.141 r  Y_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.141    Y[11]
    T16                                                               r  Y[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.132ns  (logic 5.393ns (53.226%)  route 4.739ns (46.774%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  A_IBUF[1]_inst/O
                         net (fo=16, routed)          3.020     4.499    A_IBUF[1]
    SLICE_X0Y67          LUT5 (Prop_lut5_I1_O)        0.150     4.649 r  Y_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.719     6.369    Y_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.763    10.132 r  Y_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.132    Y[7]
    U16                                                               r  Y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Y[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.112ns  (logic 5.174ns (51.166%)  route 4.938ns (48.834%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  A_IBUF[1]_inst/O
                         net (fo=16, routed)          3.025     4.505    A_IBUF[1]
    SLICE_X0Y67          LUT5 (Prop_lut5_I1_O)        0.124     4.629 r  Y_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.913     6.542    Y_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    10.112 r  Y_OBUF[14]_inst/O
                         net (fo=0)                   0.000    10.112    Y[14]
    V12                                                               r  Y[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.990ns  (logic 5.159ns (51.638%)  route 4.831ns (48.362%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  A_IBUF[1]_inst/O
                         net (fo=16, routed)          3.020     4.499    A_IBUF[1]
    SLICE_X0Y67          LUT5 (Prop_lut5_I0_O)        0.124     4.623 r  Y_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.811     6.435    Y_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555     9.990 r  Y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.990    Y[6]
    U17                                                               r  Y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            Y[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.943ns  (logic 5.385ns (54.163%)  route 4.557ns (45.837%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 f  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 f  A_IBUF[1]_inst/O
                         net (fo=16, routed)          2.102     3.582    A_IBUF[1]
    SLICE_X0Y83          LUT5 (Prop_lut5_I1_O)        0.152     3.734 r  Y_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.455     6.189    Y_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.754     9.943 r  Y_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.943    Y[5]
    V17                                                               r  Y[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Y[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.887ns  (logic 5.350ns (54.109%)  route 4.537ns (45.891%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  A_IBUF[0]_inst/O
                         net (fo=16, routed)          1.866     3.344    A_IBUF[0]
    SLICE_X0Y84          LUT5 (Prop_lut5_I2_O)        0.150     3.494 r  Y_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.671     6.165    Y_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.722     9.887 r  Y_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.887    Y[0]
    H17                                                               r  Y[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            Y[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.794ns  (logic 5.153ns (52.615%)  route 4.641ns (47.385%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  A_IBUF[0]_inst/O
                         net (fo=16, routed)          2.967     4.445    A_IBUF[0]
    SLICE_X0Y67          LUT5 (Prop_lut5_I1_O)        0.124     4.569 r  Y_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.674     6.243    Y_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552     9.794 r  Y_OBUF[12]_inst/O
                         net (fo=0)                   0.000     9.794    Y[12]
    V15                                                               r  Y[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 E
                            (input port)
  Destination:            Y[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.395ns  (logic 1.558ns (65.031%)  route 0.838ns (34.969%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  E (IN)
                         net (fo=0)                   0.000     0.000    E
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  E_IBUF_inst/O
                         net (fo=16, routed)          0.481     0.741    E_IBUF
    SLICE_X0Y83          LUT5 (Prop_lut5_I4_O)        0.045     0.786 r  Y_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.143    Y_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     2.395 r  Y_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.395    Y[4]
    R18                                                               r  Y[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            Y[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.538ns (63.956%)  route 0.867ns (36.044%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  A_IBUF[3]_inst/O
                         net (fo=16, routed)          0.515     0.760    A_IBUF[3]
    SLICE_X0Y70          LUT5 (Prop_lut5_I0_O)        0.045     0.805 r  Y_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.352     1.157    Y_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     2.405 r  Y_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.405    Y[8]
    V16                                                               r  Y[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            Y[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.451ns  (logic 1.542ns (62.937%)  route 0.908ns (37.063%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  A_IBUF[3]_inst/O
                         net (fo=16, routed)          0.584     0.829    A_IBUF[3]
    SLICE_X0Y67          LUT5 (Prop_lut5_I2_O)        0.045     0.874 r  Y_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.325     1.198    Y_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     2.451 r  Y_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.451    Y[12]
    V15                                                               r  Y[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            Y[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 1.604ns (65.008%)  route 0.863ns (34.992%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  A_IBUF[3]_inst/O
                         net (fo=16, routed)          0.515     0.760    A_IBUF[3]
    SLICE_X0Y70          LUT5 (Prop_lut5_I2_O)        0.042     0.802 r  Y_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.348     1.150    Y_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.317     2.467 r  Y_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.467    Y[9]
    T15                                                               r  Y[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            Y[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.504ns  (logic 1.587ns (63.394%)  route 0.917ns (36.606%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  A_IBUF[3]_inst/O
                         net (fo=16, routed)          0.522     0.767    A_IBUF[3]
    SLICE_X0Y67          LUT5 (Prop_lut5_I4_O)        0.048     0.815 r  Y_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.394     1.210    Y_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.294     2.504 r  Y_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.504    Y[11]
    T16                                                               r  Y[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            Y[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.525ns  (logic 1.612ns (63.845%)  route 0.913ns (36.155%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  A_IBUF[3]_inst/O
                         net (fo=16, routed)          0.566     0.811    A_IBUF[3]
    SLICE_X0Y84          LUT5 (Prop_lut5_I3_O)        0.049     0.860 r  Y_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.347     1.207    Y_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.318     2.525 r  Y_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.525    Y[3]
    N14                                                               r  Y[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            Y[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.568ns  (logic 1.543ns (60.098%)  route 1.025ns (39.902%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  A_IBUF[3]_inst/O
                         net (fo=16, routed)          0.522     0.767    A_IBUF[3]
    SLICE_X0Y67          LUT5 (Prop_lut5_I2_O)        0.045     0.812 r  Y_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.502     1.315    Y_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     2.568 r  Y_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.568    Y[10]
    U14                                                               r  Y[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 E
                            (input port)
  Destination:            Y[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.568ns  (logic 1.561ns (60.779%)  route 1.007ns (39.221%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  E (IN)
                         net (fo=0)                   0.000     0.000    E
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  E_IBUF_inst/O
                         net (fo=16, routed)          0.615     0.875    E_IBUF
    SLICE_X0Y67          LUT5 (Prop_lut5_I4_O)        0.045     0.920 r  Y_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.392     1.313    Y_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     2.568 r  Y_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.568    Y[6]
    U17                                                               r  Y[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 E
                            (input port)
  Destination:            Y[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.611ns  (logic 1.632ns (62.506%)  route 0.979ns (37.494%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  E (IN)
                         net (fo=0)                   0.000     0.000    E
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  E_IBUF_inst/O
                         net (fo=16, routed)          0.615     0.875    E_IBUF
    SLICE_X0Y67          LUT5 (Prop_lut5_I3_O)        0.049     0.924 r  Y_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.364     1.288    Y_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.323     2.611 r  Y_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.611    Y[7]
    U16                                                               r  Y[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 E
                            (input port)
  Destination:            Y[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.633ns  (logic 1.576ns (59.870%)  route 1.056ns (40.130%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  E (IN)
                         net (fo=0)                   0.000     0.000    E
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  E_IBUF_inst/O
                         net (fo=16, routed)          0.619     0.879    E_IBUF
    SLICE_X0Y67          LUT5 (Prop_lut5_I3_O)        0.045     0.924 r  Y_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.438     1.362    Y_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     2.633 r  Y_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.633    Y[14]
    V12                                                               r  Y[14] (OUT)
  -------------------------------------------------------------------    -------------------





