

================================================================
== Vitis HLS Report for 'mm'
================================================================
* Date:           Sat Oct 15 01:04:13 2022

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        mm.prj
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.00 ns|  3.212 ns|     0.81 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-------------+-------------+------------+------------+-------------+-------------+---------+
    |      Latency (cycles)     |    Latency (absolute)   |          Interval         | Pipeline|
    |     min     |     max     |     min    |     max    |     min     |     max     |   Type  |
    +-------------+-------------+------------+------------+-------------+-------------+---------+
    |  11836339201|  11836339201|  38.018 sec|  38.018 sec|  11836339202|  11836339202|     none|
    +-------------+-------------+------------+------------+-------------+-------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-------------+-------------+----------+-----------+-----------+------+----------+
        |                   |      Latency (cycles)     | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |     min     |     max     |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-------------+-------------+----------+-----------+-----------+------+----------+
        |- OUTER_LOOP       |  11836339200|  11836339200|  11558925|          -|          -|  1024|        no|
        | + LOAD_LOOP_A     |         1025|         1025|         3|          1|          1|  1024|       yes|
        | + LOAD_LOOP_C     |         1030|         1030|         8|          1|          1|  1024|       yes|
        | + INNER_LOOP      |     11556864|     11556864|     11286|          -|          -|  1024|        no|
        |  ++ LOAD_LOOP_B   |         1025|         1025|         3|          1|          1|  1024|       yes|
        |  ++ COMPUTE_LOOP  |         9228|         9228|        22|          9|          1|  1024|       yes|
        |  ++ STORE_LOOP    |         1025|         1025|         3|          1|          1|  1024|       yes|
        +-------------------+-------------+-------------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     336|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     5|      506|     274|    -|
|Memory               |        6|     -|        0|       0|    -|
|Multiplexer          |        -|     -|        -|     456|    -|
|Register             |        -|     -|      768|      96|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        6|     5|     1274|    1162|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |       ~0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |              Instance              |              Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_10_full_dsp_1_U1  |fadd_32ns_32ns_32_10_full_dsp_1  |        0|   2|  355|  189|    0|
    |fmul_32ns_32ns_32_5_max_dsp_1_U2    |fmul_32ns_32ns_32_5_max_dsp_1    |        0|   3|  151|   85|    0|
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                 |        0|   5|  506|  274|    0|
    +------------------------------------+---------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  | Module | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------+---------+---+----+-----+------+-----+------+-------------+
    |A_buff_U  |A_buff  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |B_buff_U  |A_buff  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    |C_buff_U  |A_buff  |        2|  0|   0|    0|  1024|   32|     1|        32768|
    +----------+--------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |        |        6|  0|   0|    0|  3072|   96|     3|        98304|
    +----------+--------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_427_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln18_fu_451_p2       |         +|   0|  0|  27|          20|          20|
    |add_ln25_fu_372_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln27_fu_388_p2       |         +|   0|  0|  27|          20|          20|
    |add_ln34_fu_488_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln36_fu_509_p2       |         +|   0|  0|  27|          20|          20|
    |add_ln43_fu_482_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln55_fu_313_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln59_fu_407_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln6_fu_337_p2        |         +|   0|  0|  18|          11|           1|
    |add_ln8_fu_353_p2        |         +|   0|  0|  27|          20|          20|
    |icmp_ln16_fu_433_p2      |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln25_fu_378_p2      |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln34_fu_494_p2      |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln43_fu_470_p2      |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln55_fu_319_p2      |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln59_fu_413_p2      |      icmp|   0|  0|  12|          11|          12|
    |icmp_ln6_fu_343_p2       |      icmp|   0|  0|  12|          11|          12|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp4            |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1  |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1  |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 336|         247|         185|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+-----+-----------+-----+-----------+
    |               Name              | LUT | Input Size| Bits| Total Bits|
    +---------------------------------+-----+-----------+-----+-----------+
    |A_buff_address0                  |   14|          3|   10|         30|
    |B_buff_address0                  |   14|          3|   10|         30|
    |C_address0                       |   14|          3|   20|         60|
    |C_buff_address0                  |   26|          5|   10|         50|
    |C_buff_d0                        |   14|          3|   32|         96|
    |add2_i_reg_275                   |    9|          2|   32|         64|
    |ap_NS_fsm                        |  113|         23|    1|         23|
    |ap_enable_reg_pp0_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2          |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter7          |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2          |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2          |   14|          3|    1|          3|
    |ap_enable_reg_pp4_iter1          |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter2          |    9|          2|    1|          2|
    |ap_phi_mux_add2_i_phi_fu_279_p4  |    9|          2|   32|         64|
    |ap_phi_mux_j_1_phi_fu_232_p4     |    9|          2|   11|         22|
    |ap_phi_mux_j_3_phi_fu_255_p4     |    9|          2|   11|         22|
    |ap_phi_mux_j_4_phi_fu_290_p4     |    9|          2|   11|         22|
    |ap_phi_mux_j_phi_fu_220_p4       |    9|          2|   11|         22|
    |ap_phi_mux_k_phi_fu_267_p4       |    9|          2|   11|         22|
    |grp_fu_303_p0                    |   20|          4|   32|        128|
    |grp_fu_303_p1                    |   20|          4|   32|        128|
    |i_reg_205                        |    9|          2|   11|         22|
    |j_1_reg_228                      |    9|          2|   11|         22|
    |j_2_reg_240                      |    9|          2|   11|         22|
    |j_3_reg_251                      |    9|          2|   11|         22|
    |j_4_reg_286                      |    9|          2|   11|         22|
    |j_reg_216                        |    9|          2|   11|         22|
    |k_reg_263                        |    9|          2|   11|         22|
    +---------------------------------+-----+-----------+-----+-----------+
    |Total                            |  456|         97|  353|        958|
    +---------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |A_buff_load_reg_653              |  32|   0|   32|          0|
    |A_load_reg_562                   |  32|   0|   32|          0|
    |B_buff_load_reg_658              |  32|   0|   32|          0|
    |B_load_reg_624                   |  32|   0|   32|          0|
    |C_buff_addr_1_reg_629            |  10|   0|   10|          0|
    |C_buff_load_1_reg_692            |  32|   0|   32|          0|
    |C_load_reg_581                   |  32|   0|   32|          0|
    |add2_i_reg_275                   |  32|   0|   32|          0|
    |add_ln16_reg_610                 |  11|   0|   11|          0|
    |add_ln25_reg_567                 |  11|   0|   11|          0|
    |add_ln34_reg_678                 |  11|   0|   11|          0|
    |add_ln36_reg_697                 |  20|   0|   20|          0|
    |add_ln43_reg_663                 |  11|   0|   11|          0|
    |add_ln55_reg_532                 |  11|   0|   11|          0|
    |add_ln59_reg_591                 |  11|   0|   11|          0|
    |add_ln6_reg_548                  |  11|   0|   11|          0|
    |ap_CS_fsm                        |  22|   0|   22|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2          |   1|   0|    1|          0|
    |i_reg_205                        |  11|   0|   11|          0|
    |icmp_ln16_reg_615                |   1|   0|    1|          0|
    |icmp_ln16_reg_615_pp2_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln25_reg_572                |   1|   0|    1|          0|
    |icmp_ln34_reg_683                |   1|   0|    1|          0|
    |icmp_ln34_reg_683_pp4_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln43_reg_639                |   1|   0|    1|          0|
    |icmp_ln6_reg_553                 |   1|   0|    1|          0|
    |icmp_ln6_reg_553_pp0_iter1_reg   |   1|   0|    1|          0|
    |j_1_reg_228                      |  11|   0|   11|          0|
    |j_2_reg_240                      |  11|   0|   11|          0|
    |j_3_reg_251                      |  11|   0|   11|          0|
    |j_3_reg_251_pp2_iter1_reg        |  11|   0|   11|          0|
    |j_4_reg_286                      |  11|   0|   11|          0|
    |j_reg_216                        |  11|   0|   11|          0|
    |j_reg_216_pp0_iter1_reg          |  11|   0|   11|          0|
    |k_reg_263                        |  11|   0|   11|          0|
    |mul3_i_reg_668                   |  32|   0|   32|          0|
    |reg_307                          |  32|   0|   32|          0|
    |tmp_1_reg_541                    |  10|   0|   20|         10|
    |zext_ln59_1_reg_605              |  11|   0|   20|          9|
    |zext_ln59_reg_600                |  11|   0|   64|         53|
    |icmp_ln25_reg_572                |  64|  32|    1|          0|
    |icmp_ln43_reg_639                |  64|  32|    1|          0|
    |j_1_reg_228                      |  64|  32|   11|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 768|  96|  661|         72|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+--------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------+-----+-----+------------+--------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|            mm|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|            mm|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|            mm|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|            mm|  return value|
|C_address0  |  out|   20|   ap_memory|             C|         array|
|C_ce0       |  out|    1|   ap_memory|             C|         array|
|C_we0       |  out|    1|   ap_memory|             C|         array|
|C_d0        |  out|   32|   ap_memory|             C|         array|
|C_q0        |   in|   32|   ap_memory|             C|         array|
|A_address0  |  out|   20|   ap_memory|             A|         array|
|A_ce0       |  out|    1|   ap_memory|             A|         array|
|A_q0        |   in|   32|   ap_memory|             A|         array|
|B_address0  |  out|   20|   ap_memory|             B|         array|
|B_ce0       |  out|    1|   ap_memory|             B|         array|
|B_q0        |   in|   32|   ap_memory|             B|         array|
|alpha       |   in|   32|     ap_none|         alpha|        scalar|
|beta        |   in|   32|     ap_none|          beta|        scalar|
+------------+-----+-----+------------+--------------+--------------+

