// Seed: 1999571837
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1 == id_1;
  wire id_5;
  initial begin
    id_4 = id_4 * 1 + "";
    id_1 = 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always
    if (1'b0);
    else begin
      if (1) id_2 <= 1'b0 == 1;
    end
  module_0(
      id_4, id_4, id_5, id_4
  );
endmodule
