xrun: 20.09-s003: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	xrun	20.09-s003: Started on Oct 14, 2021 at 03:52:52 EDT
xrun
	-Q
	-unbuffered
	-timescale 1ns/1ns
	-sysv
	-access +rw
	design.sv
	testbench.sv
	Top level design units:
		counter_fsm_tb
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
Loading snapshot worklib.counter_fsm_tb:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /xcelium20.09/tools/xcelium/files/xmsimrc
xcelium> run
DOWN COUNTING

STATE = 0 INPUT = 1, OUTPUT = 0
STATE = 3 INPUT = 1, OUTPUT = 1
STATE = 2 INPUT = 1, OUTPUT = 0
STATE = 1 INPUT = 1, OUTPUT = 1

UP COUNTING

STATE = 2 INPUT = 0, OUTPUT = 0
STATE = 3 INPUT = 0, OUTPUT = 1
STATE = 0 INPUT = 0, OUTPUT = 0
STATE = 1 INPUT = 0, OUTPUT = 1
Simulation complete via $finish(1) at time 660 NS + 0
./testbench.sv:42 		#300 $finish;
xcelium> exit
TOOL:	xrun	20.09-s003: Exiting on Oct 14, 2021 at 03:52:54 EDT  (total: 00:00:02)
