;redcode
;assert 1
	SPL 0, <-101
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	CMP -207, <-120
	ADD 210, 60
	ADD #270, 1
	ADD #270, 1
	ADD #270, 1
	ADD 270, 60
	SUB #102, -100
	SUB #102, -100
	SUB #102, -100
	JMP -7, @-20
	SPL <0, @61
	SLT #21, @80
	SLT 230, @12
	SPL <0, @61
	MOV -7, <-30
	ADD #470, 1
	ADD @127, 106
	SUB <127, 106
	SLT @60, 29
	ADD #270, 1
	ADD #270, 1
	MOV -7, <-20
	SUB @0, @2
	ADD #270, 1
	ADD #270, 1
	MOV -1, <-20
	SLT @0, 29
	MOV -7, <-30
	SUB 17, <702
	MOV -7, <-20
	MOV -7, <-30
	MOV -7, <-20
	MOV -7, <-20
	SLT 230, @12
	ADD #270, 1
	ADD 270, 60
	SUB @127, 106
	CMP -207, <-120
	ADD -81, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	SUB 9, 0
	CMP -207, <-120
