-- ==============================================================
-- Generated by Dot2Vhdl ver. 2.0
-- File created: Wed Nov 22 17:41:19 2023

-- ==============================================================
library IEEE; 
use IEEE.std_logic_1164.all; 
use IEEE.numeric_std.all; 
use work.customTypes.all; 
-- ==============================================================
entity stencil_2d is 
port (
	clk:  in std_logic;
	rst:  in std_logic;
	start_in:  in std_logic_vector (0 downto 0);
	start_valid:  in std_logic;
	start_ready:  out std_logic;
	end_out:  out std_logic_vector (31 downto 0);
	end_valid:  out std_logic;
	end_ready:  in std_logic;
	sol_address0 : out std_logic_vector (31 downto 0);
	sol_ce0 : out std_logic;
	sol_we0 : out std_logic;
	sol_dout0 : out std_logic_vector (31 downto 0);
	sol_din0 : in std_logic_vector (31 downto 0);
	sol_address1 : out std_logic_vector (31 downto 0);
	sol_ce1 : out std_logic;
	sol_we1 : out std_logic;
	sol_dout1 : out std_logic_vector (31 downto 0);
	sol_din1 : in std_logic_vector (31 downto 0);
	filter_address0 : out std_logic_vector (31 downto 0);
	filter_ce0 : out std_logic;
	filter_we0 : out std_logic;
	filter_dout0 : out std_logic_vector (31 downto 0);
	filter_din0 : in std_logic_vector (31 downto 0);
	filter_address1 : out std_logic_vector (31 downto 0);
	filter_ce1 : out std_logic;
	filter_we1 : out std_logic;
	filter_dout1 : out std_logic_vector (31 downto 0);
	filter_din1 : in std_logic_vector (31 downto 0);
	orig_address0 : out std_logic_vector (31 downto 0);
	orig_ce0 : out std_logic;
	orig_we0 : out std_logic;
	orig_dout0 : out std_logic_vector (31 downto 0);
	orig_din0 : in std_logic_vector (31 downto 0);
	orig_address1 : out std_logic_vector (31 downto 0);
	orig_ce1 : out std_logic;
	orig_we1 : out std_logic;
	orig_dout1 : out std_logic_vector (31 downto 0);
	orig_din1 : in std_logic_vector (31 downto 0));
end;

architecture behavioral of stencil_2d is 

	signal start_0_clk : std_logic;
	signal start_0_rst : std_logic;
	signal start_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal start_0_pValidArray_0 : std_logic;
	signal start_0_readyArray_0 : std_logic;
	signal start_0_nReadyArray_0 : std_logic;
	signal start_0_validArray_0 : std_logic;
	signal start_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal mem_controller0_clk : std_logic;
	signal mem_controller0_rst : std_logic;
	signal mem_controller0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mem_controller0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mem_controller0_dataInArray_2 : std_logic_vector(31 downto 0);
	signal mem_controller0_dataInArray_3 : std_logic_vector(31 downto 0);
	signal mem_controller0_pValidArray_0 : std_logic;
	signal mem_controller0_pValidArray_1 : std_logic;
	signal mem_controller0_pValidArray_2 : std_logic;
	signal mem_controller0_pValidArray_3 : std_logic;
	signal mem_controller0_readyArray_0 : std_logic;
	signal mem_controller0_readyArray_1 : std_logic;
	signal mem_controller0_readyArray_2 : std_logic;
	signal mem_controller0_readyArray_3 : std_logic;
	signal mem_controller0_nReadyArray_0 : std_logic;
	signal mem_controller0_validArray_0 : std_logic;
	signal mem_controller0_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal mem_controller0_nReadyArray_1 : std_logic;
	signal mem_controller0_validArray_1 : std_logic;
	signal mem_controller0_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal mem_controller0_we0_ce0 : std_logic;

	signal mem_controller1_clk : std_logic;
	signal mem_controller1_rst : std_logic;
	signal mem_controller1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mem_controller1_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mem_controller1_dataInArray_2 : std_logic_vector(31 downto 0);
	signal mem_controller1_dataInArray_3 : std_logic_vector(31 downto 0);
	signal mem_controller1_pValidArray_0 : std_logic;
	signal mem_controller1_pValidArray_1 : std_logic;
	signal mem_controller1_pValidArray_2 : std_logic;
	signal mem_controller1_pValidArray_3 : std_logic;
	signal mem_controller1_readyArray_0 : std_logic;
	signal mem_controller1_readyArray_1 : std_logic;
	signal mem_controller1_readyArray_2 : std_logic;
	signal mem_controller1_readyArray_3 : std_logic;
	signal mem_controller1_nReadyArray_0 : std_logic;
	signal mem_controller1_validArray_0 : std_logic;
	signal mem_controller1_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal mem_controller1_nReadyArray_1 : std_logic;
	signal mem_controller1_validArray_1 : std_logic;
	signal mem_controller1_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal mem_controller1_we0_ce0 : std_logic;

	signal mem_controller2_clk : std_logic;
	signal mem_controller2_rst : std_logic;
	signal mem_controller2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mem_controller2_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mem_controller2_dataInArray_2 : std_logic_vector(31 downto 0);
	signal mem_controller2_dataInArray_3 : std_logic_vector(31 downto 0);
	signal mem_controller2_pValidArray_0 : std_logic;
	signal mem_controller2_pValidArray_1 : std_logic;
	signal mem_controller2_pValidArray_2 : std_logic;
	signal mem_controller2_pValidArray_3 : std_logic;
	signal mem_controller2_readyArray_0 : std_logic;
	signal mem_controller2_readyArray_1 : std_logic;
	signal mem_controller2_readyArray_2 : std_logic;
	signal mem_controller2_readyArray_3 : std_logic;
	signal mem_controller2_nReadyArray_0 : std_logic;
	signal mem_controller2_validArray_0 : std_logic;
	signal mem_controller2_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal mem_controller2_nReadyArray_1 : std_logic;
	signal mem_controller2_validArray_1 : std_logic;
	signal mem_controller2_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal mem_controller2_we0_ce0 : std_logic;

	signal fork0_clk : std_logic;
	signal fork0_rst : std_logic;
	signal fork0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork0_pValidArray_0 : std_logic;
	signal fork0_readyArray_0 : std_logic;
	signal fork0_nReadyArray_0 : std_logic;
	signal fork0_validArray_0 : std_logic;
	signal fork0_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork0_nReadyArray_1 : std_logic;
	signal fork0_validArray_1 : std_logic;
	signal fork0_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal constant0_clk : std_logic;
	signal constant0_rst : std_logic;
	signal constant0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal constant0_pValidArray_0 : std_logic;
	signal constant0_readyArray_0 : std_logic;
	signal constant0_nReadyArray_0 : std_logic;
	signal constant0_validArray_0 : std_logic;
	signal constant0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal extsi0_clk : std_logic;
	signal extsi0_rst : std_logic;
	signal extsi0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal extsi0_pValidArray_0 : std_logic;
	signal extsi0_readyArray_0 : std_logic;
	signal extsi0_nReadyArray_0 : std_logic;
	signal extsi0_validArray_0 : std_logic;
	signal extsi0_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal mux0_clk : std_logic;
	signal mux0_rst : std_logic;
	signal mux0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal mux0_dataInArray_1 : std_logic_vector(5 downto 0);
	signal mux0_dataInArray_2 : std_logic_vector(5 downto 0);
	signal mux0_pValidArray_0 : std_logic;
	signal mux0_pValidArray_1 : std_logic;
	signal mux0_pValidArray_2 : std_logic;
	signal mux0_readyArray_0 : std_logic;
	signal mux0_readyArray_1 : std_logic;
	signal mux0_readyArray_2 : std_logic;
	signal mux0_nReadyArray_0 : std_logic;
	signal mux0_validArray_0 : std_logic;
	signal mux0_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal control_merge0_clk : std_logic;
	signal control_merge0_rst : std_logic;
	signal control_merge0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal control_merge0_dataInArray_1 : std_logic_vector(0 downto 0);
	signal control_merge0_pValidArray_0 : std_logic;
	signal control_merge0_pValidArray_1 : std_logic;
	signal control_merge0_readyArray_0 : std_logic;
	signal control_merge0_readyArray_1 : std_logic;
	signal control_merge0_nReadyArray_0 : std_logic;
	signal control_merge0_validArray_0 : std_logic;
	signal control_merge0_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal control_merge0_nReadyArray_1 : std_logic;
	signal control_merge0_validArray_1 : std_logic;
	signal control_merge0_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal buffer7_clk : std_logic;
	signal buffer7_rst : std_logic;
	signal buffer7_dataInArray_0 : std_logic_vector(0 downto 0);
	signal buffer7_pValidArray_0 : std_logic;
	signal buffer7_readyArray_0 : std_logic;
	signal buffer7_nReadyArray_0 : std_logic;
	signal buffer7_validArray_0 : std_logic;
	signal buffer7_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal fork1_clk : std_logic;
	signal fork1_rst : std_logic;
	signal fork1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork1_pValidArray_0 : std_logic;
	signal fork1_readyArray_0 : std_logic;
	signal fork1_nReadyArray_0 : std_logic;
	signal fork1_validArray_0 : std_logic;
	signal fork1_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork1_nReadyArray_1 : std_logic;
	signal fork1_validArray_1 : std_logic;
	signal fork1_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal constant1_clk : std_logic;
	signal constant1_rst : std_logic;
	signal constant1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal constant1_pValidArray_0 : std_logic;
	signal constant1_readyArray_0 : std_logic;
	signal constant1_nReadyArray_0 : std_logic;
	signal constant1_validArray_0 : std_logic;
	signal constant1_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal fork2_clk : std_logic;
	signal fork2_rst : std_logic;
	signal fork2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork2_pValidArray_0 : std_logic;
	signal fork2_readyArray_0 : std_logic;
	signal fork2_nReadyArray_0 : std_logic;
	signal fork2_validArray_0 : std_logic;
	signal fork2_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork2_nReadyArray_1 : std_logic;
	signal fork2_validArray_1 : std_logic;
	signal fork2_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal extsi1_clk : std_logic;
	signal extsi1_rst : std_logic;
	signal extsi1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal extsi1_pValidArray_0 : std_logic;
	signal extsi1_readyArray_0 : std_logic;
	signal extsi1_nReadyArray_0 : std_logic;
	signal extsi1_validArray_0 : std_logic;
	signal extsi1_dataOutArray_0 : std_logic_vector(2 downto 0);

	signal extsi10_clk : std_logic;
	signal extsi10_rst : std_logic;
	signal extsi10_dataInArray_0 : std_logic_vector(0 downto 0);
	signal extsi10_pValidArray_0 : std_logic;
	signal extsi10_readyArray_0 : std_logic;
	signal extsi10_nReadyArray_0 : std_logic;
	signal extsi10_validArray_0 : std_logic;
	signal extsi10_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal mux1_clk : std_logic;
	signal mux1_rst : std_logic;
	signal mux1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal mux1_dataInArray_1 : std_logic_vector(2 downto 0);
	signal mux1_dataInArray_2 : std_logic_vector(2 downto 0);
	signal mux1_pValidArray_0 : std_logic;
	signal mux1_pValidArray_1 : std_logic;
	signal mux1_pValidArray_2 : std_logic;
	signal mux1_readyArray_0 : std_logic;
	signal mux1_readyArray_1 : std_logic;
	signal mux1_readyArray_2 : std_logic;
	signal mux1_nReadyArray_0 : std_logic;
	signal mux1_validArray_0 : std_logic;
	signal mux1_dataOutArray_0 : std_logic_vector(2 downto 0);

	signal buffer8_clk : std_logic;
	signal buffer8_rst : std_logic;
	signal buffer8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal buffer8_pValidArray_0 : std_logic;
	signal buffer8_readyArray_0 : std_logic;
	signal buffer8_nReadyArray_0 : std_logic;
	signal buffer8_validArray_0 : std_logic;
	signal buffer8_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal mux2_clk : std_logic;
	signal mux2_rst : std_logic;
	signal mux2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal mux2_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mux2_dataInArray_2 : std_logic_vector(31 downto 0);
	signal mux2_pValidArray_0 : std_logic;
	signal mux2_pValidArray_1 : std_logic;
	signal mux2_pValidArray_2 : std_logic;
	signal mux2_readyArray_0 : std_logic;
	signal mux2_readyArray_1 : std_logic;
	signal mux2_readyArray_2 : std_logic;
	signal mux2_nReadyArray_0 : std_logic;
	signal mux2_validArray_0 : std_logic;
	signal mux2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal buffer14_clk : std_logic;
	signal buffer14_rst : std_logic;
	signal buffer14_dataInArray_0 : std_logic_vector(5 downto 0);
	signal buffer14_pValidArray_0 : std_logic;
	signal buffer14_readyArray_0 : std_logic;
	signal buffer14_nReadyArray_0 : std_logic;
	signal buffer14_validArray_0 : std_logic;
	signal buffer14_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal mux3_clk : std_logic;
	signal mux3_rst : std_logic;
	signal mux3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal mux3_dataInArray_1 : std_logic_vector(5 downto 0);
	signal mux3_dataInArray_2 : std_logic_vector(5 downto 0);
	signal mux3_pValidArray_0 : std_logic;
	signal mux3_pValidArray_1 : std_logic;
	signal mux3_pValidArray_2 : std_logic;
	signal mux3_readyArray_0 : std_logic;
	signal mux3_readyArray_1 : std_logic;
	signal mux3_readyArray_2 : std_logic;
	signal mux3_nReadyArray_0 : std_logic;
	signal mux3_validArray_0 : std_logic;
	signal mux3_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal control_merge1_clk : std_logic;
	signal control_merge1_rst : std_logic;
	signal control_merge1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal control_merge1_dataInArray_1 : std_logic_vector(0 downto 0);
	signal control_merge1_pValidArray_0 : std_logic;
	signal control_merge1_pValidArray_1 : std_logic;
	signal control_merge1_readyArray_0 : std_logic;
	signal control_merge1_readyArray_1 : std_logic;
	signal control_merge1_nReadyArray_0 : std_logic;
	signal control_merge1_validArray_0 : std_logic;
	signal control_merge1_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal control_merge1_nReadyArray_1 : std_logic;
	signal control_merge1_validArray_1 : std_logic;
	signal control_merge1_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork3_clk : std_logic;
	signal fork3_rst : std_logic;
	signal fork3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork3_pValidArray_0 : std_logic;
	signal fork3_readyArray_0 : std_logic;
	signal fork3_nReadyArray_0 : std_logic;
	signal fork3_validArray_0 : std_logic;
	signal fork3_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork3_nReadyArray_1 : std_logic;
	signal fork3_validArray_1 : std_logic;
	signal fork3_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork3_nReadyArray_2 : std_logic;
	signal fork3_validArray_2 : std_logic;
	signal fork3_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal fork4_clk : std_logic;
	signal fork4_rst : std_logic;
	signal fork4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork4_pValidArray_0 : std_logic;
	signal fork4_readyArray_0 : std_logic;
	signal fork4_nReadyArray_0 : std_logic;
	signal fork4_validArray_0 : std_logic;
	signal fork4_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork4_nReadyArray_1 : std_logic;
	signal fork4_validArray_1 : std_logic;
	signal fork4_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal constant4_clk : std_logic;
	signal constant4_rst : std_logic;
	signal constant4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal constant4_pValidArray_0 : std_logic;
	signal constant4_readyArray_0 : std_logic;
	signal constant4_nReadyArray_0 : std_logic;
	signal constant4_validArray_0 : std_logic;
	signal constant4_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal extsi2_clk : std_logic;
	signal extsi2_rst : std_logic;
	signal extsi2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal extsi2_pValidArray_0 : std_logic;
	signal extsi2_readyArray_0 : std_logic;
	signal extsi2_nReadyArray_0 : std_logic;
	signal extsi2_validArray_0 : std_logic;
	signal extsi2_dataOutArray_0 : std_logic_vector(2 downto 0);

	signal mux8_clk : std_logic;
	signal mux8_rst : std_logic;
	signal mux8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal mux8_dataInArray_1 : std_logic_vector(2 downto 0);
	signal mux8_dataInArray_2 : std_logic_vector(2 downto 0);
	signal mux8_pValidArray_0 : std_logic;
	signal mux8_pValidArray_1 : std_logic;
	signal mux8_pValidArray_2 : std_logic;
	signal mux8_readyArray_0 : std_logic;
	signal mux8_readyArray_1 : std_logic;
	signal mux8_readyArray_2 : std_logic;
	signal mux8_nReadyArray_0 : std_logic;
	signal mux8_validArray_0 : std_logic;
	signal mux8_dataOutArray_0 : std_logic_vector(2 downto 0);

	signal buffer10_clk : std_logic;
	signal buffer10_rst : std_logic;
	signal buffer10_dataInArray_0 : std_logic_vector(2 downto 0);
	signal buffer10_pValidArray_0 : std_logic;
	signal buffer10_readyArray_0 : std_logic;
	signal buffer10_nReadyArray_0 : std_logic;
	signal buffer10_validArray_0 : std_logic;
	signal buffer10_dataOutArray_0 : std_logic_vector(2 downto 0);

	signal fork5_clk : std_logic;
	signal fork5_rst : std_logic;
	signal fork5_dataInArray_0 : std_logic_vector(2 downto 0);
	signal fork5_pValidArray_0 : std_logic;
	signal fork5_readyArray_0 : std_logic;
	signal fork5_nReadyArray_0 : std_logic;
	signal fork5_validArray_0 : std_logic;
	signal fork5_dataOutArray_0 : std_logic_vector(2 downto 0);
	signal fork5_nReadyArray_1 : std_logic;
	signal fork5_validArray_1 : std_logic;
	signal fork5_dataOutArray_1 : std_logic_vector(2 downto 0);
	signal fork5_nReadyArray_2 : std_logic;
	signal fork5_validArray_2 : std_logic;
	signal fork5_dataOutArray_2 : std_logic_vector(2 downto 0);

	signal buffer0_clk : std_logic;
	signal buffer0_rst : std_logic;
	signal buffer0_dataInArray_0 : std_logic_vector(2 downto 0);
	signal buffer0_pValidArray_0 : std_logic;
	signal buffer0_readyArray_0 : std_logic;
	signal buffer0_nReadyArray_0 : std_logic;
	signal buffer0_validArray_0 : std_logic;
	signal buffer0_dataOutArray_0 : std_logic_vector(2 downto 0);

	signal extsi11_clk : std_logic;
	signal extsi11_rst : std_logic;
	signal extsi11_dataInArray_0 : std_logic_vector(2 downto 0);
	signal extsi11_pValidArray_0 : std_logic;
	signal extsi11_readyArray_0 : std_logic;
	signal extsi11_nReadyArray_0 : std_logic;
	signal extsi11_validArray_0 : std_logic;
	signal extsi11_dataOutArray_0 : std_logic_vector(6 downto 0);

	signal buffer6_clk : std_logic;
	signal buffer6_rst : std_logic;
	signal buffer6_dataInArray_0 : std_logic_vector(2 downto 0);
	signal buffer6_pValidArray_0 : std_logic;
	signal buffer6_readyArray_0 : std_logic;
	signal buffer6_nReadyArray_0 : std_logic;
	signal buffer6_validArray_0 : std_logic;
	signal buffer6_dataOutArray_0 : std_logic_vector(2 downto 0);

	signal extsi12_clk : std_logic;
	signal extsi12_rst : std_logic;
	signal extsi12_dataInArray_0 : std_logic_vector(2 downto 0);
	signal extsi12_pValidArray_0 : std_logic;
	signal extsi12_readyArray_0 : std_logic;
	signal extsi12_nReadyArray_0 : std_logic;
	signal extsi12_validArray_0 : std_logic;
	signal extsi12_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal extsi13_clk : std_logic;
	signal extsi13_rst : std_logic;
	signal extsi13_dataInArray_0 : std_logic_vector(2 downto 0);
	signal extsi13_pValidArray_0 : std_logic;
	signal extsi13_readyArray_0 : std_logic;
	signal extsi13_nReadyArray_0 : std_logic;
	signal extsi13_validArray_0 : std_logic;
	signal extsi13_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal buffer32_clk : std_logic;
	signal buffer32_rst : std_logic;
	signal buffer32_dataInArray_0 : std_logic_vector(0 downto 0);
	signal buffer32_pValidArray_0 : std_logic;
	signal buffer32_readyArray_0 : std_logic;
	signal buffer32_nReadyArray_0 : std_logic;
	signal buffer32_validArray_0 : std_logic;
	signal buffer32_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal mux5_clk : std_logic;
	signal mux5_rst : std_logic;
	signal mux5_dataInArray_0 : std_logic_vector(0 downto 0);
	signal mux5_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mux5_dataInArray_2 : std_logic_vector(31 downto 0);
	signal mux5_pValidArray_0 : std_logic;
	signal mux5_pValidArray_1 : std_logic;
	signal mux5_pValidArray_2 : std_logic;
	signal mux5_readyArray_0 : std_logic;
	signal mux5_readyArray_1 : std_logic;
	signal mux5_readyArray_2 : std_logic;
	signal mux5_nReadyArray_0 : std_logic;
	signal mux5_validArray_0 : std_logic;
	signal mux5_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal mux4_clk : std_logic;
	signal mux4_rst : std_logic;
	signal mux4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal mux4_dataInArray_1 : std_logic_vector(5 downto 0);
	signal mux4_dataInArray_2 : std_logic_vector(5 downto 0);
	signal mux4_pValidArray_0 : std_logic;
	signal mux4_pValidArray_1 : std_logic;
	signal mux4_pValidArray_2 : std_logic;
	signal mux4_readyArray_0 : std_logic;
	signal mux4_readyArray_1 : std_logic;
	signal mux4_readyArray_2 : std_logic;
	signal mux4_nReadyArray_0 : std_logic;
	signal mux4_validArray_0 : std_logic;
	signal mux4_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal buffer20_clk : std_logic;
	signal buffer20_rst : std_logic;
	signal buffer20_dataInArray_0 : std_logic_vector(5 downto 0);
	signal buffer20_pValidArray_0 : std_logic;
	signal buffer20_readyArray_0 : std_logic;
	signal buffer20_nReadyArray_0 : std_logic;
	signal buffer20_validArray_0 : std_logic;
	signal buffer20_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal fork6_clk : std_logic;
	signal fork6_rst : std_logic;
	signal fork6_dataInArray_0 : std_logic_vector(5 downto 0);
	signal fork6_pValidArray_0 : std_logic;
	signal fork6_readyArray_0 : std_logic;
	signal fork6_nReadyArray_0 : std_logic;
	signal fork6_validArray_0 : std_logic;
	signal fork6_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal fork6_nReadyArray_1 : std_logic;
	signal fork6_validArray_1 : std_logic;
	signal fork6_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal extsi14_clk : std_logic;
	signal extsi14_rst : std_logic;
	signal extsi14_dataInArray_0 : std_logic_vector(5 downto 0);
	signal extsi14_pValidArray_0 : std_logic;
	signal extsi14_readyArray_0 : std_logic;
	signal extsi14_nReadyArray_0 : std_logic;
	signal extsi14_validArray_0 : std_logic;
	signal extsi14_dataOutArray_0 : std_logic_vector(6 downto 0);

	signal mux6_clk : std_logic;
	signal mux6_rst : std_logic;
	signal mux6_dataInArray_0 : std_logic_vector(0 downto 0);
	signal mux6_dataInArray_1 : std_logic_vector(2 downto 0);
	signal mux6_dataInArray_2 : std_logic_vector(2 downto 0);
	signal mux6_pValidArray_0 : std_logic;
	signal mux6_pValidArray_1 : std_logic;
	signal mux6_pValidArray_2 : std_logic;
	signal mux6_readyArray_0 : std_logic;
	signal mux6_readyArray_1 : std_logic;
	signal mux6_readyArray_2 : std_logic;
	signal mux6_nReadyArray_0 : std_logic;
	signal mux6_validArray_0 : std_logic;
	signal mux6_dataOutArray_0 : std_logic_vector(2 downto 0);

	signal buffer22_clk : std_logic;
	signal buffer22_rst : std_logic;
	signal buffer22_dataInArray_0 : std_logic_vector(2 downto 0);
	signal buffer22_pValidArray_0 : std_logic;
	signal buffer22_readyArray_0 : std_logic;
	signal buffer22_nReadyArray_0 : std_logic;
	signal buffer22_validArray_0 : std_logic;
	signal buffer22_dataOutArray_0 : std_logic_vector(2 downto 0);

	signal fork7_clk : std_logic;
	signal fork7_rst : std_logic;
	signal fork7_dataInArray_0 : std_logic_vector(2 downto 0);
	signal fork7_pValidArray_0 : std_logic;
	signal fork7_readyArray_0 : std_logic;
	signal fork7_nReadyArray_0 : std_logic;
	signal fork7_validArray_0 : std_logic;
	signal fork7_dataOutArray_0 : std_logic_vector(2 downto 0);
	signal fork7_nReadyArray_1 : std_logic;
	signal fork7_validArray_1 : std_logic;
	signal fork7_dataOutArray_1 : std_logic_vector(2 downto 0);
	signal fork7_nReadyArray_2 : std_logic;
	signal fork7_validArray_2 : std_logic;
	signal fork7_dataOutArray_2 : std_logic_vector(2 downto 0);
	signal fork7_nReadyArray_3 : std_logic;
	signal fork7_validArray_3 : std_logic;
	signal fork7_dataOutArray_3 : std_logic_vector(2 downto 0);

	signal extsi15_clk : std_logic;
	signal extsi15_rst : std_logic;
	signal extsi15_dataInArray_0 : std_logic_vector(2 downto 0);
	signal extsi15_pValidArray_0 : std_logic;
	signal extsi15_readyArray_0 : std_logic;
	signal extsi15_nReadyArray_0 : std_logic;
	signal extsi15_validArray_0 : std_logic;
	signal extsi15_dataOutArray_0 : std_logic_vector(8 downto 0);

	signal extsi3_clk : std_logic;
	signal extsi3_rst : std_logic;
	signal extsi3_dataInArray_0 : std_logic_vector(2 downto 0);
	signal extsi3_pValidArray_0 : std_logic;
	signal extsi3_readyArray_0 : std_logic;
	signal extsi3_nReadyArray_0 : std_logic;
	signal extsi3_validArray_0 : std_logic;
	signal extsi3_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal extsi16_clk : std_logic;
	signal extsi16_rst : std_logic;
	signal extsi16_dataInArray_0 : std_logic_vector(2 downto 0);
	signal extsi16_pValidArray_0 : std_logic;
	signal extsi16_readyArray_0 : std_logic;
	signal extsi16_nReadyArray_0 : std_logic;
	signal extsi16_validArray_0 : std_logic;
	signal extsi16_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal control_merge2_clk : std_logic;
	signal control_merge2_rst : std_logic;
	signal control_merge2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal control_merge2_dataInArray_1 : std_logic_vector(0 downto 0);
	signal control_merge2_pValidArray_0 : std_logic;
	signal control_merge2_pValidArray_1 : std_logic;
	signal control_merge2_readyArray_0 : std_logic;
	signal control_merge2_readyArray_1 : std_logic;
	signal control_merge2_nReadyArray_0 : std_logic;
	signal control_merge2_validArray_0 : std_logic;
	signal control_merge2_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal control_merge2_nReadyArray_1 : std_logic;
	signal control_merge2_validArray_1 : std_logic;
	signal control_merge2_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork8_clk : std_logic;
	signal fork8_rst : std_logic;
	signal fork8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork8_pValidArray_0 : std_logic;
	signal fork8_readyArray_0 : std_logic;
	signal fork8_nReadyArray_0 : std_logic;
	signal fork8_validArray_0 : std_logic;
	signal fork8_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork8_nReadyArray_1 : std_logic;
	signal fork8_validArray_1 : std_logic;
	signal fork8_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork8_nReadyArray_2 : std_logic;
	signal fork8_validArray_2 : std_logic;
	signal fork8_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork8_nReadyArray_3 : std_logic;
	signal fork8_validArray_3 : std_logic;
	signal fork8_dataOutArray_3 : std_logic_vector(0 downto 0);

	signal source0_clk : std_logic;
	signal source0_rst : std_logic;
	signal source0_nReadyArray_0 : std_logic;
	signal source0_validArray_0 : std_logic;
	signal source0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal constant5_clk : std_logic;
	signal constant5_rst : std_logic;
	signal constant5_dataInArray_0 : std_logic_vector(5 downto 0);
	signal constant5_pValidArray_0 : std_logic;
	signal constant5_readyArray_0 : std_logic;
	signal constant5_nReadyArray_0 : std_logic;
	signal constant5_validArray_0 : std_logic;
	signal constant5_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal extsi17_clk : std_logic;
	signal extsi17_rst : std_logic;
	signal extsi17_dataInArray_0 : std_logic_vector(5 downto 0);
	signal extsi17_pValidArray_0 : std_logic;
	signal extsi17_readyArray_0 : std_logic;
	signal extsi17_nReadyArray_0 : std_logic;
	signal extsi17_validArray_0 : std_logic;
	signal extsi17_dataOutArray_0 : std_logic_vector(8 downto 0);

	signal source1_clk : std_logic;
	signal source1_rst : std_logic;
	signal source1_nReadyArray_0 : std_logic;
	signal source1_validArray_0 : std_logic;
	signal source1_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal constant12_clk : std_logic;
	signal constant12_rst : std_logic;
	signal constant12_dataInArray_0 : std_logic_vector(2 downto 0);
	signal constant12_pValidArray_0 : std_logic;
	signal constant12_readyArray_0 : std_logic;
	signal constant12_nReadyArray_0 : std_logic;
	signal constant12_validArray_0 : std_logic;
	signal constant12_dataOutArray_0 : std_logic_vector(2 downto 0);

	signal extsi18_clk : std_logic;
	signal extsi18_rst : std_logic;
	signal extsi18_dataInArray_0 : std_logic_vector(2 downto 0);
	signal extsi18_pValidArray_0 : std_logic;
	signal extsi18_readyArray_0 : std_logic;
	signal extsi18_nReadyArray_0 : std_logic;
	signal extsi18_validArray_0 : std_logic;
	signal extsi18_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal source2_clk : std_logic;
	signal source2_rst : std_logic;
	signal source2_nReadyArray_0 : std_logic;
	signal source2_validArray_0 : std_logic;
	signal source2_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal constant13_clk : std_logic;
	signal constant13_rst : std_logic;
	signal constant13_dataInArray_0 : std_logic_vector(1 downto 0);
	signal constant13_pValidArray_0 : std_logic;
	signal constant13_readyArray_0 : std_logic;
	signal constant13_nReadyArray_0 : std_logic;
	signal constant13_validArray_0 : std_logic;
	signal constant13_dataOutArray_0 : std_logic_vector(1 downto 0);

	signal fork9_clk : std_logic;
	signal fork9_rst : std_logic;
	signal fork9_dataInArray_0 : std_logic_vector(1 downto 0);
	signal fork9_pValidArray_0 : std_logic;
	signal fork9_readyArray_0 : std_logic;
	signal fork9_nReadyArray_0 : std_logic;
	signal fork9_validArray_0 : std_logic;
	signal fork9_dataOutArray_0 : std_logic_vector(1 downto 0);
	signal fork9_nReadyArray_1 : std_logic;
	signal fork9_validArray_1 : std_logic;
	signal fork9_dataOutArray_1 : std_logic_vector(1 downto 0);

	signal extui0_clk : std_logic;
	signal extui0_rst : std_logic;
	signal extui0_dataInArray_0 : std_logic_vector(1 downto 0);
	signal extui0_pValidArray_0 : std_logic;
	signal extui0_readyArray_0 : std_logic;
	signal extui0_nReadyArray_0 : std_logic;
	signal extui0_validArray_0 : std_logic;
	signal extui0_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal extsi19_clk : std_logic;
	signal extsi19_rst : std_logic;
	signal extsi19_dataInArray_0 : std_logic_vector(1 downto 0);
	signal extsi19_pValidArray_0 : std_logic;
	signal extsi19_readyArray_0 : std_logic;
	signal extsi19_nReadyArray_0 : std_logic;
	signal extsi19_validArray_0 : std_logic;
	signal extsi19_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal shli0_clk : std_logic;
	signal shli0_rst : std_logic;
	signal shli0_dataInArray_0 : std_logic_vector(3 downto 0);
	signal shli0_dataInArray_1 : std_logic_vector(3 downto 0);
	signal shli0_pValidArray_0 : std_logic;
	signal shli0_pValidArray_1 : std_logic;
	signal shli0_readyArray_0 : std_logic;
	signal shli0_readyArray_1 : std_logic;
	signal shli0_nReadyArray_0 : std_logic;
	signal shli0_validArray_0 : std_logic;
	signal shli0_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal buffer19_clk : std_logic;
	signal buffer19_rst : std_logic;
	signal buffer19_dataInArray_0 : std_logic_vector(3 downto 0);
	signal buffer19_pValidArray_0 : std_logic;
	signal buffer19_readyArray_0 : std_logic;
	signal buffer19_nReadyArray_0 : std_logic;
	signal buffer19_validArray_0 : std_logic;
	signal buffer19_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal extsi20_clk : std_logic;
	signal extsi20_rst : std_logic;
	signal extsi20_dataInArray_0 : std_logic_vector(3 downto 0);
	signal extsi20_pValidArray_0 : std_logic;
	signal extsi20_readyArray_0 : std_logic;
	signal extsi20_nReadyArray_0 : std_logic;
	signal extsi20_validArray_0 : std_logic;
	signal extsi20_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal buffer17_clk : std_logic;
	signal buffer17_rst : std_logic;
	signal buffer17_dataInArray_0 : std_logic_vector(4 downto 0);
	signal buffer17_pValidArray_0 : std_logic;
	signal buffer17_readyArray_0 : std_logic;
	signal buffer17_nReadyArray_0 : std_logic;
	signal buffer17_validArray_0 : std_logic;
	signal buffer17_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal addi1_clk : std_logic;
	signal addi1_rst : std_logic;
	signal addi1_dataInArray_0 : std_logic_vector(4 downto 0);
	signal addi1_dataInArray_1 : std_logic_vector(4 downto 0);
	signal addi1_pValidArray_0 : std_logic;
	signal addi1_pValidArray_1 : std_logic;
	signal addi1_readyArray_0 : std_logic;
	signal addi1_readyArray_1 : std_logic;
	signal addi1_nReadyArray_0 : std_logic;
	signal addi1_validArray_0 : std_logic;
	signal addi1_dataOutArray_0 : std_logic_vector(4 downto 0);

	signal extsi21_clk : std_logic;
	signal extsi21_rst : std_logic;
	signal extsi21_dataInArray_0 : std_logic_vector(4 downto 0);
	signal extsi21_pValidArray_0 : std_logic;
	signal extsi21_readyArray_0 : std_logic;
	signal extsi21_nReadyArray_0 : std_logic;
	signal extsi21_validArray_0 : std_logic;
	signal extsi21_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal buffer15_clk : std_logic;
	signal buffer15_rst : std_logic;
	signal buffer15_dataInArray_0 : std_logic_vector(5 downto 0);
	signal buffer15_pValidArray_0 : std_logic;
	signal buffer15_readyArray_0 : std_logic;
	signal buffer15_nReadyArray_0 : std_logic;
	signal buffer15_validArray_0 : std_logic;
	signal buffer15_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal addi2_clk : std_logic;
	signal addi2_rst : std_logic;
	signal addi2_dataInArray_0 : std_logic_vector(5 downto 0);
	signal addi2_dataInArray_1 : std_logic_vector(5 downto 0);
	signal addi2_pValidArray_0 : std_logic;
	signal addi2_pValidArray_1 : std_logic;
	signal addi2_readyArray_0 : std_logic;
	signal addi2_readyArray_1 : std_logic;
	signal addi2_nReadyArray_0 : std_logic;
	signal addi2_validArray_0 : std_logic;
	signal addi2_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal extsi22_clk : std_logic;
	signal extsi22_rst : std_logic;
	signal extsi22_dataInArray_0 : std_logic_vector(5 downto 0);
	signal extsi22_pValidArray_0 : std_logic;
	signal extsi22_readyArray_0 : std_logic;
	signal extsi22_nReadyArray_0 : std_logic;
	signal extsi22_validArray_0 : std_logic;
	signal extsi22_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal mc_load0_clk : std_logic;
	signal mc_load0_rst : std_logic;
	signal mc_load0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mc_load0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mc_load0_pValidArray_0 : std_logic;
	signal mc_load0_pValidArray_1 : std_logic;
	signal mc_load0_readyArray_0 : std_logic;
	signal mc_load0_readyArray_1 : std_logic;
	signal mc_load0_nReadyArray_0 : std_logic;
	signal mc_load0_validArray_0 : std_logic;
	signal mc_load0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal mc_load0_nReadyArray_1 : std_logic;
	signal mc_load0_validArray_1 : std_logic;
	signal mc_load0_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal addi3_clk : std_logic;
	signal addi3_rst : std_logic;
	signal addi3_dataInArray_0 : std_logic_vector(6 downto 0);
	signal addi3_dataInArray_1 : std_logic_vector(6 downto 0);
	signal addi3_pValidArray_0 : std_logic;
	signal addi3_pValidArray_1 : std_logic;
	signal addi3_readyArray_0 : std_logic;
	signal addi3_readyArray_1 : std_logic;
	signal addi3_nReadyArray_0 : std_logic;
	signal addi3_validArray_0 : std_logic;
	signal addi3_dataOutArray_0 : std_logic_vector(6 downto 0);

	signal extsi23_clk : std_logic;
	signal extsi23_rst : std_logic;
	signal extsi23_dataInArray_0 : std_logic_vector(6 downto 0);
	signal extsi23_pValidArray_0 : std_logic;
	signal extsi23_readyArray_0 : std_logic;
	signal extsi23_nReadyArray_0 : std_logic;
	signal extsi23_validArray_0 : std_logic;
	signal extsi23_dataOutArray_0 : std_logic_vector(9 downto 0);

	signal muli1_clk : std_logic;
	signal muli1_rst : std_logic;
	signal muli1_dataInArray_0 : std_logic_vector(8 downto 0);
	signal muli1_dataInArray_1 : std_logic_vector(8 downto 0);
	signal muli1_pValidArray_0 : std_logic;
	signal muli1_pValidArray_1 : std_logic;
	signal muli1_readyArray_0 : std_logic;
	signal muli1_readyArray_1 : std_logic;
	signal muli1_nReadyArray_0 : std_logic;
	signal muli1_validArray_0 : std_logic;
	signal muli1_dataOutArray_0 : std_logic_vector(8 downto 0);

	signal extsi24_clk : std_logic;
	signal extsi24_rst : std_logic;
	signal extsi24_dataInArray_0 : std_logic_vector(8 downto 0);
	signal extsi24_pValidArray_0 : std_logic;
	signal extsi24_readyArray_0 : std_logic;
	signal extsi24_nReadyArray_0 : std_logic;
	signal extsi24_validArray_0 : std_logic;
	signal extsi24_dataOutArray_0 : std_logic_vector(9 downto 0);

	signal buffer28_clk : std_logic;
	signal buffer28_rst : std_logic;
	signal buffer28_dataInArray_0 : std_logic_vector(9 downto 0);
	signal buffer28_pValidArray_0 : std_logic;
	signal buffer28_readyArray_0 : std_logic;
	signal buffer28_nReadyArray_0 : std_logic;
	signal buffer28_validArray_0 : std_logic;
	signal buffer28_dataOutArray_0 : std_logic_vector(9 downto 0);

	signal addi4_clk : std_logic;
	signal addi4_rst : std_logic;
	signal addi4_dataInArray_0 : std_logic_vector(9 downto 0);
	signal addi4_dataInArray_1 : std_logic_vector(9 downto 0);
	signal addi4_pValidArray_0 : std_logic;
	signal addi4_pValidArray_1 : std_logic;
	signal addi4_readyArray_0 : std_logic;
	signal addi4_readyArray_1 : std_logic;
	signal addi4_nReadyArray_0 : std_logic;
	signal addi4_validArray_0 : std_logic;
	signal addi4_dataOutArray_0 : std_logic_vector(9 downto 0);

	signal extsi25_clk : std_logic;
	signal extsi25_rst : std_logic;
	signal extsi25_dataInArray_0 : std_logic_vector(9 downto 0);
	signal extsi25_pValidArray_0 : std_logic;
	signal extsi25_readyArray_0 : std_logic;
	signal extsi25_nReadyArray_0 : std_logic;
	signal extsi25_validArray_0 : std_logic;
	signal extsi25_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal mc_load1_clk : std_logic;
	signal mc_load1_rst : std_logic;
	signal mc_load1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mc_load1_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mc_load1_pValidArray_0 : std_logic;
	signal mc_load1_pValidArray_1 : std_logic;
	signal mc_load1_readyArray_0 : std_logic;
	signal mc_load1_readyArray_1 : std_logic;
	signal mc_load1_nReadyArray_0 : std_logic;
	signal mc_load1_validArray_0 : std_logic;
	signal mc_load1_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal mc_load1_nReadyArray_1 : std_logic;
	signal mc_load1_validArray_1 : std_logic;
	signal mc_load1_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal muli0_clk : std_logic;
	signal muli0_rst : std_logic;
	signal muli0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal muli0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal muli0_pValidArray_0 : std_logic;
	signal muli0_pValidArray_1 : std_logic;
	signal muli0_readyArray_0 : std_logic;
	signal muli0_readyArray_1 : std_logic;
	signal muli0_nReadyArray_0 : std_logic;
	signal muli0_validArray_0 : std_logic;
	signal muli0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal buffer27_clk : std_logic;
	signal buffer27_rst : std_logic;
	signal buffer27_dataInArray_0 : std_logic_vector(31 downto 0);
	signal buffer27_pValidArray_0 : std_logic;
	signal buffer27_readyArray_0 : std_logic;
	signal buffer27_nReadyArray_0 : std_logic;
	signal buffer27_validArray_0 : std_logic;
	signal buffer27_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal addi0_clk : std_logic;
	signal addi0_rst : std_logic;
	signal addi0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal addi0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal addi0_pValidArray_0 : std_logic;
	signal addi0_pValidArray_1 : std_logic;
	signal addi0_readyArray_0 : std_logic;
	signal addi0_readyArray_1 : std_logic;
	signal addi0_nReadyArray_0 : std_logic;
	signal addi0_validArray_0 : std_logic;
	signal addi0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal addi8_clk : std_logic;
	signal addi8_rst : std_logic;
	signal addi8_dataInArray_0 : std_logic_vector(3 downto 0);
	signal addi8_dataInArray_1 : std_logic_vector(3 downto 0);
	signal addi8_pValidArray_0 : std_logic;
	signal addi8_pValidArray_1 : std_logic;
	signal addi8_readyArray_0 : std_logic;
	signal addi8_readyArray_1 : std_logic;
	signal addi8_nReadyArray_0 : std_logic;
	signal addi8_validArray_0 : std_logic;
	signal addi8_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal buffer12_clk : std_logic;
	signal buffer12_rst : std_logic;
	signal buffer12_dataInArray_0 : std_logic_vector(3 downto 0);
	signal buffer12_pValidArray_0 : std_logic;
	signal buffer12_readyArray_0 : std_logic;
	signal buffer12_nReadyArray_0 : std_logic;
	signal buffer12_validArray_0 : std_logic;
	signal buffer12_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal fork10_clk : std_logic;
	signal fork10_rst : std_logic;
	signal fork10_dataInArray_0 : std_logic_vector(3 downto 0);
	signal fork10_pValidArray_0 : std_logic;
	signal fork10_readyArray_0 : std_logic;
	signal fork10_nReadyArray_0 : std_logic;
	signal fork10_validArray_0 : std_logic;
	signal fork10_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal fork10_nReadyArray_1 : std_logic;
	signal fork10_validArray_1 : std_logic;
	signal fork10_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal trunci0_clk : std_logic;
	signal trunci0_rst : std_logic;
	signal trunci0_dataInArray_0 : std_logic_vector(3 downto 0);
	signal trunci0_pValidArray_0 : std_logic;
	signal trunci0_readyArray_0 : std_logic;
	signal trunci0_nReadyArray_0 : std_logic;
	signal trunci0_validArray_0 : std_logic;
	signal trunci0_dataOutArray_0 : std_logic_vector(2 downto 0);

	signal buffer11_clk : std_logic;
	signal buffer11_rst : std_logic;
	signal buffer11_dataInArray_0 : std_logic_vector(3 downto 0);
	signal buffer11_pValidArray_0 : std_logic;
	signal buffer11_readyArray_0 : std_logic;
	signal buffer11_nReadyArray_0 : std_logic;
	signal buffer11_validArray_0 : std_logic;
	signal buffer11_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal cmpi0_clk : std_logic;
	signal cmpi0_rst : std_logic;
	signal cmpi0_dataInArray_0 : std_logic_vector(3 downto 0);
	signal cmpi0_dataInArray_1 : std_logic_vector(3 downto 0);
	signal cmpi0_pValidArray_0 : std_logic;
	signal cmpi0_pValidArray_1 : std_logic;
	signal cmpi0_readyArray_0 : std_logic;
	signal cmpi0_readyArray_1 : std_logic;
	signal cmpi0_nReadyArray_0 : std_logic;
	signal cmpi0_validArray_0 : std_logic;
	signal cmpi0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal fork11_clk : std_logic;
	signal fork11_rst : std_logic;
	signal fork11_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork11_pValidArray_0 : std_logic;
	signal fork11_readyArray_0 : std_logic;
	signal fork11_nReadyArray_0 : std_logic;
	signal fork11_validArray_0 : std_logic;
	signal fork11_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork11_nReadyArray_1 : std_logic;
	signal fork11_validArray_1 : std_logic;
	signal fork11_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork11_nReadyArray_2 : std_logic;
	signal fork11_validArray_2 : std_logic;
	signal fork11_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork11_nReadyArray_3 : std_logic;
	signal fork11_validArray_3 : std_logic;
	signal fork11_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal fork11_nReadyArray_4 : std_logic;
	signal fork11_validArray_4 : std_logic;
	signal fork11_dataOutArray_4 : std_logic_vector(0 downto 0);

	signal cond_br0_clk : std_logic;
	signal cond_br0_rst : std_logic;
	signal cond_br0_dataInArray_0 : std_logic_vector(2 downto 0);
	signal cond_br0_dataInArray_1 : std_logic_vector(0 downto 0);
	signal cond_br0_pValidArray_0 : std_logic;
	signal cond_br0_pValidArray_1 : std_logic;
	signal cond_br0_readyArray_0 : std_logic;
	signal cond_br0_readyArray_1 : std_logic;
	signal cond_br0_nReadyArray_0 : std_logic;
	signal cond_br0_validArray_0 : std_logic;
	signal cond_br0_dataOutArray_0 : std_logic_vector(2 downto 0);
	signal cond_br0_nReadyArray_1 : std_logic;
	signal cond_br0_validArray_1 : std_logic;
	signal cond_br0_dataOutArray_1 : std_logic_vector(2 downto 0);

	signal sink0_clk : std_logic;
	signal sink0_rst : std_logic;
	signal sink0_dataInArray_0 : std_logic_vector(2 downto 0);
	signal sink0_pValidArray_0 : std_logic;
	signal sink0_readyArray_0 : std_logic;

	signal buffer13_clk : std_logic;
	signal buffer13_rst : std_logic;
	signal buffer13_dataInArray_0 : std_logic_vector(0 downto 0);
	signal buffer13_pValidArray_0 : std_logic;
	signal buffer13_readyArray_0 : std_logic;
	signal buffer13_nReadyArray_0 : std_logic;
	signal buffer13_validArray_0 : std_logic;
	signal buffer13_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cond_br4_clk : std_logic;
	signal cond_br4_rst : std_logic;
	signal cond_br4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cond_br4_dataInArray_1 : std_logic_vector(0 downto 0);
	signal cond_br4_pValidArray_0 : std_logic;
	signal cond_br4_pValidArray_1 : std_logic;
	signal cond_br4_readyArray_0 : std_logic;
	signal cond_br4_readyArray_1 : std_logic;
	signal cond_br4_nReadyArray_0 : std_logic;
	signal cond_br4_validArray_0 : std_logic;
	signal cond_br4_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal cond_br4_nReadyArray_1 : std_logic;
	signal cond_br4_validArray_1 : std_logic;
	signal cond_br4_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal cond_br1_clk : std_logic;
	signal cond_br1_rst : std_logic;
	signal cond_br1_dataInArray_0 : std_logic_vector(5 downto 0);
	signal cond_br1_dataInArray_1 : std_logic_vector(0 downto 0);
	signal cond_br1_pValidArray_0 : std_logic;
	signal cond_br1_pValidArray_1 : std_logic;
	signal cond_br1_readyArray_0 : std_logic;
	signal cond_br1_readyArray_1 : std_logic;
	signal cond_br1_nReadyArray_0 : std_logic;
	signal cond_br1_validArray_0 : std_logic;
	signal cond_br1_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal cond_br1_nReadyArray_1 : std_logic;
	signal cond_br1_validArray_1 : std_logic;
	signal cond_br1_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal buffer31_clk : std_logic;
	signal buffer31_rst : std_logic;
	signal buffer31_dataInArray_0 : std_logic_vector(2 downto 0);
	signal buffer31_pValidArray_0 : std_logic;
	signal buffer31_readyArray_0 : std_logic;
	signal buffer31_nReadyArray_0 : std_logic;
	signal buffer31_validArray_0 : std_logic;
	signal buffer31_dataOutArray_0 : std_logic_vector(2 downto 0);

	signal cond_br2_clk : std_logic;
	signal cond_br2_rst : std_logic;
	signal cond_br2_dataInArray_0 : std_logic_vector(2 downto 0);
	signal cond_br2_dataInArray_1 : std_logic_vector(0 downto 0);
	signal cond_br2_pValidArray_0 : std_logic;
	signal cond_br2_pValidArray_1 : std_logic;
	signal cond_br2_readyArray_0 : std_logic;
	signal cond_br2_readyArray_1 : std_logic;
	signal cond_br2_nReadyArray_0 : std_logic;
	signal cond_br2_validArray_0 : std_logic;
	signal cond_br2_dataOutArray_0 : std_logic_vector(2 downto 0);
	signal cond_br2_nReadyArray_1 : std_logic;
	signal cond_br2_validArray_1 : std_logic;
	signal cond_br2_dataOutArray_1 : std_logic_vector(2 downto 0);

	signal buffer25_clk : std_logic;
	signal buffer25_rst : std_logic;
	signal buffer25_dataInArray_0 : std_logic_vector(0 downto 0);
	signal buffer25_pValidArray_0 : std_logic;
	signal buffer25_readyArray_0 : std_logic;
	signal buffer25_nReadyArray_0 : std_logic;
	signal buffer25_validArray_0 : std_logic;
	signal buffer25_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cond_br7_clk : std_logic;
	signal cond_br7_rst : std_logic;
	signal cond_br7_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cond_br7_dataInArray_1 : std_logic_vector(0 downto 0);
	signal cond_br7_pValidArray_0 : std_logic;
	signal cond_br7_pValidArray_1 : std_logic;
	signal cond_br7_readyArray_0 : std_logic;
	signal cond_br7_readyArray_1 : std_logic;
	signal cond_br7_nReadyArray_0 : std_logic;
	signal cond_br7_validArray_0 : std_logic;
	signal cond_br7_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal cond_br7_nReadyArray_1 : std_logic;
	signal cond_br7_validArray_1 : std_logic;
	signal cond_br7_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal extsi4_clk : std_logic;
	signal extsi4_rst : std_logic;
	signal extsi4_dataInArray_0 : std_logic_vector(2 downto 0);
	signal extsi4_pValidArray_0 : std_logic;
	signal extsi4_readyArray_0 : std_logic;
	signal extsi4_nReadyArray_0 : std_logic;
	signal extsi4_validArray_0 : std_logic;
	signal extsi4_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal source3_clk : std_logic;
	signal source3_rst : std_logic;
	signal source3_nReadyArray_0 : std_logic;
	signal source3_validArray_0 : std_logic;
	signal source3_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal constant14_clk : std_logic;
	signal constant14_rst : std_logic;
	signal constant14_dataInArray_0 : std_logic_vector(2 downto 0);
	signal constant14_pValidArray_0 : std_logic;
	signal constant14_readyArray_0 : std_logic;
	signal constant14_nReadyArray_0 : std_logic;
	signal constant14_validArray_0 : std_logic;
	signal constant14_dataOutArray_0 : std_logic_vector(2 downto 0);

	signal extsi5_clk : std_logic;
	signal extsi5_rst : std_logic;
	signal extsi5_dataInArray_0 : std_logic_vector(2 downto 0);
	signal extsi5_pValidArray_0 : std_logic;
	signal extsi5_readyArray_0 : std_logic;
	signal extsi5_nReadyArray_0 : std_logic;
	signal extsi5_validArray_0 : std_logic;
	signal extsi5_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal source4_clk : std_logic;
	signal source4_rst : std_logic;
	signal source4_nReadyArray_0 : std_logic;
	signal source4_validArray_0 : std_logic;
	signal source4_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal constant15_clk : std_logic;
	signal constant15_rst : std_logic;
	signal constant15_dataInArray_0 : std_logic_vector(1 downto 0);
	signal constant15_pValidArray_0 : std_logic;
	signal constant15_readyArray_0 : std_logic;
	signal constant15_nReadyArray_0 : std_logic;
	signal constant15_validArray_0 : std_logic;
	signal constant15_dataOutArray_0 : std_logic_vector(1 downto 0);

	signal extsi26_clk : std_logic;
	signal extsi26_rst : std_logic;
	signal extsi26_dataInArray_0 : std_logic_vector(1 downto 0);
	signal extsi26_pValidArray_0 : std_logic;
	signal extsi26_readyArray_0 : std_logic;
	signal extsi26_nReadyArray_0 : std_logic;
	signal extsi26_validArray_0 : std_logic;
	signal extsi26_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal buffer16_clk : std_logic;
	signal buffer16_rst : std_logic;
	signal buffer16_dataInArray_0 : std_logic_vector(3 downto 0);
	signal buffer16_pValidArray_0 : std_logic;
	signal buffer16_readyArray_0 : std_logic;
	signal buffer16_nReadyArray_0 : std_logic;
	signal buffer16_validArray_0 : std_logic;
	signal buffer16_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal buffer18_clk : std_logic;
	signal buffer18_rst : std_logic;
	signal buffer18_dataInArray_0 : std_logic_vector(3 downto 0);
	signal buffer18_pValidArray_0 : std_logic;
	signal buffer18_readyArray_0 : std_logic;
	signal buffer18_nReadyArray_0 : std_logic;
	signal buffer18_validArray_0 : std_logic;
	signal buffer18_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal addi5_clk : std_logic;
	signal addi5_rst : std_logic;
	signal addi5_dataInArray_0 : std_logic_vector(3 downto 0);
	signal addi5_dataInArray_1 : std_logic_vector(3 downto 0);
	signal addi5_pValidArray_0 : std_logic;
	signal addi5_pValidArray_1 : std_logic;
	signal addi5_readyArray_0 : std_logic;
	signal addi5_readyArray_1 : std_logic;
	signal addi5_nReadyArray_0 : std_logic;
	signal addi5_validArray_0 : std_logic;
	signal addi5_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal fork12_clk : std_logic;
	signal fork12_rst : std_logic;
	signal fork12_dataInArray_0 : std_logic_vector(3 downto 0);
	signal fork12_pValidArray_0 : std_logic;
	signal fork12_readyArray_0 : std_logic;
	signal fork12_nReadyArray_0 : std_logic;
	signal fork12_validArray_0 : std_logic;
	signal fork12_dataOutArray_0 : std_logic_vector(3 downto 0);
	signal fork12_nReadyArray_1 : std_logic;
	signal fork12_validArray_1 : std_logic;
	signal fork12_dataOutArray_1 : std_logic_vector(3 downto 0);

	signal buffer3_clk : std_logic;
	signal buffer3_rst : std_logic;
	signal buffer3_dataInArray_0 : std_logic_vector(3 downto 0);
	signal buffer3_pValidArray_0 : std_logic;
	signal buffer3_readyArray_0 : std_logic;
	signal buffer3_nReadyArray_0 : std_logic;
	signal buffer3_validArray_0 : std_logic;
	signal buffer3_dataOutArray_0 : std_logic_vector(3 downto 0);

	signal trunci1_clk : std_logic;
	signal trunci1_rst : std_logic;
	signal trunci1_dataInArray_0 : std_logic_vector(3 downto 0);
	signal trunci1_pValidArray_0 : std_logic;
	signal trunci1_readyArray_0 : std_logic;
	signal trunci1_nReadyArray_0 : std_logic;
	signal trunci1_validArray_0 : std_logic;
	signal trunci1_dataOutArray_0 : std_logic_vector(2 downto 0);

	signal cmpi1_clk : std_logic;
	signal cmpi1_rst : std_logic;
	signal cmpi1_dataInArray_0 : std_logic_vector(3 downto 0);
	signal cmpi1_dataInArray_1 : std_logic_vector(3 downto 0);
	signal cmpi1_pValidArray_0 : std_logic;
	signal cmpi1_pValidArray_1 : std_logic;
	signal cmpi1_readyArray_0 : std_logic;
	signal cmpi1_readyArray_1 : std_logic;
	signal cmpi1_nReadyArray_0 : std_logic;
	signal cmpi1_validArray_0 : std_logic;
	signal cmpi1_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal buffer21_clk : std_logic;
	signal buffer21_rst : std_logic;
	signal buffer21_dataInArray_0 : std_logic_vector(0 downto 0);
	signal buffer21_pValidArray_0 : std_logic;
	signal buffer21_readyArray_0 : std_logic;
	signal buffer21_nReadyArray_0 : std_logic;
	signal buffer21_validArray_0 : std_logic;
	signal buffer21_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal fork13_clk : std_logic;
	signal fork13_rst : std_logic;
	signal fork13_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork13_pValidArray_0 : std_logic;
	signal fork13_readyArray_0 : std_logic;
	signal fork13_nReadyArray_0 : std_logic;
	signal fork13_validArray_0 : std_logic;
	signal fork13_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork13_nReadyArray_1 : std_logic;
	signal fork13_validArray_1 : std_logic;
	signal fork13_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork13_nReadyArray_2 : std_logic;
	signal fork13_validArray_2 : std_logic;
	signal fork13_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal fork13_nReadyArray_3 : std_logic;
	signal fork13_validArray_3 : std_logic;
	signal fork13_dataOutArray_3 : std_logic_vector(0 downto 0);

	signal cond_br3_clk : std_logic;
	signal cond_br3_rst : std_logic;
	signal cond_br3_dataInArray_0 : std_logic_vector(2 downto 0);
	signal cond_br3_dataInArray_1 : std_logic_vector(0 downto 0);
	signal cond_br3_pValidArray_0 : std_logic;
	signal cond_br3_pValidArray_1 : std_logic;
	signal cond_br3_readyArray_0 : std_logic;
	signal cond_br3_readyArray_1 : std_logic;
	signal cond_br3_nReadyArray_0 : std_logic;
	signal cond_br3_validArray_0 : std_logic;
	signal cond_br3_dataOutArray_0 : std_logic_vector(2 downto 0);
	signal cond_br3_nReadyArray_1 : std_logic;
	signal cond_br3_validArray_1 : std_logic;
	signal cond_br3_dataOutArray_1 : std_logic_vector(2 downto 0);

	signal sink1_clk : std_logic;
	signal sink1_rst : std_logic;
	signal sink1_dataInArray_0 : std_logic_vector(2 downto 0);
	signal sink1_pValidArray_0 : std_logic;
	signal sink1_readyArray_0 : std_logic;

	signal buffer23_clk : std_logic;
	signal buffer23_rst : std_logic;
	signal buffer23_dataInArray_0 : std_logic_vector(31 downto 0);
	signal buffer23_pValidArray_0 : std_logic;
	signal buffer23_readyArray_0 : std_logic;
	signal buffer23_nReadyArray_0 : std_logic;
	signal buffer23_validArray_0 : std_logic;
	signal buffer23_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal buffer29_clk : std_logic;
	signal buffer29_rst : std_logic;
	signal buffer29_dataInArray_0 : std_logic_vector(0 downto 0);
	signal buffer29_pValidArray_0 : std_logic;
	signal buffer29_readyArray_0 : std_logic;
	signal buffer29_nReadyArray_0 : std_logic;
	signal buffer29_validArray_0 : std_logic;
	signal buffer29_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cond_br13_clk : std_logic;
	signal cond_br13_rst : std_logic;
	signal cond_br13_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cond_br13_dataInArray_1 : std_logic_vector(0 downto 0);
	signal cond_br13_pValidArray_0 : std_logic;
	signal cond_br13_pValidArray_1 : std_logic;
	signal cond_br13_readyArray_0 : std_logic;
	signal cond_br13_readyArray_1 : std_logic;
	signal cond_br13_nReadyArray_0 : std_logic;
	signal cond_br13_validArray_0 : std_logic;
	signal cond_br13_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal cond_br13_nReadyArray_1 : std_logic;
	signal cond_br13_validArray_1 : std_logic;
	signal cond_br13_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal buffer5_clk : std_logic;
	signal buffer5_rst : std_logic;
	signal buffer5_dataInArray_0 : std_logic_vector(5 downto 0);
	signal buffer5_pValidArray_0 : std_logic;
	signal buffer5_readyArray_0 : std_logic;
	signal buffer5_nReadyArray_0 : std_logic;
	signal buffer5_validArray_0 : std_logic;
	signal buffer5_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal cond_br5_clk : std_logic;
	signal cond_br5_rst : std_logic;
	signal cond_br5_dataInArray_0 : std_logic_vector(5 downto 0);
	signal cond_br5_dataInArray_1 : std_logic_vector(0 downto 0);
	signal cond_br5_pValidArray_0 : std_logic;
	signal cond_br5_pValidArray_1 : std_logic;
	signal cond_br5_readyArray_0 : std_logic;
	signal cond_br5_readyArray_1 : std_logic;
	signal cond_br5_nReadyArray_0 : std_logic;
	signal cond_br5_validArray_0 : std_logic;
	signal cond_br5_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal cond_br5_nReadyArray_1 : std_logic;
	signal cond_br5_validArray_1 : std_logic;
	signal cond_br5_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal buffer2_clk : std_logic;
	signal buffer2_rst : std_logic;
	signal buffer2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal buffer2_pValidArray_0 : std_logic;
	signal buffer2_readyArray_0 : std_logic;
	signal buffer2_nReadyArray_0 : std_logic;
	signal buffer2_validArray_0 : std_logic;
	signal buffer2_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cond_br15_clk : std_logic;
	signal cond_br15_rst : std_logic;
	signal cond_br15_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cond_br15_dataInArray_1 : std_logic_vector(0 downto 0);
	signal cond_br15_pValidArray_0 : std_logic;
	signal cond_br15_pValidArray_1 : std_logic;
	signal cond_br15_readyArray_0 : std_logic;
	signal cond_br15_readyArray_1 : std_logic;
	signal cond_br15_nReadyArray_0 : std_logic;
	signal cond_br15_validArray_0 : std_logic;
	signal cond_br15_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal cond_br15_nReadyArray_1 : std_logic;
	signal cond_br15_validArray_1 : std_logic;
	signal cond_br15_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork14_clk : std_logic;
	signal fork14_rst : std_logic;
	signal fork14_dataInArray_0 : std_logic_vector(5 downto 0);
	signal fork14_pValidArray_0 : std_logic;
	signal fork14_readyArray_0 : std_logic;
	signal fork14_nReadyArray_0 : std_logic;
	signal fork14_validArray_0 : std_logic;
	signal fork14_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal fork14_nReadyArray_1 : std_logic;
	signal fork14_validArray_1 : std_logic;
	signal fork14_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal extsi6_clk : std_logic;
	signal extsi6_rst : std_logic;
	signal extsi6_dataInArray_0 : std_logic_vector(5 downto 0);
	signal extsi6_pValidArray_0 : std_logic;
	signal extsi6_readyArray_0 : std_logic;
	signal extsi6_nReadyArray_0 : std_logic;
	signal extsi6_validArray_0 : std_logic;
	signal extsi6_dataOutArray_0 : std_logic_vector(6 downto 0);

	signal buffer24_clk : std_logic;
	signal buffer24_rst : std_logic;
	signal buffer24_dataInArray_0 : std_logic_vector(5 downto 0);
	signal buffer24_pValidArray_0 : std_logic;
	signal buffer24_readyArray_0 : std_logic;
	signal buffer24_nReadyArray_0 : std_logic;
	signal buffer24_validArray_0 : std_logic;
	signal buffer24_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal extsi27_clk : std_logic;
	signal extsi27_rst : std_logic;
	signal extsi27_dataInArray_0 : std_logic_vector(5 downto 0);
	signal extsi27_pValidArray_0 : std_logic;
	signal extsi27_readyArray_0 : std_logic;
	signal extsi27_nReadyArray_0 : std_logic;
	signal extsi27_validArray_0 : std_logic;
	signal extsi27_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal fork15_clk : std_logic;
	signal fork15_rst : std_logic;
	signal fork15_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork15_pValidArray_0 : std_logic;
	signal fork15_readyArray_0 : std_logic;
	signal fork15_nReadyArray_0 : std_logic;
	signal fork15_validArray_0 : std_logic;
	signal fork15_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork15_nReadyArray_1 : std_logic;
	signal fork15_validArray_1 : std_logic;
	signal fork15_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal buffer30_clk : std_logic;
	signal buffer30_rst : std_logic;
	signal buffer30_dataInArray_0 : std_logic_vector(0 downto 0);
	signal buffer30_pValidArray_0 : std_logic;
	signal buffer30_readyArray_0 : std_logic;
	signal buffer30_nReadyArray_0 : std_logic;
	signal buffer30_validArray_0 : std_logic;
	signal buffer30_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal fork16_clk : std_logic;
	signal fork16_rst : std_logic;
	signal fork16_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork16_pValidArray_0 : std_logic;
	signal fork16_readyArray_0 : std_logic;
	signal fork16_nReadyArray_0 : std_logic;
	signal fork16_validArray_0 : std_logic;
	signal fork16_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork16_nReadyArray_1 : std_logic;
	signal fork16_validArray_1 : std_logic;
	signal fork16_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal constant16_clk : std_logic;
	signal constant16_rst : std_logic;
	signal constant16_dataInArray_0 : std_logic_vector(1 downto 0);
	signal constant16_pValidArray_0 : std_logic;
	signal constant16_readyArray_0 : std_logic;
	signal constant16_nReadyArray_0 : std_logic;
	signal constant16_validArray_0 : std_logic;
	signal constant16_dataOutArray_0 : std_logic_vector(1 downto 0);

	signal extsi7_clk : std_logic;
	signal extsi7_rst : std_logic;
	signal extsi7_dataInArray_0 : std_logic_vector(1 downto 0);
	signal extsi7_pValidArray_0 : std_logic;
	signal extsi7_readyArray_0 : std_logic;
	signal extsi7_nReadyArray_0 : std_logic;
	signal extsi7_validArray_0 : std_logic;
	signal extsi7_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal source5_clk : std_logic;
	signal source5_rst : std_logic;
	signal source5_nReadyArray_0 : std_logic;
	signal source5_validArray_0 : std_logic;
	signal source5_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal constant17_clk : std_logic;
	signal constant17_rst : std_logic;
	signal constant17_dataInArray_0 : std_logic_vector(5 downto 0);
	signal constant17_pValidArray_0 : std_logic;
	signal constant17_readyArray_0 : std_logic;
	signal constant17_nReadyArray_0 : std_logic;
	signal constant17_validArray_0 : std_logic;
	signal constant17_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal extsi8_clk : std_logic;
	signal extsi8_rst : std_logic;
	signal extsi8_dataInArray_0 : std_logic_vector(5 downto 0);
	signal extsi8_pValidArray_0 : std_logic;
	signal extsi8_readyArray_0 : std_logic;
	signal extsi8_nReadyArray_0 : std_logic;
	signal extsi8_validArray_0 : std_logic;
	signal extsi8_dataOutArray_0 : std_logic_vector(6 downto 0);

	signal source6_clk : std_logic;
	signal source6_rst : std_logic;
	signal source6_nReadyArray_0 : std_logic;
	signal source6_validArray_0 : std_logic;
	signal source6_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal constant18_clk : std_logic;
	signal constant18_rst : std_logic;
	signal constant18_dataInArray_0 : std_logic_vector(1 downto 0);
	signal constant18_pValidArray_0 : std_logic;
	signal constant18_readyArray_0 : std_logic;
	signal constant18_nReadyArray_0 : std_logic;
	signal constant18_validArray_0 : std_logic;
	signal constant18_dataOutArray_0 : std_logic_vector(1 downto 0);

	signal extsi28_clk : std_logic;
	signal extsi28_rst : std_logic;
	signal extsi28_dataInArray_0 : std_logic_vector(1 downto 0);
	signal extsi28_pValidArray_0 : std_logic;
	signal extsi28_readyArray_0 : std_logic;
	signal extsi28_nReadyArray_0 : std_logic;
	signal extsi28_validArray_0 : std_logic;
	signal extsi28_dataOutArray_0 : std_logic_vector(6 downto 0);

	signal mc_store0_clk : std_logic;
	signal mc_store0_rst : std_logic;
	signal mc_store0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mc_store0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mc_store0_pValidArray_0 : std_logic;
	signal mc_store0_pValidArray_1 : std_logic;
	signal mc_store0_readyArray_0 : std_logic;
	signal mc_store0_readyArray_1 : std_logic;
	signal mc_store0_nReadyArray_0 : std_logic;
	signal mc_store0_validArray_0 : std_logic;
	signal mc_store0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal mc_store0_nReadyArray_1 : std_logic;
	signal mc_store0_validArray_1 : std_logic;
	signal mc_store0_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal addi6_clk : std_logic;
	signal addi6_rst : std_logic;
	signal addi6_dataInArray_0 : std_logic_vector(6 downto 0);
	signal addi6_dataInArray_1 : std_logic_vector(6 downto 0);
	signal addi6_pValidArray_0 : std_logic;
	signal addi6_pValidArray_1 : std_logic;
	signal addi6_readyArray_0 : std_logic;
	signal addi6_readyArray_1 : std_logic;
	signal addi6_nReadyArray_0 : std_logic;
	signal addi6_validArray_0 : std_logic;
	signal addi6_dataOutArray_0 : std_logic_vector(6 downto 0);

	signal buffer26_clk : std_logic;
	signal buffer26_rst : std_logic;
	signal buffer26_dataInArray_0 : std_logic_vector(6 downto 0);
	signal buffer26_pValidArray_0 : std_logic;
	signal buffer26_readyArray_0 : std_logic;
	signal buffer26_nReadyArray_0 : std_logic;
	signal buffer26_validArray_0 : std_logic;
	signal buffer26_dataOutArray_0 : std_logic_vector(6 downto 0);

	signal fork17_clk : std_logic;
	signal fork17_rst : std_logic;
	signal fork17_dataInArray_0 : std_logic_vector(6 downto 0);
	signal fork17_pValidArray_0 : std_logic;
	signal fork17_readyArray_0 : std_logic;
	signal fork17_nReadyArray_0 : std_logic;
	signal fork17_validArray_0 : std_logic;
	signal fork17_dataOutArray_0 : std_logic_vector(6 downto 0);
	signal fork17_nReadyArray_1 : std_logic;
	signal fork17_validArray_1 : std_logic;
	signal fork17_dataOutArray_1 : std_logic_vector(6 downto 0);

	signal trunci2_clk : std_logic;
	signal trunci2_rst : std_logic;
	signal trunci2_dataInArray_0 : std_logic_vector(6 downto 0);
	signal trunci2_pValidArray_0 : std_logic;
	signal trunci2_readyArray_0 : std_logic;
	signal trunci2_nReadyArray_0 : std_logic;
	signal trunci2_validArray_0 : std_logic;
	signal trunci2_dataOutArray_0 : std_logic_vector(5 downto 0);

	signal buffer1_clk : std_logic;
	signal buffer1_rst : std_logic;
	signal buffer1_dataInArray_0 : std_logic_vector(6 downto 0);
	signal buffer1_pValidArray_0 : std_logic;
	signal buffer1_readyArray_0 : std_logic;
	signal buffer1_nReadyArray_0 : std_logic;
	signal buffer1_validArray_0 : std_logic;
	signal buffer1_dataOutArray_0 : std_logic_vector(6 downto 0);

	signal cmpi2_clk : std_logic;
	signal cmpi2_rst : std_logic;
	signal cmpi2_dataInArray_0 : std_logic_vector(6 downto 0);
	signal cmpi2_dataInArray_1 : std_logic_vector(6 downto 0);
	signal cmpi2_pValidArray_0 : std_logic;
	signal cmpi2_pValidArray_1 : std_logic;
	signal cmpi2_readyArray_0 : std_logic;
	signal cmpi2_readyArray_1 : std_logic;
	signal cmpi2_nReadyArray_0 : std_logic;
	signal cmpi2_validArray_0 : std_logic;
	signal cmpi2_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal fork18_clk : std_logic;
	signal fork18_rst : std_logic;
	signal fork18_dataInArray_0 : std_logic_vector(0 downto 0);
	signal fork18_pValidArray_0 : std_logic;
	signal fork18_readyArray_0 : std_logic;
	signal fork18_nReadyArray_0 : std_logic;
	signal fork18_validArray_0 : std_logic;
	signal fork18_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal fork18_nReadyArray_1 : std_logic;
	signal fork18_validArray_1 : std_logic;
	signal fork18_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal fork18_nReadyArray_2 : std_logic;
	signal fork18_validArray_2 : std_logic;
	signal fork18_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal cond_br6_clk : std_logic;
	signal cond_br6_rst : std_logic;
	signal cond_br6_dataInArray_0 : std_logic_vector(5 downto 0);
	signal cond_br6_dataInArray_1 : std_logic_vector(0 downto 0);
	signal cond_br6_pValidArray_0 : std_logic;
	signal cond_br6_pValidArray_1 : std_logic;
	signal cond_br6_readyArray_0 : std_logic;
	signal cond_br6_readyArray_1 : std_logic;
	signal cond_br6_nReadyArray_0 : std_logic;
	signal cond_br6_validArray_0 : std_logic;
	signal cond_br6_dataOutArray_0 : std_logic_vector(5 downto 0);
	signal cond_br6_nReadyArray_1 : std_logic;
	signal cond_br6_validArray_1 : std_logic;
	signal cond_br6_dataOutArray_1 : std_logic_vector(5 downto 0);

	signal sink2_clk : std_logic;
	signal sink2_rst : std_logic;
	signal sink2_dataInArray_0 : std_logic_vector(5 downto 0);
	signal sink2_pValidArray_0 : std_logic;
	signal sink2_readyArray_0 : std_logic;

	signal cond_br20_clk : std_logic;
	signal cond_br20_rst : std_logic;
	signal cond_br20_dataInArray_0 : std_logic_vector(0 downto 0);
	signal cond_br20_dataInArray_1 : std_logic_vector(0 downto 0);
	signal cond_br20_pValidArray_0 : std_logic;
	signal cond_br20_pValidArray_1 : std_logic;
	signal cond_br20_readyArray_0 : std_logic;
	signal cond_br20_readyArray_1 : std_logic;
	signal cond_br20_nReadyArray_0 : std_logic;
	signal cond_br20_validArray_0 : std_logic;
	signal cond_br20_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal cond_br20_nReadyArray_1 : std_logic;
	signal cond_br20_validArray_1 : std_logic;
	signal cond_br20_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal sink3_clk : std_logic;
	signal sink3_rst : std_logic;
	signal sink3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink3_pValidArray_0 : std_logic;
	signal sink3_readyArray_0 : std_logic;

	signal buffer4_clk : std_logic;
	signal buffer4_rst : std_logic;
	signal buffer4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal buffer4_pValidArray_0 : std_logic;
	signal buffer4_readyArray_0 : std_logic;
	signal buffer4_nReadyArray_0 : std_logic;
	signal buffer4_validArray_0 : std_logic;
	signal buffer4_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cond_br21_clk : std_logic;
	signal cond_br21_rst : std_logic;
	signal cond_br21_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cond_br21_dataInArray_1 : std_logic_vector(0 downto 0);
	signal cond_br21_pValidArray_0 : std_logic;
	signal cond_br21_pValidArray_1 : std_logic;
	signal cond_br21_readyArray_0 : std_logic;
	signal cond_br21_readyArray_1 : std_logic;
	signal cond_br21_nReadyArray_0 : std_logic;
	signal cond_br21_validArray_0 : std_logic;
	signal cond_br21_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal cond_br21_nReadyArray_1 : std_logic;
	signal cond_br21_validArray_1 : std_logic;
	signal cond_br21_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal sink4_clk : std_logic;
	signal sink4_rst : std_logic;
	signal sink4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink4_pValidArray_0 : std_logic;
	signal sink4_readyArray_0 : std_logic;

	signal buffer9_clk : std_logic;
	signal buffer9_rst : std_logic;
	signal buffer9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal buffer9_pValidArray_0 : std_logic;
	signal buffer9_readyArray_0 : std_logic;
	signal buffer9_nReadyArray_0 : std_logic;
	signal buffer9_validArray_0 : std_logic;
	signal buffer9_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal d_return0_clk : std_logic;
	signal d_return0_rst : std_logic;
	signal d_return0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal d_return0_pValidArray_0 : std_logic;
	signal d_return0_readyArray_0 : std_logic;
	signal d_return0_nReadyArray_0 : std_logic;
	signal d_return0_validArray_0 : std_logic;
	signal d_return0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal end0_clk : std_logic;
	signal end0_rst : std_logic;
	signal end0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal end0_dataInArray_1 : std_logic_vector(0 downto 0);
	signal end0_dataInArray_2 : std_logic_vector(0 downto 0);
	signal end0_dataInArray_3 : std_logic_vector(31 downto 0);
	signal end0_pValidArray_0 : std_logic;
	signal end0_pValidArray_1 : std_logic;
	signal end0_pValidArray_2 : std_logic;
	signal end0_pValidArray_3 : std_logic;
	signal end0_readyArray_0 : std_logic;
	signal end0_readyArray_1 : std_logic;
	signal end0_readyArray_2 : std_logic;
	signal end0_readyArray_3 : std_logic;
	signal end0_nReadyArray_0 : std_logic;
	signal end0_validArray_0 : std_logic;
	signal end0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal end0_validArray_1 :  std_logic;
	signal end0_dataOutArray_1 :  std_logic_vector (31 downto 0);
	signal end0_nReadyArray_1 :  std_logic;

begin


	start_0_clk <= clk;
	start_0_rst <= rst;
	start_0_pValidArray_0 <= start_valid;
	start_ready <= start_0_readyArray_0;
	fork0_pValidArray_0 <= start_0_validArray_0;
	start_0_nReadyArray_0 <= fork0_readyArray_0;
	fork0_dataInArray_0 <= std_logic_vector (resize(unsigned(start_0_dataOutArray_0),fork0_dataInArray_0'length));

	mem_controller0_clk <= clk;
	mem_controller0_rst <= rst;
	sol_ce0 <= mem_controller0_we0_ce0;
	sol_we0 <= mem_controller0_we0_ce0;
	end0_pValidArray_0 <= mem_controller0_validArray_0;
	mem_controller0_nReadyArray_0 <= end0_readyArray_0;
	end0_dataInArray_0 <= std_logic_vector (resize(unsigned(mem_controller0_dataOutArray_0),end0_dataInArray_0'length));

	mem_controller1_clk <= clk;
	mem_controller1_rst <= rst;
	filter_ce0 <= mem_controller1_we0_ce0;
	filter_we0 <= mem_controller1_we0_ce0;
	mc_load0_pValidArray_0 <= mem_controller1_validArray_0;
	mem_controller1_nReadyArray_0 <= mc_load0_readyArray_0;
	mc_load0_dataInArray_0 <= std_logic_vector (resize(unsigned(mem_controller1_dataOutArray_0),mc_load0_dataInArray_0'length));
	end0_pValidArray_1 <= mem_controller1_validArray_1;
	mem_controller1_nReadyArray_1 <= end0_readyArray_1;
	end0_dataInArray_1 <= std_logic_vector (resize(unsigned(mem_controller1_dataOutArray_1),end0_dataInArray_1'length));

	mem_controller2_clk <= clk;
	mem_controller2_rst <= rst;
	orig_ce0 <= mem_controller2_we0_ce0;
	orig_we0 <= mem_controller2_we0_ce0;
	mc_load1_pValidArray_0 <= mem_controller2_validArray_0;
	mem_controller2_nReadyArray_0 <= mc_load1_readyArray_0;
	mc_load1_dataInArray_0 <= std_logic_vector (resize(unsigned(mem_controller2_dataOutArray_0),mc_load1_dataInArray_0'length));
	end0_pValidArray_2 <= mem_controller2_validArray_1;
	mem_controller2_nReadyArray_1 <= end0_readyArray_2;
	end0_dataInArray_2 <= std_logic_vector (resize(unsigned(mem_controller2_dataOutArray_1),end0_dataInArray_2'length));

	fork0_clk <= clk;
	fork0_rst <= rst;
	control_merge0_pValidArray_1 <= fork0_validArray_0;
	fork0_nReadyArray_0 <= control_merge0_readyArray_1;
	control_merge0_dataInArray_1 <= std_logic_vector (resize(unsigned(fork0_dataOutArray_0),control_merge0_dataInArray_1'length));
	constant0_pValidArray_0 <= fork0_validArray_1;
	fork0_nReadyArray_1 <= constant0_readyArray_0;
	constant0_dataInArray_0 <= "0";

	constant0_clk <= clk;
	constant0_rst <= rst;
	extsi0_pValidArray_0 <= constant0_validArray_0;
	constant0_nReadyArray_0 <= extsi0_readyArray_0;
	extsi0_dataInArray_0 <= std_logic_vector (resize(unsigned(constant0_dataOutArray_0),extsi0_dataInArray_0'length));

	extsi0_clk <= clk;
	extsi0_rst <= rst;
	mux0_pValidArray_2 <= extsi0_validArray_0;
	extsi0_nReadyArray_0 <= mux0_readyArray_2;
	mux0_dataInArray_2 <= std_logic_vector (resize(unsigned(extsi0_dataOutArray_0),mux0_dataInArray_2'length));

	mux0_clk <= clk;
	mux0_rst <= rst;
	buffer14_pValidArray_0 <= mux0_validArray_0;
	mux0_nReadyArray_0 <= buffer14_readyArray_0;
	buffer14_dataInArray_0 <= std_logic_vector (resize(unsigned(mux0_dataOutArray_0),buffer14_dataInArray_0'length));

	control_merge0_clk <= clk;
	control_merge0_rst <= rst;
	buffer7_pValidArray_0 <= control_merge0_validArray_0;
	control_merge0_nReadyArray_0 <= buffer7_readyArray_0;
	buffer7_dataInArray_0 <= std_logic_vector (resize(unsigned(control_merge0_dataOutArray_0),buffer7_dataInArray_0'length));
	mux0_pValidArray_0 <= control_merge0_validArray_1;
	control_merge0_nReadyArray_1 <= mux0_readyArray_0;
	mux0_dataInArray_0 <= std_logic_vector (resize(unsigned(control_merge0_dataOutArray_1),mux0_dataInArray_0'length));

	buffer7_clk <= clk;
	buffer7_rst <= rst;
	fork1_pValidArray_0 <= buffer7_validArray_0;
	buffer7_nReadyArray_0 <= fork1_readyArray_0;
	fork1_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer7_dataOutArray_0),fork1_dataInArray_0'length));

	fork1_clk <= clk;
	fork1_rst <= rst;
	constant1_pValidArray_0 <= fork1_validArray_0;
	fork1_nReadyArray_0 <= constant1_readyArray_0;
	constant1_dataInArray_0 <= "0";
	control_merge1_pValidArray_1 <= fork1_validArray_1;
	fork1_nReadyArray_1 <= control_merge1_readyArray_1;
	control_merge1_dataInArray_1 <= std_logic_vector (resize(unsigned(fork1_dataOutArray_1),control_merge1_dataInArray_1'length));

	constant1_clk <= clk;
	constant1_rst <= rst;
	fork2_pValidArray_0 <= constant1_validArray_0;
	constant1_nReadyArray_0 <= fork2_readyArray_0;
	fork2_dataInArray_0 <= std_logic_vector (resize(unsigned(constant1_dataOutArray_0),fork2_dataInArray_0'length));

	fork2_clk <= clk;
	fork2_rst <= rst;
	extsi1_pValidArray_0 <= fork2_validArray_0;
	fork2_nReadyArray_0 <= extsi1_readyArray_0;
	extsi1_dataInArray_0 <= std_logic_vector (resize(unsigned(fork2_dataOutArray_0),extsi1_dataInArray_0'length));
	extsi10_pValidArray_0 <= fork2_validArray_1;
	fork2_nReadyArray_1 <= extsi10_readyArray_0;
	extsi10_dataInArray_0 <= std_logic_vector (resize(unsigned(fork2_dataOutArray_1),extsi10_dataInArray_0'length));

	extsi1_clk <= clk;
	extsi1_rst <= rst;
	mux1_pValidArray_2 <= extsi1_validArray_0;
	extsi1_nReadyArray_0 <= mux1_readyArray_2;
	mux1_dataInArray_2 <= std_logic_vector (resize(unsigned(extsi1_dataOutArray_0),mux1_dataInArray_2'length));

	extsi10_clk <= clk;
	extsi10_rst <= rst;
	mux2_pValidArray_2 <= extsi10_validArray_0;
	extsi10_nReadyArray_0 <= mux2_readyArray_2;
	mux2_dataInArray_2 <= std_logic_vector (resize(unsigned(extsi10_dataOutArray_0),mux2_dataInArray_2'length));

	mux1_clk <= clk;
	mux1_rst <= rst;
	mux6_pValidArray_2 <= mux1_validArray_0;
	mux1_nReadyArray_0 <= mux6_readyArray_2;
	mux6_dataInArray_2 <= std_logic_vector (resize(unsigned(mux1_dataOutArray_0),mux6_dataInArray_2'length));

	buffer8_clk <= clk;
	buffer8_rst <= rst;
	mux2_pValidArray_0 <= buffer8_validArray_0;
	buffer8_nReadyArray_0 <= mux2_readyArray_0;
	mux2_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer8_dataOutArray_0),mux2_dataInArray_0'length));

	mux2_clk <= clk;
	mux2_rst <= rst;
	mux5_pValidArray_2 <= mux2_validArray_0;
	mux2_nReadyArray_0 <= mux5_readyArray_2;
	mux5_dataInArray_2 <= std_logic_vector (resize(unsigned(mux2_dataOutArray_0),mux5_dataInArray_2'length));

	buffer14_clk <= clk;
	buffer14_rst <= rst;
	mux3_pValidArray_2 <= buffer14_validArray_0;
	buffer14_nReadyArray_0 <= mux3_readyArray_2;
	mux3_dataInArray_2 <= std_logic_vector (resize(unsigned(buffer14_dataOutArray_0),mux3_dataInArray_2'length));

	mux3_clk <= clk;
	mux3_rst <= rst;
	mux4_pValidArray_2 <= mux3_validArray_0;
	mux3_nReadyArray_0 <= mux4_readyArray_2;
	mux4_dataInArray_2 <= std_logic_vector (resize(unsigned(mux3_dataOutArray_0),mux4_dataInArray_2'length));

	control_merge1_clk <= clk;
	control_merge1_rst <= rst;
	fork4_pValidArray_0 <= control_merge1_validArray_0;
	control_merge1_nReadyArray_0 <= fork4_readyArray_0;
	fork4_dataInArray_0 <= std_logic_vector (resize(unsigned(control_merge1_dataOutArray_0),fork4_dataInArray_0'length));
	fork3_pValidArray_0 <= control_merge1_validArray_1;
	control_merge1_nReadyArray_1 <= fork3_readyArray_0;
	fork3_dataInArray_0 <= std_logic_vector (resize(unsigned(control_merge1_dataOutArray_1),fork3_dataInArray_0'length));

	fork3_clk <= clk;
	fork3_rst <= rst;
	mux3_pValidArray_0 <= fork3_validArray_0;
	fork3_nReadyArray_0 <= mux3_readyArray_0;
	mux3_dataInArray_0 <= std_logic_vector (resize(unsigned(fork3_dataOutArray_0),mux3_dataInArray_0'length));
	mux1_pValidArray_0 <= fork3_validArray_1;
	fork3_nReadyArray_1 <= mux1_readyArray_0;
	mux1_dataInArray_0 <= std_logic_vector (resize(unsigned(fork3_dataOutArray_1),mux1_dataInArray_0'length));
	buffer8_pValidArray_0 <= fork3_validArray_2;
	fork3_nReadyArray_2 <= buffer8_readyArray_0;
	buffer8_dataInArray_0 <= std_logic_vector (resize(unsigned(fork3_dataOutArray_2),buffer8_dataInArray_0'length));

	fork4_clk <= clk;
	fork4_rst <= rst;
	constant4_pValidArray_0 <= fork4_validArray_0;
	fork4_nReadyArray_0 <= constant4_readyArray_0;
	constant4_dataInArray_0 <= "0";
	control_merge2_pValidArray_1 <= fork4_validArray_1;
	fork4_nReadyArray_1 <= control_merge2_readyArray_1;
	control_merge2_dataInArray_1 <= std_logic_vector (resize(unsigned(fork4_dataOutArray_1),control_merge2_dataInArray_1'length));

	constant4_clk <= clk;
	constant4_rst <= rst;
	extsi2_pValidArray_0 <= constant4_validArray_0;
	constant4_nReadyArray_0 <= extsi2_readyArray_0;
	extsi2_dataInArray_0 <= std_logic_vector (resize(unsigned(constant4_dataOutArray_0),extsi2_dataInArray_0'length));

	extsi2_clk <= clk;
	extsi2_rst <= rst;
	mux8_pValidArray_2 <= extsi2_validArray_0;
	extsi2_nReadyArray_0 <= mux8_readyArray_2;
	mux8_dataInArray_2 <= std_logic_vector (resize(unsigned(extsi2_dataOutArray_0),mux8_dataInArray_2'length));

	mux8_clk <= clk;
	mux8_rst <= rst;
	buffer10_pValidArray_0 <= mux8_validArray_0;
	mux8_nReadyArray_0 <= buffer10_readyArray_0;
	buffer10_dataInArray_0 <= std_logic_vector (resize(unsigned(mux8_dataOutArray_0),buffer10_dataInArray_0'length));

	buffer10_clk <= clk;
	buffer10_rst <= rst;
	fork5_pValidArray_0 <= buffer10_validArray_0;
	buffer10_nReadyArray_0 <= fork5_readyArray_0;
	fork5_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer10_dataOutArray_0),fork5_dataInArray_0'length));

	fork5_clk <= clk;
	fork5_rst <= rst;
	buffer0_pValidArray_0 <= fork5_validArray_0;
	fork5_nReadyArray_0 <= buffer0_readyArray_0;
	buffer0_dataInArray_0 <= std_logic_vector (resize(unsigned(fork5_dataOutArray_0),buffer0_dataInArray_0'length));
	buffer6_pValidArray_0 <= fork5_validArray_1;
	fork5_nReadyArray_1 <= buffer6_readyArray_0;
	buffer6_dataInArray_0 <= std_logic_vector (resize(unsigned(fork5_dataOutArray_1),buffer6_dataInArray_0'length));
	extsi13_pValidArray_0 <= fork5_validArray_2;
	fork5_nReadyArray_2 <= extsi13_readyArray_0;
	extsi13_dataInArray_0 <= std_logic_vector (resize(unsigned(fork5_dataOutArray_2),extsi13_dataInArray_0'length));

	buffer0_clk <= clk;
	buffer0_rst <= rst;
	extsi11_pValidArray_0 <= buffer0_validArray_0;
	buffer0_nReadyArray_0 <= extsi11_readyArray_0;
	extsi11_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer0_dataOutArray_0),extsi11_dataInArray_0'length));

	extsi11_clk <= clk;
	extsi11_rst <= rst;
	addi3_pValidArray_0 <= extsi11_validArray_0;
	extsi11_nReadyArray_0 <= addi3_readyArray_0;
	addi3_dataInArray_0 <= std_logic_vector (resize(unsigned(extsi11_dataOutArray_0),addi3_dataInArray_0'length));

	buffer6_clk <= clk;
	buffer6_rst <= rst;
	extsi12_pValidArray_0 <= buffer6_validArray_0;
	buffer6_nReadyArray_0 <= extsi12_readyArray_0;
	extsi12_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer6_dataOutArray_0),extsi12_dataInArray_0'length));

	extsi12_clk <= clk;
	extsi12_rst <= rst;
	addi2_pValidArray_0 <= extsi12_validArray_0;
	extsi12_nReadyArray_0 <= addi2_readyArray_0;
	addi2_dataInArray_0 <= std_logic_vector (resize(unsigned(extsi12_dataOutArray_0),addi2_dataInArray_0'length));

	extsi13_clk <= clk;
	extsi13_rst <= rst;
	addi8_pValidArray_0 <= extsi13_validArray_0;
	extsi13_nReadyArray_0 <= addi8_readyArray_0;
	addi8_dataInArray_0 <= std_logic_vector (resize(unsigned(extsi13_dataOutArray_0),addi8_dataInArray_0'length));

	buffer32_clk <= clk;
	buffer32_rst <= rst;
	mux5_pValidArray_0 <= buffer32_validArray_0;
	buffer32_nReadyArray_0 <= mux5_readyArray_0;
	mux5_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer32_dataOutArray_0),mux5_dataInArray_0'length));

	mux5_clk <= clk;
	mux5_rst <= rst;
	buffer27_pValidArray_0 <= mux5_validArray_0;
	mux5_nReadyArray_0 <= buffer27_readyArray_0;
	buffer27_dataInArray_0 <= std_logic_vector (resize(unsigned(mux5_dataOutArray_0),buffer27_dataInArray_0'length));

	mux4_clk <= clk;
	mux4_rst <= rst;
	buffer20_pValidArray_0 <= mux4_validArray_0;
	mux4_nReadyArray_0 <= buffer20_readyArray_0;
	buffer20_dataInArray_0 <= std_logic_vector (resize(unsigned(mux4_dataOutArray_0),buffer20_dataInArray_0'length));

	buffer20_clk <= clk;
	buffer20_rst <= rst;
	fork6_pValidArray_0 <= buffer20_validArray_0;
	buffer20_nReadyArray_0 <= fork6_readyArray_0;
	fork6_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer20_dataOutArray_0),fork6_dataInArray_0'length));

	fork6_clk <= clk;
	fork6_rst <= rst;
	cond_br1_pValidArray_0 <= fork6_validArray_0;
	fork6_nReadyArray_0 <= cond_br1_readyArray_0;
	cond_br1_dataInArray_0 <= std_logic_vector (resize(unsigned(fork6_dataOutArray_0),cond_br1_dataInArray_0'length));
	extsi14_pValidArray_0 <= fork6_validArray_1;
	fork6_nReadyArray_1 <= extsi14_readyArray_0;
	extsi14_dataInArray_0 <= std_logic_vector (resize(unsigned(fork6_dataOutArray_1),extsi14_dataInArray_0'length));

	extsi14_clk <= clk;
	extsi14_rst <= rst;
	addi3_pValidArray_1 <= extsi14_validArray_0;
	extsi14_nReadyArray_0 <= addi3_readyArray_1;
	addi3_dataInArray_1 <= std_logic_vector (resize(unsigned(extsi14_dataOutArray_0),addi3_dataInArray_1'length));

	mux6_clk <= clk;
	mux6_rst <= rst;
	buffer22_pValidArray_0 <= mux6_validArray_0;
	mux6_nReadyArray_0 <= buffer22_readyArray_0;
	buffer22_dataInArray_0 <= std_logic_vector (resize(unsigned(mux6_dataOutArray_0),buffer22_dataInArray_0'length));

	buffer22_clk <= clk;
	buffer22_rst <= rst;
	fork7_pValidArray_0 <= buffer22_validArray_0;
	buffer22_nReadyArray_0 <= fork7_readyArray_0;
	fork7_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer22_dataOutArray_0),fork7_dataInArray_0'length));

	fork7_clk <= clk;
	fork7_rst <= rst;
	buffer31_pValidArray_0 <= fork7_validArray_0;
	fork7_nReadyArray_0 <= buffer31_readyArray_0;
	buffer31_dataInArray_0 <= std_logic_vector (resize(unsigned(fork7_dataOutArray_0),buffer31_dataInArray_0'length));
	extsi15_pValidArray_0 <= fork7_validArray_1;
	fork7_nReadyArray_1 <= extsi15_readyArray_0;
	extsi15_dataInArray_0 <= std_logic_vector (resize(unsigned(fork7_dataOutArray_1),extsi15_dataInArray_0'length));
	extsi3_pValidArray_0 <= fork7_validArray_2;
	fork7_nReadyArray_2 <= extsi3_readyArray_0;
	extsi3_dataInArray_0 <= std_logic_vector (resize(unsigned(fork7_dataOutArray_2),extsi3_dataInArray_0'length));
	extsi16_pValidArray_0 <= fork7_validArray_3;
	fork7_nReadyArray_3 <= extsi16_readyArray_0;
	extsi16_dataInArray_0 <= std_logic_vector (resize(unsigned(fork7_dataOutArray_3),extsi16_dataInArray_0'length));

	extsi15_clk <= clk;
	extsi15_rst <= rst;
	muli1_pValidArray_0 <= extsi15_validArray_0;
	extsi15_nReadyArray_0 <= muli1_readyArray_0;
	muli1_dataInArray_0 <= std_logic_vector (resize(unsigned(extsi15_dataOutArray_0),muli1_dataInArray_0'length));

	extsi3_clk <= clk;
	extsi3_rst <= rst;
	buffer17_pValidArray_0 <= extsi3_validArray_0;
	extsi3_nReadyArray_0 <= buffer17_readyArray_0;
	buffer17_dataInArray_0 <= std_logic_vector (resize(unsigned(extsi3_dataOutArray_0),buffer17_dataInArray_0'length));

	extsi16_clk <= clk;
	extsi16_rst <= rst;
	shli0_pValidArray_0 <= extsi16_validArray_0;
	extsi16_nReadyArray_0 <= shli0_readyArray_0;
	shli0_dataInArray_0 <= std_logic_vector (resize(unsigned(extsi16_dataOutArray_0),shli0_dataInArray_0'length));

	control_merge2_clk <= clk;
	control_merge2_rst <= rst;
	buffer25_pValidArray_0 <= control_merge2_validArray_0;
	control_merge2_nReadyArray_0 <= buffer25_readyArray_0;
	buffer25_dataInArray_0 <= std_logic_vector (resize(unsigned(control_merge2_dataOutArray_0),buffer25_dataInArray_0'length));
	fork8_pValidArray_0 <= control_merge2_validArray_1;
	control_merge2_nReadyArray_1 <= fork8_readyArray_0;
	fork8_dataInArray_0 <= std_logic_vector (resize(unsigned(control_merge2_dataOutArray_1),fork8_dataInArray_0'length));

	fork8_clk <= clk;
	fork8_rst <= rst;
	mux4_pValidArray_0 <= fork8_validArray_0;
	fork8_nReadyArray_0 <= mux4_readyArray_0;
	mux4_dataInArray_0 <= std_logic_vector (resize(unsigned(fork8_dataOutArray_0),mux4_dataInArray_0'length));
	mux6_pValidArray_0 <= fork8_validArray_1;
	fork8_nReadyArray_1 <= mux6_readyArray_0;
	mux6_dataInArray_0 <= std_logic_vector (resize(unsigned(fork8_dataOutArray_1),mux6_dataInArray_0'length));
	mux8_pValidArray_0 <= fork8_validArray_2;
	fork8_nReadyArray_2 <= mux8_readyArray_0;
	mux8_dataInArray_0 <= std_logic_vector (resize(unsigned(fork8_dataOutArray_2),mux8_dataInArray_0'length));
	buffer32_pValidArray_0 <= fork8_validArray_3;
	fork8_nReadyArray_3 <= buffer32_readyArray_0;
	buffer32_dataInArray_0 <= std_logic_vector (resize(unsigned(fork8_dataOutArray_3),buffer32_dataInArray_0'length));

	source0_clk <= clk;
	source0_rst <= rst;
	constant5_pValidArray_0 <= source0_validArray_0;
	source0_nReadyArray_0 <= constant5_readyArray_0;
	constant5_dataInArray_0 <= "011110";

	constant5_clk <= clk;
	constant5_rst <= rst;
	extsi17_pValidArray_0 <= constant5_validArray_0;
	constant5_nReadyArray_0 <= extsi17_readyArray_0;
	extsi17_dataInArray_0 <= std_logic_vector (resize(unsigned(constant5_dataOutArray_0),extsi17_dataInArray_0'length));

	extsi17_clk <= clk;
	extsi17_rst <= rst;
	muli1_pValidArray_1 <= extsi17_validArray_0;
	extsi17_nReadyArray_0 <= muli1_readyArray_1;
	muli1_dataInArray_1 <= std_logic_vector (resize(unsigned(extsi17_dataOutArray_0),muli1_dataInArray_1'length));

	source1_clk <= clk;
	source1_rst <= rst;
	constant12_pValidArray_0 <= source1_validArray_0;
	source1_nReadyArray_0 <= constant12_readyArray_0;
	constant12_dataInArray_0 <= "011";

	constant12_clk <= clk;
	constant12_rst <= rst;
	extsi18_pValidArray_0 <= constant12_validArray_0;
	constant12_nReadyArray_0 <= extsi18_readyArray_0;
	extsi18_dataInArray_0 <= std_logic_vector (resize(unsigned(constant12_dataOutArray_0),extsi18_dataInArray_0'length));

	extsi18_clk <= clk;
	extsi18_rst <= rst;
	buffer11_pValidArray_0 <= extsi18_validArray_0;
	extsi18_nReadyArray_0 <= buffer11_readyArray_0;
	buffer11_dataInArray_0 <= std_logic_vector (resize(unsigned(extsi18_dataOutArray_0),buffer11_dataInArray_0'length));

	source2_clk <= clk;
	source2_rst <= rst;
	constant13_pValidArray_0 <= source2_validArray_0;
	source2_nReadyArray_0 <= constant13_readyArray_0;
	constant13_dataInArray_0 <= "01";

	constant13_clk <= clk;
	constant13_rst <= rst;
	fork9_pValidArray_0 <= constant13_validArray_0;
	constant13_nReadyArray_0 <= fork9_readyArray_0;
	fork9_dataInArray_0 <= std_logic_vector (resize(unsigned(constant13_dataOutArray_0),fork9_dataInArray_0'length));

	fork9_clk <= clk;
	fork9_rst <= rst;
	extui0_pValidArray_0 <= fork9_validArray_0;
	fork9_nReadyArray_0 <= extui0_readyArray_0;
	extui0_dataInArray_0 <= std_logic_vector (resize(unsigned(fork9_dataOutArray_0),extui0_dataInArray_0'length));
	extsi19_pValidArray_0 <= fork9_validArray_1;
	fork9_nReadyArray_1 <= extsi19_readyArray_0;
	extsi19_dataInArray_0 <= std_logic_vector (resize(unsigned(fork9_dataOutArray_1),extsi19_dataInArray_0'length));

	extui0_clk <= clk;
	extui0_rst <= rst;
	shli0_pValidArray_1 <= extui0_validArray_0;
	extui0_nReadyArray_0 <= shli0_readyArray_1;
	shli0_dataInArray_1 <= std_logic_vector (resize(unsigned(extui0_dataOutArray_0),shli0_dataInArray_1'length));

	extsi19_clk <= clk;
	extsi19_rst <= rst;
	addi8_pValidArray_1 <= extsi19_validArray_0;
	extsi19_nReadyArray_0 <= addi8_readyArray_1;
	addi8_dataInArray_1 <= std_logic_vector (resize(unsigned(extsi19_dataOutArray_0),addi8_dataInArray_1'length));

	shli0_clk <= clk;
	shli0_rst <= rst;
	buffer19_pValidArray_0 <= shli0_validArray_0;
	shli0_nReadyArray_0 <= buffer19_readyArray_0;
	buffer19_dataInArray_0 <= std_logic_vector (resize(unsigned(shli0_dataOutArray_0),buffer19_dataInArray_0'length));

	buffer19_clk <= clk;
	buffer19_rst <= rst;
	extsi20_pValidArray_0 <= buffer19_validArray_0;
	buffer19_nReadyArray_0 <= extsi20_readyArray_0;
	extsi20_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer19_dataOutArray_0),extsi20_dataInArray_0'length));

	extsi20_clk <= clk;
	extsi20_rst <= rst;
	addi1_pValidArray_1 <= extsi20_validArray_0;
	extsi20_nReadyArray_0 <= addi1_readyArray_1;
	addi1_dataInArray_1 <= std_logic_vector (resize(unsigned(extsi20_dataOutArray_0),addi1_dataInArray_1'length));

	buffer17_clk <= clk;
	buffer17_rst <= rst;
	addi1_pValidArray_0 <= buffer17_validArray_0;
	buffer17_nReadyArray_0 <= addi1_readyArray_0;
	addi1_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer17_dataOutArray_0),addi1_dataInArray_0'length));

	addi1_clk <= clk;
	addi1_rst <= rst;
	extsi21_pValidArray_0 <= addi1_validArray_0;
	addi1_nReadyArray_0 <= extsi21_readyArray_0;
	extsi21_dataInArray_0 <= std_logic_vector (resize(unsigned(addi1_dataOutArray_0),extsi21_dataInArray_0'length));

	extsi21_clk <= clk;
	extsi21_rst <= rst;
	buffer15_pValidArray_0 <= extsi21_validArray_0;
	extsi21_nReadyArray_0 <= buffer15_readyArray_0;
	buffer15_dataInArray_0 <= std_logic_vector (resize(unsigned(extsi21_dataOutArray_0),buffer15_dataInArray_0'length));

	buffer15_clk <= clk;
	buffer15_rst <= rst;
	addi2_pValidArray_1 <= buffer15_validArray_0;
	buffer15_nReadyArray_0 <= addi2_readyArray_1;
	addi2_dataInArray_1 <= std_logic_vector (resize(unsigned(buffer15_dataOutArray_0),addi2_dataInArray_1'length));

	addi2_clk <= clk;
	addi2_rst <= rst;
	extsi22_pValidArray_0 <= addi2_validArray_0;
	addi2_nReadyArray_0 <= extsi22_readyArray_0;
	extsi22_dataInArray_0 <= std_logic_vector (resize(unsigned(addi2_dataOutArray_0),extsi22_dataInArray_0'length));

	extsi22_clk <= clk;
	extsi22_rst <= rst;
	mc_load0_pValidArray_1 <= extsi22_validArray_0;
	extsi22_nReadyArray_0 <= mc_load0_readyArray_1;
	mc_load0_dataInArray_1 <= std_logic_vector (resize(unsigned(extsi22_dataOutArray_0),mc_load0_dataInArray_1'length));

	mc_load0_clk <= clk;
	mc_load0_rst <= rst;
	muli0_pValidArray_0 <= mc_load0_validArray_0;
	mc_load0_nReadyArray_0 <= muli0_readyArray_0;
	muli0_dataInArray_0 <= std_logic_vector (resize(unsigned(mc_load0_dataOutArray_0),muli0_dataInArray_0'length));
	mem_controller1_pValidArray_0 <= mc_load0_validArray_1;
	mc_load0_nReadyArray_1 <= mem_controller1_readyArray_0;
	mem_controller1_dataInArray_0 <= std_logic_vector (resize(unsigned(mc_load0_dataOutArray_1),mem_controller1_dataInArray_0'length));

	addi3_clk <= clk;
	addi3_rst <= rst;
	extsi23_pValidArray_0 <= addi3_validArray_0;
	addi3_nReadyArray_0 <= extsi23_readyArray_0;
	extsi23_dataInArray_0 <= std_logic_vector (resize(unsigned(addi3_dataOutArray_0),extsi23_dataInArray_0'length));

	extsi23_clk <= clk;
	extsi23_rst <= rst;
	buffer28_pValidArray_0 <= extsi23_validArray_0;
	extsi23_nReadyArray_0 <= buffer28_readyArray_0;
	buffer28_dataInArray_0 <= std_logic_vector (resize(unsigned(extsi23_dataOutArray_0),buffer28_dataInArray_0'length));

	muli1_clk <= clk;
	muli1_rst <= rst;
	extsi24_pValidArray_0 <= muli1_validArray_0;
	muli1_nReadyArray_0 <= extsi24_readyArray_0;
	extsi24_dataInArray_0 <= std_logic_vector (resize(unsigned(muli1_dataOutArray_0),extsi24_dataInArray_0'length));

	extsi24_clk <= clk;
	extsi24_rst <= rst;
	addi4_pValidArray_1 <= extsi24_validArray_0;
	extsi24_nReadyArray_0 <= addi4_readyArray_1;
	addi4_dataInArray_1 <= std_logic_vector (resize(unsigned(extsi24_dataOutArray_0),addi4_dataInArray_1'length));

	buffer28_clk <= clk;
	buffer28_rst <= rst;
	addi4_pValidArray_0 <= buffer28_validArray_0;
	buffer28_nReadyArray_0 <= addi4_readyArray_0;
	addi4_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer28_dataOutArray_0),addi4_dataInArray_0'length));

	addi4_clk <= clk;
	addi4_rst <= rst;
	extsi25_pValidArray_0 <= addi4_validArray_0;
	addi4_nReadyArray_0 <= extsi25_readyArray_0;
	extsi25_dataInArray_0 <= std_logic_vector (resize(unsigned(addi4_dataOutArray_0),extsi25_dataInArray_0'length));

	extsi25_clk <= clk;
	extsi25_rst <= rst;
	mc_load1_pValidArray_1 <= extsi25_validArray_0;
	extsi25_nReadyArray_0 <= mc_load1_readyArray_1;
	mc_load1_dataInArray_1 <= std_logic_vector (resize(unsigned(extsi25_dataOutArray_0),mc_load1_dataInArray_1'length));

	mc_load1_clk <= clk;
	mc_load1_rst <= rst;
	muli0_pValidArray_1 <= mc_load1_validArray_0;
	mc_load1_nReadyArray_0 <= muli0_readyArray_1;
	muli0_dataInArray_1 <= std_logic_vector (resize(unsigned(mc_load1_dataOutArray_0),muli0_dataInArray_1'length));
	mem_controller2_pValidArray_0 <= mc_load1_validArray_1;
	mc_load1_nReadyArray_1 <= mem_controller2_readyArray_0;
	mem_controller2_dataInArray_0 <= std_logic_vector (resize(unsigned(mc_load1_dataOutArray_1),mem_controller2_dataInArray_0'length));

	muli0_clk <= clk;
	muli0_rst <= rst;
	addi0_pValidArray_1 <= muli0_validArray_0;
	muli0_nReadyArray_0 <= addi0_readyArray_1;
	addi0_dataInArray_1 <= std_logic_vector (resize(unsigned(muli0_dataOutArray_0),addi0_dataInArray_1'length));

	buffer27_clk <= clk;
	buffer27_rst <= rst;
	addi0_pValidArray_0 <= buffer27_validArray_0;
	buffer27_nReadyArray_0 <= addi0_readyArray_0;
	addi0_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer27_dataOutArray_0),addi0_dataInArray_0'length));

	addi0_clk <= clk;
	addi0_rst <= rst;
	cond_br4_pValidArray_0 <= addi0_validArray_0;
	addi0_nReadyArray_0 <= cond_br4_readyArray_0;
	cond_br4_dataInArray_0 <= std_logic_vector (resize(unsigned(addi0_dataOutArray_0),cond_br4_dataInArray_0'length));

	addi8_clk <= clk;
	addi8_rst <= rst;
	buffer12_pValidArray_0 <= addi8_validArray_0;
	addi8_nReadyArray_0 <= buffer12_readyArray_0;
	buffer12_dataInArray_0 <= std_logic_vector (resize(unsigned(addi8_dataOutArray_0),buffer12_dataInArray_0'length));

	buffer12_clk <= clk;
	buffer12_rst <= rst;
	fork10_pValidArray_0 <= buffer12_validArray_0;
	buffer12_nReadyArray_0 <= fork10_readyArray_0;
	fork10_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer12_dataOutArray_0),fork10_dataInArray_0'length));

	fork10_clk <= clk;
	fork10_rst <= rst;
	trunci0_pValidArray_0 <= fork10_validArray_0;
	fork10_nReadyArray_0 <= trunci0_readyArray_0;
	trunci0_dataInArray_0 <= std_logic_vector (resize(unsigned(fork10_dataOutArray_0),trunci0_dataInArray_0'length));
	cmpi0_pValidArray_0 <= fork10_validArray_1;
	fork10_nReadyArray_1 <= cmpi0_readyArray_0;
	cmpi0_dataInArray_0 <= std_logic_vector (resize(unsigned(fork10_dataOutArray_1),cmpi0_dataInArray_0'length));

	trunci0_clk <= clk;
	trunci0_rst <= rst;
	cond_br0_pValidArray_0 <= trunci0_validArray_0;
	trunci0_nReadyArray_0 <= cond_br0_readyArray_0;
	cond_br0_dataInArray_0 <= std_logic_vector (resize(unsigned(trunci0_dataOutArray_0),cond_br0_dataInArray_0'length));

	buffer11_clk <= clk;
	buffer11_rst <= rst;
	cmpi0_pValidArray_1 <= buffer11_validArray_0;
	buffer11_nReadyArray_0 <= cmpi0_readyArray_1;
	cmpi0_dataInArray_1 <= std_logic_vector (resize(unsigned(buffer11_dataOutArray_0),cmpi0_dataInArray_1'length));

	cmpi0_clk <= clk;
	cmpi0_rst <= rst;
	fork11_pValidArray_0 <= cmpi0_validArray_0;
	cmpi0_nReadyArray_0 <= fork11_readyArray_0;
	fork11_dataInArray_0 <= std_logic_vector (resize(unsigned(cmpi0_dataOutArray_0),fork11_dataInArray_0'length));

	fork11_clk <= clk;
	fork11_rst <= rst;
	cond_br0_pValidArray_1 <= fork11_validArray_0;
	fork11_nReadyArray_0 <= cond_br0_readyArray_1;
	cond_br0_dataInArray_1 <= std_logic_vector (resize(unsigned(fork11_dataOutArray_0),cond_br0_dataInArray_1'length));
	cond_br1_pValidArray_1 <= fork11_validArray_1;
	fork11_nReadyArray_1 <= cond_br1_readyArray_1;
	cond_br1_dataInArray_1 <= std_logic_vector (resize(unsigned(fork11_dataOutArray_1),cond_br1_dataInArray_1'length));
	cond_br2_pValidArray_1 <= fork11_validArray_2;
	fork11_nReadyArray_2 <= cond_br2_readyArray_1;
	cond_br2_dataInArray_1 <= std_logic_vector (resize(unsigned(fork11_dataOutArray_2),cond_br2_dataInArray_1'length));
	buffer13_pValidArray_0 <= fork11_validArray_3;
	fork11_nReadyArray_3 <= buffer13_readyArray_0;
	buffer13_dataInArray_0 <= std_logic_vector (resize(unsigned(fork11_dataOutArray_3),buffer13_dataInArray_0'length));
	cond_br7_pValidArray_1 <= fork11_validArray_4;
	fork11_nReadyArray_4 <= cond_br7_readyArray_1;
	cond_br7_dataInArray_1 <= std_logic_vector (resize(unsigned(fork11_dataOutArray_4),cond_br7_dataInArray_1'length));

	cond_br0_clk <= clk;
	cond_br0_rst <= rst;
	mux8_pValidArray_1 <= cond_br0_validArray_0;
	cond_br0_nReadyArray_0 <= mux8_readyArray_1;
	mux8_dataInArray_1 <= std_logic_vector (resize(unsigned(cond_br0_dataOutArray_0),mux8_dataInArray_1'length));
	sink0_pValidArray_0 <= cond_br0_validArray_1;
	cond_br0_nReadyArray_1 <= sink0_readyArray_0;
	sink0_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br0_dataOutArray_1),sink0_dataInArray_0'length));

	sink0_clk <= clk;
	sink0_rst <= rst;

	buffer13_clk <= clk;
	buffer13_rst <= rst;
	cond_br4_pValidArray_1 <= buffer13_validArray_0;
	buffer13_nReadyArray_0 <= cond_br4_readyArray_1;
	cond_br4_dataInArray_1 <= std_logic_vector (resize(unsigned(buffer13_dataOutArray_0),cond_br4_dataInArray_1'length));

	cond_br4_clk <= clk;
	cond_br4_rst <= rst;
	mux5_pValidArray_1 <= cond_br4_validArray_0;
	cond_br4_nReadyArray_0 <= mux5_readyArray_1;
	mux5_dataInArray_1 <= std_logic_vector (resize(unsigned(cond_br4_dataOutArray_0),mux5_dataInArray_1'length));
	buffer23_pValidArray_0 <= cond_br4_validArray_1;
	cond_br4_nReadyArray_1 <= buffer23_readyArray_0;
	buffer23_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br4_dataOutArray_1),buffer23_dataInArray_0'length));

	cond_br1_clk <= clk;
	cond_br1_rst <= rst;
	mux4_pValidArray_1 <= cond_br1_validArray_0;
	cond_br1_nReadyArray_0 <= mux4_readyArray_1;
	mux4_dataInArray_1 <= std_logic_vector (resize(unsigned(cond_br1_dataOutArray_0),mux4_dataInArray_1'length));
	buffer5_pValidArray_0 <= cond_br1_validArray_1;
	cond_br1_nReadyArray_1 <= buffer5_readyArray_0;
	buffer5_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br1_dataOutArray_1),buffer5_dataInArray_0'length));

	buffer31_clk <= clk;
	buffer31_rst <= rst;
	cond_br2_pValidArray_0 <= buffer31_validArray_0;
	buffer31_nReadyArray_0 <= cond_br2_readyArray_0;
	cond_br2_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer31_dataOutArray_0),cond_br2_dataInArray_0'length));

	cond_br2_clk <= clk;
	cond_br2_rst <= rst;
	mux6_pValidArray_1 <= cond_br2_validArray_0;
	cond_br2_nReadyArray_0 <= mux6_readyArray_1;
	mux6_dataInArray_1 <= std_logic_vector (resize(unsigned(cond_br2_dataOutArray_0),mux6_dataInArray_1'length));
	extsi4_pValidArray_0 <= cond_br2_validArray_1;
	cond_br2_nReadyArray_1 <= extsi4_readyArray_0;
	extsi4_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br2_dataOutArray_1),extsi4_dataInArray_0'length));

	buffer25_clk <= clk;
	buffer25_rst <= rst;
	cond_br7_pValidArray_0 <= buffer25_validArray_0;
	buffer25_nReadyArray_0 <= cond_br7_readyArray_0;
	cond_br7_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer25_dataOutArray_0),cond_br7_dataInArray_0'length));

	cond_br7_clk <= clk;
	cond_br7_rst <= rst;
	control_merge2_pValidArray_0 <= cond_br7_validArray_0;
	cond_br7_nReadyArray_0 <= control_merge2_readyArray_0;
	control_merge2_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br7_dataOutArray_0),control_merge2_dataInArray_0'length));
	buffer2_pValidArray_0 <= cond_br7_validArray_1;
	cond_br7_nReadyArray_1 <= buffer2_readyArray_0;
	buffer2_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br7_dataOutArray_1),buffer2_dataInArray_0'length));

	extsi4_clk <= clk;
	extsi4_rst <= rst;
	buffer16_pValidArray_0 <= extsi4_validArray_0;
	extsi4_nReadyArray_0 <= buffer16_readyArray_0;
	buffer16_dataInArray_0 <= std_logic_vector (resize(unsigned(extsi4_dataOutArray_0),buffer16_dataInArray_0'length));

	source3_clk <= clk;
	source3_rst <= rst;
	constant14_pValidArray_0 <= source3_validArray_0;
	source3_nReadyArray_0 <= constant14_readyArray_0;
	constant14_dataInArray_0 <= "011";

	constant14_clk <= clk;
	constant14_rst <= rst;
	extsi5_pValidArray_0 <= constant14_validArray_0;
	constant14_nReadyArray_0 <= extsi5_readyArray_0;
	extsi5_dataInArray_0 <= std_logic_vector (resize(unsigned(constant14_dataOutArray_0),extsi5_dataInArray_0'length));

	extsi5_clk <= clk;
	extsi5_rst <= rst;
	cmpi1_pValidArray_1 <= extsi5_validArray_0;
	extsi5_nReadyArray_0 <= cmpi1_readyArray_1;
	cmpi1_dataInArray_1 <= std_logic_vector (resize(unsigned(extsi5_dataOutArray_0),cmpi1_dataInArray_1'length));

	source4_clk <= clk;
	source4_rst <= rst;
	constant15_pValidArray_0 <= source4_validArray_0;
	source4_nReadyArray_0 <= constant15_readyArray_0;
	constant15_dataInArray_0 <= "01";

	constant15_clk <= clk;
	constant15_rst <= rst;
	extsi26_pValidArray_0 <= constant15_validArray_0;
	constant15_nReadyArray_0 <= extsi26_readyArray_0;
	extsi26_dataInArray_0 <= std_logic_vector (resize(unsigned(constant15_dataOutArray_0),extsi26_dataInArray_0'length));

	extsi26_clk <= clk;
	extsi26_rst <= rst;
	buffer18_pValidArray_0 <= extsi26_validArray_0;
	extsi26_nReadyArray_0 <= buffer18_readyArray_0;
	buffer18_dataInArray_0 <= std_logic_vector (resize(unsigned(extsi26_dataOutArray_0),buffer18_dataInArray_0'length));

	buffer16_clk <= clk;
	buffer16_rst <= rst;
	addi5_pValidArray_0 <= buffer16_validArray_0;
	buffer16_nReadyArray_0 <= addi5_readyArray_0;
	addi5_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer16_dataOutArray_0),addi5_dataInArray_0'length));

	buffer18_clk <= clk;
	buffer18_rst <= rst;
	addi5_pValidArray_1 <= buffer18_validArray_0;
	buffer18_nReadyArray_0 <= addi5_readyArray_1;
	addi5_dataInArray_1 <= std_logic_vector (resize(unsigned(buffer18_dataOutArray_0),addi5_dataInArray_1'length));

	addi5_clk <= clk;
	addi5_rst <= rst;
	fork12_pValidArray_0 <= addi5_validArray_0;
	addi5_nReadyArray_0 <= fork12_readyArray_0;
	fork12_dataInArray_0 <= std_logic_vector (resize(unsigned(addi5_dataOutArray_0),fork12_dataInArray_0'length));

	fork12_clk <= clk;
	fork12_rst <= rst;
	buffer3_pValidArray_0 <= fork12_validArray_0;
	fork12_nReadyArray_0 <= buffer3_readyArray_0;
	buffer3_dataInArray_0 <= std_logic_vector (resize(unsigned(fork12_dataOutArray_0),buffer3_dataInArray_0'length));
	cmpi1_pValidArray_0 <= fork12_validArray_1;
	fork12_nReadyArray_1 <= cmpi1_readyArray_0;
	cmpi1_dataInArray_0 <= std_logic_vector (resize(unsigned(fork12_dataOutArray_1),cmpi1_dataInArray_0'length));

	buffer3_clk <= clk;
	buffer3_rst <= rst;
	trunci1_pValidArray_0 <= buffer3_validArray_0;
	buffer3_nReadyArray_0 <= trunci1_readyArray_0;
	trunci1_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer3_dataOutArray_0),trunci1_dataInArray_0'length));

	trunci1_clk <= clk;
	trunci1_rst <= rst;
	cond_br3_pValidArray_0 <= trunci1_validArray_0;
	trunci1_nReadyArray_0 <= cond_br3_readyArray_0;
	cond_br3_dataInArray_0 <= std_logic_vector (resize(unsigned(trunci1_dataOutArray_0),cond_br3_dataInArray_0'length));

	cmpi1_clk <= clk;
	cmpi1_rst <= rst;
	buffer21_pValidArray_0 <= cmpi1_validArray_0;
	cmpi1_nReadyArray_0 <= buffer21_readyArray_0;
	buffer21_dataInArray_0 <= std_logic_vector (resize(unsigned(cmpi1_dataOutArray_0),buffer21_dataInArray_0'length));

	buffer21_clk <= clk;
	buffer21_rst <= rst;
	fork13_pValidArray_0 <= buffer21_validArray_0;
	buffer21_nReadyArray_0 <= fork13_readyArray_0;
	fork13_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer21_dataOutArray_0),fork13_dataInArray_0'length));

	fork13_clk <= clk;
	fork13_rst <= rst;
	cond_br3_pValidArray_1 <= fork13_validArray_0;
	fork13_nReadyArray_0 <= cond_br3_readyArray_1;
	cond_br3_dataInArray_1 <= std_logic_vector (resize(unsigned(fork13_dataOutArray_0),cond_br3_dataInArray_1'length));
	cond_br5_pValidArray_1 <= fork13_validArray_1;
	fork13_nReadyArray_1 <= cond_br5_readyArray_1;
	cond_br5_dataInArray_1 <= std_logic_vector (resize(unsigned(fork13_dataOutArray_1),cond_br5_dataInArray_1'length));
	buffer29_pValidArray_0 <= fork13_validArray_2;
	fork13_nReadyArray_2 <= buffer29_readyArray_0;
	buffer29_dataInArray_0 <= std_logic_vector (resize(unsigned(fork13_dataOutArray_2),buffer29_dataInArray_0'length));
	cond_br15_pValidArray_1 <= fork13_validArray_3;
	fork13_nReadyArray_3 <= cond_br15_readyArray_1;
	cond_br15_dataInArray_1 <= std_logic_vector (resize(unsigned(fork13_dataOutArray_3),cond_br15_dataInArray_1'length));

	cond_br3_clk <= clk;
	cond_br3_rst <= rst;
	mux1_pValidArray_1 <= cond_br3_validArray_0;
	cond_br3_nReadyArray_0 <= mux1_readyArray_1;
	mux1_dataInArray_1 <= std_logic_vector (resize(unsigned(cond_br3_dataOutArray_0),mux1_dataInArray_1'length));
	sink1_pValidArray_0 <= cond_br3_validArray_1;
	cond_br3_nReadyArray_1 <= sink1_readyArray_0;
	sink1_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br3_dataOutArray_1),sink1_dataInArray_0'length));

	sink1_clk <= clk;
	sink1_rst <= rst;

	buffer23_clk <= clk;
	buffer23_rst <= rst;
	cond_br13_pValidArray_0 <= buffer23_validArray_0;
	buffer23_nReadyArray_0 <= cond_br13_readyArray_0;
	cond_br13_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer23_dataOutArray_0),cond_br13_dataInArray_0'length));

	buffer29_clk <= clk;
	buffer29_rst <= rst;
	cond_br13_pValidArray_1 <= buffer29_validArray_0;
	buffer29_nReadyArray_0 <= cond_br13_readyArray_1;
	cond_br13_dataInArray_1 <= std_logic_vector (resize(unsigned(buffer29_dataOutArray_0),cond_br13_dataInArray_1'length));

	cond_br13_clk <= clk;
	cond_br13_rst <= rst;
	mux2_pValidArray_1 <= cond_br13_validArray_0;
	cond_br13_nReadyArray_0 <= mux2_readyArray_1;
	mux2_dataInArray_1 <= std_logic_vector (resize(unsigned(cond_br13_dataOutArray_0),mux2_dataInArray_1'length));
	fork15_pValidArray_0 <= cond_br13_validArray_1;
	cond_br13_nReadyArray_1 <= fork15_readyArray_0;
	fork15_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br13_dataOutArray_1),fork15_dataInArray_0'length));

	buffer5_clk <= clk;
	buffer5_rst <= rst;
	cond_br5_pValidArray_0 <= buffer5_validArray_0;
	buffer5_nReadyArray_0 <= cond_br5_readyArray_0;
	cond_br5_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer5_dataOutArray_0),cond_br5_dataInArray_0'length));

	cond_br5_clk <= clk;
	cond_br5_rst <= rst;
	mux3_pValidArray_1 <= cond_br5_validArray_0;
	cond_br5_nReadyArray_0 <= mux3_readyArray_1;
	mux3_dataInArray_1 <= std_logic_vector (resize(unsigned(cond_br5_dataOutArray_0),mux3_dataInArray_1'length));
	fork14_pValidArray_0 <= cond_br5_validArray_1;
	cond_br5_nReadyArray_1 <= fork14_readyArray_0;
	fork14_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br5_dataOutArray_1),fork14_dataInArray_0'length));

	buffer2_clk <= clk;
	buffer2_rst <= rst;
	cond_br15_pValidArray_0 <= buffer2_validArray_0;
	buffer2_nReadyArray_0 <= cond_br15_readyArray_0;
	cond_br15_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer2_dataOutArray_0),cond_br15_dataInArray_0'length));

	cond_br15_clk <= clk;
	cond_br15_rst <= rst;
	control_merge1_pValidArray_0 <= cond_br15_validArray_0;
	cond_br15_nReadyArray_0 <= control_merge1_readyArray_0;
	control_merge1_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br15_dataOutArray_0),control_merge1_dataInArray_0'length));
	buffer30_pValidArray_0 <= cond_br15_validArray_1;
	cond_br15_nReadyArray_1 <= buffer30_readyArray_0;
	buffer30_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br15_dataOutArray_1),buffer30_dataInArray_0'length));

	fork14_clk <= clk;
	fork14_rst <= rst;
	extsi6_pValidArray_0 <= fork14_validArray_0;
	fork14_nReadyArray_0 <= extsi6_readyArray_0;
	extsi6_dataInArray_0 <= std_logic_vector (resize(unsigned(fork14_dataOutArray_0),extsi6_dataInArray_0'length));
	buffer24_pValidArray_0 <= fork14_validArray_1;
	fork14_nReadyArray_1 <= buffer24_readyArray_0;
	buffer24_dataInArray_0 <= std_logic_vector (resize(unsigned(fork14_dataOutArray_1),buffer24_dataInArray_0'length));

	extsi6_clk <= clk;
	extsi6_rst <= rst;
	addi6_pValidArray_0 <= extsi6_validArray_0;
	extsi6_nReadyArray_0 <= addi6_readyArray_0;
	addi6_dataInArray_0 <= std_logic_vector (resize(unsigned(extsi6_dataOutArray_0),addi6_dataInArray_0'length));

	buffer24_clk <= clk;
	buffer24_rst <= rst;
	extsi27_pValidArray_0 <= buffer24_validArray_0;
	buffer24_nReadyArray_0 <= extsi27_readyArray_0;
	extsi27_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer24_dataOutArray_0),extsi27_dataInArray_0'length));

	extsi27_clk <= clk;
	extsi27_rst <= rst;
	mc_store0_pValidArray_1 <= extsi27_validArray_0;
	extsi27_nReadyArray_0 <= mc_store0_readyArray_1;
	mc_store0_dataInArray_1 <= std_logic_vector (resize(unsigned(extsi27_dataOutArray_0),mc_store0_dataInArray_1'length));

	fork15_clk <= clk;
	fork15_rst <= rst;
	cond_br21_pValidArray_0 <= fork15_validArray_0;
	fork15_nReadyArray_0 <= cond_br21_readyArray_0;
	cond_br21_dataInArray_0 <= std_logic_vector (resize(unsigned(fork15_dataOutArray_0),cond_br21_dataInArray_0'length));
	mc_store0_pValidArray_0 <= fork15_validArray_1;
	fork15_nReadyArray_1 <= mc_store0_readyArray_0;
	mc_store0_dataInArray_0 <= std_logic_vector (resize(unsigned(fork15_dataOutArray_1),mc_store0_dataInArray_0'length));

	buffer30_clk <= clk;
	buffer30_rst <= rst;
	fork16_pValidArray_0 <= buffer30_validArray_0;
	buffer30_nReadyArray_0 <= fork16_readyArray_0;
	fork16_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer30_dataOutArray_0),fork16_dataInArray_0'length));

	fork16_clk <= clk;
	fork16_rst <= rst;
	cond_br20_pValidArray_0 <= fork16_validArray_0;
	fork16_nReadyArray_0 <= cond_br20_readyArray_0;
	cond_br20_dataInArray_0 <= std_logic_vector (resize(unsigned(fork16_dataOutArray_0),cond_br20_dataInArray_0'length));
	constant16_pValidArray_0 <= fork16_validArray_1;
	fork16_nReadyArray_1 <= constant16_readyArray_0;
	constant16_dataInArray_0 <= "01";

	constant16_clk <= clk;
	constant16_rst <= rst;
	extsi7_pValidArray_0 <= constant16_validArray_0;
	constant16_nReadyArray_0 <= extsi7_readyArray_0;
	extsi7_dataInArray_0 <= std_logic_vector (resize(unsigned(constant16_dataOutArray_0),extsi7_dataInArray_0'length));

	extsi7_clk <= clk;
	extsi7_rst <= rst;
	mem_controller0_pValidArray_0 <= extsi7_validArray_0;
	extsi7_nReadyArray_0 <= mem_controller0_readyArray_0;
	mem_controller0_dataInArray_0 <= std_logic_vector (resize(unsigned(extsi7_dataOutArray_0),mem_controller0_dataInArray_0'length));

	source5_clk <= clk;
	source5_rst <= rst;
	constant17_pValidArray_0 <= source5_validArray_0;
	source5_nReadyArray_0 <= constant17_readyArray_0;
	constant17_dataInArray_0 <= "011100";

	constant17_clk <= clk;
	constant17_rst <= rst;
	extsi8_pValidArray_0 <= constant17_validArray_0;
	constant17_nReadyArray_0 <= extsi8_readyArray_0;
	extsi8_dataInArray_0 <= std_logic_vector (resize(unsigned(constant17_dataOutArray_0),extsi8_dataInArray_0'length));

	extsi8_clk <= clk;
	extsi8_rst <= rst;
	buffer1_pValidArray_0 <= extsi8_validArray_0;
	extsi8_nReadyArray_0 <= buffer1_readyArray_0;
	buffer1_dataInArray_0 <= std_logic_vector (resize(unsigned(extsi8_dataOutArray_0),buffer1_dataInArray_0'length));

	source6_clk <= clk;
	source6_rst <= rst;
	constant18_pValidArray_0 <= source6_validArray_0;
	source6_nReadyArray_0 <= constant18_readyArray_0;
	constant18_dataInArray_0 <= "01";

	constant18_clk <= clk;
	constant18_rst <= rst;
	extsi28_pValidArray_0 <= constant18_validArray_0;
	constant18_nReadyArray_0 <= extsi28_readyArray_0;
	extsi28_dataInArray_0 <= std_logic_vector (resize(unsigned(constant18_dataOutArray_0),extsi28_dataInArray_0'length));

	extsi28_clk <= clk;
	extsi28_rst <= rst;
	addi6_pValidArray_1 <= extsi28_validArray_0;
	extsi28_nReadyArray_0 <= addi6_readyArray_1;
	addi6_dataInArray_1 <= std_logic_vector (resize(unsigned(extsi28_dataOutArray_0),addi6_dataInArray_1'length));

	mc_store0_clk <= clk;
	mc_store0_rst <= rst;
	mem_controller0_pValidArray_2 <= mc_store0_validArray_0;
	mc_store0_nReadyArray_0 <= mem_controller0_readyArray_2;
	mem_controller0_dataInArray_2 <= std_logic_vector (resize(unsigned(mc_store0_dataOutArray_0),mem_controller0_dataInArray_2'length));
	mem_controller0_pValidArray_1 <= mc_store0_validArray_1;
	mc_store0_nReadyArray_1 <= mem_controller0_readyArray_1;
	mem_controller0_dataInArray_1 <= std_logic_vector (resize(unsigned(mc_store0_dataOutArray_1),mem_controller0_dataInArray_1'length));

	addi6_clk <= clk;
	addi6_rst <= rst;
	buffer26_pValidArray_0 <= addi6_validArray_0;
	addi6_nReadyArray_0 <= buffer26_readyArray_0;
	buffer26_dataInArray_0 <= std_logic_vector (resize(unsigned(addi6_dataOutArray_0),buffer26_dataInArray_0'length));

	buffer26_clk <= clk;
	buffer26_rst <= rst;
	fork17_pValidArray_0 <= buffer26_validArray_0;
	buffer26_nReadyArray_0 <= fork17_readyArray_0;
	fork17_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer26_dataOutArray_0),fork17_dataInArray_0'length));

	fork17_clk <= clk;
	fork17_rst <= rst;
	trunci2_pValidArray_0 <= fork17_validArray_0;
	fork17_nReadyArray_0 <= trunci2_readyArray_0;
	trunci2_dataInArray_0 <= std_logic_vector (resize(unsigned(fork17_dataOutArray_0),trunci2_dataInArray_0'length));
	cmpi2_pValidArray_0 <= fork17_validArray_1;
	fork17_nReadyArray_1 <= cmpi2_readyArray_0;
	cmpi2_dataInArray_0 <= std_logic_vector (resize(unsigned(fork17_dataOutArray_1),cmpi2_dataInArray_0'length));

	trunci2_clk <= clk;
	trunci2_rst <= rst;
	cond_br6_pValidArray_0 <= trunci2_validArray_0;
	trunci2_nReadyArray_0 <= cond_br6_readyArray_0;
	cond_br6_dataInArray_0 <= std_logic_vector (resize(unsigned(trunci2_dataOutArray_0),cond_br6_dataInArray_0'length));

	buffer1_clk <= clk;
	buffer1_rst <= rst;
	cmpi2_pValidArray_1 <= buffer1_validArray_0;
	buffer1_nReadyArray_0 <= cmpi2_readyArray_1;
	cmpi2_dataInArray_1 <= std_logic_vector (resize(unsigned(buffer1_dataOutArray_0),cmpi2_dataInArray_1'length));

	cmpi2_clk <= clk;
	cmpi2_rst <= rst;
	fork18_pValidArray_0 <= cmpi2_validArray_0;
	cmpi2_nReadyArray_0 <= fork18_readyArray_0;
	fork18_dataInArray_0 <= std_logic_vector (resize(unsigned(cmpi2_dataOutArray_0),fork18_dataInArray_0'length));

	fork18_clk <= clk;
	fork18_rst <= rst;
	cond_br6_pValidArray_1 <= fork18_validArray_0;
	fork18_nReadyArray_0 <= cond_br6_readyArray_1;
	cond_br6_dataInArray_1 <= std_logic_vector (resize(unsigned(fork18_dataOutArray_0),cond_br6_dataInArray_1'length));
	cond_br20_pValidArray_1 <= fork18_validArray_1;
	fork18_nReadyArray_1 <= cond_br20_readyArray_1;
	cond_br20_dataInArray_1 <= std_logic_vector (resize(unsigned(fork18_dataOutArray_1),cond_br20_dataInArray_1'length));
	buffer4_pValidArray_0 <= fork18_validArray_2;
	fork18_nReadyArray_2 <= buffer4_readyArray_0;
	buffer4_dataInArray_0 <= std_logic_vector (resize(unsigned(fork18_dataOutArray_2),buffer4_dataInArray_0'length));

	cond_br6_clk <= clk;
	cond_br6_rst <= rst;
	mux0_pValidArray_1 <= cond_br6_validArray_0;
	cond_br6_nReadyArray_0 <= mux0_readyArray_1;
	mux0_dataInArray_1 <= std_logic_vector (resize(unsigned(cond_br6_dataOutArray_0),mux0_dataInArray_1'length));
	sink2_pValidArray_0 <= cond_br6_validArray_1;
	cond_br6_nReadyArray_1 <= sink2_readyArray_0;
	sink2_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br6_dataOutArray_1),sink2_dataInArray_0'length));

	sink2_clk <= clk;
	sink2_rst <= rst;

	cond_br20_clk <= clk;
	cond_br20_rst <= rst;
	control_merge0_pValidArray_0 <= cond_br20_validArray_0;
	cond_br20_nReadyArray_0 <= control_merge0_readyArray_0;
	control_merge0_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br20_dataOutArray_0),control_merge0_dataInArray_0'length));
	sink3_pValidArray_0 <= cond_br20_validArray_1;
	cond_br20_nReadyArray_1 <= sink3_readyArray_0;
	sink3_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br20_dataOutArray_1),sink3_dataInArray_0'length));

	sink3_clk <= clk;
	sink3_rst <= rst;

	buffer4_clk <= clk;
	buffer4_rst <= rst;
	cond_br21_pValidArray_1 <= buffer4_validArray_0;
	buffer4_nReadyArray_0 <= cond_br21_readyArray_1;
	cond_br21_dataInArray_1 <= std_logic_vector (resize(unsigned(buffer4_dataOutArray_0),cond_br21_dataInArray_1'length));

	cond_br21_clk <= clk;
	cond_br21_rst <= rst;
	sink4_pValidArray_0 <= cond_br21_validArray_0;
	cond_br21_nReadyArray_0 <= sink4_readyArray_0;
	sink4_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br21_dataOutArray_0),sink4_dataInArray_0'length));
	buffer9_pValidArray_0 <= cond_br21_validArray_1;
	cond_br21_nReadyArray_1 <= buffer9_readyArray_0;
	buffer9_dataInArray_0 <= std_logic_vector (resize(unsigned(cond_br21_dataOutArray_1),buffer9_dataInArray_0'length));

	sink4_clk <= clk;
	sink4_rst <= rst;

	buffer9_clk <= clk;
	buffer9_rst <= rst;
	d_return0_pValidArray_0 <= buffer9_validArray_0;
	buffer9_nReadyArray_0 <= d_return0_readyArray_0;
	d_return0_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer9_dataOutArray_0),d_return0_dataInArray_0'length));

	d_return0_clk <= clk;
	d_return0_rst <= rst;
	end0_pValidArray_3 <= d_return0_validArray_0;
	d_return0_nReadyArray_0 <= end0_readyArray_3;
	end0_dataInArray_3 <= std_logic_vector (resize(unsigned(d_return0_dataOutArray_0),end0_dataInArray_3'length));

	end0_clk <= clk;
	end0_rst <= rst;
	end_valid <= end0_validArray_0;
	end_out <= end0_dataOutArray_0;
	end0_nReadyArray_0 <= end_ready;

start_0: entity work.start_node(arch) generic map (1,1,1,1)
port map (
	clk => start_0_clk,
	rst => start_0_rst,
	dataInArray(0) => start_0_dataInArray_0,
	pValidArray(0) => start_0_pValidArray_0,
	readyArray(0) => start_0_readyArray_0,
	nReadyArray(0) => start_0_nReadyArray_0,
	validArray(0) => start_0_validArray_0,
	dataOutArray(0) => start_0_dataOutArray_0
);

mem_controller0: entity work.MemCont(arch) generic map (32,32,1,1,1)
port map (
	clk => mem_controller0_clk,
	rst => mem_controller0_rst,
	io_storeDataOut => sol_dout0,
	io_storeAddrOut => sol_address0,
	io_storeEnable => mem_controller0_we0_ce0,
	io_loadDataIn => sol_din1,
	io_loadAddrOut => sol_address1,
	io_loadEnable => sol_ce1,
	io_bbReadyToPrevs(0) => mem_controller0_readyArray_0,
	io_bbpValids(0) => mem_controller0_pValidArray_0,
	io_bb_stCountArray(0) => mem_controller0_dataInArray_0,
	io_rdPortsPrev_ready(0) => mem_controller0_readyArray_3,
	io_rdPortsPrev_valid(0) => mem_controller0_pValidArray_3,
	io_rdPortsPrev_bits(0) => mem_controller0_dataInArray_3,
	io_wrAddrPorts_ready(0) => mem_controller0_readyArray_1,
	io_wrAddrPorts_valid(0) => mem_controller0_pValidArray_1,
	io_wrAddrPorts_bits(0) => mem_controller0_dataInArray_1,
	io_wrDataPorts_ready(0) => mem_controller0_readyArray_2,
	io_wrDataPorts_valid(0) => mem_controller0_pValidArray_2,
	io_wrDataPorts_bits(0) => mem_controller0_dataInArray_2,
	io_rdPortsNext_ready(0) => mem_controller0_nReadyArray_1,
	io_rdPortsNext_valid(0) => mem_controller0_validArray_1,
	io_rdPortsNext_bits(0) => mem_controller0_dataOutArray_1,
	io_Empty_Valid => mem_controller0_validArray_0,
	io_Empty_Ready => mem_controller0_nReadyArray_0

);

mem_controller1: entity work.MemCont(arch) generic map (32,32,1,1,1)
port map (
	clk => mem_controller1_clk,
	rst => mem_controller1_rst,
	io_storeDataOut => filter_dout0,
	io_storeAddrOut => filter_address0,
	io_storeEnable => mem_controller1_we0_ce0,
	io_loadDataIn => filter_din1,
	io_loadAddrOut => filter_address1,
	io_loadEnable => filter_ce1,
	io_bbReadyToPrevs(0) => mem_controller1_readyArray_1,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => mem_controller1_readyArray_0,
	io_rdPortsPrev_valid(0) => mem_controller1_pValidArray_0,
	io_rdPortsPrev_bits(0) => mem_controller1_dataInArray_0,
	io_wrAddrPorts_ready(0) => mem_controller1_readyArray_2,
	io_wrAddrPorts_valid(0) => mem_controller1_pValidArray_2,
	io_wrAddrPorts_bits(0) => mem_controller1_dataInArray_2,
	io_wrDataPorts_ready(0) => mem_controller1_readyArray_3,
	io_wrDataPorts_valid(0) => mem_controller1_pValidArray_3,
	io_wrDataPorts_bits(0) => mem_controller1_dataInArray_3,
	io_rdPortsNext_ready(0) => mem_controller1_nReadyArray_0,
	io_rdPortsNext_valid(0) => mem_controller1_validArray_0,
	io_rdPortsNext_bits(0) => mem_controller1_dataOutArray_0,
	io_Empty_Valid => mem_controller1_validArray_1,
	io_Empty_Ready => mem_controller1_nReadyArray_1

);

mem_controller2: entity work.MemCont(arch) generic map (32,32,1,1,1)
port map (
	clk => mem_controller2_clk,
	rst => mem_controller2_rst,
	io_storeDataOut => orig_dout0,
	io_storeAddrOut => orig_address0,
	io_storeEnable => mem_controller2_we0_ce0,
	io_loadDataIn => orig_din1,
	io_loadAddrOut => orig_address1,
	io_loadEnable => orig_ce1,
	io_bbReadyToPrevs(0) => mem_controller2_readyArray_1,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => mem_controller2_readyArray_0,
	io_rdPortsPrev_valid(0) => mem_controller2_pValidArray_0,
	io_rdPortsPrev_bits(0) => mem_controller2_dataInArray_0,
	io_wrAddrPorts_ready(0) => mem_controller2_readyArray_2,
	io_wrAddrPorts_valid(0) => mem_controller2_pValidArray_2,
	io_wrAddrPorts_bits(0) => mem_controller2_dataInArray_2,
	io_wrDataPorts_ready(0) => mem_controller2_readyArray_3,
	io_wrDataPorts_valid(0) => mem_controller2_pValidArray_3,
	io_wrDataPorts_bits(0) => mem_controller2_dataInArray_3,
	io_rdPortsNext_ready(0) => mem_controller2_nReadyArray_0,
	io_rdPortsNext_valid(0) => mem_controller2_validArray_0,
	io_rdPortsNext_bits(0) => mem_controller2_dataOutArray_0,
	io_Empty_Valid => mem_controller2_validArray_1,
	io_Empty_Ready => mem_controller2_nReadyArray_1

);

fork0: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork0_clk,
	rst => fork0_rst,
	dataInArray(0) => fork0_dataInArray_0,
	pValidArray(0) => fork0_pValidArray_0,
	readyArray(0) => fork0_readyArray_0,
	nReadyArray(0) => fork0_nReadyArray_0,
	nReadyArray(1) => fork0_nReadyArray_1,
	validArray(0) => fork0_validArray_0,
	validArray(1) => fork0_validArray_1,
	dataOutArray(0) => fork0_dataOutArray_0,
	dataOutArray(1) => fork0_dataOutArray_1
);

constant0: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => constant0_clk,
	rst => constant0_rst,
	dataInArray(0) => constant0_dataInArray_0,
	pValidArray(0) => constant0_pValidArray_0,
	readyArray(0) => constant0_readyArray_0,
	nReadyArray(0) => constant0_nReadyArray_0,
	validArray(0) => constant0_validArray_0,
	dataOutArray(0) => constant0_dataOutArray_0
);

extsi0: entity work.sext_op(arch) generic map (1,1,1,6)
port map (
	clk => extsi0_clk,
	rst => extsi0_rst,
	dataInArray(0) => extsi0_dataInArray_0,
	pValidArray(0) => extsi0_pValidArray_0,
	readyArray(0) => extsi0_readyArray_0,
	nReadyArray(0) => extsi0_nReadyArray_0,
	validArray(0) => extsi0_validArray_0,
	dataOutArray(0) => extsi0_dataOutArray_0
);

mux0: entity work.Mux(arch) generic map (3,1,6,6,1)
port map (
	clk => mux0_clk,
	rst => mux0_rst,
	Condition(0) => mux0_dataInArray_0,
	dataInArray(0) => mux0_dataInArray_1,
	dataInArray(1) => mux0_dataInArray_2,
	pValidArray(0) => mux0_pValidArray_0,
	pValidArray(1) => mux0_pValidArray_1,
	pValidArray(2) => mux0_pValidArray_2,
	readyArray(0) => mux0_readyArray_0,
	readyArray(1) => mux0_readyArray_1,
	readyArray(2) => mux0_readyArray_2,
	nReadyArray(0) => mux0_nReadyArray_0,
	validArray(0) => mux0_validArray_0,
	dataOutArray(0) => mux0_dataOutArray_0
);

control_merge0: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => control_merge0_clk,
	rst => control_merge0_rst,
	dataInArray(0) => control_merge0_dataInArray_0,
	dataInArray(1) => control_merge0_dataInArray_1,
	pValidArray(0) => control_merge0_pValidArray_0,
	pValidArray(1) => control_merge0_pValidArray_1,
	readyArray(0) => control_merge0_readyArray_0,
	readyArray(1) => control_merge0_readyArray_1,
	nReadyArray(0) => control_merge0_nReadyArray_0,
	nReadyArray(1) => control_merge0_nReadyArray_1,
	validArray(0) => control_merge0_validArray_0,
	validArray(1) => control_merge0_validArray_1,
	dataOutArray(0) => control_merge0_dataOutArray_0,
	Condition(0) => control_merge0_dataOutArray_1
);

buffer7: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => buffer7_clk,
	rst => buffer7_rst,
	dataInArray(0) => buffer7_dataInArray_0,
	pValidArray(0) => buffer7_pValidArray_0,
	readyArray(0) => buffer7_readyArray_0,
	nReadyArray(0) => buffer7_nReadyArray_0,
	validArray(0) => buffer7_validArray_0,
	dataOutArray(0) => buffer7_dataOutArray_0
);

fork1: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork1_clk,
	rst => fork1_rst,
	dataInArray(0) => fork1_dataInArray_0,
	pValidArray(0) => fork1_pValidArray_0,
	readyArray(0) => fork1_readyArray_0,
	nReadyArray(0) => fork1_nReadyArray_0,
	nReadyArray(1) => fork1_nReadyArray_1,
	validArray(0) => fork1_validArray_0,
	validArray(1) => fork1_validArray_1,
	dataOutArray(0) => fork1_dataOutArray_0,
	dataOutArray(1) => fork1_dataOutArray_1
);

constant1: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => constant1_clk,
	rst => constant1_rst,
	dataInArray(0) => constant1_dataInArray_0,
	pValidArray(0) => constant1_pValidArray_0,
	readyArray(0) => constant1_readyArray_0,
	nReadyArray(0) => constant1_nReadyArray_0,
	validArray(0) => constant1_validArray_0,
	dataOutArray(0) => constant1_dataOutArray_0
);

fork2: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork2_clk,
	rst => fork2_rst,
	dataInArray(0) => fork2_dataInArray_0,
	pValidArray(0) => fork2_pValidArray_0,
	readyArray(0) => fork2_readyArray_0,
	nReadyArray(0) => fork2_nReadyArray_0,
	nReadyArray(1) => fork2_nReadyArray_1,
	validArray(0) => fork2_validArray_0,
	validArray(1) => fork2_validArray_1,
	dataOutArray(0) => fork2_dataOutArray_0,
	dataOutArray(1) => fork2_dataOutArray_1
);

extsi1: entity work.sext_op(arch) generic map (1,1,1,3)
port map (
	clk => extsi1_clk,
	rst => extsi1_rst,
	dataInArray(0) => extsi1_dataInArray_0,
	pValidArray(0) => extsi1_pValidArray_0,
	readyArray(0) => extsi1_readyArray_0,
	nReadyArray(0) => extsi1_nReadyArray_0,
	validArray(0) => extsi1_validArray_0,
	dataOutArray(0) => extsi1_dataOutArray_0
);

extsi10: entity work.sext_op(arch) generic map (1,1,1,32)
port map (
	clk => extsi10_clk,
	rst => extsi10_rst,
	dataInArray(0) => extsi10_dataInArray_0,
	pValidArray(0) => extsi10_pValidArray_0,
	readyArray(0) => extsi10_readyArray_0,
	nReadyArray(0) => extsi10_nReadyArray_0,
	validArray(0) => extsi10_validArray_0,
	dataOutArray(0) => extsi10_dataOutArray_0
);

mux1: entity work.Mux(arch) generic map (3,1,3,3,1)
port map (
	clk => mux1_clk,
	rst => mux1_rst,
	Condition(0) => mux1_dataInArray_0,
	dataInArray(0) => mux1_dataInArray_1,
	dataInArray(1) => mux1_dataInArray_2,
	pValidArray(0) => mux1_pValidArray_0,
	pValidArray(1) => mux1_pValidArray_1,
	pValidArray(2) => mux1_pValidArray_2,
	readyArray(0) => mux1_readyArray_0,
	readyArray(1) => mux1_readyArray_1,
	readyArray(2) => mux1_readyArray_2,
	nReadyArray(0) => mux1_nReadyArray_0,
	validArray(0) => mux1_validArray_0,
	dataOutArray(0) => mux1_dataOutArray_0
);

buffer8: entity work.transpFifo(arch) generic map (1,1,1,1,2)
port map (
	clk => buffer8_clk,
	rst => buffer8_rst,
	dataInArray(0) => buffer8_dataInArray_0,
	pValidArray(0) => buffer8_pValidArray_0,
	readyArray(0) => buffer8_readyArray_0,
	nReadyArray(0) => buffer8_nReadyArray_0,
	validArray(0) => buffer8_validArray_0,
	dataOutArray(0) => buffer8_dataOutArray_0
);

mux2: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => mux2_clk,
	rst => mux2_rst,
	Condition(0) => mux2_dataInArray_0,
	dataInArray(0) => mux2_dataInArray_1,
	dataInArray(1) => mux2_dataInArray_2,
	pValidArray(0) => mux2_pValidArray_0,
	pValidArray(1) => mux2_pValidArray_1,
	pValidArray(2) => mux2_pValidArray_2,
	readyArray(0) => mux2_readyArray_0,
	readyArray(1) => mux2_readyArray_1,
	readyArray(2) => mux2_readyArray_2,
	nReadyArray(0) => mux2_nReadyArray_0,
	validArray(0) => mux2_validArray_0,
	dataOutArray(0) => mux2_dataOutArray_0
);

buffer14: entity work.elasticBuffer(arch) generic map (1,1,6,6)
port map (
	clk => buffer14_clk,
	rst => buffer14_rst,
	dataInArray(0) => buffer14_dataInArray_0,
	pValidArray(0) => buffer14_pValidArray_0,
	readyArray(0) => buffer14_readyArray_0,
	nReadyArray(0) => buffer14_nReadyArray_0,
	validArray(0) => buffer14_validArray_0,
	dataOutArray(0) => buffer14_dataOutArray_0
);

mux3: entity work.Mux(arch) generic map (3,1,6,6,1)
port map (
	clk => mux3_clk,
	rst => mux3_rst,
	Condition(0) => mux3_dataInArray_0,
	dataInArray(0) => mux3_dataInArray_1,
	dataInArray(1) => mux3_dataInArray_2,
	pValidArray(0) => mux3_pValidArray_0,
	pValidArray(1) => mux3_pValidArray_1,
	pValidArray(2) => mux3_pValidArray_2,
	readyArray(0) => mux3_readyArray_0,
	readyArray(1) => mux3_readyArray_1,
	readyArray(2) => mux3_readyArray_2,
	nReadyArray(0) => mux3_nReadyArray_0,
	validArray(0) => mux3_validArray_0,
	dataOutArray(0) => mux3_dataOutArray_0
);

control_merge1: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => control_merge1_clk,
	rst => control_merge1_rst,
	dataInArray(0) => control_merge1_dataInArray_0,
	dataInArray(1) => control_merge1_dataInArray_1,
	pValidArray(0) => control_merge1_pValidArray_0,
	pValidArray(1) => control_merge1_pValidArray_1,
	readyArray(0) => control_merge1_readyArray_0,
	readyArray(1) => control_merge1_readyArray_1,
	nReadyArray(0) => control_merge1_nReadyArray_0,
	nReadyArray(1) => control_merge1_nReadyArray_1,
	validArray(0) => control_merge1_validArray_0,
	validArray(1) => control_merge1_validArray_1,
	dataOutArray(0) => control_merge1_dataOutArray_0,
	Condition(0) => control_merge1_dataOutArray_1
);

fork3: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => fork3_clk,
	rst => fork3_rst,
	dataInArray(0) => fork3_dataInArray_0,
	pValidArray(0) => fork3_pValidArray_0,
	readyArray(0) => fork3_readyArray_0,
	nReadyArray(0) => fork3_nReadyArray_0,
	nReadyArray(1) => fork3_nReadyArray_1,
	nReadyArray(2) => fork3_nReadyArray_2,
	validArray(0) => fork3_validArray_0,
	validArray(1) => fork3_validArray_1,
	validArray(2) => fork3_validArray_2,
	dataOutArray(0) => fork3_dataOutArray_0,
	dataOutArray(1) => fork3_dataOutArray_1,
	dataOutArray(2) => fork3_dataOutArray_2
);

fork4: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork4_clk,
	rst => fork4_rst,
	dataInArray(0) => fork4_dataInArray_0,
	pValidArray(0) => fork4_pValidArray_0,
	readyArray(0) => fork4_readyArray_0,
	nReadyArray(0) => fork4_nReadyArray_0,
	nReadyArray(1) => fork4_nReadyArray_1,
	validArray(0) => fork4_validArray_0,
	validArray(1) => fork4_validArray_1,
	dataOutArray(0) => fork4_dataOutArray_0,
	dataOutArray(1) => fork4_dataOutArray_1
);

constant4: entity work.Const(arch) generic map (1,1,1,1)
port map (
	clk => constant4_clk,
	rst => constant4_rst,
	dataInArray(0) => constant4_dataInArray_0,
	pValidArray(0) => constant4_pValidArray_0,
	readyArray(0) => constant4_readyArray_0,
	nReadyArray(0) => constant4_nReadyArray_0,
	validArray(0) => constant4_validArray_0,
	dataOutArray(0) => constant4_dataOutArray_0
);

extsi2: entity work.sext_op(arch) generic map (1,1,1,3)
port map (
	clk => extsi2_clk,
	rst => extsi2_rst,
	dataInArray(0) => extsi2_dataInArray_0,
	pValidArray(0) => extsi2_pValidArray_0,
	readyArray(0) => extsi2_readyArray_0,
	nReadyArray(0) => extsi2_nReadyArray_0,
	validArray(0) => extsi2_validArray_0,
	dataOutArray(0) => extsi2_dataOutArray_0
);

mux8: entity work.Mux(arch) generic map (3,1,3,3,1)
port map (
	clk => mux8_clk,
	rst => mux8_rst,
	Condition(0) => mux8_dataInArray_0,
	dataInArray(0) => mux8_dataInArray_1,
	dataInArray(1) => mux8_dataInArray_2,
	pValidArray(0) => mux8_pValidArray_0,
	pValidArray(1) => mux8_pValidArray_1,
	pValidArray(2) => mux8_pValidArray_2,
	readyArray(0) => mux8_readyArray_0,
	readyArray(1) => mux8_readyArray_1,
	readyArray(2) => mux8_readyArray_2,
	nReadyArray(0) => mux8_nReadyArray_0,
	validArray(0) => mux8_validArray_0,
	dataOutArray(0) => mux8_dataOutArray_0
);

buffer10: entity work.elasticBuffer(arch) generic map (1,1,3,3)
port map (
	clk => buffer10_clk,
	rst => buffer10_rst,
	dataInArray(0) => buffer10_dataInArray_0,
	pValidArray(0) => buffer10_pValidArray_0,
	readyArray(0) => buffer10_readyArray_0,
	nReadyArray(0) => buffer10_nReadyArray_0,
	validArray(0) => buffer10_validArray_0,
	dataOutArray(0) => buffer10_dataOutArray_0
);

fork5: entity work.fork(arch) generic map (1,3,3,3)
port map (
	clk => fork5_clk,
	rst => fork5_rst,
	dataInArray(0) => fork5_dataInArray_0,
	pValidArray(0) => fork5_pValidArray_0,
	readyArray(0) => fork5_readyArray_0,
	nReadyArray(0) => fork5_nReadyArray_0,
	nReadyArray(1) => fork5_nReadyArray_1,
	nReadyArray(2) => fork5_nReadyArray_2,
	validArray(0) => fork5_validArray_0,
	validArray(1) => fork5_validArray_1,
	validArray(2) => fork5_validArray_2,
	dataOutArray(0) => fork5_dataOutArray_0,
	dataOutArray(1) => fork5_dataOutArray_1,
	dataOutArray(2) => fork5_dataOutArray_2
);

buffer0: entity work.TEHB(arch) generic map (1,1,3,3)
port map (
	clk => buffer0_clk,
	rst => buffer0_rst,
	dataInArray(0) => buffer0_dataInArray_0,
	pValidArray(0) => buffer0_pValidArray_0,
	readyArray(0) => buffer0_readyArray_0,
	nReadyArray(0) => buffer0_nReadyArray_0,
	validArray(0) => buffer0_validArray_0,
	dataOutArray(0) => buffer0_dataOutArray_0
);

extsi11: entity work.sext_op(arch) generic map (1,1,3,7)
port map (
	clk => extsi11_clk,
	rst => extsi11_rst,
	dataInArray(0) => extsi11_dataInArray_0,
	pValidArray(0) => extsi11_pValidArray_0,
	readyArray(0) => extsi11_readyArray_0,
	nReadyArray(0) => extsi11_nReadyArray_0,
	validArray(0) => extsi11_validArray_0,
	dataOutArray(0) => extsi11_dataOutArray_0
);

buffer6: entity work.transpFifo(arch) generic map (1,1,3,3,2)
port map (
	clk => buffer6_clk,
	rst => buffer6_rst,
	dataInArray(0) => buffer6_dataInArray_0,
	pValidArray(0) => buffer6_pValidArray_0,
	readyArray(0) => buffer6_readyArray_0,
	nReadyArray(0) => buffer6_nReadyArray_0,
	validArray(0) => buffer6_validArray_0,
	dataOutArray(0) => buffer6_dataOutArray_0
);

extsi12: entity work.sext_op(arch) generic map (1,1,3,6)
port map (
	clk => extsi12_clk,
	rst => extsi12_rst,
	dataInArray(0) => extsi12_dataInArray_0,
	pValidArray(0) => extsi12_pValidArray_0,
	readyArray(0) => extsi12_readyArray_0,
	nReadyArray(0) => extsi12_nReadyArray_0,
	validArray(0) => extsi12_validArray_0,
	dataOutArray(0) => extsi12_dataOutArray_0
);

extsi13: entity work.sext_op(arch) generic map (1,1,3,4)
port map (
	clk => extsi13_clk,
	rst => extsi13_rst,
	dataInArray(0) => extsi13_dataInArray_0,
	pValidArray(0) => extsi13_pValidArray_0,
	readyArray(0) => extsi13_readyArray_0,
	nReadyArray(0) => extsi13_nReadyArray_0,
	validArray(0) => extsi13_validArray_0,
	dataOutArray(0) => extsi13_dataOutArray_0
);

buffer32: entity work.transpFifo(arch) generic map (1,1,1,1,5)
port map (
	clk => buffer32_clk,
	rst => buffer32_rst,
	dataInArray(0) => buffer32_dataInArray_0,
	pValidArray(0) => buffer32_pValidArray_0,
	readyArray(0) => buffer32_readyArray_0,
	nReadyArray(0) => buffer32_nReadyArray_0,
	validArray(0) => buffer32_validArray_0,
	dataOutArray(0) => buffer32_dataOutArray_0
);

mux5: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => mux5_clk,
	rst => mux5_rst,
	Condition(0) => mux5_dataInArray_0,
	dataInArray(0) => mux5_dataInArray_1,
	dataInArray(1) => mux5_dataInArray_2,
	pValidArray(0) => mux5_pValidArray_0,
	pValidArray(1) => mux5_pValidArray_1,
	pValidArray(2) => mux5_pValidArray_2,
	readyArray(0) => mux5_readyArray_0,
	readyArray(1) => mux5_readyArray_1,
	readyArray(2) => mux5_readyArray_2,
	nReadyArray(0) => mux5_nReadyArray_0,
	validArray(0) => mux5_validArray_0,
	dataOutArray(0) => mux5_dataOutArray_0
);

mux4: entity work.Mux(arch) generic map (3,1,6,6,1)
port map (
	clk => mux4_clk,
	rst => mux4_rst,
	Condition(0) => mux4_dataInArray_0,
	dataInArray(0) => mux4_dataInArray_1,
	dataInArray(1) => mux4_dataInArray_2,
	pValidArray(0) => mux4_pValidArray_0,
	pValidArray(1) => mux4_pValidArray_1,
	pValidArray(2) => mux4_pValidArray_2,
	readyArray(0) => mux4_readyArray_0,
	readyArray(1) => mux4_readyArray_1,
	readyArray(2) => mux4_readyArray_2,
	nReadyArray(0) => mux4_nReadyArray_0,
	validArray(0) => mux4_validArray_0,
	dataOutArray(0) => mux4_dataOutArray_0
);

buffer20: entity work.elasticBuffer(arch) generic map (1,1,6,6)
port map (
	clk => buffer20_clk,
	rst => buffer20_rst,
	dataInArray(0) => buffer20_dataInArray_0,
	pValidArray(0) => buffer20_pValidArray_0,
	readyArray(0) => buffer20_readyArray_0,
	nReadyArray(0) => buffer20_nReadyArray_0,
	validArray(0) => buffer20_validArray_0,
	dataOutArray(0) => buffer20_dataOutArray_0
);

fork6: entity work.fork(arch) generic map (1,2,6,6)
port map (
	clk => fork6_clk,
	rst => fork6_rst,
	dataInArray(0) => fork6_dataInArray_0,
	pValidArray(0) => fork6_pValidArray_0,
	readyArray(0) => fork6_readyArray_0,
	nReadyArray(0) => fork6_nReadyArray_0,
	nReadyArray(1) => fork6_nReadyArray_1,
	validArray(0) => fork6_validArray_0,
	validArray(1) => fork6_validArray_1,
	dataOutArray(0) => fork6_dataOutArray_0,
	dataOutArray(1) => fork6_dataOutArray_1
);

extsi14: entity work.sext_op(arch) generic map (1,1,6,7)
port map (
	clk => extsi14_clk,
	rst => extsi14_rst,
	dataInArray(0) => extsi14_dataInArray_0,
	pValidArray(0) => extsi14_pValidArray_0,
	readyArray(0) => extsi14_readyArray_0,
	nReadyArray(0) => extsi14_nReadyArray_0,
	validArray(0) => extsi14_validArray_0,
	dataOutArray(0) => extsi14_dataOutArray_0
);

mux6: entity work.Mux(arch) generic map (3,1,3,3,1)
port map (
	clk => mux6_clk,
	rst => mux6_rst,
	Condition(0) => mux6_dataInArray_0,
	dataInArray(0) => mux6_dataInArray_1,
	dataInArray(1) => mux6_dataInArray_2,
	pValidArray(0) => mux6_pValidArray_0,
	pValidArray(1) => mux6_pValidArray_1,
	pValidArray(2) => mux6_pValidArray_2,
	readyArray(0) => mux6_readyArray_0,
	readyArray(1) => mux6_readyArray_1,
	readyArray(2) => mux6_readyArray_2,
	nReadyArray(0) => mux6_nReadyArray_0,
	validArray(0) => mux6_validArray_0,
	dataOutArray(0) => mux6_dataOutArray_0
);

buffer22: entity work.elasticBuffer(arch) generic map (1,1,3,3)
port map (
	clk => buffer22_clk,
	rst => buffer22_rst,
	dataInArray(0) => buffer22_dataInArray_0,
	pValidArray(0) => buffer22_pValidArray_0,
	readyArray(0) => buffer22_readyArray_0,
	nReadyArray(0) => buffer22_nReadyArray_0,
	validArray(0) => buffer22_validArray_0,
	dataOutArray(0) => buffer22_dataOutArray_0
);

fork7: entity work.fork(arch) generic map (1,4,3,3)
port map (
	clk => fork7_clk,
	rst => fork7_rst,
	dataInArray(0) => fork7_dataInArray_0,
	pValidArray(0) => fork7_pValidArray_0,
	readyArray(0) => fork7_readyArray_0,
	nReadyArray(0) => fork7_nReadyArray_0,
	nReadyArray(1) => fork7_nReadyArray_1,
	nReadyArray(2) => fork7_nReadyArray_2,
	nReadyArray(3) => fork7_nReadyArray_3,
	validArray(0) => fork7_validArray_0,
	validArray(1) => fork7_validArray_1,
	validArray(2) => fork7_validArray_2,
	validArray(3) => fork7_validArray_3,
	dataOutArray(0) => fork7_dataOutArray_0,
	dataOutArray(1) => fork7_dataOutArray_1,
	dataOutArray(2) => fork7_dataOutArray_2,
	dataOutArray(3) => fork7_dataOutArray_3
);

extsi15: entity work.sext_op(arch) generic map (1,1,3,9)
port map (
	clk => extsi15_clk,
	rst => extsi15_rst,
	dataInArray(0) => extsi15_dataInArray_0,
	pValidArray(0) => extsi15_pValidArray_0,
	readyArray(0) => extsi15_readyArray_0,
	nReadyArray(0) => extsi15_nReadyArray_0,
	validArray(0) => extsi15_validArray_0,
	dataOutArray(0) => extsi15_dataOutArray_0
);

extsi3: entity work.sext_op(arch) generic map (1,1,3,5)
port map (
	clk => extsi3_clk,
	rst => extsi3_rst,
	dataInArray(0) => extsi3_dataInArray_0,
	pValidArray(0) => extsi3_pValidArray_0,
	readyArray(0) => extsi3_readyArray_0,
	nReadyArray(0) => extsi3_nReadyArray_0,
	validArray(0) => extsi3_validArray_0,
	dataOutArray(0) => extsi3_dataOutArray_0
);

extsi16: entity work.sext_op(arch) generic map (1,1,3,4)
port map (
	clk => extsi16_clk,
	rst => extsi16_rst,
	dataInArray(0) => extsi16_dataInArray_0,
	pValidArray(0) => extsi16_pValidArray_0,
	readyArray(0) => extsi16_readyArray_0,
	nReadyArray(0) => extsi16_nReadyArray_0,
	validArray(0) => extsi16_validArray_0,
	dataOutArray(0) => extsi16_dataOutArray_0
);

control_merge2: entity work.CntrlMerge(arch) generic map (2,2,1,1,1)
port map (
	clk => control_merge2_clk,
	rst => control_merge2_rst,
	dataInArray(0) => control_merge2_dataInArray_0,
	dataInArray(1) => control_merge2_dataInArray_1,
	pValidArray(0) => control_merge2_pValidArray_0,
	pValidArray(1) => control_merge2_pValidArray_1,
	readyArray(0) => control_merge2_readyArray_0,
	readyArray(1) => control_merge2_readyArray_1,
	nReadyArray(0) => control_merge2_nReadyArray_0,
	nReadyArray(1) => control_merge2_nReadyArray_1,
	validArray(0) => control_merge2_validArray_0,
	validArray(1) => control_merge2_validArray_1,
	dataOutArray(0) => control_merge2_dataOutArray_0,
	Condition(0) => control_merge2_dataOutArray_1
);

fork8: entity work.fork(arch) generic map (1,4,1,1)
port map (
	clk => fork8_clk,
	rst => fork8_rst,
	dataInArray(0) => fork8_dataInArray_0,
	pValidArray(0) => fork8_pValidArray_0,
	readyArray(0) => fork8_readyArray_0,
	nReadyArray(0) => fork8_nReadyArray_0,
	nReadyArray(1) => fork8_nReadyArray_1,
	nReadyArray(2) => fork8_nReadyArray_2,
	nReadyArray(3) => fork8_nReadyArray_3,
	validArray(0) => fork8_validArray_0,
	validArray(1) => fork8_validArray_1,
	validArray(2) => fork8_validArray_2,
	validArray(3) => fork8_validArray_3,
	dataOutArray(0) => fork8_dataOutArray_0,
	dataOutArray(1) => fork8_dataOutArray_1,
	dataOutArray(2) => fork8_dataOutArray_2,
	dataOutArray(3) => fork8_dataOutArray_3
);

source0: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source0_clk,
	rst => source0_rst,
	nReadyArray(0) => source0_nReadyArray_0,
	validArray(0) => source0_validArray_0,
	dataOutArray(0) => source0_dataOutArray_0
);

constant5: entity work.Const(arch) generic map (1,1,6,6)
port map (
	clk => constant5_clk,
	rst => constant5_rst,
	dataInArray(0) => constant5_dataInArray_0,
	pValidArray(0) => constant5_pValidArray_0,
	readyArray(0) => constant5_readyArray_0,
	nReadyArray(0) => constant5_nReadyArray_0,
	validArray(0) => constant5_validArray_0,
	dataOutArray(0) => constant5_dataOutArray_0
);

extsi17: entity work.sext_op(arch) generic map (1,1,6,9)
port map (
	clk => extsi17_clk,
	rst => extsi17_rst,
	dataInArray(0) => extsi17_dataInArray_0,
	pValidArray(0) => extsi17_pValidArray_0,
	readyArray(0) => extsi17_readyArray_0,
	nReadyArray(0) => extsi17_nReadyArray_0,
	validArray(0) => extsi17_validArray_0,
	dataOutArray(0) => extsi17_dataOutArray_0
);

source1: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source1_clk,
	rst => source1_rst,
	nReadyArray(0) => source1_nReadyArray_0,
	validArray(0) => source1_validArray_0,
	dataOutArray(0) => source1_dataOutArray_0
);

constant12: entity work.Const(arch) generic map (1,1,3,3)
port map (
	clk => constant12_clk,
	rst => constant12_rst,
	dataInArray(0) => constant12_dataInArray_0,
	pValidArray(0) => constant12_pValidArray_0,
	readyArray(0) => constant12_readyArray_0,
	nReadyArray(0) => constant12_nReadyArray_0,
	validArray(0) => constant12_validArray_0,
	dataOutArray(0) => constant12_dataOutArray_0
);

extsi18: entity work.sext_op(arch) generic map (1,1,3,4)
port map (
	clk => extsi18_clk,
	rst => extsi18_rst,
	dataInArray(0) => extsi18_dataInArray_0,
	pValidArray(0) => extsi18_pValidArray_0,
	readyArray(0) => extsi18_readyArray_0,
	nReadyArray(0) => extsi18_nReadyArray_0,
	validArray(0) => extsi18_validArray_0,
	dataOutArray(0) => extsi18_dataOutArray_0
);

source2: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source2_clk,
	rst => source2_rst,
	nReadyArray(0) => source2_nReadyArray_0,
	validArray(0) => source2_validArray_0,
	dataOutArray(0) => source2_dataOutArray_0
);

constant13: entity work.Const(arch) generic map (1,1,2,2)
port map (
	clk => constant13_clk,
	rst => constant13_rst,
	dataInArray(0) => constant13_dataInArray_0,
	pValidArray(0) => constant13_pValidArray_0,
	readyArray(0) => constant13_readyArray_0,
	nReadyArray(0) => constant13_nReadyArray_0,
	validArray(0) => constant13_validArray_0,
	dataOutArray(0) => constant13_dataOutArray_0
);

fork9: entity work.fork(arch) generic map (1,2,2,2)
port map (
	clk => fork9_clk,
	rst => fork9_rst,
	dataInArray(0) => fork9_dataInArray_0,
	pValidArray(0) => fork9_pValidArray_0,
	readyArray(0) => fork9_readyArray_0,
	nReadyArray(0) => fork9_nReadyArray_0,
	nReadyArray(1) => fork9_nReadyArray_1,
	validArray(0) => fork9_validArray_0,
	validArray(1) => fork9_validArray_1,
	dataOutArray(0) => fork9_dataOutArray_0,
	dataOutArray(1) => fork9_dataOutArray_1
);

extui0: entity work.zext_op(arch) generic map (1,1,2,4)
port map (
	clk => extui0_clk,
	rst => extui0_rst,
	dataInArray(0) => extui0_dataInArray_0,
	pValidArray(0) => extui0_pValidArray_0,
	readyArray(0) => extui0_readyArray_0,
	nReadyArray(0) => extui0_nReadyArray_0,
	validArray(0) => extui0_validArray_0,
	dataOutArray(0) => extui0_dataOutArray_0
);

extsi19: entity work.sext_op(arch) generic map (1,1,2,4)
port map (
	clk => extsi19_clk,
	rst => extsi19_rst,
	dataInArray(0) => extsi19_dataInArray_0,
	pValidArray(0) => extsi19_pValidArray_0,
	readyArray(0) => extsi19_readyArray_0,
	nReadyArray(0) => extsi19_nReadyArray_0,
	validArray(0) => extsi19_validArray_0,
	dataOutArray(0) => extsi19_dataOutArray_0
);

shli0: entity work.shl_op(arch) generic map (2,1,4,4)
port map (
	clk => shli0_clk,
	rst => shli0_rst,
	dataInArray(0) => shli0_dataInArray_0,
	dataInArray(1) => shli0_dataInArray_1,
	pValidArray(0) => shli0_pValidArray_0,
	pValidArray(1) => shli0_pValidArray_1,
	readyArray(0) => shli0_readyArray_0,
	readyArray(1) => shli0_readyArray_1,
	nReadyArray(0) => shli0_nReadyArray_0,
	validArray(0) => shli0_validArray_0,
	dataOutArray(0) => shli0_dataOutArray_0
);

buffer19: entity work.elasticBuffer(arch) generic map (1,1,4,4)
port map (
	clk => buffer19_clk,
	rst => buffer19_rst,
	dataInArray(0) => buffer19_dataInArray_0,
	pValidArray(0) => buffer19_pValidArray_0,
	readyArray(0) => buffer19_readyArray_0,
	nReadyArray(0) => buffer19_nReadyArray_0,
	validArray(0) => buffer19_validArray_0,
	dataOutArray(0) => buffer19_dataOutArray_0
);

extsi20: entity work.sext_op(arch) generic map (1,1,4,5)
port map (
	clk => extsi20_clk,
	rst => extsi20_rst,
	dataInArray(0) => extsi20_dataInArray_0,
	pValidArray(0) => extsi20_pValidArray_0,
	readyArray(0) => extsi20_readyArray_0,
	nReadyArray(0) => extsi20_nReadyArray_0,
	validArray(0) => extsi20_validArray_0,
	dataOutArray(0) => extsi20_dataOutArray_0
);

buffer17: entity work.TEHB(arch) generic map (1,1,5,5)
port map (
	clk => buffer17_clk,
	rst => buffer17_rst,
	dataInArray(0) => buffer17_dataInArray_0,
	pValidArray(0) => buffer17_pValidArray_0,
	readyArray(0) => buffer17_readyArray_0,
	nReadyArray(0) => buffer17_nReadyArray_0,
	validArray(0) => buffer17_validArray_0,
	dataOutArray(0) => buffer17_dataOutArray_0
);

addi1: entity work.add_op(arch) generic map (2,1,5,5)
port map (
	clk => addi1_clk,
	rst => addi1_rst,
	dataInArray(0) => addi1_dataInArray_0,
	dataInArray(1) => addi1_dataInArray_1,
	pValidArray(0) => addi1_pValidArray_0,
	pValidArray(1) => addi1_pValidArray_1,
	readyArray(0) => addi1_readyArray_0,
	readyArray(1) => addi1_readyArray_1,
	nReadyArray(0) => addi1_nReadyArray_0,
	validArray(0) => addi1_validArray_0,
	dataOutArray(0) => addi1_dataOutArray_0
);

extsi21: entity work.sext_op(arch) generic map (1,1,5,6)
port map (
	clk => extsi21_clk,
	rst => extsi21_rst,
	dataInArray(0) => extsi21_dataInArray_0,
	pValidArray(0) => extsi21_pValidArray_0,
	readyArray(0) => extsi21_readyArray_0,
	nReadyArray(0) => extsi21_nReadyArray_0,
	validArray(0) => extsi21_validArray_0,
	dataOutArray(0) => extsi21_dataOutArray_0
);

buffer15: entity work.elasticBuffer(arch) generic map (1,1,6,6)
port map (
	clk => buffer15_clk,
	rst => buffer15_rst,
	dataInArray(0) => buffer15_dataInArray_0,
	pValidArray(0) => buffer15_pValidArray_0,
	readyArray(0) => buffer15_readyArray_0,
	nReadyArray(0) => buffer15_nReadyArray_0,
	validArray(0) => buffer15_validArray_0,
	dataOutArray(0) => buffer15_dataOutArray_0
);

addi2: entity work.add_op(arch) generic map (2,1,6,6)
port map (
	clk => addi2_clk,
	rst => addi2_rst,
	dataInArray(0) => addi2_dataInArray_0,
	dataInArray(1) => addi2_dataInArray_1,
	pValidArray(0) => addi2_pValidArray_0,
	pValidArray(1) => addi2_pValidArray_1,
	readyArray(0) => addi2_readyArray_0,
	readyArray(1) => addi2_readyArray_1,
	nReadyArray(0) => addi2_nReadyArray_0,
	validArray(0) => addi2_validArray_0,
	dataOutArray(0) => addi2_dataOutArray_0
);

extsi22: entity work.sext_op(arch) generic map (1,1,6,32)
port map (
	clk => extsi22_clk,
	rst => extsi22_rst,
	dataInArray(0) => extsi22_dataInArray_0,
	pValidArray(0) => extsi22_pValidArray_0,
	readyArray(0) => extsi22_readyArray_0,
	nReadyArray(0) => extsi22_nReadyArray_0,
	validArray(0) => extsi22_validArray_0,
	dataOutArray(0) => extsi22_dataOutArray_0
);

mc_load0: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => mc_load0_clk,
	rst => mc_load0_rst,
	dataInArray(0) => mc_load0_dataInArray_0,
	input_addr => mc_load0_dataInArray_1,
	pValidArray(0) => mc_load0_pValidArray_0,
	pValidArray(1) => mc_load0_pValidArray_1,
	readyArray(0) => mc_load0_readyArray_0,
	readyArray(1) => mc_load0_readyArray_1,
	nReadyArray(0) => mc_load0_nReadyArray_0,
	nReadyArray(1) => mc_load0_nReadyArray_1,
	validArray(0) => mc_load0_validArray_0,
	validArray(1) => mc_load0_validArray_1,
	dataOutArray(0) => mc_load0_dataOutArray_0,
	output_addr => mc_load0_dataOutArray_1
);

addi3: entity work.add_op(arch) generic map (2,1,7,7)
port map (
	clk => addi3_clk,
	rst => addi3_rst,
	dataInArray(0) => addi3_dataInArray_0,
	dataInArray(1) => addi3_dataInArray_1,
	pValidArray(0) => addi3_pValidArray_0,
	pValidArray(1) => addi3_pValidArray_1,
	readyArray(0) => addi3_readyArray_0,
	readyArray(1) => addi3_readyArray_1,
	nReadyArray(0) => addi3_nReadyArray_0,
	validArray(0) => addi3_validArray_0,
	dataOutArray(0) => addi3_dataOutArray_0
);

extsi23: entity work.sext_op(arch) generic map (1,1,7,10)
port map (
	clk => extsi23_clk,
	rst => extsi23_rst,
	dataInArray(0) => extsi23_dataInArray_0,
	pValidArray(0) => extsi23_pValidArray_0,
	readyArray(0) => extsi23_readyArray_0,
	nReadyArray(0) => extsi23_nReadyArray_0,
	validArray(0) => extsi23_validArray_0,
	dataOutArray(0) => extsi23_dataOutArray_0
);

muli1: entity work.mul_op(arch) generic map (2,1,9,9)
port map (
	clk => muli1_clk,
	rst => muli1_rst,
	dataInArray(0) => muli1_dataInArray_0,
	dataInArray(1) => muli1_dataInArray_1,
	pValidArray(0) => muli1_pValidArray_0,
	pValidArray(1) => muli1_pValidArray_1,
	readyArray(0) => muli1_readyArray_0,
	readyArray(1) => muli1_readyArray_1,
	nReadyArray(0) => muli1_nReadyArray_0,
	validArray(0) => muli1_validArray_0,
	dataOutArray(0) => muli1_dataOutArray_0
);

extsi24: entity work.sext_op(arch) generic map (1,1,9,10)
port map (
	clk => extsi24_clk,
	rst => extsi24_rst,
	dataInArray(0) => extsi24_dataInArray_0,
	pValidArray(0) => extsi24_pValidArray_0,
	readyArray(0) => extsi24_readyArray_0,
	nReadyArray(0) => extsi24_nReadyArray_0,
	validArray(0) => extsi24_validArray_0,
	dataOutArray(0) => extsi24_dataOutArray_0
);

buffer28: entity work.elasticBuffer(arch) generic map (1,1,10,10)
port map (
	clk => buffer28_clk,
	rst => buffer28_rst,
	dataInArray(0) => buffer28_dataInArray_0,
	pValidArray(0) => buffer28_pValidArray_0,
	readyArray(0) => buffer28_readyArray_0,
	nReadyArray(0) => buffer28_nReadyArray_0,
	validArray(0) => buffer28_validArray_0,
	dataOutArray(0) => buffer28_dataOutArray_0
);

addi4: entity work.add_op(arch) generic map (2,1,10,10)
port map (
	clk => addi4_clk,
	rst => addi4_rst,
	dataInArray(0) => addi4_dataInArray_0,
	dataInArray(1) => addi4_dataInArray_1,
	pValidArray(0) => addi4_pValidArray_0,
	pValidArray(1) => addi4_pValidArray_1,
	readyArray(0) => addi4_readyArray_0,
	readyArray(1) => addi4_readyArray_1,
	nReadyArray(0) => addi4_nReadyArray_0,
	validArray(0) => addi4_validArray_0,
	dataOutArray(0) => addi4_dataOutArray_0
);

extsi25: entity work.sext_op(arch) generic map (1,1,10,32)
port map (
	clk => extsi25_clk,
	rst => extsi25_rst,
	dataInArray(0) => extsi25_dataInArray_0,
	pValidArray(0) => extsi25_pValidArray_0,
	readyArray(0) => extsi25_readyArray_0,
	nReadyArray(0) => extsi25_nReadyArray_0,
	validArray(0) => extsi25_validArray_0,
	dataOutArray(0) => extsi25_dataOutArray_0
);

mc_load1: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => mc_load1_clk,
	rst => mc_load1_rst,
	dataInArray(0) => mc_load1_dataInArray_0,
	input_addr => mc_load1_dataInArray_1,
	pValidArray(0) => mc_load1_pValidArray_0,
	pValidArray(1) => mc_load1_pValidArray_1,
	readyArray(0) => mc_load1_readyArray_0,
	readyArray(1) => mc_load1_readyArray_1,
	nReadyArray(0) => mc_load1_nReadyArray_0,
	nReadyArray(1) => mc_load1_nReadyArray_1,
	validArray(0) => mc_load1_validArray_0,
	validArray(1) => mc_load1_validArray_1,
	dataOutArray(0) => mc_load1_dataOutArray_0,
	output_addr => mc_load1_dataOutArray_1
);

muli0: entity work.mul_op(arch) generic map (2,1,32,32)
port map (
	clk => muli0_clk,
	rst => muli0_rst,
	dataInArray(0) => muli0_dataInArray_0,
	dataInArray(1) => muli0_dataInArray_1,
	pValidArray(0) => muli0_pValidArray_0,
	pValidArray(1) => muli0_pValidArray_1,
	readyArray(0) => muli0_readyArray_0,
	readyArray(1) => muli0_readyArray_1,
	nReadyArray(0) => muli0_nReadyArray_0,
	validArray(0) => muli0_validArray_0,
	dataOutArray(0) => muli0_dataOutArray_0
);

buffer27: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => buffer27_clk,
	rst => buffer27_rst,
	dataInArray(0) => buffer27_dataInArray_0,
	pValidArray(0) => buffer27_pValidArray_0,
	readyArray(0) => buffer27_readyArray_0,
	nReadyArray(0) => buffer27_nReadyArray_0,
	validArray(0) => buffer27_validArray_0,
	dataOutArray(0) => buffer27_dataOutArray_0
);

addi0: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => addi0_clk,
	rst => addi0_rst,
	dataInArray(0) => addi0_dataInArray_0,
	dataInArray(1) => addi0_dataInArray_1,
	pValidArray(0) => addi0_pValidArray_0,
	pValidArray(1) => addi0_pValidArray_1,
	readyArray(0) => addi0_readyArray_0,
	readyArray(1) => addi0_readyArray_1,
	nReadyArray(0) => addi0_nReadyArray_0,
	validArray(0) => addi0_validArray_0,
	dataOutArray(0) => addi0_dataOutArray_0
);

addi8: entity work.add_op(arch) generic map (2,1,4,4)
port map (
	clk => addi8_clk,
	rst => addi8_rst,
	dataInArray(0) => addi8_dataInArray_0,
	dataInArray(1) => addi8_dataInArray_1,
	pValidArray(0) => addi8_pValidArray_0,
	pValidArray(1) => addi8_pValidArray_1,
	readyArray(0) => addi8_readyArray_0,
	readyArray(1) => addi8_readyArray_1,
	nReadyArray(0) => addi8_nReadyArray_0,
	validArray(0) => addi8_validArray_0,
	dataOutArray(0) => addi8_dataOutArray_0
);

buffer12: entity work.elasticBuffer(arch) generic map (1,1,4,4)
port map (
	clk => buffer12_clk,
	rst => buffer12_rst,
	dataInArray(0) => buffer12_dataInArray_0,
	pValidArray(0) => buffer12_pValidArray_0,
	readyArray(0) => buffer12_readyArray_0,
	nReadyArray(0) => buffer12_nReadyArray_0,
	validArray(0) => buffer12_validArray_0,
	dataOutArray(0) => buffer12_dataOutArray_0
);

fork10: entity work.fork(arch) generic map (1,2,4,4)
port map (
	clk => fork10_clk,
	rst => fork10_rst,
	dataInArray(0) => fork10_dataInArray_0,
	pValidArray(0) => fork10_pValidArray_0,
	readyArray(0) => fork10_readyArray_0,
	nReadyArray(0) => fork10_nReadyArray_0,
	nReadyArray(1) => fork10_nReadyArray_1,
	validArray(0) => fork10_validArray_0,
	validArray(1) => fork10_validArray_1,
	dataOutArray(0) => fork10_dataOutArray_0,
	dataOutArray(1) => fork10_dataOutArray_1
);

trunci0: entity work.trunc_op(arch) generic map (1,1,4,3)
port map (
	clk => trunci0_clk,
	rst => trunci0_rst,
	dataInArray(0) => trunci0_dataInArray_0,
	pValidArray(0) => trunci0_pValidArray_0,
	readyArray(0) => trunci0_readyArray_0,
	nReadyArray(0) => trunci0_nReadyArray_0,
	validArray(0) => trunci0_validArray_0,
	dataOutArray(0) => trunci0_dataOutArray_0
);

buffer11: entity work.elasticBuffer(arch) generic map (1,1,4,4)
port map (
	clk => buffer11_clk,
	rst => buffer11_rst,
	dataInArray(0) => buffer11_dataInArray_0,
	pValidArray(0) => buffer11_pValidArray_0,
	readyArray(0) => buffer11_readyArray_0,
	nReadyArray(0) => buffer11_nReadyArray_0,
	validArray(0) => buffer11_validArray_0,
	dataOutArray(0) => buffer11_dataOutArray_0
);

cmpi0: entity work.icmp_ult_op(arch) generic map (2,1,4,1)
port map (
	clk => cmpi0_clk,
	rst => cmpi0_rst,
	dataInArray(0) => cmpi0_dataInArray_0,
	dataInArray(1) => cmpi0_dataInArray_1,
	pValidArray(0) => cmpi0_pValidArray_0,
	pValidArray(1) => cmpi0_pValidArray_1,
	readyArray(0) => cmpi0_readyArray_0,
	readyArray(1) => cmpi0_readyArray_1,
	nReadyArray(0) => cmpi0_nReadyArray_0,
	validArray(0) => cmpi0_validArray_0,
	dataOutArray(0) => cmpi0_dataOutArray_0
);

fork11: entity work.fork(arch) generic map (1,5,1,1)
port map (
	clk => fork11_clk,
	rst => fork11_rst,
	dataInArray(0) => fork11_dataInArray_0,
	pValidArray(0) => fork11_pValidArray_0,
	readyArray(0) => fork11_readyArray_0,
	nReadyArray(0) => fork11_nReadyArray_0,
	nReadyArray(1) => fork11_nReadyArray_1,
	nReadyArray(2) => fork11_nReadyArray_2,
	nReadyArray(3) => fork11_nReadyArray_3,
	nReadyArray(4) => fork11_nReadyArray_4,
	validArray(0) => fork11_validArray_0,
	validArray(1) => fork11_validArray_1,
	validArray(2) => fork11_validArray_2,
	validArray(3) => fork11_validArray_3,
	validArray(4) => fork11_validArray_4,
	dataOutArray(0) => fork11_dataOutArray_0,
	dataOutArray(1) => fork11_dataOutArray_1,
	dataOutArray(2) => fork11_dataOutArray_2,
	dataOutArray(3) => fork11_dataOutArray_3,
	dataOutArray(4) => fork11_dataOutArray_4
);

cond_br0: entity work.Branch(arch) generic map (2,2,3,3)
port map (
	clk => cond_br0_clk,
	rst => cond_br0_rst,
	dataInArray(0) => cond_br0_dataInArray_0,
	Condition(0) => cond_br0_dataInArray_1,
	pValidArray(0) => cond_br0_pValidArray_0,
	pValidArray(1) => cond_br0_pValidArray_1,
	readyArray(0) => cond_br0_readyArray_0,
	readyArray(1) => cond_br0_readyArray_1,
	nReadyArray(0) => cond_br0_nReadyArray_0,
	nReadyArray(1) => cond_br0_nReadyArray_1,
	validArray(0) => cond_br0_validArray_0,
	validArray(1) => cond_br0_validArray_1,
	dataOutArray(0) => cond_br0_dataOutArray_0,
	dataOutArray(1) => cond_br0_dataOutArray_1
);

sink0: entity work.sink(arch) generic map (1,0,3,32)
port map (
	clk => sink0_clk,
	rst => sink0_rst,
	dataInArray(0) => sink0_dataInArray_0,
	pValidArray(0) => sink0_pValidArray_0,
	readyArray(0) => sink0_readyArray_0
);

buffer13: entity work.transpFifo(arch) generic map (1,1,1,1,5)
port map (
	clk => buffer13_clk,
	rst => buffer13_rst,
	dataInArray(0) => buffer13_dataInArray_0,
	pValidArray(0) => buffer13_pValidArray_0,
	readyArray(0) => buffer13_readyArray_0,
	nReadyArray(0) => buffer13_nReadyArray_0,
	validArray(0) => buffer13_validArray_0,
	dataOutArray(0) => buffer13_dataOutArray_0
);

cond_br4: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => cond_br4_clk,
	rst => cond_br4_rst,
	dataInArray(0) => cond_br4_dataInArray_0,
	Condition(0) => cond_br4_dataInArray_1,
	pValidArray(0) => cond_br4_pValidArray_0,
	pValidArray(1) => cond_br4_pValidArray_1,
	readyArray(0) => cond_br4_readyArray_0,
	readyArray(1) => cond_br4_readyArray_1,
	nReadyArray(0) => cond_br4_nReadyArray_0,
	nReadyArray(1) => cond_br4_nReadyArray_1,
	validArray(0) => cond_br4_validArray_0,
	validArray(1) => cond_br4_validArray_1,
	dataOutArray(0) => cond_br4_dataOutArray_0,
	dataOutArray(1) => cond_br4_dataOutArray_1
);

cond_br1: entity work.Branch(arch) generic map (2,2,6,6)
port map (
	clk => cond_br1_clk,
	rst => cond_br1_rst,
	dataInArray(0) => cond_br1_dataInArray_0,
	Condition(0) => cond_br1_dataInArray_1,
	pValidArray(0) => cond_br1_pValidArray_0,
	pValidArray(1) => cond_br1_pValidArray_1,
	readyArray(0) => cond_br1_readyArray_0,
	readyArray(1) => cond_br1_readyArray_1,
	nReadyArray(0) => cond_br1_nReadyArray_0,
	nReadyArray(1) => cond_br1_nReadyArray_1,
	validArray(0) => cond_br1_validArray_0,
	validArray(1) => cond_br1_validArray_1,
	dataOutArray(0) => cond_br1_dataOutArray_0,
	dataOutArray(1) => cond_br1_dataOutArray_1
);

buffer31: entity work.TEHB(arch) generic map (1,1,3,3)
port map (
	clk => buffer31_clk,
	rst => buffer31_rst,
	dataInArray(0) => buffer31_dataInArray_0,
	pValidArray(0) => buffer31_pValidArray_0,
	readyArray(0) => buffer31_readyArray_0,
	nReadyArray(0) => buffer31_nReadyArray_0,
	validArray(0) => buffer31_validArray_0,
	dataOutArray(0) => buffer31_dataOutArray_0
);

cond_br2: entity work.Branch(arch) generic map (2,2,3,3)
port map (
	clk => cond_br2_clk,
	rst => cond_br2_rst,
	dataInArray(0) => cond_br2_dataInArray_0,
	Condition(0) => cond_br2_dataInArray_1,
	pValidArray(0) => cond_br2_pValidArray_0,
	pValidArray(1) => cond_br2_pValidArray_1,
	readyArray(0) => cond_br2_readyArray_0,
	readyArray(1) => cond_br2_readyArray_1,
	nReadyArray(0) => cond_br2_nReadyArray_0,
	nReadyArray(1) => cond_br2_nReadyArray_1,
	validArray(0) => cond_br2_validArray_0,
	validArray(1) => cond_br2_validArray_1,
	dataOutArray(0) => cond_br2_dataOutArray_0,
	dataOutArray(1) => cond_br2_dataOutArray_1
);

buffer25: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => buffer25_clk,
	rst => buffer25_rst,
	dataInArray(0) => buffer25_dataInArray_0,
	pValidArray(0) => buffer25_pValidArray_0,
	readyArray(0) => buffer25_readyArray_0,
	nReadyArray(0) => buffer25_nReadyArray_0,
	validArray(0) => buffer25_validArray_0,
	dataOutArray(0) => buffer25_dataOutArray_0
);

cond_br7: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => cond_br7_clk,
	rst => cond_br7_rst,
	dataInArray(0) => cond_br7_dataInArray_0,
	Condition(0) => cond_br7_dataInArray_1,
	pValidArray(0) => cond_br7_pValidArray_0,
	pValidArray(1) => cond_br7_pValidArray_1,
	readyArray(0) => cond_br7_readyArray_0,
	readyArray(1) => cond_br7_readyArray_1,
	nReadyArray(0) => cond_br7_nReadyArray_0,
	nReadyArray(1) => cond_br7_nReadyArray_1,
	validArray(0) => cond_br7_validArray_0,
	validArray(1) => cond_br7_validArray_1,
	dataOutArray(0) => cond_br7_dataOutArray_0,
	dataOutArray(1) => cond_br7_dataOutArray_1
);

extsi4: entity work.sext_op(arch) generic map (1,1,3,4)
port map (
	clk => extsi4_clk,
	rst => extsi4_rst,
	dataInArray(0) => extsi4_dataInArray_0,
	pValidArray(0) => extsi4_pValidArray_0,
	readyArray(0) => extsi4_readyArray_0,
	nReadyArray(0) => extsi4_nReadyArray_0,
	validArray(0) => extsi4_validArray_0,
	dataOutArray(0) => extsi4_dataOutArray_0
);

source3: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source3_clk,
	rst => source3_rst,
	nReadyArray(0) => source3_nReadyArray_0,
	validArray(0) => source3_validArray_0,
	dataOutArray(0) => source3_dataOutArray_0
);

constant14: entity work.Const(arch) generic map (1,1,3,3)
port map (
	clk => constant14_clk,
	rst => constant14_rst,
	dataInArray(0) => constant14_dataInArray_0,
	pValidArray(0) => constant14_pValidArray_0,
	readyArray(0) => constant14_readyArray_0,
	nReadyArray(0) => constant14_nReadyArray_0,
	validArray(0) => constant14_validArray_0,
	dataOutArray(0) => constant14_dataOutArray_0
);

extsi5: entity work.sext_op(arch) generic map (1,1,3,4)
port map (
	clk => extsi5_clk,
	rst => extsi5_rst,
	dataInArray(0) => extsi5_dataInArray_0,
	pValidArray(0) => extsi5_pValidArray_0,
	readyArray(0) => extsi5_readyArray_0,
	nReadyArray(0) => extsi5_nReadyArray_0,
	validArray(0) => extsi5_validArray_0,
	dataOutArray(0) => extsi5_dataOutArray_0
);

source4: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source4_clk,
	rst => source4_rst,
	nReadyArray(0) => source4_nReadyArray_0,
	validArray(0) => source4_validArray_0,
	dataOutArray(0) => source4_dataOutArray_0
);

constant15: entity work.Const(arch) generic map (1,1,2,2)
port map (
	clk => constant15_clk,
	rst => constant15_rst,
	dataInArray(0) => constant15_dataInArray_0,
	pValidArray(0) => constant15_pValidArray_0,
	readyArray(0) => constant15_readyArray_0,
	nReadyArray(0) => constant15_nReadyArray_0,
	validArray(0) => constant15_validArray_0,
	dataOutArray(0) => constant15_dataOutArray_0
);

extsi26: entity work.sext_op(arch) generic map (1,1,2,4)
port map (
	clk => extsi26_clk,
	rst => extsi26_rst,
	dataInArray(0) => extsi26_dataInArray_0,
	pValidArray(0) => extsi26_pValidArray_0,
	readyArray(0) => extsi26_readyArray_0,
	nReadyArray(0) => extsi26_nReadyArray_0,
	validArray(0) => extsi26_validArray_0,
	dataOutArray(0) => extsi26_dataOutArray_0
);

buffer16: entity work.elasticBuffer(arch) generic map (1,1,4,4)
port map (
	clk => buffer16_clk,
	rst => buffer16_rst,
	dataInArray(0) => buffer16_dataInArray_0,
	pValidArray(0) => buffer16_pValidArray_0,
	readyArray(0) => buffer16_readyArray_0,
	nReadyArray(0) => buffer16_nReadyArray_0,
	validArray(0) => buffer16_validArray_0,
	dataOutArray(0) => buffer16_dataOutArray_0
);

buffer18: entity work.elasticBuffer(arch) generic map (1,1,4,4)
port map (
	clk => buffer18_clk,
	rst => buffer18_rst,
	dataInArray(0) => buffer18_dataInArray_0,
	pValidArray(0) => buffer18_pValidArray_0,
	readyArray(0) => buffer18_readyArray_0,
	nReadyArray(0) => buffer18_nReadyArray_0,
	validArray(0) => buffer18_validArray_0,
	dataOutArray(0) => buffer18_dataOutArray_0
);

addi5: entity work.add_op(arch) generic map (2,1,4,4)
port map (
	clk => addi5_clk,
	rst => addi5_rst,
	dataInArray(0) => addi5_dataInArray_0,
	dataInArray(1) => addi5_dataInArray_1,
	pValidArray(0) => addi5_pValidArray_0,
	pValidArray(1) => addi5_pValidArray_1,
	readyArray(0) => addi5_readyArray_0,
	readyArray(1) => addi5_readyArray_1,
	nReadyArray(0) => addi5_nReadyArray_0,
	validArray(0) => addi5_validArray_0,
	dataOutArray(0) => addi5_dataOutArray_0
);

fork12: entity work.fork(arch) generic map (1,2,4,4)
port map (
	clk => fork12_clk,
	rst => fork12_rst,
	dataInArray(0) => fork12_dataInArray_0,
	pValidArray(0) => fork12_pValidArray_0,
	readyArray(0) => fork12_readyArray_0,
	nReadyArray(0) => fork12_nReadyArray_0,
	nReadyArray(1) => fork12_nReadyArray_1,
	validArray(0) => fork12_validArray_0,
	validArray(1) => fork12_validArray_1,
	dataOutArray(0) => fork12_dataOutArray_0,
	dataOutArray(1) => fork12_dataOutArray_1
);

buffer3: entity work.elasticBuffer(arch) generic map (1,1,4,4)
port map (
	clk => buffer3_clk,
	rst => buffer3_rst,
	dataInArray(0) => buffer3_dataInArray_0,
	pValidArray(0) => buffer3_pValidArray_0,
	readyArray(0) => buffer3_readyArray_0,
	nReadyArray(0) => buffer3_nReadyArray_0,
	validArray(0) => buffer3_validArray_0,
	dataOutArray(0) => buffer3_dataOutArray_0
);

trunci1: entity work.trunc_op(arch) generic map (1,1,4,3)
port map (
	clk => trunci1_clk,
	rst => trunci1_rst,
	dataInArray(0) => trunci1_dataInArray_0,
	pValidArray(0) => trunci1_pValidArray_0,
	readyArray(0) => trunci1_readyArray_0,
	nReadyArray(0) => trunci1_nReadyArray_0,
	validArray(0) => trunci1_validArray_0,
	dataOutArray(0) => trunci1_dataOutArray_0
);

cmpi1: entity work.icmp_ult_op(arch) generic map (2,1,4,1)
port map (
	clk => cmpi1_clk,
	rst => cmpi1_rst,
	dataInArray(0) => cmpi1_dataInArray_0,
	dataInArray(1) => cmpi1_dataInArray_1,
	pValidArray(0) => cmpi1_pValidArray_0,
	pValidArray(1) => cmpi1_pValidArray_1,
	readyArray(0) => cmpi1_readyArray_0,
	readyArray(1) => cmpi1_readyArray_1,
	nReadyArray(0) => cmpi1_nReadyArray_0,
	validArray(0) => cmpi1_validArray_0,
	dataOutArray(0) => cmpi1_dataOutArray_0
);

buffer21: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => buffer21_clk,
	rst => buffer21_rst,
	dataInArray(0) => buffer21_dataInArray_0,
	pValidArray(0) => buffer21_pValidArray_0,
	readyArray(0) => buffer21_readyArray_0,
	nReadyArray(0) => buffer21_nReadyArray_0,
	validArray(0) => buffer21_validArray_0,
	dataOutArray(0) => buffer21_dataOutArray_0
);

fork13: entity work.fork(arch) generic map (1,4,1,1)
port map (
	clk => fork13_clk,
	rst => fork13_rst,
	dataInArray(0) => fork13_dataInArray_0,
	pValidArray(0) => fork13_pValidArray_0,
	readyArray(0) => fork13_readyArray_0,
	nReadyArray(0) => fork13_nReadyArray_0,
	nReadyArray(1) => fork13_nReadyArray_1,
	nReadyArray(2) => fork13_nReadyArray_2,
	nReadyArray(3) => fork13_nReadyArray_3,
	validArray(0) => fork13_validArray_0,
	validArray(1) => fork13_validArray_1,
	validArray(2) => fork13_validArray_2,
	validArray(3) => fork13_validArray_3,
	dataOutArray(0) => fork13_dataOutArray_0,
	dataOutArray(1) => fork13_dataOutArray_1,
	dataOutArray(2) => fork13_dataOutArray_2,
	dataOutArray(3) => fork13_dataOutArray_3
);

cond_br3: entity work.Branch(arch) generic map (2,2,3,3)
port map (
	clk => cond_br3_clk,
	rst => cond_br3_rst,
	dataInArray(0) => cond_br3_dataInArray_0,
	Condition(0) => cond_br3_dataInArray_1,
	pValidArray(0) => cond_br3_pValidArray_0,
	pValidArray(1) => cond_br3_pValidArray_1,
	readyArray(0) => cond_br3_readyArray_0,
	readyArray(1) => cond_br3_readyArray_1,
	nReadyArray(0) => cond_br3_nReadyArray_0,
	nReadyArray(1) => cond_br3_nReadyArray_1,
	validArray(0) => cond_br3_validArray_0,
	validArray(1) => cond_br3_validArray_1,
	dataOutArray(0) => cond_br3_dataOutArray_0,
	dataOutArray(1) => cond_br3_dataOutArray_1
);

sink1: entity work.sink(arch) generic map (1,0,3,32)
port map (
	clk => sink1_clk,
	rst => sink1_rst,
	dataInArray(0) => sink1_dataInArray_0,
	pValidArray(0) => sink1_pValidArray_0,
	readyArray(0) => sink1_readyArray_0
);

buffer23: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => buffer23_clk,
	rst => buffer23_rst,
	dataInArray(0) => buffer23_dataInArray_0,
	pValidArray(0) => buffer23_pValidArray_0,
	readyArray(0) => buffer23_readyArray_0,
	nReadyArray(0) => buffer23_nReadyArray_0,
	validArray(0) => buffer23_validArray_0,
	dataOutArray(0) => buffer23_dataOutArray_0
);

buffer29: entity work.transpFifo(arch) generic map (1,1,1,1,2)
port map (
	clk => buffer29_clk,
	rst => buffer29_rst,
	dataInArray(0) => buffer29_dataInArray_0,
	pValidArray(0) => buffer29_pValidArray_0,
	readyArray(0) => buffer29_readyArray_0,
	nReadyArray(0) => buffer29_nReadyArray_0,
	validArray(0) => buffer29_validArray_0,
	dataOutArray(0) => buffer29_dataOutArray_0
);

cond_br13: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => cond_br13_clk,
	rst => cond_br13_rst,
	dataInArray(0) => cond_br13_dataInArray_0,
	Condition(0) => cond_br13_dataInArray_1,
	pValidArray(0) => cond_br13_pValidArray_0,
	pValidArray(1) => cond_br13_pValidArray_1,
	readyArray(0) => cond_br13_readyArray_0,
	readyArray(1) => cond_br13_readyArray_1,
	nReadyArray(0) => cond_br13_nReadyArray_0,
	nReadyArray(1) => cond_br13_nReadyArray_1,
	validArray(0) => cond_br13_validArray_0,
	validArray(1) => cond_br13_validArray_1,
	dataOutArray(0) => cond_br13_dataOutArray_0,
	dataOutArray(1) => cond_br13_dataOutArray_1
);

buffer5: entity work.elasticBuffer(arch) generic map (1,1,6,6)
port map (
	clk => buffer5_clk,
	rst => buffer5_rst,
	dataInArray(0) => buffer5_dataInArray_0,
	pValidArray(0) => buffer5_pValidArray_0,
	readyArray(0) => buffer5_readyArray_0,
	nReadyArray(0) => buffer5_nReadyArray_0,
	validArray(0) => buffer5_validArray_0,
	dataOutArray(0) => buffer5_dataOutArray_0
);

cond_br5: entity work.Branch(arch) generic map (2,2,6,6)
port map (
	clk => cond_br5_clk,
	rst => cond_br5_rst,
	dataInArray(0) => cond_br5_dataInArray_0,
	Condition(0) => cond_br5_dataInArray_1,
	pValidArray(0) => cond_br5_pValidArray_0,
	pValidArray(1) => cond_br5_pValidArray_1,
	readyArray(0) => cond_br5_readyArray_0,
	readyArray(1) => cond_br5_readyArray_1,
	nReadyArray(0) => cond_br5_nReadyArray_0,
	nReadyArray(1) => cond_br5_nReadyArray_1,
	validArray(0) => cond_br5_validArray_0,
	validArray(1) => cond_br5_validArray_1,
	dataOutArray(0) => cond_br5_dataOutArray_0,
	dataOutArray(1) => cond_br5_dataOutArray_1
);

buffer2: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => buffer2_clk,
	rst => buffer2_rst,
	dataInArray(0) => buffer2_dataInArray_0,
	pValidArray(0) => buffer2_pValidArray_0,
	readyArray(0) => buffer2_readyArray_0,
	nReadyArray(0) => buffer2_nReadyArray_0,
	validArray(0) => buffer2_validArray_0,
	dataOutArray(0) => buffer2_dataOutArray_0
);

cond_br15: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => cond_br15_clk,
	rst => cond_br15_rst,
	dataInArray(0) => cond_br15_dataInArray_0,
	Condition(0) => cond_br15_dataInArray_1,
	pValidArray(0) => cond_br15_pValidArray_0,
	pValidArray(1) => cond_br15_pValidArray_1,
	readyArray(0) => cond_br15_readyArray_0,
	readyArray(1) => cond_br15_readyArray_1,
	nReadyArray(0) => cond_br15_nReadyArray_0,
	nReadyArray(1) => cond_br15_nReadyArray_1,
	validArray(0) => cond_br15_validArray_0,
	validArray(1) => cond_br15_validArray_1,
	dataOutArray(0) => cond_br15_dataOutArray_0,
	dataOutArray(1) => cond_br15_dataOutArray_1
);

fork14: entity work.fork(arch) generic map (1,2,6,6)
port map (
	clk => fork14_clk,
	rst => fork14_rst,
	dataInArray(0) => fork14_dataInArray_0,
	pValidArray(0) => fork14_pValidArray_0,
	readyArray(0) => fork14_readyArray_0,
	nReadyArray(0) => fork14_nReadyArray_0,
	nReadyArray(1) => fork14_nReadyArray_1,
	validArray(0) => fork14_validArray_0,
	validArray(1) => fork14_validArray_1,
	dataOutArray(0) => fork14_dataOutArray_0,
	dataOutArray(1) => fork14_dataOutArray_1
);

extsi6: entity work.sext_op(arch) generic map (1,1,6,7)
port map (
	clk => extsi6_clk,
	rst => extsi6_rst,
	dataInArray(0) => extsi6_dataInArray_0,
	pValidArray(0) => extsi6_pValidArray_0,
	readyArray(0) => extsi6_readyArray_0,
	nReadyArray(0) => extsi6_nReadyArray_0,
	validArray(0) => extsi6_validArray_0,
	dataOutArray(0) => extsi6_dataOutArray_0
);

buffer24: entity work.transpFifo(arch) generic map (1,1,6,6,2)
port map (
	clk => buffer24_clk,
	rst => buffer24_rst,
	dataInArray(0) => buffer24_dataInArray_0,
	pValidArray(0) => buffer24_pValidArray_0,
	readyArray(0) => buffer24_readyArray_0,
	nReadyArray(0) => buffer24_nReadyArray_0,
	validArray(0) => buffer24_validArray_0,
	dataOutArray(0) => buffer24_dataOutArray_0
);

extsi27: entity work.sext_op(arch) generic map (1,1,6,32)
port map (
	clk => extsi27_clk,
	rst => extsi27_rst,
	dataInArray(0) => extsi27_dataInArray_0,
	pValidArray(0) => extsi27_pValidArray_0,
	readyArray(0) => extsi27_readyArray_0,
	nReadyArray(0) => extsi27_nReadyArray_0,
	validArray(0) => extsi27_validArray_0,
	dataOutArray(0) => extsi27_dataOutArray_0
);

fork15: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork15_clk,
	rst => fork15_rst,
	dataInArray(0) => fork15_dataInArray_0,
	pValidArray(0) => fork15_pValidArray_0,
	readyArray(0) => fork15_readyArray_0,
	nReadyArray(0) => fork15_nReadyArray_0,
	nReadyArray(1) => fork15_nReadyArray_1,
	validArray(0) => fork15_validArray_0,
	validArray(1) => fork15_validArray_1,
	dataOutArray(0) => fork15_dataOutArray_0,
	dataOutArray(1) => fork15_dataOutArray_1
);

buffer30: entity work.TEHB(arch) generic map (1,1,1,1)
port map (
	clk => buffer30_clk,
	rst => buffer30_rst,
	dataInArray(0) => buffer30_dataInArray_0,
	pValidArray(0) => buffer30_pValidArray_0,
	readyArray(0) => buffer30_readyArray_0,
	nReadyArray(0) => buffer30_nReadyArray_0,
	validArray(0) => buffer30_validArray_0,
	dataOutArray(0) => buffer30_dataOutArray_0
);

fork16: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => fork16_clk,
	rst => fork16_rst,
	dataInArray(0) => fork16_dataInArray_0,
	pValidArray(0) => fork16_pValidArray_0,
	readyArray(0) => fork16_readyArray_0,
	nReadyArray(0) => fork16_nReadyArray_0,
	nReadyArray(1) => fork16_nReadyArray_1,
	validArray(0) => fork16_validArray_0,
	validArray(1) => fork16_validArray_1,
	dataOutArray(0) => fork16_dataOutArray_0,
	dataOutArray(1) => fork16_dataOutArray_1
);

constant16: entity work.Const(arch) generic map (1,1,2,2)
port map (
	clk => constant16_clk,
	rst => constant16_rst,
	dataInArray(0) => constant16_dataInArray_0,
	pValidArray(0) => constant16_pValidArray_0,
	readyArray(0) => constant16_readyArray_0,
	nReadyArray(0) => constant16_nReadyArray_0,
	validArray(0) => constant16_validArray_0,
	dataOutArray(0) => constant16_dataOutArray_0
);

extsi7: entity work.sext_op(arch) generic map (1,1,2,32)
port map (
	clk => extsi7_clk,
	rst => extsi7_rst,
	dataInArray(0) => extsi7_dataInArray_0,
	pValidArray(0) => extsi7_pValidArray_0,
	readyArray(0) => extsi7_readyArray_0,
	nReadyArray(0) => extsi7_nReadyArray_0,
	validArray(0) => extsi7_validArray_0,
	dataOutArray(0) => extsi7_dataOutArray_0
);

source5: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source5_clk,
	rst => source5_rst,
	nReadyArray(0) => source5_nReadyArray_0,
	validArray(0) => source5_validArray_0,
	dataOutArray(0) => source5_dataOutArray_0
);

constant17: entity work.Const(arch) generic map (1,1,6,6)
port map (
	clk => constant17_clk,
	rst => constant17_rst,
	dataInArray(0) => constant17_dataInArray_0,
	pValidArray(0) => constant17_pValidArray_0,
	readyArray(0) => constant17_readyArray_0,
	nReadyArray(0) => constant17_nReadyArray_0,
	validArray(0) => constant17_validArray_0,
	dataOutArray(0) => constant17_dataOutArray_0
);

extsi8: entity work.sext_op(arch) generic map (1,1,6,7)
port map (
	clk => extsi8_clk,
	rst => extsi8_rst,
	dataInArray(0) => extsi8_dataInArray_0,
	pValidArray(0) => extsi8_pValidArray_0,
	readyArray(0) => extsi8_readyArray_0,
	nReadyArray(0) => extsi8_nReadyArray_0,
	validArray(0) => extsi8_validArray_0,
	dataOutArray(0) => extsi8_dataOutArray_0
);

source6: entity work.source(arch) generic map (0,1,32,1)
port map (
	clk => source6_clk,
	rst => source6_rst,
	nReadyArray(0) => source6_nReadyArray_0,
	validArray(0) => source6_validArray_0,
	dataOutArray(0) => source6_dataOutArray_0
);

constant18: entity work.Const(arch) generic map (1,1,2,2)
port map (
	clk => constant18_clk,
	rst => constant18_rst,
	dataInArray(0) => constant18_dataInArray_0,
	pValidArray(0) => constant18_pValidArray_0,
	readyArray(0) => constant18_readyArray_0,
	nReadyArray(0) => constant18_nReadyArray_0,
	validArray(0) => constant18_validArray_0,
	dataOutArray(0) => constant18_dataOutArray_0
);

extsi28: entity work.sext_op(arch) generic map (1,1,2,7)
port map (
	clk => extsi28_clk,
	rst => extsi28_rst,
	dataInArray(0) => extsi28_dataInArray_0,
	pValidArray(0) => extsi28_pValidArray_0,
	readyArray(0) => extsi28_readyArray_0,
	nReadyArray(0) => extsi28_nReadyArray_0,
	validArray(0) => extsi28_validArray_0,
	dataOutArray(0) => extsi28_dataOutArray_0
);

mc_store0: entity work.mc_store_op(arch) generic map (2,2,32,32)
port map (
	clk => mc_store0_clk,
	rst => mc_store0_rst,
	dataInArray(0) => mc_store0_dataInArray_0,
	input_addr => mc_store0_dataInArray_1,
	pValidArray(0) => mc_store0_pValidArray_0,
	pValidArray(1) => mc_store0_pValidArray_1,
	readyArray(0) => mc_store0_readyArray_0,
	readyArray(1) => mc_store0_readyArray_1,
	nReadyArray(0) => mc_store0_nReadyArray_0,
	nReadyArray(1) => mc_store0_nReadyArray_1,
	validArray(0) => mc_store0_validArray_0,
	validArray(1) => mc_store0_validArray_1,
	dataOutArray(0) => mc_store0_dataOutArray_0,
	output_addr => mc_store0_dataOutArray_1
);

addi6: entity work.add_op(arch) generic map (2,1,7,7)
port map (
	clk => addi6_clk,
	rst => addi6_rst,
	dataInArray(0) => addi6_dataInArray_0,
	dataInArray(1) => addi6_dataInArray_1,
	pValidArray(0) => addi6_pValidArray_0,
	pValidArray(1) => addi6_pValidArray_1,
	readyArray(0) => addi6_readyArray_0,
	readyArray(1) => addi6_readyArray_1,
	nReadyArray(0) => addi6_nReadyArray_0,
	validArray(0) => addi6_validArray_0,
	dataOutArray(0) => addi6_dataOutArray_0
);

buffer26: entity work.elasticBuffer(arch) generic map (1,1,7,7)
port map (
	clk => buffer26_clk,
	rst => buffer26_rst,
	dataInArray(0) => buffer26_dataInArray_0,
	pValidArray(0) => buffer26_pValidArray_0,
	readyArray(0) => buffer26_readyArray_0,
	nReadyArray(0) => buffer26_nReadyArray_0,
	validArray(0) => buffer26_validArray_0,
	dataOutArray(0) => buffer26_dataOutArray_0
);

fork17: entity work.fork(arch) generic map (1,2,7,7)
port map (
	clk => fork17_clk,
	rst => fork17_rst,
	dataInArray(0) => fork17_dataInArray_0,
	pValidArray(0) => fork17_pValidArray_0,
	readyArray(0) => fork17_readyArray_0,
	nReadyArray(0) => fork17_nReadyArray_0,
	nReadyArray(1) => fork17_nReadyArray_1,
	validArray(0) => fork17_validArray_0,
	validArray(1) => fork17_validArray_1,
	dataOutArray(0) => fork17_dataOutArray_0,
	dataOutArray(1) => fork17_dataOutArray_1
);

trunci2: entity work.trunc_op(arch) generic map (1,1,7,6)
port map (
	clk => trunci2_clk,
	rst => trunci2_rst,
	dataInArray(0) => trunci2_dataInArray_0,
	pValidArray(0) => trunci2_pValidArray_0,
	readyArray(0) => trunci2_readyArray_0,
	nReadyArray(0) => trunci2_nReadyArray_0,
	validArray(0) => trunci2_validArray_0,
	dataOutArray(0) => trunci2_dataOutArray_0
);

buffer1: entity work.elasticBuffer(arch) generic map (1,1,7,7)
port map (
	clk => buffer1_clk,
	rst => buffer1_rst,
	dataInArray(0) => buffer1_dataInArray_0,
	pValidArray(0) => buffer1_pValidArray_0,
	readyArray(0) => buffer1_readyArray_0,
	nReadyArray(0) => buffer1_nReadyArray_0,
	validArray(0) => buffer1_validArray_0,
	dataOutArray(0) => buffer1_dataOutArray_0
);

cmpi2: entity work.icmp_ult_op(arch) generic map (2,1,7,1)
port map (
	clk => cmpi2_clk,
	rst => cmpi2_rst,
	dataInArray(0) => cmpi2_dataInArray_0,
	dataInArray(1) => cmpi2_dataInArray_1,
	pValidArray(0) => cmpi2_pValidArray_0,
	pValidArray(1) => cmpi2_pValidArray_1,
	readyArray(0) => cmpi2_readyArray_0,
	readyArray(1) => cmpi2_readyArray_1,
	nReadyArray(0) => cmpi2_nReadyArray_0,
	validArray(0) => cmpi2_validArray_0,
	dataOutArray(0) => cmpi2_dataOutArray_0
);

fork18: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => fork18_clk,
	rst => fork18_rst,
	dataInArray(0) => fork18_dataInArray_0,
	pValidArray(0) => fork18_pValidArray_0,
	readyArray(0) => fork18_readyArray_0,
	nReadyArray(0) => fork18_nReadyArray_0,
	nReadyArray(1) => fork18_nReadyArray_1,
	nReadyArray(2) => fork18_nReadyArray_2,
	validArray(0) => fork18_validArray_0,
	validArray(1) => fork18_validArray_1,
	validArray(2) => fork18_validArray_2,
	dataOutArray(0) => fork18_dataOutArray_0,
	dataOutArray(1) => fork18_dataOutArray_1,
	dataOutArray(2) => fork18_dataOutArray_2
);

cond_br6: entity work.Branch(arch) generic map (2,2,6,6)
port map (
	clk => cond_br6_clk,
	rst => cond_br6_rst,
	dataInArray(0) => cond_br6_dataInArray_0,
	Condition(0) => cond_br6_dataInArray_1,
	pValidArray(0) => cond_br6_pValidArray_0,
	pValidArray(1) => cond_br6_pValidArray_1,
	readyArray(0) => cond_br6_readyArray_0,
	readyArray(1) => cond_br6_readyArray_1,
	nReadyArray(0) => cond_br6_nReadyArray_0,
	nReadyArray(1) => cond_br6_nReadyArray_1,
	validArray(0) => cond_br6_validArray_0,
	validArray(1) => cond_br6_validArray_1,
	dataOutArray(0) => cond_br6_dataOutArray_0,
	dataOutArray(1) => cond_br6_dataOutArray_1
);

sink2: entity work.sink(arch) generic map (1,0,6,32)
port map (
	clk => sink2_clk,
	rst => sink2_rst,
	dataInArray(0) => sink2_dataInArray_0,
	pValidArray(0) => sink2_pValidArray_0,
	readyArray(0) => sink2_readyArray_0
);

cond_br20: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => cond_br20_clk,
	rst => cond_br20_rst,
	dataInArray(0) => cond_br20_dataInArray_0,
	Condition(0) => cond_br20_dataInArray_1,
	pValidArray(0) => cond_br20_pValidArray_0,
	pValidArray(1) => cond_br20_pValidArray_1,
	readyArray(0) => cond_br20_readyArray_0,
	readyArray(1) => cond_br20_readyArray_1,
	nReadyArray(0) => cond_br20_nReadyArray_0,
	nReadyArray(1) => cond_br20_nReadyArray_1,
	validArray(0) => cond_br20_validArray_0,
	validArray(1) => cond_br20_validArray_1,
	dataOutArray(0) => cond_br20_dataOutArray_0,
	dataOutArray(1) => cond_br20_dataOutArray_1
);

sink3: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink3_clk,
	rst => sink3_rst,
	dataInArray(0) => sink3_dataInArray_0,
	pValidArray(0) => sink3_pValidArray_0,
	readyArray(0) => sink3_readyArray_0
);

buffer4: entity work.transpFifo(arch) generic map (1,1,1,1,2)
port map (
	clk => buffer4_clk,
	rst => buffer4_rst,
	dataInArray(0) => buffer4_dataInArray_0,
	pValidArray(0) => buffer4_pValidArray_0,
	readyArray(0) => buffer4_readyArray_0,
	nReadyArray(0) => buffer4_nReadyArray_0,
	validArray(0) => buffer4_validArray_0,
	dataOutArray(0) => buffer4_dataOutArray_0
);

cond_br21: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => cond_br21_clk,
	rst => cond_br21_rst,
	dataInArray(0) => cond_br21_dataInArray_0,
	Condition(0) => cond_br21_dataInArray_1,
	pValidArray(0) => cond_br21_pValidArray_0,
	pValidArray(1) => cond_br21_pValidArray_1,
	readyArray(0) => cond_br21_readyArray_0,
	readyArray(1) => cond_br21_readyArray_1,
	nReadyArray(0) => cond_br21_nReadyArray_0,
	nReadyArray(1) => cond_br21_nReadyArray_1,
	validArray(0) => cond_br21_validArray_0,
	validArray(1) => cond_br21_validArray_1,
	dataOutArray(0) => cond_br21_dataOutArray_0,
	dataOutArray(1) => cond_br21_dataOutArray_1
);

sink4: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink4_clk,
	rst => sink4_rst,
	dataInArray(0) => sink4_dataInArray_0,
	pValidArray(0) => sink4_pValidArray_0,
	readyArray(0) => sink4_readyArray_0
);

buffer9: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => buffer9_clk,
	rst => buffer9_rst,
	dataInArray(0) => buffer9_dataInArray_0,
	pValidArray(0) => buffer9_pValidArray_0,
	readyArray(0) => buffer9_readyArray_0,
	nReadyArray(0) => buffer9_nReadyArray_0,
	validArray(0) => buffer9_validArray_0,
	dataOutArray(0) => buffer9_dataOutArray_0
);

d_return0: entity work.ret_op(arch) generic map (1,1,32,32)
port map (
	clk => d_return0_clk,
	rst => d_return0_rst,
	dataInArray(0) => d_return0_dataInArray_0,
	pValidArray(0) => d_return0_pValidArray_0,
	readyArray(0) => d_return0_readyArray_0,
	nReadyArray(0) => d_return0_nReadyArray_0,
	validArray(0) => d_return0_validArray_0,
	dataOutArray(0) => d_return0_dataOutArray_0
);

end0: entity work.end_node(arch) generic map (1,3,1,32,32)
port map (
	clk => end0_clk,
	rst => end0_rst,
	dataInArray(0) => end0_dataInArray_3,
	eValidArray(0) => end0_pValidArray_0,
	eValidArray(1) => end0_pValidArray_1,
	eValidArray(2) => end0_pValidArray_2,
	pValidArray(0) => end0_pValidArray_3,
	eReadyArray(0) => end0_readyArray_0,
	eReadyArray(1) => end0_readyArray_1,
	eReadyArray(2) => end0_readyArray_2,
	readyArray(0) => end0_readyArray_3,
	dataOutArray(0) => end0_dataOutArray_0,
	validArray(0) => end0_validArray_0,
	nReadyArray(0) => end0_nReadyArray_0
);

end behavioral; 
