{
 "session": {
  "name": "v++_link_vmk180_thin",
  "pid": "0",
  "uuid": "efbdcdee-d1bf-413c-a00d-4a951c36069c",
  "description": "/proj/xbuilds/SWIP/2022.2_1014_8888/installs/lin64/Vitis/2022.2/bin/unwrapped/lnx64.o/v++  --vivado.prop \"run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}\" --vivado.prop \"run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-retiming}\" --vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true --vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true --advanced.misc \"report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}\" --advanced.misc \"report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}\" --link --debug --save-temps --target hw --optimize 3 --platform ../vivado/vivado_build/xsa_platform/vmk180_thin.xsa --config ../../src/vitis/system.cfg ../../output_tfc_w1a1_VMK180/xo/finn_design.xo ../../output_tfc_w1a1_VMK180/xo/instrumentation_wrapper.xo --output vmk180_thin.xsa ",
  "timestamp": "0",
  "outputFiles": []
 },
 "violations": {},
 "waivedViolations": {},
 "affirmations": {},
 "specsViolated": {},
 "specsAffirmed": {}
}

