

================================================================
== Vivado HLS Report for 'max_pool_2'
================================================================
* Date:           Thu Aug  8 19:52:54 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       mp2_fp3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.286|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  802|  802|  802|  802|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Filter_Loop_Row_Loop_Col_Loop  |  800|  800|         3|          2|          1|   400|    yes   |
        +---------------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      0|       0|    429|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    156|    -|
|Register         |        -|      -|      97|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      97|    585|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1494_1_fu_428_p2   |     *    |      0|  0|  13|           4|           4|
    |mul_ln1494_fu_327_p2     |     *    |      0|  0|  13|           4|           4|
    |add_ln10_fu_207_p2       |     +    |      0|  0|  15|           9|           1|
    |add_ln13_fu_419_p2       |     +    |      0|  0|  15|           1|           6|
    |add_ln1494_1_fu_373_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln1494_2_fu_434_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln1494_3_fu_447_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln1494_4_fu_394_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln1494_5_fu_408_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln1494_6_fu_479_p2   |     +    |      0|  0|  15|           8|           8|
    |add_ln1494_7_fu_492_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln1494_fu_359_p2     |     +    |      0|  0|  15|           8|           8|
    |add_ln203_1_fu_580_p2    |     +    |      0|  0|   8|           6|           6|
    |add_ln203_2_fu_594_p2    |     +    |      0|  0|  14|          10|          10|
    |add_ln203_fu_544_p2      |     +    |      0|  0|   8|           6|           6|
    |c_fu_516_p2              |     +    |      0|  0|  12|           1|           3|
    |f_fu_213_p2              |     +    |      0|  0|  15|           1|           5|
    |r_fu_279_p2              |     +    |      0|  0|  12|           1|           3|
    |and_ln29_fu_273_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_201_p2      |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln13_fu_219_p2      |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln1494_1_fu_502_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_2_fu_550_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_3_fu_562_p2  |   icmp   |      0|  0|  13|          14|          14|
    |icmp_ln1494_fu_461_p2    |   icmp   |      0|  0|  13|          14|           1|
    |icmp_ln16_fu_267_p2      |   icmp   |      0|  0|   9|           3|           3|
    |or_ln13_fu_285_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln26_1_fu_333_p2      |    or    |      0|  0|   4|           4|           1|
    |or_ln26_fu_195_p2        |    or    |      0|  0|   4|           4|           1|
    |or_ln27_fu_384_p2        |    or    |      0|  0|   4|           4|           1|
    |max_pool_out_V_d0        |  select  |      0|  0|  14|           1|          14|
    |select_ln13_1_fu_307_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln13_2_fu_315_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln13_3_fu_339_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln13_4_fu_521_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln13_fu_291_p3    |  select  |      0|  0|   3|           1|           1|
    |select_ln29_1_fu_508_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_2_fu_555_p3  |  select  |      0|  0|  14|           1|          14|
    |select_ln29_4_fu_225_p3  |  select  |      0|  0|   3|           1|           1|
    |select_ln29_5_fu_233_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln29_6_fu_245_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln29_7_fu_253_p3  |  select  |      0|  0|   4|           1|           1|
    |select_ln29_fu_467_p3    |  select  |      0|  0|  13|           1|          13|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln29_fu_261_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 429|         226|         272|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_180_p4               |   9|          2|    3|          6|
    |ap_phi_mux_f_0_phi_fu_147_p4               |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten23_phi_fu_136_p4  |   9|          2|    9|         18|
    |ap_phi_mux_indvar_flatten_phi_fu_158_p4    |   9|          2|    6|         12|
    |ap_phi_mux_r_0_phi_fu_169_p4               |   9|          2|    3|          6|
    |c_0_reg_176                                |   9|          2|    3|          6|
    |conv_out_V_address0                        |  15|          3|   11|         33|
    |conv_out_V_address1                        |  15|          3|   11|         33|
    |f_0_reg_143                                |   9|          2|    5|         10|
    |indvar_flatten23_reg_132                   |   9|          2|    9|         18|
    |indvar_flatten_reg_154                     |   9|          2|    6|         12|
    |r_0_reg_165                                |   9|          2|    3|          6|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 156|         33|   76|        177|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |add_ln10_reg_609          |   9|   0|    9|          0|
    |add_ln13_reg_669          |   6|   0|    6|          0|
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |c_0_reg_176               |   3|   0|    3|          0|
    |c_reg_690                 |   3|   0|    3|          0|
    |f_0_reg_143               |   5|   0|    5|          0|
    |icmp_ln10_reg_605         |   1|   0|    1|          0|
    |icmp_ln13_reg_614         |   1|   0|    1|          0|
    |indvar_flatten23_reg_132  |   9|   0|    9|          0|
    |indvar_flatten_reg_154    |   6|   0|    6|          0|
    |r_0_reg_165               |   3|   0|    3|          0|
    |select_ln13_1_reg_637     |   3|   0|    3|          0|
    |select_ln13_3_reg_644     |   3|   0|    4|          1|
    |select_ln13_4_reg_695     |   6|   0|    6|          0|
    |select_ln13_reg_631       |   3|   0|    3|          0|
    |select_ln29_1_reg_684     |  14|   0|   14|          0|
    |select_ln29_5_reg_619     |   5|   0|    5|          0|
    |zext_ln1494_2_reg_649     |   3|   0|    8|          5|
    |zext_ln1494_5_reg_659     |   3|   0|    8|          5|
    |zext_ln29_1_reg_625       |   5|   0|   12|          7|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  97|   0|  115|         18|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_2   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_2   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_2   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_2   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_2   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_2   | return value |
|conv_out_V_address0      | out |   11|  ap_memory |   conv_out_V   |     array    |
|conv_out_V_ce0           | out |    1|  ap_memory |   conv_out_V   |     array    |
|conv_out_V_q0            |  in |   14|  ap_memory |   conv_out_V   |     array    |
|conv_out_V_address1      | out |   11|  ap_memory |   conv_out_V   |     array    |
|conv_out_V_ce1           | out |    1|  ap_memory |   conv_out_V   |     array    |
|conv_out_V_q1            |  in |   14|  ap_memory |   conv_out_V   |     array    |
|max_pool_out_V_address0  | out |    9|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_ce0       | out |    1|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_we0       | out |    1|  ap_memory | max_pool_out_V |     array    |
|max_pool_out_V_d0        | out |   14|  ap_memory | max_pool_out_V |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

