--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Wed Jul 23 19:22:13 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     kalman_fsm
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets clk_c]
            13 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.227ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             state_FSM_i4  (from clk_c +)
   Destination:    FD1S3AX    D              state_FSM_i4  (to clk_c +)

   Delay:                   2.948ns  (18.0% logic, 82.0% route), 2 logic levels.

 Constraint Details:

      2.948ns data_path state_FSM_i4 to state_FSM_i4 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 2.227ns

 Path Details: state_FSM_i4 to state_FSM_i4

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              state_FSM_i4 (from clk_c)
Route         4   e 1.397                                  n72
LUT4        ---     0.166              A to Z              i76_4_lut
Route         1   e 1.020                                  n109
                  --------
                    2.948  (18.0% logic, 82.0% route), 2 logic levels.


Passed:  The following path meets requirements by 2.227ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             state_FSM_i4  (from clk_c +)
   Destination:    FD1S3AX    D              state_FSM_i5  (to clk_c +)

   Delay:                   2.948ns  (18.0% logic, 82.0% route), 2 logic levels.

 Constraint Details:

      2.948ns data_path state_FSM_i4 to state_FSM_i5 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 2.227ns

 Path Details: state_FSM_i4 to state_FSM_i5

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              state_FSM_i4 (from clk_c)
Route         4   e 1.397                                  n72
LUT4        ---     0.166              D to Z              i78_4_lut
Route         1   e 1.020                                  n111
                  --------
                    2.948  (18.0% logic, 82.0% route), 2 logic levels.


Passed:  The following path meets requirements by 2.227ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             state_FSM_i6  (from clk_c +)
   Destination:    FD1S3AX    D              state_FSM_i7  (to clk_c +)

   Delay:                   2.948ns  (18.0% logic, 82.0% route), 2 logic levels.

 Constraint Details:

      2.948ns data_path state_FSM_i6 to state_FSM_i7 meets
      5.000ns delay constraint less
     -0.175ns L_S requirement (totaling 5.175ns) by 2.227ns

 Path Details: state_FSM_i6 to state_FSM_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.365             CK to Q              state_FSM_i6 (from clk_c)
Route         4   e 1.397                                  n70
LUT4        ---     0.166              B to Z              i62_2_lut
Route         1   e 1.020                                  n97
                  --------
                    2.948  (18.0% logic, 82.0% route), 2 logic levels.

Report: 2.773 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |     5.000 ns|     2.773 ns|     2  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  13 paths, 15 nets, and 27 connections (49.1% coverage)


Peak memory: 78299136 bytes, TRCE: 65536 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
