var searchData=
[
  ['dac_2161',['DAC',['../group__DAC.html',1,'']]],
  ['dac1_5fchannel_5f1_2162',['DAC1_CHANNEL_1',['../group__HAL__DAC__Aliased__Defines.html#gacd0eabd250f1026912b0e3f7deecb2e7',1,'stm32_hal_legacy.h']]],
  ['dac1_5fchannel_5f2_2163',['DAC1_CHANNEL_2',['../group__HAL__DAC__Aliased__Defines.html#ga6358f0c4cfc9a0e67a739bf6cf17870c',1,'stm32_hal_legacy.h']]],
  ['dac2_5fchannel_5f1_2164',['DAC2_CHANNEL_1',['../group__HAL__DAC__Aliased__Defines.html#ga8d40044bd0865cdb12fea604852f2582',1,'stm32_hal_legacy.h']]],
  ['dac_5fwave_5fnoise_2165',['DAC_WAVE_NOISE',['../group__HAL__DAC__Aliased__Defines.html#ga4585a41ff6dfd14971119283f1d8045b',1,'stm32_hal_legacy.h']]],
  ['dac_5fwave_5fnone_2166',['DAC_WAVE_NONE',['../group__HAL__DAC__Aliased__Defines.html#ga7e80010819867e162e936510093a4cef',1,'stm32_hal_legacy.h']]],
  ['dac_5fwave_5ftriangle_2167',['DAC_WAVE_TRIANGLE',['../group__HAL__DAC__Aliased__Defines.html#ga8340be3743135476cb33a7daf7e6ace5',1,'stm32_hal_legacy.h']]],
  ['dac_5fwavegeneration_5fnoise_2168',['DAC_WAVEGENERATION_NOISE',['../group__HAL__DAC__Aliased__Defines.html#ga983df0b8c271df50b8d230f9cd79b28e',1,'stm32_hal_legacy.h']]],
  ['dac_5fwavegeneration_5fnone_2169',['DAC_WAVEGENERATION_NONE',['../group__HAL__DAC__Aliased__Defines.html#ga646bbf1bac854ad6c65dcd932dd97057',1,'stm32_hal_legacy.h']]],
  ['dac_5fwavegeneration_5ftriangle_2170',['DAC_WAVEGENERATION_TRIANGLE',['../group__HAL__DAC__Aliased__Defines.html#ga157dcc41215ec9a313621a1b3e5ba1ab',1,'stm32_hal_legacy.h']]],
  ['dacex_2171',['DACEx',['../group__DACEx.html',1,'']]],
  ['data_5fcache_5fenable_2172',['DATA_CACHE_ENABLE',['../stm32f4xx__hal__conf__template_8h.html#a5b4c32a40cf49b06c0d761e385949a6b',1,'stm32f4xx_hal_conf_template.h']]],
  ['dataalign_2173',['DataAlign',['../structADC__InitTypeDef.html#afe646b2571044212378bf5f722544359',1,'ADC_InitTypeDef']]],
  ['dataformat_2174',['DataFormat',['../structI2S__InitTypeDef.html#ab38ce2ed0475202a3ccb010de2c615ba',1,'I2S_InitTypeDef']]],
  ['datasize_2175',['DataSize',['../structSPI__InitTypeDef.html#a98999b0cd6e4c94f05b61b2554ee0371',1,'SPI_InitTypeDef']]],
  ['date_2176',['Date',['../structRTC__DateTypeDef.html#a784bb90289154f1c4b6724fed7265645',1,'RTC_DateTypeDef']]],
  ['daylightsaving_2177',['DayLightSaving',['../structRTC__TimeTypeDef.html#a07a6bb22b53266f71c1b97b5e6aeb5e4',1,'RTC_TimeTypeDef']]],
  ['dbp_5fbit_5fnumber_2178',['DBP_BIT_NUMBER',['../group__PWR__CR__register__alias.html#ga398aef263adbda7c1f1dc9020fde83f3',1,'stm32f4xx_hal_pwr.h']]],
  ['dbp_5fbitnumber_2179',['DBP_BitNumber',['../group__HAL__PWR__Aliased.html#ga36ff45d972bf94f31f172fd53cf44d23',1,'stm32_hal_legacy.h']]],
  ['dbp_5ftimeout_5fvalue_2180',['DBP_TIMEOUT_VALUE',['../group__HAL__RCC__Aliased.html#ga3508fa29d62b42d7d9117c419e076efc',1,'stm32_hal_legacy.h']]],
  ['dckcfgr_5ftimpre_5fbb_2181',['DCKCFGR_TIMPRE_BB',['../group__HAL__RCC__Aliased.html#gaff212f4f5168f26347acf1abbb331961',1,'stm32_hal_legacy.h']]],
  ['dcmi_2182',['DCMI',['../group__DCMI.html',1,'']]],
  ['dcmi_5fflag_5fovfmi_2183',['DCMI_FLAG_OVFMI',['../group__HAL__DCMI__Aliased__Defines.html#gaec0c82ddcc3994b877a2f904c680e2b1',1,'stm32_hal_legacy.h']]],
  ['dcmi_5fflag_5fovfri_2184',['DCMI_FLAG_OVFRI',['../group__HAL__DCMI__Aliased__Defines.html#ga10e986f24ca3e73d31f56ddd908987e0',1,'stm32_hal_legacy.h']]],
  ['dcmi_5fit_5fovf_2185',['DCMI_IT_OVF',['../group__HAL__DCMI__Aliased__Defines.html#ga5afbb2e1a8b64d9e042da18d8304667e',1,'stm32_hal_legacy.h']]],
  ['dcmiex_2186',['DCMIEx',['../group__DCMIEx.html',1,'']]],
  ['deadtime_2187',['DeadTime',['../structTIM__BreakDeadTimeConfigTypeDef.html#a5a08cf07668e90bc708f8cccf709f2b4',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['devaddress_2188',['Devaddress',['../struct____I2C__HandleTypeDef.html#ad6bcf76f2ccfe535724014ef07eae04b',1,'__I2C_HandleTypeDef::Devaddress()'],['../struct____SMBUS__HandleTypeDef.html#ad6bcf76f2ccfe535724014ef07eae04b',1,'__SMBUS_HandleTypeDef::Devaddress()']]],
  ['dfsdmclockselection_2189',['DfsdmClockSelection',['../group__HAL__RCC__Aliased.html#ga245665abb7d8072ff233db26331a6648',1,'stm32_hal_legacy.h']]],
  ['direction_2190',['Direction',['../structDMA__InitTypeDef.html#ab94410c1333b512e271b1c135fe50916',1,'DMA_InitTypeDef::Direction()'],['../structSPI__InitTypeDef.html#ab94410c1333b512e271b1c135fe50916',1,'SPI_InitTypeDef::Direction()']]],
  ['discontinuousconvmode_2191',['DiscontinuousConvMode',['../structADC__InitTypeDef.html#aa314a1478944f8457d9c9e423719d893',1,'ADC_InitTypeDef']]],
  ['dma_2192',['DMA',['../group__DMA.html',1,'']]],
  ['dma_5fchannel_5f0_2193',['DMA_CHANNEL_0',['../group__DMA__Channel__selection.html#gabd7de138931e93a90fc6c4eab5916bbe',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fchannel_5f1_2194',['DMA_CHANNEL_1',['../group__DMA__Channel__selection.html#ga283364370e9876af6406b9fa70e2944f',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fchannel_5f2_2195',['DMA_CHANNEL_2',['../group__DMA__Channel__selection.html#ga9688f3e78cbc2109d214b7ca049e22df',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fchannel_5f3_2196',['DMA_CHANNEL_3',['../group__DMA__Channel__selection.html#gac689673fec4d72ede49a0d657e3a7e70',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fchannel_5f4_2197',['DMA_CHANNEL_4',['../group__DMA__Channel__selection.html#ga51b51f5b39e23b28ad99520ad5be596f',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fchannel_5f5_2198',['DMA_CHANNEL_5',['../group__DMA__Channel__selection.html#gafbaa82f3cff89858e50363c04ed0cca0',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fchannel_5f6_2199',['DMA_CHANNEL_6',['../group__DMA__Channel__selection.html#gad23679661d8da3bc1aaacc62f99821f7',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fchannel_5f7_2200',['DMA_CHANNEL_7',['../group__DMA__Channel__selection.html#ga77ff4e8675a3991feb20e385242f34ab',1,'stm32f4xx_hal_dma.h']]],
  ['dma_20channel_20selection_2201',['DMA Channel selection',['../group__DMA__Channel__selection.html',1,'']]],
  ['dma_5fcircular_2202',['DMA_CIRCULAR',['../group__DMA__mode.html#ga4c4f425cba13edffb3c831c036c91e01',1,'stm32f4xx_hal_dma.h']]],
  ['dma_20data_20transfer_20direction_2203',['DMA Data transfer direction',['../group__DMA__Data__transfer__direction.html',1,'']]],
  ['dma_20error_20code_2204',['DMA Error Code',['../group__DMA__Error__Code.html',1,'']]],
  ['dma_20exported_20constants_2205',['DMA Exported Constants',['../group__DMA__Exported__Constants.html',1,'']]],
  ['dma_20exported_20functions_2206',['DMA Exported Functions',['../group__DMA__Exported__Functions.html',1,'']]],
  ['dma_20exported_20types_2207',['DMA Exported Types',['../group__DMA__Exported__Types.html',1,'']]],
  ['dma_20fifo_20direct_20mode_2208',['DMA FIFO direct mode',['../group__DMA__FIFO__direct__mode.html',1,'']]],
  ['dma_5ffifo_5fthreshold_5f1quarterfull_2209',['DMA_FIFO_THRESHOLD_1QUARTERFULL',['../group__DMA__FIFO__threshold__level.html#ga4debbd5733190b61b2115613d4b3658b',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5ffifo_5fthreshold_5f3quartersfull_2210',['DMA_FIFO_THRESHOLD_3QUARTERSFULL',['../group__DMA__FIFO__threshold__level.html#gae1e4ba12bae8440421e6672795d71223',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5ffifo_5fthreshold_5ffull_2211',['DMA_FIFO_THRESHOLD_FULL',['../group__DMA__FIFO__threshold__level.html#ga5de463bb24dc12fe7bbb300e1e4493f7',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5ffifo_5fthreshold_5fhalffull_2212',['DMA_FIFO_THRESHOLD_HALFFULL',['../group__DMA__FIFO__threshold__level.html#gad2b071aa3a3bfc936017f12fb956c56f',1,'stm32f4xx_hal_dma.h']]],
  ['dma_20fifo_20threshold_20level_2213',['DMA FIFO threshold level',['../group__DMA__FIFO__threshold__level.html',1,'']]],
  ['dma_5ffifomode_5fdisable_2214',['DMA_FIFOMODE_DISABLE',['../group__DMA__FIFO__direct__mode.html#gaec22b199f9da9214bf908d7edbcd83e8',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5ffifomode_5fenable_2215',['DMA_FIFOMODE_ENABLE',['../group__DMA__FIFO__direct__mode.html#ga18709570bed6b9112520701c482fbe4b',1,'stm32f4xx_hal_dma.h']]],
  ['dma_20flag_20definitions_2216',['DMA flag definitions',['../group__DMA__flag__definitions.html',1,'']]],
  ['dma_5fflag_5fdmeif0_5f4_2217',['DMA_FLAG_DMEIF0_4',['../group__DMA__flag__definitions.html#gaee0e6da831d62bc84e9e28e59b8e9ede',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fflag_5fdmeif1_5f5_2218',['DMA_FLAG_DMEIF1_5',['../group__DMA__flag__definitions.html#gaae665bbda7f888f0b8ac3d10688bfc5d',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fflag_5fdmeif2_5f6_2219',['DMA_FLAG_DMEIF2_6',['../group__DMA__flag__definitions.html#ga8963d8e64fa5610d7617d8fe81c76704',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fflag_5fdmeif3_5f7_2220',['DMA_FLAG_DMEIF3_7',['../group__DMA__flag__definitions.html#ga3053e2fb5ef245cf9c847c4de3fd1732',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fflag_5ffeif0_5f4_2221',['DMA_FLAG_FEIF0_4',['../group__DMA__flag__definitions.html#ga6f44b274316a463c9302d770b8205640',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fflag_5ffeif1_5f5_2222',['DMA_FLAG_FEIF1_5',['../group__DMA__flag__definitions.html#ga16a04159a9a7c434ac02e5c6ff630b2e',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fflag_5ffeif2_5f6_2223',['DMA_FLAG_FEIF2_6',['../group__DMA__flag__definitions.html#gaba3e6950c089013f9f675b83d78cab5c',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fflag_5ffeif3_5f7_2224',['DMA_FLAG_FEIF3_7',['../group__DMA__flag__definitions.html#gaea8077c9d9c55c53024c9f90e7f2c76f',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fflag_5fhtif0_5f4_2225',['DMA_FLAG_HTIF0_4',['../group__DMA__flag__definitions.html#ga976fee242270824013f1fc0b6bd4c446',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fflag_5fhtif1_5f5_2226',['DMA_FLAG_HTIF1_5',['../group__DMA__flag__definitions.html#ga2c9522a20a6ace45958413034b7f3af8',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fflag_5fhtif2_5f6_2227',['DMA_FLAG_HTIF2_6',['../group__DMA__flag__definitions.html#ga2ae0054d63c453a14b6d3822c503e7b4',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fflag_5fhtif3_5f7_2228',['DMA_FLAG_HTIF3_7',['../group__DMA__flag__definitions.html#ga139d44f447ab2cf5c18311cf6b6ee6e2',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fflag_5ftcif0_5f4_2229',['DMA_FLAG_TCIF0_4',['../group__DMA__flag__definitions.html#ga19dfe70176841c6972818e279ba02436',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fflag_5ftcif1_5f5_2230',['DMA_FLAG_TCIF1_5',['../group__DMA__flag__definitions.html#ga9546185449ae979fad0aa5e33310c0ab',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fflag_5ftcif2_5f6_2231',['DMA_FLAG_TCIF2_6',['../group__DMA__flag__definitions.html#gab8096a50b81e30e474e2b1148b55a983',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fflag_5ftcif3_5f7_2232',['DMA_FLAG_TCIF3_7',['../group__DMA__flag__definitions.html#ga4acf62e6807442dd5b611d95d1617b98',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fflag_5fteif0_5f4_2233',['DMA_FLAG_TEIF0_4',['../group__DMA__flag__definitions.html#gab98ef70ba0c1498d4c967a10b3f6e67f',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fflag_5fteif1_5f5_2234',['DMA_FLAG_TEIF1_5',['../group__DMA__flag__definitions.html#ga9d4c5bac7bdcdb23b4d38186e918ae9e',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fflag_5fteif2_5f6_2235',['DMA_FLAG_TEIF2_6',['../group__DMA__flag__definitions.html#ga7801bd49cbbe19be612718965e8c675e',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fflag_5fteif3_5f7_2236',['DMA_FLAG_TEIF3_7',['../group__DMA__flag__definitions.html#ga7070307dcd59da45137962c521a06562',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fhandle_2237',['DMA_Handle',['../structADC__HandleTypeDef.html#a26dce701f4dd78176b421b5d6ddee0ba',1,'ADC_HandleTypeDef']]],
  ['dma_5fhandletypedef_2238',['DMA_HandleTypeDef',['../group__DMA__Exported__Types.html#ga41b754a906b86bce54dc79938970138b',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5finittypedef_2239',['DMA_InitTypeDef',['../structDMA__InitTypeDef.html',1,'']]],
  ['dma_20interrupt_20enable_20definitions_2240',['DMA interrupt enable definitions',['../group__DMA__interrupt__enable__definitions.html',1,'']]],
  ['dma_5fit_5fdme_2241',['DMA_IT_DME',['../group__DMA__interrupt__enable__definitions.html#ga71137443f7bdced1ee80697596e9ea98',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fit_5ffe_2242',['DMA_IT_FE',['../group__DMA__interrupt__enable__definitions.html#ga93164ec039fc5579662c382e68d7d13f',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fit_5fht_2243',['DMA_IT_HT',['../group__DMA__interrupt__enable__definitions.html#gadf11c572b9797e04a14b105fdc2e5f66',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fit_5ftc_2244',['DMA_IT_TC',['../group__DMA__interrupt__enable__definitions.html#ga06e83dd277e0d3e5635cf8ce8dfd6e16',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fit_5fte_2245',['DMA_IT_TE',['../group__DMA__interrupt__enable__definitions.html#gaf9d92649d2a0146f663ff253d8f3b59e',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fmburst_5finc16_2246',['DMA_MBURST_INC16',['../group__DMA__Memory__burst.html#ga7812aea620b09c4f4281d614d86e6094',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fmburst_5finc4_2247',['DMA_MBURST_INC4',['../group__DMA__Memory__burst.html#gac9efcb13b2f0a715edb931dde213c000',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fmburst_5finc8_2248',['DMA_MBURST_INC8',['../group__DMA__Memory__burst.html#ga4b8834930bb3b93cd3fcf04660b6933d',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fmburst_5fsingle_2249',['DMA_MBURST_SINGLE',['../group__DMA__Memory__burst.html#ga4e94b7250e6a4f53d702b42b15796953',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fmdataalign_5fbyte_2250',['DMA_MDATAALIGN_BYTE',['../group__DMA__Memory__data__size.html#ga9ed07bddf736298eba11508382ea4d51',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fmdataalign_5fhalfword_2251',['DMA_MDATAALIGN_HALFWORD',['../group__DMA__Memory__data__size.html#ga2c7355971c0da34a7ffe50ec87403071',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fmdataalign_5fword_2252',['DMA_MDATAALIGN_WORD',['../group__DMA__Memory__data__size.html#ga8812da819f18c873249074f3920220b2',1,'stm32f4xx_hal_dma.h']]],
  ['dma_20memory_20burst_2253',['DMA Memory burst',['../group__DMA__Memory__burst.html',1,'']]],
  ['dma_20memory_20data_20size_2254',['DMA Memory data size',['../group__DMA__Memory__data__size.html',1,'']]],
  ['dma_20memory_20incremented_20mode_2255',['DMA Memory incremented mode',['../group__DMA__Memory__incremented__mode.html',1,'']]],
  ['dma_5fmemory_5fto_5fmemory_2256',['DMA_MEMORY_TO_MEMORY',['../group__DMA__Data__transfer__direction.html#ga0695035d725855ccf64d2d8452a33810',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fmemory_5fto_5fperiph_2257',['DMA_MEMORY_TO_PERIPH',['../group__DMA__Data__transfer__direction.html#ga9e76fc559a2d5c766c969e6e921b1ee9',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fminc_5fdisable_2258',['DMA_MINC_DISABLE',['../group__DMA__Memory__incremented__mode.html#ga32625330516c188151743473fad97a33',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fminc_5fenable_2259',['DMA_MINC_ENABLE',['../group__DMA__Memory__incremented__mode.html#ga43d30885699cc8378562316ff4fed1cd',1,'stm32f4xx_hal_dma.h']]],
  ['dma_20mode_2260',['DMA mode',['../group__DMA__mode.html',1,'']]],
  ['dma_5fnormal_2261',['DMA_NORMAL',['../group__DMA__mode.html#ga04941acfbbdefc53e1e08133cffa3b8a',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fpburst_5finc16_2262',['DMA_PBURST_INC16',['../group__DMA__Peripheral__burst.html#ga705a631ea96b34aa5afa7fed06a487e0',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fpburst_5finc4_2263',['DMA_PBURST_INC4',['../group__DMA__Peripheral__burst.html#gacc54efc746528ed9e0173dad956f7caf',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fpburst_5finc8_2264',['DMA_PBURST_INC8',['../group__DMA__Peripheral__burst.html#gaf76dd9b208c8606e8c5ae7abf8c26532',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fpburst_5fsingle_2265',['DMA_PBURST_SINGLE',['../group__DMA__Peripheral__burst.html#ga1ee9cf4dc1c8bfc5ab6dfb95a00f81ff',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fpdataalign_5fbyte_2266',['DMA_PDATAALIGN_BYTE',['../group__DMA__Peripheral__data__size.html#ga55b8c8f5ec95f10d26d6c5b1c9136730',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fpdataalign_5fhalfword_2267',['DMA_PDATAALIGN_HALFWORD',['../group__DMA__Peripheral__data__size.html#gac08bfd907442dba5358830b247135bcc',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fpdataalign_5fword_2268',['DMA_PDATAALIGN_WORD',['../group__DMA__Peripheral__data__size.html#gaad50e97cbc4a726660db9c3f42ac93b0',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fperiph_5fto_5fmemory_2269',['DMA_PERIPH_TO_MEMORY',['../group__DMA__Data__transfer__direction.html#gacb2cbf03ecae6804ae4a6f60a3e37c12',1,'stm32f4xx_hal_dma.h']]],
  ['dma_20peripheral_20burst_2270',['DMA Peripheral burst',['../group__DMA__Peripheral__burst.html',1,'']]],
  ['dma_20peripheral_20data_20size_2271',['DMA Peripheral data size',['../group__DMA__Peripheral__data__size.html',1,'']]],
  ['dma_20peripheral_20incremented_20mode_2272',['DMA Peripheral incremented mode',['../group__DMA__Peripheral__incremented__mode.html',1,'']]],
  ['dma_5fpfctrl_2273',['DMA_PFCTRL',['../group__DMA__mode.html#ga7974ee645c8e275a2297cf37eec9e022',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fpinc_5fdisable_2274',['DMA_PINC_DISABLE',['../group__DMA__Peripheral__incremented__mode.html#ga63e2aff2973d1a8f01d5d7b6e4894f39',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fpinc_5fenable_2275',['DMA_PINC_ENABLE',['../group__DMA__Peripheral__incremented__mode.html#gab6d84e5805302516d26c06fb4497a346',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fpriority_5fhigh_2276',['DMA_PRIORITY_HIGH',['../group__DMA__Priority__level.html#ga6b2f5c5e22895f8b4bd52a27ec6cae2a',1,'stm32f4xx_hal_dma.h']]],
  ['dma_20priority_20level_2277',['DMA Priority level',['../group__DMA__Priority__level.html',1,'']]],
  ['dma_5fpriority_5flow_2278',['DMA_PRIORITY_LOW',['../group__DMA__Priority__level.html#ga0d1ed2bc9229ba3c953002bcf3a72130',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fpriority_5fmedium_2279',['DMA_PRIORITY_MEDIUM',['../group__DMA__Priority__level.html#gad6fbeee76fd4a02cbed64365bb4c1781',1,'stm32f4xx_hal_dma.h']]],
  ['dma_5fpriority_5fvery_5fhigh_2280',['DMA_PRIORITY_VERY_HIGH',['../group__DMA__Priority__level.html#gaed0542331a4d875d1d8d5b2878e9372c',1,'stm32f4xx_hal_dma.h']]],
  ['dma_20private_20constants_2281',['DMA Private Constants',['../group__DMA__Private__Constants.html',1,'']]],
  ['dma_20private_20functions_2282',['DMA Private Functions',['../group__DMA__Private__Functions.html',1,'']]],
  ['dma_20private_20macros_2283',['DMA Private Macros',['../group__DMA__Private__Macros.html',1,'']]],
  ['dmaaccessmode_2284',['DMAAccessMode',['../structADC__MultiModeTypeDef.html#a441b28d66abfb0edd5ea1c5ee907dc5d',1,'ADC_MultiModeTypeDef']]],
  ['dmacontinuousrequests_2285',['DMAContinuousRequests',['../structADC__InitTypeDef.html#a535b571cac727283b16e159fe6acdcd8',1,'ADC_InitTypeDef']]],
  ['dmaex_2286',['DMAEx',['../group__DMAEx.html',1,'']]],
  ['dmaex_20exported_20functions_2287',['DMAEx Exported Functions',['../group__DMAEx__Exported__Functions.html',1,'']]],
  ['dmaex_20exported_20types_2288',['DMAEx Exported Types',['../group__DMAEx__Exported__Types.html',1,'']]],
  ['dmaex_20private_20functions_2289',['DMAEx Private Functions',['../group__DMAEx__Private__Functions.html',1,'']]],
  ['dmaomr_5fclear_5fmask_2290',['DMAOMR_CLEAR_MASK',['../group__HAL__ETH__Aliased__Defines.html#gad1b188dfe2cdaea68fb36806a0b94b95',1,'stm32_hal_legacy.h']]],
  ['dp83848_5fphy_5faddress_2291',['DP83848_PHY_ADDRESS',['../stm32f4xx__hal__conf__template_8h.html#a25f014091aaba92bdd9d95d0b2f00503',1,'stm32f4xx_hal_conf_template.h']]],
  ['dualaddressmode_2292',['DualAddressMode',['../structI2C__InitTypeDef.html#aabb4e156aa4af60dfaf591419e9b1a07',1,'I2C_InitTypeDef::DualAddressMode()'],['../structSMBUS__InitTypeDef.html#aabb4e156aa4af60dfaf591419e9b1a07',1,'SMBUS_InitTypeDef::DualAddressMode()']]],
  ['dutycycle_2293',['DutyCycle',['../structI2C__InitTypeDef.html#a762a4d954f3ccee6017e31fe902fb1c1',1,'I2C_InitTypeDef']]],
  ['device_20electronic_20signature_2294',['DEVICE ELECTRONIC SIGNATURE',['../group__UTILS__EF__DEVICE__ELECTRONIC__SIGNATURE.html',1,'']]],
  ['delay_2295',['DELAY',['../group__UTILS__LL__EF__DELAY.html',1,'']]]
];
