// Seed: 2800451021
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
endmodule
module module_1 (
    input  logic id_0,
    input  tri1  id_1,
    output logic id_2,
    input  wor   id_3
);
  logic id_5 = id_0;
  always id_2 <= id_5(id_3);
  function id_6;
    input id_7;
    id_7 <= id_0 & id_0;
    #1 for (id_6 = id_0; id_3; id_6 = 1) if (id_3) if (id_0 > 1) id_8;
  endfunction
  wire id_9;
  id_10(
      1, id_1, 1, id_1
  );
  always id_7 = id_5;
  module_0 modCall_1 (
      id_8,
      id_8,
      id_8,
      id_9,
      id_9,
      id_8
  );
endmodule
