<stg><name>C_IO_L2_in_0_x1</name>


<trans_list>

<trans id="439" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln16842" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="2" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln16842" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="2" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16849" val="0"/>
<literal name="icmp_ln886_13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="452" from="3" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_13" val="1"/>
<literal name="or_ln16842" val="0"/>
</and_exp><and_exp><literal name="icmp_ln16849" val="1"/>
<literal name="or_ln16842" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="453" from="3" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_13" val="1"/>
<literal name="or_ln16842" val="1"/>
</and_exp><and_exp><literal name="icmp_ln16849" val="1"/>
<literal name="or_ln16842" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16854" val="0"/>
<literal name="icmp_ln890_1269" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="4" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16854" val="1"/>
<literal name="icmp_ln890_1268" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="451" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16854" val="1"/>
<literal name="icmp_ln890_1268" val="1"/>
</and_exp><and_exp><literal name="icmp_ln16854" val="0"/>
<literal name="icmp_ln890_1269" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1281" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1281" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="6" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1280" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="7" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1280" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="499" from="10" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="13" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="14" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16922" val="0"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="15" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln16842" val="0"/>
<literal name="icmp_ln886" val="1"/>
</and_exp><and_exp><literal name="or_ln16842" val="0"/>
<literal name="icmp_ln16922" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="15" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln16842" val="1"/>
<literal name="icmp_ln886" val="1"/>
</and_exp><and_exp><literal name="or_ln16842" val="1"/>
<literal name="icmp_ln16922" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="464" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16927" val="0"/>
<literal name="icmp_ln890_1267" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="16" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16927" val="1"/>
<literal name="icmp_ln890_1266" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="16" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16927" val="1"/>
<literal name="icmp_ln890_1266" val="1"/>
</and_exp><and_exp><literal name="icmp_ln16927" val="0"/>
<literal name="icmp_ln890_1267" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1279" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="17" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1279" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="18" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1278" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="19" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1278" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="20" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="22" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="25" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="27" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="30" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_C_PE_0_0_x1101, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_1_x118, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_C_C_IO_L2_in_0_x117, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_PE_0_0_x1101, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_1_x118, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_C_C_IO_L2_in_0_x117, void @empty_1279, i32 0, i32 0, void @empty_1431, i32 0, i32 0, void @empty_1431, void @empty_1431, void @empty_1431, i32 0, i32 0, i32 0, i32 0, void @empty_1431, void @empty_1431

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="512" op_0_bw="64">
<![CDATA[
:6 %local_C_ping_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_C_ping_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="512" op_0_bw="64">
<![CDATA[
:7 %local_C_pong_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_C_pong_V"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="256" op_0_bw="64">
<![CDATA[
:8 %data_split_V_30 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_30"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="256" op_0_bw="64">
<![CDATA[
:9 %data_split_V_29 = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_29"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="256" op_0_bw="64">
<![CDATA[
:10 %data_split_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="data_split_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:11 %specmemcore_ln16832 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_C_ping_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln16832"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:12 %specmemcore_ln16833 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_C_pong_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln16833"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %data_split_V_29_addr = getelementptr i256 %data_split_V_29, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_split_V_29_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14 %data_split_V_29_addr_1 = getelementptr i256 %data_split_V_29, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_29_addr_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15 %data_split_V_30_addr = getelementptr i256 %data_split_V_30, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_split_V_30_addr"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16 %data_split_V_30_addr_1 = getelementptr i256 %data_split_V_30, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_30_addr_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:17 %br_ln16842 = br void

]]></Node>
<StgValue><ssdm name="br_ln16842"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten215 = phi i5 0, void, i5 %add_ln890_184, void %.loopexit1220

]]></Node>
<StgValue><ssdm name="indvar_flatten215"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:1 %c1_V = phi i3 0, void, i3 %add_ln691_1290, void %.loopexit1220

]]></Node>
<StgValue><ssdm name="c1_V"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:2 %intra_trans_en = phi i1 0, void, i1 1, void %.loopexit1220

]]></Node>
<StgValue><ssdm name="intra_trans_en"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:3 %arb_15 = phi i1 0, void, i1 %arb, void %.loopexit1220

]]></Node>
<StgValue><ssdm name="arb_15"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4 %add_ln890_184 = add i5 %indvar_flatten215, i5 1

]]></Node>
<StgValue><ssdm name="add_ln890_184"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5 %icmp_ln890 = icmp_eq  i5 %indvar_flatten215, i5 24

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln890 = br i1 %icmp_ln890, void %.split66, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split66:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_0_x1_loop_1_C_IO_L2_in_0_x1_loop_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split66:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 24, i64 24, i64 24

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split66:2 %icmp_ln890463 = icmp_eq  i3 %c1_V, i3 6

]]></Node>
<StgValue><ssdm name="icmp_ln890463"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split66:3 %select_ln16842 = select i1 %icmp_ln890463, i3 0, i3 %c1_V

]]></Node>
<StgValue><ssdm name="select_ln16842"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split66:4 %or_ln16842 = or i1 %icmp_ln890463, i1 %intra_trans_en

]]></Node>
<StgValue><ssdm name="or_ln16842"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split66:5 %xor_ln16842 = xor i1 %icmp_ln890463, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln16842"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split66:6 %and_ln16842 = and i1 %arb_15, i1 %xor_ln16842

]]></Node>
<StgValue><ssdm name="and_ln16842"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split66:7 %specloopname_ln16843 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1715

]]></Node>
<StgValue><ssdm name="specloopname_ln16843"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.split66:8 %p_shl = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %select_ln16842, i3 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split66:9 %add_i_i780_cast = sub i6 41, i6 %p_shl

]]></Node>
<StgValue><ssdm name="add_i_i780_cast"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split66:10 %br_ln16847 = br i1 %and_ln16842, void %.preheader16.preheader, void %.preheader10.preheader

]]></Node>
<StgValue><ssdm name="br_ln16847"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln16842" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
.preheader16.preheader:0 %br_ln16849 = br void %.preheader16

]]></Node>
<StgValue><ssdm name="br_ln16849"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln16842" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:0 %br_ln16922 = br void %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln16922"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:0 %data_split_V_addr = getelementptr i256 %data_split_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="data_split_V_addr"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.preheader:1 %data_split_V_addr_296 = getelementptr i256 %data_split_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="data_split_V_addr_296"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2 %br_ln17005 = br void

]]></Node>
<StgValue><ssdm name="br_ln17005"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader16:0 %c3_55 = phi i4 %c3_57, void %.loopexit1216, i4 0, void %.preheader16.preheader

]]></Node>
<StgValue><ssdm name="c3_55"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader16:1 %icmp_ln16849 = icmp_eq  i4 %c3_55, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln16849"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader16:2 %c3_57 = add i4 %c3_55, i4 1

]]></Node>
<StgValue><ssdm name="c3_57"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader16:3 %br_ln16849 = br i1 %icmp_ln16849, void %.split49, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln16849"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16849" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split49:0 %speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1616"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16849" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split49:1 %specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1217

]]></Node>
<StgValue><ssdm name="specloopname_ln1616"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16849" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="4">
<![CDATA[
.split49:2 %zext_ln886_13 = zext i4 %c3_55

]]></Node>
<StgValue><ssdm name="zext_ln886_13"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16849" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split49:3 %icmp_ln886_13 = icmp_ugt  i6 %zext_ln886_13, i6 %add_i_i780_cast

]]></Node>
<StgValue><ssdm name="icmp_ln886_13"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16849" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split49:4 %br_ln16851 = br i1 %icmp_ln886_13, void, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln16851"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16849" val="0"/>
<literal name="icmp_ln886_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %icmp_ln16854 = icmp_eq  i4 %c3_55, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln16854"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16849" val="0"/>
<literal name="icmp_ln886_13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln16854 = br i1 %icmp_ln16854, void %.preheader13.preheader, void %.preheader14.preheader

]]></Node>
<StgValue><ssdm name="br_ln16854"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16849" val="0"/>
<literal name="icmp_ln886_13" val="0"/>
<literal name="icmp_ln16854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.preheader13.preheader:0 %br_ln890 = br void %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16849" val="0"/>
<literal name="icmp_ln886_13" val="0"/>
<literal name="icmp_ln16854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.preheader:0 %br_ln16864 = br void %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln16864"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_13" val="1"/>
</and_exp><and_exp><literal name="icmp_ln16849" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:0 %br_ln16888 = br i1 %or_ln16842, void %.loopexit1220, void %.preheader11.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln16888"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_13" val="1"/>
<literal name="or_ln16842" val="1"/>
</and_exp><and_exp><literal name="icmp_ln16849" val="1"/>
<literal name="or_ln16842" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader.preheader:0 %br_ln16896 = br void %.preheader11.preheader

]]></Node>
<StgValue><ssdm name="br_ln16896"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader13:0 %c4_V_41 = phi i4 %add_ln691_1297, void, i4 0, void %.preheader13.preheader

]]></Node>
<StgValue><ssdm name="c4_V_41"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader13:1 %add_ln691_1297 = add i4 %c4_V_41, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1297"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader13:2 %icmp_ln890_1269 = icmp_eq  i4 %c4_V_41, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1269"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader13:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16854" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader13:4 %br_ln16869 = br i1 %icmp_ln890_1269, void %.split43, void %.loopexit1216.loopexit

]]></Node>
<StgValue><ssdm name="br_ln16869"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16854" val="0"/>
<literal name="icmp_ln890_1269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split43:0 %specloopname_ln16869 = specloopname void @_ssdm_op_SpecLoopName, void @empty_986

]]></Node>
<StgValue><ssdm name="specloopname_ln16869"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16854" val="0"/>
<literal name="icmp_ln890_1269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
.split43:1 %br_ln16871 = br void

]]></Node>
<StgValue><ssdm name="br_ln16871"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16854" val="0"/>
<literal name="icmp_ln890_1269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1216.loopexit:0 %br_ln0 = br void %.loopexit1216

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader14:0 %c4_V_40 = phi i4 %add_ln691_1295, void, i4 0, void %.preheader14.preheader

]]></Node>
<StgValue><ssdm name="c4_V_40"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader14:1 %add_ln691_1295 = add i4 %c4_V_40, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1295"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="3" op_0_bw="4">
<![CDATA[
.preheader14:2 %trunc_ln16864 = trunc i4 %c4_V_40

]]></Node>
<StgValue><ssdm name="trunc_ln16864"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader14:3 %tmp_824_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln16864, i4 0

]]></Node>
<StgValue><ssdm name="tmp_824_cast"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader14:4 %icmp_ln890_1268 = icmp_eq  i4 %c4_V_40, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1268"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader14:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16854" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14:6 %br_ln16855 = br i1 %icmp_ln890_1268, void %.split47, void %.loopexit1216.loopexit515

]]></Node>
<StgValue><ssdm name="br_ln16855"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16854" val="1"/>
<literal name="icmp_ln890_1268" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split47:0 %specloopname_ln16855 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1218

]]></Node>
<StgValue><ssdm name="specloopname_ln16855"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16854" val="1"/>
<literal name="icmp_ln890_1268" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
.split47:1 %br_ln16857 = br void

]]></Node>
<StgValue><ssdm name="br_ln16857"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16854" val="1"/>
<literal name="icmp_ln890_1268" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1216.loopexit515:0 %br_ln0 = br void %.loopexit1216

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16854" val="1"/>
<literal name="icmp_ln890_1268" val="1"/>
</and_exp><and_exp><literal name="icmp_ln16854" val="0"/>
<literal name="icmp_ln890_1269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1216:0 %br_ln0 = br void %.preheader16

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V_89 = phi i5 %add_ln691_1298, void %.split41, i5 0, void %.split43

]]></Node>
<StgValue><ssdm name="c5_V_89"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1298 = add i5 %c5_V_89, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1298"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln890_1281 = icmp_eq  i5 %c5_V_89, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1281"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln16871 = br i1 %icmp_ln890_1281, void %.split41, void

]]></Node>
<StgValue><ssdm name="br_ln16871"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1281" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader13

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split41:0 %specloopname_ln16871 = specloopname void @_ssdm_op_SpecLoopName, void @empty_240

]]></Node>
<StgValue><ssdm name="specloopname_ln16871"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split41:1 %tmp_604 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_0_x117

]]></Node>
<StgValue><ssdm name="tmp_604"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split41:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_1_x118, i512 %tmp_604

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
.split41:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V_88 = phi i5 %add_ln691_1296, void %.split45, i5 0, void %.split47

]]></Node>
<StgValue><ssdm name="c5_V_88"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1296 = add i5 %c5_V_88, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1296"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="7" op_0_bw="5">
<![CDATA[
:2 %zext_ln16864 = zext i5 %c5_V_88

]]></Node>
<StgValue><ssdm name="zext_ln16864"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln16864 = add i7 %tmp_824_cast, i7 %zext_ln16864

]]></Node>
<StgValue><ssdm name="add_ln16864"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="7">
<![CDATA[
:4 %zext_ln16864_1 = zext i7 %add_ln16864

]]></Node>
<StgValue><ssdm name="zext_ln16864_1"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %local_C_pong_V_addr = getelementptr i512 %local_C_pong_V, i64 0, i64 %zext_ln16864_1

]]></Node>
<StgValue><ssdm name="local_C_pong_V_addr"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6 %icmp_ln890_1280 = icmp_eq  i5 %c5_V_88, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1280"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln16857 = br i1 %icmp_ln890_1280, void %.split45, void

]]></Node>
<StgValue><ssdm name="br_ln16857"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1280" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split45:0 %specloopname_ln16857 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1231

]]></Node>
<StgValue><ssdm name="specloopname_ln16857"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split45:1 %tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_0_x117

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="512" op_1_bw="7">
<![CDATA[
.split45:2 %store_ln16864 = store i512 %tmp, i7 %local_C_pong_V_addr

]]></Node>
<StgValue><ssdm name="store_ln16864"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
.split45:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
.preheader11.preheader:0 %indvar_flatten99 = phi i21 %add_ln16889, void %.preheader11, i21 0, void %.preheader11.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten99"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
.preheader11.preheader:1 %indvar_flatten55 = phi i15 %select_ln890_221, void %.preheader11, i15 0, void %.preheader11.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten55"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader11.preheader:2 %indvar_flatten19 = phi i14 %select_ln890_220, void %.preheader11, i14 0, void %.preheader11.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten19"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader11.preheader:3 %c6_V_118 = phi i6 %select_ln890_216, void %.preheader11, i6 0, void %.preheader11.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_118"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader11.preheader:4 %indvar_flatten = phi i9 %select_ln890_219, void %.preheader11, i9 0, void %.preheader11.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader11.preheader:5 %c7_V_92 = phi i4 %select_ln890_218, void %.preheader11, i4 0, void %.preheader11.preheader.preheader

]]></Node>
<StgValue><ssdm name="c7_V_92"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader11.preheader:6 %c8_V_14 = phi i5 %select_ln691_14, void %.preheader11, i5 0, void %.preheader11.preheader.preheader

]]></Node>
<StgValue><ssdm name="c8_V_14"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader11.preheader:7 %add_ln16889 = add i21 %indvar_flatten99, i21 1

]]></Node>
<StgValue><ssdm name="add_ln16889"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader11.preheader:8 %div_i_i11 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_118, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i11"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="6">
<![CDATA[
.preheader11.preheader:9 %empty = trunc i6 %c6_V_118

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="3" op_0_bw="4">
<![CDATA[
.preheader11.preheader:10 %empty_2659 = trunc i4 %c7_V_92

]]></Node>
<StgValue><ssdm name="empty_2659"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader11.preheader:12 %icmp_ln16889 = icmp_eq  i21 %indvar_flatten99, i21 1048576

]]></Node>
<StgValue><ssdm name="icmp_ln16889"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11.preheader:13 %br_ln16889 = br i1 %icmp_ln16889, void %.preheader11, void %.loopexit1220.loopexit514

]]></Node>
<StgValue><ssdm name="br_ln16889"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader11:2 %icmp_ln890_1274 = icmp_eq  i15 %indvar_flatten55, i15 8192

]]></Node>
<StgValue><ssdm name="icmp_ln890_1274"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:3 %xor_ln16889 = xor i1 %icmp_ln890_1274, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln16889"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader11:4 %icmp_ln890_1275 = icmp_eq  i5 %c8_V_14, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1275"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:5 %and_ln16889 = and i1 %icmp_ln890_1275, i1 %xor_ln16889

]]></Node>
<StgValue><ssdm name="and_ln16889"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader11:6 %icmp_ln890_1276 = icmp_eq  i9 %indvar_flatten, i9 128

]]></Node>
<StgValue><ssdm name="icmp_ln890_1276"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:7 %and_ln16889_1 = and i1 %icmp_ln890_1276, i1 %xor_ln16889

]]></Node>
<StgValue><ssdm name="and_ln16889_1"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader11:8 %icmp_ln890_1277 = icmp_eq  i14 %indvar_flatten19, i14 4096

]]></Node>
<StgValue><ssdm name="icmp_ln890_1277"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:9 %and_ln16889_2 = and i1 %icmp_ln890_1277, i1 %xor_ln16889

]]></Node>
<StgValue><ssdm name="and_ln16889_2"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:11 %or_ln16895 = or i1 %and_ln16889_2, i1 %icmp_ln890_1274

]]></Node>
<StgValue><ssdm name="or_ln16895"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader11:12 %select_ln16895 = select i1 %or_ln16895, i6 0, i6 %c6_V_118

]]></Node>
<StgValue><ssdm name="select_ln16895"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:13 %xor_ln16895_1 = xor i1 %or_ln16895, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln16895_1"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:14 %and_ln16895_2 = and i1 %empty, i1 %xor_ln16895_1

]]></Node>
<StgValue><ssdm name="and_ln16895_2"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:16 %xor_ln16895 = xor i1 %icmp_ln890_1277, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln16895"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:17 %or_ln16895_1 = or i1 %icmp_ln890_1274, i1 %xor_ln16895

]]></Node>
<StgValue><ssdm name="or_ln16895_1"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:18 %and_ln16895 = and i1 %and_ln16889, i1 %or_ln16895_1

]]></Node>
<StgValue><ssdm name="and_ln16895"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:19 %and_ln16895_1 = and i1 %and_ln16889_1, i1 %or_ln16895_1

]]></Node>
<StgValue><ssdm name="and_ln16895_1"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader11:20 %add_ln691_1287 = add i6 %select_ln16895, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1287"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:22 %or_ln16896 = or i1 %and_ln16895_1, i1 %and_ln16889_2

]]></Node>
<StgValue><ssdm name="or_ln16896"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:23 %or_ln16896_1 = or i1 %or_ln16896, i1 %icmp_ln890_1274

]]></Node>
<StgValue><ssdm name="or_ln16896_1"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader11:24 %select_ln16896 = select i1 %or_ln16896_1, i4 0, i4 %c7_V_92

]]></Node>
<StgValue><ssdm name="select_ln16896"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader11:25 %div_i_i639_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1287, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i639_mid1"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="1" op_0_bw="6">
<![CDATA[
.preheader11:27 %empty_2660 = trunc i6 %add_ln691_1287

]]></Node>
<StgValue><ssdm name="empty_2660"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader11:28 %select_ln16896_1 = select i1 %and_ln16895_1, i1 %empty_2660, i1 %and_ln16895_2

]]></Node>
<StgValue><ssdm name="select_ln16896_1"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:31 %xor_ln16896 = xor i1 %and_ln16895_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln16896"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:32 %and_ln16896 = and i1 %and_ln16895, i1 %xor_ln16896

]]></Node>
<StgValue><ssdm name="and_ln16896"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader11:33 %select_ln890_216 = select i1 %and_ln16895_1, i6 %add_ln691_1287, i6 %select_ln16895

]]></Node>
<StgValue><ssdm name="select_ln890_216"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader11:54 %add_ln691_1289 = add i5 %c8_V_14, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1289"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader11:58 %add_ln890_181 = add i9 %indvar_flatten, i9 1

]]></Node>
<StgValue><ssdm name="add_ln890_181"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader11:59 %select_ln890_219 = select i1 %or_ln16896_1, i9 1, i9 %add_ln890_181

]]></Node>
<StgValue><ssdm name="select_ln890_219"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader11:60 %add_ln890_182 = add i14 %indvar_flatten19, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_182"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader11:62 %add_ln890_183 = add i15 %indvar_flatten55, i15 1

]]></Node>
<StgValue><ssdm name="add_ln890_183"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader11:63 %select_ln890_221 = select i1 %icmp_ln890_1274, i15 1, i15 %add_ln890_183

]]></Node>
<StgValue><ssdm name="select_ln890_221"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln16895" val="0"/>
<literal name="and_ln16895_1" val="0"/>
<literal name="and_ln16896" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader11.preheader:11 %tmp_823_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty_2659, i4 %div_i_i11

]]></Node>
<StgValue><ssdm name="tmp_823_cast"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
<literal name="and_ln16895_1" val="0"/>
<literal name="and_ln16896" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader11:15 %select_ln16895_1 = select i1 %or_ln16895, i7 0, i7 %tmp_823_cast

]]></Node>
<StgValue><ssdm name="select_ln16895_1"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
<literal name="and_ln16895_1" val="1"/>
<literal name="and_ln16896" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="7" op_0_bw="4">
<![CDATA[
.preheader11:26 %zext_ln16896 = zext i4 %div_i_i639_mid1

]]></Node>
<StgValue><ssdm name="zext_ln16896"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
<literal name="and_ln16896" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader11:30 %select_ln16896_2 = select i1 %and_ln16895_1, i7 %zext_ln16896, i7 %select_ln16895_1

]]></Node>
<StgValue><ssdm name="select_ln16896_2"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader11:34 %add_ln691_1288 = add i4 %select_ln16896, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1288"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
<literal name="and_ln16895_1" val="0"/>
<literal name="and_ln16896" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader11:36 %select_ln16895_2 = select i1 %or_ln16895, i4 0, i4 %div_i_i11

]]></Node>
<StgValue><ssdm name="select_ln16895_2"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
<literal name="and_ln16896" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader11:37 %select_ln16896_3 = select i1 %and_ln16895_1, i4 %div_i_i639_mid1, i4 %select_ln16895_2

]]></Node>
<StgValue><ssdm name="select_ln16896_3"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
<literal name="and_ln16896" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="3" op_0_bw="4">
<![CDATA[
.preheader11:38 %trunc_ln890_14 = trunc i4 %add_ln691_1288

]]></Node>
<StgValue><ssdm name="trunc_ln890_14"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
<literal name="and_ln16896" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader11:39 %tmp_832_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln890_14, i4 %select_ln16896_3

]]></Node>
<StgValue><ssdm name="tmp_832_cast"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader11:40 %select_ln890_217 = select i1 %and_ln16896, i7 %tmp_832_cast, i7 %select_ln16896_2

]]></Node>
<StgValue><ssdm name="select_ln890_217"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="7">
<![CDATA[
.preheader11:41 %select_ln890_237_cast = zext i7 %select_ln890_217

]]></Node>
<StgValue><ssdm name="select_ln890_237_cast"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:42 %local_C_ping_V_addr_30 = getelementptr i512 %local_C_ping_V, i64 0, i64 %select_ln890_237_cast

]]></Node>
<StgValue><ssdm name="local_C_ping_V_addr_30"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="512" op_0_bw="7">
<![CDATA[
.preheader11:43 %local_C_ping_V_load_22 = load i7 %local_C_ping_V_addr_30

]]></Node>
<StgValue><ssdm name="local_C_ping_V_load_22"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader11:44 %select_ln890_218 = select i1 %and_ln16896, i4 %add_ln691_1288, i4 %select_ln16896

]]></Node>
<StgValue><ssdm name="select_ln890_218"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:55 %or_ln691_34 = or i1 %and_ln16896, i1 %and_ln16895_1

]]></Node>
<StgValue><ssdm name="or_ln691_34"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader11:56 %or_ln691_35 = or i1 %or_ln691_34, i1 %or_ln16895

]]></Node>
<StgValue><ssdm name="or_ln691_35"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader11:57 %select_ln691_14 = select i1 %or_ln691_35, i5 1, i5 %add_ln691_1289

]]></Node>
<StgValue><ssdm name="select_ln691_14"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.preheader11:61 %select_ln890_220 = select i1 %or_ln16895, i14 1, i14 %add_ln890_182

]]></Node>
<StgValue><ssdm name="select_ln890_220"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="194" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="512" op_0_bw="7">
<![CDATA[
.preheader11:43 %local_C_ping_V_load_22 = load i7 %local_C_ping_V_addr_30

]]></Node>
<StgValue><ssdm name="local_C_ping_V_load_22"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="256" op_0_bw="512">
<![CDATA[
.preheader11:47 %trunc_ln674_51 = trunc i512 %local_C_ping_V_load_22

]]></Node>
<StgValue><ssdm name="trunc_ln674_51"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.preheader11:48 %store_ln16908 = store i256 %trunc_ln674_51, i1 %data_split_V_30_addr

]]></Node>
<StgValue><ssdm name="store_ln16908"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader11:49 %p_Result_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_C_ping_V_load_22, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.preheader11:50 %store_ln16908 = store i256 %p_Result_1, i1 %data_split_V_30_addr_1

]]></Node>
<StgValue><ssdm name="store_ln16908"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="199" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="1">
<![CDATA[
.preheader11:29 %zext_ln16896_1 = zext i1 %select_ln16896_1

]]></Node>
<StgValue><ssdm name="zext_ln16896_1"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader11:51 %data_split_V_30_addr_2 = getelementptr i256 %data_split_V_30, i64 0, i64 %zext_ln16896_1

]]></Node>
<StgValue><ssdm name="data_split_V_30_addr_2"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:52 %data_split_V_30_load = load i1 %data_split_V_30_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_30_load"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader11:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_0_x1_loop_8_C_IO_L2_in_0_x1_loop_10_C_IO_L2_in_0_x1_loop_11_C_IO_L2_in_0_x1_loop_12_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader11:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1048576, i64 1048576, i64 1048576

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader11:10 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_0_x1_loop_9_C_IO_L2_in_0_x1_loop_11_C_IO_L2_in_0_x1_loop_12_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader11:21 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_0_x1_loop_10_C_IO_L2_in_0_x1_loop_11_C_IO_L2_in_0_x1_loop_12_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader11:35 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_0_x1_loop_11_C_IO_L2_in_0_x1_loop_12_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader11:45 %specpipeline_ln16900 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_1431

]]></Node>
<StgValue><ssdm name="specpipeline_ln16900"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader11:46 %specloopname_ln16900 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1254

]]></Node>
<StgValue><ssdm name="specloopname_ln16900"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11:52 %data_split_V_30_load = load i1 %data_split_V_30_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_30_load"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader11:53 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_0_x1101, i256 %data_split_V_30_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16889" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
.preheader11:64 %br_ln0 = br void %.preheader11.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="212" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln16842" val="0"/>
<literal name="or_ln16842" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1220.loopexit514:0 %br_ln0 = br void %.loopexit1220

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln16842" val="1"/>
<literal name="or_ln16842" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1220.loopexit:0 %br_ln0 = br void %.loopexit1220

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1220:0 %xor_ln16995 = xor i1 %arb_15, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln16995"/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1220:1 %arb = or i1 %icmp_ln890463, i1 %xor_ln16995

]]></Node>
<StgValue><ssdm name="arb"/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.loopexit1220:2 %add_ln691_1290 = add i3 %select_ln16842, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691_1290"/></StgValue>
</operation>

<operation id="217" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1220:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="218" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader10:0 %c3 = phi i4 %c3_56, void %.loopexit1218, i4 0, void %.preheader10.preheader

]]></Node>
<StgValue><ssdm name="c3"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader10:1 %icmp_ln16922 = icmp_eq  i4 %c3, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln16922"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader10:2 %c3_56 = add i4 %c3, i4 1

]]></Node>
<StgValue><ssdm name="c3_56"/></StgValue>
</operation>

<operation id="221" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:3 %br_ln16922 = br i1 %icmp_ln16922, void %.split26, void %.loopexit1135

]]></Node>
<StgValue><ssdm name="br_ln16922"/></StgValue>
</operation>

<operation id="222" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16922" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split26:0 %speclooptripcount_ln1616 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 8, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln1616"/></StgValue>
</operation>

<operation id="223" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16922" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split26:1 %specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_743

]]></Node>
<StgValue><ssdm name="specloopname_ln1616"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16922" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="6" op_0_bw="4">
<![CDATA[
.split26:2 %zext_ln886 = zext i4 %c3

]]></Node>
<StgValue><ssdm name="zext_ln886"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16922" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split26:3 %icmp_ln886 = icmp_ugt  i6 %zext_ln886, i6 %add_i_i780_cast

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16922" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split26:4 %br_ln16924 = br i1 %icmp_ln886, void, void %.loopexit1135

]]></Node>
<StgValue><ssdm name="br_ln16924"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16922" val="0"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0 %icmp_ln16927 = icmp_eq  i4 %c3, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln16927"/></StgValue>
</operation>

<operation id="228" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16922" val="0"/>
<literal name="icmp_ln886" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1 %br_ln16927 = br i1 %icmp_ln16927, void %.preheader7.preheader, void %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="br_ln16927"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16922" val="0"/>
<literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln16927" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:0 %br_ln890 = br void %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16922" val="0"/>
<literal name="icmp_ln886" val="0"/>
<literal name="icmp_ln16927" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:0 %br_ln16937 = br void %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln16937"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886" val="1"/>
</and_exp><and_exp><literal name="icmp_ln16922" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit1135:0 %br_ln16961 = br i1 %or_ln16842, void %.loopexit1220, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln16961"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln16842" val="1"/>
<literal name="icmp_ln886" val="1"/>
</and_exp><and_exp><literal name="or_ln16842" val="1"/>
<literal name="icmp_ln16922" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader.preheader:0 %br_ln16969 = br void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln16969"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="233" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16927" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader7:0 %c4_V_39 = phi i4 %add_ln691_1293, void, i4 0, void %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="c4_V_39"/></StgValue>
</operation>

<operation id="234" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16927" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:1 %add_ln691_1293 = add i4 %c4_V_39, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1293"/></StgValue>
</operation>

<operation id="235" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16927" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader7:2 %icmp_ln890_1267 = icmp_eq  i4 %c4_V_39, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1267"/></StgValue>
</operation>

<operation id="236" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16927" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="237" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16927" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:4 %br_ln16942 = br i1 %icmp_ln890_1267, void %.split20, void %.loopexit1218.loopexit

]]></Node>
<StgValue><ssdm name="br_ln16942"/></StgValue>
</operation>

<operation id="238" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16927" val="0"/>
<literal name="icmp_ln890_1267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split20:0 %specloopname_ln16942 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1039

]]></Node>
<StgValue><ssdm name="specloopname_ln16942"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16927" val="0"/>
<literal name="icmp_ln890_1267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
.split20:1 %br_ln16944 = br void

]]></Node>
<StgValue><ssdm name="br_ln16944"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16927" val="0"/>
<literal name="icmp_ln890_1267" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1218.loopexit:0 %br_ln0 = br void %.loopexit1218

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16927" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader8:0 %c4_V = phi i4 %add_ln691_1291, void, i4 0, void %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="c4_V"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16927" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader8:1 %add_ln691_1291 = add i4 %c4_V, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1291"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16927" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="3" op_0_bw="4">
<![CDATA[
.preheader8:2 %trunc_ln16937 = trunc i4 %c4_V

]]></Node>
<StgValue><ssdm name="trunc_ln16937"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16927" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader8:3 %tmp_822_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln16937, i4 0

]]></Node>
<StgValue><ssdm name="tmp_822_cast"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16927" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader8:4 %icmp_ln890_1266 = icmp_eq  i4 %c4_V, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln890_1266"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16927" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16927" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:6 %br_ln16928 = br i1 %icmp_ln890_1266, void %.split24, void %.loopexit1218.loopexit513

]]></Node>
<StgValue><ssdm name="br_ln16928"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16927" val="1"/>
<literal name="icmp_ln890_1266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split24:0 %specloopname_ln16928 = specloopname void @_ssdm_op_SpecLoopName, void @empty_744

]]></Node>
<StgValue><ssdm name="specloopname_ln16928"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16927" val="1"/>
<literal name="icmp_ln890_1266" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0">
<![CDATA[
.split24:1 %br_ln16930 = br void

]]></Node>
<StgValue><ssdm name="br_ln16930"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16927" val="1"/>
<literal name="icmp_ln890_1266" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1218.loopexit513:0 %br_ln0 = br void %.loopexit1218

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16927" val="1"/>
<literal name="icmp_ln890_1266" val="1"/>
</and_exp><and_exp><literal name="icmp_ln16927" val="0"/>
<literal name="icmp_ln890_1267" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1218:0 %br_ln0 = br void %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="252" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V_87 = phi i5 %add_ln691_1294, void %.split18, i5 0, void %.split20

]]></Node>
<StgValue><ssdm name="c5_V_87"/></StgValue>
</operation>

<operation id="253" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1294 = add i5 %c5_V_87, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1294"/></StgValue>
</operation>

<operation id="254" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln890_1279 = icmp_eq  i5 %c5_V_87, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1279"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="256" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln16944 = br i1 %icmp_ln890_1279, void %.split18, void

]]></Node>
<StgValue><ssdm name="br_ln16944"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1279" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="258" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:0 %specloopname_ln16944 = specloopname void @_ssdm_op_SpecLoopName, void @empty_232

]]></Node>
<StgValue><ssdm name="specloopname_ln16944"/></StgValue>
</operation>

<operation id="259" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split18:1 %tmp_606 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_0_x117

]]></Node>
<StgValue><ssdm name="tmp_606"/></StgValue>
</operation>

<operation id="260" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.split18:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_1_x118, i512 %tmp_606

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="261" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
.split18:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="262" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %c5_V = phi i5 %add_ln691_1292, void %.split22, i5 0, void %.split24

]]></Node>
<StgValue><ssdm name="c5_V"/></StgValue>
</operation>

<operation id="263" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln691_1292 = add i5 %c5_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1292"/></StgValue>
</operation>

<operation id="264" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="7" op_0_bw="5">
<![CDATA[
:2 %zext_ln16937 = zext i5 %c5_V

]]></Node>
<StgValue><ssdm name="zext_ln16937"/></StgValue>
</operation>

<operation id="265" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3 %add_ln16937 = add i7 %tmp_822_cast, i7 %zext_ln16937

]]></Node>
<StgValue><ssdm name="add_ln16937"/></StgValue>
</operation>

<operation id="266" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="64" op_0_bw="7">
<![CDATA[
:4 %zext_ln16937_1 = zext i7 %add_ln16937

]]></Node>
<StgValue><ssdm name="zext_ln16937_1"/></StgValue>
</operation>

<operation id="267" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5 %local_C_ping_V_addr_29 = getelementptr i512 %local_C_ping_V, i64 0, i64 %zext_ln16937_1

]]></Node>
<StgValue><ssdm name="local_C_ping_V_addr_29"/></StgValue>
</operation>

<operation id="268" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6 %icmp_ln890_1278 = icmp_eq  i5 %c5_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1278"/></StgValue>
</operation>

<operation id="269" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:7 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="270" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln16930 = br i1 %icmp_ln890_1278, void %.split22, void

]]></Node>
<StgValue><ssdm name="br_ln16930"/></StgValue>
</operation>

<operation id="271" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1278" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="272" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split22:0 %specloopname_ln16930 = specloopname void @_ssdm_op_SpecLoopName, void @empty_745

]]></Node>
<StgValue><ssdm name="specloopname_ln16930"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.split22:1 %tmp_605 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_C_C_IO_L2_in_0_x117

]]></Node>
<StgValue><ssdm name="tmp_605"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="512" op_1_bw="7">
<![CDATA[
.split22:2 %store_ln16937 = store i512 %tmp_605, i7 %local_C_ping_V_addr_29

]]></Node>
<StgValue><ssdm name="store_ln16937"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
.split22:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="276" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
.preheader6.preheader:0 %indvar_flatten207 = phi i21 %add_ln16962, void %.preheader6, i21 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten207"/></StgValue>
</operation>

<operation id="277" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
.preheader6.preheader:1 %indvar_flatten163 = phi i15 %select_ln890_215, void %.preheader6, i15 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten163"/></StgValue>
</operation>

<operation id="278" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader6.preheader:2 %indvar_flatten127 = phi i14 %select_ln890_214, void %.preheader6, i14 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten127"/></StgValue>
</operation>

<operation id="279" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader6.preheader:3 %c6_V_117 = phi i6 %select_ln890_210, void %.preheader6, i6 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_117"/></StgValue>
</operation>

<operation id="280" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader6.preheader:4 %indvar_flatten108 = phi i9 %select_ln890_213, void %.preheader6, i9 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten108"/></StgValue>
</operation>

<operation id="281" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader6.preheader:5 %c7_V_91 = phi i4 %select_ln890_212, void %.preheader6, i4 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="c7_V_91"/></StgValue>
</operation>

<operation id="282" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader6.preheader:6 %c8_V_13 = phi i5 %select_ln691_13, void %.preheader6, i5 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="c8_V_13"/></StgValue>
</operation>

<operation id="283" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader6.preheader:7 %add_ln16962 = add i21 %indvar_flatten207, i21 1

]]></Node>
<StgValue><ssdm name="add_ln16962"/></StgValue>
</operation>

<operation id="284" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6.preheader:8 %div_i_i10 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_117, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i10"/></StgValue>
</operation>

<operation id="285" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="6">
<![CDATA[
.preheader6.preheader:9 %empty_2661 = trunc i6 %c6_V_117

]]></Node>
<StgValue><ssdm name="empty_2661"/></StgValue>
</operation>

<operation id="286" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="3" op_0_bw="4">
<![CDATA[
.preheader6.preheader:10 %empty_2662 = trunc i4 %c7_V_91

]]></Node>
<StgValue><ssdm name="empty_2662"/></StgValue>
</operation>

<operation id="287" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader6.preheader:12 %icmp_ln16962 = icmp_eq  i21 %indvar_flatten207, i21 1048576

]]></Node>
<StgValue><ssdm name="icmp_ln16962"/></StgValue>
</operation>

<operation id="288" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6.preheader:13 %br_ln16962 = br i1 %icmp_ln16962, void %.preheader6, void %.loopexit1220.loopexit

]]></Node>
<StgValue><ssdm name="br_ln16962"/></StgValue>
</operation>

<operation id="289" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader6:2 %icmp_ln890_1270 = icmp_eq  i15 %indvar_flatten163, i15 8192

]]></Node>
<StgValue><ssdm name="icmp_ln890_1270"/></StgValue>
</operation>

<operation id="290" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:3 %xor_ln16962 = xor i1 %icmp_ln890_1270, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln16962"/></StgValue>
</operation>

<operation id="291" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:4 %icmp_ln890_1271 = icmp_eq  i5 %c8_V_13, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1271"/></StgValue>
</operation>

<operation id="292" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:5 %and_ln16962 = and i1 %icmp_ln890_1271, i1 %xor_ln16962

]]></Node>
<StgValue><ssdm name="and_ln16962"/></StgValue>
</operation>

<operation id="293" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6:6 %icmp_ln890_1272 = icmp_eq  i9 %indvar_flatten108, i9 128

]]></Node>
<StgValue><ssdm name="icmp_ln890_1272"/></StgValue>
</operation>

<operation id="294" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:7 %and_ln16962_1 = and i1 %icmp_ln890_1272, i1 %xor_ln16962

]]></Node>
<StgValue><ssdm name="and_ln16962_1"/></StgValue>
</operation>

<operation id="295" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader6:8 %icmp_ln890_1273 = icmp_eq  i14 %indvar_flatten127, i14 4096

]]></Node>
<StgValue><ssdm name="icmp_ln890_1273"/></StgValue>
</operation>

<operation id="296" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:9 %and_ln16962_2 = and i1 %icmp_ln890_1273, i1 %xor_ln16962

]]></Node>
<StgValue><ssdm name="and_ln16962_2"/></StgValue>
</operation>

<operation id="297" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:11 %or_ln16968 = or i1 %and_ln16962_2, i1 %icmp_ln890_1270

]]></Node>
<StgValue><ssdm name="or_ln16968"/></StgValue>
</operation>

<operation id="298" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader6:12 %select_ln16968 = select i1 %or_ln16968, i6 0, i6 %c6_V_117

]]></Node>
<StgValue><ssdm name="select_ln16968"/></StgValue>
</operation>

<operation id="299" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:13 %xor_ln16968_1 = xor i1 %or_ln16968, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln16968_1"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:14 %and_ln16968_2 = and i1 %empty_2661, i1 %xor_ln16968_1

]]></Node>
<StgValue><ssdm name="and_ln16968_2"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:16 %xor_ln16968 = xor i1 %icmp_ln890_1273, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln16968"/></StgValue>
</operation>

<operation id="302" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:17 %or_ln16968_1 = or i1 %icmp_ln890_1270, i1 %xor_ln16968

]]></Node>
<StgValue><ssdm name="or_ln16968_1"/></StgValue>
</operation>

<operation id="303" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:18 %and_ln16968 = and i1 %and_ln16962, i1 %or_ln16968_1

]]></Node>
<StgValue><ssdm name="and_ln16968"/></StgValue>
</operation>

<operation id="304" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:19 %and_ln16968_1 = and i1 %and_ln16962_1, i1 %or_ln16968_1

]]></Node>
<StgValue><ssdm name="and_ln16968_1"/></StgValue>
</operation>

<operation id="305" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader6:20 %add_ln691_1284 = add i6 %select_ln16968, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1284"/></StgValue>
</operation>

<operation id="306" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:22 %or_ln16969 = or i1 %and_ln16968_1, i1 %and_ln16962_2

]]></Node>
<StgValue><ssdm name="or_ln16969"/></StgValue>
</operation>

<operation id="307" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:23 %or_ln16969_1 = or i1 %or_ln16969, i1 %icmp_ln890_1270

]]></Node>
<StgValue><ssdm name="or_ln16969_1"/></StgValue>
</operation>

<operation id="308" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader6:24 %select_ln16969 = select i1 %or_ln16969_1, i4 0, i4 %c7_V_91

]]></Node>
<StgValue><ssdm name="select_ln16969"/></StgValue>
</operation>

<operation id="309" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6:25 %div_i_i383_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1284, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i383_mid1"/></StgValue>
</operation>

<operation id="310" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="1" op_0_bw="6">
<![CDATA[
.preheader6:27 %empty_2663 = trunc i6 %add_ln691_1284

]]></Node>
<StgValue><ssdm name="empty_2663"/></StgValue>
</operation>

<operation id="311" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader6:28 %select_ln16969_1 = select i1 %and_ln16968_1, i1 %empty_2663, i1 %and_ln16968_2

]]></Node>
<StgValue><ssdm name="select_ln16969_1"/></StgValue>
</operation>

<operation id="312" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:31 %xor_ln16969 = xor i1 %and_ln16968_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln16969"/></StgValue>
</operation>

<operation id="313" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:32 %and_ln16969 = and i1 %and_ln16968, i1 %xor_ln16969

]]></Node>
<StgValue><ssdm name="and_ln16969"/></StgValue>
</operation>

<operation id="314" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader6:33 %select_ln890_210 = select i1 %and_ln16968_1, i6 %add_ln691_1284, i6 %select_ln16968

]]></Node>
<StgValue><ssdm name="select_ln890_210"/></StgValue>
</operation>

<operation id="315" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:54 %add_ln691_1286 = add i5 %c8_V_13, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1286"/></StgValue>
</operation>

<operation id="316" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6:58 %add_ln890_178 = add i9 %indvar_flatten108, i9 1

]]></Node>
<StgValue><ssdm name="add_ln890_178"/></StgValue>
</operation>

<operation id="317" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader6:59 %select_ln890_213 = select i1 %or_ln16969_1, i9 1, i9 %add_ln890_178

]]></Node>
<StgValue><ssdm name="select_ln890_213"/></StgValue>
</operation>

<operation id="318" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader6:60 %add_ln890_179 = add i14 %indvar_flatten127, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_179"/></StgValue>
</operation>

<operation id="319" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader6:62 %add_ln890_180 = add i15 %indvar_flatten163, i15 1

]]></Node>
<StgValue><ssdm name="add_ln890_180"/></StgValue>
</operation>

<operation id="320" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader6:63 %select_ln890_215 = select i1 %icmp_ln890_1270, i15 1, i15 %add_ln890_180

]]></Node>
<StgValue><ssdm name="select_ln890_215"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="321" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln16968" val="0"/>
<literal name="and_ln16968_1" val="0"/>
<literal name="and_ln16969" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader6.preheader:11 %tmp_821_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty_2662, i4 %div_i_i10

]]></Node>
<StgValue><ssdm name="tmp_821_cast"/></StgValue>
</operation>

<operation id="322" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
<literal name="and_ln16968_1" val="0"/>
<literal name="and_ln16969" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader6:15 %select_ln16968_1 = select i1 %or_ln16968, i7 0, i7 %tmp_821_cast

]]></Node>
<StgValue><ssdm name="select_ln16968_1"/></StgValue>
</operation>

<operation id="323" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
<literal name="and_ln16968_1" val="1"/>
<literal name="and_ln16969" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="7" op_0_bw="4">
<![CDATA[
.preheader6:26 %zext_ln16969 = zext i4 %div_i_i383_mid1

]]></Node>
<StgValue><ssdm name="zext_ln16969"/></StgValue>
</operation>

<operation id="324" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
<literal name="and_ln16969" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader6:30 %select_ln16969_2 = select i1 %and_ln16968_1, i7 %zext_ln16969, i7 %select_ln16968_1

]]></Node>
<StgValue><ssdm name="select_ln16969_2"/></StgValue>
</operation>

<operation id="325" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader6:34 %add_ln691_1285 = add i4 %select_ln16969, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1285"/></StgValue>
</operation>

<operation id="326" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
<literal name="and_ln16968_1" val="0"/>
<literal name="and_ln16969" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader6:36 %select_ln16968_2 = select i1 %or_ln16968, i4 0, i4 %div_i_i10

]]></Node>
<StgValue><ssdm name="select_ln16968_2"/></StgValue>
</operation>

<operation id="327" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
<literal name="and_ln16969" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader6:37 %select_ln16969_3 = select i1 %and_ln16968_1, i4 %div_i_i383_mid1, i4 %select_ln16968_2

]]></Node>
<StgValue><ssdm name="select_ln16969_3"/></StgValue>
</operation>

<operation id="328" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
<literal name="and_ln16969" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="3" op_0_bw="4">
<![CDATA[
.preheader6:38 %trunc_ln890_13 = trunc i4 %add_ln691_1285

]]></Node>
<StgValue><ssdm name="trunc_ln890_13"/></StgValue>
</operation>

<operation id="329" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
<literal name="and_ln16969" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader6:39 %tmp_828_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln890_13, i4 %select_ln16969_3

]]></Node>
<StgValue><ssdm name="tmp_828_cast"/></StgValue>
</operation>

<operation id="330" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader6:40 %select_ln890_211 = select i1 %and_ln16969, i7 %tmp_828_cast, i7 %select_ln16969_2

]]></Node>
<StgValue><ssdm name="select_ln890_211"/></StgValue>
</operation>

<operation id="331" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="7">
<![CDATA[
.preheader6:41 %select_ln890_230_cast = zext i7 %select_ln890_211

]]></Node>
<StgValue><ssdm name="select_ln890_230_cast"/></StgValue>
</operation>

<operation id="332" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:42 %local_C_pong_V_addr_16 = getelementptr i512 %local_C_pong_V, i64 0, i64 %select_ln890_230_cast

]]></Node>
<StgValue><ssdm name="local_C_pong_V_addr_16"/></StgValue>
</operation>

<operation id="333" st_id="22" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="512" op_0_bw="7">
<![CDATA[
.preheader6:43 %local_C_pong_V_load = load i7 %local_C_pong_V_addr_16

]]></Node>
<StgValue><ssdm name="local_C_pong_V_load"/></StgValue>
</operation>

<operation id="334" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader6:44 %select_ln890_212 = select i1 %and_ln16969, i4 %add_ln691_1285, i4 %select_ln16969

]]></Node>
<StgValue><ssdm name="select_ln890_212"/></StgValue>
</operation>

<operation id="335" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:55 %or_ln691_32 = or i1 %and_ln16969, i1 %and_ln16968_1

]]></Node>
<StgValue><ssdm name="or_ln691_32"/></StgValue>
</operation>

<operation id="336" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:56 %or_ln691_33 = or i1 %or_ln691_32, i1 %or_ln16968

]]></Node>
<StgValue><ssdm name="or_ln691_33"/></StgValue>
</operation>

<operation id="337" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6:57 %select_ln691_13 = select i1 %or_ln691_33, i5 1, i5 %add_ln691_1286

]]></Node>
<StgValue><ssdm name="select_ln691_13"/></StgValue>
</operation>

<operation id="338" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.preheader6:61 %select_ln890_214 = select i1 %or_ln16968, i14 1, i14 %add_ln890_179

]]></Node>
<StgValue><ssdm name="select_ln890_214"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="339" st_id="23" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="512" op_0_bw="7">
<![CDATA[
.preheader6:43 %local_C_pong_V_load = load i7 %local_C_pong_V_addr_16

]]></Node>
<StgValue><ssdm name="local_C_pong_V_load"/></StgValue>
</operation>

<operation id="340" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="256" op_0_bw="512">
<![CDATA[
.preheader6:47 %trunc_ln674_50 = trunc i512 %local_C_pong_V_load

]]></Node>
<StgValue><ssdm name="trunc_ln674_50"/></StgValue>
</operation>

<operation id="341" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.preheader6:48 %store_ln16981 = store i256 %trunc_ln674_50, i1 %data_split_V_29_addr

]]></Node>
<StgValue><ssdm name="store_ln16981"/></StgValue>
</operation>

<operation id="342" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader6:49 %p_Result_4524_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_C_pong_V_load, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_4524_1"/></StgValue>
</operation>

<operation id="343" st_id="23" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.preheader6:50 %store_ln16981 = store i256 %p_Result_4524_1, i1 %data_split_V_29_addr_1

]]></Node>
<StgValue><ssdm name="store_ln16981"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="344" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="1">
<![CDATA[
.preheader6:29 %zext_ln16969_1 = zext i1 %select_ln16969_1

]]></Node>
<StgValue><ssdm name="zext_ln16969_1"/></StgValue>
</operation>

<operation id="345" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:51 %data_split_V_29_addr_2 = getelementptr i256 %data_split_V_29, i64 0, i64 %zext_ln16969_1

]]></Node>
<StgValue><ssdm name="data_split_V_29_addr_2"/></StgValue>
</operation>

<operation id="346" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:52 %data_split_V_29_load = load i1 %data_split_V_29_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_29_load"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="347" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_0_x1_loop_19_C_IO_L2_in_0_x1_loop_21_C_IO_L2_in_0_x1_loop_22_C_IO_L2_in_0_x1_loop_23_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="348" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1048576, i64 1048576, i64 1048576

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="349" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:10 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_0_x1_loop_20_C_IO_L2_in_0_x1_loop_22_C_IO_L2_in_0_x1_loop_23_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="350" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:21 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_0_x1_loop_21_C_IO_L2_in_0_x1_loop_22_C_IO_L2_in_0_x1_loop_23_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="351" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:35 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_0_x1_loop_22_C_IO_L2_in_0_x1_loop_23_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="352" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader6:45 %specpipeline_ln16973 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_1431

]]></Node>
<StgValue><ssdm name="specpipeline_ln16973"/></StgValue>
</operation>

<operation id="353" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:46 %specloopname_ln16973 = specloopname void @_ssdm_op_SpecLoopName, void @empty_742

]]></Node>
<StgValue><ssdm name="specloopname_ln16973"/></StgValue>
</operation>

<operation id="354" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:52 %data_split_V_29_load = load i1 %data_split_V_29_addr_2

]]></Node>
<StgValue><ssdm name="data_split_V_29_load"/></StgValue>
</operation>

<operation id="355" st_id="25" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader6:53 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_0_x1101, i256 %data_split_V_29_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="356" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16962" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
.preheader6:64 %br_ln0 = br void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="357" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten323 = phi i21 0, void %.preheader.preheader, i21 %add_ln17005, void %.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten323"/></StgValue>
</operation>

<operation id="358" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
:1 %indvar_flatten279 = phi i15 0, void %.preheader.preheader, i15 %select_ln890_209, void %.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten279"/></StgValue>
</operation>

<operation id="359" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
:2 %indvar_flatten243 = phi i14 0, void %.preheader.preheader, i14 %select_ln890_208, void %.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten243"/></StgValue>
</operation>

<operation id="360" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:3 %c6_V = phi i6 0, void %.preheader.preheader, i6 %select_ln890, void %.preheader

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="361" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:4 %indvar_flatten224 = phi i9 0, void %.preheader.preheader, i9 %select_ln890_207, void %.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten224"/></StgValue>
</operation>

<operation id="362" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:5 %c7_V = phi i4 0, void %.preheader.preheader, i4 %select_ln890_206, void %.preheader

]]></Node>
<StgValue><ssdm name="c7_V"/></StgValue>
</operation>

<operation id="363" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:6 %c8_V = phi i5 0, void %.preheader.preheader, i5 %select_ln691, void %.preheader

]]></Node>
<StgValue><ssdm name="c8_V"/></StgValue>
</operation>

<operation id="364" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:7 %add_ln17005 = add i21 %indvar_flatten323, i21 1

]]></Node>
<StgValue><ssdm name="add_ln17005"/></StgValue>
</operation>

<operation id="365" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
:8 %div_i_i = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>

<operation id="366" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="1" op_0_bw="6">
<![CDATA[
:9 %empty_2664 = trunc i6 %c6_V

]]></Node>
<StgValue><ssdm name="empty_2664"/></StgValue>
</operation>

<operation id="367" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="3" op_0_bw="4">
<![CDATA[
:10 %empty_2665 = trunc i4 %c7_V

]]></Node>
<StgValue><ssdm name="empty_2665"/></StgValue>
</operation>

<operation id="368" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
:12 %icmp_ln17005 = icmp_eq  i21 %indvar_flatten323, i21 1048576

]]></Node>
<StgValue><ssdm name="icmp_ln17005"/></StgValue>
</operation>

<operation id="369" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13 %br_ln17005 = br i1 %icmp_ln17005, void %.preheader, void %.loopexit1214

]]></Node>
<StgValue><ssdm name="br_ln17005"/></StgValue>
</operation>

<operation id="370" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader:2 %icmp_ln890_1262 = icmp_eq  i15 %indvar_flatten279, i15 8192

]]></Node>
<StgValue><ssdm name="icmp_ln890_1262"/></StgValue>
</operation>

<operation id="371" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:3 %xor_ln17005 = xor i1 %icmp_ln890_1262, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln17005"/></StgValue>
</operation>

<operation id="372" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:4 %icmp_ln890_1263 = icmp_eq  i5 %c8_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1263"/></StgValue>
</operation>

<operation id="373" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:5 %and_ln17005 = and i1 %icmp_ln890_1263, i1 %xor_ln17005

]]></Node>
<StgValue><ssdm name="and_ln17005"/></StgValue>
</operation>

<operation id="374" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:6 %icmp_ln890_1264 = icmp_eq  i9 %indvar_flatten224, i9 128

]]></Node>
<StgValue><ssdm name="icmp_ln890_1264"/></StgValue>
</operation>

<operation id="375" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:7 %and_ln17005_1 = and i1 %icmp_ln890_1264, i1 %xor_ln17005

]]></Node>
<StgValue><ssdm name="and_ln17005_1"/></StgValue>
</operation>

<operation id="376" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:8 %icmp_ln890_1265 = icmp_eq  i14 %indvar_flatten243, i14 4096

]]></Node>
<StgValue><ssdm name="icmp_ln890_1265"/></StgValue>
</operation>

<operation id="377" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:9 %and_ln17005_2 = and i1 %icmp_ln890_1265, i1 %xor_ln17005

]]></Node>
<StgValue><ssdm name="and_ln17005_2"/></StgValue>
</operation>

<operation id="378" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:11 %or_ln17011 = or i1 %and_ln17005_2, i1 %icmp_ln890_1262

]]></Node>
<StgValue><ssdm name="or_ln17011"/></StgValue>
</operation>

<operation id="379" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:12 %select_ln17011 = select i1 %or_ln17011, i6 0, i6 %c6_V

]]></Node>
<StgValue><ssdm name="select_ln17011"/></StgValue>
</operation>

<operation id="380" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:13 %xor_ln17011_1 = xor i1 %or_ln17011, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln17011_1"/></StgValue>
</operation>

<operation id="381" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:14 %and_ln17011_2 = and i1 %empty_2664, i1 %xor_ln17011_1

]]></Node>
<StgValue><ssdm name="and_ln17011_2"/></StgValue>
</operation>

<operation id="382" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:16 %xor_ln17011 = xor i1 %icmp_ln890_1265, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln17011"/></StgValue>
</operation>

<operation id="383" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:17 %or_ln17011_1 = or i1 %icmp_ln890_1262, i1 %xor_ln17011

]]></Node>
<StgValue><ssdm name="or_ln17011_1"/></StgValue>
</operation>

<operation id="384" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:18 %and_ln17011 = and i1 %and_ln17005, i1 %or_ln17011_1

]]></Node>
<StgValue><ssdm name="and_ln17011"/></StgValue>
</operation>

<operation id="385" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:19 %and_ln17011_1 = and i1 %and_ln17005_1, i1 %or_ln17011_1

]]></Node>
<StgValue><ssdm name="and_ln17011_1"/></StgValue>
</operation>

<operation id="386" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:20 %add_ln691 = add i6 %select_ln17011, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="387" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:22 %or_ln17012 = or i1 %and_ln17011_1, i1 %and_ln17005_2

]]></Node>
<StgValue><ssdm name="or_ln17012"/></StgValue>
</operation>

<operation id="388" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:23 %or_ln17012_1 = or i1 %or_ln17012, i1 %icmp_ln890_1262

]]></Node>
<StgValue><ssdm name="or_ln17012_1"/></StgValue>
</operation>

<operation id="389" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:24 %select_ln17012 = select i1 %or_ln17012_1, i4 0, i4 %c7_V

]]></Node>
<StgValue><ssdm name="select_ln17012"/></StgValue>
</operation>

<operation id="390" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:25 %div_i_i214_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i214_mid1"/></StgValue>
</operation>

<operation id="391" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="1" op_0_bw="6">
<![CDATA[
.preheader:27 %empty_2666 = trunc i6 %add_ln691

]]></Node>
<StgValue><ssdm name="empty_2666"/></StgValue>
</operation>

<operation id="392" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader:28 %select_ln17012_1 = select i1 %and_ln17011_1, i1 %empty_2666, i1 %and_ln17011_2

]]></Node>
<StgValue><ssdm name="select_ln17012_1"/></StgValue>
</operation>

<operation id="393" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:31 %xor_ln17012 = xor i1 %and_ln17011_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln17012"/></StgValue>
</operation>

<operation id="394" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:32 %and_ln17012 = and i1 %and_ln17011, i1 %xor_ln17012

]]></Node>
<StgValue><ssdm name="and_ln17012"/></StgValue>
</operation>

<operation id="395" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:33 %select_ln890 = select i1 %and_ln17011_1, i6 %add_ln691, i6 %select_ln17011

]]></Node>
<StgValue><ssdm name="select_ln890"/></StgValue>
</operation>

<operation id="396" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:54 %add_ln691_1283 = add i5 %c8_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1283"/></StgValue>
</operation>

<operation id="397" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:58 %add_ln890 = add i9 %indvar_flatten224, i9 1

]]></Node>
<StgValue><ssdm name="add_ln890"/></StgValue>
</operation>

<operation id="398" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader:59 %select_ln890_207 = select i1 %or_ln17012_1, i9 1, i9 %add_ln890

]]></Node>
<StgValue><ssdm name="select_ln890_207"/></StgValue>
</operation>

<operation id="399" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:60 %add_ln890_176 = add i14 %indvar_flatten243, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_176"/></StgValue>
</operation>

<operation id="400" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader:62 %add_ln890_177 = add i15 %indvar_flatten279, i15 1

]]></Node>
<StgValue><ssdm name="add_ln890_177"/></StgValue>
</operation>

<operation id="401" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
.preheader:63 %select_ln890_209 = select i1 %icmp_ln890_1262, i15 1, i15 %add_ln890_177

]]></Node>
<StgValue><ssdm name="select_ln890_209"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="402" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln17011" val="0"/>
<literal name="and_ln17011_1" val="0"/>
<literal name="and_ln17012" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
:11 %tmp_816_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty_2665, i4 %div_i_i

]]></Node>
<StgValue><ssdm name="tmp_816_cast"/></StgValue>
</operation>

<operation id="403" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
<literal name="and_ln17011_1" val="0"/>
<literal name="and_ln17012" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader:15 %select_ln17011_1 = select i1 %or_ln17011, i7 0, i7 %tmp_816_cast

]]></Node>
<StgValue><ssdm name="select_ln17011_1"/></StgValue>
</operation>

<operation id="404" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
<literal name="and_ln17011_1" val="1"/>
<literal name="and_ln17012" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="7" op_0_bw="4">
<![CDATA[
.preheader:26 %zext_ln17012 = zext i4 %div_i_i214_mid1

]]></Node>
<StgValue><ssdm name="zext_ln17012"/></StgValue>
</operation>

<operation id="405" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
<literal name="and_ln17012" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader:30 %select_ln17012_2 = select i1 %and_ln17011_1, i7 %zext_ln17012, i7 %select_ln17011_1

]]></Node>
<StgValue><ssdm name="select_ln17012_2"/></StgValue>
</operation>

<operation id="406" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:34 %add_ln691_1282 = add i4 %select_ln17012, i4 1

]]></Node>
<StgValue><ssdm name="add_ln691_1282"/></StgValue>
</operation>

<operation id="407" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
<literal name="and_ln17011_1" val="0"/>
<literal name="and_ln17012" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:36 %select_ln17011_2 = select i1 %or_ln17011, i4 0, i4 %div_i_i

]]></Node>
<StgValue><ssdm name="select_ln17011_2"/></StgValue>
</operation>

<operation id="408" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
<literal name="and_ln17012" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:37 %select_ln17012_3 = select i1 %and_ln17011_1, i4 %div_i_i214_mid1, i4 %select_ln17011_2

]]></Node>
<StgValue><ssdm name="select_ln17012_3"/></StgValue>
</operation>

<operation id="409" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
<literal name="and_ln17012" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="3" op_0_bw="4">
<![CDATA[
.preheader:38 %trunc_ln890 = trunc i4 %add_ln691_1282

]]></Node>
<StgValue><ssdm name="trunc_ln890"/></StgValue>
</operation>

<operation id="410" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
<literal name="and_ln17012" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader:39 %tmp_820_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %trunc_ln890, i4 %select_ln17012_3

]]></Node>
<StgValue><ssdm name="tmp_820_cast"/></StgValue>
</operation>

<operation id="411" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader:40 %select_ln890_205 = select i1 %and_ln17012, i7 %tmp_820_cast, i7 %select_ln17012_2

]]></Node>
<StgValue><ssdm name="select_ln890_205"/></StgValue>
</operation>

<operation id="412" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="7">
<![CDATA[
.preheader:41 %select_ln890_223_cast = zext i7 %select_ln890_205

]]></Node>
<StgValue><ssdm name="select_ln890_223_cast"/></StgValue>
</operation>

<operation id="413" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="7" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:42 %local_C_ping_V_addr = getelementptr i512 %local_C_ping_V, i64 0, i64 %select_ln890_223_cast

]]></Node>
<StgValue><ssdm name="local_C_ping_V_addr"/></StgValue>
</operation>

<operation id="414" st_id="27" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="512" op_0_bw="7">
<![CDATA[
.preheader:43 %local_C_ping_V_load = load i7 %local_C_ping_V_addr

]]></Node>
<StgValue><ssdm name="local_C_ping_V_load"/></StgValue>
</operation>

<operation id="415" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:44 %select_ln890_206 = select i1 %and_ln17012, i4 %add_ln691_1282, i4 %select_ln17012

]]></Node>
<StgValue><ssdm name="select_ln890_206"/></StgValue>
</operation>

<operation id="416" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:55 %or_ln691 = or i1 %and_ln17012, i1 %and_ln17011_1

]]></Node>
<StgValue><ssdm name="or_ln691"/></StgValue>
</operation>

<operation id="417" st_id="27" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:56 %or_ln691_31 = or i1 %or_ln691, i1 %or_ln17011

]]></Node>
<StgValue><ssdm name="or_ln691_31"/></StgValue>
</operation>

<operation id="418" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader:57 %select_ln691 = select i1 %or_ln691_31, i5 1, i5 %add_ln691_1283

]]></Node>
<StgValue><ssdm name="select_ln691"/></StgValue>
</operation>

<operation id="419" st_id="27" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.preheader:61 %select_ln890_208 = select i1 %or_ln17011, i14 1, i14 %add_ln890_176

]]></Node>
<StgValue><ssdm name="select_ln890_208"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="420" st_id="28" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="512" op_0_bw="7">
<![CDATA[
.preheader:43 %local_C_ping_V_load = load i7 %local_C_ping_V_addr

]]></Node>
<StgValue><ssdm name="local_C_ping_V_load"/></StgValue>
</operation>

<operation id="421" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="256" op_0_bw="512">
<![CDATA[
.preheader:47 %trunc_ln674 = trunc i512 %local_C_ping_V_load

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="422" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.preheader:48 %store_ln17024 = store i256 %trunc_ln674, i1 %data_split_V_addr

]]></Node>
<StgValue><ssdm name="store_ln17024"/></StgValue>
</operation>

<operation id="423" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:49 %p_Result_4525_1 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %local_C_ping_V_load, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="p_Result_4525_1"/></StgValue>
</operation>

<operation id="424" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="256" op_1_bw="1">
<![CDATA[
.preheader:50 %store_ln17024 = store i256 %p_Result_4525_1, i1 %data_split_V_addr_296

]]></Node>
<StgValue><ssdm name="store_ln17024"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="425" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="1">
<![CDATA[
.preheader:29 %zext_ln17012_1 = zext i1 %select_ln17012_1

]]></Node>
<StgValue><ssdm name="zext_ln17012_1"/></StgValue>
</operation>

<operation id="426" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:51 %data_split_V_addr229 = getelementptr i256 %data_split_V, i64 0, i64 %zext_ln17012_1

]]></Node>
<StgValue><ssdm name="data_split_V_addr229"/></StgValue>
</operation>

<operation id="427" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:52 %data_split_V_load = load i1 %data_split_V_addr229

]]></Node>
<StgValue><ssdm name="data_split_V_load"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="428" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_0_x1_loop_25_C_IO_L2_in_0_x1_loop_27_C_IO_L2_in_0_x1_loop_28_C_IO_L2_in_0_x1_loop_29_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="429" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1048576, i64 1048576, i64 1048576

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="430" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:10 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_0_x1_loop_26_C_IO_L2_in_0_x1_loop_28_C_IO_L2_in_0_x1_loop_29_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="431" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:21 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_0_x1_loop_27_C_IO_L2_in_0_x1_loop_28_C_IO_L2_in_0_x1_loop_29_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="432" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:35 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_IO_L2_in_0_x1_loop_28_C_IO_L2_in_0_x1_loop_29_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="433" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:45 %specpipeline_ln17016 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_1431

]]></Node>
<StgValue><ssdm name="specpipeline_ln17016"/></StgValue>
</operation>

<operation id="434" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:46 %specloopname_ln17016 = specloopname void @_ssdm_op_SpecLoopName, void @empty_583

]]></Node>
<StgValue><ssdm name="specloopname_ln17016"/></StgValue>
</operation>

<operation id="435" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="256" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:52 %data_split_V_load = load i1 %data_split_V_addr229

]]></Node>
<StgValue><ssdm name="data_split_V_load"/></StgValue>
</operation>

<operation id="436" st_id="30" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader:53 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_C_PE_0_0_x1101, i256 %data_split_V_load

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="437" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17005" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
.preheader:64 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="438" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0">
<![CDATA[
.loopexit1214:0 %ret_ln17074 = ret

]]></Node>
<StgValue><ssdm name="ret_ln17074"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
