<profile>

<section name = "Vitis HLS Report for 'entry_proc'" level="0">
<item name = "Date">Sat Dec 10 20:38:36 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LV-c</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.66 ns, 1.838 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">0, 0, 0 ns, 0 ns, 0, 0, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 63, -</column>
<column name="Register">-, -, 3, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="HwReg_frm_buffer2_c_blk_n">9, 2, 1, 2</column>
<column name="HwReg_frm_buffer_c_blk_n">9, 2, 1, 2</column>
<column name="WidthInBytes_c9_blk_n">9, 2, 1, 2</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="stride_c_blk_n">9, 2, 1, 2</column>
<column name="video_format_c11_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, entry_proc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, entry_proc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, entry_proc, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, entry_proc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, entry_proc, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, entry_proc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, entry_proc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, entry_proc, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, entry_proc, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, entry_proc, return value</column>
<column name="HwReg_frm_buffer">in, 32, ap_none, HwReg_frm_buffer, scalar</column>
<column name="HwReg_frm_buffer_c_din">out, 32, ap_fifo, HwReg_frm_buffer_c, pointer</column>
<column name="HwReg_frm_buffer_c_num_data_valid">in, 3, ap_fifo, HwReg_frm_buffer_c, pointer</column>
<column name="HwReg_frm_buffer_c_fifo_cap">in, 3, ap_fifo, HwReg_frm_buffer_c, pointer</column>
<column name="HwReg_frm_buffer_c_full_n">in, 1, ap_fifo, HwReg_frm_buffer_c, pointer</column>
<column name="HwReg_frm_buffer_c_write">out, 1, ap_fifo, HwReg_frm_buffer_c, pointer</column>
<column name="HwReg_frm_buffer2">in, 32, ap_none, HwReg_frm_buffer2, scalar</column>
<column name="HwReg_frm_buffer2_c_din">out, 32, ap_fifo, HwReg_frm_buffer2_c, pointer</column>
<column name="HwReg_frm_buffer2_c_num_data_valid">in, 3, ap_fifo, HwReg_frm_buffer2_c, pointer</column>
<column name="HwReg_frm_buffer2_c_fifo_cap">in, 3, ap_fifo, HwReg_frm_buffer2_c, pointer</column>
<column name="HwReg_frm_buffer2_c_full_n">in, 1, ap_fifo, HwReg_frm_buffer2_c, pointer</column>
<column name="HwReg_frm_buffer2_c_write">out, 1, ap_fifo, HwReg_frm_buffer2_c, pointer</column>
<column name="p_read">in, 15, ap_none, p_read, scalar</column>
<column name="WidthInBytes_c9_din">out, 15, ap_fifo, WidthInBytes_c9, pointer</column>
<column name="WidthInBytes_c9_num_data_valid">in, 3, ap_fifo, WidthInBytes_c9, pointer</column>
<column name="WidthInBytes_c9_fifo_cap">in, 3, ap_fifo, WidthInBytes_c9, pointer</column>
<column name="WidthInBytes_c9_full_n">in, 1, ap_fifo, WidthInBytes_c9, pointer</column>
<column name="WidthInBytes_c9_write">out, 1, ap_fifo, WidthInBytes_c9, pointer</column>
<column name="p_read1">in, 16, ap_stable, p_read1, scalar</column>
<column name="stride_c_din">out, 16, ap_fifo, stride_c, pointer</column>
<column name="stride_c_num_data_valid">in, 3, ap_fifo, stride_c, pointer</column>
<column name="stride_c_fifo_cap">in, 3, ap_fifo, stride_c, pointer</column>
<column name="stride_c_full_n">in, 1, ap_fifo, stride_c, pointer</column>
<column name="stride_c_write">out, 1, ap_fifo, stride_c, pointer</column>
<column name="p_read2">in, 6, ap_none, p_read2, scalar</column>
<column name="video_format_c11_din">out, 6, ap_fifo, video_format_c11, pointer</column>
<column name="video_format_c11_num_data_valid">in, 3, ap_fifo, video_format_c11, pointer</column>
<column name="video_format_c11_fifo_cap">in, 3, ap_fifo, video_format_c11, pointer</column>
<column name="video_format_c11_full_n">in, 1, ap_fifo, video_format_c11, pointer</column>
<column name="video_format_c11_write">out, 1, ap_fifo, video_format_c11, pointer</column>
</table>
</item>
</section>
</profile>
