{
   "DESIGN_NAME": "BlockRAM_1KB",
   "VERILOG_FILES": [ "dir::./src/*.v"],

   "RUN_LINTER": 0,
   "MAX_FANOUT_CONSTRAINT": 5,
   "FP_SIZING": "absolute",
   "DIE_AREA": "0 0 650 650",

   "CLOCK_PERIOD": "40",
   "CLOCK_PORT": "clk",
   "RUN_CTS": 1,


   "DESIGN_IS_CORE": 0,
   "FP_PDN_CORE_RING": 1,
   "FP_PDN_MULTILAYER": true,
   "GLB_RT_MAXLAYER": 5,
   "PL_TARGET_DENSITY":1,

   "SYNTH_NO_FLAT": 0,
   "SYNTH_FLAT_TOP": 1,
  

   "FP_IO_VLENGTH": 0.8,
   "FP_IO_HLENGTH": 0.8,
   "FP_IO_HTHICKNESS_MULT": 1,
   "FP_IO_VTHICKNESS_MULT": 1,
   "ROUTING_CORES": 12,
   "TOP_MARGIN_MULT": 2,
   "BOTTOM_MARGIN_MULT": 2,
   "FP_IO_MODE": 0,
   "FP_PIN_ORDER_CFG": ["dir::./pin_order.cfg"],
   

   "VDD_PINS": "vccd1",
   "GND_PINS": "vssd1",
   "FP_PDN_VOFFSET": 10,
   "FP_PDN_VPITCH": 20,
   "FP_PDN_HPITCH": 60,
   "FP_PDN_IRDROP": 0,
   "FP_PDN_CHECK_NODES": 0,
   "GRT_OBS": "met5 0 0 650 650",
   

   "FP_PDN_ENABLE_GLOBAL_CONNECTIONS": 1,
   "VDD_NETS": [
           "vccd1"
       ],
       "GND_NETS": [
           "vssd1"
       ]
}
