--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Contador_LEDs.twx Contador_LEDs.ncd -o Contador_LEDs.twr
Contador_LEDs.pcf -ucf Contadorj.ucf

Design file:              Contador_LEDs.ncd
Physical constraint file: Contador_LEDs.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1257 paths analyzed, 78 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.534ns.
--------------------------------------------------------------------------------

Paths for end point div_22 (SLICE_X17Y23.D3), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.466ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div_17 (FF)
  Destination:          div_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.488ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div_17 to div_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y22.CQ      Tcko                  0.391   div<18>
                                                       div_17
    SLICE_X18Y20.D2      net (fanout=2)        0.866   div<17>
    SLICE_X18Y20.D       Tilo                  0.205   clk_1hz
                                                       div[49]_GND_1_o_equal_3_o<49>1
    SLICE_X18Y21.C1      net (fanout=3)        0.713   div[49]_GND_1_o_equal_3_o<49>
    SLICE_X18Y21.C       Tilo                  0.205   div<14>
                                                       div[49]_GND_1_o_equal_3_o<49>7_1
    SLICE_X17Y23.D3      net (fanout=13)       0.786   div[49]_GND_1_o_equal_3_o<49>7
    SLICE_X17Y23.CLK     Tas                   0.322   div<22>
                                                       div_22_rstpot
                                                       div_22
    -------------------------------------------------  ---------------------------
    Total                                      3.488ns (1.123ns logic, 2.365ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div_11 (FF)
  Destination:          div_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.424ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.142 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div_11 to div_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y20.DQ      Tcko                  0.391   div<11>
                                                       div_11
    SLICE_X18Y20.D1      net (fanout=2)        0.802   div<11>
    SLICE_X18Y20.D       Tilo                  0.205   clk_1hz
                                                       div[49]_GND_1_o_equal_3_o<49>1
    SLICE_X18Y21.C1      net (fanout=3)        0.713   div[49]_GND_1_o_equal_3_o<49>
    SLICE_X18Y21.C       Tilo                  0.205   div<14>
                                                       div[49]_GND_1_o_equal_3_o<49>7_1
    SLICE_X17Y23.D3      net (fanout=13)       0.786   div[49]_GND_1_o_equal_3_o<49>7
    SLICE_X17Y23.CLK     Tas                   0.322   div<22>
                                                       div_22_rstpot
                                                       div_22
    -------------------------------------------------  ---------------------------
    Total                                      3.424ns (1.123ns logic, 2.301ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div_18 (FF)
  Destination:          div_22 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.299ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div_18 to div_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y22.DQ      Tcko                  0.391   div<18>
                                                       div_18
    SLICE_X19Y23.A1      net (fanout=2)        0.819   div<18>
    SLICE_X19Y23.A       Tilo                  0.259   N01
                                                       div[49]_GND_1_o_equal_3_o<49>7_SW0
    SLICE_X18Y21.C3      net (fanout=3)        0.517   N01
    SLICE_X18Y21.C       Tilo                  0.205   div<14>
                                                       div[49]_GND_1_o_equal_3_o<49>7_1
    SLICE_X17Y23.D3      net (fanout=13)       0.786   div[49]_GND_1_o_equal_3_o<49>7
    SLICE_X17Y23.CLK     Tas                   0.322   div<22>
                                                       div_22_rstpot
                                                       div_22
    -------------------------------------------------  ---------------------------
    Total                                      3.299ns (1.177ns logic, 2.122ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point div_23 (SLICE_X17Y24.A4), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.471ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div_17 (FF)
  Destination:          div_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.478ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.231 - 0.247)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div_17 to div_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y22.CQ      Tcko                  0.391   div<18>
                                                       div_17
    SLICE_X18Y20.D2      net (fanout=2)        0.866   div<17>
    SLICE_X18Y20.D       Tilo                  0.205   clk_1hz
                                                       div[49]_GND_1_o_equal_3_o<49>1
    SLICE_X18Y21.C1      net (fanout=3)        0.713   div[49]_GND_1_o_equal_3_o<49>
    SLICE_X18Y21.C       Tilo                  0.205   div<14>
                                                       div[49]_GND_1_o_equal_3_o<49>7_1
    SLICE_X17Y24.A4      net (fanout=13)       0.776   div[49]_GND_1_o_equal_3_o<49>7
    SLICE_X17Y24.CLK     Tas                   0.322   div<26>
                                                       div_23_rstpot
                                                       div_23
    -------------------------------------------------  ---------------------------
    Total                                      3.478ns (1.123ns logic, 2.355ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div_11 (FF)
  Destination:          div_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.414ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.231 - 0.253)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div_11 to div_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y20.DQ      Tcko                  0.391   div<11>
                                                       div_11
    SLICE_X18Y20.D1      net (fanout=2)        0.802   div<11>
    SLICE_X18Y20.D       Tilo                  0.205   clk_1hz
                                                       div[49]_GND_1_o_equal_3_o<49>1
    SLICE_X18Y21.C1      net (fanout=3)        0.713   div[49]_GND_1_o_equal_3_o<49>
    SLICE_X18Y21.C       Tilo                  0.205   div<14>
                                                       div[49]_GND_1_o_equal_3_o<49>7_1
    SLICE_X17Y24.A4      net (fanout=13)       0.776   div[49]_GND_1_o_equal_3_o<49>7
    SLICE_X17Y24.CLK     Tas                   0.322   div<26>
                                                       div_23_rstpot
                                                       div_23
    -------------------------------------------------  ---------------------------
    Total                                      3.414ns (1.123ns logic, 2.291ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div_18 (FF)
  Destination:          div_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.289ns (Levels of Logic = 3)
  Clock Path Skew:      -0.016ns (0.231 - 0.247)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div_18 to div_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y22.DQ      Tcko                  0.391   div<18>
                                                       div_18
    SLICE_X19Y23.A1      net (fanout=2)        0.819   div<18>
    SLICE_X19Y23.A       Tilo                  0.259   N01
                                                       div[49]_GND_1_o_equal_3_o<49>7_SW0
    SLICE_X18Y21.C3      net (fanout=3)        0.517   N01
    SLICE_X18Y21.C       Tilo                  0.205   div<14>
                                                       div[49]_GND_1_o_equal_3_o<49>7_1
    SLICE_X17Y24.A4      net (fanout=13)       0.776   div[49]_GND_1_o_equal_3_o<49>7
    SLICE_X17Y24.CLK     Tas                   0.322   div<26>
                                                       div_23_rstpot
                                                       div_23
    -------------------------------------------------  ---------------------------
    Total                                      3.289ns (1.177ns logic, 2.112ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point div_21 (SLICE_X17Y23.C4), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.487ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div_17 (FF)
  Destination:          div_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.467ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div_17 to div_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y22.CQ      Tcko                  0.391   div<18>
                                                       div_17
    SLICE_X18Y20.D2      net (fanout=2)        0.866   div<17>
    SLICE_X18Y20.D       Tilo                  0.205   clk_1hz
                                                       div[49]_GND_1_o_equal_3_o<49>1
    SLICE_X18Y21.C1      net (fanout=3)        0.713   div[49]_GND_1_o_equal_3_o<49>
    SLICE_X18Y21.C       Tilo                  0.205   div<14>
                                                       div[49]_GND_1_o_equal_3_o<49>7_1
    SLICE_X17Y23.C4      net (fanout=13)       0.765   div[49]_GND_1_o_equal_3_o<49>7
    SLICE_X17Y23.CLK     Tas                   0.322   div<22>
                                                       div_21_rstpot
                                                       div_21
    -------------------------------------------------  ---------------------------
    Total                                      3.467ns (1.123ns logic, 2.344ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div_11 (FF)
  Destination:          div_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.403ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.142 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div_11 to div_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y20.DQ      Tcko                  0.391   div<11>
                                                       div_11
    SLICE_X18Y20.D1      net (fanout=2)        0.802   div<11>
    SLICE_X18Y20.D       Tilo                  0.205   clk_1hz
                                                       div[49]_GND_1_o_equal_3_o<49>1
    SLICE_X18Y21.C1      net (fanout=3)        0.713   div[49]_GND_1_o_equal_3_o<49>
    SLICE_X18Y21.C       Tilo                  0.205   div<14>
                                                       div[49]_GND_1_o_equal_3_o<49>7_1
    SLICE_X17Y23.C4      net (fanout=13)       0.765   div[49]_GND_1_o_equal_3_o<49>7
    SLICE_X17Y23.CLK     Tas                   0.322   div<22>
                                                       div_21_rstpot
                                                       div_21
    -------------------------------------------------  ---------------------------
    Total                                      3.403ns (1.123ns logic, 2.280ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.676ns (requirement - (data path - clock path skew + uncertainty))
  Source:               div_18 (FF)
  Destination:          div_21 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.278ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: div_18 to div_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y22.DQ      Tcko                  0.391   div<18>
                                                       div_18
    SLICE_X19Y23.A1      net (fanout=2)        0.819   div<18>
    SLICE_X19Y23.A       Tilo                  0.259   N01
                                                       div[49]_GND_1_o_equal_3_o<49>7_SW0
    SLICE_X18Y21.C3      net (fanout=3)        0.517   N01
    SLICE_X18Y21.C       Tilo                  0.205   div<14>
                                                       div[49]_GND_1_o_equal_3_o<49>7_1
    SLICE_X17Y23.C4      net (fanout=13)       0.765   div[49]_GND_1_o_equal_3_o<49>7
    SLICE_X17Y23.CLK     Tas                   0.322   div<22>
                                                       div_21_rstpot
                                                       div_21
    -------------------------------------------------  ---------------------------
    Total                                      3.278ns (1.177ns logic, 2.101ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clk_1hz (SLICE_X18Y20.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_1hz (FF)
  Destination:          clk_1hz (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_1hz to clk_1hz
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y20.AQ      Tcko                  0.200   clk_1hz
                                                       clk_1hz
    SLICE_X18Y20.A6      net (fanout=5)        0.023   clk_1hz
    SLICE_X18Y20.CLK     Tah         (-Th)    -0.190   clk_1hz
                                                       clk_1hz_rstpot
                                                       clk_1hz
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point count_2 (SLICE_X18Y19.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_2 (FF)
  Destination:          count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_2 to count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y19.DQ      Tcko                  0.200   count<2>
                                                       count_2
    SLICE_X18Y19.D6      net (fanout=3)        0.036   count<2>
    SLICE_X18Y19.CLK     Tah         (-Th)    -0.190   count<2>
                                                       count_2_dpot1
                                                       count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.390ns logic, 0.036ns route)
                                                       (91.5% logic, 8.5% route)

--------------------------------------------------------------------------------

Paths for end point count_3 (SLICE_X19Y19.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               count_3 (FF)
  Destination:          count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: count_3 to count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y19.DQ      Tcko                  0.198   count<3>
                                                       count_3
    SLICE_X19Y19.D6      net (fanout=2)        0.025   count<3>
    SLICE_X19Y19.CLK     Tah         (-Th)    -0.215   count<3>
                                                       count_3_dpot1
                                                       count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: count<2>/CLK
  Logical resource: count_0/CK
  Location pin: SLICE_X18Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: count<2>/CLK
  Logical resource: count_1/CK
  Location pin: SLICE_X18Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.534|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1257 paths, 0 nets, and 164 connections

Design statistics:
   Minimum period:   3.534ns{1}   (Maximum frequency: 282.965MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jun 11 00:32:45 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 389 MB



