module alu_test_rom_b (
    input addr[4],    // Address width depends on the number of test cases (16 entries)
    output data[32]   // Output B[32]
) {
    sig b[32]
    always {
        case (addr) {
            0: b = 32h00000010  
            1: b = 32h10010101
            2: b = 32h00000001
            3: b = 32h00000011
            default: b = 32d0
        }
        data = b;  
    }
}
