// Seed: 1918211457
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  reg id_3;
  initial begin : LABEL_0
    id_3 <= #1 1;
    id_3 = 1'b0;
  end
  assign id_3 = 1 != ~id_1;
  logic [7:0] id_4;
  assign id_4[1'b0<<""] = 1'd0;
  id_5(
      .id_0(1), .id_1(1), .id_2(id_1), .id_3(1), .id_4(id_4[1-((1))&1 : 1]), .id_5(id_1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  uwire id_5 = id_1;
  tri   id_6 = 1;
  always @(posedge 1'b0) begin : LABEL_0
    id_2 <= !id_4;
  end
  module_0 modCall_1 (
      id_4,
      id_1
  );
endmodule
