{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631547232864 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631547232872 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 13 22:33:52 2021 " "Processing started: Mon Sep 13 22:33:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631547232872 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631547232872 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sample -c sample " "Command: quartus_map --read_settings_files=on --write_settings_files=off sample -c sample" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631547232872 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1631547233363 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1631547233363 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "sequence sample.v(50) " "Verilog HDL Declaration warning at sample.v(50): \"sequence\" is SystemVerilog-2005 keyword" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 50 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1631547243983 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "sequence sample.v(204) " "Verilog HDL Declaration warning at sample.v(204): \"sequence\" is SystemVerilog-2005 keyword" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 204 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1631547243983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sample.v 18 18 " "Found 18 design units, including 18 entities, in source file sample.v" { { "Info" "ISGN_ENTITY_NAME" "1 sample " "Found entity 1: sample" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631547243986 ""} { "Info" "ISGN_ENTITY_NAME" "2 cpu_ram " "Found entity 2: cpu_ram" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631547243986 ""} { "Info" "ISGN_ENTITY_NAME" "3 cpu_ram_tb " "Found entity 3: cpu_ram_tb" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631547243986 ""} { "Info" "ISGN_ENTITY_NAME" "4 single_port_ram " "Found entity 4: single_port_ram" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631547243986 ""} { "Info" "ISGN_ENTITY_NAME" "5 cpu " "Found entity 5: cpu" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631547243986 ""} { "Info" "ISGN_ENTITY_NAME" "6 cpu_tb " "Found entity 6: cpu_tb" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 235 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631547243986 ""} { "Info" "ISGN_ENTITY_NAME" "7 instruction_decoder " "Found entity 7: instruction_decoder" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 266 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631547243986 ""} { "Info" "ISGN_ENTITY_NAME" "8 ALU " "Found entity 8: ALU" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631547243986 ""} { "Info" "ISGN_ENTITY_NAME" "9 sequence_generator " "Found entity 9: sequence_generator" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 352 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631547243986 ""} { "Info" "ISGN_ENTITY_NAME" "10 sequence_generator_tb " "Found entity 10: sequence_generator_tb" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631547243986 ""} { "Info" "ISGN_ENTITY_NAME" "11 general_register " "Found entity 11: general_register" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 409 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631547243986 ""} { "Info" "ISGN_ENTITY_NAME" "12 register " "Found entity 12: register" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631547243986 ""} { "Info" "ISGN_ENTITY_NAME" "13 adder_32bit " "Found entity 13: adder_32bit" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 470 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631547243986 ""} { "Info" "ISGN_ENTITY_NAME" "14 adder " "Found entity 14: adder" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 518 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631547243986 ""} { "Info" "ISGN_ENTITY_NAME" "15 demux1_16 " "Found entity 15: demux1_16" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 530 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631547243986 ""} { "Info" "ISGN_ENTITY_NAME" "16 mux4_1 " "Found entity 16: mux4_1" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 556 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631547243986 ""} { "Info" "ISGN_ENTITY_NAME" "17 mux16_1 " "Found entity 17: mux16_1" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 567 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631547243986 ""} { "Info" "ISGN_ENTITY_NAME" "18 mux16_1_tb " "Found entity 18: mux16_1_tb" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 619 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631547243986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631547243986 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "cache sample.v(389) " "Verilog HDL Implicit Net warning at sample.v(389): created implicit net for \"cache\"" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 389 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631547243987 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sample " "Elaborating entity \"sample\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1631547244032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequence_generator sequence_generator:sequence " "Elaborating entity \"sequence_generator\" for hierarchy \"sequence_generator:sequence\"" {  } { { "sample.v" "sequence" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631547244046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder instruction_decoder:ins_decode " "Elaborating entity \"instruction_decoder\" for hierarchy \"instruction_decoder:ins_decode\"" {  } { { "sample.v" "ins_decode" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631547244057 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp sample.v(276) " "Verilog HDL or VHDL warning at sample.v(276): object \"temp\" assigned a value but never read" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 276 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1631547244070 "|sample|instruction_decoder:ins_decode"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 sample.v(276) " "Verilog HDL assignment warning at sample.v(276): truncated value with size 10 to match size of target (1)" {  } { { "sample.v" "" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1631547244070 "|sample|instruction_decoder:ins_decode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:register " "Elaborating entity \"register\" for hierarchy \"register:register\"" {  } { { "sample.v" "register" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631547244070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "general_register register:register\|general_register:R0 " "Elaborating entity \"general_register\" for hierarchy \"register:register\|general_register:R0\"" {  } { { "sample.v" "R0" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631547244089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_32bit register:register\|adder_32bit:pc " "Elaborating entity \"adder_32bit\" for hierarchy \"register:register\|adder_32bit:pc\"" {  } { { "sample.v" "pc" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631547244105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder register:register\|adder_32bit:pc\|adder:a0 " "Elaborating entity \"adder\" for hierarchy \"register:register\|adder_32bit:pc\|adder:a0\"" {  } { { "sample.v" "a0" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631547244117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux1_16 register:register\|demux1_16:in " "Elaborating entity \"demux1_16\" for hierarchy \"register:register\|demux1_16:in\"" {  } { { "sample.v" "in" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631547244138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_1 register:register\|mux16_1:a " "Elaborating entity \"mux16_1\" for hierarchy \"register:register\|mux16_1:a\"" {  } { { "sample.v" "a" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631547244149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_1 register:register\|mux16_1:a\|mux4_1:a0 " "Elaborating entity \"mux4_1\" for hierarchy \"register:register\|mux16_1:a\|mux4_1:a0\"" {  } { { "sample.v" "a0" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631547244163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU\"" {  } { { "sample.v" "ALU" { Text "G:/VLSI_ASIC_IC_designs/quartus_project/RISCV_sample/sample.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631547244178 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1631547245320 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1631547245726 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1631547248605 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631547248605 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1206 " "Implemented 1206 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1631547248701 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1631547248701 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1106 " "Implemented 1106 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1631547248701 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1631547248701 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631547248718 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 13 22:34:08 2021 " "Processing ended: Mon Sep 13 22:34:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631547248718 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631547248718 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631547248718 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631547248718 ""}
