/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [6:0] _01_;
  wire [6:0] _02_;
  wire celloutsig_0_0z;
  wire [27:0] celloutsig_0_11z;
  wire [15:0] celloutsig_0_13z;
  wire [9:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [4:0] celloutsig_0_16z;
  wire [8:0] celloutsig_0_17z;
  wire [21:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [25:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [16:0] celloutsig_0_9z;
  wire [19:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [14:0] celloutsig_1_13z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [22:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(in_data[35] & celloutsig_0_0z);
  assign celloutsig_0_0z = !(in_data[0] ? in_data[48] : in_data[45]);
  assign celloutsig_1_12z = !(celloutsig_1_11z ? celloutsig_1_6z : celloutsig_1_6z);
  assign celloutsig_0_5z = !(celloutsig_0_4z ? in_data[29] : celloutsig_0_3z);
  assign celloutsig_0_22z = !(celloutsig_0_11z[10] ? celloutsig_0_9z[1] : _00_);
  assign celloutsig_0_15z = celloutsig_0_3z | ~(in_data[7]);
  assign celloutsig_1_3z = celloutsig_1_1z[2] | ~(celloutsig_1_0z[8]);
  assign celloutsig_1_6z = celloutsig_1_5z | ~(celloutsig_1_5z);
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _01_ <= 7'h00;
    else _01_ <= { celloutsig_1_0z[13:8], celloutsig_1_6z };
  reg [6:0] _12_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _12_ <= 7'h00;
    else _12_ <= { celloutsig_0_9z[5], celloutsig_0_16z, celloutsig_0_7z };
  assign { _02_[6:1], _00_ } = _12_;
  assign celloutsig_1_19z = celloutsig_1_8z / { 1'h1, celloutsig_1_13z[2:0] };
  assign celloutsig_1_0z = in_data[174:155] / { 1'h1, in_data[167:149] };
  assign celloutsig_0_8z = { in_data[17:14], celloutsig_0_3z } >= { celloutsig_0_2z[24:21], celloutsig_0_7z };
  assign celloutsig_1_2z = celloutsig_1_0z[19:1] >= celloutsig_1_1z[21:3];
  assign celloutsig_0_21z = celloutsig_0_17z[3:1] <= celloutsig_0_13z[12:10];
  assign celloutsig_1_7z = { celloutsig_1_0z[18:16], celloutsig_1_2z } <= celloutsig_1_0z[7:4];
  assign celloutsig_0_11z = celloutsig_0_2z[10] ? { celloutsig_0_2z[21:11], 1'h1, celloutsig_0_2z[9:3], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z } : in_data[66:39];
  assign celloutsig_0_13z = celloutsig_0_1z[17] ? celloutsig_0_1z[15:0] : { celloutsig_0_9z[15:1], celloutsig_0_0z };
  assign celloutsig_0_2z = celloutsig_0_1z[20] ? { in_data[67:64], celloutsig_0_1z[21], 1'h1, celloutsig_0_1z[19:0] } : in_data[66:41];
  assign celloutsig_1_5z = { celloutsig_1_0z[5:2], celloutsig_1_2z } !== celloutsig_1_1z[13:9];
  assign celloutsig_0_14z = ~ celloutsig_0_1z[20:11];
  assign celloutsig_0_16z = ~ celloutsig_0_9z[11:7];
  assign celloutsig_0_7z = celloutsig_0_2z[17] & celloutsig_0_3z;
  assign celloutsig_0_17z = { celloutsig_0_1z[18], celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_16z } >> { celloutsig_0_14z[8:1], celloutsig_0_15z };
  assign celloutsig_1_1z = { in_data[135:133], celloutsig_1_0z } << in_data[134:112];
  assign celloutsig_0_6z = celloutsig_0_2z[13:11] >> { celloutsig_0_2z[17], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_9z = { in_data[29:14], celloutsig_0_7z } >> { celloutsig_0_2z[15:1], celloutsig_0_8z, celloutsig_0_3z };
  assign celloutsig_1_8z = celloutsig_1_4z <<< celloutsig_1_1z[17:14];
  assign celloutsig_1_13z = { celloutsig_1_1z[19:15], celloutsig_1_3z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_4z } - in_data[141:127];
  assign celloutsig_0_1z = in_data[92:71] - { in_data[74:54], celloutsig_0_0z };
  assign celloutsig_1_4z = in_data[126:123] ~^ celloutsig_1_0z[16:13];
  assign celloutsig_1_11z = ~((celloutsig_1_2z & _01_[3]) | celloutsig_1_5z);
  assign celloutsig_0_4z = ~((in_data[42] & celloutsig_0_1z[5]) | celloutsig_0_2z[20]);
  assign celloutsig_1_18z = ~((celloutsig_1_5z & celloutsig_1_1z[2]) | (celloutsig_1_11z & celloutsig_1_12z));
  assign _02_[0] = _00_;
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
