
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-2
Install: C:\lscc\radiant\2024.2\synpbase
OS: Windows 10 or later
Hostname: DESKTOP-NDA5VSL

Implementation : impl_1

# Written on Fri Jun 27 14:05:12 2025

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\lscc\radiant\2024.2\scripts\tcl\flow\radiant_synplify_vars.tcl"
                         "C:\Users\worbb\Desktop\IMA\FPGA\SWS_iCE40\source\impl_1\impl_1.sdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                  Requested     Requested     Clock        Clock          Clock
Level     Clock                  Frequency     Period        Type         Group          Load 
----------------------------------------------------------------------------------------------
0 -       iCE_SWS|CLK_SOURCE     200.0 MHz     5.000         inferred     (multiple)     2265 
==============================================================================================


Clock Load Summary
******************

                       Clock     Source               Clock Pin                         Non-clock Pin     Non-clock Pin
Clock                  Load      Pin                  Seq Example                       Seq Example       Comb Example 
-----------------------------------------------------------------------------------------------------------------------
iCE_SWS|CLK_SOURCE     2265      CLK_SOURCE(port)     UUT_SWS.CPU_CP.tmp_reg[7:0].C     -                 -            
=======================================================================================================================
