#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55c12dbc7ed0 .scope module, "dual_port_ram_sync" "dual_port_ram_sync" 2 29;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 6 "addr_a"
    .port_info 3 /INPUT 6 "addr_b"
    .port_info 4 /INPUT 8 "din_a"
    .port_info 5 /OUTPUT 8 "dout_a"
    .port_info 6 /OUTPUT 8 "dout_b"
P_0x55c12dacc550 .param/l "ADDR_WIDTH" 0 2 31, +C4<00000000000000000000000000000110>;
P_0x55c12dacc590 .param/l "DATA_WIDTH" 0 2 32, +C4<00000000000000000000000000001000>;
L_0x55c12db0bd20 .functor BUFZ 8, L_0x55c12dc0be80, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55c12db0be10 .functor BUFZ 8, L_0x55c12dc0c130, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55c12dbc7300_0 .net *"_s0", 7 0, L_0x55c12dc0be80;  1 drivers
v0x55c12dbb1d70_0 .net *"_s10", 7 0, L_0x55c12dc0c200;  1 drivers
L_0x7f0e77b8f060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c12dbb1e10_0 .net *"_s13", 1 0, L_0x7f0e77b8f060;  1 drivers
v0x55c12dbbe3c0_0 .net *"_s2", 7 0, L_0x55c12dc0bf70;  1 drivers
L_0x7f0e77b8f018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c12dbacc80_0 .net *"_s5", 1 0, L_0x7f0e77b8f018;  1 drivers
v0x55c12dbacd50_0 .net *"_s8", 7 0, L_0x55c12dc0c130;  1 drivers
o0x7f0e77bd8138 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55c12dba3e40_0 .net "addr_a", 5 0, o0x7f0e77bd8138;  0 drivers
o0x7f0e77bd8168 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x55c12dbf3ca0_0 .net "addr_b", 5 0, o0x7f0e77bd8168;  0 drivers
o0x7f0e77bd8198 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c12dbf3d80_0 .net "clk", 0 0, o0x7f0e77bd8198;  0 drivers
o0x7f0e77bd81c8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55c12dbf3e40_0 .net "din_a", 7 0, o0x7f0e77bd81c8;  0 drivers
v0x55c12dbf3f20_0 .net "dout_a", 7 0, L_0x55c12db0bd20;  1 drivers
v0x55c12dbf4000_0 .net "dout_b", 7 0, L_0x55c12db0be10;  1 drivers
v0x55c12dbf40e0_0 .var "q_addr_a", 5 0;
v0x55c12dbf41c0_0 .var "q_addr_b", 5 0;
v0x55c12dbf42a0 .array "ram", 0 63, 7 0;
o0x7f0e77bd82b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c12dbf4360_0 .net "we", 0 0, o0x7f0e77bd82b8;  0 drivers
E_0x55c12db05140 .event posedge, v0x55c12dbf3d80_0;
L_0x55c12dc0be80 .array/port v0x55c12dbf42a0, L_0x55c12dc0bf70;
L_0x55c12dc0bf70 .concat [ 6 2 0 0], v0x55c12dbf40e0_0, L_0x7f0e77b8f018;
L_0x55c12dc0c130 .array/port v0x55c12dbf42a0, L_0x55c12dc0c200;
L_0x55c12dc0c200 .concat [ 6 2 0 0], v0x55c12dbf41c0_0, L_0x7f0e77b8f060;
S_0x55c12dba0110 .scope module, "riscv_top" "riscv_top" 3 4;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "EXCLK"
    .port_info 1 /INPUT 1 "btnC"
    .port_info 2 /OUTPUT 1 "Tx"
    .port_info 3 /INPUT 1 "Rx"
    .port_info 4 /OUTPUT 1 "led"
P_0x55c12dbb0b80 .param/l "RAM_ADDR_WIDTH" 1 3 18, +C4<00000000000000000000000000010001>;
P_0x55c12dbb0bc0 .param/l "SIM" 0 3 6, +C4<00000000000000000000000000000000>;
P_0x55c12dbb0c00 .param/l "SYS_CLK_FREQ" 1 3 16, +C4<00000101111101011110000100000000>;
P_0x55c12dbb0c40 .param/l "UART_BAUD_RATE" 1 3 17, +C4<00000000000000011100001000000000>;
o0x7f0e77bdc098 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55c12db0ba50 .functor BUFZ 1, o0x7f0e77bdc098, C4<0>, C4<0>, C4<0>;
L_0x55c12db46850 .functor NOT 1, L_0x55c12dc251d0, C4<0>, C4<0>, C4<0>;
L_0x55c12db46960 .functor OR 1, v0x55c12dc0bcb0_0, v0x55c12dc06070_0, C4<0>, C4<0>;
L_0x55c12dc24790 .functor BUFZ 1, L_0x55c12dc251d0, C4<0>, C4<0>, C4<0>;
L_0x55c12dc248a0 .functor BUFZ 8, L_0x55c12dc25310, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f0e77b8fa80 .functor BUFT 1, C4<11111111111111111111111111111111>, C4<0>, C4<0>, C4<0>;
L_0x55c12dc24a90 .functor AND 32, L_0x55c12dc24960, L_0x7f0e77b8fa80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x55c12dc24cf0 .functor BUFZ 1, L_0x55c12dc24ba0, C4<0>, C4<0>, C4<0>;
L_0x55c12dc24f90 .functor BUFZ 8, L_0x55c12dc0c960, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55c12dc09240_0 .net "EXCLK", 0 0, o0x7f0e77bdc098;  0 drivers
o0x7f0e77bd96f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c12dc09320_0 .net "Rx", 0 0, o0x7f0e77bd96f8;  0 drivers
v0x55c12dc093e0_0 .net "Tx", 0 0, L_0x55c12dc20080;  1 drivers
L_0x7f0e77b8f1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c12dc094b0_0 .net/2u *"_s10", 0 0, L_0x7f0e77b8f1c8;  1 drivers
L_0x7f0e77b8f210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c12dc09550_0 .net/2u *"_s12", 0 0, L_0x7f0e77b8f210;  1 drivers
v0x55c12dc09630_0 .net *"_s23", 1 0, L_0x55c12dc24300;  1 drivers
L_0x7f0e77b8f960 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55c12dc09710_0 .net/2u *"_s24", 1 0, L_0x7f0e77b8f960;  1 drivers
v0x55c12dc097f0_0 .net *"_s26", 0 0, L_0x55c12dc24470;  1 drivers
L_0x7f0e77b8f9a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c12dc098b0_0 .net/2u *"_s28", 0 0, L_0x7f0e77b8f9a8;  1 drivers
L_0x7f0e77b8f9f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c12dc09a20_0 .net/2u *"_s30", 0 0, L_0x7f0e77b8f9f0;  1 drivers
v0x55c12dc09b00_0 .net *"_s38", 31 0, L_0x55c12dc24960;  1 drivers
L_0x7f0e77b8fa38 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c12dc09be0_0 .net *"_s41", 30 0, L_0x7f0e77b8fa38;  1 drivers
v0x55c12dc09cc0_0 .net/2u *"_s42", 31 0, L_0x7f0e77b8fa80;  1 drivers
v0x55c12dc09da0_0 .net *"_s44", 31 0, L_0x55c12dc24a90;  1 drivers
v0x55c12dc09e80_0 .net *"_s5", 1 0, L_0x55c12dc0caf0;  1 drivers
L_0x7f0e77b8fac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c12dc09f60_0 .net/2u *"_s50", 0 0, L_0x7f0e77b8fac8;  1 drivers
L_0x7f0e77b8fb10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c12dc0a040_0 .net/2u *"_s52", 0 0, L_0x7f0e77b8fb10;  1 drivers
v0x55c12dc0a120_0 .net *"_s56", 31 0, L_0x55c12dc24ef0;  1 drivers
L_0x7f0e77b8fb58 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c12dc0a200_0 .net *"_s59", 14 0, L_0x7f0e77b8fb58;  1 drivers
L_0x7f0e77b8f180 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x55c12dc0a2e0_0 .net/2u *"_s6", 1 0, L_0x7f0e77b8f180;  1 drivers
v0x55c12dc0a3c0_0 .net *"_s8", 0 0, L_0x55c12dc0cb90;  1 drivers
o0x7f0e77bdc428 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c12dc0a480_0 .net "btnC", 0 0, o0x7f0e77bdc428;  0 drivers
v0x55c12dc0a540_0 .net "clk", 0 0, L_0x55c12db0ba50;  1 drivers
o0x7f0e77bd8468 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c12dc0a5e0_0 .net "cpu_dbgreg_dout", 31 0, o0x7f0e77bd8468;  0 drivers
o0x7f0e77bd84c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x55c12dc0a6a0_0 .net "cpu_ram_a", 31 0, o0x7f0e77bd84c8;  0 drivers
v0x55c12dc0a760_0 .net "cpu_ram_din", 7 0, L_0x55c12dc25440;  1 drivers
o0x7f0e77bd8528 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55c12dc0a800_0 .net "cpu_ram_dout", 7 0, o0x7f0e77bd8528;  0 drivers
o0x7f0e77bd8558 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c12dc0a8d0_0 .net "cpu_ram_wr", 0 0, o0x7f0e77bd8558;  0 drivers
v0x55c12dc0a9a0_0 .net "cpu_rdy", 0 0, L_0x55c12dc24d60;  1 drivers
v0x55c12dc0aa70_0 .net "cpumc_a", 31 0, L_0x55c12dc25050;  1 drivers
v0x55c12dc0ab10_0 .net "cpumc_din", 7 0, L_0x55c12dc25310;  1 drivers
v0x55c12dc0ac00_0 .net "cpumc_wr", 0 0, L_0x55c12dc251d0;  1 drivers
v0x55c12dc0acc0_0 .net "hci_active", 0 0, L_0x55c12dc24ba0;  1 drivers
v0x55c12dc0af90_0 .net "hci_active_out", 0 0, L_0x55c12dc23f10;  1 drivers
v0x55c12dc0b030_0 .net "hci_io_din", 7 0, L_0x55c12dc248a0;  1 drivers
v0x55c12dc0b100_0 .net "hci_io_dout", 7 0, v0x55c12dc06760_0;  1 drivers
v0x55c12dc0b1d0_0 .net "hci_io_en", 0 0, L_0x55c12dc24560;  1 drivers
v0x55c12dc0b2a0_0 .net "hci_io_full", 0 0, L_0x55c12dc0cf80;  1 drivers
v0x55c12dc0b390_0 .net "hci_io_sel", 2 0, L_0x55c12dc24210;  1 drivers
v0x55c12dc0b430_0 .net "hci_io_wr", 0 0, L_0x55c12dc24790;  1 drivers
v0x55c12dc0b500_0 .net "hci_ram_a", 16 0, v0x55c12dc06110_0;  1 drivers
v0x55c12dc0b5d0_0 .net "hci_ram_din", 7 0, L_0x55c12dc24f90;  1 drivers
v0x55c12dc0b6a0_0 .net "hci_ram_dout", 7 0, L_0x55c12dc24020;  1 drivers
v0x55c12dc0b770_0 .net "hci_ram_wr", 0 0, v0x55c12dc06fb0_0;  1 drivers
v0x55c12dc0b840_0 .net "led", 0 0, L_0x55c12dc24cf0;  1 drivers
v0x55c12dc0b8e0_0 .net "program_finish", 0 0, v0x55c12dc06070_0;  1 drivers
v0x55c12dc0b9b0_0 .var "q_hci_io_en", 0 0;
v0x55c12dc0ba50_0 .net "ram_a", 16 0, L_0x55c12dc0ce10;  1 drivers
v0x55c12dc0bb40_0 .net "ram_dout", 7 0, L_0x55c12dc0c960;  1 drivers
v0x55c12dc0bbe0_0 .net "ram_en", 0 0, L_0x55c12dc0ccd0;  1 drivers
v0x55c12dc0bcb0_0 .var "rst", 0 0;
v0x55c12dc0bd50_0 .var "rst_delay", 0 0;
E_0x55c12db04b10 .event posedge, v0x55c12dc0a480_0, v0x55c12dbf4680_0;
L_0x55c12dc0caf0 .part L_0x55c12dc25050, 16, 2;
L_0x55c12dc0cb90 .cmp/eq 2, L_0x55c12dc0caf0, L_0x7f0e77b8f180;
L_0x55c12dc0ccd0 .functor MUXZ 1, L_0x7f0e77b8f210, L_0x7f0e77b8f1c8, L_0x55c12dc0cb90, C4<>;
L_0x55c12dc0ce10 .part L_0x55c12dc25050, 0, 17;
L_0x55c12dc24210 .part L_0x55c12dc25050, 0, 3;
L_0x55c12dc24300 .part L_0x55c12dc25050, 16, 2;
L_0x55c12dc24470 .cmp/eq 2, L_0x55c12dc24300, L_0x7f0e77b8f960;
L_0x55c12dc24560 .functor MUXZ 1, L_0x7f0e77b8f9f0, L_0x7f0e77b8f9a8, L_0x55c12dc24470, C4<>;
L_0x55c12dc24960 .concat [ 1 31 0 0], L_0x55c12dc23f10, L_0x7f0e77b8fa38;
L_0x55c12dc24ba0 .part L_0x55c12dc24a90, 0, 1;
L_0x55c12dc24d60 .functor MUXZ 1, L_0x7f0e77b8fb10, L_0x7f0e77b8fac8, L_0x55c12dc24ba0, C4<>;
L_0x55c12dc24ef0 .concat [ 17 15 0 0], v0x55c12dc06110_0, L_0x7f0e77b8fb58;
L_0x55c12dc25050 .functor MUXZ 32, o0x7f0e77bd84c8, L_0x55c12dc24ef0, L_0x55c12dc24ba0, C4<>;
L_0x55c12dc251d0 .functor MUXZ 1, o0x7f0e77bd8558, v0x55c12dc06fb0_0, L_0x55c12dc24ba0, C4<>;
L_0x55c12dc25310 .functor MUXZ 8, o0x7f0e77bd8528, L_0x55c12dc24020, L_0x55c12dc24ba0, C4<>;
L_0x55c12dc25440 .functor MUXZ 8, L_0x55c12dc0c960, v0x55c12dc06760_0, v0x55c12dc0b9b0_0, C4<>;
S_0x55c12dba1880 .scope module, "cpu0" "cpu" 3 100, 4 4 0, S_0x55c12dba0110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /INPUT 1 "rst_in"
    .port_info 2 /INPUT 1 "rdy_in"
    .port_info 3 /INPUT 8 "mem_din"
    .port_info 4 /OUTPUT 8 "mem_dout"
    .port_info 5 /OUTPUT 32 "mem_a"
    .port_info 6 /OUTPUT 1 "mem_wr"
    .port_info 7 /INPUT 1 "io_buffer_full"
    .port_info 8 /OUTPUT 32 "dbgreg_dout"
v0x55c12dbf4680_0 .net "clk_in", 0 0, L_0x55c12db0ba50;  alias, 1 drivers
v0x55c12dbf4760_0 .net "dbgreg_dout", 31 0, o0x7f0e77bd8468;  alias, 0 drivers
v0x55c12dbf4840_0 .net "io_buffer_full", 0 0, L_0x55c12dc0cf80;  alias, 1 drivers
v0x55c12dbf48e0_0 .net "mem_a", 31 0, o0x7f0e77bd84c8;  alias, 0 drivers
v0x55c12dbf49c0_0 .net "mem_din", 7 0, L_0x55c12dc25440;  alias, 1 drivers
v0x55c12dbf4af0_0 .net "mem_dout", 7 0, o0x7f0e77bd8528;  alias, 0 drivers
v0x55c12dbf4bd0_0 .net "mem_wr", 0 0, o0x7f0e77bd8558;  alias, 0 drivers
v0x55c12dbf4c90_0 .net "rdy_in", 0 0, L_0x55c12dc24d60;  alias, 1 drivers
v0x55c12dbf4d50_0 .net "rst_in", 0 0, L_0x55c12db46960;  1 drivers
E_0x55c12dacf890 .event posedge, v0x55c12dbf4680_0;
S_0x55c12db9bd10 .scope module, "hci0" "hci" 3 117, 5 30 0, S_0x55c12dba0110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 1 "tx"
    .port_info 3 /INPUT 1 "rx"
    .port_info 4 /OUTPUT 1 "active"
    .port_info 5 /OUTPUT 1 "ram_wr"
    .port_info 6 /OUTPUT 17 "ram_a"
    .port_info 7 /INPUT 8 "ram_din"
    .port_info 8 /OUTPUT 8 "ram_dout"
    .port_info 9 /INPUT 3 "io_sel"
    .port_info 10 /INPUT 1 "io_en"
    .port_info 11 /INPUT 8 "io_din"
    .port_info 12 /OUTPUT 8 "io_dout"
    .port_info 13 /INPUT 1 "io_wr"
    .port_info 14 /OUTPUT 1 "io_full"
    .port_info 15 /OUTPUT 1 "program_finish"
    .port_info 16 /INPUT 32 "cpu_dbgreg_din"
P_0x55c12dbf4f50 .param/l "BAUD_RATE" 0 5 34, +C4<00000000000000011100001000000000>;
P_0x55c12dbf4f90 .param/l "DBG_UART_PARITY_ERR" 1 5 72, +C4<00000000000000000000000000000000>;
P_0x55c12dbf4fd0 .param/l "DBG_UNKNOWN_OPCODE" 1 5 73, +C4<00000000000000000000000000000001>;
P_0x55c12dbf5010 .param/l "IO_IN_BUF_WIDTH" 1 5 111, +C4<00000000000000000000000000001010>;
P_0x55c12dbf5050 .param/l "OP_CPU_REG_RD" 1 5 60, C4<00000001>;
P_0x55c12dbf5090 .param/l "OP_CPU_REG_WR" 1 5 61, C4<00000010>;
P_0x55c12dbf50d0 .param/l "OP_DBG_BRK" 1 5 62, C4<00000011>;
P_0x55c12dbf5110 .param/l "OP_DBG_RUN" 1 5 63, C4<00000100>;
P_0x55c12dbf5150 .param/l "OP_DISABLE" 1 5 69, C4<00001011>;
P_0x55c12dbf5190 .param/l "OP_ECHO" 1 5 59, C4<00000000>;
P_0x55c12dbf51d0 .param/l "OP_IO_IN" 1 5 64, C4<00000101>;
P_0x55c12dbf5210 .param/l "OP_MEM_RD" 1 5 67, C4<00001001>;
P_0x55c12dbf5250 .param/l "OP_MEM_WR" 1 5 68, C4<00001010>;
P_0x55c12dbf5290 .param/l "OP_QUERY_DBG_BRK" 1 5 65, C4<00000111>;
P_0x55c12dbf52d0 .param/l "OP_QUERY_ERR_CODE" 1 5 66, C4<00001000>;
P_0x55c12dbf5310 .param/l "RAM_ADDR_WIDTH" 0 5 33, +C4<00000000000000000000000000010001>;
P_0x55c12dbf5350 .param/l "SYS_CLK_FREQ" 0 5 32, +C4<00000101111101011110000100000000>;
P_0x55c12dbf5390 .param/l "S_CPU_REG_RD_STG0" 1 5 82, C4<00110>;
P_0x55c12dbf53d0 .param/l "S_CPU_REG_RD_STG1" 1 5 83, C4<00111>;
P_0x55c12dbf5410 .param/l "S_DECODE" 1 5 77, C4<00001>;
P_0x55c12dbf5450 .param/l "S_DISABLE" 1 5 89, C4<10000>;
P_0x55c12dbf5490 .param/l "S_DISABLED" 1 5 76, C4<00000>;
P_0x55c12dbf54d0 .param/l "S_ECHO_STG_0" 1 5 78, C4<00010>;
P_0x55c12dbf5510 .param/l "S_ECHO_STG_1" 1 5 79, C4<00011>;
P_0x55c12dbf5550 .param/l "S_IO_IN_STG_0" 1 5 80, C4<00100>;
P_0x55c12dbf5590 .param/l "S_IO_IN_STG_1" 1 5 81, C4<00101>;
P_0x55c12dbf55d0 .param/l "S_MEM_RD_STG_0" 1 5 85, C4<01001>;
P_0x55c12dbf5610 .param/l "S_MEM_RD_STG_1" 1 5 86, C4<01010>;
P_0x55c12dbf5650 .param/l "S_MEM_WR_STG_0" 1 5 87, C4<01011>;
P_0x55c12dbf5690 .param/l "S_MEM_WR_STG_1" 1 5 88, C4<01100>;
P_0x55c12dbf56d0 .param/l "S_QUERY_ERR_CODE" 1 5 84, C4<01000>;
L_0x55c12dc0cf80 .functor BUFZ 1, L_0x55c12dc23b90, C4<0>, C4<0>, C4<0>;
L_0x55c12dc24020 .functor BUFZ 8, L_0x55c12dc21e80, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x7f0e77b8f3c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55c12dc04500_0 .net/2u *"_s14", 31 0, L_0x7f0e77b8f3c0;  1 drivers
v0x55c12dc04600_0 .net *"_s16", 31 0, L_0x55c12dc1f100;  1 drivers
L_0x7f0e77b8f918 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x55c12dc046e0_0 .net/2u *"_s20", 4 0, L_0x7f0e77b8f918;  1 drivers
v0x55c12dc047d0_0 .net "active", 0 0, L_0x55c12dc23f10;  alias, 1 drivers
v0x55c12dc04890_0 .net "clk", 0 0, L_0x55c12db0ba50;  alias, 1 drivers
v0x55c12dc04a90_0 .net "cpu_dbgreg_din", 31 0, o0x7f0e77bd8468;  alias, 0 drivers
v0x55c12dc04b50 .array "cpu_dbgreg_seg", 0 3;
v0x55c12dc04b50_0 .net v0x55c12dc04b50 0, 7 0, L_0x55c12dc1f030; 1 drivers
v0x55c12dc04b50_1 .net v0x55c12dc04b50 1, 7 0, L_0x55c12dc1ef90; 1 drivers
v0x55c12dc04b50_2 .net v0x55c12dc04b50 2, 7 0, L_0x55c12dc1ee60; 1 drivers
v0x55c12dc04b50_3 .net v0x55c12dc04b50 3, 7 0, L_0x55c12dc1edc0; 1 drivers
v0x55c12dc04ca0_0 .var "d_addr", 16 0;
v0x55c12dc04d80_0 .net "d_cpu_cycle_cnt", 31 0, L_0x55c12dc1f210;  1 drivers
v0x55c12dc04e60_0 .var "d_decode_cnt", 2 0;
v0x55c12dc04f40_0 .var "d_err_code", 1 0;
v0x55c12dc05020_0 .var "d_execute_cnt", 16 0;
v0x55c12dc05100_0 .var "d_io_dout", 7 0;
v0x55c12dc051e0_0 .var "d_io_in_wr_data", 7 0;
v0x55c12dc052c0_0 .var "d_io_in_wr_en", 0 0;
v0x55c12dc05380_0 .var "d_program_finish", 0 0;
v0x55c12dc05440_0 .var "d_state", 4 0;
v0x55c12dc05630_0 .var "d_tx_data", 7 0;
v0x55c12dc05710_0 .var "d_wr_en", 0 0;
v0x55c12dc057d0_0 .net "io_din", 7 0, L_0x55c12dc248a0;  alias, 1 drivers
v0x55c12dc058b0_0 .net "io_dout", 7 0, v0x55c12dc06760_0;  alias, 1 drivers
v0x55c12dc05990_0 .net "io_en", 0 0, L_0x55c12dc24560;  alias, 1 drivers
v0x55c12dc05a50_0 .net "io_full", 0 0, L_0x55c12dc0cf80;  alias, 1 drivers
v0x55c12dc05b20_0 .net "io_in_empty", 0 0, L_0x55c12dc1ed50;  1 drivers
v0x55c12dc05bf0_0 .net "io_in_full", 0 0, L_0x55c12dc1ec30;  1 drivers
v0x55c12dc05cc0_0 .net "io_in_rd_data", 7 0, L_0x55c12dc1eb20;  1 drivers
v0x55c12dc05d90_0 .var "io_in_rd_en", 0 0;
v0x55c12dc05e60_0 .net "io_sel", 2 0, L_0x55c12dc24210;  alias, 1 drivers
v0x55c12dc05f00_0 .net "io_wr", 0 0, L_0x55c12dc24790;  alias, 1 drivers
v0x55c12dc05fa0_0 .net "parity_err", 0 0, L_0x55c12dc1f1a0;  1 drivers
v0x55c12dc06070_0 .var "program_finish", 0 0;
v0x55c12dc06110_0 .var "q_addr", 16 0;
v0x55c12dc061d0_0 .var "q_cpu_cycle_cnt", 31 0;
v0x55c12dc064c0_0 .var "q_decode_cnt", 2 0;
v0x55c12dc065a0_0 .var "q_err_code", 1 0;
v0x55c12dc06680_0 .var "q_execute_cnt", 16 0;
v0x55c12dc06760_0 .var "q_io_dout", 7 0;
v0x55c12dc06840_0 .var "q_io_en", 0 0;
v0x55c12dc06900_0 .var "q_io_in_wr_data", 7 0;
v0x55c12dc069f0_0 .var "q_io_in_wr_en", 0 0;
v0x55c12dc06ac0_0 .var "q_state", 4 0;
v0x55c12dc06b60_0 .var "q_tx_data", 7 0;
v0x55c12dc06c20_0 .var "q_wr_en", 0 0;
v0x55c12dc06d10_0 .net "ram_a", 16 0, v0x55c12dc06110_0;  alias, 1 drivers
v0x55c12dc06df0_0 .net "ram_din", 7 0, L_0x55c12dc24f90;  alias, 1 drivers
v0x55c12dc06ed0_0 .net "ram_dout", 7 0, L_0x55c12dc24020;  alias, 1 drivers
v0x55c12dc06fb0_0 .var "ram_wr", 0 0;
v0x55c12dc07070_0 .net "rd_data", 7 0, L_0x55c12dc21e80;  1 drivers
v0x55c12dc07180_0 .var "rd_en", 0 0;
v0x55c12dc07270_0 .net "rst", 0 0, v0x55c12dc0bcb0_0;  1 drivers
v0x55c12dc07310_0 .net "rx", 0 0, o0x7f0e77bd96f8;  alias, 0 drivers
v0x55c12dc07400_0 .net "rx_empty", 0 0, L_0x55c12dc21fb0;  1 drivers
v0x55c12dc074f0_0 .net "tx", 0 0, L_0x55c12dc20080;  alias, 1 drivers
v0x55c12dc075e0_0 .net "tx_full", 0 0, L_0x55c12dc23b90;  1 drivers
E_0x55c12dbe1550/0 .event edge, v0x55c12dc06ac0_0, v0x55c12dc064c0_0, v0x55c12dc06680_0, v0x55c12dc06110_0;
E_0x55c12dbe1550/1 .event edge, v0x55c12dc065a0_0, v0x55c12dc037c0_0, v0x55c12dc06840_0, v0x55c12dc05990_0;
E_0x55c12dbe1550/2 .event edge, v0x55c12dc05f00_0, v0x55c12dc05e60_0, v0x55c12dc02890_0, v0x55c12dc057d0_0;
E_0x55c12dbe1550/3 .event edge, v0x55c12dbf8220_0, v0x55c12dbfe150_0, v0x55c12dbf82e0_0, v0x55c12dbfe8e0_0;
E_0x55c12dbe1550/4 .event edge, v0x55c12dc05020_0, v0x55c12dc04b50_0, v0x55c12dc04b50_1, v0x55c12dc04b50_2;
E_0x55c12dbe1550/5 .event edge, v0x55c12dc04b50_3, v0x55c12dc06df0_0;
E_0x55c12dbe1550 .event/or E_0x55c12dbe1550/0, E_0x55c12dbe1550/1, E_0x55c12dbe1550/2, E_0x55c12dbe1550/3, E_0x55c12dbe1550/4, E_0x55c12dbe1550/5;
E_0x55c12dbe1660/0 .event edge, v0x55c12dc05990_0, v0x55c12dc05f00_0, v0x55c12dc05e60_0, v0x55c12dbf89b0_0;
E_0x55c12dbe1660/1 .event edge, v0x55c12dc061d0_0;
E_0x55c12dbe1660 .event/or E_0x55c12dbe1660/0, E_0x55c12dbe1660/1;
L_0x55c12dc1edc0 .part o0x7f0e77bd8468, 24, 8;
L_0x55c12dc1ee60 .part o0x7f0e77bd8468, 16, 8;
L_0x55c12dc1ef90 .part o0x7f0e77bd8468, 8, 8;
L_0x55c12dc1f030 .part o0x7f0e77bd8468, 0, 8;
L_0x55c12dc1f100 .arith/sum 32, v0x55c12dc061d0_0, L_0x7f0e77b8f3c0;
L_0x55c12dc1f210 .functor MUXZ 32, L_0x55c12dc1f100, v0x55c12dc061d0_0, L_0x55c12dc23f10, C4<>;
L_0x55c12dc23f10 .cmp/ne 5, v0x55c12dc06ac0_0, L_0x7f0e77b8f918;
S_0x55c12dbba6b0 .scope module, "io_in_fifo" "fifo" 5 123, 6 27 0, S_0x55c12db9bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x55c12db62390 .param/l "ADDR_BITS" 0 6 30, +C4<00000000000000000000000000001010>;
P_0x55c12db623d0 .param/l "DATA_BITS" 0 6 29, +C4<00000000000000000000000000001000>;
L_0x55c12dc0d090 .functor AND 1, v0x55c12dc05d90_0, L_0x55c12dc0cff0, C4<1>, C4<1>;
L_0x55c12dc0d240 .functor AND 1, v0x55c12dc069f0_0, L_0x55c12dc0d1a0, C4<1>, C4<1>;
L_0x55c12dc1d400 .functor AND 1, v0x55c12dbf8460_0, L_0x55c12dc1dc60, C4<1>, C4<1>;
L_0x55c12dc1de90 .functor AND 1, L_0x55c12dc1df90, L_0x55c12dc0d090, C4<1>, C4<1>;
L_0x55c12dc1e170 .functor OR 1, L_0x55c12dc1d400, L_0x55c12dc1de90, C4<0>, C4<0>;
L_0x55c12dc1e3b0 .functor AND 1, v0x55c12dbf8730_0, L_0x55c12dc1e280, C4<1>, C4<1>;
L_0x55c12dc1e080 .functor AND 1, L_0x55c12dc1e6d0, L_0x55c12dc0d240, C4<1>, C4<1>;
L_0x55c12dc1e550 .functor OR 1, L_0x55c12dc1e3b0, L_0x55c12dc1e080, C4<0>, C4<0>;
L_0x55c12dc1eb20 .functor BUFZ 8, L_0x55c12dc1e8b0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55c12dc1ec30 .functor BUFZ 1, v0x55c12dbf8730_0, C4<0>, C4<0>, C4<0>;
L_0x55c12dc1ed50 .functor BUFZ 1, v0x55c12dbf8460_0, C4<0>, C4<0>, C4<0>;
v0x55c12dbf6910_0 .net *"_s1", 0 0, L_0x55c12dc0cff0;  1 drivers
v0x55c12dbf69f0_0 .net *"_s10", 9 0, L_0x55c12dc1d360;  1 drivers
v0x55c12dbf6ad0_0 .net *"_s14", 7 0, L_0x55c12dc1d630;  1 drivers
v0x55c12dbf6bc0_0 .net *"_s16", 11 0, L_0x55c12dc1d6d0;  1 drivers
L_0x7f0e77b8f2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c12dbf6ca0_0 .net *"_s19", 1 0, L_0x7f0e77b8f2a0;  1 drivers
L_0x7f0e77b8f2e8 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55c12dbf6dd0_0 .net/2u *"_s22", 9 0, L_0x7f0e77b8f2e8;  1 drivers
v0x55c12dbf6eb0_0 .net *"_s24", 9 0, L_0x55c12dc1d990;  1 drivers
v0x55c12dbf6f90_0 .net *"_s31", 0 0, L_0x55c12dc1dc60;  1 drivers
v0x55c12dbf7050_0 .net *"_s32", 0 0, L_0x55c12dc1d400;  1 drivers
v0x55c12dbf7110_0 .net *"_s34", 9 0, L_0x55c12dc1ddf0;  1 drivers
v0x55c12dbf71f0_0 .net *"_s36", 0 0, L_0x55c12dc1df90;  1 drivers
v0x55c12dbf72b0_0 .net *"_s38", 0 0, L_0x55c12dc1de90;  1 drivers
v0x55c12dbf7370_0 .net *"_s43", 0 0, L_0x55c12dc1e280;  1 drivers
v0x55c12dbf7430_0 .net *"_s44", 0 0, L_0x55c12dc1e3b0;  1 drivers
v0x55c12dbf74f0_0 .net *"_s46", 9 0, L_0x55c12dc1e4b0;  1 drivers
v0x55c12dbf75d0_0 .net *"_s48", 0 0, L_0x55c12dc1e6d0;  1 drivers
v0x55c12dbf7690_0 .net *"_s5", 0 0, L_0x55c12dc0d1a0;  1 drivers
v0x55c12dbf7860_0 .net *"_s50", 0 0, L_0x55c12dc1e080;  1 drivers
v0x55c12dbf7920_0 .net *"_s54", 7 0, L_0x55c12dc1e8b0;  1 drivers
v0x55c12dbf7a00_0 .net *"_s56", 11 0, L_0x55c12dc1e9e0;  1 drivers
L_0x7f0e77b8f378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c12dbf7ae0_0 .net *"_s59", 1 0, L_0x7f0e77b8f378;  1 drivers
L_0x7f0e77b8f258 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55c12dbf7bc0_0 .net/2u *"_s8", 9 0, L_0x7f0e77b8f258;  1 drivers
L_0x7f0e77b8f330 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55c12dbf7ca0_0 .net "addr_bits_wide_1", 9 0, L_0x7f0e77b8f330;  1 drivers
v0x55c12dbf7d80_0 .net "clk", 0 0, L_0x55c12db0ba50;  alias, 1 drivers
v0x55c12dbf7e20_0 .net "d_data", 7 0, L_0x55c12dc1d850;  1 drivers
v0x55c12dbf7ee0_0 .net "d_empty", 0 0, L_0x55c12dc1e170;  1 drivers
v0x55c12dbf7fa0_0 .net "d_full", 0 0, L_0x55c12dc1e550;  1 drivers
v0x55c12dbf8060_0 .net "d_rd_ptr", 9 0, L_0x55c12dc1dad0;  1 drivers
v0x55c12dbf8140_0 .net "d_wr_ptr", 9 0, L_0x55c12dc1d470;  1 drivers
v0x55c12dbf8220_0 .net "empty", 0 0, L_0x55c12dc1ed50;  alias, 1 drivers
v0x55c12dbf82e0_0 .net "full", 0 0, L_0x55c12dc1ec30;  alias, 1 drivers
v0x55c12dbf83a0 .array "q_data_array", 0 1023, 7 0;
v0x55c12dbf8460_0 .var "q_empty", 0 0;
v0x55c12dbf8730_0 .var "q_full", 0 0;
v0x55c12dbf87f0_0 .var "q_rd_ptr", 9 0;
v0x55c12dbf88d0_0 .var "q_wr_ptr", 9 0;
v0x55c12dbf89b0_0 .net "rd_data", 7 0, L_0x55c12dc1eb20;  alias, 1 drivers
v0x55c12dbf8a90_0 .net "rd_en", 0 0, v0x55c12dc05d90_0;  1 drivers
v0x55c12dbf8b50_0 .net "rd_en_prot", 0 0, L_0x55c12dc0d090;  1 drivers
v0x55c12dbf8c10_0 .net "reset", 0 0, v0x55c12dc0bcb0_0;  alias, 1 drivers
v0x55c12dbf8cd0_0 .net "wr_data", 7 0, v0x55c12dc06900_0;  1 drivers
v0x55c12dbf8db0_0 .net "wr_en", 0 0, v0x55c12dc069f0_0;  1 drivers
v0x55c12dbf8e70_0 .net "wr_en_prot", 0 0, L_0x55c12dc0d240;  1 drivers
L_0x55c12dc0cff0 .reduce/nor v0x55c12dbf8460_0;
L_0x55c12dc0d1a0 .reduce/nor v0x55c12dbf8730_0;
L_0x55c12dc1d360 .arith/sum 10, v0x55c12dbf88d0_0, L_0x7f0e77b8f258;
L_0x55c12dc1d470 .functor MUXZ 10, v0x55c12dbf88d0_0, L_0x55c12dc1d360, L_0x55c12dc0d240, C4<>;
L_0x55c12dc1d630 .array/port v0x55c12dbf83a0, L_0x55c12dc1d6d0;
L_0x55c12dc1d6d0 .concat [ 10 2 0 0], v0x55c12dbf88d0_0, L_0x7f0e77b8f2a0;
L_0x55c12dc1d850 .functor MUXZ 8, L_0x55c12dc1d630, v0x55c12dc06900_0, L_0x55c12dc0d240, C4<>;
L_0x55c12dc1d990 .arith/sum 10, v0x55c12dbf87f0_0, L_0x7f0e77b8f2e8;
L_0x55c12dc1dad0 .functor MUXZ 10, v0x55c12dbf87f0_0, L_0x55c12dc1d990, L_0x55c12dc0d090, C4<>;
L_0x55c12dc1dc60 .reduce/nor L_0x55c12dc0d240;
L_0x55c12dc1ddf0 .arith/sub 10, v0x55c12dbf88d0_0, v0x55c12dbf87f0_0;
L_0x55c12dc1df90 .cmp/eq 10, L_0x55c12dc1ddf0, L_0x7f0e77b8f330;
L_0x55c12dc1e280 .reduce/nor L_0x55c12dc0d090;
L_0x55c12dc1e4b0 .arith/sub 10, v0x55c12dbf87f0_0, v0x55c12dbf88d0_0;
L_0x55c12dc1e6d0 .cmp/eq 10, L_0x55c12dc1e4b0, L_0x7f0e77b8f330;
L_0x55c12dc1e8b0 .array/port v0x55c12dbf83a0, L_0x55c12dc1e9e0;
L_0x55c12dc1e9e0 .concat [ 10 2 0 0], v0x55c12dbf87f0_0, L_0x7f0e77b8f378;
S_0x55c12dbbbe20 .scope module, "uart_blk" "uart" 5 190, 7 28 0, S_0x55c12db9bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rx"
    .port_info 3 /INPUT 8 "tx_data"
    .port_info 4 /INPUT 1 "rd_en"
    .port_info 5 /INPUT 1 "wr_en"
    .port_info 6 /OUTPUT 1 "tx"
    .port_info 7 /OUTPUT 8 "rx_data"
    .port_info 8 /OUTPUT 1 "rx_empty"
    .port_info 9 /OUTPUT 1 "tx_full"
    .port_info 10 /OUTPUT 1 "parity_err"
P_0x55c12dbf9050 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 1 7 50, +C4<00000000000000000000000000010000>;
P_0x55c12dbf9090 .param/l "BAUD_RATE" 0 7 31, +C4<00000000000000011100001000000000>;
P_0x55c12dbf90d0 .param/l "DATA_BITS" 0 7 32, +C4<00000000000000000000000000001000>;
P_0x55c12dbf9110 .param/l "PARITY_MODE" 0 7 34, +C4<00000000000000000000000000000001>;
P_0x55c12dbf9150 .param/l "STOP_BITS" 0 7 33, +C4<00000000000000000000000000000001>;
P_0x55c12dbf9190 .param/l "SYS_CLK_FREQ" 0 7 30, +C4<00000101111101011110000100000000>;
L_0x55c12dc1f1a0 .functor BUFZ 1, v0x55c12dc03860_0, C4<0>, C4<0>, C4<0>;
L_0x55c12dc1f430 .functor OR 1, v0x55c12dc03860_0, v0x55c12dbfbcf0_0, C4<0>, C4<0>;
L_0x55c12dc201f0 .functor NOT 1, L_0x55c12dc23c90, C4<0>, C4<0>, C4<0>;
v0x55c12dc03570_0 .net "baud_clk_tick", 0 0, L_0x55c12dc1fe60;  1 drivers
v0x55c12dc03630_0 .net "clk", 0 0, L_0x55c12db0ba50;  alias, 1 drivers
v0x55c12dc036f0_0 .net "d_rx_parity_err", 0 0, L_0x55c12dc1f430;  1 drivers
v0x55c12dc037c0_0 .net "parity_err", 0 0, L_0x55c12dc1f1a0;  alias, 1 drivers
v0x55c12dc03860_0 .var "q_rx_parity_err", 0 0;
v0x55c12dc03920_0 .net "rd_en", 0 0, v0x55c12dc07180_0;  1 drivers
v0x55c12dc039c0_0 .net "reset", 0 0, v0x55c12dc0bcb0_0;  alias, 1 drivers
v0x55c12dc03a60_0 .net "rx", 0 0, o0x7f0e77bd96f8;  alias, 0 drivers
v0x55c12dc03b30_0 .net "rx_data", 7 0, L_0x55c12dc21e80;  alias, 1 drivers
v0x55c12dc03c00_0 .net "rx_done_tick", 0 0, v0x55c12dbfbb50_0;  1 drivers
v0x55c12dc03ca0_0 .net "rx_empty", 0 0, L_0x55c12dc21fb0;  alias, 1 drivers
v0x55c12dc03d40_0 .net "rx_fifo_wr_data", 7 0, v0x55c12dbfb990_0;  1 drivers
v0x55c12dc03e30_0 .net "rx_parity_err", 0 0, v0x55c12dbfbcf0_0;  1 drivers
v0x55c12dc03ed0_0 .net "tx", 0 0, L_0x55c12dc20080;  alias, 1 drivers
v0x55c12dc03fa0_0 .net "tx_data", 7 0, v0x55c12dc06b60_0;  1 drivers
v0x55c12dc04070_0 .net "tx_done_tick", 0 0, v0x55c12dc004a0_0;  1 drivers
v0x55c12dc04160_0 .net "tx_fifo_empty", 0 0, L_0x55c12dc23c90;  1 drivers
v0x55c12dc04200_0 .net "tx_fifo_rd_data", 7 0, L_0x55c12dc23ad0;  1 drivers
v0x55c12dc042f0_0 .net "tx_full", 0 0, L_0x55c12dc23b90;  alias, 1 drivers
v0x55c12dc04390_0 .net "wr_en", 0 0, v0x55c12dc06c20_0;  1 drivers
S_0x55c12dbc35d0 .scope module, "uart_baud_clk_blk" "uart_baud_clk" 7 80, 8 29 0, S_0x55c12dbbbe20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 1 "baud_clk_tick"
P_0x55c12dbf9530 .param/l "BAUD" 0 8 32, +C4<00000000000000011100001000000000>;
P_0x55c12dbf9570 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 8 33, +C4<00000000000000000000000000010000>;
P_0x55c12dbf95b0 .param/l "CLKS_PER_OVERSAMPLE_TICK" 1 8 41, C4<0000000000110110>;
P_0x55c12dbf95f0 .param/l "SYS_CLK_FREQ" 0 8 31, +C4<00000101111101011110000100000000>;
v0x55c12dbf9920_0 .net *"_s0", 31 0, L_0x55c12dc1f540;  1 drivers
L_0x7f0e77b8f4e0 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55c12dbf9a20_0 .net/2u *"_s10", 15 0, L_0x7f0e77b8f4e0;  1 drivers
v0x55c12dbf9b00_0 .net *"_s12", 15 0, L_0x55c12dc1f880;  1 drivers
v0x55c12dbf9bf0_0 .net *"_s16", 31 0, L_0x55c12dc1fbf0;  1 drivers
L_0x7f0e77b8f528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c12dbf9cd0_0 .net *"_s19", 15 0, L_0x7f0e77b8f528;  1 drivers
L_0x7f0e77b8f570 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0x55c12dbf9e00_0 .net/2u *"_s20", 31 0, L_0x7f0e77b8f570;  1 drivers
v0x55c12dbf9ee0_0 .net *"_s22", 0 0, L_0x55c12dc1fce0;  1 drivers
L_0x7f0e77b8f5b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c12dbf9fa0_0 .net/2u *"_s24", 0 0, L_0x7f0e77b8f5b8;  1 drivers
L_0x7f0e77b8f600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c12dbfa080_0 .net/2u *"_s26", 0 0, L_0x7f0e77b8f600;  1 drivers
L_0x7f0e77b8f408 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c12dbfa160_0 .net *"_s3", 15 0, L_0x7f0e77b8f408;  1 drivers
L_0x7f0e77b8f450 .functor BUFT 1, C4<00000000000000000000000000110101>, C4<0>, C4<0>, C4<0>;
v0x55c12dbfa240_0 .net/2u *"_s4", 31 0, L_0x7f0e77b8f450;  1 drivers
v0x55c12dbfa320_0 .net *"_s6", 0 0, L_0x55c12dc1f630;  1 drivers
L_0x7f0e77b8f498 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55c12dbfa3e0_0 .net/2u *"_s8", 15 0, L_0x7f0e77b8f498;  1 drivers
v0x55c12dbfa4c0_0 .net "baud_clk_tick", 0 0, L_0x55c12dc1fe60;  alias, 1 drivers
v0x55c12dbfa580_0 .net "clk", 0 0, L_0x55c12db0ba50;  alias, 1 drivers
v0x55c12dbfa620_0 .net "d_cnt", 15 0, L_0x55c12dc1fa30;  1 drivers
v0x55c12dbfa700_0 .var "q_cnt", 15 0;
v0x55c12dbfa8f0_0 .net "reset", 0 0, v0x55c12dc0bcb0_0;  alias, 1 drivers
E_0x55c12dbf98a0 .event posedge, v0x55c12dbf8c10_0, v0x55c12dbf4680_0;
L_0x55c12dc1f540 .concat [ 16 16 0 0], v0x55c12dbfa700_0, L_0x7f0e77b8f408;
L_0x55c12dc1f630 .cmp/eq 32, L_0x55c12dc1f540, L_0x7f0e77b8f450;
L_0x55c12dc1f880 .arith/sum 16, v0x55c12dbfa700_0, L_0x7f0e77b8f4e0;
L_0x55c12dc1fa30 .functor MUXZ 16, L_0x55c12dc1f880, L_0x7f0e77b8f498, L_0x55c12dc1f630, C4<>;
L_0x55c12dc1fbf0 .concat [ 16 16 0 0], v0x55c12dbfa700_0, L_0x7f0e77b8f528;
L_0x55c12dc1fce0 .cmp/eq 32, L_0x55c12dc1fbf0, L_0x7f0e77b8f570;
L_0x55c12dc1fe60 .functor MUXZ 1, L_0x7f0e77b8f600, L_0x7f0e77b8f5b8, L_0x55c12dc1fce0, C4<>;
S_0x55c12dbc4d40 .scope module, "uart_rx_blk" "uart_rx" 7 91, 9 28 0, S_0x55c12dbbbe20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "baud_clk_tick"
    .port_info 3 /INPUT 1 "rx"
    .port_info 4 /OUTPUT 8 "rx_data"
    .port_info 5 /OUTPUT 1 "rx_done_tick"
    .port_info 6 /OUTPUT 1 "parity_err"
P_0x55c12dbfaa40 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 9 33, +C4<00000000000000000000000000010000>;
P_0x55c12dbfaa80 .param/l "DATA_BITS" 0 9 30, +C4<00000000000000000000000000001000>;
P_0x55c12dbfaac0 .param/l "PARITY_MODE" 0 9 32, +C4<00000000000000000000000000000001>;
P_0x55c12dbfab00 .param/l "STOP_BITS" 0 9 31, +C4<00000000000000000000000000000001>;
P_0x55c12dbfab40 .param/l "STOP_OVERSAMPLE_TICKS" 1 9 45, C4<010000>;
P_0x55c12dbfab80 .param/l "S_DATA" 1 9 50, C4<00100>;
P_0x55c12dbfabc0 .param/l "S_IDLE" 1 9 48, C4<00001>;
P_0x55c12dbfac00 .param/l "S_PARITY" 1 9 51, C4<01000>;
P_0x55c12dbfac40 .param/l "S_START" 1 9 49, C4<00010>;
P_0x55c12dbfac80 .param/l "S_STOP" 1 9 52, C4<10000>;
v0x55c12dbfb200_0 .net "baud_clk_tick", 0 0, L_0x55c12dc1fe60;  alias, 1 drivers
v0x55c12dbfb2f0_0 .net "clk", 0 0, L_0x55c12db0ba50;  alias, 1 drivers
v0x55c12dbfb390_0 .var "d_data", 7 0;
v0x55c12dbfb460_0 .var "d_data_bit_idx", 2 0;
v0x55c12dbfb540_0 .var "d_done_tick", 0 0;
v0x55c12dbfb650_0 .var "d_oversample_tick_cnt", 3 0;
v0x55c12dbfb730_0 .var "d_parity_err", 0 0;
v0x55c12dbfb7f0_0 .var "d_state", 4 0;
v0x55c12dbfb8d0_0 .net "parity_err", 0 0, v0x55c12dbfbcf0_0;  alias, 1 drivers
v0x55c12dbfb990_0 .var "q_data", 7 0;
v0x55c12dbfba70_0 .var "q_data_bit_idx", 2 0;
v0x55c12dbfbb50_0 .var "q_done_tick", 0 0;
v0x55c12dbfbc10_0 .var "q_oversample_tick_cnt", 3 0;
v0x55c12dbfbcf0_0 .var "q_parity_err", 0 0;
v0x55c12dbfbdb0_0 .var "q_rx", 0 0;
v0x55c12dbfbe70_0 .var "q_state", 4 0;
v0x55c12dbfbf50_0 .net "reset", 0 0, v0x55c12dc0bcb0_0;  alias, 1 drivers
v0x55c12dbfc100_0 .net "rx", 0 0, o0x7f0e77bd96f8;  alias, 0 drivers
v0x55c12dbfc1c0_0 .net "rx_data", 7 0, v0x55c12dbfb990_0;  alias, 1 drivers
v0x55c12dbfc2a0_0 .net "rx_done_tick", 0 0, v0x55c12dbfbb50_0;  alias, 1 drivers
E_0x55c12dbfb180/0 .event edge, v0x55c12dbfbe70_0, v0x55c12dbfb990_0, v0x55c12dbfba70_0, v0x55c12dbfa4c0_0;
E_0x55c12dbfb180/1 .event edge, v0x55c12dbfbc10_0, v0x55c12dbfbdb0_0;
E_0x55c12dbfb180 .event/or E_0x55c12dbfb180/0, E_0x55c12dbfb180/1;
S_0x55c12dbfc480 .scope module, "uart_rx_fifo" "fifo" 7 119, 6 27 0, S_0x55c12dbbbe20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x55c12db626b0 .param/l "ADDR_BITS" 0 6 30, +C4<00000000000000000000000000000011>;
P_0x55c12db626f0 .param/l "DATA_BITS" 0 6 29, +C4<00000000000000000000000000001000>;
L_0x55c12dc20330 .functor AND 1, v0x55c12dc07180_0, L_0x55c12dc20260, C4<1>, C4<1>;
L_0x55c12dc204f0 .functor AND 1, v0x55c12dbfbb50_0, L_0x55c12dc20420, C4<1>, C4<1>;
L_0x55c12dc206c0 .functor AND 1, v0x55c12dbfe390_0, L_0x55c12dc20fc0, C4<1>, C4<1>;
L_0x55c12dc211f0 .functor AND 1, L_0x55c12dc212f0, L_0x55c12dc20330, C4<1>, C4<1>;
L_0x55c12dc214d0 .functor OR 1, L_0x55c12dc206c0, L_0x55c12dc211f0, C4<0>, C4<0>;
L_0x55c12dc21710 .functor AND 1, v0x55c12dbfe660_0, L_0x55c12dc215e0, C4<1>, C4<1>;
L_0x55c12dc213e0 .functor AND 1, L_0x55c12dc21a30, L_0x55c12dc204f0, C4<1>, C4<1>;
L_0x55c12dc218b0 .functor OR 1, L_0x55c12dc21710, L_0x55c12dc213e0, C4<0>, C4<0>;
L_0x55c12dc21e80 .functor BUFZ 8, L_0x55c12dc21c10, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55c12dc21f40 .functor BUFZ 1, v0x55c12dbfe660_0, C4<0>, C4<0>, C4<0>;
L_0x55c12dc21fb0 .functor BUFZ 1, v0x55c12dbfe390_0, C4<0>, C4<0>, C4<0>;
v0x55c12dbfc840_0 .net *"_s1", 0 0, L_0x55c12dc20260;  1 drivers
v0x55c12dbfc900_0 .net *"_s10", 2 0, L_0x55c12dc20620;  1 drivers
v0x55c12dbfc9e0_0 .net *"_s14", 7 0, L_0x55c12dc209a0;  1 drivers
v0x55c12dbfcad0_0 .net *"_s16", 4 0, L_0x55c12dc20a40;  1 drivers
L_0x7f0e77b8f690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c12dbfcbb0_0 .net *"_s19", 1 0, L_0x7f0e77b8f690;  1 drivers
L_0x7f0e77b8f6d8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55c12dbfcce0_0 .net/2u *"_s22", 2 0, L_0x7f0e77b8f6d8;  1 drivers
v0x55c12dbfcdc0_0 .net *"_s24", 2 0, L_0x55c12dc20d40;  1 drivers
v0x55c12dbfcea0_0 .net *"_s31", 0 0, L_0x55c12dc20fc0;  1 drivers
v0x55c12dbfcf60_0 .net *"_s32", 0 0, L_0x55c12dc206c0;  1 drivers
v0x55c12dbfd020_0 .net *"_s34", 2 0, L_0x55c12dc21150;  1 drivers
v0x55c12dbfd100_0 .net *"_s36", 0 0, L_0x55c12dc212f0;  1 drivers
v0x55c12dbfd1c0_0 .net *"_s38", 0 0, L_0x55c12dc211f0;  1 drivers
v0x55c12dbfd280_0 .net *"_s43", 0 0, L_0x55c12dc215e0;  1 drivers
v0x55c12dbfd340_0 .net *"_s44", 0 0, L_0x55c12dc21710;  1 drivers
v0x55c12dbfd400_0 .net *"_s46", 2 0, L_0x55c12dc21810;  1 drivers
v0x55c12dbfd4e0_0 .net *"_s48", 0 0, L_0x55c12dc21a30;  1 drivers
v0x55c12dbfd5a0_0 .net *"_s5", 0 0, L_0x55c12dc20420;  1 drivers
v0x55c12dbfd770_0 .net *"_s50", 0 0, L_0x55c12dc213e0;  1 drivers
v0x55c12dbfd830_0 .net *"_s54", 7 0, L_0x55c12dc21c10;  1 drivers
v0x55c12dbfd910_0 .net *"_s56", 4 0, L_0x55c12dc21d40;  1 drivers
L_0x7f0e77b8f768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c12dbfd9f0_0 .net *"_s59", 1 0, L_0x7f0e77b8f768;  1 drivers
L_0x7f0e77b8f648 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55c12dbfdad0_0 .net/2u *"_s8", 2 0, L_0x7f0e77b8f648;  1 drivers
L_0x7f0e77b8f720 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x55c12dbfdbb0_0 .net "addr_bits_wide_1", 2 0, L_0x7f0e77b8f720;  1 drivers
v0x55c12dbfdc90_0 .net "clk", 0 0, L_0x55c12db0ba50;  alias, 1 drivers
v0x55c12dbfdd30_0 .net "d_data", 7 0, L_0x55c12dc20bc0;  1 drivers
v0x55c12dbfde10_0 .net "d_empty", 0 0, L_0x55c12dc214d0;  1 drivers
v0x55c12dbfded0_0 .net "d_full", 0 0, L_0x55c12dc218b0;  1 drivers
v0x55c12dbfdf90_0 .net "d_rd_ptr", 2 0, L_0x55c12dc20e30;  1 drivers
v0x55c12dbfe070_0 .net "d_wr_ptr", 2 0, L_0x55c12dc207e0;  1 drivers
v0x55c12dbfe150_0 .net "empty", 0 0, L_0x55c12dc21fb0;  alias, 1 drivers
v0x55c12dbfe210_0 .net "full", 0 0, L_0x55c12dc21f40;  1 drivers
v0x55c12dbfe2d0 .array "q_data_array", 0 7, 7 0;
v0x55c12dbfe390_0 .var "q_empty", 0 0;
v0x55c12dbfe660_0 .var "q_full", 0 0;
v0x55c12dbfe720_0 .var "q_rd_ptr", 2 0;
v0x55c12dbfe800_0 .var "q_wr_ptr", 2 0;
v0x55c12dbfe8e0_0 .net "rd_data", 7 0, L_0x55c12dc21e80;  alias, 1 drivers
v0x55c12dbfe9c0_0 .net "rd_en", 0 0, v0x55c12dc07180_0;  alias, 1 drivers
v0x55c12dbfea80_0 .net "rd_en_prot", 0 0, L_0x55c12dc20330;  1 drivers
v0x55c12dbfeb40_0 .net "reset", 0 0, v0x55c12dc0bcb0_0;  alias, 1 drivers
v0x55c12dbfebe0_0 .net "wr_data", 7 0, v0x55c12dbfb990_0;  alias, 1 drivers
v0x55c12dbfeca0_0 .net "wr_en", 0 0, v0x55c12dbfbb50_0;  alias, 1 drivers
v0x55c12dbfed70_0 .net "wr_en_prot", 0 0, L_0x55c12dc204f0;  1 drivers
L_0x55c12dc20260 .reduce/nor v0x55c12dbfe390_0;
L_0x55c12dc20420 .reduce/nor v0x55c12dbfe660_0;
L_0x55c12dc20620 .arith/sum 3, v0x55c12dbfe800_0, L_0x7f0e77b8f648;
L_0x55c12dc207e0 .functor MUXZ 3, v0x55c12dbfe800_0, L_0x55c12dc20620, L_0x55c12dc204f0, C4<>;
L_0x55c12dc209a0 .array/port v0x55c12dbfe2d0, L_0x55c12dc20a40;
L_0x55c12dc20a40 .concat [ 3 2 0 0], v0x55c12dbfe800_0, L_0x7f0e77b8f690;
L_0x55c12dc20bc0 .functor MUXZ 8, L_0x55c12dc209a0, v0x55c12dbfb990_0, L_0x55c12dc204f0, C4<>;
L_0x55c12dc20d40 .arith/sum 3, v0x55c12dbfe720_0, L_0x7f0e77b8f6d8;
L_0x55c12dc20e30 .functor MUXZ 3, v0x55c12dbfe720_0, L_0x55c12dc20d40, L_0x55c12dc20330, C4<>;
L_0x55c12dc20fc0 .reduce/nor L_0x55c12dc204f0;
L_0x55c12dc21150 .arith/sub 3, v0x55c12dbfe800_0, v0x55c12dbfe720_0;
L_0x55c12dc212f0 .cmp/eq 3, L_0x55c12dc21150, L_0x7f0e77b8f720;
L_0x55c12dc215e0 .reduce/nor L_0x55c12dc20330;
L_0x55c12dc21810 .arith/sub 3, v0x55c12dbfe720_0, v0x55c12dbfe800_0;
L_0x55c12dc21a30 .cmp/eq 3, L_0x55c12dc21810, L_0x7f0e77b8f720;
L_0x55c12dc21c10 .array/port v0x55c12dbfe2d0, L_0x55c12dc21d40;
L_0x55c12dc21d40 .concat [ 3 2 0 0], v0x55c12dbfe720_0, L_0x7f0e77b8f768;
S_0x55c12dbfeef0 .scope module, "uart_tx_blk" "uart_tx" 7 106, 10 28 0, S_0x55c12dbbbe20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "baud_clk_tick"
    .port_info 3 /INPUT 1 "tx_start"
    .port_info 4 /INPUT 8 "tx_data"
    .port_info 5 /OUTPUT 1 "tx_done_tick"
    .port_info 6 /OUTPUT 1 "tx"
P_0x55c12dbff070 .param/l "BAUD_CLK_OVERSAMPLE_RATE" 0 10 33, +C4<00000000000000000000000000010000>;
P_0x55c12dbff0b0 .param/l "DATA_BITS" 0 10 30, +C4<00000000000000000000000000001000>;
P_0x55c12dbff0f0 .param/l "PARITY_MODE" 0 10 32, +C4<00000000000000000000000000000001>;
P_0x55c12dbff130 .param/l "STOP_BITS" 0 10 31, +C4<00000000000000000000000000000001>;
P_0x55c12dbff170 .param/l "STOP_OVERSAMPLE_TICKS" 1 10 45, C4<010000>;
P_0x55c12dbff1b0 .param/l "S_DATA" 1 10 50, C4<00100>;
P_0x55c12dbff1f0 .param/l "S_IDLE" 1 10 48, C4<00001>;
P_0x55c12dbff230 .param/l "S_PARITY" 1 10 51, C4<01000>;
P_0x55c12dbff270 .param/l "S_START" 1 10 49, C4<00010>;
P_0x55c12dbff2b0 .param/l "S_STOP" 1 10 52, C4<10000>;
L_0x55c12dc20080 .functor BUFZ 1, v0x55c12dc003e0_0, C4<0>, C4<0>, C4<0>;
v0x55c12dbff850_0 .net "baud_clk_tick", 0 0, L_0x55c12dc1fe60;  alias, 1 drivers
v0x55c12dbff910_0 .net "clk", 0 0, L_0x55c12db0ba50;  alias, 1 drivers
v0x55c12dbff9d0_0 .var "d_baud_clk_tick_cnt", 3 0;
v0x55c12dbffa70_0 .var "d_data", 7 0;
v0x55c12dbffb50_0 .var "d_data_bit_idx", 2 0;
v0x55c12dbffc80_0 .var "d_parity_bit", 0 0;
v0x55c12dbffd40_0 .var "d_state", 4 0;
v0x55c12dbffe20_0 .var "d_tx", 0 0;
v0x55c12dbffee0_0 .var "d_tx_done_tick", 0 0;
v0x55c12dbfffa0_0 .var "q_baud_clk_tick_cnt", 3 0;
v0x55c12dc00080_0 .var "q_data", 7 0;
v0x55c12dc00160_0 .var "q_data_bit_idx", 2 0;
v0x55c12dc00240_0 .var "q_parity_bit", 0 0;
v0x55c12dc00300_0 .var "q_state", 4 0;
v0x55c12dc003e0_0 .var "q_tx", 0 0;
v0x55c12dc004a0_0 .var "q_tx_done_tick", 0 0;
v0x55c12dc00560_0 .net "reset", 0 0, v0x55c12dc0bcb0_0;  alias, 1 drivers
v0x55c12dc00600_0 .net "tx", 0 0, L_0x55c12dc20080;  alias, 1 drivers
v0x55c12dc006c0_0 .net "tx_data", 7 0, L_0x55c12dc23ad0;  alias, 1 drivers
v0x55c12dc007a0_0 .net "tx_done_tick", 0 0, v0x55c12dc004a0_0;  alias, 1 drivers
v0x55c12dc00860_0 .net "tx_start", 0 0, L_0x55c12dc201f0;  1 drivers
E_0x55c12dbff7c0/0 .event edge, v0x55c12dc00300_0, v0x55c12dc00080_0, v0x55c12dc00160_0, v0x55c12dc00240_0;
E_0x55c12dbff7c0/1 .event edge, v0x55c12dbfa4c0_0, v0x55c12dbfffa0_0, v0x55c12dc00860_0, v0x55c12dc004a0_0;
E_0x55c12dbff7c0/2 .event edge, v0x55c12dc006c0_0;
E_0x55c12dbff7c0 .event/or E_0x55c12dbff7c0/0, E_0x55c12dbff7c0/1, E_0x55c12dbff7c0/2;
S_0x55c12dc00a40 .scope module, "uart_tx_fifo" "fifo" 7 133, 6 27 0, S_0x55c12dbbbe20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "rd_en"
    .port_info 3 /INPUT 1 "wr_en"
    .port_info 4 /INPUT 8 "wr_data"
    .port_info 5 /OUTPUT 8 "rd_data"
    .port_info 6 /OUTPUT 1 "full"
    .port_info 7 /OUTPUT 1 "empty"
P_0x55c12dc00bc0 .param/l "ADDR_BITS" 0 6 30, +C4<00000000000000000000000000001010>;
P_0x55c12dc00c00 .param/l "DATA_BITS" 0 6 29, +C4<00000000000000000000000000001000>;
L_0x55c12dc220c0 .functor AND 1, v0x55c12dc004a0_0, L_0x55c12dc22020, C4<1>, C4<1>;
L_0x55c12dc22290 .functor AND 1, v0x55c12dc06c20_0, L_0x55c12dc221c0, C4<1>, C4<1>;
L_0x55c12dc223d0 .functor AND 1, v0x55c12dc02a10_0, L_0x55c12dc22c90, C4<1>, C4<1>;
L_0x55c12dc22ec0 .functor AND 1, L_0x55c12dc22fc0, L_0x55c12dc220c0, C4<1>, C4<1>;
L_0x55c12dc231a0 .functor OR 1, L_0x55c12dc223d0, L_0x55c12dc22ec0, C4<0>, C4<0>;
L_0x55c12dc233e0 .functor AND 1, v0x55c12dc02ce0_0, L_0x55c12dc232b0, C4<1>, C4<1>;
L_0x55c12dc230b0 .functor AND 1, L_0x55c12dc23680, L_0x55c12dc22290, C4<1>, C4<1>;
L_0x55c12dc23580 .functor OR 1, L_0x55c12dc233e0, L_0x55c12dc230b0, C4<0>, C4<0>;
L_0x55c12dc23ad0 .functor BUFZ 8, L_0x55c12dc23860, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x55c12dc23b90 .functor BUFZ 1, v0x55c12dc02ce0_0, C4<0>, C4<0>, C4<0>;
L_0x55c12dc23c90 .functor BUFZ 1, v0x55c12dc02a10_0, C4<0>, C4<0>, C4<0>;
v0x55c12dc00ea0_0 .net *"_s1", 0 0, L_0x55c12dc22020;  1 drivers
v0x55c12dc00f80_0 .net *"_s10", 9 0, L_0x55c12dc22330;  1 drivers
v0x55c12dc01060_0 .net *"_s14", 7 0, L_0x55c12dc226b0;  1 drivers
v0x55c12dc01150_0 .net *"_s16", 11 0, L_0x55c12dc22750;  1 drivers
L_0x7f0e77b8f7f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c12dc01230_0 .net *"_s19", 1 0, L_0x7f0e77b8f7f8;  1 drivers
L_0x7f0e77b8f840 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55c12dc01360_0 .net/2u *"_s22", 9 0, L_0x7f0e77b8f840;  1 drivers
v0x55c12dc01440_0 .net *"_s24", 9 0, L_0x55c12dc229c0;  1 drivers
v0x55c12dc01520_0 .net *"_s31", 0 0, L_0x55c12dc22c90;  1 drivers
v0x55c12dc015e0_0 .net *"_s32", 0 0, L_0x55c12dc223d0;  1 drivers
v0x55c12dc016a0_0 .net *"_s34", 9 0, L_0x55c12dc22e20;  1 drivers
v0x55c12dc01780_0 .net *"_s36", 0 0, L_0x55c12dc22fc0;  1 drivers
v0x55c12dc01840_0 .net *"_s38", 0 0, L_0x55c12dc22ec0;  1 drivers
v0x55c12dc01900_0 .net *"_s43", 0 0, L_0x55c12dc232b0;  1 drivers
v0x55c12dc019c0_0 .net *"_s44", 0 0, L_0x55c12dc233e0;  1 drivers
v0x55c12dc01a80_0 .net *"_s46", 9 0, L_0x55c12dc234e0;  1 drivers
v0x55c12dc01b60_0 .net *"_s48", 0 0, L_0x55c12dc23680;  1 drivers
v0x55c12dc01c20_0 .net *"_s5", 0 0, L_0x55c12dc221c0;  1 drivers
v0x55c12dc01df0_0 .net *"_s50", 0 0, L_0x55c12dc230b0;  1 drivers
v0x55c12dc01eb0_0 .net *"_s54", 7 0, L_0x55c12dc23860;  1 drivers
v0x55c12dc01f90_0 .net *"_s56", 11 0, L_0x55c12dc23990;  1 drivers
L_0x7f0e77b8f8d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c12dc02070_0 .net *"_s59", 1 0, L_0x7f0e77b8f8d0;  1 drivers
L_0x7f0e77b8f7b0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55c12dc02150_0 .net/2u *"_s8", 9 0, L_0x7f0e77b8f7b0;  1 drivers
L_0x7f0e77b8f888 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55c12dc02230_0 .net "addr_bits_wide_1", 9 0, L_0x7f0e77b8f888;  1 drivers
v0x55c12dc02310_0 .net "clk", 0 0, L_0x55c12db0ba50;  alias, 1 drivers
v0x55c12dc023b0_0 .net "d_data", 7 0, L_0x55c12dc228d0;  1 drivers
v0x55c12dc02490_0 .net "d_empty", 0 0, L_0x55c12dc231a0;  1 drivers
v0x55c12dc02550_0 .net "d_full", 0 0, L_0x55c12dc23580;  1 drivers
v0x55c12dc02610_0 .net "d_rd_ptr", 9 0, L_0x55c12dc22b00;  1 drivers
v0x55c12dc026f0_0 .net "d_wr_ptr", 9 0, L_0x55c12dc224f0;  1 drivers
v0x55c12dc027d0_0 .net "empty", 0 0, L_0x55c12dc23c90;  alias, 1 drivers
v0x55c12dc02890_0 .net "full", 0 0, L_0x55c12dc23b90;  alias, 1 drivers
v0x55c12dc02950 .array "q_data_array", 0 1023, 7 0;
v0x55c12dc02a10_0 .var "q_empty", 0 0;
v0x55c12dc02ce0_0 .var "q_full", 0 0;
v0x55c12dc02da0_0 .var "q_rd_ptr", 9 0;
v0x55c12dc02e80_0 .var "q_wr_ptr", 9 0;
v0x55c12dc02f60_0 .net "rd_data", 7 0, L_0x55c12dc23ad0;  alias, 1 drivers
v0x55c12dc03020_0 .net "rd_en", 0 0, v0x55c12dc004a0_0;  alias, 1 drivers
v0x55c12dc030f0_0 .net "rd_en_prot", 0 0, L_0x55c12dc220c0;  1 drivers
v0x55c12dc03190_0 .net "reset", 0 0, v0x55c12dc0bcb0_0;  alias, 1 drivers
v0x55c12dc03230_0 .net "wr_data", 7 0, v0x55c12dc06b60_0;  alias, 1 drivers
v0x55c12dc032f0_0 .net "wr_en", 0 0, v0x55c12dc06c20_0;  alias, 1 drivers
v0x55c12dc033b0_0 .net "wr_en_prot", 0 0, L_0x55c12dc22290;  1 drivers
L_0x55c12dc22020 .reduce/nor v0x55c12dc02a10_0;
L_0x55c12dc221c0 .reduce/nor v0x55c12dc02ce0_0;
L_0x55c12dc22330 .arith/sum 10, v0x55c12dc02e80_0, L_0x7f0e77b8f7b0;
L_0x55c12dc224f0 .functor MUXZ 10, v0x55c12dc02e80_0, L_0x55c12dc22330, L_0x55c12dc22290, C4<>;
L_0x55c12dc226b0 .array/port v0x55c12dc02950, L_0x55c12dc22750;
L_0x55c12dc22750 .concat [ 10 2 0 0], v0x55c12dc02e80_0, L_0x7f0e77b8f7f8;
L_0x55c12dc228d0 .functor MUXZ 8, L_0x55c12dc226b0, v0x55c12dc06b60_0, L_0x55c12dc22290, C4<>;
L_0x55c12dc229c0 .arith/sum 10, v0x55c12dc02da0_0, L_0x7f0e77b8f840;
L_0x55c12dc22b00 .functor MUXZ 10, v0x55c12dc02da0_0, L_0x55c12dc229c0, L_0x55c12dc220c0, C4<>;
L_0x55c12dc22c90 .reduce/nor L_0x55c12dc22290;
L_0x55c12dc22e20 .arith/sub 10, v0x55c12dc02e80_0, v0x55c12dc02da0_0;
L_0x55c12dc22fc0 .cmp/eq 10, L_0x55c12dc22e20, L_0x7f0e77b8f888;
L_0x55c12dc232b0 .reduce/nor L_0x55c12dc220c0;
L_0x55c12dc234e0 .arith/sub 10, v0x55c12dc02da0_0, v0x55c12dc02e80_0;
L_0x55c12dc23680 .cmp/eq 10, L_0x55c12dc234e0, L_0x7f0e77b8f888;
L_0x55c12dc23860 .array/port v0x55c12dc02950, L_0x55c12dc23990;
L_0x55c12dc23990 .concat [ 10 2 0 0], v0x55c12dc02da0_0, L_0x7f0e77b8f8d0;
S_0x55c12dc078f0 .scope module, "ram0" "ram" 3 56, 11 3 0, S_0x55c12dba0110;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_in"
    .port_info 1 /INPUT 1 "en_in"
    .port_info 2 /INPUT 1 "r_nw_in"
    .port_info 3 /INPUT 17 "a_in"
    .port_info 4 /INPUT 8 "d_in"
    .port_info 5 /OUTPUT 8 "d_out"
P_0x55c12dc07ac0 .param/l "ADDR_WIDTH" 0 11 5, +C4<00000000000000000000000000010001>;
L_0x55c12db4f130 .functor NOT 1, L_0x55c12db46850, C4<0>, C4<0>, C4<0>;
v0x55c12dc08880_0 .net *"_s0", 0 0, L_0x55c12db4f130;  1 drivers
L_0x7f0e77b8f0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c12dc08980_0 .net/2u *"_s2", 0 0, L_0x7f0e77b8f0f0;  1 drivers
L_0x7f0e77b8f138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55c12dc08a60_0 .net/2u *"_s6", 7 0, L_0x7f0e77b8f138;  1 drivers
v0x55c12dc08b20_0 .net "a_in", 16 0, L_0x55c12dc0ce10;  alias, 1 drivers
v0x55c12dc08be0_0 .net "clk_in", 0 0, L_0x55c12db0ba50;  alias, 1 drivers
v0x55c12dc08c80_0 .net "d_in", 7 0, L_0x55c12dc25310;  alias, 1 drivers
v0x55c12dc08d20_0 .net "d_out", 7 0, L_0x55c12dc0c960;  alias, 1 drivers
v0x55c12dc08de0_0 .net "en_in", 0 0, L_0x55c12dc0ccd0;  alias, 1 drivers
v0x55c12dc08ea0_0 .net "r_nw_in", 0 0, L_0x55c12db46850;  1 drivers
v0x55c12dc08ff0_0 .net "ram_bram_dout", 7 0, L_0x55c12db4f240;  1 drivers
v0x55c12dc090b0_0 .net "ram_bram_we", 0 0, L_0x55c12dc0c730;  1 drivers
L_0x55c12dc0c730 .functor MUXZ 1, L_0x7f0e77b8f0f0, L_0x55c12db4f130, L_0x55c12dc0ccd0, C4<>;
L_0x55c12dc0c960 .functor MUXZ 8, L_0x7f0e77b8f138, L_0x55c12db4f240, L_0x55c12dc0ccd0, C4<>;
S_0x55c12dc07c00 .scope module, "ram_bram" "single_port_ram_sync" 11 20, 2 62 0, S_0x55c12dc078f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 17 "addr_a"
    .port_info 3 /INPUT 8 "din_a"
    .port_info 4 /OUTPUT 8 "dout_a"
P_0x55c12db624a0 .param/l "ADDR_WIDTH" 0 2 64, +C4<00000000000000000000000000010001>;
P_0x55c12db624e0 .param/l "DATA_WIDTH" 0 2 65, +C4<00000000000000000000000000001000>;
L_0x55c12db4f240 .functor BUFZ 8, L_0x55c12dc0c3f0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55c12dc07e70_0 .net *"_s0", 7 0, L_0x55c12dc0c3f0;  1 drivers
v0x55c12dc07f70_0 .net *"_s2", 18 0, L_0x55c12dc0c4f0;  1 drivers
L_0x7f0e77b8f0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c12dc08050_0 .net *"_s5", 1 0, L_0x7f0e77b8f0a8;  1 drivers
v0x55c12dc08110_0 .net "addr_a", 16 0, L_0x55c12dc0ce10;  alias, 1 drivers
v0x55c12dc081f0_0 .net "clk", 0 0, L_0x55c12db0ba50;  alias, 1 drivers
v0x55c12dc082e0_0 .net "din_a", 7 0, L_0x55c12dc25310;  alias, 1 drivers
v0x55c12dc083c0_0 .net "dout_a", 7 0, L_0x55c12db4f240;  alias, 1 drivers
v0x55c12dc084a0_0 .var/i "i", 31 0;
v0x55c12dc08580_0 .var "q_addr_a", 16 0;
v0x55c12dc08660 .array "ram", 0 131071, 7 0;
v0x55c12dc08720_0 .net "we", 0 0, L_0x55c12dc0c730;  alias, 1 drivers
L_0x55c12dc0c3f0 .array/port v0x55c12dc08660, L_0x55c12dc0c4f0;
L_0x55c12dc0c4f0 .concat [ 17 2 0 0], v0x55c12dc08580_0, L_0x7f0e77b8f0a8;
    .scope S_0x55c12dbc7ed0;
T_0 ;
    %wait E_0x55c12db05140;
    %load/vec4 v0x55c12dbf4360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x55c12dbf3e40_0;
    %load/vec4 v0x55c12dba3e40_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c12dbf42a0, 0, 4;
T_0.0 ;
    %load/vec4 v0x55c12dba3e40_0;
    %assign/vec4 v0x55c12dbf40e0_0, 0;
    %load/vec4 v0x55c12dbf3ca0_0;
    %assign/vec4 v0x55c12dbf41c0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55c12dc07c00;
T_1 ;
    %wait E_0x55c12dacf890;
    %load/vec4 v0x55c12dc08720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55c12dc082e0_0;
    %load/vec4 v0x55c12dc08110_0;
    %pad/u 19;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c12dc08660, 0, 4;
T_1.0 ;
    %load/vec4 v0x55c12dc08110_0;
    %assign/vec4 v0x55c12dc08580_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55c12dc07c00;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c12dc084a0_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x55c12dc084a0_0;
    %cmpi/s 131072, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x55c12dc084a0_0;
    %store/vec4a v0x55c12dc08660, 4, 0;
    %load/vec4 v0x55c12dc084a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c12dc084a0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 2 93 "$readmemh", "test.data", v0x55c12dc08660 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55c12dba1880;
T_3 ;
    %wait E_0x55c12dacf890;
    %load/vec4 v0x55c12dbf4d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55c12dbf4c90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55c12dbba6b0;
T_4 ;
    %wait E_0x55c12dacf890;
    %load/vec4 v0x55c12dbf8c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c12dbf87f0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c12dbf88d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c12dbf8460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c12dbf8730_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55c12dbf8060_0;
    %assign/vec4 v0x55c12dbf87f0_0, 0;
    %load/vec4 v0x55c12dbf8140_0;
    %assign/vec4 v0x55c12dbf88d0_0, 0;
    %load/vec4 v0x55c12dbf7ee0_0;
    %assign/vec4 v0x55c12dbf8460_0, 0;
    %load/vec4 v0x55c12dbf7fa0_0;
    %assign/vec4 v0x55c12dbf8730_0, 0;
    %load/vec4 v0x55c12dbf7e20_0;
    %load/vec4 v0x55c12dbf88d0_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c12dbf83a0, 0, 4;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55c12dbc35d0;
T_5 ;
    %wait E_0x55c12dbf98a0;
    %load/vec4 v0x55c12dbfa8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55c12dbfa700_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55c12dbfa620_0;
    %assign/vec4 v0x55c12dbfa700_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55c12dbc4d40;
T_6 ;
    %wait E_0x55c12dbf98a0;
    %load/vec4 v0x55c12dbfbf50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x55c12dbfbe70_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c12dbfbc10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c12dbfb990_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c12dbfba70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c12dbfbb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c12dbfbcf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c12dbfbdb0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55c12dbfb7f0_0;
    %assign/vec4 v0x55c12dbfbe70_0, 0;
    %load/vec4 v0x55c12dbfb650_0;
    %assign/vec4 v0x55c12dbfbc10_0, 0;
    %load/vec4 v0x55c12dbfb390_0;
    %assign/vec4 v0x55c12dbfb990_0, 0;
    %load/vec4 v0x55c12dbfb460_0;
    %assign/vec4 v0x55c12dbfba70_0, 0;
    %load/vec4 v0x55c12dbfb540_0;
    %assign/vec4 v0x55c12dbfbb50_0, 0;
    %load/vec4 v0x55c12dbfb730_0;
    %assign/vec4 v0x55c12dbfbcf0_0, 0;
    %load/vec4 v0x55c12dbfc100_0;
    %assign/vec4 v0x55c12dbfbdb0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55c12dbc4d40;
T_7 ;
    %wait E_0x55c12dbfb180;
    %load/vec4 v0x55c12dbfbe70_0;
    %store/vec4 v0x55c12dbfb7f0_0, 0, 5;
    %load/vec4 v0x55c12dbfb990_0;
    %store/vec4 v0x55c12dbfb390_0, 0, 8;
    %load/vec4 v0x55c12dbfba70_0;
    %store/vec4 v0x55c12dbfb460_0, 0, 3;
    %load/vec4 v0x55c12dbfb200_0;
    %flag_set/vec4 8;
    %jmp/0 T_7.0, 8;
    %load/vec4 v0x55c12dbfbc10_0;
    %addi 1, 0, 4;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v0x55c12dbfbc10_0;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v0x55c12dbfb650_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c12dbfb540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c12dbfb730_0, 0, 1;
    %load/vec4 v0x55c12dbfbe70_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x55c12dbfbdb0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c12dbfb7f0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c12dbfb650_0, 0, 4;
T_7.8 ;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x55c12dbfb200_0;
    %load/vec4 v0x55c12dbfbc10_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55c12dbfb7f0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c12dbfb650_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c12dbfb460_0, 0, 3;
T_7.10 ;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x55c12dbfb200_0;
    %load/vec4 v0x55c12dbfbc10_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.12, 8;
    %load/vec4 v0x55c12dbfbdb0_0;
    %load/vec4 v0x55c12dbfb990_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c12dbfb390_0, 0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c12dbfb650_0, 0, 4;
    %load/vec4 v0x55c12dbfba70_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_7.14, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55c12dbfb7f0_0, 0, 5;
    %jmp T_7.15;
T_7.14 ;
    %load/vec4 v0x55c12dbfba70_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55c12dbfb460_0, 0, 3;
T_7.15 ;
T_7.12 ;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x55c12dbfb200_0;
    %load/vec4 v0x55c12dbfbc10_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.16, 8;
    %load/vec4 v0x55c12dbfbdb0_0;
    %load/vec4 v0x55c12dbfb990_0;
    %xnor/r;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %store/vec4 v0x55c12dbfb730_0, 0, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55c12dbfb7f0_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c12dbfb650_0, 0, 4;
T_7.16 ;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x55c12dbfb200_0;
    %load/vec4 v0x55c12dbfbc10_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55c12dbfb7f0_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c12dbfb540_0, 0, 1;
T_7.18 ;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55c12dbfeef0;
T_8 ;
    %wait E_0x55c12dbf98a0;
    %load/vec4 v0x55c12dc00560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x55c12dc00300_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c12dbfffa0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c12dc00080_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c12dc00160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c12dc003e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c12dc004a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c12dc00240_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55c12dbffd40_0;
    %assign/vec4 v0x55c12dc00300_0, 0;
    %load/vec4 v0x55c12dbff9d0_0;
    %assign/vec4 v0x55c12dbfffa0_0, 0;
    %load/vec4 v0x55c12dbffa70_0;
    %assign/vec4 v0x55c12dc00080_0, 0;
    %load/vec4 v0x55c12dbffb50_0;
    %assign/vec4 v0x55c12dc00160_0, 0;
    %load/vec4 v0x55c12dbffe20_0;
    %assign/vec4 v0x55c12dc003e0_0, 0;
    %load/vec4 v0x55c12dbffee0_0;
    %assign/vec4 v0x55c12dc004a0_0, 0;
    %load/vec4 v0x55c12dbffc80_0;
    %assign/vec4 v0x55c12dc00240_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55c12dbfeef0;
T_9 ;
    %wait E_0x55c12dbff7c0;
    %load/vec4 v0x55c12dc00300_0;
    %store/vec4 v0x55c12dbffd40_0, 0, 5;
    %load/vec4 v0x55c12dc00080_0;
    %store/vec4 v0x55c12dbffa70_0, 0, 8;
    %load/vec4 v0x55c12dc00160_0;
    %store/vec4 v0x55c12dbffb50_0, 0, 3;
    %load/vec4 v0x55c12dc00240_0;
    %store/vec4 v0x55c12dbffc80_0, 0, 1;
    %load/vec4 v0x55c12dbff850_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %load/vec4 v0x55c12dbfffa0_0;
    %addi 1, 0, 4;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v0x55c12dbfffa0_0;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v0x55c12dbff9d0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c12dbffee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c12dbffe20_0, 0, 1;
    %load/vec4 v0x55c12dc00300_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v0x55c12dc00860_0;
    %load/vec4 v0x55c12dc004a0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c12dbffd40_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c12dbff9d0_0, 0, 4;
    %load/vec4 v0x55c12dc006c0_0;
    %store/vec4 v0x55c12dbffa70_0, 0, 8;
    %load/vec4 v0x55c12dc006c0_0;
    %xnor/r;
    %store/vec4 v0x55c12dbffc80_0, 0, 1;
T_9.8 ;
    %jmp T_9.7;
T_9.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c12dbffe20_0, 0, 1;
    %load/vec4 v0x55c12dbff850_0;
    %load/vec4 v0x55c12dbfffa0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55c12dbffd40_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c12dbff9d0_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c12dbffb50_0, 0, 3;
T_9.10 ;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0x55c12dc00080_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x55c12dbffe20_0, 0, 1;
    %load/vec4 v0x55c12dbff850_0;
    %load/vec4 v0x55c12dbfffa0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.12, 8;
    %load/vec4 v0x55c12dc00080_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x55c12dbffa70_0, 0, 8;
    %load/vec4 v0x55c12dc00160_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55c12dbffb50_0, 0, 3;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c12dbff9d0_0, 0, 4;
    %load/vec4 v0x55c12dc00160_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55c12dbffd40_0, 0, 5;
T_9.14 ;
T_9.12 ;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0x55c12dc00240_0;
    %store/vec4 v0x55c12dbffe20_0, 0, 1;
    %load/vec4 v0x55c12dbff850_0;
    %load/vec4 v0x55c12dbfffa0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.16, 8;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55c12dbffd40_0, 0, 5;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55c12dbff9d0_0, 0, 4;
T_9.16 ;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x55c12dbff850_0;
    %load/vec4 v0x55c12dbfffa0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.18, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55c12dbffd40_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c12dbffee0_0, 0, 1;
T_9.18 ;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55c12dbfc480;
T_10 ;
    %wait E_0x55c12dacf890;
    %load/vec4 v0x55c12dbfeb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c12dbfe720_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c12dbfe800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c12dbfe390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c12dbfe660_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55c12dbfdf90_0;
    %assign/vec4 v0x55c12dbfe720_0, 0;
    %load/vec4 v0x55c12dbfe070_0;
    %assign/vec4 v0x55c12dbfe800_0, 0;
    %load/vec4 v0x55c12dbfde10_0;
    %assign/vec4 v0x55c12dbfe390_0, 0;
    %load/vec4 v0x55c12dbfded0_0;
    %assign/vec4 v0x55c12dbfe660_0, 0;
    %load/vec4 v0x55c12dbfdd30_0;
    %load/vec4 v0x55c12dbfe800_0;
    %pad/u 5;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c12dbfe2d0, 0, 4;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55c12dc00a40;
T_11 ;
    %wait E_0x55c12dacf890;
    %load/vec4 v0x55c12dc03190_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c12dc02da0_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55c12dc02e80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c12dc02a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c12dc02ce0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55c12dc02610_0;
    %assign/vec4 v0x55c12dc02da0_0, 0;
    %load/vec4 v0x55c12dc026f0_0;
    %assign/vec4 v0x55c12dc02e80_0, 0;
    %load/vec4 v0x55c12dc02490_0;
    %assign/vec4 v0x55c12dc02a10_0, 0;
    %load/vec4 v0x55c12dc02550_0;
    %assign/vec4 v0x55c12dc02ce0_0, 0;
    %load/vec4 v0x55c12dc023b0_0;
    %load/vec4 v0x55c12dc02e80_0;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55c12dc02950, 0, 4;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55c12dbbbe20;
T_12 ;
    %wait E_0x55c12dbf98a0;
    %load/vec4 v0x55c12dc039c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c12dc03860_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x55c12dc036f0_0;
    %assign/vec4 v0x55c12dc03860_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x55c12db9bd10;
T_13 ;
    %wait E_0x55c12dacf890;
    %load/vec4 v0x55c12dc07270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x55c12dc06ac0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55c12dc064c0_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x55c12dc06680_0, 0;
    %pushi/vec4 0, 0, 17;
    %assign/vec4 v0x55c12dc06110_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55c12dc065a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c12dc06b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c12dc06c20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c12dc069f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c12dc06900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c12dc06840_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c12dc061d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55c12dc06760_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55c12dc05440_0;
    %assign/vec4 v0x55c12dc06ac0_0, 0;
    %load/vec4 v0x55c12dc04e60_0;
    %assign/vec4 v0x55c12dc064c0_0, 0;
    %load/vec4 v0x55c12dc05020_0;
    %assign/vec4 v0x55c12dc06680_0, 0;
    %load/vec4 v0x55c12dc04ca0_0;
    %assign/vec4 v0x55c12dc06110_0, 0;
    %load/vec4 v0x55c12dc04f40_0;
    %assign/vec4 v0x55c12dc065a0_0, 0;
    %load/vec4 v0x55c12dc05630_0;
    %assign/vec4 v0x55c12dc06b60_0, 0;
    %load/vec4 v0x55c12dc05710_0;
    %assign/vec4 v0x55c12dc06c20_0, 0;
    %load/vec4 v0x55c12dc052c0_0;
    %assign/vec4 v0x55c12dc069f0_0, 0;
    %load/vec4 v0x55c12dc051e0_0;
    %assign/vec4 v0x55c12dc06900_0, 0;
    %load/vec4 v0x55c12dc05990_0;
    %assign/vec4 v0x55c12dc06840_0, 0;
    %load/vec4 v0x55c12dc04d80_0;
    %assign/vec4 v0x55c12dc061d0_0, 0;
    %load/vec4 v0x55c12dc05100_0;
    %assign/vec4 v0x55c12dc06760_0, 0;
    %load/vec4 v0x55c12dc05380_0;
    %assign/vec4 v0x55c12dc06070_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55c12db9bd10;
T_14 ;
    %wait E_0x55c12dbe1660;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c12dc05100_0, 0, 8;
    %load/vec4 v0x55c12dc05990_0;
    %load/vec4 v0x55c12dc05f00_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x55c12dc05e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %jmp T_14.7;
T_14.2 ;
    %load/vec4 v0x55c12dc05cc0_0;
    %store/vec4 v0x55c12dc05100_0, 0, 8;
    %jmp T_14.7;
T_14.3 ;
    %load/vec4 v0x55c12dc061d0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x55c12dc05100_0, 0, 8;
    %jmp T_14.7;
T_14.4 ;
    %load/vec4 v0x55c12dc061d0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x55c12dc05100_0, 0, 8;
    %jmp T_14.7;
T_14.5 ;
    %load/vec4 v0x55c12dc061d0_0;
    %parti/s 8, 16, 6;
    %store/vec4 v0x55c12dc05100_0, 0, 8;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x55c12dc061d0_0;
    %parti/s 8, 24, 6;
    %store/vec4 v0x55c12dc05100_0, 0, 8;
    %jmp T_14.7;
T_14.7 ;
    %pop/vec4 1;
T_14.0 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55c12db9bd10;
T_15 ;
    %wait E_0x55c12dbe1550;
    %load/vec4 v0x55c12dc06ac0_0;
    %store/vec4 v0x55c12dc05440_0, 0, 5;
    %load/vec4 v0x55c12dc064c0_0;
    %store/vec4 v0x55c12dc04e60_0, 0, 3;
    %load/vec4 v0x55c12dc06680_0;
    %store/vec4 v0x55c12dc05020_0, 0, 17;
    %load/vec4 v0x55c12dc06110_0;
    %store/vec4 v0x55c12dc04ca0_0, 0, 17;
    %load/vec4 v0x55c12dc065a0_0;
    %store/vec4 v0x55c12dc04f40_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c12dc07180_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c12dc05630_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c12dc05710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c12dc06fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c12dc05d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c12dc052c0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c12dc051e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c12dc05380_0, 0, 1;
    %load/vec4 v0x55c12dc05fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c12dc04f40_0, 4, 1;
T_15.0 ;
    %load/vec4 v0x55c12dc06840_0;
    %inv;
    %load/vec4 v0x55c12dc05990_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x55c12dc05f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x55c12dc05e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %jmp T_15.8;
T_15.6 ;
    %load/vec4 v0x55c12dc075e0_0;
    %nor/r;
    %load/vec4 v0x55c12dc057d0_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.9, 8;
    %load/vec4 v0x55c12dc057d0_0;
    %store/vec4 v0x55c12dc05630_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c12dc05710_0, 0, 1;
T_15.9 ;
    %vpi_call 5 252 "$write", "%c", v0x55c12dc057d0_0 {0 0 0};
    %jmp T_15.8;
T_15.7 ;
    %load/vec4 v0x55c12dc075e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.11, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c12dc05630_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c12dc05710_0, 0, 1;
T_15.11 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55c12dc05440_0, 0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c12dc05380_0, 0, 1;
    %vpi_call 5 261 "$display", "IO:Return" {0 0 0};
    %vpi_call 5 262 "$finish" {0 0 0};
    %jmp T_15.8;
T_15.8 ;
    %pop/vec4 1;
    %jmp T_15.5;
T_15.4 ;
    %load/vec4 v0x55c12dc05e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %jmp T_15.14;
T_15.13 ;
    %load/vec4 v0x55c12dc05b20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.15, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c12dc05d90_0, 0, 1;
T_15.15 ;
    %load/vec4 v0x55c12dc07400_0;
    %nor/r;
    %load/vec4 v0x55c12dc05bf0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.17, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c12dc07180_0, 0, 1;
    %load/vec4 v0x55c12dc07070_0;
    %store/vec4 v0x55c12dc051e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c12dc052c0_0, 0, 1;
T_15.17 ;
    %jmp T_15.14;
T_15.14 ;
    %pop/vec4 1;
T_15.5 ;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x55c12dc06ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_15.19, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_15.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_15.21, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_15.22, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_15.23, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_15.24, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_15.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_15.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_15.27, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_15.28, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_15.29, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_15.30, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_15.31, 6;
    %jmp T_15.32;
T_15.19 ;
    %load/vec4 v0x55c12dc07400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c12dc07180_0, 0, 1;
    %load/vec4 v0x55c12dc07070_0;
    %cmpi/e 3, 0, 8;
    %jmp/0xz  T_15.35, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55c12dc05440_0, 0, 5;
    %jmp T_15.36;
T_15.35 ;
    %load/vec4 v0x55c12dc07070_0;
    %cmpi/e 7, 0, 8;
    %jmp/0xz  T_15.37, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55c12dc05630_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c12dc05710_0, 0, 1;
T_15.37 ;
T_15.36 ;
T_15.33 ;
    %jmp T_15.32;
T_15.20 ;
    %load/vec4 v0x55c12dc07400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.39, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c12dc07180_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c12dc04e60_0, 0, 3;
    %load/vec4 v0x55c12dc07070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_15.41, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_15.42, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_15.43, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_15.44, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_15.45, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_15.46, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_15.47, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_15.48, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_15.49, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_15.50, 6;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55c12dc04f40_0, 4, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55c12dc05440_0, 0, 5;
    %jmp T_15.52;
T_15.41 ;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x55c12dc05440_0, 0, 5;
    %jmp T_15.52;
T_15.42 ;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x55c12dc05440_0, 0, 5;
    %jmp T_15.52;
T_15.43 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55c12dc05440_0, 0, 5;
    %jmp T_15.52;
T_15.44 ;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x55c12dc05440_0, 0, 5;
    %jmp T_15.52;
T_15.45 ;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x55c12dc05440_0, 0, 5;
    %jmp T_15.52;
T_15.46 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x55c12dc05440_0, 0, 5;
    %jmp T_15.52;
T_15.47 ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x55c12dc05440_0, 0, 5;
    %jmp T_15.52;
T_15.48 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x55c12dc05440_0, 0, 5;
    %jmp T_15.52;
T_15.49 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x55c12dc05440_0, 0, 5;
    %jmp T_15.52;
T_15.50 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x55c12dc05630_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c12dc05710_0, 0, 1;
    %jmp T_15.52;
T_15.52 ;
    %pop/vec4 1;
T_15.39 ;
    %jmp T_15.32;
T_15.21 ;
    %load/vec4 v0x55c12dc07400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.53, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c12dc07180_0, 0, 1;
    %load/vec4 v0x55c12dc064c0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55c12dc04e60_0, 0, 3;
    %load/vec4 v0x55c12dc064c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.55, 4;
    %load/vec4 v0x55c12dc07070_0;
    %pad/u 17;
    %store/vec4 v0x55c12dc05020_0, 0, 17;
    %jmp T_15.56;
T_15.55 ;
    %load/vec4 v0x55c12dc07070_0;
    %load/vec4 v0x55c12dc06680_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x55c12dc05020_0, 0, 17;
    %load/vec4 v0x55c12dc05020_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_15.57, 8;
    %pushi/vec4 3, 0, 5;
    %jmp/1 T_15.58, 8;
T_15.57 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_15.58, 8;
 ; End of false expr.
    %blend;
T_15.58;
    %store/vec4 v0x55c12dc05440_0, 0, 5;
T_15.56 ;
T_15.53 ;
    %jmp T_15.32;
T_15.22 ;
    %load/vec4 v0x55c12dc07400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.59, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c12dc07180_0, 0, 1;
    %load/vec4 v0x55c12dc06680_0;
    %subi 1, 0, 17;
    %store/vec4 v0x55c12dc05020_0, 0, 17;
    %load/vec4 v0x55c12dc07070_0;
    %store/vec4 v0x55c12dc05630_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c12dc05710_0, 0, 1;
    %load/vec4 v0x55c12dc05020_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.61, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55c12dc05440_0, 0, 5;
T_15.61 ;
T_15.59 ;
    %jmp T_15.32;
T_15.23 ;
    %load/vec4 v0x55c12dc07400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.63, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c12dc07180_0, 0, 1;
    %load/vec4 v0x55c12dc064c0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55c12dc04e60_0, 0, 3;
    %load/vec4 v0x55c12dc064c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.65, 4;
    %load/vec4 v0x55c12dc07070_0;
    %pad/u 17;
    %store/vec4 v0x55c12dc05020_0, 0, 17;
    %jmp T_15.66;
T_15.65 ;
    %load/vec4 v0x55c12dc07070_0;
    %load/vec4 v0x55c12dc06680_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x55c12dc05020_0, 0, 17;
    %load/vec4 v0x55c12dc05020_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_15.67, 8;
    %pushi/vec4 5, 0, 5;
    %jmp/1 T_15.68, 8;
T_15.67 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_15.68, 8;
 ; End of false expr.
    %blend;
T_15.68;
    %store/vec4 v0x55c12dc05440_0, 0, 5;
T_15.66 ;
T_15.63 ;
    %jmp T_15.32;
T_15.24 ;
    %load/vec4 v0x55c12dc07400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.69, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c12dc07180_0, 0, 1;
    %load/vec4 v0x55c12dc06680_0;
    %subi 1, 0, 17;
    %store/vec4 v0x55c12dc05020_0, 0, 17;
    %load/vec4 v0x55c12dc05bf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.71, 8;
    %load/vec4 v0x55c12dc07070_0;
    %store/vec4 v0x55c12dc051e0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c12dc052c0_0, 0, 1;
T_15.71 ;
    %load/vec4 v0x55c12dc05020_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.73, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55c12dc05440_0, 0, 5;
T_15.73 ;
T_15.69 ;
    %jmp T_15.32;
T_15.25 ;
    %load/vec4 v0x55c12dc075e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.75, 8;
    %load/vec4 v0x55c12dc065a0_0;
    %pad/u 8;
    %store/vec4 v0x55c12dc05630_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c12dc05710_0, 0, 1;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55c12dc05440_0, 0, 5;
T_15.75 ;
    %jmp T_15.32;
T_15.26 ;
    %load/vec4 v0x55c12dc075e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.77, 8;
    %pushi/vec4 4, 0, 17;
    %store/vec4 v0x55c12dc05020_0, 0, 17;
    %pushi/vec4 0, 0, 17;
    %store/vec4 v0x55c12dc04ca0_0, 0, 17;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x55c12dc05440_0, 0, 5;
T_15.77 ;
    %jmp T_15.32;
T_15.27 ;
    %load/vec4 v0x55c12dc075e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.79, 8;
    %load/vec4 v0x55c12dc06680_0;
    %subi 1, 0, 17;
    %store/vec4 v0x55c12dc05020_0, 0, 17;
    %ix/getv 4, v0x55c12dc06110_0;
    %load/vec4a v0x55c12dc04b50, 4;
    %store/vec4 v0x55c12dc05630_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c12dc05710_0, 0, 1;
    %load/vec4 v0x55c12dc06110_0;
    %addi 1, 0, 17;
    %store/vec4 v0x55c12dc04ca0_0, 0, 17;
    %load/vec4 v0x55c12dc05020_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.81, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55c12dc05440_0, 0, 5;
T_15.81 ;
T_15.79 ;
    %jmp T_15.32;
T_15.28 ;
    %load/vec4 v0x55c12dc07400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.83, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c12dc07180_0, 0, 1;
    %load/vec4 v0x55c12dc064c0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55c12dc04e60_0, 0, 3;
    %load/vec4 v0x55c12dc064c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.85, 4;
    %load/vec4 v0x55c12dc07070_0;
    %pad/u 17;
    %store/vec4 v0x55c12dc04ca0_0, 0, 17;
    %jmp T_15.86;
T_15.85 ;
    %load/vec4 v0x55c12dc064c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.87, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55c12dc07070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c12dc06110_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c12dc04ca0_0, 0, 17;
    %jmp T_15.88;
T_15.87 ;
    %load/vec4 v0x55c12dc064c0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_15.89, 4;
    %load/vec4 v0x55c12dc07070_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55c12dc06110_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c12dc04ca0_0, 0, 17;
    %jmp T_15.90;
T_15.89 ;
    %load/vec4 v0x55c12dc064c0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_15.91, 4;
    %load/vec4 v0x55c12dc07070_0;
    %pad/u 17;
    %store/vec4 v0x55c12dc05020_0, 0, 17;
    %jmp T_15.92;
T_15.91 ;
    %load/vec4 v0x55c12dc07070_0;
    %load/vec4 v0x55c12dc06680_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55c12dc05020_0, 0, 17;
    %load/vec4 v0x55c12dc05020_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_15.93, 8;
    %pushi/vec4 10, 0, 5;
    %jmp/1 T_15.94, 8;
T_15.93 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_15.94, 8;
 ; End of false expr.
    %blend;
T_15.94;
    %store/vec4 v0x55c12dc05440_0, 0, 5;
T_15.92 ;
T_15.90 ;
T_15.88 ;
T_15.86 ;
T_15.83 ;
    %jmp T_15.32;
T_15.29 ;
    %load/vec4 v0x55c12dc06680_0;
    %parti/s 1, 0, 2;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.95, 8;
    %load/vec4 v0x55c12dc06680_0;
    %subi 1, 0, 17;
    %store/vec4 v0x55c12dc05020_0, 0, 17;
    %jmp T_15.96;
T_15.95 ;
    %load/vec4 v0x55c12dc075e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.97, 8;
    %load/vec4 v0x55c12dc06680_0;
    %subi 1, 0, 17;
    %store/vec4 v0x55c12dc05020_0, 0, 17;
    %load/vec4 v0x55c12dc06df0_0;
    %store/vec4 v0x55c12dc05630_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c12dc05710_0, 0, 1;
    %load/vec4 v0x55c12dc06110_0;
    %addi 1, 0, 17;
    %store/vec4 v0x55c12dc04ca0_0, 0, 17;
    %load/vec4 v0x55c12dc05020_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.99, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55c12dc05440_0, 0, 5;
T_15.99 ;
T_15.97 ;
T_15.96 ;
    %jmp T_15.32;
T_15.30 ;
    %load/vec4 v0x55c12dc07400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.101, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c12dc07180_0, 0, 1;
    %load/vec4 v0x55c12dc064c0_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55c12dc04e60_0, 0, 3;
    %load/vec4 v0x55c12dc064c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.103, 4;
    %load/vec4 v0x55c12dc07070_0;
    %pad/u 17;
    %store/vec4 v0x55c12dc04ca0_0, 0, 17;
    %jmp T_15.104;
T_15.103 ;
    %load/vec4 v0x55c12dc064c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.105, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x55c12dc07070_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c12dc06110_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c12dc04ca0_0, 0, 17;
    %jmp T_15.106;
T_15.105 ;
    %load/vec4 v0x55c12dc064c0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_15.107, 4;
    %load/vec4 v0x55c12dc07070_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x55c12dc06110_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55c12dc04ca0_0, 0, 17;
    %jmp T_15.108;
T_15.107 ;
    %load/vec4 v0x55c12dc064c0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_15.109, 4;
    %load/vec4 v0x55c12dc07070_0;
    %pad/u 17;
    %store/vec4 v0x55c12dc05020_0, 0, 17;
    %jmp T_15.110;
T_15.109 ;
    %load/vec4 v0x55c12dc07070_0;
    %load/vec4 v0x55c12dc06680_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 17;
    %store/vec4 v0x55c12dc05020_0, 0, 17;
    %load/vec4 v0x55c12dc05020_0;
    %cmpi/ne 0, 0, 17;
    %flag_mov 8, 4;
    %jmp/0 T_15.111, 8;
    %pushi/vec4 12, 0, 5;
    %jmp/1 T_15.112, 8;
T_15.111 ; End of true expr.
    %pushi/vec4 1, 0, 5;
    %jmp/0 T_15.112, 8;
 ; End of false expr.
    %blend;
T_15.112;
    %store/vec4 v0x55c12dc05440_0, 0, 5;
T_15.110 ;
T_15.108 ;
T_15.106 ;
T_15.104 ;
T_15.101 ;
    %jmp T_15.32;
T_15.31 ;
    %load/vec4 v0x55c12dc07400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.113, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c12dc07180_0, 0, 1;
    %load/vec4 v0x55c12dc06680_0;
    %subi 1, 0, 17;
    %store/vec4 v0x55c12dc05020_0, 0, 17;
    %load/vec4 v0x55c12dc06110_0;
    %addi 1, 0, 17;
    %store/vec4 v0x55c12dc04ca0_0, 0, 17;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55c12dc06fb0_0, 0, 1;
    %load/vec4 v0x55c12dc05020_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.115, 4;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x55c12dc05440_0, 0, 5;
T_15.115 ;
T_15.113 ;
    %jmp T_15.32;
T_15.32 ;
    %pop/vec4 1;
T_15.3 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x55c12dba0110;
T_16 ;
    %wait E_0x55c12db04b10;
    %load/vec4 v0x55c12dc0a480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c12dc0bcb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c12dc0bd50_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c12dc0bd50_0, 0;
    %load/vec4 v0x55c12dc0bd50_0;
    %assign/vec4 v0x55c12dc0bcb0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55c12dba0110;
T_17 ;
    %wait E_0x55c12dacf890;
    %load/vec4 v0x55c12dc0b1d0_0;
    %assign/vec4 v0x55c12dc0b9b0_0, 0;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "common/block_ram/block_ram.v";
    "riscv_top.v";
    "cpu.v";
    "hci.v";
    "common/fifo/fifo.v";
    "common/uart/uart.v";
    "common/uart/uart_baud_clk.v";
    "common/uart/uart_rx.v";
    "common/uart/uart_tx.v";
    "ram.v";
