Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Nov  1 22:36:38 2021
| Host         : LAPTOP-EMHK0KK9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fpga_top_timing_summary_routed.rpt -pb fpga_top_timing_summary_routed.pb -rpx fpga_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                        Violations  
---------  ----------------  -----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                        19          
DPIR-1     Warning           Asynchronous driver check                                          516         
HPDR-1     Warning           Port pin direction inconsistency                                   1           
SYNTH-12   Warning           DSP input not registered                                           2           
SYNTH-13   Warning           combinational multiplier                                           1           
TIMING-9   Warning           Unknown CDC Logic                                                  1           
TIMING-18  Warning           Missing input or output delay                                      30          
TIMING-20  Warning           Non-clocked latch                                                  1           
TIMING-47  Warning           False path or asynchronous clock group between synchronous clocks  2           
XDCC-1     Warning           Scoped Clock constraint overwritten with the same name             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (39)
5. checking no_input_delay (8)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: rst_n (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: PM_CLKDIV_1K/clk_int_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: PM_CLKDIV_1M/clk_int_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (39)
-------------------------------------------------
 There are 39 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.676        0.000                      0                 5756        0.037        0.000                      0                 5756        3.000        0.000                       0                  1832  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_pad               {0.000 5.000}      10.000          100.000         
  clk_100_clk_wiz_0   {0.000 5.000}      10.000          100.000         
  clk_36_clk_wiz_0    {0.000 13.889}     27.778          36.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pad                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_100_clk_wiz_0         1.676        0.000                      0                 5670        0.037        0.000                      0                 5670        3.750        0.000                       0                  1776  
  clk_36_clk_wiz_0         20.009        0.000                      0                   86        0.191        0.000                      0                   86       13.389        0.000                       0                    52  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pad
  To Clock:  clk_pad

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pad
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pad }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_clk_wiz_0
  To Clock:  clk_100_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.676ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.676ns  (required time - arrival time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.272ns  (logic 5.805ns (70.179%)  route 2.467ns (29.821%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.571    -0.896    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X56Y40         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[3]_rep/Q
                         net (fo=70, routed)          1.115     0.737    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/A[3]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[3]_P[0])
                                                      3.841     4.578 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M[0]/P[0]
                         net (fo=1, routed)           1.352     5.930    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M[0]__0[0]
    SLICE_X55Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.054 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out[15]_i_21/O
                         net (fo=1, routed)           0.000     6.054    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out[15]_i_21_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.586 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.586    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_13_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.700    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_8_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.814    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_2_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_1_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[19]_i_1_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.376 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[22]_i_2/O[1]
                         net (fo=1, routed)           0.000     7.376    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/added[35]_0[21]
    SLICE_X55Y44         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.455     8.504    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    SLICE_X55Y44         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[21]/C
                         clock pessimism              0.564     9.067    
                         clock uncertainty           -0.077     8.990    
    SLICE_X55Y44         FDRE (Setup_fdre_C_D)        0.062     9.052    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[21]
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                          -7.376    
  -------------------------------------------------------------------
                         slack                                  1.676    

Slack (MET) :             1.771ns  (required time - arrival time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.177ns  (logic 5.710ns (69.832%)  route 2.467ns (30.168%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.571    -0.896    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X56Y40         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[3]_rep/Q
                         net (fo=70, routed)          1.115     0.737    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/A[3]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[3]_P[0])
                                                      3.841     4.578 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M[0]/P[0]
                         net (fo=1, routed)           1.352     5.930    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M[0]__0[0]
    SLICE_X55Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.054 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out[15]_i_21/O
                         net (fo=1, routed)           0.000     6.054    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out[15]_i_21_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.586 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.586    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_13_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.700    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_8_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.814    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_2_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_1_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[19]_i_1_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.281 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[22]_i_2/O[2]
                         net (fo=1, routed)           0.000     7.281    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/added[35]_0[22]
    SLICE_X55Y44         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.455     8.504    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    SLICE_X55Y44         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[22]/C
                         clock pessimism              0.564     9.067    
                         clock uncertainty           -0.077     8.990    
    SLICE_X55Y44         FDRE (Setup_fdre_C_D)        0.062     9.052    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[22]
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                  1.771    

Slack (MET) :             1.787ns  (required time - arrival time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.161ns  (logic 5.694ns (69.773%)  route 2.467ns (30.227%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.571    -0.896    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X56Y40         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[3]_rep/Q
                         net (fo=70, routed)          1.115     0.737    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/A[3]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[3]_P[0])
                                                      3.841     4.578 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M[0]/P[0]
                         net (fo=1, routed)           1.352     5.930    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M[0]__0[0]
    SLICE_X55Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.054 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out[15]_i_21/O
                         net (fo=1, routed)           0.000     6.054    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out[15]_i_21_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.586 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.586    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_13_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.700    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_8_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.814    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_2_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_1_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.042 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.042    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[19]_i_1_n_0
    SLICE_X55Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.265 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[22]_i_2/O[0]
                         net (fo=1, routed)           0.000     7.265    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/added[35]_0[20]
    SLICE_X55Y44         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.455     8.504    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    SLICE_X55Y44         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[20]/C
                         clock pessimism              0.564     9.067    
                         clock uncertainty           -0.077     8.990    
    SLICE_X55Y44         FDRE (Setup_fdre_C_D)        0.062     9.052    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[20]
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                  1.787    

Slack (MET) :             1.790ns  (required time - arrival time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.158ns  (logic 5.691ns (69.762%)  route 2.467ns (30.238%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.571    -0.896    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X56Y40         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[3]_rep/Q
                         net (fo=70, routed)          1.115     0.737    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/A[3]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[3]_P[0])
                                                      3.841     4.578 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M[0]/P[0]
                         net (fo=1, routed)           1.352     5.930    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M[0]__0[0]
    SLICE_X55Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.054 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out[15]_i_21/O
                         net (fo=1, routed)           0.000     6.054    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out[15]_i_21_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.586 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.586    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_13_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.700    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_8_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.814    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_2_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_1_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.262 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[19]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.262    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/added[35]_0[17]
    SLICE_X55Y43         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.455     8.504    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    SLICE_X55Y43         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[17]/C
                         clock pessimism              0.564     9.067    
                         clock uncertainty           -0.077     8.990    
    SLICE_X55Y43         FDRE (Setup_fdre_C_D)        0.062     9.052    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[17]
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                  1.790    

Slack (MET) :             1.811ns  (required time - arrival time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.137ns  (logic 5.670ns (69.684%)  route 2.467ns (30.316%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.571    -0.896    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X56Y40         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[3]_rep/Q
                         net (fo=70, routed)          1.115     0.737    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/A[3]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[3]_P[0])
                                                      3.841     4.578 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M[0]/P[0]
                         net (fo=1, routed)           1.352     5.930    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M[0]__0[0]
    SLICE_X55Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.054 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out[15]_i_21/O
                         net (fo=1, routed)           0.000     6.054    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out[15]_i_21_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.586 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.586    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_13_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.700    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_8_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.814    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_2_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_1_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.241 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[19]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.241    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/added[35]_0[19]
    SLICE_X55Y43         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.455     8.504    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    SLICE_X55Y43         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[19]/C
                         clock pessimism              0.564     9.067    
                         clock uncertainty           -0.077     8.990    
    SLICE_X55Y43         FDRE (Setup_fdre_C_D)        0.062     9.052    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[19]
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                          -7.241    
  -------------------------------------------------------------------
                         slack                                  1.811    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.063ns  (logic 5.596ns (69.406%)  route 2.467ns (30.594%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.571    -0.896    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X56Y40         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[3]_rep/Q
                         net (fo=70, routed)          1.115     0.737    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/A[3]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[3]_P[0])
                                                      3.841     4.578 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M[0]/P[0]
                         net (fo=1, routed)           1.352     5.930    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M[0]__0[0]
    SLICE_X55Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.054 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out[15]_i_21/O
                         net (fo=1, routed)           0.000     6.054    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out[15]_i_21_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.586 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.586    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_13_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.700    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_8_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.814    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_2_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_1_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.167 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[19]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.167    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/added[35]_0[18]
    SLICE_X55Y43         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.455     8.504    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    SLICE_X55Y43         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[18]/C
                         clock pessimism              0.564     9.067    
                         clock uncertainty           -0.077     8.990    
    SLICE_X55Y43         FDRE (Setup_fdre_C_D)        0.062     9.052    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[18]
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                          -7.167    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.047ns  (logic 5.580ns (69.345%)  route 2.467ns (30.655%))
  Logic Levels:           7  (CARRY4=5 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 8.504 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.571    -0.896    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X56Y40         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[3]_rep/Q
                         net (fo=70, routed)          1.115     0.737    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/A[3]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[3]_P[0])
                                                      3.841     4.578 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M[0]/P[0]
                         net (fo=1, routed)           1.352     5.930    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M[0]__0[0]
    SLICE_X55Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.054 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out[15]_i_21/O
                         net (fo=1, routed)           0.000     6.054    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out[15]_i_21_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.586 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.586    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_13_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.700    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_8_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.814    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_2_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.928 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.928    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_1_n_0
    SLICE_X55Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.151 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[19]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.151    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/added[35]_0[16]
    SLICE_X55Y43         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.455     8.504    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    SLICE_X55Y43         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[16]/C
                         clock pessimism              0.564     9.067    
                         clock uncertainty           -0.077     8.990    
    SLICE_X55Y43         FDRE (Setup_fdre_C_D)        0.062     9.052    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[16]
  -------------------------------------------------------------------
                         required time                          9.052    
                         arrival time                          -7.151    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             1.924ns  (required time - arrival time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.023ns  (logic 5.556ns (69.253%)  route 2.467ns (30.747%))
  Logic Levels:           6  (CARRY4=4 DSP48E1=1 LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.896ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.571    -0.896    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X56Y40         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y40         FDCE (Prop_fdce_C_Q)         0.518    -0.378 r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[3]_rep/Q
                         net (fo=70, routed)          1.115     0.737    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/A[3]
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[3]_P[0])
                                                      3.841     4.578 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M[0]/P[0]
                         net (fo=1, routed)           1.352     5.930    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/M[0]__0[0]
    SLICE_X55Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.054 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out[15]_i_21/O
                         net (fo=1, routed)           0.000     6.054    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out[15]_i_21_n_0
    SLICE_X55Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.586 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.586    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_13_n_0
    SLICE_X55Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.700 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_8/CO[3]
                         net (fo=1, routed)           0.000     6.700    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_8_n_0
    SLICE_X55Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.814 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.814    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_2_n_0
    SLICE_X55Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.127 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.127    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/added[35]_0[15]
    SLICE_X55Y42         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.454     8.503    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    SLICE_X55Y42         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]/C
                         clock pessimism              0.564     9.066    
                         clock uncertainty           -0.077     8.989    
    SLICE_X55Y42         FDRE (Setup_fdre_C_D)        0.062     9.051    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/buffer_out_reg[15]
  -------------------------------------------------------------------
                         required time                          9.051    
                         arrival time                          -7.127    
  -------------------------------------------------------------------
                         slack                                  1.924    

Slack (MET) :             1.955ns  (required time - arrival time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[25].Q_array_reg[25]/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 0.456ns (10.391%)  route 3.932ns (89.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.424ns = ( 8.576 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.570    -0.897    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X57Y38         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDCE (Prop_fdce_C_Q)         0.456    -0.441 r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[0]/Q
                         net (fo=99, routed)          3.932     3.492    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/A[0]
    DSP48_X1Y36          DSP48E1                                      r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[25].Q_array_reg[25]/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.527     8.576    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    DSP48_X1Y36          DSP48E1                                      r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[25].Q_array_reg[25]/CLK
                         clock pessimism              0.485     9.060    
                         clock uncertainty           -0.077     8.983    
    DSP48_X1Y36          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -3.536     5.447    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[25].Q_array_reg[25]
  -------------------------------------------------------------------
                         required time                          5.447    
                         arrival time                          -3.492    
  -------------------------------------------------------------------
                         slack                                  1.955    

Slack (MET) :             1.956ns  (required time - arrival time)
  Source:                 PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[26].Q_array_reg[26]/B[0]
                            (rising edge-triggered cell DSP48E1 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_clk_wiz_0 rise@10.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.388ns  (logic 0.456ns (10.391%)  route 3.932ns (89.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.423ns = ( 8.577 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.570    -0.897    PM_DATA_PROCESS/PM_DATAINPUT/clk_100
    SLICE_X57Y38         FDCE                                         r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y38         FDCE (Prop_fdce_C_Q)         0.456    -0.441 r  PM_DATA_PROCESS/PM_DATAINPUT/filter_in_data_reg[0]/Q
                         net (fo=99, routed)          3.932     3.492    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/A[0]
    DSP48_X1Y37          DSP48E1                                      r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[26].Q_array_reg[26]/B[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_pad (IN)
                         net (fo=0)                   0.000    10.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        1.528     8.577    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    DSP48_X1Y37          DSP48E1                                      r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[26].Q_array_reg[26]/CLK
                         clock pessimism              0.485     9.061    
                         clock uncertainty           -0.077     8.984    
    DSP48_X1Y37          DSP48E1 (Setup_dsp48e1_CLK_B[0])
                                                     -3.536     5.448    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[26].Q_array_reg[26]
  -------------------------------------------------------------------
                         required time                          5.448    
                         arrival time                          -3.492    
  -------------------------------------------------------------------
                         slack                                  1.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 PM_UART/fifo_rx_din_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_UART/fifo_rx_inst/fifo_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.554ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.593    -0.554    PM_UART/clk_100
    SLICE_X61Y37         FDRE                                         r  PM_UART/fifo_rx_din_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.413 r  PM_UART/fifo_rx_din_r_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.357    PM_UART/fifo_rx_inst/fifo_reg_0_15_0_5/DIA0
    SLICE_X60Y37         RAMD32                                       r  PM_UART/fifo_rx_inst/fifo_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.862    -0.793    PM_UART/fifo_rx_inst/fifo_reg_0_15_0_5/WCLK
    SLICE_X60Y37         RAMD32                                       r  PM_UART/fifo_rx_inst/fifo_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.252    -0.541    
    SLICE_X60Y37         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147    -0.394    PM_UART/fifo_rx_inst/fifo_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 PM_OLED/PM_Init/DELAY_COMP/ms_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_Init/DELAY_COMP/ms_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.392ns (77.018%)  route 0.117ns (22.982%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.563    -0.584    PM_OLED/PM_Init/DELAY_COMP/clk_100
    SLICE_X51Y99         FDRE                                         r  PM_OLED/PM_Init/DELAY_COMP/ms_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  PM_OLED/PM_Init/DELAY_COMP/ms_counter_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.327    PM_OLED/PM_Init/DELAY_COMP/ms_counter_reg[4]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.130 r  PM_OLED/PM_Init/DELAY_COMP/ms_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.129    PM_OLED/PM_Init/DELAY_COMP/ms_counter_reg[4]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.075 r  PM_OLED/PM_Init/DELAY_COMP/ms_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.075    PM_OLED/PM_Init/DELAY_COMP/ms_counter_reg[8]_i_1_n_7
    SLICE_X51Y100        FDRE                                         r  PM_OLED/PM_Init/DELAY_COMP/ms_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.918    -0.737    PM_OLED/PM_Init/DELAY_COMP/clk_100
    SLICE_X51Y100        FDRE                                         r  PM_OLED/PM_Init/DELAY_COMP/ms_counter_reg[8]/C
                         clock pessimism              0.503    -0.234    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105    -0.129    PM_OLED/PM_Init/DELAY_COMP/ms_counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[32].Q_array_reg[32][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[33].Q_array_reg[33][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.274ns (62.309%)  route 0.166ns (37.691%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.563    -0.584    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    SLICE_X50Y51         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[32].Q_array_reg[32][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[32].Q_array_reg[32][21]/Q
                         net (fo=2, routed)           0.166    -0.254    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[32].Q_array_reg_n_0_[32][21]
    SLICE_X53Y49         LUT2 (Prop_lut2_I1_O)        0.045    -0.209 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/added[32]_carry__4_i_2/O
                         net (fo=1, routed)           0.000    -0.209    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/added[32]_carry__4_i_2_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.144 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/added[32]_carry__4/O[1]
                         net (fo=1, routed)           0.000    -0.144    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/added[32]_16[21]
    SLICE_X53Y49         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[33].Q_array_reg[33][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.840    -0.815    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    SLICE_X53Y49         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[33].Q_array_reg[33][21]/C
                         clock pessimism              0.508    -0.307    
    SLICE_X53Y49         FDRE (Hold_fdre_C_D)         0.105    -0.202    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[33].Q_array_reg[33][21]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 PM_OLED/PM_Init/DELAY_COMP/ms_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_Init/DELAY_COMP/ms_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.403ns (77.505%)  route 0.117ns (22.495%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.563    -0.584    PM_OLED/PM_Init/DELAY_COMP/clk_100
    SLICE_X51Y99         FDRE                                         r  PM_OLED/PM_Init/DELAY_COMP/ms_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.443 r  PM_OLED/PM_Init/DELAY_COMP/ms_counter_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.327    PM_OLED/PM_Init/DELAY_COMP/ms_counter_reg[4]
    SLICE_X51Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.130 r  PM_OLED/PM_Init/DELAY_COMP/ms_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.129    PM_OLED/PM_Init/DELAY_COMP/ms_counter_reg[4]_i_1_n_0
    SLICE_X51Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.064 r  PM_OLED/PM_Init/DELAY_COMP/ms_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.064    PM_OLED/PM_Init/DELAY_COMP/ms_counter_reg[8]_i_1_n_5
    SLICE_X51Y100        FDRE                                         r  PM_OLED/PM_Init/DELAY_COMP/ms_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.918    -0.737    PM_OLED/PM_Init/DELAY_COMP/clk_100
    SLICE_X51Y100        FDRE                                         r  PM_OLED/PM_Init/DELAY_COMP/ms_counter_reg[10]/C
                         clock pessimism              0.503    -0.234    
    SLICE_X51Y100        FDRE (Hold_fdre_C_D)         0.105    -0.129    PM_OLED/PM_Init/DELAY_COMP/ms_counter_reg[10]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                          -0.064    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[29].Q_array_reg[29][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[30].Q_array_reg[30][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.270ns (57.620%)  route 0.199ns (42.380%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.569    -0.578    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    SLICE_X51Y49         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[29].Q_array_reg[29][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[29].Q_array_reg[29][19]/Q
                         net (fo=3, routed)           0.199    -0.239    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[29].Q_array_reg_n_0_[29][19]
    SLICE_X54Y50         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129    -0.110 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/added[29]_carry__4/O[1]
                         net (fo=1, routed)           0.000    -0.110    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/added[29]_13[21]
    SLICE_X54Y50         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[30].Q_array_reg[30][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.833    -0.821    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    SLICE_X54Y50         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[30].Q_array_reg[30][21]/C
                         clock pessimism              0.508    -0.313    
    SLICE_X54Y50         FDRE (Hold_fdre_C_D)         0.134    -0.179    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[30].Q_array_reg[30][21]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 oled_req_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_OLED/PM_UserDisp/user_screen_reg[2,5][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.018%)  route 0.262ns (64.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.552    -0.595    clk_100M
    SLICE_X32Y81         FDCE                                         r  oled_req_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y81         FDCE (Prop_fdce_C_Q)         0.141    -0.454 r  oled_req_data_reg[1]/Q
                         net (fo=64, routed)          0.262    -0.192    PM_OLED/PM_UserDisp/user_screen_reg[1,15][6]_0[1]
    SLICE_X41Y81         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[2,5][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.820    -0.835    PM_OLED/PM_UserDisp/clk_100
    SLICE_X41Y81         FDCE                                         r  PM_OLED/PM_UserDisp/user_screen_reg[2,5][1]/C
                         clock pessimism              0.503    -0.332    
    SLICE_X41Y81         FDCE (Hold_fdce_C_D)         0.070    -0.262    PM_OLED/PM_UserDisp/user_screen_reg[2,5][1]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[32].Q_array_reg[32][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[33].Q_array_reg[33][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.272ns (60.184%)  route 0.180ns (39.816%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.563    -0.584    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    SLICE_X50Y50         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[32].Q_array_reg[32][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.420 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[32].Q_array_reg[32][18]/Q
                         net (fo=3, routed)           0.180    -0.240    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[32].Q_array_reg_n_0_[32][18]
    SLICE_X53Y48         LUT2 (Prop_lut2_I0_O)        0.045    -0.195 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/added[32]_carry__3_i_2/O
                         net (fo=1, routed)           0.000    -0.195    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/added[32]_carry__3_i_2_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.132 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/added[32]_carry__3/O[3]
                         net (fo=1, routed)           0.000    -0.132    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/added[32]_16[19]
    SLICE_X53Y48         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[33].Q_array_reg[33][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.840    -0.815    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    SLICE_X53Y48         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[33].Q_array_reg[33][19]/C
                         clock pessimism              0.508    -0.307    
    SLICE_X53Y48         FDRE (Hold_fdre_C_D)         0.105    -0.202    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[33].Q_array_reg[33][19]
  -------------------------------------------------------------------
                         required time                          0.202    
                         arrival time                          -0.132    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[30].Q_array_reg[30][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[31].Q_array_reg[31][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.192%)  route 0.163ns (36.808%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.569    -0.578    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    SLICE_X54Y49         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[30].Q_array_reg[30][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.414 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[30].Q_array_reg[30][19]/Q
                         net (fo=3, routed)           0.163    -0.252    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[30].Q_array_reg_n_0_[30][19]
    SLICE_X55Y50         LUT2 (Prop_lut2_I0_O)        0.045    -0.207 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/added[30]_carry__4_i_3/O
                         net (fo=1, routed)           0.000    -0.207    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/added[30]_carry__4_i_3_n_0
    SLICE_X55Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.137 r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/added[30]_carry__4/O[0]
                         net (fo=1, routed)           0.000    -0.137    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/added[30]_14[20]
    SLICE_X55Y50         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[31].Q_array_reg[31][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.833    -0.821    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/clk_100
    SLICE_X55Y50         FDRE                                         r  PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[31].Q_array_reg[31][20]/C
                         clock pessimism              0.508    -0.313    
    SLICE_X55Y50         FDRE (Hold_fdre_C_D)         0.105    -0.208    PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[31].Q_array_reg[31][20]
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 PM_UART/fifo_rx_inst/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_UART/fifo_rx_inst/fifo_reg_0_15_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.623%)  route 0.206ns (59.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.595    -0.552    PM_UART/fifo_rx_inst/clk_100
    SLICE_X62Y38         FDRE                                         r  PM_UART/fifo_rx_inst/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  PM_UART/fifo_rx_inst/wr_ptr_reg[3]/Q
                         net (fo=16, routed)          0.206    -0.205    PM_UART/fifo_rx_inst/fifo_reg_0_15_0_5/ADDRD3
    SLICE_X60Y37         RAMD32                                       r  PM_UART/fifo_rx_inst/fifo_reg_0_15_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.862    -0.793    PM_UART/fifo_rx_inst/fifo_reg_0_15_0_5/WCLK
    SLICE_X60Y37         RAMD32                                       r  PM_UART/fifo_rx_inst/fifo_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.274    -0.519    
    SLICE_X60Y37         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.279    PM_UART/fifo_rx_inst/fifo_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 PM_UART/fifo_rx_inst/wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PM_UART/fifo_rx_inst/fifo_reg_0_15_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_100_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_clk_wiz_0 rise@0.000ns - clk_100_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.623%)  route 0.206ns (59.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.793ns
    Source Clock Delay      (SCD):    -0.552ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.595    -0.552    PM_UART/fifo_rx_inst/clk_100
    SLICE_X62Y38         FDRE                                         r  PM_UART/fifo_rx_inst/wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.411 r  PM_UART/fifo_rx_inst/wr_ptr_reg[3]/Q
                         net (fo=16, routed)          0.206    -0.205    PM_UART/fifo_rx_inst/fifo_reg_0_15_0_5/ADDRD3
    SLICE_X60Y37         RAMD32                                       r  PM_UART/fifo_rx_inst/fifo_reg_0_15_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_100_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout1_buf/O
                         net (fo=1774, routed)        0.862    -0.793    PM_UART/fifo_rx_inst/fifo_reg_0_15_0_5/WCLK
    SLICE_X60Y37         RAMD32                                       r  PM_UART/fifo_rx_inst/fifo_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.274    -0.519    
    SLICE_X60Y37         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.279    PM_UART/fifo_rx_inst/fifo_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PM_PLL/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0        PM_XADC/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y36     PM_OLED/PM_UserDisp/PM_CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y36     PM_OLED/PM_UserDisp/PM_CHAR_LIB_COMP/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   PM_PLL/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y21      PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[10].Q_array_reg[10]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y22      PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[11].Q_array_reg[11]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y23      PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[12].Q_array_reg[12]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y24      PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[13].Q_array_reg[13]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y25      PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[14].Q_array_reg[14]/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X1Y26      PM_DATA_PROCESS/PM_MYFILTER/PM_FILTER_TEST/fIR_fflops[15].Q_array_reg[15]/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y37     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y37     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y37     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y37     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y37     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y37     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y37     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y37     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y37     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y37     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y37     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y37     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y37     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y37     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y37     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y37     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y37     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y37     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y37     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y37     PM_DATA_PROCESS/PM_DATAINPUT/PM_FIFO/fifo_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_36_clk_wiz_0
  To Clock:  clk_36_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       20.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.389ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.009ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.490ns  (logic 1.138ns (15.193%)  route 6.352ns (84.807%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 26.320 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.604    -0.863    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y75          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.518    -0.345 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/Q
                         net (fo=3, routed)           0.816     0.471    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[14]
    SLICE_X2Y75          LUT4 (Prop_lut4_I1_O)        0.124     0.595 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14/O
                         net (fo=1, routed)           0.823     1.419    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14_n_0
    SLICE_X2Y74          LUT5 (Prop_lut5_I4_O)        0.124     1.543 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12/O
                         net (fo=1, routed)           1.006     2.548    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.124     2.672 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7/O
                         net (fo=1, routed)           1.129     3.802    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I0_O)        0.124     3.926 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=34, routed)          1.586     5.512    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I5_O)        0.124     5.636 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.992     6.627    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X2Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.494    26.320    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[26]/C
                         clock pessimism              0.578    26.898    
                         clock uncertainty           -0.092    26.805    
    SLICE_X2Y78          FDCE (Setup_fdce_C_CE)      -0.169    26.636    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         26.636    
                         arrival time                          -6.627    
  -------------------------------------------------------------------
                         slack                                 20.009    

Slack (MET) :             20.009ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.490ns  (logic 1.138ns (15.193%)  route 6.352ns (84.807%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 26.320 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.604    -0.863    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y75          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.518    -0.345 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/Q
                         net (fo=3, routed)           0.816     0.471    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[14]
    SLICE_X2Y75          LUT4 (Prop_lut4_I1_O)        0.124     0.595 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14/O
                         net (fo=1, routed)           0.823     1.419    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14_n_0
    SLICE_X2Y74          LUT5 (Prop_lut5_I4_O)        0.124     1.543 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12/O
                         net (fo=1, routed)           1.006     2.548    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.124     2.672 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7/O
                         net (fo=1, routed)           1.129     3.802    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I0_O)        0.124     3.926 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=34, routed)          1.586     5.512    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I5_O)        0.124     5.636 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.992     6.627    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X2Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.494    26.320    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[27]/C
                         clock pessimism              0.578    26.898    
                         clock uncertainty           -0.092    26.805    
    SLICE_X2Y78          FDCE (Setup_fdce_C_CE)      -0.169    26.636    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         26.636    
                         arrival time                          -6.627    
  -------------------------------------------------------------------
                         slack                                 20.009    

Slack (MET) :             20.009ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.490ns  (logic 1.138ns (15.193%)  route 6.352ns (84.807%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 26.320 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.604    -0.863    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y75          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.518    -0.345 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/Q
                         net (fo=3, routed)           0.816     0.471    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[14]
    SLICE_X2Y75          LUT4 (Prop_lut4_I1_O)        0.124     0.595 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14/O
                         net (fo=1, routed)           0.823     1.419    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14_n_0
    SLICE_X2Y74          LUT5 (Prop_lut5_I4_O)        0.124     1.543 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12/O
                         net (fo=1, routed)           1.006     2.548    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.124     2.672 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7/O
                         net (fo=1, routed)           1.129     3.802    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I0_O)        0.124     3.926 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=34, routed)          1.586     5.512    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I5_O)        0.124     5.636 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.992     6.627    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X2Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.494    26.320    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[28]/C
                         clock pessimism              0.578    26.898    
                         clock uncertainty           -0.092    26.805    
    SLICE_X2Y78          FDCE (Setup_fdce_C_CE)      -0.169    26.636    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         26.636    
                         arrival time                          -6.627    
  -------------------------------------------------------------------
                         slack                                 20.009    

Slack (MET) :             20.009ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.490ns  (logic 1.138ns (15.193%)  route 6.352ns (84.807%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 26.320 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.604    -0.863    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y75          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.518    -0.345 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/Q
                         net (fo=3, routed)           0.816     0.471    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[14]
    SLICE_X2Y75          LUT4 (Prop_lut4_I1_O)        0.124     0.595 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14/O
                         net (fo=1, routed)           0.823     1.419    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14_n_0
    SLICE_X2Y74          LUT5 (Prop_lut5_I4_O)        0.124     1.543 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12/O
                         net (fo=1, routed)           1.006     2.548    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.124     2.672 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7/O
                         net (fo=1, routed)           1.129     3.802    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I0_O)        0.124     3.926 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=34, routed)          1.586     5.512    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I5_O)        0.124     5.636 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.992     6.627    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X2Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.494    26.320    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[29]/C
                         clock pessimism              0.578    26.898    
                         clock uncertainty           -0.092    26.805    
    SLICE_X2Y78          FDCE (Setup_fdce_C_CE)      -0.169    26.636    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[29]
  -------------------------------------------------------------------
                         required time                         26.636    
                         arrival time                          -6.627    
  -------------------------------------------------------------------
                         slack                                 20.009    

Slack (MET) :             20.009ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.490ns  (logic 1.138ns (15.193%)  route 6.352ns (84.807%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 26.320 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.604    -0.863    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y75          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.518    -0.345 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/Q
                         net (fo=3, routed)           0.816     0.471    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[14]
    SLICE_X2Y75          LUT4 (Prop_lut4_I1_O)        0.124     0.595 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14/O
                         net (fo=1, routed)           0.823     1.419    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14_n_0
    SLICE_X2Y74          LUT5 (Prop_lut5_I4_O)        0.124     1.543 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12/O
                         net (fo=1, routed)           1.006     2.548    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.124     2.672 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7/O
                         net (fo=1, routed)           1.129     3.802    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I0_O)        0.124     3.926 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=34, routed)          1.586     5.512    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I5_O)        0.124     5.636 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.992     6.627    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X2Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.494    26.320    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[30]/C
                         clock pessimism              0.578    26.898    
                         clock uncertainty           -0.092    26.805    
    SLICE_X2Y78          FDCE (Setup_fdce_C_CE)      -0.169    26.636    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         26.636    
                         arrival time                          -6.627    
  -------------------------------------------------------------------
                         slack                                 20.009    

Slack (MET) :             20.009ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.490ns  (logic 1.138ns (15.193%)  route 6.352ns (84.807%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 26.320 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.604    -0.863    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y75          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.518    -0.345 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/Q
                         net (fo=3, routed)           0.816     0.471    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[14]
    SLICE_X2Y75          LUT4 (Prop_lut4_I1_O)        0.124     0.595 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14/O
                         net (fo=1, routed)           0.823     1.419    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14_n_0
    SLICE_X2Y74          LUT5 (Prop_lut5_I4_O)        0.124     1.543 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12/O
                         net (fo=1, routed)           1.006     2.548    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.124     2.672 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7/O
                         net (fo=1, routed)           1.129     3.802    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I0_O)        0.124     3.926 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=34, routed)          1.586     5.512    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I5_O)        0.124     5.636 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.992     6.627    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X2Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.494    26.320    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y78          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[31]/C
                         clock pessimism              0.578    26.898    
                         clock uncertainty           -0.092    26.805    
    SLICE_X2Y78          FDCE (Setup_fdce_C_CE)      -0.169    26.636    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         26.636    
                         arrival time                          -6.627    
  -------------------------------------------------------------------
                         slack                                 20.009    

Slack (MET) :             20.147ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.350ns  (logic 1.138ns (15.482%)  route 6.212ns (84.518%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 26.318 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.604    -0.863    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y75          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.518    -0.345 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/Q
                         net (fo=3, routed)           0.816     0.471    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[14]
    SLICE_X2Y75          LUT4 (Prop_lut4_I1_O)        0.124     0.595 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14/O
                         net (fo=1, routed)           0.823     1.419    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14_n_0
    SLICE_X2Y74          LUT5 (Prop_lut5_I4_O)        0.124     1.543 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12/O
                         net (fo=1, routed)           1.006     2.548    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.124     2.672 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7/O
                         net (fo=1, routed)           1.129     3.802    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I0_O)        0.124     3.926 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=34, routed)          1.586     5.512    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I5_O)        0.124     5.636 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.852     6.487    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X2Y77          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.492    26.318    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y77          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[22]/C
                         clock pessimism              0.578    26.896    
                         clock uncertainty           -0.092    26.803    
    SLICE_X2Y77          FDCE (Setup_fdce_C_CE)      -0.169    26.634    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         26.634    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                 20.147    

Slack (MET) :             20.147ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.350ns  (logic 1.138ns (15.482%)  route 6.212ns (84.518%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 26.318 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.604    -0.863    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y75          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.518    -0.345 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/Q
                         net (fo=3, routed)           0.816     0.471    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[14]
    SLICE_X2Y75          LUT4 (Prop_lut4_I1_O)        0.124     0.595 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14/O
                         net (fo=1, routed)           0.823     1.419    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14_n_0
    SLICE_X2Y74          LUT5 (Prop_lut5_I4_O)        0.124     1.543 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12/O
                         net (fo=1, routed)           1.006     2.548    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.124     2.672 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7/O
                         net (fo=1, routed)           1.129     3.802    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I0_O)        0.124     3.926 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=34, routed)          1.586     5.512    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I5_O)        0.124     5.636 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.852     6.487    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X2Y77          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.492    26.318    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y77          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[23]/C
                         clock pessimism              0.578    26.896    
                         clock uncertainty           -0.092    26.803    
    SLICE_X2Y77          FDCE (Setup_fdce_C_CE)      -0.169    26.634    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         26.634    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                 20.147    

Slack (MET) :             20.147ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.350ns  (logic 1.138ns (15.482%)  route 6.212ns (84.518%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 26.318 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.604    -0.863    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y75          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.518    -0.345 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/Q
                         net (fo=3, routed)           0.816     0.471    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[14]
    SLICE_X2Y75          LUT4 (Prop_lut4_I1_O)        0.124     0.595 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14/O
                         net (fo=1, routed)           0.823     1.419    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14_n_0
    SLICE_X2Y74          LUT5 (Prop_lut5_I4_O)        0.124     1.543 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12/O
                         net (fo=1, routed)           1.006     2.548    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.124     2.672 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7/O
                         net (fo=1, routed)           1.129     3.802    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I0_O)        0.124     3.926 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=34, routed)          1.586     5.512    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I5_O)        0.124     5.636 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.852     6.487    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X2Y77          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.492    26.318    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y77          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[24]/C
                         clock pessimism              0.578    26.896    
                         clock uncertainty           -0.092    26.803    
    SLICE_X2Y77          FDCE (Setup_fdce_C_CE)      -0.169    26.634    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[24]
  -------------------------------------------------------------------
                         required time                         26.634    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                 20.147    

Slack (MET) :             20.147ns  (required time - arrival time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            27.778ns  (clk_36_clk_wiz_0 rise@27.778ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.350ns  (logic 1.138ns (15.482%)  route 6.212ns (84.518%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 26.318 - 27.778 ) 
    Source Clock Delay      (SCD):    -0.863ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.171ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.224 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.563    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.604    -0.863    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y75          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDCE (Prop_fdce_C_Q)         0.518    -0.345 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[14]/Q
                         net (fo=3, routed)           0.816     0.471    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg_n_0_[14]
    SLICE_X2Y75          LUT4 (Prop_lut4_I1_O)        0.124     0.595 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14/O
                         net (fo=1, routed)           0.823     1.419    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_14_n_0
    SLICE_X2Y74          LUT5 (Prop_lut5_I4_O)        0.124     1.543 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12/O
                         net (fo=1, routed)           1.006     2.548    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_12_n_0
    SLICE_X2Y72          LUT6 (Prop_lut6_I5_O)        0.124     2.672 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7/O
                         net (fo=1, routed)           1.129     3.802    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_7_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I0_O)        0.124     3.926 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6/O
                         net (fo=34, routed)          1.586     5.512    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_6_n_0
    SLICE_X3Y71          LUT6 (Prop_lut6_I5_O)        0.124     5.636 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1/O
                         net (fo=32, routed)          0.852     6.487    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter[31]_i_1_n_0
    SLICE_X2Y77          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                     27.778    27.778 r  
    E3                                                0.000    27.778 r  clk_pad (IN)
                         net (fo=0)                   0.000    27.778    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    29.196 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    30.358    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    23.154 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    24.735    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    24.826 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          1.492    26.318    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y77          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[25]/C
                         clock pessimism              0.578    26.896    
                         clock uncertainty           -0.092    26.803    
    SLICE_X2Y77          FDCE (Setup_fdce_C_CE)      -0.169    26.634    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_bit_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         26.634    
                         arrival time                          -6.487    
  -------------------------------------------------------------------
                         slack                                 20.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_mosi_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.622%)  route 0.161ns (46.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.579    -0.568    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X4Y71          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y71          FDCE (Prop_fdce_C_Q)         0.141    -0.427 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[0]/Q
                         net (fo=2, routed)           0.161    -0.266    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg_n_0_[0]
    SLICE_X2Y72          LUT6 (Prop_lut6_I2_O)        0.045    -0.221 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_mosi_i_2/O
                         net (fo=1, routed)           0.000    -0.221    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_mosi_i_2_n_0
    SLICE_X2Y72          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.849    -0.806    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y72          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_mosi_reg/C
                         clock pessimism              0.274    -0.532    
    SLICE_X2Y72          FDCE (Hold_fdce_C_D)         0.120    -0.412    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_mosi_reg
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.780%)  route 0.167ns (54.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.581    -0.566    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X3Y71          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDCE (Prop_fdce_C_Q)         0.141    -0.425 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[0]/Q
                         net (fo=1, routed)           0.167    -0.258    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/Q[0]
    SLICE_X4Y71          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.848    -0.807    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X4Y71          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[0]/C
                         clock pessimism              0.274    -0.533    
    SLICE_X4Y71          FDCE (Hold_fdce_C_D)         0.070    -0.463    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[0]
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.859%)  route 0.101ns (29.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.582    -0.565    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y70          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDCE (Prop_fdce_C_Q)         0.148    -0.417 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[1]/Q
                         net (fo=17, routed)          0.101    -0.316    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/state__0[1]
    SLICE_X2Y70          LUT6 (Prop_lut6_I1_O)        0.098    -0.218 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[2]_i_1_n_0
    SLICE_X2Y70          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.850    -0.804    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y70          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.239    -0.565    
    SLICE_X2Y70          FDCE (Hold_fdce_C_D)         0.121    -0.444    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.417%)  route 0.169ns (54.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.580    -0.567    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X4Y70          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[5]/Q
                         net (fo=1, routed)           0.169    -0.257    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/Q[2]
    SLICE_X4Y71          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.848    -0.807    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X4Y71          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[5]/C
                         clock pessimism              0.253    -0.554    
    SLICE_X4Y71          FDCE (Hold_fdce_C_D)         0.070    -0.484    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[5]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.028%)  route 0.172ns (54.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.580    -0.567    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X5Y70          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[4]/Q
                         net (fo=1, routed)           0.172    -0.254    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/Q[1]
    SLICE_X4Y71          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.848    -0.807    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X4Y71          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[4]/C
                         clock pessimism              0.253    -0.554    
    SLICE_X4Y71          FDCE (Hold_fdce_C_D)         0.066    -0.488    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_byte_reg[4]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.992%)  route 0.174ns (45.008%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.583    -0.564    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X2Y69          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.164    -0.400 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg/Q
                         net (fo=6, routed)           0.174    -0.227    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_valid
    SLICE_X2Y70          LUT5 (Prop_lut5_I2_O)        0.048    -0.179 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[1]_i_1_n_0
    SLICE_X2Y70          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.850    -0.804    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y70          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.253    -0.551    
    SLICE_X2Y70          FDCE (Hold_fdce_C_D)         0.131    -0.420    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_eot_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_eot_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.068%)  route 0.186ns (56.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.580    -0.567    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X5Y70          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_eot_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y70          FDCE (Prop_fdce_C_Q)         0.141    -0.426 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_eot_reg/Q
                         net (fo=1, routed)           0.186    -0.240    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_eot
    SLICE_X4Y71          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_eot_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.848    -0.807    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X4Y71          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_eot_reg/C
                         clock pessimism              0.253    -0.554    
    SLICE_X4Y71          FDCE (Hold_fdce_C_D)         0.072    -0.482    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_local_eot_reg
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.639%)  route 0.174ns (45.361%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.583    -0.564    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X2Y69          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.164    -0.400 f  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg/Q
                         net (fo=6, routed)           0.174    -0.227    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/spi_wr_valid
    SLICE_X2Y70          LUT5 (Prop_lut5_I2_O)        0.045    -0.182 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.182    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state[0]_i_1_n_0
    SLICE_X2Y70          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.850    -0.804    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y70          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.253    -0.551    
    SLICE_X2Y70          FDCE (Hold_fdce_C_D)         0.120    -0.431    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/wr_taken_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.583    -0.564    PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/clk_36
    SLICE_X2Y69          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/wr_taken_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.164    -0.400 f  PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/wr_taken_reg/Q
                         net (fo=2, routed)           0.175    -0.225    PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_taken
    SLICE_X2Y69          LUT4 (Prop_lut4_I2_O)        0.045    -0.180 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_i_1/O
                         net (fo=1, routed)           0.000    -0.180    PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_i_1_n_0
    SLICE_X2Y69          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.851    -0.803    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X2Y69          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg/C
                         clock pessimism              0.239    -0.564    
    SLICE_X2Y69          FDCE (Hold_fdce_C_D)         0.121    -0.443    PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 PM_SPI_CONTROLLER/PM_SPI_MASTER/P_SYS_TO_SPI_WR.spi_wr_valid_xfer_1_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Destination:            PM_SPI_CONTROLLER/PM_SPI_MASTER/P_SYS_TO_SPI_WR.spi_wr_valid_xfer_2_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_36_clk_wiz_0  {rise@0.000ns fall@13.889ns period=27.778ns})
  Path Group:             clk_36_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_36_clk_wiz_0 rise@0.000ns - clk_36_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.148ns (49.783%)  route 0.149ns (50.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.659 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.173    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.583    -0.564    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X2Y69          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/P_SYS_TO_SPI_WR.spi_wr_valid_xfer_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDCE (Prop_fdce_C_Q)         0.148    -0.416 r  PM_SPI_CONTROLLER/PM_SPI_MASTER/P_SYS_TO_SPI_WR.spi_wr_valid_xfer_1_reg/Q
                         net (fo=3, routed)           0.149    -0.267    PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_xfer_1
    SLICE_X2Y69          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/P_SYS_TO_SPI_WR.spi_wr_valid_xfer_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_36_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_pad (IN)
                         net (fo=0)                   0.000     0.000    PM_PLL/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  PM_PLL/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    PM_PLL/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.213 r  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.684    PM_PLL/inst/clk_36_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  PM_PLL/inst/clkout2_buf/O
                         net (fo=50, routed)          0.851    -0.803    PM_SPI_CONTROLLER/PM_SPI_MASTER/clk_36
    SLICE_X2Y69          FDCE                                         r  PM_SPI_CONTROLLER/PM_SPI_MASTER/P_SYS_TO_SPI_WR.spi_wr_valid_xfer_2_reg/C
                         clock pessimism              0.239    -0.564    
    SLICE_X2Y69          FDCE (Hold_fdce_C_D)         0.009    -0.555    PM_SPI_CONTROLLER/PM_SPI_MASTER/P_SYS_TO_SPI_WR.spi_wr_valid_xfer_2_reg
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_36_clk_wiz_0
Waveform(ns):       { 0.000 13.889 }
Period(ns):         27.778
Sources:            { PM_PLL/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         27.778      25.623     BUFGCTRL_X0Y17   PM_PLL/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         27.778      26.529     MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X2Y69      PM_SPI_CONTROLLER/PM_SPI_MASTER/P_SYS_TO_SPI_WR.spi_wr_valid_xfer_1_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X2Y69      PM_SPI_CONTROLLER/PM_SPI_MASTER/P_SYS_TO_SPI_WR.spi_wr_valid_xfer_2_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X3Y71      PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X5Y70      PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X4Y70      PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X5Y70      PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_eot_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X2Y69      PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_valid_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         27.778      26.778     SLICE_X2Y70      PM_SPI_CONTROLLER/PM_SPI_MASTER/PM_SPI_M/FSM_sequential_state_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       27.778      185.582    MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X2Y69      PM_SPI_CONTROLLER/PM_SPI_MASTER/P_SYS_TO_SPI_WR.spi_wr_valid_xfer_1_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X2Y69      PM_SPI_CONTROLLER/PM_SPI_MASTER/P_SYS_TO_SPI_WR.spi_wr_valid_xfer_1_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X2Y69      PM_SPI_CONTROLLER/PM_SPI_MASTER/P_SYS_TO_SPI_WR.spi_wr_valid_xfer_2_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X2Y69      PM_SPI_CONTROLLER/PM_SPI_MASTER/P_SYS_TO_SPI_WR.spi_wr_valid_xfer_2_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X3Y71      PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X3Y71      PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X5Y70      PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X5Y70      PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X4Y70      PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X4Y70      PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[5]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X2Y69      PM_SPI_CONTROLLER/PM_SPI_MASTER/P_SYS_TO_SPI_WR.spi_wr_valid_xfer_1_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X2Y69      PM_SPI_CONTROLLER/PM_SPI_MASTER/P_SYS_TO_SPI_WR.spi_wr_valid_xfer_1_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X2Y69      PM_SPI_CONTROLLER/PM_SPI_MASTER/P_SYS_TO_SPI_WR.spi_wr_valid_xfer_2_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X2Y69      PM_SPI_CONTROLLER/PM_SPI_MASTER/P_SYS_TO_SPI_WR.spi_wr_valid_xfer_2_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X3Y71      PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X3Y71      PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X5Y70      PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X5Y70      PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X4Y70      PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         13.889      13.389     SLICE_X4Y70      PM_SPI_CONTROLLER/PM_SPI_MASTER/spi_wr_data_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PM_PLL/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   PM_PLL/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  PM_PLL/inst/mmcm_adv_inst/CLKFBOUT



