
// Generated by Cadence Genus(TM) Synthesis Solution 18.13-s027_1
// Generated on: Apr 20 2022 15:10:54 PDT (Apr 20 2022 22:10:54 UTC)

// Verification Directory fv/Darken 

module Darken(clock, reset, io_in, io_out);
  input clock, reset;
  input [7:0] io_in;
  output [7:0] io_out;
  wire clock, reset;
  wire [7:0] io_in;
  wire [7:0] io_out;
  wire UNCONNECTED;
  assign io_out[1] = io_in[0];
  assign io_out[2] = io_in[1];
  assign io_out[3] = io_in[2];
  assign io_out[4] = io_in[3];
  assign io_out[5] = io_in[4];
  assign io_out[6] = io_in[5];
  assign io_out[7] = io_in[6];
  sky130_fd_sc_hd__conb_1 tie_0_cell(.HI (UNCONNECTED), .LO
       (io_out[0]));
endmodule

