Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Mar 27 09:25:51 2025
| Host         : sodir-HP-Laptop running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.117        0.000                      0                  505        0.168        0.000                      0                  505        3.500        0.000                       0                   190  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.117        0.000                      0                  505        0.168        0.000                      0                  505        3.500        0.000                       0                   190  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.117ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.117ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.057ns (29.954%)  route 2.472ns (70.046%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         2.058     6.132    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X110Y148       FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y148       FDRE (Prop_fdre_C_Q)         0.456     6.588 f  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[4]/Q
                         net (fo=6, routed)           0.904     7.492    design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg_n_0_[4]
    SLICE_X110Y148       LUT3 (Prop_lut3_I0_O)        0.152     7.644 r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[4]_i_3/O
                         net (fo=5, routed)           0.477     8.121    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[4]_i_3_n_0
    SLICE_X112Y147       LUT5 (Prop_lut5_I1_O)        0.332     8.453 r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[4]_i_2/O
                         net (fo=18, routed)          0.613     9.066    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[4]_i_2_n_0
    SLICE_X109Y148       LUT4 (Prop_lut4_I0_O)        0.117     9.183 r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[1]_i_1/O
                         net (fo=1, routed)           0.477     9.660    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[1]_i_1_n_0
    SLICE_X109Y148       FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.858    13.623    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X109Y148       FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current_reg[1]/C
                         clock pessimism              0.441    14.064    
                         clock uncertainty           -0.035    14.028    
    SLICE_X109Y148       FDRE (Setup_fdre_C_D)       -0.251    13.777    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current_reg[1]
  -------------------------------------------------------------------
                         required time                         13.777    
                         arrival time                          -9.660    
  -------------------------------------------------------------------
                         slack                                  4.117    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.766ns (23.815%)  route 2.450ns (76.185%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         2.055     6.129    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y143       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y143       FDRE (Prop_fdre_C_Q)         0.518     6.647 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           1.084     7.731    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]
    SLICE_X109Y143       LUT5 (Prop_lut5_I1_O)        0.124     7.855 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_3/O
                         net (fo=1, routed)           0.633     8.488    design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_3_n_0
    SLICE_X109Y142       LUT6 (Prop_lut6_I0_O)        0.124     8.612 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.733     9.345    design_1_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X108Y144       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.857    13.622    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y144       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
                         clock pessimism              0.482    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X108Y144       FDRE (Setup_fdre_C_R)       -0.524    13.544    design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]
  -------------------------------------------------------------------
                         required time                         13.544    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.199ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.766ns (23.815%)  route 2.450ns (76.185%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         2.055     6.129    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y143       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y143       FDRE (Prop_fdre_C_Q)         0.518     6.647 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           1.084     7.731    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]
    SLICE_X109Y143       LUT5 (Prop_lut5_I1_O)        0.124     7.855 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_3/O
                         net (fo=1, routed)           0.633     8.488    design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_3_n_0
    SLICE_X109Y142       LUT6 (Prop_lut6_I0_O)        0.124     8.612 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.733     9.345    design_1_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X108Y144       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.857    13.622    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y144       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]/C
                         clock pessimism              0.482    14.104    
                         clock uncertainty           -0.035    14.068    
    SLICE_X108Y144       FDRE (Setup_fdre_C_R)       -0.524    13.544    design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]
  -------------------------------------------------------------------
                         required time                         13.544    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  4.199    

Slack (MET) :             4.245ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.683ns  (logic 1.294ns (35.136%)  route 2.389ns (64.864%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.623ns = ( 13.623 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         2.058     6.132    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X110Y148       FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y148       FDRE (Prop_fdre_C_Q)         0.456     6.588 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[4]/Q
                         net (fo=6, routed)           0.904     7.492    design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg_n_0_[4]
    SLICE_X110Y148       LUT3 (Prop_lut3_I0_O)        0.152     7.644 f  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[4]_i_3/O
                         net (fo=5, routed)           0.871     8.515    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[4]_i_3_n_0
    SLICE_X112Y147       LUT5 (Prop_lut5_I3_O)        0.358     8.873 r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[2]_i_2/O
                         net (fo=7, routed)           0.613     9.487    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[2]_i_2_n_0
    SLICE_X109Y148       LUT6 (Prop_lut6_I5_O)        0.328     9.815 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current[2]_i_1/O
                         net (fo=1, routed)           0.000     9.815    design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current[2]_i_1_n_0
    SLICE_X109Y148       FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.858    13.623    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X109Y148       FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[2]/C
                         clock pessimism              0.441    14.064    
                         clock uncertainty           -0.035    14.028    
    SLICE_X109Y148       FDRE (Setup_fdre_C_D)        0.031    14.059    design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[2]
  -------------------------------------------------------------------
                         required time                         14.059    
                         arrival time                          -9.815    
  -------------------------------------------------------------------
                         slack                                  4.245    

Slack (MET) :             4.291ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 1.294ns (34.710%)  route 2.434ns (65.290%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         2.058     6.132    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X110Y148       FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y148       FDRE (Prop_fdre_C_Q)         0.456     6.588 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[4]/Q
                         net (fo=6, routed)           0.904     7.492    design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg_n_0_[4]
    SLICE_X110Y148       LUT3 (Prop_lut3_I0_O)        0.152     7.644 f  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[4]_i_3/O
                         net (fo=5, routed)           0.871     8.515    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[4]_i_3_n_0
    SLICE_X112Y147       LUT5 (Prop_lut5_I3_O)        0.358     8.873 r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[2]_i_2/O
                         net (fo=7, routed)           0.659     9.532    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[2]_i_2_n_0
    SLICE_X112Y148       LUT6 (Prop_lut6_I5_O)        0.328     9.860 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current[1]_i_1/O
                         net (fo=1, routed)           0.000     9.860    design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current[1]_i_1_n_0
    SLICE_X112Y148       FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.861    13.626    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X112Y148       FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[1]/C
                         clock pessimism              0.481    14.107    
                         clock uncertainty           -0.035    14.071    
    SLICE_X112Y148       FDRE (Setup_fdre_C_D)        0.079    14.150    design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[1]
  -------------------------------------------------------------------
                         required time                         14.150    
                         arrival time                          -9.860    
  -------------------------------------------------------------------
                         slack                                  4.291    

Slack (MET) :             4.308ns  (required time - arrival time)
  Source:                 design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 1.294ns (34.869%)  route 2.417ns (65.131%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         2.058     6.132    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X110Y148       FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y148       FDRE (Prop_fdre_C_Q)         0.456     6.588 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[4]/Q
                         net (fo=6, routed)           0.904     7.492    design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg_n_0_[4]
    SLICE_X110Y148       LUT3 (Prop_lut3_I0_O)        0.152     7.644 f  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[4]_i_3/O
                         net (fo=5, routed)           0.871     8.515    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[4]_i_3_n_0
    SLICE_X112Y147       LUT5 (Prop_lut5_I3_O)        0.358     8.873 r  design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[2]_i_2/O
                         net (fo=7, routed)           0.642     9.515    design_1_i/uart_top_0/inst/UART_RX_INST/FSM_onehot_rFSM_Current[2]_i_2_n_0
    SLICE_X112Y148       LUT6 (Prop_lut6_I5_O)        0.328     9.843 r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current[0]_i_1/O
                         net (fo=1, routed)           0.000     9.843    design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current[0]_i_1_n_0
    SLICE_X112Y148       FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.861    13.626    design_1_i/uart_top_0/inst/UART_RX_INST/iClk
    SLICE_X112Y148       FDRE                                         r  design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[0]/C
                         clock pessimism              0.481    14.107    
                         clock uncertainty           -0.035    14.071    
    SLICE_X112Y148       FDRE (Setup_fdre_C_D)        0.079    14.150    design_1_i/uart_top_0/inst/UART_RX_INST/rCnt_Current_reg[0]
  -------------------------------------------------------------------
                         required time                         14.150    
                         arrival time                          -9.843    
  -------------------------------------------------------------------
                         slack                                  4.308    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.766ns (24.857%)  route 2.316ns (75.143%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 13.621 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         2.055     6.129    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y143       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y143       FDRE (Prop_fdre_C_Q)         0.518     6.647 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           1.084     7.731    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]
    SLICE_X109Y143       LUT5 (Prop_lut5_I1_O)        0.124     7.855 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_3/O
                         net (fo=1, routed)           0.633     8.488    design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_3_n_0
    SLICE_X109Y142       LUT6 (Prop_lut6_I0_O)        0.124     8.612 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.598     9.210    design_1_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X108Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.856    13.621    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]/C
                         clock pessimism              0.482    14.103    
                         clock uncertainty           -0.035    14.067    
    SLICE_X108Y141       FDRE (Setup_fdre_C_R)       -0.524    13.543    design_1_i/Debounce_Switch_0/inst/r_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.543    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.766ns (24.857%)  route 2.316ns (75.143%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 13.621 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         2.055     6.129    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y143       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y143       FDRE (Prop_fdre_C_Q)         0.518     6.647 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           1.084     7.731    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]
    SLICE_X109Y143       LUT5 (Prop_lut5_I1_O)        0.124     7.855 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_3/O
                         net (fo=1, routed)           0.633     8.488    design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_3_n_0
    SLICE_X109Y142       LUT6 (Prop_lut6_I0_O)        0.124     8.612 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.598     9.210    design_1_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X108Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.856    13.621    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[5]/C
                         clock pessimism              0.482    14.103    
                         clock uncertainty           -0.035    14.067    
    SLICE_X108Y141       FDRE (Setup_fdre_C_R)       -0.524    13.543    design_1_i/Debounce_Switch_0/inst/r_Count_reg[5]
  -------------------------------------------------------------------
                         required time                         13.543    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.766ns (24.857%)  route 2.316ns (75.143%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 13.621 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         2.055     6.129    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y143       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y143       FDRE (Prop_fdre_C_Q)         0.518     6.647 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           1.084     7.731    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]
    SLICE_X109Y143       LUT5 (Prop_lut5_I1_O)        0.124     7.855 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_3/O
                         net (fo=1, routed)           0.633     8.488    design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_3_n_0
    SLICE_X109Y142       LUT6 (Prop_lut6_I0_O)        0.124     8.612 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.598     9.210    design_1_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X108Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.856    13.621    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]/C
                         clock pessimism              0.482    14.103    
                         clock uncertainty           -0.035    14.067    
    SLICE_X108Y141       FDRE (Setup_fdre_C_R)       -0.524    13.543    design_1_i/Debounce_Switch_0/inst/r_Count_reg[6]
  -------------------------------------------------------------------
                         required time                         13.543    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.082ns  (logic 0.766ns (24.857%)  route 2.316ns (75.143%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 13.621 - 8.000 ) 
    Source Clock Delay      (SCD):    6.129ns
    Clock Pessimism Removal (CPR):    0.482ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         2.055     6.129    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y143       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y143       FDRE (Prop_fdre_C_Q)         0.518     6.647 r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/Q
                         net (fo=3, routed)           1.084     7.731    design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]
    SLICE_X109Y143       LUT5 (Prop_lut5_I1_O)        0.124     7.855 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_3/O
                         net (fo=1, routed)           0.633     8.488    design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_3_n_0
    SLICE_X109Y142       LUT6 (Prop_lut6_I0_O)        0.124     8.612 r  design_1_i/Debounce_Switch_0/inst/r_Count[0]_i_1/O
                         net (fo=18, routed)          0.598     9.210    design_1_i/Debounce_Switch_0/inst/p_0_in
    SLICE_X108Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  iClk (IN)
                         net (fo=0)                   0.000     8.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         1.856    13.621    design_1_i/Debounce_Switch_0/inst/i_Clk
    SLICE_X108Y141       FDRE                                         r  design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]/C
                         clock pessimism              0.482    14.103    
                         clock uncertainty           -0.035    14.067    
    SLICE_X108Y141       FDRE (Setup_fdre_C_R)       -0.524    13.543    design_1_i/Debounce_Switch_0/inst/r_Count_reg[7]
  -------------------------------------------------------------------
                         required time                         13.543    
                         arrival time                          -9.210    
  -------------------------------------------------------------------
                         slack                                  4.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rTxByte_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.718     1.805    design_1_i/uart_top_0/inst/iClk
    SLICE_X110Y145       FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y145       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  design_1_i/uart_top_0/inst/rTxByte_reg[1]/Q
                         net (fo=1, routed)           0.086     2.031    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]_0[1]
    SLICE_X111Y145       LUT5 (Prop_lut5_I2_O)        0.045     2.076 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[1]_i_1/O
                         net (fo=1, routed)           0.000     2.076    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[1]_i_1_n_0
    SLICE_X111Y145       FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.994     2.336    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X111Y145       FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[1]/C
                         clock pessimism             -0.519     1.818    
    SLICE_X111Y145       FDRE (Hold_fdre_C_D)         0.091     1.909    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.717     1.804    design_1_i/uart_top_0/inst/iClk
    SLICE_X108Y145       FDSE                                         r  design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y145       FDSE (Prop_fdse_C_Q)         0.164     1.968 r  design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[0]/Q
                         net (fo=4, routed)           0.068     2.036    design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg_n_0_[0]
    SLICE_X108Y145       FDRE                                         r  design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.991     2.333    design_1_i/uart_top_0/inst/iClk
    SLICE_X108Y145       FDRE                                         r  design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]/C
                         clock pessimism             -0.530     1.804    
    SLICE_X108Y145       FDRE (Hold_fdre_C_D)         0.060     1.864    design_1_i/uart_top_0/inst/FSM_onehot_rFSM_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.769%)  route 0.082ns (28.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.718     1.805    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X112Y144       FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y144       FDRE (Prop_fdre_C_Q)         0.164     1.969 r  design_1_i/uart_top_0/inst/UART_TX_INST/rBit_Current_reg[2]/Q
                         net (fo=4, routed)           0.082     2.051    design_1_i/uart_top_0/inst/UART_TX_INST/rBit_Current[2]
    SLICE_X113Y144       LUT6 (Prop_lut6_I3_O)        0.045     2.096 r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[3]_i_1__0/O
                         net (fo=1, routed)           0.000     2.096    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current[3]_i_1__0_n_0
    SLICE_X113Y144       FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.994     2.336    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X113Y144       FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[3]/C
                         clock pessimism             -0.519     1.818    
    SLICE_X113Y144       FDRE (Hold_fdre_C_D)         0.092     1.910    design_1_i/uart_top_0/inst/UART_TX_INST/FSM_onehot_rFSM_Current_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.096    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rTxByte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.626%)  route 0.111ns (37.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.519ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.718     1.805    design_1_i/uart_top_0/inst/iClk
    SLICE_X110Y145       FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y145       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  design_1_i/uart_top_0/inst/rTxByte_reg[0]/Q
                         net (fo=1, routed)           0.111     2.057    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[7]_0[0]
    SLICE_X111Y145       LUT5 (Prop_lut5_I2_O)        0.045     2.102 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[0]_i_1/O
                         net (fo=1, routed)           0.000     2.102    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current[0]_i_1_n_0
    SLICE_X111Y145       FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.994     2.336    design_1_i/uart_top_0/inst/UART_TX_INST/iClk
    SLICE_X111Y145       FDRE                                         r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[0]/C
                         clock pessimism             -0.519     1.818    
    SLICE_X111Y145       FDRE (Hold_fdre_C_D)         0.092     1.910    design_1_i/uart_top_0/inst/UART_TX_INST/rTxData_Current_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg[78]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.203%)  route 0.128ns (40.797%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.717     1.804    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y146       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y146       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  design_1_i/uart_top_0/inst/rBuffer_reg[78]/Q
                         net (fo=1, routed)           0.128     2.073    design_1_i/uart_top_0/inst/in5[86]
    SLICE_X109Y147       LUT3 (Prop_lut3_I0_O)        0.045     2.118 r  design_1_i/uart_top_0/inst/rBuffer[86]_i_1/O
                         net (fo=1, routed)           0.000     2.118    design_1_i/uart_top_0/inst/rBuffer[86]_i_1_n_0
    SLICE_X109Y147       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.992     2.334    design_1_i/uart_top_0/inst/iClk
    SLICE_X109Y147       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[86]/C
                         clock pessimism             -0.514     1.821    
    SLICE_X109Y147       FDRE (Hold_fdre_C_D)         0.091     1.912    design_1_i/uart_top_0/inst/rBuffer_reg[86]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.118    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.190ns (57.100%)  route 0.143ns (42.900%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.718     1.805    design_1_i/uart_top_0/inst/iClk
    SLICE_X106Y148       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y148       FDRE (Prop_fdre_C_Q)         0.141     1.946 r  design_1_i/uart_top_0/inst/rBuffer_reg[3]/Q
                         net (fo=1, routed)           0.143     2.088    design_1_i/uart_top_0/inst/in5[11]
    SLICE_X107Y149       LUT3 (Prop_lut3_I0_O)        0.049     2.137 r  design_1_i/uart_top_0/inst/rBuffer[11]_i_1/O
                         net (fo=1, routed)           0.000     2.137    design_1_i/uart_top_0/inst/rBuffer[11]_i_1_n_0
    SLICE_X107Y149       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.992     2.334    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y149       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[11]/C
                         clock pessimism             -0.514     1.821    
    SLICE_X107Y149       FDRE (Hold_fdre_C_D)         0.107     1.928    design_1_i/uart_top_0/inst/rBuffer_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.928    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rTxByte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.492%)  route 0.155ns (45.508%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.494ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.717     1.804    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y145       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y145       FDRE (Prop_fdre_C_Q)         0.141     1.945 r  design_1_i/uart_top_0/inst/rBuffer_reg[88]/Q
                         net (fo=1, routed)           0.155     2.100    design_1_i/uart_top_0/inst/UART_TX_INST/rTxByte_reg[7][0]
    SLICE_X110Y145       LUT6 (Prop_lut6_I5_O)        0.045     2.145 r  design_1_i/uart_top_0/inst/UART_TX_INST/rTxByte[0]_i_1/O
                         net (fo=1, routed)           0.000     2.145    design_1_i/uart_top_0/inst/p_0_in[0]
    SLICE_X110Y145       FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.994     2.336    design_1_i/uart_top_0/inst/iClk
    SLICE_X110Y145       FDRE                                         r  design_1_i/uart_top_0/inst/rTxByte_reg[0]/C
                         clock pessimism             -0.494     1.843    
    SLICE_X110Y145       FDRE (Hold_fdre_C_D)         0.092     1.935    design_1_i/uart_top_0/inst/rTxByte_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[81]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.717     1.804    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y145       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y145       FDRE (Prop_fdre_C_Q)         0.128     1.932 r  design_1_i/uart_top_0/inst/rBuffer_reg[73]/Q
                         net (fo=1, routed)           0.086     2.017    design_1_i/uart_top_0/inst/in5[81]
    SLICE_X107Y145       LUT3 (Prop_lut3_I0_O)        0.104     2.121 r  design_1_i/uart_top_0/inst/rBuffer[81]_i_1/O
                         net (fo=1, routed)           0.000     2.121    design_1_i/uart_top_0/inst/rBuffer[81]_i_1_n_0
    SLICE_X107Y145       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.991     2.333    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y145       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[81]/C
                         clock pessimism             -0.530     1.804    
    SLICE_X107Y145       FDRE (Hold_fdre_C_D)         0.107     1.911    design_1_i/uart_top_0/inst/rBuffer_reg[81]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg[83]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    1.804ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.717     1.804    design_1_i/uart_top_0/inst/iClk
    SLICE_X109Y145       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[83]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y145       FDRE (Prop_fdre_C_Q)         0.128     1.932 r  design_1_i/uart_top_0/inst/rBuffer_reg[83]/Q
                         net (fo=1, routed)           0.086     2.017    design_1_i/uart_top_0/inst/in5[91]
    SLICE_X109Y145       LUT3 (Prop_lut3_I0_O)        0.104     2.121 r  design_1_i/uart_top_0/inst/rBuffer[91]_i_1/O
                         net (fo=1, routed)           0.000     2.121    design_1_i/uart_top_0/inst/rBuffer[91]_i_1_n_0
    SLICE_X109Y145       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.991     2.333    design_1_i/uart_top_0/inst/iClk
    SLICE_X109Y145       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[91]/C
                         clock pessimism             -0.530     1.804    
    SLICE_X109Y145       FDRE (Hold_fdre_C_D)         0.107     1.911    design_1_i/uart_top_0/inst/rBuffer_reg[91]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 design_1_i/uart_top_0/inst/rBuffer_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/uart_top_0/inst/rBuffer_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.232ns (73.062%)  route 0.086ns (26.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.718     1.805    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y147       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y147       FDRE (Prop_fdre_C_Q)         0.128     1.933 r  design_1_i/uart_top_0/inst/rBuffer_reg[45]/Q
                         net (fo=1, routed)           0.086     2.018    design_1_i/uart_top_0/inst/in5[53]
    SLICE_X107Y147       LUT3 (Prop_lut3_I0_O)        0.104     2.122 r  design_1_i/uart_top_0/inst/rBuffer[53]_i_1/O
                         net (fo=1, routed)           0.000     2.122    design_1_i/uart_top_0/inst/rBuffer[53]_i_1_n_0
    SLICE_X107Y147       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    iClk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  iClk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    iClk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  iClk_IBUF_BUFG_inst/O
                         net (fo=189, routed)         0.992     2.334    design_1_i/uart_top_0/inst/iClk
    SLICE_X107Y147       FDRE                                         r  design_1_i/uart_top_0/inst/rBuffer_reg[53]/C
                         clock pessimism             -0.530     1.805    
    SLICE_X107Y147       FDRE (Hold_fdre_C_D)         0.107     1.912    design_1_i/uart_top_0/inst/rBuffer_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  iClk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y140  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y140  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y140  design_1_i/Debounce_Switch_0/inst/r_Count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y140  design_1_i/Debounce_Switch_0/inst/r_Count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y140  design_1_i/Debounce_Switch_0/inst/r_Count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y140  design_1_i/Debounce_Switch_0/inst/r_Count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y142  design_1_i/Debounce_Switch_0/inst/r_Count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y143  design_1_i/Debounce_Switch_0/inst/r_Count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y144  design_1_i/Debounce_Switch_0/inst/r_Count_reg[16]/C



