verilog work "myhalf_adder.v"
verilog work "full_adder_1b.v"
