docs: Verilog HDL을 이용한 Timer/Counter 
 
--------
• Logic diagram
--------
   
   ![initial]("https://user-images.githubusercontent.com/59474775/97949139-093afe00-1dd6-11eb-9226-7ad263dccb7d.png")

   
   
