plane	,	V_24
parent	,	V_120
spin_lock_init	,	F_46
"clcdclk"	,	L_3
cntl	,	V_42
drm_panel_enable	,	F_16
mode_changed	,	V_33
TIM2_PCD_HI_MASK	,	V_68
dev	,	V_38
"arm,pl11x,tft-r0g0b0-pads"	,	L_6
TIM2_IVS	,	V_73
state	,	V_25
ARRAY_SIZE	,	F_51
CLCD_PL111_MIS	,	V_9
active	,	V_111
diff	,	V_128
drm_plane_state	,	V_16
"pl111_div"	,	L_4
TIM2_PCD_HI_BITS	,	V_125
__clk_get_name	,	F_45
pl111_drm_dev_private	,	V_3
this_prate	,	V_126
of_node	,	V_145
drm_plane	,	V_35
device	,	V_140
DRM_FORMAT_ARGB4444	,	V_102
IRQ_NONE	,	V_7
pl111_clk_div_set_rate	,	F_40
hdisplay	,	V_27
CNTL_LCDBPP16_565	,	V_92
CNTL_LCDBPP16_444	,	V_101
display_info	,	V_74
of_graph_get_next_endpoint	,	F_49
device_node	,	V_141
endpoint	,	V_142
drm_simple_display_pipe_init	,	F_53
drm_crtc	,	V_34
panel	,	V_81
old_fb	,	V_23
pl111_display_check	,	F_5
clk_hw	,	V_114
CLCD_PL111_ICR	,	V_14
best_div	,	V_119
devm_clk_hw_register	,	F_47
irq	,	V_1
regs	,	V_8
drm_fb_cma_prepare_fb	,	F_32
pl111_display_prepare_fb	,	F_31
pl111_display_init	,	F_48
ENOENT	,	V_147
ppl	,	V_43
drm_crtc_arm_vblank_event	,	F_26
vsync_end	,	V_59
CLCD_UBAS	,	V_109
of_node_put	,	F_52
DRM_FORMAT_XBGR4444	,	V_100
"CLCD: unable to get clcdclk.\n"	,	L_5
DRM_FORMAT_XRGB1555	,	V_98
pl111_display_enable	,	F_7
CNTL_LCDTFT	,	V_83
clk_div	,	V_129
tim2_lock	,	V_64
hsync_start	,	V_56
priv	,	V_4
ret	,	V_53
drm_display_mode	,	V_20
pl111_clk_div_recalc_rate	,	F_38
drm_fb_cma_get_gem_addr	,	F_6
DRM_MODE_FLAG_NHSYNC	,	V_70
pl111_display_update	,	F_23
tim2	,	V_52
drm_crtc_handle_vblank	,	F_3
ops	,	V_135
hbp	,	V_46
name	,	V_134
fb	,	V_26
DRM_FORMAT_ABGR4444	,	V_99
pl111_irq	,	F_1
drm_crtc_vblank_get	,	F_25
formats	,	V_144
TIM2_BCD	,	V_66
hsw	,	V_44
dev_err	,	F_9
of_property_read_u32_array	,	F_50
rate	,	V_116
div_rate	,	V_127
vdisplay	,	V_58
devm_clk_get	,	F_42
spin_unlock	,	F_12
clk_disable_unprepare	,	F_22
DRM_FORMAT_BGR565	,	V_91
dev_private	,	V_39
parent_names	,	V_137
DRM_BUS_FLAG_PIXDATA_NEGEDGE	,	V_78
DIV_ROUND_UP_ULL	,	F_36
DRM_FORMAT_XRGB8888	,	V_89
drm_crtc_vblank_off	,	F_19
old_pstate	,	V_105
DRM_FORMAT_XBGR1555	,	V_95
TIM2_IOE	,	V_77
"arm,pl11x,tft-r0g0b0-pads should be 3 ints\n"	,	L_7
pl111_enable_vblank	,	F_29
CNTL_LCDBPP24	,	V_87
set_parent	,	V_118
CLCD_PL111_IENB	,	V_112
TIM2_PCD_LO_MASK	,	V_67
hw	,	V_115
prate	,	V_117
drm_device	,	V_36
event_lock	,	V_110
drm_panel_unprepare	,	F_21
clk_hw_get_parent	,	F_34
CLCD_TIM2	,	V_65
CLCD_TIM1	,	V_63
init	,	V_133
CLCD_TIM0	,	V_62
clk	,	V_54
best_prate	,	V_121
TIM2_IPC	,	V_79
IRQ_HANDLED	,	V_13
crtc	,	V_12
hfp	,	V_45
connector	,	V_41
DRM_FORMAT_ARGB8888	,	V_88
TIM2_PCD_LO_BITS	,	V_124
WARN_ONCE	,	F_15
pl111_disable_vblank	,	F_30
status	,	V_6
CLCD_TIM3	,	V_80
ENODEV	,	V_146
CNTL_LCDEN	,	V_82
vbp	,	V_50
flags	,	V_69
drm_simple_display_pipe	,	V_15
best_diff	,	V_122
CNTL_BGR	,	V_90
vsw	,	V_48
event	,	V_107
clk_prepare_enable	,	F_10
spin_unlock_irq	,	F_28
max_div	,	V_123
CLCD_PL111_CNTL	,	V_104
lpp	,	V_47
num_parents	,	V_138
EINVAL	,	V_28
DRM_FORMAT_ARGB1555	,	V_97
drm_panel_prepare	,	F_13
cstate	,	V_19
CLK_SET_RATE_PARENT	,	V_139
DRM_MODE_FLAG_NVSYNC	,	V_72
DRM_FORMAT_XBGR8888	,	V_86
vtotal	,	V_61
bus_flags	,	V_75
CLCD_IRQ_NEXTBASE_UPDATE	,	V_10
parent_name	,	V_131
TIM2_PCD_HI_SHIFT	,	V_130
CNTL_LCDPWR	,	V_84
data	,	V_2
hsync_end	,	V_55
vsync_start	,	V_60
pstate	,	V_17
drm_crtc_send_vblank_event	,	F_27
clk_init_data	,	V_132
tft_r0b0g0	,	V_143
mode	,	V_21
pl111_clk_div_ops	,	V_136
pl111_clk_div_round_rate	,	F_37
u32	,	T_2
pl111_clk_div_choose_div	,	F_33
pitches	,	V_30
spin_lock_irq	,	F_24
pipe	,	V_11
drm	,	V_37
cpl	,	V_51
cpp	,	V_32
offset	,	V_29
DRM_FORMAT_RGB565	,	V_93
drm_pending_vblank_event	,	V_106
format	,	V_31
PTR_ERR	,	F_44
pl111_display_disable	,	F_18
DRM_FORMAT_ABGR8888	,	V_85
clk_set_rate	,	F_8
vfp	,	V_49
drm_crtc_vblank_on	,	F_17
drm_crtc_state	,	V_18
drm_connector	,	V_40
drm_framebuffer	,	V_22
pl111_init_clock_divider	,	F_41
htotal	,	V_57
"arm,pl11x,tft-r0g0b0-pads != [0,8,16] not yet supported\n"	,	L_8
TIM2_IHS	,	V_71
spin_lock	,	F_11
plane_state	,	V_113
CNTL_LCDVCOMP	,	F_14
addr	,	V_108
CNTL_LCDBPP16	,	V_96
readl	,	F_2
DRM_BUS_FLAG_DE_LOW	,	V_76
writel	,	F_4
"Unknown FB format 0x%08x\n"	,	L_2
pl111_display_funcs	,	V_148
irqreturn_t	,	T_1
irq_stat	,	V_5
clk_hw_round_rate	,	F_35
container_of	,	F_39
"Failed to set pixel clock rate to %d: %d\n"	,	L_1
DRM_FORMAT_XRGB4444	,	V_103
drm_panel_disable	,	F_20
DRM_FORMAT_ABGR1555	,	V_94
IS_ERR	,	F_43
