# Synopsys Constraint Checker(syntax only), version map201609actrcp1, Build 005R, built Jan 25 2017
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Wed Jul 12 18:47:50 2017


##### DESIGN INFO #######################################################

Top View:                "RTG4_CoreRISCV_AXI4_BaseDesign"
Constraint File(s):      "C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\designer\RTG4_CoreRISCV_AXI4_BaseDesign\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                             Requested     Requested     Clock                            Clock                   Clock
Clock                                             Frequency     Period        Type                             Group                   Load 
--------------------------------------------------------------------------------------------------------------------------------------------
COREJTAGDEBUG_85_1s|iUDRCK_inferred_clock         100.0 MHz     10.000        inferred                         Inferred_clkgroup_2     16   
RTG4FCCC_0/GL0                                    50.0 MHz      20.000        generated (from rcosc_50mhz)     default_clkgroup        6453 
RTG4FCCC_0/GL1                                    50.0 MHz      20.000        generated (from rcosc_50mhz)     default_clkgroup        149  
System                                            100.0 MHz     10.000        system                           system_clkgroup         0    
rcosc_50mhz                                       50.0 MHz      20.000        declared                         default_clkgroup        0    
spi_chanctrl_Z17|un1_resetn_rx_inferred_clock     100.0 MHz     10.000        inferred                         Inferred_clkgroup_0     1    
uj_jtag_85|un1_duttck_inferred_clock              100.0 MHz     10.000        inferred                         Inferred_clkgroup_1     206  
============================================================================================================================================
