{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1764519313614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764519313615 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764519313615 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764519313615 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764519313615 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764519313615 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764519313615 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764519313615 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764519313615 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764519313615 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764519313615 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764519313615 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764519313615 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764519313615 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764519313615 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1764519313615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 30 10:15:13 2025 " "Processing started: Sun Nov 30 10:15:13 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1764519313615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1764519313615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1764519313615 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1764519315353 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1764519316060 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1764519316060 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1764519316095 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1764519316095 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "The Timing Analyzer is analyzing 3 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1764519317406 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1764519318168 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1764519318553 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1764519318594 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1764519319401 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1764519319401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.100 " "Worst-case setup slack is -3.100" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764519319406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764519319406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.100             -26.315 iCLK  " "   -3.100             -26.315 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764519319406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764519319406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.320 " "Worst-case hold slack is 0.320" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764519319550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764519319550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 iCLK  " "    0.320               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764519319550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764519319550 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1764519319560 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1764519319569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.625 " "Worst-case minimum pulse width slack is 9.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764519319592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764519319592 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.625               0.000 iCLK  " "    9.625               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764519319592 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764519319592 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.100 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -3.100" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320589 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320589 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764519320589 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -3.100 (VIOLATED) " "Path #1: Setup slack is -3.100 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_we_reg " "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM:reg_EX_MEM\|Nbit_reg:mux_reg\|dffg:\\G_NBit_reg:31:dffgI\|s_Q " "To Node      : EX_MEM:reg_EX_MEM\|Nbit_reg:mux_reg\|dffg:\\G_NBit_reg:31:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.422      3.422  R        clock network delay " "     3.422      3.422  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.685      0.263     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_we_reg " "     3.685      0.263     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.534      2.849 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a5\|portadataout\[2\] " "     6.534      2.849 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a5\|portadataout\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.602      1.068 RR    IC  DMem\|ram~66\|datad " "     7.602      1.068 RR    IC  DMem\|ram~66\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.757      0.155 RR  CELL  DMem\|ram~66\|combout " "     7.757      0.155 RR  CELL  DMem\|ram~66\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.452      0.695 RR    IC  MemtoReg_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~2\|datad " "     8.452      0.695 RR    IC  MemtoReg_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.607      0.155 RR  CELL  MemtoReg_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~2\|combout " "     8.607      0.155 RR  CELL  MemtoReg_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.835      0.228 RR    IC  MemtoReg_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~3\|datad " "     8.835      0.228 RR    IC  MemtoReg_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.990      0.155 RR  CELL  MemtoReg_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~3\|combout " "     8.990      0.155 RR  CELL  MemtoReg_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.702      0.712 RR    IC  AuiPC_Mux\|Mux31~0\|datad " "     9.702      0.712 RR    IC  AuiPC_Mux\|Mux31~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.857      0.155 RR  CELL  AuiPC_Mux\|Mux31~0\|combout " "     9.857      0.155 RR  CELL  AuiPC_Mux\|Mux31~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.061      0.204 RR    IC  AuiPC_Mux\|Mux31~1\|datad " "    10.061      0.204 RR    IC  AuiPC_Mux\|Mux31~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.216      0.155 RR  CELL  AuiPC_Mux\|Mux31~1\|combout " "    10.216      0.155 RR  CELL  AuiPC_Mux\|Mux31~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.630      0.414 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:0:full_adderI\|and_gate1\|o_F\|datac " "    10.630      0.414 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:0:full_adderI\|and_gate1\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.917      0.287 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:0:full_adderI\|and_gate1\|o_F\|combout " "    10.917      0.287 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:0:full_adderI\|and_gate1\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.144      0.227 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~0\|datac " "    11.144      0.227 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.431      0.287 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~0\|combout " "    11.431      0.287 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.660      0.229 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|datad " "    11.660      0.229 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.815      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|combout " "    11.815      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.042      0.227 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|datad " "    12.042      0.227 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.197      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|combout " "    12.197      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.424      0.227 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|datad " "    12.424      0.227 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.579      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|combout " "    12.579      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.807      0.228 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|datad " "    12.807      0.228 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.962      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|combout " "    12.962      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.189      0.227 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|datad " "    13.189      0.227 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.344      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|combout " "    13.344      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.571      0.227 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|or_gate1\|o_F~0\|datad " "    13.571      0.227 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.726      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|or_gate1\|o_F~0\|combout " "    13.726      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.955      0.229 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:8:full_adderI\|or_gate1\|o_F~0\|datad " "    13.955      0.229 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:8:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.110      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:8:full_adderI\|or_gate1\|o_F~0\|combout " "    14.110      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:8:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.336      0.226 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:9:full_adderI\|or_gate1\|o_F~0\|datad " "    14.336      0.226 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:9:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.491      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:9:full_adderI\|or_gate1\|o_F~0\|combout " "    14.491      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:9:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.718      0.227 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:10:full_adderI\|or_gate1\|o_F~0\|datac " "    14.718      0.227 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:10:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.005      0.287 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:10:full_adderI\|or_gate1\|o_F~0\|combout " "    15.005      0.287 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:10:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.229      0.224 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:11:full_adderI\|or_gate1\|o_F~0\|datac " "    15.229      0.224 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:11:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.516      0.287 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:11:full_adderI\|or_gate1\|o_F~0\|combout " "    15.516      0.287 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:11:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.741      0.225 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:12:full_adderI\|or_gate1\|o_F~0\|datac " "    15.741      0.225 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:12:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.028      0.287 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:12:full_adderI\|or_gate1\|o_F~0\|combout " "    16.028      0.287 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:12:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.257      0.229 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:13:full_adderI\|or_gate1\|o_F~0\|datad " "    16.257      0.229 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:13:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.412      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:13:full_adderI\|or_gate1\|o_F~0\|combout " "    16.412      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:13:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.819      0.407 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:14:full_adderI\|or_gate1\|o_F~0\|datad " "    16.819      0.407 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:14:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.974      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:14:full_adderI\|or_gate1\|o_F~0\|combout " "    16.974      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:14:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.201      0.227 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:15:full_adderI\|or_gate1\|o_F~0\|datad " "    17.201      0.227 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:15:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.356      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:15:full_adderI\|or_gate1\|o_F~0\|combout " "    17.356      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:15:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.583      0.227 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:16:full_adderI\|or_gate1\|o_F~0\|datad " "    17.583      0.227 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:16:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.738      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:16:full_adderI\|or_gate1\|o_F~0\|combout " "    17.738      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:16:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.964      0.226 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:17:full_adderI\|or_gate1\|o_F~0\|datad " "    17.964      0.226 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:17:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.119      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:17:full_adderI\|or_gate1\|o_F~0\|combout " "    18.119      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:17:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.345      0.226 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:18:full_adderI\|or_gate1\|o_F~0\|datad " "    18.345      0.226 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:18:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.500      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:18:full_adderI\|or_gate1\|o_F~0\|combout " "    18.500      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:18:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.714      0.214 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:19:full_adderI\|or_gate1\|o_F~0\|datad " "    18.714      0.214 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:19:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.869      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:19:full_adderI\|or_gate1\|o_F~0\|combout " "    18.869      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:19:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.276      0.407 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:20:full_adderI\|or_gate1\|o_F~0\|datad " "    19.276      0.407 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:20:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.431      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:20:full_adderI\|or_gate1\|o_F~0\|combout " "    19.431      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:20:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.658      0.227 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:21:full_adderI\|or_gate1\|o_F~0\|datad " "    19.658      0.227 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:21:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.813      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:21:full_adderI\|or_gate1\|o_F~0\|combout " "    19.813      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:21:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.040      0.227 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:22:full_adderI\|or_gate1\|o_F~0\|datad " "    20.040      0.227 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:22:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.195      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:22:full_adderI\|or_gate1\|o_F~0\|combout " "    20.195      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:22:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.422      0.227 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:23:full_adderI\|or_gate1\|o_F~0\|datad " "    20.422      0.227 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:23:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.577      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:23:full_adderI\|or_gate1\|o_F~0\|combout " "    20.577      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:23:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.806      0.229 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:24:full_adderI\|or_gate1\|o_F~0\|datad " "    20.806      0.229 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:24:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.961      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:24:full_adderI\|or_gate1\|o_F~0\|combout " "    20.961      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:24:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.191      0.230 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:25:full_adderI\|or_gate1\|o_F~0\|datad " "    21.191      0.230 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:25:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.346      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:25:full_adderI\|or_gate1\|o_F~0\|combout " "    21.346      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:25:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.555      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:26:full_adderI\|or_gate1\|o_F~0\|datad " "    21.555      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:26:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.710      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:26:full_adderI\|or_gate1\|o_F~0\|combout " "    21.710      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:26:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.939      0.229 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:27:full_adderI\|or_gate1\|o_F~0\|datad " "    21.939      0.229 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:27:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.094      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:27:full_adderI\|or_gate1\|o_F~0\|combout " "    22.094      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:27:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.318      0.224 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:28:full_adderI\|or_gate1\|o_F~0\|datac " "    22.318      0.224 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:28:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.605      0.287 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:28:full_adderI\|or_gate1\|o_F~0\|combout " "    22.605      0.287 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:28:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.856      0.251 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:29:full_adderI\|or_gate1\|o_F~0\|datad " "    22.856      0.251 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:29:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.011      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:29:full_adderI\|or_gate1\|o_F~0\|combout " "    23.011      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:29:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.247      0.236 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:30:full_adderI\|or_gate1\|o_F~0\|datad " "    23.247      0.236 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:30:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.402      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:30:full_adderI\|or_gate1\|o_F~0\|combout " "    23.402      0.155 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:30:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.628      0.226 RR    IC  ALU\|big_mux\|Mux0~0\|datac " "    23.628      0.226 RR    IC  ALU\|big_mux\|Mux0~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.898      0.270 RF  CELL  ALU\|big_mux\|Mux0~0\|combout " "    23.898      0.270 RF  CELL  ALU\|big_mux\|Mux0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.130      0.232 FF    IC  ALU\|big_mux\|Mux0~1\|datac " "    24.130      0.232 FF    IC  ALU\|big_mux\|Mux0~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.411      0.281 FF  CELL  ALU\|big_mux\|Mux0~1\|combout " "    24.411      0.281 FF  CELL  ALU\|big_mux\|Mux0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.638      0.227 FF    IC  ALU\|big_mux\|Mux0~2\|datad " "    24.638      0.227 FF    IC  ALU\|big_mux\|Mux0~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.788      0.150 FR  CELL  ALU\|big_mux\|Mux0~2\|combout " "    24.788      0.150 FR  CELL  ALU\|big_mux\|Mux0~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.477      0.689 RR    IC  AndLink_Mux\|\\G_NBit_MUX:31:MUXI\|or_gate1\|o_F~0\|datad " "    25.477      0.689 RR    IC  AndLink_Mux\|\\G_NBit_MUX:31:MUXI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.632      0.155 RR  CELL  AndLink_Mux\|\\G_NBit_MUX:31:MUXI\|or_gate1\|o_F~0\|combout " "    25.632      0.155 RR  CELL  AndLink_Mux\|\\G_NBit_MUX:31:MUXI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.837      0.205 RR    IC  AndLink_Mux\|\\G_NBit_MUX:31:MUXI\|or_gate1\|o_F~1\|datad " "    25.837      0.205 RR    IC  AndLink_Mux\|\\G_NBit_MUX:31:MUXI\|or_gate1\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.992      0.155 RR  CELL  AndLink_Mux\|\\G_NBit_MUX:31:MUXI\|or_gate1\|o_F~1\|combout " "    25.992      0.155 RR  CELL  AndLink_Mux\|\\G_NBit_MUX:31:MUXI\|or_gate1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.992      0.000 RR    IC  reg_EX_MEM\|mux_reg\|\\G_NBit_reg:31:dffgI\|s_Q\|d " "    25.992      0.000 RR    IC  reg_EX_MEM\|mux_reg\|\\G_NBit_reg:31:dffgI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.079      0.087 RR  CELL  EX_MEM:reg_EX_MEM\|Nbit_reg:mux_reg\|dffg:\\G_NBit_reg:31:dffgI\|s_Q " "    26.079      0.087 RR  CELL  EX_MEM:reg_EX_MEM\|Nbit_reg:mux_reg\|dffg:\\G_NBit_reg:31:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.949      2.949  R        clock network delay " "    22.949      2.949  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.981      0.032           clock pessimism removed " "    22.981      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.961     -0.020           clock uncertainty " "    22.961     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.979      0.018     uTsu  EX_MEM:reg_EX_MEM\|Nbit_reg:mux_reg\|dffg:\\G_NBit_reg:31:dffgI\|s_Q " "    22.979      0.018     uTsu  EX_MEM:reg_EX_MEM\|Nbit_reg:mux_reg\|dffg:\\G_NBit_reg:31:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    26.079 " "Data Arrival Time  :    26.079" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.979 " "Data Required Time :    22.979" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -3.100 (VIOLATED) " "Slack              :    -3.100 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320590 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764519320590 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.320 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.320" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320758 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764519320758 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.320  " "Path #1: Hold slack is 0.320 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM:reg_EX_MEM\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:16:dffgI\|s_Q " "From Node    : EX_MEM:reg_EX_MEM\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:16:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.946      2.946  R        clock network delay " "     2.946      2.946  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.178      0.232     uTco  EX_MEM:reg_EX_MEM\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:16:dffgI\|s_Q " "     3.178      0.232     uTco  EX_MEM:reg_EX_MEM\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:16:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.178      0.000 RR  CELL  reg_EX_MEM\|data2_reg\|\\G_NBit_reg:16:dffgI\|s_Q\|q " "     3.178      0.000 RR  CELL  reg_EX_MEM\|data2_reg\|\\G_NBit_reg:16:dffgI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.875      0.697 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a16\|portadatain\[0\] " "     3.875      0.697 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a16\|portadatain\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.947      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0 " "     3.947      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.437      3.437  R        clock network delay " "     3.437      3.437  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.405     -0.032           clock pessimism removed " "     3.405     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.405      0.000           clock uncertainty " "     3.405      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.627      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0 " "     3.627      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.947 " "Data Arrival Time  :     3.947" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.627 " "Data Required Time :     3.627" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.320  " "Slack              :     0.320 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320758 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519320758 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764519320758 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1764519320759 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1764519320831 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1764519323402 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1764519325023 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1764519325023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.324 " "Worst-case setup slack is -1.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764519325028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764519325028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.324              -6.331 iCLK  " "   -1.324              -6.331 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764519325028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764519325028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.330 " "Worst-case hold slack is 0.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764519325170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764519325170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 iCLK  " "    0.330               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764519325170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764519325170 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1764519325176 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1764519325182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.644 " "Worst-case minimum pulse width slack is 9.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764519325207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764519325207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.644               0.000 iCLK  " "    9.644               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764519325207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764519325207 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.324 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.324" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326256 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326256 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764519326256 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.324 (VIOLATED) " "Path #1: Setup slack is -1.324 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_we_reg " "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EX_MEM:reg_EX_MEM\|Nbit_reg:mux_reg\|dffg:\\G_NBit_reg:31:dffgI\|s_Q " "To Node      : EX_MEM:reg_EX_MEM\|Nbit_reg:mux_reg\|dffg:\\G_NBit_reg:31:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.100      3.100  R        clock network delay " "     3.100      3.100  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.336      0.236     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_we_reg " "     3.336      0.236     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a5~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.921      2.585 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a5\|portadataout\[2\] " "     5.921      2.585 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a5\|portadataout\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.915      0.994 RR    IC  DMem\|ram~66\|datad " "     6.915      0.994 RR    IC  DMem\|ram~66\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.059      0.144 RR  CELL  DMem\|ram~66\|combout " "     7.059      0.144 RR  CELL  DMem\|ram~66\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.719      0.660 RR    IC  MemtoReg_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~2\|datad " "     7.719      0.660 RR    IC  MemtoReg_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.863      0.144 RR  CELL  MemtoReg_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~2\|combout " "     7.863      0.144 RR  CELL  MemtoReg_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.073      0.210 RR    IC  MemtoReg_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~3\|datad " "     8.073      0.210 RR    IC  MemtoReg_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.217      0.144 RR  CELL  MemtoReg_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~3\|combout " "     8.217      0.144 RR  CELL  MemtoReg_Mux\|\\G_NBit_MUX:0:MUXI\|or_gate1\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.888      0.671 RR    IC  AuiPC_Mux\|Mux31~0\|datad " "     8.888      0.671 RR    IC  AuiPC_Mux\|Mux31~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.032      0.144 RR  CELL  AuiPC_Mux\|Mux31~0\|combout " "     9.032      0.144 RR  CELL  AuiPC_Mux\|Mux31~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.220      0.188 RR    IC  AuiPC_Mux\|Mux31~1\|datad " "     9.220      0.188 RR    IC  AuiPC_Mux\|Mux31~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.364      0.144 RR  CELL  AuiPC_Mux\|Mux31~1\|combout " "     9.364      0.144 RR  CELL  AuiPC_Mux\|Mux31~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.753      0.389 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:0:full_adderI\|and_gate1\|o_F\|datac " "     9.753      0.389 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:0:full_adderI\|and_gate1\|o_F\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.018      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:0:full_adderI\|and_gate1\|o_F\|combout " "    10.018      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:0:full_adderI\|and_gate1\|o_F\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.227      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~0\|datac " "    10.227      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.492      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~0\|combout " "    10.492      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:1:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.703      0.211 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|datad " "    10.703      0.211 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.847      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|combout " "    10.847      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:2:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.056      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|datad " "    11.056      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.200      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|combout " "    11.200      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:3:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.409      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|datad " "    11.409      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.553      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|combout " "    11.553      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:4:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.763      0.210 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|datad " "    11.763      0.210 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.907      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|combout " "    11.907      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:5:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.116      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|datad " "    12.116      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.260      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|combout " "    12.260      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:6:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.469      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|or_gate1\|o_F~0\|datad " "    12.469      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.613      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|or_gate1\|o_F~0\|combout " "    12.613      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:7:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.824      0.211 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:8:full_adderI\|or_gate1\|o_F~0\|datad " "    12.824      0.211 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:8:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.968      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:8:full_adderI\|or_gate1\|o_F~0\|combout " "    12.968      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:8:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.176      0.208 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:9:full_adderI\|or_gate1\|o_F~0\|datad " "    13.176      0.208 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:9:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.320      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:9:full_adderI\|or_gate1\|o_F~0\|combout " "    13.320      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:9:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.529      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:10:full_adderI\|or_gate1\|o_F~0\|datac " "    13.529      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:10:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.794      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:10:full_adderI\|or_gate1\|o_F~0\|combout " "    13.794      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:10:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.000      0.206 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:11:full_adderI\|or_gate1\|o_F~0\|datac " "    14.000      0.206 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:11:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.265      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:11:full_adderI\|or_gate1\|o_F~0\|combout " "    14.265      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:11:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.472      0.207 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:12:full_adderI\|or_gate1\|o_F~0\|datac " "    14.472      0.207 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:12:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.737      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:12:full_adderI\|or_gate1\|o_F~0\|combout " "    14.737      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:12:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.948      0.211 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:13:full_adderI\|or_gate1\|o_F~0\|datad " "    14.948      0.211 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:13:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.092      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:13:full_adderI\|or_gate1\|o_F~0\|combout " "    15.092      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:13:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.477      0.385 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:14:full_adderI\|or_gate1\|o_F~0\|datad " "    15.477      0.385 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:14:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.621      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:14:full_adderI\|or_gate1\|o_F~0\|combout " "    15.621      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:14:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.830      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:15:full_adderI\|or_gate1\|o_F~0\|datad " "    15.830      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:15:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.974      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:15:full_adderI\|or_gate1\|o_F~0\|combout " "    15.974      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:15:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.183      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:16:full_adderI\|or_gate1\|o_F~0\|datad " "    16.183      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:16:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.327      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:16:full_adderI\|or_gate1\|o_F~0\|combout " "    16.327      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:16:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.535      0.208 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:17:full_adderI\|or_gate1\|o_F~0\|datad " "    16.535      0.208 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:17:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.679      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:17:full_adderI\|or_gate1\|o_F~0\|combout " "    16.679      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:17:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.887      0.208 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:18:full_adderI\|or_gate1\|o_F~0\|datad " "    16.887      0.208 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:18:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.031      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:18:full_adderI\|or_gate1\|o_F~0\|combout " "    17.031      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:18:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.228      0.197 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:19:full_adderI\|or_gate1\|o_F~0\|datad " "    17.228      0.197 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:19:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.372      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:19:full_adderI\|or_gate1\|o_F~0\|combout " "    17.372      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:19:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.756      0.384 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:20:full_adderI\|or_gate1\|o_F~0\|datad " "    17.756      0.384 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:20:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.900      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:20:full_adderI\|or_gate1\|o_F~0\|combout " "    17.900      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:20:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.109      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:21:full_adderI\|or_gate1\|o_F~0\|datad " "    18.109      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:21:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.253      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:21:full_adderI\|or_gate1\|o_F~0\|combout " "    18.253      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:21:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.463      0.210 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:22:full_adderI\|or_gate1\|o_F~0\|datad " "    18.463      0.210 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:22:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.607      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:22:full_adderI\|or_gate1\|o_F~0\|combout " "    18.607      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:22:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.816      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:23:full_adderI\|or_gate1\|o_F~0\|datad " "    18.816      0.209 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:23:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.960      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:23:full_adderI\|or_gate1\|o_F~0\|combout " "    18.960      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:23:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.171      0.211 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:24:full_adderI\|or_gate1\|o_F~0\|datad " "    19.171      0.211 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:24:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.315      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:24:full_adderI\|or_gate1\|o_F~0\|combout " "    19.315      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:24:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.527      0.212 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:25:full_adderI\|or_gate1\|o_F~0\|datad " "    19.527      0.212 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:25:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.671      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:25:full_adderI\|or_gate1\|o_F~0\|combout " "    19.671      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:25:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.863      0.192 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:26:full_adderI\|or_gate1\|o_F~0\|datad " "    19.863      0.192 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:26:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.007      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:26:full_adderI\|or_gate1\|o_F~0\|combout " "    20.007      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:26:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.218      0.211 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:27:full_adderI\|or_gate1\|o_F~0\|datad " "    20.218      0.211 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:27:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.362      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:27:full_adderI\|or_gate1\|o_F~0\|combout " "    20.362      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:27:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.568      0.206 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:28:full_adderI\|or_gate1\|o_F~0\|datac " "    20.568      0.206 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:28:full_adderI\|or_gate1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.833      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:28:full_adderI\|or_gate1\|o_F~0\|combout " "    20.833      0.265 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:28:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.062      0.229 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:29:full_adderI\|or_gate1\|o_F~0\|datad " "    21.062      0.229 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:29:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.206      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:29:full_adderI\|or_gate1\|o_F~0\|combout " "    21.206      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:29:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.423      0.217 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:30:full_adderI\|or_gate1\|o_F~0\|datad " "    21.423      0.217 RR    IC  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:30:full_adderI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.567      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:30:full_adderI\|or_gate1\|o_F~0\|combout " "    21.567      0.144 RR  CELL  ALU\|adder\|ADDER\|\\G_NBit_Carry_Adder:30:full_adderI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.775      0.208 RR    IC  ALU\|big_mux\|Mux0~0\|datac " "    21.775      0.208 RR    IC  ALU\|big_mux\|Mux0~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.020      0.245 RF  CELL  ALU\|big_mux\|Mux0~0\|combout " "    22.020      0.245 RF  CELL  ALU\|big_mux\|Mux0~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.232      0.212 FF    IC  ALU\|big_mux\|Mux0~1\|datac " "    22.232      0.212 FF    IC  ALU\|big_mux\|Mux0~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.484      0.252 FF  CELL  ALU\|big_mux\|Mux0~1\|combout " "    22.484      0.252 FF  CELL  ALU\|big_mux\|Mux0~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.690      0.206 FF    IC  ALU\|big_mux\|Mux0~2\|datad " "    22.690      0.206 FF    IC  ALU\|big_mux\|Mux0~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.824      0.134 FR  CELL  ALU\|big_mux\|Mux0~2\|combout " "    22.824      0.134 FR  CELL  ALU\|big_mux\|Mux0~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.472      0.648 RR    IC  AndLink_Mux\|\\G_NBit_MUX:31:MUXI\|or_gate1\|o_F~0\|datad " "    23.472      0.648 RR    IC  AndLink_Mux\|\\G_NBit_MUX:31:MUXI\|or_gate1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.616      0.144 RR  CELL  AndLink_Mux\|\\G_NBit_MUX:31:MUXI\|or_gate1\|o_F~0\|combout " "    23.616      0.144 RR  CELL  AndLink_Mux\|\\G_NBit_MUX:31:MUXI\|or_gate1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.805      0.189 RR    IC  AndLink_Mux\|\\G_NBit_MUX:31:MUXI\|or_gate1\|o_F~1\|datad " "    23.805      0.189 RR    IC  AndLink_Mux\|\\G_NBit_MUX:31:MUXI\|or_gate1\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.949      0.144 RR  CELL  AndLink_Mux\|\\G_NBit_MUX:31:MUXI\|or_gate1\|o_F~1\|combout " "    23.949      0.144 RR  CELL  AndLink_Mux\|\\G_NBit_MUX:31:MUXI\|or_gate1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.949      0.000 RR    IC  reg_EX_MEM\|mux_reg\|\\G_NBit_reg:31:dffgI\|s_Q\|d " "    23.949      0.000 RR    IC  reg_EX_MEM\|mux_reg\|\\G_NBit_reg:31:dffgI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.029      0.080 RR  CELL  EX_MEM:reg_EX_MEM\|Nbit_reg:mux_reg\|dffg:\\G_NBit_reg:31:dffgI\|s_Q " "    24.029      0.080 RR  CELL  EX_MEM:reg_EX_MEM\|Nbit_reg:mux_reg\|dffg:\\G_NBit_reg:31:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.678      2.678  R        clock network delay " "    22.678      2.678  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.706      0.028           clock pessimism removed " "    22.706      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.686     -0.020           clock uncertainty " "    22.686     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.705      0.019     uTsu  EX_MEM:reg_EX_MEM\|Nbit_reg:mux_reg\|dffg:\\G_NBit_reg:31:dffgI\|s_Q " "    22.705      0.019     uTsu  EX_MEM:reg_EX_MEM\|Nbit_reg:mux_reg\|dffg:\\G_NBit_reg:31:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    24.029 " "Data Arrival Time  :    24.029" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.705 " "Data Required Time :    22.705" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.324 (VIOLATED) " "Slack              :    -1.324 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326257 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764519326257 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.330 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.330" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326433 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326433 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764519326433 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.330  " "Path #1: Hold slack is 0.330 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM:reg_EX_MEM\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:16:dffgI\|s_Q " "From Node    : EX_MEM:reg_EX_MEM\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:16:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.674      2.674  R        clock network delay " "     2.674      2.674  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.887      0.213     uTco  EX_MEM:reg_EX_MEM\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:16:dffgI\|s_Q " "     2.887      0.213     uTco  EX_MEM:reg_EX_MEM\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:16:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.887      0.000 FF  CELL  reg_EX_MEM\|data2_reg\|\\G_NBit_reg:16:dffgI\|s_Q\|q " "     2.887      0.000 FF  CELL  reg_EX_MEM\|data2_reg\|\\G_NBit_reg:16:dffgI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.537      0.650 FF    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a16\|portadatain\[0\] " "     3.537      0.650 FF    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a16\|portadatain\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.616      0.079 FF  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0 " "     3.616      0.079 FF  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.113      3.113  R        clock network delay " "     3.113      3.113  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.085     -0.028           clock pessimism removed " "     3.085     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.085      0.000           clock uncertainty " "     3.085      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.286      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0 " "     3.286      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.616 " "Data Arrival Time  :     3.616" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.286 " "Data Required Time :     3.286" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.330  " "Slack              :     0.330 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519326434 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764519326434 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1764519326435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.741 " "Worst-case setup slack is 5.741" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764519327377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764519327377 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.741               0.000 iCLK  " "    5.741               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764519327377 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764519327377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.120 " "Worst-case hold slack is 0.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764519327519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764519327519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 iCLK  " "    0.120               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764519327519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764519327519 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1764519327526 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1764519327534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.368 " "Worst-case minimum pulse width slack is 9.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764519327559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764519327559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.368               0.000 iCLK  " "    9.368               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1764519327559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1764519327559 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.741 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.741" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764519328549 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.741  " "Path #1: Setup slack is 5.741 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : RV32_regFile:Register_File\|dffg_N:\\gen_regs:16:normal_reg:dffg_32I\|r_Q\[25\] " "From Node    : RV32_regFile:Register_File\|dffg_N:\\gen_regs:16:normal_reg:dffg_32I\|r_Q\[25\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ID_EX:reg_ID_EX\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:25:dffgI\|s_Q " "To Node      : ID_EX:reg_ID_EX\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:25:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.003      2.003  F        clock network delay " "    12.003      2.003  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.108      0.105     uTco  RV32_regFile:Register_File\|dffg_N:\\gen_regs:16:normal_reg:dffg_32I\|r_Q\[25\] " "    12.108      0.105     uTco  RV32_regFile:Register_File\|dffg_N:\\gen_regs:16:normal_reg:dffg_32I\|r_Q\[25\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.108      0.000 FF  CELL  Register_File\|\\gen_regs:16:normal_reg:dffg_32I\|r_Q\[25\]\|q " "    12.108      0.000 FF  CELL  Register_File\|\\gen_regs:16:normal_reg:dffg_32I\|r_Q\[25\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.264      0.156 FF    IC  reg_ID_EX\|data2_in\[25\]~181\|datad " "    12.264      0.156 FF    IC  reg_ID_EX\|data2_in\[25\]~181\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.327      0.063 FF  CELL  reg_ID_EX\|data2_in\[25\]~181\|combout " "    12.327      0.063 FF  CELL  reg_ID_EX\|data2_in\[25\]~181\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.670      0.343 FF    IC  reg_ID_EX\|data2_in\[25\]~182\|dataa " "    12.670      0.343 FF    IC  reg_ID_EX\|data2_in\[25\]~182\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.863      0.193 FF  CELL  reg_ID_EX\|data2_in\[25\]~182\|combout " "    12.863      0.193 FF  CELL  reg_ID_EX\|data2_in\[25\]~182\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.188      0.325 FF    IC  reg_ID_EX\|data2_in\[25\]~183\|datab " "    13.188      0.325 FF    IC  reg_ID_EX\|data2_in\[25\]~183\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.380      0.192 FF  CELL  reg_ID_EX\|data2_in\[25\]~183\|combout " "    13.380      0.192 FF  CELL  reg_ID_EX\|data2_in\[25\]~183\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.965      0.585 FF    IC  reg_ID_EX\|data2_in\[25\]~186\|datad " "    13.965      0.585 FF    IC  reg_ID_EX\|data2_in\[25\]~186\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.028      0.063 FF  CELL  reg_ID_EX\|data2_in\[25\]~186\|combout " "    14.028      0.063 FF  CELL  reg_ID_EX\|data2_in\[25\]~186\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.673      0.645 FF    IC  reg_ID_EX\|data2_in\[25\]~191\|datad " "    14.673      0.645 FF    IC  reg_ID_EX\|data2_in\[25\]~191\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.736      0.063 FF  CELL  reg_ID_EX\|data2_in\[25\]~191\|combout " "    14.736      0.063 FF  CELL  reg_ID_EX\|data2_in\[25\]~191\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.092      0.356 FF    IC  reg_ID_EX\|data2_in\[25\]~194\|datad " "    15.092      0.356 FF    IC  reg_ID_EX\|data2_in\[25\]~194\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.155      0.063 FF  CELL  reg_ID_EX\|data2_in\[25\]~194\|combout " "    15.155      0.063 FF  CELL  reg_ID_EX\|data2_in\[25\]~194\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.699      0.544 FF    IC  reg_ID_EX\|data2_in\[25\]~195\|datad " "    15.699      0.544 FF    IC  reg_ID_EX\|data2_in\[25\]~195\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.762      0.063 FF  CELL  reg_ID_EX\|data2_in\[25\]~195\|combout " "    15.762      0.063 FF  CELL  reg_ID_EX\|data2_in\[25\]~195\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.762      0.000 FF    IC  reg_ID_EX\|data2_reg\|\\G_NBit_reg:25:dffgI\|s_Q\|d " "    15.762      0.000 FF    IC  reg_ID_EX\|data2_reg\|\\G_NBit_reg:25:dffgI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.812      0.050 FF  CELL  ID_EX:reg_ID_EX\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:25:dffgI\|s_Q " "    15.812      0.050 FF  CELL  ID_EX:reg_ID_EX\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:25:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.547      1.547  R        clock network delay " "    21.547      1.547  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.566      0.019           clock pessimism removed " "    21.566      0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.546     -0.020           clock uncertainty " "    21.546     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.553      0.007     uTsu  ID_EX:reg_ID_EX\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:25:dffgI\|s_Q " "    21.553      0.007     uTsu  ID_EX:reg_ID_EX\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:25:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    15.812 " "Data Arrival Time  :    15.812" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.553 " "Data Required Time :    21.553" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.741  " "Slack              :     5.741 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328549 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764519328549 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.120 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.120" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328716 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764519328716 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.120  " "Path #1: Hold slack is 0.120 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EX_MEM:reg_EX_MEM\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:16:dffgI\|s_Q " "From Node    : EX_MEM:reg_EX_MEM\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:16:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.560      1.560  R        clock network delay " "     1.560      1.560  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.665      0.105     uTco  EX_MEM:reg_EX_MEM\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:16:dffgI\|s_Q " "     1.665      0.105     uTco  EX_MEM:reg_EX_MEM\|Nbit_reg:data2_reg\|dffg:\\G_NBit_reg:16:dffgI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.665      0.000 RR  CELL  reg_EX_MEM\|data2_reg\|\\G_NBit_reg:16:dffgI\|s_Q\|q " "     1.665      0.000 RR  CELL  reg_EX_MEM\|data2_reg\|\\G_NBit_reg:16:dffgI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.989      0.324 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a16\|portadatain\[0\] " "     1.989      0.324 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a16\|portadatain\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.025      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0 " "     2.025      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.821      1.821  R        clock network delay " "     1.821      1.821  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.801     -0.020           clock pessimism removed " "     1.801     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.801      0.000           clock uncertainty " "     1.801      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.905      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0 " "     1.905      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a16~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.025 " "Data Arrival Time  :     2.025" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.905 " "Data Required Time :     1.905" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.120  " "Slack              :     0.120 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328716 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1764519328716 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1764519328716 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1764519331013 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1764519332937 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1298 " "Peak virtual memory: 1298 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1764519333210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 30 10:15:33 2025 " "Processing ended: Sun Nov 30 10:15:33 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1764519333210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1764519333210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1764519333210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1764519333210 ""}
