#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Apr 15 21:39:10 2019
# Process ID: 20412
# Current directory: F:/2019spring/codex/lab4/lab4.runs/impl_1
# Command line: vivado.exe -log PCU.vdi -applog -messageDb vivado.pb -mode batch -source PCU.tcl -notrace
# Log file: F:/2019spring/codex/lab4/lab4.runs/impl_1/PCU.vdi
# Journal file: F:/2019spring/codex/lab4/lab4.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source PCU.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'F:/2019spring/codex/lab4/lab4.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.dcp' for cell 'dist_mem_gen_1'
INFO: [Netlist 29-17] Analyzing 4130 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
WARNING: [Netlist 29-43] Netlist 'PCU' is not ideal for floorplanning, since the cellview 'dist_mem_gen_1_sdpram' defined in file 'dist_mem_gen_1.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [f:/2019spring/codex/lab4/lab4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [f:/2019spring/codex/lab4/lab4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [f:/2019spring/codex/lab4/lab4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/2019spring/codex/lab4/lab4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [f:/2019spring/codex/lab4/lab4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1087.965 ; gain = 508.102
Finished Parsing XDC File [f:/2019spring/codex/lab4/lab4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [F:/2019spring/codex/lab4/lab4.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [F:/2019spring/codex/lab4/lab4.srcs/constrs_1/imports/tutorial/Nexys4DDR_Master.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'F:/2019spring/codex/lab4/lab4.srcs/sources_1/ip/dist_mem_gen_1/dist_mem_gen_1.dcp'
