#! /foss/tools/iverilog/0db1a0c/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-425-g0db1a0cc-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/foss/tools/iverilog/0db1a0c/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/0db1a0c/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/0db1a0c/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/0db1a0c/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/0db1a0c/lib/ivl/va_math.vpi";
S_0x5600df36bff0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x5600df399470_0 .var "clk", 0 0;
v0x5600df399530_0 .var "dec_clk", 0 0;
v0x5600df3995f0_0 .var/i "i", 31 0;
v0x5600df3996e0 .array "input_data", 262143 0, 0 0;
o0x7f45bc569e48 .functor BUFZ 1, c4<z>; HiZ drive
v0x5600df399780_0 .net "mic_clk", 0 0, o0x7f45bc569e48;  0 drivers
v0x5600df399870_0 .var "mic_data", 0 0;
v0x5600df399960_0 .net "out", 0 0, v0x5600df396590_0;  1 drivers
v0x5600df399a50_0 .var/i "outsigfile", 31 0;
v0x5600df399b10_0 .var "reset", 0 0;
v0x5600df399bb0_0 .var "spi_clk", 0 0;
v0x5600df399c50_0 .var "spi_cs_n", 0 0;
v0x5600df399d40_0 .var "spi_mosi", 0 0;
S_0x5600df351a60 .scope module, "u_top_module" "top_module" 2 17, 3 8 0, S_0x5600df36bff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "spi_clk";
    .port_info 3 /INPUT 1 "spi_mosi";
    .port_info 4 /INPUT 1 "spi_cs_n";
    .port_info 5 /INPUT 1 "mic_data";
    .port_info 6 /OUTPUT 1 "out";
    .port_info 7 /OUTPUT 1 "mic_clk";
L_0x7f45bc51c138 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5600df397f30_0 .net *"_ivl_15", 23 0, L_0x7f45bc51c138;  1 drivers
v0x5600df398030_0 .net "addr", 7 0, L_0x5600df399f10;  1 drivers
v0x5600df3980f0_0 .net "capture_reg", 15 0, v0x5600df3976e0_0;  1 drivers
v0x5600df398190_0 .net "clk", 0 0, v0x5600df399470_0;  1 drivers
v0x5600df398230_0 .net "dec_clk", 0 0, v0x5600df33d1f0_0;  1 drivers
v0x5600df398320_0 .net "dec_data", 0 0, v0x5600df33c8f0_0;  1 drivers
v0x5600df398410_0 .net "decimation_ratio", 7 0, v0x5600df37b6e0_0;  1 drivers
L_0x7f45bc51c0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5600df398500_0 .net "dummy", 0 0, L_0x7f45bc51c0a8;  1 drivers
v0x5600df3985a0_0 .net "filter_length", 7 0, v0x5600df37b7c0_0;  1 drivers
v0x5600df398640_0 .net "filter_out", 7 0, v0x5600df37c240_0;  1 drivers
v0x5600df398700_0 .net "mem_out", 7 0, v0x5600df396df0_0;  1 drivers
v0x5600df3987f0_0 .net "mic_clk", 0 0, o0x7f45bc569e48;  alias, 0 drivers
v0x5600df3988b0_0 .net "mic_data", 0 0, v0x5600df399870_0;  1 drivers
v0x5600df398950_0 .net "out", 0 0, v0x5600df396590_0;  alias, 1 drivers
L_0x7f45bc51c060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5600df3989f0_0 .net "rd_en", 0 0, L_0x7f45bc51c060;  1 drivers
v0x5600df398a90_0 .net "rst", 0 0, v0x5600df399b10_0;  1 drivers
v0x5600df398b30_0 .net "spi_clk", 0 0, v0x5600df399bb0_0;  1 drivers
v0x5600df398bd0_0 .net "spi_cs_n", 0 0, v0x5600df399c50_0;  1 drivers
v0x5600df398ca0_0 .net "spi_mosi", 0 0, v0x5600df399d40_0;  1 drivers
v0x5600df398d70_0 .net "value", 7 0, L_0x5600df39a000;  1 drivers
L_0x7f45bc51c018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5600df398e40_0 .net "wr_en", 0 0, L_0x7f45bc51c018;  1 drivers
L_0x5600df399f10 .part v0x5600df3976e0_0, 8, 8;
L_0x5600df39a000 .part v0x5600df3976e0_0, 0, 8;
L_0x5600df39a140 .reduce/nor v0x5600df399b10_0;
L_0x5600df39a1e0 .reduce/nor v0x5600df399b10_0;
L_0x5600df3a06d0 .concat [ 8 24 0 0], v0x5600df37c240_0, L_0x7f45bc51c138;
S_0x5600df350220 .scope module, "u_decimator" "decimator" 3 58, 4 1 0, S_0x5600df351a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "decimation_ratio";
    .port_info 3 /INPUT 1 "data";
    .port_info 4 /OUTPUT 1 "out";
    .port_info 5 /OUTPUT 1 "dec_clk";
v0x5600df340600_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df33ea30_0 .var "counter", 7 0;
v0x5600df33edc0_0 .net "data", 0 0, v0x5600df399870_0;  alias, 1 drivers
v0x5600df33d1f0_0 .var "dec_clk", 0 0;
v0x5600df33d580_0 .net "decimation_ratio", 7 0, v0x5600df37b6e0_0;  alias, 1 drivers
v0x5600df33c8f0_0 .var "out", 0 0;
v0x5600df36b8f0_0 .net "rst", 0 0, v0x5600df399b10_0;  alias, 1 drivers
E_0x5600df36faa0 .event posedge, v0x5600df36b8f0_0, v0x5600df340600_0;
S_0x5600df37b4b0 .scope module, "u_demux1to2" "demux1to2" 3 52, 5 1 0, S_0x5600df351a60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "sel";
    .port_info 1 /INPUT 8 "d";
    .port_info 2 /OUTPUT 8 "a";
    .port_info 3 /OUTPUT 8 "b";
v0x5600df37b6e0_0 .var "a", 7 0;
v0x5600df37b7c0_0 .var "b", 7 0;
v0x5600df37b880_0 .net "d", 7 0, v0x5600df396df0_0;  alias, 1 drivers
v0x5600df37b940_0 .net "sel", 7 0, L_0x5600df399f10;  alias, 1 drivers
E_0x5600df2f30c0 .event anyedge, v0x5600df37b940_0, v0x5600df37b880_0, v0x5600df33d580_0, v0x5600df37b7c0_0;
S_0x5600df37baa0 .scope module, "u_filter" "filter" 3 66, 6 1 0, S_0x5600df351a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "data";
    .port_info 3 /INPUT 8 "length";
    .port_info 4 /OUTPUT 8 "sum";
P_0x5600df37bc80 .param/l "MAX_LENGTH" 0 6 2, +C4<00000000000000000000000011111111>;
v0x5600df37bdf0_0 .net "clk", 0 0, v0x5600df33d1f0_0;  alias, 1 drivers
v0x5600df37beb0_0 .net "data", 0 0, v0x5600df33c8f0_0;  alias, 1 drivers
v0x5600df37bf80_0 .net "length", 7 0, v0x5600df37b7c0_0;  alias, 1 drivers
v0x5600df37c080_0 .net "rst", 0 0, v0x5600df399b10_0;  alias, 1 drivers
v0x5600df37c150_0 .var "shift_reg", 254 0;
v0x5600df37c240_0 .var "sum", 7 0;
E_0x5600df36fc30 .event posedge, v0x5600df36b8f0_0, v0x5600df33d1f0_0;
S_0x5600df37c380 .scope module, "u_i2s_bus" "i2s_bus" 3 73, 7 2 0, S_0x5600df351a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_clk";
    .port_info 3 /INPUT 32 "bit_data";
    .port_info 4 /OUTPUT 1 "out";
v0x5600df395c60_0 .net "bit_data", 31 0, L_0x5600df3a06d0;  1 drivers
v0x5600df395d60_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df395e20_0 .var "counter", 7 0;
v0x5600df395ec0_0 .var "dec_clk", 0 0;
v0x5600df396370_0 .net "lr_clk", 0 0, v0x5600df33d1f0_0;  alias, 1 drivers
v0x5600df3964b0_0 .net "mux_outputs", 31 0, L_0x5600df39fa70;  1 drivers
v0x5600df396590_0 .var "out", 0 0;
v0x5600df396650_0 .net "rst", 0 0, v0x5600df399b10_0;  alias, 1 drivers
L_0x5600df39a280 .part L_0x5600df39fa70, 0, 1;
L_0x5600df39a320 .part L_0x5600df3a06d0, 1, 1;
L_0x5600df39a3c0 .part L_0x5600df39fa70, 1, 1;
L_0x5600df39a4b0 .part L_0x5600df3a06d0, 2, 1;
L_0x5600df39a5d0 .part L_0x5600df39fa70, 2, 1;
L_0x5600df39a670 .part L_0x5600df3a06d0, 3, 1;
L_0x5600df39a750 .part L_0x5600df39fa70, 3, 1;
L_0x5600df39a880 .part L_0x5600df3a06d0, 4, 1;
L_0x5600df39aa30 .part L_0x5600df39fa70, 4, 1;
L_0x5600df39ab00 .part L_0x5600df3a06d0, 5, 1;
L_0x5600df39ac30 .part L_0x5600df39fa70, 5, 1;
L_0x5600df39ad00 .part L_0x5600df3a06d0, 6, 1;
L_0x5600df39ae40 .part L_0x5600df39fa70, 6, 1;
L_0x5600df39af10 .part L_0x5600df3a06d0, 7, 1;
L_0x5600df39b060 .part L_0x5600df39fa70, 7, 1;
L_0x5600df39b130 .part L_0x5600df3a06d0, 8, 1;
L_0x5600df39b3a0 .part L_0x5600df39fa70, 8, 1;
L_0x5600df39b470 .part L_0x5600df3a06d0, 9, 1;
L_0x5600df39b5e0 .part L_0x5600df39fa70, 9, 1;
L_0x5600df39b6b0 .part L_0x5600df3a06d0, 10, 1;
L_0x5600df39b540 .part L_0x5600df39fa70, 10, 1;
L_0x5600df39b860 .part L_0x5600df3a06d0, 11, 1;
L_0x5600df39b9f0 .part L_0x5600df39fa70, 11, 1;
L_0x5600df39bac0 .part L_0x5600df3a06d0, 12, 1;
L_0x5600df39bc60 .part L_0x5600df39fa70, 12, 1;
L_0x5600df39bd30 .part L_0x5600df3a06d0, 13, 1;
L_0x5600df39bee0 .part L_0x5600df39fa70, 13, 1;
L_0x5600df39bfb0 .part L_0x5600df3a06d0, 14, 1;
L_0x5600df39c170 .part L_0x5600df39fa70, 14, 1;
L_0x5600df39c240 .part L_0x5600df3a06d0, 15, 1;
L_0x5600df39c410 .part L_0x5600df39fa70, 15, 1;
L_0x5600df39c4e0 .part L_0x5600df3a06d0, 16, 1;
L_0x5600df39c6c0 .part L_0x5600df39fa70, 16, 1;
L_0x5600df39c790 .part L_0x5600df3a06d0, 17, 1;
L_0x5600df39c980 .part L_0x5600df39fa70, 17, 1;
L_0x5600df39ca50 .part L_0x5600df3a06d0, 18, 1;
L_0x5600df39cc50 .part L_0x5600df39fa70, 18, 1;
L_0x5600df39cd20 .part L_0x5600df3a06d0, 19, 1;
L_0x5600df39cb20 .part L_0x5600df39fa70, 19, 1;
L_0x5600df39cf30 .part L_0x5600df3a06d0, 20, 1;
L_0x5600df39d120 .part L_0x5600df39fa70, 20, 1;
L_0x5600df39d1c0 .part L_0x5600df3a06d0, 21, 1;
L_0x5600df39d3f0 .part L_0x5600df39fa70, 21, 1;
L_0x5600df39d4c0 .part L_0x5600df3a06d0, 22, 1;
L_0x5600df39d700 .part L_0x5600df39fa70, 22, 1;
L_0x5600df39d7d0 .part L_0x5600df3a06d0, 23, 1;
L_0x5600df39da20 .part L_0x5600df39fa70, 23, 1;
L_0x5600df39daf0 .part L_0x5600df3a06d0, 24, 1;
L_0x5600df39dd50 .part L_0x5600df39fa70, 24, 1;
L_0x5600df39de20 .part L_0x5600df3a06d0, 25, 1;
L_0x5600df39e090 .part L_0x5600df39fa70, 25, 1;
L_0x5600df39e160 .part L_0x5600df3a06d0, 26, 1;
L_0x5600df39e3e0 .part L_0x5600df39fa70, 26, 1;
L_0x5600df39e4b0 .part L_0x5600df3a06d0, 27, 1;
L_0x5600df39e740 .part L_0x5600df39fa70, 27, 1;
L_0x5600df39e810 .part L_0x5600df3a06d0, 28, 1;
L_0x5600df39eab0 .part L_0x5600df39fa70, 28, 1;
L_0x5600df39eb80 .part L_0x5600df3a06d0, 29, 1;
L_0x5600df39ee30 .part L_0x5600df39fa70, 29, 1;
L_0x5600df39ef00 .part L_0x5600df3a06d0, 30, 1;
L_0x5600df39f1c0 .part L_0x5600df39fa70, 30, 1;
L_0x5600df39f290 .part L_0x5600df3a06d0, 31, 1;
L_0x5600df39f590 .part L_0x5600df3a06d0, 0, 1;
LS_0x5600df39fa70_0_0 .concat8 [ 1 1 1 1], v0x5600df395830_0, v0x5600df37cf30_0, v0x5600df37db80_0, v0x5600df37e740_0;
LS_0x5600df39fa70_0_4 .concat8 [ 1 1 1 1], v0x5600df37f330_0, v0x5600df37ff70_0, v0x5600df380ad0_0, v0x5600df381680_0;
LS_0x5600df39fa70_0_8 .concat8 [ 1 1 1 1], v0x5600df382410_0, v0x5600df383150_0, v0x5600df383dd0_0, v0x5600df384a50_0;
LS_0x5600df39fa70_0_12 .concat8 [ 1 1 1 1], v0x5600df3856d0_0, v0x5600df386350_0, v0x5600df386fd0_0, v0x5600df387c50_0;
LS_0x5600df39fa70_0_16 .concat8 [ 1 1 1 1], v0x5600df388cf0_0, v0x5600df389b80_0, v0x5600df38a800_0, v0x5600df38b480_0;
LS_0x5600df39fa70_0_20 .concat8 [ 1 1 1 1], v0x5600df38c100_0, v0x5600df38cd80_0, v0x5600df38da00_0, v0x5600df38e680_0;
LS_0x5600df39fa70_0_24 .concat8 [ 1 1 1 1], v0x5600df38f300_0, v0x5600df38ff80_0, v0x5600df390c00_0, v0x5600df391880_0;
LS_0x5600df39fa70_0_28 .concat8 [ 1 1 1 1], v0x5600df392500_0, v0x5600df393180_0, v0x5600df393e00_0, v0x5600df394a80_0;
LS_0x5600df39fa70_1_0 .concat8 [ 4 4 4 4], LS_0x5600df39fa70_0_0, LS_0x5600df39fa70_0_4, LS_0x5600df39fa70_0_8, LS_0x5600df39fa70_0_12;
LS_0x5600df39fa70_1_4 .concat8 [ 4 4 4 4], LS_0x5600df39fa70_0_16, LS_0x5600df39fa70_0_20, LS_0x5600df39fa70_0_24, LS_0x5600df39fa70_0_28;
L_0x5600df39fa70 .concat8 [ 16 16 0 0], LS_0x5600df39fa70_1_0, LS_0x5600df39fa70_1_4;
S_0x5600df37c610 .scope generate, "mux_shift_inst[1]" "mux_shift_inst[1]" 7 25, 7 25 0, S_0x5600df37c380;
 .timescale 0 0;
P_0x5600df37c830 .param/l "i" 1 7 25, +C4<01>;
S_0x5600df37c910 .scope module, "u_mux_shift" "mux_shift" 7 26, 8 1 0, S_0x5600df37c610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_clk";
    .port_info 3 /INPUT 1 "last_shift";
    .port_info 4 /INPUT 1 "sum_res";
    .port_info 5 /OUTPUT 1 "out";
v0x5600df37cc10_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df37cd00_0 .var "data", 0 0;
v0x5600df37cda0_0 .net "last_shift", 0 0, L_0x5600df39a280;  1 drivers
v0x5600df37ce70_0 .net "lr_clk", 0 0, v0x5600df395ec0_0;  1 drivers
v0x5600df37cf30_0 .var "out", 0 0;
v0x5600df37d040_0 .var "prev_lr_clk", 0 0;
v0x5600df37d100_0 .net "rst", 0 0, v0x5600df399b10_0;  alias, 1 drivers
v0x5600df37d1f0_0 .net "sum_res", 0 0, L_0x5600df39a320;  1 drivers
E_0x5600df37cb30 .event negedge, v0x5600df340600_0;
E_0x5600df37cbb0 .event posedge, v0x5600df340600_0;
S_0x5600df37d3b0 .scope generate, "mux_shift_inst[2]" "mux_shift_inst[2]" 7 25, 7 25 0, S_0x5600df37c380;
 .timescale 0 0;
P_0x5600df37d5d0 .param/l "i" 1 7 25, +C4<010>;
S_0x5600df37d690 .scope module, "u_mux_shift" "mux_shift" 7 26, 8 1 0, S_0x5600df37d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_clk";
    .port_info 3 /INPUT 1 "last_shift";
    .port_info 4 /INPUT 1 "sum_res";
    .port_info 5 /OUTPUT 1 "out";
v0x5600df37d870_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df37d980_0 .var "data", 0 0;
v0x5600df37da40_0 .net "last_shift", 0 0, L_0x5600df39a3c0;  1 drivers
v0x5600df37dae0_0 .net "lr_clk", 0 0, v0x5600df395ec0_0;  alias, 1 drivers
v0x5600df37db80_0 .var "out", 0 0;
v0x5600df37dc70_0 .var "prev_lr_clk", 0 0;
v0x5600df37dd30_0 .net "rst", 0 0, v0x5600df399b10_0;  alias, 1 drivers
v0x5600df37ddd0_0 .net "sum_res", 0 0, L_0x5600df39a4b0;  1 drivers
S_0x5600df37df90 .scope generate, "mux_shift_inst[3]" "mux_shift_inst[3]" 7 25, 7 25 0, S_0x5600df37c380;
 .timescale 0 0;
P_0x5600df37e190 .param/l "i" 1 7 25, +C4<011>;
S_0x5600df37e250 .scope module, "u_mux_shift" "mux_shift" 7 26, 8 1 0, S_0x5600df37df90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_clk";
    .port_info 3 /INPUT 1 "last_shift";
    .port_info 4 /INPUT 1 "sum_res";
    .port_info 5 /OUTPUT 1 "out";
v0x5600df37e430_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df37e4f0_0 .var "data", 0 0;
v0x5600df37e5b0_0 .net "last_shift", 0 0, L_0x5600df39a5d0;  1 drivers
v0x5600df37e650_0 .net "lr_clk", 0 0, v0x5600df395ec0_0;  alias, 1 drivers
v0x5600df37e740_0 .var "out", 0 0;
v0x5600df37e850_0 .var "prev_lr_clk", 0 0;
v0x5600df37e910_0 .net "rst", 0 0, v0x5600df399b10_0;  alias, 1 drivers
v0x5600df37e9b0_0 .net "sum_res", 0 0, L_0x5600df39a670;  1 drivers
S_0x5600df37eb70 .scope generate, "mux_shift_inst[4]" "mux_shift_inst[4]" 7 25, 7 25 0, S_0x5600df37c380;
 .timescale 0 0;
P_0x5600df37ed20 .param/l "i" 1 7 25, +C4<0100>;
S_0x5600df37ee00 .scope module, "u_mux_shift" "mux_shift" 7 26, 8 1 0, S_0x5600df37eb70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_clk";
    .port_info 3 /INPUT 1 "last_shift";
    .port_info 4 /INPUT 1 "sum_res";
    .port_info 5 /OUTPUT 1 "out";
v0x5600df37efe0_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df37f130_0 .var "data", 0 0;
v0x5600df37f1f0_0 .net "last_shift", 0 0, L_0x5600df39a750;  1 drivers
v0x5600df37f290_0 .net "lr_clk", 0 0, v0x5600df395ec0_0;  alias, 1 drivers
v0x5600df37f330_0 .var "out", 0 0;
v0x5600df37f3f0_0 .var "prev_lr_clk", 0 0;
v0x5600df37f4b0_0 .net "rst", 0 0, v0x5600df399b10_0;  alias, 1 drivers
v0x5600df37f550_0 .net "sum_res", 0 0, L_0x5600df39a880;  1 drivers
S_0x5600df37f710 .scope generate, "mux_shift_inst[5]" "mux_shift_inst[5]" 7 25, 7 25 0, S_0x5600df37c380;
 .timescale 0 0;
P_0x5600df37f960 .param/l "i" 1 7 25, +C4<0101>;
S_0x5600df37fa40 .scope module, "u_mux_shift" "mux_shift" 7 26, 8 1 0, S_0x5600df37f710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_clk";
    .port_info 3 /INPUT 1 "last_shift";
    .port_info 4 /INPUT 1 "sum_res";
    .port_info 5 /OUTPUT 1 "out";
v0x5600df37fc20_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df37fce0_0 .var "data", 0 0;
v0x5600df37fda0_0 .net "last_shift", 0 0, L_0x5600df39aa30;  1 drivers
v0x5600df37fe40_0 .net "lr_clk", 0 0, v0x5600df395ec0_0;  alias, 1 drivers
v0x5600df37ff70_0 .var "out", 0 0;
v0x5600df380030_0 .var "prev_lr_clk", 0 0;
v0x5600df3800f0_0 .net "rst", 0 0, v0x5600df399b10_0;  alias, 1 drivers
v0x5600df380190_0 .net "sum_res", 0 0, L_0x5600df39ab00;  1 drivers
S_0x5600df380350 .scope generate, "mux_shift_inst[6]" "mux_shift_inst[6]" 7 25, 7 25 0, S_0x5600df37c380;
 .timescale 0 0;
P_0x5600df380550 .param/l "i" 1 7 25, +C4<0110>;
S_0x5600df380630 .scope module, "u_mux_shift" "mux_shift" 7 26, 8 1 0, S_0x5600df380350;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_clk";
    .port_info 3 /INPUT 1 "last_shift";
    .port_info 4 /INPUT 1 "sum_res";
    .port_info 5 /OUTPUT 1 "out";
v0x5600df380810_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df3808d0_0 .var "data", 0 0;
v0x5600df380990_0 .net "last_shift", 0 0, L_0x5600df39ac30;  1 drivers
v0x5600df380a30_0 .net "lr_clk", 0 0, v0x5600df395ec0_0;  alias, 1 drivers
v0x5600df380ad0_0 .var "out", 0 0;
v0x5600df380be0_0 .var "prev_lr_clk", 0 0;
v0x5600df380ca0_0 .net "rst", 0 0, v0x5600df399b10_0;  alias, 1 drivers
v0x5600df380d40_0 .net "sum_res", 0 0, L_0x5600df39ad00;  1 drivers
S_0x5600df380f00 .scope generate, "mux_shift_inst[7]" "mux_shift_inst[7]" 7 25, 7 25 0, S_0x5600df37c380;
 .timescale 0 0;
P_0x5600df381100 .param/l "i" 1 7 25, +C4<0111>;
S_0x5600df3811e0 .scope module, "u_mux_shift" "mux_shift" 7 26, 8 1 0, S_0x5600df380f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_clk";
    .port_info 3 /INPUT 1 "last_shift";
    .port_info 4 /INPUT 1 "sum_res";
    .port_info 5 /OUTPUT 1 "out";
v0x5600df3813c0_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df381480_0 .var "data", 0 0;
v0x5600df381540_0 .net "last_shift", 0 0, L_0x5600df39ae40;  1 drivers
v0x5600df3815e0_0 .net "lr_clk", 0 0, v0x5600df395ec0_0;  alias, 1 drivers
v0x5600df381680_0 .var "out", 0 0;
v0x5600df381790_0 .var "prev_lr_clk", 0 0;
v0x5600df381850_0 .net "rst", 0 0, v0x5600df399b10_0;  alias, 1 drivers
v0x5600df3818f0_0 .net "sum_res", 0 0, L_0x5600df39af10;  1 drivers
S_0x5600df381ab0 .scope generate, "mux_shift_inst[8]" "mux_shift_inst[8]" 7 25, 7 25 0, S_0x5600df37c380;
 .timescale 0 0;
P_0x5600df381cb0 .param/l "i" 1 7 25, +C4<01000>;
S_0x5600df381d90 .scope module, "u_mux_shift" "mux_shift" 7 26, 8 1 0, S_0x5600df381ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_clk";
    .port_info 3 /INPUT 1 "last_shift";
    .port_info 4 /INPUT 1 "sum_res";
    .port_info 5 /OUTPUT 1 "out";
v0x5600df382040_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df382210_0 .var "data", 0 0;
v0x5600df3822d0_0 .net "last_shift", 0 0, L_0x5600df39b060;  1 drivers
v0x5600df382370_0 .net "lr_clk", 0 0, v0x5600df395ec0_0;  alias, 1 drivers
v0x5600df382410_0 .var "out", 0 0;
v0x5600df382520_0 .var "prev_lr_clk", 0 0;
v0x5600df3825e0_0 .net "rst", 0 0, v0x5600df399b10_0;  alias, 1 drivers
v0x5600df382680_0 .net "sum_res", 0 0, L_0x5600df39b130;  1 drivers
S_0x5600df382840 .scope generate, "mux_shift_inst[9]" "mux_shift_inst[9]" 7 25, 7 25 0, S_0x5600df37c380;
 .timescale 0 0;
P_0x5600df37f910 .param/l "i" 1 7 25, +C4<01001>;
S_0x5600df382ad0 .scope module, "u_mux_shift" "mux_shift" 7 26, 8 1 0, S_0x5600df382840;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_clk";
    .port_info 3 /INPUT 1 "last_shift";
    .port_info 4 /INPUT 1 "sum_res";
    .port_info 5 /OUTPUT 1 "out";
v0x5600df382d80_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df382e40_0 .var "data", 0 0;
v0x5600df382f00_0 .net "last_shift", 0 0, L_0x5600df39b3a0;  1 drivers
v0x5600df382fa0_0 .net "lr_clk", 0 0, v0x5600df395ec0_0;  alias, 1 drivers
v0x5600df383150_0 .var "out", 0 0;
v0x5600df383260_0 .var "prev_lr_clk", 0 0;
v0x5600df383320_0 .net "rst", 0 0, v0x5600df399b10_0;  alias, 1 drivers
v0x5600df3833c0_0 .net "sum_res", 0 0, L_0x5600df39b470;  1 drivers
S_0x5600df383580 .scope generate, "mux_shift_inst[10]" "mux_shift_inst[10]" 7 25, 7 25 0, S_0x5600df37c380;
 .timescale 0 0;
P_0x5600df383780 .param/l "i" 1 7 25, +C4<01010>;
S_0x5600df383860 .scope module, "u_mux_shift" "mux_shift" 7 26, 8 1 0, S_0x5600df383580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_clk";
    .port_info 3 /INPUT 1 "last_shift";
    .port_info 4 /INPUT 1 "sum_res";
    .port_info 5 /OUTPUT 1 "out";
v0x5600df383b10_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df383bd0_0 .var "data", 0 0;
v0x5600df383c90_0 .net "last_shift", 0 0, L_0x5600df39b5e0;  1 drivers
v0x5600df383d30_0 .net "lr_clk", 0 0, v0x5600df395ec0_0;  alias, 1 drivers
v0x5600df383dd0_0 .var "out", 0 0;
v0x5600df383ee0_0 .var "prev_lr_clk", 0 0;
v0x5600df383fa0_0 .net "rst", 0 0, v0x5600df399b10_0;  alias, 1 drivers
v0x5600df384040_0 .net "sum_res", 0 0, L_0x5600df39b6b0;  1 drivers
S_0x5600df384200 .scope generate, "mux_shift_inst[11]" "mux_shift_inst[11]" 7 25, 7 25 0, S_0x5600df37c380;
 .timescale 0 0;
P_0x5600df384400 .param/l "i" 1 7 25, +C4<01011>;
S_0x5600df3844e0 .scope module, "u_mux_shift" "mux_shift" 7 26, 8 1 0, S_0x5600df384200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_clk";
    .port_info 3 /INPUT 1 "last_shift";
    .port_info 4 /INPUT 1 "sum_res";
    .port_info 5 /OUTPUT 1 "out";
v0x5600df384790_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df384850_0 .var "data", 0 0;
v0x5600df384910_0 .net "last_shift", 0 0, L_0x5600df39b540;  1 drivers
v0x5600df3849b0_0 .net "lr_clk", 0 0, v0x5600df395ec0_0;  alias, 1 drivers
v0x5600df384a50_0 .var "out", 0 0;
v0x5600df384b60_0 .var "prev_lr_clk", 0 0;
v0x5600df384c20_0 .net "rst", 0 0, v0x5600df399b10_0;  alias, 1 drivers
v0x5600df384cc0_0 .net "sum_res", 0 0, L_0x5600df39b860;  1 drivers
S_0x5600df384e80 .scope generate, "mux_shift_inst[12]" "mux_shift_inst[12]" 7 25, 7 25 0, S_0x5600df37c380;
 .timescale 0 0;
P_0x5600df385080 .param/l "i" 1 7 25, +C4<01100>;
S_0x5600df385160 .scope module, "u_mux_shift" "mux_shift" 7 26, 8 1 0, S_0x5600df384e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_clk";
    .port_info 3 /INPUT 1 "last_shift";
    .port_info 4 /INPUT 1 "sum_res";
    .port_info 5 /OUTPUT 1 "out";
v0x5600df385410_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df3854d0_0 .var "data", 0 0;
v0x5600df385590_0 .net "last_shift", 0 0, L_0x5600df39b9f0;  1 drivers
v0x5600df385630_0 .net "lr_clk", 0 0, v0x5600df395ec0_0;  alias, 1 drivers
v0x5600df3856d0_0 .var "out", 0 0;
v0x5600df3857e0_0 .var "prev_lr_clk", 0 0;
v0x5600df3858a0_0 .net "rst", 0 0, v0x5600df399b10_0;  alias, 1 drivers
v0x5600df385940_0 .net "sum_res", 0 0, L_0x5600df39bac0;  1 drivers
S_0x5600df385b00 .scope generate, "mux_shift_inst[13]" "mux_shift_inst[13]" 7 25, 7 25 0, S_0x5600df37c380;
 .timescale 0 0;
P_0x5600df385d00 .param/l "i" 1 7 25, +C4<01101>;
S_0x5600df385de0 .scope module, "u_mux_shift" "mux_shift" 7 26, 8 1 0, S_0x5600df385b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_clk";
    .port_info 3 /INPUT 1 "last_shift";
    .port_info 4 /INPUT 1 "sum_res";
    .port_info 5 /OUTPUT 1 "out";
v0x5600df386090_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df386150_0 .var "data", 0 0;
v0x5600df386210_0 .net "last_shift", 0 0, L_0x5600df39bc60;  1 drivers
v0x5600df3862b0_0 .net "lr_clk", 0 0, v0x5600df395ec0_0;  alias, 1 drivers
v0x5600df386350_0 .var "out", 0 0;
v0x5600df386460_0 .var "prev_lr_clk", 0 0;
v0x5600df386520_0 .net "rst", 0 0, v0x5600df399b10_0;  alias, 1 drivers
v0x5600df3865c0_0 .net "sum_res", 0 0, L_0x5600df39bd30;  1 drivers
S_0x5600df386780 .scope generate, "mux_shift_inst[14]" "mux_shift_inst[14]" 7 25, 7 25 0, S_0x5600df37c380;
 .timescale 0 0;
P_0x5600df386980 .param/l "i" 1 7 25, +C4<01110>;
S_0x5600df386a60 .scope module, "u_mux_shift" "mux_shift" 7 26, 8 1 0, S_0x5600df386780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_clk";
    .port_info 3 /INPUT 1 "last_shift";
    .port_info 4 /INPUT 1 "sum_res";
    .port_info 5 /OUTPUT 1 "out";
v0x5600df386d10_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df386dd0_0 .var "data", 0 0;
v0x5600df386e90_0 .net "last_shift", 0 0, L_0x5600df39bee0;  1 drivers
v0x5600df386f30_0 .net "lr_clk", 0 0, v0x5600df395ec0_0;  alias, 1 drivers
v0x5600df386fd0_0 .var "out", 0 0;
v0x5600df3870e0_0 .var "prev_lr_clk", 0 0;
v0x5600df3871a0_0 .net "rst", 0 0, v0x5600df399b10_0;  alias, 1 drivers
v0x5600df387240_0 .net "sum_res", 0 0, L_0x5600df39bfb0;  1 drivers
S_0x5600df387400 .scope generate, "mux_shift_inst[15]" "mux_shift_inst[15]" 7 25, 7 25 0, S_0x5600df37c380;
 .timescale 0 0;
P_0x5600df387600 .param/l "i" 1 7 25, +C4<01111>;
S_0x5600df3876e0 .scope module, "u_mux_shift" "mux_shift" 7 26, 8 1 0, S_0x5600df387400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_clk";
    .port_info 3 /INPUT 1 "last_shift";
    .port_info 4 /INPUT 1 "sum_res";
    .port_info 5 /OUTPUT 1 "out";
v0x5600df387990_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df387a50_0 .var "data", 0 0;
v0x5600df387b10_0 .net "last_shift", 0 0, L_0x5600df39c170;  1 drivers
v0x5600df387bb0_0 .net "lr_clk", 0 0, v0x5600df395ec0_0;  alias, 1 drivers
v0x5600df387c50_0 .var "out", 0 0;
v0x5600df387d60_0 .var "prev_lr_clk", 0 0;
v0x5600df387e20_0 .net "rst", 0 0, v0x5600df399b10_0;  alias, 1 drivers
v0x5600df3880d0_0 .net "sum_res", 0 0, L_0x5600df39c240;  1 drivers
S_0x5600df388290 .scope generate, "mux_shift_inst[16]" "mux_shift_inst[16]" 7 25, 7 25 0, S_0x5600df37c380;
 .timescale 0 0;
P_0x5600df388490 .param/l "i" 1 7 25, +C4<010000>;
S_0x5600df388570 .scope module, "u_mux_shift" "mux_shift" 7 26, 8 1 0, S_0x5600df388290;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_clk";
    .port_info 3 /INPUT 1 "last_shift";
    .port_info 4 /INPUT 1 "sum_res";
    .port_info 5 /OUTPUT 1 "out";
v0x5600df388820_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df388af0_0 .var "data", 0 0;
v0x5600df388bb0_0 .net "last_shift", 0 0, L_0x5600df39c410;  1 drivers
v0x5600df388c50_0 .net "lr_clk", 0 0, v0x5600df395ec0_0;  alias, 1 drivers
v0x5600df388cf0_0 .var "out", 0 0;
v0x5600df388e00_0 .var "prev_lr_clk", 0 0;
v0x5600df388ec0_0 .net "rst", 0 0, v0x5600df399b10_0;  alias, 1 drivers
v0x5600df388f60_0 .net "sum_res", 0 0, L_0x5600df39c4e0;  1 drivers
S_0x5600df389120 .scope generate, "mux_shift_inst[17]" "mux_shift_inst[17]" 7 25, 7 25 0, S_0x5600df37c380;
 .timescale 0 0;
P_0x5600df389320 .param/l "i" 1 7 25, +C4<010001>;
S_0x5600df389400 .scope module, "u_mux_shift" "mux_shift" 7 26, 8 1 0, S_0x5600df389120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_clk";
    .port_info 3 /INPUT 1 "last_shift";
    .port_info 4 /INPUT 1 "sum_res";
    .port_info 5 /OUTPUT 1 "out";
v0x5600df3896b0_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df389770_0 .var "data", 0 0;
v0x5600df389830_0 .net "last_shift", 0 0, L_0x5600df39c6c0;  1 drivers
v0x5600df3898d0_0 .net "lr_clk", 0 0, v0x5600df395ec0_0;  alias, 1 drivers
v0x5600df389b80_0 .var "out", 0 0;
v0x5600df389c90_0 .var "prev_lr_clk", 0 0;
v0x5600df389d50_0 .net "rst", 0 0, v0x5600df399b10_0;  alias, 1 drivers
v0x5600df389df0_0 .net "sum_res", 0 0, L_0x5600df39c790;  1 drivers
S_0x5600df389fb0 .scope generate, "mux_shift_inst[18]" "mux_shift_inst[18]" 7 25, 7 25 0, S_0x5600df37c380;
 .timescale 0 0;
P_0x5600df38a1b0 .param/l "i" 1 7 25, +C4<010010>;
S_0x5600df38a290 .scope module, "u_mux_shift" "mux_shift" 7 26, 8 1 0, S_0x5600df389fb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_clk";
    .port_info 3 /INPUT 1 "last_shift";
    .port_info 4 /INPUT 1 "sum_res";
    .port_info 5 /OUTPUT 1 "out";
v0x5600df38a540_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df38a600_0 .var "data", 0 0;
v0x5600df38a6c0_0 .net "last_shift", 0 0, L_0x5600df39c980;  1 drivers
v0x5600df38a760_0 .net "lr_clk", 0 0, v0x5600df395ec0_0;  alias, 1 drivers
v0x5600df38a800_0 .var "out", 0 0;
v0x5600df38a910_0 .var "prev_lr_clk", 0 0;
v0x5600df38a9d0_0 .net "rst", 0 0, v0x5600df399b10_0;  alias, 1 drivers
v0x5600df38aa70_0 .net "sum_res", 0 0, L_0x5600df39ca50;  1 drivers
S_0x5600df38ac30 .scope generate, "mux_shift_inst[19]" "mux_shift_inst[19]" 7 25, 7 25 0, S_0x5600df37c380;
 .timescale 0 0;
P_0x5600df38ae30 .param/l "i" 1 7 25, +C4<010011>;
S_0x5600df38af10 .scope module, "u_mux_shift" "mux_shift" 7 26, 8 1 0, S_0x5600df38ac30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_clk";
    .port_info 3 /INPUT 1 "last_shift";
    .port_info 4 /INPUT 1 "sum_res";
    .port_info 5 /OUTPUT 1 "out";
v0x5600df38b1c0_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df38b280_0 .var "data", 0 0;
v0x5600df38b340_0 .net "last_shift", 0 0, L_0x5600df39cc50;  1 drivers
v0x5600df38b3e0_0 .net "lr_clk", 0 0, v0x5600df395ec0_0;  alias, 1 drivers
v0x5600df38b480_0 .var "out", 0 0;
v0x5600df38b590_0 .var "prev_lr_clk", 0 0;
v0x5600df38b650_0 .net "rst", 0 0, v0x5600df399b10_0;  alias, 1 drivers
v0x5600df38b6f0_0 .net "sum_res", 0 0, L_0x5600df39cd20;  1 drivers
S_0x5600df38b8b0 .scope generate, "mux_shift_inst[20]" "mux_shift_inst[20]" 7 25, 7 25 0, S_0x5600df37c380;
 .timescale 0 0;
P_0x5600df38bab0 .param/l "i" 1 7 25, +C4<010100>;
S_0x5600df38bb90 .scope module, "u_mux_shift" "mux_shift" 7 26, 8 1 0, S_0x5600df38b8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_clk";
    .port_info 3 /INPUT 1 "last_shift";
    .port_info 4 /INPUT 1 "sum_res";
    .port_info 5 /OUTPUT 1 "out";
v0x5600df38be40_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df38bf00_0 .var "data", 0 0;
v0x5600df38bfc0_0 .net "last_shift", 0 0, L_0x5600df39cb20;  1 drivers
v0x5600df38c060_0 .net "lr_clk", 0 0, v0x5600df395ec0_0;  alias, 1 drivers
v0x5600df38c100_0 .var "out", 0 0;
v0x5600df38c210_0 .var "prev_lr_clk", 0 0;
v0x5600df38c2d0_0 .net "rst", 0 0, v0x5600df399b10_0;  alias, 1 drivers
v0x5600df38c370_0 .net "sum_res", 0 0, L_0x5600df39cf30;  1 drivers
S_0x5600df38c530 .scope generate, "mux_shift_inst[21]" "mux_shift_inst[21]" 7 25, 7 25 0, S_0x5600df37c380;
 .timescale 0 0;
P_0x5600df38c730 .param/l "i" 1 7 25, +C4<010101>;
S_0x5600df38c810 .scope module, "u_mux_shift" "mux_shift" 7 26, 8 1 0, S_0x5600df38c530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_clk";
    .port_info 3 /INPUT 1 "last_shift";
    .port_info 4 /INPUT 1 "sum_res";
    .port_info 5 /OUTPUT 1 "out";
v0x5600df38cac0_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df38cb80_0 .var "data", 0 0;
v0x5600df38cc40_0 .net "last_shift", 0 0, L_0x5600df39d120;  1 drivers
v0x5600df38cce0_0 .net "lr_clk", 0 0, v0x5600df395ec0_0;  alias, 1 drivers
v0x5600df38cd80_0 .var "out", 0 0;
v0x5600df38ce90_0 .var "prev_lr_clk", 0 0;
v0x5600df38cf50_0 .net "rst", 0 0, v0x5600df399b10_0;  alias, 1 drivers
v0x5600df38cff0_0 .net "sum_res", 0 0, L_0x5600df39d1c0;  1 drivers
S_0x5600df38d1b0 .scope generate, "mux_shift_inst[22]" "mux_shift_inst[22]" 7 25, 7 25 0, S_0x5600df37c380;
 .timescale 0 0;
P_0x5600df38d3b0 .param/l "i" 1 7 25, +C4<010110>;
S_0x5600df38d490 .scope module, "u_mux_shift" "mux_shift" 7 26, 8 1 0, S_0x5600df38d1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_clk";
    .port_info 3 /INPUT 1 "last_shift";
    .port_info 4 /INPUT 1 "sum_res";
    .port_info 5 /OUTPUT 1 "out";
v0x5600df38d740_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df38d800_0 .var "data", 0 0;
v0x5600df38d8c0_0 .net "last_shift", 0 0, L_0x5600df39d3f0;  1 drivers
v0x5600df38d960_0 .net "lr_clk", 0 0, v0x5600df395ec0_0;  alias, 1 drivers
v0x5600df38da00_0 .var "out", 0 0;
v0x5600df38db10_0 .var "prev_lr_clk", 0 0;
v0x5600df38dbd0_0 .net "rst", 0 0, v0x5600df399b10_0;  alias, 1 drivers
v0x5600df38dc70_0 .net "sum_res", 0 0, L_0x5600df39d4c0;  1 drivers
S_0x5600df38de30 .scope generate, "mux_shift_inst[23]" "mux_shift_inst[23]" 7 25, 7 25 0, S_0x5600df37c380;
 .timescale 0 0;
P_0x5600df38e030 .param/l "i" 1 7 25, +C4<010111>;
S_0x5600df38e110 .scope module, "u_mux_shift" "mux_shift" 7 26, 8 1 0, S_0x5600df38de30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_clk";
    .port_info 3 /INPUT 1 "last_shift";
    .port_info 4 /INPUT 1 "sum_res";
    .port_info 5 /OUTPUT 1 "out";
v0x5600df38e3c0_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df38e480_0 .var "data", 0 0;
v0x5600df38e540_0 .net "last_shift", 0 0, L_0x5600df39d700;  1 drivers
v0x5600df38e5e0_0 .net "lr_clk", 0 0, v0x5600df395ec0_0;  alias, 1 drivers
v0x5600df38e680_0 .var "out", 0 0;
v0x5600df38e790_0 .var "prev_lr_clk", 0 0;
v0x5600df38e850_0 .net "rst", 0 0, v0x5600df399b10_0;  alias, 1 drivers
v0x5600df38e8f0_0 .net "sum_res", 0 0, L_0x5600df39d7d0;  1 drivers
S_0x5600df38eab0 .scope generate, "mux_shift_inst[24]" "mux_shift_inst[24]" 7 25, 7 25 0, S_0x5600df37c380;
 .timescale 0 0;
P_0x5600df38ecb0 .param/l "i" 1 7 25, +C4<011000>;
S_0x5600df38ed90 .scope module, "u_mux_shift" "mux_shift" 7 26, 8 1 0, S_0x5600df38eab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_clk";
    .port_info 3 /INPUT 1 "last_shift";
    .port_info 4 /INPUT 1 "sum_res";
    .port_info 5 /OUTPUT 1 "out";
v0x5600df38f040_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df38f100_0 .var "data", 0 0;
v0x5600df38f1c0_0 .net "last_shift", 0 0, L_0x5600df39da20;  1 drivers
v0x5600df38f260_0 .net "lr_clk", 0 0, v0x5600df395ec0_0;  alias, 1 drivers
v0x5600df38f300_0 .var "out", 0 0;
v0x5600df38f410_0 .var "prev_lr_clk", 0 0;
v0x5600df38f4d0_0 .net "rst", 0 0, v0x5600df399b10_0;  alias, 1 drivers
v0x5600df38f570_0 .net "sum_res", 0 0, L_0x5600df39daf0;  1 drivers
S_0x5600df38f730 .scope generate, "mux_shift_inst[25]" "mux_shift_inst[25]" 7 25, 7 25 0, S_0x5600df37c380;
 .timescale 0 0;
P_0x5600df38f930 .param/l "i" 1 7 25, +C4<011001>;
S_0x5600df38fa10 .scope module, "u_mux_shift" "mux_shift" 7 26, 8 1 0, S_0x5600df38f730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_clk";
    .port_info 3 /INPUT 1 "last_shift";
    .port_info 4 /INPUT 1 "sum_res";
    .port_info 5 /OUTPUT 1 "out";
v0x5600df38fcc0_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df38fd80_0 .var "data", 0 0;
v0x5600df38fe40_0 .net "last_shift", 0 0, L_0x5600df39dd50;  1 drivers
v0x5600df38fee0_0 .net "lr_clk", 0 0, v0x5600df395ec0_0;  alias, 1 drivers
v0x5600df38ff80_0 .var "out", 0 0;
v0x5600df390090_0 .var "prev_lr_clk", 0 0;
v0x5600df390150_0 .net "rst", 0 0, v0x5600df399b10_0;  alias, 1 drivers
v0x5600df3901f0_0 .net "sum_res", 0 0, L_0x5600df39de20;  1 drivers
S_0x5600df3903b0 .scope generate, "mux_shift_inst[26]" "mux_shift_inst[26]" 7 25, 7 25 0, S_0x5600df37c380;
 .timescale 0 0;
P_0x5600df3905b0 .param/l "i" 1 7 25, +C4<011010>;
S_0x5600df390690 .scope module, "u_mux_shift" "mux_shift" 7 26, 8 1 0, S_0x5600df3903b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_clk";
    .port_info 3 /INPUT 1 "last_shift";
    .port_info 4 /INPUT 1 "sum_res";
    .port_info 5 /OUTPUT 1 "out";
v0x5600df390940_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df390a00_0 .var "data", 0 0;
v0x5600df390ac0_0 .net "last_shift", 0 0, L_0x5600df39e090;  1 drivers
v0x5600df390b60_0 .net "lr_clk", 0 0, v0x5600df395ec0_0;  alias, 1 drivers
v0x5600df390c00_0 .var "out", 0 0;
v0x5600df390d10_0 .var "prev_lr_clk", 0 0;
v0x5600df390dd0_0 .net "rst", 0 0, v0x5600df399b10_0;  alias, 1 drivers
v0x5600df390e70_0 .net "sum_res", 0 0, L_0x5600df39e160;  1 drivers
S_0x5600df391030 .scope generate, "mux_shift_inst[27]" "mux_shift_inst[27]" 7 25, 7 25 0, S_0x5600df37c380;
 .timescale 0 0;
P_0x5600df391230 .param/l "i" 1 7 25, +C4<011011>;
S_0x5600df391310 .scope module, "u_mux_shift" "mux_shift" 7 26, 8 1 0, S_0x5600df391030;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_clk";
    .port_info 3 /INPUT 1 "last_shift";
    .port_info 4 /INPUT 1 "sum_res";
    .port_info 5 /OUTPUT 1 "out";
v0x5600df3915c0_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df391680_0 .var "data", 0 0;
v0x5600df391740_0 .net "last_shift", 0 0, L_0x5600df39e3e0;  1 drivers
v0x5600df3917e0_0 .net "lr_clk", 0 0, v0x5600df395ec0_0;  alias, 1 drivers
v0x5600df391880_0 .var "out", 0 0;
v0x5600df391990_0 .var "prev_lr_clk", 0 0;
v0x5600df391a50_0 .net "rst", 0 0, v0x5600df399b10_0;  alias, 1 drivers
v0x5600df391af0_0 .net "sum_res", 0 0, L_0x5600df39e4b0;  1 drivers
S_0x5600df391cb0 .scope generate, "mux_shift_inst[28]" "mux_shift_inst[28]" 7 25, 7 25 0, S_0x5600df37c380;
 .timescale 0 0;
P_0x5600df391eb0 .param/l "i" 1 7 25, +C4<011100>;
S_0x5600df391f90 .scope module, "u_mux_shift" "mux_shift" 7 26, 8 1 0, S_0x5600df391cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_clk";
    .port_info 3 /INPUT 1 "last_shift";
    .port_info 4 /INPUT 1 "sum_res";
    .port_info 5 /OUTPUT 1 "out";
v0x5600df392240_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df392300_0 .var "data", 0 0;
v0x5600df3923c0_0 .net "last_shift", 0 0, L_0x5600df39e740;  1 drivers
v0x5600df392460_0 .net "lr_clk", 0 0, v0x5600df395ec0_0;  alias, 1 drivers
v0x5600df392500_0 .var "out", 0 0;
v0x5600df392610_0 .var "prev_lr_clk", 0 0;
v0x5600df3926d0_0 .net "rst", 0 0, v0x5600df399b10_0;  alias, 1 drivers
v0x5600df392770_0 .net "sum_res", 0 0, L_0x5600df39e810;  1 drivers
S_0x5600df392930 .scope generate, "mux_shift_inst[29]" "mux_shift_inst[29]" 7 25, 7 25 0, S_0x5600df37c380;
 .timescale 0 0;
P_0x5600df392b30 .param/l "i" 1 7 25, +C4<011101>;
S_0x5600df392c10 .scope module, "u_mux_shift" "mux_shift" 7 26, 8 1 0, S_0x5600df392930;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_clk";
    .port_info 3 /INPUT 1 "last_shift";
    .port_info 4 /INPUT 1 "sum_res";
    .port_info 5 /OUTPUT 1 "out";
v0x5600df392ec0_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df392f80_0 .var "data", 0 0;
v0x5600df393040_0 .net "last_shift", 0 0, L_0x5600df39eab0;  1 drivers
v0x5600df3930e0_0 .net "lr_clk", 0 0, v0x5600df395ec0_0;  alias, 1 drivers
v0x5600df393180_0 .var "out", 0 0;
v0x5600df393290_0 .var "prev_lr_clk", 0 0;
v0x5600df393350_0 .net "rst", 0 0, v0x5600df399b10_0;  alias, 1 drivers
v0x5600df3933f0_0 .net "sum_res", 0 0, L_0x5600df39eb80;  1 drivers
S_0x5600df3935b0 .scope generate, "mux_shift_inst[30]" "mux_shift_inst[30]" 7 25, 7 25 0, S_0x5600df37c380;
 .timescale 0 0;
P_0x5600df3937b0 .param/l "i" 1 7 25, +C4<011110>;
S_0x5600df393890 .scope module, "u_mux_shift" "mux_shift" 7 26, 8 1 0, S_0x5600df3935b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_clk";
    .port_info 3 /INPUT 1 "last_shift";
    .port_info 4 /INPUT 1 "sum_res";
    .port_info 5 /OUTPUT 1 "out";
v0x5600df393b40_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df393c00_0 .var "data", 0 0;
v0x5600df393cc0_0 .net "last_shift", 0 0, L_0x5600df39ee30;  1 drivers
v0x5600df393d60_0 .net "lr_clk", 0 0, v0x5600df395ec0_0;  alias, 1 drivers
v0x5600df393e00_0 .var "out", 0 0;
v0x5600df393f10_0 .var "prev_lr_clk", 0 0;
v0x5600df393fd0_0 .net "rst", 0 0, v0x5600df399b10_0;  alias, 1 drivers
v0x5600df394070_0 .net "sum_res", 0 0, L_0x5600df39ef00;  1 drivers
S_0x5600df394230 .scope generate, "mux_shift_inst[31]" "mux_shift_inst[31]" 7 25, 7 25 0, S_0x5600df37c380;
 .timescale 0 0;
P_0x5600df394430 .param/l "i" 1 7 25, +C4<011111>;
S_0x5600df394510 .scope module, "u_mux_shift" "mux_shift" 7 26, 8 1 0, S_0x5600df394230;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_clk";
    .port_info 3 /INPUT 1 "last_shift";
    .port_info 4 /INPUT 1 "sum_res";
    .port_info 5 /OUTPUT 1 "out";
v0x5600df3947c0_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df394880_0 .var "data", 0 0;
v0x5600df394940_0 .net "last_shift", 0 0, L_0x5600df39f1c0;  1 drivers
v0x5600df3949e0_0 .net "lr_clk", 0 0, v0x5600df395ec0_0;  alias, 1 drivers
v0x5600df394a80_0 .var "out", 0 0;
v0x5600df394b90_0 .var "prev_lr_clk", 0 0;
v0x5600df394c50_0 .net "rst", 0 0, v0x5600df399b10_0;  alias, 1 drivers
v0x5600df394cf0_0 .net "sum_res", 0 0, L_0x5600df39f290;  1 drivers
S_0x5600df394eb0 .scope module, "u_mux_shift" "mux_shift" 7 17, 8 1 0, S_0x5600df37c380;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "lr_clk";
    .port_info 3 /INPUT 1 "last_shift";
    .port_info 4 /INPUT 1 "sum_res";
    .port_info 5 /OUTPUT 1 "out";
v0x5600df395160_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df395630_0 .var "data", 0 0;
L_0x7f45bc51c0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5600df3956f0_0 .net "last_shift", 0 0, L_0x7f45bc51c0f0;  1 drivers
v0x5600df395790_0 .net "lr_clk", 0 0, v0x5600df395ec0_0;  alias, 1 drivers
v0x5600df395830_0 .var "out", 0 0;
v0x5600df395940_0 .var "prev_lr_clk", 0 0;
v0x5600df395a00_0 .net "rst", 0 0, v0x5600df399b10_0;  alias, 1 drivers
v0x5600df395aa0_0 .net "sum_res", 0 0, L_0x5600df39f590;  1 drivers
S_0x5600df396790 .scope module, "u_memory" "memory" 3 43, 9 1 0, S_0x5600df351a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "wr_en";
    .port_info 5 /INPUT 1 "rd_en";
    .port_info 6 /OUTPUT 8 "data_out";
P_0x5600df3969c0 .param/l "NUM_ADDRESSES" 0 9 2, +C4<00000000000000000000000000001000>;
v0x5600df396bd0_0 .net "addr", 7 0, L_0x5600df399f10;  alias, 1 drivers
v0x5600df396cb0_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df396d50_0 .net "data_in", 7 0, L_0x5600df39a000;  alias, 1 drivers
v0x5600df396df0_0 .var "data_out", 7 0;
v0x5600df396eb0_0 .var/i "i", 31 0;
v0x5600df396fc0 .array "memory", 7 0, 7 0;
v0x5600df397080_0 .net "rd_en", 0 0, L_0x7f45bc51c060;  alias, 1 drivers
v0x5600df397140_0 .net "rst_n", 0 0, L_0x5600df39a1e0;  1 drivers
v0x5600df397200_0 .net "wr_en", 0 0, L_0x7f45bc51c018;  alias, 1 drivers
E_0x5600df396b50/0 .event negedge, v0x5600df397140_0;
E_0x5600df396b50/1 .event posedge, v0x5600df340600_0;
E_0x5600df396b50 .event/or E_0x5600df396b50/0, E_0x5600df396b50/1;
S_0x5600df3973e0 .scope module, "u_spi_port" "spi_port" 3 34, 10 1 0, S_0x5600df351a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "spi_clk";
    .port_info 3 /INPUT 1 "spi_mosi";
    .port_info 4 /OUTPUT 1 "spi_miso";
    .port_info 5 /INPUT 1 "spi_cs_n";
    .port_info 6 /OUTPUT 16 "capture_reg";
v0x5600df3976e0_0 .var "capture_reg", 15 0;
v0x5600df3977e0_0 .net "clk", 0 0, v0x5600df399470_0;  alias, 1 drivers
v0x5600df3978a0_0 .var "cs_n_prev", 0 0;
v0x5600df397940_0 .net "rst_n", 0 0, L_0x5600df39a140;  1 drivers
v0x5600df3979e0_0 .var "shift_reg", 15 0;
v0x5600df397b10_0 .net "spi_clk", 0 0, v0x5600df399bb0_0;  alias, 1 drivers
v0x5600df397bd0_0 .net "spi_cs_n", 0 0, v0x5600df399c50_0;  alias, 1 drivers
v0x5600df397c90_0 .net "spi_miso", 0 0, L_0x7f45bc51c0a8;  alias, 1 drivers
v0x5600df397d50_0 .net "spi_mosi", 0 0, v0x5600df399d40_0;  alias, 1 drivers
E_0x5600df397660/0 .event negedge, v0x5600df397940_0;
E_0x5600df397660/1 .event posedge, v0x5600df340600_0;
E_0x5600df397660 .event/or E_0x5600df397660/0, E_0x5600df397660/1;
S_0x5600df398f80 .scope task, "write_to_spi" "write_to_spi" 2 92, 2 92 0, S_0x5600df36bff0;
 .timescale 0 0;
v0x5600df3991a0_0 .var "addr", 7 0;
v0x5600df3992a0_0 .var/i "bit", 31 0;
v0x5600df399380_0 .var "data", 7 0;
E_0x5600df37caf0 .event posedge, v0x5600df397b10_0;
TD_testbench.write_to_spi ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x5600df3992a0_0, 0, 32;
T_0.0 ; Top of for-loop
    %load/vec4 v0x5600df3992a0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x5600df3991a0_0;
    %load/vec4 v0x5600df3992a0_0;
    %part/s 1;
    %store/vec4 v0x5600df399d40_0, 0, 1;
    %wait E_0x5600df37caf0;
T_0.2 ; for-loop step statement
    %load/vec4 v0x5600df3992a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5600df3992a0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ; for-loop exit label
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x5600df3992a0_0, 0, 32;
T_0.3 ; Top of for-loop
    %load/vec4 v0x5600df3992a0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.4, 5;
    %load/vec4 v0x5600df399380_0;
    %load/vec4 v0x5600df3992a0_0;
    %part/s 1;
    %store/vec4 v0x5600df399d40_0, 0, 1;
    %wait E_0x5600df37caf0;
T_0.5 ; for-loop step statement
    %load/vec4 v0x5600df3992a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x5600df3992a0_0, 0, 32;
    %jmp T_0.3;
T_0.4 ; for-loop exit label
    %end;
    .scope S_0x5600df3973e0;
T_1 ;
    %wait E_0x5600df397660;
    %load/vec4 v0x5600df397940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5600df3979e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5600df3976e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5600df3978a0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5600df397bd0_0;
    %assign/vec4 v0x5600df3978a0_0, 0;
    %load/vec4 v0x5600df397bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5600df397b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x5600df3979e0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x5600df397d50_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5600df3979e0_0, 0;
T_1.4 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5600df3978a0_0;
    %cmpi/e 0, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_1.8, 4;
    %load/vec4 v0x5600df397bd0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_1.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0x5600df3979e0_0;
    %assign/vec4 v0x5600df3976e0_0, 0;
T_1.6 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5600df396790;
T_2 ;
    %wait E_0x5600df396b50;
    %load/vec4 v0x5600df397140_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5600df396eb0_0, 0, 32;
T_2.2 ; Top of for-loop
    %load/vec4 v0x5600df396eb0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x5600df396eb0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5600df396fc0, 0, 4;
T_2.4 ; for-loop step statement
    %load/vec4 v0x5600df396eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5600df396eb0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ; for-loop exit label
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5600df397200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x5600df396d50_0;
    %ix/getv 3, v0x5600df396bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5600df396fc0, 0, 4;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5600df396790;
T_3 ;
    %wait E_0x5600df37cbb0;
    %load/vec4 v0x5600df397080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %ix/getv 4, v0x5600df396bd0_0;
    %load/vec4a v0x5600df396fc0, 4;
    %assign/vec4 v0x5600df396df0_0, 0;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5600df37b4b0;
T_4 ;
    %wait E_0x5600df2f30c0;
    %load/vec4 v0x5600df37b940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %load/vec4 v0x5600df37b6e0_0;
    %store/vec4 v0x5600df37b6e0_0, 0, 8;
    %load/vec4 v0x5600df37b7c0_0;
    %store/vec4 v0x5600df37b7c0_0, 0, 8;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v0x5600df37b880_0;
    %store/vec4 v0x5600df37b6e0_0, 0, 8;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v0x5600df37b880_0;
    %store/vec4 v0x5600df37b7c0_0, 0, 8;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5600df350220;
T_5 ;
    %wait E_0x5600df36faa0;
    %load/vec4 v0x5600df36b8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5600df33ea30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5600df33c8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5600df33d1f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5600df33ea30_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5600df33ea30_0, 0;
    %load/vec4 v0x5600df33d580_0;
    %load/vec4 v0x5600df33ea30_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_5.2, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5600df33ea30_0, 0;
    %load/vec4 v0x5600df33edc0_0;
    %assign/vec4 v0x5600df33c8f0_0, 0;
    %load/vec4 v0x5600df33d1f0_0;
    %inv;
    %assign/vec4 v0x5600df33d1f0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5600df37baa0;
T_6 ;
    %wait E_0x5600df36fc30;
    %load/vec4 v0x5600df37c080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5600df37c240_0, 0;
    %pushi/vec4 0, 0, 255;
    %assign/vec4 v0x5600df37c150_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5600df37bf80_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_6.2, 5;
    %load/vec4 v0x5600df37c240_0;
    %load/vec4 v0x5600df37c150_0;
    %load/vec4 v0x5600df37bf80_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %pad/u 8;
    %sub;
    %load/vec4 v0x5600df37beb0_0;
    %pad/u 8;
    %add;
    %assign/vec4 v0x5600df37c240_0, 0;
T_6.2 ;
    %load/vec4 v0x5600df37c150_0;
    %parti/s 254, 0, 2;
    %load/vec4 v0x5600df37beb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5600df37c150_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5600df37c910;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df37cd00_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x5600df37c910;
T_8 ;
    %wait E_0x5600df37cbb0;
    %load/vec4 v0x5600df37ce70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0x5600df37d040_0;
    %nor/r;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5600df37d1f0_0;
    %assign/vec4 v0x5600df37cd00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5600df37cda0_0;
    %assign/vec4 v0x5600df37cd00_0, 0;
T_8.1 ;
    %load/vec4 v0x5600df37ce70_0;
    %assign/vec4 v0x5600df37d040_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5600df37c910;
T_9 ;
    %wait E_0x5600df37cb30;
    %load/vec4 v0x5600df37cd00_0;
    %assign/vec4 v0x5600df37cf30_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5600df37d690;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df37d980_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x5600df37d690;
T_11 ;
    %wait E_0x5600df37cbb0;
    %load/vec4 v0x5600df37dae0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.2, 9;
    %load/vec4 v0x5600df37dc70_0;
    %nor/r;
    %and;
T_11.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x5600df37ddd0_0;
    %assign/vec4 v0x5600df37d980_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x5600df37da40_0;
    %assign/vec4 v0x5600df37d980_0, 0;
T_11.1 ;
    %load/vec4 v0x5600df37dae0_0;
    %assign/vec4 v0x5600df37dc70_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_0x5600df37d690;
T_12 ;
    %wait E_0x5600df37cb30;
    %load/vec4 v0x5600df37d980_0;
    %assign/vec4 v0x5600df37db80_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5600df37e250;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df37e4f0_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_0x5600df37e250;
T_14 ;
    %wait E_0x5600df37cbb0;
    %load/vec4 v0x5600df37e650_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.2, 9;
    %load/vec4 v0x5600df37e850_0;
    %nor/r;
    %and;
T_14.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x5600df37e9b0_0;
    %assign/vec4 v0x5600df37e4f0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5600df37e5b0_0;
    %assign/vec4 v0x5600df37e4f0_0, 0;
T_14.1 ;
    %load/vec4 v0x5600df37e650_0;
    %assign/vec4 v0x5600df37e850_0, 0;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5600df37e250;
T_15 ;
    %wait E_0x5600df37cb30;
    %load/vec4 v0x5600df37e4f0_0;
    %assign/vec4 v0x5600df37e740_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5600df37ee00;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df37f130_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x5600df37ee00;
T_17 ;
    %wait E_0x5600df37cbb0;
    %load/vec4 v0x5600df37f290_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.2, 9;
    %load/vec4 v0x5600df37f3f0_0;
    %nor/r;
    %and;
T_17.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x5600df37f550_0;
    %assign/vec4 v0x5600df37f130_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5600df37f1f0_0;
    %assign/vec4 v0x5600df37f130_0, 0;
T_17.1 ;
    %load/vec4 v0x5600df37f290_0;
    %assign/vec4 v0x5600df37f3f0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5600df37ee00;
T_18 ;
    %wait E_0x5600df37cb30;
    %load/vec4 v0x5600df37f130_0;
    %assign/vec4 v0x5600df37f330_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5600df37fa40;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df37fce0_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x5600df37fa40;
T_20 ;
    %wait E_0x5600df37cbb0;
    %load/vec4 v0x5600df37fe40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.2, 9;
    %load/vec4 v0x5600df380030_0;
    %nor/r;
    %and;
T_20.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x5600df380190_0;
    %assign/vec4 v0x5600df37fce0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x5600df37fda0_0;
    %assign/vec4 v0x5600df37fce0_0, 0;
T_20.1 ;
    %load/vec4 v0x5600df37fe40_0;
    %assign/vec4 v0x5600df380030_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5600df37fa40;
T_21 ;
    %wait E_0x5600df37cb30;
    %load/vec4 v0x5600df37fce0_0;
    %assign/vec4 v0x5600df37ff70_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0x5600df380630;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df3808d0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0x5600df380630;
T_23 ;
    %wait E_0x5600df37cbb0;
    %load/vec4 v0x5600df380a30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.2, 9;
    %load/vec4 v0x5600df380be0_0;
    %nor/r;
    %and;
T_23.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v0x5600df380d40_0;
    %assign/vec4 v0x5600df3808d0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x5600df380990_0;
    %assign/vec4 v0x5600df3808d0_0, 0;
T_23.1 ;
    %load/vec4 v0x5600df380a30_0;
    %assign/vec4 v0x5600df380be0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5600df380630;
T_24 ;
    %wait E_0x5600df37cb30;
    %load/vec4 v0x5600df3808d0_0;
    %assign/vec4 v0x5600df380ad0_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5600df3811e0;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df381480_0, 0, 1;
    %end;
    .thread T_25;
    .scope S_0x5600df3811e0;
T_26 ;
    %wait E_0x5600df37cbb0;
    %load/vec4 v0x5600df3815e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_26.2, 9;
    %load/vec4 v0x5600df381790_0;
    %nor/r;
    %and;
T_26.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x5600df3818f0_0;
    %assign/vec4 v0x5600df381480_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x5600df381540_0;
    %assign/vec4 v0x5600df381480_0, 0;
T_26.1 ;
    %load/vec4 v0x5600df3815e0_0;
    %assign/vec4 v0x5600df381790_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x5600df3811e0;
T_27 ;
    %wait E_0x5600df37cb30;
    %load/vec4 v0x5600df381480_0;
    %assign/vec4 v0x5600df381680_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5600df381d90;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df382210_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_0x5600df381d90;
T_29 ;
    %wait E_0x5600df37cbb0;
    %load/vec4 v0x5600df382370_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_29.2, 9;
    %load/vec4 v0x5600df382520_0;
    %nor/r;
    %and;
T_29.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x5600df382680_0;
    %assign/vec4 v0x5600df382210_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x5600df3822d0_0;
    %assign/vec4 v0x5600df382210_0, 0;
T_29.1 ;
    %load/vec4 v0x5600df382370_0;
    %assign/vec4 v0x5600df382520_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_0x5600df381d90;
T_30 ;
    %wait E_0x5600df37cb30;
    %load/vec4 v0x5600df382210_0;
    %assign/vec4 v0x5600df382410_0, 0;
    %jmp T_30;
    .thread T_30;
    .scope S_0x5600df382ad0;
T_31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df382e40_0, 0, 1;
    %end;
    .thread T_31;
    .scope S_0x5600df382ad0;
T_32 ;
    %wait E_0x5600df37cbb0;
    %load/vec4 v0x5600df382fa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_32.2, 9;
    %load/vec4 v0x5600df383260_0;
    %nor/r;
    %and;
T_32.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %load/vec4 v0x5600df3833c0_0;
    %assign/vec4 v0x5600df382e40_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x5600df382f00_0;
    %assign/vec4 v0x5600df382e40_0, 0;
T_32.1 ;
    %load/vec4 v0x5600df382fa0_0;
    %assign/vec4 v0x5600df383260_0, 0;
    %jmp T_32;
    .thread T_32;
    .scope S_0x5600df382ad0;
T_33 ;
    %wait E_0x5600df37cb30;
    %load/vec4 v0x5600df382e40_0;
    %assign/vec4 v0x5600df383150_0, 0;
    %jmp T_33;
    .thread T_33;
    .scope S_0x5600df383860;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df383bd0_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x5600df383860;
T_35 ;
    %wait E_0x5600df37cbb0;
    %load/vec4 v0x5600df383d30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.2, 9;
    %load/vec4 v0x5600df383ee0_0;
    %nor/r;
    %and;
T_35.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x5600df384040_0;
    %assign/vec4 v0x5600df383bd0_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x5600df383c90_0;
    %assign/vec4 v0x5600df383bd0_0, 0;
T_35.1 ;
    %load/vec4 v0x5600df383d30_0;
    %assign/vec4 v0x5600df383ee0_0, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_0x5600df383860;
T_36 ;
    %wait E_0x5600df37cb30;
    %load/vec4 v0x5600df383bd0_0;
    %assign/vec4 v0x5600df383dd0_0, 0;
    %jmp T_36;
    .thread T_36;
    .scope S_0x5600df3844e0;
T_37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df384850_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_0x5600df3844e0;
T_38 ;
    %wait E_0x5600df37cbb0;
    %load/vec4 v0x5600df3849b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_38.2, 9;
    %load/vec4 v0x5600df384b60_0;
    %nor/r;
    %and;
T_38.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x5600df384cc0_0;
    %assign/vec4 v0x5600df384850_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x5600df384910_0;
    %assign/vec4 v0x5600df384850_0, 0;
T_38.1 ;
    %load/vec4 v0x5600df3849b0_0;
    %assign/vec4 v0x5600df384b60_0, 0;
    %jmp T_38;
    .thread T_38;
    .scope S_0x5600df3844e0;
T_39 ;
    %wait E_0x5600df37cb30;
    %load/vec4 v0x5600df384850_0;
    %assign/vec4 v0x5600df384a50_0, 0;
    %jmp T_39;
    .thread T_39;
    .scope S_0x5600df385160;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df3854d0_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0x5600df385160;
T_41 ;
    %wait E_0x5600df37cbb0;
    %load/vec4 v0x5600df385630_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_41.2, 9;
    %load/vec4 v0x5600df3857e0_0;
    %nor/r;
    %and;
T_41.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %load/vec4 v0x5600df385940_0;
    %assign/vec4 v0x5600df3854d0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x5600df385590_0;
    %assign/vec4 v0x5600df3854d0_0, 0;
T_41.1 ;
    %load/vec4 v0x5600df385630_0;
    %assign/vec4 v0x5600df3857e0_0, 0;
    %jmp T_41;
    .thread T_41;
    .scope S_0x5600df385160;
T_42 ;
    %wait E_0x5600df37cb30;
    %load/vec4 v0x5600df3854d0_0;
    %assign/vec4 v0x5600df3856d0_0, 0;
    %jmp T_42;
    .thread T_42;
    .scope S_0x5600df385de0;
T_43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df386150_0, 0, 1;
    %end;
    .thread T_43;
    .scope S_0x5600df385de0;
T_44 ;
    %wait E_0x5600df37cbb0;
    %load/vec4 v0x5600df3862b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_44.2, 9;
    %load/vec4 v0x5600df386460_0;
    %nor/r;
    %and;
T_44.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x5600df3865c0_0;
    %assign/vec4 v0x5600df386150_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x5600df386210_0;
    %assign/vec4 v0x5600df386150_0, 0;
T_44.1 ;
    %load/vec4 v0x5600df3862b0_0;
    %assign/vec4 v0x5600df386460_0, 0;
    %jmp T_44;
    .thread T_44;
    .scope S_0x5600df385de0;
T_45 ;
    %wait E_0x5600df37cb30;
    %load/vec4 v0x5600df386150_0;
    %assign/vec4 v0x5600df386350_0, 0;
    %jmp T_45;
    .thread T_45;
    .scope S_0x5600df386a60;
T_46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df386dd0_0, 0, 1;
    %end;
    .thread T_46;
    .scope S_0x5600df386a60;
T_47 ;
    %wait E_0x5600df37cbb0;
    %load/vec4 v0x5600df386f30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_47.2, 9;
    %load/vec4 v0x5600df3870e0_0;
    %nor/r;
    %and;
T_47.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v0x5600df387240_0;
    %assign/vec4 v0x5600df386dd0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x5600df386e90_0;
    %assign/vec4 v0x5600df386dd0_0, 0;
T_47.1 ;
    %load/vec4 v0x5600df386f30_0;
    %assign/vec4 v0x5600df3870e0_0, 0;
    %jmp T_47;
    .thread T_47;
    .scope S_0x5600df386a60;
T_48 ;
    %wait E_0x5600df37cb30;
    %load/vec4 v0x5600df386dd0_0;
    %assign/vec4 v0x5600df386fd0_0, 0;
    %jmp T_48;
    .thread T_48;
    .scope S_0x5600df3876e0;
T_49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df387a50_0, 0, 1;
    %end;
    .thread T_49;
    .scope S_0x5600df3876e0;
T_50 ;
    %wait E_0x5600df37cbb0;
    %load/vec4 v0x5600df387bb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_50.2, 9;
    %load/vec4 v0x5600df387d60_0;
    %nor/r;
    %and;
T_50.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0x5600df3880d0_0;
    %assign/vec4 v0x5600df387a50_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x5600df387b10_0;
    %assign/vec4 v0x5600df387a50_0, 0;
T_50.1 ;
    %load/vec4 v0x5600df387bb0_0;
    %assign/vec4 v0x5600df387d60_0, 0;
    %jmp T_50;
    .thread T_50;
    .scope S_0x5600df3876e0;
T_51 ;
    %wait E_0x5600df37cb30;
    %load/vec4 v0x5600df387a50_0;
    %assign/vec4 v0x5600df387c50_0, 0;
    %jmp T_51;
    .thread T_51;
    .scope S_0x5600df388570;
T_52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df388af0_0, 0, 1;
    %end;
    .thread T_52;
    .scope S_0x5600df388570;
T_53 ;
    %wait E_0x5600df37cbb0;
    %load/vec4 v0x5600df388c50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_53.2, 9;
    %load/vec4 v0x5600df388e00_0;
    %nor/r;
    %and;
T_53.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %load/vec4 v0x5600df388f60_0;
    %assign/vec4 v0x5600df388af0_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x5600df388bb0_0;
    %assign/vec4 v0x5600df388af0_0, 0;
T_53.1 ;
    %load/vec4 v0x5600df388c50_0;
    %assign/vec4 v0x5600df388e00_0, 0;
    %jmp T_53;
    .thread T_53;
    .scope S_0x5600df388570;
T_54 ;
    %wait E_0x5600df37cb30;
    %load/vec4 v0x5600df388af0_0;
    %assign/vec4 v0x5600df388cf0_0, 0;
    %jmp T_54;
    .thread T_54;
    .scope S_0x5600df389400;
T_55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df389770_0, 0, 1;
    %end;
    .thread T_55;
    .scope S_0x5600df389400;
T_56 ;
    %wait E_0x5600df37cbb0;
    %load/vec4 v0x5600df3898d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_56.2, 9;
    %load/vec4 v0x5600df389c90_0;
    %nor/r;
    %and;
T_56.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v0x5600df389df0_0;
    %assign/vec4 v0x5600df389770_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x5600df389830_0;
    %assign/vec4 v0x5600df389770_0, 0;
T_56.1 ;
    %load/vec4 v0x5600df3898d0_0;
    %assign/vec4 v0x5600df389c90_0, 0;
    %jmp T_56;
    .thread T_56;
    .scope S_0x5600df389400;
T_57 ;
    %wait E_0x5600df37cb30;
    %load/vec4 v0x5600df389770_0;
    %assign/vec4 v0x5600df389b80_0, 0;
    %jmp T_57;
    .thread T_57;
    .scope S_0x5600df38a290;
T_58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df38a600_0, 0, 1;
    %end;
    .thread T_58;
    .scope S_0x5600df38a290;
T_59 ;
    %wait E_0x5600df37cbb0;
    %load/vec4 v0x5600df38a760_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_59.2, 9;
    %load/vec4 v0x5600df38a910_0;
    %nor/r;
    %and;
T_59.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v0x5600df38aa70_0;
    %assign/vec4 v0x5600df38a600_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x5600df38a6c0_0;
    %assign/vec4 v0x5600df38a600_0, 0;
T_59.1 ;
    %load/vec4 v0x5600df38a760_0;
    %assign/vec4 v0x5600df38a910_0, 0;
    %jmp T_59;
    .thread T_59;
    .scope S_0x5600df38a290;
T_60 ;
    %wait E_0x5600df37cb30;
    %load/vec4 v0x5600df38a600_0;
    %assign/vec4 v0x5600df38a800_0, 0;
    %jmp T_60;
    .thread T_60;
    .scope S_0x5600df38af10;
T_61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df38b280_0, 0, 1;
    %end;
    .thread T_61;
    .scope S_0x5600df38af10;
T_62 ;
    %wait E_0x5600df37cbb0;
    %load/vec4 v0x5600df38b3e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_62.2, 9;
    %load/vec4 v0x5600df38b590_0;
    %nor/r;
    %and;
T_62.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %load/vec4 v0x5600df38b6f0_0;
    %assign/vec4 v0x5600df38b280_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x5600df38b340_0;
    %assign/vec4 v0x5600df38b280_0, 0;
T_62.1 ;
    %load/vec4 v0x5600df38b3e0_0;
    %assign/vec4 v0x5600df38b590_0, 0;
    %jmp T_62;
    .thread T_62;
    .scope S_0x5600df38af10;
T_63 ;
    %wait E_0x5600df37cb30;
    %load/vec4 v0x5600df38b280_0;
    %assign/vec4 v0x5600df38b480_0, 0;
    %jmp T_63;
    .thread T_63;
    .scope S_0x5600df38bb90;
T_64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df38bf00_0, 0, 1;
    %end;
    .thread T_64;
    .scope S_0x5600df38bb90;
T_65 ;
    %wait E_0x5600df37cbb0;
    %load/vec4 v0x5600df38c060_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_65.2, 9;
    %load/vec4 v0x5600df38c210_0;
    %nor/r;
    %and;
T_65.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %load/vec4 v0x5600df38c370_0;
    %assign/vec4 v0x5600df38bf00_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x5600df38bfc0_0;
    %assign/vec4 v0x5600df38bf00_0, 0;
T_65.1 ;
    %load/vec4 v0x5600df38c060_0;
    %assign/vec4 v0x5600df38c210_0, 0;
    %jmp T_65;
    .thread T_65;
    .scope S_0x5600df38bb90;
T_66 ;
    %wait E_0x5600df37cb30;
    %load/vec4 v0x5600df38bf00_0;
    %assign/vec4 v0x5600df38c100_0, 0;
    %jmp T_66;
    .thread T_66;
    .scope S_0x5600df38c810;
T_67 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df38cb80_0, 0, 1;
    %end;
    .thread T_67;
    .scope S_0x5600df38c810;
T_68 ;
    %wait E_0x5600df37cbb0;
    %load/vec4 v0x5600df38cce0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_68.2, 9;
    %load/vec4 v0x5600df38ce90_0;
    %nor/r;
    %and;
T_68.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x5600df38cff0_0;
    %assign/vec4 v0x5600df38cb80_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v0x5600df38cc40_0;
    %assign/vec4 v0x5600df38cb80_0, 0;
T_68.1 ;
    %load/vec4 v0x5600df38cce0_0;
    %assign/vec4 v0x5600df38ce90_0, 0;
    %jmp T_68;
    .thread T_68;
    .scope S_0x5600df38c810;
T_69 ;
    %wait E_0x5600df37cb30;
    %load/vec4 v0x5600df38cb80_0;
    %assign/vec4 v0x5600df38cd80_0, 0;
    %jmp T_69;
    .thread T_69;
    .scope S_0x5600df38d490;
T_70 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df38d800_0, 0, 1;
    %end;
    .thread T_70;
    .scope S_0x5600df38d490;
T_71 ;
    %wait E_0x5600df37cbb0;
    %load/vec4 v0x5600df38d960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_71.2, 9;
    %load/vec4 v0x5600df38db10_0;
    %nor/r;
    %and;
T_71.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %load/vec4 v0x5600df38dc70_0;
    %assign/vec4 v0x5600df38d800_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0x5600df38d8c0_0;
    %assign/vec4 v0x5600df38d800_0, 0;
T_71.1 ;
    %load/vec4 v0x5600df38d960_0;
    %assign/vec4 v0x5600df38db10_0, 0;
    %jmp T_71;
    .thread T_71;
    .scope S_0x5600df38d490;
T_72 ;
    %wait E_0x5600df37cb30;
    %load/vec4 v0x5600df38d800_0;
    %assign/vec4 v0x5600df38da00_0, 0;
    %jmp T_72;
    .thread T_72;
    .scope S_0x5600df38e110;
T_73 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df38e480_0, 0, 1;
    %end;
    .thread T_73;
    .scope S_0x5600df38e110;
T_74 ;
    %wait E_0x5600df37cbb0;
    %load/vec4 v0x5600df38e5e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_74.2, 9;
    %load/vec4 v0x5600df38e790_0;
    %nor/r;
    %and;
T_74.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %load/vec4 v0x5600df38e8f0_0;
    %assign/vec4 v0x5600df38e480_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0x5600df38e540_0;
    %assign/vec4 v0x5600df38e480_0, 0;
T_74.1 ;
    %load/vec4 v0x5600df38e5e0_0;
    %assign/vec4 v0x5600df38e790_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x5600df38e110;
T_75 ;
    %wait E_0x5600df37cb30;
    %load/vec4 v0x5600df38e480_0;
    %assign/vec4 v0x5600df38e680_0, 0;
    %jmp T_75;
    .thread T_75;
    .scope S_0x5600df38ed90;
T_76 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df38f100_0, 0, 1;
    %end;
    .thread T_76;
    .scope S_0x5600df38ed90;
T_77 ;
    %wait E_0x5600df37cbb0;
    %load/vec4 v0x5600df38f260_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x5600df38f410_0;
    %nor/r;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x5600df38f570_0;
    %assign/vec4 v0x5600df38f100_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x5600df38f1c0_0;
    %assign/vec4 v0x5600df38f100_0, 0;
T_77.1 ;
    %load/vec4 v0x5600df38f260_0;
    %assign/vec4 v0x5600df38f410_0, 0;
    %jmp T_77;
    .thread T_77;
    .scope S_0x5600df38ed90;
T_78 ;
    %wait E_0x5600df37cb30;
    %load/vec4 v0x5600df38f100_0;
    %assign/vec4 v0x5600df38f300_0, 0;
    %jmp T_78;
    .thread T_78;
    .scope S_0x5600df38fa10;
T_79 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df38fd80_0, 0, 1;
    %end;
    .thread T_79;
    .scope S_0x5600df38fa10;
T_80 ;
    %wait E_0x5600df37cbb0;
    %load/vec4 v0x5600df38fee0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_80.2, 9;
    %load/vec4 v0x5600df390090_0;
    %nor/r;
    %and;
T_80.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %load/vec4 v0x5600df3901f0_0;
    %assign/vec4 v0x5600df38fd80_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v0x5600df38fe40_0;
    %assign/vec4 v0x5600df38fd80_0, 0;
T_80.1 ;
    %load/vec4 v0x5600df38fee0_0;
    %assign/vec4 v0x5600df390090_0, 0;
    %jmp T_80;
    .thread T_80;
    .scope S_0x5600df38fa10;
T_81 ;
    %wait E_0x5600df37cb30;
    %load/vec4 v0x5600df38fd80_0;
    %assign/vec4 v0x5600df38ff80_0, 0;
    %jmp T_81;
    .thread T_81;
    .scope S_0x5600df390690;
T_82 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df390a00_0, 0, 1;
    %end;
    .thread T_82;
    .scope S_0x5600df390690;
T_83 ;
    %wait E_0x5600df37cbb0;
    %load/vec4 v0x5600df390b60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_83.2, 9;
    %load/vec4 v0x5600df390d10_0;
    %nor/r;
    %and;
T_83.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_83.0, 8;
    %load/vec4 v0x5600df390e70_0;
    %assign/vec4 v0x5600df390a00_0, 0;
    %jmp T_83.1;
T_83.0 ;
    %load/vec4 v0x5600df390ac0_0;
    %assign/vec4 v0x5600df390a00_0, 0;
T_83.1 ;
    %load/vec4 v0x5600df390b60_0;
    %assign/vec4 v0x5600df390d10_0, 0;
    %jmp T_83;
    .thread T_83;
    .scope S_0x5600df390690;
T_84 ;
    %wait E_0x5600df37cb30;
    %load/vec4 v0x5600df390a00_0;
    %assign/vec4 v0x5600df390c00_0, 0;
    %jmp T_84;
    .thread T_84;
    .scope S_0x5600df391310;
T_85 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df391680_0, 0, 1;
    %end;
    .thread T_85;
    .scope S_0x5600df391310;
T_86 ;
    %wait E_0x5600df37cbb0;
    %load/vec4 v0x5600df3917e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_86.2, 9;
    %load/vec4 v0x5600df391990_0;
    %nor/r;
    %and;
T_86.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_86.0, 8;
    %load/vec4 v0x5600df391af0_0;
    %assign/vec4 v0x5600df391680_0, 0;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v0x5600df391740_0;
    %assign/vec4 v0x5600df391680_0, 0;
T_86.1 ;
    %load/vec4 v0x5600df3917e0_0;
    %assign/vec4 v0x5600df391990_0, 0;
    %jmp T_86;
    .thread T_86;
    .scope S_0x5600df391310;
T_87 ;
    %wait E_0x5600df37cb30;
    %load/vec4 v0x5600df391680_0;
    %assign/vec4 v0x5600df391880_0, 0;
    %jmp T_87;
    .thread T_87;
    .scope S_0x5600df391f90;
T_88 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df392300_0, 0, 1;
    %end;
    .thread T_88;
    .scope S_0x5600df391f90;
T_89 ;
    %wait E_0x5600df37cbb0;
    %load/vec4 v0x5600df392460_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_89.2, 9;
    %load/vec4 v0x5600df392610_0;
    %nor/r;
    %and;
T_89.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %load/vec4 v0x5600df392770_0;
    %assign/vec4 v0x5600df392300_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v0x5600df3923c0_0;
    %assign/vec4 v0x5600df392300_0, 0;
T_89.1 ;
    %load/vec4 v0x5600df392460_0;
    %assign/vec4 v0x5600df392610_0, 0;
    %jmp T_89;
    .thread T_89;
    .scope S_0x5600df391f90;
T_90 ;
    %wait E_0x5600df37cb30;
    %load/vec4 v0x5600df392300_0;
    %assign/vec4 v0x5600df392500_0, 0;
    %jmp T_90;
    .thread T_90;
    .scope S_0x5600df392c10;
T_91 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df392f80_0, 0, 1;
    %end;
    .thread T_91;
    .scope S_0x5600df392c10;
T_92 ;
    %wait E_0x5600df37cbb0;
    %load/vec4 v0x5600df3930e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_92.2, 9;
    %load/vec4 v0x5600df393290_0;
    %nor/r;
    %and;
T_92.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %load/vec4 v0x5600df3933f0_0;
    %assign/vec4 v0x5600df392f80_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v0x5600df393040_0;
    %assign/vec4 v0x5600df392f80_0, 0;
T_92.1 ;
    %load/vec4 v0x5600df3930e0_0;
    %assign/vec4 v0x5600df393290_0, 0;
    %jmp T_92;
    .thread T_92;
    .scope S_0x5600df392c10;
T_93 ;
    %wait E_0x5600df37cb30;
    %load/vec4 v0x5600df392f80_0;
    %assign/vec4 v0x5600df393180_0, 0;
    %jmp T_93;
    .thread T_93;
    .scope S_0x5600df393890;
T_94 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df393c00_0, 0, 1;
    %end;
    .thread T_94;
    .scope S_0x5600df393890;
T_95 ;
    %wait E_0x5600df37cbb0;
    %load/vec4 v0x5600df393d60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_95.2, 9;
    %load/vec4 v0x5600df393f10_0;
    %nor/r;
    %and;
T_95.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %load/vec4 v0x5600df394070_0;
    %assign/vec4 v0x5600df393c00_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v0x5600df393cc0_0;
    %assign/vec4 v0x5600df393c00_0, 0;
T_95.1 ;
    %load/vec4 v0x5600df393d60_0;
    %assign/vec4 v0x5600df393f10_0, 0;
    %jmp T_95;
    .thread T_95;
    .scope S_0x5600df393890;
T_96 ;
    %wait E_0x5600df37cb30;
    %load/vec4 v0x5600df393c00_0;
    %assign/vec4 v0x5600df393e00_0, 0;
    %jmp T_96;
    .thread T_96;
    .scope S_0x5600df394510;
T_97 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df394880_0, 0, 1;
    %end;
    .thread T_97;
    .scope S_0x5600df394510;
T_98 ;
    %wait E_0x5600df37cbb0;
    %load/vec4 v0x5600df3949e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_98.2, 9;
    %load/vec4 v0x5600df394b90_0;
    %nor/r;
    %and;
T_98.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_98.0, 8;
    %load/vec4 v0x5600df394cf0_0;
    %assign/vec4 v0x5600df394880_0, 0;
    %jmp T_98.1;
T_98.0 ;
    %load/vec4 v0x5600df394940_0;
    %assign/vec4 v0x5600df394880_0, 0;
T_98.1 ;
    %load/vec4 v0x5600df3949e0_0;
    %assign/vec4 v0x5600df394b90_0, 0;
    %jmp T_98;
    .thread T_98;
    .scope S_0x5600df394510;
T_99 ;
    %wait E_0x5600df37cb30;
    %load/vec4 v0x5600df394880_0;
    %assign/vec4 v0x5600df394a80_0, 0;
    %jmp T_99;
    .thread T_99;
    .scope S_0x5600df394eb0;
T_100 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df395630_0, 0, 1;
    %end;
    .thread T_100;
    .scope S_0x5600df394eb0;
T_101 ;
    %wait E_0x5600df37cbb0;
    %load/vec4 v0x5600df395790_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_101.2, 9;
    %load/vec4 v0x5600df395940_0;
    %nor/r;
    %and;
T_101.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.0, 8;
    %load/vec4 v0x5600df395aa0_0;
    %assign/vec4 v0x5600df395630_0, 0;
    %jmp T_101.1;
T_101.0 ;
    %load/vec4 v0x5600df3956f0_0;
    %assign/vec4 v0x5600df395630_0, 0;
T_101.1 ;
    %load/vec4 v0x5600df395790_0;
    %assign/vec4 v0x5600df395940_0, 0;
    %jmp T_101;
    .thread T_101;
    .scope S_0x5600df394eb0;
T_102 ;
    %wait E_0x5600df37cb30;
    %load/vec4 v0x5600df395630_0;
    %assign/vec4 v0x5600df395830_0, 0;
    %jmp T_102;
    .thread T_102;
    .scope S_0x5600df37c380;
T_103 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df395ec0_0, 0, 1;
    %end;
    .thread T_103;
    .scope S_0x5600df37c380;
T_104 ;
    %wait E_0x5600df36faa0;
    %load/vec4 v0x5600df396650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5600df395e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5600df396590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5600df395ec0_0, 0;
    %jmp T_104.1;
T_104.0 ;
    %load/vec4 v0x5600df395e20_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5600df395e20_0, 0;
    %load/vec4 v0x5600df395e20_0;
    %pad/u 32;
    %cmpi/u 64, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_104.2, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5600df395e20_0, 0;
    %load/vec4 v0x5600df395ec0_0;
    %inv;
    %assign/vec4 v0x5600df395ec0_0, 0;
T_104.2 ;
T_104.1 ;
    %jmp T_104;
    .thread T_104;
    .scope S_0x5600df37c380;
T_105 ;
    %wait E_0x5600df37cb30;
    %load/vec4 v0x5600df396650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5600df396590_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v0x5600df3964b0_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x5600df396590_0, 0;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0x5600df36bff0;
T_106 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df399470_0, 0, 1;
T_106.0 ;
    %delay 163, 0;
    %load/vec4 v0x5600df399470_0;
    %inv;
    %store/vec4 v0x5600df399470_0, 0, 1;
    %jmp T_106.0;
T_106.1 ;
    %end;
    .thread T_106;
    .scope S_0x5600df36bff0;
T_107 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df399530_0, 0, 1;
T_107.0 ;
    %delay 10417, 0;
    %load/vec4 v0x5600df399530_0;
    %inv;
    %store/vec4 v0x5600df399530_0, 0, 1;
    %jmp T_107.0;
T_107.1 ;
    %end;
    .thread T_107;
    .scope S_0x5600df36bff0;
T_108 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df399bb0_0, 0, 1;
T_108.0 ;
    %delay 163, 0;
    %load/vec4 v0x5600df399bb0_0;
    %inv;
    %store/vec4 v0x5600df399bb0_0, 0, 1;
    %jmp T_108.0;
T_108.1 ;
    %end;
    .thread T_108;
    .scope S_0x5600df36bff0;
T_109 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5600df399b10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5600df399c50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df399d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df399870_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df399b10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df399c50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5600df3991a0_0, 0, 8;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0x5600df399380_0, 0, 8;
    %fork TD_testbench.write_to_spi, S_0x5600df398f80;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5600df399c50_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5600df399c50_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5600df3991a0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x5600df399380_0, 0, 8;
    %fork TD_testbench.write_to_spi, S_0x5600df398f80;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5600df399c50_0, 0, 1;
    %vpi_call 2 78 "$readmemb", "pdm_sine_wave_2_binary.txt", v0x5600df3996e0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5600df3995f0_0, 0, 32;
T_109.0 ; Top of for-loop
    %load/vec4 v0x5600df3995f0_0;
    %cmpi/s 262144, 0, 32;
    %jmp/0xz T_109.1, 5;
    %ix/getv/s 4, v0x5600df3995f0_0;
    %load/vec4a v0x5600df3996e0, 4;
    %store/vec4 v0x5600df399870_0, 0, 1;
    %wait E_0x5600df37cbb0;
T_109.2 ; for-loop step statement
    %load/vec4 v0x5600df3995f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5600df3995f0_0, 0, 32;
    %jmp T_109.0;
T_109.1 ; for-loop exit label
    %delay 1000, 0;
    %vpi_call 2 88 "$finish" {0 0 0};
    %end;
    .thread T_109;
    .scope S_0x5600df36bff0;
T_110 ;
    %vpi_call 2 126 "$dumpfile", "tb_top_module.vcd" {0 0 0};
    %vpi_call 2 127 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5600df36bff0 {0 0 0};
    %vpi_call 2 128 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x5600df351a60 {0 0 0};
    %vpi_call 2 129 "$dumpvars", 32'sb00000000000000000000000000000010, S_0x5600df3973e0 {0 0 0};
    %vpi_call 2 130 "$dumpvars", 32'sb00000000000000000000000000000010, S_0x5600df396790 {0 0 0};
    %vpi_call 2 131 "$dumpvars", 32'sb00000000000000000000000000000010, S_0x5600df37b4b0 {0 0 0};
    %vpi_call 2 132 "$dumpvars", 32'sb00000000000000000000000000000010, S_0x5600df350220 {0 0 0};
    %vpi_call 2 133 "$dumpvars", 32'sb00000000000000000000000000000010, S_0x5600df37baa0 {0 0 0};
    %vpi_call 2 134 "$dumpvars", 32'sb00000000000000000000000000000010, S_0x5600df37c380 {0 0 0};
    %end;
    .thread T_110;
    .scope S_0x5600df36bff0;
T_111 ;
    %delay 100000, 0;
    %vpi_call 2 160 "$fclose", v0x5600df399a50_0 {0 0 0};
    %end;
    .thread T_111;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb_top_module.v";
    "top_module.v";
    "./decimator.v";
    "./demux.v";
    "./filter.v";
    "./i2s_bus.v";
    "./mux_shift.v";
    "./memory.v";
    "./spi_port.v";
