#############################################
# User Constraint File (UCF) for PingPong Project
# Xilinx Spartan-3E FPGA | 50 MHz sys_clk | VGA Output
#############################################

# Clock Input
NET "sys_clk"      LOC = "C9"   | IOSTANDARD = LVCMOS33;   # 50 MHz input clock

# Reset & Control Switches
NET "reset_btn"    LOC = "L13" | IOSTANDARD = LVCMOS33;   # SW0: Active-high reset
NET "p1_up_btn"    LOC = "L14" | IOSTANDARD = LVCMOS33;   # SW1: Player 1 move up
NET "p1_down_btn"  LOC = "H18" | IOSTANDARD = LVCMOS33;   # SW2: Player 1 move down
NET "pause_btn"    LOC = "N17" | IOSTANDARD = LVCMOS33;   # SW3: Pause or unused

# VGA Synchronization Signals
NET "vga_hs"       LOC = "C5"  | IOSTANDARD = LVCMOS33;   # Horizontal sync
NET "vga_vs"       LOC = "D5"  | IOSTANDARD = LVCMOS33;   # Vertical sync

# VGA Color Channels
## Red Channel (3-bit output from RGB[7:5])
NET "vga_r<0>"     LOC = "A6"  | IOSTANDARD = LVCMOS33;
NET "vga_r<1>"     LOC = "B6"  | IOSTANDARD = LVCMOS33;
NET "vga_r<2>"     LOC = "E7"  | IOSTANDARD = LVCMOS33;
NET "vga_r<3>"     LOC = "F7"  | IOSTANDARD = LVCMOS33;
NET "vga_r<4>"     LOC = "D7"  | IOSTANDARD = LVCMOS33;
NET "vga_r<5>"     LOC = "C7"  | IOSTANDARD = LVCMOS33;
NET "vga_r<6>"     LOC = "F8"  | IOSTANDARD = LVCMOS33;
NET "vga_r<7>"     LOC = "E8"  | IOSTANDARD = LVCMOS33;

## Green Channel (3-bit output from RGB[4:2])
NET "vga_g<0>"     LOC = "F9"  | IOSTANDARD = LVCMOS33;
NET "vga_g<1>"     LOC = "E9"  | IOSTANDARD = LVCMOS33;
NET "vga_g<2>"     LOC = "D11" | IOSTANDARD = LVCMOS33;
NET "vga_g<3>"     LOC = "C11" | IOSTANDARD = LVCMOS33;
NET "vga_g<4>"     LOC = "F11" | IOSTANDARD = LVCMOS33;
NET "vga_g<5>"     LOC = "E11" | IOSTANDARD = LVCMOS33;
NET "vga_g<6>"     LOC = "E12" | IOSTANDARD = LVCMOS33;
NET "vga_g<7>"     LOC = "F12" | IOSTANDARD = LVCMOS33;

## Blue Channel (2-bit output from RGB[1:0])
NET "vga_b<0>"     LOC = "A13" | IOSTANDARD = LVCMOS33;
NET "vga_b<1>"     LOC = "B13" | IOSTANDARD = LVCMOS33;
NET "vga_b<2>"     LOC = "A14" | IOSTANDARD = LVCMOS33;
NET "vga_b<3>"     LOC = "B14" | IOSTANDARD = LVCMOS33;
NET "vga_b<4>"     LOC = "C14" | IOSTANDARD = LVCMOS33;
NET "vga_b<5>"     LOC = "D14" | IOSTANDARD = LVCMOS33;
NET "vga_b<6>"     LOC = "A16" | IOSTANDARD = LVCMOS33;
NET "vga_b<7>"     LOC = "B16" | IOSTANDARD = LVCMOS33;

# DAC Clock Output
NET "dac_clk_out"  LOC = "A4"  | IOSTANDARD = LVCMOS33;   # Passthrough of sys_clk
