Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Mon Mar 29 18:42:02 2021
| Host         : paprika running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   150 |
| Unused register locations in slices containing registers |   396 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             799 |          257 |
| No           | No                    | Yes                    |            1664 |          421 |
| No           | Yes                   | No                     |             256 |           99 |
| Yes          | No                    | No                     |             613 |          143 |
| Yes          | No                    | Yes                    |            1081 |          305 |
| Yes          | Yes                   | No                     |             719 |          193 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                         Enable Signal                                                                                                                         |                                                                                            Set/Reset Signal                                                                                            | Slice Load Count | Bel Load Count |
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                             |                                                                                                                                                                                                        |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_FDCT/xw_cnt[2]_i_1_n_0                                                                                                                                                                                                              | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                1 |              3 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                         |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_HostIF/cmp_idx_reg[1][0]                                                                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                         |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                             |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_RLE_TOP/U_rle/size_reg0                                                                                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/SR[0] |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                            |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1_n_0                                                                                                                                                                           | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                         |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_RLE_TOP/U_rle/E[0]                                                                                                                                                                                                                  | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_RLE_TOP/U_RleDoubleFifo/U_FIFO_2/E[0]                                                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_FDCT/U_MDCT/U_DCT2D/colr_reg                                                                                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_CtrlSM/G_S_CTRL_SM[2].U_S_CTRL_SM/wr_cnt_reg[5][0]                                                                                                                                                                                  | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_ZZ_TOP/U_zigzag/U_FIFO/E[0]                                                                                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_Huffman/raddr_reg_reg[5][0]                                                                                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_ZZ_TOP/U_zigzag/U_FIFO/count_reg[6]_i_1__1_n_0                                                                                                                                                                                      | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_ZZ_TOP/U_zigzag/U_FIFO/U_RAMF/E[0]                                                                                                                                                                                                  | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_RLE_TOP/U_RleDoubleFifo/U_FIFO_1/E[0]                                                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_QUANT_TOP/sel                                                                                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_CtrlSM/G_S_CTRL_SM[2].U_S_CTRL_SM/rd_cnt_reg[5][0]                                                                                                                                                                                  | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_RLE_TOP/U_rle/zero_cnt[5]_i_1_n_0                                                                                                                                                                                                   | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_RLE_TOP/U_rle/wr_cnt0                                                                                                                                                                                                               | design_1_i/JpegEnc_0/U0/U_CtrlSM/G_S_CTRL_SM[4].U_S_CTRL_SM/SR[0]                                                                                                                                      |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_RLE_TOP/U_rle/rd_cnt[5]_i_1__1_n_0                                                                                                                                                                                                  | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_CtrlSM/G_S_CTRL_SM[3].U_S_CTRL_SM/wr_cnt_reg[5][0]                                                                                                                                                                                  | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_FDCT/U_FIFO1/input_rd_cnt_reg[5][0]                                                                                                                                                                                                 | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_FDCT/U_MDCT/U_DCT1D/ramwe_s0                                                                                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_FDCT/U_FIFO1/fifo1_rd_cnt_reg[0][0]                                                                                                                                                                                                 | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_Huffman/E[0]                                                                                                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_CtrlSM/G_S_CTRL_SM[3].U_S_CTRL_SM/rd_cnt_reg[5][0]                                                                                                                                                                                  | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                         |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                    | design_1_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                      |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_Huffman/U_DoubleFifo/U_FIFO_2/E[0]                                                                                                                                                                                                  | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_Huffman/U_DoubleFifo/U_FIFO_2/raddr_reg[6]_i_1__1_n_0                                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                2 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_RLE_TOP/U_RleDoubleFifo/U_FIFO_1/count_reg[6]_i_1_n_0                                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_FDCT/bf_dval                                                                                                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_RLE_TOP/U_RleDoubleFifo/U_FIFO_2/count_reg[6]_i_1__0_n_0                                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_Huffman/U_DoubleFifo/U_FIFO_1/E[0]                                                                                                                                                                                                  | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_Huffman/U_DoubleFifo/U_FIFO_1/sel                                                                                                                                                                                                   | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                3 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_Huffman/pad_byte[7]_i_1_n_0                                                                                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_Huffman/U_DoubleFifo/U_FIFO_1/count_reg[7]_i_1_n_0                                                                                                                                                                                  | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_Huffman/U_DoubleFifo/U_FIFO_2/count_reg[7]_i_1__0_n_0                                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                      | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                           |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_ByteStuffer/bs_rd_req                                                                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_FDCT/U_FIFO1/count_reg0                                                                                                                                                                                                             | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_FDCT/yw_cnt                                                                                                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_FDCT/U_FIFO1/p_4_in                                                                                                                                                                                                                 | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_FDCT/U_MDCT/U_DCT2D/col_reg                                                                                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                3 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_FDCT/U_MDCT/U_DCT2D/U_FinitePrecRndNrst/E[0]                                                                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                2 |              9 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_FDCT/fram1_pix_cnt[2]_i_1_n_0                                                                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                5 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_addr2[9]_i_1_n_0                                                                                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset                                                                                                                         |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_BUF_FIFO/rd_addr                                                                                                                                                                                                                    | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                2 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_CtrlSM/E[0]                                                                                                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[9][0] | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/SR[0]                                       |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9][0]     | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/SR[0]                                       |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/count_reg[0][0]                                                         | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0]                     |                3 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                               |                3 |             11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                               |                                                                                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_FDCT/U_MDCT/U_DCT1D/col_2_reg                                                                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                |                                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_CtrlSM/prev_dc_reg_2_reg[0][0]                                                                                                                                                                                                      | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]                                                                                                    |                                                                                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                              |                                                                                                                                                                                                        |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_RLE_TOP/U_rle/zrl_di[11]_i_1_n_0                                                                                                                                                                                                    |                                                                                                                                                                                                        |                4 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_CtrlSM/prev_dc_reg_1_reg[0][0]                                                                                                                                                                                                      | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                3 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_CtrlSM/prev_dc_reg_0_reg[0][0]                                                                                                                                                                                                      | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                2 |             12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/RVALID_i_reg_0                                                                                                                                  |                6 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                          |                                                                                                                                                                                                        |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                             | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                                                                |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                     | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                         |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_RLE_TOP/U_rle/acc_reg[12]_i_1_n_0                                                                                                                                                                                                   | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                5 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_BUF_FIFO/MULTIPLIER/counter2_reg[0][0]                                                                                                                                                                                              | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                2 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_BUF_FIFO/MULTIPLIER/counter_reg[0][0]                                                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                3 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_FDCT/x_pixel_cnt                                                                                                                                                                                                                    | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_CtrlSM/G_S_CTRL_SM[1].U_S_CTRL_SM/E[0]                                                                                                                                                                                              | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_CtrlSM/RSM[y_cnt][15]_i_1_n_0                                                                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                          | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/SR[0] |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                           |                                                                                                                                                                                                        |                2 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_FDCT/y_line_cnt[2]_i_1_n_0                                                                                                                                                                                                          | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                4 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                             |                                                                                                                                                                                                        |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_HostIF/qwren7_out                                                                                                                                                                                                                   | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                3 |             15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_FDCT/U_MDCT/U_DCT1D/U_FinitePrecRndNrst/ramwe1_s                                                                                                                                                                                    |                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_BUF_FIFO/data_in0                                                                                                                                                                                                                   |                                                                                                                                                                                                        |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_ZZ_TOP/U_zigzag/U_FIFO/U_RAMF/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_BUF_FIFO/data_temp                                                                                                                                                                                                                  | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_BUF_FIFO/data_in20                                                                                                                                                                                                                  |                                                                                                                                                                                                        |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                              |                                                                                                                                                                                                        |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_HostIF/rd_mod                                                                                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_HostIF/wr_mod                                                                                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_BUF_FIFO/data_temp2[15]_i_1_n_0                                                                                                                                                                                                     | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_Huffman/huf_rden                                                                                                                                                                                                                    | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                5 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_FDCT/U_MDCT/U_DBUFCTL/we                                                                                                                                                                                                            |                                                                                                                                                                                                        |                4 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[0][0]                                                | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0]                     |                5 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                            | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0]                     |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0]_0[0]                                          | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/SR[0]                                       |                4 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                    | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/SR[0]            |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_HostIF/E[0]                                                                                                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                6 |             20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                                 |                                                                                                                                                                                                        |                9 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                |                                                                                                                                                                                                        |                8 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_Huffman/bit_ptr[4]_i_1_n_0                                                                                                                                                                                                          | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                9 |             21 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[21][0]                            | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/SR[0] |                7 |             22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_BUF_FIFO/do2[15]_i_1_n_0                                                                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                8 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_BUF_FIFO/do1                                                                                                                                                                                                                        | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                9 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                         |               11 |             23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_ByteStuffer/wraddr[0]_i_1_n_0                                                                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                6 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_BUF_FIFO/ram_data0                                                                                                                                                                                                                  |                                                                                                                                                                                                        |                9 |             24 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                           |                                                                                                                                                                                                        |               12 |             25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                   | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/SR[0]                                       |                5 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/SR[0]                                       |               10 |             27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_CtrlSM/G_S_CTRL_SM[5].U_S_CTRL_SM/block_cnt0                                                                                                                                                                                        | design_1_i/JpegEnc_0/U0/U_HostIF/block_cnt_reg[27]                                                                                                                                                     |                7 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/gcc0.gc0.count_d1_reg[0]                     |               10 |             29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gpr1.dout_i_reg[0]                                            |                                                                                                                                                                                                        |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gpr1.dout_i_reg[21]                                           |                                                                                                                                                                                                        |                8 |             30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                                                                                                       | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size[0]_i_1_n_0                                                                                                                      |                8 |             31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_HostIF/image_size_reg                                                                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_HostIF/image_ram_access_reg                                                                                                                                                                                                         | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_HostIF/enc_start_reg                                                                                                                                                                                                                | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_HostIF/cod_data_addr_reg                                                                                                                                                                                                            | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_apb_bridge_0/U0/APB_MASTER_IF_MODULE/PWDATA_i_n_0                                                                                                                                                                                              | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/RVALID_i_reg_0                                                                                                                                  |                4 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_HostIF/data_read                                                                                                                                                                                                                    | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |               15 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                        |                                                                                                                                                                                                        |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                               |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/address_i[31]_i_1_n_0                                                                                                                                                                                  | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/RVALID_i_reg_0                                                                                                                                  |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31][0]                                                                                                                                                               | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                         |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/S_AXI_RDATA[31]_i_1_n_0                                                                                                                                                                                | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/RVALID_i_reg_0                                                                                                                                  |                9 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                                                                                                       | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset                                                                                                                         |                7 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/E[0]                                                                                                                                                                                                   | design_1_i/axi_apb_bridge_0/U0/AXILITE_SLAVE_IF_MODULE/RVALID_i_reg_0                                                                                                                                  |               10 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                      | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                         |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[40][0]                                      |                                                                                                                                                                                                        |                9 |             33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                             |                                                                                                                                                                                                        |                9 |             34 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                       |                                                                                                                                                                                                        |               10 |             35 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/SR[0]                                                                                                                             |               16 |             36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                  | design_1_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/SR[0] |               11 |             43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                             |                                                                                                                                                                                                        |                7 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                           |                                                                                                                                                                                                        |                7 |             47 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                  |                                                                                                                                                                                                        |                9 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                               |                                                                                                                                                                                                        |                9 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                  |                                                                                                                                                                                                        |               10 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                             |                                                                                                                                                                                                        |                9 |             52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_FDCT/mdct_idval                                                                                                                                                                                                                     | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |                9 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                 |               11 |             59 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_HostIF/rd_ptr                                                                                                                                                                                                                       | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |               17 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_HostIF/wr_counter_total_reg[31][0]                                                                                                                                                                                                  | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |               18 |             62 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_FDCT/U_MDCT/U_DCT2D/stage1_reg                                                                                                                                                                                                      | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |               11 |             70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_FDCT/U_MDCT/U_DCT1D/stage2_reg                                                                                                                                                                                                      | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |               24 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/JpegEnc_0/U0/U_FDCT/U_MDCT/U_DCT2D/stage2_reg                                                                                                                                                                                                      | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |               25 |             91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                        |              274 |            869 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_1_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                                                                      |              434 |           1689 |
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     7 |
| 5      |                     2 |
| 6      |                    22 |
| 7      |                     7 |
| 8      |                     5 |
| 9      |                     5 |
| 10     |                     8 |
| 11     |                     1 |
| 12     |                     9 |
| 13     |                     9 |
| 14     |                     5 |
| 15     |                     1 |
| 16+    |                    67 |
+--------+-----------------------+


