

================================================================
== Vitis HLS Report for 'funcD'
================================================================
* Date:           Thu Oct 13 09:29:17 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.843 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                 Pipeline                 |
    |   min   |   max   |    min   |    max   | min | max |                   Type                   |
    +---------+---------+----------+----------+-----+-----+------------------------------------------+
    |       50|       51|  0.250 us|  0.255 us|   50|   50|  loop rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop0   |       50|       50|         2|          1|          1|    50|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       67|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       55|    -|
|Register             |        -|     -|       32|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       32|      122|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_fu_147_p2          |         +|   0|  0|  14|           7|           2|
    |vecOut_d0            |         +|   0|  0|  15|           8|           8|
    |vecOut_d1            |         +|   0|  0|  15|           8|           8|
    |ap_condition_113     |       and|   0|  0|   2|           1|           1|
    |icmp_ln69_fu_153_p2  |      icmp|   0|  0|  10|           7|           6|
    |ap_block_state1      |        or|   0|  0|   2|           1|           1|
    |or_ln69_fu_135_p2    |        or|   0|  0|   7|           7|           1|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  67|          40|          29|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_phi_mux_i1_phi_fu_119_p6  |  14|          3|    7|         21|
    |i1_reg_115                   |   9|          2|    7|         14|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  55|         12|   17|         42|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  2|   0|    2|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i1_reg_115               |  7|   0|    7|          0|
    |i_reg_221                |  7|   0|    7|          0|
    |icmp_ln69_reg_226        |  1|   0|    1|          0|
    |zext_ln69_reg_191        |  7|   0|   64|         57|
    |zext_ln73_reg_206        |  6|   0|   64|         58|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 32|   0|  147|        115|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|         funcD|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|         funcD|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|         funcD|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|         funcD|  return value|
|ap_continue      |   in|    1|  ap_ctrl_hs|         funcD|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|         funcD|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|         funcD|  return value|
|in1_address0     |  out|    7|   ap_memory|           in1|         array|
|in1_ce0          |  out|    1|   ap_memory|           in1|         array|
|in1_q0           |   in|    8|   ap_memory|           in1|         array|
|in1_address1     |  out|    7|   ap_memory|           in1|         array|
|in1_ce1          |  out|    1|   ap_memory|           in1|         array|
|in1_q1           |   in|    8|   ap_memory|           in1|         array|
|in2_address0     |  out|    7|   ap_memory|           in2|         array|
|in2_ce0          |  out|    1|   ap_memory|           in2|         array|
|in2_q0           |   in|    7|   ap_memory|           in2|         array|
|in2_address1     |  out|    7|   ap_memory|           in2|         array|
|in2_ce1          |  out|    1|   ap_memory|           in2|         array|
|in2_q1           |   in|    7|   ap_memory|           in2|         array|
|vecOut_address0  |  out|    7|   ap_memory|        vecOut|         array|
|vecOut_ce0       |  out|    1|   ap_memory|        vecOut|         array|
|vecOut_we0       |  out|    1|   ap_memory|        vecOut|         array|
|vecOut_d0        |  out|    8|   ap_memory|        vecOut|         array|
|vecOut_address1  |  out|    7|   ap_memory|        vecOut|         array|
|vecOut_ce1       |  out|    1|   ap_memory|        vecOut|         array|
|vecOut_we1       |  out|    1|   ap_memory|        vecOut|         array|
|vecOut_d1        |  out|    8|   ap_memory|        vecOut|         array|
+-----------------+-----+-----+------------+--------------+--------------+

