Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5c52afafd8d24f3dad4f750a802fae8a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot riscv_forwarding_tb_behav xil_defaultlib.riscv_forwarding_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "J:/ECEN 323 Labs/project_9/riscv_forwarding_tb.sv" Line 15. Module riscv_forwarding_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "J:/ECEN 323 Labs/project_9/project_9.srcs/sources_1/new/riscv_forwarding_pipeline.sv" Line 14. Module riscv_forwarding_pipeline(INITIAL_PC=32'b0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "J:/ECEN 323 Labs/project_9/riscv_forward_sim_model.sv" Line 14. Module riscv_forward_sim_model(INITIAL_PC=32'b0,DATA_MEMORY_START_ADDRESSS=32'b010000000000000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "J:/ECEN 323 Labs/project_9/project_9.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.typePack
Compiling module xil_defaultlib.riscv_forwarding_pipeline(INITIA...
Compiling module xil_defaultlib.riscv_forward_sim_model(INITIAL_...
Compiling module xil_defaultlib.riscv_forwarding_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot riscv_forwarding_tb_behav
