// Seed: 3682124712
module module_0 (
    output supply0 id_0,
    input tri id_1
    , id_8,
    output tri id_2,
    input uwire id_3,
    input tri1 id_4,
    input uwire id_5,
    output uwire id_6
);
  reg  id_9;
  wire id_10;
  always @(-1'b0 or -1) begin : LABEL_0
    id_9 = 1;
  end
  assign module_1._id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd20
) (
    input  uwire id_0,
    input  uwire _id_1,
    output uwire id_2,
    output wire  id_3
);
  localparam id_5 = 1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_3
  );
  tri0 id_6 = 1;
  logic [1 : id_1] id_7;
  ;
endmodule
