============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.10-p002_1
  Generated on:           Dec 02 2024  11:57:12 pm
  Module:                 riscv_core
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              timing library
============================================================

No clocks to report
