#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu Oct 15 14:08:08 2020
# Process ID: 9924
# Current directory: C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11556 C:\Users\Dhruv\Desktop\DSD II\Lab_4\ALU\ALU.xpr
# Log file: C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/vivado.log
# Journal file: C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 715.672 ; gain = 85.680
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'alu4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj alu4_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/behav/xsim'
"xelab -wto 5c9849b5cc2c4989a85bbd85829eb353 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot alu4_behav xil_defaultlib.alu4 -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5c9849b5cc2c4989a85bbd85829eb353 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot alu4_behav xil_defaultlib.alu4 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:48]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:57]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:55]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:64]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:73]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:82]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:91]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:100]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:109]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:118]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:127]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "alu4_behav -key {Behavioral:sim_1:Functional:alu4} -tclbatch {alu4.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source alu4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'alu4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 781.121 ; gain = 58.855
update_compile_order -fileset sources_1
set_property top aluTB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aluTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj aluTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sim_1/new/aluTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'aluTB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/behav/xsim'
"xelab -wto 5c9849b5cc2c4989a85bbd85829eb353 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot aluTB_behav xil_defaultlib.aluTB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5c9849b5cc2c4989a85bbd85829eb353 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot aluTB_behav xil_defaultlib.aluTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:48]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:57]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:55]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:64]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:73]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:82]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:91]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:100]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:109]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:118]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:127]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.sllN [\sllN(n=32,d=2)\]
Compiling architecture behavioral of entity xil_defaultlib.srlN [\srlN(n=32,d=2)\]
Compiling architecture behavioral of entity xil_defaultlib.sraN [\sraN(n=32,d=2)\]
Compiling architecture behavioral of entity xil_defaultlib.alu_and [\alu_and(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.alu_or [\alu_or(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.alu_xor [\alu_xor(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.RippleCarryFullAdder [ripplecarryfulladder_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture structural of entity xil_defaultlib.alu4 [alu4_default]
Compiling architecture tb of entity xil_defaultlib.alutb
Built simulation snapshot aluTB_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Dhruv/Desktop/DSD -notrace
couldn't read file "C:/Users/Dhruv/Desktop/DSD": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 15 14:11:39 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 824.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aluTB_behav -key {Behavioral:sim_1:Functional:aluTB} -tclbatch {aluTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source aluTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: The result computed is wrong
Time: 300 ns  Iteration: 0  Process: /aluTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sim_1/new/aluTB.vhd
Error: The result computed is wrong
Time: 400 ns  Iteration: 0  Process: /aluTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sim_1/new/aluTB.vhd
Error: The result computed is wrong
Time: 500 ns  Iteration: 0  Process: /aluTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sim_1/new/aluTB.vhd
Error: The result computed is wrong
Time: 600 ns  Iteration: 0  Process: /aluTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sim_1/new/aluTB.vhd
Error: The result computed is wrong
Time: 900 ns  Iteration: 0  Process: /aluTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sim_1/new/aluTB.vhd
Error: The result computed is wrong
Time: 1 us  Iteration: 0  Process: /aluTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sim_1/new/aluTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aluTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 824.809 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 824.809 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aluTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj aluTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Full_Adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RippleCarryFullAdder'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/behav/xsim'
"xelab -wto 5c9849b5cc2c4989a85bbd85829eb353 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot aluTB_behav xil_defaultlib.aluTB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5c9849b5cc2c4989a85bbd85829eb353 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot aluTB_behav xil_defaultlib.aluTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <Sum> does not exist in entity <Full_Adder>.  Please compare the definition of block <Full_Adder> to its component declaration and its instantion to detect the mismatch. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:34]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit alutb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_project
open_project {C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aluTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj aluTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Full_Adder'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/behav/xsim'
"xelab -wto 5c9849b5cc2c4989a85bbd85829eb353 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot aluTB_behav xil_defaultlib.aluTB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5c9849b5cc2c4989a85bbd85829eb353 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot aluTB_behav xil_defaultlib.aluTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:55]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:64]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:73]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:82]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:91]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:100]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:109]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:118]
WARNING: [VRFC 10-4940] 'fulladder' remains a black box since it has no binding entity [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:127]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.sllN [\sllN(n=32,d=2)\]
Compiling architecture behavioral of entity xil_defaultlib.srlN [\srlN(n=32,d=2)\]
Compiling architecture behavioral of entity xil_defaultlib.sraN [\sraN(n=32,d=2)\]
Compiling architecture behavioral of entity xil_defaultlib.alu_and [\alu_and(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.alu_or [\alu_or(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.alu_xor [\alu_xor(n=32)\]
Compiling architecture behavior of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.RippleCarryFullAdder [ripplecarryfulladder_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture structural of entity xil_defaultlib.alu4 [alu4_default]
Compiling architecture tb of entity xil_defaultlib.alutb
Built simulation snapshot aluTB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 827.773 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aluTB_behav -key {Behavioral:sim_1:Functional:aluTB} -tclbatch {aluTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source aluTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: The result computed is wrong
Time: 500 ns  Iteration: 0  Process: /aluTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sim_1/new/aluTB.vhd
Error: The result computed is wrong
Time: 600 ns  Iteration: 0  Process: /aluTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sim_1/new/aluTB.vhd
Error: The result computed is wrong
Time: 900 ns  Iteration: 0  Process: /aluTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sim_1/new/aluTB.vhd
Error: The result computed is wrong
Time: 1 us  Iteration: 0  Process: /aluTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sim_1/new/aluTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aluTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 827.773 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'aluTB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj aluTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplier'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/behav/xsim'
"xelab -wto 5c9849b5cc2c4989a85bbd85829eb353 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot aluTB_behav xil_defaultlib.aluTB -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5c9849b5cc2c4989a85bbd85829eb353 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot aluTB_behav xil_defaultlib.aluTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.sllN [\sllN(n=32,d=2)\]
Compiling architecture behavioral of entity xil_defaultlib.srlN [\srlN(n=32,d=2)\]
Compiling architecture behavioral of entity xil_defaultlib.sraN [\sraN(n=32,d=2)\]
Compiling architecture behavioral of entity xil_defaultlib.alu_and [\alu_and(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.alu_or [\alu_or(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.alu_xor [\alu_xor(n=32)\]
Compiling architecture behavior of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture behavioral of entity xil_defaultlib.RippleCarryFullAdder [ripplecarryfulladder_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplier [multiplier_default]
Compiling architecture structural of entity xil_defaultlib.alu4 [alu4_default]
Compiling architecture tb of entity xil_defaultlib.alutb
Built simulation snapshot aluTB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aluTB_behav -key {Behavioral:sim_1:Functional:aluTB} -tclbatch {aluTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source aluTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: The result computed is wrong
Time: 600 ns  Iteration: 0  Process: /aluTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sim_1/new/aluTB.vhd
Error: The result computed is wrong
Time: 900 ns  Iteration: 0  Process: /aluTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sim_1/new/aluTB.vhd
Error: The result computed is wrong
Time: 1 us  Iteration: 0  Process: /aluTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sim_1/new/aluTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aluTB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 827.773 ; gain = 0.000
launch_runs synth_1 -jobs 4
[Thu Oct 15 14:22:27 2020] Launched synth_1...
Run output will be captured here: C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.runs/synth_1/runme.log
launch_simulation -mode post-synthesis -type timing
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc]
Finished Parsing XDC File [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1149.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 1303.477 ; gain = 460.664
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/synth/timing/xsim/aluTB_time_synth.v"
write_verilog: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1347.906 ; gain = 29.742
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/synth/timing/xsim/aluTB_time_synth.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/synth/timing/xsim/aluTB_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/synth/timing/xsim/aluTB_time_synth.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'aluTB' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -prj aluTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/synth/timing/xsim/aluTB_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu4
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj aluTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sim_1/new/aluTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'aluTB'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/synth/timing/xsim'
"xelab -wto 5c9849b5cc2c4989a85bbd85829eb353 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aluTB_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aluTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5c9849b5cc2c4989a85bbd85829eb353 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aluTB_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aluTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "aluTB_time_synth.sdf", for root module "aluTB/alu4_0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "aluTB_time_synth.sdf", for root module "aluTB/alu4_0".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.alu4
Compiling architecture tb of entity xil_defaultlib.alutb
Built simulation snapshot aluTB_time_synth

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Dhruv/Desktop/DSD -notrace
couldn't read file "C:/Users/Dhruv/Desktop/DSD": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 15 14:24:47 2020...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 1766.422 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aluTB_time_synth -key {Post-Synthesis:sim_1:Timing:aluTB} -tclbatch {aluTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source aluTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: The result computed is wrong
Time: 600 ns  Iteration: 0  Process: /aluTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sim_1/new/aluTB.vhd
Error: The result computed is wrong
Time: 900 ns  Iteration: 0  Process: /aluTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sim_1/new/aluTB.vhd
Error: The result computed is wrong
Time: 1 us  Iteration: 0  Process: /aluTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sim_1/new/aluTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aluTB_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:01:04 ; elapsed = 00:00:57 . Memory (MB): peak = 1831.629 ; gain = 988.816
launch_runs impl_1 -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1836.398 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1858.480 ; gain = 22.082
[Thu Oct 15 14:25:11 2020] Launched impl_1...
Run output will be captured here: C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.runs/impl_1/runme.log
set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct 15 14:27:37 2020] Launched synth_1...
Run output will be captured here: C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.runs/synth_1/runme.log
[Thu Oct 15 14:27:37 2020] Launched impl_1...
Run output will be captured here: C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.runs/impl_1/runme.log
set_property is_enabled false [get_files  {{C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc}}]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.runs/synth_1

launch_runs impl_1 -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct 15 14:38:35 2020] Launched synth_1...
Run output will be captured here: C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.runs/synth_1/runme.log
[Thu Oct 15 14:38:35 2020] Launched impl_1...
Run output will be captured here: C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.runs/impl_1/runme.log
launch_simulation -mode post-implementation -type timing
INFO: [Vivado 12-5682] Launching post-implementation timing simulation in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/impl/timing/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-20] The target language is set to VHDL, it is not supported for simulation type 'timing', using Verilog instead.
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.239 . Memory (MB): peak = 2703.184 ; gain = 0.902
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.239 . Memory (MB): peak = 2703.184 ; gain = 0.902
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2703.387 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2716.391 ; gain = 45.668
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/impl/timing/xsim/aluTB_time_impl.v"
INFO: [SIM-utils-34] Writing SDF file...
INFO: [SIM-utils-35] write_sdf -mode timesim -process_corner slow -force -file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/impl/timing/xsim/aluTB_time_impl.sdf"
INFO: [SIM-utils-36] Netlist generated:C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/impl/timing/xsim/aluTB_time_impl.v
INFO: [SIM-utils-37] SDF generated:C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/impl/timing/xsim/aluTB_time_impl.sdf
INFO: [SIM-utils-54] Inspecting design source files for 'aluTB' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/impl/timing/xsim'
"xvlog --incr --relax -prj aluTB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/impl/timing/xsim/aluTB_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu4
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj aluTB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sim_1/new/aluTB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'aluTB'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/impl/timing/xsim'
"xelab -wto 5c9849b5cc2c4989a85bbd85829eb353 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aluTB_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aluTB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 5c9849b5cc2c4989a85bbd85829eb353 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot aluTB_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.aluTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "aluTB_time_impl.sdf", for root module "aluTB/alu4_0".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "aluTB_time_impl.sdf", for root module "aluTB/alu4_0".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.alu4
Compiling architecture tb of entity xil_defaultlib.alutb
Built simulation snapshot aluTB_time_impl

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Dhruv/Desktop/DSD -notrace
couldn't read file "C:/Users/Dhruv/Desktop/DSD": permission denied
INFO: [Common 17-206] Exiting Webtalk at Thu Oct 15 14:42:05 2020...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2750.754 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.sim/sim_1/impl/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "aluTB_time_impl -key {Post-Implementation:sim_1:Timing:aluTB} -tclbatch {aluTB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source aluTB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: The result computed is wrong
Time: 600 ns  Iteration: 0  Process: /aluTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sim_1/new/aluTB.vhd
Error: The result computed is wrong
Time: 900 ns  Iteration: 0  Process: /aluTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sim_1/new/aluTB.vhd
Error: The result computed is wrong
Time: 1 us  Iteration: 0  Process: /aluTB/stim_proc  File: C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sim_1/new/aluTB.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'aluTB_time_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:31 . Memory (MB): peak = 2750.754 ; gain = 80.031
set_property {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} {} [get_runs synth_1]
set_property is_enabled true [get_files  {{C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc}}]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct 15 14:45:10 2020] Launched synth_1...
Run output will be captured here: C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.runs/synth_1/runme.log
[Thu Oct 15 14:45:10 2020] Launched impl_1...
Run output will be captured here: C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct 15 14:46:37 2020] Launched synth_1...
Run output will be captured here: C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.runs/synth_1/runme.log
[Thu Oct 15 14:46:37 2020] Launched impl_1...
Run output will be captured here: C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: alu4
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2986.215 ; gain = 145.914
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'alu4' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:26]
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 2 - type: integer 
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'sllN' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/sllN.vhd:18' bound to instance 'sll_comp' of component 'sllN' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:110]
INFO: [Synth 8-638] synthesizing module 'sllN' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/sllN.vhd:27]
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sllN' (1#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/sllN.vhd:27]
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'srlN' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/srlN.vhd:18' bound to instance 'srl_comp' of component 'srlN' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:114]
INFO: [Synth 8-638] synthesizing module 'srlN' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/srlN.vhd:25]
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'srlN' (2#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/srlN.vhd:25]
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'sraN' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/sraN.vhd:19' bound to instance 'sra_comp' of component 'sraN' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:118]
INFO: [Synth 8-638] synthesizing module 'sraN' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/sraN.vhd:26]
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sraN' (3#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/sraN.vhd:26]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'alu_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_and.vhd:20' bound to instance 'and_comp' of component 'alu_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:122]
INFO: [Synth 8-638] synthesizing module 'alu_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_and.vhd:30]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu_and' (4#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_and.vhd:30]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'alu_or' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_or.vhd:18' bound to instance 'or_comp' of component 'alu_or' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:126]
INFO: [Synth 8-638] synthesizing module 'alu_or' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_or.vhd:28]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu_or' (5#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_or.vhd:28]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'alu_xor' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_xor.vhd:19' bound to instance 'xor_comp' of component 'alu_xor' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:130]
INFO: [Synth 8-638] synthesizing module 'alu_xor' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_xor.vhd:29]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu_xor' (6#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_xor.vhd:29]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'RippleCarryFullAdder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:17' bound to instance 'addorsub' of component 'RippleCarryFullAdder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:134]
INFO: [Synth 8-638] synthesizing module 'RippleCarryFullAdder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:27]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'full_add0' of component 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Full_Adder' (7#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:27]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'full_add' of component 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:57]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'full_add' of component 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:57]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'full_add' of component 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryFullAdder' (8#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:27]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Multiplier' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:20' bound to instance 'multiply' of component 'Multiplier' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:138]
INFO: [Synth 8-638] synthesizing module 'Multiplier' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:29]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'row1_col0' of component 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:55]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'lastrowcol0' of component 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:109]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'adder_end' of component 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:73]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'lastrowlstcol' of component 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:127]
WARNING: [Synth 8-3848] Net carry_sig[0] in module/entity Multiplier does not have driver. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:47]
WARNING: [Synth 8-3848] Net sum_sig[0] in module/entity Multiplier does not have driver. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Multiplier' (9#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'alu4' (10#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3024.754 ; gain = 184.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3043.664 ; gain = 203.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3043.664 ; gain = 203.363
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc]
WARNING: [Vivado 12-584] No ports matched 'out1[4]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out1[4]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out1[5]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out1[5]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out1[6]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out1[6]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out1[7]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out1[7]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3155.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3155.043 ; gain = 314.742
39 Infos, 10 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3155.043 ; gain = 314.742
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3155.043 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'alu4' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:26]
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 2 - type: integer 
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'sllN' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/sllN.vhd:18' bound to instance 'sll_comp' of component 'sllN' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:110]
INFO: [Synth 8-638] synthesizing module 'sllN' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/sllN.vhd:27]
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sllN' (1#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/sllN.vhd:27]
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'srlN' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/srlN.vhd:18' bound to instance 'srl_comp' of component 'srlN' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:114]
INFO: [Synth 8-638] synthesizing module 'srlN' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/srlN.vhd:25]
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'srlN' (2#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/srlN.vhd:25]
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'sraN' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/sraN.vhd:19' bound to instance 'sra_comp' of component 'sraN' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:118]
INFO: [Synth 8-638] synthesizing module 'sraN' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/sraN.vhd:26]
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sraN' (3#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/sraN.vhd:26]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'alu_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_and.vhd:20' bound to instance 'and_comp' of component 'alu_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:122]
INFO: [Synth 8-638] synthesizing module 'alu_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_and.vhd:30]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu_and' (4#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_and.vhd:30]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'alu_or' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_or.vhd:18' bound to instance 'or_comp' of component 'alu_or' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:126]
INFO: [Synth 8-638] synthesizing module 'alu_or' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_or.vhd:28]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu_or' (5#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_or.vhd:28]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'alu_xor' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_xor.vhd:19' bound to instance 'xor_comp' of component 'alu_xor' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:130]
INFO: [Synth 8-638] synthesizing module 'alu_xor' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_xor.vhd:29]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu_xor' (6#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_xor.vhd:29]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'RippleCarryFullAdder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:17' bound to instance 'addorsub' of component 'RippleCarryFullAdder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:134]
INFO: [Synth 8-638] synthesizing module 'RippleCarryFullAdder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:27]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'full_add0' of component 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Full_Adder' (7#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:27]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'full_add' of component 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:57]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'full_add' of component 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:57]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'full_add' of component 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryFullAdder' (8#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:27]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Multiplier' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:20' bound to instance 'multiply' of component 'Multiplier' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:138]
INFO: [Synth 8-638] synthesizing module 'Multiplier' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:29]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'lastrowcol0' of component 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:109]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'adder_end' of component 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:73]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'lastrowlstcol' of component 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:127]
WARNING: [Synth 8-3848] Net carry_sig[0] in module/entity Multiplier does not have driver. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:47]
WARNING: [Synth 8-3848] Net sum_sig[0] in module/entity Multiplier does not have driver. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Multiplier' (9#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'alu4' (10#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3182.836 ; gain = 27.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3206.730 ; gain = 51.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3206.730 ; gain = 51.688
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc]
WARNING: [Vivado 12-584] No ports matched 'out1[4]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out1[4]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out1[5]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out1[5]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out1[6]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out1[6]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out1[7]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out1[7]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3280.391 ; gain = 125.348
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3280.391 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'alu4' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:26]
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 2 - type: integer 
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'sllN' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/sllN.vhd:18' bound to instance 'sll_comp' of component 'sllN' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:110]
INFO: [Synth 8-638] synthesizing module 'sllN' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/sllN.vhd:27]
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sllN' (1#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/sllN.vhd:27]
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'srlN' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/srlN.vhd:18' bound to instance 'srl_comp' of component 'srlN' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:114]
INFO: [Synth 8-638] synthesizing module 'srlN' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/srlN.vhd:25]
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'srlN' (2#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/srlN.vhd:25]
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'sraN' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/sraN.vhd:19' bound to instance 'sra_comp' of component 'sraN' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:118]
INFO: [Synth 8-638] synthesizing module 'sraN' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/sraN.vhd:26]
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sraN' (3#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/sraN.vhd:26]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'alu_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_and.vhd:20' bound to instance 'and_comp' of component 'alu_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:122]
INFO: [Synth 8-638] synthesizing module 'alu_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_and.vhd:30]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu_and' (4#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_and.vhd:30]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'alu_or' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_or.vhd:18' bound to instance 'or_comp' of component 'alu_or' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:126]
INFO: [Synth 8-638] synthesizing module 'alu_or' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_or.vhd:28]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu_or' (5#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_or.vhd:28]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'alu_xor' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_xor.vhd:19' bound to instance 'xor_comp' of component 'alu_xor' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:130]
INFO: [Synth 8-638] synthesizing module 'alu_xor' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_xor.vhd:29]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu_xor' (6#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_xor.vhd:29]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'RippleCarryFullAdder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:17' bound to instance 'addorsub' of component 'RippleCarryFullAdder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:134]
INFO: [Synth 8-638] synthesizing module 'RippleCarryFullAdder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:27]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'full_add0' of component 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Full_Adder' (7#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:27]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'full_add' of component 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:57]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'full_add' of component 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:57]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'full_add' of component 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryFullAdder' (8#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:27]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Multiplier' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:20' bound to instance 'multiply' of component 'Multiplier' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:138]
INFO: [Synth 8-638] synthesizing module 'Multiplier' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:29]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'lastrowcol0' of component 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:109]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'adder_end' of component 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:73]
WARNING: [Synth 8-3848] Net sum_sig[0] in module/entity Multiplier does not have driver. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Multiplier' (9#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'alu4' (10#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3280.391 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3280.391 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3280.391 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc]
WARNING: [Vivado 12-584] No ports matched 'out1[4]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out1[4]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out1[5]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out1[5]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out1[6]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out1[6]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out1[7]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out1[7]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3308.398 ; gain = 28.008
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3308.398 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'alu4' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:26]
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 2 - type: integer 
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'sllN' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/sllN.vhd:18' bound to instance 'sll_comp' of component 'sllN' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:110]
INFO: [Synth 8-638] synthesizing module 'sllN' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/sllN.vhd:27]
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sllN' (1#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/sllN.vhd:27]
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'srlN' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/srlN.vhd:18' bound to instance 'srl_comp' of component 'srlN' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:114]
INFO: [Synth 8-638] synthesizing module 'srlN' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/srlN.vhd:25]
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'srlN' (2#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/srlN.vhd:25]
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'sraN' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/sraN.vhd:19' bound to instance 'sra_comp' of component 'sraN' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:118]
INFO: [Synth 8-638] synthesizing module 'sraN' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/sraN.vhd:26]
	Parameter N bound to: 4 - type: integer 
	Parameter D bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sraN' (3#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/sraN.vhd:26]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'alu_and' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_and.vhd:20' bound to instance 'and_comp' of component 'alu_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:122]
INFO: [Synth 8-638] synthesizing module 'alu_and' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_and.vhd:30]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu_and' (4#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_and.vhd:30]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'alu_or' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_or.vhd:18' bound to instance 'or_comp' of component 'alu_or' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:126]
INFO: [Synth 8-638] synthesizing module 'alu_or' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_or.vhd:28]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu_or' (5#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_or.vhd:28]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'alu_xor' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_xor.vhd:19' bound to instance 'xor_comp' of component 'alu_xor' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:130]
INFO: [Synth 8-638] synthesizing module 'alu_xor' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_xor.vhd:29]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu_xor' (6#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/alu_xor.vhd:29]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'RippleCarryFullAdder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:17' bound to instance 'addorsub' of component 'RippleCarryFullAdder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:134]
INFO: [Synth 8-638] synthesizing module 'RippleCarryFullAdder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:27]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'full_add0' of component 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:48]
INFO: [Synth 8-638] synthesizing module 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'Full_Adder' (7#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:27]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'full_add' of component 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:57]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'full_add' of component 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:57]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'full_add' of component 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryFullAdder' (8#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Ripple_Carry_Full_Adder.vhd:27]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Multiplier' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:20' bound to instance 'multiply' of component 'Multiplier' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:138]
INFO: [Synth 8-638] synthesizing module 'Multiplier' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:29]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'lastrowcol0' of component 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:109]
INFO: [Synth 8-3491] module 'Full_Adder' declared at 'C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Full_Adder.vhd:17' bound to instance 'adder_end' of component 'Full_Adder' [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'Multiplier' (9#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/Multiplier.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'alu4' (10#1) [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/sources_1/new/ALU4.vhd:26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3308.398 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3308.398 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3308.398 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc]
WARNING: [Vivado 12-584] No ports matched 'out1[4]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out1[4]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out1[5]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out1[5]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out1[6]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out1[6]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out1[7]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'out1[7]'. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.srcs/constrs_1/new/adc4.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3316.457 ; gain = 8.059
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Thu Oct 15 15:07:27 2020] Launched synth_1...
Run output will be captured here: C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.runs/synth_1/runme.log
[Thu Oct 15 15:07:27 2020] Launched impl_1...
Run output will be captured here: C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A37797A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 4257.141 ; gain = 940.684
set_property PROGRAM.FILE {C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.runs/impl_1/alu4.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Dhruv/Desktop/DSD II/Lab_4/ALU/ALU.runs/impl_1/alu4.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A37797A
close_hw
