<def f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='448' ll='457'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='473'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='508' c='_ZNK4llvm21SIMachineFunctionInfo17getSGPRSpillVGPRsEv'/>
<size>12</size>
<mbr r='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::VGPR' o='0' t='llvm::Register'/>
<mbr r='llvm::SIMachineFunctionInfo::SGPRSpillVGPRCSR::FI' o='32' t='Optional&lt;int&gt;'/>
<fun r='_ZN4llvm21SIMachineFunctionInfo16SGPRSpillVGPRCSRC1ENS_8RegisterENS_8OptionalIiEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='919' c='_ZNK4llvm15SIFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='1188' c='_ZNK4llvm15SIFrameLowering12emitEpilogueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<size>12</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='321' c='_ZN4llvm21SIMachineFunctionInfo23allocateSGPRSpillToVGPRERNS_15MachineFunctionEi'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.cpp' l='347' c='_ZN4llvm21SIMachineFunctionInfo24reserveVGPRforSGPRSpillsERNS_15MachineFunctionE'/>
<size>12</size>
