# Dataflow

Contributed by *Renyang Guan*.

## Analytical Model

| Conference/Journal              | Title                                                        |
| ------------------------------- | ------------------------------------------------------------ |
| SOSP24                          | Uncovering Nested Data Parallelism and Data Reuse in DNN Computation with FractalTensor |
| ISPASS19                        | Timeloop: A Systematic Approach to DNN Accelerator Evaluation |
| MICRO23                         | TileFlow: A Framework for Modeling Fusion Dataflow via Tree-based Analysis |
| ASPLOS23                        | TensorIR: An Abstraction for Automatic Tensorized Program Optimization |
| MICRO21                         | Sanger: A Co-Design Framework for Enabling Sparse Attention using Reconfigurable Architecture |
| arXiv                           | Optimized Spatial Architecture Mapping Flow for Transformer Accelerators |
| ISCA21                          | HASCO: Towards Agile HArdware and Software CO-design for Tensor Computation |
| arXiv                           | H2H: Heterogeneous Model to Heterogeneous System Mapping with Computation and Communication Awareness |
| ACM Trans. Embed. Comput. Syst. | dMazeRunner: Executing Perfectly Nested Loops on Dataflow Accelerators |
| MICRO16                         | Fused-layer CNN accelerators                                 |
| ASPLOS23                        | FLAT: An Optimized Dataflow for Mitigating Attention Bottlenecks |



## Architecture

| Conference/Journal             | Title                                                        |
| ------------------------------ | ------------------------------------------------------------ |
| MICRO23                        | Towards Efficient Control Flow Handling in Spatial Architecture via Architecting the Control Flow Plane |
| MICRO24                        | The TYR Dataflow Architecture: Improving Locality by Taming Parallelism |
| /                              | The TRIPS Project-- Tera-op Reliable Intelligently advanced Processing System |
| ISCA22                         | The Mozart reuse exposed dataflow processor for AI and beyond: industrial product |
| ISCA17                         | Stream-Dataflow Acceleration                                 |
| ACM Trans. Archit. Code Optim. | Enabling GPGPU Low-Level Hardware Explorations with MIAOW: An Open-Source RTL Implementation of a GPGPU |
| ISCA15                         | Exploring the potential of heterogeneous von neumann/dataflow execution models |
| ISCA15                         | Efficient execution of memory access phases using dataflow specialization |
| MICRO08                        | Strategies for mapping dataflow blocks to distributed hardware |
| ISCA87                         | Mapping data flow programs on a VLSI array of processors     |

## Compiler

