<?xml version="1.0"?>
<!-- Release file -->

<sip_release>
  <version>8.3 November 19, 2012</version>
  <date>Fri Jun 14 20:02:37 PDT 2013</date>
  <user>jakrigel</user>
  <sip_name>138</sip_name>
  <sip_variation>528</sip_variation>
  <sip_variation_id>528</sip_variation_id>
  <sip_reldate>2013WW24</sip_reldate>
  <sip_milestone>1p0</sip_milestone>
  <sip_relver>v0</sip_relver>
  <sip_relname>ALL_2013WW24_R1p0_v0</sip_relname>
  <sip_owner>jakrigel</sip_owner>
  <sip_dist>csg_sip_all@intel.com,csg_sip_proj_all@intel.com</sip_dist>
  <sip_fixed>4903840 4903844 4904317 4964596 4964648 4964780 4965801 4966132 4966514 4966555 4966556 5076165 5076530 5076636 5076638 5076639 5076950 5076953 5076973 5076979</sip_fixed>
  <sip_open></sip_open>
  <sip_attachment>
  </sip_attachment>
  <sip_customers>
      <sip_customer>20</sip_customer>
      <sip_customer>60</sip_customer>
      <sip_customer>32</sip_customer>
      <sip_customer>64</sip_customer>
      <sip_customer>47</sip_customer>
      <sip_customer>49</sip_customer>
  </sip_customers>
  <sip_base>334</sip_base>
  <sip_features>
    <sip_feature>
<![CDATA[
HTML
<h2>RTL Updates:</h2>
   <ul>
      <li>Map file updated to contain SIPINT_'LIBTYPE' to fine tune and leverage multiple library types with one map file.</li>
      <li>Map file updated to contain p1271 8.5.0 b05.8 test cells</li>
      <li>Map file updated with scan mux cell. This is only used by the clock request module.</li>
      <li>Asynchronous clock request module flop updated to use a negative edge reset to fix scan issues.</li>
      <li>VISA structure for the arbiter was inverted to fix bit ordering issues.</li>
      <li>Lintra waivers added to the source code.</li>
   </ul>
   <h2>Backend Updates:</h2>
   <ul>
      <li>CDC scripts updated to support different library types.</li>
      <li>CDC scripts pulled into runCDC from the makefile in the CDC directory.</li>
      <li>Synthesis script updated to support different library types.</li>
      <li>Inserted a fix for p1271 8.5.0 flow issues with dft_netlist_checker.tcl</li>
      <li>Added additional_upf_setup to set voltages in UPF flows.</li>
      <li>Synthesis scan insertion updated for PGCB DFx override unit.</li>
      <li>ATPG updated for PGCB DFx override unit for scan on isolation cells.</li>
      <li>LEC cleaned up, support multiple library types.</li>
      <li>Modified supported tool variations for sourcing 'setup -x'.
         <ul>
            <li>The SPT variation is now the default when sourcing the setup file in the tarball scripts directory.</li>
            <li>When sourcing setup in the assembled network, the same tool variations are available, but thier names have been prefixed with 'rtr_'. To setup the SPT tool variation, do 'source setup -x rtr_spt'</li>
            <li>Added a DNV tool variation to both tarball and assembled network scripts directories.</li>
         </ul>
      </li>
      <li>Moved from Collage 2.1.p8 to Collage 2.1.p9</li>
      <li>Moved to Collage IOSF::DFX::SCAN interface version 2.2 from 2.1</li>
      <li>Fixed the Dynamo script so that it returns a non-zero exit status when it errors out.</li>
      <li>Added consistency checks on port names, port ID's</li>
      <li>Fixed runVisa scripts in workspace/sideband_network/tools directory</li>
      <li>The current LEC scripts result in log runs for select configurations. No failures have been found.</li>
      <li>All backend steps are now run on the Dynamo wrapper.</li>
   </ul>
   <h2>Validation Updates:</h2>
   <ul>
      <li>Added ACE support for simulations</li>
      <li>Added support for ACE-based power aware simulation.</li>
      <li>Resolved most VCS elaboration warnings.</li>
   </ul>
   <p>Functional Coverage: 96%</p>
   <p>Line Coverage: 97%</p>        ]]>    </sip_feature>
  </sip_features>
  <sip_knissues>
    <sip_knissue>
<![CDATA[
HTML
]]>    </sip_knissue>
  </sip_knissues>
  <sip_speccons>
    <sip_speccon>
<![CDATA[
HTML
<h2>Integration Notes:</h2>
   <ul>
      <li><b>NOTE:</b> that the Sideband Router map file needs to be updated to replace generic library cells.</li>
   </ul>        ]]>    </sip_speccon>
  </sip_speccons>
  <sip_specins>
    <sip_specin>
<![CDATA[
HTML
<p>For support file an <a href="https://vthsd.fm.intel.com/hsd/seg_softip/default.aspx"><b>HSD</b></a> at <a href="https://vthsd.fm.intel.com/hsd/seg_softip/default.aspx">https://vthsd.fm.intel.com/hsd/seg_softip/default.aspx</a></p>                ]]>    </sip_specin>
  </sip_specins>
  <sip_models>
  </sip_models>
</sip_release>
