var group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l =
[
    [ "Register : SDRAM PLL VCO Control Register - vco", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___v_c_o.html", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___v_c_o" ],
    [ "Register : SDRAM PLL VCO Advanced Control Register - ctrl", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___c_t_l.html", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___c_t_l" ],
    [ "Register : SDRAM PLL C0 Control Register for Clock ddr_dqs_clk - ddrdqsclk", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_s_c_l_k.html", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_s_c_l_k" ],
    [ "Register : SDRAM PLL C1 Control Register for Clock ddr_2x_dqs_clk - ddr2xdqsclk", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r2_x_d_q_s_c_l_k.html", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r2_x_d_q_s_c_l_k" ],
    [ "Register : SDRAM PLL C2 Control Register for Clock ddr_dq_clk - ddrdqclk", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k.html", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___d_d_r_d_q_c_l_k" ],
    [ "Register : SDRAM PLL C5 Control Register for Clock s2f_user2_clk - s2fuser2clk", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___s2_f_u_s_e_r2_c_l_k.html", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___s2_f_u_s_e_r2_c_l_k" ],
    [ "Register : Enable Register - en", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___e_n.html", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___e_n" ],
    [ "Register : SDRAM PLL Output Counter Reset Ack Status Register - stat", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___s_t_a_t.html", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l___s_t_a_t" ],
    [ "ALT_CLKMGR_SDRPLL_s", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l.html#struct_a_l_t___c_l_k_m_g_r___s_d_r_p_l_l__s", [
      [ "vco", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l.html#a1de4f5427b018603648277b0ce4612df", null ],
      [ "ctrl", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l.html#a301d8e3b0e987603dacba7326bd69483", null ],
      [ "ddrdqsclk", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l.html#a74ba0393bda4f6c22d38b7675f9e8711", null ],
      [ "ddr2xdqsclk", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l.html#a30b277a9024525172033a7053c02a09d", null ],
      [ "ddrdqclk", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l.html#adae78c691474c685e91db89077e1379a", null ],
      [ "s2fuser2clk", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l.html#a9fd7022bb0970f400d846739c9240a2e", null ],
      [ "en", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l.html#afe01d9f7f641d5e2932ee46da557c65d", null ],
      [ "stat", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l.html#a77f2979783a97a4b751d3e537853810c", null ]
    ] ],
    [ "ALT_CLKMGR_SDRPLL_raw_s", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l.html#struct_a_l_t___c_l_k_m_g_r___s_d_r_p_l_l__raw__s", [
      [ "vco", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l.html#abe54fe0eec4b92f98cf287f4529a72f8", null ],
      [ "ctrl", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l.html#a8e0a634dd2f140fd044b1577d9d27744", null ],
      [ "ddrdqsclk", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l.html#a68bf5ac4db97be7ee9b23c41585e4c0c", null ],
      [ "ddr2xdqsclk", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l.html#a82916986eb2d66f73610e52f7e423682", null ],
      [ "ddrdqclk", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l.html#ac37f0d8859bc00634d59a95f823ebbc2", null ],
      [ "s2fuser2clk", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l.html#ac217cd09ecc805269dbfb9e4d198fbf8", null ],
      [ "en", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l.html#a6ff7916859e453c9d7cafc41401c8a7c", null ],
      [ "stat", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l.html#a5d2a40766d3c66c157e04df2b2d8b6e5", null ]
    ] ],
    [ "ALT_CLKMGR_SDRPLL_t", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l.html#gaeef7ec5994cc5ee4c43606bcea5d865d", null ],
    [ "ALT_CLKMGR_SDRPLL_raw_t", "group___a_l_t___c_l_k_m_g_r___s_d_r_p_l_l.html#ga74c65594bc70ecf36ab376aa7d5a420a", null ]
];