// Seed: 896787255
module module_0 (
    input tri0 id_0
    , id_2
);
  assign module_1.type_18 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    output wand id_2,
    output wire id_3,
    output supply0 id_4,
    input uwire id_5,
    input uwire id_6,
    input supply1 id_7,
    input supply0 id_8,
    output wand id_9,
    input supply0 id_10,
    input tri0 id_11
);
  wire id_13;
  reg  id_14 = 1;
  always_ff id_14 <= 1'b0;
  xnor primCall (id_4, id_14, id_17, id_15, id_5, id_7, id_8, id_13, id_10, id_11, id_16);
  uwire id_15, id_16;
  assign id_2 = id_15 / id_15 + id_11;
  wire id_17;
  assign id_1 = id_8;
  module_0 modCall_1 (id_6);
endmodule
