`timescale 1ns/1ps
module testbench_ram;
reg clk;
initial begin
clk<=1'b0;
end
always ~clk<=~clk;

reg [15:0] data;
wire [15:0] q;
reg wren;
reg [11:0] raddr;
reg [11:0] waddr;
initial begin
data<=16'b0;
wren<=1'b0;
raddr<=12'b0;
waddr<=12'b0;
#2
wren<=1'b1;
waddr<=11'd10;
data<=16'hfff;
#2
wren<=1'b0;
raddr<=11'd10;
#2
raddr<=11'd11;
#2
$stop;
end

ramip ram1(
	clock(clk),
	data,
	rdaddress,
	wraddress,
	wren,
	q);