proc generate {drv_handle} {
    xdefine_include_file $drv_handle "xparameters.h" "example" "NUM_INSTANCES" "DEVICE_ID" "C_AXI_LITE_S_AXI_BASEADDR" "C_AXI_LITE_S_AXI_HIGHADDR" "C_DSP_CAV1_NCO_PHASE_ADJ_S_AXI_BASEADDR" "C_DSP_CAV1_NCO_PHASE_ADJ_S_AXI_HIGHADDR" "C_DSP_CAV1_NCO_PHASE_RESET_S_AXI_BASEADDR" "C_DSP_CAV1_NCO_PHASE_RESET_S_AXI_HIGHADDR" "C_DSP_CAV1_P1_CHAN_SEL_S_AXI_BASEADDR" "C_DSP_CAV1_P1_CHAN_SEL_S_AXI_HIGHADDR" "C_DSP_CAV1_P1_WINDOW_START_S_AXI_BASEADDR" "C_DSP_CAV1_P1_WINDOW_START_S_AXI_HIGHADDR" "C_DSP_CAV1_P1_WINDOW_STOP_S_AXI_BASEADDR" "C_DSP_CAV1_P1_WINDOW_STOP_S_AXI_HIGHADDR" "C_DSP_CAV1_P2_AMP_OUT_S_AXI_BASEADDR" "C_DSP_CAV1_P2_AMP_OUT_S_AXI_HIGHADDR" "C_DSP_CAV1_P2_CHAN_SEL_S_AXI_BASEADDR" "C_DSP_CAV1_P2_CHAN_SEL_S_AXI_HIGHADDR" "C_DSP_CAV1_P2_COMPARISON_I_S_AXI_BASEADDR" "C_DSP_CAV1_P2_COMPARISON_I_S_AXI_HIGHADDR" "C_DSP_CAV1_P2_COMPARISON_PHASE_S_AXI_BASEADDR" "C_DSP_CAV1_P2_COMPARISON_PHASE_S_AXI_HIGHADDR" "C_DSP_CAV1_P2_COMPARISON_Q_S_AXI_BASEADDR" "C_DSP_CAV1_P2_COMPARISON_Q_S_AXI_HIGHADDR" "C_DSP_CAV1_P2_DC_FREQ_S_AXI_BASEADDR" "C_DSP_CAV1_P2_DC_FREQ_S_AXI_HIGHADDR" "C_DSP_CAV1_P2_DC_IMG_S_AXI_BASEADDR" "C_DSP_CAV1_P2_DC_IMG_S_AXI_HIGHADDR" "C_DSP_CAV1_P2_DC_REAL_S_AXI_BASEADDR" "C_DSP_CAV1_P2_DC_REAL_S_AXI_HIGHADDR" "C_DSP_CAV1_P2_IF_AMP_S_AXI_BASEADDR" "C_DSP_CAV1_P2_IF_AMP_S_AXI_HIGHADDR" "C_DSP_CAV1_P2_IF_I_S_AXI_BASEADDR" "C_DSP_CAV1_P2_IF_I_S_AXI_HIGHADDR" "C_DSP_CAV1_P2_IF_PHASE_S_AXI_BASEADDR" "C_DSP_CAV1_P2_IF_PHASE_S_AXI_HIGHADDR" "C_DSP_CAV1_P2_IF_Q_S_AXI_BASEADDR" "C_DSP_CAV1_P2_IF_Q_S_AXI_HIGHADDR" "C_DSP_CAV1_P2_INTEGRATED_I_S_AXI_BASEADDR" "C_DSP_CAV1_P2_INTEGRATED_I_S_AXI_HIGHADDR" "C_DSP_CAV1_P2_INTEGRATED_Q_S_AXI_BASEADDR" "C_DSP_CAV1_P2_INTEGRATED_Q_S_AXI_HIGHADDR" "C_DSP_CAV1_P2_PHASE_OUT_S_AXI_BASEADDR" "C_DSP_CAV1_P2_PHASE_OUT_S_AXI_HIGHADDR" "C_DSP_CAV1_P2_WINDOW_START_S_AXI_BASEADDR" "C_DSP_CAV1_P2_WINDOW_START_S_AXI_HIGHADDR" "C_DSP_CAV1_P2_WINDOW_STOP_S_AXI_BASEADDR" "C_DSP_CAV1_P2_WINDOW_STOP_S_AXI_HIGHADDR" "C_DSP_CAV2_P1_AMP_OUT_S_AXI_BASEADDR" "C_DSP_CAV2_P1_AMP_OUT_S_AXI_HIGHADDR" "C_DSP_CAV2_P1_CHAN_SEL_S_AXI_BASEADDR" "C_DSP_CAV2_P1_CHAN_SEL_S_AXI_HIGHADDR" "C_DSP_CAV2_P1_COMPARISON_I_S_AXI_BASEADDR" "C_DSP_CAV2_P1_COMPARISON_I_S_AXI_HIGHADDR" "C_DSP_CAV2_P1_COMPARISON_PHASE_S_AXI_BASEADDR" "C_DSP_CAV2_P1_COMPARISON_PHASE_S_AXI_HIGHADDR" "C_DSP_CAV2_P1_COMPARISON_Q_S_AXI_BASEADDR" "C_DSP_CAV2_P1_COMPARISON_Q_S_AXI_HIGHADDR" "C_DSP_CAV2_P1_DC_FREQ_S_AXI_BASEADDR" "C_DSP_CAV2_P1_DC_FREQ_S_AXI_HIGHADDR" "C_DSP_CAV2_P1_DC_IMG_S_AXI_BASEADDR" "C_DSP_CAV2_P1_DC_IMG_S_AXI_HIGHADDR" "C_DSP_CAV2_P1_DC_REAL_S_AXI_BASEADDR" "C_DSP_CAV2_P1_DC_REAL_S_AXI_HIGHADDR" "C_DSP_CAV2_P1_IF_AMP_S_AXI_BASEADDR" "C_DSP_CAV2_P1_IF_AMP_S_AXI_HIGHADDR" "C_DSP_CAV2_P1_IF_I_S_AXI_BASEADDR" "C_DSP_CAV2_P1_IF_I_S_AXI_HIGHADDR" "C_DSP_CAV2_P1_IF_PHASE_S_AXI_BASEADDR" "C_DSP_CAV2_P1_IF_PHASE_S_AXI_HIGHADDR" "C_DSP_CAV2_P1_IF_Q_S_AXI_BASEADDR" "C_DSP_CAV2_P1_IF_Q_S_AXI_HIGHADDR" "C_DSP_CAV2_P1_INTEGRATED_I_S_AXI_BASEADDR" "C_DSP_CAV2_P1_INTEGRATED_I_S_AXI_HIGHADDR" "C_DSP_CAV2_P1_INTEGRATED_Q_S_AXI_BASEADDR" "C_DSP_CAV2_P1_INTEGRATED_Q_S_AXI_HIGHADDR" "C_DSP_CAV2_P1_PHASE_OUT_S_AXI_BASEADDR" "C_DSP_CAV2_P1_PHASE_OUT_S_AXI_HIGHADDR" "C_DSP_CAV2_P1_WINDOW_START_S_AXI_BASEADDR" "C_DSP_CAV2_P1_WINDOW_START_S_AXI_HIGHADDR" "C_DSP_CAV2_P1_WINDOW_STOP_S_AXI_BASEADDR" "C_DSP_CAV2_P1_WINDOW_STOP_S_AXI_HIGHADDR" "C_DSP_CAV2_P2_AMP_OUT_S_AXI_BASEADDR" "C_DSP_CAV2_P2_AMP_OUT_S_AXI_HIGHADDR" "C_DSP_CAV2_P2_CHAN_SEL_S_AXI_BASEADDR" "C_DSP_CAV2_P2_CHAN_SEL_S_AXI_HIGHADDR" "C_DSP_CAV2_P2_COMPARISON_I_S_AXI_BASEADDR" "C_DSP_CAV2_P2_COMPARISON_I_S_AXI_HIGHADDR" "C_DSP_CAV2_P2_COMPARISON_PHASE_S_AXI_BASEADDR" "C_DSP_CAV2_P2_COMPARISON_PHASE_S_AXI_HIGHADDR" "C_DSP_CAV2_P2_COMPARISON_Q_S_AXI_BASEADDR" "C_DSP_CAV2_P2_COMPARISON_Q_S_AXI_HIGHADDR" "C_DSP_CAV2_P2_DC_FREQ_S_AXI_BASEADDR" "C_DSP_CAV2_P2_DC_FREQ_S_AXI_HIGHADDR" "C_DSP_CAV2_P2_DC_IMG_S_AXI_BASEADDR" "C_DSP_CAV2_P2_DC_IMG_S_AXI_HIGHADDR" "C_DSP_CAV2_P2_DC_REAL_S_AXI_BASEADDR" "C_DSP_CAV2_P2_DC_REAL_S_AXI_HIGHADDR" "C_DSP_CAV2_P2_IF_AMP_S_AXI_BASEADDR" "C_DSP_CAV2_P2_IF_AMP_S_AXI_HIGHADDR" "C_DSP_CAV2_P2_IF_I_S_AXI_BASEADDR" "C_DSP_CAV2_P2_IF_I_S_AXI_HIGHADDR" "C_DSP_CAV2_P2_IF_PHASE_S_AXI_BASEADDR" "C_DSP_CAV2_P2_IF_PHASE_S_AXI_HIGHADDR" "C_DSP_CAV2_P2_IF_Q_S_AXI_BASEADDR" "C_DSP_CAV2_P2_IF_Q_S_AXI_HIGHADDR" "C_DSP_CAV2_P2_INTEGRATED_I_S_AXI_BASEADDR" "C_DSP_CAV2_P2_INTEGRATED_I_S_AXI_HIGHADDR" "C_DSP_CAV2_P2_INTEGRATED_Q_S_AXI_BASEADDR" "C_DSP_CAV2_P2_INTEGRATED_Q_S_AXI_HIGHADDR" "C_DSP_CAV2_P2_PHASE_OUT_S_AXI_BASEADDR" "C_DSP_CAV2_P2_PHASE_OUT_S_AXI_HIGHADDR" "C_DSP_CAV2_P2_WINDOW_START_S_AXI_BASEADDR" "C_DSP_CAV2_P2_WINDOW_START_S_AXI_HIGHADDR" "C_DSP_CAV2_P2_WINDOW_STOP_S_AXI_BASEADDR" "C_DSP_CAV2_P2_WINDOW_STOP_S_AXI_HIGHADDR" "C_DSP_REF_WINDOW_START_S_AXI_BASEADDR" "C_DSP_REF_WINDOW_START_S_AXI_HIGHADDR" "C_DSP_REF_WINDOW_STOP_S_AXI_BASEADDR" "C_DSP_REF_WINDOW_STOP_S_AXI_HIGHADDR" "C_DSP_RF_REF_AMP_S_AXI_BASEADDR" "C_DSP_RF_REF_AMP_S_AXI_HIGHADDR" "C_DSP_RF_REF_CHAN_SEL_S_AXI_BASEADDR" "C_DSP_RF_REF_CHAN_SEL_S_AXI_HIGHADDR" "C_DSP_RF_REF_I_S_AXI_BASEADDR" "C_DSP_RF_REF_I_S_AXI_HIGHADDR" "C_DSP_RF_REF_PHASE_S_AXI_BASEADDR" "C_DSP_RF_REF_PHASE_S_AXI_HIGHADDR" "C_DSP_RF_REF_Q_S_AXI_BASEADDR" "C_DSP_RF_REF_Q_S_AXI_HIGHADDR" 
    xdefine_config_file $drv_handle "example_g.c" "example" "DEVICE_ID" "C_AXI_LITE_S_AXI_BASEADDR" "C_DSP_CAV1_NCO_PHASE_ADJ_S_AXI_BASEADDR" "C_DSP_CAV1_NCO_PHASE_RESET_S_AXI_BASEADDR" "C_DSP_CAV1_P1_CHAN_SEL_S_AXI_BASEADDR" "C_DSP_CAV1_P1_WINDOW_START_S_AXI_BASEADDR" "C_DSP_CAV1_P1_WINDOW_STOP_S_AXI_BASEADDR" "C_DSP_CAV1_P2_AMP_OUT_S_AXI_BASEADDR" "C_DSP_CAV1_P2_CHAN_SEL_S_AXI_BASEADDR" "C_DSP_CAV1_P2_COMPARISON_I_S_AXI_BASEADDR" "C_DSP_CAV1_P2_COMPARISON_PHASE_S_AXI_BASEADDR" "C_DSP_CAV1_P2_COMPARISON_Q_S_AXI_BASEADDR" "C_DSP_CAV1_P2_DC_FREQ_S_AXI_BASEADDR" "C_DSP_CAV1_P2_DC_IMG_S_AXI_BASEADDR" "C_DSP_CAV1_P2_DC_REAL_S_AXI_BASEADDR" "C_DSP_CAV1_P2_IF_AMP_S_AXI_BASEADDR" "C_DSP_CAV1_P2_IF_I_S_AXI_BASEADDR" "C_DSP_CAV1_P2_IF_PHASE_S_AXI_BASEADDR" "C_DSP_CAV1_P2_IF_Q_S_AXI_BASEADDR" "C_DSP_CAV1_P2_INTEGRATED_I_S_AXI_BASEADDR" "C_DSP_CAV1_P2_INTEGRATED_Q_S_AXI_BASEADDR" "C_DSP_CAV1_P2_PHASE_OUT_S_AXI_BASEADDR" "C_DSP_CAV1_P2_WINDOW_START_S_AXI_BASEADDR" "C_DSP_CAV1_P2_WINDOW_STOP_S_AXI_BASEADDR" "C_DSP_CAV2_P1_AMP_OUT_S_AXI_BASEADDR" "C_DSP_CAV2_P1_CHAN_SEL_S_AXI_BASEADDR" "C_DSP_CAV2_P1_COMPARISON_I_S_AXI_BASEADDR" "C_DSP_CAV2_P1_COMPARISON_PHASE_S_AXI_BASEADDR" "C_DSP_CAV2_P1_COMPARISON_Q_S_AXI_BASEADDR" "C_DSP_CAV2_P1_DC_FREQ_S_AXI_BASEADDR" "C_DSP_CAV2_P1_DC_IMG_S_AXI_BASEADDR" "C_DSP_CAV2_P1_DC_REAL_S_AXI_BASEADDR" "C_DSP_CAV2_P1_IF_AMP_S_AXI_BASEADDR" "C_DSP_CAV2_P1_IF_I_S_AXI_BASEADDR" "C_DSP_CAV2_P1_IF_PHASE_S_AXI_BASEADDR" "C_DSP_CAV2_P1_IF_Q_S_AXI_BASEADDR" "C_DSP_CAV2_P1_INTEGRATED_I_S_AXI_BASEADDR" "C_DSP_CAV2_P1_INTEGRATED_Q_S_AXI_BASEADDR" "C_DSP_CAV2_P1_PHASE_OUT_S_AXI_BASEADDR" "C_DSP_CAV2_P1_WINDOW_START_S_AXI_BASEADDR" "C_DSP_CAV2_P1_WINDOW_STOP_S_AXI_BASEADDR" "C_DSP_CAV2_P2_AMP_OUT_S_AXI_BASEADDR" "C_DSP_CAV2_P2_CHAN_SEL_S_AXI_BASEADDR" "C_DSP_CAV2_P2_COMPARISON_I_S_AXI_BASEADDR" "C_DSP_CAV2_P2_COMPARISON_PHASE_S_AXI_BASEADDR" "C_DSP_CAV2_P2_COMPARISON_Q_S_AXI_BASEADDR" "C_DSP_CAV2_P2_DC_FREQ_S_AXI_BASEADDR" "C_DSP_CAV2_P2_DC_IMG_S_AXI_BASEADDR" "C_DSP_CAV2_P2_DC_REAL_S_AXI_BASEADDR" "C_DSP_CAV2_P2_IF_AMP_S_AXI_BASEADDR" "C_DSP_CAV2_P2_IF_I_S_AXI_BASEADDR" "C_DSP_CAV2_P2_IF_PHASE_S_AXI_BASEADDR" "C_DSP_CAV2_P2_IF_Q_S_AXI_BASEADDR" "C_DSP_CAV2_P2_INTEGRATED_I_S_AXI_BASEADDR" "C_DSP_CAV2_P2_INTEGRATED_Q_S_AXI_BASEADDR" "C_DSP_CAV2_P2_PHASE_OUT_S_AXI_BASEADDR" "C_DSP_CAV2_P2_WINDOW_START_S_AXI_BASEADDR" "C_DSP_CAV2_P2_WINDOW_STOP_S_AXI_BASEADDR" "C_DSP_REF_WINDOW_START_S_AXI_BASEADDR" "C_DSP_REF_WINDOW_STOP_S_AXI_BASEADDR" "C_DSP_RF_REF_AMP_S_AXI_BASEADDR" "C_DSP_RF_REF_CHAN_SEL_S_AXI_BASEADDR" "C_DSP_RF_REF_I_S_AXI_BASEADDR" "C_DSP_RF_REF_PHASE_S_AXI_BASEADDR" "C_DSP_RF_REF_Q_S_AXI_BASEADDR" 
    xdefine_canonical_xpars $drv_handle "xparameters.h" "example" "DEVICE_ID" "C_AXI_LITE_S_AXI_BASEADDR" "C_AXI_LITE_S_AXI_HIGHADDR" "C_DSP_CAV1_NCO_PHASE_ADJ_S_AXI_BASEADDR" "C_DSP_CAV1_NCO_PHASE_ADJ_S_AXI_HIGHADDR" "C_DSP_CAV1_NCO_PHASE_RESET_S_AXI_BASEADDR" "C_DSP_CAV1_NCO_PHASE_RESET_S_AXI_HIGHADDR" "C_DSP_CAV1_P1_CHAN_SEL_S_AXI_BASEADDR" "C_DSP_CAV1_P1_CHAN_SEL_S_AXI_HIGHADDR" "C_DSP_CAV1_P1_WINDOW_START_S_AXI_BASEADDR" "C_DSP_CAV1_P1_WINDOW_START_S_AXI_HIGHADDR" "C_DSP_CAV1_P1_WINDOW_STOP_S_AXI_BASEADDR" "C_DSP_CAV1_P1_WINDOW_STOP_S_AXI_HIGHADDR" "C_DSP_CAV1_P2_AMP_OUT_S_AXI_BASEADDR" "C_DSP_CAV1_P2_AMP_OUT_S_AXI_HIGHADDR" "C_DSP_CAV1_P2_CHAN_SEL_S_AXI_BASEADDR" "C_DSP_CAV1_P2_CHAN_SEL_S_AXI_HIGHADDR" "C_DSP_CAV1_P2_COMPARISON_I_S_AXI_BASEADDR" "C_DSP_CAV1_P2_COMPARISON_I_S_AXI_HIGHADDR" "C_DSP_CAV1_P2_COMPARISON_PHASE_S_AXI_BASEADDR" "C_DSP_CAV1_P2_COMPARISON_PHASE_S_AXI_HIGHADDR" "C_DSP_CAV1_P2_COMPARISON_Q_S_AXI_BASEADDR" "C_DSP_CAV1_P2_COMPARISON_Q_S_AXI_HIGHADDR" "C_DSP_CAV1_P2_DC_FREQ_S_AXI_BASEADDR" "C_DSP_CAV1_P2_DC_FREQ_S_AXI_HIGHADDR" "C_DSP_CAV1_P2_DC_IMG_S_AXI_BASEADDR" "C_DSP_CAV1_P2_DC_IMG_S_AXI_HIGHADDR" "C_DSP_CAV1_P2_DC_REAL_S_AXI_BASEADDR" "C_DSP_CAV1_P2_DC_REAL_S_AXI_HIGHADDR" "C_DSP_CAV1_P2_IF_AMP_S_AXI_BASEADDR" "C_DSP_CAV1_P2_IF_AMP_S_AXI_HIGHADDR" "C_DSP_CAV1_P2_IF_I_S_AXI_BASEADDR" "C_DSP_CAV1_P2_IF_I_S_AXI_HIGHADDR" "C_DSP_CAV1_P2_IF_PHASE_S_AXI_BASEADDR" "C_DSP_CAV1_P2_IF_PHASE_S_AXI_HIGHADDR" "C_DSP_CAV1_P2_IF_Q_S_AXI_BASEADDR" "C_DSP_CAV1_P2_IF_Q_S_AXI_HIGHADDR" "C_DSP_CAV1_P2_INTEGRATED_I_S_AXI_BASEADDR" "C_DSP_CAV1_P2_INTEGRATED_I_S_AXI_HIGHADDR" "C_DSP_CAV1_P2_INTEGRATED_Q_S_AXI_BASEADDR" "C_DSP_CAV1_P2_INTEGRATED_Q_S_AXI_HIGHADDR" "C_DSP_CAV1_P2_PHASE_OUT_S_AXI_BASEADDR" "C_DSP_CAV1_P2_PHASE_OUT_S_AXI_HIGHADDR" "C_DSP_CAV1_P2_WINDOW_START_S_AXI_BASEADDR" "C_DSP_CAV1_P2_WINDOW_START_S_AXI_HIGHADDR" "C_DSP_CAV1_P2_WINDOW_STOP_S_AXI_BASEADDR" "C_DSP_CAV1_P2_WINDOW_STOP_S_AXI_HIGHADDR" "C_DSP_CAV2_P1_AMP_OUT_S_AXI_BASEADDR" "C_DSP_CAV2_P1_AMP_OUT_S_AXI_HIGHADDR" "C_DSP_CAV2_P1_CHAN_SEL_S_AXI_BASEADDR" "C_DSP_CAV2_P1_CHAN_SEL_S_AXI_HIGHADDR" "C_DSP_CAV2_P1_COMPARISON_I_S_AXI_BASEADDR" "C_DSP_CAV2_P1_COMPARISON_I_S_AXI_HIGHADDR" "C_DSP_CAV2_P1_COMPARISON_PHASE_S_AXI_BASEADDR" "C_DSP_CAV2_P1_COMPARISON_PHASE_S_AXI_HIGHADDR" "C_DSP_CAV2_P1_COMPARISON_Q_S_AXI_BASEADDR" "C_DSP_CAV2_P1_COMPARISON_Q_S_AXI_HIGHADDR" "C_DSP_CAV2_P1_DC_FREQ_S_AXI_BASEADDR" "C_DSP_CAV2_P1_DC_FREQ_S_AXI_HIGHADDR" "C_DSP_CAV2_P1_DC_IMG_S_AXI_BASEADDR" "C_DSP_CAV2_P1_DC_IMG_S_AXI_HIGHADDR" "C_DSP_CAV2_P1_DC_REAL_S_AXI_BASEADDR" "C_DSP_CAV2_P1_DC_REAL_S_AXI_HIGHADDR" "C_DSP_CAV2_P1_IF_AMP_S_AXI_BASEADDR" "C_DSP_CAV2_P1_IF_AMP_S_AXI_HIGHADDR" "C_DSP_CAV2_P1_IF_I_S_AXI_BASEADDR" "C_DSP_CAV2_P1_IF_I_S_AXI_HIGHADDR" "C_DSP_CAV2_P1_IF_PHASE_S_AXI_BASEADDR" "C_DSP_CAV2_P1_IF_PHASE_S_AXI_HIGHADDR" "C_DSP_CAV2_P1_IF_Q_S_AXI_BASEADDR" "C_DSP_CAV2_P1_IF_Q_S_AXI_HIGHADDR" "C_DSP_CAV2_P1_INTEGRATED_I_S_AXI_BASEADDR" "C_DSP_CAV2_P1_INTEGRATED_I_S_AXI_HIGHADDR" "C_DSP_CAV2_P1_INTEGRATED_Q_S_AXI_BASEADDR" "C_DSP_CAV2_P1_INTEGRATED_Q_S_AXI_HIGHADDR" "C_DSP_CAV2_P1_PHASE_OUT_S_AXI_BASEADDR" "C_DSP_CAV2_P1_PHASE_OUT_S_AXI_HIGHADDR" "C_DSP_CAV2_P1_WINDOW_START_S_AXI_BASEADDR" "C_DSP_CAV2_P1_WINDOW_START_S_AXI_HIGHADDR" "C_DSP_CAV2_P1_WINDOW_STOP_S_AXI_BASEADDR" "C_DSP_CAV2_P1_WINDOW_STOP_S_AXI_HIGHADDR" "C_DSP_CAV2_P2_AMP_OUT_S_AXI_BASEADDR" "C_DSP_CAV2_P2_AMP_OUT_S_AXI_HIGHADDR" "C_DSP_CAV2_P2_CHAN_SEL_S_AXI_BASEADDR" "C_DSP_CAV2_P2_CHAN_SEL_S_AXI_HIGHADDR" "C_DSP_CAV2_P2_COMPARISON_I_S_AXI_BASEADDR" "C_DSP_CAV2_P2_COMPARISON_I_S_AXI_HIGHADDR" "C_DSP_CAV2_P2_COMPARISON_PHASE_S_AXI_BASEADDR" "C_DSP_CAV2_P2_COMPARISON_PHASE_S_AXI_HIGHADDR" "C_DSP_CAV2_P2_COMPARISON_Q_S_AXI_BASEADDR" "C_DSP_CAV2_P2_COMPARISON_Q_S_AXI_HIGHADDR" "C_DSP_CAV2_P2_DC_FREQ_S_AXI_BASEADDR" "C_DSP_CAV2_P2_DC_FREQ_S_AXI_HIGHADDR" "C_DSP_CAV2_P2_DC_IMG_S_AXI_BASEADDR" "C_DSP_CAV2_P2_DC_IMG_S_AXI_HIGHADDR" "C_DSP_CAV2_P2_DC_REAL_S_AXI_BASEADDR" "C_DSP_CAV2_P2_DC_REAL_S_AXI_HIGHADDR" "C_DSP_CAV2_P2_IF_AMP_S_AXI_BASEADDR" "C_DSP_CAV2_P2_IF_AMP_S_AXI_HIGHADDR" "C_DSP_CAV2_P2_IF_I_S_AXI_BASEADDR" "C_DSP_CAV2_P2_IF_I_S_AXI_HIGHADDR" "C_DSP_CAV2_P2_IF_PHASE_S_AXI_BASEADDR" "C_DSP_CAV2_P2_IF_PHASE_S_AXI_HIGHADDR" "C_DSP_CAV2_P2_IF_Q_S_AXI_BASEADDR" "C_DSP_CAV2_P2_IF_Q_S_AXI_HIGHADDR" "C_DSP_CAV2_P2_INTEGRATED_I_S_AXI_BASEADDR" "C_DSP_CAV2_P2_INTEGRATED_I_S_AXI_HIGHADDR" "C_DSP_CAV2_P2_INTEGRATED_Q_S_AXI_BASEADDR" "C_DSP_CAV2_P2_INTEGRATED_Q_S_AXI_HIGHADDR" "C_DSP_CAV2_P2_PHASE_OUT_S_AXI_BASEADDR" "C_DSP_CAV2_P2_PHASE_OUT_S_AXI_HIGHADDR" "C_DSP_CAV2_P2_WINDOW_START_S_AXI_BASEADDR" "C_DSP_CAV2_P2_WINDOW_START_S_AXI_HIGHADDR" "C_DSP_CAV2_P2_WINDOW_STOP_S_AXI_BASEADDR" "C_DSP_CAV2_P2_WINDOW_STOP_S_AXI_HIGHADDR" "C_DSP_REF_WINDOW_START_S_AXI_BASEADDR" "C_DSP_REF_WINDOW_START_S_AXI_HIGHADDR" "C_DSP_REF_WINDOW_STOP_S_AXI_BASEADDR" "C_DSP_REF_WINDOW_STOP_S_AXI_HIGHADDR" "C_DSP_RF_REF_AMP_S_AXI_BASEADDR" "C_DSP_RF_REF_AMP_S_AXI_HIGHADDR" "C_DSP_RF_REF_CHAN_SEL_S_AXI_BASEADDR" "C_DSP_RF_REF_CHAN_SEL_S_AXI_HIGHADDR" "C_DSP_RF_REF_I_S_AXI_BASEADDR" "C_DSP_RF_REF_I_S_AXI_HIGHADDR" "C_DSP_RF_REF_PHASE_S_AXI_BASEADDR" "C_DSP_RF_REF_PHASE_S_AXI_HIGHADDR" "C_DSP_RF_REF_Q_S_AXI_BASEADDR" "C_DSP_RF_REF_Q_S_AXI_HIGHADDR" 

}