<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M480 BSP: EMAC_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">M480 BSP<span id="projectnumber">&#160;V3.0.7000</span>
   </div>
   <div id="projectbrief">The Board Support Package for M480 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">EMAC_T Struct Reference<div class="ingroups"><a class="el" href="group___r_e_g_i_s_t_e_r.html">Control Register</a></div></div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a4ecee77b00bdac5e68534b3a3936162b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a4ecee77b00bdac5e68534b3a3936162b">CAMCTL</a></td></tr>
<tr class="separator:a4ecee77b00bdac5e68534b3a3936162b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f9ba211babe1b69c2180f465c1211c1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a9f9ba211babe1b69c2180f465c1211c1">CAMEN</a></td></tr>
<tr class="separator:a9f9ba211babe1b69c2180f465c1211c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ca53ea59fe34d4f41df028d685d84de"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a6ca53ea59fe34d4f41df028d685d84de">CAM0M</a></td></tr>
<tr class="separator:a6ca53ea59fe34d4f41df028d685d84de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47351fee46eb9f29d2c814a4275deed3"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a47351fee46eb9f29d2c814a4275deed3">CAM0L</a></td></tr>
<tr class="separator:a47351fee46eb9f29d2c814a4275deed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a372975281e6752abeafcddabe78fb3b2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a372975281e6752abeafcddabe78fb3b2">CAM1M</a></td></tr>
<tr class="separator:a372975281e6752abeafcddabe78fb3b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c5ee702663a4200519bb518f24a2390"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a5c5ee702663a4200519bb518f24a2390">CAM1L</a></td></tr>
<tr class="separator:a5c5ee702663a4200519bb518f24a2390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a405b161be9eed799a5168f3ea8a7bd3e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a405b161be9eed799a5168f3ea8a7bd3e">CAM2M</a></td></tr>
<tr class="separator:a405b161be9eed799a5168f3ea8a7bd3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8301aaf64ac5a635b73a310f90434b7"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#ae8301aaf64ac5a635b73a310f90434b7">CAM2L</a></td></tr>
<tr class="separator:ae8301aaf64ac5a635b73a310f90434b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af711673fc26c4b00c11d89002b1a9a4f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#af711673fc26c4b00c11d89002b1a9a4f">CAM3M</a></td></tr>
<tr class="separator:af711673fc26c4b00c11d89002b1a9a4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acaf5baca265996cb8c82ff597ee3cb1a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#acaf5baca265996cb8c82ff597ee3cb1a">CAM3L</a></td></tr>
<tr class="separator:acaf5baca265996cb8c82ff597ee3cb1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca41a86ca21a799a596cfcddb577bbce"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#aca41a86ca21a799a596cfcddb577bbce">CAM4M</a></td></tr>
<tr class="separator:aca41a86ca21a799a596cfcddb577bbce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a126b3cce44f7f8c2611dddfbdf47b4ef"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a126b3cce44f7f8c2611dddfbdf47b4ef">CAM4L</a></td></tr>
<tr class="separator:a126b3cce44f7f8c2611dddfbdf47b4ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a661e2c94e08a70ed41a49f12d8974cd1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a661e2c94e08a70ed41a49f12d8974cd1">CAM5M</a></td></tr>
<tr class="separator:a661e2c94e08a70ed41a49f12d8974cd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c6b9b6fd9b897db8e64f238aae494e1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a4c6b9b6fd9b897db8e64f238aae494e1">CAM5L</a></td></tr>
<tr class="separator:a4c6b9b6fd9b897db8e64f238aae494e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4267b9f5ef1e3dc5f1ce21ec8ebbfc95"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a4267b9f5ef1e3dc5f1ce21ec8ebbfc95">CAM6M</a></td></tr>
<tr class="separator:a4267b9f5ef1e3dc5f1ce21ec8ebbfc95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9b89bea27edce78247c932dee0ee604"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#ac9b89bea27edce78247c932dee0ee604">CAM6L</a></td></tr>
<tr class="separator:ac9b89bea27edce78247c932dee0ee604"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e6eb6e12d4d38ba4b562b4b22390362"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a3e6eb6e12d4d38ba4b562b4b22390362">CAM7M</a></td></tr>
<tr class="separator:a3e6eb6e12d4d38ba4b562b4b22390362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c809915b67007bb3f858f2fe28fc036"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a5c809915b67007bb3f858f2fe28fc036">CAM7L</a></td></tr>
<tr class="separator:a5c809915b67007bb3f858f2fe28fc036"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04693df4e57bb885c2e00f7328da8e2e"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a04693df4e57bb885c2e00f7328da8e2e">CAM8M</a></td></tr>
<tr class="separator:a04693df4e57bb885c2e00f7328da8e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b9ed3ec238e8e6b8c7a6fa447fdbb2a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a2b9ed3ec238e8e6b8c7a6fa447fdbb2a">CAM8L</a></td></tr>
<tr class="separator:a2b9ed3ec238e8e6b8c7a6fa447fdbb2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc8a2397228380a562a9f2f0a027d926"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#acc8a2397228380a562a9f2f0a027d926">CAM9M</a></td></tr>
<tr class="separator:acc8a2397228380a562a9f2f0a027d926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fb571c6951025ea0e65c0f73af44844"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a1fb571c6951025ea0e65c0f73af44844">CAM9L</a></td></tr>
<tr class="separator:a1fb571c6951025ea0e65c0f73af44844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14de8203e2cd95e4cdbe4b5bb56bb5a3"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a14de8203e2cd95e4cdbe4b5bb56bb5a3">CAM10M</a></td></tr>
<tr class="separator:a14de8203e2cd95e4cdbe4b5bb56bb5a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af65ed151c90bd292daee35792b30abd6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#af65ed151c90bd292daee35792b30abd6">CAM10L</a></td></tr>
<tr class="separator:af65ed151c90bd292daee35792b30abd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fc11fac77106a931ab96009d6fdc0b1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a8fc11fac77106a931ab96009d6fdc0b1">CAM11M</a></td></tr>
<tr class="separator:a8fc11fac77106a931ab96009d6fdc0b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0302eb51daeec3b3c9416b5339622c92"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a0302eb51daeec3b3c9416b5339622c92">CAM11L</a></td></tr>
<tr class="separator:a0302eb51daeec3b3c9416b5339622c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a696e777df7f5dc37ad2695ab076229b6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a696e777df7f5dc37ad2695ab076229b6">CAM12M</a></td></tr>
<tr class="separator:a696e777df7f5dc37ad2695ab076229b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23604365216f2493ce05f0c236923367"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a23604365216f2493ce05f0c236923367">CAM12L</a></td></tr>
<tr class="separator:a23604365216f2493ce05f0c236923367"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73a783290bd2507ad7fd21409ef492d6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a73a783290bd2507ad7fd21409ef492d6">CAM13M</a></td></tr>
<tr class="separator:a73a783290bd2507ad7fd21409ef492d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa18e5b6575855660741bd24c444cc3ea"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#aa18e5b6575855660741bd24c444cc3ea">CAM13L</a></td></tr>
<tr class="separator:aa18e5b6575855660741bd24c444cc3ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a60e0e261a6d5623adf307594df8122"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a4a60e0e261a6d5623adf307594df8122">CAM14M</a></td></tr>
<tr class="separator:a4a60e0e261a6d5623adf307594df8122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47a61fa61a4ecf9f71655fa8efe1a443"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a47a61fa61a4ecf9f71655fa8efe1a443">CAM14L</a></td></tr>
<tr class="separator:a47a61fa61a4ecf9f71655fa8efe1a443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90f77171b2772c0891935b714fb9382b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a90f77171b2772c0891935b714fb9382b">CAM15MSB</a></td></tr>
<tr class="separator:a90f77171b2772c0891935b714fb9382b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe9d148c6115d2afc2cf87c07c4109d3"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#abe9d148c6115d2afc2cf87c07c4109d3">CAM15LSB</a></td></tr>
<tr class="separator:abe9d148c6115d2afc2cf87c07c4109d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2495d38e23abee7e87daebc795d448a3"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a2495d38e23abee7e87daebc795d448a3">TXDSA</a></td></tr>
<tr class="separator:a2495d38e23abee7e87daebc795d448a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a631dd26bee9d1b1a8889d1593e45d1cd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a631dd26bee9d1b1a8889d1593e45d1cd">RXDSA</a></td></tr>
<tr class="separator:a631dd26bee9d1b1a8889d1593e45d1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1654158e0558795813ba118fc19bb57c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a1654158e0558795813ba118fc19bb57c">CTL</a></td></tr>
<tr class="separator:a1654158e0558795813ba118fc19bb57c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af27208e9bfd3da89d5d8abd6a2783bb4"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#af27208e9bfd3da89d5d8abd6a2783bb4">MIIMDAT</a></td></tr>
<tr class="separator:af27208e9bfd3da89d5d8abd6a2783bb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96c5c00f92d56ba137b8d45cbed30bad"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a96c5c00f92d56ba137b8d45cbed30bad">MIIMCTL</a></td></tr>
<tr class="separator:a96c5c00f92d56ba137b8d45cbed30bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a508873aaf1462dbd2b44c395a82b8b0b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a508873aaf1462dbd2b44c395a82b8b0b">FIFOCTL</a></td></tr>
<tr class="separator:a508873aaf1462dbd2b44c395a82b8b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb63cca92205ca46cb122f396491555b"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#acb63cca92205ca46cb122f396491555b">TXST</a></td></tr>
<tr class="separator:acb63cca92205ca46cb122f396491555b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26087febb012b4bb2fc1760ee487c3d7"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a26087febb012b4bb2fc1760ee487c3d7">RXST</a></td></tr>
<tr class="separator:a26087febb012b4bb2fc1760ee487c3d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22cb164c7fd75056f629b807dccedfe1"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a22cb164c7fd75056f629b807dccedfe1">MRFL</a></td></tr>
<tr class="separator:a22cb164c7fd75056f629b807dccedfe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad53518039a6dcbd1b4bb2211303ba17a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#ad53518039a6dcbd1b4bb2211303ba17a">INTEN</a></td></tr>
<tr class="separator:ad53518039a6dcbd1b4bb2211303ba17a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5a8625e86eaa56d6d429cff76daa053"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#af5a8625e86eaa56d6d429cff76daa053">INTSTS</a></td></tr>
<tr class="separator:af5a8625e86eaa56d6d429cff76daa053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82064944e21a34c32146fe79cb0efddd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a82064944e21a34c32146fe79cb0efddd">GENSTS</a></td></tr>
<tr class="separator:a82064944e21a34c32146fe79cb0efddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9cdaaaf3f65282dee23828757dd999a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#ae9cdaaaf3f65282dee23828757dd999a">MPCNT</a></td></tr>
<tr class="separator:ae9cdaaaf3f65282dee23828757dd999a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdb0e86ff452f57eae81365d5c02f658"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#abdb0e86ff452f57eae81365d5c02f658">RPCNT</a></td></tr>
<tr class="separator:abdb0e86ff452f57eae81365d5c02f658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3dd84a28a7906b5f2b5e26145cd2d88"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#ab3dd84a28a7906b5f2b5e26145cd2d88">FRSTS</a></td></tr>
<tr class="separator:ab3dd84a28a7906b5f2b5e26145cd2d88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d09e24b8e0cf899fa5850d0b4365cbd"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a8d09e24b8e0cf899fa5850d0b4365cbd">CTXDSA</a></td></tr>
<tr class="separator:a8d09e24b8e0cf899fa5850d0b4365cbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78d94b08af6da57fcad1b94426209602"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a78d94b08af6da57fcad1b94426209602">CTXBSA</a></td></tr>
<tr class="separator:a78d94b08af6da57fcad1b94426209602"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7631f7cc548048814fff4da9c670f417"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a7631f7cc548048814fff4da9c670f417">CRXDSA</a></td></tr>
<tr class="separator:a7631f7cc548048814fff4da9c670f417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a146aa5966af7978d19a8017e4e38bf3b"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a146aa5966af7978d19a8017e4e38bf3b">CRXBSA</a></td></tr>
<tr class="separator:a146aa5966af7978d19a8017e4e38bf3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab555741ffd5bee3ff219afb1814ae777"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#ab555741ffd5bee3ff219afb1814ae777">TSCTL</a></td></tr>
<tr class="separator:ab555741ffd5bee3ff219afb1814ae777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac694e8335eb342b25c6c987c3afa979"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#aac694e8335eb342b25c6c987c3afa979">TSSEC</a></td></tr>
<tr class="separator:aac694e8335eb342b25c6c987c3afa979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25537bcf76100627bd62191e0e6142f1"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a25537bcf76100627bd62191e0e6142f1">TSSUBSEC</a></td></tr>
<tr class="separator:a25537bcf76100627bd62191e0e6142f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8e6176954dd772dc5035b7504114bdf"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#aa8e6176954dd772dc5035b7504114bdf">TSINC</a></td></tr>
<tr class="separator:aa8e6176954dd772dc5035b7504114bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a651f42c9652eacb67311123be0d29f71"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a651f42c9652eacb67311123be0d29f71">TSADDEND</a></td></tr>
<tr class="separator:a651f42c9652eacb67311123be0d29f71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3735063be6db13ba82f8fb13d7f2d2cd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a3735063be6db13ba82f8fb13d7f2d2cd">UPDSEC</a></td></tr>
<tr class="separator:a3735063be6db13ba82f8fb13d7f2d2cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a795af2ccc4db319bb808a0d32641ac47"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a795af2ccc4db319bb808a0d32641ac47">UPDSUBSEC</a></td></tr>
<tr class="separator:a795af2ccc4db319bb808a0d32641ac47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a5aae49afbe5ccc0fea30b830d2bdca"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a4a5aae49afbe5ccc0fea30b830d2bdca">ALMSEC</a></td></tr>
<tr class="separator:a4a5aae49afbe5ccc0fea30b830d2bdca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3049e0d68d9f37c2be86f9908dbafcc6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_e_m_a_c___t.html#a3049e0d68d9f37c2be86f9908dbafcc6">ALMSUBSEC</a></td></tr>
<tr class="separator:a3049e0d68d9f37c2be86f9908dbafcc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup EMAC Ethernet MAC Controller(EMAC)
Memory Mapped Structure for EMAC Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l00026">26</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a4a5aae49afbe5ccc0fea30b830d2bdca" name="a4a5aae49afbe5ccc0fea30b830d2bdca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a5aae49afbe5ccc0fea30b830d2bdca">&#9670;&nbsp;</a></span>ALMSEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::ALMSEC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0128] Time Stamp Alarm Second Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ALMSEC
</font><br><p> <font size="2">
Offset: 0x128  Time Stamp Alarm Second Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>SEC</td><td><div style="word-wrap: break-word;"><b>Time Stamp Counter Second Alarm
</b><br>
Time stamp counter second part alarm value.
<br>
This value is only useful when ALMEN (EMAC_TSCTL[5]) high
<br>
If ALMEN (EMAC_TSCTL[5]) is high, EMAC_TSSEC equals to EMAC_ALMSEC and EMAC_TSSUBSEC equals to
<br>
EMAC_ALMSUBSEC, Ethernet MAC controller set TSALMIF (EMAC_INTSTS[28]) high.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03142">3142</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a3049e0d68d9f37c2be86f9908dbafcc6" name="a3049e0d68d9f37c2be86f9908dbafcc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3049e0d68d9f37c2be86f9908dbafcc6">&#9670;&nbsp;</a></span>ALMSUBSEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::ALMSUBSEC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x012c] Time Stamp Alarm Sub Second Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ALMSUBSEC
</font><br><p> <font size="2">
Offset: 0x12C  Time Stamp Alarm Sub Second Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>SUBSEC</td><td><div style="word-wrap: break-word;"><b>Time Stamp Counter Sub-second Alarm
</b><br>
Time stamp counter sub-second part alarm value.
<br>
This value is only useful when ALMEN (EMAC_TSCTL[5]) high
<br>
If ALMEN (EMAC_TSCTL[5]) is high, EMAC_TSSEC equals to EMAC_ALMSEC and EMAC_TSSUBSEC equals to
<br>
EMAC_ALMSUBSEC, Ethernet MAC controller set TSALMIF (EMAC_INTSTS[28]) high.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03143">3143</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a47351fee46eb9f29d2c814a4275deed3" name="a47351fee46eb9f29d2c814a4275deed3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47351fee46eb9f29d2c814a4275deed3">&#9670;&nbsp;</a></span>CAM0L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CAM0L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x000c] CAM0 Least Significant Word Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAM0L
</font><br><p> <font size="2">
Offset: 0x0C  CAM0 Least Significant Word Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[23:16]</td><td>MACADDR0</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 0
</b><br>
</div></td></tr><tr><td>
[31:24]</td><td>MACADDR1</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 1
</b><br>
The CAMxL keeps the bit 15~0 of MAC address
<br>
The x can be the 0~14
<br>
The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
<br>
For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
<br>
0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03076">3076</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a6ca53ea59fe34d4f41df028d685d84de" name="a6ca53ea59fe34d4f41df028d685d84de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ca53ea59fe34d4f41df028d685d84de">&#9670;&nbsp;</a></span>CAM0M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CAM0M</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0008] CAM0 Most Significant Word Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAM0M
</font><br><p> <font size="2">
Offset: 0x08  CAM0 Most Significant Word Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>MACADDR2</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 2
</b><br>
</div></td></tr><tr><td>
[15:8]</td><td>MACADDR3</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 3
</b><br>
</div></td></tr><tr><td>
[23:16]</td><td>MACADDR4</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 4
</b><br>
</div></td></tr><tr><td>
[31:24]</td><td>MACADDR5</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 5
</b><br>
The CAMxM keeps the bit 47~16 of MAC address
<br>
The x can be the 0~14
<br>
The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
<br>
For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
<br>
0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03075">3075</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="af65ed151c90bd292daee35792b30abd6" name="af65ed151c90bd292daee35792b30abd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af65ed151c90bd292daee35792b30abd6">&#9670;&nbsp;</a></span>CAM10L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CAM10L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x005c] CAM10 Least Significant Word Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAM10L
</font><br><p> <font size="2">
Offset: 0x5C  CAM10 Least Significant Word Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[23:16]</td><td>MACADDR0</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 0
</b><br>
</div></td></tr><tr><td>
[31:24]</td><td>MACADDR1</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 1
</b><br>
The CAMxL keeps the bit 15~0 of MAC address
<br>
The x can be the 0~14
<br>
The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
<br>
For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
<br>
0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03096">3096</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a14de8203e2cd95e4cdbe4b5bb56bb5a3" name="a14de8203e2cd95e4cdbe4b5bb56bb5a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14de8203e2cd95e4cdbe4b5bb56bb5a3">&#9670;&nbsp;</a></span>CAM10M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CAM10M</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0058] CAM10 Most Significant Word Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAM10M
</font><br><p> <font size="2">
Offset: 0x58  CAM10 Most Significant Word Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>MACADDR2</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 2
</b><br>
</div></td></tr><tr><td>
[15:8]</td><td>MACADDR3</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 3
</b><br>
</div></td></tr><tr><td>
[23:16]</td><td>MACADDR4</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 4
</b><br>
</div></td></tr><tr><td>
[31:24]</td><td>MACADDR5</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 5
</b><br>
The CAMxM keeps the bit 47~16 of MAC address
<br>
The x can be the 0~14
<br>
The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
<br>
For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
<br>
0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03095">3095</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a0302eb51daeec3b3c9416b5339622c92" name="a0302eb51daeec3b3c9416b5339622c92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0302eb51daeec3b3c9416b5339622c92">&#9670;&nbsp;</a></span>CAM11L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CAM11L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0064] CAM11 Least Significant Word Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAM11L
</font><br><p> <font size="2">
Offset: 0x64  CAM11 Least Significant Word Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[23:16]</td><td>MACADDR0</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 0
</b><br>
</div></td></tr><tr><td>
[31:24]</td><td>MACADDR1</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 1
</b><br>
The CAMxL keeps the bit 15~0 of MAC address
<br>
The x can be the 0~14
<br>
The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
<br>
For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
<br>
0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03098">3098</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a8fc11fac77106a931ab96009d6fdc0b1" name="a8fc11fac77106a931ab96009d6fdc0b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fc11fac77106a931ab96009d6fdc0b1">&#9670;&nbsp;</a></span>CAM11M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CAM11M</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0060] CAM11 Most Significant Word Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAM11M
</font><br><p> <font size="2">
Offset: 0x60  CAM11 Most Significant Word Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>MACADDR2</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 2
</b><br>
</div></td></tr><tr><td>
[15:8]</td><td>MACADDR3</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 3
</b><br>
</div></td></tr><tr><td>
[23:16]</td><td>MACADDR4</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 4
</b><br>
</div></td></tr><tr><td>
[31:24]</td><td>MACADDR5</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 5
</b><br>
The CAMxM keeps the bit 47~16 of MAC address
<br>
The x can be the 0~14
<br>
The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
<br>
For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
<br>
0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03097">3097</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a23604365216f2493ce05f0c236923367" name="a23604365216f2493ce05f0c236923367"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23604365216f2493ce05f0c236923367">&#9670;&nbsp;</a></span>CAM12L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CAM12L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x006c] CAM12 Least Significant Word Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAM12L
</font><br><p> <font size="2">
Offset: 0x6C  CAM12 Least Significant Word Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[23:16]</td><td>MACADDR0</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 0
</b><br>
</div></td></tr><tr><td>
[31:24]</td><td>MACADDR1</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 1
</b><br>
The CAMxL keeps the bit 15~0 of MAC address
<br>
The x can be the 0~14
<br>
The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
<br>
For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
<br>
0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03100">3100</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a696e777df7f5dc37ad2695ab076229b6" name="a696e777df7f5dc37ad2695ab076229b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a696e777df7f5dc37ad2695ab076229b6">&#9670;&nbsp;</a></span>CAM12M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CAM12M</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0068] CAM12 Most Significant Word Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAM12M
</font><br><p> <font size="2">
Offset: 0x68  CAM12 Most Significant Word Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>MACADDR2</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 2
</b><br>
</div></td></tr><tr><td>
[15:8]</td><td>MACADDR3</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 3
</b><br>
</div></td></tr><tr><td>
[23:16]</td><td>MACADDR4</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 4
</b><br>
</div></td></tr><tr><td>
[31:24]</td><td>MACADDR5</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 5
</b><br>
The CAMxM keeps the bit 47~16 of MAC address
<br>
The x can be the 0~14
<br>
The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
<br>
For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
<br>
0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03099">3099</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="aa18e5b6575855660741bd24c444cc3ea" name="aa18e5b6575855660741bd24c444cc3ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa18e5b6575855660741bd24c444cc3ea">&#9670;&nbsp;</a></span>CAM13L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CAM13L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0074] CAM13 Least Significant Word Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAM13L
</font><br><p> <font size="2">
Offset: 0x74  CAM13 Least Significant Word Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[23:16]</td><td>MACADDR0</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 0
</b><br>
</div></td></tr><tr><td>
[31:24]</td><td>MACADDR1</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 1
</b><br>
The CAMxL keeps the bit 15~0 of MAC address
<br>
The x can be the 0~14
<br>
The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
<br>
For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
<br>
0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03102">3102</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a73a783290bd2507ad7fd21409ef492d6" name="a73a783290bd2507ad7fd21409ef492d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73a783290bd2507ad7fd21409ef492d6">&#9670;&nbsp;</a></span>CAM13M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CAM13M</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0070] CAM13 Most Significant Word Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAM13M
</font><br><p> <font size="2">
Offset: 0x70  CAM13 Most Significant Word Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>MACADDR2</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 2
</b><br>
</div></td></tr><tr><td>
[15:8]</td><td>MACADDR3</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 3
</b><br>
</div></td></tr><tr><td>
[23:16]</td><td>MACADDR4</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 4
</b><br>
</div></td></tr><tr><td>
[31:24]</td><td>MACADDR5</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 5
</b><br>
The CAMxM keeps the bit 47~16 of MAC address
<br>
The x can be the 0~14
<br>
The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
<br>
For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
<br>
0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03101">3101</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a47a61fa61a4ecf9f71655fa8efe1a443" name="a47a61fa61a4ecf9f71655fa8efe1a443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47a61fa61a4ecf9f71655fa8efe1a443">&#9670;&nbsp;</a></span>CAM14L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CAM14L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x007c] CAM14 Least Significant Word Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAM14L
</font><br><p> <font size="2">
Offset: 0x7C  CAM14 Least Significant Word Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[23:16]</td><td>MACADDR0</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 0
</b><br>
</div></td></tr><tr><td>
[31:24]</td><td>MACADDR1</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 1
</b><br>
The CAMxL keeps the bit 15~0 of MAC address
<br>
The x can be the 0~14
<br>
The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
<br>
For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
<br>
0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03104">3104</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a4a60e0e261a6d5623adf307594df8122" name="a4a60e0e261a6d5623adf307594df8122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a60e0e261a6d5623adf307594df8122">&#9670;&nbsp;</a></span>CAM14M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CAM14M</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0078] CAM14 Most Significant Word Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAM14M
</font><br><p> <font size="2">
Offset: 0x78  CAM14 Most Significant Word Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>MACADDR2</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 2
</b><br>
</div></td></tr><tr><td>
[15:8]</td><td>MACADDR3</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 3
</b><br>
</div></td></tr><tr><td>
[23:16]</td><td>MACADDR4</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 4
</b><br>
</div></td></tr><tr><td>
[31:24]</td><td>MACADDR5</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 5
</b><br>
The CAMxM keeps the bit 47~16 of MAC address
<br>
The x can be the 0~14
<br>
The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
<br>
For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
<br>
0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03103">3103</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="abe9d148c6115d2afc2cf87c07c4109d3" name="abe9d148c6115d2afc2cf87c07c4109d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe9d148c6115d2afc2cf87c07c4109d3">&#9670;&nbsp;</a></span>CAM15LSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CAM15LSB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0084] CAM15 Least Significant Word Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAM15LSB
</font><br><p> <font size="2">
Offset: 0x84  CAM15 Least Significant Word Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:24]</td><td>OPERAND</td><td><div style="word-wrap: break-word;"><b>Pause Parameter
</b><br>
In the PAUSE control frame, an OPERAND field defined and controls how much time the destination
<br>
Ethernet MAC Controller paused
<br>
The unit of the OPERAND is a slot time, the 512-bit time.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03106">3106</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a90f77171b2772c0891935b714fb9382b" name="a90f77171b2772c0891935b714fb9382b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a90f77171b2772c0891935b714fb9382b">&#9670;&nbsp;</a></span>CAM15MSB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CAM15MSB</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0080] CAM15 Most Significant Word Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAM15MSB
</font><br><p> <font size="2">
Offset: 0x80  CAM15 Most Significant Word Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>OPCODE</td><td><div style="word-wrap: break-word;"><b>OP Code Field of PAUSE Control Frame
</b><br>
In the PAUSE control frame, an op code field defined and is 0x0001.
<br>
</div></td></tr><tr><td>
[31:16]</td><td>LENGTH</td><td><div style="word-wrap: break-word;"><b>LENGTH Field of PAUSE Control Frame
</b><br>
In the PAUSE control frame, a LENGTH field defined and is 0x8808.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03105">3105</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a5c5ee702663a4200519bb518f24a2390" name="a5c5ee702663a4200519bb518f24a2390"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c5ee702663a4200519bb518f24a2390">&#9670;&nbsp;</a></span>CAM1L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CAM1L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0014] CAM1 Least Significant Word Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAM1L
</font><br><p> <font size="2">
Offset: 0x14  CAM1 Least Significant Word Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[23:16]</td><td>MACADDR0</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 0
</b><br>
</div></td></tr><tr><td>
[31:24]</td><td>MACADDR1</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 1
</b><br>
The CAMxL keeps the bit 15~0 of MAC address
<br>
The x can be the 0~14
<br>
The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
<br>
For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
<br>
0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03078">3078</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a372975281e6752abeafcddabe78fb3b2" name="a372975281e6752abeafcddabe78fb3b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a372975281e6752abeafcddabe78fb3b2">&#9670;&nbsp;</a></span>CAM1M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CAM1M</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0010] CAM1 Most Significant Word Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAM1M
</font><br><p> <font size="2">
Offset: 0x10  CAM1 Most Significant Word Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>MACADDR2</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 2
</b><br>
</div></td></tr><tr><td>
[15:8]</td><td>MACADDR3</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 3
</b><br>
</div></td></tr><tr><td>
[23:16]</td><td>MACADDR4</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 4
</b><br>
</div></td></tr><tr><td>
[31:24]</td><td>MACADDR5</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 5
</b><br>
The CAMxM keeps the bit 47~16 of MAC address
<br>
The x can be the 0~14
<br>
The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
<br>
For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
<br>
0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03077">3077</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="ae8301aaf64ac5a635b73a310f90434b7" name="ae8301aaf64ac5a635b73a310f90434b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8301aaf64ac5a635b73a310f90434b7">&#9670;&nbsp;</a></span>CAM2L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CAM2L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x001c] CAM2 Least Significant Word Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAM2L
</font><br><p> <font size="2">
Offset: 0x1C  CAM2 Least Significant Word Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[23:16]</td><td>MACADDR0</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 0
</b><br>
</div></td></tr><tr><td>
[31:24]</td><td>MACADDR1</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 1
</b><br>
The CAMxL keeps the bit 15~0 of MAC address
<br>
The x can be the 0~14
<br>
The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
<br>
For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
<br>
0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03080">3080</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a405b161be9eed799a5168f3ea8a7bd3e" name="a405b161be9eed799a5168f3ea8a7bd3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a405b161be9eed799a5168f3ea8a7bd3e">&#9670;&nbsp;</a></span>CAM2M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CAM2M</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0018] CAM2 Most Significant Word Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAM2M
</font><br><p> <font size="2">
Offset: 0x18  CAM2 Most Significant Word Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>MACADDR2</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 2
</b><br>
</div></td></tr><tr><td>
[15:8]</td><td>MACADDR3</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 3
</b><br>
</div></td></tr><tr><td>
[23:16]</td><td>MACADDR4</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 4
</b><br>
</div></td></tr><tr><td>
[31:24]</td><td>MACADDR5</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 5
</b><br>
The CAMxM keeps the bit 47~16 of MAC address
<br>
The x can be the 0~14
<br>
The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
<br>
For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
<br>
0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03079">3079</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="acaf5baca265996cb8c82ff597ee3cb1a" name="acaf5baca265996cb8c82ff597ee3cb1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acaf5baca265996cb8c82ff597ee3cb1a">&#9670;&nbsp;</a></span>CAM3L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CAM3L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0024] CAM3 Least Significant Word Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAM3L
</font><br><p> <font size="2">
Offset: 0x24  CAM3 Least Significant Word Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[23:16]</td><td>MACADDR0</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 0
</b><br>
</div></td></tr><tr><td>
[31:24]</td><td>MACADDR1</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 1
</b><br>
The CAMxL keeps the bit 15~0 of MAC address
<br>
The x can be the 0~14
<br>
The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
<br>
For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
<br>
0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03082">3082</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="af711673fc26c4b00c11d89002b1a9a4f" name="af711673fc26c4b00c11d89002b1a9a4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af711673fc26c4b00c11d89002b1a9a4f">&#9670;&nbsp;</a></span>CAM3M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CAM3M</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0020] CAM3 Most Significant Word Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAM3M
</font><br><p> <font size="2">
Offset: 0x20  CAM3 Most Significant Word Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>MACADDR2</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 2
</b><br>
</div></td></tr><tr><td>
[15:8]</td><td>MACADDR3</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 3
</b><br>
</div></td></tr><tr><td>
[23:16]</td><td>MACADDR4</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 4
</b><br>
</div></td></tr><tr><td>
[31:24]</td><td>MACADDR5</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 5
</b><br>
The CAMxM keeps the bit 47~16 of MAC address
<br>
The x can be the 0~14
<br>
The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
<br>
For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
<br>
0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03081">3081</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a126b3cce44f7f8c2611dddfbdf47b4ef" name="a126b3cce44f7f8c2611dddfbdf47b4ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a126b3cce44f7f8c2611dddfbdf47b4ef">&#9670;&nbsp;</a></span>CAM4L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CAM4L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x002c] CAM4 Least Significant Word Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAM4L
</font><br><p> <font size="2">
Offset: 0x2C  CAM4 Least Significant Word Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[23:16]</td><td>MACADDR0</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 0
</b><br>
</div></td></tr><tr><td>
[31:24]</td><td>MACADDR1</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 1
</b><br>
The CAMxL keeps the bit 15~0 of MAC address
<br>
The x can be the 0~14
<br>
The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
<br>
For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
<br>
0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03084">3084</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="aca41a86ca21a799a596cfcddb577bbce" name="aca41a86ca21a799a596cfcddb577bbce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca41a86ca21a799a596cfcddb577bbce">&#9670;&nbsp;</a></span>CAM4M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CAM4M</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0028] CAM4 Most Significant Word Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAM4M
</font><br><p> <font size="2">
Offset: 0x28  CAM4 Most Significant Word Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>MACADDR2</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 2
</b><br>
</div></td></tr><tr><td>
[15:8]</td><td>MACADDR3</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 3
</b><br>
</div></td></tr><tr><td>
[23:16]</td><td>MACADDR4</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 4
</b><br>
</div></td></tr><tr><td>
[31:24]</td><td>MACADDR5</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 5
</b><br>
The CAMxM keeps the bit 47~16 of MAC address
<br>
The x can be the 0~14
<br>
The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
<br>
For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
<br>
0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03083">3083</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a4c6b9b6fd9b897db8e64f238aae494e1" name="a4c6b9b6fd9b897db8e64f238aae494e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c6b9b6fd9b897db8e64f238aae494e1">&#9670;&nbsp;</a></span>CAM5L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CAM5L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0034] CAM5 Least Significant Word Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAM5L
</font><br><p> <font size="2">
Offset: 0x34  CAM5 Least Significant Word Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[23:16]</td><td>MACADDR0</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 0
</b><br>
</div></td></tr><tr><td>
[31:24]</td><td>MACADDR1</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 1
</b><br>
The CAMxL keeps the bit 15~0 of MAC address
<br>
The x can be the 0~14
<br>
The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
<br>
For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
<br>
0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03086">3086</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a661e2c94e08a70ed41a49f12d8974cd1" name="a661e2c94e08a70ed41a49f12d8974cd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a661e2c94e08a70ed41a49f12d8974cd1">&#9670;&nbsp;</a></span>CAM5M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CAM5M</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0030] CAM5 Most Significant Word Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAM5M
</font><br><p> <font size="2">
Offset: 0x30  CAM5 Most Significant Word Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>MACADDR2</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 2
</b><br>
</div></td></tr><tr><td>
[15:8]</td><td>MACADDR3</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 3
</b><br>
</div></td></tr><tr><td>
[23:16]</td><td>MACADDR4</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 4
</b><br>
</div></td></tr><tr><td>
[31:24]</td><td>MACADDR5</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 5
</b><br>
The CAMxM keeps the bit 47~16 of MAC address
<br>
The x can be the 0~14
<br>
The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
<br>
For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
<br>
0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03085">3085</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="ac9b89bea27edce78247c932dee0ee604" name="ac9b89bea27edce78247c932dee0ee604"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9b89bea27edce78247c932dee0ee604">&#9670;&nbsp;</a></span>CAM6L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CAM6L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x003c] CAM6 Least Significant Word Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAM6L
</font><br><p> <font size="2">
Offset: 0x3C  CAM6 Least Significant Word Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[23:16]</td><td>MACADDR0</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 0
</b><br>
</div></td></tr><tr><td>
[31:24]</td><td>MACADDR1</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 1
</b><br>
The CAMxL keeps the bit 15~0 of MAC address
<br>
The x can be the 0~14
<br>
The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
<br>
For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
<br>
0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03088">3088</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a4267b9f5ef1e3dc5f1ce21ec8ebbfc95" name="a4267b9f5ef1e3dc5f1ce21ec8ebbfc95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4267b9f5ef1e3dc5f1ce21ec8ebbfc95">&#9670;&nbsp;</a></span>CAM6M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CAM6M</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0038] CAM6 Most Significant Word Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAM6M
</font><br><p> <font size="2">
Offset: 0x38  CAM6 Most Significant Word Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>MACADDR2</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 2
</b><br>
</div></td></tr><tr><td>
[15:8]</td><td>MACADDR3</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 3
</b><br>
</div></td></tr><tr><td>
[23:16]</td><td>MACADDR4</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 4
</b><br>
</div></td></tr><tr><td>
[31:24]</td><td>MACADDR5</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 5
</b><br>
The CAMxM keeps the bit 47~16 of MAC address
<br>
The x can be the 0~14
<br>
The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
<br>
For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
<br>
0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03087">3087</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a5c809915b67007bb3f858f2fe28fc036" name="a5c809915b67007bb3f858f2fe28fc036"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c809915b67007bb3f858f2fe28fc036">&#9670;&nbsp;</a></span>CAM7L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CAM7L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0044] CAM7 Least Significant Word Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAM7L
</font><br><p> <font size="2">
Offset: 0x44  CAM7 Least Significant Word Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[23:16]</td><td>MACADDR0</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 0
</b><br>
</div></td></tr><tr><td>
[31:24]</td><td>MACADDR1</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 1
</b><br>
The CAMxL keeps the bit 15~0 of MAC address
<br>
The x can be the 0~14
<br>
The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
<br>
For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
<br>
0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03090">3090</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a3e6eb6e12d4d38ba4b562b4b22390362" name="a3e6eb6e12d4d38ba4b562b4b22390362"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e6eb6e12d4d38ba4b562b4b22390362">&#9670;&nbsp;</a></span>CAM7M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CAM7M</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0040] CAM7 Most Significant Word Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAM7M
</font><br><p> <font size="2">
Offset: 0x40  CAM7 Most Significant Word Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>MACADDR2</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 2
</b><br>
</div></td></tr><tr><td>
[15:8]</td><td>MACADDR3</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 3
</b><br>
</div></td></tr><tr><td>
[23:16]</td><td>MACADDR4</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 4
</b><br>
</div></td></tr><tr><td>
[31:24]</td><td>MACADDR5</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 5
</b><br>
The CAMxM keeps the bit 47~16 of MAC address
<br>
The x can be the 0~14
<br>
The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
<br>
For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
<br>
0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03089">3089</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a2b9ed3ec238e8e6b8c7a6fa447fdbb2a" name="a2b9ed3ec238e8e6b8c7a6fa447fdbb2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b9ed3ec238e8e6b8c7a6fa447fdbb2a">&#9670;&nbsp;</a></span>CAM8L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CAM8L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x004c] CAM8 Least Significant Word Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAM8L
</font><br><p> <font size="2">
Offset: 0x4C  CAM8 Least Significant Word Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[23:16]</td><td>MACADDR0</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 0
</b><br>
</div></td></tr><tr><td>
[31:24]</td><td>MACADDR1</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 1
</b><br>
The CAMxL keeps the bit 15~0 of MAC address
<br>
The x can be the 0~14
<br>
The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
<br>
For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
<br>
0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03092">3092</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a04693df4e57bb885c2e00f7328da8e2e" name="a04693df4e57bb885c2e00f7328da8e2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04693df4e57bb885c2e00f7328da8e2e">&#9670;&nbsp;</a></span>CAM8M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CAM8M</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0048] CAM8 Most Significant Word Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAM8M
</font><br><p> <font size="2">
Offset: 0x48  CAM8 Most Significant Word Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>MACADDR2</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 2
</b><br>
</div></td></tr><tr><td>
[15:8]</td><td>MACADDR3</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 3
</b><br>
</div></td></tr><tr><td>
[23:16]</td><td>MACADDR4</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 4
</b><br>
</div></td></tr><tr><td>
[31:24]</td><td>MACADDR5</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 5
</b><br>
The CAMxM keeps the bit 47~16 of MAC address
<br>
The x can be the 0~14
<br>
The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
<br>
For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
<br>
0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03091">3091</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a1fb571c6951025ea0e65c0f73af44844" name="a1fb571c6951025ea0e65c0f73af44844"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fb571c6951025ea0e65c0f73af44844">&#9670;&nbsp;</a></span>CAM9L</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CAM9L</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0054] CAM9 Least Significant Word Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAM9L
</font><br><p> <font size="2">
Offset: 0x54  CAM9 Least Significant Word Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[23:16]</td><td>MACADDR0</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 0
</b><br>
</div></td></tr><tr><td>
[31:24]</td><td>MACADDR1</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 1
</b><br>
The CAMxL keeps the bit 15~0 of MAC address
<br>
The x can be the 0~14
<br>
The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
<br>
For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
<br>
0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03094">3094</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="acc8a2397228380a562a9f2f0a027d926" name="acc8a2397228380a562a9f2f0a027d926"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc8a2397228380a562a9f2f0a027d926">&#9670;&nbsp;</a></span>CAM9M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CAM9M</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0050] CAM9 Most Significant Word Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAM9M
</font><br><p> <font size="2">
Offset: 0x50  CAM9 Most Significant Word Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>MACADDR2</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 2
</b><br>
</div></td></tr><tr><td>
[15:8]</td><td>MACADDR3</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 3
</b><br>
</div></td></tr><tr><td>
[23:16]</td><td>MACADDR4</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 4
</b><br>
</div></td></tr><tr><td>
[31:24]</td><td>MACADDR5</td><td><div style="word-wrap: break-word;"><b>MAC Address Byte 5
</b><br>
The CAMxM keeps the bit 47~16 of MAC address
<br>
The x can be the 0~14
<br>
The register pair {EMAC_CAMxM, EMAC_CAMxL} represents a CAM entry and keeps a MAC address.
<br>
For example, if the MAC address 00-50-BA-33-BA-44 kept in CAM entry 1, the register EMAC_CAM1M is
<br>
0x0050_BA33 and EMAC_CAM1L is 0xBA44_0000.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03093">3093</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a4ecee77b00bdac5e68534b3a3936162b" name="a4ecee77b00bdac5e68534b3a3936162b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4ecee77b00bdac5e68534b3a3936162b">&#9670;&nbsp;</a></span>CAMCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CAMCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] CAM Comparison Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAMCTL
</font><br><p> <font size="2">
Offset: 0x00  CAM Comparison Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>AUP</td><td><div style="word-wrap: break-word;"><b>Accept Unicast Packet
</b><br>
The AUP controls the unicast packet reception
<br>
If AUP is enabled, EMAC receives all incoming packet its destination MAC address is a unicast address.
<br>
0 = EMAC receives packet depends on the CAM comparison result.
<br>
1 = EMAC receives all unicast packets.
<br>
</div></td></tr><tr><td>
[1]</td><td>AMP</td><td><div style="word-wrap: break-word;"><b>Accept Multicast Packet
</b><br>
The AMP controls the multicast packet reception
<br>
If AMP is enabled, EMAC receives all incoming packet its destination MAC address is a multicast address.
<br>
0 = EMAC receives packet depends on the CAM comparison result.
<br>
1 = EMAC receives all multicast packets.
<br>
</div></td></tr><tr><td>
[2]</td><td>ABP</td><td><div style="word-wrap: break-word;"><b>Accept Broadcast Packet
</b><br>
The ABP controls the broadcast packet reception
<br>
If ABP is enabled, EMAC receives all incoming packet its destination MAC address is a broadcast address.
<br>
0 = EMAC receives packet depends on the CAM comparison result.
<br>
1 = EMAC receives all broadcast packets.
<br>
</div></td></tr><tr><td>
[3]</td><td>COMPEN</td><td><div style="word-wrap: break-word;"><b>Complement CAM Comparison Enable Bit
</b><br>
The COMPEN controls the complement of the CAM comparison result
<br>
If the CMPEN and COMPEN are both enabled, the incoming packet with specific destination MAC address
<br>
configured in CAM entry will be dropped
<br>
And the incoming packet with destination MAC address does not configured in any CAM entry will be received.
<br>
0 = Complement CAM comparison result Disabled.
<br>
1 = Complement CAM comparison result Enabled.
<br>
</div></td></tr><tr><td>
[4]</td><td>CMPEN</td><td><div style="word-wrap: break-word;"><b>CAM Compare Enable Bit
</b><br>
The CMPEN controls the enable of CAM comparison function for destination MAC address recognition
<br>
If software wants to receive a packet with specific destination MAC address, configures the MAC address
<br>
into CAM 12~0, then enables that CAM entry and set CMPEN to 1.
<br>
0 = CAM comparison function for destination MAC address recognition Disabled.
<br>
1 = CAM comparison function for destination MAC address recognition Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03073">3073</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a9f9ba211babe1b69c2180f465c1211c1" name="a9f9ba211babe1b69c2180f465c1211c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f9ba211babe1b69c2180f465c1211c1">&#9670;&nbsp;</a></span>CAMEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CAMEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0004] CAM Enable Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CAMEN
</font><br><p> <font size="2">
Offset: 0x04  CAM Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>CAMxEN</td><td><div style="word-wrap: break-word;"><b>CAM Entry X Enable Bit
</b><br>
The CAMxEN controls the validation of CAM entry x.
<br>
The CAM entry 13, 14 and 15 are for PAUSE control frame transmission
<br>
If software wants to transmit a PAUSE control frame out to network, the enable bits of these three CAM
<br>
entries all must be enabled first.
<br>
0 = CAM entry x Disabled.
<br>
1 = CAM entry x Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03074">3074</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a146aa5966af7978d19a8017e4e38bf3b" name="a146aa5966af7978d19a8017e4e38bf3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a146aa5966af7978d19a8017e4e38bf3b">&#9670;&nbsp;</a></span>CRXBSA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CRXBSA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00d8] Current Receive Buffer Start Address Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CRXBSA
</font><br><p> <font size="2">
Offset: 0xD8  Current Receive Buffer Start Address Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>CRXBSA</td><td><div style="word-wrap: break-word;"><b>Current Receive Buffer Start Address
</b><br>
The CRXBSA keeps the start address of RX frame buffer that is used by RXDMA currently
<br>
The CRXBSA is read only and write to this register has no effect.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03128">3128</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a7631f7cc548048814fff4da9c670f417" name="a7631f7cc548048814fff4da9c670f417"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7631f7cc548048814fff4da9c670f417">&#9670;&nbsp;</a></span>CRXDSA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CRXDSA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00d4] Current Receive Descriptor Start Address Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CRXDSA
</font><br><p> <font size="2">
Offset: 0xD4  Current Receive Descriptor Start Address Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>CRXDSA</td><td><div style="word-wrap: break-word;"><b>Current Receive Descriptor Start Address
</b><br>
The CRXDSA keeps the start address of RX descriptor that is used by RXDMA currently
<br>
The CRXDSA is read only and write to this register has no effect.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03127">3127</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a1654158e0558795813ba118fc19bb57c" name="a1654158e0558795813ba118fc19bb57c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1654158e0558795813ba118fc19bb57c">&#9670;&nbsp;</a></span>CTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0090] MAC Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CTL
</font><br><p> <font size="2">
Offset: 0x90  MAC Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>RXON</td><td><div style="word-wrap: break-word;"><b>Frame Reception ON
</b><br>
The RXON controls the normal packet reception of EMAC
<br>
If the RXON is set to high, the EMAC starts the packet reception process, including the RX
<br>
descriptor fetching, packet reception and RX descriptor modification.
<br>
It is necessary to finish EMAC initial sequence before enable RXON
<br>
Otherwise, the EMAC operation is undefined.
<br>
If the RXON is disabled during EMAC is receiving an incoming packet, the EMAC stops the packet
<br>
reception process after the current packet reception finished.
<br>
0 = Packet reception process stopped.
<br>
1 = Packet reception process started.
<br>
</div></td></tr><tr><td>
[1]</td><td>ALP</td><td><div style="word-wrap: break-word;"><b>Accept Long Packet
</b><br>
The ALP controls the long packet, which packet length is greater than 1518 bytes, reception
<br>
If the ALP is set to high, the EMAC will accept the long packet.
<br>
Otherwise, the long packet will be dropped.
<br>
0 = Ethernet MAC controller dropped the long packet.
<br>
1 = Ethernet MAC controller received the long packet.
<br>
</div></td></tr><tr><td>
[2]</td><td>ARP</td><td><div style="word-wrap: break-word;"><b>Accept Runt Packet
</b><br>
The ARP controls the runt packet, which length is less than 64 bytes, reception
<br>
If the ARP is set to high, the EMAC will accept the runt packet.
<br>
Otherwise, the runt packet will be dropped.
<br>
0 = Ethernet MAC controller dropped the runt packet.
<br>
1 = Ethernet MAC controller received the runt packet.
<br>
</div></td></tr><tr><td>
[3]</td><td>ACP</td><td><div style="word-wrap: break-word;"><b>Accept Control Packet
</b><br>
The ACP controls the control frame reception
<br>
If the ACP is set to high, the EMAC will accept the control frame
<br>
Otherwise, the control frame will be dropped
<br>
It is recommended that S/W only enable ACP while EMAC is operating on full duplex mode.
<br>
0 = Ethernet MAC controller dropped the control frame.
<br>
1 = Ethernet MAC controller received the control frame.
<br>
</div></td></tr><tr><td>
[4]</td><td>AEP</td><td><div style="word-wrap: break-word;"><b>Accept CRC Error Packet
</b><br>
The AEP controls the EMAC accepts or drops the CRC error packet
<br>
If the AEP is set to high, the incoming packet with CRC error will be received by EMAC as a good packet.
<br>
0 = Ethernet MAC controller dropped the CRC error packet.
<br>
1 = Ethernet MAC controller received the CRC error packet.
<br>
</div></td></tr><tr><td>
[5]</td><td>STRIPCRC</td><td><div style="word-wrap: break-word;"><b>Strip CRC Checksum
</b><br>
The STRIPCRC controls if the length of incoming packet is calculated with 4 bytes CRC checksum
<br>
If the STRIPCRC is set to high, 4 bytes CRC checksum is excluded from length calculation of incoming packet.
<br>
0 = The 4 bytes CRC checksum is included in packet length calculation.
<br>
1 = The 4 bytes CRC checksum is excluded in packet length calculation.
<br>
</div></td></tr><tr><td>
[6]</td><td>WOLEN</td><td><div style="word-wrap: break-word;"><b>Wake on LAN Enable Bit
</b><br>
The WOLEN high enables the functionality that Ethernet MAC controller checked if the incoming packet
<br>
is Magic Packet and wakeup system from Power-down mode.
<br>
If incoming packet was a Magic Packet and the system was in Power-down, the Ethernet MAC controller
<br>
would generate a wakeup event to wake system up from Power-down mode.
<br>
0 = Wake-up by Magic Packet function Disabled.
<br>
1 = Wake-up by Magic Packet function Enabled.
<br>
</div></td></tr><tr><td>
[8]</td><td>TXON</td><td><div style="word-wrap: break-word;"><b>Frame Transmission ON
</b><br>
The TXON controls the normal packet transmission of EMAC
<br>
If the TXON is set to high, the EMAC starts the packet transmission process, including the TX
<br>
descriptor fetching, packet transmission and TX descriptor modification.
<br>
It is must to finish EMAC initial sequence before enable TXON
<br>
Otherwise, the EMAC operation is undefined.
<br>
If the TXON is disabled during EMAC is transmitting a packet out, the EMAC stops the packet
<br>
transmission process after the current packet transmission finished.
<br>
0 = Packet transmission process stopped.
<br>
1 = Packet transmission process started.
<br>
</div></td></tr><tr><td>
[9]</td><td>NODEF</td><td><div style="word-wrap: break-word;"><b>No Deferral
</b><br>
The NODEF controls the enable of deferral exceed counter
<br>
If NODEF is set to high, the deferral exceed counter is disabled
<br>
The NODEF is only useful while EMAC is operating on half duplex mode.
<br>
0 = The deferral exceed counter Enabled.
<br>
1 = The deferral exceed counter Disabled.
<br>
</div></td></tr><tr><td>
[16]</td><td>SDPZ</td><td><div style="word-wrap: break-word;"><b>Send PAUSE Frame
</b><br>
The SDPZ controls the PAUSE control frame transmission.
<br>
If S/W wants to send a PAUSE control frame out, the CAM entry 13, 14 and 15 must be configured
<br>
first and the corresponding CAM enable bit of CAMEN register also must be set.
<br>
Then, set SDPZ to 1 enables the PAUSE control frame transmission.
<br>
The SDPZ is a self-clear bit
<br>
This means after the PAUSE control frame transmission has completed, the SDPZ will be cleared automatically.
<br>
It is recommended that only enabling SNDPAUSE while EMAC is operating in Full Duplex mode.
<br>
0 = PAUSE control frame transmission completed.
<br>
1 = PAUSE control frame transmission Enabled.
<br>
</div></td></tr><tr><td>
[17]</td><td>SQECHKEN</td><td><div style="word-wrap: break-word;"><b>SQE Checking Enable Bit
</b><br>
The SQECHKEN controls the enable of SQE checking
<br>
The SQE checking is only available while EMAC is operating on 10M bps and half duplex mode
<br>
In other words, the SQECHKEN cannot affect EMAC operation, if the EMAC is operating on 100Mbps
<br>
or full duplex mode.
<br>
0 = SQE checking Disabled while EMAC is operating in 10Mbps and Half Duplex mode.
<br>
1 = SQE checking Enabled while EMAC is operating in 10Mbps and Half Duplex mode.
<br>
</div></td></tr><tr><td>
[18]</td><td>FUDUP</td><td><div style="word-wrap: break-word;"><b>Full Duplex Mode Selection
</b><br>
The FUDUP controls that if EMAC is operating on full or half duplex mode.
<br>
0 = EMAC operates in half duplex mode.
<br>
1 = EMAC operates in full duplex mode.
<br>
</div></td></tr><tr><td>
[19]</td><td>RMIIRXCTL</td><td><div style="word-wrap: break-word;"><b>RMII RX Control
</b><br>
The RMIIRXCTL control the receive data sample in RMII mode
<br>
It's necessary to set this bit high when RMIIEN (EMAC_CTL[ [22]) is high.
<br>
0 = RMII RX control disabled.
<br>
1 = RMII RX control enabled.
<br>
</div></td></tr><tr><td>
[20]</td><td>OPMODE</td><td><div style="word-wrap: break-word;"><b>Operation Mode Selection
</b><br>
The OPMODE defines that if the EMAC is operating on 10M or 100M bps mode
<br>
The RST (EMAC_CTL[24]) would not affect OPMODE value.
<br>
0 = EMAC operates in 10Mbps mode.
<br>
1 = EMAC operates in 100Mbps mode.
<br>
</div></td></tr><tr><td>
[22]</td><td>RMIIEN</td><td><div style="word-wrap: break-word;"><b>RMII Mode Enable Bit
</b><br>
This bit controls if Ethernet MAC controller connected with off-chip Ethernet PHY by MII
<br>
interface or RMII interface
<br>
The RST (EMAC_CTL[24]) would not affect RMIIEN value.
<br>
0 = Ethernet MAC controller RMII mode Disabled.
<br>
1 = Ethernet MAC controller RMII mode Enabled.
<br>
NOTE: This field must keep 1.
<br>
</div></td></tr><tr><td>
[24]</td><td>RST</td><td><div style="word-wrap: break-word;"><b>Software Reset
</b><br>
The RST implements a reset function to make the EMAC return default state
<br>
The RST is a self-clear bit
<br>
This means after the software reset finished, the RST will be cleared automatically
<br>
Enable RST can also reset all control and status registers, exclusive of the control bits
<br>
RMIIEN (EMAC_CTL[22]), and OPMODE (EMAC_CTL[20]).
<br>
The EMAC re-initial is necessary after the software reset completed.
<br>
0 = Software reset completed.
<br>
1 = Software reset Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03109">3109</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a78d94b08af6da57fcad1b94426209602" name="a78d94b08af6da57fcad1b94426209602"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78d94b08af6da57fcad1b94426209602">&#9670;&nbsp;</a></span>CTXBSA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CTXBSA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00d0] Current Transmit Buffer Start Address Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CTXBSA
</font><br><p> <font size="2">
Offset: 0xD0  Current Transmit Buffer Start Address Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>CTXBSA</td><td><div style="word-wrap: break-word;"><b>Current Transmit Buffer Start Address
</b><br>
The CTXDSA keeps the start address of TX frame buffer that is used by TXDMA currently
<br>
The CTXBSA is read only and write to this register has no effect.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03126">3126</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a8d09e24b8e0cf899fa5850d0b4365cbd" name="a8d09e24b8e0cf899fa5850d0b4365cbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d09e24b8e0cf899fa5850d0b4365cbd">&#9670;&nbsp;</a></span>CTXDSA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::CTXDSA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00cc] Current Transmit Descriptor Start Address Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CTXDSA
</font><br><p> <font size="2">
Offset: 0xCC  Current Transmit Descriptor Start Address Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>CTXDSA</td><td><div style="word-wrap: break-word;"><b>Current Transmit Descriptor Start Address
</b><br>
The CTXDSA keeps the start address of TX descriptor that is used by TXDMA currently
<br>
The CTXDSA is read only and write to this register has no effect.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03125">3125</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a508873aaf1462dbd2b44c395a82b8b0b" name="a508873aaf1462dbd2b44c395a82b8b0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a508873aaf1462dbd2b44c395a82b8b0b">&#9670;&nbsp;</a></span>FIFOCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::FIFOCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x009c] FIFO Threshold Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">FIFOCTL
</font><br><p> <font size="2">
Offset: 0x9C  FIFO Threshold Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1:0]</td><td>RXFIFOTH</td><td><div style="word-wrap: break-word;"><b>RXFIFO Low Threshold
</b><br>
The RXFIFOTH controls when RXDMA requests internal arbiter for data transfer between RXFIFO
<br>
and system memory
<br>
The RXFIFOTH defines not only the high threshold of RXFIFO, but also the low threshold
<br>
The low threshold is the half of high threshold always
<br>
During the packet reception, if the RXFIFO reaches the high threshold, the RXDMA starts to
<br>
transfer frame data from RXFIFO to system memory
<br>
If the frame data in RXFIFO is less than low threshold, RXDMA stops to transfer the frame
<br>
data to system memory.
<br>
00 = Depend on the burst length setting
<br>
If the burst length is 8 words, high threshold is 8 words, too.
<br>
01 = RXFIFO high threshold is 64B and low threshold is 32B.
<br>
10 = RXFIFO high threshold is 128B and low threshold is 64B.
<br>
11 = RXFIFO high threshold is 192B and low threshold is 96B.
<br>
</div></td></tr><tr><td>
[9:8]</td><td>TXFIFOTH</td><td><div style="word-wrap: break-word;"><b>TXFIFO Low Threshold
</b><br>
The TXFIFOTH controls when TXDMA requests internal arbiter for data transfer between system
<br>
memory and TXFIFO
<br>
The TXFIFOTH defines not only the low threshold of TXFIFO, but also the high threshold
<br>
The high threshold is the twice of low threshold always
<br>
During the packet transmission, if the TXFIFO reaches the high threshold, the TXDMA stops
<br>
generate request to transfer frame data from system memory to TXFIFO
<br>
If the frame data in TXFIFO is less than low threshold, TXDMA starts to transfer frame data
<br>
from system memory to TXFIFO.
<br>
The TXFIFOTH also defines when the TXMAC starts to transmit frame out to network
<br>
The TXMAC starts to transmit the frame out while the TXFIFO first time reaches the high threshold
<br>
during the transmission of the frame
<br>
If the frame data length is less than TXFIFO high threshold, the TXMAC starts to transmit the frame
<br>
out after the frame data are all inside the TXFIFO.
<br>
00 = Undefined.
<br>
01 = TXFIFO low threshold is 64B and high threshold is 128B.
<br>
10 = TXFIFO low threshold is 80B and high threshold is 160B.
<br>
11 = TXFIFO low threshold is 96B and high threshold is 192B.
<br>
</div></td></tr><tr><td>
[21:20]</td><td>BURSTLEN</td><td><div style="word-wrap: break-word;"><b>DMA Burst Length
</b><br>
This defines the burst length of AHB bus cycle while EMAC accesses system memory.
<br>
00 = 4 words.
<br>
01 = 8 words.
<br>
10 = 16 words.
<br>
11 = 16 words.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03112">3112</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="ab3dd84a28a7906b5f2b5e26145cd2d88" name="ab3dd84a28a7906b5f2b5e26145cd2d88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab3dd84a28a7906b5f2b5e26145cd2d88">&#9670;&nbsp;</a></span>FRSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::FRSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00c8] DMA Receive Frame Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">FRSTS
</font><br><p> <font size="2">
Offset: 0xC8  DMA Receive Frame Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>RXFLT</td><td><div style="word-wrap: break-word;"><b>Receive Frame LENGTH
</b><br>
The RXFLT keeps the LENGTH field of each incoming Ethernet packet
<br>
If the bit DENIEN (EMAC_INTEN[9]) is enabled and the LENGTH field of incoming packet has
<br>
received, the bit DENIF (EMAC_INTSTS[9]) will be set and trigger interrupt.
<br>
And, the content of LENGTH field will be stored in RXFLT.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03124">3124</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a82064944e21a34c32146fe79cb0efddd" name="a82064944e21a34c32146fe79cb0efddd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82064944e21a34c32146fe79cb0efddd">&#9670;&nbsp;</a></span>GENSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::GENSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00b4] MAC General Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GENSTS
</font><br><p> <font size="2">
Offset: 0xB4  MAC General Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>CFR</td><td><div style="word-wrap: break-word;"><b>Control Frame Received
</b><br>
The CFRIF high indicates EMAC receives a flow control frame
<br>
The CFRIF only available while EMAC is operating on full duplex mode.
<br>
0 = The EMAC does not receive the flow control frame.
<br>
1 = The EMAC receives a flow control frame.
<br>
</div></td></tr><tr><td>
[1]</td><td>RXHALT</td><td><div style="word-wrap: break-word;"><b>Receive Halted
</b><br>
The RXHALT high indicates the next normal packet reception process will be halted because
<br>
the bit RXON of MCMDR is disabled be S/W.
<br>
0 = Next normal packet reception process will go on.
<br>
1 = Next normal packet reception process will be halted.
<br>
</div></td></tr><tr><td>
[2]</td><td>RXFFULL</td><td><div style="word-wrap: break-word;"><b>RXFIFO Full
</b><br>
The RXFFULL indicates the RXFIFO is full due to four 64-byte packets are kept in RXFIFO
<br>
and the following incoming packet will be dropped.
<br>
0 = The RXFIFO is not full.
<br>
1 = The RXFIFO is full and the following incoming packet will be dropped.
<br>
</div></td></tr><tr><td>
[7:4]</td><td>COLCNT</td><td><div style="word-wrap: break-word;"><b>Collision Count
</b><br>
The COLCNT indicates that how many collisions occurred consecutively during a packet transmission
<br>
If the packet incurred 16 consecutive collisions during transmission, the COLCNT will be
<br>
0 and bit TXABTIF will be set to 1.
<br>
</div></td></tr><tr><td>
[8]</td><td>DEF</td><td><div style="word-wrap: break-word;"><b>Deferred Transmission
</b><br>
The DEF high indicates the packet transmission has deferred once
<br>
The DEF is only available while EMAC is operating on half-duplex mode.
<br>
0 = Packet transmission does not defer.
<br>
1 = Packet transmission has deferred once.
<br>
</div></td></tr><tr><td>
[9]</td><td>TXPAUSED</td><td><div style="word-wrap: break-word;"><b>Transmission Paused
</b><br>
The TXPAUSED high indicates the next normal packet transmission process will be paused temporally
<br>
because EMAC received a PAUSE control frame.
<br>
0 = Next normal packet transmission process will go on.
<br>
1 = Next normal packet transmission process will be paused.
<br>
</div></td></tr><tr><td>
[10]</td><td>SQE</td><td><div style="word-wrap: break-word;"><b>Signal Quality Error
</b><br>
The SQE high indicates the SQE error found at end of packet transmission on 10Mbps half-duplex mode
<br>
The SQE error check will only be done while both bit SQECHKEN (EMAC_CTL[17]) is enabled and EMAC
<br>
is operating on 10Mbps half-duplex mode.
<br>
0 = No SQE error found at end of packet transmission.
<br>
1 = SQE error found at end of packet transmission.
<br>
</div></td></tr><tr><td>
[11]</td><td>TXHALT</td><td><div style="word-wrap: break-word;"><b>Transmission Halted
</b><br>
The TXHALT high indicates the next normal packet transmission process will be halted because
<br>
the bit TXON (EMAC_CTL[8]) is disabled be S/W.
<br>
0 = Next normal packet transmission process will go on.
<br>
1 = Next normal packet transmission process will be halted.
<br>
</div></td></tr><tr><td>
[12]</td><td>RPSTS</td><td><div style="word-wrap: break-word;"><b>Remote Pause Status
</b><br>
The RPSTS indicates that remote pause counter down counting actives.
<br>
After Ethernet MAC controller sent PAUSE frame out successfully, it starts the remote pause
<br>
counter down counting
<br>
When this bit high, it's predictable that remote Ethernet MAC controller wouldn't start the packet
<br>
transmission until the down counting done.
<br>
0 = Remote pause counter down counting done.
<br>
1 = Remote pause counter down counting actives.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03118">3118</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="ad53518039a6dcbd1b4bb2211303ba17a" name="ad53518039a6dcbd1b4bb2211303ba17a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad53518039a6dcbd1b4bb2211303ba17a">&#9670;&nbsp;</a></span>INTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00ac] MAC Interrupt Enable Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTEN
</font><br><p> <font size="2">
Offset: 0xAC  MAC Interrupt Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>RXIEN</td><td><div style="word-wrap: break-word;"><b>Receive Interrupt Enable Bit
</b><br>
The RXIEN controls the RX interrupt generation.
<br>
If RXIEN is enabled and RXIF (EMAC_INTSTS[0]) is high, EMAC generates the RX interrupt to CPU
<br>
If RXIEN is disabled, no RX interrupt is generated to CPU even any status bit EMAC_INTSTS[15:1]
<br>
is set and the corresponding bit of EMAC_INTEN is enabled
<br>
In other words, if S/W wants to receive RX interrupt from EMAC, this bit must be enabled
<br>
And, if S/W doesn't want to receive any RX interrupt from EMAC, disables this bit.
<br>
0 = RXIF (EMAC_INTSTS[0]) is masked and RX interrupt generation Disabled.
<br>
1 = RXIF (EMAC_INTSTS[0]) is not masked and RX interrupt generation Enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>CRCEIEN</td><td><div style="word-wrap: break-word;"><b>CRC Error Interrupt Enable Bit
</b><br>
The CRCEIEN controls the CRCEIF (EMAC_INTSTS[1]) interrupt generation
<br>
If CRCEIF (EMAC_INTSTS[1]) is set, and both CRCEIEN and RXIEN (EMAC_INTEN[0]) are enabled, the
<br>
EMAC generates the RX interrupt to CPU
<br>
If CRCEIEN or RXIEN (EMAC_INTEN[0]) is disabled, no RX interrupt is generated to CPU even the
<br>
CRCEIF (EMAC_INTSTS[1]) is set.
<br>
0 = CRCEIF (EMAC_INTSTS[1]) trigger RX interrupt Disabled.
<br>
1 = CRCEIF (EMAC_INTSTS[1]) trigger RX interrupt Enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>RXOVIEN</td><td><div style="word-wrap: break-word;"><b>Receive FIFO Overflow Interrupt Enable Bit
</b><br>
The RXOVIEN controls the RXOVIF (EMAC_INTSTS[2]) interrupt generation
<br>
If RXOVIF (EMAC_INTSTS[2]) is set, and both RXOVIEN and RXIEN (EMAC_INTEN[0]) are enabled, the
<br>
EMAC generates the RX interrupt to CPU
<br>
If RXOVIEN or RXIEN (EMAC_INTEN[0]) is disabled, no RX interrupt is generated to CPU even the
<br>
RXOVIF (EMAC_INTSTS[2]) is set.
<br>
0 = RXOVIF (EMAC_INTSTS[2]) trigger RX interrupt Disabled.
<br>
1 = RXOVIF (EMAC_INTSTS[2]) trigger RX interrupt Enabled.
<br>
</div></td></tr><tr><td>
[3]</td><td>LPIEN</td><td><div style="word-wrap: break-word;"><b>Long Packet Interrupt Enable Bit
</b><br>
The LPIEN controls the LPIF (EMAC_INTSTS[3]) interrupt generation
<br>
If LPIF (EMAC_INTSTS[3]) is set, and both LPIEN and RXIEN (EMAC_INTEN[0]) are enabled, the EMAC
<br>
generates the RX interrupt to CPU
<br>
If LPIEN or RXIEN (EMAC_INTEN[0]) is disabled, no RX interrupt is generated to CPU even the LPIF
<br>
(EMAC_INTSTS[3]) is set.
<br>
0 = LPIF (EMAC_INTSTS[3]) trigger RX interrupt Disabled.
<br>
1 = LPIF (EMAC_INTSTS[3]) trigger RX interrupt Enabled.
<br>
</div></td></tr><tr><td>
[4]</td><td>RXGDIEN</td><td><div style="word-wrap: break-word;"><b>Receive Good Interrupt Enable Bit
</b><br>
The RXGDIEN controls the RXGDIF (EMAC_INTSTS[4]) interrupt generation
<br>
If RXGDIF (EMAC_INTSTS[4]) is set, and both RXGDIEN and RXIEN (EMAC_INTEN[0]) are enabled, the
<br>
EMAC generates the RX interrupt to CPU
<br>
If RXGDIEN or RXIEN (EMAC_INTEN[0]) is disabled, no RX interrupt is generated to CPU even the
<br>
RXGDIF (EMAC_INTSTS[4]) is set.
<br>
0 = RXGDIF (EMAC_INTSTS[4]) trigger RX interrupt Disabled.
<br>
1 = RXGDIF (EMAC_INTSTS[4]) trigger RX interrupt Enabled.
<br>
</div></td></tr><tr><td>
[5]</td><td>ALIEIEN</td><td><div style="word-wrap: break-word;"><b>Alignment Error Interrupt Enable Bit
</b><br>
The ALIEIEN controls the ALIEIF (EMAC_INTSTS[5]) interrupt generation
<br>
If ALIEIF (EMAC_INTSTS[5]) is set, and both ALIEIEN and RXIEN (EMAC_INTEN[0]) are enabled, the
<br>
EMAC generates the RX interrupt to CPU
<br>
If ALIEIEN or RXIEN (EMAC_INTEN[0]) is disabled, no RX interrupt is generated to CPU even the
<br>
ALIEIF (EMAC_INTSTS[5]) is set.
<br>
0 = ALIEIF (EMAC_INTSTS[5]) trigger RX interrupt Disabled.
<br>
1 = ALIEIF (EMAC_INTSTS[5]) trigger RX interrupt Enabled.
<br>
</div></td></tr><tr><td>
[6]</td><td>RPIEN</td><td><div style="word-wrap: break-word;"><b>Runt Packet Interrupt Enable Bit
</b><br>
The RPIEN controls the RPIF (EMAC_INTSTS[6]) interrupt generation
<br>
If RPIF (EMAC_INTSTS[6]) is set, and both RPIEN and RXIEN (EMAC_INTEN[0]) are enabled, the EMAC
<br>
generates the RX interrupt to CPU
<br>
If RPIEN or RXIEN (EMAC_INTEN[0]) is disabled, no RX interrupt is generated to CPU even the
<br>
RPIF (EMAC_INTSTS[6]) is set.
<br>
0 = RPIF (EMAC_INTSTS[6]) trigger RX interrupt Disabled.
<br>
1 = RPIF (EMAC_INTSTS[6]) trigger RX interrupt Enabled.
<br>
</div></td></tr><tr><td>
[7]</td><td>MPCOVIEN</td><td><div style="word-wrap: break-word;"><b>Miss Packet Counter Overrun Interrupt Enable Bit
</b><br>
The MPCOVIEN controls the MPCOVIF (EMAC_INTSTS[7]) interrupt generation
<br>
If MPCOVIF (EMAC_INTSTS[7]) is set, and both MPCOVIEN and RXIEN (EMAC_INTEN[0]) are enabled,
<br>
the EMAC generates the RX interrupt to CPU
<br>
If MPCOVIEN or RXIEN (EMAC_INTEN[0]) is disabled, no RX interrupt is generated to CPU even the
<br>
MPCOVIF (EMAC_INTSTS[7]) is set.
<br>
0 = MPCOVIF (EMAC_INTSTS[7]) trigger RX interrupt Disabled.
<br>
1 = MPCOVIF (EMAC_INTSTS[7]) trigger RX interrupt Enabled.
<br>
</div></td></tr><tr><td>
[8]</td><td>MFLEIEN</td><td><div style="word-wrap: break-word;"><b>Maximum Frame Length Exceed Interrupt Enable Bit
</b><br>
The MFLEIEN controls the MFLEIF (EMAC_INTSTS[8]) interrupt generation
<br>
If MFLEIF (EMAC_INTSTS[8]) is set, and both MFLEIEN and RXIEN (EMAC_INTEN[0]) are enabled, the
<br>
EMAC generates the RX interrupt to CPU
<br>
If MFLEIEN or RXIEN (EMAC_INTEN[0]) is disabled, no RX interrupt is generated to CPU even the
<br>
MFLEIF (EMAC_INTSTS[8]) is set.
<br>
0 = MFLEIF (EMAC_INTSTS[8]) trigger RX interrupt Disabled.
<br>
1 = MFLEIF (EMAC_INTSTS[8]) trigger RX interrupt Enabled.
<br>
</div></td></tr><tr><td>
[9]</td><td>DENIEN</td><td><div style="word-wrap: break-word;"><b>DMA Early Notification Interrupt Enable Bit
</b><br>
The DENIEN controls the DENIF (EMAC_INTSTS[9]) interrupt generation
<br>
If DENIF (EMAC_INTSTS[9]) is set, and both DENIEN and RXIEN (EMAC_INTEN[0]) are enabled, the
<br>
EMAC generates the RX interrupt to CPU
<br>
If DENIEN or RXIEN (EMAC_INTEN[0]) is disabled, no RX interrupt is generated to CPU even the
<br>
DENIF (EMAC_INTSTS[9]) is set.
<br>
0 = TDENIF (EMAC_INTSTS[9]) trigger RX interrupt Disabled.
<br>
1 = TDENIF (EMAC_INTSTS[9]) trigger RX interrupt Enabled.
<br>
</div></td></tr><tr><td>
[10]</td><td>RDUIEN</td><td><div style="word-wrap: break-word;"><b>Receive Descriptor Unavailable Interrupt Enable Bit
</b><br>
The RDUIEN controls the RDUIF (EMAC_INTSTS[10]) interrupt generation
<br>
If RDUIF (EMAC_INTSTS[10]) is set, and both RDUIEN and RXIEN (EMAC_INTEN[0]) are enabled, the
<br>
EMAC generates the RX interrupt to CPU
<br>
If RDUIEN or RXIEN (EMAC_INTEN[0]) is disabled, no RX interrupt is generated to CPU even the
<br>
RDUIF (EMAC_MIOSTA[10]) register is set.
<br>
0 = RDUIF (EMAC_INTSTS[10]) trigger RX interrupt Disabled.
<br>
1 = RDUIF (EMAC_INTSTS[10]) trigger RX interrupt Enabled.
<br>
</div></td></tr><tr><td>
[11]</td><td>RXBEIEN</td><td><div style="word-wrap: break-word;"><b>Receive Bus Error Interrupt Enable Bit
</b><br>
The RXBEIEN controls the RXBEIF (EMAC_INTSTS[11]) interrupt generation
<br>
If RXBEIF (EMAC_INTSTS[11]) is set, and both RXBEIEN and RXIEN (EMAC_INTEN[0]) are enabled, the
<br>
EMAC generates the RX interrupt to CPU
<br>
If RXBEIEN or RXIEN (EMAC_INTEN[0]) is disabled, no RX interrupt is generated to CPU even the
<br>
RXBEIF (EMAC_INTSTS[11]) is set.
<br>
0 = RXBEIF (EMAC_INTSTS[11]) trigger RX interrupt Disabled.
<br>
1 = RXBEIF (EMAC_INTSTS[11]) trigger RX interrupt Enabled.
<br>
</div></td></tr><tr><td>
[14]</td><td>CFRIEN</td><td><div style="word-wrap: break-word;"><b>Control Frame Receive Interrupt Enable Bit
</b><br>
The CFRIEN controls the CFRIF (EMAC_INTSTS[14]) interrupt generation
<br>
If CFRIF (EMAC_INTSTS[14]) is set, and both CFRIEN and RXIEN (EMAC_INTEN[0]) are enabled, the
<br>
EMAC generates the RX interrupt to CPU
<br>
If CFRIEN or RXIEN (EMAC_INTEN[0]) is disabled, no RX interrupt is generated to CPU even the
<br>
CFRIF (EMAC_INTSTS[14]) register is set.
<br>
0 = CFRIF (EMAC_INTSTS[14]) trigger RX interrupt Disabled.
<br>
1 = CFRIF (EMAC_INTSTS[14]) trigger RX interrupt Enabled.
<br>
</div></td></tr><tr><td>
[15]</td><td>WOLIEN</td><td><div style="word-wrap: break-word;"><b>Wake on LAN Interrupt Enable Bit
</b><br>
The WOLIEN controls the WOLIF (EMAC_INTSTS[15]) interrupt generation
<br>
If WOLIF (EMAC_INTSTS[15]) is set, and both WOLIEN and RXIEN (EMAC_INTEN[0]) are enabled,
<br>
the EMAC generates the RX interrupt to CPU
<br>
If WOLIEN or RXIEN (EMAC_INTEN[0]) is disabled, no RX interrupt is generated to CPU even the
<br>
WOLIF (EMAC_INTSTS[15]) is set.
<br>
0 = WOLIF (EMAC_INTSTS[15]) trigger RX interrupt Disabled.
<br>
1 = WOLIF (EMAC_INTSTS[15]) trigger RX interrupt Enabled.
<br>
</div></td></tr><tr><td>
[16]</td><td>TXIEN</td><td><div style="word-wrap: break-word;"><b>Transmit Interrupt Enable Bit
</b><br>
The TXIEN controls the TX interrupt generation.
<br>
If TXIEN is enabled and TXIF (EMAC_INTSTS[16]) is high, EMAC generates the TX interrupt to CPU
<br>
If TXIEN is disabled, no TX interrupt is generated to CPU even any status bit of
<br>
EMAC_INTSTS[24:17] set and the corresponding bit of EMAC_INTEN is enabled
<br>
In other words, if S/W wants to receive TX interrupt from EMAC, this bit must be enabled
<br>
And, if S/W doesn't want to receive any TX interrupt from EMAC, disables this bit.
<br>
0 = TXIF (EMAC_INTSTS[16]) is masked and TX interrupt generation Disabled.
<br>
1 = TXIF (EMAC_INTSTS[16]) is not masked and TX interrupt generation Enabled.
<br>
</div></td></tr><tr><td>
[17]</td><td>TXUDIEN</td><td><div style="word-wrap: break-word;"><b>Transmit FIFO Underflow Interrupt Enable Bit
</b><br>
The TXUDIEN controls the TXUDIF (EMAC_INTSTS[17]) interrupt generation
<br>
If TXUDIF (EMAC_INTSTS[17]) is set, and both TXUDIEN and TXIEN (EMAC_INTEN[16]) are enabled,
<br>
the EMAC generates the TX interrupt to CPU
<br>
If TXUDIEN or TXIEN (EMAC_INTEN[16]) is disabled, no TX interrupt is generated to CPU even
<br>
the TXUDIF (EMAC_INTSTS[17]) is set.
<br>
0 = TXUDIF (EMAC_INTSTS[17]) TX interrupt Disabled.
<br>
1 = TXUDIF (EMAC_INTSTS[17]) TX interrupt Enabled.
<br>
</div></td></tr><tr><td>
[18]</td><td>TXCPIEN</td><td><div style="word-wrap: break-word;"><b>Transmit Completion Interrupt Enable Bit
</b><br>
The TXCPIEN controls the TXCPIF (EMAC_INTSTS[18]) interrupt generation
<br>
If TXCPIF (EMAC_INTSTS[18]) is set, and both TXCPIEN and TXIEN (EMAC_INTEN[16]) are enabled,
<br>
the EMAC generates the TX interrupt to CPU
<br>
If TXCPIEN or TXIEN (EMAC_INTEN[16]) is disabled, no TX interrupt is generated to CPU even the
<br>
TXCPIF (EMAC_INTSTS[18]) is set.
<br>
0 = TXCPIF (EMAC_INTSTS[18]) trigger TX interrupt Disabled.
<br>
1 = TXCPIF (EMAC_INTSTS[18]) trigger TX interrupt Enabled.
<br>
</div></td></tr><tr><td>
[19]</td><td>EXDEFIEN</td><td><div style="word-wrap: break-word;"><b>Defer Exceed Interrupt Enable Bit
</b><br>
The EXDEFIEN controls the EXDEFIF (EMAC_INTSTS[19]) interrupt generation
<br>
If EXDEFIF (EMAC_INTSTS[19]) is set, and both EXDEFIEN and TXIEN (EMAC_INTEN[16]) are enabled,
<br>
the EMAC generates the TX interrupt to CPU
<br>
If EXDEFIEN or TXIEN (EMAC_INTEN[16]) is disabled, no TX interrupt is generated to CPU even the
<br>
EXDEFIF (EMAC_INTSTS[19]) is set.
<br>
0 = EXDEFIF (EMAC_INTSTS[19]) trigger TX interrupt Disabled.
<br>
1 = EXDEFIF (EMAC_INTSTS[19]) trigger TX interrupt Enabled.
<br>
</div></td></tr><tr><td>
[20]</td><td>NCSIEN</td><td><div style="word-wrap: break-word;"><b>No Carrier Sense Interrupt Enable Bit
</b><br>
The NCSIEN controls the NCSIF (EMAC_INTSTS[20]) interrupt generation
<br>
If NCSIF (EMAC_INTSTS[20]) is set, and both NCSIEN and TXIEN (EMAC_INTEN[16]) are enabled, the
<br>
EMAC generates the TX interrupt to CPU
<br>
If NCSIEN or TXIEN (EMAC_INTEN[16]) is disabled, no TX interrupt is generated to CPU even the
<br>
NCSIF (EMAC_INTSTS[20]) is set.
<br>
0 = NCSIF (EMAC_INTSTS[20]) trigger TX interrupt Disabled.
<br>
1 = NCSIF (EMAC_INTSTS[20]) trigger TX interrupt Enabled.
<br>
</div></td></tr><tr><td>
[21]</td><td>TXABTIEN</td><td><div style="word-wrap: break-word;"><b>Transmit Abort Interrupt Enable Bit
</b><br>
The TXABTIEN controls the TXABTIF (EMAC_INTSTS[21]) interrupt generation
<br>
If TXABTIF (EMAC_INTSTS[21]) is set, and both TXABTIEN and TXIEN (EMAC_INTEN[16]) are enabled,
<br>
the EMAC generates the TX interrupt to CPU
<br>
If TXABTIEN or TXIEN (EMAC_INTEN[16]) is disabled, no TX interrupt is generated to CPU even the
<br>
TXABTIF (EMAC_INTSTS[21]) is set.
<br>
0 = TXABTIF (EMAC_INTSTS[21]) trigger TX interrupt Disabled.
<br>
1 = TXABTIF (EMAC_INTSTS[21]) trigger TX interrupt Enabled.
<br>
</div></td></tr><tr><td>
[22]</td><td>LCIEN</td><td><div style="word-wrap: break-word;"><b>Late Collision Interrupt Enable Bit
</b><br>
The LCIEN controls the LCIF (EMAC_INTSTS[22]) interrupt generation
<br>
If LCIF (EMAC_INTSTS[22]) is set, and both LCIEN and TXIEN (EMAC_INTEN[16]) are enabled, the
<br>
EMAC generates the TX interrupt to CPU
<br>
If LCIEN or TXIEN (EMAC_INTEN[16]) is disabled, no TX interrupt is generated to CPU even the
<br>
LCIF (EMAC_INTSTS[22]) is set.
<br>
0 = LCIF (EMAC_INTSTS[22]) trigger TX interrupt Disabled.
<br>
1 = LCIF (EMAC_INTSTS[22]) trigger TX interrupt Enabled.
<br>
</div></td></tr><tr><td>
[23]</td><td>TDUIEN</td><td><div style="word-wrap: break-word;"><b>Transmit Descriptor Unavailable Interrupt Enable Bit
</b><br>
The TDUIEN controls the TDUIF (EMAC_INTSTS[23]) interrupt generation
<br>
If TDUIF (EMAC_INTSTS[23]) is set, and both TDUIEN and TXIEN (EMAC_INTEN[16]) are enabled, the
<br>
EMAC generates the TX interrupt to CPU
<br>
If TDUIEN or TXIEN (EMAC_INTEN[16]) is disabled, no TX interrupt is generated to CPU even the
<br>
TDUIF (EMAC_INTSTS[23]) is set.
<br>
0 = TDUIF (EMAC_INTSTS[23]) trigger TX interrupt Disabled.
<br>
1 = TDUIF (EMAC_INTSTS[23]) trigger TX interrupt Enabled.
<br>
</div></td></tr><tr><td>
[24]</td><td>TXBEIEN</td><td><div style="word-wrap: break-word;"><b>Transmit Bus Error Interrupt Enable Bit
</b><br>
The TXBEIEN controls the TXBEIF (EMAC_INTSTS[24]) interrupt generation
<br>
If TXBEIF (EMAC_INTSTS[24]) is set, and both TXBEIEN and TXIEN (EMAC_INTEN[16]) are enabled, the
<br>
EMAC generates the TX interrupt to CPU
<br>
If TXBEIEN or TXIEN (EMAC_INTEN[16]) is disabled, no TX interrupt is generated to CPU even the
<br>
TXBEIF (EMAC_INTSTS[24]) is set.
<br>
0 = TXBEIF (EMAC_INTSTS[24]) trigger TX interrupt Disabled.
<br>
1 = TXBEIF (EMAC_INTSTS[24]) trigger TX interrupt Enabled.
<br>
</div></td></tr><tr><td>
[28]</td><td>TSALMIEN</td><td><div style="word-wrap: break-word;"><b>Time Stamp Alarm Interrupt Enable Bit
</b><br>
The TSALMIEN controls the TSALMIF (EMAC_INTSTS[28]) interrupt generation
<br>
If TSALMIF (EMAC_INTSTS[28]) is set, and both TSALMIEN and TXIEN (EMAC_INTEN[16]) enabled, the
<br>
EMAC generates the TX interrupt to CPU
<br>
If TSALMIEN or TXIEN (EMAC_INTEN[16]) disabled, no TX interrupt generated to CPU even the
<br>
TXTSALMIF (EMAC_INTEN[28]) is set.
<br>
0 = TXTSALMIF (EMAC_INTSTS[28]) trigger TX interrupt Disabled.
<br>
1 = TXTSALMIF (EMAC_INTSTS[28]) trigger TX interrupt Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03116">3116</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="af5a8625e86eaa56d6d429cff76daa053" name="af5a8625e86eaa56d6d429cff76daa053"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5a8625e86eaa56d6d429cff76daa053">&#9670;&nbsp;</a></span>INTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::INTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00b0] MAC Interrupt Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTSTS
</font><br><p> <font size="2">
Offset: 0xB0  MAC Interrupt Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>RXIF</td><td><div style="word-wrap: break-word;"><b>Receive Interrupt
</b><br>
The RXIF indicates the RX interrupt status.
<br>
If RXIF high and its corresponding enable bit, RXIEN (EMAC_INTEN[0]), is also high indicates
<br>
the EMAC generates RX interrupt to CPU
<br>
If RXIF is high but RXIEN (EMAC_INTEN[0]) is disabled, no RX interrupt is generated.
<br>
The RXIF is logic OR result of bit logic AND result of EMAC_INTSTS[15:1] and EMAC_INTEN[15:1]
<br>
In other words, if any bit of EMAC_INTSTS[15:1] is high and its corresponding enable bit in
<br>
EMAC_INTEN[15:1] is also enabled, the RXIF will be high.
<br>
Because the RXIF is a logic OR result, clears EMAC_INTSTS[15:1] makes RXIF be cleared, too.
<br>
0 = No status bit in EMAC_INTSTS[15:1] is set or no enable bit in EMAC_INTEN[15:1] is enabled.
<br>
1 = At least one status in EMAC_INTSTS[15:1] is set and its corresponding enable bit in
<br>
EMAC_INTEN[15:1] is enabled, too.
<br>
</div></td></tr><tr><td>
[1]</td><td>CRCEIF</td><td><div style="word-wrap: break-word;"><b>CRC Error Interrupt
</b><br>
The CRCEIF high indicates the incoming packet incurred the CRC error and the packet is dropped
<br>
If the AEP (EMAC_CTL[4]) is set, the CRC error packet will be regarded as a good packet and
<br>
CRCEIF will not be set.
<br>
If the CRCEIF is high and CRCEIEN (EMAC_INTEN[1]) is enabled, the RXIF will be high
<br>
Write 1 to this bit clears the CRCEIF status.
<br>
0 = The frame does not incur CRC error.
<br>
1 = The frame incurred CRC error.
<br>
</div></td></tr><tr><td>
[2]</td><td>RXOVIF</td><td><div style="word-wrap: break-word;"><b>Receive FIFO Overflow Interrupt
</b><br>
The RXOVIF high indicates the RXFIFO overflow occurred during packet reception
<br>
While the RXFIFO overflow occurred, the EMAC drops the current receiving packer
<br>
If the RXFIFO overflow occurred often, it is recommended that modify RXFIFO threshold control,
<br>
the RXFIFOTH of FFTCR register, to higher level.
<br>
If the RXOVIF is high and RXOVIEN (EMAC_INTEN[2]) is enabled, the RXIF will be high
<br>
Write 1 to this bit clears the RXOVIF status.
<br>
0 = No RXFIFO overflow occurred during packet reception.
<br>
1 = RXFIFO overflow occurred during packet reception.
<br>
</div></td></tr><tr><td>
[3]</td><td>LPIF</td><td><div style="word-wrap: break-word;"><b>Long Packet Interrupt Flag
</b><br>
The LPIF high indicates the length of the incoming packet is greater than 1518 bytes and the
<br>
incoming packet is dropped
<br>
If the ALP (EMAC_CTL[1]) is set, the long packet will be regarded as a good packet and LPIF will not be set.
<br>
If the LPIF is high and LPIEN (EMAC_INTEN[3]) is enabled, the RXIF will be high
<br>
Write 1 to this bit clears the LPIF status.
<br>
0 = The incoming frame is not a long frame or S/W wants to receive a long frame.
<br>
1 = The incoming frame is a long frame and dropped.
<br>
</div></td></tr><tr><td>
[4]</td><td>RXGDIF</td><td><div style="word-wrap: break-word;"><b>Receive Good Interrupt
</b><br>
The RXGDIF high indicates the frame reception has completed.
<br>
If the RXGDIF is high and RXGDIEN (EAMC_MIEN[4]) is enabled, the RXIF will be high
<br>
Write 1 to this bit clears the RXGDIF status.
<br>
0 = The frame reception has not complete yet.
<br>
1 = The frame reception has completed.
<br>
</div></td></tr><tr><td>
[5]</td><td>ALIEIF</td><td><div style="word-wrap: break-word;"><b>Alignment Error Interrupt
</b><br>
The ALIEIF high indicates the length of the incoming frame is not a multiple of byte
<br>
If the ALIEIF is high and ALIEIEN (EMAC_INTEN[5]) is enabled, the RXIF will be high
<br>
Write 1 to this bit clears the ALIEIF status.
<br>
0 = The frame length is a multiple of byte.
<br>
1 = The frame length is not a multiple of byte.
<br>
</div></td></tr><tr><td>
[6]</td><td>RPIF</td><td><div style="word-wrap: break-word;"><b>Runt Packet Interrupt
</b><br>
The RPIF high indicates the length of the incoming packet is less than 64 bytes and the packet is dropped
<br>
If the ARP (EMAC_CTL[2]) is set, the short packet is regarded as a good packet and RPIF will not be set.
<br>
If the RPIF is high and RPIEN (EMAC_INTEN[6]) is enabled, the RXIF will be high
<br>
Write 1 to this bit clears the RPIF status.
<br>
0 = The incoming frame is not a short frame or S/W wants to receive a short frame.
<br>
1 = The incoming frame is a short frame and dropped.
<br>
</div></td></tr><tr><td>
[7]</td><td>MPCOVIF</td><td><div style="word-wrap: break-word;"><b>Missed Packet Counter Overrun Interrupt Flag
</b><br>
The MPCOVIF high indicates the MPCNT, Missed Packet Count, has overflow
<br>
If the MPCOVIF is high and MPCOVIEN (EMAC_INTEN[7]) is enabled, the RXIF will be high
<br>
Write 1 to this bit clears the MPCOVIF status.
<br>
0 = The MPCNT has not rolled over yet.
<br>
1 = The MPCNT has rolled over yet.
<br>
</div></td></tr><tr><td>
[8]</td><td>MFLEIF</td><td><div style="word-wrap: break-word;"><b>Maximum Frame Length Exceed Interrupt Flag
</b><br>
The MFLEIF high indicates the length of the incoming packet has exceeded the length limitation
<br>
configured in DMARFC register and the incoming packet is dropped
<br>
If the MFLEIF is high and MFLEIEN (EMAC_INTEN[8]) is enabled, the RXIF will be high
<br>
Write 1 to this bit clears the MFLEIF status.
<br>
0 = The length of the incoming packet does not exceed the length limitation configured in DMARFC.
<br>
1 = The length of the incoming packet has exceeded the length limitation configured in DMARFC.
<br>
</div></td></tr><tr><td>
[9]</td><td>DENIF</td><td><div style="word-wrap: break-word;"><b>DMA Early Notification Interrupt
</b><br>
The DENIF high indicates the EMAC has received the LENGTH field of the incoming packet.
<br>
If the DENIF is high and DENIENI (EMAC_INTEN[9]) is enabled, the RXIF will be high
<br>
Write 1 to this bit clears the DENIF status.
<br>
0 = The LENGTH field of incoming packet has not received yet.
<br>
1 = The LENGTH field of incoming packet has received.
<br>
</div></td></tr><tr><td>
[10]</td><td>RDUIF</td><td><div style="word-wrap: break-word;"><b>Receive Descriptor Unavailable Interrupt
</b><br>
The RDUIF high indicates that there is no available RX descriptor for packet reception and
<br>
RXDMA will stay at Halt state
<br>
Once, the RXDMA enters the Halt state, S/W must issues a write command to RSDR register to
<br>
make RXDMA leave Halt state while new RX descriptor is available.
<br>
If the RDUIF is high and RDUIEN (EMAC_INTEN[10]) is enabled, the RXIF will be high
<br>
Write 1 to this bit clears the RDUIF status.
<br>
0 = RX descriptor is available.
<br>
1 = RX descriptor is unavailable.
<br>
</div></td></tr><tr><td>
[11]</td><td>RXBEIF</td><td><div style="word-wrap: break-word;"><b>Receive Bus Error Interrupt
</b><br>
The RXBEIF high indicates the memory controller replies ERROR response while EMAC access
<br>
system memory through RXDMA during packet reception process
<br>
Reset EMAC is recommended while RXBEIF status is high.
<br>
If the RXBEIF is high and RXBEIEN (EMAC_INTEN[11]) is enabled, the RXIF will be high
<br>
Write 1 to this bit clears the RXBEIF status.
<br>
0 = No ERROR response is received.
<br>
1 = ERROR response is received.
<br>
</div></td></tr><tr><td>
[14]</td><td>CFRIF</td><td><div style="word-wrap: break-word;"><b>Control Frame Receive Interrupt
</b><br>
The CFRIF high indicates EMAC receives a flow control frame
<br>
The CFRIF only available while EMAC is operating on full duplex mode.
<br>
If the CFRIF is high and CFRIEN (EMAC_INTEN[14]) is enabled, the RXIF will be high
<br>
Write 1 to this bit clears the CFRIF status.
<br>
0 = The EMAC does not receive the flow control frame.
<br>
1 = The EMAC receives a flow control frame.
<br>
</div></td></tr><tr><td>
[15]</td><td>WOLIF</td><td><div style="word-wrap: break-word;"><b>Wake on LAN Interrupt Flag
</b><br>
The WOLIF high indicates EMAC receives a Magic Packet
<br>
The CFRIF only available while system is in power down mode and WOLEN is set high.
<br>
If the WOLIF is high and WOLIEN (EMAC_INTEN[15]) is enabled, the RXIF will be high
<br>
Write 1 to this bit clears the WOLIF status.
<br>
0 = The EMAC does not receive the Magic Packet.
<br>
1 = The EMAC receives a Magic Packet.
<br>
</div></td></tr><tr><td>
[16]</td><td>TXIF</td><td><div style="word-wrap: break-word;"><b>Transmit Interrupt
</b><br>
The TXIF indicates the TX interrupt status.
<br>
If TXIF high and its corresponding enable bit, TXIEN (EMAC_INTEN[16]), is also high indicates
<br>
the EMAC generates TX interrupt to CPU
<br>
If TXIF is high but TXIEN (EMAC_INTEN[16]) is disabled, no TX interrupt is generated.
<br>
The TXIF is logic OR result of bit logic AND result of EMAC_INTSTS[28:17] and EMAC_INTEN[28:17]
<br>
In other words, if any bit of EMAC_INTSTS[28:17] is high and its corresponding enable bit
<br>
in EMAC_INTEN[28:17] is also enabled, the TXIF will be high
<br>
Because the TXIF is a logic OR result, clears EMAC_INTSTS[28:17] makes TXIF be cleared, too.
<br>
0 = No status bit in EMAC_INTSTS[28:17] is set or no enable bit in EMAC_INTEN[28:17] is enabled.
<br>
1 = At least one status in EMAC_INTSTS[28:17] is set and its corresponding enable bit
<br>
in EMAC_INTEN[28:17] is enabled, too.
<br>
</div></td></tr><tr><td>
[17]</td><td>TXUDIF</td><td><div style="word-wrap: break-word;"><b>Transmit FIFO Underflow Interrupt
</b><br>
The TXUDIF high indicates the TXFIFO underflow occurred during packet transmission
<br>
While the TXFIFO underflow occurred, the EMAC will retransmit the packet automatically
<br>
without S/W intervention
<br>
If the TXFIFO underflow occurred often, it is recommended that modify TXFIFO threshold control,
<br>
the TXFIFOTH of FFTCR register, to higher level.
<br>
If the TXUDIF is high and TXUDIEN (EMAC_INTEN[17]) is enabled, the TXIF will be high
<br>
Write 1 to this bit clears the TXUDIF status.
<br>
0 = No TXFIFO underflow occurred during packet transmission.
<br>
1 = TXFIFO underflow occurred during packet transmission.
<br>
</div></td></tr><tr><td>
[18]</td><td>TXCPIF</td><td><div style="word-wrap: break-word;"><b>Transmit Completion Interrupt
</b><br>
The TXCPIF indicates the packet transmission has completed correctly.
<br>
If the TXCPIF is high and TXCPIEN (EMAC_INTEN[18]) is enabled, the TXIF will be high
<br>
Write 1 to this bit clears the TXCPIF status.
<br>
0 = The packet transmission not completed.
<br>
1 = The packet transmission has completed.
<br>
</div></td></tr><tr><td>
[19]</td><td>EXDEFIF</td><td><div style="word-wrap: break-word;"><b>Defer Exceed Interrupt
</b><br>
The EXDEFIF high indicates the frame waiting for transmission has deferred over 0.32768ms
<br>
on 100Mbps mode, or 3.2768ms on 10Mbps mode.
<br>
The deferral exceed check will only be done while bit NODEF of MCMDR is disabled, and EMAC
<br>
is operating on half-duplex mode.
<br>
If the EXDEFIF is high and EXDEFIEN (EMAC_INTEN[19]) is enabled, the TXIF will be high
<br>
Write 1 to this bit clears the EXDEFIF status.
<br>
0 = Frame waiting for transmission has not deferred over 0.32768ms (100Mbps) or 3.2768ms (10Mbps).
<br>
1 = Frame waiting for transmission has deferred over 0.32768ms (100Mbps) or 3.2768ms (10Mbps).
<br>
</div></td></tr><tr><td>
[20]</td><td>NCSIF</td><td><div style="word-wrap: break-word;"><b>No Carrier Sense Interrupt
</b><br>
The NCSIF high indicates the MII I/F signal CRS does not active at the start of or during
<br>
the packet transmission
<br>
The NCSIF is only available while EMAC is operating on half-duplex mode
<br>
If the NCSIF is high and NCSIEN (EMAC_INTEN[20]) is enabled, the TXIF will be high.
<br>
Write 1 to this bit clears the NCSIF status.
<br>
0 = CRS signal actives correctly.
<br>
1 = CRS signal does not active at the start of or during the packet transmission.
<br>
</div></td></tr><tr><td>
[21]</td><td>TXABTIF</td><td><div style="word-wrap: break-word;"><b>Transmit Abort Interrupt
</b><br>
The TXABTIF high indicates the packet incurred 16 consecutive collisions during transmission,
<br>
and then the transmission process for this packet is aborted
<br>
The transmission abort is only available while EMAC is operating on half-duplex mode.
<br>
If the TXABTIF is high and TXABTIEN (EMAC_INTEN[21]) is enabled, the TXIF will be high
<br>
Write 1 to this bit clears the TXABTIF status.
<br>
0 = Packet does not incur 16 consecutive collisions during transmission.
<br>
1 = Packet incurred 16 consecutive collisions during transmission.
<br>
</div></td></tr><tr><td>
[22]</td><td>LCIF</td><td><div style="word-wrap: break-word;"><b>Late Collision Interrupt
</b><br>
The LCIF high indicates the collision occurred in the outside of 64 bytes collision window
<br>
This means after the 64 bytes of a frame has been transmitted out to the network, the collision
<br>
still occurred.
<br>
The late collision check will only be done while EMAC is operating on half-duplex mode
<br>
If the LCIF is high and LCIEN (EMAC_INTEN[22]) is enabled, the TXIF will be high.
<br>
Write 1 to this bit clears the LCIF status.
<br>
0 = No collision occurred in the outside of 64 bytes collision window.
<br>
1 = Collision occurred in the outside of 64 bytes collision window.
<br>
</div></td></tr><tr><td>
[23]</td><td>TDUIF</td><td><div style="word-wrap: break-word;"><b>Transmit Descriptor Unavailable Interrupt
</b><br>
The TDUIF high indicates that there is no available TX descriptor for packet transmission and
<br>
TXDMA will stay at Halt state.
<br>
Once, the TXDMA enters the Halt state, S/W must issues a write command to TSDR register to make
<br>
TXDMA leave Halt state while new TX descriptor is available.
<br>
If the TDUIF is high and TDUIEN (EMAC_INTEN[23]) is enabled, the TXIF will be high.
<br>
Write 1 to this bit clears the TDUIF status.
<br>
0 = TX descriptor is available.
<br>
1 = TX descriptor is unavailable.
<br>
</div></td></tr><tr><td>
[24]</td><td>TXBEIF</td><td><div style="word-wrap: break-word;"><b>Transmit Bus Error Interrupt
</b><br>
The TXBEIF high indicates the memory controller replies ERROR response while EMAC access system
<br>
memory through TXDMA during packet transmission process
<br>
Reset EMAC is recommended while TXBEIF status is high.
<br>
If the TXBEIF is high and TXBEIEN (EMAC_INTEN[24]) is enabled, the TXIF will be high.
<br>
Write 1 to this bit clears the TXBEIF status.
<br>
0 = No ERROR response is received.
<br>
1 = ERROR response is received.
<br>
</div></td></tr><tr><td>
[28]</td><td>TSALMIF</td><td><div style="word-wrap: break-word;"><b>Time Stamp Alarm Interrupt
</b><br>
The TSALMIF high indicates the EMAC_TSSEC register value equals to EMAC_ALMSEC register and
<br>
EMAC_TSSUBSEC register value equals to register EMAC_ALMSUBLSR.
<br>
If TSALMIF is high and TSALMIEN (EMAC_INTEN[28]) enabled, the TXIF will be high.
<br>
Write 1 to this bit clears the TSALMIF status.
<br>
0 = EMAC_TSSEC did not equal EMAC_ALMSEC or EMAC_TSSUBSEC did not equal EMAC_ALMSUBSEC.
<br>
1 = EMAC_TSSEC equals EMAC_ALMSEC and EMAC_TSSUBSEC equals EMAC_ALMSUBSEC.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03117">3117</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a96c5c00f92d56ba137b8d45cbed30bad" name="a96c5c00f92d56ba137b8d45cbed30bad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96c5c00f92d56ba137b8d45cbed30bad">&#9670;&nbsp;</a></span>MIIMCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::MIIMCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0098] MII Management Control and Address Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">MIIMCTL
</font><br><p> <font size="2">
Offset: 0x98  MII Management Control and Address Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[4:0]</td><td>PHYREG</td><td><div style="word-wrap: break-word;"><b>PHY Register Address
</b><br>
The PHYREG keeps the address to indicate which register of external PHY is the target of the
<br>
MII management command.
<br>
</div></td></tr><tr><td>
[12:8]</td><td>PHYADDR</td><td><div style="word-wrap: break-word;"><b>PHY Address
</b><br>
The PHYADDR keeps the address to differentiate which external PHY is the target of the MII management command.
<br>
</div></td></tr><tr><td>
[16]</td><td>WRITE</td><td><div style="word-wrap: break-word;"><b>Write Command
</b><br>
The Write defines the MII management command is a read or write.
<br>
0 = MII management command is a read command.
<br>
1 = MII management command is a write command.
<br>
</div></td></tr><tr><td>
[17]</td><td>BUSY</td><td><div style="word-wrap: break-word;"><b>Busy Bit
</b><br>
The BUSY controls the enable of the MII management frame generation
<br>
If S/W wants to access registers of external PHY, it set BUSY to high and EMAC generates
<br>
the MII management frame to external PHY through MII Management I/F
<br>
The BUSY is a self-clear bit
<br>
This means the BUSY will be cleared automatically after the MII management command finished.
<br>
0 = MII management command generation finished.
<br>
1 = MII management command generation Enabled.
<br>
</div></td></tr><tr><td>
[18]</td><td>PREAMSP</td><td><div style="word-wrap: break-word;"><b>Preamble Suppress
</b><br>
The PREAMSP controls the preamble field generation of MII management frame
<br>
If the PREAMSP is set to high, the preamble field generation of MII management frame is skipped.
<br>
0 = Preamble field generation of MII management frame not skipped.
<br>
1 = Preamble field generation of MII management frame skipped.
<br>
</div></td></tr><tr><td>
[19]</td><td>MDCON</td><td><div style="word-wrap: break-word;"><b>MDC Clock ON
</b><br>
The MDC controls the MDC clock generation. If the MDCON is set to high, the MDC clock is turned on.
<br>
0 = MDC clock off.
<br>
1 = MDC clock on.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03111">3111</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="af27208e9bfd3da89d5d8abd6a2783bb4" name="af27208e9bfd3da89d5d8abd6a2783bb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af27208e9bfd3da89d5d8abd6a2783bb4">&#9670;&nbsp;</a></span>MIIMDAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::MIIMDAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0094] MII Management Data Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">MIIMDAT
</font><br><p> <font size="2">
Offset: 0x94  MII Management Data Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>DATA</td><td><div style="word-wrap: break-word;"><b>MII Management Data
</b><br>
The DATA is the 16 bits data that will be written into the registers of external PHY for MII
<br>
Management write command or the data from the registers of external PHY for MII Management read command.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03110">3110</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="ae9cdaaaf3f65282dee23828757dd999a" name="ae9cdaaaf3f65282dee23828757dd999a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9cdaaaf3f65282dee23828757dd999a">&#9670;&nbsp;</a></span>MPCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::MPCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00b8] Missed Packet Count Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">MPCNT
</font><br><p> <font size="2">
Offset: 0xB8  Missed Packet Count Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>MPCNT</td><td><div style="word-wrap: break-word;"><b>Miss Packet Count
</b><br>
The MPCNT indicates the number of packets that were dropped due to various types of receive errors
<br>
The following type of receiving error makes missed packet counter increase:
<br>
1. Incoming packet is incurred RXFIFO overflow.
<br>
2. Incoming packet is dropped due to RXON is disabled.
<br>
3. Incoming packet is incurred CRC error.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03119">3119</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a22cb164c7fd75056f629b807dccedfe1" name="a22cb164c7fd75056f629b807dccedfe1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22cb164c7fd75056f629b807dccedfe1">&#9670;&nbsp;</a></span>MRFL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::MRFL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00a8] Maximum Receive Frame Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">MRFL
</font><br><p> <font size="2">
Offset: 0xA8  Maximum Receive Frame Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>MRFL</td><td><div style="word-wrap: break-word;"><b>Maximum Receive Frame Length
</b><br>
The MRFL defines the maximum frame length for received frame
<br>
If the frame length of received frame is greater than MRFL, and bit MFLEIEN (EMAC_INTEN[8])
<br>
is also enabled, the bit MFLEIF (EMAC_INTSTS[8]) is set and the RX interrupt is triggered.
<br>
It is recommended that only use MRFL to qualify the length of received frame while S/W wants to
<br>
receive a frame which length is greater than 1518 bytes.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03115">3115</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="abdb0e86ff452f57eae81365d5c02f658" name="abdb0e86ff452f57eae81365d5c02f658"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdb0e86ff452f57eae81365d5c02f658">&#9670;&nbsp;</a></span>RPCNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::RPCNT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00bc] MAC Receive Pause Count Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">RPCNT
</font><br><p> <font size="2">
Offset: 0xBC  MAC Receive Pause Count Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>RPCNT</td><td><div style="word-wrap: break-word;"><b>MAC Receive Pause Count
</b><br>
The RPCNT keeps the OPERAND field of the PAUSE control frame
<br>
It indicates how many slot time (512 bit time) the TX of EMAC will be paused.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03120">3120</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a631dd26bee9d1b1a8889d1593e45d1cd" name="a631dd26bee9d1b1a8889d1593e45d1cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a631dd26bee9d1b1a8889d1593e45d1cd">&#9670;&nbsp;</a></span>RXDSA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::RXDSA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x008c] Receive Descriptor Link List Start Address Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">RXDSA
</font><br><p> <font size="2">
Offset: 0x8C  Receive Descriptor Link List Start Address Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>RXDSA</td><td><div style="word-wrap: break-word;"><b>Receive Descriptor Link-list Start Address
</b><br>
The RXDSA keeps the start address of receive descriptor link-list
<br>
If the S/W enables the bit RXON (EMAC_CTL[0]), the content of RXDSA will be loaded into the current
<br>
receive descriptor start address register (EMAC_CRXDSA)
<br>
The RXDSA does not be updated by EMAC
<br>
During the operation, EMAC will ignore the bits [1:0] of RXDSA
<br>
This means that RX descriptors must locate at word boundary memory address.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03108">3108</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a26087febb012b4bb2fc1760ee487c3d7" name="a26087febb012b4bb2fc1760ee487c3d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26087febb012b4bb2fc1760ee487c3d7">&#9670;&nbsp;</a></span>RXST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::RXST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00a4] Receive Start Demand Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">RXST
</font><br><p> <font size="2">
Offset: 0xA4  Receive Start Demand Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>RXST</td><td><div style="word-wrap: break-word;"><b>Receive Start Demand
</b><br>
If the RX descriptor is not available for use of RXDMA after the RXON (EMAC_CTL[0]) is enabled,
<br>
the FSM (Finite State Machine) of RXDMA enters the Halt state and the frame reception is halted
<br>
After the S/W has prepared the new RX descriptor for frame reception, it must issue a write
<br>
command to EMAC_RXST register to make RXDMA to leave Halt state and continue the frame reception.
<br>
The EMAC_RXST is a write only register and read from this register is undefined.
<br>
The write to EMAC_RXST register take effect only when RXDMA stayed at Halt state.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03114">3114</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a651f42c9652eacb67311123be0d29f71" name="a651f42c9652eacb67311123be0d29f71"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a651f42c9652eacb67311123be0d29f71">&#9670;&nbsp;</a></span>TSADDEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::TSADDEND</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x011c] Time Stamp Addend Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TSADDEND
</font><br><p> <font size="2">
Offset: 0x11C  Time Stamp Addend Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>ADDEND</td><td><div style="word-wrap: break-word;"><b>Time Stamp Counter Addend
</b><br>
This register keeps a 32-bit value for accumulator to enable increment of EMAC_TSSUBSEC.
<br>
If TSEN (EMAC_TSCTL[0]) and TSMODE (EMAC_TSCTL[2]) are both high, EMAC increases accumulator
<br>
with this 32-bit value in each HCLK
<br>
Once the accumulator is overflow, it generates a enable to increase EMAC_TSSUBSEC with an 8-bit
<br>
value kept in register EMAC_TSINC.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03139">3139</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="ab555741ffd5bee3ff219afb1814ae777" name="ab555741ffd5bee3ff219afb1814ae777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab555741ffd5bee3ff219afb1814ae777">&#9670;&nbsp;</a></span>TSCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::TSCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0100] Time Stamp Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TSCTL
</font><br><p> <font size="2">
Offset: 0x100  Time Stamp Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>TSEN</td><td><div style="word-wrap: break-word;"><b>Time Stamp Function Enable Bit
</b><br>
This bit controls if the IEEE 1588 PTP time stamp function is enabled or not.
<br>
Set this bit high to enable IEEE 1588 PTP time stamp function while set this bit low
<br>
to disable IEEE 1588 PTP time stamp function.
<br>
0 = I EEE 1588 PTP time stamp function Disabled.
<br>
1 = IEEE 1588 PTP time stamp function Enabled.
<br>
</div></td></tr><tr><td>
[1]</td><td>TSIEN</td><td><div style="word-wrap: break-word;"><b>Time Stamp Counter Initialization Enable Bit
</b><br>
Set this bit high enables Ethernet MAC controller to load value of register EMAC_UPDSEC
<br>
and EMAC_UPDSUBSEC to PTP time stamp counter.
<br>
After the load operation finished, Ethernet MAC controller clear this bit to low automatically.
<br>
0 = Time stamp counter initialization done.
<br>
1 = Time stamp counter initialization Enabled.
<br>
</div></td></tr><tr><td>
[2]</td><td>TSMODE</td><td><div style="word-wrap: break-word;"><b>Time Stamp Fine Update Enable Bit
</b><br>
This bit chooses the time stamp counter update mode.
<br>
0 = Time stamp counter is in coarse update mode.
<br>
1 = Time stamp counter is in fine update mode.
<br>
</div></td></tr><tr><td>
[3]</td><td>TSUPDATE</td><td><div style="word-wrap: break-word;"><b>Time Stamp Counter Time Update Enable Bit
</b><br>
Set this bit high enables Ethernet MAC controller to add value of register EMAC_UPDSEC and
<br>
EMAC_UPDSUBSEC to PTP time stamp counter.
<br>
After the add operation finished, Ethernet MAC controller clear this bit to low automatically.
<br>
0 = No action.
<br>
1 = EMAC_UPDSEC updated to EMAC_TSSEC and EMAC_UPDSUBSEC updated to EMAC_TSSUBSEC.
<br>
</div></td></tr><tr><td>
[5]</td><td>TSALMEN</td><td><div style="word-wrap: break-word;"><b>Time Stamp Alarm Enable Bit
</b><br>
Set this bit high enable Ethernet MAC controller to set TSALMIF (EMAC_INTSTS[28]) high when
<br>
EMAC_TSSEC equals to EMAC_ALMSEC and EMAC_TSSUBSEC equals to EMAC_ALMSUBSEC.
<br>
0 = Alarm disabled when EMAC_TSSEC equals to EMAC_ALMSEC and EMAC_TSSUBSEC equals to EMAC_ALMSUBSEC.
<br>
1 = Alarm enabled when EMAC_TSSEC equals to EMAC_ALMSEC and EMAC_TSSUBSEC equals to EMAC_ALMSUBSEC.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03132">3132</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="aa8e6176954dd772dc5035b7504114bdf" name="aa8e6176954dd772dc5035b7504114bdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8e6176954dd772dc5035b7504114bdf">&#9670;&nbsp;</a></span>TSINC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::TSINC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0118] Time Stamp Increment Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TSINC
</font><br><p> <font size="2">
Offset: 0x118  Time Stamp Increment Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>CNTINC</td><td><div style="word-wrap: break-word;"><b>Time Stamp Counter Increment
</b><br>
Time stamp counter increment value.
<br>
If TSEN (EMAC_TSCTL[0]) is high, EMAC adds EMAC_TSSUBSEC with this 8-bit value every
<br>
time when it wants to increase the EMAC_TSSUBSEC value.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03138">3138</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="aac694e8335eb342b25c6c987c3afa979" name="aac694e8335eb342b25c6c987c3afa979"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac694e8335eb342b25c6c987c3afa979">&#9670;&nbsp;</a></span>TSSEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::TSSEC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0110] Time Stamp Counter Second Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TSSEC
</font><br><p> <font size="2">
Offset: 0x110  Time Stamp Counter Second Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>SEC</td><td><div style="word-wrap: break-word;"><b>Time Stamp Counter Second
</b><br>
This register reflects the bit [63:32] value of 64-bit reference timing counter
<br>
This 32-bit value is used as the second part of time stamp when TSEN (EMAC_TSCTL[0]) is high.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03136">3136</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a25537bcf76100627bd62191e0e6142f1" name="a25537bcf76100627bd62191e0e6142f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a25537bcf76100627bd62191e0e6142f1">&#9670;&nbsp;</a></span>TSSUBSEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::TSSUBSEC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0114] Time Stamp Counter Sub Second Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TSSUBSEC
</font><br><p> <font size="2">
Offset: 0x114  Time Stamp Counter Sub Second Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>SUBSEC</td><td><div style="word-wrap: break-word;"><b>Time Stamp Counter Sub-second
</b><br>
This register reflects the bit [31:0] value of 64-bit reference timing counter
<br>
This 32-bit value is used as the sub-second part of time stamp when TSEN (EMAC_TSCTL[0]) is high.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03137">3137</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a2495d38e23abee7e87daebc795d448a3" name="a2495d38e23abee7e87daebc795d448a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2495d38e23abee7e87daebc795d448a3">&#9670;&nbsp;</a></span>TXDSA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::TXDSA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0088] Transmit Descriptor Link List Start Address Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TXDSA
</font><br><p> <font size="2">
Offset: 0x88  Transmit Descriptor Link List Start Address Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>TXDSA</td><td><div style="word-wrap: break-word;"><b>Transmit Descriptor Link-list Start Address
</b><br>
The TXDSA keeps the start address of transmit descriptor link-list
<br>
If the software enables the bit TXON (EMAC_CTL[8]), the content of TXDSA will be loaded into the
<br>
current transmit descriptor start address register (EMAC_CTXDSA)
<br>
The TXDSA does not be updated by EMAC
<br>
During the operation, EMAC will ignore the bits [1:0] of TXDSA
<br>
This means that TX descriptors must locate at word boundary memory address.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03107">3107</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="acb63cca92205ca46cb122f396491555b" name="acb63cca92205ca46cb122f396491555b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb63cca92205ca46cb122f396491555b">&#9670;&nbsp;</a></span>TXST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::TXST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00a0] Transmit Start Demand Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TXST
</font><br><p> <font size="2">
Offset: 0xA0  Transmit Start Demand Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>TXST</td><td><div style="word-wrap: break-word;"><b>Transmit Start Demand
</b><br>
If the TX descriptor is not available for use of TXDMA after the TXON (EMAC_CTL[8]) is enabled,
<br>
the FSM (Finite State Machine) of TXDMA enters the Halt state and the frame transmission is halted
<br>
After the S/W has prepared the new TX descriptor for frame transmission, it must issue a write
<br>
command to EMAC_TXST register to make TXDMA to leave Halt state and continue the frame transmission.
<br>
The EMAC_TXST is a write only register and read from this register is undefined.
<br>
The write to EMAC_TXST register takes effect only when TXDMA stayed at Halt state.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03113">3113</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a3735063be6db13ba82f8fb13d7f2d2cd" name="a3735063be6db13ba82f8fb13d7f2d2cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3735063be6db13ba82f8fb13d7f2d2cd">&#9670;&nbsp;</a></span>UPDSEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::UPDSEC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0120] Time Stamp Update Second Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">UPDSEC
</font><br><p> <font size="2">
Offset: 0x120  Time Stamp Update Second Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>SEC</td><td><div style="word-wrap: break-word;"><b>Time Stamp Counter Second Update
</b><br>
When TSIEN (EMAC_TSCTL[1]) is high
<br>
EMAC loads this 32-bit value to EMAC_TSSEC directly
<br>
When TSUPDATE (EMAC_TSCTL[3]) is high, EMAC increases EMAC_TSSEC with this 32-bit value.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03140">3140</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<a id="a795af2ccc4db319bb808a0d32641ac47" name="a795af2ccc4db319bb808a0d32641ac47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a795af2ccc4db319bb808a0d32641ac47">&#9670;&nbsp;</a></span>UPDSUBSEC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">EMAC_T::UPDSUBSEC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0124] Time Stamp Update Sub Second Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">UPDSUBSEC
</font><br><p> <font size="2">
Offset: 0x124  Time Stamp Update Sub Second Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>SUBSEC</td><td><div style="word-wrap: break-word;"><b>Time Stamp Counter Sub-second Update
</b><br>
When TSIEN (EMAC_TSCTL[1]) is high
<br>
EMAC loads this 32-bit value to EMAC_TSSUBSEC directly
<br>
When TSUPDATE (EMAC_TSCTL[3]) is high, EMAC increases EMAC_TSSUBSEC with this 32-bit value.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="emac__reg_8h_source.html#l03141">3141</a> of file <a class="el" href="emac__reg_8h_source.html">emac_reg.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Library/Device/Nuvoton/M480/Include/<a class="el" href="emac__reg_8h_source.html">emac_reg.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Sep 18 2025 10:07:26 for M480 BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
