module top
#(parameter param145 = (~|((({(8'ha9), (8'h9e)} ? {(8'h9e)} : (~|(7'h43))) ? ((^(7'h44)) << ((7'h42) <= (8'hb1))) : ((^~(8'hb2)) - ((8'hbc) >> (8'h9d)))) && (((~(8'hb3)) ? ((8'h9c) <<< (7'h43)) : {(7'h40)}) ^ ({(8'had), (8'hb6)} ? ((8'ha6) ^~ (8'ha4)) : {(8'hb7), (8'hb4)})))), 
parameter param146 = param145)
(y, clk, wire0, wire1, wire2, wire3);
  output wire [(32'h295):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h12):(1'h0)] wire0;
  input wire signed [(4'ha):(1'h0)] wire1;
  input wire signed [(5'h13):(1'h0)] wire2;
  input wire signed [(5'h13):(1'h0)] wire3;
  wire signed [(3'h6):(1'h0)] wire144;
  wire signed [(3'h5):(1'h0)] wire143;
  wire signed [(5'h11):(1'h0)] wire142;
  wire [(3'h6):(1'h0)] wire140;
  wire signed [(4'ha):(1'h0)] wire133;
  wire [(5'h13):(1'h0)] wire132;
  wire [(4'ha):(1'h0)] wire131;
  wire signed [(3'h6):(1'h0)] wire130;
  wire [(4'he):(1'h0)] wire4;
  wire [(4'hb):(1'h0)] wire5;
  wire signed [(5'h10):(1'h0)] wire6;
  wire signed [(4'hb):(1'h0)] wire31;
  wire signed [(4'hb):(1'h0)] wire113;
  reg [(3'h7):(1'h0)] reg141 = (1'h0);
  reg [(3'h4):(1'h0)] reg139 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg138 = (1'h0);
  reg [(5'h10):(1'h0)] reg137 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg136 = (1'h0);
  reg [(2'h3):(1'h0)] reg135 = (1'h0);
  reg [(4'he):(1'h0)] reg134 = (1'h0);
  reg [(4'hb):(1'h0)] reg129 = (1'h0);
  reg [(5'h13):(1'h0)] reg128 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg127 = (1'h0);
  reg [(5'h13):(1'h0)] reg126 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg125 = (1'h0);
  reg [(4'hb):(1'h0)] reg124 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg123 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg122 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg121 = (1'h0);
  reg [(2'h3):(1'h0)] reg120 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg119 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg118 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg117 = (1'h0);
  reg [(3'h5):(1'h0)] reg116 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg115 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg30 = (1'h0);
  reg [(5'h10):(1'h0)] reg29 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg28 = (1'h0);
  reg [(4'h8):(1'h0)] reg27 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg26 = (1'h0);
  reg [(4'h8):(1'h0)] reg25 = (1'h0);
  reg [(3'h4):(1'h0)] reg24 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg23 = (1'h0);
  reg [(4'hd):(1'h0)] reg22 = (1'h0);
  reg [(4'h9):(1'h0)] reg21 = (1'h0);
  reg [(4'hc):(1'h0)] reg20 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg19 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg18 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg17 = (1'h0);
  reg [(5'h12):(1'h0)] reg16 = (1'h0);
  reg [(5'h11):(1'h0)] reg15 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg14 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg13 = (1'h0);
  reg [(3'h7):(1'h0)] reg12 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg11 = (1'h0);
  reg [(5'h15):(1'h0)] reg10 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg9 = (1'h0);
  reg [(5'h11):(1'h0)] reg8 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg7 = (1'h0);
  assign y = {wire144,
                 wire143,
                 wire142,
                 wire140,
                 wire133,
                 wire132,
                 wire131,
                 wire130,
                 wire4,
                 wire5,
                 wire6,
                 wire31,
                 wire113,
                 reg141,
                 reg139,
                 reg138,
                 reg137,
                 reg136,
                 reg135,
                 reg134,
                 reg129,
                 reg128,
                 reg127,
                 reg126,
                 reg125,
                 reg124,
                 reg123,
                 reg122,
                 reg121,
                 reg120,
                 reg119,
                 reg118,
                 reg117,
                 reg116,
                 reg115,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 (1'h0)};
  assign wire4 = wire0[(4'h8):(2'h3)];
  assign wire5 = ((~|wire4[(3'h5):(2'h2)]) ?
                     ($unsigned(wire4) || ($unsigned(((8'hb9) ?
                         wire3 : wire4)) & wire0[(5'h10):(4'h8)])) : (!{((wire1 ^~ wire2) ?
                             wire2[(1'h1):(1'h0)] : (wire2 ?
                                 wire1 : (8'hae)))}));
  assign wire6 = wire5;
  always
    @(posedge clk) begin
      reg7 <= wire6[(2'h2):(1'h1)];
      reg8 <= wire6;
      if ((8'hbc))
        begin
          if ((^~$unsigned($signed(reg7))))
            begin
              reg9 <= $unsigned($signed({wire6,
                  $unsigned(wire6[(3'h5):(3'h4)])}));
              reg10 <= ({$unsigned(((reg7 - wire2) + {wire1, reg7}))} ?
                  wire5 : (~^(~&reg8[(2'h3):(2'h2)])));
              reg11 <= (|(^reg9[(3'h6):(2'h3)]));
              reg12 <= ($unsigned({(((8'hb6) ? wire2 : reg9) > wire2),
                      wire5[(4'h8):(1'h1)]}) ?
                  $signed((!(~(~^wire2)))) : (reg8 ?
                      {((^~(8'hbf)) ? {reg7} : (^reg7)),
                          ($signed(reg9) ?
                              reg9[(1'h1):(1'h0)] : reg8[(1'h1):(1'h1)])} : {reg9[(2'h3):(1'h0)],
                          wire1[(3'h6):(2'h2)]}));
              reg13 <= (reg10[(4'hb):(3'h4)] ^~ (($unsigned((reg9 ?
                          wire6 : reg9)) ?
                      ($signed(reg7) - (reg12 ~^ wire4)) : $unsigned({wire0})) ?
                  (wire3 ?
                      {(^wire2)} : (~&wire1[(3'h4):(3'h4)])) : ((wire4[(1'h1):(1'h0)] ?
                      reg9[(1'h1):(1'h0)] : (-wire0)) * ((-wire4) - (reg12 ?
                      wire0 : wire4)))));
            end
          else
            begin
              reg9 <= reg13[(4'h8):(3'h5)];
            end
          if ((~^reg13[(5'h10):(3'h7)]))
            begin
              reg14 <= $unsigned(wire6);
              reg15 <= wire5;
              reg16 <= ({{reg11[(4'he):(3'h6)]},
                  ((~^(~reg15)) ~^ $signed((reg8 || reg7)))} < $signed(wire2[(4'h8):(2'h3)]));
              reg17 <= $signed((((^reg12) <<< wire1) > ($signed($unsigned(wire4)) - (reg8 >>> $signed(reg15)))));
              reg18 <= ({$signed(reg14[(3'h5):(3'h5)]),
                  ((^~$unsigned((8'hb8))) ?
                      ((-wire5) < $unsigned(reg8)) : $signed($signed(reg13)))} <<< reg16);
            end
          else
            begin
              reg14 <= reg9[(1'h0):(1'h0)];
            end
          reg19 <= ((((~^reg10) ?
              $signed((reg18 ?
                  reg15 : reg11)) : $signed((reg16 & reg7))) <= $unsigned($unsigned(reg12))) && wire4[(4'he):(4'hd)]);
          reg20 <= wire2;
          reg21 <= (~wire0);
        end
      else
        begin
          reg9 <= wire2[(2'h3):(1'h1)];
          reg10 <= wire6[(4'hc):(2'h2)];
        end
    end
  always
    @(posedge clk) begin
      if ($signed({$unsigned((|{wire1})), reg13}))
        begin
          reg22 <= (reg15 + {wire6[(4'h9):(1'h1)], (^~reg18)});
        end
      else
        begin
          reg22 <= $signed(wire4[(1'h0):(1'h0)]);
          if ((~^(!(({reg9, reg17} ? wire0 : $unsigned(reg7)) * ((reg22 ?
                  reg14 : reg21) ?
              $unsigned(reg12) : (wire4 < wire6))))))
            begin
              reg23 <= $signed($unsigned((((^~(8'hba)) ?
                      $unsigned(wire4) : (reg7 <= reg7)) ?
                  wire0[(4'hc):(1'h0)] : reg22)));
            end
          else
            begin
              reg23 <= $unsigned($unsigned(reg10[(4'hf):(4'ha)]));
              reg24 <= (reg15[(4'hc):(4'hb)] ?
                  (reg16 ?
                      (^reg15[(3'h5):(1'h1)]) : (|wire0[(4'hd):(4'hc)])) : (($signed($unsigned(wire1)) ~^ (7'h41)) ?
                      $signed(wire0[(4'ha):(1'h1)]) : (~^$signed($signed(reg21)))));
              reg25 <= {wire2[(2'h2):(2'h2)], $signed($signed(reg11))};
              reg26 <= (reg9 ?
                  wire4[(4'he):(3'h6)] : {{(~reg16[(4'hb):(4'h9)])},
                      (reg22 ^ $unsigned(reg24))});
            end
          reg27 <= {(+$unsigned((8'hab))), (!reg22[(4'ha):(3'h6)])};
        end
      reg28 <= {((reg24 ?
              $unsigned((+reg24)) : $unsigned((wire6 >> reg11))) >> (&wire5)),
          (&$signed($signed($unsigned(reg19))))};
      reg29 <= ((^~reg19[(4'h8):(1'h1)]) ?
          reg11 : ({{wire4}} >= ($unsigned((reg9 ~^ (7'h41))) ?
              $signed((reg24 ? (8'ha7) : (7'h42))) : $signed((reg8 ?
                  reg8 : reg7)))));
      reg30 <= $signed((^~(reg17 ~^ wire6)));
    end
  assign wire31 = {(|reg11),
                      (($signed((+reg22)) <= $signed((reg26 ?
                          reg25 : reg24))) && reg10)};
  module32 #() modinst114 (wire113, clk, reg13, reg23, wire2, reg8, reg10);
  always
    @(posedge clk) begin
      reg115 <= $unsigned(reg15[(2'h3):(1'h1)]);
      if ($signed(($unsigned((^(reg26 ? reg20 : wire113))) & (+((reg115 ?
          wire31 : reg21) - (~|wire0))))))
        begin
          reg116 <= (wire113 > reg26);
          reg117 <= ((|((+wire4) << reg30[(3'h4):(2'h2)])) >>> (reg17 ?
              reg20 : $signed(wire6[(4'hb):(4'ha)])));
          reg118 <= reg8[(4'h9):(2'h2)];
          reg119 <= {($signed(reg17) | $signed(reg17[(3'h6):(2'h2)])), reg11};
        end
      else
        begin
          if ({wire113})
            begin
              reg116 <= (wire0 ?
                  (reg22[(4'hc):(3'h6)] ^ reg27[(3'h4):(2'h3)]) : $signed($unsigned(wire1)));
              reg117 <= $unsigned($unsigned(wire0));
              reg118 <= ($unsigned(reg24) ?
                  {{$unsigned((reg22 ? reg16 : reg22)),
                          reg117}} : $unsigned($unsigned(wire6[(3'h5):(1'h0)])));
              reg119 <= $unsigned((($unsigned({reg9, reg117}) ?
                      ((~|reg17) ?
                          $unsigned(reg28) : (+reg115)) : (reg10[(1'h0):(1'h0)] ?
                          (reg115 >> reg15) : $signed((7'h43)))) ?
                  reg28 : reg23[(5'h11):(3'h6)]));
              reg120 <= reg22;
            end
          else
            begin
              reg116 <= $unsigned(($signed((reg10[(3'h7):(2'h2)] >> reg115[(3'h6):(1'h1)])) & $signed((~&((8'hb6) ?
                  (8'hac) : reg17)))));
            end
          reg121 <= ((($signed(wire3[(4'hc):(4'hb)]) ~^ ((^~reg9) ?
                      reg19[(3'h7):(2'h3)] : reg21)) ?
                  $unsigned(reg19) : {($signed((8'ha7)) ? reg19 : reg22),
                      wire113[(4'hb):(4'ha)]}) ?
              $unsigned($unsigned(reg19[(3'h6):(1'h0)])) : $signed((!($signed(wire4) ?
                  (8'hbd) : (reg115 ^~ (7'h44))))));
          reg122 <= $unsigned({reg116});
          reg123 <= (-reg13[(3'h7):(1'h1)]);
          if (((((^(wire4 ? reg25 : reg121)) << reg25) ?
                  reg119 : (-($signed(reg30) >= (~&(8'hb8))))) ?
              reg117[(1'h1):(1'h0)] : reg28[(3'h6):(1'h1)]))
            begin
              reg124 <= (~reg16);
              reg125 <= (((8'hb0) << {$signed((~^(8'h9f))),
                      $unsigned((reg12 < wire113))}) ?
                  $signed($signed(((!wire1) ?
                      {wire31} : wire4[(4'hd):(2'h3)]))) : $unsigned((^~reg10)));
              reg126 <= (8'hb8);
              reg127 <= reg21;
              reg128 <= ({({reg123, $signed(reg16)} ?
                          $unsigned(reg13) : (|(|reg126)))} ?
                  wire6 : ($signed({(reg16 ? reg17 : (8'hbc))}) ?
                      reg115[(3'h5):(3'h5)] : ($unsigned($unsigned(reg115)) ?
                          $signed((wire5 ^~ reg118)) : reg120)));
            end
          else
            begin
              reg124 <= (~&reg123[(4'h8):(3'h5)]);
              reg125 <= reg116[(1'h1):(1'h0)];
              reg126 <= reg122[(4'h9):(3'h7)];
              reg127 <= $signed(wire3[(5'h13):(5'h11)]);
            end
        end
      reg129 <= wire31;
    end
  assign wire130 = $signed((!reg21[(2'h3):(1'h1)]));
  assign wire131 = ($unsigned((8'ha8)) >>> reg13);
  assign wire132 = reg25;
  assign wire133 = (((|reg12) ?
                       $unsigned((reg124 >>> $unsigned(reg13))) : (wire31 ?
                           ({wire2,
                               reg15} & (~^(8'ha7))) : $signed({reg23}))) & $unsigned(({(reg12 * (8'h9d))} ?
                       reg8[(2'h2):(1'h0)] : $signed((reg22 ?
                           reg127 : reg118)))));
  always
    @(posedge clk) begin
      if ((8'ha4))
        begin
          reg134 <= $unsigned(((wire6 ?
              wire0[(5'h11):(3'h7)] : wire6[(1'h0):(1'h0)]) && wire4[(3'h5):(2'h2)]));
          reg135 <= (|$signed(reg24));
          if ($unsigned(reg116))
            begin
              reg136 <= $unsigned($unsigned(reg12));
              reg137 <= $signed(reg22[(2'h3):(2'h3)]);
              reg138 <= (wire132[(3'h5):(2'h2)] != $unsigned((~|reg20[(4'hb):(3'h6)])));
            end
          else
            begin
              reg136 <= (((reg127 - $unsigned(reg18[(1'h1):(1'h1)])) ?
                  $unsigned(wire3[(4'h8):(2'h2)]) : ({$signed(reg134), reg25} ?
                      $unsigned($signed(wire130)) : ((!(8'hbc)) ?
                          {reg14,
                              reg125} : $unsigned((8'hb1))))) <= {($unsigned(reg134[(3'h7):(3'h6)]) ?
                      (&(reg128 & reg15)) : ((|wire2) * reg8[(3'h6):(2'h2)])),
                  wire4});
              reg137 <= ((!$signed($unsigned((reg138 ^ (8'haa))))) ?
                  {$unsigned(reg9),
                      (reg20[(3'h4):(3'h4)] >= reg122[(4'h9):(2'h3)])} : wire4[(2'h3):(1'h1)]);
              reg138 <= reg125;
              reg139 <= $unsigned(wire131);
            end
        end
      else
        begin
          reg134 <= $unsigned(wire130[(1'h1):(1'h0)]);
        end
    end
  assign wire140 = (~^reg128[(4'h8):(1'h1)]);
  always
    @(posedge clk) begin
      reg141 <= $signed($signed(reg138[(3'h6):(3'h6)]));
    end
  assign wire142 = (^(reg7 ?
                       (|((8'hbc) ? reg126[(4'hc):(4'hb)] : wire3)) : wire0));
  assign wire143 = {{reg9}, reg138[(4'hb):(2'h3)]};
  assign wire144 = $signed((reg8[(3'h7):(2'h3)] ? reg22 : reg129));
endmodule

module module32
#(parameter param111 = {((|(^((7'h41) ? (8'ha1) : (8'hb9)))) ? {(~|(~&(8'hba))), (((8'haa) << (8'hbc)) ? ((8'hae) ^~ (8'hac)) : {(8'hb1), (8'ha8)})} : (({(8'ha6), (8'hab)} ? {(8'ha4)} : ((8'hb0) - (8'had))) >= (((8'hb1) + (8'hb9)) ? (^~(8'hb8)) : {(8'h9d)}))), (^((((7'h42) <<< (8'haa)) == (~|(8'hb8))) ? (((8'had) ? (8'hbb) : (8'h9c)) ? ((8'hb0) ? (8'h9c) : (8'h9d)) : (^(8'haf))) : {(|(7'h44))}))}, 
parameter param112 = {((|((~|(8'ha9)) ? (~param111) : (8'hbc))) ? param111 : (8'hba))})
(y, clk, wire33, wire34, wire35, wire36, wire37);
  output wire [(32'h56):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h12):(1'h0)] wire33;
  input wire signed [(3'h7):(1'h0)] wire34;
  input wire [(5'h13):(1'h0)] wire35;
  input wire [(5'h11):(1'h0)] wire36;
  input wire signed [(5'h15):(1'h0)] wire37;
  wire [(5'h14):(1'h0)] wire110;
  wire signed [(4'hb):(1'h0)] wire108;
  wire [(5'h12):(1'h0)] wire38;
  wire [(5'h11):(1'h0)] wire81;
  reg signed [(5'h13):(1'h0)] reg39 = (1'h0);
  assign y = {wire110, wire108, wire38, wire81, reg39, (1'h0)};
  assign wire38 = $signed(wire37[(4'he):(2'h3)]);
  always
    @(posedge clk) begin
      reg39 <= (wire34[(1'h0):(1'h0)] ?
          ((~^(|(~&wire36))) ?
              ($unsigned((+wire36)) == wire33) : $unsigned(({wire36} ?
                  (~&wire36) : wire35[(3'h5):(2'h3)]))) : ($signed(wire35) >>> $unsigned($unsigned((|(8'hac))))));
    end
  module40 #() modinst82 (.wire43(wire33), .wire44(wire37), .clk(clk), .wire42(wire38), .wire41(reg39), .y(wire81));
  module83 #() modinst109 (.wire84(wire36), .clk(clk), .wire87(wire35), .y(wire108), .wire88(reg39), .wire85(wire34), .wire86(wire33));
  assign wire110 = (wire35 == wire33[(3'h5):(1'h0)]);
endmodule

module module83
#(parameter param107 = (~&(~|((((8'hab) + (8'had)) <<< {(7'h43)}) ^~ {{(8'haa)}}))))
(y, clk, wire88, wire87, wire86, wire85, wire84);
  output wire [(32'hda):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(5'h11):(1'h0)] wire88;
  input wire [(4'ha):(1'h0)] wire87;
  input wire signed [(2'h2):(1'h0)] wire86;
  input wire [(3'h6):(1'h0)] wire85;
  input wire [(5'h11):(1'h0)] wire84;
  wire signed [(5'h15):(1'h0)] wire106;
  wire signed [(5'h11):(1'h0)] wire105;
  wire [(4'hd):(1'h0)] wire104;
  wire signed [(4'h8):(1'h0)] wire103;
  wire signed [(4'h8):(1'h0)] wire102;
  wire signed [(5'h12):(1'h0)] wire101;
  wire signed [(4'hb):(1'h0)] wire100;
  wire signed [(4'hf):(1'h0)] wire99;
  wire signed [(4'hd):(1'h0)] wire98;
  wire signed [(5'h15):(1'h0)] wire97;
  wire [(5'h11):(1'h0)] wire96;
  wire [(3'h6):(1'h0)] wire95;
  wire [(2'h2):(1'h0)] wire94;
  wire signed [(5'h12):(1'h0)] wire93;
  wire signed [(4'h9):(1'h0)] wire92;
  wire [(4'hc):(1'h0)] wire91;
  wire [(2'h3):(1'h0)] wire90;
  wire signed [(3'h5):(1'h0)] wire89;
  assign y = {wire106,
                 wire105,
                 wire104,
                 wire103,
                 wire102,
                 wire101,
                 wire100,
                 wire99,
                 wire98,
                 wire97,
                 wire96,
                 wire95,
                 wire94,
                 wire93,
                 wire92,
                 wire91,
                 wire90,
                 wire89,
                 (1'h0)};
  assign wire89 = $signed({{(7'h43)}, (|wire85)});
  assign wire90 = wire84[(5'h11):(4'he)];
  assign wire91 = ((|$unsigned(wire88[(3'h6):(3'h4)])) - wire90);
  assign wire92 = $signed((({(~|(7'h44)),
                      (wire91 >= wire85)} == $signed($signed(wire85))) * $unsigned(($unsigned(wire91) ?
                      $signed(wire89) : $signed(wire87)))));
  assign wire93 = (^(((^$unsigned(wire85)) ?
                      (-wire90[(2'h3):(2'h2)]) : (^~(wire85 <<< wire87))) != {$signed((wire87 ^~ wire85)),
                      ($signed((8'hbe)) ?
                          wire86[(1'h1):(1'h1)] : (wire85 && wire86))}));
  assign wire94 = $signed({$signed({wire92, (wire91 ? (8'h9f) : wire86)})});
  assign wire95 = {wire94[(1'h0):(1'h0)], (wire91 ~^ (~&(-(~^(8'h9e)))))};
  assign wire96 = (({$signed($unsigned(wire90)),
                          ($unsigned(wire87) ? wire88 : wire84)} ?
                      wire84[(2'h3):(1'h0)] : $unsigned(($signed(wire90) == wire92[(3'h6):(2'h3)]))) == wire90[(2'h2):(1'h0)]);
  assign wire97 = {wire90, wire96};
  assign wire98 = wire89;
  assign wire99 = wire93;
  assign wire100 = (-$unsigned($signed($signed(wire97[(5'h12):(5'h11)]))));
  assign wire101 = wire98;
  assign wire102 = $unsigned(($signed($unsigned(wire94[(2'h2):(1'h1)])) ?
                       ($signed($unsigned(wire85)) << $unsigned(wire94[(1'h0):(1'h0)])) : $unsigned(($signed(wire99) ?
                           $signed(wire84) : {wire98, wire94}))));
  assign wire103 = ((wire85[(2'h2):(1'h0)] >>> (-(8'hba))) || (wire89 ?
                       ({(7'h41)} & $unsigned(((8'hb3) ?
                           wire93 : wire89))) : $signed(((wire91 - wire95) ?
                           wire85 : (|wire99)))));
  assign wire104 = wire93;
  assign wire105 = (wire85 ? wire100[(4'h8):(4'h8)] : (|wire91[(4'h8):(3'h4)]));
  assign wire106 = (wire90[(2'h2):(1'h0)] ? wire100[(1'h0):(1'h0)] : (^wire93));
endmodule

module module40  (y, clk, wire44, wire43, wire42, wire41);
  output wire [(32'h1a7):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h15):(1'h0)] wire44;
  input wire signed [(4'hc):(1'h0)] wire43;
  input wire signed [(4'hf):(1'h0)] wire42;
  input wire [(5'h11):(1'h0)] wire41;
  wire signed [(4'he):(1'h0)] wire80;
  wire [(4'h9):(1'h0)] wire79;
  wire [(3'h4):(1'h0)] wire78;
  wire [(4'he):(1'h0)] wire64;
  wire signed [(5'h13):(1'h0)] wire63;
  wire signed [(4'hd):(1'h0)] wire62;
  wire [(3'h6):(1'h0)] wire61;
  wire signed [(5'h12):(1'h0)] wire60;
  wire [(4'hb):(1'h0)] wire59;
  wire signed [(4'ha):(1'h0)] wire58;
  wire [(5'h11):(1'h0)] wire57;
  wire signed [(3'h6):(1'h0)] wire56;
  wire signed [(4'ha):(1'h0)] wire55;
  wire signed [(5'h10):(1'h0)] wire51;
  wire signed [(4'h8):(1'h0)] wire49;
  wire [(4'hb):(1'h0)] wire48;
  wire signed [(2'h3):(1'h0)] wire47;
  wire signed [(4'hd):(1'h0)] wire46;
  wire [(5'h13):(1'h0)] wire45;
  reg signed [(5'h11):(1'h0)] reg77 = (1'h0);
  reg signed [(4'he):(1'h0)] reg76 = (1'h0);
  reg [(4'hd):(1'h0)] reg75 = (1'h0);
  reg [(3'h6):(1'h0)] reg74 = (1'h0);
  reg [(4'hc):(1'h0)] reg73 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg72 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg71 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg70 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg69 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg68 = (1'h0);
  reg [(5'h13):(1'h0)] reg67 = (1'h0);
  reg [(5'h15):(1'h0)] reg66 = (1'h0);
  reg [(4'h8):(1'h0)] reg65 = (1'h0);
  reg [(4'hb):(1'h0)] reg54 = (1'h0);
  reg [(2'h3):(1'h0)] reg53 = (1'h0);
  reg [(4'hc):(1'h0)] reg52 = (1'h0);
  reg signed [(3'h6):(1'h0)] reg50 = (1'h0);
  assign y = {wire80,
                 wire79,
                 wire78,
                 wire64,
                 wire63,
                 wire62,
                 wire61,
                 wire60,
                 wire59,
                 wire58,
                 wire57,
                 wire56,
                 wire55,
                 wire51,
                 wire49,
                 wire48,
                 wire47,
                 wire46,
                 wire45,
                 reg77,
                 reg76,
                 reg75,
                 reg74,
                 reg73,
                 reg72,
                 reg71,
                 reg70,
                 reg69,
                 reg68,
                 reg67,
                 reg66,
                 reg65,
                 reg54,
                 reg53,
                 reg52,
                 reg50,
                 (1'h0)};
  assign wire45 = wire42;
  assign wire46 = (8'haa);
  assign wire47 = (wire44[(4'h8):(2'h3)] ^ {(wire44[(5'h15):(4'ha)] >> (8'hb2))});
  assign wire48 = wire42;
  assign wire49 = ($unsigned((8'hb5)) ?
                      (^~$signed((7'h43))) : {$signed($signed((wire41 - wire46)))});
  always
    @(posedge clk) begin
      reg50 <= $unsigned(($signed($unsigned((wire45 ?
          (8'haf) : (8'ha8)))) << $unsigned($unsigned((wire41 <= wire49)))));
    end
  assign wire51 = wire49[(4'h8):(1'h0)];
  always
    @(posedge clk) begin
      reg52 <= (+wire48[(1'h0):(1'h0)]);
      reg53 <= (&(-reg50));
    end
  always
    @(posedge clk) begin
      reg54 <= wire46;
    end
  assign wire55 = reg53;
  assign wire56 = reg52;
  assign wire57 = (+((!$signed((wire56 ? reg53 : reg54))) ?
                      (8'hba) : (($unsigned((8'ha6)) <= (wire51 ?
                              wire56 : reg52)) ?
                          wire47 : $signed(wire56))));
  assign wire58 = (8'hbc);
  assign wire59 = $signed((^wire57));
  assign wire60 = wire57[(4'h9):(4'h8)];
  assign wire61 = ($unsigned({((|wire41) ?
                              wire45[(4'hd):(3'h4)] : (wire46 ?
                                  reg50 : wire56)),
                          (wire60 >>> wire47)}) ?
                      $signed((8'ha3)) : {wire60, wire46});
  assign wire62 = (reg50 ?
                      $unsigned((~^(((8'had) ^~ wire43) * $signed(wire41)))) : wire49[(4'h8):(4'h8)]);
  assign wire63 = (-$signed(wire55[(4'h8):(2'h3)]));
  assign wire64 = (|wire56);
  always
    @(posedge clk) begin
      if (wire45[(4'he):(1'h0)])
        begin
          reg65 <= {{wire64[(4'h9):(3'h5)], wire59},
              (-$signed($signed((wire51 ? wire41 : wire51))))};
        end
      else
        begin
          reg65 <= $signed($unsigned(wire47[(2'h3):(1'h1)]));
          reg66 <= wire60;
          if (wire60[(3'h7):(3'h4)])
            begin
              reg67 <= wire55[(4'h9):(3'h5)];
            end
          else
            begin
              reg67 <= wire43;
              reg68 <= wire48[(3'h6):(1'h1)];
              reg69 <= $unsigned(reg50[(3'h5):(3'h5)]);
            end
          if ({({$unsigned(wire42[(3'h7):(2'h3)]), wire46[(3'h5):(1'h1)]} ?
                  (~|(8'hb0)) : wire48[(1'h0):(1'h0)]),
              {(wire51 ^~ {$signed(reg66), $unsigned(reg68)}),
                  $unsigned($signed($unsigned(wire49)))}})
            begin
              reg70 <= $unsigned((8'ha7));
              reg71 <= reg53;
              reg72 <= wire57;
              reg73 <= (-{{(wire49[(1'h1):(1'h1)] || {reg50, reg53})}, reg53});
              reg74 <= ($unsigned(wire61) >> (|((((8'hb1) ? wire62 : reg53) ?
                  (&(8'hb8)) : (reg66 ? (8'hbf) : (8'hb3))) ^~ ((wire56 ?
                      wire62 : wire61) ?
                  reg73 : (~^wire63)))));
            end
          else
            begin
              reg70 <= wire56;
              reg71 <= reg73[(4'h8):(3'h7)];
              reg72 <= ({wire49} >= $unsigned((reg73 & ((wire49 ?
                  wire45 : wire56) >> (reg74 ? wire57 : wire45)))));
              reg73 <= $signed(wire41);
            end
          reg75 <= (~(wire48[(3'h4):(2'h3)] ?
              $signed(wire41[(1'h0):(1'h0)]) : (-wire63)));
        end
      reg76 <= reg52;
      reg77 <= wire55[(2'h2):(1'h1)];
    end
  assign wire78 = {$unsigned(((&reg74) ?
                          $unsigned($signed(reg67)) : $signed((wire51 ?
                              (8'hb9) : wire60)))),
                      (^((^~$signed(wire56)) ?
                          $signed((8'ha0)) : (!$unsigned(wire58))))};
  assign wire79 = reg75;
  assign wire80 = (((wire56 ?
                          ($signed(reg75) ?
                              (wire44 ? wire56 : reg69) : (reg70 ?
                                  reg70 : reg54)) : reg76[(4'h8):(3'h7)]) ?
                      wire51[(4'he):(4'ha)] : $signed((wire64[(4'he):(3'h5)] ~^ reg75))) > ($unsigned($unsigned($signed((8'hb0)))) ?
                      ($unsigned(wire45) == reg73[(4'hc):(3'h7)]) : $signed(reg69[(5'h11):(4'hb)])));
endmodule
