
WT1.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000eeec  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a78  0800f000  0800f000  00010000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800fa78  0800fa78  00011214  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800fa78  0800fa78  00010a78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800fa80  0800fa80  00011214  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800fa80  0800fa80  00010a80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800fa84  0800fa84  00010a84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000214  20000000  0800fa88  00011000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005a4  20000214  0800fc9c  00011214  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007b8  0800fc9c  000117b8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00011214  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b413  00000000  00000000  0001123d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004c54  00000000  00000000  0002c650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b40  00000000  00000000  000312a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000154d  00000000  00000000  00032de8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001cf13  00000000  00000000  00034335  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000224f6  00000000  00000000  00051248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009a349  00000000  00000000  0007373e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010da87  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008490  00000000  00000000  0010dacc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  00115f5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000214 	.word	0x20000214
 800012c:	00000000 	.word	0x00000000
 8000130:	0800efe4 	.word	0x0800efe4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000218 	.word	0x20000218
 800014c:	0800efe4 	.word	0x0800efe4

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	@ 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_frsub>:
 8000a9c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000aa0:	e002      	b.n	8000aa8 <__addsf3>
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_fsub>:
 8000aa4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000aa8 <__addsf3>:
 8000aa8:	0042      	lsls	r2, r0, #1
 8000aaa:	bf1f      	itttt	ne
 8000aac:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000ab0:	ea92 0f03 	teqne	r2, r3
 8000ab4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ab8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000abc:	d06a      	beq.n	8000b94 <__addsf3+0xec>
 8000abe:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ac2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ac6:	bfc1      	itttt	gt
 8000ac8:	18d2      	addgt	r2, r2, r3
 8000aca:	4041      	eorgt	r1, r0
 8000acc:	4048      	eorgt	r0, r1
 8000ace:	4041      	eorgt	r1, r0
 8000ad0:	bfb8      	it	lt
 8000ad2:	425b      	neglt	r3, r3
 8000ad4:	2b19      	cmp	r3, #25
 8000ad6:	bf88      	it	hi
 8000ad8:	4770      	bxhi	lr
 8000ada:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000ade:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ae2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000ae6:	bf18      	it	ne
 8000ae8:	4240      	negne	r0, r0
 8000aea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aee:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000af2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000af6:	bf18      	it	ne
 8000af8:	4249      	negne	r1, r1
 8000afa:	ea92 0f03 	teq	r2, r3
 8000afe:	d03f      	beq.n	8000b80 <__addsf3+0xd8>
 8000b00:	f1a2 0201 	sub.w	r2, r2, #1
 8000b04:	fa41 fc03 	asr.w	ip, r1, r3
 8000b08:	eb10 000c 	adds.w	r0, r0, ip
 8000b0c:	f1c3 0320 	rsb	r3, r3, #32
 8000b10:	fa01 f103 	lsl.w	r1, r1, r3
 8000b14:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000b18:	d502      	bpl.n	8000b20 <__addsf3+0x78>
 8000b1a:	4249      	negs	r1, r1
 8000b1c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b20:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000b24:	d313      	bcc.n	8000b4e <__addsf3+0xa6>
 8000b26:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000b2a:	d306      	bcc.n	8000b3a <__addsf3+0x92>
 8000b2c:	0840      	lsrs	r0, r0, #1
 8000b2e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b32:	f102 0201 	add.w	r2, r2, #1
 8000b36:	2afe      	cmp	r2, #254	@ 0xfe
 8000b38:	d251      	bcs.n	8000bde <__addsf3+0x136>
 8000b3a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000b3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b42:	bf08      	it	eq
 8000b44:	f020 0001 	biceq.w	r0, r0, #1
 8000b48:	ea40 0003 	orr.w	r0, r0, r3
 8000b4c:	4770      	bx	lr
 8000b4e:	0049      	lsls	r1, r1, #1
 8000b50:	eb40 0000 	adc.w	r0, r0, r0
 8000b54:	3a01      	subs	r2, #1
 8000b56:	bf28      	it	cs
 8000b58:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000b5c:	d2ed      	bcs.n	8000b3a <__addsf3+0x92>
 8000b5e:	fab0 fc80 	clz	ip, r0
 8000b62:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b66:	ebb2 020c 	subs.w	r2, r2, ip
 8000b6a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b6e:	bfaa      	itet	ge
 8000b70:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b74:	4252      	neglt	r2, r2
 8000b76:	4318      	orrge	r0, r3
 8000b78:	bfbc      	itt	lt
 8000b7a:	40d0      	lsrlt	r0, r2
 8000b7c:	4318      	orrlt	r0, r3
 8000b7e:	4770      	bx	lr
 8000b80:	f092 0f00 	teq	r2, #0
 8000b84:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000b88:	bf06      	itte	eq
 8000b8a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000b8e:	3201      	addeq	r2, #1
 8000b90:	3b01      	subne	r3, #1
 8000b92:	e7b5      	b.n	8000b00 <__addsf3+0x58>
 8000b94:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b9c:	bf18      	it	ne
 8000b9e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ba2:	d021      	beq.n	8000be8 <__addsf3+0x140>
 8000ba4:	ea92 0f03 	teq	r2, r3
 8000ba8:	d004      	beq.n	8000bb4 <__addsf3+0x10c>
 8000baa:	f092 0f00 	teq	r2, #0
 8000bae:	bf08      	it	eq
 8000bb0:	4608      	moveq	r0, r1
 8000bb2:	4770      	bx	lr
 8000bb4:	ea90 0f01 	teq	r0, r1
 8000bb8:	bf1c      	itt	ne
 8000bba:	2000      	movne	r0, #0
 8000bbc:	4770      	bxne	lr
 8000bbe:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000bc2:	d104      	bne.n	8000bce <__addsf3+0x126>
 8000bc4:	0040      	lsls	r0, r0, #1
 8000bc6:	bf28      	it	cs
 8000bc8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000bcc:	4770      	bx	lr
 8000bce:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000bd2:	bf3c      	itt	cc
 8000bd4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000bd8:	4770      	bxcc	lr
 8000bda:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bde:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000be2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000be6:	4770      	bx	lr
 8000be8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bec:	bf16      	itet	ne
 8000bee:	4608      	movne	r0, r1
 8000bf0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000bf4:	4601      	movne	r1, r0
 8000bf6:	0242      	lsls	r2, r0, #9
 8000bf8:	bf06      	itte	eq
 8000bfa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bfe:	ea90 0f01 	teqeq	r0, r1
 8000c02:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_ui2f>:
 8000c08:	f04f 0300 	mov.w	r3, #0
 8000c0c:	e004      	b.n	8000c18 <__aeabi_i2f+0x8>
 8000c0e:	bf00      	nop

08000c10 <__aeabi_i2f>:
 8000c10:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000c14:	bf48      	it	mi
 8000c16:	4240      	negmi	r0, r0
 8000c18:	ea5f 0c00 	movs.w	ip, r0
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000c24:	4601      	mov	r1, r0
 8000c26:	f04f 0000 	mov.w	r0, #0
 8000c2a:	e01c      	b.n	8000c66 <__aeabi_l2f+0x2a>

08000c2c <__aeabi_ul2f>:
 8000c2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c30:	bf08      	it	eq
 8000c32:	4770      	bxeq	lr
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e00a      	b.n	8000c50 <__aeabi_l2f+0x14>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_l2f>:
 8000c3c:	ea50 0201 	orrs.w	r2, r0, r1
 8000c40:	bf08      	it	eq
 8000c42:	4770      	bxeq	lr
 8000c44:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000c48:	d502      	bpl.n	8000c50 <__aeabi_l2f+0x14>
 8000c4a:	4240      	negs	r0, r0
 8000c4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c50:	ea5f 0c01 	movs.w	ip, r1
 8000c54:	bf02      	ittt	eq
 8000c56:	4684      	moveq	ip, r0
 8000c58:	4601      	moveq	r1, r0
 8000c5a:	2000      	moveq	r0, #0
 8000c5c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000c60:	bf08      	it	eq
 8000c62:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000c66:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000c6a:	fabc f28c 	clz	r2, ip
 8000c6e:	3a08      	subs	r2, #8
 8000c70:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c74:	db10      	blt.n	8000c98 <__aeabi_l2f+0x5c>
 8000c76:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c80:	f1c2 0220 	rsb	r2, r2, #32
 8000c84:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000c88:	fa20 f202 	lsr.w	r2, r0, r2
 8000c8c:	eb43 0002 	adc.w	r0, r3, r2
 8000c90:	bf08      	it	eq
 8000c92:	f020 0001 	biceq.w	r0, r0, #1
 8000c96:	4770      	bx	lr
 8000c98:	f102 0220 	add.w	r2, r2, #32
 8000c9c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca0:	f1c2 0220 	rsb	r2, r2, #32
 8000ca4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000ca8:	fa21 f202 	lsr.w	r2, r1, r2
 8000cac:	eb43 0002 	adc.w	r0, r3, r2
 8000cb0:	bf08      	it	eq
 8000cb2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_fmul>:
 8000cb8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000cbc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cc0:	bf1e      	ittt	ne
 8000cc2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cc6:	ea92 0f0c 	teqne	r2, ip
 8000cca:	ea93 0f0c 	teqne	r3, ip
 8000cce:	d06f      	beq.n	8000db0 <__aeabi_fmul+0xf8>
 8000cd0:	441a      	add	r2, r3
 8000cd2:	ea80 0c01 	eor.w	ip, r0, r1
 8000cd6:	0240      	lsls	r0, r0, #9
 8000cd8:	bf18      	it	ne
 8000cda:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cde:	d01e      	beq.n	8000d1e <__aeabi_fmul+0x66>
 8000ce0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000ce4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000ce8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cec:	fba0 3101 	umull	r3, r1, r0, r1
 8000cf0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000cf4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000cf8:	bf3e      	ittt	cc
 8000cfa:	0049      	lslcc	r1, r1, #1
 8000cfc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d00:	005b      	lslcc	r3, r3, #1
 8000d02:	ea40 0001 	orr.w	r0, r0, r1
 8000d06:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d0a:	2afd      	cmp	r2, #253	@ 0xfd
 8000d0c:	d81d      	bhi.n	8000d4a <__aeabi_fmul+0x92>
 8000d0e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d12:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d16:	bf08      	it	eq
 8000d18:	f020 0001 	biceq.w	r0, r0, #1
 8000d1c:	4770      	bx	lr
 8000d1e:	f090 0f00 	teq	r0, #0
 8000d22:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000d26:	bf08      	it	eq
 8000d28:	0249      	lsleq	r1, r1, #9
 8000d2a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d2e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d32:	3a7f      	subs	r2, #127	@ 0x7f
 8000d34:	bfc2      	ittt	gt
 8000d36:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000d3a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d3e:	4770      	bxgt	lr
 8000d40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d44:	f04f 0300 	mov.w	r3, #0
 8000d48:	3a01      	subs	r2, #1
 8000d4a:	dc5d      	bgt.n	8000e08 <__aeabi_fmul+0x150>
 8000d4c:	f112 0f19 	cmn.w	r2, #25
 8000d50:	bfdc      	itt	le
 8000d52:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000d56:	4770      	bxle	lr
 8000d58:	f1c2 0200 	rsb	r2, r2, #0
 8000d5c:	0041      	lsls	r1, r0, #1
 8000d5e:	fa21 f102 	lsr.w	r1, r1, r2
 8000d62:	f1c2 0220 	rsb	r2, r2, #32
 8000d66:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d6a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d6e:	f140 0000 	adc.w	r0, r0, #0
 8000d72:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d76:	bf08      	it	eq
 8000d78:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d7c:	4770      	bx	lr
 8000d7e:	f092 0f00 	teq	r2, #0
 8000d82:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000d86:	bf02      	ittt	eq
 8000d88:	0040      	lsleq	r0, r0, #1
 8000d8a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000d8e:	3a01      	subeq	r2, #1
 8000d90:	d0f9      	beq.n	8000d86 <__aeabi_fmul+0xce>
 8000d92:	ea40 000c 	orr.w	r0, r0, ip
 8000d96:	f093 0f00 	teq	r3, #0
 8000d9a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000d9e:	bf02      	ittt	eq
 8000da0:	0049      	lsleq	r1, r1, #1
 8000da2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000da6:	3b01      	subeq	r3, #1
 8000da8:	d0f9      	beq.n	8000d9e <__aeabi_fmul+0xe6>
 8000daa:	ea41 010c 	orr.w	r1, r1, ip
 8000dae:	e78f      	b.n	8000cd0 <__aeabi_fmul+0x18>
 8000db0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000db4:	ea92 0f0c 	teq	r2, ip
 8000db8:	bf18      	it	ne
 8000dba:	ea93 0f0c 	teqne	r3, ip
 8000dbe:	d00a      	beq.n	8000dd6 <__aeabi_fmul+0x11e>
 8000dc0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000dc4:	bf18      	it	ne
 8000dc6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000dca:	d1d8      	bne.n	8000d7e <__aeabi_fmul+0xc6>
 8000dcc:	ea80 0001 	eor.w	r0, r0, r1
 8000dd0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000dd4:	4770      	bx	lr
 8000dd6:	f090 0f00 	teq	r0, #0
 8000dda:	bf17      	itett	ne
 8000ddc:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000de0:	4608      	moveq	r0, r1
 8000de2:	f091 0f00 	teqne	r1, #0
 8000de6:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000dea:	d014      	beq.n	8000e16 <__aeabi_fmul+0x15e>
 8000dec:	ea92 0f0c 	teq	r2, ip
 8000df0:	d101      	bne.n	8000df6 <__aeabi_fmul+0x13e>
 8000df2:	0242      	lsls	r2, r0, #9
 8000df4:	d10f      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000df6:	ea93 0f0c 	teq	r3, ip
 8000dfa:	d103      	bne.n	8000e04 <__aeabi_fmul+0x14c>
 8000dfc:	024b      	lsls	r3, r1, #9
 8000dfe:	bf18      	it	ne
 8000e00:	4608      	movne	r0, r1
 8000e02:	d108      	bne.n	8000e16 <__aeabi_fmul+0x15e>
 8000e04:	ea80 0001 	eor.w	r0, r0, r1
 8000e08:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e0c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e10:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e14:	4770      	bx	lr
 8000e16:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e1a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000e1e:	4770      	bx	lr

08000e20 <__aeabi_fdiv>:
 8000e20:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000e24:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e28:	bf1e      	ittt	ne
 8000e2a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e2e:	ea92 0f0c 	teqne	r2, ip
 8000e32:	ea93 0f0c 	teqne	r3, ip
 8000e36:	d069      	beq.n	8000f0c <__aeabi_fdiv+0xec>
 8000e38:	eba2 0203 	sub.w	r2, r2, r3
 8000e3c:	ea80 0c01 	eor.w	ip, r0, r1
 8000e40:	0249      	lsls	r1, r1, #9
 8000e42:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e46:	d037      	beq.n	8000eb8 <__aeabi_fdiv+0x98>
 8000e48:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000e4c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e50:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e54:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000e58:	428b      	cmp	r3, r1
 8000e5a:	bf38      	it	cc
 8000e5c:	005b      	lslcc	r3, r3, #1
 8000e5e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000e62:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000e66:	428b      	cmp	r3, r1
 8000e68:	bf24      	itt	cs
 8000e6a:	1a5b      	subcs	r3, r3, r1
 8000e6c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e70:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e74:	bf24      	itt	cs
 8000e76:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e7a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e7e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e82:	bf24      	itt	cs
 8000e84:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e88:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e8c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e90:	bf24      	itt	cs
 8000e92:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e96:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e9a:	011b      	lsls	r3, r3, #4
 8000e9c:	bf18      	it	ne
 8000e9e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ea2:	d1e0      	bne.n	8000e66 <__aeabi_fdiv+0x46>
 8000ea4:	2afd      	cmp	r2, #253	@ 0xfd
 8000ea6:	f63f af50 	bhi.w	8000d4a <__aeabi_fmul+0x92>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000eb0:	bf08      	it	eq
 8000eb2:	f020 0001 	biceq.w	r0, r0, #1
 8000eb6:	4770      	bx	lr
 8000eb8:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000ebc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ec0:	327f      	adds	r2, #127	@ 0x7f
 8000ec2:	bfc2      	ittt	gt
 8000ec4:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000ec8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ecc:	4770      	bxgt	lr
 8000ece:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ed2:	f04f 0300 	mov.w	r3, #0
 8000ed6:	3a01      	subs	r2, #1
 8000ed8:	e737      	b.n	8000d4a <__aeabi_fmul+0x92>
 8000eda:	f092 0f00 	teq	r2, #0
 8000ede:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000ee2:	bf02      	ittt	eq
 8000ee4:	0040      	lsleq	r0, r0, #1
 8000ee6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000eea:	3a01      	subeq	r2, #1
 8000eec:	d0f9      	beq.n	8000ee2 <__aeabi_fdiv+0xc2>
 8000eee:	ea40 000c 	orr.w	r0, r0, ip
 8000ef2:	f093 0f00 	teq	r3, #0
 8000ef6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000efa:	bf02      	ittt	eq
 8000efc:	0049      	lsleq	r1, r1, #1
 8000efe:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f02:	3b01      	subeq	r3, #1
 8000f04:	d0f9      	beq.n	8000efa <__aeabi_fdiv+0xda>
 8000f06:	ea41 010c 	orr.w	r1, r1, ip
 8000f0a:	e795      	b.n	8000e38 <__aeabi_fdiv+0x18>
 8000f0c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f10:	ea92 0f0c 	teq	r2, ip
 8000f14:	d108      	bne.n	8000f28 <__aeabi_fdiv+0x108>
 8000f16:	0242      	lsls	r2, r0, #9
 8000f18:	f47f af7d 	bne.w	8000e16 <__aeabi_fmul+0x15e>
 8000f1c:	ea93 0f0c 	teq	r3, ip
 8000f20:	f47f af70 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f24:	4608      	mov	r0, r1
 8000f26:	e776      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f28:	ea93 0f0c 	teq	r3, ip
 8000f2c:	d104      	bne.n	8000f38 <__aeabi_fdiv+0x118>
 8000f2e:	024b      	lsls	r3, r1, #9
 8000f30:	f43f af4c 	beq.w	8000dcc <__aeabi_fmul+0x114>
 8000f34:	4608      	mov	r0, r1
 8000f36:	e76e      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f38:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000f3c:	bf18      	it	ne
 8000f3e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000f42:	d1ca      	bne.n	8000eda <__aeabi_fdiv+0xba>
 8000f44:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000f48:	f47f af5c 	bne.w	8000e04 <__aeabi_fmul+0x14c>
 8000f4c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000f50:	f47f af3c 	bne.w	8000dcc <__aeabi_fmul+0x114>
 8000f54:	e75f      	b.n	8000e16 <__aeabi_fmul+0x15e>
 8000f56:	bf00      	nop

08000f58 <__gesf2>:
 8000f58:	f04f 3cff 	mov.w	ip, #4294967295
 8000f5c:	e006      	b.n	8000f6c <__cmpsf2+0x4>
 8000f5e:	bf00      	nop

08000f60 <__lesf2>:
 8000f60:	f04f 0c01 	mov.w	ip, #1
 8000f64:	e002      	b.n	8000f6c <__cmpsf2+0x4>
 8000f66:	bf00      	nop

08000f68 <__cmpsf2>:
 8000f68:	f04f 0c01 	mov.w	ip, #1
 8000f6c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f70:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f7c:	bf18      	it	ne
 8000f7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f82:	d011      	beq.n	8000fa8 <__cmpsf2+0x40>
 8000f84:	b001      	add	sp, #4
 8000f86:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f8a:	bf18      	it	ne
 8000f8c:	ea90 0f01 	teqne	r0, r1
 8000f90:	bf58      	it	pl
 8000f92:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f96:	bf88      	it	hi
 8000f98:	17c8      	asrhi	r0, r1, #31
 8000f9a:	bf38      	it	cc
 8000f9c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fa0:	bf18      	it	ne
 8000fa2:	f040 0001 	orrne.w	r0, r0, #1
 8000fa6:	4770      	bx	lr
 8000fa8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fac:	d102      	bne.n	8000fb4 <__cmpsf2+0x4c>
 8000fae:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fb2:	d105      	bne.n	8000fc0 <__cmpsf2+0x58>
 8000fb4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fb8:	d1e4      	bne.n	8000f84 <__cmpsf2+0x1c>
 8000fba:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fbe:	d0e1      	beq.n	8000f84 <__cmpsf2+0x1c>
 8000fc0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fc4:	4770      	bx	lr
 8000fc6:	bf00      	nop

08000fc8 <__aeabi_cfrcmple>:
 8000fc8:	4684      	mov	ip, r0
 8000fca:	4608      	mov	r0, r1
 8000fcc:	4661      	mov	r1, ip
 8000fce:	e7ff      	b.n	8000fd0 <__aeabi_cfcmpeq>

08000fd0 <__aeabi_cfcmpeq>:
 8000fd0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fd2:	f7ff ffc9 	bl	8000f68 <__cmpsf2>
 8000fd6:	2800      	cmp	r0, #0
 8000fd8:	bf48      	it	mi
 8000fda:	f110 0f00 	cmnmi.w	r0, #0
 8000fde:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fe0 <__aeabi_fcmpeq>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff fff4 	bl	8000fd0 <__aeabi_cfcmpeq>
 8000fe8:	bf0c      	ite	eq
 8000fea:	2001      	moveq	r0, #1
 8000fec:	2000      	movne	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmplt>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffea 	bl	8000fd0 <__aeabi_cfcmpeq>
 8000ffc:	bf34      	ite	cc
 8000ffe:	2001      	movcc	r0, #1
 8001000:	2000      	movcs	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmple>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffe0 	bl	8000fd0 <__aeabi_cfcmpeq>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpge>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffd2 	bl	8000fc8 <__aeabi_cfrcmple>
 8001024:	bf94      	ite	ls
 8001026:	2001      	movls	r0, #1
 8001028:	2000      	movhi	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <__aeabi_fcmpgt>:
 8001030:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001034:	f7ff ffc8 	bl	8000fc8 <__aeabi_cfrcmple>
 8001038:	bf34      	ite	cc
 800103a:	2001      	movcc	r0, #1
 800103c:	2000      	movcs	r0, #0
 800103e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001042:	bf00      	nop

08001044 <__aeabi_f2uiz>:
 8001044:	0042      	lsls	r2, r0, #1
 8001046:	d20e      	bcs.n	8001066 <__aeabi_f2uiz+0x22>
 8001048:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 800104c:	d30b      	bcc.n	8001066 <__aeabi_f2uiz+0x22>
 800104e:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8001052:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001056:	d409      	bmi.n	800106c <__aeabi_f2uiz+0x28>
 8001058:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800105c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001060:	fa23 f002 	lsr.w	r0, r3, r2
 8001064:	4770      	bx	lr
 8001066:	f04f 0000 	mov.w	r0, #0
 800106a:	4770      	bx	lr
 800106c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001070:	d101      	bne.n	8001076 <__aeabi_f2uiz+0x32>
 8001072:	0242      	lsls	r2, r0, #9
 8001074:	d102      	bne.n	800107c <__aeabi_f2uiz+0x38>
 8001076:	f04f 30ff 	mov.w	r0, #4294967295
 800107a:	4770      	bx	lr
 800107c:	f04f 0000 	mov.w	r0, #0
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop

08001084 <__aeabi_uldivmod>:
 8001084:	b953      	cbnz	r3, 800109c <__aeabi_uldivmod+0x18>
 8001086:	b94a      	cbnz	r2, 800109c <__aeabi_uldivmod+0x18>
 8001088:	2900      	cmp	r1, #0
 800108a:	bf08      	it	eq
 800108c:	2800      	cmpeq	r0, #0
 800108e:	bf1c      	itt	ne
 8001090:	f04f 31ff 	movne.w	r1, #4294967295
 8001094:	f04f 30ff 	movne.w	r0, #4294967295
 8001098:	f000 b98c 	b.w	80013b4 <__aeabi_idiv0>
 800109c:	f1ad 0c08 	sub.w	ip, sp, #8
 80010a0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80010a4:	f000 f806 	bl	80010b4 <__udivmoddi4>
 80010a8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80010ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80010b0:	b004      	add	sp, #16
 80010b2:	4770      	bx	lr

080010b4 <__udivmoddi4>:
 80010b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80010b8:	9d08      	ldr	r5, [sp, #32]
 80010ba:	468e      	mov	lr, r1
 80010bc:	4604      	mov	r4, r0
 80010be:	4688      	mov	r8, r1
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d14a      	bne.n	800115a <__udivmoddi4+0xa6>
 80010c4:	428a      	cmp	r2, r1
 80010c6:	4617      	mov	r7, r2
 80010c8:	d962      	bls.n	8001190 <__udivmoddi4+0xdc>
 80010ca:	fab2 f682 	clz	r6, r2
 80010ce:	b14e      	cbz	r6, 80010e4 <__udivmoddi4+0x30>
 80010d0:	f1c6 0320 	rsb	r3, r6, #32
 80010d4:	fa01 f806 	lsl.w	r8, r1, r6
 80010d8:	fa20 f303 	lsr.w	r3, r0, r3
 80010dc:	40b7      	lsls	r7, r6
 80010de:	ea43 0808 	orr.w	r8, r3, r8
 80010e2:	40b4      	lsls	r4, r6
 80010e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80010e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80010ec:	fa1f fc87 	uxth.w	ip, r7
 80010f0:	fb0e 8811 	mls	r8, lr, r1, r8
 80010f4:	fb01 f20c 	mul.w	r2, r1, ip
 80010f8:	0c23      	lsrs	r3, r4, #16
 80010fa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80010fe:	429a      	cmp	r2, r3
 8001100:	d909      	bls.n	8001116 <__udivmoddi4+0x62>
 8001102:	18fb      	adds	r3, r7, r3
 8001104:	f101 30ff 	add.w	r0, r1, #4294967295
 8001108:	f080 80eb 	bcs.w	80012e2 <__udivmoddi4+0x22e>
 800110c:	429a      	cmp	r2, r3
 800110e:	f240 80e8 	bls.w	80012e2 <__udivmoddi4+0x22e>
 8001112:	3902      	subs	r1, #2
 8001114:	443b      	add	r3, r7
 8001116:	1a9a      	subs	r2, r3, r2
 8001118:	fbb2 f0fe 	udiv	r0, r2, lr
 800111c:	fb0e 2210 	mls	r2, lr, r0, r2
 8001120:	fb00 fc0c 	mul.w	ip, r0, ip
 8001124:	b2a3      	uxth	r3, r4
 8001126:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800112a:	459c      	cmp	ip, r3
 800112c:	d909      	bls.n	8001142 <__udivmoddi4+0x8e>
 800112e:	18fb      	adds	r3, r7, r3
 8001130:	f100 32ff 	add.w	r2, r0, #4294967295
 8001134:	f080 80d7 	bcs.w	80012e6 <__udivmoddi4+0x232>
 8001138:	459c      	cmp	ip, r3
 800113a:	f240 80d4 	bls.w	80012e6 <__udivmoddi4+0x232>
 800113e:	443b      	add	r3, r7
 8001140:	3802      	subs	r0, #2
 8001142:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8001146:	2100      	movs	r1, #0
 8001148:	eba3 030c 	sub.w	r3, r3, ip
 800114c:	b11d      	cbz	r5, 8001156 <__udivmoddi4+0xa2>
 800114e:	2200      	movs	r2, #0
 8001150:	40f3      	lsrs	r3, r6
 8001152:	e9c5 3200 	strd	r3, r2, [r5]
 8001156:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800115a:	428b      	cmp	r3, r1
 800115c:	d905      	bls.n	800116a <__udivmoddi4+0xb6>
 800115e:	b10d      	cbz	r5, 8001164 <__udivmoddi4+0xb0>
 8001160:	e9c5 0100 	strd	r0, r1, [r5]
 8001164:	2100      	movs	r1, #0
 8001166:	4608      	mov	r0, r1
 8001168:	e7f5      	b.n	8001156 <__udivmoddi4+0xa2>
 800116a:	fab3 f183 	clz	r1, r3
 800116e:	2900      	cmp	r1, #0
 8001170:	d146      	bne.n	8001200 <__udivmoddi4+0x14c>
 8001172:	4573      	cmp	r3, lr
 8001174:	d302      	bcc.n	800117c <__udivmoddi4+0xc8>
 8001176:	4282      	cmp	r2, r0
 8001178:	f200 8108 	bhi.w	800138c <__udivmoddi4+0x2d8>
 800117c:	1a84      	subs	r4, r0, r2
 800117e:	eb6e 0203 	sbc.w	r2, lr, r3
 8001182:	2001      	movs	r0, #1
 8001184:	4690      	mov	r8, r2
 8001186:	2d00      	cmp	r5, #0
 8001188:	d0e5      	beq.n	8001156 <__udivmoddi4+0xa2>
 800118a:	e9c5 4800 	strd	r4, r8, [r5]
 800118e:	e7e2      	b.n	8001156 <__udivmoddi4+0xa2>
 8001190:	2a00      	cmp	r2, #0
 8001192:	f000 8091 	beq.w	80012b8 <__udivmoddi4+0x204>
 8001196:	fab2 f682 	clz	r6, r2
 800119a:	2e00      	cmp	r6, #0
 800119c:	f040 80a5 	bne.w	80012ea <__udivmoddi4+0x236>
 80011a0:	1a8a      	subs	r2, r1, r2
 80011a2:	2101      	movs	r1, #1
 80011a4:	0c03      	lsrs	r3, r0, #16
 80011a6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80011aa:	b280      	uxth	r0, r0
 80011ac:	b2bc      	uxth	r4, r7
 80011ae:	fbb2 fcfe 	udiv	ip, r2, lr
 80011b2:	fb0e 221c 	mls	r2, lr, ip, r2
 80011b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80011ba:	fb04 f20c 	mul.w	r2, r4, ip
 80011be:	429a      	cmp	r2, r3
 80011c0:	d907      	bls.n	80011d2 <__udivmoddi4+0x11e>
 80011c2:	18fb      	adds	r3, r7, r3
 80011c4:	f10c 38ff 	add.w	r8, ip, #4294967295
 80011c8:	d202      	bcs.n	80011d0 <__udivmoddi4+0x11c>
 80011ca:	429a      	cmp	r2, r3
 80011cc:	f200 80e3 	bhi.w	8001396 <__udivmoddi4+0x2e2>
 80011d0:	46c4      	mov	ip, r8
 80011d2:	1a9b      	subs	r3, r3, r2
 80011d4:	fbb3 f2fe 	udiv	r2, r3, lr
 80011d8:	fb0e 3312 	mls	r3, lr, r2, r3
 80011dc:	fb02 f404 	mul.w	r4, r2, r4
 80011e0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80011e4:	429c      	cmp	r4, r3
 80011e6:	d907      	bls.n	80011f8 <__udivmoddi4+0x144>
 80011e8:	18fb      	adds	r3, r7, r3
 80011ea:	f102 30ff 	add.w	r0, r2, #4294967295
 80011ee:	d202      	bcs.n	80011f6 <__udivmoddi4+0x142>
 80011f0:	429c      	cmp	r4, r3
 80011f2:	f200 80cd 	bhi.w	8001390 <__udivmoddi4+0x2dc>
 80011f6:	4602      	mov	r2, r0
 80011f8:	1b1b      	subs	r3, r3, r4
 80011fa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80011fe:	e7a5      	b.n	800114c <__udivmoddi4+0x98>
 8001200:	f1c1 0620 	rsb	r6, r1, #32
 8001204:	408b      	lsls	r3, r1
 8001206:	fa22 f706 	lsr.w	r7, r2, r6
 800120a:	431f      	orrs	r7, r3
 800120c:	fa2e fa06 	lsr.w	sl, lr, r6
 8001210:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8001214:	fbba f8f9 	udiv	r8, sl, r9
 8001218:	fa0e fe01 	lsl.w	lr, lr, r1
 800121c:	fa20 f306 	lsr.w	r3, r0, r6
 8001220:	fb09 aa18 	mls	sl, r9, r8, sl
 8001224:	fa1f fc87 	uxth.w	ip, r7
 8001228:	ea43 030e 	orr.w	r3, r3, lr
 800122c:	fa00 fe01 	lsl.w	lr, r0, r1
 8001230:	fb08 f00c 	mul.w	r0, r8, ip
 8001234:	0c1c      	lsrs	r4, r3, #16
 8001236:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800123a:	42a0      	cmp	r0, r4
 800123c:	fa02 f201 	lsl.w	r2, r2, r1
 8001240:	d90a      	bls.n	8001258 <__udivmoddi4+0x1a4>
 8001242:	193c      	adds	r4, r7, r4
 8001244:	f108 3aff 	add.w	sl, r8, #4294967295
 8001248:	f080 809e 	bcs.w	8001388 <__udivmoddi4+0x2d4>
 800124c:	42a0      	cmp	r0, r4
 800124e:	f240 809b 	bls.w	8001388 <__udivmoddi4+0x2d4>
 8001252:	f1a8 0802 	sub.w	r8, r8, #2
 8001256:	443c      	add	r4, r7
 8001258:	1a24      	subs	r4, r4, r0
 800125a:	b298      	uxth	r0, r3
 800125c:	fbb4 f3f9 	udiv	r3, r4, r9
 8001260:	fb09 4413 	mls	r4, r9, r3, r4
 8001264:	fb03 fc0c 	mul.w	ip, r3, ip
 8001268:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 800126c:	45a4      	cmp	ip, r4
 800126e:	d909      	bls.n	8001284 <__udivmoddi4+0x1d0>
 8001270:	193c      	adds	r4, r7, r4
 8001272:	f103 30ff 	add.w	r0, r3, #4294967295
 8001276:	f080 8085 	bcs.w	8001384 <__udivmoddi4+0x2d0>
 800127a:	45a4      	cmp	ip, r4
 800127c:	f240 8082 	bls.w	8001384 <__udivmoddi4+0x2d0>
 8001280:	3b02      	subs	r3, #2
 8001282:	443c      	add	r4, r7
 8001284:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8001288:	eba4 040c 	sub.w	r4, r4, ip
 800128c:	fba0 8c02 	umull	r8, ip, r0, r2
 8001290:	4564      	cmp	r4, ip
 8001292:	4643      	mov	r3, r8
 8001294:	46e1      	mov	r9, ip
 8001296:	d364      	bcc.n	8001362 <__udivmoddi4+0x2ae>
 8001298:	d061      	beq.n	800135e <__udivmoddi4+0x2aa>
 800129a:	b15d      	cbz	r5, 80012b4 <__udivmoddi4+0x200>
 800129c:	ebbe 0203 	subs.w	r2, lr, r3
 80012a0:	eb64 0409 	sbc.w	r4, r4, r9
 80012a4:	fa04 f606 	lsl.w	r6, r4, r6
 80012a8:	fa22 f301 	lsr.w	r3, r2, r1
 80012ac:	431e      	orrs	r6, r3
 80012ae:	40cc      	lsrs	r4, r1
 80012b0:	e9c5 6400 	strd	r6, r4, [r5]
 80012b4:	2100      	movs	r1, #0
 80012b6:	e74e      	b.n	8001156 <__udivmoddi4+0xa2>
 80012b8:	fbb1 fcf2 	udiv	ip, r1, r2
 80012bc:	0c01      	lsrs	r1, r0, #16
 80012be:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80012c2:	b280      	uxth	r0, r0
 80012c4:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80012c8:	463b      	mov	r3, r7
 80012ca:	fbb1 f1f7 	udiv	r1, r1, r7
 80012ce:	4638      	mov	r0, r7
 80012d0:	463c      	mov	r4, r7
 80012d2:	46b8      	mov	r8, r7
 80012d4:	46be      	mov	lr, r7
 80012d6:	2620      	movs	r6, #32
 80012d8:	eba2 0208 	sub.w	r2, r2, r8
 80012dc:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80012e0:	e765      	b.n	80011ae <__udivmoddi4+0xfa>
 80012e2:	4601      	mov	r1, r0
 80012e4:	e717      	b.n	8001116 <__udivmoddi4+0x62>
 80012e6:	4610      	mov	r0, r2
 80012e8:	e72b      	b.n	8001142 <__udivmoddi4+0x8e>
 80012ea:	f1c6 0120 	rsb	r1, r6, #32
 80012ee:	fa2e fc01 	lsr.w	ip, lr, r1
 80012f2:	40b7      	lsls	r7, r6
 80012f4:	fa0e fe06 	lsl.w	lr, lr, r6
 80012f8:	fa20 f101 	lsr.w	r1, r0, r1
 80012fc:	ea41 010e 	orr.w	r1, r1, lr
 8001300:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001304:	fbbc f8fe 	udiv	r8, ip, lr
 8001308:	b2bc      	uxth	r4, r7
 800130a:	fb0e cc18 	mls	ip, lr, r8, ip
 800130e:	fb08 f904 	mul.w	r9, r8, r4
 8001312:	0c0a      	lsrs	r2, r1, #16
 8001314:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8001318:	40b0      	lsls	r0, r6
 800131a:	4591      	cmp	r9, r2
 800131c:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8001320:	b280      	uxth	r0, r0
 8001322:	d93e      	bls.n	80013a2 <__udivmoddi4+0x2ee>
 8001324:	18ba      	adds	r2, r7, r2
 8001326:	f108 3cff 	add.w	ip, r8, #4294967295
 800132a:	d201      	bcs.n	8001330 <__udivmoddi4+0x27c>
 800132c:	4591      	cmp	r9, r2
 800132e:	d81f      	bhi.n	8001370 <__udivmoddi4+0x2bc>
 8001330:	eba2 0209 	sub.w	r2, r2, r9
 8001334:	fbb2 f9fe 	udiv	r9, r2, lr
 8001338:	fb09 f804 	mul.w	r8, r9, r4
 800133c:	fb0e 2a19 	mls	sl, lr, r9, r2
 8001340:	b28a      	uxth	r2, r1
 8001342:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8001346:	4542      	cmp	r2, r8
 8001348:	d229      	bcs.n	800139e <__udivmoddi4+0x2ea>
 800134a:	18ba      	adds	r2, r7, r2
 800134c:	f109 31ff 	add.w	r1, r9, #4294967295
 8001350:	d2c2      	bcs.n	80012d8 <__udivmoddi4+0x224>
 8001352:	4542      	cmp	r2, r8
 8001354:	d2c0      	bcs.n	80012d8 <__udivmoddi4+0x224>
 8001356:	f1a9 0102 	sub.w	r1, r9, #2
 800135a:	443a      	add	r2, r7
 800135c:	e7bc      	b.n	80012d8 <__udivmoddi4+0x224>
 800135e:	45c6      	cmp	lr, r8
 8001360:	d29b      	bcs.n	800129a <__udivmoddi4+0x1e6>
 8001362:	ebb8 0302 	subs.w	r3, r8, r2
 8001366:	eb6c 0c07 	sbc.w	ip, ip, r7
 800136a:	3801      	subs	r0, #1
 800136c:	46e1      	mov	r9, ip
 800136e:	e794      	b.n	800129a <__udivmoddi4+0x1e6>
 8001370:	eba7 0909 	sub.w	r9, r7, r9
 8001374:	444a      	add	r2, r9
 8001376:	fbb2 f9fe 	udiv	r9, r2, lr
 800137a:	f1a8 0c02 	sub.w	ip, r8, #2
 800137e:	fb09 f804 	mul.w	r8, r9, r4
 8001382:	e7db      	b.n	800133c <__udivmoddi4+0x288>
 8001384:	4603      	mov	r3, r0
 8001386:	e77d      	b.n	8001284 <__udivmoddi4+0x1d0>
 8001388:	46d0      	mov	r8, sl
 800138a:	e765      	b.n	8001258 <__udivmoddi4+0x1a4>
 800138c:	4608      	mov	r0, r1
 800138e:	e6fa      	b.n	8001186 <__udivmoddi4+0xd2>
 8001390:	443b      	add	r3, r7
 8001392:	3a02      	subs	r2, #2
 8001394:	e730      	b.n	80011f8 <__udivmoddi4+0x144>
 8001396:	f1ac 0c02 	sub.w	ip, ip, #2
 800139a:	443b      	add	r3, r7
 800139c:	e719      	b.n	80011d2 <__udivmoddi4+0x11e>
 800139e:	4649      	mov	r1, r9
 80013a0:	e79a      	b.n	80012d8 <__udivmoddi4+0x224>
 80013a2:	eba2 0209 	sub.w	r2, r2, r9
 80013a6:	fbb2 f9fe 	udiv	r9, r2, lr
 80013aa:	46c4      	mov	ip, r8
 80013ac:	fb09 f804 	mul.w	r8, r9, r4
 80013b0:	e7c4      	b.n	800133c <__udivmoddi4+0x288>
 80013b2:	bf00      	nop

080013b4 <__aeabi_idiv0>:
 80013b4:	4770      	bx	lr
 80013b6:	bf00      	nop

080013b8 <ReadAverageVoltage>:

/* ---------------------------------------------------------------
 * Helper: read average ADC voltage for a given channel
 * --------------------------------------------------------------- */
static float ReadAverageVoltage(uint32_t channel, uint8_t samples)
{
 80013b8:	b590      	push	{r4, r7, lr}
 80013ba:	b089      	sub	sp, #36	@ 0x24
 80013bc:	af00      	add	r7, sp, #0
 80013be:	6078      	str	r0, [r7, #4]
 80013c0:	460b      	mov	r3, r1
 80013c2:	70fb      	strb	r3, [r7, #3]
    ADC_ChannelConfTypeDef sConfig = {0};
 80013c4:	f107 0308 	add.w	r3, r7, #8
 80013c8:	2200      	movs	r2, #0
 80013ca:	601a      	str	r2, [r3, #0]
 80013cc:	605a      	str	r2, [r3, #4]
 80013ce:	609a      	str	r2, [r3, #8]
    sConfig.Channel = channel;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	60bb      	str	r3, [r7, #8]
    sConfig.Rank = ADC_REGULAR_RANK_1;
 80013d4:	2301      	movs	r3, #1
 80013d6:	60fb      	str	r3, [r7, #12]
    sConfig.SamplingTime = ADC_SAMPLETIME_41CYCLES_5;
 80013d8:	2304      	movs	r3, #4
 80013da:	613b      	str	r3, [r7, #16]
    HAL_ADC_ConfigChannel(hAdc, &sConfig);
 80013dc:	4b25      	ldr	r3, [pc, #148]	@ (8001474 <ReadAverageVoltage+0xbc>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f107 0208 	add.w	r2, r7, #8
 80013e4:	4611      	mov	r1, r2
 80013e6:	4618      	mov	r0, r3
 80013e8:	f005 fb06 	bl	80069f8 <HAL_ADC_ConfigChannel>

    uint32_t sum = 0;
 80013ec:	2300      	movs	r3, #0
 80013ee:	61fb      	str	r3, [r7, #28]
    for (uint8_t i = 0; i < samples; i++) {
 80013f0:	2300      	movs	r3, #0
 80013f2:	76fb      	strb	r3, [r7, #27]
 80013f4:	e01c      	b.n	8001430 <ReadAverageVoltage+0x78>
        HAL_ADC_Start(hAdc);
 80013f6:	4b1f      	ldr	r3, [pc, #124]	@ (8001474 <ReadAverageVoltage+0xbc>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4618      	mov	r0, r3
 80013fc:	f005 f848 	bl	8006490 <HAL_ADC_Start>
        HAL_ADC_PollForConversion(hAdc, HAL_MAX_DELAY);
 8001400:	4b1c      	ldr	r3, [pc, #112]	@ (8001474 <ReadAverageVoltage+0xbc>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f04f 31ff 	mov.w	r1, #4294967295
 8001408:	4618      	mov	r0, r3
 800140a:	f005 f91b 	bl	8006644 <HAL_ADC_PollForConversion>
        sum += HAL_ADC_GetValue(hAdc);
 800140e:	4b19      	ldr	r3, [pc, #100]	@ (8001474 <ReadAverageVoltage+0xbc>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4618      	mov	r0, r3
 8001414:	f005 fa1c 	bl	8006850 <HAL_ADC_GetValue>
 8001418:	4602      	mov	r2, r0
 800141a:	69fb      	ldr	r3, [r7, #28]
 800141c:	4413      	add	r3, r2
 800141e:	61fb      	str	r3, [r7, #28]
        HAL_ADC_Stop(hAdc);
 8001420:	4b14      	ldr	r3, [pc, #80]	@ (8001474 <ReadAverageVoltage+0xbc>)
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	4618      	mov	r0, r3
 8001426:	f005 f8e1 	bl	80065ec <HAL_ADC_Stop>
    for (uint8_t i = 0; i < samples; i++) {
 800142a:	7efb      	ldrb	r3, [r7, #27]
 800142c:	3301      	adds	r3, #1
 800142e:	76fb      	strb	r3, [r7, #27]
 8001430:	7efa      	ldrb	r2, [r7, #27]
 8001432:	78fb      	ldrb	r3, [r7, #3]
 8001434:	429a      	cmp	r2, r3
 8001436:	d3de      	bcc.n	80013f6 <ReadAverageVoltage+0x3e>
    }

    float avg = (float)sum / samples;
 8001438:	69f8      	ldr	r0, [r7, #28]
 800143a:	f7ff fbe5 	bl	8000c08 <__aeabi_ui2f>
 800143e:	4604      	mov	r4, r0
 8001440:	78fb      	ldrb	r3, [r7, #3]
 8001442:	4618      	mov	r0, r3
 8001444:	f7ff fbe4 	bl	8000c10 <__aeabi_i2f>
 8001448:	4603      	mov	r3, r0
 800144a:	4619      	mov	r1, r3
 800144c:	4620      	mov	r0, r4
 800144e:	f7ff fce7 	bl	8000e20 <__aeabi_fdiv>
 8001452:	4603      	mov	r3, r0
 8001454:	617b      	str	r3, [r7, #20]
    return (avg * ACS712_VREF_ADC) / ACS712_ADC_RESOLUTION;  // in Volts
 8001456:	4908      	ldr	r1, [pc, #32]	@ (8001478 <ReadAverageVoltage+0xc0>)
 8001458:	6978      	ldr	r0, [r7, #20]
 800145a:	f7ff fc2d 	bl	8000cb8 <__aeabi_fmul>
 800145e:	4603      	mov	r3, r0
 8001460:	4906      	ldr	r1, [pc, #24]	@ (800147c <ReadAverageVoltage+0xc4>)
 8001462:	4618      	mov	r0, r3
 8001464:	f7ff fcdc 	bl	8000e20 <__aeabi_fdiv>
 8001468:	4603      	mov	r3, r0
}
 800146a:	4618      	mov	r0, r3
 800146c:	3724      	adds	r7, #36	@ 0x24
 800146e:	46bd      	mov	sp, r7
 8001470:	bd90      	pop	{r4, r7, pc}
 8001472:	bf00      	nop
 8001474:	20000238 	.word	0x20000238
 8001478:	40533333 	.word	0x40533333
 800147c:	457ff000 	.word	0x457ff000

08001480 <ACS712_Init>:

/* ---------------------------------------------------------------
 * Init + zero-offset calibration
 * --------------------------------------------------------------- */
void ACS712_Init(ADC_HandleTypeDef *hadc)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
    hAdc = hadc;
 8001488:	4a06      	ldr	r2, [pc, #24]	@ (80014a4 <ACS712_Init+0x24>)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	6013      	str	r3, [r2, #0]
    HAL_Delay(500);   // let voltage settle (~0.5 s)
 800148e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001492:	f004 ff01 	bl	8006298 <HAL_Delay>
    ACS712_CalibrateZero();
 8001496:	f000 f807 	bl	80014a8 <ACS712_CalibrateZero>
}
 800149a:	bf00      	nop
 800149c:	3708      	adds	r7, #8
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	20000238 	.word	0x20000238

080014a8 <ACS712_CalibrateZero>:

/* ---------------------------------------------------------------
 * Calibrate sensor at 0 A (no load)
 * --------------------------------------------------------------- */
void ACS712_CalibrateZero(void)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
    const uint16_t samples = 500;
 80014ae:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 80014b2:	803b      	strh	r3, [r7, #0]
    float sum = 0;
 80014b4:	f04f 0300 	mov.w	r3, #0
 80014b8:	607b      	str	r3, [r7, #4]
    for (uint16_t i = 0; i < samples; i++) {
 80014ba:	2300      	movs	r3, #0
 80014bc:	807b      	strh	r3, [r7, #2]
 80014be:	e00d      	b.n	80014dc <ACS712_CalibrateZero+0x34>
        sum += ReadAverageVoltage(ACS712_ADC_CHANNEL, 1);
 80014c0:	2101      	movs	r1, #1
 80014c2:	2007      	movs	r0, #7
 80014c4:	f7ff ff78 	bl	80013b8 <ReadAverageVoltage>
 80014c8:	4603      	mov	r3, r0
 80014ca:	4619      	mov	r1, r3
 80014cc:	6878      	ldr	r0, [r7, #4]
 80014ce:	f7ff faeb 	bl	8000aa8 <__addsf3>
 80014d2:	4603      	mov	r3, r0
 80014d4:	607b      	str	r3, [r7, #4]
    for (uint16_t i = 0; i < samples; i++) {
 80014d6:	887b      	ldrh	r3, [r7, #2]
 80014d8:	3301      	adds	r3, #1
 80014da:	807b      	strh	r3, [r7, #2]
 80014dc:	887a      	ldrh	r2, [r7, #2]
 80014de:	883b      	ldrh	r3, [r7, #0]
 80014e0:	429a      	cmp	r2, r3
 80014e2:	d3ed      	bcc.n	80014c0 <ACS712_CalibrateZero+0x18>
    }
    zeroOffset = sum / samples;   // midpoint voltage ( 2.5 V typical)
 80014e4:	883b      	ldrh	r3, [r7, #0]
 80014e6:	4618      	mov	r0, r3
 80014e8:	f7ff fb92 	bl	8000c10 <__aeabi_i2f>
 80014ec:	4603      	mov	r3, r0
 80014ee:	4619      	mov	r1, r3
 80014f0:	6878      	ldr	r0, [r7, #4]
 80014f2:	f7ff fc95 	bl	8000e20 <__aeabi_fdiv>
 80014f6:	4603      	mov	r3, r0
 80014f8:	461a      	mov	r2, r3
 80014fa:	4b03      	ldr	r3, [pc, #12]	@ (8001508 <ACS712_CalibrateZero+0x60>)
 80014fc:	601a      	str	r2, [r3, #0]
}
 80014fe:	bf00      	nop
 8001500:	3708      	adds	r7, #8
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}
 8001506:	bf00      	nop
 8001508:	2000023c 	.word	0x2000023c

0800150c <ACS712_ReadCurrent>:
//    g_currentA = lastCurrent;
//    return lastCurrent;
//}

float ACS712_ReadCurrent(void)
{
 800150c:	b590      	push	{r4, r7, lr}
 800150e:	b083      	sub	sp, #12
 8001510:	af00      	add	r7, sp, #0
    float voltage = ReadAverageVoltage(ACS712_ADC_CHANNEL, ACS712_NUM_SAMPLES);
 8001512:	210a      	movs	r1, #10
 8001514:	2007      	movs	r0, #7
 8001516:	f7ff ff4f 	bl	80013b8 <ReadAverageVoltage>
 800151a:	6038      	str	r0, [r7, #0]
    float current = (voltage - zeroOffset) / ACS712_SENSITIVITY_RAW;
 800151c:	4b1c      	ldr	r3, [pc, #112]	@ (8001590 <ACS712_ReadCurrent+0x84>)
 800151e:	681b      	ldr	r3, [r3, #0]
 8001520:	4619      	mov	r1, r3
 8001522:	6838      	ldr	r0, [r7, #0]
 8001524:	f7ff fabe 	bl	8000aa4 <__aeabi_fsub>
 8001528:	4603      	mov	r3, r0
 800152a:	491a      	ldr	r1, [pc, #104]	@ (8001594 <ACS712_ReadCurrent+0x88>)
 800152c:	4618      	mov	r0, r3
 800152e:	f7ff fc77 	bl	8000e20 <__aeabi_fdiv>
 8001532:	4603      	mov	r3, r0
 8001534:	607b      	str	r3, [r7, #4]

    // Dead-zone filter
    if (fabsf(current) < ACS712_NOISE_DEADZONE)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800153c:	4916      	ldr	r1, [pc, #88]	@ (8001598 <ACS712_ReadCurrent+0x8c>)
 800153e:	4618      	mov	r0, r3
 8001540:	f7ff fd58 	bl	8000ff4 <__aeabi_fcmplt>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d002      	beq.n	8001550 <ACS712_ReadCurrent+0x44>
        current = 0.0f;
 800154a:	f04f 0300 	mov.w	r3, #0
 800154e:	607b      	str	r3, [r7, #4]

    // Low-pass filter
    lastCurrent = (1.0f - ACS712_FILTER_ALPHA) * lastCurrent +
 8001550:	4b12      	ldr	r3, [pc, #72]	@ (800159c <ACS712_ReadCurrent+0x90>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4912      	ldr	r1, [pc, #72]	@ (80015a0 <ACS712_ReadCurrent+0x94>)
 8001556:	4618      	mov	r0, r3
 8001558:	f7ff fbae 	bl	8000cb8 <__aeabi_fmul>
 800155c:	4603      	mov	r3, r0
 800155e:	461c      	mov	r4, r3
                  ACS712_FILTER_ALPHA * current;
 8001560:	4910      	ldr	r1, [pc, #64]	@ (80015a4 <ACS712_ReadCurrent+0x98>)
 8001562:	6878      	ldr	r0, [r7, #4]
 8001564:	f7ff fba8 	bl	8000cb8 <__aeabi_fmul>
 8001568:	4603      	mov	r3, r0
    lastCurrent = (1.0f - ACS712_FILTER_ALPHA) * lastCurrent +
 800156a:	4619      	mov	r1, r3
 800156c:	4620      	mov	r0, r4
 800156e:	f7ff fa9b 	bl	8000aa8 <__addsf3>
 8001572:	4603      	mov	r3, r0
 8001574:	461a      	mov	r2, r3
 8001576:	4b09      	ldr	r3, [pc, #36]	@ (800159c <ACS712_ReadCurrent+0x90>)
 8001578:	601a      	str	r2, [r3, #0]

    g_currentA = lastCurrent;    //  store globally for external access
 800157a:	4b08      	ldr	r3, [pc, #32]	@ (800159c <ACS712_ReadCurrent+0x90>)
 800157c:	681b      	ldr	r3, [r3, #0]
 800157e:	4a0a      	ldr	r2, [pc, #40]	@ (80015a8 <ACS712_ReadCurrent+0x9c>)
 8001580:	6013      	str	r3, [r2, #0]
    return lastCurrent;
 8001582:	4b06      	ldr	r3, [pc, #24]	@ (800159c <ACS712_ReadCurrent+0x90>)
 8001584:	681b      	ldr	r3, [r3, #0]
}
 8001586:	4618      	mov	r0, r3
 8001588:	370c      	adds	r7, #12
 800158a:	46bd      	mov	sp, r7
 800158c:	bd90      	pop	{r4, r7, pc}
 800158e:	bf00      	nop
 8001590:	2000023c 	.word	0x2000023c
 8001594:	3d872b02 	.word	0x3d872b02
 8001598:	3cf5c28f 	.word	0x3cf5c28f
 800159c:	20000240 	.word	0x20000240
 80015a0:	3f333333 	.word	0x3f333333
 80015a4:	3e99999a 	.word	0x3e99999a
 80015a8:	20000230 	.word	0x20000230

080015ac <Voltage_ReadInput>:

/* ---------------------------------------------------------------
 * Read input voltage (from divider) in Volts
 * --------------------------------------------------------------- */
float Voltage_ReadInput(void)
{
 80015ac:	b590      	push	{r4, r7, lr}
 80015ae:	b083      	sub	sp, #12
 80015b0:	af00      	add	r7, sp, #0
    float vAdc = ReadAverageVoltage(VOLTAGE_ADC_CHANNEL, 5);   // read scaled ADC voltage
 80015b2:	2105      	movs	r1, #5
 80015b4:	2006      	movs	r0, #6
 80015b6:	f7ff feff 	bl	80013b8 <ReadAverageVoltage>
 80015ba:	6078      	str	r0, [r7, #4]
    float vInput = vAdc / VOLT_DIVIDER_RATIO;                  // undo divider (R2/(R1+R2))
 80015bc:	4912      	ldr	r1, [pc, #72]	@ (8001608 <Voltage_ReadInput+0x5c>)
 80015be:	6878      	ldr	r0, [r7, #4]
 80015c0:	f7ff fc2e 	bl	8000e20 <__aeabi_fdiv>
 80015c4:	4603      	mov	r3, r0
 80015c6:	603b      	str	r3, [r7, #0]

    // Optional low-pass filter for stability
    lastVoltage = (1.0f - ACS712_FILTER_ALPHA) * lastVoltage +
 80015c8:	4b10      	ldr	r3, [pc, #64]	@ (800160c <Voltage_ReadInput+0x60>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4910      	ldr	r1, [pc, #64]	@ (8001610 <Voltage_ReadInput+0x64>)
 80015ce:	4618      	mov	r0, r3
 80015d0:	f7ff fb72 	bl	8000cb8 <__aeabi_fmul>
 80015d4:	4603      	mov	r3, r0
 80015d6:	461c      	mov	r4, r3
                  ACS712_FILTER_ALPHA * vInput;
 80015d8:	490e      	ldr	r1, [pc, #56]	@ (8001614 <Voltage_ReadInput+0x68>)
 80015da:	6838      	ldr	r0, [r7, #0]
 80015dc:	f7ff fb6c 	bl	8000cb8 <__aeabi_fmul>
 80015e0:	4603      	mov	r3, r0
    lastVoltage = (1.0f - ACS712_FILTER_ALPHA) * lastVoltage +
 80015e2:	4619      	mov	r1, r3
 80015e4:	4620      	mov	r0, r4
 80015e6:	f7ff fa5f 	bl	8000aa8 <__addsf3>
 80015ea:	4603      	mov	r3, r0
 80015ec:	461a      	mov	r2, r3
 80015ee:	4b07      	ldr	r3, [pc, #28]	@ (800160c <Voltage_ReadInput+0x60>)
 80015f0:	601a      	str	r2, [r3, #0]

    g_voltageV = lastVoltage;
 80015f2:	4b06      	ldr	r3, [pc, #24]	@ (800160c <Voltage_ReadInput+0x60>)
 80015f4:	681b      	ldr	r3, [r3, #0]
 80015f6:	4a08      	ldr	r2, [pc, #32]	@ (8001618 <Voltage_ReadInput+0x6c>)
 80015f8:	6013      	str	r3, [r2, #0]
    return lastVoltage;
 80015fa:	4b04      	ldr	r3, [pc, #16]	@ (800160c <Voltage_ReadInput+0x60>)
 80015fc:	681b      	ldr	r3, [r3, #0]
}
 80015fe:	4618      	mov	r0, r3
 8001600:	370c      	adds	r7, #12
 8001602:	46bd      	mov	sp, r7
 8001604:	bd90      	pop	{r4, r7, pc}
 8001606:	bf00      	nop
 8001608:	3f58f2fb 	.word	0x3f58f2fb
 800160c:	20000244 	.word	0x20000244
 8001610:	3f333333 	.word	0x3f333333
 8001614:	3e99999a 	.word	0x3e99999a
 8001618:	20000234 	.word	0x20000234

0800161c <ACS712_Update>:

/* ---------------------------------------------------------------
 * Combined update (for periodic tasks)
 * --------------------------------------------------------------- */
void ACS712_Update(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
    g_currentA = ACS712_ReadCurrent();
 8001620:	f7ff ff74 	bl	800150c <ACS712_ReadCurrent>
 8001624:	4603      	mov	r3, r0
 8001626:	4a04      	ldr	r2, [pc, #16]	@ (8001638 <ACS712_Update+0x1c>)
 8001628:	6013      	str	r3, [r2, #0]
    g_voltageV = Voltage_ReadInput();
 800162a:	f7ff ffbf 	bl	80015ac <Voltage_ReadInput>
 800162e:	4603      	mov	r3, r0
 8001630:	4a02      	ldr	r2, [pc, #8]	@ (800163c <ACS712_Update+0x20>)
 8001632:	6013      	str	r3, [r2, #0]
}
 8001634:	bf00      	nop
 8001636:	bd80      	pop	{r7, pc}
 8001638:	20000230 	.word	0x20000230
 800163c:	20000234 	.word	0x20000234

08001640 <readChannelVoltage>:

static char dataPacketTx[16];

/* --- helper: sample one channel --- */
static float readChannelVoltage(ADC_HandleTypeDef *hadc, uint32_t channel)
{
 8001640:	b580      	push	{r7, lr}
 8001642:	b088      	sub	sp, #32
 8001644:	af00      	add	r7, sp, #0
 8001646:	6078      	str	r0, [r7, #4]
 8001648:	6039      	str	r1, [r7, #0]
    ADC_ChannelConfTypeDef sConfig = {0};
 800164a:	f107 030c 	add.w	r3, r7, #12
 800164e:	2200      	movs	r2, #0
 8001650:	601a      	str	r2, [r3, #0]
 8001652:	605a      	str	r2, [r3, #4]
 8001654:	609a      	str	r2, [r3, #8]
    sConfig.Channel = channel;
 8001656:	683b      	ldr	r3, [r7, #0]
 8001658:	60fb      	str	r3, [r7, #12]
    sConfig.Rank = 1;
 800165a:	2301      	movs	r3, #1
 800165c:	613b      	str	r3, [r7, #16]
    sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 800165e:	2306      	movs	r3, #6
 8001660:	617b      	str	r3, [r7, #20]

    if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK)
 8001662:	f107 030c 	add.w	r3, r7, #12
 8001666:	4619      	mov	r1, r3
 8001668:	6878      	ldr	r0, [r7, #4]
 800166a:	f005 f9c5 	bl	80069f8 <HAL_ADC_ConfigChannel>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d002      	beq.n	800167a <readChannelVoltage+0x3a>
        return 0.0f;
 8001674:	f04f 0300 	mov.w	r3, #0
 8001678:	e029      	b.n	80016ce <readChannelVoltage+0x8e>
    if (HAL_ADC_Start(hadc) != HAL_OK)
 800167a:	6878      	ldr	r0, [r7, #4]
 800167c:	f004 ff08 	bl	8006490 <HAL_ADC_Start>
 8001680:	4603      	mov	r3, r0
 8001682:	2b00      	cmp	r3, #0
 8001684:	d002      	beq.n	800168c <readChannelVoltage+0x4c>
        return 0.0f;
 8001686:	f04f 0300 	mov.w	r3, #0
 800168a:	e020      	b.n	80016ce <readChannelVoltage+0x8e>

    float v = 0.0f;
 800168c:	f04f 0300 	mov.w	r3, #0
 8001690:	61fb      	str	r3, [r7, #28]
    if (HAL_ADC_PollForConversion(hadc, 10) == HAL_OK) {
 8001692:	210a      	movs	r1, #10
 8001694:	6878      	ldr	r0, [r7, #4]
 8001696:	f004 ffd5 	bl	8006644 <HAL_ADC_PollForConversion>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d112      	bne.n	80016c6 <readChannelVoltage+0x86>
        uint32_t raw = HAL_ADC_GetValue(hadc);
 80016a0:	6878      	ldr	r0, [r7, #4]
 80016a2:	f005 f8d5 	bl	8006850 <HAL_ADC_GetValue>
 80016a6:	61b8      	str	r0, [r7, #24]
        v = (raw * VREF) / ADC_RES;
 80016a8:	69b8      	ldr	r0, [r7, #24]
 80016aa:	f7ff faad 	bl	8000c08 <__aeabi_ui2f>
 80016ae:	4603      	mov	r3, r0
 80016b0:	4909      	ldr	r1, [pc, #36]	@ (80016d8 <readChannelVoltage+0x98>)
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7ff fb00 	bl	8000cb8 <__aeabi_fmul>
 80016b8:	4603      	mov	r3, r0
 80016ba:	4908      	ldr	r1, [pc, #32]	@ (80016dc <readChannelVoltage+0x9c>)
 80016bc:	4618      	mov	r0, r3
 80016be:	f7ff fbaf 	bl	8000e20 <__aeabi_fdiv>
 80016c2:	4603      	mov	r3, r0
 80016c4:	61fb      	str	r3, [r7, #28]
    }
    HAL_ADC_Stop(hadc);
 80016c6:	6878      	ldr	r0, [r7, #4]
 80016c8:	f004 ff90 	bl	80065ec <HAL_ADC_Stop>
    return v;
 80016cc:	69fb      	ldr	r3, [r7, #28]
}
 80016ce:	4618      	mov	r0, r3
 80016d0:	3720      	adds	r7, #32
 80016d2:	46bd      	mov	sp, r7
 80016d4:	bd80      	pop	{r7, pc}
 80016d6:	bf00      	nop
 80016d8:	40533333 	.word	0x40533333
 80016dc:	457ff000 	.word	0x457ff000

080016e0 <ADC_Init>:
    return sum / samples;
}

/* --- Public API --- */
void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
    if (HAL_ADCEx_Calibration_Start(hadc) != HAL_OK) {
 80016e8:	6878      	ldr	r0, [r7, #4]
 80016ea:	f005 fb19 	bl	8006d20 <HAL_ADCEx_Calibration_Start>
 80016ee:	4603      	mov	r3, r0
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d001      	beq.n	80016f8 <ADC_Init+0x18>
        Error_Handler();
 80016f4:	f001 f9b8 	bl	8002a68 <Error_Handler>
    }
}
 80016f8:	bf00      	nop
 80016fa:	3708      	adds	r7, #8
 80016fc:	46bd      	mov	sp, r7
 80016fe:	bd80      	pop	{r7, pc}

08001700 <ADC_ReadAllChannels>:

void ADC_ReadAllChannels(ADC_HandleTypeDef* hadc, ADC_Data* data)
{
 8001700:	b5b0      	push	{r4, r5, r7, lr}
 8001702:	b08c      	sub	sp, #48	@ 0x30
 8001704:	af00      	add	r7, sp, #0
 8001706:	6078      	str	r0, [r7, #4]
 8001708:	6039      	str	r1, [r7, #0]
    bool changed = false;
 800170a:	2300      	movs	r3, #0
 800170c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    char loraPacket[32];
    loraPacket[0] = '\0';
 8001710:	2300      	movs	r3, #0
 8001712:	723b      	strb	r3, [r7, #8]

    for (uint8_t i = 0; i < ADC_CHANNEL_COUNT; i++)
 8001714:	2300      	movs	r3, #0
 8001716:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800171a:	e1c4      	b.n	8001aa6 <ADC_ReadAllChannels+0x3a6>
    {
        float v = readChannelVoltage(hadc, adcChannels[i]);
 800171c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001720:	4aa7      	ldr	r2, [pc, #668]	@ (80019c0 <ADC_ReadAllChannels+0x2c0>)
 8001722:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001726:	4619      	mov	r1, r3
 8001728:	6878      	ldr	r0, [r7, #4]
 800172a:	f7ff ff89 	bl	8001640 <readChannelVoltage>
 800172e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* =====================================================
           CHANNEL 0  DRY RUN SENSOR ONLY
           DO NOT USE FOR WATER LEVEL OR THRESHOLD LOGIC
           ===================================================== */
        if (i == 0)
 8001730:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001734:	2b00      	cmp	r3, #0
 8001736:	d141      	bne.n	80017bc <ADC_ReadAllChannels+0xbc>
        {
            // Keep filtering so ModelHandle_CheckDryRun() works
            if (s_filtered[0] == 0.0f)
 8001738:	4ba2      	ldr	r3, [pc, #648]	@ (80019c4 <ADC_ReadAllChannels+0x2c4>)
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f04f 0100 	mov.w	r1, #0
 8001740:	4618      	mov	r0, r3
 8001742:	f7ff fc4d 	bl	8000fe0 <__aeabi_fcmpeq>
 8001746:	4603      	mov	r3, r0
 8001748:	2b00      	cmp	r3, #0
 800174a:	d003      	beq.n	8001754 <ADC_ReadAllChannels+0x54>
                s_filtered[0] = v;
 800174c:	4a9d      	ldr	r2, [pc, #628]	@ (80019c4 <ADC_ReadAllChannels+0x2c4>)
 800174e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001750:	6013      	str	r3, [r2, #0]
 8001752:	e014      	b.n	800177e <ADC_ReadAllChannels+0x7e>
            else
                s_filtered[0] = EMA_ALPHA * v + (1 - EMA_ALPHA) * s_filtered[0];
 8001754:	499c      	ldr	r1, [pc, #624]	@ (80019c8 <ADC_ReadAllChannels+0x2c8>)
 8001756:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001758:	f7ff faae 	bl	8000cb8 <__aeabi_fmul>
 800175c:	4603      	mov	r3, r0
 800175e:	461c      	mov	r4, r3
 8001760:	4b98      	ldr	r3, [pc, #608]	@ (80019c4 <ADC_ReadAllChannels+0x2c4>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4999      	ldr	r1, [pc, #612]	@ (80019cc <ADC_ReadAllChannels+0x2cc>)
 8001766:	4618      	mov	r0, r3
 8001768:	f7ff faa6 	bl	8000cb8 <__aeabi_fmul>
 800176c:	4603      	mov	r3, r0
 800176e:	4619      	mov	r1, r3
 8001770:	4620      	mov	r0, r4
 8001772:	f7ff f999 	bl	8000aa8 <__addsf3>
 8001776:	4603      	mov	r3, r0
 8001778:	461a      	mov	r2, r3
 800177a:	4b92      	ldr	r3, [pc, #584]	@ (80019c4 <ADC_ReadAllChannels+0x2c4>)
 800177c:	601a      	str	r2, [r3, #0]

            v = s_filtered[0];
 800177e:	4b91      	ldr	r3, [pc, #580]	@ (80019c4 <ADC_ReadAllChannels+0x2c4>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	62bb      	str	r3, [r7, #40]	@ 0x28

            data->voltages[0]   = v;
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001788:	60da      	str	r2, [r3, #12]
            data->rawValues[0]  = (uint16_t)((v * ADC_RES) / VREF);
 800178a:	4991      	ldr	r1, [pc, #580]	@ (80019d0 <ADC_ReadAllChannels+0x2d0>)
 800178c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800178e:	f7ff fa93 	bl	8000cb8 <__aeabi_fmul>
 8001792:	4603      	mov	r3, r0
 8001794:	498f      	ldr	r1, [pc, #572]	@ (80019d4 <ADC_ReadAllChannels+0x2d4>)
 8001796:	4618      	mov	r0, r3
 8001798:	f7ff fb42 	bl	8000e20 <__aeabi_fdiv>
 800179c:	4603      	mov	r3, r0
 800179e:	4618      	mov	r0, r3
 80017a0:	f7ff fc50 	bl	8001044 <__aeabi_f2uiz>
 80017a4:	4603      	mov	r3, r0
 80017a6:	b29a      	uxth	r2, r3
 80017a8:	683b      	ldr	r3, [r7, #0]
 80017aa:	801a      	strh	r2, [r3, #0]
            data->maxReached[0] = false;
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	2200      	movs	r2, #0
 80017b0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            g_adcVoltages[0]    = v;
 80017b4:	4a88      	ldr	r2, [pc, #544]	@ (80019d8 <ADC_ReadAllChannels+0x2d8>)
 80017b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80017b8:	6013      	str	r3, [r2, #0]

            continue; //  IMPORTANT: skip water-level logic
 80017ba:	e16f      	b.n	8001a9c <ADC_ReadAllChannels+0x39c>
        }

        /* =====================================================
           CHANNELS 15  WATER LEVEL PROCESSING
           ===================================================== */
        if (s_filtered[i] == 0.0f)
 80017bc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017c0:	4a80      	ldr	r2, [pc, #512]	@ (80019c4 <ADC_ReadAllChannels+0x2c4>)
 80017c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017c6:	f04f 0100 	mov.w	r1, #0
 80017ca:	4618      	mov	r0, r3
 80017cc:	f7ff fc08 	bl	8000fe0 <__aeabi_fcmpeq>
 80017d0:	4603      	mov	r3, r0
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d006      	beq.n	80017e4 <ADC_ReadAllChannels+0xe4>
            s_filtered[i] = v;
 80017d6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017da:	497a      	ldr	r1, [pc, #488]	@ (80019c4 <ADC_ReadAllChannels+0x2c4>)
 80017dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80017de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80017e2:	e01a      	b.n	800181a <ADC_ReadAllChannels+0x11a>
        else
            s_filtered[i] = EMA_ALPHA * v + (1 - EMA_ALPHA) * s_filtered[i];
 80017e4:	4978      	ldr	r1, [pc, #480]	@ (80019c8 <ADC_ReadAllChannels+0x2c8>)
 80017e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80017e8:	f7ff fa66 	bl	8000cb8 <__aeabi_fmul>
 80017ec:	4603      	mov	r3, r0
 80017ee:	461d      	mov	r5, r3
 80017f0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017f4:	4a73      	ldr	r2, [pc, #460]	@ (80019c4 <ADC_ReadAllChannels+0x2c4>)
 80017f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017fa:	4974      	ldr	r1, [pc, #464]	@ (80019cc <ADC_ReadAllChannels+0x2cc>)
 80017fc:	4618      	mov	r0, r3
 80017fe:	f7ff fa5b 	bl	8000cb8 <__aeabi_fmul>
 8001802:	4603      	mov	r3, r0
 8001804:	f897 402e 	ldrb.w	r4, [r7, #46]	@ 0x2e
 8001808:	4619      	mov	r1, r3
 800180a:	4628      	mov	r0, r5
 800180c:	f7ff f94c 	bl	8000aa8 <__addsf3>
 8001810:	4603      	mov	r3, r0
 8001812:	461a      	mov	r2, r3
 8001814:	4b6b      	ldr	r3, [pc, #428]	@ (80019c4 <ADC_ReadAllChannels+0x2c4>)
 8001816:	f843 2024 	str.w	r2, [r3, r4, lsl #2]

        v = s_filtered[i];
 800181a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800181e:	4a69      	ldr	r2, [pc, #420]	@ (80019c4 <ADC_ReadAllChannels+0x2c4>)
 8001820:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001824:	62bb      	str	r3, [r7, #40]	@ 0x28

        if (v < GROUND_THRESHOLD)
 8001826:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800182a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800182c:	f7ff fbe2 	bl	8000ff4 <__aeabi_fcmplt>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d002      	beq.n	800183c <ADC_ReadAllChannels+0x13c>
            v = 0.0f;
 8001836:	f04f 0300 	mov.w	r3, #0
 800183a:	62bb      	str	r3, [r7, #40]	@ 0x28

        data->voltages[i]   = v;
 800183c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001840:	683a      	ldr	r2, [r7, #0]
 8001842:	3302      	adds	r3, #2
 8001844:	009b      	lsls	r3, r3, #2
 8001846:	4413      	add	r3, r2
 8001848:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800184a:	605a      	str	r2, [r3, #4]
        data->rawValues[i]  = (uint16_t)((v * ADC_RES) / VREF);
 800184c:	4960      	ldr	r1, [pc, #384]	@ (80019d0 <ADC_ReadAllChannels+0x2d0>)
 800184e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001850:	f7ff fa32 	bl	8000cb8 <__aeabi_fmul>
 8001854:	4603      	mov	r3, r0
 8001856:	495f      	ldr	r1, [pc, #380]	@ (80019d4 <ADC_ReadAllChannels+0x2d4>)
 8001858:	4618      	mov	r0, r3
 800185a:	f7ff fae1 	bl	8000e20 <__aeabi_fdiv>
 800185e:	4603      	mov	r3, r0
 8001860:	f897 402e 	ldrb.w	r4, [r7, #46]	@ 0x2e
 8001864:	4618      	mov	r0, r3
 8001866:	f7ff fbed 	bl	8001044 <__aeabi_f2uiz>
 800186a:	4603      	mov	r3, r0
 800186c:	b29a      	uxth	r2, r3
 800186e:	683b      	ldr	r3, [r7, #0]
 8001870:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
        data->maxReached[i] = (v >= 3.2f);
 8001874:	2301      	movs	r3, #1
 8001876:	461c      	mov	r4, r3
 8001878:	4958      	ldr	r1, [pc, #352]	@ (80019dc <ADC_ReadAllChannels+0x2dc>)
 800187a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800187c:	f7ff fbce 	bl	800101c <__aeabi_fcmpge>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d101      	bne.n	800188a <ADC_ReadAllChannels+0x18a>
 8001886:	2300      	movs	r3, #0
 8001888:	461c      	mov	r4, r3
 800188a:	b2e2      	uxtb	r2, r4
 800188c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001890:	4611      	mov	r1, r2
 8001892:	683a      	ldr	r2, [r7, #0]
 8001894:	4413      	add	r3, r2
 8001896:	460a      	mov	r2, r1
 8001898:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        g_adcVoltages[i]    = v;
 800189c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80018a0:	494d      	ldr	r1, [pc, #308]	@ (80019d8 <ADC_ReadAllChannels+0x2d8>)
 80018a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80018a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        // Detect meaningful change (used for LoRa)
        if (fabsf(v - s_prev_volt[i]) > PRINT_DELTA) {
 80018a8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80018ac:	4a4c      	ldr	r2, [pc, #304]	@ (80019e0 <ADC_ReadAllChannels+0x2e0>)
 80018ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018b2:	4619      	mov	r1, r3
 80018b4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80018b6:	f7ff f8f5 	bl	8000aa4 <__aeabi_fsub>
 80018ba:	4603      	mov	r3, r0
 80018bc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80018c0:	4948      	ldr	r1, [pc, #288]	@ (80019e4 <ADC_ReadAllChannels+0x2e4>)
 80018c2:	4618      	mov	r0, r3
 80018c4:	f7ff fbb4 	bl	8001030 <__aeabi_fcmpgt>
 80018c8:	4603      	mov	r3, r0
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d008      	beq.n	80018e0 <ADC_ReadAllChannels+0x1e0>
            changed = true;
 80018ce:	2301      	movs	r3, #1
 80018d0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
            s_prev_volt[i] = v;
 80018d4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80018d8:	4941      	ldr	r1, [pc, #260]	@ (80019e0 <ADC_ReadAllChannels+0x2e0>)
 80018da:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80018dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        }

        // -------------------------
        // Water level threshold logic
        // -------------------------
        if (!s_level_flags[i] && v >= THR)
 80018e0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80018e4:	4a40      	ldr	r2, [pc, #256]	@ (80019e8 <ADC_ReadAllChannels+0x2e8>)
 80018e6:	5cd3      	ldrb	r3, [r2, r3]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	f040 808f 	bne.w	8001a0c <ADC_ReadAllChannels+0x30c>
 80018ee:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80018f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80018f4:	f7ff fb92 	bl	800101c <__aeabi_fcmpge>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	f000 8086 	beq.w	8001a0c <ADC_ReadAllChannels+0x30c>
        {
            s_level_flags[i] = 1;
 8001900:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001904:	4a38      	ldr	r2, [pc, #224]	@ (80019e8 <ADC_ReadAllChannels+0x2e8>)
 8001906:	2101      	movs	r1, #1
 8001908:	54d1      	strb	r1, [r2, r3]

            switch (i) {
 800190a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800190e:	3b01      	subs	r3, #1
 8001910:	2b04      	cmp	r3, #4
 8001912:	d82b      	bhi.n	800196c <ADC_ReadAllChannels+0x26c>
 8001914:	a201      	add	r2, pc, #4	@ (adr r2, 800191c <ADC_ReadAllChannels+0x21c>)
 8001916:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800191a:	bf00      	nop
 800191c:	08001931 	.word	0x08001931
 8001920:	0800193d 	.word	0x0800193d
 8001924:	08001949 	.word	0x08001949
 8001928:	08001955 	.word	0x08001955
 800192c:	08001961 	.word	0x08001961
                case 1: snprintf(dataPacketTx, sizeof(dataPacketTx), "@30W#"); break;
 8001930:	4a2e      	ldr	r2, [pc, #184]	@ (80019ec <ADC_ReadAllChannels+0x2ec>)
 8001932:	2110      	movs	r1, #16
 8001934:	482e      	ldr	r0, [pc, #184]	@ (80019f0 <ADC_ReadAllChannels+0x2f0>)
 8001936:	f00b f9cf 	bl	800ccd8 <sniprintf>
 800193a:	e01b      	b.n	8001974 <ADC_ReadAllChannels+0x274>
                case 2: snprintf(dataPacketTx, sizeof(dataPacketTx), "@70W#"); break;
 800193c:	4a2d      	ldr	r2, [pc, #180]	@ (80019f4 <ADC_ReadAllChannels+0x2f4>)
 800193e:	2110      	movs	r1, #16
 8001940:	482b      	ldr	r0, [pc, #172]	@ (80019f0 <ADC_ReadAllChannels+0x2f0>)
 8001942:	f00b f9c9 	bl	800ccd8 <sniprintf>
 8001946:	e015      	b.n	8001974 <ADC_ReadAllChannels+0x274>
                case 3: snprintf(dataPacketTx, sizeof(dataPacketTx), "@1:W#");  break;
 8001948:	4a2b      	ldr	r2, [pc, #172]	@ (80019f8 <ADC_ReadAllChannels+0x2f8>)
 800194a:	2110      	movs	r1, #16
 800194c:	4828      	ldr	r0, [pc, #160]	@ (80019f0 <ADC_ReadAllChannels+0x2f0>)
 800194e:	f00b f9c3 	bl	800ccd8 <sniprintf>
 8001952:	e00f      	b.n	8001974 <ADC_ReadAllChannels+0x274>
                case 4: snprintf(dataPacketTx, sizeof(dataPacketTx), "@DRY#"); break;
 8001954:	4a29      	ldr	r2, [pc, #164]	@ (80019fc <ADC_ReadAllChannels+0x2fc>)
 8001956:	2110      	movs	r1, #16
 8001958:	4825      	ldr	r0, [pc, #148]	@ (80019f0 <ADC_ReadAllChannels+0x2f0>)
 800195a:	f00b f9bd 	bl	800ccd8 <sniprintf>
 800195e:	e009      	b.n	8001974 <ADC_ReadAllChannels+0x274>
                case 5: snprintf(dataPacketTx, sizeof(dataPacketTx), "@FULL#"); break;
 8001960:	4a27      	ldr	r2, [pc, #156]	@ (8001a00 <ADC_ReadAllChannels+0x300>)
 8001962:	2110      	movs	r1, #16
 8001964:	4822      	ldr	r0, [pc, #136]	@ (80019f0 <ADC_ReadAllChannels+0x2f0>)
 8001966:	f00b f9b7 	bl	800ccd8 <sniprintf>
 800196a:	e003      	b.n	8001974 <ADC_ReadAllChannels+0x274>
                default: dataPacketTx[0] = '\0'; break;
 800196c:	4b20      	ldr	r3, [pc, #128]	@ (80019f0 <ADC_ReadAllChannels+0x2f0>)
 800196e:	2200      	movs	r2, #0
 8001970:	701a      	strb	r2, [r3, #0]
 8001972:	bf00      	nop
            }

            s_low_counts[i] = 0;
 8001974:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001978:	4a22      	ldr	r2, [pc, #136]	@ (8001a04 <ADC_ReadAllChannels+0x304>)
 800197a:	2100      	movs	r1, #0
 800197c:	54d1      	strb	r1, [r2, r3]

            if (dataPacketTx[0]) {
 800197e:	4b1c      	ldr	r3, [pc, #112]	@ (80019f0 <ADC_ReadAllChannels+0x2f0>)
 8001980:	781b      	ldrb	r3, [r3, #0]
 8001982:	2b00      	cmp	r3, #0
 8001984:	d054      	beq.n	8001a30 <ADC_ReadAllChannels+0x330>
                strncat(loraPacket, dataPacketTx, sizeof(loraPacket)-strlen(loraPacket)-1);
 8001986:	f107 0308 	add.w	r3, r7, #8
 800198a:	4618      	mov	r0, r3
 800198c:	f7fe fbea 	bl	8000164 <strlen>
 8001990:	4603      	mov	r3, r0
 8001992:	f1c3 021f 	rsb	r2, r3, #31
 8001996:	f107 0308 	add.w	r3, r7, #8
 800199a:	4915      	ldr	r1, [pc, #84]	@ (80019f0 <ADC_ReadAllChannels+0x2f0>)
 800199c:	4618      	mov	r0, r3
 800199e:	f00b fad8 	bl	800cf52 <strncat>
                strncat(loraPacket, ";", sizeof(loraPacket)-strlen(loraPacket)-1);
 80019a2:	f107 0308 	add.w	r3, r7, #8
 80019a6:	4618      	mov	r0, r3
 80019a8:	f7fe fbdc 	bl	8000164 <strlen>
 80019ac:	4603      	mov	r3, r0
 80019ae:	f1c3 021f 	rsb	r2, r3, #31
 80019b2:	f107 0308 	add.w	r3, r7, #8
 80019b6:	4914      	ldr	r1, [pc, #80]	@ (8001a08 <ADC_ReadAllChannels+0x308>)
 80019b8:	4618      	mov	r0, r3
 80019ba:	f00b faca 	bl	800cf52 <strncat>
            if (dataPacketTx[0]) {
 80019be:	e037      	b.n	8001a30 <ADC_ReadAllChannels+0x330>
 80019c0:	0800f680 	.word	0x0800f680
 80019c4:	20000260 	.word	0x20000260
 80019c8:	3e99999a 	.word	0x3e99999a
 80019cc:	3f333333 	.word	0x3f333333
 80019d0:	457ff000 	.word	0x457ff000
 80019d4:	40533333 	.word	0x40533333
 80019d8:	20000248 	.word	0x20000248
 80019dc:	404ccccd 	.word	0x404ccccd
 80019e0:	20000288 	.word	0x20000288
 80019e4:	3d4ccccd 	.word	0x3d4ccccd
 80019e8:	20000278 	.word	0x20000278
 80019ec:	0800f000 	.word	0x0800f000
 80019f0:	200002a0 	.word	0x200002a0
 80019f4:	0800f008 	.word	0x0800f008
 80019f8:	0800f010 	.word	0x0800f010
 80019fc:	0800f018 	.word	0x0800f018
 8001a00:	0800f020 	.word	0x0800f020
 8001a04:	20000280 	.word	0x20000280
 8001a08:	0800f028 	.word	0x0800f028
            }
        }
        else if (s_level_flags[i] && v < (THR - HYST_DELTA))
 8001a0c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001a10:	4a33      	ldr	r2, [pc, #204]	@ (8001ae0 <ADC_ReadAllChannels+0x3e0>)
 8001a12:	5cd3      	ldrb	r3, [r2, r3]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d00b      	beq.n	8001a30 <ADC_ReadAllChannels+0x330>
 8001a18:	4932      	ldr	r1, [pc, #200]	@ (8001ae4 <ADC_ReadAllChannels+0x3e4>)
 8001a1a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001a1c:	f7ff faea 	bl	8000ff4 <__aeabi_fcmplt>
 8001a20:	4603      	mov	r3, r0
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d004      	beq.n	8001a30 <ADC_ReadAllChannels+0x330>
        {
            s_level_flags[i] = 0;
 8001a26:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001a2a:	4a2d      	ldr	r2, [pc, #180]	@ (8001ae0 <ADC_ReadAllChannels+0x3e0>)
 8001a2c:	2100      	movs	r1, #0
 8001a2e:	54d1      	strb	r1, [r2, r3]
        }

        // Debounce for DRY LOW signal (water-level only)
        if (v < DRY_VOLTAGE_THRESHOLD) {
 8001a30:	492d      	ldr	r1, [pc, #180]	@ (8001ae8 <ADC_ReadAllChannels+0x3e8>)
 8001a32:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8001a34:	f7ff fade 	bl	8000ff4 <__aeabi_fcmplt>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d00e      	beq.n	8001a5c <ADC_ReadAllChannels+0x35c>
            if (s_low_counts[i] < 0xFF) s_low_counts[i]++;
 8001a3e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001a42:	4a2a      	ldr	r2, [pc, #168]	@ (8001aec <ADC_ReadAllChannels+0x3ec>)
 8001a44:	5cd3      	ldrb	r3, [r2, r3]
 8001a46:	2bff      	cmp	r3, #255	@ 0xff
 8001a48:	d00d      	beq.n	8001a66 <ADC_ReadAllChannels+0x366>
 8001a4a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001a4e:	4a27      	ldr	r2, [pc, #156]	@ (8001aec <ADC_ReadAllChannels+0x3ec>)
 8001a50:	5cd2      	ldrb	r2, [r2, r3]
 8001a52:	3201      	adds	r2, #1
 8001a54:	b2d1      	uxtb	r1, r2
 8001a56:	4a25      	ldr	r2, [pc, #148]	@ (8001aec <ADC_ReadAllChannels+0x3ec>)
 8001a58:	54d1      	strb	r1, [r2, r3]
 8001a5a:	e004      	b.n	8001a66 <ADC_ReadAllChannels+0x366>
        } else {
            s_low_counts[i] = 0;
 8001a5c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001a60:	4a22      	ldr	r2, [pc, #136]	@ (8001aec <ADC_ReadAllChannels+0x3ec>)
 8001a62:	2100      	movs	r1, #0
 8001a64:	54d1      	strb	r1, [r2, r3]
        }

        if (!manualOverride) {
 8001a66:	4b22      	ldr	r3, [pc, #136]	@ (8001af0 <ADC_ReadAllChannels+0x3f0>)
 8001a68:	781b      	ldrb	r3, [r3, #0]
 8001a6a:	b2db      	uxtb	r3, r3
 8001a6c:	f083 0301 	eor.w	r3, r3, #1
 8001a70:	b2db      	uxtb	r3, r3
 8001a72:	2b00      	cmp	r3, #0
 8001a74:	d012      	beq.n	8001a9c <ADC_ReadAllChannels+0x39c>
            if (motorStatus == 1 && s_low_counts[i] >= DRY_COUNT_THRESHOLD) {
 8001a76:	4b1f      	ldr	r3, [pc, #124]	@ (8001af4 <ADC_ReadAllChannels+0x3f4>)
 8001a78:	781b      	ldrb	r3, [r3, #0]
 8001a7a:	b2db      	uxtb	r3, r3
 8001a7c:	2b01      	cmp	r3, #1
 8001a7e:	d10d      	bne.n	8001a9c <ADC_ReadAllChannels+0x39c>
 8001a80:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001a84:	4a19      	ldr	r2, [pc, #100]	@ (8001aec <ADC_ReadAllChannels+0x3ec>)
 8001a86:	5cd3      	ldrb	r3, [r2, r3]
 8001a88:	2b02      	cmp	r3, #2
 8001a8a:	d907      	bls.n	8001a9c <ADC_ReadAllChannels+0x39c>
                motorStatus = 0;
 8001a8c:	4b19      	ldr	r3, [pc, #100]	@ (8001af4 <ADC_ReadAllChannels+0x3f4>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	701a      	strb	r2, [r3, #0]
                memset(s_low_counts, 0, sizeof(s_low_counts));
 8001a92:	2206      	movs	r2, #6
 8001a94:	2100      	movs	r1, #0
 8001a96:	4815      	ldr	r0, [pc, #84]	@ (8001aec <ADC_ReadAllChannels+0x3ec>)
 8001a98:	f00b fa46 	bl	800cf28 <memset>
    for (uint8_t i = 0; i < ADC_CHANNEL_COUNT; i++)
 8001a9c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001aa0:	3301      	adds	r3, #1
 8001aa2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001aa6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001aaa:	2b05      	cmp	r3, #5
 8001aac:	f67f ae36 	bls.w	800171c <ADC_ReadAllChannels+0x1c>
            }
        }
    }

    if (changed && loraPacket[0] != '\0') {
 8001ab0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d00e      	beq.n	8001ad6 <ADC_ReadAllChannels+0x3d6>
 8001ab8:	7a3b      	ldrb	r3, [r7, #8]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d00b      	beq.n	8001ad6 <ADC_ReadAllChannels+0x3d6>
        LoRa_SendPacket((uint8_t*)loraPacket, strlen(loraPacket));
 8001abe:	f107 0308 	add.w	r3, r7, #8
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f7fe fb4e 	bl	8000164 <strlen>
 8001ac8:	4602      	mov	r2, r0
 8001aca:	f107 0308 	add.w	r3, r7, #8
 8001ace:	4611      	mov	r1, r2
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f000 fbaa 	bl	800222a <LoRa_SendPacket>
    }
}
 8001ad6:	bf00      	nop
 8001ad8:	3730      	adds	r7, #48	@ 0x30
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bdb0      	pop	{r4, r5, r7, pc}
 8001ade:	bf00      	nop
 8001ae0:	20000278 	.word	0x20000278
 8001ae4:	3f666666 	.word	0x3f666666
 8001ae8:	3d4ccccd 	.word	0x3d4ccccd
 8001aec:	20000280 	.word	0x20000280
 8001af0:	200004f5 	.word	0x200004f5
 8001af4:	200004f3 	.word	0x200004f3

08001af8 <map_nibble_ctrl>:
   Build a PCF8574 byte from a 4-bit data nibble and RS/EN flags according to LCD_PINMAP.
*/

static inline uint8_t map_nibble_ctrl(uint8_t nibble /*D7..D4 or D4..D7 per map*/,
                                      uint8_t rs, uint8_t en, uint8_t bl_on)
{
 8001af8:	b490      	push	{r4, r7}
 8001afa:	b084      	sub	sp, #16
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	4604      	mov	r4, r0
 8001b00:	4608      	mov	r0, r1
 8001b02:	4611      	mov	r1, r2
 8001b04:	461a      	mov	r2, r3
 8001b06:	4623      	mov	r3, r4
 8001b08:	71fb      	strb	r3, [r7, #7]
 8001b0a:	4603      	mov	r3, r0
 8001b0c:	71bb      	strb	r3, [r7, #6]
 8001b0e:	460b      	mov	r3, r1
 8001b10:	717b      	strb	r3, [r7, #5]
 8001b12:	4613      	mov	r3, r2
 8001b14:	713b      	strb	r3, [r7, #4]
#if (LCD_PINMAP == LCD_PINMAP_A)
    /* Map A: D7..D4 -> P7..P4, EN=P2, RW=P1(0), RS=P0, BL=P3
       Byte: [D7 D6 D5 D4 BL EN RW RS] */
    uint8_t b = 0;
 8001b16:	2300      	movs	r3, #0
 8001b18:	73fb      	strb	r3, [r7, #15]
    b |= (nibble & 0xF0);           // D7..D4 already in high nibble
 8001b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b1e:	f023 030f 	bic.w	r3, r3, #15
 8001b22:	b25a      	sxtb	r2, r3
 8001b24:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b28:	4313      	orrs	r3, r2
 8001b2a:	b25b      	sxtb	r3, r3
 8001b2c:	73fb      	strb	r3, [r7, #15]
    b |= (bl_on ? 0x08 : 0x00);     // BL=P3
 8001b2e:	793b      	ldrb	r3, [r7, #4]
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d001      	beq.n	8001b38 <map_nibble_ctrl+0x40>
 8001b34:	2208      	movs	r2, #8
 8001b36:	e000      	b.n	8001b3a <map_nibble_ctrl+0x42>
 8001b38:	2200      	movs	r2, #0
 8001b3a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b3e:	4313      	orrs	r3, r2
 8001b40:	b25b      	sxtb	r3, r3
 8001b42:	73fb      	strb	r3, [r7, #15]
    b |= (en ? 0x04 : 0x00);        // EN=P2
 8001b44:	797b      	ldrb	r3, [r7, #5]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <map_nibble_ctrl+0x56>
 8001b4a:	2204      	movs	r2, #4
 8001b4c:	e000      	b.n	8001b50 <map_nibble_ctrl+0x58>
 8001b4e:	2200      	movs	r2, #0
 8001b50:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b54:	4313      	orrs	r3, r2
 8001b56:	b25b      	sxtb	r3, r3
 8001b58:	73fb      	strb	r3, [r7, #15]
    b |= 0x00;                      // RW=P1 forced 0 (write)
    b |= (rs ? 0x01 : 0x00);        // RS=P0
 8001b5a:	79bb      	ldrb	r3, [r7, #6]
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	bf14      	ite	ne
 8001b60:	2301      	movne	r3, #1
 8001b62:	2300      	moveq	r3, #0
 8001b64:	b2db      	uxtb	r3, r3
 8001b66:	b25a      	sxtb	r2, r3
 8001b68:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b6c:	4313      	orrs	r3, r2
 8001b6e:	b25b      	sxtb	r3, r3
 8001b70:	73fb      	strb	r3, [r7, #15]
    return b;
 8001b72:	7bfb      	ldrb	r3, [r7, #15]
    b |= (bl_on ? 0x80 : 0x00);           // BL=P7
    return b;
#else
# error "Unsupported LCD_PINMAP selection"
#endif
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	3710      	adds	r7, #16
 8001b78:	46bd      	mov	sp, r7
 8001b7a:	bc90      	pop	{r4, r7}
 8001b7c:	4770      	bx	lr
	...

08001b80 <expander_write>:

static void expander_write(uint8_t data)
{
 8001b80:	b580      	push	{r7, lr}
 8001b82:	b084      	sub	sp, #16
 8001b84:	af02      	add	r7, sp, #8
 8001b86:	4603      	mov	r3, r0
 8001b88:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Master_Transmit(&hi2c2, SLAVE_ADDRESS_LCD, &data, 1, 100);
 8001b8a:	1dfa      	adds	r2, r7, #7
 8001b8c:	2364      	movs	r3, #100	@ 0x64
 8001b8e:	9300      	str	r3, [sp, #0]
 8001b90:	2301      	movs	r3, #1
 8001b92:	214e      	movs	r1, #78	@ 0x4e
 8001b94:	4803      	ldr	r0, [pc, #12]	@ (8001ba4 <expander_write+0x24>)
 8001b96:	f005 fe33 	bl	8007800 <HAL_I2C_Master_Transmit>
}
 8001b9a:	bf00      	nop
 8001b9c:	3708      	adds	r7, #8
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	bd80      	pop	{r7, pc}
 8001ba2:	bf00      	nop
 8001ba4:	2000032c 	.word	0x2000032c

08001ba8 <pulse_enable>:

static void pulse_enable(uint8_t data)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b082      	sub	sp, #8
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	4603      	mov	r3, r0
 8001bb0:	71fb      	strb	r3, [r7, #7]
#if (LCD_PINMAP == LCD_PINMAP_A)
    expander_write(data | 0x04);  // EN=1
 8001bb2:	79fb      	ldrb	r3, [r7, #7]
 8001bb4:	f043 0304 	orr.w	r3, r3, #4
 8001bb8:	b2db      	uxtb	r3, r3
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f7ff ffe0 	bl	8001b80 <expander_write>
    HAL_Delay(1);
 8001bc0:	2001      	movs	r0, #1
 8001bc2:	f004 fb69 	bl	8006298 <HAL_Delay>
    expander_write(data & ~0x04); // EN=0
 8001bc6:	79fb      	ldrb	r3, [r7, #7]
 8001bc8:	f023 0304 	bic.w	r3, r3, #4
 8001bcc:	b2db      	uxtb	r3, r3
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f7ff ffd6 	bl	8001b80 <expander_write>
#elif (LCD_PINMAP == LCD_PINMAP_B)
    expander_write(data | 0x10);  // EN=1
    HAL_Delay(1);
    expander_write(data & ~0x10); // EN=0
#endif
    HAL_Delay(1);
 8001bd4:	2001      	movs	r0, #1
 8001bd6:	f004 fb5f 	bl	8006298 <HAL_Delay>
}
 8001bda:	bf00      	nop
 8001bdc:	3708      	adds	r7, #8
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}

08001be2 <write4bits>:

static void write4bits(uint8_t nibble /*D7..D4 in high nibble*/, uint8_t rs, uint8_t bl_on)
{
 8001be2:	b580      	push	{r7, lr}
 8001be4:	b084      	sub	sp, #16
 8001be6:	af00      	add	r7, sp, #0
 8001be8:	4603      	mov	r3, r0
 8001bea:	71fb      	strb	r3, [r7, #7]
 8001bec:	460b      	mov	r3, r1
 8001bee:	71bb      	strb	r3, [r7, #6]
 8001bf0:	4613      	mov	r3, r2
 8001bf2:	717b      	strb	r3, [r7, #5]
    uint8_t x = map_nibble_ctrl(nibble, rs, 1 /*en edge*/, bl_on);
 8001bf4:	797b      	ldrb	r3, [r7, #5]
 8001bf6:	79b9      	ldrb	r1, [r7, #6]
 8001bf8:	79f8      	ldrb	r0, [r7, #7]
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	f7ff ff7c 	bl	8001af8 <map_nibble_ctrl>
 8001c00:	4603      	mov	r3, r0
 8001c02:	73fb      	strb	r3, [r7, #15]
    expander_write(x);
 8001c04:	7bfb      	ldrb	r3, [r7, #15]
 8001c06:	4618      	mov	r0, r3
 8001c08:	f7ff ffba 	bl	8001b80 <expander_write>
    pulse_enable(x);
 8001c0c:	7bfb      	ldrb	r3, [r7, #15]
 8001c0e:	4618      	mov	r0, r3
 8001c10:	f7ff ffca 	bl	8001ba8 <pulse_enable>
}
 8001c14:	bf00      	nop
 8001c16:	3710      	adds	r7, #16
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bd80      	pop	{r7, pc}

08001c1c <lcd_backlight_on>:

/* -------- Public API -------- */

void lcd_backlight_on(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0
#if (LCD_PINMAP == LCD_PINMAP_A)
    uint8_t b = 0x08; // BL=1, others 0
 8001c22:	2308      	movs	r3, #8
 8001c24:	71fb      	strb	r3, [r7, #7]
#elif (LCD_PINMAP == LCD_PINMAP_B)
    uint8_t b = 0x80; // BL=1, others 0
#endif
    expander_write(b);
 8001c26:	79fb      	ldrb	r3, [r7, #7]
 8001c28:	4618      	mov	r0, r3
 8001c2a:	f7ff ffa9 	bl	8001b80 <expander_write>
}
 8001c2e:	bf00      	nop
 8001c30:	3708      	adds	r7, #8
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}

08001c36 <lcd_send_cmd>:
    uint8_t b = 0x00;
    expander_write(b);
}

void lcd_send_cmd(uint8_t cmd)
{
 8001c36:	b580      	push	{r7, lr}
 8001c38:	b082      	sub	sp, #8
 8001c3a:	af00      	add	r7, sp, #0
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	71fb      	strb	r3, [r7, #7]
    /* high then low nibble, RS=0 */
    write4bits(cmd & 0xF0, 0, 1);
 8001c40:	79fb      	ldrb	r3, [r7, #7]
 8001c42:	f023 030f 	bic.w	r3, r3, #15
 8001c46:	b2db      	uxtb	r3, r3
 8001c48:	2201      	movs	r2, #1
 8001c4a:	2100      	movs	r1, #0
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7ff ffc8 	bl	8001be2 <write4bits>
    write4bits((cmd << 4) & 0xF0, 0, 1);
 8001c52:	79fb      	ldrb	r3, [r7, #7]
 8001c54:	011b      	lsls	r3, r3, #4
 8001c56:	b2db      	uxtb	r3, r3
 8001c58:	2201      	movs	r2, #1
 8001c5a:	2100      	movs	r1, #0
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f7ff ffc0 	bl	8001be2 <write4bits>
}
 8001c62:	bf00      	nop
 8001c64:	3708      	adds	r7, #8
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}

08001c6a <lcd_send_data>:

void lcd_send_data(uint8_t data)
{
 8001c6a:	b580      	push	{r7, lr}
 8001c6c:	b082      	sub	sp, #8
 8001c6e:	af00      	add	r7, sp, #0
 8001c70:	4603      	mov	r3, r0
 8001c72:	71fb      	strb	r3, [r7, #7]
    /* high then low nibble, RS=1 */
    write4bits(data & 0xF0, 1, 1);
 8001c74:	79fb      	ldrb	r3, [r7, #7]
 8001c76:	f023 030f 	bic.w	r3, r3, #15
 8001c7a:	b2db      	uxtb	r3, r3
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	2101      	movs	r1, #1
 8001c80:	4618      	mov	r0, r3
 8001c82:	f7ff ffae 	bl	8001be2 <write4bits>
    write4bits((data << 4) & 0xF0, 1, 1);
 8001c86:	79fb      	ldrb	r3, [r7, #7]
 8001c88:	011b      	lsls	r3, r3, #4
 8001c8a:	b2db      	uxtb	r3, r3
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	2101      	movs	r1, #1
 8001c90:	4618      	mov	r0, r3
 8001c92:	f7ff ffa6 	bl	8001be2 <write4bits>
}
 8001c96:	bf00      	nop
 8001c98:	3708      	adds	r7, #8
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}

08001c9e <lcd_clear>:

void lcd_clear(void)
{
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	af00      	add	r7, sp, #0
    lcd_send_cmd(0x01);
 8001ca2:	2001      	movs	r0, #1
 8001ca4:	f7ff ffc7 	bl	8001c36 <lcd_send_cmd>
    HAL_Delay(2);
 8001ca8:	2002      	movs	r0, #2
 8001caa:	f004 faf5 	bl	8006298 <HAL_Delay>
    lcd_send_cmd(0x80);
 8001cae:	2080      	movs	r0, #128	@ 0x80
 8001cb0:	f7ff ffc1 	bl	8001c36 <lcd_send_cmd>
}
 8001cb4:	bf00      	nop
 8001cb6:	bd80      	pop	{r7, pc}

08001cb8 <lcd_put_cur>:

void lcd_put_cur(uint8_t row, uint8_t col)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b082      	sub	sp, #8
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	460a      	mov	r2, r1
 8001cc2:	71fb      	strb	r3, [r7, #7]
 8001cc4:	4613      	mov	r3, r2
 8001cc6:	71bb      	strb	r3, [r7, #6]
    static const uint8_t row_offsets[] = {0x00, 0x40};
    if (row > 1) row = 1;
 8001cc8:	79fb      	ldrb	r3, [r7, #7]
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d901      	bls.n	8001cd2 <lcd_put_cur+0x1a>
 8001cce:	2301      	movs	r3, #1
 8001cd0:	71fb      	strb	r3, [r7, #7]
    lcd_send_cmd(0x80 | (row_offsets[row] + col));
 8001cd2:	79fb      	ldrb	r3, [r7, #7]
 8001cd4:	4a08      	ldr	r2, [pc, #32]	@ (8001cf8 <lcd_put_cur+0x40>)
 8001cd6:	5cd2      	ldrb	r2, [r2, r3]
 8001cd8:	79bb      	ldrb	r3, [r7, #6]
 8001cda:	4413      	add	r3, r2
 8001cdc:	b2db      	uxtb	r3, r3
 8001cde:	b25b      	sxtb	r3, r3
 8001ce0:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001ce4:	b25b      	sxtb	r3, r3
 8001ce6:	b2db      	uxtb	r3, r3
 8001ce8:	4618      	mov	r0, r3
 8001cea:	f7ff ffa4 	bl	8001c36 <lcd_send_cmd>
}
 8001cee:	bf00      	nop
 8001cf0:	3708      	adds	r7, #8
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	0800f698 	.word	0x0800f698

08001cfc <lcd_send_string>:

void lcd_send_string(char *str)
{
 8001cfc:	b580      	push	{r7, lr}
 8001cfe:	b082      	sub	sp, #8
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
    while (*str) lcd_send_data((uint8_t)*str++);
 8001d04:	e006      	b.n	8001d14 <lcd_send_string+0x18>
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	1c5a      	adds	r2, r3, #1
 8001d0a:	607a      	str	r2, [r7, #4]
 8001d0c:	781b      	ldrb	r3, [r3, #0]
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f7ff ffab 	bl	8001c6a <lcd_send_data>
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	781b      	ldrb	r3, [r3, #0]
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d1f4      	bne.n	8001d06 <lcd_send_string+0xa>
}
 8001d1c:	bf00      	nop
 8001d1e:	bf00      	nop
 8001d20:	3708      	adds	r7, #8
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}

08001d26 <lcd_init>:

void lcd_init(void)
{
 8001d26:	b580      	push	{r7, lr}
 8001d28:	af00      	add	r7, sp, #0
    HAL_Delay(50);
 8001d2a:	2032      	movs	r0, #50	@ 0x32
 8001d2c:	f004 fab4 	bl	8006298 <HAL_Delay>
    lcd_backlight_on();
 8001d30:	f7ff ff74 	bl	8001c1c <lcd_backlight_on>

    /* Force 8-bit mode (send only high-nibble pattern) */
    write4bits(0x30, 0, 1); HAL_Delay(5);
 8001d34:	2201      	movs	r2, #1
 8001d36:	2100      	movs	r1, #0
 8001d38:	2030      	movs	r0, #48	@ 0x30
 8001d3a:	f7ff ff52 	bl	8001be2 <write4bits>
 8001d3e:	2005      	movs	r0, #5
 8001d40:	f004 faaa 	bl	8006298 <HAL_Delay>
    write4bits(0x30, 0, 1); HAL_Delay(1);
 8001d44:	2201      	movs	r2, #1
 8001d46:	2100      	movs	r1, #0
 8001d48:	2030      	movs	r0, #48	@ 0x30
 8001d4a:	f7ff ff4a 	bl	8001be2 <write4bits>
 8001d4e:	2001      	movs	r0, #1
 8001d50:	f004 faa2 	bl	8006298 <HAL_Delay>
    write4bits(0x30, 0, 1); HAL_Delay(1);
 8001d54:	2201      	movs	r2, #1
 8001d56:	2100      	movs	r1, #0
 8001d58:	2030      	movs	r0, #48	@ 0x30
 8001d5a:	f7ff ff42 	bl	8001be2 <write4bits>
 8001d5e:	2001      	movs	r0, #1
 8001d60:	f004 fa9a 	bl	8006298 <HAL_Delay>

    /* Switch to 4-bit mode */
    write4bits(0x20, 0, 1); HAL_Delay(1);
 8001d64:	2201      	movs	r2, #1
 8001d66:	2100      	movs	r1, #0
 8001d68:	2020      	movs	r0, #32
 8001d6a:	f7ff ff3a 	bl	8001be2 <write4bits>
 8001d6e:	2001      	movs	r0, #1
 8001d70:	f004 fa92 	bl	8006298 <HAL_Delay>

    /* Function set: 4-bit, 2 lines, 5x8 */
    lcd_send_cmd(0x28); HAL_Delay(1);
 8001d74:	2028      	movs	r0, #40	@ 0x28
 8001d76:	f7ff ff5e 	bl	8001c36 <lcd_send_cmd>
 8001d7a:	2001      	movs	r0, #1
 8001d7c:	f004 fa8c 	bl	8006298 <HAL_Delay>
    /* Display off */
    lcd_send_cmd(0x08); HAL_Delay(1);
 8001d80:	2008      	movs	r0, #8
 8001d82:	f7ff ff58 	bl	8001c36 <lcd_send_cmd>
 8001d86:	2001      	movs	r0, #1
 8001d88:	f004 fa86 	bl	8006298 <HAL_Delay>
    /* Clear */
    lcd_clear();        HAL_Delay(2);
 8001d8c:	f7ff ff87 	bl	8001c9e <lcd_clear>
 8001d90:	2002      	movs	r0, #2
 8001d92:	f004 fa81 	bl	8006298 <HAL_Delay>
    /* Entry mode: increment, no shift */
    lcd_send_cmd(0x06); HAL_Delay(1);
 8001d96:	2006      	movs	r0, #6
 8001d98:	f7ff ff4d 	bl	8001c36 <lcd_send_cmd>
 8001d9c:	2001      	movs	r0, #1
 8001d9e:	f004 fa7b 	bl	8006298 <HAL_Delay>
    /* Display on, cursor off, blink off */
    lcd_send_cmd(0x0C); HAL_Delay(1);
 8001da2:	200c      	movs	r0, #12
 8001da4:	f7ff ff47 	bl	8001c36 <lcd_send_cmd>
 8001da8:	2001      	movs	r0, #1
 8001daa:	f004 fa75 	bl	8006298 <HAL_Delay>
}
 8001dae:	bf00      	nop
 8001db0:	bd80      	pop	{r7, pc}

08001db2 <now_ms>:

static LedIntent s_intent[LED_COLOR_COUNT];
static uint8_t   s_activeBlink[LED_COLOR_COUNT];
static uint32_t  s_nextToggleAt[LED_COLOR_COUNT];

static inline uint32_t now_ms(void) { return HAL_GetTick(); }
 8001db2:	b580      	push	{r7, lr}
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	f004 fa65 	bl	8006284 <HAL_GetTick>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	bd80      	pop	{r7, pc}

08001dc0 <led_write>:

static void led_write(LedColor c, GPIO_PinState st) {
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	4603      	mov	r3, r0
 8001dc8:	460a      	mov	r2, r1
 8001dca:	71fb      	strb	r3, [r7, #7]
 8001dcc:	4613      	mov	r3, r2
 8001dce:	71bb      	strb	r3, [r7, #6]
    HAL_GPIO_WritePin(LED_PORTS[c], LED_PINS[c], st);
 8001dd0:	79fb      	ldrb	r3, [r7, #7]
 8001dd2:	4a07      	ldr	r2, [pc, #28]	@ (8001df0 <led_write+0x30>)
 8001dd4:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001dd8:	79fb      	ldrb	r3, [r7, #7]
 8001dda:	4a06      	ldr	r2, [pc, #24]	@ (8001df4 <led_write+0x34>)
 8001ddc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001de0:	79ba      	ldrb	r2, [r7, #6]
 8001de2:	4619      	mov	r1, r3
 8001de4:	f005 fbaf 	bl	8007546 <HAL_GPIO_WritePin>
}
 8001de8:	bf00      	nop
 8001dea:	3708      	adds	r7, #8
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	20000000 	.word	0x20000000
 8001df4:	20000010 	.word	0x20000010

08001df8 <led_on>:
static void led_on(LedColor c)  { led_write(c, GPIO_PIN_SET); }
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	4603      	mov	r3, r0
 8001e00:	71fb      	strb	r3, [r7, #7]
 8001e02:	79fb      	ldrb	r3, [r7, #7]
 8001e04:	2101      	movs	r1, #1
 8001e06:	4618      	mov	r0, r3
 8001e08:	f7ff ffda 	bl	8001dc0 <led_write>
 8001e0c:	bf00      	nop
 8001e0e:	3708      	adds	r7, #8
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}

08001e14 <led_off>:
static void led_off(LedColor c) { led_write(c, GPIO_PIN_RESET); }
 8001e14:	b580      	push	{r7, lr}
 8001e16:	b082      	sub	sp, #8
 8001e18:	af00      	add	r7, sp, #0
 8001e1a:	4603      	mov	r3, r0
 8001e1c:	71fb      	strb	r3, [r7, #7]
 8001e1e:	79fb      	ldrb	r3, [r7, #7]
 8001e20:	2100      	movs	r1, #0
 8001e22:	4618      	mov	r0, r3
 8001e24:	f7ff ffcc 	bl	8001dc0 <led_write>
 8001e28:	bf00      	nop
 8001e2a:	3708      	adds	r7, #8
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}

08001e30 <LED_Init>:

void LED_Init(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b082      	sub	sp, #8
 8001e34:	af00      	add	r7, sp, #0
    memset(s_intent, 0, sizeof(s_intent));
 8001e36:	2210      	movs	r2, #16
 8001e38:	2100      	movs	r1, #0
 8001e3a:	4815      	ldr	r0, [pc, #84]	@ (8001e90 <LED_Init+0x60>)
 8001e3c:	f00b f874 	bl	800cf28 <memset>
    memset(s_activeBlink, 0, sizeof(s_activeBlink));
 8001e40:	2204      	movs	r2, #4
 8001e42:	2100      	movs	r1, #0
 8001e44:	4813      	ldr	r0, [pc, #76]	@ (8001e94 <LED_Init+0x64>)
 8001e46:	f00b f86f 	bl	800cf28 <memset>
    memset(s_nextToggleAt, 0, sizeof(s_nextToggleAt));
 8001e4a:	2210      	movs	r2, #16
 8001e4c:	2100      	movs	r1, #0
 8001e4e:	4812      	ldr	r0, [pc, #72]	@ (8001e98 <LED_Init+0x68>)
 8001e50:	f00b f86a 	bl	800cf28 <memset>

    for (int i = 0; i < LED_COLOR_COUNT; ++i) {
 8001e54:	2300      	movs	r3, #0
 8001e56:	607b      	str	r3, [r7, #4]
 8001e58:	e012      	b.n	8001e80 <LED_Init+0x50>
        led_off((LedColor)i);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	b2db      	uxtb	r3, r3
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f7ff ffd8 	bl	8001e14 <led_off>
        s_intent[i].mode = LED_MODE_OFF;
 8001e64:	4a0a      	ldr	r2, [pc, #40]	@ (8001e90 <LED_Init+0x60>)
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2100      	movs	r1, #0
 8001e6a:	f802 1023 	strb.w	r1, [r2, r3, lsl #2]
        s_intent[i].period_ms = 0;
 8001e6e:	4a08      	ldr	r2, [pc, #32]	@ (8001e90 <LED_Init+0x60>)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	009b      	lsls	r3, r3, #2
 8001e74:	4413      	add	r3, r2
 8001e76:	2200      	movs	r2, #0
 8001e78:	805a      	strh	r2, [r3, #2]
    for (int i = 0; i < LED_COLOR_COUNT; ++i) {
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	3301      	adds	r3, #1
 8001e7e:	607b      	str	r3, [r7, #4]
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2b03      	cmp	r3, #3
 8001e84:	dde9      	ble.n	8001e5a <LED_Init+0x2a>
    }
}
 8001e86:	bf00      	nop
 8001e88:	bf00      	nop
 8001e8a:	3708      	adds	r7, #8
 8001e8c:	46bd      	mov	sp, r7
 8001e8e:	bd80      	pop	{r7, pc}
 8001e90:	200002b0 	.word	0x200002b0
 8001e94:	200002c0 	.word	0x200002c0
 8001e98:	200002c4 	.word	0x200002c4

08001e9c <LED_Task>:

/* call this every loop (or from a 1020ms tick) */
void LED_Task(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b082      	sub	sp, #8
 8001ea0:	af00      	add	r7, sp, #0
    uint32_t t = now_ms();
 8001ea2:	f7ff ff86 	bl	8001db2 <now_ms>
 8001ea6:	6038      	str	r0, [r7, #0]

    for (int i = 0; i < LED_COLOR_COUNT; ++i) {
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	607b      	str	r3, [r7, #4]
 8001eac:	e064      	b.n	8001f78 <LED_Task+0xdc>
        switch (s_intent[i].mode) {
 8001eae:	4a36      	ldr	r2, [pc, #216]	@ (8001f88 <LED_Task+0xec>)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d002      	beq.n	8001ec0 <LED_Task+0x24>
 8001eba:	2b01      	cmp	r3, #1
 8001ebc:	d00b      	beq.n	8001ed6 <LED_Task+0x3a>
 8001ebe:	e015      	b.n	8001eec <LED_Task+0x50>
        case LED_MODE_OFF:
            s_activeBlink[i] = 0;
 8001ec0:	4a32      	ldr	r2, [pc, #200]	@ (8001f8c <LED_Task+0xf0>)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	4413      	add	r3, r2
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	701a      	strb	r2, [r3, #0]
            led_off((LedColor)i);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	4618      	mov	r0, r3
 8001ed0:	f7ff ffa0 	bl	8001e14 <led_off>
            break;
 8001ed4:	e04d      	b.n	8001f72 <LED_Task+0xd6>

        case LED_MODE_STEADY:
            s_activeBlink[i] = 1;
 8001ed6:	4a2d      	ldr	r2, [pc, #180]	@ (8001f8c <LED_Task+0xf0>)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	4413      	add	r3, r2
 8001edc:	2201      	movs	r2, #1
 8001ede:	701a      	strb	r2, [r3, #0]
            led_on((LedColor)i);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	b2db      	uxtb	r3, r3
 8001ee4:	4618      	mov	r0, r3
 8001ee6:	f7ff ff87 	bl	8001df8 <led_on>
            break;
 8001eea:	e042      	b.n	8001f72 <LED_Task+0xd6>

        case LED_MODE_BLINK:
        default:
            if (s_intent[i].period_ms == 0) s_intent[i].period_ms = 500;
 8001eec:	4a26      	ldr	r2, [pc, #152]	@ (8001f88 <LED_Task+0xec>)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	009b      	lsls	r3, r3, #2
 8001ef2:	4413      	add	r3, r2
 8001ef4:	885b      	ldrh	r3, [r3, #2]
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d106      	bne.n	8001f08 <LED_Task+0x6c>
 8001efa:	4a23      	ldr	r2, [pc, #140]	@ (8001f88 <LED_Task+0xec>)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	009b      	lsls	r3, r3, #2
 8001f00:	4413      	add	r3, r2
 8001f02:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001f06:	805a      	strh	r2, [r3, #2]
            if ((int32_t)(s_nextToggleAt[i] - t) <= 0) {
 8001f08:	4a21      	ldr	r2, [pc, #132]	@ (8001f90 <LED_Task+0xf4>)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	1ad3      	subs	r3, r2, r3
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	dc2b      	bgt.n	8001f70 <LED_Task+0xd4>
                s_activeBlink[i] = !s_activeBlink[i];
 8001f18:	4a1c      	ldr	r2, [pc, #112]	@ (8001f8c <LED_Task+0xf0>)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	4413      	add	r3, r2
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	bf0c      	ite	eq
 8001f24:	2301      	moveq	r3, #1
 8001f26:	2300      	movne	r3, #0
 8001f28:	b2db      	uxtb	r3, r3
 8001f2a:	4619      	mov	r1, r3
 8001f2c:	4a17      	ldr	r2, [pc, #92]	@ (8001f8c <LED_Task+0xf0>)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	4413      	add	r3, r2
 8001f32:	460a      	mov	r2, r1
 8001f34:	701a      	strb	r2, [r3, #0]
                if (s_activeBlink[i]) led_on((LedColor)i);
 8001f36:	4a15      	ldr	r2, [pc, #84]	@ (8001f8c <LED_Task+0xf0>)
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	4413      	add	r3, r2
 8001f3c:	781b      	ldrb	r3, [r3, #0]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d005      	beq.n	8001f4e <LED_Task+0xb2>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	4618      	mov	r0, r3
 8001f48:	f7ff ff56 	bl	8001df8 <led_on>
 8001f4c:	e004      	b.n	8001f58 <LED_Task+0xbc>
                else                  led_off((LedColor)i);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	b2db      	uxtb	r3, r3
 8001f52:	4618      	mov	r0, r3
 8001f54:	f7ff ff5e 	bl	8001e14 <led_off>
                s_nextToggleAt[i] = t + s_intent[i].period_ms;
 8001f58:	4a0b      	ldr	r2, [pc, #44]	@ (8001f88 <LED_Task+0xec>)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	009b      	lsls	r3, r3, #2
 8001f5e:	4413      	add	r3, r2
 8001f60:	885b      	ldrh	r3, [r3, #2]
 8001f62:	461a      	mov	r2, r3
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	441a      	add	r2, r3
 8001f68:	4909      	ldr	r1, [pc, #36]	@ (8001f90 <LED_Task+0xf4>)
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            }
            break;
 8001f70:	bf00      	nop
    for (int i = 0; i < LED_COLOR_COUNT; ++i) {
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	3301      	adds	r3, #1
 8001f76:	607b      	str	r3, [r7, #4]
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	2b03      	cmp	r3, #3
 8001f7c:	dd97      	ble.n	8001eae <LED_Task+0x12>
        }
    }
}
 8001f7e:	bf00      	nop
 8001f80:	bf00      	nop
 8001f82:	3708      	adds	r7, #8
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	200002b0 	.word	0x200002b0
 8001f8c:	200002c0 	.word	0x200002c0
 8001f90:	200002c4 	.word	0x200002c4

08001f94 <LoRa_WriteReg>:


//uint8_t rxBuffer[256]; // Buffer for received data

/* --- low-level SPI helpers --- */
void LoRa_WriteReg(uint8_t addr, uint8_t data) {
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b084      	sub	sp, #16
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	460a      	mov	r2, r1
 8001f9e:	71fb      	strb	r3, [r7, #7]
 8001fa0:	4613      	mov	r3, r2
 8001fa2:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2] = { (uint8_t)(addr | 0x80), data };
 8001fa4:	79fb      	ldrb	r3, [r7, #7]
 8001fa6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001faa:	b2db      	uxtb	r3, r3
 8001fac:	733b      	strb	r3, [r7, #12]
 8001fae:	79bb      	ldrb	r3, [r7, #6]
 8001fb0:	737b      	strb	r3, [r7, #13]
    NSS_LOW();
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001fb8:	480a      	ldr	r0, [pc, #40]	@ (8001fe4 <LoRa_WriteReg+0x50>)
 8001fba:	f005 fac4 	bl	8007546 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, buf, 2, HAL_MAX_DELAY);
 8001fbe:	f107 010c 	add.w	r1, r7, #12
 8001fc2:	f04f 33ff 	mov.w	r3, #4294967295
 8001fc6:	2202      	movs	r2, #2
 8001fc8:	4807      	ldr	r0, [pc, #28]	@ (8001fe8 <LoRa_WriteReg+0x54>)
 8001fca:	f008 fa33 	bl	800a434 <HAL_SPI_Transmit>
    NSS_HIGH();
 8001fce:	2201      	movs	r2, #1
 8001fd0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001fd4:	4803      	ldr	r0, [pc, #12]	@ (8001fe4 <LoRa_WriteReg+0x50>)
 8001fd6:	f005 fab6 	bl	8007546 <HAL_GPIO_WritePin>
}
 8001fda:	bf00      	nop
 8001fdc:	3710      	adds	r7, #16
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	40010800 	.word	0x40010800
 8001fe8:	20000394 	.word	0x20000394

08001fec <LoRa_ReadReg>:

uint8_t LoRa_ReadReg(uint8_t addr) {
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b084      	sub	sp, #16
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	71fb      	strb	r3, [r7, #7]
    uint8_t tx = addr & 0x7F;
 8001ff6:	79fb      	ldrb	r3, [r7, #7]
 8001ff8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	73fb      	strb	r3, [r7, #15]
    uint8_t rx = 0;
 8002000:	2300      	movs	r3, #0
 8002002:	73bb      	strb	r3, [r7, #14]
    NSS_LOW();
 8002004:	2200      	movs	r2, #0
 8002006:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800200a:	480f      	ldr	r0, [pc, #60]	@ (8002048 <LoRa_ReadReg+0x5c>)
 800200c:	f005 fa9b 	bl	8007546 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &tx, 1, HAL_MAX_DELAY);
 8002010:	f107 010f 	add.w	r1, r7, #15
 8002014:	f04f 33ff 	mov.w	r3, #4294967295
 8002018:	2201      	movs	r2, #1
 800201a:	480c      	ldr	r0, [pc, #48]	@ (800204c <LoRa_ReadReg+0x60>)
 800201c:	f008 fa0a 	bl	800a434 <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi1, &rx, 1, HAL_MAX_DELAY);
 8002020:	f107 010e 	add.w	r1, r7, #14
 8002024:	f04f 33ff 	mov.w	r3, #4294967295
 8002028:	2201      	movs	r2, #1
 800202a:	4808      	ldr	r0, [pc, #32]	@ (800204c <LoRa_ReadReg+0x60>)
 800202c:	f008 fb46 	bl	800a6bc <HAL_SPI_Receive>
    NSS_HIGH();
 8002030:	2201      	movs	r2, #1
 8002032:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002036:	4804      	ldr	r0, [pc, #16]	@ (8002048 <LoRa_ReadReg+0x5c>)
 8002038:	f005 fa85 	bl	8007546 <HAL_GPIO_WritePin>
    return rx;
 800203c:	7bbb      	ldrb	r3, [r7, #14]
}
 800203e:	4618      	mov	r0, r3
 8002040:	3710      	adds	r7, #16
 8002042:	46bd      	mov	sp, r7
 8002044:	bd80      	pop	{r7, pc}
 8002046:	bf00      	nop
 8002048:	40010800 	.word	0x40010800
 800204c:	20000394 	.word	0x20000394

08002050 <LoRa_WriteBuffer>:

void LoRa_WriteBuffer(uint8_t addr, const uint8_t *buffer, uint8_t size) {
 8002050:	b580      	push	{r7, lr}
 8002052:	b084      	sub	sp, #16
 8002054:	af00      	add	r7, sp, #0
 8002056:	4603      	mov	r3, r0
 8002058:	6039      	str	r1, [r7, #0]
 800205a:	71fb      	strb	r3, [r7, #7]
 800205c:	4613      	mov	r3, r2
 800205e:	71bb      	strb	r3, [r7, #6]
    uint8_t a = addr | 0x80;
 8002060:	79fb      	ldrb	r3, [r7, #7]
 8002062:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002066:	b2db      	uxtb	r3, r3
 8002068:	73fb      	strb	r3, [r7, #15]
    NSS_LOW();
 800206a:	2200      	movs	r2, #0
 800206c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002070:	480e      	ldr	r0, [pc, #56]	@ (80020ac <LoRa_WriteBuffer+0x5c>)
 8002072:	f005 fa68 	bl	8007546 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&hspi1, &a, 1, HAL_MAX_DELAY);
 8002076:	f107 010f 	add.w	r1, r7, #15
 800207a:	f04f 33ff 	mov.w	r3, #4294967295
 800207e:	2201      	movs	r2, #1
 8002080:	480b      	ldr	r0, [pc, #44]	@ (80020b0 <LoRa_WriteBuffer+0x60>)
 8002082:	f008 f9d7 	bl	800a434 <HAL_SPI_Transmit>
    HAL_SPI_Transmit(&hspi1, (uint8_t*)buffer, size, HAL_MAX_DELAY);
 8002086:	79bb      	ldrb	r3, [r7, #6]
 8002088:	b29a      	uxth	r2, r3
 800208a:	f04f 33ff 	mov.w	r3, #4294967295
 800208e:	6839      	ldr	r1, [r7, #0]
 8002090:	4807      	ldr	r0, [pc, #28]	@ (80020b0 <LoRa_WriteBuffer+0x60>)
 8002092:	f008 f9cf 	bl	800a434 <HAL_SPI_Transmit>
    NSS_HIGH();
 8002096:	2201      	movs	r2, #1
 8002098:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800209c:	4803      	ldr	r0, [pc, #12]	@ (80020ac <LoRa_WriteBuffer+0x5c>)
 800209e:	f005 fa52 	bl	8007546 <HAL_GPIO_WritePin>
}
 80020a2:	bf00      	nop
 80020a4:	3710      	adds	r7, #16
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	40010800 	.word	0x40010800
 80020b0:	20000394 	.word	0x20000394

080020b4 <LoRa_Reset>:
    HAL_SPI_Receive(&hspi1, buffer, size, HAL_MAX_DELAY);
    NSS_HIGH();
}

/* --- reset --- */
void LoRa_Reset(void) {
 80020b4:	b580      	push	{r7, lr}
 80020b6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LORA_RESET_PORT, LORA_RESET_PIN, GPIO_PIN_RESET);
 80020b8:	2200      	movs	r2, #0
 80020ba:	2140      	movs	r1, #64	@ 0x40
 80020bc:	4807      	ldr	r0, [pc, #28]	@ (80020dc <LoRa_Reset+0x28>)
 80020be:	f005 fa42 	bl	8007546 <HAL_GPIO_WritePin>
    HAL_Delay(2);
 80020c2:	2002      	movs	r0, #2
 80020c4:	f004 f8e8 	bl	8006298 <HAL_Delay>
    HAL_GPIO_WritePin(LORA_RESET_PORT, LORA_RESET_PIN, GPIO_PIN_SET);
 80020c8:	2201      	movs	r2, #1
 80020ca:	2140      	movs	r1, #64	@ 0x40
 80020cc:	4803      	ldr	r0, [pc, #12]	@ (80020dc <LoRa_Reset+0x28>)
 80020ce:	f005 fa3a 	bl	8007546 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80020d2:	200a      	movs	r0, #10
 80020d4:	f004 f8e0 	bl	8006298 <HAL_Delay>
}
 80020d8:	bf00      	nop
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	40010c00 	.word	0x40010c00

080020e0 <LoRa_SetFrequency>:

/* --- set frequency (Hz) --- */
void LoRa_SetFrequency(uint32_t freqHz) {
 80020e0:	b5b0      	push	{r4, r5, r7, lr}
 80020e2:	b084      	sub	sp, #16
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
    /* FRF = freq * 2^19 / 32e6 */
    uint64_t frf = ((uint64_t)freqHz << 19) / 32000000ULL;
 80020e8:	6879      	ldr	r1, [r7, #4]
 80020ea:	2000      	movs	r0, #0
 80020ec:	460a      	mov	r2, r1
 80020ee:	4603      	mov	r3, r0
 80020f0:	0b55      	lsrs	r5, r2, #13
 80020f2:	04d4      	lsls	r4, r2, #19
 80020f4:	4a18      	ldr	r2, [pc, #96]	@ (8002158 <LoRa_SetFrequency+0x78>)
 80020f6:	f04f 0300 	mov.w	r3, #0
 80020fa:	4620      	mov	r0, r4
 80020fc:	4629      	mov	r1, r5
 80020fe:	f7fe ffc1 	bl	8001084 <__aeabi_uldivmod>
 8002102:	4602      	mov	r2, r0
 8002104:	460b      	mov	r3, r1
 8002106:	e9c7 2302 	strd	r2, r3, [r7, #8]
    LoRa_WriteReg(0x06, (uint8_t)(frf >> 16));
 800210a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800210e:	f04f 0200 	mov.w	r2, #0
 8002112:	f04f 0300 	mov.w	r3, #0
 8002116:	0c02      	lsrs	r2, r0, #16
 8002118:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800211c:	0c0b      	lsrs	r3, r1, #16
 800211e:	b2d3      	uxtb	r3, r2
 8002120:	4619      	mov	r1, r3
 8002122:	2006      	movs	r0, #6
 8002124:	f7ff ff36 	bl	8001f94 <LoRa_WriteReg>
    LoRa_WriteReg(0x07, (uint8_t)(frf >> 8));
 8002128:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800212c:	f04f 0200 	mov.w	r2, #0
 8002130:	f04f 0300 	mov.w	r3, #0
 8002134:	0a02      	lsrs	r2, r0, #8
 8002136:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800213a:	0a0b      	lsrs	r3, r1, #8
 800213c:	b2d3      	uxtb	r3, r2
 800213e:	4619      	mov	r1, r3
 8002140:	2007      	movs	r0, #7
 8002142:	f7ff ff27 	bl	8001f94 <LoRa_WriteReg>
    LoRa_WriteReg(0x08, (uint8_t)(frf >> 0));
 8002146:	7a3b      	ldrb	r3, [r7, #8]
 8002148:	4619      	mov	r1, r3
 800214a:	2008      	movs	r0, #8
 800214c:	f7ff ff22 	bl	8001f94 <LoRa_WriteReg>
}
 8002150:	bf00      	nop
 8002152:	3710      	adds	r7, #16
 8002154:	46bd      	mov	sp, r7
 8002156:	bdb0      	pop	{r4, r5, r7, pc}
 8002158:	01e84800 	.word	0x01e84800

0800215c <LoRa_Init>:

/* --- init with settings that match Arduino LoRa defaults --- */
void LoRa_Init(void) {
 800215c:	b580      	push	{r7, lr}
 800215e:	af00      	add	r7, sp, #0
    LoRa_Reset();
 8002160:	f7ff ffa8 	bl	80020b4 <LoRa_Reset>

    /* Sleep, then LoRa sleep mode */
    LoRa_WriteReg(0x01, 0x00);
 8002164:	2100      	movs	r1, #0
 8002166:	2001      	movs	r0, #1
 8002168:	f7ff ff14 	bl	8001f94 <LoRa_WriteReg>
    HAL_Delay(5);
 800216c:	2005      	movs	r0, #5
 800216e:	f004 f893 	bl	8006298 <HAL_Delay>
    LoRa_WriteReg(0x01, 0x80);
 8002172:	2180      	movs	r1, #128	@ 0x80
 8002174:	2001      	movs	r0, #1
 8002176:	f7ff ff0d 	bl	8001f94 <LoRa_WriteReg>
    HAL_Delay(5);
 800217a:	2005      	movs	r0, #5
 800217c:	f004 f88c 	bl	8006298 <HAL_Delay>

    /* Frequency (433 MHz) */
    LoRa_SetFrequency(LORA_FREQUENCY);
 8002180:	4818      	ldr	r0, [pc, #96]	@ (80021e4 <LoRa_Init+0x88>)
 8002182:	f7ff ffad 	bl	80020e0 <LoRa_SetFrequency>

    /* PA config: PA_BOOST, max power (common for SX1278 Ra-02) */
    LoRa_WriteReg(0x09, 0x8F); // PA_BOOST, max power
 8002186:	218f      	movs	r1, #143	@ 0x8f
 8002188:	2009      	movs	r0, #9
 800218a:	f7ff ff03 	bl	8001f94 <LoRa_WriteReg>

    /* Enable high-power PA if module supports it (optional) */
    LoRa_WriteReg(0x4D, 0x87); // RegPaDac (only on SX1276/78 family)
 800218e:	2187      	movs	r1, #135	@ 0x87
 8002190:	204d      	movs	r0, #77	@ 0x4d
 8002192:	f7ff feff 	bl	8001f94 <LoRa_WriteReg>

    /* LNA */
    LoRa_WriteReg(0x0C, 0x23);
 8002196:	2123      	movs	r1, #35	@ 0x23
 8002198:	200c      	movs	r0, #12
 800219a:	f7ff fefb 	bl	8001f94 <LoRa_WriteReg>
    /* Modem config:
       RegModemConfig1 = 0x72 -> BW=125kHz, CR=4/5, Explicit header
       RegModemConfig2 = 0x74 -> SF7, CRC ON (Arduino default)
       RegModemConfig3 = 0x04 -> LowDataRateOptimize off, AGC Auto On
    */
    LoRa_WriteReg(0x1D, 0x72);
 800219e:	2172      	movs	r1, #114	@ 0x72
 80021a0:	201d      	movs	r0, #29
 80021a2:	f7ff fef7 	bl	8001f94 <LoRa_WriteReg>
    LoRa_WriteReg(0x1E, 0x74);
 80021a6:	2174      	movs	r1, #116	@ 0x74
 80021a8:	201e      	movs	r0, #30
 80021aa:	f7ff fef3 	bl	8001f94 <LoRa_WriteReg>
    LoRa_WriteReg(0x26, 0x04);
 80021ae:	2104      	movs	r1, #4
 80021b0:	2026      	movs	r0, #38	@ 0x26
 80021b2:	f7ff feef 	bl	8001f94 <LoRa_WriteReg>

    /* Preamble = 8 */
    LoRa_WriteReg(0x20, 0x00);
 80021b6:	2100      	movs	r1, #0
 80021b8:	2020      	movs	r0, #32
 80021ba:	f7ff feeb 	bl	8001f94 <LoRa_WriteReg>
    LoRa_WriteReg(0x21, 0x08);
 80021be:	2108      	movs	r1, #8
 80021c0:	2021      	movs	r0, #33	@ 0x21
 80021c2:	f7ff fee7 	bl	8001f94 <LoRa_WriteReg>

    /* SyncWord = 0x22 (matches LoRa.setSyncWord(0x22) on Arduino) */
    LoRa_WriteReg(0x39, 0x22);
 80021c6:	2122      	movs	r1, #34	@ 0x22
 80021c8:	2039      	movs	r0, #57	@ 0x39
 80021ca:	f7ff fee3 	bl	8001f94 <LoRa_WriteReg>

    /* Map DIO0 = RxDone/TxDone as normal (we'll poll IRQs) */
    LoRa_WriteReg(0x40, 0x00);
 80021ce:	2100      	movs	r1, #0
 80021d0:	2040      	movs	r0, #64	@ 0x40
 80021d2:	f7ff fedf 	bl	8001f94 <LoRa_WriteReg>

    /* Clear IRQs */
    LoRa_WriteReg(0x12, 0xFF);
 80021d6:	21ff      	movs	r1, #255	@ 0xff
 80021d8:	2012      	movs	r0, #18
 80021da:	f7ff fedb 	bl	8001f94 <LoRa_WriteReg>
}
 80021de:	bf00      	nop
 80021e0:	bd80      	pop	{r7, pc}
 80021e2:	bf00      	nop
 80021e4:	19cf0e40 	.word	0x19cf0e40

080021e8 <LoRa_SetStandby>:

/**
  * @brief Sets the LoRa module to Standby mode.
  */
void LoRa_SetStandby(void) {
 80021e8:	b580      	push	{r7, lr}
 80021ea:	af00      	add	r7, sp, #0
    LoRa_WriteReg(0x01, 0x81); // Standby mode
 80021ec:	2181      	movs	r1, #129	@ 0x81
 80021ee:	2001      	movs	r0, #1
 80021f0:	f7ff fed0 	bl	8001f94 <LoRa_WriteReg>
    HAL_Delay(2);
 80021f4:	2002      	movs	r0, #2
 80021f6:	f004 f84f 	bl	8006298 <HAL_Delay>
}
 80021fa:	bf00      	nop
 80021fc:	bd80      	pop	{r7, pc}

080021fe <LoRa_SetRxContinuous>:

/**
  * @brief Sets the LoRa module to Continuous Receive mode.
  */
void LoRa_SetRxContinuous(void) {
 80021fe:	b580      	push	{r7, lr}
 8002200:	af00      	add	r7, sp, #0
    LoRa_WriteReg(0x01, 0x85); // Continuous RX mode
 8002202:	2185      	movs	r1, #133	@ 0x85
 8002204:	2001      	movs	r0, #1
 8002206:	f7ff fec5 	bl	8001f94 <LoRa_WriteReg>
    HAL_Delay(2);
 800220a:	2002      	movs	r0, #2
 800220c:	f004 f844 	bl	8006298 <HAL_Delay>
}
 8002210:	bf00      	nop
 8002212:	bd80      	pop	{r7, pc}

08002214 <LoRa_SetTx>:

/**
  * @brief Sets the LoRa module to Transmit mode.
  */
void LoRa_SetTx(void) {
 8002214:	b580      	push	{r7, lr}
 8002216:	af00      	add	r7, sp, #0
    LoRa_WriteReg(0x01, 0x83); // TX mode
 8002218:	2183      	movs	r1, #131	@ 0x83
 800221a:	2001      	movs	r0, #1
 800221c:	f7ff feba 	bl	8001f94 <LoRa_WriteReg>
    HAL_Delay(2);
 8002220:	2002      	movs	r0, #2
 8002222:	f004 f839 	bl	8006298 <HAL_Delay>
}
 8002226:	bf00      	nop
 8002228:	bd80      	pop	{r7, pc}

0800222a <LoRa_SendPacket>:

/* --- send packet, poll TxDone, return to RX --- */
void LoRa_SendPacket(const uint8_t *buffer, uint8_t size) {
 800222a:	b580      	push	{r7, lr}
 800222c:	b084      	sub	sp, #16
 800222e:	af00      	add	r7, sp, #0
 8002230:	6078      	str	r0, [r7, #4]
 8002232:	460b      	mov	r3, r1
 8002234:	70fb      	strb	r3, [r7, #3]
    LoRa_SetStandby(); // Go to Standby before TX
 8002236:	f7ff ffd7 	bl	80021e8 <LoRa_SetStandby>

    /* Reset FIFO pointers */
    LoRa_WriteReg(0x0E, 0x00);
 800223a:	2100      	movs	r1, #0
 800223c:	200e      	movs	r0, #14
 800223e:	f7ff fea9 	bl	8001f94 <LoRa_WriteReg>
    LoRa_WriteReg(0x0D, 0x00);
 8002242:	2100      	movs	r1, #0
 8002244:	200d      	movs	r0, #13
 8002246:	f7ff fea5 	bl	8001f94 <LoRa_WriteReg>

    /* Write payload */
    LoRa_WriteBuffer(0x00, buffer, size);
 800224a:	78fb      	ldrb	r3, [r7, #3]
 800224c:	461a      	mov	r2, r3
 800224e:	6879      	ldr	r1, [r7, #4]
 8002250:	2000      	movs	r0, #0
 8002252:	f7ff fefd 	bl	8002050 <LoRa_WriteBuffer>
    LoRa_WriteReg(0x22, size);
 8002256:	78fb      	ldrb	r3, [r7, #3]
 8002258:	4619      	mov	r1, r3
 800225a:	2022      	movs	r0, #34	@ 0x22
 800225c:	f7ff fe9a 	bl	8001f94 <LoRa_WriteReg>

    /* Clear IRQs */
    LoRa_WriteReg(0x12, 0xFF);
 8002260:	21ff      	movs	r1, #255	@ 0xff
 8002262:	2012      	movs	r0, #18
 8002264:	f7ff fe96 	bl	8001f94 <LoRa_WriteReg>

    LoRa_SetTx(); // Enter TX
 8002268:	f7ff ffd4 	bl	8002214 <LoRa_SetTx>

    /* Wait for TxDone */
    uint32_t t0 = HAL_GetTick();
 800226c:	f004 f80a 	bl	8006284 <HAL_GetTick>
 8002270:	60f8      	str	r0, [r7, #12]
    while ((LoRa_ReadReg(0x12) & 0x08) == 0) {
 8002272:	e00a      	b.n	800228a <LoRa_SendPacket+0x60>
        if ((HAL_GetTick() - t0) > LORA_TIMEOUT) break; // timeout
 8002274:	f004 f806 	bl	8006284 <HAL_GetTick>
 8002278:	4602      	mov	r2, r0
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	1ad3      	subs	r3, r2, r3
 800227e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8002282:	d80b      	bhi.n	800229c <LoRa_SendPacket+0x72>
        HAL_Delay(1);
 8002284:	2001      	movs	r0, #1
 8002286:	f004 f807 	bl	8006298 <HAL_Delay>
    while ((LoRa_ReadReg(0x12) & 0x08) == 0) {
 800228a:	2012      	movs	r0, #18
 800228c:	f7ff feae 	bl	8001fec <LoRa_ReadReg>
 8002290:	4603      	mov	r3, r0
 8002292:	f003 0308 	and.w	r3, r3, #8
 8002296:	2b00      	cmp	r3, #0
 8002298:	d0ec      	beq.n	8002274 <LoRa_SendPacket+0x4a>
 800229a:	e000      	b.n	800229e <LoRa_SendPacket+0x74>
        if ((HAL_GetTick() - t0) > LORA_TIMEOUT) break; // timeout
 800229c:	bf00      	nop
    }

    /* Clear TxDone (if set) */
    LoRa_WriteReg(0x12, 0x08);
 800229e:	2108      	movs	r1, #8
 80022a0:	2012      	movs	r0, #18
 80022a2:	f7ff fe77 	bl	8001f94 <LoRa_WriteReg>

    LoRa_SetRxContinuous(); // Back to RX after TX
 80022a6:	f7ff ffaa 	bl	80021fe <LoRa_SetRxContinuous>
}
 80022aa:	bf00      	nop
 80022ac:	3710      	adds	r7, #16
 80022ae:	46bd      	mov	sp, r7
 80022b0:	bd80      	pop	{r7, pc}
	...

080022b4 <Debug_Print>:
static void MX_USART1_UART_Init(void);
static void MX_I2C2_Init(void);
static void MX_TIM3_Init(void);
/* USER CODE BEGIN PFP */

void Debug_Print(char *msg) {
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
    UART_TransmitString(&huart1, msg);
 80022bc:	6879      	ldr	r1, [r7, #4]
 80022be:	4803      	ldr	r0, [pc, #12]	@ (80022cc <Debug_Print+0x18>)
 80022c0:	f003 fa72 	bl	80057a8 <UART_TransmitString>
}
 80022c4:	bf00      	nop
 80022c6:	3708      	adds	r7, #8
 80022c8:	46bd      	mov	sp, r7
 80022ca:	bd80      	pop	{r7, pc}
 80022cc:	20000434 	.word	0x20000434

080022d0 <HAL_ADC_ConvCpltCallback>:
	  lcd_send_string(line2);
}


void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80022d0:	b590      	push	{r4, r7, lr}
 80022d2:	b085      	sub	sp, #20
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	4a1f      	ldr	r2, [pc, #124]	@ (800235c <HAL_ADC_ConvCpltCallback+0x8c>)
 80022de:	4293      	cmp	r3, r2
 80022e0:	d138      	bne.n	8002354 <HAL_ADC_ConvCpltCallback+0x84>
    {
        for (int i = 0; i < ADC_CHANNEL_COUNT; i++)
 80022e2:	2300      	movs	r3, #0
 80022e4:	60fb      	str	r3, [r7, #12]
 80022e6:	e02e      	b.n	8002346 <HAL_ADC_ConvCpltCallback+0x76>
        {
            float v = (adcBuffer[i] * ACS712_VREF_ADC) / ACS712_ADC_RESOLUTION;
 80022e8:	4a1d      	ldr	r2, [pc, #116]	@ (8002360 <HAL_ADC_ConvCpltCallback+0x90>)
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80022f0:	4618      	mov	r0, r3
 80022f2:	f7fe fc8d 	bl	8000c10 <__aeabi_i2f>
 80022f6:	4603      	mov	r3, r0
 80022f8:	491a      	ldr	r1, [pc, #104]	@ (8002364 <HAL_ADC_ConvCpltCallback+0x94>)
 80022fa:	4618      	mov	r0, r3
 80022fc:	f7fe fcdc 	bl	8000cb8 <__aeabi_fmul>
 8002300:	4603      	mov	r3, r0
 8002302:	4919      	ldr	r1, [pc, #100]	@ (8002368 <HAL_ADC_ConvCpltCallback+0x98>)
 8002304:	4618      	mov	r0, r3
 8002306:	f7fe fd8b 	bl	8000e20 <__aeabi_fdiv>
 800230a:	4603      	mov	r3, r0
 800230c:	60bb      	str	r3, [r7, #8]
            g_adcAvg[i] = 0.9f * g_adcAvg[i] + 0.1f * v;
 800230e:	4a17      	ldr	r2, [pc, #92]	@ (800236c <HAL_ADC_ConvCpltCallback+0x9c>)
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002316:	4916      	ldr	r1, [pc, #88]	@ (8002370 <HAL_ADC_ConvCpltCallback+0xa0>)
 8002318:	4618      	mov	r0, r3
 800231a:	f7fe fccd 	bl	8000cb8 <__aeabi_fmul>
 800231e:	4603      	mov	r3, r0
 8002320:	461c      	mov	r4, r3
 8002322:	4914      	ldr	r1, [pc, #80]	@ (8002374 <HAL_ADC_ConvCpltCallback+0xa4>)
 8002324:	68b8      	ldr	r0, [r7, #8]
 8002326:	f7fe fcc7 	bl	8000cb8 <__aeabi_fmul>
 800232a:	4603      	mov	r3, r0
 800232c:	4619      	mov	r1, r3
 800232e:	4620      	mov	r0, r4
 8002330:	f7fe fbba 	bl	8000aa8 <__addsf3>
 8002334:	4603      	mov	r3, r0
 8002336:	4619      	mov	r1, r3
 8002338:	4a0c      	ldr	r2, [pc, #48]	@ (800236c <HAL_ADC_ConvCpltCallback+0x9c>)
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (int i = 0; i < ADC_CHANNEL_COUNT; i++)
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	3301      	adds	r3, #1
 8002344:	60fb      	str	r3, [r7, #12]
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	2b05      	cmp	r3, #5
 800234a:	ddcd      	ble.n	80022e8 <HAL_ADC_ConvCpltCallback+0x18>
        }

        // CH7 is last (index 6 if ranks = 05 + 7)
        g_vADC_ACS = g_adcAvg[6];
 800234c:	4b07      	ldr	r3, [pc, #28]	@ (800236c <HAL_ADC_ConvCpltCallback+0x9c>)
 800234e:	699b      	ldr	r3, [r3, #24]
 8002350:	4a09      	ldr	r2, [pc, #36]	@ (8002378 <HAL_ADC_ConvCpltCallback+0xa8>)
 8002352:	6013      	str	r3, [r2, #0]
    }
}
 8002354:	bf00      	nop
 8002356:	3714      	adds	r7, #20
 8002358:	46bd      	mov	sp, r7
 800235a:	bd90      	pop	{r4, r7, pc}
 800235c:	40012400 	.word	0x40012400
 8002360:	200002d4 	.word	0x200002d4
 8002364:	40533333 	.word	0x40533333
 8002368:	457ff000 	.word	0x457ff000
 800236c:	200002e0 	.word	0x200002e0
 8002370:	3f666666 	.word	0x3f666666
 8002374:	3dcccccd 	.word	0x3dcccccd
 8002378:	200002f8 	.word	0x200002f8

0800237c <main>:
/* USER CODE END 0 */

/**
  * @brief  The application entry point.
  */int main(void)
  {
 800237c:	b580      	push	{r7, lr}
 800237e:	b08e      	sub	sp, #56	@ 0x38
 8002380:	af00      	add	r7, sp, #0
    /* USER CODE BEGIN 1 */
    /* USER CODE END 1 */

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
    HAL_Init();
 8002382:	f003 ff27 	bl	80061d4 <HAL_Init>

    /* Configure the system clock */
    SystemClock_Config();
 8002386:	f000 f8b5 	bl	80024f4 <SystemClock_Config>

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
 800238a:	f000 faef 	bl	800296c <MX_GPIO_Init>
    MX_ADC1_Init();
 800238e:	f000 f90d 	bl	80025ac <MX_ADC1_Init>
    MX_RTC_Init();
 8002392:	f000 f9d9 	bl	8002748 <MX_RTC_Init>
    MX_SPI1_Init();
 8002396:	f000 fa3b 	bl	8002810 <MX_SPI1_Init>
    MX_USART1_UART_Init();
 800239a:	f000 fabd 	bl	8002918 <MX_USART1_UART_Init>
    MX_I2C2_Init();
 800239e:	f000 f9a5 	bl	80026ec <MX_I2C2_Init>
    MX_TIM3_Init();
 80023a2:	f000 fa6b 	bl	800287c <MX_TIM3_Init>

    /* USER CODE BEGIN 2 */

    /* === Initialize application modules === */
    HAL_TIM_Base_Start(&htim3);
 80023a6:	484b      	ldr	r0, [pc, #300]	@ (80024d4 <main+0x158>)
 80023a8:	f008 fda4 	bl	800aef4 <HAL_TIM_Base_Start>
    RF_Init();
 80023ac:	f001 f8de 	bl	800356c <RF_Init>
    lcd_init();
 80023b0:	f7ff fcb9 	bl	8001d26 <lcd_init>
    ADC_Init(&hadc1);
 80023b4:	4848      	ldr	r0, [pc, #288]	@ (80024d8 <main+0x15c>)
 80023b6:	f7ff f993 	bl	80016e0 <ADC_Init>
    LoRa_Init();
 80023ba:	f7ff fecf 	bl	800215c <LoRa_Init>
    Screen_Init();
 80023be:	f001 fab1 	bl	8003924 <Screen_Init>
    UART_Init();
 80023c2:	f003 f9c7 	bl	8005754 <UART_Init>
    Switches_Init();
 80023c6:	f003 f877 	bl	80054b8 <Switches_Init>
    Relay_Init();
 80023ca:	f001 f861 	bl	8003490 <Relay_Init>
    LED_Init();
 80023ce:	f7ff fd2f 	bl	8001e30 <LED_Init>
    ACS712_Init(&hadc1);
 80023d2:	4841      	ldr	r0, [pc, #260]	@ (80024d8 <main+0x15c>)
 80023d4:	f7ff f854 	bl	8001480 <ACS712_Init>

    /* === RTC + EEPROM Initialization === */
    RTC_Init();
 80023d8:	f001 f99a 	bl	8003710 <RTC_Init>
    RTC_GetTimeDate();
 80023dc:	f001 f9f8 	bl	80037d0 <RTC_GetTimeDate>
//    RTC_SetTimeDate(sec, min, hour, dow, dom, month, year);
    if (HAL_I2C_IsDeviceReady(&hi2c2, 0x57 << 1, 2, 100) == HAL_OK){
 80023e0:	2364      	movs	r3, #100	@ 0x64
 80023e2:	2202      	movs	r2, #2
 80023e4:	21ae      	movs	r1, #174	@ 0xae
 80023e6:	483d      	ldr	r0, [pc, #244]	@ (80024dc <main+0x160>)
 80023e8:	f005 fe76 	bl	80080d8 <HAL_I2C_IsDeviceReady>
 80023ec:	4603      	mov	r3, r0
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d106      	bne.n	8002400 <main+0x84>
        Debug_Print(" EEPROM ready at 0x57\r\n");
 80023f2:	483b      	ldr	r0, [pc, #236]	@ (80024e0 <main+0x164>)
 80023f4:	f7ff ff5e 	bl	80022b4 <Debug_Print>
        ak=1;
 80023f8:	4b3a      	ldr	r3, [pc, #232]	@ (80024e4 <main+0x168>)
 80023fa:	2201      	movs	r2, #1
 80023fc:	601a      	str	r2, [r3, #0]
 80023fe:	e005      	b.n	800240c <main+0x90>
    }
    else{
        Debug_Print(" EEPROM not found at 0x57\r\n");
 8002400:	4839      	ldr	r0, [pc, #228]	@ (80024e8 <main+0x16c>)
 8002402:	f7ff ff57 	bl	80022b4 <Debug_Print>
        ak=2;
 8002406:	4b37      	ldr	r3, [pc, #220]	@ (80024e4 <main+0x168>)
 8002408:	2202      	movs	r2, #2
 800240a:	601a      	str	r2, [r3, #0]
    }

    /* Try loading last mode from RTC EEPROM */
    RTC_PersistState st;
    if (RTC_LoadPersistentState(&st)) {
 800240c:	463b      	mov	r3, r7
 800240e:	4618      	mov	r0, r3
 8002410:	f001 f92a 	bl	8003668 <RTC_LoadPersistentState>
 8002414:	4603      	mov	r3, r0
 8002416:	2b00      	cmp	r3, #0
 8002418:	d02c      	beq.n	8002474 <main+0xf8>
//        printf(" Loaded saved mode from RTC EEPROM (mode=%u)\r\n", st.mode);

        switch (st.mode) {
 800241a:	783b      	ldrb	r3, [r7, #0]
 800241c:	3b01      	subs	r3, #1
 800241e:	2b04      	cmp	r3, #4
 8002420:	d827      	bhi.n	8002472 <main+0xf6>
 8002422:	a201      	add	r2, pc, #4	@ (adr r2, 8002428 <main+0xac>)
 8002424:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002428:	0800243d 	.word	0x0800243d
 800242c:	08002443 	.word	0x08002443
 8002430:	08002449 	.word	0x08002449
 8002434:	0800244f 	.word	0x0800244f
 8002438:	08002463 	.word	0x08002463
            case 1:   // Manual Mode
                ModelHandle_ToggleManual();
 800243c:	f000 fc1e 	bl	8002c7c <ModelHandle_ToggleManual>
                break;
 8002440:	e018      	b.n	8002474 <main+0xf8>
            case 2:   // Semi-Auto
                ModelHandle_StartSemiAuto();
 8002442:	f000 ff51 	bl	80032e8 <ModelHandle_StartSemiAuto>
                break;
 8002446:	e015      	b.n	8002474 <main+0xf8>
            case 3:   // Timer Mode
                ModelHandle_StartTimer();
 8002448:	f000 ff38 	bl	80032bc <ModelHandle_StartTimer>
                break;
 800244c:	e012      	b.n	8002474 <main+0xf8>
            case 4:   // Countdown Mode
                ModelHandle_StartCountdown(st.countdownMin * 60);
 800244e:	897b      	ldrh	r3, [r7, #10]
 8002450:	461a      	mov	r2, r3
 8002452:	4613      	mov	r3, r2
 8002454:	011b      	lsls	r3, r3, #4
 8002456:	1a9b      	subs	r3, r3, r2
 8002458:	009b      	lsls	r3, r3, #2
 800245a:	4618      	mov	r0, r3
 800245c:	f000 fd76 	bl	8002f4c <ModelHandle_StartCountdown>
                break;
 8002460:	e008      	b.n	8002474 <main+0xf8>
            case 5:   // Twist Mode
                ModelHandle_StartTwist(st.twistOn, st.twistOff);
 8002462:	88fb      	ldrh	r3, [r7, #6]
 8002464:	461a      	mov	r2, r3
 8002466:	893b      	ldrh	r3, [r7, #8]
 8002468:	4619      	mov	r1, r3
 800246a:	4610      	mov	r0, r2
 800246c:	f000 fdd0 	bl	8003010 <ModelHandle_StartTwist>
                break;
 8002470:	e000      	b.n	8002474 <main+0xf8>
            default:
                // Idle state
                break;
 8002472:	bf00      	nop
    }

    /* Ensure safe reset of any transient states */
//    ModelHandle_ResetAll();

    uint8_t lastSecond = 255;
 8002474:	23ff      	movs	r3, #255	@ 0xff
 8002476:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    bool g_screenUpdatePending = false;
 800247a:	2300      	movs	r3, #0
 800247c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    uint32_t g_lastScreenUpdate = 0;
 8002480:	2300      	movs	r3, #0
 8002482:	633b      	str	r3, [r7, #48]	@ 0x30
    const uint32_t SCREEN_UPDATE_INTERVAL_MS = 1000;   // 1Hz LCD refresh
 8002484:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002488:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Infinite loop */
    /* USER CODE BEGIN WHILE */
    while (1)
    {
        /* ---------- Periodic sensor updates ---------- */
        ACS712_Update();                          // Current sensor
 800248a:	f7ff f8c7 	bl	800161c <ACS712_Update>
//        RF_SendCode(1766904, 24);                 // Optional: RF control
        ADC_ReadAllChannels(&hadc1, &adcData);    // Read water-level sensors
 800248e:	4917      	ldr	r1, [pc, #92]	@ (80024ec <main+0x170>)
 8002490:	4811      	ldr	r0, [pc, #68]	@ (80024d8 <main+0x15c>)
 8002492:	f7ff f935 	bl	8001700 <ADC_ReadAllChannels>

        /* ---------- User Interface ---------- */
        Screen_HandleSwitches();
 8002496:	f002 fad1 	bl	8004a3c <Screen_HandleSwitches>
        Screen_Update();
 800249a:	f002 fc93 	bl	8004dc4 <Screen_Update>

        /* ---------- RTC periodic update ---------- */
        RTC_GetTimeDate();
 800249e:	f001 f997 	bl	80037d0 <RTC_GetTimeDate>
        ModelHandle_TimerRecalculateNow();
 80024a2:	f000 fef1 	bl	8003288 <ModelHandle_TimerRecalculateNow>


        /* ---------- UART Commands ---------- */
        if (UART_GetReceivedPacket(receivedUartPacket, sizeof(receivedUartPacket))) {
 80024a6:	2140      	movs	r1, #64	@ 0x40
 80024a8:	4811      	ldr	r0, [pc, #68]	@ (80024f0 <main+0x174>)
 80024aa:	f003 fa31 	bl	8005910 <UART_GetReceivedPacket>
 80024ae:	4603      	mov	r3, r0
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d005      	beq.n	80024c0 <main+0x144>
            UART_HandleCommand(receivedUartPacket);
 80024b4:	480e      	ldr	r0, [pc, #56]	@ (80024f0 <main+0x174>)
 80024b6:	f003 fb4d 	bl	8005b54 <UART_HandleCommand>
            g_screenUpdatePending = true;
 80024ba:	2301      	movs	r3, #1
 80024bc:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
        }

        /* ---------- Core Processing ---------- */
        ModelHandle_Process();
 80024c0:	f000 ff3a 	bl	8003338 <ModelHandle_Process>
        LED_Task();
 80024c4:	f7ff fcea 	bl	8001e9c <LED_Task>
        ModelHandle_ProcessDryRun();
 80024c8:	f000 fc20 	bl	8002d0c <ModelHandle_ProcessDryRun>
        HAL_Delay(10);   // ~50Hz main loop tick
 80024cc:	200a      	movs	r0, #10
 80024ce:	f003 fee3 	bl	8006298 <HAL_Delay>
    {
 80024d2:	e7da      	b.n	800248a <main+0x10e>
 80024d4:	200003ec 	.word	0x200003ec
 80024d8:	200002fc 	.word	0x200002fc
 80024dc:	2000032c 	.word	0x2000032c
 80024e0:	0800f044 	.word	0x0800f044
 80024e4:	200004e8 	.word	0x200004e8
 80024e8:	0800f060 	.word	0x0800f060
 80024ec:	2000047c 	.word	0x2000047c
 80024f0:	200004a8 	.word	0x200004a8

080024f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b094      	sub	sp, #80	@ 0x50
 80024f8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80024fa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80024fe:	2228      	movs	r2, #40	@ 0x28
 8002500:	2100      	movs	r1, #0
 8002502:	4618      	mov	r0, r3
 8002504:	f00a fd10 	bl	800cf28 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002508:	f107 0314 	add.w	r3, r7, #20
 800250c:	2200      	movs	r2, #0
 800250e:	601a      	str	r2, [r3, #0]
 8002510:	605a      	str	r2, [r3, #4]
 8002512:	609a      	str	r2, [r3, #8]
 8002514:	60da      	str	r2, [r3, #12]
 8002516:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002518:	1d3b      	adds	r3, r7, #4
 800251a:	2200      	movs	r2, #0
 800251c:	601a      	str	r2, [r3, #0]
 800251e:	605a      	str	r2, [r3, #4]
 8002520:	609a      	str	r2, [r3, #8]
 8002522:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8002524:	230a      	movs	r3, #10
 8002526:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002528:	2301      	movs	r3, #1
 800252a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800252c:	2310      	movs	r3, #16
 800252e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002530:	2301      	movs	r3, #1
 8002532:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002534:	2302      	movs	r3, #2
 8002536:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8002538:	2300      	movs	r3, #0
 800253a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 800253c:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 8002540:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002542:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002546:	4618      	mov	r0, r3
 8002548:	f006 fb36 	bl	8008bb8 <HAL_RCC_OscConfig>
 800254c:	4603      	mov	r3, r0
 800254e:	2b00      	cmp	r3, #0
 8002550:	d001      	beq.n	8002556 <SystemClock_Config+0x62>
  {
    Error_Handler();
 8002552:	f000 fa89 	bl	8002a68 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002556:	230f      	movs	r3, #15
 8002558:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800255a:	2302      	movs	r3, #2
 800255c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800255e:	2300      	movs	r3, #0
 8002560:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002562:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002566:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002568:	2300      	movs	r3, #0
 800256a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800256c:	f107 0314 	add.w	r3, r7, #20
 8002570:	2102      	movs	r1, #2
 8002572:	4618      	mov	r0, r3
 8002574:	f006 fda2 	bl	80090bc <HAL_RCC_ClockConfig>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d001      	beq.n	8002582 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800257e:	f000 fa73 	bl	8002a68 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC|RCC_PERIPHCLK_ADC;
 8002582:	2303      	movs	r3, #3
 8002584:	607b      	str	r3, [r7, #4]
  PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002586:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800258a:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800258c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002590:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002592:	1d3b      	adds	r3, r7, #4
 8002594:	4618      	mov	r0, r3
 8002596:	f006 ff1f 	bl	80093d8 <HAL_RCCEx_PeriphCLKConfig>
 800259a:	4603      	mov	r3, r0
 800259c:	2b00      	cmp	r3, #0
 800259e:	d001      	beq.n	80025a4 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 80025a0:	f000 fa62 	bl	8002a68 <Error_Handler>
  }
}
 80025a4:	bf00      	nop
 80025a6:	3750      	adds	r7, #80	@ 0x50
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}

080025ac <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b084      	sub	sp, #16
 80025b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80025b2:	1d3b      	adds	r3, r7, #4
 80025b4:	2200      	movs	r2, #0
 80025b6:	601a      	str	r2, [r3, #0]
 80025b8:	605a      	str	r2, [r3, #4]
 80025ba:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80025bc:	4b49      	ldr	r3, [pc, #292]	@ (80026e4 <MX_ADC1_Init+0x138>)
 80025be:	4a4a      	ldr	r2, [pc, #296]	@ (80026e8 <MX_ADC1_Init+0x13c>)
 80025c0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80025c2:	4b48      	ldr	r3, [pc, #288]	@ (80026e4 <MX_ADC1_Init+0x138>)
 80025c4:	2200      	movs	r2, #0
 80025c6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80025c8:	4b46      	ldr	r3, [pc, #280]	@ (80026e4 <MX_ADC1_Init+0x138>)
 80025ca:	2200      	movs	r2, #0
 80025cc:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80025ce:	4b45      	ldr	r3, [pc, #276]	@ (80026e4 <MX_ADC1_Init+0x138>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80025d4:	4b43      	ldr	r3, [pc, #268]	@ (80026e4 <MX_ADC1_Init+0x138>)
 80025d6:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80025da:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80025dc:	4b41      	ldr	r3, [pc, #260]	@ (80026e4 <MX_ADC1_Init+0x138>)
 80025de:	2200      	movs	r2, #0
 80025e0:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 8;
 80025e2:	4b40      	ldr	r3, [pc, #256]	@ (80026e4 <MX_ADC1_Init+0x138>)
 80025e4:	2208      	movs	r2, #8
 80025e6:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80025e8:	483e      	ldr	r0, [pc, #248]	@ (80026e4 <MX_ADC1_Init+0x138>)
 80025ea:	f003 fe79 	bl	80062e0 <HAL_ADC_Init>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d001      	beq.n	80025f8 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 80025f4:	f000 fa38 	bl	8002a68 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80025f8:	2300      	movs	r3, #0
 80025fa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80025fc:	2301      	movs	r3, #1
 80025fe:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002600:	2300      	movs	r3, #0
 8002602:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002604:	1d3b      	adds	r3, r7, #4
 8002606:	4619      	mov	r1, r3
 8002608:	4836      	ldr	r0, [pc, #216]	@ (80026e4 <MX_ADC1_Init+0x138>)
 800260a:	f004 f9f5 	bl	80069f8 <HAL_ADC_ConfigChannel>
 800260e:	4603      	mov	r3, r0
 8002610:	2b00      	cmp	r3, #0
 8002612:	d001      	beq.n	8002618 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8002614:	f000 fa28 	bl	8002a68 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8002618:	2301      	movs	r3, #1
 800261a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800261c:	2302      	movs	r3, #2
 800261e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002620:	1d3b      	adds	r3, r7, #4
 8002622:	4619      	mov	r1, r3
 8002624:	482f      	ldr	r0, [pc, #188]	@ (80026e4 <MX_ADC1_Init+0x138>)
 8002626:	f004 f9e7 	bl	80069f8 <HAL_ADC_ConfigChannel>
 800262a:	4603      	mov	r3, r0
 800262c:	2b00      	cmp	r3, #0
 800262e:	d001      	beq.n	8002634 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 8002630:	f000 fa1a 	bl	8002a68 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8002634:	2302      	movs	r3, #2
 8002636:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8002638:	2303      	movs	r3, #3
 800263a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800263c:	1d3b      	adds	r3, r7, #4
 800263e:	4619      	mov	r1, r3
 8002640:	4828      	ldr	r0, [pc, #160]	@ (80026e4 <MX_ADC1_Init+0x138>)
 8002642:	f004 f9d9 	bl	80069f8 <HAL_ADC_ConfigChannel>
 8002646:	4603      	mov	r3, r0
 8002648:	2b00      	cmp	r3, #0
 800264a:	d001      	beq.n	8002650 <MX_ADC1_Init+0xa4>
  {
    Error_Handler();
 800264c:	f000 fa0c 	bl	8002a68 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8002650:	2303      	movs	r3, #3
 8002652:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8002654:	2304      	movs	r3, #4
 8002656:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002658:	1d3b      	adds	r3, r7, #4
 800265a:	4619      	mov	r1, r3
 800265c:	4821      	ldr	r0, [pc, #132]	@ (80026e4 <MX_ADC1_Init+0x138>)
 800265e:	f004 f9cb 	bl	80069f8 <HAL_ADC_ConfigChannel>
 8002662:	4603      	mov	r3, r0
 8002664:	2b00      	cmp	r3, #0
 8002666:	d001      	beq.n	800266c <MX_ADC1_Init+0xc0>
  {
    Error_Handler();
 8002668:	f000 f9fe 	bl	8002a68 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800266c:	2304      	movs	r3, #4
 800266e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8002670:	2305      	movs	r3, #5
 8002672:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002674:	1d3b      	adds	r3, r7, #4
 8002676:	4619      	mov	r1, r3
 8002678:	481a      	ldr	r0, [pc, #104]	@ (80026e4 <MX_ADC1_Init+0x138>)
 800267a:	f004 f9bd 	bl	80069f8 <HAL_ADC_ConfigChannel>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d001      	beq.n	8002688 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 8002684:	f000 f9f0 	bl	8002a68 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8002688:	2305      	movs	r3, #5
 800268a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 800268c:	2306      	movs	r3, #6
 800268e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002690:	1d3b      	adds	r3, r7, #4
 8002692:	4619      	mov	r1, r3
 8002694:	4813      	ldr	r0, [pc, #76]	@ (80026e4 <MX_ADC1_Init+0x138>)
 8002696:	f004 f9af 	bl	80069f8 <HAL_ADC_ConfigChannel>
 800269a:	4603      	mov	r3, r0
 800269c:	2b00      	cmp	r3, #0
 800269e:	d001      	beq.n	80026a4 <MX_ADC1_Init+0xf8>
  {
    Error_Handler();
 80026a0:	f000 f9e2 	bl	8002a68 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80026a4:	2307      	movs	r3, #7
 80026a6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 80026a8:	2307      	movs	r3, #7
 80026aa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80026ac:	1d3b      	adds	r3, r7, #4
 80026ae:	4619      	mov	r1, r3
 80026b0:	480c      	ldr	r0, [pc, #48]	@ (80026e4 <MX_ADC1_Init+0x138>)
 80026b2:	f004 f9a1 	bl	80069f8 <HAL_ADC_ConfigChannel>
 80026b6:	4603      	mov	r3, r0
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d001      	beq.n	80026c0 <MX_ADC1_Init+0x114>
  {
    Error_Handler();
 80026bc:	f000 f9d4 	bl	8002a68 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 80026c0:	2306      	movs	r3, #6
 80026c2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 80026c4:	2308      	movs	r3, #8
 80026c6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80026c8:	1d3b      	adds	r3, r7, #4
 80026ca:	4619      	mov	r1, r3
 80026cc:	4805      	ldr	r0, [pc, #20]	@ (80026e4 <MX_ADC1_Init+0x138>)
 80026ce:	f004 f993 	bl	80069f8 <HAL_ADC_ConfigChannel>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d001      	beq.n	80026dc <MX_ADC1_Init+0x130>
  {
    Error_Handler();
 80026d8:	f000 f9c6 	bl	8002a68 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80026dc:	bf00      	nop
 80026de:	3710      	adds	r7, #16
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	200002fc 	.word	0x200002fc
 80026e8:	40012400 	.word	0x40012400

080026ec <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80026f0:	4b12      	ldr	r3, [pc, #72]	@ (800273c <MX_I2C2_Init+0x50>)
 80026f2:	4a13      	ldr	r2, [pc, #76]	@ (8002740 <MX_I2C2_Init+0x54>)
 80026f4:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 80026f6:	4b11      	ldr	r3, [pc, #68]	@ (800273c <MX_I2C2_Init+0x50>)
 80026f8:	4a12      	ldr	r2, [pc, #72]	@ (8002744 <MX_I2C2_Init+0x58>)
 80026fa:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80026fc:	4b0f      	ldr	r3, [pc, #60]	@ (800273c <MX_I2C2_Init+0x50>)
 80026fe:	2200      	movs	r2, #0
 8002700:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002702:	4b0e      	ldr	r3, [pc, #56]	@ (800273c <MX_I2C2_Init+0x50>)
 8002704:	2200      	movs	r2, #0
 8002706:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002708:	4b0c      	ldr	r3, [pc, #48]	@ (800273c <MX_I2C2_Init+0x50>)
 800270a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800270e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002710:	4b0a      	ldr	r3, [pc, #40]	@ (800273c <MX_I2C2_Init+0x50>)
 8002712:	2200      	movs	r2, #0
 8002714:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002716:	4b09      	ldr	r3, [pc, #36]	@ (800273c <MX_I2C2_Init+0x50>)
 8002718:	2200      	movs	r2, #0
 800271a:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800271c:	4b07      	ldr	r3, [pc, #28]	@ (800273c <MX_I2C2_Init+0x50>)
 800271e:	2200      	movs	r2, #0
 8002720:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002722:	4b06      	ldr	r3, [pc, #24]	@ (800273c <MX_I2C2_Init+0x50>)
 8002724:	2200      	movs	r2, #0
 8002726:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002728:	4804      	ldr	r0, [pc, #16]	@ (800273c <MX_I2C2_Init+0x50>)
 800272a:	f004 ff25 	bl	8007578 <HAL_I2C_Init>
 800272e:	4603      	mov	r3, r0
 8002730:	2b00      	cmp	r3, #0
 8002732:	d001      	beq.n	8002738 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002734:	f000 f998 	bl	8002a68 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002738:	bf00      	nop
 800273a:	bd80      	pop	{r7, pc}
 800273c:	2000032c 	.word	0x2000032c
 8002740:	40005800 	.word	0x40005800
 8002744:	000186a0 	.word	0x000186a0

08002748 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b084      	sub	sp, #16
 800274c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */
//
  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800274e:	f107 030c 	add.w	r3, r7, #12
 8002752:	2100      	movs	r1, #0
 8002754:	460a      	mov	r2, r1
 8002756:	801a      	strh	r2, [r3, #0]
 8002758:	460a      	mov	r2, r1
 800275a:	709a      	strb	r2, [r3, #2]
  RTC_DateTypeDef DateToUpdate = {0};
 800275c:	2300      	movs	r3, #0
 800275e:	60bb      	str	r3, [r7, #8]
  RTC_AlarmTypeDef sAlarm = {0};
 8002760:	463b      	mov	r3, r7
 8002762:	2200      	movs	r2, #0
 8002764:	601a      	str	r2, [r3, #0]
 8002766:	605a      	str	r2, [r3, #4]
//
  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002768:	4b27      	ldr	r3, [pc, #156]	@ (8002808 <MX_RTC_Init+0xc0>)
 800276a:	4a28      	ldr	r2, [pc, #160]	@ (800280c <MX_RTC_Init+0xc4>)
 800276c:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_AUTO_1_SECOND;
 800276e:	4b26      	ldr	r3, [pc, #152]	@ (8002808 <MX_RTC_Init+0xc0>)
 8002770:	f04f 32ff 	mov.w	r2, #4294967295
 8002774:	605a      	str	r2, [r3, #4]
  hrtc.Init.OutPut = RTC_OUTPUTSOURCE_ALARM;
 8002776:	4b24      	ldr	r3, [pc, #144]	@ (8002808 <MX_RTC_Init+0xc0>)
 8002778:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800277c:	609a      	str	r2, [r3, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800277e:	4822      	ldr	r0, [pc, #136]	@ (8002808 <MX_RTC_Init+0xc0>)
 8002780:	f006 ff96 	bl	80096b0 <HAL_RTC_Init>
 8002784:	4603      	mov	r3, r0
 8002786:	2b00      	cmp	r3, #0
 8002788:	d001      	beq.n	800278e <MX_RTC_Init+0x46>
  {
    Error_Handler();
 800278a:	f000 f96d 	bl	8002a68 <Error_Handler>
//
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x13;
 800278e:	2313      	movs	r3, #19
 8002790:	733b      	strb	r3, [r7, #12]
  sTime.Minutes = 0x0;
 8002792:	2300      	movs	r3, #0
 8002794:	737b      	strb	r3, [r7, #13]
  sTime.Seconds = 0x0;
 8002796:	2300      	movs	r3, #0
 8002798:	73bb      	strb	r3, [r7, #14]

  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800279a:	f107 030c 	add.w	r3, r7, #12
 800279e:	2201      	movs	r2, #1
 80027a0:	4619      	mov	r1, r3
 80027a2:	4819      	ldr	r0, [pc, #100]	@ (8002808 <MX_RTC_Init+0xc0>)
 80027a4:	f007 f810 	bl	80097c8 <HAL_RTC_SetTime>
 80027a8:	4603      	mov	r3, r0
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d001      	beq.n	80027b2 <MX_RTC_Init+0x6a>
  {
    Error_Handler();
 80027ae:	f000 f95b 	bl	8002a68 <Error_Handler>
  }
  DateToUpdate.WeekDay = RTC_WEEKDAY_MONDAY;
 80027b2:	2301      	movs	r3, #1
 80027b4:	723b      	strb	r3, [r7, #8]
  DateToUpdate.Month = RTC_MONTH_JANUARY;
 80027b6:	2301      	movs	r3, #1
 80027b8:	727b      	strb	r3, [r7, #9]
  DateToUpdate.Date = 0x1;
 80027ba:	2301      	movs	r3, #1
 80027bc:	72bb      	strb	r3, [r7, #10]
  DateToUpdate.Year = 0x0;
 80027be:	2300      	movs	r3, #0
 80027c0:	72fb      	strb	r3, [r7, #11]

  if (HAL_RTC_SetDate(&hrtc, &DateToUpdate, RTC_FORMAT_BCD) != HAL_OK)
 80027c2:	f107 0308 	add.w	r3, r7, #8
 80027c6:	2201      	movs	r2, #1
 80027c8:	4619      	mov	r1, r3
 80027ca:	480f      	ldr	r0, [pc, #60]	@ (8002808 <MX_RTC_Init+0xc0>)
 80027cc:	f007 f96c 	bl	8009aa8 <HAL_RTC_SetDate>
 80027d0:	4603      	mov	r3, r0
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d001      	beq.n	80027da <MX_RTC_Init+0x92>
  {
    Error_Handler();
 80027d6:	f000 f947 	bl	8002a68 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x13;
 80027da:	2313      	movs	r3, #19
 80027dc:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 80027de:	2300      	movs	r3, #0
 80027e0:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 80027e2:	2300      	movs	r3, #0
 80027e4:	70bb      	strb	r3, [r7, #2]
  sAlarm.Alarm = RTC_ALARM_A;
 80027e6:	2300      	movs	r3, #0
 80027e8:	607b      	str	r3, [r7, #4]
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80027ea:	463b      	mov	r3, r7
 80027ec:	2201      	movs	r2, #1
 80027ee:	4619      	mov	r1, r3
 80027f0:	4805      	ldr	r0, [pc, #20]	@ (8002808 <MX_RTC_Init+0xc0>)
 80027f2:	f007 fa0f 	bl	8009c14 <HAL_RTC_SetAlarm_IT>
 80027f6:	4603      	mov	r3, r0
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d001      	beq.n	8002800 <MX_RTC_Init+0xb8>
  {
    Error_Handler();
 80027fc:	f000 f934 	bl	8002a68 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */
//
  /* USER CODE END RTC_Init 2 */

}
 8002800:	bf00      	nop
 8002802:	3710      	adds	r7, #16
 8002804:	46bd      	mov	sp, r7
 8002806:	bd80      	pop	{r7, pc}
 8002808:	20000380 	.word	0x20000380
 800280c:	40002800 	.word	0x40002800

08002810 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002814:	4b17      	ldr	r3, [pc, #92]	@ (8002874 <MX_SPI1_Init+0x64>)
 8002816:	4a18      	ldr	r2, [pc, #96]	@ (8002878 <MX_SPI1_Init+0x68>)
 8002818:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800281a:	4b16      	ldr	r3, [pc, #88]	@ (8002874 <MX_SPI1_Init+0x64>)
 800281c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002820:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002822:	4b14      	ldr	r3, [pc, #80]	@ (8002874 <MX_SPI1_Init+0x64>)
 8002824:	2200      	movs	r2, #0
 8002826:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002828:	4b12      	ldr	r3, [pc, #72]	@ (8002874 <MX_SPI1_Init+0x64>)
 800282a:	2200      	movs	r2, #0
 800282c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800282e:	4b11      	ldr	r3, [pc, #68]	@ (8002874 <MX_SPI1_Init+0x64>)
 8002830:	2200      	movs	r2, #0
 8002832:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002834:	4b0f      	ldr	r3, [pc, #60]	@ (8002874 <MX_SPI1_Init+0x64>)
 8002836:	2200      	movs	r2, #0
 8002838:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800283a:	4b0e      	ldr	r3, [pc, #56]	@ (8002874 <MX_SPI1_Init+0x64>)
 800283c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002840:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002842:	4b0c      	ldr	r3, [pc, #48]	@ (8002874 <MX_SPI1_Init+0x64>)
 8002844:	2218      	movs	r2, #24
 8002846:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002848:	4b0a      	ldr	r3, [pc, #40]	@ (8002874 <MX_SPI1_Init+0x64>)
 800284a:	2200      	movs	r2, #0
 800284c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800284e:	4b09      	ldr	r3, [pc, #36]	@ (8002874 <MX_SPI1_Init+0x64>)
 8002850:	2200      	movs	r2, #0
 8002852:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002854:	4b07      	ldr	r3, [pc, #28]	@ (8002874 <MX_SPI1_Init+0x64>)
 8002856:	2200      	movs	r2, #0
 8002858:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800285a:	4b06      	ldr	r3, [pc, #24]	@ (8002874 <MX_SPI1_Init+0x64>)
 800285c:	220a      	movs	r2, #10
 800285e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002860:	4804      	ldr	r0, [pc, #16]	@ (8002874 <MX_SPI1_Init+0x64>)
 8002862:	f007 fd63 	bl	800a32c <HAL_SPI_Init>
 8002866:	4603      	mov	r3, r0
 8002868:	2b00      	cmp	r3, #0
 800286a:	d001      	beq.n	8002870 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800286c:	f000 f8fc 	bl	8002a68 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002870:	bf00      	nop
 8002872:	bd80      	pop	{r7, pc}
 8002874:	20000394 	.word	0x20000394
 8002878:	40013000 	.word	0x40013000

0800287c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b086      	sub	sp, #24
 8002880:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002882:	f107 0308 	add.w	r3, r7, #8
 8002886:	2200      	movs	r2, #0
 8002888:	601a      	str	r2, [r3, #0]
 800288a:	605a      	str	r2, [r3, #4]
 800288c:	609a      	str	r2, [r3, #8]
 800288e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002890:	463b      	mov	r3, r7
 8002892:	2200      	movs	r2, #0
 8002894:	601a      	str	r2, [r3, #0]
 8002896:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002898:	4b1d      	ldr	r3, [pc, #116]	@ (8002910 <MX_TIM3_Init+0x94>)
 800289a:	4a1e      	ldr	r2, [pc, #120]	@ (8002914 <MX_TIM3_Init+0x98>)
 800289c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800289e:	4b1c      	ldr	r3, [pc, #112]	@ (8002910 <MX_TIM3_Init+0x94>)
 80028a0:	2200      	movs	r2, #0
 80028a2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028a4:	4b1a      	ldr	r3, [pc, #104]	@ (8002910 <MX_TIM3_Init+0x94>)
 80028a6:	2200      	movs	r2, #0
 80028a8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xffff;
 80028aa:	4b19      	ldr	r3, [pc, #100]	@ (8002910 <MX_TIM3_Init+0x94>)
 80028ac:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80028b0:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028b2:	4b17      	ldr	r3, [pc, #92]	@ (8002910 <MX_TIM3_Init+0x94>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028b8:	4b15      	ldr	r3, [pc, #84]	@ (8002910 <MX_TIM3_Init+0x94>)
 80028ba:	2200      	movs	r2, #0
 80028bc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80028be:	4814      	ldr	r0, [pc, #80]	@ (8002910 <MX_TIM3_Init+0x94>)
 80028c0:	f008 fac9 	bl	800ae56 <HAL_TIM_Base_Init>
 80028c4:	4603      	mov	r3, r0
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d001      	beq.n	80028ce <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80028ca:	f000 f8cd 	bl	8002a68 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80028d2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80028d4:	f107 0308 	add.w	r3, r7, #8
 80028d8:	4619      	mov	r1, r3
 80028da:	480d      	ldr	r0, [pc, #52]	@ (8002910 <MX_TIM3_Init+0x94>)
 80028dc:	f008 fb54 	bl	800af88 <HAL_TIM_ConfigClockSource>
 80028e0:	4603      	mov	r3, r0
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d001      	beq.n	80028ea <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80028e6:	f000 f8bf 	bl	8002a68 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028ea:	2300      	movs	r3, #0
 80028ec:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028ee:	2300      	movs	r3, #0
 80028f0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80028f2:	463b      	mov	r3, r7
 80028f4:	4619      	mov	r1, r3
 80028f6:	4806      	ldr	r0, [pc, #24]	@ (8002910 <MX_TIM3_Init+0x94>)
 80028f8:	f008 fd12 	bl	800b320 <HAL_TIMEx_MasterConfigSynchronization>
 80028fc:	4603      	mov	r3, r0
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d001      	beq.n	8002906 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8002902:	f000 f8b1 	bl	8002a68 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002906:	bf00      	nop
 8002908:	3718      	adds	r7, #24
 800290a:	46bd      	mov	sp, r7
 800290c:	bd80      	pop	{r7, pc}
 800290e:	bf00      	nop
 8002910:	200003ec 	.word	0x200003ec
 8002914:	40000400 	.word	0x40000400

08002918 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800291c:	4b11      	ldr	r3, [pc, #68]	@ (8002964 <MX_USART1_UART_Init+0x4c>)
 800291e:	4a12      	ldr	r2, [pc, #72]	@ (8002968 <MX_USART1_UART_Init+0x50>)
 8002920:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002922:	4b10      	ldr	r3, [pc, #64]	@ (8002964 <MX_USART1_UART_Init+0x4c>)
 8002924:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002928:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800292a:	4b0e      	ldr	r3, [pc, #56]	@ (8002964 <MX_USART1_UART_Init+0x4c>)
 800292c:	2200      	movs	r2, #0
 800292e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002930:	4b0c      	ldr	r3, [pc, #48]	@ (8002964 <MX_USART1_UART_Init+0x4c>)
 8002932:	2200      	movs	r2, #0
 8002934:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002936:	4b0b      	ldr	r3, [pc, #44]	@ (8002964 <MX_USART1_UART_Init+0x4c>)
 8002938:	2200      	movs	r2, #0
 800293a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800293c:	4b09      	ldr	r3, [pc, #36]	@ (8002964 <MX_USART1_UART_Init+0x4c>)
 800293e:	220c      	movs	r2, #12
 8002940:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002942:	4b08      	ldr	r3, [pc, #32]	@ (8002964 <MX_USART1_UART_Init+0x4c>)
 8002944:	2200      	movs	r2, #0
 8002946:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002948:	4b06      	ldr	r3, [pc, #24]	@ (8002964 <MX_USART1_UART_Init+0x4c>)
 800294a:	2200      	movs	r2, #0
 800294c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800294e:	4805      	ldr	r0, [pc, #20]	@ (8002964 <MX_USART1_UART_Init+0x4c>)
 8002950:	f008 fd44 	bl	800b3dc <HAL_UART_Init>
 8002954:	4603      	mov	r3, r0
 8002956:	2b00      	cmp	r3, #0
 8002958:	d001      	beq.n	800295e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800295a:	f000 f885 	bl	8002a68 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800295e:	bf00      	nop
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	20000434 	.word	0x20000434
 8002968:	40013800 	.word	0x40013800

0800296c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800296c:	b580      	push	{r7, lr}
 800296e:	b088      	sub	sp, #32
 8002970:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002972:	f107 0310 	add.w	r3, r7, #16
 8002976:	2200      	movs	r2, #0
 8002978:	601a      	str	r2, [r3, #0]
 800297a:	605a      	str	r2, [r3, #4]
 800297c:	609a      	str	r2, [r3, #8]
 800297e:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002980:	4b35      	ldr	r3, [pc, #212]	@ (8002a58 <MX_GPIO_Init+0xec>)
 8002982:	699b      	ldr	r3, [r3, #24]
 8002984:	4a34      	ldr	r2, [pc, #208]	@ (8002a58 <MX_GPIO_Init+0xec>)
 8002986:	f043 0310 	orr.w	r3, r3, #16
 800298a:	6193      	str	r3, [r2, #24]
 800298c:	4b32      	ldr	r3, [pc, #200]	@ (8002a58 <MX_GPIO_Init+0xec>)
 800298e:	699b      	ldr	r3, [r3, #24]
 8002990:	f003 0310 	and.w	r3, r3, #16
 8002994:	60fb      	str	r3, [r7, #12]
 8002996:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002998:	4b2f      	ldr	r3, [pc, #188]	@ (8002a58 <MX_GPIO_Init+0xec>)
 800299a:	699b      	ldr	r3, [r3, #24]
 800299c:	4a2e      	ldr	r2, [pc, #184]	@ (8002a58 <MX_GPIO_Init+0xec>)
 800299e:	f043 0304 	orr.w	r3, r3, #4
 80029a2:	6193      	str	r3, [r2, #24]
 80029a4:	4b2c      	ldr	r3, [pc, #176]	@ (8002a58 <MX_GPIO_Init+0xec>)
 80029a6:	699b      	ldr	r3, [r3, #24]
 80029a8:	f003 0304 	and.w	r3, r3, #4
 80029ac:	60bb      	str	r3, [r7, #8]
 80029ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80029b0:	4b29      	ldr	r3, [pc, #164]	@ (8002a58 <MX_GPIO_Init+0xec>)
 80029b2:	699b      	ldr	r3, [r3, #24]
 80029b4:	4a28      	ldr	r2, [pc, #160]	@ (8002a58 <MX_GPIO_Init+0xec>)
 80029b6:	f043 0308 	orr.w	r3, r3, #8
 80029ba:	6193      	str	r3, [r2, #24]
 80029bc:	4b26      	ldr	r3, [pc, #152]	@ (8002a58 <MX_GPIO_Init+0xec>)
 80029be:	699b      	ldr	r3, [r3, #24]
 80029c0:	f003 0308 	and.w	r3, r3, #8
 80029c4:	607b      	str	r3, [r7, #4]
 80029c6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Relay1_Pin|Relay2_Pin|Relay3_Pin|LORA_STATUS_Pin
 80029c8:	2200      	movs	r2, #0
 80029ca:	f240 3147 	movw	r1, #839	@ 0x347
 80029ce:	4823      	ldr	r0, [pc, #140]	@ (8002a5c <MX_GPIO_Init+0xf0>)
 80029d0:	f004 fdb9 	bl	8007546 <HAL_GPIO_WritePin>
                          |LED4_Pin|LED5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED1_Pin|LED2_Pin|LED3_Pin|LORA_SELECT_Pin, GPIO_PIN_RESET);
 80029d4:	2200      	movs	r2, #0
 80029d6:	f44f 4119 	mov.w	r1, #39168	@ 0x9900
 80029da:	4821      	ldr	r0, [pc, #132]	@ (8002a60 <MX_GPIO_Init+0xf4>)
 80029dc:	f004 fdb3 	bl	8007546 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Relay1_Pin Relay2_Pin Relay3_Pin LORA_STATUS_Pin
                           LED4_Pin LED5_Pin */
  GPIO_InitStruct.Pin = Relay1_Pin|Relay2_Pin|Relay3_Pin|LORA_STATUS_Pin
 80029e0:	f240 3347 	movw	r3, #839	@ 0x347
 80029e4:	613b      	str	r3, [r7, #16]
                          |LED4_Pin|LED5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80029e6:	2301      	movs	r3, #1
 80029e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ea:	2300      	movs	r3, #0
 80029ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029ee:	2302      	movs	r3, #2
 80029f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029f2:	f107 0310 	add.w	r3, r7, #16
 80029f6:	4619      	mov	r1, r3
 80029f8:	4818      	ldr	r0, [pc, #96]	@ (8002a5c <MX_GPIO_Init+0xf0>)
 80029fa:	f004 fc09 	bl	8007210 <HAL_GPIO_Init>

  /*Configure GPIO pins : SWITCH1_Pin SWITCH2_Pin SWITCH3_Pin SWITCH4_Pin */
  GPIO_InitStruct.Pin = SWITCH1_Pin|SWITCH2_Pin|SWITCH3_Pin|SWITCH4_Pin;
 80029fe:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 8002a02:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8002a04:	4b17      	ldr	r3, [pc, #92]	@ (8002a64 <MX_GPIO_Init+0xf8>)
 8002a06:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a0c:	f107 0310 	add.w	r3, r7, #16
 8002a10:	4619      	mov	r1, r3
 8002a12:	4812      	ldr	r0, [pc, #72]	@ (8002a5c <MX_GPIO_Init+0xf0>)
 8002a14:	f004 fbfc 	bl	8007210 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin LED2_Pin LED3_Pin LORA_SELECT_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|LED3_Pin|LORA_SELECT_Pin;
 8002a18:	f44f 4319 	mov.w	r3, #39168	@ 0x9900
 8002a1c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a22:	2300      	movs	r3, #0
 8002a24:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002a26:	2302      	movs	r3, #2
 8002a28:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a2a:	f107 0310 	add.w	r3, r7, #16
 8002a2e:	4619      	mov	r1, r3
 8002a30:	480b      	ldr	r0, [pc, #44]	@ (8002a60 <MX_GPIO_Init+0xf4>)
 8002a32:	f004 fbed 	bl	8007210 <HAL_GPIO_Init>

  /*Configure GPIO pin : RF_DATA_Pin */
  GPIO_InitStruct.Pin = RF_DATA_Pin;
 8002a36:	2380      	movs	r3, #128	@ 0x80
 8002a38:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002a3a:	2300      	movs	r3, #0
 8002a3c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(RF_DATA_GPIO_Port, &GPIO_InitStruct);
 8002a42:	f107 0310 	add.w	r3, r7, #16
 8002a46:	4619      	mov	r1, r3
 8002a48:	4804      	ldr	r0, [pc, #16]	@ (8002a5c <MX_GPIO_Init+0xf0>)
 8002a4a:	f004 fbe1 	bl	8007210 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002a4e:	bf00      	nop
 8002a50:	3720      	adds	r7, #32
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	40021000 	.word	0x40021000
 8002a5c:	40010c00 	.word	0x40010c00
 8002a60:	40010800 	.word	0x40010800
 8002a64:	10310000 	.word	0x10310000

08002a68 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002a68:	b480      	push	{r7}
 8002a6a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002a6c:	b672      	cpsid	i
}
 8002a6e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002a70:	bf00      	nop
 8002a72:	e7fd      	b.n	8002a70 <Error_Handler+0x8>

08002a74 <now_ms>:

/* ============================================================
   UTILS
   ============================================================ */
static inline uint32_t now_ms(void)
{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	af00      	add	r7, sp, #0
    return HAL_GetTick();
 8002a78:	f003 fc04 	bl	8006284 <HAL_GetTick>
 8002a7c:	4603      	mov	r3, r0
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	bd80      	pop	{r7, pc}
	...

08002a84 <clear_all_modes>:

static inline void clear_all_modes(void)
{
 8002a84:	b480      	push	{r7}
 8002a86:	af00      	add	r7, sp, #0
    manualActive = false;
 8002a88:	4b0c      	ldr	r3, [pc, #48]	@ (8002abc <clear_all_modes+0x38>)
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	701a      	strb	r2, [r3, #0]
    semiAutoActive = false;
 8002a8e:	4b0c      	ldr	r3, [pc, #48]	@ (8002ac0 <clear_all_modes+0x3c>)
 8002a90:	2200      	movs	r2, #0
 8002a92:	701a      	strb	r2, [r3, #0]
    countdownActive = false;
 8002a94:	4b0b      	ldr	r3, [pc, #44]	@ (8002ac4 <clear_all_modes+0x40>)
 8002a96:	2200      	movs	r2, #0
 8002a98:	701a      	strb	r2, [r3, #0]
    twistActive = false;
 8002a9a:	4b0b      	ldr	r3, [pc, #44]	@ (8002ac8 <clear_all_modes+0x44>)
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	701a      	strb	r2, [r3, #0]
    timerActive = false;
 8002aa0:	4b0a      	ldr	r3, [pc, #40]	@ (8002acc <clear_all_modes+0x48>)
 8002aa2:	2200      	movs	r2, #0
 8002aa4:	701a      	strb	r2, [r3, #0]
    autoActive = false;
 8002aa6:	4b0a      	ldr	r3, [pc, #40]	@ (8002ad0 <clear_all_modes+0x4c>)
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	701a      	strb	r2, [r3, #0]
    manualOverride = false;
 8002aac:	4b09      	ldr	r3, [pc, #36]	@ (8002ad4 <clear_all_modes+0x50>)
 8002aae:	2200      	movs	r2, #0
 8002ab0:	701a      	strb	r2, [r3, #0]
}
 8002ab2:	bf00      	nop
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	bc80      	pop	{r7}
 8002ab8:	4770      	bx	lr
 8002aba:	bf00      	nop
 8002abc:	200004ed 	.word	0x200004ed
 8002ac0:	200004ee 	.word	0x200004ee
 8002ac4:	200004ef 	.word	0x200004ef
 8002ac8:	200004f0 	.word	0x200004f0
 8002acc:	200004f1 	.word	0x200004f1
 8002ad0:	200004f2 	.word	0x200004f2
 8002ad4:	200004f5 	.word	0x200004f5

08002ad8 <motor_apply>:

/* ============================================================
   MOTOR CONTROL
   ============================================================ */
static inline void motor_apply(bool on)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b082      	sub	sp, #8
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	4603      	mov	r3, r0
 8002ae0:	71fb      	strb	r3, [r7, #7]
    Relay_Set(1, on);
 8002ae2:	79fb      	ldrb	r3, [r7, #7]
 8002ae4:	4619      	mov	r1, r3
 8002ae6:	2001      	movs	r0, #1
 8002ae8:	f000 fd1c 	bl	8003524 <Relay_Set>
    motorStatus = on ? 1 : 0;
 8002aec:	79fb      	ldrb	r3, [r7, #7]
 8002aee:	461a      	mov	r2, r3
 8002af0:	4b03      	ldr	r3, [pc, #12]	@ (8002b00 <motor_apply+0x28>)
 8002af2:	701a      	strb	r2, [r3, #0]

    UART_SendStatusPacket();
 8002af4:	f002 ff72 	bl	80059dc <UART_SendStatusPacket>
}
 8002af8:	bf00      	nop
 8002afa:	3708      	adds	r7, #8
 8002afc:	46bd      	mov	sp, r7
 8002afe:	bd80      	pop	{r7, pc}
 8002b00:	200004f3 	.word	0x200004f3

08002b04 <start_motor>:

static inline void start_motor(void)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	af00      	add	r7, sp, #0
    motor_apply(true);
 8002b08:	2001      	movs	r0, #1
 8002b0a:	f7ff ffe5 	bl	8002ad8 <motor_apply>
}
 8002b0e:	bf00      	nop
 8002b10:	bd80      	pop	{r7, pc}

08002b12 <stop_motor>:

static inline void stop_motor(void)
{
 8002b12:	b580      	push	{r7, lr}
 8002b14:	af00      	add	r7, sp, #0
    motor_apply(false);
 8002b16:	2000      	movs	r0, #0
 8002b18:	f7ff ffde 	bl	8002ad8 <motor_apply>
}
 8002b1c:	bf00      	nop
 8002b1e:	bd80      	pop	{r7, pc}

08002b20 <Motor_GetStatus>:

bool Motor_GetStatus(void)
{
 8002b20:	b480      	push	{r7}
 8002b22:	af00      	add	r7, sp, #0
    return (motorStatus == 1);
 8002b24:	4b05      	ldr	r3, [pc, #20]	@ (8002b3c <Motor_GetStatus+0x1c>)
 8002b26:	781b      	ldrb	r3, [r3, #0]
 8002b28:	b2db      	uxtb	r3, r3
 8002b2a:	2b01      	cmp	r3, #1
 8002b2c:	bf0c      	ite	eq
 8002b2e:	2301      	moveq	r3, #1
 8002b30:	2300      	movne	r3, #0
 8002b32:	b2db      	uxtb	r3, r3
}
 8002b34:	4618      	mov	r0, r3
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bc80      	pop	{r7}
 8002b3a:	4770      	bx	lr
 8002b3c:	200004f3 	.word	0x200004f3

08002b40 <ModelHandle_SetMotor>:

void ModelHandle_SetMotor(bool on)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b082      	sub	sp, #8
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	4603      	mov	r3, r0
 8002b48:	71fb      	strb	r3, [r7, #7]
    clear_all_modes();
 8002b4a:	f7ff ff9b 	bl	8002a84 <clear_all_modes>
    manualOverride = true;
 8002b4e:	4b09      	ldr	r3, [pc, #36]	@ (8002b74 <ModelHandle_SetMotor+0x34>)
 8002b50:	2201      	movs	r2, #1
 8002b52:	701a      	strb	r2, [r3, #0]
    senseDryRun = true;
 8002b54:	4b08      	ldr	r3, [pc, #32]	@ (8002b78 <ModelHandle_SetMotor+0x38>)
 8002b56:	2201      	movs	r2, #1
 8002b58:	701a      	strb	r2, [r3, #0]

    if (on) start_motor();
 8002b5a:	79fb      	ldrb	r3, [r7, #7]
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d002      	beq.n	8002b66 <ModelHandle_SetMotor+0x26>
 8002b60:	f7ff ffd0 	bl	8002b04 <start_motor>
    else    stop_motor();
}
 8002b64:	e001      	b.n	8002b6a <ModelHandle_SetMotor+0x2a>
    else    stop_motor();
 8002b66:	f7ff ffd4 	bl	8002b12 <stop_motor>
}
 8002b6a:	bf00      	nop
 8002b6c:	3708      	adds	r7, #8
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	200004f5 	.word	0x200004f5
 8002b78:	200004f4 	.word	0x200004f4

08002b7c <isTankFull>:

/* ============================================================
   TANK FULL DETECTION
   ============================================================ */
static inline bool isTankFull(void)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b084      	sub	sp, #16
 8002b80:	af00      	add	r7, sp, #0
    static uint32_t stableStart = 0;
    static bool lastState = false;

    /* --- CHECK ALL 5 LEVEL SENSORS (ADC1-ADC5) --- */
    bool allZero = true;
 8002b82:	2301      	movs	r3, #1
 8002b84:	73fb      	strb	r3, [r7, #15]
    for (int i = 1; i <= 5; i++)
 8002b86:	2301      	movs	r3, #1
 8002b88:	60bb      	str	r3, [r7, #8]
 8002b8a:	e012      	b.n	8002bb2 <isTankFull+0x36>
    {
        if (adcData.voltages[i] > 0.10f)   // any sensor touched water
 8002b8c:	4a1c      	ldr	r2, [pc, #112]	@ (8002c00 <isTankFull+0x84>)
 8002b8e:	68bb      	ldr	r3, [r7, #8]
 8002b90:	3302      	adds	r3, #2
 8002b92:	009b      	lsls	r3, r3, #2
 8002b94:	4413      	add	r3, r2
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	491a      	ldr	r1, [pc, #104]	@ (8002c04 <isTankFull+0x88>)
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f7fe fa48 	bl	8001030 <__aeabi_fcmpgt>
 8002ba0:	4603      	mov	r3, r0
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d002      	beq.n	8002bac <isTankFull+0x30>
        {
            allZero = false;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	73fb      	strb	r3, [r7, #15]
            break;
 8002baa:	e005      	b.n	8002bb8 <isTankFull+0x3c>
    for (int i = 1; i <= 5; i++)
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	3301      	adds	r3, #1
 8002bb0:	60bb      	str	r3, [r7, #8]
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	2b05      	cmp	r3, #5
 8002bb6:	dde9      	ble.n	8002b8c <isTankFull+0x10>
        }
    }

    uint32_t now = HAL_GetTick();
 8002bb8:	f003 fb64 	bl	8006284 <HAL_GetTick>
 8002bbc:	6078      	str	r0, [r7, #4]

    if (allZero)
 8002bbe:	7bfb      	ldrb	r3, [r7, #15]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d015      	beq.n	8002bf0 <isTankFull+0x74>
    {
        if (!lastState)
 8002bc4:	4b10      	ldr	r3, [pc, #64]	@ (8002c08 <isTankFull+0x8c>)
 8002bc6:	781b      	ldrb	r3, [r3, #0]
 8002bc8:	f083 0301 	eor.w	r3, r3, #1
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d005      	beq.n	8002bde <isTankFull+0x62>
        {
            stableStart = now;    // start 1-second stability timer
 8002bd2:	4a0e      	ldr	r2, [pc, #56]	@ (8002c0c <isTankFull+0x90>)
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	6013      	str	r3, [r2, #0]
            lastState = true;
 8002bd8:	4b0b      	ldr	r3, [pc, #44]	@ (8002c08 <isTankFull+0x8c>)
 8002bda:	2201      	movs	r2, #1
 8002bdc:	701a      	strb	r2, [r3, #0]
        }

        if (now - stableStart >= 1000)
 8002bde:	4b0b      	ldr	r3, [pc, #44]	@ (8002c0c <isTankFull+0x90>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	687a      	ldr	r2, [r7, #4]
 8002be4:	1ad3      	subs	r3, r2, r3
 8002be6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002bea:	d304      	bcc.n	8002bf6 <isTankFull+0x7a>
            return true;          //  Tank FULL confirmed
 8002bec:	2301      	movs	r3, #1
 8002bee:	e003      	b.n	8002bf8 <isTankFull+0x7c>
    }
    else
    {
        lastState = false;
 8002bf0:	4b05      	ldr	r3, [pc, #20]	@ (8002c08 <isTankFull+0x8c>)
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	701a      	strb	r2, [r3, #0]
    }

    return false;
 8002bf6:	2300      	movs	r3, #0
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	3710      	adds	r7, #16
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}
 8002c00:	2000047c 	.word	0x2000047c
 8002c04:	3dcccccd 	.word	0x3dcccccd
 8002c08:	20000537 	.word	0x20000537
 8002c0c:	20000538 	.word	0x20000538

08002c10 <ModelHandle_CheckDryRun>:

/* ============================================================
   DRY RUN CHECK (TRUE=Water / FALSE=Dry)
   ============================================================ */
void ModelHandle_CheckDryRun(void)
{
 8002c10:	b590      	push	{r4, r7, lr}
 8002c12:	b083      	sub	sp, #12
 8002c14:	af00      	add	r7, sp, #0
    if (manualActive || semiAutoActive || countdownActive)
 8002c16:	4b13      	ldr	r3, [pc, #76]	@ (8002c64 <ModelHandle_CheckDryRun+0x54>)
 8002c18:	781b      	ldrb	r3, [r3, #0]
 8002c1a:	b2db      	uxtb	r3, r3
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d109      	bne.n	8002c34 <ModelHandle_CheckDryRun+0x24>
 8002c20:	4b11      	ldr	r3, [pc, #68]	@ (8002c68 <ModelHandle_CheckDryRun+0x58>)
 8002c22:	781b      	ldrb	r3, [r3, #0]
 8002c24:	b2db      	uxtb	r3, r3
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d104      	bne.n	8002c34 <ModelHandle_CheckDryRun+0x24>
 8002c2a:	4b10      	ldr	r3, [pc, #64]	@ (8002c6c <ModelHandle_CheckDryRun+0x5c>)
 8002c2c:	781b      	ldrb	r3, [r3, #0]
 8002c2e:	b2db      	uxtb	r3, r3
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d003      	beq.n	8002c3c <ModelHandle_CheckDryRun+0x2c>
    {
        senseDryRun = true; // ignore dry in these
 8002c34:	4b0e      	ldr	r3, [pc, #56]	@ (8002c70 <ModelHandle_CheckDryRun+0x60>)
 8002c36:	2201      	movs	r2, #1
 8002c38:	701a      	strb	r2, [r3, #0]
        return;
 8002c3a:	e010      	b.n	8002c5e <ModelHandle_CheckDryRun+0x4e>
    }

    float v = adcData.voltages[0];
 8002c3c:	4b0d      	ldr	r3, [pc, #52]	@ (8002c74 <ModelHandle_CheckDryRun+0x64>)
 8002c3e:	68db      	ldr	r3, [r3, #12]
 8002c40:	607b      	str	r3, [r7, #4]
    senseDryRun = (v <= 0.01f); // water=1 / dry=0
 8002c42:	2301      	movs	r3, #1
 8002c44:	461c      	mov	r4, r3
 8002c46:	490c      	ldr	r1, [pc, #48]	@ (8002c78 <ModelHandle_CheckDryRun+0x68>)
 8002c48:	6878      	ldr	r0, [r7, #4]
 8002c4a:	f7fe f9dd 	bl	8001008 <__aeabi_fcmple>
 8002c4e:	4603      	mov	r3, r0
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d101      	bne.n	8002c58 <ModelHandle_CheckDryRun+0x48>
 8002c54:	2300      	movs	r3, #0
 8002c56:	461c      	mov	r4, r3
 8002c58:	b2e2      	uxtb	r2, r4
 8002c5a:	4b05      	ldr	r3, [pc, #20]	@ (8002c70 <ModelHandle_CheckDryRun+0x60>)
 8002c5c:	701a      	strb	r2, [r3, #0]
}
 8002c5e:	370c      	adds	r7, #12
 8002c60:	46bd      	mov	sp, r7
 8002c62:	bd90      	pop	{r4, r7, pc}
 8002c64:	200004ed 	.word	0x200004ed
 8002c68:	200004ee 	.word	0x200004ee
 8002c6c:	200004ef 	.word	0x200004ef
 8002c70:	200004f4 	.word	0x200004f4
 8002c74:	2000047c 	.word	0x2000047c
 8002c78:	3c23d70a 	.word	0x3c23d70a

08002c7c <ModelHandle_ToggleManual>:
void ModelHandle_ToggleManual(void)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	af00      	add	r7, sp, #0
    if (manualActive)
 8002c80:	4b0b      	ldr	r3, [pc, #44]	@ (8002cb0 <ModelHandle_ToggleManual+0x34>)
 8002c82:	781b      	ldrb	r3, [r3, #0]
 8002c84:	b2db      	uxtb	r3, r3
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d005      	beq.n	8002c96 <ModelHandle_ToggleManual+0x1a>
    {
        manualActive = false;
 8002c8a:	4b09      	ldr	r3, [pc, #36]	@ (8002cb0 <ModelHandle_ToggleManual+0x34>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	701a      	strb	r2, [r3, #0]
        stop_motor();
 8002c90:	f7ff ff3f 	bl	8002b12 <stop_motor>
        clear_all_modes();
        manualActive = true;
        manualOverride = true;
        start_motor();
    }
}
 8002c94:	e009      	b.n	8002caa <ModelHandle_ToggleManual+0x2e>
        clear_all_modes();
 8002c96:	f7ff fef5 	bl	8002a84 <clear_all_modes>
        manualActive = true;
 8002c9a:	4b05      	ldr	r3, [pc, #20]	@ (8002cb0 <ModelHandle_ToggleManual+0x34>)
 8002c9c:	2201      	movs	r2, #1
 8002c9e:	701a      	strb	r2, [r3, #0]
        manualOverride = true;
 8002ca0:	4b04      	ldr	r3, [pc, #16]	@ (8002cb4 <ModelHandle_ToggleManual+0x38>)
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	701a      	strb	r2, [r3, #0]
        start_motor();
 8002ca6:	f7ff ff2d 	bl	8002b04 <start_motor>
}
 8002caa:	bf00      	nop
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	200004ed 	.word	0x200004ed
 8002cb4:	200004f5 	.word	0x200004f5

08002cb8 <ModelHandle_StopAllModesAndMotor>:
void ModelHandle_StopAllModesAndMotor(void)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	af00      	add	r7, sp, #0
    manualActive    = false;
 8002cbc:	4b0c      	ldr	r3, [pc, #48]	@ (8002cf0 <ModelHandle_StopAllModesAndMotor+0x38>)
 8002cbe:	2200      	movs	r2, #0
 8002cc0:	701a      	strb	r2, [r3, #0]
    semiAutoActive  = false;
 8002cc2:	4b0c      	ldr	r3, [pc, #48]	@ (8002cf4 <ModelHandle_StopAllModesAndMotor+0x3c>)
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	701a      	strb	r2, [r3, #0]
    countdownActive = false;
 8002cc8:	4b0b      	ldr	r3, [pc, #44]	@ (8002cf8 <ModelHandle_StopAllModesAndMotor+0x40>)
 8002cca:	2200      	movs	r2, #0
 8002ccc:	701a      	strb	r2, [r3, #0]
    twistActive     = false;
 8002cce:	4b0b      	ldr	r3, [pc, #44]	@ (8002cfc <ModelHandle_StopAllModesAndMotor+0x44>)
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	701a      	strb	r2, [r3, #0]
    timerActive     = false;
 8002cd4:	4b0a      	ldr	r3, [pc, #40]	@ (8002d00 <ModelHandle_StopAllModesAndMotor+0x48>)
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	701a      	strb	r2, [r3, #0]
    autoActive      = false;
 8002cda:	4b0a      	ldr	r3, [pc, #40]	@ (8002d04 <ModelHandle_StopAllModesAndMotor+0x4c>)
 8002cdc:	2200      	movs	r2, #0
 8002cde:	701a      	strb	r2, [r3, #0]
    manualOverride  = false;
 8002ce0:	4b09      	ldr	r3, [pc, #36]	@ (8002d08 <ModelHandle_StopAllModesAndMotor+0x50>)
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	701a      	strb	r2, [r3, #0]

    stop_motor();
 8002ce6:	f7ff ff14 	bl	8002b12 <stop_motor>
}
 8002cea:	bf00      	nop
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	200004ed 	.word	0x200004ed
 8002cf4:	200004ee 	.word	0x200004ee
 8002cf8:	200004ef 	.word	0x200004ef
 8002cfc:	200004f0 	.word	0x200004f0
 8002d00:	200004f1 	.word	0x200004f1
 8002d04:	200004f2 	.word	0x200004f2
 8002d08:	200004f5 	.word	0x200004f5

08002d0c <ModelHandle_ProcessDryRun>:
void ModelHandle_ProcessDryRun(void)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	af00      	add	r7, sp, #0
    ModelHandle_SoftDryRunHandler();
 8002d10:	f000 f838 	bl	8002d84 <ModelHandle_SoftDryRunHandler>
}
 8002d14:	bf00      	nop
 8002d16:	bd80      	pop	{r7, pc}

08002d18 <isAnyModeActive>:
#define DRY_PROBE_ON_MS   5000UL
#define DRY_PROBE_OFF_MS  10000UL
#define DRY_CONFIRM_MS     1500UL

static inline bool isAnyModeActive(void)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	af00      	add	r7, sp, #0
    return (manualActive || semiAutoActive || countdownActive ||
 8002d1c:	4b13      	ldr	r3, [pc, #76]	@ (8002d6c <isAnyModeActive+0x54>)
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	b2db      	uxtb	r3, r3
            twistActive || timerActive || autoActive);
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d118      	bne.n	8002d58 <isAnyModeActive+0x40>
    return (manualActive || semiAutoActive || countdownActive ||
 8002d26:	4b12      	ldr	r3, [pc, #72]	@ (8002d70 <isAnyModeActive+0x58>)
 8002d28:	781b      	ldrb	r3, [r3, #0]
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d113      	bne.n	8002d58 <isAnyModeActive+0x40>
 8002d30:	4b10      	ldr	r3, [pc, #64]	@ (8002d74 <isAnyModeActive+0x5c>)
 8002d32:	781b      	ldrb	r3, [r3, #0]
 8002d34:	b2db      	uxtb	r3, r3
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d10e      	bne.n	8002d58 <isAnyModeActive+0x40>
 8002d3a:	4b0f      	ldr	r3, [pc, #60]	@ (8002d78 <isAnyModeActive+0x60>)
 8002d3c:	781b      	ldrb	r3, [r3, #0]
 8002d3e:	b2db      	uxtb	r3, r3
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d109      	bne.n	8002d58 <isAnyModeActive+0x40>
            twistActive || timerActive || autoActive);
 8002d44:	4b0d      	ldr	r3, [pc, #52]	@ (8002d7c <isAnyModeActive+0x64>)
 8002d46:	781b      	ldrb	r3, [r3, #0]
 8002d48:	b2db      	uxtb	r3, r3
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d104      	bne.n	8002d58 <isAnyModeActive+0x40>
 8002d4e:	4b0c      	ldr	r3, [pc, #48]	@ (8002d80 <isAnyModeActive+0x68>)
 8002d50:	781b      	ldrb	r3, [r3, #0]
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d001      	beq.n	8002d5c <isAnyModeActive+0x44>
 8002d58:	2301      	movs	r3, #1
 8002d5a:	e000      	b.n	8002d5e <isAnyModeActive+0x46>
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	f003 0301 	and.w	r3, r3, #1
 8002d62:	b2db      	uxtb	r3, r3
}
 8002d64:	4618      	mov	r0, r3
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bc80      	pop	{r7}
 8002d6a:	4770      	bx	lr
 8002d6c:	200004ed 	.word	0x200004ed
 8002d70:	200004ee 	.word	0x200004ee
 8002d74:	200004ef 	.word	0x200004ef
 8002d78:	200004f0 	.word	0x200004f0
 8002d7c:	200004f1 	.word	0x200004f1
 8002d80:	200004f2 	.word	0x200004f2

08002d84 <ModelHandle_SoftDryRunHandler>:

void ModelHandle_SoftDryRunHandler(void)
{
 8002d84:	b580      	push	{r7, lr}
 8002d86:	b082      	sub	sp, #8
 8002d88:	af00      	add	r7, sp, #0
    uint32_t now = now_ms();
 8002d8a:	f7ff fe73 	bl	8002a74 <now_ms>
 8002d8e:	6078      	str	r0, [r7, #4]
    ModelHandle_CheckDryRun();
 8002d90:	f7ff ff3e 	bl	8002c10 <ModelHandle_CheckDryRun>

    if (!isAnyModeActive())
 8002d94:	f7ff ffc0 	bl	8002d18 <isAnyModeActive>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	f083 0301 	eor.w	r3, r3, #1
 8002d9e:	b2db      	uxtb	r3, r3
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d008      	beq.n	8002db6 <ModelHandle_SoftDryRunHandler+0x32>
    {
        stop_motor();
 8002da4:	f7ff feb5 	bl	8002b12 <stop_motor>
        dryState = DRY_IDLE;
 8002da8:	4b58      	ldr	r3, [pc, #352]	@ (8002f0c <ModelHandle_SoftDryRunHandler+0x188>)
 8002daa:	2200      	movs	r2, #0
 8002dac:	701a      	strb	r2, [r3, #0]
        dryConfirming = false;
 8002dae:	4b58      	ldr	r3, [pc, #352]	@ (8002f10 <ModelHandle_SoftDryRunHandler+0x18c>)
 8002db0:	2200      	movs	r2, #0
 8002db2:	701a      	strb	r2, [r3, #0]
        return;
 8002db4:	e0a7      	b.n	8002f06 <ModelHandle_SoftDryRunHandler+0x182>
    }

    switch (dryState)
 8002db6:	4b55      	ldr	r3, [pc, #340]	@ (8002f0c <ModelHandle_SoftDryRunHandler+0x188>)
 8002db8:	781b      	ldrb	r3, [r3, #0]
 8002dba:	2b02      	cmp	r3, #2
 8002dbc:	d056      	beq.n	8002e6c <ModelHandle_SoftDryRunHandler+0xe8>
 8002dbe:	2b02      	cmp	r3, #2
 8002dc0:	f300 80a1 	bgt.w	8002f06 <ModelHandle_SoftDryRunHandler+0x182>
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d002      	beq.n	8002dce <ModelHandle_SoftDryRunHandler+0x4a>
 8002dc8:	2b01      	cmp	r3, #1
 8002dca:	d01d      	beq.n	8002e08 <ModelHandle_SoftDryRunHandler+0x84>
 8002dcc:	e09b      	b.n	8002f06 <ModelHandle_SoftDryRunHandler+0x182>
    {
        case DRY_IDLE:
            if (senseDryRun)
 8002dce:	4b51      	ldr	r3, [pc, #324]	@ (8002f14 <ModelHandle_SoftDryRunHandler+0x190>)
 8002dd0:	781b      	ldrb	r3, [r3, #0]
 8002dd2:	b2db      	uxtb	r3, r3
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d005      	beq.n	8002de4 <ModelHandle_SoftDryRunHandler+0x60>
            {
                start_motor();
 8002dd8:	f7ff fe94 	bl	8002b04 <start_motor>
                dryState = DRY_NORMAL;
 8002ddc:	4b4b      	ldr	r3, [pc, #300]	@ (8002f0c <ModelHandle_SoftDryRunHandler+0x188>)
 8002dde:	2202      	movs	r2, #2
 8002de0:	701a      	strb	r2, [r3, #0]
                break;
 8002de2:	e090      	b.n	8002f06 <ModelHandle_SoftDryRunHandler+0x182>
            }

            if (now >= dryDeadline)
 8002de4:	4b4c      	ldr	r3, [pc, #304]	@ (8002f18 <ModelHandle_SoftDryRunHandler+0x194>)
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	687a      	ldr	r2, [r7, #4]
 8002dea:	429a      	cmp	r2, r3
 8002dec:	f0c0 8086 	bcc.w	8002efc <ModelHandle_SoftDryRunHandler+0x178>
            {
                start_motor();
 8002df0:	f7ff fe88 	bl	8002b04 <start_motor>
                dryState = DRY_PROBE;
 8002df4:	4b45      	ldr	r3, [pc, #276]	@ (8002f0c <ModelHandle_SoftDryRunHandler+0x188>)
 8002df6:	2201      	movs	r2, #1
 8002df8:	701a      	strb	r2, [r3, #0]
                dryDeadline = now + DRY_PROBE_ON_MS;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8002e00:	3308      	adds	r3, #8
 8002e02:	4a45      	ldr	r2, [pc, #276]	@ (8002f18 <ModelHandle_SoftDryRunHandler+0x194>)
 8002e04:	6013      	str	r3, [r2, #0]
            }
            break;
 8002e06:	e079      	b.n	8002efc <ModelHandle_SoftDryRunHandler+0x178>

        case DRY_PROBE:
            if (senseDryRun)
 8002e08:	4b42      	ldr	r3, [pc, #264]	@ (8002f14 <ModelHandle_SoftDryRunHandler+0x190>)
 8002e0a:	781b      	ldrb	r3, [r3, #0]
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d003      	beq.n	8002e1a <ModelHandle_SoftDryRunHandler+0x96>
            {
                dryState = DRY_NORMAL;
 8002e12:	4b3e      	ldr	r3, [pc, #248]	@ (8002f0c <ModelHandle_SoftDryRunHandler+0x188>)
 8002e14:	2202      	movs	r2, #2
 8002e16:	701a      	strb	r2, [r3, #0]
                break;
 8002e18:	e075      	b.n	8002f06 <ModelHandle_SoftDryRunHandler+0x182>
            }

            if (now >= dryDeadline)
 8002e1a:	4b3f      	ldr	r3, [pc, #252]	@ (8002f18 <ModelHandle_SoftDryRunHandler+0x194>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	687a      	ldr	r2, [r7, #4]
 8002e20:	429a      	cmp	r2, r3
 8002e22:	d36d      	bcc.n	8002f00 <ModelHandle_SoftDryRunHandler+0x17c>
            {
                if (!manualActive && !semiAutoActive && !autoActive)
 8002e24:	4b3d      	ldr	r3, [pc, #244]	@ (8002f1c <ModelHandle_SoftDryRunHandler+0x198>)
 8002e26:	781b      	ldrb	r3, [r3, #0]
 8002e28:	b2db      	uxtb	r3, r3
 8002e2a:	f083 0301 	eor.w	r3, r3, #1
 8002e2e:	b2db      	uxtb	r3, r3
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d011      	beq.n	8002e58 <ModelHandle_SoftDryRunHandler+0xd4>
 8002e34:	4b3a      	ldr	r3, [pc, #232]	@ (8002f20 <ModelHandle_SoftDryRunHandler+0x19c>)
 8002e36:	781b      	ldrb	r3, [r3, #0]
 8002e38:	b2db      	uxtb	r3, r3
 8002e3a:	f083 0301 	eor.w	r3, r3, #1
 8002e3e:	b2db      	uxtb	r3, r3
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d009      	beq.n	8002e58 <ModelHandle_SoftDryRunHandler+0xd4>
 8002e44:	4b37      	ldr	r3, [pc, #220]	@ (8002f24 <ModelHandle_SoftDryRunHandler+0x1a0>)
 8002e46:	781b      	ldrb	r3, [r3, #0]
 8002e48:	b2db      	uxtb	r3, r3
 8002e4a:	f083 0301 	eor.w	r3, r3, #1
 8002e4e:	b2db      	uxtb	r3, r3
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d001      	beq.n	8002e58 <ModelHandle_SoftDryRunHandler+0xd4>
                    stop_motor();
 8002e54:	f7ff fe5d 	bl	8002b12 <stop_motor>

                dryState = DRY_IDLE;
 8002e58:	4b2c      	ldr	r3, [pc, #176]	@ (8002f0c <ModelHandle_SoftDryRunHandler+0x188>)
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	701a      	strb	r2, [r3, #0]
                dryDeadline = now + DRY_PROBE_OFF_MS;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8002e64:	3310      	adds	r3, #16
 8002e66:	4a2c      	ldr	r2, [pc, #176]	@ (8002f18 <ModelHandle_SoftDryRunHandler+0x194>)
 8002e68:	6013      	str	r3, [r2, #0]
            }
            break;
 8002e6a:	e049      	b.n	8002f00 <ModelHandle_SoftDryRunHandler+0x17c>

        case DRY_NORMAL:
            if (!senseDryRun)
 8002e6c:	4b29      	ldr	r3, [pc, #164]	@ (8002f14 <ModelHandle_SoftDryRunHandler+0x190>)
 8002e6e:	781b      	ldrb	r3, [r3, #0]
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	f083 0301 	eor.w	r3, r3, #1
 8002e76:	b2db      	uxtb	r3, r3
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d03b      	beq.n	8002ef4 <ModelHandle_SoftDryRunHandler+0x170>
            {
                if (!dryConfirming)
 8002e7c:	4b24      	ldr	r3, [pc, #144]	@ (8002f10 <ModelHandle_SoftDryRunHandler+0x18c>)
 8002e7e:	781b      	ldrb	r3, [r3, #0]
 8002e80:	f083 0301 	eor.w	r3, r3, #1
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d005      	beq.n	8002e96 <ModelHandle_SoftDryRunHandler+0x112>
                {
                    dryConfirming = true;
 8002e8a:	4b21      	ldr	r3, [pc, #132]	@ (8002f10 <ModelHandle_SoftDryRunHandler+0x18c>)
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	701a      	strb	r2, [r3, #0]
                    dryConfirmStart = now;
 8002e90:	4a25      	ldr	r2, [pc, #148]	@ (8002f28 <ModelHandle_SoftDryRunHandler+0x1a4>)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6013      	str	r3, [r2, #0]
                }

                if ((now - dryConfirmStart) >= DRY_CONFIRM_MS)
 8002e96:	4b24      	ldr	r3, [pc, #144]	@ (8002f28 <ModelHandle_SoftDryRunHandler+0x1a4>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	687a      	ldr	r2, [r7, #4]
 8002e9c:	1ad3      	subs	r3, r2, r3
 8002e9e:	f240 52db 	movw	r2, #1499	@ 0x5db
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d92e      	bls.n	8002f04 <ModelHandle_SoftDryRunHandler+0x180>
                {
                    if (!manualActive && !semiAutoActive && !autoActive)
 8002ea6:	4b1d      	ldr	r3, [pc, #116]	@ (8002f1c <ModelHandle_SoftDryRunHandler+0x198>)
 8002ea8:	781b      	ldrb	r3, [r3, #0]
 8002eaa:	b2db      	uxtb	r3, r3
 8002eac:	f083 0301 	eor.w	r3, r3, #1
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d011      	beq.n	8002eda <ModelHandle_SoftDryRunHandler+0x156>
 8002eb6:	4b1a      	ldr	r3, [pc, #104]	@ (8002f20 <ModelHandle_SoftDryRunHandler+0x19c>)
 8002eb8:	781b      	ldrb	r3, [r3, #0]
 8002eba:	b2db      	uxtb	r3, r3
 8002ebc:	f083 0301 	eor.w	r3, r3, #1
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d009      	beq.n	8002eda <ModelHandle_SoftDryRunHandler+0x156>
 8002ec6:	4b17      	ldr	r3, [pc, #92]	@ (8002f24 <ModelHandle_SoftDryRunHandler+0x1a0>)
 8002ec8:	781b      	ldrb	r3, [r3, #0]
 8002eca:	b2db      	uxtb	r3, r3
 8002ecc:	f083 0301 	eor.w	r3, r3, #1
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d001      	beq.n	8002eda <ModelHandle_SoftDryRunHandler+0x156>
                        stop_motor();
 8002ed6:	f7ff fe1c 	bl	8002b12 <stop_motor>

                    dryState = DRY_IDLE;
 8002eda:	4b0c      	ldr	r3, [pc, #48]	@ (8002f0c <ModelHandle_SoftDryRunHandler+0x188>)
 8002edc:	2200      	movs	r2, #0
 8002ede:	701a      	strb	r2, [r3, #0]
                    dryDeadline = now + DRY_PROBE_OFF_MS;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8002ee6:	3310      	adds	r3, #16
 8002ee8:	4a0b      	ldr	r2, [pc, #44]	@ (8002f18 <ModelHandle_SoftDryRunHandler+0x194>)
 8002eea:	6013      	str	r3, [r2, #0]
                    dryConfirming = false;
 8002eec:	4b08      	ldr	r3, [pc, #32]	@ (8002f10 <ModelHandle_SoftDryRunHandler+0x18c>)
 8002eee:	2200      	movs	r2, #0
 8002ef0:	701a      	strb	r2, [r3, #0]
                }
            }
            else dryConfirming = false;
            break;
 8002ef2:	e007      	b.n	8002f04 <ModelHandle_SoftDryRunHandler+0x180>
            else dryConfirming = false;
 8002ef4:	4b06      	ldr	r3, [pc, #24]	@ (8002f10 <ModelHandle_SoftDryRunHandler+0x18c>)
 8002ef6:	2200      	movs	r2, #0
 8002ef8:	701a      	strb	r2, [r3, #0]
            break;
 8002efa:	e003      	b.n	8002f04 <ModelHandle_SoftDryRunHandler+0x180>
            break;
 8002efc:	bf00      	nop
 8002efe:	e002      	b.n	8002f06 <ModelHandle_SoftDryRunHandler+0x182>
            break;
 8002f00:	bf00      	nop
 8002f02:	e000      	b.n	8002f06 <ModelHandle_SoftDryRunHandler+0x182>
            break;
 8002f04:	bf00      	nop
    }
}
 8002f06:	3708      	adds	r7, #8
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	200004f6 	.word	0x200004f6
 8002f10:	200004f7 	.word	0x200004f7
 8002f14:	200004f4 	.word	0x200004f4
 8002f18:	200004f8 	.word	0x200004f8
 8002f1c:	200004ed 	.word	0x200004ed
 8002f20:	200004ee 	.word	0x200004ee
 8002f24:	200004f2 	.word	0x200004f2
 8002f28:	200004fc 	.word	0x200004fc

08002f2c <ModelHandle_StopCountdown>:

static uint32_t cd_deadline = 0;

/* STOP Countdown */
void ModelHandle_StopCountdown(void)
{
 8002f2c:	b580      	push	{r7, lr}
 8002f2e:	af00      	add	r7, sp, #0
    countdownActive = false;
 8002f30:	4b04      	ldr	r3, [pc, #16]	@ (8002f44 <ModelHandle_StopCountdown+0x18>)
 8002f32:	2200      	movs	r2, #0
 8002f34:	701a      	strb	r2, [r3, #0]
    countdownDuration = 0;
 8002f36:	4b04      	ldr	r3, [pc, #16]	@ (8002f48 <ModelHandle_StopCountdown+0x1c>)
 8002f38:	2200      	movs	r2, #0
 8002f3a:	601a      	str	r2, [r3, #0]
    stop_motor();
 8002f3c:	f7ff fde9 	bl	8002b12 <stop_motor>
}
 8002f40:	bf00      	nop
 8002f42:	bd80      	pop	{r7, pc}
 8002f44:	200004ef 	.word	0x200004ef
 8002f48:	20000500 	.word	0x20000500

08002f4c <ModelHandle_StartCountdown>:

/* START Countdown */
void ModelHandle_StartCountdown(uint32_t seconds)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b082      	sub	sp, #8
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
    clear_all_modes();
 8002f54:	f7ff fd96 	bl	8002a84 <clear_all_modes>

    if (seconds == 0) {
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d106      	bne.n	8002f6c <ModelHandle_StartCountdown+0x20>
        countdownActive = false;
 8002f5e:	4b0e      	ldr	r3, [pc, #56]	@ (8002f98 <ModelHandle_StartCountdown+0x4c>)
 8002f60:	2200      	movs	r2, #0
 8002f62:	701a      	strb	r2, [r3, #0]
        countdownDuration = 0;
 8002f64:	4b0d      	ldr	r3, [pc, #52]	@ (8002f9c <ModelHandle_StartCountdown+0x50>)
 8002f66:	2200      	movs	r2, #0
 8002f68:	601a      	str	r2, [r3, #0]
        return;
 8002f6a:	e012      	b.n	8002f92 <ModelHandle_StartCountdown+0x46>
    }

    countdownActive = true;
 8002f6c:	4b0a      	ldr	r3, [pc, #40]	@ (8002f98 <ModelHandle_StartCountdown+0x4c>)
 8002f6e:	2201      	movs	r2, #1
 8002f70:	701a      	strb	r2, [r3, #0]
    countdownDuration = seconds;
 8002f72:	4a0a      	ldr	r2, [pc, #40]	@ (8002f9c <ModelHandle_StartCountdown+0x50>)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6013      	str	r3, [r2, #0]
    cd_deadline = now_ms() + seconds * 1000UL;
 8002f78:	f7ff fd7c 	bl	8002a74 <now_ms>
 8002f7c:	4602      	mov	r2, r0
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002f84:	fb01 f303 	mul.w	r3, r1, r3
 8002f88:	4413      	add	r3, r2
 8002f8a:	4a05      	ldr	r2, [pc, #20]	@ (8002fa0 <ModelHandle_StartCountdown+0x54>)
 8002f8c:	6013      	str	r3, [r2, #0]

    start_motor();
 8002f8e:	f7ff fdb9 	bl	8002b04 <start_motor>
}
 8002f92:	3708      	adds	r7, #8
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd80      	pop	{r7, pc}
 8002f98:	200004ef 	.word	0x200004ef
 8002f9c:	20000500 	.word	0x20000500
 8002fa0:	20000504 	.word	0x20000504

08002fa4 <countdown_tick>:

/* TICK  MUST BE CALLED EVERY LOOP */
static void countdown_tick(void)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b082      	sub	sp, #8
 8002fa8:	af00      	add	r7, sp, #0
    if (!countdownActive)
 8002faa:	4b15      	ldr	r3, [pc, #84]	@ (8003000 <countdown_tick+0x5c>)
 8002fac:	781b      	ldrb	r3, [r3, #0]
 8002fae:	b2db      	uxtb	r3, r3
 8002fb0:	f083 0301 	eor.w	r3, r3, #1
 8002fb4:	b2db      	uxtb	r3, r3
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d11e      	bne.n	8002ff8 <countdown_tick+0x54>
        return;

    uint32_t now = now_ms();
 8002fba:	f7ff fd5b 	bl	8002a74 <now_ms>
 8002fbe:	6078      	str	r0, [r7, #4]

    if (isTankFull()) {
 8002fc0:	f7ff fddc 	bl	8002b7c <isTankFull>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d002      	beq.n	8002fd0 <countdown_tick+0x2c>
        ModelHandle_StopCountdown();
 8002fca:	f7ff ffaf 	bl	8002f2c <ModelHandle_StopCountdown>
        return;
 8002fce:	e014      	b.n	8002ffa <countdown_tick+0x56>
    }

    if (now < cd_deadline) {
 8002fd0:	4b0c      	ldr	r3, [pc, #48]	@ (8003004 <countdown_tick+0x60>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	687a      	ldr	r2, [r7, #4]
 8002fd6:	429a      	cmp	r2, r3
 8002fd8:	d20a      	bcs.n	8002ff0 <countdown_tick+0x4c>
        countdownDuration = (cd_deadline - now) / 1000UL;
 8002fda:	4b0a      	ldr	r3, [pc, #40]	@ (8003004 <countdown_tick+0x60>)
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	1ad3      	subs	r3, r2, r3
 8002fe2:	4a09      	ldr	r2, [pc, #36]	@ (8003008 <countdown_tick+0x64>)
 8002fe4:	fba2 2303 	umull	r2, r3, r2, r3
 8002fe8:	099b      	lsrs	r3, r3, #6
 8002fea:	4a08      	ldr	r2, [pc, #32]	@ (800300c <countdown_tick+0x68>)
 8002fec:	6013      	str	r3, [r2, #0]
 8002fee:	e004      	b.n	8002ffa <countdown_tick+0x56>
    } else {
        countdownDuration = 0;
 8002ff0:	4b06      	ldr	r3, [pc, #24]	@ (800300c <countdown_tick+0x68>)
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	601a      	str	r2, [r3, #0]
 8002ff6:	e000      	b.n	8002ffa <countdown_tick+0x56>
        return;
 8002ff8:	bf00      	nop
        // stays at 0 until user presses SW4 to stop
    }
}
 8002ffa:	3708      	adds	r7, #8
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}
 8003000:	200004ef 	.word	0x200004ef
 8003004:	20000504 	.word	0x20000504
 8003008:	10624dd3 	.word	0x10624dd3
 800300c:	20000500 	.word	0x20000500

08003010 <ModelHandle_StartTwist>:
static uint32_t twist_deadline = 0;

void ModelHandle_StartTwist(uint16_t on_s, uint16_t off_s,
                            uint8_t onH, uint8_t onM,
                            uint8_t offH, uint8_t offM)
{
 8003010:	b590      	push	{r4, r7, lr}
 8003012:	b083      	sub	sp, #12
 8003014:	af00      	add	r7, sp, #0
 8003016:	4604      	mov	r4, r0
 8003018:	4608      	mov	r0, r1
 800301a:	4611      	mov	r1, r2
 800301c:	461a      	mov	r2, r3
 800301e:	4623      	mov	r3, r4
 8003020:	80fb      	strh	r3, [r7, #6]
 8003022:	4603      	mov	r3, r0
 8003024:	80bb      	strh	r3, [r7, #4]
 8003026:	460b      	mov	r3, r1
 8003028:	70fb      	strb	r3, [r7, #3]
 800302a:	4613      	mov	r3, r2
 800302c:	70bb      	strb	r3, [r7, #2]
    clear_all_modes();
 800302e:	f7ff fd29 	bl	8002a84 <clear_all_modes>

    if (on_s == 0)  on_s = 1;
 8003032:	88fb      	ldrh	r3, [r7, #6]
 8003034:	2b00      	cmp	r3, #0
 8003036:	d101      	bne.n	800303c <ModelHandle_StartTwist+0x2c>
 8003038:	2301      	movs	r3, #1
 800303a:	80fb      	strh	r3, [r7, #6]
    if (off_s == 0) off_s = 1;
 800303c:	88bb      	ldrh	r3, [r7, #4]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d101      	bne.n	8003046 <ModelHandle_StartTwist+0x36>
 8003042:	2301      	movs	r3, #1
 8003044:	80bb      	strh	r3, [r7, #4]

    twistSettings.onDurationSeconds = on_s;
 8003046:	4a16      	ldr	r2, [pc, #88]	@ (80030a0 <ModelHandle_StartTwist+0x90>)
 8003048:	88fb      	ldrh	r3, [r7, #6]
 800304a:	8013      	strh	r3, [r2, #0]
    twistSettings.offDurationSeconds = off_s;
 800304c:	4a14      	ldr	r2, [pc, #80]	@ (80030a0 <ModelHandle_StartTwist+0x90>)
 800304e:	88bb      	ldrh	r3, [r7, #4]
 8003050:	8053      	strh	r3, [r2, #2]
    twistSettings.onHour   = onH;
 8003052:	4a13      	ldr	r2, [pc, #76]	@ (80030a0 <ModelHandle_StartTwist+0x90>)
 8003054:	78fb      	ldrb	r3, [r7, #3]
 8003056:	7113      	strb	r3, [r2, #4]
    twistSettings.onMinute = onM;
 8003058:	4a11      	ldr	r2, [pc, #68]	@ (80030a0 <ModelHandle_StartTwist+0x90>)
 800305a:	78bb      	ldrb	r3, [r7, #2]
 800305c:	7153      	strb	r3, [r2, #5]
    twistSettings.offHour  = offH;
 800305e:	4a10      	ldr	r2, [pc, #64]	@ (80030a0 <ModelHandle_StartTwist+0x90>)
 8003060:	7e3b      	ldrb	r3, [r7, #24]
 8003062:	7193      	strb	r3, [r2, #6]
    twistSettings.offMinute= offM;
 8003064:	4a0e      	ldr	r2, [pc, #56]	@ (80030a0 <ModelHandle_StartTwist+0x90>)
 8003066:	7f3b      	ldrb	r3, [r7, #28]
 8003068:	71d3      	strb	r3, [r2, #7]

    twistSettings.twistArmed = true;
 800306a:	4b0d      	ldr	r3, [pc, #52]	@ (80030a0 <ModelHandle_StartTwist+0x90>)
 800306c:	2201      	movs	r2, #1
 800306e:	725a      	strb	r2, [r3, #9]
    twistActive = false;
 8003070:	4b0c      	ldr	r3, [pc, #48]	@ (80030a4 <ModelHandle_StartTwist+0x94>)
 8003072:	2200      	movs	r2, #0
 8003074:	701a      	strb	r2, [r3, #0]

    twist_on_phase = true;
 8003076:	4b0c      	ldr	r3, [pc, #48]	@ (80030a8 <ModelHandle_StartTwist+0x98>)
 8003078:	2201      	movs	r2, #1
 800307a:	701a      	strb	r2, [r3, #0]
    twist_deadline = now_ms() + (on_s * 1000UL);
 800307c:	f7ff fcfa 	bl	8002a74 <now_ms>
 8003080:	4602      	mov	r2, r0
 8003082:	88fb      	ldrh	r3, [r7, #6]
 8003084:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8003088:	fb01 f303 	mul.w	r3, r1, r3
 800308c:	4413      	add	r3, r2
 800308e:	4a07      	ldr	r2, [pc, #28]	@ (80030ac <ModelHandle_StartTwist+0x9c>)
 8003090:	6013      	str	r3, [r2, #0]

    start_motor();
 8003092:	f7ff fd37 	bl	8002b04 <start_motor>
}
 8003096:	bf00      	nop
 8003098:	370c      	adds	r7, #12
 800309a:	46bd      	mov	sp, r7
 800309c:	bd90      	pop	{r4, r7, pc}
 800309e:	bf00      	nop
 80030a0:	20000508 	.word	0x20000508
 80030a4:	200004f0 	.word	0x200004f0
 80030a8:	20000512 	.word	0x20000512
 80030ac:	20000514 	.word	0x20000514

080030b0 <ModelHandle_StopTwist>:

void ModelHandle_StopTwist(void)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	af00      	add	r7, sp, #0
    twistActive = false;
 80030b4:	4b04      	ldr	r3, [pc, #16]	@ (80030c8 <ModelHandle_StopTwist+0x18>)
 80030b6:	2200      	movs	r2, #0
 80030b8:	701a      	strb	r2, [r3, #0]
    twistSettings.twistActive = false;
 80030ba:	4b04      	ldr	r3, [pc, #16]	@ (80030cc <ModelHandle_StopTwist+0x1c>)
 80030bc:	2200      	movs	r2, #0
 80030be:	721a      	strb	r2, [r3, #8]
    stop_motor();
 80030c0:	f7ff fd27 	bl	8002b12 <stop_motor>
}
 80030c4:	bf00      	nop
 80030c6:	bd80      	pop	{r7, pc}
 80030c8:	200004f0 	.word	0x200004f0
 80030cc:	20000508 	.word	0x20000508

080030d0 <twist_tick>:
        stop_motor();
    }
}

static void twist_tick(void)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b082      	sub	sp, #8
 80030d4:	af00      	add	r7, sp, #0
    if (!twistActive) return;
 80030d6:	4b25      	ldr	r3, [pc, #148]	@ (800316c <twist_tick+0x9c>)
 80030d8:	781b      	ldrb	r3, [r3, #0]
 80030da:	b2db      	uxtb	r3, r3
 80030dc:	f083 0301 	eor.w	r3, r3, #1
 80030e0:	b2db      	uxtb	r3, r3
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d13e      	bne.n	8003164 <twist_tick+0x94>
    if (isTankFull())
 80030e6:	f7ff fd49 	bl	8002b7c <isTankFull>
 80030ea:	4603      	mov	r3, r0
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d002      	beq.n	80030f6 <twist_tick+0x26>
    {
        ModelHandle_StopTwist();
 80030f0:	f7ff ffde 	bl	80030b0 <ModelHandle_StopTwist>
        return;
 80030f4:	e037      	b.n	8003166 <twist_tick+0x96>
    }

    uint32_t now = now_ms();
 80030f6:	f7ff fcbd 	bl	8002a74 <now_ms>
 80030fa:	6078      	str	r0, [r7, #4]

    if (now >= twist_deadline)
 80030fc:	4b1c      	ldr	r3, [pc, #112]	@ (8003170 <twist_tick+0xa0>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	687a      	ldr	r2, [r7, #4]
 8003102:	429a      	cmp	r2, r3
 8003104:	d324      	bcc.n	8003150 <twist_tick+0x80>
    {
        if (twist_on_phase)
 8003106:	4b1b      	ldr	r3, [pc, #108]	@ (8003174 <twist_tick+0xa4>)
 8003108:	781b      	ldrb	r3, [r3, #0]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d010      	beq.n	8003130 <twist_tick+0x60>
        {
            twist_on_phase = false;
 800310e:	4b19      	ldr	r3, [pc, #100]	@ (8003174 <twist_tick+0xa4>)
 8003110:	2200      	movs	r2, #0
 8003112:	701a      	strb	r2, [r3, #0]
            stop_motor();
 8003114:	f7ff fcfd 	bl	8002b12 <stop_motor>
            twist_deadline = now + twistSettings.offDurationSeconds * 1000UL;
 8003118:	4b17      	ldr	r3, [pc, #92]	@ (8003178 <twist_tick+0xa8>)
 800311a:	885b      	ldrh	r3, [r3, #2]
 800311c:	461a      	mov	r2, r3
 800311e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003122:	fb03 f202 	mul.w	r2, r3, r2
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	4413      	add	r3, r2
 800312a:	4a11      	ldr	r2, [pc, #68]	@ (8003170 <twist_tick+0xa0>)
 800312c:	6013      	str	r3, [r2, #0]
 800312e:	e00f      	b.n	8003150 <twist_tick+0x80>
        }
        else
        {
            twist_on_phase = true;
 8003130:	4b10      	ldr	r3, [pc, #64]	@ (8003174 <twist_tick+0xa4>)
 8003132:	2201      	movs	r2, #1
 8003134:	701a      	strb	r2, [r3, #0]
            start_motor();
 8003136:	f7ff fce5 	bl	8002b04 <start_motor>
            twist_deadline = now + twistSettings.onDurationSeconds * 1000UL;
 800313a:	4b0f      	ldr	r3, [pc, #60]	@ (8003178 <twist_tick+0xa8>)
 800313c:	881b      	ldrh	r3, [r3, #0]
 800313e:	461a      	mov	r2, r3
 8003140:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003144:	fb03 f202 	mul.w	r2, r3, r2
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	4413      	add	r3, r2
 800314c:	4a08      	ldr	r2, [pc, #32]	@ (8003170 <twist_tick+0xa0>)
 800314e:	6013      	str	r3, [r2, #0]
        }
    }

    if (twist_on_phase)
 8003150:	4b08      	ldr	r3, [pc, #32]	@ (8003174 <twist_tick+0xa4>)
 8003152:	781b      	ldrb	r3, [r3, #0]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d002      	beq.n	800315e <twist_tick+0x8e>
        start_motor();
 8003158:	f7ff fcd4 	bl	8002b04 <start_motor>
 800315c:	e003      	b.n	8003166 <twist_tick+0x96>
    else
        stop_motor();
 800315e:	f7ff fcd8 	bl	8002b12 <stop_motor>
 8003162:	e000      	b.n	8003166 <twist_tick+0x96>
    if (!twistActive) return;
 8003164:	bf00      	nop
}
 8003166:	3708      	adds	r7, #8
 8003168:	46bd      	mov	sp, r7
 800316a:	bd80      	pop	{r7, pc}
 800316c:	200004f0 	.word	0x200004f0
 8003170:	20000514 	.word	0x20000514
 8003174:	20000512 	.word	0x20000512
 8003178:	20000508 	.word	0x20000508

0800317c <timer_any_slot_should_run>:
   ============================================================ */

TimerSlot timerSlots[5];

static bool timer_any_slot_should_run(void)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b084      	sub	sp, #16
 8003180:	af00      	add	r7, sp, #0
    RTC_GetTimeDate();
 8003182:	f000 fb25 	bl	80037d0 <RTC_GetTimeDate>
    uint32_t nowS = time.hour * 3600UL + time.minutes * 60UL;
 8003186:	4b3e      	ldr	r3, [pc, #248]	@ (8003280 <timer_any_slot_should_run+0x104>)
 8003188:	789b      	ldrb	r3, [r3, #2]
 800318a:	461a      	mov	r2, r3
 800318c:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8003190:	fb03 f202 	mul.w	r2, r3, r2
 8003194:	4b3a      	ldr	r3, [pc, #232]	@ (8003280 <timer_any_slot_should_run+0x104>)
 8003196:	785b      	ldrb	r3, [r3, #1]
 8003198:	4619      	mov	r1, r3
 800319a:	460b      	mov	r3, r1
 800319c:	011b      	lsls	r3, r3, #4
 800319e:	1a5b      	subs	r3, r3, r1
 80031a0:	009b      	lsls	r3, r3, #2
 80031a2:	4413      	add	r3, r2
 80031a4:	60bb      	str	r3, [r7, #8]

    for (int i = 0; i < 5; i++)
 80031a6:	2300      	movs	r3, #0
 80031a8:	60fb      	str	r3, [r7, #12]
 80031aa:	e061      	b.n	8003270 <timer_any_slot_should_run+0xf4>
    {
        if (!timerSlots[i].enabled) continue;
 80031ac:	4935      	ldr	r1, [pc, #212]	@ (8003284 <timer_any_slot_should_run+0x108>)
 80031ae:	68fa      	ldr	r2, [r7, #12]
 80031b0:	4613      	mov	r3, r2
 80031b2:	005b      	lsls	r3, r3, #1
 80031b4:	4413      	add	r3, r2
 80031b6:	005b      	lsls	r3, r3, #1
 80031b8:	440b      	add	r3, r1
 80031ba:	781b      	ldrb	r3, [r3, #0]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d053      	beq.n	8003268 <timer_any_slot_should_run+0xec>

        uint32_t onS  = timerSlots[i].onHour  * 3600UL +
 80031c0:	4930      	ldr	r1, [pc, #192]	@ (8003284 <timer_any_slot_should_run+0x108>)
 80031c2:	68fa      	ldr	r2, [r7, #12]
 80031c4:	4613      	mov	r3, r2
 80031c6:	005b      	lsls	r3, r3, #1
 80031c8:	4413      	add	r3, r2
 80031ca:	005b      	lsls	r3, r3, #1
 80031cc:	440b      	add	r3, r1
 80031ce:	3301      	adds	r3, #1
 80031d0:	781b      	ldrb	r3, [r3, #0]
 80031d2:	461a      	mov	r2, r3
 80031d4:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 80031d8:	fb03 f102 	mul.w	r1, r3, r2
                        timerSlots[i].onMinute * 60UL;
 80031dc:	4829      	ldr	r0, [pc, #164]	@ (8003284 <timer_any_slot_should_run+0x108>)
 80031de:	68fa      	ldr	r2, [r7, #12]
 80031e0:	4613      	mov	r3, r2
 80031e2:	005b      	lsls	r3, r3, #1
 80031e4:	4413      	add	r3, r2
 80031e6:	005b      	lsls	r3, r3, #1
 80031e8:	4403      	add	r3, r0
 80031ea:	3302      	adds	r3, #2
 80031ec:	781b      	ldrb	r3, [r3, #0]
 80031ee:	461a      	mov	r2, r3
 80031f0:	4613      	mov	r3, r2
 80031f2:	011b      	lsls	r3, r3, #4
 80031f4:	1a9b      	subs	r3, r3, r2
 80031f6:	009b      	lsls	r3, r3, #2
        uint32_t onS  = timerSlots[i].onHour  * 3600UL +
 80031f8:	440b      	add	r3, r1
 80031fa:	607b      	str	r3, [r7, #4]

        uint32_t offS = timerSlots[i].offHour * 3600UL +
 80031fc:	4921      	ldr	r1, [pc, #132]	@ (8003284 <timer_any_slot_should_run+0x108>)
 80031fe:	68fa      	ldr	r2, [r7, #12]
 8003200:	4613      	mov	r3, r2
 8003202:	005b      	lsls	r3, r3, #1
 8003204:	4413      	add	r3, r2
 8003206:	005b      	lsls	r3, r3, #1
 8003208:	440b      	add	r3, r1
 800320a:	3303      	adds	r3, #3
 800320c:	781b      	ldrb	r3, [r3, #0]
 800320e:	461a      	mov	r2, r3
 8003210:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8003214:	fb03 f102 	mul.w	r1, r3, r2
                        timerSlots[i].offMinute * 60UL;
 8003218:	481a      	ldr	r0, [pc, #104]	@ (8003284 <timer_any_slot_should_run+0x108>)
 800321a:	68fa      	ldr	r2, [r7, #12]
 800321c:	4613      	mov	r3, r2
 800321e:	005b      	lsls	r3, r3, #1
 8003220:	4413      	add	r3, r2
 8003222:	005b      	lsls	r3, r3, #1
 8003224:	4403      	add	r3, r0
 8003226:	3304      	adds	r3, #4
 8003228:	781b      	ldrb	r3, [r3, #0]
 800322a:	461a      	mov	r2, r3
 800322c:	4613      	mov	r3, r2
 800322e:	011b      	lsls	r3, r3, #4
 8003230:	1a9b      	subs	r3, r3, r2
 8003232:	009b      	lsls	r3, r3, #2
        uint32_t offS = timerSlots[i].offHour * 3600UL +
 8003234:	440b      	add	r3, r1
 8003236:	603b      	str	r3, [r7, #0]

        if (onS < offS)
 8003238:	687a      	ldr	r2, [r7, #4]
 800323a:	683b      	ldr	r3, [r7, #0]
 800323c:	429a      	cmp	r2, r3
 800323e:	d209      	bcs.n	8003254 <timer_any_slot_should_run+0xd8>
        {
            if (nowS >= onS && nowS < offS) return true;
 8003240:	68ba      	ldr	r2, [r7, #8]
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	429a      	cmp	r2, r3
 8003246:	d310      	bcc.n	800326a <timer_any_slot_should_run+0xee>
 8003248:	68ba      	ldr	r2, [r7, #8]
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	429a      	cmp	r2, r3
 800324e:	d20c      	bcs.n	800326a <timer_any_slot_should_run+0xee>
 8003250:	2301      	movs	r3, #1
 8003252:	e011      	b.n	8003278 <timer_any_slot_should_run+0xfc>
        }
        else
        {
            if (nowS >= onS || nowS < offS) return true;
 8003254:	68ba      	ldr	r2, [r7, #8]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	429a      	cmp	r2, r3
 800325a:	d203      	bcs.n	8003264 <timer_any_slot_should_run+0xe8>
 800325c:	68ba      	ldr	r2, [r7, #8]
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	429a      	cmp	r2, r3
 8003262:	d202      	bcs.n	800326a <timer_any_slot_should_run+0xee>
 8003264:	2301      	movs	r3, #1
 8003266:	e007      	b.n	8003278 <timer_any_slot_should_run+0xfc>
        if (!timerSlots[i].enabled) continue;
 8003268:	bf00      	nop
    for (int i = 0; i < 5; i++)
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	3301      	adds	r3, #1
 800326e:	60fb      	str	r3, [r7, #12]
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	2b04      	cmp	r3, #4
 8003274:	dd9a      	ble.n	80031ac <timer_any_slot_should_run+0x30>
        }
    }
    return false;
 8003276:	2300      	movs	r3, #0
}
 8003278:	4618      	mov	r0, r3
 800327a:	3710      	adds	r7, #16
 800327c:	46bd      	mov	sp, r7
 800327e:	bd80      	pop	{r7, pc}
 8003280:	2000053c 	.word	0x2000053c
 8003284:	20000518 	.word	0x20000518

08003288 <ModelHandle_TimerRecalculateNow>:

void ModelHandle_TimerRecalculateNow(void)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	af00      	add	r7, sp, #0
    if (!timerActive) return;
 800328c:	4b0a      	ldr	r3, [pc, #40]	@ (80032b8 <ModelHandle_TimerRecalculateNow+0x30>)
 800328e:	781b      	ldrb	r3, [r3, #0]
 8003290:	b2db      	uxtb	r3, r3
 8003292:	f083 0301 	eor.w	r3, r3, #1
 8003296:	b2db      	uxtb	r3, r3
 8003298:	2b00      	cmp	r3, #0
 800329a:	d10a      	bne.n	80032b2 <ModelHandle_TimerRecalculateNow+0x2a>

    if (timer_any_slot_should_run())
 800329c:	f7ff ff6e 	bl	800317c <timer_any_slot_should_run>
 80032a0:	4603      	mov	r3, r0
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d002      	beq.n	80032ac <ModelHandle_TimerRecalculateNow+0x24>
        start_motor();
 80032a6:	f7ff fc2d 	bl	8002b04 <start_motor>
 80032aa:	e003      	b.n	80032b4 <ModelHandle_TimerRecalculateNow+0x2c>
    else
        stop_motor();
 80032ac:	f7ff fc31 	bl	8002b12 <stop_motor>
 80032b0:	e000      	b.n	80032b4 <ModelHandle_TimerRecalculateNow+0x2c>
    if (!timerActive) return;
 80032b2:	bf00      	nop
}
 80032b4:	bd80      	pop	{r7, pc}
 80032b6:	bf00      	nop
 80032b8:	200004f1 	.word	0x200004f1

080032bc <ModelHandle_StartTimer>:
void ModelHandle_StartTimer(void)
{
 80032bc:	b580      	push	{r7, lr}
 80032be:	af00      	add	r7, sp, #0
    clear_all_modes();
 80032c0:	f7ff fbe0 	bl	8002a84 <clear_all_modes>
    timerActive = true;
 80032c4:	4b07      	ldr	r3, [pc, #28]	@ (80032e4 <ModelHandle_StartTimer+0x28>)
 80032c6:	2201      	movs	r2, #1
 80032c8:	701a      	strb	r2, [r3, #0]

    if (timer_any_slot_should_run())
 80032ca:	f7ff ff57 	bl	800317c <timer_any_slot_should_run>
 80032ce:	4603      	mov	r3, r0
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d002      	beq.n	80032da <ModelHandle_StartTimer+0x1e>
        start_motor();
 80032d4:	f7ff fc16 	bl	8002b04 <start_motor>
    else
        stop_motor();
}
 80032d8:	e001      	b.n	80032de <ModelHandle_StartTimer+0x22>
        stop_motor();
 80032da:	f7ff fc1a 	bl	8002b12 <stop_motor>
}
 80032de:	bf00      	nop
 80032e0:	bd80      	pop	{r7, pc}
 80032e2:	bf00      	nop
 80032e4:	200004f1 	.word	0x200004f1

080032e8 <ModelHandle_StartSemiAuto>:
/* ============================================================
   SEMI-AUTO MODE
   ============================================================ */

void ModelHandle_StartSemiAuto(void)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	af00      	add	r7, sp, #0
    clear_all_modes();
 80032ec:	f7ff fbca 	bl	8002a84 <clear_all_modes>
    semiAutoActive = true;
 80032f0:	4b07      	ldr	r3, [pc, #28]	@ (8003310 <ModelHandle_StartSemiAuto+0x28>)
 80032f2:	2201      	movs	r2, #1
 80032f4:	701a      	strb	r2, [r3, #0]

    if (!isTankFull()) start_motor();
 80032f6:	f7ff fc41 	bl	8002b7c <isTankFull>
 80032fa:	4603      	mov	r3, r0
 80032fc:	f083 0301 	eor.w	r3, r3, #1
 8003300:	b2db      	uxtb	r3, r3
 8003302:	2b00      	cmp	r3, #0
 8003304:	d001      	beq.n	800330a <ModelHandle_StartSemiAuto+0x22>
 8003306:	f7ff fbfd 	bl	8002b04 <start_motor>
}
 800330a:	bf00      	nop
 800330c:	bd80      	pop	{r7, pc}
 800330e:	bf00      	nop
 8003310:	200004ee 	.word	0x200004ee

08003314 <ModelHandle_StopSemiAuto>:

void ModelHandle_StopSemiAuto(void)
{
 8003314:	b580      	push	{r7, lr}
 8003316:	af00      	add	r7, sp, #0
    semiAutoActive = false;
 8003318:	4b03      	ldr	r3, [pc, #12]	@ (8003328 <ModelHandle_StopSemiAuto+0x14>)
 800331a:	2200      	movs	r2, #0
 800331c:	701a      	strb	r2, [r3, #0]
    stop_motor();
 800331e:	f7ff fbf8 	bl	8002b12 <stop_motor>
}
 8003322:	bf00      	nop
 8003324:	bd80      	pop	{r7, pc}
 8003326:	bf00      	nop
 8003328:	200004ee 	.word	0x200004ee

0800332c <ModelHandle_CountdownTick>:
        LED_SetIntent(LED_COLOR_PURPLE, LED_MODE_BLINK, 350);

    LED_ApplyIntents();
}
void ModelHandle_CountdownTick(void)
{
 800332c:	b580      	push	{r7, lr}
 800332e:	af00      	add	r7, sp, #0
    countdown_tick();
 8003330:	f7ff fe38 	bl	8002fa4 <countdown_tick>
}
 8003334:	bf00      	nop
 8003336:	bd80      	pop	{r7, pc}

08003338 <ModelHandle_Process>:

/* ============================================================
   MAIN PROCESS LOOP
   ============================================================ */
void ModelHandle_Process(void)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b082      	sub	sp, #8
 800333c:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 800333e:	f002 ffa1 	bl	8006284 <HAL_GetTick>
 8003342:	6078      	str	r0, [r7, #4]
    extern void ModelHandle_CountdownTick(void);
    ModelHandle_CountdownTick();
 8003344:	f7ff fff2 	bl	800332c <ModelHandle_CountdownTick>

    /* ============================================================
       AUTO MODE  FIXED LOGIC
       ============================================================ */
    if (autoActive)
 8003348:	4b38      	ldr	r3, [pc, #224]	@ (800342c <ModelHandle_Process+0xf4>)
 800334a:	781b      	ldrb	r3, [r3, #0]
 800334c:	b2db      	uxtb	r3, r3
 800334e:	2b00      	cmp	r3, #0
 8003350:	d01d      	beq.n	800338e <ModelHandle_Process+0x56>
    {
        /* ---- AUTO ignores dry-run ---- */
        senseDryRun = true;
 8003352:	4b37      	ldr	r3, [pc, #220]	@ (8003430 <ModelHandle_Process+0xf8>)
 8003354:	2201      	movs	r2, #1
 8003356:	701a      	strb	r2, [r3, #0]

        /* ---- AUTO turns ON motor immediately when tank NOT full ---- */
        if (!isTankFull())
 8003358:	f7ff fc10 	bl	8002b7c <isTankFull>
 800335c:	4603      	mov	r3, r0
 800335e:	f083 0301 	eor.w	r3, r3, #1
 8003362:	b2db      	uxtb	r3, r3
 8003364:	2b00      	cmp	r3, #0
 8003366:	d00a      	beq.n	800337e <ModelHandle_Process+0x46>
        {
            if (!Motor_GetStatus())
 8003368:	f7ff fbda 	bl	8002b20 <Motor_GetStatus>
 800336c:	4603      	mov	r3, r0
 800336e:	f083 0301 	eor.w	r3, r3, #1
 8003372:	b2db      	uxtb	r3, r3
 8003374:	2b00      	cmp	r3, #0
 8003376:	d050      	beq.n	800341a <ModelHandle_Process+0xe2>
            {
                start_motor();      // turn ON motor immediately
 8003378:	f7ff fbc4 	bl	8002b04 <start_motor>
                stop_motor();
            }
        }

        /* No further processing is required */
        return;
 800337c:	e04d      	b.n	800341a <ModelHandle_Process+0xe2>
            if (Motor_GetStatus())
 800337e:	f7ff fbcf 	bl	8002b20 <Motor_GetStatus>
 8003382:	4603      	mov	r3, r0
 8003384:	2b00      	cmp	r3, #0
 8003386:	d048      	beq.n	800341a <ModelHandle_Process+0xe2>
                stop_motor();
 8003388:	f7ff fbc3 	bl	8002b12 <stop_motor>
        return;
 800338c:	e045      	b.n	800341a <ModelHandle_Process+0xe2>
    }

    /* ============================================================
       SEMI-AUTO MODE
       ============================================================ */
    if (semiAutoActive)
 800338e:	4b29      	ldr	r3, [pc, #164]	@ (8003434 <ModelHandle_Process+0xfc>)
 8003390:	781b      	ldrb	r3, [r3, #0]
 8003392:	b2db      	uxtb	r3, r3
 8003394:	2b00      	cmp	r3, #0
 8003396:	d01b      	beq.n	80033d0 <ModelHandle_Process+0x98>
    {
        /* Semi-auto also ignores dry-run */
        senseDryRun = true;
 8003398:	4b25      	ldr	r3, [pc, #148]	@ (8003430 <ModelHandle_Process+0xf8>)
 800339a:	2201      	movs	r2, #1
 800339c:	701a      	strb	r2, [r3, #0]

        if (!isTankFull())
 800339e:	f7ff fbed 	bl	8002b7c <isTankFull>
 80033a2:	4603      	mov	r3, r0
 80033a4:	f083 0301 	eor.w	r3, r3, #1
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d00a      	beq.n	80033c4 <ModelHandle_Process+0x8c>
        {
            if (!Motor_GetStatus())
 80033ae:	f7ff fbb7 	bl	8002b20 <Motor_GetStatus>
 80033b2:	4603      	mov	r3, r0
 80033b4:	f083 0301 	eor.w	r3, r3, #1
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d02f      	beq.n	800341e <ModelHandle_Process+0xe6>
            {
                start_motor();
 80033be:	f7ff fba1 	bl	8002b04 <start_motor>
        {
            stop_motor();
            semiAutoActive = false;    // End semi-auto cycle after full tank
        }

        return;
 80033c2:	e02c      	b.n	800341e <ModelHandle_Process+0xe6>
            stop_motor();
 80033c4:	f7ff fba5 	bl	8002b12 <stop_motor>
            semiAutoActive = false;    // End semi-auto cycle after full tank
 80033c8:	4b1a      	ldr	r3, [pc, #104]	@ (8003434 <ModelHandle_Process+0xfc>)
 80033ca:	2200      	movs	r2, #0
 80033cc:	701a      	strb	r2, [r3, #0]
        return;
 80033ce:	e026      	b.n	800341e <ModelHandle_Process+0xe6>
    }

    /* ============================================================
       TIMER MODE
       ============================================================ */
    if (timerActive)
 80033d0:	4b19      	ldr	r3, [pc, #100]	@ (8003438 <ModelHandle_Process+0x100>)
 80033d2:	781b      	ldrb	r3, [r3, #0]
 80033d4:	b2db      	uxtb	r3, r3
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d007      	beq.n	80033ea <ModelHandle_Process+0xb2>
    {
        if (isTankFull())
 80033da:	f7ff fbcf 	bl	8002b7c <isTankFull>
 80033de:	4603      	mov	r3, r0
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d002      	beq.n	80033ea <ModelHandle_Process+0xb2>
        {
            stop_motor();
 80033e4:	f7ff fb95 	bl	8002b12 <stop_motor>
            return;
 80033e8:	e01c      	b.n	8003424 <ModelHandle_Process+0xec>
    }

    /* ============================================================
       COUNTDOWN MODE
       ============================================================ */
    if (countdownActive)
 80033ea:	4b14      	ldr	r3, [pc, #80]	@ (800343c <ModelHandle_Process+0x104>)
 80033ec:	781b      	ldrb	r3, [r3, #0]
 80033ee:	b2db      	uxtb	r3, r3
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d002      	beq.n	80033fa <ModelHandle_Process+0xc2>
    {
        countdown_tick();
 80033f4:	f7ff fdd6 	bl	8002fa4 <countdown_tick>
        return;
 80033f8:	e014      	b.n	8003424 <ModelHandle_Process+0xec>
    }

    /* ============================================================
       TWIST MODE
       ============================================================ */
    if (twistActive)
 80033fa:	4b11      	ldr	r3, [pc, #68]	@ (8003440 <ModelHandle_Process+0x108>)
 80033fc:	781b      	ldrb	r3, [r3, #0]
 80033fe:	b2db      	uxtb	r3, r3
 8003400:	2b00      	cmp	r3, #0
 8003402:	d002      	beq.n	800340a <ModelHandle_Process+0xd2>
    {
        twist_tick();
 8003404:	f7ff fe64 	bl	80030d0 <twist_tick>
        return;
 8003408:	e00c      	b.n	8003424 <ModelHandle_Process+0xec>
    }

    /* ============================================================
       MANUAL MODE
       ============================================================ */
    if (manualActive)
 800340a:	4b0e      	ldr	r3, [pc, #56]	@ (8003444 <ModelHandle_Process+0x10c>)
 800340c:	781b      	ldrb	r3, [r3, #0]
 800340e:	b2db      	uxtb	r3, r3
 8003410:	2b00      	cmp	r3, #0
 8003412:	d106      	bne.n	8003422 <ModelHandle_Process+0xea>
    }

    /* ============================================================
       IDLE  no active mode
       ============================================================ */
    stop_motor();
 8003414:	f7ff fb7d 	bl	8002b12 <stop_motor>
 8003418:	e004      	b.n	8003424 <ModelHandle_Process+0xec>
        return;
 800341a:	bf00      	nop
 800341c:	e002      	b.n	8003424 <ModelHandle_Process+0xec>
        return;
 800341e:	bf00      	nop
 8003420:	e000      	b.n	8003424 <ModelHandle_Process+0xec>
        return;
 8003422:	bf00      	nop
}
 8003424:	3708      	adds	r7, #8
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	200004f2 	.word	0x200004f2
 8003430:	200004f4 	.word	0x200004f4
 8003434:	200004ee 	.word	0x200004ee
 8003438:	200004f1 	.word	0x200004f1
 800343c:	200004ef 	.word	0x200004ef
 8003440:	200004f0 	.word	0x200004f0
 8003444:	200004ed 	.word	0x200004ed

08003448 <ModelHandle_SetAutoSettings>:
/* ============================================================
   AUTO SETTINGS INTERFACE FOR SCREEN.C (FINAL & CORRECT)
   ============================================================ */

void ModelHandle_SetAutoSettings(uint16_t gap_s, uint16_t maxrun_min, uint8_t retry_count)
{
 8003448:	b480      	push	{r7}
 800344a:	b083      	sub	sp, #12
 800344c:	af00      	add	r7, sp, #0
 800344e:	4603      	mov	r3, r0
 8003450:	80fb      	strh	r3, [r7, #6]
 8003452:	460b      	mov	r3, r1
 8003454:	80bb      	strh	r3, [r7, #4]
 8003456:	4613      	mov	r3, r2
 8003458:	70fb      	strb	r3, [r7, #3]
    /* These variables already exist in your file */
    auto_gap_s       = gap_s;
 800345a:	4a09      	ldr	r2, [pc, #36]	@ (8003480 <ModelHandle_SetAutoSettings+0x38>)
 800345c:	88fb      	ldrh	r3, [r7, #6]
 800345e:	8013      	strh	r3, [r2, #0]
    auto_maxrun_min  = maxrun_min;
 8003460:	4a08      	ldr	r2, [pc, #32]	@ (8003484 <ModelHandle_SetAutoSettings+0x3c>)
 8003462:	88bb      	ldrh	r3, [r7, #4]
 8003464:	8013      	strh	r3, [r2, #0]
    auto_retry_limit = retry_count;
 8003466:	78fb      	ldrb	r3, [r7, #3]
 8003468:	b29a      	uxth	r2, r3
 800346a:	4b07      	ldr	r3, [pc, #28]	@ (8003488 <ModelHandle_SetAutoSettings+0x40>)
 800346c:	801a      	strh	r2, [r3, #0]

    /* Reset retry counter when new settings are applied */
    auto_retry_count = 0;
 800346e:	4b07      	ldr	r3, [pc, #28]	@ (800348c <ModelHandle_SetAutoSettings+0x44>)
 8003470:	2200      	movs	r2, #0
 8003472:	701a      	strb	r2, [r3, #0]
}
 8003474:	bf00      	nop
 8003476:	370c      	adds	r7, #12
 8003478:	46bd      	mov	sp, r7
 800347a:	bc80      	pop	{r7}
 800347c:	4770      	bx	lr
 800347e:	bf00      	nop
 8003480:	20000018 	.word	0x20000018
 8003484:	2000001a 	.word	0x2000001a
 8003488:	2000001c 	.word	0x2000001c
 800348c:	20000536 	.word	0x20000536

08003490 <Relay_Init>:
    { Relay2_GPIO_Port, Relay2_Pin },
    { Relay3_GPIO_Port, Relay3_Pin }
};

void Relay_Init(void)
{
 8003490:	b580      	push	{r7, lr}
 8003492:	b086      	sub	sp, #24
 8003494:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003496:	1d3b      	adds	r3, r7, #4
 8003498:	2200      	movs	r2, #0
 800349a:	601a      	str	r2, [r3, #0]
 800349c:	605a      	str	r2, [r3, #4]
 800349e:	609a      	str	r2, [r3, #8]
 80034a0:	60da      	str	r2, [r3, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034a2:	4b1e      	ldr	r3, [pc, #120]	@ (800351c <Relay_Init+0x8c>)
 80034a4:	699b      	ldr	r3, [r3, #24]
 80034a6:	4a1d      	ldr	r2, [pc, #116]	@ (800351c <Relay_Init+0x8c>)
 80034a8:	f043 0308 	orr.w	r3, r3, #8
 80034ac:	6193      	str	r3, [r2, #24]
 80034ae:	4b1b      	ldr	r3, [pc, #108]	@ (800351c <Relay_Init+0x8c>)
 80034b0:	699b      	ldr	r3, [r3, #24]
 80034b2:	f003 0308 	and.w	r3, r3, #8
 80034b6:	603b      	str	r3, [r7, #0]
 80034b8:	683b      	ldr	r3, [r7, #0]

    GPIO_InitStruct.Mode  = GPIO_MODE_OUTPUT_PP;
 80034ba:	2301      	movs	r3, #1
 80034bc:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull  = GPIO_NOPULL;
 80034be:	2300      	movs	r3, #0
 80034c0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034c2:	2302      	movs	r3, #2
 80034c4:	613b      	str	r3, [r7, #16]

    for (int i = 0; i < NUM_RELAYS; i++) {
 80034c6:	2300      	movs	r3, #0
 80034c8:	617b      	str	r3, [r7, #20]
 80034ca:	e01e      	b.n	800350a <Relay_Init+0x7a>
        GPIO_InitStruct.Pin = relays[i].pin;
 80034cc:	4a14      	ldr	r2, [pc, #80]	@ (8003520 <Relay_Init+0x90>)
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	00db      	lsls	r3, r3, #3
 80034d2:	4413      	add	r3, r2
 80034d4:	889b      	ldrh	r3, [r3, #4]
 80034d6:	607b      	str	r3, [r7, #4]
        HAL_GPIO_Init(relays[i].port, &GPIO_InitStruct);
 80034d8:	4a11      	ldr	r2, [pc, #68]	@ (8003520 <Relay_Init+0x90>)
 80034da:	697b      	ldr	r3, [r7, #20]
 80034dc:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80034e0:	1d3a      	adds	r2, r7, #4
 80034e2:	4611      	mov	r1, r2
 80034e4:	4618      	mov	r0, r3
 80034e6:	f003 fe93 	bl	8007210 <HAL_GPIO_Init>
        // Ensure relays are off initially
        HAL_GPIO_WritePin(relays[i].port, relays[i].pin,
 80034ea:	4a0d      	ldr	r2, [pc, #52]	@ (8003520 <Relay_Init+0x90>)
 80034ec:	697b      	ldr	r3, [r7, #20]
 80034ee:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80034f2:	4a0b      	ldr	r2, [pc, #44]	@ (8003520 <Relay_Init+0x90>)
 80034f4:	697b      	ldr	r3, [r7, #20]
 80034f6:	00db      	lsls	r3, r3, #3
 80034f8:	4413      	add	r3, r2
 80034fa:	889b      	ldrh	r3, [r3, #4]
 80034fc:	2200      	movs	r2, #0
 80034fe:	4619      	mov	r1, r3
 8003500:	f004 f821 	bl	8007546 <HAL_GPIO_WritePin>
    for (int i = 0; i < NUM_RELAYS; i++) {
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	3301      	adds	r3, #1
 8003508:	617b      	str	r3, [r7, #20]
 800350a:	697b      	ldr	r3, [r7, #20]
 800350c:	2b02      	cmp	r3, #2
 800350e:	dddd      	ble.n	80034cc <Relay_Init+0x3c>
                          (RELAY_ACTIVE_STATE == GPIO_PIN_SET) ? GPIO_PIN_RESET : GPIO_PIN_SET);
    }
}
 8003510:	bf00      	nop
 8003512:	bf00      	nop
 8003514:	3718      	adds	r7, #24
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}
 800351a:	bf00      	nop
 800351c:	40021000 	.word	0x40021000
 8003520:	0800f69c 	.word	0x0800f69c

08003524 <Relay_Set>:

void Relay_Set(uint8_t relay_no, bool on)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b082      	sub	sp, #8
 8003528:	af00      	add	r7, sp, #0
 800352a:	4603      	mov	r3, r0
 800352c:	460a      	mov	r2, r1
 800352e:	71fb      	strb	r3, [r7, #7]
 8003530:	4613      	mov	r3, r2
 8003532:	71bb      	strb	r3, [r7, #6]
    if (relay_no == 0 || relay_no > NUM_RELAYS) return;
 8003534:	79fb      	ldrb	r3, [r7, #7]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d012      	beq.n	8003560 <Relay_Set+0x3c>
 800353a:	79fb      	ldrb	r3, [r7, #7]
 800353c:	2b03      	cmp	r3, #3
 800353e:	d80f      	bhi.n	8003560 <Relay_Set+0x3c>

    HAL_GPIO_WritePin(relays[relay_no - 1].port,
 8003540:	79fb      	ldrb	r3, [r7, #7]
 8003542:	3b01      	subs	r3, #1
 8003544:	4a08      	ldr	r2, [pc, #32]	@ (8003568 <Relay_Set+0x44>)
 8003546:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
                      relays[relay_no - 1].pin,
 800354a:	79fb      	ldrb	r3, [r7, #7]
 800354c:	3b01      	subs	r3, #1
 800354e:	4a06      	ldr	r2, [pc, #24]	@ (8003568 <Relay_Set+0x44>)
 8003550:	00db      	lsls	r3, r3, #3
 8003552:	4413      	add	r3, r2
 8003554:	889b      	ldrh	r3, [r3, #4]
    HAL_GPIO_WritePin(relays[relay_no - 1].port,
 8003556:	79ba      	ldrb	r2, [r7, #6]
 8003558:	4619      	mov	r1, r3
 800355a:	f003 fff4 	bl	8007546 <HAL_GPIO_WritePin>
 800355e:	e000      	b.n	8003562 <Relay_Set+0x3e>
    if (relay_no == 0 || relay_no > NUM_RELAYS) return;
 8003560:	bf00      	nop
                      on ? RELAY_ACTIVE_STATE :
                           (RELAY_ACTIVE_STATE == GPIO_PIN_SET ? GPIO_PIN_RESET : GPIO_PIN_SET));
}
 8003562:	3708      	adds	r7, #8
 8003564:	46bd      	mov	sp, r7
 8003566:	bd80      	pop	{r7, pc}
 8003568:	0800f69c 	.word	0x0800f69c

0800356c <RF_Init>:
    __HAL_TIM_SET_COUNTER(&htim3, 0);
    while (__HAL_TIM_GET_COUNTER(&htim3) < us);
}

// --- init RF pin (set low) ---
void RF_Init(void) {
 800356c:	b580      	push	{r7, lr}
 800356e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(RF_DATA_GPIO_Port, RF_DATA_Pin, GPIO_PIN_RESET);
 8003570:	2200      	movs	r2, #0
 8003572:	2180      	movs	r1, #128	@ 0x80
 8003574:	4802      	ldr	r0, [pc, #8]	@ (8003580 <RF_Init+0x14>)
 8003576:	f003 ffe6 	bl	8007546 <HAL_GPIO_WritePin>
}
 800357a:	bf00      	nop
 800357c:	bd80      	pop	{r7, pc}
 800357e:	bf00      	nop
 8003580:	40010c00 	.word	0x40010c00

08003584 <RTC_EEPROM_Read>:
    printf(" EEPROM write complete\r\n");
    return true;
}

bool RTC_EEPROM_Read(uint16_t memAddr, uint8_t *data, uint16_t len)
{
 8003584:	b580      	push	{r7, lr}
 8003586:	b086      	sub	sp, #24
 8003588:	af04      	add	r7, sp, #16
 800358a:	4603      	mov	r3, r0
 800358c:	6039      	str	r1, [r7, #0]
 800358e:	80fb      	strh	r3, [r7, #6]
 8003590:	4613      	mov	r3, r2
 8003592:	80bb      	strh	r3, [r7, #4]
    if (memAddr + len > RTC_EEPROM_TOTAL_SIZE) return false;
 8003594:	88fa      	ldrh	r2, [r7, #6]
 8003596:	88bb      	ldrh	r3, [r7, #4]
 8003598:	4413      	add	r3, r2
 800359a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800359e:	dd01      	ble.n	80035a4 <RTC_EEPROM_Read+0x20>
 80035a0:	2300      	movs	r3, #0
 80035a2:	e017      	b.n	80035d4 <RTC_EEPROM_Read+0x50>

    if (HAL_I2C_Mem_Read(&hi2c2, RTC_EEPROM_ADDR,
 80035a4:	88fa      	ldrh	r2, [r7, #6]
 80035a6:	f04f 33ff 	mov.w	r3, #4294967295
 80035aa:	9302      	str	r3, [sp, #8]
 80035ac:	88bb      	ldrh	r3, [r7, #4]
 80035ae:	9301      	str	r3, [sp, #4]
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	9300      	str	r3, [sp, #0]
 80035b4:	2301      	movs	r3, #1
 80035b6:	21ae      	movs	r1, #174	@ 0xae
 80035b8:	4808      	ldr	r0, [pc, #32]	@ (80035dc <RTC_EEPROM_Read+0x58>)
 80035ba:	f004 fb19 	bl	8007bf0 <HAL_I2C_Mem_Read>
 80035be:	4603      	mov	r3, r0
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d006      	beq.n	80035d2 <RTC_EEPROM_Read+0x4e>
                         memAddr, I2C_MEMADD_SIZE_8BIT,
                         data, len, HAL_MAX_DELAY) != HAL_OK)
    {
        printf(" EEPROM read failed @0x%04X\r\n", memAddr);
 80035c4:	88fb      	ldrh	r3, [r7, #6]
 80035c6:	4619      	mov	r1, r3
 80035c8:	4805      	ldr	r0, [pc, #20]	@ (80035e0 <RTC_EEPROM_Read+0x5c>)
 80035ca:	f009 fb15 	bl	800cbf8 <iprintf>
        return false;
 80035ce:	2300      	movs	r3, #0
 80035d0:	e000      	b.n	80035d4 <RTC_EEPROM_Read+0x50>
    }

    return true;
 80035d2:	2301      	movs	r3, #1
}
 80035d4:	4618      	mov	r0, r3
 80035d6:	3708      	adds	r7, #8
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}
 80035dc:	2000032c 	.word	0x2000032c
 80035e0:	0800f0c0 	.word	0x0800f0c0

080035e4 <rtc_crc16>:
   CONTROLLER STATE SAVE / LOAD
   ===================================================== */

/* Simple CRC16 (X25) */
static uint16_t rtc_crc16(const uint8_t *data, uint16_t len)
{
 80035e4:	b480      	push	{r7}
 80035e6:	b085      	sub	sp, #20
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
 80035ec:	460b      	mov	r3, r1
 80035ee:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0xFFFF;
 80035f0:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80035f4:	81fb      	strh	r3, [r7, #14]
    for (uint16_t i = 0; i < len; i++) {
 80035f6:	2300      	movs	r3, #0
 80035f8:	81bb      	strh	r3, [r7, #12]
 80035fa:	e02a      	b.n	8003652 <rtc_crc16+0x6e>
        crc ^= (uint16_t)data[i] << 8;
 80035fc:	89bb      	ldrh	r3, [r7, #12]
 80035fe:	687a      	ldr	r2, [r7, #4]
 8003600:	4413      	add	r3, r2
 8003602:	781b      	ldrb	r3, [r3, #0]
 8003604:	b21b      	sxth	r3, r3
 8003606:	021b      	lsls	r3, r3, #8
 8003608:	b21a      	sxth	r2, r3
 800360a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800360e:	4053      	eors	r3, r2
 8003610:	b21b      	sxth	r3, r3
 8003612:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++)
 8003614:	2300      	movs	r3, #0
 8003616:	72fb      	strb	r3, [r7, #11]
 8003618:	e015      	b.n	8003646 <rtc_crc16+0x62>
            crc = (crc & 0x8000) ? (crc << 1) ^ 0x1021 : (crc << 1);
 800361a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800361e:	2b00      	cmp	r3, #0
 8003620:	da0a      	bge.n	8003638 <rtc_crc16+0x54>
 8003622:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003626:	005b      	lsls	r3, r3, #1
 8003628:	b21b      	sxth	r3, r3
 800362a:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 800362e:	f083 0301 	eor.w	r3, r3, #1
 8003632:	b21b      	sxth	r3, r3
 8003634:	b29b      	uxth	r3, r3
 8003636:	e002      	b.n	800363e <rtc_crc16+0x5a>
 8003638:	89fb      	ldrh	r3, [r7, #14]
 800363a:	005b      	lsls	r3, r3, #1
 800363c:	b29b      	uxth	r3, r3
 800363e:	81fb      	strh	r3, [r7, #14]
        for (uint8_t j = 0; j < 8; j++)
 8003640:	7afb      	ldrb	r3, [r7, #11]
 8003642:	3301      	adds	r3, #1
 8003644:	72fb      	strb	r3, [r7, #11]
 8003646:	7afb      	ldrb	r3, [r7, #11]
 8003648:	2b07      	cmp	r3, #7
 800364a:	d9e6      	bls.n	800361a <rtc_crc16+0x36>
    for (uint16_t i = 0; i < len; i++) {
 800364c:	89bb      	ldrh	r3, [r7, #12]
 800364e:	3301      	adds	r3, #1
 8003650:	81bb      	strh	r3, [r7, #12]
 8003652:	89ba      	ldrh	r2, [r7, #12]
 8003654:	887b      	ldrh	r3, [r7, #2]
 8003656:	429a      	cmp	r2, r3
 8003658:	d3d0      	bcc.n	80035fc <rtc_crc16+0x18>
    }
    return crc;
 800365a:	89fb      	ldrh	r3, [r7, #14]
}
 800365c:	4618      	mov	r0, r3
 800365e:	3714      	adds	r7, #20
 8003660:	46bd      	mov	sp, r7
 8003662:	bc80      	pop	{r7}
 8003664:	4770      	bx	lr
	...

08003668 <RTC_LoadPersistentState>:
    return true;
}

/* Read structure back from EEPROM */
bool RTC_LoadPersistentState(RTC_PersistState *s)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b084      	sub	sp, #16
 800366c:	af00      	add	r7, sp, #0
 800366e:	6078      	str	r0, [r7, #4]
    if (!RTC_EEPROM_Read(0x0100, (uint8_t *)s, sizeof(*s))) {
 8003670:	222a      	movs	r2, #42	@ 0x2a
 8003672:	6879      	ldr	r1, [r7, #4]
 8003674:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8003678:	f7ff ff84 	bl	8003584 <RTC_EEPROM_Read>
 800367c:	4603      	mov	r3, r0
 800367e:	f083 0301 	eor.w	r3, r3, #1
 8003682:	b2db      	uxtb	r3, r3
 8003684:	2b00      	cmp	r3, #0
 8003686:	d004      	beq.n	8003692 <RTC_LoadPersistentState+0x2a>
        printf(" Failed to read persistent state\r\n");
 8003688:	4812      	ldr	r0, [pc, #72]	@ (80036d4 <RTC_LoadPersistentState+0x6c>)
 800368a:	f009 fb1d 	bl	800ccc8 <puts>
        return false;
 800368e:	2300      	movs	r3, #0
 8003690:	e01b      	b.n	80036ca <RTC_LoadPersistentState+0x62>
    }

    uint16_t c = rtc_crc16((uint8_t *)s, sizeof(*s) - 2);
 8003692:	2128      	movs	r1, #40	@ 0x28
 8003694:	6878      	ldr	r0, [r7, #4]
 8003696:	f7ff ffa5 	bl	80035e4 <rtc_crc16>
 800369a:	4603      	mov	r3, r0
 800369c:	81fb      	strh	r3, [r7, #14]
    if (c != s->crc) {
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036a2:	89fa      	ldrh	r2, [r7, #14]
 80036a4:	429a      	cmp	r2, r3
 80036a6:	d009      	beq.n	80036bc <RTC_LoadPersistentState+0x54>
        printf(" CRC mismatch in saved state (stored=%04X calc=%04X)\r\n", s->crc, c);
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036ac:	4619      	mov	r1, r3
 80036ae:	89fb      	ldrh	r3, [r7, #14]
 80036b0:	461a      	mov	r2, r3
 80036b2:	4809      	ldr	r0, [pc, #36]	@ (80036d8 <RTC_LoadPersistentState+0x70>)
 80036b4:	f009 faa0 	bl	800cbf8 <iprintf>
        return false;
 80036b8:	2300      	movs	r3, #0
 80036ba:	e006      	b.n	80036ca <RTC_LoadPersistentState+0x62>
    }

    printf(" Loaded persistent state (mode=%u)\r\n", s->mode);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	781b      	ldrb	r3, [r3, #0]
 80036c0:	4619      	mov	r1, r3
 80036c2:	4806      	ldr	r0, [pc, #24]	@ (80036dc <RTC_LoadPersistentState+0x74>)
 80036c4:	f009 fa98 	bl	800cbf8 <iprintf>
    return true;
 80036c8:	2301      	movs	r3, #1
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	3710      	adds	r7, #16
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}
 80036d2:	bf00      	nop
 80036d4:	0800f134 	.word	0x0800f134
 80036d8:	0800f15c 	.word	0x0800f15c
 80036dc:	0800f19c 	.word	0x0800f19c

080036e0 <bcd2dec>:
/* Selected I2C address (HAL 8-bit) after probe */
static uint16_t s_rtc_addr = 0;

/* ---------- helpers ---------- */
static uint8_t dec2bcd(uint8_t v) { return (uint8_t)(((v / 10) << 4) | (v % 10)); }
static uint8_t bcd2dec(uint8_t v) { return (uint8_t)(((v >> 4) * 10) + (v & 0x0F)); }
 80036e0:	b480      	push	{r7}
 80036e2:	b083      	sub	sp, #12
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	4603      	mov	r3, r0
 80036e8:	71fb      	strb	r3, [r7, #7]
 80036ea:	79fb      	ldrb	r3, [r7, #7]
 80036ec:	091b      	lsrs	r3, r3, #4
 80036ee:	b2db      	uxtb	r3, r3
 80036f0:	461a      	mov	r2, r3
 80036f2:	0092      	lsls	r2, r2, #2
 80036f4:	4413      	add	r3, r2
 80036f6:	005b      	lsls	r3, r3, #1
 80036f8:	b2da      	uxtb	r2, r3
 80036fa:	79fb      	ldrb	r3, [r7, #7]
 80036fc:	f003 030f 	and.w	r3, r3, #15
 8003700:	b2db      	uxtb	r3, r3
 8003702:	4413      	add	r3, r2
 8003704:	b2db      	uxtb	r3, r3
 8003706:	4618      	mov	r0, r3
 8003708:	370c      	adds	r7, #12
 800370a:	46bd      	mov	sp, r7
 800370c:	bc80      	pop	{r7}
 800370e:	4770      	bx	lr

08003710 <RTC_Init>:
    return (w == 0) ? 7 : w;          /* 7=Sunday */
}

/* ---------- probe + init ---------- */
void RTC_Init(void)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b086      	sub	sp, #24
 8003714:	af04      	add	r7, sp, #16
    /* Probe 0x68 first, then 0x57 */
    if (HAL_I2C_IsDeviceReady(&hi2c2, DS3231_ADDR_68, 2, 50) == HAL_OK) {
 8003716:	2332      	movs	r3, #50	@ 0x32
 8003718:	2202      	movs	r2, #2
 800371a:	21d0      	movs	r1, #208	@ 0xd0
 800371c:	4827      	ldr	r0, [pc, #156]	@ (80037bc <RTC_Init+0xac>)
 800371e:	f004 fcdb 	bl	80080d8 <HAL_I2C_IsDeviceReady>
 8003722:	4603      	mov	r3, r0
 8003724:	2b00      	cmp	r3, #0
 8003726:	d106      	bne.n	8003736 <RTC_Init+0x26>
        s_rtc_addr = DS3231_ADDR_68;
 8003728:	4b25      	ldr	r3, [pc, #148]	@ (80037c0 <RTC_Init+0xb0>)
 800372a:	22d0      	movs	r2, #208	@ 0xd0
 800372c:	801a      	strh	r2, [r3, #0]
        printf(" DS3231 RTC detected at 0x68\r\n");
 800372e:	4825      	ldr	r0, [pc, #148]	@ (80037c4 <RTC_Init+0xb4>)
 8003730:	f009 faca 	bl	800ccc8 <puts>
 8003734:	e016      	b.n	8003764 <RTC_Init+0x54>
    } else if (HAL_I2C_IsDeviceReady(&hi2c2, DS3231_ADDR_57, 2, 50) == HAL_OK) {
 8003736:	2332      	movs	r3, #50	@ 0x32
 8003738:	2202      	movs	r2, #2
 800373a:	21ae      	movs	r1, #174	@ 0xae
 800373c:	481f      	ldr	r0, [pc, #124]	@ (80037bc <RTC_Init+0xac>)
 800373e:	f004 fccb 	bl	80080d8 <HAL_I2C_IsDeviceReady>
 8003742:	4603      	mov	r3, r0
 8003744:	2b00      	cmp	r3, #0
 8003746:	d106      	bne.n	8003756 <RTC_Init+0x46>
        s_rtc_addr = DS3231_ADDR_57;
 8003748:	4b1d      	ldr	r3, [pc, #116]	@ (80037c0 <RTC_Init+0xb0>)
 800374a:	22ae      	movs	r2, #174	@ 0xae
 800374c:	801a      	strh	r2, [r3, #0]
        printf(" RTC EEPROM (0x57) detected\r\n");
 800374e:	481e      	ldr	r0, [pc, #120]	@ (80037c8 <RTC_Init+0xb8>)
 8003750:	f009 faba 	bl	800ccc8 <puts>
 8003754:	e006      	b.n	8003764 <RTC_Init+0x54>
    } else {
        s_rtc_addr = 0;
 8003756:	4b1a      	ldr	r3, [pc, #104]	@ (80037c0 <RTC_Init+0xb0>)
 8003758:	2200      	movs	r2, #0
 800375a:	801a      	strh	r2, [r3, #0]
        printf(" No RTC or EEPROM found on I2C2\r\n");
 800375c:	481b      	ldr	r0, [pc, #108]	@ (80037cc <RTC_Init+0xbc>)
 800375e:	f009 fab3 	bl	800ccc8 <puts>
 8003762:	e027      	b.n	80037b4 <RTC_Init+0xa4>
        return;
    }

    /* Clear CH (clock halt) bit if set (seconds @ reg 0x00, bit7) */
    uint8_t sec;
    if (HAL_I2C_Mem_Read(&hi2c2, s_rtc_addr, 0x00, 1, &sec, 1, HAL_MAX_DELAY) == HAL_OK) {
 8003764:	4b16      	ldr	r3, [pc, #88]	@ (80037c0 <RTC_Init+0xb0>)
 8003766:	8819      	ldrh	r1, [r3, #0]
 8003768:	f04f 33ff 	mov.w	r3, #4294967295
 800376c:	9302      	str	r3, [sp, #8]
 800376e:	2301      	movs	r3, #1
 8003770:	9301      	str	r3, [sp, #4]
 8003772:	1dfb      	adds	r3, r7, #7
 8003774:	9300      	str	r3, [sp, #0]
 8003776:	2301      	movs	r3, #1
 8003778:	2200      	movs	r2, #0
 800377a:	4810      	ldr	r0, [pc, #64]	@ (80037bc <RTC_Init+0xac>)
 800377c:	f004 fa38 	bl	8007bf0 <HAL_I2C_Mem_Read>
 8003780:	4603      	mov	r3, r0
 8003782:	2b00      	cmp	r3, #0
 8003784:	d116      	bne.n	80037b4 <RTC_Init+0xa4>
        if (sec & 0x80u) {
 8003786:	79fb      	ldrb	r3, [r7, #7]
 8003788:	b25b      	sxtb	r3, r3
 800378a:	2b00      	cmp	r3, #0
 800378c:	da12      	bge.n	80037b4 <RTC_Init+0xa4>
            sec &= 0x7Fu;
 800378e:	79fb      	ldrb	r3, [r7, #7]
 8003790:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003794:	b2db      	uxtb	r3, r3
 8003796:	71fb      	strb	r3, [r7, #7]
            (void)HAL_I2C_Mem_Write(&hi2c2, s_rtc_addr, 0x00, 1, &sec, 1, HAL_MAX_DELAY);
 8003798:	4b09      	ldr	r3, [pc, #36]	@ (80037c0 <RTC_Init+0xb0>)
 800379a:	8819      	ldrh	r1, [r3, #0]
 800379c:	f04f 33ff 	mov.w	r3, #4294967295
 80037a0:	9302      	str	r3, [sp, #8]
 80037a2:	2301      	movs	r3, #1
 80037a4:	9301      	str	r3, [sp, #4]
 80037a6:	1dfb      	adds	r3, r7, #7
 80037a8:	9300      	str	r3, [sp, #0]
 80037aa:	2301      	movs	r3, #1
 80037ac:	2200      	movs	r2, #0
 80037ae:	4803      	ldr	r0, [pc, #12]	@ (80037bc <RTC_Init+0xac>)
 80037b0:	f004 f924 	bl	80079fc <HAL_I2C_Mem_Write>
        }
    }
}
 80037b4:	3708      	adds	r7, #8
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}
 80037ba:	bf00      	nop
 80037bc:	2000032c 	.word	0x2000032c
 80037c0:	20000544 	.word	0x20000544
 80037c4:	0800f1c8 	.word	0x0800f1c8
 80037c8:	0800f1ec 	.word	0x0800f1ec
 80037cc:	0800f20c 	.word	0x0800f20c

080037d0 <RTC_GetTimeDate>:
    RTC_SetTimeDate(sec, min, hour, dow, dom, month, year);
}

/* ---------- read time/date ---------- */
void RTC_GetTimeDate(void)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b088      	sub	sp, #32
 80037d4:	af04      	add	r7, sp, #16
    if (!s_rtc_addr) return;
 80037d6:	4b4a      	ldr	r3, [pc, #296]	@ (8003900 <RTC_GetTimeDate+0x130>)
 80037d8:	881b      	ldrh	r3, [r3, #0]
 80037da:	2b00      	cmp	r3, #0
 80037dc:	f000 8089 	beq.w	80038f2 <RTC_GetTimeDate+0x122>

    uint8_t r[7];
    if (HAL_I2C_Mem_Read(&hi2c2, s_rtc_addr, 0x00, 1, r, 7, HAL_MAX_DELAY) != HAL_OK)
 80037e0:	4b47      	ldr	r3, [pc, #284]	@ (8003900 <RTC_GetTimeDate+0x130>)
 80037e2:	8819      	ldrh	r1, [r3, #0]
 80037e4:	f04f 33ff 	mov.w	r3, #4294967295
 80037e8:	9302      	str	r3, [sp, #8]
 80037ea:	2307      	movs	r3, #7
 80037ec:	9301      	str	r3, [sp, #4]
 80037ee:	1d3b      	adds	r3, r7, #4
 80037f0:	9300      	str	r3, [sp, #0]
 80037f2:	2301      	movs	r3, #1
 80037f4:	2200      	movs	r2, #0
 80037f6:	4843      	ldr	r0, [pc, #268]	@ (8003904 <RTC_GetTimeDate+0x134>)
 80037f8:	f004 f9fa 	bl	8007bf0 <HAL_I2C_Mem_Read>
 80037fc:	4603      	mov	r3, r0
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d179      	bne.n	80038f6 <RTC_GetTimeDate+0x126>
        return;

    time.seconds = bcd2dec(r[0] & 0x7Fu);
 8003802:	793b      	ldrb	r3, [r7, #4]
 8003804:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003808:	b2db      	uxtb	r3, r3
 800380a:	4618      	mov	r0, r3
 800380c:	f7ff ff68 	bl	80036e0 <bcd2dec>
 8003810:	4603      	mov	r3, r0
 8003812:	461a      	mov	r2, r3
 8003814:	4b3c      	ldr	r3, [pc, #240]	@ (8003908 <RTC_GetTimeDate+0x138>)
 8003816:	701a      	strb	r2, [r3, #0]
    time.minutes = bcd2dec(r[1] & 0x7Fu);
 8003818:	797b      	ldrb	r3, [r7, #5]
 800381a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800381e:	b2db      	uxtb	r3, r3
 8003820:	4618      	mov	r0, r3
 8003822:	f7ff ff5d 	bl	80036e0 <bcd2dec>
 8003826:	4603      	mov	r3, r0
 8003828:	461a      	mov	r2, r3
 800382a:	4b37      	ldr	r3, [pc, #220]	@ (8003908 <RTC_GetTimeDate+0x138>)
 800382c:	705a      	strb	r2, [r3, #1]

    if (r[2] & 0x40u) {
 800382e:	79bb      	ldrb	r3, [r7, #6]
 8003830:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003834:	2b00      	cmp	r3, #0
 8003836:	d025      	beq.n	8003884 <RTC_GetTimeDate+0xb4>
        uint8_t hr12 = bcd2dec(r[2] & 0x1Fu);
 8003838:	79bb      	ldrb	r3, [r7, #6]
 800383a:	f003 031f 	and.w	r3, r3, #31
 800383e:	b2db      	uxtb	r3, r3
 8003840:	4618      	mov	r0, r3
 8003842:	f7ff ff4d 	bl	80036e0 <bcd2dec>
 8003846:	4603      	mov	r3, r0
 8003848:	73fb      	strb	r3, [r7, #15]
        uint8_t pm   = (r[2] & 0x20u) ? 1u : 0u;
 800384a:	79bb      	ldrb	r3, [r7, #6]
 800384c:	095b      	lsrs	r3, r3, #5
 800384e:	b2db      	uxtb	r3, r3
 8003850:	f003 0301 	and.w	r3, r3, #1
 8003854:	73bb      	strb	r3, [r7, #14]
        if (hr12 == 12)
 8003856:	7bfb      	ldrb	r3, [r7, #15]
 8003858:	2b0c      	cmp	r3, #12
 800385a:	d108      	bne.n	800386e <RTC_GetTimeDate+0x9e>
            time.hour = pm ? 12 : 0;
 800385c:	7bbb      	ldrb	r3, [r7, #14]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d001      	beq.n	8003866 <RTC_GetTimeDate+0x96>
 8003862:	220c      	movs	r2, #12
 8003864:	e000      	b.n	8003868 <RTC_GetTimeDate+0x98>
 8003866:	2200      	movs	r2, #0
 8003868:	4b27      	ldr	r3, [pc, #156]	@ (8003908 <RTC_GetTimeDate+0x138>)
 800386a:	709a      	strb	r2, [r3, #2]
 800386c:	e015      	b.n	800389a <RTC_GetTimeDate+0xca>
        else
            time.hour = pm ? (hr12 + 12) : hr12;
 800386e:	7bbb      	ldrb	r3, [r7, #14]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d003      	beq.n	800387c <RTC_GetTimeDate+0xac>
 8003874:	7bfb      	ldrb	r3, [r7, #15]
 8003876:	330c      	adds	r3, #12
 8003878:	b2db      	uxtb	r3, r3
 800387a:	e000      	b.n	800387e <RTC_GetTimeDate+0xae>
 800387c:	7bfb      	ldrb	r3, [r7, #15]
 800387e:	4a22      	ldr	r2, [pc, #136]	@ (8003908 <RTC_GetTimeDate+0x138>)
 8003880:	7093      	strb	r3, [r2, #2]
 8003882:	e00a      	b.n	800389a <RTC_GetTimeDate+0xca>
    } else {
        time.hour = bcd2dec(r[2] & 0x3Fu);
 8003884:	79bb      	ldrb	r3, [r7, #6]
 8003886:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800388a:	b2db      	uxtb	r3, r3
 800388c:	4618      	mov	r0, r3
 800388e:	f7ff ff27 	bl	80036e0 <bcd2dec>
 8003892:	4603      	mov	r3, r0
 8003894:	461a      	mov	r2, r3
 8003896:	4b1c      	ldr	r3, [pc, #112]	@ (8003908 <RTC_GetTimeDate+0x138>)
 8003898:	709a      	strb	r2, [r3, #2]
    }

    time.dayofweek  = bcd2dec(r[3] & 0x07u);
 800389a:	79fb      	ldrb	r3, [r7, #7]
 800389c:	f003 0307 	and.w	r3, r3, #7
 80038a0:	b2db      	uxtb	r3, r3
 80038a2:	4618      	mov	r0, r3
 80038a4:	f7ff ff1c 	bl	80036e0 <bcd2dec>
 80038a8:	4603      	mov	r3, r0
 80038aa:	461a      	mov	r2, r3
 80038ac:	4b16      	ldr	r3, [pc, #88]	@ (8003908 <RTC_GetTimeDate+0x138>)
 80038ae:	70da      	strb	r2, [r3, #3]
    time.dayofmonth = bcd2dec(r[4] & 0x3Fu);
 80038b0:	7a3b      	ldrb	r3, [r7, #8]
 80038b2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80038b6:	b2db      	uxtb	r3, r3
 80038b8:	4618      	mov	r0, r3
 80038ba:	f7ff ff11 	bl	80036e0 <bcd2dec>
 80038be:	4603      	mov	r3, r0
 80038c0:	461a      	mov	r2, r3
 80038c2:	4b11      	ldr	r3, [pc, #68]	@ (8003908 <RTC_GetTimeDate+0x138>)
 80038c4:	711a      	strb	r2, [r3, #4]
    time.month      = bcd2dec(r[5] & 0x1Fu);
 80038c6:	7a7b      	ldrb	r3, [r7, #9]
 80038c8:	f003 031f 	and.w	r3, r3, #31
 80038cc:	b2db      	uxtb	r3, r3
 80038ce:	4618      	mov	r0, r3
 80038d0:	f7ff ff06 	bl	80036e0 <bcd2dec>
 80038d4:	4603      	mov	r3, r0
 80038d6:	461a      	mov	r2, r3
 80038d8:	4b0b      	ldr	r3, [pc, #44]	@ (8003908 <RTC_GetTimeDate+0x138>)
 80038da:	715a      	strb	r2, [r3, #5]
    time.year       = 2000u + bcd2dec(r[6]);
 80038dc:	7abb      	ldrb	r3, [r7, #10]
 80038de:	4618      	mov	r0, r3
 80038e0:	f7ff fefe 	bl	80036e0 <bcd2dec>
 80038e4:	4603      	mov	r3, r0
 80038e6:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80038ea:	b29a      	uxth	r2, r3
 80038ec:	4b06      	ldr	r3, [pc, #24]	@ (8003908 <RTC_GetTimeDate+0x138>)
 80038ee:	80da      	strh	r2, [r3, #6]
 80038f0:	e002      	b.n	80038f8 <RTC_GetTimeDate+0x128>
    if (!s_rtc_addr) return;
 80038f2:	bf00      	nop
 80038f4:	e000      	b.n	80038f8 <RTC_GetTimeDate+0x128>
        return;
 80038f6:	bf00      	nop
}
 80038f8:	3710      	adds	r7, #16
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	bf00      	nop
 8003900:	20000544 	.word	0x20000544
 8003904:	2000032c 	.word	0x2000032c
 8003908:	2000053c 	.word	0x2000053c

0800390c <refreshInactivityTimer>:

/* ================================================================
   HELPERS
   ================================================================ */

static inline void refreshInactivityTimer(void){
 800390c:	b580      	push	{r7, lr}
 800390e:	af00      	add	r7, sp, #0
    lastUserAction = HAL_GetTick();
 8003910:	f002 fcb8 	bl	8006284 <HAL_GetTick>
 8003914:	4603      	mov	r3, r0
 8003916:	4a02      	ldr	r2, [pc, #8]	@ (8003920 <refreshInactivityTimer+0x14>)
 8003918:	6013      	str	r3, [r2, #0]
}
 800391a:	bf00      	nop
 800391c:	bd80      	pop	{r7, pc}
 800391e:	bf00      	nop
 8003920:	20000550 	.word	0x20000550

08003924 <Screen_Init>:
/* ================================================================
   SCREEN INIT
   ================================================================ */

void Screen_Init(void)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b082      	sub	sp, #8
 8003928:	af00      	add	r7, sp, #0
    lcd_init();
 800392a:	f7fe f9fc 	bl	8001d26 <lcd_init>
    ui = UI_WELCOME;
 800392e:	4b1a      	ldr	r3, [pc, #104]	@ (8003998 <Screen_Init+0x74>)
 8003930:	2200      	movs	r2, #0
 8003932:	701a      	strb	r2, [r3, #0]
    lastLcdUpdateTime = HAL_GetTick();
 8003934:	f002 fca6 	bl	8006284 <HAL_GetTick>
 8003938:	4603      	mov	r3, r0
 800393a:	4a18      	ldr	r2, [pc, #96]	@ (800399c <Screen_Init+0x78>)
 800393c:	6013      	str	r3, [r2, #0]
    screenNeedsRefresh = true;
 800393e:	4b18      	ldr	r3, [pc, #96]	@ (80039a0 <Screen_Init+0x7c>)
 8003940:	2201      	movs	r2, #1
 8003942:	701a      	strb	r2, [r3, #0]
    cursorVisible = true;
 8003944:	4b17      	ldr	r3, [pc, #92]	@ (80039a4 <Screen_Init+0x80>)
 8003946:	2201      	movs	r2, #1
 8003948:	701a      	strb	r2, [r3, #0]

    for (int i = 0; i < 4; i++){
 800394a:	2300      	movs	r3, #0
 800394c:	607b      	str	r3, [r7, #4]
 800394e:	e00c      	b.n	800396a <Screen_Init+0x46>
        sw_press_start[i] = 0;
 8003950:	4a15      	ldr	r2, [pc, #84]	@ (80039a8 <Screen_Init+0x84>)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2100      	movs	r1, #0
 8003956:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        sw_long_issued[i] = false;
 800395a:	4a14      	ldr	r2, [pc, #80]	@ (80039ac <Screen_Init+0x88>)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	4413      	add	r3, r2
 8003960:	2200      	movs	r2, #0
 8003962:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < 4; i++){
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	3301      	adds	r3, #1
 8003968:	607b      	str	r3, [r7, #4]
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2b03      	cmp	r3, #3
 800396e:	ddef      	ble.n	8003950 <Screen_Init+0x2c>
    }

    lcd_clear();
 8003970:	f7fe f995 	bl	8001c9e <lcd_clear>
    lcd_put_cur(0,0);
 8003974:	2100      	movs	r1, #0
 8003976:	2000      	movs	r0, #0
 8003978:	f7fe f99e 	bl	8001cb8 <lcd_put_cur>
    lcd_send_string("   HELONIX");
 800397c:	480c      	ldr	r0, [pc, #48]	@ (80039b0 <Screen_Init+0x8c>)
 800397e:	f7fe f9bd 	bl	8001cfc <lcd_send_string>
    lcd_put_cur(1,0);
 8003982:	2100      	movs	r1, #0
 8003984:	2001      	movs	r0, #1
 8003986:	f7fe f997 	bl	8001cb8 <lcd_put_cur>
    lcd_send_string(" IntelligentSys");
 800398a:	480a      	ldr	r0, [pc, #40]	@ (80039b4 <Screen_Init+0x90>)
 800398c:	f7fe f9b6 	bl	8001cfc <lcd_send_string>
}
 8003990:	bf00      	nop
 8003992:	3708      	adds	r7, #8
 8003994:	46bd      	mov	sp, r7
 8003996:	bd80      	pop	{r7, pc}
 8003998:	20000546 	.word	0x20000546
 800399c:	2000054c 	.word	0x2000054c
 80039a0:	20000547 	.word	0x20000547
 80039a4:	2000001f 	.word	0x2000001f
 80039a8:	20000554 	.word	0x20000554
 80039ac:	20000564 	.word	0x20000564
 80039b0:	0800f280 	.word	0x0800f280
 80039b4:	0800f28c 	.word	0x0800f28c

080039b8 <lcd_line>:

/* ================================================================
   LCD FORMATTING HELPERS
   ================================================================ */

static inline void lcd_line(uint8_t row, const char* s){
 80039b8:	b580      	push	{r7, lr}
 80039ba:	b088      	sub	sp, #32
 80039bc:	af00      	add	r7, sp, #0
 80039be:	4603      	mov	r3, r0
 80039c0:	6039      	str	r1, [r7, #0]
 80039c2:	71fb      	strb	r3, [r7, #7]
    char buf[17];
    snprintf(buf, sizeof(buf), "%-16.16s", s);
 80039c4:	f107 000c 	add.w	r0, r7, #12
 80039c8:	683b      	ldr	r3, [r7, #0]
 80039ca:	4a09      	ldr	r2, [pc, #36]	@ (80039f0 <lcd_line+0x38>)
 80039cc:	2111      	movs	r1, #17
 80039ce:	f009 f983 	bl	800ccd8 <sniprintf>
    lcd_put_cur(row, 0);
 80039d2:	79fb      	ldrb	r3, [r7, #7]
 80039d4:	2100      	movs	r1, #0
 80039d6:	4618      	mov	r0, r3
 80039d8:	f7fe f96e 	bl	8001cb8 <lcd_put_cur>
    lcd_send_string(buf);
 80039dc:	f107 030c 	add.w	r3, r7, #12
 80039e0:	4618      	mov	r0, r3
 80039e2:	f7fe f98b 	bl	8001cfc <lcd_send_string>
}
 80039e6:	bf00      	nop
 80039e8:	3720      	adds	r7, #32
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	bf00      	nop
 80039f0:	0800f29c 	.word	0x0800f29c

080039f4 <lcd_line0>:

static inline void lcd_line0(const char* s){ lcd_line(0,s); }
 80039f4:	b580      	push	{r7, lr}
 80039f6:	b082      	sub	sp, #8
 80039f8:	af00      	add	r7, sp, #0
 80039fa:	6078      	str	r0, [r7, #4]
 80039fc:	6879      	ldr	r1, [r7, #4]
 80039fe:	2000      	movs	r0, #0
 8003a00:	f7ff ffda 	bl	80039b8 <lcd_line>
 8003a04:	bf00      	nop
 8003a06:	3708      	adds	r7, #8
 8003a08:	46bd      	mov	sp, r7
 8003a0a:	bd80      	pop	{r7, pc}

08003a0c <lcd_line1>:
static inline void lcd_line1(const char* s){ lcd_line(1,s); }
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b082      	sub	sp, #8
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
 8003a14:	6879      	ldr	r1, [r7, #4]
 8003a16:	2001      	movs	r0, #1
 8003a18:	f7ff ffce 	bl	80039b8 <lcd_line>
 8003a1c:	bf00      	nop
 8003a1e:	3708      	adds	r7, #8
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}

08003a24 <lcd_val_next>:

static inline void lcd_val_next(uint16_t v){
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b088      	sub	sp, #32
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	4603      	mov	r3, r0
 8003a2c:	80fb      	strh	r3, [r7, #6]
    char buf[17];
    snprintf(buf, sizeof(buf), "val:%03u   Next>", v);
 8003a2e:	88fb      	ldrh	r3, [r7, #6]
 8003a30:	f107 000c 	add.w	r0, r7, #12
 8003a34:	4a06      	ldr	r2, [pc, #24]	@ (8003a50 <lcd_val_next+0x2c>)
 8003a36:	2111      	movs	r1, #17
 8003a38:	f009 f94e 	bl	800ccd8 <sniprintf>
    lcd_line1(buf);
 8003a3c:	f107 030c 	add.w	r3, r7, #12
 8003a40:	4618      	mov	r0, r3
 8003a42:	f7ff ffe3 	bl	8003a0c <lcd_line1>
}
 8003a46:	bf00      	nop
 8003a48:	3720      	adds	r7, #32
 8003a4a:	46bd      	mov	sp, r7
 8003a4c:	bd80      	pop	{r7, pc}
 8003a4e:	bf00      	nop
 8003a50:	0800f2a8 	.word	0x0800f2a8

08003a54 <show_welcome>:

/* ================================================================
   SCREENS  WELCOME + DASH (next parts will add more)
   ================================================================ */

static void show_welcome(void){
 8003a54:	b580      	push	{r7, lr}
 8003a56:	af00      	add	r7, sp, #0
    lcd_clear();
 8003a58:	f7fe f921 	bl	8001c9e <lcd_clear>
    lcd_line0("   HELONIX");
 8003a5c:	4803      	ldr	r0, [pc, #12]	@ (8003a6c <show_welcome+0x18>)
 8003a5e:	f7ff ffc9 	bl	80039f4 <lcd_line0>
    lcd_line1(" IntelligentSys");
 8003a62:	4803      	ldr	r0, [pc, #12]	@ (8003a70 <show_welcome+0x1c>)
 8003a64:	f7ff ffd2 	bl	8003a0c <lcd_line1>
}
 8003a68:	bf00      	nop
 8003a6a:	bd80      	pop	{r7, pc}
 8003a6c:	0800f280 	.word	0x0800f280
 8003a70:	0800f28c 	.word	0x0800f28c

08003a74 <show_dash>:

static void show_dash(void){
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b092      	sub	sp, #72	@ 0x48
 8003a78:	af02      	add	r7, sp, #8
    char l0[17], l1[17];

    const char* motor = Motor_GetStatus() ? "ON " : "OFF";
 8003a7a:	f7ff f851 	bl	8002b20 <Motor_GetStatus>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d001      	beq.n	8003a88 <show_dash+0x14>
 8003a84:	4b43      	ldr	r3, [pc, #268]	@ (8003b94 <show_dash+0x120>)
 8003a86:	e000      	b.n	8003a8a <show_dash+0x16>
 8003a88:	4b43      	ldr	r3, [pc, #268]	@ (8003b98 <show_dash+0x124>)
 8003a8a:	633b      	str	r3, [r7, #48]	@ 0x30

    const char* mode = "IDLE";
 8003a8c:	4b43      	ldr	r3, [pc, #268]	@ (8003b9c <show_dash+0x128>)
 8003a8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (manualActive)          mode = "MANUAL";
 8003a90:	4b43      	ldr	r3, [pc, #268]	@ (8003ba0 <show_dash+0x12c>)
 8003a92:	781b      	ldrb	r3, [r3, #0]
 8003a94:	b2db      	uxtb	r3, r3
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d002      	beq.n	8003aa0 <show_dash+0x2c>
 8003a9a:	4b42      	ldr	r3, [pc, #264]	@ (8003ba4 <show_dash+0x130>)
 8003a9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003a9e:	e026      	b.n	8003aee <show_dash+0x7a>
    else if (semiAutoActive)   mode = "SEMI";
 8003aa0:	4b41      	ldr	r3, [pc, #260]	@ (8003ba8 <show_dash+0x134>)
 8003aa2:	781b      	ldrb	r3, [r3, #0]
 8003aa4:	b2db      	uxtb	r3, r3
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d002      	beq.n	8003ab0 <show_dash+0x3c>
 8003aaa:	4b40      	ldr	r3, [pc, #256]	@ (8003bac <show_dash+0x138>)
 8003aac:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003aae:	e01e      	b.n	8003aee <show_dash+0x7a>
    else if (timerActive)      mode = "TIMER";
 8003ab0:	4b3f      	ldr	r3, [pc, #252]	@ (8003bb0 <show_dash+0x13c>)
 8003ab2:	781b      	ldrb	r3, [r3, #0]
 8003ab4:	b2db      	uxtb	r3, r3
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d002      	beq.n	8003ac0 <show_dash+0x4c>
 8003aba:	4b3e      	ldr	r3, [pc, #248]	@ (8003bb4 <show_dash+0x140>)
 8003abc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003abe:	e016      	b.n	8003aee <show_dash+0x7a>
    else if (countdownActive)  mode = "CD";
 8003ac0:	4b3d      	ldr	r3, [pc, #244]	@ (8003bb8 <show_dash+0x144>)
 8003ac2:	781b      	ldrb	r3, [r3, #0]
 8003ac4:	b2db      	uxtb	r3, r3
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d002      	beq.n	8003ad0 <show_dash+0x5c>
 8003aca:	4b3c      	ldr	r3, [pc, #240]	@ (8003bbc <show_dash+0x148>)
 8003acc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ace:	e00e      	b.n	8003aee <show_dash+0x7a>
    else if (twistActive)      mode = "TWIST";
 8003ad0:	4b3b      	ldr	r3, [pc, #236]	@ (8003bc0 <show_dash+0x14c>)
 8003ad2:	781b      	ldrb	r3, [r3, #0]
 8003ad4:	b2db      	uxtb	r3, r3
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d002      	beq.n	8003ae0 <show_dash+0x6c>
 8003ada:	4b3a      	ldr	r3, [pc, #232]	@ (8003bc4 <show_dash+0x150>)
 8003adc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ade:	e006      	b.n	8003aee <show_dash+0x7a>
    else if (autoActive)       mode = "AUTO";
 8003ae0:	4b39      	ldr	r3, [pc, #228]	@ (8003bc8 <show_dash+0x154>)
 8003ae2:	781b      	ldrb	r3, [r3, #0]
 8003ae4:	b2db      	uxtb	r3, r3
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d001      	beq.n	8003aee <show_dash+0x7a>
 8003aea:	4b38      	ldr	r3, [pc, #224]	@ (8003bcc <show_dash+0x158>)
 8003aec:	63fb      	str	r3, [r7, #60]	@ 0x3c

    snprintf(l0, sizeof(l0), "M:%s %s", motor, mode);
 8003aee:	f107 0018 	add.w	r0, r7, #24
 8003af2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003af4:	9300      	str	r3, [sp, #0]
 8003af6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003af8:	4a35      	ldr	r2, [pc, #212]	@ (8003bd0 <show_dash+0x15c>)
 8003afa:	2111      	movs	r1, #17
 8003afc:	f009 f8ec 	bl	800ccd8 <sniprintf>

    int submerged = 0;
 8003b00:	2300      	movs	r3, #0
 8003b02:	63bb      	str	r3, [r7, #56]	@ 0x38
    for (int i = 1; i <= 5; i++){
 8003b04:	2301      	movs	r3, #1
 8003b06:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b08:	e012      	b.n	8003b30 <show_dash+0xbc>
        if (adcData.voltages[i] < 0.1f)
 8003b0a:	4a32      	ldr	r2, [pc, #200]	@ (8003bd4 <show_dash+0x160>)
 8003b0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b0e:	3302      	adds	r3, #2
 8003b10:	009b      	lsls	r3, r3, #2
 8003b12:	4413      	add	r3, r2
 8003b14:	685b      	ldr	r3, [r3, #4]
 8003b16:	4930      	ldr	r1, [pc, #192]	@ (8003bd8 <show_dash+0x164>)
 8003b18:	4618      	mov	r0, r3
 8003b1a:	f7fd fa6b 	bl	8000ff4 <__aeabi_fcmplt>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d002      	beq.n	8003b2a <show_dash+0xb6>
            submerged++;
 8003b24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b26:	3301      	adds	r3, #1
 8003b28:	63bb      	str	r3, [r7, #56]	@ 0x38
    for (int i = 1; i <= 5; i++){
 8003b2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b2c:	3301      	adds	r3, #1
 8003b2e:	637b      	str	r3, [r7, #52]	@ 0x34
 8003b30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b32:	2b05      	cmp	r3, #5
 8003b34:	dde9      	ble.n	8003b0a <show_dash+0x96>
    }

    const char* level =
        (submerged>=5)?"100%":
 8003b36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b38:	2b04      	cmp	r3, #4
 8003b3a:	dc15      	bgt.n	8003b68 <show_dash+0xf4>
 8003b3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b3e:	2b04      	cmp	r3, #4
 8003b40:	d010      	beq.n	8003b64 <show_dash+0xf0>
 8003b42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b44:	2b03      	cmp	r3, #3
 8003b46:	d00b      	beq.n	8003b60 <show_dash+0xec>
 8003b48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b4a:	2b02      	cmp	r3, #2
 8003b4c:	d006      	beq.n	8003b5c <show_dash+0xe8>
 8003b4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b50:	2b01      	cmp	r3, #1
 8003b52:	d101      	bne.n	8003b58 <show_dash+0xe4>
 8003b54:	4b21      	ldr	r3, [pc, #132]	@ (8003bdc <show_dash+0x168>)
 8003b56:	e008      	b.n	8003b6a <show_dash+0xf6>
 8003b58:	4b21      	ldr	r3, [pc, #132]	@ (8003be0 <show_dash+0x16c>)
 8003b5a:	e006      	b.n	8003b6a <show_dash+0xf6>
 8003b5c:	4b21      	ldr	r3, [pc, #132]	@ (8003be4 <show_dash+0x170>)
 8003b5e:	e004      	b.n	8003b6a <show_dash+0xf6>
 8003b60:	4b21      	ldr	r3, [pc, #132]	@ (8003be8 <show_dash+0x174>)
 8003b62:	e002      	b.n	8003b6a <show_dash+0xf6>
 8003b64:	4b21      	ldr	r3, [pc, #132]	@ (8003bec <show_dash+0x178>)
 8003b66:	e000      	b.n	8003b6a <show_dash+0xf6>
 8003b68:	4b21      	ldr	r3, [pc, #132]	@ (8003bf0 <show_dash+0x17c>)
    const char* level =
 8003b6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        (submerged==4)?"80%":
        (submerged==3)?"60%":
        (submerged==2)?"40%":
        (submerged==1)?"20%":"0%";

    snprintf(l1, sizeof(l1), "Water:%s", level);
 8003b6c:	1d38      	adds	r0, r7, #4
 8003b6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003b70:	4a20      	ldr	r2, [pc, #128]	@ (8003bf4 <show_dash+0x180>)
 8003b72:	2111      	movs	r1, #17
 8003b74:	f009 f8b0 	bl	800ccd8 <sniprintf>

    lcd_line0(l0);
 8003b78:	f107 0318 	add.w	r3, r7, #24
 8003b7c:	4618      	mov	r0, r3
 8003b7e:	f7ff ff39 	bl	80039f4 <lcd_line0>
    lcd_line1(l1);
 8003b82:	1d3b      	adds	r3, r7, #4
 8003b84:	4618      	mov	r0, r3
 8003b86:	f7ff ff41 	bl	8003a0c <lcd_line1>
}
 8003b8a:	bf00      	nop
 8003b8c:	3740      	adds	r7, #64	@ 0x40
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	bd80      	pop	{r7, pc}
 8003b92:	bf00      	nop
 8003b94:	0800f2bc 	.word	0x0800f2bc
 8003b98:	0800f2c0 	.word	0x0800f2c0
 8003b9c:	0800f2c4 	.word	0x0800f2c4
 8003ba0:	200004ed 	.word	0x200004ed
 8003ba4:	0800f2cc 	.word	0x0800f2cc
 8003ba8:	200004ee 	.word	0x200004ee
 8003bac:	0800f2d4 	.word	0x0800f2d4
 8003bb0:	200004f1 	.word	0x200004f1
 8003bb4:	0800f2dc 	.word	0x0800f2dc
 8003bb8:	200004ef 	.word	0x200004ef
 8003bbc:	0800f2e4 	.word	0x0800f2e4
 8003bc0:	200004f0 	.word	0x200004f0
 8003bc4:	0800f2e8 	.word	0x0800f2e8
 8003bc8:	200004f2 	.word	0x200004f2
 8003bcc:	0800f2f0 	.word	0x0800f2f0
 8003bd0:	0800f2f8 	.word	0x0800f2f8
 8003bd4:	2000047c 	.word	0x2000047c
 8003bd8:	3dcccccd 	.word	0x3dcccccd
 8003bdc:	0800f300 	.word	0x0800f300
 8003be0:	0800f304 	.word	0x0800f304
 8003be4:	0800f308 	.word	0x0800f308
 8003be8:	0800f30c 	.word	0x0800f30c
 8003bec:	0800f310 	.word	0x0800f310
 8003bf0:	0800f314 	.word	0x0800f314
 8003bf4:	0800f31c 	.word	0x0800f31c

08003bf8 <format_menu_line>:
 *  UI Screens + Timer/Auto/Twist/Countdown Apply Functions
 ***************************************************************/

/* ---------------- MENU RENDERING ---------------- */

static void format_menu_line(char* buf,size_t size,int idx,bool sel){
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b086      	sub	sp, #24
 8003bfc:	af02      	add	r7, sp, #8
 8003bfe:	60f8      	str	r0, [r7, #12]
 8003c00:	60b9      	str	r1, [r7, #8]
 8003c02:	607a      	str	r2, [r7, #4]
 8003c04:	70fb      	strb	r3, [r7, #3]
    if (idx < 0 || idx >= MAIN_MENU_COUNT){
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	db02      	blt.n	8003c12 <format_menu_line+0x1a>
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2b04      	cmp	r3, #4
 8003c10:	d905      	bls.n	8003c1e <format_menu_line+0x26>
        snprintf(buf,size,"                ");
 8003c12:	4a0d      	ldr	r2, [pc, #52]	@ (8003c48 <format_menu_line+0x50>)
 8003c14:	68b9      	ldr	r1, [r7, #8]
 8003c16:	68f8      	ldr	r0, [r7, #12]
 8003c18:	f009 f85e 	bl	800ccd8 <sniprintf>
        return;
 8003c1c:	e010      	b.n	8003c40 <format_menu_line+0x48>
    }
    snprintf(buf,size,"%c%-15.15s", sel?'>':' ', main_menu[idx]);
 8003c1e:	78fb      	ldrb	r3, [r7, #3]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d001      	beq.n	8003c28 <format_menu_line+0x30>
 8003c24:	223e      	movs	r2, #62	@ 0x3e
 8003c26:	e000      	b.n	8003c2a <format_menu_line+0x32>
 8003c28:	2220      	movs	r2, #32
 8003c2a:	4908      	ldr	r1, [pc, #32]	@ (8003c4c <format_menu_line+0x54>)
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003c32:	9300      	str	r3, [sp, #0]
 8003c34:	4613      	mov	r3, r2
 8003c36:	4a06      	ldr	r2, [pc, #24]	@ (8003c50 <format_menu_line+0x58>)
 8003c38:	68b9      	ldr	r1, [r7, #8]
 8003c3a:	68f8      	ldr	r0, [r7, #12]
 8003c3c:	f009 f84c 	bl	800ccd8 <sniprintf>
}
 8003c40:	3710      	adds	r7, #16
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd80      	pop	{r7, pc}
 8003c46:	bf00      	nop
 8003c48:	0800f328 	.word	0x0800f328
 8003c4c:	0800f6b4 	.word	0x0800f6b4
 8003c50:	0800f33c 	.word	0x0800f33c

08003c54 <show_menu>:

static void show_menu(void){
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b08a      	sub	sp, #40	@ 0x28
 8003c58:	af00      	add	r7, sp, #0
    char l0[17], l1[17];

    if (menu_idx < menu_view_top)
 8003c5a:	4b2a      	ldr	r3, [pc, #168]	@ (8003d04 <show_menu+0xb0>)
 8003c5c:	681a      	ldr	r2, [r3, #0]
 8003c5e:	4b2a      	ldr	r3, [pc, #168]	@ (8003d08 <show_menu+0xb4>)
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	429a      	cmp	r2, r3
 8003c64:	da04      	bge.n	8003c70 <show_menu+0x1c>
        menu_view_top = menu_idx;
 8003c66:	4b27      	ldr	r3, [pc, #156]	@ (8003d04 <show_menu+0xb0>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	4a27      	ldr	r2, [pc, #156]	@ (8003d08 <show_menu+0xb4>)
 8003c6c:	6013      	str	r3, [r2, #0]
 8003c6e:	e00b      	b.n	8003c88 <show_menu+0x34>
    else if (menu_idx > menu_view_top+1)
 8003c70:	4b25      	ldr	r3, [pc, #148]	@ (8003d08 <show_menu+0xb4>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	1c5a      	adds	r2, r3, #1
 8003c76:	4b23      	ldr	r3, [pc, #140]	@ (8003d04 <show_menu+0xb0>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	429a      	cmp	r2, r3
 8003c7c:	da04      	bge.n	8003c88 <show_menu+0x34>
        menu_view_top = menu_idx - 1;
 8003c7e:	4b21      	ldr	r3, [pc, #132]	@ (8003d04 <show_menu+0xb0>)
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	3b01      	subs	r3, #1
 8003c84:	4a20      	ldr	r2, [pc, #128]	@ (8003d08 <show_menu+0xb4>)
 8003c86:	6013      	str	r3, [r2, #0]

    format_menu_line(l0, sizeof(l0), menu_view_top,
 8003c88:	4b1f      	ldr	r3, [pc, #124]	@ (8003d08 <show_menu+0xb4>)
 8003c8a:	6819      	ldr	r1, [r3, #0]
                     cursorVisible && menu_idx==menu_view_top);
 8003c8c:	4b1f      	ldr	r3, [pc, #124]	@ (8003d0c <show_menu+0xb8>)
 8003c8e:	781b      	ldrb	r3, [r3, #0]
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d007      	beq.n	8003ca4 <show_menu+0x50>
 8003c94:	4b1b      	ldr	r3, [pc, #108]	@ (8003d04 <show_menu+0xb0>)
 8003c96:	681a      	ldr	r2, [r3, #0]
 8003c98:	4b1b      	ldr	r3, [pc, #108]	@ (8003d08 <show_menu+0xb4>)
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d101      	bne.n	8003ca4 <show_menu+0x50>
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	e000      	b.n	8003ca6 <show_menu+0x52>
 8003ca4:	2300      	movs	r3, #0
    format_menu_line(l0, sizeof(l0), menu_view_top,
 8003ca6:	f003 0301 	and.w	r3, r3, #1
 8003caa:	b2db      	uxtb	r3, r3
 8003cac:	f107 0014 	add.w	r0, r7, #20
 8003cb0:	460a      	mov	r2, r1
 8003cb2:	2111      	movs	r1, #17
 8003cb4:	f7ff ffa0 	bl	8003bf8 <format_menu_line>

    format_menu_line(l1, sizeof(l1), menu_view_top+1,
 8003cb8:	4b13      	ldr	r3, [pc, #76]	@ (8003d08 <show_menu+0xb4>)
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	1c59      	adds	r1, r3, #1
                     cursorVisible && menu_idx==menu_view_top+1);
 8003cbe:	4b13      	ldr	r3, [pc, #76]	@ (8003d0c <show_menu+0xb8>)
 8003cc0:	781b      	ldrb	r3, [r3, #0]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d008      	beq.n	8003cd8 <show_menu+0x84>
 8003cc6:	4b10      	ldr	r3, [pc, #64]	@ (8003d08 <show_menu+0xb4>)
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	1c5a      	adds	r2, r3, #1
 8003ccc:	4b0d      	ldr	r3, [pc, #52]	@ (8003d04 <show_menu+0xb0>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	429a      	cmp	r2, r3
 8003cd2:	d101      	bne.n	8003cd8 <show_menu+0x84>
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	e000      	b.n	8003cda <show_menu+0x86>
 8003cd8:	2300      	movs	r3, #0
    format_menu_line(l1, sizeof(l1), menu_view_top+1,
 8003cda:	f003 0301 	and.w	r3, r3, #1
 8003cde:	b2db      	uxtb	r3, r3
 8003ce0:	4638      	mov	r0, r7
 8003ce2:	460a      	mov	r2, r1
 8003ce4:	2111      	movs	r1, #17
 8003ce6:	f7ff ff87 	bl	8003bf8 <format_menu_line>

    lcd_line0(l0);
 8003cea:	f107 0314 	add.w	r3, r7, #20
 8003cee:	4618      	mov	r0, r3
 8003cf0:	f7ff fe80 	bl	80039f4 <lcd_line0>
    lcd_line1(l1);
 8003cf4:	463b      	mov	r3, r7
 8003cf6:	4618      	mov	r0, r3
 8003cf8:	f7ff fe88 	bl	8003a0c <lcd_line1>
}
 8003cfc:	bf00      	nop
 8003cfe:	3728      	adds	r7, #40	@ 0x28
 8003d00:	46bd      	mov	sp, r7
 8003d02:	bd80      	pop	{r7, pc}
 8003d04:	20000574 	.word	0x20000574
 8003d08:	20000578 	.word	0x20000578
 8003d0c:	2000001f 	.word	0x2000001f

08003d10 <show_manual>:

/* ---------------- MANUAL MODE DISPLAY ---------------- */

static void show_manual(void){
 8003d10:	b580      	push	{r7, lr}
 8003d12:	af00      	add	r7, sp, #0
    lcd_line0("Manual Mode");
 8003d14:	4807      	ldr	r0, [pc, #28]	@ (8003d34 <show_manual+0x24>)
 8003d16:	f7ff fe6d 	bl	80039f4 <lcd_line0>
    lcd_line1(Motor_GetStatus() ? "val:STOP    Next>" :
 8003d1a:	f7fe ff01 	bl	8002b20 <Motor_GetStatus>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d001      	beq.n	8003d28 <show_manual+0x18>
 8003d24:	4b04      	ldr	r3, [pc, #16]	@ (8003d38 <show_manual+0x28>)
 8003d26:	e000      	b.n	8003d2a <show_manual+0x1a>
 8003d28:	4b04      	ldr	r3, [pc, #16]	@ (8003d3c <show_manual+0x2c>)
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	f7ff fe6e 	bl	8003a0c <lcd_line1>
                                  "val:START   Next>");
}
 8003d30:	bf00      	nop
 8003d32:	bd80      	pop	{r7, pc}
 8003d34:	0800f348 	.word	0x0800f348
 8003d38:	0800f354 	.word	0x0800f354
 8003d3c:	0800f368 	.word	0x0800f368

08003d40 <show_auto_menu>:

/* ---------------- AUTO MODE MENU ---------------- */

static void show_auto_menu(void){
 8003d40:	b580      	push	{r7, lr}
 8003d42:	af00      	add	r7, sp, #0
    lcd_line0("Auto Settings");
 8003d44:	4803      	ldr	r0, [pc, #12]	@ (8003d54 <show_auto_menu+0x14>)
 8003d46:	f7ff fe55 	bl	80039f4 <lcd_line0>
    lcd_line1(">Gap/Max/Retry");
 8003d4a:	4803      	ldr	r0, [pc, #12]	@ (8003d58 <show_auto_menu+0x18>)
 8003d4c:	f7ff fe5e 	bl	8003a0c <lcd_line1>
}
 8003d50:	bf00      	nop
 8003d52:	bd80      	pop	{r7, pc}
 8003d54:	0800f37c 	.word	0x0800f37c
 8003d58:	0800f38c 	.word	0x0800f38c

08003d5c <show_auto_gap>:

static void show_auto_gap(void){
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	af00      	add	r7, sp, #0
    lcd_line0("DRY GAP (s)");
 8003d60:	4804      	ldr	r0, [pc, #16]	@ (8003d74 <show_auto_gap+0x18>)
 8003d62:	f7ff fe47 	bl	80039f4 <lcd_line0>
    lcd_val_next(edit_auto_gap_s);
 8003d66:	4b04      	ldr	r3, [pc, #16]	@ (8003d78 <show_auto_gap+0x1c>)
 8003d68:	881b      	ldrh	r3, [r3, #0]
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f7ff fe5a 	bl	8003a24 <lcd_val_next>
}
 8003d70:	bf00      	nop
 8003d72:	bd80      	pop	{r7, pc}
 8003d74:	0800f39c 	.word	0x0800f39c
 8003d78:	20000024 	.word	0x20000024

08003d7c <show_auto_maxrun>:

static void show_auto_maxrun(void){
 8003d7c:	b580      	push	{r7, lr}
 8003d7e:	af00      	add	r7, sp, #0
    lcd_line0("MAX RUN (min)");
 8003d80:	4804      	ldr	r0, [pc, #16]	@ (8003d94 <show_auto_maxrun+0x18>)
 8003d82:	f7ff fe37 	bl	80039f4 <lcd_line0>
    lcd_val_next(edit_auto_maxrun_min);
 8003d86:	4b04      	ldr	r3, [pc, #16]	@ (8003d98 <show_auto_maxrun+0x1c>)
 8003d88:	881b      	ldrh	r3, [r3, #0]
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f7ff fe4a 	bl	8003a24 <lcd_val_next>
}
 8003d90:	bf00      	nop
 8003d92:	bd80      	pop	{r7, pc}
 8003d94:	0800f3a8 	.word	0x0800f3a8
 8003d98:	20000026 	.word	0x20000026

08003d9c <show_auto_retry>:

static void show_auto_retry(void){
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	af00      	add	r7, sp, #0
    lcd_line0("RETRY COUNT");
 8003da0:	4804      	ldr	r0, [pc, #16]	@ (8003db4 <show_auto_retry+0x18>)
 8003da2:	f7ff fe27 	bl	80039f4 <lcd_line0>
    lcd_val_next(edit_auto_retry);
 8003da6:	4b04      	ldr	r3, [pc, #16]	@ (8003db8 <show_auto_retry+0x1c>)
 8003da8:	881b      	ldrh	r3, [r3, #0]
 8003daa:	4618      	mov	r0, r3
 8003dac:	f7ff fe3a 	bl	8003a24 <lcd_val_next>
}
 8003db0:	bf00      	nop
 8003db2:	bd80      	pop	{r7, pc}
 8003db4:	0800f3b8 	.word	0x0800f3b8
 8003db8:	2000056c 	.word	0x2000056c

08003dbc <show_semi_auto>:

/* ---------------- SEMI AUTO ---------------- */

static void show_semi_auto(void){
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	af00      	add	r7, sp, #0
    lcd_line0("Semi-Auto");
 8003dc0:	4807      	ldr	r0, [pc, #28]	@ (8003de0 <show_semi_auto+0x24>)
 8003dc2:	f7ff fe17 	bl	80039f4 <lcd_line0>
    lcd_line1(semiAutoActive ? "val:Disable Next>" :
 8003dc6:	4b07      	ldr	r3, [pc, #28]	@ (8003de4 <show_semi_auto+0x28>)
 8003dc8:	781b      	ldrb	r3, [r3, #0]
 8003dca:	b2db      	uxtb	r3, r3
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d001      	beq.n	8003dd4 <show_semi_auto+0x18>
 8003dd0:	4b05      	ldr	r3, [pc, #20]	@ (8003de8 <show_semi_auto+0x2c>)
 8003dd2:	e000      	b.n	8003dd6 <show_semi_auto+0x1a>
 8003dd4:	4b05      	ldr	r3, [pc, #20]	@ (8003dec <show_semi_auto+0x30>)
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f7ff fe18 	bl	8003a0c <lcd_line1>
                               "val:Enable  Next>");
}
 8003ddc:	bf00      	nop
 8003dde:	bd80      	pop	{r7, pc}
 8003de0:	0800f3c4 	.word	0x0800f3c4
 8003de4:	200004ee 	.word	0x200004ee
 8003de8:	0800f3d0 	.word	0x0800f3d0
 8003dec:	0800f3e4 	.word	0x0800f3e4

08003df0 <show_timer>:

/* ---------------- TIMER DISPLAY ---------------- */

static void show_timer(void){
 8003df0:	b5b0      	push	{r4, r5, r7, lr}
 8003df2:	b08a      	sub	sp, #40	@ 0x28
 8003df4:	af04      	add	r7, sp, #16
    char l0[17];
    TimerSlot* t = &timerSlots[currentSlot];
 8003df6:	4b16      	ldr	r3, [pc, #88]	@ (8003e50 <show_timer+0x60>)
 8003df8:	781b      	ldrb	r3, [r3, #0]
 8003dfa:	461a      	mov	r2, r3
 8003dfc:	4613      	mov	r3, r2
 8003dfe:	005b      	lsls	r3, r3, #1
 8003e00:	4413      	add	r3, r2
 8003e02:	005b      	lsls	r3, r3, #1
 8003e04:	4a13      	ldr	r2, [pc, #76]	@ (8003e54 <show_timer+0x64>)
 8003e06:	4413      	add	r3, r2
 8003e08:	617b      	str	r3, [r7, #20]
    snprintf(l0,sizeof(l0),"Slot %d %02d:%02d-%02d:%02d",
 8003e0a:	4b11      	ldr	r3, [pc, #68]	@ (8003e50 <show_timer+0x60>)
 8003e0c:	781b      	ldrb	r3, [r3, #0]
 8003e0e:	1c5a      	adds	r2, r3, #1
             currentSlot+1,
             t->onHour,t->onMinute,
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	785b      	ldrb	r3, [r3, #1]
    snprintf(l0,sizeof(l0),"Slot %d %02d:%02d-%02d:%02d",
 8003e14:	4619      	mov	r1, r3
             t->onHour,t->onMinute,
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	789b      	ldrb	r3, [r3, #2]
    snprintf(l0,sizeof(l0),"Slot %d %02d:%02d-%02d:%02d",
 8003e1a:	461c      	mov	r4, r3
             t->offHour,t->offMinute);
 8003e1c:	697b      	ldr	r3, [r7, #20]
 8003e1e:	78db      	ldrb	r3, [r3, #3]
    snprintf(l0,sizeof(l0),"Slot %d %02d:%02d-%02d:%02d",
 8003e20:	461d      	mov	r5, r3
             t->offHour,t->offMinute);
 8003e22:	697b      	ldr	r3, [r7, #20]
 8003e24:	791b      	ldrb	r3, [r3, #4]
    snprintf(l0,sizeof(l0),"Slot %d %02d:%02d-%02d:%02d",
 8003e26:	4638      	mov	r0, r7
 8003e28:	9303      	str	r3, [sp, #12]
 8003e2a:	9502      	str	r5, [sp, #8]
 8003e2c:	9401      	str	r4, [sp, #4]
 8003e2e:	9100      	str	r1, [sp, #0]
 8003e30:	4613      	mov	r3, r2
 8003e32:	4a09      	ldr	r2, [pc, #36]	@ (8003e58 <show_timer+0x68>)
 8003e34:	2111      	movs	r1, #17
 8003e36:	f008 ff4f 	bl	800ccd8 <sniprintf>
    lcd_line0(l0);
 8003e3a:	463b      	mov	r3, r7
 8003e3c:	4618      	mov	r0, r3
 8003e3e:	f7ff fdd9 	bl	80039f4 <lcd_line0>
    lcd_line1("val:Edit   Next>");
 8003e42:	4806      	ldr	r0, [pc, #24]	@ (8003e5c <show_timer+0x6c>)
 8003e44:	f7ff fde2 	bl	8003a0c <lcd_line1>
}
 8003e48:	bf00      	nop
 8003e4a:	3718      	adds	r7, #24
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	bdb0      	pop	{r4, r5, r7, pc}
 8003e50:	20000572 	.word	0x20000572
 8003e54:	20000518 	.word	0x20000518
 8003e58:	0800f3f8 	.word	0x0800f3f8
 8003e5c:	0800f414 	.word	0x0800f414

08003e60 <show_timer_on_h>:

static void show_timer_on_h(void){
 8003e60:	b580      	push	{r7, lr}
 8003e62:	af00      	add	r7, sp, #0
    lcd_line0("TIMER ON HOUR");
 8003e64:	4804      	ldr	r0, [pc, #16]	@ (8003e78 <show_timer_on_h+0x18>)
 8003e66:	f7ff fdc5 	bl	80039f4 <lcd_line0>
    lcd_val_next(edit_timer_on_h);
 8003e6a:	4b04      	ldr	r3, [pc, #16]	@ (8003e7c <show_timer_on_h+0x1c>)
 8003e6c:	781b      	ldrb	r3, [r3, #0]
 8003e6e:	4618      	mov	r0, r3
 8003e70:	f7ff fdd8 	bl	8003a24 <lcd_val_next>
}
 8003e74:	bf00      	nop
 8003e76:	bd80      	pop	{r7, pc}
 8003e78:	0800f428 	.word	0x0800f428
 8003e7c:	20000020 	.word	0x20000020

08003e80 <show_timer_on_m>:

static void show_timer_on_m(void){
 8003e80:	b580      	push	{r7, lr}
 8003e82:	af00      	add	r7, sp, #0
    lcd_line0("TIMER ON MIN");
 8003e84:	4804      	ldr	r0, [pc, #16]	@ (8003e98 <show_timer_on_m+0x18>)
 8003e86:	f7ff fdb5 	bl	80039f4 <lcd_line0>
    lcd_val_next(edit_timer_on_m);
 8003e8a:	4b04      	ldr	r3, [pc, #16]	@ (8003e9c <show_timer_on_m+0x1c>)
 8003e8c:	781b      	ldrb	r3, [r3, #0]
 8003e8e:	4618      	mov	r0, r3
 8003e90:	f7ff fdc8 	bl	8003a24 <lcd_val_next>
}
 8003e94:	bf00      	nop
 8003e96:	bd80      	pop	{r7, pc}
 8003e98:	0800f438 	.word	0x0800f438
 8003e9c:	20000021 	.word	0x20000021

08003ea0 <show_timer_off_h>:

static void show_timer_off_h(void){
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	af00      	add	r7, sp, #0
    lcd_line0("TIMER OFF HOUR");
 8003ea4:	4804      	ldr	r0, [pc, #16]	@ (8003eb8 <show_timer_off_h+0x18>)
 8003ea6:	f7ff fda5 	bl	80039f4 <lcd_line0>
    lcd_val_next(edit_timer_off_h);
 8003eaa:	4b04      	ldr	r3, [pc, #16]	@ (8003ebc <show_timer_off_h+0x1c>)
 8003eac:	781b      	ldrb	r3, [r3, #0]
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f7ff fdb8 	bl	8003a24 <lcd_val_next>
}
 8003eb4:	bf00      	nop
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	0800f448 	.word	0x0800f448
 8003ebc:	20000022 	.word	0x20000022

08003ec0 <show_timer_off_m>:

static void show_timer_off_m(void){
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	af00      	add	r7, sp, #0
    lcd_line0("TIMER OFF MIN");
 8003ec4:	4804      	ldr	r0, [pc, #16]	@ (8003ed8 <show_timer_off_m+0x18>)
 8003ec6:	f7ff fd95 	bl	80039f4 <lcd_line0>
    lcd_val_next(edit_timer_off_m);
 8003eca:	4b04      	ldr	r3, [pc, #16]	@ (8003edc <show_timer_off_m+0x1c>)
 8003ecc:	781b      	ldrb	r3, [r3, #0]
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f7ff fda8 	bl	8003a24 <lcd_val_next>
}
 8003ed4:	bf00      	nop
 8003ed6:	bd80      	pop	{r7, pc}
 8003ed8:	0800f458 	.word	0x0800f458
 8003edc:	20000023 	.word	0x20000023

08003ee0 <show_twist>:

/* ---------------- TWIST MODE DISPLAY ---------------- */

static void show_twist(void){
 8003ee0:	b580      	push	{r7, lr}
 8003ee2:	b088      	sub	sp, #32
 8003ee4:	af02      	add	r7, sp, #8
    char l0[17];
    snprintf(l0,sizeof(l0),"Tw %02ds/%02ds",
             twistSettings.onDurationSeconds,
 8003ee6:	4b0f      	ldr	r3, [pc, #60]	@ (8003f24 <show_twist+0x44>)
 8003ee8:	881b      	ldrh	r3, [r3, #0]
    snprintf(l0,sizeof(l0),"Tw %02ds/%02ds",
 8003eea:	461a      	mov	r2, r3
             twistSettings.offDurationSeconds);
 8003eec:	4b0d      	ldr	r3, [pc, #52]	@ (8003f24 <show_twist+0x44>)
 8003eee:	885b      	ldrh	r3, [r3, #2]
    snprintf(l0,sizeof(l0),"Tw %02ds/%02ds",
 8003ef0:	1d38      	adds	r0, r7, #4
 8003ef2:	9300      	str	r3, [sp, #0]
 8003ef4:	4613      	mov	r3, r2
 8003ef6:	4a0c      	ldr	r2, [pc, #48]	@ (8003f28 <show_twist+0x48>)
 8003ef8:	2111      	movs	r1, #17
 8003efa:	f008 feed 	bl	800ccd8 <sniprintf>
    lcd_line0(l0);
 8003efe:	1d3b      	adds	r3, r7, #4
 8003f00:	4618      	mov	r0, r3
 8003f02:	f7ff fd77 	bl	80039f4 <lcd_line0>
    lcd_line1(twistActive ? "val:STOP   Next>" :
 8003f06:	4b09      	ldr	r3, [pc, #36]	@ (8003f2c <show_twist+0x4c>)
 8003f08:	781b      	ldrb	r3, [r3, #0]
 8003f0a:	b2db      	uxtb	r3, r3
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d001      	beq.n	8003f14 <show_twist+0x34>
 8003f10:	4b07      	ldr	r3, [pc, #28]	@ (8003f30 <show_twist+0x50>)
 8003f12:	e000      	b.n	8003f16 <show_twist+0x36>
 8003f14:	4b07      	ldr	r3, [pc, #28]	@ (8003f34 <show_twist+0x54>)
 8003f16:	4618      	mov	r0, r3
 8003f18:	f7ff fd78 	bl	8003a0c <lcd_line1>
                            "val:START  Next>");
}
 8003f1c:	bf00      	nop
 8003f1e:	3718      	adds	r7, #24
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bd80      	pop	{r7, pc}
 8003f24:	20000508 	.word	0x20000508
 8003f28:	0800f468 	.word	0x0800f468
 8003f2c:	200004f0 	.word	0x200004f0
 8003f30:	0800f478 	.word	0x0800f478
 8003f34:	0800f48c 	.word	0x0800f48c

08003f38 <show_twist_on_sec>:

static void show_twist_on_sec(void){
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	af00      	add	r7, sp, #0
    lcd_line0("TWIST ON SEC");
 8003f3c:	4804      	ldr	r0, [pc, #16]	@ (8003f50 <show_twist_on_sec+0x18>)
 8003f3e:	f7ff fd59 	bl	80039f4 <lcd_line0>
    lcd_val_next(edit_twist_on_s);
 8003f42:	4b04      	ldr	r3, [pc, #16]	@ (8003f54 <show_twist_on_sec+0x1c>)
 8003f44:	881b      	ldrh	r3, [r3, #0]
 8003f46:	4618      	mov	r0, r3
 8003f48:	f7ff fd6c 	bl	8003a24 <lcd_val_next>
}
 8003f4c:	bf00      	nop
 8003f4e:	bd80      	pop	{r7, pc}
 8003f50:	0800f4a0 	.word	0x0800f4a0
 8003f54:	20000028 	.word	0x20000028

08003f58 <show_twist_off_sec>:

static void show_twist_off_sec(void){
 8003f58:	b580      	push	{r7, lr}
 8003f5a:	af00      	add	r7, sp, #0
    lcd_line0("TWIST OFF SEC");
 8003f5c:	4804      	ldr	r0, [pc, #16]	@ (8003f70 <show_twist_off_sec+0x18>)
 8003f5e:	f7ff fd49 	bl	80039f4 <lcd_line0>
    lcd_val_next(edit_twist_off_s);
 8003f62:	4b04      	ldr	r3, [pc, #16]	@ (8003f74 <show_twist_off_sec+0x1c>)
 8003f64:	881b      	ldrh	r3, [r3, #0]
 8003f66:	4618      	mov	r0, r3
 8003f68:	f7ff fd5c 	bl	8003a24 <lcd_val_next>
}
 8003f6c:	bf00      	nop
 8003f6e:	bd80      	pop	{r7, pc}
 8003f70:	0800f4b0 	.word	0x0800f4b0
 8003f74:	2000002a 	.word	0x2000002a

08003f78 <show_twist_on_h>:

static void show_twist_on_h(void){
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	af00      	add	r7, sp, #0
    lcd_line0("TWIST ON HH");
 8003f7c:	4804      	ldr	r0, [pc, #16]	@ (8003f90 <show_twist_on_h+0x18>)
 8003f7e:	f7ff fd39 	bl	80039f4 <lcd_line0>
    lcd_val_next(edit_twist_on_hh);
 8003f82:	4b04      	ldr	r3, [pc, #16]	@ (8003f94 <show_twist_on_h+0x1c>)
 8003f84:	781b      	ldrb	r3, [r3, #0]
 8003f86:	4618      	mov	r0, r3
 8003f88:	f7ff fd4c 	bl	8003a24 <lcd_val_next>
}
 8003f8c:	bf00      	nop
 8003f8e:	bd80      	pop	{r7, pc}
 8003f90:	0800f4c0 	.word	0x0800f4c0
 8003f94:	2000002c 	.word	0x2000002c

08003f98 <show_twist_on_m>:

static void show_twist_on_m(void){
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	af00      	add	r7, sp, #0
    lcd_line0("TWIST ON MM");
 8003f9c:	4804      	ldr	r0, [pc, #16]	@ (8003fb0 <show_twist_on_m+0x18>)
 8003f9e:	f7ff fd29 	bl	80039f4 <lcd_line0>
    lcd_val_next(edit_twist_on_mm);
 8003fa2:	4b04      	ldr	r3, [pc, #16]	@ (8003fb4 <show_twist_on_m+0x1c>)
 8003fa4:	781b      	ldrb	r3, [r3, #0]
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f7ff fd3c 	bl	8003a24 <lcd_val_next>
}
 8003fac:	bf00      	nop
 8003fae:	bd80      	pop	{r7, pc}
 8003fb0:	0800f4cc 	.word	0x0800f4cc
 8003fb4:	2000056e 	.word	0x2000056e

08003fb8 <show_twist_off_h>:

static void show_twist_off_h(void){
 8003fb8:	b580      	push	{r7, lr}
 8003fba:	af00      	add	r7, sp, #0
    lcd_line0("TWIST OFF HH");
 8003fbc:	4804      	ldr	r0, [pc, #16]	@ (8003fd0 <show_twist_off_h+0x18>)
 8003fbe:	f7ff fd19 	bl	80039f4 <lcd_line0>
    lcd_val_next(edit_twist_off_hh);
 8003fc2:	4b04      	ldr	r3, [pc, #16]	@ (8003fd4 <show_twist_off_h+0x1c>)
 8003fc4:	781b      	ldrb	r3, [r3, #0]
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	f7ff fd2c 	bl	8003a24 <lcd_val_next>
}
 8003fcc:	bf00      	nop
 8003fce:	bd80      	pop	{r7, pc}
 8003fd0:	0800f4d8 	.word	0x0800f4d8
 8003fd4:	2000002d 	.word	0x2000002d

08003fd8 <show_twist_off_m>:

static void show_twist_off_m(void){
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	af00      	add	r7, sp, #0
    lcd_line0("TWIST OFF MM");
 8003fdc:	4804      	ldr	r0, [pc, #16]	@ (8003ff0 <show_twist_off_m+0x18>)
 8003fde:	f7ff fd09 	bl	80039f4 <lcd_line0>
    lcd_val_next(edit_twist_off_mm);
 8003fe2:	4b04      	ldr	r3, [pc, #16]	@ (8003ff4 <show_twist_off_m+0x1c>)
 8003fe4:	781b      	ldrb	r3, [r3, #0]
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	f7ff fd1c 	bl	8003a24 <lcd_val_next>
}
 8003fec:	bf00      	nop
 8003fee:	bd80      	pop	{r7, pc}
 8003ff0:	0800f4e8 	.word	0x0800f4e8
 8003ff4:	2000056f 	.word	0x2000056f

08003ff8 <show_countdown>:

/* ---------------- COUNTDOWN DISPLAY ---------------- */

static void show_countdown(void){
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b090      	sub	sp, #64	@ 0x40
 8003ffc:	af02      	add	r7, sp, #8
    char l0[17], l1[17];

    if (countdownActive){
 8003ffe:	4b22      	ldr	r3, [pc, #136]	@ (8004088 <show_countdown+0x90>)
 8004000:	781b      	ldrb	r3, [r3, #0]
 8004002:	b2db      	uxtb	r3, r3
 8004004:	2b00      	cmp	r3, #0
 8004006:	d023      	beq.n	8004050 <show_countdown+0x58>
        uint32_t sec = countdownDuration;
 8004008:	4b20      	ldr	r3, [pc, #128]	@ (800408c <show_countdown+0x94>)
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	637b      	str	r3, [r7, #52]	@ 0x34
        uint32_t min = sec/60;
 800400e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004010:	4a1f      	ldr	r2, [pc, #124]	@ (8004090 <show_countdown+0x98>)
 8004012:	fba2 2303 	umull	r2, r3, r2, r3
 8004016:	095b      	lsrs	r3, r3, #5
 8004018:	633b      	str	r3, [r7, #48]	@ 0x30
        uint32_t s   = sec%60;
 800401a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800401c:	4b1c      	ldr	r3, [pc, #112]	@ (8004090 <show_countdown+0x98>)
 800401e:	fba3 1302 	umull	r1, r3, r3, r2
 8004022:	0959      	lsrs	r1, r3, #5
 8004024:	460b      	mov	r3, r1
 8004026:	011b      	lsls	r3, r3, #4
 8004028:	1a5b      	subs	r3, r3, r1
 800402a:	009b      	lsls	r3, r3, #2
 800402c:	1ad3      	subs	r3, r2, r3
 800402e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        snprintf(l0,sizeof(l0),"CD %02u:%02u RUN",min,s);
 8004030:	f107 0018 	add.w	r0, r7, #24
 8004034:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004036:	9300      	str	r3, [sp, #0]
 8004038:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800403a:	4a16      	ldr	r2, [pc, #88]	@ (8004094 <show_countdown+0x9c>)
 800403c:	2111      	movs	r1, #17
 800403e:	f008 fe4b 	bl	800ccd8 <sniprintf>
        snprintf(l1,sizeof(l1),"Press to STOP");
 8004042:	1d3b      	adds	r3, r7, #4
 8004044:	4a14      	ldr	r2, [pc, #80]	@ (8004098 <show_countdown+0xa0>)
 8004046:	2111      	movs	r1, #17
 8004048:	4618      	mov	r0, r3
 800404a:	f008 fe45 	bl	800ccd8 <sniprintf>
 800404e:	e00d      	b.n	800406c <show_countdown+0x74>
    }
    else{
        snprintf(l0,sizeof(l0),"CD Set:%3u min",edit_countdown_min);
 8004050:	4b12      	ldr	r3, [pc, #72]	@ (800409c <show_countdown+0xa4>)
 8004052:	881b      	ldrh	r3, [r3, #0]
 8004054:	f107 0018 	add.w	r0, r7, #24
 8004058:	4a11      	ldr	r2, [pc, #68]	@ (80040a0 <show_countdown+0xa8>)
 800405a:	2111      	movs	r1, #17
 800405c:	f008 fe3c 	bl	800ccd8 <sniprintf>
        snprintf(l1,sizeof(l1),"Press to START");
 8004060:	1d3b      	adds	r3, r7, #4
 8004062:	4a10      	ldr	r2, [pc, #64]	@ (80040a4 <show_countdown+0xac>)
 8004064:	2111      	movs	r1, #17
 8004066:	4618      	mov	r0, r3
 8004068:	f008 fe36 	bl	800ccd8 <sniprintf>
    }
    lcd_line0(l0);
 800406c:	f107 0318 	add.w	r3, r7, #24
 8004070:	4618      	mov	r0, r3
 8004072:	f7ff fcbf 	bl	80039f4 <lcd_line0>
    lcd_line1(l1);
 8004076:	1d3b      	adds	r3, r7, #4
 8004078:	4618      	mov	r0, r3
 800407a:	f7ff fcc7 	bl	8003a0c <lcd_line1>
}
 800407e:	bf00      	nop
 8004080:	3738      	adds	r7, #56	@ 0x38
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}
 8004086:	bf00      	nop
 8004088:	200004ef 	.word	0x200004ef
 800408c:	20000500 	.word	0x20000500
 8004090:	88888889 	.word	0x88888889
 8004094:	0800f4f8 	.word	0x0800f4f8
 8004098:	0800f50c 	.word	0x0800f50c
 800409c:	20000570 	.word	0x20000570
 80040a0:	0800f51c 	.word	0x0800f51c
 80040a4:	0800f52c 	.word	0x0800f52c

080040a8 <show_countdown_edit_min>:

static void show_countdown_edit_min(void){
 80040a8:	b580      	push	{r7, lr}
 80040aa:	af00      	add	r7, sp, #0
    lcd_line0("SET MINUTES");
 80040ac:	4804      	ldr	r0, [pc, #16]	@ (80040c0 <show_countdown_edit_min+0x18>)
 80040ae:	f7ff fca1 	bl	80039f4 <lcd_line0>
    lcd_val_next(edit_countdown_min);
 80040b2:	4b04      	ldr	r3, [pc, #16]	@ (80040c4 <show_countdown_edit_min+0x1c>)
 80040b4:	881b      	ldrh	r3, [r3, #0]
 80040b6:	4618      	mov	r0, r3
 80040b8:	f7ff fcb4 	bl	8003a24 <lcd_val_next>
}
 80040bc:	bf00      	nop
 80040be:	bd80      	pop	{r7, pc}
 80040c0:	0800f53c 	.word	0x0800f53c
 80040c4:	20000570 	.word	0x20000570

080040c8 <apply_timer_settings>:

/* ================================================================
   APPLY FUNCTIONS  TIMER / AUTO / TWIST / COUNTDOWN
   ================================================================ */

static void apply_timer_settings(void){
 80040c8:	b580      	push	{r7, lr}
 80040ca:	b082      	sub	sp, #8
 80040cc:	af00      	add	r7, sp, #0
    TimerSlot *t = &timerSlots[currentSlot];
 80040ce:	4b11      	ldr	r3, [pc, #68]	@ (8004114 <apply_timer_settings+0x4c>)
 80040d0:	781b      	ldrb	r3, [r3, #0]
 80040d2:	461a      	mov	r2, r3
 80040d4:	4613      	mov	r3, r2
 80040d6:	005b      	lsls	r3, r3, #1
 80040d8:	4413      	add	r3, r2
 80040da:	005b      	lsls	r3, r3, #1
 80040dc:	4a0e      	ldr	r2, [pc, #56]	@ (8004118 <apply_timer_settings+0x50>)
 80040de:	4413      	add	r3, r2
 80040e0:	607b      	str	r3, [r7, #4]
    t->enabled  = true;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2201      	movs	r2, #1
 80040e6:	701a      	strb	r2, [r3, #0]
    t->onHour   = edit_timer_on_h;
 80040e8:	4b0c      	ldr	r3, [pc, #48]	@ (800411c <apply_timer_settings+0x54>)
 80040ea:	781a      	ldrb	r2, [r3, #0]
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	705a      	strb	r2, [r3, #1]
    t->onMinute = edit_timer_on_m;
 80040f0:	4b0b      	ldr	r3, [pc, #44]	@ (8004120 <apply_timer_settings+0x58>)
 80040f2:	781a      	ldrb	r2, [r3, #0]
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	709a      	strb	r2, [r3, #2]
    t->offHour  = edit_timer_off_h;
 80040f8:	4b0a      	ldr	r3, [pc, #40]	@ (8004124 <apply_timer_settings+0x5c>)
 80040fa:	781a      	ldrb	r2, [r3, #0]
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	70da      	strb	r2, [r3, #3]
    t->offMinute= edit_timer_off_m;
 8004100:	4b09      	ldr	r3, [pc, #36]	@ (8004128 <apply_timer_settings+0x60>)
 8004102:	781a      	ldrb	r2, [r3, #0]
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	711a      	strb	r2, [r3, #4]

    extern void ModelHandle_TimerRecalculateNow(void);
    ModelHandle_TimerRecalculateNow();
 8004108:	f7ff f8be 	bl	8003288 <ModelHandle_TimerRecalculateNow>
}
 800410c:	bf00      	nop
 800410e:	3708      	adds	r7, #8
 8004110:	46bd      	mov	sp, r7
 8004112:	bd80      	pop	{r7, pc}
 8004114:	20000572 	.word	0x20000572
 8004118:	20000518 	.word	0x20000518
 800411c:	20000020 	.word	0x20000020
 8004120:	20000021 	.word	0x20000021
 8004124:	20000022 	.word	0x20000022
 8004128:	20000023 	.word	0x20000023

0800412c <apply_auto_settings>:

static void apply_auto_settings(void){
 800412c:	b580      	push	{r7, lr}
 800412e:	af00      	add	r7, sp, #0
    ModelHandle_SetAutoSettings(
 8004130:	4b06      	ldr	r3, [pc, #24]	@ (800414c <apply_auto_settings+0x20>)
 8004132:	881b      	ldrh	r3, [r3, #0]
 8004134:	4618      	mov	r0, r3
 8004136:	4b06      	ldr	r3, [pc, #24]	@ (8004150 <apply_auto_settings+0x24>)
 8004138:	881b      	ldrh	r3, [r3, #0]
 800413a:	4619      	mov	r1, r3
 800413c:	4b05      	ldr	r3, [pc, #20]	@ (8004154 <apply_auto_settings+0x28>)
 800413e:	881b      	ldrh	r3, [r3, #0]
 8004140:	461a      	mov	r2, r3
 8004142:	f7ff f981 	bl	8003448 <ModelHandle_SetAutoSettings>
        edit_auto_gap_s,
        edit_auto_maxrun_min,
        edit_auto_retry
    );
}
 8004146:	bf00      	nop
 8004148:	bd80      	pop	{r7, pc}
 800414a:	bf00      	nop
 800414c:	20000024 	.word	0x20000024
 8004150:	20000026 	.word	0x20000026
 8004154:	2000056c 	.word	0x2000056c

08004158 <apply_twist_settings>:

static void apply_twist_settings(void){
 8004158:	b480      	push	{r7}
 800415a:	af00      	add	r7, sp, #0
    twistSettings.onDurationSeconds  = edit_twist_on_s;
 800415c:	4b0d      	ldr	r3, [pc, #52]	@ (8004194 <apply_twist_settings+0x3c>)
 800415e:	881a      	ldrh	r2, [r3, #0]
 8004160:	4b0d      	ldr	r3, [pc, #52]	@ (8004198 <apply_twist_settings+0x40>)
 8004162:	801a      	strh	r2, [r3, #0]
    twistSettings.offDurationSeconds = edit_twist_off_s;
 8004164:	4b0d      	ldr	r3, [pc, #52]	@ (800419c <apply_twist_settings+0x44>)
 8004166:	881a      	ldrh	r2, [r3, #0]
 8004168:	4b0b      	ldr	r3, [pc, #44]	@ (8004198 <apply_twist_settings+0x40>)
 800416a:	805a      	strh	r2, [r3, #2]

    twistSettings.onHour   = edit_twist_on_hh;
 800416c:	4b0c      	ldr	r3, [pc, #48]	@ (80041a0 <apply_twist_settings+0x48>)
 800416e:	781a      	ldrb	r2, [r3, #0]
 8004170:	4b09      	ldr	r3, [pc, #36]	@ (8004198 <apply_twist_settings+0x40>)
 8004172:	711a      	strb	r2, [r3, #4]
    twistSettings.onMinute = edit_twist_on_mm;
 8004174:	4b0b      	ldr	r3, [pc, #44]	@ (80041a4 <apply_twist_settings+0x4c>)
 8004176:	781a      	ldrb	r2, [r3, #0]
 8004178:	4b07      	ldr	r3, [pc, #28]	@ (8004198 <apply_twist_settings+0x40>)
 800417a:	715a      	strb	r2, [r3, #5]
    twistSettings.offHour  = edit_twist_off_hh;
 800417c:	4b0a      	ldr	r3, [pc, #40]	@ (80041a8 <apply_twist_settings+0x50>)
 800417e:	781a      	ldrb	r2, [r3, #0]
 8004180:	4b05      	ldr	r3, [pc, #20]	@ (8004198 <apply_twist_settings+0x40>)
 8004182:	719a      	strb	r2, [r3, #6]
    twistSettings.offMinute= edit_twist_off_mm;
 8004184:	4b09      	ldr	r3, [pc, #36]	@ (80041ac <apply_twist_settings+0x54>)
 8004186:	781a      	ldrb	r2, [r3, #0]
 8004188:	4b03      	ldr	r3, [pc, #12]	@ (8004198 <apply_twist_settings+0x40>)
 800418a:	71da      	strb	r2, [r3, #7]
}
 800418c:	bf00      	nop
 800418e:	46bd      	mov	sp, r7
 8004190:	bc80      	pop	{r7}
 8004192:	4770      	bx	lr
 8004194:	20000028 	.word	0x20000028
 8004198:	20000508 	.word	0x20000508
 800419c:	2000002a 	.word	0x2000002a
 80041a0:	2000002c 	.word	0x2000002c
 80041a4:	2000056e 	.word	0x2000056e
 80041a8:	2000002d 	.word	0x2000002d
 80041ac:	2000056f 	.word	0x2000056f

080041b0 <apply_countdown_settings>:

static void apply_countdown_settings(void){
 80041b0:	b480      	push	{r7}
 80041b2:	af00      	add	r7, sp, #0
    countdownDuration = (uint32_t)edit_countdown_min * 60u;
 80041b4:	4b06      	ldr	r3, [pc, #24]	@ (80041d0 <apply_countdown_settings+0x20>)
 80041b6:	881b      	ldrh	r3, [r3, #0]
 80041b8:	461a      	mov	r2, r3
 80041ba:	4613      	mov	r3, r2
 80041bc:	011b      	lsls	r3, r3, #4
 80041be:	1a9b      	subs	r3, r3, r2
 80041c0:	009b      	lsls	r3, r3, #2
 80041c2:	461a      	mov	r2, r3
 80041c4:	4b03      	ldr	r3, [pc, #12]	@ (80041d4 <apply_countdown_settings+0x24>)
 80041c6:	601a      	str	r2, [r3, #0]
}
 80041c8:	bf00      	nop
 80041ca:	46bd      	mov	sp, r7
 80041cc:	bc80      	pop	{r7}
 80041ce:	4770      	bx	lr
 80041d0:	20000570 	.word	0x20000570
 80041d4:	20000500 	.word	0x20000500

080041d8 <increase_edit_value>:

/* ================================================================
   EDIT FIELD INCREASE / DECREASE
   ================================================================ */

static void increase_edit_value(void){
 80041d8:	b480      	push	{r7}
 80041da:	af00      	add	r7, sp, #0
    switch(ui)
 80041dc:	4b88      	ldr	r3, [pc, #544]	@ (8004400 <increase_edit_value+0x228>)
 80041de:	781b      	ldrb	r3, [r3, #0]
 80041e0:	3b07      	subs	r3, #7
 80041e2:	2b12      	cmp	r3, #18
 80041e4:	f200 8100 	bhi.w	80043e8 <increase_edit_value+0x210>
 80041e8:	a201      	add	r2, pc, #4	@ (adr r2, 80041f0 <increase_edit_value+0x18>)
 80041ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041ee:	bf00      	nop
 80041f0:	0800423d 	.word	0x0800423d
 80041f4:	08004261 	.word	0x08004261
 80041f8:	08004287 	.word	0x08004287
 80041fc:	080042ab 	.word	0x080042ab
 8004200:	080043e9 	.word	0x080043e9
 8004204:	080043e9 	.word	0x080043e9
 8004208:	080042d1 	.word	0x080042d1
 800420c:	080042df 	.word	0x080042df
 8004210:	080042ed 	.word	0x080042ed
 8004214:	080043e9 	.word	0x080043e9
 8004218:	080043cb 	.word	0x080043cb
 800421c:	080043e9 	.word	0x080043e9
 8004220:	080043e9 	.word	0x080043e9
 8004224:	080042fb 	.word	0x080042fb
 8004228:	08004319 	.word	0x08004319
 800422c:	08004337 	.word	0x08004337
 8004230:	0800435b 	.word	0x0800435b
 8004234:	08004381 	.word	0x08004381
 8004238:	080043a5 	.word	0x080043a5
    {
        case UI_TIMER_EDIT_SLOT_ON_H:
            edit_timer_on_h = (edit_timer_on_h + 1) % 24; break;
 800423c:	4b71      	ldr	r3, [pc, #452]	@ (8004404 <increase_edit_value+0x22c>)
 800423e:	781b      	ldrb	r3, [r3, #0]
 8004240:	1c5a      	adds	r2, r3, #1
 8004242:	4b71      	ldr	r3, [pc, #452]	@ (8004408 <increase_edit_value+0x230>)
 8004244:	fb83 1302 	smull	r1, r3, r3, r2
 8004248:	1099      	asrs	r1, r3, #2
 800424a:	17d3      	asrs	r3, r2, #31
 800424c:	1ac9      	subs	r1, r1, r3
 800424e:	460b      	mov	r3, r1
 8004250:	005b      	lsls	r3, r3, #1
 8004252:	440b      	add	r3, r1
 8004254:	00db      	lsls	r3, r3, #3
 8004256:	1ad1      	subs	r1, r2, r3
 8004258:	b2ca      	uxtb	r2, r1
 800425a:	4b6a      	ldr	r3, [pc, #424]	@ (8004404 <increase_edit_value+0x22c>)
 800425c:	701a      	strb	r2, [r3, #0]
 800425e:	e0ca      	b.n	80043f6 <increase_edit_value+0x21e>

        case UI_TIMER_EDIT_SLOT_ON_M:
            edit_timer_on_m = (edit_timer_on_m + 1) % 60; break;
 8004260:	4b6a      	ldr	r3, [pc, #424]	@ (800440c <increase_edit_value+0x234>)
 8004262:	781b      	ldrb	r3, [r3, #0]
 8004264:	1c5a      	adds	r2, r3, #1
 8004266:	4b6a      	ldr	r3, [pc, #424]	@ (8004410 <increase_edit_value+0x238>)
 8004268:	fb83 1302 	smull	r1, r3, r3, r2
 800426c:	4413      	add	r3, r2
 800426e:	1159      	asrs	r1, r3, #5
 8004270:	17d3      	asrs	r3, r2, #31
 8004272:	1ac9      	subs	r1, r1, r3
 8004274:	460b      	mov	r3, r1
 8004276:	011b      	lsls	r3, r3, #4
 8004278:	1a5b      	subs	r3, r3, r1
 800427a:	009b      	lsls	r3, r3, #2
 800427c:	1ad1      	subs	r1, r2, r3
 800427e:	b2ca      	uxtb	r2, r1
 8004280:	4b62      	ldr	r3, [pc, #392]	@ (800440c <increase_edit_value+0x234>)
 8004282:	701a      	strb	r2, [r3, #0]
 8004284:	e0b7      	b.n	80043f6 <increase_edit_value+0x21e>

        case UI_TIMER_EDIT_SLOT_OFF_H:
            edit_timer_off_h = (edit_timer_off_h + 1) % 24; break;
 8004286:	4b63      	ldr	r3, [pc, #396]	@ (8004414 <increase_edit_value+0x23c>)
 8004288:	781b      	ldrb	r3, [r3, #0]
 800428a:	1c5a      	adds	r2, r3, #1
 800428c:	4b5e      	ldr	r3, [pc, #376]	@ (8004408 <increase_edit_value+0x230>)
 800428e:	fb83 1302 	smull	r1, r3, r3, r2
 8004292:	1099      	asrs	r1, r3, #2
 8004294:	17d3      	asrs	r3, r2, #31
 8004296:	1ac9      	subs	r1, r1, r3
 8004298:	460b      	mov	r3, r1
 800429a:	005b      	lsls	r3, r3, #1
 800429c:	440b      	add	r3, r1
 800429e:	00db      	lsls	r3, r3, #3
 80042a0:	1ad1      	subs	r1, r2, r3
 80042a2:	b2ca      	uxtb	r2, r1
 80042a4:	4b5b      	ldr	r3, [pc, #364]	@ (8004414 <increase_edit_value+0x23c>)
 80042a6:	701a      	strb	r2, [r3, #0]
 80042a8:	e0a5      	b.n	80043f6 <increase_edit_value+0x21e>

        case UI_TIMER_EDIT_SLOT_OFF_M:
            edit_timer_off_m = (edit_timer_off_m + 1) % 60; break;
 80042aa:	4b5b      	ldr	r3, [pc, #364]	@ (8004418 <increase_edit_value+0x240>)
 80042ac:	781b      	ldrb	r3, [r3, #0]
 80042ae:	1c5a      	adds	r2, r3, #1
 80042b0:	4b57      	ldr	r3, [pc, #348]	@ (8004410 <increase_edit_value+0x238>)
 80042b2:	fb83 1302 	smull	r1, r3, r3, r2
 80042b6:	4413      	add	r3, r2
 80042b8:	1159      	asrs	r1, r3, #5
 80042ba:	17d3      	asrs	r3, r2, #31
 80042bc:	1ac9      	subs	r1, r1, r3
 80042be:	460b      	mov	r3, r1
 80042c0:	011b      	lsls	r3, r3, #4
 80042c2:	1a5b      	subs	r3, r3, r1
 80042c4:	009b      	lsls	r3, r3, #2
 80042c6:	1ad1      	subs	r1, r2, r3
 80042c8:	b2ca      	uxtb	r2, r1
 80042ca:	4b53      	ldr	r3, [pc, #332]	@ (8004418 <increase_edit_value+0x240>)
 80042cc:	701a      	strb	r2, [r3, #0]
 80042ce:	e092      	b.n	80043f6 <increase_edit_value+0x21e>

        case UI_AUTO_EDIT_GAP:
            edit_auto_gap_s++; break;
 80042d0:	4b52      	ldr	r3, [pc, #328]	@ (800441c <increase_edit_value+0x244>)
 80042d2:	881b      	ldrh	r3, [r3, #0]
 80042d4:	3301      	adds	r3, #1
 80042d6:	b29a      	uxth	r2, r3
 80042d8:	4b50      	ldr	r3, [pc, #320]	@ (800441c <increase_edit_value+0x244>)
 80042da:	801a      	strh	r2, [r3, #0]
 80042dc:	e08b      	b.n	80043f6 <increase_edit_value+0x21e>

        case UI_AUTO_EDIT_MAXRUN:
            edit_auto_maxrun_min++; break;
 80042de:	4b50      	ldr	r3, [pc, #320]	@ (8004420 <increase_edit_value+0x248>)
 80042e0:	881b      	ldrh	r3, [r3, #0]
 80042e2:	3301      	adds	r3, #1
 80042e4:	b29a      	uxth	r2, r3
 80042e6:	4b4e      	ldr	r3, [pc, #312]	@ (8004420 <increase_edit_value+0x248>)
 80042e8:	801a      	strh	r2, [r3, #0]
 80042ea:	e084      	b.n	80043f6 <increase_edit_value+0x21e>

        case UI_AUTO_EDIT_RETRY:
            edit_auto_retry++; break;
 80042ec:	4b4d      	ldr	r3, [pc, #308]	@ (8004424 <increase_edit_value+0x24c>)
 80042ee:	881b      	ldrh	r3, [r3, #0]
 80042f0:	3301      	adds	r3, #1
 80042f2:	b29a      	uxth	r2, r3
 80042f4:	4b4b      	ldr	r3, [pc, #300]	@ (8004424 <increase_edit_value+0x24c>)
 80042f6:	801a      	strh	r2, [r3, #0]
 80042f8:	e07d      	b.n	80043f6 <increase_edit_value+0x21e>

        case UI_TWIST_EDIT_ON:
            if (++edit_twist_on_s > 999) edit_twist_on_s = 0; break;
 80042fa:	4b4b      	ldr	r3, [pc, #300]	@ (8004428 <increase_edit_value+0x250>)
 80042fc:	881b      	ldrh	r3, [r3, #0]
 80042fe:	3301      	adds	r3, #1
 8004300:	b29a      	uxth	r2, r3
 8004302:	4b49      	ldr	r3, [pc, #292]	@ (8004428 <increase_edit_value+0x250>)
 8004304:	801a      	strh	r2, [r3, #0]
 8004306:	4b48      	ldr	r3, [pc, #288]	@ (8004428 <increase_edit_value+0x250>)
 8004308:	881b      	ldrh	r3, [r3, #0]
 800430a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800430e:	d36d      	bcc.n	80043ec <increase_edit_value+0x214>
 8004310:	4b45      	ldr	r3, [pc, #276]	@ (8004428 <increase_edit_value+0x250>)
 8004312:	2200      	movs	r2, #0
 8004314:	801a      	strh	r2, [r3, #0]
 8004316:	e069      	b.n	80043ec <increase_edit_value+0x214>

        case UI_TWIST_EDIT_OFF:
            if (++edit_twist_off_s > 999) edit_twist_off_s = 0; break;
 8004318:	4b44      	ldr	r3, [pc, #272]	@ (800442c <increase_edit_value+0x254>)
 800431a:	881b      	ldrh	r3, [r3, #0]
 800431c:	3301      	adds	r3, #1
 800431e:	b29a      	uxth	r2, r3
 8004320:	4b42      	ldr	r3, [pc, #264]	@ (800442c <increase_edit_value+0x254>)
 8004322:	801a      	strh	r2, [r3, #0]
 8004324:	4b41      	ldr	r3, [pc, #260]	@ (800442c <increase_edit_value+0x254>)
 8004326:	881b      	ldrh	r3, [r3, #0]
 8004328:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800432c:	d360      	bcc.n	80043f0 <increase_edit_value+0x218>
 800432e:	4b3f      	ldr	r3, [pc, #252]	@ (800442c <increase_edit_value+0x254>)
 8004330:	2200      	movs	r2, #0
 8004332:	801a      	strh	r2, [r3, #0]
 8004334:	e05c      	b.n	80043f0 <increase_edit_value+0x218>

        case UI_TWIST_EDIT_ON_H:
            edit_twist_on_hh = (edit_twist_on_hh + 1) % 24; break;
 8004336:	4b3e      	ldr	r3, [pc, #248]	@ (8004430 <increase_edit_value+0x258>)
 8004338:	781b      	ldrb	r3, [r3, #0]
 800433a:	1c5a      	adds	r2, r3, #1
 800433c:	4b32      	ldr	r3, [pc, #200]	@ (8004408 <increase_edit_value+0x230>)
 800433e:	fb83 1302 	smull	r1, r3, r3, r2
 8004342:	1099      	asrs	r1, r3, #2
 8004344:	17d3      	asrs	r3, r2, #31
 8004346:	1ac9      	subs	r1, r1, r3
 8004348:	460b      	mov	r3, r1
 800434a:	005b      	lsls	r3, r3, #1
 800434c:	440b      	add	r3, r1
 800434e:	00db      	lsls	r3, r3, #3
 8004350:	1ad1      	subs	r1, r2, r3
 8004352:	b2ca      	uxtb	r2, r1
 8004354:	4b36      	ldr	r3, [pc, #216]	@ (8004430 <increase_edit_value+0x258>)
 8004356:	701a      	strb	r2, [r3, #0]
 8004358:	e04d      	b.n	80043f6 <increase_edit_value+0x21e>

        case UI_TWIST_EDIT_ON_M:
            edit_twist_on_mm = (edit_twist_on_mm + 1) % 60; break;
 800435a:	4b36      	ldr	r3, [pc, #216]	@ (8004434 <increase_edit_value+0x25c>)
 800435c:	781b      	ldrb	r3, [r3, #0]
 800435e:	1c5a      	adds	r2, r3, #1
 8004360:	4b2b      	ldr	r3, [pc, #172]	@ (8004410 <increase_edit_value+0x238>)
 8004362:	fb83 1302 	smull	r1, r3, r3, r2
 8004366:	4413      	add	r3, r2
 8004368:	1159      	asrs	r1, r3, #5
 800436a:	17d3      	asrs	r3, r2, #31
 800436c:	1ac9      	subs	r1, r1, r3
 800436e:	460b      	mov	r3, r1
 8004370:	011b      	lsls	r3, r3, #4
 8004372:	1a5b      	subs	r3, r3, r1
 8004374:	009b      	lsls	r3, r3, #2
 8004376:	1ad1      	subs	r1, r2, r3
 8004378:	b2ca      	uxtb	r2, r1
 800437a:	4b2e      	ldr	r3, [pc, #184]	@ (8004434 <increase_edit_value+0x25c>)
 800437c:	701a      	strb	r2, [r3, #0]
 800437e:	e03a      	b.n	80043f6 <increase_edit_value+0x21e>

        case UI_TWIST_EDIT_OFF_H:
            edit_twist_off_hh = (edit_twist_off_hh + 1) % 24; break;
 8004380:	4b2d      	ldr	r3, [pc, #180]	@ (8004438 <increase_edit_value+0x260>)
 8004382:	781b      	ldrb	r3, [r3, #0]
 8004384:	1c5a      	adds	r2, r3, #1
 8004386:	4b20      	ldr	r3, [pc, #128]	@ (8004408 <increase_edit_value+0x230>)
 8004388:	fb83 1302 	smull	r1, r3, r3, r2
 800438c:	1099      	asrs	r1, r3, #2
 800438e:	17d3      	asrs	r3, r2, #31
 8004390:	1ac9      	subs	r1, r1, r3
 8004392:	460b      	mov	r3, r1
 8004394:	005b      	lsls	r3, r3, #1
 8004396:	440b      	add	r3, r1
 8004398:	00db      	lsls	r3, r3, #3
 800439a:	1ad1      	subs	r1, r2, r3
 800439c:	b2ca      	uxtb	r2, r1
 800439e:	4b26      	ldr	r3, [pc, #152]	@ (8004438 <increase_edit_value+0x260>)
 80043a0:	701a      	strb	r2, [r3, #0]
 80043a2:	e028      	b.n	80043f6 <increase_edit_value+0x21e>

        case UI_TWIST_EDIT_OFF_M:
            edit_twist_off_mm = (edit_twist_off_mm + 1) % 60; break;
 80043a4:	4b25      	ldr	r3, [pc, #148]	@ (800443c <increase_edit_value+0x264>)
 80043a6:	781b      	ldrb	r3, [r3, #0]
 80043a8:	1c5a      	adds	r2, r3, #1
 80043aa:	4b19      	ldr	r3, [pc, #100]	@ (8004410 <increase_edit_value+0x238>)
 80043ac:	fb83 1302 	smull	r1, r3, r3, r2
 80043b0:	4413      	add	r3, r2
 80043b2:	1159      	asrs	r1, r3, #5
 80043b4:	17d3      	asrs	r3, r2, #31
 80043b6:	1ac9      	subs	r1, r1, r3
 80043b8:	460b      	mov	r3, r1
 80043ba:	011b      	lsls	r3, r3, #4
 80043bc:	1a5b      	subs	r3, r3, r1
 80043be:	009b      	lsls	r3, r3, #2
 80043c0:	1ad1      	subs	r1, r2, r3
 80043c2:	b2ca      	uxtb	r2, r1
 80043c4:	4b1d      	ldr	r3, [pc, #116]	@ (800443c <increase_edit_value+0x264>)
 80043c6:	701a      	strb	r2, [r3, #0]
 80043c8:	e015      	b.n	80043f6 <increase_edit_value+0x21e>

        case UI_COUNTDOWN_EDIT_MIN:
            if (++edit_countdown_min > 999)
 80043ca:	4b1d      	ldr	r3, [pc, #116]	@ (8004440 <increase_edit_value+0x268>)
 80043cc:	881b      	ldrh	r3, [r3, #0]
 80043ce:	3301      	adds	r3, #1
 80043d0:	b29a      	uxth	r2, r3
 80043d2:	4b1b      	ldr	r3, [pc, #108]	@ (8004440 <increase_edit_value+0x268>)
 80043d4:	801a      	strh	r2, [r3, #0]
 80043d6:	4b1a      	ldr	r3, [pc, #104]	@ (8004440 <increase_edit_value+0x268>)
 80043d8:	881b      	ldrh	r3, [r3, #0]
 80043da:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80043de:	d309      	bcc.n	80043f4 <increase_edit_value+0x21c>
                edit_countdown_min = 1;
 80043e0:	4b17      	ldr	r3, [pc, #92]	@ (8004440 <increase_edit_value+0x268>)
 80043e2:	2201      	movs	r2, #1
 80043e4:	801a      	strh	r2, [r3, #0]
            break;
 80043e6:	e005      	b.n	80043f4 <increase_edit_value+0x21c>

        default: break;
 80043e8:	bf00      	nop
 80043ea:	e004      	b.n	80043f6 <increase_edit_value+0x21e>
            if (++edit_twist_on_s > 999) edit_twist_on_s = 0; break;
 80043ec:	bf00      	nop
 80043ee:	e002      	b.n	80043f6 <increase_edit_value+0x21e>
            if (++edit_twist_off_s > 999) edit_twist_off_s = 0; break;
 80043f0:	bf00      	nop
 80043f2:	e000      	b.n	80043f6 <increase_edit_value+0x21e>
            break;
 80043f4:	bf00      	nop
    }
}
 80043f6:	bf00      	nop
 80043f8:	46bd      	mov	sp, r7
 80043fa:	bc80      	pop	{r7}
 80043fc:	4770      	bx	lr
 80043fe:	bf00      	nop
 8004400:	20000546 	.word	0x20000546
 8004404:	20000020 	.word	0x20000020
 8004408:	2aaaaaab 	.word	0x2aaaaaab
 800440c:	20000021 	.word	0x20000021
 8004410:	88888889 	.word	0x88888889
 8004414:	20000022 	.word	0x20000022
 8004418:	20000023 	.word	0x20000023
 800441c:	20000024 	.word	0x20000024
 8004420:	20000026 	.word	0x20000026
 8004424:	2000056c 	.word	0x2000056c
 8004428:	20000028 	.word	0x20000028
 800442c:	2000002a 	.word	0x2000002a
 8004430:	2000002c 	.word	0x2000002c
 8004434:	2000056e 	.word	0x2000056e
 8004438:	2000002d 	.word	0x2000002d
 800443c:	2000056f 	.word	0x2000056f
 8004440:	20000570 	.word	0x20000570

08004444 <decrease_edit_value>:

static void decrease_edit_value(void){
 8004444:	b480      	push	{r7}
 8004446:	af00      	add	r7, sp, #0
    switch(ui)
 8004448:	4b76      	ldr	r3, [pc, #472]	@ (8004624 <decrease_edit_value+0x1e0>)
 800444a:	781b      	ldrb	r3, [r3, #0]
 800444c:	3b07      	subs	r3, #7
 800444e:	2b12      	cmp	r3, #18
 8004450:	f200 80dd 	bhi.w	800460e <decrease_edit_value+0x1ca>
 8004454:	a201      	add	r2, pc, #4	@ (adr r2, 800445c <decrease_edit_value+0x18>)
 8004456:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800445a:	bf00      	nop
 800445c:	080044a9 	.word	0x080044a9
 8004460:	080044c3 	.word	0x080044c3
 8004464:	080044dd 	.word	0x080044dd
 8004468:	080044f7 	.word	0x080044f7
 800446c:	0800460f 	.word	0x0800460f
 8004470:	0800460f 	.word	0x0800460f
 8004474:	08004511 	.word	0x08004511
 8004478:	08004527 	.word	0x08004527
 800447c:	0800453d 	.word	0x0800453d
 8004480:	0800460f 	.word	0x0800460f
 8004484:	080045f3 	.word	0x080045f3
 8004488:	0800460f 	.word	0x0800460f
 800448c:	0800460f 	.word	0x0800460f
 8004490:	08004553 	.word	0x08004553
 8004494:	0800456f 	.word	0x0800456f
 8004498:	0800458b 	.word	0x0800458b
 800449c:	080045a5 	.word	0x080045a5
 80044a0:	080045bf 	.word	0x080045bf
 80044a4:	080045d9 	.word	0x080045d9
    {
        case UI_TIMER_EDIT_SLOT_ON_H:
            edit_timer_on_h = (edit_timer_on_h==0)?23:edit_timer_on_h-1; break;
 80044a8:	4b5f      	ldr	r3, [pc, #380]	@ (8004628 <decrease_edit_value+0x1e4>)
 80044aa:	781b      	ldrb	r3, [r3, #0]
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d004      	beq.n	80044ba <decrease_edit_value+0x76>
 80044b0:	4b5d      	ldr	r3, [pc, #372]	@ (8004628 <decrease_edit_value+0x1e4>)
 80044b2:	781b      	ldrb	r3, [r3, #0]
 80044b4:	3b01      	subs	r3, #1
 80044b6:	b2db      	uxtb	r3, r3
 80044b8:	e000      	b.n	80044bc <decrease_edit_value+0x78>
 80044ba:	2317      	movs	r3, #23
 80044bc:	4a5a      	ldr	r2, [pc, #360]	@ (8004628 <decrease_edit_value+0x1e4>)
 80044be:	7013      	strb	r3, [r2, #0]
 80044c0:	e0ac      	b.n	800461c <decrease_edit_value+0x1d8>

        case UI_TIMER_EDIT_SLOT_ON_M:
            edit_timer_on_m = (edit_timer_on_m==0)?59:edit_timer_on_m-1; break;
 80044c2:	4b5a      	ldr	r3, [pc, #360]	@ (800462c <decrease_edit_value+0x1e8>)
 80044c4:	781b      	ldrb	r3, [r3, #0]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d004      	beq.n	80044d4 <decrease_edit_value+0x90>
 80044ca:	4b58      	ldr	r3, [pc, #352]	@ (800462c <decrease_edit_value+0x1e8>)
 80044cc:	781b      	ldrb	r3, [r3, #0]
 80044ce:	3b01      	subs	r3, #1
 80044d0:	b2db      	uxtb	r3, r3
 80044d2:	e000      	b.n	80044d6 <decrease_edit_value+0x92>
 80044d4:	233b      	movs	r3, #59	@ 0x3b
 80044d6:	4a55      	ldr	r2, [pc, #340]	@ (800462c <decrease_edit_value+0x1e8>)
 80044d8:	7013      	strb	r3, [r2, #0]
 80044da:	e09f      	b.n	800461c <decrease_edit_value+0x1d8>

        case UI_TIMER_EDIT_SLOT_OFF_H:
            edit_timer_off_h = (edit_timer_off_h==0)?23:edit_timer_off_h-1; break;
 80044dc:	4b54      	ldr	r3, [pc, #336]	@ (8004630 <decrease_edit_value+0x1ec>)
 80044de:	781b      	ldrb	r3, [r3, #0]
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d004      	beq.n	80044ee <decrease_edit_value+0xaa>
 80044e4:	4b52      	ldr	r3, [pc, #328]	@ (8004630 <decrease_edit_value+0x1ec>)
 80044e6:	781b      	ldrb	r3, [r3, #0]
 80044e8:	3b01      	subs	r3, #1
 80044ea:	b2db      	uxtb	r3, r3
 80044ec:	e000      	b.n	80044f0 <decrease_edit_value+0xac>
 80044ee:	2317      	movs	r3, #23
 80044f0:	4a4f      	ldr	r2, [pc, #316]	@ (8004630 <decrease_edit_value+0x1ec>)
 80044f2:	7013      	strb	r3, [r2, #0]
 80044f4:	e092      	b.n	800461c <decrease_edit_value+0x1d8>

        case UI_TIMER_EDIT_SLOT_OFF_M:
            edit_timer_off_m = (edit_timer_off_m==0)?59:edit_timer_off_m-1; break;
 80044f6:	4b4f      	ldr	r3, [pc, #316]	@ (8004634 <decrease_edit_value+0x1f0>)
 80044f8:	781b      	ldrb	r3, [r3, #0]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d004      	beq.n	8004508 <decrease_edit_value+0xc4>
 80044fe:	4b4d      	ldr	r3, [pc, #308]	@ (8004634 <decrease_edit_value+0x1f0>)
 8004500:	781b      	ldrb	r3, [r3, #0]
 8004502:	3b01      	subs	r3, #1
 8004504:	b2db      	uxtb	r3, r3
 8004506:	e000      	b.n	800450a <decrease_edit_value+0xc6>
 8004508:	233b      	movs	r3, #59	@ 0x3b
 800450a:	4a4a      	ldr	r2, [pc, #296]	@ (8004634 <decrease_edit_value+0x1f0>)
 800450c:	7013      	strb	r3, [r2, #0]
 800450e:	e085      	b.n	800461c <decrease_edit_value+0x1d8>

        case UI_AUTO_EDIT_GAP:
            if (edit_auto_gap_s>0) edit_auto_gap_s--; break;
 8004510:	4b49      	ldr	r3, [pc, #292]	@ (8004638 <decrease_edit_value+0x1f4>)
 8004512:	881b      	ldrh	r3, [r3, #0]
 8004514:	2b00      	cmp	r3, #0
 8004516:	d07c      	beq.n	8004612 <decrease_edit_value+0x1ce>
 8004518:	4b47      	ldr	r3, [pc, #284]	@ (8004638 <decrease_edit_value+0x1f4>)
 800451a:	881b      	ldrh	r3, [r3, #0]
 800451c:	3b01      	subs	r3, #1
 800451e:	b29a      	uxth	r2, r3
 8004520:	4b45      	ldr	r3, [pc, #276]	@ (8004638 <decrease_edit_value+0x1f4>)
 8004522:	801a      	strh	r2, [r3, #0]
 8004524:	e075      	b.n	8004612 <decrease_edit_value+0x1ce>

        case UI_AUTO_EDIT_MAXRUN:
            if (edit_auto_maxrun_min>0) edit_auto_maxrun_min--; break;
 8004526:	4b45      	ldr	r3, [pc, #276]	@ (800463c <decrease_edit_value+0x1f8>)
 8004528:	881b      	ldrh	r3, [r3, #0]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d073      	beq.n	8004616 <decrease_edit_value+0x1d2>
 800452e:	4b43      	ldr	r3, [pc, #268]	@ (800463c <decrease_edit_value+0x1f8>)
 8004530:	881b      	ldrh	r3, [r3, #0]
 8004532:	3b01      	subs	r3, #1
 8004534:	b29a      	uxth	r2, r3
 8004536:	4b41      	ldr	r3, [pc, #260]	@ (800463c <decrease_edit_value+0x1f8>)
 8004538:	801a      	strh	r2, [r3, #0]
 800453a:	e06c      	b.n	8004616 <decrease_edit_value+0x1d2>

        case UI_AUTO_EDIT_RETRY:
            if (edit_auto_retry>0) edit_auto_retry--; break;
 800453c:	4b40      	ldr	r3, [pc, #256]	@ (8004640 <decrease_edit_value+0x1fc>)
 800453e:	881b      	ldrh	r3, [r3, #0]
 8004540:	2b00      	cmp	r3, #0
 8004542:	d06a      	beq.n	800461a <decrease_edit_value+0x1d6>
 8004544:	4b3e      	ldr	r3, [pc, #248]	@ (8004640 <decrease_edit_value+0x1fc>)
 8004546:	881b      	ldrh	r3, [r3, #0]
 8004548:	3b01      	subs	r3, #1
 800454a:	b29a      	uxth	r2, r3
 800454c:	4b3c      	ldr	r3, [pc, #240]	@ (8004640 <decrease_edit_value+0x1fc>)
 800454e:	801a      	strh	r2, [r3, #0]
 8004550:	e063      	b.n	800461a <decrease_edit_value+0x1d6>

        case UI_TWIST_EDIT_ON:
            edit_twist_on_s = (edit_twist_on_s==0)?999:edit_twist_on_s-1; break;
 8004552:	4b3c      	ldr	r3, [pc, #240]	@ (8004644 <decrease_edit_value+0x200>)
 8004554:	881b      	ldrh	r3, [r3, #0]
 8004556:	2b00      	cmp	r3, #0
 8004558:	d004      	beq.n	8004564 <decrease_edit_value+0x120>
 800455a:	4b3a      	ldr	r3, [pc, #232]	@ (8004644 <decrease_edit_value+0x200>)
 800455c:	881b      	ldrh	r3, [r3, #0]
 800455e:	3b01      	subs	r3, #1
 8004560:	b29b      	uxth	r3, r3
 8004562:	e001      	b.n	8004568 <decrease_edit_value+0x124>
 8004564:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8004568:	4a36      	ldr	r2, [pc, #216]	@ (8004644 <decrease_edit_value+0x200>)
 800456a:	8013      	strh	r3, [r2, #0]
 800456c:	e056      	b.n	800461c <decrease_edit_value+0x1d8>

        case UI_TWIST_EDIT_OFF:
            edit_twist_off_s = (edit_twist_off_s==0)?999:edit_twist_off_s-1; break;
 800456e:	4b36      	ldr	r3, [pc, #216]	@ (8004648 <decrease_edit_value+0x204>)
 8004570:	881b      	ldrh	r3, [r3, #0]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d004      	beq.n	8004580 <decrease_edit_value+0x13c>
 8004576:	4b34      	ldr	r3, [pc, #208]	@ (8004648 <decrease_edit_value+0x204>)
 8004578:	881b      	ldrh	r3, [r3, #0]
 800457a:	3b01      	subs	r3, #1
 800457c:	b29b      	uxth	r3, r3
 800457e:	e001      	b.n	8004584 <decrease_edit_value+0x140>
 8004580:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8004584:	4a30      	ldr	r2, [pc, #192]	@ (8004648 <decrease_edit_value+0x204>)
 8004586:	8013      	strh	r3, [r2, #0]
 8004588:	e048      	b.n	800461c <decrease_edit_value+0x1d8>

        case UI_TWIST_EDIT_ON_H:
            edit_twist_on_hh = (edit_twist_on_hh==0)?23:edit_twist_on_hh-1; break;
 800458a:	4b30      	ldr	r3, [pc, #192]	@ (800464c <decrease_edit_value+0x208>)
 800458c:	781b      	ldrb	r3, [r3, #0]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d004      	beq.n	800459c <decrease_edit_value+0x158>
 8004592:	4b2e      	ldr	r3, [pc, #184]	@ (800464c <decrease_edit_value+0x208>)
 8004594:	781b      	ldrb	r3, [r3, #0]
 8004596:	3b01      	subs	r3, #1
 8004598:	b2db      	uxtb	r3, r3
 800459a:	e000      	b.n	800459e <decrease_edit_value+0x15a>
 800459c:	2317      	movs	r3, #23
 800459e:	4a2b      	ldr	r2, [pc, #172]	@ (800464c <decrease_edit_value+0x208>)
 80045a0:	7013      	strb	r3, [r2, #0]
 80045a2:	e03b      	b.n	800461c <decrease_edit_value+0x1d8>

        case UI_TWIST_EDIT_ON_M:
            edit_twist_on_mm = (edit_twist_on_mm==0)?59:edit_twist_on_mm-1; break;
 80045a4:	4b2a      	ldr	r3, [pc, #168]	@ (8004650 <decrease_edit_value+0x20c>)
 80045a6:	781b      	ldrb	r3, [r3, #0]
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d004      	beq.n	80045b6 <decrease_edit_value+0x172>
 80045ac:	4b28      	ldr	r3, [pc, #160]	@ (8004650 <decrease_edit_value+0x20c>)
 80045ae:	781b      	ldrb	r3, [r3, #0]
 80045b0:	3b01      	subs	r3, #1
 80045b2:	b2db      	uxtb	r3, r3
 80045b4:	e000      	b.n	80045b8 <decrease_edit_value+0x174>
 80045b6:	233b      	movs	r3, #59	@ 0x3b
 80045b8:	4a25      	ldr	r2, [pc, #148]	@ (8004650 <decrease_edit_value+0x20c>)
 80045ba:	7013      	strb	r3, [r2, #0]
 80045bc:	e02e      	b.n	800461c <decrease_edit_value+0x1d8>

        case UI_TWIST_EDIT_OFF_H:
            edit_twist_off_hh = (edit_twist_off_hh==0)?23:edit_twist_off_hh-1; break;
 80045be:	4b25      	ldr	r3, [pc, #148]	@ (8004654 <decrease_edit_value+0x210>)
 80045c0:	781b      	ldrb	r3, [r3, #0]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d004      	beq.n	80045d0 <decrease_edit_value+0x18c>
 80045c6:	4b23      	ldr	r3, [pc, #140]	@ (8004654 <decrease_edit_value+0x210>)
 80045c8:	781b      	ldrb	r3, [r3, #0]
 80045ca:	3b01      	subs	r3, #1
 80045cc:	b2db      	uxtb	r3, r3
 80045ce:	e000      	b.n	80045d2 <decrease_edit_value+0x18e>
 80045d0:	2317      	movs	r3, #23
 80045d2:	4a20      	ldr	r2, [pc, #128]	@ (8004654 <decrease_edit_value+0x210>)
 80045d4:	7013      	strb	r3, [r2, #0]
 80045d6:	e021      	b.n	800461c <decrease_edit_value+0x1d8>

        case UI_TWIST_EDIT_OFF_M:
            edit_twist_off_mm = (edit_twist_off_mm==0)?59:edit_twist_off_mm-1; break;
 80045d8:	4b1f      	ldr	r3, [pc, #124]	@ (8004658 <decrease_edit_value+0x214>)
 80045da:	781b      	ldrb	r3, [r3, #0]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d004      	beq.n	80045ea <decrease_edit_value+0x1a6>
 80045e0:	4b1d      	ldr	r3, [pc, #116]	@ (8004658 <decrease_edit_value+0x214>)
 80045e2:	781b      	ldrb	r3, [r3, #0]
 80045e4:	3b01      	subs	r3, #1
 80045e6:	b2db      	uxtb	r3, r3
 80045e8:	e000      	b.n	80045ec <decrease_edit_value+0x1a8>
 80045ea:	233b      	movs	r3, #59	@ 0x3b
 80045ec:	4a1a      	ldr	r2, [pc, #104]	@ (8004658 <decrease_edit_value+0x214>)
 80045ee:	7013      	strb	r3, [r2, #0]
 80045f0:	e014      	b.n	800461c <decrease_edit_value+0x1d8>

        case UI_COUNTDOWN_EDIT_MIN:
            edit_countdown_min = (edit_countdown_min==1)?999:edit_countdown_min-1;
 80045f2:	4b1a      	ldr	r3, [pc, #104]	@ (800465c <decrease_edit_value+0x218>)
 80045f4:	881b      	ldrh	r3, [r3, #0]
 80045f6:	2b01      	cmp	r3, #1
 80045f8:	d004      	beq.n	8004604 <decrease_edit_value+0x1c0>
 80045fa:	4b18      	ldr	r3, [pc, #96]	@ (800465c <decrease_edit_value+0x218>)
 80045fc:	881b      	ldrh	r3, [r3, #0]
 80045fe:	3b01      	subs	r3, #1
 8004600:	b29b      	uxth	r3, r3
 8004602:	e001      	b.n	8004608 <decrease_edit_value+0x1c4>
 8004604:	f240 33e7 	movw	r3, #999	@ 0x3e7
 8004608:	4a14      	ldr	r2, [pc, #80]	@ (800465c <decrease_edit_value+0x218>)
 800460a:	8013      	strh	r3, [r2, #0]
            break;
 800460c:	e006      	b.n	800461c <decrease_edit_value+0x1d8>

        default: break;
 800460e:	bf00      	nop
 8004610:	e004      	b.n	800461c <decrease_edit_value+0x1d8>
            if (edit_auto_gap_s>0) edit_auto_gap_s--; break;
 8004612:	bf00      	nop
 8004614:	e002      	b.n	800461c <decrease_edit_value+0x1d8>
            if (edit_auto_maxrun_min>0) edit_auto_maxrun_min--; break;
 8004616:	bf00      	nop
 8004618:	e000      	b.n	800461c <decrease_edit_value+0x1d8>
            if (edit_auto_retry>0) edit_auto_retry--; break;
 800461a:	bf00      	nop
    }
}
 800461c:	bf00      	nop
 800461e:	46bd      	mov	sp, r7
 8004620:	bc80      	pop	{r7}
 8004622:	4770      	bx	lr
 8004624:	20000546 	.word	0x20000546
 8004628:	20000020 	.word	0x20000020
 800462c:	20000021 	.word	0x20000021
 8004630:	20000022 	.word	0x20000022
 8004634:	20000023 	.word	0x20000023
 8004638:	20000024 	.word	0x20000024
 800463c:	20000026 	.word	0x20000026
 8004640:	2000056c 	.word	0x2000056c
 8004644:	20000028 	.word	0x20000028
 8004648:	2000002a 	.word	0x2000002a
 800464c:	2000002c 	.word	0x2000002c
 8004650:	2000056e 	.word	0x2000056e
 8004654:	2000002d 	.word	0x2000002d
 8004658:	2000056f 	.word	0x2000056f
 800465c:	20000570 	.word	0x20000570

08004660 <goto_menu_top>:
/* ================================================================
   MENU SELECT HANDLER (SW2 SHORT)
   ================================================================ */

static void goto_menu_top(void){
 8004660:	b480      	push	{r7}
 8004662:	af00      	add	r7, sp, #0
    menu_idx = 0;
 8004664:	4b04      	ldr	r3, [pc, #16]	@ (8004678 <goto_menu_top+0x18>)
 8004666:	2200      	movs	r2, #0
 8004668:	601a      	str	r2, [r3, #0]
    menu_view_top = 0;
 800466a:	4b04      	ldr	r3, [pc, #16]	@ (800467c <goto_menu_top+0x1c>)
 800466c:	2200      	movs	r2, #0
 800466e:	601a      	str	r2, [r3, #0]
}
 8004670:	bf00      	nop
 8004672:	46bd      	mov	sp, r7
 8004674:	bc80      	pop	{r7}
 8004676:	4770      	bx	lr
 8004678:	20000574 	.word	0x20000574
 800467c:	20000578 	.word	0x20000578

08004680 <menu_select>:

static void menu_select(void){
 8004680:	b580      	push	{r7, lr}
 8004682:	af00      	add	r7, sp, #0
    refreshInactivityTimer();
 8004684:	f7ff f942 	bl	800390c <refreshInactivityTimer>

    switch(ui)
 8004688:	4b85      	ldr	r3, [pc, #532]	@ (80048a0 <menu_select+0x220>)
 800468a:	781b      	ldrb	r3, [r3, #0]
 800468c:	2b19      	cmp	r3, #25
 800468e:	f200 8105 	bhi.w	800489c <menu_select+0x21c>
 8004692:	a201      	add	r2, pc, #4	@ (adr r2, 8004698 <menu_select+0x18>)
 8004694:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004698:	08004701 	.word	0x08004701
 800469c:	0800470f 	.word	0x0800470f
 80046a0:	08004721 	.word	0x08004721
 80046a4:	0800489d 	.word	0x0800489d
 80046a8:	0800489d 	.word	0x0800489d
 80046ac:	0800477b 	.word	0x0800477b
 80046b0:	0800489d 	.word	0x0800489d
 80046b4:	08004789 	.word	0x08004789
 80046b8:	08004797 	.word	0x08004797
 80046bc:	080047a5 	.word	0x080047a5
 80046c0:	080047b3 	.word	0x080047b3
 80046c4:	0800489d 	.word	0x0800489d
 80046c8:	080047c5 	.word	0x080047c5
 80046cc:	080047d3 	.word	0x080047d3
 80046d0:	080047e1 	.word	0x080047e1
 80046d4:	080047ef 	.word	0x080047ef
 80046d8:	08004867 	.word	0x08004867
 80046dc:	0800488b 	.word	0x0800488b
 80046e0:	0800489d 	.word	0x0800489d
 80046e4:	08004801 	.word	0x08004801
 80046e8:	0800480f 	.word	0x0800480f
 80046ec:	0800481d 	.word	0x0800481d
 80046f0:	0800482b 	.word	0x0800482b
 80046f4:	08004839 	.word	0x08004839
 80046f8:	08004847 	.word	0x08004847
 80046fc:	08004855 	.word	0x08004855
    {
        case UI_WELCOME:
            ui = UI_DASH;
 8004700:	4b67      	ldr	r3, [pc, #412]	@ (80048a0 <menu_select+0x220>)
 8004702:	2201      	movs	r2, #1
 8004704:	701a      	strb	r2, [r3, #0]
            screenNeedsRefresh = true;
 8004706:	4b67      	ldr	r3, [pc, #412]	@ (80048a4 <menu_select+0x224>)
 8004708:	2201      	movs	r2, #1
 800470a:	701a      	strb	r2, [r3, #0]
            return;
 800470c:	e0c7      	b.n	800489e <menu_select+0x21e>

        case UI_DASH:
            ui = UI_MENU;
 800470e:	4b64      	ldr	r3, [pc, #400]	@ (80048a0 <menu_select+0x220>)
 8004710:	2202      	movs	r2, #2
 8004712:	701a      	strb	r2, [r3, #0]
            goto_menu_top();
 8004714:	f7ff ffa4 	bl	8004660 <goto_menu_top>
            screenNeedsRefresh = true;
 8004718:	4b62      	ldr	r3, [pc, #392]	@ (80048a4 <menu_select+0x224>)
 800471a:	2201      	movs	r2, #1
 800471c:	701a      	strb	r2, [r3, #0]
            return;
 800471e:	e0be      	b.n	800489e <menu_select+0x21e>

        case UI_MENU:
            switch(menu_idx)
 8004720:	4b61      	ldr	r3, [pc, #388]	@ (80048a8 <menu_select+0x228>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	2b04      	cmp	r3, #4
 8004726:	d824      	bhi.n	8004772 <menu_select+0xf2>
 8004728:	a201      	add	r2, pc, #4	@ (adr r2, 8004730 <menu_select+0xb0>)
 800472a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800472e:	bf00      	nop
 8004730:	08004745 	.word	0x08004745
 8004734:	08004753 	.word	0x08004753
 8004738:	0800475b 	.word	0x0800475b
 800473c:	08004763 	.word	0x08004763
 8004740:	0800476b 	.word	0x0800476b
            {
                case 0: ui = UI_TIMER; currentSlot = 0; break;
 8004744:	4b56      	ldr	r3, [pc, #344]	@ (80048a0 <menu_select+0x220>)
 8004746:	2205      	movs	r2, #5
 8004748:	701a      	strb	r2, [r3, #0]
 800474a:	4b58      	ldr	r3, [pc, #352]	@ (80048ac <menu_select+0x22c>)
 800474c:	2200      	movs	r2, #0
 800474e:	701a      	strb	r2, [r3, #0]
 8004750:	e00f      	b.n	8004772 <menu_select+0xf2>
                case 1: ui = UI_AUTO_MENU; break;
 8004752:	4b53      	ldr	r3, [pc, #332]	@ (80048a0 <menu_select+0x220>)
 8004754:	220c      	movs	r2, #12
 8004756:	701a      	strb	r2, [r3, #0]
 8004758:	e00b      	b.n	8004772 <menu_select+0xf2>
                case 2: ui = UI_TWIST; break;
 800475a:	4b51      	ldr	r3, [pc, #324]	@ (80048a0 <menu_select+0x220>)
 800475c:	2213      	movs	r2, #19
 800475e:	701a      	strb	r2, [r3, #0]
 8004760:	e007      	b.n	8004772 <menu_select+0xf2>
                case 3: ui = UI_DASH; break;
 8004762:	4b4f      	ldr	r3, [pc, #316]	@ (80048a0 <menu_select+0x220>)
 8004764:	2201      	movs	r2, #1
 8004766:	701a      	strb	r2, [r3, #0]
 8004768:	e003      	b.n	8004772 <menu_select+0xf2>
                case 4: ui = UI_DASH; break;
 800476a:	4b4d      	ldr	r3, [pc, #308]	@ (80048a0 <menu_select+0x220>)
 800476c:	2201      	movs	r2, #1
 800476e:	701a      	strb	r2, [r3, #0]
 8004770:	bf00      	nop
            }
            screenNeedsRefresh = true;
 8004772:	4b4c      	ldr	r3, [pc, #304]	@ (80048a4 <menu_select+0x224>)
 8004774:	2201      	movs	r2, #1
 8004776:	701a      	strb	r2, [r3, #0]
            return;
 8004778:	e091      	b.n	800489e <menu_select+0x21e>

        /* TIMER EDIT FLOW ---------------------------- */
        case UI_TIMER:
            ui = UI_TIMER_EDIT_SLOT_ON_H; screenNeedsRefresh = true; return;
 800477a:	4b49      	ldr	r3, [pc, #292]	@ (80048a0 <menu_select+0x220>)
 800477c:	2207      	movs	r2, #7
 800477e:	701a      	strb	r2, [r3, #0]
 8004780:	4b48      	ldr	r3, [pc, #288]	@ (80048a4 <menu_select+0x224>)
 8004782:	2201      	movs	r2, #1
 8004784:	701a      	strb	r2, [r3, #0]
 8004786:	e08a      	b.n	800489e <menu_select+0x21e>

        case UI_TIMER_EDIT_SLOT_ON_H:
            ui = UI_TIMER_EDIT_SLOT_ON_M; screenNeedsRefresh = true; return;
 8004788:	4b45      	ldr	r3, [pc, #276]	@ (80048a0 <menu_select+0x220>)
 800478a:	2208      	movs	r2, #8
 800478c:	701a      	strb	r2, [r3, #0]
 800478e:	4b45      	ldr	r3, [pc, #276]	@ (80048a4 <menu_select+0x224>)
 8004790:	2201      	movs	r2, #1
 8004792:	701a      	strb	r2, [r3, #0]
 8004794:	e083      	b.n	800489e <menu_select+0x21e>

        case UI_TIMER_EDIT_SLOT_ON_M:
            ui = UI_TIMER_EDIT_SLOT_OFF_H; screenNeedsRefresh = true; return;
 8004796:	4b42      	ldr	r3, [pc, #264]	@ (80048a0 <menu_select+0x220>)
 8004798:	2209      	movs	r2, #9
 800479a:	701a      	strb	r2, [r3, #0]
 800479c:	4b41      	ldr	r3, [pc, #260]	@ (80048a4 <menu_select+0x224>)
 800479e:	2201      	movs	r2, #1
 80047a0:	701a      	strb	r2, [r3, #0]
 80047a2:	e07c      	b.n	800489e <menu_select+0x21e>

        case UI_TIMER_EDIT_SLOT_OFF_H:
            ui = UI_TIMER_EDIT_SLOT_OFF_M; screenNeedsRefresh = true; return;
 80047a4:	4b3e      	ldr	r3, [pc, #248]	@ (80048a0 <menu_select+0x220>)
 80047a6:	220a      	movs	r2, #10
 80047a8:	701a      	strb	r2, [r3, #0]
 80047aa:	4b3e      	ldr	r3, [pc, #248]	@ (80048a4 <menu_select+0x224>)
 80047ac:	2201      	movs	r2, #1
 80047ae:	701a      	strb	r2, [r3, #0]
 80047b0:	e075      	b.n	800489e <menu_select+0x21e>

        case UI_TIMER_EDIT_SLOT_OFF_M:
            apply_timer_settings();
 80047b2:	f7ff fc89 	bl	80040c8 <apply_timer_settings>
            ui = UI_TIMER;
 80047b6:	4b3a      	ldr	r3, [pc, #232]	@ (80048a0 <menu_select+0x220>)
 80047b8:	2205      	movs	r2, #5
 80047ba:	701a      	strb	r2, [r3, #0]
            screenNeedsRefresh = true;
 80047bc:	4b39      	ldr	r3, [pc, #228]	@ (80048a4 <menu_select+0x224>)
 80047be:	2201      	movs	r2, #1
 80047c0:	701a      	strb	r2, [r3, #0]
            return;
 80047c2:	e06c      	b.n	800489e <menu_select+0x21e>

        /* AUTO EDIT FLOW ----------------------------- */
        case UI_AUTO_MENU:
            ui = UI_AUTO_EDIT_GAP; screenNeedsRefresh = true; return;
 80047c4:	4b36      	ldr	r3, [pc, #216]	@ (80048a0 <menu_select+0x220>)
 80047c6:	220d      	movs	r2, #13
 80047c8:	701a      	strb	r2, [r3, #0]
 80047ca:	4b36      	ldr	r3, [pc, #216]	@ (80048a4 <menu_select+0x224>)
 80047cc:	2201      	movs	r2, #1
 80047ce:	701a      	strb	r2, [r3, #0]
 80047d0:	e065      	b.n	800489e <menu_select+0x21e>

        case UI_AUTO_EDIT_GAP:
            ui = UI_AUTO_EDIT_MAXRUN; screenNeedsRefresh = true; return;
 80047d2:	4b33      	ldr	r3, [pc, #204]	@ (80048a0 <menu_select+0x220>)
 80047d4:	220e      	movs	r2, #14
 80047d6:	701a      	strb	r2, [r3, #0]
 80047d8:	4b32      	ldr	r3, [pc, #200]	@ (80048a4 <menu_select+0x224>)
 80047da:	2201      	movs	r2, #1
 80047dc:	701a      	strb	r2, [r3, #0]
 80047de:	e05e      	b.n	800489e <menu_select+0x21e>

        case UI_AUTO_EDIT_MAXRUN:
            ui = UI_AUTO_EDIT_RETRY; screenNeedsRefresh = true; return;
 80047e0:	4b2f      	ldr	r3, [pc, #188]	@ (80048a0 <menu_select+0x220>)
 80047e2:	220f      	movs	r2, #15
 80047e4:	701a      	strb	r2, [r3, #0]
 80047e6:	4b2f      	ldr	r3, [pc, #188]	@ (80048a4 <menu_select+0x224>)
 80047e8:	2201      	movs	r2, #1
 80047ea:	701a      	strb	r2, [r3, #0]
 80047ec:	e057      	b.n	800489e <menu_select+0x21e>

        case UI_AUTO_EDIT_RETRY:
            apply_auto_settings();
 80047ee:	f7ff fc9d 	bl	800412c <apply_auto_settings>
            ui = UI_AUTO_MENU;
 80047f2:	4b2b      	ldr	r3, [pc, #172]	@ (80048a0 <menu_select+0x220>)
 80047f4:	220c      	movs	r2, #12
 80047f6:	701a      	strb	r2, [r3, #0]
            screenNeedsRefresh = true;
 80047f8:	4b2a      	ldr	r3, [pc, #168]	@ (80048a4 <menu_select+0x224>)
 80047fa:	2201      	movs	r2, #1
 80047fc:	701a      	strb	r2, [r3, #0]
            return;
 80047fe:	e04e      	b.n	800489e <menu_select+0x21e>

        /* TWIST EDIT FLOW ----------------------------- */
        case UI_TWIST:
            ui = UI_TWIST_EDIT_ON; screenNeedsRefresh = true; return;
 8004800:	4b27      	ldr	r3, [pc, #156]	@ (80048a0 <menu_select+0x220>)
 8004802:	2214      	movs	r2, #20
 8004804:	701a      	strb	r2, [r3, #0]
 8004806:	4b27      	ldr	r3, [pc, #156]	@ (80048a4 <menu_select+0x224>)
 8004808:	2201      	movs	r2, #1
 800480a:	701a      	strb	r2, [r3, #0]
 800480c:	e047      	b.n	800489e <menu_select+0x21e>

        case UI_TWIST_EDIT_ON:
            ui = UI_TWIST_EDIT_OFF; screenNeedsRefresh = true; return;
 800480e:	4b24      	ldr	r3, [pc, #144]	@ (80048a0 <menu_select+0x220>)
 8004810:	2215      	movs	r2, #21
 8004812:	701a      	strb	r2, [r3, #0]
 8004814:	4b23      	ldr	r3, [pc, #140]	@ (80048a4 <menu_select+0x224>)
 8004816:	2201      	movs	r2, #1
 8004818:	701a      	strb	r2, [r3, #0]
 800481a:	e040      	b.n	800489e <menu_select+0x21e>

        case UI_TWIST_EDIT_OFF:
            ui = UI_TWIST_EDIT_ON_H; screenNeedsRefresh = true; return;
 800481c:	4b20      	ldr	r3, [pc, #128]	@ (80048a0 <menu_select+0x220>)
 800481e:	2216      	movs	r2, #22
 8004820:	701a      	strb	r2, [r3, #0]
 8004822:	4b20      	ldr	r3, [pc, #128]	@ (80048a4 <menu_select+0x224>)
 8004824:	2201      	movs	r2, #1
 8004826:	701a      	strb	r2, [r3, #0]
 8004828:	e039      	b.n	800489e <menu_select+0x21e>

        case UI_TWIST_EDIT_ON_H:
            ui = UI_TWIST_EDIT_ON_M; screenNeedsRefresh = true; return;
 800482a:	4b1d      	ldr	r3, [pc, #116]	@ (80048a0 <menu_select+0x220>)
 800482c:	2217      	movs	r2, #23
 800482e:	701a      	strb	r2, [r3, #0]
 8004830:	4b1c      	ldr	r3, [pc, #112]	@ (80048a4 <menu_select+0x224>)
 8004832:	2201      	movs	r2, #1
 8004834:	701a      	strb	r2, [r3, #0]
 8004836:	e032      	b.n	800489e <menu_select+0x21e>

        case UI_TWIST_EDIT_ON_M:
            ui = UI_TWIST_EDIT_OFF_H; screenNeedsRefresh = true; return;
 8004838:	4b19      	ldr	r3, [pc, #100]	@ (80048a0 <menu_select+0x220>)
 800483a:	2218      	movs	r2, #24
 800483c:	701a      	strb	r2, [r3, #0]
 800483e:	4b19      	ldr	r3, [pc, #100]	@ (80048a4 <menu_select+0x224>)
 8004840:	2201      	movs	r2, #1
 8004842:	701a      	strb	r2, [r3, #0]
 8004844:	e02b      	b.n	800489e <menu_select+0x21e>

        case UI_TWIST_EDIT_OFF_H:
            ui = UI_TWIST_EDIT_OFF_M; screenNeedsRefresh = true; return;
 8004846:	4b16      	ldr	r3, [pc, #88]	@ (80048a0 <menu_select+0x220>)
 8004848:	2219      	movs	r2, #25
 800484a:	701a      	strb	r2, [r3, #0]
 800484c:	4b15      	ldr	r3, [pc, #84]	@ (80048a4 <menu_select+0x224>)
 800484e:	2201      	movs	r2, #1
 8004850:	701a      	strb	r2, [r3, #0]
 8004852:	e024      	b.n	800489e <menu_select+0x21e>

        case UI_TWIST_EDIT_OFF_M:
            apply_twist_settings();
 8004854:	f7ff fc80 	bl	8004158 <apply_twist_settings>
            ui = UI_TWIST;
 8004858:	4b11      	ldr	r3, [pc, #68]	@ (80048a0 <menu_select+0x220>)
 800485a:	2213      	movs	r2, #19
 800485c:	701a      	strb	r2, [r3, #0]
            screenNeedsRefresh = true;
 800485e:	4b11      	ldr	r3, [pc, #68]	@ (80048a4 <menu_select+0x224>)
 8004860:	2201      	movs	r2, #1
 8004862:	701a      	strb	r2, [r3, #0]
            return;
 8004864:	e01b      	b.n	800489e <menu_select+0x21e>

        /* COUNTDOWN EDIT FLOW -------------------------- */
        case UI_COUNTDOWN:
            if (countdownActive){
 8004866:	4b12      	ldr	r3, [pc, #72]	@ (80048b0 <menu_select+0x230>)
 8004868:	781b      	ldrb	r3, [r3, #0]
 800486a:	b2db      	uxtb	r3, r3
 800486c:	2b00      	cmp	r3, #0
 800486e:	d005      	beq.n	800487c <menu_select+0x1fc>
                ModelHandle_StopCountdown();
 8004870:	f7fe fb5c 	bl	8002f2c <ModelHandle_StopCountdown>
                screenNeedsRefresh = true;
 8004874:	4b0b      	ldr	r3, [pc, #44]	@ (80048a4 <menu_select+0x224>)
 8004876:	2201      	movs	r2, #1
 8004878:	701a      	strb	r2, [r3, #0]
            } else {
                ui = UI_COUNTDOWN_EDIT_MIN;
                screenNeedsRefresh = true;
            }
            return;
 800487a:	e010      	b.n	800489e <menu_select+0x21e>
                ui = UI_COUNTDOWN_EDIT_MIN;
 800487c:	4b08      	ldr	r3, [pc, #32]	@ (80048a0 <menu_select+0x220>)
 800487e:	2211      	movs	r2, #17
 8004880:	701a      	strb	r2, [r3, #0]
                screenNeedsRefresh = true;
 8004882:	4b08      	ldr	r3, [pc, #32]	@ (80048a4 <menu_select+0x224>)
 8004884:	2201      	movs	r2, #1
 8004886:	701a      	strb	r2, [r3, #0]
            return;
 8004888:	e009      	b.n	800489e <menu_select+0x21e>

        case UI_COUNTDOWN_EDIT_MIN:
            apply_countdown_settings();
 800488a:	f7ff fc91 	bl	80041b0 <apply_countdown_settings>
            ui = UI_COUNTDOWN;
 800488e:	4b04      	ldr	r3, [pc, #16]	@ (80048a0 <menu_select+0x220>)
 8004890:	2210      	movs	r2, #16
 8004892:	701a      	strb	r2, [r3, #0]
            screenNeedsRefresh = true;
 8004894:	4b03      	ldr	r3, [pc, #12]	@ (80048a4 <menu_select+0x224>)
 8004896:	2201      	movs	r2, #1
 8004898:	701a      	strb	r2, [r3, #0]
            return;
 800489a:	e000      	b.n	800489e <menu_select+0x21e>

        default:
            return;
 800489c:	bf00      	nop
    }
}
 800489e:	bd80      	pop	{r7, pc}
 80048a0:	20000546 	.word	0x20000546
 80048a4:	20000547 	.word	0x20000547
 80048a8:	20000574 	.word	0x20000574
 80048ac:	20000572 	.word	0x20000572
 80048b0:	200004ef 	.word	0x200004ef

080048b4 <decode_button_press>:

/* ================================================================
   BUTTON DECODER (robust long-press handling)
   ================================================================ */

static UiButton decode_button_press(void){
 80048b4:	b580      	push	{r7, lr}
 80048b6:	b086      	sub	sp, #24
 80048b8:	af00      	add	r7, sp, #0
    bool sw1 = Switch_IsPressed(0);
 80048ba:	2000      	movs	r0, #0
 80048bc:	f000 fe66 	bl	800558c <Switch_IsPressed>
 80048c0:	4603      	mov	r3, r0
 80048c2:	73fb      	strb	r3, [r7, #15]
    bool sw2 = Switch_IsPressed(1);
 80048c4:	2001      	movs	r0, #1
 80048c6:	f000 fe61 	bl	800558c <Switch_IsPressed>
 80048ca:	4603      	mov	r3, r0
 80048cc:	73bb      	strb	r3, [r7, #14]
    bool sw3 = Switch_IsPressed(2);
 80048ce:	2002      	movs	r0, #2
 80048d0:	f000 fe5c 	bl	800558c <Switch_IsPressed>
 80048d4:	4603      	mov	r3, r0
 80048d6:	737b      	strb	r3, [r7, #13]
    bool sw4 = Switch_IsPressed(3);
 80048d8:	2003      	movs	r0, #3
 80048da:	f000 fe57 	bl	800558c <Switch_IsPressed>
 80048de:	4603      	mov	r3, r0
 80048e0:	733b      	strb	r3, [r7, #12]

    bool sw[4] = {sw1, sw2, sw3, sw4};
 80048e2:	7bfb      	ldrb	r3, [r7, #15]
 80048e4:	713b      	strb	r3, [r7, #4]
 80048e6:	7bbb      	ldrb	r3, [r7, #14]
 80048e8:	717b      	strb	r3, [r7, #5]
 80048ea:	7b7b      	ldrb	r3, [r7, #13]
 80048ec:	71bb      	strb	r3, [r7, #6]
 80048ee:	7b3b      	ldrb	r3, [r7, #12]
 80048f0:	71fb      	strb	r3, [r7, #7]
    uint32_t now = HAL_GetTick();
 80048f2:	f001 fcc7 	bl	8006284 <HAL_GetTick>
 80048f6:	60b8      	str	r0, [r7, #8]
    UiButton out = BTN_NONE;
 80048f8:	2300      	movs	r3, #0
 80048fa:	75fb      	strb	r3, [r7, #23]

    for (int i = 0; i < 4; i++)
 80048fc:	2300      	movs	r3, #0
 80048fe:	613b      	str	r3, [r7, #16]
 8004900:	e08f      	b.n	8004a22 <decode_button_press+0x16e>
    {
        /* -------------------- PRESS START --------------------- */
        if (sw[i] && sw_press_start[i] == 0)
 8004902:	1d3a      	adds	r2, r7, #4
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	4413      	add	r3, r2
 8004908:	781b      	ldrb	r3, [r3, #0]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d010      	beq.n	8004930 <decode_button_press+0x7c>
 800490e:	4a49      	ldr	r2, [pc, #292]	@ (8004a34 <decode_button_press+0x180>)
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d10a      	bne.n	8004930 <decode_button_press+0x7c>
        {
            sw_press_start[i] = now;
 800491a:	4946      	ldr	r1, [pc, #280]	@ (8004a34 <decode_button_press+0x180>)
 800491c:	693b      	ldr	r3, [r7, #16]
 800491e:	68ba      	ldr	r2, [r7, #8]
 8004920:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            sw_long_issued[i] = false;
 8004924:	4a44      	ldr	r2, [pc, #272]	@ (8004a38 <decode_button_press+0x184>)
 8004926:	693b      	ldr	r3, [r7, #16]
 8004928:	4413      	add	r3, r2
 800492a:	2200      	movs	r2, #0
 800492c:	701a      	strb	r2, [r3, #0]
 800492e:	e075      	b.n	8004a1c <decode_button_press+0x168>
        }
        /* -------------------- RELEASE = SHORT PRESS ----------- */
        else if (!sw[i] && sw_press_start[i] != 0)
 8004930:	1d3a      	adds	r2, r7, #4
 8004932:	693b      	ldr	r3, [r7, #16]
 8004934:	4413      	add	r3, r2
 8004936:	781b      	ldrb	r3, [r3, #0]
 8004938:	f083 0301 	eor.w	r3, r3, #1
 800493c:	b2db      	uxtb	r3, r3
 800493e:	2b00      	cmp	r3, #0
 8004940:	d033      	beq.n	80049aa <decode_button_press+0xf6>
 8004942:	4a3c      	ldr	r2, [pc, #240]	@ (8004a34 <decode_button_press+0x180>)
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800494a:	2b00      	cmp	r3, #0
 800494c:	d02d      	beq.n	80049aa <decode_button_press+0xf6>
        {
            if (!sw_long_issued[i])
 800494e:	4a3a      	ldr	r2, [pc, #232]	@ (8004a38 <decode_button_press+0x184>)
 8004950:	693b      	ldr	r3, [r7, #16]
 8004952:	4413      	add	r3, r2
 8004954:	781b      	ldrb	r3, [r3, #0]
 8004956:	f083 0301 	eor.w	r3, r3, #1
 800495a:	b2db      	uxtb	r3, r3
 800495c:	2b00      	cmp	r3, #0
 800495e:	d019      	beq.n	8004994 <decode_button_press+0xe0>
            {
                switch(i){
 8004960:	693b      	ldr	r3, [r7, #16]
 8004962:	2b03      	cmp	r3, #3
 8004964:	d816      	bhi.n	8004994 <decode_button_press+0xe0>
 8004966:	a201      	add	r2, pc, #4	@ (adr r2, 800496c <decode_button_press+0xb8>)
 8004968:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800496c:	0800497d 	.word	0x0800497d
 8004970:	08004983 	.word	0x08004983
 8004974:	08004989 	.word	0x08004989
 8004978:	0800498f 	.word	0x0800498f
                    case 0: out = BTN_RESET;  break;
 800497c:	2301      	movs	r3, #1
 800497e:	75fb      	strb	r3, [r7, #23]
 8004980:	e008      	b.n	8004994 <decode_button_press+0xe0>
                    case 1: out = BTN_SELECT; break;
 8004982:	2302      	movs	r3, #2
 8004984:	75fb      	strb	r3, [r7, #23]
 8004986:	e005      	b.n	8004994 <decode_button_press+0xe0>
                    case 2: out = BTN_UP;     break;
 8004988:	2303      	movs	r3, #3
 800498a:	75fb      	strb	r3, [r7, #23]
 800498c:	e002      	b.n	8004994 <decode_button_press+0xe0>
                    case 3: out = BTN_DOWN;   break;
 800498e:	2304      	movs	r3, #4
 8004990:	75fb      	strb	r3, [r7, #23]
 8004992:	bf00      	nop
                }
            }
            sw_press_start[i]  = 0;
 8004994:	4a27      	ldr	r2, [pc, #156]	@ (8004a34 <decode_button_press+0x180>)
 8004996:	693b      	ldr	r3, [r7, #16]
 8004998:	2100      	movs	r1, #0
 800499a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            sw_long_issued[i]  = false;
 800499e:	4a26      	ldr	r2, [pc, #152]	@ (8004a38 <decode_button_press+0x184>)
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	4413      	add	r3, r2
 80049a4:	2200      	movs	r2, #0
 80049a6:	701a      	strb	r2, [r3, #0]
 80049a8:	e038      	b.n	8004a1c <decode_button_press+0x168>
        }
        /* -------------------- HOLD = LONG PRESS --------------- */
        else if (sw[i] && !sw_long_issued[i])
 80049aa:	1d3a      	adds	r2, r7, #4
 80049ac:	693b      	ldr	r3, [r7, #16]
 80049ae:	4413      	add	r3, r2
 80049b0:	781b      	ldrb	r3, [r3, #0]
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d032      	beq.n	8004a1c <decode_button_press+0x168>
 80049b6:	4a20      	ldr	r2, [pc, #128]	@ (8004a38 <decode_button_press+0x184>)
 80049b8:	693b      	ldr	r3, [r7, #16]
 80049ba:	4413      	add	r3, r2
 80049bc:	781b      	ldrb	r3, [r3, #0]
 80049be:	f083 0301 	eor.w	r3, r3, #1
 80049c2:	b2db      	uxtb	r3, r3
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d029      	beq.n	8004a1c <decode_button_press+0x168>
        {
            if (now - sw_press_start[i] >= LONG_PRESS_MS)
 80049c8:	4a1a      	ldr	r2, [pc, #104]	@ (8004a34 <decode_button_press+0x180>)
 80049ca:	693b      	ldr	r3, [r7, #16]
 80049cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049d0:	68ba      	ldr	r2, [r7, #8]
 80049d2:	1ad3      	subs	r3, r2, r3
 80049d4:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 80049d8:	4293      	cmp	r3, r2
 80049da:	d91f      	bls.n	8004a1c <decode_button_press+0x168>
            {
                sw_long_issued[i] = true;
 80049dc:	4a16      	ldr	r2, [pc, #88]	@ (8004a38 <decode_button_press+0x184>)
 80049de:	693b      	ldr	r3, [r7, #16]
 80049e0:	4413      	add	r3, r2
 80049e2:	2201      	movs	r2, #1
 80049e4:	701a      	strb	r2, [r3, #0]
                switch(i){
 80049e6:	693b      	ldr	r3, [r7, #16]
 80049e8:	2b03      	cmp	r3, #3
 80049ea:	d817      	bhi.n	8004a1c <decode_button_press+0x168>
 80049ec:	a201      	add	r2, pc, #4	@ (adr r2, 80049f4 <decode_button_press+0x140>)
 80049ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049f2:	bf00      	nop
 80049f4:	08004a05 	.word	0x08004a05
 80049f8:	08004a0b 	.word	0x08004a0b
 80049fc:	08004a11 	.word	0x08004a11
 8004a00:	08004a17 	.word	0x08004a17
                    case 0: out = BTN_RESET_LONG;  break;
 8004a04:	2305      	movs	r3, #5
 8004a06:	75fb      	strb	r3, [r7, #23]
 8004a08:	e008      	b.n	8004a1c <decode_button_press+0x168>
                    case 1: out = BTN_SELECT_LONG; break;
 8004a0a:	2306      	movs	r3, #6
 8004a0c:	75fb      	strb	r3, [r7, #23]
 8004a0e:	e005      	b.n	8004a1c <decode_button_press+0x168>
                    case 2: out = BTN_UP_LONG;     break;
 8004a10:	2307      	movs	r3, #7
 8004a12:	75fb      	strb	r3, [r7, #23]
 8004a14:	e002      	b.n	8004a1c <decode_button_press+0x168>
                    case 3: out = BTN_DOWN_LONG;   break;
 8004a16:	2308      	movs	r3, #8
 8004a18:	75fb      	strb	r3, [r7, #23]
 8004a1a:	bf00      	nop
    for (int i = 0; i < 4; i++)
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	3301      	adds	r3, #1
 8004a20:	613b      	str	r3, [r7, #16]
 8004a22:	693b      	ldr	r3, [r7, #16]
 8004a24:	2b03      	cmp	r3, #3
 8004a26:	f77f af6c 	ble.w	8004902 <decode_button_press+0x4e>
                }
            }
        }
    }

    return out;
 8004a2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8004a2c:	4618      	mov	r0, r3
 8004a2e:	3718      	adds	r7, #24
 8004a30:	46bd      	mov	sp, r7
 8004a32:	bd80      	pop	{r7, pc}
 8004a34:	20000554 	.word	0x20000554
 8004a38:	20000564 	.word	0x20000564

08004a3c <Screen_HandleSwitches>:
/* ================================================================
   MAIN BUTTON HANDLER  NEW FINAL FLOW
   ================================================================ */

void Screen_HandleSwitches(void)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b082      	sub	sp, #8
 8004a40:	af00      	add	r7, sp, #0
    UiButton b = decode_button_press();
 8004a42:	f7ff ff37 	bl	80048b4 <decode_button_press>
 8004a46:	4603      	mov	r3, r0
 8004a48:	71fb      	strb	r3, [r7, #7]
    if (b == BTN_NONE) return;
 8004a4a:	79fb      	ldrb	r3, [r7, #7]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	f000 81a4 	beq.w	8004d9a <Screen_HandleSwitches+0x35e>

    refreshInactivityTimer();
 8004a52:	f7fe ff5b 	bl	800390c <refreshInactivityTimer>

    /* ---------------- IDENTIFY IF WE ARE IN A MENU ------------ */
    bool inMenu =
        (ui == UI_MENU ||
 8004a56:	4ba5      	ldr	r3, [pc, #660]	@ (8004cec <Screen_HandleSwitches+0x2b0>)
 8004a58:	781b      	ldrb	r3, [r3, #0]
         ui == UI_TIMER_EDIT_SLOT_OFF_H || ui == UI_TIMER_EDIT_SLOT_OFF_M ||
         ui == UI_AUTO_EDIT_GAP || ui == UI_AUTO_EDIT_MAXRUN ||
         ui == UI_AUTO_EDIT_RETRY ||
         ui == UI_TWIST_EDIT_ON || ui == UI_TWIST_EDIT_OFF ||
         ui == UI_TWIST_EDIT_ON_H || ui == UI_TWIST_EDIT_ON_M ||
         ui == UI_TWIST_EDIT_OFF_H || ui == UI_TWIST_EDIT_OFF_M);
 8004a5a:	2b02      	cmp	r3, #2
 8004a5c:	d04f      	beq.n	8004afe <Screen_HandleSwitches+0xc2>
         ui == UI_TIMER ||
 8004a5e:	4ba3      	ldr	r3, [pc, #652]	@ (8004cec <Screen_HandleSwitches+0x2b0>)
 8004a60:	781b      	ldrb	r3, [r3, #0]
        (ui == UI_MENU ||
 8004a62:	2b05      	cmp	r3, #5
 8004a64:	d04b      	beq.n	8004afe <Screen_HandleSwitches+0xc2>
         ui == UI_TIMER_SLOT_SELECT ||
 8004a66:	4ba1      	ldr	r3, [pc, #644]	@ (8004cec <Screen_HandleSwitches+0x2b0>)
 8004a68:	781b      	ldrb	r3, [r3, #0]
         ui == UI_TIMER ||
 8004a6a:	2b06      	cmp	r3, #6
 8004a6c:	d047      	beq.n	8004afe <Screen_HandleSwitches+0xc2>
         ui == UI_AUTO_MENU ||
 8004a6e:	4b9f      	ldr	r3, [pc, #636]	@ (8004cec <Screen_HandleSwitches+0x2b0>)
 8004a70:	781b      	ldrb	r3, [r3, #0]
         ui == UI_TIMER_SLOT_SELECT ||
 8004a72:	2b0c      	cmp	r3, #12
 8004a74:	d043      	beq.n	8004afe <Screen_HandleSwitches+0xc2>
         ui == UI_TWIST ||
 8004a76:	4b9d      	ldr	r3, [pc, #628]	@ (8004cec <Screen_HandleSwitches+0x2b0>)
 8004a78:	781b      	ldrb	r3, [r3, #0]
         ui == UI_AUTO_MENU ||
 8004a7a:	2b13      	cmp	r3, #19
 8004a7c:	d03f      	beq.n	8004afe <Screen_HandleSwitches+0xc2>
         ui == UI_SEMI_AUTO ||
 8004a7e:	4b9b      	ldr	r3, [pc, #620]	@ (8004cec <Screen_HandleSwitches+0x2b0>)
 8004a80:	781b      	ldrb	r3, [r3, #0]
         ui == UI_TWIST ||
 8004a82:	2b04      	cmp	r3, #4
 8004a84:	d03b      	beq.n	8004afe <Screen_HandleSwitches+0xc2>
         ui == UI_MANUAL ||
 8004a86:	4b99      	ldr	r3, [pc, #612]	@ (8004cec <Screen_HandleSwitches+0x2b0>)
 8004a88:	781b      	ldrb	r3, [r3, #0]
         ui == UI_SEMI_AUTO ||
 8004a8a:	2b03      	cmp	r3, #3
 8004a8c:	d037      	beq.n	8004afe <Screen_HandleSwitches+0xc2>
         ui == UI_COUNTDOWN_EDIT_MIN ||
 8004a8e:	4b97      	ldr	r3, [pc, #604]	@ (8004cec <Screen_HandleSwitches+0x2b0>)
 8004a90:	781b      	ldrb	r3, [r3, #0]
         ui == UI_MANUAL ||
 8004a92:	2b11      	cmp	r3, #17
 8004a94:	d033      	beq.n	8004afe <Screen_HandleSwitches+0xc2>
         ui == UI_TIMER_EDIT_SLOT_ON_H || ui == UI_TIMER_EDIT_SLOT_ON_M ||
 8004a96:	4b95      	ldr	r3, [pc, #596]	@ (8004cec <Screen_HandleSwitches+0x2b0>)
 8004a98:	781b      	ldrb	r3, [r3, #0]
         ui == UI_COUNTDOWN_EDIT_MIN ||
 8004a9a:	2b07      	cmp	r3, #7
 8004a9c:	d02f      	beq.n	8004afe <Screen_HandleSwitches+0xc2>
         ui == UI_TIMER_EDIT_SLOT_ON_H || ui == UI_TIMER_EDIT_SLOT_ON_M ||
 8004a9e:	4b93      	ldr	r3, [pc, #588]	@ (8004cec <Screen_HandleSwitches+0x2b0>)
 8004aa0:	781b      	ldrb	r3, [r3, #0]
 8004aa2:	2b08      	cmp	r3, #8
 8004aa4:	d02b      	beq.n	8004afe <Screen_HandleSwitches+0xc2>
         ui == UI_TIMER_EDIT_SLOT_OFF_H || ui == UI_TIMER_EDIT_SLOT_OFF_M ||
 8004aa6:	4b91      	ldr	r3, [pc, #580]	@ (8004cec <Screen_HandleSwitches+0x2b0>)
 8004aa8:	781b      	ldrb	r3, [r3, #0]
         ui == UI_TIMER_EDIT_SLOT_ON_H || ui == UI_TIMER_EDIT_SLOT_ON_M ||
 8004aaa:	2b09      	cmp	r3, #9
 8004aac:	d027      	beq.n	8004afe <Screen_HandleSwitches+0xc2>
         ui == UI_TIMER_EDIT_SLOT_OFF_H || ui == UI_TIMER_EDIT_SLOT_OFF_M ||
 8004aae:	4b8f      	ldr	r3, [pc, #572]	@ (8004cec <Screen_HandleSwitches+0x2b0>)
 8004ab0:	781b      	ldrb	r3, [r3, #0]
 8004ab2:	2b0a      	cmp	r3, #10
 8004ab4:	d023      	beq.n	8004afe <Screen_HandleSwitches+0xc2>
         ui == UI_AUTO_EDIT_GAP || ui == UI_AUTO_EDIT_MAXRUN ||
 8004ab6:	4b8d      	ldr	r3, [pc, #564]	@ (8004cec <Screen_HandleSwitches+0x2b0>)
 8004ab8:	781b      	ldrb	r3, [r3, #0]
         ui == UI_TIMER_EDIT_SLOT_OFF_H || ui == UI_TIMER_EDIT_SLOT_OFF_M ||
 8004aba:	2b0d      	cmp	r3, #13
 8004abc:	d01f      	beq.n	8004afe <Screen_HandleSwitches+0xc2>
         ui == UI_AUTO_EDIT_GAP || ui == UI_AUTO_EDIT_MAXRUN ||
 8004abe:	4b8b      	ldr	r3, [pc, #556]	@ (8004cec <Screen_HandleSwitches+0x2b0>)
 8004ac0:	781b      	ldrb	r3, [r3, #0]
 8004ac2:	2b0e      	cmp	r3, #14
 8004ac4:	d01b      	beq.n	8004afe <Screen_HandleSwitches+0xc2>
         ui == UI_AUTO_EDIT_RETRY ||
 8004ac6:	4b89      	ldr	r3, [pc, #548]	@ (8004cec <Screen_HandleSwitches+0x2b0>)
 8004ac8:	781b      	ldrb	r3, [r3, #0]
         ui == UI_AUTO_EDIT_GAP || ui == UI_AUTO_EDIT_MAXRUN ||
 8004aca:	2b0f      	cmp	r3, #15
 8004acc:	d017      	beq.n	8004afe <Screen_HandleSwitches+0xc2>
         ui == UI_TWIST_EDIT_ON || ui == UI_TWIST_EDIT_OFF ||
 8004ace:	4b87      	ldr	r3, [pc, #540]	@ (8004cec <Screen_HandleSwitches+0x2b0>)
 8004ad0:	781b      	ldrb	r3, [r3, #0]
         ui == UI_AUTO_EDIT_RETRY ||
 8004ad2:	2b14      	cmp	r3, #20
 8004ad4:	d013      	beq.n	8004afe <Screen_HandleSwitches+0xc2>
         ui == UI_TWIST_EDIT_ON || ui == UI_TWIST_EDIT_OFF ||
 8004ad6:	4b85      	ldr	r3, [pc, #532]	@ (8004cec <Screen_HandleSwitches+0x2b0>)
 8004ad8:	781b      	ldrb	r3, [r3, #0]
 8004ada:	2b15      	cmp	r3, #21
 8004adc:	d00f      	beq.n	8004afe <Screen_HandleSwitches+0xc2>
         ui == UI_TWIST_EDIT_ON_H || ui == UI_TWIST_EDIT_ON_M ||
 8004ade:	4b83      	ldr	r3, [pc, #524]	@ (8004cec <Screen_HandleSwitches+0x2b0>)
 8004ae0:	781b      	ldrb	r3, [r3, #0]
         ui == UI_TWIST_EDIT_ON || ui == UI_TWIST_EDIT_OFF ||
 8004ae2:	2b16      	cmp	r3, #22
 8004ae4:	d00b      	beq.n	8004afe <Screen_HandleSwitches+0xc2>
         ui == UI_TWIST_EDIT_ON_H || ui == UI_TWIST_EDIT_ON_M ||
 8004ae6:	4b81      	ldr	r3, [pc, #516]	@ (8004cec <Screen_HandleSwitches+0x2b0>)
 8004ae8:	781b      	ldrb	r3, [r3, #0]
 8004aea:	2b17      	cmp	r3, #23
 8004aec:	d007      	beq.n	8004afe <Screen_HandleSwitches+0xc2>
         ui == UI_TWIST_EDIT_OFF_H || ui == UI_TWIST_EDIT_OFF_M);
 8004aee:	4b7f      	ldr	r3, [pc, #508]	@ (8004cec <Screen_HandleSwitches+0x2b0>)
 8004af0:	781b      	ldrb	r3, [r3, #0]
         ui == UI_TWIST_EDIT_ON_H || ui == UI_TWIST_EDIT_ON_M ||
 8004af2:	2b18      	cmp	r3, #24
 8004af4:	d003      	beq.n	8004afe <Screen_HandleSwitches+0xc2>
         ui == UI_TWIST_EDIT_OFF_H || ui == UI_TWIST_EDIT_OFF_M);
 8004af6:	4b7d      	ldr	r3, [pc, #500]	@ (8004cec <Screen_HandleSwitches+0x2b0>)
 8004af8:	781b      	ldrb	r3, [r3, #0]
 8004afa:	2b19      	cmp	r3, #25
 8004afc:	d101      	bne.n	8004b02 <Screen_HandleSwitches+0xc6>
 8004afe:	2301      	movs	r3, #1
 8004b00:	e000      	b.n	8004b04 <Screen_HandleSwitches+0xc8>
 8004b02:	2300      	movs	r3, #0
    bool inMenu =
 8004b04:	71bb      	strb	r3, [r7, #6]
 8004b06:	79bb      	ldrb	r3, [r7, #6]
 8004b08:	f003 0301 	and.w	r3, r3, #1
 8004b0c:	71bb      	strb	r3, [r7, #6]

    bool dashboardMode =
        (ui == UI_DASH || ui == UI_COUNTDOWN);
 8004b0e:	4b77      	ldr	r3, [pc, #476]	@ (8004cec <Screen_HandleSwitches+0x2b0>)
 8004b10:	781b      	ldrb	r3, [r3, #0]
 8004b12:	2b01      	cmp	r3, #1
 8004b14:	d003      	beq.n	8004b1e <Screen_HandleSwitches+0xe2>
 8004b16:	4b75      	ldr	r3, [pc, #468]	@ (8004cec <Screen_HandleSwitches+0x2b0>)
 8004b18:	781b      	ldrb	r3, [r3, #0]
 8004b1a:	2b10      	cmp	r3, #16
 8004b1c:	d101      	bne.n	8004b22 <Screen_HandleSwitches+0xe6>
 8004b1e:	2301      	movs	r3, #1
 8004b20:	e000      	b.n	8004b24 <Screen_HandleSwitches+0xe8>
 8004b22:	2300      	movs	r3, #0
    bool dashboardMode =
 8004b24:	717b      	strb	r3, [r7, #5]
 8004b26:	797b      	ldrb	r3, [r7, #5]
 8004b28:	f003 0301 	and.w	r3, r3, #1
 8004b2c:	717b      	strb	r3, [r7, #5]

    /* ===========================================================
       NORMAL MODE BUTTON FLOW  (Not inside menu)
       =========================================================== */
    if (!inMenu)
 8004b2e:	79bb      	ldrb	r3, [r7, #6]
 8004b30:	f083 0301 	eor.w	r3, r3, #1
 8004b34:	b2db      	uxtb	r3, r3
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	f000 80a3 	beq.w	8004c82 <Screen_HandleSwitches+0x246>
    {
        switch(b)
 8004b3c:	79fb      	ldrb	r3, [r7, #7]
 8004b3e:	3b01      	subs	r3, #1
 8004b40:	2b07      	cmp	r3, #7
 8004b42:	f200 809d 	bhi.w	8004c80 <Screen_HandleSwitches+0x244>
 8004b46:	a201      	add	r2, pc, #4	@ (adr r2, 8004b4c <Screen_HandleSwitches+0x110>)
 8004b48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b4c:	08004b6d 	.word	0x08004b6d
 8004b50:	08004b8d 	.word	0x08004b8d
 8004b54:	08004bc5 	.word	0x08004bc5
 8004b58:	08004bf9 	.word	0x08004bf9
 8004b5c:	08004b7b 	.word	0x08004b7b
 8004b60:	08004bb1 	.word	0x08004bb1
 8004b64:	08004bd7 	.word	0x08004bd7
 8004b68:	08004c31 	.word	0x08004c31
        {
            /* -----------------------------------------------------
               SW1 SHORT  RESTART MOTOR IMMEDIATELY
               ----------------------------------------------------- */
            case BTN_RESET:
                ModelHandle_SetMotor(true);
 8004b6c:	2001      	movs	r0, #1
 8004b6e:	f7fd ffe7 	bl	8002b40 <ModelHandle_SetMotor>
                screenNeedsRefresh = true;
 8004b72:	4b5f      	ldr	r3, [pc, #380]	@ (8004cf0 <Screen_HandleSwitches+0x2b4>)
 8004b74:	2201      	movs	r2, #1
 8004b76:	701a      	strb	r2, [r3, #0]
                return;
 8004b78:	e118      	b.n	8004dac <Screen_HandleSwitches+0x370>

            /* -----------------------------------------------------
               SW1 LONG  TOGGLE MANUAL MODE
               ----------------------------------------------------- */
            case BTN_RESET_LONG:
                ModelHandle_ToggleManual();
 8004b7a:	f7fe f87f 	bl	8002c7c <ModelHandle_ToggleManual>
                ui = UI_MANUAL;
 8004b7e:	4b5b      	ldr	r3, [pc, #364]	@ (8004cec <Screen_HandleSwitches+0x2b0>)
 8004b80:	2203      	movs	r2, #3
 8004b82:	701a      	strb	r2, [r3, #0]
                screenNeedsRefresh = true;
 8004b84:	4b5a      	ldr	r3, [pc, #360]	@ (8004cf0 <Screen_HandleSwitches+0x2b4>)
 8004b86:	2201      	movs	r2, #1
 8004b88:	701a      	strb	r2, [r3, #0]
                return;
 8004b8a:	e10f      	b.n	8004dac <Screen_HandleSwitches+0x370>

            /* -----------------------------------------------------
               SW2 SHORT  TOGGLE AUTO MODE
               ----------------------------------------------------- */
            case BTN_SELECT:
                if (autoActive)
 8004b8c:	4b59      	ldr	r3, [pc, #356]	@ (8004cf4 <Screen_HandleSwitches+0x2b8>)
 8004b8e:	781b      	ldrb	r3, [r3, #0]
 8004b90:	b2db      	uxtb	r3, r3
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d005      	beq.n	8004ba2 <Screen_HandleSwitches+0x166>
                {
                    autoActive = false;
 8004b96:	4b57      	ldr	r3, [pc, #348]	@ (8004cf4 <Screen_HandleSwitches+0x2b8>)
 8004b98:	2200      	movs	r2, #0
 8004b9a:	701a      	strb	r2, [r3, #0]
                    ModelHandle_StopAllModesAndMotor();
 8004b9c:	f7fe f88c 	bl	8002cb8 <ModelHandle_StopAllModesAndMotor>
 8004ba0:	e002      	b.n	8004ba8 <Screen_HandleSwitches+0x16c>
                }
                else
                {
                    autoActive = true;
 8004ba2:	4b54      	ldr	r3, [pc, #336]	@ (8004cf4 <Screen_HandleSwitches+0x2b8>)
 8004ba4:	2201      	movs	r2, #1
 8004ba6:	701a      	strb	r2, [r3, #0]
                }
                screenNeedsRefresh = true;
 8004ba8:	4b51      	ldr	r3, [pc, #324]	@ (8004cf0 <Screen_HandleSwitches+0x2b4>)
 8004baa:	2201      	movs	r2, #1
 8004bac:	701a      	strb	r2, [r3, #0]
                return;
 8004bae:	e0fd      	b.n	8004dac <Screen_HandleSwitches+0x370>

            /* -----------------------------------------------------
               SW2 LONG  OPEN MAIN MENU
               ----------------------------------------------------- */
            case BTN_SELECT_LONG:
                ui = UI_MENU;
 8004bb0:	4b4e      	ldr	r3, [pc, #312]	@ (8004cec <Screen_HandleSwitches+0x2b0>)
 8004bb2:	2202      	movs	r2, #2
 8004bb4:	701a      	strb	r2, [r3, #0]
                menu_idx = 0;
 8004bb6:	4b50      	ldr	r3, [pc, #320]	@ (8004cf8 <Screen_HandleSwitches+0x2bc>)
 8004bb8:	2200      	movs	r2, #0
 8004bba:	601a      	str	r2, [r3, #0]
                screenNeedsRefresh = true;
 8004bbc:	4b4c      	ldr	r3, [pc, #304]	@ (8004cf0 <Screen_HandleSwitches+0x2b4>)
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	701a      	strb	r2, [r3, #0]
                return;
 8004bc2:	e0f3      	b.n	8004dac <Screen_HandleSwitches+0x370>

            /* -----------------------------------------------------
               SW3 SHORT  Start TIMER MODE (nearest slot)
               ----------------------------------------------------- */
            case BTN_UP:
                ModelHandle_StartTimer();
 8004bc4:	f7fe fb7a 	bl	80032bc <ModelHandle_StartTimer>
                ui = UI_TIMER;
 8004bc8:	4b48      	ldr	r3, [pc, #288]	@ (8004cec <Screen_HandleSwitches+0x2b0>)
 8004bca:	2205      	movs	r2, #5
 8004bcc:	701a      	strb	r2, [r3, #0]
                screenNeedsRefresh = true;
 8004bce:	4b48      	ldr	r3, [pc, #288]	@ (8004cf0 <Screen_HandleSwitches+0x2b4>)
 8004bd0:	2201      	movs	r2, #1
 8004bd2:	701a      	strb	r2, [r3, #0]
                return;
 8004bd4:	e0ea      	b.n	8004dac <Screen_HandleSwitches+0x370>

            /* -----------------------------------------------------
               SW3 LONG  TOGGLE SEMI AUTO
               ----------------------------------------------------- */
            case BTN_UP_LONG:
                if (semiAutoActive)
 8004bd6:	4b49      	ldr	r3, [pc, #292]	@ (8004cfc <Screen_HandleSwitches+0x2c0>)
 8004bd8:	781b      	ldrb	r3, [r3, #0]
 8004bda:	b2db      	uxtb	r3, r3
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d002      	beq.n	8004be6 <Screen_HandleSwitches+0x1aa>
                    ModelHandle_StopSemiAuto();
 8004be0:	f7fe fb98 	bl	8003314 <ModelHandle_StopSemiAuto>
 8004be4:	e001      	b.n	8004bea <Screen_HandleSwitches+0x1ae>
                else
                    ModelHandle_StartSemiAuto();
 8004be6:	f7fe fb7f 	bl	80032e8 <ModelHandle_StartSemiAuto>

                ui = UI_SEMI_AUTO;
 8004bea:	4b40      	ldr	r3, [pc, #256]	@ (8004cec <Screen_HandleSwitches+0x2b0>)
 8004bec:	2204      	movs	r2, #4
 8004bee:	701a      	strb	r2, [r3, #0]
                screenNeedsRefresh = true;
 8004bf0:	4b3f      	ldr	r3, [pc, #252]	@ (8004cf0 <Screen_HandleSwitches+0x2b4>)
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	701a      	strb	r2, [r3, #0]
                return;
 8004bf6:	e0d9      	b.n	8004dac <Screen_HandleSwitches+0x370>
            /* -----------------------------------------------------
               SW4 SHORT  START/STOP COUNTDOWN
               ----------------------------------------------------- */
            case BTN_DOWN:

                if (!countdownActive)
 8004bf8:	4b41      	ldr	r3, [pc, #260]	@ (8004d00 <Screen_HandleSwitches+0x2c4>)
 8004bfa:	781b      	ldrb	r3, [r3, #0]
 8004bfc:	b2db      	uxtb	r3, r3
 8004bfe:	f083 0301 	eor.w	r3, r3, #1
 8004c02:	b2db      	uxtb	r3, r3
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d00a      	beq.n	8004c1e <Screen_HandleSwitches+0x1e2>
                    ModelHandle_StartCountdown(edit_countdown_min * 60);
 8004c08:	4b3e      	ldr	r3, [pc, #248]	@ (8004d04 <Screen_HandleSwitches+0x2c8>)
 8004c0a:	881b      	ldrh	r3, [r3, #0]
 8004c0c:	461a      	mov	r2, r3
 8004c0e:	4613      	mov	r3, r2
 8004c10:	011b      	lsls	r3, r3, #4
 8004c12:	1a9b      	subs	r3, r3, r2
 8004c14:	009b      	lsls	r3, r3, #2
 8004c16:	4618      	mov	r0, r3
 8004c18:	f7fe f998 	bl	8002f4c <ModelHandle_StartCountdown>
 8004c1c:	e001      	b.n	8004c22 <Screen_HandleSwitches+0x1e6>
                else
                    ModelHandle_StopCountdown();
 8004c1e:	f7fe f985 	bl	8002f2c <ModelHandle_StopCountdown>

                ui = UI_COUNTDOWN;
 8004c22:	4b32      	ldr	r3, [pc, #200]	@ (8004cec <Screen_HandleSwitches+0x2b0>)
 8004c24:	2210      	movs	r2, #16
 8004c26:	701a      	strb	r2, [r3, #0]
                screenNeedsRefresh = true;
 8004c28:	4b31      	ldr	r3, [pc, #196]	@ (8004cf0 <Screen_HandleSwitches+0x2b4>)
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	701a      	strb	r2, [r3, #0]
                return;
 8004c2e:	e0bd      	b.n	8004dac <Screen_HandleSwitches+0x370>
            /* -----------------------------------------------------
               SW4 LONG  ENTER EDIT + CONTINUOUS INCREMENT
               ----------------------------------------------------- */
            case BTN_DOWN_LONG:

                ui = UI_COUNTDOWN_EDIT_MIN;
 8004c30:	4b2e      	ldr	r3, [pc, #184]	@ (8004cec <Screen_HandleSwitches+0x2b0>)
 8004c32:	2211      	movs	r2, #17
 8004c34:	701a      	strb	r2, [r3, #0]

                if (HAL_GetTick() - last_repeat_time > COUNTDOWN_INC_MS)
 8004c36:	f001 fb25 	bl	8006284 <HAL_GetTick>
 8004c3a:	4602      	mov	r2, r0
 8004c3c:	4b32      	ldr	r3, [pc, #200]	@ (8004d08 <Screen_HandleSwitches+0x2cc>)
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	1ad3      	subs	r3, r2, r3
 8004c42:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004c46:	f240 80aa 	bls.w	8004d9e <Screen_HandleSwitches+0x362>
                {
                    last_repeat_time = HAL_GetTick();
 8004c4a:	f001 fb1b 	bl	8006284 <HAL_GetTick>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	4a2d      	ldr	r2, [pc, #180]	@ (8004d08 <Screen_HandleSwitches+0x2cc>)
 8004c52:	6013      	str	r3, [r2, #0]
                    edit_countdown_min = (edit_countdown_min + 1) % 999;
 8004c54:	4b2b      	ldr	r3, [pc, #172]	@ (8004d04 <Screen_HandleSwitches+0x2c8>)
 8004c56:	881b      	ldrh	r3, [r3, #0]
 8004c58:	3301      	adds	r3, #1
 8004c5a:	4a2c      	ldr	r2, [pc, #176]	@ (8004d0c <Screen_HandleSwitches+0x2d0>)
 8004c5c:	fb82 1203 	smull	r1, r2, r2, r3
 8004c60:	441a      	add	r2, r3
 8004c62:	1251      	asrs	r1, r2, #9
 8004c64:	17da      	asrs	r2, r3, #31
 8004c66:	1a8a      	subs	r2, r1, r2
 8004c68:	f240 31e7 	movw	r1, #999	@ 0x3e7
 8004c6c:	fb01 f202 	mul.w	r2, r1, r2
 8004c70:	1a9a      	subs	r2, r3, r2
 8004c72:	b292      	uxth	r2, r2
 8004c74:	4b23      	ldr	r3, [pc, #140]	@ (8004d04 <Screen_HandleSwitches+0x2c8>)
 8004c76:	801a      	strh	r2, [r3, #0]
                    screenNeedsRefresh = true;
 8004c78:	4b1d      	ldr	r3, [pc, #116]	@ (8004cf0 <Screen_HandleSwitches+0x2b4>)
 8004c7a:	2201      	movs	r2, #1
 8004c7c:	701a      	strb	r2, [r3, #0]
                }
                return;
 8004c7e:	e08e      	b.n	8004d9e <Screen_HandleSwitches+0x362>

            default:
                break;
 8004c80:	bf00      	nop
    }

    /* ===========================================================
       MENU MODE BUTTON FLOW  (while editing)
       =========================================================== */
    switch(b)
 8004c82:	79fb      	ldrb	r3, [r7, #7]
 8004c84:	3b01      	subs	r3, #1
 8004c86:	2b07      	cmp	r3, #7
 8004c88:	f200 808b 	bhi.w	8004da2 <Screen_HandleSwitches+0x366>
 8004c8c:	a201      	add	r2, pc, #4	@ (adr r2, 8004c94 <Screen_HandleSwitches+0x258>)
 8004c8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c92:	bf00      	nop
 8004c94:	08004cb5 	.word	0x08004cb5
 8004c98:	08004cc3 	.word	0x08004cc3
 8004c9c:	08004cc9 	.word	0x08004cc9
 8004ca0:	08004d45 	.word	0x08004d45
 8004ca4:	08004da3 	.word	0x08004da3
 8004ca8:	08004da3 	.word	0x08004da3
 8004cac:	08004d1d 	.word	0x08004d1d
 8004cb0:	08004d73 	.word	0x08004d73
    {
        /* ---------------------- BACK --------------------- */
        case BTN_RESET:
            ui = UI_DASH;
 8004cb4:	4b0d      	ldr	r3, [pc, #52]	@ (8004cec <Screen_HandleSwitches+0x2b0>)
 8004cb6:	2201      	movs	r2, #1
 8004cb8:	701a      	strb	r2, [r3, #0]
            screenNeedsRefresh = true;
 8004cba:	4b0d      	ldr	r3, [pc, #52]	@ (8004cf0 <Screen_HandleSwitches+0x2b4>)
 8004cbc:	2201      	movs	r2, #1
 8004cbe:	701a      	strb	r2, [r3, #0]
            return;
 8004cc0:	e074      	b.n	8004dac <Screen_HandleSwitches+0x370>

        /* ---------------------- ENTER / SELECT ------------ */
        case BTN_SELECT:
            menu_select();
 8004cc2:	f7ff fcdd 	bl	8004680 <menu_select>
            return;
 8004cc6:	e071      	b.n	8004dac <Screen_HandleSwitches+0x370>

        /* ---------------------- UP ------------------------ */
        case BTN_UP:
            if (ui == UI_MENU)
 8004cc8:	4b08      	ldr	r3, [pc, #32]	@ (8004cec <Screen_HandleSwitches+0x2b0>)
 8004cca:	781b      	ldrb	r3, [r3, #0]
 8004ccc:	2b02      	cmp	r3, #2
 8004cce:	d11f      	bne.n	8004d10 <Screen_HandleSwitches+0x2d4>
            {
                if (menu_idx > 0) menu_idx--;
 8004cd0:	4b09      	ldr	r3, [pc, #36]	@ (8004cf8 <Screen_HandleSwitches+0x2bc>)
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	dd04      	ble.n	8004ce2 <Screen_HandleSwitches+0x2a6>
 8004cd8:	4b07      	ldr	r3, [pc, #28]	@ (8004cf8 <Screen_HandleSwitches+0x2bc>)
 8004cda:	681b      	ldr	r3, [r3, #0]
 8004cdc:	3b01      	subs	r3, #1
 8004cde:	4a06      	ldr	r2, [pc, #24]	@ (8004cf8 <Screen_HandleSwitches+0x2bc>)
 8004ce0:	6013      	str	r3, [r2, #0]
                screenNeedsRefresh = true;
 8004ce2:	4b03      	ldr	r3, [pc, #12]	@ (8004cf0 <Screen_HandleSwitches+0x2b4>)
 8004ce4:	2201      	movs	r2, #1
 8004ce6:	701a      	strb	r2, [r3, #0]
            else
            {
                increase_edit_value();
                screenNeedsRefresh = true;
            }
            return;
 8004ce8:	e060      	b.n	8004dac <Screen_HandleSwitches+0x370>
 8004cea:	bf00      	nop
 8004cec:	20000546 	.word	0x20000546
 8004cf0:	20000547 	.word	0x20000547
 8004cf4:	200004f2 	.word	0x200004f2
 8004cf8:	20000574 	.word	0x20000574
 8004cfc:	200004ee 	.word	0x200004ee
 8004d00:	200004ef 	.word	0x200004ef
 8004d04:	20000570 	.word	0x20000570
 8004d08:	20000568 	.word	0x20000568
 8004d0c:	83340521 	.word	0x83340521
                increase_edit_value();
 8004d10:	f7ff fa62 	bl	80041d8 <increase_edit_value>
                screenNeedsRefresh = true;
 8004d14:	4b27      	ldr	r3, [pc, #156]	@ (8004db4 <Screen_HandleSwitches+0x378>)
 8004d16:	2201      	movs	r2, #1
 8004d18:	701a      	strb	r2, [r3, #0]
            return;
 8004d1a:	e047      	b.n	8004dac <Screen_HandleSwitches+0x370>

        case BTN_UP_LONG:
            if (HAL_GetTick() - last_repeat_time > CONTINUOUS_STEP_MS)
 8004d1c:	f001 fab2 	bl	8006284 <HAL_GetTick>
 8004d20:	4602      	mov	r2, r0
 8004d22:	4b25      	ldr	r3, [pc, #148]	@ (8004db8 <Screen_HandleSwitches+0x37c>)
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	1ad3      	subs	r3, r2, r3
 8004d28:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8004d2c:	d93b      	bls.n	8004da6 <Screen_HandleSwitches+0x36a>
            {
                last_repeat_time = HAL_GetTick();
 8004d2e:	f001 faa9 	bl	8006284 <HAL_GetTick>
 8004d32:	4603      	mov	r3, r0
 8004d34:	4a20      	ldr	r2, [pc, #128]	@ (8004db8 <Screen_HandleSwitches+0x37c>)
 8004d36:	6013      	str	r3, [r2, #0]
                increase_edit_value();
 8004d38:	f7ff fa4e 	bl	80041d8 <increase_edit_value>
                screenNeedsRefresh = true;
 8004d3c:	4b1d      	ldr	r3, [pc, #116]	@ (8004db4 <Screen_HandleSwitches+0x378>)
 8004d3e:	2201      	movs	r2, #1
 8004d40:	701a      	strb	r2, [r3, #0]
            }
            return;
 8004d42:	e030      	b.n	8004da6 <Screen_HandleSwitches+0x36a>

        /* ---------------------- DOWN ---------------------- */
        case BTN_DOWN:
            if (ui == UI_MENU)
 8004d44:	4b1d      	ldr	r3, [pc, #116]	@ (8004dbc <Screen_HandleSwitches+0x380>)
 8004d46:	781b      	ldrb	r3, [r3, #0]
 8004d48:	2b02      	cmp	r3, #2
 8004d4a:	d10c      	bne.n	8004d66 <Screen_HandleSwitches+0x32a>
            {
                if (menu_idx < MAIN_MENU_COUNT - 1) menu_idx++;
 8004d4c:	4b1c      	ldr	r3, [pc, #112]	@ (8004dc0 <Screen_HandleSwitches+0x384>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	2b03      	cmp	r3, #3
 8004d52:	d804      	bhi.n	8004d5e <Screen_HandleSwitches+0x322>
 8004d54:	4b1a      	ldr	r3, [pc, #104]	@ (8004dc0 <Screen_HandleSwitches+0x384>)
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	3301      	adds	r3, #1
 8004d5a:	4a19      	ldr	r2, [pc, #100]	@ (8004dc0 <Screen_HandleSwitches+0x384>)
 8004d5c:	6013      	str	r3, [r2, #0]
                screenNeedsRefresh = true;
 8004d5e:	4b15      	ldr	r3, [pc, #84]	@ (8004db4 <Screen_HandleSwitches+0x378>)
 8004d60:	2201      	movs	r2, #1
 8004d62:	701a      	strb	r2, [r3, #0]
            else
            {
                decrease_edit_value();
                screenNeedsRefresh = true;
            }
            return;
 8004d64:	e022      	b.n	8004dac <Screen_HandleSwitches+0x370>
                decrease_edit_value();
 8004d66:	f7ff fb6d 	bl	8004444 <decrease_edit_value>
                screenNeedsRefresh = true;
 8004d6a:	4b12      	ldr	r3, [pc, #72]	@ (8004db4 <Screen_HandleSwitches+0x378>)
 8004d6c:	2201      	movs	r2, #1
 8004d6e:	701a      	strb	r2, [r3, #0]
            return;
 8004d70:	e01c      	b.n	8004dac <Screen_HandleSwitches+0x370>

        case BTN_DOWN_LONG:
            if (HAL_GetTick() - last_repeat_time > CONTINUOUS_STEP_MS)
 8004d72:	f001 fa87 	bl	8006284 <HAL_GetTick>
 8004d76:	4602      	mov	r2, r0
 8004d78:	4b0f      	ldr	r3, [pc, #60]	@ (8004db8 <Screen_HandleSwitches+0x37c>)
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	1ad3      	subs	r3, r2, r3
 8004d7e:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8004d82:	d912      	bls.n	8004daa <Screen_HandleSwitches+0x36e>
            {
                last_repeat_time = HAL_GetTick();
 8004d84:	f001 fa7e 	bl	8006284 <HAL_GetTick>
 8004d88:	4603      	mov	r3, r0
 8004d8a:	4a0b      	ldr	r2, [pc, #44]	@ (8004db8 <Screen_HandleSwitches+0x37c>)
 8004d8c:	6013      	str	r3, [r2, #0]
                decrease_edit_value();
 8004d8e:	f7ff fb59 	bl	8004444 <decrease_edit_value>
                screenNeedsRefresh = true;
 8004d92:	4b08      	ldr	r3, [pc, #32]	@ (8004db4 <Screen_HandleSwitches+0x378>)
 8004d94:	2201      	movs	r2, #1
 8004d96:	701a      	strb	r2, [r3, #0]
            }
            return;
 8004d98:	e007      	b.n	8004daa <Screen_HandleSwitches+0x36e>
    if (b == BTN_NONE) return;
 8004d9a:	bf00      	nop
 8004d9c:	e006      	b.n	8004dac <Screen_HandleSwitches+0x370>
                return;
 8004d9e:	bf00      	nop
 8004da0:	e004      	b.n	8004dac <Screen_HandleSwitches+0x370>

        default:
            return;
 8004da2:	bf00      	nop
 8004da4:	e002      	b.n	8004dac <Screen_HandleSwitches+0x370>
            return;
 8004da6:	bf00      	nop
 8004da8:	e000      	b.n	8004dac <Screen_HandleSwitches+0x370>
            return;
 8004daa:	bf00      	nop
    }
}
 8004dac:	3708      	adds	r7, #8
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bd80      	pop	{r7, pc}
 8004db2:	bf00      	nop
 8004db4:	20000547 	.word	0x20000547
 8004db8:	20000568 	.word	0x20000568
 8004dbc:	20000546 	.word	0x20000546
 8004dc0:	20000574 	.word	0x20000574

08004dc4 <Screen_Update>:
 *  SCREEN.C  PART 4 OF 4
 *  LCD Update Engine + Final Rendering
 ***************************************************************/

void Screen_Update(void)
{
 8004dc4:	b580      	push	{r7, lr}
 8004dc6:	b084      	sub	sp, #16
 8004dc8:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 8004dca:	f001 fa5b 	bl	8006284 <HAL_GetTick>
 8004dce:	60b8      	str	r0, [r7, #8]

    /* ============================================================
       Determine if cursor blink is active
       ============================================================ */
    bool cursorBlinkActive = false;
 8004dd0:	2300      	movs	r3, #0
 8004dd2:	73fb      	strb	r3, [r7, #15]

    switch(ui)
 8004dd4:	4b92      	ldr	r3, [pc, #584]	@ (8005020 <Screen_Update+0x25c>)
 8004dd6:	781b      	ldrb	r3, [r3, #0]
 8004dd8:	2b19      	cmp	r3, #25
 8004dda:	bf8c      	ite	hi
 8004ddc:	2201      	movhi	r2, #1
 8004dde:	2200      	movls	r2, #0
 8004de0:	b2d2      	uxtb	r2, r2
 8004de2:	2a00      	cmp	r2, #0
 8004de4:	d10e      	bne.n	8004e04 <Screen_Update+0x40>
 8004de6:	4a8f      	ldr	r2, [pc, #572]	@ (8005024 <Screen_Update+0x260>)
 8004de8:	fa22 f303 	lsr.w	r3, r2, r3
 8004dec:	f003 0301 	and.w	r3, r3, #1
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	bf14      	ite	ne
 8004df4:	2301      	movne	r3, #1
 8004df6:	2300      	moveq	r3, #0
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d002      	beq.n	8004e04 <Screen_Update+0x40>
        case UI_TWIST_EDIT_OFF_H:
        case UI_TWIST_EDIT_OFF_M:
        case UI_AUTO_EDIT_GAP:
        case UI_AUTO_EDIT_MAXRUN:
        case UI_AUTO_EDIT_RETRY:
            cursorBlinkActive = true;
 8004dfe:	2301      	movs	r3, #1
 8004e00:	73fb      	strb	r3, [r7, #15]
            break;
 8004e02:	e005      	b.n	8004e10 <Screen_Update+0x4c>

        default:
            cursorBlinkActive = false;
 8004e04:	2300      	movs	r3, #0
 8004e06:	73fb      	strb	r3, [r7, #15]
            cursorVisible = true;
 8004e08:	4b87      	ldr	r3, [pc, #540]	@ (8005028 <Screen_Update+0x264>)
 8004e0a:	2201      	movs	r2, #1
 8004e0c:	701a      	strb	r2, [r3, #0]
            break;
 8004e0e:	bf00      	nop
    }

    /* Handle cursor blinking */
    if (cursorBlinkActive && (now - lastCursorToggle >= CURSOR_BLINK_MS))
 8004e10:	7bfb      	ldrb	r3, [r7, #15]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d01c      	beq.n	8004e50 <Screen_Update+0x8c>
 8004e16:	4b85      	ldr	r3, [pc, #532]	@ (800502c <Screen_Update+0x268>)
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	68ba      	ldr	r2, [r7, #8]
 8004e1c:	1ad3      	subs	r3, r2, r3
 8004e1e:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8004e22:	4293      	cmp	r3, r2
 8004e24:	d314      	bcc.n	8004e50 <Screen_Update+0x8c>
    {
        cursorVisible = !cursorVisible;
 8004e26:	4b80      	ldr	r3, [pc, #512]	@ (8005028 <Screen_Update+0x264>)
 8004e28:	781b      	ldrb	r3, [r3, #0]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	bf14      	ite	ne
 8004e2e:	2301      	movne	r3, #1
 8004e30:	2300      	moveq	r3, #0
 8004e32:	b2db      	uxtb	r3, r3
 8004e34:	f083 0301 	eor.w	r3, r3, #1
 8004e38:	b2db      	uxtb	r3, r3
 8004e3a:	f003 0301 	and.w	r3, r3, #1
 8004e3e:	b2da      	uxtb	r2, r3
 8004e40:	4b79      	ldr	r3, [pc, #484]	@ (8005028 <Screen_Update+0x264>)
 8004e42:	701a      	strb	r2, [r3, #0]
        lastCursorToggle = now;
 8004e44:	4a79      	ldr	r2, [pc, #484]	@ (800502c <Screen_Update+0x268>)
 8004e46:	68bb      	ldr	r3, [r7, #8]
 8004e48:	6013      	str	r3, [r2, #0]
        screenNeedsRefresh = true;
 8004e4a:	4b79      	ldr	r3, [pc, #484]	@ (8005030 <Screen_Update+0x26c>)
 8004e4c:	2201      	movs	r2, #1
 8004e4e:	701a      	strb	r2, [r3, #0]
    }

    /* ============================================================
       Auto-transition from WELCOME  DASH
       ============================================================ */
    if (ui == UI_WELCOME && now - lastLcdUpdateTime >= WELCOME_MS)
 8004e50:	4b73      	ldr	r3, [pc, #460]	@ (8005020 <Screen_Update+0x25c>)
 8004e52:	781b      	ldrb	r3, [r3, #0]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d110      	bne.n	8004e7a <Screen_Update+0xb6>
 8004e58:	4b76      	ldr	r3, [pc, #472]	@ (8005034 <Screen_Update+0x270>)
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	68ba      	ldr	r2, [r7, #8]
 8004e5e:	1ad3      	subs	r3, r2, r3
 8004e60:	f640 12c4 	movw	r2, #2500	@ 0x9c4
 8004e64:	4293      	cmp	r3, r2
 8004e66:	d308      	bcc.n	8004e7a <Screen_Update+0xb6>
    {
        ui = UI_DASH;
 8004e68:	4b6d      	ldr	r3, [pc, #436]	@ (8005020 <Screen_Update+0x25c>)
 8004e6a:	2201      	movs	r2, #1
 8004e6c:	701a      	strb	r2, [r3, #0]
        lastLcdUpdateTime = now;
 8004e6e:	4a71      	ldr	r2, [pc, #452]	@ (8005034 <Screen_Update+0x270>)
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	6013      	str	r3, [r2, #0]
        screenNeedsRefresh = true;
 8004e74:	4b6e      	ldr	r3, [pc, #440]	@ (8005030 <Screen_Update+0x26c>)
 8004e76:	2201      	movs	r2, #1
 8004e78:	701a      	strb	r2, [r3, #0]
    }

    /* ============================================================
       Auto-return to DASH after 60s inactivity
       ============================================================ */
    if (ui != UI_WELCOME &&
 8004e7a:	4b69      	ldr	r3, [pc, #420]	@ (8005020 <Screen_Update+0x25c>)
 8004e7c:	781b      	ldrb	r3, [r3, #0]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d011      	beq.n	8004ea6 <Screen_Update+0xe2>
        ui != UI_DASH &&
 8004e82:	4b67      	ldr	r3, [pc, #412]	@ (8005020 <Screen_Update+0x25c>)
 8004e84:	781b      	ldrb	r3, [r3, #0]
    if (ui != UI_WELCOME &&
 8004e86:	2b01      	cmp	r3, #1
 8004e88:	d00d      	beq.n	8004ea6 <Screen_Update+0xe2>
        now - lastUserAction >= AUTO_BACK_MS)
 8004e8a:	4b6b      	ldr	r3, [pc, #428]	@ (8005038 <Screen_Update+0x274>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	68ba      	ldr	r2, [r7, #8]
 8004e90:	1ad3      	subs	r3, r2, r3
 8004e92:	f64e 2260 	movw	r2, #60000	@ 0xea60
        ui != UI_DASH &&
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d305      	bcc.n	8004ea6 <Screen_Update+0xe2>
    {
        ui = UI_DASH;
 8004e9a:	4b61      	ldr	r3, [pc, #388]	@ (8005020 <Screen_Update+0x25c>)
 8004e9c:	2201      	movs	r2, #1
 8004e9e:	701a      	strb	r2, [r3, #0]
        screenNeedsRefresh = true;
 8004ea0:	4b63      	ldr	r3, [pc, #396]	@ (8005030 <Screen_Update+0x26c>)
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	701a      	strb	r2, [r3, #0]
    }

    /* ============================================================
       Refresh dashboard every second
       ============================================================ */
    if (ui == UI_DASH && (now - lastLcdUpdateTime >= 1000))
 8004ea6:	4b5e      	ldr	r3, [pc, #376]	@ (8005020 <Screen_Update+0x25c>)
 8004ea8:	781b      	ldrb	r3, [r3, #0]
 8004eaa:	2b01      	cmp	r3, #1
 8004eac:	d10c      	bne.n	8004ec8 <Screen_Update+0x104>
 8004eae:	4b61      	ldr	r3, [pc, #388]	@ (8005034 <Screen_Update+0x270>)
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	68ba      	ldr	r2, [r7, #8]
 8004eb4:	1ad3      	subs	r3, r2, r3
 8004eb6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004eba:	d305      	bcc.n	8004ec8 <Screen_Update+0x104>
    {
        lastLcdUpdateTime = now;
 8004ebc:	4a5d      	ldr	r2, [pc, #372]	@ (8005034 <Screen_Update+0x270>)
 8004ebe:	68bb      	ldr	r3, [r7, #8]
 8004ec0:	6013      	str	r3, [r2, #0]
        screenNeedsRefresh = true;
 8004ec2:	4b5b      	ldr	r3, [pc, #364]	@ (8005030 <Screen_Update+0x26c>)
 8004ec4:	2201      	movs	r2, #1
 8004ec6:	701a      	strb	r2, [r3, #0]
    }

    /* ============================================================
       Perform LCD Refresh
       ============================================================ */
    if (screenNeedsRefresh || ui != last_ui)
 8004ec8:	4b59      	ldr	r3, [pc, #356]	@ (8005030 <Screen_Update+0x26c>)
 8004eca:	781b      	ldrb	r3, [r3, #0]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d106      	bne.n	8004ede <Screen_Update+0x11a>
 8004ed0:	4b53      	ldr	r3, [pc, #332]	@ (8005020 <Screen_Update+0x25c>)
 8004ed2:	781a      	ldrb	r2, [r3, #0]
 8004ed4:	4b59      	ldr	r3, [pc, #356]	@ (800503c <Screen_Update+0x278>)
 8004ed6:	781b      	ldrb	r3, [r3, #0]
 8004ed8:	429a      	cmp	r2, r3
 8004eda:	f000 809d 	beq.w	8005018 <Screen_Update+0x254>
    {
        bool fullRefresh = (ui != last_ui);
 8004ede:	4b50      	ldr	r3, [pc, #320]	@ (8005020 <Screen_Update+0x25c>)
 8004ee0:	781a      	ldrb	r2, [r3, #0]
 8004ee2:	4b56      	ldr	r3, [pc, #344]	@ (800503c <Screen_Update+0x278>)
 8004ee4:	781b      	ldrb	r3, [r3, #0]
 8004ee6:	429a      	cmp	r2, r3
 8004ee8:	bf14      	ite	ne
 8004eea:	2301      	movne	r3, #1
 8004eec:	2300      	moveq	r3, #0
 8004eee:	71fb      	strb	r3, [r7, #7]
        last_ui = ui;
 8004ef0:	4b4b      	ldr	r3, [pc, #300]	@ (8005020 <Screen_Update+0x25c>)
 8004ef2:	781a      	ldrb	r2, [r3, #0]
 8004ef4:	4b51      	ldr	r3, [pc, #324]	@ (800503c <Screen_Update+0x278>)
 8004ef6:	701a      	strb	r2, [r3, #0]
        screenNeedsRefresh = false;
 8004ef8:	4b4d      	ldr	r3, [pc, #308]	@ (8005030 <Screen_Update+0x26c>)
 8004efa:	2200      	movs	r2, #0
 8004efc:	701a      	strb	r2, [r3, #0]

        if (fullRefresh)
 8004efe:	79fb      	ldrb	r3, [r7, #7]
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d001      	beq.n	8004f08 <Screen_Update+0x144>
            lcd_clear();
 8004f04:	f7fc fecb 	bl	8001c9e <lcd_clear>

        switch(ui)
 8004f08:	4b45      	ldr	r3, [pc, #276]	@ (8005020 <Screen_Update+0x25c>)
 8004f0a:	781b      	ldrb	r3, [r3, #0]
 8004f0c:	2b19      	cmp	r3, #25
 8004f0e:	d87c      	bhi.n	800500a <Screen_Update+0x246>
 8004f10:	a201      	add	r2, pc, #4	@ (adr r2, 8004f18 <Screen_Update+0x154>)
 8004f12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f16:	bf00      	nop
 8004f18:	08004f81 	.word	0x08004f81
 8004f1c:	08004f87 	.word	0x08004f87
 8004f20:	08004f8d 	.word	0x08004f8d
 8004f24:	08004f93 	.word	0x08004f93
 8004f28:	08004f99 	.word	0x08004f99
 8004f2c:	08004f9f 	.word	0x08004f9f
 8004f30:	0800500b 	.word	0x0800500b
 8004f34:	08004fa5 	.word	0x08004fa5
 8004f38:	08004fab 	.word	0x08004fab
 8004f3c:	08004fb1 	.word	0x08004fb1
 8004f40:	08004fb7 	.word	0x08004fb7
 8004f44:	0800500b 	.word	0x0800500b
 8004f48:	08004fbd 	.word	0x08004fbd
 8004f4c:	08004fc3 	.word	0x08004fc3
 8004f50:	08004fc9 	.word	0x08004fc9
 8004f54:	08004fcf 	.word	0x08004fcf
 8004f58:	08004fd5 	.word	0x08004fd5
 8004f5c:	08004fdb 	.word	0x08004fdb
 8004f60:	0800500b 	.word	0x0800500b
 8004f64:	08004fe1 	.word	0x08004fe1
 8004f68:	08004fe7 	.word	0x08004fe7
 8004f6c:	08004fed 	.word	0x08004fed
 8004f70:	08004ff3 	.word	0x08004ff3
 8004f74:	08004ff9 	.word	0x08004ff9
 8004f78:	08004fff 	.word	0x08004fff
 8004f7c:	08005005 	.word	0x08005005
        {
            case UI_WELCOME:                show_welcome(); break;
 8004f80:	f7fe fd68 	bl	8003a54 <show_welcome>
 8004f84:	e048      	b.n	8005018 <Screen_Update+0x254>
            case UI_DASH:                   show_dash(); break;
 8004f86:	f7fe fd75 	bl	8003a74 <show_dash>
 8004f8a:	e045      	b.n	8005018 <Screen_Update+0x254>

            case UI_MENU:                   show_menu(); break;
 8004f8c:	f7fe fe62 	bl	8003c54 <show_menu>
 8004f90:	e042      	b.n	8005018 <Screen_Update+0x254>

            case UI_MANUAL:                 show_manual(); break;
 8004f92:	f7fe febd 	bl	8003d10 <show_manual>
 8004f96:	e03f      	b.n	8005018 <Screen_Update+0x254>
            case UI_SEMI_AUTO:              show_semi_auto(); break;
 8004f98:	f7fe ff10 	bl	8003dbc <show_semi_auto>
 8004f9c:	e03c      	b.n	8005018 <Screen_Update+0x254>

            case UI_TIMER:                  show_timer(); break;
 8004f9e:	f7fe ff27 	bl	8003df0 <show_timer>
 8004fa2:	e039      	b.n	8005018 <Screen_Update+0x254>
            case UI_TIMER_EDIT_SLOT_ON_H:   show_timer_on_h(); break;
 8004fa4:	f7fe ff5c 	bl	8003e60 <show_timer_on_h>
 8004fa8:	e036      	b.n	8005018 <Screen_Update+0x254>
            case UI_TIMER_EDIT_SLOT_ON_M:   show_timer_on_m(); break;
 8004faa:	f7fe ff69 	bl	8003e80 <show_timer_on_m>
 8004fae:	e033      	b.n	8005018 <Screen_Update+0x254>
            case UI_TIMER_EDIT_SLOT_OFF_H:  show_timer_off_h(); break;
 8004fb0:	f7fe ff76 	bl	8003ea0 <show_timer_off_h>
 8004fb4:	e030      	b.n	8005018 <Screen_Update+0x254>
            case UI_TIMER_EDIT_SLOT_OFF_M:  show_timer_off_m(); break;
 8004fb6:	f7fe ff83 	bl	8003ec0 <show_timer_off_m>
 8004fba:	e02d      	b.n	8005018 <Screen_Update+0x254>

            case UI_AUTO_MENU:              show_auto_menu(); break;
 8004fbc:	f7fe fec0 	bl	8003d40 <show_auto_menu>
 8004fc0:	e02a      	b.n	8005018 <Screen_Update+0x254>
            case UI_AUTO_EDIT_GAP:          show_auto_gap(); break;
 8004fc2:	f7fe fecb 	bl	8003d5c <show_auto_gap>
 8004fc6:	e027      	b.n	8005018 <Screen_Update+0x254>
            case UI_AUTO_EDIT_MAXRUN:       show_auto_maxrun(); break;
 8004fc8:	f7fe fed8 	bl	8003d7c <show_auto_maxrun>
 8004fcc:	e024      	b.n	8005018 <Screen_Update+0x254>
            case UI_AUTO_EDIT_RETRY:        show_auto_retry(); break;
 8004fce:	f7fe fee5 	bl	8003d9c <show_auto_retry>
 8004fd2:	e021      	b.n	8005018 <Screen_Update+0x254>

            case UI_COUNTDOWN:              show_countdown(); break;
 8004fd4:	f7ff f810 	bl	8003ff8 <show_countdown>
 8004fd8:	e01e      	b.n	8005018 <Screen_Update+0x254>
            case UI_COUNTDOWN_EDIT_MIN:     show_countdown_edit_min(); break;
 8004fda:	f7ff f865 	bl	80040a8 <show_countdown_edit_min>
 8004fde:	e01b      	b.n	8005018 <Screen_Update+0x254>

            case UI_TWIST:                  show_twist(); break;
 8004fe0:	f7fe ff7e 	bl	8003ee0 <show_twist>
 8004fe4:	e018      	b.n	8005018 <Screen_Update+0x254>
            case UI_TWIST_EDIT_ON:          show_twist_on_sec(); break;
 8004fe6:	f7fe ffa7 	bl	8003f38 <show_twist_on_sec>
 8004fea:	e015      	b.n	8005018 <Screen_Update+0x254>
            case UI_TWIST_EDIT_OFF:         show_twist_off_sec(); break;
 8004fec:	f7fe ffb4 	bl	8003f58 <show_twist_off_sec>
 8004ff0:	e012      	b.n	8005018 <Screen_Update+0x254>
            case UI_TWIST_EDIT_ON_H:        show_twist_on_h(); break;
 8004ff2:	f7fe ffc1 	bl	8003f78 <show_twist_on_h>
 8004ff6:	e00f      	b.n	8005018 <Screen_Update+0x254>
            case UI_TWIST_EDIT_ON_M:        show_twist_on_m(); break;
 8004ff8:	f7fe ffce 	bl	8003f98 <show_twist_on_m>
 8004ffc:	e00c      	b.n	8005018 <Screen_Update+0x254>
            case UI_TWIST_EDIT_OFF_H:       show_twist_off_h(); break;
 8004ffe:	f7fe ffdb 	bl	8003fb8 <show_twist_off_h>
 8005002:	e009      	b.n	8005018 <Screen_Update+0x254>
            case UI_TWIST_EDIT_OFF_M:       show_twist_off_m(); break;
 8005004:	f7fe ffe8 	bl	8003fd8 <show_twist_off_m>
 8005008:	e006      	b.n	8005018 <Screen_Update+0x254>

            default:
                lcd_line0("Not Impl");
 800500a:	480d      	ldr	r0, [pc, #52]	@ (8005040 <Screen_Update+0x27c>)
 800500c:	f7fe fcf2 	bl	80039f4 <lcd_line0>
                lcd_line1(" ");
 8005010:	480c      	ldr	r0, [pc, #48]	@ (8005044 <Screen_Update+0x280>)
 8005012:	f7fe fcfb 	bl	8003a0c <lcd_line1>
                break;
 8005016:	bf00      	nop
        }
    }
}
 8005018:	bf00      	nop
 800501a:	3710      	adds	r7, #16
 800501c:	46bd      	mov	sp, r7
 800501e:	bd80      	pop	{r7, pc}
 8005020:	20000546 	.word	0x20000546
 8005024:	03f2e784 	.word	0x03f2e784
 8005028:	2000001f 	.word	0x2000001f
 800502c:	20000548 	.word	0x20000548
 8005030:	20000547 	.word	0x20000547
 8005034:	2000054c 	.word	0x2000054c
 8005038:	20000550 	.word	0x20000550
 800503c:	2000001e 	.word	0x2000001e
 8005040:	0800f548 	.word	0x0800f548
 8005044:	0800f554 	.word	0x0800f554

08005048 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005048:	b480      	push	{r7}
 800504a:	b085      	sub	sp, #20
 800504c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800504e:	4b15      	ldr	r3, [pc, #84]	@ (80050a4 <HAL_MspInit+0x5c>)
 8005050:	699b      	ldr	r3, [r3, #24]
 8005052:	4a14      	ldr	r2, [pc, #80]	@ (80050a4 <HAL_MspInit+0x5c>)
 8005054:	f043 0301 	orr.w	r3, r3, #1
 8005058:	6193      	str	r3, [r2, #24]
 800505a:	4b12      	ldr	r3, [pc, #72]	@ (80050a4 <HAL_MspInit+0x5c>)
 800505c:	699b      	ldr	r3, [r3, #24]
 800505e:	f003 0301 	and.w	r3, r3, #1
 8005062:	60bb      	str	r3, [r7, #8]
 8005064:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005066:	4b0f      	ldr	r3, [pc, #60]	@ (80050a4 <HAL_MspInit+0x5c>)
 8005068:	69db      	ldr	r3, [r3, #28]
 800506a:	4a0e      	ldr	r2, [pc, #56]	@ (80050a4 <HAL_MspInit+0x5c>)
 800506c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005070:	61d3      	str	r3, [r2, #28]
 8005072:	4b0c      	ldr	r3, [pc, #48]	@ (80050a4 <HAL_MspInit+0x5c>)
 8005074:	69db      	ldr	r3, [r3, #28]
 8005076:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800507a:	607b      	str	r3, [r7, #4]
 800507c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800507e:	4b0a      	ldr	r3, [pc, #40]	@ (80050a8 <HAL_MspInit+0x60>)
 8005080:	685b      	ldr	r3, [r3, #4]
 8005082:	60fb      	str	r3, [r7, #12]
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800508a:	60fb      	str	r3, [r7, #12]
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005092:	60fb      	str	r3, [r7, #12]
 8005094:	4a04      	ldr	r2, [pc, #16]	@ (80050a8 <HAL_MspInit+0x60>)
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800509a:	bf00      	nop
 800509c:	3714      	adds	r7, #20
 800509e:	46bd      	mov	sp, r7
 80050a0:	bc80      	pop	{r7}
 80050a2:	4770      	bx	lr
 80050a4:	40021000 	.word	0x40021000
 80050a8:	40010000 	.word	0x40010000

080050ac <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80050ac:	b580      	push	{r7, lr}
 80050ae:	b088      	sub	sp, #32
 80050b0:	af00      	add	r7, sp, #0
 80050b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050b4:	f107 0310 	add.w	r3, r7, #16
 80050b8:	2200      	movs	r2, #0
 80050ba:	601a      	str	r2, [r3, #0]
 80050bc:	605a      	str	r2, [r3, #4]
 80050be:	609a      	str	r2, [r3, #8]
 80050c0:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	4a18      	ldr	r2, [pc, #96]	@ (8005128 <HAL_ADC_MspInit+0x7c>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d129      	bne.n	8005120 <HAL_ADC_MspInit+0x74>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80050cc:	4b17      	ldr	r3, [pc, #92]	@ (800512c <HAL_ADC_MspInit+0x80>)
 80050ce:	699b      	ldr	r3, [r3, #24]
 80050d0:	4a16      	ldr	r2, [pc, #88]	@ (800512c <HAL_ADC_MspInit+0x80>)
 80050d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80050d6:	6193      	str	r3, [r2, #24]
 80050d8:	4b14      	ldr	r3, [pc, #80]	@ (800512c <HAL_ADC_MspInit+0x80>)
 80050da:	699b      	ldr	r3, [r3, #24]
 80050dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80050e0:	60fb      	str	r3, [r7, #12]
 80050e2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80050e4:	4b11      	ldr	r3, [pc, #68]	@ (800512c <HAL_ADC_MspInit+0x80>)
 80050e6:	699b      	ldr	r3, [r3, #24]
 80050e8:	4a10      	ldr	r2, [pc, #64]	@ (800512c <HAL_ADC_MspInit+0x80>)
 80050ea:	f043 0304 	orr.w	r3, r3, #4
 80050ee:	6193      	str	r3, [r2, #24]
 80050f0:	4b0e      	ldr	r3, [pc, #56]	@ (800512c <HAL_ADC_MspInit+0x80>)
 80050f2:	699b      	ldr	r3, [r3, #24]
 80050f4:	f003 0304 	and.w	r3, r3, #4
 80050f8:	60bb      	str	r3, [r7, #8]
 80050fa:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> ADC1_IN4
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80050fc:	23ff      	movs	r3, #255	@ 0xff
 80050fe:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005100:	2303      	movs	r3, #3
 8005102:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005104:	f107 0310 	add.w	r3, r7, #16
 8005108:	4619      	mov	r1, r3
 800510a:	4809      	ldr	r0, [pc, #36]	@ (8005130 <HAL_ADC_MspInit+0x84>)
 800510c:	f002 f880 	bl	8007210 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8005110:	2200      	movs	r2, #0
 8005112:	2100      	movs	r1, #0
 8005114:	2012      	movs	r0, #18
 8005116:	f001 ff92 	bl	800703e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800511a:	2012      	movs	r0, #18
 800511c:	f001 ffab 	bl	8007076 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8005120:	bf00      	nop
 8005122:	3720      	adds	r7, #32
 8005124:	46bd      	mov	sp, r7
 8005126:	bd80      	pop	{r7, pc}
 8005128:	40012400 	.word	0x40012400
 800512c:	40021000 	.word	0x40021000
 8005130:	40010800 	.word	0x40010800

08005134 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b088      	sub	sp, #32
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800513c:	f107 0310 	add.w	r3, r7, #16
 8005140:	2200      	movs	r2, #0
 8005142:	601a      	str	r2, [r3, #0]
 8005144:	605a      	str	r2, [r3, #4]
 8005146:	609a      	str	r2, [r3, #8]
 8005148:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C2)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	4a16      	ldr	r2, [pc, #88]	@ (80051a8 <HAL_I2C_MspInit+0x74>)
 8005150:	4293      	cmp	r3, r2
 8005152:	d124      	bne.n	800519e <HAL_I2C_MspInit+0x6a>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005154:	4b15      	ldr	r3, [pc, #84]	@ (80051ac <HAL_I2C_MspInit+0x78>)
 8005156:	699b      	ldr	r3, [r3, #24]
 8005158:	4a14      	ldr	r2, [pc, #80]	@ (80051ac <HAL_I2C_MspInit+0x78>)
 800515a:	f043 0308 	orr.w	r3, r3, #8
 800515e:	6193      	str	r3, [r2, #24]
 8005160:	4b12      	ldr	r3, [pc, #72]	@ (80051ac <HAL_I2C_MspInit+0x78>)
 8005162:	699b      	ldr	r3, [r3, #24]
 8005164:	f003 0308 	and.w	r3, r3, #8
 8005168:	60fb      	str	r3, [r7, #12]
 800516a:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800516c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8005170:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8005172:	2312      	movs	r3, #18
 8005174:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005176:	2303      	movs	r3, #3
 8005178:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800517a:	f107 0310 	add.w	r3, r7, #16
 800517e:	4619      	mov	r1, r3
 8005180:	480b      	ldr	r0, [pc, #44]	@ (80051b0 <HAL_I2C_MspInit+0x7c>)
 8005182:	f002 f845 	bl	8007210 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8005186:	4b09      	ldr	r3, [pc, #36]	@ (80051ac <HAL_I2C_MspInit+0x78>)
 8005188:	69db      	ldr	r3, [r3, #28]
 800518a:	4a08      	ldr	r2, [pc, #32]	@ (80051ac <HAL_I2C_MspInit+0x78>)
 800518c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005190:	61d3      	str	r3, [r2, #28]
 8005192:	4b06      	ldr	r3, [pc, #24]	@ (80051ac <HAL_I2C_MspInit+0x78>)
 8005194:	69db      	ldr	r3, [r3, #28]
 8005196:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800519a:	60bb      	str	r3, [r7, #8]
 800519c:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 800519e:	bf00      	nop
 80051a0:	3720      	adds	r7, #32
 80051a2:	46bd      	mov	sp, r7
 80051a4:	bd80      	pop	{r7, pc}
 80051a6:	bf00      	nop
 80051a8:	40005800 	.word	0x40005800
 80051ac:	40021000 	.word	0x40021000
 80051b0:	40010c00 	.word	0x40010c00

080051b4 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80051b4:	b580      	push	{r7, lr}
 80051b6:	b084      	sub	sp, #16
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a0f      	ldr	r2, [pc, #60]	@ (8005200 <HAL_RTC_MspInit+0x4c>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d118      	bne.n	80051f8 <HAL_RTC_MspInit+0x44>
  {
    /* USER CODE BEGIN RTC_MspInit 0 */

    /* USER CODE END RTC_MspInit 0 */
    HAL_PWR_EnableBkUpAccess();
 80051c6:	f003 fceb 	bl	8008ba0 <HAL_PWR_EnableBkUpAccess>
    /* Enable BKP CLK enable for backup registers */
    __HAL_RCC_BKP_CLK_ENABLE();
 80051ca:	4b0e      	ldr	r3, [pc, #56]	@ (8005204 <HAL_RTC_MspInit+0x50>)
 80051cc:	69db      	ldr	r3, [r3, #28]
 80051ce:	4a0d      	ldr	r2, [pc, #52]	@ (8005204 <HAL_RTC_MspInit+0x50>)
 80051d0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80051d4:	61d3      	str	r3, [r2, #28]
 80051d6:	4b0b      	ldr	r3, [pc, #44]	@ (8005204 <HAL_RTC_MspInit+0x50>)
 80051d8:	69db      	ldr	r3, [r3, #28]
 80051da:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80051de:	60fb      	str	r3, [r7, #12]
 80051e0:	68fb      	ldr	r3, [r7, #12]
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80051e2:	4b09      	ldr	r3, [pc, #36]	@ (8005208 <HAL_RTC_MspInit+0x54>)
 80051e4:	2201      	movs	r2, #1
 80051e6:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 80051e8:	2200      	movs	r2, #0
 80051ea:	2100      	movs	r1, #0
 80051ec:	2029      	movs	r0, #41	@ 0x29
 80051ee:	f001 ff26 	bl	800703e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80051f2:	2029      	movs	r0, #41	@ 0x29
 80051f4:	f001 ff3f 	bl	8007076 <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 80051f8:	bf00      	nop
 80051fa:	3710      	adds	r7, #16
 80051fc:	46bd      	mov	sp, r7
 80051fe:	bd80      	pop	{r7, pc}
 8005200:	40002800 	.word	0x40002800
 8005204:	40021000 	.word	0x40021000
 8005208:	4242043c 	.word	0x4242043c

0800520c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b08a      	sub	sp, #40	@ 0x28
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005214:	f107 0314 	add.w	r3, r7, #20
 8005218:	2200      	movs	r2, #0
 800521a:	601a      	str	r2, [r3, #0]
 800521c:	605a      	str	r2, [r3, #4]
 800521e:	609a      	str	r2, [r3, #8]
 8005220:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	4a22      	ldr	r2, [pc, #136]	@ (80052b0 <HAL_SPI_MspInit+0xa4>)
 8005228:	4293      	cmp	r3, r2
 800522a:	d13d      	bne.n	80052a8 <HAL_SPI_MspInit+0x9c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800522c:	4b21      	ldr	r3, [pc, #132]	@ (80052b4 <HAL_SPI_MspInit+0xa8>)
 800522e:	699b      	ldr	r3, [r3, #24]
 8005230:	4a20      	ldr	r2, [pc, #128]	@ (80052b4 <HAL_SPI_MspInit+0xa8>)
 8005232:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005236:	6193      	str	r3, [r2, #24]
 8005238:	4b1e      	ldr	r3, [pc, #120]	@ (80052b4 <HAL_SPI_MspInit+0xa8>)
 800523a:	699b      	ldr	r3, [r3, #24]
 800523c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005240:	613b      	str	r3, [r7, #16]
 8005242:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8005244:	4b1b      	ldr	r3, [pc, #108]	@ (80052b4 <HAL_SPI_MspInit+0xa8>)
 8005246:	699b      	ldr	r3, [r3, #24]
 8005248:	4a1a      	ldr	r2, [pc, #104]	@ (80052b4 <HAL_SPI_MspInit+0xa8>)
 800524a:	f043 0308 	orr.w	r3, r3, #8
 800524e:	6193      	str	r3, [r2, #24]
 8005250:	4b18      	ldr	r3, [pc, #96]	@ (80052b4 <HAL_SPI_MspInit+0xa8>)
 8005252:	699b      	ldr	r3, [r3, #24]
 8005254:	f003 0308 	and.w	r3, r3, #8
 8005258:	60fb      	str	r3, [r7, #12]
 800525a:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 800525c:	2328      	movs	r3, #40	@ 0x28
 800525e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005260:	2302      	movs	r3, #2
 8005262:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005264:	2303      	movs	r3, #3
 8005266:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005268:	f107 0314 	add.w	r3, r7, #20
 800526c:	4619      	mov	r1, r3
 800526e:	4812      	ldr	r0, [pc, #72]	@ (80052b8 <HAL_SPI_MspInit+0xac>)
 8005270:	f001 ffce 	bl	8007210 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8005274:	2310      	movs	r3, #16
 8005276:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8005278:	2300      	movs	r3, #0
 800527a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800527c:	2300      	movs	r3, #0
 800527e:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8005280:	f107 0314 	add.w	r3, r7, #20
 8005284:	4619      	mov	r1, r3
 8005286:	480c      	ldr	r0, [pc, #48]	@ (80052b8 <HAL_SPI_MspInit+0xac>)
 8005288:	f001 ffc2 	bl	8007210 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 800528c:	4b0b      	ldr	r3, [pc, #44]	@ (80052bc <HAL_SPI_MspInit+0xb0>)
 800528e:	685b      	ldr	r3, [r3, #4]
 8005290:	627b      	str	r3, [r7, #36]	@ 0x24
 8005292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005294:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8005298:	627b      	str	r3, [r7, #36]	@ 0x24
 800529a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800529c:	f043 0301 	orr.w	r3, r3, #1
 80052a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80052a2:	4a06      	ldr	r2, [pc, #24]	@ (80052bc <HAL_SPI_MspInit+0xb0>)
 80052a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052a6:	6053      	str	r3, [r2, #4]

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 80052a8:	bf00      	nop
 80052aa:	3728      	adds	r7, #40	@ 0x28
 80052ac:	46bd      	mov	sp, r7
 80052ae:	bd80      	pop	{r7, pc}
 80052b0:	40013000 	.word	0x40013000
 80052b4:	40021000 	.word	0x40021000
 80052b8:	40010c00 	.word	0x40010c00
 80052bc:	40010000 	.word	0x40010000

080052c0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80052c0:	b480      	push	{r7}
 80052c2:	b085      	sub	sp, #20
 80052c4:	af00      	add	r7, sp, #0
 80052c6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	4a09      	ldr	r2, [pc, #36]	@ (80052f4 <HAL_TIM_Base_MspInit+0x34>)
 80052ce:	4293      	cmp	r3, r2
 80052d0:	d10b      	bne.n	80052ea <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80052d2:	4b09      	ldr	r3, [pc, #36]	@ (80052f8 <HAL_TIM_Base_MspInit+0x38>)
 80052d4:	69db      	ldr	r3, [r3, #28]
 80052d6:	4a08      	ldr	r2, [pc, #32]	@ (80052f8 <HAL_TIM_Base_MspInit+0x38>)
 80052d8:	f043 0302 	orr.w	r3, r3, #2
 80052dc:	61d3      	str	r3, [r2, #28]
 80052de:	4b06      	ldr	r3, [pc, #24]	@ (80052f8 <HAL_TIM_Base_MspInit+0x38>)
 80052e0:	69db      	ldr	r3, [r3, #28]
 80052e2:	f003 0302 	and.w	r3, r3, #2
 80052e6:	60fb      	str	r3, [r7, #12]
 80052e8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 80052ea:	bf00      	nop
 80052ec:	3714      	adds	r7, #20
 80052ee:	46bd      	mov	sp, r7
 80052f0:	bc80      	pop	{r7}
 80052f2:	4770      	bx	lr
 80052f4:	40000400 	.word	0x40000400
 80052f8:	40021000 	.word	0x40021000

080052fc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b088      	sub	sp, #32
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005304:	f107 0310 	add.w	r3, r7, #16
 8005308:	2200      	movs	r2, #0
 800530a:	601a      	str	r2, [r3, #0]
 800530c:	605a      	str	r2, [r3, #4]
 800530e:	609a      	str	r2, [r3, #8]
 8005310:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4a20      	ldr	r2, [pc, #128]	@ (8005398 <HAL_UART_MspInit+0x9c>)
 8005318:	4293      	cmp	r3, r2
 800531a:	d139      	bne.n	8005390 <HAL_UART_MspInit+0x94>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800531c:	4b1f      	ldr	r3, [pc, #124]	@ (800539c <HAL_UART_MspInit+0xa0>)
 800531e:	699b      	ldr	r3, [r3, #24]
 8005320:	4a1e      	ldr	r2, [pc, #120]	@ (800539c <HAL_UART_MspInit+0xa0>)
 8005322:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005326:	6193      	str	r3, [r2, #24]
 8005328:	4b1c      	ldr	r3, [pc, #112]	@ (800539c <HAL_UART_MspInit+0xa0>)
 800532a:	699b      	ldr	r3, [r3, #24]
 800532c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005330:	60fb      	str	r3, [r7, #12]
 8005332:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005334:	4b19      	ldr	r3, [pc, #100]	@ (800539c <HAL_UART_MspInit+0xa0>)
 8005336:	699b      	ldr	r3, [r3, #24]
 8005338:	4a18      	ldr	r2, [pc, #96]	@ (800539c <HAL_UART_MspInit+0xa0>)
 800533a:	f043 0304 	orr.w	r3, r3, #4
 800533e:	6193      	str	r3, [r2, #24]
 8005340:	4b16      	ldr	r3, [pc, #88]	@ (800539c <HAL_UART_MspInit+0xa0>)
 8005342:	699b      	ldr	r3, [r3, #24]
 8005344:	f003 0304 	and.w	r3, r3, #4
 8005348:	60bb      	str	r3, [r7, #8]
 800534a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800534c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005350:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005352:	2302      	movs	r3, #2
 8005354:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8005356:	2303      	movs	r3, #3
 8005358:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800535a:	f107 0310 	add.w	r3, r7, #16
 800535e:	4619      	mov	r1, r3
 8005360:	480f      	ldr	r0, [pc, #60]	@ (80053a0 <HAL_UART_MspInit+0xa4>)
 8005362:	f001 ff55 	bl	8007210 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8005366:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800536a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800536c:	2300      	movs	r3, #0
 800536e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005370:	2300      	movs	r3, #0
 8005372:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005374:	f107 0310 	add.w	r3, r7, #16
 8005378:	4619      	mov	r1, r3
 800537a:	4809      	ldr	r0, [pc, #36]	@ (80053a0 <HAL_UART_MspInit+0xa4>)
 800537c:	f001 ff48 	bl	8007210 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8005380:	2200      	movs	r2, #0
 8005382:	2100      	movs	r1, #0
 8005384:	2025      	movs	r0, #37	@ 0x25
 8005386:	f001 fe5a 	bl	800703e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800538a:	2025      	movs	r0, #37	@ 0x25
 800538c:	f001 fe73 	bl	8007076 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8005390:	bf00      	nop
 8005392:	3720      	adds	r7, #32
 8005394:	46bd      	mov	sp, r7
 8005396:	bd80      	pop	{r7, pc}
 8005398:	40013800 	.word	0x40013800
 800539c:	40021000 	.word	0x40021000
 80053a0:	40010800 	.word	0x40010800

080053a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80053a4:	b480      	push	{r7}
 80053a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80053a8:	bf00      	nop
 80053aa:	e7fd      	b.n	80053a8 <NMI_Handler+0x4>

080053ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80053ac:	b480      	push	{r7}
 80053ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80053b0:	bf00      	nop
 80053b2:	e7fd      	b.n	80053b0 <HardFault_Handler+0x4>

080053b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80053b4:	b480      	push	{r7}
 80053b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80053b8:	bf00      	nop
 80053ba:	e7fd      	b.n	80053b8 <MemManage_Handler+0x4>

080053bc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80053bc:	b480      	push	{r7}
 80053be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80053c0:	bf00      	nop
 80053c2:	e7fd      	b.n	80053c0 <BusFault_Handler+0x4>

080053c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80053c4:	b480      	push	{r7}
 80053c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80053c8:	bf00      	nop
 80053ca:	e7fd      	b.n	80053c8 <UsageFault_Handler+0x4>

080053cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80053cc:	b480      	push	{r7}
 80053ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80053d0:	bf00      	nop
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bc80      	pop	{r7}
 80053d6:	4770      	bx	lr

080053d8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80053d8:	b480      	push	{r7}
 80053da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80053dc:	bf00      	nop
 80053de:	46bd      	mov	sp, r7
 80053e0:	bc80      	pop	{r7}
 80053e2:	4770      	bx	lr

080053e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80053e4:	b480      	push	{r7}
 80053e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80053e8:	bf00      	nop
 80053ea:	46bd      	mov	sp, r7
 80053ec:	bc80      	pop	{r7}
 80053ee:	4770      	bx	lr

080053f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80053f4:	f000 ff34 	bl	8006260 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80053f8:	bf00      	nop
 80053fa:	bd80      	pop	{r7, pc}

080053fc <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8005400:	4802      	ldr	r0, [pc, #8]	@ (800540c <ADC1_2_IRQHandler+0x10>)
 8005402:	f001 fa31 	bl	8006868 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8005406:	bf00      	nop
 8005408:	bd80      	pop	{r7, pc}
 800540a:	bf00      	nop
 800540c:	200002fc 	.word	0x200002fc

08005410 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8005414:	4802      	ldr	r0, [pc, #8]	@ (8005420 <USART1_IRQHandler+0x10>)
 8005416:	f006 f8e1 	bl	800b5dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800541a:	bf00      	nop
 800541c:	bd80      	pop	{r7, pc}
 800541e:	bf00      	nop
 8005420:	20000434 	.word	0x20000434

08005424 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarm interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8005428:	4802      	ldr	r0, [pc, #8]	@ (8005434 <RTC_Alarm_IRQHandler+0x10>)
 800542a:	f004 fcab 	bl	8009d84 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 800542e:	bf00      	nop
 8005430:	bd80      	pop	{r7, pc}
 8005432:	bf00      	nop
 8005434:	20000380 	.word	0x20000380

08005438 <now_ms>:
static uint32_t      last_change[SWITCH_COUNT];
static GPIO_PinState last_raw[SWITCH_COUNT];
static uint32_t      press_start_ms[SWITCH_COUNT];
static bool          long_fired[SWITCH_COUNT];

static inline uint32_t now_ms(void) { return HAL_GetTick(); }
 8005438:	b580      	push	{r7, lr}
 800543a:	af00      	add	r7, sp, #0
 800543c:	f000 ff22 	bl	8006284 <HAL_GetTick>
 8005440:	4603      	mov	r3, r0
 8005442:	4618      	mov	r0, r3
 8005444:	bd80      	pop	{r7, pc}
	...

08005448 <read_raw>:

/* --- Read GPIO for each switch --- */
static GPIO_PinState read_raw(uint8_t idx)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b082      	sub	sp, #8
 800544c:	af00      	add	r7, sp, #0
 800544e:	4603      	mov	r3, r0
 8005450:	71fb      	strb	r3, [r7, #7]
    switch (idx) {
 8005452:	79fb      	ldrb	r3, [r7, #7]
 8005454:	2b03      	cmp	r3, #3
 8005456:	d827      	bhi.n	80054a8 <read_raw+0x60>
 8005458:	a201      	add	r2, pc, #4	@ (adr r2, 8005460 <read_raw+0x18>)
 800545a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800545e:	bf00      	nop
 8005460:	08005471 	.word	0x08005471
 8005464:	0800547f 	.word	0x0800547f
 8005468:	0800548d 	.word	0x0800548d
 800546c:	0800549b 	.word	0x0800549b
        case 0: return HAL_GPIO_ReadPin(SWITCH1_GPIO_Port, SWITCH1_Pin); // SW1 - RED
 8005470:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8005474:	480f      	ldr	r0, [pc, #60]	@ (80054b4 <read_raw+0x6c>)
 8005476:	f002 f84f 	bl	8007518 <HAL_GPIO_ReadPin>
 800547a:	4603      	mov	r3, r0
 800547c:	e015      	b.n	80054aa <read_raw+0x62>
        case 1: return HAL_GPIO_ReadPin(SWITCH2_GPIO_Port, SWITCH2_Pin); // SW2 - YELLOW P
 800547e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8005482:	480c      	ldr	r0, [pc, #48]	@ (80054b4 <read_raw+0x6c>)
 8005484:	f002 f848 	bl	8007518 <HAL_GPIO_ReadPin>
 8005488:	4603      	mov	r3, r0
 800548a:	e00e      	b.n	80054aa <read_raw+0x62>
        case 2: return HAL_GPIO_ReadPin(SWITCH3_GPIO_Port, SWITCH3_Pin); // SW3 - UP
 800548c:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8005490:	4808      	ldr	r0, [pc, #32]	@ (80054b4 <read_raw+0x6c>)
 8005492:	f002 f841 	bl	8007518 <HAL_GPIO_ReadPin>
 8005496:	4603      	mov	r3, r0
 8005498:	e007      	b.n	80054aa <read_raw+0x62>
        case 3: return HAL_GPIO_ReadPin(SWITCH4_GPIO_Port, SWITCH4_Pin); // SW4 - DOWN
 800549a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800549e:	4805      	ldr	r0, [pc, #20]	@ (80054b4 <read_raw+0x6c>)
 80054a0:	f002 f83a 	bl	8007518 <HAL_GPIO_ReadPin>
 80054a4:	4603      	mov	r3, r0
 80054a6:	e000      	b.n	80054aa <read_raw+0x62>
        default: return GPIO_PIN_SET;
 80054a8:	2301      	movs	r3, #1
    }
}
 80054aa:	4618      	mov	r0, r3
 80054ac:	3708      	adds	r7, #8
 80054ae:	46bd      	mov	sp, r7
 80054b0:	bd80      	pop	{r7, pc}
 80054b2:	bf00      	nop
 80054b4:	40010c00 	.word	0x40010c00

080054b8 <Switches_Init>:

/* --- Initialize switch states --- */
void Switches_Init(void)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b082      	sub	sp, #8
 80054bc:	af00      	add	r7, sp, #0
    for (int i = 0; i < SWITCH_COUNT; ++i) {
 80054be:	2300      	movs	r3, #0
 80054c0:	607b      	str	r3, [r7, #4]
 80054c2:	e01d      	b.n	8005500 <Switches_Init+0x48>
        stable_state[i]   = GPIO_PIN_SET;
 80054c4:	4a12      	ldr	r2, [pc, #72]	@ (8005510 <Switches_Init+0x58>)
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	4413      	add	r3, r2
 80054ca:	2201      	movs	r2, #1
 80054cc:	701a      	strb	r2, [r3, #0]
        last_raw[i]       = GPIO_PIN_SET;
 80054ce:	4a11      	ldr	r2, [pc, #68]	@ (8005514 <Switches_Init+0x5c>)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	4413      	add	r3, r2
 80054d4:	2201      	movs	r2, #1
 80054d6:	701a      	strb	r2, [r3, #0]
        last_change[i]    = now_ms();
 80054d8:	f7ff ffae 	bl	8005438 <now_ms>
 80054dc:	4602      	mov	r2, r0
 80054de:	490e      	ldr	r1, [pc, #56]	@ (8005518 <Switches_Init+0x60>)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        press_start_ms[i] = 0;
 80054e6:	4a0d      	ldr	r2, [pc, #52]	@ (800551c <Switches_Init+0x64>)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2100      	movs	r1, #0
 80054ec:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        long_fired[i]     = false;
 80054f0:	4a0b      	ldr	r2, [pc, #44]	@ (8005520 <Switches_Init+0x68>)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	4413      	add	r3, r2
 80054f6:	2200      	movs	r2, #0
 80054f8:	701a      	strb	r2, [r3, #0]
    for (int i = 0; i < SWITCH_COUNT; ++i) {
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	3301      	adds	r3, #1
 80054fe:	607b      	str	r3, [r7, #4]
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2b03      	cmp	r3, #3
 8005504:	ddde      	ble.n	80054c4 <Switches_Init+0xc>
    }
}
 8005506:	bf00      	nop
 8005508:	bf00      	nop
 800550a:	3708      	adds	r7, #8
 800550c:	46bd      	mov	sp, r7
 800550e:	bd80      	pop	{r7, pc}
 8005510:	2000057c 	.word	0x2000057c
 8005514:	20000590 	.word	0x20000590
 8005518:	20000580 	.word	0x20000580
 800551c:	20000594 	.word	0x20000594
 8005520:	200005a4 	.word	0x200005a4

08005524 <update_state>:
    s_longPressMs = ms;
}

/* --- Debounce handler --- */
static void update_state(uint8_t idx)
{
 8005524:	b580      	push	{r7, lr}
 8005526:	b084      	sub	sp, #16
 8005528:	af00      	add	r7, sp, #0
 800552a:	4603      	mov	r3, r0
 800552c:	71fb      	strb	r3, [r7, #7]
    GPIO_PinState raw = read_raw(idx);
 800552e:	79fb      	ldrb	r3, [r7, #7]
 8005530:	4618      	mov	r0, r3
 8005532:	f7ff ff89 	bl	8005448 <read_raw>
 8005536:	4603      	mov	r3, r0
 8005538:	73fb      	strb	r3, [r7, #15]
    uint32_t t = now_ms();
 800553a:	f7ff ff7d 	bl	8005438 <now_ms>
 800553e:	60b8      	str	r0, [r7, #8]

    if (raw != last_raw[idx]) {
 8005540:	79fb      	ldrb	r3, [r7, #7]
 8005542:	4a0f      	ldr	r2, [pc, #60]	@ (8005580 <update_state+0x5c>)
 8005544:	5cd3      	ldrb	r3, [r2, r3]
 8005546:	7bfa      	ldrb	r2, [r7, #15]
 8005548:	429a      	cmp	r2, r3
 800554a:	d008      	beq.n	800555e <update_state+0x3a>
        last_raw[idx] = raw;
 800554c:	79fb      	ldrb	r3, [r7, #7]
 800554e:	490c      	ldr	r1, [pc, #48]	@ (8005580 <update_state+0x5c>)
 8005550:	7bfa      	ldrb	r2, [r7, #15]
 8005552:	54ca      	strb	r2, [r1, r3]
        last_change[idx] = t;
 8005554:	79fb      	ldrb	r3, [r7, #7]
 8005556:	490b      	ldr	r1, [pc, #44]	@ (8005584 <update_state+0x60>)
 8005558:	68ba      	ldr	r2, [r7, #8]
 800555a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }

    if ((t - last_change[idx]) >= DEBOUNCE_MS)
 800555e:	79fb      	ldrb	r3, [r7, #7]
 8005560:	4a08      	ldr	r2, [pc, #32]	@ (8005584 <update_state+0x60>)
 8005562:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005566:	68ba      	ldr	r2, [r7, #8]
 8005568:	1ad3      	subs	r3, r2, r3
 800556a:	2b18      	cmp	r3, #24
 800556c:	d903      	bls.n	8005576 <update_state+0x52>
        stable_state[idx] = raw;
 800556e:	79fb      	ldrb	r3, [r7, #7]
 8005570:	4905      	ldr	r1, [pc, #20]	@ (8005588 <update_state+0x64>)
 8005572:	7bfa      	ldrb	r2, [r7, #15]
 8005574:	54ca      	strb	r2, [r1, r3]
}
 8005576:	bf00      	nop
 8005578:	3710      	adds	r7, #16
 800557a:	46bd      	mov	sp, r7
 800557c:	bd80      	pop	{r7, pc}
 800557e:	bf00      	nop
 8005580:	20000590 	.word	0x20000590
 8005584:	20000580 	.word	0x20000580
 8005588:	2000057c 	.word	0x2000057c

0800558c <Switch_IsPressed>:

/* --- Current pressed state (debounced) --- */
bool Switch_IsPressed(uint8_t idx)
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b082      	sub	sp, #8
 8005590:	af00      	add	r7, sp, #0
 8005592:	4603      	mov	r3, r0
 8005594:	71fb      	strb	r3, [r7, #7]
    if (idx >= SWITCH_COUNT) return false;
 8005596:	79fb      	ldrb	r3, [r7, #7]
 8005598:	2b03      	cmp	r3, #3
 800559a:	d901      	bls.n	80055a0 <Switch_IsPressed+0x14>
 800559c:	2300      	movs	r3, #0
 800559e:	e00b      	b.n	80055b8 <Switch_IsPressed+0x2c>
    update_state(idx);
 80055a0:	79fb      	ldrb	r3, [r7, #7]
 80055a2:	4618      	mov	r0, r3
 80055a4:	f7ff ffbe 	bl	8005524 <update_state>
    return (stable_state[idx] == GPIO_PIN_RESET);
 80055a8:	79fb      	ldrb	r3, [r7, #7]
 80055aa:	4a05      	ldr	r2, [pc, #20]	@ (80055c0 <Switch_IsPressed+0x34>)
 80055ac:	5cd3      	ldrb	r3, [r2, r3]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	bf0c      	ite	eq
 80055b2:	2301      	moveq	r3, #1
 80055b4:	2300      	movne	r3, #0
 80055b6:	b2db      	uxtb	r3, r3
}
 80055b8:	4618      	mov	r0, r3
 80055ba:	3708      	adds	r7, #8
 80055bc:	46bd      	mov	sp, r7
 80055be:	bd80      	pop	{r7, pc}
 80055c0:	2000057c 	.word	0x2000057c

080055c4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80055c4:	b480      	push	{r7}
 80055c6:	af00      	add	r7, sp, #0
  return 1;
 80055c8:	2301      	movs	r3, #1
}
 80055ca:	4618      	mov	r0, r3
 80055cc:	46bd      	mov	sp, r7
 80055ce:	bc80      	pop	{r7}
 80055d0:	4770      	bx	lr

080055d2 <_kill>:

int _kill(int pid, int sig)
{
 80055d2:	b580      	push	{r7, lr}
 80055d4:	b082      	sub	sp, #8
 80055d6:	af00      	add	r7, sp, #0
 80055d8:	6078      	str	r0, [r7, #4]
 80055da:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80055dc:	f007 fd2a 	bl	800d034 <__errno>
 80055e0:	4603      	mov	r3, r0
 80055e2:	2216      	movs	r2, #22
 80055e4:	601a      	str	r2, [r3, #0]
  return -1;
 80055e6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80055ea:	4618      	mov	r0, r3
 80055ec:	3708      	adds	r7, #8
 80055ee:	46bd      	mov	sp, r7
 80055f0:	bd80      	pop	{r7, pc}

080055f2 <_exit>:

void _exit (int status)
{
 80055f2:	b580      	push	{r7, lr}
 80055f4:	b082      	sub	sp, #8
 80055f6:	af00      	add	r7, sp, #0
 80055f8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80055fa:	f04f 31ff 	mov.w	r1, #4294967295
 80055fe:	6878      	ldr	r0, [r7, #4]
 8005600:	f7ff ffe7 	bl	80055d2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8005604:	bf00      	nop
 8005606:	e7fd      	b.n	8005604 <_exit+0x12>

08005608 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b086      	sub	sp, #24
 800560c:	af00      	add	r7, sp, #0
 800560e:	60f8      	str	r0, [r7, #12]
 8005610:	60b9      	str	r1, [r7, #8]
 8005612:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005614:	2300      	movs	r3, #0
 8005616:	617b      	str	r3, [r7, #20]
 8005618:	e00a      	b.n	8005630 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800561a:	f3af 8000 	nop.w
 800561e:	4601      	mov	r1, r0
 8005620:	68bb      	ldr	r3, [r7, #8]
 8005622:	1c5a      	adds	r2, r3, #1
 8005624:	60ba      	str	r2, [r7, #8]
 8005626:	b2ca      	uxtb	r2, r1
 8005628:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800562a:	697b      	ldr	r3, [r7, #20]
 800562c:	3301      	adds	r3, #1
 800562e:	617b      	str	r3, [r7, #20]
 8005630:	697a      	ldr	r2, [r7, #20]
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	429a      	cmp	r2, r3
 8005636:	dbf0      	blt.n	800561a <_read+0x12>
  }

  return len;
 8005638:	687b      	ldr	r3, [r7, #4]
}
 800563a:	4618      	mov	r0, r3
 800563c:	3718      	adds	r7, #24
 800563e:	46bd      	mov	sp, r7
 8005640:	bd80      	pop	{r7, pc}

08005642 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8005642:	b580      	push	{r7, lr}
 8005644:	b086      	sub	sp, #24
 8005646:	af00      	add	r7, sp, #0
 8005648:	60f8      	str	r0, [r7, #12]
 800564a:	60b9      	str	r1, [r7, #8]
 800564c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800564e:	2300      	movs	r3, #0
 8005650:	617b      	str	r3, [r7, #20]
 8005652:	e009      	b.n	8005668 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8005654:	68bb      	ldr	r3, [r7, #8]
 8005656:	1c5a      	adds	r2, r3, #1
 8005658:	60ba      	str	r2, [r7, #8]
 800565a:	781b      	ldrb	r3, [r3, #0]
 800565c:	4618      	mov	r0, r3
 800565e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005662:	697b      	ldr	r3, [r7, #20]
 8005664:	3301      	adds	r3, #1
 8005666:	617b      	str	r3, [r7, #20]
 8005668:	697a      	ldr	r2, [r7, #20]
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	429a      	cmp	r2, r3
 800566e:	dbf1      	blt.n	8005654 <_write+0x12>
  }
  return len;
 8005670:	687b      	ldr	r3, [r7, #4]
}
 8005672:	4618      	mov	r0, r3
 8005674:	3718      	adds	r7, #24
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}

0800567a <_close>:

int _close(int file)
{
 800567a:	b480      	push	{r7}
 800567c:	b083      	sub	sp, #12
 800567e:	af00      	add	r7, sp, #0
 8005680:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8005682:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005686:	4618      	mov	r0, r3
 8005688:	370c      	adds	r7, #12
 800568a:	46bd      	mov	sp, r7
 800568c:	bc80      	pop	{r7}
 800568e:	4770      	bx	lr

08005690 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8005690:	b480      	push	{r7}
 8005692:	b083      	sub	sp, #12
 8005694:	af00      	add	r7, sp, #0
 8005696:	6078      	str	r0, [r7, #4]
 8005698:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800569a:	683b      	ldr	r3, [r7, #0]
 800569c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80056a0:	605a      	str	r2, [r3, #4]
  return 0;
 80056a2:	2300      	movs	r3, #0
}
 80056a4:	4618      	mov	r0, r3
 80056a6:	370c      	adds	r7, #12
 80056a8:	46bd      	mov	sp, r7
 80056aa:	bc80      	pop	{r7}
 80056ac:	4770      	bx	lr

080056ae <_isatty>:

int _isatty(int file)
{
 80056ae:	b480      	push	{r7}
 80056b0:	b083      	sub	sp, #12
 80056b2:	af00      	add	r7, sp, #0
 80056b4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80056b6:	2301      	movs	r3, #1
}
 80056b8:	4618      	mov	r0, r3
 80056ba:	370c      	adds	r7, #12
 80056bc:	46bd      	mov	sp, r7
 80056be:	bc80      	pop	{r7}
 80056c0:	4770      	bx	lr

080056c2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80056c2:	b480      	push	{r7}
 80056c4:	b085      	sub	sp, #20
 80056c6:	af00      	add	r7, sp, #0
 80056c8:	60f8      	str	r0, [r7, #12]
 80056ca:	60b9      	str	r1, [r7, #8]
 80056cc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80056ce:	2300      	movs	r3, #0
}
 80056d0:	4618      	mov	r0, r3
 80056d2:	3714      	adds	r7, #20
 80056d4:	46bd      	mov	sp, r7
 80056d6:	bc80      	pop	{r7}
 80056d8:	4770      	bx	lr
	...

080056dc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b086      	sub	sp, #24
 80056e0:	af00      	add	r7, sp, #0
 80056e2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80056e4:	4a14      	ldr	r2, [pc, #80]	@ (8005738 <_sbrk+0x5c>)
 80056e6:	4b15      	ldr	r3, [pc, #84]	@ (800573c <_sbrk+0x60>)
 80056e8:	1ad3      	subs	r3, r2, r3
 80056ea:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80056ec:	697b      	ldr	r3, [r7, #20]
 80056ee:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80056f0:	4b13      	ldr	r3, [pc, #76]	@ (8005740 <_sbrk+0x64>)
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d102      	bne.n	80056fe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80056f8:	4b11      	ldr	r3, [pc, #68]	@ (8005740 <_sbrk+0x64>)
 80056fa:	4a12      	ldr	r2, [pc, #72]	@ (8005744 <_sbrk+0x68>)
 80056fc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80056fe:	4b10      	ldr	r3, [pc, #64]	@ (8005740 <_sbrk+0x64>)
 8005700:	681a      	ldr	r2, [r3, #0]
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	4413      	add	r3, r2
 8005706:	693a      	ldr	r2, [r7, #16]
 8005708:	429a      	cmp	r2, r3
 800570a:	d207      	bcs.n	800571c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800570c:	f007 fc92 	bl	800d034 <__errno>
 8005710:	4603      	mov	r3, r0
 8005712:	220c      	movs	r2, #12
 8005714:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8005716:	f04f 33ff 	mov.w	r3, #4294967295
 800571a:	e009      	b.n	8005730 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800571c:	4b08      	ldr	r3, [pc, #32]	@ (8005740 <_sbrk+0x64>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8005722:	4b07      	ldr	r3, [pc, #28]	@ (8005740 <_sbrk+0x64>)
 8005724:	681a      	ldr	r2, [r3, #0]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	4413      	add	r3, r2
 800572a:	4a05      	ldr	r2, [pc, #20]	@ (8005740 <_sbrk+0x64>)
 800572c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800572e:	68fb      	ldr	r3, [r7, #12]
}
 8005730:	4618      	mov	r0, r3
 8005732:	3718      	adds	r7, #24
 8005734:	46bd      	mov	sp, r7
 8005736:	bd80      	pop	{r7, pc}
 8005738:	20005000 	.word	0x20005000
 800573c:	00000400 	.word	0x00000400
 8005740:	200005a8 	.word	0x200005a8
 8005744:	200007b8 	.word	0x200007b8

08005748 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8005748:	b480      	push	{r7}
 800574a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800574c:	bf00      	nop
 800574e:	46bd      	mov	sp, r7
 8005750:	bc80      	pop	{r7}
 8005752:	4770      	bx	lr

08005754 <UART_Init>:
static uint16_t rxIndex = 0;
static volatile bool packetReady = false;
static volatile bool inPacket = false;

void UART_Init(void)
{
 8005754:	b580      	push	{r7, lr}
 8005756:	af00      	add	r7, sp, #0
    memset(rxBuffer, 0, sizeof(rxBuffer));
 8005758:	2240      	movs	r2, #64	@ 0x40
 800575a:	2100      	movs	r1, #0
 800575c:	480b      	ldr	r0, [pc, #44]	@ (800578c <UART_Init+0x38>)
 800575e:	f007 fbe3 	bl	800cf28 <memset>
    memset(rxReadyBuffer, 0, sizeof(rxReadyBuffer));
 8005762:	2240      	movs	r2, #64	@ 0x40
 8005764:	2100      	movs	r1, #0
 8005766:	480a      	ldr	r0, [pc, #40]	@ (8005790 <UART_Init+0x3c>)
 8005768:	f007 fbde 	bl	800cf28 <memset>
    rxIndex = 0;
 800576c:	4b09      	ldr	r3, [pc, #36]	@ (8005794 <UART_Init+0x40>)
 800576e:	2200      	movs	r2, #0
 8005770:	801a      	strh	r2, [r3, #0]
    packetReady = false;
 8005772:	4b09      	ldr	r3, [pc, #36]	@ (8005798 <UART_Init+0x44>)
 8005774:	2200      	movs	r2, #0
 8005776:	701a      	strb	r2, [r3, #0]
    inPacket = false;
 8005778:	4b08      	ldr	r3, [pc, #32]	@ (800579c <UART_Init+0x48>)
 800577a:	2200      	movs	r2, #0
 800577c:	701a      	strb	r2, [r3, #0]
    HAL_UART_Receive_IT(&huart1, &rxByte, 1);
 800577e:	2201      	movs	r2, #1
 8005780:	4907      	ldr	r1, [pc, #28]	@ (80057a0 <UART_Init+0x4c>)
 8005782:	4808      	ldr	r0, [pc, #32]	@ (80057a4 <UART_Init+0x50>)
 8005784:	f005 ff05 	bl	800b592 <HAL_UART_Receive_IT>
}
 8005788:	bf00      	nop
 800578a:	bd80      	pop	{r7, pc}
 800578c:	200005b0 	.word	0x200005b0
 8005790:	200005f0 	.word	0x200005f0
 8005794:	20000630 	.word	0x20000630
 8005798:	20000632 	.word	0x20000632
 800579c:	20000633 	.word	0x20000633
 80057a0:	200005ac 	.word	0x200005ac
 80057a4:	20000434 	.word	0x20000434

080057a8 <UART_TransmitString>:

void UART_TransmitString(UART_HandleTypeDef *huart, const char *s)
{
 80057a8:	b580      	push	{r7, lr}
 80057aa:	b082      	sub	sp, #8
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
 80057b0:	6039      	str	r1, [r7, #0]
    if (s && *s)
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d00d      	beq.n	80057d4 <UART_TransmitString+0x2c>
 80057b8:	683b      	ldr	r3, [r7, #0]
 80057ba:	781b      	ldrb	r3, [r3, #0]
 80057bc:	2b00      	cmp	r3, #0
 80057be:	d009      	beq.n	80057d4 <UART_TransmitString+0x2c>
        HAL_UART_Transmit(huart, (uint8_t*)s, strlen(s), 100);
 80057c0:	6838      	ldr	r0, [r7, #0]
 80057c2:	f7fa fccf 	bl	8000164 <strlen>
 80057c6:	4603      	mov	r3, r0
 80057c8:	b29a      	uxth	r2, r3
 80057ca:	2364      	movs	r3, #100	@ 0x64
 80057cc:	6839      	ldr	r1, [r7, #0]
 80057ce:	6878      	ldr	r0, [r7, #4]
 80057d0:	f005 fe54 	bl	800b47c <HAL_UART_Transmit>
}
 80057d4:	bf00      	nop
 80057d6:	3708      	adds	r7, #8
 80057d8:	46bd      	mov	sp, r7
 80057da:	bd80      	pop	{r7, pc}

080057dc <UART_TransmitPacket>:

void UART_TransmitPacket(const char *payload)
{
 80057dc:	b580      	push	{r7, lr}
 80057de:	b084      	sub	sp, #16
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
    static char out[48];  // small, static TX buffer
    if (!payload || !*payload) return;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d013      	beq.n	8005812 <UART_TransmitPacket+0x36>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	781b      	ldrb	r3, [r3, #0]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d00f      	beq.n	8005812 <UART_TransmitPacket+0x36>

    size_t len = snprintf(out, sizeof(out), "@%s#", payload);
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	4a09      	ldr	r2, [pc, #36]	@ (800581c <UART_TransmitPacket+0x40>)
 80057f6:	2130      	movs	r1, #48	@ 0x30
 80057f8:	4809      	ldr	r0, [pc, #36]	@ (8005820 <UART_TransmitPacket+0x44>)
 80057fa:	f007 fa6d 	bl	800ccd8 <sniprintf>
 80057fe:	4603      	mov	r3, r0
 8005800:	60fb      	str	r3, [r7, #12]
    HAL_UART_Transmit(&huart1, (uint8_t*)out, len, 100);
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	b29a      	uxth	r2, r3
 8005806:	2364      	movs	r3, #100	@ 0x64
 8005808:	4905      	ldr	r1, [pc, #20]	@ (8005820 <UART_TransmitPacket+0x44>)
 800580a:	4806      	ldr	r0, [pc, #24]	@ (8005824 <UART_TransmitPacket+0x48>)
 800580c:	f005 fe36 	bl	800b47c <HAL_UART_Transmit>
 8005810:	e000      	b.n	8005814 <UART_TransmitPacket+0x38>
    if (!payload || !*payload) return;
 8005812:	bf00      	nop
}
 8005814:	3710      	adds	r7, #16
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}
 800581a:	bf00      	nop
 800581c:	0800f558 	.word	0x0800f558
 8005820:	20000634 	.word	0x20000634
 8005824:	20000434 	.word	0x20000434

08005828 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b084      	sub	sp, #16
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
    if (huart->Instance != USART1) return;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	4a2e      	ldr	r2, [pc, #184]	@ (80058f0 <HAL_UART_RxCpltCallback+0xc8>)
 8005836:	4293      	cmp	r3, r2
 8005838:	d156      	bne.n	80058e8 <HAL_UART_RxCpltCallback+0xc0>

    uint8_t b = rxByte;
 800583a:	4b2e      	ldr	r3, [pc, #184]	@ (80058f4 <HAL_UART_RxCpltCallback+0xcc>)
 800583c:	781b      	ldrb	r3, [r3, #0]
 800583e:	73fb      	strb	r3, [r7, #15]

    if (!packetReady)
 8005840:	4b2d      	ldr	r3, [pc, #180]	@ (80058f8 <HAL_UART_RxCpltCallback+0xd0>)
 8005842:	781b      	ldrb	r3, [r3, #0]
 8005844:	b2db      	uxtb	r3, r3
 8005846:	f083 0301 	eor.w	r3, r3, #1
 800584a:	b2db      	uxtb	r3, r3
 800584c:	2b00      	cmp	r3, #0
 800584e:	d045      	beq.n	80058dc <HAL_UART_RxCpltCallback+0xb4>
    {
        if (b == UART_START_MARKER) {
 8005850:	7bfb      	ldrb	r3, [r7, #15]
 8005852:	2b40      	cmp	r3, #64	@ 0x40
 8005854:	d106      	bne.n	8005864 <HAL_UART_RxCpltCallback+0x3c>
            inPacket = true;
 8005856:	4b29      	ldr	r3, [pc, #164]	@ (80058fc <HAL_UART_RxCpltCallback+0xd4>)
 8005858:	2201      	movs	r2, #1
 800585a:	701a      	strb	r2, [r3, #0]
            rxIndex = 0;
 800585c:	4b28      	ldr	r3, [pc, #160]	@ (8005900 <HAL_UART_RxCpltCallback+0xd8>)
 800585e:	2200      	movs	r2, #0
 8005860:	801a      	strh	r2, [r3, #0]
 8005862:	e03b      	b.n	80058dc <HAL_UART_RxCpltCallback+0xb4>
        }
        else if (inPacket && b == UART_END_MARKER) {
 8005864:	4b25      	ldr	r3, [pc, #148]	@ (80058fc <HAL_UART_RxCpltCallback+0xd4>)
 8005866:	781b      	ldrb	r3, [r3, #0]
 8005868:	b2db      	uxtb	r3, r3
 800586a:	2b00      	cmp	r3, #0
 800586c:	d017      	beq.n	800589e <HAL_UART_RxCpltCallback+0x76>
 800586e:	7bfb      	ldrb	r3, [r7, #15]
 8005870:	2b23      	cmp	r3, #35	@ 0x23
 8005872:	d114      	bne.n	800589e <HAL_UART_RxCpltCallback+0x76>
            rxBuffer[rxIndex] = '\0';
 8005874:	4b22      	ldr	r3, [pc, #136]	@ (8005900 <HAL_UART_RxCpltCallback+0xd8>)
 8005876:	881b      	ldrh	r3, [r3, #0]
 8005878:	461a      	mov	r2, r3
 800587a:	4b22      	ldr	r3, [pc, #136]	@ (8005904 <HAL_UART_RxCpltCallback+0xdc>)
 800587c:	2100      	movs	r1, #0
 800587e:	5499      	strb	r1, [r3, r2]
            strncpy(rxReadyBuffer, rxBuffer, sizeof(rxReadyBuffer) - 1);
 8005880:	223f      	movs	r2, #63	@ 0x3f
 8005882:	4920      	ldr	r1, [pc, #128]	@ (8005904 <HAL_UART_RxCpltCallback+0xdc>)
 8005884:	4820      	ldr	r0, [pc, #128]	@ (8005908 <HAL_UART_RxCpltCallback+0xe0>)
 8005886:	f007 fb77 	bl	800cf78 <strncpy>
            packetReady = true;
 800588a:	4b1b      	ldr	r3, [pc, #108]	@ (80058f8 <HAL_UART_RxCpltCallback+0xd0>)
 800588c:	2201      	movs	r2, #1
 800588e:	701a      	strb	r2, [r3, #0]
            inPacket = false;
 8005890:	4b1a      	ldr	r3, [pc, #104]	@ (80058fc <HAL_UART_RxCpltCallback+0xd4>)
 8005892:	2200      	movs	r2, #0
 8005894:	701a      	strb	r2, [r3, #0]
            rxIndex = 0;
 8005896:	4b1a      	ldr	r3, [pc, #104]	@ (8005900 <HAL_UART_RxCpltCallback+0xd8>)
 8005898:	2200      	movs	r2, #0
 800589a:	801a      	strh	r2, [r3, #0]
 800589c:	e01e      	b.n	80058dc <HAL_UART_RxCpltCallback+0xb4>
        }
        else if (inPacket && rxIndex < (sizeof(rxBuffer) - 2)) {
 800589e:	4b17      	ldr	r3, [pc, #92]	@ (80058fc <HAL_UART_RxCpltCallback+0xd4>)
 80058a0:	781b      	ldrb	r3, [r3, #0]
 80058a2:	b2db      	uxtb	r3, r3
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d00e      	beq.n	80058c6 <HAL_UART_RxCpltCallback+0x9e>
 80058a8:	4b15      	ldr	r3, [pc, #84]	@ (8005900 <HAL_UART_RxCpltCallback+0xd8>)
 80058aa:	881b      	ldrh	r3, [r3, #0]
 80058ac:	2b3d      	cmp	r3, #61	@ 0x3d
 80058ae:	d80a      	bhi.n	80058c6 <HAL_UART_RxCpltCallback+0x9e>
            rxBuffer[rxIndex++] = b;
 80058b0:	4b13      	ldr	r3, [pc, #76]	@ (8005900 <HAL_UART_RxCpltCallback+0xd8>)
 80058b2:	881b      	ldrh	r3, [r3, #0]
 80058b4:	1c5a      	adds	r2, r3, #1
 80058b6:	b291      	uxth	r1, r2
 80058b8:	4a11      	ldr	r2, [pc, #68]	@ (8005900 <HAL_UART_RxCpltCallback+0xd8>)
 80058ba:	8011      	strh	r1, [r2, #0]
 80058bc:	4619      	mov	r1, r3
 80058be:	4a11      	ldr	r2, [pc, #68]	@ (8005904 <HAL_UART_RxCpltCallback+0xdc>)
 80058c0:	7bfb      	ldrb	r3, [r7, #15]
 80058c2:	5453      	strb	r3, [r2, r1]
 80058c4:	e00a      	b.n	80058dc <HAL_UART_RxCpltCallback+0xb4>
        }
        else if (inPacket) {
 80058c6:	4b0d      	ldr	r3, [pc, #52]	@ (80058fc <HAL_UART_RxCpltCallback+0xd4>)
 80058c8:	781b      	ldrb	r3, [r3, #0]
 80058ca:	b2db      	uxtb	r3, r3
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d005      	beq.n	80058dc <HAL_UART_RxCpltCallback+0xb4>
            // overflow  reset
            inPacket = false;
 80058d0:	4b0a      	ldr	r3, [pc, #40]	@ (80058fc <HAL_UART_RxCpltCallback+0xd4>)
 80058d2:	2200      	movs	r2, #0
 80058d4:	701a      	strb	r2, [r3, #0]
            rxIndex = 0;
 80058d6:	4b0a      	ldr	r3, [pc, #40]	@ (8005900 <HAL_UART_RxCpltCallback+0xd8>)
 80058d8:	2200      	movs	r2, #0
 80058da:	801a      	strh	r2, [r3, #0]
        }
    }

    HAL_UART_Receive_IT(&huart1, &rxByte, 1);
 80058dc:	2201      	movs	r2, #1
 80058de:	4905      	ldr	r1, [pc, #20]	@ (80058f4 <HAL_UART_RxCpltCallback+0xcc>)
 80058e0:	480a      	ldr	r0, [pc, #40]	@ (800590c <HAL_UART_RxCpltCallback+0xe4>)
 80058e2:	f005 fe56 	bl	800b592 <HAL_UART_Receive_IT>
 80058e6:	e000      	b.n	80058ea <HAL_UART_RxCpltCallback+0xc2>
    if (huart->Instance != USART1) return;
 80058e8:	bf00      	nop
}
 80058ea:	3710      	adds	r7, #16
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bd80      	pop	{r7, pc}
 80058f0:	40013800 	.word	0x40013800
 80058f4:	200005ac 	.word	0x200005ac
 80058f8:	20000632 	.word	0x20000632
 80058fc:	20000633 	.word	0x20000633
 8005900:	20000630 	.word	0x20000630
 8005904:	200005b0 	.word	0x200005b0
 8005908:	200005f0 	.word	0x200005f0
 800590c:	20000434 	.word	0x20000434

08005910 <UART_GetReceivedPacket>:

bool UART_GetReceivedPacket(char *buffer, size_t buffer_size)
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b082      	sub	sp, #8
 8005914:	af00      	add	r7, sp, #0
 8005916:	6078      	str	r0, [r7, #4]
 8005918:	6039      	str	r1, [r7, #0]
    if (!packetReady) return false;
 800591a:	4b11      	ldr	r3, [pc, #68]	@ (8005960 <UART_GetReceivedPacket+0x50>)
 800591c:	781b      	ldrb	r3, [r3, #0]
 800591e:	b2db      	uxtb	r3, r3
 8005920:	f083 0301 	eor.w	r3, r3, #1
 8005924:	b2db      	uxtb	r3, r3
 8005926:	2b00      	cmp	r3, #0
 8005928:	d001      	beq.n	800592e <UART_GetReceivedPacket+0x1e>
 800592a:	2300      	movs	r3, #0
 800592c:	e014      	b.n	8005958 <UART_GetReceivedPacket+0x48>
  __ASM volatile ("cpsid i" : : : "memory");
 800592e:	b672      	cpsid	i
}
 8005930:	bf00      	nop
    __disable_irq();
    strncpy(buffer, rxReadyBuffer, buffer_size - 1);
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	3b01      	subs	r3, #1
 8005936:	461a      	mov	r2, r3
 8005938:	490a      	ldr	r1, [pc, #40]	@ (8005964 <UART_GetReceivedPacket+0x54>)
 800593a:	6878      	ldr	r0, [r7, #4]
 800593c:	f007 fb1c 	bl	800cf78 <strncpy>
    buffer[buffer_size - 1] = '\0';
 8005940:	683b      	ldr	r3, [r7, #0]
 8005942:	3b01      	subs	r3, #1
 8005944:	687a      	ldr	r2, [r7, #4]
 8005946:	4413      	add	r3, r2
 8005948:	2200      	movs	r2, #0
 800594a:	701a      	strb	r2, [r3, #0]
    packetReady = false;
 800594c:	4b04      	ldr	r3, [pc, #16]	@ (8005960 <UART_GetReceivedPacket+0x50>)
 800594e:	2200      	movs	r2, #0
 8005950:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8005952:	b662      	cpsie	i
}
 8005954:	bf00      	nop
    __enable_irq();
    return true;
 8005956:	2301      	movs	r3, #1
}
 8005958:	4618      	mov	r0, r3
 800595a:	3708      	adds	r7, #8
 800595c:	46bd      	mov	sp, r7
 800595e:	bd80      	pop	{r7, pc}
 8005960:	20000632 	.word	0x20000632
 8005964:	200005f0 	.word	0x200005f0

08005968 <ack>:
#include <string.h>

extern bool g_screenUpdatePending;
extern TimerSlot timerSlots[5];

static inline void ack(const char *msg) { UART_TransmitPacket(msg); }
 8005968:	b580      	push	{r7, lr}
 800596a:	b082      	sub	sp, #8
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
 8005970:	6878      	ldr	r0, [r7, #4]
 8005972:	f7ff ff33 	bl	80057dc <UART_TransmitPacket>
 8005976:	bf00      	nop
 8005978:	3708      	adds	r7, #8
 800597a:	46bd      	mov	sp, r7
 800597c:	bd80      	pop	{r7, pc}

0800597e <err>:
static inline void err(const char *msg) { UART_TransmitPacket(msg); }
 800597e:	b580      	push	{r7, lr}
 8005980:	b082      	sub	sp, #8
 8005982:	af00      	add	r7, sp, #0
 8005984:	6078      	str	r0, [r7, #4]
 8005986:	6878      	ldr	r0, [r7, #4]
 8005988:	f7ff ff28 	bl	80057dc <UART_TransmitPacket>
 800598c:	bf00      	nop
 800598e:	3708      	adds	r7, #8
 8005990:	46bd      	mov	sp, r7
 8005992:	bd80      	pop	{r7, pc}

08005994 <next_token>:
} StatusSnapshot;

static StatusSnapshot lastSent = {255, 255, "INIT"};

/* Simple ':'-based tokenizer (no strtok) */
static char* next_token(char** ctx) {
 8005994:	b580      	push	{r7, lr}
 8005996:	b084      	sub	sp, #16
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
    char* s = *ctx;
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	60fb      	str	r3, [r7, #12]
    if (!s) return NULL;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d101      	bne.n	80059ac <next_token+0x18>
 80059a8:	2300      	movs	r3, #0
 80059aa:	e013      	b.n	80059d4 <next_token+0x40>
    char* colon = strchr(s, ':');
 80059ac:	213a      	movs	r1, #58	@ 0x3a
 80059ae:	68f8      	ldr	r0, [r7, #12]
 80059b0:	f007 fac2 	bl	800cf38 <strchr>
 80059b4:	60b8      	str	r0, [r7, #8]
    if (colon) { *colon = '\0'; *ctx = colon + 1; }
 80059b6:	68bb      	ldr	r3, [r7, #8]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d007      	beq.n	80059cc <next_token+0x38>
 80059bc:	68bb      	ldr	r3, [r7, #8]
 80059be:	2200      	movs	r2, #0
 80059c0:	701a      	strb	r2, [r3, #0]
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	1c5a      	adds	r2, r3, #1
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	601a      	str	r2, [r3, #0]
 80059ca:	e002      	b.n	80059d2 <next_token+0x3e>
    else { *ctx = NULL; }
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	2200      	movs	r2, #0
 80059d0:	601a      	str	r2, [r3, #0]
    return s;
 80059d2:	68fb      	ldr	r3, [r7, #12]
}
 80059d4:	4618      	mov	r0, r3
 80059d6:	3710      	adds	r7, #16
 80059d8:	46bd      	mov	sp, r7
 80059da:	bd80      	pop	{r7, pc}

080059dc <UART_SendStatusPacket>:

/* =========================
   STATUS PACKET
   ========================= */
void UART_SendStatusPacket(void)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b09a      	sub	sp, #104	@ 0x68
 80059e0:	af02      	add	r7, sp, #8
    extern volatile bool semiAutoActive;
    extern volatile bool timerActive;
    extern volatile bool countdownActive;
    extern volatile bool twistActive;

    int submerged = 0;
 80059e2:	2300      	movs	r3, #0
 80059e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    for (int i = 0; i < 5; i++) {
 80059e6:	2300      	movs	r3, #0
 80059e8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80059ea:	e012      	b.n	8005a12 <UART_SendStatusPacket+0x36>
        if (adcData.voltages[i] < 0.1f) submerged++;
 80059ec:	4a46      	ldr	r2, [pc, #280]	@ (8005b08 <UART_SendStatusPacket+0x12c>)
 80059ee:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80059f0:	3302      	adds	r3, #2
 80059f2:	009b      	lsls	r3, r3, #2
 80059f4:	4413      	add	r3, r2
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	4944      	ldr	r1, [pc, #272]	@ (8005b0c <UART_SendStatusPacket+0x130>)
 80059fa:	4618      	mov	r0, r3
 80059fc:	f7fb fafa 	bl	8000ff4 <__aeabi_fcmplt>
 8005a00:	4603      	mov	r3, r0
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d002      	beq.n	8005a0c <UART_SendStatusPacket+0x30>
 8005a06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005a08:	3301      	adds	r3, #1
 8005a0a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    for (int i = 0; i < 5; i++) {
 8005a0c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005a0e:	3301      	adds	r3, #1
 8005a10:	65bb      	str	r3, [r7, #88]	@ 0x58
 8005a12:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005a14:	2b04      	cmp	r3, #4
 8005a16:	dde9      	ble.n	80059ec <UART_SendStatusPacket+0x10>
    }

    const char *mode = "IDLE";
 8005a18:	4b3d      	ldr	r3, [pc, #244]	@ (8005b10 <UART_SendStatusPacket+0x134>)
 8005a1a:	657b      	str	r3, [r7, #84]	@ 0x54
    if (manualActive)         mode = "MANUAL";
 8005a1c:	4b3d      	ldr	r3, [pc, #244]	@ (8005b14 <UART_SendStatusPacket+0x138>)
 8005a1e:	781b      	ldrb	r3, [r3, #0]
 8005a20:	b2db      	uxtb	r3, r3
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d002      	beq.n	8005a2c <UART_SendStatusPacket+0x50>
 8005a26:	4b3c      	ldr	r3, [pc, #240]	@ (8005b18 <UART_SendStatusPacket+0x13c>)
 8005a28:	657b      	str	r3, [r7, #84]	@ 0x54
 8005a2a:	e01e      	b.n	8005a6a <UART_SendStatusPacket+0x8e>
    else if (semiAutoActive)  mode = "SEMIAUTO";
 8005a2c:	4b3b      	ldr	r3, [pc, #236]	@ (8005b1c <UART_SendStatusPacket+0x140>)
 8005a2e:	781b      	ldrb	r3, [r3, #0]
 8005a30:	b2db      	uxtb	r3, r3
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d002      	beq.n	8005a3c <UART_SendStatusPacket+0x60>
 8005a36:	4b3a      	ldr	r3, [pc, #232]	@ (8005b20 <UART_SendStatusPacket+0x144>)
 8005a38:	657b      	str	r3, [r7, #84]	@ 0x54
 8005a3a:	e016      	b.n	8005a6a <UART_SendStatusPacket+0x8e>
    else if (timerActive)     mode = "TIMER";
 8005a3c:	4b39      	ldr	r3, [pc, #228]	@ (8005b24 <UART_SendStatusPacket+0x148>)
 8005a3e:	781b      	ldrb	r3, [r3, #0]
 8005a40:	b2db      	uxtb	r3, r3
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d002      	beq.n	8005a4c <UART_SendStatusPacket+0x70>
 8005a46:	4b38      	ldr	r3, [pc, #224]	@ (8005b28 <UART_SendStatusPacket+0x14c>)
 8005a48:	657b      	str	r3, [r7, #84]	@ 0x54
 8005a4a:	e00e      	b.n	8005a6a <UART_SendStatusPacket+0x8e>
    else if (countdownActive) mode = "COUNTDOWN";
 8005a4c:	4b37      	ldr	r3, [pc, #220]	@ (8005b2c <UART_SendStatusPacket+0x150>)
 8005a4e:	781b      	ldrb	r3, [r3, #0]
 8005a50:	b2db      	uxtb	r3, r3
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d002      	beq.n	8005a5c <UART_SendStatusPacket+0x80>
 8005a56:	4b36      	ldr	r3, [pc, #216]	@ (8005b30 <UART_SendStatusPacket+0x154>)
 8005a58:	657b      	str	r3, [r7, #84]	@ 0x54
 8005a5a:	e006      	b.n	8005a6a <UART_SendStatusPacket+0x8e>
    else if (twistActive)     mode = "TWIST";
 8005a5c:	4b35      	ldr	r3, [pc, #212]	@ (8005b34 <UART_SendStatusPacket+0x158>)
 8005a5e:	781b      	ldrb	r3, [r3, #0]
 8005a60:	b2db      	uxtb	r3, r3
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d001      	beq.n	8005a6a <UART_SendStatusPacket+0x8e>
 8005a66:	4b34      	ldr	r3, [pc, #208]	@ (8005b38 <UART_SendStatusPacket+0x15c>)
 8005a68:	657b      	str	r3, [r7, #84]	@ 0x54

    bool changed =
        (lastSent.level != submerged) ||
 8005a6a:	4b34      	ldr	r3, [pc, #208]	@ (8005b3c <UART_SendStatusPacket+0x160>)
 8005a6c:	781b      	ldrb	r3, [r3, #0]
 8005a6e:	461a      	mov	r2, r3
        (lastSent.motorStatus != motorStatus) ||
 8005a70:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005a72:	4293      	cmp	r3, r2
 8005a74:	d10d      	bne.n	8005a92 <UART_SendStatusPacket+0xb6>
 8005a76:	4b31      	ldr	r3, [pc, #196]	@ (8005b3c <UART_SendStatusPacket+0x160>)
 8005a78:	785a      	ldrb	r2, [r3, #1]
 8005a7a:	4b31      	ldr	r3, [pc, #196]	@ (8005b40 <UART_SendStatusPacket+0x164>)
 8005a7c:	781b      	ldrb	r3, [r3, #0]
 8005a7e:	b2db      	uxtb	r3, r3
        (lastSent.level != submerged) ||
 8005a80:	429a      	cmp	r2, r3
 8005a82:	d106      	bne.n	8005a92 <UART_SendStatusPacket+0xb6>
        (strcmp(lastSent.mode, mode) != 0);
 8005a84:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005a86:	482f      	ldr	r0, [pc, #188]	@ (8005b44 <UART_SendStatusPacket+0x168>)
 8005a88:	f7fa fb62 	bl	8000150 <strcmp>
 8005a8c:	4603      	mov	r3, r0
        (lastSent.motorStatus != motorStatus) ||
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d001      	beq.n	8005a96 <UART_SendStatusPacket+0xba>
 8005a92:	2301      	movs	r3, #1
 8005a94:	e000      	b.n	8005a98 <UART_SendStatusPacket+0xbc>
 8005a96:	2300      	movs	r3, #0
    bool changed =
 8005a98:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 8005a9c:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8005aa0:	f003 0301 	and.w	r3, r3, #1
 8005aa4:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53

    if (!changed) return;
 8005aa8:	f897 3053 	ldrb.w	r3, [r7, #83]	@ 0x53
 8005aac:	f083 0301 	eor.w	r3, r3, #1
 8005ab0:	b2db      	uxtb	r3, r3
 8005ab2:	2b00      	cmp	r3, #0
 8005ab4:	d124      	bne.n	8005b00 <UART_SendStatusPacket+0x124>

    lastSent.level = submerged;
 8005ab6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005ab8:	b2da      	uxtb	r2, r3
 8005aba:	4b20      	ldr	r3, [pc, #128]	@ (8005b3c <UART_SendStatusPacket+0x160>)
 8005abc:	701a      	strb	r2, [r3, #0]
    lastSent.motorStatus = motorStatus;
 8005abe:	4b20      	ldr	r3, [pc, #128]	@ (8005b40 <UART_SendStatusPacket+0x164>)
 8005ac0:	781b      	ldrb	r3, [r3, #0]
 8005ac2:	b2da      	uxtb	r2, r3
 8005ac4:	4b1d      	ldr	r3, [pc, #116]	@ (8005b3c <UART_SendStatusPacket+0x160>)
 8005ac6:	705a      	strb	r2, [r3, #1]
    strncpy(lastSent.mode, mode, sizeof(lastSent.mode) - 1);
 8005ac8:	220b      	movs	r2, #11
 8005aca:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8005acc:	481d      	ldr	r0, [pc, #116]	@ (8005b44 <UART_SendStatusPacket+0x168>)
 8005ace:	f007 fa53 	bl	800cf78 <strncpy>

    char buf[80];
    snprintf(buf, sizeof(buf),
             "STATUS:MOTOR:%s:LEVEL:%d:MODE:%s",
             motorStatus ? "ON" : "OFF",
 8005ad2:	4b1b      	ldr	r3, [pc, #108]	@ (8005b40 <UART_SendStatusPacket+0x164>)
 8005ad4:	781b      	ldrb	r3, [r3, #0]
 8005ad6:	b2db      	uxtb	r3, r3
    snprintf(buf, sizeof(buf),
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d001      	beq.n	8005ae0 <UART_SendStatusPacket+0x104>
 8005adc:	4a1a      	ldr	r2, [pc, #104]	@ (8005b48 <UART_SendStatusPacket+0x16c>)
 8005ade:	e000      	b.n	8005ae2 <UART_SendStatusPacket+0x106>
 8005ae0:	4a1a      	ldr	r2, [pc, #104]	@ (8005b4c <UART_SendStatusPacket+0x170>)
 8005ae2:	4638      	mov	r0, r7
 8005ae4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005ae6:	9301      	str	r3, [sp, #4]
 8005ae8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005aea:	9300      	str	r3, [sp, #0]
 8005aec:	4613      	mov	r3, r2
 8005aee:	4a18      	ldr	r2, [pc, #96]	@ (8005b50 <UART_SendStatusPacket+0x174>)
 8005af0:	2150      	movs	r1, #80	@ 0x50
 8005af2:	f007 f8f1 	bl	800ccd8 <sniprintf>
             submerged, mode);

    UART_TransmitPacket(buf);
 8005af6:	463b      	mov	r3, r7
 8005af8:	4618      	mov	r0, r3
 8005afa:	f7ff fe6f 	bl	80057dc <UART_TransmitPacket>
 8005afe:	e000      	b.n	8005b02 <UART_SendStatusPacket+0x126>
    if (!changed) return;
 8005b00:	bf00      	nop
}
 8005b02:	3760      	adds	r7, #96	@ 0x60
 8005b04:	46bd      	mov	sp, r7
 8005b06:	bd80      	pop	{r7, pc}
 8005b08:	2000047c 	.word	0x2000047c
 8005b0c:	3dcccccd 	.word	0x3dcccccd
 8005b10:	0800f560 	.word	0x0800f560
 8005b14:	200004ed 	.word	0x200004ed
 8005b18:	0800f568 	.word	0x0800f568
 8005b1c:	200004ee 	.word	0x200004ee
 8005b20:	0800f570 	.word	0x0800f570
 8005b24:	200004f1 	.word	0x200004f1
 8005b28:	0800f57c 	.word	0x0800f57c
 8005b2c:	200004ef 	.word	0x200004ef
 8005b30:	0800f584 	.word	0x0800f584
 8005b34:	200004f0 	.word	0x200004f0
 8005b38:	0800f590 	.word	0x0800f590
 8005b3c:	20000034 	.word	0x20000034
 8005b40:	200004f3 	.word	0x200004f3
 8005b44:	20000036 	.word	0x20000036
 8005b48:	0800f598 	.word	0x0800f598
 8005b4c:	0800f59c 	.word	0x0800f59c
 8005b50:	0800f5a0 	.word	0x0800f5a0

08005b54 <UART_HandleCommand>:

/* =========================
   COMMAND HANDLER
   ========================= */
void UART_HandleCommand(const char *pkt)
{
 8005b54:	b5b0      	push	{r4, r5, r7, lr}
 8005b56:	b0aa      	sub	sp, #168	@ 0xa8
 8005b58:	af02      	add	r7, sp, #8
 8005b5a:	6078      	str	r0, [r7, #4]
    if (!pkt || !*pkt) return;
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	f000 82e5 	beq.w	800612e <UART_HandleCommand+0x5da>
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	781b      	ldrb	r3, [r3, #0]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	f000 82e0 	beq.w	800612e <UART_HandleCommand+0x5da>

    char buf[UART_RX_BUFFER_SIZE];
    strncpy(buf, pkt, sizeof(buf) - 1);
 8005b6e:	f107 030c 	add.w	r3, r7, #12
 8005b72:	223f      	movs	r2, #63	@ 0x3f
 8005b74:	6879      	ldr	r1, [r7, #4]
 8005b76:	4618      	mov	r0, r3
 8005b78:	f007 f9fe 	bl	800cf78 <strncpy>
    buf[sizeof(buf) - 1] = '\0';
 8005b7c:	2300      	movs	r3, #0
 8005b7e:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b

    /* remove wrappers like '@' and '#' */
    if (buf[0] == '@') memmove(buf, buf + 1, strlen(buf));
 8005b82:	7b3b      	ldrb	r3, [r7, #12]
 8005b84:	2b40      	cmp	r3, #64	@ 0x40
 8005b86:	d10e      	bne.n	8005ba6 <UART_HandleCommand+0x52>
 8005b88:	f107 040c 	add.w	r4, r7, #12
 8005b8c:	3401      	adds	r4, #1
 8005b8e:	f107 030c 	add.w	r3, r7, #12
 8005b92:	4618      	mov	r0, r3
 8005b94:	f7fa fae6 	bl	8000164 <strlen>
 8005b98:	4602      	mov	r2, r0
 8005b9a:	f107 030c 	add.w	r3, r7, #12
 8005b9e:	4621      	mov	r1, r4
 8005ba0:	4618      	mov	r0, r3
 8005ba2:	f007 f9a7 	bl	800cef4 <memmove>
    char *end = strchr(buf, '#');
 8005ba6:	f107 030c 	add.w	r3, r7, #12
 8005baa:	2123      	movs	r1, #35	@ 0x23
 8005bac:	4618      	mov	r0, r3
 8005bae:	f007 f9c3 	bl	800cf38 <strchr>
 8005bb2:	f8c7 0090 	str.w	r0, [r7, #144]	@ 0x90
    if (end) *end = '\0';
 8005bb6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d003      	beq.n	8005bc6 <UART_HandleCommand+0x72>
 8005bbe:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	701a      	strb	r2, [r3, #0]

    char *ctx = buf;
 8005bc6:	f107 030c 	add.w	r3, r7, #12
 8005bca:	60bb      	str	r3, [r7, #8]
    char *cmd = next_token(&ctx);
 8005bcc:	f107 0308 	add.w	r3, r7, #8
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	f7ff fedf 	bl	8005994 <next_token>
 8005bd6:	f8c7 008c 	str.w	r0, [r7, #140]	@ 0x8c
    if (!cmd) return;
 8005bda:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	f000 82a7 	beq.w	8006132 <UART_HandleCommand+0x5de>

    /* ---- BASIC ---- */
    if (!strcmp(cmd, "PING")) { ack("PONG"); return; }
 8005be4:	49a3      	ldr	r1, [pc, #652]	@ (8005e74 <UART_HandleCommand+0x320>)
 8005be6:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8005bea:	f7fa fab1 	bl	8000150 <strcmp>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d103      	bne.n	8005bfc <UART_HandleCommand+0xa8>
 8005bf4:	48a0      	ldr	r0, [pc, #640]	@ (8005e78 <UART_HandleCommand+0x324>)
 8005bf6:	f7ff feb7 	bl	8005968 <ack>
 8005bfa:	e29f      	b.n	800613c <UART_HandleCommand+0x5e8>

    /* ---- MANUAL ---- */
    else if (!strcmp(cmd, "MANUAL")) {
 8005bfc:	499f      	ldr	r1, [pc, #636]	@ (8005e7c <UART_HandleCommand+0x328>)
 8005bfe:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8005c02:	f7fa faa5 	bl	8000150 <strcmp>
 8005c06:	4603      	mov	r3, r0
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d128      	bne.n	8005c5e <UART_HandleCommand+0x10a>
        char *state = next_token(&ctx);
 8005c0c:	f107 0308 	add.w	r3, r7, #8
 8005c10:	4618      	mov	r0, r3
 8005c12:	f7ff febf 	bl	8005994 <next_token>
 8005c16:	64f8      	str	r0, [r7, #76]	@ 0x4c
        if (!state) { err("PARAM"); return; }
 8005c18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d103      	bne.n	8005c26 <UART_HandleCommand+0xd2>
 8005c1e:	4898      	ldr	r0, [pc, #608]	@ (8005e80 <UART_HandleCommand+0x32c>)
 8005c20:	f7ff fead 	bl	800597e <err>
 8005c24:	e28a      	b.n	800613c <UART_HandleCommand+0x5e8>
        if (!strcmp(state, "ON"))  ModelHandle_ToggleManual();
 8005c26:	4997      	ldr	r1, [pc, #604]	@ (8005e84 <UART_HandleCommand+0x330>)
 8005c28:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8005c2a:	f7fa fa91 	bl	8000150 <strcmp>
 8005c2e:	4603      	mov	r3, r0
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	d102      	bne.n	8005c3a <UART_HandleCommand+0xe6>
 8005c34:	f7fd f822 	bl	8002c7c <ModelHandle_ToggleManual>
 8005c38:	e00d      	b.n	8005c56 <UART_HandleCommand+0x102>
        else if (!strcmp(state, "OFF")) ModelHandle_StopAllModesAndMotor();
 8005c3a:	4993      	ldr	r1, [pc, #588]	@ (8005e88 <UART_HandleCommand+0x334>)
 8005c3c:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8005c3e:	f7fa fa87 	bl	8000150 <strcmp>
 8005c42:	4603      	mov	r3, r0
 8005c44:	2b00      	cmp	r3, #0
 8005c46:	d102      	bne.n	8005c4e <UART_HandleCommand+0xfa>
 8005c48:	f7fd f836 	bl	8002cb8 <ModelHandle_StopAllModesAndMotor>
 8005c4c:	e003      	b.n	8005c56 <UART_HandleCommand+0x102>
        else { err("FORMAT"); return; }
 8005c4e:	488f      	ldr	r0, [pc, #572]	@ (8005e8c <UART_HandleCommand+0x338>)
 8005c50:	f7ff fe95 	bl	800597e <err>
 8005c54:	e272      	b.n	800613c <UART_HandleCommand+0x5e8>
        ack("MANUAL_OK");
 8005c56:	488e      	ldr	r0, [pc, #568]	@ (8005e90 <UART_HandleCommand+0x33c>)
 8005c58:	f7ff fe86 	bl	8005968 <ack>
 8005c5c:	e263      	b.n	8006126 <UART_HandleCommand+0x5d2>
    }

    /* ---- TWIST ---- */
    else if (!strcmp(cmd, "TWIST"))
 8005c5e:	498d      	ldr	r1, [pc, #564]	@ (8005e94 <UART_HandleCommand+0x340>)
 8005c60:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8005c64:	f7fa fa74 	bl	8000150 <strcmp>
 8005c68:	4603      	mov	r3, r0
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	f040 808b 	bne.w	8005d86 <UART_HandleCommand+0x232>
    {
        char *sub = next_token(&ctx);
 8005c70:	f107 0308 	add.w	r3, r7, #8
 8005c74:	4618      	mov	r0, r3
 8005c76:	f7ff fe8d 	bl	8005994 <next_token>
 8005c7a:	65b8      	str	r0, [r7, #88]	@ 0x58

        if (sub && !strcmp(sub, "SET"))
 8005c7c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d06d      	beq.n	8005d5e <UART_HandleCommand+0x20a>
 8005c82:	4985      	ldr	r1, [pc, #532]	@ (8005e98 <UART_HandleCommand+0x344>)
 8005c84:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005c86:	f7fa fa63 	bl	8000150 <strcmp>
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d166      	bne.n	8005d5e <UART_HandleCommand+0x20a>
        {
            uint16_t onDur  = atoi(next_token(&ctx));
 8005c90:	f107 0308 	add.w	r3, r7, #8
 8005c94:	4618      	mov	r0, r3
 8005c96:	f7ff fe7d 	bl	8005994 <next_token>
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	f006 fa07 	bl	800c0b0 <atoi>
 8005ca2:	4603      	mov	r3, r0
 8005ca4:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
            uint16_t offDur = atoi(next_token(&ctx));
 8005ca8:	f107 0308 	add.w	r3, r7, #8
 8005cac:	4618      	mov	r0, r3
 8005cae:	f7ff fe71 	bl	8005994 <next_token>
 8005cb2:	4603      	mov	r3, r0
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	f006 f9fb 	bl	800c0b0 <atoi>
 8005cba:	4603      	mov	r3, r0
 8005cbc:	f8a7 3054 	strh.w	r3, [r7, #84]	@ 0x54

            uint8_t onH  = atoi(next_token(&ctx));
 8005cc0:	f107 0308 	add.w	r3, r7, #8
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	f7ff fe65 	bl	8005994 <next_token>
 8005cca:	4603      	mov	r3, r0
 8005ccc:	4618      	mov	r0, r3
 8005cce:	f006 f9ef 	bl	800c0b0 <atoi>
 8005cd2:	4603      	mov	r3, r0
 8005cd4:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
            uint8_t onM  = atoi(next_token(&ctx));
 8005cd8:	f107 0308 	add.w	r3, r7, #8
 8005cdc:	4618      	mov	r0, r3
 8005cde:	f7ff fe59 	bl	8005994 <next_token>
 8005ce2:	4603      	mov	r3, r0
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	f006 f9e3 	bl	800c0b0 <atoi>
 8005cea:	4603      	mov	r3, r0
 8005cec:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
            uint8_t offH = atoi(next_token(&ctx));
 8005cf0:	f107 0308 	add.w	r3, r7, #8
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	f7ff fe4d 	bl	8005994 <next_token>
 8005cfa:	4603      	mov	r3, r0
 8005cfc:	4618      	mov	r0, r3
 8005cfe:	f006 f9d7 	bl	800c0b0 <atoi>
 8005d02:	4603      	mov	r3, r0
 8005d04:	f887 3051 	strb.w	r3, [r7, #81]	@ 0x51
            uint8_t offM = atoi(next_token(&ctx));
 8005d08:	f107 0308 	add.w	r3, r7, #8
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	f7ff fe41 	bl	8005994 <next_token>
 8005d12:	4603      	mov	r3, r0
 8005d14:	4618      	mov	r0, r3
 8005d16:	f006 f9cb 	bl	800c0b0 <atoi>
 8005d1a:	4603      	mov	r3, r0
 8005d1c:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50

            // Ignore days (skip tokens until NULL)
            while (next_token(&ctx) != NULL);
 8005d20:	bf00      	nop
 8005d22:	f107 0308 	add.w	r3, r7, #8
 8005d26:	4618      	mov	r0, r3
 8005d28:	f7ff fe34 	bl	8005994 <next_token>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d1f7      	bne.n	8005d22 <UART_HandleCommand+0x1ce>

            ModelHandle_StartTwist(onDur, offDur, onH, onM, offH, offM);
 8005d32:	f8b7 0056 	ldrh.w	r0, [r7, #86]	@ 0x56
 8005d36:	f8b7 1054 	ldrh.w	r1, [r7, #84]	@ 0x54
 8005d3a:	f897 4053 	ldrb.w	r4, [r7, #83]	@ 0x53
 8005d3e:	f897 5052 	ldrb.w	r5, [r7, #82]	@ 0x52
 8005d42:	f897 3051 	ldrb.w	r3, [r7, #81]	@ 0x51
 8005d46:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 8005d4a:	9201      	str	r2, [sp, #4]
 8005d4c:	9300      	str	r3, [sp, #0]
 8005d4e:	462b      	mov	r3, r5
 8005d50:	4622      	mov	r2, r4
 8005d52:	f7fd f95d 	bl	8003010 <ModelHandle_StartTwist>
            ack("TWIST_OK");
 8005d56:	4851      	ldr	r0, [pc, #324]	@ (8005e9c <UART_HandleCommand+0x348>)
 8005d58:	f7ff fe06 	bl	8005968 <ack>
        {
 8005d5c:	e1e3      	b.n	8006126 <UART_HandleCommand+0x5d2>
        }
        else if (sub && !strcmp(sub, "STOP"))
 8005d5e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d00c      	beq.n	8005d7e <UART_HandleCommand+0x22a>
 8005d64:	494e      	ldr	r1, [pc, #312]	@ (8005ea0 <UART_HandleCommand+0x34c>)
 8005d66:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8005d68:	f7fa f9f2 	bl	8000150 <strcmp>
 8005d6c:	4603      	mov	r3, r0
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d105      	bne.n	8005d7e <UART_HandleCommand+0x22a>
        {
            ModelHandle_StopTwist();
 8005d72:	f7fd f99d 	bl	80030b0 <ModelHandle_StopTwist>
            ack("TWIST_STOP");
 8005d76:	484b      	ldr	r0, [pc, #300]	@ (8005ea4 <UART_HandleCommand+0x350>)
 8005d78:	f7ff fdf6 	bl	8005968 <ack>
        {
 8005d7c:	e1d3      	b.n	8006126 <UART_HandleCommand+0x5d2>
        }
        else
        {
            err("FORMAT");
 8005d7e:	4843      	ldr	r0, [pc, #268]	@ (8005e8c <UART_HandleCommand+0x338>)
 8005d80:	f7ff fdfd 	bl	800597e <err>
 8005d84:	e1cf      	b.n	8006126 <UART_HandleCommand+0x5d2>
        }
    }

    /* ---- TIMER (multi-slot support) ---- */
    else if (!strcmp(cmd, "TIMER")) {
 8005d86:	4948      	ldr	r1, [pc, #288]	@ (8005ea8 <UART_HandleCommand+0x354>)
 8005d88:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8005d8c:	f7fa f9e0 	bl	8000150 <strcmp>
 8005d90:	4603      	mov	r3, r0
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	f040 811f 	bne.w	8005fd6 <UART_HandleCommand+0x482>
        char *sub = next_token(&ctx);
 8005d98:	f107 0308 	add.w	r3, r7, #8
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	f7ff fdf9 	bl	8005994 <next_token>
 8005da2:	67f8      	str	r0, [r7, #124]	@ 0x7c
        if (sub && !strcmp(sub, "SET")) {
 8005da4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	f000 80ea 	beq.w	8005f80 <UART_HandleCommand+0x42c>
 8005dac:	493a      	ldr	r1, [pc, #232]	@ (8005e98 <UART_HandleCommand+0x344>)
 8005dae:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8005db0:	f7fa f9ce 	bl	8000150 <strcmp>
 8005db4:	4603      	mov	r3, r0
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	f040 80e2 	bne.w	8005f80 <UART_HandleCommand+0x42c>
            uint8_t slotIndex = 0;
 8005dbc:	2300      	movs	r3, #0
 8005dbe:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
            bool ok = true;
 8005dc2:	2301      	movs	r3, #1
 8005dc4:	f887 309e 	strb.w	r3, [r7, #158]	@ 0x9e

            // Loop through multiple timer packets in the input buffer
            while (slotIndex < 5) {
 8005dc8:	e0b3      	b.n	8005f32 <UART_HandleCommand+0x3de>
                char *h1s = next_token(&ctx);
 8005dca:	f107 0308 	add.w	r3, r7, #8
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f7ff fde0 	bl	8005994 <next_token>
 8005dd4:	67b8      	str	r0, [r7, #120]	@ 0x78
                char *m1s = next_token(&ctx);
 8005dd6:	f107 0308 	add.w	r3, r7, #8
 8005dda:	4618      	mov	r0, r3
 8005ddc:	f7ff fdda 	bl	8005994 <next_token>
 8005de0:	6778      	str	r0, [r7, #116]	@ 0x74
                char *h2s = next_token(&ctx);
 8005de2:	f107 0308 	add.w	r3, r7, #8
 8005de6:	4618      	mov	r0, r3
 8005de8:	f7ff fdd4 	bl	8005994 <next_token>
 8005dec:	6738      	str	r0, [r7, #112]	@ 0x70
                char *m2s = next_token(&ctx);
 8005dee:	f107 0308 	add.w	r3, r7, #8
 8005df2:	4618      	mov	r0, r3
 8005df4:	f7ff fdce 	bl	8005994 <next_token>
 8005df8:	66f8      	str	r0, [r7, #108]	@ 0x6c

                if (!h1s || !m1s || !h2s || !m2s)
 8005dfa:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	f000 80ad 	beq.w	8005f5c <UART_HandleCommand+0x408>
 8005e02:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	f000 80a9 	beq.w	8005f5c <UART_HandleCommand+0x408>
 8005e0a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	f000 80a5 	beq.w	8005f5c <UART_HandleCommand+0x408>
 8005e12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	f000 80a1 	beq.w	8005f5c <UART_HandleCommand+0x408>
                    break; // no more slots

                int h1 = atoi(h1s);
 8005e1a:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8005e1c:	f006 f948 	bl	800c0b0 <atoi>
 8005e20:	66b8      	str	r0, [r7, #104]	@ 0x68
                int m1 = atoi(m1s);
 8005e22:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8005e24:	f006 f944 	bl	800c0b0 <atoi>
 8005e28:	6678      	str	r0, [r7, #100]	@ 0x64
                int h2 = atoi(h2s);
 8005e2a:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8005e2c:	f006 f940 	bl	800c0b0 <atoi>
 8005e30:	6638      	str	r0, [r7, #96]	@ 0x60
                int m2 = atoi(m2s);
 8005e32:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005e34:	f006 f93c 	bl	800c0b0 <atoi>
 8005e38:	65f8      	str	r0, [r7, #92]	@ 0x5c

                if (h1 < 0 || h1 > 23 || h2 < 0 || h2 > 23 ||
 8005e3a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	db14      	blt.n	8005e6a <UART_HandleCommand+0x316>
 8005e40:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005e42:	2b17      	cmp	r3, #23
 8005e44:	dc11      	bgt.n	8005e6a <UART_HandleCommand+0x316>
 8005e46:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	db0e      	blt.n	8005e6a <UART_HandleCommand+0x316>
 8005e4c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005e4e:	2b17      	cmp	r3, #23
 8005e50:	dc0b      	bgt.n	8005e6a <UART_HandleCommand+0x316>
 8005e52:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	db08      	blt.n	8005e6a <UART_HandleCommand+0x316>
                    m1 < 0 || m1 > 59 || m2 < 0 || m2 > 59)
 8005e58:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005e5a:	2b3b      	cmp	r3, #59	@ 0x3b
 8005e5c:	dc05      	bgt.n	8005e6a <UART_HandleCommand+0x316>
 8005e5e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	db02      	blt.n	8005e6a <UART_HandleCommand+0x316>
 8005e64:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005e66:	2b3b      	cmp	r3, #59	@ 0x3b
 8005e68:	dd20      	ble.n	8005eac <UART_HandleCommand+0x358>
                {
                    ok = false;
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	f887 309e 	strb.w	r3, [r7, #158]	@ 0x9e
                    break;
 8005e70:	e064      	b.n	8005f3c <UART_HandleCommand+0x3e8>
 8005e72:	bf00      	nop
 8005e74:	0800f5c4 	.word	0x0800f5c4
 8005e78:	0800f5cc 	.word	0x0800f5cc
 8005e7c:	0800f568 	.word	0x0800f568
 8005e80:	0800f5d4 	.word	0x0800f5d4
 8005e84:	0800f598 	.word	0x0800f598
 8005e88:	0800f59c 	.word	0x0800f59c
 8005e8c:	0800f5dc 	.word	0x0800f5dc
 8005e90:	0800f5e4 	.word	0x0800f5e4
 8005e94:	0800f590 	.word	0x0800f590
 8005e98:	0800f5f0 	.word	0x0800f5f0
 8005e9c:	0800f5f4 	.word	0x0800f5f4
 8005ea0:	0800f600 	.word	0x0800f600
 8005ea4:	0800f608 	.word	0x0800f608
 8005ea8:	0800f57c 	.word	0x0800f57c
                }

                timerSlots[slotIndex].enabled = true;
 8005eac:	f897 209f 	ldrb.w	r2, [r7, #159]	@ 0x9f
 8005eb0:	49a4      	ldr	r1, [pc, #656]	@ (8006144 <UART_HandleCommand+0x5f0>)
 8005eb2:	4613      	mov	r3, r2
 8005eb4:	005b      	lsls	r3, r3, #1
 8005eb6:	4413      	add	r3, r2
 8005eb8:	005b      	lsls	r3, r3, #1
 8005eba:	440b      	add	r3, r1
 8005ebc:	2201      	movs	r2, #1
 8005ebe:	701a      	strb	r2, [r3, #0]
                timerSlots[slotIndex].onHour  = h1;
 8005ec0:	f897 209f 	ldrb.w	r2, [r7, #159]	@ 0x9f
 8005ec4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005ec6:	b2d8      	uxtb	r0, r3
 8005ec8:	499e      	ldr	r1, [pc, #632]	@ (8006144 <UART_HandleCommand+0x5f0>)
 8005eca:	4613      	mov	r3, r2
 8005ecc:	005b      	lsls	r3, r3, #1
 8005ece:	4413      	add	r3, r2
 8005ed0:	005b      	lsls	r3, r3, #1
 8005ed2:	440b      	add	r3, r1
 8005ed4:	3301      	adds	r3, #1
 8005ed6:	4602      	mov	r2, r0
 8005ed8:	701a      	strb	r2, [r3, #0]
                timerSlots[slotIndex].onMinute = m1;
 8005eda:	f897 209f 	ldrb.w	r2, [r7, #159]	@ 0x9f
 8005ede:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005ee0:	b2d8      	uxtb	r0, r3
 8005ee2:	4998      	ldr	r1, [pc, #608]	@ (8006144 <UART_HandleCommand+0x5f0>)
 8005ee4:	4613      	mov	r3, r2
 8005ee6:	005b      	lsls	r3, r3, #1
 8005ee8:	4413      	add	r3, r2
 8005eea:	005b      	lsls	r3, r3, #1
 8005eec:	440b      	add	r3, r1
 8005eee:	3302      	adds	r3, #2
 8005ef0:	4602      	mov	r2, r0
 8005ef2:	701a      	strb	r2, [r3, #0]
                timerSlots[slotIndex].offHour  = h2;
 8005ef4:	f897 209f 	ldrb.w	r2, [r7, #159]	@ 0x9f
 8005ef8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005efa:	b2d8      	uxtb	r0, r3
 8005efc:	4991      	ldr	r1, [pc, #580]	@ (8006144 <UART_HandleCommand+0x5f0>)
 8005efe:	4613      	mov	r3, r2
 8005f00:	005b      	lsls	r3, r3, #1
 8005f02:	4413      	add	r3, r2
 8005f04:	005b      	lsls	r3, r3, #1
 8005f06:	440b      	add	r3, r1
 8005f08:	3303      	adds	r3, #3
 8005f0a:	4602      	mov	r2, r0
 8005f0c:	701a      	strb	r2, [r3, #0]
                timerSlots[slotIndex].offMinute = m2;
 8005f0e:	f897 209f 	ldrb.w	r2, [r7, #159]	@ 0x9f
 8005f12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8005f14:	b2d8      	uxtb	r0, r3
 8005f16:	498b      	ldr	r1, [pc, #556]	@ (8006144 <UART_HandleCommand+0x5f0>)
 8005f18:	4613      	mov	r3, r2
 8005f1a:	005b      	lsls	r3, r3, #1
 8005f1c:	4413      	add	r3, r2
 8005f1e:	005b      	lsls	r3, r3, #1
 8005f20:	440b      	add	r3, r1
 8005f22:	3304      	adds	r3, #4
 8005f24:	4602      	mov	r2, r0
 8005f26:	701a      	strb	r2, [r3, #0]
                slotIndex++;
 8005f28:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8005f2c:	3301      	adds	r3, #1
 8005f2e:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
            while (slotIndex < 5) {
 8005f32:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8005f36:	2b04      	cmp	r3, #4
 8005f38:	f67f af47 	bls.w	8005dca <UART_HandleCommand+0x276>
            }

            // Disable remaining slots
            for (; slotIndex < 5; slotIndex++) {
 8005f3c:	e00e      	b.n	8005f5c <UART_HandleCommand+0x408>
                timerSlots[slotIndex].enabled = false;
 8005f3e:	f897 209f 	ldrb.w	r2, [r7, #159]	@ 0x9f
 8005f42:	4980      	ldr	r1, [pc, #512]	@ (8006144 <UART_HandleCommand+0x5f0>)
 8005f44:	4613      	mov	r3, r2
 8005f46:	005b      	lsls	r3, r3, #1
 8005f48:	4413      	add	r3, r2
 8005f4a:	005b      	lsls	r3, r3, #1
 8005f4c:	440b      	add	r3, r1
 8005f4e:	2200      	movs	r2, #0
 8005f50:	701a      	strb	r2, [r3, #0]
            for (; slotIndex < 5; slotIndex++) {
 8005f52:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8005f56:	3301      	adds	r3, #1
 8005f58:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
 8005f5c:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 8005f60:	2b04      	cmp	r3, #4
 8005f62:	d9ec      	bls.n	8005f3e <UART_HandleCommand+0x3ea>
            }

            if (ok){
 8005f64:	f897 309e 	ldrb.w	r3, [r7, #158]	@ 0x9e
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d005      	beq.n	8005f78 <UART_HandleCommand+0x424>
            	ack("TIMER_OK");
 8005f6c:	4876      	ldr	r0, [pc, #472]	@ (8006148 <UART_HandleCommand+0x5f4>)
 8005f6e:	f7ff fcfb 	bl	8005968 <ack>
            	ModelHandle_StartTimer();
 8005f72:	f7fd f9a3 	bl	80032bc <ModelHandle_StartTimer>
        if (sub && !strcmp(sub, "SET")) {
 8005f76:	e0d6      	b.n	8006126 <UART_HandleCommand+0x5d2>
            }


            else
                err("TIMER_FORMAT");
 8005f78:	4874      	ldr	r0, [pc, #464]	@ (800614c <UART_HandleCommand+0x5f8>)
 8005f7a:	f7ff fd00 	bl	800597e <err>
        if (sub && !strcmp(sub, "SET")) {
 8005f7e:	e0d2      	b.n	8006126 <UART_HandleCommand+0x5d2>
        }

        else if (sub && !strcmp(sub, "STOP")) {
 8005f80:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d023      	beq.n	8005fce <UART_HandleCommand+0x47a>
 8005f86:	4972      	ldr	r1, [pc, #456]	@ (8006150 <UART_HandleCommand+0x5fc>)
 8005f88:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 8005f8a:	f7fa f8e1 	bl	8000150 <strcmp>
 8005f8e:	4603      	mov	r3, r0
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d11c      	bne.n	8005fce <UART_HandleCommand+0x47a>
            for (int i=0; i<5; i++)
 8005f94:	2300      	movs	r3, #0
 8005f96:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005f9a:	e00e      	b.n	8005fba <UART_HandleCommand+0x466>
                timerSlots[i].enabled = false;
 8005f9c:	4969      	ldr	r1, [pc, #420]	@ (8006144 <UART_HandleCommand+0x5f0>)
 8005f9e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8005fa2:	4613      	mov	r3, r2
 8005fa4:	005b      	lsls	r3, r3, #1
 8005fa6:	4413      	add	r3, r2
 8005fa8:	005b      	lsls	r3, r3, #1
 8005faa:	440b      	add	r3, r1
 8005fac:	2200      	movs	r2, #0
 8005fae:	701a      	strb	r2, [r3, #0]
            for (int i=0; i<5; i++)
 8005fb0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005fb4:	3301      	adds	r3, #1
 8005fb6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005fba:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005fbe:	2b04      	cmp	r3, #4
 8005fc0:	ddec      	ble.n	8005f9c <UART_HandleCommand+0x448>
            ModelHandle_StopAllModesAndMotor();
 8005fc2:	f7fc fe79 	bl	8002cb8 <ModelHandle_StopAllModesAndMotor>
            ack("TIMER_STOP");
 8005fc6:	4863      	ldr	r0, [pc, #396]	@ (8006154 <UART_HandleCommand+0x600>)
 8005fc8:	f7ff fcce 	bl	8005968 <ack>
 8005fcc:	e0ab      	b.n	8006126 <UART_HandleCommand+0x5d2>
        }

        else err("FORMAT");
 8005fce:	4862      	ldr	r0, [pc, #392]	@ (8006158 <UART_HandleCommand+0x604>)
 8005fd0:	f7ff fcd5 	bl	800597e <err>
 8005fd4:	e0a7      	b.n	8006126 <UART_HandleCommand+0x5d2>
    }


    /* ---- SEMIAUTO ---- */
    else if (!strcmp(cmd, "SEMIAUTO")) {
 8005fd6:	4961      	ldr	r1, [pc, #388]	@ (800615c <UART_HandleCommand+0x608>)
 8005fd8:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8005fdc:	f7fa f8b8 	bl	8000150 <strcmp>
 8005fe0:	4603      	mov	r3, r0
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d131      	bne.n	800604a <UART_HandleCommand+0x4f6>
        char *sub = next_token(&ctx);
 8005fe6:	f107 0308 	add.w	r3, r7, #8
 8005fea:	4618      	mov	r0, r3
 8005fec:	f7ff fcd2 	bl	8005994 <next_token>
 8005ff0:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
        if (sub && !strcmp(sub, "ON")) {
 8005ff4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d00d      	beq.n	8006018 <UART_HandleCommand+0x4c4>
 8005ffc:	4958      	ldr	r1, [pc, #352]	@ (8006160 <UART_HandleCommand+0x60c>)
 8005ffe:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8006002:	f7fa f8a5 	bl	8000150 <strcmp>
 8006006:	4603      	mov	r3, r0
 8006008:	2b00      	cmp	r3, #0
 800600a:	d105      	bne.n	8006018 <UART_HandleCommand+0x4c4>
            ModelHandle_StartSemiAuto();
 800600c:	f7fd f96c 	bl	80032e8 <ModelHandle_StartSemiAuto>
            ack("SEMIAUTO_ON");
 8006010:	4854      	ldr	r0, [pc, #336]	@ (8006164 <UART_HandleCommand+0x610>)
 8006012:	f7ff fca9 	bl	8005968 <ack>
 8006016:	e014      	b.n	8006042 <UART_HandleCommand+0x4ee>
        }
        else if (sub && !strcmp(sub, "OFF")) {
 8006018:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800601c:	2b00      	cmp	r3, #0
 800601e:	d00d      	beq.n	800603c <UART_HandleCommand+0x4e8>
 8006020:	4951      	ldr	r1, [pc, #324]	@ (8006168 <UART_HandleCommand+0x614>)
 8006022:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8006026:	f7fa f893 	bl	8000150 <strcmp>
 800602a:	4603      	mov	r3, r0
 800602c:	2b00      	cmp	r3, #0
 800602e:	d105      	bne.n	800603c <UART_HandleCommand+0x4e8>
            ModelHandle_StopAllModesAndMotor();
 8006030:	f7fc fe42 	bl	8002cb8 <ModelHandle_StopAllModesAndMotor>
            ack("SEMIAUTO_OFF");
 8006034:	484d      	ldr	r0, [pc, #308]	@ (800616c <UART_HandleCommand+0x618>)
 8006036:	f7ff fc97 	bl	8005968 <ack>
 800603a:	e002      	b.n	8006042 <UART_HandleCommand+0x4ee>
        }
        else err("FORMAT");
 800603c:	4846      	ldr	r0, [pc, #280]	@ (8006158 <UART_HandleCommand+0x604>)
 800603e:	f7ff fc9e 	bl	800597e <err>
        g_screenUpdatePending = true;
 8006042:	4b4b      	ldr	r3, [pc, #300]	@ (8006170 <UART_HandleCommand+0x61c>)
 8006044:	2201      	movs	r2, #1
 8006046:	701a      	strb	r2, [r3, #0]
        return;
 8006048:	e078      	b.n	800613c <UART_HandleCommand+0x5e8>
    }

    /* ---- COUNTDOWN ---- */
    else if (!strcmp(cmd, "COUNTDOWN")) {
 800604a:	494a      	ldr	r1, [pc, #296]	@ (8006174 <UART_HandleCommand+0x620>)
 800604c:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8006050:	f7fa f87e 	bl	8000150 <strcmp>
 8006054:	4603      	mov	r3, r0
 8006056:	2b00      	cmp	r3, #0
 8006058:	d149      	bne.n	80060ee <UART_HandleCommand+0x59a>
        char *sub = next_token(&ctx);
 800605a:	f107 0308 	add.w	r3, r7, #8
 800605e:	4618      	mov	r0, r3
 8006060:	f7ff fc98 	bl	8005994 <next_token>
 8006064:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
        if (sub && !strcmp(sub, "ON")) {
 8006068:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800606c:	2b00      	cmp	r3, #0
 800606e:	d028      	beq.n	80060c2 <UART_HandleCommand+0x56e>
 8006070:	493b      	ldr	r1, [pc, #236]	@ (8006160 <UART_HandleCommand+0x60c>)
 8006072:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 8006076:	f7fa f86b 	bl	8000150 <strcmp>
 800607a:	4603      	mov	r3, r0
 800607c:	2b00      	cmp	r3, #0
 800607e:	d120      	bne.n	80060c2 <UART_HandleCommand+0x56e>
            uint16_t min = atoi(next_token(&ctx));
 8006080:	f107 0308 	add.w	r3, r7, #8
 8006084:	4618      	mov	r0, r3
 8006086:	f7ff fc85 	bl	8005994 <next_token>
 800608a:	4603      	mov	r3, r0
 800608c:	4618      	mov	r0, r3
 800608e:	f006 f80f 	bl	800c0b0 <atoi>
 8006092:	4603      	mov	r3, r0
 8006094:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96
            if (!min) min = 1;
 8006098:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800609c:	2b00      	cmp	r3, #0
 800609e:	d102      	bne.n	80060a6 <UART_HandleCommand+0x552>
 80060a0:	2301      	movs	r3, #1
 80060a2:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96
            ModelHandle_StartCountdown(min * 60, 1);
 80060a6:	f8b7 2096 	ldrh.w	r2, [r7, #150]	@ 0x96
 80060aa:	4613      	mov	r3, r2
 80060ac:	011b      	lsls	r3, r3, #4
 80060ae:	1a9b      	subs	r3, r3, r2
 80060b0:	009b      	lsls	r3, r3, #2
 80060b2:	2101      	movs	r1, #1
 80060b4:	4618      	mov	r0, r3
 80060b6:	f7fc ff49 	bl	8002f4c <ModelHandle_StartCountdown>
            ack("COUNTDOWN_ON");
 80060ba:	482f      	ldr	r0, [pc, #188]	@ (8006178 <UART_HandleCommand+0x624>)
 80060bc:	f7ff fc54 	bl	8005968 <ack>
        if (sub && !strcmp(sub, "ON")) {
 80060c0:	e031      	b.n	8006126 <UART_HandleCommand+0x5d2>
        } else if (sub && !strcmp(sub, "OFF")) {
 80060c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d00d      	beq.n	80060e6 <UART_HandleCommand+0x592>
 80060ca:	4927      	ldr	r1, [pc, #156]	@ (8006168 <UART_HandleCommand+0x614>)
 80060cc:	f8d7 0084 	ldr.w	r0, [r7, #132]	@ 0x84
 80060d0:	f7fa f83e 	bl	8000150 <strcmp>
 80060d4:	4603      	mov	r3, r0
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d105      	bne.n	80060e6 <UART_HandleCommand+0x592>
            ModelHandle_StopCountdown();
 80060da:	f7fc ff27 	bl	8002f2c <ModelHandle_StopCountdown>
            ack("COUNTDOWN_OFF");
 80060de:	4827      	ldr	r0, [pc, #156]	@ (800617c <UART_HandleCommand+0x628>)
 80060e0:	f7ff fc42 	bl	8005968 <ack>
        } else if (sub && !strcmp(sub, "OFF")) {
 80060e4:	e01f      	b.n	8006126 <UART_HandleCommand+0x5d2>
        } else err("FORMAT");
 80060e6:	481c      	ldr	r0, [pc, #112]	@ (8006158 <UART_HandleCommand+0x604>)
 80060e8:	f7ff fc49 	bl	800597e <err>
 80060ec:	e01b      	b.n	8006126 <UART_HandleCommand+0x5d2>
    }

    /* ---- STATUS ---- */
    else if (!strcmp(cmd, "STATUS")) {
 80060ee:	4924      	ldr	r1, [pc, #144]	@ (8006180 <UART_HandleCommand+0x62c>)
 80060f0:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 80060f4:	f7fa f82c 	bl	8000150 <strcmp>
 80060f8:	4603      	mov	r3, r0
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d11b      	bne.n	8006136 <UART_HandleCommand+0x5e2>
        static uint32_t lastReply = 0;
        uint32_t now = HAL_GetTick();
 80060fe:	f000 f8c1 	bl	8006284 <HAL_GetTick>
 8006102:	f8c7 0088 	str.w	r0, [r7, #136]	@ 0x88
        if (now - lastReply >= 5000) {   // reply only once every 5 s
 8006106:	4b1f      	ldr	r3, [pc, #124]	@ (8006184 <UART_HandleCommand+0x630>)
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800610e:	1ad3      	subs	r3, r2, r3
 8006110:	f241 3287 	movw	r2, #4999	@ 0x1387
 8006114:	4293      	cmp	r3, r2
 8006116:	d910      	bls.n	800613a <UART_HandleCommand+0x5e6>
            UART_SendStatusPacket();
 8006118:	f7ff fc60 	bl	80059dc <UART_SendStatusPacket>
            lastReply = now;
 800611c:	4a19      	ldr	r2, [pc, #100]	@ (8006184 <UART_HandleCommand+0x630>)
 800611e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006122:	6013      	str	r3, [r2, #0]
        }
        return;
 8006124:	e009      	b.n	800613a <UART_HandleCommand+0x5e6>
    else {
//        err("UNKNOWN");
        return;
    }

    g_screenUpdatePending = true;
 8006126:	4b12      	ldr	r3, [pc, #72]	@ (8006170 <UART_HandleCommand+0x61c>)
 8006128:	2201      	movs	r2, #1
 800612a:	701a      	strb	r2, [r3, #0]
 800612c:	e006      	b.n	800613c <UART_HandleCommand+0x5e8>
    if (!pkt || !*pkt) return;
 800612e:	bf00      	nop
 8006130:	e004      	b.n	800613c <UART_HandleCommand+0x5e8>
    if (!cmd) return;
 8006132:	bf00      	nop
 8006134:	e002      	b.n	800613c <UART_HandleCommand+0x5e8>
        return;
 8006136:	bf00      	nop
 8006138:	e000      	b.n	800613c <UART_HandleCommand+0x5e8>
        return;
 800613a:	bf00      	nop
}
 800613c:	37a0      	adds	r7, #160	@ 0xa0
 800613e:	46bd      	mov	sp, r7
 8006140:	bdb0      	pop	{r4, r5, r7, pc}
 8006142:	bf00      	nop
 8006144:	20000518 	.word	0x20000518
 8006148:	0800f614 	.word	0x0800f614
 800614c:	0800f620 	.word	0x0800f620
 8006150:	0800f600 	.word	0x0800f600
 8006154:	0800f630 	.word	0x0800f630
 8006158:	0800f5dc 	.word	0x0800f5dc
 800615c:	0800f570 	.word	0x0800f570
 8006160:	0800f598 	.word	0x0800f598
 8006164:	0800f63c 	.word	0x0800f63c
 8006168:	0800f59c 	.word	0x0800f59c
 800616c:	0800f648 	.word	0x0800f648
 8006170:	200004ec 	.word	0x200004ec
 8006174:	0800f584 	.word	0x0800f584
 8006178:	0800f658 	.word	0x0800f658
 800617c:	0800f668 	.word	0x0800f668
 8006180:	0800f678 	.word	0x0800f678
 8006184:	20000664 	.word	0x20000664

08006188 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8006188:	f7ff fade 	bl	8005748 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800618c:	480b      	ldr	r0, [pc, #44]	@ (80061bc <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800618e:	490c      	ldr	r1, [pc, #48]	@ (80061c0 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8006190:	4a0c      	ldr	r2, [pc, #48]	@ (80061c4 <LoopFillZerobss+0x16>)
  movs r3, #0
 8006192:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006194:	e002      	b.n	800619c <LoopCopyDataInit>

08006196 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006196:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006198:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800619a:	3304      	adds	r3, #4

0800619c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800619c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800619e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80061a0:	d3f9      	bcc.n	8006196 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80061a2:	4a09      	ldr	r2, [pc, #36]	@ (80061c8 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80061a4:	4c09      	ldr	r4, [pc, #36]	@ (80061cc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80061a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80061a8:	e001      	b.n	80061ae <LoopFillZerobss>

080061aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80061aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80061ac:	3204      	adds	r2, #4

080061ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80061ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80061b0:	d3fb      	bcc.n	80061aa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80061b2:	f006 ff45 	bl	800d040 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80061b6:	f7fc f8e1 	bl	800237c <main>
  bx lr
 80061ba:	4770      	bx	lr
  ldr r0, =_sdata
 80061bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80061c0:	20000214 	.word	0x20000214
  ldr r2, =_sidata
 80061c4:	0800fa88 	.word	0x0800fa88
  ldr r2, =_sbss
 80061c8:	20000214 	.word	0x20000214
  ldr r4, =_ebss
 80061cc:	200007b8 	.word	0x200007b8

080061d0 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80061d0:	e7fe      	b.n	80061d0 <CAN1_RX1_IRQHandler>
	...

080061d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80061d4:	b580      	push	{r7, lr}
 80061d6:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80061d8:	4b08      	ldr	r3, [pc, #32]	@ (80061fc <HAL_Init+0x28>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	4a07      	ldr	r2, [pc, #28]	@ (80061fc <HAL_Init+0x28>)
 80061de:	f043 0310 	orr.w	r3, r3, #16
 80061e2:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80061e4:	2003      	movs	r0, #3
 80061e6:	f000 ff1f 	bl	8007028 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80061ea:	2000      	movs	r0, #0
 80061ec:	f000 f808 	bl	8006200 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80061f0:	f7fe ff2a 	bl	8005048 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80061f4:	2300      	movs	r3, #0
}
 80061f6:	4618      	mov	r0, r3
 80061f8:	bd80      	pop	{r7, pc}
 80061fa:	bf00      	nop
 80061fc:	40022000 	.word	0x40022000

08006200 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006200:	b580      	push	{r7, lr}
 8006202:	b082      	sub	sp, #8
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006208:	4b12      	ldr	r3, [pc, #72]	@ (8006254 <HAL_InitTick+0x54>)
 800620a:	681a      	ldr	r2, [r3, #0]
 800620c:	4b12      	ldr	r3, [pc, #72]	@ (8006258 <HAL_InitTick+0x58>)
 800620e:	781b      	ldrb	r3, [r3, #0]
 8006210:	4619      	mov	r1, r3
 8006212:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8006216:	fbb3 f3f1 	udiv	r3, r3, r1
 800621a:	fbb2 f3f3 	udiv	r3, r2, r3
 800621e:	4618      	mov	r0, r3
 8006220:	f000 ff37 	bl	8007092 <HAL_SYSTICK_Config>
 8006224:	4603      	mov	r3, r0
 8006226:	2b00      	cmp	r3, #0
 8006228:	d001      	beq.n	800622e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800622a:	2301      	movs	r3, #1
 800622c:	e00e      	b.n	800624c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	2b0f      	cmp	r3, #15
 8006232:	d80a      	bhi.n	800624a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006234:	2200      	movs	r2, #0
 8006236:	6879      	ldr	r1, [r7, #4]
 8006238:	f04f 30ff 	mov.w	r0, #4294967295
 800623c:	f000 feff 	bl	800703e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006240:	4a06      	ldr	r2, [pc, #24]	@ (800625c <HAL_InitTick+0x5c>)
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006246:	2300      	movs	r3, #0
 8006248:	e000      	b.n	800624c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800624a:	2301      	movs	r3, #1
}
 800624c:	4618      	mov	r0, r3
 800624e:	3708      	adds	r7, #8
 8006250:	46bd      	mov	sp, r7
 8006252:	bd80      	pop	{r7, pc}
 8006254:	20000030 	.word	0x20000030
 8006258:	20000048 	.word	0x20000048
 800625c:	20000044 	.word	0x20000044

08006260 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006260:	b480      	push	{r7}
 8006262:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006264:	4b05      	ldr	r3, [pc, #20]	@ (800627c <HAL_IncTick+0x1c>)
 8006266:	781b      	ldrb	r3, [r3, #0]
 8006268:	461a      	mov	r2, r3
 800626a:	4b05      	ldr	r3, [pc, #20]	@ (8006280 <HAL_IncTick+0x20>)
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	4413      	add	r3, r2
 8006270:	4a03      	ldr	r2, [pc, #12]	@ (8006280 <HAL_IncTick+0x20>)
 8006272:	6013      	str	r3, [r2, #0]
}
 8006274:	bf00      	nop
 8006276:	46bd      	mov	sp, r7
 8006278:	bc80      	pop	{r7}
 800627a:	4770      	bx	lr
 800627c:	20000048 	.word	0x20000048
 8006280:	20000668 	.word	0x20000668

08006284 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006284:	b480      	push	{r7}
 8006286:	af00      	add	r7, sp, #0
  return uwTick;
 8006288:	4b02      	ldr	r3, [pc, #8]	@ (8006294 <HAL_GetTick+0x10>)
 800628a:	681b      	ldr	r3, [r3, #0]
}
 800628c:	4618      	mov	r0, r3
 800628e:	46bd      	mov	sp, r7
 8006290:	bc80      	pop	{r7}
 8006292:	4770      	bx	lr
 8006294:	20000668 	.word	0x20000668

08006298 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006298:	b580      	push	{r7, lr}
 800629a:	b084      	sub	sp, #16
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80062a0:	f7ff fff0 	bl	8006284 <HAL_GetTick>
 80062a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80062aa:	68fb      	ldr	r3, [r7, #12]
 80062ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062b0:	d005      	beq.n	80062be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80062b2:	4b0a      	ldr	r3, [pc, #40]	@ (80062dc <HAL_Delay+0x44>)
 80062b4:	781b      	ldrb	r3, [r3, #0]
 80062b6:	461a      	mov	r2, r3
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	4413      	add	r3, r2
 80062bc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80062be:	bf00      	nop
 80062c0:	f7ff ffe0 	bl	8006284 <HAL_GetTick>
 80062c4:	4602      	mov	r2, r0
 80062c6:	68bb      	ldr	r3, [r7, #8]
 80062c8:	1ad3      	subs	r3, r2, r3
 80062ca:	68fa      	ldr	r2, [r7, #12]
 80062cc:	429a      	cmp	r2, r3
 80062ce:	d8f7      	bhi.n	80062c0 <HAL_Delay+0x28>
  {
  }
}
 80062d0:	bf00      	nop
 80062d2:	bf00      	nop
 80062d4:	3710      	adds	r7, #16
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bd80      	pop	{r7, pc}
 80062da:	bf00      	nop
 80062dc:	20000048 	.word	0x20000048

080062e0 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b086      	sub	sp, #24
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80062e8:	2300      	movs	r3, #0
 80062ea:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 80062ec:	2300      	movs	r3, #0
 80062ee:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 80062f0:	2300      	movs	r3, #0
 80062f2:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 80062f4:	2300      	movs	r3, #0
 80062f6:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d101      	bne.n	8006302 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 80062fe:	2301      	movs	r3, #1
 8006300:	e0be      	b.n	8006480 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	689b      	ldr	r3, [r3, #8]
 8006306:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800630c:	2b00      	cmp	r3, #0
 800630e:	d109      	bne.n	8006324 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2200      	movs	r2, #0
 8006314:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	2200      	movs	r2, #0
 800631a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800631e:	6878      	ldr	r0, [r7, #4]
 8006320:	f7fe fec4 	bl	80050ac <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8006324:	6878      	ldr	r0, [r7, #4]
 8006326:	f000 fcb9 	bl	8006c9c <ADC_ConversionStop_Disable>
 800632a:	4603      	mov	r3, r0
 800632c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006332:	f003 0310 	and.w	r3, r3, #16
 8006336:	2b00      	cmp	r3, #0
 8006338:	f040 8099 	bne.w	800646e <HAL_ADC_Init+0x18e>
 800633c:	7dfb      	ldrb	r3, [r7, #23]
 800633e:	2b00      	cmp	r3, #0
 8006340:	f040 8095 	bne.w	800646e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006348:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800634c:	f023 0302 	bic.w	r3, r3, #2
 8006350:	f043 0202 	orr.w	r2, r3, #2
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8006360:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	7b1b      	ldrb	r3, [r3, #12]
 8006366:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8006368:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800636a:	68ba      	ldr	r2, [r7, #8]
 800636c:	4313      	orrs	r3, r2
 800636e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	689b      	ldr	r3, [r3, #8]
 8006374:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006378:	d003      	beq.n	8006382 <HAL_ADC_Init+0xa2>
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	689b      	ldr	r3, [r3, #8]
 800637e:	2b01      	cmp	r3, #1
 8006380:	d102      	bne.n	8006388 <HAL_ADC_Init+0xa8>
 8006382:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006386:	e000      	b.n	800638a <HAL_ADC_Init+0xaa>
 8006388:	2300      	movs	r3, #0
 800638a:	693a      	ldr	r2, [r7, #16]
 800638c:	4313      	orrs	r3, r2
 800638e:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	7d1b      	ldrb	r3, [r3, #20]
 8006394:	2b01      	cmp	r3, #1
 8006396:	d119      	bne.n	80063cc <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	7b1b      	ldrb	r3, [r3, #12]
 800639c:	2b00      	cmp	r3, #0
 800639e:	d109      	bne.n	80063b4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	699b      	ldr	r3, [r3, #24]
 80063a4:	3b01      	subs	r3, #1
 80063a6:	035a      	lsls	r2, r3, #13
 80063a8:	693b      	ldr	r3, [r7, #16]
 80063aa:	4313      	orrs	r3, r2
 80063ac:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80063b0:	613b      	str	r3, [r7, #16]
 80063b2:	e00b      	b.n	80063cc <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063b8:	f043 0220 	orr.w	r2, r3, #32
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063c4:	f043 0201 	orr.w	r2, r3, #1
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	685b      	ldr	r3, [r3, #4]
 80063d2:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	693a      	ldr	r2, [r7, #16]
 80063dc:	430a      	orrs	r2, r1
 80063de:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	689a      	ldr	r2, [r3, #8]
 80063e6:	4b28      	ldr	r3, [pc, #160]	@ (8006488 <HAL_ADC_Init+0x1a8>)
 80063e8:	4013      	ands	r3, r2
 80063ea:	687a      	ldr	r2, [r7, #4]
 80063ec:	6812      	ldr	r2, [r2, #0]
 80063ee:	68b9      	ldr	r1, [r7, #8]
 80063f0:	430b      	orrs	r3, r1
 80063f2:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	689b      	ldr	r3, [r3, #8]
 80063f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063fc:	d003      	beq.n	8006406 <HAL_ADC_Init+0x126>
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	689b      	ldr	r3, [r3, #8]
 8006402:	2b01      	cmp	r3, #1
 8006404:	d104      	bne.n	8006410 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	691b      	ldr	r3, [r3, #16]
 800640a:	3b01      	subs	r3, #1
 800640c:	051b      	lsls	r3, r3, #20
 800640e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006416:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	68fa      	ldr	r2, [r7, #12]
 8006420:	430a      	orrs	r2, r1
 8006422:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	689a      	ldr	r2, [r3, #8]
 800642a:	4b18      	ldr	r3, [pc, #96]	@ (800648c <HAL_ADC_Init+0x1ac>)
 800642c:	4013      	ands	r3, r2
 800642e:	68ba      	ldr	r2, [r7, #8]
 8006430:	429a      	cmp	r2, r3
 8006432:	d10b      	bne.n	800644c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2200      	movs	r2, #0
 8006438:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800643e:	f023 0303 	bic.w	r3, r3, #3
 8006442:	f043 0201 	orr.w	r2, r3, #1
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800644a:	e018      	b.n	800647e <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006450:	f023 0312 	bic.w	r3, r3, #18
 8006454:	f043 0210 	orr.w	r2, r3, #16
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006460:	f043 0201 	orr.w	r2, r3, #1
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8006468:	2301      	movs	r3, #1
 800646a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800646c:	e007      	b.n	800647e <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006472:	f043 0210 	orr.w	r2, r3, #16
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800647a:	2301      	movs	r3, #1
 800647c:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800647e:	7dfb      	ldrb	r3, [r7, #23]
}
 8006480:	4618      	mov	r0, r3
 8006482:	3718      	adds	r7, #24
 8006484:	46bd      	mov	sp, r7
 8006486:	bd80      	pop	{r7, pc}
 8006488:	ffe1f7fd 	.word	0xffe1f7fd
 800648c:	ff1f0efe 	.word	0xff1f0efe

08006490 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8006490:	b580      	push	{r7, lr}
 8006492:	b084      	sub	sp, #16
 8006494:	af00      	add	r7, sp, #0
 8006496:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006498:	2300      	movs	r3, #0
 800649a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80064a2:	2b01      	cmp	r3, #1
 80064a4:	d101      	bne.n	80064aa <HAL_ADC_Start+0x1a>
 80064a6:	2302      	movs	r3, #2
 80064a8:	e098      	b.n	80065dc <HAL_ADC_Start+0x14c>
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	2201      	movs	r2, #1
 80064ae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80064b2:	6878      	ldr	r0, [r7, #4]
 80064b4:	f000 fb98 	bl	8006be8 <ADC_Enable>
 80064b8:	4603      	mov	r3, r0
 80064ba:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80064bc:	7bfb      	ldrb	r3, [r7, #15]
 80064be:	2b00      	cmp	r3, #0
 80064c0:	f040 8087 	bne.w	80065d2 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80064cc:	f023 0301 	bic.w	r3, r3, #1
 80064d0:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	4a41      	ldr	r2, [pc, #260]	@ (80065e4 <HAL_ADC_Start+0x154>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	d105      	bne.n	80064ee <HAL_ADC_Start+0x5e>
 80064e2:	4b41      	ldr	r3, [pc, #260]	@ (80065e8 <HAL_ADC_Start+0x158>)
 80064e4:	685b      	ldr	r3, [r3, #4]
 80064e6:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d115      	bne.n	800651a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064f2:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	685b      	ldr	r3, [r3, #4]
 8006500:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006504:	2b00      	cmp	r3, #0
 8006506:	d026      	beq.n	8006556 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800650c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8006510:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8006518:	e01d      	b.n	8006556 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800651e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	4a2f      	ldr	r2, [pc, #188]	@ (80065e8 <HAL_ADC_Start+0x158>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d004      	beq.n	800653a <HAL_ADC_Start+0xaa>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	4a2b      	ldr	r2, [pc, #172]	@ (80065e4 <HAL_ADC_Start+0x154>)
 8006536:	4293      	cmp	r3, r2
 8006538:	d10d      	bne.n	8006556 <HAL_ADC_Start+0xc6>
 800653a:	4b2b      	ldr	r3, [pc, #172]	@ (80065e8 <HAL_ADC_Start+0x158>)
 800653c:	685b      	ldr	r3, [r3, #4]
 800653e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006542:	2b00      	cmp	r3, #0
 8006544:	d007      	beq.n	8006556 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800654a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800654e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800655a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800655e:	2b00      	cmp	r3, #0
 8006560:	d006      	beq.n	8006570 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006566:	f023 0206 	bic.w	r2, r3, #6
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800656e:	e002      	b.n	8006576 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2200      	movs	r2, #0
 8006574:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	2200      	movs	r2, #0
 800657a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	f06f 0202 	mvn.w	r2, #2
 8006586:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	681b      	ldr	r3, [r3, #0]
 800658c:	689b      	ldr	r3, [r3, #8]
 800658e:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8006592:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8006596:	d113      	bne.n	80065c0 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800659c:	4a11      	ldr	r2, [pc, #68]	@ (80065e4 <HAL_ADC_Start+0x154>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	d105      	bne.n	80065ae <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80065a2:	4b11      	ldr	r3, [pc, #68]	@ (80065e8 <HAL_ADC_Start+0x158>)
 80065a4:	685b      	ldr	r3, [r3, #4]
 80065a6:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d108      	bne.n	80065c0 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	689a      	ldr	r2, [r3, #8]
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	681b      	ldr	r3, [r3, #0]
 80065b8:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80065bc:	609a      	str	r2, [r3, #8]
 80065be:	e00c      	b.n	80065da <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	689a      	ldr	r2, [r3, #8]
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80065ce:	609a      	str	r2, [r3, #8]
 80065d0:	e003      	b.n	80065da <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2200      	movs	r2, #0
 80065d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80065da:	7bfb      	ldrb	r3, [r7, #15]
}
 80065dc:	4618      	mov	r0, r3
 80065de:	3710      	adds	r7, #16
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}
 80065e4:	40012800 	.word	0x40012800
 80065e8:	40012400 	.word	0x40012400

080065ec <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 80065ec:	b580      	push	{r7, lr}
 80065ee:	b084      	sub	sp, #16
 80065f0:	af00      	add	r7, sp, #0
 80065f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80065f4:	2300      	movs	r3, #0
 80065f6:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80065fe:	2b01      	cmp	r3, #1
 8006600:	d101      	bne.n	8006606 <HAL_ADC_Stop+0x1a>
 8006602:	2302      	movs	r3, #2
 8006604:	e01a      	b.n	800663c <HAL_ADC_Stop+0x50>
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	2201      	movs	r2, #1
 800660a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800660e:	6878      	ldr	r0, [r7, #4]
 8006610:	f000 fb44 	bl	8006c9c <ADC_ConversionStop_Disable>
 8006614:	4603      	mov	r3, r0
 8006616:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8006618:	7bfb      	ldrb	r3, [r7, #15]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d109      	bne.n	8006632 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006622:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8006626:	f023 0301 	bic.w	r3, r3, #1
 800662a:	f043 0201 	orr.w	r2, r3, #1
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	2200      	movs	r2, #0
 8006636:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800663a:	7bfb      	ldrb	r3, [r7, #15]
}
 800663c:	4618      	mov	r0, r3
 800663e:	3710      	adds	r7, #16
 8006640:	46bd      	mov	sp, r7
 8006642:	bd80      	pop	{r7, pc}

08006644 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8006644:	b590      	push	{r4, r7, lr}
 8006646:	b087      	sub	sp, #28
 8006648:	af00      	add	r7, sp, #0
 800664a:	6078      	str	r0, [r7, #4]
 800664c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800664e:	2300      	movs	r3, #0
 8006650:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8006652:	2300      	movs	r3, #0
 8006654:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8006656:	2300      	movs	r3, #0
 8006658:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800665a:	f7ff fe13 	bl	8006284 <HAL_GetTick>
 800665e:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	689b      	ldr	r3, [r3, #8]
 8006666:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800666a:	2b00      	cmp	r3, #0
 800666c:	d00b      	beq.n	8006686 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006672:	f043 0220 	orr.w	r2, r3, #32
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	2200      	movs	r2, #0
 800667e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8006682:	2301      	movs	r3, #1
 8006684:	e0d3      	b.n	800682e <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	685b      	ldr	r3, [r3, #4]
 800668c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006690:	2b00      	cmp	r3, #0
 8006692:	d131      	bne.n	80066f8 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800669a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d12a      	bne.n	80066f8 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80066a2:	e021      	b.n	80066e8 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80066a4:	683b      	ldr	r3, [r7, #0]
 80066a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066aa:	d01d      	beq.n	80066e8 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80066ac:	683b      	ldr	r3, [r7, #0]
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d007      	beq.n	80066c2 <HAL_ADC_PollForConversion+0x7e>
 80066b2:	f7ff fde7 	bl	8006284 <HAL_GetTick>
 80066b6:	4602      	mov	r2, r0
 80066b8:	697b      	ldr	r3, [r7, #20]
 80066ba:	1ad3      	subs	r3, r2, r3
 80066bc:	683a      	ldr	r2, [r7, #0]
 80066be:	429a      	cmp	r2, r3
 80066c0:	d212      	bcs.n	80066e8 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	f003 0302 	and.w	r3, r3, #2
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d10b      	bne.n	80066e8 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066d4:	f043 0204 	orr.w	r2, r3, #4
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2200      	movs	r2, #0
 80066e0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 80066e4:	2303      	movs	r3, #3
 80066e6:	e0a2      	b.n	800682e <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	f003 0302 	and.w	r3, r3, #2
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d0d6      	beq.n	80066a4 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80066f6:	e070      	b.n	80067da <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80066f8:	4b4f      	ldr	r3, [pc, #316]	@ (8006838 <HAL_ADC_PollForConversion+0x1f4>)
 80066fa:	681c      	ldr	r4, [r3, #0]
 80066fc:	2002      	movs	r0, #2
 80066fe:	f002 ff21 	bl	8009544 <HAL_RCCEx_GetPeriphCLKFreq>
 8006702:	4603      	mov	r3, r0
 8006704:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	6919      	ldr	r1, [r3, #16]
 800670e:	4b4b      	ldr	r3, [pc, #300]	@ (800683c <HAL_ADC_PollForConversion+0x1f8>)
 8006710:	400b      	ands	r3, r1
 8006712:	2b00      	cmp	r3, #0
 8006714:	d118      	bne.n	8006748 <HAL_ADC_PollForConversion+0x104>
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	68d9      	ldr	r1, [r3, #12]
 800671c:	4b48      	ldr	r3, [pc, #288]	@ (8006840 <HAL_ADC_PollForConversion+0x1fc>)
 800671e:	400b      	ands	r3, r1
 8006720:	2b00      	cmp	r3, #0
 8006722:	d111      	bne.n	8006748 <HAL_ADC_PollForConversion+0x104>
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	6919      	ldr	r1, [r3, #16]
 800672a:	4b46      	ldr	r3, [pc, #280]	@ (8006844 <HAL_ADC_PollForConversion+0x200>)
 800672c:	400b      	ands	r3, r1
 800672e:	2b00      	cmp	r3, #0
 8006730:	d108      	bne.n	8006744 <HAL_ADC_PollForConversion+0x100>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	68d9      	ldr	r1, [r3, #12]
 8006738:	4b43      	ldr	r3, [pc, #268]	@ (8006848 <HAL_ADC_PollForConversion+0x204>)
 800673a:	400b      	ands	r3, r1
 800673c:	2b00      	cmp	r3, #0
 800673e:	d101      	bne.n	8006744 <HAL_ADC_PollForConversion+0x100>
 8006740:	2314      	movs	r3, #20
 8006742:	e020      	b.n	8006786 <HAL_ADC_PollForConversion+0x142>
 8006744:	2329      	movs	r3, #41	@ 0x29
 8006746:	e01e      	b.n	8006786 <HAL_ADC_PollForConversion+0x142>
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	6919      	ldr	r1, [r3, #16]
 800674e:	4b3d      	ldr	r3, [pc, #244]	@ (8006844 <HAL_ADC_PollForConversion+0x200>)
 8006750:	400b      	ands	r3, r1
 8006752:	2b00      	cmp	r3, #0
 8006754:	d106      	bne.n	8006764 <HAL_ADC_PollForConversion+0x120>
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	68d9      	ldr	r1, [r3, #12]
 800675c:	4b3a      	ldr	r3, [pc, #232]	@ (8006848 <HAL_ADC_PollForConversion+0x204>)
 800675e:	400b      	ands	r3, r1
 8006760:	2b00      	cmp	r3, #0
 8006762:	d00d      	beq.n	8006780 <HAL_ADC_PollForConversion+0x13c>
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	6919      	ldr	r1, [r3, #16]
 800676a:	4b38      	ldr	r3, [pc, #224]	@ (800684c <HAL_ADC_PollForConversion+0x208>)
 800676c:	400b      	ands	r3, r1
 800676e:	2b00      	cmp	r3, #0
 8006770:	d108      	bne.n	8006784 <HAL_ADC_PollForConversion+0x140>
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	68d9      	ldr	r1, [r3, #12]
 8006778:	4b34      	ldr	r3, [pc, #208]	@ (800684c <HAL_ADC_PollForConversion+0x208>)
 800677a:	400b      	ands	r3, r1
 800677c:	2b00      	cmp	r3, #0
 800677e:	d101      	bne.n	8006784 <HAL_ADC_PollForConversion+0x140>
 8006780:	2354      	movs	r3, #84	@ 0x54
 8006782:	e000      	b.n	8006786 <HAL_ADC_PollForConversion+0x142>
 8006784:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 8006786:	fb02 f303 	mul.w	r3, r2, r3
 800678a:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800678c:	e021      	b.n	80067d2 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 800678e:	683b      	ldr	r3, [r7, #0]
 8006790:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006794:	d01a      	beq.n	80067cc <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8006796:	683b      	ldr	r3, [r7, #0]
 8006798:	2b00      	cmp	r3, #0
 800679a:	d007      	beq.n	80067ac <HAL_ADC_PollForConversion+0x168>
 800679c:	f7ff fd72 	bl	8006284 <HAL_GetTick>
 80067a0:	4602      	mov	r2, r0
 80067a2:	697b      	ldr	r3, [r7, #20]
 80067a4:	1ad3      	subs	r3, r2, r3
 80067a6:	683a      	ldr	r2, [r7, #0]
 80067a8:	429a      	cmp	r2, r3
 80067aa:	d20f      	bcs.n	80067cc <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	693a      	ldr	r2, [r7, #16]
 80067b0:	429a      	cmp	r2, r3
 80067b2:	d90b      	bls.n	80067cc <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067b8:	f043 0204 	orr.w	r2, r3, #4
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2200      	movs	r2, #0
 80067c4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 80067c8:	2303      	movs	r3, #3
 80067ca:	e030      	b.n	800682e <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	3301      	adds	r3, #1
 80067d0:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	693a      	ldr	r2, [r7, #16]
 80067d6:	429a      	cmp	r2, r3
 80067d8:	d8d9      	bhi.n	800678e <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	f06f 0212 	mvn.w	r2, #18
 80067e2:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067e8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	689b      	ldr	r3, [r3, #8]
 80067f6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80067fa:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80067fe:	d115      	bne.n	800682c <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8006804:	2b00      	cmp	r3, #0
 8006806:	d111      	bne.n	800682c <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800680c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006818:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800681c:	2b00      	cmp	r3, #0
 800681e:	d105      	bne.n	800682c <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006824:	f043 0201 	orr.w	r2, r3, #1
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800682c:	2300      	movs	r3, #0
}
 800682e:	4618      	mov	r0, r3
 8006830:	371c      	adds	r7, #28
 8006832:	46bd      	mov	sp, r7
 8006834:	bd90      	pop	{r4, r7, pc}
 8006836:	bf00      	nop
 8006838:	20000030 	.word	0x20000030
 800683c:	24924924 	.word	0x24924924
 8006840:	00924924 	.word	0x00924924
 8006844:	12492492 	.word	0x12492492
 8006848:	00492492 	.word	0x00492492
 800684c:	00249249 	.word	0x00249249

08006850 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8006850:	b480      	push	{r7}
 8006852:	b083      	sub	sp, #12
 8006854:	af00      	add	r7, sp, #0
 8006856:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 800685e:	4618      	mov	r0, r3
 8006860:	370c      	adds	r7, #12
 8006862:	46bd      	mov	sp, r7
 8006864:	bc80      	pop	{r7}
 8006866:	4770      	bx	lr

08006868 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 8006868:	b580      	push	{r7, lr}
 800686a:	b084      	sub	sp, #16
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	685b      	ldr	r3, [r3, #4]
 800687e:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8006880:	68bb      	ldr	r3, [r7, #8]
 8006882:	f003 0320 	and.w	r3, r3, #32
 8006886:	2b00      	cmp	r3, #0
 8006888:	d03e      	beq.n	8006908 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	f003 0302 	and.w	r3, r3, #2
 8006890:	2b00      	cmp	r3, #0
 8006892:	d039      	beq.n	8006908 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006898:	f003 0310 	and.w	r3, r3, #16
 800689c:	2b00      	cmp	r3, #0
 800689e:	d105      	bne.n	80068ac <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068a4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	689b      	ldr	r3, [r3, #8]
 80068b2:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80068b6:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80068ba:	d11d      	bne.n	80068f8 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d119      	bne.n	80068f8 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	685a      	ldr	r2, [r3, #4]
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	f022 0220 	bic.w	r2, r2, #32
 80068d2:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068d8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068e4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d105      	bne.n	80068f8 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068f0:	f043 0201 	orr.w	r2, r3, #1
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 80068f8:	6878      	ldr	r0, [r7, #4]
 80068fa:	f7fb fce9 	bl	80022d0 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	681b      	ldr	r3, [r3, #0]
 8006902:	f06f 0212 	mvn.w	r2, #18
 8006906:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8006908:	68bb      	ldr	r3, [r7, #8]
 800690a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800690e:	2b00      	cmp	r3, #0
 8006910:	d04d      	beq.n	80069ae <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	f003 0304 	and.w	r3, r3, #4
 8006918:	2b00      	cmp	r3, #0
 800691a:	d048      	beq.n	80069ae <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006920:	f003 0310 	and.w	r3, r3, #16
 8006924:	2b00      	cmp	r3, #0
 8006926:	d105      	bne.n	8006934 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800692c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	689b      	ldr	r3, [r3, #8]
 800693a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800693e:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8006942:	d012      	beq.n	800696a <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	685b      	ldr	r3, [r3, #4]
 800694a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 800694e:	2b00      	cmp	r3, #0
 8006950:	d125      	bne.n	800699e <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	689b      	ldr	r3, [r3, #8]
 8006958:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800695c:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8006960:	d11d      	bne.n	800699e <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8006966:	2b00      	cmp	r3, #0
 8006968:	d119      	bne.n	800699e <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	685a      	ldr	r2, [r3, #4]
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006978:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800697e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800698a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800698e:	2b00      	cmp	r3, #0
 8006990:	d105      	bne.n	800699e <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006996:	f043 0201 	orr.w	r2, r3, #1
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800699e:	6878      	ldr	r0, [r7, #4]
 80069a0:	f000 fa6c 	bl	8006e7c <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f06f 020c 	mvn.w	r2, #12
 80069ac:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 80069ae:	68bb      	ldr	r3, [r7, #8]
 80069b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d012      	beq.n	80069de <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	f003 0301 	and.w	r3, r3, #1
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d00d      	beq.n	80069de <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069c6:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80069ce:	6878      	ldr	r0, [r7, #4]
 80069d0:	f000 f809 	bl	80069e6 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	f06f 0201 	mvn.w	r2, #1
 80069dc:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 80069de:	bf00      	nop
 80069e0:	3710      	adds	r7, #16
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bd80      	pop	{r7, pc}

080069e6 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 80069e6:	b480      	push	{r7}
 80069e8:	b083      	sub	sp, #12
 80069ea:	af00      	add	r7, sp, #0
 80069ec:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 80069ee:	bf00      	nop
 80069f0:	370c      	adds	r7, #12
 80069f2:	46bd      	mov	sp, r7
 80069f4:	bc80      	pop	{r7}
 80069f6:	4770      	bx	lr

080069f8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80069f8:	b480      	push	{r7}
 80069fa:	b085      	sub	sp, #20
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
 8006a00:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006a02:	2300      	movs	r3, #0
 8006a04:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8006a06:	2300      	movs	r3, #0
 8006a08:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006a10:	2b01      	cmp	r3, #1
 8006a12:	d101      	bne.n	8006a18 <HAL_ADC_ConfigChannel+0x20>
 8006a14:	2302      	movs	r3, #2
 8006a16:	e0dc      	b.n	8006bd2 <HAL_ADC_ConfigChannel+0x1da>
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2201      	movs	r2, #1
 8006a1c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8006a20:	683b      	ldr	r3, [r7, #0]
 8006a22:	685b      	ldr	r3, [r3, #4]
 8006a24:	2b06      	cmp	r3, #6
 8006a26:	d81c      	bhi.n	8006a62 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8006a2e:	683b      	ldr	r3, [r7, #0]
 8006a30:	685a      	ldr	r2, [r3, #4]
 8006a32:	4613      	mov	r3, r2
 8006a34:	009b      	lsls	r3, r3, #2
 8006a36:	4413      	add	r3, r2
 8006a38:	3b05      	subs	r3, #5
 8006a3a:	221f      	movs	r2, #31
 8006a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8006a40:	43db      	mvns	r3, r3
 8006a42:	4019      	ands	r1, r3
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	6818      	ldr	r0, [r3, #0]
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	685a      	ldr	r2, [r3, #4]
 8006a4c:	4613      	mov	r3, r2
 8006a4e:	009b      	lsls	r3, r3, #2
 8006a50:	4413      	add	r3, r2
 8006a52:	3b05      	subs	r3, #5
 8006a54:	fa00 f203 	lsl.w	r2, r0, r3
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	430a      	orrs	r2, r1
 8006a5e:	635a      	str	r2, [r3, #52]	@ 0x34
 8006a60:	e03c      	b.n	8006adc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006a62:	683b      	ldr	r3, [r7, #0]
 8006a64:	685b      	ldr	r3, [r3, #4]
 8006a66:	2b0c      	cmp	r3, #12
 8006a68:	d81c      	bhi.n	8006aa4 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8006a70:	683b      	ldr	r3, [r7, #0]
 8006a72:	685a      	ldr	r2, [r3, #4]
 8006a74:	4613      	mov	r3, r2
 8006a76:	009b      	lsls	r3, r3, #2
 8006a78:	4413      	add	r3, r2
 8006a7a:	3b23      	subs	r3, #35	@ 0x23
 8006a7c:	221f      	movs	r2, #31
 8006a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8006a82:	43db      	mvns	r3, r3
 8006a84:	4019      	ands	r1, r3
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	6818      	ldr	r0, [r3, #0]
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	685a      	ldr	r2, [r3, #4]
 8006a8e:	4613      	mov	r3, r2
 8006a90:	009b      	lsls	r3, r3, #2
 8006a92:	4413      	add	r3, r2
 8006a94:	3b23      	subs	r3, #35	@ 0x23
 8006a96:	fa00 f203 	lsl.w	r2, r0, r3
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	430a      	orrs	r2, r1
 8006aa0:	631a      	str	r2, [r3, #48]	@ 0x30
 8006aa2:	e01b      	b.n	8006adc <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	685a      	ldr	r2, [r3, #4]
 8006aae:	4613      	mov	r3, r2
 8006ab0:	009b      	lsls	r3, r3, #2
 8006ab2:	4413      	add	r3, r2
 8006ab4:	3b41      	subs	r3, #65	@ 0x41
 8006ab6:	221f      	movs	r2, #31
 8006ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8006abc:	43db      	mvns	r3, r3
 8006abe:	4019      	ands	r1, r3
 8006ac0:	683b      	ldr	r3, [r7, #0]
 8006ac2:	6818      	ldr	r0, [r3, #0]
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	685a      	ldr	r2, [r3, #4]
 8006ac8:	4613      	mov	r3, r2
 8006aca:	009b      	lsls	r3, r3, #2
 8006acc:	4413      	add	r3, r2
 8006ace:	3b41      	subs	r3, #65	@ 0x41
 8006ad0:	fa00 f203 	lsl.w	r2, r0, r3
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	430a      	orrs	r2, r1
 8006ada:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	2b09      	cmp	r3, #9
 8006ae2:	d91c      	bls.n	8006b1e <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	681b      	ldr	r3, [r3, #0]
 8006ae8:	68d9      	ldr	r1, [r3, #12]
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	681a      	ldr	r2, [r3, #0]
 8006aee:	4613      	mov	r3, r2
 8006af0:	005b      	lsls	r3, r3, #1
 8006af2:	4413      	add	r3, r2
 8006af4:	3b1e      	subs	r3, #30
 8006af6:	2207      	movs	r2, #7
 8006af8:	fa02 f303 	lsl.w	r3, r2, r3
 8006afc:	43db      	mvns	r3, r3
 8006afe:	4019      	ands	r1, r3
 8006b00:	683b      	ldr	r3, [r7, #0]
 8006b02:	6898      	ldr	r0, [r3, #8]
 8006b04:	683b      	ldr	r3, [r7, #0]
 8006b06:	681a      	ldr	r2, [r3, #0]
 8006b08:	4613      	mov	r3, r2
 8006b0a:	005b      	lsls	r3, r3, #1
 8006b0c:	4413      	add	r3, r2
 8006b0e:	3b1e      	subs	r3, #30
 8006b10:	fa00 f203 	lsl.w	r2, r0, r3
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	430a      	orrs	r2, r1
 8006b1a:	60da      	str	r2, [r3, #12]
 8006b1c:	e019      	b.n	8006b52 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	6919      	ldr	r1, [r3, #16]
 8006b24:	683b      	ldr	r3, [r7, #0]
 8006b26:	681a      	ldr	r2, [r3, #0]
 8006b28:	4613      	mov	r3, r2
 8006b2a:	005b      	lsls	r3, r3, #1
 8006b2c:	4413      	add	r3, r2
 8006b2e:	2207      	movs	r2, #7
 8006b30:	fa02 f303 	lsl.w	r3, r2, r3
 8006b34:	43db      	mvns	r3, r3
 8006b36:	4019      	ands	r1, r3
 8006b38:	683b      	ldr	r3, [r7, #0]
 8006b3a:	6898      	ldr	r0, [r3, #8]
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	681a      	ldr	r2, [r3, #0]
 8006b40:	4613      	mov	r3, r2
 8006b42:	005b      	lsls	r3, r3, #1
 8006b44:	4413      	add	r3, r2
 8006b46:	fa00 f203 	lsl.w	r2, r0, r3
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	430a      	orrs	r2, r1
 8006b50:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8006b52:	683b      	ldr	r3, [r7, #0]
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	2b10      	cmp	r3, #16
 8006b58:	d003      	beq.n	8006b62 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8006b5a:	683b      	ldr	r3, [r7, #0]
 8006b5c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8006b5e:	2b11      	cmp	r3, #17
 8006b60:	d132      	bne.n	8006bc8 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	4a1d      	ldr	r2, [pc, #116]	@ (8006bdc <HAL_ADC_ConfigChannel+0x1e4>)
 8006b68:	4293      	cmp	r3, r2
 8006b6a:	d125      	bne.n	8006bb8 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	689b      	ldr	r3, [r3, #8]
 8006b72:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006b76:	2b00      	cmp	r3, #0
 8006b78:	d126      	bne.n	8006bc8 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	689a      	ldr	r2, [r3, #8]
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8006b88:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	2b10      	cmp	r3, #16
 8006b90:	d11a      	bne.n	8006bc8 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006b92:	4b13      	ldr	r3, [pc, #76]	@ (8006be0 <HAL_ADC_ConfigChannel+0x1e8>)
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	4a13      	ldr	r2, [pc, #76]	@ (8006be4 <HAL_ADC_ConfigChannel+0x1ec>)
 8006b98:	fba2 2303 	umull	r2, r3, r2, r3
 8006b9c:	0c9a      	lsrs	r2, r3, #18
 8006b9e:	4613      	mov	r3, r2
 8006ba0:	009b      	lsls	r3, r3, #2
 8006ba2:	4413      	add	r3, r2
 8006ba4:	005b      	lsls	r3, r3, #1
 8006ba6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8006ba8:	e002      	b.n	8006bb0 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8006baa:	68bb      	ldr	r3, [r7, #8]
 8006bac:	3b01      	subs	r3, #1
 8006bae:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8006bb0:	68bb      	ldr	r3, [r7, #8]
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d1f9      	bne.n	8006baa <HAL_ADC_ConfigChannel+0x1b2>
 8006bb6:	e007      	b.n	8006bc8 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006bbc:	f043 0220 	orr.w	r2, r3, #32
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	2200      	movs	r2, #0
 8006bcc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8006bd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	3714      	adds	r7, #20
 8006bd6:	46bd      	mov	sp, r7
 8006bd8:	bc80      	pop	{r7}
 8006bda:	4770      	bx	lr
 8006bdc:	40012400 	.word	0x40012400
 8006be0:	20000030 	.word	0x20000030
 8006be4:	431bde83 	.word	0x431bde83

08006be8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b084      	sub	sp, #16
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006bf0:	2300      	movs	r3, #0
 8006bf2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	689b      	ldr	r3, [r3, #8]
 8006bfe:	f003 0301 	and.w	r3, r3, #1
 8006c02:	2b01      	cmp	r3, #1
 8006c04:	d040      	beq.n	8006c88 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	689a      	ldr	r2, [r3, #8]
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f042 0201 	orr.w	r2, r2, #1
 8006c14:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8006c16:	4b1f      	ldr	r3, [pc, #124]	@ (8006c94 <ADC_Enable+0xac>)
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	4a1f      	ldr	r2, [pc, #124]	@ (8006c98 <ADC_Enable+0xb0>)
 8006c1c:	fba2 2303 	umull	r2, r3, r2, r3
 8006c20:	0c9b      	lsrs	r3, r3, #18
 8006c22:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8006c24:	e002      	b.n	8006c2c <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8006c26:	68bb      	ldr	r3, [r7, #8]
 8006c28:	3b01      	subs	r3, #1
 8006c2a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	d1f9      	bne.n	8006c26 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006c32:	f7ff fb27 	bl	8006284 <HAL_GetTick>
 8006c36:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8006c38:	e01f      	b.n	8006c7a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006c3a:	f7ff fb23 	bl	8006284 <HAL_GetTick>
 8006c3e:	4602      	mov	r2, r0
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	1ad3      	subs	r3, r2, r3
 8006c44:	2b02      	cmp	r3, #2
 8006c46:	d918      	bls.n	8006c7a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	681b      	ldr	r3, [r3, #0]
 8006c4c:	689b      	ldr	r3, [r3, #8]
 8006c4e:	f003 0301 	and.w	r3, r3, #1
 8006c52:	2b01      	cmp	r3, #1
 8006c54:	d011      	beq.n	8006c7a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c5a:	f043 0210 	orr.w	r2, r3, #16
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006c66:	f043 0201 	orr.w	r2, r3, #1
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	2200      	movs	r2, #0
 8006c72:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8006c76:	2301      	movs	r3, #1
 8006c78:	e007      	b.n	8006c8a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	689b      	ldr	r3, [r3, #8]
 8006c80:	f003 0301 	and.w	r3, r3, #1
 8006c84:	2b01      	cmp	r3, #1
 8006c86:	d1d8      	bne.n	8006c3a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8006c88:	2300      	movs	r3, #0
}
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	3710      	adds	r7, #16
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	bd80      	pop	{r7, pc}
 8006c92:	bf00      	nop
 8006c94:	20000030 	.word	0x20000030
 8006c98:	431bde83 	.word	0x431bde83

08006c9c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b084      	sub	sp, #16
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	689b      	ldr	r3, [r3, #8]
 8006cae:	f003 0301 	and.w	r3, r3, #1
 8006cb2:	2b01      	cmp	r3, #1
 8006cb4:	d12e      	bne.n	8006d14 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	689a      	ldr	r2, [r3, #8]
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f022 0201 	bic.w	r2, r2, #1
 8006cc4:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006cc6:	f7ff fadd 	bl	8006284 <HAL_GetTick>
 8006cca:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8006ccc:	e01b      	b.n	8006d06 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006cce:	f7ff fad9 	bl	8006284 <HAL_GetTick>
 8006cd2:	4602      	mov	r2, r0
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	1ad3      	subs	r3, r2, r3
 8006cd8:	2b02      	cmp	r3, #2
 8006cda:	d914      	bls.n	8006d06 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	689b      	ldr	r3, [r3, #8]
 8006ce2:	f003 0301 	and.w	r3, r3, #1
 8006ce6:	2b01      	cmp	r3, #1
 8006ce8:	d10d      	bne.n	8006d06 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cee:	f043 0210 	orr.w	r2, r3, #16
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cfa:	f043 0201 	orr.w	r2, r3, #1
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8006d02:	2301      	movs	r3, #1
 8006d04:	e007      	b.n	8006d16 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	689b      	ldr	r3, [r3, #8]
 8006d0c:	f003 0301 	and.w	r3, r3, #1
 8006d10:	2b01      	cmp	r3, #1
 8006d12:	d0dc      	beq.n	8006cce <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8006d14:	2300      	movs	r3, #0
}
 8006d16:	4618      	mov	r0, r3
 8006d18:	3710      	adds	r7, #16
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	bd80      	pop	{r7, pc}
	...

08006d20 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8006d20:	b590      	push	{r4, r7, lr}
 8006d22:	b087      	sub	sp, #28
 8006d24:	af00      	add	r7, sp, #0
 8006d26:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006d28:	2300      	movs	r3, #0
 8006d2a:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 8006d2c:	2300      	movs	r3, #0
 8006d2e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006d36:	2b01      	cmp	r3, #1
 8006d38:	d101      	bne.n	8006d3e <HAL_ADCEx_Calibration_Start+0x1e>
 8006d3a:	2302      	movs	r3, #2
 8006d3c:	e097      	b.n	8006e6e <HAL_ADCEx_Calibration_Start+0x14e>
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	2201      	movs	r2, #1
 8006d42:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
   /* 1. Disable ADC peripheral                                                 */
   tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8006d46:	6878      	ldr	r0, [r7, #4]
 8006d48:	f7ff ffa8 	bl	8006c9c <ADC_ConversionStop_Disable>
 8006d4c:	4603      	mov	r3, r0
 8006d4e:	75fb      	strb	r3, [r7, #23]
  
   /* 2. Calibration prerequisite delay before starting the calibration.       */
   /*    - ADC must be enabled for at least two ADC clock cycles               */
   tmp_hal_status = ADC_Enable(hadc);
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	f7ff ff49 	bl	8006be8 <ADC_Enable>
 8006d56:	4603      	mov	r3, r0
 8006d58:	75fb      	strb	r3, [r7, #23]

   /* Check if ADC is effectively enabled */
   if (tmp_hal_status == HAL_OK)
 8006d5a:	7dfb      	ldrb	r3, [r7, #23]
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	f040 8081 	bne.w	8006e64 <HAL_ADCEx_Calibration_Start+0x144>
   {
     /* Set ADC state */
     ADC_STATE_CLR_SET(hadc->State,
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d66:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8006d6a:	f023 0302 	bic.w	r3, r3, #2
 8006d6e:	f043 0202 	orr.w	r2, r3, #2
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8006d76:	4b40      	ldr	r3, [pc, #256]	@ (8006e78 <HAL_ADCEx_Calibration_Start+0x158>)
 8006d78:	681c      	ldr	r4, [r3, #0]
 8006d7a:	2002      	movs	r0, #2
 8006d7c:	f002 fbe2 	bl	8009544 <HAL_RCCEx_GetPeriphCLKFreq>
 8006d80:	4603      	mov	r3, r0
 8006d82:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8006d86:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8006d88:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8006d8a:	e002      	b.n	8006d92 <HAL_ADCEx_Calibration_Start+0x72>
    {
      wait_loop_index--;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	3b01      	subs	r3, #1
 8006d90:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d1f9      	bne.n	8006d8c <HAL_ADCEx_Calibration_Start+0x6c>
    }

    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	689a      	ldr	r2, [r3, #8]
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	f042 0208 	orr.w	r2, r2, #8
 8006da6:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8006da8:	f7ff fa6c 	bl	8006284 <HAL_GetTick>
 8006dac:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8006dae:	e01b      	b.n	8006de8 <HAL_ADCEx_Calibration_Start+0xc8>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8006db0:	f7ff fa68 	bl	8006284 <HAL_GetTick>
 8006db4:	4602      	mov	r2, r0
 8006db6:	693b      	ldr	r3, [r7, #16]
 8006db8:	1ad3      	subs	r3, r2, r3
 8006dba:	2b0a      	cmp	r3, #10
 8006dbc:	d914      	bls.n	8006de8 <HAL_ADCEx_Calibration_Start+0xc8>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	689b      	ldr	r3, [r3, #8]
 8006dc4:	f003 0308 	and.w	r3, r3, #8
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d00d      	beq.n	8006de8 <HAL_ADCEx_Calibration_Start+0xc8>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006dd0:	f023 0312 	bic.w	r3, r3, #18
 8006dd4:	f043 0210 	orr.w	r2, r3, #16
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2200      	movs	r2, #0
 8006de0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8006de4:	2301      	movs	r3, #1
 8006de6:	e042      	b.n	8006e6e <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	689b      	ldr	r3, [r3, #8]
 8006dee:	f003 0308 	and.w	r3, r3, #8
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d1dc      	bne.n	8006db0 <HAL_ADCEx_Calibration_Start+0x90>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	689a      	ldr	r2, [r3, #8]
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	f042 0204 	orr.w	r2, r2, #4
 8006e04:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8006e06:	f7ff fa3d 	bl	8006284 <HAL_GetTick>
 8006e0a:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8006e0c:	e01b      	b.n	8006e46 <HAL_ADCEx_Calibration_Start+0x126>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8006e0e:	f7ff fa39 	bl	8006284 <HAL_GetTick>
 8006e12:	4602      	mov	r2, r0
 8006e14:	693b      	ldr	r3, [r7, #16]
 8006e16:	1ad3      	subs	r3, r2, r3
 8006e18:	2b0a      	cmp	r3, #10
 8006e1a:	d914      	bls.n	8006e46 <HAL_ADCEx_Calibration_Start+0x126>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	689b      	ldr	r3, [r3, #8]
 8006e22:	f003 0304 	and.w	r3, r3, #4
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d00d      	beq.n	8006e46 <HAL_ADCEx_Calibration_Start+0x126>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e2e:	f023 0312 	bic.w	r3, r3, #18
 8006e32:	f043 0210 	orr.w	r2, r3, #16
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	629a      	str	r2, [r3, #40]	@ 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2200      	movs	r2, #0
 8006e3e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8006e42:	2301      	movs	r3, #1
 8006e44:	e013      	b.n	8006e6e <HAL_ADCEx_Calibration_Start+0x14e>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	681b      	ldr	r3, [r3, #0]
 8006e4a:	689b      	ldr	r3, [r3, #8]
 8006e4c:	f003 0304 	and.w	r3, r3, #4
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	d1dc      	bne.n	8006e0e <HAL_ADCEx_Calibration_Start+0xee>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e58:	f023 0303 	bic.w	r3, r3, #3
 8006e5c:	f043 0201 	orr.w	r2, r3, #1
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	2200      	movs	r2, #0
 8006e68:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8006e6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e6e:	4618      	mov	r0, r3
 8006e70:	371c      	adds	r7, #28
 8006e72:	46bd      	mov	sp, r7
 8006e74:	bd90      	pop	{r4, r7, pc}
 8006e76:	bf00      	nop
 8006e78:	20000030 	.word	0x20000030

08006e7c <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8006e7c:	b480      	push	{r7}
 8006e7e:	b083      	sub	sp, #12
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8006e84:	bf00      	nop
 8006e86:	370c      	adds	r7, #12
 8006e88:	46bd      	mov	sp, r7
 8006e8a:	bc80      	pop	{r7}
 8006e8c:	4770      	bx	lr
	...

08006e90 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006e90:	b480      	push	{r7}
 8006e92:	b085      	sub	sp, #20
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	f003 0307 	and.w	r3, r3, #7
 8006e9e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006ea0:	4b0c      	ldr	r3, [pc, #48]	@ (8006ed4 <__NVIC_SetPriorityGrouping+0x44>)
 8006ea2:	68db      	ldr	r3, [r3, #12]
 8006ea4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006ea6:	68ba      	ldr	r2, [r7, #8]
 8006ea8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006eac:	4013      	ands	r3, r2
 8006eae:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8006eb0:	68fb      	ldr	r3, [r7, #12]
 8006eb2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006eb4:	68bb      	ldr	r3, [r7, #8]
 8006eb6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006eb8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006ebc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006ec0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006ec2:	4a04      	ldr	r2, [pc, #16]	@ (8006ed4 <__NVIC_SetPriorityGrouping+0x44>)
 8006ec4:	68bb      	ldr	r3, [r7, #8]
 8006ec6:	60d3      	str	r3, [r2, #12]
}
 8006ec8:	bf00      	nop
 8006eca:	3714      	adds	r7, #20
 8006ecc:	46bd      	mov	sp, r7
 8006ece:	bc80      	pop	{r7}
 8006ed0:	4770      	bx	lr
 8006ed2:	bf00      	nop
 8006ed4:	e000ed00 	.word	0xe000ed00

08006ed8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006ed8:	b480      	push	{r7}
 8006eda:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006edc:	4b04      	ldr	r3, [pc, #16]	@ (8006ef0 <__NVIC_GetPriorityGrouping+0x18>)
 8006ede:	68db      	ldr	r3, [r3, #12]
 8006ee0:	0a1b      	lsrs	r3, r3, #8
 8006ee2:	f003 0307 	and.w	r3, r3, #7
}
 8006ee6:	4618      	mov	r0, r3
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	bc80      	pop	{r7}
 8006eec:	4770      	bx	lr
 8006eee:	bf00      	nop
 8006ef0:	e000ed00 	.word	0xe000ed00

08006ef4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006ef4:	b480      	push	{r7}
 8006ef6:	b083      	sub	sp, #12
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	4603      	mov	r3, r0
 8006efc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	db0b      	blt.n	8006f1e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006f06:	79fb      	ldrb	r3, [r7, #7]
 8006f08:	f003 021f 	and.w	r2, r3, #31
 8006f0c:	4906      	ldr	r1, [pc, #24]	@ (8006f28 <__NVIC_EnableIRQ+0x34>)
 8006f0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f12:	095b      	lsrs	r3, r3, #5
 8006f14:	2001      	movs	r0, #1
 8006f16:	fa00 f202 	lsl.w	r2, r0, r2
 8006f1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8006f1e:	bf00      	nop
 8006f20:	370c      	adds	r7, #12
 8006f22:	46bd      	mov	sp, r7
 8006f24:	bc80      	pop	{r7}
 8006f26:	4770      	bx	lr
 8006f28:	e000e100 	.word	0xe000e100

08006f2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	b083      	sub	sp, #12
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	4603      	mov	r3, r0
 8006f34:	6039      	str	r1, [r7, #0]
 8006f36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006f38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	db0a      	blt.n	8006f56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006f40:	683b      	ldr	r3, [r7, #0]
 8006f42:	b2da      	uxtb	r2, r3
 8006f44:	490c      	ldr	r1, [pc, #48]	@ (8006f78 <__NVIC_SetPriority+0x4c>)
 8006f46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006f4a:	0112      	lsls	r2, r2, #4
 8006f4c:	b2d2      	uxtb	r2, r2
 8006f4e:	440b      	add	r3, r1
 8006f50:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006f54:	e00a      	b.n	8006f6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	b2da      	uxtb	r2, r3
 8006f5a:	4908      	ldr	r1, [pc, #32]	@ (8006f7c <__NVIC_SetPriority+0x50>)
 8006f5c:	79fb      	ldrb	r3, [r7, #7]
 8006f5e:	f003 030f 	and.w	r3, r3, #15
 8006f62:	3b04      	subs	r3, #4
 8006f64:	0112      	lsls	r2, r2, #4
 8006f66:	b2d2      	uxtb	r2, r2
 8006f68:	440b      	add	r3, r1
 8006f6a:	761a      	strb	r2, [r3, #24]
}
 8006f6c:	bf00      	nop
 8006f6e:	370c      	adds	r7, #12
 8006f70:	46bd      	mov	sp, r7
 8006f72:	bc80      	pop	{r7}
 8006f74:	4770      	bx	lr
 8006f76:	bf00      	nop
 8006f78:	e000e100 	.word	0xe000e100
 8006f7c:	e000ed00 	.word	0xe000ed00

08006f80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006f80:	b480      	push	{r7}
 8006f82:	b089      	sub	sp, #36	@ 0x24
 8006f84:	af00      	add	r7, sp, #0
 8006f86:	60f8      	str	r0, [r7, #12]
 8006f88:	60b9      	str	r1, [r7, #8]
 8006f8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	f003 0307 	and.w	r3, r3, #7
 8006f92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006f94:	69fb      	ldr	r3, [r7, #28]
 8006f96:	f1c3 0307 	rsb	r3, r3, #7
 8006f9a:	2b04      	cmp	r3, #4
 8006f9c:	bf28      	it	cs
 8006f9e:	2304      	movcs	r3, #4
 8006fa0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006fa2:	69fb      	ldr	r3, [r7, #28]
 8006fa4:	3304      	adds	r3, #4
 8006fa6:	2b06      	cmp	r3, #6
 8006fa8:	d902      	bls.n	8006fb0 <NVIC_EncodePriority+0x30>
 8006faa:	69fb      	ldr	r3, [r7, #28]
 8006fac:	3b03      	subs	r3, #3
 8006fae:	e000      	b.n	8006fb2 <NVIC_EncodePriority+0x32>
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006fb4:	f04f 32ff 	mov.w	r2, #4294967295
 8006fb8:	69bb      	ldr	r3, [r7, #24]
 8006fba:	fa02 f303 	lsl.w	r3, r2, r3
 8006fbe:	43da      	mvns	r2, r3
 8006fc0:	68bb      	ldr	r3, [r7, #8]
 8006fc2:	401a      	ands	r2, r3
 8006fc4:	697b      	ldr	r3, [r7, #20]
 8006fc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006fc8:	f04f 31ff 	mov.w	r1, #4294967295
 8006fcc:	697b      	ldr	r3, [r7, #20]
 8006fce:	fa01 f303 	lsl.w	r3, r1, r3
 8006fd2:	43d9      	mvns	r1, r3
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006fd8:	4313      	orrs	r3, r2
         );
}
 8006fda:	4618      	mov	r0, r3
 8006fdc:	3724      	adds	r7, #36	@ 0x24
 8006fde:	46bd      	mov	sp, r7
 8006fe0:	bc80      	pop	{r7}
 8006fe2:	4770      	bx	lr

08006fe4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006fe4:	b580      	push	{r7, lr}
 8006fe6:	b082      	sub	sp, #8
 8006fe8:	af00      	add	r7, sp, #0
 8006fea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	3b01      	subs	r3, #1
 8006ff0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006ff4:	d301      	bcc.n	8006ffa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006ff6:	2301      	movs	r3, #1
 8006ff8:	e00f      	b.n	800701a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006ffa:	4a0a      	ldr	r2, [pc, #40]	@ (8007024 <SysTick_Config+0x40>)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	3b01      	subs	r3, #1
 8007000:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8007002:	210f      	movs	r1, #15
 8007004:	f04f 30ff 	mov.w	r0, #4294967295
 8007008:	f7ff ff90 	bl	8006f2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800700c:	4b05      	ldr	r3, [pc, #20]	@ (8007024 <SysTick_Config+0x40>)
 800700e:	2200      	movs	r2, #0
 8007010:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8007012:	4b04      	ldr	r3, [pc, #16]	@ (8007024 <SysTick_Config+0x40>)
 8007014:	2207      	movs	r2, #7
 8007016:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8007018:	2300      	movs	r3, #0
}
 800701a:	4618      	mov	r0, r3
 800701c:	3708      	adds	r7, #8
 800701e:	46bd      	mov	sp, r7
 8007020:	bd80      	pop	{r7, pc}
 8007022:	bf00      	nop
 8007024:	e000e010 	.word	0xe000e010

08007028 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007028:	b580      	push	{r7, lr}
 800702a:	b082      	sub	sp, #8
 800702c:	af00      	add	r7, sp, #0
 800702e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8007030:	6878      	ldr	r0, [r7, #4]
 8007032:	f7ff ff2d 	bl	8006e90 <__NVIC_SetPriorityGrouping>
}
 8007036:	bf00      	nop
 8007038:	3708      	adds	r7, #8
 800703a:	46bd      	mov	sp, r7
 800703c:	bd80      	pop	{r7, pc}

0800703e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800703e:	b580      	push	{r7, lr}
 8007040:	b086      	sub	sp, #24
 8007042:	af00      	add	r7, sp, #0
 8007044:	4603      	mov	r3, r0
 8007046:	60b9      	str	r1, [r7, #8]
 8007048:	607a      	str	r2, [r7, #4]
 800704a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800704c:	2300      	movs	r3, #0
 800704e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007050:	f7ff ff42 	bl	8006ed8 <__NVIC_GetPriorityGrouping>
 8007054:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8007056:	687a      	ldr	r2, [r7, #4]
 8007058:	68b9      	ldr	r1, [r7, #8]
 800705a:	6978      	ldr	r0, [r7, #20]
 800705c:	f7ff ff90 	bl	8006f80 <NVIC_EncodePriority>
 8007060:	4602      	mov	r2, r0
 8007062:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8007066:	4611      	mov	r1, r2
 8007068:	4618      	mov	r0, r3
 800706a:	f7ff ff5f 	bl	8006f2c <__NVIC_SetPriority>
}
 800706e:	bf00      	nop
 8007070:	3718      	adds	r7, #24
 8007072:	46bd      	mov	sp, r7
 8007074:	bd80      	pop	{r7, pc}

08007076 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007076:	b580      	push	{r7, lr}
 8007078:	b082      	sub	sp, #8
 800707a:	af00      	add	r7, sp, #0
 800707c:	4603      	mov	r3, r0
 800707e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007080:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007084:	4618      	mov	r0, r3
 8007086:	f7ff ff35 	bl	8006ef4 <__NVIC_EnableIRQ>
}
 800708a:	bf00      	nop
 800708c:	3708      	adds	r7, #8
 800708e:	46bd      	mov	sp, r7
 8007090:	bd80      	pop	{r7, pc}

08007092 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8007092:	b580      	push	{r7, lr}
 8007094:	b082      	sub	sp, #8
 8007096:	af00      	add	r7, sp, #0
 8007098:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800709a:	6878      	ldr	r0, [r7, #4]
 800709c:	f7ff ffa2 	bl	8006fe4 <SysTick_Config>
 80070a0:	4603      	mov	r3, r0
}
 80070a2:	4618      	mov	r0, r3
 80070a4:	3708      	adds	r7, #8
 80070a6:	46bd      	mov	sp, r7
 80070a8:	bd80      	pop	{r7, pc}

080070aa <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80070aa:	b480      	push	{r7}
 80070ac:	b085      	sub	sp, #20
 80070ae:	af00      	add	r7, sp, #0
 80070b0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80070b2:	2300      	movs	r3, #0
 80070b4:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80070bc:	b2db      	uxtb	r3, r3
 80070be:	2b02      	cmp	r3, #2
 80070c0:	d008      	beq.n	80070d4 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2204      	movs	r2, #4
 80070c6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2200      	movs	r2, #0
 80070cc:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80070d0:	2301      	movs	r3, #1
 80070d2:	e020      	b.n	8007116 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	681a      	ldr	r2, [r3, #0]
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	f022 020e 	bic.w	r2, r2, #14
 80070e2:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	681a      	ldr	r2, [r3, #0]
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f022 0201 	bic.w	r2, r2, #1
 80070f2:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070fc:	2101      	movs	r1, #1
 80070fe:	fa01 f202 	lsl.w	r2, r1, r2
 8007102:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	2201      	movs	r2, #1
 8007108:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2200      	movs	r2, #0
 8007110:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8007114:	7bfb      	ldrb	r3, [r7, #15]
}
 8007116:	4618      	mov	r0, r3
 8007118:	3714      	adds	r7, #20
 800711a:	46bd      	mov	sp, r7
 800711c:	bc80      	pop	{r7}
 800711e:	4770      	bx	lr

08007120 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8007120:	b580      	push	{r7, lr}
 8007122:	b084      	sub	sp, #16
 8007124:	af00      	add	r7, sp, #0
 8007126:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007128:	2300      	movs	r3, #0
 800712a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8007132:	b2db      	uxtb	r3, r3
 8007134:	2b02      	cmp	r3, #2
 8007136:	d005      	beq.n	8007144 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	2204      	movs	r2, #4
 800713c:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 800713e:	2301      	movs	r3, #1
 8007140:	73fb      	strb	r3, [r7, #15]
 8007142:	e051      	b.n	80071e8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	681a      	ldr	r2, [r3, #0]
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	f022 020e 	bic.w	r2, r2, #14
 8007152:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	681b      	ldr	r3, [r3, #0]
 8007158:	681a      	ldr	r2, [r3, #0]
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	f022 0201 	bic.w	r2, r2, #1
 8007162:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	4a22      	ldr	r2, [pc, #136]	@ (80071f4 <HAL_DMA_Abort_IT+0xd4>)
 800716a:	4293      	cmp	r3, r2
 800716c:	d029      	beq.n	80071c2 <HAL_DMA_Abort_IT+0xa2>
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	4a21      	ldr	r2, [pc, #132]	@ (80071f8 <HAL_DMA_Abort_IT+0xd8>)
 8007174:	4293      	cmp	r3, r2
 8007176:	d022      	beq.n	80071be <HAL_DMA_Abort_IT+0x9e>
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	4a1f      	ldr	r2, [pc, #124]	@ (80071fc <HAL_DMA_Abort_IT+0xdc>)
 800717e:	4293      	cmp	r3, r2
 8007180:	d01a      	beq.n	80071b8 <HAL_DMA_Abort_IT+0x98>
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	4a1e      	ldr	r2, [pc, #120]	@ (8007200 <HAL_DMA_Abort_IT+0xe0>)
 8007188:	4293      	cmp	r3, r2
 800718a:	d012      	beq.n	80071b2 <HAL_DMA_Abort_IT+0x92>
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	4a1c      	ldr	r2, [pc, #112]	@ (8007204 <HAL_DMA_Abort_IT+0xe4>)
 8007192:	4293      	cmp	r3, r2
 8007194:	d00a      	beq.n	80071ac <HAL_DMA_Abort_IT+0x8c>
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	4a1b      	ldr	r2, [pc, #108]	@ (8007208 <HAL_DMA_Abort_IT+0xe8>)
 800719c:	4293      	cmp	r3, r2
 800719e:	d102      	bne.n	80071a6 <HAL_DMA_Abort_IT+0x86>
 80071a0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80071a4:	e00e      	b.n	80071c4 <HAL_DMA_Abort_IT+0xa4>
 80071a6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80071aa:	e00b      	b.n	80071c4 <HAL_DMA_Abort_IT+0xa4>
 80071ac:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80071b0:	e008      	b.n	80071c4 <HAL_DMA_Abort_IT+0xa4>
 80071b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80071b6:	e005      	b.n	80071c4 <HAL_DMA_Abort_IT+0xa4>
 80071b8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80071bc:	e002      	b.n	80071c4 <HAL_DMA_Abort_IT+0xa4>
 80071be:	2310      	movs	r3, #16
 80071c0:	e000      	b.n	80071c4 <HAL_DMA_Abort_IT+0xa4>
 80071c2:	2301      	movs	r3, #1
 80071c4:	4a11      	ldr	r2, [pc, #68]	@ (800720c <HAL_DMA_Abort_IT+0xec>)
 80071c6:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	2201      	movs	r2, #1
 80071cc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	2200      	movs	r2, #0
 80071d4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d003      	beq.n	80071e8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80071e4:	6878      	ldr	r0, [r7, #4]
 80071e6:	4798      	blx	r3
    } 
  }
  return status;
 80071e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80071ea:	4618      	mov	r0, r3
 80071ec:	3710      	adds	r7, #16
 80071ee:	46bd      	mov	sp, r7
 80071f0:	bd80      	pop	{r7, pc}
 80071f2:	bf00      	nop
 80071f4:	40020008 	.word	0x40020008
 80071f8:	4002001c 	.word	0x4002001c
 80071fc:	40020030 	.word	0x40020030
 8007200:	40020044 	.word	0x40020044
 8007204:	40020058 	.word	0x40020058
 8007208:	4002006c 	.word	0x4002006c
 800720c:	40020000 	.word	0x40020000

08007210 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007210:	b480      	push	{r7}
 8007212:	b08b      	sub	sp, #44	@ 0x2c
 8007214:	af00      	add	r7, sp, #0
 8007216:	6078      	str	r0, [r7, #4]
 8007218:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800721a:	2300      	movs	r3, #0
 800721c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800721e:	2300      	movs	r3, #0
 8007220:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007222:	e169      	b.n	80074f8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8007224:	2201      	movs	r2, #1
 8007226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007228:	fa02 f303 	lsl.w	r3, r2, r3
 800722c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800722e:	683b      	ldr	r3, [r7, #0]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	69fa      	ldr	r2, [r7, #28]
 8007234:	4013      	ands	r3, r2
 8007236:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8007238:	69ba      	ldr	r2, [r7, #24]
 800723a:	69fb      	ldr	r3, [r7, #28]
 800723c:	429a      	cmp	r2, r3
 800723e:	f040 8158 	bne.w	80074f2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	685b      	ldr	r3, [r3, #4]
 8007246:	4a9a      	ldr	r2, [pc, #616]	@ (80074b0 <HAL_GPIO_Init+0x2a0>)
 8007248:	4293      	cmp	r3, r2
 800724a:	d05e      	beq.n	800730a <HAL_GPIO_Init+0xfa>
 800724c:	4a98      	ldr	r2, [pc, #608]	@ (80074b0 <HAL_GPIO_Init+0x2a0>)
 800724e:	4293      	cmp	r3, r2
 8007250:	d875      	bhi.n	800733e <HAL_GPIO_Init+0x12e>
 8007252:	4a98      	ldr	r2, [pc, #608]	@ (80074b4 <HAL_GPIO_Init+0x2a4>)
 8007254:	4293      	cmp	r3, r2
 8007256:	d058      	beq.n	800730a <HAL_GPIO_Init+0xfa>
 8007258:	4a96      	ldr	r2, [pc, #600]	@ (80074b4 <HAL_GPIO_Init+0x2a4>)
 800725a:	4293      	cmp	r3, r2
 800725c:	d86f      	bhi.n	800733e <HAL_GPIO_Init+0x12e>
 800725e:	4a96      	ldr	r2, [pc, #600]	@ (80074b8 <HAL_GPIO_Init+0x2a8>)
 8007260:	4293      	cmp	r3, r2
 8007262:	d052      	beq.n	800730a <HAL_GPIO_Init+0xfa>
 8007264:	4a94      	ldr	r2, [pc, #592]	@ (80074b8 <HAL_GPIO_Init+0x2a8>)
 8007266:	4293      	cmp	r3, r2
 8007268:	d869      	bhi.n	800733e <HAL_GPIO_Init+0x12e>
 800726a:	4a94      	ldr	r2, [pc, #592]	@ (80074bc <HAL_GPIO_Init+0x2ac>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d04c      	beq.n	800730a <HAL_GPIO_Init+0xfa>
 8007270:	4a92      	ldr	r2, [pc, #584]	@ (80074bc <HAL_GPIO_Init+0x2ac>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d863      	bhi.n	800733e <HAL_GPIO_Init+0x12e>
 8007276:	4a92      	ldr	r2, [pc, #584]	@ (80074c0 <HAL_GPIO_Init+0x2b0>)
 8007278:	4293      	cmp	r3, r2
 800727a:	d046      	beq.n	800730a <HAL_GPIO_Init+0xfa>
 800727c:	4a90      	ldr	r2, [pc, #576]	@ (80074c0 <HAL_GPIO_Init+0x2b0>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d85d      	bhi.n	800733e <HAL_GPIO_Init+0x12e>
 8007282:	2b12      	cmp	r3, #18
 8007284:	d82a      	bhi.n	80072dc <HAL_GPIO_Init+0xcc>
 8007286:	2b12      	cmp	r3, #18
 8007288:	d859      	bhi.n	800733e <HAL_GPIO_Init+0x12e>
 800728a:	a201      	add	r2, pc, #4	@ (adr r2, 8007290 <HAL_GPIO_Init+0x80>)
 800728c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007290:	0800730b 	.word	0x0800730b
 8007294:	080072e5 	.word	0x080072e5
 8007298:	080072f7 	.word	0x080072f7
 800729c:	08007339 	.word	0x08007339
 80072a0:	0800733f 	.word	0x0800733f
 80072a4:	0800733f 	.word	0x0800733f
 80072a8:	0800733f 	.word	0x0800733f
 80072ac:	0800733f 	.word	0x0800733f
 80072b0:	0800733f 	.word	0x0800733f
 80072b4:	0800733f 	.word	0x0800733f
 80072b8:	0800733f 	.word	0x0800733f
 80072bc:	0800733f 	.word	0x0800733f
 80072c0:	0800733f 	.word	0x0800733f
 80072c4:	0800733f 	.word	0x0800733f
 80072c8:	0800733f 	.word	0x0800733f
 80072cc:	0800733f 	.word	0x0800733f
 80072d0:	0800733f 	.word	0x0800733f
 80072d4:	080072ed 	.word	0x080072ed
 80072d8:	08007301 	.word	0x08007301
 80072dc:	4a79      	ldr	r2, [pc, #484]	@ (80074c4 <HAL_GPIO_Init+0x2b4>)
 80072de:	4293      	cmp	r3, r2
 80072e0:	d013      	beq.n	800730a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80072e2:	e02c      	b.n	800733e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80072e4:	683b      	ldr	r3, [r7, #0]
 80072e6:	68db      	ldr	r3, [r3, #12]
 80072e8:	623b      	str	r3, [r7, #32]
          break;
 80072ea:	e029      	b.n	8007340 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80072ec:	683b      	ldr	r3, [r7, #0]
 80072ee:	68db      	ldr	r3, [r3, #12]
 80072f0:	3304      	adds	r3, #4
 80072f2:	623b      	str	r3, [r7, #32]
          break;
 80072f4:	e024      	b.n	8007340 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80072f6:	683b      	ldr	r3, [r7, #0]
 80072f8:	68db      	ldr	r3, [r3, #12]
 80072fa:	3308      	adds	r3, #8
 80072fc:	623b      	str	r3, [r7, #32]
          break;
 80072fe:	e01f      	b.n	8007340 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	68db      	ldr	r3, [r3, #12]
 8007304:	330c      	adds	r3, #12
 8007306:	623b      	str	r3, [r7, #32]
          break;
 8007308:	e01a      	b.n	8007340 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800730a:	683b      	ldr	r3, [r7, #0]
 800730c:	689b      	ldr	r3, [r3, #8]
 800730e:	2b00      	cmp	r3, #0
 8007310:	d102      	bne.n	8007318 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8007312:	2304      	movs	r3, #4
 8007314:	623b      	str	r3, [r7, #32]
          break;
 8007316:	e013      	b.n	8007340 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	689b      	ldr	r3, [r3, #8]
 800731c:	2b01      	cmp	r3, #1
 800731e:	d105      	bne.n	800732c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8007320:	2308      	movs	r3, #8
 8007322:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	69fa      	ldr	r2, [r7, #28]
 8007328:	611a      	str	r2, [r3, #16]
          break;
 800732a:	e009      	b.n	8007340 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800732c:	2308      	movs	r3, #8
 800732e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	69fa      	ldr	r2, [r7, #28]
 8007334:	615a      	str	r2, [r3, #20]
          break;
 8007336:	e003      	b.n	8007340 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8007338:	2300      	movs	r3, #0
 800733a:	623b      	str	r3, [r7, #32]
          break;
 800733c:	e000      	b.n	8007340 <HAL_GPIO_Init+0x130>
          break;
 800733e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8007340:	69bb      	ldr	r3, [r7, #24]
 8007342:	2bff      	cmp	r3, #255	@ 0xff
 8007344:	d801      	bhi.n	800734a <HAL_GPIO_Init+0x13a>
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	e001      	b.n	800734e <HAL_GPIO_Init+0x13e>
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	3304      	adds	r3, #4
 800734e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8007350:	69bb      	ldr	r3, [r7, #24]
 8007352:	2bff      	cmp	r3, #255	@ 0xff
 8007354:	d802      	bhi.n	800735c <HAL_GPIO_Init+0x14c>
 8007356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007358:	009b      	lsls	r3, r3, #2
 800735a:	e002      	b.n	8007362 <HAL_GPIO_Init+0x152>
 800735c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800735e:	3b08      	subs	r3, #8
 8007360:	009b      	lsls	r3, r3, #2
 8007362:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8007364:	697b      	ldr	r3, [r7, #20]
 8007366:	681a      	ldr	r2, [r3, #0]
 8007368:	210f      	movs	r1, #15
 800736a:	693b      	ldr	r3, [r7, #16]
 800736c:	fa01 f303 	lsl.w	r3, r1, r3
 8007370:	43db      	mvns	r3, r3
 8007372:	401a      	ands	r2, r3
 8007374:	6a39      	ldr	r1, [r7, #32]
 8007376:	693b      	ldr	r3, [r7, #16]
 8007378:	fa01 f303 	lsl.w	r3, r1, r3
 800737c:	431a      	orrs	r2, r3
 800737e:	697b      	ldr	r3, [r7, #20]
 8007380:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8007382:	683b      	ldr	r3, [r7, #0]
 8007384:	685b      	ldr	r3, [r3, #4]
 8007386:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800738a:	2b00      	cmp	r3, #0
 800738c:	f000 80b1 	beq.w	80074f2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8007390:	4b4d      	ldr	r3, [pc, #308]	@ (80074c8 <HAL_GPIO_Init+0x2b8>)
 8007392:	699b      	ldr	r3, [r3, #24]
 8007394:	4a4c      	ldr	r2, [pc, #304]	@ (80074c8 <HAL_GPIO_Init+0x2b8>)
 8007396:	f043 0301 	orr.w	r3, r3, #1
 800739a:	6193      	str	r3, [r2, #24]
 800739c:	4b4a      	ldr	r3, [pc, #296]	@ (80074c8 <HAL_GPIO_Init+0x2b8>)
 800739e:	699b      	ldr	r3, [r3, #24]
 80073a0:	f003 0301 	and.w	r3, r3, #1
 80073a4:	60bb      	str	r3, [r7, #8]
 80073a6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80073a8:	4a48      	ldr	r2, [pc, #288]	@ (80074cc <HAL_GPIO_Init+0x2bc>)
 80073aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073ac:	089b      	lsrs	r3, r3, #2
 80073ae:	3302      	adds	r3, #2
 80073b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80073b4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80073b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073b8:	f003 0303 	and.w	r3, r3, #3
 80073bc:	009b      	lsls	r3, r3, #2
 80073be:	220f      	movs	r2, #15
 80073c0:	fa02 f303 	lsl.w	r3, r2, r3
 80073c4:	43db      	mvns	r3, r3
 80073c6:	68fa      	ldr	r2, [r7, #12]
 80073c8:	4013      	ands	r3, r2
 80073ca:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	4a40      	ldr	r2, [pc, #256]	@ (80074d0 <HAL_GPIO_Init+0x2c0>)
 80073d0:	4293      	cmp	r3, r2
 80073d2:	d013      	beq.n	80073fc <HAL_GPIO_Init+0x1ec>
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	4a3f      	ldr	r2, [pc, #252]	@ (80074d4 <HAL_GPIO_Init+0x2c4>)
 80073d8:	4293      	cmp	r3, r2
 80073da:	d00d      	beq.n	80073f8 <HAL_GPIO_Init+0x1e8>
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	4a3e      	ldr	r2, [pc, #248]	@ (80074d8 <HAL_GPIO_Init+0x2c8>)
 80073e0:	4293      	cmp	r3, r2
 80073e2:	d007      	beq.n	80073f4 <HAL_GPIO_Init+0x1e4>
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	4a3d      	ldr	r2, [pc, #244]	@ (80074dc <HAL_GPIO_Init+0x2cc>)
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d101      	bne.n	80073f0 <HAL_GPIO_Init+0x1e0>
 80073ec:	2303      	movs	r3, #3
 80073ee:	e006      	b.n	80073fe <HAL_GPIO_Init+0x1ee>
 80073f0:	2304      	movs	r3, #4
 80073f2:	e004      	b.n	80073fe <HAL_GPIO_Init+0x1ee>
 80073f4:	2302      	movs	r3, #2
 80073f6:	e002      	b.n	80073fe <HAL_GPIO_Init+0x1ee>
 80073f8:	2301      	movs	r3, #1
 80073fa:	e000      	b.n	80073fe <HAL_GPIO_Init+0x1ee>
 80073fc:	2300      	movs	r3, #0
 80073fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007400:	f002 0203 	and.w	r2, r2, #3
 8007404:	0092      	lsls	r2, r2, #2
 8007406:	4093      	lsls	r3, r2
 8007408:	68fa      	ldr	r2, [r7, #12]
 800740a:	4313      	orrs	r3, r2
 800740c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800740e:	492f      	ldr	r1, [pc, #188]	@ (80074cc <HAL_GPIO_Init+0x2bc>)
 8007410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007412:	089b      	lsrs	r3, r3, #2
 8007414:	3302      	adds	r3, #2
 8007416:	68fa      	ldr	r2, [r7, #12]
 8007418:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800741c:	683b      	ldr	r3, [r7, #0]
 800741e:	685b      	ldr	r3, [r3, #4]
 8007420:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007424:	2b00      	cmp	r3, #0
 8007426:	d006      	beq.n	8007436 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8007428:	4b2d      	ldr	r3, [pc, #180]	@ (80074e0 <HAL_GPIO_Init+0x2d0>)
 800742a:	689a      	ldr	r2, [r3, #8]
 800742c:	492c      	ldr	r1, [pc, #176]	@ (80074e0 <HAL_GPIO_Init+0x2d0>)
 800742e:	69bb      	ldr	r3, [r7, #24]
 8007430:	4313      	orrs	r3, r2
 8007432:	608b      	str	r3, [r1, #8]
 8007434:	e006      	b.n	8007444 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8007436:	4b2a      	ldr	r3, [pc, #168]	@ (80074e0 <HAL_GPIO_Init+0x2d0>)
 8007438:	689a      	ldr	r2, [r3, #8]
 800743a:	69bb      	ldr	r3, [r7, #24]
 800743c:	43db      	mvns	r3, r3
 800743e:	4928      	ldr	r1, [pc, #160]	@ (80074e0 <HAL_GPIO_Init+0x2d0>)
 8007440:	4013      	ands	r3, r2
 8007442:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	685b      	ldr	r3, [r3, #4]
 8007448:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800744c:	2b00      	cmp	r3, #0
 800744e:	d006      	beq.n	800745e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8007450:	4b23      	ldr	r3, [pc, #140]	@ (80074e0 <HAL_GPIO_Init+0x2d0>)
 8007452:	68da      	ldr	r2, [r3, #12]
 8007454:	4922      	ldr	r1, [pc, #136]	@ (80074e0 <HAL_GPIO_Init+0x2d0>)
 8007456:	69bb      	ldr	r3, [r7, #24]
 8007458:	4313      	orrs	r3, r2
 800745a:	60cb      	str	r3, [r1, #12]
 800745c:	e006      	b.n	800746c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800745e:	4b20      	ldr	r3, [pc, #128]	@ (80074e0 <HAL_GPIO_Init+0x2d0>)
 8007460:	68da      	ldr	r2, [r3, #12]
 8007462:	69bb      	ldr	r3, [r7, #24]
 8007464:	43db      	mvns	r3, r3
 8007466:	491e      	ldr	r1, [pc, #120]	@ (80074e0 <HAL_GPIO_Init+0x2d0>)
 8007468:	4013      	ands	r3, r2
 800746a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800746c:	683b      	ldr	r3, [r7, #0]
 800746e:	685b      	ldr	r3, [r3, #4]
 8007470:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007474:	2b00      	cmp	r3, #0
 8007476:	d006      	beq.n	8007486 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8007478:	4b19      	ldr	r3, [pc, #100]	@ (80074e0 <HAL_GPIO_Init+0x2d0>)
 800747a:	685a      	ldr	r2, [r3, #4]
 800747c:	4918      	ldr	r1, [pc, #96]	@ (80074e0 <HAL_GPIO_Init+0x2d0>)
 800747e:	69bb      	ldr	r3, [r7, #24]
 8007480:	4313      	orrs	r3, r2
 8007482:	604b      	str	r3, [r1, #4]
 8007484:	e006      	b.n	8007494 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8007486:	4b16      	ldr	r3, [pc, #88]	@ (80074e0 <HAL_GPIO_Init+0x2d0>)
 8007488:	685a      	ldr	r2, [r3, #4]
 800748a:	69bb      	ldr	r3, [r7, #24]
 800748c:	43db      	mvns	r3, r3
 800748e:	4914      	ldr	r1, [pc, #80]	@ (80074e0 <HAL_GPIO_Init+0x2d0>)
 8007490:	4013      	ands	r3, r2
 8007492:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8007494:	683b      	ldr	r3, [r7, #0]
 8007496:	685b      	ldr	r3, [r3, #4]
 8007498:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800749c:	2b00      	cmp	r3, #0
 800749e:	d021      	beq.n	80074e4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80074a0:	4b0f      	ldr	r3, [pc, #60]	@ (80074e0 <HAL_GPIO_Init+0x2d0>)
 80074a2:	681a      	ldr	r2, [r3, #0]
 80074a4:	490e      	ldr	r1, [pc, #56]	@ (80074e0 <HAL_GPIO_Init+0x2d0>)
 80074a6:	69bb      	ldr	r3, [r7, #24]
 80074a8:	4313      	orrs	r3, r2
 80074aa:	600b      	str	r3, [r1, #0]
 80074ac:	e021      	b.n	80074f2 <HAL_GPIO_Init+0x2e2>
 80074ae:	bf00      	nop
 80074b0:	10320000 	.word	0x10320000
 80074b4:	10310000 	.word	0x10310000
 80074b8:	10220000 	.word	0x10220000
 80074bc:	10210000 	.word	0x10210000
 80074c0:	10120000 	.word	0x10120000
 80074c4:	10110000 	.word	0x10110000
 80074c8:	40021000 	.word	0x40021000
 80074cc:	40010000 	.word	0x40010000
 80074d0:	40010800 	.word	0x40010800
 80074d4:	40010c00 	.word	0x40010c00
 80074d8:	40011000 	.word	0x40011000
 80074dc:	40011400 	.word	0x40011400
 80074e0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80074e4:	4b0b      	ldr	r3, [pc, #44]	@ (8007514 <HAL_GPIO_Init+0x304>)
 80074e6:	681a      	ldr	r2, [r3, #0]
 80074e8:	69bb      	ldr	r3, [r7, #24]
 80074ea:	43db      	mvns	r3, r3
 80074ec:	4909      	ldr	r1, [pc, #36]	@ (8007514 <HAL_GPIO_Init+0x304>)
 80074ee:	4013      	ands	r3, r2
 80074f0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80074f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074f4:	3301      	adds	r3, #1
 80074f6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80074f8:	683b      	ldr	r3, [r7, #0]
 80074fa:	681a      	ldr	r2, [r3, #0]
 80074fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074fe:	fa22 f303 	lsr.w	r3, r2, r3
 8007502:	2b00      	cmp	r3, #0
 8007504:	f47f ae8e 	bne.w	8007224 <HAL_GPIO_Init+0x14>
  }
}
 8007508:	bf00      	nop
 800750a:	bf00      	nop
 800750c:	372c      	adds	r7, #44	@ 0x2c
 800750e:	46bd      	mov	sp, r7
 8007510:	bc80      	pop	{r7}
 8007512:	4770      	bx	lr
 8007514:	40010400 	.word	0x40010400

08007518 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007518:	b480      	push	{r7}
 800751a:	b085      	sub	sp, #20
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
 8007520:	460b      	mov	r3, r1
 8007522:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	689a      	ldr	r2, [r3, #8]
 8007528:	887b      	ldrh	r3, [r7, #2]
 800752a:	4013      	ands	r3, r2
 800752c:	2b00      	cmp	r3, #0
 800752e:	d002      	beq.n	8007536 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007530:	2301      	movs	r3, #1
 8007532:	73fb      	strb	r3, [r7, #15]
 8007534:	e001      	b.n	800753a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007536:	2300      	movs	r3, #0
 8007538:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800753a:	7bfb      	ldrb	r3, [r7, #15]
}
 800753c:	4618      	mov	r0, r3
 800753e:	3714      	adds	r7, #20
 8007540:	46bd      	mov	sp, r7
 8007542:	bc80      	pop	{r7}
 8007544:	4770      	bx	lr

08007546 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007546:	b480      	push	{r7}
 8007548:	b083      	sub	sp, #12
 800754a:	af00      	add	r7, sp, #0
 800754c:	6078      	str	r0, [r7, #4]
 800754e:	460b      	mov	r3, r1
 8007550:	807b      	strh	r3, [r7, #2]
 8007552:	4613      	mov	r3, r2
 8007554:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007556:	787b      	ldrb	r3, [r7, #1]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d003      	beq.n	8007564 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800755c:	887a      	ldrh	r2, [r7, #2]
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8007562:	e003      	b.n	800756c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8007564:	887b      	ldrh	r3, [r7, #2]
 8007566:	041a      	lsls	r2, r3, #16
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	611a      	str	r2, [r3, #16]
}
 800756c:	bf00      	nop
 800756e:	370c      	adds	r7, #12
 8007570:	46bd      	mov	sp, r7
 8007572:	bc80      	pop	{r7}
 8007574:	4770      	bx	lr
	...

08007578 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b084      	sub	sp, #16
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d101      	bne.n	800758a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007586:	2301      	movs	r3, #1
 8007588:	e12b      	b.n	80077e2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007590:	b2db      	uxtb	r3, r3
 8007592:	2b00      	cmp	r3, #0
 8007594:	d106      	bne.n	80075a4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	2200      	movs	r2, #0
 800759a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800759e:	6878      	ldr	r0, [r7, #4]
 80075a0:	f7fd fdc8 	bl	8005134 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	2224      	movs	r2, #36	@ 0x24
 80075a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	681a      	ldr	r2, [r3, #0]
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	f022 0201 	bic.w	r2, r2, #1
 80075ba:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	681a      	ldr	r2, [r3, #0]
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80075ca:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	681a      	ldr	r2, [r3, #0]
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80075da:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80075dc:	f001 feb6 	bl	800934c <HAL_RCC_GetPCLK1Freq>
 80075e0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	685b      	ldr	r3, [r3, #4]
 80075e6:	4a81      	ldr	r2, [pc, #516]	@ (80077ec <HAL_I2C_Init+0x274>)
 80075e8:	4293      	cmp	r3, r2
 80075ea:	d807      	bhi.n	80075fc <HAL_I2C_Init+0x84>
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	4a80      	ldr	r2, [pc, #512]	@ (80077f0 <HAL_I2C_Init+0x278>)
 80075f0:	4293      	cmp	r3, r2
 80075f2:	bf94      	ite	ls
 80075f4:	2301      	movls	r3, #1
 80075f6:	2300      	movhi	r3, #0
 80075f8:	b2db      	uxtb	r3, r3
 80075fa:	e006      	b.n	800760a <HAL_I2C_Init+0x92>
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	4a7d      	ldr	r2, [pc, #500]	@ (80077f4 <HAL_I2C_Init+0x27c>)
 8007600:	4293      	cmp	r3, r2
 8007602:	bf94      	ite	ls
 8007604:	2301      	movls	r3, #1
 8007606:	2300      	movhi	r3, #0
 8007608:	b2db      	uxtb	r3, r3
 800760a:	2b00      	cmp	r3, #0
 800760c:	d001      	beq.n	8007612 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800760e:	2301      	movs	r3, #1
 8007610:	e0e7      	b.n	80077e2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	4a78      	ldr	r2, [pc, #480]	@ (80077f8 <HAL_I2C_Init+0x280>)
 8007616:	fba2 2303 	umull	r2, r3, r2, r3
 800761a:	0c9b      	lsrs	r3, r3, #18
 800761c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	685b      	ldr	r3, [r3, #4]
 8007624:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	68ba      	ldr	r2, [r7, #8]
 800762e:	430a      	orrs	r2, r1
 8007630:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	6a1b      	ldr	r3, [r3, #32]
 8007638:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	685b      	ldr	r3, [r3, #4]
 8007640:	4a6a      	ldr	r2, [pc, #424]	@ (80077ec <HAL_I2C_Init+0x274>)
 8007642:	4293      	cmp	r3, r2
 8007644:	d802      	bhi.n	800764c <HAL_I2C_Init+0xd4>
 8007646:	68bb      	ldr	r3, [r7, #8]
 8007648:	3301      	adds	r3, #1
 800764a:	e009      	b.n	8007660 <HAL_I2C_Init+0xe8>
 800764c:	68bb      	ldr	r3, [r7, #8]
 800764e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8007652:	fb02 f303 	mul.w	r3, r2, r3
 8007656:	4a69      	ldr	r2, [pc, #420]	@ (80077fc <HAL_I2C_Init+0x284>)
 8007658:	fba2 2303 	umull	r2, r3, r2, r3
 800765c:	099b      	lsrs	r3, r3, #6
 800765e:	3301      	adds	r3, #1
 8007660:	687a      	ldr	r2, [r7, #4]
 8007662:	6812      	ldr	r2, [r2, #0]
 8007664:	430b      	orrs	r3, r1
 8007666:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	69db      	ldr	r3, [r3, #28]
 800766e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8007672:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	685b      	ldr	r3, [r3, #4]
 800767a:	495c      	ldr	r1, [pc, #368]	@ (80077ec <HAL_I2C_Init+0x274>)
 800767c:	428b      	cmp	r3, r1
 800767e:	d819      	bhi.n	80076b4 <HAL_I2C_Init+0x13c>
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	1e59      	subs	r1, r3, #1
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	685b      	ldr	r3, [r3, #4]
 8007688:	005b      	lsls	r3, r3, #1
 800768a:	fbb1 f3f3 	udiv	r3, r1, r3
 800768e:	1c59      	adds	r1, r3, #1
 8007690:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8007694:	400b      	ands	r3, r1
 8007696:	2b00      	cmp	r3, #0
 8007698:	d00a      	beq.n	80076b0 <HAL_I2C_Init+0x138>
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	1e59      	subs	r1, r3, #1
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	685b      	ldr	r3, [r3, #4]
 80076a2:	005b      	lsls	r3, r3, #1
 80076a4:	fbb1 f3f3 	udiv	r3, r1, r3
 80076a8:	3301      	adds	r3, #1
 80076aa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80076ae:	e051      	b.n	8007754 <HAL_I2C_Init+0x1dc>
 80076b0:	2304      	movs	r3, #4
 80076b2:	e04f      	b.n	8007754 <HAL_I2C_Init+0x1dc>
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	689b      	ldr	r3, [r3, #8]
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d111      	bne.n	80076e0 <HAL_I2C_Init+0x168>
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	1e58      	subs	r0, r3, #1
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	6859      	ldr	r1, [r3, #4]
 80076c4:	460b      	mov	r3, r1
 80076c6:	005b      	lsls	r3, r3, #1
 80076c8:	440b      	add	r3, r1
 80076ca:	fbb0 f3f3 	udiv	r3, r0, r3
 80076ce:	3301      	adds	r3, #1
 80076d0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	bf0c      	ite	eq
 80076d8:	2301      	moveq	r3, #1
 80076da:	2300      	movne	r3, #0
 80076dc:	b2db      	uxtb	r3, r3
 80076de:	e012      	b.n	8007706 <HAL_I2C_Init+0x18e>
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	1e58      	subs	r0, r3, #1
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	6859      	ldr	r1, [r3, #4]
 80076e8:	460b      	mov	r3, r1
 80076ea:	009b      	lsls	r3, r3, #2
 80076ec:	440b      	add	r3, r1
 80076ee:	0099      	lsls	r1, r3, #2
 80076f0:	440b      	add	r3, r1
 80076f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80076f6:	3301      	adds	r3, #1
 80076f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	bf0c      	ite	eq
 8007700:	2301      	moveq	r3, #1
 8007702:	2300      	movne	r3, #0
 8007704:	b2db      	uxtb	r3, r3
 8007706:	2b00      	cmp	r3, #0
 8007708:	d001      	beq.n	800770e <HAL_I2C_Init+0x196>
 800770a:	2301      	movs	r3, #1
 800770c:	e022      	b.n	8007754 <HAL_I2C_Init+0x1dc>
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	689b      	ldr	r3, [r3, #8]
 8007712:	2b00      	cmp	r3, #0
 8007714:	d10e      	bne.n	8007734 <HAL_I2C_Init+0x1bc>
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	1e58      	subs	r0, r3, #1
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	6859      	ldr	r1, [r3, #4]
 800771e:	460b      	mov	r3, r1
 8007720:	005b      	lsls	r3, r3, #1
 8007722:	440b      	add	r3, r1
 8007724:	fbb0 f3f3 	udiv	r3, r0, r3
 8007728:	3301      	adds	r3, #1
 800772a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800772e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007732:	e00f      	b.n	8007754 <HAL_I2C_Init+0x1dc>
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	1e58      	subs	r0, r3, #1
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	6859      	ldr	r1, [r3, #4]
 800773c:	460b      	mov	r3, r1
 800773e:	009b      	lsls	r3, r3, #2
 8007740:	440b      	add	r3, r1
 8007742:	0099      	lsls	r1, r3, #2
 8007744:	440b      	add	r3, r1
 8007746:	fbb0 f3f3 	udiv	r3, r0, r3
 800774a:	3301      	adds	r3, #1
 800774c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007750:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007754:	6879      	ldr	r1, [r7, #4]
 8007756:	6809      	ldr	r1, [r1, #0]
 8007758:	4313      	orrs	r3, r2
 800775a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	69da      	ldr	r2, [r3, #28]
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	6a1b      	ldr	r3, [r3, #32]
 800776e:	431a      	orrs	r2, r3
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	430a      	orrs	r2, r1
 8007776:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	689b      	ldr	r3, [r3, #8]
 800777e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8007782:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8007786:	687a      	ldr	r2, [r7, #4]
 8007788:	6911      	ldr	r1, [r2, #16]
 800778a:	687a      	ldr	r2, [r7, #4]
 800778c:	68d2      	ldr	r2, [r2, #12]
 800778e:	4311      	orrs	r1, r2
 8007790:	687a      	ldr	r2, [r7, #4]
 8007792:	6812      	ldr	r2, [r2, #0]
 8007794:	430b      	orrs	r3, r1
 8007796:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	68db      	ldr	r3, [r3, #12]
 800779e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	695a      	ldr	r2, [r3, #20]
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	699b      	ldr	r3, [r3, #24]
 80077aa:	431a      	orrs	r2, r3
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	430a      	orrs	r2, r1
 80077b2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	681a      	ldr	r2, [r3, #0]
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	f042 0201 	orr.w	r2, r2, #1
 80077c2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	2200      	movs	r2, #0
 80077c8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	2220      	movs	r2, #32
 80077ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	2200      	movs	r2, #0
 80077d6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2200      	movs	r2, #0
 80077dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80077e0:	2300      	movs	r3, #0
}
 80077e2:	4618      	mov	r0, r3
 80077e4:	3710      	adds	r7, #16
 80077e6:	46bd      	mov	sp, r7
 80077e8:	bd80      	pop	{r7, pc}
 80077ea:	bf00      	nop
 80077ec:	000186a0 	.word	0x000186a0
 80077f0:	001e847f 	.word	0x001e847f
 80077f4:	003d08ff 	.word	0x003d08ff
 80077f8:	431bde83 	.word	0x431bde83
 80077fc:	10624dd3 	.word	0x10624dd3

08007800 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b088      	sub	sp, #32
 8007804:	af02      	add	r7, sp, #8
 8007806:	60f8      	str	r0, [r7, #12]
 8007808:	607a      	str	r2, [r7, #4]
 800780a:	461a      	mov	r2, r3
 800780c:	460b      	mov	r3, r1
 800780e:	817b      	strh	r3, [r7, #10]
 8007810:	4613      	mov	r3, r2
 8007812:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007814:	f7fe fd36 	bl	8006284 <HAL_GetTick>
 8007818:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007820:	b2db      	uxtb	r3, r3
 8007822:	2b20      	cmp	r3, #32
 8007824:	f040 80e0 	bne.w	80079e8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007828:	697b      	ldr	r3, [r7, #20]
 800782a:	9300      	str	r3, [sp, #0]
 800782c:	2319      	movs	r3, #25
 800782e:	2201      	movs	r2, #1
 8007830:	4970      	ldr	r1, [pc, #448]	@ (80079f4 <HAL_I2C_Master_Transmit+0x1f4>)
 8007832:	68f8      	ldr	r0, [r7, #12]
 8007834:	f000 ff7e 	bl	8008734 <I2C_WaitOnFlagUntilTimeout>
 8007838:	4603      	mov	r3, r0
 800783a:	2b00      	cmp	r3, #0
 800783c:	d001      	beq.n	8007842 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800783e:	2302      	movs	r3, #2
 8007840:	e0d3      	b.n	80079ea <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007842:	68fb      	ldr	r3, [r7, #12]
 8007844:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007848:	2b01      	cmp	r3, #1
 800784a:	d101      	bne.n	8007850 <HAL_I2C_Master_Transmit+0x50>
 800784c:	2302      	movs	r3, #2
 800784e:	e0cc      	b.n	80079ea <HAL_I2C_Master_Transmit+0x1ea>
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	2201      	movs	r2, #1
 8007854:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007858:	68fb      	ldr	r3, [r7, #12]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	f003 0301 	and.w	r3, r3, #1
 8007862:	2b01      	cmp	r3, #1
 8007864:	d007      	beq.n	8007876 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	681a      	ldr	r2, [r3, #0]
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	f042 0201 	orr.w	r2, r2, #1
 8007874:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	681b      	ldr	r3, [r3, #0]
 800787a:	681a      	ldr	r2, [r3, #0]
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007884:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	2221      	movs	r2, #33	@ 0x21
 800788a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	2210      	movs	r2, #16
 8007892:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	2200      	movs	r2, #0
 800789a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	687a      	ldr	r2, [r7, #4]
 80078a0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	893a      	ldrh	r2, [r7, #8]
 80078a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80078ac:	b29a      	uxth	r2, r3
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	4a50      	ldr	r2, [pc, #320]	@ (80079f8 <HAL_I2C_Master_Transmit+0x1f8>)
 80078b6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80078b8:	8979      	ldrh	r1, [r7, #10]
 80078ba:	697b      	ldr	r3, [r7, #20]
 80078bc:	6a3a      	ldr	r2, [r7, #32]
 80078be:	68f8      	ldr	r0, [r7, #12]
 80078c0:	f000 fd38 	bl	8008334 <I2C_MasterRequestWrite>
 80078c4:	4603      	mov	r3, r0
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d001      	beq.n	80078ce <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80078ca:	2301      	movs	r3, #1
 80078cc:	e08d      	b.n	80079ea <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80078ce:	2300      	movs	r3, #0
 80078d0:	613b      	str	r3, [r7, #16]
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	695b      	ldr	r3, [r3, #20]
 80078d8:	613b      	str	r3, [r7, #16]
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	699b      	ldr	r3, [r3, #24]
 80078e0:	613b      	str	r3, [r7, #16]
 80078e2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80078e4:	e066      	b.n	80079b4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80078e6:	697a      	ldr	r2, [r7, #20]
 80078e8:	6a39      	ldr	r1, [r7, #32]
 80078ea:	68f8      	ldr	r0, [r7, #12]
 80078ec:	f001 f83c 	bl	8008968 <I2C_WaitOnTXEFlagUntilTimeout>
 80078f0:	4603      	mov	r3, r0
 80078f2:	2b00      	cmp	r3, #0
 80078f4:	d00d      	beq.n	8007912 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078fa:	2b04      	cmp	r3, #4
 80078fc:	d107      	bne.n	800790e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	681a      	ldr	r2, [r3, #0]
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800790c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800790e:	2301      	movs	r3, #1
 8007910:	e06b      	b.n	80079ea <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007916:	781a      	ldrb	r2, [r3, #0]
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007922:	1c5a      	adds	r2, r3, #1
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800792c:	b29b      	uxth	r3, r3
 800792e:	3b01      	subs	r3, #1
 8007930:	b29a      	uxth	r2, r3
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800793a:	3b01      	subs	r3, #1
 800793c:	b29a      	uxth	r2, r3
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	695b      	ldr	r3, [r3, #20]
 8007948:	f003 0304 	and.w	r3, r3, #4
 800794c:	2b04      	cmp	r3, #4
 800794e:	d11b      	bne.n	8007988 <HAL_I2C_Master_Transmit+0x188>
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007954:	2b00      	cmp	r3, #0
 8007956:	d017      	beq.n	8007988 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800795c:	781a      	ldrb	r2, [r3, #0]
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007968:	1c5a      	adds	r2, r3, #1
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007972:	b29b      	uxth	r3, r3
 8007974:	3b01      	subs	r3, #1
 8007976:	b29a      	uxth	r2, r3
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800797c:	68fb      	ldr	r3, [r7, #12]
 800797e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007980:	3b01      	subs	r3, #1
 8007982:	b29a      	uxth	r2, r3
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007988:	697a      	ldr	r2, [r7, #20]
 800798a:	6a39      	ldr	r1, [r7, #32]
 800798c:	68f8      	ldr	r0, [r7, #12]
 800798e:	f001 f833 	bl	80089f8 <I2C_WaitOnBTFFlagUntilTimeout>
 8007992:	4603      	mov	r3, r0
 8007994:	2b00      	cmp	r3, #0
 8007996:	d00d      	beq.n	80079b4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800799c:	2b04      	cmp	r3, #4
 800799e:	d107      	bne.n	80079b0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	681a      	ldr	r2, [r3, #0]
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80079ae:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80079b0:	2301      	movs	r3, #1
 80079b2:	e01a      	b.n	80079ea <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d194      	bne.n	80078e6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	681a      	ldr	r2, [r3, #0]
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80079ca:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	2220      	movs	r2, #32
 80079d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80079d4:	68fb      	ldr	r3, [r7, #12]
 80079d6:	2200      	movs	r2, #0
 80079d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80079dc:	68fb      	ldr	r3, [r7, #12]
 80079de:	2200      	movs	r2, #0
 80079e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80079e4:	2300      	movs	r3, #0
 80079e6:	e000      	b.n	80079ea <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80079e8:	2302      	movs	r3, #2
  }
}
 80079ea:	4618      	mov	r0, r3
 80079ec:	3718      	adds	r7, #24
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bd80      	pop	{r7, pc}
 80079f2:	bf00      	nop
 80079f4:	00100002 	.word	0x00100002
 80079f8:	ffff0000 	.word	0xffff0000

080079fc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80079fc:	b580      	push	{r7, lr}
 80079fe:	b088      	sub	sp, #32
 8007a00:	af02      	add	r7, sp, #8
 8007a02:	60f8      	str	r0, [r7, #12]
 8007a04:	4608      	mov	r0, r1
 8007a06:	4611      	mov	r1, r2
 8007a08:	461a      	mov	r2, r3
 8007a0a:	4603      	mov	r3, r0
 8007a0c:	817b      	strh	r3, [r7, #10]
 8007a0e:	460b      	mov	r3, r1
 8007a10:	813b      	strh	r3, [r7, #8]
 8007a12:	4613      	mov	r3, r2
 8007a14:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007a16:	f7fe fc35 	bl	8006284 <HAL_GetTick>
 8007a1a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007a1c:	68fb      	ldr	r3, [r7, #12]
 8007a1e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007a22:	b2db      	uxtb	r3, r3
 8007a24:	2b20      	cmp	r3, #32
 8007a26:	f040 80d9 	bne.w	8007bdc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007a2a:	697b      	ldr	r3, [r7, #20]
 8007a2c:	9300      	str	r3, [sp, #0]
 8007a2e:	2319      	movs	r3, #25
 8007a30:	2201      	movs	r2, #1
 8007a32:	496d      	ldr	r1, [pc, #436]	@ (8007be8 <HAL_I2C_Mem_Write+0x1ec>)
 8007a34:	68f8      	ldr	r0, [r7, #12]
 8007a36:	f000 fe7d 	bl	8008734 <I2C_WaitOnFlagUntilTimeout>
 8007a3a:	4603      	mov	r3, r0
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d001      	beq.n	8007a44 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007a40:	2302      	movs	r3, #2
 8007a42:	e0cc      	b.n	8007bde <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007a4a:	2b01      	cmp	r3, #1
 8007a4c:	d101      	bne.n	8007a52 <HAL_I2C_Mem_Write+0x56>
 8007a4e:	2302      	movs	r3, #2
 8007a50:	e0c5      	b.n	8007bde <HAL_I2C_Mem_Write+0x1e2>
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	2201      	movs	r2, #1
 8007a56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	f003 0301 	and.w	r3, r3, #1
 8007a64:	2b01      	cmp	r3, #1
 8007a66:	d007      	beq.n	8007a78 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007a68:	68fb      	ldr	r3, [r7, #12]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	681a      	ldr	r2, [r3, #0]
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	f042 0201 	orr.w	r2, r2, #1
 8007a76:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	681a      	ldr	r2, [r3, #0]
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007a86:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	2221      	movs	r2, #33	@ 0x21
 8007a8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	2240      	movs	r2, #64	@ 0x40
 8007a94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	6a3a      	ldr	r2, [r7, #32]
 8007aa2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007aa8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007aae:	b29a      	uxth	r2, r3
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	4a4d      	ldr	r2, [pc, #308]	@ (8007bec <HAL_I2C_Mem_Write+0x1f0>)
 8007ab8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007aba:	88f8      	ldrh	r0, [r7, #6]
 8007abc:	893a      	ldrh	r2, [r7, #8]
 8007abe:	8979      	ldrh	r1, [r7, #10]
 8007ac0:	697b      	ldr	r3, [r7, #20]
 8007ac2:	9301      	str	r3, [sp, #4]
 8007ac4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ac6:	9300      	str	r3, [sp, #0]
 8007ac8:	4603      	mov	r3, r0
 8007aca:	68f8      	ldr	r0, [r7, #12]
 8007acc:	f000 fcb4 	bl	8008438 <I2C_RequestMemoryWrite>
 8007ad0:	4603      	mov	r3, r0
 8007ad2:	2b00      	cmp	r3, #0
 8007ad4:	d052      	beq.n	8007b7c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8007ad6:	2301      	movs	r3, #1
 8007ad8:	e081      	b.n	8007bde <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007ada:	697a      	ldr	r2, [r7, #20]
 8007adc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007ade:	68f8      	ldr	r0, [r7, #12]
 8007ae0:	f000 ff42 	bl	8008968 <I2C_WaitOnTXEFlagUntilTimeout>
 8007ae4:	4603      	mov	r3, r0
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d00d      	beq.n	8007b06 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007aee:	2b04      	cmp	r3, #4
 8007af0:	d107      	bne.n	8007b02 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	681a      	ldr	r2, [r3, #0]
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	681b      	ldr	r3, [r3, #0]
 8007afc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007b00:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007b02:	2301      	movs	r3, #1
 8007b04:	e06b      	b.n	8007bde <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b0a:	781a      	ldrb	r2, [r3, #0]
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	681b      	ldr	r3, [r3, #0]
 8007b10:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b16:	1c5a      	adds	r2, r3, #1
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b20:	3b01      	subs	r3, #1
 8007b22:	b29a      	uxth	r2, r3
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b2c:	b29b      	uxth	r3, r3
 8007b2e:	3b01      	subs	r3, #1
 8007b30:	b29a      	uxth	r2, r3
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	695b      	ldr	r3, [r3, #20]
 8007b3c:	f003 0304 	and.w	r3, r3, #4
 8007b40:	2b04      	cmp	r3, #4
 8007b42:	d11b      	bne.n	8007b7c <HAL_I2C_Mem_Write+0x180>
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d017      	beq.n	8007b7c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b50:	781a      	ldrb	r2, [r3, #0]
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007b58:	68fb      	ldr	r3, [r7, #12]
 8007b5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007b5c:	1c5a      	adds	r2, r3, #1
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b66:	3b01      	subs	r3, #1
 8007b68:	b29a      	uxth	r2, r3
 8007b6a:	68fb      	ldr	r3, [r7, #12]
 8007b6c:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8007b6e:	68fb      	ldr	r3, [r7, #12]
 8007b70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007b72:	b29b      	uxth	r3, r3
 8007b74:	3b01      	subs	r3, #1
 8007b76:	b29a      	uxth	r2, r3
 8007b78:	68fb      	ldr	r3, [r7, #12]
 8007b7a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d1aa      	bne.n	8007ada <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007b84:	697a      	ldr	r2, [r7, #20]
 8007b86:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007b88:	68f8      	ldr	r0, [r7, #12]
 8007b8a:	f000 ff35 	bl	80089f8 <I2C_WaitOnBTFFlagUntilTimeout>
 8007b8e:	4603      	mov	r3, r0
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d00d      	beq.n	8007bb0 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b98:	2b04      	cmp	r3, #4
 8007b9a:	d107      	bne.n	8007bac <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	681a      	ldr	r2, [r3, #0]
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007baa:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007bac:	2301      	movs	r3, #1
 8007bae:	e016      	b.n	8007bde <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	681a      	ldr	r2, [r3, #0]
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007bbe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	2220      	movs	r2, #32
 8007bc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	2200      	movs	r2, #0
 8007bcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8007bd8:	2300      	movs	r3, #0
 8007bda:	e000      	b.n	8007bde <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8007bdc:	2302      	movs	r3, #2
  }
}
 8007bde:	4618      	mov	r0, r3
 8007be0:	3718      	adds	r7, #24
 8007be2:	46bd      	mov	sp, r7
 8007be4:	bd80      	pop	{r7, pc}
 8007be6:	bf00      	nop
 8007be8:	00100002 	.word	0x00100002
 8007bec:	ffff0000 	.word	0xffff0000

08007bf0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007bf0:	b580      	push	{r7, lr}
 8007bf2:	b08c      	sub	sp, #48	@ 0x30
 8007bf4:	af02      	add	r7, sp, #8
 8007bf6:	60f8      	str	r0, [r7, #12]
 8007bf8:	4608      	mov	r0, r1
 8007bfa:	4611      	mov	r1, r2
 8007bfc:	461a      	mov	r2, r3
 8007bfe:	4603      	mov	r3, r0
 8007c00:	817b      	strh	r3, [r7, #10]
 8007c02:	460b      	mov	r3, r1
 8007c04:	813b      	strh	r3, [r7, #8]
 8007c06:	4613      	mov	r3, r2
 8007c08:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8007c0e:	f7fe fb39 	bl	8006284 <HAL_GetTick>
 8007c12:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007c1a:	b2db      	uxtb	r3, r3
 8007c1c:	2b20      	cmp	r3, #32
 8007c1e:	f040 8250 	bne.w	80080c2 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c24:	9300      	str	r3, [sp, #0]
 8007c26:	2319      	movs	r3, #25
 8007c28:	2201      	movs	r2, #1
 8007c2a:	4982      	ldr	r1, [pc, #520]	@ (8007e34 <HAL_I2C_Mem_Read+0x244>)
 8007c2c:	68f8      	ldr	r0, [r7, #12]
 8007c2e:	f000 fd81 	bl	8008734 <I2C_WaitOnFlagUntilTimeout>
 8007c32:	4603      	mov	r3, r0
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d001      	beq.n	8007c3c <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8007c38:	2302      	movs	r3, #2
 8007c3a:	e243      	b.n	80080c4 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007c42:	2b01      	cmp	r3, #1
 8007c44:	d101      	bne.n	8007c4a <HAL_I2C_Mem_Read+0x5a>
 8007c46:	2302      	movs	r3, #2
 8007c48:	e23c      	b.n	80080c4 <HAL_I2C_Mem_Read+0x4d4>
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	2201      	movs	r2, #1
 8007c4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	681b      	ldr	r3, [r3, #0]
 8007c58:	f003 0301 	and.w	r3, r3, #1
 8007c5c:	2b01      	cmp	r3, #1
 8007c5e:	d007      	beq.n	8007c70 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	681b      	ldr	r3, [r3, #0]
 8007c64:	681a      	ldr	r2, [r3, #0]
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	f042 0201 	orr.w	r2, r2, #1
 8007c6e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	681a      	ldr	r2, [r3, #0]
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007c7e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	2222      	movs	r2, #34	@ 0x22
 8007c84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	2240      	movs	r2, #64	@ 0x40
 8007c8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	2200      	movs	r2, #0
 8007c94:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c9a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8007ca0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ca6:	b29a      	uxth	r2, r3
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	4a62      	ldr	r2, [pc, #392]	@ (8007e38 <HAL_I2C_Mem_Read+0x248>)
 8007cb0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007cb2:	88f8      	ldrh	r0, [r7, #6]
 8007cb4:	893a      	ldrh	r2, [r7, #8]
 8007cb6:	8979      	ldrh	r1, [r7, #10]
 8007cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cba:	9301      	str	r3, [sp, #4]
 8007cbc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007cbe:	9300      	str	r3, [sp, #0]
 8007cc0:	4603      	mov	r3, r0
 8007cc2:	68f8      	ldr	r0, [r7, #12]
 8007cc4:	f000 fc4e 	bl	8008564 <I2C_RequestMemoryRead>
 8007cc8:	4603      	mov	r3, r0
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d001      	beq.n	8007cd2 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 8007cce:	2301      	movs	r3, #1
 8007cd0:	e1f8      	b.n	80080c4 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d113      	bne.n	8007d02 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007cda:	2300      	movs	r3, #0
 8007cdc:	61fb      	str	r3, [r7, #28]
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	695b      	ldr	r3, [r3, #20]
 8007ce4:	61fb      	str	r3, [r7, #28]
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	699b      	ldr	r3, [r3, #24]
 8007cec:	61fb      	str	r3, [r7, #28]
 8007cee:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	681a      	ldr	r2, [r3, #0]
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007cfe:	601a      	str	r2, [r3, #0]
 8007d00:	e1cc      	b.n	800809c <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d06:	2b01      	cmp	r3, #1
 8007d08:	d11e      	bne.n	8007d48 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	681a      	ldr	r2, [r3, #0]
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007d18:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007d1a:	b672      	cpsid	i
}
 8007d1c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007d1e:	2300      	movs	r3, #0
 8007d20:	61bb      	str	r3, [r7, #24]
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	695b      	ldr	r3, [r3, #20]
 8007d28:	61bb      	str	r3, [r7, #24]
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	699b      	ldr	r3, [r3, #24]
 8007d30:	61bb      	str	r3, [r7, #24]
 8007d32:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	681a      	ldr	r2, [r3, #0]
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007d42:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8007d44:	b662      	cpsie	i
}
 8007d46:	e035      	b.n	8007db4 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007d4c:	2b02      	cmp	r3, #2
 8007d4e:	d11e      	bne.n	8007d8e <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	681a      	ldr	r2, [r3, #0]
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007d5e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007d60:	b672      	cpsid	i
}
 8007d62:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007d64:	2300      	movs	r3, #0
 8007d66:	617b      	str	r3, [r7, #20]
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	695b      	ldr	r3, [r3, #20]
 8007d6e:	617b      	str	r3, [r7, #20]
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	699b      	ldr	r3, [r3, #24]
 8007d76:	617b      	str	r3, [r7, #20]
 8007d78:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	681a      	ldr	r2, [r3, #0]
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007d88:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8007d8a:	b662      	cpsie	i
}
 8007d8c:	e012      	b.n	8007db4 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	681a      	ldr	r2, [r3, #0]
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007d9c:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007d9e:	2300      	movs	r3, #0
 8007da0:	613b      	str	r3, [r7, #16]
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	695b      	ldr	r3, [r3, #20]
 8007da8:	613b      	str	r3, [r7, #16]
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	699b      	ldr	r3, [r3, #24]
 8007db0:	613b      	str	r3, [r7, #16]
 8007db2:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8007db4:	e172      	b.n	800809c <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007dba:	2b03      	cmp	r3, #3
 8007dbc:	f200 811f 	bhi.w	8007ffe <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007dc4:	2b01      	cmp	r3, #1
 8007dc6:	d123      	bne.n	8007e10 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007dc8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007dca:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8007dcc:	68f8      	ldr	r0, [r7, #12]
 8007dce:	f000 fe5b 	bl	8008a88 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007dd2:	4603      	mov	r3, r0
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	d001      	beq.n	8007ddc <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8007dd8:	2301      	movs	r3, #1
 8007dda:	e173      	b.n	80080c4 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007ddc:	68fb      	ldr	r3, [r7, #12]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	691a      	ldr	r2, [r3, #16]
 8007de2:	68fb      	ldr	r3, [r7, #12]
 8007de4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007de6:	b2d2      	uxtb	r2, r2
 8007de8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007dee:	1c5a      	adds	r2, r3, #1
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007df8:	3b01      	subs	r3, #1
 8007dfa:	b29a      	uxth	r2, r3
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e04:	b29b      	uxth	r3, r3
 8007e06:	3b01      	subs	r3, #1
 8007e08:	b29a      	uxth	r2, r3
 8007e0a:	68fb      	ldr	r3, [r7, #12]
 8007e0c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007e0e:	e145      	b.n	800809c <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e14:	2b02      	cmp	r3, #2
 8007e16:	d152      	bne.n	8007ebe <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007e18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e1a:	9300      	str	r3, [sp, #0]
 8007e1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e1e:	2200      	movs	r2, #0
 8007e20:	4906      	ldr	r1, [pc, #24]	@ (8007e3c <HAL_I2C_Mem_Read+0x24c>)
 8007e22:	68f8      	ldr	r0, [r7, #12]
 8007e24:	f000 fc86 	bl	8008734 <I2C_WaitOnFlagUntilTimeout>
 8007e28:	4603      	mov	r3, r0
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d008      	beq.n	8007e40 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 8007e2e:	2301      	movs	r3, #1
 8007e30:	e148      	b.n	80080c4 <HAL_I2C_Mem_Read+0x4d4>
 8007e32:	bf00      	nop
 8007e34:	00100002 	.word	0x00100002
 8007e38:	ffff0000 	.word	0xffff0000
 8007e3c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8007e40:	b672      	cpsid	i
}
 8007e42:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	681a      	ldr	r2, [r3, #0]
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007e52:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	691a      	ldr	r2, [r3, #16]
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e5e:	b2d2      	uxtb	r2, r2
 8007e60:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007e62:	68fb      	ldr	r3, [r7, #12]
 8007e64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e66:	1c5a      	adds	r2, r3, #1
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007e70:	3b01      	subs	r3, #1
 8007e72:	b29a      	uxth	r2, r3
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007e7c:	b29b      	uxth	r3, r3
 8007e7e:	3b01      	subs	r3, #1
 8007e80:	b29a      	uxth	r2, r3
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8007e86:	b662      	cpsie	i
}
 8007e88:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	691a      	ldr	r2, [r3, #16]
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e94:	b2d2      	uxtb	r2, r2
 8007e96:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e9c:	1c5a      	adds	r2, r3, #1
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007ea6:	3b01      	subs	r3, #1
 8007ea8:	b29a      	uxth	r2, r3
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007eb2:	b29b      	uxth	r3, r3
 8007eb4:	3b01      	subs	r3, #1
 8007eb6:	b29a      	uxth	r2, r3
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007ebc:	e0ee      	b.n	800809c <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8007ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ec0:	9300      	str	r3, [sp, #0]
 8007ec2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007ec4:	2200      	movs	r2, #0
 8007ec6:	4981      	ldr	r1, [pc, #516]	@ (80080cc <HAL_I2C_Mem_Read+0x4dc>)
 8007ec8:	68f8      	ldr	r0, [r7, #12]
 8007eca:	f000 fc33 	bl	8008734 <I2C_WaitOnFlagUntilTimeout>
 8007ece:	4603      	mov	r3, r0
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d001      	beq.n	8007ed8 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8007ed4:	2301      	movs	r3, #1
 8007ed6:	e0f5      	b.n	80080c4 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	681b      	ldr	r3, [r3, #0]
 8007edc:	681a      	ldr	r2, [r3, #0]
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007ee6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8007ee8:	b672      	cpsid	i
}
 8007eea:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	691a      	ldr	r2, [r3, #16]
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007ef6:	b2d2      	uxtb	r2, r2
 8007ef8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007efa:	68fb      	ldr	r3, [r7, #12]
 8007efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007efe:	1c5a      	adds	r2, r3, #1
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007f08:	3b01      	subs	r3, #1
 8007f0a:	b29a      	uxth	r2, r3
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007f14:	b29b      	uxth	r3, r3
 8007f16:	3b01      	subs	r3, #1
 8007f18:	b29a      	uxth	r2, r3
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8007f1e:	4b6c      	ldr	r3, [pc, #432]	@ (80080d0 <HAL_I2C_Mem_Read+0x4e0>)
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	08db      	lsrs	r3, r3, #3
 8007f24:	4a6b      	ldr	r2, [pc, #428]	@ (80080d4 <HAL_I2C_Mem_Read+0x4e4>)
 8007f26:	fba2 2303 	umull	r2, r3, r2, r3
 8007f2a:	0a1a      	lsrs	r2, r3, #8
 8007f2c:	4613      	mov	r3, r2
 8007f2e:	009b      	lsls	r3, r3, #2
 8007f30:	4413      	add	r3, r2
 8007f32:	00da      	lsls	r2, r3, #3
 8007f34:	1ad3      	subs	r3, r2, r3
 8007f36:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8007f38:	6a3b      	ldr	r3, [r7, #32]
 8007f3a:	3b01      	subs	r3, #1
 8007f3c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 8007f3e:	6a3b      	ldr	r3, [r7, #32]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d118      	bne.n	8007f76 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	2200      	movs	r2, #0
 8007f48:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	2220      	movs	r2, #32
 8007f4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	2200      	movs	r2, #0
 8007f56:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f5e:	f043 0220 	orr.w	r2, r3, #32
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8007f66:	b662      	cpsie	i
}
 8007f68:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	2200      	movs	r2, #0
 8007f6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 8007f72:	2301      	movs	r3, #1
 8007f74:	e0a6      	b.n	80080c4 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8007f76:	68fb      	ldr	r3, [r7, #12]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	695b      	ldr	r3, [r3, #20]
 8007f7c:	f003 0304 	and.w	r3, r3, #4
 8007f80:	2b04      	cmp	r3, #4
 8007f82:	d1d9      	bne.n	8007f38 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	681a      	ldr	r2, [r3, #0]
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007f92:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	681b      	ldr	r3, [r3, #0]
 8007f98:	691a      	ldr	r2, [r3, #16]
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007f9e:	b2d2      	uxtb	r2, r2
 8007fa0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fa6:	1c5a      	adds	r2, r3, #1
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007fb0:	3b01      	subs	r3, #1
 8007fb2:	b29a      	uxth	r2, r3
 8007fb4:	68fb      	ldr	r3, [r7, #12]
 8007fb6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007fbc:	b29b      	uxth	r3, r3
 8007fbe:	3b01      	subs	r3, #1
 8007fc0:	b29a      	uxth	r2, r3
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8007fc6:	b662      	cpsie	i
}
 8007fc8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007fca:	68fb      	ldr	r3, [r7, #12]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	691a      	ldr	r2, [r3, #16]
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fd4:	b2d2      	uxtb	r2, r2
 8007fd6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007fdc:	1c5a      	adds	r2, r3, #1
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007fe6:	3b01      	subs	r3, #1
 8007fe8:	b29a      	uxth	r2, r3
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007ff2:	b29b      	uxth	r3, r3
 8007ff4:	3b01      	subs	r3, #1
 8007ff6:	b29a      	uxth	r2, r3
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8007ffc:	e04e      	b.n	800809c <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007ffe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008000:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8008002:	68f8      	ldr	r0, [r7, #12]
 8008004:	f000 fd40 	bl	8008a88 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008008:	4603      	mov	r3, r0
 800800a:	2b00      	cmp	r3, #0
 800800c:	d001      	beq.n	8008012 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800800e:	2301      	movs	r3, #1
 8008010:	e058      	b.n	80080c4 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	691a      	ldr	r2, [r3, #16]
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800801c:	b2d2      	uxtb	r2, r2
 800801e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008024:	1c5a      	adds	r2, r3, #1
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800802a:	68fb      	ldr	r3, [r7, #12]
 800802c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800802e:	3b01      	subs	r3, #1
 8008030:	b29a      	uxth	r2, r3
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800803a:	b29b      	uxth	r3, r3
 800803c:	3b01      	subs	r3, #1
 800803e:	b29a      	uxth	r2, r3
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	695b      	ldr	r3, [r3, #20]
 800804a:	f003 0304 	and.w	r3, r3, #4
 800804e:	2b04      	cmp	r3, #4
 8008050:	d124      	bne.n	800809c <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008056:	2b03      	cmp	r3, #3
 8008058:	d107      	bne.n	800806a <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	681a      	ldr	r2, [r3, #0]
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8008068:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	691a      	ldr	r2, [r3, #16]
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008074:	b2d2      	uxtb	r2, r2
 8008076:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800807c:	1c5a      	adds	r2, r3, #1
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8008086:	3b01      	subs	r3, #1
 8008088:	b29a      	uxth	r2, r3
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8008092:	b29b      	uxth	r3, r3
 8008094:	3b01      	subs	r3, #1
 8008096:	b29a      	uxth	r2, r3
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	f47f ae88 	bne.w	8007db6 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	2220      	movs	r2, #32
 80080aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	2200      	movs	r2, #0
 80080b2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	2200      	movs	r2, #0
 80080ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80080be:	2300      	movs	r3, #0
 80080c0:	e000      	b.n	80080c4 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 80080c2:	2302      	movs	r3, #2
  }
}
 80080c4:	4618      	mov	r0, r3
 80080c6:	3728      	adds	r7, #40	@ 0x28
 80080c8:	46bd      	mov	sp, r7
 80080ca:	bd80      	pop	{r7, pc}
 80080cc:	00010004 	.word	0x00010004
 80080d0:	20000030 	.word	0x20000030
 80080d4:	14f8b589 	.word	0x14f8b589

080080d8 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b08a      	sub	sp, #40	@ 0x28
 80080dc:	af02      	add	r7, sp, #8
 80080de:	60f8      	str	r0, [r7, #12]
 80080e0:	607a      	str	r2, [r7, #4]
 80080e2:	603b      	str	r3, [r7, #0]
 80080e4:	460b      	mov	r3, r1
 80080e6:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80080e8:	f7fe f8cc 	bl	8006284 <HAL_GetTick>
 80080ec:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 80080ee:	2300      	movs	r3, #0
 80080f0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80080f8:	b2db      	uxtb	r3, r3
 80080fa:	2b20      	cmp	r3, #32
 80080fc:	f040 8111 	bne.w	8008322 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008100:	69fb      	ldr	r3, [r7, #28]
 8008102:	9300      	str	r3, [sp, #0]
 8008104:	2319      	movs	r3, #25
 8008106:	2201      	movs	r2, #1
 8008108:	4988      	ldr	r1, [pc, #544]	@ (800832c <HAL_I2C_IsDeviceReady+0x254>)
 800810a:	68f8      	ldr	r0, [r7, #12]
 800810c:	f000 fb12 	bl	8008734 <I2C_WaitOnFlagUntilTimeout>
 8008110:	4603      	mov	r3, r0
 8008112:	2b00      	cmp	r3, #0
 8008114:	d001      	beq.n	800811a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8008116:	2302      	movs	r3, #2
 8008118:	e104      	b.n	8008324 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008120:	2b01      	cmp	r3, #1
 8008122:	d101      	bne.n	8008128 <HAL_I2C_IsDeviceReady+0x50>
 8008124:	2302      	movs	r3, #2
 8008126:	e0fd      	b.n	8008324 <HAL_I2C_IsDeviceReady+0x24c>
 8008128:	68fb      	ldr	r3, [r7, #12]
 800812a:	2201      	movs	r2, #1
 800812c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008130:	68fb      	ldr	r3, [r7, #12]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	681b      	ldr	r3, [r3, #0]
 8008136:	f003 0301 	and.w	r3, r3, #1
 800813a:	2b01      	cmp	r3, #1
 800813c:	d007      	beq.n	800814e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	681a      	ldr	r2, [r3, #0]
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	f042 0201 	orr.w	r2, r2, #1
 800814c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	681a      	ldr	r2, [r3, #0]
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800815c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	2224      	movs	r2, #36	@ 0x24
 8008162:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	2200      	movs	r2, #0
 800816a:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	4a70      	ldr	r2, [pc, #448]	@ (8008330 <HAL_I2C_IsDeviceReady+0x258>)
 8008170:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	681a      	ldr	r2, [r3, #0]
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008180:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8008182:	69fb      	ldr	r3, [r7, #28]
 8008184:	9300      	str	r3, [sp, #0]
 8008186:	683b      	ldr	r3, [r7, #0]
 8008188:	2200      	movs	r2, #0
 800818a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800818e:	68f8      	ldr	r0, [r7, #12]
 8008190:	f000 fad0 	bl	8008734 <I2C_WaitOnFlagUntilTimeout>
 8008194:	4603      	mov	r3, r0
 8008196:	2b00      	cmp	r3, #0
 8008198:	d00d      	beq.n	80081b6 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	681b      	ldr	r3, [r3, #0]
 80081a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80081a4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80081a8:	d103      	bne.n	80081b2 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80081b0:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 80081b2:	2303      	movs	r3, #3
 80081b4:	e0b6      	b.n	8008324 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80081b6:	897b      	ldrh	r3, [r7, #10]
 80081b8:	b2db      	uxtb	r3, r3
 80081ba:	461a      	mov	r2, r3
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80081c4:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80081c6:	f7fe f85d 	bl	8006284 <HAL_GetTick>
 80081ca:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	695b      	ldr	r3, [r3, #20]
 80081d2:	f003 0302 	and.w	r3, r3, #2
 80081d6:	2b02      	cmp	r3, #2
 80081d8:	bf0c      	ite	eq
 80081da:	2301      	moveq	r3, #1
 80081dc:	2300      	movne	r3, #0
 80081de:	b2db      	uxtb	r3, r3
 80081e0:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	695b      	ldr	r3, [r3, #20]
 80081e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80081ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80081f0:	bf0c      	ite	eq
 80081f2:	2301      	moveq	r3, #1
 80081f4:	2300      	movne	r3, #0
 80081f6:	b2db      	uxtb	r3, r3
 80081f8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80081fa:	e025      	b.n	8008248 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80081fc:	f7fe f842 	bl	8006284 <HAL_GetTick>
 8008200:	4602      	mov	r2, r0
 8008202:	69fb      	ldr	r3, [r7, #28]
 8008204:	1ad3      	subs	r3, r2, r3
 8008206:	683a      	ldr	r2, [r7, #0]
 8008208:	429a      	cmp	r2, r3
 800820a:	d302      	bcc.n	8008212 <HAL_I2C_IsDeviceReady+0x13a>
 800820c:	683b      	ldr	r3, [r7, #0]
 800820e:	2b00      	cmp	r3, #0
 8008210:	d103      	bne.n	800821a <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	22a0      	movs	r2, #160	@ 0xa0
 8008216:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	681b      	ldr	r3, [r3, #0]
 800821e:	695b      	ldr	r3, [r3, #20]
 8008220:	f003 0302 	and.w	r3, r3, #2
 8008224:	2b02      	cmp	r3, #2
 8008226:	bf0c      	ite	eq
 8008228:	2301      	moveq	r3, #1
 800822a:	2300      	movne	r3, #0
 800822c:	b2db      	uxtb	r3, r3
 800822e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	695b      	ldr	r3, [r3, #20]
 8008236:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800823a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800823e:	bf0c      	ite	eq
 8008240:	2301      	moveq	r3, #1
 8008242:	2300      	movne	r3, #0
 8008244:	b2db      	uxtb	r3, r3
 8008246:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8008248:	68fb      	ldr	r3, [r7, #12]
 800824a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800824e:	b2db      	uxtb	r3, r3
 8008250:	2ba0      	cmp	r3, #160	@ 0xa0
 8008252:	d005      	beq.n	8008260 <HAL_I2C_IsDeviceReady+0x188>
 8008254:	7dfb      	ldrb	r3, [r7, #23]
 8008256:	2b00      	cmp	r3, #0
 8008258:	d102      	bne.n	8008260 <HAL_I2C_IsDeviceReady+0x188>
 800825a:	7dbb      	ldrb	r3, [r7, #22]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d0cd      	beq.n	80081fc <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8008260:	68fb      	ldr	r3, [r7, #12]
 8008262:	2220      	movs	r2, #32
 8008264:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	695b      	ldr	r3, [r3, #20]
 800826e:	f003 0302 	and.w	r3, r3, #2
 8008272:	2b02      	cmp	r3, #2
 8008274:	d129      	bne.n	80082ca <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	681a      	ldr	r2, [r3, #0]
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008284:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008286:	2300      	movs	r3, #0
 8008288:	613b      	str	r3, [r7, #16]
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	695b      	ldr	r3, [r3, #20]
 8008290:	613b      	str	r3, [r7, #16]
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	699b      	ldr	r3, [r3, #24]
 8008298:	613b      	str	r3, [r7, #16]
 800829a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800829c:	69fb      	ldr	r3, [r7, #28]
 800829e:	9300      	str	r3, [sp, #0]
 80082a0:	2319      	movs	r3, #25
 80082a2:	2201      	movs	r2, #1
 80082a4:	4921      	ldr	r1, [pc, #132]	@ (800832c <HAL_I2C_IsDeviceReady+0x254>)
 80082a6:	68f8      	ldr	r0, [r7, #12]
 80082a8:	f000 fa44 	bl	8008734 <I2C_WaitOnFlagUntilTimeout>
 80082ac:	4603      	mov	r3, r0
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d001      	beq.n	80082b6 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 80082b2:	2301      	movs	r3, #1
 80082b4:	e036      	b.n	8008324 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80082b6:	68fb      	ldr	r3, [r7, #12]
 80082b8:	2220      	movs	r2, #32
 80082ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	2200      	movs	r2, #0
 80082c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 80082c6:	2300      	movs	r3, #0
 80082c8:	e02c      	b.n	8008324 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	681a      	ldr	r2, [r3, #0]
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80082d8:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80082da:	68fb      	ldr	r3, [r7, #12]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80082e2:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80082e4:	69fb      	ldr	r3, [r7, #28]
 80082e6:	9300      	str	r3, [sp, #0]
 80082e8:	2319      	movs	r3, #25
 80082ea:	2201      	movs	r2, #1
 80082ec:	490f      	ldr	r1, [pc, #60]	@ (800832c <HAL_I2C_IsDeviceReady+0x254>)
 80082ee:	68f8      	ldr	r0, [r7, #12]
 80082f0:	f000 fa20 	bl	8008734 <I2C_WaitOnFlagUntilTimeout>
 80082f4:	4603      	mov	r3, r0
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d001      	beq.n	80082fe <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80082fa:	2301      	movs	r3, #1
 80082fc:	e012      	b.n	8008324 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80082fe:	69bb      	ldr	r3, [r7, #24]
 8008300:	3301      	adds	r3, #1
 8008302:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8008304:	69ba      	ldr	r2, [r7, #24]
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	429a      	cmp	r2, r3
 800830a:	f4ff af32 	bcc.w	8008172 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	2220      	movs	r2, #32
 8008312:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	2200      	movs	r2, #0
 800831a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800831e:	2301      	movs	r3, #1
 8008320:	e000      	b.n	8008324 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8008322:	2302      	movs	r3, #2
  }
}
 8008324:	4618      	mov	r0, r3
 8008326:	3720      	adds	r7, #32
 8008328:	46bd      	mov	sp, r7
 800832a:	bd80      	pop	{r7, pc}
 800832c:	00100002 	.word	0x00100002
 8008330:	ffff0000 	.word	0xffff0000

08008334 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8008334:	b580      	push	{r7, lr}
 8008336:	b088      	sub	sp, #32
 8008338:	af02      	add	r7, sp, #8
 800833a:	60f8      	str	r0, [r7, #12]
 800833c:	607a      	str	r2, [r7, #4]
 800833e:	603b      	str	r3, [r7, #0]
 8008340:	460b      	mov	r3, r1
 8008342:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008348:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800834a:	697b      	ldr	r3, [r7, #20]
 800834c:	2b08      	cmp	r3, #8
 800834e:	d006      	beq.n	800835e <I2C_MasterRequestWrite+0x2a>
 8008350:	697b      	ldr	r3, [r7, #20]
 8008352:	2b01      	cmp	r3, #1
 8008354:	d003      	beq.n	800835e <I2C_MasterRequestWrite+0x2a>
 8008356:	697b      	ldr	r3, [r7, #20]
 8008358:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800835c:	d108      	bne.n	8008370 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	681a      	ldr	r2, [r3, #0]
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800836c:	601a      	str	r2, [r3, #0]
 800836e:	e00b      	b.n	8008388 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008374:	2b12      	cmp	r3, #18
 8008376:	d107      	bne.n	8008388 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	681a      	ldr	r2, [r3, #0]
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008386:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008388:	683b      	ldr	r3, [r7, #0]
 800838a:	9300      	str	r3, [sp, #0]
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2200      	movs	r2, #0
 8008390:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8008394:	68f8      	ldr	r0, [r7, #12]
 8008396:	f000 f9cd 	bl	8008734 <I2C_WaitOnFlagUntilTimeout>
 800839a:	4603      	mov	r3, r0
 800839c:	2b00      	cmp	r3, #0
 800839e:	d00d      	beq.n	80083bc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083aa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80083ae:	d103      	bne.n	80083b8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80083b6:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80083b8:	2303      	movs	r3, #3
 80083ba:	e035      	b.n	8008428 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	691b      	ldr	r3, [r3, #16]
 80083c0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80083c4:	d108      	bne.n	80083d8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80083c6:	897b      	ldrh	r3, [r7, #10]
 80083c8:	b2db      	uxtb	r3, r3
 80083ca:	461a      	mov	r2, r3
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80083d4:	611a      	str	r2, [r3, #16]
 80083d6:	e01b      	b.n	8008410 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80083d8:	897b      	ldrh	r3, [r7, #10]
 80083da:	11db      	asrs	r3, r3, #7
 80083dc:	b2db      	uxtb	r3, r3
 80083de:	f003 0306 	and.w	r3, r3, #6
 80083e2:	b2db      	uxtb	r3, r3
 80083e4:	f063 030f 	orn	r3, r3, #15
 80083e8:	b2da      	uxtb	r2, r3
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80083f0:	683b      	ldr	r3, [r7, #0]
 80083f2:	687a      	ldr	r2, [r7, #4]
 80083f4:	490e      	ldr	r1, [pc, #56]	@ (8008430 <I2C_MasterRequestWrite+0xfc>)
 80083f6:	68f8      	ldr	r0, [r7, #12]
 80083f8:	f000 fa16 	bl	8008828 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80083fc:	4603      	mov	r3, r0
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d001      	beq.n	8008406 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8008402:	2301      	movs	r3, #1
 8008404:	e010      	b.n	8008428 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8008406:	897b      	ldrh	r3, [r7, #10]
 8008408:	b2da      	uxtb	r2, r3
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	681b      	ldr	r3, [r3, #0]
 800840e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008410:	683b      	ldr	r3, [r7, #0]
 8008412:	687a      	ldr	r2, [r7, #4]
 8008414:	4907      	ldr	r1, [pc, #28]	@ (8008434 <I2C_MasterRequestWrite+0x100>)
 8008416:	68f8      	ldr	r0, [r7, #12]
 8008418:	f000 fa06 	bl	8008828 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800841c:	4603      	mov	r3, r0
 800841e:	2b00      	cmp	r3, #0
 8008420:	d001      	beq.n	8008426 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8008422:	2301      	movs	r3, #1
 8008424:	e000      	b.n	8008428 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8008426:	2300      	movs	r3, #0
}
 8008428:	4618      	mov	r0, r3
 800842a:	3718      	adds	r7, #24
 800842c:	46bd      	mov	sp, r7
 800842e:	bd80      	pop	{r7, pc}
 8008430:	00010008 	.word	0x00010008
 8008434:	00010002 	.word	0x00010002

08008438 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008438:	b580      	push	{r7, lr}
 800843a:	b088      	sub	sp, #32
 800843c:	af02      	add	r7, sp, #8
 800843e:	60f8      	str	r0, [r7, #12]
 8008440:	4608      	mov	r0, r1
 8008442:	4611      	mov	r1, r2
 8008444:	461a      	mov	r2, r3
 8008446:	4603      	mov	r3, r0
 8008448:	817b      	strh	r3, [r7, #10]
 800844a:	460b      	mov	r3, r1
 800844c:	813b      	strh	r3, [r7, #8]
 800844e:	4613      	mov	r3, r2
 8008450:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	681a      	ldr	r2, [r3, #0]
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008460:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008464:	9300      	str	r3, [sp, #0]
 8008466:	6a3b      	ldr	r3, [r7, #32]
 8008468:	2200      	movs	r2, #0
 800846a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800846e:	68f8      	ldr	r0, [r7, #12]
 8008470:	f000 f960 	bl	8008734 <I2C_WaitOnFlagUntilTimeout>
 8008474:	4603      	mov	r3, r0
 8008476:	2b00      	cmp	r3, #0
 8008478:	d00d      	beq.n	8008496 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008484:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008488:	d103      	bne.n	8008492 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008490:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8008492:	2303      	movs	r3, #3
 8008494:	e05f      	b.n	8008556 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008496:	897b      	ldrh	r3, [r7, #10]
 8008498:	b2db      	uxtb	r3, r3
 800849a:	461a      	mov	r2, r3
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80084a4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80084a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084a8:	6a3a      	ldr	r2, [r7, #32]
 80084aa:	492d      	ldr	r1, [pc, #180]	@ (8008560 <I2C_RequestMemoryWrite+0x128>)
 80084ac:	68f8      	ldr	r0, [r7, #12]
 80084ae:	f000 f9bb 	bl	8008828 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80084b2:	4603      	mov	r3, r0
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d001      	beq.n	80084bc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80084b8:	2301      	movs	r3, #1
 80084ba:	e04c      	b.n	8008556 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80084bc:	2300      	movs	r3, #0
 80084be:	617b      	str	r3, [r7, #20]
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	695b      	ldr	r3, [r3, #20]
 80084c6:	617b      	str	r3, [r7, #20]
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	699b      	ldr	r3, [r3, #24]
 80084ce:	617b      	str	r3, [r7, #20]
 80084d0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80084d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80084d4:	6a39      	ldr	r1, [r7, #32]
 80084d6:	68f8      	ldr	r0, [r7, #12]
 80084d8:	f000 fa46 	bl	8008968 <I2C_WaitOnTXEFlagUntilTimeout>
 80084dc:	4603      	mov	r3, r0
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d00d      	beq.n	80084fe <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80084e6:	2b04      	cmp	r3, #4
 80084e8:	d107      	bne.n	80084fa <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	681a      	ldr	r2, [r3, #0]
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80084f8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80084fa:	2301      	movs	r3, #1
 80084fc:	e02b      	b.n	8008556 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80084fe:	88fb      	ldrh	r3, [r7, #6]
 8008500:	2b01      	cmp	r3, #1
 8008502:	d105      	bne.n	8008510 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008504:	893b      	ldrh	r3, [r7, #8]
 8008506:	b2da      	uxtb	r2, r3
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	611a      	str	r2, [r3, #16]
 800850e:	e021      	b.n	8008554 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8008510:	893b      	ldrh	r3, [r7, #8]
 8008512:	0a1b      	lsrs	r3, r3, #8
 8008514:	b29b      	uxth	r3, r3
 8008516:	b2da      	uxtb	r2, r3
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800851e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008520:	6a39      	ldr	r1, [r7, #32]
 8008522:	68f8      	ldr	r0, [r7, #12]
 8008524:	f000 fa20 	bl	8008968 <I2C_WaitOnTXEFlagUntilTimeout>
 8008528:	4603      	mov	r3, r0
 800852a:	2b00      	cmp	r3, #0
 800852c:	d00d      	beq.n	800854a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008532:	2b04      	cmp	r3, #4
 8008534:	d107      	bne.n	8008546 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	681a      	ldr	r2, [r3, #0]
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008544:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008546:	2301      	movs	r3, #1
 8008548:	e005      	b.n	8008556 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800854a:	893b      	ldrh	r3, [r7, #8]
 800854c:	b2da      	uxtb	r2, r3
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8008554:	2300      	movs	r3, #0
}
 8008556:	4618      	mov	r0, r3
 8008558:	3718      	adds	r7, #24
 800855a:	46bd      	mov	sp, r7
 800855c:	bd80      	pop	{r7, pc}
 800855e:	bf00      	nop
 8008560:	00010002 	.word	0x00010002

08008564 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008564:	b580      	push	{r7, lr}
 8008566:	b088      	sub	sp, #32
 8008568:	af02      	add	r7, sp, #8
 800856a:	60f8      	str	r0, [r7, #12]
 800856c:	4608      	mov	r0, r1
 800856e:	4611      	mov	r1, r2
 8008570:	461a      	mov	r2, r3
 8008572:	4603      	mov	r3, r0
 8008574:	817b      	strh	r3, [r7, #10]
 8008576:	460b      	mov	r3, r1
 8008578:	813b      	strh	r3, [r7, #8]
 800857a:	4613      	mov	r3, r2
 800857c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	681a      	ldr	r2, [r3, #0]
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800858c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	681a      	ldr	r2, [r3, #0]
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800859c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800859e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085a0:	9300      	str	r3, [sp, #0]
 80085a2:	6a3b      	ldr	r3, [r7, #32]
 80085a4:	2200      	movs	r2, #0
 80085a6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80085aa:	68f8      	ldr	r0, [r7, #12]
 80085ac:	f000 f8c2 	bl	8008734 <I2C_WaitOnFlagUntilTimeout>
 80085b0:	4603      	mov	r3, r0
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d00d      	beq.n	80085d2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80085b6:	68fb      	ldr	r3, [r7, #12]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80085c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80085c4:	d103      	bne.n	80085ce <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80085c6:	68fb      	ldr	r3, [r7, #12]
 80085c8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80085cc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80085ce:	2303      	movs	r3, #3
 80085d0:	e0aa      	b.n	8008728 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80085d2:	897b      	ldrh	r3, [r7, #10]
 80085d4:	b2db      	uxtb	r3, r3
 80085d6:	461a      	mov	r2, r3
 80085d8:	68fb      	ldr	r3, [r7, #12]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80085e0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80085e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085e4:	6a3a      	ldr	r2, [r7, #32]
 80085e6:	4952      	ldr	r1, [pc, #328]	@ (8008730 <I2C_RequestMemoryRead+0x1cc>)
 80085e8:	68f8      	ldr	r0, [r7, #12]
 80085ea:	f000 f91d 	bl	8008828 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80085ee:	4603      	mov	r3, r0
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d001      	beq.n	80085f8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80085f4:	2301      	movs	r3, #1
 80085f6:	e097      	b.n	8008728 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80085f8:	2300      	movs	r3, #0
 80085fa:	617b      	str	r3, [r7, #20]
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	695b      	ldr	r3, [r3, #20]
 8008602:	617b      	str	r3, [r7, #20]
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	699b      	ldr	r3, [r3, #24]
 800860a:	617b      	str	r3, [r7, #20]
 800860c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800860e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008610:	6a39      	ldr	r1, [r7, #32]
 8008612:	68f8      	ldr	r0, [r7, #12]
 8008614:	f000 f9a8 	bl	8008968 <I2C_WaitOnTXEFlagUntilTimeout>
 8008618:	4603      	mov	r3, r0
 800861a:	2b00      	cmp	r3, #0
 800861c:	d00d      	beq.n	800863a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008622:	2b04      	cmp	r3, #4
 8008624:	d107      	bne.n	8008636 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	681b      	ldr	r3, [r3, #0]
 800862a:	681a      	ldr	r2, [r3, #0]
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008634:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8008636:	2301      	movs	r3, #1
 8008638:	e076      	b.n	8008728 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800863a:	88fb      	ldrh	r3, [r7, #6]
 800863c:	2b01      	cmp	r3, #1
 800863e:	d105      	bne.n	800864c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008640:	893b      	ldrh	r3, [r7, #8]
 8008642:	b2da      	uxtb	r2, r3
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	611a      	str	r2, [r3, #16]
 800864a:	e021      	b.n	8008690 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800864c:	893b      	ldrh	r3, [r7, #8]
 800864e:	0a1b      	lsrs	r3, r3, #8
 8008650:	b29b      	uxth	r3, r3
 8008652:	b2da      	uxtb	r2, r3
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800865a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800865c:	6a39      	ldr	r1, [r7, #32]
 800865e:	68f8      	ldr	r0, [r7, #12]
 8008660:	f000 f982 	bl	8008968 <I2C_WaitOnTXEFlagUntilTimeout>
 8008664:	4603      	mov	r3, r0
 8008666:	2b00      	cmp	r3, #0
 8008668:	d00d      	beq.n	8008686 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800866a:	68fb      	ldr	r3, [r7, #12]
 800866c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800866e:	2b04      	cmp	r3, #4
 8008670:	d107      	bne.n	8008682 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	681a      	ldr	r2, [r3, #0]
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008680:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008682:	2301      	movs	r3, #1
 8008684:	e050      	b.n	8008728 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8008686:	893b      	ldrh	r3, [r7, #8]
 8008688:	b2da      	uxtb	r2, r3
 800868a:	68fb      	ldr	r3, [r7, #12]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008690:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008692:	6a39      	ldr	r1, [r7, #32]
 8008694:	68f8      	ldr	r0, [r7, #12]
 8008696:	f000 f967 	bl	8008968 <I2C_WaitOnTXEFlagUntilTimeout>
 800869a:	4603      	mov	r3, r0
 800869c:	2b00      	cmp	r3, #0
 800869e:	d00d      	beq.n	80086bc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80086a0:	68fb      	ldr	r3, [r7, #12]
 80086a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086a4:	2b04      	cmp	r3, #4
 80086a6:	d107      	bne.n	80086b8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	681a      	ldr	r2, [r3, #0]
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80086b6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80086b8:	2301      	movs	r3, #1
 80086ba:	e035      	b.n	8008728 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	681a      	ldr	r2, [r3, #0]
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80086ca:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80086cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086ce:	9300      	str	r3, [sp, #0]
 80086d0:	6a3b      	ldr	r3, [r7, #32]
 80086d2:	2200      	movs	r2, #0
 80086d4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80086d8:	68f8      	ldr	r0, [r7, #12]
 80086da:	f000 f82b 	bl	8008734 <I2C_WaitOnFlagUntilTimeout>
 80086de:	4603      	mov	r3, r0
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d00d      	beq.n	8008700 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80086ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80086f2:	d103      	bne.n	80086fc <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80086fa:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80086fc:	2303      	movs	r3, #3
 80086fe:	e013      	b.n	8008728 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8008700:	897b      	ldrh	r3, [r7, #10]
 8008702:	b2db      	uxtb	r3, r3
 8008704:	f043 0301 	orr.w	r3, r3, #1
 8008708:	b2da      	uxtb	r2, r3
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008710:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008712:	6a3a      	ldr	r2, [r7, #32]
 8008714:	4906      	ldr	r1, [pc, #24]	@ (8008730 <I2C_RequestMemoryRead+0x1cc>)
 8008716:	68f8      	ldr	r0, [r7, #12]
 8008718:	f000 f886 	bl	8008828 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800871c:	4603      	mov	r3, r0
 800871e:	2b00      	cmp	r3, #0
 8008720:	d001      	beq.n	8008726 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8008722:	2301      	movs	r3, #1
 8008724:	e000      	b.n	8008728 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8008726:	2300      	movs	r3, #0
}
 8008728:	4618      	mov	r0, r3
 800872a:	3718      	adds	r7, #24
 800872c:	46bd      	mov	sp, r7
 800872e:	bd80      	pop	{r7, pc}
 8008730:	00010002 	.word	0x00010002

08008734 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8008734:	b580      	push	{r7, lr}
 8008736:	b084      	sub	sp, #16
 8008738:	af00      	add	r7, sp, #0
 800873a:	60f8      	str	r0, [r7, #12]
 800873c:	60b9      	str	r1, [r7, #8]
 800873e:	603b      	str	r3, [r7, #0]
 8008740:	4613      	mov	r3, r2
 8008742:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008744:	e048      	b.n	80087d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008746:	683b      	ldr	r3, [r7, #0]
 8008748:	f1b3 3fff 	cmp.w	r3, #4294967295
 800874c:	d044      	beq.n	80087d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800874e:	f7fd fd99 	bl	8006284 <HAL_GetTick>
 8008752:	4602      	mov	r2, r0
 8008754:	69bb      	ldr	r3, [r7, #24]
 8008756:	1ad3      	subs	r3, r2, r3
 8008758:	683a      	ldr	r2, [r7, #0]
 800875a:	429a      	cmp	r2, r3
 800875c:	d302      	bcc.n	8008764 <I2C_WaitOnFlagUntilTimeout+0x30>
 800875e:	683b      	ldr	r3, [r7, #0]
 8008760:	2b00      	cmp	r3, #0
 8008762:	d139      	bne.n	80087d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8008764:	68bb      	ldr	r3, [r7, #8]
 8008766:	0c1b      	lsrs	r3, r3, #16
 8008768:	b2db      	uxtb	r3, r3
 800876a:	2b01      	cmp	r3, #1
 800876c:	d10d      	bne.n	800878a <I2C_WaitOnFlagUntilTimeout+0x56>
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	681b      	ldr	r3, [r3, #0]
 8008772:	695b      	ldr	r3, [r3, #20]
 8008774:	43da      	mvns	r2, r3
 8008776:	68bb      	ldr	r3, [r7, #8]
 8008778:	4013      	ands	r3, r2
 800877a:	b29b      	uxth	r3, r3
 800877c:	2b00      	cmp	r3, #0
 800877e:	bf0c      	ite	eq
 8008780:	2301      	moveq	r3, #1
 8008782:	2300      	movne	r3, #0
 8008784:	b2db      	uxtb	r3, r3
 8008786:	461a      	mov	r2, r3
 8008788:	e00c      	b.n	80087a4 <I2C_WaitOnFlagUntilTimeout+0x70>
 800878a:	68fb      	ldr	r3, [r7, #12]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	699b      	ldr	r3, [r3, #24]
 8008790:	43da      	mvns	r2, r3
 8008792:	68bb      	ldr	r3, [r7, #8]
 8008794:	4013      	ands	r3, r2
 8008796:	b29b      	uxth	r3, r3
 8008798:	2b00      	cmp	r3, #0
 800879a:	bf0c      	ite	eq
 800879c:	2301      	moveq	r3, #1
 800879e:	2300      	movne	r3, #0
 80087a0:	b2db      	uxtb	r3, r3
 80087a2:	461a      	mov	r2, r3
 80087a4:	79fb      	ldrb	r3, [r7, #7]
 80087a6:	429a      	cmp	r2, r3
 80087a8:	d116      	bne.n	80087d8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	2200      	movs	r2, #0
 80087ae:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	2220      	movs	r2, #32
 80087b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	2200      	movs	r2, #0
 80087bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80087c0:	68fb      	ldr	r3, [r7, #12]
 80087c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087c4:	f043 0220 	orr.w	r2, r3, #32
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80087cc:	68fb      	ldr	r3, [r7, #12]
 80087ce:	2200      	movs	r2, #0
 80087d0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80087d4:	2301      	movs	r3, #1
 80087d6:	e023      	b.n	8008820 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80087d8:	68bb      	ldr	r3, [r7, #8]
 80087da:	0c1b      	lsrs	r3, r3, #16
 80087dc:	b2db      	uxtb	r3, r3
 80087de:	2b01      	cmp	r3, #1
 80087e0:	d10d      	bne.n	80087fe <I2C_WaitOnFlagUntilTimeout+0xca>
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	695b      	ldr	r3, [r3, #20]
 80087e8:	43da      	mvns	r2, r3
 80087ea:	68bb      	ldr	r3, [r7, #8]
 80087ec:	4013      	ands	r3, r2
 80087ee:	b29b      	uxth	r3, r3
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	bf0c      	ite	eq
 80087f4:	2301      	moveq	r3, #1
 80087f6:	2300      	movne	r3, #0
 80087f8:	b2db      	uxtb	r3, r3
 80087fa:	461a      	mov	r2, r3
 80087fc:	e00c      	b.n	8008818 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	699b      	ldr	r3, [r3, #24]
 8008804:	43da      	mvns	r2, r3
 8008806:	68bb      	ldr	r3, [r7, #8]
 8008808:	4013      	ands	r3, r2
 800880a:	b29b      	uxth	r3, r3
 800880c:	2b00      	cmp	r3, #0
 800880e:	bf0c      	ite	eq
 8008810:	2301      	moveq	r3, #1
 8008812:	2300      	movne	r3, #0
 8008814:	b2db      	uxtb	r3, r3
 8008816:	461a      	mov	r2, r3
 8008818:	79fb      	ldrb	r3, [r7, #7]
 800881a:	429a      	cmp	r2, r3
 800881c:	d093      	beq.n	8008746 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800881e:	2300      	movs	r3, #0
}
 8008820:	4618      	mov	r0, r3
 8008822:	3710      	adds	r7, #16
 8008824:	46bd      	mov	sp, r7
 8008826:	bd80      	pop	{r7, pc}

08008828 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8008828:	b580      	push	{r7, lr}
 800882a:	b084      	sub	sp, #16
 800882c:	af00      	add	r7, sp, #0
 800882e:	60f8      	str	r0, [r7, #12]
 8008830:	60b9      	str	r1, [r7, #8]
 8008832:	607a      	str	r2, [r7, #4]
 8008834:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008836:	e071      	b.n	800891c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	695b      	ldr	r3, [r3, #20]
 800883e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008842:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008846:	d123      	bne.n	8008890 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008848:	68fb      	ldr	r3, [r7, #12]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	681a      	ldr	r2, [r3, #0]
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8008856:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008858:	68fb      	ldr	r3, [r7, #12]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008860:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	2200      	movs	r2, #0
 8008866:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	2220      	movs	r2, #32
 800886c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	2200      	movs	r2, #0
 8008874:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800887c:	f043 0204 	orr.w	r2, r3, #4
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008884:	68fb      	ldr	r3, [r7, #12]
 8008886:	2200      	movs	r2, #0
 8008888:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800888c:	2301      	movs	r3, #1
 800888e:	e067      	b.n	8008960 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008896:	d041      	beq.n	800891c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008898:	f7fd fcf4 	bl	8006284 <HAL_GetTick>
 800889c:	4602      	mov	r2, r0
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	1ad3      	subs	r3, r2, r3
 80088a2:	687a      	ldr	r2, [r7, #4]
 80088a4:	429a      	cmp	r2, r3
 80088a6:	d302      	bcc.n	80088ae <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d136      	bne.n	800891c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80088ae:	68bb      	ldr	r3, [r7, #8]
 80088b0:	0c1b      	lsrs	r3, r3, #16
 80088b2:	b2db      	uxtb	r3, r3
 80088b4:	2b01      	cmp	r3, #1
 80088b6:	d10c      	bne.n	80088d2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80088b8:	68fb      	ldr	r3, [r7, #12]
 80088ba:	681b      	ldr	r3, [r3, #0]
 80088bc:	695b      	ldr	r3, [r3, #20]
 80088be:	43da      	mvns	r2, r3
 80088c0:	68bb      	ldr	r3, [r7, #8]
 80088c2:	4013      	ands	r3, r2
 80088c4:	b29b      	uxth	r3, r3
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	bf14      	ite	ne
 80088ca:	2301      	movne	r3, #1
 80088cc:	2300      	moveq	r3, #0
 80088ce:	b2db      	uxtb	r3, r3
 80088d0:	e00b      	b.n	80088ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	681b      	ldr	r3, [r3, #0]
 80088d6:	699b      	ldr	r3, [r3, #24]
 80088d8:	43da      	mvns	r2, r3
 80088da:	68bb      	ldr	r3, [r7, #8]
 80088dc:	4013      	ands	r3, r2
 80088de:	b29b      	uxth	r3, r3
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	bf14      	ite	ne
 80088e4:	2301      	movne	r3, #1
 80088e6:	2300      	moveq	r3, #0
 80088e8:	b2db      	uxtb	r3, r3
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d016      	beq.n	800891c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80088ee:	68fb      	ldr	r3, [r7, #12]
 80088f0:	2200      	movs	r2, #0
 80088f2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	2220      	movs	r2, #32
 80088f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	2200      	movs	r2, #0
 8008900:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008908:	f043 0220 	orr.w	r2, r3, #32
 800890c:	68fb      	ldr	r3, [r7, #12]
 800890e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	2200      	movs	r2, #0
 8008914:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008918:	2301      	movs	r3, #1
 800891a:	e021      	b.n	8008960 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800891c:	68bb      	ldr	r3, [r7, #8]
 800891e:	0c1b      	lsrs	r3, r3, #16
 8008920:	b2db      	uxtb	r3, r3
 8008922:	2b01      	cmp	r3, #1
 8008924:	d10c      	bne.n	8008940 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	681b      	ldr	r3, [r3, #0]
 800892a:	695b      	ldr	r3, [r3, #20]
 800892c:	43da      	mvns	r2, r3
 800892e:	68bb      	ldr	r3, [r7, #8]
 8008930:	4013      	ands	r3, r2
 8008932:	b29b      	uxth	r3, r3
 8008934:	2b00      	cmp	r3, #0
 8008936:	bf14      	ite	ne
 8008938:	2301      	movne	r3, #1
 800893a:	2300      	moveq	r3, #0
 800893c:	b2db      	uxtb	r3, r3
 800893e:	e00b      	b.n	8008958 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	699b      	ldr	r3, [r3, #24]
 8008946:	43da      	mvns	r2, r3
 8008948:	68bb      	ldr	r3, [r7, #8]
 800894a:	4013      	ands	r3, r2
 800894c:	b29b      	uxth	r3, r3
 800894e:	2b00      	cmp	r3, #0
 8008950:	bf14      	ite	ne
 8008952:	2301      	movne	r3, #1
 8008954:	2300      	moveq	r3, #0
 8008956:	b2db      	uxtb	r3, r3
 8008958:	2b00      	cmp	r3, #0
 800895a:	f47f af6d 	bne.w	8008838 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800895e:	2300      	movs	r3, #0
}
 8008960:	4618      	mov	r0, r3
 8008962:	3710      	adds	r7, #16
 8008964:	46bd      	mov	sp, r7
 8008966:	bd80      	pop	{r7, pc}

08008968 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008968:	b580      	push	{r7, lr}
 800896a:	b084      	sub	sp, #16
 800896c:	af00      	add	r7, sp, #0
 800896e:	60f8      	str	r0, [r7, #12]
 8008970:	60b9      	str	r1, [r7, #8]
 8008972:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008974:	e034      	b.n	80089e0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008976:	68f8      	ldr	r0, [r7, #12]
 8008978:	f000 f8e3 	bl	8008b42 <I2C_IsAcknowledgeFailed>
 800897c:	4603      	mov	r3, r0
 800897e:	2b00      	cmp	r3, #0
 8008980:	d001      	beq.n	8008986 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008982:	2301      	movs	r3, #1
 8008984:	e034      	b.n	80089f0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008986:	68bb      	ldr	r3, [r7, #8]
 8008988:	f1b3 3fff 	cmp.w	r3, #4294967295
 800898c:	d028      	beq.n	80089e0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800898e:	f7fd fc79 	bl	8006284 <HAL_GetTick>
 8008992:	4602      	mov	r2, r0
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	1ad3      	subs	r3, r2, r3
 8008998:	68ba      	ldr	r2, [r7, #8]
 800899a:	429a      	cmp	r2, r3
 800899c:	d302      	bcc.n	80089a4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800899e:	68bb      	ldr	r3, [r7, #8]
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d11d      	bne.n	80089e0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80089a4:	68fb      	ldr	r3, [r7, #12]
 80089a6:	681b      	ldr	r3, [r3, #0]
 80089a8:	695b      	ldr	r3, [r3, #20]
 80089aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089ae:	2b80      	cmp	r3, #128	@ 0x80
 80089b0:	d016      	beq.n	80089e0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	2200      	movs	r2, #0
 80089b6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	2220      	movs	r2, #32
 80089bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	2200      	movs	r2, #0
 80089c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089cc:	f043 0220 	orr.w	r2, r3, #32
 80089d0:	68fb      	ldr	r3, [r7, #12]
 80089d2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	2200      	movs	r2, #0
 80089d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80089dc:	2301      	movs	r3, #1
 80089de:	e007      	b.n	80089f0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	695b      	ldr	r3, [r3, #20]
 80089e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80089ea:	2b80      	cmp	r3, #128	@ 0x80
 80089ec:	d1c3      	bne.n	8008976 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80089ee:	2300      	movs	r3, #0
}
 80089f0:	4618      	mov	r0, r3
 80089f2:	3710      	adds	r7, #16
 80089f4:	46bd      	mov	sp, r7
 80089f6:	bd80      	pop	{r7, pc}

080089f8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80089f8:	b580      	push	{r7, lr}
 80089fa:	b084      	sub	sp, #16
 80089fc:	af00      	add	r7, sp, #0
 80089fe:	60f8      	str	r0, [r7, #12]
 8008a00:	60b9      	str	r1, [r7, #8]
 8008a02:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008a04:	e034      	b.n	8008a70 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008a06:	68f8      	ldr	r0, [r7, #12]
 8008a08:	f000 f89b 	bl	8008b42 <I2C_IsAcknowledgeFailed>
 8008a0c:	4603      	mov	r3, r0
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d001      	beq.n	8008a16 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8008a12:	2301      	movs	r3, #1
 8008a14:	e034      	b.n	8008a80 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008a16:	68bb      	ldr	r3, [r7, #8]
 8008a18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a1c:	d028      	beq.n	8008a70 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008a1e:	f7fd fc31 	bl	8006284 <HAL_GetTick>
 8008a22:	4602      	mov	r2, r0
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	1ad3      	subs	r3, r2, r3
 8008a28:	68ba      	ldr	r2, [r7, #8]
 8008a2a:	429a      	cmp	r2, r3
 8008a2c:	d302      	bcc.n	8008a34 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8008a2e:	68bb      	ldr	r3, [r7, #8]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d11d      	bne.n	8008a70 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	695b      	ldr	r3, [r3, #20]
 8008a3a:	f003 0304 	and.w	r3, r3, #4
 8008a3e:	2b04      	cmp	r3, #4
 8008a40:	d016      	beq.n	8008a70 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	2200      	movs	r2, #0
 8008a46:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	2220      	movs	r2, #32
 8008a4c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	2200      	movs	r2, #0
 8008a54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a5c:	f043 0220 	orr.w	r2, r3, #32
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008a64:	68fb      	ldr	r3, [r7, #12]
 8008a66:	2200      	movs	r2, #0
 8008a68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008a6c:	2301      	movs	r3, #1
 8008a6e:	e007      	b.n	8008a80 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	695b      	ldr	r3, [r3, #20]
 8008a76:	f003 0304 	and.w	r3, r3, #4
 8008a7a:	2b04      	cmp	r3, #4
 8008a7c:	d1c3      	bne.n	8008a06 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8008a7e:	2300      	movs	r3, #0
}
 8008a80:	4618      	mov	r0, r3
 8008a82:	3710      	adds	r7, #16
 8008a84:	46bd      	mov	sp, r7
 8008a86:	bd80      	pop	{r7, pc}

08008a88 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008a88:	b580      	push	{r7, lr}
 8008a8a:	b084      	sub	sp, #16
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	60f8      	str	r0, [r7, #12]
 8008a90:	60b9      	str	r1, [r7, #8]
 8008a92:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008a94:	e049      	b.n	8008b2a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	681b      	ldr	r3, [r3, #0]
 8008a9a:	695b      	ldr	r3, [r3, #20]
 8008a9c:	f003 0310 	and.w	r3, r3, #16
 8008aa0:	2b10      	cmp	r3, #16
 8008aa2:	d119      	bne.n	8008ad8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	f06f 0210 	mvn.w	r2, #16
 8008aac:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	2200      	movs	r2, #0
 8008ab2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008ab4:	68fb      	ldr	r3, [r7, #12]
 8008ab6:	2220      	movs	r2, #32
 8008ab8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	2200      	movs	r2, #0
 8008ac0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008ac4:	68fb      	ldr	r3, [r7, #12]
 8008ac6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	2200      	movs	r2, #0
 8008ad0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8008ad4:	2301      	movs	r3, #1
 8008ad6:	e030      	b.n	8008b3a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ad8:	f7fd fbd4 	bl	8006284 <HAL_GetTick>
 8008adc:	4602      	mov	r2, r0
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	1ad3      	subs	r3, r2, r3
 8008ae2:	68ba      	ldr	r2, [r7, #8]
 8008ae4:	429a      	cmp	r2, r3
 8008ae6:	d302      	bcc.n	8008aee <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8008ae8:	68bb      	ldr	r3, [r7, #8]
 8008aea:	2b00      	cmp	r3, #0
 8008aec:	d11d      	bne.n	8008b2a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	695b      	ldr	r3, [r3, #20]
 8008af4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008af8:	2b40      	cmp	r3, #64	@ 0x40
 8008afa:	d016      	beq.n	8008b2a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	2200      	movs	r2, #0
 8008b00:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	2220      	movs	r2, #32
 8008b06:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	2200      	movs	r2, #0
 8008b0e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b16:	f043 0220 	orr.w	r2, r3, #32
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	2200      	movs	r2, #0
 8008b22:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8008b26:	2301      	movs	r3, #1
 8008b28:	e007      	b.n	8008b3a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	695b      	ldr	r3, [r3, #20]
 8008b30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008b34:	2b40      	cmp	r3, #64	@ 0x40
 8008b36:	d1ae      	bne.n	8008a96 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008b38:	2300      	movs	r3, #0
}
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	3710      	adds	r7, #16
 8008b3e:	46bd      	mov	sp, r7
 8008b40:	bd80      	pop	{r7, pc}

08008b42 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008b42:	b480      	push	{r7}
 8008b44:	b083      	sub	sp, #12
 8008b46:	af00      	add	r7, sp, #0
 8008b48:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	681b      	ldr	r3, [r3, #0]
 8008b4e:	695b      	ldr	r3, [r3, #20]
 8008b50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008b54:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008b58:	d11b      	bne.n	8008b92 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8008b62:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	2200      	movs	r2, #0
 8008b68:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	2220      	movs	r2, #32
 8008b6e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	2200      	movs	r2, #0
 8008b76:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b7e:	f043 0204 	orr.w	r2, r3, #4
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	2200      	movs	r2, #0
 8008b8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8008b8e:	2301      	movs	r3, #1
 8008b90:	e000      	b.n	8008b94 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8008b92:	2300      	movs	r3, #0
}
 8008b94:	4618      	mov	r0, r3
 8008b96:	370c      	adds	r7, #12
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	bc80      	pop	{r7}
 8008b9c:	4770      	bx	lr
	...

08008ba0 <HAL_PWR_EnableBkUpAccess>:
  * @note   If the HSE divided by 128 is used as the RTC clock, the
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8008ba0:	b480      	push	{r7}
 8008ba2:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 8008ba4:	4b03      	ldr	r3, [pc, #12]	@ (8008bb4 <HAL_PWR_EnableBkUpAccess+0x14>)
 8008ba6:	2201      	movs	r2, #1
 8008ba8:	601a      	str	r2, [r3, #0]
}
 8008baa:	bf00      	nop
 8008bac:	46bd      	mov	sp, r7
 8008bae:	bc80      	pop	{r7}
 8008bb0:	4770      	bx	lr
 8008bb2:	bf00      	nop
 8008bb4:	420e0020 	.word	0x420e0020

08008bb8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008bb8:	b580      	push	{r7, lr}
 8008bba:	b086      	sub	sp, #24
 8008bbc:	af00      	add	r7, sp, #0
 8008bbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d101      	bne.n	8008bca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008bc6:	2301      	movs	r3, #1
 8008bc8:	e272      	b.n	80090b0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	f003 0301 	and.w	r3, r3, #1
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	f000 8087 	beq.w	8008ce6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8008bd8:	4b92      	ldr	r3, [pc, #584]	@ (8008e24 <HAL_RCC_OscConfig+0x26c>)
 8008bda:	685b      	ldr	r3, [r3, #4]
 8008bdc:	f003 030c 	and.w	r3, r3, #12
 8008be0:	2b04      	cmp	r3, #4
 8008be2:	d00c      	beq.n	8008bfe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8008be4:	4b8f      	ldr	r3, [pc, #572]	@ (8008e24 <HAL_RCC_OscConfig+0x26c>)
 8008be6:	685b      	ldr	r3, [r3, #4]
 8008be8:	f003 030c 	and.w	r3, r3, #12
 8008bec:	2b08      	cmp	r3, #8
 8008bee:	d112      	bne.n	8008c16 <HAL_RCC_OscConfig+0x5e>
 8008bf0:	4b8c      	ldr	r3, [pc, #560]	@ (8008e24 <HAL_RCC_OscConfig+0x26c>)
 8008bf2:	685b      	ldr	r3, [r3, #4]
 8008bf4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008bf8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008bfc:	d10b      	bne.n	8008c16 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008bfe:	4b89      	ldr	r3, [pc, #548]	@ (8008e24 <HAL_RCC_OscConfig+0x26c>)
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d06c      	beq.n	8008ce4 <HAL_RCC_OscConfig+0x12c>
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	685b      	ldr	r3, [r3, #4]
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d168      	bne.n	8008ce4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8008c12:	2301      	movs	r3, #1
 8008c14:	e24c      	b.n	80090b0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	685b      	ldr	r3, [r3, #4]
 8008c1a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008c1e:	d106      	bne.n	8008c2e <HAL_RCC_OscConfig+0x76>
 8008c20:	4b80      	ldr	r3, [pc, #512]	@ (8008e24 <HAL_RCC_OscConfig+0x26c>)
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	4a7f      	ldr	r2, [pc, #508]	@ (8008e24 <HAL_RCC_OscConfig+0x26c>)
 8008c26:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008c2a:	6013      	str	r3, [r2, #0]
 8008c2c:	e02e      	b.n	8008c8c <HAL_RCC_OscConfig+0xd4>
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	685b      	ldr	r3, [r3, #4]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d10c      	bne.n	8008c50 <HAL_RCC_OscConfig+0x98>
 8008c36:	4b7b      	ldr	r3, [pc, #492]	@ (8008e24 <HAL_RCC_OscConfig+0x26c>)
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	4a7a      	ldr	r2, [pc, #488]	@ (8008e24 <HAL_RCC_OscConfig+0x26c>)
 8008c3c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008c40:	6013      	str	r3, [r2, #0]
 8008c42:	4b78      	ldr	r3, [pc, #480]	@ (8008e24 <HAL_RCC_OscConfig+0x26c>)
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	4a77      	ldr	r2, [pc, #476]	@ (8008e24 <HAL_RCC_OscConfig+0x26c>)
 8008c48:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008c4c:	6013      	str	r3, [r2, #0]
 8008c4e:	e01d      	b.n	8008c8c <HAL_RCC_OscConfig+0xd4>
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	685b      	ldr	r3, [r3, #4]
 8008c54:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8008c58:	d10c      	bne.n	8008c74 <HAL_RCC_OscConfig+0xbc>
 8008c5a:	4b72      	ldr	r3, [pc, #456]	@ (8008e24 <HAL_RCC_OscConfig+0x26c>)
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	4a71      	ldr	r2, [pc, #452]	@ (8008e24 <HAL_RCC_OscConfig+0x26c>)
 8008c60:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008c64:	6013      	str	r3, [r2, #0]
 8008c66:	4b6f      	ldr	r3, [pc, #444]	@ (8008e24 <HAL_RCC_OscConfig+0x26c>)
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	4a6e      	ldr	r2, [pc, #440]	@ (8008e24 <HAL_RCC_OscConfig+0x26c>)
 8008c6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008c70:	6013      	str	r3, [r2, #0]
 8008c72:	e00b      	b.n	8008c8c <HAL_RCC_OscConfig+0xd4>
 8008c74:	4b6b      	ldr	r3, [pc, #428]	@ (8008e24 <HAL_RCC_OscConfig+0x26c>)
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	4a6a      	ldr	r2, [pc, #424]	@ (8008e24 <HAL_RCC_OscConfig+0x26c>)
 8008c7a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008c7e:	6013      	str	r3, [r2, #0]
 8008c80:	4b68      	ldr	r3, [pc, #416]	@ (8008e24 <HAL_RCC_OscConfig+0x26c>)
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	4a67      	ldr	r2, [pc, #412]	@ (8008e24 <HAL_RCC_OscConfig+0x26c>)
 8008c86:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008c8a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	685b      	ldr	r3, [r3, #4]
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d013      	beq.n	8008cbc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008c94:	f7fd faf6 	bl	8006284 <HAL_GetTick>
 8008c98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008c9a:	e008      	b.n	8008cae <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008c9c:	f7fd faf2 	bl	8006284 <HAL_GetTick>
 8008ca0:	4602      	mov	r2, r0
 8008ca2:	693b      	ldr	r3, [r7, #16]
 8008ca4:	1ad3      	subs	r3, r2, r3
 8008ca6:	2b64      	cmp	r3, #100	@ 0x64
 8008ca8:	d901      	bls.n	8008cae <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8008caa:	2303      	movs	r3, #3
 8008cac:	e200      	b.n	80090b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008cae:	4b5d      	ldr	r3, [pc, #372]	@ (8008e24 <HAL_RCC_OscConfig+0x26c>)
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	d0f0      	beq.n	8008c9c <HAL_RCC_OscConfig+0xe4>
 8008cba:	e014      	b.n	8008ce6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008cbc:	f7fd fae2 	bl	8006284 <HAL_GetTick>
 8008cc0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008cc2:	e008      	b.n	8008cd6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008cc4:	f7fd fade 	bl	8006284 <HAL_GetTick>
 8008cc8:	4602      	mov	r2, r0
 8008cca:	693b      	ldr	r3, [r7, #16]
 8008ccc:	1ad3      	subs	r3, r2, r3
 8008cce:	2b64      	cmp	r3, #100	@ 0x64
 8008cd0:	d901      	bls.n	8008cd6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8008cd2:	2303      	movs	r3, #3
 8008cd4:	e1ec      	b.n	80090b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008cd6:	4b53      	ldr	r3, [pc, #332]	@ (8008e24 <HAL_RCC_OscConfig+0x26c>)
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d1f0      	bne.n	8008cc4 <HAL_RCC_OscConfig+0x10c>
 8008ce2:	e000      	b.n	8008ce6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008ce4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	f003 0302 	and.w	r3, r3, #2
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d063      	beq.n	8008dba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8008cf2:	4b4c      	ldr	r3, [pc, #304]	@ (8008e24 <HAL_RCC_OscConfig+0x26c>)
 8008cf4:	685b      	ldr	r3, [r3, #4]
 8008cf6:	f003 030c 	and.w	r3, r3, #12
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d00b      	beq.n	8008d16 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8008cfe:	4b49      	ldr	r3, [pc, #292]	@ (8008e24 <HAL_RCC_OscConfig+0x26c>)
 8008d00:	685b      	ldr	r3, [r3, #4]
 8008d02:	f003 030c 	and.w	r3, r3, #12
 8008d06:	2b08      	cmp	r3, #8
 8008d08:	d11c      	bne.n	8008d44 <HAL_RCC_OscConfig+0x18c>
 8008d0a:	4b46      	ldr	r3, [pc, #280]	@ (8008e24 <HAL_RCC_OscConfig+0x26c>)
 8008d0c:	685b      	ldr	r3, [r3, #4]
 8008d0e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d116      	bne.n	8008d44 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008d16:	4b43      	ldr	r3, [pc, #268]	@ (8008e24 <HAL_RCC_OscConfig+0x26c>)
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	f003 0302 	and.w	r3, r3, #2
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	d005      	beq.n	8008d2e <HAL_RCC_OscConfig+0x176>
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	691b      	ldr	r3, [r3, #16]
 8008d26:	2b01      	cmp	r3, #1
 8008d28:	d001      	beq.n	8008d2e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8008d2a:	2301      	movs	r3, #1
 8008d2c:	e1c0      	b.n	80090b0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008d2e:	4b3d      	ldr	r3, [pc, #244]	@ (8008e24 <HAL_RCC_OscConfig+0x26c>)
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	695b      	ldr	r3, [r3, #20]
 8008d3a:	00db      	lsls	r3, r3, #3
 8008d3c:	4939      	ldr	r1, [pc, #228]	@ (8008e24 <HAL_RCC_OscConfig+0x26c>)
 8008d3e:	4313      	orrs	r3, r2
 8008d40:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008d42:	e03a      	b.n	8008dba <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	691b      	ldr	r3, [r3, #16]
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d020      	beq.n	8008d8e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008d4c:	4b36      	ldr	r3, [pc, #216]	@ (8008e28 <HAL_RCC_OscConfig+0x270>)
 8008d4e:	2201      	movs	r2, #1
 8008d50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008d52:	f7fd fa97 	bl	8006284 <HAL_GetTick>
 8008d56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008d58:	e008      	b.n	8008d6c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008d5a:	f7fd fa93 	bl	8006284 <HAL_GetTick>
 8008d5e:	4602      	mov	r2, r0
 8008d60:	693b      	ldr	r3, [r7, #16]
 8008d62:	1ad3      	subs	r3, r2, r3
 8008d64:	2b02      	cmp	r3, #2
 8008d66:	d901      	bls.n	8008d6c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8008d68:	2303      	movs	r3, #3
 8008d6a:	e1a1      	b.n	80090b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008d6c:	4b2d      	ldr	r3, [pc, #180]	@ (8008e24 <HAL_RCC_OscConfig+0x26c>)
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	f003 0302 	and.w	r3, r3, #2
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d0f0      	beq.n	8008d5a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008d78:	4b2a      	ldr	r3, [pc, #168]	@ (8008e24 <HAL_RCC_OscConfig+0x26c>)
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	695b      	ldr	r3, [r3, #20]
 8008d84:	00db      	lsls	r3, r3, #3
 8008d86:	4927      	ldr	r1, [pc, #156]	@ (8008e24 <HAL_RCC_OscConfig+0x26c>)
 8008d88:	4313      	orrs	r3, r2
 8008d8a:	600b      	str	r3, [r1, #0]
 8008d8c:	e015      	b.n	8008dba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008d8e:	4b26      	ldr	r3, [pc, #152]	@ (8008e28 <HAL_RCC_OscConfig+0x270>)
 8008d90:	2200      	movs	r2, #0
 8008d92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008d94:	f7fd fa76 	bl	8006284 <HAL_GetTick>
 8008d98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008d9a:	e008      	b.n	8008dae <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008d9c:	f7fd fa72 	bl	8006284 <HAL_GetTick>
 8008da0:	4602      	mov	r2, r0
 8008da2:	693b      	ldr	r3, [r7, #16]
 8008da4:	1ad3      	subs	r3, r2, r3
 8008da6:	2b02      	cmp	r3, #2
 8008da8:	d901      	bls.n	8008dae <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8008daa:	2303      	movs	r3, #3
 8008dac:	e180      	b.n	80090b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008dae:	4b1d      	ldr	r3, [pc, #116]	@ (8008e24 <HAL_RCC_OscConfig+0x26c>)
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	f003 0302 	and.w	r3, r3, #2
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d1f0      	bne.n	8008d9c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681b      	ldr	r3, [r3, #0]
 8008dbe:	f003 0308 	and.w	r3, r3, #8
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d03a      	beq.n	8008e3c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	699b      	ldr	r3, [r3, #24]
 8008dca:	2b00      	cmp	r3, #0
 8008dcc:	d019      	beq.n	8008e02 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008dce:	4b17      	ldr	r3, [pc, #92]	@ (8008e2c <HAL_RCC_OscConfig+0x274>)
 8008dd0:	2201      	movs	r2, #1
 8008dd2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008dd4:	f7fd fa56 	bl	8006284 <HAL_GetTick>
 8008dd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008dda:	e008      	b.n	8008dee <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008ddc:	f7fd fa52 	bl	8006284 <HAL_GetTick>
 8008de0:	4602      	mov	r2, r0
 8008de2:	693b      	ldr	r3, [r7, #16]
 8008de4:	1ad3      	subs	r3, r2, r3
 8008de6:	2b02      	cmp	r3, #2
 8008de8:	d901      	bls.n	8008dee <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8008dea:	2303      	movs	r3, #3
 8008dec:	e160      	b.n	80090b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008dee:	4b0d      	ldr	r3, [pc, #52]	@ (8008e24 <HAL_RCC_OscConfig+0x26c>)
 8008df0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008df2:	f003 0302 	and.w	r3, r3, #2
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d0f0      	beq.n	8008ddc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8008dfa:	2001      	movs	r0, #1
 8008dfc:	f000 face 	bl	800939c <RCC_Delay>
 8008e00:	e01c      	b.n	8008e3c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008e02:	4b0a      	ldr	r3, [pc, #40]	@ (8008e2c <HAL_RCC_OscConfig+0x274>)
 8008e04:	2200      	movs	r2, #0
 8008e06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008e08:	f7fd fa3c 	bl	8006284 <HAL_GetTick>
 8008e0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008e0e:	e00f      	b.n	8008e30 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008e10:	f7fd fa38 	bl	8006284 <HAL_GetTick>
 8008e14:	4602      	mov	r2, r0
 8008e16:	693b      	ldr	r3, [r7, #16]
 8008e18:	1ad3      	subs	r3, r2, r3
 8008e1a:	2b02      	cmp	r3, #2
 8008e1c:	d908      	bls.n	8008e30 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8008e1e:	2303      	movs	r3, #3
 8008e20:	e146      	b.n	80090b0 <HAL_RCC_OscConfig+0x4f8>
 8008e22:	bf00      	nop
 8008e24:	40021000 	.word	0x40021000
 8008e28:	42420000 	.word	0x42420000
 8008e2c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008e30:	4b92      	ldr	r3, [pc, #584]	@ (800907c <HAL_RCC_OscConfig+0x4c4>)
 8008e32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e34:	f003 0302 	and.w	r3, r3, #2
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d1e9      	bne.n	8008e10 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	f003 0304 	and.w	r3, r3, #4
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	f000 80a6 	beq.w	8008f96 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008e4e:	4b8b      	ldr	r3, [pc, #556]	@ (800907c <HAL_RCC_OscConfig+0x4c4>)
 8008e50:	69db      	ldr	r3, [r3, #28]
 8008e52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	d10d      	bne.n	8008e76 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008e5a:	4b88      	ldr	r3, [pc, #544]	@ (800907c <HAL_RCC_OscConfig+0x4c4>)
 8008e5c:	69db      	ldr	r3, [r3, #28]
 8008e5e:	4a87      	ldr	r2, [pc, #540]	@ (800907c <HAL_RCC_OscConfig+0x4c4>)
 8008e60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008e64:	61d3      	str	r3, [r2, #28]
 8008e66:	4b85      	ldr	r3, [pc, #532]	@ (800907c <HAL_RCC_OscConfig+0x4c4>)
 8008e68:	69db      	ldr	r3, [r3, #28]
 8008e6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008e6e:	60bb      	str	r3, [r7, #8]
 8008e70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008e72:	2301      	movs	r3, #1
 8008e74:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008e76:	4b82      	ldr	r3, [pc, #520]	@ (8009080 <HAL_RCC_OscConfig+0x4c8>)
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008e7e:	2b00      	cmp	r3, #0
 8008e80:	d118      	bne.n	8008eb4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008e82:	4b7f      	ldr	r3, [pc, #508]	@ (8009080 <HAL_RCC_OscConfig+0x4c8>)
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	4a7e      	ldr	r2, [pc, #504]	@ (8009080 <HAL_RCC_OscConfig+0x4c8>)
 8008e88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008e8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008e8e:	f7fd f9f9 	bl	8006284 <HAL_GetTick>
 8008e92:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008e94:	e008      	b.n	8008ea8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008e96:	f7fd f9f5 	bl	8006284 <HAL_GetTick>
 8008e9a:	4602      	mov	r2, r0
 8008e9c:	693b      	ldr	r3, [r7, #16]
 8008e9e:	1ad3      	subs	r3, r2, r3
 8008ea0:	2b64      	cmp	r3, #100	@ 0x64
 8008ea2:	d901      	bls.n	8008ea8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8008ea4:	2303      	movs	r3, #3
 8008ea6:	e103      	b.n	80090b0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008ea8:	4b75      	ldr	r3, [pc, #468]	@ (8009080 <HAL_RCC_OscConfig+0x4c8>)
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d0f0      	beq.n	8008e96 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	68db      	ldr	r3, [r3, #12]
 8008eb8:	2b01      	cmp	r3, #1
 8008eba:	d106      	bne.n	8008eca <HAL_RCC_OscConfig+0x312>
 8008ebc:	4b6f      	ldr	r3, [pc, #444]	@ (800907c <HAL_RCC_OscConfig+0x4c4>)
 8008ebe:	6a1b      	ldr	r3, [r3, #32]
 8008ec0:	4a6e      	ldr	r2, [pc, #440]	@ (800907c <HAL_RCC_OscConfig+0x4c4>)
 8008ec2:	f043 0301 	orr.w	r3, r3, #1
 8008ec6:	6213      	str	r3, [r2, #32]
 8008ec8:	e02d      	b.n	8008f26 <HAL_RCC_OscConfig+0x36e>
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	68db      	ldr	r3, [r3, #12]
 8008ece:	2b00      	cmp	r3, #0
 8008ed0:	d10c      	bne.n	8008eec <HAL_RCC_OscConfig+0x334>
 8008ed2:	4b6a      	ldr	r3, [pc, #424]	@ (800907c <HAL_RCC_OscConfig+0x4c4>)
 8008ed4:	6a1b      	ldr	r3, [r3, #32]
 8008ed6:	4a69      	ldr	r2, [pc, #420]	@ (800907c <HAL_RCC_OscConfig+0x4c4>)
 8008ed8:	f023 0301 	bic.w	r3, r3, #1
 8008edc:	6213      	str	r3, [r2, #32]
 8008ede:	4b67      	ldr	r3, [pc, #412]	@ (800907c <HAL_RCC_OscConfig+0x4c4>)
 8008ee0:	6a1b      	ldr	r3, [r3, #32]
 8008ee2:	4a66      	ldr	r2, [pc, #408]	@ (800907c <HAL_RCC_OscConfig+0x4c4>)
 8008ee4:	f023 0304 	bic.w	r3, r3, #4
 8008ee8:	6213      	str	r3, [r2, #32]
 8008eea:	e01c      	b.n	8008f26 <HAL_RCC_OscConfig+0x36e>
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	68db      	ldr	r3, [r3, #12]
 8008ef0:	2b05      	cmp	r3, #5
 8008ef2:	d10c      	bne.n	8008f0e <HAL_RCC_OscConfig+0x356>
 8008ef4:	4b61      	ldr	r3, [pc, #388]	@ (800907c <HAL_RCC_OscConfig+0x4c4>)
 8008ef6:	6a1b      	ldr	r3, [r3, #32]
 8008ef8:	4a60      	ldr	r2, [pc, #384]	@ (800907c <HAL_RCC_OscConfig+0x4c4>)
 8008efa:	f043 0304 	orr.w	r3, r3, #4
 8008efe:	6213      	str	r3, [r2, #32]
 8008f00:	4b5e      	ldr	r3, [pc, #376]	@ (800907c <HAL_RCC_OscConfig+0x4c4>)
 8008f02:	6a1b      	ldr	r3, [r3, #32]
 8008f04:	4a5d      	ldr	r2, [pc, #372]	@ (800907c <HAL_RCC_OscConfig+0x4c4>)
 8008f06:	f043 0301 	orr.w	r3, r3, #1
 8008f0a:	6213      	str	r3, [r2, #32]
 8008f0c:	e00b      	b.n	8008f26 <HAL_RCC_OscConfig+0x36e>
 8008f0e:	4b5b      	ldr	r3, [pc, #364]	@ (800907c <HAL_RCC_OscConfig+0x4c4>)
 8008f10:	6a1b      	ldr	r3, [r3, #32]
 8008f12:	4a5a      	ldr	r2, [pc, #360]	@ (800907c <HAL_RCC_OscConfig+0x4c4>)
 8008f14:	f023 0301 	bic.w	r3, r3, #1
 8008f18:	6213      	str	r3, [r2, #32]
 8008f1a:	4b58      	ldr	r3, [pc, #352]	@ (800907c <HAL_RCC_OscConfig+0x4c4>)
 8008f1c:	6a1b      	ldr	r3, [r3, #32]
 8008f1e:	4a57      	ldr	r2, [pc, #348]	@ (800907c <HAL_RCC_OscConfig+0x4c4>)
 8008f20:	f023 0304 	bic.w	r3, r3, #4
 8008f24:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	68db      	ldr	r3, [r3, #12]
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d015      	beq.n	8008f5a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008f2e:	f7fd f9a9 	bl	8006284 <HAL_GetTick>
 8008f32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008f34:	e00a      	b.n	8008f4c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008f36:	f7fd f9a5 	bl	8006284 <HAL_GetTick>
 8008f3a:	4602      	mov	r2, r0
 8008f3c:	693b      	ldr	r3, [r7, #16]
 8008f3e:	1ad3      	subs	r3, r2, r3
 8008f40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008f44:	4293      	cmp	r3, r2
 8008f46:	d901      	bls.n	8008f4c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8008f48:	2303      	movs	r3, #3
 8008f4a:	e0b1      	b.n	80090b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008f4c:	4b4b      	ldr	r3, [pc, #300]	@ (800907c <HAL_RCC_OscConfig+0x4c4>)
 8008f4e:	6a1b      	ldr	r3, [r3, #32]
 8008f50:	f003 0302 	and.w	r3, r3, #2
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d0ee      	beq.n	8008f36 <HAL_RCC_OscConfig+0x37e>
 8008f58:	e014      	b.n	8008f84 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008f5a:	f7fd f993 	bl	8006284 <HAL_GetTick>
 8008f5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008f60:	e00a      	b.n	8008f78 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008f62:	f7fd f98f 	bl	8006284 <HAL_GetTick>
 8008f66:	4602      	mov	r2, r0
 8008f68:	693b      	ldr	r3, [r7, #16]
 8008f6a:	1ad3      	subs	r3, r2, r3
 8008f6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008f70:	4293      	cmp	r3, r2
 8008f72:	d901      	bls.n	8008f78 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8008f74:	2303      	movs	r3, #3
 8008f76:	e09b      	b.n	80090b0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008f78:	4b40      	ldr	r3, [pc, #256]	@ (800907c <HAL_RCC_OscConfig+0x4c4>)
 8008f7a:	6a1b      	ldr	r3, [r3, #32]
 8008f7c:	f003 0302 	and.w	r3, r3, #2
 8008f80:	2b00      	cmp	r3, #0
 8008f82:	d1ee      	bne.n	8008f62 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8008f84:	7dfb      	ldrb	r3, [r7, #23]
 8008f86:	2b01      	cmp	r3, #1
 8008f88:	d105      	bne.n	8008f96 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008f8a:	4b3c      	ldr	r3, [pc, #240]	@ (800907c <HAL_RCC_OscConfig+0x4c4>)
 8008f8c:	69db      	ldr	r3, [r3, #28]
 8008f8e:	4a3b      	ldr	r2, [pc, #236]	@ (800907c <HAL_RCC_OscConfig+0x4c4>)
 8008f90:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008f94:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	69db      	ldr	r3, [r3, #28]
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	f000 8087 	beq.w	80090ae <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8008fa0:	4b36      	ldr	r3, [pc, #216]	@ (800907c <HAL_RCC_OscConfig+0x4c4>)
 8008fa2:	685b      	ldr	r3, [r3, #4]
 8008fa4:	f003 030c 	and.w	r3, r3, #12
 8008fa8:	2b08      	cmp	r3, #8
 8008faa:	d061      	beq.n	8009070 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	69db      	ldr	r3, [r3, #28]
 8008fb0:	2b02      	cmp	r3, #2
 8008fb2:	d146      	bne.n	8009042 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008fb4:	4b33      	ldr	r3, [pc, #204]	@ (8009084 <HAL_RCC_OscConfig+0x4cc>)
 8008fb6:	2200      	movs	r2, #0
 8008fb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008fba:	f7fd f963 	bl	8006284 <HAL_GetTick>
 8008fbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008fc0:	e008      	b.n	8008fd4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008fc2:	f7fd f95f 	bl	8006284 <HAL_GetTick>
 8008fc6:	4602      	mov	r2, r0
 8008fc8:	693b      	ldr	r3, [r7, #16]
 8008fca:	1ad3      	subs	r3, r2, r3
 8008fcc:	2b02      	cmp	r3, #2
 8008fce:	d901      	bls.n	8008fd4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8008fd0:	2303      	movs	r3, #3
 8008fd2:	e06d      	b.n	80090b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8008fd4:	4b29      	ldr	r3, [pc, #164]	@ (800907c <HAL_RCC_OscConfig+0x4c4>)
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d1f0      	bne.n	8008fc2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	6a1b      	ldr	r3, [r3, #32]
 8008fe4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008fe8:	d108      	bne.n	8008ffc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8008fea:	4b24      	ldr	r3, [pc, #144]	@ (800907c <HAL_RCC_OscConfig+0x4c4>)
 8008fec:	685b      	ldr	r3, [r3, #4]
 8008fee:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8008ff2:	687b      	ldr	r3, [r7, #4]
 8008ff4:	689b      	ldr	r3, [r3, #8]
 8008ff6:	4921      	ldr	r1, [pc, #132]	@ (800907c <HAL_RCC_OscConfig+0x4c4>)
 8008ff8:	4313      	orrs	r3, r2
 8008ffa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008ffc:	4b1f      	ldr	r3, [pc, #124]	@ (800907c <HAL_RCC_OscConfig+0x4c4>)
 8008ffe:	685b      	ldr	r3, [r3, #4]
 8009000:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	6a19      	ldr	r1, [r3, #32]
 8009008:	687b      	ldr	r3, [r7, #4]
 800900a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800900c:	430b      	orrs	r3, r1
 800900e:	491b      	ldr	r1, [pc, #108]	@ (800907c <HAL_RCC_OscConfig+0x4c4>)
 8009010:	4313      	orrs	r3, r2
 8009012:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009014:	4b1b      	ldr	r3, [pc, #108]	@ (8009084 <HAL_RCC_OscConfig+0x4cc>)
 8009016:	2201      	movs	r2, #1
 8009018:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800901a:	f7fd f933 	bl	8006284 <HAL_GetTick>
 800901e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8009020:	e008      	b.n	8009034 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009022:	f7fd f92f 	bl	8006284 <HAL_GetTick>
 8009026:	4602      	mov	r2, r0
 8009028:	693b      	ldr	r3, [r7, #16]
 800902a:	1ad3      	subs	r3, r2, r3
 800902c:	2b02      	cmp	r3, #2
 800902e:	d901      	bls.n	8009034 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8009030:	2303      	movs	r3, #3
 8009032:	e03d      	b.n	80090b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8009034:	4b11      	ldr	r3, [pc, #68]	@ (800907c <HAL_RCC_OscConfig+0x4c4>)
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800903c:	2b00      	cmp	r3, #0
 800903e:	d0f0      	beq.n	8009022 <HAL_RCC_OscConfig+0x46a>
 8009040:	e035      	b.n	80090ae <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009042:	4b10      	ldr	r3, [pc, #64]	@ (8009084 <HAL_RCC_OscConfig+0x4cc>)
 8009044:	2200      	movs	r2, #0
 8009046:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009048:	f7fd f91c 	bl	8006284 <HAL_GetTick>
 800904c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800904e:	e008      	b.n	8009062 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009050:	f7fd f918 	bl	8006284 <HAL_GetTick>
 8009054:	4602      	mov	r2, r0
 8009056:	693b      	ldr	r3, [r7, #16]
 8009058:	1ad3      	subs	r3, r2, r3
 800905a:	2b02      	cmp	r3, #2
 800905c:	d901      	bls.n	8009062 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800905e:	2303      	movs	r3, #3
 8009060:	e026      	b.n	80090b0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8009062:	4b06      	ldr	r3, [pc, #24]	@ (800907c <HAL_RCC_OscConfig+0x4c4>)
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800906a:	2b00      	cmp	r3, #0
 800906c:	d1f0      	bne.n	8009050 <HAL_RCC_OscConfig+0x498>
 800906e:	e01e      	b.n	80090ae <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	69db      	ldr	r3, [r3, #28]
 8009074:	2b01      	cmp	r3, #1
 8009076:	d107      	bne.n	8009088 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8009078:	2301      	movs	r3, #1
 800907a:	e019      	b.n	80090b0 <HAL_RCC_OscConfig+0x4f8>
 800907c:	40021000 	.word	0x40021000
 8009080:	40007000 	.word	0x40007000
 8009084:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8009088:	4b0b      	ldr	r3, [pc, #44]	@ (80090b8 <HAL_RCC_OscConfig+0x500>)
 800908a:	685b      	ldr	r3, [r3, #4]
 800908c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	6a1b      	ldr	r3, [r3, #32]
 8009098:	429a      	cmp	r2, r3
 800909a:	d106      	bne.n	80090aa <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80090a2:	687b      	ldr	r3, [r7, #4]
 80090a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80090a6:	429a      	cmp	r2, r3
 80090a8:	d001      	beq.n	80090ae <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80090aa:	2301      	movs	r3, #1
 80090ac:	e000      	b.n	80090b0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80090ae:	2300      	movs	r3, #0
}
 80090b0:	4618      	mov	r0, r3
 80090b2:	3718      	adds	r7, #24
 80090b4:	46bd      	mov	sp, r7
 80090b6:	bd80      	pop	{r7, pc}
 80090b8:	40021000 	.word	0x40021000

080090bc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80090bc:	b580      	push	{r7, lr}
 80090be:	b084      	sub	sp, #16
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	6078      	str	r0, [r7, #4]
 80090c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d101      	bne.n	80090d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80090cc:	2301      	movs	r3, #1
 80090ce:	e0d0      	b.n	8009272 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80090d0:	4b6a      	ldr	r3, [pc, #424]	@ (800927c <HAL_RCC_ClockConfig+0x1c0>)
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	f003 0307 	and.w	r3, r3, #7
 80090d8:	683a      	ldr	r2, [r7, #0]
 80090da:	429a      	cmp	r2, r3
 80090dc:	d910      	bls.n	8009100 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80090de:	4b67      	ldr	r3, [pc, #412]	@ (800927c <HAL_RCC_ClockConfig+0x1c0>)
 80090e0:	681b      	ldr	r3, [r3, #0]
 80090e2:	f023 0207 	bic.w	r2, r3, #7
 80090e6:	4965      	ldr	r1, [pc, #404]	@ (800927c <HAL_RCC_ClockConfig+0x1c0>)
 80090e8:	683b      	ldr	r3, [r7, #0]
 80090ea:	4313      	orrs	r3, r2
 80090ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80090ee:	4b63      	ldr	r3, [pc, #396]	@ (800927c <HAL_RCC_ClockConfig+0x1c0>)
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	f003 0307 	and.w	r3, r3, #7
 80090f6:	683a      	ldr	r2, [r7, #0]
 80090f8:	429a      	cmp	r2, r3
 80090fa:	d001      	beq.n	8009100 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80090fc:	2301      	movs	r3, #1
 80090fe:	e0b8      	b.n	8009272 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	f003 0302 	and.w	r3, r3, #2
 8009108:	2b00      	cmp	r3, #0
 800910a:	d020      	beq.n	800914e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	f003 0304 	and.w	r3, r3, #4
 8009114:	2b00      	cmp	r3, #0
 8009116:	d005      	beq.n	8009124 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009118:	4b59      	ldr	r3, [pc, #356]	@ (8009280 <HAL_RCC_ClockConfig+0x1c4>)
 800911a:	685b      	ldr	r3, [r3, #4]
 800911c:	4a58      	ldr	r2, [pc, #352]	@ (8009280 <HAL_RCC_ClockConfig+0x1c4>)
 800911e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8009122:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	f003 0308 	and.w	r3, r3, #8
 800912c:	2b00      	cmp	r3, #0
 800912e:	d005      	beq.n	800913c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009130:	4b53      	ldr	r3, [pc, #332]	@ (8009280 <HAL_RCC_ClockConfig+0x1c4>)
 8009132:	685b      	ldr	r3, [r3, #4]
 8009134:	4a52      	ldr	r2, [pc, #328]	@ (8009280 <HAL_RCC_ClockConfig+0x1c4>)
 8009136:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800913a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800913c:	4b50      	ldr	r3, [pc, #320]	@ (8009280 <HAL_RCC_ClockConfig+0x1c4>)
 800913e:	685b      	ldr	r3, [r3, #4]
 8009140:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	689b      	ldr	r3, [r3, #8]
 8009148:	494d      	ldr	r1, [pc, #308]	@ (8009280 <HAL_RCC_ClockConfig+0x1c4>)
 800914a:	4313      	orrs	r3, r2
 800914c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	f003 0301 	and.w	r3, r3, #1
 8009156:	2b00      	cmp	r3, #0
 8009158:	d040      	beq.n	80091dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800915a:	687b      	ldr	r3, [r7, #4]
 800915c:	685b      	ldr	r3, [r3, #4]
 800915e:	2b01      	cmp	r3, #1
 8009160:	d107      	bne.n	8009172 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009162:	4b47      	ldr	r3, [pc, #284]	@ (8009280 <HAL_RCC_ClockConfig+0x1c4>)
 8009164:	681b      	ldr	r3, [r3, #0]
 8009166:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800916a:	2b00      	cmp	r3, #0
 800916c:	d115      	bne.n	800919a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800916e:	2301      	movs	r3, #1
 8009170:	e07f      	b.n	8009272 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009172:	687b      	ldr	r3, [r7, #4]
 8009174:	685b      	ldr	r3, [r3, #4]
 8009176:	2b02      	cmp	r3, #2
 8009178:	d107      	bne.n	800918a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800917a:	4b41      	ldr	r3, [pc, #260]	@ (8009280 <HAL_RCC_ClockConfig+0x1c4>)
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009182:	2b00      	cmp	r3, #0
 8009184:	d109      	bne.n	800919a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009186:	2301      	movs	r3, #1
 8009188:	e073      	b.n	8009272 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800918a:	4b3d      	ldr	r3, [pc, #244]	@ (8009280 <HAL_RCC_ClockConfig+0x1c4>)
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	f003 0302 	and.w	r3, r3, #2
 8009192:	2b00      	cmp	r3, #0
 8009194:	d101      	bne.n	800919a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009196:	2301      	movs	r3, #1
 8009198:	e06b      	b.n	8009272 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800919a:	4b39      	ldr	r3, [pc, #228]	@ (8009280 <HAL_RCC_ClockConfig+0x1c4>)
 800919c:	685b      	ldr	r3, [r3, #4]
 800919e:	f023 0203 	bic.w	r2, r3, #3
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	685b      	ldr	r3, [r3, #4]
 80091a6:	4936      	ldr	r1, [pc, #216]	@ (8009280 <HAL_RCC_ClockConfig+0x1c4>)
 80091a8:	4313      	orrs	r3, r2
 80091aa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80091ac:	f7fd f86a 	bl	8006284 <HAL_GetTick>
 80091b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80091b2:	e00a      	b.n	80091ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80091b4:	f7fd f866 	bl	8006284 <HAL_GetTick>
 80091b8:	4602      	mov	r2, r0
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	1ad3      	subs	r3, r2, r3
 80091be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80091c2:	4293      	cmp	r3, r2
 80091c4:	d901      	bls.n	80091ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80091c6:	2303      	movs	r3, #3
 80091c8:	e053      	b.n	8009272 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80091ca:	4b2d      	ldr	r3, [pc, #180]	@ (8009280 <HAL_RCC_ClockConfig+0x1c4>)
 80091cc:	685b      	ldr	r3, [r3, #4]
 80091ce:	f003 020c 	and.w	r2, r3, #12
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	685b      	ldr	r3, [r3, #4]
 80091d6:	009b      	lsls	r3, r3, #2
 80091d8:	429a      	cmp	r2, r3
 80091da:	d1eb      	bne.n	80091b4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80091dc:	4b27      	ldr	r3, [pc, #156]	@ (800927c <HAL_RCC_ClockConfig+0x1c0>)
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	f003 0307 	and.w	r3, r3, #7
 80091e4:	683a      	ldr	r2, [r7, #0]
 80091e6:	429a      	cmp	r2, r3
 80091e8:	d210      	bcs.n	800920c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80091ea:	4b24      	ldr	r3, [pc, #144]	@ (800927c <HAL_RCC_ClockConfig+0x1c0>)
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	f023 0207 	bic.w	r2, r3, #7
 80091f2:	4922      	ldr	r1, [pc, #136]	@ (800927c <HAL_RCC_ClockConfig+0x1c0>)
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	4313      	orrs	r3, r2
 80091f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80091fa:	4b20      	ldr	r3, [pc, #128]	@ (800927c <HAL_RCC_ClockConfig+0x1c0>)
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	f003 0307 	and.w	r3, r3, #7
 8009202:	683a      	ldr	r2, [r7, #0]
 8009204:	429a      	cmp	r2, r3
 8009206:	d001      	beq.n	800920c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8009208:	2301      	movs	r3, #1
 800920a:	e032      	b.n	8009272 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	f003 0304 	and.w	r3, r3, #4
 8009214:	2b00      	cmp	r3, #0
 8009216:	d008      	beq.n	800922a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009218:	4b19      	ldr	r3, [pc, #100]	@ (8009280 <HAL_RCC_ClockConfig+0x1c4>)
 800921a:	685b      	ldr	r3, [r3, #4]
 800921c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	68db      	ldr	r3, [r3, #12]
 8009224:	4916      	ldr	r1, [pc, #88]	@ (8009280 <HAL_RCC_ClockConfig+0x1c4>)
 8009226:	4313      	orrs	r3, r2
 8009228:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	681b      	ldr	r3, [r3, #0]
 800922e:	f003 0308 	and.w	r3, r3, #8
 8009232:	2b00      	cmp	r3, #0
 8009234:	d009      	beq.n	800924a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8009236:	4b12      	ldr	r3, [pc, #72]	@ (8009280 <HAL_RCC_ClockConfig+0x1c4>)
 8009238:	685b      	ldr	r3, [r3, #4]
 800923a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	691b      	ldr	r3, [r3, #16]
 8009242:	00db      	lsls	r3, r3, #3
 8009244:	490e      	ldr	r1, [pc, #56]	@ (8009280 <HAL_RCC_ClockConfig+0x1c4>)
 8009246:	4313      	orrs	r3, r2
 8009248:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800924a:	f000 f821 	bl	8009290 <HAL_RCC_GetSysClockFreq>
 800924e:	4602      	mov	r2, r0
 8009250:	4b0b      	ldr	r3, [pc, #44]	@ (8009280 <HAL_RCC_ClockConfig+0x1c4>)
 8009252:	685b      	ldr	r3, [r3, #4]
 8009254:	091b      	lsrs	r3, r3, #4
 8009256:	f003 030f 	and.w	r3, r3, #15
 800925a:	490a      	ldr	r1, [pc, #40]	@ (8009284 <HAL_RCC_ClockConfig+0x1c8>)
 800925c:	5ccb      	ldrb	r3, [r1, r3]
 800925e:	fa22 f303 	lsr.w	r3, r2, r3
 8009262:	4a09      	ldr	r2, [pc, #36]	@ (8009288 <HAL_RCC_ClockConfig+0x1cc>)
 8009264:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8009266:	4b09      	ldr	r3, [pc, #36]	@ (800928c <HAL_RCC_ClockConfig+0x1d0>)
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	4618      	mov	r0, r3
 800926c:	f7fc ffc8 	bl	8006200 <HAL_InitTick>

  return HAL_OK;
 8009270:	2300      	movs	r3, #0
}
 8009272:	4618      	mov	r0, r3
 8009274:	3710      	adds	r7, #16
 8009276:	46bd      	mov	sp, r7
 8009278:	bd80      	pop	{r7, pc}
 800927a:	bf00      	nop
 800927c:	40022000 	.word	0x40022000
 8009280:	40021000 	.word	0x40021000
 8009284:	0800f6c8 	.word	0x0800f6c8
 8009288:	20000030 	.word	0x20000030
 800928c:	20000044 	.word	0x20000044

08009290 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009290:	b480      	push	{r7}
 8009292:	b087      	sub	sp, #28
 8009294:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8009296:	2300      	movs	r3, #0
 8009298:	60fb      	str	r3, [r7, #12]
 800929a:	2300      	movs	r3, #0
 800929c:	60bb      	str	r3, [r7, #8]
 800929e:	2300      	movs	r3, #0
 80092a0:	617b      	str	r3, [r7, #20]
 80092a2:	2300      	movs	r3, #0
 80092a4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80092a6:	2300      	movs	r3, #0
 80092a8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80092aa:	4b1e      	ldr	r3, [pc, #120]	@ (8009324 <HAL_RCC_GetSysClockFreq+0x94>)
 80092ac:	685b      	ldr	r3, [r3, #4]
 80092ae:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	f003 030c 	and.w	r3, r3, #12
 80092b6:	2b04      	cmp	r3, #4
 80092b8:	d002      	beq.n	80092c0 <HAL_RCC_GetSysClockFreq+0x30>
 80092ba:	2b08      	cmp	r3, #8
 80092bc:	d003      	beq.n	80092c6 <HAL_RCC_GetSysClockFreq+0x36>
 80092be:	e027      	b.n	8009310 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80092c0:	4b19      	ldr	r3, [pc, #100]	@ (8009328 <HAL_RCC_GetSysClockFreq+0x98>)
 80092c2:	613b      	str	r3, [r7, #16]
      break;
 80092c4:	e027      	b.n	8009316 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	0c9b      	lsrs	r3, r3, #18
 80092ca:	f003 030f 	and.w	r3, r3, #15
 80092ce:	4a17      	ldr	r2, [pc, #92]	@ (800932c <HAL_RCC_GetSysClockFreq+0x9c>)
 80092d0:	5cd3      	ldrb	r3, [r2, r3]
 80092d2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d010      	beq.n	8009300 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80092de:	4b11      	ldr	r3, [pc, #68]	@ (8009324 <HAL_RCC_GetSysClockFreq+0x94>)
 80092e0:	685b      	ldr	r3, [r3, #4]
 80092e2:	0c5b      	lsrs	r3, r3, #17
 80092e4:	f003 0301 	and.w	r3, r3, #1
 80092e8:	4a11      	ldr	r2, [pc, #68]	@ (8009330 <HAL_RCC_GetSysClockFreq+0xa0>)
 80092ea:	5cd3      	ldrb	r3, [r2, r3]
 80092ec:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	4a0d      	ldr	r2, [pc, #52]	@ (8009328 <HAL_RCC_GetSysClockFreq+0x98>)
 80092f2:	fb03 f202 	mul.w	r2, r3, r2
 80092f6:	68bb      	ldr	r3, [r7, #8]
 80092f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80092fc:	617b      	str	r3, [r7, #20]
 80092fe:	e004      	b.n	800930a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	4a0c      	ldr	r2, [pc, #48]	@ (8009334 <HAL_RCC_GetSysClockFreq+0xa4>)
 8009304:	fb02 f303 	mul.w	r3, r2, r3
 8009308:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800930a:	697b      	ldr	r3, [r7, #20]
 800930c:	613b      	str	r3, [r7, #16]
      break;
 800930e:	e002      	b.n	8009316 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8009310:	4b05      	ldr	r3, [pc, #20]	@ (8009328 <HAL_RCC_GetSysClockFreq+0x98>)
 8009312:	613b      	str	r3, [r7, #16]
      break;
 8009314:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009316:	693b      	ldr	r3, [r7, #16]
}
 8009318:	4618      	mov	r0, r3
 800931a:	371c      	adds	r7, #28
 800931c:	46bd      	mov	sp, r7
 800931e:	bc80      	pop	{r7}
 8009320:	4770      	bx	lr
 8009322:	bf00      	nop
 8009324:	40021000 	.word	0x40021000
 8009328:	007a1200 	.word	0x007a1200
 800932c:	0800f6e0 	.word	0x0800f6e0
 8009330:	0800f6f0 	.word	0x0800f6f0
 8009334:	003d0900 	.word	0x003d0900

08009338 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009338:	b480      	push	{r7}
 800933a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800933c:	4b02      	ldr	r3, [pc, #8]	@ (8009348 <HAL_RCC_GetHCLKFreq+0x10>)
 800933e:	681b      	ldr	r3, [r3, #0]
}
 8009340:	4618      	mov	r0, r3
 8009342:	46bd      	mov	sp, r7
 8009344:	bc80      	pop	{r7}
 8009346:	4770      	bx	lr
 8009348:	20000030 	.word	0x20000030

0800934c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800934c:	b580      	push	{r7, lr}
 800934e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8009350:	f7ff fff2 	bl	8009338 <HAL_RCC_GetHCLKFreq>
 8009354:	4602      	mov	r2, r0
 8009356:	4b05      	ldr	r3, [pc, #20]	@ (800936c <HAL_RCC_GetPCLK1Freq+0x20>)
 8009358:	685b      	ldr	r3, [r3, #4]
 800935a:	0a1b      	lsrs	r3, r3, #8
 800935c:	f003 0307 	and.w	r3, r3, #7
 8009360:	4903      	ldr	r1, [pc, #12]	@ (8009370 <HAL_RCC_GetPCLK1Freq+0x24>)
 8009362:	5ccb      	ldrb	r3, [r1, r3]
 8009364:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009368:	4618      	mov	r0, r3
 800936a:	bd80      	pop	{r7, pc}
 800936c:	40021000 	.word	0x40021000
 8009370:	0800f6d8 	.word	0x0800f6d8

08009374 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009374:	b580      	push	{r7, lr}
 8009376:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8009378:	f7ff ffde 	bl	8009338 <HAL_RCC_GetHCLKFreq>
 800937c:	4602      	mov	r2, r0
 800937e:	4b05      	ldr	r3, [pc, #20]	@ (8009394 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009380:	685b      	ldr	r3, [r3, #4]
 8009382:	0adb      	lsrs	r3, r3, #11
 8009384:	f003 0307 	and.w	r3, r3, #7
 8009388:	4903      	ldr	r1, [pc, #12]	@ (8009398 <HAL_RCC_GetPCLK2Freq+0x24>)
 800938a:	5ccb      	ldrb	r3, [r1, r3]
 800938c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009390:	4618      	mov	r0, r3
 8009392:	bd80      	pop	{r7, pc}
 8009394:	40021000 	.word	0x40021000
 8009398:	0800f6d8 	.word	0x0800f6d8

0800939c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800939c:	b480      	push	{r7}
 800939e:	b085      	sub	sp, #20
 80093a0:	af00      	add	r7, sp, #0
 80093a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80093a4:	4b0a      	ldr	r3, [pc, #40]	@ (80093d0 <RCC_Delay+0x34>)
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	4a0a      	ldr	r2, [pc, #40]	@ (80093d4 <RCC_Delay+0x38>)
 80093aa:	fba2 2303 	umull	r2, r3, r2, r3
 80093ae:	0a5b      	lsrs	r3, r3, #9
 80093b0:	687a      	ldr	r2, [r7, #4]
 80093b2:	fb02 f303 	mul.w	r3, r2, r3
 80093b6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80093b8:	bf00      	nop
  }
  while (Delay --);
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	1e5a      	subs	r2, r3, #1
 80093be:	60fa      	str	r2, [r7, #12]
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d1f9      	bne.n	80093b8 <RCC_Delay+0x1c>
}
 80093c4:	bf00      	nop
 80093c6:	bf00      	nop
 80093c8:	3714      	adds	r7, #20
 80093ca:	46bd      	mov	sp, r7
 80093cc:	bc80      	pop	{r7}
 80093ce:	4770      	bx	lr
 80093d0:	20000030 	.word	0x20000030
 80093d4:	10624dd3 	.word	0x10624dd3

080093d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80093d8:	b580      	push	{r7, lr}
 80093da:	b086      	sub	sp, #24
 80093dc:	af00      	add	r7, sp, #0
 80093de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80093e0:	2300      	movs	r3, #0
 80093e2:	613b      	str	r3, [r7, #16]
 80093e4:	2300      	movs	r3, #0
 80093e6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	f003 0301 	and.w	r3, r3, #1
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d07d      	beq.n	80094f0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80093f4:	2300      	movs	r3, #0
 80093f6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80093f8:	4b4f      	ldr	r3, [pc, #316]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80093fa:	69db      	ldr	r3, [r3, #28]
 80093fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009400:	2b00      	cmp	r3, #0
 8009402:	d10d      	bne.n	8009420 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009404:	4b4c      	ldr	r3, [pc, #304]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009406:	69db      	ldr	r3, [r3, #28]
 8009408:	4a4b      	ldr	r2, [pc, #300]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800940a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800940e:	61d3      	str	r3, [r2, #28]
 8009410:	4b49      	ldr	r3, [pc, #292]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009412:	69db      	ldr	r3, [r3, #28]
 8009414:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009418:	60bb      	str	r3, [r7, #8]
 800941a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800941c:	2301      	movs	r3, #1
 800941e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009420:	4b46      	ldr	r3, [pc, #280]	@ (800953c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8009422:	681b      	ldr	r3, [r3, #0]
 8009424:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009428:	2b00      	cmp	r3, #0
 800942a:	d118      	bne.n	800945e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800942c:	4b43      	ldr	r3, [pc, #268]	@ (800953c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	4a42      	ldr	r2, [pc, #264]	@ (800953c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8009432:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009436:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009438:	f7fc ff24 	bl	8006284 <HAL_GetTick>
 800943c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800943e:	e008      	b.n	8009452 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009440:	f7fc ff20 	bl	8006284 <HAL_GetTick>
 8009444:	4602      	mov	r2, r0
 8009446:	693b      	ldr	r3, [r7, #16]
 8009448:	1ad3      	subs	r3, r2, r3
 800944a:	2b64      	cmp	r3, #100	@ 0x64
 800944c:	d901      	bls.n	8009452 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800944e:	2303      	movs	r3, #3
 8009450:	e06d      	b.n	800952e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009452:	4b3a      	ldr	r3, [pc, #232]	@ (800953c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800945a:	2b00      	cmp	r3, #0
 800945c:	d0f0      	beq.n	8009440 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800945e:	4b36      	ldr	r3, [pc, #216]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009460:	6a1b      	ldr	r3, [r3, #32]
 8009462:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009466:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	2b00      	cmp	r3, #0
 800946c:	d02e      	beq.n	80094cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	685b      	ldr	r3, [r3, #4]
 8009472:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009476:	68fa      	ldr	r2, [r7, #12]
 8009478:	429a      	cmp	r2, r3
 800947a:	d027      	beq.n	80094cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800947c:	4b2e      	ldr	r3, [pc, #184]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800947e:	6a1b      	ldr	r3, [r3, #32]
 8009480:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009484:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8009486:	4b2e      	ldr	r3, [pc, #184]	@ (8009540 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8009488:	2201      	movs	r2, #1
 800948a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800948c:	4b2c      	ldr	r3, [pc, #176]	@ (8009540 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800948e:	2200      	movs	r2, #0
 8009490:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8009492:	4a29      	ldr	r2, [pc, #164]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	f003 0301 	and.w	r3, r3, #1
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d014      	beq.n	80094cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80094a2:	f7fc feef 	bl	8006284 <HAL_GetTick>
 80094a6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80094a8:	e00a      	b.n	80094c0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80094aa:	f7fc feeb 	bl	8006284 <HAL_GetTick>
 80094ae:	4602      	mov	r2, r0
 80094b0:	693b      	ldr	r3, [r7, #16]
 80094b2:	1ad3      	subs	r3, r2, r3
 80094b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80094b8:	4293      	cmp	r3, r2
 80094ba:	d901      	bls.n	80094c0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80094bc:	2303      	movs	r3, #3
 80094be:	e036      	b.n	800952e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80094c0:	4b1d      	ldr	r3, [pc, #116]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80094c2:	6a1b      	ldr	r3, [r3, #32]
 80094c4:	f003 0302 	and.w	r3, r3, #2
 80094c8:	2b00      	cmp	r3, #0
 80094ca:	d0ee      	beq.n	80094aa <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80094cc:	4b1a      	ldr	r3, [pc, #104]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80094ce:	6a1b      	ldr	r3, [r3, #32]
 80094d0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80094d4:	687b      	ldr	r3, [r7, #4]
 80094d6:	685b      	ldr	r3, [r3, #4]
 80094d8:	4917      	ldr	r1, [pc, #92]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80094da:	4313      	orrs	r3, r2
 80094dc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80094de:	7dfb      	ldrb	r3, [r7, #23]
 80094e0:	2b01      	cmp	r3, #1
 80094e2:	d105      	bne.n	80094f0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80094e4:	4b14      	ldr	r3, [pc, #80]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80094e6:	69db      	ldr	r3, [r3, #28]
 80094e8:	4a13      	ldr	r2, [pc, #76]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80094ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80094ee:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	681b      	ldr	r3, [r3, #0]
 80094f4:	f003 0302 	and.w	r3, r3, #2
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d008      	beq.n	800950e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80094fc:	4b0e      	ldr	r3, [pc, #56]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80094fe:	685b      	ldr	r3, [r3, #4]
 8009500:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	689b      	ldr	r3, [r3, #8]
 8009508:	490b      	ldr	r1, [pc, #44]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800950a:	4313      	orrs	r3, r2
 800950c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	681b      	ldr	r3, [r3, #0]
 8009512:	f003 0310 	and.w	r3, r3, #16
 8009516:	2b00      	cmp	r3, #0
 8009518:	d008      	beq.n	800952c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800951a:	4b07      	ldr	r3, [pc, #28]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800951c:	685b      	ldr	r3, [r3, #4]
 800951e:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	68db      	ldr	r3, [r3, #12]
 8009526:	4904      	ldr	r1, [pc, #16]	@ (8009538 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8009528:	4313      	orrs	r3, r2
 800952a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800952c:	2300      	movs	r3, #0
}
 800952e:	4618      	mov	r0, r3
 8009530:	3718      	adds	r7, #24
 8009532:	46bd      	mov	sp, r7
 8009534:	bd80      	pop	{r7, pc}
 8009536:	bf00      	nop
 8009538:	40021000 	.word	0x40021000
 800953c:	40007000 	.word	0x40007000
 8009540:	42420440 	.word	0x42420440

08009544 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8009544:	b580      	push	{r7, lr}
 8009546:	b088      	sub	sp, #32
 8009548:	af00      	add	r7, sp, #0
 800954a:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 800954c:	2300      	movs	r3, #0
 800954e:	617b      	str	r3, [r7, #20]
 8009550:	2300      	movs	r3, #0
 8009552:	61fb      	str	r3, [r7, #28]
 8009554:	2300      	movs	r3, #0
 8009556:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8009558:	2300      	movs	r3, #0
 800955a:	60fb      	str	r3, [r7, #12]
 800955c:	2300      	movs	r3, #0
 800955e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	2b10      	cmp	r3, #16
 8009564:	d00a      	beq.n	800957c <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	2b10      	cmp	r3, #16
 800956a:	f200 808a 	bhi.w	8009682 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	2b01      	cmp	r3, #1
 8009572:	d045      	beq.n	8009600 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	2b02      	cmp	r3, #2
 8009578:	d075      	beq.n	8009666 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800957a:	e082      	b.n	8009682 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 800957c:	4b46      	ldr	r3, [pc, #280]	@ (8009698 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800957e:	685b      	ldr	r3, [r3, #4]
 8009580:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8009582:	4b45      	ldr	r3, [pc, #276]	@ (8009698 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8009584:	681b      	ldr	r3, [r3, #0]
 8009586:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800958a:	2b00      	cmp	r3, #0
 800958c:	d07b      	beq.n	8009686 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	0c9b      	lsrs	r3, r3, #18
 8009592:	f003 030f 	and.w	r3, r3, #15
 8009596:	4a41      	ldr	r2, [pc, #260]	@ (800969c <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8009598:	5cd3      	ldrb	r3, [r2, r3]
 800959a:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d015      	beq.n	80095d2 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80095a6:	4b3c      	ldr	r3, [pc, #240]	@ (8009698 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80095a8:	685b      	ldr	r3, [r3, #4]
 80095aa:	0c5b      	lsrs	r3, r3, #17
 80095ac:	f003 0301 	and.w	r3, r3, #1
 80095b0:	4a3b      	ldr	r2, [pc, #236]	@ (80096a0 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80095b2:	5cd3      	ldrb	r3, [r2, r3]
 80095b4:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d00d      	beq.n	80095dc <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80095c0:	4a38      	ldr	r2, [pc, #224]	@ (80096a4 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80095c2:	697b      	ldr	r3, [r7, #20]
 80095c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80095c8:	693b      	ldr	r3, [r7, #16]
 80095ca:	fb02 f303 	mul.w	r3, r2, r3
 80095ce:	61fb      	str	r3, [r7, #28]
 80095d0:	e004      	b.n	80095dc <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80095d2:	693b      	ldr	r3, [r7, #16]
 80095d4:	4a34      	ldr	r2, [pc, #208]	@ (80096a8 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80095d6:	fb02 f303 	mul.w	r3, r2, r3
 80095da:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80095dc:	4b2e      	ldr	r3, [pc, #184]	@ (8009698 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80095de:	685b      	ldr	r3, [r3, #4]
 80095e0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80095e4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80095e8:	d102      	bne.n	80095f0 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80095ea:	69fb      	ldr	r3, [r7, #28]
 80095ec:	61bb      	str	r3, [r7, #24]
      break;
 80095ee:	e04a      	b.n	8009686 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 80095f0:	69fb      	ldr	r3, [r7, #28]
 80095f2:	005b      	lsls	r3, r3, #1
 80095f4:	4a2d      	ldr	r2, [pc, #180]	@ (80096ac <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80095f6:	fba2 2303 	umull	r2, r3, r2, r3
 80095fa:	085b      	lsrs	r3, r3, #1
 80095fc:	61bb      	str	r3, [r7, #24]
      break;
 80095fe:	e042      	b.n	8009686 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8009600:	4b25      	ldr	r3, [pc, #148]	@ (8009698 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8009602:	6a1b      	ldr	r3, [r3, #32]
 8009604:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800960c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009610:	d108      	bne.n	8009624 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	f003 0302 	and.w	r3, r3, #2
 8009618:	2b00      	cmp	r3, #0
 800961a:	d003      	beq.n	8009624 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 800961c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009620:	61bb      	str	r3, [r7, #24]
 8009622:	e01f      	b.n	8009664 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800962a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800962e:	d109      	bne.n	8009644 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8009630:	4b19      	ldr	r3, [pc, #100]	@ (8009698 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8009632:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009634:	f003 0302 	and.w	r3, r3, #2
 8009638:	2b00      	cmp	r3, #0
 800963a:	d003      	beq.n	8009644 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 800963c:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8009640:	61bb      	str	r3, [r7, #24]
 8009642:	e00f      	b.n	8009664 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800964a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800964e:	d11c      	bne.n	800968a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8009650:	4b11      	ldr	r3, [pc, #68]	@ (8009698 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009658:	2b00      	cmp	r3, #0
 800965a:	d016      	beq.n	800968a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 800965c:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8009660:	61bb      	str	r3, [r7, #24]
      break;
 8009662:	e012      	b.n	800968a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8009664:	e011      	b.n	800968a <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8009666:	f7ff fe85 	bl	8009374 <HAL_RCC_GetPCLK2Freq>
 800966a:	4602      	mov	r2, r0
 800966c:	4b0a      	ldr	r3, [pc, #40]	@ (8009698 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800966e:	685b      	ldr	r3, [r3, #4]
 8009670:	0b9b      	lsrs	r3, r3, #14
 8009672:	f003 0303 	and.w	r3, r3, #3
 8009676:	3301      	adds	r3, #1
 8009678:	005b      	lsls	r3, r3, #1
 800967a:	fbb2 f3f3 	udiv	r3, r2, r3
 800967e:	61bb      	str	r3, [r7, #24]
      break;
 8009680:	e004      	b.n	800968c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8009682:	bf00      	nop
 8009684:	e002      	b.n	800968c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8009686:	bf00      	nop
 8009688:	e000      	b.n	800968c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800968a:	bf00      	nop
    }
  }
  return (frequency);
 800968c:	69bb      	ldr	r3, [r7, #24]
}
 800968e:	4618      	mov	r0, r3
 8009690:	3720      	adds	r7, #32
 8009692:	46bd      	mov	sp, r7
 8009694:	bd80      	pop	{r7, pc}
 8009696:	bf00      	nop
 8009698:	40021000 	.word	0x40021000
 800969c:	0800f6f4 	.word	0x0800f6f4
 80096a0:	0800f704 	.word	0x0800f704
 80096a4:	007a1200 	.word	0x007a1200
 80096a8:	003d0900 	.word	0x003d0900
 80096ac:	aaaaaaab 	.word	0xaaaaaaab

080096b0 <HAL_RTC_Init>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80096b0:	b580      	push	{r7, lr}
 80096b2:	b084      	sub	sp, #16
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	6078      	str	r0, [r7, #4]
  uint32_t prescaler = 0U;
 80096b8:	2300      	movs	r3, #0
 80096ba:	60fb      	str	r3, [r7, #12]
  /* Check input parameters */
  if (hrtc == NULL)
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	2b00      	cmp	r3, #0
 80096c0:	d101      	bne.n	80096c6 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80096c2:	2301      	movs	r3, #1
 80096c4:	e07a      	b.n	80097bc <HAL_RTC_Init+0x10c>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	7c5b      	ldrb	r3, [r3, #17]
 80096ca:	b2db      	uxtb	r3, r3
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d105      	bne.n	80096dc <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	2200      	movs	r2, #0
 80096d4:	741a      	strb	r2, [r3, #16]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80096d6:	6878      	ldr	r0, [r7, #4]
 80096d8:	f7fb fd6c 	bl	80051b4 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	2202      	movs	r2, #2
 80096e0:	745a      	strb	r2, [r3, #17]

  /* Waiting for synchro */
  if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80096e2:	6878      	ldr	r0, [r7, #4]
 80096e4:	f000 fb81 	bl	8009dea <HAL_RTC_WaitForSynchro>
 80096e8:	4603      	mov	r3, r0
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d004      	beq.n	80096f8 <HAL_RTC_Init+0x48>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80096ee:	687b      	ldr	r3, [r7, #4]
 80096f0:	2204      	movs	r2, #4
 80096f2:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 80096f4:	2301      	movs	r3, #1
 80096f6:	e061      	b.n	80097bc <HAL_RTC_Init+0x10c>
  }

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 80096f8:	6878      	ldr	r0, [r7, #4]
 80096fa:	f000 fc3a 	bl	8009f72 <RTC_EnterInitMode>
 80096fe:	4603      	mov	r3, r0
 8009700:	2b00      	cmp	r3, #0
 8009702:	d004      	beq.n	800970e <HAL_RTC_Init+0x5e>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	2204      	movs	r2, #4
 8009708:	745a      	strb	r2, [r3, #17]

    return HAL_ERROR;
 800970a:	2301      	movs	r3, #1
 800970c:	e056      	b.n	80097bc <HAL_RTC_Init+0x10c>
  }
  else
  {
    /* Clear Flags Bits */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_OW | RTC_FLAG_ALRAF | RTC_FLAG_SEC));
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	685a      	ldr	r2, [r3, #4]
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	681b      	ldr	r3, [r3, #0]
 8009718:	f022 0207 	bic.w	r2, r2, #7
 800971c:	605a      	str	r2, [r3, #4]

    if (hrtc->Init.OutPut != RTC_OUTPUTSOURCE_NONE)
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	689b      	ldr	r3, [r3, #8]
 8009722:	2b00      	cmp	r3, #0
 8009724:	d005      	beq.n	8009732 <HAL_RTC_Init+0x82>
    {
      /* Disable the selected Tamper pin */
      CLEAR_BIT(BKP->CR, BKP_CR_TPE);
 8009726:	4b27      	ldr	r3, [pc, #156]	@ (80097c4 <HAL_RTC_Init+0x114>)
 8009728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800972a:	4a26      	ldr	r2, [pc, #152]	@ (80097c4 <HAL_RTC_Init+0x114>)
 800972c:	f023 0301 	bic.w	r3, r3, #1
 8009730:	6313      	str	r3, [r2, #48]	@ 0x30
    }

    /* Set the signal which will be routed to RTC Tamper pin*/
    MODIFY_REG(BKP->RTCCR, (BKP_RTCCR_CCO | BKP_RTCCR_ASOE | BKP_RTCCR_ASOS), hrtc->Init.OutPut);
 8009732:	4b24      	ldr	r3, [pc, #144]	@ (80097c4 <HAL_RTC_Init+0x114>)
 8009734:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009736:	f423 7260 	bic.w	r2, r3, #896	@ 0x380
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	689b      	ldr	r3, [r3, #8]
 800973e:	4921      	ldr	r1, [pc, #132]	@ (80097c4 <HAL_RTC_Init+0x114>)
 8009740:	4313      	orrs	r3, r2
 8009742:	62cb      	str	r3, [r1, #44]	@ 0x2c

    if (hrtc->Init.AsynchPrediv != RTC_AUTO_1_SECOND)
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	685b      	ldr	r3, [r3, #4]
 8009748:	f1b3 3fff 	cmp.w	r3, #4294967295
 800974c:	d003      	beq.n	8009756 <HAL_RTC_Init+0xa6>
    {
      /* RTC Prescaler provided directly by end-user*/
      prescaler = hrtc->Init.AsynchPrediv;
 800974e:	687b      	ldr	r3, [r7, #4]
 8009750:	685b      	ldr	r3, [r3, #4]
 8009752:	60fb      	str	r3, [r7, #12]
 8009754:	e00e      	b.n	8009774 <HAL_RTC_Init+0xc4>
    }
    else
    {
      /* RTC Prescaler will be automatically calculated to get 1 second timebase */
      /* Get the RTCCLK frequency */
      prescaler = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_RTC);
 8009756:	2001      	movs	r0, #1
 8009758:	f7ff fef4 	bl	8009544 <HAL_RCCEx_GetPeriphCLKFreq>
 800975c:	60f8      	str	r0, [r7, #12]

      /* Check that RTC clock is enabled*/
      if (prescaler == 0U)
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	2b00      	cmp	r3, #0
 8009762:	d104      	bne.n	800976e <HAL_RTC_Init+0xbe>
      {
        /* Should not happen. Frequency is not available*/
        hrtc->State = HAL_RTC_STATE_ERROR;
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	2204      	movs	r2, #4
 8009768:	745a      	strb	r2, [r3, #17]
        return HAL_ERROR;
 800976a:	2301      	movs	r3, #1
 800976c:	e026      	b.n	80097bc <HAL_RTC_Init+0x10c>
      }
      else
      {
        /* RTC period = RTCCLK/(RTC_PR + 1) */
        prescaler = prescaler - 1U;
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	3b01      	subs	r3, #1
 8009772:	60fb      	str	r3, [r7, #12]
      }
    }

    /* Configure the RTC_PRLH / RTC_PRLL */
    WRITE_REG(hrtc->Instance->PRLH, ((prescaler >> 16U) & RTC_PRLH_PRL));
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	0c1a      	lsrs	r2, r3, #16
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	f002 020f 	and.w	r2, r2, #15
 8009780:	609a      	str	r2, [r3, #8]
    WRITE_REG(hrtc->Instance->PRLL, (prescaler & RTC_PRLL_PRL));
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	68fa      	ldr	r2, [r7, #12]
 8009788:	b292      	uxth	r2, r2
 800978a:	60da      	str	r2, [r3, #12]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 800978c:	6878      	ldr	r0, [r7, #4]
 800978e:	f000 fc18 	bl	8009fc2 <RTC_ExitInitMode>
 8009792:	4603      	mov	r3, r0
 8009794:	2b00      	cmp	r3, #0
 8009796:	d004      	beq.n	80097a2 <HAL_RTC_Init+0xf2>
    {
      hrtc->State = HAL_RTC_STATE_ERROR;
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	2204      	movs	r2, #4
 800979c:	745a      	strb	r2, [r3, #17]

      return HAL_ERROR;
 800979e:	2301      	movs	r3, #1
 80097a0:	e00c      	b.n	80097bc <HAL_RTC_Init+0x10c>
    }

    /* Initialize date to 1st of January 2000 */
    hrtc->DateToUpdate.Year = 0x00U;
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	2200      	movs	r2, #0
 80097a6:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_MONTH_JANUARY;
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	2201      	movs	r2, #1
 80097ac:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date = 0x01U;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	2201      	movs	r2, #1
 80097b2:	739a      	strb	r2, [r3, #14]

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80097b4:	687b      	ldr	r3, [r7, #4]
 80097b6:	2201      	movs	r2, #1
 80097b8:	745a      	strb	r2, [r3, #17]

    return HAL_OK;
 80097ba:	2300      	movs	r3, #0
  }
}
 80097bc:	4618      	mov	r0, r3
 80097be:	3710      	adds	r7, #16
 80097c0:	46bd      	mov	sp, r7
 80097c2:	bd80      	pop	{r7, pc}
 80097c4:	40006c00 	.word	0x40006c00

080097c8 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80097c8:	b590      	push	{r4, r7, lr}
 80097ca:	b087      	sub	sp, #28
 80097cc:	af00      	add	r7, sp, #0
 80097ce:	60f8      	str	r0, [r7, #12]
 80097d0:	60b9      	str	r1, [r7, #8]
 80097d2:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U;
 80097d4:	2300      	movs	r3, #0
 80097d6:	617b      	str	r3, [r7, #20]
 80097d8:	2300      	movs	r3, #0
 80097da:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	2b00      	cmp	r3, #0
 80097e0:	d002      	beq.n	80097e8 <HAL_RTC_SetTime+0x20>
 80097e2:	68bb      	ldr	r3, [r7, #8]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d101      	bne.n	80097ec <HAL_RTC_SetTime+0x24>
  {
    return HAL_ERROR;
 80097e8:	2301      	movs	r3, #1
 80097ea:	e080      	b.n	80098ee <HAL_RTC_SetTime+0x126>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80097ec:	68fb      	ldr	r3, [r7, #12]
 80097ee:	7c1b      	ldrb	r3, [r3, #16]
 80097f0:	2b01      	cmp	r3, #1
 80097f2:	d101      	bne.n	80097f8 <HAL_RTC_SetTime+0x30>
 80097f4:	2302      	movs	r3, #2
 80097f6:	e07a      	b.n	80098ee <HAL_RTC_SetTime+0x126>
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	2201      	movs	r2, #1
 80097fc:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	2202      	movs	r2, #2
 8009802:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	2b00      	cmp	r3, #0
 8009808:	d113      	bne.n	8009832 <HAL_RTC_SetTime+0x6a>
  {
    assert_param(IS_RTC_HOUR24(sTime->Hours));
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800980a:	68bb      	ldr	r3, [r7, #8]
 800980c:	781b      	ldrb	r3, [r3, #0]
 800980e:	461a      	mov	r2, r3
 8009810:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8009814:	fb03 f202 	mul.w	r2, r3, r2
                              ((uint32_t)sTime->Minutes * 60U) + \
 8009818:	68bb      	ldr	r3, [r7, #8]
 800981a:	785b      	ldrb	r3, [r3, #1]
 800981c:	4619      	mov	r1, r3
 800981e:	460b      	mov	r3, r1
 8009820:	011b      	lsls	r3, r3, #4
 8009822:	1a5b      	subs	r3, r3, r1
 8009824:	009b      	lsls	r3, r3, #2
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 8009826:	4413      	add	r3, r2
                              ((uint32_t)sTime->Seconds));
 8009828:	68ba      	ldr	r2, [r7, #8]
 800982a:	7892      	ldrb	r2, [r2, #2]
    counter_time = (uint32_t)(((uint32_t)sTime->Hours * 3600U) + \
 800982c:	4413      	add	r3, r2
 800982e:	617b      	str	r3, [r7, #20]
 8009830:	e01e      	b.n	8009870 <HAL_RTC_SetTime+0xa8>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));

    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 8009832:	68bb      	ldr	r3, [r7, #8]
 8009834:	781b      	ldrb	r3, [r3, #0]
 8009836:	4618      	mov	r0, r3
 8009838:	f000 fc08 	bl	800a04c <RTC_Bcd2ToByte>
 800983c:	4603      	mov	r3, r0
 800983e:	461a      	mov	r2, r3
 8009840:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8009844:	fb03 f402 	mul.w	r4, r3, r2
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Minutes)) * 60U) + \
 8009848:	68bb      	ldr	r3, [r7, #8]
 800984a:	785b      	ldrb	r3, [r3, #1]
 800984c:	4618      	mov	r0, r3
 800984e:	f000 fbfd 	bl	800a04c <RTC_Bcd2ToByte>
 8009852:	4603      	mov	r3, r0
 8009854:	461a      	mov	r2, r3
 8009856:	4613      	mov	r3, r2
 8009858:	011b      	lsls	r3, r3, #4
 800985a:	1a9b      	subs	r3, r3, r2
 800985c:	009b      	lsls	r3, r3, #2
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800985e:	441c      	add	r4, r3
                    ((uint32_t)(RTC_Bcd2ToByte(sTime->Seconds))));
 8009860:	68bb      	ldr	r3, [r7, #8]
 8009862:	789b      	ldrb	r3, [r3, #2]
 8009864:	4618      	mov	r0, r3
 8009866:	f000 fbf1 	bl	800a04c <RTC_Bcd2ToByte>
 800986a:	4603      	mov	r3, r0
    counter_time = (((uint32_t)(RTC_Bcd2ToByte(sTime->Hours)) * 3600U) + \
 800986c:	4423      	add	r3, r4
 800986e:	617b      	str	r3, [r7, #20]
  }

  /* Write time counter in RTC registers */
  if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8009870:	6979      	ldr	r1, [r7, #20]
 8009872:	68f8      	ldr	r0, [r7, #12]
 8009874:	f000 fb16 	bl	8009ea4 <RTC_WriteTimeCounter>
 8009878:	4603      	mov	r3, r0
 800987a:	2b00      	cmp	r3, #0
 800987c:	d007      	beq.n	800988e <HAL_RTC_SetTime+0xc6>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	2204      	movs	r2, #4
 8009882:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	2200      	movs	r2, #0
 8009888:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 800988a:	2301      	movs	r3, #1
 800988c:	e02f      	b.n	80098ee <HAL_RTC_SetTime+0x126>
  }
  else
  {
    /* Clear Second and overflow flags */
    CLEAR_BIT(hrtc->Instance->CRL, (RTC_FLAG_SEC | RTC_FLAG_OW));
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	685a      	ldr	r2, [r3, #4]
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	f022 0205 	bic.w	r2, r2, #5
 800989c:	605a      	str	r2, [r3, #4]

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 800989e:	68f8      	ldr	r0, [r7, #12]
 80098a0:	f000 fb27 	bl	8009ef2 <RTC_ReadAlarmCounter>
 80098a4:	6138      	str	r0, [r7, #16]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 80098a6:	693b      	ldr	r3, [r7, #16]
 80098a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098ac:	d018      	beq.n	80098e0 <HAL_RTC_SetTime+0x118>
    {
      if (counter_alarm < counter_time)
 80098ae:	693a      	ldr	r2, [r7, #16]
 80098b0:	697b      	ldr	r3, [r7, #20]
 80098b2:	429a      	cmp	r2, r3
 80098b4:	d214      	bcs.n	80098e0 <HAL_RTC_SetTime+0x118>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 80098b6:	693b      	ldr	r3, [r7, #16]
 80098b8:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 80098bc:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 80098c0:	613b      	str	r3, [r7, #16]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 80098c2:	6939      	ldr	r1, [r7, #16]
 80098c4:	68f8      	ldr	r0, [r7, #12]
 80098c6:	f000 fb2d 	bl	8009f24 <RTC_WriteAlarmCounter>
 80098ca:	4603      	mov	r3, r0
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d007      	beq.n	80098e0 <HAL_RTC_SetTime+0x118>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	2204      	movs	r2, #4
 80098d4:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	2200      	movs	r2, #0
 80098da:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 80098dc:	2301      	movs	r3, #1
 80098de:	e006      	b.n	80098ee <HAL_RTC_SetTime+0x126>
        }
      }
    }

    hrtc->State = HAL_RTC_STATE_READY;
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	2201      	movs	r2, #1
 80098e4:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	2200      	movs	r2, #0
 80098ea:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 80098ec:	2300      	movs	r3, #0
  }
}
 80098ee:	4618      	mov	r0, r3
 80098f0:	371c      	adds	r7, #28
 80098f2:	46bd      	mov	sp, r7
 80098f4:	bd90      	pop	{r4, r7, pc}
	...

080098f8 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80098f8:	b580      	push	{r7, lr}
 80098fa:	b088      	sub	sp, #32
 80098fc:	af00      	add	r7, sp, #0
 80098fe:	60f8      	str	r0, [r7, #12]
 8009900:	60b9      	str	r1, [r7, #8]
 8009902:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, days_elapsed = 0U, hours = 0U;
 8009904:	2300      	movs	r3, #0
 8009906:	61bb      	str	r3, [r7, #24]
 8009908:	2300      	movs	r3, #0
 800990a:	61fb      	str	r3, [r7, #28]
 800990c:	2300      	movs	r3, #0
 800990e:	617b      	str	r3, [r7, #20]
 8009910:	2300      	movs	r3, #0
 8009912:	613b      	str	r3, [r7, #16]

  /* Check input parameters */
  if ((hrtc == NULL) || (sTime == NULL))
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	2b00      	cmp	r3, #0
 8009918:	d002      	beq.n	8009920 <HAL_RTC_GetTime+0x28>
 800991a:	68bb      	ldr	r3, [r7, #8]
 800991c:	2b00      	cmp	r3, #0
 800991e:	d101      	bne.n	8009924 <HAL_RTC_GetTime+0x2c>
  {
    return HAL_ERROR;
 8009920:	2301      	movs	r3, #1
 8009922:	e0b5      	b.n	8009a90 <HAL_RTC_GetTime+0x198>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Check if counter overflow occurred */
  if (__HAL_RTC_OVERFLOW_GET_FLAG(hrtc, RTC_FLAG_OW))
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	685b      	ldr	r3, [r3, #4]
 800992a:	f003 0304 	and.w	r3, r3, #4
 800992e:	2b00      	cmp	r3, #0
 8009930:	d001      	beq.n	8009936 <HAL_RTC_GetTime+0x3e>
  {
    return HAL_ERROR;
 8009932:	2301      	movs	r3, #1
 8009934:	e0ac      	b.n	8009a90 <HAL_RTC_GetTime+0x198>
  }

  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8009936:	68f8      	ldr	r0, [r7, #12]
 8009938:	f000 fa84 	bl	8009e44 <RTC_ReadTimeCounter>
 800993c:	61b8      	str	r0, [r7, #24]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 800993e:	69bb      	ldr	r3, [r7, #24]
 8009940:	4a55      	ldr	r2, [pc, #340]	@ (8009a98 <HAL_RTC_GetTime+0x1a0>)
 8009942:	fba2 2303 	umull	r2, r3, r2, r3
 8009946:	0adb      	lsrs	r3, r3, #11
 8009948:	613b      	str	r3, [r7, #16]
  sTime->Minutes  = (uint8_t)((counter_time % 3600U) / 60U);
 800994a:	69ba      	ldr	r2, [r7, #24]
 800994c:	4b52      	ldr	r3, [pc, #328]	@ (8009a98 <HAL_RTC_GetTime+0x1a0>)
 800994e:	fba3 1302 	umull	r1, r3, r3, r2
 8009952:	0adb      	lsrs	r3, r3, #11
 8009954:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 8009958:	fb01 f303 	mul.w	r3, r1, r3
 800995c:	1ad3      	subs	r3, r2, r3
 800995e:	4a4f      	ldr	r2, [pc, #316]	@ (8009a9c <HAL_RTC_GetTime+0x1a4>)
 8009960:	fba2 2303 	umull	r2, r3, r2, r3
 8009964:	095b      	lsrs	r3, r3, #5
 8009966:	b2da      	uxtb	r2, r3
 8009968:	68bb      	ldr	r3, [r7, #8]
 800996a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds  = (uint8_t)((counter_time % 3600U) % 60U);
 800996c:	69bb      	ldr	r3, [r7, #24]
 800996e:	4a4a      	ldr	r2, [pc, #296]	@ (8009a98 <HAL_RTC_GetTime+0x1a0>)
 8009970:	fba2 1203 	umull	r1, r2, r2, r3
 8009974:	0ad2      	lsrs	r2, r2, #11
 8009976:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800997a:	fb01 f202 	mul.w	r2, r1, r2
 800997e:	1a9a      	subs	r2, r3, r2
 8009980:	4b46      	ldr	r3, [pc, #280]	@ (8009a9c <HAL_RTC_GetTime+0x1a4>)
 8009982:	fba3 1302 	umull	r1, r3, r3, r2
 8009986:	0959      	lsrs	r1, r3, #5
 8009988:	460b      	mov	r3, r1
 800998a:	011b      	lsls	r3, r3, #4
 800998c:	1a5b      	subs	r3, r3, r1
 800998e:	009b      	lsls	r3, r3, #2
 8009990:	1ad1      	subs	r1, r2, r3
 8009992:	b2ca      	uxtb	r2, r1
 8009994:	68bb      	ldr	r3, [r7, #8]
 8009996:	709a      	strb	r2, [r3, #2]

  if (hours >= 24U)
 8009998:	693b      	ldr	r3, [r7, #16]
 800999a:	2b17      	cmp	r3, #23
 800999c:	d955      	bls.n	8009a4a <HAL_RTC_GetTime+0x152>
  {
    /* Get number of days elapsed from last calculation */
    days_elapsed = (hours / 24U);
 800999e:	693b      	ldr	r3, [r7, #16]
 80099a0:	4a3f      	ldr	r2, [pc, #252]	@ (8009aa0 <HAL_RTC_GetTime+0x1a8>)
 80099a2:	fba2 2303 	umull	r2, r3, r2, r3
 80099a6:	091b      	lsrs	r3, r3, #4
 80099a8:	617b      	str	r3, [r7, #20]

    /* Set Hours in RTC_TimeTypeDef structure*/
    sTime->Hours = (hours % 24U);
 80099aa:	6939      	ldr	r1, [r7, #16]
 80099ac:	4b3c      	ldr	r3, [pc, #240]	@ (8009aa0 <HAL_RTC_GetTime+0x1a8>)
 80099ae:	fba3 2301 	umull	r2, r3, r3, r1
 80099b2:	091a      	lsrs	r2, r3, #4
 80099b4:	4613      	mov	r3, r2
 80099b6:	005b      	lsls	r3, r3, #1
 80099b8:	4413      	add	r3, r2
 80099ba:	00db      	lsls	r3, r3, #3
 80099bc:	1aca      	subs	r2, r1, r3
 80099be:	b2d2      	uxtb	r2, r2
 80099c0:	68bb      	ldr	r3, [r7, #8]
 80099c2:	701a      	strb	r2, [r3, #0]

    /* Read Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 80099c4:	68f8      	ldr	r0, [r7, #12]
 80099c6:	f000 fa94 	bl	8009ef2 <RTC_ReadAlarmCounter>
 80099ca:	61f8      	str	r0, [r7, #28]

    /* Calculate remaining time to reach alarm (only if set and not yet expired)*/
    if ((counter_alarm != RTC_ALARM_RESETVALUE) && (counter_alarm > counter_time))
 80099cc:	69fb      	ldr	r3, [r7, #28]
 80099ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099d2:	d008      	beq.n	80099e6 <HAL_RTC_GetTime+0xee>
 80099d4:	69fa      	ldr	r2, [r7, #28]
 80099d6:	69bb      	ldr	r3, [r7, #24]
 80099d8:	429a      	cmp	r2, r3
 80099da:	d904      	bls.n	80099e6 <HAL_RTC_GetTime+0xee>
    {
      counter_alarm -= counter_time;
 80099dc:	69fa      	ldr	r2, [r7, #28]
 80099de:	69bb      	ldr	r3, [r7, #24]
 80099e0:	1ad3      	subs	r3, r2, r3
 80099e2:	61fb      	str	r3, [r7, #28]
 80099e4:	e002      	b.n	80099ec <HAL_RTC_GetTime+0xf4>
    }
    else
    {
      /* In case of counter_alarm < counter_time */
      /* Alarm expiration already occurred but alarm not deactivated */
      counter_alarm = RTC_ALARM_RESETVALUE;
 80099e6:	f04f 33ff 	mov.w	r3, #4294967295
 80099ea:	61fb      	str	r3, [r7, #28]
    }

    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= (days_elapsed * 24U * 3600U);
 80099ec:	697b      	ldr	r3, [r7, #20]
 80099ee:	4a2d      	ldr	r2, [pc, #180]	@ (8009aa4 <HAL_RTC_GetTime+0x1ac>)
 80099f0:	fb02 f303 	mul.w	r3, r2, r3
 80099f4:	69ba      	ldr	r2, [r7, #24]
 80099f6:	1ad3      	subs	r3, r2, r3
 80099f8:	61bb      	str	r3, [r7, #24]

    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 80099fa:	69b9      	ldr	r1, [r7, #24]
 80099fc:	68f8      	ldr	r0, [r7, #12]
 80099fe:	f000 fa51 	bl	8009ea4 <RTC_WriteTimeCounter>
 8009a02:	4603      	mov	r3, r0
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d001      	beq.n	8009a0c <HAL_RTC_GetTime+0x114>
    {
      return HAL_ERROR;
 8009a08:	2301      	movs	r3, #1
 8009a0a:	e041      	b.n	8009a90 <HAL_RTC_GetTime+0x198>
    }

    /* Set updated alarm to be set */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8009a0c:	69fb      	ldr	r3, [r7, #28]
 8009a0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a12:	d00c      	beq.n	8009a2e <HAL_RTC_GetTime+0x136>
    {
      counter_alarm += counter_time;
 8009a14:	69fa      	ldr	r2, [r7, #28]
 8009a16:	69bb      	ldr	r3, [r7, #24]
 8009a18:	4413      	add	r3, r2
 8009a1a:	61fb      	str	r3, [r7, #28]

      /* Write time counter in RTC registers */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8009a1c:	69f9      	ldr	r1, [r7, #28]
 8009a1e:	68f8      	ldr	r0, [r7, #12]
 8009a20:	f000 fa80 	bl	8009f24 <RTC_WriteAlarmCounter>
 8009a24:	4603      	mov	r3, r0
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	d00a      	beq.n	8009a40 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8009a2a:	2301      	movs	r3, #1
 8009a2c:	e030      	b.n	8009a90 <HAL_RTC_GetTime+0x198>
      }
    }
    else
    {
      /* Alarm already occurred. Set it to reset values to avoid unexpected expiration */
      if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8009a2e:	69f9      	ldr	r1, [r7, #28]
 8009a30:	68f8      	ldr	r0, [r7, #12]
 8009a32:	f000 fa77 	bl	8009f24 <RTC_WriteAlarmCounter>
 8009a36:	4603      	mov	r3, r0
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	d001      	beq.n	8009a40 <HAL_RTC_GetTime+0x148>
      {
        return HAL_ERROR;
 8009a3c:	2301      	movs	r3, #1
 8009a3e:	e027      	b.n	8009a90 <HAL_RTC_GetTime+0x198>
      }
    }

    /* Update date */
    RTC_DateUpdate(hrtc, days_elapsed);
 8009a40:	6979      	ldr	r1, [r7, #20]
 8009a42:	68f8      	ldr	r0, [r7, #12]
 8009a44:	f000 fb1f 	bl	800a086 <RTC_DateUpdate>
 8009a48:	e003      	b.n	8009a52 <HAL_RTC_GetTime+0x15a>
  }
  else
  {
    sTime->Hours = hours;
 8009a4a:	693b      	ldr	r3, [r7, #16]
 8009a4c:	b2da      	uxtb	r2, r3
 8009a4e:	68bb      	ldr	r3, [r7, #8]
 8009a50:	701a      	strb	r2, [r3, #0]
  }

  /* Check the input parameters format */
  if (Format != RTC_FORMAT_BIN)
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d01a      	beq.n	8009a8e <HAL_RTC_GetTime+0x196>
  {
    /* Convert the time structure parameters to BCD format */
    sTime->Hours    = (uint8_t)RTC_ByteToBcd2(sTime->Hours);
 8009a58:	68bb      	ldr	r3, [r7, #8]
 8009a5a:	781b      	ldrb	r3, [r3, #0]
 8009a5c:	4618      	mov	r0, r3
 8009a5e:	f000 fad8 	bl	800a012 <RTC_ByteToBcd2>
 8009a62:	4603      	mov	r3, r0
 8009a64:	461a      	mov	r2, r3
 8009a66:	68bb      	ldr	r3, [r7, #8]
 8009a68:	701a      	strb	r2, [r3, #0]
    sTime->Minutes  = (uint8_t)RTC_ByteToBcd2(sTime->Minutes);
 8009a6a:	68bb      	ldr	r3, [r7, #8]
 8009a6c:	785b      	ldrb	r3, [r3, #1]
 8009a6e:	4618      	mov	r0, r3
 8009a70:	f000 facf 	bl	800a012 <RTC_ByteToBcd2>
 8009a74:	4603      	mov	r3, r0
 8009a76:	461a      	mov	r2, r3
 8009a78:	68bb      	ldr	r3, [r7, #8]
 8009a7a:	705a      	strb	r2, [r3, #1]
    sTime->Seconds  = (uint8_t)RTC_ByteToBcd2(sTime->Seconds);
 8009a7c:	68bb      	ldr	r3, [r7, #8]
 8009a7e:	789b      	ldrb	r3, [r3, #2]
 8009a80:	4618      	mov	r0, r3
 8009a82:	f000 fac6 	bl	800a012 <RTC_ByteToBcd2>
 8009a86:	4603      	mov	r3, r0
 8009a88:	461a      	mov	r2, r3
 8009a8a:	68bb      	ldr	r3, [r7, #8]
 8009a8c:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8009a8e:	2300      	movs	r3, #0
}
 8009a90:	4618      	mov	r0, r3
 8009a92:	3720      	adds	r7, #32
 8009a94:	46bd      	mov	sp, r7
 8009a96:	bd80      	pop	{r7, pc}
 8009a98:	91a2b3c5 	.word	0x91a2b3c5
 8009a9c:	88888889 	.word	0x88888889
 8009aa0:	aaaaaaab 	.word	0xaaaaaaab
 8009aa4:	00015180 	.word	0x00015180

08009aa8 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8009aa8:	b580      	push	{r7, lr}
 8009aaa:	b088      	sub	sp, #32
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	60f8      	str	r0, [r7, #12]
 8009ab0:	60b9      	str	r1, [r7, #8]
 8009ab2:	607a      	str	r2, [r7, #4]
  uint32_t counter_time = 0U, counter_alarm = 0U, hours = 0U;
 8009ab4:	2300      	movs	r3, #0
 8009ab6:	61fb      	str	r3, [r7, #28]
 8009ab8:	2300      	movs	r3, #0
 8009aba:	61bb      	str	r3, [r7, #24]
 8009abc:	2300      	movs	r3, #0
 8009abe:	617b      	str	r3, [r7, #20]

  /* Check input parameters */
  if ((hrtc == NULL) || (sDate == NULL))
 8009ac0:	68fb      	ldr	r3, [r7, #12]
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d002      	beq.n	8009acc <HAL_RTC_SetDate+0x24>
 8009ac6:	68bb      	ldr	r3, [r7, #8]
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d101      	bne.n	8009ad0 <HAL_RTC_SetDate+0x28>
  {
    return HAL_ERROR;
 8009acc:	2301      	movs	r3, #1
 8009ace:	e097      	b.n	8009c00 <HAL_RTC_SetDate+0x158>

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	7c1b      	ldrb	r3, [r3, #16]
 8009ad4:	2b01      	cmp	r3, #1
 8009ad6:	d101      	bne.n	8009adc <HAL_RTC_SetDate+0x34>
 8009ad8:	2302      	movs	r3, #2
 8009ada:	e091      	b.n	8009c00 <HAL_RTC_SetDate+0x158>
 8009adc:	68fb      	ldr	r3, [r7, #12]
 8009ade:	2201      	movs	r2, #1
 8009ae0:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	2202      	movs	r2, #2
 8009ae6:	745a      	strb	r2, [r3, #17]

  if (Format == RTC_FORMAT_BIN)
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	d10c      	bne.n	8009b08 <HAL_RTC_SetDate+0x60>
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = sDate->Year;
 8009aee:	68bb      	ldr	r3, [r7, #8]
 8009af0:	78da      	ldrb	r2, [r3, #3]
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = sDate->Month;
 8009af6:	68bb      	ldr	r3, [r7, #8]
 8009af8:	785a      	ldrb	r2, [r3, #1]
 8009afa:	68fb      	ldr	r3, [r7, #12]
 8009afc:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = sDate->Date;
 8009afe:	68bb      	ldr	r3, [r7, #8]
 8009b00:	789a      	ldrb	r2, [r3, #2]
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	739a      	strb	r2, [r3, #14]
 8009b06:	e01a      	b.n	8009b3e <HAL_RTC_SetDate+0x96>
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    /* Change the current date */
    hrtc->DateToUpdate.Year  = RTC_Bcd2ToByte(sDate->Year);
 8009b08:	68bb      	ldr	r3, [r7, #8]
 8009b0a:	78db      	ldrb	r3, [r3, #3]
 8009b0c:	4618      	mov	r0, r3
 8009b0e:	f000 fa9d 	bl	800a04c <RTC_Bcd2ToByte>
 8009b12:	4603      	mov	r3, r0
 8009b14:	461a      	mov	r2, r3
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	73da      	strb	r2, [r3, #15]
    hrtc->DateToUpdate.Month = RTC_Bcd2ToByte(sDate->Month);
 8009b1a:	68bb      	ldr	r3, [r7, #8]
 8009b1c:	785b      	ldrb	r3, [r3, #1]
 8009b1e:	4618      	mov	r0, r3
 8009b20:	f000 fa94 	bl	800a04c <RTC_Bcd2ToByte>
 8009b24:	4603      	mov	r3, r0
 8009b26:	461a      	mov	r2, r3
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	735a      	strb	r2, [r3, #13]
    hrtc->DateToUpdate.Date  = RTC_Bcd2ToByte(sDate->Date);
 8009b2c:	68bb      	ldr	r3, [r7, #8]
 8009b2e:	789b      	ldrb	r3, [r3, #2]
 8009b30:	4618      	mov	r0, r3
 8009b32:	f000 fa8b 	bl	800a04c <RTC_Bcd2ToByte>
 8009b36:	4603      	mov	r3, r0
 8009b38:	461a      	mov	r2, r3
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	739a      	strb	r2, [r3, #14]
  }

  /* WeekDay set by user can be ignored because automatically calculated */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(hrtc->DateToUpdate.Year, hrtc->DateToUpdate.Month, hrtc->DateToUpdate.Date);
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	7bdb      	ldrb	r3, [r3, #15]
 8009b42:	4618      	mov	r0, r3
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	7b59      	ldrb	r1, [r3, #13]
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	7b9b      	ldrb	r3, [r3, #14]
 8009b4c:	461a      	mov	r2, r3
 8009b4e:	f000 fb75 	bl	800a23c <RTC_WeekDayNum>
 8009b52:	4603      	mov	r3, r0
 8009b54:	461a      	mov	r2, r3
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	731a      	strb	r2, [r3, #12]
  sDate->WeekDay = hrtc->DateToUpdate.WeekDay;
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	7b1a      	ldrb	r2, [r3, #12]
 8009b5e:	68bb      	ldr	r3, [r7, #8]
 8009b60:	701a      	strb	r2, [r3, #0]

  /* Reset time to be aligned on the same day */
  /* Read the time counter*/
  counter_time = RTC_ReadTimeCounter(hrtc);
 8009b62:	68f8      	ldr	r0, [r7, #12]
 8009b64:	f000 f96e 	bl	8009e44 <RTC_ReadTimeCounter>
 8009b68:	61f8      	str	r0, [r7, #28]

  /* Fill the structure fields with the read parameters */
  hours = counter_time / 3600U;
 8009b6a:	69fb      	ldr	r3, [r7, #28]
 8009b6c:	4a26      	ldr	r2, [pc, #152]	@ (8009c08 <HAL_RTC_SetDate+0x160>)
 8009b6e:	fba2 2303 	umull	r2, r3, r2, r3
 8009b72:	0adb      	lsrs	r3, r3, #11
 8009b74:	617b      	str	r3, [r7, #20]
  if (hours > 24U)
 8009b76:	697b      	ldr	r3, [r7, #20]
 8009b78:	2b18      	cmp	r3, #24
 8009b7a:	d93a      	bls.n	8009bf2 <HAL_RTC_SetDate+0x14a>
  {
    /* Set updated time in decreasing counter by number of days elapsed */
    counter_time -= ((hours / 24U) * 24U * 3600U);
 8009b7c:	697b      	ldr	r3, [r7, #20]
 8009b7e:	4a23      	ldr	r2, [pc, #140]	@ (8009c0c <HAL_RTC_SetDate+0x164>)
 8009b80:	fba2 2303 	umull	r2, r3, r2, r3
 8009b84:	091b      	lsrs	r3, r3, #4
 8009b86:	4a22      	ldr	r2, [pc, #136]	@ (8009c10 <HAL_RTC_SetDate+0x168>)
 8009b88:	fb02 f303 	mul.w	r3, r2, r3
 8009b8c:	69fa      	ldr	r2, [r7, #28]
 8009b8e:	1ad3      	subs	r3, r2, r3
 8009b90:	61fb      	str	r3, [r7, #28]
    /* Write time counter in RTC registers */
    if (RTC_WriteTimeCounter(hrtc, counter_time) != HAL_OK)
 8009b92:	69f9      	ldr	r1, [r7, #28]
 8009b94:	68f8      	ldr	r0, [r7, #12]
 8009b96:	f000 f985 	bl	8009ea4 <RTC_WriteTimeCounter>
 8009b9a:	4603      	mov	r3, r0
 8009b9c:	2b00      	cmp	r3, #0
 8009b9e:	d007      	beq.n	8009bb0 <HAL_RTC_SetDate+0x108>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	2204      	movs	r2, #4
 8009ba4:	745a      	strb	r2, [r3, #17]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	2200      	movs	r2, #0
 8009baa:	741a      	strb	r2, [r3, #16]

      return HAL_ERROR;
 8009bac:	2301      	movs	r3, #1
 8009bae:	e027      	b.n	8009c00 <HAL_RTC_SetDate+0x158>
    }

    /* Read current Alarm counter in RTC registers */
    counter_alarm = RTC_ReadAlarmCounter(hrtc);
 8009bb0:	68f8      	ldr	r0, [r7, #12]
 8009bb2:	f000 f99e 	bl	8009ef2 <RTC_ReadAlarmCounter>
 8009bb6:	61b8      	str	r0, [r7, #24]

    /* Set again alarm to match with new time if enabled */
    if (counter_alarm != RTC_ALARM_RESETVALUE)
 8009bb8:	69bb      	ldr	r3, [r7, #24]
 8009bba:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009bbe:	d018      	beq.n	8009bf2 <HAL_RTC_SetDate+0x14a>
    {
      if (counter_alarm < counter_time)
 8009bc0:	69ba      	ldr	r2, [r7, #24]
 8009bc2:	69fb      	ldr	r3, [r7, #28]
 8009bc4:	429a      	cmp	r2, r3
 8009bc6:	d214      	bcs.n	8009bf2 <HAL_RTC_SetDate+0x14a>
      {
        /* Add 1 day to alarm counter*/
        counter_alarm += (uint32_t)(24U * 3600U);
 8009bc8:	69bb      	ldr	r3, [r7, #24]
 8009bca:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8009bce:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8009bd2:	61bb      	str	r3, [r7, #24]

        /* Write new Alarm counter in RTC registers */
        if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8009bd4:	69b9      	ldr	r1, [r7, #24]
 8009bd6:	68f8      	ldr	r0, [r7, #12]
 8009bd8:	f000 f9a4 	bl	8009f24 <RTC_WriteAlarmCounter>
 8009bdc:	4603      	mov	r3, r0
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d007      	beq.n	8009bf2 <HAL_RTC_SetDate+0x14a>
        {
          /* Set RTC state */
          hrtc->State = HAL_RTC_STATE_ERROR;
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	2204      	movs	r2, #4
 8009be6:	745a      	strb	r2, [r3, #17]

          /* Process Unlocked */
          __HAL_UNLOCK(hrtc);
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	2200      	movs	r2, #0
 8009bec:	741a      	strb	r2, [r3, #16]

          return HAL_ERROR;
 8009bee:	2301      	movs	r3, #1
 8009bf0:	e006      	b.n	8009c00 <HAL_RTC_SetDate+0x158>
    }


  }

  hrtc->State = HAL_RTC_STATE_READY ;
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	2201      	movs	r2, #1
 8009bf6:	745a      	strb	r2, [r3, #17]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	2200      	movs	r2, #0
 8009bfc:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8009bfe:	2300      	movs	r3, #0
}
 8009c00:	4618      	mov	r0, r3
 8009c02:	3720      	adds	r7, #32
 8009c04:	46bd      	mov	sp, r7
 8009c06:	bd80      	pop	{r7, pc}
 8009c08:	91a2b3c5 	.word	0x91a2b3c5
 8009c0c:	aaaaaaab 	.word	0xaaaaaaab
 8009c10:	00015180 	.word	0x00015180

08009c14 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8009c14:	b590      	push	{r4, r7, lr}
 8009c16:	b089      	sub	sp, #36	@ 0x24
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	60f8      	str	r0, [r7, #12]
 8009c1c:	60b9      	str	r1, [r7, #8]
 8009c1e:	607a      	str	r2, [r7, #4]
  uint32_t counter_alarm = 0U, counter_time;
 8009c20:	2300      	movs	r3, #0
 8009c22:	61fb      	str	r3, [r7, #28]
  RTC_TimeTypeDef stime = {0U};
 8009c24:	f107 0314 	add.w	r3, r7, #20
 8009c28:	2100      	movs	r1, #0
 8009c2a:	460a      	mov	r2, r1
 8009c2c:	801a      	strh	r2, [r3, #0]
 8009c2e:	460a      	mov	r2, r1
 8009c30:	709a      	strb	r2, [r3, #2]

  /* Check input parameters */
  if ((hrtc == NULL) || (sAlarm == NULL))
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d002      	beq.n	8009c3e <HAL_RTC_SetAlarm_IT+0x2a>
 8009c38:	68bb      	ldr	r3, [r7, #8]
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d101      	bne.n	8009c42 <HAL_RTC_SetAlarm_IT+0x2e>
  {
    return HAL_ERROR;
 8009c3e:	2301      	movs	r3, #1
 8009c40:	e099      	b.n	8009d76 <HAL_RTC_SetAlarm_IT+0x162>
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_ALARM(sAlarm->Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009c42:	68fb      	ldr	r3, [r7, #12]
 8009c44:	7c1b      	ldrb	r3, [r3, #16]
 8009c46:	2b01      	cmp	r3, #1
 8009c48:	d101      	bne.n	8009c4e <HAL_RTC_SetAlarm_IT+0x3a>
 8009c4a:	2302      	movs	r3, #2
 8009c4c:	e093      	b.n	8009d76 <HAL_RTC_SetAlarm_IT+0x162>
 8009c4e:	68fb      	ldr	r3, [r7, #12]
 8009c50:	2201      	movs	r2, #1
 8009c52:	741a      	strb	r2, [r3, #16]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009c54:	68fb      	ldr	r3, [r7, #12]
 8009c56:	2202      	movs	r2, #2
 8009c58:	745a      	strb	r2, [r3, #17]

  /* Call HAL_RTC_GetTime function to update date if counter higher than 24 hours */
  if (HAL_RTC_GetTime(hrtc, &stime, RTC_FORMAT_BIN) != HAL_OK)
 8009c5a:	f107 0314 	add.w	r3, r7, #20
 8009c5e:	2200      	movs	r2, #0
 8009c60:	4619      	mov	r1, r3
 8009c62:	68f8      	ldr	r0, [r7, #12]
 8009c64:	f7ff fe48 	bl	80098f8 <HAL_RTC_GetTime>
 8009c68:	4603      	mov	r3, r0
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d001      	beq.n	8009c72 <HAL_RTC_SetAlarm_IT+0x5e>
  {
    return HAL_ERROR;
 8009c6e:	2301      	movs	r3, #1
 8009c70:	e081      	b.n	8009d76 <HAL_RTC_SetAlarm_IT+0x162>
  }

  /* Convert time in seconds */
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8009c72:	7d3b      	ldrb	r3, [r7, #20]
 8009c74:	461a      	mov	r2, r3
 8009c76:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8009c7a:	fb03 f202 	mul.w	r2, r3, r2
                            ((uint32_t)stime.Minutes * 60U) + \
 8009c7e:	7d7b      	ldrb	r3, [r7, #21]
 8009c80:	4619      	mov	r1, r3
 8009c82:	460b      	mov	r3, r1
 8009c84:	011b      	lsls	r3, r3, #4
 8009c86:	1a5b      	subs	r3, r3, r1
 8009c88:	009b      	lsls	r3, r3, #2
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8009c8a:	4413      	add	r3, r2
                            ((uint32_t)stime.Seconds));
 8009c8c:	7dba      	ldrb	r2, [r7, #22]
  counter_time = (uint32_t)(((uint32_t)stime.Hours * 3600U) + \
 8009c8e:	4413      	add	r3, r2
 8009c90:	61bb      	str	r3, [r7, #24]

  if (Format == RTC_FORMAT_BIN)
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d113      	bne.n	8009cc0 <HAL_RTC_SetAlarm_IT+0xac>
  {
    assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
    assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
    assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8009c98:	68bb      	ldr	r3, [r7, #8]
 8009c9a:	781b      	ldrb	r3, [r3, #0]
 8009c9c:	461a      	mov	r2, r3
 8009c9e:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8009ca2:	fb03 f202 	mul.w	r2, r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Minutes * 60U) + \
 8009ca6:	68bb      	ldr	r3, [r7, #8]
 8009ca8:	785b      	ldrb	r3, [r3, #1]
 8009caa:	4619      	mov	r1, r3
 8009cac:	460b      	mov	r3, r1
 8009cae:	011b      	lsls	r3, r3, #4
 8009cb0:	1a5b      	subs	r3, r3, r1
 8009cb2:	009b      	lsls	r3, r3, #2
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8009cb4:	4413      	add	r3, r2
                               ((uint32_t)sAlarm->AlarmTime.Seconds));
 8009cb6:	68ba      	ldr	r2, [r7, #8]
 8009cb8:	7892      	ldrb	r2, [r2, #2]
    counter_alarm = (uint32_t)(((uint32_t)sAlarm->AlarmTime.Hours * 3600U) + \
 8009cba:	4413      	add	r3, r2
 8009cbc:	61fb      	str	r3, [r7, #28]
 8009cbe:	e01e      	b.n	8009cfe <HAL_RTC_SetAlarm_IT+0xea>
  {
    assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));

    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8009cc0:	68bb      	ldr	r3, [r7, #8]
 8009cc2:	781b      	ldrb	r3, [r3, #0]
 8009cc4:	4618      	mov	r0, r3
 8009cc6:	f000 f9c1 	bl	800a04c <RTC_Bcd2ToByte>
 8009cca:	4603      	mov	r3, r0
 8009ccc:	461a      	mov	r2, r3
 8009cce:	f44f 6361 	mov.w	r3, #3600	@ 0xe10
 8009cd2:	fb03 f402 	mul.w	r4, r3, r2
                     ((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Minutes)) * 60U) + \
 8009cd6:	68bb      	ldr	r3, [r7, #8]
 8009cd8:	785b      	ldrb	r3, [r3, #1]
 8009cda:	4618      	mov	r0, r3
 8009cdc:	f000 f9b6 	bl	800a04c <RTC_Bcd2ToByte>
 8009ce0:	4603      	mov	r3, r0
 8009ce2:	461a      	mov	r2, r3
 8009ce4:	4613      	mov	r3, r2
 8009ce6:	011b      	lsls	r3, r3, #4
 8009ce8:	1a9b      	subs	r3, r3, r2
 8009cea:	009b      	lsls	r3, r3, #2
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8009cec:	441c      	add	r4, r3
                     ((uint32_t)RTC_Bcd2ToByte(sAlarm->AlarmTime.Seconds)));
 8009cee:	68bb      	ldr	r3, [r7, #8]
 8009cf0:	789b      	ldrb	r3, [r3, #2]
 8009cf2:	4618      	mov	r0, r3
 8009cf4:	f000 f9aa 	bl	800a04c <RTC_Bcd2ToByte>
 8009cf8:	4603      	mov	r3, r0
    counter_alarm = (((uint32_t)(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)) * 3600U) + \
 8009cfa:	4423      	add	r3, r4
 8009cfc:	61fb      	str	r3, [r7, #28]
  }

  /* Check that requested alarm should expire in the same day (otherwise add 1 day) */
  if (counter_alarm < counter_time)
 8009cfe:	69fa      	ldr	r2, [r7, #28]
 8009d00:	69bb      	ldr	r3, [r7, #24]
 8009d02:	429a      	cmp	r2, r3
 8009d04:	d205      	bcs.n	8009d12 <HAL_RTC_SetAlarm_IT+0xfe>
  {
    /* Add 1 day to alarm counter*/
    counter_alarm += (uint32_t)(24U * 3600U);
 8009d06:	69fb      	ldr	r3, [r7, #28]
 8009d08:	f503 33a8 	add.w	r3, r3, #86016	@ 0x15000
 8009d0c:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8009d10:	61fb      	str	r3, [r7, #28]
  }

  /* Write alarm counter in RTC registers */
  if (RTC_WriteAlarmCounter(hrtc, counter_alarm) != HAL_OK)
 8009d12:	69f9      	ldr	r1, [r7, #28]
 8009d14:	68f8      	ldr	r0, [r7, #12]
 8009d16:	f000 f905 	bl	8009f24 <RTC_WriteAlarmCounter>
 8009d1a:	4603      	mov	r3, r0
 8009d1c:	2b00      	cmp	r3, #0
 8009d1e:	d007      	beq.n	8009d30 <HAL_RTC_SetAlarm_IT+0x11c>
  {
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	2204      	movs	r2, #4
 8009d24:	745a      	strb	r2, [r3, #17]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	2200      	movs	r2, #0
 8009d2a:	741a      	strb	r2, [r3, #16]

    return HAL_ERROR;
 8009d2c:	2301      	movs	r3, #1
 8009d2e:	e022      	b.n	8009d76 <HAL_RTC_SetAlarm_IT+0x162>
  }
  else
  {
    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	685a      	ldr	r2, [r3, #4]
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	f022 0202 	bic.w	r2, r2, #2
 8009d3e:	605a      	str	r2, [r3, #4]

    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	681a      	ldr	r2, [r3, #0]
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	f042 0202 	orr.w	r2, r2, #2
 8009d4e:	601a      	str	r2, [r3, #0]

    /* RTC Alarm Interrupt Configuration: EXTI configuration */
    __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8009d50:	4b0b      	ldr	r3, [pc, #44]	@ (8009d80 <HAL_RTC_SetAlarm_IT+0x16c>)
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	4a0a      	ldr	r2, [pc, #40]	@ (8009d80 <HAL_RTC_SetAlarm_IT+0x16c>)
 8009d56:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009d5a:	6013      	str	r3, [r2, #0]

    __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 8009d5c:	4b08      	ldr	r3, [pc, #32]	@ (8009d80 <HAL_RTC_SetAlarm_IT+0x16c>)
 8009d5e:	689b      	ldr	r3, [r3, #8]
 8009d60:	4a07      	ldr	r2, [pc, #28]	@ (8009d80 <HAL_RTC_SetAlarm_IT+0x16c>)
 8009d62:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009d66:	6093      	str	r3, [r2, #8]

    hrtc->State = HAL_RTC_STATE_READY;
 8009d68:	68fb      	ldr	r3, [r7, #12]
 8009d6a:	2201      	movs	r2, #1
 8009d6c:	745a      	strb	r2, [r3, #17]

    __HAL_UNLOCK(hrtc);
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	2200      	movs	r2, #0
 8009d72:	741a      	strb	r2, [r3, #16]

    return HAL_OK;
 8009d74:	2300      	movs	r3, #0
  }
}
 8009d76:	4618      	mov	r0, r3
 8009d78:	3724      	adds	r7, #36	@ 0x24
 8009d7a:	46bd      	mov	sp, r7
 8009d7c:	bd90      	pop	{r4, r7, pc}
 8009d7e:	bf00      	nop
 8009d80:	40010400 	.word	0x40010400

08009d84 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8009d84:	b580      	push	{r7, lr}
 8009d86:	b082      	sub	sp, #8
 8009d88:	af00      	add	r7, sp, #0
 8009d8a:	6078      	str	r0, [r7, #4]
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA))
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	f003 0302 	and.w	r3, r3, #2
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d011      	beq.n	8009dbe <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Get the status of the Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	685b      	ldr	r3, [r3, #4]
 8009da0:	f003 0302 	and.w	r3, r3, #2
 8009da4:	2b00      	cmp	r3, #0
 8009da6:	d00a      	beq.n	8009dbe <HAL_RTC_AlarmIRQHandler+0x3a>
    {
      /* AlarmA callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 8009da8:	6878      	ldr	r0, [r7, #4]
 8009daa:	f000 f815 	bl	8009dd8 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the Alarm interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	681b      	ldr	r3, [r3, #0]
 8009db2:	685a      	ldr	r2, [r3, #4]
 8009db4:	687b      	ldr	r3, [r7, #4]
 8009db6:	681b      	ldr	r3, [r3, #0]
 8009db8:	f022 0202 	bic.w	r2, r2, #2
 8009dbc:	605a      	str	r2, [r3, #4]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8009dbe:	4b05      	ldr	r3, [pc, #20]	@ (8009dd4 <HAL_RTC_AlarmIRQHandler+0x50>)
 8009dc0:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8009dc4:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	2201      	movs	r2, #1
 8009dca:	745a      	strb	r2, [r3, #17]
}
 8009dcc:	bf00      	nop
 8009dce:	3708      	adds	r7, #8
 8009dd0:	46bd      	mov	sp, r7
 8009dd2:	bd80      	pop	{r7, pc}
 8009dd4:	40010400 	.word	0x40010400

08009dd8 <HAL_RTC_AlarmAEventCallback>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8009dd8:	b480      	push	{r7}
 8009dda:	b083      	sub	sp, #12
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmAEventCallback could be implemented in the user file
   */
}
 8009de0:	bf00      	nop
 8009de2:	370c      	adds	r7, #12
 8009de4:	46bd      	mov	sp, r7
 8009de6:	bc80      	pop	{r7}
 8009de8:	4770      	bx	lr

08009dea <HAL_RTC_WaitForSynchro>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8009dea:	b580      	push	{r7, lr}
 8009dec:	b084      	sub	sp, #16
 8009dee:	af00      	add	r7, sp, #0
 8009df0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009df2:	2300      	movs	r3, #0
 8009df4:	60fb      	str	r3, [r7, #12]

  /* Check input parameters */
  if (hrtc == NULL)
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d101      	bne.n	8009e00 <HAL_RTC_WaitForSynchro+0x16>
  {
    return HAL_ERROR;
 8009dfc:	2301      	movs	r3, #1
 8009dfe:	e01d      	b.n	8009e3c <HAL_RTC_WaitForSynchro+0x52>
  }

  /* Clear RSF flag */
  CLEAR_BIT(hrtc->Instance->CRL, RTC_FLAG_RSF);
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	685a      	ldr	r2, [r3, #4]
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	f022 0208 	bic.w	r2, r2, #8
 8009e0e:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8009e10:	f7fc fa38 	bl	8006284 <HAL_GetTick>
 8009e14:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8009e16:	e009      	b.n	8009e2c <HAL_RTC_WaitForSynchro+0x42>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8009e18:	f7fc fa34 	bl	8006284 <HAL_GetTick>
 8009e1c:	4602      	mov	r2, r0
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	1ad3      	subs	r3, r2, r3
 8009e22:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009e26:	d901      	bls.n	8009e2c <HAL_RTC_WaitForSynchro+0x42>
    {
      return HAL_TIMEOUT;
 8009e28:	2303      	movs	r3, #3
 8009e2a:	e007      	b.n	8009e3c <HAL_RTC_WaitForSynchro+0x52>
  while ((hrtc->Instance->CRL & RTC_FLAG_RSF) == (uint32_t)RESET)
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	681b      	ldr	r3, [r3, #0]
 8009e30:	685b      	ldr	r3, [r3, #4]
 8009e32:	f003 0308 	and.w	r3, r3, #8
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d0ee      	beq.n	8009e18 <HAL_RTC_WaitForSynchro+0x2e>
    }
  }

  return HAL_OK;
 8009e3a:	2300      	movs	r3, #0
}
 8009e3c:	4618      	mov	r0, r3
 8009e3e:	3710      	adds	r7, #16
 8009e40:	46bd      	mov	sp, r7
 8009e42:	bd80      	pop	{r7, pc}

08009e44 <RTC_ReadTimeCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadTimeCounter(RTC_HandleTypeDef *hrtc)
{
 8009e44:	b480      	push	{r7}
 8009e46:	b087      	sub	sp, #28
 8009e48:	af00      	add	r7, sp, #0
 8009e4a:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, high2 = 0U, low = 0U;
 8009e4c:	2300      	movs	r3, #0
 8009e4e:	827b      	strh	r3, [r7, #18]
 8009e50:	2300      	movs	r3, #0
 8009e52:	823b      	strh	r3, [r7, #16]
 8009e54:	2300      	movs	r3, #0
 8009e56:	81fb      	strh	r3, [r7, #14]
  uint32_t timecounter = 0U;
 8009e58:	2300      	movs	r3, #0
 8009e5a:	617b      	str	r3, [r7, #20]

  high1 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	699b      	ldr	r3, [r3, #24]
 8009e62:	827b      	strh	r3, [r7, #18]
  low   = READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT);
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	681b      	ldr	r3, [r3, #0]
 8009e68:	69db      	ldr	r3, [r3, #28]
 8009e6a:	81fb      	strh	r3, [r7, #14]
  high2 = READ_REG(hrtc->Instance->CNTH & RTC_CNTH_RTC_CNT);
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	699b      	ldr	r3, [r3, #24]
 8009e72:	823b      	strh	r3, [r7, #16]

  if (high1 != high2)
 8009e74:	8a7a      	ldrh	r2, [r7, #18]
 8009e76:	8a3b      	ldrh	r3, [r7, #16]
 8009e78:	429a      	cmp	r2, r3
 8009e7a:	d008      	beq.n	8009e8e <RTC_ReadTimeCounter+0x4a>
  {
    /* In this case the counter roll over during reading of CNTL and CNTH registers,
       read again CNTL register then return the counter value */
    timecounter = (((uint32_t) high2 << 16U) | READ_REG(hrtc->Instance->CNTL & RTC_CNTL_RTC_CNT));
 8009e7c:	8a3b      	ldrh	r3, [r7, #16]
 8009e7e:	041a      	lsls	r2, r3, #16
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	681b      	ldr	r3, [r3, #0]
 8009e84:	69db      	ldr	r3, [r3, #28]
 8009e86:	b29b      	uxth	r3, r3
 8009e88:	4313      	orrs	r3, r2
 8009e8a:	617b      	str	r3, [r7, #20]
 8009e8c:	e004      	b.n	8009e98 <RTC_ReadTimeCounter+0x54>
  }
  else
  {
    /* No counter roll over during reading of CNTL and CNTH registers, counter
       value is equal to first value of CNTL and CNTH */
    timecounter = (((uint32_t) high1 << 16U) | low);
 8009e8e:	8a7b      	ldrh	r3, [r7, #18]
 8009e90:	041a      	lsls	r2, r3, #16
 8009e92:	89fb      	ldrh	r3, [r7, #14]
 8009e94:	4313      	orrs	r3, r2
 8009e96:	617b      	str	r3, [r7, #20]
  }

  return timecounter;
 8009e98:	697b      	ldr	r3, [r7, #20]
}
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	371c      	adds	r7, #28
 8009e9e:	46bd      	mov	sp, r7
 8009ea0:	bc80      	pop	{r7}
 8009ea2:	4770      	bx	lr

08009ea4 <RTC_WriteTimeCounter>:
  *                the configuration information for RTC.
  * @param  TimeCounter: Counter to write in RTC_CNT registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteTimeCounter(RTC_HandleTypeDef *hrtc, uint32_t TimeCounter)
{
 8009ea4:	b580      	push	{r7, lr}
 8009ea6:	b084      	sub	sp, #16
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	6078      	str	r0, [r7, #4]
 8009eac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009eae:	2300      	movs	r3, #0
 8009eb0:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8009eb2:	6878      	ldr	r0, [r7, #4]
 8009eb4:	f000 f85d 	bl	8009f72 <RTC_EnterInitMode>
 8009eb8:	4603      	mov	r3, r0
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d002      	beq.n	8009ec4 <RTC_WriteTimeCounter+0x20>
  {
    status = HAL_ERROR;
 8009ebe:	2301      	movs	r3, #1
 8009ec0:	73fb      	strb	r3, [r7, #15]
 8009ec2:	e011      	b.n	8009ee8 <RTC_WriteTimeCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->CNTH, (TimeCounter >> 16U));
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	683a      	ldr	r2, [r7, #0]
 8009eca:	0c12      	lsrs	r2, r2, #16
 8009ecc:	619a      	str	r2, [r3, #24]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->CNTL, (TimeCounter & RTC_CNTL_RTC_CNT));
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	683a      	ldr	r2, [r7, #0]
 8009ed4:	b292      	uxth	r2, r2
 8009ed6:	61da      	str	r2, [r3, #28]

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8009ed8:	6878      	ldr	r0, [r7, #4]
 8009eda:	f000 f872 	bl	8009fc2 <RTC_ExitInitMode>
 8009ede:	4603      	mov	r3, r0
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d001      	beq.n	8009ee8 <RTC_WriteTimeCounter+0x44>
    {
      status = HAL_ERROR;
 8009ee4:	2301      	movs	r3, #1
 8009ee6:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8009ee8:	7bfb      	ldrb	r3, [r7, #15]
}
 8009eea:	4618      	mov	r0, r3
 8009eec:	3710      	adds	r7, #16
 8009eee:	46bd      	mov	sp, r7
 8009ef0:	bd80      	pop	{r7, pc}

08009ef2 <RTC_ReadAlarmCounter>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval Time counter
  */
static uint32_t RTC_ReadAlarmCounter(RTC_HandleTypeDef *hrtc)
{
 8009ef2:	b480      	push	{r7}
 8009ef4:	b085      	sub	sp, #20
 8009ef6:	af00      	add	r7, sp, #0
 8009ef8:	6078      	str	r0, [r7, #4]
  uint16_t high1 = 0U, low = 0U;
 8009efa:	2300      	movs	r3, #0
 8009efc:	81fb      	strh	r3, [r7, #14]
 8009efe:	2300      	movs	r3, #0
 8009f00:	81bb      	strh	r3, [r7, #12]

  high1 = READ_REG(hrtc->Instance->ALRH & RTC_CNTH_RTC_CNT);
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	6a1b      	ldr	r3, [r3, #32]
 8009f08:	81fb      	strh	r3, [r7, #14]
  low   = READ_REG(hrtc->Instance->ALRL & RTC_CNTL_RTC_CNT);
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f10:	81bb      	strh	r3, [r7, #12]

  return (((uint32_t) high1 << 16U) | low);
 8009f12:	89fb      	ldrh	r3, [r7, #14]
 8009f14:	041a      	lsls	r2, r3, #16
 8009f16:	89bb      	ldrh	r3, [r7, #12]
 8009f18:	4313      	orrs	r3, r2
}
 8009f1a:	4618      	mov	r0, r3
 8009f1c:	3714      	adds	r7, #20
 8009f1e:	46bd      	mov	sp, r7
 8009f20:	bc80      	pop	{r7}
 8009f22:	4770      	bx	lr

08009f24 <RTC_WriteAlarmCounter>:
  *                the configuration information for RTC.
  * @param  AlarmCounter: Counter to write in RTC_ALR registers
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_WriteAlarmCounter(RTC_HandleTypeDef *hrtc, uint32_t AlarmCounter)
{
 8009f24:	b580      	push	{r7, lr}
 8009f26:	b084      	sub	sp, #16
 8009f28:	af00      	add	r7, sp, #0
 8009f2a:	6078      	str	r0, [r7, #4]
 8009f2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009f2e:	2300      	movs	r3, #0
 8009f30:	73fb      	strb	r3, [r7, #15]

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8009f32:	6878      	ldr	r0, [r7, #4]
 8009f34:	f000 f81d 	bl	8009f72 <RTC_EnterInitMode>
 8009f38:	4603      	mov	r3, r0
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d002      	beq.n	8009f44 <RTC_WriteAlarmCounter+0x20>
  {
    status = HAL_ERROR;
 8009f3e:	2301      	movs	r3, #1
 8009f40:	73fb      	strb	r3, [r7, #15]
 8009f42:	e011      	b.n	8009f68 <RTC_WriteAlarmCounter+0x44>
  }
  else
  {
    /* Set RTC COUNTER MSB word */
    WRITE_REG(hrtc->Instance->ALRH, (AlarmCounter >> 16U));
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	681b      	ldr	r3, [r3, #0]
 8009f48:	683a      	ldr	r2, [r7, #0]
 8009f4a:	0c12      	lsrs	r2, r2, #16
 8009f4c:	621a      	str	r2, [r3, #32]
    /* Set RTC COUNTER LSB word */
    WRITE_REG(hrtc->Instance->ALRL, (AlarmCounter & RTC_ALRL_RTC_ALR));
 8009f4e:	687b      	ldr	r3, [r7, #4]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	683a      	ldr	r2, [r7, #0]
 8009f54:	b292      	uxth	r2, r2
 8009f56:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Wait for synchro */
    if (RTC_ExitInitMode(hrtc) != HAL_OK)
 8009f58:	6878      	ldr	r0, [r7, #4]
 8009f5a:	f000 f832 	bl	8009fc2 <RTC_ExitInitMode>
 8009f5e:	4603      	mov	r3, r0
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d001      	beq.n	8009f68 <RTC_WriteAlarmCounter+0x44>
    {
      status = HAL_ERROR;
 8009f64:	2301      	movs	r3, #1
 8009f66:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8009f68:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f6a:	4618      	mov	r0, r3
 8009f6c:	3710      	adds	r7, #16
 8009f6e:	46bd      	mov	sp, r7
 8009f70:	bd80      	pop	{r7, pc}

08009f72 <RTC_EnterInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8009f72:	b580      	push	{r7, lr}
 8009f74:	b084      	sub	sp, #16
 8009f76:	af00      	add	r7, sp, #0
 8009f78:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	60fb      	str	r3, [r7, #12]

  tickstart = HAL_GetTick();
 8009f7e:	f7fc f981 	bl	8006284 <HAL_GetTick>
 8009f82:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8009f84:	e009      	b.n	8009f9a <RTC_EnterInitMode+0x28>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8009f86:	f7fc f97d 	bl	8006284 <HAL_GetTick>
 8009f8a:	4602      	mov	r2, r0
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	1ad3      	subs	r3, r2, r3
 8009f90:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009f94:	d901      	bls.n	8009f9a <RTC_EnterInitMode+0x28>
    {
      return HAL_TIMEOUT;
 8009f96:	2303      	movs	r3, #3
 8009f98:	e00f      	b.n	8009fba <RTC_EnterInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	685b      	ldr	r3, [r3, #4]
 8009fa0:	f003 0320 	and.w	r3, r3, #32
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d0ee      	beq.n	8009f86 <RTC_EnterInitMode+0x14>
    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	681b      	ldr	r3, [r3, #0]
 8009fac:	685a      	ldr	r2, [r3, #4]
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	681b      	ldr	r3, [r3, #0]
 8009fb2:	f042 0210 	orr.w	r2, r2, #16
 8009fb6:	605a      	str	r2, [r3, #4]


  return HAL_OK;
 8009fb8:	2300      	movs	r3, #0
}
 8009fba:	4618      	mov	r0, r3
 8009fbc:	3710      	adds	r7, #16
 8009fbe:	46bd      	mov	sp, r7
 8009fc0:	bd80      	pop	{r7, pc}

08009fc2 <RTC_ExitInitMode>:
  * @param  hrtc   pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
static HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8009fc2:	b580      	push	{r7, lr}
 8009fc4:	b084      	sub	sp, #16
 8009fc6:	af00      	add	r7, sp, #0
 8009fc8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8009fca:	2300      	movs	r3, #0
 8009fcc:	60fb      	str	r3, [r7, #12]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	681b      	ldr	r3, [r3, #0]
 8009fd2:	685a      	ldr	r2, [r3, #4]
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	681b      	ldr	r3, [r3, #0]
 8009fd8:	f022 0210 	bic.w	r2, r2, #16
 8009fdc:	605a      	str	r2, [r3, #4]

  tickstart = HAL_GetTick();
 8009fde:	f7fc f951 	bl	8006284 <HAL_GetTick>
 8009fe2:	60f8      	str	r0, [r7, #12]
  /* Wait till RTC is in INIT state and if Time out is reached exit */
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8009fe4:	e009      	b.n	8009ffa <RTC_ExitInitMode+0x38>
  {
    if ((HAL_GetTick() - tickstart) >  RTC_TIMEOUT_VALUE)
 8009fe6:	f7fc f94d 	bl	8006284 <HAL_GetTick>
 8009fea:	4602      	mov	r2, r0
 8009fec:	68fb      	ldr	r3, [r7, #12]
 8009fee:	1ad3      	subs	r3, r2, r3
 8009ff0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009ff4:	d901      	bls.n	8009ffa <RTC_ExitInitMode+0x38>
    {
      return HAL_TIMEOUT;
 8009ff6:	2303      	movs	r3, #3
 8009ff8:	e007      	b.n	800a00a <RTC_ExitInitMode+0x48>
  while ((hrtc->Instance->CRL & RTC_CRL_RTOFF) == (uint32_t)RESET)
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	685b      	ldr	r3, [r3, #4]
 800a000:	f003 0320 	and.w	r3, r3, #32
 800a004:	2b00      	cmp	r3, #0
 800a006:	d0ee      	beq.n	8009fe6 <RTC_ExitInitMode+0x24>
    }
  }

  return HAL_OK;
 800a008:	2300      	movs	r3, #0
}
 800a00a:	4618      	mov	r0, r3
 800a00c:	3710      	adds	r7, #16
 800a00e:	46bd      	mov	sp, r7
 800a010:	bd80      	pop	{r7, pc}

0800a012 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value: Byte to be converted
  * @retval Converted byte
  */
static uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800a012:	b480      	push	{r7}
 800a014:	b085      	sub	sp, #20
 800a016:	af00      	add	r7, sp, #0
 800a018:	4603      	mov	r3, r0
 800a01a:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800a01c:	2300      	movs	r3, #0
 800a01e:	60fb      	str	r3, [r7, #12]

  while (Value >= 10U)
 800a020:	e005      	b.n	800a02e <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800a022:	68fb      	ldr	r3, [r7, #12]
 800a024:	3301      	adds	r3, #1
 800a026:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800a028:	79fb      	ldrb	r3, [r7, #7]
 800a02a:	3b0a      	subs	r3, #10
 800a02c:	71fb      	strb	r3, [r7, #7]
  while (Value >= 10U)
 800a02e:	79fb      	ldrb	r3, [r7, #7]
 800a030:	2b09      	cmp	r3, #9
 800a032:	d8f6      	bhi.n	800a022 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | Value);
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	b2db      	uxtb	r3, r3
 800a038:	011b      	lsls	r3, r3, #4
 800a03a:	b2da      	uxtb	r2, r3
 800a03c:	79fb      	ldrb	r3, [r7, #7]
 800a03e:	4313      	orrs	r3, r2
 800a040:	b2db      	uxtb	r3, r3
}
 800a042:	4618      	mov	r0, r3
 800a044:	3714      	adds	r7, #20
 800a046:	46bd      	mov	sp, r7
 800a048:	bc80      	pop	{r7}
 800a04a:	4770      	bx	lr

0800a04c <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value: BCD value to be converted
  * @retval Converted word
  */
static uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800a04c:	b480      	push	{r7}
 800a04e:	b085      	sub	sp, #20
 800a050:	af00      	add	r7, sp, #0
 800a052:	4603      	mov	r3, r0
 800a054:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800a056:	2300      	movs	r3, #0
 800a058:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10U;
 800a05a:	79fb      	ldrb	r3, [r7, #7]
 800a05c:	091b      	lsrs	r3, r3, #4
 800a05e:	b2db      	uxtb	r3, r3
 800a060:	461a      	mov	r2, r3
 800a062:	4613      	mov	r3, r2
 800a064:	009b      	lsls	r3, r3, #2
 800a066:	4413      	add	r3, r2
 800a068:	005b      	lsls	r3, r3, #1
 800a06a:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800a06c:	79fb      	ldrb	r3, [r7, #7]
 800a06e:	f003 030f 	and.w	r3, r3, #15
 800a072:	b2da      	uxtb	r2, r3
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	b2db      	uxtb	r3, r3
 800a078:	4413      	add	r3, r2
 800a07a:	b2db      	uxtb	r3, r3
}
 800a07c:	4618      	mov	r0, r3
 800a07e:	3714      	adds	r7, #20
 800a080:	46bd      	mov	sp, r7
 800a082:	bc80      	pop	{r7}
 800a084:	4770      	bx	lr

0800a086 <RTC_DateUpdate>:
  *                the configuration information for RTC.
  * @param  DayElapsed: Number of days elapsed from last date update
  * @retval None
  */
static void RTC_DateUpdate(RTC_HandleTypeDef *hrtc, uint32_t DayElapsed)
{
 800a086:	b580      	push	{r7, lr}
 800a088:	b086      	sub	sp, #24
 800a08a:	af00      	add	r7, sp, #0
 800a08c:	6078      	str	r0, [r7, #4]
 800a08e:	6039      	str	r1, [r7, #0]
  uint32_t year = 0U, month = 0U, day = 0U;
 800a090:	2300      	movs	r3, #0
 800a092:	617b      	str	r3, [r7, #20]
 800a094:	2300      	movs	r3, #0
 800a096:	613b      	str	r3, [r7, #16]
 800a098:	2300      	movs	r3, #0
 800a09a:	60fb      	str	r3, [r7, #12]
  uint32_t loop = 0U;
 800a09c:	2300      	movs	r3, #0
 800a09e:	60bb      	str	r3, [r7, #8]

  /* Get the current year*/
  year = hrtc->DateToUpdate.Year;
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	7bdb      	ldrb	r3, [r3, #15]
 800a0a4:	617b      	str	r3, [r7, #20]

  /* Get the current month and day */
  month = hrtc->DateToUpdate.Month;
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	7b5b      	ldrb	r3, [r3, #13]
 800a0aa:	613b      	str	r3, [r7, #16]
  day = hrtc->DateToUpdate.Date;
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	7b9b      	ldrb	r3, [r3, #14]
 800a0b0:	60fb      	str	r3, [r7, #12]

  for (loop = 0U; loop < DayElapsed; loop++)
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	60bb      	str	r3, [r7, #8]
 800a0b6:	e06f      	b.n	800a198 <RTC_DateUpdate+0x112>
  {
    if ((month == 1U) || (month == 3U) || (month == 5U) || (month == 7U) || \
 800a0b8:	693b      	ldr	r3, [r7, #16]
 800a0ba:	2b01      	cmp	r3, #1
 800a0bc:	d011      	beq.n	800a0e2 <RTC_DateUpdate+0x5c>
 800a0be:	693b      	ldr	r3, [r7, #16]
 800a0c0:	2b03      	cmp	r3, #3
 800a0c2:	d00e      	beq.n	800a0e2 <RTC_DateUpdate+0x5c>
 800a0c4:	693b      	ldr	r3, [r7, #16]
 800a0c6:	2b05      	cmp	r3, #5
 800a0c8:	d00b      	beq.n	800a0e2 <RTC_DateUpdate+0x5c>
 800a0ca:	693b      	ldr	r3, [r7, #16]
 800a0cc:	2b07      	cmp	r3, #7
 800a0ce:	d008      	beq.n	800a0e2 <RTC_DateUpdate+0x5c>
 800a0d0:	693b      	ldr	r3, [r7, #16]
 800a0d2:	2b08      	cmp	r3, #8
 800a0d4:	d005      	beq.n	800a0e2 <RTC_DateUpdate+0x5c>
        (month == 8U) || (month == 10U) || (month == 12U))
 800a0d6:	693b      	ldr	r3, [r7, #16]
 800a0d8:	2b0a      	cmp	r3, #10
 800a0da:	d002      	beq.n	800a0e2 <RTC_DateUpdate+0x5c>
 800a0dc:	693b      	ldr	r3, [r7, #16]
 800a0de:	2b0c      	cmp	r3, #12
 800a0e0:	d117      	bne.n	800a112 <RTC_DateUpdate+0x8c>
    {
      if (day < 31U)
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	2b1e      	cmp	r3, #30
 800a0e6:	d803      	bhi.n	800a0f0 <RTC_DateUpdate+0x6a>
      {
        day++;
 800a0e8:	68fb      	ldr	r3, [r7, #12]
 800a0ea:	3301      	adds	r3, #1
 800a0ec:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 800a0ee:	e050      	b.n	800a192 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 31 */
      else
      {
        if (month != 12U)
 800a0f0:	693b      	ldr	r3, [r7, #16]
 800a0f2:	2b0c      	cmp	r3, #12
 800a0f4:	d005      	beq.n	800a102 <RTC_DateUpdate+0x7c>
        {
          month++;
 800a0f6:	693b      	ldr	r3, [r7, #16]
 800a0f8:	3301      	adds	r3, #1
 800a0fa:	613b      	str	r3, [r7, #16]
          day = 1U;
 800a0fc:	2301      	movs	r3, #1
 800a0fe:	60fb      	str	r3, [r7, #12]
      if (day < 31U)
 800a100:	e047      	b.n	800a192 <RTC_DateUpdate+0x10c>
        }
        /* Date structure member: day = 31 & month =12 */
        else
        {
          month = 1U;
 800a102:	2301      	movs	r3, #1
 800a104:	613b      	str	r3, [r7, #16]
          day = 1U;
 800a106:	2301      	movs	r3, #1
 800a108:	60fb      	str	r3, [r7, #12]
          year++;
 800a10a:	697b      	ldr	r3, [r7, #20]
 800a10c:	3301      	adds	r3, #1
 800a10e:	617b      	str	r3, [r7, #20]
      if (day < 31U)
 800a110:	e03f      	b.n	800a192 <RTC_DateUpdate+0x10c>
        }
      }
    }
    else if ((month == 4U) || (month == 6U) || (month == 9U) || (month == 11U))
 800a112:	693b      	ldr	r3, [r7, #16]
 800a114:	2b04      	cmp	r3, #4
 800a116:	d008      	beq.n	800a12a <RTC_DateUpdate+0xa4>
 800a118:	693b      	ldr	r3, [r7, #16]
 800a11a:	2b06      	cmp	r3, #6
 800a11c:	d005      	beq.n	800a12a <RTC_DateUpdate+0xa4>
 800a11e:	693b      	ldr	r3, [r7, #16]
 800a120:	2b09      	cmp	r3, #9
 800a122:	d002      	beq.n	800a12a <RTC_DateUpdate+0xa4>
 800a124:	693b      	ldr	r3, [r7, #16]
 800a126:	2b0b      	cmp	r3, #11
 800a128:	d10c      	bne.n	800a144 <RTC_DateUpdate+0xbe>
    {
      if (day < 30U)
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	2b1d      	cmp	r3, #29
 800a12e:	d803      	bhi.n	800a138 <RTC_DateUpdate+0xb2>
      {
        day++;
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	3301      	adds	r3, #1
 800a134:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 800a136:	e02c      	b.n	800a192 <RTC_DateUpdate+0x10c>
      }
      /* Date structure member: day = 30 */
      else
      {
        month++;
 800a138:	693b      	ldr	r3, [r7, #16]
 800a13a:	3301      	adds	r3, #1
 800a13c:	613b      	str	r3, [r7, #16]
        day = 1U;
 800a13e:	2301      	movs	r3, #1
 800a140:	60fb      	str	r3, [r7, #12]
      if (day < 30U)
 800a142:	e026      	b.n	800a192 <RTC_DateUpdate+0x10c>
      }
    }
    else if (month == 2U)
 800a144:	693b      	ldr	r3, [r7, #16]
 800a146:	2b02      	cmp	r3, #2
 800a148:	d123      	bne.n	800a192 <RTC_DateUpdate+0x10c>
    {
      if (day < 28U)
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	2b1b      	cmp	r3, #27
 800a14e:	d803      	bhi.n	800a158 <RTC_DateUpdate+0xd2>
      {
        day++;
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	3301      	adds	r3, #1
 800a154:	60fb      	str	r3, [r7, #12]
 800a156:	e01c      	b.n	800a192 <RTC_DateUpdate+0x10c>
      }
      else if (day == 28U)
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	2b1c      	cmp	r3, #28
 800a15c:	d111      	bne.n	800a182 <RTC_DateUpdate+0xfc>
      {
        /* Leap year */
        if (RTC_IsLeapYear(year))
 800a15e:	697b      	ldr	r3, [r7, #20]
 800a160:	b29b      	uxth	r3, r3
 800a162:	4618      	mov	r0, r3
 800a164:	f000 f838 	bl	800a1d8 <RTC_IsLeapYear>
 800a168:	4603      	mov	r3, r0
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d003      	beq.n	800a176 <RTC_DateUpdate+0xf0>
        {
          day++;
 800a16e:	68fb      	ldr	r3, [r7, #12]
 800a170:	3301      	adds	r3, #1
 800a172:	60fb      	str	r3, [r7, #12]
 800a174:	e00d      	b.n	800a192 <RTC_DateUpdate+0x10c>
        }
        else
        {
          month++;
 800a176:	693b      	ldr	r3, [r7, #16]
 800a178:	3301      	adds	r3, #1
 800a17a:	613b      	str	r3, [r7, #16]
          day = 1U;
 800a17c:	2301      	movs	r3, #1
 800a17e:	60fb      	str	r3, [r7, #12]
 800a180:	e007      	b.n	800a192 <RTC_DateUpdate+0x10c>
        }
      }
      else if (day == 29U)
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	2b1d      	cmp	r3, #29
 800a186:	d104      	bne.n	800a192 <RTC_DateUpdate+0x10c>
      {
        month++;
 800a188:	693b      	ldr	r3, [r7, #16]
 800a18a:	3301      	adds	r3, #1
 800a18c:	613b      	str	r3, [r7, #16]
        day = 1U;
 800a18e:	2301      	movs	r3, #1
 800a190:	60fb      	str	r3, [r7, #12]
  for (loop = 0U; loop < DayElapsed; loop++)
 800a192:	68bb      	ldr	r3, [r7, #8]
 800a194:	3301      	adds	r3, #1
 800a196:	60bb      	str	r3, [r7, #8]
 800a198:	68ba      	ldr	r2, [r7, #8]
 800a19a:	683b      	ldr	r3, [r7, #0]
 800a19c:	429a      	cmp	r2, r3
 800a19e:	d38b      	bcc.n	800a0b8 <RTC_DateUpdate+0x32>
      }
    }
  }

  /* Update year */
  hrtc->DateToUpdate.Year = year;
 800a1a0:	697b      	ldr	r3, [r7, #20]
 800a1a2:	b2da      	uxtb	r2, r3
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	73da      	strb	r2, [r3, #15]

  /* Update day and month */
  hrtc->DateToUpdate.Month = month;
 800a1a8:	693b      	ldr	r3, [r7, #16]
 800a1aa:	b2da      	uxtb	r2, r3
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	735a      	strb	r2, [r3, #13]
  hrtc->DateToUpdate.Date = day;
 800a1b0:	68fb      	ldr	r3, [r7, #12]
 800a1b2:	b2da      	uxtb	r2, r3
 800a1b4:	687b      	ldr	r3, [r7, #4]
 800a1b6:	739a      	strb	r2, [r3, #14]

  /* Update day of the week */
  hrtc->DateToUpdate.WeekDay = RTC_WeekDayNum(year, month, day);
 800a1b8:	693b      	ldr	r3, [r7, #16]
 800a1ba:	b2db      	uxtb	r3, r3
 800a1bc:	68fa      	ldr	r2, [r7, #12]
 800a1be:	b2d2      	uxtb	r2, r2
 800a1c0:	4619      	mov	r1, r3
 800a1c2:	6978      	ldr	r0, [r7, #20]
 800a1c4:	f000 f83a 	bl	800a23c <RTC_WeekDayNum>
 800a1c8:	4603      	mov	r3, r0
 800a1ca:	461a      	mov	r2, r3
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	731a      	strb	r2, [r3, #12]
}
 800a1d0:	bf00      	nop
 800a1d2:	3718      	adds	r7, #24
 800a1d4:	46bd      	mov	sp, r7
 800a1d6:	bd80      	pop	{r7, pc}

0800a1d8 <RTC_IsLeapYear>:
  * @param  nYear  year to check
  * @retval 1: leap year
  *         0: not leap year
  */
static uint8_t RTC_IsLeapYear(uint16_t nYear)
{
 800a1d8:	b480      	push	{r7}
 800a1da:	b083      	sub	sp, #12
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	4603      	mov	r3, r0
 800a1e0:	80fb      	strh	r3, [r7, #6]
  if ((nYear % 4U) != 0U)
 800a1e2:	88fb      	ldrh	r3, [r7, #6]
 800a1e4:	f003 0303 	and.w	r3, r3, #3
 800a1e8:	b29b      	uxth	r3, r3
 800a1ea:	2b00      	cmp	r3, #0
 800a1ec:	d001      	beq.n	800a1f2 <RTC_IsLeapYear+0x1a>
  {
    return 0U;
 800a1ee:	2300      	movs	r3, #0
 800a1f0:	e01d      	b.n	800a22e <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 100U) != 0U)
 800a1f2:	88fb      	ldrh	r3, [r7, #6]
 800a1f4:	4a10      	ldr	r2, [pc, #64]	@ (800a238 <RTC_IsLeapYear+0x60>)
 800a1f6:	fba2 1203 	umull	r1, r2, r2, r3
 800a1fa:	0952      	lsrs	r2, r2, #5
 800a1fc:	2164      	movs	r1, #100	@ 0x64
 800a1fe:	fb01 f202 	mul.w	r2, r1, r2
 800a202:	1a9b      	subs	r3, r3, r2
 800a204:	b29b      	uxth	r3, r3
 800a206:	2b00      	cmp	r3, #0
 800a208:	d001      	beq.n	800a20e <RTC_IsLeapYear+0x36>
  {
    return 1U;
 800a20a:	2301      	movs	r3, #1
 800a20c:	e00f      	b.n	800a22e <RTC_IsLeapYear+0x56>
  }

  if ((nYear % 400U) == 0U)
 800a20e:	88fb      	ldrh	r3, [r7, #6]
 800a210:	4a09      	ldr	r2, [pc, #36]	@ (800a238 <RTC_IsLeapYear+0x60>)
 800a212:	fba2 1203 	umull	r1, r2, r2, r3
 800a216:	09d2      	lsrs	r2, r2, #7
 800a218:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 800a21c:	fb01 f202 	mul.w	r2, r1, r2
 800a220:	1a9b      	subs	r3, r3, r2
 800a222:	b29b      	uxth	r3, r3
 800a224:	2b00      	cmp	r3, #0
 800a226:	d101      	bne.n	800a22c <RTC_IsLeapYear+0x54>
  {
    return 1U;
 800a228:	2301      	movs	r3, #1
 800a22a:	e000      	b.n	800a22e <RTC_IsLeapYear+0x56>
  }
  else
  {
    return 0U;
 800a22c:	2300      	movs	r3, #0
  }
}
 800a22e:	4618      	mov	r0, r3
 800a230:	370c      	adds	r7, #12
 800a232:	46bd      	mov	sp, r7
 800a234:	bc80      	pop	{r7}
 800a236:	4770      	bx	lr
 800a238:	51eb851f 	.word	0x51eb851f

0800a23c <RTC_WeekDayNum>:
  *         @arg RTC_WEEKDAY_FRIDAY
  *         @arg RTC_WEEKDAY_SATURDAY
  *         @arg RTC_WEEKDAY_SUNDAY
  */
static uint8_t RTC_WeekDayNum(uint32_t nYear, uint8_t nMonth, uint8_t nDay)
{
 800a23c:	b480      	push	{r7}
 800a23e:	b085      	sub	sp, #20
 800a240:	af00      	add	r7, sp, #0
 800a242:	6078      	str	r0, [r7, #4]
 800a244:	460b      	mov	r3, r1
 800a246:	70fb      	strb	r3, [r7, #3]
 800a248:	4613      	mov	r3, r2
 800a24a:	70bb      	strb	r3, [r7, #2]
  uint32_t year = 0U, weekday = 0U;
 800a24c:	2300      	movs	r3, #0
 800a24e:	60bb      	str	r3, [r7, #8]
 800a250:	2300      	movs	r3, #0
 800a252:	60fb      	str	r3, [r7, #12]

  year = 2000U + nYear;
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 800a25a:	60bb      	str	r3, [r7, #8]

  if (nMonth < 3U)
 800a25c:	78fb      	ldrb	r3, [r7, #3]
 800a25e:	2b02      	cmp	r3, #2
 800a260:	d82d      	bhi.n	800a2be <RTC_WeekDayNum+0x82>
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [(year-1)/4] - [(year-1)/100] + [(year-1)/400] } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + ((year - 1U) / 4U) - ((year - 1U) / 100U) + ((year - 1U) / 400U)) % 7U;
 800a262:	78fa      	ldrb	r2, [r7, #3]
 800a264:	4613      	mov	r3, r2
 800a266:	005b      	lsls	r3, r3, #1
 800a268:	4413      	add	r3, r2
 800a26a:	00db      	lsls	r3, r3, #3
 800a26c:	1a9b      	subs	r3, r3, r2
 800a26e:	4a2c      	ldr	r2, [pc, #176]	@ (800a320 <RTC_WeekDayNum+0xe4>)
 800a270:	fba2 2303 	umull	r2, r3, r2, r3
 800a274:	085a      	lsrs	r2, r3, #1
 800a276:	78bb      	ldrb	r3, [r7, #2]
 800a278:	441a      	add	r2, r3
 800a27a:	68bb      	ldr	r3, [r7, #8]
 800a27c:	441a      	add	r2, r3
 800a27e:	68bb      	ldr	r3, [r7, #8]
 800a280:	3b01      	subs	r3, #1
 800a282:	089b      	lsrs	r3, r3, #2
 800a284:	441a      	add	r2, r3
 800a286:	68bb      	ldr	r3, [r7, #8]
 800a288:	3b01      	subs	r3, #1
 800a28a:	4926      	ldr	r1, [pc, #152]	@ (800a324 <RTC_WeekDayNum+0xe8>)
 800a28c:	fba1 1303 	umull	r1, r3, r1, r3
 800a290:	095b      	lsrs	r3, r3, #5
 800a292:	1ad2      	subs	r2, r2, r3
 800a294:	68bb      	ldr	r3, [r7, #8]
 800a296:	3b01      	subs	r3, #1
 800a298:	4922      	ldr	r1, [pc, #136]	@ (800a324 <RTC_WeekDayNum+0xe8>)
 800a29a:	fba1 1303 	umull	r1, r3, r1, r3
 800a29e:	09db      	lsrs	r3, r3, #7
 800a2a0:	4413      	add	r3, r2
 800a2a2:	1d1a      	adds	r2, r3, #4
 800a2a4:	4b20      	ldr	r3, [pc, #128]	@ (800a328 <RTC_WeekDayNum+0xec>)
 800a2a6:	fba3 1302 	umull	r1, r3, r3, r2
 800a2aa:	1ad1      	subs	r1, r2, r3
 800a2ac:	0849      	lsrs	r1, r1, #1
 800a2ae:	440b      	add	r3, r1
 800a2b0:	0899      	lsrs	r1, r3, #2
 800a2b2:	460b      	mov	r3, r1
 800a2b4:	00db      	lsls	r3, r3, #3
 800a2b6:	1a5b      	subs	r3, r3, r1
 800a2b8:	1ad3      	subs	r3, r2, r3
 800a2ba:	60fb      	str	r3, [r7, #12]
 800a2bc:	e029      	b.n	800a312 <RTC_WeekDayNum+0xd6>
  }
  else
  {
    /*D = { [(23 x month)/9] + day + 4 + year + [year/4] - [year/100] + [year/400] - 2 } mod 7*/
    weekday = (((23U * nMonth) / 9U) + nDay + 4U + year + (year / 4U) - (year / 100U) + (year / 400U) - 2U) % 7U;
 800a2be:	78fa      	ldrb	r2, [r7, #3]
 800a2c0:	4613      	mov	r3, r2
 800a2c2:	005b      	lsls	r3, r3, #1
 800a2c4:	4413      	add	r3, r2
 800a2c6:	00db      	lsls	r3, r3, #3
 800a2c8:	1a9b      	subs	r3, r3, r2
 800a2ca:	4a15      	ldr	r2, [pc, #84]	@ (800a320 <RTC_WeekDayNum+0xe4>)
 800a2cc:	fba2 2303 	umull	r2, r3, r2, r3
 800a2d0:	085a      	lsrs	r2, r3, #1
 800a2d2:	78bb      	ldrb	r3, [r7, #2]
 800a2d4:	441a      	add	r2, r3
 800a2d6:	68bb      	ldr	r3, [r7, #8]
 800a2d8:	441a      	add	r2, r3
 800a2da:	68bb      	ldr	r3, [r7, #8]
 800a2dc:	089b      	lsrs	r3, r3, #2
 800a2de:	441a      	add	r2, r3
 800a2e0:	68bb      	ldr	r3, [r7, #8]
 800a2e2:	4910      	ldr	r1, [pc, #64]	@ (800a324 <RTC_WeekDayNum+0xe8>)
 800a2e4:	fba1 1303 	umull	r1, r3, r1, r3
 800a2e8:	095b      	lsrs	r3, r3, #5
 800a2ea:	1ad2      	subs	r2, r2, r3
 800a2ec:	68bb      	ldr	r3, [r7, #8]
 800a2ee:	490d      	ldr	r1, [pc, #52]	@ (800a324 <RTC_WeekDayNum+0xe8>)
 800a2f0:	fba1 1303 	umull	r1, r3, r1, r3
 800a2f4:	09db      	lsrs	r3, r3, #7
 800a2f6:	4413      	add	r3, r2
 800a2f8:	1c9a      	adds	r2, r3, #2
 800a2fa:	4b0b      	ldr	r3, [pc, #44]	@ (800a328 <RTC_WeekDayNum+0xec>)
 800a2fc:	fba3 1302 	umull	r1, r3, r3, r2
 800a300:	1ad1      	subs	r1, r2, r3
 800a302:	0849      	lsrs	r1, r1, #1
 800a304:	440b      	add	r3, r1
 800a306:	0899      	lsrs	r1, r3, #2
 800a308:	460b      	mov	r3, r1
 800a30a:	00db      	lsls	r3, r3, #3
 800a30c:	1a5b      	subs	r3, r3, r1
 800a30e:	1ad3      	subs	r3, r2, r3
 800a310:	60fb      	str	r3, [r7, #12]
  }

  return (uint8_t)weekday;
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	b2db      	uxtb	r3, r3
}
 800a316:	4618      	mov	r0, r3
 800a318:	3714      	adds	r7, #20
 800a31a:	46bd      	mov	sp, r7
 800a31c:	bc80      	pop	{r7}
 800a31e:	4770      	bx	lr
 800a320:	38e38e39 	.word	0x38e38e39
 800a324:	51eb851f 	.word	0x51eb851f
 800a328:	24924925 	.word	0x24924925

0800a32c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a32c:	b580      	push	{r7, lr}
 800a32e:	b082      	sub	sp, #8
 800a330:	af00      	add	r7, sp, #0
 800a332:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	2b00      	cmp	r3, #0
 800a338:	d101      	bne.n	800a33e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a33a:	2301      	movs	r3, #1
 800a33c:	e076      	b.n	800a42c <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a342:	2b00      	cmp	r3, #0
 800a344:	d108      	bne.n	800a358 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	685b      	ldr	r3, [r3, #4]
 800a34a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a34e:	d009      	beq.n	800a364 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	2200      	movs	r2, #0
 800a354:	61da      	str	r2, [r3, #28]
 800a356:	e005      	b.n	800a364 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	2200      	movs	r2, #0
 800a35c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a35e:	687b      	ldr	r3, [r7, #4]
 800a360:	2200      	movs	r2, #0
 800a362:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	2200      	movs	r2, #0
 800a368:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a370:	b2db      	uxtb	r3, r3
 800a372:	2b00      	cmp	r3, #0
 800a374:	d106      	bne.n	800a384 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	2200      	movs	r2, #0
 800a37a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a37e:	6878      	ldr	r0, [r7, #4]
 800a380:	f7fa ff44 	bl	800520c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	2202      	movs	r2, #2
 800a388:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	681b      	ldr	r3, [r3, #0]
 800a390:	681a      	ldr	r2, [r3, #0]
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a39a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	685b      	ldr	r3, [r3, #4]
 800a3a0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	689b      	ldr	r3, [r3, #8]
 800a3a8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800a3ac:	431a      	orrs	r2, r3
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	68db      	ldr	r3, [r3, #12]
 800a3b2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800a3b6:	431a      	orrs	r2, r3
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	691b      	ldr	r3, [r3, #16]
 800a3bc:	f003 0302 	and.w	r3, r3, #2
 800a3c0:	431a      	orrs	r2, r3
 800a3c2:	687b      	ldr	r3, [r7, #4]
 800a3c4:	695b      	ldr	r3, [r3, #20]
 800a3c6:	f003 0301 	and.w	r3, r3, #1
 800a3ca:	431a      	orrs	r2, r3
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	699b      	ldr	r3, [r3, #24]
 800a3d0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800a3d4:	431a      	orrs	r2, r3
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	69db      	ldr	r3, [r3, #28]
 800a3da:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800a3de:	431a      	orrs	r2, r3
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	6a1b      	ldr	r3, [r3, #32]
 800a3e4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a3e8:	ea42 0103 	orr.w	r1, r2, r3
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3f0:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	430a      	orrs	r2, r1
 800a3fa:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	699b      	ldr	r3, [r3, #24]
 800a400:	0c1a      	lsrs	r2, r3, #16
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	681b      	ldr	r3, [r3, #0]
 800a406:	f002 0204 	and.w	r2, r2, #4
 800a40a:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	69da      	ldr	r2, [r3, #28]
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800a41a:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	2200      	movs	r2, #0
 800a420:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	2201      	movs	r2, #1
 800a426:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800a42a:	2300      	movs	r3, #0
}
 800a42c:	4618      	mov	r0, r3
 800a42e:	3708      	adds	r7, #8
 800a430:	46bd      	mov	sp, r7
 800a432:	bd80      	pop	{r7, pc}

0800a434 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a434:	b580      	push	{r7, lr}
 800a436:	b088      	sub	sp, #32
 800a438:	af00      	add	r7, sp, #0
 800a43a:	60f8      	str	r0, [r7, #12]
 800a43c:	60b9      	str	r1, [r7, #8]
 800a43e:	603b      	str	r3, [r7, #0]
 800a440:	4613      	mov	r3, r2
 800a442:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a444:	f7fb ff1e 	bl	8006284 <HAL_GetTick>
 800a448:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800a44a:	88fb      	ldrh	r3, [r7, #6]
 800a44c:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a454:	b2db      	uxtb	r3, r3
 800a456:	2b01      	cmp	r3, #1
 800a458:	d001      	beq.n	800a45e <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800a45a:	2302      	movs	r3, #2
 800a45c:	e12a      	b.n	800a6b4 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800a45e:	68bb      	ldr	r3, [r7, #8]
 800a460:	2b00      	cmp	r3, #0
 800a462:	d002      	beq.n	800a46a <HAL_SPI_Transmit+0x36>
 800a464:	88fb      	ldrh	r3, [r7, #6]
 800a466:	2b00      	cmp	r3, #0
 800a468:	d101      	bne.n	800a46e <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800a46a:	2301      	movs	r3, #1
 800a46c:	e122      	b.n	800a6b4 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800a474:	2b01      	cmp	r3, #1
 800a476:	d101      	bne.n	800a47c <HAL_SPI_Transmit+0x48>
 800a478:	2302      	movs	r3, #2
 800a47a:	e11b      	b.n	800a6b4 <HAL_SPI_Transmit+0x280>
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	2201      	movs	r2, #1
 800a480:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	2203      	movs	r2, #3
 800a488:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	2200      	movs	r2, #0
 800a490:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	68ba      	ldr	r2, [r7, #8]
 800a496:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	88fa      	ldrh	r2, [r7, #6]
 800a49c:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	88fa      	ldrh	r2, [r7, #6]
 800a4a2:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	2200      	movs	r2, #0
 800a4a8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	2200      	movs	r2, #0
 800a4ae:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	2200      	movs	r2, #0
 800a4b4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	2200      	movs	r2, #0
 800a4ba:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	2200      	movs	r2, #0
 800a4c0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	689b      	ldr	r3, [r3, #8]
 800a4c6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a4ca:	d10f      	bne.n	800a4ec <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	681a      	ldr	r2, [r3, #0]
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a4da:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	681a      	ldr	r2, [r3, #0]
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a4ea:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a4ec:	68fb      	ldr	r3, [r7, #12]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	681b      	ldr	r3, [r3, #0]
 800a4f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a4f6:	2b40      	cmp	r3, #64	@ 0x40
 800a4f8:	d007      	beq.n	800a50a <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	681a      	ldr	r2, [r3, #0]
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a508:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	68db      	ldr	r3, [r3, #12]
 800a50e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a512:	d152      	bne.n	800a5ba <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a514:	68fb      	ldr	r3, [r7, #12]
 800a516:	685b      	ldr	r3, [r3, #4]
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d002      	beq.n	800a522 <HAL_SPI_Transmit+0xee>
 800a51c:	8b7b      	ldrh	r3, [r7, #26]
 800a51e:	2b01      	cmp	r3, #1
 800a520:	d145      	bne.n	800a5ae <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a526:	881a      	ldrh	r2, [r3, #0]
 800a528:	68fb      	ldr	r3, [r7, #12]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a532:	1c9a      	adds	r2, r3, #2
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a53c:	b29b      	uxth	r3, r3
 800a53e:	3b01      	subs	r3, #1
 800a540:	b29a      	uxth	r2, r3
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800a546:	e032      	b.n	800a5ae <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	681b      	ldr	r3, [r3, #0]
 800a54c:	689b      	ldr	r3, [r3, #8]
 800a54e:	f003 0302 	and.w	r3, r3, #2
 800a552:	2b02      	cmp	r3, #2
 800a554:	d112      	bne.n	800a57c <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a556:	68fb      	ldr	r3, [r7, #12]
 800a558:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a55a:	881a      	ldrh	r2, [r3, #0]
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a566:	1c9a      	adds	r2, r3, #2
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a570:	b29b      	uxth	r3, r3
 800a572:	3b01      	subs	r3, #1
 800a574:	b29a      	uxth	r2, r3
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	86da      	strh	r2, [r3, #54]	@ 0x36
 800a57a:	e018      	b.n	800a5ae <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a57c:	f7fb fe82 	bl	8006284 <HAL_GetTick>
 800a580:	4602      	mov	r2, r0
 800a582:	69fb      	ldr	r3, [r7, #28]
 800a584:	1ad3      	subs	r3, r2, r3
 800a586:	683a      	ldr	r2, [r7, #0]
 800a588:	429a      	cmp	r2, r3
 800a58a:	d803      	bhi.n	800a594 <HAL_SPI_Transmit+0x160>
 800a58c:	683b      	ldr	r3, [r7, #0]
 800a58e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a592:	d102      	bne.n	800a59a <HAL_SPI_Transmit+0x166>
 800a594:	683b      	ldr	r3, [r7, #0]
 800a596:	2b00      	cmp	r3, #0
 800a598:	d109      	bne.n	800a5ae <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	2201      	movs	r2, #1
 800a59e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	2200      	movs	r2, #0
 800a5a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800a5aa:	2303      	movs	r3, #3
 800a5ac:	e082      	b.n	800a6b4 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a5b2:	b29b      	uxth	r3, r3
 800a5b4:	2b00      	cmp	r3, #0
 800a5b6:	d1c7      	bne.n	800a548 <HAL_SPI_Transmit+0x114>
 800a5b8:	e053      	b.n	800a662 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a5ba:	68fb      	ldr	r3, [r7, #12]
 800a5bc:	685b      	ldr	r3, [r3, #4]
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d002      	beq.n	800a5c8 <HAL_SPI_Transmit+0x194>
 800a5c2:	8b7b      	ldrh	r3, [r7, #26]
 800a5c4:	2b01      	cmp	r3, #1
 800a5c6:	d147      	bne.n	800a658 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	681b      	ldr	r3, [r3, #0]
 800a5d0:	330c      	adds	r3, #12
 800a5d2:	7812      	ldrb	r2, [r2, #0]
 800a5d4:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5da:	1c5a      	adds	r2, r3, #1
 800a5dc:	68fb      	ldr	r3, [r7, #12]
 800a5de:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a5e4:	b29b      	uxth	r3, r3
 800a5e6:	3b01      	subs	r3, #1
 800a5e8:	b29a      	uxth	r2, r3
 800a5ea:	68fb      	ldr	r3, [r7, #12]
 800a5ec:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800a5ee:	e033      	b.n	800a658 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a5f0:	68fb      	ldr	r3, [r7, #12]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	689b      	ldr	r3, [r3, #8]
 800a5f6:	f003 0302 	and.w	r3, r3, #2
 800a5fa:	2b02      	cmp	r3, #2
 800a5fc:	d113      	bne.n	800a626 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a5fe:	68fb      	ldr	r3, [r7, #12]
 800a600:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	681b      	ldr	r3, [r3, #0]
 800a606:	330c      	adds	r3, #12
 800a608:	7812      	ldrb	r2, [r2, #0]
 800a60a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a610:	1c5a      	adds	r2, r3, #1
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800a616:	68fb      	ldr	r3, [r7, #12]
 800a618:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a61a:	b29b      	uxth	r3, r3
 800a61c:	3b01      	subs	r3, #1
 800a61e:	b29a      	uxth	r2, r3
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	86da      	strh	r2, [r3, #54]	@ 0x36
 800a624:	e018      	b.n	800a658 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a626:	f7fb fe2d 	bl	8006284 <HAL_GetTick>
 800a62a:	4602      	mov	r2, r0
 800a62c:	69fb      	ldr	r3, [r7, #28]
 800a62e:	1ad3      	subs	r3, r2, r3
 800a630:	683a      	ldr	r2, [r7, #0]
 800a632:	429a      	cmp	r2, r3
 800a634:	d803      	bhi.n	800a63e <HAL_SPI_Transmit+0x20a>
 800a636:	683b      	ldr	r3, [r7, #0]
 800a638:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a63c:	d102      	bne.n	800a644 <HAL_SPI_Transmit+0x210>
 800a63e:	683b      	ldr	r3, [r7, #0]
 800a640:	2b00      	cmp	r3, #0
 800a642:	d109      	bne.n	800a658 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	2201      	movs	r2, #1
 800a648:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	2200      	movs	r2, #0
 800a650:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800a654:	2303      	movs	r3, #3
 800a656:	e02d      	b.n	800a6b4 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800a658:	68fb      	ldr	r3, [r7, #12]
 800a65a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a65c:	b29b      	uxth	r3, r3
 800a65e:	2b00      	cmp	r3, #0
 800a660:	d1c6      	bne.n	800a5f0 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a662:	69fa      	ldr	r2, [r7, #28]
 800a664:	6839      	ldr	r1, [r7, #0]
 800a666:	68f8      	ldr	r0, [r7, #12]
 800a668:	f000 fbc4 	bl	800adf4 <SPI_EndRxTxTransaction>
 800a66c:	4603      	mov	r3, r0
 800a66e:	2b00      	cmp	r3, #0
 800a670:	d002      	beq.n	800a678 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	2220      	movs	r2, #32
 800a676:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	689b      	ldr	r3, [r3, #8]
 800a67c:	2b00      	cmp	r3, #0
 800a67e:	d10a      	bne.n	800a696 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a680:	2300      	movs	r3, #0
 800a682:	617b      	str	r3, [r7, #20]
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	681b      	ldr	r3, [r3, #0]
 800a688:	68db      	ldr	r3, [r3, #12]
 800a68a:	617b      	str	r3, [r7, #20]
 800a68c:	68fb      	ldr	r3, [r7, #12]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	689b      	ldr	r3, [r3, #8]
 800a692:	617b      	str	r3, [r7, #20]
 800a694:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	2201      	movs	r2, #1
 800a69a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	2200      	movs	r2, #0
 800a6a2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a6aa:	2b00      	cmp	r3, #0
 800a6ac:	d001      	beq.n	800a6b2 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800a6ae:	2301      	movs	r3, #1
 800a6b0:	e000      	b.n	800a6b4 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800a6b2:	2300      	movs	r3, #0
  }
}
 800a6b4:	4618      	mov	r0, r3
 800a6b6:	3720      	adds	r7, #32
 800a6b8:	46bd      	mov	sp, r7
 800a6ba:	bd80      	pop	{r7, pc}

0800a6bc <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a6bc:	b580      	push	{r7, lr}
 800a6be:	b088      	sub	sp, #32
 800a6c0:	af02      	add	r7, sp, #8
 800a6c2:	60f8      	str	r0, [r7, #12]
 800a6c4:	60b9      	str	r1, [r7, #8]
 800a6c6:	603b      	str	r3, [r7, #0]
 800a6c8:	4613      	mov	r3, r2
 800a6ca:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a6d2:	b2db      	uxtb	r3, r3
 800a6d4:	2b01      	cmp	r3, #1
 800a6d6:	d001      	beq.n	800a6dc <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800a6d8:	2302      	movs	r3, #2
 800a6da:	e104      	b.n	800a8e6 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800a6dc:	68fb      	ldr	r3, [r7, #12]
 800a6de:	685b      	ldr	r3, [r3, #4]
 800a6e0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a6e4:	d112      	bne.n	800a70c <HAL_SPI_Receive+0x50>
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	689b      	ldr	r3, [r3, #8]
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d10e      	bne.n	800a70c <HAL_SPI_Receive+0x50>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	2204      	movs	r2, #4
 800a6f2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800a6f6:	88fa      	ldrh	r2, [r7, #6]
 800a6f8:	683b      	ldr	r3, [r7, #0]
 800a6fa:	9300      	str	r3, [sp, #0]
 800a6fc:	4613      	mov	r3, r2
 800a6fe:	68ba      	ldr	r2, [r7, #8]
 800a700:	68b9      	ldr	r1, [r7, #8]
 800a702:	68f8      	ldr	r0, [r7, #12]
 800a704:	f000 f8f3 	bl	800a8ee <HAL_SPI_TransmitReceive>
 800a708:	4603      	mov	r3, r0
 800a70a:	e0ec      	b.n	800a8e6 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a70c:	f7fb fdba 	bl	8006284 <HAL_GetTick>
 800a710:	6178      	str	r0, [r7, #20]

  if ((pData == NULL) || (Size == 0U))
 800a712:	68bb      	ldr	r3, [r7, #8]
 800a714:	2b00      	cmp	r3, #0
 800a716:	d002      	beq.n	800a71e <HAL_SPI_Receive+0x62>
 800a718:	88fb      	ldrh	r3, [r7, #6]
 800a71a:	2b00      	cmp	r3, #0
 800a71c:	d101      	bne.n	800a722 <HAL_SPI_Receive+0x66>
  {
    return HAL_ERROR;
 800a71e:	2301      	movs	r3, #1
 800a720:	e0e1      	b.n	800a8e6 <HAL_SPI_Receive+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800a728:	2b01      	cmp	r3, #1
 800a72a:	d101      	bne.n	800a730 <HAL_SPI_Receive+0x74>
 800a72c:	2302      	movs	r3, #2
 800a72e:	e0da      	b.n	800a8e6 <HAL_SPI_Receive+0x22a>
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	2201      	movs	r2, #1
 800a734:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800a738:	68fb      	ldr	r3, [r7, #12]
 800a73a:	2204      	movs	r2, #4
 800a73c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	2200      	movs	r2, #0
 800a744:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	68ba      	ldr	r2, [r7, #8]
 800a74a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	88fa      	ldrh	r2, [r7, #6]
 800a750:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 800a752:	68fb      	ldr	r3, [r7, #12]
 800a754:	88fa      	ldrh	r2, [r7, #6]
 800a756:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	2200      	movs	r2, #0
 800a75c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	2200      	movs	r2, #0
 800a762:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	2200      	movs	r2, #0
 800a768:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	2200      	movs	r2, #0
 800a76e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800a770:	68fb      	ldr	r3, [r7, #12]
 800a772:	2200      	movs	r2, #0
 800a774:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a776:	68fb      	ldr	r3, [r7, #12]
 800a778:	689b      	ldr	r3, [r3, #8]
 800a77a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a77e:	d10f      	bne.n	800a7a0 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	681a      	ldr	r2, [r3, #0]
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a78e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800a790:	68fb      	ldr	r3, [r7, #12]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	681a      	ldr	r2, [r3, #0]
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800a79e:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a7aa:	2b40      	cmp	r3, #64	@ 0x40
 800a7ac:	d007      	beq.n	800a7be <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	681b      	ldr	r3, [r3, #0]
 800a7b2:	681a      	ldr	r2, [r3, #0]
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a7bc:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	68db      	ldr	r3, [r3, #12]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d170      	bne.n	800a8a8 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800a7c6:	e035      	b.n	800a834 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	689b      	ldr	r3, [r3, #8]
 800a7ce:	f003 0301 	and.w	r3, r3, #1
 800a7d2:	2b01      	cmp	r3, #1
 800a7d4:	d115      	bne.n	800a802 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	681b      	ldr	r3, [r3, #0]
 800a7da:	f103 020c 	add.w	r2, r3, #12
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7e2:	7812      	ldrb	r2, [r2, #0]
 800a7e4:	b2d2      	uxtb	r2, r2
 800a7e6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a7ec:	1c5a      	adds	r2, r3, #1
 800a7ee:	68fb      	ldr	r3, [r7, #12]
 800a7f0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a7f6:	b29b      	uxth	r3, r3
 800a7f8:	3b01      	subs	r3, #1
 800a7fa:	b29a      	uxth	r2, r3
 800a7fc:	68fb      	ldr	r3, [r7, #12]
 800a7fe:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a800:	e018      	b.n	800a834 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a802:	f7fb fd3f 	bl	8006284 <HAL_GetTick>
 800a806:	4602      	mov	r2, r0
 800a808:	697b      	ldr	r3, [r7, #20]
 800a80a:	1ad3      	subs	r3, r2, r3
 800a80c:	683a      	ldr	r2, [r7, #0]
 800a80e:	429a      	cmp	r2, r3
 800a810:	d803      	bhi.n	800a81a <HAL_SPI_Receive+0x15e>
 800a812:	683b      	ldr	r3, [r7, #0]
 800a814:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a818:	d102      	bne.n	800a820 <HAL_SPI_Receive+0x164>
 800a81a:	683b      	ldr	r3, [r7, #0]
 800a81c:	2b00      	cmp	r3, #0
 800a81e:	d109      	bne.n	800a834 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	2201      	movs	r2, #1
 800a824:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	2200      	movs	r2, #0
 800a82c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800a830:	2303      	movs	r3, #3
 800a832:	e058      	b.n	800a8e6 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a838:	b29b      	uxth	r3, r3
 800a83a:	2b00      	cmp	r3, #0
 800a83c:	d1c4      	bne.n	800a7c8 <HAL_SPI_Receive+0x10c>
 800a83e:	e038      	b.n	800a8b2 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	689b      	ldr	r3, [r3, #8]
 800a846:	f003 0301 	and.w	r3, r3, #1
 800a84a:	2b01      	cmp	r3, #1
 800a84c:	d113      	bne.n	800a876 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	68da      	ldr	r2, [r3, #12]
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a858:	b292      	uxth	r2, r2
 800a85a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a85c:	68fb      	ldr	r3, [r7, #12]
 800a85e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a860:	1c9a      	adds	r2, r3, #2
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800a866:	68fb      	ldr	r3, [r7, #12]
 800a868:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a86a:	b29b      	uxth	r3, r3
 800a86c:	3b01      	subs	r3, #1
 800a86e:	b29a      	uxth	r2, r3
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800a874:	e018      	b.n	800a8a8 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a876:	f7fb fd05 	bl	8006284 <HAL_GetTick>
 800a87a:	4602      	mov	r2, r0
 800a87c:	697b      	ldr	r3, [r7, #20]
 800a87e:	1ad3      	subs	r3, r2, r3
 800a880:	683a      	ldr	r2, [r7, #0]
 800a882:	429a      	cmp	r2, r3
 800a884:	d803      	bhi.n	800a88e <HAL_SPI_Receive+0x1d2>
 800a886:	683b      	ldr	r3, [r7, #0]
 800a888:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a88c:	d102      	bne.n	800a894 <HAL_SPI_Receive+0x1d8>
 800a88e:	683b      	ldr	r3, [r7, #0]
 800a890:	2b00      	cmp	r3, #0
 800a892:	d109      	bne.n	800a8a8 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	2201      	movs	r2, #1
 800a898:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	2200      	movs	r2, #0
 800a8a0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800a8a4:	2303      	movs	r3, #3
 800a8a6:	e01e      	b.n	800a8e6 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800a8ac:	b29b      	uxth	r3, r3
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d1c6      	bne.n	800a840 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a8b2:	697a      	ldr	r2, [r7, #20]
 800a8b4:	6839      	ldr	r1, [r7, #0]
 800a8b6:	68f8      	ldr	r0, [r7, #12]
 800a8b8:	f000 fa4a 	bl	800ad50 <SPI_EndRxTransaction>
 800a8bc:	4603      	mov	r3, r0
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d002      	beq.n	800a8c8 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	2220      	movs	r2, #32
 800a8c6:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800a8c8:	68fb      	ldr	r3, [r7, #12]
 800a8ca:	2201      	movs	r2, #1
 800a8cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	2200      	movs	r2, #0
 800a8d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a8dc:	2b00      	cmp	r3, #0
 800a8de:	d001      	beq.n	800a8e4 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800a8e0:	2301      	movs	r3, #1
 800a8e2:	e000      	b.n	800a8e6 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 800a8e4:	2300      	movs	r3, #0
  }
}
 800a8e6:	4618      	mov	r0, r3
 800a8e8:	3718      	adds	r7, #24
 800a8ea:	46bd      	mov	sp, r7
 800a8ec:	bd80      	pop	{r7, pc}

0800a8ee <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800a8ee:	b580      	push	{r7, lr}
 800a8f0:	b08a      	sub	sp, #40	@ 0x28
 800a8f2:	af00      	add	r7, sp, #0
 800a8f4:	60f8      	str	r0, [r7, #12]
 800a8f6:	60b9      	str	r1, [r7, #8]
 800a8f8:	607a      	str	r2, [r7, #4]
 800a8fa:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800a8fc:	2301      	movs	r3, #1
 800a8fe:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a900:	f7fb fcc0 	bl	8006284 <HAL_GetTick>
 800a904:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a90c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	685b      	ldr	r3, [r3, #4]
 800a912:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800a914:	887b      	ldrh	r3, [r7, #2]
 800a916:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800a918:	7ffb      	ldrb	r3, [r7, #31]
 800a91a:	2b01      	cmp	r3, #1
 800a91c:	d00c      	beq.n	800a938 <HAL_SPI_TransmitReceive+0x4a>
 800a91e:	69bb      	ldr	r3, [r7, #24]
 800a920:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a924:	d106      	bne.n	800a934 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800a926:	68fb      	ldr	r3, [r7, #12]
 800a928:	689b      	ldr	r3, [r3, #8]
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d102      	bne.n	800a934 <HAL_SPI_TransmitReceive+0x46>
 800a92e:	7ffb      	ldrb	r3, [r7, #31]
 800a930:	2b04      	cmp	r3, #4
 800a932:	d001      	beq.n	800a938 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800a934:	2302      	movs	r3, #2
 800a936:	e17f      	b.n	800ac38 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a938:	68bb      	ldr	r3, [r7, #8]
 800a93a:	2b00      	cmp	r3, #0
 800a93c:	d005      	beq.n	800a94a <HAL_SPI_TransmitReceive+0x5c>
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	2b00      	cmp	r3, #0
 800a942:	d002      	beq.n	800a94a <HAL_SPI_TransmitReceive+0x5c>
 800a944:	887b      	ldrh	r3, [r7, #2]
 800a946:	2b00      	cmp	r3, #0
 800a948:	d101      	bne.n	800a94e <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 800a94a:	2301      	movs	r3, #1
 800a94c:	e174      	b.n	800ac38 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800a954:	2b01      	cmp	r3, #1
 800a956:	d101      	bne.n	800a95c <HAL_SPI_TransmitReceive+0x6e>
 800a958:	2302      	movs	r3, #2
 800a95a:	e16d      	b.n	800ac38 <HAL_SPI_TransmitReceive+0x34a>
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	2201      	movs	r2, #1
 800a960:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a96a:	b2db      	uxtb	r3, r3
 800a96c:	2b04      	cmp	r3, #4
 800a96e:	d003      	beq.n	800a978 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	2205      	movs	r2, #5
 800a974:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a978:	68fb      	ldr	r3, [r7, #12]
 800a97a:	2200      	movs	r2, #0
 800a97c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	687a      	ldr	r2, [r7, #4]
 800a982:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 800a984:	68fb      	ldr	r3, [r7, #12]
 800a986:	887a      	ldrh	r2, [r7, #2]
 800a988:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	887a      	ldrh	r2, [r7, #2]
 800a98e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800a990:	68fb      	ldr	r3, [r7, #12]
 800a992:	68ba      	ldr	r2, [r7, #8]
 800a994:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	887a      	ldrh	r2, [r7, #2]
 800a99a:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	887a      	ldrh	r2, [r7, #2]
 800a9a0:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a9a2:	68fb      	ldr	r3, [r7, #12]
 800a9a4:	2200      	movs	r2, #0
 800a9a6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800a9a8:	68fb      	ldr	r3, [r7, #12]
 800a9aa:	2200      	movs	r2, #0
 800a9ac:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	681b      	ldr	r3, [r3, #0]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a9b8:	2b40      	cmp	r3, #64	@ 0x40
 800a9ba:	d007      	beq.n	800a9cc <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	681a      	ldr	r2, [r3, #0]
 800a9c2:	68fb      	ldr	r3, [r7, #12]
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a9ca:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	68db      	ldr	r3, [r3, #12]
 800a9d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800a9d4:	d17e      	bne.n	800aad4 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	685b      	ldr	r3, [r3, #4]
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d002      	beq.n	800a9e4 <HAL_SPI_TransmitReceive+0xf6>
 800a9de:	8afb      	ldrh	r3, [r7, #22]
 800a9e0:	2b01      	cmp	r3, #1
 800a9e2:	d16c      	bne.n	800aabe <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800a9e4:	68fb      	ldr	r3, [r7, #12]
 800a9e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9e8:	881a      	ldrh	r2, [r3, #0]
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a9f4:	1c9a      	adds	r2, r3, #2
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a9fe:	b29b      	uxth	r3, r3
 800aa00:	3b01      	subs	r3, #1
 800aa02:	b29a      	uxth	r2, r3
 800aa04:	68fb      	ldr	r3, [r7, #12]
 800aa06:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800aa08:	e059      	b.n	800aabe <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800aa0a:	68fb      	ldr	r3, [r7, #12]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	689b      	ldr	r3, [r3, #8]
 800aa10:	f003 0302 	and.w	r3, r3, #2
 800aa14:	2b02      	cmp	r3, #2
 800aa16:	d11b      	bne.n	800aa50 <HAL_SPI_TransmitReceive+0x162>
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800aa1c:	b29b      	uxth	r3, r3
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d016      	beq.n	800aa50 <HAL_SPI_TransmitReceive+0x162>
 800aa22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aa24:	2b01      	cmp	r3, #1
 800aa26:	d113      	bne.n	800aa50 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa2c:	881a      	ldrh	r2, [r3, #0]
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aa38:	1c9a      	adds	r2, r3, #2
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800aa3e:	68fb      	ldr	r3, [r7, #12]
 800aa40:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800aa42:	b29b      	uxth	r3, r3
 800aa44:	3b01      	subs	r3, #1
 800aa46:	b29a      	uxth	r2, r3
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800aa4c:	2300      	movs	r3, #0
 800aa4e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	689b      	ldr	r3, [r3, #8]
 800aa56:	f003 0301 	and.w	r3, r3, #1
 800aa5a:	2b01      	cmp	r3, #1
 800aa5c:	d119      	bne.n	800aa92 <HAL_SPI_TransmitReceive+0x1a4>
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800aa62:	b29b      	uxth	r3, r3
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d014      	beq.n	800aa92 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	68da      	ldr	r2, [r3, #12]
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa72:	b292      	uxth	r2, r2
 800aa74:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aa7a:	1c9a      	adds	r2, r3, #2
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800aa84:	b29b      	uxth	r3, r3
 800aa86:	3b01      	subs	r3, #1
 800aa88:	b29a      	uxth	r2, r3
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800aa8e:	2301      	movs	r3, #1
 800aa90:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800aa92:	f7fb fbf7 	bl	8006284 <HAL_GetTick>
 800aa96:	4602      	mov	r2, r0
 800aa98:	6a3b      	ldr	r3, [r7, #32]
 800aa9a:	1ad3      	subs	r3, r2, r3
 800aa9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aa9e:	429a      	cmp	r2, r3
 800aaa0:	d80d      	bhi.n	800aabe <HAL_SPI_TransmitReceive+0x1d0>
 800aaa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aaa4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aaa8:	d009      	beq.n	800aabe <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	2201      	movs	r2, #1
 800aaae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	2200      	movs	r2, #0
 800aab6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800aaba:	2303      	movs	r3, #3
 800aabc:	e0bc      	b.n	800ac38 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800aac2:	b29b      	uxth	r3, r3
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d1a0      	bne.n	800aa0a <HAL_SPI_TransmitReceive+0x11c>
 800aac8:	68fb      	ldr	r3, [r7, #12]
 800aaca:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800aacc:	b29b      	uxth	r3, r3
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d19b      	bne.n	800aa0a <HAL_SPI_TransmitReceive+0x11c>
 800aad2:	e082      	b.n	800abda <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	685b      	ldr	r3, [r3, #4]
 800aad8:	2b00      	cmp	r3, #0
 800aada:	d002      	beq.n	800aae2 <HAL_SPI_TransmitReceive+0x1f4>
 800aadc:	8afb      	ldrh	r3, [r7, #22]
 800aade:	2b01      	cmp	r3, #1
 800aae0:	d171      	bne.n	800abc6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	330c      	adds	r3, #12
 800aaec:	7812      	ldrb	r2, [r2, #0]
 800aaee:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800aaf0:	68fb      	ldr	r3, [r7, #12]
 800aaf2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800aaf4:	1c5a      	adds	r2, r3, #1
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800aafe:	b29b      	uxth	r3, r3
 800ab00:	3b01      	subs	r3, #1
 800ab02:	b29a      	uxth	r2, r3
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ab08:	e05d      	b.n	800abc6 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800ab0a:	68fb      	ldr	r3, [r7, #12]
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	689b      	ldr	r3, [r3, #8]
 800ab10:	f003 0302 	and.w	r3, r3, #2
 800ab14:	2b02      	cmp	r3, #2
 800ab16:	d11c      	bne.n	800ab52 <HAL_SPI_TransmitReceive+0x264>
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ab1c:	b29b      	uxth	r3, r3
 800ab1e:	2b00      	cmp	r3, #0
 800ab20:	d017      	beq.n	800ab52 <HAL_SPI_TransmitReceive+0x264>
 800ab22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ab24:	2b01      	cmp	r3, #1
 800ab26:	d114      	bne.n	800ab52 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800ab2c:	68fb      	ldr	r3, [r7, #12]
 800ab2e:	681b      	ldr	r3, [r3, #0]
 800ab30:	330c      	adds	r3, #12
 800ab32:	7812      	ldrb	r2, [r2, #0]
 800ab34:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab3a:	1c5a      	adds	r2, r3, #1
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800ab40:	68fb      	ldr	r3, [r7, #12]
 800ab42:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800ab44:	b29b      	uxth	r3, r3
 800ab46:	3b01      	subs	r3, #1
 800ab48:	b29a      	uxth	r2, r3
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800ab4e:	2300      	movs	r3, #0
 800ab50:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	689b      	ldr	r3, [r3, #8]
 800ab58:	f003 0301 	and.w	r3, r3, #1
 800ab5c:	2b01      	cmp	r3, #1
 800ab5e:	d119      	bne.n	800ab94 <HAL_SPI_TransmitReceive+0x2a6>
 800ab60:	68fb      	ldr	r3, [r7, #12]
 800ab62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ab64:	b29b      	uxth	r3, r3
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d014      	beq.n	800ab94 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	68da      	ldr	r2, [r3, #12]
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab74:	b2d2      	uxtb	r2, r2
 800ab76:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab7c:	1c5a      	adds	r2, r3, #1
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ab86:	b29b      	uxth	r3, r3
 800ab88:	3b01      	subs	r3, #1
 800ab8a:	b29a      	uxth	r2, r3
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800ab90:	2301      	movs	r3, #1
 800ab92:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800ab94:	f7fb fb76 	bl	8006284 <HAL_GetTick>
 800ab98:	4602      	mov	r2, r0
 800ab9a:	6a3b      	ldr	r3, [r7, #32]
 800ab9c:	1ad3      	subs	r3, r2, r3
 800ab9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aba0:	429a      	cmp	r2, r3
 800aba2:	d803      	bhi.n	800abac <HAL_SPI_TransmitReceive+0x2be>
 800aba4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aba6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800abaa:	d102      	bne.n	800abb2 <HAL_SPI_TransmitReceive+0x2c4>
 800abac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800abae:	2b00      	cmp	r3, #0
 800abb0:	d109      	bne.n	800abc6 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800abb2:	68fb      	ldr	r3, [r7, #12]
 800abb4:	2201      	movs	r2, #1
 800abb6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	2200      	movs	r2, #0
 800abbe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800abc2:	2303      	movs	r3, #3
 800abc4:	e038      	b.n	800ac38 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800abca:	b29b      	uxth	r3, r3
 800abcc:	2b00      	cmp	r3, #0
 800abce:	d19c      	bne.n	800ab0a <HAL_SPI_TransmitReceive+0x21c>
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800abd4:	b29b      	uxth	r3, r3
 800abd6:	2b00      	cmp	r3, #0
 800abd8:	d197      	bne.n	800ab0a <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800abda:	6a3a      	ldr	r2, [r7, #32]
 800abdc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800abde:	68f8      	ldr	r0, [r7, #12]
 800abe0:	f000 f908 	bl	800adf4 <SPI_EndRxTxTransaction>
 800abe4:	4603      	mov	r3, r0
 800abe6:	2b00      	cmp	r3, #0
 800abe8:	d008      	beq.n	800abfc <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	2220      	movs	r2, #32
 800abee:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800abf0:	68fb      	ldr	r3, [r7, #12]
 800abf2:	2200      	movs	r2, #0
 800abf4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800abf8:	2301      	movs	r3, #1
 800abfa:	e01d      	b.n	800ac38 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	689b      	ldr	r3, [r3, #8]
 800ac00:	2b00      	cmp	r3, #0
 800ac02:	d10a      	bne.n	800ac1a <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ac04:	2300      	movs	r3, #0
 800ac06:	613b      	str	r3, [r7, #16]
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	681b      	ldr	r3, [r3, #0]
 800ac0c:	68db      	ldr	r3, [r3, #12]
 800ac0e:	613b      	str	r3, [r7, #16]
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	681b      	ldr	r3, [r3, #0]
 800ac14:	689b      	ldr	r3, [r3, #8]
 800ac16:	613b      	str	r3, [r7, #16]
 800ac18:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 800ac1a:	68fb      	ldr	r3, [r7, #12]
 800ac1c:	2201      	movs	r2, #1
 800ac1e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	2200      	movs	r2, #0
 800ac26:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ac2a:	68fb      	ldr	r3, [r7, #12]
 800ac2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d001      	beq.n	800ac36 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800ac32:	2301      	movs	r3, #1
 800ac34:	e000      	b.n	800ac38 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800ac36:	2300      	movs	r3, #0
  }
}
 800ac38:	4618      	mov	r0, r3
 800ac3a:	3728      	adds	r7, #40	@ 0x28
 800ac3c:	46bd      	mov	sp, r7
 800ac3e:	bd80      	pop	{r7, pc}

0800ac40 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ac40:	b580      	push	{r7, lr}
 800ac42:	b088      	sub	sp, #32
 800ac44:	af00      	add	r7, sp, #0
 800ac46:	60f8      	str	r0, [r7, #12]
 800ac48:	60b9      	str	r1, [r7, #8]
 800ac4a:	603b      	str	r3, [r7, #0]
 800ac4c:	4613      	mov	r3, r2
 800ac4e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800ac50:	f7fb fb18 	bl	8006284 <HAL_GetTick>
 800ac54:	4602      	mov	r2, r0
 800ac56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ac58:	1a9b      	subs	r3, r3, r2
 800ac5a:	683a      	ldr	r2, [r7, #0]
 800ac5c:	4413      	add	r3, r2
 800ac5e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800ac60:	f7fb fb10 	bl	8006284 <HAL_GetTick>
 800ac64:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800ac66:	4b39      	ldr	r3, [pc, #228]	@ (800ad4c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	015b      	lsls	r3, r3, #5
 800ac6c:	0d1b      	lsrs	r3, r3, #20
 800ac6e:	69fa      	ldr	r2, [r7, #28]
 800ac70:	fb02 f303 	mul.w	r3, r2, r3
 800ac74:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ac76:	e054      	b.n	800ad22 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ac78:	683b      	ldr	r3, [r7, #0]
 800ac7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac7e:	d050      	beq.n	800ad22 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ac80:	f7fb fb00 	bl	8006284 <HAL_GetTick>
 800ac84:	4602      	mov	r2, r0
 800ac86:	69bb      	ldr	r3, [r7, #24]
 800ac88:	1ad3      	subs	r3, r2, r3
 800ac8a:	69fa      	ldr	r2, [r7, #28]
 800ac8c:	429a      	cmp	r2, r3
 800ac8e:	d902      	bls.n	800ac96 <SPI_WaitFlagStateUntilTimeout+0x56>
 800ac90:	69fb      	ldr	r3, [r7, #28]
 800ac92:	2b00      	cmp	r3, #0
 800ac94:	d13d      	bne.n	800ad12 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	681b      	ldr	r3, [r3, #0]
 800ac9a:	685a      	ldr	r2, [r3, #4]
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800aca4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800aca6:	68fb      	ldr	r3, [r7, #12]
 800aca8:	685b      	ldr	r3, [r3, #4]
 800acaa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800acae:	d111      	bne.n	800acd4 <SPI_WaitFlagStateUntilTimeout+0x94>
 800acb0:	68fb      	ldr	r3, [r7, #12]
 800acb2:	689b      	ldr	r3, [r3, #8]
 800acb4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800acb8:	d004      	beq.n	800acc4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800acba:	68fb      	ldr	r3, [r7, #12]
 800acbc:	689b      	ldr	r3, [r3, #8]
 800acbe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800acc2:	d107      	bne.n	800acd4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	681b      	ldr	r3, [r3, #0]
 800acc8:	681a      	ldr	r2, [r3, #0]
 800acca:	68fb      	ldr	r3, [r7, #12]
 800accc:	681b      	ldr	r3, [r3, #0]
 800acce:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800acd2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800acd8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800acdc:	d10f      	bne.n	800acfe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	681a      	ldr	r2, [r3, #0]
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	681b      	ldr	r3, [r3, #0]
 800ace8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800acec:	601a      	str	r2, [r3, #0]
 800acee:	68fb      	ldr	r3, [r7, #12]
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	681a      	ldr	r2, [r3, #0]
 800acf4:	68fb      	ldr	r3, [r7, #12]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800acfc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	2201      	movs	r2, #1
 800ad02:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	2200      	movs	r2, #0
 800ad0a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800ad0e:	2303      	movs	r3, #3
 800ad10:	e017      	b.n	800ad42 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ad12:	697b      	ldr	r3, [r7, #20]
 800ad14:	2b00      	cmp	r3, #0
 800ad16:	d101      	bne.n	800ad1c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800ad18:	2300      	movs	r3, #0
 800ad1a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800ad1c:	697b      	ldr	r3, [r7, #20]
 800ad1e:	3b01      	subs	r3, #1
 800ad20:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ad22:	68fb      	ldr	r3, [r7, #12]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	689a      	ldr	r2, [r3, #8]
 800ad28:	68bb      	ldr	r3, [r7, #8]
 800ad2a:	4013      	ands	r3, r2
 800ad2c:	68ba      	ldr	r2, [r7, #8]
 800ad2e:	429a      	cmp	r2, r3
 800ad30:	bf0c      	ite	eq
 800ad32:	2301      	moveq	r3, #1
 800ad34:	2300      	movne	r3, #0
 800ad36:	b2db      	uxtb	r3, r3
 800ad38:	461a      	mov	r2, r3
 800ad3a:	79fb      	ldrb	r3, [r7, #7]
 800ad3c:	429a      	cmp	r2, r3
 800ad3e:	d19b      	bne.n	800ac78 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800ad40:	2300      	movs	r3, #0
}
 800ad42:	4618      	mov	r0, r3
 800ad44:	3720      	adds	r7, #32
 800ad46:	46bd      	mov	sp, r7
 800ad48:	bd80      	pop	{r7, pc}
 800ad4a:	bf00      	nop
 800ad4c:	20000030 	.word	0x20000030

0800ad50 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800ad50:	b580      	push	{r7, lr}
 800ad52:	b086      	sub	sp, #24
 800ad54:	af02      	add	r7, sp, #8
 800ad56:	60f8      	str	r0, [r7, #12]
 800ad58:	60b9      	str	r1, [r7, #8]
 800ad5a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	685b      	ldr	r3, [r3, #4]
 800ad60:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ad64:	d111      	bne.n	800ad8a <SPI_EndRxTransaction+0x3a>
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	689b      	ldr	r3, [r3, #8]
 800ad6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ad6e:	d004      	beq.n	800ad7a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ad70:	68fb      	ldr	r3, [r7, #12]
 800ad72:	689b      	ldr	r3, [r3, #8]
 800ad74:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ad78:	d107      	bne.n	800ad8a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	681a      	ldr	r2, [r3, #0]
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	681b      	ldr	r3, [r3, #0]
 800ad84:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ad88:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	685b      	ldr	r3, [r3, #4]
 800ad8e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ad92:	d117      	bne.n	800adc4 <SPI_EndRxTransaction+0x74>
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	689b      	ldr	r3, [r3, #8]
 800ad98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ad9c:	d112      	bne.n	800adc4 <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	9300      	str	r3, [sp, #0]
 800ada2:	68bb      	ldr	r3, [r7, #8]
 800ada4:	2200      	movs	r2, #0
 800ada6:	2101      	movs	r1, #1
 800ada8:	68f8      	ldr	r0, [r7, #12]
 800adaa:	f7ff ff49 	bl	800ac40 <SPI_WaitFlagStateUntilTimeout>
 800adae:	4603      	mov	r3, r0
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d01a      	beq.n	800adea <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800adb4:	68fb      	ldr	r3, [r7, #12]
 800adb6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800adb8:	f043 0220 	orr.w	r2, r3, #32
 800adbc:	68fb      	ldr	r3, [r7, #12]
 800adbe:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800adc0:	2303      	movs	r3, #3
 800adc2:	e013      	b.n	800adec <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	9300      	str	r3, [sp, #0]
 800adc8:	68bb      	ldr	r3, [r7, #8]
 800adca:	2200      	movs	r2, #0
 800adcc:	2180      	movs	r1, #128	@ 0x80
 800adce:	68f8      	ldr	r0, [r7, #12]
 800add0:	f7ff ff36 	bl	800ac40 <SPI_WaitFlagStateUntilTimeout>
 800add4:	4603      	mov	r3, r0
 800add6:	2b00      	cmp	r3, #0
 800add8:	d007      	beq.n	800adea <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800adda:	68fb      	ldr	r3, [r7, #12]
 800addc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800adde:	f043 0220 	orr.w	r2, r3, #32
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800ade6:	2303      	movs	r3, #3
 800ade8:	e000      	b.n	800adec <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 800adea:	2300      	movs	r3, #0
}
 800adec:	4618      	mov	r0, r3
 800adee:	3710      	adds	r7, #16
 800adf0:	46bd      	mov	sp, r7
 800adf2:	bd80      	pop	{r7, pc}

0800adf4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800adf4:	b580      	push	{r7, lr}
 800adf6:	b086      	sub	sp, #24
 800adf8:	af02      	add	r7, sp, #8
 800adfa:	60f8      	str	r0, [r7, #12]
 800adfc:	60b9      	str	r1, [r7, #8]
 800adfe:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800ae00:	687b      	ldr	r3, [r7, #4]
 800ae02:	9300      	str	r3, [sp, #0]
 800ae04:	68bb      	ldr	r3, [r7, #8]
 800ae06:	2201      	movs	r2, #1
 800ae08:	2102      	movs	r1, #2
 800ae0a:	68f8      	ldr	r0, [r7, #12]
 800ae0c:	f7ff ff18 	bl	800ac40 <SPI_WaitFlagStateUntilTimeout>
 800ae10:	4603      	mov	r3, r0
 800ae12:	2b00      	cmp	r3, #0
 800ae14:	d007      	beq.n	800ae26 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ae16:	68fb      	ldr	r3, [r7, #12]
 800ae18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae1a:	f043 0220 	orr.w	r2, r3, #32
 800ae1e:	68fb      	ldr	r3, [r7, #12]
 800ae20:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800ae22:	2303      	movs	r3, #3
 800ae24:	e013      	b.n	800ae4e <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	9300      	str	r3, [sp, #0]
 800ae2a:	68bb      	ldr	r3, [r7, #8]
 800ae2c:	2200      	movs	r2, #0
 800ae2e:	2180      	movs	r1, #128	@ 0x80
 800ae30:	68f8      	ldr	r0, [r7, #12]
 800ae32:	f7ff ff05 	bl	800ac40 <SPI_WaitFlagStateUntilTimeout>
 800ae36:	4603      	mov	r3, r0
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d007      	beq.n	800ae4c <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ae3c:	68fb      	ldr	r3, [r7, #12]
 800ae3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ae40:	f043 0220 	orr.w	r2, r3, #32
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800ae48:	2303      	movs	r3, #3
 800ae4a:	e000      	b.n	800ae4e <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 800ae4c:	2300      	movs	r3, #0
}
 800ae4e:	4618      	mov	r0, r3
 800ae50:	3710      	adds	r7, #16
 800ae52:	46bd      	mov	sp, r7
 800ae54:	bd80      	pop	{r7, pc}

0800ae56 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ae56:	b580      	push	{r7, lr}
 800ae58:	b082      	sub	sp, #8
 800ae5a:	af00      	add	r7, sp, #0
 800ae5c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d101      	bne.n	800ae68 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ae64:	2301      	movs	r3, #1
 800ae66:	e041      	b.n	800aeec <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ae6e:	b2db      	uxtb	r3, r3
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d106      	bne.n	800ae82 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	2200      	movs	r2, #0
 800ae78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ae7c:	6878      	ldr	r0, [r7, #4]
 800ae7e:	f7fa fa1f 	bl	80052c0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	2202      	movs	r2, #2
 800ae86:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ae8a:	687b      	ldr	r3, [r7, #4]
 800ae8c:	681a      	ldr	r2, [r3, #0]
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	3304      	adds	r3, #4
 800ae92:	4619      	mov	r1, r3
 800ae94:	4610      	mov	r0, r2
 800ae96:	f000 f93f 	bl	800b118 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	2201      	movs	r2, #1
 800ae9e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	2201      	movs	r2, #1
 800aea6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	2201      	movs	r2, #1
 800aeae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	2201      	movs	r2, #1
 800aeb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	2201      	movs	r2, #1
 800aebe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	2201      	movs	r2, #1
 800aec6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	2201      	movs	r2, #1
 800aece:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	2201      	movs	r2, #1
 800aed6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800aeda:	687b      	ldr	r3, [r7, #4]
 800aedc:	2201      	movs	r2, #1
 800aede:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800aee2:	687b      	ldr	r3, [r7, #4]
 800aee4:	2201      	movs	r2, #1
 800aee6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800aeea:	2300      	movs	r3, #0
}
 800aeec:	4618      	mov	r0, r3
 800aeee:	3708      	adds	r7, #8
 800aef0:	46bd      	mov	sp, r7
 800aef2:	bd80      	pop	{r7, pc}

0800aef4 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800aef4:	b480      	push	{r7}
 800aef6:	b085      	sub	sp, #20
 800aef8:	af00      	add	r7, sp, #0
 800aefa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800af02:	b2db      	uxtb	r3, r3
 800af04:	2b01      	cmp	r3, #1
 800af06:	d001      	beq.n	800af0c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800af08:	2301      	movs	r3, #1
 800af0a:	e032      	b.n	800af72 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	2202      	movs	r2, #2
 800af10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	4a18      	ldr	r2, [pc, #96]	@ (800af7c <HAL_TIM_Base_Start+0x88>)
 800af1a:	4293      	cmp	r3, r2
 800af1c:	d00e      	beq.n	800af3c <HAL_TIM_Base_Start+0x48>
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	681b      	ldr	r3, [r3, #0]
 800af22:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800af26:	d009      	beq.n	800af3c <HAL_TIM_Base_Start+0x48>
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	681b      	ldr	r3, [r3, #0]
 800af2c:	4a14      	ldr	r2, [pc, #80]	@ (800af80 <HAL_TIM_Base_Start+0x8c>)
 800af2e:	4293      	cmp	r3, r2
 800af30:	d004      	beq.n	800af3c <HAL_TIM_Base_Start+0x48>
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	681b      	ldr	r3, [r3, #0]
 800af36:	4a13      	ldr	r2, [pc, #76]	@ (800af84 <HAL_TIM_Base_Start+0x90>)
 800af38:	4293      	cmp	r3, r2
 800af3a:	d111      	bne.n	800af60 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	689b      	ldr	r3, [r3, #8]
 800af42:	f003 0307 	and.w	r3, r3, #7
 800af46:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	2b06      	cmp	r3, #6
 800af4c:	d010      	beq.n	800af70 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	681b      	ldr	r3, [r3, #0]
 800af52:	681a      	ldr	r2, [r3, #0]
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	681b      	ldr	r3, [r3, #0]
 800af58:	f042 0201 	orr.w	r2, r2, #1
 800af5c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800af5e:	e007      	b.n	800af70 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	681a      	ldr	r2, [r3, #0]
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	f042 0201 	orr.w	r2, r2, #1
 800af6e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800af70:	2300      	movs	r3, #0
}
 800af72:	4618      	mov	r0, r3
 800af74:	3714      	adds	r7, #20
 800af76:	46bd      	mov	sp, r7
 800af78:	bc80      	pop	{r7}
 800af7a:	4770      	bx	lr
 800af7c:	40012c00 	.word	0x40012c00
 800af80:	40000400 	.word	0x40000400
 800af84:	40000800 	.word	0x40000800

0800af88 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800af88:	b580      	push	{r7, lr}
 800af8a:	b084      	sub	sp, #16
 800af8c:	af00      	add	r7, sp, #0
 800af8e:	6078      	str	r0, [r7, #4]
 800af90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800af92:	2300      	movs	r3, #0
 800af94:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800af9c:	2b01      	cmp	r3, #1
 800af9e:	d101      	bne.n	800afa4 <HAL_TIM_ConfigClockSource+0x1c>
 800afa0:	2302      	movs	r3, #2
 800afa2:	e0b4      	b.n	800b10e <HAL_TIM_ConfigClockSource+0x186>
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	2201      	movs	r2, #1
 800afa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	2202      	movs	r2, #2
 800afb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	681b      	ldr	r3, [r3, #0]
 800afb8:	689b      	ldr	r3, [r3, #8]
 800afba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800afbc:	68bb      	ldr	r3, [r7, #8]
 800afbe:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800afc2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800afc4:	68bb      	ldr	r3, [r7, #8]
 800afc6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800afca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	681b      	ldr	r3, [r3, #0]
 800afd0:	68ba      	ldr	r2, [r7, #8]
 800afd2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800afd4:	683b      	ldr	r3, [r7, #0]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800afdc:	d03e      	beq.n	800b05c <HAL_TIM_ConfigClockSource+0xd4>
 800afde:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800afe2:	f200 8087 	bhi.w	800b0f4 <HAL_TIM_ConfigClockSource+0x16c>
 800afe6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800afea:	f000 8086 	beq.w	800b0fa <HAL_TIM_ConfigClockSource+0x172>
 800afee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800aff2:	d87f      	bhi.n	800b0f4 <HAL_TIM_ConfigClockSource+0x16c>
 800aff4:	2b70      	cmp	r3, #112	@ 0x70
 800aff6:	d01a      	beq.n	800b02e <HAL_TIM_ConfigClockSource+0xa6>
 800aff8:	2b70      	cmp	r3, #112	@ 0x70
 800affa:	d87b      	bhi.n	800b0f4 <HAL_TIM_ConfigClockSource+0x16c>
 800affc:	2b60      	cmp	r3, #96	@ 0x60
 800affe:	d050      	beq.n	800b0a2 <HAL_TIM_ConfigClockSource+0x11a>
 800b000:	2b60      	cmp	r3, #96	@ 0x60
 800b002:	d877      	bhi.n	800b0f4 <HAL_TIM_ConfigClockSource+0x16c>
 800b004:	2b50      	cmp	r3, #80	@ 0x50
 800b006:	d03c      	beq.n	800b082 <HAL_TIM_ConfigClockSource+0xfa>
 800b008:	2b50      	cmp	r3, #80	@ 0x50
 800b00a:	d873      	bhi.n	800b0f4 <HAL_TIM_ConfigClockSource+0x16c>
 800b00c:	2b40      	cmp	r3, #64	@ 0x40
 800b00e:	d058      	beq.n	800b0c2 <HAL_TIM_ConfigClockSource+0x13a>
 800b010:	2b40      	cmp	r3, #64	@ 0x40
 800b012:	d86f      	bhi.n	800b0f4 <HAL_TIM_ConfigClockSource+0x16c>
 800b014:	2b30      	cmp	r3, #48	@ 0x30
 800b016:	d064      	beq.n	800b0e2 <HAL_TIM_ConfigClockSource+0x15a>
 800b018:	2b30      	cmp	r3, #48	@ 0x30
 800b01a:	d86b      	bhi.n	800b0f4 <HAL_TIM_ConfigClockSource+0x16c>
 800b01c:	2b20      	cmp	r3, #32
 800b01e:	d060      	beq.n	800b0e2 <HAL_TIM_ConfigClockSource+0x15a>
 800b020:	2b20      	cmp	r3, #32
 800b022:	d867      	bhi.n	800b0f4 <HAL_TIM_ConfigClockSource+0x16c>
 800b024:	2b00      	cmp	r3, #0
 800b026:	d05c      	beq.n	800b0e2 <HAL_TIM_ConfigClockSource+0x15a>
 800b028:	2b10      	cmp	r3, #16
 800b02a:	d05a      	beq.n	800b0e2 <HAL_TIM_ConfigClockSource+0x15a>
 800b02c:	e062      	b.n	800b0f4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b032:	683b      	ldr	r3, [r7, #0]
 800b034:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b036:	683b      	ldr	r3, [r7, #0]
 800b038:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b03a:	683b      	ldr	r3, [r7, #0]
 800b03c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b03e:	f000 f950 	bl	800b2e2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	681b      	ldr	r3, [r3, #0]
 800b046:	689b      	ldr	r3, [r3, #8]
 800b048:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800b04a:	68bb      	ldr	r3, [r7, #8]
 800b04c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800b050:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	68ba      	ldr	r2, [r7, #8]
 800b058:	609a      	str	r2, [r3, #8]
      break;
 800b05a:	e04f      	b.n	800b0fc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800b05c:	687b      	ldr	r3, [r7, #4]
 800b05e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800b060:	683b      	ldr	r3, [r7, #0]
 800b062:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800b064:	683b      	ldr	r3, [r7, #0]
 800b066:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800b068:	683b      	ldr	r3, [r7, #0]
 800b06a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800b06c:	f000 f939 	bl	800b2e2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	689a      	ldr	r2, [r3, #8]
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800b07e:	609a      	str	r2, [r3, #8]
      break;
 800b080:	e03c      	b.n	800b0fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b086:	683b      	ldr	r3, [r7, #0]
 800b088:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b08a:	683b      	ldr	r3, [r7, #0]
 800b08c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b08e:	461a      	mov	r2, r3
 800b090:	f000 f8b0 	bl	800b1f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800b094:	687b      	ldr	r3, [r7, #4]
 800b096:	681b      	ldr	r3, [r3, #0]
 800b098:	2150      	movs	r1, #80	@ 0x50
 800b09a:	4618      	mov	r0, r3
 800b09c:	f000 f907 	bl	800b2ae <TIM_ITRx_SetConfig>
      break;
 800b0a0:	e02c      	b.n	800b0fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b0a6:	683b      	ldr	r3, [r7, #0]
 800b0a8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b0aa:	683b      	ldr	r3, [r7, #0]
 800b0ac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800b0ae:	461a      	mov	r2, r3
 800b0b0:	f000 f8ce 	bl	800b250 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	2160      	movs	r1, #96	@ 0x60
 800b0ba:	4618      	mov	r0, r3
 800b0bc:	f000 f8f7 	bl	800b2ae <TIM_ITRx_SetConfig>
      break;
 800b0c0:	e01c      	b.n	800b0fc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800b0c6:	683b      	ldr	r3, [r7, #0]
 800b0c8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800b0ca:	683b      	ldr	r3, [r7, #0]
 800b0cc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800b0ce:	461a      	mov	r2, r3
 800b0d0:	f000 f890 	bl	800b1f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	681b      	ldr	r3, [r3, #0]
 800b0d8:	2140      	movs	r1, #64	@ 0x40
 800b0da:	4618      	mov	r0, r3
 800b0dc:	f000 f8e7 	bl	800b2ae <TIM_ITRx_SetConfig>
      break;
 800b0e0:	e00c      	b.n	800b0fc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	681a      	ldr	r2, [r3, #0]
 800b0e6:	683b      	ldr	r3, [r7, #0]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	4619      	mov	r1, r3
 800b0ec:	4610      	mov	r0, r2
 800b0ee:	f000 f8de 	bl	800b2ae <TIM_ITRx_SetConfig>
      break;
 800b0f2:	e003      	b.n	800b0fc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800b0f4:	2301      	movs	r3, #1
 800b0f6:	73fb      	strb	r3, [r7, #15]
      break;
 800b0f8:	e000      	b.n	800b0fc <HAL_TIM_ConfigClockSource+0x174>
      break;
 800b0fa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	2201      	movs	r2, #1
 800b100:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	2200      	movs	r2, #0
 800b108:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b10c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b10e:	4618      	mov	r0, r3
 800b110:	3710      	adds	r7, #16
 800b112:	46bd      	mov	sp, r7
 800b114:	bd80      	pop	{r7, pc}
	...

0800b118 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b118:	b480      	push	{r7}
 800b11a:	b085      	sub	sp, #20
 800b11c:	af00      	add	r7, sp, #0
 800b11e:	6078      	str	r0, [r7, #4]
 800b120:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	4a2f      	ldr	r2, [pc, #188]	@ (800b1e8 <TIM_Base_SetConfig+0xd0>)
 800b12c:	4293      	cmp	r3, r2
 800b12e:	d00b      	beq.n	800b148 <TIM_Base_SetConfig+0x30>
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b136:	d007      	beq.n	800b148 <TIM_Base_SetConfig+0x30>
 800b138:	687b      	ldr	r3, [r7, #4]
 800b13a:	4a2c      	ldr	r2, [pc, #176]	@ (800b1ec <TIM_Base_SetConfig+0xd4>)
 800b13c:	4293      	cmp	r3, r2
 800b13e:	d003      	beq.n	800b148 <TIM_Base_SetConfig+0x30>
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	4a2b      	ldr	r2, [pc, #172]	@ (800b1f0 <TIM_Base_SetConfig+0xd8>)
 800b144:	4293      	cmp	r3, r2
 800b146:	d108      	bne.n	800b15a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b148:	68fb      	ldr	r3, [r7, #12]
 800b14a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b14e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b150:	683b      	ldr	r3, [r7, #0]
 800b152:	685b      	ldr	r3, [r3, #4]
 800b154:	68fa      	ldr	r2, [r7, #12]
 800b156:	4313      	orrs	r3, r2
 800b158:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	4a22      	ldr	r2, [pc, #136]	@ (800b1e8 <TIM_Base_SetConfig+0xd0>)
 800b15e:	4293      	cmp	r3, r2
 800b160:	d00b      	beq.n	800b17a <TIM_Base_SetConfig+0x62>
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b168:	d007      	beq.n	800b17a <TIM_Base_SetConfig+0x62>
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	4a1f      	ldr	r2, [pc, #124]	@ (800b1ec <TIM_Base_SetConfig+0xd4>)
 800b16e:	4293      	cmp	r3, r2
 800b170:	d003      	beq.n	800b17a <TIM_Base_SetConfig+0x62>
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	4a1e      	ldr	r2, [pc, #120]	@ (800b1f0 <TIM_Base_SetConfig+0xd8>)
 800b176:	4293      	cmp	r3, r2
 800b178:	d108      	bne.n	800b18c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b180:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b182:	683b      	ldr	r3, [r7, #0]
 800b184:	68db      	ldr	r3, [r3, #12]
 800b186:	68fa      	ldr	r2, [r7, #12]
 800b188:	4313      	orrs	r3, r2
 800b18a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b18c:	68fb      	ldr	r3, [r7, #12]
 800b18e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b192:	683b      	ldr	r3, [r7, #0]
 800b194:	695b      	ldr	r3, [r3, #20]
 800b196:	4313      	orrs	r3, r2
 800b198:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800b19a:	687b      	ldr	r3, [r7, #4]
 800b19c:	68fa      	ldr	r2, [r7, #12]
 800b19e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b1a0:	683b      	ldr	r3, [r7, #0]
 800b1a2:	689a      	ldr	r2, [r3, #8]
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b1a8:	683b      	ldr	r3, [r7, #0]
 800b1aa:	681a      	ldr	r2, [r3, #0]
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	4a0d      	ldr	r2, [pc, #52]	@ (800b1e8 <TIM_Base_SetConfig+0xd0>)
 800b1b4:	4293      	cmp	r3, r2
 800b1b6:	d103      	bne.n	800b1c0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b1b8:	683b      	ldr	r3, [r7, #0]
 800b1ba:	691a      	ldr	r2, [r3, #16]
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	2201      	movs	r2, #1
 800b1c4:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	691b      	ldr	r3, [r3, #16]
 800b1ca:	f003 0301 	and.w	r3, r3, #1
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d005      	beq.n	800b1de <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	691b      	ldr	r3, [r3, #16]
 800b1d6:	f023 0201 	bic.w	r2, r3, #1
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	611a      	str	r2, [r3, #16]
  }
}
 800b1de:	bf00      	nop
 800b1e0:	3714      	adds	r7, #20
 800b1e2:	46bd      	mov	sp, r7
 800b1e4:	bc80      	pop	{r7}
 800b1e6:	4770      	bx	lr
 800b1e8:	40012c00 	.word	0x40012c00
 800b1ec:	40000400 	.word	0x40000400
 800b1f0:	40000800 	.word	0x40000800

0800b1f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b1f4:	b480      	push	{r7}
 800b1f6:	b087      	sub	sp, #28
 800b1f8:	af00      	add	r7, sp, #0
 800b1fa:	60f8      	str	r0, [r7, #12]
 800b1fc:	60b9      	str	r1, [r7, #8]
 800b1fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b200:	68fb      	ldr	r3, [r7, #12]
 800b202:	6a1b      	ldr	r3, [r3, #32]
 800b204:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	6a1b      	ldr	r3, [r3, #32]
 800b20a:	f023 0201 	bic.w	r2, r3, #1
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	699b      	ldr	r3, [r3, #24]
 800b216:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b218:	693b      	ldr	r3, [r7, #16]
 800b21a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b21e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	011b      	lsls	r3, r3, #4
 800b224:	693a      	ldr	r2, [r7, #16]
 800b226:	4313      	orrs	r3, r2
 800b228:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b22a:	697b      	ldr	r3, [r7, #20]
 800b22c:	f023 030a 	bic.w	r3, r3, #10
 800b230:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b232:	697a      	ldr	r2, [r7, #20]
 800b234:	68bb      	ldr	r3, [r7, #8]
 800b236:	4313      	orrs	r3, r2
 800b238:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b23a:	68fb      	ldr	r3, [r7, #12]
 800b23c:	693a      	ldr	r2, [r7, #16]
 800b23e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b240:	68fb      	ldr	r3, [r7, #12]
 800b242:	697a      	ldr	r2, [r7, #20]
 800b244:	621a      	str	r2, [r3, #32]
}
 800b246:	bf00      	nop
 800b248:	371c      	adds	r7, #28
 800b24a:	46bd      	mov	sp, r7
 800b24c:	bc80      	pop	{r7}
 800b24e:	4770      	bx	lr

0800b250 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b250:	b480      	push	{r7}
 800b252:	b087      	sub	sp, #28
 800b254:	af00      	add	r7, sp, #0
 800b256:	60f8      	str	r0, [r7, #12]
 800b258:	60b9      	str	r1, [r7, #8]
 800b25a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	6a1b      	ldr	r3, [r3, #32]
 800b260:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	6a1b      	ldr	r3, [r3, #32]
 800b266:	f023 0210 	bic.w	r2, r3, #16
 800b26a:	68fb      	ldr	r3, [r7, #12]
 800b26c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	699b      	ldr	r3, [r3, #24]
 800b272:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b274:	693b      	ldr	r3, [r7, #16]
 800b276:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b27a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	031b      	lsls	r3, r3, #12
 800b280:	693a      	ldr	r2, [r7, #16]
 800b282:	4313      	orrs	r3, r2
 800b284:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b286:	697b      	ldr	r3, [r7, #20]
 800b288:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b28c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b28e:	68bb      	ldr	r3, [r7, #8]
 800b290:	011b      	lsls	r3, r3, #4
 800b292:	697a      	ldr	r2, [r7, #20]
 800b294:	4313      	orrs	r3, r2
 800b296:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b298:	68fb      	ldr	r3, [r7, #12]
 800b29a:	693a      	ldr	r2, [r7, #16]
 800b29c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b29e:	68fb      	ldr	r3, [r7, #12]
 800b2a0:	697a      	ldr	r2, [r7, #20]
 800b2a2:	621a      	str	r2, [r3, #32]
}
 800b2a4:	bf00      	nop
 800b2a6:	371c      	adds	r7, #28
 800b2a8:	46bd      	mov	sp, r7
 800b2aa:	bc80      	pop	{r7}
 800b2ac:	4770      	bx	lr

0800b2ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b2ae:	b480      	push	{r7}
 800b2b0:	b085      	sub	sp, #20
 800b2b2:	af00      	add	r7, sp, #0
 800b2b4:	6078      	str	r0, [r7, #4]
 800b2b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	689b      	ldr	r3, [r3, #8]
 800b2bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b2c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b2c6:	683a      	ldr	r2, [r7, #0]
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	4313      	orrs	r3, r2
 800b2cc:	f043 0307 	orr.w	r3, r3, #7
 800b2d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	68fa      	ldr	r2, [r7, #12]
 800b2d6:	609a      	str	r2, [r3, #8]
}
 800b2d8:	bf00      	nop
 800b2da:	3714      	adds	r7, #20
 800b2dc:	46bd      	mov	sp, r7
 800b2de:	bc80      	pop	{r7}
 800b2e0:	4770      	bx	lr

0800b2e2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b2e2:	b480      	push	{r7}
 800b2e4:	b087      	sub	sp, #28
 800b2e6:	af00      	add	r7, sp, #0
 800b2e8:	60f8      	str	r0, [r7, #12]
 800b2ea:	60b9      	str	r1, [r7, #8]
 800b2ec:	607a      	str	r2, [r7, #4]
 800b2ee:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	689b      	ldr	r3, [r3, #8]
 800b2f4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b2f6:	697b      	ldr	r3, [r7, #20]
 800b2f8:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b2fc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b2fe:	683b      	ldr	r3, [r7, #0]
 800b300:	021a      	lsls	r2, r3, #8
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	431a      	orrs	r2, r3
 800b306:	68bb      	ldr	r3, [r7, #8]
 800b308:	4313      	orrs	r3, r2
 800b30a:	697a      	ldr	r2, [r7, #20]
 800b30c:	4313      	orrs	r3, r2
 800b30e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	697a      	ldr	r2, [r7, #20]
 800b314:	609a      	str	r2, [r3, #8]
}
 800b316:	bf00      	nop
 800b318:	371c      	adds	r7, #28
 800b31a:	46bd      	mov	sp, r7
 800b31c:	bc80      	pop	{r7}
 800b31e:	4770      	bx	lr

0800b320 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b320:	b480      	push	{r7}
 800b322:	b085      	sub	sp, #20
 800b324:	af00      	add	r7, sp, #0
 800b326:	6078      	str	r0, [r7, #4]
 800b328:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b330:	2b01      	cmp	r3, #1
 800b332:	d101      	bne.n	800b338 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b334:	2302      	movs	r3, #2
 800b336:	e046      	b.n	800b3c6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	2201      	movs	r2, #1
 800b33c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	2202      	movs	r2, #2
 800b344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	681b      	ldr	r3, [r3, #0]
 800b34c:	685b      	ldr	r3, [r3, #4]
 800b34e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	689b      	ldr	r3, [r3, #8]
 800b356:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b35e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b360:	683b      	ldr	r3, [r7, #0]
 800b362:	681b      	ldr	r3, [r3, #0]
 800b364:	68fa      	ldr	r2, [r7, #12]
 800b366:	4313      	orrs	r3, r2
 800b368:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b36a:	687b      	ldr	r3, [r7, #4]
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	68fa      	ldr	r2, [r7, #12]
 800b370:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	4a16      	ldr	r2, [pc, #88]	@ (800b3d0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800b378:	4293      	cmp	r3, r2
 800b37a:	d00e      	beq.n	800b39a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	681b      	ldr	r3, [r3, #0]
 800b380:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b384:	d009      	beq.n	800b39a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	4a12      	ldr	r2, [pc, #72]	@ (800b3d4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800b38c:	4293      	cmp	r3, r2
 800b38e:	d004      	beq.n	800b39a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	4a10      	ldr	r2, [pc, #64]	@ (800b3d8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800b396:	4293      	cmp	r3, r2
 800b398:	d10c      	bne.n	800b3b4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b39a:	68bb      	ldr	r3, [r7, #8]
 800b39c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b3a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b3a2:	683b      	ldr	r3, [r7, #0]
 800b3a4:	685b      	ldr	r3, [r3, #4]
 800b3a6:	68ba      	ldr	r2, [r7, #8]
 800b3a8:	4313      	orrs	r3, r2
 800b3aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b3ac:	687b      	ldr	r3, [r7, #4]
 800b3ae:	681b      	ldr	r3, [r3, #0]
 800b3b0:	68ba      	ldr	r2, [r7, #8]
 800b3b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	2201      	movs	r2, #1
 800b3b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	2200      	movs	r2, #0
 800b3c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b3c4:	2300      	movs	r3, #0
}
 800b3c6:	4618      	mov	r0, r3
 800b3c8:	3714      	adds	r7, #20
 800b3ca:	46bd      	mov	sp, r7
 800b3cc:	bc80      	pop	{r7}
 800b3ce:	4770      	bx	lr
 800b3d0:	40012c00 	.word	0x40012c00
 800b3d4:	40000400 	.word	0x40000400
 800b3d8:	40000800 	.word	0x40000800

0800b3dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b3dc:	b580      	push	{r7, lr}
 800b3de:	b082      	sub	sp, #8
 800b3e0:	af00      	add	r7, sp, #0
 800b3e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b3e4:	687b      	ldr	r3, [r7, #4]
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d101      	bne.n	800b3ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b3ea:	2301      	movs	r3, #1
 800b3ec:	e042      	b.n	800b474 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b3f4:	b2db      	uxtb	r3, r3
 800b3f6:	2b00      	cmp	r3, #0
 800b3f8:	d106      	bne.n	800b408 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	2200      	movs	r2, #0
 800b3fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b402:	6878      	ldr	r0, [r7, #4]
 800b404:	f7f9 ff7a 	bl	80052fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	2224      	movs	r2, #36	@ 0x24
 800b40c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	68da      	ldr	r2, [r3, #12]
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b41e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800b420:	6878      	ldr	r0, [r7, #4]
 800b422:	f000 fdb7 	bl	800bf94 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b426:	687b      	ldr	r3, [r7, #4]
 800b428:	681b      	ldr	r3, [r3, #0]
 800b42a:	691a      	ldr	r2, [r3, #16]
 800b42c:	687b      	ldr	r3, [r7, #4]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b434:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	681b      	ldr	r3, [r3, #0]
 800b43a:	695a      	ldr	r2, [r3, #20]
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b444:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	68da      	ldr	r2, [r3, #12]
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b454:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	2200      	movs	r2, #0
 800b45a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	2220      	movs	r2, #32
 800b460:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	2220      	movs	r2, #32
 800b468:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	2200      	movs	r2, #0
 800b470:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800b472:	2300      	movs	r3, #0
}
 800b474:	4618      	mov	r0, r3
 800b476:	3708      	adds	r7, #8
 800b478:	46bd      	mov	sp, r7
 800b47a:	bd80      	pop	{r7, pc}

0800b47c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b47c:	b580      	push	{r7, lr}
 800b47e:	b08a      	sub	sp, #40	@ 0x28
 800b480:	af02      	add	r7, sp, #8
 800b482:	60f8      	str	r0, [r7, #12]
 800b484:	60b9      	str	r1, [r7, #8]
 800b486:	603b      	str	r3, [r7, #0]
 800b488:	4613      	mov	r3, r2
 800b48a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800b48c:	2300      	movs	r3, #0
 800b48e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b496:	b2db      	uxtb	r3, r3
 800b498:	2b20      	cmp	r3, #32
 800b49a:	d175      	bne.n	800b588 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 800b49c:	68bb      	ldr	r3, [r7, #8]
 800b49e:	2b00      	cmp	r3, #0
 800b4a0:	d002      	beq.n	800b4a8 <HAL_UART_Transmit+0x2c>
 800b4a2:	88fb      	ldrh	r3, [r7, #6]
 800b4a4:	2b00      	cmp	r3, #0
 800b4a6:	d101      	bne.n	800b4ac <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800b4a8:	2301      	movs	r3, #1
 800b4aa:	e06e      	b.n	800b58a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b4ac:	68fb      	ldr	r3, [r7, #12]
 800b4ae:	2200      	movs	r2, #0
 800b4b0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b4b2:	68fb      	ldr	r3, [r7, #12]
 800b4b4:	2221      	movs	r2, #33	@ 0x21
 800b4b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b4ba:	f7fa fee3 	bl	8006284 <HAL_GetTick>
 800b4be:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800b4c0:	68fb      	ldr	r3, [r7, #12]
 800b4c2:	88fa      	ldrh	r2, [r7, #6]
 800b4c4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	88fa      	ldrh	r2, [r7, #6]
 800b4ca:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	689b      	ldr	r3, [r3, #8]
 800b4d0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b4d4:	d108      	bne.n	800b4e8 <HAL_UART_Transmit+0x6c>
 800b4d6:	68fb      	ldr	r3, [r7, #12]
 800b4d8:	691b      	ldr	r3, [r3, #16]
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	d104      	bne.n	800b4e8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800b4de:	2300      	movs	r3, #0
 800b4e0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800b4e2:	68bb      	ldr	r3, [r7, #8]
 800b4e4:	61bb      	str	r3, [r7, #24]
 800b4e6:	e003      	b.n	800b4f0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800b4e8:	68bb      	ldr	r3, [r7, #8]
 800b4ea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b4ec:	2300      	movs	r3, #0
 800b4ee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800b4f0:	e02e      	b.n	800b550 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b4f2:	683b      	ldr	r3, [r7, #0]
 800b4f4:	9300      	str	r3, [sp, #0]
 800b4f6:	697b      	ldr	r3, [r7, #20]
 800b4f8:	2200      	movs	r2, #0
 800b4fa:	2180      	movs	r1, #128	@ 0x80
 800b4fc:	68f8      	ldr	r0, [r7, #12]
 800b4fe:	f000 fb1c 	bl	800bb3a <UART_WaitOnFlagUntilTimeout>
 800b502:	4603      	mov	r3, r0
 800b504:	2b00      	cmp	r3, #0
 800b506:	d005      	beq.n	800b514 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	2220      	movs	r2, #32
 800b50c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800b510:	2303      	movs	r3, #3
 800b512:	e03a      	b.n	800b58a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800b514:	69fb      	ldr	r3, [r7, #28]
 800b516:	2b00      	cmp	r3, #0
 800b518:	d10b      	bne.n	800b532 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b51a:	69bb      	ldr	r3, [r7, #24]
 800b51c:	881b      	ldrh	r3, [r3, #0]
 800b51e:	461a      	mov	r2, r3
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b528:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800b52a:	69bb      	ldr	r3, [r7, #24]
 800b52c:	3302      	adds	r3, #2
 800b52e:	61bb      	str	r3, [r7, #24]
 800b530:	e007      	b.n	800b542 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800b532:	69fb      	ldr	r3, [r7, #28]
 800b534:	781a      	ldrb	r2, [r3, #0]
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	681b      	ldr	r3, [r3, #0]
 800b53a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800b53c:	69fb      	ldr	r3, [r7, #28]
 800b53e:	3301      	adds	r3, #1
 800b540:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800b546:	b29b      	uxth	r3, r3
 800b548:	3b01      	subs	r3, #1
 800b54a:	b29a      	uxth	r2, r3
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800b554:	b29b      	uxth	r3, r3
 800b556:	2b00      	cmp	r3, #0
 800b558:	d1cb      	bne.n	800b4f2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b55a:	683b      	ldr	r3, [r7, #0]
 800b55c:	9300      	str	r3, [sp, #0]
 800b55e:	697b      	ldr	r3, [r7, #20]
 800b560:	2200      	movs	r2, #0
 800b562:	2140      	movs	r1, #64	@ 0x40
 800b564:	68f8      	ldr	r0, [r7, #12]
 800b566:	f000 fae8 	bl	800bb3a <UART_WaitOnFlagUntilTimeout>
 800b56a:	4603      	mov	r3, r0
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d005      	beq.n	800b57c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	2220      	movs	r2, #32
 800b574:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800b578:	2303      	movs	r3, #3
 800b57a:	e006      	b.n	800b58a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	2220      	movs	r2, #32
 800b580:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800b584:	2300      	movs	r3, #0
 800b586:	e000      	b.n	800b58a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800b588:	2302      	movs	r3, #2
  }
}
 800b58a:	4618      	mov	r0, r3
 800b58c:	3720      	adds	r7, #32
 800b58e:	46bd      	mov	sp, r7
 800b590:	bd80      	pop	{r7, pc}

0800b592 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b592:	b580      	push	{r7, lr}
 800b594:	b084      	sub	sp, #16
 800b596:	af00      	add	r7, sp, #0
 800b598:	60f8      	str	r0, [r7, #12]
 800b59a:	60b9      	str	r1, [r7, #8]
 800b59c:	4613      	mov	r3, r2
 800b59e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b5a6:	b2db      	uxtb	r3, r3
 800b5a8:	2b20      	cmp	r3, #32
 800b5aa:	d112      	bne.n	800b5d2 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800b5ac:	68bb      	ldr	r3, [r7, #8]
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d002      	beq.n	800b5b8 <HAL_UART_Receive_IT+0x26>
 800b5b2:	88fb      	ldrh	r3, [r7, #6]
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d101      	bne.n	800b5bc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800b5b8:	2301      	movs	r3, #1
 800b5ba:	e00b      	b.n	800b5d4 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	2200      	movs	r2, #0
 800b5c0:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800b5c2:	88fb      	ldrh	r3, [r7, #6]
 800b5c4:	461a      	mov	r2, r3
 800b5c6:	68b9      	ldr	r1, [r7, #8]
 800b5c8:	68f8      	ldr	r0, [r7, #12]
 800b5ca:	f000 fb0f 	bl	800bbec <UART_Start_Receive_IT>
 800b5ce:	4603      	mov	r3, r0
 800b5d0:	e000      	b.n	800b5d4 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 800b5d2:	2302      	movs	r3, #2
  }
}
 800b5d4:	4618      	mov	r0, r3
 800b5d6:	3710      	adds	r7, #16
 800b5d8:	46bd      	mov	sp, r7
 800b5da:	bd80      	pop	{r7, pc}

0800b5dc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b5dc:	b580      	push	{r7, lr}
 800b5de:	b0ba      	sub	sp, #232	@ 0xe8
 800b5e0:	af00      	add	r7, sp, #0
 800b5e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800b5e4:	687b      	ldr	r3, [r7, #4]
 800b5e6:	681b      	ldr	r3, [r3, #0]
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	681b      	ldr	r3, [r3, #0]
 800b5f2:	68db      	ldr	r3, [r3, #12]
 800b5f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	695b      	ldr	r3, [r3, #20]
 800b5fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800b602:	2300      	movs	r3, #0
 800b604:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800b608:	2300      	movs	r3, #0
 800b60a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800b60e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b612:	f003 030f 	and.w	r3, r3, #15
 800b616:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800b61a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d10f      	bne.n	800b642 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b622:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b626:	f003 0320 	and.w	r3, r3, #32
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d009      	beq.n	800b642 <HAL_UART_IRQHandler+0x66>
 800b62e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b632:	f003 0320 	and.w	r3, r3, #32
 800b636:	2b00      	cmp	r3, #0
 800b638:	d003      	beq.n	800b642 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800b63a:	6878      	ldr	r0, [r7, #4]
 800b63c:	f000 fbec 	bl	800be18 <UART_Receive_IT>
      return;
 800b640:	e25b      	b.n	800bafa <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800b642:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b646:	2b00      	cmp	r3, #0
 800b648:	f000 80de 	beq.w	800b808 <HAL_UART_IRQHandler+0x22c>
 800b64c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b650:	f003 0301 	and.w	r3, r3, #1
 800b654:	2b00      	cmp	r3, #0
 800b656:	d106      	bne.n	800b666 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800b658:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b65c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800b660:	2b00      	cmp	r3, #0
 800b662:	f000 80d1 	beq.w	800b808 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b666:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b66a:	f003 0301 	and.w	r3, r3, #1
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d00b      	beq.n	800b68a <HAL_UART_IRQHandler+0xae>
 800b672:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b676:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d005      	beq.n	800b68a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b682:	f043 0201 	orr.w	r2, r3, #1
 800b686:	687b      	ldr	r3, [r7, #4]
 800b688:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b68a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b68e:	f003 0304 	and.w	r3, r3, #4
 800b692:	2b00      	cmp	r3, #0
 800b694:	d00b      	beq.n	800b6ae <HAL_UART_IRQHandler+0xd2>
 800b696:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b69a:	f003 0301 	and.w	r3, r3, #1
 800b69e:	2b00      	cmp	r3, #0
 800b6a0:	d005      	beq.n	800b6ae <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b6a6:	f043 0202 	orr.w	r2, r3, #2
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b6ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b6b2:	f003 0302 	and.w	r3, r3, #2
 800b6b6:	2b00      	cmp	r3, #0
 800b6b8:	d00b      	beq.n	800b6d2 <HAL_UART_IRQHandler+0xf6>
 800b6ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b6be:	f003 0301 	and.w	r3, r3, #1
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d005      	beq.n	800b6d2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b6ca:	f043 0204 	orr.w	r2, r3, #4
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800b6d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b6d6:	f003 0308 	and.w	r3, r3, #8
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d011      	beq.n	800b702 <HAL_UART_IRQHandler+0x126>
 800b6de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b6e2:	f003 0320 	and.w	r3, r3, #32
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d105      	bne.n	800b6f6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800b6ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b6ee:	f003 0301 	and.w	r3, r3, #1
 800b6f2:	2b00      	cmp	r3, #0
 800b6f4:	d005      	beq.n	800b702 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b6fa:	f043 0208 	orr.w	r2, r3, #8
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b706:	2b00      	cmp	r3, #0
 800b708:	f000 81f2 	beq.w	800baf0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b70c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b710:	f003 0320 	and.w	r3, r3, #32
 800b714:	2b00      	cmp	r3, #0
 800b716:	d008      	beq.n	800b72a <HAL_UART_IRQHandler+0x14e>
 800b718:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b71c:	f003 0320 	and.w	r3, r3, #32
 800b720:	2b00      	cmp	r3, #0
 800b722:	d002      	beq.n	800b72a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800b724:	6878      	ldr	r0, [r7, #4]
 800b726:	f000 fb77 	bl	800be18 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	695b      	ldr	r3, [r3, #20]
 800b730:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b734:	2b00      	cmp	r3, #0
 800b736:	bf14      	ite	ne
 800b738:	2301      	movne	r3, #1
 800b73a:	2300      	moveq	r3, #0
 800b73c:	b2db      	uxtb	r3, r3
 800b73e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b746:	f003 0308 	and.w	r3, r3, #8
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d103      	bne.n	800b756 <HAL_UART_IRQHandler+0x17a>
 800b74e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b752:	2b00      	cmp	r3, #0
 800b754:	d04f      	beq.n	800b7f6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b756:	6878      	ldr	r0, [r7, #4]
 800b758:	f000 fa81 	bl	800bc5e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	695b      	ldr	r3, [r3, #20]
 800b762:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b766:	2b00      	cmp	r3, #0
 800b768:	d041      	beq.n	800b7ee <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b76a:	687b      	ldr	r3, [r7, #4]
 800b76c:	681b      	ldr	r3, [r3, #0]
 800b76e:	3314      	adds	r3, #20
 800b770:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b774:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b778:	e853 3f00 	ldrex	r3, [r3]
 800b77c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800b780:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b784:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b788:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	3314      	adds	r3, #20
 800b792:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800b796:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800b79a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b79e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800b7a2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800b7a6:	e841 2300 	strex	r3, r2, [r1]
 800b7aa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800b7ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b7b2:	2b00      	cmp	r3, #0
 800b7b4:	d1d9      	bne.n	800b76a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b7ba:	2b00      	cmp	r3, #0
 800b7bc:	d013      	beq.n	800b7e6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b7be:	687b      	ldr	r3, [r7, #4]
 800b7c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b7c2:	4a7e      	ldr	r2, [pc, #504]	@ (800b9bc <HAL_UART_IRQHandler+0x3e0>)
 800b7c4:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b7ca:	4618      	mov	r0, r3
 800b7cc:	f7fb fca8 	bl	8007120 <HAL_DMA_Abort_IT>
 800b7d0:	4603      	mov	r3, r0
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d016      	beq.n	800b804 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b7da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b7dc:	687a      	ldr	r2, [r7, #4]
 800b7de:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800b7e0:	4610      	mov	r0, r2
 800b7e2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b7e4:	e00e      	b.n	800b804 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b7e6:	6878      	ldr	r0, [r7, #4]
 800b7e8:	f000 f993 	bl	800bb12 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b7ec:	e00a      	b.n	800b804 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b7ee:	6878      	ldr	r0, [r7, #4]
 800b7f0:	f000 f98f 	bl	800bb12 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b7f4:	e006      	b.n	800b804 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b7f6:	6878      	ldr	r0, [r7, #4]
 800b7f8:	f000 f98b 	bl	800bb12 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	2200      	movs	r2, #0
 800b800:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800b802:	e175      	b.n	800baf0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b804:	bf00      	nop
    return;
 800b806:	e173      	b.n	800baf0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b808:	687b      	ldr	r3, [r7, #4]
 800b80a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b80c:	2b01      	cmp	r3, #1
 800b80e:	f040 814f 	bne.w	800bab0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800b812:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b816:	f003 0310 	and.w	r3, r3, #16
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	f000 8148 	beq.w	800bab0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800b820:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b824:	f003 0310 	and.w	r3, r3, #16
 800b828:	2b00      	cmp	r3, #0
 800b82a:	f000 8141 	beq.w	800bab0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b82e:	2300      	movs	r3, #0
 800b830:	60bb      	str	r3, [r7, #8]
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	681b      	ldr	r3, [r3, #0]
 800b836:	681b      	ldr	r3, [r3, #0]
 800b838:	60bb      	str	r3, [r7, #8]
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	685b      	ldr	r3, [r3, #4]
 800b840:	60bb      	str	r3, [r7, #8]
 800b842:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	695b      	ldr	r3, [r3, #20]
 800b84a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b84e:	2b00      	cmp	r3, #0
 800b850:	f000 80b6 	beq.w	800b9c0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	685b      	ldr	r3, [r3, #4]
 800b85c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b860:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800b864:	2b00      	cmp	r3, #0
 800b866:	f000 8145 	beq.w	800baf4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b86e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b872:	429a      	cmp	r2, r3
 800b874:	f080 813e 	bcs.w	800baf4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b87e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b884:	699b      	ldr	r3, [r3, #24]
 800b886:	2b20      	cmp	r3, #32
 800b888:	f000 8088 	beq.w	800b99c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	681b      	ldr	r3, [r3, #0]
 800b890:	330c      	adds	r3, #12
 800b892:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b896:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b89a:	e853 3f00 	ldrex	r3, [r3]
 800b89e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800b8a2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b8a6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b8aa:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	330c      	adds	r3, #12
 800b8b4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800b8b8:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800b8bc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8c0:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800b8c4:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b8c8:	e841 2300 	strex	r3, r2, [r1]
 800b8cc:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800b8d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b8d4:	2b00      	cmp	r3, #0
 800b8d6:	d1d9      	bne.n	800b88c <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	3314      	adds	r3, #20
 800b8de:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8e0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b8e2:	e853 3f00 	ldrex	r3, [r3]
 800b8e6:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b8e8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b8ea:	f023 0301 	bic.w	r3, r3, #1
 800b8ee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	681b      	ldr	r3, [r3, #0]
 800b8f6:	3314      	adds	r3, #20
 800b8f8:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800b8fc:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800b900:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b902:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b904:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b908:	e841 2300 	strex	r3, r2, [r1]
 800b90c:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b90e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b910:	2b00      	cmp	r3, #0
 800b912:	d1e1      	bne.n	800b8d8 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	3314      	adds	r3, #20
 800b91a:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b91c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b91e:	e853 3f00 	ldrex	r3, [r3]
 800b922:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b924:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b926:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b92a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	681b      	ldr	r3, [r3, #0]
 800b932:	3314      	adds	r3, #20
 800b934:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800b938:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b93a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b93c:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b93e:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b940:	e841 2300 	strex	r3, r2, [r1]
 800b944:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b946:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d1e3      	bne.n	800b914 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	2220      	movs	r2, #32
 800b950:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	2200      	movs	r2, #0
 800b958:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	330c      	adds	r3, #12
 800b960:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b962:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b964:	e853 3f00 	ldrex	r3, [r3]
 800b968:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b96a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b96c:	f023 0310 	bic.w	r3, r3, #16
 800b970:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	681b      	ldr	r3, [r3, #0]
 800b978:	330c      	adds	r3, #12
 800b97a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800b97e:	65ba      	str	r2, [r7, #88]	@ 0x58
 800b980:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b982:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b984:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b986:	e841 2300 	strex	r3, r2, [r1]
 800b98a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b98c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d1e3      	bne.n	800b95a <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b996:	4618      	mov	r0, r3
 800b998:	f7fb fb87 	bl	80070aa <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	2202      	movs	r2, #2
 800b9a0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b9aa:	b29b      	uxth	r3, r3
 800b9ac:	1ad3      	subs	r3, r2, r3
 800b9ae:	b29b      	uxth	r3, r3
 800b9b0:	4619      	mov	r1, r3
 800b9b2:	6878      	ldr	r0, [r7, #4]
 800b9b4:	f000 f8b6 	bl	800bb24 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b9b8:	e09c      	b.n	800baf4 <HAL_UART_IRQHandler+0x518>
 800b9ba:	bf00      	nop
 800b9bc:	0800bd23 	.word	0x0800bd23
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b9c8:	b29b      	uxth	r3, r3
 800b9ca:	1ad3      	subs	r3, r2, r3
 800b9cc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b9d4:	b29b      	uxth	r3, r3
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	f000 808e 	beq.w	800baf8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 800b9dc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	f000 8089 	beq.w	800baf8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b9e6:	687b      	ldr	r3, [r7, #4]
 800b9e8:	681b      	ldr	r3, [r3, #0]
 800b9ea:	330c      	adds	r3, #12
 800b9ec:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9f0:	e853 3f00 	ldrex	r3, [r3]
 800b9f4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b9f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b9f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b9fc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	681b      	ldr	r3, [r3, #0]
 800ba04:	330c      	adds	r3, #12
 800ba06:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800ba0a:	647a      	str	r2, [r7, #68]	@ 0x44
 800ba0c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba0e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ba10:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ba12:	e841 2300 	strex	r3, r2, [r1]
 800ba16:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ba18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d1e3      	bne.n	800b9e6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	3314      	adds	r3, #20
 800ba24:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba28:	e853 3f00 	ldrex	r3, [r3]
 800ba2c:	623b      	str	r3, [r7, #32]
   return(result);
 800ba2e:	6a3b      	ldr	r3, [r7, #32]
 800ba30:	f023 0301 	bic.w	r3, r3, #1
 800ba34:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800ba38:	687b      	ldr	r3, [r7, #4]
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	3314      	adds	r3, #20
 800ba3e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800ba42:	633a      	str	r2, [r7, #48]	@ 0x30
 800ba44:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba46:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ba48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ba4a:	e841 2300 	strex	r3, r2, [r1]
 800ba4e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ba50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba52:	2b00      	cmp	r3, #0
 800ba54:	d1e3      	bne.n	800ba1e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	2220      	movs	r2, #32
 800ba5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	2200      	movs	r2, #0
 800ba62:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	330c      	adds	r3, #12
 800ba6a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba6c:	693b      	ldr	r3, [r7, #16]
 800ba6e:	e853 3f00 	ldrex	r3, [r3]
 800ba72:	60fb      	str	r3, [r7, #12]
   return(result);
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	f023 0310 	bic.w	r3, r3, #16
 800ba7a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	330c      	adds	r3, #12
 800ba84:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800ba88:	61fa      	str	r2, [r7, #28]
 800ba8a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba8c:	69b9      	ldr	r1, [r7, #24]
 800ba8e:	69fa      	ldr	r2, [r7, #28]
 800ba90:	e841 2300 	strex	r3, r2, [r1]
 800ba94:	617b      	str	r3, [r7, #20]
   return(result);
 800ba96:	697b      	ldr	r3, [r7, #20]
 800ba98:	2b00      	cmp	r3, #0
 800ba9a:	d1e3      	bne.n	800ba64 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	2202      	movs	r2, #2
 800baa0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800baa2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800baa6:	4619      	mov	r1, r3
 800baa8:	6878      	ldr	r0, [r7, #4]
 800baaa:	f000 f83b 	bl	800bb24 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800baae:	e023      	b.n	800baf8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800bab0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bab4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d009      	beq.n	800bad0 <HAL_UART_IRQHandler+0x4f4>
 800babc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bac0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d003      	beq.n	800bad0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800bac8:	6878      	ldr	r0, [r7, #4]
 800baca:	f000 f93e 	bl	800bd4a <UART_Transmit_IT>
    return;
 800bace:	e014      	b.n	800bafa <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800bad0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bad4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d00e      	beq.n	800bafa <HAL_UART_IRQHandler+0x51e>
 800badc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bae0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bae4:	2b00      	cmp	r3, #0
 800bae6:	d008      	beq.n	800bafa <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800bae8:	6878      	ldr	r0, [r7, #4]
 800baea:	f000 f97d 	bl	800bde8 <UART_EndTransmit_IT>
    return;
 800baee:	e004      	b.n	800bafa <HAL_UART_IRQHandler+0x51e>
    return;
 800baf0:	bf00      	nop
 800baf2:	e002      	b.n	800bafa <HAL_UART_IRQHandler+0x51e>
      return;
 800baf4:	bf00      	nop
 800baf6:	e000      	b.n	800bafa <HAL_UART_IRQHandler+0x51e>
      return;
 800baf8:	bf00      	nop
  }
}
 800bafa:	37e8      	adds	r7, #232	@ 0xe8
 800bafc:	46bd      	mov	sp, r7
 800bafe:	bd80      	pop	{r7, pc}

0800bb00 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800bb00:	b480      	push	{r7}
 800bb02:	b083      	sub	sp, #12
 800bb04:	af00      	add	r7, sp, #0
 800bb06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800bb08:	bf00      	nop
 800bb0a:	370c      	adds	r7, #12
 800bb0c:	46bd      	mov	sp, r7
 800bb0e:	bc80      	pop	{r7}
 800bb10:	4770      	bx	lr

0800bb12 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800bb12:	b480      	push	{r7}
 800bb14:	b083      	sub	sp, #12
 800bb16:	af00      	add	r7, sp, #0
 800bb18:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800bb1a:	bf00      	nop
 800bb1c:	370c      	adds	r7, #12
 800bb1e:	46bd      	mov	sp, r7
 800bb20:	bc80      	pop	{r7}
 800bb22:	4770      	bx	lr

0800bb24 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800bb24:	b480      	push	{r7}
 800bb26:	b083      	sub	sp, #12
 800bb28:	af00      	add	r7, sp, #0
 800bb2a:	6078      	str	r0, [r7, #4]
 800bb2c:	460b      	mov	r3, r1
 800bb2e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800bb30:	bf00      	nop
 800bb32:	370c      	adds	r7, #12
 800bb34:	46bd      	mov	sp, r7
 800bb36:	bc80      	pop	{r7}
 800bb38:	4770      	bx	lr

0800bb3a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800bb3a:	b580      	push	{r7, lr}
 800bb3c:	b086      	sub	sp, #24
 800bb3e:	af00      	add	r7, sp, #0
 800bb40:	60f8      	str	r0, [r7, #12]
 800bb42:	60b9      	str	r1, [r7, #8]
 800bb44:	603b      	str	r3, [r7, #0]
 800bb46:	4613      	mov	r3, r2
 800bb48:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bb4a:	e03b      	b.n	800bbc4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bb4c:	6a3b      	ldr	r3, [r7, #32]
 800bb4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bb52:	d037      	beq.n	800bbc4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800bb54:	f7fa fb96 	bl	8006284 <HAL_GetTick>
 800bb58:	4602      	mov	r2, r0
 800bb5a:	683b      	ldr	r3, [r7, #0]
 800bb5c:	1ad3      	subs	r3, r2, r3
 800bb5e:	6a3a      	ldr	r2, [r7, #32]
 800bb60:	429a      	cmp	r2, r3
 800bb62:	d302      	bcc.n	800bb6a <UART_WaitOnFlagUntilTimeout+0x30>
 800bb64:	6a3b      	ldr	r3, [r7, #32]
 800bb66:	2b00      	cmp	r3, #0
 800bb68:	d101      	bne.n	800bb6e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800bb6a:	2303      	movs	r3, #3
 800bb6c:	e03a      	b.n	800bbe4 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800bb6e:	68fb      	ldr	r3, [r7, #12]
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	68db      	ldr	r3, [r3, #12]
 800bb74:	f003 0304 	and.w	r3, r3, #4
 800bb78:	2b00      	cmp	r3, #0
 800bb7a:	d023      	beq.n	800bbc4 <UART_WaitOnFlagUntilTimeout+0x8a>
 800bb7c:	68bb      	ldr	r3, [r7, #8]
 800bb7e:	2b80      	cmp	r3, #128	@ 0x80
 800bb80:	d020      	beq.n	800bbc4 <UART_WaitOnFlagUntilTimeout+0x8a>
 800bb82:	68bb      	ldr	r3, [r7, #8]
 800bb84:	2b40      	cmp	r3, #64	@ 0x40
 800bb86:	d01d      	beq.n	800bbc4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800bb88:	68fb      	ldr	r3, [r7, #12]
 800bb8a:	681b      	ldr	r3, [r3, #0]
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	f003 0308 	and.w	r3, r3, #8
 800bb92:	2b08      	cmp	r3, #8
 800bb94:	d116      	bne.n	800bbc4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800bb96:	2300      	movs	r3, #0
 800bb98:	617b      	str	r3, [r7, #20]
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	681b      	ldr	r3, [r3, #0]
 800bba0:	617b      	str	r3, [r7, #20]
 800bba2:	68fb      	ldr	r3, [r7, #12]
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	685b      	ldr	r3, [r3, #4]
 800bba8:	617b      	str	r3, [r7, #20]
 800bbaa:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800bbac:	68f8      	ldr	r0, [r7, #12]
 800bbae:	f000 f856 	bl	800bc5e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800bbb2:	68fb      	ldr	r3, [r7, #12]
 800bbb4:	2208      	movs	r2, #8
 800bbb6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	2200      	movs	r2, #0
 800bbbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800bbc0:	2301      	movs	r3, #1
 800bbc2:	e00f      	b.n	800bbe4 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	681a      	ldr	r2, [r3, #0]
 800bbca:	68bb      	ldr	r3, [r7, #8]
 800bbcc:	4013      	ands	r3, r2
 800bbce:	68ba      	ldr	r2, [r7, #8]
 800bbd0:	429a      	cmp	r2, r3
 800bbd2:	bf0c      	ite	eq
 800bbd4:	2301      	moveq	r3, #1
 800bbd6:	2300      	movne	r3, #0
 800bbd8:	b2db      	uxtb	r3, r3
 800bbda:	461a      	mov	r2, r3
 800bbdc:	79fb      	ldrb	r3, [r7, #7]
 800bbde:	429a      	cmp	r2, r3
 800bbe0:	d0b4      	beq.n	800bb4c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800bbe2:	2300      	movs	r3, #0
}
 800bbe4:	4618      	mov	r0, r3
 800bbe6:	3718      	adds	r7, #24
 800bbe8:	46bd      	mov	sp, r7
 800bbea:	bd80      	pop	{r7, pc}

0800bbec <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bbec:	b480      	push	{r7}
 800bbee:	b085      	sub	sp, #20
 800bbf0:	af00      	add	r7, sp, #0
 800bbf2:	60f8      	str	r0, [r7, #12]
 800bbf4:	60b9      	str	r1, [r7, #8]
 800bbf6:	4613      	mov	r3, r2
 800bbf8:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800bbfa:	68fb      	ldr	r3, [r7, #12]
 800bbfc:	68ba      	ldr	r2, [r7, #8]
 800bbfe:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800bc00:	68fb      	ldr	r3, [r7, #12]
 800bc02:	88fa      	ldrh	r2, [r7, #6]
 800bc04:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	88fa      	ldrh	r2, [r7, #6]
 800bc0a:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bc0c:	68fb      	ldr	r3, [r7, #12]
 800bc0e:	2200      	movs	r2, #0
 800bc10:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	2222      	movs	r2, #34	@ 0x22
 800bc16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800bc1a:	68fb      	ldr	r3, [r7, #12]
 800bc1c:	691b      	ldr	r3, [r3, #16]
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d007      	beq.n	800bc32 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800bc22:	68fb      	ldr	r3, [r7, #12]
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	68da      	ldr	r2, [r3, #12]
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800bc30:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	695a      	ldr	r2, [r3, #20]
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	681b      	ldr	r3, [r3, #0]
 800bc3c:	f042 0201 	orr.w	r2, r2, #1
 800bc40:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	68da      	ldr	r2, [r3, #12]
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	f042 0220 	orr.w	r2, r2, #32
 800bc50:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800bc52:	2300      	movs	r3, #0
}
 800bc54:	4618      	mov	r0, r3
 800bc56:	3714      	adds	r7, #20
 800bc58:	46bd      	mov	sp, r7
 800bc5a:	bc80      	pop	{r7}
 800bc5c:	4770      	bx	lr

0800bc5e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800bc5e:	b480      	push	{r7}
 800bc60:	b095      	sub	sp, #84	@ 0x54
 800bc62:	af00      	add	r7, sp, #0
 800bc64:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	330c      	adds	r3, #12
 800bc6c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bc6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc70:	e853 3f00 	ldrex	r3, [r3]
 800bc74:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800bc76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc78:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800bc7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	681b      	ldr	r3, [r3, #0]
 800bc82:	330c      	adds	r3, #12
 800bc84:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800bc86:	643a      	str	r2, [r7, #64]	@ 0x40
 800bc88:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bc8a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800bc8c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bc8e:	e841 2300 	strex	r3, r2, [r1]
 800bc92:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800bc94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	d1e5      	bne.n	800bc66 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	681b      	ldr	r3, [r3, #0]
 800bc9e:	3314      	adds	r3, #20
 800bca0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bca2:	6a3b      	ldr	r3, [r7, #32]
 800bca4:	e853 3f00 	ldrex	r3, [r3]
 800bca8:	61fb      	str	r3, [r7, #28]
   return(result);
 800bcaa:	69fb      	ldr	r3, [r7, #28]
 800bcac:	f023 0301 	bic.w	r3, r3, #1
 800bcb0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	3314      	adds	r3, #20
 800bcb8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800bcba:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800bcbc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcbe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bcc0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bcc2:	e841 2300 	strex	r3, r2, [r1]
 800bcc6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800bcc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcca:	2b00      	cmp	r3, #0
 800bccc:	d1e5      	bne.n	800bc9a <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bcce:	687b      	ldr	r3, [r7, #4]
 800bcd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bcd2:	2b01      	cmp	r3, #1
 800bcd4:	d119      	bne.n	800bd0a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	330c      	adds	r3, #12
 800bcdc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcde:	68fb      	ldr	r3, [r7, #12]
 800bce0:	e853 3f00 	ldrex	r3, [r3]
 800bce4:	60bb      	str	r3, [r7, #8]
   return(result);
 800bce6:	68bb      	ldr	r3, [r7, #8]
 800bce8:	f023 0310 	bic.w	r3, r3, #16
 800bcec:	647b      	str	r3, [r7, #68]	@ 0x44
 800bcee:	687b      	ldr	r3, [r7, #4]
 800bcf0:	681b      	ldr	r3, [r3, #0]
 800bcf2:	330c      	adds	r3, #12
 800bcf4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800bcf6:	61ba      	str	r2, [r7, #24]
 800bcf8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bcfa:	6979      	ldr	r1, [r7, #20]
 800bcfc:	69ba      	ldr	r2, [r7, #24]
 800bcfe:	e841 2300 	strex	r3, r2, [r1]
 800bd02:	613b      	str	r3, [r7, #16]
   return(result);
 800bd04:	693b      	ldr	r3, [r7, #16]
 800bd06:	2b00      	cmp	r3, #0
 800bd08:	d1e5      	bne.n	800bcd6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	2220      	movs	r2, #32
 800bd0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bd12:	687b      	ldr	r3, [r7, #4]
 800bd14:	2200      	movs	r2, #0
 800bd16:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800bd18:	bf00      	nop
 800bd1a:	3754      	adds	r7, #84	@ 0x54
 800bd1c:	46bd      	mov	sp, r7
 800bd1e:	bc80      	pop	{r7}
 800bd20:	4770      	bx	lr

0800bd22 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800bd22:	b580      	push	{r7, lr}
 800bd24:	b084      	sub	sp, #16
 800bd26:	af00      	add	r7, sp, #0
 800bd28:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd2e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800bd30:	68fb      	ldr	r3, [r7, #12]
 800bd32:	2200      	movs	r2, #0
 800bd34:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	2200      	movs	r2, #0
 800bd3a:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800bd3c:	68f8      	ldr	r0, [r7, #12]
 800bd3e:	f7ff fee8 	bl	800bb12 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bd42:	bf00      	nop
 800bd44:	3710      	adds	r7, #16
 800bd46:	46bd      	mov	sp, r7
 800bd48:	bd80      	pop	{r7, pc}

0800bd4a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800bd4a:	b480      	push	{r7}
 800bd4c:	b085      	sub	sp, #20
 800bd4e:	af00      	add	r7, sp, #0
 800bd50:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800bd58:	b2db      	uxtb	r3, r3
 800bd5a:	2b21      	cmp	r3, #33	@ 0x21
 800bd5c:	d13e      	bne.n	800bddc <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	689b      	ldr	r3, [r3, #8]
 800bd62:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bd66:	d114      	bne.n	800bd92 <UART_Transmit_IT+0x48>
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	691b      	ldr	r3, [r3, #16]
 800bd6c:	2b00      	cmp	r3, #0
 800bd6e:	d110      	bne.n	800bd92 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800bd70:	687b      	ldr	r3, [r7, #4]
 800bd72:	6a1b      	ldr	r3, [r3, #32]
 800bd74:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800bd76:	68fb      	ldr	r3, [r7, #12]
 800bd78:	881b      	ldrh	r3, [r3, #0]
 800bd7a:	461a      	mov	r2, r3
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800bd84:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	6a1b      	ldr	r3, [r3, #32]
 800bd8a:	1c9a      	adds	r2, r3, #2
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	621a      	str	r2, [r3, #32]
 800bd90:	e008      	b.n	800bda4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	6a1b      	ldr	r3, [r3, #32]
 800bd96:	1c59      	adds	r1, r3, #1
 800bd98:	687a      	ldr	r2, [r7, #4]
 800bd9a:	6211      	str	r1, [r2, #32]
 800bd9c:	781a      	ldrb	r2, [r3, #0]
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800bda8:	b29b      	uxth	r3, r3
 800bdaa:	3b01      	subs	r3, #1
 800bdac:	b29b      	uxth	r3, r3
 800bdae:	687a      	ldr	r2, [r7, #4]
 800bdb0:	4619      	mov	r1, r3
 800bdb2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800bdb4:	2b00      	cmp	r3, #0
 800bdb6:	d10f      	bne.n	800bdd8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	681b      	ldr	r3, [r3, #0]
 800bdbc:	68da      	ldr	r2, [r3, #12]
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	681b      	ldr	r3, [r3, #0]
 800bdc2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800bdc6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	68da      	ldr	r2, [r3, #12]
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bdd6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800bdd8:	2300      	movs	r3, #0
 800bdda:	e000      	b.n	800bdde <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800bddc:	2302      	movs	r3, #2
  }
}
 800bdde:	4618      	mov	r0, r3
 800bde0:	3714      	adds	r7, #20
 800bde2:	46bd      	mov	sp, r7
 800bde4:	bc80      	pop	{r7}
 800bde6:	4770      	bx	lr

0800bde8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800bde8:	b580      	push	{r7, lr}
 800bdea:	b082      	sub	sp, #8
 800bdec:	af00      	add	r7, sp, #0
 800bdee:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	68da      	ldr	r2, [r3, #12]
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	681b      	ldr	r3, [r3, #0]
 800bdfa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bdfe:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	2220      	movs	r2, #32
 800be04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800be08:	6878      	ldr	r0, [r7, #4]
 800be0a:	f7ff fe79 	bl	800bb00 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800be0e:	2300      	movs	r3, #0
}
 800be10:	4618      	mov	r0, r3
 800be12:	3708      	adds	r7, #8
 800be14:	46bd      	mov	sp, r7
 800be16:	bd80      	pop	{r7, pc}

0800be18 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800be18:	b580      	push	{r7, lr}
 800be1a:	b08c      	sub	sp, #48	@ 0x30
 800be1c:	af00      	add	r7, sp, #0
 800be1e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800be26:	b2db      	uxtb	r3, r3
 800be28:	2b22      	cmp	r3, #34	@ 0x22
 800be2a:	f040 80ae 	bne.w	800bf8a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	689b      	ldr	r3, [r3, #8]
 800be32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800be36:	d117      	bne.n	800be68 <UART_Receive_IT+0x50>
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	691b      	ldr	r3, [r3, #16]
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d113      	bne.n	800be68 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800be40:	2300      	movs	r3, #0
 800be42:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be48:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800be4a:	687b      	ldr	r3, [r7, #4]
 800be4c:	681b      	ldr	r3, [r3, #0]
 800be4e:	685b      	ldr	r3, [r3, #4]
 800be50:	b29b      	uxth	r3, r3
 800be52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800be56:	b29a      	uxth	r2, r3
 800be58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be5a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800be5c:	687b      	ldr	r3, [r7, #4]
 800be5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be60:	1c9a      	adds	r2, r3, #2
 800be62:	687b      	ldr	r3, [r7, #4]
 800be64:	629a      	str	r2, [r3, #40]	@ 0x28
 800be66:	e026      	b.n	800beb6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800be6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 800be6e:	2300      	movs	r3, #0
 800be70:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800be72:	687b      	ldr	r3, [r7, #4]
 800be74:	689b      	ldr	r3, [r3, #8]
 800be76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800be7a:	d007      	beq.n	800be8c <UART_Receive_IT+0x74>
 800be7c:	687b      	ldr	r3, [r7, #4]
 800be7e:	689b      	ldr	r3, [r3, #8]
 800be80:	2b00      	cmp	r3, #0
 800be82:	d10a      	bne.n	800be9a <UART_Receive_IT+0x82>
 800be84:	687b      	ldr	r3, [r7, #4]
 800be86:	691b      	ldr	r3, [r3, #16]
 800be88:	2b00      	cmp	r3, #0
 800be8a:	d106      	bne.n	800be9a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	681b      	ldr	r3, [r3, #0]
 800be90:	685b      	ldr	r3, [r3, #4]
 800be92:	b2da      	uxtb	r2, r3
 800be94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800be96:	701a      	strb	r2, [r3, #0]
 800be98:	e008      	b.n	800beac <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	685b      	ldr	r3, [r3, #4]
 800bea0:	b2db      	uxtb	r3, r3
 800bea2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bea6:	b2da      	uxtb	r2, r3
 800bea8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800beaa:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800beb0:	1c5a      	adds	r2, r3, #1
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800beb6:	687b      	ldr	r3, [r7, #4]
 800beb8:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800beba:	b29b      	uxth	r3, r3
 800bebc:	3b01      	subs	r3, #1
 800bebe:	b29b      	uxth	r3, r3
 800bec0:	687a      	ldr	r2, [r7, #4]
 800bec2:	4619      	mov	r1, r3
 800bec4:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	d15d      	bne.n	800bf86 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	681b      	ldr	r3, [r3, #0]
 800bece:	68da      	ldr	r2, [r3, #12]
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	681b      	ldr	r3, [r3, #0]
 800bed4:	f022 0220 	bic.w	r2, r2, #32
 800bed8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800beda:	687b      	ldr	r3, [r7, #4]
 800bedc:	681b      	ldr	r3, [r3, #0]
 800bede:	68da      	ldr	r2, [r3, #12]
 800bee0:	687b      	ldr	r3, [r7, #4]
 800bee2:	681b      	ldr	r3, [r3, #0]
 800bee4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800bee8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	681b      	ldr	r3, [r3, #0]
 800beee:	695a      	ldr	r2, [r3, #20]
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	681b      	ldr	r3, [r3, #0]
 800bef4:	f022 0201 	bic.w	r2, r2, #1
 800bef8:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	2220      	movs	r2, #32
 800befe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800bf02:	687b      	ldr	r3, [r7, #4]
 800bf04:	2200      	movs	r2, #0
 800bf06:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bf0c:	2b01      	cmp	r3, #1
 800bf0e:	d135      	bne.n	800bf7c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	2200      	movs	r2, #0
 800bf14:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	681b      	ldr	r3, [r3, #0]
 800bf1a:	330c      	adds	r3, #12
 800bf1c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf1e:	697b      	ldr	r3, [r7, #20]
 800bf20:	e853 3f00 	ldrex	r3, [r3]
 800bf24:	613b      	str	r3, [r7, #16]
   return(result);
 800bf26:	693b      	ldr	r3, [r7, #16]
 800bf28:	f023 0310 	bic.w	r3, r3, #16
 800bf2c:	627b      	str	r3, [r7, #36]	@ 0x24
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	330c      	adds	r3, #12
 800bf34:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bf36:	623a      	str	r2, [r7, #32]
 800bf38:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bf3a:	69f9      	ldr	r1, [r7, #28]
 800bf3c:	6a3a      	ldr	r2, [r7, #32]
 800bf3e:	e841 2300 	strex	r3, r2, [r1]
 800bf42:	61bb      	str	r3, [r7, #24]
   return(result);
 800bf44:	69bb      	ldr	r3, [r7, #24]
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d1e5      	bne.n	800bf16 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	f003 0310 	and.w	r3, r3, #16
 800bf54:	2b10      	cmp	r3, #16
 800bf56:	d10a      	bne.n	800bf6e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800bf58:	2300      	movs	r3, #0
 800bf5a:	60fb      	str	r3, [r7, #12]
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	681b      	ldr	r3, [r3, #0]
 800bf62:	60fb      	str	r3, [r7, #12]
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	681b      	ldr	r3, [r3, #0]
 800bf68:	685b      	ldr	r3, [r3, #4]
 800bf6a:	60fb      	str	r3, [r7, #12]
 800bf6c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800bf72:	4619      	mov	r1, r3
 800bf74:	6878      	ldr	r0, [r7, #4]
 800bf76:	f7ff fdd5 	bl	800bb24 <HAL_UARTEx_RxEventCallback>
 800bf7a:	e002      	b.n	800bf82 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800bf7c:	6878      	ldr	r0, [r7, #4]
 800bf7e:	f7f9 fc53 	bl	8005828 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800bf82:	2300      	movs	r3, #0
 800bf84:	e002      	b.n	800bf8c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800bf86:	2300      	movs	r3, #0
 800bf88:	e000      	b.n	800bf8c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800bf8a:	2302      	movs	r3, #2
  }
}
 800bf8c:	4618      	mov	r0, r3
 800bf8e:	3730      	adds	r7, #48	@ 0x30
 800bf90:	46bd      	mov	sp, r7
 800bf92:	bd80      	pop	{r7, pc}

0800bf94 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bf94:	b580      	push	{r7, lr}
 800bf96:	b084      	sub	sp, #16
 800bf98:	af00      	add	r7, sp, #0
 800bf9a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	691b      	ldr	r3, [r3, #16]
 800bfa2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	68da      	ldr	r2, [r3, #12]
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	681b      	ldr	r3, [r3, #0]
 800bfae:	430a      	orrs	r2, r1
 800bfb0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	689a      	ldr	r2, [r3, #8]
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	691b      	ldr	r3, [r3, #16]
 800bfba:	431a      	orrs	r2, r3
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	695b      	ldr	r3, [r3, #20]
 800bfc0:	4313      	orrs	r3, r2
 800bfc2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	681b      	ldr	r3, [r3, #0]
 800bfc8:	68db      	ldr	r3, [r3, #12]
 800bfca:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 800bfce:	f023 030c 	bic.w	r3, r3, #12
 800bfd2:	687a      	ldr	r2, [r7, #4]
 800bfd4:	6812      	ldr	r2, [r2, #0]
 800bfd6:	68b9      	ldr	r1, [r7, #8]
 800bfd8:	430b      	orrs	r3, r1
 800bfda:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	681b      	ldr	r3, [r3, #0]
 800bfe0:	695b      	ldr	r3, [r3, #20]
 800bfe2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800bfe6:	687b      	ldr	r3, [r7, #4]
 800bfe8:	699a      	ldr	r2, [r3, #24]
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	430a      	orrs	r2, r1
 800bff0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800bff2:	687b      	ldr	r3, [r7, #4]
 800bff4:	681b      	ldr	r3, [r3, #0]
 800bff6:	4a2c      	ldr	r2, [pc, #176]	@ (800c0a8 <UART_SetConfig+0x114>)
 800bff8:	4293      	cmp	r3, r2
 800bffa:	d103      	bne.n	800c004 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800bffc:	f7fd f9ba 	bl	8009374 <HAL_RCC_GetPCLK2Freq>
 800c000:	60f8      	str	r0, [r7, #12]
 800c002:	e002      	b.n	800c00a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800c004:	f7fd f9a2 	bl	800934c <HAL_RCC_GetPCLK1Freq>
 800c008:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800c00a:	68fa      	ldr	r2, [r7, #12]
 800c00c:	4613      	mov	r3, r2
 800c00e:	009b      	lsls	r3, r3, #2
 800c010:	4413      	add	r3, r2
 800c012:	009a      	lsls	r2, r3, #2
 800c014:	441a      	add	r2, r3
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	685b      	ldr	r3, [r3, #4]
 800c01a:	009b      	lsls	r3, r3, #2
 800c01c:	fbb2 f3f3 	udiv	r3, r2, r3
 800c020:	4a22      	ldr	r2, [pc, #136]	@ (800c0ac <UART_SetConfig+0x118>)
 800c022:	fba2 2303 	umull	r2, r3, r2, r3
 800c026:	095b      	lsrs	r3, r3, #5
 800c028:	0119      	lsls	r1, r3, #4
 800c02a:	68fa      	ldr	r2, [r7, #12]
 800c02c:	4613      	mov	r3, r2
 800c02e:	009b      	lsls	r3, r3, #2
 800c030:	4413      	add	r3, r2
 800c032:	009a      	lsls	r2, r3, #2
 800c034:	441a      	add	r2, r3
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	685b      	ldr	r3, [r3, #4]
 800c03a:	009b      	lsls	r3, r3, #2
 800c03c:	fbb2 f2f3 	udiv	r2, r2, r3
 800c040:	4b1a      	ldr	r3, [pc, #104]	@ (800c0ac <UART_SetConfig+0x118>)
 800c042:	fba3 0302 	umull	r0, r3, r3, r2
 800c046:	095b      	lsrs	r3, r3, #5
 800c048:	2064      	movs	r0, #100	@ 0x64
 800c04a:	fb00 f303 	mul.w	r3, r0, r3
 800c04e:	1ad3      	subs	r3, r2, r3
 800c050:	011b      	lsls	r3, r3, #4
 800c052:	3332      	adds	r3, #50	@ 0x32
 800c054:	4a15      	ldr	r2, [pc, #84]	@ (800c0ac <UART_SetConfig+0x118>)
 800c056:	fba2 2303 	umull	r2, r3, r2, r3
 800c05a:	095b      	lsrs	r3, r3, #5
 800c05c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800c060:	4419      	add	r1, r3
 800c062:	68fa      	ldr	r2, [r7, #12]
 800c064:	4613      	mov	r3, r2
 800c066:	009b      	lsls	r3, r3, #2
 800c068:	4413      	add	r3, r2
 800c06a:	009a      	lsls	r2, r3, #2
 800c06c:	441a      	add	r2, r3
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	685b      	ldr	r3, [r3, #4]
 800c072:	009b      	lsls	r3, r3, #2
 800c074:	fbb2 f2f3 	udiv	r2, r2, r3
 800c078:	4b0c      	ldr	r3, [pc, #48]	@ (800c0ac <UART_SetConfig+0x118>)
 800c07a:	fba3 0302 	umull	r0, r3, r3, r2
 800c07e:	095b      	lsrs	r3, r3, #5
 800c080:	2064      	movs	r0, #100	@ 0x64
 800c082:	fb00 f303 	mul.w	r3, r0, r3
 800c086:	1ad3      	subs	r3, r2, r3
 800c088:	011b      	lsls	r3, r3, #4
 800c08a:	3332      	adds	r3, #50	@ 0x32
 800c08c:	4a07      	ldr	r2, [pc, #28]	@ (800c0ac <UART_SetConfig+0x118>)
 800c08e:	fba2 2303 	umull	r2, r3, r2, r3
 800c092:	095b      	lsrs	r3, r3, #5
 800c094:	f003 020f 	and.w	r2, r3, #15
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	440a      	add	r2, r1
 800c09e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800c0a0:	bf00      	nop
 800c0a2:	3710      	adds	r7, #16
 800c0a4:	46bd      	mov	sp, r7
 800c0a6:	bd80      	pop	{r7, pc}
 800c0a8:	40013800 	.word	0x40013800
 800c0ac:	51eb851f 	.word	0x51eb851f

0800c0b0 <atoi>:
 800c0b0:	220a      	movs	r2, #10
 800c0b2:	2100      	movs	r1, #0
 800c0b4:	f000 b87a 	b.w	800c1ac <strtol>

0800c0b8 <_strtol_l.isra.0>:
 800c0b8:	2b24      	cmp	r3, #36	@ 0x24
 800c0ba:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c0be:	4686      	mov	lr, r0
 800c0c0:	4690      	mov	r8, r2
 800c0c2:	d801      	bhi.n	800c0c8 <_strtol_l.isra.0+0x10>
 800c0c4:	2b01      	cmp	r3, #1
 800c0c6:	d106      	bne.n	800c0d6 <_strtol_l.isra.0+0x1e>
 800c0c8:	f000 ffb4 	bl	800d034 <__errno>
 800c0cc:	2316      	movs	r3, #22
 800c0ce:	6003      	str	r3, [r0, #0]
 800c0d0:	2000      	movs	r0, #0
 800c0d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c0d6:	460d      	mov	r5, r1
 800c0d8:	4833      	ldr	r0, [pc, #204]	@ (800c1a8 <_strtol_l.isra.0+0xf0>)
 800c0da:	462a      	mov	r2, r5
 800c0dc:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c0e0:	5d06      	ldrb	r6, [r0, r4]
 800c0e2:	f016 0608 	ands.w	r6, r6, #8
 800c0e6:	d1f8      	bne.n	800c0da <_strtol_l.isra.0+0x22>
 800c0e8:	2c2d      	cmp	r4, #45	@ 0x2d
 800c0ea:	d110      	bne.n	800c10e <_strtol_l.isra.0+0x56>
 800c0ec:	2601      	movs	r6, #1
 800c0ee:	782c      	ldrb	r4, [r5, #0]
 800c0f0:	1c95      	adds	r5, r2, #2
 800c0f2:	f033 0210 	bics.w	r2, r3, #16
 800c0f6:	d115      	bne.n	800c124 <_strtol_l.isra.0+0x6c>
 800c0f8:	2c30      	cmp	r4, #48	@ 0x30
 800c0fa:	d10d      	bne.n	800c118 <_strtol_l.isra.0+0x60>
 800c0fc:	782a      	ldrb	r2, [r5, #0]
 800c0fe:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c102:	2a58      	cmp	r2, #88	@ 0x58
 800c104:	d108      	bne.n	800c118 <_strtol_l.isra.0+0x60>
 800c106:	786c      	ldrb	r4, [r5, #1]
 800c108:	3502      	adds	r5, #2
 800c10a:	2310      	movs	r3, #16
 800c10c:	e00a      	b.n	800c124 <_strtol_l.isra.0+0x6c>
 800c10e:	2c2b      	cmp	r4, #43	@ 0x2b
 800c110:	bf04      	itt	eq
 800c112:	782c      	ldrbeq	r4, [r5, #0]
 800c114:	1c95      	addeq	r5, r2, #2
 800c116:	e7ec      	b.n	800c0f2 <_strtol_l.isra.0+0x3a>
 800c118:	2b00      	cmp	r3, #0
 800c11a:	d1f6      	bne.n	800c10a <_strtol_l.isra.0+0x52>
 800c11c:	2c30      	cmp	r4, #48	@ 0x30
 800c11e:	bf14      	ite	ne
 800c120:	230a      	movne	r3, #10
 800c122:	2308      	moveq	r3, #8
 800c124:	2200      	movs	r2, #0
 800c126:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800c12a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800c12e:	fbbc f9f3 	udiv	r9, ip, r3
 800c132:	4610      	mov	r0, r2
 800c134:	fb03 ca19 	mls	sl, r3, r9, ip
 800c138:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800c13c:	2f09      	cmp	r7, #9
 800c13e:	d80f      	bhi.n	800c160 <_strtol_l.isra.0+0xa8>
 800c140:	463c      	mov	r4, r7
 800c142:	42a3      	cmp	r3, r4
 800c144:	dd1b      	ble.n	800c17e <_strtol_l.isra.0+0xc6>
 800c146:	1c57      	adds	r7, r2, #1
 800c148:	d007      	beq.n	800c15a <_strtol_l.isra.0+0xa2>
 800c14a:	4581      	cmp	r9, r0
 800c14c:	d314      	bcc.n	800c178 <_strtol_l.isra.0+0xc0>
 800c14e:	d101      	bne.n	800c154 <_strtol_l.isra.0+0x9c>
 800c150:	45a2      	cmp	sl, r4
 800c152:	db11      	blt.n	800c178 <_strtol_l.isra.0+0xc0>
 800c154:	2201      	movs	r2, #1
 800c156:	fb00 4003 	mla	r0, r0, r3, r4
 800c15a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c15e:	e7eb      	b.n	800c138 <_strtol_l.isra.0+0x80>
 800c160:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800c164:	2f19      	cmp	r7, #25
 800c166:	d801      	bhi.n	800c16c <_strtol_l.isra.0+0xb4>
 800c168:	3c37      	subs	r4, #55	@ 0x37
 800c16a:	e7ea      	b.n	800c142 <_strtol_l.isra.0+0x8a>
 800c16c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800c170:	2f19      	cmp	r7, #25
 800c172:	d804      	bhi.n	800c17e <_strtol_l.isra.0+0xc6>
 800c174:	3c57      	subs	r4, #87	@ 0x57
 800c176:	e7e4      	b.n	800c142 <_strtol_l.isra.0+0x8a>
 800c178:	f04f 32ff 	mov.w	r2, #4294967295
 800c17c:	e7ed      	b.n	800c15a <_strtol_l.isra.0+0xa2>
 800c17e:	1c53      	adds	r3, r2, #1
 800c180:	d108      	bne.n	800c194 <_strtol_l.isra.0+0xdc>
 800c182:	2322      	movs	r3, #34	@ 0x22
 800c184:	4660      	mov	r0, ip
 800c186:	f8ce 3000 	str.w	r3, [lr]
 800c18a:	f1b8 0f00 	cmp.w	r8, #0
 800c18e:	d0a0      	beq.n	800c0d2 <_strtol_l.isra.0+0x1a>
 800c190:	1e69      	subs	r1, r5, #1
 800c192:	e006      	b.n	800c1a2 <_strtol_l.isra.0+0xea>
 800c194:	b106      	cbz	r6, 800c198 <_strtol_l.isra.0+0xe0>
 800c196:	4240      	negs	r0, r0
 800c198:	f1b8 0f00 	cmp.w	r8, #0
 800c19c:	d099      	beq.n	800c0d2 <_strtol_l.isra.0+0x1a>
 800c19e:	2a00      	cmp	r2, #0
 800c1a0:	d1f6      	bne.n	800c190 <_strtol_l.isra.0+0xd8>
 800c1a2:	f8c8 1000 	str.w	r1, [r8]
 800c1a6:	e794      	b.n	800c0d2 <_strtol_l.isra.0+0x1a>
 800c1a8:	0800f707 	.word	0x0800f707

0800c1ac <strtol>:
 800c1ac:	4613      	mov	r3, r2
 800c1ae:	460a      	mov	r2, r1
 800c1b0:	4601      	mov	r1, r0
 800c1b2:	4802      	ldr	r0, [pc, #8]	@ (800c1bc <strtol+0x10>)
 800c1b4:	6800      	ldr	r0, [r0, #0]
 800c1b6:	f7ff bf7f 	b.w	800c0b8 <_strtol_l.isra.0>
 800c1ba:	bf00      	nop
 800c1bc:	20000058 	.word	0x20000058

0800c1c0 <__cvt>:
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c1c6:	461d      	mov	r5, r3
 800c1c8:	bfbb      	ittet	lt
 800c1ca:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 800c1ce:	461d      	movlt	r5, r3
 800c1d0:	2300      	movge	r3, #0
 800c1d2:	232d      	movlt	r3, #45	@ 0x2d
 800c1d4:	b088      	sub	sp, #32
 800c1d6:	4614      	mov	r4, r2
 800c1d8:	bfb8      	it	lt
 800c1da:	4614      	movlt	r4, r2
 800c1dc:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c1de:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 800c1e0:	7013      	strb	r3, [r2, #0]
 800c1e2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c1e4:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800c1e8:	f023 0820 	bic.w	r8, r3, #32
 800c1ec:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c1f0:	d005      	beq.n	800c1fe <__cvt+0x3e>
 800c1f2:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c1f6:	d100      	bne.n	800c1fa <__cvt+0x3a>
 800c1f8:	3601      	adds	r6, #1
 800c1fa:	2302      	movs	r3, #2
 800c1fc:	e000      	b.n	800c200 <__cvt+0x40>
 800c1fe:	2303      	movs	r3, #3
 800c200:	aa07      	add	r2, sp, #28
 800c202:	9204      	str	r2, [sp, #16]
 800c204:	aa06      	add	r2, sp, #24
 800c206:	e9cd a202 	strd	sl, r2, [sp, #8]
 800c20a:	e9cd 3600 	strd	r3, r6, [sp]
 800c20e:	4622      	mov	r2, r4
 800c210:	462b      	mov	r3, r5
 800c212:	f000 ffe1 	bl	800d1d8 <_dtoa_r>
 800c216:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c21a:	4607      	mov	r7, r0
 800c21c:	d119      	bne.n	800c252 <__cvt+0x92>
 800c21e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c220:	07db      	lsls	r3, r3, #31
 800c222:	d50e      	bpl.n	800c242 <__cvt+0x82>
 800c224:	eb00 0906 	add.w	r9, r0, r6
 800c228:	2200      	movs	r2, #0
 800c22a:	2300      	movs	r3, #0
 800c22c:	4620      	mov	r0, r4
 800c22e:	4629      	mov	r1, r5
 800c230:	f7f4 fbc4 	bl	80009bc <__aeabi_dcmpeq>
 800c234:	b108      	cbz	r0, 800c23a <__cvt+0x7a>
 800c236:	f8cd 901c 	str.w	r9, [sp, #28]
 800c23a:	2230      	movs	r2, #48	@ 0x30
 800c23c:	9b07      	ldr	r3, [sp, #28]
 800c23e:	454b      	cmp	r3, r9
 800c240:	d31e      	bcc.n	800c280 <__cvt+0xc0>
 800c242:	4638      	mov	r0, r7
 800c244:	9b07      	ldr	r3, [sp, #28]
 800c246:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 800c248:	1bdb      	subs	r3, r3, r7
 800c24a:	6013      	str	r3, [r2, #0]
 800c24c:	b008      	add	sp, #32
 800c24e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c252:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c256:	eb00 0906 	add.w	r9, r0, r6
 800c25a:	d1e5      	bne.n	800c228 <__cvt+0x68>
 800c25c:	7803      	ldrb	r3, [r0, #0]
 800c25e:	2b30      	cmp	r3, #48	@ 0x30
 800c260:	d10a      	bne.n	800c278 <__cvt+0xb8>
 800c262:	2200      	movs	r2, #0
 800c264:	2300      	movs	r3, #0
 800c266:	4620      	mov	r0, r4
 800c268:	4629      	mov	r1, r5
 800c26a:	f7f4 fba7 	bl	80009bc <__aeabi_dcmpeq>
 800c26e:	b918      	cbnz	r0, 800c278 <__cvt+0xb8>
 800c270:	f1c6 0601 	rsb	r6, r6, #1
 800c274:	f8ca 6000 	str.w	r6, [sl]
 800c278:	f8da 3000 	ldr.w	r3, [sl]
 800c27c:	4499      	add	r9, r3
 800c27e:	e7d3      	b.n	800c228 <__cvt+0x68>
 800c280:	1c59      	adds	r1, r3, #1
 800c282:	9107      	str	r1, [sp, #28]
 800c284:	701a      	strb	r2, [r3, #0]
 800c286:	e7d9      	b.n	800c23c <__cvt+0x7c>

0800c288 <__exponent>:
 800c288:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c28a:	2900      	cmp	r1, #0
 800c28c:	bfb6      	itet	lt
 800c28e:	232d      	movlt	r3, #45	@ 0x2d
 800c290:	232b      	movge	r3, #43	@ 0x2b
 800c292:	4249      	neglt	r1, r1
 800c294:	2909      	cmp	r1, #9
 800c296:	7002      	strb	r2, [r0, #0]
 800c298:	7043      	strb	r3, [r0, #1]
 800c29a:	dd29      	ble.n	800c2f0 <__exponent+0x68>
 800c29c:	f10d 0307 	add.w	r3, sp, #7
 800c2a0:	461d      	mov	r5, r3
 800c2a2:	270a      	movs	r7, #10
 800c2a4:	fbb1 f6f7 	udiv	r6, r1, r7
 800c2a8:	461a      	mov	r2, r3
 800c2aa:	fb07 1416 	mls	r4, r7, r6, r1
 800c2ae:	3430      	adds	r4, #48	@ 0x30
 800c2b0:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c2b4:	460c      	mov	r4, r1
 800c2b6:	2c63      	cmp	r4, #99	@ 0x63
 800c2b8:	4631      	mov	r1, r6
 800c2ba:	f103 33ff 	add.w	r3, r3, #4294967295
 800c2be:	dcf1      	bgt.n	800c2a4 <__exponent+0x1c>
 800c2c0:	3130      	adds	r1, #48	@ 0x30
 800c2c2:	1e94      	subs	r4, r2, #2
 800c2c4:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c2c8:	4623      	mov	r3, r4
 800c2ca:	1c41      	adds	r1, r0, #1
 800c2cc:	42ab      	cmp	r3, r5
 800c2ce:	d30a      	bcc.n	800c2e6 <__exponent+0x5e>
 800c2d0:	f10d 0309 	add.w	r3, sp, #9
 800c2d4:	1a9b      	subs	r3, r3, r2
 800c2d6:	42ac      	cmp	r4, r5
 800c2d8:	bf88      	it	hi
 800c2da:	2300      	movhi	r3, #0
 800c2dc:	3302      	adds	r3, #2
 800c2de:	4403      	add	r3, r0
 800c2e0:	1a18      	subs	r0, r3, r0
 800c2e2:	b003      	add	sp, #12
 800c2e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c2e6:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c2ea:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c2ee:	e7ed      	b.n	800c2cc <__exponent+0x44>
 800c2f0:	2330      	movs	r3, #48	@ 0x30
 800c2f2:	3130      	adds	r1, #48	@ 0x30
 800c2f4:	7083      	strb	r3, [r0, #2]
 800c2f6:	70c1      	strb	r1, [r0, #3]
 800c2f8:	1d03      	adds	r3, r0, #4
 800c2fa:	e7f1      	b.n	800c2e0 <__exponent+0x58>

0800c2fc <_printf_float>:
 800c2fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c300:	b091      	sub	sp, #68	@ 0x44
 800c302:	460c      	mov	r4, r1
 800c304:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800c308:	4616      	mov	r6, r2
 800c30a:	461f      	mov	r7, r3
 800c30c:	4605      	mov	r5, r0
 800c30e:	f000 fe47 	bl	800cfa0 <_localeconv_r>
 800c312:	6803      	ldr	r3, [r0, #0]
 800c314:	4618      	mov	r0, r3
 800c316:	9308      	str	r3, [sp, #32]
 800c318:	f7f3 ff24 	bl	8000164 <strlen>
 800c31c:	2300      	movs	r3, #0
 800c31e:	930e      	str	r3, [sp, #56]	@ 0x38
 800c320:	f8d8 3000 	ldr.w	r3, [r8]
 800c324:	9009      	str	r0, [sp, #36]	@ 0x24
 800c326:	3307      	adds	r3, #7
 800c328:	f023 0307 	bic.w	r3, r3, #7
 800c32c:	f103 0208 	add.w	r2, r3, #8
 800c330:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c334:	f8d4 b000 	ldr.w	fp, [r4]
 800c338:	f8c8 2000 	str.w	r2, [r8]
 800c33c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c340:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c344:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c346:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800c34a:	f04f 32ff 	mov.w	r2, #4294967295
 800c34e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c352:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c356:	4b9c      	ldr	r3, [pc, #624]	@ (800c5c8 <_printf_float+0x2cc>)
 800c358:	f7f4 fb62 	bl	8000a20 <__aeabi_dcmpun>
 800c35c:	bb70      	cbnz	r0, 800c3bc <_printf_float+0xc0>
 800c35e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c362:	f04f 32ff 	mov.w	r2, #4294967295
 800c366:	4b98      	ldr	r3, [pc, #608]	@ (800c5c8 <_printf_float+0x2cc>)
 800c368:	f7f4 fb3c 	bl	80009e4 <__aeabi_dcmple>
 800c36c:	bb30      	cbnz	r0, 800c3bc <_printf_float+0xc0>
 800c36e:	2200      	movs	r2, #0
 800c370:	2300      	movs	r3, #0
 800c372:	4640      	mov	r0, r8
 800c374:	4649      	mov	r1, r9
 800c376:	f7f4 fb2b 	bl	80009d0 <__aeabi_dcmplt>
 800c37a:	b110      	cbz	r0, 800c382 <_printf_float+0x86>
 800c37c:	232d      	movs	r3, #45	@ 0x2d
 800c37e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c382:	4a92      	ldr	r2, [pc, #584]	@ (800c5cc <_printf_float+0x2d0>)
 800c384:	4b92      	ldr	r3, [pc, #584]	@ (800c5d0 <_printf_float+0x2d4>)
 800c386:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c38a:	bf8c      	ite	hi
 800c38c:	4690      	movhi	r8, r2
 800c38e:	4698      	movls	r8, r3
 800c390:	2303      	movs	r3, #3
 800c392:	f04f 0900 	mov.w	r9, #0
 800c396:	6123      	str	r3, [r4, #16]
 800c398:	f02b 0304 	bic.w	r3, fp, #4
 800c39c:	6023      	str	r3, [r4, #0]
 800c39e:	4633      	mov	r3, r6
 800c3a0:	4621      	mov	r1, r4
 800c3a2:	4628      	mov	r0, r5
 800c3a4:	9700      	str	r7, [sp, #0]
 800c3a6:	aa0f      	add	r2, sp, #60	@ 0x3c
 800c3a8:	f000 f9d4 	bl	800c754 <_printf_common>
 800c3ac:	3001      	adds	r0, #1
 800c3ae:	f040 8090 	bne.w	800c4d2 <_printf_float+0x1d6>
 800c3b2:	f04f 30ff 	mov.w	r0, #4294967295
 800c3b6:	b011      	add	sp, #68	@ 0x44
 800c3b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3bc:	4642      	mov	r2, r8
 800c3be:	464b      	mov	r3, r9
 800c3c0:	4640      	mov	r0, r8
 800c3c2:	4649      	mov	r1, r9
 800c3c4:	f7f4 fb2c 	bl	8000a20 <__aeabi_dcmpun>
 800c3c8:	b148      	cbz	r0, 800c3de <_printf_float+0xe2>
 800c3ca:	464b      	mov	r3, r9
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	bfb8      	it	lt
 800c3d0:	232d      	movlt	r3, #45	@ 0x2d
 800c3d2:	4a80      	ldr	r2, [pc, #512]	@ (800c5d4 <_printf_float+0x2d8>)
 800c3d4:	bfb8      	it	lt
 800c3d6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c3da:	4b7f      	ldr	r3, [pc, #508]	@ (800c5d8 <_printf_float+0x2dc>)
 800c3dc:	e7d3      	b.n	800c386 <_printf_float+0x8a>
 800c3de:	6863      	ldr	r3, [r4, #4]
 800c3e0:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800c3e4:	1c5a      	adds	r2, r3, #1
 800c3e6:	d13f      	bne.n	800c468 <_printf_float+0x16c>
 800c3e8:	2306      	movs	r3, #6
 800c3ea:	6063      	str	r3, [r4, #4]
 800c3ec:	2200      	movs	r2, #0
 800c3ee:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800c3f2:	6023      	str	r3, [r4, #0]
 800c3f4:	9206      	str	r2, [sp, #24]
 800c3f6:	aa0e      	add	r2, sp, #56	@ 0x38
 800c3f8:	e9cd a204 	strd	sl, r2, [sp, #16]
 800c3fc:	aa0d      	add	r2, sp, #52	@ 0x34
 800c3fe:	9203      	str	r2, [sp, #12]
 800c400:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 800c404:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800c408:	6863      	ldr	r3, [r4, #4]
 800c40a:	4642      	mov	r2, r8
 800c40c:	9300      	str	r3, [sp, #0]
 800c40e:	4628      	mov	r0, r5
 800c410:	464b      	mov	r3, r9
 800c412:	910a      	str	r1, [sp, #40]	@ 0x28
 800c414:	f7ff fed4 	bl	800c1c0 <__cvt>
 800c418:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c41a:	4680      	mov	r8, r0
 800c41c:	2947      	cmp	r1, #71	@ 0x47
 800c41e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800c420:	d128      	bne.n	800c474 <_printf_float+0x178>
 800c422:	1cc8      	adds	r0, r1, #3
 800c424:	db02      	blt.n	800c42c <_printf_float+0x130>
 800c426:	6863      	ldr	r3, [r4, #4]
 800c428:	4299      	cmp	r1, r3
 800c42a:	dd40      	ble.n	800c4ae <_printf_float+0x1b2>
 800c42c:	f1aa 0a02 	sub.w	sl, sl, #2
 800c430:	fa5f fa8a 	uxtb.w	sl, sl
 800c434:	4652      	mov	r2, sl
 800c436:	3901      	subs	r1, #1
 800c438:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c43c:	910d      	str	r1, [sp, #52]	@ 0x34
 800c43e:	f7ff ff23 	bl	800c288 <__exponent>
 800c442:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c444:	4681      	mov	r9, r0
 800c446:	1813      	adds	r3, r2, r0
 800c448:	2a01      	cmp	r2, #1
 800c44a:	6123      	str	r3, [r4, #16]
 800c44c:	dc02      	bgt.n	800c454 <_printf_float+0x158>
 800c44e:	6822      	ldr	r2, [r4, #0]
 800c450:	07d2      	lsls	r2, r2, #31
 800c452:	d501      	bpl.n	800c458 <_printf_float+0x15c>
 800c454:	3301      	adds	r3, #1
 800c456:	6123      	str	r3, [r4, #16]
 800c458:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d09e      	beq.n	800c39e <_printf_float+0xa2>
 800c460:	232d      	movs	r3, #45	@ 0x2d
 800c462:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c466:	e79a      	b.n	800c39e <_printf_float+0xa2>
 800c468:	2947      	cmp	r1, #71	@ 0x47
 800c46a:	d1bf      	bne.n	800c3ec <_printf_float+0xf0>
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d1bd      	bne.n	800c3ec <_printf_float+0xf0>
 800c470:	2301      	movs	r3, #1
 800c472:	e7ba      	b.n	800c3ea <_printf_float+0xee>
 800c474:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c478:	d9dc      	bls.n	800c434 <_printf_float+0x138>
 800c47a:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c47e:	d118      	bne.n	800c4b2 <_printf_float+0x1b6>
 800c480:	2900      	cmp	r1, #0
 800c482:	6863      	ldr	r3, [r4, #4]
 800c484:	dd0b      	ble.n	800c49e <_printf_float+0x1a2>
 800c486:	6121      	str	r1, [r4, #16]
 800c488:	b913      	cbnz	r3, 800c490 <_printf_float+0x194>
 800c48a:	6822      	ldr	r2, [r4, #0]
 800c48c:	07d0      	lsls	r0, r2, #31
 800c48e:	d502      	bpl.n	800c496 <_printf_float+0x19a>
 800c490:	3301      	adds	r3, #1
 800c492:	440b      	add	r3, r1
 800c494:	6123      	str	r3, [r4, #16]
 800c496:	f04f 0900 	mov.w	r9, #0
 800c49a:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c49c:	e7dc      	b.n	800c458 <_printf_float+0x15c>
 800c49e:	b913      	cbnz	r3, 800c4a6 <_printf_float+0x1aa>
 800c4a0:	6822      	ldr	r2, [r4, #0]
 800c4a2:	07d2      	lsls	r2, r2, #31
 800c4a4:	d501      	bpl.n	800c4aa <_printf_float+0x1ae>
 800c4a6:	3302      	adds	r3, #2
 800c4a8:	e7f4      	b.n	800c494 <_printf_float+0x198>
 800c4aa:	2301      	movs	r3, #1
 800c4ac:	e7f2      	b.n	800c494 <_printf_float+0x198>
 800c4ae:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c4b2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c4b4:	4299      	cmp	r1, r3
 800c4b6:	db05      	blt.n	800c4c4 <_printf_float+0x1c8>
 800c4b8:	6823      	ldr	r3, [r4, #0]
 800c4ba:	6121      	str	r1, [r4, #16]
 800c4bc:	07d8      	lsls	r0, r3, #31
 800c4be:	d5ea      	bpl.n	800c496 <_printf_float+0x19a>
 800c4c0:	1c4b      	adds	r3, r1, #1
 800c4c2:	e7e7      	b.n	800c494 <_printf_float+0x198>
 800c4c4:	2900      	cmp	r1, #0
 800c4c6:	bfcc      	ite	gt
 800c4c8:	2201      	movgt	r2, #1
 800c4ca:	f1c1 0202 	rsble	r2, r1, #2
 800c4ce:	4413      	add	r3, r2
 800c4d0:	e7e0      	b.n	800c494 <_printf_float+0x198>
 800c4d2:	6823      	ldr	r3, [r4, #0]
 800c4d4:	055a      	lsls	r2, r3, #21
 800c4d6:	d407      	bmi.n	800c4e8 <_printf_float+0x1ec>
 800c4d8:	6923      	ldr	r3, [r4, #16]
 800c4da:	4642      	mov	r2, r8
 800c4dc:	4631      	mov	r1, r6
 800c4de:	4628      	mov	r0, r5
 800c4e0:	47b8      	blx	r7
 800c4e2:	3001      	adds	r0, #1
 800c4e4:	d12b      	bne.n	800c53e <_printf_float+0x242>
 800c4e6:	e764      	b.n	800c3b2 <_printf_float+0xb6>
 800c4e8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c4ec:	f240 80dc 	bls.w	800c6a8 <_printf_float+0x3ac>
 800c4f0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c4f4:	2200      	movs	r2, #0
 800c4f6:	2300      	movs	r3, #0
 800c4f8:	f7f4 fa60 	bl	80009bc <__aeabi_dcmpeq>
 800c4fc:	2800      	cmp	r0, #0
 800c4fe:	d033      	beq.n	800c568 <_printf_float+0x26c>
 800c500:	2301      	movs	r3, #1
 800c502:	4631      	mov	r1, r6
 800c504:	4628      	mov	r0, r5
 800c506:	4a35      	ldr	r2, [pc, #212]	@ (800c5dc <_printf_float+0x2e0>)
 800c508:	47b8      	blx	r7
 800c50a:	3001      	adds	r0, #1
 800c50c:	f43f af51 	beq.w	800c3b2 <_printf_float+0xb6>
 800c510:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 800c514:	4543      	cmp	r3, r8
 800c516:	db02      	blt.n	800c51e <_printf_float+0x222>
 800c518:	6823      	ldr	r3, [r4, #0]
 800c51a:	07d8      	lsls	r0, r3, #31
 800c51c:	d50f      	bpl.n	800c53e <_printf_float+0x242>
 800c51e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c522:	4631      	mov	r1, r6
 800c524:	4628      	mov	r0, r5
 800c526:	47b8      	blx	r7
 800c528:	3001      	adds	r0, #1
 800c52a:	f43f af42 	beq.w	800c3b2 <_printf_float+0xb6>
 800c52e:	f04f 0900 	mov.w	r9, #0
 800c532:	f108 38ff 	add.w	r8, r8, #4294967295
 800c536:	f104 0a1a 	add.w	sl, r4, #26
 800c53a:	45c8      	cmp	r8, r9
 800c53c:	dc09      	bgt.n	800c552 <_printf_float+0x256>
 800c53e:	6823      	ldr	r3, [r4, #0]
 800c540:	079b      	lsls	r3, r3, #30
 800c542:	f100 8102 	bmi.w	800c74a <_printf_float+0x44e>
 800c546:	68e0      	ldr	r0, [r4, #12]
 800c548:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800c54a:	4298      	cmp	r0, r3
 800c54c:	bfb8      	it	lt
 800c54e:	4618      	movlt	r0, r3
 800c550:	e731      	b.n	800c3b6 <_printf_float+0xba>
 800c552:	2301      	movs	r3, #1
 800c554:	4652      	mov	r2, sl
 800c556:	4631      	mov	r1, r6
 800c558:	4628      	mov	r0, r5
 800c55a:	47b8      	blx	r7
 800c55c:	3001      	adds	r0, #1
 800c55e:	f43f af28 	beq.w	800c3b2 <_printf_float+0xb6>
 800c562:	f109 0901 	add.w	r9, r9, #1
 800c566:	e7e8      	b.n	800c53a <_printf_float+0x23e>
 800c568:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c56a:	2b00      	cmp	r3, #0
 800c56c:	dc38      	bgt.n	800c5e0 <_printf_float+0x2e4>
 800c56e:	2301      	movs	r3, #1
 800c570:	4631      	mov	r1, r6
 800c572:	4628      	mov	r0, r5
 800c574:	4a19      	ldr	r2, [pc, #100]	@ (800c5dc <_printf_float+0x2e0>)
 800c576:	47b8      	blx	r7
 800c578:	3001      	adds	r0, #1
 800c57a:	f43f af1a 	beq.w	800c3b2 <_printf_float+0xb6>
 800c57e:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800c582:	ea59 0303 	orrs.w	r3, r9, r3
 800c586:	d102      	bne.n	800c58e <_printf_float+0x292>
 800c588:	6823      	ldr	r3, [r4, #0]
 800c58a:	07d9      	lsls	r1, r3, #31
 800c58c:	d5d7      	bpl.n	800c53e <_printf_float+0x242>
 800c58e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c592:	4631      	mov	r1, r6
 800c594:	4628      	mov	r0, r5
 800c596:	47b8      	blx	r7
 800c598:	3001      	adds	r0, #1
 800c59a:	f43f af0a 	beq.w	800c3b2 <_printf_float+0xb6>
 800c59e:	f04f 0a00 	mov.w	sl, #0
 800c5a2:	f104 0b1a 	add.w	fp, r4, #26
 800c5a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c5a8:	425b      	negs	r3, r3
 800c5aa:	4553      	cmp	r3, sl
 800c5ac:	dc01      	bgt.n	800c5b2 <_printf_float+0x2b6>
 800c5ae:	464b      	mov	r3, r9
 800c5b0:	e793      	b.n	800c4da <_printf_float+0x1de>
 800c5b2:	2301      	movs	r3, #1
 800c5b4:	465a      	mov	r2, fp
 800c5b6:	4631      	mov	r1, r6
 800c5b8:	4628      	mov	r0, r5
 800c5ba:	47b8      	blx	r7
 800c5bc:	3001      	adds	r0, #1
 800c5be:	f43f aef8 	beq.w	800c3b2 <_printf_float+0xb6>
 800c5c2:	f10a 0a01 	add.w	sl, sl, #1
 800c5c6:	e7ee      	b.n	800c5a6 <_printf_float+0x2aa>
 800c5c8:	7fefffff 	.word	0x7fefffff
 800c5cc:	0800f80b 	.word	0x0800f80b
 800c5d0:	0800f807 	.word	0x0800f807
 800c5d4:	0800f813 	.word	0x0800f813
 800c5d8:	0800f80f 	.word	0x0800f80f
 800c5dc:	0800f817 	.word	0x0800f817
 800c5e0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c5e2:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800c5e6:	4553      	cmp	r3, sl
 800c5e8:	bfa8      	it	ge
 800c5ea:	4653      	movge	r3, sl
 800c5ec:	2b00      	cmp	r3, #0
 800c5ee:	4699      	mov	r9, r3
 800c5f0:	dc36      	bgt.n	800c660 <_printf_float+0x364>
 800c5f2:	f04f 0b00 	mov.w	fp, #0
 800c5f6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c5fa:	f104 021a 	add.w	r2, r4, #26
 800c5fe:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c600:	930a      	str	r3, [sp, #40]	@ 0x28
 800c602:	eba3 0309 	sub.w	r3, r3, r9
 800c606:	455b      	cmp	r3, fp
 800c608:	dc31      	bgt.n	800c66e <_printf_float+0x372>
 800c60a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c60c:	459a      	cmp	sl, r3
 800c60e:	dc3a      	bgt.n	800c686 <_printf_float+0x38a>
 800c610:	6823      	ldr	r3, [r4, #0]
 800c612:	07da      	lsls	r2, r3, #31
 800c614:	d437      	bmi.n	800c686 <_printf_float+0x38a>
 800c616:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c618:	ebaa 0903 	sub.w	r9, sl, r3
 800c61c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c61e:	ebaa 0303 	sub.w	r3, sl, r3
 800c622:	4599      	cmp	r9, r3
 800c624:	bfa8      	it	ge
 800c626:	4699      	movge	r9, r3
 800c628:	f1b9 0f00 	cmp.w	r9, #0
 800c62c:	dc33      	bgt.n	800c696 <_printf_float+0x39a>
 800c62e:	f04f 0800 	mov.w	r8, #0
 800c632:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c636:	f104 0b1a 	add.w	fp, r4, #26
 800c63a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c63c:	ebaa 0303 	sub.w	r3, sl, r3
 800c640:	eba3 0309 	sub.w	r3, r3, r9
 800c644:	4543      	cmp	r3, r8
 800c646:	f77f af7a 	ble.w	800c53e <_printf_float+0x242>
 800c64a:	2301      	movs	r3, #1
 800c64c:	465a      	mov	r2, fp
 800c64e:	4631      	mov	r1, r6
 800c650:	4628      	mov	r0, r5
 800c652:	47b8      	blx	r7
 800c654:	3001      	adds	r0, #1
 800c656:	f43f aeac 	beq.w	800c3b2 <_printf_float+0xb6>
 800c65a:	f108 0801 	add.w	r8, r8, #1
 800c65e:	e7ec      	b.n	800c63a <_printf_float+0x33e>
 800c660:	4642      	mov	r2, r8
 800c662:	4631      	mov	r1, r6
 800c664:	4628      	mov	r0, r5
 800c666:	47b8      	blx	r7
 800c668:	3001      	adds	r0, #1
 800c66a:	d1c2      	bne.n	800c5f2 <_printf_float+0x2f6>
 800c66c:	e6a1      	b.n	800c3b2 <_printf_float+0xb6>
 800c66e:	2301      	movs	r3, #1
 800c670:	4631      	mov	r1, r6
 800c672:	4628      	mov	r0, r5
 800c674:	920a      	str	r2, [sp, #40]	@ 0x28
 800c676:	47b8      	blx	r7
 800c678:	3001      	adds	r0, #1
 800c67a:	f43f ae9a 	beq.w	800c3b2 <_printf_float+0xb6>
 800c67e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c680:	f10b 0b01 	add.w	fp, fp, #1
 800c684:	e7bb      	b.n	800c5fe <_printf_float+0x302>
 800c686:	4631      	mov	r1, r6
 800c688:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c68c:	4628      	mov	r0, r5
 800c68e:	47b8      	blx	r7
 800c690:	3001      	adds	r0, #1
 800c692:	d1c0      	bne.n	800c616 <_printf_float+0x31a>
 800c694:	e68d      	b.n	800c3b2 <_printf_float+0xb6>
 800c696:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c698:	464b      	mov	r3, r9
 800c69a:	4631      	mov	r1, r6
 800c69c:	4628      	mov	r0, r5
 800c69e:	4442      	add	r2, r8
 800c6a0:	47b8      	blx	r7
 800c6a2:	3001      	adds	r0, #1
 800c6a4:	d1c3      	bne.n	800c62e <_printf_float+0x332>
 800c6a6:	e684      	b.n	800c3b2 <_printf_float+0xb6>
 800c6a8:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800c6ac:	f1ba 0f01 	cmp.w	sl, #1
 800c6b0:	dc01      	bgt.n	800c6b6 <_printf_float+0x3ba>
 800c6b2:	07db      	lsls	r3, r3, #31
 800c6b4:	d536      	bpl.n	800c724 <_printf_float+0x428>
 800c6b6:	2301      	movs	r3, #1
 800c6b8:	4642      	mov	r2, r8
 800c6ba:	4631      	mov	r1, r6
 800c6bc:	4628      	mov	r0, r5
 800c6be:	47b8      	blx	r7
 800c6c0:	3001      	adds	r0, #1
 800c6c2:	f43f ae76 	beq.w	800c3b2 <_printf_float+0xb6>
 800c6c6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c6ca:	4631      	mov	r1, r6
 800c6cc:	4628      	mov	r0, r5
 800c6ce:	47b8      	blx	r7
 800c6d0:	3001      	adds	r0, #1
 800c6d2:	f43f ae6e 	beq.w	800c3b2 <_printf_float+0xb6>
 800c6d6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c6da:	2200      	movs	r2, #0
 800c6dc:	2300      	movs	r3, #0
 800c6de:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c6e2:	f7f4 f96b 	bl	80009bc <__aeabi_dcmpeq>
 800c6e6:	b9c0      	cbnz	r0, 800c71a <_printf_float+0x41e>
 800c6e8:	4653      	mov	r3, sl
 800c6ea:	f108 0201 	add.w	r2, r8, #1
 800c6ee:	4631      	mov	r1, r6
 800c6f0:	4628      	mov	r0, r5
 800c6f2:	47b8      	blx	r7
 800c6f4:	3001      	adds	r0, #1
 800c6f6:	d10c      	bne.n	800c712 <_printf_float+0x416>
 800c6f8:	e65b      	b.n	800c3b2 <_printf_float+0xb6>
 800c6fa:	2301      	movs	r3, #1
 800c6fc:	465a      	mov	r2, fp
 800c6fe:	4631      	mov	r1, r6
 800c700:	4628      	mov	r0, r5
 800c702:	47b8      	blx	r7
 800c704:	3001      	adds	r0, #1
 800c706:	f43f ae54 	beq.w	800c3b2 <_printf_float+0xb6>
 800c70a:	f108 0801 	add.w	r8, r8, #1
 800c70e:	45d0      	cmp	r8, sl
 800c710:	dbf3      	blt.n	800c6fa <_printf_float+0x3fe>
 800c712:	464b      	mov	r3, r9
 800c714:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800c718:	e6e0      	b.n	800c4dc <_printf_float+0x1e0>
 800c71a:	f04f 0800 	mov.w	r8, #0
 800c71e:	f104 0b1a 	add.w	fp, r4, #26
 800c722:	e7f4      	b.n	800c70e <_printf_float+0x412>
 800c724:	2301      	movs	r3, #1
 800c726:	4642      	mov	r2, r8
 800c728:	e7e1      	b.n	800c6ee <_printf_float+0x3f2>
 800c72a:	2301      	movs	r3, #1
 800c72c:	464a      	mov	r2, r9
 800c72e:	4631      	mov	r1, r6
 800c730:	4628      	mov	r0, r5
 800c732:	47b8      	blx	r7
 800c734:	3001      	adds	r0, #1
 800c736:	f43f ae3c 	beq.w	800c3b2 <_printf_float+0xb6>
 800c73a:	f108 0801 	add.w	r8, r8, #1
 800c73e:	68e3      	ldr	r3, [r4, #12]
 800c740:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c742:	1a5b      	subs	r3, r3, r1
 800c744:	4543      	cmp	r3, r8
 800c746:	dcf0      	bgt.n	800c72a <_printf_float+0x42e>
 800c748:	e6fd      	b.n	800c546 <_printf_float+0x24a>
 800c74a:	f04f 0800 	mov.w	r8, #0
 800c74e:	f104 0919 	add.w	r9, r4, #25
 800c752:	e7f4      	b.n	800c73e <_printf_float+0x442>

0800c754 <_printf_common>:
 800c754:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c758:	4616      	mov	r6, r2
 800c75a:	4698      	mov	r8, r3
 800c75c:	688a      	ldr	r2, [r1, #8]
 800c75e:	690b      	ldr	r3, [r1, #16]
 800c760:	4607      	mov	r7, r0
 800c762:	4293      	cmp	r3, r2
 800c764:	bfb8      	it	lt
 800c766:	4613      	movlt	r3, r2
 800c768:	6033      	str	r3, [r6, #0]
 800c76a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800c76e:	460c      	mov	r4, r1
 800c770:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c774:	b10a      	cbz	r2, 800c77a <_printf_common+0x26>
 800c776:	3301      	adds	r3, #1
 800c778:	6033      	str	r3, [r6, #0]
 800c77a:	6823      	ldr	r3, [r4, #0]
 800c77c:	0699      	lsls	r1, r3, #26
 800c77e:	bf42      	ittt	mi
 800c780:	6833      	ldrmi	r3, [r6, #0]
 800c782:	3302      	addmi	r3, #2
 800c784:	6033      	strmi	r3, [r6, #0]
 800c786:	6825      	ldr	r5, [r4, #0]
 800c788:	f015 0506 	ands.w	r5, r5, #6
 800c78c:	d106      	bne.n	800c79c <_printf_common+0x48>
 800c78e:	f104 0a19 	add.w	sl, r4, #25
 800c792:	68e3      	ldr	r3, [r4, #12]
 800c794:	6832      	ldr	r2, [r6, #0]
 800c796:	1a9b      	subs	r3, r3, r2
 800c798:	42ab      	cmp	r3, r5
 800c79a:	dc2b      	bgt.n	800c7f4 <_printf_common+0xa0>
 800c79c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800c7a0:	6822      	ldr	r2, [r4, #0]
 800c7a2:	3b00      	subs	r3, #0
 800c7a4:	bf18      	it	ne
 800c7a6:	2301      	movne	r3, #1
 800c7a8:	0692      	lsls	r2, r2, #26
 800c7aa:	d430      	bmi.n	800c80e <_printf_common+0xba>
 800c7ac:	4641      	mov	r1, r8
 800c7ae:	4638      	mov	r0, r7
 800c7b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800c7b4:	47c8      	blx	r9
 800c7b6:	3001      	adds	r0, #1
 800c7b8:	d023      	beq.n	800c802 <_printf_common+0xae>
 800c7ba:	6823      	ldr	r3, [r4, #0]
 800c7bc:	6922      	ldr	r2, [r4, #16]
 800c7be:	f003 0306 	and.w	r3, r3, #6
 800c7c2:	2b04      	cmp	r3, #4
 800c7c4:	bf14      	ite	ne
 800c7c6:	2500      	movne	r5, #0
 800c7c8:	6833      	ldreq	r3, [r6, #0]
 800c7ca:	f04f 0600 	mov.w	r6, #0
 800c7ce:	bf08      	it	eq
 800c7d0:	68e5      	ldreq	r5, [r4, #12]
 800c7d2:	f104 041a 	add.w	r4, r4, #26
 800c7d6:	bf08      	it	eq
 800c7d8:	1aed      	subeq	r5, r5, r3
 800c7da:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800c7de:	bf08      	it	eq
 800c7e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c7e4:	4293      	cmp	r3, r2
 800c7e6:	bfc4      	itt	gt
 800c7e8:	1a9b      	subgt	r3, r3, r2
 800c7ea:	18ed      	addgt	r5, r5, r3
 800c7ec:	42b5      	cmp	r5, r6
 800c7ee:	d11a      	bne.n	800c826 <_printf_common+0xd2>
 800c7f0:	2000      	movs	r0, #0
 800c7f2:	e008      	b.n	800c806 <_printf_common+0xb2>
 800c7f4:	2301      	movs	r3, #1
 800c7f6:	4652      	mov	r2, sl
 800c7f8:	4641      	mov	r1, r8
 800c7fa:	4638      	mov	r0, r7
 800c7fc:	47c8      	blx	r9
 800c7fe:	3001      	adds	r0, #1
 800c800:	d103      	bne.n	800c80a <_printf_common+0xb6>
 800c802:	f04f 30ff 	mov.w	r0, #4294967295
 800c806:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c80a:	3501      	adds	r5, #1
 800c80c:	e7c1      	b.n	800c792 <_printf_common+0x3e>
 800c80e:	2030      	movs	r0, #48	@ 0x30
 800c810:	18e1      	adds	r1, r4, r3
 800c812:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800c816:	1c5a      	adds	r2, r3, #1
 800c818:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800c81c:	4422      	add	r2, r4
 800c81e:	3302      	adds	r3, #2
 800c820:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800c824:	e7c2      	b.n	800c7ac <_printf_common+0x58>
 800c826:	2301      	movs	r3, #1
 800c828:	4622      	mov	r2, r4
 800c82a:	4641      	mov	r1, r8
 800c82c:	4638      	mov	r0, r7
 800c82e:	47c8      	blx	r9
 800c830:	3001      	adds	r0, #1
 800c832:	d0e6      	beq.n	800c802 <_printf_common+0xae>
 800c834:	3601      	adds	r6, #1
 800c836:	e7d9      	b.n	800c7ec <_printf_common+0x98>

0800c838 <_printf_i>:
 800c838:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c83c:	7e0f      	ldrb	r7, [r1, #24]
 800c83e:	4691      	mov	r9, r2
 800c840:	2f78      	cmp	r7, #120	@ 0x78
 800c842:	4680      	mov	r8, r0
 800c844:	460c      	mov	r4, r1
 800c846:	469a      	mov	sl, r3
 800c848:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800c84a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800c84e:	d807      	bhi.n	800c860 <_printf_i+0x28>
 800c850:	2f62      	cmp	r7, #98	@ 0x62
 800c852:	d80a      	bhi.n	800c86a <_printf_i+0x32>
 800c854:	2f00      	cmp	r7, #0
 800c856:	f000 80d1 	beq.w	800c9fc <_printf_i+0x1c4>
 800c85a:	2f58      	cmp	r7, #88	@ 0x58
 800c85c:	f000 80b8 	beq.w	800c9d0 <_printf_i+0x198>
 800c860:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c864:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800c868:	e03a      	b.n	800c8e0 <_printf_i+0xa8>
 800c86a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800c86e:	2b15      	cmp	r3, #21
 800c870:	d8f6      	bhi.n	800c860 <_printf_i+0x28>
 800c872:	a101      	add	r1, pc, #4	@ (adr r1, 800c878 <_printf_i+0x40>)
 800c874:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c878:	0800c8d1 	.word	0x0800c8d1
 800c87c:	0800c8e5 	.word	0x0800c8e5
 800c880:	0800c861 	.word	0x0800c861
 800c884:	0800c861 	.word	0x0800c861
 800c888:	0800c861 	.word	0x0800c861
 800c88c:	0800c861 	.word	0x0800c861
 800c890:	0800c8e5 	.word	0x0800c8e5
 800c894:	0800c861 	.word	0x0800c861
 800c898:	0800c861 	.word	0x0800c861
 800c89c:	0800c861 	.word	0x0800c861
 800c8a0:	0800c861 	.word	0x0800c861
 800c8a4:	0800c9e3 	.word	0x0800c9e3
 800c8a8:	0800c90f 	.word	0x0800c90f
 800c8ac:	0800c99d 	.word	0x0800c99d
 800c8b0:	0800c861 	.word	0x0800c861
 800c8b4:	0800c861 	.word	0x0800c861
 800c8b8:	0800ca05 	.word	0x0800ca05
 800c8bc:	0800c861 	.word	0x0800c861
 800c8c0:	0800c90f 	.word	0x0800c90f
 800c8c4:	0800c861 	.word	0x0800c861
 800c8c8:	0800c861 	.word	0x0800c861
 800c8cc:	0800c9a5 	.word	0x0800c9a5
 800c8d0:	6833      	ldr	r3, [r6, #0]
 800c8d2:	1d1a      	adds	r2, r3, #4
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	6032      	str	r2, [r6, #0]
 800c8d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800c8dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800c8e0:	2301      	movs	r3, #1
 800c8e2:	e09c      	b.n	800ca1e <_printf_i+0x1e6>
 800c8e4:	6833      	ldr	r3, [r6, #0]
 800c8e6:	6820      	ldr	r0, [r4, #0]
 800c8e8:	1d19      	adds	r1, r3, #4
 800c8ea:	6031      	str	r1, [r6, #0]
 800c8ec:	0606      	lsls	r6, r0, #24
 800c8ee:	d501      	bpl.n	800c8f4 <_printf_i+0xbc>
 800c8f0:	681d      	ldr	r5, [r3, #0]
 800c8f2:	e003      	b.n	800c8fc <_printf_i+0xc4>
 800c8f4:	0645      	lsls	r5, r0, #25
 800c8f6:	d5fb      	bpl.n	800c8f0 <_printf_i+0xb8>
 800c8f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800c8fc:	2d00      	cmp	r5, #0
 800c8fe:	da03      	bge.n	800c908 <_printf_i+0xd0>
 800c900:	232d      	movs	r3, #45	@ 0x2d
 800c902:	426d      	negs	r5, r5
 800c904:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c908:	230a      	movs	r3, #10
 800c90a:	4858      	ldr	r0, [pc, #352]	@ (800ca6c <_printf_i+0x234>)
 800c90c:	e011      	b.n	800c932 <_printf_i+0xfa>
 800c90e:	6821      	ldr	r1, [r4, #0]
 800c910:	6833      	ldr	r3, [r6, #0]
 800c912:	0608      	lsls	r0, r1, #24
 800c914:	f853 5b04 	ldr.w	r5, [r3], #4
 800c918:	d402      	bmi.n	800c920 <_printf_i+0xe8>
 800c91a:	0649      	lsls	r1, r1, #25
 800c91c:	bf48      	it	mi
 800c91e:	b2ad      	uxthmi	r5, r5
 800c920:	2f6f      	cmp	r7, #111	@ 0x6f
 800c922:	6033      	str	r3, [r6, #0]
 800c924:	bf14      	ite	ne
 800c926:	230a      	movne	r3, #10
 800c928:	2308      	moveq	r3, #8
 800c92a:	4850      	ldr	r0, [pc, #320]	@ (800ca6c <_printf_i+0x234>)
 800c92c:	2100      	movs	r1, #0
 800c92e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800c932:	6866      	ldr	r6, [r4, #4]
 800c934:	2e00      	cmp	r6, #0
 800c936:	60a6      	str	r6, [r4, #8]
 800c938:	db05      	blt.n	800c946 <_printf_i+0x10e>
 800c93a:	6821      	ldr	r1, [r4, #0]
 800c93c:	432e      	orrs	r6, r5
 800c93e:	f021 0104 	bic.w	r1, r1, #4
 800c942:	6021      	str	r1, [r4, #0]
 800c944:	d04b      	beq.n	800c9de <_printf_i+0x1a6>
 800c946:	4616      	mov	r6, r2
 800c948:	fbb5 f1f3 	udiv	r1, r5, r3
 800c94c:	fb03 5711 	mls	r7, r3, r1, r5
 800c950:	5dc7      	ldrb	r7, [r0, r7]
 800c952:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c956:	462f      	mov	r7, r5
 800c958:	42bb      	cmp	r3, r7
 800c95a:	460d      	mov	r5, r1
 800c95c:	d9f4      	bls.n	800c948 <_printf_i+0x110>
 800c95e:	2b08      	cmp	r3, #8
 800c960:	d10b      	bne.n	800c97a <_printf_i+0x142>
 800c962:	6823      	ldr	r3, [r4, #0]
 800c964:	07df      	lsls	r7, r3, #31
 800c966:	d508      	bpl.n	800c97a <_printf_i+0x142>
 800c968:	6923      	ldr	r3, [r4, #16]
 800c96a:	6861      	ldr	r1, [r4, #4]
 800c96c:	4299      	cmp	r1, r3
 800c96e:	bfde      	ittt	le
 800c970:	2330      	movle	r3, #48	@ 0x30
 800c972:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c976:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c97a:	1b92      	subs	r2, r2, r6
 800c97c:	6122      	str	r2, [r4, #16]
 800c97e:	464b      	mov	r3, r9
 800c980:	4621      	mov	r1, r4
 800c982:	4640      	mov	r0, r8
 800c984:	f8cd a000 	str.w	sl, [sp]
 800c988:	aa03      	add	r2, sp, #12
 800c98a:	f7ff fee3 	bl	800c754 <_printf_common>
 800c98e:	3001      	adds	r0, #1
 800c990:	d14a      	bne.n	800ca28 <_printf_i+0x1f0>
 800c992:	f04f 30ff 	mov.w	r0, #4294967295
 800c996:	b004      	add	sp, #16
 800c998:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c99c:	6823      	ldr	r3, [r4, #0]
 800c99e:	f043 0320 	orr.w	r3, r3, #32
 800c9a2:	6023      	str	r3, [r4, #0]
 800c9a4:	2778      	movs	r7, #120	@ 0x78
 800c9a6:	4832      	ldr	r0, [pc, #200]	@ (800ca70 <_printf_i+0x238>)
 800c9a8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800c9ac:	6823      	ldr	r3, [r4, #0]
 800c9ae:	6831      	ldr	r1, [r6, #0]
 800c9b0:	061f      	lsls	r7, r3, #24
 800c9b2:	f851 5b04 	ldr.w	r5, [r1], #4
 800c9b6:	d402      	bmi.n	800c9be <_printf_i+0x186>
 800c9b8:	065f      	lsls	r7, r3, #25
 800c9ba:	bf48      	it	mi
 800c9bc:	b2ad      	uxthmi	r5, r5
 800c9be:	6031      	str	r1, [r6, #0]
 800c9c0:	07d9      	lsls	r1, r3, #31
 800c9c2:	bf44      	itt	mi
 800c9c4:	f043 0320 	orrmi.w	r3, r3, #32
 800c9c8:	6023      	strmi	r3, [r4, #0]
 800c9ca:	b11d      	cbz	r5, 800c9d4 <_printf_i+0x19c>
 800c9cc:	2310      	movs	r3, #16
 800c9ce:	e7ad      	b.n	800c92c <_printf_i+0xf4>
 800c9d0:	4826      	ldr	r0, [pc, #152]	@ (800ca6c <_printf_i+0x234>)
 800c9d2:	e7e9      	b.n	800c9a8 <_printf_i+0x170>
 800c9d4:	6823      	ldr	r3, [r4, #0]
 800c9d6:	f023 0320 	bic.w	r3, r3, #32
 800c9da:	6023      	str	r3, [r4, #0]
 800c9dc:	e7f6      	b.n	800c9cc <_printf_i+0x194>
 800c9de:	4616      	mov	r6, r2
 800c9e0:	e7bd      	b.n	800c95e <_printf_i+0x126>
 800c9e2:	6833      	ldr	r3, [r6, #0]
 800c9e4:	6825      	ldr	r5, [r4, #0]
 800c9e6:	1d18      	adds	r0, r3, #4
 800c9e8:	6961      	ldr	r1, [r4, #20]
 800c9ea:	6030      	str	r0, [r6, #0]
 800c9ec:	062e      	lsls	r6, r5, #24
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	d501      	bpl.n	800c9f6 <_printf_i+0x1be>
 800c9f2:	6019      	str	r1, [r3, #0]
 800c9f4:	e002      	b.n	800c9fc <_printf_i+0x1c4>
 800c9f6:	0668      	lsls	r0, r5, #25
 800c9f8:	d5fb      	bpl.n	800c9f2 <_printf_i+0x1ba>
 800c9fa:	8019      	strh	r1, [r3, #0]
 800c9fc:	2300      	movs	r3, #0
 800c9fe:	4616      	mov	r6, r2
 800ca00:	6123      	str	r3, [r4, #16]
 800ca02:	e7bc      	b.n	800c97e <_printf_i+0x146>
 800ca04:	6833      	ldr	r3, [r6, #0]
 800ca06:	2100      	movs	r1, #0
 800ca08:	1d1a      	adds	r2, r3, #4
 800ca0a:	6032      	str	r2, [r6, #0]
 800ca0c:	681e      	ldr	r6, [r3, #0]
 800ca0e:	6862      	ldr	r2, [r4, #4]
 800ca10:	4630      	mov	r0, r6
 800ca12:	f000 fb3c 	bl	800d08e <memchr>
 800ca16:	b108      	cbz	r0, 800ca1c <_printf_i+0x1e4>
 800ca18:	1b80      	subs	r0, r0, r6
 800ca1a:	6060      	str	r0, [r4, #4]
 800ca1c:	6863      	ldr	r3, [r4, #4]
 800ca1e:	6123      	str	r3, [r4, #16]
 800ca20:	2300      	movs	r3, #0
 800ca22:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ca26:	e7aa      	b.n	800c97e <_printf_i+0x146>
 800ca28:	4632      	mov	r2, r6
 800ca2a:	4649      	mov	r1, r9
 800ca2c:	4640      	mov	r0, r8
 800ca2e:	6923      	ldr	r3, [r4, #16]
 800ca30:	47d0      	blx	sl
 800ca32:	3001      	adds	r0, #1
 800ca34:	d0ad      	beq.n	800c992 <_printf_i+0x15a>
 800ca36:	6823      	ldr	r3, [r4, #0]
 800ca38:	079b      	lsls	r3, r3, #30
 800ca3a:	d413      	bmi.n	800ca64 <_printf_i+0x22c>
 800ca3c:	68e0      	ldr	r0, [r4, #12]
 800ca3e:	9b03      	ldr	r3, [sp, #12]
 800ca40:	4298      	cmp	r0, r3
 800ca42:	bfb8      	it	lt
 800ca44:	4618      	movlt	r0, r3
 800ca46:	e7a6      	b.n	800c996 <_printf_i+0x15e>
 800ca48:	2301      	movs	r3, #1
 800ca4a:	4632      	mov	r2, r6
 800ca4c:	4649      	mov	r1, r9
 800ca4e:	4640      	mov	r0, r8
 800ca50:	47d0      	blx	sl
 800ca52:	3001      	adds	r0, #1
 800ca54:	d09d      	beq.n	800c992 <_printf_i+0x15a>
 800ca56:	3501      	adds	r5, #1
 800ca58:	68e3      	ldr	r3, [r4, #12]
 800ca5a:	9903      	ldr	r1, [sp, #12]
 800ca5c:	1a5b      	subs	r3, r3, r1
 800ca5e:	42ab      	cmp	r3, r5
 800ca60:	dcf2      	bgt.n	800ca48 <_printf_i+0x210>
 800ca62:	e7eb      	b.n	800ca3c <_printf_i+0x204>
 800ca64:	2500      	movs	r5, #0
 800ca66:	f104 0619 	add.w	r6, r4, #25
 800ca6a:	e7f5      	b.n	800ca58 <_printf_i+0x220>
 800ca6c:	0800f819 	.word	0x0800f819
 800ca70:	0800f82a 	.word	0x0800f82a

0800ca74 <std>:
 800ca74:	2300      	movs	r3, #0
 800ca76:	b510      	push	{r4, lr}
 800ca78:	4604      	mov	r4, r0
 800ca7a:	e9c0 3300 	strd	r3, r3, [r0]
 800ca7e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ca82:	6083      	str	r3, [r0, #8]
 800ca84:	8181      	strh	r1, [r0, #12]
 800ca86:	6643      	str	r3, [r0, #100]	@ 0x64
 800ca88:	81c2      	strh	r2, [r0, #14]
 800ca8a:	6183      	str	r3, [r0, #24]
 800ca8c:	4619      	mov	r1, r3
 800ca8e:	2208      	movs	r2, #8
 800ca90:	305c      	adds	r0, #92	@ 0x5c
 800ca92:	f000 fa49 	bl	800cf28 <memset>
 800ca96:	4b0d      	ldr	r3, [pc, #52]	@ (800cacc <std+0x58>)
 800ca98:	6224      	str	r4, [r4, #32]
 800ca9a:	6263      	str	r3, [r4, #36]	@ 0x24
 800ca9c:	4b0c      	ldr	r3, [pc, #48]	@ (800cad0 <std+0x5c>)
 800ca9e:	62a3      	str	r3, [r4, #40]	@ 0x28
 800caa0:	4b0c      	ldr	r3, [pc, #48]	@ (800cad4 <std+0x60>)
 800caa2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800caa4:	4b0c      	ldr	r3, [pc, #48]	@ (800cad8 <std+0x64>)
 800caa6:	6323      	str	r3, [r4, #48]	@ 0x30
 800caa8:	4b0c      	ldr	r3, [pc, #48]	@ (800cadc <std+0x68>)
 800caaa:	429c      	cmp	r4, r3
 800caac:	d006      	beq.n	800cabc <std+0x48>
 800caae:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800cab2:	4294      	cmp	r4, r2
 800cab4:	d002      	beq.n	800cabc <std+0x48>
 800cab6:	33d0      	adds	r3, #208	@ 0xd0
 800cab8:	429c      	cmp	r4, r3
 800caba:	d105      	bne.n	800cac8 <std+0x54>
 800cabc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800cac0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cac4:	f000 bae0 	b.w	800d088 <__retarget_lock_init_recursive>
 800cac8:	bd10      	pop	{r4, pc}
 800caca:	bf00      	nop
 800cacc:	0800cd45 	.word	0x0800cd45
 800cad0:	0800cd67 	.word	0x0800cd67
 800cad4:	0800cd9f 	.word	0x0800cd9f
 800cad8:	0800cdc3 	.word	0x0800cdc3
 800cadc:	2000066c 	.word	0x2000066c

0800cae0 <stdio_exit_handler>:
 800cae0:	4a02      	ldr	r2, [pc, #8]	@ (800caec <stdio_exit_handler+0xc>)
 800cae2:	4903      	ldr	r1, [pc, #12]	@ (800caf0 <stdio_exit_handler+0x10>)
 800cae4:	4803      	ldr	r0, [pc, #12]	@ (800caf4 <stdio_exit_handler+0x14>)
 800cae6:	f000 b869 	b.w	800cbbc <_fwalk_sglue>
 800caea:	bf00      	nop
 800caec:	2000004c 	.word	0x2000004c
 800caf0:	0800eca1 	.word	0x0800eca1
 800caf4:	2000005c 	.word	0x2000005c

0800caf8 <cleanup_stdio>:
 800caf8:	6841      	ldr	r1, [r0, #4]
 800cafa:	4b0c      	ldr	r3, [pc, #48]	@ (800cb2c <cleanup_stdio+0x34>)
 800cafc:	b510      	push	{r4, lr}
 800cafe:	4299      	cmp	r1, r3
 800cb00:	4604      	mov	r4, r0
 800cb02:	d001      	beq.n	800cb08 <cleanup_stdio+0x10>
 800cb04:	f002 f8cc 	bl	800eca0 <_fflush_r>
 800cb08:	68a1      	ldr	r1, [r4, #8]
 800cb0a:	4b09      	ldr	r3, [pc, #36]	@ (800cb30 <cleanup_stdio+0x38>)
 800cb0c:	4299      	cmp	r1, r3
 800cb0e:	d002      	beq.n	800cb16 <cleanup_stdio+0x1e>
 800cb10:	4620      	mov	r0, r4
 800cb12:	f002 f8c5 	bl	800eca0 <_fflush_r>
 800cb16:	68e1      	ldr	r1, [r4, #12]
 800cb18:	4b06      	ldr	r3, [pc, #24]	@ (800cb34 <cleanup_stdio+0x3c>)
 800cb1a:	4299      	cmp	r1, r3
 800cb1c:	d004      	beq.n	800cb28 <cleanup_stdio+0x30>
 800cb1e:	4620      	mov	r0, r4
 800cb20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cb24:	f002 b8bc 	b.w	800eca0 <_fflush_r>
 800cb28:	bd10      	pop	{r4, pc}
 800cb2a:	bf00      	nop
 800cb2c:	2000066c 	.word	0x2000066c
 800cb30:	200006d4 	.word	0x200006d4
 800cb34:	2000073c 	.word	0x2000073c

0800cb38 <global_stdio_init.part.0>:
 800cb38:	b510      	push	{r4, lr}
 800cb3a:	4b0b      	ldr	r3, [pc, #44]	@ (800cb68 <global_stdio_init.part.0+0x30>)
 800cb3c:	4c0b      	ldr	r4, [pc, #44]	@ (800cb6c <global_stdio_init.part.0+0x34>)
 800cb3e:	4a0c      	ldr	r2, [pc, #48]	@ (800cb70 <global_stdio_init.part.0+0x38>)
 800cb40:	4620      	mov	r0, r4
 800cb42:	601a      	str	r2, [r3, #0]
 800cb44:	2104      	movs	r1, #4
 800cb46:	2200      	movs	r2, #0
 800cb48:	f7ff ff94 	bl	800ca74 <std>
 800cb4c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800cb50:	2201      	movs	r2, #1
 800cb52:	2109      	movs	r1, #9
 800cb54:	f7ff ff8e 	bl	800ca74 <std>
 800cb58:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800cb5c:	2202      	movs	r2, #2
 800cb5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cb62:	2112      	movs	r1, #18
 800cb64:	f7ff bf86 	b.w	800ca74 <std>
 800cb68:	200007a4 	.word	0x200007a4
 800cb6c:	2000066c 	.word	0x2000066c
 800cb70:	0800cae1 	.word	0x0800cae1

0800cb74 <__sfp_lock_acquire>:
 800cb74:	4801      	ldr	r0, [pc, #4]	@ (800cb7c <__sfp_lock_acquire+0x8>)
 800cb76:	f000 ba88 	b.w	800d08a <__retarget_lock_acquire_recursive>
 800cb7a:	bf00      	nop
 800cb7c:	200007ad 	.word	0x200007ad

0800cb80 <__sfp_lock_release>:
 800cb80:	4801      	ldr	r0, [pc, #4]	@ (800cb88 <__sfp_lock_release+0x8>)
 800cb82:	f000 ba83 	b.w	800d08c <__retarget_lock_release_recursive>
 800cb86:	bf00      	nop
 800cb88:	200007ad 	.word	0x200007ad

0800cb8c <__sinit>:
 800cb8c:	b510      	push	{r4, lr}
 800cb8e:	4604      	mov	r4, r0
 800cb90:	f7ff fff0 	bl	800cb74 <__sfp_lock_acquire>
 800cb94:	6a23      	ldr	r3, [r4, #32]
 800cb96:	b11b      	cbz	r3, 800cba0 <__sinit+0x14>
 800cb98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cb9c:	f7ff bff0 	b.w	800cb80 <__sfp_lock_release>
 800cba0:	4b04      	ldr	r3, [pc, #16]	@ (800cbb4 <__sinit+0x28>)
 800cba2:	6223      	str	r3, [r4, #32]
 800cba4:	4b04      	ldr	r3, [pc, #16]	@ (800cbb8 <__sinit+0x2c>)
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	d1f5      	bne.n	800cb98 <__sinit+0xc>
 800cbac:	f7ff ffc4 	bl	800cb38 <global_stdio_init.part.0>
 800cbb0:	e7f2      	b.n	800cb98 <__sinit+0xc>
 800cbb2:	bf00      	nop
 800cbb4:	0800caf9 	.word	0x0800caf9
 800cbb8:	200007a4 	.word	0x200007a4

0800cbbc <_fwalk_sglue>:
 800cbbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cbc0:	4607      	mov	r7, r0
 800cbc2:	4688      	mov	r8, r1
 800cbc4:	4614      	mov	r4, r2
 800cbc6:	2600      	movs	r6, #0
 800cbc8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cbcc:	f1b9 0901 	subs.w	r9, r9, #1
 800cbd0:	d505      	bpl.n	800cbde <_fwalk_sglue+0x22>
 800cbd2:	6824      	ldr	r4, [r4, #0]
 800cbd4:	2c00      	cmp	r4, #0
 800cbd6:	d1f7      	bne.n	800cbc8 <_fwalk_sglue+0xc>
 800cbd8:	4630      	mov	r0, r6
 800cbda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cbde:	89ab      	ldrh	r3, [r5, #12]
 800cbe0:	2b01      	cmp	r3, #1
 800cbe2:	d907      	bls.n	800cbf4 <_fwalk_sglue+0x38>
 800cbe4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cbe8:	3301      	adds	r3, #1
 800cbea:	d003      	beq.n	800cbf4 <_fwalk_sglue+0x38>
 800cbec:	4629      	mov	r1, r5
 800cbee:	4638      	mov	r0, r7
 800cbf0:	47c0      	blx	r8
 800cbf2:	4306      	orrs	r6, r0
 800cbf4:	3568      	adds	r5, #104	@ 0x68
 800cbf6:	e7e9      	b.n	800cbcc <_fwalk_sglue+0x10>

0800cbf8 <iprintf>:
 800cbf8:	b40f      	push	{r0, r1, r2, r3}
 800cbfa:	b507      	push	{r0, r1, r2, lr}
 800cbfc:	4906      	ldr	r1, [pc, #24]	@ (800cc18 <iprintf+0x20>)
 800cbfe:	ab04      	add	r3, sp, #16
 800cc00:	6808      	ldr	r0, [r1, #0]
 800cc02:	f853 2b04 	ldr.w	r2, [r3], #4
 800cc06:	6881      	ldr	r1, [r0, #8]
 800cc08:	9301      	str	r3, [sp, #4]
 800cc0a:	f001 feb1 	bl	800e970 <_vfiprintf_r>
 800cc0e:	b003      	add	sp, #12
 800cc10:	f85d eb04 	ldr.w	lr, [sp], #4
 800cc14:	b004      	add	sp, #16
 800cc16:	4770      	bx	lr
 800cc18:	20000058 	.word	0x20000058

0800cc1c <_puts_r>:
 800cc1c:	6a03      	ldr	r3, [r0, #32]
 800cc1e:	b570      	push	{r4, r5, r6, lr}
 800cc20:	4605      	mov	r5, r0
 800cc22:	460e      	mov	r6, r1
 800cc24:	6884      	ldr	r4, [r0, #8]
 800cc26:	b90b      	cbnz	r3, 800cc2c <_puts_r+0x10>
 800cc28:	f7ff ffb0 	bl	800cb8c <__sinit>
 800cc2c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cc2e:	07db      	lsls	r3, r3, #31
 800cc30:	d405      	bmi.n	800cc3e <_puts_r+0x22>
 800cc32:	89a3      	ldrh	r3, [r4, #12]
 800cc34:	0598      	lsls	r0, r3, #22
 800cc36:	d402      	bmi.n	800cc3e <_puts_r+0x22>
 800cc38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cc3a:	f000 fa26 	bl	800d08a <__retarget_lock_acquire_recursive>
 800cc3e:	89a3      	ldrh	r3, [r4, #12]
 800cc40:	0719      	lsls	r1, r3, #28
 800cc42:	d502      	bpl.n	800cc4a <_puts_r+0x2e>
 800cc44:	6923      	ldr	r3, [r4, #16]
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d135      	bne.n	800ccb6 <_puts_r+0x9a>
 800cc4a:	4621      	mov	r1, r4
 800cc4c:	4628      	mov	r0, r5
 800cc4e:	f000 f8fb 	bl	800ce48 <__swsetup_r>
 800cc52:	b380      	cbz	r0, 800ccb6 <_puts_r+0x9a>
 800cc54:	f04f 35ff 	mov.w	r5, #4294967295
 800cc58:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800cc5a:	07da      	lsls	r2, r3, #31
 800cc5c:	d405      	bmi.n	800cc6a <_puts_r+0x4e>
 800cc5e:	89a3      	ldrh	r3, [r4, #12]
 800cc60:	059b      	lsls	r3, r3, #22
 800cc62:	d402      	bmi.n	800cc6a <_puts_r+0x4e>
 800cc64:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800cc66:	f000 fa11 	bl	800d08c <__retarget_lock_release_recursive>
 800cc6a:	4628      	mov	r0, r5
 800cc6c:	bd70      	pop	{r4, r5, r6, pc}
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	da04      	bge.n	800cc7c <_puts_r+0x60>
 800cc72:	69a2      	ldr	r2, [r4, #24]
 800cc74:	429a      	cmp	r2, r3
 800cc76:	dc17      	bgt.n	800cca8 <_puts_r+0x8c>
 800cc78:	290a      	cmp	r1, #10
 800cc7a:	d015      	beq.n	800cca8 <_puts_r+0x8c>
 800cc7c:	6823      	ldr	r3, [r4, #0]
 800cc7e:	1c5a      	adds	r2, r3, #1
 800cc80:	6022      	str	r2, [r4, #0]
 800cc82:	7019      	strb	r1, [r3, #0]
 800cc84:	68a3      	ldr	r3, [r4, #8]
 800cc86:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800cc8a:	3b01      	subs	r3, #1
 800cc8c:	60a3      	str	r3, [r4, #8]
 800cc8e:	2900      	cmp	r1, #0
 800cc90:	d1ed      	bne.n	800cc6e <_puts_r+0x52>
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	da11      	bge.n	800ccba <_puts_r+0x9e>
 800cc96:	4622      	mov	r2, r4
 800cc98:	210a      	movs	r1, #10
 800cc9a:	4628      	mov	r0, r5
 800cc9c:	f000 f895 	bl	800cdca <__swbuf_r>
 800cca0:	3001      	adds	r0, #1
 800cca2:	d0d7      	beq.n	800cc54 <_puts_r+0x38>
 800cca4:	250a      	movs	r5, #10
 800cca6:	e7d7      	b.n	800cc58 <_puts_r+0x3c>
 800cca8:	4622      	mov	r2, r4
 800ccaa:	4628      	mov	r0, r5
 800ccac:	f000 f88d 	bl	800cdca <__swbuf_r>
 800ccb0:	3001      	adds	r0, #1
 800ccb2:	d1e7      	bne.n	800cc84 <_puts_r+0x68>
 800ccb4:	e7ce      	b.n	800cc54 <_puts_r+0x38>
 800ccb6:	3e01      	subs	r6, #1
 800ccb8:	e7e4      	b.n	800cc84 <_puts_r+0x68>
 800ccba:	6823      	ldr	r3, [r4, #0]
 800ccbc:	1c5a      	adds	r2, r3, #1
 800ccbe:	6022      	str	r2, [r4, #0]
 800ccc0:	220a      	movs	r2, #10
 800ccc2:	701a      	strb	r2, [r3, #0]
 800ccc4:	e7ee      	b.n	800cca4 <_puts_r+0x88>
	...

0800ccc8 <puts>:
 800ccc8:	4b02      	ldr	r3, [pc, #8]	@ (800ccd4 <puts+0xc>)
 800ccca:	4601      	mov	r1, r0
 800cccc:	6818      	ldr	r0, [r3, #0]
 800ccce:	f7ff bfa5 	b.w	800cc1c <_puts_r>
 800ccd2:	bf00      	nop
 800ccd4:	20000058 	.word	0x20000058

0800ccd8 <sniprintf>:
 800ccd8:	b40c      	push	{r2, r3}
 800ccda:	b530      	push	{r4, r5, lr}
 800ccdc:	4b18      	ldr	r3, [pc, #96]	@ (800cd40 <sniprintf+0x68>)
 800ccde:	1e0c      	subs	r4, r1, #0
 800cce0:	681d      	ldr	r5, [r3, #0]
 800cce2:	b09d      	sub	sp, #116	@ 0x74
 800cce4:	da08      	bge.n	800ccf8 <sniprintf+0x20>
 800cce6:	238b      	movs	r3, #139	@ 0x8b
 800cce8:	f04f 30ff 	mov.w	r0, #4294967295
 800ccec:	602b      	str	r3, [r5, #0]
 800ccee:	b01d      	add	sp, #116	@ 0x74
 800ccf0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ccf4:	b002      	add	sp, #8
 800ccf6:	4770      	bx	lr
 800ccf8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ccfc:	f8ad 3014 	strh.w	r3, [sp, #20]
 800cd00:	f04f 0300 	mov.w	r3, #0
 800cd04:	931b      	str	r3, [sp, #108]	@ 0x6c
 800cd06:	bf0c      	ite	eq
 800cd08:	4623      	moveq	r3, r4
 800cd0a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800cd0e:	9304      	str	r3, [sp, #16]
 800cd10:	9307      	str	r3, [sp, #28]
 800cd12:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800cd16:	9002      	str	r0, [sp, #8]
 800cd18:	9006      	str	r0, [sp, #24]
 800cd1a:	f8ad 3016 	strh.w	r3, [sp, #22]
 800cd1e:	4628      	mov	r0, r5
 800cd20:	ab21      	add	r3, sp, #132	@ 0x84
 800cd22:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800cd24:	a902      	add	r1, sp, #8
 800cd26:	9301      	str	r3, [sp, #4]
 800cd28:	f001 fcfe 	bl	800e728 <_svfiprintf_r>
 800cd2c:	1c43      	adds	r3, r0, #1
 800cd2e:	bfbc      	itt	lt
 800cd30:	238b      	movlt	r3, #139	@ 0x8b
 800cd32:	602b      	strlt	r3, [r5, #0]
 800cd34:	2c00      	cmp	r4, #0
 800cd36:	d0da      	beq.n	800ccee <sniprintf+0x16>
 800cd38:	2200      	movs	r2, #0
 800cd3a:	9b02      	ldr	r3, [sp, #8]
 800cd3c:	701a      	strb	r2, [r3, #0]
 800cd3e:	e7d6      	b.n	800ccee <sniprintf+0x16>
 800cd40:	20000058 	.word	0x20000058

0800cd44 <__sread>:
 800cd44:	b510      	push	{r4, lr}
 800cd46:	460c      	mov	r4, r1
 800cd48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cd4c:	f000 f94e 	bl	800cfec <_read_r>
 800cd50:	2800      	cmp	r0, #0
 800cd52:	bfab      	itete	ge
 800cd54:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800cd56:	89a3      	ldrhlt	r3, [r4, #12]
 800cd58:	181b      	addge	r3, r3, r0
 800cd5a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800cd5e:	bfac      	ite	ge
 800cd60:	6563      	strge	r3, [r4, #84]	@ 0x54
 800cd62:	81a3      	strhlt	r3, [r4, #12]
 800cd64:	bd10      	pop	{r4, pc}

0800cd66 <__swrite>:
 800cd66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cd6a:	461f      	mov	r7, r3
 800cd6c:	898b      	ldrh	r3, [r1, #12]
 800cd6e:	4605      	mov	r5, r0
 800cd70:	05db      	lsls	r3, r3, #23
 800cd72:	460c      	mov	r4, r1
 800cd74:	4616      	mov	r6, r2
 800cd76:	d505      	bpl.n	800cd84 <__swrite+0x1e>
 800cd78:	2302      	movs	r3, #2
 800cd7a:	2200      	movs	r2, #0
 800cd7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cd80:	f000 f922 	bl	800cfc8 <_lseek_r>
 800cd84:	89a3      	ldrh	r3, [r4, #12]
 800cd86:	4632      	mov	r2, r6
 800cd88:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800cd8c:	81a3      	strh	r3, [r4, #12]
 800cd8e:	4628      	mov	r0, r5
 800cd90:	463b      	mov	r3, r7
 800cd92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800cd96:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cd9a:	f000 b939 	b.w	800d010 <_write_r>

0800cd9e <__sseek>:
 800cd9e:	b510      	push	{r4, lr}
 800cda0:	460c      	mov	r4, r1
 800cda2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cda6:	f000 f90f 	bl	800cfc8 <_lseek_r>
 800cdaa:	1c43      	adds	r3, r0, #1
 800cdac:	89a3      	ldrh	r3, [r4, #12]
 800cdae:	bf15      	itete	ne
 800cdb0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800cdb2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800cdb6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800cdba:	81a3      	strheq	r3, [r4, #12]
 800cdbc:	bf18      	it	ne
 800cdbe:	81a3      	strhne	r3, [r4, #12]
 800cdc0:	bd10      	pop	{r4, pc}

0800cdc2 <__sclose>:
 800cdc2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cdc6:	f000 b8ef 	b.w	800cfa8 <_close_r>

0800cdca <__swbuf_r>:
 800cdca:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdcc:	460e      	mov	r6, r1
 800cdce:	4614      	mov	r4, r2
 800cdd0:	4605      	mov	r5, r0
 800cdd2:	b118      	cbz	r0, 800cddc <__swbuf_r+0x12>
 800cdd4:	6a03      	ldr	r3, [r0, #32]
 800cdd6:	b90b      	cbnz	r3, 800cddc <__swbuf_r+0x12>
 800cdd8:	f7ff fed8 	bl	800cb8c <__sinit>
 800cddc:	69a3      	ldr	r3, [r4, #24]
 800cdde:	60a3      	str	r3, [r4, #8]
 800cde0:	89a3      	ldrh	r3, [r4, #12]
 800cde2:	071a      	lsls	r2, r3, #28
 800cde4:	d501      	bpl.n	800cdea <__swbuf_r+0x20>
 800cde6:	6923      	ldr	r3, [r4, #16]
 800cde8:	b943      	cbnz	r3, 800cdfc <__swbuf_r+0x32>
 800cdea:	4621      	mov	r1, r4
 800cdec:	4628      	mov	r0, r5
 800cdee:	f000 f82b 	bl	800ce48 <__swsetup_r>
 800cdf2:	b118      	cbz	r0, 800cdfc <__swbuf_r+0x32>
 800cdf4:	f04f 37ff 	mov.w	r7, #4294967295
 800cdf8:	4638      	mov	r0, r7
 800cdfa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cdfc:	6823      	ldr	r3, [r4, #0]
 800cdfe:	6922      	ldr	r2, [r4, #16]
 800ce00:	b2f6      	uxtb	r6, r6
 800ce02:	1a98      	subs	r0, r3, r2
 800ce04:	6963      	ldr	r3, [r4, #20]
 800ce06:	4637      	mov	r7, r6
 800ce08:	4283      	cmp	r3, r0
 800ce0a:	dc05      	bgt.n	800ce18 <__swbuf_r+0x4e>
 800ce0c:	4621      	mov	r1, r4
 800ce0e:	4628      	mov	r0, r5
 800ce10:	f001 ff46 	bl	800eca0 <_fflush_r>
 800ce14:	2800      	cmp	r0, #0
 800ce16:	d1ed      	bne.n	800cdf4 <__swbuf_r+0x2a>
 800ce18:	68a3      	ldr	r3, [r4, #8]
 800ce1a:	3b01      	subs	r3, #1
 800ce1c:	60a3      	str	r3, [r4, #8]
 800ce1e:	6823      	ldr	r3, [r4, #0]
 800ce20:	1c5a      	adds	r2, r3, #1
 800ce22:	6022      	str	r2, [r4, #0]
 800ce24:	701e      	strb	r6, [r3, #0]
 800ce26:	6962      	ldr	r2, [r4, #20]
 800ce28:	1c43      	adds	r3, r0, #1
 800ce2a:	429a      	cmp	r2, r3
 800ce2c:	d004      	beq.n	800ce38 <__swbuf_r+0x6e>
 800ce2e:	89a3      	ldrh	r3, [r4, #12]
 800ce30:	07db      	lsls	r3, r3, #31
 800ce32:	d5e1      	bpl.n	800cdf8 <__swbuf_r+0x2e>
 800ce34:	2e0a      	cmp	r6, #10
 800ce36:	d1df      	bne.n	800cdf8 <__swbuf_r+0x2e>
 800ce38:	4621      	mov	r1, r4
 800ce3a:	4628      	mov	r0, r5
 800ce3c:	f001 ff30 	bl	800eca0 <_fflush_r>
 800ce40:	2800      	cmp	r0, #0
 800ce42:	d0d9      	beq.n	800cdf8 <__swbuf_r+0x2e>
 800ce44:	e7d6      	b.n	800cdf4 <__swbuf_r+0x2a>
	...

0800ce48 <__swsetup_r>:
 800ce48:	b538      	push	{r3, r4, r5, lr}
 800ce4a:	4b29      	ldr	r3, [pc, #164]	@ (800cef0 <__swsetup_r+0xa8>)
 800ce4c:	4605      	mov	r5, r0
 800ce4e:	6818      	ldr	r0, [r3, #0]
 800ce50:	460c      	mov	r4, r1
 800ce52:	b118      	cbz	r0, 800ce5c <__swsetup_r+0x14>
 800ce54:	6a03      	ldr	r3, [r0, #32]
 800ce56:	b90b      	cbnz	r3, 800ce5c <__swsetup_r+0x14>
 800ce58:	f7ff fe98 	bl	800cb8c <__sinit>
 800ce5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce60:	0719      	lsls	r1, r3, #28
 800ce62:	d422      	bmi.n	800ceaa <__swsetup_r+0x62>
 800ce64:	06da      	lsls	r2, r3, #27
 800ce66:	d407      	bmi.n	800ce78 <__swsetup_r+0x30>
 800ce68:	2209      	movs	r2, #9
 800ce6a:	602a      	str	r2, [r5, #0]
 800ce6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ce70:	f04f 30ff 	mov.w	r0, #4294967295
 800ce74:	81a3      	strh	r3, [r4, #12]
 800ce76:	e033      	b.n	800cee0 <__swsetup_r+0x98>
 800ce78:	0758      	lsls	r0, r3, #29
 800ce7a:	d512      	bpl.n	800cea2 <__swsetup_r+0x5a>
 800ce7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ce7e:	b141      	cbz	r1, 800ce92 <__swsetup_r+0x4a>
 800ce80:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ce84:	4299      	cmp	r1, r3
 800ce86:	d002      	beq.n	800ce8e <__swsetup_r+0x46>
 800ce88:	4628      	mov	r0, r5
 800ce8a:	f000 ff79 	bl	800dd80 <_free_r>
 800ce8e:	2300      	movs	r3, #0
 800ce90:	6363      	str	r3, [r4, #52]	@ 0x34
 800ce92:	89a3      	ldrh	r3, [r4, #12]
 800ce94:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ce98:	81a3      	strh	r3, [r4, #12]
 800ce9a:	2300      	movs	r3, #0
 800ce9c:	6063      	str	r3, [r4, #4]
 800ce9e:	6923      	ldr	r3, [r4, #16]
 800cea0:	6023      	str	r3, [r4, #0]
 800cea2:	89a3      	ldrh	r3, [r4, #12]
 800cea4:	f043 0308 	orr.w	r3, r3, #8
 800cea8:	81a3      	strh	r3, [r4, #12]
 800ceaa:	6923      	ldr	r3, [r4, #16]
 800ceac:	b94b      	cbnz	r3, 800cec2 <__swsetup_r+0x7a>
 800ceae:	89a3      	ldrh	r3, [r4, #12]
 800ceb0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ceb4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ceb8:	d003      	beq.n	800cec2 <__swsetup_r+0x7a>
 800ceba:	4621      	mov	r1, r4
 800cebc:	4628      	mov	r0, r5
 800cebe:	f001 ff3c 	bl	800ed3a <__smakebuf_r>
 800cec2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cec6:	f013 0201 	ands.w	r2, r3, #1
 800ceca:	d00a      	beq.n	800cee2 <__swsetup_r+0x9a>
 800cecc:	2200      	movs	r2, #0
 800cece:	60a2      	str	r2, [r4, #8]
 800ced0:	6962      	ldr	r2, [r4, #20]
 800ced2:	4252      	negs	r2, r2
 800ced4:	61a2      	str	r2, [r4, #24]
 800ced6:	6922      	ldr	r2, [r4, #16]
 800ced8:	b942      	cbnz	r2, 800ceec <__swsetup_r+0xa4>
 800ceda:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800cede:	d1c5      	bne.n	800ce6c <__swsetup_r+0x24>
 800cee0:	bd38      	pop	{r3, r4, r5, pc}
 800cee2:	0799      	lsls	r1, r3, #30
 800cee4:	bf58      	it	pl
 800cee6:	6962      	ldrpl	r2, [r4, #20]
 800cee8:	60a2      	str	r2, [r4, #8]
 800ceea:	e7f4      	b.n	800ced6 <__swsetup_r+0x8e>
 800ceec:	2000      	movs	r0, #0
 800ceee:	e7f7      	b.n	800cee0 <__swsetup_r+0x98>
 800cef0:	20000058 	.word	0x20000058

0800cef4 <memmove>:
 800cef4:	4288      	cmp	r0, r1
 800cef6:	b510      	push	{r4, lr}
 800cef8:	eb01 0402 	add.w	r4, r1, r2
 800cefc:	d902      	bls.n	800cf04 <memmove+0x10>
 800cefe:	4284      	cmp	r4, r0
 800cf00:	4623      	mov	r3, r4
 800cf02:	d807      	bhi.n	800cf14 <memmove+0x20>
 800cf04:	1e43      	subs	r3, r0, #1
 800cf06:	42a1      	cmp	r1, r4
 800cf08:	d008      	beq.n	800cf1c <memmove+0x28>
 800cf0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cf0e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cf12:	e7f8      	b.n	800cf06 <memmove+0x12>
 800cf14:	4601      	mov	r1, r0
 800cf16:	4402      	add	r2, r0
 800cf18:	428a      	cmp	r2, r1
 800cf1a:	d100      	bne.n	800cf1e <memmove+0x2a>
 800cf1c:	bd10      	pop	{r4, pc}
 800cf1e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cf22:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cf26:	e7f7      	b.n	800cf18 <memmove+0x24>

0800cf28 <memset>:
 800cf28:	4603      	mov	r3, r0
 800cf2a:	4402      	add	r2, r0
 800cf2c:	4293      	cmp	r3, r2
 800cf2e:	d100      	bne.n	800cf32 <memset+0xa>
 800cf30:	4770      	bx	lr
 800cf32:	f803 1b01 	strb.w	r1, [r3], #1
 800cf36:	e7f9      	b.n	800cf2c <memset+0x4>

0800cf38 <strchr>:
 800cf38:	4603      	mov	r3, r0
 800cf3a:	b2c9      	uxtb	r1, r1
 800cf3c:	4618      	mov	r0, r3
 800cf3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cf42:	b112      	cbz	r2, 800cf4a <strchr+0x12>
 800cf44:	428a      	cmp	r2, r1
 800cf46:	d1f9      	bne.n	800cf3c <strchr+0x4>
 800cf48:	4770      	bx	lr
 800cf4a:	2900      	cmp	r1, #0
 800cf4c:	bf18      	it	ne
 800cf4e:	2000      	movne	r0, #0
 800cf50:	4770      	bx	lr

0800cf52 <strncat>:
 800cf52:	b530      	push	{r4, r5, lr}
 800cf54:	4604      	mov	r4, r0
 800cf56:	7825      	ldrb	r5, [r4, #0]
 800cf58:	4623      	mov	r3, r4
 800cf5a:	3401      	adds	r4, #1
 800cf5c:	2d00      	cmp	r5, #0
 800cf5e:	d1fa      	bne.n	800cf56 <strncat+0x4>
 800cf60:	3a01      	subs	r2, #1
 800cf62:	d304      	bcc.n	800cf6e <strncat+0x1c>
 800cf64:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cf68:	f803 4b01 	strb.w	r4, [r3], #1
 800cf6c:	b904      	cbnz	r4, 800cf70 <strncat+0x1e>
 800cf6e:	bd30      	pop	{r4, r5, pc}
 800cf70:	2a00      	cmp	r2, #0
 800cf72:	d1f5      	bne.n	800cf60 <strncat+0xe>
 800cf74:	701a      	strb	r2, [r3, #0]
 800cf76:	e7f3      	b.n	800cf60 <strncat+0xe>

0800cf78 <strncpy>:
 800cf78:	4603      	mov	r3, r0
 800cf7a:	b510      	push	{r4, lr}
 800cf7c:	3901      	subs	r1, #1
 800cf7e:	b132      	cbz	r2, 800cf8e <strncpy+0x16>
 800cf80:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800cf84:	3a01      	subs	r2, #1
 800cf86:	f803 4b01 	strb.w	r4, [r3], #1
 800cf8a:	2c00      	cmp	r4, #0
 800cf8c:	d1f7      	bne.n	800cf7e <strncpy+0x6>
 800cf8e:	2100      	movs	r1, #0
 800cf90:	441a      	add	r2, r3
 800cf92:	4293      	cmp	r3, r2
 800cf94:	d100      	bne.n	800cf98 <strncpy+0x20>
 800cf96:	bd10      	pop	{r4, pc}
 800cf98:	f803 1b01 	strb.w	r1, [r3], #1
 800cf9c:	e7f9      	b.n	800cf92 <strncpy+0x1a>
	...

0800cfa0 <_localeconv_r>:
 800cfa0:	4800      	ldr	r0, [pc, #0]	@ (800cfa4 <_localeconv_r+0x4>)
 800cfa2:	4770      	bx	lr
 800cfa4:	20000198 	.word	0x20000198

0800cfa8 <_close_r>:
 800cfa8:	b538      	push	{r3, r4, r5, lr}
 800cfaa:	2300      	movs	r3, #0
 800cfac:	4d05      	ldr	r5, [pc, #20]	@ (800cfc4 <_close_r+0x1c>)
 800cfae:	4604      	mov	r4, r0
 800cfb0:	4608      	mov	r0, r1
 800cfb2:	602b      	str	r3, [r5, #0]
 800cfb4:	f7f8 fb61 	bl	800567a <_close>
 800cfb8:	1c43      	adds	r3, r0, #1
 800cfba:	d102      	bne.n	800cfc2 <_close_r+0x1a>
 800cfbc:	682b      	ldr	r3, [r5, #0]
 800cfbe:	b103      	cbz	r3, 800cfc2 <_close_r+0x1a>
 800cfc0:	6023      	str	r3, [r4, #0]
 800cfc2:	bd38      	pop	{r3, r4, r5, pc}
 800cfc4:	200007a8 	.word	0x200007a8

0800cfc8 <_lseek_r>:
 800cfc8:	b538      	push	{r3, r4, r5, lr}
 800cfca:	4604      	mov	r4, r0
 800cfcc:	4608      	mov	r0, r1
 800cfce:	4611      	mov	r1, r2
 800cfd0:	2200      	movs	r2, #0
 800cfd2:	4d05      	ldr	r5, [pc, #20]	@ (800cfe8 <_lseek_r+0x20>)
 800cfd4:	602a      	str	r2, [r5, #0]
 800cfd6:	461a      	mov	r2, r3
 800cfd8:	f7f8 fb73 	bl	80056c2 <_lseek>
 800cfdc:	1c43      	adds	r3, r0, #1
 800cfde:	d102      	bne.n	800cfe6 <_lseek_r+0x1e>
 800cfe0:	682b      	ldr	r3, [r5, #0]
 800cfe2:	b103      	cbz	r3, 800cfe6 <_lseek_r+0x1e>
 800cfe4:	6023      	str	r3, [r4, #0]
 800cfe6:	bd38      	pop	{r3, r4, r5, pc}
 800cfe8:	200007a8 	.word	0x200007a8

0800cfec <_read_r>:
 800cfec:	b538      	push	{r3, r4, r5, lr}
 800cfee:	4604      	mov	r4, r0
 800cff0:	4608      	mov	r0, r1
 800cff2:	4611      	mov	r1, r2
 800cff4:	2200      	movs	r2, #0
 800cff6:	4d05      	ldr	r5, [pc, #20]	@ (800d00c <_read_r+0x20>)
 800cff8:	602a      	str	r2, [r5, #0]
 800cffa:	461a      	mov	r2, r3
 800cffc:	f7f8 fb04 	bl	8005608 <_read>
 800d000:	1c43      	adds	r3, r0, #1
 800d002:	d102      	bne.n	800d00a <_read_r+0x1e>
 800d004:	682b      	ldr	r3, [r5, #0]
 800d006:	b103      	cbz	r3, 800d00a <_read_r+0x1e>
 800d008:	6023      	str	r3, [r4, #0]
 800d00a:	bd38      	pop	{r3, r4, r5, pc}
 800d00c:	200007a8 	.word	0x200007a8

0800d010 <_write_r>:
 800d010:	b538      	push	{r3, r4, r5, lr}
 800d012:	4604      	mov	r4, r0
 800d014:	4608      	mov	r0, r1
 800d016:	4611      	mov	r1, r2
 800d018:	2200      	movs	r2, #0
 800d01a:	4d05      	ldr	r5, [pc, #20]	@ (800d030 <_write_r+0x20>)
 800d01c:	602a      	str	r2, [r5, #0]
 800d01e:	461a      	mov	r2, r3
 800d020:	f7f8 fb0f 	bl	8005642 <_write>
 800d024:	1c43      	adds	r3, r0, #1
 800d026:	d102      	bne.n	800d02e <_write_r+0x1e>
 800d028:	682b      	ldr	r3, [r5, #0]
 800d02a:	b103      	cbz	r3, 800d02e <_write_r+0x1e>
 800d02c:	6023      	str	r3, [r4, #0]
 800d02e:	bd38      	pop	{r3, r4, r5, pc}
 800d030:	200007a8 	.word	0x200007a8

0800d034 <__errno>:
 800d034:	4b01      	ldr	r3, [pc, #4]	@ (800d03c <__errno+0x8>)
 800d036:	6818      	ldr	r0, [r3, #0]
 800d038:	4770      	bx	lr
 800d03a:	bf00      	nop
 800d03c:	20000058 	.word	0x20000058

0800d040 <__libc_init_array>:
 800d040:	b570      	push	{r4, r5, r6, lr}
 800d042:	2600      	movs	r6, #0
 800d044:	4d0c      	ldr	r5, [pc, #48]	@ (800d078 <__libc_init_array+0x38>)
 800d046:	4c0d      	ldr	r4, [pc, #52]	@ (800d07c <__libc_init_array+0x3c>)
 800d048:	1b64      	subs	r4, r4, r5
 800d04a:	10a4      	asrs	r4, r4, #2
 800d04c:	42a6      	cmp	r6, r4
 800d04e:	d109      	bne.n	800d064 <__libc_init_array+0x24>
 800d050:	f001 ffc8 	bl	800efe4 <_init>
 800d054:	2600      	movs	r6, #0
 800d056:	4d0a      	ldr	r5, [pc, #40]	@ (800d080 <__libc_init_array+0x40>)
 800d058:	4c0a      	ldr	r4, [pc, #40]	@ (800d084 <__libc_init_array+0x44>)
 800d05a:	1b64      	subs	r4, r4, r5
 800d05c:	10a4      	asrs	r4, r4, #2
 800d05e:	42a6      	cmp	r6, r4
 800d060:	d105      	bne.n	800d06e <__libc_init_array+0x2e>
 800d062:	bd70      	pop	{r4, r5, r6, pc}
 800d064:	f855 3b04 	ldr.w	r3, [r5], #4
 800d068:	4798      	blx	r3
 800d06a:	3601      	adds	r6, #1
 800d06c:	e7ee      	b.n	800d04c <__libc_init_array+0xc>
 800d06e:	f855 3b04 	ldr.w	r3, [r5], #4
 800d072:	4798      	blx	r3
 800d074:	3601      	adds	r6, #1
 800d076:	e7f2      	b.n	800d05e <__libc_init_array+0x1e>
 800d078:	0800fa80 	.word	0x0800fa80
 800d07c:	0800fa80 	.word	0x0800fa80
 800d080:	0800fa80 	.word	0x0800fa80
 800d084:	0800fa84 	.word	0x0800fa84

0800d088 <__retarget_lock_init_recursive>:
 800d088:	4770      	bx	lr

0800d08a <__retarget_lock_acquire_recursive>:
 800d08a:	4770      	bx	lr

0800d08c <__retarget_lock_release_recursive>:
 800d08c:	4770      	bx	lr

0800d08e <memchr>:
 800d08e:	4603      	mov	r3, r0
 800d090:	b510      	push	{r4, lr}
 800d092:	b2c9      	uxtb	r1, r1
 800d094:	4402      	add	r2, r0
 800d096:	4293      	cmp	r3, r2
 800d098:	4618      	mov	r0, r3
 800d09a:	d101      	bne.n	800d0a0 <memchr+0x12>
 800d09c:	2000      	movs	r0, #0
 800d09e:	e003      	b.n	800d0a8 <memchr+0x1a>
 800d0a0:	7804      	ldrb	r4, [r0, #0]
 800d0a2:	3301      	adds	r3, #1
 800d0a4:	428c      	cmp	r4, r1
 800d0a6:	d1f6      	bne.n	800d096 <memchr+0x8>
 800d0a8:	bd10      	pop	{r4, pc}

0800d0aa <memcpy>:
 800d0aa:	440a      	add	r2, r1
 800d0ac:	4291      	cmp	r1, r2
 800d0ae:	f100 33ff 	add.w	r3, r0, #4294967295
 800d0b2:	d100      	bne.n	800d0b6 <memcpy+0xc>
 800d0b4:	4770      	bx	lr
 800d0b6:	b510      	push	{r4, lr}
 800d0b8:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d0bc:	4291      	cmp	r1, r2
 800d0be:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d0c2:	d1f9      	bne.n	800d0b8 <memcpy+0xe>
 800d0c4:	bd10      	pop	{r4, pc}

0800d0c6 <quorem>:
 800d0c6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0ca:	6903      	ldr	r3, [r0, #16]
 800d0cc:	690c      	ldr	r4, [r1, #16]
 800d0ce:	4607      	mov	r7, r0
 800d0d0:	42a3      	cmp	r3, r4
 800d0d2:	db7e      	blt.n	800d1d2 <quorem+0x10c>
 800d0d4:	3c01      	subs	r4, #1
 800d0d6:	00a3      	lsls	r3, r4, #2
 800d0d8:	f100 0514 	add.w	r5, r0, #20
 800d0dc:	f101 0814 	add.w	r8, r1, #20
 800d0e0:	9300      	str	r3, [sp, #0]
 800d0e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d0e6:	9301      	str	r3, [sp, #4]
 800d0e8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d0ec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d0f0:	3301      	adds	r3, #1
 800d0f2:	429a      	cmp	r2, r3
 800d0f4:	fbb2 f6f3 	udiv	r6, r2, r3
 800d0f8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d0fc:	d32e      	bcc.n	800d15c <quorem+0x96>
 800d0fe:	f04f 0a00 	mov.w	sl, #0
 800d102:	46c4      	mov	ip, r8
 800d104:	46ae      	mov	lr, r5
 800d106:	46d3      	mov	fp, sl
 800d108:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d10c:	b298      	uxth	r0, r3
 800d10e:	fb06 a000 	mla	r0, r6, r0, sl
 800d112:	0c1b      	lsrs	r3, r3, #16
 800d114:	0c02      	lsrs	r2, r0, #16
 800d116:	fb06 2303 	mla	r3, r6, r3, r2
 800d11a:	f8de 2000 	ldr.w	r2, [lr]
 800d11e:	b280      	uxth	r0, r0
 800d120:	b292      	uxth	r2, r2
 800d122:	1a12      	subs	r2, r2, r0
 800d124:	445a      	add	r2, fp
 800d126:	f8de 0000 	ldr.w	r0, [lr]
 800d12a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d12e:	b29b      	uxth	r3, r3
 800d130:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d134:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d138:	b292      	uxth	r2, r2
 800d13a:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d13e:	45e1      	cmp	r9, ip
 800d140:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d144:	f84e 2b04 	str.w	r2, [lr], #4
 800d148:	d2de      	bcs.n	800d108 <quorem+0x42>
 800d14a:	9b00      	ldr	r3, [sp, #0]
 800d14c:	58eb      	ldr	r3, [r5, r3]
 800d14e:	b92b      	cbnz	r3, 800d15c <quorem+0x96>
 800d150:	9b01      	ldr	r3, [sp, #4]
 800d152:	3b04      	subs	r3, #4
 800d154:	429d      	cmp	r5, r3
 800d156:	461a      	mov	r2, r3
 800d158:	d32f      	bcc.n	800d1ba <quorem+0xf4>
 800d15a:	613c      	str	r4, [r7, #16]
 800d15c:	4638      	mov	r0, r7
 800d15e:	f001 f97f 	bl	800e460 <__mcmp>
 800d162:	2800      	cmp	r0, #0
 800d164:	db25      	blt.n	800d1b2 <quorem+0xec>
 800d166:	4629      	mov	r1, r5
 800d168:	2000      	movs	r0, #0
 800d16a:	f858 2b04 	ldr.w	r2, [r8], #4
 800d16e:	f8d1 c000 	ldr.w	ip, [r1]
 800d172:	fa1f fe82 	uxth.w	lr, r2
 800d176:	fa1f f38c 	uxth.w	r3, ip
 800d17a:	eba3 030e 	sub.w	r3, r3, lr
 800d17e:	4403      	add	r3, r0
 800d180:	0c12      	lsrs	r2, r2, #16
 800d182:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d186:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d18a:	b29b      	uxth	r3, r3
 800d18c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d190:	45c1      	cmp	r9, r8
 800d192:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d196:	f841 3b04 	str.w	r3, [r1], #4
 800d19a:	d2e6      	bcs.n	800d16a <quorem+0xa4>
 800d19c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d1a0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d1a4:	b922      	cbnz	r2, 800d1b0 <quorem+0xea>
 800d1a6:	3b04      	subs	r3, #4
 800d1a8:	429d      	cmp	r5, r3
 800d1aa:	461a      	mov	r2, r3
 800d1ac:	d30b      	bcc.n	800d1c6 <quorem+0x100>
 800d1ae:	613c      	str	r4, [r7, #16]
 800d1b0:	3601      	adds	r6, #1
 800d1b2:	4630      	mov	r0, r6
 800d1b4:	b003      	add	sp, #12
 800d1b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1ba:	6812      	ldr	r2, [r2, #0]
 800d1bc:	3b04      	subs	r3, #4
 800d1be:	2a00      	cmp	r2, #0
 800d1c0:	d1cb      	bne.n	800d15a <quorem+0x94>
 800d1c2:	3c01      	subs	r4, #1
 800d1c4:	e7c6      	b.n	800d154 <quorem+0x8e>
 800d1c6:	6812      	ldr	r2, [r2, #0]
 800d1c8:	3b04      	subs	r3, #4
 800d1ca:	2a00      	cmp	r2, #0
 800d1cc:	d1ef      	bne.n	800d1ae <quorem+0xe8>
 800d1ce:	3c01      	subs	r4, #1
 800d1d0:	e7ea      	b.n	800d1a8 <quorem+0xe2>
 800d1d2:	2000      	movs	r0, #0
 800d1d4:	e7ee      	b.n	800d1b4 <quorem+0xee>
	...

0800d1d8 <_dtoa_r>:
 800d1d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1dc:	4614      	mov	r4, r2
 800d1de:	461d      	mov	r5, r3
 800d1e0:	69c7      	ldr	r7, [r0, #28]
 800d1e2:	b097      	sub	sp, #92	@ 0x5c
 800d1e4:	4681      	mov	r9, r0
 800d1e6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800d1ea:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800d1ec:	b97f      	cbnz	r7, 800d20e <_dtoa_r+0x36>
 800d1ee:	2010      	movs	r0, #16
 800d1f0:	f000 fe0e 	bl	800de10 <malloc>
 800d1f4:	4602      	mov	r2, r0
 800d1f6:	f8c9 001c 	str.w	r0, [r9, #28]
 800d1fa:	b920      	cbnz	r0, 800d206 <_dtoa_r+0x2e>
 800d1fc:	21ef      	movs	r1, #239	@ 0xef
 800d1fe:	4bac      	ldr	r3, [pc, #688]	@ (800d4b0 <_dtoa_r+0x2d8>)
 800d200:	48ac      	ldr	r0, [pc, #688]	@ (800d4b4 <_dtoa_r+0x2dc>)
 800d202:	f001 fe09 	bl	800ee18 <__assert_func>
 800d206:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d20a:	6007      	str	r7, [r0, #0]
 800d20c:	60c7      	str	r7, [r0, #12]
 800d20e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d212:	6819      	ldr	r1, [r3, #0]
 800d214:	b159      	cbz	r1, 800d22e <_dtoa_r+0x56>
 800d216:	685a      	ldr	r2, [r3, #4]
 800d218:	2301      	movs	r3, #1
 800d21a:	4093      	lsls	r3, r2
 800d21c:	604a      	str	r2, [r1, #4]
 800d21e:	608b      	str	r3, [r1, #8]
 800d220:	4648      	mov	r0, r9
 800d222:	f000 feeb 	bl	800dffc <_Bfree>
 800d226:	2200      	movs	r2, #0
 800d228:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d22c:	601a      	str	r2, [r3, #0]
 800d22e:	1e2b      	subs	r3, r5, #0
 800d230:	bfaf      	iteee	ge
 800d232:	2300      	movge	r3, #0
 800d234:	2201      	movlt	r2, #1
 800d236:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d23a:	9307      	strlt	r3, [sp, #28]
 800d23c:	bfa8      	it	ge
 800d23e:	6033      	strge	r3, [r6, #0]
 800d240:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800d244:	4b9c      	ldr	r3, [pc, #624]	@ (800d4b8 <_dtoa_r+0x2e0>)
 800d246:	bfb8      	it	lt
 800d248:	6032      	strlt	r2, [r6, #0]
 800d24a:	ea33 0308 	bics.w	r3, r3, r8
 800d24e:	d112      	bne.n	800d276 <_dtoa_r+0x9e>
 800d250:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d254:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800d256:	6013      	str	r3, [r2, #0]
 800d258:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800d25c:	4323      	orrs	r3, r4
 800d25e:	f000 855e 	beq.w	800dd1e <_dtoa_r+0xb46>
 800d262:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800d264:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800d4bc <_dtoa_r+0x2e4>
 800d268:	2b00      	cmp	r3, #0
 800d26a:	f000 8560 	beq.w	800dd2e <_dtoa_r+0xb56>
 800d26e:	f10a 0303 	add.w	r3, sl, #3
 800d272:	f000 bd5a 	b.w	800dd2a <_dtoa_r+0xb52>
 800d276:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d27a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800d27e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d282:	2200      	movs	r2, #0
 800d284:	2300      	movs	r3, #0
 800d286:	f7f3 fb99 	bl	80009bc <__aeabi_dcmpeq>
 800d28a:	4607      	mov	r7, r0
 800d28c:	b158      	cbz	r0, 800d2a6 <_dtoa_r+0xce>
 800d28e:	2301      	movs	r3, #1
 800d290:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 800d292:	6013      	str	r3, [r2, #0]
 800d294:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800d296:	b113      	cbz	r3, 800d29e <_dtoa_r+0xc6>
 800d298:	4b89      	ldr	r3, [pc, #548]	@ (800d4c0 <_dtoa_r+0x2e8>)
 800d29a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800d29c:	6013      	str	r3, [r2, #0]
 800d29e:	f8df a224 	ldr.w	sl, [pc, #548]	@ 800d4c4 <_dtoa_r+0x2ec>
 800d2a2:	f000 bd44 	b.w	800dd2e <_dtoa_r+0xb56>
 800d2a6:	ab14      	add	r3, sp, #80	@ 0x50
 800d2a8:	9301      	str	r3, [sp, #4]
 800d2aa:	ab15      	add	r3, sp, #84	@ 0x54
 800d2ac:	9300      	str	r3, [sp, #0]
 800d2ae:	4648      	mov	r0, r9
 800d2b0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800d2b4:	f001 f984 	bl	800e5c0 <__d2b>
 800d2b8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 800d2bc:	9003      	str	r0, [sp, #12]
 800d2be:	2e00      	cmp	r6, #0
 800d2c0:	d078      	beq.n	800d3b4 <_dtoa_r+0x1dc>
 800d2c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d2c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800d2c8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800d2cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d2d0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800d2d4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800d2d8:	9712      	str	r7, [sp, #72]	@ 0x48
 800d2da:	4619      	mov	r1, r3
 800d2dc:	2200      	movs	r2, #0
 800d2de:	4b7a      	ldr	r3, [pc, #488]	@ (800d4c8 <_dtoa_r+0x2f0>)
 800d2e0:	f7f2 ff4c 	bl	800017c <__aeabi_dsub>
 800d2e4:	a36c      	add	r3, pc, #432	@ (adr r3, 800d498 <_dtoa_r+0x2c0>)
 800d2e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2ea:	f7f3 f8ff 	bl	80004ec <__aeabi_dmul>
 800d2ee:	a36c      	add	r3, pc, #432	@ (adr r3, 800d4a0 <_dtoa_r+0x2c8>)
 800d2f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d2f4:	f7f2 ff44 	bl	8000180 <__adddf3>
 800d2f8:	4604      	mov	r4, r0
 800d2fa:	4630      	mov	r0, r6
 800d2fc:	460d      	mov	r5, r1
 800d2fe:	f7f3 f88b 	bl	8000418 <__aeabi_i2d>
 800d302:	a369      	add	r3, pc, #420	@ (adr r3, 800d4a8 <_dtoa_r+0x2d0>)
 800d304:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d308:	f7f3 f8f0 	bl	80004ec <__aeabi_dmul>
 800d30c:	4602      	mov	r2, r0
 800d30e:	460b      	mov	r3, r1
 800d310:	4620      	mov	r0, r4
 800d312:	4629      	mov	r1, r5
 800d314:	f7f2 ff34 	bl	8000180 <__adddf3>
 800d318:	4604      	mov	r4, r0
 800d31a:	460d      	mov	r5, r1
 800d31c:	f7f3 fb96 	bl	8000a4c <__aeabi_d2iz>
 800d320:	2200      	movs	r2, #0
 800d322:	4607      	mov	r7, r0
 800d324:	2300      	movs	r3, #0
 800d326:	4620      	mov	r0, r4
 800d328:	4629      	mov	r1, r5
 800d32a:	f7f3 fb51 	bl	80009d0 <__aeabi_dcmplt>
 800d32e:	b140      	cbz	r0, 800d342 <_dtoa_r+0x16a>
 800d330:	4638      	mov	r0, r7
 800d332:	f7f3 f871 	bl	8000418 <__aeabi_i2d>
 800d336:	4622      	mov	r2, r4
 800d338:	462b      	mov	r3, r5
 800d33a:	f7f3 fb3f 	bl	80009bc <__aeabi_dcmpeq>
 800d33e:	b900      	cbnz	r0, 800d342 <_dtoa_r+0x16a>
 800d340:	3f01      	subs	r7, #1
 800d342:	2f16      	cmp	r7, #22
 800d344:	d854      	bhi.n	800d3f0 <_dtoa_r+0x218>
 800d346:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d34a:	4b60      	ldr	r3, [pc, #384]	@ (800d4cc <_dtoa_r+0x2f4>)
 800d34c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d350:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d354:	f7f3 fb3c 	bl	80009d0 <__aeabi_dcmplt>
 800d358:	2800      	cmp	r0, #0
 800d35a:	d04b      	beq.n	800d3f4 <_dtoa_r+0x21c>
 800d35c:	2300      	movs	r3, #0
 800d35e:	3f01      	subs	r7, #1
 800d360:	930f      	str	r3, [sp, #60]	@ 0x3c
 800d362:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d364:	1b9b      	subs	r3, r3, r6
 800d366:	1e5a      	subs	r2, r3, #1
 800d368:	bf49      	itett	mi
 800d36a:	f1c3 0301 	rsbmi	r3, r3, #1
 800d36e:	2300      	movpl	r3, #0
 800d370:	9304      	strmi	r3, [sp, #16]
 800d372:	2300      	movmi	r3, #0
 800d374:	9209      	str	r2, [sp, #36]	@ 0x24
 800d376:	bf54      	ite	pl
 800d378:	9304      	strpl	r3, [sp, #16]
 800d37a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800d37c:	2f00      	cmp	r7, #0
 800d37e:	db3b      	blt.n	800d3f8 <_dtoa_r+0x220>
 800d380:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d382:	970e      	str	r7, [sp, #56]	@ 0x38
 800d384:	443b      	add	r3, r7
 800d386:	9309      	str	r3, [sp, #36]	@ 0x24
 800d388:	2300      	movs	r3, #0
 800d38a:	930a      	str	r3, [sp, #40]	@ 0x28
 800d38c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d38e:	2b09      	cmp	r3, #9
 800d390:	d865      	bhi.n	800d45e <_dtoa_r+0x286>
 800d392:	2b05      	cmp	r3, #5
 800d394:	bfc4      	itt	gt
 800d396:	3b04      	subgt	r3, #4
 800d398:	9320      	strgt	r3, [sp, #128]	@ 0x80
 800d39a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d39c:	bfc8      	it	gt
 800d39e:	2400      	movgt	r4, #0
 800d3a0:	f1a3 0302 	sub.w	r3, r3, #2
 800d3a4:	bfd8      	it	le
 800d3a6:	2401      	movle	r4, #1
 800d3a8:	2b03      	cmp	r3, #3
 800d3aa:	d864      	bhi.n	800d476 <_dtoa_r+0x29e>
 800d3ac:	e8df f003 	tbb	[pc, r3]
 800d3b0:	2c385553 	.word	0x2c385553
 800d3b4:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800d3b8:	441e      	add	r6, r3
 800d3ba:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d3be:	2b20      	cmp	r3, #32
 800d3c0:	bfc1      	itttt	gt
 800d3c2:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d3c6:	fa08 f803 	lslgt.w	r8, r8, r3
 800d3ca:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d3ce:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d3d2:	bfd6      	itet	le
 800d3d4:	f1c3 0320 	rsble	r3, r3, #32
 800d3d8:	ea48 0003 	orrgt.w	r0, r8, r3
 800d3dc:	fa04 f003 	lslle.w	r0, r4, r3
 800d3e0:	f7f3 f80a 	bl	80003f8 <__aeabi_ui2d>
 800d3e4:	2201      	movs	r2, #1
 800d3e6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d3ea:	3e01      	subs	r6, #1
 800d3ec:	9212      	str	r2, [sp, #72]	@ 0x48
 800d3ee:	e774      	b.n	800d2da <_dtoa_r+0x102>
 800d3f0:	2301      	movs	r3, #1
 800d3f2:	e7b5      	b.n	800d360 <_dtoa_r+0x188>
 800d3f4:	900f      	str	r0, [sp, #60]	@ 0x3c
 800d3f6:	e7b4      	b.n	800d362 <_dtoa_r+0x18a>
 800d3f8:	9b04      	ldr	r3, [sp, #16]
 800d3fa:	1bdb      	subs	r3, r3, r7
 800d3fc:	9304      	str	r3, [sp, #16]
 800d3fe:	427b      	negs	r3, r7
 800d400:	930a      	str	r3, [sp, #40]	@ 0x28
 800d402:	2300      	movs	r3, #0
 800d404:	930e      	str	r3, [sp, #56]	@ 0x38
 800d406:	e7c1      	b.n	800d38c <_dtoa_r+0x1b4>
 800d408:	2301      	movs	r3, #1
 800d40a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d40c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d40e:	eb07 0b03 	add.w	fp, r7, r3
 800d412:	f10b 0301 	add.w	r3, fp, #1
 800d416:	2b01      	cmp	r3, #1
 800d418:	9308      	str	r3, [sp, #32]
 800d41a:	bfb8      	it	lt
 800d41c:	2301      	movlt	r3, #1
 800d41e:	e006      	b.n	800d42e <_dtoa_r+0x256>
 800d420:	2301      	movs	r3, #1
 800d422:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d424:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d426:	2b00      	cmp	r3, #0
 800d428:	dd28      	ble.n	800d47c <_dtoa_r+0x2a4>
 800d42a:	469b      	mov	fp, r3
 800d42c:	9308      	str	r3, [sp, #32]
 800d42e:	2100      	movs	r1, #0
 800d430:	2204      	movs	r2, #4
 800d432:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800d436:	f102 0514 	add.w	r5, r2, #20
 800d43a:	429d      	cmp	r5, r3
 800d43c:	d926      	bls.n	800d48c <_dtoa_r+0x2b4>
 800d43e:	6041      	str	r1, [r0, #4]
 800d440:	4648      	mov	r0, r9
 800d442:	f000 fd9b 	bl	800df7c <_Balloc>
 800d446:	4682      	mov	sl, r0
 800d448:	2800      	cmp	r0, #0
 800d44a:	d143      	bne.n	800d4d4 <_dtoa_r+0x2fc>
 800d44c:	4602      	mov	r2, r0
 800d44e:	f240 11af 	movw	r1, #431	@ 0x1af
 800d452:	4b1f      	ldr	r3, [pc, #124]	@ (800d4d0 <_dtoa_r+0x2f8>)
 800d454:	e6d4      	b.n	800d200 <_dtoa_r+0x28>
 800d456:	2300      	movs	r3, #0
 800d458:	e7e3      	b.n	800d422 <_dtoa_r+0x24a>
 800d45a:	2300      	movs	r3, #0
 800d45c:	e7d5      	b.n	800d40a <_dtoa_r+0x232>
 800d45e:	2401      	movs	r4, #1
 800d460:	2300      	movs	r3, #0
 800d462:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d464:	9320      	str	r3, [sp, #128]	@ 0x80
 800d466:	f04f 3bff 	mov.w	fp, #4294967295
 800d46a:	2200      	movs	r2, #0
 800d46c:	2312      	movs	r3, #18
 800d46e:	f8cd b020 	str.w	fp, [sp, #32]
 800d472:	9221      	str	r2, [sp, #132]	@ 0x84
 800d474:	e7db      	b.n	800d42e <_dtoa_r+0x256>
 800d476:	2301      	movs	r3, #1
 800d478:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d47a:	e7f4      	b.n	800d466 <_dtoa_r+0x28e>
 800d47c:	f04f 0b01 	mov.w	fp, #1
 800d480:	465b      	mov	r3, fp
 800d482:	f8cd b020 	str.w	fp, [sp, #32]
 800d486:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 800d48a:	e7d0      	b.n	800d42e <_dtoa_r+0x256>
 800d48c:	3101      	adds	r1, #1
 800d48e:	0052      	lsls	r2, r2, #1
 800d490:	e7d1      	b.n	800d436 <_dtoa_r+0x25e>
 800d492:	bf00      	nop
 800d494:	f3af 8000 	nop.w
 800d498:	636f4361 	.word	0x636f4361
 800d49c:	3fd287a7 	.word	0x3fd287a7
 800d4a0:	8b60c8b3 	.word	0x8b60c8b3
 800d4a4:	3fc68a28 	.word	0x3fc68a28
 800d4a8:	509f79fb 	.word	0x509f79fb
 800d4ac:	3fd34413 	.word	0x3fd34413
 800d4b0:	0800f848 	.word	0x0800f848
 800d4b4:	0800f85f 	.word	0x0800f85f
 800d4b8:	7ff00000 	.word	0x7ff00000
 800d4bc:	0800f844 	.word	0x0800f844
 800d4c0:	0800f818 	.word	0x0800f818
 800d4c4:	0800f817 	.word	0x0800f817
 800d4c8:	3ff80000 	.word	0x3ff80000
 800d4cc:	0800f9b0 	.word	0x0800f9b0
 800d4d0:	0800f8b7 	.word	0x0800f8b7
 800d4d4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d4d8:	6018      	str	r0, [r3, #0]
 800d4da:	9b08      	ldr	r3, [sp, #32]
 800d4dc:	2b0e      	cmp	r3, #14
 800d4de:	f200 80a1 	bhi.w	800d624 <_dtoa_r+0x44c>
 800d4e2:	2c00      	cmp	r4, #0
 800d4e4:	f000 809e 	beq.w	800d624 <_dtoa_r+0x44c>
 800d4e8:	2f00      	cmp	r7, #0
 800d4ea:	dd33      	ble.n	800d554 <_dtoa_r+0x37c>
 800d4ec:	4b9c      	ldr	r3, [pc, #624]	@ (800d760 <_dtoa_r+0x588>)
 800d4ee:	f007 020f 	and.w	r2, r7, #15
 800d4f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d4f6:	05f8      	lsls	r0, r7, #23
 800d4f8:	e9d3 3400 	ldrd	r3, r4, [r3]
 800d4fc:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 800d500:	ea4f 1427 	mov.w	r4, r7, asr #4
 800d504:	d516      	bpl.n	800d534 <_dtoa_r+0x35c>
 800d506:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d50a:	4b96      	ldr	r3, [pc, #600]	@ (800d764 <_dtoa_r+0x58c>)
 800d50c:	2603      	movs	r6, #3
 800d50e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d512:	f7f3 f915 	bl	8000740 <__aeabi_ddiv>
 800d516:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d51a:	f004 040f 	and.w	r4, r4, #15
 800d51e:	4d91      	ldr	r5, [pc, #580]	@ (800d764 <_dtoa_r+0x58c>)
 800d520:	b954      	cbnz	r4, 800d538 <_dtoa_r+0x360>
 800d522:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d526:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d52a:	f7f3 f909 	bl	8000740 <__aeabi_ddiv>
 800d52e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d532:	e028      	b.n	800d586 <_dtoa_r+0x3ae>
 800d534:	2602      	movs	r6, #2
 800d536:	e7f2      	b.n	800d51e <_dtoa_r+0x346>
 800d538:	07e1      	lsls	r1, r4, #31
 800d53a:	d508      	bpl.n	800d54e <_dtoa_r+0x376>
 800d53c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d540:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d544:	f7f2 ffd2 	bl	80004ec <__aeabi_dmul>
 800d548:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d54c:	3601      	adds	r6, #1
 800d54e:	1064      	asrs	r4, r4, #1
 800d550:	3508      	adds	r5, #8
 800d552:	e7e5      	b.n	800d520 <_dtoa_r+0x348>
 800d554:	f000 80af 	beq.w	800d6b6 <_dtoa_r+0x4de>
 800d558:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800d55c:	427c      	negs	r4, r7
 800d55e:	4b80      	ldr	r3, [pc, #512]	@ (800d760 <_dtoa_r+0x588>)
 800d560:	f004 020f 	and.w	r2, r4, #15
 800d564:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d568:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d56c:	f7f2 ffbe 	bl	80004ec <__aeabi_dmul>
 800d570:	2602      	movs	r6, #2
 800d572:	2300      	movs	r3, #0
 800d574:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d578:	4d7a      	ldr	r5, [pc, #488]	@ (800d764 <_dtoa_r+0x58c>)
 800d57a:	1124      	asrs	r4, r4, #4
 800d57c:	2c00      	cmp	r4, #0
 800d57e:	f040 808f 	bne.w	800d6a0 <_dtoa_r+0x4c8>
 800d582:	2b00      	cmp	r3, #0
 800d584:	d1d3      	bne.n	800d52e <_dtoa_r+0x356>
 800d586:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800d58a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	f000 8094 	beq.w	800d6ba <_dtoa_r+0x4e2>
 800d592:	2200      	movs	r2, #0
 800d594:	4620      	mov	r0, r4
 800d596:	4629      	mov	r1, r5
 800d598:	4b73      	ldr	r3, [pc, #460]	@ (800d768 <_dtoa_r+0x590>)
 800d59a:	f7f3 fa19 	bl	80009d0 <__aeabi_dcmplt>
 800d59e:	2800      	cmp	r0, #0
 800d5a0:	f000 808b 	beq.w	800d6ba <_dtoa_r+0x4e2>
 800d5a4:	9b08      	ldr	r3, [sp, #32]
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	f000 8087 	beq.w	800d6ba <_dtoa_r+0x4e2>
 800d5ac:	f1bb 0f00 	cmp.w	fp, #0
 800d5b0:	dd34      	ble.n	800d61c <_dtoa_r+0x444>
 800d5b2:	4620      	mov	r0, r4
 800d5b4:	2200      	movs	r2, #0
 800d5b6:	4629      	mov	r1, r5
 800d5b8:	4b6c      	ldr	r3, [pc, #432]	@ (800d76c <_dtoa_r+0x594>)
 800d5ba:	f7f2 ff97 	bl	80004ec <__aeabi_dmul>
 800d5be:	465c      	mov	r4, fp
 800d5c0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d5c4:	f107 38ff 	add.w	r8, r7, #4294967295
 800d5c8:	3601      	adds	r6, #1
 800d5ca:	4630      	mov	r0, r6
 800d5cc:	f7f2 ff24 	bl	8000418 <__aeabi_i2d>
 800d5d0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d5d4:	f7f2 ff8a 	bl	80004ec <__aeabi_dmul>
 800d5d8:	2200      	movs	r2, #0
 800d5da:	4b65      	ldr	r3, [pc, #404]	@ (800d770 <_dtoa_r+0x598>)
 800d5dc:	f7f2 fdd0 	bl	8000180 <__adddf3>
 800d5e0:	4605      	mov	r5, r0
 800d5e2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d5e6:	2c00      	cmp	r4, #0
 800d5e8:	d16a      	bne.n	800d6c0 <_dtoa_r+0x4e8>
 800d5ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d5ee:	2200      	movs	r2, #0
 800d5f0:	4b60      	ldr	r3, [pc, #384]	@ (800d774 <_dtoa_r+0x59c>)
 800d5f2:	f7f2 fdc3 	bl	800017c <__aeabi_dsub>
 800d5f6:	4602      	mov	r2, r0
 800d5f8:	460b      	mov	r3, r1
 800d5fa:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d5fe:	462a      	mov	r2, r5
 800d600:	4633      	mov	r3, r6
 800d602:	f7f3 fa03 	bl	8000a0c <__aeabi_dcmpgt>
 800d606:	2800      	cmp	r0, #0
 800d608:	f040 8298 	bne.w	800db3c <_dtoa_r+0x964>
 800d60c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d610:	462a      	mov	r2, r5
 800d612:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d616:	f7f3 f9db 	bl	80009d0 <__aeabi_dcmplt>
 800d61a:	bb38      	cbnz	r0, 800d66c <_dtoa_r+0x494>
 800d61c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800d620:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800d624:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d626:	2b00      	cmp	r3, #0
 800d628:	f2c0 8157 	blt.w	800d8da <_dtoa_r+0x702>
 800d62c:	2f0e      	cmp	r7, #14
 800d62e:	f300 8154 	bgt.w	800d8da <_dtoa_r+0x702>
 800d632:	4b4b      	ldr	r3, [pc, #300]	@ (800d760 <_dtoa_r+0x588>)
 800d634:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d638:	e9d3 3400 	ldrd	r3, r4, [r3]
 800d63c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d640:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d642:	2b00      	cmp	r3, #0
 800d644:	f280 80e5 	bge.w	800d812 <_dtoa_r+0x63a>
 800d648:	9b08      	ldr	r3, [sp, #32]
 800d64a:	2b00      	cmp	r3, #0
 800d64c:	f300 80e1 	bgt.w	800d812 <_dtoa_r+0x63a>
 800d650:	d10c      	bne.n	800d66c <_dtoa_r+0x494>
 800d652:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d656:	2200      	movs	r2, #0
 800d658:	4b46      	ldr	r3, [pc, #280]	@ (800d774 <_dtoa_r+0x59c>)
 800d65a:	f7f2 ff47 	bl	80004ec <__aeabi_dmul>
 800d65e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d662:	f7f3 f9c9 	bl	80009f8 <__aeabi_dcmpge>
 800d666:	2800      	cmp	r0, #0
 800d668:	f000 8266 	beq.w	800db38 <_dtoa_r+0x960>
 800d66c:	2400      	movs	r4, #0
 800d66e:	4625      	mov	r5, r4
 800d670:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d672:	4656      	mov	r6, sl
 800d674:	ea6f 0803 	mvn.w	r8, r3
 800d678:	2700      	movs	r7, #0
 800d67a:	4621      	mov	r1, r4
 800d67c:	4648      	mov	r0, r9
 800d67e:	f000 fcbd 	bl	800dffc <_Bfree>
 800d682:	2d00      	cmp	r5, #0
 800d684:	f000 80bd 	beq.w	800d802 <_dtoa_r+0x62a>
 800d688:	b12f      	cbz	r7, 800d696 <_dtoa_r+0x4be>
 800d68a:	42af      	cmp	r7, r5
 800d68c:	d003      	beq.n	800d696 <_dtoa_r+0x4be>
 800d68e:	4639      	mov	r1, r7
 800d690:	4648      	mov	r0, r9
 800d692:	f000 fcb3 	bl	800dffc <_Bfree>
 800d696:	4629      	mov	r1, r5
 800d698:	4648      	mov	r0, r9
 800d69a:	f000 fcaf 	bl	800dffc <_Bfree>
 800d69e:	e0b0      	b.n	800d802 <_dtoa_r+0x62a>
 800d6a0:	07e2      	lsls	r2, r4, #31
 800d6a2:	d505      	bpl.n	800d6b0 <_dtoa_r+0x4d8>
 800d6a4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d6a8:	f7f2 ff20 	bl	80004ec <__aeabi_dmul>
 800d6ac:	2301      	movs	r3, #1
 800d6ae:	3601      	adds	r6, #1
 800d6b0:	1064      	asrs	r4, r4, #1
 800d6b2:	3508      	adds	r5, #8
 800d6b4:	e762      	b.n	800d57c <_dtoa_r+0x3a4>
 800d6b6:	2602      	movs	r6, #2
 800d6b8:	e765      	b.n	800d586 <_dtoa_r+0x3ae>
 800d6ba:	46b8      	mov	r8, r7
 800d6bc:	9c08      	ldr	r4, [sp, #32]
 800d6be:	e784      	b.n	800d5ca <_dtoa_r+0x3f2>
 800d6c0:	4b27      	ldr	r3, [pc, #156]	@ (800d760 <_dtoa_r+0x588>)
 800d6c2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d6c4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d6c8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d6cc:	4454      	add	r4, sl
 800d6ce:	2900      	cmp	r1, #0
 800d6d0:	d054      	beq.n	800d77c <_dtoa_r+0x5a4>
 800d6d2:	2000      	movs	r0, #0
 800d6d4:	4928      	ldr	r1, [pc, #160]	@ (800d778 <_dtoa_r+0x5a0>)
 800d6d6:	f7f3 f833 	bl	8000740 <__aeabi_ddiv>
 800d6da:	4633      	mov	r3, r6
 800d6dc:	462a      	mov	r2, r5
 800d6de:	f7f2 fd4d 	bl	800017c <__aeabi_dsub>
 800d6e2:	4656      	mov	r6, sl
 800d6e4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d6e8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d6ec:	f7f3 f9ae 	bl	8000a4c <__aeabi_d2iz>
 800d6f0:	4605      	mov	r5, r0
 800d6f2:	f7f2 fe91 	bl	8000418 <__aeabi_i2d>
 800d6f6:	4602      	mov	r2, r0
 800d6f8:	460b      	mov	r3, r1
 800d6fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d6fe:	f7f2 fd3d 	bl	800017c <__aeabi_dsub>
 800d702:	4602      	mov	r2, r0
 800d704:	460b      	mov	r3, r1
 800d706:	3530      	adds	r5, #48	@ 0x30
 800d708:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d70c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d710:	f806 5b01 	strb.w	r5, [r6], #1
 800d714:	f7f3 f95c 	bl	80009d0 <__aeabi_dcmplt>
 800d718:	2800      	cmp	r0, #0
 800d71a:	d172      	bne.n	800d802 <_dtoa_r+0x62a>
 800d71c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800d720:	2000      	movs	r0, #0
 800d722:	4911      	ldr	r1, [pc, #68]	@ (800d768 <_dtoa_r+0x590>)
 800d724:	f7f2 fd2a 	bl	800017c <__aeabi_dsub>
 800d728:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d72c:	f7f3 f950 	bl	80009d0 <__aeabi_dcmplt>
 800d730:	2800      	cmp	r0, #0
 800d732:	f040 80b4 	bne.w	800d89e <_dtoa_r+0x6c6>
 800d736:	42a6      	cmp	r6, r4
 800d738:	f43f af70 	beq.w	800d61c <_dtoa_r+0x444>
 800d73c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d740:	2200      	movs	r2, #0
 800d742:	4b0a      	ldr	r3, [pc, #40]	@ (800d76c <_dtoa_r+0x594>)
 800d744:	f7f2 fed2 	bl	80004ec <__aeabi_dmul>
 800d748:	2200      	movs	r2, #0
 800d74a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d74e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d752:	4b06      	ldr	r3, [pc, #24]	@ (800d76c <_dtoa_r+0x594>)
 800d754:	f7f2 feca 	bl	80004ec <__aeabi_dmul>
 800d758:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d75c:	e7c4      	b.n	800d6e8 <_dtoa_r+0x510>
 800d75e:	bf00      	nop
 800d760:	0800f9b0 	.word	0x0800f9b0
 800d764:	0800f988 	.word	0x0800f988
 800d768:	3ff00000 	.word	0x3ff00000
 800d76c:	40240000 	.word	0x40240000
 800d770:	401c0000 	.word	0x401c0000
 800d774:	40140000 	.word	0x40140000
 800d778:	3fe00000 	.word	0x3fe00000
 800d77c:	4631      	mov	r1, r6
 800d77e:	4628      	mov	r0, r5
 800d780:	f7f2 feb4 	bl	80004ec <__aeabi_dmul>
 800d784:	4656      	mov	r6, sl
 800d786:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800d78a:	9413      	str	r4, [sp, #76]	@ 0x4c
 800d78c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d790:	f7f3 f95c 	bl	8000a4c <__aeabi_d2iz>
 800d794:	4605      	mov	r5, r0
 800d796:	f7f2 fe3f 	bl	8000418 <__aeabi_i2d>
 800d79a:	4602      	mov	r2, r0
 800d79c:	460b      	mov	r3, r1
 800d79e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d7a2:	f7f2 fceb 	bl	800017c <__aeabi_dsub>
 800d7a6:	4602      	mov	r2, r0
 800d7a8:	460b      	mov	r3, r1
 800d7aa:	3530      	adds	r5, #48	@ 0x30
 800d7ac:	f806 5b01 	strb.w	r5, [r6], #1
 800d7b0:	42a6      	cmp	r6, r4
 800d7b2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d7b6:	f04f 0200 	mov.w	r2, #0
 800d7ba:	d124      	bne.n	800d806 <_dtoa_r+0x62e>
 800d7bc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800d7c0:	4bae      	ldr	r3, [pc, #696]	@ (800da7c <_dtoa_r+0x8a4>)
 800d7c2:	f7f2 fcdd 	bl	8000180 <__adddf3>
 800d7c6:	4602      	mov	r2, r0
 800d7c8:	460b      	mov	r3, r1
 800d7ca:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d7ce:	f7f3 f91d 	bl	8000a0c <__aeabi_dcmpgt>
 800d7d2:	2800      	cmp	r0, #0
 800d7d4:	d163      	bne.n	800d89e <_dtoa_r+0x6c6>
 800d7d6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800d7da:	2000      	movs	r0, #0
 800d7dc:	49a7      	ldr	r1, [pc, #668]	@ (800da7c <_dtoa_r+0x8a4>)
 800d7de:	f7f2 fccd 	bl	800017c <__aeabi_dsub>
 800d7e2:	4602      	mov	r2, r0
 800d7e4:	460b      	mov	r3, r1
 800d7e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d7ea:	f7f3 f8f1 	bl	80009d0 <__aeabi_dcmplt>
 800d7ee:	2800      	cmp	r0, #0
 800d7f0:	f43f af14 	beq.w	800d61c <_dtoa_r+0x444>
 800d7f4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800d7f6:	1e73      	subs	r3, r6, #1
 800d7f8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800d7fa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d7fe:	2b30      	cmp	r3, #48	@ 0x30
 800d800:	d0f8      	beq.n	800d7f4 <_dtoa_r+0x61c>
 800d802:	4647      	mov	r7, r8
 800d804:	e03b      	b.n	800d87e <_dtoa_r+0x6a6>
 800d806:	4b9e      	ldr	r3, [pc, #632]	@ (800da80 <_dtoa_r+0x8a8>)
 800d808:	f7f2 fe70 	bl	80004ec <__aeabi_dmul>
 800d80c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800d810:	e7bc      	b.n	800d78c <_dtoa_r+0x5b4>
 800d812:	4656      	mov	r6, sl
 800d814:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 800d818:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d81c:	4620      	mov	r0, r4
 800d81e:	4629      	mov	r1, r5
 800d820:	f7f2 ff8e 	bl	8000740 <__aeabi_ddiv>
 800d824:	f7f3 f912 	bl	8000a4c <__aeabi_d2iz>
 800d828:	4680      	mov	r8, r0
 800d82a:	f7f2 fdf5 	bl	8000418 <__aeabi_i2d>
 800d82e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d832:	f7f2 fe5b 	bl	80004ec <__aeabi_dmul>
 800d836:	4602      	mov	r2, r0
 800d838:	460b      	mov	r3, r1
 800d83a:	4620      	mov	r0, r4
 800d83c:	4629      	mov	r1, r5
 800d83e:	f7f2 fc9d 	bl	800017c <__aeabi_dsub>
 800d842:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800d846:	9d08      	ldr	r5, [sp, #32]
 800d848:	f806 4b01 	strb.w	r4, [r6], #1
 800d84c:	eba6 040a 	sub.w	r4, r6, sl
 800d850:	42a5      	cmp	r5, r4
 800d852:	4602      	mov	r2, r0
 800d854:	460b      	mov	r3, r1
 800d856:	d133      	bne.n	800d8c0 <_dtoa_r+0x6e8>
 800d858:	f7f2 fc92 	bl	8000180 <__adddf3>
 800d85c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d860:	4604      	mov	r4, r0
 800d862:	460d      	mov	r5, r1
 800d864:	f7f3 f8d2 	bl	8000a0c <__aeabi_dcmpgt>
 800d868:	b9c0      	cbnz	r0, 800d89c <_dtoa_r+0x6c4>
 800d86a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d86e:	4620      	mov	r0, r4
 800d870:	4629      	mov	r1, r5
 800d872:	f7f3 f8a3 	bl	80009bc <__aeabi_dcmpeq>
 800d876:	b110      	cbz	r0, 800d87e <_dtoa_r+0x6a6>
 800d878:	f018 0f01 	tst.w	r8, #1
 800d87c:	d10e      	bne.n	800d89c <_dtoa_r+0x6c4>
 800d87e:	4648      	mov	r0, r9
 800d880:	9903      	ldr	r1, [sp, #12]
 800d882:	f000 fbbb 	bl	800dffc <_Bfree>
 800d886:	2300      	movs	r3, #0
 800d888:	7033      	strb	r3, [r6, #0]
 800d88a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800d88c:	3701      	adds	r7, #1
 800d88e:	601f      	str	r7, [r3, #0]
 800d890:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800d892:	2b00      	cmp	r3, #0
 800d894:	f000 824b 	beq.w	800dd2e <_dtoa_r+0xb56>
 800d898:	601e      	str	r6, [r3, #0]
 800d89a:	e248      	b.n	800dd2e <_dtoa_r+0xb56>
 800d89c:	46b8      	mov	r8, r7
 800d89e:	4633      	mov	r3, r6
 800d8a0:	461e      	mov	r6, r3
 800d8a2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d8a6:	2a39      	cmp	r2, #57	@ 0x39
 800d8a8:	d106      	bne.n	800d8b8 <_dtoa_r+0x6e0>
 800d8aa:	459a      	cmp	sl, r3
 800d8ac:	d1f8      	bne.n	800d8a0 <_dtoa_r+0x6c8>
 800d8ae:	2230      	movs	r2, #48	@ 0x30
 800d8b0:	f108 0801 	add.w	r8, r8, #1
 800d8b4:	f88a 2000 	strb.w	r2, [sl]
 800d8b8:	781a      	ldrb	r2, [r3, #0]
 800d8ba:	3201      	adds	r2, #1
 800d8bc:	701a      	strb	r2, [r3, #0]
 800d8be:	e7a0      	b.n	800d802 <_dtoa_r+0x62a>
 800d8c0:	2200      	movs	r2, #0
 800d8c2:	4b6f      	ldr	r3, [pc, #444]	@ (800da80 <_dtoa_r+0x8a8>)
 800d8c4:	f7f2 fe12 	bl	80004ec <__aeabi_dmul>
 800d8c8:	2200      	movs	r2, #0
 800d8ca:	2300      	movs	r3, #0
 800d8cc:	4604      	mov	r4, r0
 800d8ce:	460d      	mov	r5, r1
 800d8d0:	f7f3 f874 	bl	80009bc <__aeabi_dcmpeq>
 800d8d4:	2800      	cmp	r0, #0
 800d8d6:	d09f      	beq.n	800d818 <_dtoa_r+0x640>
 800d8d8:	e7d1      	b.n	800d87e <_dtoa_r+0x6a6>
 800d8da:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800d8dc:	2a00      	cmp	r2, #0
 800d8de:	f000 80ea 	beq.w	800dab6 <_dtoa_r+0x8de>
 800d8e2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800d8e4:	2a01      	cmp	r2, #1
 800d8e6:	f300 80cd 	bgt.w	800da84 <_dtoa_r+0x8ac>
 800d8ea:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800d8ec:	2a00      	cmp	r2, #0
 800d8ee:	f000 80c1 	beq.w	800da74 <_dtoa_r+0x89c>
 800d8f2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800d8f6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800d8f8:	9e04      	ldr	r6, [sp, #16]
 800d8fa:	9a04      	ldr	r2, [sp, #16]
 800d8fc:	2101      	movs	r1, #1
 800d8fe:	441a      	add	r2, r3
 800d900:	9204      	str	r2, [sp, #16]
 800d902:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d904:	4648      	mov	r0, r9
 800d906:	441a      	add	r2, r3
 800d908:	9209      	str	r2, [sp, #36]	@ 0x24
 800d90a:	f000 fc2b 	bl	800e164 <__i2b>
 800d90e:	4605      	mov	r5, r0
 800d910:	b166      	cbz	r6, 800d92c <_dtoa_r+0x754>
 800d912:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d914:	2b00      	cmp	r3, #0
 800d916:	dd09      	ble.n	800d92c <_dtoa_r+0x754>
 800d918:	42b3      	cmp	r3, r6
 800d91a:	bfa8      	it	ge
 800d91c:	4633      	movge	r3, r6
 800d91e:	9a04      	ldr	r2, [sp, #16]
 800d920:	1af6      	subs	r6, r6, r3
 800d922:	1ad2      	subs	r2, r2, r3
 800d924:	9204      	str	r2, [sp, #16]
 800d926:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d928:	1ad3      	subs	r3, r2, r3
 800d92a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d92c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d92e:	b30b      	cbz	r3, 800d974 <_dtoa_r+0x79c>
 800d930:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d932:	2b00      	cmp	r3, #0
 800d934:	f000 80c6 	beq.w	800dac4 <_dtoa_r+0x8ec>
 800d938:	2c00      	cmp	r4, #0
 800d93a:	f000 80c0 	beq.w	800dabe <_dtoa_r+0x8e6>
 800d93e:	4629      	mov	r1, r5
 800d940:	4622      	mov	r2, r4
 800d942:	4648      	mov	r0, r9
 800d944:	f000 fcc6 	bl	800e2d4 <__pow5mult>
 800d948:	9a03      	ldr	r2, [sp, #12]
 800d94a:	4601      	mov	r1, r0
 800d94c:	4605      	mov	r5, r0
 800d94e:	4648      	mov	r0, r9
 800d950:	f000 fc1e 	bl	800e190 <__multiply>
 800d954:	9903      	ldr	r1, [sp, #12]
 800d956:	4680      	mov	r8, r0
 800d958:	4648      	mov	r0, r9
 800d95a:	f000 fb4f 	bl	800dffc <_Bfree>
 800d95e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d960:	1b1b      	subs	r3, r3, r4
 800d962:	930a      	str	r3, [sp, #40]	@ 0x28
 800d964:	f000 80b1 	beq.w	800daca <_dtoa_r+0x8f2>
 800d968:	4641      	mov	r1, r8
 800d96a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d96c:	4648      	mov	r0, r9
 800d96e:	f000 fcb1 	bl	800e2d4 <__pow5mult>
 800d972:	9003      	str	r0, [sp, #12]
 800d974:	2101      	movs	r1, #1
 800d976:	4648      	mov	r0, r9
 800d978:	f000 fbf4 	bl	800e164 <__i2b>
 800d97c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d97e:	4604      	mov	r4, r0
 800d980:	2b00      	cmp	r3, #0
 800d982:	f000 81d8 	beq.w	800dd36 <_dtoa_r+0xb5e>
 800d986:	461a      	mov	r2, r3
 800d988:	4601      	mov	r1, r0
 800d98a:	4648      	mov	r0, r9
 800d98c:	f000 fca2 	bl	800e2d4 <__pow5mult>
 800d990:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800d992:	4604      	mov	r4, r0
 800d994:	2b01      	cmp	r3, #1
 800d996:	f300 809f 	bgt.w	800dad8 <_dtoa_r+0x900>
 800d99a:	9b06      	ldr	r3, [sp, #24]
 800d99c:	2b00      	cmp	r3, #0
 800d99e:	f040 8097 	bne.w	800dad0 <_dtoa_r+0x8f8>
 800d9a2:	9b07      	ldr	r3, [sp, #28]
 800d9a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d9a8:	2b00      	cmp	r3, #0
 800d9aa:	f040 8093 	bne.w	800dad4 <_dtoa_r+0x8fc>
 800d9ae:	9b07      	ldr	r3, [sp, #28]
 800d9b0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800d9b4:	0d1b      	lsrs	r3, r3, #20
 800d9b6:	051b      	lsls	r3, r3, #20
 800d9b8:	b133      	cbz	r3, 800d9c8 <_dtoa_r+0x7f0>
 800d9ba:	9b04      	ldr	r3, [sp, #16]
 800d9bc:	3301      	adds	r3, #1
 800d9be:	9304      	str	r3, [sp, #16]
 800d9c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d9c2:	3301      	adds	r3, #1
 800d9c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d9c6:	2301      	movs	r3, #1
 800d9c8:	930a      	str	r3, [sp, #40]	@ 0x28
 800d9ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d9cc:	2b00      	cmp	r3, #0
 800d9ce:	f000 81b8 	beq.w	800dd42 <_dtoa_r+0xb6a>
 800d9d2:	6923      	ldr	r3, [r4, #16]
 800d9d4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800d9d8:	6918      	ldr	r0, [r3, #16]
 800d9da:	f000 fb77 	bl	800e0cc <__hi0bits>
 800d9de:	f1c0 0020 	rsb	r0, r0, #32
 800d9e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d9e4:	4418      	add	r0, r3
 800d9e6:	f010 001f 	ands.w	r0, r0, #31
 800d9ea:	f000 8082 	beq.w	800daf2 <_dtoa_r+0x91a>
 800d9ee:	f1c0 0320 	rsb	r3, r0, #32
 800d9f2:	2b04      	cmp	r3, #4
 800d9f4:	dd73      	ble.n	800dade <_dtoa_r+0x906>
 800d9f6:	9b04      	ldr	r3, [sp, #16]
 800d9f8:	f1c0 001c 	rsb	r0, r0, #28
 800d9fc:	4403      	add	r3, r0
 800d9fe:	9304      	str	r3, [sp, #16]
 800da00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da02:	4406      	add	r6, r0
 800da04:	4403      	add	r3, r0
 800da06:	9309      	str	r3, [sp, #36]	@ 0x24
 800da08:	9b04      	ldr	r3, [sp, #16]
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	dd05      	ble.n	800da1a <_dtoa_r+0x842>
 800da0e:	461a      	mov	r2, r3
 800da10:	4648      	mov	r0, r9
 800da12:	9903      	ldr	r1, [sp, #12]
 800da14:	f000 fcb8 	bl	800e388 <__lshift>
 800da18:	9003      	str	r0, [sp, #12]
 800da1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800da1c:	2b00      	cmp	r3, #0
 800da1e:	dd05      	ble.n	800da2c <_dtoa_r+0x854>
 800da20:	4621      	mov	r1, r4
 800da22:	461a      	mov	r2, r3
 800da24:	4648      	mov	r0, r9
 800da26:	f000 fcaf 	bl	800e388 <__lshift>
 800da2a:	4604      	mov	r4, r0
 800da2c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800da2e:	2b00      	cmp	r3, #0
 800da30:	d061      	beq.n	800daf6 <_dtoa_r+0x91e>
 800da32:	4621      	mov	r1, r4
 800da34:	9803      	ldr	r0, [sp, #12]
 800da36:	f000 fd13 	bl	800e460 <__mcmp>
 800da3a:	2800      	cmp	r0, #0
 800da3c:	da5b      	bge.n	800daf6 <_dtoa_r+0x91e>
 800da3e:	2300      	movs	r3, #0
 800da40:	220a      	movs	r2, #10
 800da42:	4648      	mov	r0, r9
 800da44:	9903      	ldr	r1, [sp, #12]
 800da46:	f000 fafb 	bl	800e040 <__multadd>
 800da4a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800da4c:	f107 38ff 	add.w	r8, r7, #4294967295
 800da50:	9003      	str	r0, [sp, #12]
 800da52:	2b00      	cmp	r3, #0
 800da54:	f000 8177 	beq.w	800dd46 <_dtoa_r+0xb6e>
 800da58:	4629      	mov	r1, r5
 800da5a:	2300      	movs	r3, #0
 800da5c:	220a      	movs	r2, #10
 800da5e:	4648      	mov	r0, r9
 800da60:	f000 faee 	bl	800e040 <__multadd>
 800da64:	f1bb 0f00 	cmp.w	fp, #0
 800da68:	4605      	mov	r5, r0
 800da6a:	dc6f      	bgt.n	800db4c <_dtoa_r+0x974>
 800da6c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800da6e:	2b02      	cmp	r3, #2
 800da70:	dc49      	bgt.n	800db06 <_dtoa_r+0x92e>
 800da72:	e06b      	b.n	800db4c <_dtoa_r+0x974>
 800da74:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800da76:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800da7a:	e73c      	b.n	800d8f6 <_dtoa_r+0x71e>
 800da7c:	3fe00000 	.word	0x3fe00000
 800da80:	40240000 	.word	0x40240000
 800da84:	9b08      	ldr	r3, [sp, #32]
 800da86:	1e5c      	subs	r4, r3, #1
 800da88:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800da8a:	42a3      	cmp	r3, r4
 800da8c:	db09      	blt.n	800daa2 <_dtoa_r+0x8ca>
 800da8e:	1b1c      	subs	r4, r3, r4
 800da90:	9b08      	ldr	r3, [sp, #32]
 800da92:	2b00      	cmp	r3, #0
 800da94:	f6bf af30 	bge.w	800d8f8 <_dtoa_r+0x720>
 800da98:	9b04      	ldr	r3, [sp, #16]
 800da9a:	9a08      	ldr	r2, [sp, #32]
 800da9c:	1a9e      	subs	r6, r3, r2
 800da9e:	2300      	movs	r3, #0
 800daa0:	e72b      	b.n	800d8fa <_dtoa_r+0x722>
 800daa2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800daa4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800daa6:	1ae3      	subs	r3, r4, r3
 800daa8:	441a      	add	r2, r3
 800daaa:	940a      	str	r4, [sp, #40]	@ 0x28
 800daac:	9e04      	ldr	r6, [sp, #16]
 800daae:	2400      	movs	r4, #0
 800dab0:	9b08      	ldr	r3, [sp, #32]
 800dab2:	920e      	str	r2, [sp, #56]	@ 0x38
 800dab4:	e721      	b.n	800d8fa <_dtoa_r+0x722>
 800dab6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800dab8:	9e04      	ldr	r6, [sp, #16]
 800daba:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800dabc:	e728      	b.n	800d910 <_dtoa_r+0x738>
 800dabe:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800dac2:	e751      	b.n	800d968 <_dtoa_r+0x790>
 800dac4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dac6:	9903      	ldr	r1, [sp, #12]
 800dac8:	e750      	b.n	800d96c <_dtoa_r+0x794>
 800daca:	f8cd 800c 	str.w	r8, [sp, #12]
 800dace:	e751      	b.n	800d974 <_dtoa_r+0x79c>
 800dad0:	2300      	movs	r3, #0
 800dad2:	e779      	b.n	800d9c8 <_dtoa_r+0x7f0>
 800dad4:	9b06      	ldr	r3, [sp, #24]
 800dad6:	e777      	b.n	800d9c8 <_dtoa_r+0x7f0>
 800dad8:	2300      	movs	r3, #0
 800dada:	930a      	str	r3, [sp, #40]	@ 0x28
 800dadc:	e779      	b.n	800d9d2 <_dtoa_r+0x7fa>
 800dade:	d093      	beq.n	800da08 <_dtoa_r+0x830>
 800dae0:	9a04      	ldr	r2, [sp, #16]
 800dae2:	331c      	adds	r3, #28
 800dae4:	441a      	add	r2, r3
 800dae6:	9204      	str	r2, [sp, #16]
 800dae8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800daea:	441e      	add	r6, r3
 800daec:	441a      	add	r2, r3
 800daee:	9209      	str	r2, [sp, #36]	@ 0x24
 800daf0:	e78a      	b.n	800da08 <_dtoa_r+0x830>
 800daf2:	4603      	mov	r3, r0
 800daf4:	e7f4      	b.n	800dae0 <_dtoa_r+0x908>
 800daf6:	9b08      	ldr	r3, [sp, #32]
 800daf8:	46b8      	mov	r8, r7
 800dafa:	2b00      	cmp	r3, #0
 800dafc:	dc20      	bgt.n	800db40 <_dtoa_r+0x968>
 800dafe:	469b      	mov	fp, r3
 800db00:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800db02:	2b02      	cmp	r3, #2
 800db04:	dd1e      	ble.n	800db44 <_dtoa_r+0x96c>
 800db06:	f1bb 0f00 	cmp.w	fp, #0
 800db0a:	f47f adb1 	bne.w	800d670 <_dtoa_r+0x498>
 800db0e:	4621      	mov	r1, r4
 800db10:	465b      	mov	r3, fp
 800db12:	2205      	movs	r2, #5
 800db14:	4648      	mov	r0, r9
 800db16:	f000 fa93 	bl	800e040 <__multadd>
 800db1a:	4601      	mov	r1, r0
 800db1c:	4604      	mov	r4, r0
 800db1e:	9803      	ldr	r0, [sp, #12]
 800db20:	f000 fc9e 	bl	800e460 <__mcmp>
 800db24:	2800      	cmp	r0, #0
 800db26:	f77f ada3 	ble.w	800d670 <_dtoa_r+0x498>
 800db2a:	4656      	mov	r6, sl
 800db2c:	2331      	movs	r3, #49	@ 0x31
 800db2e:	f108 0801 	add.w	r8, r8, #1
 800db32:	f806 3b01 	strb.w	r3, [r6], #1
 800db36:	e59f      	b.n	800d678 <_dtoa_r+0x4a0>
 800db38:	46b8      	mov	r8, r7
 800db3a:	9c08      	ldr	r4, [sp, #32]
 800db3c:	4625      	mov	r5, r4
 800db3e:	e7f4      	b.n	800db2a <_dtoa_r+0x952>
 800db40:	f8dd b020 	ldr.w	fp, [sp, #32]
 800db44:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800db46:	2b00      	cmp	r3, #0
 800db48:	f000 8101 	beq.w	800dd4e <_dtoa_r+0xb76>
 800db4c:	2e00      	cmp	r6, #0
 800db4e:	dd05      	ble.n	800db5c <_dtoa_r+0x984>
 800db50:	4629      	mov	r1, r5
 800db52:	4632      	mov	r2, r6
 800db54:	4648      	mov	r0, r9
 800db56:	f000 fc17 	bl	800e388 <__lshift>
 800db5a:	4605      	mov	r5, r0
 800db5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800db5e:	2b00      	cmp	r3, #0
 800db60:	d05c      	beq.n	800dc1c <_dtoa_r+0xa44>
 800db62:	4648      	mov	r0, r9
 800db64:	6869      	ldr	r1, [r5, #4]
 800db66:	f000 fa09 	bl	800df7c <_Balloc>
 800db6a:	4606      	mov	r6, r0
 800db6c:	b928      	cbnz	r0, 800db7a <_dtoa_r+0x9a2>
 800db6e:	4602      	mov	r2, r0
 800db70:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800db74:	4b80      	ldr	r3, [pc, #512]	@ (800dd78 <_dtoa_r+0xba0>)
 800db76:	f7ff bb43 	b.w	800d200 <_dtoa_r+0x28>
 800db7a:	692a      	ldr	r2, [r5, #16]
 800db7c:	f105 010c 	add.w	r1, r5, #12
 800db80:	3202      	adds	r2, #2
 800db82:	0092      	lsls	r2, r2, #2
 800db84:	300c      	adds	r0, #12
 800db86:	f7ff fa90 	bl	800d0aa <memcpy>
 800db8a:	2201      	movs	r2, #1
 800db8c:	4631      	mov	r1, r6
 800db8e:	4648      	mov	r0, r9
 800db90:	f000 fbfa 	bl	800e388 <__lshift>
 800db94:	462f      	mov	r7, r5
 800db96:	4605      	mov	r5, r0
 800db98:	f10a 0301 	add.w	r3, sl, #1
 800db9c:	9304      	str	r3, [sp, #16]
 800db9e:	eb0a 030b 	add.w	r3, sl, fp
 800dba2:	930a      	str	r3, [sp, #40]	@ 0x28
 800dba4:	9b06      	ldr	r3, [sp, #24]
 800dba6:	f003 0301 	and.w	r3, r3, #1
 800dbaa:	9309      	str	r3, [sp, #36]	@ 0x24
 800dbac:	9b04      	ldr	r3, [sp, #16]
 800dbae:	4621      	mov	r1, r4
 800dbb0:	9803      	ldr	r0, [sp, #12]
 800dbb2:	f103 3bff 	add.w	fp, r3, #4294967295
 800dbb6:	f7ff fa86 	bl	800d0c6 <quorem>
 800dbba:	4603      	mov	r3, r0
 800dbbc:	4639      	mov	r1, r7
 800dbbe:	3330      	adds	r3, #48	@ 0x30
 800dbc0:	9006      	str	r0, [sp, #24]
 800dbc2:	9803      	ldr	r0, [sp, #12]
 800dbc4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dbc6:	f000 fc4b 	bl	800e460 <__mcmp>
 800dbca:	462a      	mov	r2, r5
 800dbcc:	9008      	str	r0, [sp, #32]
 800dbce:	4621      	mov	r1, r4
 800dbd0:	4648      	mov	r0, r9
 800dbd2:	f000 fc61 	bl	800e498 <__mdiff>
 800dbd6:	68c2      	ldr	r2, [r0, #12]
 800dbd8:	4606      	mov	r6, r0
 800dbda:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dbdc:	bb02      	cbnz	r2, 800dc20 <_dtoa_r+0xa48>
 800dbde:	4601      	mov	r1, r0
 800dbe0:	9803      	ldr	r0, [sp, #12]
 800dbe2:	f000 fc3d 	bl	800e460 <__mcmp>
 800dbe6:	4602      	mov	r2, r0
 800dbe8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dbea:	4631      	mov	r1, r6
 800dbec:	4648      	mov	r0, r9
 800dbee:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 800dbf2:	f000 fa03 	bl	800dffc <_Bfree>
 800dbf6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800dbf8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800dbfa:	9e04      	ldr	r6, [sp, #16]
 800dbfc:	ea42 0103 	orr.w	r1, r2, r3
 800dc00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc02:	4319      	orrs	r1, r3
 800dc04:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dc06:	d10d      	bne.n	800dc24 <_dtoa_r+0xa4c>
 800dc08:	2b39      	cmp	r3, #57	@ 0x39
 800dc0a:	d027      	beq.n	800dc5c <_dtoa_r+0xa84>
 800dc0c:	9a08      	ldr	r2, [sp, #32]
 800dc0e:	2a00      	cmp	r2, #0
 800dc10:	dd01      	ble.n	800dc16 <_dtoa_r+0xa3e>
 800dc12:	9b06      	ldr	r3, [sp, #24]
 800dc14:	3331      	adds	r3, #49	@ 0x31
 800dc16:	f88b 3000 	strb.w	r3, [fp]
 800dc1a:	e52e      	b.n	800d67a <_dtoa_r+0x4a2>
 800dc1c:	4628      	mov	r0, r5
 800dc1e:	e7b9      	b.n	800db94 <_dtoa_r+0x9bc>
 800dc20:	2201      	movs	r2, #1
 800dc22:	e7e2      	b.n	800dbea <_dtoa_r+0xa12>
 800dc24:	9908      	ldr	r1, [sp, #32]
 800dc26:	2900      	cmp	r1, #0
 800dc28:	db04      	blt.n	800dc34 <_dtoa_r+0xa5c>
 800dc2a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800dc2c:	4301      	orrs	r1, r0
 800dc2e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800dc30:	4301      	orrs	r1, r0
 800dc32:	d120      	bne.n	800dc76 <_dtoa_r+0xa9e>
 800dc34:	2a00      	cmp	r2, #0
 800dc36:	ddee      	ble.n	800dc16 <_dtoa_r+0xa3e>
 800dc38:	2201      	movs	r2, #1
 800dc3a:	9903      	ldr	r1, [sp, #12]
 800dc3c:	4648      	mov	r0, r9
 800dc3e:	9304      	str	r3, [sp, #16]
 800dc40:	f000 fba2 	bl	800e388 <__lshift>
 800dc44:	4621      	mov	r1, r4
 800dc46:	9003      	str	r0, [sp, #12]
 800dc48:	f000 fc0a 	bl	800e460 <__mcmp>
 800dc4c:	2800      	cmp	r0, #0
 800dc4e:	9b04      	ldr	r3, [sp, #16]
 800dc50:	dc02      	bgt.n	800dc58 <_dtoa_r+0xa80>
 800dc52:	d1e0      	bne.n	800dc16 <_dtoa_r+0xa3e>
 800dc54:	07da      	lsls	r2, r3, #31
 800dc56:	d5de      	bpl.n	800dc16 <_dtoa_r+0xa3e>
 800dc58:	2b39      	cmp	r3, #57	@ 0x39
 800dc5a:	d1da      	bne.n	800dc12 <_dtoa_r+0xa3a>
 800dc5c:	2339      	movs	r3, #57	@ 0x39
 800dc5e:	f88b 3000 	strb.w	r3, [fp]
 800dc62:	4633      	mov	r3, r6
 800dc64:	461e      	mov	r6, r3
 800dc66:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800dc6a:	3b01      	subs	r3, #1
 800dc6c:	2a39      	cmp	r2, #57	@ 0x39
 800dc6e:	d04e      	beq.n	800dd0e <_dtoa_r+0xb36>
 800dc70:	3201      	adds	r2, #1
 800dc72:	701a      	strb	r2, [r3, #0]
 800dc74:	e501      	b.n	800d67a <_dtoa_r+0x4a2>
 800dc76:	2a00      	cmp	r2, #0
 800dc78:	dd03      	ble.n	800dc82 <_dtoa_r+0xaaa>
 800dc7a:	2b39      	cmp	r3, #57	@ 0x39
 800dc7c:	d0ee      	beq.n	800dc5c <_dtoa_r+0xa84>
 800dc7e:	3301      	adds	r3, #1
 800dc80:	e7c9      	b.n	800dc16 <_dtoa_r+0xa3e>
 800dc82:	9a04      	ldr	r2, [sp, #16]
 800dc84:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800dc86:	f802 3c01 	strb.w	r3, [r2, #-1]
 800dc8a:	428a      	cmp	r2, r1
 800dc8c:	d028      	beq.n	800dce0 <_dtoa_r+0xb08>
 800dc8e:	2300      	movs	r3, #0
 800dc90:	220a      	movs	r2, #10
 800dc92:	9903      	ldr	r1, [sp, #12]
 800dc94:	4648      	mov	r0, r9
 800dc96:	f000 f9d3 	bl	800e040 <__multadd>
 800dc9a:	42af      	cmp	r7, r5
 800dc9c:	9003      	str	r0, [sp, #12]
 800dc9e:	f04f 0300 	mov.w	r3, #0
 800dca2:	f04f 020a 	mov.w	r2, #10
 800dca6:	4639      	mov	r1, r7
 800dca8:	4648      	mov	r0, r9
 800dcaa:	d107      	bne.n	800dcbc <_dtoa_r+0xae4>
 800dcac:	f000 f9c8 	bl	800e040 <__multadd>
 800dcb0:	4607      	mov	r7, r0
 800dcb2:	4605      	mov	r5, r0
 800dcb4:	9b04      	ldr	r3, [sp, #16]
 800dcb6:	3301      	adds	r3, #1
 800dcb8:	9304      	str	r3, [sp, #16]
 800dcba:	e777      	b.n	800dbac <_dtoa_r+0x9d4>
 800dcbc:	f000 f9c0 	bl	800e040 <__multadd>
 800dcc0:	4629      	mov	r1, r5
 800dcc2:	4607      	mov	r7, r0
 800dcc4:	2300      	movs	r3, #0
 800dcc6:	220a      	movs	r2, #10
 800dcc8:	4648      	mov	r0, r9
 800dcca:	f000 f9b9 	bl	800e040 <__multadd>
 800dcce:	4605      	mov	r5, r0
 800dcd0:	e7f0      	b.n	800dcb4 <_dtoa_r+0xadc>
 800dcd2:	f1bb 0f00 	cmp.w	fp, #0
 800dcd6:	bfcc      	ite	gt
 800dcd8:	465e      	movgt	r6, fp
 800dcda:	2601      	movle	r6, #1
 800dcdc:	2700      	movs	r7, #0
 800dcde:	4456      	add	r6, sl
 800dce0:	2201      	movs	r2, #1
 800dce2:	9903      	ldr	r1, [sp, #12]
 800dce4:	4648      	mov	r0, r9
 800dce6:	9304      	str	r3, [sp, #16]
 800dce8:	f000 fb4e 	bl	800e388 <__lshift>
 800dcec:	4621      	mov	r1, r4
 800dcee:	9003      	str	r0, [sp, #12]
 800dcf0:	f000 fbb6 	bl	800e460 <__mcmp>
 800dcf4:	2800      	cmp	r0, #0
 800dcf6:	dcb4      	bgt.n	800dc62 <_dtoa_r+0xa8a>
 800dcf8:	d102      	bne.n	800dd00 <_dtoa_r+0xb28>
 800dcfa:	9b04      	ldr	r3, [sp, #16]
 800dcfc:	07db      	lsls	r3, r3, #31
 800dcfe:	d4b0      	bmi.n	800dc62 <_dtoa_r+0xa8a>
 800dd00:	4633      	mov	r3, r6
 800dd02:	461e      	mov	r6, r3
 800dd04:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dd08:	2a30      	cmp	r2, #48	@ 0x30
 800dd0a:	d0fa      	beq.n	800dd02 <_dtoa_r+0xb2a>
 800dd0c:	e4b5      	b.n	800d67a <_dtoa_r+0x4a2>
 800dd0e:	459a      	cmp	sl, r3
 800dd10:	d1a8      	bne.n	800dc64 <_dtoa_r+0xa8c>
 800dd12:	2331      	movs	r3, #49	@ 0x31
 800dd14:	f108 0801 	add.w	r8, r8, #1
 800dd18:	f88a 3000 	strb.w	r3, [sl]
 800dd1c:	e4ad      	b.n	800d67a <_dtoa_r+0x4a2>
 800dd1e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 800dd20:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800dd7c <_dtoa_r+0xba4>
 800dd24:	b11b      	cbz	r3, 800dd2e <_dtoa_r+0xb56>
 800dd26:	f10a 0308 	add.w	r3, sl, #8
 800dd2a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800dd2c:	6013      	str	r3, [r2, #0]
 800dd2e:	4650      	mov	r0, sl
 800dd30:	b017      	add	sp, #92	@ 0x5c
 800dd32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd36:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800dd38:	2b01      	cmp	r3, #1
 800dd3a:	f77f ae2e 	ble.w	800d99a <_dtoa_r+0x7c2>
 800dd3e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dd40:	930a      	str	r3, [sp, #40]	@ 0x28
 800dd42:	2001      	movs	r0, #1
 800dd44:	e64d      	b.n	800d9e2 <_dtoa_r+0x80a>
 800dd46:	f1bb 0f00 	cmp.w	fp, #0
 800dd4a:	f77f aed9 	ble.w	800db00 <_dtoa_r+0x928>
 800dd4e:	4656      	mov	r6, sl
 800dd50:	4621      	mov	r1, r4
 800dd52:	9803      	ldr	r0, [sp, #12]
 800dd54:	f7ff f9b7 	bl	800d0c6 <quorem>
 800dd58:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800dd5c:	f806 3b01 	strb.w	r3, [r6], #1
 800dd60:	eba6 020a 	sub.w	r2, r6, sl
 800dd64:	4593      	cmp	fp, r2
 800dd66:	ddb4      	ble.n	800dcd2 <_dtoa_r+0xafa>
 800dd68:	2300      	movs	r3, #0
 800dd6a:	220a      	movs	r2, #10
 800dd6c:	4648      	mov	r0, r9
 800dd6e:	9903      	ldr	r1, [sp, #12]
 800dd70:	f000 f966 	bl	800e040 <__multadd>
 800dd74:	9003      	str	r0, [sp, #12]
 800dd76:	e7eb      	b.n	800dd50 <_dtoa_r+0xb78>
 800dd78:	0800f8b7 	.word	0x0800f8b7
 800dd7c:	0800f83b 	.word	0x0800f83b

0800dd80 <_free_r>:
 800dd80:	b538      	push	{r3, r4, r5, lr}
 800dd82:	4605      	mov	r5, r0
 800dd84:	2900      	cmp	r1, #0
 800dd86:	d040      	beq.n	800de0a <_free_r+0x8a>
 800dd88:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dd8c:	1f0c      	subs	r4, r1, #4
 800dd8e:	2b00      	cmp	r3, #0
 800dd90:	bfb8      	it	lt
 800dd92:	18e4      	addlt	r4, r4, r3
 800dd94:	f000 f8e6 	bl	800df64 <__malloc_lock>
 800dd98:	4a1c      	ldr	r2, [pc, #112]	@ (800de0c <_free_r+0x8c>)
 800dd9a:	6813      	ldr	r3, [r2, #0]
 800dd9c:	b933      	cbnz	r3, 800ddac <_free_r+0x2c>
 800dd9e:	6063      	str	r3, [r4, #4]
 800dda0:	6014      	str	r4, [r2, #0]
 800dda2:	4628      	mov	r0, r5
 800dda4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800dda8:	f000 b8e2 	b.w	800df70 <__malloc_unlock>
 800ddac:	42a3      	cmp	r3, r4
 800ddae:	d908      	bls.n	800ddc2 <_free_r+0x42>
 800ddb0:	6820      	ldr	r0, [r4, #0]
 800ddb2:	1821      	adds	r1, r4, r0
 800ddb4:	428b      	cmp	r3, r1
 800ddb6:	bf01      	itttt	eq
 800ddb8:	6819      	ldreq	r1, [r3, #0]
 800ddba:	685b      	ldreq	r3, [r3, #4]
 800ddbc:	1809      	addeq	r1, r1, r0
 800ddbe:	6021      	streq	r1, [r4, #0]
 800ddc0:	e7ed      	b.n	800dd9e <_free_r+0x1e>
 800ddc2:	461a      	mov	r2, r3
 800ddc4:	685b      	ldr	r3, [r3, #4]
 800ddc6:	b10b      	cbz	r3, 800ddcc <_free_r+0x4c>
 800ddc8:	42a3      	cmp	r3, r4
 800ddca:	d9fa      	bls.n	800ddc2 <_free_r+0x42>
 800ddcc:	6811      	ldr	r1, [r2, #0]
 800ddce:	1850      	adds	r0, r2, r1
 800ddd0:	42a0      	cmp	r0, r4
 800ddd2:	d10b      	bne.n	800ddec <_free_r+0x6c>
 800ddd4:	6820      	ldr	r0, [r4, #0]
 800ddd6:	4401      	add	r1, r0
 800ddd8:	1850      	adds	r0, r2, r1
 800ddda:	4283      	cmp	r3, r0
 800dddc:	6011      	str	r1, [r2, #0]
 800ddde:	d1e0      	bne.n	800dda2 <_free_r+0x22>
 800dde0:	6818      	ldr	r0, [r3, #0]
 800dde2:	685b      	ldr	r3, [r3, #4]
 800dde4:	4408      	add	r0, r1
 800dde6:	6010      	str	r0, [r2, #0]
 800dde8:	6053      	str	r3, [r2, #4]
 800ddea:	e7da      	b.n	800dda2 <_free_r+0x22>
 800ddec:	d902      	bls.n	800ddf4 <_free_r+0x74>
 800ddee:	230c      	movs	r3, #12
 800ddf0:	602b      	str	r3, [r5, #0]
 800ddf2:	e7d6      	b.n	800dda2 <_free_r+0x22>
 800ddf4:	6820      	ldr	r0, [r4, #0]
 800ddf6:	1821      	adds	r1, r4, r0
 800ddf8:	428b      	cmp	r3, r1
 800ddfa:	bf01      	itttt	eq
 800ddfc:	6819      	ldreq	r1, [r3, #0]
 800ddfe:	685b      	ldreq	r3, [r3, #4]
 800de00:	1809      	addeq	r1, r1, r0
 800de02:	6021      	streq	r1, [r4, #0]
 800de04:	6063      	str	r3, [r4, #4]
 800de06:	6054      	str	r4, [r2, #4]
 800de08:	e7cb      	b.n	800dda2 <_free_r+0x22>
 800de0a:	bd38      	pop	{r3, r4, r5, pc}
 800de0c:	200007b4 	.word	0x200007b4

0800de10 <malloc>:
 800de10:	4b02      	ldr	r3, [pc, #8]	@ (800de1c <malloc+0xc>)
 800de12:	4601      	mov	r1, r0
 800de14:	6818      	ldr	r0, [r3, #0]
 800de16:	f000 b825 	b.w	800de64 <_malloc_r>
 800de1a:	bf00      	nop
 800de1c:	20000058 	.word	0x20000058

0800de20 <sbrk_aligned>:
 800de20:	b570      	push	{r4, r5, r6, lr}
 800de22:	4e0f      	ldr	r6, [pc, #60]	@ (800de60 <sbrk_aligned+0x40>)
 800de24:	460c      	mov	r4, r1
 800de26:	6831      	ldr	r1, [r6, #0]
 800de28:	4605      	mov	r5, r0
 800de2a:	b911      	cbnz	r1, 800de32 <sbrk_aligned+0x12>
 800de2c:	f000 ffe4 	bl	800edf8 <_sbrk_r>
 800de30:	6030      	str	r0, [r6, #0]
 800de32:	4621      	mov	r1, r4
 800de34:	4628      	mov	r0, r5
 800de36:	f000 ffdf 	bl	800edf8 <_sbrk_r>
 800de3a:	1c43      	adds	r3, r0, #1
 800de3c:	d103      	bne.n	800de46 <sbrk_aligned+0x26>
 800de3e:	f04f 34ff 	mov.w	r4, #4294967295
 800de42:	4620      	mov	r0, r4
 800de44:	bd70      	pop	{r4, r5, r6, pc}
 800de46:	1cc4      	adds	r4, r0, #3
 800de48:	f024 0403 	bic.w	r4, r4, #3
 800de4c:	42a0      	cmp	r0, r4
 800de4e:	d0f8      	beq.n	800de42 <sbrk_aligned+0x22>
 800de50:	1a21      	subs	r1, r4, r0
 800de52:	4628      	mov	r0, r5
 800de54:	f000 ffd0 	bl	800edf8 <_sbrk_r>
 800de58:	3001      	adds	r0, #1
 800de5a:	d1f2      	bne.n	800de42 <sbrk_aligned+0x22>
 800de5c:	e7ef      	b.n	800de3e <sbrk_aligned+0x1e>
 800de5e:	bf00      	nop
 800de60:	200007b0 	.word	0x200007b0

0800de64 <_malloc_r>:
 800de64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800de68:	1ccd      	adds	r5, r1, #3
 800de6a:	f025 0503 	bic.w	r5, r5, #3
 800de6e:	3508      	adds	r5, #8
 800de70:	2d0c      	cmp	r5, #12
 800de72:	bf38      	it	cc
 800de74:	250c      	movcc	r5, #12
 800de76:	2d00      	cmp	r5, #0
 800de78:	4606      	mov	r6, r0
 800de7a:	db01      	blt.n	800de80 <_malloc_r+0x1c>
 800de7c:	42a9      	cmp	r1, r5
 800de7e:	d904      	bls.n	800de8a <_malloc_r+0x26>
 800de80:	230c      	movs	r3, #12
 800de82:	6033      	str	r3, [r6, #0]
 800de84:	2000      	movs	r0, #0
 800de86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800de8a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800df60 <_malloc_r+0xfc>
 800de8e:	f000 f869 	bl	800df64 <__malloc_lock>
 800de92:	f8d8 3000 	ldr.w	r3, [r8]
 800de96:	461c      	mov	r4, r3
 800de98:	bb44      	cbnz	r4, 800deec <_malloc_r+0x88>
 800de9a:	4629      	mov	r1, r5
 800de9c:	4630      	mov	r0, r6
 800de9e:	f7ff ffbf 	bl	800de20 <sbrk_aligned>
 800dea2:	1c43      	adds	r3, r0, #1
 800dea4:	4604      	mov	r4, r0
 800dea6:	d158      	bne.n	800df5a <_malloc_r+0xf6>
 800dea8:	f8d8 4000 	ldr.w	r4, [r8]
 800deac:	4627      	mov	r7, r4
 800deae:	2f00      	cmp	r7, #0
 800deb0:	d143      	bne.n	800df3a <_malloc_r+0xd6>
 800deb2:	2c00      	cmp	r4, #0
 800deb4:	d04b      	beq.n	800df4e <_malloc_r+0xea>
 800deb6:	6823      	ldr	r3, [r4, #0]
 800deb8:	4639      	mov	r1, r7
 800deba:	4630      	mov	r0, r6
 800debc:	eb04 0903 	add.w	r9, r4, r3
 800dec0:	f000 ff9a 	bl	800edf8 <_sbrk_r>
 800dec4:	4581      	cmp	r9, r0
 800dec6:	d142      	bne.n	800df4e <_malloc_r+0xea>
 800dec8:	6821      	ldr	r1, [r4, #0]
 800deca:	4630      	mov	r0, r6
 800decc:	1a6d      	subs	r5, r5, r1
 800dece:	4629      	mov	r1, r5
 800ded0:	f7ff ffa6 	bl	800de20 <sbrk_aligned>
 800ded4:	3001      	adds	r0, #1
 800ded6:	d03a      	beq.n	800df4e <_malloc_r+0xea>
 800ded8:	6823      	ldr	r3, [r4, #0]
 800deda:	442b      	add	r3, r5
 800dedc:	6023      	str	r3, [r4, #0]
 800dede:	f8d8 3000 	ldr.w	r3, [r8]
 800dee2:	685a      	ldr	r2, [r3, #4]
 800dee4:	bb62      	cbnz	r2, 800df40 <_malloc_r+0xdc>
 800dee6:	f8c8 7000 	str.w	r7, [r8]
 800deea:	e00f      	b.n	800df0c <_malloc_r+0xa8>
 800deec:	6822      	ldr	r2, [r4, #0]
 800deee:	1b52      	subs	r2, r2, r5
 800def0:	d420      	bmi.n	800df34 <_malloc_r+0xd0>
 800def2:	2a0b      	cmp	r2, #11
 800def4:	d917      	bls.n	800df26 <_malloc_r+0xc2>
 800def6:	1961      	adds	r1, r4, r5
 800def8:	42a3      	cmp	r3, r4
 800defa:	6025      	str	r5, [r4, #0]
 800defc:	bf18      	it	ne
 800defe:	6059      	strne	r1, [r3, #4]
 800df00:	6863      	ldr	r3, [r4, #4]
 800df02:	bf08      	it	eq
 800df04:	f8c8 1000 	streq.w	r1, [r8]
 800df08:	5162      	str	r2, [r4, r5]
 800df0a:	604b      	str	r3, [r1, #4]
 800df0c:	4630      	mov	r0, r6
 800df0e:	f000 f82f 	bl	800df70 <__malloc_unlock>
 800df12:	f104 000b 	add.w	r0, r4, #11
 800df16:	1d23      	adds	r3, r4, #4
 800df18:	f020 0007 	bic.w	r0, r0, #7
 800df1c:	1ac2      	subs	r2, r0, r3
 800df1e:	bf1c      	itt	ne
 800df20:	1a1b      	subne	r3, r3, r0
 800df22:	50a3      	strne	r3, [r4, r2]
 800df24:	e7af      	b.n	800de86 <_malloc_r+0x22>
 800df26:	6862      	ldr	r2, [r4, #4]
 800df28:	42a3      	cmp	r3, r4
 800df2a:	bf0c      	ite	eq
 800df2c:	f8c8 2000 	streq.w	r2, [r8]
 800df30:	605a      	strne	r2, [r3, #4]
 800df32:	e7eb      	b.n	800df0c <_malloc_r+0xa8>
 800df34:	4623      	mov	r3, r4
 800df36:	6864      	ldr	r4, [r4, #4]
 800df38:	e7ae      	b.n	800de98 <_malloc_r+0x34>
 800df3a:	463c      	mov	r4, r7
 800df3c:	687f      	ldr	r7, [r7, #4]
 800df3e:	e7b6      	b.n	800deae <_malloc_r+0x4a>
 800df40:	461a      	mov	r2, r3
 800df42:	685b      	ldr	r3, [r3, #4]
 800df44:	42a3      	cmp	r3, r4
 800df46:	d1fb      	bne.n	800df40 <_malloc_r+0xdc>
 800df48:	2300      	movs	r3, #0
 800df4a:	6053      	str	r3, [r2, #4]
 800df4c:	e7de      	b.n	800df0c <_malloc_r+0xa8>
 800df4e:	230c      	movs	r3, #12
 800df50:	4630      	mov	r0, r6
 800df52:	6033      	str	r3, [r6, #0]
 800df54:	f000 f80c 	bl	800df70 <__malloc_unlock>
 800df58:	e794      	b.n	800de84 <_malloc_r+0x20>
 800df5a:	6005      	str	r5, [r0, #0]
 800df5c:	e7d6      	b.n	800df0c <_malloc_r+0xa8>
 800df5e:	bf00      	nop
 800df60:	200007b4 	.word	0x200007b4

0800df64 <__malloc_lock>:
 800df64:	4801      	ldr	r0, [pc, #4]	@ (800df6c <__malloc_lock+0x8>)
 800df66:	f7ff b890 	b.w	800d08a <__retarget_lock_acquire_recursive>
 800df6a:	bf00      	nop
 800df6c:	200007ac 	.word	0x200007ac

0800df70 <__malloc_unlock>:
 800df70:	4801      	ldr	r0, [pc, #4]	@ (800df78 <__malloc_unlock+0x8>)
 800df72:	f7ff b88b 	b.w	800d08c <__retarget_lock_release_recursive>
 800df76:	bf00      	nop
 800df78:	200007ac 	.word	0x200007ac

0800df7c <_Balloc>:
 800df7c:	b570      	push	{r4, r5, r6, lr}
 800df7e:	69c6      	ldr	r6, [r0, #28]
 800df80:	4604      	mov	r4, r0
 800df82:	460d      	mov	r5, r1
 800df84:	b976      	cbnz	r6, 800dfa4 <_Balloc+0x28>
 800df86:	2010      	movs	r0, #16
 800df88:	f7ff ff42 	bl	800de10 <malloc>
 800df8c:	4602      	mov	r2, r0
 800df8e:	61e0      	str	r0, [r4, #28]
 800df90:	b920      	cbnz	r0, 800df9c <_Balloc+0x20>
 800df92:	216b      	movs	r1, #107	@ 0x6b
 800df94:	4b17      	ldr	r3, [pc, #92]	@ (800dff4 <_Balloc+0x78>)
 800df96:	4818      	ldr	r0, [pc, #96]	@ (800dff8 <_Balloc+0x7c>)
 800df98:	f000 ff3e 	bl	800ee18 <__assert_func>
 800df9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800dfa0:	6006      	str	r6, [r0, #0]
 800dfa2:	60c6      	str	r6, [r0, #12]
 800dfa4:	69e6      	ldr	r6, [r4, #28]
 800dfa6:	68f3      	ldr	r3, [r6, #12]
 800dfa8:	b183      	cbz	r3, 800dfcc <_Balloc+0x50>
 800dfaa:	69e3      	ldr	r3, [r4, #28]
 800dfac:	68db      	ldr	r3, [r3, #12]
 800dfae:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800dfb2:	b9b8      	cbnz	r0, 800dfe4 <_Balloc+0x68>
 800dfb4:	2101      	movs	r1, #1
 800dfb6:	fa01 f605 	lsl.w	r6, r1, r5
 800dfba:	1d72      	adds	r2, r6, #5
 800dfbc:	4620      	mov	r0, r4
 800dfbe:	0092      	lsls	r2, r2, #2
 800dfc0:	f000 ff48 	bl	800ee54 <_calloc_r>
 800dfc4:	b160      	cbz	r0, 800dfe0 <_Balloc+0x64>
 800dfc6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800dfca:	e00e      	b.n	800dfea <_Balloc+0x6e>
 800dfcc:	2221      	movs	r2, #33	@ 0x21
 800dfce:	2104      	movs	r1, #4
 800dfd0:	4620      	mov	r0, r4
 800dfd2:	f000 ff3f 	bl	800ee54 <_calloc_r>
 800dfd6:	69e3      	ldr	r3, [r4, #28]
 800dfd8:	60f0      	str	r0, [r6, #12]
 800dfda:	68db      	ldr	r3, [r3, #12]
 800dfdc:	2b00      	cmp	r3, #0
 800dfde:	d1e4      	bne.n	800dfaa <_Balloc+0x2e>
 800dfe0:	2000      	movs	r0, #0
 800dfe2:	bd70      	pop	{r4, r5, r6, pc}
 800dfe4:	6802      	ldr	r2, [r0, #0]
 800dfe6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800dfea:	2300      	movs	r3, #0
 800dfec:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800dff0:	e7f7      	b.n	800dfe2 <_Balloc+0x66>
 800dff2:	bf00      	nop
 800dff4:	0800f848 	.word	0x0800f848
 800dff8:	0800f8c8 	.word	0x0800f8c8

0800dffc <_Bfree>:
 800dffc:	b570      	push	{r4, r5, r6, lr}
 800dffe:	69c6      	ldr	r6, [r0, #28]
 800e000:	4605      	mov	r5, r0
 800e002:	460c      	mov	r4, r1
 800e004:	b976      	cbnz	r6, 800e024 <_Bfree+0x28>
 800e006:	2010      	movs	r0, #16
 800e008:	f7ff ff02 	bl	800de10 <malloc>
 800e00c:	4602      	mov	r2, r0
 800e00e:	61e8      	str	r0, [r5, #28]
 800e010:	b920      	cbnz	r0, 800e01c <_Bfree+0x20>
 800e012:	218f      	movs	r1, #143	@ 0x8f
 800e014:	4b08      	ldr	r3, [pc, #32]	@ (800e038 <_Bfree+0x3c>)
 800e016:	4809      	ldr	r0, [pc, #36]	@ (800e03c <_Bfree+0x40>)
 800e018:	f000 fefe 	bl	800ee18 <__assert_func>
 800e01c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e020:	6006      	str	r6, [r0, #0]
 800e022:	60c6      	str	r6, [r0, #12]
 800e024:	b13c      	cbz	r4, 800e036 <_Bfree+0x3a>
 800e026:	69eb      	ldr	r3, [r5, #28]
 800e028:	6862      	ldr	r2, [r4, #4]
 800e02a:	68db      	ldr	r3, [r3, #12]
 800e02c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e030:	6021      	str	r1, [r4, #0]
 800e032:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e036:	bd70      	pop	{r4, r5, r6, pc}
 800e038:	0800f848 	.word	0x0800f848
 800e03c:	0800f8c8 	.word	0x0800f8c8

0800e040 <__multadd>:
 800e040:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e044:	4607      	mov	r7, r0
 800e046:	460c      	mov	r4, r1
 800e048:	461e      	mov	r6, r3
 800e04a:	2000      	movs	r0, #0
 800e04c:	690d      	ldr	r5, [r1, #16]
 800e04e:	f101 0c14 	add.w	ip, r1, #20
 800e052:	f8dc 3000 	ldr.w	r3, [ip]
 800e056:	3001      	adds	r0, #1
 800e058:	b299      	uxth	r1, r3
 800e05a:	fb02 6101 	mla	r1, r2, r1, r6
 800e05e:	0c1e      	lsrs	r6, r3, #16
 800e060:	0c0b      	lsrs	r3, r1, #16
 800e062:	fb02 3306 	mla	r3, r2, r6, r3
 800e066:	b289      	uxth	r1, r1
 800e068:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e06c:	4285      	cmp	r5, r0
 800e06e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e072:	f84c 1b04 	str.w	r1, [ip], #4
 800e076:	dcec      	bgt.n	800e052 <__multadd+0x12>
 800e078:	b30e      	cbz	r6, 800e0be <__multadd+0x7e>
 800e07a:	68a3      	ldr	r3, [r4, #8]
 800e07c:	42ab      	cmp	r3, r5
 800e07e:	dc19      	bgt.n	800e0b4 <__multadd+0x74>
 800e080:	6861      	ldr	r1, [r4, #4]
 800e082:	4638      	mov	r0, r7
 800e084:	3101      	adds	r1, #1
 800e086:	f7ff ff79 	bl	800df7c <_Balloc>
 800e08a:	4680      	mov	r8, r0
 800e08c:	b928      	cbnz	r0, 800e09a <__multadd+0x5a>
 800e08e:	4602      	mov	r2, r0
 800e090:	21ba      	movs	r1, #186	@ 0xba
 800e092:	4b0c      	ldr	r3, [pc, #48]	@ (800e0c4 <__multadd+0x84>)
 800e094:	480c      	ldr	r0, [pc, #48]	@ (800e0c8 <__multadd+0x88>)
 800e096:	f000 febf 	bl	800ee18 <__assert_func>
 800e09a:	6922      	ldr	r2, [r4, #16]
 800e09c:	f104 010c 	add.w	r1, r4, #12
 800e0a0:	3202      	adds	r2, #2
 800e0a2:	0092      	lsls	r2, r2, #2
 800e0a4:	300c      	adds	r0, #12
 800e0a6:	f7ff f800 	bl	800d0aa <memcpy>
 800e0aa:	4621      	mov	r1, r4
 800e0ac:	4638      	mov	r0, r7
 800e0ae:	f7ff ffa5 	bl	800dffc <_Bfree>
 800e0b2:	4644      	mov	r4, r8
 800e0b4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e0b8:	3501      	adds	r5, #1
 800e0ba:	615e      	str	r6, [r3, #20]
 800e0bc:	6125      	str	r5, [r4, #16]
 800e0be:	4620      	mov	r0, r4
 800e0c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e0c4:	0800f8b7 	.word	0x0800f8b7
 800e0c8:	0800f8c8 	.word	0x0800f8c8

0800e0cc <__hi0bits>:
 800e0cc:	4603      	mov	r3, r0
 800e0ce:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e0d2:	bf3a      	itte	cc
 800e0d4:	0403      	lslcc	r3, r0, #16
 800e0d6:	2010      	movcc	r0, #16
 800e0d8:	2000      	movcs	r0, #0
 800e0da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e0de:	bf3c      	itt	cc
 800e0e0:	021b      	lslcc	r3, r3, #8
 800e0e2:	3008      	addcc	r0, #8
 800e0e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e0e8:	bf3c      	itt	cc
 800e0ea:	011b      	lslcc	r3, r3, #4
 800e0ec:	3004      	addcc	r0, #4
 800e0ee:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e0f2:	bf3c      	itt	cc
 800e0f4:	009b      	lslcc	r3, r3, #2
 800e0f6:	3002      	addcc	r0, #2
 800e0f8:	2b00      	cmp	r3, #0
 800e0fa:	db05      	blt.n	800e108 <__hi0bits+0x3c>
 800e0fc:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e100:	f100 0001 	add.w	r0, r0, #1
 800e104:	bf08      	it	eq
 800e106:	2020      	moveq	r0, #32
 800e108:	4770      	bx	lr

0800e10a <__lo0bits>:
 800e10a:	6803      	ldr	r3, [r0, #0]
 800e10c:	4602      	mov	r2, r0
 800e10e:	f013 0007 	ands.w	r0, r3, #7
 800e112:	d00b      	beq.n	800e12c <__lo0bits+0x22>
 800e114:	07d9      	lsls	r1, r3, #31
 800e116:	d421      	bmi.n	800e15c <__lo0bits+0x52>
 800e118:	0798      	lsls	r0, r3, #30
 800e11a:	bf49      	itett	mi
 800e11c:	085b      	lsrmi	r3, r3, #1
 800e11e:	089b      	lsrpl	r3, r3, #2
 800e120:	2001      	movmi	r0, #1
 800e122:	6013      	strmi	r3, [r2, #0]
 800e124:	bf5c      	itt	pl
 800e126:	2002      	movpl	r0, #2
 800e128:	6013      	strpl	r3, [r2, #0]
 800e12a:	4770      	bx	lr
 800e12c:	b299      	uxth	r1, r3
 800e12e:	b909      	cbnz	r1, 800e134 <__lo0bits+0x2a>
 800e130:	2010      	movs	r0, #16
 800e132:	0c1b      	lsrs	r3, r3, #16
 800e134:	b2d9      	uxtb	r1, r3
 800e136:	b909      	cbnz	r1, 800e13c <__lo0bits+0x32>
 800e138:	3008      	adds	r0, #8
 800e13a:	0a1b      	lsrs	r3, r3, #8
 800e13c:	0719      	lsls	r1, r3, #28
 800e13e:	bf04      	itt	eq
 800e140:	091b      	lsreq	r3, r3, #4
 800e142:	3004      	addeq	r0, #4
 800e144:	0799      	lsls	r1, r3, #30
 800e146:	bf04      	itt	eq
 800e148:	089b      	lsreq	r3, r3, #2
 800e14a:	3002      	addeq	r0, #2
 800e14c:	07d9      	lsls	r1, r3, #31
 800e14e:	d403      	bmi.n	800e158 <__lo0bits+0x4e>
 800e150:	085b      	lsrs	r3, r3, #1
 800e152:	f100 0001 	add.w	r0, r0, #1
 800e156:	d003      	beq.n	800e160 <__lo0bits+0x56>
 800e158:	6013      	str	r3, [r2, #0]
 800e15a:	4770      	bx	lr
 800e15c:	2000      	movs	r0, #0
 800e15e:	4770      	bx	lr
 800e160:	2020      	movs	r0, #32
 800e162:	4770      	bx	lr

0800e164 <__i2b>:
 800e164:	b510      	push	{r4, lr}
 800e166:	460c      	mov	r4, r1
 800e168:	2101      	movs	r1, #1
 800e16a:	f7ff ff07 	bl	800df7c <_Balloc>
 800e16e:	4602      	mov	r2, r0
 800e170:	b928      	cbnz	r0, 800e17e <__i2b+0x1a>
 800e172:	f240 1145 	movw	r1, #325	@ 0x145
 800e176:	4b04      	ldr	r3, [pc, #16]	@ (800e188 <__i2b+0x24>)
 800e178:	4804      	ldr	r0, [pc, #16]	@ (800e18c <__i2b+0x28>)
 800e17a:	f000 fe4d 	bl	800ee18 <__assert_func>
 800e17e:	2301      	movs	r3, #1
 800e180:	6144      	str	r4, [r0, #20]
 800e182:	6103      	str	r3, [r0, #16]
 800e184:	bd10      	pop	{r4, pc}
 800e186:	bf00      	nop
 800e188:	0800f8b7 	.word	0x0800f8b7
 800e18c:	0800f8c8 	.word	0x0800f8c8

0800e190 <__multiply>:
 800e190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e194:	4617      	mov	r7, r2
 800e196:	690a      	ldr	r2, [r1, #16]
 800e198:	693b      	ldr	r3, [r7, #16]
 800e19a:	4689      	mov	r9, r1
 800e19c:	429a      	cmp	r2, r3
 800e19e:	bfa2      	ittt	ge
 800e1a0:	463b      	movge	r3, r7
 800e1a2:	460f      	movge	r7, r1
 800e1a4:	4699      	movge	r9, r3
 800e1a6:	693d      	ldr	r5, [r7, #16]
 800e1a8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e1ac:	68bb      	ldr	r3, [r7, #8]
 800e1ae:	6879      	ldr	r1, [r7, #4]
 800e1b0:	eb05 060a 	add.w	r6, r5, sl
 800e1b4:	42b3      	cmp	r3, r6
 800e1b6:	b085      	sub	sp, #20
 800e1b8:	bfb8      	it	lt
 800e1ba:	3101      	addlt	r1, #1
 800e1bc:	f7ff fede 	bl	800df7c <_Balloc>
 800e1c0:	b930      	cbnz	r0, 800e1d0 <__multiply+0x40>
 800e1c2:	4602      	mov	r2, r0
 800e1c4:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e1c8:	4b40      	ldr	r3, [pc, #256]	@ (800e2cc <__multiply+0x13c>)
 800e1ca:	4841      	ldr	r0, [pc, #260]	@ (800e2d0 <__multiply+0x140>)
 800e1cc:	f000 fe24 	bl	800ee18 <__assert_func>
 800e1d0:	f100 0414 	add.w	r4, r0, #20
 800e1d4:	4623      	mov	r3, r4
 800e1d6:	2200      	movs	r2, #0
 800e1d8:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800e1dc:	4573      	cmp	r3, lr
 800e1de:	d320      	bcc.n	800e222 <__multiply+0x92>
 800e1e0:	f107 0814 	add.w	r8, r7, #20
 800e1e4:	f109 0114 	add.w	r1, r9, #20
 800e1e8:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800e1ec:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800e1f0:	9302      	str	r3, [sp, #8]
 800e1f2:	1beb      	subs	r3, r5, r7
 800e1f4:	3b15      	subs	r3, #21
 800e1f6:	f023 0303 	bic.w	r3, r3, #3
 800e1fa:	3304      	adds	r3, #4
 800e1fc:	3715      	adds	r7, #21
 800e1fe:	42bd      	cmp	r5, r7
 800e200:	bf38      	it	cc
 800e202:	2304      	movcc	r3, #4
 800e204:	9301      	str	r3, [sp, #4]
 800e206:	9b02      	ldr	r3, [sp, #8]
 800e208:	9103      	str	r1, [sp, #12]
 800e20a:	428b      	cmp	r3, r1
 800e20c:	d80c      	bhi.n	800e228 <__multiply+0x98>
 800e20e:	2e00      	cmp	r6, #0
 800e210:	dd03      	ble.n	800e21a <__multiply+0x8a>
 800e212:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e216:	2b00      	cmp	r3, #0
 800e218:	d055      	beq.n	800e2c6 <__multiply+0x136>
 800e21a:	6106      	str	r6, [r0, #16]
 800e21c:	b005      	add	sp, #20
 800e21e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e222:	f843 2b04 	str.w	r2, [r3], #4
 800e226:	e7d9      	b.n	800e1dc <__multiply+0x4c>
 800e228:	f8b1 a000 	ldrh.w	sl, [r1]
 800e22c:	f1ba 0f00 	cmp.w	sl, #0
 800e230:	d01f      	beq.n	800e272 <__multiply+0xe2>
 800e232:	46c4      	mov	ip, r8
 800e234:	46a1      	mov	r9, r4
 800e236:	2700      	movs	r7, #0
 800e238:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e23c:	f8d9 3000 	ldr.w	r3, [r9]
 800e240:	fa1f fb82 	uxth.w	fp, r2
 800e244:	b29b      	uxth	r3, r3
 800e246:	fb0a 330b 	mla	r3, sl, fp, r3
 800e24a:	443b      	add	r3, r7
 800e24c:	f8d9 7000 	ldr.w	r7, [r9]
 800e250:	0c12      	lsrs	r2, r2, #16
 800e252:	0c3f      	lsrs	r7, r7, #16
 800e254:	fb0a 7202 	mla	r2, sl, r2, r7
 800e258:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800e25c:	b29b      	uxth	r3, r3
 800e25e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e262:	4565      	cmp	r5, ip
 800e264:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800e268:	f849 3b04 	str.w	r3, [r9], #4
 800e26c:	d8e4      	bhi.n	800e238 <__multiply+0xa8>
 800e26e:	9b01      	ldr	r3, [sp, #4]
 800e270:	50e7      	str	r7, [r4, r3]
 800e272:	9b03      	ldr	r3, [sp, #12]
 800e274:	3104      	adds	r1, #4
 800e276:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e27a:	f1b9 0f00 	cmp.w	r9, #0
 800e27e:	d020      	beq.n	800e2c2 <__multiply+0x132>
 800e280:	4647      	mov	r7, r8
 800e282:	46a4      	mov	ip, r4
 800e284:	f04f 0a00 	mov.w	sl, #0
 800e288:	6823      	ldr	r3, [r4, #0]
 800e28a:	f8b7 b000 	ldrh.w	fp, [r7]
 800e28e:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800e292:	b29b      	uxth	r3, r3
 800e294:	fb09 220b 	mla	r2, r9, fp, r2
 800e298:	4452      	add	r2, sl
 800e29a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e29e:	f84c 3b04 	str.w	r3, [ip], #4
 800e2a2:	f857 3b04 	ldr.w	r3, [r7], #4
 800e2a6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e2aa:	f8bc 3000 	ldrh.w	r3, [ip]
 800e2ae:	42bd      	cmp	r5, r7
 800e2b0:	fb09 330a 	mla	r3, r9, sl, r3
 800e2b4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800e2b8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e2bc:	d8e5      	bhi.n	800e28a <__multiply+0xfa>
 800e2be:	9a01      	ldr	r2, [sp, #4]
 800e2c0:	50a3      	str	r3, [r4, r2]
 800e2c2:	3404      	adds	r4, #4
 800e2c4:	e79f      	b.n	800e206 <__multiply+0x76>
 800e2c6:	3e01      	subs	r6, #1
 800e2c8:	e7a1      	b.n	800e20e <__multiply+0x7e>
 800e2ca:	bf00      	nop
 800e2cc:	0800f8b7 	.word	0x0800f8b7
 800e2d0:	0800f8c8 	.word	0x0800f8c8

0800e2d4 <__pow5mult>:
 800e2d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e2d8:	4615      	mov	r5, r2
 800e2da:	f012 0203 	ands.w	r2, r2, #3
 800e2de:	4607      	mov	r7, r0
 800e2e0:	460e      	mov	r6, r1
 800e2e2:	d007      	beq.n	800e2f4 <__pow5mult+0x20>
 800e2e4:	4c25      	ldr	r4, [pc, #148]	@ (800e37c <__pow5mult+0xa8>)
 800e2e6:	3a01      	subs	r2, #1
 800e2e8:	2300      	movs	r3, #0
 800e2ea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e2ee:	f7ff fea7 	bl	800e040 <__multadd>
 800e2f2:	4606      	mov	r6, r0
 800e2f4:	10ad      	asrs	r5, r5, #2
 800e2f6:	d03d      	beq.n	800e374 <__pow5mult+0xa0>
 800e2f8:	69fc      	ldr	r4, [r7, #28]
 800e2fa:	b97c      	cbnz	r4, 800e31c <__pow5mult+0x48>
 800e2fc:	2010      	movs	r0, #16
 800e2fe:	f7ff fd87 	bl	800de10 <malloc>
 800e302:	4602      	mov	r2, r0
 800e304:	61f8      	str	r0, [r7, #28]
 800e306:	b928      	cbnz	r0, 800e314 <__pow5mult+0x40>
 800e308:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e30c:	4b1c      	ldr	r3, [pc, #112]	@ (800e380 <__pow5mult+0xac>)
 800e30e:	481d      	ldr	r0, [pc, #116]	@ (800e384 <__pow5mult+0xb0>)
 800e310:	f000 fd82 	bl	800ee18 <__assert_func>
 800e314:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e318:	6004      	str	r4, [r0, #0]
 800e31a:	60c4      	str	r4, [r0, #12]
 800e31c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e320:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e324:	b94c      	cbnz	r4, 800e33a <__pow5mult+0x66>
 800e326:	f240 2171 	movw	r1, #625	@ 0x271
 800e32a:	4638      	mov	r0, r7
 800e32c:	f7ff ff1a 	bl	800e164 <__i2b>
 800e330:	2300      	movs	r3, #0
 800e332:	4604      	mov	r4, r0
 800e334:	f8c8 0008 	str.w	r0, [r8, #8]
 800e338:	6003      	str	r3, [r0, #0]
 800e33a:	f04f 0900 	mov.w	r9, #0
 800e33e:	07eb      	lsls	r3, r5, #31
 800e340:	d50a      	bpl.n	800e358 <__pow5mult+0x84>
 800e342:	4631      	mov	r1, r6
 800e344:	4622      	mov	r2, r4
 800e346:	4638      	mov	r0, r7
 800e348:	f7ff ff22 	bl	800e190 <__multiply>
 800e34c:	4680      	mov	r8, r0
 800e34e:	4631      	mov	r1, r6
 800e350:	4638      	mov	r0, r7
 800e352:	f7ff fe53 	bl	800dffc <_Bfree>
 800e356:	4646      	mov	r6, r8
 800e358:	106d      	asrs	r5, r5, #1
 800e35a:	d00b      	beq.n	800e374 <__pow5mult+0xa0>
 800e35c:	6820      	ldr	r0, [r4, #0]
 800e35e:	b938      	cbnz	r0, 800e370 <__pow5mult+0x9c>
 800e360:	4622      	mov	r2, r4
 800e362:	4621      	mov	r1, r4
 800e364:	4638      	mov	r0, r7
 800e366:	f7ff ff13 	bl	800e190 <__multiply>
 800e36a:	6020      	str	r0, [r4, #0]
 800e36c:	f8c0 9000 	str.w	r9, [r0]
 800e370:	4604      	mov	r4, r0
 800e372:	e7e4      	b.n	800e33e <__pow5mult+0x6a>
 800e374:	4630      	mov	r0, r6
 800e376:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e37a:	bf00      	nop
 800e37c:	0800f978 	.word	0x0800f978
 800e380:	0800f848 	.word	0x0800f848
 800e384:	0800f8c8 	.word	0x0800f8c8

0800e388 <__lshift>:
 800e388:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e38c:	460c      	mov	r4, r1
 800e38e:	4607      	mov	r7, r0
 800e390:	4691      	mov	r9, r2
 800e392:	6923      	ldr	r3, [r4, #16]
 800e394:	6849      	ldr	r1, [r1, #4]
 800e396:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e39a:	68a3      	ldr	r3, [r4, #8]
 800e39c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e3a0:	f108 0601 	add.w	r6, r8, #1
 800e3a4:	42b3      	cmp	r3, r6
 800e3a6:	db0b      	blt.n	800e3c0 <__lshift+0x38>
 800e3a8:	4638      	mov	r0, r7
 800e3aa:	f7ff fde7 	bl	800df7c <_Balloc>
 800e3ae:	4605      	mov	r5, r0
 800e3b0:	b948      	cbnz	r0, 800e3c6 <__lshift+0x3e>
 800e3b2:	4602      	mov	r2, r0
 800e3b4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e3b8:	4b27      	ldr	r3, [pc, #156]	@ (800e458 <__lshift+0xd0>)
 800e3ba:	4828      	ldr	r0, [pc, #160]	@ (800e45c <__lshift+0xd4>)
 800e3bc:	f000 fd2c 	bl	800ee18 <__assert_func>
 800e3c0:	3101      	adds	r1, #1
 800e3c2:	005b      	lsls	r3, r3, #1
 800e3c4:	e7ee      	b.n	800e3a4 <__lshift+0x1c>
 800e3c6:	2300      	movs	r3, #0
 800e3c8:	f100 0114 	add.w	r1, r0, #20
 800e3cc:	f100 0210 	add.w	r2, r0, #16
 800e3d0:	4618      	mov	r0, r3
 800e3d2:	4553      	cmp	r3, sl
 800e3d4:	db33      	blt.n	800e43e <__lshift+0xb6>
 800e3d6:	6920      	ldr	r0, [r4, #16]
 800e3d8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e3dc:	f104 0314 	add.w	r3, r4, #20
 800e3e0:	f019 091f 	ands.w	r9, r9, #31
 800e3e4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e3e8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e3ec:	d02b      	beq.n	800e446 <__lshift+0xbe>
 800e3ee:	468a      	mov	sl, r1
 800e3f0:	2200      	movs	r2, #0
 800e3f2:	f1c9 0e20 	rsb	lr, r9, #32
 800e3f6:	6818      	ldr	r0, [r3, #0]
 800e3f8:	fa00 f009 	lsl.w	r0, r0, r9
 800e3fc:	4310      	orrs	r0, r2
 800e3fe:	f84a 0b04 	str.w	r0, [sl], #4
 800e402:	f853 2b04 	ldr.w	r2, [r3], #4
 800e406:	459c      	cmp	ip, r3
 800e408:	fa22 f20e 	lsr.w	r2, r2, lr
 800e40c:	d8f3      	bhi.n	800e3f6 <__lshift+0x6e>
 800e40e:	ebac 0304 	sub.w	r3, ip, r4
 800e412:	3b15      	subs	r3, #21
 800e414:	f023 0303 	bic.w	r3, r3, #3
 800e418:	3304      	adds	r3, #4
 800e41a:	f104 0015 	add.w	r0, r4, #21
 800e41e:	4560      	cmp	r0, ip
 800e420:	bf88      	it	hi
 800e422:	2304      	movhi	r3, #4
 800e424:	50ca      	str	r2, [r1, r3]
 800e426:	b10a      	cbz	r2, 800e42c <__lshift+0xa4>
 800e428:	f108 0602 	add.w	r6, r8, #2
 800e42c:	3e01      	subs	r6, #1
 800e42e:	4638      	mov	r0, r7
 800e430:	4621      	mov	r1, r4
 800e432:	612e      	str	r6, [r5, #16]
 800e434:	f7ff fde2 	bl	800dffc <_Bfree>
 800e438:	4628      	mov	r0, r5
 800e43a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e43e:	f842 0f04 	str.w	r0, [r2, #4]!
 800e442:	3301      	adds	r3, #1
 800e444:	e7c5      	b.n	800e3d2 <__lshift+0x4a>
 800e446:	3904      	subs	r1, #4
 800e448:	f853 2b04 	ldr.w	r2, [r3], #4
 800e44c:	459c      	cmp	ip, r3
 800e44e:	f841 2f04 	str.w	r2, [r1, #4]!
 800e452:	d8f9      	bhi.n	800e448 <__lshift+0xc0>
 800e454:	e7ea      	b.n	800e42c <__lshift+0xa4>
 800e456:	bf00      	nop
 800e458:	0800f8b7 	.word	0x0800f8b7
 800e45c:	0800f8c8 	.word	0x0800f8c8

0800e460 <__mcmp>:
 800e460:	4603      	mov	r3, r0
 800e462:	690a      	ldr	r2, [r1, #16]
 800e464:	6900      	ldr	r0, [r0, #16]
 800e466:	b530      	push	{r4, r5, lr}
 800e468:	1a80      	subs	r0, r0, r2
 800e46a:	d10e      	bne.n	800e48a <__mcmp+0x2a>
 800e46c:	3314      	adds	r3, #20
 800e46e:	3114      	adds	r1, #20
 800e470:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e474:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e478:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e47c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e480:	4295      	cmp	r5, r2
 800e482:	d003      	beq.n	800e48c <__mcmp+0x2c>
 800e484:	d205      	bcs.n	800e492 <__mcmp+0x32>
 800e486:	f04f 30ff 	mov.w	r0, #4294967295
 800e48a:	bd30      	pop	{r4, r5, pc}
 800e48c:	42a3      	cmp	r3, r4
 800e48e:	d3f3      	bcc.n	800e478 <__mcmp+0x18>
 800e490:	e7fb      	b.n	800e48a <__mcmp+0x2a>
 800e492:	2001      	movs	r0, #1
 800e494:	e7f9      	b.n	800e48a <__mcmp+0x2a>
	...

0800e498 <__mdiff>:
 800e498:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e49c:	4689      	mov	r9, r1
 800e49e:	4606      	mov	r6, r0
 800e4a0:	4611      	mov	r1, r2
 800e4a2:	4648      	mov	r0, r9
 800e4a4:	4614      	mov	r4, r2
 800e4a6:	f7ff ffdb 	bl	800e460 <__mcmp>
 800e4aa:	1e05      	subs	r5, r0, #0
 800e4ac:	d112      	bne.n	800e4d4 <__mdiff+0x3c>
 800e4ae:	4629      	mov	r1, r5
 800e4b0:	4630      	mov	r0, r6
 800e4b2:	f7ff fd63 	bl	800df7c <_Balloc>
 800e4b6:	4602      	mov	r2, r0
 800e4b8:	b928      	cbnz	r0, 800e4c6 <__mdiff+0x2e>
 800e4ba:	f240 2137 	movw	r1, #567	@ 0x237
 800e4be:	4b3e      	ldr	r3, [pc, #248]	@ (800e5b8 <__mdiff+0x120>)
 800e4c0:	483e      	ldr	r0, [pc, #248]	@ (800e5bc <__mdiff+0x124>)
 800e4c2:	f000 fca9 	bl	800ee18 <__assert_func>
 800e4c6:	2301      	movs	r3, #1
 800e4c8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e4cc:	4610      	mov	r0, r2
 800e4ce:	b003      	add	sp, #12
 800e4d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4d4:	bfbc      	itt	lt
 800e4d6:	464b      	movlt	r3, r9
 800e4d8:	46a1      	movlt	r9, r4
 800e4da:	4630      	mov	r0, r6
 800e4dc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e4e0:	bfba      	itte	lt
 800e4e2:	461c      	movlt	r4, r3
 800e4e4:	2501      	movlt	r5, #1
 800e4e6:	2500      	movge	r5, #0
 800e4e8:	f7ff fd48 	bl	800df7c <_Balloc>
 800e4ec:	4602      	mov	r2, r0
 800e4ee:	b918      	cbnz	r0, 800e4f8 <__mdiff+0x60>
 800e4f0:	f240 2145 	movw	r1, #581	@ 0x245
 800e4f4:	4b30      	ldr	r3, [pc, #192]	@ (800e5b8 <__mdiff+0x120>)
 800e4f6:	e7e3      	b.n	800e4c0 <__mdiff+0x28>
 800e4f8:	f100 0b14 	add.w	fp, r0, #20
 800e4fc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e500:	f109 0310 	add.w	r3, r9, #16
 800e504:	60c5      	str	r5, [r0, #12]
 800e506:	f04f 0c00 	mov.w	ip, #0
 800e50a:	f109 0514 	add.w	r5, r9, #20
 800e50e:	46d9      	mov	r9, fp
 800e510:	6926      	ldr	r6, [r4, #16]
 800e512:	f104 0e14 	add.w	lr, r4, #20
 800e516:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e51a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e51e:	9301      	str	r3, [sp, #4]
 800e520:	9b01      	ldr	r3, [sp, #4]
 800e522:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e526:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e52a:	b281      	uxth	r1, r0
 800e52c:	9301      	str	r3, [sp, #4]
 800e52e:	fa1f f38a 	uxth.w	r3, sl
 800e532:	1a5b      	subs	r3, r3, r1
 800e534:	0c00      	lsrs	r0, r0, #16
 800e536:	4463      	add	r3, ip
 800e538:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e53c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e540:	b29b      	uxth	r3, r3
 800e542:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e546:	4576      	cmp	r6, lr
 800e548:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e54c:	f849 3b04 	str.w	r3, [r9], #4
 800e550:	d8e6      	bhi.n	800e520 <__mdiff+0x88>
 800e552:	1b33      	subs	r3, r6, r4
 800e554:	3b15      	subs	r3, #21
 800e556:	f023 0303 	bic.w	r3, r3, #3
 800e55a:	3415      	adds	r4, #21
 800e55c:	3304      	adds	r3, #4
 800e55e:	42a6      	cmp	r6, r4
 800e560:	bf38      	it	cc
 800e562:	2304      	movcc	r3, #4
 800e564:	441d      	add	r5, r3
 800e566:	445b      	add	r3, fp
 800e568:	461e      	mov	r6, r3
 800e56a:	462c      	mov	r4, r5
 800e56c:	4544      	cmp	r4, r8
 800e56e:	d30e      	bcc.n	800e58e <__mdiff+0xf6>
 800e570:	f108 0103 	add.w	r1, r8, #3
 800e574:	1b49      	subs	r1, r1, r5
 800e576:	f021 0103 	bic.w	r1, r1, #3
 800e57a:	3d03      	subs	r5, #3
 800e57c:	45a8      	cmp	r8, r5
 800e57e:	bf38      	it	cc
 800e580:	2100      	movcc	r1, #0
 800e582:	440b      	add	r3, r1
 800e584:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e588:	b199      	cbz	r1, 800e5b2 <__mdiff+0x11a>
 800e58a:	6117      	str	r7, [r2, #16]
 800e58c:	e79e      	b.n	800e4cc <__mdiff+0x34>
 800e58e:	46e6      	mov	lr, ip
 800e590:	f854 1b04 	ldr.w	r1, [r4], #4
 800e594:	fa1f fc81 	uxth.w	ip, r1
 800e598:	44f4      	add	ip, lr
 800e59a:	0c08      	lsrs	r0, r1, #16
 800e59c:	4471      	add	r1, lr
 800e59e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e5a2:	b289      	uxth	r1, r1
 800e5a4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e5a8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e5ac:	f846 1b04 	str.w	r1, [r6], #4
 800e5b0:	e7dc      	b.n	800e56c <__mdiff+0xd4>
 800e5b2:	3f01      	subs	r7, #1
 800e5b4:	e7e6      	b.n	800e584 <__mdiff+0xec>
 800e5b6:	bf00      	nop
 800e5b8:	0800f8b7 	.word	0x0800f8b7
 800e5bc:	0800f8c8 	.word	0x0800f8c8

0800e5c0 <__d2b>:
 800e5c0:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 800e5c4:	2101      	movs	r1, #1
 800e5c6:	4690      	mov	r8, r2
 800e5c8:	4699      	mov	r9, r3
 800e5ca:	9e08      	ldr	r6, [sp, #32]
 800e5cc:	f7ff fcd6 	bl	800df7c <_Balloc>
 800e5d0:	4604      	mov	r4, r0
 800e5d2:	b930      	cbnz	r0, 800e5e2 <__d2b+0x22>
 800e5d4:	4602      	mov	r2, r0
 800e5d6:	f240 310f 	movw	r1, #783	@ 0x30f
 800e5da:	4b23      	ldr	r3, [pc, #140]	@ (800e668 <__d2b+0xa8>)
 800e5dc:	4823      	ldr	r0, [pc, #140]	@ (800e66c <__d2b+0xac>)
 800e5de:	f000 fc1b 	bl	800ee18 <__assert_func>
 800e5e2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e5e6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e5ea:	b10d      	cbz	r5, 800e5f0 <__d2b+0x30>
 800e5ec:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e5f0:	9301      	str	r3, [sp, #4]
 800e5f2:	f1b8 0300 	subs.w	r3, r8, #0
 800e5f6:	d024      	beq.n	800e642 <__d2b+0x82>
 800e5f8:	4668      	mov	r0, sp
 800e5fa:	9300      	str	r3, [sp, #0]
 800e5fc:	f7ff fd85 	bl	800e10a <__lo0bits>
 800e600:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e604:	b1d8      	cbz	r0, 800e63e <__d2b+0x7e>
 800e606:	f1c0 0320 	rsb	r3, r0, #32
 800e60a:	fa02 f303 	lsl.w	r3, r2, r3
 800e60e:	430b      	orrs	r3, r1
 800e610:	40c2      	lsrs	r2, r0
 800e612:	6163      	str	r3, [r4, #20]
 800e614:	9201      	str	r2, [sp, #4]
 800e616:	9b01      	ldr	r3, [sp, #4]
 800e618:	2b00      	cmp	r3, #0
 800e61a:	bf0c      	ite	eq
 800e61c:	2201      	moveq	r2, #1
 800e61e:	2202      	movne	r2, #2
 800e620:	61a3      	str	r3, [r4, #24]
 800e622:	6122      	str	r2, [r4, #16]
 800e624:	b1ad      	cbz	r5, 800e652 <__d2b+0x92>
 800e626:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e62a:	4405      	add	r5, r0
 800e62c:	6035      	str	r5, [r6, #0]
 800e62e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e632:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e634:	6018      	str	r0, [r3, #0]
 800e636:	4620      	mov	r0, r4
 800e638:	b002      	add	sp, #8
 800e63a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800e63e:	6161      	str	r1, [r4, #20]
 800e640:	e7e9      	b.n	800e616 <__d2b+0x56>
 800e642:	a801      	add	r0, sp, #4
 800e644:	f7ff fd61 	bl	800e10a <__lo0bits>
 800e648:	9b01      	ldr	r3, [sp, #4]
 800e64a:	2201      	movs	r2, #1
 800e64c:	6163      	str	r3, [r4, #20]
 800e64e:	3020      	adds	r0, #32
 800e650:	e7e7      	b.n	800e622 <__d2b+0x62>
 800e652:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e656:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e65a:	6030      	str	r0, [r6, #0]
 800e65c:	6918      	ldr	r0, [r3, #16]
 800e65e:	f7ff fd35 	bl	800e0cc <__hi0bits>
 800e662:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e666:	e7e4      	b.n	800e632 <__d2b+0x72>
 800e668:	0800f8b7 	.word	0x0800f8b7
 800e66c:	0800f8c8 	.word	0x0800f8c8

0800e670 <__ssputs_r>:
 800e670:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e674:	461f      	mov	r7, r3
 800e676:	688e      	ldr	r6, [r1, #8]
 800e678:	4682      	mov	sl, r0
 800e67a:	42be      	cmp	r6, r7
 800e67c:	460c      	mov	r4, r1
 800e67e:	4690      	mov	r8, r2
 800e680:	680b      	ldr	r3, [r1, #0]
 800e682:	d82d      	bhi.n	800e6e0 <__ssputs_r+0x70>
 800e684:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e688:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e68c:	d026      	beq.n	800e6dc <__ssputs_r+0x6c>
 800e68e:	6965      	ldr	r5, [r4, #20]
 800e690:	6909      	ldr	r1, [r1, #16]
 800e692:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e696:	eba3 0901 	sub.w	r9, r3, r1
 800e69a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e69e:	1c7b      	adds	r3, r7, #1
 800e6a0:	444b      	add	r3, r9
 800e6a2:	106d      	asrs	r5, r5, #1
 800e6a4:	429d      	cmp	r5, r3
 800e6a6:	bf38      	it	cc
 800e6a8:	461d      	movcc	r5, r3
 800e6aa:	0553      	lsls	r3, r2, #21
 800e6ac:	d527      	bpl.n	800e6fe <__ssputs_r+0x8e>
 800e6ae:	4629      	mov	r1, r5
 800e6b0:	f7ff fbd8 	bl	800de64 <_malloc_r>
 800e6b4:	4606      	mov	r6, r0
 800e6b6:	b360      	cbz	r0, 800e712 <__ssputs_r+0xa2>
 800e6b8:	464a      	mov	r2, r9
 800e6ba:	6921      	ldr	r1, [r4, #16]
 800e6bc:	f7fe fcf5 	bl	800d0aa <memcpy>
 800e6c0:	89a3      	ldrh	r3, [r4, #12]
 800e6c2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e6c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e6ca:	81a3      	strh	r3, [r4, #12]
 800e6cc:	6126      	str	r6, [r4, #16]
 800e6ce:	444e      	add	r6, r9
 800e6d0:	6026      	str	r6, [r4, #0]
 800e6d2:	463e      	mov	r6, r7
 800e6d4:	6165      	str	r5, [r4, #20]
 800e6d6:	eba5 0509 	sub.w	r5, r5, r9
 800e6da:	60a5      	str	r5, [r4, #8]
 800e6dc:	42be      	cmp	r6, r7
 800e6de:	d900      	bls.n	800e6e2 <__ssputs_r+0x72>
 800e6e0:	463e      	mov	r6, r7
 800e6e2:	4632      	mov	r2, r6
 800e6e4:	4641      	mov	r1, r8
 800e6e6:	6820      	ldr	r0, [r4, #0]
 800e6e8:	f7fe fc04 	bl	800cef4 <memmove>
 800e6ec:	2000      	movs	r0, #0
 800e6ee:	68a3      	ldr	r3, [r4, #8]
 800e6f0:	1b9b      	subs	r3, r3, r6
 800e6f2:	60a3      	str	r3, [r4, #8]
 800e6f4:	6823      	ldr	r3, [r4, #0]
 800e6f6:	4433      	add	r3, r6
 800e6f8:	6023      	str	r3, [r4, #0]
 800e6fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e6fe:	462a      	mov	r2, r5
 800e700:	f000 fbce 	bl	800eea0 <_realloc_r>
 800e704:	4606      	mov	r6, r0
 800e706:	2800      	cmp	r0, #0
 800e708:	d1e0      	bne.n	800e6cc <__ssputs_r+0x5c>
 800e70a:	4650      	mov	r0, sl
 800e70c:	6921      	ldr	r1, [r4, #16]
 800e70e:	f7ff fb37 	bl	800dd80 <_free_r>
 800e712:	230c      	movs	r3, #12
 800e714:	f8ca 3000 	str.w	r3, [sl]
 800e718:	89a3      	ldrh	r3, [r4, #12]
 800e71a:	f04f 30ff 	mov.w	r0, #4294967295
 800e71e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e722:	81a3      	strh	r3, [r4, #12]
 800e724:	e7e9      	b.n	800e6fa <__ssputs_r+0x8a>
	...

0800e728 <_svfiprintf_r>:
 800e728:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e72c:	4698      	mov	r8, r3
 800e72e:	898b      	ldrh	r3, [r1, #12]
 800e730:	4607      	mov	r7, r0
 800e732:	061b      	lsls	r3, r3, #24
 800e734:	460d      	mov	r5, r1
 800e736:	4614      	mov	r4, r2
 800e738:	b09d      	sub	sp, #116	@ 0x74
 800e73a:	d510      	bpl.n	800e75e <_svfiprintf_r+0x36>
 800e73c:	690b      	ldr	r3, [r1, #16]
 800e73e:	b973      	cbnz	r3, 800e75e <_svfiprintf_r+0x36>
 800e740:	2140      	movs	r1, #64	@ 0x40
 800e742:	f7ff fb8f 	bl	800de64 <_malloc_r>
 800e746:	6028      	str	r0, [r5, #0]
 800e748:	6128      	str	r0, [r5, #16]
 800e74a:	b930      	cbnz	r0, 800e75a <_svfiprintf_r+0x32>
 800e74c:	230c      	movs	r3, #12
 800e74e:	603b      	str	r3, [r7, #0]
 800e750:	f04f 30ff 	mov.w	r0, #4294967295
 800e754:	b01d      	add	sp, #116	@ 0x74
 800e756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e75a:	2340      	movs	r3, #64	@ 0x40
 800e75c:	616b      	str	r3, [r5, #20]
 800e75e:	2300      	movs	r3, #0
 800e760:	9309      	str	r3, [sp, #36]	@ 0x24
 800e762:	2320      	movs	r3, #32
 800e764:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e768:	2330      	movs	r3, #48	@ 0x30
 800e76a:	f04f 0901 	mov.w	r9, #1
 800e76e:	f8cd 800c 	str.w	r8, [sp, #12]
 800e772:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 800e90c <_svfiprintf_r+0x1e4>
 800e776:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e77a:	4623      	mov	r3, r4
 800e77c:	469a      	mov	sl, r3
 800e77e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e782:	b10a      	cbz	r2, 800e788 <_svfiprintf_r+0x60>
 800e784:	2a25      	cmp	r2, #37	@ 0x25
 800e786:	d1f9      	bne.n	800e77c <_svfiprintf_r+0x54>
 800e788:	ebba 0b04 	subs.w	fp, sl, r4
 800e78c:	d00b      	beq.n	800e7a6 <_svfiprintf_r+0x7e>
 800e78e:	465b      	mov	r3, fp
 800e790:	4622      	mov	r2, r4
 800e792:	4629      	mov	r1, r5
 800e794:	4638      	mov	r0, r7
 800e796:	f7ff ff6b 	bl	800e670 <__ssputs_r>
 800e79a:	3001      	adds	r0, #1
 800e79c:	f000 80a7 	beq.w	800e8ee <_svfiprintf_r+0x1c6>
 800e7a0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e7a2:	445a      	add	r2, fp
 800e7a4:	9209      	str	r2, [sp, #36]	@ 0x24
 800e7a6:	f89a 3000 	ldrb.w	r3, [sl]
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	f000 809f 	beq.w	800e8ee <_svfiprintf_r+0x1c6>
 800e7b0:	2300      	movs	r3, #0
 800e7b2:	f04f 32ff 	mov.w	r2, #4294967295
 800e7b6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e7ba:	f10a 0a01 	add.w	sl, sl, #1
 800e7be:	9304      	str	r3, [sp, #16]
 800e7c0:	9307      	str	r3, [sp, #28]
 800e7c2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e7c6:	931a      	str	r3, [sp, #104]	@ 0x68
 800e7c8:	4654      	mov	r4, sl
 800e7ca:	2205      	movs	r2, #5
 800e7cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e7d0:	484e      	ldr	r0, [pc, #312]	@ (800e90c <_svfiprintf_r+0x1e4>)
 800e7d2:	f7fe fc5c 	bl	800d08e <memchr>
 800e7d6:	9a04      	ldr	r2, [sp, #16]
 800e7d8:	b9d8      	cbnz	r0, 800e812 <_svfiprintf_r+0xea>
 800e7da:	06d0      	lsls	r0, r2, #27
 800e7dc:	bf44      	itt	mi
 800e7de:	2320      	movmi	r3, #32
 800e7e0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e7e4:	0711      	lsls	r1, r2, #28
 800e7e6:	bf44      	itt	mi
 800e7e8:	232b      	movmi	r3, #43	@ 0x2b
 800e7ea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e7ee:	f89a 3000 	ldrb.w	r3, [sl]
 800e7f2:	2b2a      	cmp	r3, #42	@ 0x2a
 800e7f4:	d015      	beq.n	800e822 <_svfiprintf_r+0xfa>
 800e7f6:	4654      	mov	r4, sl
 800e7f8:	2000      	movs	r0, #0
 800e7fa:	f04f 0c0a 	mov.w	ip, #10
 800e7fe:	9a07      	ldr	r2, [sp, #28]
 800e800:	4621      	mov	r1, r4
 800e802:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e806:	3b30      	subs	r3, #48	@ 0x30
 800e808:	2b09      	cmp	r3, #9
 800e80a:	d94b      	bls.n	800e8a4 <_svfiprintf_r+0x17c>
 800e80c:	b1b0      	cbz	r0, 800e83c <_svfiprintf_r+0x114>
 800e80e:	9207      	str	r2, [sp, #28]
 800e810:	e014      	b.n	800e83c <_svfiprintf_r+0x114>
 800e812:	eba0 0308 	sub.w	r3, r0, r8
 800e816:	fa09 f303 	lsl.w	r3, r9, r3
 800e81a:	4313      	orrs	r3, r2
 800e81c:	46a2      	mov	sl, r4
 800e81e:	9304      	str	r3, [sp, #16]
 800e820:	e7d2      	b.n	800e7c8 <_svfiprintf_r+0xa0>
 800e822:	9b03      	ldr	r3, [sp, #12]
 800e824:	1d19      	adds	r1, r3, #4
 800e826:	681b      	ldr	r3, [r3, #0]
 800e828:	9103      	str	r1, [sp, #12]
 800e82a:	2b00      	cmp	r3, #0
 800e82c:	bfbb      	ittet	lt
 800e82e:	425b      	neglt	r3, r3
 800e830:	f042 0202 	orrlt.w	r2, r2, #2
 800e834:	9307      	strge	r3, [sp, #28]
 800e836:	9307      	strlt	r3, [sp, #28]
 800e838:	bfb8      	it	lt
 800e83a:	9204      	strlt	r2, [sp, #16]
 800e83c:	7823      	ldrb	r3, [r4, #0]
 800e83e:	2b2e      	cmp	r3, #46	@ 0x2e
 800e840:	d10a      	bne.n	800e858 <_svfiprintf_r+0x130>
 800e842:	7863      	ldrb	r3, [r4, #1]
 800e844:	2b2a      	cmp	r3, #42	@ 0x2a
 800e846:	d132      	bne.n	800e8ae <_svfiprintf_r+0x186>
 800e848:	9b03      	ldr	r3, [sp, #12]
 800e84a:	3402      	adds	r4, #2
 800e84c:	1d1a      	adds	r2, r3, #4
 800e84e:	681b      	ldr	r3, [r3, #0]
 800e850:	9203      	str	r2, [sp, #12]
 800e852:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e856:	9305      	str	r3, [sp, #20]
 800e858:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 800e910 <_svfiprintf_r+0x1e8>
 800e85c:	2203      	movs	r2, #3
 800e85e:	4650      	mov	r0, sl
 800e860:	7821      	ldrb	r1, [r4, #0]
 800e862:	f7fe fc14 	bl	800d08e <memchr>
 800e866:	b138      	cbz	r0, 800e878 <_svfiprintf_r+0x150>
 800e868:	2240      	movs	r2, #64	@ 0x40
 800e86a:	9b04      	ldr	r3, [sp, #16]
 800e86c:	eba0 000a 	sub.w	r0, r0, sl
 800e870:	4082      	lsls	r2, r0
 800e872:	4313      	orrs	r3, r2
 800e874:	3401      	adds	r4, #1
 800e876:	9304      	str	r3, [sp, #16]
 800e878:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e87c:	2206      	movs	r2, #6
 800e87e:	4825      	ldr	r0, [pc, #148]	@ (800e914 <_svfiprintf_r+0x1ec>)
 800e880:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e884:	f7fe fc03 	bl	800d08e <memchr>
 800e888:	2800      	cmp	r0, #0
 800e88a:	d036      	beq.n	800e8fa <_svfiprintf_r+0x1d2>
 800e88c:	4b22      	ldr	r3, [pc, #136]	@ (800e918 <_svfiprintf_r+0x1f0>)
 800e88e:	bb1b      	cbnz	r3, 800e8d8 <_svfiprintf_r+0x1b0>
 800e890:	9b03      	ldr	r3, [sp, #12]
 800e892:	3307      	adds	r3, #7
 800e894:	f023 0307 	bic.w	r3, r3, #7
 800e898:	3308      	adds	r3, #8
 800e89a:	9303      	str	r3, [sp, #12]
 800e89c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e89e:	4433      	add	r3, r6
 800e8a0:	9309      	str	r3, [sp, #36]	@ 0x24
 800e8a2:	e76a      	b.n	800e77a <_svfiprintf_r+0x52>
 800e8a4:	460c      	mov	r4, r1
 800e8a6:	2001      	movs	r0, #1
 800e8a8:	fb0c 3202 	mla	r2, ip, r2, r3
 800e8ac:	e7a8      	b.n	800e800 <_svfiprintf_r+0xd8>
 800e8ae:	2300      	movs	r3, #0
 800e8b0:	f04f 0c0a 	mov.w	ip, #10
 800e8b4:	4619      	mov	r1, r3
 800e8b6:	3401      	adds	r4, #1
 800e8b8:	9305      	str	r3, [sp, #20]
 800e8ba:	4620      	mov	r0, r4
 800e8bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e8c0:	3a30      	subs	r2, #48	@ 0x30
 800e8c2:	2a09      	cmp	r2, #9
 800e8c4:	d903      	bls.n	800e8ce <_svfiprintf_r+0x1a6>
 800e8c6:	2b00      	cmp	r3, #0
 800e8c8:	d0c6      	beq.n	800e858 <_svfiprintf_r+0x130>
 800e8ca:	9105      	str	r1, [sp, #20]
 800e8cc:	e7c4      	b.n	800e858 <_svfiprintf_r+0x130>
 800e8ce:	4604      	mov	r4, r0
 800e8d0:	2301      	movs	r3, #1
 800e8d2:	fb0c 2101 	mla	r1, ip, r1, r2
 800e8d6:	e7f0      	b.n	800e8ba <_svfiprintf_r+0x192>
 800e8d8:	ab03      	add	r3, sp, #12
 800e8da:	9300      	str	r3, [sp, #0]
 800e8dc:	462a      	mov	r2, r5
 800e8de:	4638      	mov	r0, r7
 800e8e0:	4b0e      	ldr	r3, [pc, #56]	@ (800e91c <_svfiprintf_r+0x1f4>)
 800e8e2:	a904      	add	r1, sp, #16
 800e8e4:	f7fd fd0a 	bl	800c2fc <_printf_float>
 800e8e8:	1c42      	adds	r2, r0, #1
 800e8ea:	4606      	mov	r6, r0
 800e8ec:	d1d6      	bne.n	800e89c <_svfiprintf_r+0x174>
 800e8ee:	89ab      	ldrh	r3, [r5, #12]
 800e8f0:	065b      	lsls	r3, r3, #25
 800e8f2:	f53f af2d 	bmi.w	800e750 <_svfiprintf_r+0x28>
 800e8f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e8f8:	e72c      	b.n	800e754 <_svfiprintf_r+0x2c>
 800e8fa:	ab03      	add	r3, sp, #12
 800e8fc:	9300      	str	r3, [sp, #0]
 800e8fe:	462a      	mov	r2, r5
 800e900:	4638      	mov	r0, r7
 800e902:	4b06      	ldr	r3, [pc, #24]	@ (800e91c <_svfiprintf_r+0x1f4>)
 800e904:	a904      	add	r1, sp, #16
 800e906:	f7fd ff97 	bl	800c838 <_printf_i>
 800e90a:	e7ed      	b.n	800e8e8 <_svfiprintf_r+0x1c0>
 800e90c:	0800f921 	.word	0x0800f921
 800e910:	0800f927 	.word	0x0800f927
 800e914:	0800f92b 	.word	0x0800f92b
 800e918:	0800c2fd 	.word	0x0800c2fd
 800e91c:	0800e671 	.word	0x0800e671

0800e920 <__sfputc_r>:
 800e920:	6893      	ldr	r3, [r2, #8]
 800e922:	b410      	push	{r4}
 800e924:	3b01      	subs	r3, #1
 800e926:	2b00      	cmp	r3, #0
 800e928:	6093      	str	r3, [r2, #8]
 800e92a:	da07      	bge.n	800e93c <__sfputc_r+0x1c>
 800e92c:	6994      	ldr	r4, [r2, #24]
 800e92e:	42a3      	cmp	r3, r4
 800e930:	db01      	blt.n	800e936 <__sfputc_r+0x16>
 800e932:	290a      	cmp	r1, #10
 800e934:	d102      	bne.n	800e93c <__sfputc_r+0x1c>
 800e936:	bc10      	pop	{r4}
 800e938:	f7fe ba47 	b.w	800cdca <__swbuf_r>
 800e93c:	6813      	ldr	r3, [r2, #0]
 800e93e:	1c58      	adds	r0, r3, #1
 800e940:	6010      	str	r0, [r2, #0]
 800e942:	7019      	strb	r1, [r3, #0]
 800e944:	4608      	mov	r0, r1
 800e946:	bc10      	pop	{r4}
 800e948:	4770      	bx	lr

0800e94a <__sfputs_r>:
 800e94a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e94c:	4606      	mov	r6, r0
 800e94e:	460f      	mov	r7, r1
 800e950:	4614      	mov	r4, r2
 800e952:	18d5      	adds	r5, r2, r3
 800e954:	42ac      	cmp	r4, r5
 800e956:	d101      	bne.n	800e95c <__sfputs_r+0x12>
 800e958:	2000      	movs	r0, #0
 800e95a:	e007      	b.n	800e96c <__sfputs_r+0x22>
 800e95c:	463a      	mov	r2, r7
 800e95e:	4630      	mov	r0, r6
 800e960:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e964:	f7ff ffdc 	bl	800e920 <__sfputc_r>
 800e968:	1c43      	adds	r3, r0, #1
 800e96a:	d1f3      	bne.n	800e954 <__sfputs_r+0xa>
 800e96c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e970 <_vfiprintf_r>:
 800e970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e974:	460d      	mov	r5, r1
 800e976:	4614      	mov	r4, r2
 800e978:	4698      	mov	r8, r3
 800e97a:	4606      	mov	r6, r0
 800e97c:	b09d      	sub	sp, #116	@ 0x74
 800e97e:	b118      	cbz	r0, 800e988 <_vfiprintf_r+0x18>
 800e980:	6a03      	ldr	r3, [r0, #32]
 800e982:	b90b      	cbnz	r3, 800e988 <_vfiprintf_r+0x18>
 800e984:	f7fe f902 	bl	800cb8c <__sinit>
 800e988:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e98a:	07d9      	lsls	r1, r3, #31
 800e98c:	d405      	bmi.n	800e99a <_vfiprintf_r+0x2a>
 800e98e:	89ab      	ldrh	r3, [r5, #12]
 800e990:	059a      	lsls	r2, r3, #22
 800e992:	d402      	bmi.n	800e99a <_vfiprintf_r+0x2a>
 800e994:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e996:	f7fe fb78 	bl	800d08a <__retarget_lock_acquire_recursive>
 800e99a:	89ab      	ldrh	r3, [r5, #12]
 800e99c:	071b      	lsls	r3, r3, #28
 800e99e:	d501      	bpl.n	800e9a4 <_vfiprintf_r+0x34>
 800e9a0:	692b      	ldr	r3, [r5, #16]
 800e9a2:	b99b      	cbnz	r3, 800e9cc <_vfiprintf_r+0x5c>
 800e9a4:	4629      	mov	r1, r5
 800e9a6:	4630      	mov	r0, r6
 800e9a8:	f7fe fa4e 	bl	800ce48 <__swsetup_r>
 800e9ac:	b170      	cbz	r0, 800e9cc <_vfiprintf_r+0x5c>
 800e9ae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e9b0:	07dc      	lsls	r4, r3, #31
 800e9b2:	d504      	bpl.n	800e9be <_vfiprintf_r+0x4e>
 800e9b4:	f04f 30ff 	mov.w	r0, #4294967295
 800e9b8:	b01d      	add	sp, #116	@ 0x74
 800e9ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9be:	89ab      	ldrh	r3, [r5, #12]
 800e9c0:	0598      	lsls	r0, r3, #22
 800e9c2:	d4f7      	bmi.n	800e9b4 <_vfiprintf_r+0x44>
 800e9c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e9c6:	f7fe fb61 	bl	800d08c <__retarget_lock_release_recursive>
 800e9ca:	e7f3      	b.n	800e9b4 <_vfiprintf_r+0x44>
 800e9cc:	2300      	movs	r3, #0
 800e9ce:	9309      	str	r3, [sp, #36]	@ 0x24
 800e9d0:	2320      	movs	r3, #32
 800e9d2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e9d6:	2330      	movs	r3, #48	@ 0x30
 800e9d8:	f04f 0901 	mov.w	r9, #1
 800e9dc:	f8cd 800c 	str.w	r8, [sp, #12]
 800e9e0:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800eb8c <_vfiprintf_r+0x21c>
 800e9e4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e9e8:	4623      	mov	r3, r4
 800e9ea:	469a      	mov	sl, r3
 800e9ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e9f0:	b10a      	cbz	r2, 800e9f6 <_vfiprintf_r+0x86>
 800e9f2:	2a25      	cmp	r2, #37	@ 0x25
 800e9f4:	d1f9      	bne.n	800e9ea <_vfiprintf_r+0x7a>
 800e9f6:	ebba 0b04 	subs.w	fp, sl, r4
 800e9fa:	d00b      	beq.n	800ea14 <_vfiprintf_r+0xa4>
 800e9fc:	465b      	mov	r3, fp
 800e9fe:	4622      	mov	r2, r4
 800ea00:	4629      	mov	r1, r5
 800ea02:	4630      	mov	r0, r6
 800ea04:	f7ff ffa1 	bl	800e94a <__sfputs_r>
 800ea08:	3001      	adds	r0, #1
 800ea0a:	f000 80a7 	beq.w	800eb5c <_vfiprintf_r+0x1ec>
 800ea0e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ea10:	445a      	add	r2, fp
 800ea12:	9209      	str	r2, [sp, #36]	@ 0x24
 800ea14:	f89a 3000 	ldrb.w	r3, [sl]
 800ea18:	2b00      	cmp	r3, #0
 800ea1a:	f000 809f 	beq.w	800eb5c <_vfiprintf_r+0x1ec>
 800ea1e:	2300      	movs	r3, #0
 800ea20:	f04f 32ff 	mov.w	r2, #4294967295
 800ea24:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ea28:	f10a 0a01 	add.w	sl, sl, #1
 800ea2c:	9304      	str	r3, [sp, #16]
 800ea2e:	9307      	str	r3, [sp, #28]
 800ea30:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ea34:	931a      	str	r3, [sp, #104]	@ 0x68
 800ea36:	4654      	mov	r4, sl
 800ea38:	2205      	movs	r2, #5
 800ea3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ea3e:	4853      	ldr	r0, [pc, #332]	@ (800eb8c <_vfiprintf_r+0x21c>)
 800ea40:	f7fe fb25 	bl	800d08e <memchr>
 800ea44:	9a04      	ldr	r2, [sp, #16]
 800ea46:	b9d8      	cbnz	r0, 800ea80 <_vfiprintf_r+0x110>
 800ea48:	06d1      	lsls	r1, r2, #27
 800ea4a:	bf44      	itt	mi
 800ea4c:	2320      	movmi	r3, #32
 800ea4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ea52:	0713      	lsls	r3, r2, #28
 800ea54:	bf44      	itt	mi
 800ea56:	232b      	movmi	r3, #43	@ 0x2b
 800ea58:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ea5c:	f89a 3000 	ldrb.w	r3, [sl]
 800ea60:	2b2a      	cmp	r3, #42	@ 0x2a
 800ea62:	d015      	beq.n	800ea90 <_vfiprintf_r+0x120>
 800ea64:	4654      	mov	r4, sl
 800ea66:	2000      	movs	r0, #0
 800ea68:	f04f 0c0a 	mov.w	ip, #10
 800ea6c:	9a07      	ldr	r2, [sp, #28]
 800ea6e:	4621      	mov	r1, r4
 800ea70:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ea74:	3b30      	subs	r3, #48	@ 0x30
 800ea76:	2b09      	cmp	r3, #9
 800ea78:	d94b      	bls.n	800eb12 <_vfiprintf_r+0x1a2>
 800ea7a:	b1b0      	cbz	r0, 800eaaa <_vfiprintf_r+0x13a>
 800ea7c:	9207      	str	r2, [sp, #28]
 800ea7e:	e014      	b.n	800eaaa <_vfiprintf_r+0x13a>
 800ea80:	eba0 0308 	sub.w	r3, r0, r8
 800ea84:	fa09 f303 	lsl.w	r3, r9, r3
 800ea88:	4313      	orrs	r3, r2
 800ea8a:	46a2      	mov	sl, r4
 800ea8c:	9304      	str	r3, [sp, #16]
 800ea8e:	e7d2      	b.n	800ea36 <_vfiprintf_r+0xc6>
 800ea90:	9b03      	ldr	r3, [sp, #12]
 800ea92:	1d19      	adds	r1, r3, #4
 800ea94:	681b      	ldr	r3, [r3, #0]
 800ea96:	9103      	str	r1, [sp, #12]
 800ea98:	2b00      	cmp	r3, #0
 800ea9a:	bfbb      	ittet	lt
 800ea9c:	425b      	neglt	r3, r3
 800ea9e:	f042 0202 	orrlt.w	r2, r2, #2
 800eaa2:	9307      	strge	r3, [sp, #28]
 800eaa4:	9307      	strlt	r3, [sp, #28]
 800eaa6:	bfb8      	it	lt
 800eaa8:	9204      	strlt	r2, [sp, #16]
 800eaaa:	7823      	ldrb	r3, [r4, #0]
 800eaac:	2b2e      	cmp	r3, #46	@ 0x2e
 800eaae:	d10a      	bne.n	800eac6 <_vfiprintf_r+0x156>
 800eab0:	7863      	ldrb	r3, [r4, #1]
 800eab2:	2b2a      	cmp	r3, #42	@ 0x2a
 800eab4:	d132      	bne.n	800eb1c <_vfiprintf_r+0x1ac>
 800eab6:	9b03      	ldr	r3, [sp, #12]
 800eab8:	3402      	adds	r4, #2
 800eaba:	1d1a      	adds	r2, r3, #4
 800eabc:	681b      	ldr	r3, [r3, #0]
 800eabe:	9203      	str	r2, [sp, #12]
 800eac0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800eac4:	9305      	str	r3, [sp, #20]
 800eac6:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800eb90 <_vfiprintf_r+0x220>
 800eaca:	2203      	movs	r2, #3
 800eacc:	4650      	mov	r0, sl
 800eace:	7821      	ldrb	r1, [r4, #0]
 800ead0:	f7fe fadd 	bl	800d08e <memchr>
 800ead4:	b138      	cbz	r0, 800eae6 <_vfiprintf_r+0x176>
 800ead6:	2240      	movs	r2, #64	@ 0x40
 800ead8:	9b04      	ldr	r3, [sp, #16]
 800eada:	eba0 000a 	sub.w	r0, r0, sl
 800eade:	4082      	lsls	r2, r0
 800eae0:	4313      	orrs	r3, r2
 800eae2:	3401      	adds	r4, #1
 800eae4:	9304      	str	r3, [sp, #16]
 800eae6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eaea:	2206      	movs	r2, #6
 800eaec:	4829      	ldr	r0, [pc, #164]	@ (800eb94 <_vfiprintf_r+0x224>)
 800eaee:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800eaf2:	f7fe facc 	bl	800d08e <memchr>
 800eaf6:	2800      	cmp	r0, #0
 800eaf8:	d03f      	beq.n	800eb7a <_vfiprintf_r+0x20a>
 800eafa:	4b27      	ldr	r3, [pc, #156]	@ (800eb98 <_vfiprintf_r+0x228>)
 800eafc:	bb1b      	cbnz	r3, 800eb46 <_vfiprintf_r+0x1d6>
 800eafe:	9b03      	ldr	r3, [sp, #12]
 800eb00:	3307      	adds	r3, #7
 800eb02:	f023 0307 	bic.w	r3, r3, #7
 800eb06:	3308      	adds	r3, #8
 800eb08:	9303      	str	r3, [sp, #12]
 800eb0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eb0c:	443b      	add	r3, r7
 800eb0e:	9309      	str	r3, [sp, #36]	@ 0x24
 800eb10:	e76a      	b.n	800e9e8 <_vfiprintf_r+0x78>
 800eb12:	460c      	mov	r4, r1
 800eb14:	2001      	movs	r0, #1
 800eb16:	fb0c 3202 	mla	r2, ip, r2, r3
 800eb1a:	e7a8      	b.n	800ea6e <_vfiprintf_r+0xfe>
 800eb1c:	2300      	movs	r3, #0
 800eb1e:	f04f 0c0a 	mov.w	ip, #10
 800eb22:	4619      	mov	r1, r3
 800eb24:	3401      	adds	r4, #1
 800eb26:	9305      	str	r3, [sp, #20]
 800eb28:	4620      	mov	r0, r4
 800eb2a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eb2e:	3a30      	subs	r2, #48	@ 0x30
 800eb30:	2a09      	cmp	r2, #9
 800eb32:	d903      	bls.n	800eb3c <_vfiprintf_r+0x1cc>
 800eb34:	2b00      	cmp	r3, #0
 800eb36:	d0c6      	beq.n	800eac6 <_vfiprintf_r+0x156>
 800eb38:	9105      	str	r1, [sp, #20]
 800eb3a:	e7c4      	b.n	800eac6 <_vfiprintf_r+0x156>
 800eb3c:	4604      	mov	r4, r0
 800eb3e:	2301      	movs	r3, #1
 800eb40:	fb0c 2101 	mla	r1, ip, r1, r2
 800eb44:	e7f0      	b.n	800eb28 <_vfiprintf_r+0x1b8>
 800eb46:	ab03      	add	r3, sp, #12
 800eb48:	9300      	str	r3, [sp, #0]
 800eb4a:	462a      	mov	r2, r5
 800eb4c:	4630      	mov	r0, r6
 800eb4e:	4b13      	ldr	r3, [pc, #76]	@ (800eb9c <_vfiprintf_r+0x22c>)
 800eb50:	a904      	add	r1, sp, #16
 800eb52:	f7fd fbd3 	bl	800c2fc <_printf_float>
 800eb56:	4607      	mov	r7, r0
 800eb58:	1c78      	adds	r0, r7, #1
 800eb5a:	d1d6      	bne.n	800eb0a <_vfiprintf_r+0x19a>
 800eb5c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800eb5e:	07d9      	lsls	r1, r3, #31
 800eb60:	d405      	bmi.n	800eb6e <_vfiprintf_r+0x1fe>
 800eb62:	89ab      	ldrh	r3, [r5, #12]
 800eb64:	059a      	lsls	r2, r3, #22
 800eb66:	d402      	bmi.n	800eb6e <_vfiprintf_r+0x1fe>
 800eb68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800eb6a:	f7fe fa8f 	bl	800d08c <__retarget_lock_release_recursive>
 800eb6e:	89ab      	ldrh	r3, [r5, #12]
 800eb70:	065b      	lsls	r3, r3, #25
 800eb72:	f53f af1f 	bmi.w	800e9b4 <_vfiprintf_r+0x44>
 800eb76:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800eb78:	e71e      	b.n	800e9b8 <_vfiprintf_r+0x48>
 800eb7a:	ab03      	add	r3, sp, #12
 800eb7c:	9300      	str	r3, [sp, #0]
 800eb7e:	462a      	mov	r2, r5
 800eb80:	4630      	mov	r0, r6
 800eb82:	4b06      	ldr	r3, [pc, #24]	@ (800eb9c <_vfiprintf_r+0x22c>)
 800eb84:	a904      	add	r1, sp, #16
 800eb86:	f7fd fe57 	bl	800c838 <_printf_i>
 800eb8a:	e7e4      	b.n	800eb56 <_vfiprintf_r+0x1e6>
 800eb8c:	0800f921 	.word	0x0800f921
 800eb90:	0800f927 	.word	0x0800f927
 800eb94:	0800f92b 	.word	0x0800f92b
 800eb98:	0800c2fd 	.word	0x0800c2fd
 800eb9c:	0800e94b 	.word	0x0800e94b

0800eba0 <__sflush_r>:
 800eba0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800eba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eba6:	0716      	lsls	r6, r2, #28
 800eba8:	4605      	mov	r5, r0
 800ebaa:	460c      	mov	r4, r1
 800ebac:	d454      	bmi.n	800ec58 <__sflush_r+0xb8>
 800ebae:	684b      	ldr	r3, [r1, #4]
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	dc02      	bgt.n	800ebba <__sflush_r+0x1a>
 800ebb4:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ebb6:	2b00      	cmp	r3, #0
 800ebb8:	dd48      	ble.n	800ec4c <__sflush_r+0xac>
 800ebba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ebbc:	2e00      	cmp	r6, #0
 800ebbe:	d045      	beq.n	800ec4c <__sflush_r+0xac>
 800ebc0:	2300      	movs	r3, #0
 800ebc2:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ebc6:	682f      	ldr	r7, [r5, #0]
 800ebc8:	6a21      	ldr	r1, [r4, #32]
 800ebca:	602b      	str	r3, [r5, #0]
 800ebcc:	d030      	beq.n	800ec30 <__sflush_r+0x90>
 800ebce:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ebd0:	89a3      	ldrh	r3, [r4, #12]
 800ebd2:	0759      	lsls	r1, r3, #29
 800ebd4:	d505      	bpl.n	800ebe2 <__sflush_r+0x42>
 800ebd6:	6863      	ldr	r3, [r4, #4]
 800ebd8:	1ad2      	subs	r2, r2, r3
 800ebda:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ebdc:	b10b      	cbz	r3, 800ebe2 <__sflush_r+0x42>
 800ebde:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ebe0:	1ad2      	subs	r2, r2, r3
 800ebe2:	2300      	movs	r3, #0
 800ebe4:	4628      	mov	r0, r5
 800ebe6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ebe8:	6a21      	ldr	r1, [r4, #32]
 800ebea:	47b0      	blx	r6
 800ebec:	1c43      	adds	r3, r0, #1
 800ebee:	89a3      	ldrh	r3, [r4, #12]
 800ebf0:	d106      	bne.n	800ec00 <__sflush_r+0x60>
 800ebf2:	6829      	ldr	r1, [r5, #0]
 800ebf4:	291d      	cmp	r1, #29
 800ebf6:	d82b      	bhi.n	800ec50 <__sflush_r+0xb0>
 800ebf8:	4a28      	ldr	r2, [pc, #160]	@ (800ec9c <__sflush_r+0xfc>)
 800ebfa:	40ca      	lsrs	r2, r1
 800ebfc:	07d6      	lsls	r6, r2, #31
 800ebfe:	d527      	bpl.n	800ec50 <__sflush_r+0xb0>
 800ec00:	2200      	movs	r2, #0
 800ec02:	6062      	str	r2, [r4, #4]
 800ec04:	6922      	ldr	r2, [r4, #16]
 800ec06:	04d9      	lsls	r1, r3, #19
 800ec08:	6022      	str	r2, [r4, #0]
 800ec0a:	d504      	bpl.n	800ec16 <__sflush_r+0x76>
 800ec0c:	1c42      	adds	r2, r0, #1
 800ec0e:	d101      	bne.n	800ec14 <__sflush_r+0x74>
 800ec10:	682b      	ldr	r3, [r5, #0]
 800ec12:	b903      	cbnz	r3, 800ec16 <__sflush_r+0x76>
 800ec14:	6560      	str	r0, [r4, #84]	@ 0x54
 800ec16:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ec18:	602f      	str	r7, [r5, #0]
 800ec1a:	b1b9      	cbz	r1, 800ec4c <__sflush_r+0xac>
 800ec1c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ec20:	4299      	cmp	r1, r3
 800ec22:	d002      	beq.n	800ec2a <__sflush_r+0x8a>
 800ec24:	4628      	mov	r0, r5
 800ec26:	f7ff f8ab 	bl	800dd80 <_free_r>
 800ec2a:	2300      	movs	r3, #0
 800ec2c:	6363      	str	r3, [r4, #52]	@ 0x34
 800ec2e:	e00d      	b.n	800ec4c <__sflush_r+0xac>
 800ec30:	2301      	movs	r3, #1
 800ec32:	4628      	mov	r0, r5
 800ec34:	47b0      	blx	r6
 800ec36:	4602      	mov	r2, r0
 800ec38:	1c50      	adds	r0, r2, #1
 800ec3a:	d1c9      	bne.n	800ebd0 <__sflush_r+0x30>
 800ec3c:	682b      	ldr	r3, [r5, #0]
 800ec3e:	2b00      	cmp	r3, #0
 800ec40:	d0c6      	beq.n	800ebd0 <__sflush_r+0x30>
 800ec42:	2b1d      	cmp	r3, #29
 800ec44:	d001      	beq.n	800ec4a <__sflush_r+0xaa>
 800ec46:	2b16      	cmp	r3, #22
 800ec48:	d11d      	bne.n	800ec86 <__sflush_r+0xe6>
 800ec4a:	602f      	str	r7, [r5, #0]
 800ec4c:	2000      	movs	r0, #0
 800ec4e:	e021      	b.n	800ec94 <__sflush_r+0xf4>
 800ec50:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ec54:	b21b      	sxth	r3, r3
 800ec56:	e01a      	b.n	800ec8e <__sflush_r+0xee>
 800ec58:	690f      	ldr	r7, [r1, #16]
 800ec5a:	2f00      	cmp	r7, #0
 800ec5c:	d0f6      	beq.n	800ec4c <__sflush_r+0xac>
 800ec5e:	0793      	lsls	r3, r2, #30
 800ec60:	bf18      	it	ne
 800ec62:	2300      	movne	r3, #0
 800ec64:	680e      	ldr	r6, [r1, #0]
 800ec66:	bf08      	it	eq
 800ec68:	694b      	ldreq	r3, [r1, #20]
 800ec6a:	1bf6      	subs	r6, r6, r7
 800ec6c:	600f      	str	r7, [r1, #0]
 800ec6e:	608b      	str	r3, [r1, #8]
 800ec70:	2e00      	cmp	r6, #0
 800ec72:	ddeb      	ble.n	800ec4c <__sflush_r+0xac>
 800ec74:	4633      	mov	r3, r6
 800ec76:	463a      	mov	r2, r7
 800ec78:	4628      	mov	r0, r5
 800ec7a:	6a21      	ldr	r1, [r4, #32]
 800ec7c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800ec80:	47e0      	blx	ip
 800ec82:	2800      	cmp	r0, #0
 800ec84:	dc07      	bgt.n	800ec96 <__sflush_r+0xf6>
 800ec86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ec8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ec8e:	f04f 30ff 	mov.w	r0, #4294967295
 800ec92:	81a3      	strh	r3, [r4, #12]
 800ec94:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ec96:	4407      	add	r7, r0
 800ec98:	1a36      	subs	r6, r6, r0
 800ec9a:	e7e9      	b.n	800ec70 <__sflush_r+0xd0>
 800ec9c:	20400001 	.word	0x20400001

0800eca0 <_fflush_r>:
 800eca0:	b538      	push	{r3, r4, r5, lr}
 800eca2:	690b      	ldr	r3, [r1, #16]
 800eca4:	4605      	mov	r5, r0
 800eca6:	460c      	mov	r4, r1
 800eca8:	b913      	cbnz	r3, 800ecb0 <_fflush_r+0x10>
 800ecaa:	2500      	movs	r5, #0
 800ecac:	4628      	mov	r0, r5
 800ecae:	bd38      	pop	{r3, r4, r5, pc}
 800ecb0:	b118      	cbz	r0, 800ecba <_fflush_r+0x1a>
 800ecb2:	6a03      	ldr	r3, [r0, #32]
 800ecb4:	b90b      	cbnz	r3, 800ecba <_fflush_r+0x1a>
 800ecb6:	f7fd ff69 	bl	800cb8c <__sinit>
 800ecba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ecbe:	2b00      	cmp	r3, #0
 800ecc0:	d0f3      	beq.n	800ecaa <_fflush_r+0xa>
 800ecc2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ecc4:	07d0      	lsls	r0, r2, #31
 800ecc6:	d404      	bmi.n	800ecd2 <_fflush_r+0x32>
 800ecc8:	0599      	lsls	r1, r3, #22
 800ecca:	d402      	bmi.n	800ecd2 <_fflush_r+0x32>
 800eccc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ecce:	f7fe f9dc 	bl	800d08a <__retarget_lock_acquire_recursive>
 800ecd2:	4628      	mov	r0, r5
 800ecd4:	4621      	mov	r1, r4
 800ecd6:	f7ff ff63 	bl	800eba0 <__sflush_r>
 800ecda:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ecdc:	4605      	mov	r5, r0
 800ecde:	07da      	lsls	r2, r3, #31
 800ece0:	d4e4      	bmi.n	800ecac <_fflush_r+0xc>
 800ece2:	89a3      	ldrh	r3, [r4, #12]
 800ece4:	059b      	lsls	r3, r3, #22
 800ece6:	d4e1      	bmi.n	800ecac <_fflush_r+0xc>
 800ece8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ecea:	f7fe f9cf 	bl	800d08c <__retarget_lock_release_recursive>
 800ecee:	e7dd      	b.n	800ecac <_fflush_r+0xc>

0800ecf0 <__swhatbuf_r>:
 800ecf0:	b570      	push	{r4, r5, r6, lr}
 800ecf2:	460c      	mov	r4, r1
 800ecf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ecf8:	4615      	mov	r5, r2
 800ecfa:	2900      	cmp	r1, #0
 800ecfc:	461e      	mov	r6, r3
 800ecfe:	b096      	sub	sp, #88	@ 0x58
 800ed00:	da0c      	bge.n	800ed1c <__swhatbuf_r+0x2c>
 800ed02:	89a3      	ldrh	r3, [r4, #12]
 800ed04:	2100      	movs	r1, #0
 800ed06:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ed0a:	bf14      	ite	ne
 800ed0c:	2340      	movne	r3, #64	@ 0x40
 800ed0e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ed12:	2000      	movs	r0, #0
 800ed14:	6031      	str	r1, [r6, #0]
 800ed16:	602b      	str	r3, [r5, #0]
 800ed18:	b016      	add	sp, #88	@ 0x58
 800ed1a:	bd70      	pop	{r4, r5, r6, pc}
 800ed1c:	466a      	mov	r2, sp
 800ed1e:	f000 f849 	bl	800edb4 <_fstat_r>
 800ed22:	2800      	cmp	r0, #0
 800ed24:	dbed      	blt.n	800ed02 <__swhatbuf_r+0x12>
 800ed26:	9901      	ldr	r1, [sp, #4]
 800ed28:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ed2c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ed30:	4259      	negs	r1, r3
 800ed32:	4159      	adcs	r1, r3
 800ed34:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ed38:	e7eb      	b.n	800ed12 <__swhatbuf_r+0x22>

0800ed3a <__smakebuf_r>:
 800ed3a:	898b      	ldrh	r3, [r1, #12]
 800ed3c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ed3e:	079d      	lsls	r5, r3, #30
 800ed40:	4606      	mov	r6, r0
 800ed42:	460c      	mov	r4, r1
 800ed44:	d507      	bpl.n	800ed56 <__smakebuf_r+0x1c>
 800ed46:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ed4a:	6023      	str	r3, [r4, #0]
 800ed4c:	6123      	str	r3, [r4, #16]
 800ed4e:	2301      	movs	r3, #1
 800ed50:	6163      	str	r3, [r4, #20]
 800ed52:	b003      	add	sp, #12
 800ed54:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ed56:	466a      	mov	r2, sp
 800ed58:	ab01      	add	r3, sp, #4
 800ed5a:	f7ff ffc9 	bl	800ecf0 <__swhatbuf_r>
 800ed5e:	9f00      	ldr	r7, [sp, #0]
 800ed60:	4605      	mov	r5, r0
 800ed62:	4639      	mov	r1, r7
 800ed64:	4630      	mov	r0, r6
 800ed66:	f7ff f87d 	bl	800de64 <_malloc_r>
 800ed6a:	b948      	cbnz	r0, 800ed80 <__smakebuf_r+0x46>
 800ed6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ed70:	059a      	lsls	r2, r3, #22
 800ed72:	d4ee      	bmi.n	800ed52 <__smakebuf_r+0x18>
 800ed74:	f023 0303 	bic.w	r3, r3, #3
 800ed78:	f043 0302 	orr.w	r3, r3, #2
 800ed7c:	81a3      	strh	r3, [r4, #12]
 800ed7e:	e7e2      	b.n	800ed46 <__smakebuf_r+0xc>
 800ed80:	89a3      	ldrh	r3, [r4, #12]
 800ed82:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ed86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ed8a:	81a3      	strh	r3, [r4, #12]
 800ed8c:	9b01      	ldr	r3, [sp, #4]
 800ed8e:	6020      	str	r0, [r4, #0]
 800ed90:	b15b      	cbz	r3, 800edaa <__smakebuf_r+0x70>
 800ed92:	4630      	mov	r0, r6
 800ed94:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ed98:	f000 f81e 	bl	800edd8 <_isatty_r>
 800ed9c:	b128      	cbz	r0, 800edaa <__smakebuf_r+0x70>
 800ed9e:	89a3      	ldrh	r3, [r4, #12]
 800eda0:	f023 0303 	bic.w	r3, r3, #3
 800eda4:	f043 0301 	orr.w	r3, r3, #1
 800eda8:	81a3      	strh	r3, [r4, #12]
 800edaa:	89a3      	ldrh	r3, [r4, #12]
 800edac:	431d      	orrs	r5, r3
 800edae:	81a5      	strh	r5, [r4, #12]
 800edb0:	e7cf      	b.n	800ed52 <__smakebuf_r+0x18>
	...

0800edb4 <_fstat_r>:
 800edb4:	b538      	push	{r3, r4, r5, lr}
 800edb6:	2300      	movs	r3, #0
 800edb8:	4d06      	ldr	r5, [pc, #24]	@ (800edd4 <_fstat_r+0x20>)
 800edba:	4604      	mov	r4, r0
 800edbc:	4608      	mov	r0, r1
 800edbe:	4611      	mov	r1, r2
 800edc0:	602b      	str	r3, [r5, #0]
 800edc2:	f7f6 fc65 	bl	8005690 <_fstat>
 800edc6:	1c43      	adds	r3, r0, #1
 800edc8:	d102      	bne.n	800edd0 <_fstat_r+0x1c>
 800edca:	682b      	ldr	r3, [r5, #0]
 800edcc:	b103      	cbz	r3, 800edd0 <_fstat_r+0x1c>
 800edce:	6023      	str	r3, [r4, #0]
 800edd0:	bd38      	pop	{r3, r4, r5, pc}
 800edd2:	bf00      	nop
 800edd4:	200007a8 	.word	0x200007a8

0800edd8 <_isatty_r>:
 800edd8:	b538      	push	{r3, r4, r5, lr}
 800edda:	2300      	movs	r3, #0
 800eddc:	4d05      	ldr	r5, [pc, #20]	@ (800edf4 <_isatty_r+0x1c>)
 800edde:	4604      	mov	r4, r0
 800ede0:	4608      	mov	r0, r1
 800ede2:	602b      	str	r3, [r5, #0]
 800ede4:	f7f6 fc63 	bl	80056ae <_isatty>
 800ede8:	1c43      	adds	r3, r0, #1
 800edea:	d102      	bne.n	800edf2 <_isatty_r+0x1a>
 800edec:	682b      	ldr	r3, [r5, #0]
 800edee:	b103      	cbz	r3, 800edf2 <_isatty_r+0x1a>
 800edf0:	6023      	str	r3, [r4, #0]
 800edf2:	bd38      	pop	{r3, r4, r5, pc}
 800edf4:	200007a8 	.word	0x200007a8

0800edf8 <_sbrk_r>:
 800edf8:	b538      	push	{r3, r4, r5, lr}
 800edfa:	2300      	movs	r3, #0
 800edfc:	4d05      	ldr	r5, [pc, #20]	@ (800ee14 <_sbrk_r+0x1c>)
 800edfe:	4604      	mov	r4, r0
 800ee00:	4608      	mov	r0, r1
 800ee02:	602b      	str	r3, [r5, #0]
 800ee04:	f7f6 fc6a 	bl	80056dc <_sbrk>
 800ee08:	1c43      	adds	r3, r0, #1
 800ee0a:	d102      	bne.n	800ee12 <_sbrk_r+0x1a>
 800ee0c:	682b      	ldr	r3, [r5, #0]
 800ee0e:	b103      	cbz	r3, 800ee12 <_sbrk_r+0x1a>
 800ee10:	6023      	str	r3, [r4, #0]
 800ee12:	bd38      	pop	{r3, r4, r5, pc}
 800ee14:	200007a8 	.word	0x200007a8

0800ee18 <__assert_func>:
 800ee18:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ee1a:	4614      	mov	r4, r2
 800ee1c:	461a      	mov	r2, r3
 800ee1e:	4b09      	ldr	r3, [pc, #36]	@ (800ee44 <__assert_func+0x2c>)
 800ee20:	4605      	mov	r5, r0
 800ee22:	681b      	ldr	r3, [r3, #0]
 800ee24:	68d8      	ldr	r0, [r3, #12]
 800ee26:	b14c      	cbz	r4, 800ee3c <__assert_func+0x24>
 800ee28:	4b07      	ldr	r3, [pc, #28]	@ (800ee48 <__assert_func+0x30>)
 800ee2a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ee2e:	9100      	str	r1, [sp, #0]
 800ee30:	462b      	mov	r3, r5
 800ee32:	4906      	ldr	r1, [pc, #24]	@ (800ee4c <__assert_func+0x34>)
 800ee34:	f000 f870 	bl	800ef18 <fiprintf>
 800ee38:	f000 f880 	bl	800ef3c <abort>
 800ee3c:	4b04      	ldr	r3, [pc, #16]	@ (800ee50 <__assert_func+0x38>)
 800ee3e:	461c      	mov	r4, r3
 800ee40:	e7f3      	b.n	800ee2a <__assert_func+0x12>
 800ee42:	bf00      	nop
 800ee44:	20000058 	.word	0x20000058
 800ee48:	0800f93c 	.word	0x0800f93c
 800ee4c:	0800f949 	.word	0x0800f949
 800ee50:	0800f977 	.word	0x0800f977

0800ee54 <_calloc_r>:
 800ee54:	b570      	push	{r4, r5, r6, lr}
 800ee56:	fba1 5402 	umull	r5, r4, r1, r2
 800ee5a:	b934      	cbnz	r4, 800ee6a <_calloc_r+0x16>
 800ee5c:	4629      	mov	r1, r5
 800ee5e:	f7ff f801 	bl	800de64 <_malloc_r>
 800ee62:	4606      	mov	r6, r0
 800ee64:	b928      	cbnz	r0, 800ee72 <_calloc_r+0x1e>
 800ee66:	4630      	mov	r0, r6
 800ee68:	bd70      	pop	{r4, r5, r6, pc}
 800ee6a:	220c      	movs	r2, #12
 800ee6c:	2600      	movs	r6, #0
 800ee6e:	6002      	str	r2, [r0, #0]
 800ee70:	e7f9      	b.n	800ee66 <_calloc_r+0x12>
 800ee72:	462a      	mov	r2, r5
 800ee74:	4621      	mov	r1, r4
 800ee76:	f7fe f857 	bl	800cf28 <memset>
 800ee7a:	e7f4      	b.n	800ee66 <_calloc_r+0x12>

0800ee7c <__ascii_mbtowc>:
 800ee7c:	b082      	sub	sp, #8
 800ee7e:	b901      	cbnz	r1, 800ee82 <__ascii_mbtowc+0x6>
 800ee80:	a901      	add	r1, sp, #4
 800ee82:	b142      	cbz	r2, 800ee96 <__ascii_mbtowc+0x1a>
 800ee84:	b14b      	cbz	r3, 800ee9a <__ascii_mbtowc+0x1e>
 800ee86:	7813      	ldrb	r3, [r2, #0]
 800ee88:	600b      	str	r3, [r1, #0]
 800ee8a:	7812      	ldrb	r2, [r2, #0]
 800ee8c:	1e10      	subs	r0, r2, #0
 800ee8e:	bf18      	it	ne
 800ee90:	2001      	movne	r0, #1
 800ee92:	b002      	add	sp, #8
 800ee94:	4770      	bx	lr
 800ee96:	4610      	mov	r0, r2
 800ee98:	e7fb      	b.n	800ee92 <__ascii_mbtowc+0x16>
 800ee9a:	f06f 0001 	mvn.w	r0, #1
 800ee9e:	e7f8      	b.n	800ee92 <__ascii_mbtowc+0x16>

0800eea0 <_realloc_r>:
 800eea0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eea4:	4607      	mov	r7, r0
 800eea6:	4614      	mov	r4, r2
 800eea8:	460d      	mov	r5, r1
 800eeaa:	b921      	cbnz	r1, 800eeb6 <_realloc_r+0x16>
 800eeac:	4611      	mov	r1, r2
 800eeae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800eeb2:	f7fe bfd7 	b.w	800de64 <_malloc_r>
 800eeb6:	b92a      	cbnz	r2, 800eec4 <_realloc_r+0x24>
 800eeb8:	f7fe ff62 	bl	800dd80 <_free_r>
 800eebc:	4625      	mov	r5, r4
 800eebe:	4628      	mov	r0, r5
 800eec0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eec4:	f000 f841 	bl	800ef4a <_malloc_usable_size_r>
 800eec8:	4284      	cmp	r4, r0
 800eeca:	4606      	mov	r6, r0
 800eecc:	d802      	bhi.n	800eed4 <_realloc_r+0x34>
 800eece:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800eed2:	d8f4      	bhi.n	800eebe <_realloc_r+0x1e>
 800eed4:	4621      	mov	r1, r4
 800eed6:	4638      	mov	r0, r7
 800eed8:	f7fe ffc4 	bl	800de64 <_malloc_r>
 800eedc:	4680      	mov	r8, r0
 800eede:	b908      	cbnz	r0, 800eee4 <_realloc_r+0x44>
 800eee0:	4645      	mov	r5, r8
 800eee2:	e7ec      	b.n	800eebe <_realloc_r+0x1e>
 800eee4:	42b4      	cmp	r4, r6
 800eee6:	4622      	mov	r2, r4
 800eee8:	4629      	mov	r1, r5
 800eeea:	bf28      	it	cs
 800eeec:	4632      	movcs	r2, r6
 800eeee:	f7fe f8dc 	bl	800d0aa <memcpy>
 800eef2:	4629      	mov	r1, r5
 800eef4:	4638      	mov	r0, r7
 800eef6:	f7fe ff43 	bl	800dd80 <_free_r>
 800eefa:	e7f1      	b.n	800eee0 <_realloc_r+0x40>

0800eefc <__ascii_wctomb>:
 800eefc:	4603      	mov	r3, r0
 800eefe:	4608      	mov	r0, r1
 800ef00:	b141      	cbz	r1, 800ef14 <__ascii_wctomb+0x18>
 800ef02:	2aff      	cmp	r2, #255	@ 0xff
 800ef04:	d904      	bls.n	800ef10 <__ascii_wctomb+0x14>
 800ef06:	228a      	movs	r2, #138	@ 0x8a
 800ef08:	f04f 30ff 	mov.w	r0, #4294967295
 800ef0c:	601a      	str	r2, [r3, #0]
 800ef0e:	4770      	bx	lr
 800ef10:	2001      	movs	r0, #1
 800ef12:	700a      	strb	r2, [r1, #0]
 800ef14:	4770      	bx	lr
	...

0800ef18 <fiprintf>:
 800ef18:	b40e      	push	{r1, r2, r3}
 800ef1a:	b503      	push	{r0, r1, lr}
 800ef1c:	4601      	mov	r1, r0
 800ef1e:	ab03      	add	r3, sp, #12
 800ef20:	4805      	ldr	r0, [pc, #20]	@ (800ef38 <fiprintf+0x20>)
 800ef22:	f853 2b04 	ldr.w	r2, [r3], #4
 800ef26:	6800      	ldr	r0, [r0, #0]
 800ef28:	9301      	str	r3, [sp, #4]
 800ef2a:	f7ff fd21 	bl	800e970 <_vfiprintf_r>
 800ef2e:	b002      	add	sp, #8
 800ef30:	f85d eb04 	ldr.w	lr, [sp], #4
 800ef34:	b003      	add	sp, #12
 800ef36:	4770      	bx	lr
 800ef38:	20000058 	.word	0x20000058

0800ef3c <abort>:
 800ef3c:	2006      	movs	r0, #6
 800ef3e:	b508      	push	{r3, lr}
 800ef40:	f000 f834 	bl	800efac <raise>
 800ef44:	2001      	movs	r0, #1
 800ef46:	f7f6 fb54 	bl	80055f2 <_exit>

0800ef4a <_malloc_usable_size_r>:
 800ef4a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ef4e:	1f18      	subs	r0, r3, #4
 800ef50:	2b00      	cmp	r3, #0
 800ef52:	bfbc      	itt	lt
 800ef54:	580b      	ldrlt	r3, [r1, r0]
 800ef56:	18c0      	addlt	r0, r0, r3
 800ef58:	4770      	bx	lr

0800ef5a <_raise_r>:
 800ef5a:	291f      	cmp	r1, #31
 800ef5c:	b538      	push	{r3, r4, r5, lr}
 800ef5e:	4605      	mov	r5, r0
 800ef60:	460c      	mov	r4, r1
 800ef62:	d904      	bls.n	800ef6e <_raise_r+0x14>
 800ef64:	2316      	movs	r3, #22
 800ef66:	6003      	str	r3, [r0, #0]
 800ef68:	f04f 30ff 	mov.w	r0, #4294967295
 800ef6c:	bd38      	pop	{r3, r4, r5, pc}
 800ef6e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800ef70:	b112      	cbz	r2, 800ef78 <_raise_r+0x1e>
 800ef72:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800ef76:	b94b      	cbnz	r3, 800ef8c <_raise_r+0x32>
 800ef78:	4628      	mov	r0, r5
 800ef7a:	f000 f831 	bl	800efe0 <_getpid_r>
 800ef7e:	4622      	mov	r2, r4
 800ef80:	4601      	mov	r1, r0
 800ef82:	4628      	mov	r0, r5
 800ef84:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ef88:	f000 b818 	b.w	800efbc <_kill_r>
 800ef8c:	2b01      	cmp	r3, #1
 800ef8e:	d00a      	beq.n	800efa6 <_raise_r+0x4c>
 800ef90:	1c59      	adds	r1, r3, #1
 800ef92:	d103      	bne.n	800ef9c <_raise_r+0x42>
 800ef94:	2316      	movs	r3, #22
 800ef96:	6003      	str	r3, [r0, #0]
 800ef98:	2001      	movs	r0, #1
 800ef9a:	e7e7      	b.n	800ef6c <_raise_r+0x12>
 800ef9c:	2100      	movs	r1, #0
 800ef9e:	4620      	mov	r0, r4
 800efa0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800efa4:	4798      	blx	r3
 800efa6:	2000      	movs	r0, #0
 800efa8:	e7e0      	b.n	800ef6c <_raise_r+0x12>
	...

0800efac <raise>:
 800efac:	4b02      	ldr	r3, [pc, #8]	@ (800efb8 <raise+0xc>)
 800efae:	4601      	mov	r1, r0
 800efb0:	6818      	ldr	r0, [r3, #0]
 800efb2:	f7ff bfd2 	b.w	800ef5a <_raise_r>
 800efb6:	bf00      	nop
 800efb8:	20000058 	.word	0x20000058

0800efbc <_kill_r>:
 800efbc:	b538      	push	{r3, r4, r5, lr}
 800efbe:	2300      	movs	r3, #0
 800efc0:	4d06      	ldr	r5, [pc, #24]	@ (800efdc <_kill_r+0x20>)
 800efc2:	4604      	mov	r4, r0
 800efc4:	4608      	mov	r0, r1
 800efc6:	4611      	mov	r1, r2
 800efc8:	602b      	str	r3, [r5, #0]
 800efca:	f7f6 fb02 	bl	80055d2 <_kill>
 800efce:	1c43      	adds	r3, r0, #1
 800efd0:	d102      	bne.n	800efd8 <_kill_r+0x1c>
 800efd2:	682b      	ldr	r3, [r5, #0]
 800efd4:	b103      	cbz	r3, 800efd8 <_kill_r+0x1c>
 800efd6:	6023      	str	r3, [r4, #0]
 800efd8:	bd38      	pop	{r3, r4, r5, pc}
 800efda:	bf00      	nop
 800efdc:	200007a8 	.word	0x200007a8

0800efe0 <_getpid_r>:
 800efe0:	f7f6 baf0 	b.w	80055c4 <_getpid>

0800efe4 <_init>:
 800efe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800efe6:	bf00      	nop
 800efe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800efea:	bc08      	pop	{r3}
 800efec:	469e      	mov	lr, r3
 800efee:	4770      	bx	lr

0800eff0 <_fini>:
 800eff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800eff2:	bf00      	nop
 800eff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800eff6:	bc08      	pop	{r3}
 800eff8:	469e      	mov	lr, r3
 800effa:	4770      	bx	lr
