//////////////////////////////////////////////////////////////
//                                                          //
// This testbench has been generated by the Verilog         //
// testbench generator                .                     //
// Copyright (c) 2012-2022 EDAUtils LLP                 //
// Contact help@edautils.com  for support/info.//
//                                                          //
//                                                          //
//////////////////////////////////////////////////////////////
//
//
// Generated by : protim on 4/24/25, 4:15 AM
//
//
module testbench;
	reg [0:2] indata_array;
	reg bench_reset;
	wire bench_clk;
	wire bench_clk_ena;
	wire [0:0]bench_in_stream;
	wire [0:0]bench_pipeline_reg_0;
	wire [0:0]bench_pipeline_reg_1;
	wire [0:0]bench_pipeline_reg_2;
	wire [0:0]bench_pipeline_reg_3;
	wire [0:0]bench_pipeline_reg_4;
	wire [0:0]bench_pipeline_reg_5;
	wire [0:0]bench_pipeline_reg_6;
	wire [0:0]bench_pipeline_reg_7;
	wire [0:0]bench_pipeline_reg_8;
	wire [0:0]bench_pipeline_reg_9;
	wire [0:0]bench_pipeline_reg_10;
	wire [0:0]bench_pipeline_reg_11;
	wire [0:0]bench_pipeline_reg_12;
	wire [0:0]bench_pipeline_reg_13;
	wire [0:0]bench_pipeline_reg_14;
	wire [0:0]bench_pipeline_reg_15;
	wire [0:0]bench_pipeline_reg_16;
	wire [0:0]bench_pipeline_reg_17;
	wire [0:0]bench_pipeline_reg_18;
	wire [0:0]bench_pipeline_reg_19;
	wire [0:0]bench_pipeline_reg_20;
	wire [0:0]bench_pipeline_reg_21;
	wire [0:0]bench_pipeline_reg_22;
	wire [0:0]bench_pipeline_reg_23;
	wire [0:0]bench_pipeline_reg_24;
	wire [0:0]bench_pipeline_reg_25;
	wire [0:0]bench_pipeline_reg_26;
	wire [0:0]bench_pipeline_reg_27;
	wire [0:0]bench_pipeline_reg_28;
	wire [0:0]bench_pipeline_reg_29;
	wire [0:0]bench_pipeline_reg_30;
	wire [0:0]bench_pipeline_reg_31;
	wire [0:0]bench_pipeline_reg_32;
	wire [0:0]bench_pipeline_reg_33;
	wire [0:0]bench_pipeline_reg_34;



	assign bench_clk = indata_array[0:0];
	assign bench_clk_ena = indata_array[1:1];
	assign bench_in_stream = indata_array[2:2];

	initial
	begin
    $dumpfile("72.vcd");
    $dumpvars(1, testbench);
		#10 bench_reset = 1'b0;
	end

	always
	begin
		#5  indata_array = $random;
	end

	input_pipeline inst(
        .clk(bench_clk), 
        .clk_ena(bench_clk_ena), 
        .in_stream(bench_in_stream), 
        .pipeline_reg_0(bench_pipeline_reg_0), 
        .pipeline_reg_1(bench_pipeline_reg_1), 
        .pipeline_reg_2(bench_pipeline_reg_2), 
        .pipeline_reg_3(bench_pipeline_reg_3), 
        .pipeline_reg_4(bench_pipeline_reg_4), 
        .pipeline_reg_5(bench_pipeline_reg_5), 
        .pipeline_reg_6(bench_pipeline_reg_6), 
        .pipeline_reg_7(bench_pipeline_reg_7), 
        .pipeline_reg_8(bench_pipeline_reg_8), 
        .pipeline_reg_9(bench_pipeline_reg_9), 
        .pipeline_reg_10(bench_pipeline_reg_10), 
        .pipeline_reg_11(bench_pipeline_reg_11), 
        .pipeline_reg_12(bench_pipeline_reg_12), 
        .pipeline_reg_13(bench_pipeline_reg_13), 
        .pipeline_reg_14(bench_pipeline_reg_14), 
        .pipeline_reg_15(bench_pipeline_reg_15), 
        .pipeline_reg_16(bench_pipeline_reg_16), 
        .pipeline_reg_17(bench_pipeline_reg_17), 
        .pipeline_reg_18(bench_pipeline_reg_18), 
        .pipeline_reg_19(bench_pipeline_reg_19), 
        .pipeline_reg_20(bench_pipeline_reg_20), 
        .pipeline_reg_21(bench_pipeline_reg_21), 
        .pipeline_reg_22(bench_pipeline_reg_22), 
        .pipeline_reg_23(bench_pipeline_reg_23), 
        .pipeline_reg_24(bench_pipeline_reg_24), 
        .pipeline_reg_25(bench_pipeline_reg_25), 
        .pipeline_reg_26(bench_pipeline_reg_26), 
        .pipeline_reg_27(bench_pipeline_reg_27), 
        .pipeline_reg_28(bench_pipeline_reg_28), 
        .pipeline_reg_29(bench_pipeline_reg_29), 
        .pipeline_reg_30(bench_pipeline_reg_30), 
        .pipeline_reg_31(bench_pipeline_reg_31), 
        .pipeline_reg_32(bench_pipeline_reg_32), 
        .pipeline_reg_33(bench_pipeline_reg_33), 
        .pipeline_reg_34(bench_pipeline_reg_34), 
        .reset(bench_reset)
    );

	initial
	begin
		$monitor($time, " bench_reset = %b, clk = %b , clk_ena = %b , in_stream = %b , pipeline_reg_0 = %b , pipeline_reg_1 = %b , pipeline_reg_2 = %b , pipeline_reg_3 = %b , pipeline_reg_4 = %b , pipeline_reg_5 = %b , pipeline_reg_6 = %b , pipeline_reg_7 = %b , pipeline_reg_8 = %b , pipeline_reg_9 = %b , pipeline_reg_10 = %b , pipeline_reg_11 = %b , pipeline_reg_12 = %b , pipeline_reg_13 = %b , pipeline_reg_14 = %b , pipeline_reg_15 = %b , pipeline_reg_16 = %b , pipeline_reg_17 = %b , pipeline_reg_18 = %b , pipeline_reg_19 = %b , pipeline_reg_20 = %b , pipeline_reg_21 = %b , pipeline_reg_22 = %b , pipeline_reg_23 = %b , pipeline_reg_24 = %b , pipeline_reg_25 = %b , pipeline_reg_26 = %b , pipeline_reg_27 = %b , pipeline_reg_28 = %b , pipeline_reg_29 = %b , pipeline_reg_30 = %b , pipeline_reg_31 = %b , pipeline_reg_32 = %b , pipeline_reg_33 = %b , pipeline_reg_34 = %b  ",
			bench_reset, bench_clk, bench_clk_ena, bench_in_stream, bench_pipeline_reg_0, bench_pipeline_reg_1, bench_pipeline_reg_2, bench_pipeline_reg_3, bench_pipeline_reg_4, bench_pipeline_reg_5, bench_pipeline_reg_6, bench_pipeline_reg_7, bench_pipeline_reg_8, bench_pipeline_reg_9, bench_pipeline_reg_10, bench_pipeline_reg_11, bench_pipeline_reg_12, bench_pipeline_reg_13, bench_pipeline_reg_14, bench_pipeline_reg_15, bench_pipeline_reg_16, bench_pipeline_reg_17, bench_pipeline_reg_18, bench_pipeline_reg_19, bench_pipeline_reg_20, bench_pipeline_reg_21, bench_pipeline_reg_22, bench_pipeline_reg_23, bench_pipeline_reg_24, bench_pipeline_reg_25, bench_pipeline_reg_26, bench_pipeline_reg_27, bench_pipeline_reg_28, bench_pipeline_reg_29, bench_pipeline_reg_30, bench_pipeline_reg_31, bench_pipeline_reg_32, bench_pipeline_reg_33, bench_pipeline_reg_34);
	end

	initial
	begin
		#199 $finish;
	end

endmodule
