Checking out Encounter license ...
	edsxl		CHECKED OUT:	"Encounter_Digital_Impl_Sys_XL"
Encounter_Digital_Impl_Sys_XL 14.2 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2014.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v14.27-s035_1 (64bit) 10/07/2015 12:46 (Linux 2.6.18-194.el5)
@(#)CDS: NanoRoute v14.27-s012 NR150928-2308/14_27-UB (database version 2.30, 267.6.1) {superthreading v1.25}
@(#)CDS: CeltIC v14.27-s018_1 (64bit) 10/06/2015 22:57:34 (Linux 2.6.18-194.el5)
@(#)CDS: AAE 14.27-s003 (64bit) 10/07/2015 (Linux 2.6.18-194.el5)
@(#)CDS: CTE 14.27-s022_1 (64bit) Oct  6 2015 07:33:36 (Linux 2.6.18-194.el5)
@(#)CDS: CPE v14.27-s021
@(#)CDS: IQRC/TQRC 14.2.2-s217 (64bit) Wed Apr 15 23:10:24 PDT 2015 (Linux 2.6.18-194.el5)
@(#)CDS: OA 22.50-p011 Tue Nov 11 03:24:55 2014
@(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
@(#)CDS: RCDB 11.5
--- Starting "Encounter v14.27-s035_1" on Tue Aug  2 10:21:21 2016 (mem=96.0M) ---
--- Running on s2424.it.kth.se (x86_64 w/Linux 2.6.18-407.el5) ---
This version was compiled on Wed Oct 7 12:46:58 PDT 2015.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Sourcing ./enc.tcl
Sourcing tcl/tk file "./enc.tcl" ...
<CMD> setCheckMode -tapeOut true
<CMD> set defHierChar /
<CMD> set init_oa_ref_lib {TECH_H18A6  CORELIB_HV  }
<CMD> set init_verilog VERILOG/vin_spc_synth.v
<CMD> set init_top_cell vin_spc
<CMD> set init_pwr_net {vdd!  }
<CMD> set init_gnd_net {gnd! subc!  }
<CMD> set init_mmmc_file h18_vin_spc_mmmc.view
<CMD> set conf_gen_footprint 1
<CMD> set fp_core_to_left 50.000000
<CMD> set fp_core_to_right 50.000000
<CMD> set fp_core_to_top 50.000000
<CMD> set fp_core_to_bottom 50.000000
<CMD> set lsgOCPGainMult 1.000000
<CMD> set conf_ioOri R0
<CMD> set fp_core_util 0.800
<CMD> set init_assign_buffer 0
<CMD> set conf_in_tran_delay 0.1ps
<CMD> set init_import_mode { -keepEmptyModule 1 -treatUndefinedCellAsBbox 0}
<CMD> set init_layout_view layout
<CMD> set init_abstract_view abstract
<CMD_INTERNAL> print {---# TCL Script amsSetup.tcl loaded}
---# TCL Script amsSetup.tcl loaded
<CMD_INTERNAL> print {---# Additional ams TCL Procedures loaded}
---# Additional ams TCL Procedures loaded
<CMD> getVersion
<CMD> getVersion
<CMD_INTERNAL> print {### austriamicrosystems HitKit-Utilities Menu added}
### austriamicrosystems HitKit-Utilities Menu added

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD_INTERNAL> print {---# TCL Script amsSetup.tcl loaded}
---# TCL Script amsSetup.tcl loaded
<CMD> init_design
---# Setup MMMC
---#
---#   rc_corner        : ams_rc_corner_typ
---#   lib-sets         : libs_min, libs_max, libs_typ
---#   constraint-modes : func test
---#   delay-corners    : corner_min, corner_max, corner_typ
---#   analysis-views   : 
---#          #  Name: func_min  # Constraint-Mode: func # Corner: corner_min
---#          #  Name: func_max  # Constraint-Mode: func # Corner: corner_max
---#          #  Name: func_typ  # Constraint-Mode: func # Corner: corner_typ
---#          #  Name: test_min  # Constraint-Mode: test # Corner: corner_min
---#          #  Name: test_max  # Constraint-Mode: test # Corner: corner_max
---#          #  Name: test_typ  # Constraint-Mode: test # Corner: corner_typ
---#
---# use following command to show analysis view definitions
         report_analysis_view 

Reading tech data from OA library 'TECH_H18A6' ...
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Set DBUPerIGU to M2 pitch 560.
Base constraint group name for reading all the rules is: 'LEFDefaultRouteSpec' and it has been read from the library 'TECH_H18A6'. 
Reading OA reference library 'CORELIB_HV' ...
**WARN: (ENCOAX-738):	Non-Default Rule 'VSRDefaultSetup' has already been defined in Encounter. Its contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018Site' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018hvSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018SiteSHVT' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018twSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsIoSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsIoSiteHV' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsCornerSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsCornerSiteHV' has already been defined in Encounter, the contents will be skipped.

viaInitial starts at Tue Aug  2 10:22:22 2016
viaInitial ends at Tue Aug  2 10:22:22 2016
*** Begin netlist parsing (mem=370.4M) ***
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'VERILOG/vin_spc_synth.v'

*** Memory Usage v#1 (Current mem = 370.426M, initial mem = 95.973M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=370.4M) ***
Set top cell to vin_spc.
Loading view definition file from h18_vin_spc_mmmc.view
Reading libs_max timing library '/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib' ...
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 98) Duplicate definition for attribute (slew_lower_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 99) Duplicate definition for attribute (slew_lower_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 100) Duplicate definition for attribute (slew_upper_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 101) Duplicate definition for attribute (slew_upper_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 102) Duplicate definition for attribute (slew_derate_from_library) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 103) Duplicate definition for attribute (input_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 104) Duplicate definition for attribute (input_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 105) Duplicate definition for attribute (output_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 106) Duplicate definition for attribute (output_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 107) Duplicate definition for attribute (default_leakage_power_density) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 108) Duplicate definition for attribute (default_cell_leakage_power) encountered. The last definition will be retained.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X1_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X2_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X3_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X4_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X6_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND2X8_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X1_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X2_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X3_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X4_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X6_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AND3X8_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI21X1_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI21X2_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI21X3_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI21X4_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI21X6_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI21X8_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI22X1_HV' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Q' of cell 'AOI22X2_HV' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 473 cells in library 'h18_CORELIB_HV_WC' 
Reading libs_min timing library '/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_BC.lib' ...
Read 473 cells in library 'h18_CORELIB_HV_BC' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.33min, fe_real=1.17min, fe_mem=465.0M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell vin_spc ...
*** Netlist is unique.
** info: there are 953 modules.
** info: there are 85 stdCell insts.

*** Memory Usage v#1 (Current mem = 466.734M, initial mem = 95.973M) ***
*info: set bottom ioPad orient R0
Adjusting Core to Left to: 50.4000. Core to Bottom to: 50.4000.
**WARN: (ENCFP-3961):	The techSite 'amsCornerSiteHV' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'amsCornerSite' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'amsIoSiteHV' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'amsIoSite' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'ams018twSite' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'ams018SiteSHVT' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
**WARN: (ENCFP-3961):	The techSite 'ams018Site' has no related cells in LEF library. Cannot make calculations for this site type unless cell models of this type exist in the LEF library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF to avoid this message.
Type 'man ENCFP-3961' for more detail.
Generated pitch 0.56 in AM is different from 9.8 defined in technology file in unpreferred direction.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Input Pin Transition Delay as 0.1 ps.
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
*Info: initialize multi-corner CTS.
CTE reading timing constraint file 'CONSTRAINTS/vin_spc_test.sdc' ...
Current (total cpu=0:00:19.9, real=0:01:10, peak res=445.8M, current mem=569.1M)
vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_test.sdc, Line 51).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/vin_spc_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=460.3M, current mem=583.6M)
Current (total cpu=0:00:20.0, real=0:01:10, peak res=460.3M, current mem=583.6M)
CTE reading timing constraint file 'CONSTRAINTS/vin_spc_func.sdc' ...
Current (total cpu=0:00:20.0, real=0:01:10, peak res=460.3M, current mem=583.6M)
vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_func.sdc, Line 51).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/vin_spc_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=460.7M, current mem=583.6M)
Current (total cpu=0:00:20.0, real=0:01:10, peak res=460.7M, current mem=583.6M)
Total number of combinational cells: 373
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3_HV BUFX2_HV BUFX6_HV BUFX4_HV BUFX8_HV BUFX12_HV BUFX16_HV BUFX24_HV BUFX32_HV CLKBUFX2_HV CLKBUFX4_HV CLKBUFX3_HV CLKBUFX6_HV CLKBUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX32_HV
Total number of usable buffers: 19
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2_HV CLKINVX1_HV CLKINVX4_HV CLKINVX3_HV CLKINVX6_HV CLKINVX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX24_HV CLKINVX32_HV INVXL_HV INVX1_HV INVX3_HV INVX2_HV INVX6_HV INVX4_HV INVX8_HV INVX12_HV INVX16_HV INVX24_HV INVX32_HV
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCFP-3961           7  The techSite '%s' has no related cells i...
WARNING   ENCEXT-6202          1  In addition to the technology file, capa...
WARNING   ENCOAX-738           1  Non-Default Rule '%s' has already been d...
WARNING   ENCOAX-741           8  Site '%s' has already been defined in %s...
*** Message Summary: 17 warning(s), 0 error(s)

<CMD> setCTSMode -bottomPreferredLayer 1
<CMD> setMaxRouteLayer 5
<CMD> checkDesign -all -outDir checkDesignDbSetup
Creating directory checkDesignDbSetup.
Begin checking placement ... (start mem=589.6M, init mem=589.6M)
*info: Placed = 0             
*info: Unplaced = 85          
Placement Density:80.38%(5227/6503)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=589.6M)
############################################################################
# Encounter Netlist Design Rule Check
# Tue Aug  2 10:22:25 2016

############################################################################
Design: vin_spc

------ Design Summary:
Total Standard Cell Number   (cells) : 85
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 5227.08
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 85
Number of Nets                 : 163
Average number of Pins per Net : 2.68
Maximum number of Pins in Net  : 73

------ I/O Port summary

Number of Primary I/O Ports    : 36
Number of Input Ports          : 3
Number of Output Ports         : 33
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 0
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 36

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 0
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 70
Number of High Fanout nets (>50)               : 1
Checking routing tracks.....
Checking other grids.....
Checking routing blockage.....
Checking components.....
Checking IO Pins.....
Unplaced Io Pins = 36 
Checking constraints (guide/region/fence).....
Checking groups.....

Checking Ptn Pins .....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.
Report saved in file checkDesignDbSetup/vin_spc.main.htm.ascii.
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> check_timing -verbose  > $filename2
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 610.9M, InitMEM = 609.9M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=748.062 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 748.1M) ***
<CMD_INTERNAL> print {#### }
#### 
<CMD_INTERNAL> print {---# CheckDesign Result: checkDesignDbSetup/vin_spc.main.htm}
---# CheckDesign Result: checkDesignDbSetup/vin_spc.main.htm
<CMD_INTERNAL> print {---# CheckTiming Result: checkDesignDbSetup/vin_spc.checkTiming}
---# CheckTiming Result: checkDesignDbSetup/vin_spc.checkTiming
<CMD_INTERNAL> print {#### }
#### 
<CMD> fit
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setPreference ConstraintUserXGrid 0.01
<CMD> setPreference ConstraintUserXOffset 0.01
<CMD> setPreference ConstraintUserYGrid 0.01
<CMD> setPreference ConstraintUserYOffset 0.01
<CMD> setPreference SnapAllCorners 1
<CMD> setPreference BlockSnapRule 2
<CMD> snapFPlanIO -usergrid
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd! -type pgpin -pin vdd! -inst * -module {}
<CMD_INTERNAL> print {---# GlobalConnect all vdd! pins to net vdd!}
---# GlobalConnect all vdd! pins to net vdd!
<CMD> globalNetConnect gnd! -type pgpin -pin gnd! -inst * -module {}
<CMD_INTERNAL> print {---# GlobalConnect all gnd! pins to net gnd!}
---# GlobalConnect all gnd! pins to net gnd!
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> selectMarker 126.4300 126.0400 136.4300 136.0400 -1 0 0
**WARN: (ENCTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setCTSMode -traceDPinAsLeaf false -traceIoPinAsLeaf false -routeClkNet true -routeGuide true -routeTopPreferredLayer MT -routeBottomPreferredLayer M1 -routeNonDefaultRule {} -routeLeafTopPreferredLayer MT -routeLeafBottomPreferredLayer M1 -routeLeafNonDefaultRule {} -useLefACLimit false -routePreferredExtraSpace 1 -routeLeafPreferredExtraSpace 1 -opt true -optAddBuffer false -moveGate true -useHVRC true -fixLeafInst true -fixNonLeafInst true -verbose false -reportHTML false -addClockRootProp false -nameSingleDelim false -honorFence false -useLibMaxFanout false -useLibMaxCap false
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
<CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule VSRDefaultSetup
**WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> saveDesign vin_spc_loaded.enc
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: vin_spc, View: vin_spc_loaded
If the OA library being created is to be used for interoperability with Virtuoso version 6.1.5, SiP Layout 16.5, or other applications that have not been updated to support compressed databases,  set 'setOaxMode -compressLevel 0' before creating this library. Otherwise, using the library in those tools will require oazip to be run on the created library.
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 0 strips and 0 vias are crated in OA database.
Created 85 insts; 170 instTerms; 163 nets; 0 routes.
Created 2 markers.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.05s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
Saving configuration ...
Saving preference file /home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/FEOADesignlib/vin_spc/vin_spc_loaded/enc.pref.tcl ...
Saving sdp information ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site ams018hvSite -r 0.99518696779 0.60 25 25 25 25
Generated pitch 0.56 in AM is different from 9.8 defined in technology file in unpreferred direction.
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> set sprCreateIeRingNets {}
<CMD> set sprCreateIeRingLayers {}
<CMD> set sprCreateIeRingWidth 1.0
<CMD> set sprCreateIeRingSpacing 1.0
<CMD> set sprCreateIeRingOffset 1.0
<CMD> set sprCreateIeRingThreshold 1.0
<CMD> set sprCreateIeRingJogDistance 1.0
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer AM -type core_rings -jog_distance 4.9 -threshold 4.9 -nets {gnd! vdd!} -follow core -stacked_via_bottom_layer M1 -layer {bottom M1 top M1 right M2 left M2} -width 5 -spacing {bottom 0.6 top 0.6 right 0.4 left 0.4} -offset 4.9

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 742.8M) ***
<CMD> undo
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer AM -type core_rings -jog_distance 4.9 -threshold 4.9 -nets {gnd! vdd!} -follow core -stacked_via_bottom_layer M1 -layer {bottom M1 top M1 right M2 left M2} -width 5 -spacing {bottom 0.6 top 0.6 right 0.4 left 0.4} -offset 12

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 742.8M) ***
<CMD> undo
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer AM -type core_rings -jog_distance 4.9 -threshold 4.9 -nets {gnd! vdd!} -follow core -stacked_via_bottom_layer M1 -layer {bottom M1 top M1 right M2 left M2} -width 6 -spacing 0.6 -offset 12

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 742.8M) ***
<CMD> set sprCreateIeStripeNets {}
<CMD> set sprCreateIeStripeLayers {}
<CMD> set sprCreateIeStripeWidth 10.0
<CMD> set sprCreateIeStripeSpacing 2.0
<CMD> set sprCreateIeStripeThreshold 1.0
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M3 -max_same_layer_jog_length 4 -padcore_ring_bottom_layer_limit M1 -set_to_set_distance 100 -skip_via_on_pin Standardcell -stacked_via_top_layer AM -padcore_ring_top_layer_limit M3 -spacing 2.8 -merge_stripes_value 4.9 -layer M2 -block_ring_bottom_layer_limit M1 -width 4 -nets {gnd! vdd!} -stacked_via_bottom_layer M1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 2 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 747.2M) ***
<CMD> undo
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M3 -max_same_layer_jog_length 4 -padcore_ring_bottom_layer_limit M1 -set_to_set_distance 100 -skip_via_on_pin Standardcell -stacked_via_top_layer AM -padcore_ring_top_layer_limit M3 -spacing 0.4 -xleft_offset 10 -merge_stripes_value 4.9 -layer M2 -block_ring_bottom_layer_limit M1 -width 4 -nets {gnd! vdd!} -stacked_via_bottom_layer M1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 2 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 747.2M) ***
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M3 -max_same_layer_jog_length 4 -padcore_ring_bottom_layer_limit M1 -set_to_set_distance 100 -skip_via_on_pin Standardcell -stacked_via_top_layer AM -padcore_ring_top_layer_limit M3 -start_from right -spacing 0.4 -xleft_offset {} -xright_offset 10 -merge_stripes_value 4.9 -layer M2 -block_ring_bottom_layer_limit M1 -width 4 -nets {gnd! vdd!} -stacked_via_bottom_layer M1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
**WARN: (ENCPP-4034):	Value for start_x/start_y is less than value for stop_x/stop_y. addStripe will exchange their values.
Stripe generation is complete; vias are now being generated.
The power planner created 2 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 747.2M) ***
<CMD> undo
<CMD> undo
**ERROR: (ENCSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (ENCSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (ENCSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (ENCSYT-6852):	No more action to undo.
<CMD> windowSelect 30.635 145.997 49.913 -3.871
<CMD> deleteSelectedFromFPlan
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M3 -max_same_layer_jog_length 4 -padcore_ring_bottom_layer_limit M1 -set_to_set_distance 100 -skip_via_on_pin Standardcell -stacked_via_top_layer AM -padcore_ring_top_layer_limit M3 -start_from right -spacing 0.4 -xleft_offset {} -xright_offset 10 -merge_stripes_value 4.9 -layer M2 -block_ring_bottom_layer_limit M1 -width 5 -nets {gnd! vdd!} -stacked_via_bottom_layer M1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
**WARN: (ENCPP-4034):	Value for start_x/start_y is less than value for stop_x/stop_y. addStripe will exchange their values.
Stripe generation is complete; vias are now being generated.
The power planner created 2 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 748.2M) ***
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M3 -max_same_layer_jog_length 4 -padcore_ring_bottom_layer_limit M1 -set_to_set_distance 100 -skip_via_on_pin Standardcell -stacked_via_top_layer AM -padcore_ring_top_layer_limit M3 -spacing 0.4 -xleft_offset 10 -xright_offset {} -merge_stripes_value 4.9 -layer M2 -block_ring_bottom_layer_limit M1 -width 5 -nets {gnd! vdd!} -stacked_via_bottom_layer M1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 2 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 748.2M) ***
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1 AM } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { none } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1 AM } -nets { gnd! vdd! } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { M1 AM }
*** Begin SPECIAL ROUTE on Tue Aug  2 10:37:50 2016 ***
SPECIAL ROUTE ran on directory: /home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE
SPECIAL ROUTE ran on machine: s2424.it.kth.se (Linux 2.6.18-407.el5 Xeon 1.20Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "gnd! vdd!"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteStopSCPin set to true
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1498.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 13 layers, 6 routing layers, 1 overlap layer
Read in 1 nondefault rule, 0 used
Read in 479 macros, 10 used
Read in 9 components
  9 core components: 9 unplaced, 0 placed, 0 fixed
Read in 36 logical pins
Read in 36 nets
Read in 3 special nets, 2 routed
Read in 18 terminals
2 nets selected.

Begin power routing ...
**WARN: (ENCSR-1254):	Cannot find any block pin of net vdd!. Check netlist, or change option to include the pin.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net vdd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Type 'man ENCSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd!. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1254):	Cannot find any block pin of net gnd!. Check netlist, or change option to include the pin.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net gnd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Type 'man ENCSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd!. Check net list, or change port class in LEF file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 19
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1510.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 10 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Tue Aug  2 10:37:50 2016
The viaGen is rebuilding shadow vias for net gnd!.
sroute post-processing ends at Tue Aug  2 10:37:50 2016

sroute post-processing starts at Tue Aug  2 10:37:50 2016
The viaGen is rebuilding shadow vias for net vdd!.
sroute post-processing ends at Tue Aug  2 10:37:50 2016
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 10.30 megs
sroute: Total Peak Memory used = 760.75 megs
<CMD> zoomBox 86.458 121.689 119.818 98.388
<CMD_INTERNAL> print {---# Corebox: 25.2 25.2 121.23 115.92
}
---# Corebox: 25.2 25.2 121.23 115.92

<CMD> createRouteBlk -box 15.0 14.2 25.0 126.92 -layer 1
<CMD> createRouteBlk -box 25.0 116.92 121.43 126.92 -layer 1
<CMD> createRouteBlk -box 25.0 14.2 121.43 24.2 -layer 1
<CMD> createRouteBlk -box 121.43 14.2 131.43 126.92 -layer 1
<CMD> fit
<CMD> zoomBox 14.039 131.915 29.965 118.001
<CMD> uiSetTool ruler
<CMD> fit
<CMD> getMultiCpuUsage -localCpu
<CMD> verify_drc -report vin_spc.drc.rpt -limit 1000
 *** Starting Verify DRC (MEM: 760.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 88.4M) ***

<CMD> saveDesign vin_spc_loaded_power.enc
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: vin_spc, View: vin_spc_loaded_power
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 31 strips and 54 vias are crated in OA database.
Created 85 insts; 170 instTerms; 163 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 1.0
Saving AAE Data ...
Saving configuration ...
Saving preference file /home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/FEOADesignlib/vin_spc/vin_spc_loaded_power/enc.pref.tcl ...
Saving sdp information ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 0.56 -pin {Resetn Clk Cfg_in}
Successfully spread [3] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 798.4M).
<CMD> zoomBox 64.330 145.661 89.141 128.898
<CMD> undo
**ERROR: (ENCSYT-6852):	No more action to undo.
<CMD> undo
**ERROR: (ENCSYT-6852):	No more action to undo.
<CMD> uiSetTool select
<CMD> undo
**ERROR: (ENCSYT-6852):	No more action to undo.
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.28 -pinDepth 1.12 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 1.12 -pin {Resetn Clk Cfg_in}
Successfully spread [3] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 798.4M).
<CMD> fit
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 0.56 -pin {RE FS {GD[0]} {GD[1]} {GD[2]} NS CE {GS[0]} {GS[1]} {GS[2]} {GS[3]} IQ {F[0]} {F[1]} {F[2]} {F[3]} {CapSel[0]} {CapSel[1]} {CapSel[2]} {CapSel[3]} {CcompSel[0]} {CcompSel[1]} {EnRdegHF[0]} {EnRdegHF[1]} EnRdeg {DP[0]} {DP[1]} {DP[2]} {DN[0]} {DN[1]} EnHF EnMF EnLF}
Successfully spread [33] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 798.4M).
<CMD> zoomBox 54.607 8.367 95.678 -5.547
<CMD> zoomBox 63.111 2.485 86.637 -4.360
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.28 -pinDepth 1.12 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing -1.12 -pin {RE FS {GD[0]} {GD[1]} {GD[2]} NS CE {GS[0]} {GS[1]} {GS[2]} {GS[3]} IQ {F[0]} {F[1]} {F[2]} {F[3]} {CapSel[0]} {CapSel[1]} {CapSel[2]} {CapSel[3]} {CcompSel[0]} {CcompSel[1]} {EnRdegHF[0]} {EnRdegHF[1]} EnRdeg {DP[0]} {DP[1]} {DP[2]} {DN[0]} {DN[1]} EnHF EnMF EnLF}
**ERROR: (ENCPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.28 -pinDepth 1.12 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 1.12 -pin {RE FS {GD[0]} {GD[1]} {GD[2]} NS CE {GS[0]} {GS[1]} {GS[2]} {GS[3]} IQ {F[0]} {F[1]} {F[2]} {F[3]} {CapSel[0]} {CapSel[1]} {CapSel[2]} {CapSel[3]} {CcompSel[0]} {CcompSel[1]} {EnRdegHF[0]} {EnRdegHF[1]} EnRdeg {DP[0]} {DP[1]} {DP[2]} {DN[0]} {DN[1]} EnHF EnMF EnLF}
Successfully spread [33] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 798.4M).
<CMD> fit
<CMD> zoomBox -11.777 6.020 14.039 -8.397
<CMD> fit
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> saveDesign vin_spc_loaded_power_pins.enc
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: vin_spc, View: vin_spc_loaded_power_pins
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 31 strips and 54 vias are crated in OA database.
Created 85 insts; 170 instTerms; 163 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.03s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
Saving configuration ...
Saving preference file /home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/FEOADesignlib/vin_spc/vin_spc_loaded_power_pins/enc.pref.tcl ...
Saving sdp information ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

ambiguous command name "f": fblocked fconfigure fcopy fcroute file fileevent fillNotch filter_collection findLefEquivalentCells findPinPortNumber find_global finishFloorplan fit fixACLimitViolation fixAllIos fixBondPad fixClockExcludedNetDRV fixOpenFill fixVia fix_boundary_overlaps fix_multi_drivers flattenCoverCell flattenIlm flattenPartition flipModule flipOrRotateObject flipSdpObject floorPlan flush focus font for foreach foreach_in_collection fork format fp_save_fp fpiGetSnapRule fpiSetSnapRule fpinsert_physical_cell fptcdMacroInsert frame freeDesign freeTimingBudget free_power_intent
<CMD_INTERNAL> print {---# Setup MMMC
---#}
---# Setup MMMC
---#
<CMD> create_rc_corner -name ams_rc_corner_typ  -cap_table {/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable}  -preRoute_res {1.0}  -postRoute_res {1.0}  -preRoute_cap {1.0}  -postRoute_cap {1.0}  -postRoute_xcap {1.0}  -qx_tech_file {/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile}
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
<CMD_INTERNAL> print {---#   rc_corner        : ams_rc_corner_typ}
---#   rc_corner        : ams_rc_corner_typ
<CMD> create_library_set -name libs_min -timing {  /pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_BC.lib  }
<CMD> create_library_set -name libs_max -timing {  /pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib  }
<CMD> create_library_set -name libs_typ -timing {  /pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_TYP.lib  }
<CMD_INTERNAL> print {---#   lib-sets         : libs_min, libs_max, libs_typ}
---#   lib-sets         : libs_min, libs_max, libs_typ
<CMD> create_constraint_mode -name $cons -sdc_files $filename
CTE reading timing constraint file 'CONSTRAINTS/vin_spc_test.sdc' ...
Current (total cpu=0:01:58, real=0:30:44, peak res=663.6M, current mem=745.0M)
vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_test.sdc, Line 51).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/vin_spc_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=538.2M, current mem=753.4M)
Current (total cpu=0:01:58, real=0:30:44, peak res=663.6M, current mem=753.4M)
CTE reading timing constraint file 'CONSTRAINTS/vin_spc_func.sdc' ...
Current (total cpu=0:01:58, real=0:30:44, peak res=663.6M, current mem=753.4M)
vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_func.sdc, Line 51).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/vin_spc_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=538.5M, current mem=753.4M)
Current (total cpu=0:01:58, real=0:30:44, peak res=663.6M, current mem=753.4M)
<CMD> create_constraint_mode -name $cons -sdc_files $filename
CTE reading timing constraint file 'CONSTRAINTS/vin_spc_test.sdc' ...
Current (total cpu=0:01:58, real=0:30:44, peak res=663.6M, current mem=746.7M)
vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_test.sdc, Line 51).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/vin_spc_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=538.1M, current mem=755.2M)
Current (total cpu=0:01:58, real=0:30:44, peak res=663.6M, current mem=755.2M)
CTE reading timing constraint file 'CONSTRAINTS/vin_spc_func.sdc' ...
Current (total cpu=0:01:58, real=0:30:44, peak res=663.6M, current mem=755.2M)
vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_func.sdc, Line 51).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/vin_spc_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=538.4M, current mem=755.2M)
Current (total cpu=0:01:58, real=0:30:44, peak res=663.6M, current mem=755.2M)
<CMD_INTERNAL> print {---#   constraint-modes : func test}
---#   constraint-modes : func test
<CMD> create_delay_corner -name corner_min -library_set {libs_min} -opcond_library {h18_CORELIB_HV_BC} -opcond {best} -rc_corner {ams_rc_corner_typ}
<CMD> create_delay_corner -name corner_max -library_set {libs_max} -opcond_library {h18_CORELIB_HV_WC} -opcond {worst} -rc_corner {ams_rc_corner_typ}
<CMD> create_delay_corner -name corner_typ -library_set {libs_typ} -opcond_library {h18_CORELIB_HV_TYP} -opcond {typical} -rc_corner {ams_rc_corner_typ}
<CMD_INTERNAL> print {---#   delay-corners    : corner_min, corner_max, corner_typ}
---#   delay-corners    : corner_min, corner_max, corner_typ
<CMD_INTERNAL> print {---#   analysis-views   : }
---#   analysis-views   : 
---#          #  Name: func_min  # Constraint-Mode: func # Corner: corner_min
---#          #  Name: func_max  # Constraint-Mode: func # Corner: corner_max
---#          #  Name: func_typ  # Constraint-Mode: func # Corner: corner_typ
---#          #  Name: test_min  # Constraint-Mode: test # Corner: corner_min
---#          #  Name: test_max  # Constraint-Mode: test # Corner: corner_max
---#          #  Name: test_typ  # Constraint-Mode: test # Corner: corner_typ
<CMD_INTERNAL> print {---#
---# use following command to show analysis view definitions
         report_analysis_view 
}
---#
---# use following command to show analysis view definitions
         report_analysis_view 

<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> set_analysis_view -setup $maxviewList -hold $minviewList
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
CTE reading timing constraint file 'CONSTRAINTS/vin_spc_test.sdc' ...
Current (total cpu=0:01:59, real=0:31:19, peak res=663.6M, current mem=717.4M)
vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_test.sdc, Line 51).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/vin_spc_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=536.1M, current mem=725.9M)
Current (total cpu=0:01:59, real=0:31:19, peak res=663.6M, current mem=725.9M)
CTE reading timing constraint file 'CONSTRAINTS/vin_spc_func.sdc' ...
Current (total cpu=0:01:59, real=0:31:19, peak res=663.6M, current mem=725.9M)
vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_func.sdc, Line 51).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/vin_spc_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=536.4M, current mem=725.9M)
Current (total cpu=0:01:59, real=0:31:19, peak res=663.6M, current mem=725.9M)
Total number of combinational cells: 373
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3_HV BUFX2_HV BUFX6_HV BUFX4_HV BUFX8_HV BUFX12_HV BUFX16_HV BUFX24_HV BUFX32_HV CLKBUFX2_HV CLKBUFX4_HV CLKBUFX3_HV CLKBUFX6_HV CLKBUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX32_HV
Total number of usable buffers: 19
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2_HV CLKINVX1_HV CLKINVX4_HV CLKINVX3_HV CLKINVX6_HV CLKINVX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX24_HV CLKINVX32_HV INVXL_HV INVX1_HV INVX3_HV INVX2_HV INVX6_HV INVX4_HV INVX8_HV INVX12_HV INVX16_HV INVX24_HV INVX32_HV
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> timeDesign -prePlace -expandedViews
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=837.609 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 119.284 | 124.314 | 123.835 | 119.284 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+
|func_max            | 119.284 | 124.314 | 123.835 | 119.284 |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+
|test_max            | 119.284 | 124.314 | 123.835 | 119.284 |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 0.8 sec
Total Real time: 1.0 sec
Total Memory Usage: 765.035156 Mbytes
<CMD> setPlaceMode -fp false
<CMD> placeDesign
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.8001 path_group
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 785.9M, InitMEM = 785.9M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=840.098 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 840.1M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Starting "NanoPlace(TM) placement v#1 (mem=824.1M)" ...
**WARN: (ENCTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man ENCTS-403' for more detail.
*** Build Buffered Sizing Timing Model
(cpu=0:00:08.7 mem=842.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:09.5 mem=870.3M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man ENCSP-9042' for more detail.
vin_spc
vin_spc
#std cell=85 (0 fixed + 85 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=90 #term=367 #term/net=4.08, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=36
stdCell: 85 single + 0 double + 0 multi
Total standard cell length = 1.0371 (mm), area = 0.0052 (mm^2)
Average module density = 0.904.
Density for the design = 0.904.
       = stdcell_area 1852 sites (5227 um^2) / alloc_area 2048 sites (5780 um^2).
Pin Density = 0.198.
            = total # of pins 367 / total Instance area 1852.
=== lastAutoLevel = 5 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.186e+03 (3.08e+02 2.88e+03)
              Est.  stn bbox = 3.424e+03 (3.25e+02 3.10e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 901.7M
Iteration  2: Total net bbox = 3.186e+03 (3.08e+02 2.88e+03)
              Est.  stn bbox = 3.424e+03 (3.25e+02 3.10e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 901.7M
Iteration  3: Total net bbox = 2.721e+03 (2.02e+02 2.52e+03)
              Est.  stn bbox = 3.084e+03 (2.91e+02 2.79e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 901.7M
Iteration  4: Total net bbox = 3.369e+03 (7.11e+02 2.66e+03)
              Est.  stn bbox = 3.917e+03 (9.09e+02 3.01e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 901.7M
Iteration  5: Total net bbox = 3.591e+03 (9.17e+02 2.67e+03)
              Est.  stn bbox = 4.238e+03 (1.21e+03 3.02e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 901.7M
Iteration  6: Total net bbox = 3.338e+03 (7.11e+02 2.63e+03)
              Est.  stn bbox = 3.986e+03 (1.01e+03 2.98e+03)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 901.7M
*** cost = 3.338e+03 (7.11e+02 2.63e+03) (cpu for global=0:00:00.1) real=0:00:01.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.1 real: 0:00:01.0
vin_spc
vin_spc
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Type 'man ENCSP-9025' for more detail.
*** Starting refinePlace (0:02:11 mem=854.3M) ***
Total net length = 3.756e+03 (1.130e+03 2.627e+03) (ext = 2.820e+03)
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[15]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'count_reg[1]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[31]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[2]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'count_reg[3]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[5]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[6]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[0]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[1]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'count_reg[2]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[8]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[9]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[3]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[4]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[7]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[10]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[11]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[12]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'count_reg[4]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**ERROR: (ENCSP-2021):	Could not legalize <20> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
Move report: Detail placement moves 85 insts, mean move: 20.95 um, max move: 89.18 um
	Max move on inst (out_reg[24]): (28.32, 54.98) --> (71.68, 100.80)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 854.3MB
Summary Report:
Instances move: 85 (out of 85 movable)
Mean displacement: 20.95 um
Max displacement: 89.18 um (Instance: out_reg[24]) (28.321, 54.98) -> (71.68, 100.8)
	Length: 23 sites, height: 1 rows, site name: ams018hvSite, cell type: DFCX1_HV
	Violation at original loc: Placement Blockage Violation
Total net length = 3.748e+03 (9.125e+02 2.835e+03) (ext = 2.684e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 854.3MB
*** Finished refinePlace (0:02:11 mem=854.3M) ***
Total net length = 4.511e+03 (1.150e+03 3.361e+03) (ext = 2.715e+03)
*** End of Placement (cpu=0:00:10.2, real=0:00:11.0, mem=854.3M) ***
default core: bins with density >  0.75 =   50 % ( 2 / 4 )
Density distribution unevenness ratio = 12.358%
*** Free Virtual Timing Model ...(mem=854.3M)
Starting IO pin assignment...
Completed IO pin assignment.
Starting congestion repair ...
*** Starting trialRoute (mem=854.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -maxRouteLayer 5 -noPinGuide


Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 854.3M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 854.3M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 862.3M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	1	 0.09%
  4:	0	 0.00%	6	 0.54%
  5:	1120	100.00%	1113	99.38%


Total length: 4.516e+03um, number of vias: 617
M1(H) length: 2.994e+01um, number of vias: 325
M2(V) length: 2.364e+03um, number of vias: 279
M3(H) length: 1.797e+03um, number of vias: 13
M4(V) length: 3.251e+02um, number of vias: 0
M5(H) length: 0.000e+00um

Peak Memory Usage was 862.3M 
*** Finished trialRoute (cpu=0:00:00.0 mem=862.3M) ***

Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Trial Route Overflow 0.000000(H) 0.000000(V).
Start repairing congestion with level 1.
Skipped repairing congestion.
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:10, real = 0: 0:11, mem = 841.6M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCTS-403            1  Delay calculation was forced to extrapol...
WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
WARNING   ENCSP-9025           1  No scan chain specified/traced.          
WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
ERROR     ENCSP-2021           1  Could not legalize <%d> instances in the...
WARNING   ENCSP-2020          19  Cannot find a legal location for instanc...
*** Message Summary: 23 warning(s), 1 error(s)

<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
**WARN: (ENCSYC-6163):	Command 'freeDesign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
Free PSO.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Loading global variable file /home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/FEOADesignlib/vin_spc/vin_spc_loaded_power_pins/vin_spc.globals ...
**WARN: (ENCOAX-738):	Non-Default Rule 'VSRDefaultSetup' has already been defined in Encounter. Its contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018Site' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018hvSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018SiteSHVT' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018twSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsIoSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsIoSiteHV' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsCornerSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsCornerSiteHV' has already been defined in Encounter, the contents will be skipped.
Loading view definition file from /home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/FEOADesignlib/vin_spc/vin_spc_loaded_power_pins/viewDefinition.tcl
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 98) Duplicate definition for attribute (slew_lower_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 99) Duplicate definition for attribute (slew_lower_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 100) Duplicate definition for attribute (slew_upper_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 101) Duplicate definition for attribute (slew_upper_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 102) Duplicate definition for attribute (slew_derate_from_library) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 103) Duplicate definition for attribute (input_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 104) Duplicate definition for attribute (input_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 105) Duplicate definition for attribute (output_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 106) Duplicate definition for attribute (output_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 107) Duplicate definition for attribute (default_leakage_power_density) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 108) Duplicate definition for attribute (default_cell_leakage_power) encountered. The last definition will be retained.
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=2.26min, fe_real=34.15min, fe_mem=654.7M) ***
Loading preference file /home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/FEOADesignlib/vin_spc/vin_spc_loaded_power_pins/enc.pref.tcl ...
Loading mode file /home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/FEOADesignlib/vin_spc/vin_spc_loaded_power_pins/vin_spc.mode ...
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_func.sdc, Line 51).

vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_test.sdc, Line 51).

**WARN: (ENCOAX-571):	Property 'lxInternal' from OA is a hierarchical property which is not supported in Encounter. This property is not translated and it will be lost in round trip unless updateMode is enabled.
<CMD_INTERNAL> print {---# Setup MMMC
---#}
---# Setup MMMC
---#
<CMD> create_rc_corner -name ams_rc_corner_typ  -cap_table {/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable}  -preRoute_res {1.0}  -postRoute_res {1.0}  -preRoute_cap {1.0}  -postRoute_cap {1.0}  -postRoute_xcap {1.0}  -qx_tech_file {/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile}
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
<CMD_INTERNAL> print {---#   rc_corner        : ams_rc_corner_typ}
---#   rc_corner        : ams_rc_corner_typ
<CMD> create_library_set -name libs_min -timing {  /pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_BC.lib  }
<CMD> create_library_set -name libs_max -timing {  /pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib  }
<CMD> create_library_set -name libs_typ -timing {  /pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_TYP.lib  }
<CMD_INTERNAL> print {---#   lib-sets         : libs_min, libs_max, libs_typ}
---#   lib-sets         : libs_min, libs_max, libs_typ
<CMD> create_constraint_mode -name $cons -sdc_files $filename
CTE reading timing constraint file 'CONSTRAINTS/vin_spc_func.sdc' ...
Current (total cpu=0:02:17, real=0:34:26, peak res=663.6M, current mem=736.3M)
vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_func.sdc, Line 51).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/vin_spc_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=532.5M, current mem=744.8M)
Current (total cpu=0:02:17, real=0:34:26, peak res=663.6M, current mem=744.8M)
CTE reading timing constraint file 'CONSTRAINTS/vin_spc_test.sdc' ...
Current (total cpu=0:02:17, real=0:34:26, peak res=663.6M, current mem=744.8M)
vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_test.sdc, Line 51).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/vin_spc_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=532.8M, current mem=744.8M)
Current (total cpu=0:02:17, real=0:34:26, peak res=663.6M, current mem=744.8M)
<CMD> create_constraint_mode -name $cons -sdc_files $filename
CTE reading timing constraint file 'CONSTRAINTS/vin_spc_func.sdc' ...
Current (total cpu=0:02:17, real=0:34:26, peak res=663.6M, current mem=739.8M)
vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_func.sdc, Line 51).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/vin_spc_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=533.1M, current mem=746.8M)
Current (total cpu=0:02:17, real=0:34:26, peak res=663.6M, current mem=746.8M)
CTE reading timing constraint file 'CONSTRAINTS/vin_spc_test.sdc' ...
Current (total cpu=0:02:17, real=0:34:26, peak res=663.6M, current mem=746.8M)
vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_test.sdc, Line 51).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/vin_spc_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=533.4M, current mem=746.8M)
Current (total cpu=0:02:17, real=0:34:26, peak res=663.6M, current mem=746.8M)
<CMD_INTERNAL> print {---#   constraint-modes : func test}
---#   constraint-modes : func test
<CMD> create_delay_corner -name corner_min -library_set {libs_min} -opcond_library {h18_CORELIB_HV_BC} -opcond {best} -rc_corner {ams_rc_corner_typ}
<CMD> create_delay_corner -name corner_max -library_set {libs_max} -opcond_library {h18_CORELIB_HV_WC} -opcond {worst} -rc_corner {ams_rc_corner_typ}
<CMD> create_delay_corner -name corner_typ -library_set {libs_typ} -opcond_library {h18_CORELIB_HV_TYP} -opcond {typical} -rc_corner {ams_rc_corner_typ}
<CMD_INTERNAL> print {---#   delay-corners    : corner_min, corner_max, corner_typ}
---#   delay-corners    : corner_min, corner_max, corner_typ
<CMD_INTERNAL> print {---#   analysis-views   : }
---#   analysis-views   : 
---#          #  Name: func_min  # Constraint-Mode: func # Corner: corner_min
---#          #  Name: func_max  # Constraint-Mode: func # Corner: corner_max
---#          #  Name: func_typ  # Constraint-Mode: func # Corner: corner_typ
---#          #  Name: test_min  # Constraint-Mode: test # Corner: corner_min
---#          #  Name: test_max  # Constraint-Mode: test # Corner: corner_max
---#          #  Name: test_typ  # Constraint-Mode: test # Corner: corner_typ
<CMD_INTERNAL> print {---#
---# use following command to show analysis view definitions
         report_analysis_view 
}
---#
---# use following command to show analysis view definitions
         report_analysis_view 

<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> set_analysis_view -setup $maxviewList -hold $minviewList
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
CTE reading timing constraint file 'CONSTRAINTS/vin_spc_func.sdc' ...
Current (total cpu=0:02:18, real=0:34:37, peak res=663.6M, current mem=738.0M)
vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_func.sdc, Line 51).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/vin_spc_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=533.8M, current mem=745.0M)
Current (total cpu=0:02:18, real=0:34:37, peak res=663.6M, current mem=745.0M)
CTE reading timing constraint file 'CONSTRAINTS/vin_spc_test.sdc' ...
Current (total cpu=0:02:18, real=0:34:37, peak res=663.6M, current mem=745.0M)
vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_test.sdc, Line 51).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/vin_spc_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=534.1M, current mem=745.0M)
Current (total cpu=0:02:18, real=0:34:37, peak res=663.6M, current mem=745.0M)
Total number of combinational cells: 373
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3_HV BUFX2_HV BUFX6_HV BUFX4_HV BUFX8_HV BUFX12_HV BUFX16_HV BUFX24_HV BUFX32_HV CLKBUFX2_HV CLKBUFX4_HV CLKBUFX3_HV CLKBUFX6_HV CLKBUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX32_HV
Total number of usable buffers: 19
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2_HV CLKINVX1_HV CLKINVX4_HV CLKINVX3_HV CLKINVX6_HV CLKINVX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX24_HV CLKINVX32_HV INVXL_HV INVX1_HV INVX3_HV INVX2_HV INVX6_HV INVX4_HV INVX8_HV INVX12_HV INVX16_HV INVX24_HV INVX32_HV
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> timeDesign -prePlace -expandedViews
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=895.434 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 119.284 | 124.314 | 123.835 | 119.284 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+
|func_max            | 119.284 | 124.314 | 123.835 | 119.284 |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+
|test_max            | 119.284 | 124.314 | 123.835 | 119.284 |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 0.77 sec
Total Real time: 1.0 sec
Total Memory Usage: 825.875 Mbytes
**WARN: (ENCTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setPlaceMode -fp false
<CMD> placeDesign
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.8001 path_group
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 844.2M, InitMEM = 844.2M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=898.43 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 898.4M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Starting "NanoPlace(TM) placement v#1 (mem=882.4M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:08.8 mem=882.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:09.5 mem=882.4M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man ENCSP-9042' for more detail.
vin_spc
vin_spc
#std cell=85 (0 fixed + 85 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=90 #term=367 #term/net=4.08, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=36
stdCell: 85 single + 0 double + 0 multi
Total standard cell length = 1.0371 (mm), area = 0.0052 (mm^2)
Average module density = 0.904.
Density for the design = 0.904.
       = stdcell_area 1852 sites (5227 um^2) / alloc_area 2048 sites (5780 um^2).
Pin Density = 0.198.
            = total # of pins 367 / total Instance area 1852.
=== lastAutoLevel = 5 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.186e+03 (3.08e+02 2.88e+03)
              Est.  stn bbox = 3.423e+03 (3.25e+02 3.10e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 897.1M
Iteration  2: Total net bbox = 3.186e+03 (3.08e+02 2.88e+03)
              Est.  stn bbox = 3.423e+03 (3.25e+02 3.10e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 897.1M
Iteration  3: Total net bbox = 2.721e+03 (2.02e+02 2.52e+03)
              Est.  stn bbox = 3.083e+03 (2.91e+02 2.79e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 897.1M
Iteration  4: Total net bbox = 3.361e+03 (7.04e+02 2.66e+03)
              Est.  stn bbox = 3.906e+03 (8.99e+02 3.01e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 897.1M
Iteration  5: Total net bbox = 3.591e+03 (9.15e+02 2.68e+03)
              Est.  stn bbox = 4.237e+03 (1.21e+03 3.02e+03)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 897.1M
Iteration  6: Total net bbox = 3.730e+03 (1.10e+03 2.63e+03)
              Est.  stn bbox = 4.377e+03 (1.40e+03 2.98e+03)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 897.1M
*** cost = 3.730e+03 (1.10e+03 2.63e+03) (cpu for global=0:00:00.1) real=0:00:01.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.1 real: 0:00:01.0
vin_spc
vin_spc
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Type 'man ENCSP-9025' for more detail.
*** Starting refinePlace (0:02:30 mem=854.0M) ***
Total net length = 3.730e+03 (1.102e+03 2.628e+03) (ext = 2.793e+03)
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[14]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[17]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[12]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[13]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'count_reg[1]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[0]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[5]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[32]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[6]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[11]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'count_reg[0]' (Cell DFPX3_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[4]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[9]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'count_reg[3]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[1]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'count_reg[5]' (Cell DFPX3_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[3]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[2]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[10]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**ERROR: (ENCSP-2021):	Could not legalize <23> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
Move report: Detail placement moves 85 insts, mean move: 24.15 um, max move: 69.95 um
	Max move on inst (out_reg[20]): (56.46, 39.36) --> (75.04, 90.72)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 854.0MB
Summary Report:
Instances move: 85 (out of 85 movable)
Mean displacement: 24.15 um
Max displacement: 69.95 um (Instance: out_reg[20]) (56.456, 39.357) -> (75.04, 90.72)
	Length: 23 sites, height: 1 rows, site name: ams018hvSite, cell type: DFCX1_HV
Total net length = 3.778e+03 (7.953e+02 2.983e+03) (ext = 2.540e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 854.0MB
*** Finished refinePlace (0:02:30 mem=854.0M) ***
Total net length = 4.579e+03 (1.167e+03 3.413e+03) (ext = 2.619e+03)
*** End of Placement (cpu=0:00:10.5, real=0:00:10.0, mem=854.0M) ***
default core: bins with density >  0.75 =   75 % ( 3 / 4 )
Density distribution unevenness ratio = 9.298%
*** Free Virtual Timing Model ...(mem=854.0M)
Starting congestion repair ...
*** Starting trialRoute (mem=854.0M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -maxRouteLayer 5 -noPinGuide


Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 854.0M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 854.0M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 862.0M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	6	 0.54%
  4:	0	 0.00%	13	 1.16%
  5:	1120	100.00%	1101	98.30%


Total length: 5.392e+03um, number of vias: 660
M1(H) length: 3.062e+01um, number of vias: 326
M2(V) length: 2.916e+03um, number of vias: 298
M3(H) length: 1.509e+03um, number of vias: 36
M4(V) length: 9.360e+02um, number of vias: 0
M5(H) length: 0.000e+00um

Peak Memory Usage was 862.0M 
*** Finished trialRoute (cpu=0:00:00.0 mem=862.0M) ***

Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Trial Route Overflow 0.000000(H) 0.000000(V).
Start repairing congestion with level 1.
Skipped repairing congestion.
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:11, real = 0: 0:11, mem = 854.0M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
WARNING   ENCSP-9025           1  No scan chain specified/traced.          
WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
ERROR     ENCSP-2021           1  Could not legalize <%d> instances in the...
WARNING   ENCSP-2020          19  Cannot find a legal location for instanc...
*** Message Summary: 22 warning(s), 1 error(s)

<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> zoomBox 62.559 150.111 92.933 112.834
<CMD> zoomBox 66.515 144.395 80.403 131.271
<CMD> fit
<CMD> zoomBox 41.867 22.113 121.662 -9.068
<CMD> zoomBox 74.593 8.202 95.109 -5.369
<CMD> fit
<CMD> createClockTreeSpec -bufferList {BUFX12_HV BUFX16_HV BUFX24_HV BUFX2_HV BUFX32_HV BUFX3_HV BUFX4_HV BUFX6_HV BUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX2_HV CLKBUFX32_HV CLKBUFX3_HV CLKBUFX4_HV CLKBUFX6_HV CLKBUFX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX1_HV CLKINVX24_HV CLKINVX2_HV CLKINVX32_HV CLKINVX3_HV CLKINVX4_HV CLKINVX6_HV CLKINVX8_HV DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV INVX12_HV INVX16_HV INVX1_HV INVX24_HV INVX2_HV INVX32_HV INVX3_HV INVX4_HV INVX6_HV INVX8_HV INVXL_HV} -file Clock.ctstch
**WARN: (ENCCK-1100):	Command createClockTreeSpec is no longer supported when CTS engine is not ck. You can use command setCTSMode with option -engine to set CTS engine.
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -bufferList BUFX12_HV BUFX16_HV BUFX24_HV BUFX2_HV BUFX32_HV BUFX3_HV BUFX4_HV BUFX6_HV BUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX2_HV CLKBUFX32_HV CLKBUFX3_HV CLKBUFX4_HV CLKBUFX6_HV CLKBUFX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX1_HV CLKINVX24_HV CLKINVX2_HV CLKINVX32_HV CLKINVX3_HV CLKINVX4_HV CLKINVX6_HV CLKINVX8_HV DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV INVX12_HV INVX16_HV INVX1_HV INVX24_HV INVX2_HV INVX32_HV INVX3_HV INVX4_HV INVX6_HV INVX8_HV INVXL_HV -file Clock.ctstch 
New Clock Spec Generation is ON.
New CTE tracing is ON.
vin_spc
vin_spc
Handle Multi Mode on mixed active views: test_min func_min test_max func_max.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
INFO: Include DontTouch Net from EDI DB.
Total 1 clock roots are extracted.
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
CTE reading timing constraint file 'CONSTRAINTS/vin_spc_func.sdc' ...
Current (total cpu=0:02:35, real=0:38:13, peak res=663.6M, current mem=820.1M)
vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_func.sdc, Line 51).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/vin_spc_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=553.6M, current mem=827.1M)
Current (total cpu=0:02:35, real=0:38:13, peak res=663.6M, current mem=827.1M)
CTE reading timing constraint file 'CONSTRAINTS/vin_spc_test.sdc' ...
Current (total cpu=0:02:35, real=0:38:13, peak res=663.6M, current mem=827.1M)
vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_test.sdc, Line 51).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/vin_spc_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=553.9M, current mem=827.1M)
Current (total cpu=0:02:36, real=0:38:13, peak res=663.6M, current mem=827.1M)
Total number of combinational cells: 373
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3_HV BUFX2_HV BUFX6_HV BUFX4_HV BUFX8_HV BUFX12_HV BUFX16_HV BUFX24_HV BUFX32_HV CLKBUFX2_HV CLKBUFX4_HV CLKBUFX3_HV CLKBUFX6_HV CLKBUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX32_HV
Total number of usable buffers: 19
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2_HV CLKINVX1_HV CLKINVX4_HV CLKINVX3_HV CLKINVX6_HV CLKINVX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX24_HV CLKINVX32_HV INVXL_HV INVX1_HV INVX3_HV INVX2_HV INVX6_HV INVX4_HV INVX8_HV INVX12_HV INVX16_HV INVX24_HV INVX32_HV
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M1 M2 M3 M4 M5 
RC Information for View func_max :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

RC Information for View test_max :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

RC Information for View func_min :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

RC Information for View test_min :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M1 M2 M3 M4 M5 
RC Information for View func_max :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

RC Information for View test_max :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

RC Information for View func_min :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

RC Information for View test_min :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 func_max
#2 test_max
#3 func_min
#4 test_min
Default Analysis Views is func_max


****** AutoClockRootPin ******
AutoClockRootPin 1: Clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=841.1M) ***
*** End createClockTreeSpec (cpu=0:00:00.8, real=0:00:01.0, mem=841.1M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
-engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
**WARN: (ENCCK-9000):	Option -outDir is partially supported when setCTSMode -engine is not ck.
**ERROR: (ENCCK-9000):	Option -fixedInstBeforeCTS is not supported when setCTSMode -engine is not ck, please use changeClockStatus command before clockDesign.

  clockDesign
    [-specFile {filename1 filename2 ...}]
    [-genSpecOnly filename]
    [-outDir dirname]
    [-clk clockname]
    [-macromodel filename]
    [-check]
    [-fixedInstBeforeCTS | -unfixedInstBeforeCTS]
    [-noDeleteClockTree]
    [-postCTSsdcFile filename]
    [-incrPostCTSsdcFile filename]
    [-pulsedLatch]
    [-honorSDCDontTouch]
    [-preserveAssertion]
    [-skipTimeDesign]
    [-noSkipTimeDesign]
  

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     ENCCK-9000           2  %s                                       
*** Message Summary: 0 warning(s), 2 error(s)

<CMD> displayClockTree -skew -allLevel -preRoute
Redoing specifyClockTree ...
Checking spec file integrity...
displayClockTree Option :  -skew -allLevel -preRoute 
Clock Clk is Gated-Clock. displayClockTree on Gated Clock
<CMD> setLayerPreference io -isVisible 0
<CMD> setLayerPreference io -isVisible 1
<CMD> setLayerPreference io -isSelectable 0
<CMD> setLayerPreference io -isSelectable 1
<CMD> setLayerPreference net -isVisible 0
<CMD> setLayerPreference power -isVisible 0
<CMD> setLayerPreference pgPower -isVisible 0
<CMD> setLayerPreference pgGround -isVisible 0
<CMD> setLayerPreference shield -isVisible 0
<CMD> setLayerPreference metalFill -isVisible 0
<CMD> setLayerPreference clock -isVisible 0
<CMD> clearClockDisplay
Redoing specifyClockTree ...
Checking spec file integrity...
<CMD> setLayerPreference net -isVisible 1
<CMD> setLayerPreference power -isVisible 1
<CMD> setLayerPreference pgPower -isVisible 1
<CMD> setLayerPreference pgGround -isVisible 1
<CMD> setLayerPreference shield -isVisible 1
<CMD> setLayerPreference metalFill -isVisible 1
<CMD> setLayerPreference clock -isVisible 1
<CMD> changeClockStatus -all -noFixedNetWires
**WARN: (ENCCK-1100):	Command changeClockStatus is no longer supported when CTS engine is not ck. You can use command setCTSMode with option -engine to set CTS engine.
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (0) instances, and (0) nets in Clock Clk.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=849.1M) ***
<CMD> get_propagated_clock -clock Clk
  Clock 'Clk' is in propagated mode
  Clock 'Clk' is in propagated mode
  Clock 'Clk' is in propagated mode
  Clock 'Clk' is in propagated mode
<CMD> timeDesign -postCTS -expandedViews
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
*** Starting trialRoute (mem=837.1M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=837.1M) ***

Extraction called for design 'vin_spc' of instances=85 and nets=163 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design vin_spc.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 837.141M)
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=926.238 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 113.541 | 129.315 | 123.270 | 113.541 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+
|func_max            | 113.541 | 129.315 | 123.270 | 113.541 |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+
|test_max            | 113.541 | 129.315 | 123.270 | 113.541 |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (34)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 90.430%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.84 sec
Total Real time: 1.0 sec
Total Memory Usage: 909.15625 Mbytes
<CMD> timeDesign -postCTS -hold -expandedViews
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
*** Starting trialRoute (mem=880.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=880.3M) ***

Extraction called for design 'vin_spc' of instances=85 and nets=163 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design vin_spc.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 880.289M)
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=945.559 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.056  |  0.056  |  0.185  |  2.793  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+
|func_min            |  0.056  |  0.056  |  0.185  |  2.793  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+
|test_min            |  0.056  |  0.056  |  0.185  |  2.793  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+

Density: 90.430%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.39 sec
Total Real time: 0.0 sec
Total Memory Usage: 878.78125 Mbytes
<CMD> saveDesign vin_spc_loaded_power_pins_placed_clock.enc
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
Redoing specifyClockTree ...
Checking spec file integrity...
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: vin_spc, View: vin_spc_loaded_power_pins_placed_clock
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 31 strips and 54 vias are crated in OA database.
Created 85 insts; 170 instTerms; 163 nets; 452 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.04s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
Saving clock tree spec file '/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/FEOADesignlib/vin_spc/vin_spc_loaded_power_pins_placed_clock/vin_spc.ctstch' ...
Saving configuration ...
Saving preference file /home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/FEOADesignlib/vin_spc/vin_spc_loaded_power_pins_placed_clock/enc.pref.tcl ...
Saving sdp information ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

**WARN: (ENCTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setNanoRouteMode -quiet -routeInsertAntennaDiode 0
<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 703.74 (MB), peak = 921.28 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
Begin checking placement ... (start mem=878.8M, init mem=878.8M)
Overlapping with other instance:	44
Orientation Violation:	10
*info: Placed = 85            
*info: Unplaced = 0           
Placement Density:90.43%(5227/5780)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=878.8M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
#**INFO: honoring user setting for routeWithTimingDriven set to false
#**INFO: honoring user setting for routeWithSiDriven set to false

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=878.8M) ***

globalDetailRoute

#setNanoRouteMode -droutePostRouteWidenWireRule "VSRDefaultSetup"
#setNanoRouteMode -routeInsertAntennaDiode false
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeTopRoutingLayer 5
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Aug  2 11:09:46 2016
#
#WARNING (NRDB-728) PIN Q in CELL_VIEW LOGIC1_HV does not have antenna diff area.
#WARNING (NRDB-728) PIN Q in CELL_VIEW LOGIC0_HV does not have antenna diff area.
#WARNING (NRIG-101) Net Resetn has invalid routing segments, will delete these wires.
#WARNING (NRIG-101) Net Resetn has invalid routing segments, will delete these wires.
#WARNING (NRIG-101) Net Resetn has invalid routing segments, will delete these wires.
#WARNING (NRIG-101) Net Resetn has invalid routing segments, will delete these wires.
#WARNING (NRIG-101) Net Resetn has invalid routing segments, will delete these wires.
#WARNING (NRIG-101) Net Resetn has invalid routing segments, will delete these wires.
#WARNING (NRIG-101) Net Resetn has invalid routing segments, will delete these wires.
#WARNING (NRIG-101) Net Resetn has invalid routing segments, will delete these wires.
#WARNING (NRIG-101) Net Resetn has invalid routing segments, will delete these wires.
#WARNING (NRIG-101) Net Resetn has invalid routing segments, will delete these wires.
#WARNING (NRIG-101) Net Resetn has invalid routing segments, will delete these wires.
#WARNING (NRIG-101) Net Resetn has invalid routing segments, will delete these wires.
#NanoRoute Version v14.27-s012 NR150928-2308/14_27-UB
#Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.000.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.000.
#WARNING (NRDB-2040) Rule LEF_DEFAULT doesn't specify any vias that satisfy all of the area rules for layer M2 M3 M4 
#WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M1 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
#WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M2 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
#WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M3 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
#WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER M4 are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
#WARNING (NRDB-778) No multicut vias which meet all area rules for LAYER MT are defined in RULE LEF_DEFAULT. When a LEF MINIMUMCUT rule is defined for a layer, you must define multicut vias for the layer in the LEF file. Edit your LEF file and read it in again.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.240.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.000.
#WARNING (NRDB-2077) The below via enclosure for LAYER MT is not specified for width 0.280.
#WARNING (NRDB-2078) The above via enclosure for LAYER AM is not specified for width 2.000.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 160 nets.
# M1           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.440
# M2           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M3           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M4           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# MT           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# AM           V   Track-Pitch = 9.800    Line-2-Via Pitch = 5.800
#WARNING (NRDB-2111) Found overlapping instances CE_reg out_reg[5]. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CapSel_reg[2] out_reg[3]. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances EnMF_reg out_reg[14]. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances EnMF_reg count_reg[0]. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances FS_reg out_reg[0]. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances GD_reg[1] out_reg[4]. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances GS_reg[0] out_reg[6]. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances GS_reg[0] out_reg[2]. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances GS_reg[1] out_reg[1]. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances GS_reg[2] count_reg[2]. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances GS_reg[3] out_reg[11]. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances GS_reg[3] out_reg[10]. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances GS_reg[3] out_reg[7]. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances NS_reg out_reg[4]. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances count_reg[0] out_reg[30]. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances count_reg[0] out_reg[9]. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances count_reg[1] out_reg[19]. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances count_reg[3] count_reg[4]. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances count_reg[3] out_reg[31]. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances count_reg[4] out_reg[31]. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 30 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.560.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 751.35 (MB), peak = 921.28 (MB)
#Merging special wires...
#    2 (1.23%) extracted nets are partially routed.
#90 (55.21%) nets are without wires.
#73 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 163.
#Number of eco nets is 2
#
#Start data preparation...
#
#Data preparation is done on Tue Aug  2 11:09:46 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Aug  2 11:09:46 2016
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         172          80         289    66.78%
#  Metal 2        V         172          89         289    16.61%
#  Metal 3        H         252           0         289     0.00%
#  Metal 4        V         261           0         289     0.00%
#  Metal 5        H         252           0         289     0.00%
#  --------------------------------------------------------------
#  Total                   1110      13.09%  1445    16.68%
#
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 751.61 (MB), peak = 921.28 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 752.41 (MB), peak = 921.28 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 752.45 (MB), peak = 921.28 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 73 (skipped).
#Total number of routable nets = 90.
#Total number of nets in the design = 163.
#
#90 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              90  
#-----------------------------
#        Total              90  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              90  
#-----------------------------
#        Total              90  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 5189 um.
#Total half perimeter of net bounding box = 4740 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 3694 um.
#Total wire length on LAYER M3 = 1394 um.
#Total wire length on LAYER M4 = 101 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 519
#Up-Via Summary (total 519):
#           
#-----------------------
#  Metal 1          328
#  Metal 2          189
#  Metal 3            2
#-----------------------
#                   519 
#
#Max overcon = 0 track.
#Total overcon = 0.08%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 752.50 (MB), peak = 921.28 (MB)
#
#
#Start data preparation for track assignment...
#
#Data preparation is done on Tue Aug  2 11:09:46 2016
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 752.52 (MB), peak = 921.28 (MB)
#Start Track Assignment.
#Done with 100 horizontal wires in 1 hboxes and 147 vertical wires in 1 hboxes.
#Done with 23 horizontal wires in 1 hboxes and 20 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total wire length = 5191 um.
#Total half perimeter of net bounding box = 4740 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 3748 um.
#Total wire length on LAYER M3 = 1345 um.
#Total wire length on LAYER M4 = 98 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 519
#Up-Via Summary (total 519):
#           
#-----------------------
#  Metal 1          328
#  Metal 2          189
#  Metal 3            2
#-----------------------
#                   519 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 719.83 (MB), peak = 921.28 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.49 (MB)
#Total memory = 719.83 (MB)
#Peak memory = 921.28 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 25
#
#    By Layer and Type :
#	         MetSpc    Short   CShort   Totals
#	M1            1       12        5       18
#	M2            1        6        0        7
#	Totals        2       18        5       25
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 748.39 (MB), peak = 921.28 (MB)
#start 1st optimization iteration ...
#    number of violations = 36
#
#    By Layer and Type :
#	         MetSpc    NSMet    Short     Loop   CutSpc   CShort   Totals
#	M1            2        0       14        0        2        2       20
#	M2            5        1        2        8        0        0       16
#	Totals        7        1       16        8        2        2       36
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 753.66 (MB), peak = 921.28 (MB)
#start 2nd optimization iteration ...
#    number of violations = 21
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1            3       16        1       20
#	M2            1        0        0        1
#	Totals        4       16        1       21
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 754.16 (MB), peak = 921.28 (MB)
#start 3rd optimization iteration ...
#    number of violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1            1       11        1       13
#	M2            1        0        0        1
#	Totals        2       11        1       14
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 754.25 (MB), peak = 921.28 (MB)
#start 4th optimization iteration ...
#    number of violations = 15
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1            2       11        1       14
#	M2            1        0        0        1
#	Totals        3       11        1       15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 754.32 (MB), peak = 921.28 (MB)
#start 5th optimization iteration ...
#    number of violations = 17
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1            5       10        1       16
#	M2            1        0        0        1
#	Totals        6       10        1       17
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 754.40 (MB), peak = 921.28 (MB)
#start 6th optimization iteration ...
#    number of violations = 19
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1            6       11        1       18
#	M2            1        0        0        1
#	Totals        7       11        1       19
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 755.13 (MB), peak = 921.28 (MB)
#start 7th optimization iteration ...
#    number of violations = 19
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1            4       13        1       18
#	M2            1        0        0        1
#	Totals        5       13        1       19
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 765.39 (MB), peak = 921.28 (MB)
#start 8th optimization iteration ...
#    number of violations = 22
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1            5       15        1       21
#	M2            1        0        0        1
#	Totals        6       15        1       22
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 765.86 (MB), peak = 921.28 (MB)
#start 9th optimization iteration ...
#    number of violations = 22
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1            5       15        1       21
#	M2            1        0        0        1
#	Totals        6       15        1       22
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 765.86 (MB), peak = 921.28 (MB)
#start 10th optimization iteration ...
#    number of violations = 27
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1            7       18        1       26
#	M2            1        0        0        1
#	Totals        8       18        1       27
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 765.87 (MB), peak = 921.28 (MB)
#start 11th optimization iteration ...
#    number of violations = 31
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1           12       17        1       30
#	M2            1        0        0        1
#	Totals       13       17        1       31
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 788.04 (MB), peak = 921.28 (MB)
#start 12th optimization iteration ...
#    number of violations = 34
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1           11       21        1       33
#	M2            1        0        0        1
#	Totals       12       21        1       34
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 808.71 (MB), peak = 921.28 (MB)
#start 13th optimization iteration ...
#    number of violations = 33
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1            9       22        1       32
#	M2            1        0        0        1
#	Totals       10       22        1       33
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 808.71 (MB), peak = 921.28 (MB)
#start 14th optimization iteration ...
#    number of violations = 34
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1           12       19        1       32
#	M2            2        0        0        2
#	Totals       14       19        1       34
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 808.91 (MB), peak = 921.28 (MB)
#start 15th optimization iteration ...
#    number of violations = 36
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1           14       20        1       35
#	M2            1        0        0        1
#	Totals       15       20        1       36
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 808.92 (MB), peak = 921.28 (MB)
#start 16th optimization iteration ...
#    number of violations = 33
#
#    By Layer and Type :
#	         MetSpc    Short     Loop   Totals
#	M1           15       17        0       32
#	M2            0        0        1        1
#	Totals       15       17        1       33
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 808.47 (MB), peak = 921.28 (MB)
#start 17th optimization iteration ...
#    number of violations = 32
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1           15       16       31
#	M2            1        0        1
#	Totals       16       16       32
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 808.70 (MB), peak = 921.28 (MB)
#start 18th optimization iteration ...
#    number of violations = 28
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1           12       16       28
#	Totals       12       16       28
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 798.03 (MB), peak = 921.28 (MB)
#start 19th optimization iteration ...
#    number of violations = 26
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            8       17       25
#	M2            1        0        1
#	Totals        9       17       26
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 814.50 (MB), peak = 921.28 (MB)
#start 20th optimization iteration ...
#    number of violations = 28
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1            7       18        1       26
#	M2            2        0        0        2
#	Totals        9       18        1       28
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 814.50 (MB), peak = 921.28 (MB)
#Complete Detail Routing.
#Total wire length = 5496 um.
#Total half perimeter of net bounding box = 4740 um.
#Total wire length on LAYER M1 = 137 um.
#Total wire length on LAYER M2 = 3490 um.
#Total wire length on LAYER M3 = 1369 um.
#Total wire length on LAYER M4 = 500 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 702
#Up-Via Summary (total 702):
#           
#-----------------------
#  Metal 1          346
#  Metal 2          326
#  Metal 3           30
#-----------------------
#                   702 
#
#Total number of DRC violations = 28
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 26
#Total number of violations on LAYER M2 = 2
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER MT = 0
#Total number of violations on LAYER AM = 0
#Cpu time = 00:00:19
#Elapsed time = 00:00:19
#Increased memory = 94.65 (MB)
#Total memory = 814.50 (MB)
#Peak memory = 921.28 (MB)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 14
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1            1       11        1       13
#	M2            1        0        0        1
#	Totals        2       11        1       14
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 812.31 (MB), peak = 921.28 (MB)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 12
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1            2        8        1       11
#	M2            1        0        0        1
#	Totals        3        8        1       12
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 808.49 (MB), peak = 921.28 (MB)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 10
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1            2        6        1        9
#	M2            1        0        0        1
#	Totals        3        6        1       10
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 810.79 (MB), peak = 921.28 (MB)
#start 4th post routing optimization iteration ...
#    number of DRC violations = 9
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1            2        5        1        8
#	M2            1        0        0        1
#	Totals        3        5        1        9
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 812.88 (MB), peak = 921.28 (MB)
#start 5th post routing optimization iteration ...
#    number of DRC violations = 9
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1            2        5        1        8
#	M2            1        0        0        1
#	Totals        3        5        1        9
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 813.96 (MB), peak = 921.28 (MB)
#Complete Post Routing Optimization.
#Cpu time = 00:00:43
#Elapsed time = 00:00:43
#Increased memory = -0.55 (MB)
#Total memory = 813.96 (MB)
#Peak memory = 921.28 (MB)
#Total wire length = 5487 um.
#Total half perimeter of net bounding box = 4740 um.
#Total wire length on LAYER M1 = 126 um.
#Total wire length on LAYER M2 = 3442 um.
#Total wire length on LAYER M3 = 1385 um.
#Total wire length on LAYER M4 = 534 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 706
#Up-Via Summary (total 706):
#           
#-----------------------
#  Metal 1          343
#  Metal 2          327
#  Metal 3           36
#-----------------------
#                   706 
#
#Total number of DRC violations = 9
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 8
#Total number of violations on LAYER M2 = 1
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER MT = 0
#Total number of violations on LAYER AM = 0
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1            2        5        1        8
#	M2            1        0        0        1
#	Totals        3        5        1        9
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 729.94 (MB), peak = 921.28 (MB)
#
#Total wire length = 5487 um.
#Total half perimeter of net bounding box = 4740 um.
#Total wire length on LAYER M1 = 126 um.
#Total wire length on LAYER M2 = 3442 um.
#Total wire length on LAYER M3 = 1385 um.
#Total wire length on LAYER M4 = 534 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 706
#Up-Via Summary (total 706):
#           
#-----------------------
#  Metal 1          343
#  Metal 2          327
#  Metal 3           36
#-----------------------
#                   706 
#
#Total number of DRC violations = 9
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 8
#Total number of violations on LAYER M2 = 1
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER MT = 0
#Total number of violations on LAYER AM = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Aug  2 11:10:48 2016
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 729.95 (MB), peak = 921.28 (MB)
#
#Spread distance (# of tracks): min = 0.500000; max = 2.000000
#
#Start Post Route Wire Spread.
#Done with 23 horizontal wires in 1 hboxes and 65 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 5578 um.
#Total half perimeter of net bounding box = 4740 um.
#Total wire length on LAYER M1 = 126 um.
#Total wire length on LAYER M2 = 3503 um.
#Total wire length on LAYER M3 = 1410 um.
#Total wire length on LAYER M4 = 540 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 706
#Up-Via Summary (total 706):
#           
#-----------------------
#  Metal 1          343
#  Metal 2          327
#  Metal 3           36
#-----------------------
#                   706 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 729.98 (MB), peak = 921.28 (MB)
#
#Post Route wire spread is done.
#Total wire length = 5578 um.
#Total half perimeter of net bounding box = 4740 um.
#Total wire length on LAYER M1 = 126 um.
#Total wire length on LAYER M2 = 3503 um.
#Total wire length on LAYER M3 = 1410 um.
#Total wire length on LAYER M4 = 540 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 706
#Up-Via Summary (total 706):
#           
#-----------------------
#  Metal 1          343
#  Metal 2          327
#  Metal 3           36
#-----------------------
#                   706 
#
#
#Start DRC checking..
#    number of violations = 9
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1            2        5        1        8
#	M2            1        0        0        1
#	Totals        3        5        1        9
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 755.00 (MB), peak = 921.28 (MB)
#    number of violations = 9
#
#    By Layer and Type :
#	         MetSpc    Short   CutSpc   Totals
#	M1            2        5        1        8
#	M2            1        0        0        1
#	Totals        3        5        1        9
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 755.00 (MB), peak = 921.28 (MB)
#CELL_VIEW vin_spc,init has 9 DRC violations
#Total number of DRC violations = 9
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 8
#Total number of violations on LAYER M2 = 1
#Total number of violations on LAYER M3 = 0
#Total number of violations on LAYER M4 = 0
#Total number of violations on LAYER MT = 0
#Total number of violations on LAYER AM = 0
#detailRoute Statistics:
#Cpu time = 00:01:02
#Elapsed time = 00:01:02
#Increased memory = 35.17 (MB)
#Total memory = 755.00 (MB)
#Peak memory = 921.28 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:02
#Elapsed time = 00:01:02
#Increased memory = 51.32 (MB)
#Total memory = 755.11 (MB)
#Peak memory = 921.28 (MB)
#Number of warnings = 82
#Total number of warnings = 132
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Aug  2 11:10:48 2016
#
#routeDesign: cpu time = 00:01:02, elapsed time = 00:01:02, memory = 755.11 (MB), peak = 921.28 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> zoomBox 55.426 125.686 129.978 72.237
<CMD> selectMarker 71.6800 105.8400 84.5600 110.8800 -1 12 88
<CMD> deselectAll
<CMD> selectMarker 84.5600 105.8400 97.4400 110.8800 -1 12 88
<CMD> zoomBox 71.692 112.757 113.135 100.058
<CMD> fit
<CMD> verify_drc -report vin_spc.drc.rpt -limit 1000
 *** Starting Verify DRC (MEM: 919.7) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 25 Viols.

  Verification Complete : 25 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 84.7M) ***

<CMD> zoomBox 61.648 54.299 92.996 31.333
<CMD> fit
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
**WARN: (ENCSYC-6163):	Command 'freeDesign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
Free PSO.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Loading global variable file /home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/FEOADesignlib/vin_spc/vin_spc_loaded_power_pins_placed_clock/vin_spc.globals ...
**WARN: (ENCOAX-738):	Non-Default Rule 'VSRDefaultSetup' has already been defined in Encounter. Its contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018Site' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018hvSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018SiteSHVT' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018twSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsIoSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsIoSiteHV' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsCornerSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsCornerSiteHV' has already been defined in Encounter, the contents will be skipped.
Loading view definition file from /home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/FEOADesignlib/vin_spc/vin_spc_loaded_power_pins_placed_clock/viewDefinition.tcl
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 98) Duplicate definition for attribute (slew_lower_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 99) Duplicate definition for attribute (slew_lower_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 100) Duplicate definition for attribute (slew_upper_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 101) Duplicate definition for attribute (slew_upper_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 102) Duplicate definition for attribute (slew_derate_from_library) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 103) Duplicate definition for attribute (input_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 104) Duplicate definition for attribute (input_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 105) Duplicate definition for attribute (output_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 106) Duplicate definition for attribute (output_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 107) Duplicate definition for attribute (default_leakage_power_density) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 108) Duplicate definition for attribute (default_cell_leakage_power) encountered. The last definition will be retained.
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=3.88min, fe_real=50.53min, fe_mem=712.5M) ***
Loading preference file /home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/FEOADesignlib/vin_spc/vin_spc_loaded_power_pins_placed_clock/enc.pref.tcl ...
Loading mode file /home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/FEOADesignlib/vin_spc/vin_spc_loaded_power_pins_placed_clock/vin_spc.mode ...
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_test.sdc, Line 51).

vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_func.sdc, Line 51).

**WARN: (ENCOAX-571):	Property 'lxInternal' from OA is a hierarchical property which is not supported in Encounter. This property is not translated and it will be lost in round trip unless updateMode is enabled.
**WARN: (ENCOAX-1335):	Net 'Clk' contains oaGuide object with incorrect parameters, oaGuide object will be ignored.
**WARN: (ENCOAX-1335):	Net 'Clk' contains oaGuide object with incorrect parameters, oaGuide object will be ignored.
**WARN: (ENCOAX-1335):	Net 'Clk' contains oaGuide object with incorrect parameters, oaGuide object will be ignored.
**WARN: (ENCOAX-1335):	Net 'Resetn' contains oaGuide object with incorrect parameters, oaGuide object will be ignored.
**WARN: (ENCOAX-1335):	Net 'Resetn' contains oaGuide object with incorrect parameters, oaGuide object will be ignored.
<CMD> setDrawView place
<CMD> verify_drc -report vin_spc.drc.rpt -limit 1000
 *** Starting Verify DRC (MEM: 808.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 510 Viols.

  Verification Complete : 510 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 1.00  MEM: 101.6M) ***

<CMD> zoomBox 44.884 117.163 74.053 85.480
<CMD> zoomBox 53.480 112.476 69.630 96.463
<CMD> selectInst EnHF_reg
<CMD> fit
<CMD> zoomBox 79.921 122.528 122.836 71.231
<CMD> zoomBox 82.987 114.108 106.032 94.996
<CMD> deselectAll
<CMD> selectInst {out_reg[31]}
<CMD> deselectAll
<CMD> selectWire 81.9000 108.2200 82.1800 110.3200 2 {out[29]}
<CMD> deselectAll
<CMD> selectInst {out_reg[29]}
<CMD> deselectAll
<CMD> selectInst {out_reg[31]}
<CMD> deselectAll
<CMD> selectInst {out_reg[29]}
<CMD> deselectAll
<CMD> selectInst {out_reg[31]}
<CMD> deselectAll
<CMD> selectInst {out_reg[31]}
<CMD> deselectAll
<CMD> selectInst {out_reg[31]}
<CMD> deselectAll
<CMD> selectInst {out_reg[31]}
<CMD> deselectAll
<CMD> selectInst {out_reg[29]}
<CMD> deselectAll
<CMD> selectInst {out_reg[31]}
<CMD> deselectAll
<CMD> selectInst {out_reg[31]}
<CMD> fit
<CMD> zoomBox 102.384 25.298 84.111 46.588
<CMD> deselectAll
<CMD> selectInst {GD_reg[0]}
<CMD> fit
<CMD> zoomBox 38.682 83.300 110.263 66.369
<CMD> deselectAll
<CMD> selectInst {F_reg[3]}
<CMD> deselectAll
<CMD> selectInst {out_reg[1]}
<CMD> deselectAll
<CMD> selectInst {out_reg[1]}
<CMD> deselectAll
<CMD> selectWire 86.9400 3.5000 87.2200 99.5400 2 {GS[2]}
<CMD> deselectAll
<CMD> selectInst IQ_reg
<CMD> deselectAll
<CMD> selectInst {F_reg[0]}
<CMD> zoomBox 65.637 78.295 70.156 75.567
<CMD> deselectAll
<CMD> selectMarker 66.7800 77.4200 67.0600 77.7000 2 1 25
<CMD> fit
<CMD> zoomBox 49.411 14.402 101.881 -11.247
<CMD> zoomBox 67.468 5.397 76.422 -3.258
<CMD> deselectAll
<CMD> selectMarker 69.0200 1.8200 69.3000 2.1000 3 1 6
<CMD> verify_drc -report vin_spc.drc.rpt -limit 1000
 *** Starting Verify DRC (MEM: 911.7) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 510 Viols.

  Verification Complete : 510 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 0.0M) ***

<CMD> fit
<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
**WARN: (ENCSYC-6163):	Command 'freeDesign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
Free PSO.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Loading global variable file /home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/FEOADesignlib/vin_spc/vin_spc_loaded_power_pins/vin_spc.globals ...
**WARN: (ENCOAX-738):	Non-Default Rule 'VSRDefaultSetup' has already been defined in Encounter. Its contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018Site' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018hvSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018SiteSHVT' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018twSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsIoSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsIoSiteHV' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsCornerSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsCornerSiteHV' has already been defined in Encounter, the contents will be skipped.
Loading view definition file from /home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/FEOADesignlib/vin_spc/vin_spc_loaded_power_pins/viewDefinition.tcl
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 98) Duplicate definition for attribute (slew_lower_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 99) Duplicate definition for attribute (slew_lower_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 100) Duplicate definition for attribute (slew_upper_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 101) Duplicate definition for attribute (slew_upper_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 102) Duplicate definition for attribute (slew_derate_from_library) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 103) Duplicate definition for attribute (input_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 104) Duplicate definition for attribute (input_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 105) Duplicate definition for attribute (output_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 106) Duplicate definition for attribute (output_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 107) Duplicate definition for attribute (default_leakage_power_density) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 108) Duplicate definition for attribute (default_cell_leakage_power) encountered. The last definition will be retained.
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=4.06min, fe_real=52.92min, fe_mem=735.5M) ***
Loading preference file /home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/FEOADesignlib/vin_spc/vin_spc_loaded_power_pins/enc.pref.tcl ...
Loading mode file /home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/FEOADesignlib/vin_spc/vin_spc_loaded_power_pins/vin_spc.mode ...
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_func.sdc, Line 51).

vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_test.sdc, Line 51).

**WARN: (ENCOAX-571):	Property 'lxInternal' from OA is a hierarchical property which is not supported in Encounter. This property is not translated and it will be lost in round trip unless updateMode is enabled.
<CMD> verify_drc -report vin_spc.drc.rpt -limit 1000
 *** Starting Verify DRC (MEM: 821.2) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 77.0M) ***

<CMD_INTERNAL> print {---# Setup MMMC
---#}
---# Setup MMMC
---#
<CMD> create_rc_corner -name ams_rc_corner_typ  -cap_table {/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable}  -preRoute_res {1.0}  -postRoute_res {1.0}  -preRoute_cap {1.0}  -postRoute_cap {1.0}  -postRoute_xcap {1.0}  -qx_tech_file {/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile}
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
<CMD_INTERNAL> print {---#   rc_corner        : ams_rc_corner_typ}
---#   rc_corner        : ams_rc_corner_typ
<CMD> create_library_set -name libs_min -timing {  /pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_BC.lib  }
<CMD> create_library_set -name libs_max -timing {  /pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib  }
<CMD> create_library_set -name libs_typ -timing {  /pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_TYP.lib  }
<CMD_INTERNAL> print {---#   lib-sets         : libs_min, libs_max, libs_typ}
---#   lib-sets         : libs_min, libs_max, libs_typ
<CMD> create_constraint_mode -name $cons -sdc_files $filename
Current (total cpu=0:04:05, real=0:53:25, peak res=699.8M, current mem=827.3M)
vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_func.sdc, Line 51).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/vin_spc_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=593.7M, current mem=834.3M)
Current (total cpu=0:04:05, real=0:53:25, peak res=699.8M, current mem=834.3M)
Current (total cpu=0:04:05, real=0:53:25, peak res=699.8M, current mem=834.3M)
vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_test.sdc, Line 51).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/vin_spc_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=594.0M, current mem=834.3M)
Current (total cpu=0:04:05, real=0:53:25, peak res=699.8M, current mem=834.3M)
<CMD> create_constraint_mode -name $cons -sdc_files $filename
Current (total cpu=0:04:05, real=0:53:25, peak res=699.8M, current mem=829.3M)
vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_func.sdc, Line 51).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/vin_spc_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=594.4M, current mem=836.3M)
Current (total cpu=0:04:05, real=0:53:25, peak res=699.8M, current mem=836.3M)
Current (total cpu=0:04:05, real=0:53:25, peak res=699.8M, current mem=836.3M)
vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_test.sdc, Line 51).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/vin_spc_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=594.7M, current mem=836.3M)
Current (total cpu=0:04:06, real=0:53:25, peak res=699.8M, current mem=836.3M)
<CMD_INTERNAL> print {---#   constraint-modes : func test}
---#   constraint-modes : func test
<CMD> create_delay_corner -name corner_min -library_set {libs_min} -opcond_library {h18_CORELIB_HV_BC} -opcond {best} -rc_corner {ams_rc_corner_typ}
<CMD> create_delay_corner -name corner_max -library_set {libs_max} -opcond_library {h18_CORELIB_HV_WC} -opcond {worst} -rc_corner {ams_rc_corner_typ}
<CMD> create_delay_corner -name corner_typ -library_set {libs_typ} -opcond_library {h18_CORELIB_HV_TYP} -opcond {typical} -rc_corner {ams_rc_corner_typ}
<CMD_INTERNAL> print {---#   delay-corners    : corner_min, corner_max, corner_typ}
---#   delay-corners    : corner_min, corner_max, corner_typ
<CMD_INTERNAL> print {---#   analysis-views   : }
---#   analysis-views   : 
---#          #  Name: func_min  # Constraint-Mode: func # Corner: corner_min
---#          #  Name: func_max  # Constraint-Mode: func # Corner: corner_max
---#          #  Name: func_typ  # Constraint-Mode: func # Corner: corner_typ
---#          #  Name: test_min  # Constraint-Mode: test # Corner: corner_min
---#          #  Name: test_max  # Constraint-Mode: test # Corner: corner_max
---#          #  Name: test_typ  # Constraint-Mode: test # Corner: corner_typ
<CMD_INTERNAL> print {---#
---# use following command to show analysis view definitions
         report_analysis_view 
}
---#
---# use following command to show analysis view definitions
         report_analysis_view 

<CMD> set_analysis_view -setup $maxviewList -hold $minviewList
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
Current (total cpu=0:04:06, real=0:53:30, peak res=699.8M, current mem=828.8M)
vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_func.sdc, Line 51).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/vin_spc_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=594.9M, current mem=835.8M)
Current (total cpu=0:04:06, real=0:53:30, peak res=699.8M, current mem=835.8M)
Current (total cpu=0:04:06, real=0:53:30, peak res=699.8M, current mem=835.8M)
vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_test.sdc, Line 51).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/vin_spc_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=595.3M, current mem=835.8M)
Current (total cpu=0:04:06, real=0:53:30, peak res=699.8M, current mem=835.8M)
Total number of combinational cells: 373
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3_HV BUFX2_HV BUFX6_HV BUFX4_HV BUFX8_HV BUFX12_HV BUFX16_HV BUFX24_HV BUFX32_HV CLKBUFX2_HV CLKBUFX4_HV CLKBUFX3_HV CLKBUFX6_HV CLKBUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX32_HV
Total number of usable buffers: 19
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2_HV CLKINVX1_HV CLKINVX4_HV CLKINVX3_HV CLKINVX6_HV CLKINVX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX24_HV CLKINVX32_HV INVXL_HV INVX1_HV INVX3_HV INVX2_HV INVX6_HV INVX4_HV INVX8_HV INVX12_HV INVX16_HV INVX24_HV INVX32_HV
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> timeDesign -prePlace -expandedViews
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=978.863 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 119.284 | 124.314 | 123.835 | 119.284 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+
|func_max            | 119.284 | 124.314 | 123.835 | 119.284 |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+
|test_max            | 119.284 | 124.314 | 123.835 | 119.284 |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+

Density: 90.430%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 0.78 sec
Total Real time: 1.0 sec
Total Memory Usage: 920.632812 Mbytes
**WARN: (ENCTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setPlaceMode -fp false
<CMD> placeDesign
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.8001 path_group
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 926.7M, InitMEM = 926.7M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=980.859 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 980.9M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Starting "NanoPlace(TM) placement v#1 (mem=964.8M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:08.9 mem=964.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:09.7 mem=966.8M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man ENCSP-9042' for more detail.
vin_spc
vin_spc
#std cell=85 (0 fixed + 85 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=90 #term=367 #term/net=4.08, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=36
stdCell: 85 single + 0 double + 0 multi
Total standard cell length = 1.0371 (mm), area = 0.0052 (mm^2)
Average module density = 0.904.
Density for the design = 0.904.
       = stdcell_area 1852 sites (5227 um^2) / alloc_area 2048 sites (5780 um^2).
Pin Density = 0.198.
            = total # of pins 367 / total Instance area 1852.
=== lastAutoLevel = 5 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.186e+03 (3.08e+02 2.88e+03)
              Est.  stn bbox = 3.423e+03 (3.25e+02 3.10e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 989.4M
Iteration  2: Total net bbox = 3.186e+03 (3.08e+02 2.88e+03)
              Est.  stn bbox = 3.423e+03 (3.25e+02 3.10e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 989.4M
Iteration  3: Total net bbox = 2.721e+03 (2.02e+02 2.52e+03)
              Est.  stn bbox = 3.083e+03 (2.91e+02 2.79e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 989.4M
Iteration  4: Total net bbox = 3.361e+03 (7.04e+02 2.66e+03)
              Est.  stn bbox = 3.906e+03 (8.99e+02 3.01e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 989.4M
Iteration  5: Total net bbox = 3.591e+03 (9.15e+02 2.68e+03)
              Est.  stn bbox = 4.237e+03 (1.21e+03 3.02e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 989.4M
Iteration  6: Total net bbox = 3.730e+03 (1.10e+03 2.63e+03)
              Est.  stn bbox = 4.377e+03 (1.40e+03 2.98e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 989.4M
*** cost = 3.730e+03 (1.10e+03 2.63e+03) (cpu for global=0:00:00.1) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.1 real: 0:00:00.0
vin_spc
vin_spc
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Type 'man ENCSP-9025' for more detail.
*** Starting refinePlace (0:04:18 mem=956.0M) ***
Total net length = 3.730e+03 (1.102e+03 2.628e+03) (ext = 2.793e+03)
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[14]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[17]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[12]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[13]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'count_reg[1]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[0]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[5]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[32]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[6]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[11]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'count_reg[0]' (Cell DFPX3_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[4]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[9]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'count_reg[3]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[1]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'count_reg[5]' (Cell DFPX3_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[3]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[2]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**WARN: (ENCSP-2020):	Cannot find a legal location for instance 'out_reg[10]' (Cell DFCX1_HV).
Type 'man ENCSP-2020' for more detail.
**ERROR: (ENCSP-2021):	Could not legalize <23> instances in the design. Check warning message ENCSP-270 or ENCSP-2020 in log file for more details.
Move report: Detail placement moves 85 insts, mean move: 24.15 um, max move: 69.95 um
	Max move on inst (out_reg[20]): (56.46, 39.36) --> (75.04, 90.72)
	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 956.0MB
Summary Report:
Instances move: 85 (out of 85 movable)
Mean displacement: 24.15 um
Max displacement: 69.95 um (Instance: out_reg[20]) (56.456, 39.357) -> (75.04, 90.72)
	Length: 23 sites, height: 1 rows, site name: ams018hvSite, cell type: DFCX1_HV
Total net length = 3.778e+03 (7.953e+02 2.983e+03) (ext = 2.540e+03)
Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 956.0MB
*** Finished refinePlace (0:04:19 mem=956.0M) ***
Total net length = 4.579e+03 (1.167e+03 3.413e+03) (ext = 2.619e+03)
*** End of Placement (cpu=0:00:10.7, real=0:00:11.0, mem=956.0M) ***
default core: bins with density >  0.75 =   75 % ( 3 / 4 )
Density distribution unevenness ratio = 9.298%
*** Free Virtual Timing Model ...(mem=956.0M)
Starting congestion repair ...
*** Starting trialRoute (mem=956.0M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -maxRouteLayer 5 -noPinGuide


Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 956.0M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 956.0M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 964.0M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	6	 0.54%
  4:	0	 0.00%	13	 1.16%
  5:	1120	100.00%	1101	98.30%


Total length: 5.392e+03um, number of vias: 660
M1(H) length: 3.062e+01um, number of vias: 326
M2(V) length: 2.916e+03um, number of vias: 298
M3(H) length: 1.509e+03um, number of vias: 36
M4(V) length: 9.360e+02um, number of vias: 0
M5(H) length: 0.000e+00um

Peak Memory Usage was 964.0M 
*** Finished trialRoute (cpu=0:00:00.0 mem=964.0M) ***

Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Trial Route Overflow 0.000000(H) 0.000000(V).
Start repairing congestion with level 1.
Skipped repairing congestion.
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:11, real = 0: 0:11, mem = 956.0M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
WARNING   ENCSP-9025           1  No scan chain specified/traced.          
WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
ERROR     ENCSP-2021           1  Could not legalize <%d> instances in the...
WARNING   ENCSP-2020          19  Cannot find a legal location for instanc...
*** Message Summary: 22 warning(s), 1 error(s)

<CMD> setDrawView place
<CMD> verify_drc -report vin_spc.drc.rpt -limit 1000
 *** Starting Verify DRC (MEM: 956.0) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 510 Viols.

  Verification Complete : 510 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 98.5M) ***

<CMD> encMessage warning 0
Suppress "**WARN ..." messages.
<CMD> encMessage debug 0
<CMD> encMessage info 0
**WARN: (ENCSYC-6163):	Command 'freeDesign' is obsolete and will be made private and will be unsupported in future release. To avoid this warning, please remove the obsolete command from your script.
Free PSO.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
Loading global variable file /home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/FEOADesignlib/vin_spc/vin_spc_loaded/vin_spc.globals ...
**WARN: (ENCOAX-738):	Non-Default Rule 'VSRDefaultSetup' has already been defined in Encounter. Its contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018Site' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018hvSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018SiteSHVT' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'ams018twSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsIoSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsIoSiteHV' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsCornerSite' has already been defined in Encounter, the contents will be skipped.
**WARN: (ENCOAX-741):	Site 'amsCornerSiteHV' has already been defined in Encounter, the contents will be skipped.
Loading view definition file from /home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/FEOADesignlib/vin_spc/vin_spc_loaded/viewDefinition.tcl
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 98) Duplicate definition for attribute (slew_lower_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 99) Duplicate definition for attribute (slew_lower_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 100) Duplicate definition for attribute (slew_upper_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 101) Duplicate definition for attribute (slew_upper_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 102) Duplicate definition for attribute (slew_derate_from_library) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 103) Duplicate definition for attribute (input_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 104) Duplicate definition for attribute (input_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 105) Duplicate definition for attribute (output_threshold_pct_fall) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 106) Duplicate definition for attribute (output_threshold_pct_rise) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 107) Duplicate definition for attribute (default_leakage_power_density) encountered. The last definition will be retained.
**WARN: (TECHLIB-359):	(/pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib, line 108) Duplicate definition for attribute (default_cell_leakage_power) encountered. The last definition will be retained.
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=4.43min, fe_real=55.67min, fe_mem=820.3M) ***
Loading preference file /home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/FEOADesignlib/vin_spc/vin_spc_loaded/enc.pref.tcl ...
Loading mode file /home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/FEOADesignlib/vin_spc/vin_spc_loaded/vin_spc.mode ...
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_func.sdc, Line 51).

vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_test.sdc, Line 51).

**WARN: (ENCOAX-571):	Property 'lxInternal' from OA is a hierarchical property which is not supported in Encounter. This property is not translated and it will be lost in round trip unless updateMode is enabled.
<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site ams018hvSite -r 0.99518696779 0.5 25 25 25 25
Generated pitch 0.56 in AM is different from 9.8 defined in technology file in unpreferred direction.
**WARN: (ENCFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit
<CMD> setDrawView place
<CMD> setDrawView ameba
<CMD> setDrawView fplan
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> addRing -skip_via_on_wire_shape Noshape -skip_via_on_pin Standardcell -stacked_via_top_layer AM -type core_rings -jog_distance 4.9 -threshold 4.9 -nets {gnd! vdd!} -follow core -stacked_via_bottom_layer M1 -layer {bottom M1 top M1 right M2 left M2} -width 6 -spacing 0.6 -offset 12

The power planner created 8 wires.
*** Ending Ring Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 906.0M) ***
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M3 -max_same_layer_jog_length 4 -padcore_ring_bottom_layer_limit M1 -set_to_set_distance 100 -skip_via_on_pin Standardcell -stacked_via_top_layer AM -padcore_ring_top_layer_limit M3 -spacing 0.4 -xleft_offset 10 -xright_offset {} -merge_stripes_value 4.9 -layer M2 -block_ring_bottom_layer_limit M1 -width 5 -nets {gnd! vdd!} -stacked_via_bottom_layer M1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 2 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 906.0M) ***
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M3 -max_same_layer_jog_length 4 -padcore_ring_bottom_layer_limit M1 -set_to_set_distance 100 -skip_via_on_pin Standardcell -stacked_via_top_layer AM -padcore_ring_top_layer_limit M3 -start_from right -spacing 0.4 -xleft_offset {} -merge_stripes_value 4.9 -layer M2 -block_ring_bottom_layer_limit M1 -width 5 -nets {gnd! vdd!} -stacked_via_bottom_layer M1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 2 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 906.0M) ***
<CMD> windowSelect 31.618 156.784 55.506 -2.351
<CMD> deleteSelectedFromFPlan
<CMD> addStripe -skip_via_on_wire_shape Noshape -block_ring_top_layer_limit M3 -max_same_layer_jog_length 4 -padcore_ring_bottom_layer_limit M1 -set_to_set_distance 100 -skip_via_on_pin Standardcell -stacked_via_top_layer AM -padcore_ring_top_layer_limit M3 -spacing 0.4 -xleft_offset {} -merge_stripes_value 4.9 -layer M2 -block_ring_bottom_layer_limit M1 -width 5 -nets {gnd! vdd!} -stacked_via_bottom_layer M1

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
Stripe generation is complete; vias are now being generated.
The power planner created 2 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 906.0M) ***
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { M1 AM } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { none } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { M1 AM } -allowLayerChange 1 -nets { gnd! vdd! } -blockPin useLef -targetViaLayerRange { M1 AM }
*** Begin SPECIAL ROUTE on Tue Aug  2 11:19:26 2016 ***
SPECIAL ROUTE ran on directory: /home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE
SPECIAL ROUTE ran on machine: s2424.it.kth.se (Linux 2.6.18-407.el5 Xeon 1.20Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "gnd! vdd!"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 6
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteStopSCPin set to true
srouteTopLayerLimit set to 6
srouteTopTargetLayerLimit set to 6
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1939.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 13 layers, 6 routing layers, 1 overlap layer
Read in 1 nondefault rule, 0 used
Read in 479 macros, 10 used
Read in 9 components
  9 core components: 9 unplaced, 0 placed, 0 fixed
Read in 36 logical pins
Read in 36 nets
Read in 3 special nets, 2 routed
Read in 18 terminals
2 nets selected.

Begin power routing ...
**WARN: (ENCSR-1254):	Cannot find any block pin of net vdd!. Check netlist, or change option to include the pin.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net vdd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Type 'man ENCSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd!. Check net list, or change port class in LEF file, or change option to include pin in given range.
**WARN: (ENCSR-1254):	Cannot find any block pin of net gnd!. Check netlist, or change option to include the pin.
**WARN: (ENCSR-1256):	Cannot find any CORE class pad pin of net gnd!. Change routing area or layer to include the expected pin, or check netlist, or change port class in LEF file.
Type 'man ENCSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd!. Check net list, or change port class in LEF file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 21
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1941.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 9 via definition ...

sroute post-processing starts at Tue Aug  2 11:19:26 2016
The viaGen is rebuilding shadow vias for net gnd!.
sroute post-processing ends at Tue Aug  2 11:19:26 2016

sroute post-processing starts at Tue Aug  2 11:19:26 2016
The viaGen is rebuilding shadow vias for net vdd!.
sroute post-processing ends at Tue Aug  2 11:19:26 2016
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 905.99 megs
<CMD_INTERNAL> print {---# Corebox: 25.2 25.2 128.92 126.0
}
---# Corebox: 25.2 25.2 128.92 126.0

<CMD> createRouteBlk -box 15.0 14.2 25.0 137.0 -layer 1
<CMD> createRouteBlk -box 25.0 127.0 129.12 137.0 -layer 1
<CMD> createRouteBlk -box 25.0 14.2 129.12 24.2 -layer 1
<CMD> createRouteBlk -box 129.12 14.2 139.12 137.0 -layer 1
<CMD> setDrawView fplan
<CMD> setDrawView place
<CMD> zoomBox 20.123 149.959 66.462 87.275
<CMD> fit
<CMD> verify_drc -report vin_spc.drc.rpt -limit 1000
 *** Starting Verify DRC (MEM: 906.0) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 58.5M) ***

<CMD> saveDesign vin_spc_loaded_power.enc
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: vin_spc, View: vin_spc_loaded_power
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 33 strips and 58 vias are crated in OA database.
Created 85 insts; 170 instTerms; 163 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.03s cpu {0h 0m 1s elapsed} Memory = 0.0
Saving AAE Data ...
Saving configuration ...
Saving preference file /home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/FEOADesignlib/vin_spc/vin_spc_loaded_power/enc.pref.tcl ...
Saving sdp information ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -snap USERGRID -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 1.12 -pin {Resetn Clk Cfg_in}
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
Successfully spread [3] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 917.2M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.28 -pinDepth 1.12 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 1.12 -pin {Resetn Clk Cfg_in}
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
Successfully spread [3] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 917.2M).
<CMD> zoomBox 71.132 156.066 89.812 142.236
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.28 -pinDepth 1.12 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 1.12 -pin {Resetn Clk Cfg_in}
Successfully spread [3] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 917.2M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.28 -pinDepth 1.12 -snap MGRID -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 1.12 -pin {Resetn Clk Cfg_in}
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
Successfully spread [3] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 917.2M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.28 -pinDepth 1.12 -snap USERGRID -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 1.12 -pin {Resetn Clk Cfg_in}
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
Successfully spread [3] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 917.2M).
<CMD> fit
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -snap USERGRID -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 1.12 -pin {RE FS {GD[0]} {GD[1]} {GD[2]} NS CE {GS[0]} {GS[1]} {GS[2]} {GS[3]} IQ {F[0]} {F[1]} {F[2]} {F[3]} {CapSel[0]} {CapSel[1]} {CapSel[2]} {CapSel[3]} {CcompSel[0]} {CcompSel[1]} {EnRdegHF[0]} {EnRdegHF[1]} EnRdeg {DP[0]} {DP[1]} {DP[2]} {DN[0]} {DN[1]} EnHF EnMF EnLF}
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
Successfully spread [33] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 917.2M).
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.28 -pinDepth 1.12 -snap USERGRID -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 1.12 -pin {RE FS {GD[0]} {GD[1]} {GD[2]} NS CE {GS[0]} {GS[1]} {GS[2]} {GS[3]} IQ {F[0]} {F[1]} {F[2]} {F[3]} {CapSel[0]} {CapSel[1]} {CapSel[2]} {CapSel[3]} {CcompSel[0]} {CcompSel[1]} {EnRdegHF[0]} {EnRdegHF[1]} EnRdeg {DP[0]} {DP[1]} {DP[2]} {DN[0]} {DN[1]} EnHF EnMF EnLF}
Fixing pin overlap option is turned OFF. Automatic tool checks for overlap only for snap to TRACK.
Successfully spread [33] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 917.2M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> saveDesign vin_spc_loaded_power_pins.enc
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: vin_spc, View: vin_spc_loaded_power_pins
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 33 strips and 58 vias are crated in OA database.
Created 85 insts; 170 instTerms; 163 nets; 0 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.03s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
Saving configuration ...
Saving preference file /home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/FEOADesignlib/vin_spc/vin_spc_loaded_power_pins/enc.pref.tcl ...
Saving sdp information ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> verify_drc -report vin_spc.drc.rpt -limit 1000
 *** Starting Verify DRC (MEM: 917.3) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 56.9M) ***

<CMD> verify_drc -check_only all -report vin_spc.drc.rpt -limit 1000
 *** Starting Verify DRC (MEM: 974.2) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 0.0M) ***

<CMD_INTERNAL> print {---# Setup MMMC
---#}
---# Setup MMMC
---#
<CMD> create_rc_corner -name ams_rc_corner_typ  -cap_table {/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable}  -preRoute_res {1.0}  -postRoute_res {1.0}  -preRoute_cap {1.0}  -postRoute_cap {1.0}  -postRoute_xcap {1.0}  -qx_tech_file {/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile}
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
<CMD_INTERNAL> print {---#   rc_corner        : ams_rc_corner_typ}
---#   rc_corner        : ams_rc_corner_typ
<CMD> create_library_set -name libs_min -timing {  /pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_BC.lib  }
<CMD> create_library_set -name libs_max -timing {  /pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_WC.lib  }
<CMD> create_library_set -name libs_typ -timing {  /pkg/AMS411/liberty/h18_1.8V/h18_CORELIB_HV_TYP.lib  }
<CMD_INTERNAL> print {---#   lib-sets         : libs_min, libs_max, libs_typ}
---#   lib-sets         : libs_min, libs_max, libs_typ
<CMD> create_constraint_mode -name $cons -sdc_files $filename
Current (total cpu=0:04:46, real=1:04:02, peak res=724.0M, current mem=910.9M)
vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_func.sdc, Line 51).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/vin_spc_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=621.1M, current mem=917.9M)
Current (total cpu=0:04:46, real=1:04:02, peak res=724.0M, current mem=917.9M)
Current (total cpu=0:04:46, real=1:04:02, peak res=724.0M, current mem=917.9M)
vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_test.sdc, Line 51).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/vin_spc_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=621.5M, current mem=917.9M)
Current (total cpu=0:04:46, real=1:04:02, peak res=724.0M, current mem=917.9M)
<CMD> create_constraint_mode -name $cons -sdc_files $filename
Current (total cpu=0:04:47, real=1:04:03, peak res=724.0M, current mem=910.9M)
vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_func.sdc, Line 51).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/vin_spc_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=621.8M, current mem=917.9M)
Current (total cpu=0:04:47, real=1:04:03, peak res=724.0M, current mem=917.9M)
Current (total cpu=0:04:47, real=1:04:03, peak res=724.0M, current mem=917.9M)
vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_test.sdc, Line 51).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/vin_spc_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=622.1M, current mem=917.9M)
Current (total cpu=0:04:47, real=1:04:03, peak res=724.0M, current mem=917.9M)
<CMD_INTERNAL> print {---#   constraint-modes : func test}
---#   constraint-modes : func test
<CMD> create_delay_corner -name corner_min -library_set {libs_min} -opcond_library {h18_CORELIB_HV_BC} -opcond {best} -rc_corner {ams_rc_corner_typ}
<CMD> create_delay_corner -name corner_max -library_set {libs_max} -opcond_library {h18_CORELIB_HV_WC} -opcond {worst} -rc_corner {ams_rc_corner_typ}
<CMD> create_delay_corner -name corner_typ -library_set {libs_typ} -opcond_library {h18_CORELIB_HV_TYP} -opcond {typical} -rc_corner {ams_rc_corner_typ}
<CMD_INTERNAL> print {---#   delay-corners    : corner_min, corner_max, corner_typ}
---#   delay-corners    : corner_min, corner_max, corner_typ
<CMD_INTERNAL> print {---#   analysis-views   : }
---#   analysis-views   : 
---#          #  Name: func_min  # Constraint-Mode: func # Corner: corner_min
---#          #  Name: func_max  # Constraint-Mode: func # Corner: corner_max
---#          #  Name: func_typ  # Constraint-Mode: func # Corner: corner_typ
---#          #  Name: test_min  # Constraint-Mode: test # Corner: corner_min
---#          #  Name: test_max  # Constraint-Mode: test # Corner: corner_max
---#          #  Name: test_typ  # Constraint-Mode: test # Corner: corner_typ
<CMD_INTERNAL> print {---#
---# use following command to show analysis view definitions
         report_analysis_view 
}
---#
---# use following command to show analysis view definitions
         report_analysis_view 

<CMD> set_analysis_view -setup $maxviewList -hold $minviewList
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
Current (total cpu=0:04:47, real=1:04:11, peak res=724.0M, current mem=910.9M)
vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_func.sdc, Line 51).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/vin_spc_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=622.4M, current mem=917.9M)
Current (total cpu=0:04:47, real=1:04:11, peak res=724.0M, current mem=917.9M)
Current (total cpu=0:04:47, real=1:04:11, peak res=724.0M, current mem=917.9M)
vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_test.sdc, Line 51).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/vin_spc_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=622.7M, current mem=917.9M)
Current (total cpu=0:04:47, real=1:04:11, peak res=724.0M, current mem=917.9M)
Total number of combinational cells: 373
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3_HV BUFX2_HV BUFX6_HV BUFX4_HV BUFX8_HV BUFX12_HV BUFX16_HV BUFX24_HV BUFX32_HV CLKBUFX2_HV CLKBUFX4_HV CLKBUFX3_HV CLKBUFX6_HV CLKBUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX32_HV
Total number of usable buffers: 19
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2_HV CLKINVX1_HV CLKINVX4_HV CLKINVX3_HV CLKINVX6_HV CLKINVX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX24_HV CLKINVX32_HV INVXL_HV INVX1_HV INVX3_HV INVX2_HV INVX6_HV INVX4_HV INVX8_HV INVX12_HV INVX16_HV INVX24_HV INVX32_HV
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> timeDesign -prePlace -expandedViews
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1062.77 CPU=0:00:00.0 REAL=0:00:01.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 119.284 | 124.314 | 123.835 | 119.284 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+
|func_max            | 119.284 | 124.314 | 123.835 | 119.284 |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+
|test_max            | 119.284 | 124.314 | 123.835 | 119.284 |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+

Density: 90.430%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 0.89 sec
Total Real time: 1.0 sec
Total Memory Usage: 1004.535156 Mbytes
**WARN: (ENCTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setEndCapMode -reset
<CMD> setEndCapMode -boundary_tap false
**WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
**WARN: (ENCTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> setPlaceMode -reset
<CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 0 -moduleAwareSpare 0 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
<CMD> setPlaceMode -fp false
<CMD> placeDesign
*** Starting placeDesign default flow ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (ENCDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.8001 path_group
#################################################################################
# Design Stage: PreRoute
# Design Mode: 90nm
# Analysis Mode: MMMC non-OCV
# Extraction Mode: default
# Delay Calculation Options: engine=aae SIAware=false(opt_signoff)
# Switching Delay Calculation Engine to AAE
#################################################################################
Calculate delays in BcWc mode...
Calculate delays in BcWc mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 1010.6M, InitMEM = 1010.6M)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1064.76 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1064.8M) ***
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
*** Starting "NanoPlace(TM) placement v#1 (mem=1048.7M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:09.6 mem=1048.7M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:10.4 mem=1048.8M) ***
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man ENCSP-9042' for more detail.
vin_spc
vin_spc
#std cell=85 (0 fixed + 85 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=90 #term=367 #term/net=4.08, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=36
stdCell: 85 single + 0 double + 0 multi
Total standard cell length = 1.0371 (mm), area = 0.0052 (mm^2)
Average module density = 0.700.
Density for the design = 0.700.
       = stdcell_area 1852 sites (5227 um^2) / alloc_area 2646 sites (7468 um^2).
Pin Density = 0.198.
            = total # of pins 367 / total Instance area 1852.
=== lastAutoLevel = 6 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 3.342e+03 (3.08e+02 3.03e+03)
              Est.  stn bbox = 3.598e+03 (3.25e+02 3.27e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1030.3M
Iteration  2: Total net bbox = 3.342e+03 (3.08e+02 3.03e+03)
              Est.  stn bbox = 3.598e+03 (3.25e+02 3.27e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1030.3M
Iteration  3: Total net bbox = 2.874e+03 (2.00e+02 2.67e+03)
              Est.  stn bbox = 3.259e+03 (2.90e+02 2.97e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1030.3M
Iteration  4: Total net bbox = 3.579e+03 (7.77e+02 2.80e+03)
              Est.  stn bbox = 4.181e+03 (9.80e+02 3.20e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1030.3M
Iteration  5: Total net bbox = 3.700e+03 (8.99e+02 2.80e+03)
              Est.  stn bbox = 4.342e+03 (1.16e+03 3.18e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1030.3M
Iteration  6: Total net bbox = 3.788e+03 (1.05e+03 2.74e+03)
              Est.  stn bbox = 4.433e+03 (1.32e+03 3.12e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 1030.3M
*** cost = 3.788e+03 (1.05e+03 2.74e+03) (cpu for global=0:00:00.1) real=0:00:00.0***
Info: 0 clock gating cells identified, 0 (on average) moved
Core Placement runtime cpu: 0:00:00.1 real: 0:00:00.0
vin_spc
vin_spc
**WARN: (ENCSP-9025):	No scan chain specified/traced.
Type 'man ENCSP-9025' for more detail.
*** Starting refinePlace (0:05:01 mem=998.7M) ***
Total net length = 3.788e+03 (1.050e+03 2.738e+03) (ext = 2.849e+03)
Move report: Detail placement moves 85 insts, mean move: 4.66 um, max move: 15.36 um
	Max move on inst (out_reg[18]): (62.00, 50.88) --> (67.76, 60.48)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 998.7MB
Summary Report:
Instances move: 85 (out of 85 movable)
Mean displacement: 4.66 um
Max displacement: 15.36 um (Instance: out_reg[18]) (61.998, 50.881) -> (67.76, 60.48)
	Length: 23 sites, height: 1 rows, site name: ams018hvSite, cell type: DFCX1_HV
Total net length = 3.715e+03 (8.377e+02 2.877e+03) (ext = 2.710e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 998.7MB
*** Finished refinePlace (0:05:01 mem=998.7M) ***
Total net length = 3.790e+03 (8.374e+02 2.952e+03) (ext = 2.748e+03)
*** End of Placement (cpu=0:00:11.3, real=0:00:11.0, mem=998.7M) ***
default core: bins with density >  0.75 = 33.3 % ( 2 / 6 )
Density distribution unevenness ratio = 5.670%
*** Free Virtual Timing Model ...(mem=998.7M)
Starting congestion repair ...
*** Starting trialRoute (mem=998.7M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
Options:  -maxRouteLayer 5 -noPinGuide


Phase 1a-1d Overflow: 0.00% H + 0.00% V (0:00:00.0 998.7M)

Overflow: 0.00% H + 0.00% V (0:00:00.0 998.7M)

Phase 1l Overflow: 0.00% H + 0.00% V (0:00:00.0 1006.7M)


Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	3	 0.23%
  4:	0	 0.00%	6	 0.47%
  5:	1290	100.00%	1281	99.30%


Total length: 4.915e+03um, number of vias: 656
M1(H) length: 2.904e+01um, number of vias: 331
M2(V) length: 2.982e+03um, number of vias: 305
M3(H) length: 1.313e+03um, number of vias: 20
M4(V) length: 5.916e+02um, number of vias: 0
M5(H) length: 0.000e+00um

Peak Memory Usage was 1006.7M 
*** Finished trialRoute (cpu=0:00:00.0 mem=1006.7M) ***

Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Trial Route Overflow 0.000000(H) 0.000000(V).
Start repairing congestion with level 1.
Skipped repairing congestion.
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
*** Finishing placeDesign default flow ***
**placeDesign ... cpu = 0: 0:12, real = 0: 0:11, mem = 998.7M **

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   ENCDC-1629           1  The default delay limit was set to %d. T...
WARNING   ENCSP-9025           1  No scan chain specified/traced.          
WARNING   ENCSP-9042           1  Scan chains were not defined, -ignoreSca...
*** Message Summary: 3 warning(s), 0 error(s)

<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> verify_drc -check_only all -report vin_spc.drc.rpt -limit 1000
 *** Starting Verify DRC (MEM: 998.7) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 380 Viols.

  Verification Complete : 380 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 93.9M) ***

<CMD> zoomBox 33.773 125.532 56.225 106.852
<CMD> zoomBox 37.959 121.195 40.440 118.371
<CMD> fit
<CMD> zoomBox 53.889 -4.507 112.443 5.731
<CMD> zoomBox 77.837 -1.753 81.934 1.311
<CMD> fit
<CMD> createClockTreeSpec -bufferList {BUFX12_HV BUFX16_HV BUFX24_HV BUFX2_HV BUFX32_HV BUFX3_HV BUFX4_HV BUFX6_HV BUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX2_HV CLKBUFX32_HV CLKBUFX3_HV CLKBUFX4_HV CLKBUFX6_HV CLKBUFX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX1_HV CLKINVX24_HV CLKINVX2_HV CLKINVX32_HV CLKINVX3_HV CLKINVX4_HV CLKINVX6_HV CLKINVX8_HV DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV INVX12_HV INVX16_HV INVX1_HV INVX24_HV INVX2_HV INVX32_HV INVX3_HV INVX4_HV INVX6_HV INVX8_HV INVXL_HV} -file Clock.ctstch
**WARN: (ENCCK-1100):	Command createClockTreeSpec is no longer supported when CTS engine is not ck. You can use command setCTSMode with option -engine to set CTS engine.
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -bufferList BUFX12_HV BUFX16_HV BUFX24_HV BUFX2_HV BUFX32_HV BUFX3_HV BUFX4_HV BUFX6_HV BUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX2_HV CLKBUFX32_HV CLKBUFX3_HV CLKBUFX4_HV CLKBUFX6_HV CLKBUFX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX1_HV CLKINVX24_HV CLKINVX2_HV CLKINVX32_HV CLKINVX3_HV CLKINVX4_HV CLKINVX6_HV CLKINVX8_HV DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV INVX12_HV INVX16_HV INVX1_HV INVX24_HV INVX2_HV INVX32_HV INVX3_HV INVX4_HV INVX6_HV INVX8_HV INVXL_HV -file Clock.ctstch 
New Clock Spec Generation is ON.
New CTE tracing is ON.
vin_spc
vin_spc
Handle Multi Mode on mixed active views: test_min func_min test_max func_max.
*Info: set_clock_latency is converted to MacroModel and saved in CTS spec file
INFO: Include DontTouch Net from EDI DB.
Total 1 clock roots are extracted.
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
**WARN: analysis view func_min not found, use default_view_setup
**WARN: analysis view test_min not found, use default_view_setup
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (ENCEXT-6202):	In addition to the technology file, capacitance table file is specified for all RC corners. If the technology file for all RC corners is already specified, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command. In this case, the technology file will be used for preRoute extraction and effort level medium/high/signoff of postRoute extraction.
Type 'man ENCEXT-6202' for more detail.
Reading Capacitance Table File /pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable ...
Cap table was created using Encounter 09.13-s229_1.
Process name: cmhv7sf_6AM_nm.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: func_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_max
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: func_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
 
 Analysis View: test_min
    RC-Corner Name        : ams_rc_corner_typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : '/pkg/AMS411/cds/HK_H18/LEF/h18a6/h18a6.capTable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1
    RC-Corner PostRoute Cap Factor        : 1
    RC-Corner PostRoute XCap Factor       : 1
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1   	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1   	[Derived from postRoute_res (effortLevel low)]
    RC-Corner Technology file: '/pkg/AMS411/assura/h18a6/h18a6/QRC/qrcTechFile'
Current (total cpu=0:05:05, real=1:06:10, peak res=742.2M, current mem=961.3M)
vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_func.sdc, Line 51).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/vin_spc_func.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=638.3M, current mem=968.3M)
Current (total cpu=0:05:05, real=1:06:10, peak res=742.2M, current mem=968.3M)
Current (total cpu=0:05:05, real=1:06:10, peak res=742.2M, current mem=968.3M)
vin_spc
**WARN: (TCLNL-330):	set_input_delay on clock root 'Clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File CONSTRAINTS/vin_spc_test.sdc, Line 51).

INFO (CTE): read_dc_script finished with 1 WARNING.
WARNING (CTE-25): Line: 9, 10 of File CONSTRAINTS/vin_spc_test.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=638.7M, current mem=968.3M)
Current (total cpu=0:05:05, real=1:06:10, peak res=742.2M, current mem=968.3M)
Total number of combinational cells: 373
Total number of sequential cells: 85
Total number of tristate cells: 14
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX3_HV BUFX2_HV BUFX6_HV BUFX4_HV BUFX8_HV BUFX12_HV BUFX16_HV BUFX24_HV BUFX32_HV CLKBUFX2_HV CLKBUFX4_HV CLKBUFX3_HV CLKBUFX6_HV CLKBUFX8_HV CLKBUFX10_HV CLKBUFX12_HV CLKBUFX16_HV CLKBUFX24_HV CLKBUFX32_HV
Total number of usable buffers: 19
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX2_HV CLKINVX1_HV CLKINVX4_HV CLKINVX3_HV CLKINVX6_HV CLKINVX8_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX24_HV CLKINVX32_HV INVXL_HV INVX1_HV INVX3_HV INVX2_HV INVX6_HV INVX4_HV INVX8_HV INVX12_HV INVX16_HV INVX24_HV INVX32_HV
Total number of usable inverters: 22
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: DLY1X1_HV DLY2X1_HV DLY3X1_HV DLY4X1_HV
Total number of identified usable delay cells: 4
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
createClockTreeSpec invoking cleanupSpecifyClockTree

Reading clock tree spec file 'Clock.ctstch' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M1 M2 M3 M4 M5 
RC Information for View func_max :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

RC Information for View test_max :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

RC Information for View func_min :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

RC Information for View test_min :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M1 M2 M3 M4 M5 
RC Information for View func_max :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

RC Information for View test_max :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

RC Information for View func_min :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

RC Information for View test_min :
Est. Cap                : 0.154556(V=0.1743 H=0.155482) (ff/um) [0.000154556]
Est. Res                : 0.324286(V=0.317857 H=0.35)(ohm/um) [0.000324286]
Est. Via Res            : 2.6(ohm) [0]
Est. Via Cap            : 0.0881653(ff)
M1(H) w=0.24(um) s=0.2(um) p=0.56(um) es=0.88(um) cap=0.155(ff/um) res=0.35(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.174(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.0881653(ff)
M3(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.093492(ff)
M4(V) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.16(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.089376(ff)
M5(H) w=0.28(um) s=0.28(um) p=0.56(um) es=0.84(um) cap=0.124(ff/um) res=0.318(ohm/um) viaRes=2.6(ohm) viaCap=0.079352(ff)
M6(V) w=2(um) s=2.8(um) p=9.8(um) es=17.6(um) cap=0.107(ff/um) res=0.0035(ohm/um) viaRes=0.4(ohm) viaCap=0.847912(ff)

Switching off Advanced RC Correlation modes in AAE mode.
Active Analysis Views for CTS are,
#1 func_max
#2 test_max
#3 func_min
#4 test_min
Default Analysis Views is func_max


****** AutoClockRootPin ******
AutoClockRootPin 1: Clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=982.3M) ***
*** End createClockTreeSpec (cpu=0:00:00.9, real=0:00:01.0, mem=982.3M) ***
<CMD> clockDesign -specFile Clock.ctstch -outDir clock_report -fixedInstBeforeCTS
-engine auto                            # enums={ck ccopt auto ccopt_from_edi_spec}, default=auto
**WARN: (ENCCK-9000):	Option -outDir is partially supported when setCTSMode -engine is not ck.
**ERROR: (ENCCK-9000):	Option -fixedInstBeforeCTS is not supported when setCTSMode -engine is not ck, please use changeClockStatus command before clockDesign.

  clockDesign
    [-specFile {filename1 filename2 ...}]
    [-genSpecOnly filename]
    [-outDir dirname]
    [-clk clockname]
    [-macromodel filename]
    [-check]
    [-fixedInstBeforeCTS | -unfixedInstBeforeCTS]
    [-noDeleteClockTree]
    [-postCTSsdcFile filename]
    [-incrPostCTSsdcFile filename]
    [-pulsedLatch]
    [-honorSDCDontTouch]
    [-preserveAssertion]
    [-skipTimeDesign]
    [-noSkipTimeDesign]
  

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     ENCCK-9000           2  %s                                       
*** Message Summary: 0 warning(s), 2 error(s)

<CMD> setLayerPreference net -isVisible 0
<CMD> setLayerPreference power -isVisible 0
<CMD> setLayerPreference pgPower -isVisible 0
<CMD> setLayerPreference pgGround -isVisible 0
<CMD> setLayerPreference shield -isVisible 0
<CMD> setLayerPreference metalFill -isVisible 0
<CMD> setLayerPreference clock -isVisible 0
<CMD> setDrawView ameba
<CMD> setDrawView place
<CMD> displayClockTree -skew -allLevel -preRoute
Redoing specifyClockTree ...
Checking spec file integrity...
displayClockTree Option :  -skew -allLevel -preRoute 
Clock Clk is Gated-Clock. displayClockTree on Gated Clock
<CMD> clearClockDisplay
Redoing specifyClockTree ...
Checking spec file integrity...
<CMD> setLayerPreference net -isVisible 1
<CMD> setLayerPreference power -isVisible 1
<CMD> setLayerPreference pgPower -isVisible 1
<CMD> setLayerPreference pgGround -isVisible 1
<CMD> setLayerPreference shield -isVisible 1
<CMD> setLayerPreference metalFill -isVisible 1
<CMD> setLayerPreference clock -isVisible 1
<CMD> changeClockStatus -all -noFixedNetWires
**WARN: (ENCCK-1100):	Command changeClockStatus is no longer supported when CTS engine is not ck. You can use command setCTSMode with option -engine to set CTS engine.
Redoing specifyClockTree ...
Checking spec file integrity...
*** Changed status on (0) instances, and (0) nets in Clock Clk.
*** End changeClockStatus (cpu=0:00:00.0, real=0:00:00.0, mem=990.3M) ***
<CMD> get_propagated_clock -clock Clk
  Clock 'Clk' is in propagated mode
  Clock 'Clk' is in propagated mode
  Clock 'Clk' is in propagated mode
  Clock 'Clk' is in propagated mode
<CMD> timeDesign -postCTS -expandedViews
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
*** Starting trialRoute (mem=978.3M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=978.3M) ***

Extraction called for design 'vin_spc' of instances=85 and nets=163 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design vin_spc.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 978.309M)
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1075.92 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 113.323 | 129.672 | 123.473 | 113.323 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+
|func_max            | 113.323 | 129.672 | 123.473 | 113.323 |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+
|test_max            | 113.323 | 129.672 | 123.473 | 113.323 |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (34)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.992%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.86 sec
Total Real time: 1.0 sec
Total Memory Usage: 1039.761719 Mbytes
<CMD> timeDesign -postCTS -hold -expandedViews
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
*** Starting trialRoute (mem=1015.9M) ***

There are 0 guide points passed to trialRoute for fixed pins.
There are 0 guide points passed to trialRoute for pinGroup/netGroup/pinGuide pins.
All nets are already routed correctly.
*** Finishing trialRoute (mem=1015.9M) ***

Extraction called for design 'vin_spc' of instances=85 and nets=163 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PreRoute RC Extraction called for design vin_spc.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1015.934M)
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1077.92 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.148  |  2.793  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+
|func_min            |  0.050  |  0.050  |  0.148  |  2.793  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+
|test_min            |  0.050  |  0.050  |  0.148  |  2.793  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+

Density: 69.992%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.37 sec
Total Real time: 0.0 sec
Total Memory Usage: 1015.933594 Mbytes
<CMD> saveDesign vin_spc_loaded_power_pins_placed.enc
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
Redoing specifyClockTree ...
Checking spec file integrity...
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: vin_spc, View: vin_spc_loaded_power_pins_placed
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 33 strips and 58 vias are crated in OA database.
Created 85 insts; 170 instTerms; 163 nets; 462 routes.
Created 380 markers.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.03s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
Saving clock tree spec file '/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/FEOADesignlib/vin_spc/vin_spc_loaded_power_pins_placed/vin_spc.ctstch' ...
Saving configuration ...
Saving preference file /home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/FEOADesignlib/vin_spc/vin_spc_loaded_power_pins_placed/enc.pref.tcl ...
Saving sdp information ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -timingEngine {}
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
<CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
<CMD> setNanoRouteMode -quiet -drouteEndIteration default
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
<CMD> setNanoRouteMode -quiet -routeWithSiDriven false
Running Native NanoRoute ...
<CMD> routeDesign -globalDetail
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 789.65 (MB), peak = 1010.25 (MB)
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
Begin checking placement ... (start mem=1015.9M, init mem=1015.9M)
*info: Placed = 85            
*info: Unplaced = 0           
Placement Density:69.99%(5227/7468)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1015.9M)
#**INFO: honoring user setting for routeWithTimingDriven set to false
#**INFO: honoring user setting for routeWithSiDriven set to false

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1015.9M) ***

globalDetailRoute

#setNanoRouteMode -droutePostRouteWidenWireRule "VSRDefaultSetup"
#setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
#setNanoRouteMode -routeTopRoutingLayer 5
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Aug  2 11:29:44 2016
#
#NanoRoute Version v14.27-s012 NR150928-2308/14_27-UB
#Bottom routing layer is M1, bottom routing layer for shielding is M1, bottom shield layer is M1
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.980.
#Voltage range [0.000 - 0.000] has 2 nets.
#Voltage range [1.980 - 1.980] has 1 net.
#Voltage range [0.000 - 1.980] has 160 nets.
# M1           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.440
# M2           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M3           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# M4           V   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# MT           H   Track-Pitch = 0.560    Line-2-Via Pitch = 0.560
# AM           V   Track-Pitch = 9.800    Line-2-Via Pitch = 5.800
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.560.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 823.04 (MB), peak = 1010.25 (MB)
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Tue Aug  2 11:29:44 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Aug  2 11:29:44 2016
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         190          80         324    68.21%
#  Metal 2        V         184          91         324    16.67%
#  Metal 3        H         270           0         324     0.00%
#  Metal 4        V         275           0         324     0.00%
#  Metal 5        H         270           0         324     0.00%
#  --------------------------------------------------------------
#  Total                   1189      12.54%  1620    16.98%
#
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 823.04 (MB), peak = 1010.25 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 823.65 (MB), peak = 1010.25 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 823.65 (MB), peak = 1010.25 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 73 (skipped).
#Total number of routable nets = 90.
#Total number of nets in the design = 163.
#
#90 routable nets have only global wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              90  
#-----------------------------
#        Total              90  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              90  
#-----------------------------
#        Total              90  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 4881 um.
#Total half perimeter of net bounding box = 3942 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 3814 um.
#Total wire length on LAYER M3 = 1067 um.
#Total wire length on LAYER M4 = 0 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 498
#Up-Via Summary (total 498):
#           
#-----------------------
#  Metal 1          326
#  Metal 2          172
#-----------------------
#                   498 
#
#Max overcon = 0 track.
#Total overcon = 0.14%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 823.65 (MB), peak = 1010.25 (MB)
#
#
#Start data preparation for track assignment...
#
#Data preparation is done on Tue Aug  2 11:29:44 2016
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 823.65 (MB), peak = 1010.25 (MB)
#Start Track Assignment.
#Done with 117 horizontal wires in 1 hboxes and 212 vertical wires in 1 hboxes.
#Done with 12 horizontal wires in 1 hboxes and 51 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total wire length = 4773 um.
#Total half perimeter of net bounding box = 3942 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 3801 um.
#Total wire length on LAYER M3 = 972 um.
#Total wire length on LAYER M4 = 0 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 498
#Up-Via Summary (total 498):
#           
#-----------------------
#  Metal 1          326
#  Metal 2          172
#-----------------------
#                   498 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 790.16 (MB), peak = 1010.25 (MB)
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.42 (MB)
#Total memory = 790.16 (MB)
#Peak memory = 1010.25 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 4
#
#    By Layer and Type :
#	         MetSpc   Totals
#	M1            0        0
#	M2            4        4
#	Totals        4        4
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 807.47 (MB), peak = 1010.25 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 811.84 (MB), peak = 1010.25 (MB)
#Complete Detail Routing.
#Total wire length = 5011 um.
#Total half perimeter of net bounding box = 3942 um.
#Total wire length on LAYER M1 = 148 um.
#Total wire length on LAYER M2 = 3703 um.
#Total wire length on LAYER M3 = 1160 um.
#Total wire length on LAYER M4 = 0 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 669
#Up-Via Summary (total 669):
#           
#-----------------------
#  Metal 1          341
#  Metal 2          328
#-----------------------
#                   669 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 21.68 (MB)
#Total memory = 811.84 (MB)
#Peak memory = 1010.25 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 792.70 (MB), peak = 1010.25 (MB)
#
#Total wire length = 5011 um.
#Total half perimeter of net bounding box = 3942 um.
#Total wire length on LAYER M1 = 148 um.
#Total wire length on LAYER M2 = 3703 um.
#Total wire length on LAYER M3 = 1160 um.
#Total wire length on LAYER M4 = 0 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 669
#Up-Via Summary (total 669):
#           
#-----------------------
#  Metal 1          341
#  Metal 2          328
#-----------------------
#                   669 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Aug  2 11:29:44 2016
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 792.70 (MB), peak = 1010.25 (MB)
#
#Spread distance (# of tracks): min = 0.500000; max = 2.000000
#
#Start Post Route Wire Spread.
#Done with 18 horizontal wires in 1 hboxes and 90 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 5127 um.
#Total half perimeter of net bounding box = 3942 um.
#Total wire length on LAYER M1 = 148 um.
#Total wire length on LAYER M2 = 3796 um.
#Total wire length on LAYER M3 = 1183 um.
#Total wire length on LAYER M4 = 0 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 669
#Up-Via Summary (total 669):
#           
#-----------------------
#  Metal 1          341
#  Metal 2          328
#-----------------------
#                   669 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 792.79 (MB), peak = 1010.25 (MB)
#
#Post Route wire spread is done.
#Total wire length = 5127 um.
#Total half perimeter of net bounding box = 3942 um.
#Total wire length on LAYER M1 = 148 um.
#Total wire length on LAYER M2 = 3796 um.
#Total wire length on LAYER M3 = 1183 um.
#Total wire length on LAYER M4 = 0 um.
#Total wire length on LAYER MT = 0 um.
#Total wire length on LAYER AM = 0 um.
#Total number of vias = 669
#Up-Via Summary (total 669):
#           
#-----------------------
#  Metal 1          341
#  Metal 2          328
#-----------------------
#                   669 
#
#
#Start DRC checking..
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 815.11 (MB), peak = 1010.25 (MB)
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 815.11 (MB), peak = 1010.25 (MB)
#CELL_VIEW vin_spc,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 24.95 (MB)
#Total memory = 815.11 (MB)
#Peak memory = 1010.25 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 25.45 (MB)
#Total memory = 815.11 (MB)
#Peak memory = 1010.25 (MB)
#Number of warnings = 0
#Total number of warnings = 277
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Aug  2 11:29:44 2016
#
#routeDesign: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 815.11 (MB), peak = 1010.25 (MB)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> verify_drc -check_only all -report vin_spc.drc.rpt -limit 1000
 *** Starting Verify DRC (MEM: 1038.7) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 84.7M) ***

<CMD> zoomBox -12.993 153.276 66.036 125.077
<CMD> fit
<CMD> saveDesign vin_spc_loaded_power_pins_placed_routed.enc
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
Redoing specifyClockTree ...
Checking spec file integrity...
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: vin_spc, View: vin_spc_loaded_power_pins_placed_routed
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 33 strips and 58 vias are crated in OA database.
Created 85 insts; 170 instTerms; 163 nets; 456 routes.
TIMER: Write OA to disk: 0h 0m  0.02s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.03s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
Saving clock tree spec file '/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/FEOADesignlib/vin_spc/vin_spc_loaded_power_pins_placed_routed/vin_spc.ctstch' ...
Saving configuration ...
Saving preference file /home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/FEOADesignlib/vin_spc/vin_spc_loaded_power_pins_placed_routed/enc.pref.tcl ...
Saving sdp information ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> addFiller -cell FILLCAPX32_HV FILLCAPX16_HV FILLCAPX8_HV FILLCAPX4_HV -prefix FILLERCAP
**WARN: (ENCSP-5215):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man ENCSP-5215' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 19 filler insts (cell FILLCAPX32_HV / prefix FILLERCAP).
*INFO:   Added 41 filler insts (cell FILLCAPX16_HV / prefix FILLERCAP).
*INFO:   Added 18 filler insts (cell FILLCAPX8_HV / prefix FILLERCAP).
*INFO:   Added 27 filler insts (cell FILLCAPX4_HV / prefix FILLERCAP).
*INFO: Total 105 filler insts added - prefix FILLERCAP (CPU: 0:00:00.0).
For 105 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> addFiller -cell FILLCAPX32_HV FILLCAPX16_HV FILLCAPX8_HV FILLCAPX4_HV -prefix FILLERCAP
**WARN: (ENCSP-5215):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man ENCSP-5215' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> addFiller -cell FILLCELLX32_HV FILLCELLX16_HV FILLCELLX8_HV FILLCELLX4_HV FILLCELLX2_HV FILLCELLX1_HV -prefix FILLER
**WARN: (ENCSP-5215):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man ENCSP-5215' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell FILLCELLX32_HV / prefix FILLER).
*INFO:   Added 5 filler insts (cell FILLCELLX16_HV / prefix FILLER).
*INFO:   Added 4 filler insts (cell FILLCELLX8_HV / prefix FILLER).
*INFO:   Added 13 filler insts (cell FILLCELLX4_HV / prefix FILLER).
*INFO:   Added 53 filler insts (cell FILLCELLX2_HV / prefix FILLER).
*INFO:   Added 42 filler insts (cell FILLCELLX1_HV / prefix FILLER).
*INFO: Total 117 filler insts added - prefix FILLER (CPU: 0:00:00.0).
For 117 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> zoomBox 21.200 132.357 123.579 47.221
<CMD> zoomBox 107.969 128.955 130.495 113.785
<CMD> fit
<CMD> saveDesign vin_spc_loaded_power_pins_placed_routed_filled.enc
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
Redoing specifyClockTree ...
Checking spec file integrity...
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: vin_spc, View: vin_spc_loaded_power_pins_placed_routed_filled
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 33 strips and 58 vias are crated in OA database.
Created 307 insts; 614 instTerms; 163 nets; 456 routes.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.05s cpu {0h 0m 1s elapsed} Memory = 0.0
Saving AAE Data ...
Saving clock tree spec file '/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/FEOADesignlib/vin_spc/vin_spc_loaded_power_pins_placed_routed_filled/vin_spc.ctstch' ...
Saving configuration ...
Saving preference file /home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/FEOADesignlib/vin_spc/vin_spc_loaded_power_pins_placed_routed_filled/enc.pref.tcl ...
Saving sdp information ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setDelayCalMode -engine aae -SIAware false
<CMD> timeDesign -postRoute -expandedViews
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
Extraction called for design 'vin_spc' of instances=307 and nets=163 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design vin_spc.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: ams_rc_corner_typ
extractDetailRC Option : -outfile ./vin_spc_8001_r5wlah.rcdb.d  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1027.5M)
Extracted 10.1201% (CPU Time= 0:00:00.0  MEM= 1063.5M)
Extracted 20.1544% (CPU Time= 0:00:00.0  MEM= 1063.5M)
Extracted 30.1029% (CPU Time= 0:00:00.0  MEM= 1095.5M)
Extracted 40.1372% (CPU Time= 0:00:00.0  MEM= 1095.5M)
Extracted 50.1715% (CPU Time= 0:00:00.0  MEM= 1095.5M)
Extracted 60.1201% (CPU Time= 0:00:00.0  MEM= 1095.5M)
Extracted 70.1544% (CPU Time= 0:00:00.0  MEM= 1095.5M)
Extracted 80.1029% (CPU Time= 0:00:00.0  MEM= 1095.5M)
Extracted 90.1372% (CPU Time= 0:00:00.0  MEM= 1095.5M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1095.5M)
Number of Extracted Resistors     : 1835
Number of Extracted Ground Cap.   : 1925
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1049.520M)
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_INFO: 1 threads acquired from CTE.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1083.5 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 112.954 | 130.005 | 123.498 | 112.954 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+
|func_max            | 112.954 | 130.005 | 123.498 | 112.954 |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+
|test_max            | 112.954 | 130.005 | 123.498 | 112.954 |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (34)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 139.078%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.41 sec
Total Real time: 0.0 sec
Total Memory Usage: 1045.339844 Mbytes
<CMD> timeDesign -postRoute -expandedViews -hold
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'vin_spc' of instances=307 and nets=163 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
PostRoute (effortLevel low) RC Extraction called for design vin_spc.
RC Extraction called in multi-corner(1) mode.
Process corner(s) are loaded.
 Corner: ams_rc_corner_typ
extractDetailRC Option : -outfile ./vin_spc_8001_r5wlah.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute effortLevel low [Extended CapTable, RC Table Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1041.3M)
Extracted 10.1201% (CPU Time= 0:00:00.0  MEM= 1087.4M)
Extracted 20.1544% (CPU Time= 0:00:00.0  MEM= 1087.4M)
Extracted 30.1029% (CPU Time= 0:00:00.0  MEM= 1119.4M)
Extracted 40.1372% (CPU Time= 0:00:00.0  MEM= 1119.4M)
Extracted 50.1715% (CPU Time= 0:00:00.0  MEM= 1119.4M)
Extracted 60.1201% (CPU Time= 0:00:00.0  MEM= 1119.4M)
Extracted 70.1544% (CPU Time= 0:00:00.0  MEM= 1119.4M)
Extracted 80.1029% (CPU Time= 0:00:00.0  MEM= 1119.4M)
Extracted 90.1372% (CPU Time= 0:00:00.0  MEM= 1119.4M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 1119.4M)
Number of Extracted Resistors     : 1835
Number of Extracted Ground Cap.   : 1925
Number of Extracted Coupling Cap. : 0
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1077.379M)
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_INFO: 1 threads acquired from CTE.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1083.52 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.146  |  2.791  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+
|func_min            |  0.050  |  0.050  |  0.146  |  2.791  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+
|test_min            |  0.050  |  0.050  |  0.146  |  2.791  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+

Density: 139.078%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.44 sec
Total Real time: 0.0 sec
Total Memory Usage: 1021.527344 Mbytes
<CMD> timeDesign -signoff -expandedViews
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'vin_spc' of instances=307 and nets=163 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Encounter to file '/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_kNrxkl/tmp.lef'.
Writing DEF file '/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_kNrxkl/qrc.def.gz', current time is Tue Aug  2 11:32:46 2016 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_kNrxkl/qrc.def.gz' is written, current time is Tue Aug  2 11:32:46 2016 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2015 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_kNrxkl/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_8001_20160802_11:32:45.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_kNrxkl" \
	 -file_name "vin_spc" \
	 -temporary_directory_name "/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_kNrxkl"
process_technology \
	 -technology_corner \
		"ams_rc_corner_typ" \
	 -technology_library_file "/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_kNrxkl/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2016-Aug-02 11:32:46 (2016-Aug-02 09:32:46 GMT).
Running binary as: 
 /pkg/Cadence/installs/EXT142/tools/extraction/bin/64bit/qrc -cmd
/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_kNrxkl/qrc.cmd
/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_kNrxkl/qrc.def.gz  

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_kNrxkl/qrc.cmd"
"/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_kNrxkl/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_8001_20160802_11:32:45.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_kNrxkl"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_kNrxkl/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_file_name = "vin_spc"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option inductance_extraction = "none"

INFO (EXTGRMP-143) : Option inductance_type = "partial"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option LEF files =
"/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_kNrxkl/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-155) : Layer mappings were not specified.

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Tue Aug  2 11:32:46 2016.

WARNING (EXTZTECH-458) : Warning [input]: Line 33: 'well' statement is ignored in ICT file line.

WARNING (EXTZTECH-458) : Warning [input]: Line 34: 'well' statement is ignored in ICT file line.

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_kNrxkl/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 54 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX1_HV CLKINVX24_HV
CLKINVX2_HV CLKINVX32_HV CLKINVX3_HV CLKINVX4_HV
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_kNrxkl/qrc.def.gz

INFO (EXTGRMP-195) : Line 85: reading VIAS section. Expecting 9.

INFO (EXTGRMP-195) : Line 145: reading COMPONENTS section. Expecting 307.

INFO (EXTGRMP-195) : Line 762: reading PINS section. Expecting 36.

INFO (EXTGRMP-195) : Line 873: reading BLOCKAGES section. Expecting 4.

INFO (EXTGRMP-195) : Line 880: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 983: reading NETS section. Expecting 160.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does     contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does     contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does     contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : ON 
 R(w) Effects     : ON 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 25 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_kNrxkl/qrc.def.gz

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Tue Aug  2 11:32:50 2016.

INFO (EXTHPY-173) : Capacitance extraction started at Tue Aug  2 11:32:50 2016.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Tue Aug  2 11:32:51 2016.

INFO (EXTHPY-175) : Output generation started at Tue Aug  2 11:32:51 2016.

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    25%

INFO (EXTSNZ-156) :    50%

INFO (EXTSNZ-156) :    75%

WARNING (EXTGRMP-574) : There are 70 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Tue Aug  2 11:32:52 2016.

Ending at 2016-Aug-02 11:32:52 (2016-Aug-02 09:32:52 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
 IR Build No:             099 
 Techfile:               
/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_kNrxkl/_qrc_techdir/ams_rc_corner_typ/qrcTechFile
; version: s11.1.0531hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-407.el5
 Host OS Version:         #1 SMP Wed Nov 11 08:12:41 EST 2015
 Run duration:            00:00:00 CPU time, 00:00:06 clock time
 Max (Total) memory used: 539 MB
 Max (CPU) memory used:   490 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               576K nets/CPU-hr, 96K nets/clock-hr
 Design data:
    Components:           307
    Phy components:       222
    Nets:                 160
    Unconnected pins:     70
 Warning messages:        40
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2016-Aug-02
11:32:52 (2016-Aug-02 09:32:52 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner ams_rc_corner_typ /home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_kNrxkl/vin_spc.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 1021.523M)


SPEF files for RC Corner ams_rc_corner_typ:
Top-level spef file '/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_kNrxkl/vin_spc.spef.gz'.

Reading TopLevel spef file '/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_kNrxkl/vin_spc.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  1204
Number of Ground Caps   :  932
Number of Coupling Caps :  0
***** SPEF Reading completed (CPU Time: 0:00:00.0 Real Time: 0:00:00.0 MEM: 1049.535M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_INFO: 1 threads acquired from CTE.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1083.52 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| 113.226 | 129.755 | 123.529 | 113.226 |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+
|func_max            | 113.226 | 129.755 | 123.529 | 113.226 |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+
|test_max            | 113.226 | 129.755 | 123.529 | 113.226 |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      1 (34)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 139.078%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 6.58 sec
Total Real time: 8.0 sec
Total Memory Usage: 1045.355469 Mbytes
<CMD> timeDesign -signoff -expandedViews -hold
The 'setDelayCalMode -SIAware false' command is set. Running Signoff Base AAE Analysis. If Signoff SI AAE Analysis is required set 'setDelayCalMode -SIAware true'.
**WARN: (ENCTCM-70):	Option "-fixDRC" for command getSIMode is obsolete and has been replaced by "-report_si_slew_max_transition". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-report_si_slew_max_transition".
**WARN: (ENCEXT-3493):	The design extraction status has been reset by the setExtractRCMode command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s).
Type 'man ENCEXT-3493' for more detail.
Extraction called for design 'vin_spc' of instances=307 and nets=163 using extraction engine 'postRoute' at effort level 'signoff' .
**WARN: (ENCEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man ENCEXT-3530' for more detail.
-useQrcOAInterface false                   # bool, default=false
Writing LEF information from Encounter to file '/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_0IptL9/tmp.lef'.
Writing DEF file '/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_0IptL9/qrc.def.gz', current time is Tue Aug  2 11:33:05 2016 ...
unitPerMicron=1000, dbgMicronPerDBU=0.001000, unitPerDBU=1.000000
DEF file '/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_0IptL9/qrc.def.gz' is written, current time is Tue Aug  2 11:33:05 2016 ...


  Cadence Quantus QRC Extraction - 64-bit Parasitic Extractor - Version
14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
-------------------------------------------------------------------------------------------------------------------
                                    Copyright 2015 Cadence Design Systems,
Inc.

extract \
	 -selection "all" \
	 -type "rc_decoupled"
extraction_setup \
	 -max_fracture_length 50 \
	 -promote_pin_pad "LOGICAL"
filter_coupling_cap \
	 -cap_filtering_mode "absolute_and_relative" \
	 -coupling_cap_threshold_absolute 3.0 \
	 -coupling_cap_threshold_relative 0.03 \
	 -total_cap_threshold 5.0
input_db -type def \
	 -lef_file_list_file "/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_0IptL9/qrc.leflist"
log_file \
	 -dump_options true \
	 -file_name "qrc_8001_20160802_11:33:05.log"
output_db -type spef \
	 -short_incomplete_net_pins true \
	 -subtype "STANDARD"
output_setup \
	 -compressed true \
	 -directory_name "/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_0IptL9" \
	 -file_name "vin_spc" \
	 -temporary_directory_name "/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_0IptL9"
process_technology \
	 -technology_corner \
		"ams_rc_corner_typ" \
	 -technology_library_file "/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_0IptL9/_qrc_techlib.defs" \
	 -technology_name "_qrc_tech_" \
	 -temperature \
		25


sh: /usr/bin/mpstat: No such file or directory

INFO (EXTGRMP-102) : Starting at 2016-Aug-02 11:33:05 (2016-Aug-02 09:33:05 GMT).
Running binary as: 
 /pkg/Cadence/installs/EXT142/tools/extraction/bin/64bit/qrc -cmd
/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_0IptL9/qrc.cmd
/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_0IptL9/qrc.def.gz  

WARNING (EXTGRMP-414) : No GDSII/OASIS file is specified. Setting graybox type as LEF_OBSTRUCTION.

INFO (EXTGRMP-142) : Command line arguments:
"-cmd"
"/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_0IptL9/qrc.cmd"
"/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_0IptL9/qrc.def.gz"

INFO (EXTGRMP-143) : Option copy_port_to_obs = "true"

INFO (EXTGRMP-143) : Option log_file = "qrc_8001_20160802_11:33:05.log"

INFO (EXTGRMP-143) : Option max_error_messages = "100"

INFO (EXTGRMP-143) : Option message_detail_level = "10"

INFO (EXTGRMP-143) : Option tech_file = ""

INFO (EXTGRMP-143) : Option library_name = ""

INFO (EXTGRMP-143) : Option oa_default_rule_name = ""

INFO (EXTGRMP-143) : Option gray_data = "obs"

INFO (EXTGRMP-143) : Option comp_prealloc = "0"

INFO (EXTGRMP-143) : Option net_prealloc = "0"

INFO (EXTGRMP-143) : Option output_directory_name =
"/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_0IptL9"

INFO (EXTGRMP-143) : Option output_coordinate_units = "micron"

INFO (EXTGRMP-143) : Option output_cache_directory_name =
"/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_0IptL9/.qrctemp"

INFO (EXTGRMP-143) : Option keep_temporary_files = "false"

INFO (EXTGRMP-143) : Option output_file_name = "vin_spc"

INFO (EXTGRMP-143) : Option spef_define_file = ""

INFO (EXTGRMP-143) : Option reduce_output = "false"

INFO (EXTGRMP-143) : Option debug_log = "false"

INFO (EXTGRMP-143) : Option spef_output = "generic"

INFO (EXTGRMP-143) : Option dspf_output = "none"

INFO (EXTGRMP-143) : Option output_sstorm_db_name = ""

INFO (EXTGRMP-143) : Option netlist_output = "none"

INFO (EXTGRMP-143) : Option net_cc_output = "false"

INFO (EXTGRMP-143) : Option rcdb_output = "false"

INFO (EXTGRMP-143) : Option hierarchy_char = "/"

INFO (EXTGRMP-143) : Option bus_chars = "[]"

INFO (EXTGRMP-143) : Option pin_char = ":"

INFO (EXTGRMP-143) : Option truncate_regular_wires = "false"

INFO (EXTGRMP-143) : Option layout_scale = "1.0"

INFO (EXTGRMP-143) : Option output_file_max_size = "9223372036854775807"

INFO (EXTGRMP-143) : Option dump_options = "true"

INFO (EXTGRMP-143) : Option short_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option promote_incomplete_net_pins = "true"

INFO (EXTGRMP-143) : Option output_incomplete_nets = "true"

INFO (EXTGRMP-143) : Option output_unrouted_nets = "false"

INFO (EXTGRMP-143) : Option treat_special_chars = "true"

INFO (EXTGRMP-143) : Option lumped_cc_threshold = "0.0"

INFO (EXTGRMP-143) : Option reduction_max_frequency = "1.0e+08"

INFO (EXTGRMP-143) : Option compressed_output = "true"

INFO (EXTGRMP-143) : Option max_resistor_length = "50"

INFO (EXTGRMP-143) : Option promote_feedthru_ports = "none"

INFO (EXTGRMP-143) : Option promote_instance_ports = "none"

INFO (EXTGRMP-143) : Option output_promoted_feedthrus = "false"

INFO (EXTGRMP-143) : Option output_unconnected_pins = "false"

INFO (EXTGRMP-143) : Option remove_floating_metals = "false"

INFO (EXTGRMP-143) : Option promote_pin_pad = "logical"

INFO (EXTGRMP-143) : Option eco_compatible_mode = "false"

INFO (EXTGRMP-143) : Option cap_mode_2915 = "true"

INFO (EXTGRMP-143) : Option quickcap_file = "false"

INFO (EXTGRMP-143) : Option ict_file = "process.ict"

INFO (EXTGRMP-143) : Option quickcap_netfile = "qapi.net"

INFO (EXTGRMP-143) : Option lefcap_output = "false"

INFO (EXTGRMP-143) : Option lefcap_scale = "1.25"

INFO (EXTGRMP-143) : Option lefres_output = "false"

INFO (EXTGRMP-143) : Option kfactor_file = ""

INFO (EXTGRMP-143) : Option total_c_threshold = "5"

INFO (EXTGRMP-143) : Option relative_c_threshold = "0.03"

INFO (EXTGRMP-143) : Option output_cap_filtering_mode = "relative_and_coupling"

INFO (EXTGRMP-143) : Option cap_mode = "default"

INFO (EXTGRMP-143) : Option parallel_options = ""

INFO (EXTGRMP-143) : Option load_optimized_views = "true"

INFO (EXTGRMP-143) : Option enable_metal_fill_effects = "true"

INFO (EXTGRMP-143) : Option advanced_metal_fill = "false"

INFO (EXTGRMP-143) : Option metal_fill_type = "floating"

INFO (EXTGRMP-143) : Option vmf_metal_scheme_file = ""

INFO (EXTGRMP-143) : Option vmf_rule_file = ""

INFO (EXTGRMP-143) : Option metal_fill_gds_file = ""

INFO (EXTGRMP-143) : Option density_check_method = "none"

INFO (EXTGRMP-143) : Option temperature = "25"

INFO (EXTGRMP-143) : Option promote_gray_data_pins = "false"

INFO (EXTGRMP-143) : Option use_layer_bias_in_cmd_and_process_bias_in_tech = "false"

INFO (EXTGRMP-143) : Option inductance_extraction = "none"

INFO (EXTGRMP-143) : Option inductance_type = "partial"

INFO (EXTGRMP-143) : Option map_eeq_to_master_in_output = "false"

INFO (EXTGRMP-143) : Option match_res_cap_in_output = "false"

INFO (EXTGRMP-143) : Option merge_tile_boundary_data = "true"

INFO (EXTGRMP-143) : Option coupling_c_threshold = "3"

INFO (EXTGRMP-143) : Option use_icecaps_models_only = "false"

INFO (EXTGRMP-143) : Option use_name_map_in_spef = "true"

INFO (EXTGRMP-143) : Option name_map_start_index_in_spef = "0"

INFO (EXTGRMP-143) : Option timeout = "604800"

INFO (EXTGRMP-143) : Option num_of_trials = "0"

INFO (EXTGRMP-143) : Option separate_cc_prefix_in_dspf = "false"

INFO (EXTGRMP-143) : Option output_oa = "false"

INFO (EXTGRMP-143) : Option oa_analysis_point = "default"

INFO (EXTGRMP-143) : Option enable_sensitivity_extraction = "false"

INFO (EXTGRMP-143) : Option report_details = "false"

INFO (EXTGRMP-143) : Option report_shorts = "false"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_X = "0.0"

INFO (EXTGRMP-143) : Option metal_fill_gds_offset_Y = "0.0"

INFO (EXTGRMP-143) : Option ignore_pushdown_blockages = "false"

INFO (EXTGRMP-143) : Option compress_cache_files = "true"

INFO (EXTGRMP-143) : Option strong_gray_debug = "false"

INFO (EXTGRMP-143) : Option disable_instances = "true"

INFO (EXTGRMP-143) : Option disable_subnodes = "true"

INFO (EXTGRMP-143) : Option dump_erosion_info = ""

INFO (EXTGRMP-143) : Option silicon_width_printing = "true"

INFO (EXTGRMP-143) : Option add_explicit_vias = "false"

INFO (EXTGRMP-143) : Option cap_ground_net = "0"

INFO (EXTGRMP-143) : Option output_res_temp_coeff = "false"

INFO (EXTGRMP-143) : Option write_coupled_decoupled_files = "false"

INFO (EXTGRMP-143) : Option capacitance_coupling = "default"

INFO (EXTGRMP-143) : Option top_cell = ""

INFO (EXTGRMP-143) : Option input_directory_name = ""

INFO (EXTGRMP-143) : Option binary_input = "false"

INFO (EXTGRMP-143) : Option binary_output = "false"

INFO (EXTGRMP-143) : Option enable_ieee_sensitivity = "false"

INFO (EXTGRMP-143) : Option bump_map_file = ""

INFO (EXTGRMP-143) : Option enable_bump_instance = "false"

INFO (EXTGRMP-143) : Option enable_tsv_instance = "false"

INFO (EXTGRMP-143) : Option enable_TSV_STA_Cc_model = "false"

INFO (EXTGRMP-143) : Option stitch_bump_model = "false"

INFO (EXTGRMP-143) : Option stitch_tsv_model = "none"

INFO (EXTGRMP-143) : Option enable_eco_mode = "false"

INFO (EXTGRMP-143) : Option eco_file = ""

INFO (EXTGRMP-143) : Option override_eco_reference = "true"

INFO (EXTGRMP-143) : Option analysis_mode = "timing"

INFO (EXTGRMP-143) : Option LEF files =
"/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_0IptL9/tmp.lef"

INFO (EXTGRMP-143) : Option GDSII files = ""

INFO (EXTGRMP-143) : Option GDSII/RDL files = ""

INFO (EXTGRMP-143) : Option SPICE files = ""

INFO (EXTGRMP-143) : Option stitch bump cells = ""

INFO (EXTGRMP-143) : Option ignored macros = ""

INFO (EXTGRMP-143) : Option black macros = ""

INFO (EXTGRMP-155) : Layer mappings were not specified.

INFO (EXTGRMP-276) : Layer settings were not specified.

INFO (EXTGRMP-548) : Fill layer settings were not specified.

INFO (EXTGRMP-550) : Active Fill layer settings were not specified.

INFO (EXTGRMP-562) : HPB layer settings were not specified.

INFO (EXTGRMP-144) : There were no layer bias commands for R values.

INFO (EXTGRMP-147) : Layer bias settings for C values were not specified.

INFO (EXTGRMP-149) : Lefcap area scale settings were not specified.

INFO (EXTGRMP-153) : Lefcap edge scale settings were not specified.

INFO (EXTGRMP-151) : Parameter name settings were not specified.

INFO (EXTGRMP-260) : Layer cluster settings were not specified.

INFO (EXTHPY-232) : Preprocessing stage started at Tue Aug  2 11:33:05 2016.

WARNING (EXTZTECH-458) : Warning [input]: Line 33: 'well' statement is ignored in ICT file line.

WARNING (EXTZTECH-458) : Warning [input]: Line 34: 'well' statement is ignored in ICT file line.

INFO (EXTGRMP-336) : Reading technology data and cell definitions from LEF file:

INFO (EXTGRMP-338) : /home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_0IptL9/tmp.lef

WARNING (EXTGRMP-330) : LEF layer "NW" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SN" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "DP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-330) : LEF layer "SP" is not mapped with any tech file layer. 
Ignoring its definition.

WARNING (EXTGRMP-184) : Gray-box mode was selected for extraction, but 54 macro definitions did not
include any obstruction data. The first 10 were:
 ANTENNA_HV CLKINVX10_HV CLKINVX12_HV CLKINVX16_HV CLKINVX1_HV CLKINVX24_HV
CLKINVX2_HV CLKINVX32_HV CLKINVX3_HV CLKINVX4_HV
Check the library inputs and log files from library setup to determine
whether there is a problem.

INFO (EXTGRMP-205) : Reading DEF file:
/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_0IptL9/qrc.def.gz

INFO (EXTGRMP-195) : Line 85: reading VIAS section. Expecting 9.

INFO (EXTGRMP-195) : Line 145: reading COMPONENTS section. Expecting 307.

INFO (EXTGRMP-195) : Line 762: reading PINS section. Expecting 36.

INFO (EXTGRMP-195) : Line 873: reading BLOCKAGES section. Expecting 4.

INFO (EXTGRMP-195) : Line 880: reading SPECIALNETS section. Expecting 3.

INFO (EXTGRMP-195) : Line 983: reading NETS section. Expecting 160.

INFO (EXTGRMP-248) : METAL FILL data is not available in DEF file.

INFO (EXTGRMP-207) : Reading DEF file completed successfully.

INFO (EXTGRMP-292) : Checking Command/Tech/License Files. 

INFO (EXTGRMP-281) : Manufacturing Data Information :- 
  DEF/GDS/OASIS/LEF file 
    does NOT contain MetalFill data. 
  Techfile  
    does     contain WEE data.     
    does NOT contain Erosion data t=f( density ) 
    does     contain R(w) data.    
    does NOT contain R(w, s) data.  
    does NOT contain TC(w) data.    
    does     contain T/B enlargement data. 
    does     contain Floating Metal Fill models. 
    does     contain WBE data. 

INFO (EXTGRMP-294) : RCs effects computed for this session include :- 
 MetalFill        : OFF 
 WEE Effects      : rc 
 Erosion Effects  : n/a t=f(density) 
 T/B Enlargements : ON 
 R(w) Effects     : ON 
 R(w,s) Effects   : n/a 
 TC(w) Effects    : n/a 
Some effects indicate n/a because of non-availability of relevant input
data (or) requested to be off.

INFO (EXTGRMP-3841) : Preparations for RC computations started. 

INFO (EXTGRMP-368) : The extracted temperature is 25, the reference temperature is 25 for the
process !

INFO (EXTGRMP-3842) : Preparations for RC computations completed successfully. 

INFO (EXTGRMP-211) : Reading geometric data from DEF file:
/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_0IptL9/qrc.def.gz

INFO (EXTSNZ-133) : 1%

INFO (EXTSNZ-133) : 3%

INFO (EXTSNZ-133) : 4%

INFO (EXTSNZ-133) : 5%

INFO (EXTSNZ-133) : 6%

INFO (EXTSNZ-133) : 8%

INFO (EXTSNZ-133) : 9%

INFO (EXTSNZ-133) : 10%

INFO (EXTSNZ-133) : 11%

INFO (EXTSNZ-133) : 13%

INFO (EXTSNZ-133) : 14%

INFO (EXTSNZ-133) : 15%

INFO (EXTSNZ-133) : 16%

INFO (EXTSNZ-133) : 18%

INFO (EXTSNZ-133) : 19%

INFO (EXTSNZ-133) : 20%

INFO (EXTSNZ-133) : 21%

INFO (EXTSNZ-133) : 23%

INFO (EXTSNZ-133) : 24%

INFO (EXTSNZ-133) : 25%

INFO (EXTSNZ-133) : 26%

INFO (EXTSNZ-133) : 28%

INFO (EXTSNZ-133) : 29%

INFO (EXTSNZ-133) : 30%

INFO (EXTSNZ-133) : 31%

INFO (EXTSNZ-133) : 33%

INFO (EXTSNZ-133) : 34%

INFO (EXTSNZ-133) : 35%

INFO (EXTSNZ-133) : 36%

INFO (EXTSNZ-133) : 38%

INFO (EXTSNZ-133) : 39%

INFO (EXTSNZ-133) : 40%

INFO (EXTSNZ-133) : 41%

INFO (EXTSNZ-133) : 43%

INFO (EXTSNZ-133) : 44%

INFO (EXTSNZ-133) : 45%

INFO (EXTSNZ-133) : 46%

INFO (EXTSNZ-133) : 48%

INFO (EXTSNZ-133) : 49%

INFO (EXTSNZ-133) : 50%

INFO (EXTSNZ-133) : 51%

INFO (EXTSNZ-133) : 53%

INFO (EXTSNZ-133) : 54%

INFO (EXTSNZ-133) : 55%

INFO (EXTSNZ-133) : 56%

INFO (EXTSNZ-133) : 58%

INFO (EXTSNZ-133) : 59%

INFO (EXTSNZ-133) : 60%

INFO (EXTSNZ-133) : 61%

INFO (EXTSNZ-133) : 63%

INFO (EXTSNZ-133) : 64%

INFO (EXTSNZ-133) : 65%

INFO (EXTSNZ-133) : 66%

INFO (EXTSNZ-133) : 68%

INFO (EXTSNZ-133) : 69%

INFO (EXTSNZ-133) : 70%

INFO (EXTSNZ-133) : 71%

INFO (EXTSNZ-133) : 73%

INFO (EXTSNZ-133) : 74%

INFO (EXTSNZ-133) : 75%

INFO (EXTSNZ-133) : 76%

INFO (EXTSNZ-133) : 78%

INFO (EXTSNZ-133) : 79%

INFO (EXTSNZ-133) : 80%

INFO (EXTSNZ-133) : 81%

INFO (EXTSNZ-133) : 83%

INFO (EXTSNZ-133) : 84%

INFO (EXTSNZ-133) : 85%

INFO (EXTSNZ-133) : 86%

INFO (EXTSNZ-133) : 88%

INFO (EXTSNZ-133) : 89%

INFO (EXTSNZ-133) : 90%

INFO (EXTSNZ-133) : 91%

INFO (EXTSNZ-133) : 93%

INFO (EXTSNZ-133) : 94%

INFO (EXTSNZ-133) : 95%

INFO (EXTSNZ-133) : 96%

INFO (EXTSNZ-133) : 98%

INFO (EXTSNZ-133) : 99%

INFO (EXTGRMP-213) : Reading geometric data from DEF completed successfully.

INFO (EXTHPY-233) : Preprocessing stage completed successfully at Tue Aug  2 11:33:09 2016.

INFO (EXTHPY-173) : Capacitance extraction started at Tue Aug  2 11:33:09 2016.

INFO (EXTHPY-103) : Extracting capacitance values.

INFO (EXTHPY-104) :    0%

INFO (EXTHPY-104) :    100%

INFO (EXTHPY-174) : Capacitance extraction completed successfully at Tue Aug  2 11:33:10 2016.

INFO (EXTHPY-175) : Output generation started at Tue Aug  2 11:33:10 2016.

INFO (EXTSNZ-156) :    0%

INFO (EXTSNZ-156) :    25%

INFO (EXTSNZ-156) :    50%

INFO (EXTSNZ-156) :    75%

WARNING (EXTGRMP-574) : There are 70 unrouted nets. 
Please check file *.incompletenets in your output directory for details. 

INFO (EXTHPY-176) : Output generation completed successfully at Tue Aug  2 11:33:12 2016.

Ending at 2016-Aug-02 11:33:12 (2016-Aug-02 09:33:12 GMT).

 Tool:                    Cadence Quantus QRC Extraction 64-bit
 Version:                 14.2.3-s099 Wed Jun 17 00:01:02 PDT 2015
 IR Build No:             099 
 Techfile:               
/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_0IptL9/_qrc_techdir/ams_rc_corner_typ/qrcTechFile
; version: s11.1.0531hideprocess 
 License(s) used:         1 of Virtuoso_QRC_Extraction_XL 
 User Name:               saul
 Host Name:               s2424.it.kth.se
 Host OS Release:         Linux 2.6.18-407.el5
 Host OS Version:         #1 SMP Wed Nov 11 08:12:41 EST 2015
 Run duration:            00:00:00 CPU time, 00:00:07 clock time
 Max (Total) memory used: 542 MB
 Max (CPU) memory used:   493 MB
 Max Temp-Directory used: 2 MB
 Nets/hour:               576K nets/CPU-hr, 82K nets/clock-hr
 Design data:
    Components:           307
    Phy components:       222
    Nets:                 160
    Unconnected pins:     70
 Warning messages:        40
 Error messages:          0

Exit code 0.
Cadence Quantus QRC Extraction completed successfully at 2016-Aug-02
11:33:12 (2016-Aug-02 09:33:12 GMT).
*** qrc completed. ***
spefIn Option :  -rc_corner ams_rc_corner_typ /home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_0IptL9/vin_spc.spef.gz 
***** SPEF Reading Started (CPU Time: 0:00:00.0  MEM: 1045.352M)


SPEF files for RC Corner ams_rc_corner_typ:
Top-level spef file '/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_0IptL9/vin_spc.spef.gz'.

Reading TopLevel spef file '/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/tmp_qrc_0IptL9/vin_spc.spef.gz'
Reading NAME_MAP section...done in CPU Time: 0:00:00.0 and Real Time: 0:00:00.0
Reading D_NET section...

Number of Resistors     :  1204
Number of Ground Caps   :  932
Number of Coupling Caps :  0
***** SPEF Reading completed (CPU Time: 0:00:00.1 Real Time: 0:00:00.0 MEM: 1077.395M)

This setSIMode -usePrevCeltICRunDir option will have no impact on the current Default AAE-SI GigaOpt optDesign -postRoute (-hold) commands. It is only supported in the old Celtic Optimization Flow which can be triggered using setDelayCalMode -engine signalStorm/feDc -SIAware false & optDesign -postRoute -si (-hold).
Found active setup analysis view func_max
Found active setup analysis view test_max
Found active hold analysis view func_min
Found active hold analysis view test_min
AAE_INFO: 1 threads acquired from CTE.
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_MTTC: End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
AAE_THRD: End delay calculation. (MEM=1085.53 CPU=0:00:00.1 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.050  |  0.050  |  0.144  |  2.791  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+
|func_min            |  0.050  |  0.050  |  0.144  |  2.791  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+
|test_min            |  0.050  |  0.050  |  0.144  |  2.791  |
|                    |  0.000  |  0.000  |  0.000  |  0.000  |
|                    |    0    |    0    |    0    |    0    |
|                    |   178   |   71    |    1    |   106   |
+--------------------+---------+---------+---------+---------+

Density: 139.078%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 7.61 sec
Total Real time: 7.0 sec
Total Memory Usage: 1023.542969 Mbytes
<CMD> verifyConnectivity -type all -error 1000 -warning 50
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Aug  2 11:33:22 2016

Design Name: vin_spc
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (154.1200, 151.2000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net vdd!: dangling Wire.

Begin Summary 
    11 Problem(s) (ENCVFC-94): The net has dangling wire(s).
    11 total info(s) created.
End Summary

End Time: Tue Aug  2 11:33:22 2016
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 11 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> saveDesign vin_spc_loaded_power_pins_placed_routed_filled.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
Redoing specifyClockTree ...
Checking spec file integrity...
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: vin_spc, View: vin_spc_loaded_power_pins_placed_routed_filled
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 33 strips and 58 vias are crated in OA database.
Created 307 insts; 614 instTerms; 163 nets; 456 routes.
Created 11 markers.
TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.03s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
Saving clock tree spec file '/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/FEOADesignlib/vin_spc/vin_spc_loaded_power_pins_placed_routed_filled/vin_spc.ctstch' ...
Saving configuration ...
Saving preference file /home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/FEOADesignlib/vin_spc/vin_spc_loaded_power_pins_placed_routed_filled/enc.pref.tcl ...
Saving sdp information ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign vin_spc_loaded_power_pins_placed_routed_filled.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
Design is saved in OA mode instead of non-OA mode with library name as 'FEOADesignlib'. Upgrading is done because RefLibs are available and Lef files are not present.
Redoing specifyClockTree ...
Checking spec file integrity...
----- oaOut ---------------------------
Saving OA database: Lib: FEOADesignlib, Cell: vin_spc, View: vin_spc_loaded_power_pins_placed_routed_filled
FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
Special routes: 33 strips and 58 vias are crated in OA database.
Created 307 insts; 614 instTerms; 163 nets; 456 routes.
Created 11 markers.
TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0
TIMER: oaOut total process: 0h 0m  0.03s cpu {0h 0m 0s elapsed} Memory = 0.0
Saving AAE Data ...
Saving clock tree spec file '/home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/FEOADesignlib/vin_spc/vin_spc_loaded_power_pins_placed_routed_filled/vin_spc.ctstch' ...
Saving configuration ...
Saving preference file /home/saul/projects/DIGIMP/VIN_SPC/PLACE_ROUTE/FEOADesignlib/vin_spc/vin_spc_loaded_power_pins_placed_routed_filled/enc.pref.tcl ...
Saving sdp information ...
Saving thumbnail file...
*** Message Summary: 0 warning(s), 0 error(s)


*** Memory Usage v#1 (Current mem = 1023.566M, initial mem = 95.973M) ***
*** Message Summary: 217 warning(s), 15 error(s)

--- Ending "Encounter" (totcpu=0:05:36, real=1:17:08, mem=1023.6M) ---
