# Create processing_system7
cell xilinx.com:ip:processing_system7:5.5 ps_0 {
  PCW_IMPORT_BOARD_PRESET cfg/red_pitaya.xml
} {
  M_AXI_GP0_ACLK ps_0/FCLK_CLK0
}

# Create all required interconnections
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {
  make_external {FIXED_IO, DDR}
  Master Disable
  Slave Disable
} [get_bd_cells ps_0]

# Create proc_sys_reset
cell xilinx.com:ip:proc_sys_reset:5.0 rst_0

############
# Receiver #
############

# Create axis_red_pitaya_adc
cell pavel-demin:user:axis_red_pitaya_adc:1.0 adc_0 {} {
  adc_clk_p adc_clk_p_i
  adc_clk_n adc_clk_n_i
  adc_dat_a adc_dat_a_i
  adc_dat_b adc_dat_b_i
  adc_csn adc_csn_o
}

# Create c_counter_binary
cell xilinx.com:ip:c_counter_binary:12.0 cntr_0 {
  Output_Width 32
} {
  CLK adc_0/adc_clk
}

# Create xlslice
cell xilinx.com:ip:xlslice:1.0 slice_0 {
  DIN_WIDTH 32 DIN_FROM 26 DIN_TO 26 DOUT_WIDTH 1
} {
  Din cntr_0/Q
  Dout led_o
}

# Create axi_cfg_register
cell pavel-demin:user:axi_cfg_register:1.0 cfg_0 {
  CFG_DATA_WIDTH 192
  AXI_ADDR_WIDTH 32
  AXI_DATA_WIDTH 32
}

# Create all required interconnections
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {
  Master /ps_0/M_AXI_GP0
  Clk Auto
} [get_bd_intf_pins cfg_0/S_AXI]

set_property RANGE 4K [get_bd_addr_segs ps_0/Data/SEG_cfg_0_reg0]
set_property OFFSET 0x40000000 [get_bd_addr_segs ps_0/Data/SEG_cfg_0_reg0]

# Create xlslice
cell xilinx.com:ip:xlslice:1.0 slice_1 {
  DIN_WIDTH 192 DIN_FROM 0 DIN_TO 0 DOUT_WIDTH 1
} {
  Din cfg_0/cfg_data
}

# Create xlslice
cell xilinx.com:ip:xlslice:1.0 slice_2 {
  DIN_WIDTH 192 DIN_FROM 1 DIN_TO 1 DOUT_WIDTH 1
} {
  Din cfg_0/cfg_data
}

# Create xlslice
cell xilinx.com:ip:xlslice:1.0 slice_3 {
  DIN_WIDTH 192 DIN_FROM 2 DIN_TO 2 DOUT_WIDTH 1
} {
  Din cfg_0/cfg_data
}

# Create xlslice
cell xilinx.com:ip:xlslice:1.0 slice_4 {
  DIN_WIDTH 192 DIN_FROM 3 DIN_TO 3 DOUT_WIDTH 1
} {
  Din cfg_0/cfg_data
}

# Create xlslice
cell xilinx.com:ip:xlslice:1.0 slice_5 {
  DIN_WIDTH 192 DIN_FROM 4 DIN_TO 4 DOUT_WIDTH 1
} {
  Din cfg_0/cfg_data
}

# Create xlslice
cell xilinx.com:ip:xlslice:1.0 slice_6 {
  DIN_WIDTH 192 DIN_FROM 5 DIN_TO 5 DOUT_WIDTH 1
} {
  Din cfg_0/cfg_data
}

# Create xlslice
cell xilinx.com:ip:xlslice:1.0 slice_7 {
  DIN_WIDTH 192 DIN_FROM 6 DIN_TO 6 DOUT_WIDTH 1
} {
  Din cfg_0/cfg_data
}

# Create xlslice
cell xilinx.com:ip:xlslice:1.0 slice_8 {
  DIN_WIDTH 192 DIN_FROM 7 DIN_TO 7 DOUT_WIDTH 1
} {
  Din cfg_0/cfg_data
}

# Create xlslice
cell xilinx.com:ip:xlslice:1.0 slice_9 {
  DIN_WIDTH 192 DIN_FROM 8 DIN_TO 8 DOUT_WIDTH 1
} {
  Din cfg_0/cfg_data
}

# Create xlslice
cell xilinx.com:ip:xlslice:1.0 slice_10 {
  DIN_WIDTH 192 DIN_FROM 9 DIN_TO 9 DOUT_WIDTH 1
} {
  Din cfg_0/cfg_data
}

# Create xlslice
cell xilinx.com:ip:xlslice:1.0 slice_11 {
  DIN_WIDTH 192 DIN_FROM 10 DIN_TO 10 DOUT_WIDTH 1
} {
  Din cfg_0/cfg_data
}

# Create xlslice
cell xilinx.com:ip:xlslice:1.0 slice_12 {
  DIN_WIDTH 192 DIN_FROM 11 DIN_TO 11 DOUT_WIDTH 1
} {
  Din cfg_0/cfg_data
}

# Create xlslice
cell xilinx.com:ip:xlslice:1.0 slice_13 {
  DIN_WIDTH 192 DIN_FROM 31 DIN_TO 16 DOUT_WIDTH 16
} {
  Din cfg_0/cfg_data
}

# Create xlslice
cell xilinx.com:ip:xlslice:1.0 slice_14 {
  DIN_WIDTH 192 DIN_FROM 47 DIN_TO 32 DOUT_WIDTH 16
} {
  Din cfg_0/cfg_data
}

# Create xlslice
cell xilinx.com:ip:xlslice:1.0 slice_15 {
  DIN_WIDTH 192 DIN_FROM 63 DIN_TO 48 DOUT_WIDTH 16
} {
  Din cfg_0/cfg_data
}

# Create xlslice
cell xilinx.com:ip:xlslice:1.0 slice_16 {
  DIN_WIDTH 192 DIN_FROM 93 DIN_TO 64 DOUT_WIDTH 30
} {
  Din cfg_0/cfg_data
}

# Create xlslice
cell xilinx.com:ip:xlslice:1.0 slice_17 {
  DIN_WIDTH 192 DIN_FROM 125 DIN_TO 96 DOUT_WIDTH 30
} {
  Din cfg_0/cfg_data
}

# Create xlslice
cell xilinx.com:ip:xlslice:1.0 slice_18 {
  DIN_WIDTH 192 DIN_FROM 159 DIN_TO 128 DOUT_WIDTH 32
} {
  Din cfg_0/cfg_data
}

# Create xlslice
cell xilinx.com:ip:xlslice:1.0 slice_19 {
  DIN_WIDTH 192 DIN_FROM 189 DIN_TO 160 DOUT_WIDTH 30
} {
  Din cfg_0/cfg_data
}

# Create xlconstant
cell xilinx.com:ip:xlconstant:1.1 const_0

# Create axis_clock_converter
cell xilinx.com:ip:axis_clock_converter:1.1 fifo_0 {} {
  S_AXIS adc_0/M_AXIS
  s_axis_aclk adc_0/adc_clk
  s_axis_aresetn const_0/dout
  m_axis_aclk ps_0/FCLK_CLK0
  m_axis_aresetn slice_1/Dout
}

# Create axis_subset_converter
cell xilinx.com:ip:axis_subset_converter:1.1 subset_0 {
  S_TDATA_NUM_BYTES.VALUE_SRC USER
  M_TDATA_NUM_BYTES.VALUE_SRC USER
  S_TDATA_NUM_BYTES 4
  M_TDATA_NUM_BYTES 8
  TDATA_REMAP {tdata[30:16],49'b0000000000000000000000000000000000000000000000000}
} {
  S_AXIS fifo_0/M_AXIS
  aclk ps_0/FCLK_CLK0
  aresetn rst_0/peripheral_aresetn
}

# Create axis_broadcaster
cell xilinx.com:ip:axis_broadcaster:1.1 bcast_0 {
  S_TDATA_NUM_BYTES.VALUE_SRC USER
  M_TDATA_NUM_BYTES.VALUE_SRC USER
  S_TDATA_NUM_BYTES 4
  M_TDATA_NUM_BYTES 4
} {
  S_AXIS subset_0/M_AXIS
  aclk ps_0/FCLK_CLK0
  aresetn rst_0/peripheral_aresetn
}

# Create axis_phase_generator
cell pavel-demin:user:axis_phase_generator:1.0 phase_0 {
  AXIS_TDATA_WIDTH 32
  PHASE_WIDTH 30
} {
  cfg_data slice_16/Dout
  aclk ps_0/FCLK_CLK0
  aresetn slice_2/Dout
}

# Create cordic
cell xilinx.com:ip:cordic:6.0 cordic_0 {
  INPUT_WIDTH.VALUE_SRC USER
  PIPELINING_MODE Optimal
  PHASE_FORMAT Scaled_Radians
  INPUT_WIDTH 32
  OUTPUT_WIDTH 32
  ROUND_MODE Round_Pos_Neg_Inf
  COMPENSATION_SCALING Embedded_Multiplier
} {
  S_AXIS_CARTESIAN bcast_0/M00_AXIS
  S_AXIS_PHASE phase_0/M_AXIS
  aclk ps_0/FCLK_CLK0
}

# Create axis_broadcaster
cell xilinx.com:ip:axis_broadcaster:1.1 bcast_1 {
  S_TDATA_NUM_BYTES.VALUE_SRC USER
  M_TDATA_NUM_BYTES.VALUE_SRC USER
  S_TDATA_NUM_BYTES 8
  M_TDATA_NUM_BYTES 4
  M00_TDATA_REMAP {tdata[63:32]}
  M01_TDATA_REMAP {tdata[31:0]}
} {
  S_AXIS cordic_0/M_AXIS_DOUT
  aclk ps_0/FCLK_CLK0
  aresetn rst_0/peripheral_aresetn
}

# Create xlconstant
cell xilinx.com:ip:xlconstant:1.1 const_1

# Create axis_constant
cell pavel-demin:user:axis_constant:1.0 rate_0 {
  AXIS_TDATA_WIDTH 16
} {
  cfg_data slice_13/Dout
  aclk ps_0/FCLK_CLK0
}

# Create axis_packetizer
cell pavel-demin:user:axis_packetizer:1.0 pktzr_0 {
  AXIS_TDATA_WIDTH 16
  CNTR_WIDTH 1
  CONTINUOUS FALSE
} {
  S_AXIS rate_0/M_AXIS
  cfg_data const_1/dout
  aclk ps_0/FCLK_CLK0
  aresetn slice_4/Dout
}

# Create axis_constant
cell pavel-demin:user:axis_constant:1.0 rate_1 {
  AXIS_TDATA_WIDTH 16
} {
  cfg_data slice_13/Dout
  aclk ps_0/FCLK_CLK0
}

# Create axis_packetizer
cell pavel-demin:user:axis_packetizer:1.0 pktzr_1 {
  AXIS_TDATA_WIDTH 16
  CNTR_WIDTH 1
  CONTINUOUS FALSE
} {
  S_AXIS rate_1/M_AXIS
  cfg_data const_1/dout
  aclk ps_0/FCLK_CLK0
  aresetn slice_4/Dout
}

# Create cic_compiler
cell xilinx.com:ip:cic_compiler:4.0 cic_0 {
  INPUT_DATA_WIDTH.VALUE_SRC USER
  FILTER_TYPE Decimation
  NUMBER_OF_STAGES 6
  SAMPLE_RATE_CHANGES Programmable
  MINIMUM_RATE 2500
  MAXIMUM_RATE 250000
  FIXED_OR_INITIAL_RATE 2500
  INPUT_SAMPLE_FREQUENCY 125
  CLOCK_FREQUENCY 125
  INPUT_DATA_WIDTH 32
  QUANTIZATION Truncation
  OUTPUT_DATA_WIDTH 32
  USE_XTREME_DSP_SLICE false
  HAS_ARESETN true
} {
  S_AXIS_DATA bcast_1/M00_AXIS
  S_AXIS_CONFIG pktzr_0/M_AXIS
  aclk ps_0/FCLK_CLK0
  aresetn slice_4/Dout
}

# Create cic_compiler
cell xilinx.com:ip:cic_compiler:4.0 cic_1 {
  INPUT_DATA_WIDTH.VALUE_SRC USER
  FILTER_TYPE Decimation
  NUMBER_OF_STAGES 6
  SAMPLE_RATE_CHANGES Programmable
  MINIMUM_RATE 2500
  MAXIMUM_RATE 250000
  FIXED_OR_INITIAL_RATE 2500
  INPUT_SAMPLE_FREQUENCY 125
  CLOCK_FREQUENCY 125
  INPUT_DATA_WIDTH 32
  QUANTIZATION Truncation
  OUTPUT_DATA_WIDTH 32
  USE_XTREME_DSP_SLICE false
  HAS_ARESETN true
} {
  S_AXIS_DATA bcast_1/M01_AXIS
  S_AXIS_CONFIG pktzr_1/M_AXIS
  aclk ps_0/FCLK_CLK0
  aresetn slice_4/Dout
}

# Create axis_combiner
cell  xilinx.com:ip:axis_combiner:1.1 comb_0 {
  TDATA_NUM_BYTES.VALUE_SRC USER
  TDATA_NUM_BYTES 4
} {
  S00_AXIS cic_0/M_AXIS_DATA
  S01_AXIS cic_1/M_AXIS_DATA
  aclk ps_0/FCLK_CLK0
  aresetn rst_0/peripheral_aresetn
}

# Create xlconstant
cell xilinx.com:ip:xlconstant:1.1 const_2 {
  CONST_WIDTH 10
  CONST_VAL 319
}

# Create blk_mem_gen
cell xilinx.com:ip:blk_mem_gen:8.2 bram_0 {
  MEMORY_TYPE True_Dual_Port_RAM
  USE_BRAM_BLOCK Stand_Alone
  WRITE_WIDTH_A 32
  WRITE_DEPTH_A 512
  WRITE_WIDTH_B 32
  WRITE_DEPTH_B 512
  ENABLE_A Always_Enabled
  ENABLE_B Always_Enabled
  REGISTER_PORTB_OUTPUT_OF_MEMORY_PRIMITIVES false
}

# Create axi_bram_writer
cell pavel-demin:user:axi_bram_writer:1.0 writer_0 {
  AXI_DATA_WIDTH 32
  AXI_ADDR_WIDTH 32
  BRAM_DATA_WIDTH 32
  BRAM_ADDR_WIDTH 9
} {
  BRAM_PORTA bram_0/BRAM_PORTB
}

# Create all required interconnections
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {
  Master /ps_0/M_AXI_GP0
  Clk Auto
} [get_bd_intf_pins writer_0/S_AXI]

set_property RANGE 4K [get_bd_addr_segs ps_0/Data/SEG_writer_0_reg0]
set_property OFFSET 0x40002000 [get_bd_addr_segs ps_0/Data/SEG_writer_0_reg0]

# Create axis_bram_reader
cell pavel-demin:user:axis_bram_reader:1.0 reader_0 {
  AXIS_TDATA_WIDTH 32
  BRAM_DATA_WIDTH 32
  BRAM_ADDR_WIDTH 9
  CONTINUOUS FALSE
} {
  BRAM_PORTA bram_0/BRAM_PORTA
  cfg_data const_2/dout
  aclk ps_0/FCLK_CLK0
  aresetn slice_5/Dout
}

# Create fir_compiler
cell xilinx.com:ip:fir_compiler:7.2 fir_0 {
  DATA_WIDTH.VALUE_SRC USER
  DATA_WIDTH 32
  COEFFICIENTVECTOR {-1.40766508621201e-08, -1.75021678406449e-08, -1.31785984388776e-08, -2.66624122613901e-09, 9.08005849461412e-09, 1.62901089839487e-08, 1.56511315777276e-08, 8.33928197892402e-09, -5.83480293867116e-10, -5.31627935428633e-09, -3.27878675245928e-09, 2.64167009139457e-09, 5.38836449837744e-09, -1.59155136283164e-09, -1.87639805473734e-08, -3.76734108483987e-08, -4.36202550288698e-08, -2.37277827951494e-08, 2.32599061757353e-08, 8.126536238339e-08, 1.20195008549596e-07, 1.09112368882088e-07, 3.43850583481699e-08, -8.64084989594505e-08, -2.0412902996182e-07, -2.55387795679078e-07, -1.92775876440263e-07, -1.48735828676805e-08, 2.20292463419441e-07, 4.09742752612459e-07, 4.47181088071185e-07, 2.7643965715839e-07, -6.82341596282362e-08, -4.58668391223559e-07, -7.1578824840299e-07, -6.87223091951349e-07, -3.27643878936807e-07, 2.57641995012886e-07, 8.34496659166643e-07, 1.12867802474339e-06, 9.50250759045428e-07, 2.99424322420429e-07, -6.00675878864983e-07, -1.37237946361822e-06, -1.63666990507276e-06, -1.1914130631445e-06, -1.33545152873247e-07, 1.14127086030207e-06, 2.07938211588559e-06, 2.20400406617215e-06, 1.34689306446355e-06, -2.32227218574973e-07, -1.90919896568417e-06, -2.93591765689544e-06, -2.76817986704964e-06, -1.33949566052934e-06, 8.52298509434621e-07, 2.90734466743542e-06, 3.88832029185049e-06, 3.24186491572044e-06, 1.08960051755347e-06, -1.75805208703447e-06, -4.09953629068659e-06, -4.8460145203037e-06, -3.52155836234511e-06, -5.3194441353109e-07, 2.94059185895563e-06, 5.40125999168598e-06, 5.68533087387402e-06, 3.50354651853951e-06, -3.63307480336733e-07, -4.33461858701794e-06, -6.67684836752697e-06, -6.26243537447342e-06, -3.10745068167722e-06, 1.567082662359e-06, 5.80641109254349e-06, 7.74547278671567e-06, 6.43549330481234e-06, 2.30465585757368e-06, -2.97037735188259e-06, -7.15119758906227e-06, -8.39965389916317e-06, -6.09691073386044e-06, -1.14965796514756e-06, 4.36898470383831e-06, 8.10231950018202e-06, 8.43586737333233e-06, 5.21174666736634e-06, -1.92043494947717e-07, -5.4605121277405e-06, -8.35634959008205e-06, -7.69748131111503e-06, -3.85886187386211e-06, 1.4245664053427e-06, 5.85742267545031e-06, 7.61409626758769e-06, 6.12536518907805e-06, 2.26691564315013e-06, -2.11894416756039e-06, -5.12136280251786e-06, -5.63800812213011e-06, -3.81240581079446e-06, -8.3986472146906e-07, 1.7302856662123e-06, 2.81677442273951e-06, 2.31799709693002e-06, 1.04992952830549e-06, 1.59875053190639e-07, 3.57148070002795e-07, 1.41453986137575e-06, 2.25840704432026e-06, 1.64037212878147e-06, -9.63640281891378e-07, -4.75909197063942e-06, -7.76709604819241e-06, -7.74529500572884e-06, -3.50233996454929e-06, 4.08422845781299e-06, 1.19949389537735e-05, 1.61810297617249e-05, 1.34968780490999e-05, 3.57530654306851e-06, -1.03606681562482e-05, -2.23777473558982e-05, -2.62652797088823e-05, -1.85637345526008e-05, -7.70465709757093e-07, 2.05125100789402e-05, 3.58961410171438e-05, 3.72429045850574e-05, 2.17303213801902e-05, -6.01330346231121e-06, -3.49979429773783e-05, -5.21140177030017e-05, -4.79437855967492e-05, -2.16102152113798e-05, 1.77308932330785e-05, 5.38638478276682e-05, 7.01010634537562e-05, 5.68529192981082e-05, 1.67950977693829e-05, -3.50076609363319e-05, -7.66148050532812e-05, -8.84206351250092e-05, -6.22307104632035e-05, -6.05857382120885e-06, 5.79434420478103e-05, 0.000102117416624335, 0.000105183848717532, 6.22972746938031e-05, -1.14123047026148e-05, -8.59440616828294e-05, -0.000128581203510613, -0.000118199748345194, -5.54921198930928e-05, 3.57631804616764e-05, 0.000117592356763252, 0.000153620843573786, 0.000125207958805894, 4.07744375802408e-05, -6.62448191701787e-05, -0.00015060665196419, -0.000174431773056479, -0.000124201125378445, -1.79486887735665e-05, 0.00010103722179719, 0.000181904569596286, 0.000188074809467365, 0.000113805652235085, -1.20357606499621e-05, -0.000137179904749097, -0.000207811873356711, -0.000191883806821182, -9.37108623092308e-05, 4.68304336257934e-05, 0.000170616818224624, 0.000224396319779936, 0.000183941865166257, 6.5066603963082e-05, -8.25640113812976e-05, -0.000196423040938266, -0.000227960626244146, -0.000163627014209125, -3.08321870023259e-05, 0.000113860559789907, 0.00020919788245645, 0.000215643740713398, 0.000132149659344602, -4.00569350992728e-06, -0.000134060755579401, -0.000203646749037293, -0.000186113934133168, -9.30445686416185e-05, 3.23751170320271e-05, 0.000135640042084555, 0.000175297691695974, 0.000140258924736, 5.25062620389371e-05, -4.53183161161361e-05, -0.000110884583480328, -0.000121373657377997, -8.18713624924148e-05, -1.95736523876514e-05, 3.24057211050479e-05, 5.27316977072277e-05, 4.16848888442146e-05, 1.81801864380331e-05, 6.03646526819695e-06, 1.75574189704647e-05, 4.42034200268701e-05, 6.04750848028449e-05, 3.97929127657651e-05, -2.60735543685567e-05, -0.000115592774944047, -0.000182522033611062, -0.000177557061652778, -7.71629587231682e-05, 9.55561636103023e-05, 0.000271361880551889, 0.00036086942035551, 0.000297110527185812, 7.5352098169549e-05, -0.000231131163871561, -0.000491909604051523, -0.000572908020515316, -0.000401467508367123, -1.26595152698818e-05, 0.000448980395052355, 0.000780270834037186, 0.000806367828396047, 0.000467648394882673, -0.000134934764328817, -0.000763468530692949, -0.00113416165143592, -0.00104235658538289, -0.000467599297917905, 0.000392698674747845, 0.00118568999994667, 0.00154475529047518, 0.00125486771330235, 0.000368611299336096, -0.000786031972726964, -0.00172216130909881, -0.00199575343641207, -0.00141062120490943, -0.000133985952121768, 0.00133925882966882, 0.00237354878402906, 0.00246250539794784, 0.00146882480074914, -0.000276590728203231, -0.00207489137836347, -0.00313389424749624, -0.00291144374466113, -0.00138091362961661, 0.000907037497566877, 0.0030134105426473, 0.00399018973546451, 0.00329938518868844, 0.0010895331624045, -0.00180608773168186, -0.00417428222223922, -0.00492261631339464, -0.00357246378394981, -0.000526055327471583, 0.00303059434909618, 0.00557876453380907, 0.00590519496084738, 0.00366335295494943, -0.000395703545708828, -0.00465368957611893, -0.00725678643579503, -0.00690768610013726, -0.00348556098111635, 0.00179268439148692, 0.00678171954062946, 0.00926068988177556, 0.00789822237712994, 0.00291945366198103, -0.00384275591348061, -0.00959225284439105, -0.0116957004806001, -0.0088483678224633, -0.00177898229226163, 0.00685611588894711, 0.0134247798775502, 0.0147931893592802, 0.00974363250037523, -0.000276787018280957, -0.0114679113014765, -0.0190328786352404, -0.0191226669473897, -0.0106180904715396, 0.00401523453766008, 0.0192656040036202, 0.0284577603309319, 0.0263826565253209, 0.0117161940317024, -0.0117496902993161, -0.0356805009025427, -0.0495665446236967, -0.0441990145944859, -0.0151008225961215, 0.0353161405388427, 0.0977255397530671, 0.158150406979766, 0.20188340282335, 0.217833332643938, 0.20188340282335, 0.158150406979766, 0.097725539753067, 0.0353161405388427, -0.0151008225961215, -0.0441990145944859, -0.0495665446236967, -0.0356805009025427, -0.011749690299316, 0.0117161940317024, 0.0263826565253209, 0.0284577603309319, 0.0192656040036201, 0.00401523453766004, -0.0106180904715397, -0.0191226669473897, -0.0190328786352404, -0.0114679113014765, -0.000276787018280932, 0.00974363250037523, 0.0147931893592802, 0.0134247798775502, 0.00685611588894709, -0.00177898229226163, -0.00884836782246332, -0.0116957004806002, -0.00959225284439105, -0.00384275591348061, 0.00291945366198101, 0.00789822237712992, 0.00926068988177554, 0.00678171954062946, 0.00179268439148692, -0.00348556098111635, -0.00690768610013726, -0.00725678643579503, -0.00465368957611894, -0.000395703545708828, 0.00366335295494943, 0.00590519496084739, 0.00557876453380907, 0.00303059434909618, -0.000526055327471589, -0.00357246378394982, -0.00492261631339464, -0.00417428222223922, -0.00180608773168185, 0.0010895331624045, 0.00329938518868843, 0.0039901897354645, 0.00301341054264729, 0.000907037497566872, -0.00138091362961662, -0.00291144374466113, -0.00313389424749623, -0.00207489137836346, -0.000276590728203224, 0.00146882480074914, 0.00246250539794784, 0.00237354878402906, 0.00133925882966881, -0.000133985952121792, -0.00141062120490946, -0.00199575343641207, -0.0017221613090988, -0.000786031972726946, 0.000368611299336101, 0.00125486771330235, 0.00154475529047518, 0.00118568999994666, 0.000392698674747834, -0.000467599297917908, -0.0010423565853829, -0.00113416165143593, -0.000763468530692945, -0.000134934764328816, 0.000467648394882675, 0.000806367828396051, 0.000780270834037193, 0.000448980395052353, -1.26595152698854e-05, -0.000401467508367122, -0.000572908020515318, -0.000491909604051524, -0.000231131163871563, 7.53520981695497e-05, 0.00029711052718581, 0.000360869420355511, 0.000271361880551891, 9.55561636103017e-05, -7.71629587231696e-05, -0.00017755706165278, -0.000182522033611065, -0.000115592774944054, -2.60735543685638e-05, 3.97929127657652e-05, 6.04750848028439e-05, 4.42034200268688e-05, 1.75574189704635e-05, 6.03646526819652e-06, 1.81801864380335e-05, 4.16848888442143e-05, 5.27316977072246e-05, 3.24057211050485e-05, -1.95736523876495e-05, -8.18713624924154e-05, -0.000121373657377999, -0.000110884583480329, -4.53183161161364e-05, 5.25062620389372e-05, 0.000140258924736002, 0.000175297691695973, 0.000135640042084554, 3.23751170320268e-05, -9.30445686416193e-05, -0.000186113934133168, -0.000203646749037296, -0.000134060755579402, -4.00569350992673e-06, 0.000132149659344603, 0.000215643740713396, 0.000209197882456449, 0.000113860559789908, -3.08321870023252e-05, -0.000163627014209123, -0.000227960626244146, -0.000196423040938266, -8.25640113812976e-05, 6.50666039630807e-05, 0.000183941865166258, 0.000224396319779937, 0.000170616818224625, 4.68304336257936e-05, -9.37108623092313e-05, -0.000191883806821182, -0.000207811873356711, -0.000137179904749097, -1.20357606499629e-05, 0.000113805652235084, 0.000188074809467365, 0.000181904569596287, 0.000101037221797191, -1.79486887735658e-05, -0.000124201125378445, -0.00017443177305648, -0.000150606651964192, -6.6244819170181e-05, 4.07744375802407e-05, 0.000125207958805894, 0.000153620843573787, 0.000117592356763252, 3.57631804616765e-05, -5.54921198930922e-05, -0.000118199748345194, -0.000128581203510614, -8.59440616828297e-05, -1.14123047026153e-05, 6.22972746938014e-05, 0.00010518384871753, 0.000102117416624335, 5.79434420478113e-05, -6.05857382120773e-06, -6.22307104632024e-05, -8.84206351250094e-05, -7.66148050532807e-05, -3.50076609363319e-05, 1.67950977693818e-05, 5.68529192981082e-05, 7.01010634537564e-05, 5.38638478276681e-05, 1.77308932330788e-05, -2.16102152113799e-05, -4.79437855967493e-05, -5.2114017703001e-05, -3.49979429773781e-05, -6.01330346231104e-06, 2.17303213801889e-05, 3.72429045850556e-05, 3.58961410171426e-05, 2.051251007894e-05, -7.70465709757294e-07, -1.85637345526006e-05, -2.62652797088813e-05, -2.23777473558982e-05, -1.03606681562474e-05, 3.57530654306835e-06, 1.34968780490996e-05, 1.61810297617249e-05, 1.19949389537726e-05, 4.08422845781148e-06, -3.5023399645487e-06, -7.74529500572883e-06, -7.76709604819209e-06, -4.75909197063805e-06, -9.6364028189039e-07, 1.64037212878154e-06, 2.25840704432009e-06, 1.41453986137531e-06, 3.57148070001717e-07, 1.59875053190766e-07, 1.0499295283051e-06, 2.31799709692973e-06, 2.81677442273977e-06, 1.73028566621252e-06, -8.39864721468793e-07, -3.8124058107941e-06, -5.6380081221292e-06, -5.12136280251801e-06, -2.11894416756069e-06, 2.26691564314977e-06, 6.12536518907788e-06, 7.61409626758756e-06, 5.85742267545009e-06, 1.42456640534266e-06, -3.85886187386179e-06, -7.69748131111499e-06, -8.35634959008203e-06, -5.46051212774036e-06, -1.92043494947688e-07, 5.2117466673663e-06, 8.43586737333235e-06, 8.10231950018204e-06, 4.36898470383825e-06, -1.14965796514755e-06, -6.09691073386068e-06, -8.39965389916329e-06, -7.15119758906223e-06, -2.97037735188261e-06, 2.30465585757364e-06, 6.43549330481226e-06, 7.74547278671571e-06, 5.80641109254355e-06, 1.56708266235883e-06, -3.10745068167723e-06, -6.2624353744734e-06, -6.67684836752699e-06, -4.33461858701785e-06, -3.63307480336517e-07, 3.50354651853978e-06, 5.68533087387408e-06, 5.40125999168588e-06, 2.94059185895552e-06, -5.31944413531143e-07, -3.52155836234516e-06, -4.84601452030377e-06, -4.09953629068663e-06, -1.75805208703448e-06, 1.08960051755354e-06, 3.24186491572041e-06, 3.88832029185049e-06, 2.90734466743534e-06, 8.52298509434646e-07, -1.33949566052929e-06, -2.76817986704968e-06, -2.9359176568955e-06, -1.90919896568417e-06, -2.32227218575024e-07, 1.34689306446352e-06, 2.20400406617219e-06, 2.07938211588555e-06, 1.14127086030208e-06, -1.33545152873245e-07, -1.19141306314452e-06, -1.63666990507277e-06, -1.37237946361826e-06, -6.00675878865019e-07, 2.9942432242048e-07, 9.50250759045447e-07, 1.12867802474339e-06, 8.34496659166693e-07, 2.57641995012922e-07, -3.27643878936806e-07, -6.87223091951358e-07, -7.15788248403006e-07, -4.58668391223593e-07, -6.82341596282347e-08, 2.76439657158369e-07, 4.47181088071172e-07, 4.09742752612471e-07, 2.20292463419436e-07, -1.4873582867666e-08, -1.92775876440262e-07, -2.55387795679078e-07, -2.04129029961816e-07, -8.64084989594393e-08, 3.43850583481619e-08, 1.09112368882078e-07, 1.20195008549595e-07, 8.12653623833969e-08, 2.32599061757362e-08, -2.37277827951559e-08, -4.36202550288713e-08, -3.76734108484049e-08, -1.87639805473781e-08, -1.59155136283414e-09, 5.38836449837766e-09, 2.64167009138994e-09, -3.27878675245408e-09, -5.31627935428461e-09, -5.83480293866907e-10, 8.33928197892764e-09, 1.5651131577731e-08, 1.629010898395e-08, 9.08005849461436e-09, -2.6662412261424e-09, -1.31785984388815e-08, -1.7502167840646e-08, -1.40766508621209e-08}
  COEFFICIENT_WIDTH 32
  QUANTIZATION Quantize_Only
  BESTPRECISION true
  FILTER_TYPE Decimation
  DECIMATION_RATE 2
  NUMBER_PATHS 2
  RATESPECIFICATION Input_Sample_Period
  SAMPLEPERIOD 2500
  OUTPUT_ROUNDING_MODE Truncate_LSBs
  OUTPUT_WIDTH 32
  COEFFICIENT_RELOAD true
  NUM_RELOAD_SLOTS 1
  GEN_MIF_FROM_SPEC true
  GEN_MIF_FILES true
} {
  S_AXIS_DATA comb_0/M_AXIS
  S_AXIS_RELOAD reader_0/M_AXIS
  S_AXIS_CONFIG reader_0/M_AXIS_CONFIG
  aclk ps_0/FCLK_CLK0
}

# Create blk_mem_gen
cell xilinx.com:ip:blk_mem_gen:8.2 bram_1 {
  MEMORY_TYPE True_Dual_Port_RAM
  USE_BRAM_BLOCK Stand_Alone
  USE_BYTE_WRITE_ENABLE true
  BYTE_SIZE 8
  WRITE_WIDTH_A 64
  WRITE_DEPTH_A 512
  WRITE_WIDTH_B 32
  WRITE_DEPTH_B 1024
  ENABLE_A Always_Enabled
  ENABLE_B Always_Enabled
  REGISTER_PORTB_OUTPUT_OF_MEMORY_PRIMITIVES false
}

# Create axis_bram_writer
cell pavel-demin:user:axis_bram_writer:1.0 writer_1 {
  AXIS_TDATA_WIDTH 64
  BRAM_DATA_WIDTH 64
  BRAM_ADDR_WIDTH 9
} {
  S_AXIS fir_0/M_AXIS_DATA
  BRAM_PORTA bram_1/BRAM_PORTA
  aclk ps_0/FCLK_CLK0
  aresetn slice_2/Dout
}

# Create axi_bram_reader
cell pavel-demin:user:axi_bram_reader:1.0 reader_1 {
  AXI_DATA_WIDTH 32
  AXI_ADDR_WIDTH 32
  BRAM_DATA_WIDTH 32
  BRAM_ADDR_WIDTH 10
} {
  BRAM_PORTA bram_1/BRAM_PORTB
}

# Create all required interconnections
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {
  Master /ps_0/M_AXI_GP0
  Clk Auto
} [get_bd_intf_pins reader_1/S_AXI]

set_property RANGE 4K [get_bd_addr_segs ps_0/Data/SEG_reader_1_reg0]
set_property OFFSET 0x40003000 [get_bd_addr_segs ps_0/Data/SEG_reader_1_reg0]

###############
# Panadapter  #
###############


# Create axis_phase_generator
cell pavel-demin:user:axis_phase_generator:1.0 phase_1 {
  AXIS_TDATA_WIDTH 32
  PHASE_WIDTH 30
} {
  cfg_data slice_17/Dout
  aclk ps_0/FCLK_CLK0
  aresetn slice_3/Dout
}

# Create cordic
cell xilinx.com:ip:cordic:6.0 cordic_1 {
  INPUT_WIDTH.VALUE_SRC USER
  PIPELINING_MODE Optimal
  PHASE_FORMAT Scaled_Radians
  INPUT_WIDTH 32
  OUTPUT_WIDTH 32
  ROUND_MODE Round_Pos_Neg_Inf
  COMPENSATION_SCALING Embedded_Multiplier
} {
  S_AXIS_CARTESIAN bcast_0/M01_AXIS
  S_AXIS_PHASE phase_1/M_AXIS
  aclk ps_0/FCLK_CLK0
}

# Create axis_broadcaster
cell xilinx.com:ip:axis_broadcaster:1.1 bcast_2 {
  S_TDATA_NUM_BYTES.VALUE_SRC USER
  M_TDATA_NUM_BYTES.VALUE_SRC USER
  S_TDATA_NUM_BYTES 8
  M_TDATA_NUM_BYTES 4
  M00_TDATA_REMAP {tdata[63:32]}
  M01_TDATA_REMAP {tdata[31:0]}
} {
  S_AXIS cordic_1/M_AXIS_DOUT
  aclk ps_0/FCLK_CLK0
  aresetn rst_0/peripheral_aresetn
}

# Create axis_constant
cell pavel-demin:user:axis_constant:1.0 rate_2 {
  AXIS_TDATA_WIDTH 16
} {
  cfg_data slice_14/Dout
  aclk ps_0/FCLK_CLK0
}

# Create axis_packetizer
cell pavel-demin:user:axis_packetizer:1.0 pktzr_3 {
  AXIS_TDATA_WIDTH 16
  CNTR_WIDTH 1
  CONTINUOUS FALSE
} {
  S_AXIS rate_2/M_AXIS
  cfg_data const_1/dout
  aclk ps_0/FCLK_CLK0
  aresetn slice_6/Dout
}

# Create axis_constant
cell pavel-demin:user:axis_constant:1.0 rate_3 {
  AXIS_TDATA_WIDTH 16
} {
  cfg_data slice_14/Dout
  aclk ps_0/FCLK_CLK0
}

# Create axis_packetizer
cell pavel-demin:user:axis_packetizer:1.0 pktzr_4 {
  AXIS_TDATA_WIDTH 16
  CNTR_WIDTH 1
  CONTINUOUS FALSE
} {
  S_AXIS rate_3/M_AXIS
  cfg_data const_1/dout
  aclk ps_0/FCLK_CLK0
  aresetn slice_6/Dout
}

# Create cic_compiler
cell xilinx.com:ip:cic_compiler:4.0 cic_2 {
  INPUT_DATA_WIDTH.VALUE_SRC USER
  FILTER_TYPE Decimation
  NUMBER_OF_STAGES 6
  SAMPLE_RATE_CHANGES Programmable
  MINIMUM_RATE 125
  MAXIMUM_RATE 12500
  FIXED_OR_INITIAL_RATE 125
  INPUT_SAMPLE_FREQUENCY 125
  CLOCK_FREQUENCY 125
  INPUT_DATA_WIDTH 32
  QUANTIZATION Truncation
  OUTPUT_DATA_WIDTH 32
  USE_XTREME_DSP_SLICE false
  HAS_ARESETN true
} {
  S_AXIS_DATA bcast_2/M00_AXIS
  S_AXIS_CONFIG pktzr_3/M_AXIS
  aclk ps_0/FCLK_CLK0
  aresetn slice_6/Dout
}

# Create cic_compiler
cell xilinx.com:ip:cic_compiler:4.0 cic_3 {
  INPUT_DATA_WIDTH.VALUE_SRC USER
  FILTER_TYPE Decimation
  NUMBER_OF_STAGES 6
  SAMPLE_RATE_CHANGES Programmable
  MINIMUM_RATE 125
  MAXIMUM_RATE 12500
  FIXED_OR_INITIAL_RATE 125
  INPUT_SAMPLE_FREQUENCY 125
  CLOCK_FREQUENCY 125
  INPUT_DATA_WIDTH 32
  QUANTIZATION Truncation
  OUTPUT_DATA_WIDTH 32
  USE_XTREME_DSP_SLICE false
  HAS_ARESETN true
} {
  S_AXIS_DATA bcast_2/M01_AXIS
  S_AXIS_CONFIG pktzr_4/M_AXIS
  aclk ps_0/FCLK_CLK0
  aresetn slice_6/Dout
}

# Create axis_combiner
cell  xilinx.com:ip:axis_combiner:1.1 comb_1 {
  TDATA_NUM_BYTES.VALUE_SRC USER
  TDATA_NUM_BYTES 4
} {
  S00_AXIS cic_2/M_AXIS_DATA
  S01_AXIS cic_3/M_AXIS_DATA
  aclk ps_0/FCLK_CLK0
  aresetn rst_0/peripheral_aresetn
}

# Create fir_compiler
cell xilinx.com:ip:fir_compiler:7.2 fir_1 {
  DATA_WIDTH.VALUE_SRC USER
  DATA_WIDTH 32
  COEFFICIENTVECTOR {-1.64776395523261e-08, -4.73223982493382e-08, -7.93114097748734e-10, 3.09341607494277e-08, 1.86268604565617e-08, 3.27485571200346e-08, -6.29908653657968e-09, -1.52279861575043e-07, -8.30460847858456e-08, 3.14535491822606e-07, 3.05626738325402e-07, -4.74172694219994e-07, -7.13495049416347e-07, 5.47323968241002e-07, 1.33462183148789e-06, -4.14140755019506e-07, -2.15051006195781e-06, -6.77410015715413e-08, 3.07546485446303e-06, 1.03702255417565e-06, -3.94436393706816e-06, -2.59191311589838e-06, 4.51537519422448e-06, 4.74782575774399e-06, -4.49284245797096e-06, -7.39824596121288e-06, 3.57216304293944e-06, 1.0289531398643e-05, -1.50382000963687e-06, -1.30208669437029e-05, -1.8320780740752e-06, 1.50781578706169e-05, 6.35464869916574e-06, -1.5905693254477e-05, -1.17324822432291e-05, 1.50110146034995e-05, 1.73719815499574e-05, -1.20943524633858e-05, -2.24668827259553e-05, 7.16974344173206e-06, 2.61032685003911e-05, -6.63576078703743e-07, -2.74292794572945e-05, -6.55062322922545e-06, 2.5864354889803e-05, 1.32043152416442e-05, -2.13170377303369e-05, -1.7790015052466e-05, 1.4366401658372e-05, 1.88196488042346e-05, -6.35769575620025e-06, -1.51624671610732e-05, -6.3454751890034e-07, 6.41574547942767e-06, 4.00779001049893e-06, 6.75760336386084e-06, -1.00538045567379e-06, -2.24030234065108e-05, -1.07626302618669e-05, 3.72333834565482e-05, 3.27008161208513e-05, -4.68605170112616e-05, -6.46526581514427e-05, 4.62599879903061e-05, 0.000104401861517261, -3.05403948192664e-05, -0.00014745720335074, -4.12013707266912e-06, 0.000187185910308468, 5.9472285269084e-05, -0.000215374917579779, -0.000134302073078784, 0.000223224152976694, 0.00022383529853513, -0.000202700646279518, -0.000319623716269056, 0.000148096208070561, 0.00041005036860653, -5.75597854424301e-05, -0.000481514995957391, -6.56763133492148e-05, 0.000520250999114949, 0.000212664164338231, -0.000514618719419215, -0.000369005842837135, 0.000457467389871147, 0.000515973656086604, -0.000348477939755869, -0.000632881279945779, 0.000195649794954827, 0.000700188749146281, -1.57992717633881e-05, -0.000703205392036612, -0.000166376697710665, 0.000635843920605569, 0.00032083226194399, -0.000503811084211153, -0.000416255319934634, 0.000326569991673316, 0.000425391875921946, -0.00013746695448704, -0.000331045335837557, -1.84322419198225e-05, 0.000131952870425038, 8.8991373620273e-05, 0.000152406451111629, -2.20059552576483e-05, -0.000479109327658611, -0.000226158943701414, 0.000781596108897923, 0.000680336287236396, -0.000973841573779158, -0.00133743086810108, 0.000957505429554979, 0.00215823795933061, -0.000633058497914659, -0.00306239583565753, -8.62773868301778e-05, 0.00392749237767837, 0.00125890086582158, -0.0045932013828814, -0.002899064621986, 0.00487080892138405, 0.00496271652177841, -0.00455788126865406, -0.00733667233358662, 0.00345716360480598, 0.00983253607996904, -0.00139819324342049, -0.0121861637129463, -0.00174034328863689, 0.014062282608939, 0.00600853672502155, -0.0150655751552465, -0.01137014160612, 0.0147483575782911, 0.0176872274320504, -0.0126185258485222, -0.0247131655485743, 0.00813090350262748, 0.0320864711007864, -0.000645151353472906, -0.0393170493516836, -0.0106924075067383, 0.0457366439777749, 0.0272501703222767, -0.0503214712404459, -0.0517158392679872, 0.0510195785361982, 0.0905708960358907, -0.0416085827802432, -0.163747940036716, -0.0107991247506511, 0.356391980570419, 0.554821620626239, 0.356391980570419, -0.0107991247506511, -0.163747940036716, -0.0416085827802432, 0.0905708960358907, 0.0510195785361982, -0.0517158392679871, -0.0503214712404459, 0.0272501703222767, 0.0457366439777748, -0.0106924075067384, -0.0393170493516836, -0.000645151353472902, 0.0320864711007864, 0.00813090350262744, -0.0247131655485743, -0.0126185258485222, 0.0176872274320504, 0.014748357578291, -0.01137014160612, -0.0150655751552464, 0.00600853672502154, 0.014062282608939, -0.00174034328863689, -0.0121861637129463, -0.0013981932434205, 0.00983253607996903, 0.00345716360480599, -0.00733667233358662, -0.00455788126865407, 0.00496271652177837, 0.00487080892138405, -0.00289906462198599, -0.0045932013828814, 0.00125890086582158, 0.00392749237767837, -8.62773868301858e-05, -0.00306239583565753, -0.000633058497914665, 0.00215823795933062, 0.000957505429554986, -0.00133743086810109, -0.00097384157377915, 0.000680336287236399, 0.000781596108897926, -0.000226158943701417, -0.000479109327658599, -2.20059552576474e-05, 0.000152406451111619, 8.89913736202697e-05, 0.000131952870425043, -1.84322419198184e-05, -0.000331045335837562, -0.000137466954487046, 0.000425391875921945, 0.000326569991673318, -0.000416255319934626, -0.000503811084211157, 0.000320832261943976, 0.000635843920605571, -0.000166376697710658, -0.000703205392036611, -1.57992717634175e-05, 0.000700188749146282, 0.000195649794954849, -0.00063288127994578, -0.000348477939755879, 0.000515973656086602, 0.000457467389871152, -0.000369005842837133, -0.00051461871941922, 0.00021266416433823, 0.00052025099911495, -6.5676313349214e-05, -0.000481514995957386, -5.75597854424309e-05, 0.00041005036860653, 0.000148096208070561, -0.000319623716269053, -0.000202700646279518, 0.00022383529853513, 0.000223224152976694, -0.000134302073078785, -0.000215374917579779, 5.94722852690836e-05, 0.000187185910308467, -4.1201370726696e-06, -0.000147457203350739, -3.05403948192655e-05, 0.00010440186151726, 4.62599879903048e-05, -6.46526581514424e-05, -4.68605170112612e-05, 3.27008161208512e-05, 3.72333834565472e-05, -1.07626302618669e-05, -2.24030234065122e-05, -1.00538045567376e-06, 6.75760336386114e-06, 4.00779001049914e-06, 6.41574547942654e-06, -6.34547518900236e-07, -1.51624671610739e-05, -6.35769575620011e-06, 1.88196488042347e-05, 1.43664016583718e-05, -1.77900150524658e-05, -2.13170377303367e-05, 1.32043152416438e-05, 2.58643548898028e-05, -6.55062322922483e-06, -2.74292794572945e-05, -6.63576078704085e-07, 2.61032685003909e-05, 7.16974344173231e-06, -2.24668827259554e-05, -1.20943524633859e-05, 1.73719815499574e-05, 1.50110146034996e-05, -1.1732482243229e-05, -1.59056932544774e-05, 6.35464869916573e-06, 1.5078157870617e-05, -1.83207807407521e-06, -1.30208669437035e-05, -1.50382000963686e-06, 1.02895313986436e-05, 3.57216304293944e-06, -7.39824596121333e-06, -4.49284245797099e-06, 4.74782575774417e-06, 4.51537519422448e-06, -2.59191311589829e-06, -3.94436393706815e-06, 1.03702255417562e-06, 3.07546485446302e-06, -6.77410015715271e-08, -2.15051006195779e-06, -4.14140755019505e-07, 1.33462183148789e-06, 5.47323968241007e-07, -7.13495049416342e-07, -4.7417269421995e-07, 3.05626738325399e-07, 3.1453549182257e-07, -8.30460847858442e-08, -1.52279861575044e-07, -6.29908653657931e-09, 3.27485571200189e-08, 1.86268604565597e-08, 3.09341607494308e-08, -7.93114097748315e-10, -4.73223982493358e-08, -1.64776395523266e-08}
  COEFFICIENT_WIDTH 32
  QUANTIZATION Quantize_Only
  BESTPRECISION true
  FILTER_TYPE Decimation
  DECIMATION_RATE 2
  NUMBER_PATHS 2
  RATESPECIFICATION Input_Sample_Period
  SAMPLEPERIOD 125
  OUTPUT_ROUNDING_MODE Truncate_LSBs
  OUTPUT_WIDTH 32
} {
  S_AXIS_DATA comb_1/M_AXIS
  aclk ps_0/FCLK_CLK0
}

# Create axis_constant
cell pavel-demin:user:axis_constant:1.0 cfg_2 {
  AXIS_TDATA_WIDTH 32
} {
  cfg_data slice_18/Dout
  aclk ps_0/FCLK_CLK0
}

# Create axis_packetizer
cell pavel-demin:user:axis_packetizer:1.0 pktzr_5 {
  AXIS_TDATA_WIDTH 32
  CNTR_WIDTH 1
  CONTINUOUS FALSE
} {
  S_AXIS cfg_2/M_AXIS
  cfg_data const_1/dout
  aclk ps_0/FCLK_CLK0
  aresetn slice_7/Dout
}

# Create xlconstant
cell xilinx.com:ip:xlconstant:1.1 const_3 {
CONST_WIDTH 12
CONST_VAL 4095
}

# Create axis_packetizer
cell pavel-demin:user:axis_packetizer:1.0 pktzr_6 {
  AXIS_TDATA_WIDTH 32
  CNTR_WIDTH 12
  CONTINUOUS FALSE
} {
  S_AXIS fir_1/M_AXIS_DATA
  cfg_data const_3/dout
  aclk ps_0/FCLK_CLK0
  aresetn slice_8/Dout
}

# Create xfft
cell xilinx.com:ip:xfft:9.0 fft_0 {
  INPUT_WIDTH.VALUE_SRC USER
  TRANSFORM_LENGTH 4096
  TARGET_CLOCK_FREQUENCY 125
  TARGET_DATA_THROUGHPUT 1
  IMPLEMENTATION_OPTIONS radix_2_lite_burst_io
  RUN_TIME_CONFIGURABLE_TRANSFORM_LENGTH false
  INPUT_WIDTH 32
  PHASE_FACTOR_WIDTH 32
  SCALING_OPTIONS scaled
  ROUNDING_MODES convergent_rounding
  OUTPUT_ORDERING natural_order
  ARESETN true
} {
  S_AXIS_DATA pktzr_6/M_AXIS
  S_AXIS_CONFIG pktzr_5/M_AXIS
  aclk ps_0/FCLK_CLK0
  aresetn slice_7/Dout
}

# Create blk_mem_gen
cell xilinx.com:ip:blk_mem_gen:8.2 bram_2 {
  MEMORY_TYPE True_Dual_Port_RAM
  USE_BRAM_BLOCK Stand_Alone
  USE_BYTE_WRITE_ENABLE true
  BYTE_SIZE 8
  WRITE_WIDTH_A 64
  WRITE_DEPTH_A 4096
  WRITE_WIDTH_B 32
  WRITE_DEPTH_B 8192
  ENABLE_A Always_Enabled
  ENABLE_B Always_Enabled
  REGISTER_PORTB_OUTPUT_OF_MEMORY_PRIMITIVES false
}

# Create axis_bram_writer
cell pavel-demin:user:axis_bram_writer:1.0 writer_2 {
  AXIS_TDATA_WIDTH 64
  BRAM_DATA_WIDTH 64
  BRAM_ADDR_WIDTH 12
} {
  S_AXIS fft_0/M_AXIS_DATA
  BRAM_PORTA bram_2/BRAM_PORTA
  aclk ps_0/FCLK_CLK0
  aresetn slice_3/Dout
}

# Create axi_bram_reader
cell pavel-demin:user:axi_bram_reader:1.0 reader_2 {
  AXI_DATA_WIDTH 32
  AXI_ADDR_WIDTH 32
  BRAM_DATA_WIDTH 32
  BRAM_ADDR_WIDTH 13
} {
  BRAM_PORTA bram_2/BRAM_PORTB
}

# Create all required interconnections
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {
  Master /ps_0/M_AXI_GP0
  Clk Auto
} [get_bd_intf_pins reader_2/S_AXI]

set_property RANGE 32K [get_bd_addr_segs ps_0/Data/SEG_reader_2_reg0]
set_property OFFSET 0x40010000 [get_bd_addr_segs ps_0/Data/SEG_reader_2_reg0]

###############
# Transmitter #
###############

# Create blk_mem_gen
cell xilinx.com:ip:blk_mem_gen:8.2 bram_3 {
  MEMORY_TYPE True_Dual_Port_RAM
  USE_BRAM_BLOCK Stand_Alone
  WRITE_WIDTH_A 64
  WRITE_DEPTH_A 512
  WRITE_WIDTH_B 32
  WRITE_DEPTH_B 1024
  ENABLE_A Always_Enabled
  ENABLE_B Always_Enabled
  REGISTER_PORTB_OUTPUT_OF_MEMORY_PRIMITIVES false
}

# Create axi_bram_writer
cell pavel-demin:user:axi_bram_writer:1.0 writer_3 {
  AXI_DATA_WIDTH 32
  AXI_ADDR_WIDTH 32
  BRAM_DATA_WIDTH 32
  BRAM_ADDR_WIDTH 10
} {
  BRAM_PORTA bram_3/BRAM_PORTB
}

# Create all required interconnections
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {
  Master /ps_0/M_AXI_GP0
  Clk Auto
} [get_bd_intf_pins writer_3/S_AXI]

set_property RANGE 4K [get_bd_addr_segs ps_0/Data/SEG_writer_3_reg0]
set_property OFFSET 0x40004000 [get_bd_addr_segs ps_0/Data/SEG_writer_3_reg0]

# Create xlconstant
cell xilinx.com:ip:xlconstant:1.1 const_4 {
CONST_WIDTH 9
CONST_VAL 511
}

# Create axis_bram_reader
cell pavel-demin:user:axis_bram_reader:1.0 reader_3 {
  AXIS_TDATA_WIDTH 64
  BRAM_DATA_WIDTH 64
  BRAM_ADDR_WIDTH 9
  CONTINUOUS TRUE
} {
  BRAM_PORTA bram_3/BRAM_PORTA
  cfg_data const_4/dout
  aclk ps_0/FCLK_CLK0
  aresetn slice_9/Dout
}

# Create xlconcat
cell xilinx.com:ip:xlconcat:2.1 concat_0 {
  NUM_PORTS 3
  IN0_WIDTH 16
  IN1_WIDTH 16
  IN2_WIDTH 16
} {
  In0 writer_0/sts_data
  In1 writer_1/sts_data
  In2 reader_2/sts_data
}

# Create axi_sts_register
cell pavel-demin:user:axi_sts_register:1.0 sts_0 {
  STS_DATA_WIDTH 64
  AXI_ADDR_WIDTH 32
  AXI_DATA_WIDTH 32
} {
  sts_data concat_0/dout
}

# Create all required interconnections
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {
  Master /ps_0/M_AXI_GP0
  Clk Auto
} [get_bd_intf_pins sts_0/S_AXI]

set_property RANGE 4K [get_bd_addr_segs ps_0/Data/SEG_sts_0_reg0]
set_property OFFSET 0x40001000 [get_bd_addr_segs ps_0/Data/SEG_sts_0_reg0]

# Create blk_mem_gen
cell xilinx.com:ip:blk_mem_gen:8.2 bram_4 {
  MEMORY_TYPE True_Dual_Port_RAM
  USE_BRAM_BLOCK Stand_Alone
  WRITE_WIDTH_A 32
  WRITE_DEPTH_A 512
  WRITE_WIDTH_B 32
  WRITE_DEPTH_B 512
  ENABLE_A Always_Enabled
  ENABLE_B Always_Enabled
  REGISTER_PORTB_OUTPUT_OF_MEMORY_PRIMITIVES false
}

# Create axi_bram_writer
cell pavel-demin:user:axi_bram_writer:1.0 writer_4 {
  AXI_DATA_WIDTH 32
  AXI_ADDR_WIDTH 32
  BRAM_DATA_WIDTH 32
  BRAM_ADDR_WIDTH 9
} {
  BRAM_PORTA bram_4/BRAM_PORTB
}

# Create all required interconnections
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {
  Master /ps_0/M_AXI_GP0
  Clk Auto
} [get_bd_intf_pins writer_4/S_AXI]

set_property RANGE 4K [get_bd_addr_segs ps_0/Data/SEG_writer_4_reg0]
set_property OFFSET 0x40005000 [get_bd_addr_segs ps_0/Data/SEG_writer_4_reg0]

# Create axis_bram_reader
cell pavel-demin:user:axis_bram_reader:1.0 reader_4 {
  AXIS_TDATA_WIDTH 32
  BRAM_DATA_WIDTH 32
  BRAM_ADDR_WIDTH 9
  CONTINUOUS FALSE
} {
  BRAM_PORTA bram_4/BRAM_PORTA
  cfg_data const_2/dout
  aclk ps_0/FCLK_CLK0
  aresetn slice_10/Dout
}

# Create fir_compiler
cell xilinx.com:ip:fir_compiler:7.2 fir_2 {
  DATA_WIDTH.VALUE_SRC USER
  DATA_WIDTH 32
  COEFFICIENTVECTOR {-1.40766508621201e-08, -1.75021678406449e-08, -1.31785984388776e-08, -2.66624122613901e-09, 9.08005849461412e-09, 1.62901089839487e-08, 1.56511315777276e-08, 8.33928197892402e-09, -5.83480293867116e-10, -5.31627935428633e-09, -3.27878675245928e-09, 2.64167009139457e-09, 5.38836449837744e-09, -1.59155136283164e-09, -1.87639805473734e-08, -3.76734108483987e-08, -4.36202550288698e-08, -2.37277827951494e-08, 2.32599061757353e-08, 8.126536238339e-08, 1.20195008549596e-07, 1.09112368882088e-07, 3.43850583481699e-08, -8.64084989594505e-08, -2.0412902996182e-07, -2.55387795679078e-07, -1.92775876440263e-07, -1.48735828676805e-08, 2.20292463419441e-07, 4.09742752612459e-07, 4.47181088071185e-07, 2.7643965715839e-07, -6.82341596282362e-08, -4.58668391223559e-07, -7.1578824840299e-07, -6.87223091951349e-07, -3.27643878936807e-07, 2.57641995012886e-07, 8.34496659166643e-07, 1.12867802474339e-06, 9.50250759045428e-07, 2.99424322420429e-07, -6.00675878864983e-07, -1.37237946361822e-06, -1.63666990507276e-06, -1.1914130631445e-06, -1.33545152873247e-07, 1.14127086030207e-06, 2.07938211588559e-06, 2.20400406617215e-06, 1.34689306446355e-06, -2.32227218574973e-07, -1.90919896568417e-06, -2.93591765689544e-06, -2.76817986704964e-06, -1.33949566052934e-06, 8.52298509434621e-07, 2.90734466743542e-06, 3.88832029185049e-06, 3.24186491572044e-06, 1.08960051755347e-06, -1.75805208703447e-06, -4.09953629068659e-06, -4.8460145203037e-06, -3.52155836234511e-06, -5.3194441353109e-07, 2.94059185895563e-06, 5.40125999168598e-06, 5.68533087387402e-06, 3.50354651853951e-06, -3.63307480336733e-07, -4.33461858701794e-06, -6.67684836752697e-06, -6.26243537447342e-06, -3.10745068167722e-06, 1.567082662359e-06, 5.80641109254349e-06, 7.74547278671567e-06, 6.43549330481234e-06, 2.30465585757368e-06, -2.97037735188259e-06, -7.15119758906227e-06, -8.39965389916317e-06, -6.09691073386044e-06, -1.14965796514756e-06, 4.36898470383831e-06, 8.10231950018202e-06, 8.43586737333233e-06, 5.21174666736634e-06, -1.92043494947717e-07, -5.4605121277405e-06, -8.35634959008205e-06, -7.69748131111503e-06, -3.85886187386211e-06, 1.4245664053427e-06, 5.85742267545031e-06, 7.61409626758769e-06, 6.12536518907805e-06, 2.26691564315013e-06, -2.11894416756039e-06, -5.12136280251786e-06, -5.63800812213011e-06, -3.81240581079446e-06, -8.3986472146906e-07, 1.7302856662123e-06, 2.81677442273951e-06, 2.31799709693002e-06, 1.04992952830549e-06, 1.59875053190639e-07, 3.57148070002795e-07, 1.41453986137575e-06, 2.25840704432026e-06, 1.64037212878147e-06, -9.63640281891378e-07, -4.75909197063942e-06, -7.76709604819241e-06, -7.74529500572884e-06, -3.50233996454929e-06, 4.08422845781299e-06, 1.19949389537735e-05, 1.61810297617249e-05, 1.34968780490999e-05, 3.57530654306851e-06, -1.03606681562482e-05, -2.23777473558982e-05, -2.62652797088823e-05, -1.85637345526008e-05, -7.70465709757093e-07, 2.05125100789402e-05, 3.58961410171438e-05, 3.72429045850574e-05, 2.17303213801902e-05, -6.01330346231121e-06, -3.49979429773783e-05, -5.21140177030017e-05, -4.79437855967492e-05, -2.16102152113798e-05, 1.77308932330785e-05, 5.38638478276682e-05, 7.01010634537562e-05, 5.68529192981082e-05, 1.67950977693829e-05, -3.50076609363319e-05, -7.66148050532812e-05, -8.84206351250092e-05, -6.22307104632035e-05, -6.05857382120885e-06, 5.79434420478103e-05, 0.000102117416624335, 0.000105183848717532, 6.22972746938031e-05, -1.14123047026148e-05, -8.59440616828294e-05, -0.000128581203510613, -0.000118199748345194, -5.54921198930928e-05, 3.57631804616764e-05, 0.000117592356763252, 0.000153620843573786, 0.000125207958805894, 4.07744375802408e-05, -6.62448191701787e-05, -0.00015060665196419, -0.000174431773056479, -0.000124201125378445, -1.79486887735665e-05, 0.00010103722179719, 0.000181904569596286, 0.000188074809467365, 0.000113805652235085, -1.20357606499621e-05, -0.000137179904749097, -0.000207811873356711, -0.000191883806821182, -9.37108623092308e-05, 4.68304336257934e-05, 0.000170616818224624, 0.000224396319779936, 0.000183941865166257, 6.5066603963082e-05, -8.25640113812976e-05, -0.000196423040938266, -0.000227960626244146, -0.000163627014209125, -3.08321870023259e-05, 0.000113860559789907, 0.00020919788245645, 0.000215643740713398, 0.000132149659344602, -4.00569350992728e-06, -0.000134060755579401, -0.000203646749037293, -0.000186113934133168, -9.30445686416185e-05, 3.23751170320271e-05, 0.000135640042084555, 0.000175297691695974, 0.000140258924736, 5.25062620389371e-05, -4.53183161161361e-05, -0.000110884583480328, -0.000121373657377997, -8.18713624924148e-05, -1.95736523876514e-05, 3.24057211050479e-05, 5.27316977072277e-05, 4.16848888442146e-05, 1.81801864380331e-05, 6.03646526819695e-06, 1.75574189704647e-05, 4.42034200268701e-05, 6.04750848028449e-05, 3.97929127657651e-05, -2.60735543685567e-05, -0.000115592774944047, -0.000182522033611062, -0.000177557061652778, -7.71629587231682e-05, 9.55561636103023e-05, 0.000271361880551889, 0.00036086942035551, 0.000297110527185812, 7.5352098169549e-05, -0.000231131163871561, -0.000491909604051523, -0.000572908020515316, -0.000401467508367123, -1.26595152698818e-05, 0.000448980395052355, 0.000780270834037186, 0.000806367828396047, 0.000467648394882673, -0.000134934764328817, -0.000763468530692949, -0.00113416165143592, -0.00104235658538289, -0.000467599297917905, 0.000392698674747845, 0.00118568999994667, 0.00154475529047518, 0.00125486771330235, 0.000368611299336096, -0.000786031972726964, -0.00172216130909881, -0.00199575343641207, -0.00141062120490943, -0.000133985952121768, 0.00133925882966882, 0.00237354878402906, 0.00246250539794784, 0.00146882480074914, -0.000276590728203231, -0.00207489137836347, -0.00313389424749624, -0.00291144374466113, -0.00138091362961661, 0.000907037497566877, 0.0030134105426473, 0.00399018973546451, 0.00329938518868844, 0.0010895331624045, -0.00180608773168186, -0.00417428222223922, -0.00492261631339464, -0.00357246378394981, -0.000526055327471583, 0.00303059434909618, 0.00557876453380907, 0.00590519496084738, 0.00366335295494943, -0.000395703545708828, -0.00465368957611893, -0.00725678643579503, -0.00690768610013726, -0.00348556098111635, 0.00179268439148692, 0.00678171954062946, 0.00926068988177556, 0.00789822237712994, 0.00291945366198103, -0.00384275591348061, -0.00959225284439105, -0.0116957004806001, -0.0088483678224633, -0.00177898229226163, 0.00685611588894711, 0.0134247798775502, 0.0147931893592802, 0.00974363250037523, -0.000276787018280957, -0.0114679113014765, -0.0190328786352404, -0.0191226669473897, -0.0106180904715396, 0.00401523453766008, 0.0192656040036202, 0.0284577603309319, 0.0263826565253209, 0.0117161940317024, -0.0117496902993161, -0.0356805009025427, -0.0495665446236967, -0.0441990145944859, -0.0151008225961215, 0.0353161405388427, 0.0977255397530671, 0.158150406979766, 0.20188340282335, 0.217833332643938, 0.20188340282335, 0.158150406979766, 0.097725539753067, 0.0353161405388427, -0.0151008225961215, -0.0441990145944859, -0.0495665446236967, -0.0356805009025427, -0.011749690299316, 0.0117161940317024, 0.0263826565253209, 0.0284577603309319, 0.0192656040036201, 0.00401523453766004, -0.0106180904715397, -0.0191226669473897, -0.0190328786352404, -0.0114679113014765, -0.000276787018280932, 0.00974363250037523, 0.0147931893592802, 0.0134247798775502, 0.00685611588894709, -0.00177898229226163, -0.00884836782246332, -0.0116957004806002, -0.00959225284439105, -0.00384275591348061, 0.00291945366198101, 0.00789822237712992, 0.00926068988177554, 0.00678171954062946, 0.00179268439148692, -0.00348556098111635, -0.00690768610013726, -0.00725678643579503, -0.00465368957611894, -0.000395703545708828, 0.00366335295494943, 0.00590519496084739, 0.00557876453380907, 0.00303059434909618, -0.000526055327471589, -0.00357246378394982, -0.00492261631339464, -0.00417428222223922, -0.00180608773168185, 0.0010895331624045, 0.00329938518868843, 0.0039901897354645, 0.00301341054264729, 0.000907037497566872, -0.00138091362961662, -0.00291144374466113, -0.00313389424749623, -0.00207489137836346, -0.000276590728203224, 0.00146882480074914, 0.00246250539794784, 0.00237354878402906, 0.00133925882966881, -0.000133985952121792, -0.00141062120490946, -0.00199575343641207, -0.0017221613090988, -0.000786031972726946, 0.000368611299336101, 0.00125486771330235, 0.00154475529047518, 0.00118568999994666, 0.000392698674747834, -0.000467599297917908, -0.0010423565853829, -0.00113416165143593, -0.000763468530692945, -0.000134934764328816, 0.000467648394882675, 0.000806367828396051, 0.000780270834037193, 0.000448980395052353, -1.26595152698854e-05, -0.000401467508367122, -0.000572908020515318, -0.000491909604051524, -0.000231131163871563, 7.53520981695497e-05, 0.00029711052718581, 0.000360869420355511, 0.000271361880551891, 9.55561636103017e-05, -7.71629587231696e-05, -0.00017755706165278, -0.000182522033611065, -0.000115592774944054, -2.60735543685638e-05, 3.97929127657652e-05, 6.04750848028439e-05, 4.42034200268688e-05, 1.75574189704635e-05, 6.03646526819652e-06, 1.81801864380335e-05, 4.16848888442143e-05, 5.27316977072246e-05, 3.24057211050485e-05, -1.95736523876495e-05, -8.18713624924154e-05, -0.000121373657377999, -0.000110884583480329, -4.53183161161364e-05, 5.25062620389372e-05, 0.000140258924736002, 0.000175297691695973, 0.000135640042084554, 3.23751170320268e-05, -9.30445686416193e-05, -0.000186113934133168, -0.000203646749037296, -0.000134060755579402, -4.00569350992673e-06, 0.000132149659344603, 0.000215643740713396, 0.000209197882456449, 0.000113860559789908, -3.08321870023252e-05, -0.000163627014209123, -0.000227960626244146, -0.000196423040938266, -8.25640113812976e-05, 6.50666039630807e-05, 0.000183941865166258, 0.000224396319779937, 0.000170616818224625, 4.68304336257936e-05, -9.37108623092313e-05, -0.000191883806821182, -0.000207811873356711, -0.000137179904749097, -1.20357606499629e-05, 0.000113805652235084, 0.000188074809467365, 0.000181904569596287, 0.000101037221797191, -1.79486887735658e-05, -0.000124201125378445, -0.00017443177305648, -0.000150606651964192, -6.6244819170181e-05, 4.07744375802407e-05, 0.000125207958805894, 0.000153620843573787, 0.000117592356763252, 3.57631804616765e-05, -5.54921198930922e-05, -0.000118199748345194, -0.000128581203510614, -8.59440616828297e-05, -1.14123047026153e-05, 6.22972746938014e-05, 0.00010518384871753, 0.000102117416624335, 5.79434420478113e-05, -6.05857382120773e-06, -6.22307104632024e-05, -8.84206351250094e-05, -7.66148050532807e-05, -3.50076609363319e-05, 1.67950977693818e-05, 5.68529192981082e-05, 7.01010634537564e-05, 5.38638478276681e-05, 1.77308932330788e-05, -2.16102152113799e-05, -4.79437855967493e-05, -5.2114017703001e-05, -3.49979429773781e-05, -6.01330346231104e-06, 2.17303213801889e-05, 3.72429045850556e-05, 3.58961410171426e-05, 2.051251007894e-05, -7.70465709757294e-07, -1.85637345526006e-05, -2.62652797088813e-05, -2.23777473558982e-05, -1.03606681562474e-05, 3.57530654306835e-06, 1.34968780490996e-05, 1.61810297617249e-05, 1.19949389537726e-05, 4.08422845781148e-06, -3.5023399645487e-06, -7.74529500572883e-06, -7.76709604819209e-06, -4.75909197063805e-06, -9.6364028189039e-07, 1.64037212878154e-06, 2.25840704432009e-06, 1.41453986137531e-06, 3.57148070001717e-07, 1.59875053190766e-07, 1.0499295283051e-06, 2.31799709692973e-06, 2.81677442273977e-06, 1.73028566621252e-06, -8.39864721468793e-07, -3.8124058107941e-06, -5.6380081221292e-06, -5.12136280251801e-06, -2.11894416756069e-06, 2.26691564314977e-06, 6.12536518907788e-06, 7.61409626758756e-06, 5.85742267545009e-06, 1.42456640534266e-06, -3.85886187386179e-06, -7.69748131111499e-06, -8.35634959008203e-06, -5.46051212774036e-06, -1.92043494947688e-07, 5.2117466673663e-06, 8.43586737333235e-06, 8.10231950018204e-06, 4.36898470383825e-06, -1.14965796514755e-06, -6.09691073386068e-06, -8.39965389916329e-06, -7.15119758906223e-06, -2.97037735188261e-06, 2.30465585757364e-06, 6.43549330481226e-06, 7.74547278671571e-06, 5.80641109254355e-06, 1.56708266235883e-06, -3.10745068167723e-06, -6.2624353744734e-06, -6.67684836752699e-06, -4.33461858701785e-06, -3.63307480336517e-07, 3.50354651853978e-06, 5.68533087387408e-06, 5.40125999168588e-06, 2.94059185895552e-06, -5.31944413531143e-07, -3.52155836234516e-06, -4.84601452030377e-06, -4.09953629068663e-06, -1.75805208703448e-06, 1.08960051755354e-06, 3.24186491572041e-06, 3.88832029185049e-06, 2.90734466743534e-06, 8.52298509434646e-07, -1.33949566052929e-06, -2.76817986704968e-06, -2.9359176568955e-06, -1.90919896568417e-06, -2.32227218575024e-07, 1.34689306446352e-06, 2.20400406617219e-06, 2.07938211588555e-06, 1.14127086030208e-06, -1.33545152873245e-07, -1.19141306314452e-06, -1.63666990507277e-06, -1.37237946361826e-06, -6.00675878865019e-07, 2.9942432242048e-07, 9.50250759045447e-07, 1.12867802474339e-06, 8.34496659166693e-07, 2.57641995012922e-07, -3.27643878936806e-07, -6.87223091951358e-07, -7.15788248403006e-07, -4.58668391223593e-07, -6.82341596282347e-08, 2.76439657158369e-07, 4.47181088071172e-07, 4.09742752612471e-07, 2.20292463419436e-07, -1.4873582867666e-08, -1.92775876440262e-07, -2.55387795679078e-07, -2.04129029961816e-07, -8.64084989594393e-08, 3.43850583481619e-08, 1.09112368882078e-07, 1.20195008549595e-07, 8.12653623833969e-08, 2.32599061757362e-08, -2.37277827951559e-08, -4.36202550288713e-08, -3.76734108484049e-08, -1.87639805473781e-08, -1.59155136283414e-09, 5.38836449837766e-09, 2.64167009138994e-09, -3.27878675245408e-09, -5.31627935428461e-09, -5.83480293866907e-10, 8.33928197892764e-09, 1.5651131577731e-08, 1.629010898395e-08, 9.08005849461436e-09, -2.6662412261424e-09, -1.31785984388815e-08, -1.7502167840646e-08, -1.40766508621209e-08}
  COEFFICIENT_WIDTH 32
  QUANTIZATION Quantize_Only
  BESTPRECISION true
  FILTER_TYPE Interpolation
  INTERPOLATION_RATE 2
  NUMBER_PATHS 2
  RATESPECIFICATION Input_Sample_Period
  SAMPLEPERIOD 5000
  OUTPUT_ROUNDING_MODE Truncate_LSBs
  OUTPUT_WIDTH 32
  COEFFICIENT_RELOAD true
  NUM_RELOAD_SLOTS 1
  GEN_MIF_FROM_SPEC true
  GEN_MIF_FILES true
} {
  S_AXIS_DATA reader_3/M_AXIS
  S_AXIS_RELOAD reader_4/M_AXIS
  S_AXIS_CONFIG reader_4/M_AXIS_CONFIG
  aclk ps_0/FCLK_CLK0
}

# Create axis_broadcaster
cell xilinx.com:ip:axis_broadcaster:1.1 bcast_3 {
  S_TDATA_NUM_BYTES.VALUE_SRC USER
  M_TDATA_NUM_BYTES.VALUE_SRC USER
  S_TDATA_NUM_BYTES 8
  M_TDATA_NUM_BYTES 4
  M00_TDATA_REMAP {tdata[63:32]}
  M01_TDATA_REMAP {tdata[31:0]}
} {
  S_AXIS fir_2/M_AXIS_DATA
  aclk ps_0/FCLK_CLK0
  aresetn rst_0/peripheral_aresetn
}

# Create axis_constant
cell pavel-demin:user:axis_constant:1.0 rate_4 {
  AXIS_TDATA_WIDTH 16
} {
  cfg_data slice_15/Dout
  aclk ps_0/FCLK_CLK0
}

# Create axis_packetizer
cell pavel-demin:user:axis_packetizer:1.0 pktzr_7 {
  AXIS_TDATA_WIDTH 16
  CNTR_WIDTH 1
  CONTINUOUS FALSE
} {
  S_AXIS rate_2/M_AXIS
  cfg_data const_1/dout
  aclk ps_0/FCLK_CLK0
  aresetn slice_11/Dout
}

# Create axis_constant
cell pavel-demin:user:axis_constant:1.0 rate_5 {
  AXIS_TDATA_WIDTH 16
} {
  cfg_data slice_15/Dout
  aclk ps_0/FCLK_CLK0
}

# Create axis_packetizer
cell pavel-demin:user:axis_packetizer:1.0 pktzr_8 {
  AXIS_TDATA_WIDTH 16
  CNTR_WIDTH 1
  CONTINUOUS FALSE
} {
  S_AXIS rate_3/M_AXIS
  cfg_data const_1/dout
  aclk ps_0/FCLK_CLK0
  aresetn slice_11/Dout
}

# Create cic_compiler
cell xilinx.com:ip:cic_compiler:4.0 cic_4 {
  INPUT_DATA_WIDTH.VALUE_SRC USER
  FILTER_TYPE Interpolation
  NUMBER_OF_STAGES 6
  SAMPLE_RATE_CHANGES Programmable
  MINIMUM_RATE 2500
  MAXIMUM_RATE 250000
  FIXED_OR_INITIAL_RATE 2500
  INPUT_SAMPLE_FREQUENCY 0.1
  CLOCK_FREQUENCY 125
  INPUT_DATA_WIDTH 32
  QUANTIZATION Truncation
  OUTPUT_DATA_WIDTH 32
  USE_XTREME_DSP_SLICE false
  HAS_ARESETN true
} {
  S_AXIS_DATA bcast_3/M00_AXIS
  S_AXIS_CONFIG pktzr_7/M_AXIS
  aclk ps_0/FCLK_CLK0
  aresetn slice_11/Dout
}

# Create cic_compiler
cell xilinx.com:ip:cic_compiler:4.0 cic_5 {
  INPUT_DATA_WIDTH.VALUE_SRC USER
  FILTER_TYPE Interpolation
  NUMBER_OF_STAGES 6
  SAMPLE_RATE_CHANGES Programmable
  MINIMUM_RATE 2500
  MAXIMUM_RATE 250000
  FIXED_OR_INITIAL_RATE 2500
  INPUT_SAMPLE_FREQUENCY 0.05
  CLOCK_FREQUENCY 125
  INPUT_DATA_WIDTH 32
  QUANTIZATION Truncation
  OUTPUT_DATA_WIDTH 32
  USE_XTREME_DSP_SLICE false
  HAS_ARESETN true
} {
  S_AXIS_DATA bcast_3/M01_AXIS
  S_AXIS_CONFIG pktzr_8/M_AXIS
  aclk ps_0/FCLK_CLK0
  aresetn slice_11/Dout
}

# Create axis_combiner
cell  xilinx.com:ip:axis_combiner:1.1 comb_2 {
  TDATA_NUM_BYTES.VALUE_SRC USER
  TDATA_NUM_BYTES 4
} {
  S00_AXIS cic_4/M_AXIS_DATA
  S01_AXIS cic_5/M_AXIS_DATA
  aclk ps_0/FCLK_CLK0
  aresetn rst_0/peripheral_aresetn
}

# Create axis_phase_generator
cell pavel-demin:user:axis_phase_generator:1.0 phase_2 {
  AXIS_TDATA_WIDTH 32
  PHASE_WIDTH 30
} {
  cfg_data slice_19/Dout
  aclk ps_0/FCLK_CLK0
  aresetn slice_9/Dout
}

# Create cordic
cell xilinx.com:ip:cordic:6.0 cordic_2 {
  INPUT_WIDTH.VALUE_SRC USER
  PIPELINING_MODE Optimal
  PHASE_FORMAT Scaled_Radians
  INPUT_WIDTH 32
  OUTPUT_WIDTH 14
  ROUND_MODE Round_Pos_Neg_Inf
  COMPENSATION_SCALING Embedded_Multiplier
} {
  S_AXIS_CARTESIAN comb_2/M_AXIS
  S_AXIS_PHASE phase_2/M_AXIS
  aclk ps_0/FCLK_CLK0
}

# Create axis_subset_converter
cell xilinx.com:ip:axis_subset_converter:1.1 subset_2 {
  S_TDATA_NUM_BYTES.VALUE_SRC USER
  M_TDATA_NUM_BYTES.VALUE_SRC USER
  S_TDATA_NUM_BYTES 4
  M_TDATA_NUM_BYTES 4
  TDATA_REMAP {tdata[15:0],16'b0000000000000000}
} {
  S_AXIS cordic_2/M_AXIS_DOUT
  aclk ps_0/FCLK_CLK0
  aresetn rst_0/peripheral_aresetn
}

# Create clk_wiz
cell xilinx.com:ip:clk_wiz:5.1 pll_0 {
  PRIMITIVE PLL
  PRIM_IN_FREQ.VALUE_SRC USER
  PRIM_IN_FREQ 125.0
  CLKOUT1_USED true
  CLKOUT2_USED true
  CLKOUT1_REQUESTED_OUT_FREQ 125.0
  CLKOUT2_REQUESTED_OUT_FREQ 250.0
} {
  clk_in1 adc_0/adc_clk
}

# Create axis_clock_converter
cell xilinx.com:ip:axis_clock_converter:1.1 fifo_1 {} {
  S_AXIS subset_2/M_AXIS
  s_axis_aclk ps_0/FCLK_CLK0
  s_axis_aresetn slice_12/Dout
  m_axis_aclk pll_0/clk_out1
  m_axis_aresetn const_0/dout
}

# Create axis_red_pitaya_dac
cell pavel-demin:user:axis_red_pitaya_dac:1.0 dac_0 {} {
  aclk pll_0/clk_out1
  ddr_clk pll_0/clk_out2
  locked pll_0/locked
  S_AXIS fifo_1/M_AXIS
  dac_clk dac_clk_o
  dac_rst dac_rst_o
  dac_sel dac_sel_o
  dac_wrt dac_wrt_o
  dac_dat dac_dat_o
}
