#
# This file is distributed as part of Xilinx ARM SDK
#
# Copyright (c) 2020 - 2021,  Xilinx, Inc.
# All rights reserved.
#
Index: u-boot-lx2162a-bsp0.4-lx2162au26z-minimal/board/freescale/lx2160a/lx2160a.c
===================================================================
--- u-boot-lx2162a-bsp0.4-lx2162au26z-minimal.orig/board/freescale/lx2160a/lx2160a.c
+++ u-boot-lx2162a-bsp0.4-lx2162au26z-minimal/board/freescale/lx2160a/lx2160a.c
@@ -803,7 +803,9 @@ int ft_board_setup(void *blob, bd_t *bd)
 
 	ft_cpu_setup(blob, bd);
 
+#ifdef CONFIG_FSL_MC_ENET
 	fdt_fixup_mc_ddr(&mc_memory_base, &mc_memory_size);
+#endif
 
 	if (mc_memory_base != 0)
 		mc_memory_bank++;
Index: u-boot-lx2162a-bsp0.4-lx2162au26z-minimal/arch/arm/cpu/armv8/fsl-layerscape/Kconfig
===================================================================
--- u-boot-lx2162a-bsp0.4-lx2162au26z-minimal.orig/arch/arm/cpu/armv8/fsl-layerscape/Kconfig
+++ u-boot-lx2162a-bsp0.4-lx2162au26z-minimal/arch/arm/cpu/armv8/fsl-layerscape/Kconfig
@@ -217,9 +217,6 @@ config ARCH_LX2160A
 	select SYS_FSL_DDR
 	select SYS_FSL_DDR_LE
 	select SYS_FSL_DDR_VER_50
-	select SYS_FSL_EC1
-	select SYS_FSL_EC2
-	select SYS_FSL_HAS_RGMII
 	select SYS_FSL_HAS_SEC
 	select SYS_FSL_HAS_CCN508
 	select SYS_FSL_HAS_DDR4
Index: u-boot-lx2162a-bsp0.4-lx2162au26z-minimal/drivers/net/fsl-mc/Kconfig
===================================================================
--- u-boot-lx2162a-bsp0.4-lx2162au26z-minimal.orig/drivers/net/fsl-mc/Kconfig
+++ u-boot-lx2162a-bsp0.4-lx2162au26z-minimal/drivers/net/fsl-mc/Kconfig
@@ -7,6 +7,9 @@ menuconfig FSL_MC_ENET
 	depends on ARCH_LS2080A || ARCH_LS1088A || ARCH_LX2160A
 	default y
 	select RESV_RAM
+	select SYS_FSL_EC1
+	select SYS_FSL_EC2
+	select SYS_FSL_HAS_RGMII
 	help
 	  Enable Management Complex (MC) network
 	  This is NXP Management Complex menuconfig
