/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_sds_intr2_0_4.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 1/13/11 8:00a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jan 12 18:41:16 2011
 *                 MD5 Checksum         6e6727f6c827233acdd395c9a9032c98
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/4528/rdb/a0/bchp_sds_intr2_0_4.h $
 * 
 * Hydra_Software_Devel/1   1/13/11 8:00a pntruong
 * HW4528-2: Synced up with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_SDS_INTR2_0_4_H__
#define BCHP_SDS_INTR2_0_4_H__

/***************************************************************************
 *SDS_INTR2_0_4 - SDS L2 Interrupt Control Registers set 0 4
 ***************************************************************************/
#define BCHP_SDS_INTR2_0_4_CPU_STATUS            0x000d0a00 /* CPU interrupt Status Register */
#define BCHP_SDS_INTR2_0_4_CPU_SET               0x000d0a04 /* CPU interrupt Set Register */
#define BCHP_SDS_INTR2_0_4_CPU_CLEAR             0x000d0a08 /* CPU interrupt Clear Register */
#define BCHP_SDS_INTR2_0_4_CPU_MASK_STATUS       0x000d0a0c /* CPU interrupt Mask Status Register */
#define BCHP_SDS_INTR2_0_4_CPU_MASK_SET          0x000d0a10 /* CPU interrupt Mask Set Register */
#define BCHP_SDS_INTR2_0_4_CPU_MASK_CLEAR        0x000d0a14 /* CPU interrupt Mask Clear Register */
#define BCHP_SDS_INTR2_0_4_PCI_STATUS            0x000d0a18 /* PCI interrupt Status Register */
#define BCHP_SDS_INTR2_0_4_PCI_SET               0x000d0a1c /* PCI interrupt Set Register */
#define BCHP_SDS_INTR2_0_4_PCI_CLEAR             0x000d0a20 /* PCI interrupt Clear Register */
#define BCHP_SDS_INTR2_0_4_PCI_MASK_STATUS       0x000d0a24 /* PCI interrupt Mask Status Register */
#define BCHP_SDS_INTR2_0_4_PCI_MASK_SET          0x000d0a28 /* PCI interrupt Mask Set Register */
#define BCHP_SDS_INTR2_0_4_PCI_MASK_CLEAR        0x000d0a2c /* PCI interrupt Mask Clear Register */

#endif /* #ifndef BCHP_SDS_INTR2_0_4_H__ */

/* End of File */
