ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"stm32h7xx_hal_msp.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB333:
  27              		.file 1 "Core/Src/stm32h7xx_hal_msp.c"
   1:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32h7xx_hal_msp.c **** /**
   3:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32h7xx_hal_msp.c ****   * @file         stm32h7xx_hal_msp.c
   5:Core/Src/stm32h7xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32h7xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32h7xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32h7xx_hal_msp.c ****   *
  10:Core/Src/stm32h7xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32h7xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32h7xx_hal_msp.c ****   *
  13:Core/Src/stm32h7xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32h7xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32h7xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32h7xx_hal_msp.c ****   *
  17:Core/Src/stm32h7xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32h7xx_hal_msp.c ****   */
  19:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32h7xx_hal_msp.c **** 
  21:Core/Src/stm32h7xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32h7xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32h7xx_hal_msp.c **** 
  25:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32h7xx_hal_msp.c **** 
  27:Core/Src/stm32h7xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32h7xx_hal_msp.c **** 
  30:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s 			page 2


  32:Core/Src/stm32h7xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32h7xx_hal_msp.c **** 
  35:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32h7xx_hal_msp.c **** 
  37:Core/Src/stm32h7xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32h7xx_hal_msp.c **** 
  40:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32h7xx_hal_msp.c **** 
  42:Core/Src/stm32h7xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32h7xx_hal_msp.c **** 
  45:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32h7xx_hal_msp.c **** 
  47:Core/Src/stm32h7xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32h7xx_hal_msp.c **** 
  50:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32h7xx_hal_msp.c **** 
  52:Core/Src/stm32h7xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32h7xx_hal_msp.c **** 
  55:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32h7xx_hal_msp.c **** 
  57:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32h7xx_hal_msp.c **** 
  59:Core/Src/stm32h7xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32h7xx_hal_msp.c **** /**
  61:Core/Src/stm32h7xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32h7xx_hal_msp.c ****   */
  63:Core/Src/stm32h7xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32h7xx_hal_msp.c **** {
  28              		.loc 1 64 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
  33 0000 82B0     		sub	sp, sp, #8
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32h7xx_hal_msp.c **** 
  67:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32h7xx_hal_msp.c **** 
  69:Core/Src/stm32h7xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  36              		.loc 1 69 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 69 3 view .LVU2
  39              		.loc 1 69 3 view .LVU3
  40 0002 074B     		ldr	r3, .L3
  41 0004 D3F8F420 		ldr	r2, [r3, #244]
  42 0008 42F00202 		orr	r2, r2, #2
  43 000c C3F8F420 		str	r2, [r3, #244]
  44              		.loc 1 69 3 view .LVU4
  45 0010 D3F8F430 		ldr	r3, [r3, #244]
  46 0014 03F00203 		and	r3, r3, #2
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s 			page 3


  47 0018 0193     		str	r3, [sp, #4]
  48              		.loc 1 69 3 view .LVU5
  49 001a 019B     		ldr	r3, [sp, #4]
  50              	.LBE2:
  51              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32h7xx_hal_msp.c **** 
  71:Core/Src/stm32h7xx_hal_msp.c ****   /* System interrupt init*/
  72:Core/Src/stm32h7xx_hal_msp.c **** 
  73:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  74:Core/Src/stm32h7xx_hal_msp.c **** 
  75:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  76:Core/Src/stm32h7xx_hal_msp.c **** }
  52              		.loc 1 76 1 is_stmt 0 view .LVU7
  53 001c 02B0     		add	sp, sp, #8
  54              	.LCFI1:
  55              		.cfi_def_cfa_offset 0
  56              		@ sp needed
  57 001e 7047     		bx	lr
  58              	.L4:
  59              		.align	2
  60              	.L3:
  61 0020 00440258 		.word	1476543488
  62              		.cfi_endproc
  63              	.LFE333:
  65              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  66              		.align	1
  67              		.global	HAL_ADC_MspInit
  68              		.syntax unified
  69              		.thumb
  70              		.thumb_func
  72              	HAL_ADC_MspInit:
  73              	.LVL0:
  74              	.LFB334:
  77:Core/Src/stm32h7xx_hal_msp.c **** 
  78:Core/Src/stm32h7xx_hal_msp.c **** /**
  79:Core/Src/stm32h7xx_hal_msp.c **** * @brief ADC MSP Initialization
  80:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
  81:Core/Src/stm32h7xx_hal_msp.c **** * @param hadc: ADC handle pointer
  82:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
  83:Core/Src/stm32h7xx_hal_msp.c **** */
  84:Core/Src/stm32h7xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  85:Core/Src/stm32h7xx_hal_msp.c **** {
  75              		.loc 1 85 1 is_stmt 1 view -0
  76              		.cfi_startproc
  77              		@ args = 0, pretend = 0, frame = 40
  78              		@ frame_needed = 0, uses_anonymous_args = 0
  79              		.loc 1 85 1 is_stmt 0 view .LVU9
  80 0000 10B5     		push	{r4, lr}
  81              	.LCFI2:
  82              		.cfi_def_cfa_offset 8
  83              		.cfi_offset 4, -8
  84              		.cfi_offset 14, -4
  85 0002 8AB0     		sub	sp, sp, #40
  86              	.LCFI3:
  87              		.cfi_def_cfa_offset 48
  86:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  88              		.loc 1 86 3 is_stmt 1 view .LVU10
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s 			page 4


  89              		.loc 1 86 20 is_stmt 0 view .LVU11
  90 0004 0023     		movs	r3, #0
  91 0006 0593     		str	r3, [sp, #20]
  92 0008 0693     		str	r3, [sp, #24]
  93 000a 0793     		str	r3, [sp, #28]
  94 000c 0893     		str	r3, [sp, #32]
  95 000e 0993     		str	r3, [sp, #36]
  87:Core/Src/stm32h7xx_hal_msp.c ****   if(hadc->Instance==ADC1)
  96              		.loc 1 87 3 is_stmt 1 view .LVU12
  97              		.loc 1 87 10 is_stmt 0 view .LVU13
  98 0010 0368     		ldr	r3, [r0]
  99              		.loc 1 87 5 view .LVU14
 100 0012 274A     		ldr	r2, .L11
 101 0014 9342     		cmp	r3, r2
 102 0016 04D0     		beq	.L9
  88:Core/Src/stm32h7xx_hal_msp.c ****   {
  89:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  90:Core/Src/stm32h7xx_hal_msp.c **** 
  91:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  92:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
  93:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ADC12_CLK_ENABLE();
  94:Core/Src/stm32h7xx_hal_msp.c **** 
  95:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  96:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
  97:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
  98:Core/Src/stm32h7xx_hal_msp.c ****     PA7     ------> ADC1_INP7
  99:Core/Src/stm32h7xx_hal_msp.c ****     PF12     ------> ADC1_INP6
 100:Core/Src/stm32h7xx_hal_msp.c ****     */
 101:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_7;
 102:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 103:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 104:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 105:Core/Src/stm32h7xx_hal_msp.c **** 
 106:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12;
 107:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 108:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 109:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 110:Core/Src/stm32h7xx_hal_msp.c **** 
 111:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 112:Core/Src/stm32h7xx_hal_msp.c **** 
 113:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 114:Core/Src/stm32h7xx_hal_msp.c ****   }
 115:Core/Src/stm32h7xx_hal_msp.c ****   else if(hadc->Instance==ADC3)
 103              		.loc 1 115 8 is_stmt 1 view .LVU15
 104              		.loc 1 115 10 is_stmt 0 view .LVU16
 105 0018 264A     		ldr	r2, .L11+4
 106 001a 9342     		cmp	r3, r2
 107 001c 39D0     		beq	.L10
 108              	.LVL1:
 109              	.L5:
 116:Core/Src/stm32h7xx_hal_msp.c ****   {
 117:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspInit 0 */
 118:Core/Src/stm32h7xx_hal_msp.c **** 
 119:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC3_MspInit 0 */
 120:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 121:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ADC3_CLK_ENABLE();
 122:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspInit 1 */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s 			page 5


 123:Core/Src/stm32h7xx_hal_msp.c **** 
 124:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC3_MspInit 1 */
 125:Core/Src/stm32h7xx_hal_msp.c ****   }
 126:Core/Src/stm32h7xx_hal_msp.c **** 
 127:Core/Src/stm32h7xx_hal_msp.c **** }
 110              		.loc 1 127 1 view .LVU17
 111 001e 0AB0     		add	sp, sp, #40
 112              	.LCFI4:
 113              		.cfi_remember_state
 114              		.cfi_def_cfa_offset 8
 115              		@ sp needed
 116 0020 10BD     		pop	{r4, pc}
 117              	.LVL2:
 118              	.L9:
 119              	.LCFI5:
 120              		.cfi_restore_state
  93:Core/Src/stm32h7xx_hal_msp.c **** 
 121              		.loc 1 93 5 is_stmt 1 view .LVU18
 122              	.LBB3:
  93:Core/Src/stm32h7xx_hal_msp.c **** 
 123              		.loc 1 93 5 view .LVU19
  93:Core/Src/stm32h7xx_hal_msp.c **** 
 124              		.loc 1 93 5 view .LVU20
 125 0022 254B     		ldr	r3, .L11+8
 126 0024 D3F8D820 		ldr	r2, [r3, #216]
 127 0028 42F02002 		orr	r2, r2, #32
 128 002c C3F8D820 		str	r2, [r3, #216]
  93:Core/Src/stm32h7xx_hal_msp.c **** 
 129              		.loc 1 93 5 view .LVU21
 130 0030 D3F8D820 		ldr	r2, [r3, #216]
 131 0034 02F02002 		and	r2, r2, #32
 132 0038 0192     		str	r2, [sp, #4]
  93:Core/Src/stm32h7xx_hal_msp.c **** 
 133              		.loc 1 93 5 view .LVU22
 134 003a 019A     		ldr	r2, [sp, #4]
 135              	.LBE3:
  93:Core/Src/stm32h7xx_hal_msp.c **** 
 136              		.loc 1 93 5 view .LVU23
  95:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 137              		.loc 1 95 5 view .LVU24
 138              	.LBB4:
  95:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 139              		.loc 1 95 5 view .LVU25
  95:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 140              		.loc 1 95 5 view .LVU26
 141 003c D3F8E020 		ldr	r2, [r3, #224]
 142 0040 42F00102 		orr	r2, r2, #1
 143 0044 C3F8E020 		str	r2, [r3, #224]
  95:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 144              		.loc 1 95 5 view .LVU27
 145 0048 D3F8E020 		ldr	r2, [r3, #224]
 146 004c 02F00102 		and	r2, r2, #1
 147 0050 0292     		str	r2, [sp, #8]
  95:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 148              		.loc 1 95 5 view .LVU28
 149 0052 029A     		ldr	r2, [sp, #8]
 150              	.LBE4:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s 			page 6


  95:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOF_CLK_ENABLE();
 151              		.loc 1 95 5 view .LVU29
  96:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 152              		.loc 1 96 5 view .LVU30
 153              	.LBB5:
  96:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 154              		.loc 1 96 5 view .LVU31
  96:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 155              		.loc 1 96 5 view .LVU32
 156 0054 D3F8E020 		ldr	r2, [r3, #224]
 157 0058 42F02002 		orr	r2, r2, #32
 158 005c C3F8E020 		str	r2, [r3, #224]
  96:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 159              		.loc 1 96 5 view .LVU33
 160 0060 D3F8E030 		ldr	r3, [r3, #224]
 161 0064 03F02003 		and	r3, r3, #32
 162 0068 0393     		str	r3, [sp, #12]
  96:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 163              		.loc 1 96 5 view .LVU34
 164 006a 039B     		ldr	r3, [sp, #12]
 165              	.LBE5:
  96:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 166              		.loc 1 96 5 view .LVU35
 101:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 167              		.loc 1 101 5 view .LVU36
 101:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 168              		.loc 1 101 25 is_stmt 0 view .LVU37
 169 006c 8023     		movs	r3, #128
 170 006e 0593     		str	r3, [sp, #20]
 102:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 171              		.loc 1 102 5 is_stmt 1 view .LVU38
 102:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 172              		.loc 1 102 26 is_stmt 0 view .LVU39
 173 0070 0324     		movs	r4, #3
 174 0072 0694     		str	r4, [sp, #24]
 103:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 175              		.loc 1 103 5 is_stmt 1 view .LVU40
 104:Core/Src/stm32h7xx_hal_msp.c **** 
 176              		.loc 1 104 5 view .LVU41
 177 0074 05A9     		add	r1, sp, #20
 178 0076 1148     		ldr	r0, .L11+12
 179              	.LVL3:
 104:Core/Src/stm32h7xx_hal_msp.c **** 
 180              		.loc 1 104 5 is_stmt 0 view .LVU42
 181 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 182              	.LVL4:
 106:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 183              		.loc 1 106 5 is_stmt 1 view .LVU43
 106:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 184              		.loc 1 106 25 is_stmt 0 view .LVU44
 185 007c 4FF48053 		mov	r3, #4096
 186 0080 0593     		str	r3, [sp, #20]
 107:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 187              		.loc 1 107 5 is_stmt 1 view .LVU45
 107:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 188              		.loc 1 107 26 is_stmt 0 view .LVU46
 189 0082 0694     		str	r4, [sp, #24]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s 			page 7


 108:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 190              		.loc 1 108 5 is_stmt 1 view .LVU47
 108:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 191              		.loc 1 108 26 is_stmt 0 view .LVU48
 192 0084 0023     		movs	r3, #0
 193 0086 0793     		str	r3, [sp, #28]
 109:Core/Src/stm32h7xx_hal_msp.c **** 
 194              		.loc 1 109 5 is_stmt 1 view .LVU49
 195 0088 05A9     		add	r1, sp, #20
 196 008a 0D48     		ldr	r0, .L11+16
 197 008c FFF7FEFF 		bl	HAL_GPIO_Init
 198              	.LVL5:
 199 0090 C5E7     		b	.L5
 200              	.LVL6:
 201              	.L10:
 121:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspInit 1 */
 202              		.loc 1 121 5 view .LVU50
 203              	.LBB6:
 121:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspInit 1 */
 204              		.loc 1 121 5 view .LVU51
 121:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspInit 1 */
 205              		.loc 1 121 5 view .LVU52
 206 0092 094B     		ldr	r3, .L11+8
 207 0094 D3F8E020 		ldr	r2, [r3, #224]
 208 0098 42F08072 		orr	r2, r2, #16777216
 209 009c C3F8E020 		str	r2, [r3, #224]
 121:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspInit 1 */
 210              		.loc 1 121 5 view .LVU53
 211 00a0 D3F8E030 		ldr	r3, [r3, #224]
 212 00a4 03F08073 		and	r3, r3, #16777216
 213 00a8 0493     		str	r3, [sp, #16]
 121:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspInit 1 */
 214              		.loc 1 121 5 view .LVU54
 215 00aa 049B     		ldr	r3, [sp, #16]
 216              	.LBE6:
 121:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspInit 1 */
 217              		.loc 1 121 5 view .LVU55
 218              		.loc 1 127 1 is_stmt 0 view .LVU56
 219 00ac B7E7     		b	.L5
 220              	.L12:
 221 00ae 00BF     		.align	2
 222              	.L11:
 223 00b0 00200240 		.word	1073881088
 224 00b4 00600258 		.word	1476550656
 225 00b8 00440258 		.word	1476543488
 226 00bc 00000258 		.word	1476526080
 227 00c0 00140258 		.word	1476531200
 228              		.cfi_endproc
 229              	.LFE334:
 231              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 232              		.align	1
 233              		.global	HAL_ADC_MspDeInit
 234              		.syntax unified
 235              		.thumb
 236              		.thumb_func
 238              	HAL_ADC_MspDeInit:
 239              	.LVL7:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s 			page 8


 240              	.LFB335:
 128:Core/Src/stm32h7xx_hal_msp.c **** 
 129:Core/Src/stm32h7xx_hal_msp.c **** /**
 130:Core/Src/stm32h7xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 131:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 132:Core/Src/stm32h7xx_hal_msp.c **** * @param hadc: ADC handle pointer
 133:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 134:Core/Src/stm32h7xx_hal_msp.c **** */
 135:Core/Src/stm32h7xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 136:Core/Src/stm32h7xx_hal_msp.c **** {
 241              		.loc 1 136 1 is_stmt 1 view -0
 242              		.cfi_startproc
 243              		@ args = 0, pretend = 0, frame = 0
 244              		@ frame_needed = 0, uses_anonymous_args = 0
 245              		.loc 1 136 1 is_stmt 0 view .LVU58
 246 0000 08B5     		push	{r3, lr}
 247              	.LCFI6:
 248              		.cfi_def_cfa_offset 8
 249              		.cfi_offset 3, -8
 250              		.cfi_offset 14, -4
 137:Core/Src/stm32h7xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 251              		.loc 1 137 3 is_stmt 1 view .LVU59
 252              		.loc 1 137 10 is_stmt 0 view .LVU60
 253 0002 0368     		ldr	r3, [r0]
 254              		.loc 1 137 5 view .LVU61
 255 0004 104A     		ldr	r2, .L19
 256 0006 9342     		cmp	r3, r2
 257 0008 03D0     		beq	.L17
 138:Core/Src/stm32h7xx_hal_msp.c ****   {
 139:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 140:Core/Src/stm32h7xx_hal_msp.c **** 
 141:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 142:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 143:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ADC12_CLK_DISABLE();
 144:Core/Src/stm32h7xx_hal_msp.c **** 
 145:Core/Src/stm32h7xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 146:Core/Src/stm32h7xx_hal_msp.c ****     PA7     ------> ADC1_INP7
 147:Core/Src/stm32h7xx_hal_msp.c ****     PF12     ------> ADC1_INP6
 148:Core/Src/stm32h7xx_hal_msp.c ****     */
 149:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_7);
 150:Core/Src/stm32h7xx_hal_msp.c **** 
 151:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOF, GPIO_PIN_12);
 152:Core/Src/stm32h7xx_hal_msp.c **** 
 153:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 154:Core/Src/stm32h7xx_hal_msp.c **** 
 155:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 156:Core/Src/stm32h7xx_hal_msp.c ****   }
 157:Core/Src/stm32h7xx_hal_msp.c ****   else if(hadc->Instance==ADC3)
 258              		.loc 1 157 8 is_stmt 1 view .LVU62
 259              		.loc 1 157 10 is_stmt 0 view .LVU63
 260 000a 104A     		ldr	r2, .L19+4
 261 000c 9342     		cmp	r3, r2
 262 000e 11D0     		beq	.L18
 263              	.LVL8:
 264              	.L13:
 158:Core/Src/stm32h7xx_hal_msp.c ****   {
 159:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspDeInit 0 */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s 			page 9


 160:Core/Src/stm32h7xx_hal_msp.c **** 
 161:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC3_MspDeInit 0 */
 162:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 163:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_ADC3_CLK_DISABLE();
 164:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspDeInit 1 */
 165:Core/Src/stm32h7xx_hal_msp.c **** 
 166:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END ADC3_MspDeInit 1 */
 167:Core/Src/stm32h7xx_hal_msp.c ****   }
 168:Core/Src/stm32h7xx_hal_msp.c **** 
 169:Core/Src/stm32h7xx_hal_msp.c **** }
 265              		.loc 1 169 1 view .LVU64
 266 0010 08BD     		pop	{r3, pc}
 267              	.LVL9:
 268              	.L17:
 143:Core/Src/stm32h7xx_hal_msp.c **** 
 269              		.loc 1 143 5 is_stmt 1 view .LVU65
 270 0012 0F4A     		ldr	r2, .L19+8
 271 0014 D2F8D830 		ldr	r3, [r2, #216]
 272 0018 23F02003 		bic	r3, r3, #32
 273 001c C2F8D830 		str	r3, [r2, #216]
 149:Core/Src/stm32h7xx_hal_msp.c **** 
 274              		.loc 1 149 5 view .LVU66
 275 0020 8021     		movs	r1, #128
 276 0022 0C48     		ldr	r0, .L19+12
 277              	.LVL10:
 149:Core/Src/stm32h7xx_hal_msp.c **** 
 278              		.loc 1 149 5 is_stmt 0 view .LVU67
 279 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 280              	.LVL11:
 151:Core/Src/stm32h7xx_hal_msp.c **** 
 281              		.loc 1 151 5 is_stmt 1 view .LVU68
 282 0028 4FF48051 		mov	r1, #4096
 283 002c 0A48     		ldr	r0, .L19+16
 284 002e FFF7FEFF 		bl	HAL_GPIO_DeInit
 285              	.LVL12:
 286 0032 EDE7     		b	.L13
 287              	.LVL13:
 288              	.L18:
 163:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN ADC3_MspDeInit 1 */
 289              		.loc 1 163 5 view .LVU69
 290 0034 A2F5E052 		sub	r2, r2, #7168
 291 0038 D2F8E030 		ldr	r3, [r2, #224]
 292 003c 23F08073 		bic	r3, r3, #16777216
 293 0040 C2F8E030 		str	r3, [r2, #224]
 294              		.loc 1 169 1 is_stmt 0 view .LVU70
 295 0044 E4E7     		b	.L13
 296              	.L20:
 297 0046 00BF     		.align	2
 298              	.L19:
 299 0048 00200240 		.word	1073881088
 300 004c 00600258 		.word	1476550656
 301 0050 00440258 		.word	1476543488
 302 0054 00000258 		.word	1476526080
 303 0058 00140258 		.word	1476531200
 304              		.cfi_endproc
 305              	.LFE335:
 307              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s 			page 10


 308              		.align	1
 309              		.global	HAL_TIM_Base_MspInit
 310              		.syntax unified
 311              		.thumb
 312              		.thumb_func
 314              	HAL_TIM_Base_MspInit:
 315              	.LVL14:
 316              	.LFB336:
 170:Core/Src/stm32h7xx_hal_msp.c **** 
 171:Core/Src/stm32h7xx_hal_msp.c **** /**
 172:Core/Src/stm32h7xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 173:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 174:Core/Src/stm32h7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 175:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 176:Core/Src/stm32h7xx_hal_msp.c **** */
 177:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 178:Core/Src/stm32h7xx_hal_msp.c **** {
 317              		.loc 1 178 1 is_stmt 1 view -0
 318              		.cfi_startproc
 319              		@ args = 0, pretend = 0, frame = 16
 320              		@ frame_needed = 0, uses_anonymous_args = 0
 321              		.loc 1 178 1 is_stmt 0 view .LVU72
 322 0000 00B5     		push	{lr}
 323              	.LCFI7:
 324              		.cfi_def_cfa_offset 4
 325              		.cfi_offset 14, -4
 326 0002 85B0     		sub	sp, sp, #20
 327              	.LCFI8:
 328              		.cfi_def_cfa_offset 24
 179:Core/Src/stm32h7xx_hal_msp.c ****   if(htim_base->Instance==TIM15)
 329              		.loc 1 179 3 is_stmt 1 view .LVU73
 330              		.loc 1 179 15 is_stmt 0 view .LVU74
 331 0004 0368     		ldr	r3, [r0]
 332              		.loc 1 179 5 view .LVU75
 333 0006 274A     		ldr	r2, .L29
 334 0008 9342     		cmp	r3, r2
 335 000a 08D0     		beq	.L26
 180:Core/Src/stm32h7xx_hal_msp.c ****   {
 181:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspInit 0 */
 182:Core/Src/stm32h7xx_hal_msp.c **** 
 183:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM15_MspInit 0 */
 184:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 185:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM15_CLK_ENABLE();
 186:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM15 interrupt Init */
 187:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM15_IRQn, 14, 0);
 188:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM15_IRQn);
 189:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 190:Core/Src/stm32h7xx_hal_msp.c **** 
 191:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM15_MspInit 1 */
 192:Core/Src/stm32h7xx_hal_msp.c ****   }
 193:Core/Src/stm32h7xx_hal_msp.c ****   else if(htim_base->Instance==TIM16)
 336              		.loc 1 193 8 is_stmt 1 view .LVU76
 337              		.loc 1 193 10 is_stmt 0 view .LVU77
 338 000c 264A     		ldr	r2, .L29+4
 339 000e 9342     		cmp	r3, r2
 340 0010 1BD0     		beq	.L27
 194:Core/Src/stm32h7xx_hal_msp.c ****   {
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s 			page 11


 195:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 0 */
 196:Core/Src/stm32h7xx_hal_msp.c **** 
 197:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 0 */
 198:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 199:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_ENABLE();
 200:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM16 interrupt Init */
 201:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM16_IRQn, 12, 0);
 202:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM16_IRQn);
 203:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 204:Core/Src/stm32h7xx_hal_msp.c **** 
 205:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 1 */
 206:Core/Src/stm32h7xx_hal_msp.c ****   }
 207:Core/Src/stm32h7xx_hal_msp.c ****   else if(htim_base->Instance==TIM17)
 341              		.loc 1 207 8 is_stmt 1 view .LVU78
 342              		.loc 1 207 10 is_stmt 0 view .LVU79
 343 0012 264A     		ldr	r2, .L29+8
 344 0014 9342     		cmp	r3, r2
 345 0016 2ED0     		beq	.L28
 346              	.LVL15:
 347              	.L21:
 208:Core/Src/stm32h7xx_hal_msp.c ****   {
 209:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 0 */
 210:Core/Src/stm32h7xx_hal_msp.c **** 
 211:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 0 */
 212:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 213:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM17_CLK_ENABLE();
 214:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM17 interrupt Init */
 215:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM17_IRQn, 13, 0);
 216:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM17_IRQn);
 217:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 218:Core/Src/stm32h7xx_hal_msp.c **** 
 219:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM17_MspInit 1 */
 220:Core/Src/stm32h7xx_hal_msp.c ****   }
 221:Core/Src/stm32h7xx_hal_msp.c **** 
 222:Core/Src/stm32h7xx_hal_msp.c **** }
 348              		.loc 1 222 1 view .LVU80
 349 0018 05B0     		add	sp, sp, #20
 350              	.LCFI9:
 351              		.cfi_remember_state
 352              		.cfi_def_cfa_offset 4
 353              		@ sp needed
 354 001a 5DF804FB 		ldr	pc, [sp], #4
 355              	.LVL16:
 356              	.L26:
 357              	.LCFI10:
 358              		.cfi_restore_state
 185:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM15 interrupt Init */
 359              		.loc 1 185 5 is_stmt 1 view .LVU81
 360              	.LBB7:
 185:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM15 interrupt Init */
 361              		.loc 1 185 5 view .LVU82
 185:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM15 interrupt Init */
 362              		.loc 1 185 5 view .LVU83
 363 001e 244B     		ldr	r3, .L29+12
 364 0020 D3F8F020 		ldr	r2, [r3, #240]
 365 0024 42F48032 		orr	r2, r2, #65536
 366 0028 C3F8F020 		str	r2, [r3, #240]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s 			page 12


 185:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM15 interrupt Init */
 367              		.loc 1 185 5 view .LVU84
 368 002c D3F8F030 		ldr	r3, [r3, #240]
 369 0030 03F48033 		and	r3, r3, #65536
 370 0034 0193     		str	r3, [sp, #4]
 185:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM15 interrupt Init */
 371              		.loc 1 185 5 view .LVU85
 372 0036 019B     		ldr	r3, [sp, #4]
 373              	.LBE7:
 185:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM15 interrupt Init */
 374              		.loc 1 185 5 view .LVU86
 187:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM15_IRQn);
 375              		.loc 1 187 5 view .LVU87
 376 0038 0022     		movs	r2, #0
 377 003a 0E21     		movs	r1, #14
 378 003c 7420     		movs	r0, #116
 379              	.LVL17:
 187:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM15_IRQn);
 380              		.loc 1 187 5 is_stmt 0 view .LVU88
 381 003e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 382              	.LVL18:
 188:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspInit 1 */
 383              		.loc 1 188 5 is_stmt 1 view .LVU89
 384 0042 7420     		movs	r0, #116
 385 0044 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 386              	.LVL19:
 387 0048 E6E7     		b	.L21
 388              	.LVL20:
 389              	.L27:
 199:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM16 interrupt Init */
 390              		.loc 1 199 5 view .LVU90
 391              	.LBB8:
 199:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM16 interrupt Init */
 392              		.loc 1 199 5 view .LVU91
 199:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM16 interrupt Init */
 393              		.loc 1 199 5 view .LVU92
 394 004a 194B     		ldr	r3, .L29+12
 395 004c D3F8F020 		ldr	r2, [r3, #240]
 396 0050 42F40032 		orr	r2, r2, #131072
 397 0054 C3F8F020 		str	r2, [r3, #240]
 199:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM16 interrupt Init */
 398              		.loc 1 199 5 view .LVU93
 399 0058 D3F8F030 		ldr	r3, [r3, #240]
 400 005c 03F40033 		and	r3, r3, #131072
 401 0060 0293     		str	r3, [sp, #8]
 199:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM16 interrupt Init */
 402              		.loc 1 199 5 view .LVU94
 403 0062 029B     		ldr	r3, [sp, #8]
 404              	.LBE8:
 199:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM16 interrupt Init */
 405              		.loc 1 199 5 view .LVU95
 201:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM16_IRQn);
 406              		.loc 1 201 5 view .LVU96
 407 0064 0022     		movs	r2, #0
 408 0066 0C21     		movs	r1, #12
 409 0068 7520     		movs	r0, #117
 410              	.LVL21:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s 			page 13


 201:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM16_IRQn);
 411              		.loc 1 201 5 is_stmt 0 view .LVU97
 412 006a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 413              	.LVL22:
 202:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 414              		.loc 1 202 5 is_stmt 1 view .LVU98
 415 006e 7520     		movs	r0, #117
 416 0070 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 417              	.LVL23:
 418 0074 D0E7     		b	.L21
 419              	.LVL24:
 420              	.L28:
 213:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM17 interrupt Init */
 421              		.loc 1 213 5 view .LVU99
 422              	.LBB9:
 213:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM17 interrupt Init */
 423              		.loc 1 213 5 view .LVU100
 213:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM17 interrupt Init */
 424              		.loc 1 213 5 view .LVU101
 425 0076 0E4B     		ldr	r3, .L29+12
 426 0078 D3F8F020 		ldr	r2, [r3, #240]
 427 007c 42F48022 		orr	r2, r2, #262144
 428 0080 C3F8F020 		str	r2, [r3, #240]
 213:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM17 interrupt Init */
 429              		.loc 1 213 5 view .LVU102
 430 0084 D3F8F030 		ldr	r3, [r3, #240]
 431 0088 03F48023 		and	r3, r3, #262144
 432 008c 0393     		str	r3, [sp, #12]
 213:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM17 interrupt Init */
 433              		.loc 1 213 5 view .LVU103
 434 008e 039B     		ldr	r3, [sp, #12]
 435              	.LBE9:
 213:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM17 interrupt Init */
 436              		.loc 1 213 5 view .LVU104
 215:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM17_IRQn);
 437              		.loc 1 215 5 view .LVU105
 438 0090 0022     		movs	r2, #0
 439 0092 0D21     		movs	r1, #13
 440 0094 7620     		movs	r0, #118
 441              	.LVL25:
 215:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM17_IRQn);
 442              		.loc 1 215 5 is_stmt 0 view .LVU106
 443 0096 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 444              	.LVL26:
 216:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspInit 1 */
 445              		.loc 1 216 5 is_stmt 1 view .LVU107
 446 009a 7620     		movs	r0, #118
 447 009c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 448              	.LVL27:
 449              		.loc 1 222 1 is_stmt 0 view .LVU108
 450 00a0 BAE7     		b	.L21
 451              	.L30:
 452 00a2 00BF     		.align	2
 453              	.L29:
 454 00a4 00400140 		.word	1073823744
 455 00a8 00440140 		.word	1073824768
 456 00ac 00480140 		.word	1073825792
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s 			page 14


 457 00b0 00440258 		.word	1476543488
 458              		.cfi_endproc
 459              	.LFE336:
 461              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 462              		.align	1
 463              		.global	HAL_TIM_Base_MspDeInit
 464              		.syntax unified
 465              		.thumb
 466              		.thumb_func
 468              	HAL_TIM_Base_MspDeInit:
 469              	.LVL28:
 470              	.LFB337:
 223:Core/Src/stm32h7xx_hal_msp.c **** 
 224:Core/Src/stm32h7xx_hal_msp.c **** /**
 225:Core/Src/stm32h7xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 226:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 227:Core/Src/stm32h7xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 228:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 229:Core/Src/stm32h7xx_hal_msp.c **** */
 230:Core/Src/stm32h7xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 231:Core/Src/stm32h7xx_hal_msp.c **** {
 471              		.loc 1 231 1 is_stmt 1 view -0
 472              		.cfi_startproc
 473              		@ args = 0, pretend = 0, frame = 0
 474              		@ frame_needed = 0, uses_anonymous_args = 0
 475              		.loc 1 231 1 is_stmt 0 view .LVU110
 476 0000 08B5     		push	{r3, lr}
 477              	.LCFI11:
 478              		.cfi_def_cfa_offset 8
 479              		.cfi_offset 3, -8
 480              		.cfi_offset 14, -4
 232:Core/Src/stm32h7xx_hal_msp.c ****   if(htim_base->Instance==TIM15)
 481              		.loc 1 232 3 is_stmt 1 view .LVU111
 482              		.loc 1 232 15 is_stmt 0 view .LVU112
 483 0002 0368     		ldr	r3, [r0]
 484              		.loc 1 232 5 view .LVU113
 485 0004 154A     		ldr	r2, .L39
 486 0006 9342     		cmp	r3, r2
 487 0008 06D0     		beq	.L36
 233:Core/Src/stm32h7xx_hal_msp.c ****   {
 234:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspDeInit 0 */
 235:Core/Src/stm32h7xx_hal_msp.c **** 
 236:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM15_MspDeInit 0 */
 237:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 238:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM15_CLK_DISABLE();
 239:Core/Src/stm32h7xx_hal_msp.c **** 
 240:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM15 interrupt DeInit */
 241:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM15_IRQn);
 242:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspDeInit 1 */
 243:Core/Src/stm32h7xx_hal_msp.c **** 
 244:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM15_MspDeInit 1 */
 245:Core/Src/stm32h7xx_hal_msp.c ****   }
 246:Core/Src/stm32h7xx_hal_msp.c ****   else if(htim_base->Instance==TIM16)
 488              		.loc 1 246 8 is_stmt 1 view .LVU114
 489              		.loc 1 246 10 is_stmt 0 view .LVU115
 490 000a 154A     		ldr	r2, .L39+4
 491 000c 9342     		cmp	r3, r2
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s 			page 15


 492 000e 0ED0     		beq	.L37
 247:Core/Src/stm32h7xx_hal_msp.c ****   {
 248:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 0 */
 249:Core/Src/stm32h7xx_hal_msp.c **** 
 250:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 0 */
 251:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 252:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_DISABLE();
 253:Core/Src/stm32h7xx_hal_msp.c **** 
 254:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM16 interrupt DeInit */
 255:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM16_IRQn);
 256:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 257:Core/Src/stm32h7xx_hal_msp.c **** 
 258:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 1 */
 259:Core/Src/stm32h7xx_hal_msp.c ****   }
 260:Core/Src/stm32h7xx_hal_msp.c ****   else if(htim_base->Instance==TIM17)
 493              		.loc 1 260 8 is_stmt 1 view .LVU116
 494              		.loc 1 260 10 is_stmt 0 view .LVU117
 495 0010 144A     		ldr	r2, .L39+8
 496 0012 9342     		cmp	r3, r2
 497 0014 16D0     		beq	.L38
 498              	.LVL29:
 499              	.L31:
 261:Core/Src/stm32h7xx_hal_msp.c ****   {
 262:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 0 */
 263:Core/Src/stm32h7xx_hal_msp.c **** 
 264:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM17_MspDeInit 0 */
 265:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 266:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_TIM17_CLK_DISABLE();
 267:Core/Src/stm32h7xx_hal_msp.c **** 
 268:Core/Src/stm32h7xx_hal_msp.c ****     /* TIM17 interrupt DeInit */
 269:Core/Src/stm32h7xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM17_IRQn);
 270:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 271:Core/Src/stm32h7xx_hal_msp.c **** 
 272:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END TIM17_MspDeInit 1 */
 273:Core/Src/stm32h7xx_hal_msp.c ****   }
 274:Core/Src/stm32h7xx_hal_msp.c **** 
 275:Core/Src/stm32h7xx_hal_msp.c **** }
 500              		.loc 1 275 1 view .LVU118
 501 0016 08BD     		pop	{r3, pc}
 502              	.LVL30:
 503              	.L36:
 238:Core/Src/stm32h7xx_hal_msp.c **** 
 504              		.loc 1 238 5 is_stmt 1 view .LVU119
 505 0018 134A     		ldr	r2, .L39+12
 506 001a D2F8F030 		ldr	r3, [r2, #240]
 507 001e 23F48033 		bic	r3, r3, #65536
 508 0022 C2F8F030 		str	r3, [r2, #240]
 241:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspDeInit 1 */
 509              		.loc 1 241 5 view .LVU120
 510 0026 7420     		movs	r0, #116
 511              	.LVL31:
 241:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM15_MspDeInit 1 */
 512              		.loc 1 241 5 is_stmt 0 view .LVU121
 513 0028 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 514              	.LVL32:
 515 002c F3E7     		b	.L31
 516              	.LVL33:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s 			page 16


 517              	.L37:
 252:Core/Src/stm32h7xx_hal_msp.c **** 
 518              		.loc 1 252 5 is_stmt 1 view .LVU122
 519 002e 0E4A     		ldr	r2, .L39+12
 520 0030 D2F8F030 		ldr	r3, [r2, #240]
 521 0034 23F40033 		bic	r3, r3, #131072
 522 0038 C2F8F030 		str	r3, [r2, #240]
 255:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 523              		.loc 1 255 5 view .LVU123
 524 003c 7520     		movs	r0, #117
 525              	.LVL34:
 255:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 526              		.loc 1 255 5 is_stmt 0 view .LVU124
 527 003e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 528              	.LVL35:
 529 0042 E8E7     		b	.L31
 530              	.LVL36:
 531              	.L38:
 266:Core/Src/stm32h7xx_hal_msp.c **** 
 532              		.loc 1 266 5 is_stmt 1 view .LVU125
 533 0044 084A     		ldr	r2, .L39+12
 534 0046 D2F8F030 		ldr	r3, [r2, #240]
 535 004a 23F48023 		bic	r3, r3, #262144
 536 004e C2F8F030 		str	r3, [r2, #240]
 269:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 537              		.loc 1 269 5 view .LVU126
 538 0052 7620     		movs	r0, #118
 539              	.LVL37:
 269:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN TIM17_MspDeInit 1 */
 540              		.loc 1 269 5 is_stmt 0 view .LVU127
 541 0054 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 542              	.LVL38:
 543              		.loc 1 275 1 view .LVU128
 544 0058 DDE7     		b	.L31
 545              	.L40:
 546 005a 00BF     		.align	2
 547              	.L39:
 548 005c 00400140 		.word	1073823744
 549 0060 00440140 		.word	1073824768
 550 0064 00480140 		.word	1073825792
 551 0068 00440258 		.word	1476543488
 552              		.cfi_endproc
 553              	.LFE337:
 555              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 556              		.align	1
 557              		.global	HAL_UART_MspInit
 558              		.syntax unified
 559              		.thumb
 560              		.thumb_func
 562              	HAL_UART_MspInit:
 563              	.LVL39:
 564              	.LFB338:
 276:Core/Src/stm32h7xx_hal_msp.c **** 
 277:Core/Src/stm32h7xx_hal_msp.c **** /**
 278:Core/Src/stm32h7xx_hal_msp.c **** * @brief UART MSP Initialization
 279:Core/Src/stm32h7xx_hal_msp.c **** * This function configures the hardware resources used in this example
 280:Core/Src/stm32h7xx_hal_msp.c **** * @param huart: UART handle pointer
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s 			page 17


 281:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 282:Core/Src/stm32h7xx_hal_msp.c **** */
 283:Core/Src/stm32h7xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 284:Core/Src/stm32h7xx_hal_msp.c **** {
 565              		.loc 1 284 1 is_stmt 1 view -0
 566              		.cfi_startproc
 567              		@ args = 0, pretend = 0, frame = 224
 568              		@ frame_needed = 0, uses_anonymous_args = 0
 569              		.loc 1 284 1 is_stmt 0 view .LVU130
 570 0000 10B5     		push	{r4, lr}
 571              	.LCFI12:
 572              		.cfi_def_cfa_offset 8
 573              		.cfi_offset 4, -8
 574              		.cfi_offset 14, -4
 575 0002 B8B0     		sub	sp, sp, #224
 576              	.LCFI13:
 577              		.cfi_def_cfa_offset 232
 578 0004 0446     		mov	r4, r0
 285:Core/Src/stm32h7xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 579              		.loc 1 285 3 is_stmt 1 view .LVU131
 580              		.loc 1 285 20 is_stmt 0 view .LVU132
 581 0006 0021     		movs	r1, #0
 582 0008 3391     		str	r1, [sp, #204]
 583 000a 3491     		str	r1, [sp, #208]
 584 000c 3591     		str	r1, [sp, #212]
 585 000e 3691     		str	r1, [sp, #216]
 586 0010 3791     		str	r1, [sp, #220]
 286:Core/Src/stm32h7xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 587              		.loc 1 286 3 is_stmt 1 view .LVU133
 588              		.loc 1 286 28 is_stmt 0 view .LVU134
 589 0012 BC22     		movs	r2, #188
 590 0014 04A8     		add	r0, sp, #16
 591              	.LVL40:
 592              		.loc 1 286 28 view .LVU135
 593 0016 FFF7FEFF 		bl	memset
 594              	.LVL41:
 287:Core/Src/stm32h7xx_hal_msp.c ****   if(huart->Instance==UART4)
 595              		.loc 1 287 3 is_stmt 1 view .LVU136
 596              		.loc 1 287 11 is_stmt 0 view .LVU137
 597 001a 2368     		ldr	r3, [r4]
 598              		.loc 1 287 5 view .LVU138
 599 001c 344A     		ldr	r2, .L51
 600 001e 9342     		cmp	r3, r2
 601 0020 04D0     		beq	.L47
 288:Core/Src/stm32h7xx_hal_msp.c ****   {
 289:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 0 */
 290:Core/Src/stm32h7xx_hal_msp.c **** 
 291:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END UART4_MspInit 0 */
 292:Core/Src/stm32h7xx_hal_msp.c **** 
 293:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 294:Core/Src/stm32h7xx_hal_msp.c ****   */
 295:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 296:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 297:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 298:Core/Src/stm32h7xx_hal_msp.c ****     {
 299:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 300:Core/Src/stm32h7xx_hal_msp.c ****     }
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s 			page 18


 301:Core/Src/stm32h7xx_hal_msp.c **** 
 302:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 303:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_ENABLE();
 304:Core/Src/stm32h7xx_hal_msp.c **** 
 305:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 306:Core/Src/stm32h7xx_hal_msp.c ****     /**UART4 GPIO Configuration
 307:Core/Src/stm32h7xx_hal_msp.c ****     PA0     ------> UART4_TX
 308:Core/Src/stm32h7xx_hal_msp.c ****     PA1     ------> UART4_RX
 309:Core/Src/stm32h7xx_hal_msp.c ****     */
 310:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 311:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 312:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 313:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 314:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 315:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 316:Core/Src/stm32h7xx_hal_msp.c **** 
 317:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 1 */
 318:Core/Src/stm32h7xx_hal_msp.c **** 
 319:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END UART4_MspInit 1 */
 320:Core/Src/stm32h7xx_hal_msp.c ****   }
 321:Core/Src/stm32h7xx_hal_msp.c ****   else if(huart->Instance==USART1)
 602              		.loc 1 321 8 is_stmt 1 view .LVU139
 603              		.loc 1 321 10 is_stmt 0 view .LVU140
 604 0022 344A     		ldr	r2, .L51+4
 605 0024 9342     		cmp	r3, r2
 606 0026 31D0     		beq	.L48
 607              	.L41:
 322:Core/Src/stm32h7xx_hal_msp.c ****   {
 323:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 324:Core/Src/stm32h7xx_hal_msp.c **** 
 325:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 326:Core/Src/stm32h7xx_hal_msp.c **** 
 327:Core/Src/stm32h7xx_hal_msp.c ****   /** Initializes the peripherals clock
 328:Core/Src/stm32h7xx_hal_msp.c ****   */
 329:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 330:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 331:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 332:Core/Src/stm32h7xx_hal_msp.c ****     {
 333:Core/Src/stm32h7xx_hal_msp.c ****       Error_Handler();
 334:Core/Src/stm32h7xx_hal_msp.c ****     }
 335:Core/Src/stm32h7xx_hal_msp.c **** 
 336:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock enable */
 337:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 338:Core/Src/stm32h7xx_hal_msp.c **** 
 339:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 340:Core/Src/stm32h7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 341:Core/Src/stm32h7xx_hal_msp.c ****     PA9     ------> USART1_TX
 342:Core/Src/stm32h7xx_hal_msp.c ****     PA10     ------> USART1_RX
 343:Core/Src/stm32h7xx_hal_msp.c ****     */
 344:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 345:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 346:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 347:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 348:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 349:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 350:Core/Src/stm32h7xx_hal_msp.c **** 
 351:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s 			page 19


 352:Core/Src/stm32h7xx_hal_msp.c **** 
 353:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 354:Core/Src/stm32h7xx_hal_msp.c ****   }
 355:Core/Src/stm32h7xx_hal_msp.c **** 
 356:Core/Src/stm32h7xx_hal_msp.c **** }
 608              		.loc 1 356 1 view .LVU141
 609 0028 38B0     		add	sp, sp, #224
 610              	.LCFI14:
 611              		.cfi_remember_state
 612              		.cfi_def_cfa_offset 8
 613              		@ sp needed
 614 002a 10BD     		pop	{r4, pc}
 615              	.LVL42:
 616              	.L47:
 617              	.LCFI15:
 618              		.cfi_restore_state
 295:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 619              		.loc 1 295 5 is_stmt 1 view .LVU142
 295:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 620              		.loc 1 295 46 is_stmt 0 view .LVU143
 621 002c 0223     		movs	r3, #2
 622 002e 0493     		str	r3, [sp, #16]
 296:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 623              		.loc 1 296 5 is_stmt 1 view .LVU144
 297:Core/Src/stm32h7xx_hal_msp.c ****     {
 624              		.loc 1 297 5 view .LVU145
 297:Core/Src/stm32h7xx_hal_msp.c ****     {
 625              		.loc 1 297 9 is_stmt 0 view .LVU146
 626 0030 04A8     		add	r0, sp, #16
 627 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 628              	.LVL43:
 297:Core/Src/stm32h7xx_hal_msp.c ****     {
 629              		.loc 1 297 8 view .LVU147
 630 0036 30BB     		cbnz	r0, .L49
 631              	.L43:
 303:Core/Src/stm32h7xx_hal_msp.c **** 
 632              		.loc 1 303 5 is_stmt 1 view .LVU148
 633              	.LBB10:
 303:Core/Src/stm32h7xx_hal_msp.c **** 
 634              		.loc 1 303 5 view .LVU149
 303:Core/Src/stm32h7xx_hal_msp.c **** 
 635              		.loc 1 303 5 view .LVU150
 636 0038 2F4B     		ldr	r3, .L51+8
 637 003a D3F8E820 		ldr	r2, [r3, #232]
 638 003e 42F40022 		orr	r2, r2, #524288
 639 0042 C3F8E820 		str	r2, [r3, #232]
 303:Core/Src/stm32h7xx_hal_msp.c **** 
 640              		.loc 1 303 5 view .LVU151
 641 0046 D3F8E820 		ldr	r2, [r3, #232]
 642 004a 02F40022 		and	r2, r2, #524288
 643 004e 0092     		str	r2, [sp]
 303:Core/Src/stm32h7xx_hal_msp.c **** 
 644              		.loc 1 303 5 view .LVU152
 645 0050 009A     		ldr	r2, [sp]
 646              	.LBE10:
 303:Core/Src/stm32h7xx_hal_msp.c **** 
 647              		.loc 1 303 5 view .LVU153
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s 			page 20


 305:Core/Src/stm32h7xx_hal_msp.c ****     /**UART4 GPIO Configuration
 648              		.loc 1 305 5 view .LVU154
 649              	.LBB11:
 305:Core/Src/stm32h7xx_hal_msp.c ****     /**UART4 GPIO Configuration
 650              		.loc 1 305 5 view .LVU155
 305:Core/Src/stm32h7xx_hal_msp.c ****     /**UART4 GPIO Configuration
 651              		.loc 1 305 5 view .LVU156
 652 0052 D3F8E020 		ldr	r2, [r3, #224]
 653 0056 42F00102 		orr	r2, r2, #1
 654 005a C3F8E020 		str	r2, [r3, #224]
 305:Core/Src/stm32h7xx_hal_msp.c ****     /**UART4 GPIO Configuration
 655              		.loc 1 305 5 view .LVU157
 656 005e D3F8E030 		ldr	r3, [r3, #224]
 657 0062 03F00103 		and	r3, r3, #1
 658 0066 0193     		str	r3, [sp, #4]
 305:Core/Src/stm32h7xx_hal_msp.c ****     /**UART4 GPIO Configuration
 659              		.loc 1 305 5 view .LVU158
 660 0068 019B     		ldr	r3, [sp, #4]
 661              	.LBE11:
 305:Core/Src/stm32h7xx_hal_msp.c ****     /**UART4 GPIO Configuration
 662              		.loc 1 305 5 view .LVU159
 310:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 663              		.loc 1 310 5 view .LVU160
 310:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 664              		.loc 1 310 25 is_stmt 0 view .LVU161
 665 006a 0323     		movs	r3, #3
 666 006c 3393     		str	r3, [sp, #204]
 311:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 667              		.loc 1 311 5 is_stmt 1 view .LVU162
 311:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 668              		.loc 1 311 26 is_stmt 0 view .LVU163
 669 006e 0222     		movs	r2, #2
 670 0070 3492     		str	r2, [sp, #208]
 312:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 671              		.loc 1 312 5 is_stmt 1 view .LVU164
 312:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 672              		.loc 1 312 26 is_stmt 0 view .LVU165
 673 0072 0022     		movs	r2, #0
 674 0074 3592     		str	r2, [sp, #212]
 313:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 675              		.loc 1 313 5 is_stmt 1 view .LVU166
 313:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 676              		.loc 1 313 27 is_stmt 0 view .LVU167
 677 0076 3693     		str	r3, [sp, #216]
 314:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 678              		.loc 1 314 5 is_stmt 1 view .LVU168
 314:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 679              		.loc 1 314 31 is_stmt 0 view .LVU169
 680 0078 0823     		movs	r3, #8
 681 007a 3793     		str	r3, [sp, #220]
 315:Core/Src/stm32h7xx_hal_msp.c **** 
 682              		.loc 1 315 5 is_stmt 1 view .LVU170
 683 007c 33A9     		add	r1, sp, #204
 684 007e 1F48     		ldr	r0, .L51+12
 685 0080 FFF7FEFF 		bl	HAL_GPIO_Init
 686              	.LVL44:
 687 0084 D0E7     		b	.L41
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s 			page 21


 688              	.L49:
 299:Core/Src/stm32h7xx_hal_msp.c ****     }
 689              		.loc 1 299 7 view .LVU171
 690 0086 FFF7FEFF 		bl	Error_Handler
 691              	.LVL45:
 692 008a D5E7     		b	.L43
 693              	.L48:
 329:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 694              		.loc 1 329 5 view .LVU172
 329:Core/Src/stm32h7xx_hal_msp.c ****     PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 695              		.loc 1 329 46 is_stmt 0 view .LVU173
 696 008c 0123     		movs	r3, #1
 697 008e 0493     		str	r3, [sp, #16]
 330:Core/Src/stm32h7xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 698              		.loc 1 330 5 is_stmt 1 view .LVU174
 331:Core/Src/stm32h7xx_hal_msp.c ****     {
 699              		.loc 1 331 5 view .LVU175
 331:Core/Src/stm32h7xx_hal_msp.c ****     {
 700              		.loc 1 331 9 is_stmt 0 view .LVU176
 701 0090 04A8     		add	r0, sp, #16
 702 0092 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 703              	.LVL46:
 331:Core/Src/stm32h7xx_hal_msp.c ****     {
 704              		.loc 1 331 8 view .LVU177
 705 0096 40BB     		cbnz	r0, .L50
 706              	.L45:
 337:Core/Src/stm32h7xx_hal_msp.c **** 
 707              		.loc 1 337 5 is_stmt 1 view .LVU178
 708              	.LBB12:
 337:Core/Src/stm32h7xx_hal_msp.c **** 
 709              		.loc 1 337 5 view .LVU179
 337:Core/Src/stm32h7xx_hal_msp.c **** 
 710              		.loc 1 337 5 view .LVU180
 711 0098 174B     		ldr	r3, .L51+8
 712 009a D3F8F020 		ldr	r2, [r3, #240]
 713 009e 42F01002 		orr	r2, r2, #16
 714 00a2 C3F8F020 		str	r2, [r3, #240]
 337:Core/Src/stm32h7xx_hal_msp.c **** 
 715              		.loc 1 337 5 view .LVU181
 716 00a6 D3F8F020 		ldr	r2, [r3, #240]
 717 00aa 02F01002 		and	r2, r2, #16
 718 00ae 0292     		str	r2, [sp, #8]
 337:Core/Src/stm32h7xx_hal_msp.c **** 
 719              		.loc 1 337 5 view .LVU182
 720 00b0 029A     		ldr	r2, [sp, #8]
 721              	.LBE12:
 337:Core/Src/stm32h7xx_hal_msp.c **** 
 722              		.loc 1 337 5 view .LVU183
 339:Core/Src/stm32h7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 723              		.loc 1 339 5 view .LVU184
 724              	.LBB13:
 339:Core/Src/stm32h7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 725              		.loc 1 339 5 view .LVU185
 339:Core/Src/stm32h7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 726              		.loc 1 339 5 view .LVU186
 727 00b2 D3F8E020 		ldr	r2, [r3, #224]
 728 00b6 42F00102 		orr	r2, r2, #1
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s 			page 22


 729 00ba C3F8E020 		str	r2, [r3, #224]
 339:Core/Src/stm32h7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 730              		.loc 1 339 5 view .LVU187
 731 00be D3F8E030 		ldr	r3, [r3, #224]
 732 00c2 03F00103 		and	r3, r3, #1
 733 00c6 0393     		str	r3, [sp, #12]
 339:Core/Src/stm32h7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 734              		.loc 1 339 5 view .LVU188
 735 00c8 039B     		ldr	r3, [sp, #12]
 736              	.LBE13:
 339:Core/Src/stm32h7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 737              		.loc 1 339 5 view .LVU189
 344:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 738              		.loc 1 344 5 view .LVU190
 344:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 739              		.loc 1 344 25 is_stmt 0 view .LVU191
 740 00ca 4FF4C063 		mov	r3, #1536
 741 00ce 3393     		str	r3, [sp, #204]
 345:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 742              		.loc 1 345 5 is_stmt 1 view .LVU192
 345:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 743              		.loc 1 345 26 is_stmt 0 view .LVU193
 744 00d0 0223     		movs	r3, #2
 745 00d2 3493     		str	r3, [sp, #208]
 346:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 746              		.loc 1 346 5 is_stmt 1 view .LVU194
 346:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 747              		.loc 1 346 26 is_stmt 0 view .LVU195
 748 00d4 0023     		movs	r3, #0
 749 00d6 3593     		str	r3, [sp, #212]
 347:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 750              		.loc 1 347 5 is_stmt 1 view .LVU196
 347:Core/Src/stm32h7xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 751              		.loc 1 347 27 is_stmt 0 view .LVU197
 752 00d8 0323     		movs	r3, #3
 753 00da 3693     		str	r3, [sp, #216]
 348:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 754              		.loc 1 348 5 is_stmt 1 view .LVU198
 348:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 755              		.loc 1 348 31 is_stmt 0 view .LVU199
 756 00dc 0723     		movs	r3, #7
 757 00de 3793     		str	r3, [sp, #220]
 349:Core/Src/stm32h7xx_hal_msp.c **** 
 758              		.loc 1 349 5 is_stmt 1 view .LVU200
 759 00e0 33A9     		add	r1, sp, #204
 760 00e2 0648     		ldr	r0, .L51+12
 761 00e4 FFF7FEFF 		bl	HAL_GPIO_Init
 762              	.LVL47:
 763              		.loc 1 356 1 is_stmt 0 view .LVU201
 764 00e8 9EE7     		b	.L41
 765              	.L50:
 333:Core/Src/stm32h7xx_hal_msp.c ****     }
 766              		.loc 1 333 7 is_stmt 1 view .LVU202
 767 00ea FFF7FEFF 		bl	Error_Handler
 768              	.LVL48:
 769 00ee D3E7     		b	.L45
 770              	.L52:
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s 			page 23


 771              		.align	2
 772              	.L51:
 773 00f0 004C0040 		.word	1073761280
 774 00f4 00100140 		.word	1073811456
 775 00f8 00440258 		.word	1476543488
 776 00fc 00000258 		.word	1476526080
 777              		.cfi_endproc
 778              	.LFE338:
 780              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 781              		.align	1
 782              		.global	HAL_UART_MspDeInit
 783              		.syntax unified
 784              		.thumb
 785              		.thumb_func
 787              	HAL_UART_MspDeInit:
 788              	.LVL49:
 789              	.LFB339:
 357:Core/Src/stm32h7xx_hal_msp.c **** 
 358:Core/Src/stm32h7xx_hal_msp.c **** /**
 359:Core/Src/stm32h7xx_hal_msp.c **** * @brief UART MSP De-Initialization
 360:Core/Src/stm32h7xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 361:Core/Src/stm32h7xx_hal_msp.c **** * @param huart: UART handle pointer
 362:Core/Src/stm32h7xx_hal_msp.c **** * @retval None
 363:Core/Src/stm32h7xx_hal_msp.c **** */
 364:Core/Src/stm32h7xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 365:Core/Src/stm32h7xx_hal_msp.c **** {
 790              		.loc 1 365 1 view -0
 791              		.cfi_startproc
 792              		@ args = 0, pretend = 0, frame = 0
 793              		@ frame_needed = 0, uses_anonymous_args = 0
 794              		.loc 1 365 1 is_stmt 0 view .LVU204
 795 0000 08B5     		push	{r3, lr}
 796              	.LCFI16:
 797              		.cfi_def_cfa_offset 8
 798              		.cfi_offset 3, -8
 799              		.cfi_offset 14, -4
 366:Core/Src/stm32h7xx_hal_msp.c ****   if(huart->Instance==UART4)
 800              		.loc 1 366 3 is_stmt 1 view .LVU205
 801              		.loc 1 366 11 is_stmt 0 view .LVU206
 802 0002 0368     		ldr	r3, [r0]
 803              		.loc 1 366 5 view .LVU207
 804 0004 0F4A     		ldr	r2, .L59
 805 0006 9342     		cmp	r3, r2
 806 0008 03D0     		beq	.L57
 367:Core/Src/stm32h7xx_hal_msp.c ****   {
 368:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspDeInit 0 */
 369:Core/Src/stm32h7xx_hal_msp.c **** 
 370:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END UART4_MspDeInit 0 */
 371:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 372:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_DISABLE();
 373:Core/Src/stm32h7xx_hal_msp.c **** 
 374:Core/Src/stm32h7xx_hal_msp.c ****     /**UART4 GPIO Configuration
 375:Core/Src/stm32h7xx_hal_msp.c ****     PA0     ------> UART4_TX
 376:Core/Src/stm32h7xx_hal_msp.c ****     PA1     ------> UART4_RX
 377:Core/Src/stm32h7xx_hal_msp.c ****     */
 378:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0|GPIO_PIN_1);
 379:Core/Src/stm32h7xx_hal_msp.c **** 
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s 			page 24


 380:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspDeInit 1 */
 381:Core/Src/stm32h7xx_hal_msp.c **** 
 382:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END UART4_MspDeInit 1 */
 383:Core/Src/stm32h7xx_hal_msp.c ****   }
 384:Core/Src/stm32h7xx_hal_msp.c ****   else if(huart->Instance==USART1)
 807              		.loc 1 384 8 is_stmt 1 view .LVU208
 808              		.loc 1 384 10 is_stmt 0 view .LVU209
 809 000a 0F4A     		ldr	r2, .L59+4
 810 000c 9342     		cmp	r3, r2
 811 000e 0CD0     		beq	.L58
 812              	.LVL50:
 813              	.L53:
 385:Core/Src/stm32h7xx_hal_msp.c ****   {
 386:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 387:Core/Src/stm32h7xx_hal_msp.c **** 
 388:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 389:Core/Src/stm32h7xx_hal_msp.c ****     /* Peripheral clock disable */
 390:Core/Src/stm32h7xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 391:Core/Src/stm32h7xx_hal_msp.c **** 
 392:Core/Src/stm32h7xx_hal_msp.c ****     /**USART1 GPIO Configuration
 393:Core/Src/stm32h7xx_hal_msp.c ****     PA9     ------> USART1_TX
 394:Core/Src/stm32h7xx_hal_msp.c ****     PA10     ------> USART1_RX
 395:Core/Src/stm32h7xx_hal_msp.c ****     */
 396:Core/Src/stm32h7xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 397:Core/Src/stm32h7xx_hal_msp.c **** 
 398:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 399:Core/Src/stm32h7xx_hal_msp.c **** 
 400:Core/Src/stm32h7xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 401:Core/Src/stm32h7xx_hal_msp.c ****   }
 402:Core/Src/stm32h7xx_hal_msp.c **** 
 403:Core/Src/stm32h7xx_hal_msp.c **** }
 814              		.loc 1 403 1 view .LVU210
 815 0010 08BD     		pop	{r3, pc}
 816              	.LVL51:
 817              	.L57:
 372:Core/Src/stm32h7xx_hal_msp.c **** 
 818              		.loc 1 372 5 is_stmt 1 view .LVU211
 819 0012 0E4A     		ldr	r2, .L59+8
 820 0014 D2F8E830 		ldr	r3, [r2, #232]
 821 0018 23F40023 		bic	r3, r3, #524288
 822 001c C2F8E830 		str	r3, [r2, #232]
 378:Core/Src/stm32h7xx_hal_msp.c **** 
 823              		.loc 1 378 5 view .LVU212
 824 0020 0321     		movs	r1, #3
 825 0022 0B48     		ldr	r0, .L59+12
 826              	.LVL52:
 378:Core/Src/stm32h7xx_hal_msp.c **** 
 827              		.loc 1 378 5 is_stmt 0 view .LVU213
 828 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 829              	.LVL53:
 830 0028 F2E7     		b	.L53
 831              	.LVL54:
 832              	.L58:
 390:Core/Src/stm32h7xx_hal_msp.c **** 
 833              		.loc 1 390 5 is_stmt 1 view .LVU214
 834 002a 084A     		ldr	r2, .L59+8
 835 002c D2F8F030 		ldr	r3, [r2, #240]
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s 			page 25


 836 0030 23F01003 		bic	r3, r3, #16
 837 0034 C2F8F030 		str	r3, [r2, #240]
 396:Core/Src/stm32h7xx_hal_msp.c **** 
 838              		.loc 1 396 5 view .LVU215
 839 0038 4FF4C061 		mov	r1, #1536
 840 003c 0448     		ldr	r0, .L59+12
 841              	.LVL55:
 396:Core/Src/stm32h7xx_hal_msp.c **** 
 842              		.loc 1 396 5 is_stmt 0 view .LVU216
 843 003e FFF7FEFF 		bl	HAL_GPIO_DeInit
 844              	.LVL56:
 845              		.loc 1 403 1 view .LVU217
 846 0042 E5E7     		b	.L53
 847              	.L60:
 848              		.align	2
 849              	.L59:
 850 0044 004C0040 		.word	1073761280
 851 0048 00100140 		.word	1073811456
 852 004c 00440258 		.word	1476543488
 853 0050 00000258 		.word	1476526080
 854              		.cfi_endproc
 855              	.LFE339:
 857              		.text
 858              	.Letext0:
 859              		.file 2 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\machine\\_default_types.h"
 860              		.file 3 "d:\\3.tools\\arm_gcc_toolchain\\arm-none-eabi\\include\\sys\\_stdint.h"
 861              		.file 4 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h743xx.h"
 862              		.file 5 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 863              		.file 6 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 864              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc_ex.h"
 865              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 866              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 867              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_adc.h"
 868              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 869              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 870              		.file 13 "Core/Inc/main.h"
 871              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 872              		.file 15 "<built-in>"
ARM GAS  C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s 			page 26


DEFINED SYMBOLS
                            *ABS*:00000000 stm32h7xx_hal_msp.c
C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s:19     .text.HAL_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s:25     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s:61     .text.HAL_MspInit:00000020 $d
C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s:66     .text.HAL_ADC_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s:72     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s:223    .text.HAL_ADC_MspInit:000000b0 $d
C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s:232    .text.HAL_ADC_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s:238    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s:299    .text.HAL_ADC_MspDeInit:00000048 $d
C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s:308    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s:314    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s:454    .text.HAL_TIM_Base_MspInit:000000a4 $d
C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s:462    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s:468    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s:548    .text.HAL_TIM_Base_MspDeInit:0000005c $d
C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s:556    .text.HAL_UART_MspInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s:562    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s:773    .text.HAL_UART_MspInit:000000f0 $d
C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s:781    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s:787    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\jisu8\AppData\Local\Temp\ccD9Q6Tk.s:850    .text.HAL_UART_MspDeInit:00000044 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
memset
HAL_RCCEx_PeriphCLKConfig
Error_Handler
