# Test Program by Arceus3251
#
# The left side bit
IMM 1
CPY 0 ADDR
IMM 0b00010000
CPY 0 DATA
IMM 0b00110000
CPY 0 DATA
IMM 0b00100000
CPY 0 DATA
# Transitioning from left to top
IMM 0b00100001
CPY 0 DATA
IMM 0b00000001
CPY 0 DATA
IMM 9
CPY 0 3
IMM 2
CPY 0 2
# Run across the top
LABEL FOR_ONE
GTE 2 3 AFTER
CPY 2 ADDR
IMM 1
CPY 0 DATA
SUB 2 0 2
CPY 2 ADDR
IMM 0
CPY 0 DATA
IMM 2
ADD 0 2 2
JMP FOR_ONE
LABEL AFTER
# Transition from top to right
IMM 8
CPY 0 ADDR
IMM 0b00000011
CPY 0 DATA
IMM 0b00000010
CPY 0 DATA
IMM 0b00000110
CPY 0 DATA
IMM 0b00000100
CPY 0 DATA
IMM 0b00001100
CPY 0 DATA
IMM 0b00001000
CPY 0 DATA
# Run across the bottom
IMM 0
CPY 0 3
IMM 7
CPY 0 2
LABEL FOR_TWO
LTE 2 3 END
CPY 2 9
IMM 0b00001000
CPY 0 DATA
IMM 1
ADD 2 0 2
CPY 2 9
IMM 0
CPY 0 DATA
IMM 2
SUB 2 0 2
JMP FOR_TWO
LABEL END
JMP 0
