<profile>

<section name = "Vivado HLS Report for 'dataflow_in_loop_out'" level="0">
<item name = "Date">Sat Feb 15 15:52:12 2020
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">Video_Mandelbrot_Generator</item>
<item name = "Solution">solution3_pipline_mandel</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020i-clg484-1L</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.516, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">81, 529, 82, 530, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="inner_proc_U0">inner_proc, 81, 529, 81, 529, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 6, 875, 2237, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">-, -, -, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 2, ~0, 4, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="inner_proc_U0">inner_proc, 0, 6, 875, 2237, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="img_0_data_stream_0_V_din">out, 8, ap_fifo, img_0_data_stream_0_V, pointer</column>
<column name="img_0_data_stream_0_V_full_n">in, 1, ap_fifo, img_0_data_stream_0_V, pointer</column>
<column name="img_0_data_stream_0_V_write">out, 1, ap_fifo, img_0_data_stream_0_V, pointer</column>
<column name="img_0_data_stream_1_V_din">out, 8, ap_fifo, img_0_data_stream_1_V, pointer</column>
<column name="img_0_data_stream_1_V_full_n">in, 1, ap_fifo, img_0_data_stream_1_V, pointer</column>
<column name="img_0_data_stream_1_V_write">out, 1, ap_fifo, img_0_data_stream_1_V, pointer</column>
<column name="img_0_data_stream_2_V_din">out, 8, ap_fifo, img_0_data_stream_2_V, pointer</column>
<column name="img_0_data_stream_2_V_full_n">in, 1, ap_fifo, img_0_data_stream_2_V, pointer</column>
<column name="img_0_data_stream_2_V_write">out, 1, ap_fifo, img_0_data_stream_2_V, pointer</column>
<column name="im_V">in, 18, ap_none, im_V, scalar</column>
<column name="im_V_ap_vld">in, 1, ap_none, im_V, scalar</column>
<column name="v_assign">in, 3, ap_none, v_assign, scalar</column>
<column name="v_assign_ap_vld">in, 1, ap_none, v_assign, scalar</column>
<column name="re_V">in, 18, ap_none, re_V, scalar</column>
<column name="re_V_ap_vld">in, 1, ap_none, re_V, scalar</column>
<column name="zoom_factor_V">in, 18, ap_none, zoom_factor_V, scalar</column>
<column name="zoom_factor_V_ap_vld">in, 1, ap_none, zoom_factor_V, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, dataflow_in_loop_out, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dataflow_in_loop_out, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dataflow_in_loop_out, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dataflow_in_loop_out, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dataflow_in_loop_out, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dataflow_in_loop_out, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, dataflow_in_loop_out, return value</column>
</table>
</item>
</section>
</profile>
