#ifndef __GENERATED_CSR_H
#define __GENERATED_CSR_H
#define CSR_CAS_BASE 0xe0006800
#define CSR_CAS_LEDS_OUT_ADDR 0xe0006800
#define CSR_CAS_LEDS_OUT_SIZE 1
#define CSR_CAS_SWITCHES_IN_ADDR 0xe0006804
#define CSR_CAS_SWITCHES_IN_SIZE 1
#define CSR_CAS_BUTTONS_EV_STATUS_ADDR 0xe0006808
#define CSR_CAS_BUTTONS_EV_STATUS_SIZE 1
#define CSR_CAS_BUTTONS_EV_PENDING_ADDR 0xe000680c
#define CSR_CAS_BUTTONS_EV_PENDING_SIZE 1
#define CSR_CAS_BUTTONS_EV_ENABLE_ADDR 0xe0006810
#define CSR_CAS_BUTTONS_EV_ENABLE_SIZE 1
#define CSR_CTRL_BASE 0xe0000000
#define CSR_CTRL_RESET_ADDR 0xe0000000
#define CSR_CTRL_RESET_SIZE 1
#define CSR_CTRL_SCRATCH_ADDR 0xe0000004
#define CSR_CTRL_SCRATCH_SIZE 4
#define CSR_CTRL_BUS_ERRORS_ADDR 0xe0000014
#define CSR_CTRL_BUS_ERRORS_SIZE 4
#define CSR_DDRPHY_BASE 0xe0005800
#define CSR_DDRPHY_HALF_SYS8X_TAPS_ADDR 0xe0005800
#define CSR_DDRPHY_HALF_SYS8X_TAPS_SIZE 1
#define CSR_DDRPHY_DLY_SEL_ADDR 0xe0005804
#define CSR_DDRPHY_DLY_SEL_SIZE 1
#define CSR_DDRPHY_RDLY_DQ_RST_ADDR 0xe0005808
#define CSR_DDRPHY_RDLY_DQ_RST_SIZE 1
#define CSR_DDRPHY_RDLY_DQ_INC_ADDR 0xe000580c
#define CSR_DDRPHY_RDLY_DQ_INC_SIZE 1
#define CSR_DDRPHY_RDLY_DQ_BITSLIP_RST_ADDR 0xe0005810
#define CSR_DDRPHY_RDLY_DQ_BITSLIP_RST_SIZE 1
#define CSR_DDRPHY_RDLY_DQ_BITSLIP_ADDR 0xe0005814
#define CSR_DDRPHY_RDLY_DQ_BITSLIP_SIZE 1
#define CSR_ETHMAC_BASE 0xe0007800
#define CSR_ETHMAC_SRAM_WRITER_SLOT_ADDR 0xe0007800
#define CSR_ETHMAC_SRAM_WRITER_SLOT_SIZE 1
#define CSR_ETHMAC_SRAM_WRITER_LENGTH_ADDR 0xe0007804
#define CSR_ETHMAC_SRAM_WRITER_LENGTH_SIZE 4
#define CSR_ETHMAC_SRAM_WRITER_ERRORS_ADDR 0xe0007814
#define CSR_ETHMAC_SRAM_WRITER_ERRORS_SIZE 4
#define CSR_ETHMAC_SRAM_WRITER_EV_STATUS_ADDR 0xe0007824
#define CSR_ETHMAC_SRAM_WRITER_EV_STATUS_SIZE 1
#define CSR_ETHMAC_SRAM_WRITER_EV_PENDING_ADDR 0xe0007828
#define CSR_ETHMAC_SRAM_WRITER_EV_PENDING_SIZE 1
#define CSR_ETHMAC_SRAM_WRITER_EV_ENABLE_ADDR 0xe000782c
#define CSR_ETHMAC_SRAM_WRITER_EV_ENABLE_SIZE 1
#define CSR_ETHMAC_SRAM_READER_START_ADDR 0xe0007830
#define CSR_ETHMAC_SRAM_READER_START_SIZE 1
#define CSR_ETHMAC_SRAM_READER_READY_ADDR 0xe0007834
#define CSR_ETHMAC_SRAM_READER_READY_SIZE 1
#define CSR_ETHMAC_SRAM_READER_LEVEL_ADDR 0xe0007838
#define CSR_ETHMAC_SRAM_READER_LEVEL_SIZE 1
#define CSR_ETHMAC_SRAM_READER_SLOT_ADDR 0xe000783c
#define CSR_ETHMAC_SRAM_READER_SLOT_SIZE 1
#define CSR_ETHMAC_SRAM_READER_LENGTH_ADDR 0xe0007840
#define CSR_ETHMAC_SRAM_READER_LENGTH_SIZE 2
#define CSR_ETHMAC_SRAM_READER_EV_STATUS_ADDR 0xe0007848
#define CSR_ETHMAC_SRAM_READER_EV_STATUS_SIZE 1
#define CSR_ETHMAC_SRAM_READER_EV_PENDING_ADDR 0xe000784c
#define CSR_ETHMAC_SRAM_READER_EV_PENDING_SIZE 1
#define CSR_ETHMAC_SRAM_READER_EV_ENABLE_ADDR 0xe0007850
#define CSR_ETHMAC_SRAM_READER_EV_ENABLE_SIZE 1
#define CSR_ETHMAC_PREAMBLE_CRC_ADDR 0xe0007854
#define CSR_ETHMAC_PREAMBLE_CRC_SIZE 1
#define CSR_ETHMAC_PREAMBLE_ERRORS_ADDR 0xe0007858
#define CSR_ETHMAC_PREAMBLE_ERRORS_SIZE 4
#define CSR_ETHMAC_CRC_ERRORS_ADDR 0xe0007868
#define CSR_ETHMAC_CRC_ERRORS_SIZE 4
#define CSR_ETHPHY_BASE 0xe0007000
#define CSR_ETHPHY_CRG_RESET_ADDR 0xe0007000
#define CSR_ETHPHY_CRG_RESET_SIZE 1
#define CSR_ETHPHY_MDIO_W_ADDR 0xe0007004
#define CSR_ETHPHY_MDIO_W_SIZE 1
#define CSR_ETHPHY_MDIO_R_ADDR 0xe0007008
#define CSR_ETHPHY_MDIO_R_SIZE 1
#define CSR_INFO_BASE 0xe0006000
#define CSR_INFO_DNA_ID_ADDR 0xe0006000
#define CSR_INFO_DNA_ID_SIZE 8
#define CSR_INFO_GIT_COMMIT_ADDR 0xe0006020
#define CSR_INFO_GIT_COMMIT_SIZE 20
#define CSR_INFO_PLATFORM_PLATFORM_ADDR 0xe0006070
#define CSR_INFO_PLATFORM_PLATFORM_SIZE 8
#define CSR_INFO_PLATFORM_TARGET_ADDR 0xe0006090
#define CSR_INFO_PLATFORM_TARGET_SIZE 8
#define CSR_INFO_XADC_TEMPERATURE_ADDR 0xe00060b0
#define CSR_INFO_XADC_TEMPERATURE_SIZE 2
#define CSR_INFO_XADC_VCCINT_ADDR 0xe00060b8
#define CSR_INFO_XADC_VCCINT_SIZE 2
#define CSR_INFO_XADC_VCCAUX_ADDR 0xe00060c0
#define CSR_INFO_XADC_VCCAUX_SIZE 2
#define CSR_INFO_XADC_VCCBRAM_ADDR 0xe00060c8
#define CSR_INFO_XADC_VCCBRAM_SIZE 2
#define CSR_SDRAM_BASE 0xe0004000
#define CSR_SDRAM_DFII_CONTROL_ADDR 0xe0004000
#define CSR_SDRAM_DFII_CONTROL_SIZE 1
#define CSR_SDRAM_DFII_PI0_COMMAND_ADDR 0xe0004004
#define CSR_SDRAM_DFII_PI0_COMMAND_SIZE 1
#define CSR_SDRAM_DFII_PI0_COMMAND_ISSUE_ADDR 0xe0004008
#define CSR_SDRAM_DFII_PI0_COMMAND_ISSUE_SIZE 1
#define CSR_SDRAM_DFII_PI0_ADDRESS_ADDR 0xe000400c
#define CSR_SDRAM_DFII_PI0_ADDRESS_SIZE 2
#define CSR_SDRAM_DFII_PI0_BADDRESS_ADDR 0xe0004014
#define CSR_SDRAM_DFII_PI0_BADDRESS_SIZE 1
#define CSR_SDRAM_DFII_PI0_WRDATA_ADDR 0xe0004018
#define CSR_SDRAM_DFII_PI0_WRDATA_SIZE 4
#define CSR_SDRAM_DFII_PI0_RDDATA_ADDR 0xe0004028
#define CSR_SDRAM_DFII_PI0_RDDATA_SIZE 4
#define CSR_SDRAM_DFII_PI1_COMMAND_ADDR 0xe0004038
#define CSR_SDRAM_DFII_PI1_COMMAND_SIZE 1
#define CSR_SDRAM_DFII_PI1_COMMAND_ISSUE_ADDR 0xe000403c
#define CSR_SDRAM_DFII_PI1_COMMAND_ISSUE_SIZE 1
#define CSR_SDRAM_DFII_PI1_ADDRESS_ADDR 0xe0004040
#define CSR_SDRAM_DFII_PI1_ADDRESS_SIZE 2
#define CSR_SDRAM_DFII_PI1_BADDRESS_ADDR 0xe0004048
#define CSR_SDRAM_DFII_PI1_BADDRESS_SIZE 1
#define CSR_SDRAM_DFII_PI1_WRDATA_ADDR 0xe000404c
#define CSR_SDRAM_DFII_PI1_WRDATA_SIZE 4
#define CSR_SDRAM_DFII_PI1_RDDATA_ADDR 0xe000405c
#define CSR_SDRAM_DFII_PI1_RDDATA_SIZE 4
#define CSR_SDRAM_DFII_PI2_COMMAND_ADDR 0xe000406c
#define CSR_SDRAM_DFII_PI2_COMMAND_SIZE 1
#define CSR_SDRAM_DFII_PI2_COMMAND_ISSUE_ADDR 0xe0004070
#define CSR_SDRAM_DFII_PI2_COMMAND_ISSUE_SIZE 1
#define CSR_SDRAM_DFII_PI2_ADDRESS_ADDR 0xe0004074
#define CSR_SDRAM_DFII_PI2_ADDRESS_SIZE 2
#define CSR_SDRAM_DFII_PI2_BADDRESS_ADDR 0xe000407c
#define CSR_SDRAM_DFII_PI2_BADDRESS_SIZE 1
#define CSR_SDRAM_DFII_PI2_WRDATA_ADDR 0xe0004080
#define CSR_SDRAM_DFII_PI2_WRDATA_SIZE 4
#define CSR_SDRAM_DFII_PI2_RDDATA_ADDR 0xe0004090
#define CSR_SDRAM_DFII_PI2_RDDATA_SIZE 4
#define CSR_SDRAM_DFII_PI3_COMMAND_ADDR 0xe00040a0
#define CSR_SDRAM_DFII_PI3_COMMAND_SIZE 1
#define CSR_SDRAM_DFII_PI3_COMMAND_ISSUE_ADDR 0xe00040a4
#define CSR_SDRAM_DFII_PI3_COMMAND_ISSUE_SIZE 1
#define CSR_SDRAM_DFII_PI3_ADDRESS_ADDR 0xe00040a8
#define CSR_SDRAM_DFII_PI3_ADDRESS_SIZE 2
#define CSR_SDRAM_DFII_PI3_BADDRESS_ADDR 0xe00040b0
#define CSR_SDRAM_DFII_PI3_BADDRESS_SIZE 1
#define CSR_SDRAM_DFII_PI3_WRDATA_ADDR 0xe00040b4
#define CSR_SDRAM_DFII_PI3_WRDATA_SIZE 4
#define CSR_SDRAM_DFII_PI3_RDDATA_ADDR 0xe00040c4
#define CSR_SDRAM_DFII_PI3_RDDATA_SIZE 4
#define CSR_SDRAM_CONTROLLER_BANDWIDTH_UPDATE_ADDR 0xe00040d4
#define CSR_SDRAM_CONTROLLER_BANDWIDTH_UPDATE_SIZE 1
#define CSR_SDRAM_CONTROLLER_BANDWIDTH_NREADS_ADDR 0xe00040d8
#define CSR_SDRAM_CONTROLLER_BANDWIDTH_NREADS_SIZE 3
#define CSR_SDRAM_CONTROLLER_BANDWIDTH_NWRITES_ADDR 0xe00040e4
#define CSR_SDRAM_CONTROLLER_BANDWIDTH_NWRITES_SIZE 3
#define CSR_SDRAM_CONTROLLER_BANDWIDTH_DATA_WIDTH_ADDR 0xe00040f0
#define CSR_SDRAM_CONTROLLER_BANDWIDTH_DATA_WIDTH_SIZE 1
#define CSR_SPIFLASH_BASE 0xe0005000
#define CSR_SPIFLASH_BITBANG_ADDR 0xe0005000
#define CSR_SPIFLASH_BITBANG_SIZE 1
#define CSR_SPIFLASH_MISO_ADDR 0xe0005004
#define CSR_SPIFLASH_MISO_SIZE 1
#define CSR_SPIFLASH_BITBANG_EN_ADDR 0xe0005008
#define CSR_SPIFLASH_BITBANG_EN_SIZE 1
#define CSR_TIMER0_BASE 0xe0002800
#define CSR_TIMER0_LOAD_ADDR 0xe0002800
#define CSR_TIMER0_LOAD_SIZE 4
#define CSR_TIMER0_RELOAD_ADDR 0xe0002810
#define CSR_TIMER0_RELOAD_SIZE 4
#define CSR_TIMER0_EN_ADDR 0xe0002820
#define CSR_TIMER0_EN_SIZE 1
#define CSR_TIMER0_UPDATE_VALUE_ADDR 0xe0002824
#define CSR_TIMER0_UPDATE_VALUE_SIZE 1
#define CSR_TIMER0_VALUE_ADDR 0xe0002828
#define CSR_TIMER0_VALUE_SIZE 4
#define CSR_TIMER0_EV_STATUS_ADDR 0xe0002838
#define CSR_TIMER0_EV_STATUS_SIZE 1
#define CSR_TIMER0_EV_PENDING_ADDR 0xe000283c
#define CSR_TIMER0_EV_PENDING_SIZE 1
#define CSR_TIMER0_EV_ENABLE_ADDR 0xe0002840
#define CSR_TIMER0_EV_ENABLE_SIZE 1
#define CSR_UART_BASE 0xe0001800
#define CSR_UART_RXTX_ADDR 0xe0001800
#define CSR_UART_RXTX_SIZE 1
#define CSR_UART_TXFULL_ADDR 0xe0001804
#define CSR_UART_TXFULL_SIZE 1
#define CSR_UART_RXEMPTY_ADDR 0xe0001808
#define CSR_UART_RXEMPTY_SIZE 1
#define CSR_UART_EV_STATUS_ADDR 0xe000180c
#define CSR_UART_EV_STATUS_SIZE 1
#define CSR_UART_EV_PENDING_ADDR 0xe0001810
#define CSR_UART_EV_PENDING_SIZE 1
#define CSR_UART_EV_ENABLE_ADDR 0xe0001814
#define CSR_UART_EV_ENABLE_SIZE 1
#define CSR_UART_PHY_BASE 0xe0001000
#define CSR_UART_PHY_TUNING_WORD_ADDR 0xe0001000
#define CSR_UART_PHY_TUNING_WORD_SIZE 4
#define CSR_IDENTIFIER_MEM_BASE 0xe0002000
#define NMI_INTERRUPT 0
#define TIMER0_INTERRUPT 1
#define UART_INTERRUPT 2
#define ETHMAC_INTERRUPT 3
#define CSR_DATA_WIDTH 8
#define SYSTEM_CLOCK_FREQUENCY 100000000
#define SPIFLASH_PAGE_SIZE 256
#define SPIFLASH_SECTOR_SIZE 65536
#define READ_LEVELING_BITSLIP 3
#define READ_LEVELING_DELAY 14
#define L2_SIZE 8192
#define LOCALIP1 192
#define LOCALIP2 168
#define LOCALIP3 100
#define LOCALIP4 50
#define REMOTEIP1 192
#define REMOTEIP2 168
#define REMOTEIP3 100
#define REMOTEIP4 100
#define CAS_LEDS_COUNT 4
#define CAS_SWITCHES_COUNT 4
#define CAS_BUTTONS_COUNT 4
#define ETHMAC_RX_SLOTS 2
#define ETHMAC_TX_SLOTS 2
#define ETHMAC_SLOT_SIZE 2048
#define CONFIG_CLOCK_FREQUENCY 100000000
#define CONFIG_CPU_RESET_ADDR 0
#define CONFIG_CPU_TYPE "OR1K"
#define CONFIG_CPU_VARIANT "OR1K"
#define CONFIG_CSR_DATA_WIDTH 8
#endif
#ifndef __GENERATED_MEM_H
#define __GENERATED_MEM_H
#define ROM_BASE 0x00000000
#define ROM_SIZE 0x00010000
#define SRAM_BASE 0x10000000
#define SRAM_SIZE 0x00008000
#define SPIFLASH_BASE 0xa0000000
#define SPIFLASH_SIZE 0x01000000
#define MAIN_RAM_BASE 0x40000000
#define MAIN_RAM_SIZE 0x10000000
#define ETHMAC_BASE 0xb0000000
#define ETHMAC_SIZE 0x00002000
#endif
