// Seed: 4217824512
module module_0 ();
  assign id_1 = id_1;
  module_3 modCall_1 (
      id_1,
      id_1
  );
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    input tri id_0
);
  wire id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wand  id_0
    , id_3,
    input logic id_1
    , id_4
);
  final id_3 <= 1;
  wire id_5;
  module_0 modCall_1 ();
  uwire id_6 = id_0;
  wire id_7, id_8;
  initial
    @(1) begin : LABEL_0
      begin : LABEL_0
        begin : LABEL_0
          id_3 <= #1 id_1;
        end
        id_8 = id_7;
      end
    end
endmodule
module module_3 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  assign id_1 = ~id_1;
endmodule
