

================================================================
== Vitis HLS Report for 'ClefiaKeySet192_Pipeline_ByteXor_label28'
================================================================
* Date:           Tue Dec  6 21:01:30 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.566 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       19|       19|  0.190 us|  0.190 us|   19|   19|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ByteXor_label2  |       17|       17|         3|          1|          1|    16|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     62|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      28|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    0|      28|     98|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |                            Module                           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |con192_U  |ClefiaKeySet192_Pipeline_ByteXor_label28_con192_ROM_AUTO_1R  |        1|  0|   0|    0|   336|    8|     1|         2688|
    +----------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                                                             |        1|  0|   0|    0|   336|    8|     1|         2688|
    +----------+-------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln121_3_fu_142_p2  |         +|   0|  0|  15|           8|           8|
    |add_ln121_fu_119_p2    |         +|   0|  0|  14|           9|           9|
    |add_ln124_fu_109_p2    |         +|   0|  0|  13|           5|           1|
    |icmp_ln123_fu_103_p2   |      icmp|   0|  0|  10|           5|           6|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |rk_d0                  |       xor|   0|  0|   8|           8|           8|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  62|          36|          34|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_idx_i27_load  |   9|          2|    5|         10|
    |idx_i27_fu_40                  |   9|          2|    5|         10|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  36|          8|   12|         24|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                           |  1|   0|    1|          0|
    |ap_done_reg                         |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg    |  1|   0|    1|          0|
    |con192_load_reg_190                 |  8|   0|    8|          0|
    |idx_i27_fu_40                       |  5|   0|    5|          0|
    |idx_i27_load_reg_170                |  5|   0|    5|          0|
    |idx_i27_load_reg_170_pp0_iter1_reg  |  5|   0|    5|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               | 28|   0|   28|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+-------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  ClefiaKeySet192_Pipeline_ByteXor_label28|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  ClefiaKeySet192_Pipeline_ByteXor_label28|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|  ClefiaKeySet192_Pipeline_ByteXor_label28|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|  ClefiaKeySet192_Pipeline_ByteXor_label28|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|  ClefiaKeySet192_Pipeline_ByteXor_label28|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|  ClefiaKeySet192_Pipeline_ByteXor_label28|  return value|
|add_ln348    |   in|    9|     ap_none|                                 add_ln348|        scalar|
|lk_address0  |  out|    5|   ap_memory|                                        lk|         array|
|lk_ce0       |  out|    1|   ap_memory|                                        lk|         array|
|lk_q0        |   in|    8|   ap_memory|                                        lk|         array|
|or_ln326     |   in|    8|     ap_none|                                  or_ln326|        scalar|
|rk_address0  |  out|    8|   ap_memory|                                        rk|         array|
|rk_ce0       |  out|    1|   ap_memory|                                        rk|         array|
|rk_we0       |  out|    1|   ap_memory|                                        rk|         array|
|rk_d0        |  out|    8|   ap_memory|                                        rk|         array|
+-------------+-----+-----+------------+------------------------------------------+--------------+

