;redcode
;assert 1
	SPL 0, <-7
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP -7, <-120
	SLT <-807, <-120
	SLT 800, 2
	ADD 0, 2
	ADD <272, @200
	SUB @-127, 100
	SUB <312, <0
	SUB <312, <0
	ADD #270, <312
	MOV -1, <-20
	MOV -1, <-20
	CMP 555, <-1
	SUB @121, 106
	SUB @127, 106
	ADD 0, 2
	ADD 0, 2
	CMP @-127, 100
	SUB @-127, 131
	SUB 12, @-30
	SUB 12, @-30
	SPL 0, 20
	CMP <312, @0
	SUB @127, 100
	MOV -1, <-20
	MOV -1, <-20
	SUB @127, 106
	SUB @80, 0
	SUB @-127, 100
	SUB <312, @0
	SPL <121, 106
	SUB @121, 106
	SLT <-807, <-120
	SUB 12, @10
	SUB <50, @602
	SUB -7, <-20
	DAT <-927, #100
	SPL @12, #201
	SLT -203, <-20
	SLT -203, <-20
	MOV -1, <-20
	SUB 12, @-30
	SPL @12, #201
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
	MOV -1, <-20
	CMP -207, <-120
