// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.2
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module process_row (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_row_idx_val_0_read,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_row_idx_val_1_read,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_row_idx_val_2_read,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_row_idx_val_3_read,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_row_idx_val_4_read,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_0_V_address0,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_0_V_ce0,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_0_V_q0,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_0_V_address1,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_0_V_ce1,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_0_V_we1,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_0_V_d1,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_1_V_address0,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_1_V_ce0,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_1_V_q0,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_1_V_address1,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_1_V_ce1,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_1_V_we1,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_1_V_d1,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_2_V_address0,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_2_V_ce0,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_2_V_q0,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_2_V_address1,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_2_V_ce1,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_2_V_we1,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_2_V_d1,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_3_V_address0,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_3_V_ce0,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_3_V_q0,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_3_V_address1,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_3_V_ce1,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_3_V_we1,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_3_V_d1,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_4_V_address0,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_4_V_ce0,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_4_V_q0,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_4_V_address1,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_4_V_ce1,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_4_V_we1,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_4_V_d1,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_num_clks_per_row_read,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_rd_ptr_read,
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_wr_ptr_read,
        r,
        p_src_rows_read,
        p_src_data_V_V_dout,
        p_src_data_V_V_empty_n,
        p_src_data_V_V_read,
        p_dst_data_V_V_din,
        p_dst_data_V_V_full_n,
        p_dst_data_V_V_write,
        ap_return_0,
        ap_return_1
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state8 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [7:0] GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_row_idx_val_0_read;
input  [7:0] GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_row_idx_val_1_read;
input  [7:0] GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_row_idx_val_2_read;
input  [7:0] GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_row_idx_val_3_read;
input  [7:0] GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_row_idx_val_4_read;
output  [9:0] GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_0_V_address0;
output   GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_0_V_ce0;
input  [19:0] GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_0_V_q0;
output  [9:0] GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_0_V_address1;
output   GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_0_V_ce1;
output   GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_0_V_we1;
output  [19:0] GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_0_V_d1;
output  [9:0] GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_1_V_address0;
output   GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_1_V_ce0;
input  [19:0] GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_1_V_q0;
output  [9:0] GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_1_V_address1;
output   GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_1_V_ce1;
output   GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_1_V_we1;
output  [19:0] GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_1_V_d1;
output  [9:0] GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_2_V_address0;
output   GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_2_V_ce0;
input  [19:0] GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_2_V_q0;
output  [9:0] GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_2_V_address1;
output   GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_2_V_ce1;
output   GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_2_V_we1;
output  [19:0] GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_2_V_d1;
output  [9:0] GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_3_V_address0;
output   GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_3_V_ce0;
input  [19:0] GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_3_V_q0;
output  [9:0] GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_3_V_address1;
output   GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_3_V_ce1;
output   GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_3_V_we1;
output  [19:0] GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_3_V_d1;
output  [9:0] GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_4_V_address0;
output   GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_4_V_ce0;
input  [19:0] GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_4_V_q0;
output  [9:0] GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_4_V_address1;
output   GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_4_V_ce1;
output   GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_4_V_we1;
output  [19:0] GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_4_V_d1;
input  [15:0] GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_num_clks_per_row_read;
input  [31:0] GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_rd_ptr_read;
input  [31:0] GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_wr_ptr_read;
input  [15:0] r;
input  [15:0] p_src_rows_read;
input  [19:0] p_src_data_V_V_dout;
input   p_src_data_V_V_empty_n;
output   p_src_data_V_V_read;
output  [19:0] p_dst_data_V_V_din;
input   p_dst_data_V_V_full_n;
output   p_dst_data_V_V_write;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_0_V_ce0;
reg GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_0_V_ce1;
reg GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_0_V_we1;
reg GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_1_V_ce0;
reg GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_1_V_ce1;
reg GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_1_V_we1;
reg GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_2_V_ce0;
reg GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_2_V_ce1;
reg GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_2_V_we1;
reg GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_3_V_ce0;
reg GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_3_V_ce1;
reg GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_3_V_we1;
reg GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_4_V_ce0;
reg GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_4_V_ce1;
reg GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_4_V_we1;
reg p_src_data_V_V_read;
reg p_dst_data_V_V_write;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    p_src_data_V_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln169_reg_1390;
reg   [0:0] and_ln176_reg_1399;
reg    p_dst_data_V_V_blk_n;
reg    ap_enable_reg_pp0_iter5;
reg   [0:0] icmp_ln232_reg_1428;
reg   [0:0] icmp_ln232_reg_1428_pp0_iter4_reg;
reg   [9:0] GenericBPC_src_blk_v_reg_313;
reg   [9:0] GenericBPC_src_blk_v_1_reg_325;
reg   [9:0] GenericBPC_src_blk_v_2_reg_337;
reg   [9:0] GenericBPC_src_blk_v_3_reg_349;
reg   [9:0] GenericBPC_src_blk_v_4_reg_361;
reg   [9:0] GenericBPC_src_blk_v_5_reg_373;
reg   [9:0] GenericBPC_src_blk_v_6_reg_385;
reg   [9:0] GenericBPC_src_blk_v_7_reg_397;
reg   [9:0] GenericBPC_src_blk_v_8_reg_409;
reg   [9:0] GenericBPC_src_blk_v_9_reg_421;
reg   [9:0] GenericBPC_src_blk_v_10_reg_433;
reg   [9:0] GenericBPC_src_blk_v_11_reg_445;
reg   [9:0] GenericBPC_src_blk_v_12_reg_457;
reg   [9:0] GenericBPC_src_blk_v_13_reg_469;
reg   [9:0] GenericBPC_src_blk_v_14_reg_481;
reg   [9:0] GenericBPC_src_blk_v_15_reg_493;
reg   [9:0] GenericBPC_src_blk_v_16_reg_505;
reg   [9:0] GenericBPC_src_blk_v_17_reg_517;
reg   [9:0] GenericBPC_src_blk_v_18_reg_529;
reg   [9:0] GenericBPC_src_blk_v_19_reg_541;
reg   [15:0] c_0_reg_553;
reg   [15:0] c_0_reg_553_pp0_iter1_reg;
wire    ap_block_state2_pp0_stage0_iter0;
reg    ap_predicate_op74_read_state3;
reg    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
reg    ap_block_state7_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_11001;
wire   [15:0] add_ln169_fu_636_p2;
reg   [15:0] add_ln169_reg_1355;
wire   [0:0] icmp_ln176_fu_642_p2;
reg   [0:0] icmp_ln176_reg_1360;
wire   [2:0] trunc_ln321_fu_648_p1;
reg   [2:0] trunc_ln321_reg_1365;
wire   [2:0] trunc_ln321_1_fu_652_p1;
reg   [2:0] trunc_ln321_1_reg_1370;
wire   [2:0] trunc_ln321_2_fu_656_p1;
reg   [2:0] trunc_ln321_2_reg_1375;
wire   [2:0] trunc_ln321_3_fu_660_p1;
reg   [2:0] trunc_ln321_3_reg_1380;
wire   [2:0] trunc_ln321_4_fu_664_p1;
reg   [2:0] trunc_ln321_4_reg_1385;
wire   [0:0] icmp_ln169_fu_678_p2;
reg   [0:0] icmp_ln169_reg_1390_pp0_iter1_reg;
reg   [0:0] icmp_ln169_reg_1390_pp0_iter2_reg;
reg   [0:0] icmp_ln169_reg_1390_pp0_iter3_reg;
reg   [0:0] icmp_ln169_reg_1390_pp0_iter4_reg;
wire   [15:0] c_fu_683_p2;
reg   [15:0] c_reg_1394;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] and_ln176_fu_694_p2;
wire   [0:0] icmp_ln232_fu_728_p2;
reg   [0:0] icmp_ln232_reg_1428_pp0_iter3_reg;
reg   [9:0] GenericBPC_src_blk_v_21_reg_1432;
reg    ap_enable_reg_pp0_iter3;
reg   [9:0] GenericBPC_src_blk_v_22_reg_1437;
reg   [9:0] GenericBPC_src_blk_v_23_reg_1442;
reg   [9:0] GenericBPC_src_blk_v_24_reg_1447;
reg   [9:0] GenericBPC_src_blk_v_25_reg_1452;
reg   [9:0] GenericBPC_src_blk_v_26_reg_1457;
reg   [9:0] GenericBPC_src_blk_v_27_reg_1462;
reg   [9:0] GenericBPC_src_blk_v_28_reg_1467;
reg   [9:0] GenericBPC_src_blk_v_29_reg_1472;
reg   [9:0] GenericBPC_src_blk_v_30_reg_1480;
reg   [9:0] GenericBPC_src_blk_v_31_reg_1488;
reg   [9:0] GenericBPC_src_blk_v_31_reg_1488_pp0_iter4_reg;
reg   [9:0] GenericBPC_src_blk_v_32_reg_1496;
reg   [9:0] GenericBPC_src_blk_v_32_reg_1496_pp0_iter4_reg;
reg   [9:0] GenericBPC_src_blk_v_33_reg_1504;
reg   [9:0] GenericBPC_src_blk_v_34_reg_1513;
reg   [9:0] GenericBPC_src_blk_v_35_reg_1522;
reg   [9:0] GenericBPC_src_blk_v_36_reg_1527;
reg   [9:0] GenericBPC_src_blk_v_37_reg_1532;
reg   [9:0] GenericBPC_src_blk_v_38_reg_1537;
reg   [9:0] GenericBPC_src_blk_v_39_reg_1542;
reg   [9:0] GenericBPC_src_blk_v_40_reg_1550;
reg   [9:0] GenericBPC_src_blk_v_41_reg_1558;
reg   [9:0] GenericBPC_src_blk_v_42_reg_1567;
reg   [9:0] GenericBPC_src_blk_v_43_reg_1576;
reg   [9:0] GenericBPC_src_blk_v_44_reg_1585;
wire   [9:0] select_ln390_1_fu_952_p3;
reg   [9:0] select_ln390_1_reg_1594;
wire   [9:0] select_ln393_1_fu_966_p3;
reg   [9:0] select_ln393_1_reg_1600;
wire   [9:0] select_ln390_8_fu_1008_p3;
reg   [9:0] select_ln390_8_reg_1606;
wire   [9:0] select_ln393_8_fu_1022_p3;
reg   [9:0] select_ln393_8_reg_1612;
wire   [9:0] select_ln390_6_fu_1127_p3;
reg   [9:0] select_ln390_6_reg_1618;
wire   [9:0] select_ln393_6_fu_1139_p3;
reg   [9:0] select_ln393_6_reg_1624;
wire   [9:0] select_ln390_13_fu_1243_p3;
reg   [9:0] select_ln390_13_reg_1630;
wire   [9:0] select_ln393_13_fu_1255_p3;
reg   [9:0] select_ln393_13_reg_1636;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter4;
wire    call_ret1_xfExtractPixels_fu_565_ap_ready;
wire   [9:0] call_ret1_xfExtractPixels_fu_565_ap_return_0;
wire   [9:0] call_ret1_xfExtractPixels_fu_565_ap_return_1;
wire   [9:0] call_ret1_xfExtractPixels_fu_565_ap_return_2;
wire   [9:0] call_ret1_xfExtractPixels_fu_565_ap_return_3;
wire   [9:0] call_ret1_xfExtractPixels_fu_565_ap_return_4;
wire   [9:0] call_ret1_xfExtractPixels_fu_565_ap_return_5;
wire    call_ret2_xfExtractPixels_fu_578_ap_ready;
wire   [9:0] call_ret2_xfExtractPixels_fu_578_ap_return_0;
wire   [9:0] call_ret2_xfExtractPixels_fu_578_ap_return_1;
wire   [9:0] call_ret2_xfExtractPixels_fu_578_ap_return_2;
wire   [9:0] call_ret2_xfExtractPixels_fu_578_ap_return_3;
wire   [9:0] call_ret2_xfExtractPixels_fu_578_ap_return_4;
wire   [9:0] call_ret2_xfExtractPixels_fu_578_ap_return_5;
wire    call_ret3_xfExtractPixels_fu_591_ap_ready;
wire   [9:0] call_ret3_xfExtractPixels_fu_591_ap_return_0;
wire   [9:0] call_ret3_xfExtractPixels_fu_591_ap_return_1;
wire   [9:0] call_ret3_xfExtractPixels_fu_591_ap_return_2;
wire   [9:0] call_ret3_xfExtractPixels_fu_591_ap_return_3;
wire   [9:0] call_ret3_xfExtractPixels_fu_591_ap_return_4;
wire   [9:0] call_ret3_xfExtractPixels_fu_591_ap_return_5;
wire    call_ret4_xfExtractPixels_fu_604_ap_ready;
wire   [9:0] call_ret4_xfExtractPixels_fu_604_ap_return_0;
wire   [9:0] call_ret4_xfExtractPixels_fu_604_ap_return_1;
wire   [9:0] call_ret4_xfExtractPixels_fu_604_ap_return_2;
wire   [9:0] call_ret4_xfExtractPixels_fu_604_ap_return_3;
wire   [9:0] call_ret4_xfExtractPixels_fu_604_ap_return_4;
wire   [9:0] call_ret4_xfExtractPixels_fu_604_ap_return_5;
wire    call_ret_xfExtractPixels_fu_617_ap_ready;
wire   [9:0] call_ret_xfExtractPixels_fu_617_ap_return_0;
wire   [9:0] call_ret_xfExtractPixels_fu_617_ap_return_1;
wire   [9:0] call_ret_xfExtractPixels_fu_617_ap_return_2;
wire   [9:0] call_ret_xfExtractPixels_fu_617_ap_return_3;
wire   [9:0] call_ret_xfExtractPixels_fu_617_ap_return_4;
wire   [9:0] call_ret_xfExtractPixels_fu_617_ap_return_5;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_phi_fu_317_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_1_phi_fu_329_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_2_phi_fu_341_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_3_phi_fu_353_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_4_phi_fu_365_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_5_phi_fu_377_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_6_phi_fu_389_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_7_phi_fu_401_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_8_phi_fu_413_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_9_phi_fu_425_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_10_phi_fu_437_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_11_phi_fu_449_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_12_phi_fu_461_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_13_phi_fu_473_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_14_phi_fu_485_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_15_phi_fu_497_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_16_phi_fu_509_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_17_phi_fu_521_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_18_phi_fu_533_p4;
reg   [9:0] ap_phi_mux_GenericBPC_src_blk_v_19_phi_fu_545_p4;
reg   [15:0] ap_phi_mux_c_0_phi_fu_557_p4;
wire   [19:0] tmp_s_fu_734_p7;
wire   [19:0] tmp_44_fu_774_p7;
wire   [19:0] tmp_45_fu_806_p7;
wire   [19:0] tmp_46_fu_846_p7;
wire   [19:0] tmp_47_fu_878_p7;
wire   [63:0] zext_ln177_fu_699_p1;
wire   [63:0] zext_ln188_fu_719_p1;
reg   [31:0] GenericBPC_wr_ptr_0_fu_102;
wire   [31:0] add_ln234_fu_1313_p2;
wire    ap_CS_fsm_state8;
reg   [31:0] GenericBPC_rd_ptr_0_fu_106;
wire   [31:0] add_ln177_fu_708_p2;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] icmp_ln176_1_fu_689_p2;
wire   [0:0] icmp_ln895_fu_918_p2;
wire   [0:0] icmp_ln887_fu_932_p2;
wire   [9:0] select_ln390_fu_924_p3;
wire   [0:0] icmp_ln895_1_fu_946_p2;
wire   [9:0] select_ln393_fu_938_p3;
wire   [0:0] icmp_ln887_2_fu_960_p2;
wire   [0:0] icmp_ln895_8_fu_974_p2;
wire   [0:0] icmp_ln887_9_fu_988_p2;
wire   [9:0] select_ln390_7_fu_980_p3;
wire   [0:0] icmp_ln895_9_fu_1002_p2;
wire   [9:0] select_ln393_7_fu_994_p3;
wire   [0:0] icmp_ln887_10_fu_1016_p2;
wire   [0:0] icmp_ln895_2_fu_1030_p2;
wire   [0:0] icmp_ln887_3_fu_1040_p2;
wire   [9:0] select_ln390_2_fu_1034_p3;
wire   [0:0] icmp_ln895_3_fu_1050_p2;
wire   [9:0] select_ln393_2_fu_1044_p3;
wire   [0:0] icmp_ln887_4_fu_1062_p2;
wire   [9:0] select_ln390_3_fu_1055_p3;
wire   [0:0] icmp_ln895_4_fu_1074_p2;
wire   [9:0] select_ln393_3_fu_1067_p3;
wire   [0:0] icmp_ln887_5_fu_1086_p2;
wire   [9:0] select_ln390_4_fu_1079_p3;
wire   [0:0] icmp_ln895_5_fu_1098_p2;
wire   [9:0] select_ln393_4_fu_1091_p3;
wire   [0:0] icmp_ln887_6_fu_1110_p2;
wire   [9:0] select_ln390_5_fu_1103_p3;
wire   [0:0] icmp_ln895_6_fu_1122_p2;
wire   [9:0] select_ln393_5_fu_1115_p3;
wire   [0:0] icmp_ln887_7_fu_1134_p2;
wire   [0:0] icmp_ln895_10_fu_1146_p2;
wire   [0:0] icmp_ln887_11_fu_1156_p2;
wire   [9:0] select_ln390_9_fu_1150_p3;
wire   [0:0] icmp_ln895_11_fu_1166_p2;
wire   [9:0] select_ln393_9_fu_1160_p3;
wire   [0:0] icmp_ln887_12_fu_1178_p2;
wire   [9:0] select_ln390_10_fu_1171_p3;
wire   [0:0] icmp_ln895_12_fu_1190_p2;
wire   [9:0] select_ln393_10_fu_1183_p3;
wire   [0:0] icmp_ln887_13_fu_1202_p2;
wire   [9:0] select_ln390_11_fu_1195_p3;
wire   [0:0] icmp_ln895_13_fu_1214_p2;
wire   [9:0] select_ln393_11_fu_1207_p3;
wire   [0:0] icmp_ln887_14_fu_1226_p2;
wire   [9:0] select_ln390_12_fu_1219_p3;
wire   [0:0] icmp_ln895_14_fu_1238_p2;
wire   [9:0] select_ln393_12_fu_1231_p3;
wire   [0:0] icmp_ln887_15_fu_1250_p2;
wire   [0:0] icmp_ln895_7_fu_1266_p2;
wire   [0:0] icmp_ln887_8_fu_1262_p2;
wire   [9:0] select_ln401_fu_1270_p3;
wire   [0:0] icmp_ln895_15_fu_1287_p2;
wire   [0:0] icmp_ln887_1_fu_1283_p2;
wire   [9:0] select_ln401_1_fu_1291_p3;
wire   [9:0] select_ln887_1_fu_1297_p3;
wire   [9:0] select_ln887_fu_1276_p3;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
end

xfExtractPixels call_ret1_xfExtractPixels_fu_565(
    .ap_ready(call_ret1_xfExtractPixels_fu_565_ap_ready),
    .tmp_buf_0_V_read(ap_phi_mux_GenericBPC_src_blk_v_phi_fu_317_p4),
    .tmp_buf_1_V_read(ap_phi_mux_GenericBPC_src_blk_v_1_phi_fu_329_p4),
    .tmp_buf_2_V_read(ap_phi_mux_GenericBPC_src_blk_v_2_phi_fu_341_p4),
    .tmp_buf_3_V_read(ap_phi_mux_GenericBPC_src_blk_v_3_phi_fu_353_p4),
    .val1_V_read(tmp_s_fu_734_p7),
    .ap_return_0(call_ret1_xfExtractPixels_fu_565_ap_return_0),
    .ap_return_1(call_ret1_xfExtractPixels_fu_565_ap_return_1),
    .ap_return_2(call_ret1_xfExtractPixels_fu_565_ap_return_2),
    .ap_return_3(call_ret1_xfExtractPixels_fu_565_ap_return_3),
    .ap_return_4(call_ret1_xfExtractPixels_fu_565_ap_return_4),
    .ap_return_5(call_ret1_xfExtractPixels_fu_565_ap_return_5)
);

xfExtractPixels call_ret2_xfExtractPixels_fu_578(
    .ap_ready(call_ret2_xfExtractPixels_fu_578_ap_ready),
    .tmp_buf_0_V_read(ap_phi_mux_GenericBPC_src_blk_v_4_phi_fu_365_p4),
    .tmp_buf_1_V_read(ap_phi_mux_GenericBPC_src_blk_v_5_phi_fu_377_p4),
    .tmp_buf_2_V_read(ap_phi_mux_GenericBPC_src_blk_v_6_phi_fu_389_p4),
    .tmp_buf_3_V_read(ap_phi_mux_GenericBPC_src_blk_v_7_phi_fu_401_p4),
    .val1_V_read(tmp_44_fu_774_p7),
    .ap_return_0(call_ret2_xfExtractPixels_fu_578_ap_return_0),
    .ap_return_1(call_ret2_xfExtractPixels_fu_578_ap_return_1),
    .ap_return_2(call_ret2_xfExtractPixels_fu_578_ap_return_2),
    .ap_return_3(call_ret2_xfExtractPixels_fu_578_ap_return_3),
    .ap_return_4(call_ret2_xfExtractPixels_fu_578_ap_return_4),
    .ap_return_5(call_ret2_xfExtractPixels_fu_578_ap_return_5)
);

xfExtractPixels call_ret3_xfExtractPixels_fu_591(
    .ap_ready(call_ret3_xfExtractPixels_fu_591_ap_ready),
    .tmp_buf_0_V_read(ap_phi_mux_GenericBPC_src_blk_v_8_phi_fu_413_p4),
    .tmp_buf_1_V_read(ap_phi_mux_GenericBPC_src_blk_v_9_phi_fu_425_p4),
    .tmp_buf_2_V_read(ap_phi_mux_GenericBPC_src_blk_v_10_phi_fu_437_p4),
    .tmp_buf_3_V_read(ap_phi_mux_GenericBPC_src_blk_v_11_phi_fu_449_p4),
    .val1_V_read(tmp_45_fu_806_p7),
    .ap_return_0(call_ret3_xfExtractPixels_fu_591_ap_return_0),
    .ap_return_1(call_ret3_xfExtractPixels_fu_591_ap_return_1),
    .ap_return_2(call_ret3_xfExtractPixels_fu_591_ap_return_2),
    .ap_return_3(call_ret3_xfExtractPixels_fu_591_ap_return_3),
    .ap_return_4(call_ret3_xfExtractPixels_fu_591_ap_return_4),
    .ap_return_5(call_ret3_xfExtractPixels_fu_591_ap_return_5)
);

xfExtractPixels call_ret4_xfExtractPixels_fu_604(
    .ap_ready(call_ret4_xfExtractPixels_fu_604_ap_ready),
    .tmp_buf_0_V_read(ap_phi_mux_GenericBPC_src_blk_v_12_phi_fu_461_p4),
    .tmp_buf_1_V_read(ap_phi_mux_GenericBPC_src_blk_v_13_phi_fu_473_p4),
    .tmp_buf_2_V_read(ap_phi_mux_GenericBPC_src_blk_v_14_phi_fu_485_p4),
    .tmp_buf_3_V_read(ap_phi_mux_GenericBPC_src_blk_v_15_phi_fu_497_p4),
    .val1_V_read(tmp_46_fu_846_p7),
    .ap_return_0(call_ret4_xfExtractPixels_fu_604_ap_return_0),
    .ap_return_1(call_ret4_xfExtractPixels_fu_604_ap_return_1),
    .ap_return_2(call_ret4_xfExtractPixels_fu_604_ap_return_2),
    .ap_return_3(call_ret4_xfExtractPixels_fu_604_ap_return_3),
    .ap_return_4(call_ret4_xfExtractPixels_fu_604_ap_return_4),
    .ap_return_5(call_ret4_xfExtractPixels_fu_604_ap_return_5)
);

xfExtractPixels call_ret_xfExtractPixels_fu_617(
    .ap_ready(call_ret_xfExtractPixels_fu_617_ap_ready),
    .tmp_buf_0_V_read(ap_phi_mux_GenericBPC_src_blk_v_16_phi_fu_509_p4),
    .tmp_buf_1_V_read(ap_phi_mux_GenericBPC_src_blk_v_17_phi_fu_521_p4),
    .tmp_buf_2_V_read(ap_phi_mux_GenericBPC_src_blk_v_18_phi_fu_533_p4),
    .tmp_buf_3_V_read(ap_phi_mux_GenericBPC_src_blk_v_19_phi_fu_545_p4),
    .val1_V_read(tmp_47_fu_878_p7),
    .ap_return_0(call_ret_xfExtractPixels_fu_617_ap_return_0),
    .ap_return_1(call_ret_xfExtractPixels_fu_617_ap_return_1),
    .ap_return_2(call_ret_xfExtractPixels_fu_617_ap_return_2),
    .ap_return_3(call_ret_xfExtractPixels_fu_617_ap_return_3),
    .ap_return_4(call_ret_xfExtractPixels_fu_617_ap_return_4),
    .ap_return_5(call_ret_xfExtractPixels_fu_617_ap_return_5)
);

ISPPipeline_acceldEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 20 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 20 ))
ISPPipeline_acceldEe_U45(
    .din0(GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_0_V_q0),
    .din1(GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_1_V_q0),
    .din2(GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_2_V_q0),
    .din3(GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_3_V_q0),
    .din4(GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_4_V_q0),
    .din5(trunc_ln321_1_reg_1370),
    .dout(tmp_s_fu_734_p7)
);

ISPPipeline_acceldEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 20 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 20 ))
ISPPipeline_acceldEe_U46(
    .din0(GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_0_V_q0),
    .din1(GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_1_V_q0),
    .din2(GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_2_V_q0),
    .din3(GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_3_V_q0),
    .din4(GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_4_V_q0),
    .din5(trunc_ln321_2_reg_1375),
    .dout(tmp_44_fu_774_p7)
);

ISPPipeline_acceldEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 20 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 20 ))
ISPPipeline_acceldEe_U47(
    .din0(GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_0_V_q0),
    .din1(GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_1_V_q0),
    .din2(GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_2_V_q0),
    .din3(GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_3_V_q0),
    .din4(GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_4_V_q0),
    .din5(trunc_ln321_3_reg_1380),
    .dout(tmp_45_fu_806_p7)
);

ISPPipeline_acceldEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 20 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 20 ))
ISPPipeline_acceldEe_U48(
    .din0(GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_0_V_q0),
    .din1(GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_1_V_q0),
    .din2(GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_2_V_q0),
    .din3(GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_3_V_q0),
    .din4(GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_4_V_q0),
    .din5(trunc_ln321_4_reg_1385),
    .dout(tmp_46_fu_846_p7)
);

ISPPipeline_acceldEe #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 20 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 20 ))
ISPPipeline_acceldEe_U49(
    .din0(GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_0_V_q0),
    .din1(GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_1_V_q0),
    .din2(GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_2_V_q0),
    .din3(GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_3_V_q0),
    .din4(GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_4_V_q0),
    .din5(trunc_ln321_reg_1365),
    .dout(tmp_47_fu_878_p7)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state2)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln176_reg_1399))) begin
        GenericBPC_rd_ptr_0_fu_106 <= add_ln177_fu_708_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_rd_ptr_0_fu_106 <= GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_rd_ptr_read;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_10_reg_433 <= GenericBPC_src_blk_v_33_reg_1504;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_10_reg_433 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_11_reg_445 <= GenericBPC_src_blk_v_34_reg_1513;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_11_reg_445 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_12_reg_457 <= GenericBPC_src_blk_v_35_reg_1522;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_12_reg_457 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_13_reg_469 <= GenericBPC_src_blk_v_36_reg_1527;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_13_reg_469 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_14_reg_481 <= GenericBPC_src_blk_v_37_reg_1532;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_14_reg_481 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_15_reg_493 <= GenericBPC_src_blk_v_38_reg_1537;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_15_reg_493 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_16_reg_505 <= GenericBPC_src_blk_v_41_reg_1558;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_16_reg_505 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_17_reg_517 <= GenericBPC_src_blk_v_42_reg_1567;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_17_reg_517 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_18_reg_529 <= GenericBPC_src_blk_v_43_reg_1576;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_18_reg_529 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_19_reg_541 <= GenericBPC_src_blk_v_44_reg_1585;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_19_reg_541 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_1_reg_325 <= GenericBPC_src_blk_v_22_reg_1437;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_1_reg_325 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_2_reg_337 <= GenericBPC_src_blk_v_23_reg_1442;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_2_reg_337 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_3_reg_349 <= GenericBPC_src_blk_v_24_reg_1447;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_3_reg_349 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_4_reg_361 <= GenericBPC_src_blk_v_25_reg_1452;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_4_reg_361 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_5_reg_373 <= GenericBPC_src_blk_v_26_reg_1457;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_5_reg_373 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_6_reg_385 <= GenericBPC_src_blk_v_27_reg_1462;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_6_reg_385 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_7_reg_397 <= GenericBPC_src_blk_v_28_reg_1467;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_7_reg_397 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_8_reg_409 <= GenericBPC_src_blk_v_31_reg_1488;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_8_reg_409 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_9_reg_421 <= GenericBPC_src_blk_v_32_reg_1496;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_9_reg_421 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0))) begin
        GenericBPC_src_blk_v_reg_313 <= GenericBPC_src_blk_v_21_reg_1432;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_src_blk_v_reg_313 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln232_reg_1428_pp0_iter4_reg == 1'd0))) begin
        GenericBPC_wr_ptr_0_fu_102 <= add_ln234_fu_1313_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        GenericBPC_wr_ptr_0_fu_102 <= GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_wr_ptr_read;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1390 == 1'd0))) begin
        c_0_reg_553 <= c_reg_1394;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        c_0_reg_553 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1390_pp0_iter2_reg == 1'd0))) begin
        GenericBPC_src_blk_v_21_reg_1432 <= call_ret1_xfExtractPixels_fu_565_ap_return_2;
        GenericBPC_src_blk_v_22_reg_1437 <= call_ret1_xfExtractPixels_fu_565_ap_return_3;
        GenericBPC_src_blk_v_23_reg_1442 <= call_ret1_xfExtractPixels_fu_565_ap_return_4;
        GenericBPC_src_blk_v_24_reg_1447 <= call_ret1_xfExtractPixels_fu_565_ap_return_5;
        GenericBPC_src_blk_v_25_reg_1452 <= call_ret2_xfExtractPixels_fu_578_ap_return_2;
        GenericBPC_src_blk_v_26_reg_1457 <= call_ret2_xfExtractPixels_fu_578_ap_return_3;
        GenericBPC_src_blk_v_27_reg_1462 <= call_ret2_xfExtractPixels_fu_578_ap_return_4;
        GenericBPC_src_blk_v_28_reg_1467 <= call_ret2_xfExtractPixels_fu_578_ap_return_5;
        GenericBPC_src_blk_v_31_reg_1488 <= call_ret3_xfExtractPixels_fu_591_ap_return_2;
        GenericBPC_src_blk_v_32_reg_1496 <= call_ret3_xfExtractPixels_fu_591_ap_return_3;
        GenericBPC_src_blk_v_33_reg_1504 <= call_ret3_xfExtractPixels_fu_591_ap_return_4;
        GenericBPC_src_blk_v_34_reg_1513 <= call_ret3_xfExtractPixels_fu_591_ap_return_5;
        GenericBPC_src_blk_v_35_reg_1522 <= call_ret4_xfExtractPixels_fu_604_ap_return_2;
        GenericBPC_src_blk_v_36_reg_1527 <= call_ret4_xfExtractPixels_fu_604_ap_return_3;
        GenericBPC_src_blk_v_37_reg_1532 <= call_ret4_xfExtractPixels_fu_604_ap_return_4;
        GenericBPC_src_blk_v_38_reg_1537 <= call_ret4_xfExtractPixels_fu_604_ap_return_5;
        GenericBPC_src_blk_v_41_reg_1558 <= call_ret_xfExtractPixels_fu_617_ap_return_2;
        GenericBPC_src_blk_v_42_reg_1567 <= call_ret_xfExtractPixels_fu_617_ap_return_3;
        GenericBPC_src_blk_v_43_reg_1576 <= call_ret_xfExtractPixels_fu_617_ap_return_4;
        GenericBPC_src_blk_v_44_reg_1585 <= call_ret_xfExtractPixels_fu_617_ap_return_5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1390_pp0_iter2_reg == 1'd0))) begin
        GenericBPC_src_blk_v_29_reg_1472 <= call_ret3_xfExtractPixels_fu_591_ap_return_0;
        GenericBPC_src_blk_v_30_reg_1480 <= call_ret3_xfExtractPixels_fu_591_ap_return_1;
        GenericBPC_src_blk_v_39_reg_1542 <= call_ret_xfExtractPixels_fu_617_ap_return_0;
        GenericBPC_src_blk_v_40_reg_1550 <= call_ret_xfExtractPixels_fu_617_ap_return_1;
        select_ln390_1_reg_1594 <= select_ln390_1_fu_952_p3;
        select_ln390_8_reg_1606 <= select_ln390_8_fu_1008_p3;
        select_ln393_1_reg_1600 <= select_ln393_1_fu_966_p3;
        select_ln393_8_reg_1612 <= select_ln393_8_fu_1022_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        GenericBPC_src_blk_v_31_reg_1488_pp0_iter4_reg <= GenericBPC_src_blk_v_31_reg_1488;
        GenericBPC_src_blk_v_32_reg_1496_pp0_iter4_reg <= GenericBPC_src_blk_v_32_reg_1496;
        icmp_ln169_reg_1390_pp0_iter2_reg <= icmp_ln169_reg_1390_pp0_iter1_reg;
        icmp_ln169_reg_1390_pp0_iter3_reg <= icmp_ln169_reg_1390_pp0_iter2_reg;
        icmp_ln169_reg_1390_pp0_iter4_reg <= icmp_ln169_reg_1390_pp0_iter3_reg;
        icmp_ln232_reg_1428_pp0_iter3_reg <= icmp_ln232_reg_1428;
        icmp_ln232_reg_1428_pp0_iter4_reg <= icmp_ln232_reg_1428_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        add_ln169_reg_1355 <= add_ln169_fu_636_p2;
        icmp_ln176_reg_1360 <= icmp_ln176_fu_642_p2;
        trunc_ln321_1_reg_1370 <= trunc_ln321_1_fu_652_p1;
        trunc_ln321_2_reg_1375 <= trunc_ln321_2_fu_656_p1;
        trunc_ln321_3_reg_1380 <= trunc_ln321_3_fu_660_p1;
        trunc_ln321_4_reg_1385 <= trunc_ln321_4_fu_664_p1;
        trunc_ln321_reg_1365 <= trunc_ln321_fu_648_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_fu_678_p2 == 1'd0))) begin
        and_ln176_reg_1399 <= and_ln176_fu_694_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        c_0_reg_553_pp0_iter1_reg <= c_0_reg_553;
        icmp_ln169_reg_1390 <= icmp_ln169_fu_678_p2;
        icmp_ln169_reg_1390_pp0_iter1_reg <= icmp_ln169_reg_1390;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        c_reg_1394 <= c_fu_683_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1390_pp0_iter1_reg == 1'd0))) begin
        icmp_ln232_reg_1428 <= icmp_ln232_fu_728_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0))) begin
        select_ln390_13_reg_1630 <= select_ln390_13_fu_1243_p3;
        select_ln390_6_reg_1618 <= select_ln390_6_fu_1127_p3;
        select_ln393_13_reg_1636 <= select_ln393_13_fu_1255_p3;
        select_ln393_6_reg_1624 <= select_ln393_6_fu_1139_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_0_V_ce0 = 1'b1;
    end else begin
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_0_V_ce1 = 1'b1;
    end else begin
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_0_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln321_reg_1365 == 3'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln176_reg_1399) & (icmp_ln169_reg_1390 == 1'd0))) begin
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_0_V_we1 = 1'b1;
    end else begin
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_0_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_1_V_ce0 = 1'b1;
    end else begin
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_1_V_ce1 = 1'b1;
    end else begin
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_1_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln321_reg_1365 == 3'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln176_reg_1399) & (icmp_ln169_reg_1390 == 1'd0))) begin
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_1_V_we1 = 1'b1;
    end else begin
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_1_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_2_V_ce0 = 1'b1;
    end else begin
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_2_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_2_V_ce1 = 1'b1;
    end else begin
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_2_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln321_reg_1365 == 3'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln176_reg_1399) & (icmp_ln169_reg_1390 == 1'd0))) begin
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_2_V_we1 = 1'b1;
    end else begin
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_2_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_3_V_ce0 = 1'b1;
    end else begin
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_3_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_3_V_ce1 = 1'b1;
    end else begin
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_3_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (trunc_ln321_reg_1365 == 3'd3) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln176_reg_1399) & (icmp_ln169_reg_1390 == 1'd0))) begin
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_3_V_we1 = 1'b1;
    end else begin
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_3_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_4_V_ce0 = 1'b1;
    end else begin
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_4_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_4_V_ce1 = 1'b1;
    end else begin
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_4_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~(trunc_ln321_reg_1365 == 3'd0) & ~(trunc_ln321_reg_1365 == 3'd1) & ~(trunc_ln321_reg_1365 == 3'd2) & ~(trunc_ln321_reg_1365 == 3'd3) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln176_reg_1399) & (icmp_ln169_reg_1390 == 1'd0))) begin
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_4_V_we1 = 1'b1;
    end else begin
        GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_4_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln169_fu_678_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_10_phi_fu_437_p4 = GenericBPC_src_blk_v_33_reg_1504;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_10_phi_fu_437_p4 = GenericBPC_src_blk_v_10_reg_433;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_11_phi_fu_449_p4 = GenericBPC_src_blk_v_34_reg_1513;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_11_phi_fu_449_p4 = GenericBPC_src_blk_v_11_reg_445;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_12_phi_fu_461_p4 = GenericBPC_src_blk_v_35_reg_1522;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_12_phi_fu_461_p4 = GenericBPC_src_blk_v_12_reg_457;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_13_phi_fu_473_p4 = GenericBPC_src_blk_v_36_reg_1527;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_13_phi_fu_473_p4 = GenericBPC_src_blk_v_13_reg_469;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_14_phi_fu_485_p4 = GenericBPC_src_blk_v_37_reg_1532;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_14_phi_fu_485_p4 = GenericBPC_src_blk_v_14_reg_481;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_15_phi_fu_497_p4 = GenericBPC_src_blk_v_38_reg_1537;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_15_phi_fu_497_p4 = GenericBPC_src_blk_v_15_reg_493;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_16_phi_fu_509_p4 = GenericBPC_src_blk_v_41_reg_1558;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_16_phi_fu_509_p4 = GenericBPC_src_blk_v_16_reg_505;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_17_phi_fu_521_p4 = GenericBPC_src_blk_v_42_reg_1567;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_17_phi_fu_521_p4 = GenericBPC_src_blk_v_17_reg_517;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_18_phi_fu_533_p4 = GenericBPC_src_blk_v_43_reg_1576;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_18_phi_fu_533_p4 = GenericBPC_src_blk_v_18_reg_529;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_19_phi_fu_545_p4 = GenericBPC_src_blk_v_44_reg_1585;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_19_phi_fu_545_p4 = GenericBPC_src_blk_v_19_reg_541;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_1_phi_fu_329_p4 = GenericBPC_src_blk_v_22_reg_1437;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_1_phi_fu_329_p4 = GenericBPC_src_blk_v_1_reg_325;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_2_phi_fu_341_p4 = GenericBPC_src_blk_v_23_reg_1442;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_2_phi_fu_341_p4 = GenericBPC_src_blk_v_2_reg_337;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_3_phi_fu_353_p4 = GenericBPC_src_blk_v_24_reg_1447;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_3_phi_fu_353_p4 = GenericBPC_src_blk_v_3_reg_349;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_4_phi_fu_365_p4 = GenericBPC_src_blk_v_25_reg_1452;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_4_phi_fu_365_p4 = GenericBPC_src_blk_v_4_reg_361;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_5_phi_fu_377_p4 = GenericBPC_src_blk_v_26_reg_1457;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_5_phi_fu_377_p4 = GenericBPC_src_blk_v_5_reg_373;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_6_phi_fu_389_p4 = GenericBPC_src_blk_v_27_reg_1462;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_6_phi_fu_389_p4 = GenericBPC_src_blk_v_6_reg_385;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_7_phi_fu_401_p4 = GenericBPC_src_blk_v_28_reg_1467;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_7_phi_fu_401_p4 = GenericBPC_src_blk_v_7_reg_397;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_8_phi_fu_413_p4 = GenericBPC_src_blk_v_31_reg_1488;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_8_phi_fu_413_p4 = GenericBPC_src_blk_v_8_reg_409;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_9_phi_fu_425_p4 = GenericBPC_src_blk_v_32_reg_1496;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_9_phi_fu_425_p4 = GenericBPC_src_blk_v_9_reg_421;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln169_reg_1390_pp0_iter3_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_GenericBPC_src_blk_v_phi_fu_317_p4 = GenericBPC_src_blk_v_21_reg_1432;
    end else begin
        ap_phi_mux_GenericBPC_src_blk_v_phi_fu_317_p4 = GenericBPC_src_blk_v_reg_313;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln169_reg_1390 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_c_0_phi_fu_557_p4 = c_reg_1394;
    end else begin
        ap_phi_mux_c_0_phi_fu_557_p4 = c_0_reg_553;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln232_reg_1428_pp0_iter4_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        p_dst_data_V_V_blk_n = p_dst_data_V_V_full_n;
    end else begin
        p_dst_data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln232_reg_1428_pp0_iter4_reg == 1'd0))) begin
        p_dst_data_V_V_write = 1'b1;
    end else begin
        p_dst_data_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'd1 == and_ln176_reg_1399) & (icmp_ln169_reg_1390 == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        p_src_data_V_V_blk_n = p_src_data_V_V_empty_n;
    end else begin
        p_src_data_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op74_read_state3 == 1'b1))) begin
        p_src_data_V_V_read = 1'b1;
    end else begin
        p_src_data_V_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln169_fu_678_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((ap_enable_reg_pp0_iter4 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln169_fu_678_p2 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b0)) | ((ap_enable_reg_pp0_iter4 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_0_V_address0 = zext_ln188_fu_719_p1;

assign GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_0_V_address1 = zext_ln177_fu_699_p1;

assign GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_0_V_d1 = p_src_data_V_V_dout;

assign GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_1_V_address0 = zext_ln188_fu_719_p1;

assign GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_1_V_address1 = zext_ln177_fu_699_p1;

assign GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_1_V_d1 = p_src_data_V_V_dout;

assign GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_2_V_address0 = zext_ln188_fu_719_p1;

assign GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_2_V_address1 = zext_ln177_fu_699_p1;

assign GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_2_V_d1 = p_src_data_V_V_dout;

assign GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_3_V_address0 = zext_ln188_fu_719_p1;

assign GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_3_V_address1 = zext_ln177_fu_699_p1;

assign GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_3_V_d1 = p_src_data_V_V_dout;

assign GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_4_V_address0 = zext_ln188_fu_719_p1;

assign GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_4_V_address1 = zext_ln177_fu_699_p1;

assign GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_buff_val_4_V_d1 = p_src_data_V_V_dout;

assign add_ln169_fu_636_p2 = (16'd1 + GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_num_clks_per_row_read);

assign add_ln177_fu_708_p2 = (GenericBPC_rd_ptr_0_fu_106 + 32'd1);

assign add_ln234_fu_1313_p2 = (GenericBPC_wr_ptr_0_fu_102 + 32'd1);

assign and_ln176_fu_694_p2 = (icmp_ln176_reg_1360 & icmp_ln176_1_fu_689_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((p_dst_data_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln232_reg_1428_pp0_iter4_reg == 1'd0)) | ((p_src_data_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op74_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((p_dst_data_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln232_reg_1428_pp0_iter4_reg == 1'd0)) | ((p_src_data_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op74_read_state3 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((p_dst_data_V_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (icmp_ln232_reg_1428_pp0_iter4_reg == 1'd0)) | ((p_src_data_V_V_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op74_read_state3 == 1'b1)));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_pp0_stage0_iter1 = ((p_src_data_V_V_empty_n == 1'b0) & (ap_predicate_op74_read_state3 == 1'b1));
end

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp0_stage0_iter5 = ((p_dst_data_V_V_full_n == 1'b0) & (icmp_ln232_reg_1428_pp0_iter4_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

always @ (*) begin
    ap_predicate_op74_read_state3 = ((1'd1 == and_ln176_reg_1399) & (icmp_ln169_reg_1390 == 1'd0));
end

assign ap_return_0 = GenericBPC_rd_ptr_0_fu_106;

assign ap_return_1 = GenericBPC_wr_ptr_0_fu_102;

assign c_fu_683_p2 = (ap_phi_mux_c_0_phi_fu_557_p4 + 16'd1);

assign icmp_ln169_fu_678_p2 = ((ap_phi_mux_c_0_phi_fu_557_p4 == add_ln169_reg_1355) ? 1'b1 : 1'b0);

assign icmp_ln176_1_fu_689_p2 = ((ap_phi_mux_c_0_phi_fu_557_p4 < GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_num_clks_per_row_read) ? 1'b1 : 1'b0);

assign icmp_ln176_fu_642_p2 = ((r < p_src_rows_read) ? 1'b1 : 1'b0);

assign icmp_ln232_fu_728_p2 = ((c_0_reg_553_pp0_iter1_reg == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln887_10_fu_1016_p2 = ((call_ret1_xfExtractPixels_fu_565_ap_return_5 < select_ln393_7_fu_994_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_11_fu_1156_p2 = ((GenericBPC_src_blk_v_30_reg_1480 < select_ln393_8_reg_1612) ? 1'b1 : 1'b0);

assign icmp_ln887_12_fu_1178_p2 = ((GenericBPC_src_blk_v_34_reg_1513 < select_ln393_9_fu_1160_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_13_fu_1202_p2 = ((GenericBPC_src_blk_v_40_reg_1550 < select_ln393_10_fu_1183_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_14_fu_1226_p2 = ((GenericBPC_src_blk_v_42_reg_1567 < select_ln393_11_fu_1207_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_15_fu_1250_p2 = ((GenericBPC_src_blk_v_44_reg_1585 < select_ln393_12_fu_1231_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_1_fu_1283_p2 = ((GenericBPC_src_blk_v_32_reg_1496_pp0_iter4_reg < select_ln393_13_reg_1636) ? 1'b1 : 1'b0);

assign icmp_ln887_2_fu_960_p2 = ((call_ret1_xfExtractPixels_fu_565_ap_return_4 < select_ln393_fu_938_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_3_fu_1040_p2 = ((GenericBPC_src_blk_v_29_reg_1472 < select_ln393_1_reg_1600) ? 1'b1 : 1'b0);

assign icmp_ln887_4_fu_1062_p2 = ((GenericBPC_src_blk_v_33_reg_1504 < select_ln393_2_fu_1044_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_5_fu_1086_p2 = ((GenericBPC_src_blk_v_39_reg_1542 < select_ln393_3_fu_1067_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_6_fu_1110_p2 = ((GenericBPC_src_blk_v_41_reg_1558 < select_ln393_4_fu_1091_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_7_fu_1134_p2 = ((GenericBPC_src_blk_v_43_reg_1576 < select_ln393_5_fu_1115_p3) ? 1'b1 : 1'b0);

assign icmp_ln887_8_fu_1262_p2 = ((GenericBPC_src_blk_v_31_reg_1488_pp0_iter4_reg < select_ln393_6_reg_1624) ? 1'b1 : 1'b0);

assign icmp_ln887_9_fu_988_p2 = ((call_ret1_xfExtractPixels_fu_565_ap_return_3 < call_ret1_xfExtractPixels_fu_565_ap_return_1) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_932_p2 = ((call_ret1_xfExtractPixels_fu_565_ap_return_2 < call_ret1_xfExtractPixels_fu_565_ap_return_0) ? 1'b1 : 1'b0);

assign icmp_ln895_10_fu_1146_p2 = ((GenericBPC_src_blk_v_30_reg_1480 > select_ln390_8_reg_1606) ? 1'b1 : 1'b0);

assign icmp_ln895_11_fu_1166_p2 = ((GenericBPC_src_blk_v_34_reg_1513 > select_ln390_9_fu_1150_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_12_fu_1190_p2 = ((GenericBPC_src_blk_v_40_reg_1550 > select_ln390_10_fu_1171_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_13_fu_1214_p2 = ((GenericBPC_src_blk_v_42_reg_1567 > select_ln390_11_fu_1195_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_14_fu_1238_p2 = ((GenericBPC_src_blk_v_44_reg_1585 > select_ln390_12_fu_1219_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_15_fu_1287_p2 = ((GenericBPC_src_blk_v_32_reg_1496_pp0_iter4_reg > select_ln390_13_reg_1630) ? 1'b1 : 1'b0);

assign icmp_ln895_1_fu_946_p2 = ((call_ret1_xfExtractPixels_fu_565_ap_return_4 > select_ln390_fu_924_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_2_fu_1030_p2 = ((GenericBPC_src_blk_v_29_reg_1472 > select_ln390_1_reg_1594) ? 1'b1 : 1'b0);

assign icmp_ln895_3_fu_1050_p2 = ((GenericBPC_src_blk_v_33_reg_1504 > select_ln390_2_fu_1034_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_4_fu_1074_p2 = ((GenericBPC_src_blk_v_39_reg_1542 > select_ln390_3_fu_1055_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_5_fu_1098_p2 = ((GenericBPC_src_blk_v_41_reg_1558 > select_ln390_4_fu_1079_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_6_fu_1122_p2 = ((GenericBPC_src_blk_v_43_reg_1576 > select_ln390_5_fu_1103_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_7_fu_1266_p2 = ((GenericBPC_src_blk_v_31_reg_1488_pp0_iter4_reg > select_ln390_6_reg_1618) ? 1'b1 : 1'b0);

assign icmp_ln895_8_fu_974_p2 = ((call_ret1_xfExtractPixels_fu_565_ap_return_3 > call_ret1_xfExtractPixels_fu_565_ap_return_1) ? 1'b1 : 1'b0);

assign icmp_ln895_9_fu_1002_p2 = ((call_ret1_xfExtractPixels_fu_565_ap_return_5 > select_ln390_7_fu_980_p3) ? 1'b1 : 1'b0);

assign icmp_ln895_fu_918_p2 = ((call_ret1_xfExtractPixels_fu_565_ap_return_2 > call_ret1_xfExtractPixels_fu_565_ap_return_0) ? 1'b1 : 1'b0);

assign p_dst_data_V_V_din = {{select_ln887_1_fu_1297_p3}, {select_ln887_fu_1276_p3}};

assign select_ln390_10_fu_1171_p3 = ((icmp_ln895_11_fu_1166_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_34_reg_1513 : select_ln390_9_fu_1150_p3);

assign select_ln390_11_fu_1195_p3 = ((icmp_ln895_12_fu_1190_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_40_reg_1550 : select_ln390_10_fu_1171_p3);

assign select_ln390_12_fu_1219_p3 = ((icmp_ln895_13_fu_1214_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_42_reg_1567 : select_ln390_11_fu_1195_p3);

assign select_ln390_13_fu_1243_p3 = ((icmp_ln895_14_fu_1238_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_44_reg_1585 : select_ln390_12_fu_1219_p3);

assign select_ln390_1_fu_952_p3 = ((icmp_ln895_1_fu_946_p2[0:0] === 1'b1) ? call_ret1_xfExtractPixels_fu_565_ap_return_4 : select_ln390_fu_924_p3);

assign select_ln390_2_fu_1034_p3 = ((icmp_ln895_2_fu_1030_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_29_reg_1472 : select_ln390_1_reg_1594);

assign select_ln390_3_fu_1055_p3 = ((icmp_ln895_3_fu_1050_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_33_reg_1504 : select_ln390_2_fu_1034_p3);

assign select_ln390_4_fu_1079_p3 = ((icmp_ln895_4_fu_1074_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_39_reg_1542 : select_ln390_3_fu_1055_p3);

assign select_ln390_5_fu_1103_p3 = ((icmp_ln895_5_fu_1098_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_41_reg_1558 : select_ln390_4_fu_1079_p3);

assign select_ln390_6_fu_1127_p3 = ((icmp_ln895_6_fu_1122_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_43_reg_1576 : select_ln390_5_fu_1103_p3);

assign select_ln390_7_fu_980_p3 = ((icmp_ln895_8_fu_974_p2[0:0] === 1'b1) ? call_ret1_xfExtractPixels_fu_565_ap_return_3 : call_ret1_xfExtractPixels_fu_565_ap_return_1);

assign select_ln390_8_fu_1008_p3 = ((icmp_ln895_9_fu_1002_p2[0:0] === 1'b1) ? call_ret1_xfExtractPixels_fu_565_ap_return_5 : select_ln390_7_fu_980_p3);

assign select_ln390_9_fu_1150_p3 = ((icmp_ln895_10_fu_1146_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_30_reg_1480 : select_ln390_8_reg_1606);

assign select_ln390_fu_924_p3 = ((icmp_ln895_fu_918_p2[0:0] === 1'b1) ? call_ret1_xfExtractPixels_fu_565_ap_return_2 : call_ret1_xfExtractPixels_fu_565_ap_return_0);

assign select_ln393_10_fu_1183_p3 = ((icmp_ln887_12_fu_1178_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_34_reg_1513 : select_ln393_9_fu_1160_p3);

assign select_ln393_11_fu_1207_p3 = ((icmp_ln887_13_fu_1202_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_40_reg_1550 : select_ln393_10_fu_1183_p3);

assign select_ln393_12_fu_1231_p3 = ((icmp_ln887_14_fu_1226_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_42_reg_1567 : select_ln393_11_fu_1207_p3);

assign select_ln393_13_fu_1255_p3 = ((icmp_ln887_15_fu_1250_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_44_reg_1585 : select_ln393_12_fu_1231_p3);

assign select_ln393_1_fu_966_p3 = ((icmp_ln887_2_fu_960_p2[0:0] === 1'b1) ? call_ret1_xfExtractPixels_fu_565_ap_return_4 : select_ln393_fu_938_p3);

assign select_ln393_2_fu_1044_p3 = ((icmp_ln887_3_fu_1040_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_29_reg_1472 : select_ln393_1_reg_1600);

assign select_ln393_3_fu_1067_p3 = ((icmp_ln887_4_fu_1062_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_33_reg_1504 : select_ln393_2_fu_1044_p3);

assign select_ln393_4_fu_1091_p3 = ((icmp_ln887_5_fu_1086_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_39_reg_1542 : select_ln393_3_fu_1067_p3);

assign select_ln393_5_fu_1115_p3 = ((icmp_ln887_6_fu_1110_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_41_reg_1558 : select_ln393_4_fu_1091_p3);

assign select_ln393_6_fu_1139_p3 = ((icmp_ln887_7_fu_1134_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_43_reg_1576 : select_ln393_5_fu_1115_p3);

assign select_ln393_7_fu_994_p3 = ((icmp_ln887_9_fu_988_p2[0:0] === 1'b1) ? call_ret1_xfExtractPixels_fu_565_ap_return_3 : call_ret1_xfExtractPixels_fu_565_ap_return_1);

assign select_ln393_8_fu_1022_p3 = ((icmp_ln887_10_fu_1016_p2[0:0] === 1'b1) ? call_ret1_xfExtractPixels_fu_565_ap_return_5 : select_ln393_7_fu_994_p3);

assign select_ln393_9_fu_1160_p3 = ((icmp_ln887_11_fu_1156_p2[0:0] === 1'b1) ? GenericBPC_src_blk_v_30_reg_1480 : select_ln393_8_reg_1612);

assign select_ln393_fu_938_p3 = ((icmp_ln887_fu_932_p2[0:0] === 1'b1) ? call_ret1_xfExtractPixels_fu_565_ap_return_2 : call_ret1_xfExtractPixels_fu_565_ap_return_0);

assign select_ln401_1_fu_1291_p3 = ((icmp_ln895_15_fu_1287_p2[0:0] === 1'b1) ? select_ln390_13_reg_1630 : GenericBPC_src_blk_v_32_reg_1496_pp0_iter4_reg);

assign select_ln401_fu_1270_p3 = ((icmp_ln895_7_fu_1266_p2[0:0] === 1'b1) ? select_ln390_6_reg_1618 : GenericBPC_src_blk_v_31_reg_1488_pp0_iter4_reg);

assign select_ln887_1_fu_1297_p3 = ((icmp_ln887_1_fu_1283_p2[0:0] === 1'b1) ? select_ln393_13_reg_1636 : select_ln401_1_fu_1291_p3);

assign select_ln887_fu_1276_p3 = ((icmp_ln887_8_fu_1262_p2[0:0] === 1'b1) ? select_ln393_6_reg_1624 : select_ln401_fu_1270_p3);

assign trunc_ln321_1_fu_652_p1 = GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_row_idx_val_0_read[2:0];

assign trunc_ln321_2_fu_656_p1 = GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_row_idx_val_1_read[2:0];

assign trunc_ln321_3_fu_660_p1 = GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_row_idx_val_2_read[2:0];

assign trunc_ln321_4_fu_664_p1 = GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_row_idx_val_3_read[2:0];

assign trunc_ln321_fu_648_p1 = GenericBPC_xf_cv_BPC_13_2_13_1080_1920_5_5_2_0_0_row_idx_val_4_read[2:0];

assign zext_ln177_fu_699_p1 = c_0_reg_553;

assign zext_ln188_fu_719_p1 = c_0_reg_553_pp0_iter1_reg;

endmodule //process_row
