xpm_cdc.sv,systemverilog,xpm,../../../../../../../../tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/common"incdir="$ref_dir/../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/simulation/FrontPanel"incdir="../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/templates"incdir="../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/common"incdir="../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/simulation/FrontPanel"
xpm_memory.sv,systemverilog,xpm,../../../../../../../../tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="$ref_dir/../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/common"incdir="$ref_dir/../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/simulation/FrontPanel"incdir="../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/templates"incdir="../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/common"incdir="../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/simulation/FrontPanel"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/common"incdir="$ref_dir/../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/simulation/FrontPanel"incdir="../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/templates"incdir="../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/common"incdir="../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/simulation/FrontPanel"
frontpanel_ifat6_wrapper_simulation.v,verilog,xil_defaultlib,../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/simulation/frontpanel_ifat6_wrapper_simulation.v,incdir="$ref_dir/../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/common"incdir="$ref_dir/../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/simulation/FrontPanel"incdir="../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/templates"incdir="../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/common"incdir="../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/simulation/FrontPanel"
okHost.v,verilog,xil_defaultlib,../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/simulation/FrontPanel/okHost.v,incdir="$ref_dir/../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/common"incdir="$ref_dir/../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/simulation/FrontPanel"incdir="../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/templates"incdir="../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/common"incdir="../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/simulation/FrontPanel"
okWireOR.v,verilog,xil_defaultlib,../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/simulation/FrontPanel/okWireOR.v,incdir="$ref_dir/../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/common"incdir="$ref_dir/../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/simulation/FrontPanel"incdir="../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/templates"incdir="../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/common"incdir="../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/simulation/FrontPanel"
okWireIn.v,verilog,xil_defaultlib,../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/simulation/FrontPanel/okWireIn.v,incdir="$ref_dir/../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/common"incdir="$ref_dir/../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/simulation/FrontPanel"incdir="../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/templates"incdir="../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/common"incdir="../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/simulation/FrontPanel"
okWireOut.v,verilog,xil_defaultlib,../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/simulation/FrontPanel/okWireOut.v,incdir="$ref_dir/../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/common"incdir="$ref_dir/../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/simulation/FrontPanel"incdir="../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/templates"incdir="../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/common"incdir="../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/simulation/FrontPanel"
frontpanel_ifat6_simulation.v,verilog,xil_defaultlib,../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/simulation/frontpanel_ifat6_simulation.v,incdir="$ref_dir/../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/common"incdir="$ref_dir/../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/simulation/FrontPanel"incdir="../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/templates"incdir="../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/common"incdir="../../../../pcb_ok_xem7310.gen/sources_1/ip/frontpanel_ifat6/gateware/simulation/FrontPanel"
glbl.v,Verilog,xil_defaultlib,glbl.v
