module top_module();
    reg [1:0] in;
   reg out;
    andgate instance1( in,
                      out);  
initial
    begin
    in[1]=1'b0;
    in[0]=1'b0;
    #10 
    in[0]=1'b1;
    #10
    in[1]=1'b1;
    in[0]=1'b0;
    #10
    in[0]=1'b1;
end

endmodule