library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity memoria is
    port (
          clk			            : IN  STD_LOGIC;
			 Sel 							: IN 	STD_LOGIC;
          clk 							: out STD_LOGIC
    );
end entity;