<profile>

<section name = "Vitis HLS Report for 'mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6'" level="0">
<item name = "Date">Mon Mar 11 09:38:19 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">proj_gemm_no_taffo</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7v585t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">20.00 ns, 13.277 ns, 5.40 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">262, 262, 5.240 us, 5.240 us, 262, 262, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_65_5_VITIS_LOOP_66_6">260, 260, 6, 1, 1, 256, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 88, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 13, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 231, 64, -</column>
<specialColumn name="Available">1590, 1260, 728400, 364200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_4s_4s_4_1_1_U4">mul_4s_4s_4_1_1, 0, 0, 0, 13, 0</column>
<column name="sitofp_32ns_32_2_no_dsp_1_U3">sitofp_32ns_32_2_no_dsp_1, 0, 0, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln65_1_fu_399_p2">+, 0, 0, 13, 5, 1</column>
<column name="add_ln65_fu_373_p2">+, 0, 0, 16, 9, 1</column>
<column name="add_ln66_fu_438_p2">+, 0, 0, 13, 5, 1</column>
<column name="mul_ln67_fu_427_p0">+, 0, 0, 13, 4, 2</column>
<column name="icmp_ln65_fu_367_p2">icmp, 0, 0, 11, 9, 10</column>
<column name="icmp_ln66_fu_385_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="select_ln65_1_fu_405_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln65_fu_391_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 5, 10</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 9, 18</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 5, 10</column>
<column name="i_fu_104">9, 2, 5, 10</column>
<column name="indvar_flatten_fu_108">9, 2, 9, 18</column>
<column name="j_fu_100">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="conv_reg_517">32, 0, 32, 0</column>
<column name="empty_8_reg_508">4, 0, 4, 0</column>
<column name="i_fu_104">5, 0, 5, 0</column>
<column name="indvar_flatten_fu_108">9, 0, 9, 0</column>
<column name="j_fu_100">5, 0, 5, 0</column>
<column name="mul3_reg_522">32, 0, 32, 0</column>
<column name="select_ln65_1_reg_503">5, 0, 5, 0</column>
<column name="empty_8_reg_508">64, 32, 4, 0</column>
<column name="select_ln65_1_reg_503">64, 32, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6, return value</column>
<column name="grp_fu_213_p_din0">out, 32, ap_ctrl_hs, mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6, return value</column>
<column name="grp_fu_213_p_din1">out, 32, ap_ctrl_hs, mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6, return value</column>
<column name="grp_fu_213_p_dout0">in, 32, ap_ctrl_hs, mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6, return value</column>
<column name="grp_fu_213_p_ce">out, 1, ap_ctrl_hs, mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6, return value</column>
<column name="grp_fu_236_p_din0">out, 32, ap_ctrl_hs, mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6, return value</column>
<column name="grp_fu_236_p_din1">out, 32, ap_ctrl_hs, mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6, return value</column>
<column name="grp_fu_236_p_dout0">in, 32, ap_ctrl_hs, mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6, return value</column>
<column name="grp_fu_236_p_ce">out, 1, ap_ctrl_hs, mm_Pipeline_VITIS_LOOP_65_5_VITIS_LOOP_66_6, return value</column>
<column name="D_address0">out, 4, ap_memory, D, array</column>
<column name="D_ce0">out, 1, ap_memory, D, array</column>
<column name="D_we0">out, 1, ap_memory, D, array</column>
<column name="D_d0">out, 32, ap_memory, D, array</column>
<column name="D_1_address0">out, 4, ap_memory, D_1, array</column>
<column name="D_1_ce0">out, 1, ap_memory, D_1, array</column>
<column name="D_1_we0">out, 1, ap_memory, D_1, array</column>
<column name="D_1_d0">out, 32, ap_memory, D_1, array</column>
<column name="D_2_address0">out, 4, ap_memory, D_2, array</column>
<column name="D_2_ce0">out, 1, ap_memory, D_2, array</column>
<column name="D_2_we0">out, 1, ap_memory, D_2, array</column>
<column name="D_2_d0">out, 32, ap_memory, D_2, array</column>
<column name="D_3_address0">out, 4, ap_memory, D_3, array</column>
<column name="D_3_ce0">out, 1, ap_memory, D_3, array</column>
<column name="D_3_we0">out, 1, ap_memory, D_3, array</column>
<column name="D_3_d0">out, 32, ap_memory, D_3, array</column>
<column name="D_4_address0">out, 4, ap_memory, D_4, array</column>
<column name="D_4_ce0">out, 1, ap_memory, D_4, array</column>
<column name="D_4_we0">out, 1, ap_memory, D_4, array</column>
<column name="D_4_d0">out, 32, ap_memory, D_4, array</column>
<column name="D_5_address0">out, 4, ap_memory, D_5, array</column>
<column name="D_5_ce0">out, 1, ap_memory, D_5, array</column>
<column name="D_5_we0">out, 1, ap_memory, D_5, array</column>
<column name="D_5_d0">out, 32, ap_memory, D_5, array</column>
<column name="D_6_address0">out, 4, ap_memory, D_6, array</column>
<column name="D_6_ce0">out, 1, ap_memory, D_6, array</column>
<column name="D_6_we0">out, 1, ap_memory, D_6, array</column>
<column name="D_6_d0">out, 32, ap_memory, D_6, array</column>
<column name="D_7_address0">out, 4, ap_memory, D_7, array</column>
<column name="D_7_ce0">out, 1, ap_memory, D_7, array</column>
<column name="D_7_we0">out, 1, ap_memory, D_7, array</column>
<column name="D_7_d0">out, 32, ap_memory, D_7, array</column>
<column name="D_8_address0">out, 4, ap_memory, D_8, array</column>
<column name="D_8_ce0">out, 1, ap_memory, D_8, array</column>
<column name="D_8_we0">out, 1, ap_memory, D_8, array</column>
<column name="D_8_d0">out, 32, ap_memory, D_8, array</column>
<column name="D_9_address0">out, 4, ap_memory, D_9, array</column>
<column name="D_9_ce0">out, 1, ap_memory, D_9, array</column>
<column name="D_9_we0">out, 1, ap_memory, D_9, array</column>
<column name="D_9_d0">out, 32, ap_memory, D_9, array</column>
<column name="D_10_address0">out, 4, ap_memory, D_10, array</column>
<column name="D_10_ce0">out, 1, ap_memory, D_10, array</column>
<column name="D_10_we0">out, 1, ap_memory, D_10, array</column>
<column name="D_10_d0">out, 32, ap_memory, D_10, array</column>
<column name="D_11_address0">out, 4, ap_memory, D_11, array</column>
<column name="D_11_ce0">out, 1, ap_memory, D_11, array</column>
<column name="D_11_we0">out, 1, ap_memory, D_11, array</column>
<column name="D_11_d0">out, 32, ap_memory, D_11, array</column>
<column name="D_12_address0">out, 4, ap_memory, D_12, array</column>
<column name="D_12_ce0">out, 1, ap_memory, D_12, array</column>
<column name="D_12_we0">out, 1, ap_memory, D_12, array</column>
<column name="D_12_d0">out, 32, ap_memory, D_12, array</column>
<column name="D_13_address0">out, 4, ap_memory, D_13, array</column>
<column name="D_13_ce0">out, 1, ap_memory, D_13, array</column>
<column name="D_13_we0">out, 1, ap_memory, D_13, array</column>
<column name="D_13_d0">out, 32, ap_memory, D_13, array</column>
<column name="D_14_address0">out, 4, ap_memory, D_14, array</column>
<column name="D_14_ce0">out, 1, ap_memory, D_14, array</column>
<column name="D_14_we0">out, 1, ap_memory, D_14, array</column>
<column name="D_14_d0">out, 32, ap_memory, D_14, array</column>
<column name="D_15_address0">out, 4, ap_memory, D_15, array</column>
<column name="D_15_ce0">out, 1, ap_memory, D_15, array</column>
<column name="D_15_we0">out, 1, ap_memory, D_15, array</column>
<column name="D_15_d0">out, 32, ap_memory, D_15, array</column>
</table>
</item>
</section>
</profile>
