["Jade",{"/user/BuiltInAnd4Messy":{"properties":{"name":{"edit":"yes","type":"name","value":"","label":"Name"}},"schematic":[["/gates/and4",[-32,-72,0]],["wire",[-32,-72,0,-8,0],{"signal":"A"}],["wire",[-32,-56,0,-8,0],{"signal":"B"}],["wire",[-32,-40,0,-8,0],{"signal":"C"}],["wire",[-32,-24,0,-8,0],{"signal":"D"}],["/gates/or2",[-32,-8,0]],["/gates/and2",[24,-48,0]],["wire",[16,-32,0,0,32]],["wire",[24,-48,0,-8,0]],["wire",[16,-32,0,8,0]],["wire",[-32,-8,0,-8,0],{"signal":"A"}],["wire",[-32,8,0,-8,0],{"signal":"B"}],["wire",[72,-40,0,8,0],{"signal":"vout"}]],"test":[["test",".power Vdd=1\n.thresholds Vol=0 Vil=0.1 Vih=0.9 Voh=1\n\n.group inputs A B C D // no carry in\n.group outputs vout\n.mode gate\n\n.cycle assert inputs tran 99n sample outputs tran 1n\n\n0000 L // This comment is included in vhdl test cases.\n0001 L\n0010 L\n0011 L\n0100 L\n0101 L\n0110 L\n0111 L\n1000 L\n1001 L\n1010 L\n1011 L\n1100 L\n1101 L\n1110 L\n1111 H\n\n.plot B(A)\n.plot B(B)\n.plot B(C)\n.plot B(D)\n.plot B(vout)\n"]],"icon":[["line",[-8,-16,0,16,0]],["terminal",[-16,-16,0],{"name":"A"}],["terminal",[-16,-8,0],{"name":"B"}],["terminal",[-16,0,0],{"name":"C"}],["terminal",[-16,8,0],{"name":"D"}],["terminal",[16,-8,4],{"name":"vout"}],["line",[-8,-16,0,0,24]],["line",[-8,8,0,16,0]],["line",[8,8,0,0,-24]]]}}]