<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file modulator_impl1.ncd.
Design name: Modulator
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu Jul 21 17:48:42 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Modulator_impl1.twr -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1.ncd Modulator_impl1.prf 
Design file:     modulator_impl1.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:  103.381MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 10.327ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_40  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_8  (to ipClk_c +)

   Delay:               9.596ns  (13.5% logic, 86.5% route), 5 logic levels.

 Constraint Details:

      9.596ns physical path delay NCO1/Sine/SLICE_236 to NCO1/Sine/SLICE_333 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.327ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_236 to NCO1/Sine/SLICE_333:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R2C15C.CLK to      R2C15C.Q0 NCO1/Sine/SLICE_236 (from ipClk_c)
ROUTE       514     7.559      R2C15C.Q0 to     R23C12D.M1 NCO1/Sine/rom_addr_r_5
MTOOFX_DEL  ---     0.240     R23C12D.M1 to   R23C12D.OFX1 NCO1/Sine/SLICE_1469
ROUTE         1     0.000   R23C12D.OFX1 to    R23C12C.FXA NCO1/Sine/triglut_1_3_8_0_0_f5a
FXTOOFX_DE  ---     0.145    R23C12C.FXA to   R23C12C.OFX1 NCO1/Sine/SLICE_1470
ROUTE         1     0.000   R23C12C.OFX1 to    R23C11A.FXA NCO1/Sine/triglut_1_3_8_0_f5a
FXTOOFX_DE  ---     0.145    R23C11A.FXA to   R23C11A.OFX1 NCO1/Sine/SLICE_1476
ROUTE         1     0.745   R23C11A.OFX1 to     R23C10C.D1 NCO1/Sine/mdL0_27_3
CTOOFX_DEL  ---     0.399     R23C10C.D1 to   R23C10C.OFX0 NCO1/Sine/SLICE_333
ROUTE         1     0.000   R23C10C.OFX0 to    R23C10C.DI0 NCO1/Sine/Cosine_8_ffin (to ipClk_c)
                  --------
                    9.596   (13.5% logic, 86.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_236:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     1.059       21.PADDI to     R2C15C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_333:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     1.059       21.PADDI to    R23C10C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.384ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_40  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_5  (to ipClk_c +)

   Delay:               9.539ns  (13.5% logic, 86.5% route), 5 logic levels.

 Constraint Details:

      9.539ns physical path delay NCO1/Sine/SLICE_236 to NCO1/Sine/SLICE_330 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.384ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_236 to NCO1/Sine/SLICE_330:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R2C15C.CLK to      R2C15C.Q0 NCO1/Sine/SLICE_236 (from ipClk_c)
ROUTE       514     7.502      R2C15C.Q0 to     R23C16B.M1 NCO1/Sine/rom_addr_r_5
MTOOFX_DEL  ---     0.240     R23C16B.M1 to   R23C16B.OFX1 NCO1/Sine/SLICE_971
ROUTE         1     0.000   R23C16B.OFX1 to    R23C16C.FXB NCO1/Sine/triglut_1_1_5_0_1_f5b
FXTOOFX_DE  ---     0.145    R23C16C.FXB to   R23C16C.OFX1 NCO1/Sine/SLICE_970
ROUTE         1     0.000   R23C16C.OFX1 to    R23C15A.FXA NCO1/Sine/triglut_1_1_5_0_f5a
FXTOOFX_DE  ---     0.145    R23C15A.FXA to   R23C15A.OFX1 NCO1/Sine/SLICE_976
ROUTE         1     0.745   R23C15A.OFX1 to     R23C17C.D0 NCO1/Sine/mdL0_30_1
CTOOFX_DEL  ---     0.399     R23C17C.D0 to   R23C17C.OFX0 NCO1/Sine/SLICE_330
ROUTE         1     0.000   R23C17C.OFX0 to    R23C17C.DI0 NCO1/Sine/Cosine_5_ffin (to ipClk_c)
                  --------
                    9.539   (13.5% logic, 86.5% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_236:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     1.059       21.PADDI to     R2C15C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_330:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     1.059       21.PADDI to    R23C17C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.414ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_40  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_9  (to ipClk_c +)

   Delay:               9.509ns  (13.6% logic, 86.4% route), 5 logic levels.

 Constraint Details:

      9.509ns physical path delay NCO1/Sine/SLICE_236 to NCO1/Sine/SLICE_334 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.414ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_236 to NCO1/Sine/SLICE_334:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R2C15C.CLK to      R2C15C.Q0 NCO1/Sine/SLICE_236 (from ipClk_c)
ROUTE       514     7.439      R2C15C.Q0 to     R21C16B.M1 NCO1/Sine/rom_addr_r_5
MTOOFX_DEL  ---     0.240     R21C16B.M1 to   R21C16B.OFX1 NCO1/Sine/SLICE_663
ROUTE         1     0.000   R21C16B.OFX1 to    R21C16C.FXB NCO1/Sine/triglut_1_0_9_1_1_f5b
FXTOOFX_DE  ---     0.145    R21C16C.FXB to   R21C16C.OFX1 NCO1/Sine/SLICE_662
ROUTE         1     0.000   R21C16C.OFX1 to    R21C16A.FXB NCO1/Sine/triglut_1_0_9_1_f5b
FXTOOFX_DE  ---     0.145    R21C16A.FXB to   R21C16A.OFX1 NCO1/Sine/SLICE_664
ROUTE         1     0.778   R21C16A.OFX1 to     R21C15B.A0 NCO1/Sine/mdL0_26_0
CTOOFX_DEL  ---     0.399     R21C15B.A0 to   R21C15B.OFX0 NCO1/Sine/SLICE_334
ROUTE         1     0.000   R21C15B.OFX0 to    R21C15B.DI0 NCO1/Sine/Cosine_9_ffin (to ipClk_c)
                  --------
                    9.509   (13.6% logic, 86.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_236:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     1.059       21.PADDI to     R2C15C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_334:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     1.059       21.PADDI to    R21C15B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.549ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              QAM1/opModulated_pipe_47  (from ipClk_c +)
   Destination:    FF         Data in        PWMModulated_opPWMio  (to ipClk_c +)

   Delay:               9.488ns  (38.0% logic, 62.0% route), 14 logic levels.

 Constraint Details:

      9.488ns physical path delay QAM1/SLICE_322 to opPWMModulated_MGIOL meets
     20.000ns delay constraint less
     -0.137ns skew and
      0.100ns ONEG0_SET requirement (totaling 20.037ns) by 10.549ns

IOL_R6B attributes: FINE=FDEL0

 Physical Path Details:

      Data path QAM1/SLICE_322 to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R3C19C.CLK to      R3C19C.Q0 QAM1/SLICE_322 (from ipClk_c)
ROUTE         2     1.021      R3C19C.Q0 to      R3C20B.B0 QAM1/un1_ipIf[1]
C0TOFCO_DE  ---     0.550      R3C20B.B0 to     R3C20B.FCO QAM1/SLICE_35
ROUTE         1     0.000     R3C20B.FCO to     R3C20C.FCI QAM1/un24_opModulated_cry_2
FCITOFCO_D  ---     0.067     R3C20C.FCI to     R3C20C.FCO QAM1/SLICE_34
ROUTE         1     0.000     R3C20C.FCO to     R3C21A.FCI QAM1/un24_opModulated_cry_4
FCITOFCO_D  ---     0.067     R3C21A.FCI to     R3C21A.FCO QAM1/SLICE_33
ROUTE         1     0.000     R3C21A.FCO to     R3C21B.FCI QAM1/un24_opModulated_cry_6
FCITOFCO_D  ---     0.067     R3C21B.FCI to     R3C21B.FCO QAM1/SLICE_32
ROUTE         1     0.000     R3C21B.FCO to     R3C21C.FCI QAM1/un24_opModulated_cry_8
FCITOF0_DE  ---     0.240     R3C21C.FCI to      R3C21C.F0 QAM1/SLICE_31
ROUTE         1     0.994      R3C21C.F0 to      R4C19D.A1 QAM1/un24_opModulated[9]
CTOOFX_DEL  ---     0.399      R4C19D.A1 to    R4C19D.OFX0 QAM1/un1_ipI_2_i_m2[9]/SLICE_459
ROUTE         1     1.487    R4C19D.OFX0 to      R6C19C.A0 QAM1/N_181f
C0TOFCO_DE  ---     0.550      R6C19C.A0 to     R6C19C.FCO QAM1/SLICE_52
ROUTE         1     0.000     R6C19C.FCO to     R6C20A.FCI QAM1/un1_ipI_3_cry_10
FCITOFCO_D  ---     0.067     R6C20A.FCI to     R6C20A.FCO QAM1/SLICE_51
ROUTE         1     0.000     R6C20A.FCO to     R6C20B.FCI QAM1/un1_ipI_3_cry_12
FCITOF0_DE  ---     0.240     R6C20B.FCI to      R6C20B.F0 QAM1/SLICE_50
ROUTE         1     1.020      R6C20B.F0 to      R7C20B.B0 Modulated[13]
C0TOFCO_DE  ---     0.550      R7C20B.B0 to     R7C20B.FCO PWMModulated/SLICE_4
ROUTE         1     0.000     R7C20B.FCO to     R7C20C.FCI PWMModulated/opPWM6_cry_2
FCITOFCO_D  ---     0.067     R7C20C.FCI to     R7C20C.FCO PWMModulated/SLICE_3
ROUTE         1     0.000     R7C20C.FCO to     R7C21A.FCI PWMModulated/opPWM6_cry_4
FCITOFCO_D  ---     0.067     R7C21A.FCI to     R7C21A.FCO PWMModulated/SLICE_2
ROUTE         1     0.000     R7C21A.FCO to     R7C21B.FCI PWMModulated/opPWM6_cry_6
FCITOF1_DE  ---     0.310     R7C21B.FCI to      R7C21B.F1 PWMModulated/SLICE_1
ROUTE         1     1.362      R7C21B.F1 to  IOL_R6B.ONEG0 PWMModulated.opPWM6 (to ipClk_c)
                  --------
                    9.488   (38.0% logic, 62.0% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to QAM1/SLICE_322:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     1.059       21.PADDI to     R3C19C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     1.196       21.PADDI to    IOL_R6B.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.549ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              QAM1/opModulated_pipe_47  (from ipClk_c +)
   Destination:    FF         Data in        PWMModulated_opPWMio  (to ipClk_c +)

   Delay:               9.488ns  (38.0% logic, 62.0% route), 14 logic levels.

 Constraint Details:

      9.488ns physical path delay QAM1/SLICE_322 to opPWMModulated_MGIOL meets
     20.000ns delay constraint less
     -0.137ns skew and
      0.100ns ONEG0_SET requirement (totaling 20.037ns) by 10.549ns

IOL_R6B attributes: FINE=FDEL0

 Physical Path Details:

      Data path QAM1/SLICE_322 to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R3C19C.CLK to      R3C19C.Q0 QAM1/SLICE_322 (from ipClk_c)
ROUTE         2     1.021      R3C19C.Q0 to      R3C20B.B0 QAM1/un1_ipIf[1]
C0TOFCO_DE  ---     0.550      R3C20B.B0 to     R3C20B.FCO QAM1/SLICE_35
ROUTE         1     0.000     R3C20B.FCO to     R3C20C.FCI QAM1/un24_opModulated_cry_2
FCITOFCO_D  ---     0.067     R3C20C.FCI to     R3C20C.FCO QAM1/SLICE_34
ROUTE         1     0.000     R3C20C.FCO to     R3C21A.FCI QAM1/un24_opModulated_cry_4
FCITOFCO_D  ---     0.067     R3C21A.FCI to     R3C21A.FCO QAM1/SLICE_33
ROUTE         1     0.000     R3C21A.FCO to     R3C21B.FCI QAM1/un24_opModulated_cry_6
FCITOFCO_D  ---     0.067     R3C21B.FCI to     R3C21B.FCO QAM1/SLICE_32
ROUTE         1     0.000     R3C21B.FCO to     R3C21C.FCI QAM1/un24_opModulated_cry_8
FCITOF0_DE  ---     0.240     R3C21C.FCI to      R3C21C.F0 QAM1/SLICE_31
ROUTE         1     0.994      R3C21C.F0 to      R4C19D.A1 QAM1/un24_opModulated[9]
CTOOFX_DEL  ---     0.399      R4C19D.A1 to    R4C19D.OFX0 QAM1/un1_ipI_2_i_m2[9]/SLICE_459
ROUTE         1     1.487    R4C19D.OFX0 to      R6C19C.A0 QAM1/N_181f
C0TOFCO_DE  ---     0.550      R6C19C.A0 to     R6C19C.FCO QAM1/SLICE_52
ROUTE         1     0.000     R6C19C.FCO to     R6C20A.FCI QAM1/un1_ipI_3_cry_10
FCITOFCO_D  ---     0.067     R6C20A.FCI to     R6C20A.FCO QAM1/SLICE_51
ROUTE         1     0.000     R6C20A.FCO to     R6C20B.FCI QAM1/un1_ipI_3_cry_12
FCITOFCO_D  ---     0.067     R6C20B.FCI to     R6C20B.FCO QAM1/SLICE_50
ROUTE         1     0.000     R6C20B.FCO to     R6C20C.FCI QAM1/un1_ipI_3_cry_14
FCITOF0_DE  ---     0.240     R6C20C.FCI to      R6C20C.F0 QAM1/SLICE_49
ROUTE         1     1.020      R6C20C.F0 to      R7C20C.B0 Modulated[15]
C0TOFCO_DE  ---     0.550      R7C20C.B0 to     R7C20C.FCO PWMModulated/SLICE_3
ROUTE         1     0.000     R7C20C.FCO to     R7C21A.FCI PWMModulated/opPWM6_cry_4
FCITOFCO_D  ---     0.067     R7C21A.FCI to     R7C21A.FCO PWMModulated/SLICE_2
ROUTE         1     0.000     R7C21A.FCO to     R7C21B.FCI PWMModulated/opPWM6_cry_6
FCITOF1_DE  ---     0.310     R7C21B.FCI to      R7C21B.F1 PWMModulated/SLICE_1
ROUTE         1     1.362      R7C21B.F1 to  IOL_R6B.ONEG0 PWMModulated.opPWM6 (to ipClk_c)
                  --------
                    9.488   (38.0% logic, 62.0% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to QAM1/SLICE_322:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     1.059       21.PADDI to     R3C19C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     1.196       21.PADDI to    IOL_R6B.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.601ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_40  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_9  (to ipClk_c +)

   Delay:               9.322ns  (13.9% logic, 86.1% route), 5 logic levels.

 Constraint Details:

      9.322ns physical path delay NCO1/Sine/SLICE_236 to NCO1/Sine/SLICE_334 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.601ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_236 to NCO1/Sine/SLICE_334:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R2C15C.CLK to      R2C15C.Q0 NCO1/Sine/SLICE_236 (from ipClk_c)
ROUTE       514     6.840      R2C15C.Q0 to     R24C16B.M1 NCO1/Sine/rom_addr_r_5
MTOOFX_DEL  ---     0.240     R24C16B.M1 to   R24C16B.OFX1 NCO1/Sine/SLICE_939
ROUTE         1     0.000   R24C16B.OFX1 to    R24C16C.FXB NCO1/Sine/triglut_1_1_9_0_1_f5b
FXTOOFX_DE  ---     0.145    R24C16C.FXB to   R24C16C.OFX1 NCO1/Sine/SLICE_938
ROUTE         1     0.000   R24C16C.OFX1 to    R24C15A.FXA NCO1/Sine/triglut_1_1_9_0_f5a
FXTOOFX_DE  ---     0.145    R24C15A.FXA to   R24C15A.OFX1 NCO1/Sine/SLICE_944
ROUTE         1     1.190   R24C15A.OFX1 to     R21C15B.B0 NCO1/Sine/mdL0_26_1
CTOOFX_DEL  ---     0.399     R21C15B.B0 to   R21C15B.OFX0 NCO1/Sine/SLICE_334
ROUTE         1     0.000   R21C15B.OFX0 to    R21C15B.DI0 NCO1/Sine/Cosine_9_ffin (to ipClk_c)
                  --------
                    9.322   (13.9% logic, 86.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_236:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     1.059       21.PADDI to     R2C15C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_334:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     1.059       21.PADDI to    R21C15B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.634ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              QAM1/opModulated_pipe_47  (from ipClk_c +)
   Destination:    FF         Data in        PWMModulated_opPWMio  (to ipClk_c +)

   Delay:               9.403ns  (38.3% logic, 61.7% route), 14 logic levels.

 Constraint Details:

      9.403ns physical path delay QAM1/SLICE_322 to opPWMModulated_MGIOL meets
     20.000ns delay constraint less
     -0.137ns skew and
      0.100ns ONEG0_SET requirement (totaling 20.037ns) by 10.634ns

IOL_R6B attributes: FINE=FDEL0

 Physical Path Details:

      Data path QAM1/SLICE_322 to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R3C19C.CLK to      R3C19C.Q0 QAM1/SLICE_322 (from ipClk_c)
ROUTE         2     1.021      R3C19C.Q0 to      R3C20B.B0 QAM1/un1_ipIf[1]
C0TOFCO_DE  ---     0.550      R3C20B.B0 to     R3C20B.FCO QAM1/SLICE_35
ROUTE         1     0.000     R3C20B.FCO to     R3C20C.FCI QAM1/un24_opModulated_cry_2
FCITOFCO_D  ---     0.067     R3C20C.FCI to     R3C20C.FCO QAM1/SLICE_34
ROUTE         1     0.000     R3C20C.FCO to     R3C21A.FCI QAM1/un24_opModulated_cry_4
FCITOFCO_D  ---     0.067     R3C21A.FCI to     R3C21A.FCO QAM1/SLICE_33
ROUTE         1     0.000     R3C21A.FCO to     R3C21B.FCI QAM1/un24_opModulated_cry_6
FCITOFCO_D  ---     0.067     R3C21B.FCI to     R3C21B.FCO QAM1/SLICE_32
ROUTE         1     0.000     R3C21B.FCO to     R3C21C.FCI QAM1/un24_opModulated_cry_8
FCITOF0_DE  ---     0.240     R3C21C.FCI to      R3C21C.F0 QAM1/SLICE_31
ROUTE         1     0.994      R3C21C.F0 to      R4C19D.A1 QAM1/un24_opModulated[9]
CTOOFX_DEL  ---     0.399      R4C19D.A1 to    R4C19D.OFX0 QAM1/un1_ipI_2_i_m2[9]/SLICE_459
ROUTE         1     1.487    R4C19D.OFX0 to      R6C19C.A0 QAM1/N_181f
C0TOFCO_DE  ---     0.550      R6C19C.A0 to     R6C19C.FCO QAM1/SLICE_52
ROUTE         1     0.000     R6C19C.FCO to     R6C20A.FCI QAM1/un1_ipI_3_cry_10
FCITOFCO_D  ---     0.067     R6C20A.FCI to     R6C20A.FCO QAM1/SLICE_51
ROUTE         1     0.000     R6C20A.FCO to     R6C20B.FCI QAM1/un1_ipI_3_cry_12
FCITOFCO_D  ---     0.067     R6C20B.FCI to     R6C20B.FCO QAM1/SLICE_50
ROUTE         1     0.000     R6C20B.FCO to     R6C20C.FCI QAM1/un1_ipI_3_cry_14
FCITOFCO_D  ---     0.067     R6C20C.FCI to     R6C20C.FCO QAM1/SLICE_49
ROUTE         1     0.000     R6C20C.FCO to     R6C21A.FCI QAM1/un1_ipI_3_cry_16
FCITOF0_DE  ---     0.240     R6C21A.FCI to      R6C21A.F0 QAM1/SLICE_48
ROUTE         1     0.935      R6C21A.F0 to      R7C21A.A0 Modulated[17]
C0TOFCO_DE  ---     0.550      R7C21A.A0 to     R7C21A.FCO PWMModulated/SLICE_2
ROUTE         1     0.000     R7C21A.FCO to     R7C21B.FCI PWMModulated/opPWM6_cry_6
FCITOF1_DE  ---     0.310     R7C21B.FCI to      R7C21B.F1 PWMModulated/SLICE_1
ROUTE         1     1.362      R7C21B.F1 to  IOL_R6B.ONEG0 PWMModulated.opPWM6 (to ipClk_c)
                  --------
                    9.403   (38.3% logic, 61.7% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to QAM1/SLICE_322:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     1.059       21.PADDI to     R3C19C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     1.196       21.PADDI to    IOL_R6B.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.644ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              NCO1/Sine/FF_40  (from ipClk_c +)
   Destination:    FF         Data in        NCO1/Sine/FF_8  (to ipClk_c +)

   Delay:               9.279ns  (13.9% logic, 86.1% route), 5 logic levels.

 Constraint Details:

      9.279ns physical path delay NCO1/Sine/SLICE_236 to NCO1/Sine/SLICE_333 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.077ns DIN_SET requirement (totaling 19.923ns) by 10.644ns

 Physical Path Details:

      Data path NCO1/Sine/SLICE_236 to NCO1/Sine/SLICE_333:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R2C15C.CLK to      R2C15C.Q0 NCO1/Sine/SLICE_236 (from ipClk_c)
ROUTE       514     6.906      R2C15C.Q0 to     R24C12D.M1 NCO1/Sine/rom_addr_r_5
MTOOFX_DEL  ---     0.240     R24C12D.M1 to   R24C12D.OFX1 NCO1/Sine/SLICE_1217
ROUTE         1     0.000   R24C12D.OFX1 to    R24C12C.FXA NCO1/Sine/triglut_1_2_8_0_0_f5a
FXTOOFX_DE  ---     0.145    R24C12C.FXA to   R24C12C.OFX1 NCO1/Sine/SLICE_1218
ROUTE         1     0.000   R24C12C.OFX1 to    R24C11A.FXA NCO1/Sine/triglut_1_2_8_0_f5a
FXTOOFX_DE  ---     0.145    R24C11A.FXA to   R24C11A.OFX1 NCO1/Sine/SLICE_1224
ROUTE         1     1.081   R24C11A.OFX1 to     R23C10C.A1 NCO1/Sine/mdL0_27_2
CTOOFX_DEL  ---     0.399     R23C10C.A1 to   R23C10C.OFX0 NCO1/Sine/SLICE_333
ROUTE         1     0.000   R23C10C.OFX0 to    R23C10C.DI0 NCO1/Sine/Cosine_8_ffin (to ipClk_c)
                  --------
                    9.279   (13.9% logic, 86.1% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to NCO1/Sine/SLICE_236:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     1.059       21.PADDI to     R2C15C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to NCO1/Sine/SLICE_333:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     1.059       21.PADDI to    R23C10C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.671ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              QAM1/opModulated_pipe_47  (from ipClk_c +)
   Destination:    FF         Data in        PWMModulated_opPWMio  (to ipClk_c +)

   Delay:               9.366ns  (37.3% logic, 62.7% route), 14 logic levels.

 Constraint Details:

      9.366ns physical path delay QAM1/SLICE_322 to opPWMModulated_MGIOL meets
     20.000ns delay constraint less
     -0.137ns skew and
      0.100ns ONEG0_SET requirement (totaling 20.037ns) by 10.671ns

IOL_R6B attributes: FINE=FDEL0

 Physical Path Details:

      Data path QAM1/SLICE_322 to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R3C19C.CLK to      R3C19C.Q0 QAM1/SLICE_322 (from ipClk_c)
ROUTE         2     1.021      R3C19C.Q0 to      R3C20B.B0 QAM1/un1_ipIf[1]
C0TOFCO_DE  ---     0.550      R3C20B.B0 to     R3C20B.FCO QAM1/SLICE_35
ROUTE         1     0.000     R3C20B.FCO to     R3C20C.FCI QAM1/un24_opModulated_cry_2
FCITOF1_DE  ---     0.310     R3C20C.FCI to      R3C20C.F1 QAM1/SLICE_34
ROUTE         1     1.158      R3C20C.F1 to      R4C18D.C1 QAM1/un24_opModulated[4]
CTOOFX_DEL  ---     0.399      R4C18D.C1 to    R4C18D.OFX0 QAM1/un1_ipI_2_i_m2[4]/SLICE_464
ROUTE         1     1.314    R4C18D.OFX0 to      R6C18C.B1 QAM1/N_186f
C1TOFCO_DE  ---     0.367      R6C18C.B1 to     R6C18C.FCO QAM1/SLICE_55
ROUTE         1     0.000     R6C18C.FCO to     R6C19A.FCI QAM1/un1_ipI_3_cry_4
FCITOFCO_D  ---     0.067     R6C19A.FCI to     R6C19A.FCO QAM1/SLICE_54
ROUTE         1     0.000     R6C19A.FCO to     R6C19B.FCI QAM1/un1_ipI_3_cry_6
FCITOFCO_D  ---     0.067     R6C19B.FCI to     R6C19B.FCO QAM1/SLICE_53
ROUTE         1     0.000     R6C19B.FCO to     R6C19C.FCI QAM1/un1_ipI_3_cry_8
FCITOFCO_D  ---     0.067     R6C19C.FCI to     R6C19C.FCO QAM1/SLICE_52
ROUTE         1     0.000     R6C19C.FCO to     R6C20A.FCI QAM1/un1_ipI_3_cry_10
FCITOFCO_D  ---     0.067     R6C20A.FCI to     R6C20A.FCO QAM1/SLICE_51
ROUTE         1     0.000     R6C20A.FCO to     R6C20B.FCI QAM1/un1_ipI_3_cry_12
FCITOFCO_D  ---     0.067     R6C20B.FCI to     R6C20B.FCO QAM1/SLICE_50
ROUTE         1     0.000     R6C20B.FCO to     R6C20C.FCI QAM1/un1_ipI_3_cry_14
FCITOF0_DE  ---     0.240     R6C20C.FCI to      R6C20C.F0 QAM1/SLICE_49
ROUTE         1     1.020      R6C20C.F0 to      R7C20C.B0 Modulated[15]
C0TOFCO_DE  ---     0.550      R7C20C.B0 to     R7C20C.FCO PWMModulated/SLICE_3
ROUTE         1     0.000     R7C20C.FCO to     R7C21A.FCI PWMModulated/opPWM6_cry_4
FCITOFCO_D  ---     0.067     R7C21A.FCI to     R7C21A.FCO PWMModulated/SLICE_2
ROUTE         1     0.000     R7C21A.FCO to     R7C21B.FCI PWMModulated/opPWM6_cry_6
FCITOF1_DE  ---     0.310     R7C21B.FCI to      R7C21B.F1 PWMModulated/SLICE_1
ROUTE         1     1.362      R7C21B.F1 to  IOL_R6B.ONEG0 PWMModulated.opPWM6 (to ipClk_c)
                  --------
                    9.366   (37.3% logic, 62.7% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to QAM1/SLICE_322:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     1.059       21.PADDI to     R3C19C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     1.196       21.PADDI to    IOL_R6B.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.671ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              QAM1/opModulated_pipe_47  (from ipClk_c +)
   Destination:    FF         Data in        PWMModulated_opPWMio  (to ipClk_c +)

   Delay:               9.366ns  (37.3% logic, 62.7% route), 14 logic levels.

 Constraint Details:

      9.366ns physical path delay QAM1/SLICE_322 to opPWMModulated_MGIOL meets
     20.000ns delay constraint less
     -0.137ns skew and
      0.100ns ONEG0_SET requirement (totaling 20.037ns) by 10.671ns

IOL_R6B attributes: FINE=FDEL0

 Physical Path Details:

      Data path QAM1/SLICE_322 to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363     R3C19C.CLK to      R3C19C.Q0 QAM1/SLICE_322 (from ipClk_c)
ROUTE         2     1.021      R3C19C.Q0 to      R3C20B.B0 QAM1/un1_ipIf[1]
C0TOFCO_DE  ---     0.550      R3C20B.B0 to     R3C20B.FCO QAM1/SLICE_35
ROUTE         1     0.000     R3C20B.FCO to     R3C20C.FCI QAM1/un24_opModulated_cry_2
FCITOF1_DE  ---     0.310     R3C20C.FCI to      R3C20C.F1 QAM1/SLICE_34
ROUTE         1     1.158      R3C20C.F1 to      R4C18D.C1 QAM1/un24_opModulated[4]
CTOOFX_DEL  ---     0.399      R4C18D.C1 to    R4C18D.OFX0 QAM1/un1_ipI_2_i_m2[4]/SLICE_464
ROUTE         1     1.314    R4C18D.OFX0 to      R6C18C.B1 QAM1/N_186f
C1TOFCO_DE  ---     0.367      R6C18C.B1 to     R6C18C.FCO QAM1/SLICE_55
ROUTE         1     0.000     R6C18C.FCO to     R6C19A.FCI QAM1/un1_ipI_3_cry_4
FCITOFCO_D  ---     0.067     R6C19A.FCI to     R6C19A.FCO QAM1/SLICE_54
ROUTE         1     0.000     R6C19A.FCO to     R6C19B.FCI QAM1/un1_ipI_3_cry_6
FCITOFCO_D  ---     0.067     R6C19B.FCI to     R6C19B.FCO QAM1/SLICE_53
ROUTE         1     0.000     R6C19B.FCO to     R6C19C.FCI QAM1/un1_ipI_3_cry_8
FCITOFCO_D  ---     0.067     R6C19C.FCI to     R6C19C.FCO QAM1/SLICE_52
ROUTE         1     0.000     R6C19C.FCO to     R6C20A.FCI QAM1/un1_ipI_3_cry_10
FCITOFCO_D  ---     0.067     R6C20A.FCI to     R6C20A.FCO QAM1/SLICE_51
ROUTE         1     0.000     R6C20A.FCO to     R6C20B.FCI QAM1/un1_ipI_3_cry_12
FCITOF0_DE  ---     0.240     R6C20B.FCI to      R6C20B.F0 QAM1/SLICE_50
ROUTE         1     1.020      R6C20B.F0 to      R7C20B.B0 Modulated[13]
C0TOFCO_DE  ---     0.550      R7C20B.B0 to     R7C20B.FCO PWMModulated/SLICE_4
ROUTE         1     0.000     R7C20B.FCO to     R7C20C.FCI PWMModulated/opPWM6_cry_2
FCITOFCO_D  ---     0.067     R7C20C.FCI to     R7C20C.FCO PWMModulated/SLICE_3
ROUTE         1     0.000     R7C20C.FCO to     R7C21A.FCI PWMModulated/opPWM6_cry_4
FCITOFCO_D  ---     0.067     R7C21A.FCI to     R7C21A.FCO PWMModulated/SLICE_2
ROUTE         1     0.000     R7C21A.FCO to     R7C21B.FCI PWMModulated/opPWM6_cry_6
FCITOF1_DE  ---     0.310     R7C21B.FCI to      R7C21B.F1 PWMModulated/SLICE_1
ROUTE         1     1.362      R7C21B.F1 to  IOL_R6B.ONEG0 PWMModulated.opPWM6 (to ipClk_c)
                  --------
                    9.366   (37.3% logic, 62.7% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to QAM1/SLICE_322:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     1.059       21.PADDI to     R3C19C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to opPWMModulated_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     1.196       21.PADDI to    IOL_R6B.CLK ipClk_c
                  --------
                    1.196   (0.0% logic, 100.0% route), 0 logic levels.

Report:  103.381MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|  103.381 MHz|   5  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 368
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 20541 paths, 1 nets, and 14509 connections (98.15% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Thu Jul 21 17:48:42 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Modulator_impl1.twr -gui -msgset C:/Users/reeve/git/EEE5118Z_Project/Modulator/promote.xml Modulator_impl1.ncd Modulator_impl1.prf 
Design file:     modulator_impl1.ncd
Preference file: modulator_impl1.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.144ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_12  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_0_3(ASIC)  (to ipClk_c +)

   Delay:               0.275ns  (43.6% logic, 56.4% route), 1 logic levels.

 Constraint Details:

      0.275ns physical path delay Streamer1/FIFOBLOCK/SLICE_118 to Streamer1/FIFOBLOCK/pdp_ram_0_0_3 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.144ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_118 to Streamer1/FIFOBLOCK/pdp_ram_0_0_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R14C4B.CLK to      R14C4B.Q0 Streamer1/FIFOBLOCK/SLICE_118 (from ipClk_c)
ROUTE         5     0.155      R14C4B.Q0 to EBR_R13C2.ADB2 Streamer1/FIFOBLOCK/rcount_0 (to ipClk_c)
                  --------
                    0.275   (43.6% logic, 56.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     0.300       21.PADDI to     R14C4B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_0_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     0.350       21.PADDI to EBR_R13C2.CLKB ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.144ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Streamer1/FIFOBLOCK/FF_11  (from ipClk_c +)
   Destination:    DP16KB     Port           Streamer1/FIFOBLOCK/pdp_ram_0_0_3(ASIC)  (to ipClk_c +)

   Delay:               0.275ns  (43.6% logic, 56.4% route), 1 logic levels.

 Constraint Details:

      0.275ns physical path delay Streamer1/FIFOBLOCK/SLICE_118 to Streamer1/FIFOBLOCK/pdp_ram_0_0_3 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.144ns

 Physical Path Details:

      Data path Streamer1/FIFOBLOCK/SLICE_118 to Streamer1/FIFOBLOCK/pdp_ram_0_0_3:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R14C4B.CLK to      R14C4B.Q1 Streamer1/FIFOBLOCK/SLICE_118 (from ipClk_c)
ROUTE         5     0.155      R14C4B.Q1 to EBR_R13C2.ADB3 Streamer1/FIFOBLOCK/rcount_1 (to ipClk_c)
                  --------
                    0.275   (43.6% logic, 56.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Streamer1/FIFOBLOCK/SLICE_118:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     0.300       21.PADDI to     R14C4B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Streamer1/FIFOBLOCK/pdp_ram_0_0_3:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     0.350       21.PADDI to EBR_R13C2.CLKB ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[4]  (from ipClk_c +)
   Destination:    FF         Data in        Register/opWrRegisters.Frequency[4]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_389 to Register/SLICE_435 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_389 to Register/SLICE_435:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120      R4C9C.CLK to       R4C9C.Q0 Control/SLICE_389 (from ipClk_c)
ROUTE         2     0.041       R4C9C.Q0 to       R4C9B.M0 WrData[4] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_389:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     0.300       21.PADDI to      R4C9C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Register/SLICE_435:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     0.300       21.PADDI to      R4C9B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opTxStream.Destination[2]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/txBuffer.Destination[2]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_415 to Packetiser/SLICE_246 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_415 to Packetiser/SLICE_246:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R11C10B.CLK to     R11C10B.Q0 Control/SLICE_415 (from ipClk_c)
ROUTE         1     0.041     R11C10B.Q0 to     R11C10C.M0 opTxStream.Destination_Q[2] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_415:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     0.300       21.PADDI to    R11C10B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/SLICE_246:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     0.300       21.PADDI to    R11C10C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opTxStream.Destination[7]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/txBuffer.Destination[7]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_417 to Packetiser/SLICE_248 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_417 to Packetiser/SLICE_248:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C12B.CLK to     R12C12B.Q1 Control/SLICE_417 (from ipClk_c)
ROUTE         1     0.041     R12C12B.Q1 to     R12C12C.M1 opTxStream.Destination_Q[7] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_417:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     0.300       21.PADDI to    R12C12B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/SLICE_248:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     0.300       21.PADDI to    R12C12C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[22]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[14]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_398 to Control/SLICE_394 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_398 to Control/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R7C12B.CLK to      R7C12B.Q0 Control/SLICE_398 (from ipClk_c)
ROUTE         2     0.041      R7C12B.Q0 to      R7C12A.M0 WrData[22] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_398:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     0.300       21.PADDI to     R7C12B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_394:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     0.300       21.PADDI to     R7C12A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opTxStream.Destination[0]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/txBuffer.Destination[0]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_414 to Packetiser/SLICE_245 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_414 to Packetiser/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R11C13C.CLK to     R11C13C.Q0 Control/SLICE_414 (from ipClk_c)
ROUTE         1     0.041     R11C13C.Q0 to     R11C13B.M0 opTxStream.Destination_Q[0] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_414:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     0.300       21.PADDI to    R11C13C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/SLICE_245:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     0.300       21.PADDI to    R11C13B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[2]  (from ipClk_c +)
   Destination:    FF         Data in        Register/opWrRegisters.Frequency[2]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_388 to Register/SLICE_434 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_388 to Register/SLICE_434:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R6C10B.CLK to      R6C10B.Q0 Control/SLICE_388 (from ipClk_c)
ROUTE         2     0.041      R6C10B.Q0 to      R6C10C.M0 WrData[2] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_388:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     0.300       21.PADDI to     R6C10B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Register/SLICE_434:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     0.300       21.PADDI to     R6C10C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opTxStream.Destination[6]  (from ipClk_c +)
   Destination:    FF         Data in        Packetiser/txBuffer.Destination[6]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_417 to Packetiser/SLICE_248 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_417 to Packetiser/SLICE_248:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C12B.CLK to     R12C12B.Q0 Control/SLICE_417 (from ipClk_c)
ROUTE         1     0.041     R12C12B.Q0 to     R12C12C.M0 opTxStream.Destination_Q[6] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_417:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     0.300       21.PADDI to    R12C12B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Packetiser/SLICE_248:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     0.300       21.PADDI to    R12C12C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Control/opWrData[18]  (from ipClk_c +)
   Destination:    FF         Data in        Control/opWrData[10]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay Control/SLICE_396 to Control/SLICE_392 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path Control/SLICE_396 to Control/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120     R5C13B.CLK to      R5C13B.Q0 Control/SLICE_396 (from ipClk_c)
ROUTE         2     0.041      R5C13B.Q0 to      R5C13C.M0 WrData[18] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Control/SLICE_396:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     0.300       21.PADDI to     R5C13B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Control/SLICE_392:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       368     0.300       21.PADDI to     R5C13C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 368
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 20541 paths, 1 nets, and 14509 connections (98.15% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
