{
  "module_name": "gcc-qdu1000.c",
  "hash_id": "1e145e625524785ae507ddd98805df4a89ea504cbc47862e2b76fa63fa41bc6c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/qcom/gcc-qdu1000.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include <linux/regmap.h>\n\n#include <dt-bindings/clock/qcom,qdu1000-gcc.h>\n\n#include \"clk-alpha-pll.h\"\n#include \"clk-branch.h\"\n#include \"clk-rcg.h\"\n#include \"clk-regmap.h\"\n#include \"clk-regmap-divider.h\"\n#include \"clk-regmap-mux.h\"\n#include \"clk-regmap-phy-mux.h\"\n#include \"gdsc.h\"\n#include \"reset.h\"\n\nenum {\n\tP_BI_TCXO,\n\tP_GCC_GPLL0_OUT_EVEN,\n\tP_GCC_GPLL0_OUT_MAIN,\n\tP_GCC_GPLL1_OUT_MAIN,\n\tP_GCC_GPLL2_OUT_MAIN,\n\tP_GCC_GPLL3_OUT_MAIN,\n\tP_GCC_GPLL4_OUT_MAIN,\n\tP_GCC_GPLL5_OUT_MAIN,\n\tP_GCC_GPLL6_OUT_MAIN,\n\tP_GCC_GPLL7_OUT_MAIN,\n\tP_GCC_GPLL8_OUT_MAIN,\n\tP_PCIE_0_PHY_AUX_CLK,\n\tP_PCIE_0_PIPE_CLK,\n\tP_SLEEP_CLK,\n\tP_USB3_PHY_WRAPPER_GCC_USB30_PIPE_CLK,\n};\n\nenum {\n\tDT_TCXO_IDX,\n\tDT_SLEEP_CLK_IDX,\n\tDT_PCIE_0_PIPE_CLK_IDX,\n\tDT_PCIE_0_PHY_AUX_CLK_IDX,\n\tDT_USB3_PHY_WRAPPER_PIPE_CLK_IDX,\n};\n\nstatic struct clk_alpha_pll gcc_gpll0 = {\n\t.offset = 0x0,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr = {\n\t\t.enable_reg = 0x62018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_gpll0\",\n\t\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t\t.index = DT_TCXO_IDX,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_lucid_evo_ops,\n\t\t},\n\t},\n};\n\nstatic const struct clk_div_table post_div_table_gcc_gpll0_out_even[] = {\n\t{ 0x1, 2 }\n};\n\nstatic struct clk_alpha_pll_postdiv gcc_gpll0_out_even = {\n\t.offset = 0x0,\n\t.post_div_shift = 10,\n\t.post_div_table = post_div_table_gcc_gpll0_out_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_gcc_gpll0_out_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_gpll0_out_even\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gcc_gpll0.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_lucid_evo_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll gcc_gpll1 = {\n\t.offset = 0x1000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr = {\n\t\t.enable_reg = 0x62018,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_gpll1\",\n\t\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t\t.index = DT_TCXO_IDX,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_lucid_evo_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gcc_gpll1_out_even = {\n\t.offset = 0x1000,\n\t.post_div_shift = 10,\n\t.post_div_table = post_div_table_gcc_gpll0_out_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_gcc_gpll0_out_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_gpll1_out_even\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gcc_gpll1.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_lucid_evo_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll gcc_gpll2 = {\n\t.offset = 0x2000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr = {\n\t\t.enable_reg = 0x62018,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_gpll2\",\n\t\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t\t.index = DT_TCXO_IDX,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_lucid_evo_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gcc_gpll2_out_even = {\n\t.offset = 0x2000,\n\t.post_div_shift = 10,\n\t.post_div_table = post_div_table_gcc_gpll0_out_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_gcc_gpll0_out_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_gpll2_out_even\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gcc_gpll2.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_lucid_evo_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll gcc_gpll3 = {\n\t.offset = 0x3000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr = {\n\t\t.enable_reg = 0x62018,\n\t\t.enable_mask = BIT(3),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_gpll3\",\n\t\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t\t.index = DT_TCXO_IDX,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_lucid_evo_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll gcc_gpll4 = {\n\t.offset = 0x4000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr = {\n\t\t.enable_reg = 0x62018,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_gpll4\",\n\t\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t\t.index = DT_TCXO_IDX,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_lucid_evo_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll gcc_gpll5 = {\n\t.offset = 0x5000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr = {\n\t\t.enable_reg = 0x62018,\n\t\t.enable_mask = BIT(5),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_gpll5\",\n\t\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t\t.index = DT_TCXO_IDX,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_lucid_evo_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll_postdiv gcc_gpll5_out_even = {\n\t.offset = 0x5000,\n\t.post_div_shift = 10,\n\t.post_div_table = post_div_table_gcc_gpll0_out_even,\n\t.num_post_div = ARRAY_SIZE(post_div_table_gcc_gpll0_out_even),\n\t.width = 4,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_gpll5_out_even\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gcc_gpll5.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.ops = &clk_alpha_pll_postdiv_lucid_evo_ops,\n\t},\n};\n\nstatic struct clk_alpha_pll gcc_gpll6 = {\n\t.offset = 0x6000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr = {\n\t\t.enable_reg = 0x62018,\n\t\t.enable_mask = BIT(6),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_gpll6\",\n\t\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t\t.index = DT_TCXO_IDX,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_lucid_evo_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll gcc_gpll7 = {\n\t.offset = 0x7000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr = {\n\t\t.enable_reg = 0x62018,\n\t\t.enable_mask = BIT(7),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_gpll7\",\n\t\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t\t.index = DT_TCXO_IDX,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_lucid_evo_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_alpha_pll gcc_gpll8 = {\n\t.offset = 0x8000,\n\t.regs = clk_alpha_pll_regs[CLK_ALPHA_PLL_TYPE_LUCID_EVO],\n\t.clkr = {\n\t\t.enable_reg = 0x62018,\n\t\t.enable_mask = BIT(8),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_gpll8\",\n\t\t\t.parent_data = &(const struct clk_parent_data) {\n\t\t\t\t.index = DT_TCXO_IDX,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_alpha_pll_fixed_lucid_evo_ops,\n\t\t},\n\t},\n};\n\nstatic const struct parent_map gcc_parent_map_0[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GCC_GPLL0_OUT_MAIN, 1 },\n\t{ P_GCC_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_0[] = {\n\t{ .index = DT_TCXO_IDX },\n\t{ .hw = &gcc_gpll0.clkr.hw },\n\t{ .hw = &gcc_gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_1[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GCC_GPLL0_OUT_MAIN, 1 },\n\t{ P_SLEEP_CLK, 5 },\n\t{ P_GCC_GPLL0_OUT_EVEN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_1[] = {\n\t{ .index = DT_TCXO_IDX },\n\t{ .hw = &gcc_gpll0.clkr.hw },\n\t{ .index = DT_SLEEP_CLK_IDX },\n\t{ .hw = &gcc_gpll0_out_even.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_2[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GCC_GPLL0_OUT_MAIN, 1 },\n\t{ P_GCC_GPLL5_OUT_MAIN, 3 },\n\t{ P_GCC_GPLL4_OUT_MAIN, 5 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_2[] = {\n\t{ .index = DT_TCXO_IDX },\n\t{ .hw = &gcc_gpll0.clkr.hw },\n\t{ .hw = &gcc_gpll5.clkr.hw },\n\t{ .hw = &gcc_gpll4.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_3[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_SLEEP_CLK, 5 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_3[] = {\n\t{ .index = DT_TCXO_IDX },\n\t{ .index = DT_SLEEP_CLK_IDX },\n};\n\nstatic const struct parent_map gcc_parent_map_4[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GCC_GPLL0_OUT_MAIN, 1 },\n\t{ P_GCC_GPLL2_OUT_MAIN, 2 },\n\t{ P_GCC_GPLL5_OUT_MAIN, 3 },\n\t{ P_GCC_GPLL1_OUT_MAIN, 4 },\n\t{ P_GCC_GPLL4_OUT_MAIN, 5 },\n\t{ P_GCC_GPLL3_OUT_MAIN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_4[] = {\n\t{ .index = DT_TCXO_IDX },\n\t{ .hw = &gcc_gpll0.clkr.hw },\n\t{ .hw = &gcc_gpll2.clkr.hw },\n\t{ .hw = &gcc_gpll5.clkr.hw },\n\t{ .hw = &gcc_gpll1.clkr.hw },\n\t{ .hw = &gcc_gpll4.clkr.hw },\n\t{ .hw = &gcc_gpll3.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_5[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GCC_GPLL0_OUT_MAIN, 1 },\n\t{ P_GCC_GPLL2_OUT_MAIN, 2 },\n\t{ P_GCC_GPLL6_OUT_MAIN, 3 },\n\t{ P_GCC_GPLL1_OUT_MAIN, 4 },\n\t{ P_GCC_GPLL4_OUT_MAIN, 5 },\n\t{ P_GCC_GPLL3_OUT_MAIN, 6 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_5[] = {\n\t{ .index = DT_TCXO_IDX },\n\t{ .hw = &gcc_gpll0.clkr.hw },\n\t{ .hw = &gcc_gpll2.clkr.hw },\n\t{ .hw = &gcc_gpll6.clkr.hw },\n\t{ .hw = &gcc_gpll1.clkr.hw },\n\t{ .hw = &gcc_gpll4.clkr.hw },\n\t{ .hw = &gcc_gpll3.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_6[] = {\n\t{ P_PCIE_0_PHY_AUX_CLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_6[] = {\n\t{ .index = DT_PCIE_0_PHY_AUX_CLK_IDX },\n\t{ .index = DT_TCXO_IDX },\n};\n\nstatic const struct parent_map gcc_parent_map_8[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GCC_GPLL0_OUT_MAIN, 1 },\n\t{ P_GCC_GPLL8_OUT_MAIN, 2 },\n\t{ P_GCC_GPLL5_OUT_MAIN, 3 },\n\t{ P_GCC_GPLL4_OUT_MAIN, 5 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_8[] = {\n\t{ .index = DT_TCXO_IDX },\n\t{ .hw = &gcc_gpll0.clkr.hw },\n\t{ .hw = &gcc_gpll8.clkr.hw },\n\t{ .hw = &gcc_gpll5.clkr.hw },\n\t{ .hw = &gcc_gpll4.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_9[] = {\n\t{ P_BI_TCXO, 0 },\n\t{ P_GCC_GPLL0_OUT_MAIN, 1 },\n\t{ P_GCC_GPLL2_OUT_MAIN, 2 },\n\t{ P_GCC_GPLL5_OUT_MAIN, 3 },\n\t{ P_GCC_GPLL7_OUT_MAIN, 4 },\n\t{ P_GCC_GPLL4_OUT_MAIN, 5 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_9[] = {\n\t{ .index = DT_TCXO_IDX },\n\t{ .hw = &gcc_gpll0.clkr.hw },\n\t{ .hw = &gcc_gpll2.clkr.hw },\n\t{ .hw = &gcc_gpll5.clkr.hw },\n\t{ .hw = &gcc_gpll7.clkr.hw },\n\t{ .hw = &gcc_gpll4.clkr.hw },\n};\n\nstatic const struct parent_map gcc_parent_map_10[] = {\n\t{ P_USB3_PHY_WRAPPER_GCC_USB30_PIPE_CLK, 0 },\n\t{ P_BI_TCXO, 2 },\n};\n\nstatic const struct clk_parent_data gcc_parent_data_10[] = {\n\t{ .index = DT_USB3_PHY_WRAPPER_PIPE_CLK_IDX },\n\t{ .index = DT_TCXO_IDX },\n};\n\nstatic struct clk_regmap_mux gcc_pcie_0_phy_aux_clk_src = {\n\t.reg = 0x9d080,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_6,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_0_phy_aux_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_6,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_6),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_phy_mux gcc_pcie_0_pipe_clk_src = {\n\t.reg = 0x9d064,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_0_pipe_clk_src\",\n\t\t\t.parent_data = &(const struct clk_parent_data){\n\t\t\t\t.index = DT_PCIE_0_PIPE_CLK_IDX,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.ops = &clk_regmap_phy_mux_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_regmap_mux gcc_usb3_prim_phy_pipe_clk_src = {\n\t.reg = 0x4906c,\n\t.shift = 0,\n\t.width = 2,\n\t.parent_map = gcc_parent_map_10,\n\t.clkr = {\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb3_prim_phy_pipe_clk_src\",\n\t\t\t.parent_data = gcc_parent_data_10,\n\t\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_10),\n\t\t\t.ops = &clk_regmap_mux_closest_ops,\n\t\t},\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_aggre_noc_ecpri_dma_clk_src[] = {\n\tF(466500000, P_GCC_GPLL5_OUT_MAIN, 2, 0, 0),\n\tF(500000000, P_GCC_GPLL2_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_aggre_noc_ecpri_dma_clk_src = {\n\t.cmd_rcgr = 0x92020,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_4,\n\t.freq_tbl = ftbl_gcc_aggre_noc_ecpri_dma_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_aggre_noc_ecpri_dma_clk_src\",\n\t\t.parent_data = gcc_parent_data_4,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_4),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_aggre_noc_ecpri_gsi_clk_src[] = {\n\tF(250000000, P_GCC_GPLL2_OUT_MAIN, 4, 0, 0),\n\tF(300000000, P_GCC_GPLL0_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_aggre_noc_ecpri_gsi_clk_src = {\n\t.cmd_rcgr = 0x92038,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_5,\n\t.freq_tbl = ftbl_gcc_aggre_noc_ecpri_gsi_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_aggre_noc_ecpri_gsi_clk_src\",\n\t\t.parent_data = gcc_parent_data_5,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_5),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_gp1_clk_src[] = {\n\tF(200000000, P_GCC_GPLL0_OUT_MAIN, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_gp1_clk_src = {\n\t.cmd_rcgr = 0x74004,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_gp1_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_gp1_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_gp2_clk_src = {\n\t.cmd_rcgr = 0x75004,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_gp1_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_gp2_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_gp3_clk_src = {\n\t.cmd_rcgr = 0x76004,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_1,\n\t.freq_tbl = ftbl_gcc_gp1_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_gp3_clk_src\",\n\t\t.parent_data = gcc_parent_data_1,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_1),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_pcie_0_aux_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_pcie_0_aux_clk_src = {\n\t.cmd_rcgr = 0x9d068,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_3,\n\t.freq_tbl = ftbl_gcc_pcie_0_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_pcie_0_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_3),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_pcie_0_phy_rchng_clk_src[] = {\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(100000000, P_GCC_GPLL0_OUT_EVEN, 3, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_pcie_0_phy_rchng_clk_src = {\n\t.cmd_rcgr = 0x9d04c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pcie_0_phy_rchng_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_pcie_0_phy_rchng_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_pdm2_clk_src[] = {\n\tF(60000000, P_GCC_GPLL0_OUT_MAIN, 10, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_pdm2_clk_src = {\n\t.cmd_rcgr = 0x43010,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pdm2_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_pdm2_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_qupv3_wrap0_s0_clk_src[] = {\n\tF(7372800, P_GCC_GPLL0_OUT_EVEN, 1, 384, 15625),\n\tF(14745600, P_GCC_GPLL0_OUT_EVEN, 1, 768, 15625),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(29491200, P_GCC_GPLL0_OUT_EVEN, 1, 1536, 15625),\n\tF(32000000, P_GCC_GPLL0_OUT_EVEN, 1, 8, 75),\n\tF(48000000, P_GCC_GPLL0_OUT_EVEN, 1, 4, 25),\n\tF(64000000, P_GCC_GPLL0_OUT_EVEN, 1, 16, 75),\n\tF(80000000, P_GCC_GPLL0_OUT_EVEN, 1, 4, 15),\n\tF(96000000, P_GCC_GPLL0_OUT_EVEN, 1, 8, 25),\n\tF(100000000, P_GCC_GPLL0_OUT_MAIN, 6, 0, 0),\n\t{ }\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s0_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s0_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s0_clk_src = {\n\t.cmd_rcgr = 0x27154,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s0_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s1_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s1_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s1_clk_src = {\n\t.cmd_rcgr = 0x27288,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s1_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s2_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s2_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s2_clk_src = {\n\t.cmd_rcgr = 0x273bc,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s2_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s3_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s3_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s3_clk_src = {\n\t.cmd_rcgr = 0x274f0,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s3_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s4_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s4_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s4_clk_src = {\n\t.cmd_rcgr = 0x27624,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s4_clk_src_init,\n};\n\nstatic const struct freq_tbl ftbl_gcc_qupv3_wrap0_s5_clk_src[] = {\n\tF(100000000, P_GCC_GPLL0_OUT_MAIN, 6, 0, 0),\n\t{ }\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s5_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s5_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s5_clk_src = {\n\t.cmd_rcgr = 0x27758,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s5_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s5_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s6_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s6_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s6_clk_src = {\n\t.cmd_rcgr = 0x2788c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s6_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap0_s7_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap0_s7_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap0_s7_clk_src = {\n\t.cmd_rcgr = 0x279c0,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap0_s7_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s0_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s0_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s0_clk_src = {\n\t.cmd_rcgr = 0x28154,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s0_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s1_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s1_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s1_clk_src = {\n\t.cmd_rcgr = 0x28288,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s1_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s2_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s2_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s2_clk_src = {\n\t.cmd_rcgr = 0x283bc,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s2_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s3_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s3_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s3_clk_src = {\n\t.cmd_rcgr = 0x284f0,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s3_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s4_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s4_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s4_clk_src = {\n\t.cmd_rcgr = 0x28624,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s4_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s5_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s5_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s5_clk_src = {\n\t.cmd_rcgr = 0x28758,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s5_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s6_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s6_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s6_clk_src = {\n\t.cmd_rcgr = 0x2888c,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s6_clk_src_init,\n};\n\nstatic struct clk_init_data gcc_qupv3_wrap1_s7_clk_src_init = {\n\t.name = \"gcc_qupv3_wrap1_s7_clk_src\",\n\t.parent_data = gcc_parent_data_0,\n\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t.ops = &clk_rcg2_shared_ops,\n};\n\nstatic struct clk_rcg2 gcc_qupv3_wrap1_s7_clk_src = {\n\t.cmd_rcgr = 0x289c0,\n\t.mnd_width = 16,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_qupv3_wrap0_s0_clk_src,\n\t.clkr.hw.init = &gcc_qupv3_wrap1_s7_clk_src_init,\n};\n\nstatic const struct freq_tbl ftbl_gcc_sdcc5_apps_clk_src[] = {\n\tF(144000, P_BI_TCXO, 16, 3, 25),\n\tF(400000, P_BI_TCXO, 12, 1, 4),\n\tF(19200000, P_BI_TCXO, 1, 0, 0),\n\tF(20000000, P_GCC_GPLL0_OUT_MAIN, 10, 1, 3),\n\tF(25000000, P_GCC_GPLL0_OUT_MAIN, 12, 1, 2),\n\tF(50000000, P_GCC_GPLL0_OUT_MAIN, 12, 0, 0),\n\tF(100000000, P_GCC_GPLL0_OUT_MAIN, 6, 0, 0),\n\tF(192000000, P_GCC_GPLL8_OUT_MAIN, 4, 0, 0),\n\tF(300000000, P_GCC_GPLL0_OUT_MAIN, 2, 0, 0),\n\tF(384000000, P_GCC_GPLL8_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_sdcc5_apps_clk_src = {\n\t.cmd_rcgr = 0x3b034,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_8,\n\t.freq_tbl = ftbl_gcc_sdcc5_apps_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_sdcc5_apps_clk_src\",\n\t\t.parent_data = gcc_parent_data_8,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_8),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_sdcc5_ice_core_clk_src[] = {\n\tF(300000000, P_GCC_GPLL0_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_sdcc5_ice_core_clk_src = {\n\t.cmd_rcgr = 0x3b01c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_sdcc5_ice_core_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_sdcc5_ice_core_clk_src\",\n\t\t.parent_data = gcc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_2),\n\t\t.ops = &clk_rcg2_floor_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_sm_bus_xo_clk_src = {\n\t.cmd_rcgr = 0x5b00c,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_2,\n\t.freq_tbl = ftbl_gcc_pcie_0_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_sm_bus_xo_clk_src\",\n\t\t.parent_data = gcc_parent_data_2,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_2),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_tsc_clk_src[] = {\n\tF(500000000, P_GCC_GPLL7_OUT_MAIN, 2, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_tsc_clk_src = {\n\t.cmd_rcgr = 0x57010,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_9,\n\t.freq_tbl = ftbl_gcc_tsc_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_tsc_clk_src\",\n\t\t.parent_data = gcc_parent_data_9,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_9),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic const struct freq_tbl ftbl_gcc_usb30_prim_master_clk_src[] = {\n\tF(200000000, P_GCC_GPLL0_OUT_MAIN, 3, 0, 0),\n\tF(240000000, P_GCC_GPLL0_OUT_MAIN, 2.5, 0, 0),\n\t{ }\n};\n\nstatic struct clk_rcg2 gcc_usb30_prim_master_clk_src = {\n\t.cmd_rcgr = 0x49028,\n\t.mnd_width = 8,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_usb30_prim_master_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_usb30_prim_master_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_usb30_prim_mock_utmi_clk_src = {\n\t.cmd_rcgr = 0x49044,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_0,\n\t.freq_tbl = ftbl_gcc_pcie_0_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_usb30_prim_mock_utmi_clk_src\",\n\t\t.parent_data = gcc_parent_data_0,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_0),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_rcg2 gcc_usb3_prim_phy_aux_clk_src = {\n\t.cmd_rcgr = 0x49070,\n\t.mnd_width = 0,\n\t.hid_width = 5,\n\t.parent_map = gcc_parent_map_3,\n\t.freq_tbl = ftbl_gcc_pcie_0_aux_clk_src,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_usb3_prim_phy_aux_clk_src\",\n\t\t.parent_data = gcc_parent_data_3,\n\t\t.num_parents = ARRAY_SIZE(gcc_parent_data_3),\n\t\t.ops = &clk_rcg2_shared_ops,\n\t},\n};\n\nstatic struct clk_regmap_div gcc_usb30_prim_mock_utmi_postdiv_clk_src = {\n\t.reg = 0x4905c,\n\t.shift = 0,\n\t.width = 4,\n\t.clkr.hw.init = &(const struct clk_init_data) {\n\t\t.name = \"gcc_usb30_prim_mock_utmi_postdiv_clk_src\",\n\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t&gcc_usb30_prim_mock_utmi_clk_src.clkr.hw,\n\t\t},\n\t\t.num_parents = 1,\n\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t.ops = &clk_regmap_div_ro_ops,\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_noc_ecpri_dma_clk = {\n\t.halt_reg = 0x92008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x92008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x92008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_aggre_noc_ecpri_dma_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_aggre_noc_ecpri_dma_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_aggre_noc_ecpri_gsi_clk = {\n\t.halt_reg = 0x9201c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x9201c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x9201c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_aggre_noc_ecpri_gsi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_aggre_noc_ecpri_gsi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_boot_rom_ahb_clk = {\n\t.halt_reg = 0x48004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x48004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x62000,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_boot_rom_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_cfg_noc_ecpri_cc_ahb_clk = {\n\t.halt_reg = 0x3e004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x3e004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x3e004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_cfg_noc_ecpri_cc_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_cfg_noc_usb3_prim_axi_clk = {\n\t.halt_reg = 0x8401c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x8401c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x8401c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_cfg_noc_usb3_prim_axi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_usb30_prim_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ddrss_ecpri_dma_clk = {\n\t.halt_reg = 0x54030,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x54030,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x54030,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ddrss_ecpri_dma_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_aggre_noc_ecpri_dma_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_aon_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ddrss_ecpri_gsi_clk = {\n\t.halt_reg = 0x54298,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x54298,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x54298,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ddrss_ecpri_gsi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_aggre_noc_ecpri_gsi_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_aon_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ecpri_ahb_clk = {\n\t.halt_reg = 0x3a008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x3a008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x3a008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ecpri_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ecpri_cc_gpll0_clk_src = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x62010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ecpri_cc_gpll0_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_gpll0.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ecpri_cc_gpll1_even_clk_src = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x62010,\n\t\t.enable_mask = BIT(1),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ecpri_cc_gpll1_even_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_gpll1_out_even.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ecpri_cc_gpll2_even_clk_src = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x62010,\n\t\t.enable_mask = BIT(2),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ecpri_cc_gpll2_even_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_gpll2_out_even.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ecpri_cc_gpll3_clk_src = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x62010,\n\t\t.enable_mask = BIT(3),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ecpri_cc_gpll3_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_gpll3.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ecpri_cc_gpll4_clk_src = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x62010,\n\t\t.enable_mask = BIT(4),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ecpri_cc_gpll4_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_gpll4.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ecpri_cc_gpll5_even_clk_src = {\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.clkr = {\n\t\t.enable_reg = 0x62010,\n\t\t.enable_mask = BIT(5),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ecpri_cc_gpll5_even_clk_src\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_gpll5_out_even.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_ecpri_xo_clk = {\n\t.halt_reg = 0x3a004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3a004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_ecpri_xo_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_eth_100g_c2c_hm_apb_clk = {\n\t.halt_reg = 0x39010,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x39010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_eth_100g_c2c_hm_apb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_eth_100g_fh_hm_apb_0_clk = {\n\t.halt_reg = 0x39004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x39004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_eth_100g_fh_hm_apb_0_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_eth_100g_fh_hm_apb_1_clk = {\n\t.halt_reg = 0x39008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x39008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_eth_100g_fh_hm_apb_1_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_eth_100g_fh_hm_apb_2_clk = {\n\t.halt_reg = 0x3900c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3900c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_eth_100g_fh_hm_apb_2_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_eth_dbg_c2c_hm_apb_clk = {\n\t.halt_reg = 0x39014,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x39014,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_eth_dbg_c2c_hm_apb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_eth_dbg_snoc_axi_clk = {\n\t.halt_reg = 0x3901c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x3901c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x3901c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_eth_dbg_snoc_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gemnoc_pcie_qx_clk = {\n\t.halt_reg = 0x5402c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x5402c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x62008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_gemnoc_pcie_qx_clk\",\n\t\t\t.ops = &clk_branch2_aon_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp1_clk = {\n\t.halt_reg = 0x74000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x74000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_gp1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_gp1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp2_clk = {\n\t.halt_reg = 0x75000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x75000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_gp2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_gp2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_gp3_clk = {\n\t.halt_reg = 0x76000,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x76000,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_gp3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_gp3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_aux_clk = {\n\t.halt_reg = 0x9d030,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x9d030,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x62000,\n\t\t.enable_mask = BIT(29),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_0_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_pcie_0_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_cfg_ahb_clk = {\n\t.halt_reg = 0x9d02c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x9d02c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x62000,\n\t\t.enable_mask = BIT(28),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_0_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_clkref_en = {\n\t.halt_reg = 0x9c004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x9c004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_0_clkref_en\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_mstr_axi_clk = {\n\t.halt_reg = 0x9d024,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x9d024,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x62000,\n\t\t.enable_mask = BIT(27),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_0_mstr_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_phy_aux_clk = {\n\t.halt_reg = 0x9d038,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x9d038,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x62000,\n\t\t.enable_mask = BIT(24),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_0_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_pcie_0_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_phy_rchng_clk = {\n\t.halt_reg = 0x9d048,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x9d048,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x62000,\n\t\t.enable_mask = BIT(23),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_0_phy_rchng_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_pcie_0_phy_rchng_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_pipe_clk = {\n\t.halt_reg = 0x9d040,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x9d040,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x62000,\n\t\t.enable_mask = BIT(30),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_0_pipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_pcie_0_pipe_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_slv_axi_clk = {\n\t.halt_reg = 0x9d01c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x9d01c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x62000,\n\t\t.enable_mask = BIT(26),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_0_slv_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pcie_0_slv_q2a_axi_clk = {\n\t.halt_reg = 0x9d018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x9d018,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x62000,\n\t\t.enable_mask = BIT(25),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pcie_0_slv_q2a_axi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm2_clk = {\n\t.halt_reg = 0x4300c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x4300c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pdm2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_pdm2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm_ahb_clk = {\n\t.halt_reg = 0x43004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x43004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x43004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pdm_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_pdm_xo4_clk = {\n\t.halt_reg = 0x43008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x43008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_pdm_xo4_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_anoc_pcie_clk = {\n\t.halt_reg = 0x84044,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x84044,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x84044,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qmip_anoc_pcie_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_ecpri_dma0_clk = {\n\t.halt_reg = 0x84038,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x84038,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x84038,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qmip_ecpri_dma0_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_ecpri_dma1_clk = {\n\t.halt_reg = 0x8403c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x8403c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x8403c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qmip_ecpri_dma1_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qmip_ecpri_gsi_clk = {\n\t.halt_reg = 0x84040,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x84040,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x84040,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qmip_ecpri_gsi_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_core_2x_clk = {\n\t.halt_reg = 0x27018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x62008,\n\t\t.enable_mask = BIT(9),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap0_core_2x_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_core_clk = {\n\t.halt_reg = 0x2700c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x62008,\n\t\t.enable_mask = BIT(8),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap0_core_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s0_clk = {\n\t.halt_reg = 0x2714c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x62008,\n\t\t.enable_mask = BIT(10),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap0_s0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap0_s0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s1_clk = {\n\t.halt_reg = 0x27280,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x62008,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap0_s1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap0_s1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s2_clk = {\n\t.halt_reg = 0x273b4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x62008,\n\t\t.enable_mask = BIT(12),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap0_s2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap0_s2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s3_clk = {\n\t.halt_reg = 0x274e8,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x62008,\n\t\t.enable_mask = BIT(13),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap0_s3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap0_s3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s4_clk = {\n\t.halt_reg = 0x2761c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x62008,\n\t\t.enable_mask = BIT(14),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap0_s4_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap0_s4_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s5_clk = {\n\t.halt_reg = 0x27750,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x62008,\n\t\t.enable_mask = BIT(15),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap0_s5_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap0_s5_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s6_clk = {\n\t.halt_reg = 0x27884,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x62008,\n\t\t.enable_mask = BIT(16),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap0_s6_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap0_s6_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap0_s7_clk = {\n\t.halt_reg = 0x279b8,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x62008,\n\t\t.enable_mask = BIT(17),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap0_s7_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap0_s7_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_core_2x_clk = {\n\t.halt_reg = 0x28018,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x62008,\n\t\t.enable_mask = BIT(18),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap1_core_2x_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_core_clk = {\n\t.halt_reg = 0x2800c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x62008,\n\t\t.enable_mask = BIT(19),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap1_core_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s0_clk = {\n\t.halt_reg = 0x2814c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x62008,\n\t\t.enable_mask = BIT(22),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap1_s0_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap1_s0_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s1_clk = {\n\t.halt_reg = 0x28280,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x62008,\n\t\t.enable_mask = BIT(23),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap1_s1_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap1_s1_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s2_clk = {\n\t.halt_reg = 0x283b4,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x62008,\n\t\t.enable_mask = BIT(24),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap1_s2_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap1_s2_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s3_clk = {\n\t.halt_reg = 0x284e8,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x62008,\n\t\t.enable_mask = BIT(25),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap1_s3_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap1_s3_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s4_clk = {\n\t.halt_reg = 0x2861c,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x62008,\n\t\t.enable_mask = BIT(26),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap1_s4_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap1_s4_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s5_clk = {\n\t.halt_reg = 0x28750,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x62008,\n\t\t.enable_mask = BIT(27),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap1_s5_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap1_s5_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s6_clk = {\n\t.halt_reg = 0x28884,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x62008,\n\t\t.enable_mask = BIT(28),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap1_s6_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap1_s6_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap1_s7_clk = {\n\t.halt_reg = 0x289b8,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.clkr = {\n\t\t.enable_reg = 0x62008,\n\t\t.enable_mask = BIT(29),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap1_s7_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_qupv3_wrap1_s7_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_0_m_ahb_clk = {\n\t.halt_reg = 0x27004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x27004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x62008,\n\t\t.enable_mask = BIT(6),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap_0_m_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_0_s_ahb_clk = {\n\t.halt_reg = 0x27008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x27008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x62008,\n\t\t.enable_mask = BIT(7),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap_0_s_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_1_m_ahb_clk = {\n\t.halt_reg = 0x28004,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x28004,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x62008,\n\t\t.enable_mask = BIT(20),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap_1_m_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_qupv3_wrap_1_s_ahb_clk = {\n\t.halt_reg = 0x28008,\n\t.halt_check = BRANCH_HALT_VOTED,\n\t.hwcg_reg = 0x28008,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x62008,\n\t\t.enable_mask = BIT(21),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_qupv3_wrap_1_s_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc5_ahb_clk = {\n\t.halt_reg = 0x3b00c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3b00c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_sdcc5_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc5_apps_clk = {\n\t.halt_reg = 0x3b004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3b004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_sdcc5_apps_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_sdcc5_apps_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sdcc5_ice_core_clk = {\n\t.halt_reg = 0x3b010,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x3b010,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_sdcc5_ice_core_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_sdcc5_ice_core_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sm_bus_ahb_clk = {\n\t.halt_reg = 0x5b004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5b004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_sm_bus_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_sm_bus_xo_clk = {\n\t.halt_reg = 0x5b008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5b008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_sm_bus_xo_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_sm_bus_xo_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_snoc_cnoc_gemnoc_pcie_qx_clk = {\n\t.halt_reg = 0x9200c,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x9200c,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x62000,\n\t\t.enable_mask = BIT(11),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_snoc_cnoc_gemnoc_pcie_qx_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_snoc_cnoc_gemnoc_pcie_south_qx_clk = {\n\t.halt_reg = 0x92010,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x92010,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x62000,\n\t\t.enable_mask = BIT(12),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_snoc_cnoc_gemnoc_pcie_south_qx_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_snoc_cnoc_pcie_qx_clk = {\n\t.halt_reg = 0x84030,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x84030,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_snoc_cnoc_pcie_qx_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_snoc_pcie_sf_center_qx_clk = {\n\t.halt_reg = 0x92014,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x92014,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x62000,\n\t\t.enable_mask = BIT(19),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_snoc_pcie_sf_center_qx_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_snoc_pcie_sf_south_qx_clk = {\n\t.halt_reg = 0x92018,\n\t.halt_check = BRANCH_HALT_SKIP,\n\t.hwcg_reg = 0x92018,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x62000,\n\t\t.enable_mask = BIT(22),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_snoc_pcie_sf_south_qx_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_tsc_cfg_ahb_clk = {\n\t.halt_reg = 0x5700c,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x5700c,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_tsc_cfg_ahb_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_tsc_cntr_clk = {\n\t.halt_reg = 0x57004,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x57004,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_tsc_cntr_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_tsc_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_tsc_etu_clk = {\n\t.halt_reg = 0x57008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x57008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_tsc_etu_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_tsc_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb2_clkref_en = {\n\t.halt_reg = 0x9c008,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x9c008,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb2_clkref_en\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_prim_master_clk = {\n\t.halt_reg = 0x49018,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x49018,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb30_prim_master_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_usb30_prim_master_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_prim_mock_utmi_clk = {\n\t.halt_reg = 0x49024,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x49024,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb30_prim_mock_utmi_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_usb30_prim_mock_utmi_postdiv_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb30_prim_sleep_clk = {\n\t.halt_reg = 0x49020,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x49020,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb30_prim_sleep_clk\",\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_prim_phy_aux_clk = {\n\t.halt_reg = 0x49060,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x49060,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb3_prim_phy_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_usb3_prim_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_prim_phy_com_aux_clk = {\n\t.halt_reg = 0x49064,\n\t.halt_check = BRANCH_HALT,\n\t.clkr = {\n\t\t.enable_reg = 0x49064,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb3_prim_phy_com_aux_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_usb3_prim_phy_aux_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct clk_branch gcc_usb3_prim_phy_pipe_clk = {\n\t.halt_reg = 0x49068,\n\t.halt_check = BRANCH_HALT_DELAY,\n\t.hwcg_reg = 0x49068,\n\t.hwcg_bit = 1,\n\t.clkr = {\n\t\t.enable_reg = 0x49068,\n\t\t.enable_mask = BIT(0),\n\t\t.hw.init = &(const struct clk_init_data) {\n\t\t\t.name = \"gcc_usb3_prim_phy_pipe_clk\",\n\t\t\t.parent_hws = (const struct clk_hw*[]) {\n\t\t\t\t&gcc_usb3_prim_phy_pipe_clk_src.clkr.hw,\n\t\t\t},\n\t\t\t.num_parents = 1,\n\t\t\t.flags = CLK_SET_RATE_PARENT,\n\t\t\t.ops = &clk_branch2_ops,\n\t\t},\n\t},\n};\n\nstatic struct gdsc pcie_0_gdsc = {\n\t.gdscr = 0x9d004,\n\t.en_rest_wait_val = 0x2,\n\t.en_few_wait_val = 0x2,\n\t.clk_dis_wait_val = 0xf,\n\t.pd = {\n\t\t.name = \"gcc_pcie_0_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc pcie_0_phy_gdsc = {\n\t.gdscr = 0x7c004,\n\t.en_rest_wait_val = 0x2,\n\t.en_few_wait_val = 0x2,\n\t.clk_dis_wait_val = 0x2,\n\t.pd = {\n\t\t.name = \"gcc_pcie_0_phy_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct gdsc usb30_prim_gdsc = {\n\t.gdscr = 0x49004,\n\t.en_rest_wait_val = 0x2,\n\t.en_few_wait_val = 0x2,\n\t.clk_dis_wait_val = 0xf,\n\t.pd = {\n\t\t.name = \"gcc_usb30_prim_gdsc\",\n\t},\n\t.pwrsts = PWRSTS_OFF_ON,\n};\n\nstatic struct clk_regmap *gcc_qdu1000_clocks[] = {\n\t[GCC_AGGRE_NOC_ECPRI_DMA_CLK] = &gcc_aggre_noc_ecpri_dma_clk.clkr,\n\t[GCC_AGGRE_NOC_ECPRI_DMA_CLK_SRC] = &gcc_aggre_noc_ecpri_dma_clk_src.clkr,\n\t[GCC_AGGRE_NOC_ECPRI_GSI_CLK_SRC] = &gcc_aggre_noc_ecpri_gsi_clk_src.clkr,\n\t[GCC_BOOT_ROM_AHB_CLK] = &gcc_boot_rom_ahb_clk.clkr,\n\t[GCC_CFG_NOC_ECPRI_CC_AHB_CLK] = &gcc_cfg_noc_ecpri_cc_ahb_clk.clkr,\n\t[GCC_CFG_NOC_USB3_PRIM_AXI_CLK] = &gcc_cfg_noc_usb3_prim_axi_clk.clkr,\n\t[GCC_DDRSS_ECPRI_DMA_CLK] = &gcc_ddrss_ecpri_dma_clk.clkr,\n\t[GCC_ECPRI_AHB_CLK] = &gcc_ecpri_ahb_clk.clkr,\n\t[GCC_ECPRI_CC_GPLL0_CLK_SRC] = &gcc_ecpri_cc_gpll0_clk_src.clkr,\n\t[GCC_ECPRI_CC_GPLL1_EVEN_CLK_SRC] = &gcc_ecpri_cc_gpll1_even_clk_src.clkr,\n\t[GCC_ECPRI_CC_GPLL2_EVEN_CLK_SRC] = &gcc_ecpri_cc_gpll2_even_clk_src.clkr,\n\t[GCC_ECPRI_CC_GPLL3_CLK_SRC] = &gcc_ecpri_cc_gpll3_clk_src.clkr,\n\t[GCC_ECPRI_CC_GPLL4_CLK_SRC] = &gcc_ecpri_cc_gpll4_clk_src.clkr,\n\t[GCC_ECPRI_CC_GPLL5_EVEN_CLK_SRC] = &gcc_ecpri_cc_gpll5_even_clk_src.clkr,\n\t[GCC_ECPRI_XO_CLK] = &gcc_ecpri_xo_clk.clkr,\n\t[GCC_ETH_DBG_SNOC_AXI_CLK] = &gcc_eth_dbg_snoc_axi_clk.clkr,\n\t[GCC_GEMNOC_PCIE_QX_CLK] = &gcc_gemnoc_pcie_qx_clk.clkr,\n\t[GCC_GP1_CLK] = &gcc_gp1_clk.clkr,\n\t[GCC_GP1_CLK_SRC] = &gcc_gp1_clk_src.clkr,\n\t[GCC_GP2_CLK] = &gcc_gp2_clk.clkr,\n\t[GCC_GP2_CLK_SRC] = &gcc_gp2_clk_src.clkr,\n\t[GCC_GP3_CLK] = &gcc_gp3_clk.clkr,\n\t[GCC_GP3_CLK_SRC] = &gcc_gp3_clk_src.clkr,\n\t[GCC_GPLL0] = &gcc_gpll0.clkr,\n\t[GCC_GPLL0_OUT_EVEN] = &gcc_gpll0_out_even.clkr,\n\t[GCC_GPLL1] = &gcc_gpll1.clkr,\n\t[GCC_GPLL2] = &gcc_gpll2.clkr,\n\t[GCC_GPLL2_OUT_EVEN] = &gcc_gpll2_out_even.clkr,\n\t[GCC_GPLL3] = &gcc_gpll3.clkr,\n\t[GCC_GPLL4] = &gcc_gpll4.clkr,\n\t[GCC_GPLL5] = &gcc_gpll5.clkr,\n\t[GCC_GPLL5_OUT_EVEN] = &gcc_gpll5_out_even.clkr,\n\t[GCC_GPLL6] = &gcc_gpll6.clkr,\n\t[GCC_GPLL7] = &gcc_gpll7.clkr,\n\t[GCC_GPLL8] = &gcc_gpll8.clkr,\n\t[GCC_PCIE_0_AUX_CLK] = &gcc_pcie_0_aux_clk.clkr,\n\t[GCC_PCIE_0_AUX_CLK_SRC] = &gcc_pcie_0_aux_clk_src.clkr,\n\t[GCC_PCIE_0_CFG_AHB_CLK] = &gcc_pcie_0_cfg_ahb_clk.clkr,\n\t[GCC_PCIE_0_CLKREF_EN] = &gcc_pcie_0_clkref_en.clkr,\n\t[GCC_PCIE_0_MSTR_AXI_CLK] = &gcc_pcie_0_mstr_axi_clk.clkr,\n\t[GCC_PCIE_0_PHY_AUX_CLK] = &gcc_pcie_0_phy_aux_clk.clkr,\n\t[GCC_PCIE_0_PHY_RCHNG_CLK] = &gcc_pcie_0_phy_rchng_clk.clkr,\n\t[GCC_PCIE_0_PHY_RCHNG_CLK_SRC] = &gcc_pcie_0_phy_rchng_clk_src.clkr,\n\t[GCC_PCIE_0_PIPE_CLK] = &gcc_pcie_0_pipe_clk.clkr,\n\t[GCC_PCIE_0_SLV_AXI_CLK] = &gcc_pcie_0_slv_axi_clk.clkr,\n\t[GCC_PCIE_0_SLV_Q2A_AXI_CLK] = &gcc_pcie_0_slv_q2a_axi_clk.clkr,\n\t[GCC_PDM2_CLK] = &gcc_pdm2_clk.clkr,\n\t[GCC_PDM2_CLK_SRC] = &gcc_pdm2_clk_src.clkr,\n\t[GCC_PDM_AHB_CLK] = &gcc_pdm_ahb_clk.clkr,\n\t[GCC_PDM_XO4_CLK] = &gcc_pdm_xo4_clk.clkr,\n\t[GCC_QMIP_ANOC_PCIE_CLK] = &gcc_qmip_anoc_pcie_clk.clkr,\n\t[GCC_QMIP_ECPRI_DMA0_CLK] = &gcc_qmip_ecpri_dma0_clk.clkr,\n\t[GCC_QMIP_ECPRI_DMA1_CLK] = &gcc_qmip_ecpri_dma1_clk.clkr,\n\t[GCC_QMIP_ECPRI_GSI_CLK] = &gcc_qmip_ecpri_gsi_clk.clkr,\n\t[GCC_QUPV3_WRAP0_CORE_2X_CLK] = &gcc_qupv3_wrap0_core_2x_clk.clkr,\n\t[GCC_QUPV3_WRAP0_CORE_CLK] = &gcc_qupv3_wrap0_core_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S0_CLK] = &gcc_qupv3_wrap0_s0_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S0_CLK_SRC] = &gcc_qupv3_wrap0_s0_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S1_CLK] = &gcc_qupv3_wrap0_s1_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S1_CLK_SRC] = &gcc_qupv3_wrap0_s1_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S2_CLK] = &gcc_qupv3_wrap0_s2_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S2_CLK_SRC] = &gcc_qupv3_wrap0_s2_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S3_CLK] = &gcc_qupv3_wrap0_s3_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S3_CLK_SRC] = &gcc_qupv3_wrap0_s3_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S4_CLK] = &gcc_qupv3_wrap0_s4_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S4_CLK_SRC] = &gcc_qupv3_wrap0_s4_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S5_CLK] = &gcc_qupv3_wrap0_s5_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S5_CLK_SRC] = &gcc_qupv3_wrap0_s5_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S6_CLK] = &gcc_qupv3_wrap0_s6_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S6_CLK_SRC] = &gcc_qupv3_wrap0_s6_clk_src.clkr,\n\t[GCC_QUPV3_WRAP0_S7_CLK] = &gcc_qupv3_wrap0_s7_clk.clkr,\n\t[GCC_QUPV3_WRAP0_S7_CLK_SRC] = &gcc_qupv3_wrap0_s7_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_CORE_2X_CLK] = &gcc_qupv3_wrap1_core_2x_clk.clkr,\n\t[GCC_QUPV3_WRAP1_CORE_CLK] = &gcc_qupv3_wrap1_core_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S0_CLK] = &gcc_qupv3_wrap1_s0_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S0_CLK_SRC] = &gcc_qupv3_wrap1_s0_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S1_CLK] = &gcc_qupv3_wrap1_s1_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S1_CLK_SRC] = &gcc_qupv3_wrap1_s1_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S2_CLK] = &gcc_qupv3_wrap1_s2_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S2_CLK_SRC] = &gcc_qupv3_wrap1_s2_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S3_CLK] = &gcc_qupv3_wrap1_s3_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S3_CLK_SRC] = &gcc_qupv3_wrap1_s3_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S4_CLK] = &gcc_qupv3_wrap1_s4_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S4_CLK_SRC] = &gcc_qupv3_wrap1_s4_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S5_CLK] = &gcc_qupv3_wrap1_s5_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S5_CLK_SRC] = &gcc_qupv3_wrap1_s5_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S6_CLK] = &gcc_qupv3_wrap1_s6_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S6_CLK_SRC] = &gcc_qupv3_wrap1_s6_clk_src.clkr,\n\t[GCC_QUPV3_WRAP1_S7_CLK] = &gcc_qupv3_wrap1_s7_clk.clkr,\n\t[GCC_QUPV3_WRAP1_S7_CLK_SRC] = &gcc_qupv3_wrap1_s7_clk_src.clkr,\n\t[GCC_QUPV3_WRAP_0_M_AHB_CLK] = &gcc_qupv3_wrap_0_m_ahb_clk.clkr,\n\t[GCC_QUPV3_WRAP_0_S_AHB_CLK] = &gcc_qupv3_wrap_0_s_ahb_clk.clkr,\n\t[GCC_QUPV3_WRAP_1_M_AHB_CLK] = &gcc_qupv3_wrap_1_m_ahb_clk.clkr,\n\t[GCC_QUPV3_WRAP_1_S_AHB_CLK] = &gcc_qupv3_wrap_1_s_ahb_clk.clkr,\n\t[GCC_SDCC5_AHB_CLK] = &gcc_sdcc5_ahb_clk.clkr,\n\t[GCC_SDCC5_APPS_CLK] = &gcc_sdcc5_apps_clk.clkr,\n\t[GCC_SDCC5_APPS_CLK_SRC] = &gcc_sdcc5_apps_clk_src.clkr,\n\t[GCC_SDCC5_ICE_CORE_CLK] = &gcc_sdcc5_ice_core_clk.clkr,\n\t[GCC_SDCC5_ICE_CORE_CLK_SRC] = &gcc_sdcc5_ice_core_clk_src.clkr,\n\t[GCC_SM_BUS_AHB_CLK] = &gcc_sm_bus_ahb_clk.clkr,\n\t[GCC_SM_BUS_XO_CLK] = &gcc_sm_bus_xo_clk.clkr,\n\t[GCC_SM_BUS_XO_CLK_SRC] = &gcc_sm_bus_xo_clk_src.clkr,\n\t[GCC_SNOC_CNOC_GEMNOC_PCIE_QX_CLK] = &gcc_snoc_cnoc_gemnoc_pcie_qx_clk.clkr,\n\t[GCC_SNOC_CNOC_GEMNOC_PCIE_SOUTH_QX_CLK] = &gcc_snoc_cnoc_gemnoc_pcie_south_qx_clk.clkr,\n\t[GCC_SNOC_CNOC_PCIE_QX_CLK] = &gcc_snoc_cnoc_pcie_qx_clk.clkr,\n\t[GCC_SNOC_PCIE_SF_CENTER_QX_CLK] = &gcc_snoc_pcie_sf_center_qx_clk.clkr,\n\t[GCC_SNOC_PCIE_SF_SOUTH_QX_CLK] = &gcc_snoc_pcie_sf_south_qx_clk.clkr,\n\t[GCC_TSC_CFG_AHB_CLK] = &gcc_tsc_cfg_ahb_clk.clkr,\n\t[GCC_TSC_CLK_SRC] = &gcc_tsc_clk_src.clkr,\n\t[GCC_TSC_CNTR_CLK] = &gcc_tsc_cntr_clk.clkr,\n\t[GCC_TSC_ETU_CLK] = &gcc_tsc_etu_clk.clkr,\n\t[GCC_USB2_CLKREF_EN] = &gcc_usb2_clkref_en.clkr,\n\t[GCC_USB30_PRIM_MASTER_CLK] = &gcc_usb30_prim_master_clk.clkr,\n\t[GCC_USB30_PRIM_MASTER_CLK_SRC] = &gcc_usb30_prim_master_clk_src.clkr,\n\t[GCC_USB30_PRIM_MOCK_UTMI_CLK] = &gcc_usb30_prim_mock_utmi_clk.clkr,\n\t[GCC_USB30_PRIM_MOCK_UTMI_CLK_SRC] = &gcc_usb30_prim_mock_utmi_clk_src.clkr,\n\t[GCC_USB30_PRIM_MOCK_UTMI_POSTDIV_CLK_SRC] = &gcc_usb30_prim_mock_utmi_postdiv_clk_src.clkr,\n\t[GCC_USB30_PRIM_SLEEP_CLK] = &gcc_usb30_prim_sleep_clk.clkr,\n\t[GCC_USB3_PRIM_PHY_AUX_CLK] = &gcc_usb3_prim_phy_aux_clk.clkr,\n\t[GCC_USB3_PRIM_PHY_AUX_CLK_SRC] = &gcc_usb3_prim_phy_aux_clk_src.clkr,\n\t[GCC_USB3_PRIM_PHY_COM_AUX_CLK] = &gcc_usb3_prim_phy_com_aux_clk.clkr,\n\t[GCC_USB3_PRIM_PHY_PIPE_CLK] = &gcc_usb3_prim_phy_pipe_clk.clkr,\n\t[GCC_USB3_PRIM_PHY_PIPE_CLK_SRC] = &gcc_usb3_prim_phy_pipe_clk_src.clkr,\n\t[GCC_ETH_100G_C2C_HM_APB_CLK] = &gcc_eth_100g_c2c_hm_apb_clk.clkr,\n\t[GCC_ETH_100G_FH_HM_APB_0_CLK] = &gcc_eth_100g_fh_hm_apb_0_clk.clkr,\n\t[GCC_ETH_100G_FH_HM_APB_1_CLK] = &gcc_eth_100g_fh_hm_apb_1_clk.clkr,\n\t[GCC_ETH_100G_FH_HM_APB_2_CLK] = &gcc_eth_100g_fh_hm_apb_2_clk.clkr,\n\t[GCC_ETH_DBG_C2C_HM_APB_CLK] = &gcc_eth_dbg_c2c_hm_apb_clk.clkr,\n\t[GCC_AGGRE_NOC_ECPRI_GSI_CLK] = &gcc_aggre_noc_ecpri_gsi_clk.clkr,\n\t[GCC_PCIE_0_PHY_AUX_CLK_SRC] = &gcc_pcie_0_phy_aux_clk_src.clkr,\n\t[GCC_PCIE_0_PIPE_CLK_SRC] = &gcc_pcie_0_pipe_clk_src.clkr,\n\t[GCC_GPLL1_OUT_EVEN] = &gcc_gpll1_out_even.clkr,\n\t[GCC_DDRSS_ECPRI_GSI_CLK] = &gcc_ddrss_ecpri_gsi_clk.clkr,\n};\n\nstatic struct gdsc *gcc_qdu1000_gdscs[] = {\n\t[PCIE_0_GDSC] = &pcie_0_gdsc,\n\t[PCIE_0_PHY_GDSC] = &pcie_0_phy_gdsc,\n\t[USB30_PRIM_GDSC] = &usb30_prim_gdsc,\n};\n\nstatic const struct qcom_reset_map gcc_qdu1000_resets[] = {\n\t[GCC_ECPRI_CC_BCR] = { 0x3e000 },\n\t[GCC_ECPRI_SS_BCR] = { 0x3a000 },\n\t[GCC_ETH_WRAPPER_BCR] = { 0x39000 },\n\t[GCC_PCIE_0_BCR] = { 0x9d000 },\n\t[GCC_PCIE_0_LINK_DOWN_BCR] = { 0x9e014 },\n\t[GCC_PCIE_0_NOCSR_COM_PHY_BCR] = { 0x9e020 },\n\t[GCC_PCIE_0_PHY_BCR] = { 0x7c000 },\n\t[GCC_PCIE_0_PHY_NOCSR_COM_PHY_BCR] = { 0x9e000 },\n\t[GCC_PCIE_PHY_CFG_AHB_BCR] = { 0x7f00c },\n\t[GCC_PCIE_PHY_COM_BCR] = { 0x7f010 },\n\t[GCC_PDM_BCR] = { 0x43000 },\n\t[GCC_QUPV3_WRAPPER_0_BCR] = { 0x27000 },\n\t[GCC_QUPV3_WRAPPER_1_BCR] = { 0x28000 },\n\t[GCC_QUSB2PHY_PRIM_BCR] = { 0x22000 },\n\t[GCC_QUSB2PHY_SEC_BCR] = { 0x22004 },\n\t[GCC_SDCC5_BCR] = { 0x3b000 },\n\t[GCC_TSC_BCR] = { 0x57000 },\n\t[GCC_USB30_PRIM_BCR] = { 0x49000 },\n\t[GCC_USB3_DP_PHY_PRIM_BCR] = { 0x60008 },\n\t[GCC_USB3_DP_PHY_SEC_BCR] = { 0x60014 },\n\t[GCC_USB3_PHY_PRIM_BCR] = { 0x60000 },\n\t[GCC_USB3_PHY_SEC_BCR] = { 0x6000c },\n\t[GCC_USB3PHY_PHY_PRIM_BCR] = { 0x60004 },\n\t[GCC_USB3PHY_PHY_SEC_BCR] = { 0x60010 },\n\t[GCC_USB_PHY_CFG_AHB2PHY_BCR] = { 0x7a000 },\n};\n\nstatic const struct clk_rcg_dfs_data gcc_dfs_clocks[] = {\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s0_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s1_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s2_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s3_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s4_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s5_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s6_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap0_s7_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s0_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s1_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s2_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s3_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s4_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s5_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s6_clk_src),\n\tDEFINE_RCG_DFS(gcc_qupv3_wrap1_s7_clk_src),\n};\n\nstatic const struct regmap_config gcc_qdu1000_regmap_config = {\n\t.reg_bits = 32,\n\t.reg_stride = 4,\n\t.val_bits = 32,\n\t.max_register = 0x1f41f0,\n\t.fast_io = true,\n};\n\nstatic const struct qcom_cc_desc gcc_qdu1000_desc = {\n\t.config = &gcc_qdu1000_regmap_config,\n\t.clks = gcc_qdu1000_clocks,\n\t.num_clks = ARRAY_SIZE(gcc_qdu1000_clocks),\n\t.resets = gcc_qdu1000_resets,\n\t.num_resets = ARRAY_SIZE(gcc_qdu1000_resets),\n\t.gdscs = gcc_qdu1000_gdscs,\n\t.num_gdscs = ARRAY_SIZE(gcc_qdu1000_gdscs),\n};\n\nstatic const struct of_device_id gcc_qdu1000_match_table[] = {\n\t{ .compatible = \"qcom,qdu1000-gcc\" },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, gcc_qdu1000_match_table);\n\nstatic int gcc_qdu1000_probe(struct platform_device *pdev)\n{\n\tstruct regmap *regmap;\n\tint ret;\n\n\tregmap = qcom_cc_map(pdev, &gcc_qdu1000_desc);\n\tif (IS_ERR(regmap))\n\t\treturn PTR_ERR(regmap);\n\n\t \n\tregmap_update_bits(regmap, 0x9d024, BIT(14), BIT(14));\n\n\tret = qcom_cc_register_rcg_dfs(regmap, gcc_dfs_clocks,\n\t\t\t\t       ARRAY_SIZE(gcc_dfs_clocks));\n\tif (ret)\n\t\treturn ret;\n\n\tret = qcom_cc_really_probe(pdev, &gcc_qdu1000_desc, regmap);\n\tif (ret)\n\t\treturn dev_err_probe(&pdev->dev, ret, \"Failed to register GCC clocks\\n\");\n\n\treturn ret;\n}\n\nstatic struct platform_driver gcc_qdu1000_driver = {\n\t.probe = gcc_qdu1000_probe,\n\t.driver = {\n\t\t.name = \"gcc-qdu1000\",\n\t\t.of_match_table = gcc_qdu1000_match_table,\n\t},\n};\n\nstatic int __init gcc_qdu1000_init(void)\n{\n\treturn platform_driver_register(&gcc_qdu1000_driver);\n}\nsubsys_initcall(gcc_qdu1000_init);\n\nstatic void __exit gcc_qdu1000_exit(void)\n{\n\tplatform_driver_unregister(&gcc_qdu1000_driver);\n}\nmodule_exit(gcc_qdu1000_exit);\n\nMODULE_DESCRIPTION(\"QTI GCC QDU1000 Driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}