GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Decoder-sysverilog\src\Decoder.sv'
WARN  (EX3628) : Redeclaration of ANSI port 'pulso' is not allowed("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Decoder-sysverilog\src\Decoder.sv":39)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v'
Analyzing included file 'C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Decoder-sysverilog\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":133)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":133)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'
Analyzing included file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_define.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
Analyzing included file 'C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Decoder-sysverilog\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_top_define.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
Analyzing included file 'C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Decoder-sysverilog\impl\gwsynthesis\RTL_GAO\ao_0\gw_ao_parameter.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":684)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v'
Analyzing included file 'C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Decoder-sysverilog\impl\gwsynthesis\RTL_GAO\ao_control\gw_con_top_define.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Analyzing included file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_parameter.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Back to file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":367)
Analyzing Verilog file 'C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\gw_jtag.v'
Analyzing Verilog file 'C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Decoder-sysverilog\impl\gwsynthesis\RTL_GAO\gw_gao_top.v'
Compiling module 'top'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Decoder-sysverilog\src\Decoder.sv":5)
Compiling module 'gene_1hz'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Decoder-sysverilog\src\Decoder.sv":36)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 25("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Decoder-sysverilog\src\Decoder.sv":49)
Compiling module 'decoder'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Decoder-sysverilog\src\Decoder.sv":59)
Compiling module 'uart_selector'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Decoder-sysverilog\src\Decoder.sv":132)
Compiling module 'mux_triState'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Decoder-sysverilog\src\Decoder.sv":115)
WARN  (EX3771) : Module instantiation should have an instance name("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Decoder-sysverilog\src\Decoder.sv":117)
Compiling module 'triState'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Decoder-sysverilog\src\Decoder.sv":106)
WARN  (EX3771) : Module instantiation should have an instance name("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Decoder-sysverilog\src\Decoder.sv":118)
Compiling module 'demux'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Decoder-sysverilog\src\Decoder.sv":125)
Compiling module 'gw_gao'("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Decoder-sysverilog\impl\gwsynthesis\RTL_GAO\gw_gao_top.v":1)
Compiling module 'GW_JTAG'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\gw_jtag.v":1)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_CON\gw_con_top.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_top.v":0)
Compiling module '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":0)
Extracting RAM for identifier '**'("C:\Gowin\Gowin_V1.9.9_x64\IDE\data\ipcores\GAO_LITE\GW_AO_0\gw_ao_mem_ctrl.v":0)
Trying to combine GAO to RTL design
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "triState" instantiated to "i4" is swept in optimizing("C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Decoder-sysverilog\src\Decoder.sv":117)
[95%] Generate netlist file "C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Decoder-sysverilog\impl\gwsynthesis\Decoder.vg" completed
[100%] Generate report file "C:\Users\PABLO-LAP-LENOVO\Documents\gti programing projects\hdl\Decoder-sysverilog\impl\gwsynthesis\Decoder_syn.rpt.html" completed
GowinSynthesis finish
