<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from yosys
rc: 1 (means success: 0)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/simple/forgen01.v.html" target="file-frame">third_party/tools/yosys/tests/simple/forgen01.v</a>
defines: 
time_elapsed: 0.940s
ram usage: 31760 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpz_6ogkq2/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple <a href="../../../../third_party/tools/yosys/tests/simple/forgen01.v.html" target="file-frame">third_party/tools/yosys/tests/simple/forgen01.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/forgen01.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/forgen01.v:4</a>: No timescale set for &#34;uut_forgen01&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/forgen01.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/forgen01.v:4</a>: Compile module &#34;work@uut_forgen01&#34;.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/simple/forgen01.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/forgen01.v:4</a>: Implicit port type (wire) for &#34;y&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/forgen01.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/forgen01.v:4</a>: Top level module &#34;work@uut_forgen01&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpz_6ogkq2/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_uut_forgen01
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpz_6ogkq2/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpz_6ogkq2/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@uut_forgen01)
 |vpiName:work@uut_forgen01
 |uhdmallPackages:
 \_package: builtin, parent:work@uut_forgen01
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@uut_forgen01, file:<a href="../../../../third_party/tools/yosys/tests/simple/forgen01.v.html" target="file-frame">third_party/tools/yosys/tests/simple/forgen01.v</a>, line:4, parent:work@uut_forgen01
   |vpiDefName:work@uut_forgen01
   |vpiFullName:work@uut_forgen01
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:12
       |vpiFullName:work@uut_forgen01
       |vpiStmt:
       \_for_stmt: , line:13
         |vpiFullName:work@uut_forgen01
         |vpiCondition:
         \_operation: , line:13
           |vpiOpType:20
           |vpiOperand:
           \_ref_obj: (i), line:13
             |vpiName:i
             |vpiFullName:work@uut_forgen01.i
           |vpiOperand:
           \_constant: , line:13
             |vpiConstType:7
             |vpiDecompile:32
             |vpiSize:32
             |INT:32
         |vpiForInitStmt:
         \_assign_stmt: 
           |vpiRhs:
           \_constant: , line:13
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
           |vpiLhs:
           \_logic_var: , line:13
             |vpiFullName:work@uut_forgen01
         |vpiForIncStmt:
         \_operation: , line:13
           |vpiOpType:82
           |vpiOperand:
           \_ref_obj: (i), line:13
             |vpiName:i
         |vpiStmt:
         \_begin: , line:13
           |vpiFullName:work@uut_forgen01
           |vpiStmt:
           \_assignment: , line:14
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_bit_select: (lut), line:14
               |vpiName:lut
               |vpiFullName:work@uut_forgen01.lut
               |vpiIndex:
               \_ref_obj: (i), line:14
                 |vpiName:i
             |vpiRhs:
             \_operation: , line:14
               |vpiOpType:18
               |vpiOperand:
               \_ref_obj: (i), line:14
                 |vpiName:i
                 |vpiFullName:work@uut_forgen01.i
               |vpiOperand:
               \_constant: , line:14
                 |vpiConstType:7
                 |vpiDecompile:1
                 |vpiSize:32
                 |INT:1
           |vpiStmt:
           \_for_stmt: , line:15
             |vpiFullName:work@uut_forgen01
             |vpiCondition:
             \_operation: , line:15
               |vpiOpType:21
               |vpiOperand:
               \_operation: , line:15
                 |vpiOpType:25
                 |vpiOperand:
                 \_ref_obj: (j), line:15
                   |vpiName:j
                   |vpiFullName:work@uut_forgen01.j
                 |vpiOperand:
                 \_ref_obj: (j), line:15
                   |vpiName:j
                   |vpiFullName:work@uut_forgen01.j
               |vpiOperand:
               \_ref_obj: (i), line:15
                 |vpiName:i
                 |vpiFullName:work@uut_forgen01.i
             |vpiForInitStmt:
             \_assign_stmt: 
               |vpiRhs:
               \_constant: , line:15
                 |vpiConstType:7
                 |vpiDecompile:2
                 |vpiSize:32
                 |INT:2
               |vpiLhs:
               \_logic_var: , line:15
                 |vpiFullName:work@uut_forgen01
             |vpiForIncStmt:
             \_operation: , line:15
               |vpiOpType:82
               |vpiOperand:
               \_ref_obj: (j), line:15
                 |vpiName:j
             |vpiStmt:
             \_if_stmt: , line:16
               |vpiCondition:
               \_operation: , line:16
                 |vpiOpType:14
                 |vpiOperand:
                 \_operation: , line:16
                   |vpiOpType:13
                   |vpiOperand:
                   \_ref_obj: (i), line:16
                     |vpiName:i
                     |vpiFullName:work@uut_forgen01.i
                   |vpiOperand:
                   \_ref_obj: (j), line:16
                     |vpiName:j
                     |vpiFullName:work@uut_forgen01.j
                 |vpiOperand:
                 \_constant: , line:16
                   |vpiConstType:7
                   |vpiDecompile:0
                   |vpiSize:32
                   |INT:0
               |vpiStmt:
               \_assignment: , line:17
                 |vpiOpType:82
                 |vpiBlocking:1
                 |vpiLhs:
                 \_bit_select: (lut), line:17
                   |vpiName:lut
                   |vpiFullName:work@uut_forgen01.lut
                   |vpiIndex:
                   \_ref_obj: (i), line:17
                     |vpiName:i
                 |vpiRhs:
                 \_constant: , line:17
                   |vpiConstType:7
                   |vpiDecompile:0
                   |vpiSize:32
                   |INT:0
   |vpiPort:
   \_port: (a), line:4
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:4
         |vpiName:a
         |vpiFullName:work@uut_forgen01.a
   |vpiPort:
   \_port: (y), line:4
     |vpiName:y
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y), line:4
         |vpiName:y
         |vpiFullName:work@uut_forgen01.y
   |vpiContAssign:
   \_cont_assign: , line:21
     |vpiRhs:
     \_bit_select: (lut), line:21
       |vpiName:lut
       |vpiFullName:work@uut_forgen01.lut
       |vpiIndex:
       \_ref_obj: (a), line:21
         |vpiName:a
     |vpiLhs:
     \_ref_obj: (y), line:21
       |vpiName:y
       |vpiFullName:work@uut_forgen01.y
   |vpiNet:
   \_logic_net: (i), line:9
     |vpiName:i
     |vpiFullName:work@uut_forgen01.i
   |vpiNet:
   \_logic_net: (j), line:9
     |vpiName:j
     |vpiFullName:work@uut_forgen01.j
   |vpiNet:
   \_logic_net: (lut), line:10
     |vpiName:lut
     |vpiFullName:work@uut_forgen01.lut
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (a), line:4
   |vpiNet:
   \_logic_net: (y), line:4
 |uhdmtopModules:
 \_module: work@uut_forgen01 (work@uut_forgen01), file:<a href="../../../../third_party/tools/yosys/tests/simple/forgen01.v.html" target="file-frame">third_party/tools/yosys/tests/simple/forgen01.v</a>, line:4
   |vpiDefName:work@uut_forgen01
   |vpiName:work@uut_forgen01
   |vpiPort:
   \_port: (a), line:4, parent:work@uut_forgen01
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:4, parent:work@uut_forgen01
         |vpiName:a
         |vpiFullName:work@uut_forgen01.a
         |vpiRange:
         \_range: , line:6
           |vpiLeftRange:
           \_constant: , line:6
             |vpiConstType:7
             |vpiDecompile:4
             |vpiSize:32
             |INT:4
           |vpiRightRange:
           \_constant: , line:6
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (y), line:4, parent:work@uut_forgen01
     |vpiName:y
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y), line:4, parent:work@uut_forgen01
         |vpiName:y
         |vpiFullName:work@uut_forgen01.y
   |vpiNet:
   \_logic_net: (i), line:9, parent:work@uut_forgen01
     |vpiName:i
     |vpiFullName:work@uut_forgen01.i
   |vpiNet:
   \_logic_net: (j), line:9, parent:work@uut_forgen01
     |vpiName:j
     |vpiFullName:work@uut_forgen01.j
   |vpiNet:
   \_logic_net: (lut), line:10, parent:work@uut_forgen01
     |vpiName:lut
     |vpiFullName:work@uut_forgen01.lut
     |vpiNetType:48
     |vpiRange:
     \_range: , line:10
       |vpiLeftRange:
       \_constant: , line:10
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:10
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (a), line:4, parent:work@uut_forgen01
   |vpiNet:
   \_logic_net: (y), line:4, parent:work@uut_forgen01
Object: \work_uut_forgen01 of type 3000
Object: \work_uut_forgen01 of type 32
Object: \a of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \y of type 44
Object: \i of type 36
Object: \j of type 36
Object: \lut of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \y of type 36
Object: \work_uut_forgen01 of type 32
Object: \a of type 44
Object: \y of type 44
Object:  of type 8
Object: \y of type 608
Object: \lut of type 106
Object: \a of type 608
Object:  of type 24
Object:  of type 4
Object:  of type 15
Object:  of type 2
Object:  of type 3007
Object:  of type 7
Object:  of type 39
Object: \i of type 608
Object:  of type 7
Object:  of type 39
Object: \i of type 608
ERROR: Encountered unhandled operation: 82

</pre>
</body>