
Cadence Innovus(TM) Implementation System.
Copyright 2016 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v16.10-p004_1, built Thu May 12 14:48:49 PDT 2016
Options:	
Date:		Tue Jun 13 10:03:30 2023
Host:		CadenceServer3.localdomain (x86_64 w/Linux 2.6.32-642.el6.x86_64) (8cores*16cpus*Intel(R) Xeon(R) CPU E5-2630 v3 @ 2.40GHz 20480KB)
OS:		CentOS release 6.8 (Final)

License:
		invs	Innovus Implementation System	16.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
<CMD> getVersion
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
<CMD> setMultiCpuUsage -localCpu 8
<CMD> setDesignMode -process 45
Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 45nm process node.
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {/home/cad/VLSI2Lab/Digital/library/gsclib045_tech.lef /home/cad/VLSI2Lab/Digital/library/gsclib045_macro.lef}
<CMD> set init_verilog TOP_m.v
<CMD> set init_mmmc_file TOP.view
<CMD> init_design
#- Begin Load MMMC data ... (date=06/13 10:05:24, mem=491.0M)
**ERROR: (TCLCMD-995):	Can not open file 'gpdk045.tch' for RC corner

<CMD> setMultiCpuUsage -localCpu 8
<CMD> setDesignMode -process 45
Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 45nm process node.
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {/home/cad/VLSI2Lab/Digital/library/gsclib045_tech.lef /home/cad/VLSI2Lab/Digital/library/gsclib045_macro.lef}
<CMD> set init_verilog TOP_m.v
<CMD> set init_mmmc_file TOP.view
<CMD> init_design
- Begin Load MMMC data ... (date=06/13 10:06:59, mem=492.4M)
**ERROR: (TCLCMD-995):	Can not open file 'gpdk045.tch' for RC corner

<CMD> setMultiCpuUsage -localCpu 8
<CMD> setDesignMode -process 45
Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 45nm process node.
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {/home/cad/VLSI2Lab/Digital/library/gsclib045_tech.lef /home/cad/VLSI2Lab/Digital/library/gsclib045_macro.lef}
<CMD> set init_verilog TOP_m.v
<CMD> set init_mmmc_file TOP.view
<CMD> init_design
- Begin Load MMMC data ... (date=06/13 10:08:07, mem=492.4M)
**ERROR: (TCLCMD-989):	cannot open SDC file 'ALU_TOP_m.sdc' for mode 'func'

<CMD> setMultiCpuUsage -localCpu 8
<CMD> setDesignMode -process 45
Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 45nm process node.
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {/home/cad/VLSI2Lab/Digital/library/gsclib045_tech.lef /home/cad/VLSI2Lab/Digital/library/gsclib045_macro.lef}
<CMD> set init_verilog TOP_m.v
<CMD> set init_mmmc_file TOP.view
<CMD> init_design
- Begin Load MMMC data ... (date=06/13 10:09:08, mem=492.4M)
Extraction setup Started 
Extraction setup Started 
- End Load MMMC data ... (date=06/13 10:09:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=492.4M, current mem=492.4M)
rcworst125 rcbest0
**WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.

Loading LEF file /home/cad/VLSI2Lab/Digital/library/gsclib045_tech.lef ...
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 

Loading LEF file /home/cad/VLSI2Lab/Digital/library/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Tue Jun 13 10:09:08 2023
viaInitial ends at Tue Jun 13 10:09:08 2023
Loading view definition file from TOP.view
Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading WC timing library /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CON' of cell 'ACHCONX2' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXL' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXL' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXL' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX4' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX1' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHXL' is not defined in the library. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
Read 489 cells in slow_vdd1v0.
Library reading multithread flow ended. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading BC timing library /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib.
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP9'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib, Line 67517)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP8'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP7'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP6'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP5'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP4'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP3'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP2'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'DECAP10'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib)
Read 489 cells in fast_vdd1v0.
Library reading multithread flow ended. (File /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib)
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.35min, fe_real=5.63min, fe_mem=562.6M) ***
- Begin Load netlist data ... (date=06/13 10:09:08, mem=562.6M)
*** Begin netlist parsing (mem=562.6M) ***
Created 489 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'TOP_m.v'

*** Memory Usage v#1 (Current mem = 562.598M, initial mem = 165.195M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=562.6M) ***
- End Load netlist data ... (date=06/13 10:09:08, total cpu=0:00:00.0, real=0:00:00.0, peak res=562.6M, current mem=562.6M)
Top level cell is TOP.
Hooked 978 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell TOP ...
*** Netlist is unique.
** info: there are 1075 modules.
** info: there are 152 stdCell insts.

*** Memory Usage v#1 (Current mem = 571.918M, initial mem = 165.195M) ***
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Importing multi-corner technology file(s) for preRoute extraction...
gpdk045.tch
Completed (cpu: 0:00:06.8 real: 0:00:07.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: func@WC_rcworst125.setup
    RC-Corner Name        : rcworst125
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1
    RC-Corner PreRoute Clock Cap Factor   : 1
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: 'gpdk045.tch'
 
 Analysis View: func@BC_rcbest0.hold
    RC-Corner Name        : rcbest0
    RC-Corner Index       : 1
    RC-Corner Temperature : 0 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1
    RC-Corner PreRoute Clock Cap Factor   : 1
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: 'gpdk045.tch'
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file 'TOP_m.sdc' ...
Current (total cpu=0:00:28.4, real=0:05:46, peak res=352.9M, current mem=779.3M)
TOP
Number of path exceptions in the constraint file = 2
Number of paths exceptions after getting compressed = 2
INFO (CTE): Constraints read successfully.
WARNING (CTE-25): Line: 9, 10 of File TOP_m.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=368.5M, current mem=794.6M)
Current (total cpu=0:00:28.5, real=0:05:46, peak res=368.5M, current mem=794.6M)
Total number of combinational cells: 327
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8
Total number of usable buffers: 8
List of unusable buffers: CLKBUFX2 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of unusable buffers: 8
List of usable inverters: INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 10
List of unusable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified unusable delay cells: 8
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> deleteEmptyModule
Current (total cpu=0:00:28.7, real=0:05:46, peak res=368.5M, current mem=785.3M)
TOP
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=371.2M, current mem=795.0M)
Current (total cpu=0:00:28.7, real=0:05:46, peak res=371.2M, current mem=795.0M)
<CMD> checkUnique
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VDD -type tiehi -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> globalNetConnect VSS -type tielo -inst *
func
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setDontUse BUF* false
**WARN: (IMPOPT-3058):	Cell slow_vdd1v0/BUFX8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
<CMD> setDontUse INV* false
**WARN: (IMPOPT-3058):	Cell slow_vdd1v0/INVXL already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
<CMD> set_dont_touch [get_lib_cells "*/BUF* */INV* " ] false
<CMD> set enc_save_portable_design 1
<CMD> saveDesign dbs/import.enc -compress
- Begin Save netlist data ... (date=06/13 10:09:16, mem=795.0M)
Writing Binary DB to dbs/import.enc.dat/TOP.v.bin ...
- End Save netlist data ... (date=06/13 10:09:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1311.1M, current mem=1311.1M)
- Begin Save AAE data ... (date=06/13 10:09:16, mem=1311.1M)
Saving AAE Data ...
- End Save AAE data ... (date=06/13 10:09:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1311.1M, current mem=1311.1M)
- Begin Save clock tree data ... (date=06/13 10:09:16, mem=1311.1M)
- End Save clock tree data ... (date=06/13 10:09:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1311.1M, current mem=1311.1M)
Saving preference file dbs/import.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
- Begin Save floorplan data ... (date=06/13 10:09:16, mem=1311.1M)
Saving floorplan file ...
- End Save floorplan data ... (date=06/13 10:09:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1311.1M, current mem=1311.1M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
- Begin Save placement data ... (date=06/13 10:09:16, mem=1311.1M)
Saving placement file ...
- End Save placement data ... (date=06/13 10:09:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1311.1M, current mem=1311.1M)
- Begin Save routing data ... (date=06/13 10:09:16, mem=1311.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1311.1M) ***
- End Save routing data ... (date=06/13 10:09:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1311.1M, current mem=1311.1M)
Saving property file dbs/import.enc.dat/TOP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1311.1M) ***
- Begin Save power constraints data ... (date=06/13 10:09:16, mem=1311.1M)
- End Save power constraints data ... (date=06/13 10:09:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=1311.1M, current mem=1311.1M)
Saving preRoute extracted patterns in file 'dbs/import.enc.dat/TOP.techData.gz' ...
No integration constraint in the design.
rcworst125 rcbest0
rcworst125 rcbest0
rcworst125 rcbest0
rcworst125 rcbest0
rcworst125 rcbest0
Generated self-contained design import.enc.dat
<CMD> saveNetlist ./generated_netlist/import.v
** NOTE: Created directory path './generated_netlist' for file './generated_netlist/import.v'.
Writing Netlist "./generated_netlist/import.v" ...
<CMD> fit
<CMD> fit
<CMD> floorPlan -d {24.5 24.5 2.8 2.8 2.8 2.8}
**WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 2.850000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Top' to 2.850000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> loadIoFile ALU.io
**ERROR: (IMPSYUTIL-96):	Cannot open (for read) FE IO file file: 'ALU.io'. The reason is: No such file or directory
Type 'man IMPSYUTIL-96' for more detail.
**WARN: (IMPFP-110):	Failed to open file 'ALU.io' for reading.

<CMD> floorPlan -d {24.5 24.5 2.8 2.8 2.8 2.8}
**WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 2.850000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Top' to 2.850000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
<CMD> loadIoFile TOP_IO.io
Reading IO assignment file "TOP_IO.io" ...
**WARN: (IMPFP-669):	IO pin "O[4]" not found.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -offset {top 0 bottom 0 left 0 right 0} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
#- Begin addRing (date=06/13 10:13:11, mem=1207.8M)

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
#- End addRing (date=06/13 10:13:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1207.8M, current mem=1207.8M)
<CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction horizontal -width 0.4 -spacing 0.3 -number_of_sets 5 -start_from bottom -start_offset 0.5 -stop_offset 0.5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
#- Begin addStripe (date=06/13 10:13:11, mem=1207.8M)
**WARN: (IMPPP-4063):	Multi-CPU is set to 4 in addStripe.  When the number of CPU in setMultiCpuUsage is more than 4, addStripe gets worse runtime caused by data exchange and other time consuming operations

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
**WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of setMultiCpuUsage in addStripe.
Stripe generation is complete; vias are now being generated.
The power planner created 10 wires.
#- End addStripe (date=06/13 10:13:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1207.8M, current mem=1207.8M)
<CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 0.4 -spacing 0.3 -number_of_sets 5 -start_from left -start_offset 0.5 -stop_offset 0.5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
#- Begin addStripe (date=06/13 10:13:11, mem=1207.8M)
**WARN: (IMPPP-4063):	Multi-CPU is set to 4 in addStripe.  When the number of CPU in setMultiCpuUsage is more than 4, addStripe gets worse runtime caused by data exchange and other time consuming operations

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
**WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of setMultiCpuUsage in addStripe.
Stripe generation is complete; vias are now being generated.
The power planner created 10 wires.
#- End addStripe (date=06/13 10:13:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1207.8M, current mem=1207.8M)
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal8(8) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal8(8) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal8(8) }
#- Begin sroute (date=06/13 10:13:11, mem=1207.8M)
*** Begin SPECIAL ROUTE on Tue Jun 13 10:13:11 2023 ***
SPECIAL ROUTE ran on directory: /home/Team14/cds_digital/ALU_Project/PnR
SPECIAL ROUTE ran on machine: CadenceServer3.localdomain (Linux 2.6.32-642.el6.x86_64 Xeon 2.40Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 8
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 8
srouteTopTargetLayerLimit set to 8
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1902.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 583 macros, 31 used
Read in 31 components
  31 core components: 31 unplaced, 0 placed, 0 fixed
Read in 21 physical pins
  21 physical pins: 0 unplaced, 21 placed, 0 fixed
Read in 21 nets
Read in 2 special nets, 2 routed
Read in 83 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 24
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 12
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1904.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 137 via definition ...
 Updating DB with 21 io pins ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Tue Jun 13 10:13:12 2023
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Tue Jun 13 10:13:12 2023

sroute post-processing starts at Tue Jun 13 10:13:12 2023
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Tue Jun 13 10:13:12 2023
#- End sroute (date=06/13 10:13:12, total cpu=0:00:00.6, real=0:00:01.0, peak res=1193.5M, current mem=1193.5M)
<CMD> saveDesign dbs/floorpower.enc -compress
- Begin Save netlist data ... (date=06/13 10:13:12, mem=1193.5M)
Writing Binary DB to dbs/floorpower.enc.dat/TOP.v.bin ...
- End Save netlist data ... (date=06/13 10:13:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1707.5M, current mem=1707.5M)
- Begin Save AAE data ... (date=06/13 10:13:12, mem=1707.5M)
Saving AAE Data ...
- End Save AAE data ... (date=06/13 10:13:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1707.5M, current mem=1707.5M)
- Begin Save clock tree data ... (date=06/13 10:13:12, mem=1707.5M)
- End Save clock tree data ... (date=06/13 10:13:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1707.5M, current mem=1707.5M)
Saving preference file dbs/floorpower.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
- Begin Save floorplan data ... (date=06/13 10:13:12, mem=1707.5M)
Saving floorplan file ...
- End Save floorplan data ... (date=06/13 10:13:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1707.5M, current mem=1707.5M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
- Begin Save placement data ... (date=06/13 10:13:12, mem=1707.5M)
Saving placement file ...
- End Save placement data ... (date=06/13 10:13:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1707.5M, current mem=1707.5M)
- Begin Save routing data ... (date=06/13 10:13:12, mem=1707.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1707.5M) ***
- End Save routing data ... (date=06/13 10:13:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1707.5M, current mem=1707.5M)
Saving property file dbs/floorpower.enc.dat/TOP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1707.5M) ***
- Begin Save power constraints data ... (date=06/13 10:13:12, mem=1707.5M)
- End Save power constraints data ... (date=06/13 10:13:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1707.5M, current mem=1707.5M)
Saving preRoute extracted patterns in file 'dbs/floorpower.enc.dat/TOP.techData.gz' ...
No integration constraint in the design.
rcworst125 rcbest0
rcworst125 rcbest0
rcworst125 rcbest0
rcworst125 rcbest0
rcworst125 rcbest0
Generated self-contained design floorpower.enc.dat
<CMD> fit
<CMD> freeDesign -pin

Usage: freeDesign [-help]

**ERROR: (IMPTCM-48):	"-pin" is not a legal option for command "freeDesign". Either the current option or an option prior to it is not specified correctly.


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false

<CMD> freeDesign
Resetting process node dependent CCOpt properties.
Reset to color id 0 for alu_inst (ALU) and all their descendants.
Reset to color id 0 for shifter_inst (SHIFTER) and all their descendants.
Free PSO.
Cleaning up the current multi-corner RC extraction setup.
Resetting process node dependent CCOpt properties.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000

*** Memory Usage v#1 (Current mem = 1188.547M, initial mem = 165.195M) ***


Info (SM2C): Status of key globals:
	 MMMC-by-default flow     : 1
	 Default MMMC objs envvar : 0
	 Data portability         : 0
	 MMMC PV Emulation        : 0
	 MMMC debug               : 0
	 Init_Design flow         : 1


	 CTE SM2C global          : false
	 Reporting view filter    : false
<CMD> floorPlan -d {24.5 24.5 2.8 2.8 2.8 2.8}
**ERROR: Design must be in memory before running "floorPlan"
Design must be in memory before running "floorPlan"
<CMD> setMultiCpuUsage -localCpu 8
<CMD> setDesignMode -process 45
Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 45nm process node.
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_lef_file {/home/cad/VLSI2Lab/Digital/library/gsclib045_tech.lef /home/cad/VLSI2Lab/Digital/library/gsclib045_macro.lef}
<CMD> set init_verilog TOP_m.v
<CMD> set init_mmmc_file TOP.view
<CMD> init_design
- Begin Load MMMC data ... (date=06/13 10:42:39, mem=1188.5M)
- End Load MMMC data ... (date=06/13 10:42:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1188.5M, current mem=1188.5M)
rcworst125 rcbest0
**WARN: (GLOBAL-100):	Global 'timing_disable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.

Loading LEF file /home/cad/VLSI2Lab/Digital/library/gsclib045_tech.lef ...
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PO', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_DIFF', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PSUB', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_PIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NIMP', 
**WARN: (IMPLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_NWELL', 

Loading LEF file /home/cad/VLSI2Lab/Digital/library/gsclib045_macro.lef ...
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Tue Jun 13 10:42:39 2023
viaInitial ends at Tue Jun 13 10:42:39 2023
Loading view definition file from TOP.view
Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading WC timing library /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib.
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 489 cells in slow_vdd1v0.
Library reading multithread flow ended. (File /home/Team14/cds_digital/ALU_Project/PnR/slow_vdd1v0_basicCells.lib)
Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading BC timing library /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib.
Read 489 cells in fast_vdd1v0.
Library reading multithread flow ended. (File /home/Team14/cds_digital/ALU_Project/PnR/fast_vdd1v0_basicCells.lib)
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=2.01min, fe_real=39.15min, fe_mem=1097.1M) ***
- Begin Load netlist data ... (date=06/13 10:42:39, mem=1097.1M)
*** Begin netlist parsing (mem=1097.1M) ***
Created 489 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'TOP_m.v'

*** Memory Usage v#1 (Current mem = 1097.137M, initial mem = 165.195M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1097.1M) ***
- End Load netlist data ... (date=06/13 10:42:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1097.1M, current mem=1097.1M)
Top level cell is TOP.
Hooked 978 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell TOP ...
*** Netlist is unique.
** info: there are 1075 modules.
** info: there are 152 stdCell insts.

*** Memory Usage v#1 (Current mem = 1101.137M, initial mem = 165.195M) ***
*info: set bottom ioPad orient R0
**WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
**WARN: analysis view func@BC_rcbest0.hold not found, use default_view_setup
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Importing multi-corner technology file(s) for preRoute extraction...
gpdk045.tch
Completed (cpu: 0:00:07.0 real: 0:00:07.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: func@WC_rcworst125.setup
    RC-Corner Name        : rcworst125
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1
    RC-Corner PreRoute Clock Cap Factor   : 1
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: 'gpdk045.tch'
 
 Analysis View: func@BC_rcbest0.hold
    RC-Corner Name        : rcbest0
    RC-Corner Index       : 1
    RC-Corner Temperature : 0 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1
    RC-Corner PreRoute Clock Cap Factor   : 1
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner Technology file: 'gpdk045.tch'
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file 'TOP_m.sdc' ...
Current (total cpu=0:02:08, real=0:39:17, peak res=685.5M, current mem=1256.3M)
TOP
Number of path exceptions in the constraint file = 2
Number of paths exceptions after getting compressed = 2
INFO (CTE): Constraints read successfully.
WARNING (CTE-25): Line: 9, 10 of File TOP_m.sdc : Skipped unsupported command: set_units


Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=693.7M, current mem=1266.1M)
Current (total cpu=0:02:08, real=0:39:17, peak res=693.7M, current mem=1266.1M)
Total number of combinational cells: 327
Total number of sequential cells: 152
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX6 BUFX8
Total number of usable buffers: 8
List of unusable buffers: CLKBUFX2 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
Total number of unusable buffers: 8
List of usable inverters: INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
Total number of usable inverters: 10
List of unusable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
Total number of identified unusable delay cells: 8
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> deleteEmptyModule
Current (total cpu=0:02:08, real=0:39:17, peak res=693.7M, current mem=1255.9M)
TOP
Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=695.9M, current mem=1265.6M)
Current (total cpu=0:02:08, real=0:39:17, peak res=695.9M, current mem=1265.6M)
<CMD> checkUnique
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst *
<CMD> globalNetConnect VDD -type tiehi -inst *
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst *
<CMD> globalNetConnect VSS -type tielo -inst *
func
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setDontUse BUF* false
**WARN: (IMPOPT-3058):	Cell slow_vdd1v0/BUFX8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
<CMD> setDontUse INV* false
**WARN: (IMPOPT-3058):	Cell slow_vdd1v0/INVXL already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
<CMD> set_dont_touch [get_lib_cells "*/BUF* */INV* " ] false
<CMD> set enc_save_portable_design 1
<CMD> saveDesign dbs/import.enc -compress
- Begin Save netlist data ... (date=06/13 10:42:47, mem=1265.6M)
Writing Binary DB to dbs/import.enc.dat.tmp/TOP.v.bin ...
- End Save netlist data ... (date=06/13 10:42:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1781.6M, current mem=1781.6M)
- Begin Save AAE data ... (date=06/13 10:42:47, mem=1781.6M)
Saving AAE Data ...
- End Save AAE data ... (date=06/13 10:42:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1781.6M, current mem=1781.6M)
- Begin Save clock tree data ... (date=06/13 10:42:47, mem=1781.6M)
- End Save clock tree data ... (date=06/13 10:42:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1781.6M, current mem=1781.6M)
Saving preference file dbs/import.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
- Begin Save floorplan data ... (date=06/13 10:42:47, mem=1781.6M)
Saving floorplan file ...
- End Save floorplan data ... (date=06/13 10:42:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1781.6M, current mem=1781.6M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
- Begin Save placement data ... (date=06/13 10:42:47, mem=1781.6M)
Saving placement file ...
- End Save placement data ... (date=06/13 10:42:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1781.6M, current mem=1781.6M)
- Begin Save routing data ... (date=06/13 10:42:47, mem=1781.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1781.6M) ***
- End Save routing data ... (date=06/13 10:42:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1781.6M, current mem=1781.6M)
Saving property file dbs/import.enc.dat.tmp/TOP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1781.6M) ***
- Begin Save power constraints data ... (date=06/13 10:42:47, mem=1781.6M)
- End Save power constraints data ... (date=06/13 10:42:47, total cpu=0:00:00.0, real=0:00:00.0, peak res=1781.6M, current mem=1781.6M)
Saving preRoute extracted patterns in file 'dbs/import.enc.dat.tmp/TOP.techData.gz' ...
No integration constraint in the design.
rcworst125 rcbest0
rcworst125 rcbest0
rcworst125 rcbest0
rcworst125 rcbest0
rcworst125 rcbest0
Generated self-contained design import.enc.dat.tmp
<CMD> saveNetlist ./generated_netlist/import.v
Writing Netlist "./generated_netlist/import.v" ...
<CMD> fit
<CMD> floorPlan -d {26 26 3 3 3 3}
**WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 3.040000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-4026):	Adjusting core to 'Top' to 3.040000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> loadIoFile TOP_IO.io
Reading IO assignment file "TOP_IO.io" ...
**WARN: (IMPFP-669):	IO pin "O[4]" not found.
<CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal9 bottom Metal9 left Metal8 right Metal8} -width {top 0.8 bottom 0.8 left 0.8 right 0.8} -spacing {top 0.5 bottom 0.5 left 0.5 right 0.5} -offset {top 0 bottom 0 left 0 right 0} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
#- Begin addRing (date=06/13 11:01:39, mem=1268.6M)

Ring generation is complete; vias are now being generated.
The power planner created 8 wires.
#- End addRing (date=06/13 11:01:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1268.6M, current mem=1268.6M)
<CMD> addStripe -nets {VDD VSS} -layer Metal9 -direction horizontal -width 0.4 -spacing 0.3 -number_of_sets 5 -start_from bottom -start_offset 0.5 -stop_offset 0.5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
#- Begin addStripe (date=06/13 11:01:39, mem=1268.6M)
**WARN: (IMPPP-4063):	Multi-CPU is set to 4 in addStripe.  When the number of CPU in setMultiCpuUsage is more than 4, addStripe gets worse runtime caused by data exchange and other time consuming operations

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
**WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of setMultiCpuUsage in addStripe.
Stripe generation is complete; vias are now being generated.
The power planner created 10 wires.
#- End addStripe (date=06/13 11:01:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1268.6M, current mem=1268.6M)
<CMD> addStripe -nets {VDD VSS} -layer Metal8 -direction vertical -width 0.4 -spacing 0.3 -number_of_sets 5 -start_from left -start_offset 0.5 -stop_offset 0.5 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal11 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal11 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None
#- Begin addStripe (date=06/13 11:01:39, mem=1268.6M)
**WARN: (IMPPP-4063):	Multi-CPU is set to 4 in addStripe.  When the number of CPU in setMultiCpuUsage is more than 4, addStripe gets worse runtime caused by data exchange and other time consuming operations

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
**WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ingore the setting of setMultiCpuUsage in addStripe.
Stripe generation is complete; vias are now being generated.
The power planner created 10 wires.
#- End addStripe (date=06/13 11:01:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1268.6M, current mem=1268.6M)
<CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal8(8) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal8(8) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal8(8) }
#- Begin sroute (date=06/13 11:01:39, mem=1268.6M)
*** Begin SPECIAL ROUTE on Tue Jun 13 11:01:40 2023 ***
SPECIAL ROUTE ran on directory: /home/Team14/cds_digital/ALU_Project/PnR
SPECIAL ROUTE ran on machine: CadenceServer3.localdomain (Linux 2.6.32-642.el6.x86_64 Xeon 2.40Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VDD VSS"
routeSpecial set to true
srouteBlockPin set to "useLef"
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectConverterPin set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 8
srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 8
srouteTopTargetLayerLimit set to 8
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1979.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table is found in the design, so the same information from the technology file will be ignored.
Read in 24 layers, 11 routing layers, 1 overlap layer
Read in 2 nondefault rules, 0 used
Read in 583 macros, 31 used
Read in 31 components
  31 core components: 31 unplaced, 0 placed, 0 fixed
Read in 21 physical pins
  21 physical pins: 0 unplaced, 21 placed, 0 fixed
Read in 21 nets
Read in 2 special nets, 2 routed
Read in 83 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 24
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 12
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1983.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 137 via definition ...
 Updating DB with 21 io pins ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Tue Jun 13 11:01:40 2023
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Tue Jun 13 11:01:40 2023

sroute post-processing starts at Tue Jun 13 11:01:40 2023
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Tue Jun 13 11:01:40 2023
#- End sroute (date=06/13 11:01:40, total cpu=0:00:00.6, real=0:00:01.0, peak res=1271.9M, current mem=1271.9M)
<CMD> saveDesign dbs/floorpower.enc -compress
- Begin Save netlist data ... (date=06/13 11:01:40, mem=1271.9M)
Writing Binary DB to dbs/floorpower.enc.dat.tmp/TOP.v.bin ...
- End Save netlist data ... (date=06/13 11:01:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1785.9M, current mem=1785.9M)
- Begin Save AAE data ... (date=06/13 11:01:40, mem=1785.9M)
Saving AAE Data ...
- End Save AAE data ... (date=06/13 11:01:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1785.9M, current mem=1785.9M)
- Begin Save clock tree data ... (date=06/13 11:01:40, mem=1785.9M)
- End Save clock tree data ... (date=06/13 11:01:40, total cpu=0:00:00.0, real=0:00:01.0, peak res=1785.9M, current mem=1785.9M)
Saving preference file dbs/floorpower.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
- Begin Save floorplan data ... (date=06/13 11:01:41, mem=1785.9M)
Saving floorplan file ...
- End Save floorplan data ... (date=06/13 11:01:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1785.9M, current mem=1785.9M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
- Begin Save placement data ... (date=06/13 11:01:41, mem=1785.9M)
Saving placement file ...
- End Save placement data ... (date=06/13 11:01:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1785.9M, current mem=1785.9M)
- Begin Save routing data ... (date=06/13 11:01:41, mem=1785.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1785.9M) ***
- End Save routing data ... (date=06/13 11:01:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1785.9M, current mem=1785.9M)
Saving property file dbs/floorpower.enc.dat.tmp/TOP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1785.9M) ***
- Begin Save power constraints data ... (date=06/13 11:01:41, mem=1785.9M)
- End Save power constraints data ... (date=06/13 11:01:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1785.9M, current mem=1785.9M)
Saving preRoute extracted patterns in file 'dbs/floorpower.enc.dat.tmp/TOP.techData.gz' ...
No integration constraint in the design.
rcworst125 rcbest0
rcworst125 rcbest0
rcworst125 rcbest0
rcworst125 rcbest0
rcworst125 rcbest0
Generated self-contained design floorpower.enc.dat.tmp
<CMD> fit
<CMD> checkPinAssignment
#- Begin checkPinAssignment (date=06/13 11:03:23, mem=1270.7M)
Checking pins of top cell TOP ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
TOP         |     0 |     21 |      0 |      21 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |     21 |      0 |      21 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
#- End checkPinAssignment (date=06/13 11:03:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1270.7M, current mem=1270.7M)
<CMD> verify_PG_short
 *** Starting VERIFY PG SHORT(MEM: 1270.7) ***

  VERIFY PG SHORT ...... Initializing
  VERIFY PG SHORT ...... Deleting Existing Violations
  VERIFY PG SHORT ...... Creating Sub-Areas
                  ...... bin size: 1920
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
  VERIFY PG SHORT ...... SubArea : 1 of 1
  VERIFY PG SHORT ...... Short:  0 Viols.
  Verification Complete : 0 Short Viols.

**********End: VERIFY PG SHORT**********
 *** verify PG short (CPU: 0:00:00.1  MEM: 173.4M)

<CMD> verifyPowerVia

******** Start: VERIFY POWER VIA ********
Start Time: Tue Jun 13 11:04:32 2023

Check all 2 Power/Ground nets
*** Checking Net VDD
*** Checking Net VSS
Actually Checked 2 Power/Ground nets with physical connectivity

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Tue Jun 13 11:04:32 2023
******** End: VERIFY POWER VIA ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.004M)

<CMD> all_constraint_modes -active
func
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setDontUse BUF* false
**WARN: (IMPOPT-3058):	Cell slow_vdd1v0/BUFX8 already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
<CMD> setDontUse INV* false
**WARN: (IMPOPT-3058):	Cell slow_vdd1v0/INVXL already has a dont_use attribute false.
Type 'man IMPOPT-3058' for more detail.
<CMD> set_dont_touch [get_lib_cells "*/BUF* */INV* " ] false
<CMD> timeDesign -prePlace
Multithreaded Timing Analysis is initialized with 8 threads

Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Total number of fetched objects 168
End delay calculation. (MEM=2059.93 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:03:24 mem=2059.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.117  |   N/A   |  3.117  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

Density: 0.000%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 0.82 sec
Total Real time: 1.0 sec
Total Memory Usage: 1554.472656 Mbytes
<CMD> setTrialRouteMode -highEffort true -minRouteLayer 1 -maxRouteLayer 5
<CMD> setOptMode -effort high
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
**INFO: user set opt options
setOptMode -effort high
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.0) ***
Deleted 0 physical inst  (cell - / prefix -).
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=152 (0 fixed + 152 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=168 #term=588 #term/net=3.50, #fixedIo=21, #floatIo=0, #fixedPin=0, #floatPin=21
stdCell: 152 single + 0 double + 0 multi
Total standard cell length = 0.1490 (mm), area = 0.0003 (mm^2)
Estimated cell power/ground rail width = 0.160 um
Average module density = 0.695.
Density for the design = 0.695.
       = stdcell_area 745 sites (255 um^2) / alloc_area 1072 sites (367 um^2).
Pin Density = 0.5345.
            = total # of pins 588 / total area 1100.
Enabling multi-CPU acceleration with 8 CPU(s) for placement
=== lastAutoLevel = 5 
Total number of fetched objects 168
End delay calculation. (MEM=2026.01 CPU=0:00:00.0 REAL=0:00:00.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.429e+02 (3.25e+02 2.17e+02)
              Est.  stn bbox = 5.920e+02 (3.55e+02 2.37e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2106.0M
Iteration  2: Total net bbox = 5.429e+02 (3.25e+02 2.17e+02)
              Est.  stn bbox = 5.920e+02 (3.55e+02 2.37e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2106.0M
Total number of fetched objects 168
End delay calculation. (MEM=2125.12 CPU=0:00:00.0 REAL=0:00:00.0)
Iteration  3: Total net bbox = 4.990e+02 (2.98e+02 2.01e+02)
              Est.  stn bbox = 5.500e+02 (3.28e+02 2.22e+02)
              cpu = 0:00:01.1 real = 0:00:00.0 mem = 2433.2M
Iteration  4: Total net bbox = 1.170e+03 (5.64e+02 6.06e+02)
              Est.  stn bbox = 1.284e+03 (6.20e+02 6.64e+02)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 2433.2M
Iteration  5: Total net bbox = 1.170e+03 (5.64e+02 6.06e+02)
              Est.  stn bbox = 1.284e+03 (6.20e+02 6.64e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2433.2M
Iteration  6: Total net bbox = 1.178e+03 (5.73e+02 6.05e+02)
              Est.  stn bbox = 1.292e+03 (6.29e+02 6.63e+02)
              cpu = 0:00:01.2 real = 0:00:02.0 mem = 2337.2M
Finished Global Placement (cpu=0:00:01.2, real=0:00:02.0, mem=2337.2M)
Info: 0 clock gating cells identified, 0 (on average) moved
TOP
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:03:26 mem=1605.6M) ***
Total net bbox length = 1.178e+03 (5.730e+02 6.048e+02) (ext = 1.888e+02)
Move report: Detail placement moves 152 insts, mean move: 1.04 um, max move: 2.81 um
	Max move on inst (alu_inst/g3710): (8.20, 12.69) --> (10.40, 13.30)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1605.6MB
Summary Report:
Instances move: 152 (out of 152 movable)
Instances flipped: 0
Mean displacement: 1.04 um
Max displacement: 2.81 um (Instance: alu_inst/g3710) (8.201, 12.6905) -> (10.4, 13.3)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Total net bbox length = 1.260e+03 (6.020e+02 6.575e+02) (ext = 1.869e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1605.6MB
*** Finished refinePlace (0:03:26 mem=1605.6M) ***
*** Finished Initial Placement (cpu=0:00:02.2, real=0:00:03.0, mem=1605.6M) ***
congRepair running 8 threads
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 5
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=672 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=168  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 168 
[NR-eGR] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 168 net(s) in layer range [2, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.316700e+03um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 567
[NR-eGR] Layer2(Metal2)(V) length: 6.068950e+02um, number of vias: 827
[NR-eGR] Layer3(Metal3)(H) length: 6.869100e+02um, number of vias: 91
[NR-eGR] Layer4(Metal4)(V) length: 1.982050e+02um, number of vias: 26
[NR-eGR] Layer5(Metal5)(H) length: 4.800000e+01um, number of vias: 0
[NR-eGR] Total length: 1.540010e+03um, number of vias: 1511
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
**placeDesign ... cpu = 0: 0: 2, real = 0: 0: 3, mem = 1605.6M **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell BUFX2, site CoreSiteDouble.
	Cell FSWNX1, site CoreSiteDouble.
	Cell FSWX1, site CoreSiteDouble.
	Cell HSWDNX1, site CoreSiteDouble.
	Cell HSWDX1, site CoreSiteDouble.
	Cell HSWNX1, site CoreSiteDouble.
	Cell HSWX1, site CoreSiteDouble.
	Cell ISOHLDX1_OFF, site CoreSiteDouble.
	Cell ISOHX1_OFF, site CoreSiteDouble.
	Cell ISOLX1_OFF, site CoreSiteDouble.
	Cell ISONLX1_OFF, site CoreSiteDouble.
	Cell LSHLX1_FROM, site CoreSiteDouble.
	Cell LSHL_ISOH_X1_FROM_OFF, site CoreSiteDouble.
	Cell LSHL_ISOL_X1_FROM_OFF, site CoreSiteDouble.
	Cell LSHL_ISONH_X1_FROM_OFF, site CoreSiteDouble.
	Cell LSHL_ISONL_X1_FROM_OFF, site CoreSiteDouble.
	Cell LSLHX1_FROM, site CoreSiteDouble.
	Cell LSLHX1_TO, site CoreSiteDouble.
	Cell LSLH_ISOH_X1_FROM_OFF, site CoreSiteDouble.
	Cell LSLH_ISOH_X1_TO_ON, site CoreSiteDouble.
	...
	Reporting only the 20 first cells found...
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1617.6M, totSessionCpu=0:03:27 **
setTrialRouteMode -highEffort true -maxRouteLayer 5 -minRouteLayer 1
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1617.6M)
Extraction called for design 'TOP' of instances=152 and nets=170 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1609.578M)
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Total number of fetched objects 168
End delay calculation. (MEM=2202.04 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:03:28 mem=2202.0M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  2.735  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   15    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      3 (28)      |   -0.034   |      3 (28)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 67.727%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1778.5M, totSessionCpu=0:03:28 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 1778.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1778.5M) ***
The useful skew maximum allowed delay is: 0.3
Info: 1 clock net  excluded from IPO operation.
*info: There are 7 candidate Buffer cells
*info: There are 10 candidate Inverter cells

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    67.73%|        -|   0.100|   0.000|   0:00:00.0| 2559.4M|
|    67.73%|        -|   0.100|   0.000|   0:00:00.0| 2559.4M|
+----------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2559.4M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     7   |    38   |     0   |      0  |     0   |     0   |     0   |     0   | 2.73 |          0|          0|          0|  67.73  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 2.85 |          5|          0|          4|  71.73  |   0:00:00.0|    2582.0M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 2.85 |          0|          0|          0|  71.73  |   0:00:00.0|    2582.0M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2582.0M) ***

End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1859.4M, totSessionCpu=0:03:30 **
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+----------+------------+--------+------------------------+---------+----------------------+
|  WNS   |  TNS   | Density  |    Real    |  Mem   |       Worst View       |Pathgroup|      End Point       |
+--------+--------+----------+------------+--------+------------------------+---------+----------------------+
|   0.000|   0.000|    71.73%|   0:00:00.0| 2631.4M|func@WC_rcworst125.setup|       NA| NA                   |
+--------+--------+----------+------------+--------+------------------------+---------+----------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2631.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2631.4M) ***
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
End: GigaOpt Global Optimization

Active setup views:
 func@WC_rcworst125.setup
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 71.73
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    71.73%|        -|   0.000|   0.000|   0:00:00.0| 2615.1M|
|    71.73%|        0|   0.000|   0.000|   0:00:00.0| 2615.1M|
|    70.64%|        2|   0.000|   0.000|   0:00:00.0| 2615.1M|
|    69.82%|        1|   0.000|   0.000|   0:00:00.0| 2615.1M|
|    69.82%|        0|   0.000|   0.000|   0:00:00.0| 2615.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.82
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:01.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1892.55M, totSessionCpu=0:03:32).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.016
real setup target slack: 0.016
[NR-eGR] Started earlyGlobalRoute kernel
[NR-eGR] Initial Peak syMemory usage = 1892.6 MB
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 1
[NR-eGR] maxRouteLayer          : 5
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has single uniform track structure
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=972 numPGBlocks=792 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=171  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 171 
[NR-eGR] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=380  L2=400  L3=380  L4=400  L5=380
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 171 net(s) in layer range [1, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.321830e+03um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] End Peak syMemory usage = 1892.6 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.00 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:03:33 mem=1892.6M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Iteration  6: Total net bbox = 1.266e+03 (6.34e+02 6.32e+02)
              Est.  stn bbox = 1.390e+03 (6.97e+02 6.93e+02)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2180.6M
Iteration  7: Total net bbox = 1.286e+03 (6.37e+02 6.50e+02)
              Est.  stn bbox = 1.408e+03 (6.99e+02 7.10e+02)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2180.6M
Move report: Timing Driven Placement moves 154 insts, mean move: 4.05 um, max move: 12.51 um
	Max move on inst (alu_inst/FE_OFC0_n_40): (15.80, 4.75) --> (5.00, 3.04)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1892.0MB
Move report: Detail placement moves 39 insts, mean move: 0.93 um, max move: 2.80 um
	Max move on inst (alu_inst/g3673): (17.20, 20.14) --> (14.40, 20.14)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1892.0MB
Summary Report:
Instances move: 154 (out of 155 movable)
Instances flipped: 0
Mean displacement: 4.04 um
Max displacement: 12.51 um (Instance: alu_inst/FE_OFC0_n_40) (15.8, 4.75) -> (5, 3.04)
	Length: 6 sites, height: 1 rows, site name: CoreSite, cell type: BUFX3
Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 1892.0MB
*** Finished refinePlace (0:03:34 mem=1892.0M) ***
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 5
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=672 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=171  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 171 
[NR-eGR] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 171 net(s) in layer range [2, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.412460e+03um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 573
[NR-eGR] Layer2(Metal2)(V) length: 6.578880e+02um, number of vias: 843
[NR-eGR] Layer3(Metal3)(H) length: 7.549100e+02um, number of vias: 91
[NR-eGR] Layer4(Metal4)(V) length: 2.077895e+02um, number of vias: 2
[NR-eGR] Layer5(Metal5)(H) length: 2.600000e+00um, number of vias: 0
[NR-eGR] Total length: 1.623188e+03um, number of vias: 1509
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1810.1M)
Extraction called for design 'TOP' of instances=155 and nets=173 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1810.074M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:07, real = 0:00:06, mem = 1810.1M, totSessionCpu=0:03:34 **
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Total number of fetched objects 171
End delay calculation. (MEM=2259.62 CPU=0:00:00.0 REAL=0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.82
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    69.82%|        -|   0.000|   0.000|   0:00:00.0| 2594.5M|
|    69.82%|        0|   0.000|   0.000|   0:00:00.0| 2594.5M|
|    69.82%|        0|   0.000|   0.000|   0:00:00.0| 2594.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.82
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
*** Starting refinePlace (0:03:34 mem=2594.5M) ***
Total net bbox length = 1.325e+03 (6.314e+02 6.934e+02) (ext = 1.607e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2594.5MB
Summary Report:
Instances move: 0 (out of 155 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.325e+03 (6.314e+02 6.934e+02) (ext = 1.607e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2594.5MB
*** Finished refinePlace (0:03:34 mem=2594.5M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2594.5M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2594.5M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=1870.43M, totSessionCpu=0:03:34).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 5
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=672 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=171  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 171 
[NR-eGR] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 171 net(s) in layer range [2, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.412460e+03um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 573
[NR-eGR] Layer2(Metal2)(V) length: 6.578880e+02um, number of vias: 843
[NR-eGR] Layer3(Metal3)(H) length: 7.549100e+02um, number of vias: 91
[NR-eGR] Layer4(Metal4)(V) length: 2.077895e+02um, number of vias: 2
[NR-eGR] Layer5(Metal5)(H) length: 2.600000e+00um, number of vias: 0
[NR-eGR] Total length: 1.623188e+03um, number of vias: 1509
[NR-eGR] End Peak syMemory usage = 1800.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
Extraction called for design 'TOP' of instances=155 and nets=173 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1800.770M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Total number of fetched objects 171
End delay calculation. (MEM=2305.52 CPU=0:00:00.0 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     2   |     4   |     0   |      0  |     0   |     0   |     0   |     0   | 2.81 |          0|          0|          0|  69.82  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 2.80 |          0|          0|          2|  72.36  |   0:00:00.0|    2602.7M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 2.80 |          0|          0|          0|  72.36  |   0:00:00.0|    2602.7M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2602.7M) ***

*** Starting refinePlace (0:03:35 mem=2602.7M) ***
Total net bbox length = 1.326e+03 (6.344e+02 6.919e+02) (ext = 1.607e+02)
Move report: Detail placement moves 3 insts, mean move: 1.47 um, max move: 1.71 um
	Max move on inst (alu_inst/g3689): (15.80, 8.17) --> (15.80, 9.88)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2602.7MB
Summary Report:
Instances move: 3 (out of 155 movable)
Instances flipped: 0
Mean displacement: 1.47 um
Max displacement: 1.71 um (Instance: alu_inst/g3689) (15.8, 8.17) -> (15.8, 9.88)
	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
Total net bbox length = 1.329e+03 (6.365e+02 6.924e+02) (ext = 1.622e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2602.7MB
*** Finished refinePlace (0:03:35 mem=2602.7M) ***
*** maximum move = 1.71 um ***
*** Finished re-routing un-routed nets (2602.7M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2602.7M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2395.3M)
Compute RC Scale Done ...
doiPBLastSyncSlave
Extraction called for design 'TOP' of instances=155 and nets=173 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1800.758M)
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Total number of fetched objects 171
End delay calculation. (MEM=2304.78 CPU=0:00:00.0 REAL=0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:08, real = 0:00:07, mem = 1855.9M, totSessionCpu=0:03:35 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.795  |   N/A   |  2.795  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.364%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:07, mem = 1863.9M, totSessionCpu=0:03:35 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
*** Free Virtual Timing Model ...(mem=1863.9M)
**place_opt_design ... cpu = 0:00:11, real = 0:00:11, mem = 1820.4M **
*** Finished GigaPlace ***
<CMD> saveDesign dbs/placeopt.enc -compress
- Begin Save netlist data ... (date=06/13 11:05:16, mem=1820.4M)
Writing Binary DB to dbs/placeopt.enc.dat/TOP.v.bin ...
- End Save netlist data ... (date=06/13 11:05:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=2334.4M, current mem=2334.4M)
- Begin Save AAE data ... (date=06/13 11:05:16, mem=2334.4M)
Saving AAE Data ...
- End Save AAE data ... (date=06/13 11:05:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=2334.4M, current mem=2334.4M)
- Begin Save clock tree data ... (date=06/13 11:05:16, mem=2334.4M)
- End Save clock tree data ... (date=06/13 11:05:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=2334.4M, current mem=2334.4M)
Saving preference file dbs/placeopt.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
- Begin Save floorplan data ... (date=06/13 11:05:16, mem=2334.4M)
Saving floorplan file ...
- End Save floorplan data ... (date=06/13 11:05:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=2334.4M, current mem=2334.4M)
Saving Drc markers ...
... 21 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
- Begin Save placement data ... (date=06/13 11:05:16, mem=2334.4M)
Saving placement file ...
- End Save placement data ... (date=06/13 11:05:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=2334.4M, current mem=2334.4M)
- Begin Save routing data ... (date=06/13 11:05:16, mem=2334.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2334.4M) ***
- End Save routing data ... (date=06/13 11:05:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=2334.4M, current mem=2334.4M)
Saving property file dbs/placeopt.enc.dat/TOP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2334.4M) ***
- Begin Save power constraints data ... (date=06/13 11:05:16, mem=2334.4M)
- End Save power constraints data ... (date=06/13 11:05:16, total cpu=0:00:00.0, real=0:00:00.0, peak res=2334.4M, current mem=2334.4M)
Saving rc congestion map dbs/placeopt.enc.dat/TOP.congmap.gz ...
Saving preRoute extracted patterns in file 'dbs/placeopt.enc.dat/TOP.techData.gz' ...
No integration constraint in the design.
rcworst125 rcbest0
rcworst125 rcbest0
rcworst125 rcbest0
rcworst125 rcbest0
rcworst125 rcbest0
Generated self-contained design placeopt.enc.dat
<CMD> fit
<CMD> fit
<CMD> saveDesign placement.enc
- Begin Save netlist data ... (date=06/13 11:07:09, mem=1815.6M)
Writing Binary DB to placement.enc.dat/TOP.v.bin ...
- End Save netlist data ... (date=06/13 11:07:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=2331.6M, current mem=2331.6M)
- Begin Save AAE data ... (date=06/13 11:07:09, mem=2331.6M)
Saving AAE Data ...
- End Save AAE data ... (date=06/13 11:07:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=2331.6M, current mem=2331.6M)
- Begin Save clock tree data ... (date=06/13 11:07:09, mem=2331.6M)
- End Save clock tree data ... (date=06/13 11:07:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=2331.6M, current mem=2331.6M)
Saving preference file placement.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
- Begin Save floorplan data ... (date=06/13 11:07:09, mem=2331.6M)
Saving floorplan file ...
- End Save floorplan data ... (date=06/13 11:07:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=2331.6M, current mem=2331.6M)
Saving Drc markers ...
... 21 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
- Begin Save placement data ... (date=06/13 11:07:09, mem=2331.6M)
Saving placement file ...
- End Save placement data ... (date=06/13 11:07:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=2331.6M, current mem=2331.6M)
- Begin Save routing data ... (date=06/13 11:07:09, mem=2331.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2331.6M) ***
- End Save routing data ... (date=06/13 11:07:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=2331.6M, current mem=2331.6M)
Saving property file placement.enc.dat/TOP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2331.6M) ***
- Begin Save power constraints data ... (date=06/13 11:07:09, mem=2331.6M)
- End Save power constraints data ... (date=06/13 11:07:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=2331.6M, current mem=2331.6M)
Saving rc congestion map placement.enc.dat/TOP.congmap.gz ...
Saving preRoute extracted patterns in file 'placement.enc.dat/TOP.techData.gz' ...
No integration constraint in the design.
rcworst125 rcbest0
rcworst125 rcbest0
rcworst125 rcbest0
rcworst125 rcbest0
rcworst125 rcbest0
Generated self-contained design placement.enc.dat
invalid command name "clear_drc"
invalid command name "cleaDrc"
<CMD> clearDrc
<CMD> clearDrc
<CMD> report_constraint -drv_violation_type max_capacitance -all_violators

Check type : max_capacitance
---------------------------
 No Violations found
<CMD> report_constraint -drv_violation_type max_transition -all_violators

Check type : max_transition
---------------------------
 No Violations found
<CMD> report_constraint -drv_violation_type max_fanout -all_violators

Check type : max_fanout
---------------------------
 No Violations found
<CMD_INTERNAL> reportPower

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1238.35MB/1238.35MB)

Begin Processing Timing Window Data for Power Calculation

func_clk(200MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1238.48MB/1238.48MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1238.52MB/1238.52MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Jun-13 11:17:09 (2023-Jun-13 05:17:09 GMT)
2023-Jun-13 11:17:09 (2023-Jun-13 05:17:09 GMT): 10%
2023-Jun-13 11:17:09 (2023-Jun-13 05:17:09 GMT): 20%
2023-Jun-13 11:17:09 (2023-Jun-13 05:17:09 GMT): 30%
2023-Jun-13 11:17:09 (2023-Jun-13 05:17:09 GMT): 40%
2023-Jun-13 11:17:09 (2023-Jun-13 05:17:09 GMT): 50%
2023-Jun-13 11:17:09 (2023-Jun-13 05:17:09 GMT): 60%
2023-Jun-13 11:17:09 (2023-Jun-13 05:17:09 GMT): 70%
2023-Jun-13 11:17:09 (2023-Jun-13 05:17:09 GMT): 80%
2023-Jun-13 11:17:09 (2023-Jun-13 05:17:09 GMT): 90%

Finished Levelizing
2023-Jun-13 11:17:09 (2023-Jun-13 05:17:09 GMT)

Starting Activity Propagation
2023-Jun-13 11:17:09 (2023-Jun-13 05:17:09 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Jun-13 11:17:10 (2023-Jun-13 05:17:10 GMT): 10%
2023-Jun-13 11:17:10 (2023-Jun-13 05:17:10 GMT): 20%
2023-Jun-13 11:17:10 (2023-Jun-13 05:17:10 GMT): 30%

Finished Activity Propagation
2023-Jun-13 11:17:10 (2023-Jun-13 05:17:10 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1238.78MB/1238.78MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Jun-13 11:17:10 (2023-Jun-13 05:17:10 GMT)
2023-Jun-13 11:17:10 (2023-Jun-13 05:17:10 GMT): 10%
2023-Jun-13 11:17:10 (2023-Jun-13 05:17:10 GMT): 20%
2023-Jun-13 11:17:10 (2023-Jun-13 05:17:10 GMT): 30%
2023-Jun-13 11:17:10 (2023-Jun-13 05:17:10 GMT): 40%
2023-Jun-13 11:17:10 (2023-Jun-13 05:17:10 GMT): 50%
2023-Jun-13 11:17:10 (2023-Jun-13 05:17:10 GMT): 60%
2023-Jun-13 11:17:10 (2023-Jun-13 05:17:10 GMT): 70%
2023-Jun-13 11:17:10 (2023-Jun-13 05:17:10 GMT): 80%
2023-Jun-13 11:17:10 (2023-Jun-13 05:17:10 GMT): 90%

Finished Calculating power
2023-Jun-13 11:17:10 (2023-Jun-13 05:17:10 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1273.28MB/1273.28MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1273.31MB/1273.31MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1273.33MB/1273.33MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 16.10-p004_1 (64bit) 05/12/2016 14:48 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Jun-13 11:17:10 (2023-Jun-13 05:17:10 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: TOP
*
*	Liberty Libraries used:
*	        func@WC_rcworst125.setup: slow_vdd1v0_basicCells.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00764617 	   69.9951%
Total Switching Power:       0.00327115 	   29.9450%
Total Leakage Power:         0.00000654 	    0.0599%
Total Power:                 0.01092386
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.003345   8.995e-05   6.647e-07    0.003436       31.45
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                   0.004301    0.003181    5.88e-06    0.007488       68.55
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                           0.007646    0.003271   6.545e-06     0.01092         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9   0.007646    0.003271   6.545e-06     0.01092         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         alu_inst/F_reg[3] (DFFRHQX1): 	 0.0007083
* 		Highest Leakage Power:        alu_inst/g36716789 (OAI222X4): 	 2.554e-07
* 		Total Cap: 	2.22329e-13 F
* 		Total instances in design:   155
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1273.54MB/1273.54MB)

<CMD> timeDesign -preCTS
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1867.0M)
Extraction called for design 'TOP' of instances=155 and nets=173 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1866.988M)
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Total number of fetched objects 171
End delay calculation. (MEM=2283.08 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:04:21 mem=2283.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.795  |   N/A   |  2.795  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.364%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.38 sec
Total Real time: 0.0 sec
Total Memory Usage: 1835.207031 Mbytes
<CMD> delete_ccopt_clock_tree_spec
<CMD> delete_ccopt_clock_trees *
No clock trees defined.
<CMD> all_constraint_modes -active
func
<CMD> set_interactive_constraint_modes [all_constraint_modes -active]
<CMD> setDontUse CLKINV* false
<CMD> set_dont_touch [get_lib_cells " */CLKINV* " ] false
<CMD> create_ccopt_clock_tree_spec -file ./scripts/clock.spec
Creating clock tree spec for modes (timing configs): func
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure...
Analyzing clock structure done.
** NOTE: Created directory path './scripts' for file './scripts/clock.spec'.
Wrote: ./scripts/clock.spec
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> create_ccopt_clock_tree -name func_clk -source clk -no_skew_group
Extracting original clock gating for func_clk...
  clock_tree func_clk contains 5 sinks and 0 clock gates.
  Extraction for func_clk complete.
Extracting original clock gating for func_clk done.
<CMD> set_ccopt_property clock_period -pin clk 5
<CMD> create_ccopt_skew_group -name func_clk/func -sources clk -auto_sinks
<CMD> set_ccopt_property include_source_latency -skew_group func_clk/func true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group func_clk/func func_clk
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group func_clk/func func
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group func_clk/func {WC_rcworst125.setup BC_rcbest0.hold}
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> ccopt_design -cts
(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Begin checking placement ... (start mem=1823.1M, init mem=1823.1M)
*info: Placed = 155           
*info: Unplaced = 0           
Placement Density:72.36%(272/376)
Placement Density (including fixed std cells):72.36%(272/376)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1823.1M)
Innovus will update I/O latencies
All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 5
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=672 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eGR] Read numTotalNets=171  numIgnoredNets=0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 171 
[NR-eGR] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 171 net(s) in layer range [2, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.415880e+03um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 573
[NR-eGR] Layer2(Metal2)(V) length: 6.536275e+02um, number of vias: 836
[NR-eGR] Layer3(Metal3)(H) length: 7.471100e+02um, number of vias: 102
[NR-eGR] Layer4(Metal4)(V) length: 2.134950e+02um, number of vias: 9
[NR-eGR] Layer5(Metal5)(H) length: 2.360000e+01um, number of vias: 0
[NR-eGR] Total length: 1.637832e+03um, number of vias: 1520
[NR-eGR] End Peak syMemory usage = 1775.8 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.02 seconds
Validating CTS configuration...
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree func_clk:
  Non-default CCOpt properties for clock tree func_clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
**WARN: (IMPCCOPT-2311):	There is a mis-match between drive-strength and cell-area based ordering for cell type 'inverter'. This can result in unexpected clock area gains in some designs. Check the cell selection and consider setting property 'inverter_cells'. See 'report_ccopt_clock_tree_cells -prebalance' for more info.
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     BUFX4 BUFX3 
    Inverters:   INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
    Clock gates: TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 676.780um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
  Rebuilding timing graph...
  Rebuilding timing graph done.
  For timing_corner WC_rcworst125.setup:setup, late:
    Slew time target (leaf):    0.086ns
    Slew time target (trunk):   0.086ns
    Slew time target (top):     0.086ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.096ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 90.961um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:BUFX4, fastest_considered_half_corner=WC_rcworst125.setup:setup.late, optimalDrivingDistance=90.961um, saturatedSlew=0.075ns, speed=698.089um per ns, cellArea=26.319um^2 per 1000um}
    Inverter  : {lib_cell:CLKINVX3, fastest_considered_half_corner=WC_rcworst125.setup:setup.late, optimalDrivingDistance=59.187um, saturatedSlew=0.073ns, speed=841.920um per ns, cellArea=28.891um^2 per 1000um}
    Clock gate: {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=WC_rcworst125.setup:setup.late, optimalDrivingDistance=345.000um, saturatedSlew=0.079ns, speed=1022.222um per ns, cellArea=43.617um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by BUFX4/Y using a timing arc from cell BUFX4
  Info: CCOpt is analyzing the delay of a net driven by INVX3/Y using a timing arc from cell INVX3
  Info: CCOpt is analyzing the delay of a net driven by TLATNTSCAX20/ECK using a timing arc from cell TLATNTSCAX20
  Clock tree balancer configuration for skew_group func_clk/func:
    Sources:                     pin clk
    Total number of sinks:       5
    Delay constrained sinks:     5
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC_rcworst125.setup:setup.late:
    Skew target:                 0.096ns
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer      Via Cell      Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2      M2_M1_VH      6.600    0.014    0.092    false
  M2-M3      M3_M2_HV      6.600    0.014    0.091    false
  M3-M4      M4_M3_VH      6.600    0.014    0.091    false
  M4-M5      M5_M4_HV      6.600    0.014    0.090    false
  M5-M6      M6_M5_HV      6.600    0.014    0.092    false
  M6-M7      M7_M6_VH      6.600    0.014    0.094    false
  M7-M8      M8_M7_HV      6.600    0.014    0.095    false
  M8-M9      M9_M8_VH      0.280    0.042    0.012    false
  M9-M10     M10_M9_HV     0.280    0.111    0.031    false
  M10-M11    M11_M10_VH    0.060    0.087    0.005    false
  ----------------------------------------------------------------
  
  No ideal nets found in the clock tree
Validating CTS configuration done.
Adding exclusion drivers (these will be instances of the smallest area library cells).
No exclusion drivers are needed.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
Synthesizing clock trees...
  Merging duplicate siblings in DAG...
    Resynthesising clock tree into netlist...
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree func_clk...
      Creating channel graph for ccopt_3_11...
      Creating channel graph for ccopt_3_11 done.
      Creating channel graph for ccopt_3_4_available_3_11...
      Creating channel graph for ccopt_3_4_available_3_11 done.
      Rebuilding timing graph...
      Rebuilding timing graph done.
    Clustering clock_tree func_clk done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    Legalizing clock trees...
      Resynthesising clock tree into netlist...
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:04:25 mem=1904.0M) ***
Total net bbox length = 1.329e+03 (6.365e+02 6.924e+02) (ext = 1.622e+02)
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1904.0MB
Summary Report:
Instances move: 0 (out of 155 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.329e+03 (6.365e+02 6.924e+02) (ext = 1.622e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1904.0MB
*** Finished refinePlace (0:04:25 mem=1904.0M) ***
      Disconnecting clock tree from netlist...
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph...
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
        (empty table)
      --------------------------------
      
      
      Clock tree legalization - There are no Movements:
      =================================================
      
      ---------------------------------------------
      Movement (um)    Desired     Achieved    Node
                       location    location    
      ---------------------------------------------
        (empty table)
      ---------------------------------------------
      
    Legalizing clock trees done.
    
    Post-Clustering Statistics Report
    =================================
    
    Clustering-Point Fanout Statistics:
    
    ----------------------------------------------------------------------------
    Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
                         Fanout    Fanout    Fanout    Fanout       Distribution
    ----------------------------------------------------------------------------
      (empty table)
    ----------------------------------------------------------------------------
    
    Clustering Failure Statistics:
    
    --------------------------------
    Net Type    Clusters    Clusters
                Tried       Failed
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
    Clock DAG net violations after 'Clustering': none
    Clock DAG transition distribution after 'Clustering':
      Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
    Skew group summary after 'Clustering':
      skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Clustering done.
  Resynthesising clock tree into netlist...
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'TOP' of instances=155 and nets=173 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1838.785M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock DAG stats After congestion update:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
  Clock DAG net violations After congestion update: none
  Clock DAG transition distribution After congestion update:
    Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
  Skew group summary After congestion update:
    skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG transition distribution after 'Fixing clock tree slew time and max cap violations':
      Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG transition distribution after 'Removing unnecessary root buffering':
      Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing unnecessary root buffering done.
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG transition distribution after 'Removing unconstrained drivers':
      Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
    Skew group summary after 'Removing unconstrained drivers':
      skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing unconstrained drivers done.
  Equalizing net lengths...
    Clock DAG stats after 'Equalizing net lengths':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
    Clock DAG net violations after 'Equalizing net lengths': none
    Clock DAG transition distribution after 'Equalizing net lengths':
      Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
    Skew group summary after 'Equalizing net lengths':
      skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Equalizing net lengths done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG transition distribution after 'Reducing insertion delay 1':
      Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
    Skew group summary after 'Reducing insertion delay 1':
      skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 2 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 2
  Reducing insertion delay 1 done.
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG transition distribution after 'Removing longest path buffering':
      Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
    Skew group summary after 'Removing longest path buffering':
      skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Removing longest path buffering done.
  Reducing insertion delay 2...
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG transition distribution after 'Reducing insertion delay 2':
      Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
    Skew group summary after 'Reducing insertion delay 2':
      skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing insertion delay 2 done.
  Reducing clock tree power 1...
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG transition distribution after 'Reducing clock tree power 1':
      Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
    Skew group summary after 'Reducing clock tree power 1':
      skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 1 done.
  Reducing clock tree power 2...
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG transition distribution after 'Reducing clock tree power 2':
      Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
    Skew group summary after 'Reducing clock tree power 2':
      skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 2 done.
  Approximately balancing fragments step...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
**ERROR: (IMPCCOPT-3092):	Couldn't load external LP solver library. Error returned:
  libCDSCoinUtils.so: cannot open shared object file: No such file or directory
  libCoinUtils.so: cannot open shared object file: No such file or directory
  libCDSClp.so: cannot open shared object file: No such file or directory
  libClp.so: cannot open shared object file: No such file or directory.
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 16
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 256
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 4.1e+03
    Resolving skew group constraints done.
    Approximately balancing fragments...
      Approximately balancing fragments bottom up...
        bottom up balancing: 
        bottom up balancing: .
        bottom up balancing: ..
        bottom up balancing: ...
        bottom up balancing: ... 20% 
        bottom up balancing: ... 20% .
        bottom up balancing: ... 20% ..
        bottom up balancing: ... 20% ...
        bottom up balancing: ... 20% ... 40% 
        bottom up balancing: ... 20% ... 40% .
        bottom up balancing: ... 20% ... 40% ..
        bottom up balancing: ... 20% ... 40% ...
        bottom up balancing: ... 20% ... 40% ... 60% 
        bottom up balancing: ... 20% ... 40% ... 60% .
        bottom up balancing: ... 20% ... 40% ... 60% ..
        bottom up balancing: ... 20% ... 40% ... 60% ...
        bottom up balancing: ... 20% ... 40% ... 60% ... 80% 
        bottom up balancing: ... 20% ... 40% ... 60% ... 80% .
        bottom up balancing: ... 20% ... 40% ... 60% ... 80% ..
        bottom up balancing: ... 20% ... 40% ... 60% ... 80% ...
        bottom up balancing: ... 20% ... 40% ... 60% ... 80% ... 100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG transition distribution after 'Approximately balancing fragments bottom up':
          Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
        Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
        Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
      Approximately balancing fragments bottom up done.
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG transition distribution after 'Approximately balancing fragments step':
      Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG transition distribution after Approximately balancing fragments:
    Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
  Skew group summary after Approximately balancing fragments:
    skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG transition distribution after 'Improving fragments clock skew':
      Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
    Skew group summary after 'Improving fragments clock skew':
      skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving fragments clock skew done.
  Approximately balancing step...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 16
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 256
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 4.1e+03
    Resolving skew group constraints done.
    Approximately balancing...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG transition distribution after 'Approximately balancing step':
      Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
    Skew group summary after 'Approximately balancing step':
      skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing step done.
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG transition distribution after 'Approximately balancing paths':
      Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
    Skew group summary after 'Approximately balancing paths':
      skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Approximately balancing paths done.
  Resynthesising clock tree into netlist...
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree...
    Routing unrouted datapath nets connected to clock instances...
      Routed 0 unrouted datapath nets connected to clock instances
    Routing unrouted datapath nets connected to clock instances done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'TOP' of instances=155 and nets=173 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1838.785M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist...
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph...
  Rebuilding timing graph done.
  Clock DAG stats After congestion update:
    cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
  Clock DAG net violations After congestion update: none
  Clock DAG transition distribution After congestion update:
    Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
  Skew group summary After congestion update:
    skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG transition distribution after 'Improving clock skew':
      Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
    Skew group summary after 'Improving clock skew':
      skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Improving clock skew done.
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=0.001pF fall=0.001pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=30.352um, total=30.352um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG transition distribution after 'Reducing clock tree power 3':
      Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
    Skew group summary after 'Reducing clock tree power 3':
      skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer calls during this step: 0 succeeded with DRC/Color checks: 0 succeeded without DRC/Color checks: 0
  Reducing clock tree power 3 done.
  Total capacitance is (rise=0.003pF fall=0.003pF), of which (rise=0.002pF fall=0.002pF) is wire, and (rise=0.001pF fall=0.001pF) is gate.
  Legalizer releasing space for clock trees...
  Legalizer releasing space for clock trees done.
  Updating netlist...
    Setting non-default rules before calling refine place.

*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:04:26 mem=1838.8M) ***
Total net bbox length = 1.329e+03 (6.365e+02 6.924e+02) (ext = 1.622e+02)
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1838.8MB
Summary Report:
Instances move: 0 (out of 150 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.329e+03 (6.365e+02 6.924e+02) (ext = 1.622e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1838.8MB
*** Finished refinePlace (0:04:26 mem=1838.8M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:04:26 mem=1838.8M) ***
Total net bbox length = 1.329e+03 (6.365e+02 6.924e+02) (ext = 1.622e+02)
Density distribution unevenness ratio = 0.000%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1838.8MB
Summary Report:
Instances move: 0 (out of 155 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.329e+03 (6.365e+02 6.924e+02) (ext = 1.622e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1838.8MB
*** Finished refinePlace (0:04:26 mem=1838.8M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*
    Rebuilding timing graph...
    Rebuilding timing graph done.
    Clock implementation routing...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
  Non-clock:   170 (unrouted=0, trialRouted=170, noStatus=0, routed=0, fixed=0)
(Not counting 2 nets with <2 term connections)
      Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'TOP' of instances=155 and nets=173 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1905.559M)
      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 1 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 1 nets.
  Preferred NanoRoute mode settings: Current
setNanoRouteMode -grouteExpTdStdDelay 16 -routeBottomRoutingLayer 1 -routeTopRoutingLayer 5
      Clock detailed routing...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeBottomRoutingLayer 1
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeTopRoutingLayer 5
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Jun 13 11:19:22 2023
#
#WARNING (NRDB-728) PIN CK in CELL_VIEW SRDFFRQX1 does not have antenna diff area.
#NanoRoute Version 16.10-p004_1 NR160506-1445/16_10-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 171 nets.
# Metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
# Metal2       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal4       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal5       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal6       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal7       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal8       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal9       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal10      V   Track-Pitch = 0.500    Line-2-Via Pitch = 0.420
# Metal11      H   Track-Pitch = 0.475    Line-2-Via Pitch = 0.430
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.190.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1328.62 (MB), peak = 1592.65 (MB)
#Merging special wires using 8 threads...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Tue Jun 13 11:19:23 2023
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Jun 13 11:19:23 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         137           0          81    50.62%
#  Metal 2        V         130           0          81     0.00%
#  Metal 3        H         137           0          81     0.00%
#  Metal 4        V         130           0          81     0.00%
#  Metal 5        H         137           0          81     0.00%
#  --------------------------------------------------------------
#  Total                    671       0.00%         405    10.12%
#
#  1 nets (0.58%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1329.05 (MB), peak = 1592.65 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1329.63 (MB), peak = 1592.65 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1329.71 (MB), peak = 1592.65 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of selected nets for routing = 1.
#Total number of unselected nets (but routable) for routing = 170 (skipped).
#Total number of nets in the design = 173.
#
#170 skipped nets do not have any wires.
#1 routable net has only global wires.
#1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1               0  
#------------------------------------------------
#        Total                  1               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  1             170  
#------------------------------------------------
#        Total                  1             170  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 26 um.
#Total half perimeter of net bounding box = 29 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 0 um.
#Total wire length on LAYER Metal3 = 6 um.
#Total wire length on LAYER Metal4 = 20 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 16
#Up-Via Summary (total 16):
#           
#-----------------------
#  Metal 1            5
#  Metal 2            5
#  Metal 3            6
#-----------------------
#                    16 
#
#Total number of involved priority nets 1
#Maximum src to sink distance for priority net 28.5
#Average of max src_to_sink distance for priority net 28.5
#Average of ave src_to_sink distance for priority net 20.5
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1333.57 (MB), peak = 1592.65 (MB)
#
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1329.77 (MB), peak = 1592.65 (MB)
#Start Track Assignment.
#Done with 1 horizontal wires in 1 hboxes and 5 vertical wires in 1 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
#layer  (wire length)   (overlap)        (long ovlp) 
#----------------------------------------------------
#M1 	      0.00 	  0.00%  	  0.00%
#M2 	      0.00 	  0.00%  	  0.00%
#M3 	      6.11 	  0.00%  	  0.00%
#M4 	     20.54 	  0.00%  	  0.00%
#M5 	      0.00 	  0.00%  	  0.00%
#----------------------------------------------------
#All 	     26.65  	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 27 um.
#Total half perimeter of net bounding box = 29 um.
#Total wire length on LAYER Metal1 = 1 um.
#Total wire length on LAYER Metal2 = 0 um.
#Total wire length on LAYER Metal3 = 6 um.
#Total wire length on LAYER Metal4 = 20 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 16
#Up-Via Summary (total 16):
#           
#-----------------------
#  Metal 1            5
#  Metal 2            5
#  Metal 3            6
#-----------------------
#                    16 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1335.00 (MB), peak = 1592.65 (MB)
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:01
#Increased memory = 15.61 (MB)
#Total memory = 1335.01 (MB)
#Peak memory = 1592.65 (MB)
#Using multithreading with 8 threads.
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1374.88 (MB), peak = 1592.65 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1375.21 (MB), peak = 1592.65 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 33 um.
#Total half perimeter of net bounding box = 29 um.
#Total wire length on LAYER Metal1 = 0 um.
#Total wire length on LAYER Metal2 = 0 um.
#Total wire length on LAYER Metal3 = 11 um.
#Total wire length on LAYER Metal4 = 22 um.
#Total wire length on LAYER Metal5 = 0 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 18
#Up-Via Summary (total 18):
#           
#-----------------------
#  Metal 1            5
#  Metal 2            5
#  Metal 3            8
#-----------------------
#                    18 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.78 (MB)
#Total memory = 1337.80 (MB)
#Peak memory = 1592.65 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.80 (MB)
#Total memory = 1337.81 (MB)
#Peak memory = 1592.65 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:01
#Increased memory = 44.62 (MB)
#Total memory = 1333.52 (MB)
#Peak memory = 1592.65 (MB)
#Number of warnings = 2
#Total number of warnings = 2
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Jun 13 11:19:23 2023
#
      Clock detailed routing done.
Checking guided vs. routed lengths for 1 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
       30.000      35.000            1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below       0.000            1
       0.000      1.000            0
      -------------------------------------
      
Set FIXED routing status on 1 net(s)
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
  Non-clock:   170 (unrouted=170, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 2 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOpt: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 5
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=672 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 1  numPreroutedWires = 21
[NR-eGR] Read numTotalNets=171  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 170 
[NR-eGR] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=480  L2=600  L3=600  L4=600  L5=600
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 170 net(s) in layer range [2, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.385100e+03um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 573
[NR-eGR] Layer2(Metal2)(V) length: 6.298025e+02um, number of vias: 847
[NR-eGR] Layer3(Metal3)(H) length: 7.488100e+02um, number of vias: 105
[NR-eGR] Layer4(Metal4)(V) length: 2.325150e+02um, number of vias: 9
[NR-eGR] Layer5(Metal5)(H) length: 2.360000e+01um, number of vias: 0
[NR-eGR] Total length: 1.634728e+03um, number of vias: 1534
End of congRepair (cpu=0:00:00.0, real=0:00:00.0)

CCOpt: Done with congestion repair using flow wrapper.

Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
  Non-clock:   170 (unrouted=0, trialRouted=170, noStatus=0, routed=0, fixed=0)
(Not counting 2 nets with <2 term connections)
    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'TOP' of instances=155 and nets=173 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1879.328M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph...
    Rebuilding timing graph done.
There was no routing performed, so no routing correlation information will be displayed.
    
    Routing Correlation Report
    ==========================
    
    No data available
    
    
    Clock DAG stats after routing clock trees:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=32.910um, total=32.910um
    Clock DAG net violations after routing clock trees: none
    Clock DAG transition distribution after routing clock trees:
      Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
    Skew group summary after routing clock trees:
      skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Legalizer reserving space for clock trees...
    Legalizer reserving space for clock trees done.
    PostConditioning...
      Update timing...
        Updating timing graph...
          
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Total number of fetched objects 171
End delay calculation. (MEM=2388.1 CPU=0:00:00.0 REAL=0:00:00.0)
        Updating timing graph done.
        Updating latch analysis...
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing and buffering
      
      Currently running CTS, using active skew data
      Rebuilding timing graph...
      Rebuilding timing graph done.
      Clock DAG stats PostConditioning before bufferablility reset:
        cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=32.910um, total=32.910um
      Clock DAG net violations PostConditioning before bufferablility reset: none
      Clock DAG transition distribution PostConditioning before bufferablility reset:
        Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=32.910um, total=32.910um
      Clock DAG net violations PostConditioning initial state: none
      Clock DAG transition distribution PostConditioning initial state:
        Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
      Recomputing CTS skew targets...
        Resolving skew group constraints...
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 16
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 256
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 4.1e+03
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs...
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            0          0
        ------------------------------
        Total       -              0
        ------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
        Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=32.910um, total=32.910um
        Clock DAG net violations PostConditioning after DRV fixing: none
        Clock DAG transition distribution PostConditioning after DRV fixing:
          Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
        Skew group summary PostConditioning after DRV fixing:
          skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
      Fixing DRVs done.
      Buffering to fix DRVs...
        Rebuffering to fix clock tree DRVs: 
        Rebuffering to fix clock tree DRVs: .
        Rebuffering to fix clock tree DRVs: ..
        Rebuffering to fix clock tree DRVs: ...
        Rebuffering to fix clock tree DRVs: ... 20% 
        Rebuffering to fix clock tree DRVs: ... 20% .
        Rebuffering to fix clock tree DRVs: ... 20% ..
        Rebuffering to fix clock tree DRVs: ... 20% ...
        Rebuffering to fix clock tree DRVs: ... 20% ... 40% 
        Rebuffering to fix clock tree DRVs: ... 20% ... 40% .
        Rebuffering to fix clock tree DRVs: ... 20% ... 40% ..
        Rebuffering to fix clock tree DRVs: ... 20% ... 40% ...
        Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% 
        Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% .
        Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ..
        Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ...
        Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Rebuffering to fix clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, cannot run: 0, attempted: 0, failed: 0, buffered: 0
        Clock DAG stats PostConditioning after re-buffering DRV fixing:
          cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=32.910um, total=32.910um
        Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
        Clock DAG transition distribution PostConditioning after re-buffering DRV fixing:
          Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
        Skew group summary PostConditioning after re-buffering DRV fixing:
          skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
      Buffering to fix DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -----
      Cause
      -----
        (empty table)
      -----
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes...
      Reconnecting optimized routes done.
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unneccessary.
      Set dirty flag on 0 insts, 0 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'TOP' of instances=155 and nets=173 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1863.449M)
      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph...
      Rebuilding timing graph done.
      Clock DAG stats PostConditioning final:
        cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=32.910um, total=32.910um
      Clock DAG net violations PostConditioning final: none
      Clock DAG transition distribution PostConditioning final:
        Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
    PostConditioning done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
  Non-clock:   170 (unrouted=0, trialRouted=170, noStatus=0, routed=0, fixed=0)
(Not counting 2 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=32.910um, total=32.910um
    Clock DAG net violations after post-conditioning: none
    Clock DAG transition distribution after post-conditioning:
      Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
    Skew group summary after post-conditioning:
      skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -----------------------------------------------------------
  Cell type                     Count    Area     Capacitance
  -----------------------------------------------------------
  Buffers                         0      0.000       0.000
  Inverters                       0      0.000       0.000
  Integrated Clock Gates          0      0.000       0.000
  Non-Integrated Clock Gates      0      0.000       0.000
  Clock Logic                     0      0.000       0.000
  All                             0      0.000       0.000
  -----------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top         0.000
  Trunk       0.000
  Leaf       32.910
  Total      32.910
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.000    0.000    0.000
  Leaf     0.001    0.002    0.003
  Total    0.001    0.002    0.003
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
    5      0.001     0.000       0.000      0.000    0.000
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG transition distribution at end of CTS:
  ================================================
  
  ----------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution     Violations
                                                                           Under Target     
  ----------------------------------------------------------------------------------------------------
  Leaf        0.086       1       0.004       0.000      0.004    0.004    {1 < 0.017ns}        -
  ----------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                       Skew Group       Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC_rcworst125.setup:setup.late    func_clk/func    0.000     0.000     0.000       0.096         0.000           0.000           0.000        0.000     100% {0.000, 0.000, 0.000}
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables...
Connecting clock gate test enables done.
Innovus updating I/O latencies
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Total number of fetched objects 171
Total number of fetched objects 171
End delay calculation. (MEM=2399.16 CPU=0:00:00.0 REAL=0:00:00.0)
	Current asserted source latency: 0
	Executing: set_clock_latency -source -early -max -rise -0.0001 [get_pins clk]
	Current asserted source latency: 0
	Executing: set_clock_latency -source -late -max -rise -0.0001 [get_pins clk]
	Current asserted source latency: 0
	Executing: set_clock_latency -source -early -max -fall -0.000100017 [get_pins clk]
	Current asserted source latency: 0
	Executing: set_clock_latency -source -late -max -fall -0.000100017 [get_pins clk]
Setting all clocks to propagated mode.
func
Resetting all latency settings from fanout cone of clock 'func_clk'
Resetting all latency settings from fanout cone of clock 'func_clk'
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
  cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
  sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.002pF, total=0.002pF
  wire lengths     : top=0.000um, trunk=0.000um, leaf=32.910um, total=32.910um
Clock DAG net violations after update timingGraph: none
Clock DAG transition distribution after update timingGraph:
  Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
Skew group summary after update timingGraph:
  skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
Set place::cacheFPlanSiteMark to 0
**ccopt_design ... cpu = 0:00:05, real = 0:00:03, mem = 1856.8M, totSessionCpu=0:04:29 **
<CMD> optDesign -postCTS
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell BUFX2, site CoreSiteDouble.
	Cell FSWNX1, site CoreSiteDouble.
	Cell FSWX1, site CoreSiteDouble.
	Cell HSWDNX1, site CoreSiteDouble.
	Cell HSWDX1, site CoreSiteDouble.
	Cell HSWNX1, site CoreSiteDouble.
	Cell HSWX1, site CoreSiteDouble.
	Cell ISOHLDX1_OFF, site CoreSiteDouble.
	Cell ISOHX1_OFF, site CoreSiteDouble.
	Cell ISOLX1_OFF, site CoreSiteDouble.
	Cell ISONLX1_OFF, site CoreSiteDouble.
	Cell LSHLX1_FROM, site CoreSiteDouble.
	Cell LSHL_ISOH_X1_FROM_OFF, site CoreSiteDouble.
	Cell LSHL_ISOL_X1_FROM_OFF, site CoreSiteDouble.
	Cell LSHL_ISONH_X1_FROM_OFF, site CoreSiteDouble.
	Cell LSHL_ISONL_X1_FROM_OFF, site CoreSiteDouble.
	Cell LSLHX1_FROM, site CoreSiteDouble.
	Cell LSLHX1_TO, site CoreSiteDouble.
	Cell LSLH_ISOH_X1_FROM_OFF, site CoreSiteDouble.
	Cell LSLH_ISOH_X1_TO_ON, site CoreSiteDouble.
	...
	Reporting only the 20 first cells found...
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1896.8M, totSessionCpu=0:04:30 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -ecoRoute false
Multi-VT timing optimization disabled based on library information.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1896.8M)
Compute RC Scale Done ...
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Total number of fetched objects 171
End delay calculation. (MEM=2360.86 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:04:31 mem=2360.9M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  2.797  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   15    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.364%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1931.4M, totSessionCpu=0:04:31 **
** INFO : this run is activating low effort ccoptDesign flow
*** Starting optimizing excluded clock nets MEM= 1931.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1931.4M) ***
*** Starting optimizing excluded clock nets MEM= 1931.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1931.4M) ***
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack 0.032  TNS Slack 0.000 Density 72.36
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    72.36%|        -|   0.032|   0.000|   0:00:00.0| 2689.9M|
|    72.36%|        0|   0.032|   0.000|   0:00:00.0| 2689.9M|
|    72.36%|        0|   0.032|   0.000|   0:00:00.0| 2689.9M|
|    71.45%|        1|   0.032|   0.000|   0:00:00.0| 2689.9M|
|    70.64%|        1|   0.032|   0.000|   0:00:00.0| 2689.9M|
|    70.64%|        0|   0.032|   0.000|   0:00:00.0| 2689.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.032  TNS Slack 0.000 Density 70.64
** Finished Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:01.0) **
*** Starting refinePlace (0:04:32 mem=2689.9M) ***
Total net bbox length = 1.325e+03 (6.326e+02 6.925e+02) (ext = 1.622e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2689.9MB
Summary Report:
Instances move: 0 (out of 155 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.325e+03 (6.326e+02 6.925e+02) (ext = 1.622e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2689.9MB
*** Finished refinePlace (0:04:32 mem=2689.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2689.9M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2689.9M) ***
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=1963.28M, totSessionCpu=0:04:32).
[NR-eGR] honorMsvRouteConstraint: false
[NR-eGR] honorClockSpecNDR      : 0
[NR-eGR] minRouteLayer          : 2
[NR-eGR] maxRouteLayer          : 5
[NR-eGR] numTracksPerClockWire  : 0
[NR-eGR] Layer1 has no routable track
[NR-eGR] Layer2 has single uniform track structure
[NR-eGR] Layer3 has single uniform track structure
[NR-eGR] Layer4 has single uniform track structure
[NR-eGR] Layer5 has single uniform track structure
[NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=672 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eGR] numPreroutedNet = 1  numPreroutedWires = 21
[NR-eGR] Read numTotalNets=171  numIgnoredNets=1
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id 0. Nets 170 
[NR-eGR] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eGR] Pitch:  L1=240  L2=400  L3=380  L4=400  L5=380
[NR-eGR] Rule id 1. Nets 0 
[NR-eGR] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eGR] Pitch:  L1=480  L2=600  L3=600  L4=600  L5=600
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 170 net(s) in layer range [2, 5]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.383390e+03um
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 573
[NR-eGR] Layer2(Metal2)(V) length: 6.441625e+02um, number of vias: 837
[NR-eGR] Layer3(Metal3)(H) length: 7.468100e+02um, number of vias: 101
[NR-eGR] Layer4(Metal4)(V) length: 2.228350e+02um, number of vias: 9
[NR-eGR] Layer5(Metal5)(H) length: 1.680000e+01um, number of vias: 0
[NR-eGR] Total length: 1.630608e+03um, number of vias: 1520
[NR-eGR] End Peak syMemory usage = 1887.3 MB
[NR-eGR] Early Global Router Kernel+IO runtime : 0.03 seconds
Extraction called for design 'TOP' of instances=155 and nets=173 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1887.344M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Total number of fetched objects 171
End delay calculation. (MEM=2386.57 CPU=0:00:00.0 REAL=0:00:00.0)
Begin: GigaOpt postEco DRV Optimization
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1   |     2   |     0   |      0  |     0   |     0   |     0   |     0   | 2.80 |          0|          0|          0|  70.64  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 2.80 |          0|          0|          1|  72.36  |   0:00:00.0|    2683.8M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | 2.80 |          0|          0|          0|  72.36  |   0:00:00.0|    2683.8M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2683.8M) ***

*** Starting refinePlace (0:04:33 mem=2683.8M) ***
Total net bbox length = 1.329e+03 (6.365e+02 6.924e+02) (ext = 1.622e+02)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2683.8MB
Summary Report:
Instances move: 0 (out of 155 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 1.329e+03 (6.365e+02 6.924e+02) (ext = 1.622e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2683.8MB
*** Finished refinePlace (0:04:33 mem=2683.8M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (2683.8M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2683.8M) ***
End: GigaOpt postEco DRV Optimization
*** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
doiPBLastSyncSlave
Extraction called for design 'TOP' of instances=155 and nets=173 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1888.277M)
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Total number of fetched objects 171
End delay calculation. (MEM=2388.78 CPU=0:00:00.1 REAL=0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 1932.9M, totSessionCpu=0:04:33 **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.800  |   N/A   |  2.800  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.364%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 1940.9M, totSessionCpu=0:04:33 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postCTS -hold
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell BUFX2, site CoreSiteDouble.
	Cell FSWNX1, site CoreSiteDouble.
	Cell FSWX1, site CoreSiteDouble.
	Cell HSWDNX1, site CoreSiteDouble.
	Cell HSWDX1, site CoreSiteDouble.
	Cell HSWNX1, site CoreSiteDouble.
	Cell HSWX1, site CoreSiteDouble.
	Cell ISOHLDX1_OFF, site CoreSiteDouble.
	Cell ISOHX1_OFF, site CoreSiteDouble.
	Cell ISOLX1_OFF, site CoreSiteDouble.
	Cell ISONLX1_OFF, site CoreSiteDouble.
	Cell LSHLX1_FROM, site CoreSiteDouble.
	Cell LSHL_ISOH_X1_FROM_OFF, site CoreSiteDouble.
	Cell LSHL_ISOL_X1_FROM_OFF, site CoreSiteDouble.
	Cell LSHL_ISONH_X1_FROM_OFF, site CoreSiteDouble.
	Cell LSHL_ISONL_X1_FROM_OFF, site CoreSiteDouble.
	Cell LSLHX1_FROM, site CoreSiteDouble.
	Cell LSLHX1_TO, site CoreSiteDouble.
	Cell LSLH_ISOH_X1_FROM_OFF, site CoreSiteDouble.
	Cell LSLH_ISOH_X1_TO_ON, site CoreSiteDouble.
	...
	Reporting only the 20 first cells found...
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1926.5M, totSessionCpu=0:04:34 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1926.5M)
Compute RC Scale Done ...
DLY1X1 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:04:35 mem=2063.5M ***
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
Multithreaded Timing Analysis is initialized with 8 threads

#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC libraries using the default operating condition of each library.
Total number of fetched objects 171
End delay calculation. (MEM=49.8984 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=49.9M)

Active hold views:
 func@BC_rcbest0.hold
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=49.9M ***
Done building hold timer [83 node(s), 85 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=59.9M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:04:35 mem=2063.5M ***
Restoring autoHoldViews:  func@BC_rcbest0.hold

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup
Hold  views included:
 func@BC_rcbest0.hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.800  |   N/A   |  2.800  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -10.008 |   N/A   | -10.008 |
|           TNS (ns):| -50.040 |   N/A   | -50.040 |
|    Violating Paths:|    5    |   N/A   |    5    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 72.364%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------

*Info: minBufDelay = 69.7 ps, libStdDelay = 16.0 ps, minBufSize = 8208000 (6.0)
*Info: worst delay setup view: func@WC_rcworst125.setup
**optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1968.4M, totSessionCpu=0:04:36 **
*info: Run optDesign holdfix with 8 threads.
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.

*** Starting Core Fixing (fixHold) cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:04:36 mem=2660.9M density=72.364% ***

Phase I ......
Executing transform: ECO Safe Resize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0| -10.008|   -50.04|       5|          0|       0(     0)|    72.36%|   0:00:01.0|  2691.0M|
|   1| -10.008|   -50.04|       5|          0|       0(     0)|    72.36%|   0:00:01.0|  2699.0M|
+-----------------------------------------------------------------------------------------------+
Executing transform: AddBuffer + LegalResize
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0| -10.008|   -50.04|       5|          0|       0(     0)|    72.36%|   0:00:01.0|  2699.0M|
|   1|  -9.986|   -49.93|       5|          1|       0(     0)|    73.00%|   0:00:01.0|  2704.5M|
|   2|  -9.964|   -49.82|       5|          1|       0(     0)|    73.64%|   0:00:01.0|  2706.2M|
|   3|  -9.944|   -49.72|       5|          1|       0(     0)|    74.18%|   0:00:01.0|  2708.0M|
|   4|  -9.925|   -49.62|       5|          1|       0(     0)|    74.73%|   0:00:01.0|  2708.0M|
|   5|  -9.906|   -49.53|       5|          1|       0(     0)|    75.27%|   0:00:01.0|  2708.0M|
|   6|  -9.906|   -49.53|       5|          0|       0(     0)|    75.27%|   0:00:01.0|  2708.0M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 5 cells added for Phase I

Phase II ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -9.906|   -49.53|       5|          0|       0(     0)|    75.27%|   0:00:01.0|  2708.0M|
|   1|  -9.906|   -49.53|       5|          0|       0(     0)|    75.27%|   0:00:01.0|  2708.0M|
+-----------------------------------------------------------------------------------------------+

Phase IV ......
Executing transform: AddBuffer
+-----------------------------------------------------------------------------------------------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density  | Real Time  |   Mem   |
+-----------------------------------------------------------------------------------------------+
|   0|  -9.906|   -49.53|       5|          0|       0(     0)|    75.27%|   0:00:01.0|  2708.0M|
|   1|  -9.885|   -49.42|       5|          1|       0(     0)|    75.91%|   0:00:01.0|  2708.0M|
|   2|  -9.863|   -49.32|       5|          1|       0(     0)|    76.55%|   0:00:01.0|  2708.0M|
|   3|  -9.842|   -49.21|       5|          1|       0(     0)|    77.18%|   0:00:01.0|  2709.0M|
|   4|  -9.821|   -49.10|       5|          1|       0(     0)|    77.82%|   0:00:01.0|  2709.0M|
|   5|  -9.799|   -49.00|       5|          1|       0(     0)|    78.45%|   0:00:01.0|  2709.0M|
|   6|  -9.778|   -48.89|       5|          1|       0(     0)|    79.09%|   0:00:01.0|  2709.0M|
|   7|  -9.757|   -48.78|       5|          1|       0(     0)|    79.73%|   0:00:01.0|  2709.0M|
|   8|  -9.736|   -48.68|       5|          1|       0(     0)|    80.36%|   0:00:01.0|  2709.0M|
|   9|  -9.714|   -48.57|       5|          1|       0(     0)|    81.00%|   0:00:01.0|  2709.0M|
|  10|  -9.693|   -48.47|       5|          1|       0(     0)|    81.64%|   0:00:01.0|  2709.0M|
|  11|  -9.672|   -48.36|       5|          1|       0(     0)|    82.27%|   0:00:01.0|  2709.0M|
|  12|  -9.651|   -48.25|       5|          1|       0(     0)|    82.91%|   0:00:01.0|  2709.1M|
|  13|  -9.629|   -48.15|       5|          1|       0(     0)|    83.55%|   0:00:01.0|  2709.1M|
|  14|  -9.608|   -48.04|       5|          1|       0(     0)|    84.18%|   0:00:01.0|  2709.1M|
|  15|  -9.587|   -47.93|       5|          1|       0(     0)|    84.82%|   0:00:02.0|  2709.1M|
|  16|  -9.566|   -47.83|       5|          1|       0(     0)|    85.45%|   0:00:02.0|  2709.1M|
|  17|  -9.544|   -47.72|       5|          1|       0(     0)|    86.09%|   0:00:02.0|  2709.1M|
|  18|  -9.523|   -47.62|       5|          1|       0(     0)|    86.73%|   0:00:02.0|  2709.1M|
|  19|  -9.502|   -47.51|       5|          1|       0(     0)|    87.36%|   0:00:02.0|  2709.1M|
|  20|  -9.481|   -47.40|       5|          1|       0(     0)|    88.00%|   0:00:02.0|  2709.1M|
|  21|  -9.460|   -47.30|       5|          1|       0(     0)|    88.64%|   0:00:02.0|  2709.1M|
|  22|  -9.438|   -47.19|       5|          1|       0(     0)|    89.27%|   0:00:02.0|  2709.1M|
|  23|  -9.417|   -47.09|       5|          1|       0(     0)|    89.91%|   0:00:02.0|  2709.1M|
|  24|  -9.396|   -46.98|       5|          1|       0(     0)|    90.55%|   0:00:02.0|  2709.1M|
|  25|  -9.375|   -46.87|       5|          1|       0(     0)|    91.18%|   0:00:02.0|  2709.1M|
|  26|  -9.353|   -46.77|       5|          1|       0(     0)|    91.82%|   0:00:02.0|  2710.1M|
|  27|  -9.332|   -46.66|       5|          1|       0(     0)|    92.45%|   0:00:02.0|  2710.1M|
|  28|  -9.311|   -46.55|       5|          1|       0(     0)|    93.09%|   0:00:02.0|  2710.1M|
|  29|  -9.290|   -46.45|       5|          1|       0(     0)|    93.73%|   0:00:02.0|  2710.1M|
|  30|  -9.268|   -46.34|       5|          1|       0(     0)|    94.36%|   0:00:02.0|  2710.1M|
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
|  31|  -9.247|   -46.24|       5|          1|       0(     0)|    95.00%|   0:00:02.0|  2710.1M|
+-----------------------------------------------------------------------------------------------+

*info:    Total 31 cells added for Phase IV

*** Finished Core Fixing (fixHold) cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:04:37 mem=2710.1M density=95.000% ***
*info:
*info: Added a total of 36 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            3 cells of type 'BUFX3' used
*info:           33 cells of type 'BUFX4' used
*info:


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 38 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*** Starting refinePlace (0:04:37 mem=2710.1M) ***
Total net bbox length = 1.439e+03 (6.934e+02 7.458e+02) (ext = 1.643e+02)
Density distribution unevenness ratio = 4.402%
Move report: Detail placement moves 159 insts, mean move: 2.68 um, max move: 6.91 um
	Max move on inst (alu_inst/F_reg[0]): (17.60, 3.04) --> (12.40, 4.75)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2710.1MB
Summary Report:
Instances move: 159 (out of 191 movable)
Instances flipped: 0
Mean displacement: 2.68 um
Max displacement: 6.91 um (Instance: alu_inst/F_reg[0]) (17.6, 3.04) -> (12.4, 4.75)
	Length: 18 sites, height: 1 rows, site name: CoreSite, cell type: DFFRHQX1
Total net bbox length = 1.636e+03 (8.581e+02 7.780e+02) (ext = 1.602e+02)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2710.1MB
*** Finished refinePlace (0:04:37 mem=2710.1M) ***
*** maximum move = 6.91 um ***
*** Finished re-routing un-routed nets (2710.1M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2710.1M) ***
*** Finish Post CTS Hold Fixing (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:04:37 mem=2710.1M density=95.000%) ***
*** Steiner Routed Nets: 17.874%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
GigaOpt_HOLD: Recover setup timing after hold fixing
GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: TNS changes after routing: 0.000 -> 0.000 (tnsBump = 0.0)
GigaOpt: Skipping postEco optimization
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
*** Steiner Routed Nets: 17.874%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1978.0M, totSessionCpu=0:04:37 **
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
Multithreaded Timing Analysis is initialized with 8 threads

#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC libraries using the default operating condition of each library.
Total number of fetched objects 207
End delay calculation. (MEM=137.812 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=137.8M)

_______________________________________________________________________

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 
Hold  views included:
 func@BC_rcbest0.hold

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.800  |   N/A   |  2.800  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -9.189  |   N/A   | -9.189  |
|           TNS (ns):| -45.945 |   N/A   | -45.945 |
|    Violating Paths:|    5    |   N/A   |    5    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.000%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1976.0M, totSessionCpu=0:04:37 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> timeDesign -postCTS -outdir ./timingReports/cts/
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1939.1M)
Extraction called for design 'TOP' of instances=191 and nets=209 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1939.105M)
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Total number of fetched objects 207
End delay calculation. (MEM=2362.43 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:04:37 mem=2362.4M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.800  |   N/A   |  2.800  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.000%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports/cts/
Total CPU time: 0.29 sec
Total Real time: 0.0 sec
Total Memory Usage: 1912.554688 Mbytes
<CMD> timeDesign -postCTS -hold -outdir ./timingReports/cts/
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1855.2M)
Extraction called for design 'TOP' of instances=191 and nets=209 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1855.211M)
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 45nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC libraries using the default operating condition of each library.
Total number of fetched objects 207
End delay calculation. (MEM=2354.88 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:04:37 mem=2354.9M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func@BC_rcbest0.hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -9.189  |   N/A   | -9.189  |
|           TNS (ns):| -45.945 |   N/A   | -45.945 |
|    Violating Paths:|    5    |   N/A   |    5    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

Density: 95.000%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports/cts/
Total CPU time: 0.38 sec
Total Real time: 1.0 sec
Total Memory Usage: 1862.476562 Mbytes
<CMD> saveNetlist ./generated_netlist/cts.v
Writing Netlist "./generated_netlist/cts.v" ...
<CMD> set enc_save_portable_design 1
<CMD> saveDesign dbs/cts.enc -compress
- Begin Save netlist data ... (date=06/13 11:19:34, mem=1862.5M)
Writing Binary DB to dbs/cts.enc.dat/TOP.v.bin ...
- End Save netlist data ... (date=06/13 11:19:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=2376.5M, current mem=2376.5M)
- Begin Save AAE data ... (date=06/13 11:19:34, mem=2376.5M)
Saving AAE Data ...
- End Save AAE data ... (date=06/13 11:19:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=2376.5M, current mem=2376.5M)
- Begin Save clock tree data ... (date=06/13 11:19:34, mem=2376.5M)
- End Save clock tree data ... (date=06/13 11:19:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=2376.5M, current mem=2376.5M)
Saving preference file dbs/cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
- Begin Save floorplan data ... (date=06/13 11:19:34, mem=2376.5M)
Saving floorplan file ...
- End Save floorplan data ... (date=06/13 11:19:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=2376.5M, current mem=2376.5M)
Saving Drc markers ...
... No Drc file written since there is no markers found.
- Begin Save placement data ... (date=06/13 11:19:34, mem=2376.5M)
Saving placement file ...
- End Save placement data ... (date=06/13 11:19:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=2376.5M, current mem=2376.5M)
- Begin Save routing data ... (date=06/13 11:19:34, mem=2376.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2376.5M) ***
- End Save routing data ... (date=06/13 11:19:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=2376.5M, current mem=2376.5M)
Saving property file dbs/cts.enc.dat/TOP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2376.5M) ***
- Begin Save power constraints data ... (date=06/13 11:19:34, mem=2376.5M)
- End Save power constraints data ... (date=06/13 11:19:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=2376.5M, current mem=2376.5M)
Saving rc congestion map dbs/cts.enc.dat/TOP.congmap.gz ...
Saving preRoute extracted patterns in file 'dbs/cts.enc.dat/TOP.techData.gz' ...
No integration constraint in the design.
rcworst125 rcbest0
rcworst125 rcbest0
rcworst125 rcbest0
rcworst125 rcbest0
rcworst125 rcbest0
Generated self-contained design cts.enc.dat
<CMD> setDelayCalMode -SIAware true
<CMD> setAnalysisMode -analysisType onChipVariation
<CMD> checkPlace
Begin checking placement ... (start mem=1862.5M, init mem=1862.5M)
*info: Placed = 191           
*info: Unplaced = 0           
Placement Density:95.00%(357/376)
Placement Density (including fixed std cells):95.00%(357/376)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1862.5M)
<CMD> verifyTracks

checkTracks

#Start checkTracks on Tue Jun 13 11:22:26 2023
#
#WARNING (NRDB-728) PIN CK in CELL_VIEW SRDFFRQX1 does not have antenna diff area.
#WARNING (NRIG-101) Net FE_PHN40_reset has the incorrect status on routing segments.
#WARNING (NRIG-101) Net FE_PHN40_reset has the incorrect status on routing segments.
#WARNING (NRIG-101) Net FE_PHN40_reset has the incorrect status on routing segments.
#WARNING (NRIG-101) Net FE_PHN40_reset has the incorrect status on routing segments.
#WARNING (NRIG-101) Net FE_PHN40_reset has the incorrect status on routing segments.
#WARNING (NRIG-101) Net FE_PHN40_reset has the incorrect status on routing segments.
#WARNING (NRIG-101) Net FE_PHN39_reset has the incorrect status on routing segments.
#WARNING (NRIG-101) Net FE_PHN39_reset has the incorrect status on routing segments.
#WARNING (NRIG-101) Net FE_PHN39_reset has the incorrect status on routing segments.
#WARNING (NRIG-101) Net FE_PHN39_reset has the incorrect status on routing segments.
#WARNING (NRIG-101) Net FE_PHN39_reset has the incorrect status on routing segments.
#WARNING (NRIG-101) Net FE_PHN39_reset has the incorrect status on routing segments.
#WARNING (NRIG-101) Net FE_PHN38_reset has the incorrect status on routing segments.
#WARNING (NRIG-101) Net FE_PHN38_reset has the incorrect status on routing segments.
#WARNING (NRIG-101) Net FE_PHN38_reset has the incorrect status on routing segments.
#WARNING (NRIG-101) Net FE_PHN38_reset has the incorrect status on routing segments.
#WARNING (NRIG-101) Net FE_PHN38_reset has the incorrect status on routing segments.
#WARNING (NRIG-101) Net FE_PHN38_reset has the incorrect status on routing segments.
#WARNING (NRIG-101) Net FE_PHN37_reset has the incorrect status on routing segments.
#WARNING (NRIG-101) Net FE_PHN37_reset has the incorrect status on routing segments.
#WARNING (EMS-27) Message (NRIG-101) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-682) Connectivity is broken at PIN CK of INST alu_inst/Cout_reg connects to NET clk at location ( 19.500 14.155 ) on LAYER Metal1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CK of INST alu_inst/F_reg[2] connects to NET clk at location ( 19.500 15.865 ) on LAYER Metal1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CK of INST alu_inst/F_reg[0] connects to NET clk at location ( 17.900 3.895 ) on LAYER Metal1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CK of INST alu_inst/F_reg[1] connects to NET clk at location ( 17.700 9.025 ) on LAYER Metal1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET clk has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#Start checking floorplan tracks ...
#Start checking preferred tracks integrity ...
#Checking preferred tracks integrity done.
#Start checking pin accessing against defined tracks ...
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 207 nets.
# Metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
# Metal2       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal4       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal5       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal6       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal7       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal8       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal9       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal10      V   Track-Pitch = 0.500    Line-2-Via Pitch = 0.420
# Metal11      H   Track-Pitch = 0.475    Line-2-Via Pitch = 0.430
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.190.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 1301.20 (MB), peak = 1592.65 (MB)
#Build pin access layout completely
#
#Total number of pins = 666
#	Total number of on-track standard cell pins (via accessing) = 666 (100.00 percent)
#	Total number of off-track standard cell pins (via accessing) = 0
#Total number of pins blocked by SNET = 0
#Check tracks done and successfully.
#
#checkTracks statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:01
#Increased memory = -8.71 (MB)
#Total memory = 1296.74 (MB)
#Peak memory = 1592.65 (MB)
#Number of warnings = 27
#Total number of warnings = 29
#Number of fails = 0
#Total number of fails = 0
#Complete checkTracks on Tue Jun 13 11:22:27 2023
#
<CMD> setNanoRouteMode -routeWithTimingDriven true
<CMD> setNanoRouteMode -routeBottomRoutingLayer 1
<CMD> setNanoRouteMode -routeTopRoutingLayer 5
<CMD> setAttribute -bottom_preferred_routing_layer 1 -net *
<CMD> setAttribute -top_preferred_routing_layer 7 -net *
<CMD> globalDetailRoute

globalDetailRoute

#setNanoRouteMode -routeBottomRoutingLayer 1
#setNanoRouteMode -routeTopRoutingLayer 5
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Tue Jun 13 11:22:27 2023
#
#Generating timing data, please wait...
#207 total nets, 1 already routed, 1 will ignore in trialRoute
#Dump tif for version 2.1
Total CPU(s) requested: 8
Total CPU(s) enabled with current License(s): 8
Current free CPU(s): 1
No more licenses are available for multi-cpu acceleration.
Total CPU(s) now enabled: 8
Total CPU(s) requested: 8
Total CPU(s) enabled with current License(s): 8
Current free CPU(s): 1
No more licenses are available for multi-cpu acceleration.
Total CPU(s) now enabled: 8
Total number of fetched objects 207
End delay calculation. (MEM=1945.95 CPU=0:00:00.0 REAL=0:00:00.0)
Total CPU(s) requested: 8
Total CPU(s) enabled with current License(s): 8
Current free CPU(s): 1
No more licenses are available for multi-cpu acceleration.
Total CPU(s) now enabled: 8
TOP
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1194.96 (MB), peak = 1592.65 (MB)
#Done generating timing data.
#WARNING (NRDB-682) Connectivity is broken at PIN CK of INST alu_inst/Cout_reg connects to NET clk at location ( 19.500 14.155 ) on LAYER Metal1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CK of INST alu_inst/F_reg[2] connects to NET clk at location ( 19.500 15.865 ) on LAYER Metal1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CK of INST alu_inst/F_reg[0] connects to NET clk at location ( 17.900 3.895 ) on LAYER Metal1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CK of INST alu_inst/F_reg[1] connects to NET clk at location ( 17.700 9.025 ) on LAYER Metal1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET clk has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#Start reading timing information from file .timing_file_97145.tif.gz ...
#Read in timing information for 21 ports, 191 instances from timing file .timing_file_97145.tif.gz.
#NanoRoute Version 16.10-p004_1 NR160506-1445/16_10-UB
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 207 nets.
# Metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
# Metal2       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal4       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal5       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal6       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal7       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal8       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal9       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal10      V   Track-Pitch = 0.500    Line-2-Via Pitch = 0.420
# Metal11      H   Track-Pitch = 0.475    Line-2-Via Pitch = 0.430
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.190.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:00, memory = 1206.25 (MB), peak = 1592.65 (MB)
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 19.740 17.575 ) on Metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 17.540 10.735 ) on Metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CK at ( 12.740 5.605 ) on Metal1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#
#Connectivity extraction summary:
#1 routed nets are extracted.
#    1 (0.48%) extracted nets are partially routed.
#206 (98.56%) nets are without wires.
#2 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 209.
#
#Number of eco nets is 1
#
#Start data preparation...
#
#Data preparation is done on Tue Jun 13 11:22:28 2023
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Jun 13 11:22:28 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H         137           0          81    51.85%
#  Metal 2        V         130           0          81     0.00%
#  Metal 3        H         137           0          81     0.00%
#  Metal 4        V         130           0          81     0.00%
#  Metal 5        H         137           0          81     0.00%
#  --------------------------------------------------------------
#  Total                    671       0.00%         405    10.37%
#
#  1 nets (0.48%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1206.38 (MB), peak = 1592.65 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1207.30 (MB), peak = 1592.65 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1207.37 (MB), peak = 1592.65 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 207.
#Total number of nets in the design = 209.
#
#207 routable nets have only global wires.
#207 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                  1                206               0  
#-------------------------------------------------------------------
#        Total                  1                206               0  
#-------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#Miscellaneous constraints include nets with expansion-ratio, avoid-detour, preferred-bottom-layer or preferred-top-layer etc. attributes
#-------------------------------------------------------------------
#        Rules   Pref Extra Space   Misc Constraints   Unconstrained  
#-------------------------------------------------------------------
#      Default                  1                206               0  
#-------------------------------------------------------------------
#        Total                  1                206               0  
#-------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     14(17.3%)     11(13.6%)      6(7.41%)      3(3.70%)   (42.0%)
#   Metal 3      8(9.88%)      0(0.00%)      0(0.00%)      0(0.00%)   (9.88%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     22(6.01%)     11(3.01%)      6(1.64%)      3(0.82%)   (11.5%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
#  Overflow after GR: 3.92% H + 20.99% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 2032 um.
#Total half perimeter of net bounding box = 1802 um.
#Total wire length on LAYER Metal1 = 88 um.
#Total wire length on LAYER Metal2 = 462 um.
#Total wire length on LAYER Metal3 = 617 um.
#Total wire length on LAYER Metal4 = 565 um.
#Total wire length on LAYER Metal5 = 299 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 1343
#Up-Via Summary (total 1343):
#           
#-----------------------
#  Metal 1          637
#  Metal 2          391
#  Metal 3          223
#  Metal 4           92
#-----------------------
#                  1343 
#
#Max overcon = 8 tracks.
#Total overcon = 11.48%.
#Worst layer Gcell overcon rate = 9.88%.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1211.19 (MB), peak = 1592.65 (MB)
#
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1207.40 (MB), peak = 1592.65 (MB)
#Start Track Assignment.
#Done with 274 horizontal wires in 1 hboxes and 262 vertical wires in 1 hboxes.
#Done with 44 horizontal wires in 1 hboxes and 51 vertical wires in 1 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
#
#Track assignment summary:
#layer  (wire length)   (overlap)        (long ovlp) 
#----------------------------------------------------
#M1 	     86.50 	  0.00%  	  0.00%
#M2 	    454.06 	  1.34%  	  0.00%
#M3 	    578.36 	  0.89%  	  0.00%
#M4 	    511.05 	  0.42%  	  0.00%
#M5 	    294.57 	  0.16%  	  0.00%
#----------------------------------------------------
#All 	   1924.53  	  0.72% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 2167 um.
#Total half perimeter of net bounding box = 1802 um.
#Total wire length on LAYER Metal1 = 205 um.
#Total wire length on LAYER Metal2 = 455 um.
#Total wire length on LAYER Metal3 = 658 um.
#Total wire length on LAYER Metal4 = 538 um.
#Total wire length on LAYER Metal5 = 310 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 1343
#Up-Via Summary (total 1343):
#           
#-----------------------
#  Metal 1          637
#  Metal 2          391
#  Metal 3          223
#  Metal 4           92
#-----------------------
#                  1343 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1212.85 (MB), peak = 1592.65 (MB)
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:00
#Increased memory = 13.26 (MB)
#Total memory = 1212.85 (MB)
#Peak memory = 1592.65 (MB)
#Using multithreading with 8 threads.
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 3
#
#    By Layer and Type :
#	         EOLSpc    Short   Totals
#	Metal1        2        1        3
#	Totals        2        1        3
#160 out of 191 instances need to be verified(marked ipoed).
#    number of violations = 3
#
#    By Layer and Type :
#	         EOLSpc    Short   Totals
#	Metal1        2        1        3
#	Totals        2        1        3
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1280.44 (MB), peak = 1592.65 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1282.12 (MB), peak = 1592.65 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 1778 um.
#Total half perimeter of net bounding box = 1802 um.
#Total wire length on LAYER Metal1 = 14 um.
#Total wire length on LAYER Metal2 = 610 um.
#Total wire length on LAYER Metal3 = 863 um.
#Total wire length on LAYER Metal4 = 252 um.
#Total wire length on LAYER Metal5 = 40 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 1479
#Up-Via Summary (total 1479):
#           
#-----------------------
#  Metal 1          658
#  Metal 2          667
#  Metal 3          139
#  Metal 4           15
#-----------------------
#                  1479 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 5.93 (MB)
#Total memory = 1218.78 (MB)
#Peak memory = 1592.65 (MB)
#
#start routing for process antenna violation fix ...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1220.03 (MB), peak = 1592.65 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 1778 um.
#Total half perimeter of net bounding box = 1802 um.
#Total wire length on LAYER Metal1 = 14 um.
#Total wire length on LAYER Metal2 = 610 um.
#Total wire length on LAYER Metal3 = 863 um.
#Total wire length on LAYER Metal4 = 252 um.
#Total wire length on LAYER Metal5 = 40 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 1479
#Up-Via Summary (total 1479):
#           
#-----------------------
#  Metal 1          658
#  Metal 2          667
#  Metal 3          139
#  Metal 4           15
#-----------------------
#                  1479 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 11.12 (MB)
#Total memory = 1223.97 (MB)
#Peak memory = 1592.65 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:02
#Increased memory = -82.20 (MB)
#Total memory = 1214.54 (MB)
#Peak memory = 1592.65 (MB)
#Number of warnings = 9
#Total number of warnings = 38
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Jun 13 11:22:30 2023
#
<CMD> setExtractRCMode -coupled true -engine postRoute -total_c_th 5 -relative_c_th 0.03 -coupling_c_th 3 -effortLevel medium
<CMD> timeDesign -postRoute
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 207 nets.
# Metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
# Metal2       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal4       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal5       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal6       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal7       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal8       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal9       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal10      V   Track-Pitch = 0.500    Line-2-Via Pitch = 0.420
# Metal11      H   Track-Pitch = 0.475    Line-2-Via Pitch = 0.430
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.190.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1219.09 (MB), peak = 1592.65 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rcworst125 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 (real) 
#Corner rcbest0 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
# Corner(s) : 
#rcworst125 [125.00] 
#rcbest0 [ 0.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 792]
#( rc_model.bin ) does not exist.
#invalid or missing tQuantus model file
#rc model rebuild is required for this corner(s)
#1 rcmodel(s) requires rebuild
#Rebuild RC model file for all corners.
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rcworst125 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 (real) 
#Corner rcbest0 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
# Corner(s) : 
#rcworst125 [125.00] 
#rcbest0 [ 0.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 792]
#( rc_model.bin ) does not exist.
#invalid or missing tQuantus model file
#num_tile=24090 avg_aspect_ratio=2.082489 
#Vertical num_row 55 per_row= 432 halo= 12000 
#hor_num_col = 63 final aspect_ratio= 1.726033
#Build RC corners: cpu time = 00:00:31, elapsed time = 00:00:31, memory = 1504.05 (MB), peak = 1592.65 (MB)
#Using multithreading with 8 threads.
#Length limit = 200 pitches
#opt mode = 2
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Extract using 30 x 30 Hboxes
#Extract 1 hboxes with 8 threads on machine with  Xeon 2.40GHz 20480KB Cache 16CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     2.57 (MB), total memory =  1284.39 (MB), peak memory =  1592.65 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1284.41 (MB), peak = 1592.65 (MB)
#RC Statistics: 866 Res, 409 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.20, Avg V/H Edge Length: 1217.06 (462), Avg L-Edge Length: 7237.62 (302)
#Start writing rcdb into /tmp/innovus_temp_97145_CadenceServer3.localdomain_Team14_O9WiWz/nr97145_SfOX8g.rcdb.d
#Finish writing rcdb with 1075 nodes, 868 edges, and 0 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1276.95 (MB), peak = 1592.65 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_97145_CadenceServer3.localdomain_Team14_O9WiWz/nr97145_SfOX8g.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:35
#Elapsed time = 00:00:36
#Increased memory = 57.97 (MB)
#Total memory = 1277.07 (MB)
#Peak memory = 1592.65 (MB)
#
#0 inserted nodes are removed
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Reading RCDB with compressed RC data.
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 207
AAE_INFO-618: Total number of nets in the design is 209,  97.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2453.59 CPU=0:00:00.1 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_97145_CadenceServer3.localdomain_Team14_O9WiWz/.AAE_ux2SJV/.AAE_97145/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2453.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2453.6M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Analyzed = 207. 
Total number of fetched objects 207
AAE_INFO-618: Total number of nets in the design is 209,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2480.71 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.674  |   N/A   |  2.674  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.000%
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 35.89 sec
Total Real time: 36.0 sec
Total Memory Usage: 2001.402344 Mbytes
Reset AAE Options
<CMD> timeDesign -postRoute -hold
 Reset EOS DB
Ignoring AAE DB Resetting ...
The design is extracted. Skipping tQuantus.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
*** Calculating scaling factor for BC libraries using the default operating condition of each library.
Total number of fetched objects 207
AAE_INFO-618: Total number of nets in the design is 209,  97.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2461.56 CPU=0:00:00.1 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_97145_CadenceServer3.localdomain_Team14_O9WiWz/.AAE_ux2SJV/.AAE_97145/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2461.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2461.6M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View func@BC_rcbest0.hold -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View func@BC_rcbest0.hold -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 207
AAE_INFO-618: Total number of nets in the design is 209,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2488.68 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:05:33 mem=2488.7M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func@BC_rcbest0.hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -9.180  |   N/A   | -9.180  |
|           TNS (ns):| -45.899 |   N/A   | -45.899 |
|    Violating Paths:|    5    |   N/A   |    5    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

Density: 95.000%
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.68 sec
Total Real time: 1.0 sec
Total Memory Usage: 1941.472656 Mbytes
Reset AAE Options
<CMD> setOptMode -effort high
<CMD> setAnalysisMode -checkType setup
<CMD> optDesign -postRoute
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell BUFX2, site CoreSiteDouble.
	Cell FSWNX1, site CoreSiteDouble.
	Cell FSWX1, site CoreSiteDouble.
	Cell HSWDNX1, site CoreSiteDouble.
	Cell HSWDX1, site CoreSiteDouble.
	Cell HSWNX1, site CoreSiteDouble.
	Cell HSWX1, site CoreSiteDouble.
	Cell ISOHLDX1_OFF, site CoreSiteDouble.
	Cell ISOHX1_OFF, site CoreSiteDouble.
	Cell ISOLX1_OFF, site CoreSiteDouble.
	Cell ISONLX1_OFF, site CoreSiteDouble.
	Cell LSHLX1_FROM, site CoreSiteDouble.
	Cell LSHL_ISOH_X1_FROM_OFF, site CoreSiteDouble.
	Cell LSHL_ISOL_X1_FROM_OFF, site CoreSiteDouble.
	Cell LSHL_ISONH_X1_FROM_OFF, site CoreSiteDouble.
	Cell LSHL_ISONL_X1_FROM_OFF, site CoreSiteDouble.
	Cell LSLHX1_FROM, site CoreSiteDouble.
	Cell LSLHX1_TO, site CoreSiteDouble.
	Cell LSLH_ISOH_X1_FROM_OFF, site CoreSiteDouble.
	Cell LSLH_ISOH_X1_TO_ON, site CoreSiteDouble.
	...
	Reporting only the 20 first cells found...
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1979.5M, totSessionCpu=0:05:34 **
#Created 584 library cell signatures
#Created 209 NETS and 0 SPECIALNETS signatures
#Created 191 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1385.15 (MB), peak = 1592.65 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1385.18 (MB), peak = 1592.65 (MB)
Begin checking placement ... (start mem=1979.5M, init mem=1979.5M)
*info: Placed = 191           
*info: Unplaced = 0           
Placement Density:95.00%(357/376)
Placement Density (including fixed std cells):95.00%(357/376)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1979.5M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
The design is extracted. Skipping tQuantus.
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
  Non-clock:   206 (unrouted=0, trialRouted=0, noStatus=0, routed=206, fixed=0)
(Not counting 2 nets with <2 term connections)
PRO...
Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
  Initializing clock structures...
    Creating own balancer
    Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
    Legalizer reserving space for clock trees...
    Legalizer reserving space for clock trees done.
    Non-default CCOpt properties:
    adjacent_rows_legal: 1 (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    clock_nets_detailed_routed: 1 (default: false)
    preferred_extra_space is set for at least one key
    primary_delay_corner: WC_rcworst125.setup (default: )
    pro_enable_post_commit_delay_update: 0 (default: true)
    route_route_guide_record: nanorouter_generated /tmp/innovus_temp_97145_CadenceServer3.localdomain_Team14_O9WiWz/.rgfhmHop9 globalDetailRoute /tmp/innovus_temp_97145_CadenceServer3.localdomain_Team14_O9WiWz/.rgfhmHop9 (default: )
    route_type is set for at least one key
    Rebuilding timing graph...
    Rebuilding timing graph done.
    No ideal nets found in the clock tree
    Reconstructing clock tree datastructures...
      Non-default CCOpt properties:
      adjacent_rows_legal: 1 (default: false)
      allow_non_fterm_identical_swaps: 0 (default: true)
      cell_density is set for at least one key
      clock_nets_detailed_routed: 1 (default: false)
      preferred_extra_space is set for at least one key
      primary_delay_corner: WC_rcworst125.setup (default: )
      pro_enable_post_commit_delay_update: 0 (default: true)
      route_route_guide_record: nanorouter_generated /tmp/innovus_temp_97145_CadenceServer3.localdomain_Team14_O9WiWz/.rgfhmHop9 globalDetailRoute /tmp/innovus_temp_97145_CadenceServer3.localdomain_Team14_O9WiWz/.rgfhmHop9 (default: )
      route_type is set for at least one key
      No ideal nets found in the clock tree
    Reconstructing clock tree datastructures done.
  Initializing clock structures done.
  PRO...
    Invalidating timing
    PRO active optimizations:
     - DRV fixing with cell sizing
    
    Detected clock skew data from CTS
    Clock DAG stats PRO before bufferablility reset:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.003pF, total=0.003pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=40.910um, total=40.910um
    Clock DAG net violations PRO before bufferablility reset: none
    Clock DAG transition distribution PRO before bufferablility reset:
      Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
    Resetting previous bufferability status on all nets so that PRO will attempt to fix all clock tree violations.
    Clock DAG stats PRO initial state:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.003pF, total=0.003pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=40.910um, total=40.910um
    Clock DAG net violations PRO initial state: none
    Clock DAG transition distribution PRO initial state:
      Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
    Skew group summary PRO initial state:
      skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Recomputing CTS skew targets...
      Resolving skew group constraints...
        Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 16
        Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 256
        Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 4.1e+03
      Resolving skew group constraints done.
    Recomputing CTS skew targets done.
    Fixing DRVs...
      Fixing clock tree DRVs: 
      Fixing clock tree DRVs: .
      Fixing clock tree DRVs: ..
      Fixing clock tree DRVs: ...
      Fixing clock tree DRVs: ... 20% 
      Fixing clock tree DRVs: ... 20% .
      Fixing clock tree DRVs: ... 20% ..
      Fixing clock tree DRVs: ... 20% ...
      Fixing clock tree DRVs: ... 20% ... 40% 
      Fixing clock tree DRVs: ... 20% ... 40% .
      Fixing clock tree DRVs: ... 20% ... 40% ..
      Fixing clock tree DRVs: ... 20% ... 40% ...
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
      CCOpt-PRO: considered: 1, tested: 1, violation detected: 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      ------------------------------
      Net Type    Attempted    Sized
      ------------------------------
      top             0          0
      trunk           0          0
      leaf            0          0
      ------------------------------
      Total       -              0
      ------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
      
      Clock DAG stats PRO after DRV fixing:
        cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.003pF, total=0.003pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=40.910um, total=40.910um
      Clock DAG net violations PRO after DRV fixing: none
      Clock DAG transition distribution PRO after DRV fixing:
        Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
      Skew group summary PRO after DRV fixing:
        skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Fixing DRVs done.
    
    Slew Diagnostics: After DRV fixing
    ==================================
    
    Global Causes:
    
    -------------------------------------
    Cause
    -------------------------------------
    DRV fixing with buffering is disabled
    -------------------------------------
    
    Top 5 overslews:
    
    ---------------------------------
    Overslew    Causes    Driving Pin
    ---------------------------------
      (empty table)
    ---------------------------------
    
    Slew Diagnostics Counts:
    
    -------------------
    Cause    Occurences
    -------------------
      (empty table)
    -------------------
    
    Reconnecting optimized routes...
    Reconnecting optimized routes done.
    Set dirty flag on 0 insts, 0 nets
    Rebuilding timing graph...
    Rebuilding timing graph done.
    Clock DAG stats PRO final:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.003pF, total=0.003pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=40.910um, total=40.910um
    Clock DAG net violations PRO final: none
    Clock DAG transition distribution PRO final:
      Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
    Skew group summary PRO final:
      skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
  PRO done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
  Non-clock:   206 (unrouted=0, trialRouted=0, noStatus=0, routed=206, fixed=0)
(Not counting 2 nets with <2 term connections)
PRO done.
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
Multithreaded Timing Analysis is initialized with 8 threads

#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC libraries using the default operating condition of each library.
Glitch Analysis: View func@BC_rcbest0.hold -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View func@BC_rcbest0.hold -- Total Number of Nets Analyzed = 206. 
Total number of fetched objects 207
End delay calculation. (MEM=133.719 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=133.7M)
Done building cte hold timing graph (HoldAware) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=133.7M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
*** Calculating scaling factor for WC libraries using the default operating condition of each library.
Total number of fetched objects 207
AAE_INFO-618: Total number of nets in the design is 209,  97.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2485.82 CPU=0:00:00.1 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_97145_CadenceServer3.localdomain_Team14_O9WiWz/.AAE_ux2SJV/.AAE_97145/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2485.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2485.8M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Analyzed = 207. 
Total number of fetched objects 207
AAE_INFO-618: Total number of nets in the design is 209,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2493.87 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:05:35 mem=2493.9M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.674  |   N/A   |  2.674  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2036.5M, totSessionCpu=0:05:35 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 2103.23M) ...
**INFO: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 2.67 |          0|          0|          0|  95.00  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 2.67 |          0|          0|          0|  95.00  |   0:00:00.0|    2899.8M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2899.8M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 2169.0M, totSessionCpu=0:05:36 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 2169.04M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.03min real=0.02min mem=2169.0M)                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.674  |   N/A   |  2.674  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 2169.0M, totSessionCpu=0:05:36 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
Worst Slack : 214748.365 ns
Total 0 nets layer assigned (0.0).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
Worst Slack : 2.674 ns
Total 0 nets layer assigned (0.0).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.674  |   N/A   |  2.674  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2071.0M, totSessionCpu=0:05:37 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false

globalDetailRoute

#setNanoRouteMode -routeBottomRoutingLayer 1
#setNanoRouteMode -routeTopRoutingLayer 5
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Jun 13 11:23:11 2023
#
#NanoRoute Version 16.10-p004_1 NR160506-1445/16_10-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 207 nets.
# Metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
# Metal2       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal4       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal5       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal6       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal7       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal8       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal9       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal10      V   Track-Pitch = 0.500    Line-2-Via Pitch = 0.420
# Metal11      H   Track-Pitch = 0.475    Line-2-Via Pitch = 0.430
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.190.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1422.96 (MB), peak = 1592.65 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.97 (MB)
#Total memory = 1422.97 (MB)
#Peak memory = 1592.65 (MB)
#Using multithreading with 8 threads.
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1424.12 (MB), peak = 1592.65 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1424.12 (MB), peak = 1592.65 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 1778 um.
#Total half perimeter of net bounding box = 1802 um.
#Total wire length on LAYER Metal1 = 14 um.
#Total wire length on LAYER Metal2 = 610 um.
#Total wire length on LAYER Metal3 = 863 um.
#Total wire length on LAYER Metal4 = 252 um.
#Total wire length on LAYER Metal5 = 40 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 1479
#Up-Via Summary (total 1479):
#           
#-----------------------
#  Metal 1          658
#  Metal 2          667
#  Metal 3          139
#  Metal 4           15
#-----------------------
#                  1479 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1422.97 (MB)
#Peak memory = 1592.65 (MB)
#
#start routing for process antenna violation fix ...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1424.09 (MB), peak = 1592.65 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 1778 um.
#Total half perimeter of net bounding box = 1802 um.
#Total wire length on LAYER Metal1 = 14 um.
#Total wire length on LAYER Metal2 = 610 um.
#Total wire length on LAYER Metal3 = 863 um.
#Total wire length on LAYER Metal4 = 252 um.
#Total wire length on LAYER Metal5 = 40 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 1479
#Up-Via Summary (total 1479):
#           
#-----------------------
#  Metal 1          658
#  Metal 2          667
#  Metal 3          139
#  Metal 4           15
#-----------------------
#                  1479 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Post Route wire spreading..
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Tue Jun 13 11:23:11 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1424.26 (MB), peak = 1592.65 (MB)
#
#Start Post Route Wire Spread.
#Done with 23 horizontal wires in 1 hboxes and 19 vertical wires in 1 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 1795 um.
#Total half perimeter of net bounding box = 1802 um.
#Total wire length on LAYER Metal1 = 14 um.
#Total wire length on LAYER Metal2 = 611 um.
#Total wire length on LAYER Metal3 = 871 um.
#Total wire length on LAYER Metal4 = 259 um.
#Total wire length on LAYER Metal5 = 40 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 1479
#Up-Via Summary (total 1479):
#           
#-----------------------
#  Metal 1          658
#  Metal 2          667
#  Metal 3          139
#  Metal 4           15
#-----------------------
#                  1479 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1428.43 (MB), peak = 1592.65 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 1795 um.
#Total half perimeter of net bounding box = 1802 um.
#Total wire length on LAYER Metal1 = 14 um.
#Total wire length on LAYER Metal2 = 611 um.
#Total wire length on LAYER Metal3 = 871 um.
#Total wire length on LAYER Metal4 = 259 um.
#Total wire length on LAYER Metal5 = 40 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 1479
#Up-Via Summary (total 1479):
#           
#-----------------------
#  Metal 1          658
#  Metal 2          667
#  Metal 3          139
#  Metal 4           15
#-----------------------
#                  1479 
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.01 (MB)
#Total memory = 1422.98 (MB)
#Peak memory = 1592.65 (MB)
#Updating routing design signature
#Created 584 library cell signatures
#Created 209 NETS and 0 SPECIALNETS signatures
#Created 191 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1422.98 (MB), peak = 1592.65 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1423.00 (MB), peak = 1592.65 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.63 (MB)
#Total memory = 1418.52 (MB)
#Peak memory = 1592.65 (MB)
#Number of warnings = 2
#Total number of warnings = 40
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Jun 13 11:23:12 2023
#
**optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 2064.5M, totSessionCpu=0:05:38 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false
Initializing multi-corner resistance tables ...
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 207 nets.
# Metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
# Metal2       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal4       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal5       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal6       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal7       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal8       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal9       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal10      V   Track-Pitch = 0.500    Line-2-Via Pitch = 0.420
# Metal11      H   Track-Pitch = 0.475    Line-2-Via Pitch = 0.430
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.190.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1423.00 (MB), peak = 1592.65 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rcworst125 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 (real) 
#Corner rcbest0 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
# Corner(s) : 
#rcworst125 [125.00] 
#rcbest0 [ 0.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch
#found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 
#found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 
#number model r/c [2,1] [22,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1463.42 (MB), peak = 1592.65 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rcworst125 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 (real) 
#Corner rcbest0 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
# Corner(s) : 
#rcworst125 [125.00] 
#rcbest0 [ 0.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch
#found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 
#found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 
#number model r/c [2,1] [22,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1471.11 (MB), peak = 1592.65 (MB)
#Using multithreading with 8 threads.
#Length limit = 200 pitches
#opt mode = 2
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Extract using 30 x 30 Hboxes
#Extract 1 hboxes with 8 threads on machine with  Xeon 2.40GHz 20480KB Cache 16CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     1.51 (MB), total memory =  1446.23 (MB), peak memory =  1592.65 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1446.23 (MB), peak = 1592.65 (MB)
#RC Statistics: 864 Res, 407 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.20, Avg V/H Edge Length: 1180.57 (459), Avg L-Edge Length: 7306.14 (303)
#Start writing rcdb into /tmp/innovus_temp_97145_CadenceServer3.localdomain_Team14_O9WiWz/nr97145_TQ13zI.rcdb.d
#Finish writing rcdb with 1073 nodes, 866 edges, and 0 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1443.83 (MB), peak = 1592.65 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_97145_CadenceServer3.localdomain_Team14_O9WiWz/nr97145_TQ13zI.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:08
#Elapsed time = 00:00:08
#Increased memory = 20.83 (MB)
#Total memory = 1443.83 (MB)
#Peak memory = 1592.65 (MB)
#
#0 inserted nodes are removed
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 2047.1M, totSessionCpu=0:05:46 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Reading RCDB with compressed RC data.
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 207
AAE_INFO-618: Total number of nets in the design is 209,  97.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2582.79 CPU=0:00:00.1 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_97145_CadenceServer3.localdomain_Team14_O9WiWz/.AAE_ux2SJV/.AAE_97145/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2582.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2582.8M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Analyzed = 207. 
Total number of fetched objects 207
AAE_INFO-618: Total number of nets in the design is 209,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2581.3 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:05:47 mem=2581.3M)
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 2106.3M, totSessionCpu=0:05:47 **
Running setup recovery post routing.
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 2106.3M, totSessionCpu=0:05:47 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping Lef-safe DRV recovery as drv did not degrade beyond margin (20)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=2106.34M, totSessionCpu=0:05:47 .
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 2106.3M, totSessionCpu=0:05:47 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 2106.3M, totSessionCpu=0:05:47 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.674  |   N/A   |  2.674  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 2106.7M, totSessionCpu=0:05:47 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> setAnalysisMode -checkType hold
<CMD> setAnalysisMode -checkType setup
<CMD> optDesign -postRoute
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell BUFX2, site CoreSiteDouble.
	Cell FSWNX1, site CoreSiteDouble.
	Cell FSWX1, site CoreSiteDouble.
	Cell HSWDNX1, site CoreSiteDouble.
	Cell HSWDX1, site CoreSiteDouble.
	Cell HSWNX1, site CoreSiteDouble.
	Cell HSWX1, site CoreSiteDouble.
	Cell ISOHLDX1_OFF, site CoreSiteDouble.
	Cell ISOHX1_OFF, site CoreSiteDouble.
	Cell ISOLX1_OFF, site CoreSiteDouble.
	Cell ISONLX1_OFF, site CoreSiteDouble.
	Cell LSHLX1_FROM, site CoreSiteDouble.
	Cell LSHL_ISOH_X1_FROM_OFF, site CoreSiteDouble.
	Cell LSHL_ISOL_X1_FROM_OFF, site CoreSiteDouble.
	Cell LSHL_ISONH_X1_FROM_OFF, site CoreSiteDouble.
	Cell LSHL_ISONL_X1_FROM_OFF, site CoreSiteDouble.
	Cell LSLHX1_FROM, site CoreSiteDouble.
	Cell LSLHX1_TO, site CoreSiteDouble.
	Cell LSLH_ISOH_X1_FROM_OFF, site CoreSiteDouble.
	Cell LSLH_ISOH_X1_TO_ON, site CoreSiteDouble.
	...
	Reporting only the 20 first cells found...
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2057.3M, totSessionCpu=0:05:48 **
#Created 584 library cell signatures
#Created 209 NETS and 0 SPECIALNETS signatures
#Created 191 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1406.18 (MB), peak = 1592.65 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1406.20 (MB), peak = 1592.65 (MB)
Begin checking placement ... (start mem=2057.3M, init mem=2057.3M)
*info: Placed = 191           
*info: Unplaced = 0           
Placement Density:95.00%(357/376)
Placement Density (including fixed std cells):95.00%(357/376)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=2057.3M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Multi-VT timing optimization disabled based on library information.
** INFO : this run is activating 'postRoute' automaton
The design is extracted. Skipping tQuantus.
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
  Non-clock:   206 (unrouted=0, trialRouted=0, noStatus=0, routed=206, fixed=0)
(Not counting 2 nets with <2 term connections)
PRO...
Relaxing cts_adjacent_rows_legal and cts_cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
  Initializing clock structures...
    Creating own balancer
    Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
    Legalizer reserving space for clock trees...
    Legalizer reserving space for clock trees done.
    Non-default CCOpt properties:
    adjacent_rows_legal: 1 (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cell_density is set for at least one key
    clock_nets_detailed_routed: 1 (default: false)
    preferred_extra_space is set for at least one key
    primary_delay_corner: WC_rcworst125.setup (default: )
    pro_enable_post_commit_delay_update: 0 (default: true)
    route_route_guide_record: nanorouter_generated /tmp/innovus_temp_97145_CadenceServer3.localdomain_Team14_O9WiWz/.rgfhmHop9 globalDetailRoute /tmp/innovus_temp_97145_CadenceServer3.localdomain_Team14_O9WiWz/.rgfhmHop9 (default: )
    route_type is set for at least one key
    Rebuilding timing graph...
    Rebuilding timing graph done.
    No ideal nets found in the clock tree
    Reconstructing clock tree datastructures...
      Non-default CCOpt properties:
      adjacent_rows_legal: 1 (default: false)
      allow_non_fterm_identical_swaps: 0 (default: true)
      cell_density is set for at least one key
      clock_nets_detailed_routed: 1 (default: false)
      preferred_extra_space is set for at least one key
      primary_delay_corner: WC_rcworst125.setup (default: )
      pro_enable_post_commit_delay_update: 0 (default: true)
      route_route_guide_record: nanorouter_generated /tmp/innovus_temp_97145_CadenceServer3.localdomain_Team14_O9WiWz/.rgfhmHop9 globalDetailRoute /tmp/innovus_temp_97145_CadenceServer3.localdomain_Team14_O9WiWz/.rgfhmHop9 (default: )
      route_type is set for at least one key
      No ideal nets found in the clock tree
    Reconstructing clock tree datastructures done.
  Initializing clock structures done.
  PRO...
    Invalidating timing
    PRO active optimizations:
     - DRV fixing with cell sizing
    
    Detected clock skew data from CTS
    Clock DAG stats PRO before bufferablility reset:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.003pF, total=0.003pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=40.910um, total=40.910um
    Clock DAG net violations PRO before bufferablility reset: none
    Clock DAG transition distribution PRO before bufferablility reset:
      Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
    Resetting previous bufferability status on all nets so that PRO will attempt to fix all clock tree violations.
    Clock DAG stats PRO initial state:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.003pF, total=0.003pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=40.910um, total=40.910um
    Clock DAG net violations PRO initial state: none
    Clock DAG transition distribution PRO initial state:
      Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
    Skew group summary PRO initial state:
      skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Recomputing CTS skew targets...
      Resolving skew group constraints...
        Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 16
        Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 256
        Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 4.1e+03
      Resolving skew group constraints done.
    Recomputing CTS skew targets done.
    Fixing DRVs...
      Fixing clock tree DRVs: 
      Fixing clock tree DRVs: .
      Fixing clock tree DRVs: ..
      Fixing clock tree DRVs: ...
      Fixing clock tree DRVs: ... 20% 
      Fixing clock tree DRVs: ... 20% .
      Fixing clock tree DRVs: ... 20% ..
      Fixing clock tree DRVs: ... 20% ...
      Fixing clock tree DRVs: ... 20% ... 40% 
      Fixing clock tree DRVs: ... 20% ... 40% .
      Fixing clock tree DRVs: ... 20% ... 40% ..
      Fixing clock tree DRVs: ... 20% ... 40% ...
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
      Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
      CCOpt-PRO: considered: 1, tested: 1, violation detected: 0, cannot run: 0, attempted: 0, failed: 0, sized: 0
      
      PRO Statistics: Fix DRVs (cell sizing):
      =======================================
      
      Cell changes by Net Type:
      
      ------------------------------
      Net Type    Attempted    Sized
      ------------------------------
      top             0          0
      trunk           0          0
      leaf            0          0
      ------------------------------
      Total       -              0
      ------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 1073741.823um, Avg. move: N/A
      
      Clock DAG stats PRO after DRV fixing:
        cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.003pF, total=0.003pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=40.910um, total=40.910um
      Clock DAG net violations PRO after DRV fixing: none
      Clock DAG transition distribution PRO after DRV fixing:
        Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
      Skew group summary PRO after DRV fixing:
        skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
    Fixing DRVs done.
    
    Slew Diagnostics: After DRV fixing
    ==================================
    
    Global Causes:
    
    -------------------------------------
    Cause
    -------------------------------------
    DRV fixing with buffering is disabled
    -------------------------------------
    
    Top 5 overslews:
    
    ---------------------------------
    Overslew    Causes    Driving Pin
    ---------------------------------
      (empty table)
    ---------------------------------
    
    Slew Diagnostics Counts:
    
    -------------------
    Cause    Occurences
    -------------------
      (empty table)
    -------------------
    
    Reconnecting optimized routes...
    Reconnecting optimized routes done.
    Set dirty flag on 0 insts, 0 nets
    Rebuilding timing graph...
    Rebuilding timing graph done.
    Clock DAG stats PRO final:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=0, total=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : count=5, total=0.001pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.003pF, total=0.003pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=40.910um, total=40.910um
    Clock DAG net violations PRO final: none
    Clock DAG transition distribution PRO final:
      Leaf : target=0.086ns count=1 avg=0.004ns sd=0.000ns min=0.004ns max=0.004ns {1 < 0.017ns}
    Skew group summary PRO final:
      skew_group func_clk/func: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.096, 100% {0.000, 0.000, 0.000}] (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
  PRO done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1)
  Non-clock:   206 (unrouted=0, trialRouted=0, noStatus=0, routed=206, fixed=0)
(Not counting 2 nets with <2 term connections)
PRO done.
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
Multithreaded Timing Analysis is initialized with 8 threads

#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC libraries using the default operating condition of each library.
Glitch Analysis: View func@BC_rcbest0.hold -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View func@BC_rcbest0.hold -- Total Number of Nets Analyzed = 206. 
Total number of fetched objects 207
End delay calculation. (MEM=152.562 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.1 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=152.6M)
Done building cte hold timing graph (HoldAware) cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:00:00.3 mem=152.6M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
*** Calculating scaling factor for WC libraries using the default operating condition of each library.
Total number of fetched objects 207
AAE_INFO-618: Total number of nets in the design is 209,  97.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2488.51 CPU=0:00:00.0 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_97145_CadenceServer3.localdomain_Team14_O9WiWz/.AAE_ux2SJV/.AAE_97145/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2488.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2488.5M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Analyzed = 207. 
Total number of fetched objects 207
AAE_INFO-618: Total number of nets in the design is 209,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2496.55 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:05:49 mem=2496.6M)

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.674  |   N/A   |  2.674  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2044.7M, totSessionCpu=0:05:49 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
**INFO: Start fixing DRV (Mem = 2111.46M) ...
**INFO: Options = -postRoute -maxCap -maxTran -noMaxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 2.67 |          0|          0|          0|  95.00  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | 2.67 |          0|          0|          0|  95.00  |   0:00:00.0|    2927.1M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2927.1M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 2179.3M, totSessionCpu=0:05:50 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 2179.27M).

------------------------------------------------------------
     SI Timing Summary (cpu=0.03min real=0.02min mem=2179.3M)                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.674  |   N/A   |  2.674  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:02, mem = 2179.3M, totSessionCpu=0:05:50 **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
Worst Slack : 214748.365 ns
Total 0 nets layer assigned (0.0).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules : "LEFSpecialRouteSpec" "VLMDefaultSetup"
Worst Slack : 2.674 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.674  |   N/A   |  2.674  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2078.1M, totSessionCpu=0:05:50 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false

globalDetailRoute

#setNanoRouteMode -droutePostRouteSpreadWire "false"
#setNanoRouteMode -routeBottomRoutingLayer 1
#setNanoRouteMode -routeTopRoutingLayer 5
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Tue Jun 13 11:23:25 2023
#
#NanoRoute Version 16.10-p004_1 NR160506-1445/16_10-UB
#Loading the last recorded routing design signature
#No placement changes detected since last routing
#Using multithreading with 8 threads.
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 207 nets.
# Metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
# Metal2       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal4       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal5       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal6       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal7       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal8       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal9       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal10      V   Track-Pitch = 0.500    Line-2-Via Pitch = 0.420
# Metal11      H   Track-Pitch = 0.475    Line-2-Via Pitch = 0.430
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.190.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1433.04 (MB), peak = 1592.65 (MB)
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-22) Design is already detail routed.
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.96 (MB)
#Total memory = 1433.05 (MB)
#Peak memory = 1592.65 (MB)
#Using multithreading with 8 threads.
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1434.20 (MB), peak = 1592.65 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1434.20 (MB), peak = 1592.65 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 1795 um.
#Total half perimeter of net bounding box = 1802 um.
#Total wire length on LAYER Metal1 = 14 um.
#Total wire length on LAYER Metal2 = 611 um.
#Total wire length on LAYER Metal3 = 871 um.
#Total wire length on LAYER Metal4 = 259 um.
#Total wire length on LAYER Metal5 = 40 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 1479
#Up-Via Summary (total 1479):
#           
#-----------------------
#  Metal 1          658
#  Metal 2          667
#  Metal 3          139
#  Metal 4           15
#-----------------------
#                  1479 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1433.05 (MB)
#Peak memory = 1592.65 (MB)
#
#start routing for process antenna violation fix ...
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1434.23 (MB), peak = 1592.65 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 1
#Total wire length = 1795 um.
#Total half perimeter of net bounding box = 1802 um.
#Total wire length on LAYER Metal1 = 14 um.
#Total wire length on LAYER Metal2 = 611 um.
#Total wire length on LAYER Metal3 = 871 um.
#Total wire length on LAYER Metal4 = 259 um.
#Total wire length on LAYER Metal5 = 40 um.
#Total wire length on LAYER Metal6 = 0 um.
#Total wire length on LAYER Metal7 = 0 um.
#Total wire length on LAYER Metal8 = 0 um.
#Total wire length on LAYER Metal9 = 0 um.
#Total wire length on LAYER Metal10 = 0 um.
#Total wire length on LAYER Metal11 = 0 um.
#Total number of vias = 1479
#Up-Via Summary (total 1479):
#           
#-----------------------
#  Metal 1          658
#  Metal 2          667
#  Metal 3          139
#  Metal 4           15
#-----------------------
#                  1479 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 4.95 (MB)
#Total memory = 1438.00 (MB)
#Peak memory = 1592.65 (MB)
#Updating routing design signature
#Created 584 library cell signatures
#Created 209 NETS and 0 SPECIALNETS signatures
#Created 191 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1438.00 (MB), peak = 1592.65 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1438.02 (MB), peak = 1592.65 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 0.60 (MB)
#Total memory = 1428.59 (MB)
#Peak memory = 1592.65 (MB)
#Number of warnings = 2
#Total number of warnings = 42
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Jun 13 11:23:25 2023
#
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 2075.6M, totSessionCpu=0:05:51 **
-routeWithEco false                      # bool, default=false
-routeSelectedNetOnly false              # bool, default=false
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false
Initializing multi-corner resistance tables ...
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 207 nets.
# Metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
# Metal2       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal4       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal5       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal6       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal7       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal8       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal9       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal10      V   Track-Pitch = 0.500    Line-2-Via Pitch = 0.420
# Metal11      H   Track-Pitch = 0.475    Line-2-Via Pitch = 0.430
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.190.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1433.05 (MB), peak = 1592.65 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rcworst125 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 (real) 
#Corner rcbest0 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
# Corner(s) : 
#rcworst125 [125.00] 
#rcbest0 [ 0.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch
#found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 
#found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 
#number model r/c [2,1] [22,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1472.90 (MB), peak = 1592.65 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rcworst125 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 (real) 
#Corner rcbest0 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
# Corner(s) : 
#rcworst125 [125.00] 
#rcbest0 [ 0.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch
#found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 
#found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 
#number model r/c [2,1] [22,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1477.81 (MB), peak = 1592.65 (MB)
#Using multithreading with 8 threads.
#Length limit = 200 pitches
#opt mode = 2
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Extract using 30 x 30 Hboxes
#Extract 1 hboxes with 8 threads on machine with  Xeon 2.40GHz 20480KB Cache 16CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     1.16 (MB), total memory =  1454.99 (MB), peak memory =  1592.65 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1454.99 (MB), peak = 1592.65 (MB)
#RC Statistics: 864 Res, 407 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.20, Avg V/H Edge Length: 1180.57 (459), Avg L-Edge Length: 7306.14 (303)
#Start writing rcdb into /tmp/innovus_temp_97145_CadenceServer3.localdomain_Team14_O9WiWz/nr97145_CcA6pu.rcdb.d
#Finish writing rcdb with 1073 nodes, 866 edges, and 0 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1452.54 (MB), peak = 1592.65 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_97145_CadenceServer3.localdomain_Team14_O9WiWz/nr97145_CcA6pu.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:08
#Elapsed time = 00:00:09
#Increased memory = 19.48 (MB)
#Total memory = 1452.54 (MB)
#Peak memory = 1592.65 (MB)
#
#0 inserted nodes are removed
**optDesign ... cpu = 0:00:12, real = 0:00:12, mem = 2056.1M, totSessionCpu=0:06:00 **
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Reading RCDB with compressed RC data.
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 207
AAE_INFO-618: Total number of nets in the design is 209,  97.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2593 CPU=0:00:00.1 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_97145_CadenceServer3.localdomain_Team14_O9WiWz/.AAE_ux2SJV/.AAE_97145/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2593.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2593.0M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Analyzed = 207. 
Total number of fetched objects 207
AAE_INFO-618: Total number of nets in the design is 209,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2601.05 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:06:00 mem=2601.0M)
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 2116.6M, totSessionCpu=0:06:00 **
Running setup recovery post routing.
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 2116.6M, totSessionCpu=0:06:00 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping Lef-safe DRV recovery as drv did not degrade beyond margin (20)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=2116.55M, totSessionCpu=0:06:00 .
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 2116.6M, totSessionCpu=0:06:00 **

Latch borrow mode reset to max_borrow
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 2116.6M, totSessionCpu=0:06:00 **

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.674  |   N/A   |  2.674  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.000%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 2118.6M, totSessionCpu=0:06:00 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> addFiller -cell {FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1} -prefix FILL_INST -fitGap
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell FILL64 / prefix FILL_INST).
*INFO:   Added 0 filler inst  (cell FILL32 / prefix FILL_INST).
*INFO:   Added 0 filler inst  (cell FILL16 / prefix FILL_INST).
*INFO:   Added 0 filler inst  (cell FILL8 / prefix FILL_INST).
*INFO:   Added 2 filler insts (cell FILL4 / prefix FILL_INST).
*INFO:   Added 14 filler insts (cell FILL2 / prefix FILL_INST).
*INFO:   Added 19 filler insts (cell FILL1 / prefix FILL_INST).
*INFO: Total 35 filler insts added - prefix FILL_INST (CPU: 0:00:00.0).
For 35 new insts, *** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> addFiller -cell {FILL8 FILL64 FILL4 FILL32 FILL2 FILL16 FILL1} -prefix FILL_INST -fitGap -fixDRC
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**WARN: (IMPSP-9082):	verifyGeometry needs to be executed before -fixDRC option could be used. 
If verifyGeometry has been executed, then there is no DRC violation to fix.
<CMD> timeDesign -postRoute -outdir ./timingReports/route/
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 207 nets.
# Metal1       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.130
# Metal2       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal3       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal4       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal5       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal6       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal7       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal8       V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.150
# Metal9       H   Track-Pitch = 0.190    Line-2-Via Pitch = 0.150
# Metal10      V   Track-Pitch = 0.500    Line-2-Via Pitch = 0.420
# Metal11      H   Track-Pitch = 0.475    Line-2-Via Pitch = 0.430
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.190.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1485.07 (MB), peak = 1592.65 (MB)
#Extract in post route mode
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rcworst125 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 (real) 
#Corner rcbest0 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
# Corner(s) : 
#rcworst125 [125.00] 
#rcbest0 [ 0.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch
#found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 
#found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 
#number model r/c [2,1] [22,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1515.55 (MB), peak = 1592.65 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rcworst125 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 (real) 
#Corner rcbest0 /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 (real) 
#METAL_1 -> Metal1 (1)
#METAL_2 -> Metal2 (2)
#METAL_3 -> Metal3 (3)
#METAL_4 -> Metal4 (4)
#METAL_5 -> Metal5 (5)
#METAL_6 -> Metal6 (6)
#METAL_7 -> Metal7 (7)
#METAL_8 -> Metal8 (8)
#METAL_9 -> Metal9 (9)
#METAL_10 -> Metal10 (10)
#METAL_11 -> Metal11 (11)
# Corner(s) : 
#rcworst125 [125.00] 
#rcbest0 [ 0.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 125.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 0.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 792]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch
#found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 125.000000 
#found RESMODEL /home/Team14/cds_digital/ALU_Project/PnR/gpdk045.tch 0.000000 
#number model r/c [2,1] [22,792] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:02, memory = 1523.35 (MB), peak = 1592.65 (MB)
#Using multithreading with 8 threads.
#Length limit = 200 pitches
#opt mode = 2
#
#Connectivity extraction summary:
#Total number of nets = 0.
#
#
#Extract using 30 x 30 Hboxes
#Extract 1 hboxes with 8 threads on machine with  Xeon 2.40GHz 20480KB Cache 16CPU...
#Process 0 special clock nets for rc extraction
#0 temporary NDR added
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     2.76 (MB), total memory =  1505.81 (MB), peak memory =  1592.65 (MB)
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1505.81 (MB), peak = 1592.65 (MB)
#RC Statistics: 864 Res, 407 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.20, Avg V/H Edge Length: 1180.57 (459), Avg L-Edge Length: 7306.14 (303)
#Start writing rcdb into /tmp/innovus_temp_97145_CadenceServer3.localdomain_Team14_O9WiWz/nr97145_tDlUvh.rcdb.d
#Finish writing rcdb with 1073 nodes, 866 edges, and 0 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1504.12 (MB), peak = 1592.65 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_97145_CadenceServer3.localdomain_Team14_O9WiWz/nr97145_tDlUvh.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:08
#Elapsed time = 00:00:09
#Increased memory = 19.04 (MB)
#Total memory = 1504.11 (MB)
#Peak memory = 1592.65 (MB)
#
#0 inserted nodes are removed
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Reading RCDB with compressed RC data.
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 207
AAE_INFO-618: Total number of nets in the design is 209,  97.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2596.56 CPU=0:00:00.1 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_97145_CadenceServer3.localdomain_Team14_O9WiWz/.AAE_ux2SJV/.AAE_97145/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2596.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2596.6M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Analyzed = 207. 
Total number of fetched objects 207
AAE_INFO-618: Total number of nets in the design is 209,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2604.61 CPU=0:00:00.0 REAL=0:00:00.0)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 func@WC_rcworst125.setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.674  |   N/A   |  2.674  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 95.000%
       (100.000% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
Reported timing to dir ./timingReports/route/
Total CPU time: 9.33 sec
Total Real time: 9.0 sec
Total Memory Usage: 2120.582031 Mbytes
Reset AAE Options
<CMD> timeDesign -postRoute -hold -outdir ./timingReports/route/
 Reset EOS DB
Ignoring AAE DB Resetting ...
The design is extracted. Skipping tQuantus.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
*** Calculating scaling factor for BC libraries using the default operating condition of each library.
Total number of fetched objects 207
AAE_INFO-618: Total number of nets in the design is 209,  97.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2589.01 CPU=0:00:00.1 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_97145_CadenceServer3.localdomain_Team14_O9WiWz/.AAE_ux2SJV/.AAE_97145/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2589.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2589.0M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View func@BC_rcbest0.hold -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View func@BC_rcbest0.hold -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 207
AAE_INFO-618: Total number of nets in the design is 209,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2597.06 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:06:11 mem=2597.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func@BC_rcbest0.hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -9.180  |   N/A   | -9.180  |
|           TNS (ns):| -45.899 |   N/A   | -45.899 |
|    Violating Paths:|    5    |   N/A   |    5    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

Density: 95.000%
       (100.000% with Fillers)
------------------------------------------------------------
Reported timing to dir ./timingReports/route/
Total CPU time: 0.7 sec
Total Real time: 1.0 sec
Total Memory Usage: 2038.347656 Mbytes
Reset AAE Options
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 2038.3) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
**WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that verify_drc used 1. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
 Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 13 Viols.

  Verification Complete : 13 Viols.

 *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 0.00  MEM: 158.5M) ***

<CMD> verify_connectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Jun 13 11:23:45 2023

Design Name: TOP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (26.0000, 26.0300)
Error Limit = 1000; Warning Limit = 50
Check all nets
Multi-CPU acceleration using 8 CPU(s).

Begin Summary 
    3 Problem(s) (IMPVFC-94): The net has dangling wire(s).
    3 total info(s) created.
End Summary

End Time: Tue Jun 13 11:23:46 2023
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 3 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.7  MEM: 6.844M)

<CMD> report_power
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
*** Calculating scaling factor for WC libraries using the default operating condition of each library.
Total number of fetched objects 207
AAE_INFO-618: Total number of nets in the design is 209,  97.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2644.1 CPU=0:00:00.1 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_97145_CadenceServer3.localdomain_Team14_O9WiWz/.AAE_ux2SJV/.AAE_97145/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2644.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2644.1M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Analyzed = 207. 
Total number of fetched objects 207
AAE_INFO-618: Total number of nets in the design is 209,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2652.15 CPU=0:00:00.0 REAL=0:00:00.0)

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1590.95MB/1590.95MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1590.95MB/1590.95MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1590.95MB/1590.95MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Jun-13 11:23:47 (2023-Jun-13 05:23:47 GMT)
2023-Jun-13 11:23:47 (2023-Jun-13 05:23:47 GMT): 10%
2023-Jun-13 11:23:47 (2023-Jun-13 05:23:47 GMT): 20%
2023-Jun-13 11:23:47 (2023-Jun-13 05:23:47 GMT): 30%
2023-Jun-13 11:23:47 (2023-Jun-13 05:23:47 GMT): 40%
2023-Jun-13 11:23:47 (2023-Jun-13 05:23:47 GMT): 50%
2023-Jun-13 11:23:47 (2023-Jun-13 05:23:47 GMT): 60%
2023-Jun-13 11:23:47 (2023-Jun-13 05:23:47 GMT): 70%
2023-Jun-13 11:23:47 (2023-Jun-13 05:23:47 GMT): 80%
2023-Jun-13 11:23:47 (2023-Jun-13 05:23:47 GMT): 90%

Finished Levelizing
2023-Jun-13 11:23:47 (2023-Jun-13 05:23:47 GMT)

Starting Activity Propagation
2023-Jun-13 11:23:47 (2023-Jun-13 05:23:47 GMT)
2023-Jun-13 11:23:47 (2023-Jun-13 05:23:47 GMT): 10%
2023-Jun-13 11:23:47 (2023-Jun-13 05:23:47 GMT): 20%
2023-Jun-13 11:23:47 (2023-Jun-13 05:23:47 GMT): 30%

Finished Activity Propagation
2023-Jun-13 11:23:47 (2023-Jun-13 05:23:47 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1590.96MB/1590.96MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Jun-13 11:23:47 (2023-Jun-13 05:23:47 GMT)
2023-Jun-13 11:23:47 (2023-Jun-13 05:23:47 GMT): 10%
2023-Jun-13 11:23:47 (2023-Jun-13 05:23:47 GMT): 20%
2023-Jun-13 11:23:47 (2023-Jun-13 05:23:47 GMT): 30%
2023-Jun-13 11:23:47 (2023-Jun-13 05:23:47 GMT): 40%
2023-Jun-13 11:23:47 (2023-Jun-13 05:23:47 GMT): 50%
2023-Jun-13 11:23:47 (2023-Jun-13 05:23:47 GMT): 60%
2023-Jun-13 11:23:47 (2023-Jun-13 05:23:47 GMT): 70%
2023-Jun-13 11:23:47 (2023-Jun-13 05:23:47 GMT): 80%
2023-Jun-13 11:23:47 (2023-Jun-13 05:23:47 GMT): 90%

Finished Calculating power
2023-Jun-13 11:23:47 (2023-Jun-13 05:23:47 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1595.62MB/1595.62MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1595.62MB/1595.62MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1595.62MB/1595.62MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 16.10-p004_1 (64bit) 05/12/2016 14:48 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Jun-13 11:23:47 (2023-Jun-13 05:23:47 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: TOP
*
*	Liberty Libraries used:
*	        func@WC_rcworst125.setup: slow_vdd1v0_basicCells.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.01030729 	   70.6659%
Total Switching Power:       0.00426807 	   29.2615%
Total Leakage Power:         0.00001060 	    0.0727%
Total Power:                 0.01458596
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.003343   0.0001184   6.647e-07    0.003462       23.74
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                   0.006964     0.00415   9.932e-06     0.01112       76.26
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                            0.01031    0.004268    1.06e-05     0.01459         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9    0.01031    0.004268    1.06e-05     0.01459         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         alu_inst/F_reg[3] (DFFRHQX1): 	 0.0007091
* 		Highest Leakage Power:        alu_inst/g36716789 (OAI222X4): 	 2.554e-07
* 		Total Cap: 	2.86121e-13 F
* 		Total instances in design:   191
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1595.62MB/1595.62MB)

<CMD> rcOut -rc_corner rcworst125 -spef ./output/alu_rcworst.spef
Reading RCDB with compressed RC data.
RC Out has the following PVT Info:
   RC:rcworst125
** NOTE: Created directory path './output' for file './output/alu_rcworst.spef'.
Dumping Spef file.....
RC Out from RCDB Completed (CPU Time= 0:00:00.0  MEM= 2684.2M)
<CMD> getenv TCL_TZ
<CMD> getenv TZ
<CMD> dbGet 0x7fa76b8246a0.name
<CMD> dbGet 0x7fa76b8246a0.name
<CMD> streamOut output/TOP.Jun13-11:23:47.IP_MERGED.gds -libName DesignLib -structureName TOP -stripes 1 -dieAreaAsBoundary -units 1000 -mode ALL -merge /home/Team29/library/gsclib045.gds
Finding the highest version number among the merge files
Merge file: /home/Team29/library/gsclib045.gds has version number: 5

Parse map file...
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (Cont Metal1) of a VIA object is(are) specified in map file 'streamOut.map'. A VIA object needs 3 layers (Poly Cont Metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): Poly or remove VIA construct(s) from the map file for the following layer(s): Cont Metal1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (Cont Metal1) of a VIAFILL object is(are) specified in map file 'streamOut.map'. A VIAFILL object needs 3 layers (Poly Cont Metal1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): Poly or remove VIAFILL construct(s) from the map file for the following layer(s): Cont Metal1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (Cont Metal1) of a VIAFILLOPC object is(are) specified in map file 'streamOut.map'. A VIAFILLOPC object needs 3 layers (Poly Cont Metal1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): Poly or remove VIAFILLOPC construct(s) from the map file for the following layer(s): Cont Metal1.
Type 'man IMPOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 0.5 ******
**WARN: (IMPOGDS-250):	Specified unit is smaller than the one in db. You may have rounding problems
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 5)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    233                             COMP
    234                          DIEAREA
    1                               Cont
    2                               Cont
    5                               Cont
    3                               Cont
    4                               Cont
    6                               Cont
    7                               Cont
    8                             Metal1
    9                             Metal1
    10                            Metal1
    11                            Metal1
    14                            Metal1
    12                            Metal1
    13                            Metal1
    15                            Metal1
    16                            Metal1
    17                            Metal1
    22                              Via1
    23                              Via1
    26                              Via1
    24                              Via1
    25                              Via1
    27                              Via1
    28                              Via1
    29                            Metal2
    30                            Metal2
    31                            Metal2
    32                            Metal2
    35                            Metal2
    33                            Metal2
    34                            Metal2
    36                            Metal2
    37                            Metal2
    38                            Metal2
    43                              Via2
    44                              Via2
    47                              Via2
    45                              Via2
    46                              Via2
    48                              Via2
    49                              Via2
    50                            Metal3
    51                            Metal3
    52                            Metal3
    53                            Metal3
    56                            Metal3
    54                            Metal3
    55                            Metal3
    57                            Metal3
    58                            Metal3
    59                            Metal3
    64                              Via3
    65                              Via3
    68                              Via3
    66                              Via3
    67                              Via3
    69                              Via3
    70                              Via3
    71                            Metal4
    72                            Metal4
    73                            Metal4
    74                            Metal4
    77                            Metal4
    75                            Metal4
    76                            Metal4
    78                            Metal4
    79                            Metal4
    80                            Metal4
    85                              Via4
    86                              Via4
    89                              Via4
    87                              Via4
    88                              Via4
    90                              Via4
    91                              Via4
    92                            Metal5
    93                            Metal5
    94                            Metal5
    95                            Metal5
    98                            Metal5
    96                            Metal5
    97                            Metal5
    99                            Metal5
    100                           Metal5
    101                           Metal5
    106                             Via5
    107                             Via5
    110                             Via5
    108                             Via5
    109                             Via5
    111                             Via5
    112                             Via5
    113                           Metal6
    114                           Metal6
    115                           Metal6
    116                           Metal6
    119                           Metal6
    117                           Metal6
    118                           Metal6
    120                           Metal6
    121                           Metal6
    122                           Metal6
    127                             Via6
    128                             Via6
    131                             Via6
    129                             Via6
    130                             Via6
    132                             Via6
    133                             Via6
    134                           Metal7
    135                           Metal7
    136                           Metal7
    137                           Metal7
    140                           Metal7
    138                           Metal7
    139                           Metal7
    141                           Metal7
    142                           Metal7
    143                           Metal7
    148                             Via7
    149                             Via7
    152                             Via7
    150                             Via7
    151                             Via7
    153                             Via7
    154                             Via7
    155                           Metal8
    156                           Metal8
    157                           Metal8
    158                           Metal8
    161                           Metal8
    159                           Metal8
    160                           Metal8
    162                           Metal8
    163                           Metal8
    164                           Metal8
    169                             Via8
    170                             Via8
    173                             Via8
    171                             Via8
    172                             Via8
    174                             Via8
    175                             Via8
    176                           Metal9
    177                           Metal9
    178                           Metal9
    179                           Metal9
    182                           Metal9
    180                           Metal9
    181                           Metal9
    183                           Metal9
    184                           Metal9
    185                           Metal9
    190                             Via9
    191                             Via9
    194                             Via9
    192                             Via9
    193                             Via9
    195                             Via9
    196                             Via9
    197                          Metal10
    198                          Metal10
    199                          Metal10
    200                          Metal10
    203                          Metal10
    201                          Metal10
    202                          Metal10
    204                          Metal10
    205                          Metal10
    206                          Metal10
    211                            Via10
    212                            Via10
    215                            Via10
    213                            Via10
    214                            Via10
    216                            Via10
    217                            Via10
    218                          Metal11
    219                          Metal11
    220                          Metal11
    221                          Metal11
    224                          Metal11
    222                          Metal11
    223                          Metal11
    225                          Metal11
    226                          Metal11
    227                          Metal11
    18                            Metal1
    19                            Metal1
    20                            Metal1
    21                            Metal1
    39                            Metal2
    40                            Metal2
    41                            Metal2
    42                            Metal2
    60                            Metal3
    61                            Metal3
    62                            Metal3
    63                            Metal3
    81                            Metal4
    82                            Metal4
    83                            Metal4
    84                            Metal4
    102                           Metal5
    103                           Metal5
    104                           Metal5
    105                           Metal5
    123                           Metal6
    124                           Metal6
    125                           Metal6
    126                           Metal6
    144                           Metal7
    145                           Metal7
    146                           Metal7
    147                           Metal7
    165                           Metal8
    166                           Metal8
    167                           Metal8
    168                           Metal8
    186                           Metal9
    187                           Metal9
    188                           Metal9
    189                           Metal9
    207                          Metal10
    208                          Metal10
    209                          Metal10
    210                          Metal10
    228                          Metal11
    229                          Metal11
    230                          Metal11
    231                          Metal11


Stream Out Information Processed for GDS version 5:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                            226

Ports/Pins                            19
    metal layer Metal3                13
    metal layer Metal4                 6

Nets                                1658
    metal layer Metal1                20
    metal layer Metal2               898
    metal layer Metal3               573
    metal layer Metal4               160
    metal layer Metal5                 7

    Via Instances                   1479

Special Nets                          61
    metal layer Metal1                35
    metal layer Metal8                13
    metal layer Metal9                13

    Via Instances                    686

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                 225
    metal layer Metal1                 2
    metal layer Metal2               152
    metal layer Metal3                61
    metal layer Metal4                 9
    metal layer Metal8                 1


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Merging with GDS libraries
Scanning GDS file /home/Team29/library/gsclib045.gds to register cell name ......
Merging GDS file /home/Team29/library/gsclib045.gds ......
	****** Merge file: /home/Team29/library/gsclib045.gds has version number: 5.
	****** Merge file: /home/Team29/library/gsclib045.gds has units: 2000 per micron.
	****** unit scaling factor = 0.5 ******
**WARN: (IMPOGDS-215):	Merge file : /home/Team29/library/gsclib045.gds has larger units than output file units. You may have rounding problem.
**WARN: (IMPOGDS-280):	Maximum units in merge file is 2000. Use -units 2000 to avoid rounding issue.
######Streamout is finished!
ambiguous command name "save": saveAdditionalTimingConstraints saveAndSetAAEOptOptionsForPostRoute saveAndSetNanoRouteOptions saveBinaryNetlist saveBlackBox saveBlackBoxConstraints saveBlackBoxTimingAssertions saveBlackBoxTimingModel saveCCPSDesignInfo saveCDTV saveCPF saveCellColor saveCharacterizedTiming saveCheckRoute saveClkBatchCluster saveClockBuffers saveClockMeshSpec saveClockNets saveClockTreeRoutingGrid saveClockTreeSpec saveCollection saveCompileMode saveConfig saveConfigPtn saveCteGlobals saveDRC saveDbExtra saveDesign saveDesignBody saveDesignForPrevRelease saveDesignLefInfo saveDrc saveEdpMode saveExcludeNet saveFPlan saveFPlanPropByUser saveGraphCompressionFinish saveHInstColor saveInstBBox saveInterfaceLogic saveIoFile saveLayerBlockage saveLibrayUserDataFile saveMode saveModel saveModuleView saveNetlist saveOaBlackboxes saveOaDesign saveOpConds savePGConnFile savePPCmdFile savePPEMLimits savePadLocation saveParFile savePartNetlist savePartition savePlace savePowerDomainForETS savePtnConfigVars savePtnPin savePtnTimingLibs saveRC saveRTLConfig saveRandomState saveRcParallelFinish saveRcParallelInit saveRelativeFPlan saveRestoreDesignEnc saveRoute saveRouteGuide saveRowImage saveSignalStormConstraint saveSpecialRoute saveSwitchingWindows saveSyntechGlobals saveTbCmds saveTestCase saveTestcase saveThermalData saveTimingBudget saveTimingGraph saveTopCellConfigVars saveTwf saveUserDataFile saveVirtualPartition saveWhatIfConstraints saveWhatIfTimingAssertions saveWhatIfTimingModel saveWorkspace save_aae_data_for_restore save_abstract save_beta_feature save_ccopt_config save_cdb save_cell_power_domain save_eosdb save_global save_limited_access_feature save_pad_location save_path_categories save_proto_model_ft_netlist save_rf_constraint saveadditionaltimingconstraints savebinarynetlist saveblackbox saveccpsdesigninfo savecdtv savecellcolor savecharacterizedtiming savecheckroute saveclkbatchcluster saveclockbuffers saveclockmeshspec saveclocknets saveclocktreeroutinggrid saveclocktreespec saveconfig savecpf savecteglobals savedesign savedesignforprevrelease savedesignlefinfo savedrc saveedpmode saveexcludenet savefplan savefplanpropbyuser saveinstbbox saveinterfacelogic saveiofile savemode savemodel savemoduleview savenetlist saveoablackboxes saveoadesign saveopconds savepartition savepartnetlist savepgconnfile saveplace saveppcmdfile saveptnconfigvars saveptnpin saveptntiminglibs saverandomstate saverc saverelativefplan saveroute saverouteguide saverowimage savesignalstormconstraint savespecialroute saveswitchingwindows savesyntechglobals savetbcmds savetestcase savethermaldata savetimingbudget savetopcellconfigvars savetwf savewhatifconstraints savewhatiftimingassertions savewhatiftimingmodel
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
- Begin Save netlist data ... (date=06/13 11:24:12, mem=2674.6M)
Writing Binary DB to route.enc.dat/TOP.v.bin ...
- End Save netlist data ... (date=06/13 11:24:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=3188.6M, current mem=3188.6M)
- Begin Save AAE data ... (date=06/13 11:24:12, mem=3188.6M)
Saving AAE Data ...
- End Save AAE data ... (date=06/13 11:24:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=3188.6M, current mem=3188.6M)
- Begin Save clock tree data ... (date=06/13 11:24:12, mem=3188.6M)
- End Save clock tree data ... (date=06/13 11:24:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=3188.6M, current mem=3188.6M)
Saving preference file route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
- Begin Save floorplan data ... (date=06/13 11:24:12, mem=3188.6M)
Saving floorplan file ...
- End Save floorplan data ... (date=06/13 11:24:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=3188.6M, current mem=3188.6M)
Saving Drc markers ...
... 16 markers are saved ...
... 13 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
- Begin Save placement data ... (date=06/13 11:24:12, mem=3188.6M)
Saving placement file ...
- End Save placement data ... (date=06/13 11:24:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=3188.6M, current mem=3188.6M)
- Begin Save routing data ... (date=06/13 11:24:12, mem=3188.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3188.6M) ***
- End Save routing data ... (date=06/13 11:24:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=3188.6M, current mem=3188.6M)
Saving property file route.enc.dat/TOP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3188.6M) ***
- Begin Save power constraints data ... (date=06/13 11:24:12, mem=3188.6M)
- End Save power constraints data ... (date=06/13 11:24:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=3188.6M, current mem=3188.6M)
Saving preRoute extracted patterns in file 'route.enc.dat/TOP.techData.gz' ...
No integration constraint in the design.
rcworst125 rcbest0
rcworst125 rcbest0
rcworst125 rcbest0
rcworst125 rcbest0
rcworst125 rcbest0
Generated self-contained design route.enc.dat
<CMD> fit
<CMD> fit
<CMD> checkPlace
Begin checking placement ... (start mem=2082.5M, init mem=2082.5M)
*info: Placed = 226           
*info: Unplaced = 0           
Placement Density:100.00%(376/376)
Placement Density (including fixed std cells):100.00%(376/376)
Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=2082.5M)
<CMD> fit
<CMD> verify_drc
 *** Starting Verify DRC (MEM: 2082.5) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
**WARN: (IMPVFG-1198):	The number of CPUs requested 8 is larger than that verify_drc used 1. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
 Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
  VERIFY DRC ...... Using new threading
  VERIFY DRC ...... Sub-Area : 1 of 1
  VERIFY DRC ...... Sub-Area : 1 complete 13 Viols.

  Verification Complete : 13 Viols.

 *** End Verify DRC (CPU: 0:00:00.1  ELAPSED TIME: 0.00  MEM: 169.3M) ***

<CMD> selectMarker 19.4600 20.9300 19.5400 21.0600 2 1 25
<CMD> deselectAll
<CMD> selectMarker 19.4350 14.1150 19.5650 14.1950 1 1 25
<CMD> fit
<CMD> deselectAll
<CMD> fit
<CMD> fit
<CMD> fit
<CMD> gui_select -rect {7.155 4.775 7.947 3.421}
<CMD> gui_select -rect {-5.726 21.387 13.363 19.141}
<CMD> deselectAll
<CMD> verify_connectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Jun 13 11:35:39 2023

Design Name: TOP
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (26.0000, 26.0300)
Error Limit = 1000; Warning Limit = 50
Check all nets
Multi-CPU acceleration using 8 CPU(s).

Begin Summary 
    3 Problem(s) (IMPVFC-94): The net has dangling wire(s).
    3 total info(s) created.
End Summary

End Time: Tue Jun 13 11:35:41 2023
Time Elapsed: 0:00:02.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 3 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.5  MEM: 6.250M)

<CMD> timeDesign -postCTS -hold
 Reset EOS DB
Ignoring AAE DB Resetting ...
The design is extracted. Skipping tQuantus.
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2006.8M)
Extraction called for design 'TOP' of instances=226 and nets=209 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2006.812M)
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
*** Calculating scaling factor for BC libraries using the default operating condition of each library.
Total number of fetched objects 207
AAE_INFO-618: Total number of nets in the design is 209,  97.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2509.09 CPU=0:00:00.1 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_97145_CadenceServer3.localdomain_Team14_O9WiWz/.AAE_ux2SJV/.AAE_97145/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2509.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2509.1M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View func@BC_rcbest0.hold -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View func@BC_rcbest0.hold -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 207
AAE_INFO-618: Total number of nets in the design is 209,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2517.14 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:06:52 mem=2517.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 func@BC_rcbest0.hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -9.184  |   N/A   | -9.184  |
|           TNS (ns):| -45.919 |   N/A   | -45.919 |
|    Violating Paths:|    5    |   N/A   |    5    |
|          All Paths:|   15    |   N/A   |   15    |
+--------------------+---------+---------+---------+

Density: 95.000%
       (100.000% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.86 sec
Total Real time: 1.0 sec
Total Memory Usage: 1986.050781 Mbytes
Reset AAE Options
<CMD> report_power
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 45nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
*** Calculating scaling factor for WC libraries using the default operating condition of each library.
Total number of fetched objects 207
AAE_INFO-618: Total number of nets in the design is 209,  97.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=2510.86 CPU=0:00:00.1 REAL=0:00:00.0)
Save waveform /tmp/innovus_temp_97145_CadenceServer3.localdomain_Team14_O9WiWz/.AAE_ux2SJV/.AAE_97145/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2510.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2510.9M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
**WARN: (IMPESI-2017):	There is no coupling capacitance found in the design. Use setDelayCalMode -siAware false to perform base delay analysis. SI analysis requires the parasitics database to contain coupling capacitance. To perform SI analysis, use 'setExtractRCMode -coupled true' prior to extraction or load a SPEF with coupling capacitance and re-run. If the design is small and does not have any coupling, this message can be ignored.
Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View func@WC_rcworst125.setup -- Total Number of Nets Analyzed = 207. 
Total number of fetched objects 207
AAE_INFO-618: Total number of nets in the design is 209,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=2499.83 CPU=0:00:00.0 REAL=0:00:00.0)

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1493.30MB/1493.30MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1493.30MB/1493.30MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1493.30MB/1493.30MB)

Begin Processing Signal Activity


Starting Activity Propagation
2023-Jun-13 11:39:10 (2023-Jun-13 05:39:10 GMT)
2023-Jun-13 11:39:10 (2023-Jun-13 05:39:10 GMT): 10%
2023-Jun-13 11:39:10 (2023-Jun-13 05:39:10 GMT): 20%
2023-Jun-13 11:39:10 (2023-Jun-13 05:39:10 GMT): 30%

Finished Activity Propagation
2023-Jun-13 11:39:10 (2023-Jun-13 05:39:10 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1493.30MB/1493.30MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2023-Jun-13 11:39:10 (2023-Jun-13 05:39:10 GMT)
2023-Jun-13 11:39:10 (2023-Jun-13 05:39:10 GMT): 10%
2023-Jun-13 11:39:10 (2023-Jun-13 05:39:10 GMT): 20%
2023-Jun-13 11:39:10 (2023-Jun-13 05:39:10 GMT): 30%
2023-Jun-13 11:39:10 (2023-Jun-13 05:39:10 GMT): 40%
2023-Jun-13 11:39:10 (2023-Jun-13 05:39:10 GMT): 50%
2023-Jun-13 11:39:10 (2023-Jun-13 05:39:10 GMT): 60%
2023-Jun-13 11:39:10 (2023-Jun-13 05:39:10 GMT): 70%
2023-Jun-13 11:39:10 (2023-Jun-13 05:39:10 GMT): 80%
2023-Jun-13 11:39:10 (2023-Jun-13 05:39:10 GMT): 90%

Finished Calculating power
2023-Jun-13 11:39:10 (2023-Jun-13 05:39:10 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1498.62MB/1498.62MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1498.62MB/1498.62MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1498.62MB/1498.62MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 16.10-p004_1 (64bit) 05/12/2016 14:48 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2023-Jun-13 11:39:10 (2023-Jun-13 05:39:10 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: TOP
*
*	Liberty Libraries used:
*	        func@WC_rcworst125.setup: slow_vdd1v0_basicCells.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.01031118 	   73.1977%
Total Switching Power:       0.00376497 	   26.7270%
Total Leakage Power:         0.00001060 	    0.0752%
Total Power:                 0.01408674
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.003343    0.000105   6.647e-07    0.003449       24.48
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                   0.006968     0.00366   9.932e-06     0.01064       75.52
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                            0.01031    0.003765    1.06e-05     0.01409         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9    0.01031    0.003765    1.06e-05     0.01409         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:         alu_inst/F_reg[3] (DFFRHQX1): 	  0.000708
* 		Highest Leakage Power:        alu_inst/g36716789 (OAI222X4): 	 2.554e-07
* 		Total Cap: 	2.53784e-13 F
* 		Total instances in design:   191
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1498.62MB/1498.62MB)

ambiguous command name "report_clock": report_clock_gating_check report_clock_propagation report_clock_timing report_clocks
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
ambiguous command name "ccopt": ccopt_add_exclusion_drivers ccopt_design ccopt_pro
<CMD> ctd_win
Rebuilding timing graph...
Rebuilding timing graph done.
<CMD> ctd_win
Rebuilding timing graph...
Rebuilding timing graph done.
<CMD> setLayerPreference net -isVisible 0
<CMD> setLayerPreference power -isVisible 0
<CMD> setLayerPreference pgPower -isVisible 0
<CMD> setLayerPreference pgGround -isVisible 0
<CMD> setLayerPreference shield -isVisible 0
<CMD> setLayerPreference unknowState -isVisible 0
<CMD> setLayerPreference metalFill -isVisible 0
<CMD> setLayerPreference clock -isVisible 0
<CMD> setLayerPreference whatIfShape -isVisible 0
<CMD> setLayerPreference net -isVisible 1
<CMD> setLayerPreference power -isVisible 1
<CMD> setLayerPreference pgPower -isVisible 1
<CMD> setLayerPreference pgGround -isVisible 1
<CMD> setLayerPreference shield -isVisible 1
<CMD> setLayerPreference unknowState -isVisible 1
<CMD> setLayerPreference metalFill -isVisible 1
<CMD> setLayerPreference clock -isVisible 1
<CMD> setLayerPreference whatIfShape -isVisible 1
<CMD> setLayerPreference net -isVisible 0
<CMD> setLayerPreference power -isVisible 0
<CMD> setLayerPreference pgPower -isVisible 0
<CMD> setLayerPreference pgGround -isVisible 0
<CMD> setLayerPreference shield -isVisible 0
<CMD> setLayerPreference unknowState -isVisible 0
<CMD> setLayerPreference metalFill -isVisible 0
<CMD> setLayerPreference clock -isVisible 0
<CMD> setLayerPreference whatIfShape -isVisible 0
<CMD> setLayerPreference clock -isVisible 1
<CMD> setLayerPreference clock -isVisible 0
<CMD> setLayerPreference clock -isVisible 1
<CMD> setLayerPreference net -isVisible 1
<CMD> setLayerPreference power -isVisible 1
<CMD> setLayerPreference pgPower -isVisible 1
<CMD> setLayerPreference pgGround -isVisible 1
<CMD> setLayerPreference shield -isVisible 1
<CMD> setLayerPreference unknowState -isVisible 1
<CMD> setLayerPreference metalFill -isVisible 1
<CMD> setLayerPreference clock -isVisible 1
<CMD> setLayerPreference whatIfShape -isVisible 1
invalid command name "hide_gui"
invalid command name "gui_hide"
<CMD> win off
<CMD> dbGet 0x7fa76b8246a0.name
<CMD> saveNetlist TOP.lvs_netlist.vg -flat -includePowerGround -phys -excludeLeafCell
Writing Netlist "TOP.lvs_netlist.vg" ...
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
Creating all pg connections for top cell (TOP).
<CMD> streamOut acc.merged.gds -mapFile /home/cad/VLSI2Lab/Digital/PnR/editted.map -mode ALL -units 2000 -merge /home/cad/VLSI2Lab/Digital/library/gsclib045.gds -dieAreaAsBoundary -stripes 1 -structureName accu -libName DesignLib
Finding the highest version number among the merge files
Merge file: /home/cad/VLSI2Lab/Digital/library/gsclib045.gds has version number: 5

Parse map file...
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (Cont Metal1) of a VIA object is(are) specified in map file '/home/cad/VLSI2Lab/Digital/PnR/editted.map'. A VIA object needs 3 layers (Poly Cont Metal1) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): Poly or remove VIA construct(s) from the map file for the following layer(s): Cont Metal1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (Cont Metal1) of a VIAFILL object is(are) specified in map file '/home/cad/VLSI2Lab/Digital/PnR/editted.map'. A VIAFILL object needs 3 layers (Poly Cont Metal1) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): Poly or remove VIAFILL construct(s) from the map file for the following layer(s): Cont Metal1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 2 layer(s) (Cont Metal1) of a VIAFILLOPC object is(are) specified in map file '/home/cad/VLSI2Lab/Digital/PnR/editted.map'. A VIAFILLOPC object needs 3 layers (Poly Cont Metal1) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): Poly or remove VIAFILLOPC construct(s) from the map file for the following layer(s): Cont Metal1.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 1 layer(s) (Metal4) of a VIA object is(are) specified in map file '/home/cad/VLSI2Lab/Digital/PnR/editted.map'. A VIA object needs 3 layers (Metal4 Via4 Metal5) being specified at the same time in the map file. Add VIA contruct(s) to the map file for the following layer(s): Via4 Metal5 or remove VIA construct(s) from the map file for the following layer(s): Metal4.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 1 layer(s) (Metal4) of a VIAFILL object is(are) specified in map file '/home/cad/VLSI2Lab/Digital/PnR/editted.map'. A VIAFILL object needs 3 layers (Metal4 Via4 Metal5) being specified at the same time in the map file. Add VIAFILL contruct(s) to the map file for the following layer(s): Via4 Metal5 or remove VIAFILL construct(s) from the map file for the following layer(s): Metal4.
Type 'man IMPOGDS-399' for more detail.
**WARN: (IMPOGDS-399):	 Only 1 layer(s) (Metal4) of a VIAFILLOPC object is(are) specified in map file '/home/cad/VLSI2Lab/Digital/PnR/editted.map'. A VIAFILLOPC object needs 3 layers (Metal4 Via4 Metal5) being specified at the same time in the map file. Add VIAFILLOPC contruct(s) to the map file for the following layer(s): Via4 Metal5 or remove VIAFILLOPC construct(s) from the map file for the following layer(s): Metal4.
Type 'man IMPOGDS-399' for more detail.
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
**WARN: The GDSII cell 'accu_VIA0' is empty.
**WARN: The GDSII cell 'accu_VIA1' is empty.
**WARN: The GDSII cell 'accu_VIA2' is empty.
**WARN: The GDSII cell 'accu_VIA3' is empty.
**WARN: The GDSII cell 'accu_VIA4' is empty.
**WARN: The GDSII cell 'accu_VIA5' is empty.
**WARN: The GDSII cell 'accu_VIA13' is empty.
**WARN: The GDSII cell 'accu_VIA14' is empty.
**WARN: The GDSII cell 'accu_VIA15' is empty.
**WARN: The GDSII cell 'accu_VIA16' is empty.
Statistics for GDS generated (version 5)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    233                             COMP
    234                          DIEAREA
    6                               Cont
    7                             Metal1
    8                               Via1
    9                             Metal2
    10                              Via2
    11                            Metal3
    30                              Via3
    31                            Metal4
    7                             Metal1
    9                             Metal2
    11                            Metal3
    31                            Metal4


Stream Out Information Processed for GDS version 5:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                            226

Ports/Pins                            19
    metal layer Metal3                13
    metal layer Metal4                 6

Nets                                1651
    metal layer Metal1                20
    metal layer Metal2               898
    metal layer Metal3               573
    metal layer Metal4               160

    Via Instances                   1479

Special Nets                          35
    metal layer Metal1                35

    Via Instances                    686

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                 226
    metal layer Metal1                 4
    metal layer Metal2               152
    metal layer Metal3                61
    metal layer Metal4                 9


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

Merging with GDS libraries
Scanning GDS file /home/cad/VLSI2Lab/Digital/library/gsclib045.gds to register cell name ......
Merging GDS file /home/cad/VLSI2Lab/Digital/library/gsclib045.gds ......
	****** Merge file: /home/cad/VLSI2Lab/Digital/library/gsclib045.gds has version number: 5.
	****** Merge file: /home/cad/VLSI2Lab/Digital/library/gsclib045.gds has units: 2000 per micron.
	****** unit scaling factor = 1 ******
**WARN: (IMPOGDS-1176):	There are 10 empty cells. Check innovus.log# for the details.
  It is probably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!

*** Memory Usage v#1 (Current mem = 2147.852M, initial mem = 165.195M) ***
*** Message Summary: 109 warning(s), 3 error(s)

--- Ending "Innovus" (totcpu=0:25:28, real=5:52:25, mem=2147.9M) ---
