# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../multichannel-analysis.srcs/sources_1/ip/clk_wiz_0" \
"top_tb_time_impl.v" \

# Do not sort compile order
nosort
