
nios_software.elf:     file format elf32-littlenios2
nios_software.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x0000822c

Program Header:
    LOAD off    0x00001000 vaddr 0x00008000 paddr 0x00008000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00008020 paddr 0x00008020 align 2**12
         filesz 0x000037a4 memsz 0x000037a4 flags r-x
    LOAD off    0x000047c4 vaddr 0x0000b7c4 paddr 0x0000ce24 align 2**12
         filesz 0x00001660 memsz 0x00001660 flags rw-
    LOAD off    0x00006484 vaddr 0x0000e484 paddr 0x0000e484 align 2**12
         filesz 0x00000000 memsz 0x00000138 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00008000  00008000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   0000020c  00008020  00008020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00003460  0000822c  0000822c  0000122c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000138  0000b68c  0000b68c  0000468c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001660  0000b7c4  0000ce24  000047c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000138  0000e484  0000e484  00006484  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory2_0 00000000  0000e5bc  0000e5bc  00005e24  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  00005e24  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 000006f8  00000000  00000000  00005e48  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0000a142  00000000  00000000  00006540  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000034ee  00000000  00000000  00010682  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000355e  00000000  00000000  00013b70  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00000e08  00000000  00000000  000170d0  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00002106  00000000  00000000  00017ed8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00001e56  00000000  00000000  00019fde  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000040  00000000  00000000  0001be34  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000002e8  00000000  00000000  0001be78  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  0001e039  2**0
                  CONTENTS, READONLY
 18 .cpu          0000000c  00000000  00000000  0001e03c  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  0001e048  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  0001e049  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  0001e04a  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  0001e04e  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  0001e052  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   0000000b  00000000  00000000  0001e056  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    0000000b  00000000  00000000  0001e061  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   0000000b  00000000  00000000  0001e06c  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 0000000b  00000000  00000000  0001e077  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 00000053  00000000  00000000  0001e082  2**0
                  CONTENTS, READONLY
 29 .jdi          00004237  00000000  00000000  0001e0d5  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     00043298  00000000  00000000  0002230c  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00008000 l    d  .entry	00000000 .entry
00008020 l    d  .exceptions	00000000 .exceptions
0000822c l    d  .text	00000000 .text
0000b68c l    d  .rodata	00000000 .rodata
0000b7c4 l    d  .rwdata	00000000 .rwdata
0000e484 l    d  .bss	00000000 .bss
0000e5bc l    d  .onchip_memory2_0	00000000 .onchip_memory2_0
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../nios_software_bsp//obj/HAL/src/crt0.o
00008264 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 lab4_main.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
000086ec l     F .text	0000006c udivmodsi4
00000000 l    df *ABS*	00000000 rand.c
00000000 l    df *ABS*	00000000 time.c
00000000 l    df *ABS*	00000000 gettimeofdayr.c
00000000 l    df *ABS*	00000000 impure.c
0000b7c4 l     O .rwdata	00000424 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 alt_gettod.c
00000000 l    df *ABS*	00000000 alt_load.c
00008c84 l     F .text	00000064 alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
00008fac l     F .text	00000038 alt_dev_reg
0000bbe8 l     O .rwdata	00001060 jtag_uart_0
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
00009288 l     F .text	00000204 altera_avalon_jtag_uart_irq
0000948c l     F .text	000000a8 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_close.c
00009d44 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
00009e88 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00009eb4 l     F .text	00000050 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
0000a34c l     F .text	000000e0 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
0000a4a4 l     F .text	00000050 alt_get_errno
0000a4f4 l     F .text	000000f4 alt_file_locked
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 alt_exit.c
0000e4b8 g     O .bss	00000004 alt_instruction_exception_handler
00008d68 g     F .text	00000078 alt_main
0000e4bc g     O .bss	00000100 alt_irq
0000ce24 g       *ABS*	00000000 __flash_rwdata_start
000088e4 g     F .text	00000058 _gettimeofday_r
00008454 g     F .text	000000ac audioRegWrite
0000a7c8 g     F .text	00000020 altera_nios2_gen2_irq_init
00000000  w      *UND*	00000000 __errno
00008000 g     F .entry	0000000c __reset
00008020 g       *ABS*	00000000 __flash_exceptions_start
0000e48c g     O .bss	00000004 errno
0000e4a4 g     O .bss	00000004 alt_argv
00014df0 g       *ABS*	00000000 _gp
00008f7c g     F .text	00000030 usleep
0000cc70 g     O .rwdata	00000180 alt_fd_list
0000a7e8 g     F .text	00000090 alt_find_dev
0000abc4 g     F .text	00000138 memcpy
0000a42c g     F .text	00000078 alt_io_redirect
0000b68c g       *ABS*	00000000 __DTOR_END__
0000aa60 g     F .text	0000009c alt_exception_cause_generated_bad_addr
00008614 g     F .text	00000074 i2cStart
00009688 g     F .text	0000020c altera_avalon_jtag_uart_read
00000000  w      *UND*	00000000 malloc
00008000 g       *ABS*	00000000 __alt_mem_onchip_memory2_0
00008808 g     F .text	00000008 .hidden __udivsi3
0000e490 g     O .bss	00000008 alt_timezone
0000ce18 g     O .rwdata	00000004 alt_max_fd
0000b03c g     F .text	0000061c .hidden __umoddi3
0000cdf8 g     O .rwdata	00000004 _global_impure_ptr
0000e5bc g       *ABS*	00000000 __bss_end
0000a25c g     F .text	000000f0 alt_iic_isr_register
00008e78 g     F .text	00000104 alt_tick
00008688 g     F .text	00000064 i2cStop
0000a210 g     F .text	0000004c alt_ic_irq_enabled
00008de0 g     F .text	00000098 alt_alarm_stop
0000e4b4 g     O .bss	00000004 alt_irq_active
000080fc g     F .exceptions	000000d0 alt_irq_handler
0000cc48 g     O .rwdata	00000028 alt_dev_null
00009e6c g     F .text	0000001c alt_dcache_flush_all
0000ce24 g       *ABS*	00000000 __ram_rwdata_end
0000ce10 g     O .rwdata	00000008 alt_dev_list
0000b7c4 g       *ABS*	00000000 __ram_rodata_end
00008810 g     F .text	00000008 .hidden __umodsi3
0000e5bc g       *ABS*	00000000 end
000091c4 g     F .text	000000c4 altera_avalon_jtag_uart_init
000081cc g     F .exceptions	00000060 alt_instruction_exception_entry
0000b68c g       *ABS*	00000000 __CTOR_LIST__
00010000 g       *ABS*	00000000 __alt_stack_pointer
00009894 g     F .text	00000218 altera_avalon_jtag_uart_write
0000aea8 g     F .text	00000194 __call_exitprocs
0000822c g     F .text	0000003c _start
0000e4ac g     O .bss	00000004 _alt_tick_rate
00008830 g     F .text	00000064 rand
0000e4b0 g     O .bss	00000004 _alt_nticks
00009018 g     F .text	00000048 alt_sys_init
0000ad94 g     F .text	00000114 __register_exitproc
00008304 g     F .text	00000150 codecInit
00009534 g     F .text	00000068 altera_avalon_jtag_uart_close
00008a48 g     F .text	00000028 .hidden __mulsi3
0000b7c4 g       *ABS*	00000000 __ram_rwdata_start
0000b68c g       *ABS*	00000000 __ram_rodata_start
00009060 g     F .text	00000060 altera_avalon_jtag_uart_read_fd
0000a98c g     F .text	000000d4 alt_get_fd
00009bec g     F .text	00000158 alt_busy_sleep
0000ab48 g     F .text	0000007c memcmp
00009120 g     F .text	00000050 altera_avalon_jtag_uart_close_fd
0000e5bc g       *ABS*	00000000 __alt_stack_base
00009170 g     F .text	00000054 altera_avalon_jtag_uart_ioctl_fd
0000cdf0 g     O .rwdata	00000004 i2cDataBit_ptr
0000a878 g     F .text	00000114 alt_find_file
00009f04 g     F .text	000000a4 alt_dev_llist_insert
00008a70 g     F .text	00000214 gettimeofday
0000e484 g       *ABS*	00000000 __bss_start
00008268 g     F .text	0000009c main
0000e4a8 g     O .bss	00000004 alt_envp
000090c0 g     F .text	00000060 altera_avalon_jtag_uart_write_fd
00008818 g     F .text	00000018 srand
00008894 g     F .text	00000050 time
0000ce1c g     O .rwdata	00000004 alt_errno
00008758 g     F .text	00000054 .hidden __divsi3
0000b68c g       *ABS*	00000000 __CTOR_END__
0000b68c g       *ABS*	00000000 __flash_rodata_start
0000b68c g       *ABS*	00000000 __DTOR_LIST__
00008fe4 g     F .text	00000034 alt_irq_init
0000a748 g     F .text	00000080 alt_release_fd
0000b6c4 g     O .rodata	00000100 .hidden __clz_tab
0000aafc g     F .text	00000014 atexit
0000cdfc g     O .rwdata	00000004 _impure_ptr
0000e4a0 g     O .bss	00000004 alt_argc
0000a004 g     F .text	0000005c _do_dtors
00008020 g       .exceptions	00000000 alt_irq_entry
0000e484 g     O .bss	00000004 busBridgePtr
0000ce08 g     O .rwdata	00000008 alt_fs_list
0000e498 g     O .bss	00000008 alt_resettime
00008020 g       *ABS*	00000000 __ram_exceptions_start
0000a07c g     F .text	00000050 alt_ic_isr_register
0000cdf4 g     O .rwdata	00000004 i2cClockBit_ptr
0000ce24 g       *ABS*	00000000 _edata
0000e5bc g       *ABS*	00000000 _end
0000822c g       *ABS*	00000000 __ram_exceptions_end
0000959c g     F .text	000000ec altera_avalon_jtag_uart_ioctl
0000a16c g     F .text	000000a4 alt_ic_irq_disable
0000ab10 g     F .text	00000038 exit
000087ac g     F .text	0000005c .hidden __modsi3
00010000 g       *ABS*	00000000 __alt_data_end
00008020 g     F .exceptions	00000000 alt_exception
0000b658 g     F .text	00000034 _exit
00009aac g     F .text	00000140 alt_alarm_start
0000893c g     F .text	0000010c .hidden __muldi3
00008500 g     F .text	00000114 i2cWriteByte
0000acfc g     F .text	00000098 strlen
0000a5e8 g     F .text	00000160 open
0000a060 g     F .text	0000001c alt_icache_flush_all
0000ce20 g     O .rwdata	00000004 alt_priority_mask
0000a0cc g     F .text	000000a0 alt_ic_irq_enable
0000e488 g     O .bss	00000004 dataToWrite
0000ce00 g     O .rwdata	00000008 alt_alarm_list
00009fa8 g     F .text	0000005c _do_ctors
00009d94 g     F .text	000000d8 close
00008ce8 g     F .text	00000080 alt_load
00000000  w      *UND*	00000000 free



Disassembly of section .entry:

00008000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
    8000:	00400034 	movhi	at,0
    ori r1, r1, %lo(_start)
    8004:	08608b14 	ori	at,at,33324
    jmp r1
    8008:	0800683a 	jmp	at
	...

Disassembly of section .exceptions:

00008020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
    8020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
    8024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
    8028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
    802c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
    8030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
    8034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
    8038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
    803c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
    8040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
    8044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
    8048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
    804c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
    8050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
    8054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
    8058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
    805c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
    8060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
    8064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
    8068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
    806c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
    8070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
    8074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
    8078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
    807c:	10000326 	beq	r2,zero,808c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
    8080:	20000226 	beq	r4,zero,808c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
    8084:	00080fc0 	call	80fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
    8088:	00000706 	br	80a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
    808c:	df401215 	stw	ea,72(sp)
        ldhu.n  r2, 0(r4)
        ldhu.n  r3, 2(r4)
        slli.n  r3, r3, 16
        or.n    r2, r2, r3 /* Instruction that caused exception */
#else
        ldw   r2, -4(ea)   /* Instruction that caused exception */
    8090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
    8094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
    8098:	00081cc0 	call	81cc <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
    809c:	1000021e 	bne	r2,zero,80a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
    80a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
    80a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
    80a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
    80ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
    80b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
    80b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
    80b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
    80bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
    80c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
    80c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
    80c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
    80cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
    80d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
    80d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
    80d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
    80dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
    80e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
    80e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
    80e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
    80ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
    80f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
    80f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
    80f8:	ef80083a 	eret

000080fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
    80fc:	defff904 	addi	sp,sp,-28
    8100:	dfc00615 	stw	ra,24(sp)
    8104:	df000515 	stw	fp,20(sp)
    8108:	df000504 	addi	fp,sp,20
  
  /*
   * Notify the operating system that we are at interrupt level.
   */ 
  
  ALT_OS_INT_ENTER();
    810c:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
    8110:	0005313a 	rdctl	r2,ipending
    8114:	e0bffe15 	stw	r2,-8(fp)

  return active;
    8118:	e0bffe17 	ldw	r2,-8(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
    811c:	e0bffb15 	stw	r2,-20(fp)

  do
  {
    i = 0;
    8120:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
    8124:	00800044 	movi	r2,1
    8128:	e0bffc15 	stw	r2,-16(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
    812c:	e0fffb17 	ldw	r3,-20(fp)
    8130:	e0bffc17 	ldw	r2,-16(fp)
    8134:	1884703a 	and	r2,r3,r2
    8138:	10001426 	beq	r2,zero,818c <alt_irq_handler+0x90>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
    813c:	00800074 	movhi	r2,1
    8140:	10b92f04 	addi	r2,r2,-6980
    8144:	e0fffd17 	ldw	r3,-12(fp)
    8148:	180690fa 	slli	r3,r3,3
    814c:	10c5883a 	add	r2,r2,r3
    8150:	10c00017 	ldw	r3,0(r2)
    8154:	00800074 	movhi	r2,1
    8158:	10b92f04 	addi	r2,r2,-6980
    815c:	e13ffd17 	ldw	r4,-12(fp)
    8160:	200890fa 	slli	r4,r4,3
    8164:	21000104 	addi	r4,r4,4
    8168:	1105883a 	add	r2,r2,r4
    816c:	10800017 	ldw	r2,0(r2)
    8170:	1009883a 	mov	r4,r2
    8174:	183ee83a 	callr	r3
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
    8178:	0001883a 	nop
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
    817c:	0005313a 	rdctl	r2,ipending
    8180:	e0bfff15 	stw	r2,-4(fp)

  return active;
    8184:	e0bfff17 	ldw	r2,-4(fp)
    8188:	00000706 	br	81a8 <alt_irq_handler+0xac>
      }
      mask <<= 1;
    818c:	e0bffc17 	ldw	r2,-16(fp)
    8190:	1085883a 	add	r2,r2,r2
    8194:	e0bffc15 	stw	r2,-16(fp)
      i++;
    8198:	e0bffd17 	ldw	r2,-12(fp)
    819c:	10800044 	addi	r2,r2,1
    81a0:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
    81a4:	003fe106 	br	812c <_gp+0xffff333c>

    active = alt_irq_pending ();
    81a8:	e0bffb15 	stw	r2,-20(fp)
    
  } while (active);
    81ac:	e0bffb17 	ldw	r2,-20(fp)
    81b0:	103fdb1e 	bne	r2,zero,8120 <_gp+0xffff3330>

  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
    81b4:	0001883a 	nop
}
    81b8:	e037883a 	mov	sp,fp
    81bc:	dfc00117 	ldw	ra,4(sp)
    81c0:	df000017 	ldw	fp,0(sp)
    81c4:	dec00204 	addi	sp,sp,8
    81c8:	f800283a 	ret

000081cc <alt_instruction_exception_entry>:
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int 
alt_instruction_exception_entry (alt_u32 exception_pc)
{
    81cc:	defffb04 	addi	sp,sp,-20
    81d0:	dfc00415 	stw	ra,16(sp)
    81d4:	df000315 	stw	fp,12(sp)
    81d8:	df000304 	addi	fp,sp,12
    81dc:	e13fff15 	stw	r4,-4(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
    81e0:	00bfffc4 	movi	r2,-1
    81e4:	e0bffd15 	stw	r2,-12(fp)
  badaddr = 0;
    81e8:	e03ffe15 	stw	zero,-8(fp)
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
    81ec:	d0a5b217 	ldw	r2,-26936(gp)
    81f0:	10000726 	beq	r2,zero,8210 <alt_instruction_exception_entry+0x44>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
    81f4:	d0a5b217 	ldw	r2,-26936(gp)
    81f8:	e0fffd17 	ldw	r3,-12(fp)
    81fc:	1809883a 	mov	r4,r3
    8200:	e17fff17 	ldw	r5,-4(fp)
    8204:	e1bffe17 	ldw	r6,-8(fp)
    8208:	103ee83a 	callr	r2
    820c:	00000206 	br	8218 <alt_instruction_exception_entry+0x4c>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
    8210:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
    8214:	0005883a 	mov	r2,zero
}
    8218:	e037883a 	mov	sp,fp
    821c:	dfc00117 	ldw	ra,4(sp)
    8220:	df000017 	ldw	fp,0(sp)
    8224:	dec00204 	addi	sp,sp,8
    8228:	f800283a 	ret

Disassembly of section .text:

0000822c <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
    822c:	06c00074 	movhi	sp,1
    ori sp, sp, %lo(__alt_stack_pointer)
    8230:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
    8234:	06800074 	movhi	gp,1
    ori gp, gp, %lo(_gp)
    8238:	d6937c14 	ori	gp,gp,19952
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
    823c:	00800034 	movhi	r2,0
    ori r2, r2, %lo(__bss_start)
    8240:	10b92114 	ori	r2,r2,58500

    movhi r3, %hi(__bss_end)
    8244:	00c00034 	movhi	r3,0
    ori r3, r3, %lo(__bss_end)
    8248:	18f96f14 	ori	r3,r3,58812

    beq r2, r3, 1f
    824c:	10c00326 	beq	r2,r3,825c <_start+0x30>

0:
    stw zero, (r2)
    8250:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
    8254:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
    8258:	10fffd36 	bltu	r2,r3,8250 <_gp+0xffff3460>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
    825c:	0008ce80 	call	8ce8 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
    8260:	0008d680 	call	8d68 <alt_main>

00008264 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
    8264:	003fff06 	br	8264 <_gp+0xffff3474>

00008268 <main>:
// +++++++++++++++++++++++++++ Misc. Defines +++++++++++++++++++++++++++++++++++++
#define CODEC_I2C_ADDR  0x34
#define FALSE 0
#define TRUE 1

int main(void) {
    8268:	defffb04 	addi	sp,sp,-20
    826c:	dfc00415 	stw	ra,16(sp)
    8270:	df000315 	stw	fp,12(sp)
    8274:	df000304 	addi	fp,sp,12
  alt_u32 i = 0;
    8278:	e03ffd15 	stw	zero,-12(fp)
  alt_u32 randNum;
  volatile bool final_result;
  srand( (unsigned)time(NULL) ); //seed randomizer with epoch
    827c:	0009883a 	mov	r4,zero
    8280:	00088940 	call	8894 <time>
    8284:	1009883a 	mov	r4,r2
    8288:	00088180 	call	8818 <srand>
  final_result = FALSE;
    828c:	e03fff05 	stb	zero,-4(fp)
  final_result = codecInit();
    8290:	00083040 	call	8304 <codecInit>
    8294:	e0bfff05 	stb	r2,-4(fp)

  while (i < (256)){
    8298:	00001606 	br	82f4 <main+0x8c>
	  randNum = rand(); // 0000 - FFFF
    829c:	00088300 	call	8830 <rand>
    82a0:	e0bffe15 	stw	r2,-8(fp)
	  randNum = (randNum % 65535); //16 random not 32 because the full contents are left 16 AND right 16
    82a4:	e0bffe17 	ldw	r2,-8(fp)
    82a8:	1009883a 	mov	r4,r2
    82ac:	017fffd4 	movui	r5,65535
    82b0:	00088100 	call	8810 <__umodsi3>
    82b4:	e0bffe15 	stw	r2,-8(fp)
	  dataToWrite = randNum | (randNum<<16);
    82b8:	e0bffe17 	ldw	r2,-8(fp)
    82bc:	1006943a 	slli	r3,r2,16
    82c0:	e0bffe17 	ldw	r2,-8(fp)
    82c4:	1884b03a 	or	r2,r3,r2
    82c8:	d0a5a615 	stw	r2,-26984(gp)
	  *(busBridgePtr + i) = dataToWrite; // writes to top 16
    82cc:	d0e5a517 	ldw	r3,-26988(gp)
    82d0:	e0bffd17 	ldw	r2,-12(fp)
    82d4:	1085883a 	add	r2,r2,r2
    82d8:	1085883a 	add	r2,r2,r2
    82dc:	1885883a 	add	r2,r3,r2
    82e0:	d0e5a617 	ldw	r3,-26984(gp)
    82e4:	10c00015 	stw	r3,0(r2)
	  i += 1;
    82e8:	e0bffd17 	ldw	r2,-12(fp)
    82ec:	10800044 	addi	r2,r2,1
    82f0:	e0bffd15 	stw	r2,-12(fp)
  volatile bool final_result;
  srand( (unsigned)time(NULL) ); //seed randomizer with epoch
  final_result = FALSE;
  final_result = codecInit();

  while (i < (256)){
    82f4:	e0bffd17 	ldw	r2,-12(fp)
    82f8:	10804030 	cmpltui	r2,r2,256
    82fc:	103fe71e 	bne	r2,zero,829c <_gp+0xffff34ac>
	  *(busBridgePtr + i) = dataToWrite; // writes to top 16
	  i += 1;
  }
  while(1){
	  //
  }
    8300:	003fff06 	br	8300 <_gp+0xffff3510>

00008304 <codecInit>:
  return 0;
}

// ++++++++++++++++++++++++++++++++ CodecInit +++++++++++++++++++++++++++++++++++
bool codecInit(void){
    8304:	defffd04 	addi	sp,sp,-12
    8308:	dfc00215 	stw	ra,8(sp)
    830c:	df000115 	stw	fp,4(sp)
    8310:	df000104 	addi	fp,sp,4
  bool success = TRUE;
    8314:	00800044 	movi	r2,1
    8318:	e0bfff05 	stb	r2,-4(fp)
  if (success)
    831c:	e0bfff03 	ldbu	r2,-4(fp)
    8320:	10000426 	beq	r2,zero,8334 <codecInit+0x30>
    success = audioRegWrite(15, 0x0000);  // reset
    8324:	010003c4 	movi	r4,15
    8328:	000b883a 	mov	r5,zero
    832c:	00084540 	call	8454 <audioRegWrite>
    8330:	e0bfff05 	stb	r2,-4(fp)
  if (success)
    8334:	e0bfff03 	ldbu	r2,-4(fp)
    8338:	10000426 	beq	r2,zero,834c <codecInit+0x48>
    success = audioRegWrite(9, 0x0000);  // inactive interface
    833c:	01000244 	movi	r4,9
    8340:	000b883a 	mov	r5,zero
    8344:	00084540 	call	8454 <audioRegWrite>
    8348:	e0bfff05 	stb	r2,-4(fp)
  //usleep(20*1000);
  if (success)
    834c:	e0bfff03 	ldbu	r2,-4(fp)
    8350:	10000426 	beq	r2,zero,8364 <codecInit+0x60>
    success = audioRegWrite(0, 0x0017);  // Left Line In: set left line in volume
    8354:	0009883a 	mov	r4,zero
    8358:	014005c4 	movi	r5,23
    835c:	00084540 	call	8454 <audioRegWrite>
    8360:	e0bfff05 	stb	r2,-4(fp)
  if (success)
    8364:	e0bfff03 	ldbu	r2,-4(fp)
    8368:	10000426 	beq	r2,zero,837c <codecInit+0x78>
    success = audioRegWrite(1, 0x0017);  // Right Line In: set right line in volume
    836c:	01000044 	movi	r4,1
    8370:	014005c4 	movi	r5,23
    8374:	00084540 	call	8454 <audioRegWrite>
    8378:	e0bfff05 	stb	r2,-4(fp)
  if (success)
    837c:	e0bfff03 	ldbu	r2,-4(fp)
    8380:	10000426 	beq	r2,zero,8394 <codecInit+0x90>
    success = audioRegWrite(2, 0x005B);  // Left Headphone Out: set left line out volume
    8384:	01000084 	movi	r4,2
    8388:	014016c4 	movi	r5,91
    838c:	00084540 	call	8454 <audioRegWrite>
    8390:	e0bfff05 	stb	r2,-4(fp)
  if (success)
    8394:	e0bfff03 	ldbu	r2,-4(fp)
    8398:	10000426 	beq	r2,zero,83ac <codecInit+0xa8>
    success = audioRegWrite(3, 0x005B);  // Right Headphone Out: set right line out volume
    839c:	010000c4 	movi	r4,3
    83a0:	014016c4 	movi	r5,91
    83a4:	00084540 	call	8454 <audioRegWrite>
    83a8:	e0bfff05 	stb	r2,-4(fp)
  if (success)
    83ac:	e0bfff03 	ldbu	r2,-4(fp)
    83b0:	10000426 	beq	r2,zero,83c4 <codecInit+0xc0>
    success = audioRegWrite(4, 0x0015);  // Analogue Audio Path Control: set mic as input and boost it, and enable dac
    83b4:	01000104 	movi	r4,4
    83b8:	01400544 	movi	r5,21
    83bc:	00084540 	call	8454 <audioRegWrite>
    83c0:	e0bfff05 	stb	r2,-4(fp)
  if (success)
    83c4:	e0bfff03 	ldbu	r2,-4(fp)
    83c8:	10000426 	beq	r2,zero,83dc <codecInit+0xd8>
    success = audioRegWrite(5, 0x0000);  // Digital Audio Path Control: disable soft mute
    83cc:	01000144 	movi	r4,5
    83d0:	000b883a 	mov	r5,zero
    83d4:	00084540 	call	8454 <audioRegWrite>
    83d8:	e0bfff05 	stb	r2,-4(fp)
  if (success)
    83dc:	e0bfff03 	ldbu	r2,-4(fp)
    83e0:	10000426 	beq	r2,zero,83f4 <codecInit+0xf0>
    success = audioRegWrite(6, 0);  // power down control: power on all
    83e4:	01000184 	movi	r4,6
    83e8:	000b883a 	mov	r5,zero
    83ec:	00084540 	call	8454 <audioRegWrite>
    83f0:	e0bfff05 	stb	r2,-4(fp)
  if (success)
    83f4:	e0bfff03 	ldbu	r2,-4(fp)
    83f8:	10000426 	beq	r2,zero,840c <codecInit+0x108>
    success = audioRegWrite(7, 0x0042);  // I2S, iwl=16-bits, Enable Master Mode
    83fc:	010001c4 	movi	r4,7
    8400:	01401084 	movi	r5,66
    8404:	00084540 	call	8454 <audioRegWrite>
    8408:	e0bfff05 	stb	r2,-4(fp)
  // success = audioRegWrite(7, 0x0041);  // MSB-First, left justified, iwl=16-bits, Enable Master Mode
  if (success)
    840c:	e0bfff03 	ldbu	r2,-4(fp)
    8410:	10000426 	beq	r2,zero,8424 <codecInit+0x120>
    success = audioRegWrite(8, 0x0020);  // Normal, Base OVer-Sampleing Rate 384 fs (BOSR=1)
    8414:	01000204 	movi	r4,8
    8418:	01400804 	movi	r5,32
    841c:	00084540 	call	8454 <audioRegWrite>
    8420:	e0bfff05 	stb	r2,-4(fp)
  if (success)
    8424:	e0bfff03 	ldbu	r2,-4(fp)
    8428:	10000426 	beq	r2,zero,843c <codecInit+0x138>
    success = audioRegWrite(9, 0x0001);  // active interface
    842c:	01000244 	movi	r4,9
    8430:	01400044 	movi	r5,1
    8434:	00084540 	call	8454 <audioRegWrite>
    8438:	e0bfff05 	stb	r2,-4(fp)

  return success;
    843c:	e0bfff03 	ldbu	r2,-4(fp)
}
    8440:	e037883a 	mov	sp,fp
    8444:	dfc00117 	ldw	ra,4(sp)
    8448:	df000017 	ldw	fp,0(sp)
    844c:	dec00204 	addi	sp,sp,8
    8450:	f800283a 	ret

00008454 <audioRegWrite>:

// +++++++++++++++++++++++++++++ audioRegWrite ++++++++++++++++++++++++++++++++++
// ++ This function writes the given 9 bit data to the specified register in the
// ++ Codec
bool audioRegWrite(alt_u8 codecRegAddr, alt_u16 data16) {
    8454:	defffb04 	addi	sp,sp,-20
    8458:	dfc00415 	stw	ra,16(sp)
    845c:	df000315 	stw	fp,12(sp)
    8460:	df000304 	addi	fp,sp,12
    8464:	2007883a 	mov	r3,r4
    8468:	2805883a 	mov	r2,r5
    846c:	e0fffe05 	stb	r3,-8(fp)
    8470:	e0bfff0d 	sth	r2,-4(fp)
  bool success;
  alt_u8 dataByte, controlByte;
  dataByte = data16 & 0xFF;
    8474:	e0bfff0b 	ldhu	r2,-4(fp)
    8478:	e0bffd05 	stb	r2,-12(fp)
  controlByte = (codecRegAddr << 1) & 0xFE;
    847c:	e0bffe03 	ldbu	r2,-8(fp)
    8480:	1085883a 	add	r2,r2,r2
    8484:	e0bffd45 	stb	r2,-11(fp)
  controlByte |= ((data16 >> 8) & 0x01);
    8488:	e0bfff0b 	ldhu	r2,-4(fp)
    848c:	1004d23a 	srli	r2,r2,8
    8490:	1080004c 	andi	r2,r2,1
    8494:	1007883a 	mov	r3,r2
    8498:	e0bffd43 	ldbu	r2,-11(fp)
    849c:	1884b03a 	or	r2,r3,r2
    84a0:	e0bffd45 	stb	r2,-11(fp)
  i2cStart();
    84a4:	00086140 	call	8614 <i2cStart>
  success = i2cWriteByte(CODEC_I2C_ADDR);
    84a8:	01000d04 	movi	r4,52
    84ac:	00085000 	call	8500 <i2cWriteByte>
    84b0:	e0bffd85 	stb	r2,-10(fp)
  success = i2cWriteByte(controlByte);
    84b4:	e0bffd43 	ldbu	r2,-11(fp)
    84b8:	1009883a 	mov	r4,r2
    84bc:	00085000 	call	8500 <i2cWriteByte>
    84c0:	e0bffd85 	stb	r2,-10(fp)
  success = i2cWriteByte(dataByte);
    84c4:	e0bffd03 	ldbu	r2,-12(fp)
    84c8:	1009883a 	mov	r4,r2
    84cc:	00085000 	call	8500 <i2cWriteByte>
    84d0:	e0bffd85 	stb	r2,-10(fp)
  i2cStop();
    84d4:	00086880 	call	8688 <i2cStop>
    
  usleep(7*1000);
    84d8:	0106d604 	movi	r4,7000
    84dc:	0008f7c0 	call	8f7c <usleep>
  usleep(50*1000);
    84e0:	0130d414 	movui	r4,50000
    84e4:	0008f7c0 	call	8f7c <usleep>
  return success;
    84e8:	e0bffd83 	ldbu	r2,-10(fp)
}
    84ec:	e037883a 	mov	sp,fp
    84f0:	dfc00117 	ldw	ra,4(sp)
    84f4:	df000017 	ldw	fp,0(sp)
    84f8:	dec00204 	addi	sp,sp,8
    84fc:	f800283a 	ret

00008500 <i2cWriteByte>:

// +++++++++++++++++++++++++++++ i2cWriteByte ++++++++++++++++++++++++++++++++++
bool i2cWriteByte(alt_u8 Data) { // return true if device response ack
    8500:	defffa04 	addi	sp,sp,-24
    8504:	dfc00515 	stw	ra,20(sp)
    8508:	df000415 	stw	fp,16(sp)
    850c:	df000404 	addi	fp,sp,16
    8510:	2005883a 	mov	r2,r4
    8514:	e0bfff05 	stb	r2,-4(fp)
  alt_u8 Mask = 0x80;
    8518:	00bfe004 	movi	r2,-128
    851c:	e0bffc05 	stb	r2,-16(fp)
  bool success;
  int i;
    
  i2cDataBitDirection = 1;
    8520:	d0a00017 	ldw	r2,-32768(gp)
    8524:	10800104 	addi	r2,r2,4
    8528:	00c00044 	movi	r3,1
    852c:	10c00015 	stw	r3,0(r2)
  for(i=0; i<8; i++) {
    8530:	e03ffd15 	stw	zero,-12(fp)
    8534:	00001c06 	br	85a8 <i2cWriteByte+0xa8>
    i2cClockBit = 0;
    8538:	d0a00117 	ldw	r2,-32764(gp)
    853c:	10000015 	stw	zero,0(r2)
    if (Data & Mask) {
    8540:	e0ffff03 	ldbu	r3,-4(fp)
    8544:	e0bffc03 	ldbu	r2,-16(fp)
    8548:	1884703a 	and	r2,r3,r2
    854c:	10803fcc 	andi	r2,r2,255
    8550:	10000426 	beq	r2,zero,8564 <i2cWriteByte+0x64>
      i2cDataBit = 1;
    8554:	d0a00017 	ldw	r2,-32768(gp)
    8558:	00c00044 	movi	r3,1
    855c:	10c00015 	stw	r3,0(r2)
    8560:	00000206 	br	856c <i2cWriteByte+0x6c>
    } else {
      i2cDataBit = 0;
    8564:	d0a00017 	ldw	r2,-32768(gp)
    8568:	10000015 	stw	zero,0(r2)
    }
    Mask >>= 1;
    856c:	e0bffc03 	ldbu	r2,-16(fp)
    8570:	1004d07a 	srli	r2,r2,1
    8574:	e0bffc05 	stb	r2,-16(fp)
    SCL_DELAY;
    8578:	01000044 	movi	r4,1
    857c:	0008f7c0 	call	8f7c <usleep>
    i2cClockBit = 1;
    8580:	d0a00117 	ldw	r2,-32764(gp)
    8584:	00c00044 	movi	r3,1
    8588:	10c00015 	stw	r3,0(r2)
    SCL_DELAY;
    858c:	01000044 	movi	r4,1
    8590:	0008f7c0 	call	8f7c <usleep>
    i2cClockBit = 0;
    8594:	d0a00117 	ldw	r2,-32764(gp)
    8598:	10000015 	stw	zero,0(r2)
  alt_u8 Mask = 0x80;
  bool success;
  int i;
    
  i2cDataBitDirection = 1;
  for(i=0; i<8; i++) {
    859c:	e0bffd17 	ldw	r2,-12(fp)
    85a0:	10800044 	addi	r2,r2,1
    85a4:	e0bffd15 	stw	r2,-12(fp)
    85a8:	e0bffd17 	ldw	r2,-12(fp)
    85ac:	10800210 	cmplti	r2,r2,8
    85b0:	103fe11e 	bne	r2,zero,8538 <_gp+0xffff3748>
    SCL_DELAY;
    i2cClockBit = 0;
    }
    
    // get ack
    i2cDataBitDirection = 0;
    85b4:	d0a00017 	ldw	r2,-32768(gp)
    85b8:	10800104 	addi	r2,r2,4
    85bc:	10000015 	stw	zero,0(r2)
    SCL_DELAY;
    85c0:	01000044 	movi	r4,1
    85c4:	0008f7c0 	call	8f7c <usleep>
    i2cClockBit = 1;
    85c8:	d0a00117 	ldw	r2,-32764(gp)
    85cc:	00c00044 	movi	r3,1
    85d0:	10c00015 	stw	r3,0(r2)
    SCL_DELAY;
    85d4:	01000044 	movi	r4,1
    85d8:	0008f7c0 	call	8f7c <usleep>
    success = ((i2cDataBit && 1) == 0) ? TRUE : FALSE;
    85dc:	d0a00017 	ldw	r2,-32768(gp)
    85e0:	10800017 	ldw	r2,0(r2)
    85e4:	1005003a 	cmpeq	r2,r2,zero
    85e8:	e0bffe05 	stb	r2,-8(fp)
    i2cClockBit = 0; // clock low         
    85ec:	d0a00117 	ldw	r2,-32764(gp)
    85f0:	10000015 	stw	zero,0(r2)
    SCL_DELAY; // clock low delay
    85f4:	01000044 	movi	r4,1
    85f8:	0008f7c0 	call	8f7c <usleep>
    return success;
    85fc:	e0bffe03 	ldbu	r2,-8(fp)
}    
    8600:	e037883a 	mov	sp,fp
    8604:	dfc00117 	ldw	ra,4(sp)
    8608:	df000017 	ldw	fp,0(sp)
    860c:	dec00204 	addi	sp,sp,8
    8610:	f800283a 	ret

00008614 <i2cStart>:

// ++++++++++++++++++++++++++++++++ i2cStart +++++++++++++++++++++++++++++++++++
void i2cStart(void) {
    8614:	defffe04 	addi	sp,sp,-8
    8618:	dfc00115 	stw	ra,4(sp)
    861c:	df000015 	stw	fp,0(sp)
    8620:	d839883a 	mov	fp,sp
  i2cDataBitDirection = 1;
    8624:	d0a00017 	ldw	r2,-32768(gp)
    8628:	10800104 	addi	r2,r2,4
    862c:	00c00044 	movi	r3,1
    8630:	10c00015 	stw	r3,0(r2)
  i2cDataBit = 1;
    8634:	d0a00017 	ldw	r2,-32768(gp)
    8638:	00c00044 	movi	r3,1
    863c:	10c00015 	stw	r3,0(r2)
  i2cClockBit = 1;
    8640:	d0a00117 	ldw	r2,-32764(gp)
    8644:	00c00044 	movi	r3,1
    8648:	10c00015 	stw	r3,0(r2)
  SCL_DELAY;
    864c:	01000044 	movi	r4,1
    8650:	0008f7c0 	call	8f7c <usleep>
  i2cDataBit = 0;
    8654:	d0a00017 	ldw	r2,-32768(gp)
    8658:	10000015 	stw	zero,0(r2)
  SCL_DELAY;
    865c:	01000044 	movi	r4,1
    8660:	0008f7c0 	call	8f7c <usleep>
  i2cClockBit = 0;
    8664:	d0a00117 	ldw	r2,-32764(gp)
    8668:	10000015 	stw	zero,0(r2)
  SCL_DELAY;
    866c:	01000044 	movi	r4,1
    8670:	0008f7c0 	call	8f7c <usleep>
}
    8674:	e037883a 	mov	sp,fp
    8678:	dfc00117 	ldw	ra,4(sp)
    867c:	df000017 	ldw	fp,0(sp)
    8680:	dec00204 	addi	sp,sp,8
    8684:	f800283a 	ret

00008688 <i2cStop>:

// ++++++++++++++++++++++++++++++++ i2cStop +++++++++++++++++++++++++++++++++++
void i2cStop(void) {
    8688:	defffe04 	addi	sp,sp,-8
    868c:	dfc00115 	stw	ra,4(sp)
    8690:	df000015 	stw	fp,0(sp)
    8694:	d839883a 	mov	fp,sp
  i2cDataBitDirection = 1;
    8698:	d0a00017 	ldw	r2,-32768(gp)
    869c:	10800104 	addi	r2,r2,4
    86a0:	00c00044 	movi	r3,1
    86a4:	10c00015 	stw	r3,0(r2)
  i2cDataBit = 0;
    86a8:	d0a00017 	ldw	r2,-32768(gp)
    86ac:	10000015 	stw	zero,0(r2)
  i2cClockBit = 1;
    86b0:	d0a00117 	ldw	r2,-32764(gp)
    86b4:	00c00044 	movi	r3,1
    86b8:	10c00015 	stw	r3,0(r2)
  SCL_DELAY;
    86bc:	01000044 	movi	r4,1
    86c0:	0008f7c0 	call	8f7c <usleep>
  i2cDataBit = 1;
    86c4:	d0a00017 	ldw	r2,-32768(gp)
    86c8:	00c00044 	movi	r3,1
    86cc:	10c00015 	stw	r3,0(r2)
  SCL_DELAY;
    86d0:	01000044 	movi	r4,1
    86d4:	0008f7c0 	call	8f7c <usleep>
}
    86d8:	e037883a 	mov	sp,fp
    86dc:	dfc00117 	ldw	ra,4(sp)
    86e0:	df000017 	ldw	fp,0(sp)
    86e4:	dec00204 	addi	sp,sp,8
    86e8:	f800283a 	ret

000086ec <udivmodsi4>:
    86ec:	2900182e 	bgeu	r5,r4,8750 <udivmodsi4+0x64>
    86f0:	28001716 	blt	r5,zero,8750 <udivmodsi4+0x64>
    86f4:	00800804 	movi	r2,32
    86f8:	00c00044 	movi	r3,1
    86fc:	00000206 	br	8708 <udivmodsi4+0x1c>
    8700:	10001126 	beq	r2,zero,8748 <udivmodsi4+0x5c>
    8704:	28000516 	blt	r5,zero,871c <udivmodsi4+0x30>
    8708:	294b883a 	add	r5,r5,r5
    870c:	10bfffc4 	addi	r2,r2,-1
    8710:	18c7883a 	add	r3,r3,r3
    8714:	293ffa36 	bltu	r5,r4,8700 <_gp+0xffff3910>
    8718:	18000b26 	beq	r3,zero,8748 <udivmodsi4+0x5c>
    871c:	0005883a 	mov	r2,zero
    8720:	21400236 	bltu	r4,r5,872c <udivmodsi4+0x40>
    8724:	2149c83a 	sub	r4,r4,r5
    8728:	10c4b03a 	or	r2,r2,r3
    872c:	1806d07a 	srli	r3,r3,1
    8730:	280ad07a 	srli	r5,r5,1
    8734:	183ffa1e 	bne	r3,zero,8720 <_gp+0xffff3930>
    8738:	3000011e 	bne	r6,zero,8740 <udivmodsi4+0x54>
    873c:	f800283a 	ret
    8740:	2005883a 	mov	r2,r4
    8744:	f800283a 	ret
    8748:	0005883a 	mov	r2,zero
    874c:	003ffa06 	br	8738 <_gp+0xffff3948>
    8750:	00c00044 	movi	r3,1
    8754:	003ff106 	br	871c <_gp+0xffff392c>

00008758 <__divsi3>:
    8758:	defffe04 	addi	sp,sp,-8
    875c:	dfc00115 	stw	ra,4(sp)
    8760:	dc000015 	stw	r16,0(sp)
    8764:	20000b16 	blt	r4,zero,8794 <__divsi3+0x3c>
    8768:	0021883a 	mov	r16,zero
    876c:	28000c16 	blt	r5,zero,87a0 <__divsi3+0x48>
    8770:	000d883a 	mov	r6,zero
    8774:	00086ec0 	call	86ec <udivmodsi4>
    8778:	0407c83a 	sub	r3,zero,r16
    877c:	1884f03a 	xor	r2,r3,r2
    8780:	1405883a 	add	r2,r2,r16
    8784:	dfc00117 	ldw	ra,4(sp)
    8788:	dc000017 	ldw	r16,0(sp)
    878c:	dec00204 	addi	sp,sp,8
    8790:	f800283a 	ret
    8794:	0109c83a 	sub	r4,zero,r4
    8798:	04000044 	movi	r16,1
    879c:	283ff40e 	bge	r5,zero,8770 <_gp+0xffff3980>
    87a0:	014bc83a 	sub	r5,zero,r5
    87a4:	8400005c 	xori	r16,r16,1
    87a8:	003ff106 	br	8770 <_gp+0xffff3980>

000087ac <__modsi3>:
    87ac:	defffd04 	addi	sp,sp,-12
    87b0:	dfc00215 	stw	ra,8(sp)
    87b4:	dc400115 	stw	r17,4(sp)
    87b8:	dc000015 	stw	r16,0(sp)
    87bc:	20000c16 	blt	r4,zero,87f0 <__modsi3+0x44>
    87c0:	0023883a 	mov	r17,zero
    87c4:	0021883a 	mov	r16,zero
    87c8:	28000d16 	blt	r5,zero,8800 <__modsi3+0x54>
    87cc:	01800044 	movi	r6,1
    87d0:	00086ec0 	call	86ec <udivmodsi4>
    87d4:	1404f03a 	xor	r2,r2,r16
    87d8:	8885883a 	add	r2,r17,r2
    87dc:	dfc00217 	ldw	ra,8(sp)
    87e0:	dc400117 	ldw	r17,4(sp)
    87e4:	dc000017 	ldw	r16,0(sp)
    87e8:	dec00304 	addi	sp,sp,12
    87ec:	f800283a 	ret
    87f0:	0109c83a 	sub	r4,zero,r4
    87f4:	04400044 	movi	r17,1
    87f8:	043fffc4 	movi	r16,-1
    87fc:	283ff30e 	bge	r5,zero,87cc <_gp+0xffff39dc>
    8800:	014bc83a 	sub	r5,zero,r5
    8804:	003ff106 	br	87cc <_gp+0xffff39dc>

00008808 <__udivsi3>:
    8808:	000d883a 	mov	r6,zero
    880c:	00086ec1 	jmpi	86ec <udivmodsi4>

00008810 <__umodsi3>:
    8810:	01800044 	movi	r6,1
    8814:	00086ec1 	jmpi	86ec <udivmodsi4>

00008818 <srand>:
    8818:	00800074 	movhi	r2,1
    881c:	10b37f04 	addi	r2,r2,-12804
    8820:	10800017 	ldw	r2,0(r2)
    8824:	11002915 	stw	r4,164(r2)
    8828:	10002a15 	stw	zero,168(r2)
    882c:	f800283a 	ret

00008830 <rand>:
    8830:	00800074 	movhi	r2,1
    8834:	defffe04 	addi	sp,sp,-8
    8838:	10b37f04 	addi	r2,r2,-12804
    883c:	dc000015 	stw	r16,0(sp)
    8840:	14000017 	ldw	r16,0(r2)
    8844:	dfc00115 	stw	ra,4(sp)
    8848:	01932574 	movhi	r6,19605
    884c:	81002917 	ldw	r4,164(r16)
    8850:	81402a17 	ldw	r5,168(r16)
    8854:	01d614b4 	movhi	r7,22610
    8858:	319fcb44 	addi	r6,r6,32557
    885c:	39fd0b44 	addi	r7,r7,-3027
    8860:	000893c0 	call	893c <__muldi3>
    8864:	11000044 	addi	r4,r2,1
    8868:	2085803a 	cmpltu	r2,r4,r2
    886c:	10c7883a 	add	r3,r2,r3
    8870:	00a00034 	movhi	r2,32768
    8874:	10bfffc4 	addi	r2,r2,-1
    8878:	1884703a 	and	r2,r3,r2
    887c:	81002915 	stw	r4,164(r16)
    8880:	80c02a15 	stw	r3,168(r16)
    8884:	dfc00117 	ldw	ra,4(sp)
    8888:	dc000017 	ldw	r16,0(sp)
    888c:	dec00204 	addi	sp,sp,8
    8890:	f800283a 	ret

00008894 <time>:
    8894:	00800074 	movhi	r2,1
    8898:	defffc04 	addi	sp,sp,-16
    889c:	10b37f04 	addi	r2,r2,-12804
    88a0:	dc000215 	stw	r16,8(sp)
    88a4:	2021883a 	mov	r16,r4
    88a8:	11000017 	ldw	r4,0(r2)
    88ac:	d80b883a 	mov	r5,sp
    88b0:	000d883a 	mov	r6,zero
    88b4:	dfc00315 	stw	ra,12(sp)
    88b8:	00088e40 	call	88e4 <_gettimeofday_r>
    88bc:	10000716 	blt	r2,zero,88dc <time+0x48>
    88c0:	d8800017 	ldw	r2,0(sp)
    88c4:	80000126 	beq	r16,zero,88cc <time+0x38>
    88c8:	80800015 	stw	r2,0(r16)
    88cc:	dfc00317 	ldw	ra,12(sp)
    88d0:	dc000217 	ldw	r16,8(sp)
    88d4:	dec00404 	addi	sp,sp,16
    88d8:	f800283a 	ret
    88dc:	00bfffc4 	movi	r2,-1
    88e0:	003ffa06 	br	88cc <_gp+0xffff3adc>

000088e4 <_gettimeofday_r>:
    88e4:	defffd04 	addi	sp,sp,-12
    88e8:	dc000015 	stw	r16,0(sp)
    88ec:	04000074 	movhi	r16,1
    88f0:	dc400115 	stw	r17,4(sp)
    88f4:	84392304 	addi	r16,r16,-7028
    88f8:	2023883a 	mov	r17,r4
    88fc:	2809883a 	mov	r4,r5
    8900:	300b883a 	mov	r5,r6
    8904:	dfc00215 	stw	ra,8(sp)
    8908:	80000015 	stw	zero,0(r16)
    890c:	0008a700 	call	8a70 <gettimeofday>
    8910:	00ffffc4 	movi	r3,-1
    8914:	10c00526 	beq	r2,r3,892c <_gettimeofday_r+0x48>
    8918:	dfc00217 	ldw	ra,8(sp)
    891c:	dc400117 	ldw	r17,4(sp)
    8920:	dc000017 	ldw	r16,0(sp)
    8924:	dec00304 	addi	sp,sp,12
    8928:	f800283a 	ret
    892c:	80c00017 	ldw	r3,0(r16)
    8930:	183ff926 	beq	r3,zero,8918 <_gp+0xffff3b28>
    8934:	88c00015 	stw	r3,0(r17)
    8938:	003ff706 	br	8918 <_gp+0xffff3b28>

0000893c <__muldi3>:
    893c:	defff604 	addi	sp,sp,-40
    8940:	dd800615 	stw	r22,24(sp)
    8944:	dd400515 	stw	r21,20(sp)
    8948:	25bfffcc 	andi	r22,r4,65535
    894c:	357fffcc 	andi	r21,r6,65535
    8950:	dc400115 	stw	r17,4(sp)
    8954:	2022d43a 	srli	r17,r4,16
    8958:	dcc00315 	stw	r19,12(sp)
    895c:	dc800215 	stw	r18,8(sp)
    8960:	2027883a 	mov	r19,r4
    8964:	2825883a 	mov	r18,r5
    8968:	a809883a 	mov	r4,r21
    896c:	b00b883a 	mov	r5,r22
    8970:	dfc00915 	stw	ra,36(sp)
    8974:	df000815 	stw	fp,32(sp)
    8978:	ddc00715 	stw	r23,28(sp)
    897c:	3839883a 	mov	fp,r7
    8980:	302ed43a 	srli	r23,r6,16
    8984:	dd000415 	stw	r20,16(sp)
    8988:	dc000015 	stw	r16,0(sp)
    898c:	3029883a 	mov	r20,r6
    8990:	0008a480 	call	8a48 <__mulsi3>
    8994:	a809883a 	mov	r4,r21
    8998:	880b883a 	mov	r5,r17
    899c:	1021883a 	mov	r16,r2
    89a0:	0008a480 	call	8a48 <__mulsi3>
    89a4:	880b883a 	mov	r5,r17
    89a8:	b809883a 	mov	r4,r23
    89ac:	102b883a 	mov	r21,r2
    89b0:	0008a480 	call	8a48 <__mulsi3>
    89b4:	b809883a 	mov	r4,r23
    89b8:	b00b883a 	mov	r5,r22
    89bc:	1023883a 	mov	r17,r2
    89c0:	0008a480 	call	8a48 <__mulsi3>
    89c4:	8012d43a 	srli	r9,r16,16
    89c8:	a885883a 	add	r2,r21,r2
    89cc:	1251883a 	add	r8,r2,r9
    89d0:	4540022e 	bgeu	r8,r21,89dc <__muldi3+0xa0>
    89d4:	00800074 	movhi	r2,1
    89d8:	88a3883a 	add	r17,r17,r2
    89dc:	4006d43a 	srli	r3,r8,16
    89e0:	4010943a 	slli	r8,r8,16
    89e4:	9809883a 	mov	r4,r19
    89e8:	e00b883a 	mov	r5,fp
    89ec:	843fffcc 	andi	r16,r16,65535
    89f0:	88e3883a 	add	r17,r17,r3
    89f4:	4421883a 	add	r16,r8,r16
    89f8:	0008a480 	call	8a48 <__mulsi3>
    89fc:	a009883a 	mov	r4,r20
    8a00:	900b883a 	mov	r5,r18
    8a04:	1027883a 	mov	r19,r2
    8a08:	0008a480 	call	8a48 <__mulsi3>
    8a0c:	9885883a 	add	r2,r19,r2
    8a10:	1447883a 	add	r3,r2,r17
    8a14:	8005883a 	mov	r2,r16
    8a18:	dfc00917 	ldw	ra,36(sp)
    8a1c:	df000817 	ldw	fp,32(sp)
    8a20:	ddc00717 	ldw	r23,28(sp)
    8a24:	dd800617 	ldw	r22,24(sp)
    8a28:	dd400517 	ldw	r21,20(sp)
    8a2c:	dd000417 	ldw	r20,16(sp)
    8a30:	dcc00317 	ldw	r19,12(sp)
    8a34:	dc800217 	ldw	r18,8(sp)
    8a38:	dc400117 	ldw	r17,4(sp)
    8a3c:	dc000017 	ldw	r16,0(sp)
    8a40:	dec00a04 	addi	sp,sp,40
    8a44:	f800283a 	ret

00008a48 <__mulsi3>:
    8a48:	0005883a 	mov	r2,zero
    8a4c:	20000726 	beq	r4,zero,8a6c <__mulsi3+0x24>
    8a50:	20c0004c 	andi	r3,r4,1
    8a54:	2008d07a 	srli	r4,r4,1
    8a58:	18000126 	beq	r3,zero,8a60 <__mulsi3+0x18>
    8a5c:	1145883a 	add	r2,r2,r5
    8a60:	294b883a 	add	r5,r5,r5
    8a64:	203ffa1e 	bne	r4,zero,8a50 <_gp+0xffff3c60>
    8a68:	f800283a 	ret
    8a6c:	f800283a 	ret

00008a70 <gettimeofday>:
    8a70:	defff404 	addi	sp,sp,-48
    8a74:	dfc00b15 	stw	ra,44(sp)
    8a78:	df000a15 	stw	fp,40(sp)
    8a7c:	dd000915 	stw	r20,36(sp)
    8a80:	dcc00815 	stw	r19,32(sp)
    8a84:	dc800715 	stw	r18,28(sp)
    8a88:	dc400615 	stw	r17,24(sp)
    8a8c:	dc000515 	stw	r16,20(sp)
    8a90:	df000a04 	addi	fp,sp,40
    8a94:	e13ff915 	stw	r4,-28(fp)
    8a98:	e17ffa15 	stw	r5,-24(fp)
    8a9c:	e0bffa17 	ldw	r2,-24(fp)
    8aa0:	e0bff615 	stw	r2,-40(fp)
    8aa4:	00800074 	movhi	r2,1
    8aa8:	10b92c04 	addi	r2,r2,-6992
    8aac:	10800017 	ldw	r2,0(r2)
    8ab0:	e0bff715 	stw	r2,-36(fp)
    8ab4:	00800074 	movhi	r2,1
    8ab8:	10b92b04 	addi	r2,r2,-6996
    8abc:	10800017 	ldw	r2,0(r2)
    8ac0:	e0bff815 	stw	r2,-32(fp)
    8ac4:	e0bff817 	ldw	r2,-32(fp)
    8ac8:	10006326 	beq	r2,zero,8c58 <gettimeofday+0x1e8>
    8acc:	d0a5aa17 	ldw	r2,-26968(gp)
    8ad0:	1029883a 	mov	r20,r2
    8ad4:	e13ff717 	ldw	r4,-36(fp)
    8ad8:	e17ff817 	ldw	r5,-32(fp)
    8adc:	00088080 	call	8808 <__udivsi3>
    8ae0:	a085883a 	add	r2,r20,r2
    8ae4:	1007883a 	mov	r3,r2
    8ae8:	e0bff917 	ldw	r2,-28(fp)
    8aec:	10c00015 	stw	r3,0(r2)
    8af0:	d0a5ab04 	addi	r2,gp,-26964
    8af4:	10800017 	ldw	r2,0(r2)
    8af8:	1029883a 	mov	r20,r2
    8afc:	e0bff717 	ldw	r2,-36(fp)
    8b00:	1025883a 	mov	r18,r2
    8b04:	0027883a 	mov	r19,zero
    8b08:	010003f4 	movhi	r4,15
    8b0c:	21109004 	addi	r4,r4,16960
    8b10:	e17ff817 	ldw	r5,-32(fp)
    8b14:	00088080 	call	8808 <__udivsi3>
    8b18:	1021883a 	mov	r16,r2
    8b1c:	0023883a 	mov	r17,zero
    8b20:	9009883a 	mov	r4,r18
    8b24:	980b883a 	mov	r5,r19
    8b28:	800d883a 	mov	r6,r16
    8b2c:	880f883a 	mov	r7,r17
    8b30:	000893c0 	call	893c <__muldi3>
    8b34:	100f883a 	mov	r7,r2
    8b38:	1811883a 	mov	r8,r3
    8b3c:	380b883a 	mov	r5,r7
    8b40:	400d883a 	mov	r6,r8
    8b44:	008003f4 	movhi	r2,15
    8b48:	10909004 	addi	r2,r2,16960
    8b4c:	0007883a 	mov	r3,zero
    8b50:	2809883a 	mov	r4,r5
    8b54:	300b883a 	mov	r5,r6
    8b58:	100d883a 	mov	r6,r2
    8b5c:	180f883a 	mov	r7,r3
    8b60:	000b03c0 	call	b03c <__umoddi3>
    8b64:	1009883a 	mov	r4,r2
    8b68:	180b883a 	mov	r5,r3
    8b6c:	2005883a 	mov	r2,r4
    8b70:	2807883a 	mov	r3,r5
    8b74:	a085883a 	add	r2,r20,r2
    8b78:	1007883a 	mov	r3,r2
    8b7c:	e0bff917 	ldw	r2,-28(fp)
    8b80:	10c00115 	stw	r3,4(r2)
    8b84:	00001406 	br	8bd8 <gettimeofday+0x168>
    8b88:	e0bff917 	ldw	r2,-28(fp)
    8b8c:	10800017 	ldw	r2,0(r2)
    8b90:	00800516 	blt	zero,r2,8ba8 <gettimeofday+0x138>
    8b94:	e0bff917 	ldw	r2,-28(fp)
    8b98:	10000015 	stw	zero,0(r2)
    8b9c:	e0bff917 	ldw	r2,-28(fp)
    8ba0:	10000115 	stw	zero,4(r2)
    8ba4:	00000f06 	br	8be4 <gettimeofday+0x174>
    8ba8:	e0bff917 	ldw	r2,-28(fp)
    8bac:	10800017 	ldw	r2,0(r2)
    8bb0:	10ffffc4 	addi	r3,r2,-1
    8bb4:	e0bff917 	ldw	r2,-28(fp)
    8bb8:	10c00015 	stw	r3,0(r2)
    8bbc:	e0bff917 	ldw	r2,-28(fp)
    8bc0:	10c00117 	ldw	r3,4(r2)
    8bc4:	008003f4 	movhi	r2,15
    8bc8:	10909004 	addi	r2,r2,16960
    8bcc:	1887883a 	add	r3,r3,r2
    8bd0:	e0bff917 	ldw	r2,-28(fp)
    8bd4:	10c00115 	stw	r3,4(r2)
    8bd8:	e0bff917 	ldw	r2,-28(fp)
    8bdc:	10800117 	ldw	r2,4(r2)
    8be0:	103fe916 	blt	r2,zero,8b88 <_gp+0xffff3d98>
    8be4:	00000c06 	br	8c18 <gettimeofday+0x1a8>
    8be8:	e0bff917 	ldw	r2,-28(fp)
    8bec:	10800017 	ldw	r2,0(r2)
    8bf0:	10c00044 	addi	r3,r2,1
    8bf4:	e0bff917 	ldw	r2,-28(fp)
    8bf8:	10c00015 	stw	r3,0(r2)
    8bfc:	e0bff917 	ldw	r2,-28(fp)
    8c00:	10c00117 	ldw	r3,4(r2)
    8c04:	00bffc74 	movhi	r2,65521
    8c08:	10af7004 	addi	r2,r2,-16960
    8c0c:	1887883a 	add	r3,r3,r2
    8c10:	e0bff917 	ldw	r2,-28(fp)
    8c14:	10c00115 	stw	r3,4(r2)
    8c18:	e0bff917 	ldw	r2,-28(fp)
    8c1c:	10c00117 	ldw	r3,4(r2)
    8c20:	008003f4 	movhi	r2,15
    8c24:	10908fc4 	addi	r2,r2,16959
    8c28:	10ffef16 	blt	r2,r3,8be8 <_gp+0xffff3df8>
    8c2c:	e0bff617 	ldw	r2,-40(fp)
    8c30:	10000726 	beq	r2,zero,8c50 <gettimeofday+0x1e0>
    8c34:	d0e5a817 	ldw	r3,-26976(gp)
    8c38:	e0bff617 	ldw	r2,-40(fp)
    8c3c:	10c00015 	stw	r3,0(r2)
    8c40:	d0a5a904 	addi	r2,gp,-26972
    8c44:	10c00017 	ldw	r3,0(r2)
    8c48:	e0bff617 	ldw	r2,-40(fp)
    8c4c:	10c00115 	stw	r3,4(r2)
    8c50:	0005883a 	mov	r2,zero
    8c54:	00000106 	br	8c5c <gettimeofday+0x1ec>
    8c58:	00bfde84 	movi	r2,-134
    8c5c:	e6fffb04 	addi	sp,fp,-20
    8c60:	dfc00617 	ldw	ra,24(sp)
    8c64:	df000517 	ldw	fp,20(sp)
    8c68:	dd000417 	ldw	r20,16(sp)
    8c6c:	dcc00317 	ldw	r19,12(sp)
    8c70:	dc800217 	ldw	r18,8(sp)
    8c74:	dc400117 	ldw	r17,4(sp)
    8c78:	dc000017 	ldw	r16,0(sp)
    8c7c:	dec00704 	addi	sp,sp,28
    8c80:	f800283a 	ret

00008c84 <alt_load_section>:
    8c84:	defffc04 	addi	sp,sp,-16
    8c88:	df000315 	stw	fp,12(sp)
    8c8c:	df000304 	addi	fp,sp,12
    8c90:	e13ffd15 	stw	r4,-12(fp)
    8c94:	e17ffe15 	stw	r5,-8(fp)
    8c98:	e1bfff15 	stw	r6,-4(fp)
    8c9c:	e0fffe17 	ldw	r3,-8(fp)
    8ca0:	e0bffd17 	ldw	r2,-12(fp)
    8ca4:	18800c26 	beq	r3,r2,8cd8 <alt_load_section+0x54>
    8ca8:	00000806 	br	8ccc <alt_load_section+0x48>
    8cac:	e0bffe17 	ldw	r2,-8(fp)
    8cb0:	10c00104 	addi	r3,r2,4
    8cb4:	e0fffe15 	stw	r3,-8(fp)
    8cb8:	e0fffd17 	ldw	r3,-12(fp)
    8cbc:	19000104 	addi	r4,r3,4
    8cc0:	e13ffd15 	stw	r4,-12(fp)
    8cc4:	18c00017 	ldw	r3,0(r3)
    8cc8:	10c00015 	stw	r3,0(r2)
    8ccc:	e0fffe17 	ldw	r3,-8(fp)
    8cd0:	e0bfff17 	ldw	r2,-4(fp)
    8cd4:	18bff51e 	bne	r3,r2,8cac <_gp+0xffff3ebc>
    8cd8:	e037883a 	mov	sp,fp
    8cdc:	df000017 	ldw	fp,0(sp)
    8ce0:	dec00104 	addi	sp,sp,4
    8ce4:	f800283a 	ret

00008ce8 <alt_load>:
    8ce8:	defffe04 	addi	sp,sp,-8
    8cec:	dfc00115 	stw	ra,4(sp)
    8cf0:	df000015 	stw	fp,0(sp)
    8cf4:	d839883a 	mov	fp,sp
    8cf8:	01000074 	movhi	r4,1
    8cfc:	21338904 	addi	r4,r4,-12764
    8d00:	01400074 	movhi	r5,1
    8d04:	296df104 	addi	r5,r5,-18492
    8d08:	01800074 	movhi	r6,1
    8d0c:	31b38904 	addi	r6,r6,-12764
    8d10:	0008c840 	call	8c84 <alt_load_section>
    8d14:	01000074 	movhi	r4,1
    8d18:	21200804 	addi	r4,r4,-32736
    8d1c:	01400074 	movhi	r5,1
    8d20:	29600804 	addi	r5,r5,-32736
    8d24:	01800074 	movhi	r6,1
    8d28:	31a08b04 	addi	r6,r6,-32212
    8d2c:	0008c840 	call	8c84 <alt_load_section>
    8d30:	01000074 	movhi	r4,1
    8d34:	212da304 	addi	r4,r4,-18804
    8d38:	01400074 	movhi	r5,1
    8d3c:	296da304 	addi	r5,r5,-18804
    8d40:	01800074 	movhi	r6,1
    8d44:	31adf104 	addi	r6,r6,-18492
    8d48:	0008c840 	call	8c84 <alt_load_section>
    8d4c:	0009e6c0 	call	9e6c <alt_dcache_flush_all>
    8d50:	000a0600 	call	a060 <alt_icache_flush_all>
    8d54:	e037883a 	mov	sp,fp
    8d58:	dfc00117 	ldw	ra,4(sp)
    8d5c:	df000017 	ldw	fp,0(sp)
    8d60:	dec00204 	addi	sp,sp,8
    8d64:	f800283a 	ret

00008d68 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
    8d68:	defffd04 	addi	sp,sp,-12
    8d6c:	dfc00215 	stw	ra,8(sp)
    8d70:	df000115 	stw	fp,4(sp)
    8d74:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
    8d78:	0009883a 	mov	r4,zero
    8d7c:	0008fe40 	call	8fe4 <alt_irq_init>

  /* Initialize the operating system */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done alt_irq_init, calling alt_os_init.\r\n");
  ALT_OS_INIT();
    8d80:	0001883a 	nop
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
    8d84:	00090180 	call	9018 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
    8d88:	01000074 	movhi	r4,1
    8d8c:	212da404 	addi	r4,r4,-18800
    8d90:	01400074 	movhi	r5,1
    8d94:	296da404 	addi	r5,r5,-18800
    8d98:	01800074 	movhi	r6,1
    8d9c:	31ada404 	addi	r6,r6,-18800
    8da0:	000a42c0 	call	a42c <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
    8da4:	0009fa80 	call	9fa8 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
    8da8:	01000074 	movhi	r4,1
    8dac:	21280104 	addi	r4,r4,-24572
    8db0:	000aafc0 	call	aafc <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
    8db4:	d125ac17 	ldw	r4,-26960(gp)
    8db8:	d0e5ad17 	ldw	r3,-26956(gp)
    8dbc:	d0a5ae17 	ldw	r2,-26952(gp)
    8dc0:	180b883a 	mov	r5,r3
    8dc4:	100d883a 	mov	r6,r2
    8dc8:	00082680 	call	8268 <main>
    8dcc:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
    8dd0:	01000044 	movi	r4,1
    8dd4:	0009d940 	call	9d94 <close>
  exit (result);
    8dd8:	e13fff17 	ldw	r4,-4(fp)
    8ddc:	000ab100 	call	ab10 <exit>

00008de0 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
    8de0:	defffa04 	addi	sp,sp,-24
    8de4:	df000515 	stw	fp,20(sp)
    8de8:	df000504 	addi	fp,sp,20
    8dec:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    8df0:	0005303a 	rdctl	r2,status
    8df4:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    8df8:	e0fffc17 	ldw	r3,-16(fp)
    8dfc:	00bfff84 	movi	r2,-2
    8e00:	1884703a 	and	r2,r3,r2
    8e04:	1001703a 	wrctl	status,r2
  
  return context;
    8e08:	e0bffc17 	ldw	r2,-16(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
    8e0c:	e0bffb15 	stw	r2,-20(fp)
  alt_llist_remove (&alarm->llist);
    8e10:	e0bfff17 	ldw	r2,-4(fp)
    8e14:	e0bffd15 	stw	r2,-12(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
    8e18:	e0bffd17 	ldw	r2,-12(fp)
    8e1c:	10800017 	ldw	r2,0(r2)
    8e20:	e0fffd17 	ldw	r3,-12(fp)
    8e24:	18c00117 	ldw	r3,4(r3)
    8e28:	10c00115 	stw	r3,4(r2)
  entry->previous->next = entry->next;
    8e2c:	e0bffd17 	ldw	r2,-12(fp)
    8e30:	10800117 	ldw	r2,4(r2)
    8e34:	e0fffd17 	ldw	r3,-12(fp)
    8e38:	18c00017 	ldw	r3,0(r3)
    8e3c:	10c00015 	stw	r3,0(r2)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
    8e40:	e0bffd17 	ldw	r2,-12(fp)
    8e44:	e0fffd17 	ldw	r3,-12(fp)
    8e48:	10c00115 	stw	r3,4(r2)
  entry->next     = entry;
    8e4c:	e0bffd17 	ldw	r2,-12(fp)
    8e50:	e0fffd17 	ldw	r3,-12(fp)
    8e54:	10c00015 	stw	r3,0(r2)
    8e58:	e0bffb17 	ldw	r2,-20(fp)
    8e5c:	e0bffe15 	stw	r2,-8(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    8e60:	e0bffe17 	ldw	r2,-8(fp)
    8e64:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
    8e68:	e037883a 	mov	sp,fp
    8e6c:	df000017 	ldw	fp,0(sp)
    8e70:	dec00104 	addi	sp,sp,4
    8e74:	f800283a 	ret

00008e78 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
    8e78:	defffb04 	addi	sp,sp,-20
    8e7c:	dfc00415 	stw	ra,16(sp)
    8e80:	df000315 	stw	fp,12(sp)
    8e84:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
    8e88:	d0a00417 	ldw	r2,-32752(gp)
    8e8c:	e0bffd15 	stw	r2,-12(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
    8e90:	d0a5b017 	ldw	r2,-26944(gp)
    8e94:	10800044 	addi	r2,r2,1
    8e98:	d0a5b015 	stw	r2,-26944(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    8e9c:	00002e06 	br	8f58 <alt_tick+0xe0>
  {
    next = (alt_alarm*) alarm->llist.next;
    8ea0:	e0bffd17 	ldw	r2,-12(fp)
    8ea4:	10800017 	ldw	r2,0(r2)
    8ea8:	e0bffe15 	stw	r2,-8(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
    8eac:	e0bffd17 	ldw	r2,-12(fp)
    8eb0:	10800403 	ldbu	r2,16(r2)
    8eb4:	10803fcc 	andi	r2,r2,255
    8eb8:	10000426 	beq	r2,zero,8ecc <alt_tick+0x54>
    8ebc:	d0a5b017 	ldw	r2,-26944(gp)
    8ec0:	1000021e 	bne	r2,zero,8ecc <alt_tick+0x54>
    {
      alarm->rollover = 0;
    8ec4:	e0bffd17 	ldw	r2,-12(fp)
    8ec8:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
    8ecc:	e0bffd17 	ldw	r2,-12(fp)
    8ed0:	10800217 	ldw	r2,8(r2)
    8ed4:	d0e5b017 	ldw	r3,-26944(gp)
    8ed8:	18801d36 	bltu	r3,r2,8f50 <alt_tick+0xd8>
    8edc:	e0bffd17 	ldw	r2,-12(fp)
    8ee0:	10800403 	ldbu	r2,16(r2)
    8ee4:	10803fcc 	andi	r2,r2,255
    8ee8:	1000191e 	bne	r2,zero,8f50 <alt_tick+0xd8>
    {
      next_callback = alarm->callback (alarm->context);
    8eec:	e0bffd17 	ldw	r2,-12(fp)
    8ef0:	10800317 	ldw	r2,12(r2)
    8ef4:	e0fffd17 	ldw	r3,-12(fp)
    8ef8:	18c00517 	ldw	r3,20(r3)
    8efc:	1809883a 	mov	r4,r3
    8f00:	103ee83a 	callr	r2
    8f04:	e0bfff15 	stw	r2,-4(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
    8f08:	e0bfff17 	ldw	r2,-4(fp)
    8f0c:	1000031e 	bne	r2,zero,8f1c <alt_tick+0xa4>
      {
        alt_alarm_stop (alarm);
    8f10:	e13ffd17 	ldw	r4,-12(fp)
    8f14:	0008de00 	call	8de0 <alt_alarm_stop>
    8f18:	00000d06 	br	8f50 <alt_tick+0xd8>
      }
      else
      {
        alarm->time += next_callback;
    8f1c:	e0bffd17 	ldw	r2,-12(fp)
    8f20:	10c00217 	ldw	r3,8(r2)
    8f24:	e0bfff17 	ldw	r2,-4(fp)
    8f28:	1887883a 	add	r3,r3,r2
    8f2c:	e0bffd17 	ldw	r2,-12(fp)
    8f30:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
    8f34:	e0bffd17 	ldw	r2,-12(fp)
    8f38:	10c00217 	ldw	r3,8(r2)
    8f3c:	d0a5b017 	ldw	r2,-26944(gp)
    8f40:	1880032e 	bgeu	r3,r2,8f50 <alt_tick+0xd8>
        {
          alarm->rollover = 1;
    8f44:	e0bffd17 	ldw	r2,-12(fp)
    8f48:	00c00044 	movi	r3,1
    8f4c:	10c00405 	stb	r3,16(r2)
        }
      }
    }
    alarm = next;
    8f50:	e0bffe17 	ldw	r2,-8(fp)
    8f54:	e0bffd15 	stw	r2,-12(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
    8f58:	e0fffd17 	ldw	r3,-12(fp)
    8f5c:	d0a00404 	addi	r2,gp,-32752
    8f60:	18bfcf1e 	bne	r3,r2,8ea0 <_gp+0xffff40b0>

  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
    8f64:	0001883a 	nop
}
    8f68:	e037883a 	mov	sp,fp
    8f6c:	dfc00117 	ldw	ra,4(sp)
    8f70:	df000017 	ldw	fp,0(sp)
    8f74:	dec00204 	addi	sp,sp,8
    8f78:	f800283a 	ret

00008f7c <usleep>:
    8f7c:	defffd04 	addi	sp,sp,-12
    8f80:	dfc00215 	stw	ra,8(sp)
    8f84:	df000115 	stw	fp,4(sp)
    8f88:	df000104 	addi	fp,sp,4
    8f8c:	e13fff15 	stw	r4,-4(fp)
    8f90:	e13fff17 	ldw	r4,-4(fp)
    8f94:	0009bec0 	call	9bec <alt_busy_sleep>
    8f98:	e037883a 	mov	sp,fp
    8f9c:	dfc00117 	ldw	ra,4(sp)
    8fa0:	df000017 	ldw	fp,0(sp)
    8fa4:	dec00204 	addi	sp,sp,8
    8fa8:	f800283a 	ret

00008fac <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
    8fac:	defffd04 	addi	sp,sp,-12
    8fb0:	dfc00215 	stw	ra,8(sp)
    8fb4:	df000115 	stw	fp,4(sp)
    8fb8:	df000104 	addi	fp,sp,4
    8fbc:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
    8fc0:	e13fff17 	ldw	r4,-4(fp)
    8fc4:	01400074 	movhi	r5,1
    8fc8:	29738404 	addi	r5,r5,-12784
    8fcc:	0009f040 	call	9f04 <alt_dev_llist_insert>
}
    8fd0:	e037883a 	mov	sp,fp
    8fd4:	dfc00117 	ldw	ra,4(sp)
    8fd8:	df000017 	ldw	fp,0(sp)
    8fdc:	dec00204 	addi	sp,sp,8
    8fe0:	f800283a 	ret

00008fe4 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
    8fe4:	defffd04 	addi	sp,sp,-12
    8fe8:	dfc00215 	stw	ra,8(sp)
    8fec:	df000115 	stw	fp,4(sp)
    8ff0:	df000104 	addi	fp,sp,4
    8ff4:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( NIOS2_GEN2_0, nios2_gen2_0);
    8ff8:	000a7c80 	call	a7c8 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
    8ffc:	00800044 	movi	r2,1
    9000:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
    9004:	e037883a 	mov	sp,fp
    9008:	dfc00117 	ldw	ra,4(sp)
    900c:	df000017 	ldw	fp,0(sp)
    9010:	dec00204 	addi	sp,sp,8
    9014:	f800283a 	ret

00009018 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
    9018:	defffe04 	addi	sp,sp,-8
    901c:	dfc00115 	stw	ra,4(sp)
    9020:	df000015 	stw	fp,0(sp)
    9024:	d839883a 	mov	fp,sp
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART_0, jtag_uart_0);
    9028:	01000074 	movhi	r4,1
    902c:	212f0404 	addi	r4,r4,-17392
    9030:	000b883a 	mov	r5,zero
    9034:	01800044 	movi	r6,1
    9038:	00091c40 	call	91c4 <altera_avalon_jtag_uart_init>
    903c:	01000074 	movhi	r4,1
    9040:	212efa04 	addi	r4,r4,-17432
    9044:	0008fac0 	call	8fac <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID_QSYS_0, sysid_qsys_0);
    9048:	0001883a 	nop
}
    904c:	e037883a 	mov	sp,fp
    9050:	dfc00117 	ldw	ra,4(sp)
    9054:	df000017 	ldw	fp,0(sp)
    9058:	dec00204 	addi	sp,sp,8
    905c:	f800283a 	ret

00009060 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
    9060:	defffa04 	addi	sp,sp,-24
    9064:	dfc00515 	stw	ra,20(sp)
    9068:	df000415 	stw	fp,16(sp)
    906c:	df000404 	addi	fp,sp,16
    9070:	e13ffd15 	stw	r4,-12(fp)
    9074:	e17ffe15 	stw	r5,-8(fp)
    9078:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
    907c:	e0bffd17 	ldw	r2,-12(fp)
    9080:	10800017 	ldw	r2,0(r2)
    9084:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
    9088:	e0bffc17 	ldw	r2,-16(fp)
    908c:	10c00a04 	addi	r3,r2,40
    9090:	e0bffd17 	ldw	r2,-12(fp)
    9094:	10800217 	ldw	r2,8(r2)
    9098:	1809883a 	mov	r4,r3
    909c:	e17ffe17 	ldw	r5,-8(fp)
    90a0:	e1bfff17 	ldw	r6,-4(fp)
    90a4:	100f883a 	mov	r7,r2
    90a8:	00096880 	call	9688 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
    90ac:	e037883a 	mov	sp,fp
    90b0:	dfc00117 	ldw	ra,4(sp)
    90b4:	df000017 	ldw	fp,0(sp)
    90b8:	dec00204 	addi	sp,sp,8
    90bc:	f800283a 	ret

000090c0 <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
    90c0:	defffa04 	addi	sp,sp,-24
    90c4:	dfc00515 	stw	ra,20(sp)
    90c8:	df000415 	stw	fp,16(sp)
    90cc:	df000404 	addi	fp,sp,16
    90d0:	e13ffd15 	stw	r4,-12(fp)
    90d4:	e17ffe15 	stw	r5,-8(fp)
    90d8:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
    90dc:	e0bffd17 	ldw	r2,-12(fp)
    90e0:	10800017 	ldw	r2,0(r2)
    90e4:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
    90e8:	e0bffc17 	ldw	r2,-16(fp)
    90ec:	10c00a04 	addi	r3,r2,40
    90f0:	e0bffd17 	ldw	r2,-12(fp)
    90f4:	10800217 	ldw	r2,8(r2)
    90f8:	1809883a 	mov	r4,r3
    90fc:	e17ffe17 	ldw	r5,-8(fp)
    9100:	e1bfff17 	ldw	r6,-4(fp)
    9104:	100f883a 	mov	r7,r2
    9108:	00098940 	call	9894 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
    910c:	e037883a 	mov	sp,fp
    9110:	dfc00117 	ldw	ra,4(sp)
    9114:	df000017 	ldw	fp,0(sp)
    9118:	dec00204 	addi	sp,sp,8
    911c:	f800283a 	ret

00009120 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
    9120:	defffc04 	addi	sp,sp,-16
    9124:	dfc00315 	stw	ra,12(sp)
    9128:	df000215 	stw	fp,8(sp)
    912c:	df000204 	addi	fp,sp,8
    9130:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
    9134:	e0bfff17 	ldw	r2,-4(fp)
    9138:	10800017 	ldw	r2,0(r2)
    913c:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
    9140:	e0bffe17 	ldw	r2,-8(fp)
    9144:	10c00a04 	addi	r3,r2,40
    9148:	e0bfff17 	ldw	r2,-4(fp)
    914c:	10800217 	ldw	r2,8(r2)
    9150:	1809883a 	mov	r4,r3
    9154:	100b883a 	mov	r5,r2
    9158:	00095340 	call	9534 <altera_avalon_jtag_uart_close>
}
    915c:	e037883a 	mov	sp,fp
    9160:	dfc00117 	ldw	ra,4(sp)
    9164:	df000017 	ldw	fp,0(sp)
    9168:	dec00204 	addi	sp,sp,8
    916c:	f800283a 	ret

00009170 <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
    9170:	defffa04 	addi	sp,sp,-24
    9174:	dfc00515 	stw	ra,20(sp)
    9178:	df000415 	stw	fp,16(sp)
    917c:	df000404 	addi	fp,sp,16
    9180:	e13ffd15 	stw	r4,-12(fp)
    9184:	e17ffe15 	stw	r5,-8(fp)
    9188:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
    918c:	e0bffd17 	ldw	r2,-12(fp)
    9190:	10800017 	ldw	r2,0(r2)
    9194:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
    9198:	e0bffc17 	ldw	r2,-16(fp)
    919c:	10800a04 	addi	r2,r2,40
    91a0:	1009883a 	mov	r4,r2
    91a4:	e17ffe17 	ldw	r5,-8(fp)
    91a8:	e1bfff17 	ldw	r6,-4(fp)
    91ac:	000959c0 	call	959c <altera_avalon_jtag_uart_ioctl>
}
    91b0:	e037883a 	mov	sp,fp
    91b4:	dfc00117 	ldw	ra,4(sp)
    91b8:	df000017 	ldw	fp,0(sp)
    91bc:	dec00204 	addi	sp,sp,8
    91c0:	f800283a 	ret

000091c4 <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
    91c4:	defffa04 	addi	sp,sp,-24
    91c8:	dfc00515 	stw	ra,20(sp)
    91cc:	df000415 	stw	fp,16(sp)
    91d0:	df000404 	addi	fp,sp,16
    91d4:	e13ffd15 	stw	r4,-12(fp)
    91d8:	e17ffe15 	stw	r5,-8(fp)
    91dc:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
    91e0:	e0bffd17 	ldw	r2,-12(fp)
    91e4:	00c00044 	movi	r3,1
    91e8:	10c00815 	stw	r3,32(r2)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
    91ec:	e0bffd17 	ldw	r2,-12(fp)
    91f0:	10800017 	ldw	r2,0(r2)
    91f4:	10800104 	addi	r2,r2,4
    91f8:	1007883a 	mov	r3,r2
    91fc:	e0bffd17 	ldw	r2,-12(fp)
    9200:	10800817 	ldw	r2,32(r2)
    9204:	18800035 	stwio	r2,0(r3)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
    9208:	e0fffe17 	ldw	r3,-8(fp)
    920c:	e0bfff17 	ldw	r2,-4(fp)
    9210:	d8000015 	stw	zero,0(sp)
    9214:	1809883a 	mov	r4,r3
    9218:	100b883a 	mov	r5,r2
    921c:	01800074 	movhi	r6,1
    9220:	31a4a204 	addi	r6,r6,-28024
    9224:	e1fffd17 	ldw	r7,-12(fp)
    9228:	000a07c0 	call	a07c <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
    922c:	e0bffd17 	ldw	r2,-12(fp)
    9230:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
    9234:	e0bffd17 	ldw	r2,-12(fp)
    9238:	10c00204 	addi	r3,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
    923c:	00800074 	movhi	r2,1
    9240:	10b92b04 	addi	r2,r2,-6996
    9244:	10800017 	ldw	r2,0(r2)
    9248:	1809883a 	mov	r4,r3
    924c:	100b883a 	mov	r5,r2
    9250:	01800074 	movhi	r6,1
    9254:	31a52304 	addi	r6,r6,-27508
    9258:	e1fffd17 	ldw	r7,-12(fp)
    925c:	0009aac0 	call	9aac <alt_alarm_start>
    9260:	1000040e 	bge	r2,zero,9274 <altera_avalon_jtag_uart_init+0xb0>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
    9264:	e0fffd17 	ldw	r3,-12(fp)
    9268:	00a00034 	movhi	r2,32768
    926c:	10bfffc4 	addi	r2,r2,-1
    9270:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
    9274:	e037883a 	mov	sp,fp
    9278:	dfc00117 	ldw	ra,4(sp)
    927c:	df000017 	ldw	fp,0(sp)
    9280:	dec00204 	addi	sp,sp,8
    9284:	f800283a 	ret

00009288 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
    9288:	defff804 	addi	sp,sp,-32
    928c:	df000715 	stw	fp,28(sp)
    9290:	df000704 	addi	fp,sp,28
    9294:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
    9298:	e0bfff17 	ldw	r2,-4(fp)
    929c:	e0bffb15 	stw	r2,-20(fp)
  unsigned int base = sp->base;
    92a0:	e0bffb17 	ldw	r2,-20(fp)
    92a4:	10800017 	ldw	r2,0(r2)
    92a8:	e0bffc15 	stw	r2,-16(fp)
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
    92ac:	e0bffc17 	ldw	r2,-16(fp)
    92b0:	10800104 	addi	r2,r2,4
    92b4:	10800037 	ldwio	r2,0(r2)
    92b8:	e0bffd15 	stw	r2,-12(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
    92bc:	e0bffd17 	ldw	r2,-12(fp)
    92c0:	1080c00c 	andi	r2,r2,768
    92c4:	1000011e 	bne	r2,zero,92cc <altera_avalon_jtag_uart_irq+0x44>
      break;
    92c8:	00006c06 	br	947c <altera_avalon_jtag_uart_irq+0x1f4>

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
    92cc:	e0bffd17 	ldw	r2,-12(fp)
    92d0:	1080400c 	andi	r2,r2,256
    92d4:	10003426 	beq	r2,zero,93a8 <altera_avalon_jtag_uart_irq+0x120>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
    92d8:	00800074 	movhi	r2,1
    92dc:	e0bff915 	stw	r2,-28(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    92e0:	e0bffb17 	ldw	r2,-20(fp)
    92e4:	10800a17 	ldw	r2,40(r2)
    92e8:	10800044 	addi	r2,r2,1
    92ec:	1081ffcc 	andi	r2,r2,2047
    92f0:	e0bffe15 	stw	r2,-8(fp)
        if (next == sp->rx_out)
    92f4:	e0bffb17 	ldw	r2,-20(fp)
    92f8:	10c00b17 	ldw	r3,44(r2)
    92fc:	e0bffe17 	ldw	r2,-8(fp)
    9300:	1880011e 	bne	r3,r2,9308 <altera_avalon_jtag_uart_irq+0x80>
          break;
    9304:	00001606 	br	9360 <altera_avalon_jtag_uart_irq+0xd8>

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
    9308:	e0bffc17 	ldw	r2,-16(fp)
    930c:	10800037 	ldwio	r2,0(r2)
    9310:	e0bff915 	stw	r2,-28(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
    9314:	e0bff917 	ldw	r2,-28(fp)
    9318:	10a0000c 	andi	r2,r2,32768
    931c:	1000011e 	bne	r2,zero,9324 <altera_avalon_jtag_uart_irq+0x9c>
          break;
    9320:	00000f06 	br	9360 <altera_avalon_jtag_uart_irq+0xd8>

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
    9324:	e0bffb17 	ldw	r2,-20(fp)
    9328:	10800a17 	ldw	r2,40(r2)
    932c:	e0fff917 	ldw	r3,-28(fp)
    9330:	1809883a 	mov	r4,r3
    9334:	e0fffb17 	ldw	r3,-20(fp)
    9338:	1885883a 	add	r2,r3,r2
    933c:	10800e04 	addi	r2,r2,56
    9340:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    9344:	e0bffb17 	ldw	r2,-20(fp)
    9348:	10800a17 	ldw	r2,40(r2)
    934c:	10800044 	addi	r2,r2,1
    9350:	10c1ffcc 	andi	r3,r2,2047
    9354:	e0bffb17 	ldw	r2,-20(fp)
    9358:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
    935c:	003fe006 	br	92e0 <_gp+0xffff44f0>

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
    9360:	e0bff917 	ldw	r2,-28(fp)
    9364:	10bfffec 	andhi	r2,r2,65535
    9368:	10000f26 	beq	r2,zero,93a8 <altera_avalon_jtag_uart_irq+0x120>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
    936c:	e0bffb17 	ldw	r2,-20(fp)
    9370:	10c00817 	ldw	r3,32(r2)
    9374:	00bfff84 	movi	r2,-2
    9378:	1886703a 	and	r3,r3,r2
    937c:	e0bffb17 	ldw	r2,-20(fp)
    9380:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
    9384:	e0bffc17 	ldw	r2,-16(fp)
    9388:	10800104 	addi	r2,r2,4
    938c:	1007883a 	mov	r3,r2
    9390:	e0bffb17 	ldw	r2,-20(fp)
    9394:	10800817 	ldw	r2,32(r2)
    9398:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
    939c:	e0bffc17 	ldw	r2,-16(fp)
    93a0:	10800104 	addi	r2,r2,4
    93a4:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    93a8:	e0bffd17 	ldw	r2,-12(fp)
    93ac:	1080800c 	andi	r2,r2,512
    93b0:	10003126 	beq	r2,zero,9478 <altera_avalon_jtag_uart_irq+0x1f0>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
    93b4:	e0bffd17 	ldw	r2,-12(fp)
    93b8:	1004d43a 	srli	r2,r2,16
    93bc:	e0bffa15 	stw	r2,-24(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
    93c0:	00001406 	br	9414 <altera_avalon_jtag_uart_irq+0x18c>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
    93c4:	e0bffc17 	ldw	r2,-16(fp)
    93c8:	e0fffb17 	ldw	r3,-20(fp)
    93cc:	18c00d17 	ldw	r3,52(r3)
    93d0:	e13ffb17 	ldw	r4,-20(fp)
    93d4:	20c7883a 	add	r3,r4,r3
    93d8:	18c20e04 	addi	r3,r3,2104
    93dc:	18c00003 	ldbu	r3,0(r3)
    93e0:	18c03fcc 	andi	r3,r3,255
    93e4:	18c0201c 	xori	r3,r3,128
    93e8:	18ffe004 	addi	r3,r3,-128
    93ec:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
    93f0:	e0bffb17 	ldw	r2,-20(fp)
    93f4:	10800d17 	ldw	r2,52(r2)
    93f8:	10800044 	addi	r2,r2,1
    93fc:	10c1ffcc 	andi	r3,r2,2047
    9400:	e0bffb17 	ldw	r2,-20(fp)
    9404:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
    9408:	e0bffa17 	ldw	r2,-24(fp)
    940c:	10bfffc4 	addi	r2,r2,-1
    9410:	e0bffa15 	stw	r2,-24(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
    9414:	e0bffa17 	ldw	r2,-24(fp)
    9418:	10000526 	beq	r2,zero,9430 <altera_avalon_jtag_uart_irq+0x1a8>
    941c:	e0bffb17 	ldw	r2,-20(fp)
    9420:	10c00d17 	ldw	r3,52(r2)
    9424:	e0bffb17 	ldw	r2,-20(fp)
    9428:	10800c17 	ldw	r2,48(r2)
    942c:	18bfe51e 	bne	r3,r2,93c4 <_gp+0xffff45d4>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
    9430:	e0bffa17 	ldw	r2,-24(fp)
    9434:	10001026 	beq	r2,zero,9478 <altera_avalon_jtag_uart_irq+0x1f0>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
    9438:	e0bffb17 	ldw	r2,-20(fp)
    943c:	10c00817 	ldw	r3,32(r2)
    9440:	00bfff44 	movi	r2,-3
    9444:	1886703a 	and	r3,r3,r2
    9448:	e0bffb17 	ldw	r2,-20(fp)
    944c:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
    9450:	e0bffb17 	ldw	r2,-20(fp)
    9454:	10800017 	ldw	r2,0(r2)
    9458:	10800104 	addi	r2,r2,4
    945c:	1007883a 	mov	r3,r2
    9460:	e0bffb17 	ldw	r2,-20(fp)
    9464:	10800817 	ldw	r2,32(r2)
    9468:	18800035 	stwio	r2,0(r3)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
    946c:	e0bffc17 	ldw	r2,-16(fp)
    9470:	10800104 	addi	r2,r2,4
    9474:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
    9478:	003f8c06 	br	92ac <_gp+0xffff44bc>
}
    947c:	e037883a 	mov	sp,fp
    9480:	df000017 	ldw	fp,0(sp)
    9484:	dec00104 	addi	sp,sp,4
    9488:	f800283a 	ret

0000948c <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
    948c:	defff804 	addi	sp,sp,-32
    9490:	df000715 	stw	fp,28(sp)
    9494:	df000704 	addi	fp,sp,28
    9498:	e13ffb15 	stw	r4,-20(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
    949c:	e0bffb17 	ldw	r2,-20(fp)
    94a0:	e0bff915 	stw	r2,-28(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
    94a4:	e0bff917 	ldw	r2,-28(fp)
    94a8:	10800017 	ldw	r2,0(r2)
    94ac:	10800104 	addi	r2,r2,4
    94b0:	10800037 	ldwio	r2,0(r2)
    94b4:	e0bffa15 	stw	r2,-24(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
    94b8:	e0bffa17 	ldw	r2,-24(fp)
    94bc:	1081000c 	andi	r2,r2,1024
    94c0:	10000b26 	beq	r2,zero,94f0 <altera_avalon_jtag_uart_timeout+0x64>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
    94c4:	e0bff917 	ldw	r2,-28(fp)
    94c8:	10800017 	ldw	r2,0(r2)
    94cc:	10800104 	addi	r2,r2,4
    94d0:	1007883a 	mov	r3,r2
    94d4:	e0bff917 	ldw	r2,-28(fp)
    94d8:	10800817 	ldw	r2,32(r2)
    94dc:	10810014 	ori	r2,r2,1024
    94e0:	18800035 	stwio	r2,0(r3)
    sp->host_inactive = 0;
    94e4:	e0bff917 	ldw	r2,-28(fp)
    94e8:	10000915 	stw	zero,36(r2)
    94ec:	00000a06 	br	9518 <altera_avalon_jtag_uart_timeout+0x8c>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
    94f0:	e0bff917 	ldw	r2,-28(fp)
    94f4:	10c00917 	ldw	r3,36(r2)
    94f8:	00a00034 	movhi	r2,32768
    94fc:	10bfff04 	addi	r2,r2,-4
    9500:	10c00536 	bltu	r2,r3,9518 <altera_avalon_jtag_uart_timeout+0x8c>
    sp->host_inactive++;
    9504:	e0bff917 	ldw	r2,-28(fp)
    9508:	10800917 	ldw	r2,36(r2)
    950c:	10c00044 	addi	r3,r2,1
    9510:	e0bff917 	ldw	r2,-28(fp)
    9514:	10c00915 	stw	r3,36(r2)
    9518:	00800074 	movhi	r2,1
    951c:	10b92b04 	addi	r2,r2,-6996
    9520:	10800017 	ldw	r2,0(r2)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
    9524:	e037883a 	mov	sp,fp
    9528:	df000017 	ldw	fp,0(sp)
    952c:	dec00104 	addi	sp,sp,4
    9530:	f800283a 	ret

00009534 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
    9534:	defffd04 	addi	sp,sp,-12
    9538:	df000215 	stw	fp,8(sp)
    953c:	df000204 	addi	fp,sp,8
    9540:	e13ffe15 	stw	r4,-8(fp)
    9544:	e17fff15 	stw	r5,-4(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
    9548:	00000506 	br	9560 <altera_avalon_jtag_uart_close+0x2c>
    if (flags & O_NONBLOCK) {
    954c:	e0bfff17 	ldw	r2,-4(fp)
    9550:	1090000c 	andi	r2,r2,16384
    9554:	10000226 	beq	r2,zero,9560 <altera_avalon_jtag_uart_close+0x2c>
      return -EWOULDBLOCK; 
    9558:	00bffd44 	movi	r2,-11
    955c:	00000b06 	br	958c <altera_avalon_jtag_uart_close+0x58>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
    9560:	e0bffe17 	ldw	r2,-8(fp)
    9564:	10c00d17 	ldw	r3,52(r2)
    9568:	e0bffe17 	ldw	r2,-8(fp)
    956c:	10800c17 	ldw	r2,48(r2)
    9570:	18800526 	beq	r3,r2,9588 <altera_avalon_jtag_uart_close+0x54>
    9574:	e0bffe17 	ldw	r2,-8(fp)
    9578:	10c00917 	ldw	r3,36(r2)
    957c:	e0bffe17 	ldw	r2,-8(fp)
    9580:	10800117 	ldw	r2,4(r2)
    9584:	18bff136 	bltu	r3,r2,954c <_gp+0xffff475c>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
    9588:	0005883a 	mov	r2,zero
}
    958c:	e037883a 	mov	sp,fp
    9590:	df000017 	ldw	fp,0(sp)
    9594:	dec00104 	addi	sp,sp,4
    9598:	f800283a 	ret

0000959c <altera_avalon_jtag_uart_ioctl>:
    959c:	defffa04 	addi	sp,sp,-24
    95a0:	df000515 	stw	fp,20(sp)
    95a4:	df000504 	addi	fp,sp,20
    95a8:	e13ffd15 	stw	r4,-12(fp)
    95ac:	e17ffe15 	stw	r5,-8(fp)
    95b0:	e1bfff15 	stw	r6,-4(fp)
    95b4:	00bff9c4 	movi	r2,-25
    95b8:	e0bffb15 	stw	r2,-20(fp)
    95bc:	e0bffe17 	ldw	r2,-8(fp)
    95c0:	10da8060 	cmpeqi	r3,r2,27137
    95c4:	1800031e 	bne	r3,zero,95d4 <altera_avalon_jtag_uart_ioctl+0x38>
    95c8:	109a80a0 	cmpeqi	r2,r2,27138
    95cc:	1000191e 	bne	r2,zero,9634 <altera_avalon_jtag_uart_ioctl+0x98>
    95d0:	00002806 	br	9674 <altera_avalon_jtag_uart_ioctl+0xd8>
    95d4:	e0bffd17 	ldw	r2,-12(fp)
    95d8:	10c00117 	ldw	r3,4(r2)
    95dc:	00a00034 	movhi	r2,32768
    95e0:	10bfffc4 	addi	r2,r2,-1
    95e4:	18801226 	beq	r3,r2,9630 <altera_avalon_jtag_uart_ioctl+0x94>
    95e8:	e0bfff17 	ldw	r2,-4(fp)
    95ec:	10800017 	ldw	r2,0(r2)
    95f0:	e0bffc15 	stw	r2,-16(fp)
    95f4:	e0bffc17 	ldw	r2,-16(fp)
    95f8:	10800090 	cmplti	r2,r2,2
    95fc:	1000061e 	bne	r2,zero,9618 <altera_avalon_jtag_uart_ioctl+0x7c>
    9600:	e0fffc17 	ldw	r3,-16(fp)
    9604:	00a00034 	movhi	r2,32768
    9608:	10bfffc4 	addi	r2,r2,-1
    960c:	18800226 	beq	r3,r2,9618 <altera_avalon_jtag_uart_ioctl+0x7c>
    9610:	e0bffc17 	ldw	r2,-16(fp)
    9614:	00000206 	br	9620 <altera_avalon_jtag_uart_ioctl+0x84>
    9618:	00a00034 	movhi	r2,32768
    961c:	10bfff84 	addi	r2,r2,-2
    9620:	e0fffd17 	ldw	r3,-12(fp)
    9624:	18800115 	stw	r2,4(r3)
    9628:	e03ffb15 	stw	zero,-20(fp)
    962c:	00001106 	br	9674 <altera_avalon_jtag_uart_ioctl+0xd8>
    9630:	00001006 	br	9674 <altera_avalon_jtag_uart_ioctl+0xd8>
    9634:	e0bffd17 	ldw	r2,-12(fp)
    9638:	10c00117 	ldw	r3,4(r2)
    963c:	00a00034 	movhi	r2,32768
    9640:	10bfffc4 	addi	r2,r2,-1
    9644:	18800a26 	beq	r3,r2,9670 <altera_avalon_jtag_uart_ioctl+0xd4>
    9648:	e0bffd17 	ldw	r2,-12(fp)
    964c:	10c00917 	ldw	r3,36(r2)
    9650:	e0bffd17 	ldw	r2,-12(fp)
    9654:	10800117 	ldw	r2,4(r2)
    9658:	1885803a 	cmpltu	r2,r3,r2
    965c:	10c03fcc 	andi	r3,r2,255
    9660:	e0bfff17 	ldw	r2,-4(fp)
    9664:	10c00015 	stw	r3,0(r2)
    9668:	e03ffb15 	stw	zero,-20(fp)
    966c:	00000006 	br	9670 <altera_avalon_jtag_uart_ioctl+0xd4>
    9670:	0001883a 	nop
    9674:	e0bffb17 	ldw	r2,-20(fp)
    9678:	e037883a 	mov	sp,fp
    967c:	df000017 	ldw	fp,0(sp)
    9680:	dec00104 	addi	sp,sp,4
    9684:	f800283a 	ret

00009688 <altera_avalon_jtag_uart_read>:
    9688:	defff304 	addi	sp,sp,-52
    968c:	dfc00c15 	stw	ra,48(sp)
    9690:	df000b15 	stw	fp,44(sp)
    9694:	df000b04 	addi	fp,sp,44
    9698:	e13ffc15 	stw	r4,-16(fp)
    969c:	e17ffd15 	stw	r5,-12(fp)
    96a0:	e1bffe15 	stw	r6,-8(fp)
    96a4:	e1ffff15 	stw	r7,-4(fp)
    96a8:	e0bffd17 	ldw	r2,-12(fp)
    96ac:	e0bff515 	stw	r2,-44(fp)
    96b0:	00004906 	br	97d8 <altera_avalon_jtag_uart_read+0x150>
    96b4:	e0bffc17 	ldw	r2,-16(fp)
    96b8:	10800a17 	ldw	r2,40(r2)
    96bc:	e0bff715 	stw	r2,-36(fp)
    96c0:	e0bffc17 	ldw	r2,-16(fp)
    96c4:	10800b17 	ldw	r2,44(r2)
    96c8:	e0bff815 	stw	r2,-32(fp)
    96cc:	e0fff717 	ldw	r3,-36(fp)
    96d0:	e0bff817 	ldw	r2,-32(fp)
    96d4:	18800536 	bltu	r3,r2,96ec <altera_avalon_jtag_uart_read+0x64>
    96d8:	e0fff717 	ldw	r3,-36(fp)
    96dc:	e0bff817 	ldw	r2,-32(fp)
    96e0:	1885c83a 	sub	r2,r3,r2
    96e4:	e0bff615 	stw	r2,-40(fp)
    96e8:	00000406 	br	96fc <altera_avalon_jtag_uart_read+0x74>
    96ec:	00c20004 	movi	r3,2048
    96f0:	e0bff817 	ldw	r2,-32(fp)
    96f4:	1885c83a 	sub	r2,r3,r2
    96f8:	e0bff615 	stw	r2,-40(fp)
    96fc:	e0bff617 	ldw	r2,-40(fp)
    9700:	1000011e 	bne	r2,zero,9708 <altera_avalon_jtag_uart_read+0x80>
    9704:	00001d06 	br	977c <altera_avalon_jtag_uart_read+0xf4>
    9708:	e0fffe17 	ldw	r3,-8(fp)
    970c:	e0bff617 	ldw	r2,-40(fp)
    9710:	1880022e 	bgeu	r3,r2,971c <altera_avalon_jtag_uart_read+0x94>
    9714:	e0bffe17 	ldw	r2,-8(fp)
    9718:	e0bff615 	stw	r2,-40(fp)
    971c:	e0bff817 	ldw	r2,-32(fp)
    9720:	10800e04 	addi	r2,r2,56
    9724:	e0fffc17 	ldw	r3,-16(fp)
    9728:	1885883a 	add	r2,r3,r2
    972c:	e13ff517 	ldw	r4,-44(fp)
    9730:	100b883a 	mov	r5,r2
    9734:	e1bff617 	ldw	r6,-40(fp)
    9738:	000abc40 	call	abc4 <memcpy>
    973c:	e0fff517 	ldw	r3,-44(fp)
    9740:	e0bff617 	ldw	r2,-40(fp)
    9744:	1885883a 	add	r2,r3,r2
    9748:	e0bff515 	stw	r2,-44(fp)
    974c:	e0fffe17 	ldw	r3,-8(fp)
    9750:	e0bff617 	ldw	r2,-40(fp)
    9754:	1885c83a 	sub	r2,r3,r2
    9758:	e0bffe15 	stw	r2,-8(fp)
    975c:	e0fff817 	ldw	r3,-32(fp)
    9760:	e0bff617 	ldw	r2,-40(fp)
    9764:	1885883a 	add	r2,r3,r2
    9768:	10c1ffcc 	andi	r3,r2,2047
    976c:	e0bffc17 	ldw	r2,-16(fp)
    9770:	10c00b15 	stw	r3,44(r2)
    9774:	e0bffe17 	ldw	r2,-8(fp)
    9778:	00bfce16 	blt	zero,r2,96b4 <_gp+0xffff48c4>
    977c:	e0fff517 	ldw	r3,-44(fp)
    9780:	e0bffd17 	ldw	r2,-12(fp)
    9784:	18800126 	beq	r3,r2,978c <altera_avalon_jtag_uart_read+0x104>
    9788:	00001506 	br	97e0 <altera_avalon_jtag_uart_read+0x158>
    978c:	e0bfff17 	ldw	r2,-4(fp)
    9790:	1090000c 	andi	r2,r2,16384
    9794:	10000126 	beq	r2,zero,979c <altera_avalon_jtag_uart_read+0x114>
    9798:	00001106 	br	97e0 <altera_avalon_jtag_uart_read+0x158>
    979c:	0001883a 	nop
    97a0:	e0bffc17 	ldw	r2,-16(fp)
    97a4:	10c00a17 	ldw	r3,40(r2)
    97a8:	e0bff717 	ldw	r2,-36(fp)
    97ac:	1880051e 	bne	r3,r2,97c4 <altera_avalon_jtag_uart_read+0x13c>
    97b0:	e0bffc17 	ldw	r2,-16(fp)
    97b4:	10c00917 	ldw	r3,36(r2)
    97b8:	e0bffc17 	ldw	r2,-16(fp)
    97bc:	10800117 	ldw	r2,4(r2)
    97c0:	18bff736 	bltu	r3,r2,97a0 <_gp+0xffff49b0>
    97c4:	e0bffc17 	ldw	r2,-16(fp)
    97c8:	10c00a17 	ldw	r3,40(r2)
    97cc:	e0bff717 	ldw	r2,-36(fp)
    97d0:	1880011e 	bne	r3,r2,97d8 <altera_avalon_jtag_uart_read+0x150>
    97d4:	00000206 	br	97e0 <altera_avalon_jtag_uart_read+0x158>
    97d8:	e0bffe17 	ldw	r2,-8(fp)
    97dc:	00bfb516 	blt	zero,r2,96b4 <_gp+0xffff48c4>
    97e0:	e0fff517 	ldw	r3,-44(fp)
    97e4:	e0bffd17 	ldw	r2,-12(fp)
    97e8:	18801826 	beq	r3,r2,984c <altera_avalon_jtag_uart_read+0x1c4>
    97ec:	0005303a 	rdctl	r2,status
    97f0:	e0bffa15 	stw	r2,-24(fp)
    97f4:	e0fffa17 	ldw	r3,-24(fp)
    97f8:	00bfff84 	movi	r2,-2
    97fc:	1884703a 	and	r2,r3,r2
    9800:	1001703a 	wrctl	status,r2
    9804:	e0bffa17 	ldw	r2,-24(fp)
    9808:	e0bff915 	stw	r2,-28(fp)
    980c:	e0bffc17 	ldw	r2,-16(fp)
    9810:	10800817 	ldw	r2,32(r2)
    9814:	10c00054 	ori	r3,r2,1
    9818:	e0bffc17 	ldw	r2,-16(fp)
    981c:	10c00815 	stw	r3,32(r2)
    9820:	e0bffc17 	ldw	r2,-16(fp)
    9824:	10800017 	ldw	r2,0(r2)
    9828:	10800104 	addi	r2,r2,4
    982c:	1007883a 	mov	r3,r2
    9830:	e0bffc17 	ldw	r2,-16(fp)
    9834:	10800817 	ldw	r2,32(r2)
    9838:	18800035 	stwio	r2,0(r3)
    983c:	e0bff917 	ldw	r2,-28(fp)
    9840:	e0bffb15 	stw	r2,-20(fp)
    9844:	e0bffb17 	ldw	r2,-20(fp)
    9848:	1001703a 	wrctl	status,r2
    984c:	e0fff517 	ldw	r3,-44(fp)
    9850:	e0bffd17 	ldw	r2,-12(fp)
    9854:	18800426 	beq	r3,r2,9868 <altera_avalon_jtag_uart_read+0x1e0>
    9858:	e0fff517 	ldw	r3,-44(fp)
    985c:	e0bffd17 	ldw	r2,-12(fp)
    9860:	1885c83a 	sub	r2,r3,r2
    9864:	00000606 	br	9880 <altera_avalon_jtag_uart_read+0x1f8>
    9868:	e0bfff17 	ldw	r2,-4(fp)
    986c:	1090000c 	andi	r2,r2,16384
    9870:	10000226 	beq	r2,zero,987c <altera_avalon_jtag_uart_read+0x1f4>
    9874:	00bffd44 	movi	r2,-11
    9878:	00000106 	br	9880 <altera_avalon_jtag_uart_read+0x1f8>
    987c:	00bffec4 	movi	r2,-5
    9880:	e037883a 	mov	sp,fp
    9884:	dfc00117 	ldw	ra,4(sp)
    9888:	df000017 	ldw	fp,0(sp)
    988c:	dec00204 	addi	sp,sp,8
    9890:	f800283a 	ret

00009894 <altera_avalon_jtag_uart_write>:
    9894:	defff304 	addi	sp,sp,-52
    9898:	dfc00c15 	stw	ra,48(sp)
    989c:	df000b15 	stw	fp,44(sp)
    98a0:	df000b04 	addi	fp,sp,44
    98a4:	e13ffc15 	stw	r4,-16(fp)
    98a8:	e17ffd15 	stw	r5,-12(fp)
    98ac:	e1bffe15 	stw	r6,-8(fp)
    98b0:	e1ffff15 	stw	r7,-4(fp)
    98b4:	e03ff515 	stw	zero,-44(fp)
    98b8:	e0bffd17 	ldw	r2,-12(fp)
    98bc:	e0bff715 	stw	r2,-36(fp)
    98c0:	00003806 	br	99a4 <altera_avalon_jtag_uart_write+0x110>
    98c4:	e0bffc17 	ldw	r2,-16(fp)
    98c8:	10800c17 	ldw	r2,48(r2)
    98cc:	e0bff815 	stw	r2,-32(fp)
    98d0:	e0bffc17 	ldw	r2,-16(fp)
    98d4:	10800d17 	ldw	r2,52(r2)
    98d8:	e0bff515 	stw	r2,-44(fp)
    98dc:	e0fff817 	ldw	r3,-32(fp)
    98e0:	e0bff517 	ldw	r2,-44(fp)
    98e4:	1880062e 	bgeu	r3,r2,9900 <altera_avalon_jtag_uart_write+0x6c>
    98e8:	e0fff517 	ldw	r3,-44(fp)
    98ec:	e0bff817 	ldw	r2,-32(fp)
    98f0:	1885c83a 	sub	r2,r3,r2
    98f4:	10bfffc4 	addi	r2,r2,-1
    98f8:	e0bff615 	stw	r2,-40(fp)
    98fc:	00000b06 	br	992c <altera_avalon_jtag_uart_write+0x98>
    9900:	e0bff517 	ldw	r2,-44(fp)
    9904:	10000526 	beq	r2,zero,991c <altera_avalon_jtag_uart_write+0x88>
    9908:	00c20004 	movi	r3,2048
    990c:	e0bff817 	ldw	r2,-32(fp)
    9910:	1885c83a 	sub	r2,r3,r2
    9914:	e0bff615 	stw	r2,-40(fp)
    9918:	00000406 	br	992c <altera_avalon_jtag_uart_write+0x98>
    991c:	00c1ffc4 	movi	r3,2047
    9920:	e0bff817 	ldw	r2,-32(fp)
    9924:	1885c83a 	sub	r2,r3,r2
    9928:	e0bff615 	stw	r2,-40(fp)
    992c:	e0bff617 	ldw	r2,-40(fp)
    9930:	1000011e 	bne	r2,zero,9938 <altera_avalon_jtag_uart_write+0xa4>
    9934:	00001d06 	br	99ac <altera_avalon_jtag_uart_write+0x118>
    9938:	e0fffe17 	ldw	r3,-8(fp)
    993c:	e0bff617 	ldw	r2,-40(fp)
    9940:	1880022e 	bgeu	r3,r2,994c <altera_avalon_jtag_uart_write+0xb8>
    9944:	e0bffe17 	ldw	r2,-8(fp)
    9948:	e0bff615 	stw	r2,-40(fp)
    994c:	e0bff817 	ldw	r2,-32(fp)
    9950:	10820e04 	addi	r2,r2,2104
    9954:	e0fffc17 	ldw	r3,-16(fp)
    9958:	1885883a 	add	r2,r3,r2
    995c:	1009883a 	mov	r4,r2
    9960:	e17ffd17 	ldw	r5,-12(fp)
    9964:	e1bff617 	ldw	r6,-40(fp)
    9968:	000abc40 	call	abc4 <memcpy>
    996c:	e0fffd17 	ldw	r3,-12(fp)
    9970:	e0bff617 	ldw	r2,-40(fp)
    9974:	1885883a 	add	r2,r3,r2
    9978:	e0bffd15 	stw	r2,-12(fp)
    997c:	e0fffe17 	ldw	r3,-8(fp)
    9980:	e0bff617 	ldw	r2,-40(fp)
    9984:	1885c83a 	sub	r2,r3,r2
    9988:	e0bffe15 	stw	r2,-8(fp)
    998c:	e0fff817 	ldw	r3,-32(fp)
    9990:	e0bff617 	ldw	r2,-40(fp)
    9994:	1885883a 	add	r2,r3,r2
    9998:	10c1ffcc 	andi	r3,r2,2047
    999c:	e0bffc17 	ldw	r2,-16(fp)
    99a0:	10c00c15 	stw	r3,48(r2)
    99a4:	e0bffe17 	ldw	r2,-8(fp)
    99a8:	00bfc616 	blt	zero,r2,98c4 <_gp+0xffff4ad4>
    99ac:	0005303a 	rdctl	r2,status
    99b0:	e0bffa15 	stw	r2,-24(fp)
    99b4:	e0fffa17 	ldw	r3,-24(fp)
    99b8:	00bfff84 	movi	r2,-2
    99bc:	1884703a 	and	r2,r3,r2
    99c0:	1001703a 	wrctl	status,r2
    99c4:	e0bffa17 	ldw	r2,-24(fp)
    99c8:	e0bff915 	stw	r2,-28(fp)
    99cc:	e0bffc17 	ldw	r2,-16(fp)
    99d0:	10800817 	ldw	r2,32(r2)
    99d4:	10c00094 	ori	r3,r2,2
    99d8:	e0bffc17 	ldw	r2,-16(fp)
    99dc:	10c00815 	stw	r3,32(r2)
    99e0:	e0bffc17 	ldw	r2,-16(fp)
    99e4:	10800017 	ldw	r2,0(r2)
    99e8:	10800104 	addi	r2,r2,4
    99ec:	1007883a 	mov	r3,r2
    99f0:	e0bffc17 	ldw	r2,-16(fp)
    99f4:	10800817 	ldw	r2,32(r2)
    99f8:	18800035 	stwio	r2,0(r3)
    99fc:	e0bff917 	ldw	r2,-28(fp)
    9a00:	e0bffb15 	stw	r2,-20(fp)
    9a04:	e0bffb17 	ldw	r2,-20(fp)
    9a08:	1001703a 	wrctl	status,r2
    9a0c:	e0bffe17 	ldw	r2,-8(fp)
    9a10:	0080120e 	bge	zero,r2,9a5c <altera_avalon_jtag_uart_write+0x1c8>
    9a14:	e0bfff17 	ldw	r2,-4(fp)
    9a18:	1090000c 	andi	r2,r2,16384
    9a1c:	10000126 	beq	r2,zero,9a24 <altera_avalon_jtag_uart_write+0x190>
    9a20:	00001006 	br	9a64 <altera_avalon_jtag_uart_write+0x1d0>
    9a24:	0001883a 	nop
    9a28:	e0bffc17 	ldw	r2,-16(fp)
    9a2c:	10c00d17 	ldw	r3,52(r2)
    9a30:	e0bff517 	ldw	r2,-44(fp)
    9a34:	1880051e 	bne	r3,r2,9a4c <altera_avalon_jtag_uart_write+0x1b8>
    9a38:	e0bffc17 	ldw	r2,-16(fp)
    9a3c:	10c00917 	ldw	r3,36(r2)
    9a40:	e0bffc17 	ldw	r2,-16(fp)
    9a44:	10800117 	ldw	r2,4(r2)
    9a48:	18bff736 	bltu	r3,r2,9a28 <_gp+0xffff4c38>
    9a4c:	e0bffc17 	ldw	r2,-16(fp)
    9a50:	10800917 	ldw	r2,36(r2)
    9a54:	10000126 	beq	r2,zero,9a5c <altera_avalon_jtag_uart_write+0x1c8>
    9a58:	00000206 	br	9a64 <altera_avalon_jtag_uart_write+0x1d0>
    9a5c:	e0bffe17 	ldw	r2,-8(fp)
    9a60:	00bf9716 	blt	zero,r2,98c0 <_gp+0xffff4ad0>
    9a64:	e0fffd17 	ldw	r3,-12(fp)
    9a68:	e0bff717 	ldw	r2,-36(fp)
    9a6c:	18800426 	beq	r3,r2,9a80 <altera_avalon_jtag_uart_write+0x1ec>
    9a70:	e0fffd17 	ldw	r3,-12(fp)
    9a74:	e0bff717 	ldw	r2,-36(fp)
    9a78:	1885c83a 	sub	r2,r3,r2
    9a7c:	00000606 	br	9a98 <altera_avalon_jtag_uart_write+0x204>
    9a80:	e0bfff17 	ldw	r2,-4(fp)
    9a84:	1090000c 	andi	r2,r2,16384
    9a88:	10000226 	beq	r2,zero,9a94 <altera_avalon_jtag_uart_write+0x200>
    9a8c:	00bffd44 	movi	r2,-11
    9a90:	00000106 	br	9a98 <altera_avalon_jtag_uart_write+0x204>
    9a94:	00bffec4 	movi	r2,-5
    9a98:	e037883a 	mov	sp,fp
    9a9c:	dfc00117 	ldw	ra,4(sp)
    9aa0:	df000017 	ldw	fp,0(sp)
    9aa4:	dec00204 	addi	sp,sp,8
    9aa8:	f800283a 	ret

00009aac <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
    9aac:	defff504 	addi	sp,sp,-44
    9ab0:	df000a15 	stw	fp,40(sp)
    9ab4:	df000a04 	addi	fp,sp,40
    9ab8:	e13ffc15 	stw	r4,-16(fp)
    9abc:	e17ffd15 	stw	r5,-12(fp)
    9ac0:	e1bffe15 	stw	r6,-8(fp)
    9ac4:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
    9ac8:	e03ff615 	stw	zero,-40(fp)
    9acc:	00800074 	movhi	r2,1
    9ad0:	10b92b04 	addi	r2,r2,-6996
    9ad4:	10800017 	ldw	r2,0(r2)
  
  if (alt_ticks_per_second ())
    9ad8:	10003f26 	beq	r2,zero,9bd8 <alt_alarm_start+0x12c>
  {
    if (alarm)
    9adc:	e0bffc17 	ldw	r2,-16(fp)
    9ae0:	10003b26 	beq	r2,zero,9bd0 <alt_alarm_start+0x124>
    {
      alarm->callback = callback;
    9ae4:	e0bffc17 	ldw	r2,-16(fp)
    9ae8:	e0fffe17 	ldw	r3,-8(fp)
    9aec:	10c00315 	stw	r3,12(r2)
      alarm->context  = context;
    9af0:	e0bffc17 	ldw	r2,-16(fp)
    9af4:	e0ffff17 	ldw	r3,-4(fp)
    9af8:	10c00515 	stw	r3,20(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    9afc:	0005303a 	rdctl	r2,status
    9b00:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    9b04:	e0fff817 	ldw	r3,-32(fp)
    9b08:	00bfff84 	movi	r2,-2
    9b0c:	1884703a 	and	r2,r3,r2
    9b10:	1001703a 	wrctl	status,r2
  
  return context;
    9b14:	e0bff817 	ldw	r2,-32(fp)
 
      irq_context = alt_irq_disable_all ();
    9b18:	e0bff715 	stw	r2,-36(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
    9b1c:	00800074 	movhi	r2,1
    9b20:	10b92c04 	addi	r2,r2,-6992
    9b24:	10800017 	ldw	r2,0(r2)
      
      current_nticks = alt_nticks();
    9b28:	e0bff615 	stw	r2,-40(fp)
      
      alarm->time = nticks + current_nticks + 1; 
    9b2c:	e0fffd17 	ldw	r3,-12(fp)
    9b30:	e0bff617 	ldw	r2,-40(fp)
    9b34:	1885883a 	add	r2,r3,r2
    9b38:	10c00044 	addi	r3,r2,1
    9b3c:	e0bffc17 	ldw	r2,-16(fp)
    9b40:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
    9b44:	e0bffc17 	ldw	r2,-16(fp)
    9b48:	10c00217 	ldw	r3,8(r2)
    9b4c:	e0bff617 	ldw	r2,-40(fp)
    9b50:	1880042e 	bgeu	r3,r2,9b64 <alt_alarm_start+0xb8>
      {
        alarm->rollover = 1;
    9b54:	e0bffc17 	ldw	r2,-16(fp)
    9b58:	00c00044 	movi	r3,1
    9b5c:	10c00405 	stb	r3,16(r2)
    9b60:	00000206 	br	9b6c <alt_alarm_start+0xc0>
      }
      else
      {
        alarm->rollover = 0;
    9b64:	e0bffc17 	ldw	r2,-16(fp)
    9b68:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
    9b6c:	e0fffc17 	ldw	r3,-16(fp)
    9b70:	00800074 	movhi	r2,1
    9b74:	10b38004 	addi	r2,r2,-12800
    9b78:	e0bff915 	stw	r2,-28(fp)
    9b7c:	e0fffa15 	stw	r3,-24(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
    9b80:	e0bffa17 	ldw	r2,-24(fp)
    9b84:	e0fff917 	ldw	r3,-28(fp)
    9b88:	10c00115 	stw	r3,4(r2)
  entry->next     = list->next;
    9b8c:	e0bff917 	ldw	r2,-28(fp)
    9b90:	10c00017 	ldw	r3,0(r2)
    9b94:	e0bffa17 	ldw	r2,-24(fp)
    9b98:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
    9b9c:	e0bff917 	ldw	r2,-28(fp)
    9ba0:	10800017 	ldw	r2,0(r2)
    9ba4:	e0fffa17 	ldw	r3,-24(fp)
    9ba8:	10c00115 	stw	r3,4(r2)
  list->next           = entry;
    9bac:	e0bff917 	ldw	r2,-28(fp)
    9bb0:	e0fffa17 	ldw	r3,-24(fp)
    9bb4:	10c00015 	stw	r3,0(r2)
    9bb8:	e0bff717 	ldw	r2,-36(fp)
    9bbc:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    9bc0:	e0bffb17 	ldw	r2,-20(fp)
    9bc4:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
    9bc8:	0005883a 	mov	r2,zero
    9bcc:	00000306 	br	9bdc <alt_alarm_start+0x130>
    }
    else
    {
      return -EINVAL;
    9bd0:	00bffa84 	movi	r2,-22
    9bd4:	00000106 	br	9bdc <alt_alarm_start+0x130>
    }
  }
  else
  {
    return -ENOTSUP;
    9bd8:	00bfde84 	movi	r2,-134
  }
}
    9bdc:	e037883a 	mov	sp,fp
    9be0:	df000017 	ldw	fp,0(sp)
    9be4:	dec00104 	addi	sp,sp,4
    9be8:	f800283a 	ret

00009bec <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
    9bec:	defffa04 	addi	sp,sp,-24
    9bf0:	dfc00515 	stw	ra,20(sp)
    9bf4:	df000415 	stw	fp,16(sp)
    9bf8:	df000404 	addi	fp,sp,16
    9bfc:	e13fff15 	stw	r4,-4(fp)
  int big_loops;
  alt_u32 cycles_per_loop;
  
  if (!strcmp(NIOS2_CPU_IMPLEMENTATION,"tiny"))
  {
    cycles_per_loop = 9;
    9c00:	00800244 	movi	r2,9
    9c04:	e0bffd15 	stw	r2,-12(fp)
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));
    9c08:	e13ffd17 	ldw	r4,-12(fp)
    9c0c:	014003f4 	movhi	r5,15
    9c10:	29509004 	addi	r5,r5,16960
    9c14:	0008a480 	call	8a48 <__mulsi3>
    9c18:	0100bef4 	movhi	r4,763
    9c1c:	213c2004 	addi	r4,r4,-3968
    9c20:	100b883a 	mov	r5,r2
    9c24:	00088080 	call	8808 <__udivsi3>
  {
    cycles_per_loop = 3;
  }
  

  big_loops = us / (INT_MAX/
    9c28:	01200034 	movhi	r4,32768
    9c2c:	213fffc4 	addi	r4,r4,-1
    9c30:	100b883a 	mov	r5,r2
    9c34:	00088080 	call	8808 <__udivsi3>
    9c38:	e13fff17 	ldw	r4,-4(fp)
    9c3c:	100b883a 	mov	r5,r2
    9c40:	00088080 	call	8808 <__udivsi3>
    9c44:	e0bffe15 	stw	r2,-8(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
    9c48:	e0bffe17 	ldw	r2,-8(fp)
    9c4c:	10002a26 	beq	r2,zero,9cf8 <alt_busy_sleep+0x10c>
  {
    for(i=0;i<big_loops;i++)
    9c50:	e03ffc15 	stw	zero,-16(fp)
    9c54:	00001706 	br	9cb4 <alt_busy_sleep+0xc8>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
    9c58:	00a00034 	movhi	r2,32768
    9c5c:	10bfffc4 	addi	r2,r2,-1
    9c60:	10bfffc4 	addi	r2,r2,-1
    9c64:	103ffe1e 	bne	r2,zero,9c60 <_gp+0xffff4e70>
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
      (cycles_per_loop * 1000000)));
    9c68:	e13ffd17 	ldw	r4,-12(fp)
    9c6c:	014003f4 	movhi	r5,15
    9c70:	29509004 	addi	r5,r5,16960
    9c74:	0008a480 	call	8a48 <__mulsi3>
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
    9c78:	0100bef4 	movhi	r4,763
    9c7c:	213c2004 	addi	r4,r4,-3968
    9c80:	100b883a 	mov	r5,r2
    9c84:	00088080 	call	8808 <__udivsi3>
    9c88:	01200034 	movhi	r4,32768
    9c8c:	213fffc4 	addi	r4,r4,-1
    9c90:	100b883a 	mov	r5,r2
    9c94:	00088080 	call	8808 <__udivsi3>
    9c98:	1007883a 	mov	r3,r2
    9c9c:	e0bfff17 	ldw	r2,-4(fp)
    9ca0:	10c5c83a 	sub	r2,r2,r3
    9ca4:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
    9ca8:	e0bffc17 	ldw	r2,-16(fp)
    9cac:	10800044 	addi	r2,r2,1
    9cb0:	e0bffc15 	stw	r2,-16(fp)
    9cb4:	e0fffc17 	ldw	r3,-16(fp)
    9cb8:	e0bffe17 	ldw	r2,-8(fp)
    9cbc:	18bfe616 	blt	r3,r2,9c58 <_gp+0xffff4e68>
      "\n\tbne %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
    9cc0:	e13ffd17 	ldw	r4,-12(fp)
    9cc4:	014003f4 	movhi	r5,15
    9cc8:	29509004 	addi	r5,r5,16960
    9ccc:	0008a480 	call	8a48 <__mulsi3>
    9cd0:	0100bef4 	movhi	r4,763
    9cd4:	213c2004 	addi	r4,r4,-3968
    9cd8:	100b883a 	mov	r5,r2
    9cdc:	00088080 	call	8808 <__udivsi3>
    9ce0:	1009883a 	mov	r4,r2
    9ce4:	e17fff17 	ldw	r5,-4(fp)
    9ce8:	0008a480 	call	8a48 <__mulsi3>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
    9cec:	10bfffc4 	addi	r2,r2,-1
    9cf0:	103ffe1e 	bne	r2,zero,9cec <_gp+0xffff4efc>
    9cf4:	00000d06 	br	9d2c <alt_busy_sleep+0x140>
      "\n\tbgt %0,zero,0b"
      "\n1:"
      "\n\t.pushsection .debug_alt_sim_info"
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
    9cf8:	e13ffd17 	ldw	r4,-12(fp)
    9cfc:	014003f4 	movhi	r5,15
    9d00:	29509004 	addi	r5,r5,16960
    9d04:	0008a480 	call	8a48 <__mulsi3>
    9d08:	0100bef4 	movhi	r4,763
    9d0c:	213c2004 	addi	r4,r4,-3968
    9d10:	100b883a 	mov	r5,r2
    9d14:	00088080 	call	8808 <__udivsi3>
    9d18:	1009883a 	mov	r4,r2
    9d1c:	e17fff17 	ldw	r5,-4(fp)
    9d20:	0008a480 	call	8a48 <__mulsi3>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
    9d24:	10bfffc4 	addi	r2,r2,-1
    9d28:	00bffe16 	blt	zero,r2,9d24 <_gp+0xffff4f34>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
    9d2c:	0005883a 	mov	r2,zero
}
    9d30:	e037883a 	mov	sp,fp
    9d34:	dfc00117 	ldw	ra,4(sp)
    9d38:	df000017 	ldw	fp,0(sp)
    9d3c:	dec00204 	addi	sp,sp,8
    9d40:	f800283a 	ret

00009d44 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    9d44:	defffe04 	addi	sp,sp,-8
    9d48:	dfc00115 	stw	ra,4(sp)
    9d4c:	df000015 	stw	fp,0(sp)
    9d50:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    9d54:	00800074 	movhi	r2,1
    9d58:	10b38704 	addi	r2,r2,-12772
    9d5c:	10800017 	ldw	r2,0(r2)
    9d60:	10000526 	beq	r2,zero,9d78 <alt_get_errno+0x34>
    9d64:	00800074 	movhi	r2,1
    9d68:	10b38704 	addi	r2,r2,-12772
    9d6c:	10800017 	ldw	r2,0(r2)
    9d70:	103ee83a 	callr	r2
    9d74:	00000206 	br	9d80 <alt_get_errno+0x3c>
    9d78:	00800074 	movhi	r2,1
    9d7c:	10b92304 	addi	r2,r2,-7028
}
    9d80:	e037883a 	mov	sp,fp
    9d84:	dfc00117 	ldw	ra,4(sp)
    9d88:	df000017 	ldw	fp,0(sp)
    9d8c:	dec00204 	addi	sp,sp,8
    9d90:	f800283a 	ret

00009d94 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
    9d94:	defffb04 	addi	sp,sp,-20
    9d98:	dfc00415 	stw	ra,16(sp)
    9d9c:	df000315 	stw	fp,12(sp)
    9da0:	df000304 	addi	fp,sp,12
    9da4:	e13fff15 	stw	r4,-4(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
    9da8:	e0bfff17 	ldw	r2,-4(fp)
    9dac:	10000816 	blt	r2,zero,9dd0 <close+0x3c>
    9db0:	e13fff17 	ldw	r4,-4(fp)
    9db4:	01400304 	movi	r5,12
    9db8:	0008a480 	call	8a48 <__mulsi3>
    9dbc:	1007883a 	mov	r3,r2
    9dc0:	00800074 	movhi	r2,1
    9dc4:	10b31c04 	addi	r2,r2,-13200
    9dc8:	1885883a 	add	r2,r3,r2
    9dcc:	00000106 	br	9dd4 <close+0x40>
    9dd0:	0005883a 	mov	r2,zero
    9dd4:	e0bffd15 	stw	r2,-12(fp)

  if (fd)
    9dd8:	e0bffd17 	ldw	r2,-12(fp)
    9ddc:	10001926 	beq	r2,zero,9e44 <close+0xb0>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
    9de0:	e0bffd17 	ldw	r2,-12(fp)
    9de4:	10800017 	ldw	r2,0(r2)
    9de8:	10800417 	ldw	r2,16(r2)
    9dec:	10000626 	beq	r2,zero,9e08 <close+0x74>
    9df0:	e0bffd17 	ldw	r2,-12(fp)
    9df4:	10800017 	ldw	r2,0(r2)
    9df8:	10800417 	ldw	r2,16(r2)
    9dfc:	e13ffd17 	ldw	r4,-12(fp)
    9e00:	103ee83a 	callr	r2
    9e04:	00000106 	br	9e0c <close+0x78>
    9e08:	0005883a 	mov	r2,zero
    9e0c:	e0bffe15 	stw	r2,-8(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
    9e10:	e13fff17 	ldw	r4,-4(fp)
    9e14:	000a7480 	call	a748 <alt_release_fd>
    if (rval < 0)
    9e18:	e0bffe17 	ldw	r2,-8(fp)
    9e1c:	1000070e 	bge	r2,zero,9e3c <close+0xa8>
    {
      ALT_ERRNO = -rval;
    9e20:	0009d440 	call	9d44 <alt_get_errno>
    9e24:	1007883a 	mov	r3,r2
    9e28:	e0bffe17 	ldw	r2,-8(fp)
    9e2c:	0085c83a 	sub	r2,zero,r2
    9e30:	18800015 	stw	r2,0(r3)
      return -1;
    9e34:	00bfffc4 	movi	r2,-1
    9e38:	00000706 	br	9e58 <close+0xc4>
    }
    return 0;
    9e3c:	0005883a 	mov	r2,zero
    9e40:	00000506 	br	9e58 <close+0xc4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
    9e44:	0009d440 	call	9d44 <alt_get_errno>
    9e48:	1007883a 	mov	r3,r2
    9e4c:	00801444 	movi	r2,81
    9e50:	18800015 	stw	r2,0(r3)
    return -1;
    9e54:	00bfffc4 	movi	r2,-1
  }
}
    9e58:	e037883a 	mov	sp,fp
    9e5c:	dfc00117 	ldw	ra,4(sp)
    9e60:	df000017 	ldw	fp,0(sp)
    9e64:	dec00204 	addi	sp,sp,8
    9e68:	f800283a 	ret

00009e6c <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
    9e6c:	deffff04 	addi	sp,sp,-4
    9e70:	df000015 	stw	fp,0(sp)
    9e74:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
    9e78:	e037883a 	mov	sp,fp
    9e7c:	df000017 	ldw	fp,0(sp)
    9e80:	dec00104 	addi	sp,sp,4
    9e84:	f800283a 	ret

00009e88 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
    9e88:	defffc04 	addi	sp,sp,-16
    9e8c:	df000315 	stw	fp,12(sp)
    9e90:	df000304 	addi	fp,sp,12
    9e94:	e13ffd15 	stw	r4,-12(fp)
    9e98:	e17ffe15 	stw	r5,-8(fp)
    9e9c:	e1bfff15 	stw	r6,-4(fp)
  return len;
    9ea0:	e0bfff17 	ldw	r2,-4(fp)
}
    9ea4:	e037883a 	mov	sp,fp
    9ea8:	df000017 	ldw	fp,0(sp)
    9eac:	dec00104 	addi	sp,sp,4
    9eb0:	f800283a 	ret

00009eb4 <alt_get_errno>:
    9eb4:	defffe04 	addi	sp,sp,-8
    9eb8:	dfc00115 	stw	ra,4(sp)
    9ebc:	df000015 	stw	fp,0(sp)
    9ec0:	d839883a 	mov	fp,sp
    9ec4:	00800074 	movhi	r2,1
    9ec8:	10b38704 	addi	r2,r2,-12772
    9ecc:	10800017 	ldw	r2,0(r2)
    9ed0:	10000526 	beq	r2,zero,9ee8 <alt_get_errno+0x34>
    9ed4:	00800074 	movhi	r2,1
    9ed8:	10b38704 	addi	r2,r2,-12772
    9edc:	10800017 	ldw	r2,0(r2)
    9ee0:	103ee83a 	callr	r2
    9ee4:	00000206 	br	9ef0 <alt_get_errno+0x3c>
    9ee8:	00800074 	movhi	r2,1
    9eec:	10b92304 	addi	r2,r2,-7028
    9ef0:	e037883a 	mov	sp,fp
    9ef4:	dfc00117 	ldw	ra,4(sp)
    9ef8:	df000017 	ldw	fp,0(sp)
    9efc:	dec00204 	addi	sp,sp,8
    9f00:	f800283a 	ret

00009f04 <alt_dev_llist_insert>:
    9f04:	defffa04 	addi	sp,sp,-24
    9f08:	dfc00515 	stw	ra,20(sp)
    9f0c:	df000415 	stw	fp,16(sp)
    9f10:	df000404 	addi	fp,sp,16
    9f14:	e13ffe15 	stw	r4,-8(fp)
    9f18:	e17fff15 	stw	r5,-4(fp)
    9f1c:	e0bffe17 	ldw	r2,-8(fp)
    9f20:	10000326 	beq	r2,zero,9f30 <alt_dev_llist_insert+0x2c>
    9f24:	e0bffe17 	ldw	r2,-8(fp)
    9f28:	10800217 	ldw	r2,8(r2)
    9f2c:	1000061e 	bne	r2,zero,9f48 <alt_dev_llist_insert+0x44>
    9f30:	0009eb40 	call	9eb4 <alt_get_errno>
    9f34:	1007883a 	mov	r3,r2
    9f38:	00800584 	movi	r2,22
    9f3c:	18800015 	stw	r2,0(r3)
    9f40:	00bffa84 	movi	r2,-22
    9f44:	00001306 	br	9f94 <alt_dev_llist_insert+0x90>
    9f48:	e0bffe17 	ldw	r2,-8(fp)
    9f4c:	e0ffff17 	ldw	r3,-4(fp)
    9f50:	e0fffc15 	stw	r3,-16(fp)
    9f54:	e0bffd15 	stw	r2,-12(fp)
    9f58:	e0bffd17 	ldw	r2,-12(fp)
    9f5c:	e0fffc17 	ldw	r3,-16(fp)
    9f60:	10c00115 	stw	r3,4(r2)
    9f64:	e0bffc17 	ldw	r2,-16(fp)
    9f68:	10c00017 	ldw	r3,0(r2)
    9f6c:	e0bffd17 	ldw	r2,-12(fp)
    9f70:	10c00015 	stw	r3,0(r2)
    9f74:	e0bffc17 	ldw	r2,-16(fp)
    9f78:	10800017 	ldw	r2,0(r2)
    9f7c:	e0fffd17 	ldw	r3,-12(fp)
    9f80:	10c00115 	stw	r3,4(r2)
    9f84:	e0bffc17 	ldw	r2,-16(fp)
    9f88:	e0fffd17 	ldw	r3,-12(fp)
    9f8c:	10c00015 	stw	r3,0(r2)
    9f90:	0005883a 	mov	r2,zero
    9f94:	e037883a 	mov	sp,fp
    9f98:	dfc00117 	ldw	ra,4(sp)
    9f9c:	df000017 	ldw	fp,0(sp)
    9fa0:	dec00204 	addi	sp,sp,8
    9fa4:	f800283a 	ret

00009fa8 <_do_ctors>:
    9fa8:	defffd04 	addi	sp,sp,-12
    9fac:	dfc00215 	stw	ra,8(sp)
    9fb0:	df000115 	stw	fp,4(sp)
    9fb4:	df000104 	addi	fp,sp,4
    9fb8:	00800074 	movhi	r2,1
    9fbc:	10ada204 	addi	r2,r2,-18808
    9fc0:	e0bfff15 	stw	r2,-4(fp)
    9fc4:	00000606 	br	9fe0 <_do_ctors+0x38>
    9fc8:	e0bfff17 	ldw	r2,-4(fp)
    9fcc:	10800017 	ldw	r2,0(r2)
    9fd0:	103ee83a 	callr	r2
    9fd4:	e0bfff17 	ldw	r2,-4(fp)
    9fd8:	10bfff04 	addi	r2,r2,-4
    9fdc:	e0bfff15 	stw	r2,-4(fp)
    9fe0:	e0ffff17 	ldw	r3,-4(fp)
    9fe4:	00800074 	movhi	r2,1
    9fe8:	10ada304 	addi	r2,r2,-18804
    9fec:	18bff62e 	bgeu	r3,r2,9fc8 <_gp+0xffff51d8>
    9ff0:	e037883a 	mov	sp,fp
    9ff4:	dfc00117 	ldw	ra,4(sp)
    9ff8:	df000017 	ldw	fp,0(sp)
    9ffc:	dec00204 	addi	sp,sp,8
    a000:	f800283a 	ret

0000a004 <_do_dtors>:
    a004:	defffd04 	addi	sp,sp,-12
    a008:	dfc00215 	stw	ra,8(sp)
    a00c:	df000115 	stw	fp,4(sp)
    a010:	df000104 	addi	fp,sp,4
    a014:	00800074 	movhi	r2,1
    a018:	10ada204 	addi	r2,r2,-18808
    a01c:	e0bfff15 	stw	r2,-4(fp)
    a020:	00000606 	br	a03c <_do_dtors+0x38>
    a024:	e0bfff17 	ldw	r2,-4(fp)
    a028:	10800017 	ldw	r2,0(r2)
    a02c:	103ee83a 	callr	r2
    a030:	e0bfff17 	ldw	r2,-4(fp)
    a034:	10bfff04 	addi	r2,r2,-4
    a038:	e0bfff15 	stw	r2,-4(fp)
    a03c:	e0ffff17 	ldw	r3,-4(fp)
    a040:	00800074 	movhi	r2,1
    a044:	10ada304 	addi	r2,r2,-18804
    a048:	18bff62e 	bgeu	r3,r2,a024 <_gp+0xffff5234>
    a04c:	e037883a 	mov	sp,fp
    a050:	dfc00117 	ldw	ra,4(sp)
    a054:	df000017 	ldw	fp,0(sp)
    a058:	dec00204 	addi	sp,sp,8
    a05c:	f800283a 	ret

0000a060 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
    a060:	deffff04 	addi	sp,sp,-4
    a064:	df000015 	stw	fp,0(sp)
    a068:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
#endif
}
    a06c:	e037883a 	mov	sp,fp
    a070:	df000017 	ldw	fp,0(sp)
    a074:	dec00104 	addi	sp,sp,4
    a078:	f800283a 	ret

0000a07c <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    a07c:	defff904 	addi	sp,sp,-28
    a080:	dfc00615 	stw	ra,24(sp)
    a084:	df000515 	stw	fp,20(sp)
    a088:	df000504 	addi	fp,sp,20
    a08c:	e13ffc15 	stw	r4,-16(fp)
    a090:	e17ffd15 	stw	r5,-12(fp)
    a094:	e1bffe15 	stw	r6,-8(fp)
    a098:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
    a09c:	e0800217 	ldw	r2,8(fp)
    a0a0:	d8800015 	stw	r2,0(sp)
    a0a4:	e13ffc17 	ldw	r4,-16(fp)
    a0a8:	e17ffd17 	ldw	r5,-12(fp)
    a0ac:	e1bffe17 	ldw	r6,-8(fp)
    a0b0:	e1ffff17 	ldw	r7,-4(fp)
    a0b4:	000a25c0 	call	a25c <alt_iic_isr_register>
}  
    a0b8:	e037883a 	mov	sp,fp
    a0bc:	dfc00117 	ldw	ra,4(sp)
    a0c0:	df000017 	ldw	fp,0(sp)
    a0c4:	dec00204 	addi	sp,sp,8
    a0c8:	f800283a 	ret

0000a0cc <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
    a0cc:	defff904 	addi	sp,sp,-28
    a0d0:	df000615 	stw	fp,24(sp)
    a0d4:	df000604 	addi	fp,sp,24
    a0d8:	e13ffe15 	stw	r4,-8(fp)
    a0dc:	e17fff15 	stw	r5,-4(fp)
    a0e0:	e0bfff17 	ldw	r2,-4(fp)
    a0e4:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    a0e8:	0005303a 	rdctl	r2,status
    a0ec:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    a0f0:	e0fffb17 	ldw	r3,-20(fp)
    a0f4:	00bfff84 	movi	r2,-2
    a0f8:	1884703a 	and	r2,r3,r2
    a0fc:	1001703a 	wrctl	status,r2
  
  return context;
    a100:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    a104:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active |= (1 << id);
    a108:	e0bffa17 	ldw	r2,-24(fp)
    a10c:	00c00044 	movi	r3,1
    a110:	1884983a 	sll	r2,r3,r2
    a114:	1007883a 	mov	r3,r2
    a118:	00800074 	movhi	r2,1
    a11c:	10b92d04 	addi	r2,r2,-6988
    a120:	10800017 	ldw	r2,0(r2)
    a124:	1886b03a 	or	r3,r3,r2
    a128:	00800074 	movhi	r2,1
    a12c:	10b92d04 	addi	r2,r2,-6988
    a130:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    a134:	00800074 	movhi	r2,1
    a138:	10b92d04 	addi	r2,r2,-6988
    a13c:	10800017 	ldw	r2,0(r2)
    a140:	100170fa 	wrctl	ienable,r2
    a144:	e0bffc17 	ldw	r2,-16(fp)
    a148:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    a14c:	e0bffd17 	ldw	r2,-12(fp)
    a150:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    a154:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
    a158:	0001883a 	nop
}
    a15c:	e037883a 	mov	sp,fp
    a160:	df000017 	ldw	fp,0(sp)
    a164:	dec00104 	addi	sp,sp,4
    a168:	f800283a 	ret

0000a16c <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
    a16c:	defff904 	addi	sp,sp,-28
    a170:	df000615 	stw	fp,24(sp)
    a174:	df000604 	addi	fp,sp,24
    a178:	e13ffe15 	stw	r4,-8(fp)
    a17c:	e17fff15 	stw	r5,-4(fp)
    a180:	e0bfff17 	ldw	r2,-4(fp)
    a184:	e0bffa15 	stw	r2,-24(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    a188:	0005303a 	rdctl	r2,status
    a18c:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    a190:	e0fffb17 	ldw	r3,-20(fp)
    a194:	00bfff84 	movi	r2,-2
    a198:	1884703a 	and	r2,r3,r2
    a19c:	1001703a 	wrctl	status,r2
  
  return context;
    a1a0:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
    a1a4:	e0bffc15 	stw	r2,-16(fp)

  alt_irq_active &= ~(1 << id);
    a1a8:	e0bffa17 	ldw	r2,-24(fp)
    a1ac:	00c00044 	movi	r3,1
    a1b0:	1884983a 	sll	r2,r3,r2
    a1b4:	0084303a 	nor	r2,zero,r2
    a1b8:	1007883a 	mov	r3,r2
    a1bc:	00800074 	movhi	r2,1
    a1c0:	10b92d04 	addi	r2,r2,-6988
    a1c4:	10800017 	ldw	r2,0(r2)
    a1c8:	1886703a 	and	r3,r3,r2
    a1cc:	00800074 	movhi	r2,1
    a1d0:	10b92d04 	addi	r2,r2,-6988
    a1d4:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
    a1d8:	00800074 	movhi	r2,1
    a1dc:	10b92d04 	addi	r2,r2,-6988
    a1e0:	10800017 	ldw	r2,0(r2)
    a1e4:	100170fa 	wrctl	ienable,r2
    a1e8:	e0bffc17 	ldw	r2,-16(fp)
    a1ec:	e0bffd15 	stw	r2,-12(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    a1f0:	e0bffd17 	ldw	r2,-12(fp)
    a1f4:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
    a1f8:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
    a1fc:	0001883a 	nop
}
    a200:	e037883a 	mov	sp,fp
    a204:	df000017 	ldw	fp,0(sp)
    a208:	dec00104 	addi	sp,sp,4
    a20c:	f800283a 	ret

0000a210 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
    a210:	defffc04 	addi	sp,sp,-16
    a214:	df000315 	stw	fp,12(sp)
    a218:	df000304 	addi	fp,sp,12
    a21c:	e13ffe15 	stw	r4,-8(fp)
    a220:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
    a224:	000530fa 	rdctl	r2,ienable
    a228:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
    a22c:	e0bfff17 	ldw	r2,-4(fp)
    a230:	00c00044 	movi	r3,1
    a234:	1884983a 	sll	r2,r3,r2
    a238:	1007883a 	mov	r3,r2
    a23c:	e0bffd17 	ldw	r2,-12(fp)
    a240:	1884703a 	and	r2,r3,r2
    a244:	1004c03a 	cmpne	r2,r2,zero
    a248:	10803fcc 	andi	r2,r2,255
}
    a24c:	e037883a 	mov	sp,fp
    a250:	df000017 	ldw	fp,0(sp)
    a254:	dec00104 	addi	sp,sp,4
    a258:	f800283a 	ret

0000a25c <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
    a25c:	defff504 	addi	sp,sp,-44
    a260:	dfc00a15 	stw	ra,40(sp)
    a264:	df000915 	stw	fp,36(sp)
    a268:	df000904 	addi	fp,sp,36
    a26c:	e13ffc15 	stw	r4,-16(fp)
    a270:	e17ffd15 	stw	r5,-12(fp)
    a274:	e1bffe15 	stw	r6,-8(fp)
    a278:	e1ffff15 	stw	r7,-4(fp)
  int rc = -EINVAL;  
    a27c:	00bffa84 	movi	r2,-22
    a280:	e0bff715 	stw	r2,-36(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
    a284:	e0bffd17 	ldw	r2,-12(fp)
    a288:	e0bff815 	stw	r2,-32(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
    a28c:	e0bff817 	ldw	r2,-32(fp)
    a290:	10800808 	cmpgei	r2,r2,32
    a294:	1000271e 	bne	r2,zero,a334 <alt_iic_isr_register+0xd8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
    a298:	0005303a 	rdctl	r2,status
    a29c:	e0bffa15 	stw	r2,-24(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
    a2a0:	e0fffa17 	ldw	r3,-24(fp)
    a2a4:	00bfff84 	movi	r2,-2
    a2a8:	1884703a 	and	r2,r3,r2
    a2ac:	1001703a 	wrctl	status,r2
  
  return context;
    a2b0:	e0bffa17 	ldw	r2,-24(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
    a2b4:	e0bff915 	stw	r2,-28(fp)

    alt_irq[id].handler = isr;
    a2b8:	00800074 	movhi	r2,1
    a2bc:	10b92f04 	addi	r2,r2,-6980
    a2c0:	e0fff817 	ldw	r3,-32(fp)
    a2c4:	180690fa 	slli	r3,r3,3
    a2c8:	10c5883a 	add	r2,r2,r3
    a2cc:	e0fffe17 	ldw	r3,-8(fp)
    a2d0:	10c00015 	stw	r3,0(r2)
    alt_irq[id].context = isr_context;
    a2d4:	00800074 	movhi	r2,1
    a2d8:	10b92f04 	addi	r2,r2,-6980
    a2dc:	e0fff817 	ldw	r3,-32(fp)
    a2e0:	180690fa 	slli	r3,r3,3
    a2e4:	18c00104 	addi	r3,r3,4
    a2e8:	10c5883a 	add	r2,r2,r3
    a2ec:	e0ffff17 	ldw	r3,-4(fp)
    a2f0:	10c00015 	stw	r3,0(r2)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
    a2f4:	e0bffe17 	ldw	r2,-8(fp)
    a2f8:	10000526 	beq	r2,zero,a310 <alt_iic_isr_register+0xb4>
    a2fc:	e0bff817 	ldw	r2,-32(fp)
    a300:	e13ffc17 	ldw	r4,-16(fp)
    a304:	100b883a 	mov	r5,r2
    a308:	000a0cc0 	call	a0cc <alt_ic_irq_enable>
    a30c:	00000406 	br	a320 <alt_iic_isr_register+0xc4>
    a310:	e0bff817 	ldw	r2,-32(fp)
    a314:	e13ffc17 	ldw	r4,-16(fp)
    a318:	100b883a 	mov	r5,r2
    a31c:	000a16c0 	call	a16c <alt_ic_irq_disable>
    a320:	e0bff715 	stw	r2,-36(fp)
    a324:	e0bff917 	ldw	r2,-28(fp)
    a328:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
    a32c:	e0bffb17 	ldw	r2,-20(fp)
    a330:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
    a334:	e0bff717 	ldw	r2,-36(fp)
}
    a338:	e037883a 	mov	sp,fp
    a33c:	dfc00117 	ldw	ra,4(sp)
    a340:	df000017 	ldw	fp,0(sp)
    a344:	dec00204 	addi	sp,sp,8
    a348:	f800283a 	ret

0000a34c <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
    a34c:	defff804 	addi	sp,sp,-32
    a350:	dfc00715 	stw	ra,28(sp)
    a354:	df000615 	stw	fp,24(sp)
    a358:	dc000515 	stw	r16,20(sp)
    a35c:	df000604 	addi	fp,sp,24
    a360:	e13ffb15 	stw	r4,-20(fp)
    a364:	e17ffc15 	stw	r5,-16(fp)
    a368:	e1bffd15 	stw	r6,-12(fp)
    a36c:	e1fffe15 	stw	r7,-8(fp)
  int old;

  old = open (name, flags, mode);
    a370:	e13ffc17 	ldw	r4,-16(fp)
    a374:	e17ffd17 	ldw	r5,-12(fp)
    a378:	e1bffe17 	ldw	r6,-8(fp)
    a37c:	000a5e80 	call	a5e8 <open>
    a380:	e0bffa15 	stw	r2,-24(fp)

  if (old >= 0)
    a384:	e0bffa17 	ldw	r2,-24(fp)
    a388:	10002216 	blt	r2,zero,a414 <alt_open_fd+0xc8>
  {
    fd->dev      = alt_fd_list[old].dev;
    a38c:	04000074 	movhi	r16,1
    a390:	84331c04 	addi	r16,r16,-13200
    a394:	e0bffa17 	ldw	r2,-24(fp)
    a398:	1009883a 	mov	r4,r2
    a39c:	01400304 	movi	r5,12
    a3a0:	0008a480 	call	8a48 <__mulsi3>
    a3a4:	8085883a 	add	r2,r16,r2
    a3a8:	10c00017 	ldw	r3,0(r2)
    a3ac:	e0bffb17 	ldw	r2,-20(fp)
    a3b0:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
    a3b4:	04000074 	movhi	r16,1
    a3b8:	84331c04 	addi	r16,r16,-13200
    a3bc:	e0bffa17 	ldw	r2,-24(fp)
    a3c0:	1009883a 	mov	r4,r2
    a3c4:	01400304 	movi	r5,12
    a3c8:	0008a480 	call	8a48 <__mulsi3>
    a3cc:	10800104 	addi	r2,r2,4
    a3d0:	8085883a 	add	r2,r16,r2
    a3d4:	10c00017 	ldw	r3,0(r2)
    a3d8:	e0bffb17 	ldw	r2,-20(fp)
    a3dc:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
    a3e0:	04000074 	movhi	r16,1
    a3e4:	84331c04 	addi	r16,r16,-13200
    a3e8:	e0bffa17 	ldw	r2,-24(fp)
    a3ec:	1009883a 	mov	r4,r2
    a3f0:	01400304 	movi	r5,12
    a3f4:	0008a480 	call	8a48 <__mulsi3>
    a3f8:	10800204 	addi	r2,r2,8
    a3fc:	8085883a 	add	r2,r16,r2
    a400:	10c00017 	ldw	r3,0(r2)
    a404:	e0bffb17 	ldw	r2,-20(fp)
    a408:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
    a40c:	e13ffa17 	ldw	r4,-24(fp)
    a410:	000a7480 	call	a748 <alt_release_fd>
  }
} 
    a414:	e6ffff04 	addi	sp,fp,-4
    a418:	dfc00217 	ldw	ra,8(sp)
    a41c:	df000117 	ldw	fp,4(sp)
    a420:	dc000017 	ldw	r16,0(sp)
    a424:	dec00304 	addi	sp,sp,12
    a428:	f800283a 	ret

0000a42c <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
    a42c:	defffb04 	addi	sp,sp,-20
    a430:	dfc00415 	stw	ra,16(sp)
    a434:	df000315 	stw	fp,12(sp)
    a438:	df000304 	addi	fp,sp,12
    a43c:	e13ffd15 	stw	r4,-12(fp)
    a440:	e17ffe15 	stw	r5,-8(fp)
    a444:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
    a448:	01000074 	movhi	r4,1
    a44c:	21331f04 	addi	r4,r4,-13188
    a450:	e17ffd17 	ldw	r5,-12(fp)
    a454:	01800044 	movi	r6,1
    a458:	01c07fc4 	movi	r7,511
    a45c:	000a34c0 	call	a34c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
    a460:	01000074 	movhi	r4,1
    a464:	21331c04 	addi	r4,r4,-13200
    a468:	e17ffe17 	ldw	r5,-8(fp)
    a46c:	000d883a 	mov	r6,zero
    a470:	01c07fc4 	movi	r7,511
    a474:	000a34c0 	call	a34c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
    a478:	01000074 	movhi	r4,1
    a47c:	21332204 	addi	r4,r4,-13176
    a480:	e17fff17 	ldw	r5,-4(fp)
    a484:	01800044 	movi	r6,1
    a488:	01c07fc4 	movi	r7,511
    a48c:	000a34c0 	call	a34c <alt_open_fd>
}  
    a490:	e037883a 	mov	sp,fp
    a494:	dfc00117 	ldw	ra,4(sp)
    a498:	df000017 	ldw	fp,0(sp)
    a49c:	dec00204 	addi	sp,sp,8
    a4a0:	f800283a 	ret

0000a4a4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
    a4a4:	defffe04 	addi	sp,sp,-8
    a4a8:	dfc00115 	stw	ra,4(sp)
    a4ac:	df000015 	stw	fp,0(sp)
    a4b0:	d839883a 	mov	fp,sp
  return ((alt_errno) ? alt_errno() : &errno);
    a4b4:	00800074 	movhi	r2,1
    a4b8:	10b38704 	addi	r2,r2,-12772
    a4bc:	10800017 	ldw	r2,0(r2)
    a4c0:	10000526 	beq	r2,zero,a4d8 <alt_get_errno+0x34>
    a4c4:	00800074 	movhi	r2,1
    a4c8:	10b38704 	addi	r2,r2,-12772
    a4cc:	10800017 	ldw	r2,0(r2)
    a4d0:	103ee83a 	callr	r2
    a4d4:	00000206 	br	a4e0 <alt_get_errno+0x3c>
    a4d8:	00800074 	movhi	r2,1
    a4dc:	10b92304 	addi	r2,r2,-7028
}
    a4e0:	e037883a 	mov	sp,fp
    a4e4:	dfc00117 	ldw	ra,4(sp)
    a4e8:	df000017 	ldw	fp,0(sp)
    a4ec:	dec00204 	addi	sp,sp,8
    a4f0:	f800283a 	ret

0000a4f4 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
    a4f4:	defffb04 	addi	sp,sp,-20
    a4f8:	dfc00415 	stw	ra,16(sp)
    a4fc:	df000315 	stw	fp,12(sp)
    a500:	dc000215 	stw	r16,8(sp)
    a504:	df000304 	addi	fp,sp,12
    a508:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
    a50c:	e0bffe17 	ldw	r2,-8(fp)
    a510:	10800217 	ldw	r2,8(r2)
    a514:	10d00034 	orhi	r3,r2,16384
    a518:	e0bffe17 	ldw	r2,-8(fp)
    a51c:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    a520:	e03ffd15 	stw	zero,-12(fp)
    a524:	00002306 	br	a5b4 <alt_file_locked+0xc0>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    a528:	04000074 	movhi	r16,1
    a52c:	84331c04 	addi	r16,r16,-13200
    a530:	e0bffd17 	ldw	r2,-12(fp)
    a534:	1009883a 	mov	r4,r2
    a538:	01400304 	movi	r5,12
    a53c:	0008a480 	call	8a48 <__mulsi3>
    a540:	8085883a 	add	r2,r16,r2
    a544:	10c00017 	ldw	r3,0(r2)
    a548:	e0bffe17 	ldw	r2,-8(fp)
    a54c:	10800017 	ldw	r2,0(r2)
    a550:	1880151e 	bne	r3,r2,a5a8 <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
    a554:	04000074 	movhi	r16,1
    a558:	84331c04 	addi	r16,r16,-13200
    a55c:	e0bffd17 	ldw	r2,-12(fp)
    a560:	1009883a 	mov	r4,r2
    a564:	01400304 	movi	r5,12
    a568:	0008a480 	call	8a48 <__mulsi3>
    a56c:	10800204 	addi	r2,r2,8
    a570:	8085883a 	add	r2,r16,r2
    a574:	10800017 	ldw	r2,0(r2)
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
    a578:	10000b0e 	bge	r2,zero,a5a8 <alt_file_locked+0xb4>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    a57c:	e13ffd17 	ldw	r4,-12(fp)
    a580:	01400304 	movi	r5,12
    a584:	0008a480 	call	8a48 <__mulsi3>
    a588:	1007883a 	mov	r3,r2
    a58c:	00800074 	movhi	r2,1
    a590:	10b31c04 	addi	r2,r2,-13200
    a594:	1887883a 	add	r3,r3,r2
   */

  for (i = 0; i <= alt_max_fd; i++)
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
    a598:	e0bffe17 	ldw	r2,-8(fp)
    a59c:	18800226 	beq	r3,r2,a5a8 <alt_file_locked+0xb4>
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
    a5a0:	00bffcc4 	movi	r2,-13
    a5a4:	00000a06 	br	a5d0 <alt_file_locked+0xdc>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
    a5a8:	e0bffd17 	ldw	r2,-12(fp)
    a5ac:	10800044 	addi	r2,r2,1
    a5b0:	e0bffd15 	stw	r2,-12(fp)
    a5b4:	00800074 	movhi	r2,1
    a5b8:	10b38604 	addi	r2,r2,-12776
    a5bc:	10800017 	ldw	r2,0(r2)
    a5c0:	1007883a 	mov	r3,r2
    a5c4:	e0bffd17 	ldw	r2,-12(fp)
    a5c8:	18bfd72e 	bgeu	r3,r2,a528 <_gp+0xffff5738>
    }
  }
  
  /* The device is not locked */
 
  return 0;
    a5cc:	0005883a 	mov	r2,zero
}
    a5d0:	e6ffff04 	addi	sp,fp,-4
    a5d4:	dfc00217 	ldw	ra,8(sp)
    a5d8:	df000117 	ldw	fp,4(sp)
    a5dc:	dc000017 	ldw	r16,0(sp)
    a5e0:	dec00304 	addi	sp,sp,12
    a5e4:	f800283a 	ret

0000a5e8 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
    a5e8:	defff604 	addi	sp,sp,-40
    a5ec:	dfc00915 	stw	ra,36(sp)
    a5f0:	df000815 	stw	fp,32(sp)
    a5f4:	df000804 	addi	fp,sp,32
    a5f8:	e13ffd15 	stw	r4,-12(fp)
    a5fc:	e17ffe15 	stw	r5,-8(fp)
    a600:	e1bfff15 	stw	r6,-4(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
    a604:	00bfffc4 	movi	r2,-1
    a608:	e0bff915 	stw	r2,-28(fp)
  int status = -ENODEV;
    a60c:	00bffb44 	movi	r2,-19
    a610:	e0bffa15 	stw	r2,-24(fp)
  int isafs = 0;
    a614:	e03ffb15 	stw	zero,-20(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
    a618:	e13ffd17 	ldw	r4,-12(fp)
    a61c:	01400074 	movhi	r5,1
    a620:	29738404 	addi	r5,r5,-12784
    a624:	000a7e80 	call	a7e8 <alt_find_dev>
    a628:	e0bff815 	stw	r2,-32(fp)
    a62c:	e0bff817 	ldw	r2,-32(fp)
    a630:	1000051e 	bne	r2,zero,a648 <open+0x60>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
    a634:	e13ffd17 	ldw	r4,-12(fp)
    a638:	000a8780 	call	a878 <alt_find_file>
    a63c:	e0bff815 	stw	r2,-32(fp)
    isafs = 1;
    a640:	00800044 	movi	r2,1
    a644:	e0bffb15 	stw	r2,-20(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
    a648:	e0bff817 	ldw	r2,-32(fp)
    a64c:	10002b26 	beq	r2,zero,a6fc <open+0x114>
  {
    if ((index = alt_get_fd (dev)) < 0)
    a650:	e13ff817 	ldw	r4,-32(fp)
    a654:	000a98c0 	call	a98c <alt_get_fd>
    a658:	e0bff915 	stw	r2,-28(fp)
    a65c:	e0bff917 	ldw	r2,-28(fp)
    a660:	1000030e 	bge	r2,zero,a670 <open+0x88>
    {
      status = index;
    a664:	e0bff917 	ldw	r2,-28(fp)
    a668:	e0bffa15 	stw	r2,-24(fp)
    a66c:	00002506 	br	a704 <open+0x11c>
    }
    else
    {
      fd = &alt_fd_list[index];
    a670:	e13ff917 	ldw	r4,-28(fp)
    a674:	01400304 	movi	r5,12
    a678:	0008a480 	call	8a48 <__mulsi3>
    a67c:	1007883a 	mov	r3,r2
    a680:	00800074 	movhi	r2,1
    a684:	10b31c04 	addi	r2,r2,-13200
    a688:	1885883a 	add	r2,r3,r2
    a68c:	e0bffc15 	stw	r2,-16(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
    a690:	e0fffe17 	ldw	r3,-8(fp)
    a694:	00900034 	movhi	r2,16384
    a698:	10bfffc4 	addi	r2,r2,-1
    a69c:	1886703a 	and	r3,r3,r2
    a6a0:	e0bffc17 	ldw	r2,-16(fp)
    a6a4:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
    a6a8:	e0bffb17 	ldw	r2,-20(fp)
    a6ac:	1000051e 	bne	r2,zero,a6c4 <open+0xdc>
    a6b0:	e13ffc17 	ldw	r4,-16(fp)
    a6b4:	000a4f40 	call	a4f4 <alt_file_locked>
    a6b8:	e0bffa15 	stw	r2,-24(fp)
    a6bc:	e0bffa17 	ldw	r2,-24(fp)
    a6c0:	10001016 	blt	r2,zero,a704 <open+0x11c>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
    a6c4:	e0bff817 	ldw	r2,-32(fp)
    a6c8:	10800317 	ldw	r2,12(r2)
    a6cc:	10000826 	beq	r2,zero,a6f0 <open+0x108>
    a6d0:	e0bff817 	ldw	r2,-32(fp)
    a6d4:	10800317 	ldw	r2,12(r2)
    a6d8:	e13ffc17 	ldw	r4,-16(fp)
    a6dc:	e17ffd17 	ldw	r5,-12(fp)
    a6e0:	e1bffe17 	ldw	r6,-8(fp)
    a6e4:	e1ffff17 	ldw	r7,-4(fp)
    a6e8:	103ee83a 	callr	r2
    a6ec:	00000106 	br	a6f4 <open+0x10c>
    a6f0:	0005883a 	mov	r2,zero
    a6f4:	e0bffa15 	stw	r2,-24(fp)
    a6f8:	00000206 	br	a704 <open+0x11c>
      }
    }
  }
  else
  {
    status = -ENODEV;
    a6fc:	00bffb44 	movi	r2,-19
    a700:	e0bffa15 	stw	r2,-24(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
    a704:	e0bffa17 	ldw	r2,-24(fp)
    a708:	1000090e 	bge	r2,zero,a730 <open+0x148>
  {
    alt_release_fd (index);  
    a70c:	e13ff917 	ldw	r4,-28(fp)
    a710:	000a7480 	call	a748 <alt_release_fd>
    ALT_ERRNO = -status;
    a714:	000a4a40 	call	a4a4 <alt_get_errno>
    a718:	1007883a 	mov	r3,r2
    a71c:	e0bffa17 	ldw	r2,-24(fp)
    a720:	0085c83a 	sub	r2,zero,r2
    a724:	18800015 	stw	r2,0(r3)
    return -1;
    a728:	00bfffc4 	movi	r2,-1
    a72c:	00000106 	br	a734 <open+0x14c>
  }
  
  /* return the reference upon success */

  return index;
    a730:	e0bff917 	ldw	r2,-28(fp)
}
    a734:	e037883a 	mov	sp,fp
    a738:	dfc00117 	ldw	ra,4(sp)
    a73c:	df000017 	ldw	fp,0(sp)
    a740:	dec00204 	addi	sp,sp,8
    a744:	f800283a 	ret

0000a748 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
    a748:	defffc04 	addi	sp,sp,-16
    a74c:	dfc00315 	stw	ra,12(sp)
    a750:	df000215 	stw	fp,8(sp)
    a754:	dc000115 	stw	r16,4(sp)
    a758:	df000204 	addi	fp,sp,8
    a75c:	e13ffe15 	stw	r4,-8(fp)
  if (fd > 2)
    a760:	e0bffe17 	ldw	r2,-8(fp)
    a764:	108000d0 	cmplti	r2,r2,3
    a768:	1000111e 	bne	r2,zero,a7b0 <alt_release_fd+0x68>
  {
    alt_fd_list[fd].fd_flags = 0;
    a76c:	04000074 	movhi	r16,1
    a770:	84331c04 	addi	r16,r16,-13200
    a774:	e0bffe17 	ldw	r2,-8(fp)
    a778:	1009883a 	mov	r4,r2
    a77c:	01400304 	movi	r5,12
    a780:	0008a480 	call	8a48 <__mulsi3>
    a784:	10800204 	addi	r2,r2,8
    a788:	8085883a 	add	r2,r16,r2
    a78c:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
    a790:	04000074 	movhi	r16,1
    a794:	84331c04 	addi	r16,r16,-13200
    a798:	e0bffe17 	ldw	r2,-8(fp)
    a79c:	1009883a 	mov	r4,r2
    a7a0:	01400304 	movi	r5,12
    a7a4:	0008a480 	call	8a48 <__mulsi3>
    a7a8:	8085883a 	add	r2,r16,r2
    a7ac:	10000015 	stw	zero,0(r2)
  }
}
    a7b0:	e6ffff04 	addi	sp,fp,-4
    a7b4:	dfc00217 	ldw	ra,8(sp)
    a7b8:	df000117 	ldw	fp,4(sp)
    a7bc:	dc000017 	ldw	r16,0(sp)
    a7c0:	dec00304 	addi	sp,sp,12
    a7c4:	f800283a 	ret

0000a7c8 <altera_nios2_gen2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
    a7c8:	deffff04 	addi	sp,sp,-4
    a7cc:	df000015 	stw	fp,0(sp)
    a7d0:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
    a7d4:	000170fa 	wrctl	ienable,zero
}
    a7d8:	e037883a 	mov	sp,fp
    a7dc:	df000017 	ldw	fp,0(sp)
    a7e0:	dec00104 	addi	sp,sp,4
    a7e4:	f800283a 	ret

0000a7e8 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
    a7e8:	defffa04 	addi	sp,sp,-24
    a7ec:	dfc00515 	stw	ra,20(sp)
    a7f0:	df000415 	stw	fp,16(sp)
    a7f4:	df000404 	addi	fp,sp,16
    a7f8:	e13ffe15 	stw	r4,-8(fp)
    a7fc:	e17fff15 	stw	r5,-4(fp)
  alt_dev* next = (alt_dev*) llist->next;
    a800:	e0bfff17 	ldw	r2,-4(fp)
    a804:	10800017 	ldw	r2,0(r2)
    a808:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
    a80c:	e13ffe17 	ldw	r4,-8(fp)
    a810:	000acfc0 	call	acfc <strlen>
    a814:	10800044 	addi	r2,r2,1
    a818:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    a81c:	00000d06 	br	a854 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
    a820:	e0bffc17 	ldw	r2,-16(fp)
    a824:	10c00217 	ldw	r3,8(r2)
    a828:	e0bffd17 	ldw	r2,-12(fp)
    a82c:	1809883a 	mov	r4,r3
    a830:	e17ffe17 	ldw	r5,-8(fp)
    a834:	100d883a 	mov	r6,r2
    a838:	000ab480 	call	ab48 <memcmp>
    a83c:	1000021e 	bne	r2,zero,a848 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
    a840:	e0bffc17 	ldw	r2,-16(fp)
    a844:	00000706 	br	a864 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
    a848:	e0bffc17 	ldw	r2,-16(fp)
    a84c:	10800017 	ldw	r2,0(r2)
    a850:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
    a854:	e0fffc17 	ldw	r3,-16(fp)
    a858:	e0bfff17 	ldw	r2,-4(fp)
    a85c:	18bff01e 	bne	r3,r2,a820 <_gp+0xffff5a30>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
    a860:	0005883a 	mov	r2,zero
}
    a864:	e037883a 	mov	sp,fp
    a868:	dfc00117 	ldw	ra,4(sp)
    a86c:	df000017 	ldw	fp,0(sp)
    a870:	dec00204 	addi	sp,sp,8
    a874:	f800283a 	ret

0000a878 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
    a878:	defffb04 	addi	sp,sp,-20
    a87c:	dfc00415 	stw	ra,16(sp)
    a880:	df000315 	stw	fp,12(sp)
    a884:	df000304 	addi	fp,sp,12
    a888:	e13fff15 	stw	r4,-4(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
    a88c:	00800074 	movhi	r2,1
    a890:	10b38204 	addi	r2,r2,-12792
    a894:	10800017 	ldw	r2,0(r2)
    a898:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    a89c:	00003106 	br	a964 <alt_find_file+0xec>
  {
    len = strlen(next->name);
    a8a0:	e0bffd17 	ldw	r2,-12(fp)
    a8a4:	10800217 	ldw	r2,8(r2)
    a8a8:	1009883a 	mov	r4,r2
    a8ac:	000acfc0 	call	acfc <strlen>
    a8b0:	e0bffe15 	stw	r2,-8(fp)
    
    if (next->name[len-1] == '/')
    a8b4:	e0bffd17 	ldw	r2,-12(fp)
    a8b8:	10c00217 	ldw	r3,8(r2)
    a8bc:	e0bffe17 	ldw	r2,-8(fp)
    a8c0:	10bfffc4 	addi	r2,r2,-1
    a8c4:	1885883a 	add	r2,r3,r2
    a8c8:	10800003 	ldbu	r2,0(r2)
    a8cc:	10803fcc 	andi	r2,r2,255
    a8d0:	1080201c 	xori	r2,r2,128
    a8d4:	10bfe004 	addi	r2,r2,-128
    a8d8:	10800bd8 	cmpnei	r2,r2,47
    a8dc:	1000031e 	bne	r2,zero,a8ec <alt_find_file+0x74>
    {
      len -= 1;
    a8e0:	e0bffe17 	ldw	r2,-8(fp)
    a8e4:	10bfffc4 	addi	r2,r2,-1
    a8e8:	e0bffe15 	stw	r2,-8(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    a8ec:	e0bffe17 	ldw	r2,-8(fp)
    a8f0:	e0ffff17 	ldw	r3,-4(fp)
    a8f4:	1885883a 	add	r2,r3,r2
    a8f8:	10800003 	ldbu	r2,0(r2)
    a8fc:	10803fcc 	andi	r2,r2,255
    a900:	1080201c 	xori	r2,r2,128
    a904:	10bfe004 	addi	r2,r2,-128
    a908:	10800be0 	cmpeqi	r2,r2,47
    a90c:	1000081e 	bne	r2,zero,a930 <alt_find_file+0xb8>
    a910:	e0bffe17 	ldw	r2,-8(fp)
    a914:	e0ffff17 	ldw	r3,-4(fp)
    a918:	1885883a 	add	r2,r3,r2
    a91c:	10800003 	ldbu	r2,0(r2)
    a920:	10803fcc 	andi	r2,r2,255
    a924:	1080201c 	xori	r2,r2,128
    a928:	10bfe004 	addi	r2,r2,-128
    a92c:	10000a1e 	bne	r2,zero,a958 <alt_find_file+0xe0>
        !memcmp (next->name, name, len))
    a930:	e0bffd17 	ldw	r2,-12(fp)
    a934:	10c00217 	ldw	r3,8(r2)
    a938:	e0bffe17 	ldw	r2,-8(fp)
    a93c:	1809883a 	mov	r4,r3
    a940:	e17fff17 	ldw	r5,-4(fp)
    a944:	100d883a 	mov	r6,r2
    a948:	000ab480 	call	ab48 <memcmp>
    if (next->name[len-1] == '/')
    {
      len -= 1;
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
    a94c:	1000021e 	bne	r2,zero,a958 <alt_find_file+0xe0>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
    a950:	e0bffd17 	ldw	r2,-12(fp)
    a954:	00000806 	br	a978 <alt_find_file+0x100>
    }
    next = (alt_dev*) next->llist.next;
    a958:	e0bffd17 	ldw	r2,-12(fp)
    a95c:	10800017 	ldw	r2,0(r2)
    a960:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
    a964:	e0fffd17 	ldw	r3,-12(fp)
    a968:	00800074 	movhi	r2,1
    a96c:	10b38204 	addi	r2,r2,-12792
    a970:	18bfcb1e 	bne	r3,r2,a8a0 <_gp+0xffff5ab0>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
    a974:	0005883a 	mov	r2,zero
}
    a978:	e037883a 	mov	sp,fp
    a97c:	dfc00117 	ldw	ra,4(sp)
    a980:	df000017 	ldw	fp,0(sp)
    a984:	dec00204 	addi	sp,sp,8
    a988:	f800283a 	ret

0000a98c <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
    a98c:	defffa04 	addi	sp,sp,-24
    a990:	dfc00515 	stw	ra,20(sp)
    a994:	df000415 	stw	fp,16(sp)
    a998:	dc000315 	stw	r16,12(sp)
    a99c:	df000404 	addi	fp,sp,16
    a9a0:	e13ffe15 	stw	r4,-8(fp)
  alt_32 i;
  int rc = -EMFILE;
    a9a4:	00bffa04 	movi	r2,-24
    a9a8:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    a9ac:	e03ffc15 	stw	zero,-16(fp)
    a9b0:	00002106 	br	aa38 <alt_get_fd+0xac>
  {
    if (!alt_fd_list[i].dev)
    a9b4:	04000074 	movhi	r16,1
    a9b8:	84331c04 	addi	r16,r16,-13200
    a9bc:	e0bffc17 	ldw	r2,-16(fp)
    a9c0:	1009883a 	mov	r4,r2
    a9c4:	01400304 	movi	r5,12
    a9c8:	0008a480 	call	8a48 <__mulsi3>
    a9cc:	8085883a 	add	r2,r16,r2
    a9d0:	10800017 	ldw	r2,0(r2)
    a9d4:	1000151e 	bne	r2,zero,aa2c <alt_get_fd+0xa0>
    {
      alt_fd_list[i].dev = dev;
    a9d8:	04000074 	movhi	r16,1
    a9dc:	84331c04 	addi	r16,r16,-13200
    a9e0:	e0bffc17 	ldw	r2,-16(fp)
    a9e4:	1009883a 	mov	r4,r2
    a9e8:	01400304 	movi	r5,12
    a9ec:	0008a480 	call	8a48 <__mulsi3>
    a9f0:	8085883a 	add	r2,r16,r2
    a9f4:	e0fffe17 	ldw	r3,-8(fp)
    a9f8:	10c00015 	stw	r3,0(r2)
      if (i > alt_max_fd)
    a9fc:	00800074 	movhi	r2,1
    aa00:	10b38604 	addi	r2,r2,-12776
    aa04:	10c00017 	ldw	r3,0(r2)
    aa08:	e0bffc17 	ldw	r2,-16(fp)
    aa0c:	1880040e 	bge	r3,r2,aa20 <alt_get_fd+0x94>
      {
        alt_max_fd = i;
    aa10:	00800074 	movhi	r2,1
    aa14:	10b38604 	addi	r2,r2,-12776
    aa18:	e0fffc17 	ldw	r3,-16(fp)
    aa1c:	10c00015 	stw	r3,0(r2)
      }
      rc = i;
    aa20:	e0bffc17 	ldw	r2,-16(fp)
    aa24:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
    aa28:	00000606 	br	aa44 <alt_get_fd+0xb8>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
    aa2c:	e0bffc17 	ldw	r2,-16(fp)
    aa30:	10800044 	addi	r2,r2,1
    aa34:	e0bffc15 	stw	r2,-16(fp)
    aa38:	e0bffc17 	ldw	r2,-16(fp)
    aa3c:	10800810 	cmplti	r2,r2,32
    aa40:	103fdc1e 	bne	r2,zero,a9b4 <_gp+0xffff5bc4>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
    aa44:	e0bffd17 	ldw	r2,-12(fp)
}
    aa48:	e6ffff04 	addi	sp,fp,-4
    aa4c:	dfc00217 	ldw	ra,8(sp)
    aa50:	df000117 	ldw	fp,4(sp)
    aa54:	dc000017 	ldw	r16,0(sp)
    aa58:	dec00304 	addi	sp,sp,12
    aa5c:	f800283a 	ret

0000aa60 <alt_exception_cause_generated_bad_addr>:
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
    aa60:	defffe04 	addi	sp,sp,-8
    aa64:	df000115 	stw	fp,4(sp)
    aa68:	df000104 	addi	fp,sp,4
    aa6c:	e13fff15 	stw	r4,-4(fp)
  switch (cause) {
    aa70:	e0bfff17 	ldw	r2,-4(fp)
    aa74:	10bffe84 	addi	r2,r2,-6
    aa78:	10c00428 	cmpgeui	r3,r2,16
    aa7c:	18001a1e 	bne	r3,zero,aae8 <alt_exception_cause_generated_bad_addr+0x88>
    aa80:	100690ba 	slli	r3,r2,2
    aa84:	00800074 	movhi	r2,1
    aa88:	10aaa604 	addi	r2,r2,-21864
    aa8c:	1885883a 	add	r2,r3,r2
    aa90:	10800017 	ldw	r2,0(r2)
    aa94:	1000683a 	jmp	r2
    aa98:	0000aad8 	cmpnei	zero,zero,683
    aa9c:	0000aad8 	cmpnei	zero,zero,683
    aaa0:	0000aae8 	cmpgeui	zero,zero,683
    aaa4:	0000aae8 	cmpgeui	zero,zero,683
    aaa8:	0000aae8 	cmpgeui	zero,zero,683
    aaac:	0000aad8 	cmpnei	zero,zero,683
    aab0:	0000aae0 	cmpeqi	zero,zero,683
    aab4:	0000aae8 	cmpgeui	zero,zero,683
    aab8:	0000aad8 	cmpnei	zero,zero,683
    aabc:	0000aad8 	cmpnei	zero,zero,683
    aac0:	0000aae8 	cmpgeui	zero,zero,683
    aac4:	0000aad8 	cmpnei	zero,zero,683
    aac8:	0000aae0 	cmpeqi	zero,zero,683
    aacc:	0000aae8 	cmpgeui	zero,zero,683
    aad0:	0000aae8 	cmpgeui	zero,zero,683
    aad4:	0000aad8 	cmpnei	zero,zero,683
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
    aad8:	00800044 	movi	r2,1
    aadc:	00000306 	br	aaec <alt_exception_cause_generated_bad_addr+0x8c>

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
    aae0:	0005883a 	mov	r2,zero
    aae4:	00000106 	br	aaec <alt_exception_cause_generated_bad_addr+0x8c>

  default:
    return 0;
    aae8:	0005883a 	mov	r2,zero
  }
}
    aaec:	e037883a 	mov	sp,fp
    aaf0:	df000017 	ldw	fp,0(sp)
    aaf4:	dec00104 	addi	sp,sp,4
    aaf8:	f800283a 	ret

0000aafc <atexit>:
    aafc:	200b883a 	mov	r5,r4
    ab00:	000d883a 	mov	r6,zero
    ab04:	0009883a 	mov	r4,zero
    ab08:	000f883a 	mov	r7,zero
    ab0c:	000ad941 	jmpi	ad94 <__register_exitproc>

0000ab10 <exit>:
    ab10:	defffe04 	addi	sp,sp,-8
    ab14:	000b883a 	mov	r5,zero
    ab18:	dc000015 	stw	r16,0(sp)
    ab1c:	dfc00115 	stw	ra,4(sp)
    ab20:	2021883a 	mov	r16,r4
    ab24:	000aea80 	call	aea8 <__call_exitprocs>
    ab28:	00800074 	movhi	r2,1
    ab2c:	10b37e04 	addi	r2,r2,-12808
    ab30:	11000017 	ldw	r4,0(r2)
    ab34:	20800f17 	ldw	r2,60(r4)
    ab38:	10000126 	beq	r2,zero,ab40 <exit+0x30>
    ab3c:	103ee83a 	callr	r2
    ab40:	8009883a 	mov	r4,r16
    ab44:	000b6580 	call	b658 <_exit>

0000ab48 <memcmp>:
    ab48:	01c000c4 	movi	r7,3
    ab4c:	3980192e 	bgeu	r7,r6,abb4 <memcmp+0x6c>
    ab50:	2144b03a 	or	r2,r4,r5
    ab54:	11c4703a 	and	r2,r2,r7
    ab58:	10000f26 	beq	r2,zero,ab98 <memcmp+0x50>
    ab5c:	20800003 	ldbu	r2,0(r4)
    ab60:	28c00003 	ldbu	r3,0(r5)
    ab64:	10c0151e 	bne	r2,r3,abbc <memcmp+0x74>
    ab68:	31bfff84 	addi	r6,r6,-2
    ab6c:	01ffffc4 	movi	r7,-1
    ab70:	00000406 	br	ab84 <memcmp+0x3c>
    ab74:	20800003 	ldbu	r2,0(r4)
    ab78:	28c00003 	ldbu	r3,0(r5)
    ab7c:	31bfffc4 	addi	r6,r6,-1
    ab80:	10c00e1e 	bne	r2,r3,abbc <memcmp+0x74>
    ab84:	21000044 	addi	r4,r4,1
    ab88:	29400044 	addi	r5,r5,1
    ab8c:	31fff91e 	bne	r6,r7,ab74 <_gp+0xffff5d84>
    ab90:	0005883a 	mov	r2,zero
    ab94:	f800283a 	ret
    ab98:	20c00017 	ldw	r3,0(r4)
    ab9c:	28800017 	ldw	r2,0(r5)
    aba0:	1880041e 	bne	r3,r2,abb4 <memcmp+0x6c>
    aba4:	31bfff04 	addi	r6,r6,-4
    aba8:	21000104 	addi	r4,r4,4
    abac:	29400104 	addi	r5,r5,4
    abb0:	39bff936 	bltu	r7,r6,ab98 <_gp+0xffff5da8>
    abb4:	303fe91e 	bne	r6,zero,ab5c <_gp+0xffff5d6c>
    abb8:	003ff506 	br	ab90 <_gp+0xffff5da0>
    abbc:	10c5c83a 	sub	r2,r2,r3
    abc0:	f800283a 	ret

0000abc4 <memcpy>:
    abc4:	deffff04 	addi	sp,sp,-4
    abc8:	dc000015 	stw	r16,0(sp)
    abcc:	00c003c4 	movi	r3,15
    abd0:	2005883a 	mov	r2,r4
    abd4:	1980432e 	bgeu	r3,r6,ace4 <memcpy+0x120>
    abd8:	2146b03a 	or	r3,r4,r5
    abdc:	18c000cc 	andi	r3,r3,3
    abe0:	1800421e 	bne	r3,zero,acec <memcpy+0x128>
    abe4:	343ffc04 	addi	r16,r6,-16
    abe8:	8020d13a 	srli	r16,r16,4
    abec:	28c00104 	addi	r3,r5,4
    abf0:	23400104 	addi	r13,r4,4
    abf4:	801e913a 	slli	r15,r16,4
    abf8:	2b000204 	addi	r12,r5,8
    abfc:	22c00204 	addi	r11,r4,8
    ac00:	7bc00504 	addi	r15,r15,20
    ac04:	2a800304 	addi	r10,r5,12
    ac08:	22400304 	addi	r9,r4,12
    ac0c:	2bdf883a 	add	r15,r5,r15
    ac10:	2811883a 	mov	r8,r5
    ac14:	200f883a 	mov	r7,r4
    ac18:	41000017 	ldw	r4,0(r8)
    ac1c:	39c00404 	addi	r7,r7,16
    ac20:	18c00404 	addi	r3,r3,16
    ac24:	393ffc15 	stw	r4,-16(r7)
    ac28:	1bbffc17 	ldw	r14,-16(r3)
    ac2c:	6b400404 	addi	r13,r13,16
    ac30:	5ac00404 	addi	r11,r11,16
    ac34:	6bbffc15 	stw	r14,-16(r13)
    ac38:	63800017 	ldw	r14,0(r12)
    ac3c:	4a400404 	addi	r9,r9,16
    ac40:	42000404 	addi	r8,r8,16
    ac44:	5bbffc15 	stw	r14,-16(r11)
    ac48:	53800017 	ldw	r14,0(r10)
    ac4c:	63000404 	addi	r12,r12,16
    ac50:	52800404 	addi	r10,r10,16
    ac54:	4bbffc15 	stw	r14,-16(r9)
    ac58:	1bffef1e 	bne	r3,r15,ac18 <_gp+0xffff5e28>
    ac5c:	81c00044 	addi	r7,r16,1
    ac60:	380e913a 	slli	r7,r7,4
    ac64:	310003cc 	andi	r4,r6,15
    ac68:	02c000c4 	movi	r11,3
    ac6c:	11c7883a 	add	r3,r2,r7
    ac70:	29cb883a 	add	r5,r5,r7
    ac74:	59001f2e 	bgeu	r11,r4,acf4 <memcpy+0x130>
    ac78:	1813883a 	mov	r9,r3
    ac7c:	2811883a 	mov	r8,r5
    ac80:	200f883a 	mov	r7,r4
    ac84:	42800017 	ldw	r10,0(r8)
    ac88:	4a400104 	addi	r9,r9,4
    ac8c:	39ffff04 	addi	r7,r7,-4
    ac90:	4abfff15 	stw	r10,-4(r9)
    ac94:	42000104 	addi	r8,r8,4
    ac98:	59fffa36 	bltu	r11,r7,ac84 <_gp+0xffff5e94>
    ac9c:	213fff04 	addi	r4,r4,-4
    aca0:	2008d0ba 	srli	r4,r4,2
    aca4:	318000cc 	andi	r6,r6,3
    aca8:	21000044 	addi	r4,r4,1
    acac:	2109883a 	add	r4,r4,r4
    acb0:	2109883a 	add	r4,r4,r4
    acb4:	1907883a 	add	r3,r3,r4
    acb8:	290b883a 	add	r5,r5,r4
    acbc:	30000626 	beq	r6,zero,acd8 <memcpy+0x114>
    acc0:	198d883a 	add	r6,r3,r6
    acc4:	29c00003 	ldbu	r7,0(r5)
    acc8:	18c00044 	addi	r3,r3,1
    accc:	29400044 	addi	r5,r5,1
    acd0:	19ffffc5 	stb	r7,-1(r3)
    acd4:	19bffb1e 	bne	r3,r6,acc4 <_gp+0xffff5ed4>
    acd8:	dc000017 	ldw	r16,0(sp)
    acdc:	dec00104 	addi	sp,sp,4
    ace0:	f800283a 	ret
    ace4:	2007883a 	mov	r3,r4
    ace8:	003ff406 	br	acbc <_gp+0xffff5ecc>
    acec:	2007883a 	mov	r3,r4
    acf0:	003ff306 	br	acc0 <_gp+0xffff5ed0>
    acf4:	200d883a 	mov	r6,r4
    acf8:	003ff006 	br	acbc <_gp+0xffff5ecc>

0000acfc <strlen>:
    acfc:	208000cc 	andi	r2,r4,3
    ad00:	10002026 	beq	r2,zero,ad84 <strlen+0x88>
    ad04:	20800007 	ldb	r2,0(r4)
    ad08:	10002026 	beq	r2,zero,ad8c <strlen+0x90>
    ad0c:	2005883a 	mov	r2,r4
    ad10:	00000206 	br	ad1c <strlen+0x20>
    ad14:	10c00007 	ldb	r3,0(r2)
    ad18:	18001826 	beq	r3,zero,ad7c <strlen+0x80>
    ad1c:	10800044 	addi	r2,r2,1
    ad20:	10c000cc 	andi	r3,r2,3
    ad24:	183ffb1e 	bne	r3,zero,ad14 <_gp+0xffff5f24>
    ad28:	10c00017 	ldw	r3,0(r2)
    ad2c:	01ffbff4 	movhi	r7,65279
    ad30:	39ffbfc4 	addi	r7,r7,-257
    ad34:	00ca303a 	nor	r5,zero,r3
    ad38:	01a02074 	movhi	r6,32897
    ad3c:	19c7883a 	add	r3,r3,r7
    ad40:	31a02004 	addi	r6,r6,-32640
    ad44:	1946703a 	and	r3,r3,r5
    ad48:	1986703a 	and	r3,r3,r6
    ad4c:	1800091e 	bne	r3,zero,ad74 <strlen+0x78>
    ad50:	10800104 	addi	r2,r2,4
    ad54:	10c00017 	ldw	r3,0(r2)
    ad58:	19cb883a 	add	r5,r3,r7
    ad5c:	00c6303a 	nor	r3,zero,r3
    ad60:	28c6703a 	and	r3,r5,r3
    ad64:	1986703a 	and	r3,r3,r6
    ad68:	183ff926 	beq	r3,zero,ad50 <_gp+0xffff5f60>
    ad6c:	00000106 	br	ad74 <strlen+0x78>
    ad70:	10800044 	addi	r2,r2,1
    ad74:	10c00007 	ldb	r3,0(r2)
    ad78:	183ffd1e 	bne	r3,zero,ad70 <_gp+0xffff5f80>
    ad7c:	1105c83a 	sub	r2,r2,r4
    ad80:	f800283a 	ret
    ad84:	2005883a 	mov	r2,r4
    ad88:	003fe706 	br	ad28 <_gp+0xffff5f38>
    ad8c:	0005883a 	mov	r2,zero
    ad90:	f800283a 	ret

0000ad94 <__register_exitproc>:
    ad94:	00800074 	movhi	r2,1
    ad98:	defffa04 	addi	sp,sp,-24
    ad9c:	10b37e04 	addi	r2,r2,-12808
    ada0:	dc000315 	stw	r16,12(sp)
    ada4:	14000017 	ldw	r16,0(r2)
    ada8:	dc400415 	stw	r17,16(sp)
    adac:	dfc00515 	stw	ra,20(sp)
    adb0:	80805217 	ldw	r2,328(r16)
    adb4:	2023883a 	mov	r17,r4
    adb8:	10003626 	beq	r2,zero,ae94 <__register_exitproc+0x100>
    adbc:	10c00117 	ldw	r3,4(r2)
    adc0:	010007c4 	movi	r4,31
    adc4:	20c00e16 	blt	r4,r3,ae00 <__register_exitproc+0x6c>
    adc8:	1a400044 	addi	r9,r3,1
    adcc:	8800211e 	bne	r17,zero,ae54 <__register_exitproc+0xc0>
    add0:	18c00084 	addi	r3,r3,2
    add4:	18c7883a 	add	r3,r3,r3
    add8:	18c7883a 	add	r3,r3,r3
    addc:	12400115 	stw	r9,4(r2)
    ade0:	10c7883a 	add	r3,r2,r3
    ade4:	19400015 	stw	r5,0(r3)
    ade8:	0005883a 	mov	r2,zero
    adec:	dfc00517 	ldw	ra,20(sp)
    adf0:	dc400417 	ldw	r17,16(sp)
    adf4:	dc000317 	ldw	r16,12(sp)
    adf8:	dec00604 	addi	sp,sp,24
    adfc:	f800283a 	ret
    ae00:	00800034 	movhi	r2,0
    ae04:	10800004 	addi	r2,r2,0
    ae08:	10002526 	beq	r2,zero,aea0 <__register_exitproc+0x10c>
    ae0c:	01006404 	movi	r4,400
    ae10:	d9400015 	stw	r5,0(sp)
    ae14:	d9800115 	stw	r6,4(sp)
    ae18:	d9c00215 	stw	r7,8(sp)
    ae1c:	00000000 	call	0 <__reset-0x8000>
    ae20:	d9400017 	ldw	r5,0(sp)
    ae24:	d9800117 	ldw	r6,4(sp)
    ae28:	d9c00217 	ldw	r7,8(sp)
    ae2c:	10001c26 	beq	r2,zero,aea0 <__register_exitproc+0x10c>
    ae30:	80c05217 	ldw	r3,328(r16)
    ae34:	10000115 	stw	zero,4(r2)
    ae38:	02400044 	movi	r9,1
    ae3c:	10c00015 	stw	r3,0(r2)
    ae40:	80805215 	stw	r2,328(r16)
    ae44:	10006215 	stw	zero,392(r2)
    ae48:	10006315 	stw	zero,396(r2)
    ae4c:	0007883a 	mov	r3,zero
    ae50:	883fdf26 	beq	r17,zero,add0 <_gp+0xffff5fe0>
    ae54:	18d1883a 	add	r8,r3,r3
    ae58:	4211883a 	add	r8,r8,r8
    ae5c:	1211883a 	add	r8,r2,r8
    ae60:	41802215 	stw	r6,136(r8)
    ae64:	01000044 	movi	r4,1
    ae68:	11806217 	ldw	r6,392(r2)
    ae6c:	20c8983a 	sll	r4,r4,r3
    ae70:	310cb03a 	or	r6,r6,r4
    ae74:	11806215 	stw	r6,392(r2)
    ae78:	41c04215 	stw	r7,264(r8)
    ae7c:	01800084 	movi	r6,2
    ae80:	89bfd31e 	bne	r17,r6,add0 <_gp+0xffff5fe0>
    ae84:	11806317 	ldw	r6,396(r2)
    ae88:	3108b03a 	or	r4,r6,r4
    ae8c:	11006315 	stw	r4,396(r2)
    ae90:	003fcf06 	br	add0 <_gp+0xffff5fe0>
    ae94:	80805304 	addi	r2,r16,332
    ae98:	80805215 	stw	r2,328(r16)
    ae9c:	003fc706 	br	adbc <_gp+0xffff5fcc>
    aea0:	00bfffc4 	movi	r2,-1
    aea4:	003fd106 	br	adec <_gp+0xffff5ffc>

0000aea8 <__call_exitprocs>:
    aea8:	00800074 	movhi	r2,1
    aeac:	10b37e04 	addi	r2,r2,-12808
    aeb0:	10800017 	ldw	r2,0(r2)
    aeb4:	defff404 	addi	sp,sp,-48
    aeb8:	dd800815 	stw	r22,32(sp)
    aebc:	d8800015 	stw	r2,0(sp)
    aec0:	10805204 	addi	r2,r2,328
    aec4:	dd000615 	stw	r20,24(sp)
    aec8:	dc800415 	stw	r18,16(sp)
    aecc:	dfc00b15 	stw	ra,44(sp)
    aed0:	df000a15 	stw	fp,40(sp)
    aed4:	ddc00915 	stw	r23,36(sp)
    aed8:	dd400715 	stw	r21,28(sp)
    aedc:	dcc00515 	stw	r19,20(sp)
    aee0:	dc400315 	stw	r17,12(sp)
    aee4:	dc000215 	stw	r16,8(sp)
    aee8:	2025883a 	mov	r18,r4
    aeec:	2829883a 	mov	r20,r5
    aef0:	d8800115 	stw	r2,4(sp)
    aef4:	05bfffc4 	movi	r22,-1
    aef8:	d8800017 	ldw	r2,0(sp)
    aefc:	14c05217 	ldw	r19,328(r2)
    af00:	98001d26 	beq	r19,zero,af78 <__call_exitprocs+0xd0>
    af04:	dd400117 	ldw	r21,4(sp)
    af08:	98800117 	ldw	r2,4(r19)
    af0c:	173fffc4 	addi	fp,r2,-1
    af10:	e0000d16 	blt	fp,zero,af48 <__call_exitprocs+0xa0>
    af14:	14000044 	addi	r16,r2,1
    af18:	8421883a 	add	r16,r16,r16
    af1c:	8421883a 	add	r16,r16,r16
    af20:	84402004 	addi	r17,r16,128
    af24:	9c63883a 	add	r17,r19,r17
    af28:	9c21883a 	add	r16,r19,r16
    af2c:	a0001e26 	beq	r20,zero,afa8 <__call_exitprocs+0x100>
    af30:	80804017 	ldw	r2,256(r16)
    af34:	15001c26 	beq	r2,r20,afa8 <__call_exitprocs+0x100>
    af38:	e73fffc4 	addi	fp,fp,-1
    af3c:	843fff04 	addi	r16,r16,-4
    af40:	8c7fff04 	addi	r17,r17,-4
    af44:	e5bff91e 	bne	fp,r22,af2c <_gp+0xffff613c>
    af48:	00800034 	movhi	r2,0
    af4c:	10800004 	addi	r2,r2,0
    af50:	10000926 	beq	r2,zero,af78 <__call_exitprocs+0xd0>
    af54:	98800117 	ldw	r2,4(r19)
    af58:	1000311e 	bne	r2,zero,b020 <__call_exitprocs+0x178>
    af5c:	98800017 	ldw	r2,0(r19)
    af60:	10003426 	beq	r2,zero,b034 <__call_exitprocs+0x18c>
    af64:	9809883a 	mov	r4,r19
    af68:	a8800015 	stw	r2,0(r21)
    af6c:	00000000 	call	0 <__reset-0x8000>
    af70:	acc00017 	ldw	r19,0(r21)
    af74:	983fe41e 	bne	r19,zero,af08 <_gp+0xffff6118>
    af78:	dfc00b17 	ldw	ra,44(sp)
    af7c:	df000a17 	ldw	fp,40(sp)
    af80:	ddc00917 	ldw	r23,36(sp)
    af84:	dd800817 	ldw	r22,32(sp)
    af88:	dd400717 	ldw	r21,28(sp)
    af8c:	dd000617 	ldw	r20,24(sp)
    af90:	dcc00517 	ldw	r19,20(sp)
    af94:	dc800417 	ldw	r18,16(sp)
    af98:	dc400317 	ldw	r17,12(sp)
    af9c:	dc000217 	ldw	r16,8(sp)
    afa0:	dec00c04 	addi	sp,sp,48
    afa4:	f800283a 	ret
    afa8:	98800117 	ldw	r2,4(r19)
    afac:	80c00017 	ldw	r3,0(r16)
    afb0:	10bfffc4 	addi	r2,r2,-1
    afb4:	17001526 	beq	r2,fp,b00c <__call_exitprocs+0x164>
    afb8:	80000015 	stw	zero,0(r16)
    afbc:	183fde26 	beq	r3,zero,af38 <_gp+0xffff6148>
    afc0:	00800044 	movi	r2,1
    afc4:	1708983a 	sll	r4,r2,fp
    afc8:	98806217 	ldw	r2,392(r19)
    afcc:	9dc00117 	ldw	r23,4(r19)
    afd0:	2084703a 	and	r2,r4,r2
    afd4:	1000061e 	bne	r2,zero,aff0 <__call_exitprocs+0x148>
    afd8:	183ee83a 	callr	r3
    afdc:	98800117 	ldw	r2,4(r19)
    afe0:	15ffc51e 	bne	r2,r23,aef8 <_gp+0xffff6108>
    afe4:	a8800017 	ldw	r2,0(r21)
    afe8:	14ffd326 	beq	r2,r19,af38 <_gp+0xffff6148>
    afec:	003fc206 	br	aef8 <_gp+0xffff6108>
    aff0:	98806317 	ldw	r2,396(r19)
    aff4:	2084703a 	and	r2,r4,r2
    aff8:	1000061e 	bne	r2,zero,b014 <__call_exitprocs+0x16c>
    affc:	89400017 	ldw	r5,0(r17)
    b000:	9009883a 	mov	r4,r18
    b004:	183ee83a 	callr	r3
    b008:	003ff406 	br	afdc <_gp+0xffff61ec>
    b00c:	9f000115 	stw	fp,4(r19)
    b010:	003fea06 	br	afbc <_gp+0xffff61cc>
    b014:	89000017 	ldw	r4,0(r17)
    b018:	183ee83a 	callr	r3
    b01c:	003fef06 	br	afdc <_gp+0xffff61ec>
    b020:	98800017 	ldw	r2,0(r19)
    b024:	982b883a 	mov	r21,r19
    b028:	1027883a 	mov	r19,r2
    b02c:	983fb61e 	bne	r19,zero,af08 <_gp+0xffff6118>
    b030:	003fd106 	br	af78 <_gp+0xffff6188>
    b034:	0005883a 	mov	r2,zero
    b038:	003ffa06 	br	b024 <_gp+0xffff6234>

0000b03c <__umoddi3>:
    b03c:	defff404 	addi	sp,sp,-48
    b040:	dd800815 	stw	r22,32(sp)
    b044:	dc400315 	stw	r17,12(sp)
    b048:	dc000215 	stw	r16,8(sp)
    b04c:	dfc00b15 	stw	ra,44(sp)
    b050:	df000a15 	stw	fp,40(sp)
    b054:	ddc00915 	stw	r23,36(sp)
    b058:	dd400715 	stw	r21,28(sp)
    b05c:	dd000615 	stw	r20,24(sp)
    b060:	dcc00515 	stw	r19,20(sp)
    b064:	dc800415 	stw	r18,16(sp)
    b068:	2021883a 	mov	r16,r4
    b06c:	2823883a 	mov	r17,r5
    b070:	282d883a 	mov	r22,r5
    b074:	38003c1e 	bne	r7,zero,b168 <__umoddi3+0x12c>
    b078:	3027883a 	mov	r19,r6
    b07c:	2029883a 	mov	r20,r4
    b080:	2980522e 	bgeu	r5,r6,b1cc <__umoddi3+0x190>
    b084:	00bfffd4 	movui	r2,65535
    b088:	1180a436 	bltu	r2,r6,b31c <__umoddi3+0x2e0>
    b08c:	00803fc4 	movi	r2,255
    b090:	11815e2e 	bgeu	r2,r6,b60c <__umoddi3+0x5d0>
    b094:	01400204 	movi	r5,8
    b098:	2805883a 	mov	r2,r5
    b09c:	314ad83a 	srl	r5,r6,r5
    b0a0:	00c00074 	movhi	r3,1
    b0a4:	18edb104 	addi	r3,r3,-18748
    b0a8:	194b883a 	add	r5,r3,r5
    b0ac:	29000003 	ldbu	r4,0(r5)
    b0b0:	2089883a 	add	r4,r4,r2
    b0b4:	00800804 	movi	r2,32
    b0b8:	1105c83a 	sub	r2,r2,r4
    b0bc:	10010c26 	beq	r2,zero,b4f0 <__umoddi3+0x4b4>
    b0c0:	88a2983a 	sll	r17,r17,r2
    b0c4:	8108d83a 	srl	r4,r16,r4
    b0c8:	30a6983a 	sll	r19,r6,r2
    b0cc:	80a8983a 	sll	r20,r16,r2
    b0d0:	1025883a 	mov	r18,r2
    b0d4:	892cb03a 	or	r22,r17,r4
    b0d8:	9822d43a 	srli	r17,r19,16
    b0dc:	b009883a 	mov	r4,r22
    b0e0:	9d7fffcc 	andi	r21,r19,65535
    b0e4:	880b883a 	mov	r5,r17
    b0e8:	00088100 	call	8810 <__umodsi3>
    b0ec:	b009883a 	mov	r4,r22
    b0f0:	880b883a 	mov	r5,r17
    b0f4:	102f883a 	mov	r23,r2
    b0f8:	00088080 	call	8808 <__udivsi3>
    b0fc:	1009883a 	mov	r4,r2
    b100:	a80b883a 	mov	r5,r21
    b104:	0008a480 	call	8a48 <__mulsi3>
    b108:	b82e943a 	slli	r23,r23,16
    b10c:	a008d43a 	srli	r4,r20,16
    b110:	b906b03a 	or	r3,r23,r4
    b114:	1880042e 	bgeu	r3,r2,b128 <__umoddi3+0xec>
    b118:	1cc7883a 	add	r3,r3,r19
    b11c:	1cc00236 	bltu	r3,r19,b128 <__umoddi3+0xec>
    b120:	1880012e 	bgeu	r3,r2,b128 <__umoddi3+0xec>
    b124:	1cc7883a 	add	r3,r3,r19
    b128:	18a1c83a 	sub	r16,r3,r2
    b12c:	8009883a 	mov	r4,r16
    b130:	880b883a 	mov	r5,r17
    b134:	00088100 	call	8810 <__umodsi3>
    b138:	8009883a 	mov	r4,r16
    b13c:	880b883a 	mov	r5,r17
    b140:	102d883a 	mov	r22,r2
    b144:	00088080 	call	8808 <__udivsi3>
    b148:	1009883a 	mov	r4,r2
    b14c:	a80b883a 	mov	r5,r21
    b150:	b02c943a 	slli	r22,r22,16
    b154:	0008a480 	call	8a48 <__mulsi3>
    b158:	a13fffcc 	andi	r4,r20,65535
    b15c:	b106b03a 	or	r3,r22,r4
    b160:	1880572e 	bgeu	r3,r2,b2c0 <__umoddi3+0x284>
    b164:	00005206 	br	b2b0 <__umoddi3+0x274>
    b168:	29c05936 	bltu	r5,r7,b2d0 <__umoddi3+0x294>
    b16c:	00bfffd4 	movui	r2,65535
    b170:	11c0652e 	bgeu	r2,r7,b308 <__umoddi3+0x2cc>
    b174:	00804034 	movhi	r2,256
    b178:	10bfffc4 	addi	r2,r2,-1
    b17c:	11c1172e 	bgeu	r2,r7,b5dc <__umoddi3+0x5a0>
    b180:	01400604 	movi	r5,24
    b184:	282b883a 	mov	r21,r5
    b188:	394ad83a 	srl	r5,r7,r5
    b18c:	00c00074 	movhi	r3,1
    b190:	18edb104 	addi	r3,r3,-18748
    b194:	194b883a 	add	r5,r3,r5
    b198:	28800003 	ldbu	r2,0(r5)
    b19c:	00c00804 	movi	r3,32
    b1a0:	156b883a 	add	r21,r2,r21
    b1a4:	1d69c83a 	sub	r20,r3,r21
    b1a8:	a000671e 	bne	r20,zero,b348 <__umoddi3+0x30c>
    b1ac:	3c400136 	bltu	r7,r17,b1b4 <__umoddi3+0x178>
    b1b0:	81812336 	bltu	r16,r6,b640 <__umoddi3+0x604>
    b1b4:	8185c83a 	sub	r2,r16,r6
    b1b8:	89e3c83a 	sub	r17,r17,r7
    b1bc:	8087803a 	cmpltu	r3,r16,r2
    b1c0:	88edc83a 	sub	r22,r17,r3
    b1c4:	b007883a 	mov	r3,r22
    b1c8:	00004306 	br	b2d8 <__umoddi3+0x29c>
    b1cc:	3000041e 	bne	r6,zero,b1e0 <__umoddi3+0x1a4>
    b1d0:	01000044 	movi	r4,1
    b1d4:	000b883a 	mov	r5,zero
    b1d8:	00088080 	call	8808 <__udivsi3>
    b1dc:	1027883a 	mov	r19,r2
    b1e0:	00bfffd4 	movui	r2,65535
    b1e4:	14c0532e 	bgeu	r2,r19,b334 <__umoddi3+0x2f8>
    b1e8:	00804034 	movhi	r2,256
    b1ec:	10bfffc4 	addi	r2,r2,-1
    b1f0:	14c1032e 	bgeu	r2,r19,b600 <__umoddi3+0x5c4>
    b1f4:	00800604 	movi	r2,24
    b1f8:	1007883a 	mov	r3,r2
    b1fc:	9884d83a 	srl	r2,r19,r2
    b200:	01000074 	movhi	r4,1
    b204:	212db104 	addi	r4,r4,-18748
    b208:	2085883a 	add	r2,r4,r2
    b20c:	11000003 	ldbu	r4,0(r2)
    b210:	00800804 	movi	r2,32
    b214:	20c7883a 	add	r3,r4,r3
    b218:	10c5c83a 	sub	r2,r2,r3
    b21c:	1000b61e 	bne	r2,zero,b4f8 <__umoddi3+0x4bc>
    b220:	982ad43a 	srli	r21,r19,16
    b224:	8ce3c83a 	sub	r17,r17,r19
    b228:	9dbfffcc 	andi	r22,r19,65535
    b22c:	0025883a 	mov	r18,zero
    b230:	8809883a 	mov	r4,r17
    b234:	a80b883a 	mov	r5,r21
    b238:	00088100 	call	8810 <__umodsi3>
    b23c:	8809883a 	mov	r4,r17
    b240:	a80b883a 	mov	r5,r21
    b244:	102f883a 	mov	r23,r2
    b248:	00088080 	call	8808 <__udivsi3>
    b24c:	1009883a 	mov	r4,r2
    b250:	b00b883a 	mov	r5,r22
    b254:	0008a480 	call	8a48 <__mulsi3>
    b258:	b82e943a 	slli	r23,r23,16
    b25c:	a008d43a 	srli	r4,r20,16
    b260:	b906b03a 	or	r3,r23,r4
    b264:	1880032e 	bgeu	r3,r2,b274 <__umoddi3+0x238>
    b268:	1cc7883a 	add	r3,r3,r19
    b26c:	1cc00136 	bltu	r3,r19,b274 <__umoddi3+0x238>
    b270:	1880f136 	bltu	r3,r2,b638 <__umoddi3+0x5fc>
    b274:	18a1c83a 	sub	r16,r3,r2
    b278:	8009883a 	mov	r4,r16
    b27c:	a80b883a 	mov	r5,r21
    b280:	00088100 	call	8810 <__umodsi3>
    b284:	8009883a 	mov	r4,r16
    b288:	a80b883a 	mov	r5,r21
    b28c:	1023883a 	mov	r17,r2
    b290:	00088080 	call	8808 <__udivsi3>
    b294:	1009883a 	mov	r4,r2
    b298:	b00b883a 	mov	r5,r22
    b29c:	8822943a 	slli	r17,r17,16
    b2a0:	0008a480 	call	8a48 <__mulsi3>
    b2a4:	a13fffcc 	andi	r4,r20,65535
    b2a8:	8906b03a 	or	r3,r17,r4
    b2ac:	1880042e 	bgeu	r3,r2,b2c0 <__umoddi3+0x284>
    b2b0:	1cc7883a 	add	r3,r3,r19
    b2b4:	1cc00236 	bltu	r3,r19,b2c0 <__umoddi3+0x284>
    b2b8:	1880012e 	bgeu	r3,r2,b2c0 <__umoddi3+0x284>
    b2bc:	1cc7883a 	add	r3,r3,r19
    b2c0:	1887c83a 	sub	r3,r3,r2
    b2c4:	1c84d83a 	srl	r2,r3,r18
    b2c8:	0007883a 	mov	r3,zero
    b2cc:	00000206 	br	b2d8 <__umoddi3+0x29c>
    b2d0:	2005883a 	mov	r2,r4
    b2d4:	2807883a 	mov	r3,r5
    b2d8:	dfc00b17 	ldw	ra,44(sp)
    b2dc:	df000a17 	ldw	fp,40(sp)
    b2e0:	ddc00917 	ldw	r23,36(sp)
    b2e4:	dd800817 	ldw	r22,32(sp)
    b2e8:	dd400717 	ldw	r21,28(sp)
    b2ec:	dd000617 	ldw	r20,24(sp)
    b2f0:	dcc00517 	ldw	r19,20(sp)
    b2f4:	dc800417 	ldw	r18,16(sp)
    b2f8:	dc400317 	ldw	r17,12(sp)
    b2fc:	dc000217 	ldw	r16,8(sp)
    b300:	dec00c04 	addi	sp,sp,48
    b304:	f800283a 	ret
    b308:	00803fc4 	movi	r2,255
    b30c:	11c0b02e 	bgeu	r2,r7,b5d0 <__umoddi3+0x594>
    b310:	01400204 	movi	r5,8
    b314:	282b883a 	mov	r21,r5
    b318:	003f9b06 	br	b188 <_gp+0xffff6398>
    b31c:	00804034 	movhi	r2,256
    b320:	10bfffc4 	addi	r2,r2,-1
    b324:	1180b02e 	bgeu	r2,r6,b5e8 <__umoddi3+0x5ac>
    b328:	01400604 	movi	r5,24
    b32c:	2805883a 	mov	r2,r5
    b330:	003f5a06 	br	b09c <_gp+0xffff62ac>
    b334:	00803fc4 	movi	r2,255
    b338:	14c0ae2e 	bgeu	r2,r19,b5f4 <__umoddi3+0x5b8>
    b33c:	00800204 	movi	r2,8
    b340:	1007883a 	mov	r3,r2
    b344:	003fad06 	br	b1fc <_gp+0xffff640c>
    b348:	3d0a983a 	sll	r5,r7,r20
    b34c:	356cd83a 	srl	r22,r6,r21
    b350:	8d78d83a 	srl	fp,r17,r21
    b354:	8d10983a 	sll	r8,r17,r20
    b358:	2dacb03a 	or	r22,r5,r22
    b35c:	b02ed43a 	srli	r23,r22,16
    b360:	8564d83a 	srl	r18,r16,r21
    b364:	e009883a 	mov	r4,fp
    b368:	b80b883a 	mov	r5,r23
    b36c:	44a4b03a 	or	r18,r8,r18
    b370:	3526983a 	sll	r19,r6,r20
    b374:	00088100 	call	8810 <__umodsi3>
    b378:	e009883a 	mov	r4,fp
    b37c:	b80b883a 	mov	r5,r23
    b380:	b47fffcc 	andi	r17,r22,65535
    b384:	d8800015 	stw	r2,0(sp)
    b388:	00088080 	call	8808 <__udivsi3>
    b38c:	1009883a 	mov	r4,r2
    b390:	880b883a 	mov	r5,r17
    b394:	1039883a 	mov	fp,r2
    b398:	0008a480 	call	8a48 <__mulsi3>
    b39c:	d9800017 	ldw	r6,0(sp)
    b3a0:	9008d43a 	srli	r4,r18,16
    b3a4:	8520983a 	sll	r16,r16,r20
    b3a8:	300c943a 	slli	r6,r6,16
    b3ac:	3106b03a 	or	r3,r6,r4
    b3b0:	1880042e 	bgeu	r3,r2,b3c4 <__umoddi3+0x388>
    b3b4:	1d87883a 	add	r3,r3,r22
    b3b8:	e13fffc4 	addi	r4,fp,-1
    b3bc:	1d809a2e 	bgeu	r3,r22,b628 <__umoddi3+0x5ec>
    b3c0:	2039883a 	mov	fp,r4
    b3c4:	1887c83a 	sub	r3,r3,r2
    b3c8:	1809883a 	mov	r4,r3
    b3cc:	b80b883a 	mov	r5,r23
    b3d0:	d8c00115 	stw	r3,4(sp)
    b3d4:	00088100 	call	8810 <__umodsi3>
    b3d8:	d8c00117 	ldw	r3,4(sp)
    b3dc:	b80b883a 	mov	r5,r23
    b3e0:	d8800015 	stw	r2,0(sp)
    b3e4:	1809883a 	mov	r4,r3
    b3e8:	00088080 	call	8808 <__udivsi3>
    b3ec:	880b883a 	mov	r5,r17
    b3f0:	1009883a 	mov	r4,r2
    b3f4:	102f883a 	mov	r23,r2
    b3f8:	0008a480 	call	8a48 <__mulsi3>
    b3fc:	d9800017 	ldw	r6,0(sp)
    b400:	947fffcc 	andi	r17,r18,65535
    b404:	300c943a 	slli	r6,r6,16
    b408:	3464b03a 	or	r18,r6,r17
    b40c:	9080042e 	bgeu	r18,r2,b420 <__umoddi3+0x3e4>
    b410:	95a5883a 	add	r18,r18,r22
    b414:	b8ffffc4 	addi	r3,r23,-1
    b418:	95807f2e 	bgeu	r18,r22,b618 <__umoddi3+0x5dc>
    b41c:	182f883a 	mov	r23,r3
    b420:	e038943a 	slli	fp,fp,16
    b424:	980cd43a 	srli	r6,r19,16
    b428:	98ffffcc 	andi	r3,r19,65535
    b42c:	bf38b03a 	or	fp,r23,fp
    b430:	e02ed43a 	srli	r23,fp,16
    b434:	e73fffcc 	andi	fp,fp,65535
    b438:	180b883a 	mov	r5,r3
    b43c:	e009883a 	mov	r4,fp
    b440:	d9800015 	stw	r6,0(sp)
    b444:	d8c00115 	stw	r3,4(sp)
    b448:	90a5c83a 	sub	r18,r18,r2
    b44c:	0008a480 	call	8a48 <__mulsi3>
    b450:	d8c00117 	ldw	r3,4(sp)
    b454:	b809883a 	mov	r4,r23
    b458:	1023883a 	mov	r17,r2
    b45c:	180b883a 	mov	r5,r3
    b460:	0008a480 	call	8a48 <__mulsi3>
    b464:	d9800017 	ldw	r6,0(sp)
    b468:	b809883a 	mov	r4,r23
    b46c:	d8800115 	stw	r2,4(sp)
    b470:	300b883a 	mov	r5,r6
    b474:	302f883a 	mov	r23,r6
    b478:	0008a480 	call	8a48 <__mulsi3>
    b47c:	e009883a 	mov	r4,fp
    b480:	b80b883a 	mov	r5,r23
    b484:	d8800015 	stw	r2,0(sp)
    b488:	0008a480 	call	8a48 <__mulsi3>
    b48c:	d8c00117 	ldw	r3,4(sp)
    b490:	880cd43a 	srli	r6,r17,16
    b494:	d9c00017 	ldw	r7,0(sp)
    b498:	1885883a 	add	r2,r3,r2
    b49c:	118d883a 	add	r6,r2,r6
    b4a0:	30c0022e 	bgeu	r6,r3,b4ac <__umoddi3+0x470>
    b4a4:	00800074 	movhi	r2,1
    b4a8:	388f883a 	add	r7,r7,r2
    b4ac:	3006d43a 	srli	r3,r6,16
    b4b0:	300c943a 	slli	r6,r6,16
    b4b4:	8c7fffcc 	andi	r17,r17,65535
    b4b8:	38c7883a 	add	r3,r7,r3
    b4bc:	3463883a 	add	r17,r6,r17
    b4c0:	90c03d36 	bltu	r18,r3,b5b8 <__umoddi3+0x57c>
    b4c4:	90c06026 	beq	r18,r3,b648 <__umoddi3+0x60c>
    b4c8:	90c9c83a 	sub	r4,r18,r3
    b4cc:	880f883a 	mov	r7,r17
    b4d0:	81cfc83a 	sub	r7,r16,r7
    b4d4:	81c7803a 	cmpltu	r3,r16,r7
    b4d8:	20c7c83a 	sub	r3,r4,r3
    b4dc:	1d44983a 	sll	r2,r3,r21
    b4e0:	3d0ed83a 	srl	r7,r7,r20
    b4e4:	1d06d83a 	srl	r3,r3,r20
    b4e8:	11c4b03a 	or	r2,r2,r7
    b4ec:	003f7a06 	br	b2d8 <_gp+0xffff64e8>
    b4f0:	0025883a 	mov	r18,zero
    b4f4:	003ef806 	br	b0d8 <_gp+0xffff62e8>
    b4f8:	98a6983a 	sll	r19,r19,r2
    b4fc:	88e8d83a 	srl	r20,r17,r3
    b500:	80c6d83a 	srl	r3,r16,r3
    b504:	982ad43a 	srli	r21,r19,16
    b508:	88a2983a 	sll	r17,r17,r2
    b50c:	a009883a 	mov	r4,r20
    b510:	a80b883a 	mov	r5,r21
    b514:	88eeb03a 	or	r23,r17,r3
    b518:	1025883a 	mov	r18,r2
    b51c:	00088100 	call	8810 <__umodsi3>
    b520:	a009883a 	mov	r4,r20
    b524:	a80b883a 	mov	r5,r21
    b528:	1023883a 	mov	r17,r2
    b52c:	9dbfffcc 	andi	r22,r19,65535
    b530:	00088080 	call	8808 <__udivsi3>
    b534:	1009883a 	mov	r4,r2
    b538:	b00b883a 	mov	r5,r22
    b53c:	0008a480 	call	8a48 <__mulsi3>
    b540:	8822943a 	slli	r17,r17,16
    b544:	b808d43a 	srli	r4,r23,16
    b548:	84a8983a 	sll	r20,r16,r18
    b54c:	8906b03a 	or	r3,r17,r4
    b550:	1880042e 	bgeu	r3,r2,b564 <__umoddi3+0x528>
    b554:	1cc7883a 	add	r3,r3,r19
    b558:	1cc00236 	bltu	r3,r19,b564 <__umoddi3+0x528>
    b55c:	1880012e 	bgeu	r3,r2,b564 <__umoddi3+0x528>
    b560:	1cc7883a 	add	r3,r3,r19
    b564:	18a1c83a 	sub	r16,r3,r2
    b568:	8009883a 	mov	r4,r16
    b56c:	a80b883a 	mov	r5,r21
    b570:	00088100 	call	8810 <__umodsi3>
    b574:	8009883a 	mov	r4,r16
    b578:	a80b883a 	mov	r5,r21
    b57c:	1039883a 	mov	fp,r2
    b580:	00088080 	call	8808 <__udivsi3>
    b584:	1009883a 	mov	r4,r2
    b588:	b00b883a 	mov	r5,r22
    b58c:	0008a480 	call	8a48 <__mulsi3>
    b590:	e006943a 	slli	r3,fp,16
    b594:	b93fffcc 	andi	r4,r23,65535
    b598:	1906b03a 	or	r3,r3,r4
    b59c:	1880042e 	bgeu	r3,r2,b5b0 <__umoddi3+0x574>
    b5a0:	1cc7883a 	add	r3,r3,r19
    b5a4:	1cc00236 	bltu	r3,r19,b5b0 <__umoddi3+0x574>
    b5a8:	1880012e 	bgeu	r3,r2,b5b0 <__umoddi3+0x574>
    b5ac:	1cc7883a 	add	r3,r3,r19
    b5b0:	18a3c83a 	sub	r17,r3,r2
    b5b4:	003f1e06 	br	b230 <_gp+0xffff6440>
    b5b8:	8ccfc83a 	sub	r7,r17,r19
    b5bc:	1d89c83a 	sub	r4,r3,r22
    b5c0:	89e3803a 	cmpltu	r17,r17,r7
    b5c4:	2463c83a 	sub	r17,r4,r17
    b5c8:	9449c83a 	sub	r4,r18,r17
    b5cc:	003fc006 	br	b4d0 <_gp+0xffff66e0>
    b5d0:	000b883a 	mov	r5,zero
    b5d4:	002b883a 	mov	r21,zero
    b5d8:	003eeb06 	br	b188 <_gp+0xffff6398>
    b5dc:	01400404 	movi	r5,16
    b5e0:	282b883a 	mov	r21,r5
    b5e4:	003ee806 	br	b188 <_gp+0xffff6398>
    b5e8:	01400404 	movi	r5,16
    b5ec:	2805883a 	mov	r2,r5
    b5f0:	003eaa06 	br	b09c <_gp+0xffff62ac>
    b5f4:	0005883a 	mov	r2,zero
    b5f8:	0007883a 	mov	r3,zero
    b5fc:	003eff06 	br	b1fc <_gp+0xffff640c>
    b600:	00800404 	movi	r2,16
    b604:	1007883a 	mov	r3,r2
    b608:	003efc06 	br	b1fc <_gp+0xffff640c>
    b60c:	000b883a 	mov	r5,zero
    b610:	0005883a 	mov	r2,zero
    b614:	003ea106 	br	b09c <_gp+0xffff62ac>
    b618:	90bf802e 	bgeu	r18,r2,b41c <_gp+0xffff662c>
    b61c:	bdffff84 	addi	r23,r23,-2
    b620:	95a5883a 	add	r18,r18,r22
    b624:	003f7e06 	br	b420 <_gp+0xffff6630>
    b628:	18bf652e 	bgeu	r3,r2,b3c0 <_gp+0xffff65d0>
    b62c:	e73fff84 	addi	fp,fp,-2
    b630:	1d87883a 	add	r3,r3,r22
    b634:	003f6306 	br	b3c4 <_gp+0xffff65d4>
    b638:	1cc7883a 	add	r3,r3,r19
    b63c:	003f0d06 	br	b274 <_gp+0xffff6484>
    b640:	8005883a 	mov	r2,r16
    b644:	003edf06 	br	b1c4 <_gp+0xffff63d4>
    b648:	847fdb36 	bltu	r16,r17,b5b8 <_gp+0xffff67c8>
    b64c:	880f883a 	mov	r7,r17
    b650:	0009883a 	mov	r4,zero
    b654:	003f9e06 	br	b4d0 <_gp+0xffff66e0>

0000b658 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
    b658:	defffd04 	addi	sp,sp,-12
    b65c:	df000215 	stw	fp,8(sp)
    b660:	df000204 	addi	fp,sp,8
    b664:	e13fff15 	stw	r4,-4(fp)
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Entering _exit() function.\r\n");
  ALT_LOG_PRINT_BOOT("[alt_exit.c] Exit code from main was %d.\r\n",exit_code);
  /* Stop all other threads */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_OS_STOP().\r\n");
  ALT_OS_STOP();
    b668:	0001883a 	nop
    b66c:	e0bfff17 	ldw	r2,-4(fp)
    b670:	e0bffe15 	stw	r2,-8(fp)
/*
 * Routine called on exit.
 */
static ALT_INLINE ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
  register int r2 asm ("r2") = exit_code;
    b674:	e0bffe17 	ldw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "r"(r2), "r"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
    b678:	10000226 	beq	r2,zero,b684 <_exit+0x2c>
    ALT_SIM_FAIL();
    b67c:	002af070 	cmpltui	zero,zero,43969
    b680:	00000106 	br	b688 <_exit+0x30>
  } else {
    ALT_SIM_PASS();
    b684:	002af0b0 	cmpltui	zero,zero,43970
  ALT_SIM_HALT(exit_code);

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
    b688:	003fff06 	br	b688 <_gp+0xffff6898>
