\section{Class Hierarchy}
This inheritance list is sorted roughly, but not completely, alphabetically\+:\begin{DoxyCompactList}
\item \contentsline{section}{M\+I\+PS\+:\+:Control\+Unit}{\pageref{classMIPS_1_1ControlUnit}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:C\+PU}{\pageref{classMIPS_1_1CPU}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Encoder}{\pageref{classMIPS_1_1Encoder}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{M\+I\+PS\+:\+:Format\+I\+Encoder}{\pageref{classMIPS_1_1FormatIEncoder}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Format\+I\+I\+Encoder}{\pageref{classMIPS_1_1FormatIIEncoder}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Format\+I\+I\+I\+Encoder}{\pageref{classMIPS_1_1FormatIIIEncoder}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Format\+I\+V\+Encoder}{\pageref{classMIPS_1_1FormatIVEncoder}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Format\+V\+Encoder}{\pageref{classMIPS_1_1FormatVEncoder}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Format\+V\+I\+Encoder}{\pageref{classMIPS_1_1FormatVIEncoder}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Format\+V\+I\+I\+Encoder}{\pageref{classMIPS_1_1FormatVIIEncoder}}{}
\end{DoxyCompactList}
\item \contentsline{section}{M\+I\+PS\+:\+:Encoder\+Factory}{\pageref{classMIPS_1_1EncoderFactory}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Event}{\pageref{classMIPS_1_1Event}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Event\+Dispatcher}{\pageref{classMIPS_1_1EventDispatcher}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Event\+Listener}{\pageref{classMIPS_1_1EventListener}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:File\+Reader}{\pageref{classMIPS_1_1FileReader}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Filter}{\pageref{classMIPS_1_1Filter}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{M\+I\+PS\+:\+:Space\+Filter}{\pageref{classMIPS_1_1SpaceFilter}}{}
\end{DoxyCompactList}
\item \contentsline{section}{M\+I\+PS\+:\+:Full\+Adder}{\pageref{classMIPS_1_1FullAdder}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Instruction}{\pageref{classMIPS_1_1Instruction}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{M\+I\+PS\+:\+:InstructionI}{\pageref{classMIPS_1_1InstructionI}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{M\+I\+PS\+:\+:Add\+Inc\+Instruction}{\pageref{classMIPS_1_1AddIncInstruction}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Add\+Instruction}{\pageref{classMIPS_1_1AddInstruction}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:And\+Instruction}{\pageref{classMIPS_1_1AndInstruction}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Andnota\+Instruction}{\pageref{classMIPS_1_1AndnotaInstruction}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Asl\+Instruction}{\pageref{classMIPS_1_1AslInstruction}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Asr\+Instruction}{\pageref{classMIPS_1_1AsrInstruction}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Deca\+Instruction}{\pageref{classMIPS_1_1DecaInstruction}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Inca\+Instruction}{\pageref{classMIPS_1_1IncaInstruction}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Nand\+Instruction}{\pageref{classMIPS_1_1NandInstruction}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Nor\+Instruction}{\pageref{classMIPS_1_1NorInstruction}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Ones\+Instruction}{\pageref{classMIPS_1_1OnesInstruction}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Or\+Instruction}{\pageref{classMIPS_1_1OrInstruction}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Ornotb\+Instruction}{\pageref{classMIPS_1_1OrnotbInstruction}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Passa\+Instruction}{\pageref{classMIPS_1_1PassaInstruction}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Pass\+Not\+A\+Instruction}{\pageref{classMIPS_1_1PassNotAInstruction}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Subdec\+Instruction}{\pageref{classMIPS_1_1SubdecInstruction}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Sub\+Instruction}{\pageref{classMIPS_1_1SubInstruction}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Xnor\+Instruction}{\pageref{classMIPS_1_1XnorInstruction}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Xor\+Instruction}{\pageref{classMIPS_1_1XorInstruction}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Zero\+Instruction}{\pageref{classMIPS_1_1ZeroInstruction}}{}
\end{DoxyCompactList}
\item \contentsline{section}{M\+I\+PS\+:\+:Instruction\+II}{\pageref{classMIPS_1_1InstructionII}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{M\+I\+PS\+:\+:Loadlit\+Instruction}{\pageref{classMIPS_1_1LoadlitInstruction}}{}
\end{DoxyCompactList}
\item \contentsline{section}{M\+I\+PS\+:\+:Instruction\+I\+II}{\pageref{classMIPS_1_1InstructionIII}}{}
\begin{DoxyCompactList}
\item \contentsline{section}{M\+I\+PS\+:\+:Lch\+Instruction}{\pageref{classMIPS_1_1LchInstruction}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Lcl\+Instruction}{\pageref{classMIPS_1_1LclInstruction}}{}
\end{DoxyCompactList}
\end{DoxyCompactList}
\item \contentsline{section}{M\+I\+PS\+:\+:Instruction\+Decoder}{\pageref{classMIPS_1_1InstructionDecoder}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Instruction\+Finder}{\pageref{classMIPS_1_1InstructionFinder}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Interpreter}{\pageref{classMIPS_1_1Interpreter}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Label}{\pageref{structMIPS_1_1Label}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Event\+Dispatcher\+:\+:Listener\+Map}{\pageref{structMIPS_1_1EventDispatcher_1_1ListenerMap}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Memory}{\pageref{classMIPS_1_1Memory}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Queue$<$ T $>$\+:\+:Node}{\pageref{structMIPS_1_1Queue_1_1Node}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Queue$<$ T $>$}{\pageref{classMIPS_1_1Queue}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Queue$<$ M\+I\+PS\+:\+:Event\+Listener $\ast$ $>$}{\pageref{classMIPS_1_1Queue}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Register}{\pageref{classMIPS_1_1Register}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Register\+Bank}{\pageref{classMIPS_1_1RegisterBank}}{}
\item runtime\+\_\+error\begin{DoxyCompactList}
\item \contentsline{section}{M\+I\+PS\+:\+:Interpreter\+Exception}{\pageref{classMIPS_1_1InterpreterException}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Memory\+Exception}{\pageref{classMIPS_1_1MemoryException}}{}
\end{DoxyCompactList}
\item \contentsline{section}{M\+I\+PS\+:\+:Signal\+Extender}{\pageref{classMIPS_1_1SignalExtender}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Signal\+Inversor}{\pageref{classMIPS_1_1SignalInversor}}{}
\item \contentsline{section}{M\+I\+PS\+:\+:Tokenizer}{\pageref{classMIPS_1_1Tokenizer}}{}
\end{DoxyCompactList}
