{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678373848419 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678373848425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 09 22:57:28 2023 " "Processing started: Thu Mar 09 22:57:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678373848425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678373848425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off music_piano -c music_piano " "Command: quartus_map --read_settings_files=on --write_settings_files=off music_piano -c music_piano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678373848425 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678373848876 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678373848876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music_piano.vhd 2 1 " "Found 2 design units, including 1 entities, in source file music_piano.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 music_piano-an " "Found design unit 1: music_piano-an" {  } { { "music_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/music_piano.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678373858059 ""} { "Info" "ISGN_ENTITY_NAME" "1 music_piano " "Found entity 1: music_piano" {  } { { "music_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/music_piano.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678373858059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678373858059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "musical_piano.vhd 2 1 " "Found 2 design units, including 1 entities, in source file musical_piano.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 musical_piano-an " "Found design unit 1: musical_piano-an" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678373858063 ""} { "Info" "ISGN_ENTITY_NAME" "1 musical_piano " "Found entity 1: musical_piano" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678373858063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678373858063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scankeyboard_debounce.vhd 2 1 " "Found 2 design units, including 1 entities, in source file scankeyboard_debounce.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 scankeyboard_debounce-an " "Found design unit 1: scankeyboard_debounce-an" {  } { { "scankeyboard_debounce.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678373858068 ""} { "Info" "ISGN_ENTITY_NAME" "1 scankeyboard_debounce " "Found entity 1: scankeyboard_debounce" {  } { { "scankeyboard_debounce.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678373858068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678373858068 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "music_piano " "Elaborating entity \"music_piano\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678373858119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scankeyboard_debounce scankeyboard_debounce:scankeyboard_debounce_inst " "Elaborating entity \"scankeyboard_debounce\" for hierarchy \"scankeyboard_debounce:scankeyboard_debounce_inst\"" {  } { { "music_piano.vhd" "scankeyboard_debounce_inst" { Text "C:/intelFPGA_lite/17.1/music_piano/music_piano.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678373858134 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keyflag scankeyboard_debounce.vhd(124) " "VHDL Process Statement warning at scankeyboard_debounce.vhd(124): signal \"keyflag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scankeyboard_debounce.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678373858135 "|music_piano|scankeyboard_debounce:scankeyboard_debounce_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keyflag scankeyboard_debounce.vhd(126) " "VHDL Process Statement warning at scankeyboard_debounce.vhd(126): signal \"keyflag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scankeyboard_debounce.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678373858135 "|music_piano|scankeyboard_debounce:scankeyboard_debounce_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keyflag scankeyboard_debounce.vhd(129) " "VHDL Process Statement warning at scankeyboard_debounce.vhd(129): signal \"keyflag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scankeyboard_debounce.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678373858136 "|music_piano|scankeyboard_debounce:scankeyboard_debounce_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keyflag scankeyboard_debounce.vhd(131) " "VHDL Process Statement warning at scankeyboard_debounce.vhd(131): signal \"keyflag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scankeyboard_debounce.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678373858136 "|music_piano|scankeyboard_debounce:scankeyboard_debounce_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keyflag scankeyboard_debounce.vhd(134) " "VHDL Process Statement warning at scankeyboard_debounce.vhd(134): signal \"keyflag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scankeyboard_debounce.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678373858136 "|music_piano|scankeyboard_debounce:scankeyboard_debounce_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keyflag scankeyboard_debounce.vhd(136) " "VHDL Process Statement warning at scankeyboard_debounce.vhd(136): signal \"keyflag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scankeyboard_debounce.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678373858136 "|music_piano|scankeyboard_debounce:scankeyboard_debounce_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keyflag scankeyboard_debounce.vhd(139) " "VHDL Process Statement warning at scankeyboard_debounce.vhd(139): signal \"keyflag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scankeyboard_debounce.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678373858136 "|music_piano|scankeyboard_debounce:scankeyboard_debounce_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keyflag scankeyboard_debounce.vhd(141) " "VHDL Process Statement warning at scankeyboard_debounce.vhd(141): signal \"keyflag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scankeyboard_debounce.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678373858136 "|music_piano|scankeyboard_debounce:scankeyboard_debounce_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keyflag scankeyboard_debounce.vhd(143) " "VHDL Process Statement warning at scankeyboard_debounce.vhd(143): signal \"keyflag\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scankeyboard_debounce.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678373858136 "|music_piano|scankeyboard_debounce:scankeyboard_debounce_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keyvalue scankeyboard_debounce.vhd(164) " "VHDL Process Statement warning at scankeyboard_debounce.vhd(164): signal \"keyvalue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scankeyboard_debounce.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678373858136 "|music_piano|scankeyboard_debounce:scankeyboard_debounce_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keyvalue scankeyboard_debounce.vhd(171) " "VHDL Process Statement warning at scankeyboard_debounce.vhd(171): signal \"keyvalue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scankeyboard_debounce.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678373858136 "|music_piano|scankeyboard_debounce:scankeyboard_debounce_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keyvalue scankeyboard_debounce.vhd(178) " "VHDL Process Statement warning at scankeyboard_debounce.vhd(178): signal \"keyvalue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scankeyboard_debounce.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678373858136 "|music_piano|scankeyboard_debounce:scankeyboard_debounce_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keyvalue scankeyboard_debounce.vhd(185) " "VHDL Process Statement warning at scankeyboard_debounce.vhd(185): signal \"keyvalue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scankeyboard_debounce.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678373858136 "|music_piano|scankeyboard_debounce:scankeyboard_debounce_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "keyvalue scankeyboard_debounce.vhd(188) " "VHDL Process Statement warning at scankeyboard_debounce.vhd(188): signal \"keyvalue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "scankeyboard_debounce.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678373858136 "|music_piano|scankeyboard_debounce:scankeyboard_debounce_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "musical_piano musical_piano:musical_piano_inst " "Elaborating entity \"musical_piano\" for hierarchy \"musical_piano:musical_piano_inst\"" {  } { { "music_piano.vhd" "musical_piano_inst" { Text "C:/intelFPGA_lite/17.1/music_piano/music_piano.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678373858137 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led musical_piano.vhd(513) " "VHDL Process Statement warning at musical_piano.vhd(513): inferring latch(es) for signal or variable \"led\", which holds its previous value in one or more paths through the process" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 513 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1678373858160 "|music_piano|musical_piano:musical_piano_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel_1 musical_piano.vhd(537) " "VHDL Process Statement warning at musical_piano.vhd(537): signal \"sel_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 537 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678373858160 "|music_piano|musical_piano:musical_piano_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sel_1 musical_piano.vhd(540) " "VHDL Process Statement warning at musical_piano.vhd(540): inferring latch(es) for signal or variable \"sel_1\", which holds its previous value in one or more paths through the process" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 540 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1678373858160 "|music_piano|musical_piano:musical_piano_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel_1 musical_piano.vhd(557) " "VHDL Process Statement warning at musical_piano.vhd(557): signal \"sel_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 557 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678373858161 "|music_piano|musical_piano:musical_piano_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel_1 musical_piano.vhd(559) " "VHDL Process Statement warning at musical_piano.vhd(559): signal \"sel_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 559 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678373858161 "|music_piano|musical_piano:musical_piano_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel_1 musical_piano.vhd(561) " "VHDL Process Statement warning at musical_piano.vhd(561): signal \"sel_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 561 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678373858161 "|music_piano|musical_piano:musical_piano_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel_1 musical_piano.vhd(563) " "VHDL Process Statement warning at musical_piano.vhd(563): signal \"sel_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 563 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678373858161 "|music_piano|musical_piano:musical_piano_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel_1 musical_piano.vhd(568) " "VHDL Process Statement warning at musical_piano.vhd(568): signal \"sel_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 568 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678373858161 "|music_piano|musical_piano:musical_piano_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel_1 musical_piano.vhd(570) " "VHDL Process Statement warning at musical_piano.vhd(570): signal \"sel_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 570 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678373858161 "|music_piano|musical_piano:musical_piano_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel_1 musical_piano.vhd(572) " "VHDL Process Statement warning at musical_piano.vhd(572): signal \"sel_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 572 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678373858161 "|music_piano|musical_piano:musical_piano_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel_1 musical_piano.vhd(574) " "VHDL Process Statement warning at musical_piano.vhd(574): signal \"sel_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 574 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678373858161 "|music_piano|musical_piano:musical_piano_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel_1 musical_piano.vhd(579) " "VHDL Process Statement warning at musical_piano.vhd(579): signal \"sel_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 579 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678373858162 "|music_piano|musical_piano:musical_piano_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel_1 musical_piano.vhd(581) " "VHDL Process Statement warning at musical_piano.vhd(581): signal \"sel_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 581 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678373858162 "|music_piano|musical_piano:musical_piano_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel_1 musical_piano.vhd(583) " "VHDL Process Statement warning at musical_piano.vhd(583): signal \"sel_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 583 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678373858162 "|music_piano|musical_piano:musical_piano_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel_1 musical_piano.vhd(585) " "VHDL Process Statement warning at musical_piano.vhd(585): signal \"sel_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 585 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678373858162 "|music_piano|musical_piano:musical_piano_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel_1 musical_piano.vhd(590) " "VHDL Process Statement warning at musical_piano.vhd(590): signal \"sel_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 590 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678373858162 "|music_piano|musical_piano:musical_piano_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel_1 musical_piano.vhd(592) " "VHDL Process Statement warning at musical_piano.vhd(592): signal \"sel_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 592 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678373858162 "|music_piano|musical_piano:musical_piano_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sel_1 musical_piano.vhd(594) " "VHDL Process Statement warning at musical_piano.vhd(594): signal \"sel_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 594 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1678373858162 "|music_piano|musical_piano:musical_piano_inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ledag musical_piano.vhd(554) " "VHDL Process Statement warning at musical_piano.vhd(554): inferring latch(es) for signal or variable \"ledag\", which holds its previous value in one or more paths through the process" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 554 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1678373858162 "|music_piano|musical_piano:musical_piano_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledag\[0\] musical_piano.vhd(554) " "Inferred latch for \"ledag\[0\]\" at musical_piano.vhd(554)" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 554 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678373858192 "|music_piano|musical_piano:musical_piano_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledag\[1\] musical_piano.vhd(554) " "Inferred latch for \"ledag\[1\]\" at musical_piano.vhd(554)" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 554 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678373858192 "|music_piano|musical_piano:musical_piano_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledag\[2\] musical_piano.vhd(554) " "Inferred latch for \"ledag\[2\]\" at musical_piano.vhd(554)" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 554 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678373858192 "|music_piano|musical_piano:musical_piano_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledag\[3\] musical_piano.vhd(554) " "Inferred latch for \"ledag\[3\]\" at musical_piano.vhd(554)" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 554 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678373858192 "|music_piano|musical_piano:musical_piano_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledag\[4\] musical_piano.vhd(554) " "Inferred latch for \"ledag\[4\]\" at musical_piano.vhd(554)" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 554 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678373858193 "|music_piano|musical_piano:musical_piano_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledag\[5\] musical_piano.vhd(554) " "Inferred latch for \"ledag\[5\]\" at musical_piano.vhd(554)" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 554 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678373858193 "|music_piano|musical_piano:musical_piano_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledag\[6\] musical_piano.vhd(554) " "Inferred latch for \"ledag\[6\]\" at musical_piano.vhd(554)" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 554 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678373858193 "|music_piano|musical_piano:musical_piano_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledag\[7\] musical_piano.vhd(554) " "Inferred latch for \"ledag\[7\]\" at musical_piano.vhd(554)" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 554 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678373858193 "|music_piano|musical_piano:musical_piano_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_1\[0\] musical_piano.vhd(540) " "Inferred latch for \"sel_1\[0\]\" at musical_piano.vhd(540)" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678373858193 "|music_piano|musical_piano:musical_piano_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_1\[1\] musical_piano.vhd(540) " "Inferred latch for \"sel_1\[1\]\" at musical_piano.vhd(540)" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678373858193 "|music_piano|musical_piano:musical_piano_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_1\[2\] musical_piano.vhd(540) " "Inferred latch for \"sel_1\[2\]\" at musical_piano.vhd(540)" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678373858193 "|music_piano|musical_piano:musical_piano_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_1\[3\] musical_piano.vhd(540) " "Inferred latch for \"sel_1\[3\]\" at musical_piano.vhd(540)" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678373858193 "|music_piano|musical_piano:musical_piano_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_1\[4\] musical_piano.vhd(540) " "Inferred latch for \"sel_1\[4\]\" at musical_piano.vhd(540)" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678373858193 "|music_piano|musical_piano:musical_piano_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_1\[5\] musical_piano.vhd(540) " "Inferred latch for \"sel_1\[5\]\" at musical_piano.vhd(540)" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 540 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678373858193 "|music_piano|musical_piano:musical_piano_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[1\] musical_piano.vhd(513) " "Inferred latch for \"led\[1\]\" at musical_piano.vhd(513)" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678373858193 "|music_piano|musical_piano:musical_piano_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[2\] musical_piano.vhd(513) " "Inferred latch for \"led\[2\]\" at musical_piano.vhd(513)" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678373858194 "|music_piano|musical_piano:musical_piano_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[3\] musical_piano.vhd(513) " "Inferred latch for \"led\[3\]\" at musical_piano.vhd(513)" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 513 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1678373858194 "|music_piano|musical_piano:musical_piano_inst"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "scankeyboard_debounce:scankeyboard_debounce_inst\|Mux3 " "Found clock multiplexer scankeyboard_debounce:scankeyboard_debounce_inst\|Mux3" {  } { { "scankeyboard_debounce.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd" 62 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1678373858539 "|music_piano|scankeyboard_debounce:scankeyboard_debounce_inst|Mux3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "scankeyboard_debounce:scankeyboard_debounce_inst\|Mux2 " "Found clock multiplexer scankeyboard_debounce:scankeyboard_debounce_inst\|Mux2" {  } { { "scankeyboard_debounce.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd" 62 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1678373858539 "|music_piano|scankeyboard_debounce:scankeyboard_debounce_inst|Mux2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "scankeyboard_debounce:scankeyboard_debounce_inst\|Mux1 " "Found clock multiplexer scankeyboard_debounce:scankeyboard_debounce_inst\|Mux1" {  } { { "scankeyboard_debounce.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd" 62 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1678373858539 "|music_piano|scankeyboard_debounce:scankeyboard_debounce_inst|Mux1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "scankeyboard_debounce:scankeyboard_debounce_inst\|Mux0 " "Found clock multiplexer scankeyboard_debounce:scankeyboard_debounce_inst\|Mux0" {  } { { "scankeyboard_debounce.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd" 62 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1678373858539 "|music_piano|scankeyboard_debounce:scankeyboard_debounce_inst|Mux0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1678373858539 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "musical_piano:musical_piano_inst\|key_record_rtl_0 " "Inferred dual-clock RAM node \"musical_piano:musical_piano_inst\|key_record_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1678373858948 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "musical_piano:musical_piano_inst\|key_record_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"musical_piano:musical_piano_inst\|key_record_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678373859804 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 5 " "Parameter WIDTH_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678373859804 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678373859804 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 200 " "Parameter NUMWORDS_A set to 200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678373859804 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 5 " "Parameter WIDTH_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678373859804 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678373859804 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 200 " "Parameter NUMWORDS_B set to 200" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678373859804 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678373859804 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678373859804 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678373859804 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678373859804 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678373859804 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678373859804 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1678373859804 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1678373859804 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1678373859804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "musical_piano:musical_piano_inst\|altsyncram:key_record_rtl_0 " "Elaborated megafunction instantiation \"musical_piano:musical_piano_inst\|altsyncram:key_record_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678373859874 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "musical_piano:musical_piano_inst\|altsyncram:key_record_rtl_0 " "Instantiated megafunction \"musical_piano:musical_piano_inst\|altsyncram:key_record_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678373859874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 5 " "Parameter \"WIDTH_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678373859874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678373859874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 200 " "Parameter \"NUMWORDS_A\" = \"200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678373859874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 5 " "Parameter \"WIDTH_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678373859874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678373859874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 200 " "Parameter \"NUMWORDS_B\" = \"200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678373859874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678373859874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678373859874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678373859874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678373859874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678373859874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678373859874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1678373859874 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1678373859874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kvc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kvc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kvc1 " "Found entity 1: altsyncram_kvc1" {  } { { "db/altsyncram_kvc1.tdf" "" { Text "C:/intelFPGA_lite/17.1/music_piano/db/altsyncram_kvc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678373859921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678373859921 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "musical_piano:musical_piano_inst\|sel_1\[0\] " "Latch musical_piano:musical_piano_inst\|sel_1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA musical_piano:musical_piano_inst\|count\[2\] " "Ports D and ENA on the latch are fed by the same signal musical_piano:musical_piano_inst\|count\[2\]" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 530 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678373860227 ""}  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 540 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678373860227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "musical_piano:musical_piano_inst\|sel_1\[1\] " "Latch musical_piano:musical_piano_inst\|sel_1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA musical_piano:musical_piano_inst\|count\[2\] " "Ports D and ENA on the latch are fed by the same signal musical_piano:musical_piano_inst\|count\[2\]" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 530 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678373860227 ""}  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 540 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678373860227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "musical_piano:musical_piano_inst\|sel_1\[2\] " "Latch musical_piano:musical_piano_inst\|sel_1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA musical_piano:musical_piano_inst\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal musical_piano:musical_piano_inst\|count\[1\]" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 530 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678373860227 ""}  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 540 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678373860227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "musical_piano:musical_piano_inst\|sel_1\[3\] " "Latch musical_piano:musical_piano_inst\|sel_1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA musical_piano:musical_piano_inst\|count\[1\] " "Ports D and ENA on the latch are fed by the same signal musical_piano:musical_piano_inst\|count\[1\]" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 530 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678373860227 ""}  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 540 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678373860227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "musical_piano:musical_piano_inst\|sel_1\[4\] " "Latch musical_piano:musical_piano_inst\|sel_1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA musical_piano:musical_piano_inst\|count\[2\] " "Ports D and ENA on the latch are fed by the same signal musical_piano:musical_piano_inst\|count\[2\]" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 530 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678373860227 ""}  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 540 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678373860227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "musical_piano:musical_piano_inst\|sel_1\[5\] " "Latch musical_piano:musical_piano_inst\|sel_1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA musical_piano:musical_piano_inst\|count\[2\] " "Ports D and ENA on the latch are fed by the same signal musical_piano:musical_piano_inst\|count\[2\]" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 530 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678373860227 ""}  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 540 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678373860227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "musical_piano:musical_piano_inst\|ledag\[0\] " "Latch musical_piano:musical_piano_inst\|ledag\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA musical_piano:musical_piano_inst\|musical_piano_mode " "Ports D and ENA on the latch are fed by the same signal musical_piano:musical_piano_inst\|musical_piano_mode" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678373860227 ""}  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 554 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678373860227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "musical_piano:musical_piano_inst\|ledag\[1\] " "Latch musical_piano:musical_piano_inst\|ledag\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA musical_piano:musical_piano_inst\|musical_piano_mode " "Ports D and ENA on the latch are fed by the same signal musical_piano:musical_piano_inst\|musical_piano_mode" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678373860227 ""}  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 554 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678373860227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "musical_piano:musical_piano_inst\|ledag\[2\] " "Latch musical_piano:musical_piano_inst\|ledag\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA musical_piano:musical_piano_inst\|musical_piano_mode " "Ports D and ENA on the latch are fed by the same signal musical_piano:musical_piano_inst\|musical_piano_mode" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678373860227 ""}  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 554 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678373860227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "musical_piano:musical_piano_inst\|ledag\[3\] " "Latch musical_piano:musical_piano_inst\|ledag\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA musical_piano:musical_piano_inst\|musical_piano_mode " "Ports D and ENA on the latch are fed by the same signal musical_piano:musical_piano_inst\|musical_piano_mode" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678373860227 ""}  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 554 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678373860227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "musical_piano:musical_piano_inst\|ledag\[4\] " "Latch musical_piano:musical_piano_inst\|ledag\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA musical_piano:musical_piano_inst\|musical_piano_mode " "Ports D and ENA on the latch are fed by the same signal musical_piano:musical_piano_inst\|musical_piano_mode" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678373860227 ""}  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 554 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678373860227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "musical_piano:musical_piano_inst\|ledag\[5\] " "Latch musical_piano:musical_piano_inst\|ledag\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA musical_piano:musical_piano_inst\|musical_piano_mode " "Ports D and ENA on the latch are fed by the same signal musical_piano:musical_piano_inst\|musical_piano_mode" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678373860227 ""}  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 554 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678373860227 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "musical_piano:musical_piano_inst\|ledag\[6\] " "Latch musical_piano:musical_piano_inst\|ledag\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA musical_piano:musical_piano_inst\|musical_piano_mode " "Ports D and ENA on the latch are fed by the same signal musical_piano:musical_piano_inst\|musical_piano_mode" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 112 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1678373860228 ""}  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 554 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1678373860228 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 35 -1 0 } } { "musical_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/musical_piano.vhd" 36 -1 0 } } { "scankeyboard_debounce.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd" 149 -1 0 } } { "scankeyboard_debounce.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/scankeyboard_debounce.vhd" 113 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1678373860230 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1678373860231 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ledag\[7\] VCC " "Pin \"ledag\[7\]\" is stuck at VCC" {  } { { "music_piano.vhd" "" { Text "C:/intelFPGA_lite/17.1/music_piano/music_piano.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678373860873 "|music_piano|ledag[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1678373860873 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678373860982 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678373863320 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678373863320 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2513 " "Implemented 2513 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678373863460 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678373863460 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2479 " "Implemented 2479 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678373863460 ""} { "Info" "ICUT_CUT_TM_RAMS" "5 " "Implemented 5 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1678373863460 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678373863460 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 68 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678373863487 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 09 22:57:43 2023 " "Processing ended: Thu Mar 09 22:57:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678373863487 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678373863487 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678373863487 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678373863487 ""}
