
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>../src/lowrisc_ip_hmac_0.1/rtl/hmac_reg_top.sv Cov: 100% </h3>
<pre style="margin:0; padding:0 ">   1: // Copyright lowRISC contributors.</pre>
<pre style="margin:0; padding:0 ">   2: // Licensed under the Apache License, Version 2.0, see LICENSE for details.</pre>
<pre style="margin:0; padding:0 ">   3: // SPDX-License-Identifier: Apache-2.0</pre>
<pre style="margin:0; padding:0 ">   4: //</pre>
<pre style="margin:0; padding:0 ">   5: // Register Top module auto-generated by `reggen`</pre>
<pre style="margin:0; padding:0 ">   6: </pre>
<pre style="margin:0; padding:0 ">   7: `include "prim_assert.sv"</pre>
<pre style="margin:0; padding:0 ">   8: </pre>
<pre style="margin:0; padding:0 ">   9: module hmac_reg_top (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  10:   input clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  11:   input rst_ni,</pre>
<pre style="margin:0; padding:0 ">  12: </pre>
<pre style="margin:0; padding:0 ">  13:   // Below Regster interface can be changed</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  14:   input  tlul_pkg::tl_h2d_t tl_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  15:   output tlul_pkg::tl_d2h_t tl_o,</pre>
<pre style="margin:0; padding:0 ">  16: </pre>
<pre style="margin:0; padding:0 ">  17:   // Output port for window</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  18:   output tlul_pkg::tl_h2d_t tl_win_o  [1],</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  19:   input  tlul_pkg::tl_d2h_t tl_win_i  [1],</pre>
<pre style="margin:0; padding:0 ">  20: </pre>
<pre style="margin:0; padding:0 ">  21:   // To HW</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  22:   output hmac_reg_pkg::hmac_reg2hw_t reg2hw, // Write</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  23:   input  hmac_reg_pkg::hmac_hw2reg_t hw2reg, // Read</pre>
<pre style="margin:0; padding:0 ">  24: </pre>
<pre style="margin:0; padding:0 ">  25:   // Config</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26:   input devmode_i // If 1, explicit error return for unmapped register access</pre>
<pre style="margin:0; padding:0 ">  27: );</pre>
<pre style="margin:0; padding:0 ">  28: </pre>
<pre style="margin:0; padding:0 ">  29:   import hmac_reg_pkg::* ;</pre>
<pre style="margin:0; padding:0 ">  30: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  31:   localparam int AW = 12;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  32:   localparam int DW = 32;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  33:   localparam int DBW = DW/8;                    // Byte Width</pre>
<pre style="margin:0; padding:0 ">  34: </pre>
<pre style="margin:0; padding:0 ">  35:   // register signals</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  36:   logic           reg_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  37:   logic           reg_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  38:   logic [AW-1:0]  reg_addr;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39:   logic [DW-1:0]  reg_wdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  40:   logic [DBW-1:0] reg_be;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  41:   logic [DW-1:0]  reg_rdata;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  42:   logic           reg_error;</pre>
<pre style="margin:0; padding:0 ">  43: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  44:   logic          addrmiss, wr_err;</pre>
<pre style="margin:0; padding:0 ">  45: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  46:   logic [DW-1:0] reg_rdata_next;</pre>
<pre style="margin:0; padding:0 ">  47: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  48:   tlul_pkg::tl_h2d_t tl_reg_h2d;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  49:   tlul_pkg::tl_d2h_t tl_reg_d2h;</pre>
<pre style="margin:0; padding:0 ">  50: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  51:   tlul_pkg::tl_h2d_t tl_socket_h2d [2];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  52:   tlul_pkg::tl_d2h_t tl_socket_d2h [2];</pre>
<pre style="margin:0; padding:0 ">  53: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  54:   logic [1:0] reg_steer;</pre>
<pre style="margin:0; padding:0 ">  55: </pre>
<pre style="margin:0; padding:0 ">  56:   // socket_1n connection</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  57:   assign tl_reg_h2d = tl_socket_h2d[1];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  58:   assign tl_socket_d2h[1] = tl_reg_d2h;</pre>
<pre style="margin:0; padding:0 ">  59: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  60:   assign tl_win_o[0] = tl_socket_h2d[0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  61:   assign tl_socket_d2h[0] = tl_win_i[0];</pre>
<pre style="margin:0; padding:0 ">  62: </pre>
<pre style="margin:0; padding:0 ">  63:   // Create Socket_1n</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  64:   tlul_socket_1n #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  65:     .N          (2),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  66:     .HReqPass   (1'b1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  67:     .HRspPass   (1'b1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  68:     .DReqPass   ({2{1'b1}}),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  69:     .DRspPass   ({2{1'b1}}),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  70:     .HReqDepth  (4'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  71:     .HRspDepth  (4'h0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  72:     .DReqDepth  ({2{4'h0}}),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  73:     .DRspDepth  ({2{4'h0}})</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  74:   ) u_socket (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  75:     .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  76:     .rst_ni,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  77:     .tl_h_i (tl_i),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  78:     .tl_h_o (tl_o),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  79:     .tl_d_o (tl_socket_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  80:     .tl_d_i (tl_socket_d2h),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  81:     .dev_select (reg_steer)</pre>
<pre style="margin:0; padding:0 ">  82:   );</pre>
<pre style="margin:0; padding:0 ">  83: </pre>
<pre style="margin:0; padding:0 ">  84:   // Create steering logic</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  85:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  86:     reg_steer = 1;       // Default set to register</pre>
<pre style="margin:0; padding:0 ">  87: </pre>
<pre style="margin:0; padding:0 ">  88:     // TODO: Can below codes be unique case () inside ?</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  89:     if (tl_i.a_address[AW-1:0] >= 2048) begin</pre>
<pre style="margin:0; padding:0 ">  90:       // Exceed or meet the address range. Removed the comparison of limit addr 'h 1000</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  91:       reg_steer = 0;</pre>
<pre style="margin:0; padding:0 ">  92:     end</pre>
<pre style="margin:0; padding:0 ">  93:   end</pre>
<pre style="margin:0; padding:0 ">  94: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  95:   tlul_adapter_reg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  96:     .RegAw(AW),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  97:     .RegDw(DW)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  98:   ) u_reg_if (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  99:     .clk_i,</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 100:     .rst_ni,</pre>
<pre style="margin:0; padding:0 "> 101: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 102:     .tl_i (tl_reg_h2d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 103:     .tl_o (tl_reg_d2h),</pre>
<pre style="margin:0; padding:0 "> 104: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 105:     .we_o    (reg_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 106:     .re_o    (reg_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 107:     .addr_o  (reg_addr),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 108:     .wdata_o (reg_wdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 109:     .be_o    (reg_be),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 110:     .rdata_i (reg_rdata),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 111:     .error_i (reg_error)</pre>
<pre style="margin:0; padding:0 "> 112:   );</pre>
<pre style="margin:0; padding:0 "> 113: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 114:   assign reg_rdata = reg_rdata_next ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 115:   assign reg_error = (devmode_i & addrmiss) | wr_err ;</pre>
<pre style="margin:0; padding:0 "> 116: </pre>
<pre style="margin:0; padding:0 "> 117:   // Define SW related signals</pre>
<pre style="margin:0; padding:0 "> 118:   // Format: <reg>_<field>_{wd|we|qs}</pre>
<pre style="margin:0; padding:0 "> 119:   //        or <reg>_{wd|we|qs} if field == 1 or 0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 120:   logic intr_state_hmac_done_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 121:   logic intr_state_hmac_done_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 122:   logic intr_state_hmac_done_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 123:   logic intr_state_fifo_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 124:   logic intr_state_fifo_empty_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 125:   logic intr_state_fifo_empty_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 126:   logic intr_state_hmac_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 127:   logic intr_state_hmac_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 128:   logic intr_state_hmac_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 129:   logic intr_enable_hmac_done_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 130:   logic intr_enable_hmac_done_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 131:   logic intr_enable_hmac_done_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 132:   logic intr_enable_fifo_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 133:   logic intr_enable_fifo_empty_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 134:   logic intr_enable_fifo_empty_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 135:   logic intr_enable_hmac_err_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 136:   logic intr_enable_hmac_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 137:   logic intr_enable_hmac_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 138:   logic intr_test_hmac_done_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 139:   logic intr_test_hmac_done_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 140:   logic intr_test_fifo_empty_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 141:   logic intr_test_fifo_empty_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 142:   logic intr_test_hmac_err_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 143:   logic intr_test_hmac_err_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 144:   logic cfg_hmac_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 145:   logic cfg_hmac_en_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 146:   logic cfg_hmac_en_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 147:   logic cfg_hmac_en_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 148:   logic cfg_sha_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 149:   logic cfg_sha_en_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 150:   logic cfg_sha_en_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 151:   logic cfg_sha_en_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 152:   logic cfg_endian_swap_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 153:   logic cfg_endian_swap_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 154:   logic cfg_endian_swap_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 155:   logic cfg_endian_swap_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 156:   logic cfg_digest_swap_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 157:   logic cfg_digest_swap_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 158:   logic cfg_digest_swap_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 159:   logic cfg_digest_swap_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 160:   logic cmd_hash_start_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 161:   logic cmd_hash_start_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 162:   logic cmd_hash_process_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 163:   logic cmd_hash_process_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 164:   logic status_fifo_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 165:   logic status_fifo_empty_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 166:   logic status_fifo_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 167:   logic status_fifo_full_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 168:   logic [4:0] status_fifo_depth_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 169:   logic status_fifo_depth_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 170:   logic [31:0] err_code_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 171:   logic [31:0] wipe_secret_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 172:   logic wipe_secret_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 173:   logic [31:0] key0_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 174:   logic key0_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 175:   logic [31:0] key1_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 176:   logic key1_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 177:   logic [31:0] key2_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 178:   logic key2_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 179:   logic [31:0] key3_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 180:   logic key3_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 181:   logic [31:0] key4_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 182:   logic key4_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 183:   logic [31:0] key5_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 184:   logic key5_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 185:   logic [31:0] key6_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 186:   logic key6_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 187:   logic [31:0] key7_wd;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 188:   logic key7_we;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 189:   logic [31:0] digest0_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 190:   logic digest0_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 191:   logic [31:0] digest1_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 192:   logic digest1_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 193:   logic [31:0] digest2_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 194:   logic digest2_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 195:   logic [31:0] digest3_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 196:   logic digest3_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 197:   logic [31:0] digest4_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 198:   logic digest4_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 199:   logic [31:0] digest5_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 200:   logic digest5_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 201:   logic [31:0] digest6_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 202:   logic digest6_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 203:   logic [31:0] digest7_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 204:   logic digest7_re;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 205:   logic [31:0] msg_length_lower_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 206:   logic [31:0] msg_length_upper_qs;</pre>
<pre style="margin:0; padding:0 "> 207: </pre>
<pre style="margin:0; padding:0 "> 208:   // Register instances</pre>
<pre style="margin:0; padding:0 "> 209:   // R[intr_state]: V(False)</pre>
<pre style="margin:0; padding:0 "> 210: </pre>
<pre style="margin:0; padding:0 "> 211:   //   F[hmac_done]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 212:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 213:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 214:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 215:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 216:   ) u_intr_state_hmac_done (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 217:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 218:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 219: </pre>
<pre style="margin:0; padding:0 "> 220:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 221:     .we     (intr_state_hmac_done_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 222:     .wd     (intr_state_hmac_done_wd),</pre>
<pre style="margin:0; padding:0 "> 223: </pre>
<pre style="margin:0; padding:0 "> 224:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 225:     .de     (hw2reg.intr_state.hmac_done.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 226:     .d      (hw2reg.intr_state.hmac_done.d ),</pre>
<pre style="margin:0; padding:0 "> 227: </pre>
<pre style="margin:0; padding:0 "> 228:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 229:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 230:     .q      (reg2hw.intr_state.hmac_done.q ),</pre>
<pre style="margin:0; padding:0 "> 231: </pre>
<pre style="margin:0; padding:0 "> 232:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 233:     .qs     (intr_state_hmac_done_qs)</pre>
<pre style="margin:0; padding:0 "> 234:   );</pre>
<pre style="margin:0; padding:0 "> 235: </pre>
<pre style="margin:0; padding:0 "> 236: </pre>
<pre style="margin:0; padding:0 "> 237:   //   F[fifo_empty]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 238:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 239:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 240:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 241:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 242:   ) u_intr_state_fifo_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 243:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 244:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 245: </pre>
<pre style="margin:0; padding:0 "> 246:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 247:     .we     (intr_state_fifo_empty_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 248:     .wd     (intr_state_fifo_empty_wd),</pre>
<pre style="margin:0; padding:0 "> 249: </pre>
<pre style="margin:0; padding:0 "> 250:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 251:     .de     (hw2reg.intr_state.fifo_empty.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 252:     .d      (hw2reg.intr_state.fifo_empty.d ),</pre>
<pre style="margin:0; padding:0 "> 253: </pre>
<pre style="margin:0; padding:0 "> 254:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 255:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 256:     .q      (reg2hw.intr_state.fifo_empty.q ),</pre>
<pre style="margin:0; padding:0 "> 257: </pre>
<pre style="margin:0; padding:0 "> 258:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 259:     .qs     (intr_state_fifo_empty_qs)</pre>
<pre style="margin:0; padding:0 "> 260:   );</pre>
<pre style="margin:0; padding:0 "> 261: </pre>
<pre style="margin:0; padding:0 "> 262: </pre>
<pre style="margin:0; padding:0 "> 263:   //   F[hmac_err]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 264:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 265:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 266:     .SWACCESS("W1C"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 267:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 268:   ) u_intr_state_hmac_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 269:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 270:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 271: </pre>
<pre style="margin:0; padding:0 "> 272:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 273:     .we     (intr_state_hmac_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 274:     .wd     (intr_state_hmac_err_wd),</pre>
<pre style="margin:0; padding:0 "> 275: </pre>
<pre style="margin:0; padding:0 "> 276:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 277:     .de     (hw2reg.intr_state.hmac_err.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 278:     .d      (hw2reg.intr_state.hmac_err.d ),</pre>
<pre style="margin:0; padding:0 "> 279: </pre>
<pre style="margin:0; padding:0 "> 280:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 281:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 282:     .q      (reg2hw.intr_state.hmac_err.q ),</pre>
<pre style="margin:0; padding:0 "> 283: </pre>
<pre style="margin:0; padding:0 "> 284:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 285:     .qs     (intr_state_hmac_err_qs)</pre>
<pre style="margin:0; padding:0 "> 286:   );</pre>
<pre style="margin:0; padding:0 "> 287: </pre>
<pre style="margin:0; padding:0 "> 288: </pre>
<pre style="margin:0; padding:0 "> 289:   // R[intr_enable]: V(False)</pre>
<pre style="margin:0; padding:0 "> 290: </pre>
<pre style="margin:0; padding:0 "> 291:   //   F[hmac_done]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 292:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 293:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 294:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 295:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 296:   ) u_intr_enable_hmac_done (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 297:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 298:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 299: </pre>
<pre style="margin:0; padding:0 "> 300:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 301:     .we     (intr_enable_hmac_done_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 302:     .wd     (intr_enable_hmac_done_wd),</pre>
<pre style="margin:0; padding:0 "> 303: </pre>
<pre style="margin:0; padding:0 "> 304:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 305:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 306:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 307: </pre>
<pre style="margin:0; padding:0 "> 308:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 309:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 310:     .q      (reg2hw.intr_enable.hmac_done.q ),</pre>
<pre style="margin:0; padding:0 "> 311: </pre>
<pre style="margin:0; padding:0 "> 312:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 313:     .qs     (intr_enable_hmac_done_qs)</pre>
<pre style="margin:0; padding:0 "> 314:   );</pre>
<pre style="margin:0; padding:0 "> 315: </pre>
<pre style="margin:0; padding:0 "> 316: </pre>
<pre style="margin:0; padding:0 "> 317:   //   F[fifo_empty]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 318:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 319:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 320:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 321:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 322:   ) u_intr_enable_fifo_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 323:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 324:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 325: </pre>
<pre style="margin:0; padding:0 "> 326:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 327:     .we     (intr_enable_fifo_empty_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 328:     .wd     (intr_enable_fifo_empty_wd),</pre>
<pre style="margin:0; padding:0 "> 329: </pre>
<pre style="margin:0; padding:0 "> 330:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 331:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 332:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 333: </pre>
<pre style="margin:0; padding:0 "> 334:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 335:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 336:     .q      (reg2hw.intr_enable.fifo_empty.q ),</pre>
<pre style="margin:0; padding:0 "> 337: </pre>
<pre style="margin:0; padding:0 "> 338:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 339:     .qs     (intr_enable_fifo_empty_qs)</pre>
<pre style="margin:0; padding:0 "> 340:   );</pre>
<pre style="margin:0; padding:0 "> 341: </pre>
<pre style="margin:0; padding:0 "> 342: </pre>
<pre style="margin:0; padding:0 "> 343:   //   F[hmac_err]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 344:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 345:     .DW      (1),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 346:     .SWACCESS("RW"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 347:     .RESVAL  (1'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 348:   ) u_intr_enable_hmac_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 349:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 350:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 351: </pre>
<pre style="margin:0; padding:0 "> 352:     // from register interface</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 353:     .we     (intr_enable_hmac_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 354:     .wd     (intr_enable_hmac_err_wd),</pre>
<pre style="margin:0; padding:0 "> 355: </pre>
<pre style="margin:0; padding:0 "> 356:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 357:     .de     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 358:     .d      ('0  ),</pre>
<pre style="margin:0; padding:0 "> 359: </pre>
<pre style="margin:0; padding:0 "> 360:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 361:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 362:     .q      (reg2hw.intr_enable.hmac_err.q ),</pre>
<pre style="margin:0; padding:0 "> 363: </pre>
<pre style="margin:0; padding:0 "> 364:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 365:     .qs     (intr_enable_hmac_err_qs)</pre>
<pre style="margin:0; padding:0 "> 366:   );</pre>
<pre style="margin:0; padding:0 "> 367: </pre>
<pre style="margin:0; padding:0 "> 368: </pre>
<pre style="margin:0; padding:0 "> 369:   // R[intr_test]: V(True)</pre>
<pre style="margin:0; padding:0 "> 370: </pre>
<pre style="margin:0; padding:0 "> 371:   //   F[hmac_done]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 372:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 373:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 374:   ) u_intr_test_hmac_done (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 375:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 376:     .we     (intr_test_hmac_done_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 377:     .wd     (intr_test_hmac_done_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 378:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 379:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 380:     .qe     (reg2hw.intr_test.hmac_done.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 381:     .q      (reg2hw.intr_test.hmac_done.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 382:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 383:   );</pre>
<pre style="margin:0; padding:0 "> 384: </pre>
<pre style="margin:0; padding:0 "> 385: </pre>
<pre style="margin:0; padding:0 "> 386:   //   F[fifo_empty]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 387:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 388:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 389:   ) u_intr_test_fifo_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 390:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 391:     .we     (intr_test_fifo_empty_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 392:     .wd     (intr_test_fifo_empty_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 393:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 394:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 395:     .qe     (reg2hw.intr_test.fifo_empty.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 396:     .q      (reg2hw.intr_test.fifo_empty.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 397:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 398:   );</pre>
<pre style="margin:0; padding:0 "> 399: </pre>
<pre style="margin:0; padding:0 "> 400: </pre>
<pre style="margin:0; padding:0 "> 401:   //   F[hmac_err]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 402:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 403:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 404:   ) u_intr_test_hmac_err (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 405:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 406:     .we     (intr_test_hmac_err_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 407:     .wd     (intr_test_hmac_err_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 408:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 409:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 410:     .qe     (reg2hw.intr_test.hmac_err.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 411:     .q      (reg2hw.intr_test.hmac_err.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 412:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 413:   );</pre>
<pre style="margin:0; padding:0 "> 414: </pre>
<pre style="margin:0; padding:0 "> 415: </pre>
<pre style="margin:0; padding:0 "> 416:   // R[cfg]: V(True)</pre>
<pre style="margin:0; padding:0 "> 417: </pre>
<pre style="margin:0; padding:0 "> 418:   //   F[hmac_en]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 419:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 420:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 421:   ) u_cfg_hmac_en (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 422:     .re     (cfg_hmac_en_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 423:     .we     (cfg_hmac_en_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 424:     .wd     (cfg_hmac_en_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 425:     .d      (hw2reg.cfg.hmac_en.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 426:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 427:     .qe     (reg2hw.cfg.hmac_en.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 428:     .q      (reg2hw.cfg.hmac_en.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 429:     .qs     (cfg_hmac_en_qs)</pre>
<pre style="margin:0; padding:0 "> 430:   );</pre>
<pre style="margin:0; padding:0 "> 431: </pre>
<pre style="margin:0; padding:0 "> 432: </pre>
<pre style="margin:0; padding:0 "> 433:   //   F[sha_en]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 434:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 435:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 436:   ) u_cfg_sha_en (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 437:     .re     (cfg_sha_en_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 438:     .we     (cfg_sha_en_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 439:     .wd     (cfg_sha_en_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 440:     .d      (hw2reg.cfg.sha_en.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 441:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 442:     .qe     (reg2hw.cfg.sha_en.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 443:     .q      (reg2hw.cfg.sha_en.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 444:     .qs     (cfg_sha_en_qs)</pre>
<pre style="margin:0; padding:0 "> 445:   );</pre>
<pre style="margin:0; padding:0 "> 446: </pre>
<pre style="margin:0; padding:0 "> 447: </pre>
<pre style="margin:0; padding:0 "> 448:   //   F[endian_swap]: 2:2</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 449:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 450:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 451:   ) u_cfg_endian_swap (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 452:     .re     (cfg_endian_swap_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 453:     .we     (cfg_endian_swap_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 454:     .wd     (cfg_endian_swap_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 455:     .d      (hw2reg.cfg.endian_swap.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 456:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 457:     .qe     (reg2hw.cfg.endian_swap.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 458:     .q      (reg2hw.cfg.endian_swap.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 459:     .qs     (cfg_endian_swap_qs)</pre>
<pre style="margin:0; padding:0 "> 460:   );</pre>
<pre style="margin:0; padding:0 "> 461: </pre>
<pre style="margin:0; padding:0 "> 462: </pre>
<pre style="margin:0; padding:0 "> 463:   //   F[digest_swap]: 3:3</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 464:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 465:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 466:   ) u_cfg_digest_swap (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 467:     .re     (cfg_digest_swap_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 468:     .we     (cfg_digest_swap_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 469:     .wd     (cfg_digest_swap_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 470:     .d      (hw2reg.cfg.digest_swap.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 471:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 472:     .qe     (reg2hw.cfg.digest_swap.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 473:     .q      (reg2hw.cfg.digest_swap.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 474:     .qs     (cfg_digest_swap_qs)</pre>
<pre style="margin:0; padding:0 "> 475:   );</pre>
<pre style="margin:0; padding:0 "> 476: </pre>
<pre style="margin:0; padding:0 "> 477: </pre>
<pre style="margin:0; padding:0 "> 478:   // R[cmd]: V(True)</pre>
<pre style="margin:0; padding:0 "> 479: </pre>
<pre style="margin:0; padding:0 "> 480:   //   F[hash_start]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 481:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 482:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 483:   ) u_cmd_hash_start (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 484:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 485:     .we     (cmd_hash_start_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 486:     .wd     (cmd_hash_start_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 487:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 488:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 489:     .qe     (reg2hw.cmd.hash_start.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 490:     .q      (reg2hw.cmd.hash_start.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 491:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 492:   );</pre>
<pre style="margin:0; padding:0 "> 493: </pre>
<pre style="margin:0; padding:0 "> 494: </pre>
<pre style="margin:0; padding:0 "> 495:   //   F[hash_process]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 496:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 497:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 498:   ) u_cmd_hash_process (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 499:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 500:     .we     (cmd_hash_process_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 501:     .wd     (cmd_hash_process_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 502:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 503:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 504:     .qe     (reg2hw.cmd.hash_process.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 505:     .q      (reg2hw.cmd.hash_process.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 506:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 507:   );</pre>
<pre style="margin:0; padding:0 "> 508: </pre>
<pre style="margin:0; padding:0 "> 509: </pre>
<pre style="margin:0; padding:0 "> 510:   // R[status]: V(True)</pre>
<pre style="margin:0; padding:0 "> 511: </pre>
<pre style="margin:0; padding:0 "> 512:   //   F[fifo_empty]: 0:0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 513:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 514:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 515:   ) u_status_fifo_empty (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 516:     .re     (status_fifo_empty_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 517:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 518:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 519:     .d      (hw2reg.status.fifo_empty.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 520:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 521:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 522:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 523:     .qs     (status_fifo_empty_qs)</pre>
<pre style="margin:0; padding:0 "> 524:   );</pre>
<pre style="margin:0; padding:0 "> 525: </pre>
<pre style="margin:0; padding:0 "> 526: </pre>
<pre style="margin:0; padding:0 "> 527:   //   F[fifo_full]: 1:1</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 528:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 529:     .DW    (1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 530:   ) u_status_fifo_full (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 531:     .re     (status_fifo_full_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 532:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 533:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 534:     .d      (hw2reg.status.fifo_full.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 535:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 536:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 537:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 538:     .qs     (status_fifo_full_qs)</pre>
<pre style="margin:0; padding:0 "> 539:   );</pre>
<pre style="margin:0; padding:0 "> 540: </pre>
<pre style="margin:0; padding:0 "> 541: </pre>
<pre style="margin:0; padding:0 "> 542:   //   F[fifo_depth]: 8:4</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 543:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 544:     .DW    (5)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 545:   ) u_status_fifo_depth (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 546:     .re     (status_fifo_depth_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 547:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 548:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 549:     .d      (hw2reg.status.fifo_depth.d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 550:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 551:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 552:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 553:     .qs     (status_fifo_depth_qs)</pre>
<pre style="margin:0; padding:0 "> 554:   );</pre>
<pre style="margin:0; padding:0 "> 555: </pre>
<pre style="margin:0; padding:0 "> 556: </pre>
<pre style="margin:0; padding:0 "> 557:   // R[err_code]: V(False)</pre>
<pre style="margin:0; padding:0 "> 558: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 559:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 560:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 561:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 562:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 563:   ) u_err_code (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 564:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 565:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 566: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 567:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 568:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 "> 569: </pre>
<pre style="margin:0; padding:0 "> 570:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 571:     .de     (hw2reg.err_code.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 572:     .d      (hw2reg.err_code.d ),</pre>
<pre style="margin:0; padding:0 "> 573: </pre>
<pre style="margin:0; padding:0 "> 574:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 575:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 576:     .q      (),</pre>
<pre style="margin:0; padding:0 "> 577: </pre>
<pre style="margin:0; padding:0 "> 578:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 579:     .qs     (err_code_qs)</pre>
<pre style="margin:0; padding:0 "> 580:   );</pre>
<pre style="margin:0; padding:0 "> 581: </pre>
<pre style="margin:0; padding:0 "> 582: </pre>
<pre style="margin:0; padding:0 "> 583:   // R[wipe_secret]: V(True)</pre>
<pre style="margin:0; padding:0 "> 584: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 585:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 586:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 587:   ) u_wipe_secret (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 588:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 589:     .we     (wipe_secret_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 590:     .wd     (wipe_secret_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 591:     .d      ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 592:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 593:     .qe     (reg2hw.wipe_secret.qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 594:     .q      (reg2hw.wipe_secret.q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 595:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 596:   );</pre>
<pre style="margin:0; padding:0 "> 597: </pre>
<pre style="margin:0; padding:0 "> 598: </pre>
<pre style="margin:0; padding:0 "> 599: </pre>
<pre style="margin:0; padding:0 "> 600:   // Subregister 0 of Multireg key</pre>
<pre style="margin:0; padding:0 "> 601:   // R[key0]: V(True)</pre>
<pre style="margin:0; padding:0 "> 602: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 603:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 604:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 605:   ) u_key0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 606:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 607:     .we     (key0_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 608:     .wd     (key0_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 609:     .d      (hw2reg.key[0].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 610:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 611:     .qe     (reg2hw.key[0].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 612:     .q      (reg2hw.key[0].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 613:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 614:   );</pre>
<pre style="margin:0; padding:0 "> 615: </pre>
<pre style="margin:0; padding:0 "> 616:   // Subregister 1 of Multireg key</pre>
<pre style="margin:0; padding:0 "> 617:   // R[key1]: V(True)</pre>
<pre style="margin:0; padding:0 "> 618: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 619:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 620:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 621:   ) u_key1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 622:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 623:     .we     (key1_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 624:     .wd     (key1_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 625:     .d      (hw2reg.key[1].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 626:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 627:     .qe     (reg2hw.key[1].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 628:     .q      (reg2hw.key[1].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 629:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 630:   );</pre>
<pre style="margin:0; padding:0 "> 631: </pre>
<pre style="margin:0; padding:0 "> 632:   // Subregister 2 of Multireg key</pre>
<pre style="margin:0; padding:0 "> 633:   // R[key2]: V(True)</pre>
<pre style="margin:0; padding:0 "> 634: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 635:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 636:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 637:   ) u_key2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 638:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 639:     .we     (key2_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 640:     .wd     (key2_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 641:     .d      (hw2reg.key[2].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 642:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 643:     .qe     (reg2hw.key[2].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 644:     .q      (reg2hw.key[2].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 645:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 646:   );</pre>
<pre style="margin:0; padding:0 "> 647: </pre>
<pre style="margin:0; padding:0 "> 648:   // Subregister 3 of Multireg key</pre>
<pre style="margin:0; padding:0 "> 649:   // R[key3]: V(True)</pre>
<pre style="margin:0; padding:0 "> 650: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 651:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 652:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 653:   ) u_key3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 654:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 655:     .we     (key3_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 656:     .wd     (key3_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 657:     .d      (hw2reg.key[3].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 658:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 659:     .qe     (reg2hw.key[3].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 660:     .q      (reg2hw.key[3].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 661:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 662:   );</pre>
<pre style="margin:0; padding:0 "> 663: </pre>
<pre style="margin:0; padding:0 "> 664:   // Subregister 4 of Multireg key</pre>
<pre style="margin:0; padding:0 "> 665:   // R[key4]: V(True)</pre>
<pre style="margin:0; padding:0 "> 666: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 667:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 668:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 669:   ) u_key4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 670:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 671:     .we     (key4_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 672:     .wd     (key4_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 673:     .d      (hw2reg.key[4].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 674:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 675:     .qe     (reg2hw.key[4].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 676:     .q      (reg2hw.key[4].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 677:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 678:   );</pre>
<pre style="margin:0; padding:0 "> 679: </pre>
<pre style="margin:0; padding:0 "> 680:   // Subregister 5 of Multireg key</pre>
<pre style="margin:0; padding:0 "> 681:   // R[key5]: V(True)</pre>
<pre style="margin:0; padding:0 "> 682: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 683:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 684:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 685:   ) u_key5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 686:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 687:     .we     (key5_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 688:     .wd     (key5_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 689:     .d      (hw2reg.key[5].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 690:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 691:     .qe     (reg2hw.key[5].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 692:     .q      (reg2hw.key[5].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 693:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 694:   );</pre>
<pre style="margin:0; padding:0 "> 695: </pre>
<pre style="margin:0; padding:0 "> 696:   // Subregister 6 of Multireg key</pre>
<pre style="margin:0; padding:0 "> 697:   // R[key6]: V(True)</pre>
<pre style="margin:0; padding:0 "> 698: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 699:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 700:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 701:   ) u_key6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 702:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 703:     .we     (key6_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 704:     .wd     (key6_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 705:     .d      (hw2reg.key[6].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 706:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 707:     .qe     (reg2hw.key[6].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 708:     .q      (reg2hw.key[6].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 709:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 710:   );</pre>
<pre style="margin:0; padding:0 "> 711: </pre>
<pre style="margin:0; padding:0 "> 712:   // Subregister 7 of Multireg key</pre>
<pre style="margin:0; padding:0 "> 713:   // R[key7]: V(True)</pre>
<pre style="margin:0; padding:0 "> 714: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 715:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 716:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 717:   ) u_key7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 718:     .re     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 719:     .we     (key7_we),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 720:     .wd     (key7_wd),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 721:     .d      (hw2reg.key[7].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 722:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 723:     .qe     (reg2hw.key[7].qe),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 724:     .q      (reg2hw.key[7].q ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 725:     .qs     ()</pre>
<pre style="margin:0; padding:0 "> 726:   );</pre>
<pre style="margin:0; padding:0 "> 727: </pre>
<pre style="margin:0; padding:0 "> 728: </pre>
<pre style="margin:0; padding:0 "> 729: </pre>
<pre style="margin:0; padding:0 "> 730:   // Subregister 0 of Multireg digest</pre>
<pre style="margin:0; padding:0 "> 731:   // R[digest0]: V(True)</pre>
<pre style="margin:0; padding:0 "> 732: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 733:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 734:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 735:   ) u_digest0 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 736:     .re     (digest0_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 737:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 738:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 739:     .d      (hw2reg.digest[0].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 740:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 741:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 742:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 743:     .qs     (digest0_qs)</pre>
<pre style="margin:0; padding:0 "> 744:   );</pre>
<pre style="margin:0; padding:0 "> 745: </pre>
<pre style="margin:0; padding:0 "> 746:   // Subregister 1 of Multireg digest</pre>
<pre style="margin:0; padding:0 "> 747:   // R[digest1]: V(True)</pre>
<pre style="margin:0; padding:0 "> 748: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 749:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 750:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 751:   ) u_digest1 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 752:     .re     (digest1_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 753:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 754:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 755:     .d      (hw2reg.digest[1].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 756:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 757:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 758:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 759:     .qs     (digest1_qs)</pre>
<pre style="margin:0; padding:0 "> 760:   );</pre>
<pre style="margin:0; padding:0 "> 761: </pre>
<pre style="margin:0; padding:0 "> 762:   // Subregister 2 of Multireg digest</pre>
<pre style="margin:0; padding:0 "> 763:   // R[digest2]: V(True)</pre>
<pre style="margin:0; padding:0 "> 764: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 765:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 766:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 767:   ) u_digest2 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 768:     .re     (digest2_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 769:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 770:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 771:     .d      (hw2reg.digest[2].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 772:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 773:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 774:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 775:     .qs     (digest2_qs)</pre>
<pre style="margin:0; padding:0 "> 776:   );</pre>
<pre style="margin:0; padding:0 "> 777: </pre>
<pre style="margin:0; padding:0 "> 778:   // Subregister 3 of Multireg digest</pre>
<pre style="margin:0; padding:0 "> 779:   // R[digest3]: V(True)</pre>
<pre style="margin:0; padding:0 "> 780: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 781:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 782:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 783:   ) u_digest3 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 784:     .re     (digest3_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 785:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 786:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 787:     .d      (hw2reg.digest[3].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 788:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 789:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 790:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 791:     .qs     (digest3_qs)</pre>
<pre style="margin:0; padding:0 "> 792:   );</pre>
<pre style="margin:0; padding:0 "> 793: </pre>
<pre style="margin:0; padding:0 "> 794:   // Subregister 4 of Multireg digest</pre>
<pre style="margin:0; padding:0 "> 795:   // R[digest4]: V(True)</pre>
<pre style="margin:0; padding:0 "> 796: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 797:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 798:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 799:   ) u_digest4 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 800:     .re     (digest4_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 801:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 802:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 803:     .d      (hw2reg.digest[4].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 804:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 805:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 806:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 807:     .qs     (digest4_qs)</pre>
<pre style="margin:0; padding:0 "> 808:   );</pre>
<pre style="margin:0; padding:0 "> 809: </pre>
<pre style="margin:0; padding:0 "> 810:   // Subregister 5 of Multireg digest</pre>
<pre style="margin:0; padding:0 "> 811:   // R[digest5]: V(True)</pre>
<pre style="margin:0; padding:0 "> 812: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 813:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 814:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 815:   ) u_digest5 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 816:     .re     (digest5_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 817:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 818:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 819:     .d      (hw2reg.digest[5].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 820:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 821:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 822:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 823:     .qs     (digest5_qs)</pre>
<pre style="margin:0; padding:0 "> 824:   );</pre>
<pre style="margin:0; padding:0 "> 825: </pre>
<pre style="margin:0; padding:0 "> 826:   // Subregister 6 of Multireg digest</pre>
<pre style="margin:0; padding:0 "> 827:   // R[digest6]: V(True)</pre>
<pre style="margin:0; padding:0 "> 828: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 829:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 830:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 831:   ) u_digest6 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 832:     .re     (digest6_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 833:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 834:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 835:     .d      (hw2reg.digest[6].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 836:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 837:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 838:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 839:     .qs     (digest6_qs)</pre>
<pre style="margin:0; padding:0 "> 840:   );</pre>
<pre style="margin:0; padding:0 "> 841: </pre>
<pre style="margin:0; padding:0 "> 842:   // Subregister 7 of Multireg digest</pre>
<pre style="margin:0; padding:0 "> 843:   // R[digest7]: V(True)</pre>
<pre style="margin:0; padding:0 "> 844: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 845:   prim_subreg_ext #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 846:     .DW    (32)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 847:   ) u_digest7 (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 848:     .re     (digest7_re),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 849:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 850:     .wd     ('0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 851:     .d      (hw2reg.digest[7].d),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 852:     .qre    (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 853:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 854:     .q      (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 855:     .qs     (digest7_qs)</pre>
<pre style="margin:0; padding:0 "> 856:   );</pre>
<pre style="margin:0; padding:0 "> 857: </pre>
<pre style="margin:0; padding:0 "> 858: </pre>
<pre style="margin:0; padding:0 "> 859:   // R[msg_length_lower]: V(False)</pre>
<pre style="margin:0; padding:0 "> 860: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 861:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 862:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 863:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 864:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 865:   ) u_msg_length_lower (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 866:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 867:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 868: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 869:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 870:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 "> 871: </pre>
<pre style="margin:0; padding:0 "> 872:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 873:     .de     (hw2reg.msg_length_lower.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 874:     .d      (hw2reg.msg_length_lower.d ),</pre>
<pre style="margin:0; padding:0 "> 875: </pre>
<pre style="margin:0; padding:0 "> 876:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 877:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 878:     .q      (),</pre>
<pre style="margin:0; padding:0 "> 879: </pre>
<pre style="margin:0; padding:0 "> 880:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 881:     .qs     (msg_length_lower_qs)</pre>
<pre style="margin:0; padding:0 "> 882:   );</pre>
<pre style="margin:0; padding:0 "> 883: </pre>
<pre style="margin:0; padding:0 "> 884: </pre>
<pre style="margin:0; padding:0 "> 885:   // R[msg_length_upper]: V(False)</pre>
<pre style="margin:0; padding:0 "> 886: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 887:   prim_subreg #(</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 888:     .DW      (32),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 889:     .SWACCESS("RO"),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 890:     .RESVAL  (32'h0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 891:   ) u_msg_length_upper (</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 892:     .clk_i   (clk_i    ),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 893:     .rst_ni  (rst_ni  ),</pre>
<pre style="margin:0; padding:0 "> 894: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 895:     .we     (1'b0),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 896:     .wd     ('0  ),</pre>
<pre style="margin:0; padding:0 "> 897: </pre>
<pre style="margin:0; padding:0 "> 898:     // from internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 899:     .de     (hw2reg.msg_length_upper.de),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 900:     .d      (hw2reg.msg_length_upper.d ),</pre>
<pre style="margin:0; padding:0 "> 901: </pre>
<pre style="margin:0; padding:0 "> 902:     // to internal hardware</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 903:     .qe     (),</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 904:     .q      (),</pre>
<pre style="margin:0; padding:0 "> 905: </pre>
<pre style="margin:0; padding:0 "> 906:     // to register interface (read)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 907:     .qs     (msg_length_upper_qs)</pre>
<pre style="margin:0; padding:0 "> 908:   );</pre>
<pre style="margin:0; padding:0 "> 909: </pre>
<pre style="margin:0; padding:0 "> 910: </pre>
<pre style="margin:0; padding:0 "> 911: </pre>
<pre style="margin:0; padding:0 "> 912: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 913:   logic [25:0] addr_hit;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 914:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 915:     addr_hit = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 916:     addr_hit[ 0] = (reg_addr == HMAC_INTR_STATE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 917:     addr_hit[ 1] = (reg_addr == HMAC_INTR_ENABLE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 918:     addr_hit[ 2] = (reg_addr == HMAC_INTR_TEST_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 919:     addr_hit[ 3] = (reg_addr == HMAC_CFG_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 920:     addr_hit[ 4] = (reg_addr == HMAC_CMD_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 921:     addr_hit[ 5] = (reg_addr == HMAC_STATUS_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 922:     addr_hit[ 6] = (reg_addr == HMAC_ERR_CODE_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 923:     addr_hit[ 7] = (reg_addr == HMAC_WIPE_SECRET_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 924:     addr_hit[ 8] = (reg_addr == HMAC_KEY0_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 925:     addr_hit[ 9] = (reg_addr == HMAC_KEY1_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 926:     addr_hit[10] = (reg_addr == HMAC_KEY2_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 927:     addr_hit[11] = (reg_addr == HMAC_KEY3_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 928:     addr_hit[12] = (reg_addr == HMAC_KEY4_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 929:     addr_hit[13] = (reg_addr == HMAC_KEY5_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 930:     addr_hit[14] = (reg_addr == HMAC_KEY6_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 931:     addr_hit[15] = (reg_addr == HMAC_KEY7_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 932:     addr_hit[16] = (reg_addr == HMAC_DIGEST0_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 933:     addr_hit[17] = (reg_addr == HMAC_DIGEST1_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 934:     addr_hit[18] = (reg_addr == HMAC_DIGEST2_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 935:     addr_hit[19] = (reg_addr == HMAC_DIGEST3_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 936:     addr_hit[20] = (reg_addr == HMAC_DIGEST4_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 937:     addr_hit[21] = (reg_addr == HMAC_DIGEST5_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 938:     addr_hit[22] = (reg_addr == HMAC_DIGEST6_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 939:     addr_hit[23] = (reg_addr == HMAC_DIGEST7_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 940:     addr_hit[24] = (reg_addr == HMAC_MSG_LENGTH_LOWER_OFFSET);</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 941:     addr_hit[25] = (reg_addr == HMAC_MSG_LENGTH_UPPER_OFFSET);</pre>
<pre style="margin:0; padding:0 "> 942:   end</pre>
<pre style="margin:0; padding:0 "> 943: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 944:   assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0 ;</pre>
<pre style="margin:0; padding:0 "> 945: </pre>
<pre style="margin:0; padding:0 "> 946:   // Check sub-word write is permitted</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 947:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 948:     wr_err = 1'b0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 949:     if (addr_hit[ 0] && reg_we && (HMAC_PERMIT[ 0] != (HMAC_PERMIT[ 0] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 950:     if (addr_hit[ 1] && reg_we && (HMAC_PERMIT[ 1] != (HMAC_PERMIT[ 1] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 951:     if (addr_hit[ 2] && reg_we && (HMAC_PERMIT[ 2] != (HMAC_PERMIT[ 2] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 952:     if (addr_hit[ 3] && reg_we && (HMAC_PERMIT[ 3] != (HMAC_PERMIT[ 3] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 953:     if (addr_hit[ 4] && reg_we && (HMAC_PERMIT[ 4] != (HMAC_PERMIT[ 4] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 954:     if (addr_hit[ 5] && reg_we && (HMAC_PERMIT[ 5] != (HMAC_PERMIT[ 5] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 955:     if (addr_hit[ 6] && reg_we && (HMAC_PERMIT[ 6] != (HMAC_PERMIT[ 6] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 956:     if (addr_hit[ 7] && reg_we && (HMAC_PERMIT[ 7] != (HMAC_PERMIT[ 7] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 957:     if (addr_hit[ 8] && reg_we && (HMAC_PERMIT[ 8] != (HMAC_PERMIT[ 8] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 958:     if (addr_hit[ 9] && reg_we && (HMAC_PERMIT[ 9] != (HMAC_PERMIT[ 9] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 959:     if (addr_hit[10] && reg_we && (HMAC_PERMIT[10] != (HMAC_PERMIT[10] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 960:     if (addr_hit[11] && reg_we && (HMAC_PERMIT[11] != (HMAC_PERMIT[11] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 961:     if (addr_hit[12] && reg_we && (HMAC_PERMIT[12] != (HMAC_PERMIT[12] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 962:     if (addr_hit[13] && reg_we && (HMAC_PERMIT[13] != (HMAC_PERMIT[13] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 963:     if (addr_hit[14] && reg_we && (HMAC_PERMIT[14] != (HMAC_PERMIT[14] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 964:     if (addr_hit[15] && reg_we && (HMAC_PERMIT[15] != (HMAC_PERMIT[15] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 965:     if (addr_hit[16] && reg_we && (HMAC_PERMIT[16] != (HMAC_PERMIT[16] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 966:     if (addr_hit[17] && reg_we && (HMAC_PERMIT[17] != (HMAC_PERMIT[17] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 967:     if (addr_hit[18] && reg_we && (HMAC_PERMIT[18] != (HMAC_PERMIT[18] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 968:     if (addr_hit[19] && reg_we && (HMAC_PERMIT[19] != (HMAC_PERMIT[19] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 969:     if (addr_hit[20] && reg_we && (HMAC_PERMIT[20] != (HMAC_PERMIT[20] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 970:     if (addr_hit[21] && reg_we && (HMAC_PERMIT[21] != (HMAC_PERMIT[21] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 971:     if (addr_hit[22] && reg_we && (HMAC_PERMIT[22] != (HMAC_PERMIT[22] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 972:     if (addr_hit[23] && reg_we && (HMAC_PERMIT[23] != (HMAC_PERMIT[23] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 973:     if (addr_hit[24] && reg_we && (HMAC_PERMIT[24] != (HMAC_PERMIT[24] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 974:     if (addr_hit[25] && reg_we && (HMAC_PERMIT[25] != (HMAC_PERMIT[25] & reg_be))) wr_err = 1'b1 ;</pre>
<pre style="margin:0; padding:0 "> 975:   end</pre>
<pre style="margin:0; padding:0 "> 976: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 977:   assign intr_state_hmac_done_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 978:   assign intr_state_hmac_done_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 "> 979: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 980:   assign intr_state_fifo_empty_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 981:   assign intr_state_fifo_empty_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 "> 982: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 983:   assign intr_state_hmac_err_we = addr_hit[0] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 984:   assign intr_state_hmac_err_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 "> 985: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 986:   assign intr_enable_hmac_done_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 987:   assign intr_enable_hmac_done_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 "> 988: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 989:   assign intr_enable_fifo_empty_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 990:   assign intr_enable_fifo_empty_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 "> 991: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 992:   assign intr_enable_hmac_err_we = addr_hit[1] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 993:   assign intr_enable_hmac_err_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 "> 994: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 995:   assign intr_test_hmac_done_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 996:   assign intr_test_hmac_done_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 "> 997: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 998:   assign intr_test_fifo_empty_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 999:   assign intr_test_fifo_empty_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">1000: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1001:   assign intr_test_hmac_err_we = addr_hit[2] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1002:   assign intr_test_hmac_err_wd = reg_wdata[2];</pre>
<pre style="margin:0; padding:0 ">1003: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1004:   assign cfg_hmac_en_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1005:   assign cfg_hmac_en_wd = reg_wdata[0];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1006:   assign cfg_hmac_en_re = addr_hit[3] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1007: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1008:   assign cfg_sha_en_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1009:   assign cfg_sha_en_wd = reg_wdata[1];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1010:   assign cfg_sha_en_re = addr_hit[3] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1011: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1012:   assign cfg_endian_swap_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1013:   assign cfg_endian_swap_wd = reg_wdata[2];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1014:   assign cfg_endian_swap_re = addr_hit[3] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1015: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1016:   assign cfg_digest_swap_we = addr_hit[3] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1017:   assign cfg_digest_swap_wd = reg_wdata[3];</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1018:   assign cfg_digest_swap_re = addr_hit[3] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1019: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1020:   assign cmd_hash_start_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1021:   assign cmd_hash_start_wd = reg_wdata[0];</pre>
<pre style="margin:0; padding:0 ">1022: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1023:   assign cmd_hash_process_we = addr_hit[4] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1024:   assign cmd_hash_process_wd = reg_wdata[1];</pre>
<pre style="margin:0; padding:0 ">1025: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1026:   assign status_fifo_empty_re = addr_hit[5] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1027: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1028:   assign status_fifo_full_re = addr_hit[5] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1029: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1030:   assign status_fifo_depth_re = addr_hit[5] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1031: </pre>
<pre style="margin:0; padding:0 ">1032: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1033:   assign wipe_secret_we = addr_hit[7] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1034:   assign wipe_secret_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">1035: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1036:   assign key0_we = addr_hit[8] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1037:   assign key0_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">1038: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1039:   assign key1_we = addr_hit[9] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1040:   assign key1_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">1041: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1042:   assign key2_we = addr_hit[10] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1043:   assign key2_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">1044: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1045:   assign key3_we = addr_hit[11] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1046:   assign key3_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">1047: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1048:   assign key4_we = addr_hit[12] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1049:   assign key4_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">1050: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1051:   assign key5_we = addr_hit[13] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1052:   assign key5_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">1053: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1054:   assign key6_we = addr_hit[14] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1055:   assign key6_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">1056: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1057:   assign key7_we = addr_hit[15] & reg_we & ~wr_err;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1058:   assign key7_wd = reg_wdata[31:0];</pre>
<pre style="margin:0; padding:0 ">1059: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1060:   assign digest0_re = addr_hit[16] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1061: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1062:   assign digest1_re = addr_hit[17] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1063: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1064:   assign digest2_re = addr_hit[18] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1065: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1066:   assign digest3_re = addr_hit[19] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1067: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1068:   assign digest4_re = addr_hit[20] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1069: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1070:   assign digest5_re = addr_hit[21] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1071: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1072:   assign digest6_re = addr_hit[22] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1073: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1074:   assign digest7_re = addr_hit[23] && reg_re;</pre>
<pre style="margin:0; padding:0 ">1075: </pre>
<pre style="margin:0; padding:0 ">1076: </pre>
<pre style="margin:0; padding:0 ">1077: </pre>
<pre style="margin:0; padding:0 ">1078:   // Read data return</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1079:   always_comb begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1080:     reg_rdata_next = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1081:     unique case (1'b1)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1082:       addr_hit[0]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1083:         reg_rdata_next[0] = intr_state_hmac_done_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1084:         reg_rdata_next[1] = intr_state_fifo_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1085:         reg_rdata_next[2] = intr_state_hmac_err_qs;</pre>
<pre style="margin:0; padding:0 ">1086:       end</pre>
<pre style="margin:0; padding:0 ">1087: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1088:       addr_hit[1]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1089:         reg_rdata_next[0] = intr_enable_hmac_done_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1090:         reg_rdata_next[1] = intr_enable_fifo_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1091:         reg_rdata_next[2] = intr_enable_hmac_err_qs;</pre>
<pre style="margin:0; padding:0 ">1092:       end</pre>
<pre style="margin:0; padding:0 ">1093: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1094:       addr_hit[2]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1095:         reg_rdata_next[0] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1096:         reg_rdata_next[1] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1097:         reg_rdata_next[2] = '0;</pre>
<pre style="margin:0; padding:0 ">1098:       end</pre>
<pre style="margin:0; padding:0 ">1099: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1100:       addr_hit[3]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1101:         reg_rdata_next[0] = cfg_hmac_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1102:         reg_rdata_next[1] = cfg_sha_en_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1103:         reg_rdata_next[2] = cfg_endian_swap_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1104:         reg_rdata_next[3] = cfg_digest_swap_qs;</pre>
<pre style="margin:0; padding:0 ">1105:       end</pre>
<pre style="margin:0; padding:0 ">1106: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1107:       addr_hit[4]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1108:         reg_rdata_next[0] = '0;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1109:         reg_rdata_next[1] = '0;</pre>
<pre style="margin:0; padding:0 ">1110:       end</pre>
<pre style="margin:0; padding:0 ">1111: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1112:       addr_hit[5]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1113:         reg_rdata_next[0] = status_fifo_empty_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1114:         reg_rdata_next[1] = status_fifo_full_qs;</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1115:         reg_rdata_next[8:4] = status_fifo_depth_qs;</pre>
<pre style="margin:0; padding:0 ">1116:       end</pre>
<pre style="margin:0; padding:0 ">1117: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1118:       addr_hit[6]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1119:         reg_rdata_next[31:0] = err_code_qs;</pre>
<pre style="margin:0; padding:0 ">1120:       end</pre>
<pre style="margin:0; padding:0 ">1121: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1122:       addr_hit[7]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1123:         reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">1124:       end</pre>
<pre style="margin:0; padding:0 ">1125: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1126:       addr_hit[8]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1127:         reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">1128:       end</pre>
<pre style="margin:0; padding:0 ">1129: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1130:       addr_hit[9]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1131:         reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">1132:       end</pre>
<pre style="margin:0; padding:0 ">1133: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1134:       addr_hit[10]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1135:         reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">1136:       end</pre>
<pre style="margin:0; padding:0 ">1137: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1138:       addr_hit[11]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1139:         reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">1140:       end</pre>
<pre style="margin:0; padding:0 ">1141: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1142:       addr_hit[12]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1143:         reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">1144:       end</pre>
<pre style="margin:0; padding:0 ">1145: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1146:       addr_hit[13]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1147:         reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">1148:       end</pre>
<pre style="margin:0; padding:0 ">1149: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1150:       addr_hit[14]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1151:         reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">1152:       end</pre>
<pre style="margin:0; padding:0 ">1153: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1154:       addr_hit[15]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1155:         reg_rdata_next[31:0] = '0;</pre>
<pre style="margin:0; padding:0 ">1156:       end</pre>
<pre style="margin:0; padding:0 ">1157: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1158:       addr_hit[16]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1159:         reg_rdata_next[31:0] = digest0_qs;</pre>
<pre style="margin:0; padding:0 ">1160:       end</pre>
<pre style="margin:0; padding:0 ">1161: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1162:       addr_hit[17]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1163:         reg_rdata_next[31:0] = digest1_qs;</pre>
<pre style="margin:0; padding:0 ">1164:       end</pre>
<pre style="margin:0; padding:0 ">1165: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1166:       addr_hit[18]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1167:         reg_rdata_next[31:0] = digest2_qs;</pre>
<pre style="margin:0; padding:0 ">1168:       end</pre>
<pre style="margin:0; padding:0 ">1169: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1170:       addr_hit[19]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1171:         reg_rdata_next[31:0] = digest3_qs;</pre>
<pre style="margin:0; padding:0 ">1172:       end</pre>
<pre style="margin:0; padding:0 ">1173: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1174:       addr_hit[20]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1175:         reg_rdata_next[31:0] = digest4_qs;</pre>
<pre style="margin:0; padding:0 ">1176:       end</pre>
<pre style="margin:0; padding:0 ">1177: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1178:       addr_hit[21]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1179:         reg_rdata_next[31:0] = digest5_qs;</pre>
<pre style="margin:0; padding:0 ">1180:       end</pre>
<pre style="margin:0; padding:0 ">1181: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1182:       addr_hit[22]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1183:         reg_rdata_next[31:0] = digest6_qs;</pre>
<pre style="margin:0; padding:0 ">1184:       end</pre>
<pre style="margin:0; padding:0 ">1185: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1186:       addr_hit[23]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1187:         reg_rdata_next[31:0] = digest7_qs;</pre>
<pre style="margin:0; padding:0 ">1188:       end</pre>
<pre style="margin:0; padding:0 ">1189: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1190:       addr_hit[24]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1191:         reg_rdata_next[31:0] = msg_length_lower_qs;</pre>
<pre style="margin:0; padding:0 ">1192:       end</pre>
<pre style="margin:0; padding:0 ">1193: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1194:       addr_hit[25]: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1195:         reg_rdata_next[31:0] = msg_length_upper_qs;</pre>
<pre style="margin:0; padding:0 ">1196:       end</pre>
<pre style="margin:0; padding:0 ">1197: </pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1198:       default: begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">1199:         reg_rdata_next = '1;</pre>
<pre style="margin:0; padding:0 ">1200:       end</pre>
<pre style="margin:0; padding:0 ">1201:     endcase</pre>
<pre style="margin:0; padding:0 ">1202:   end</pre>
<pre style="margin:0; padding:0 ">1203: </pre>
<pre style="margin:0; padding:0 ">1204:   // Assertions for Register Interface</pre>
<pre style="margin:0; padding:0 ">1205:   `ASSERT_PULSE(wePulse, reg_we)</pre>
<pre style="margin:0; padding:0 ">1206:   `ASSERT_PULSE(rePulse, reg_re)</pre>
<pre style="margin:0; padding:0 ">1207: </pre>
<pre style="margin:0; padding:0 ">1208:   `ASSERT(reAfterRv, $rose(reg_re || reg_we) |=> tl_o.d_valid)</pre>
<pre style="margin:0; padding:0 ">1209: </pre>
<pre style="margin:0; padding:0 ">1210:   `ASSERT(en2addrHit, (reg_we || reg_re) |-> $onehot0(addr_hit))</pre>
<pre style="margin:0; padding:0 ">1211: </pre>
<pre style="margin:0; padding:0 ">1212:   // this is formulated as an assumption such that the FPV testbenches do disprove this</pre>
<pre style="margin:0; padding:0 ">1213:   // property by mistake</pre>
<pre style="margin:0; padding:0 ">1214:   `ASSUME(reqParity, tl_reg_h2d.a_valid |-> tl_reg_h2d.a_user.parity_en == 1'b0)</pre>
<pre style="margin:0; padding:0 ">1215: </pre>
<pre style="margin:0; padding:0 ">1216: endmodule</pre>
<pre style="margin:0; padding:0 ">1217: </pre>
</body>
</html>
