# H3/PRCM
< [H3][22692]
 
  

## Contents
  * [1 Power, Reset & Clock Management][22695]
    * [1.1 Overview][22696]
    * [1.2 Features][22697]
    * [1.3 Clocks][22698]
      * [1.3.1 Bus clock generation][22699]
    * [1.4 Registers][22700]
      * [1.4.1 CPUS_CFG][22701]
      * [1.4.2 APB0_CLK_DIV_REG][22702]
        * [1.4.2.1 H3][22703]
      * [1.4.3 APB0_GATING_REG][22704]
      * [1.4.4 APB0_MODULE_RST_REG][22705]
  * [2 R_PIO][22706]
    * [2.1 Pins][22707]
      * [2.1.1 H3][22708]
    * [2.2 Registers][22709]

# Power, Reset & Clock Management
## Overview
## Features
## Clocks
### Bus clock generation
Name  | Input  | Output  | Defines  | Notes   
---|---|---|---|---  
## Registers
Offset | Name | Description | Notes   
---|---|---|---  
### CPUS_CFG
  

Name  | Bit  | Read/Write  | Default (Hex)  | Values  | Description   
---|---|---|---|---|---  
### APB0_CLK_DIV_REG
#### H3
Allwiner H3 u-boot sources states: 
Name  | Bit  | Read/Write  | Default (Hex)  | Values  | Description   
---|---|---|---|---|---  
### APB0_GATING_REG
Name  | Bit  | Read/Write  | Default (Hex)  | Values  | Description   
---|---|---|---|---|---  
### APB0_MODULE_RST_REG
Name  | Bit  | Read/Write  | Default (Hex)  | Values  | Description   
---|---|---|---|---|---  
# R_PIO
## Pins
### H3
Port Bank L  
---  
Port | Ball | Type | MUX 2 | MUX 3 | MUX 4 | MUX 5 | MUX 6 | MUX 7   
Port Bank M  
Port | Ball | Type | MUX 2 | MUX 3 | MUX 4 | MUX 5 | MUX 6 | MUX 7   
## Registers
