// Seed: 3753677639
module module_0 #(
    parameter id_12 = 32'd93,
    parameter id_5  = 32'd85,
    parameter id_9  = 32'd48
) (
    input supply1 id_0,
    output wor id_1,
    input tri0 id_2,
    output wand id_3
);
  assign id_3 = ~1;
  wire _id_5;
  parameter id_6 = 1;
  logic [7:0][1 : id_5] id_7, id_8, _id_9;
  wire [id_9 : -1] id_10, id_11;
  wire _id_12;
  wire [id_12 : 1 'b0] id_13, id_14;
endmodule
module module_1 #(
    parameter id_1 = 32'd27,
    parameter id_4 = 32'd90
) (
    input tri id_0,
    input wire _id_1[id_1  .  id_4 : 1]
    , id_16,
    output wor id_2,
    input supply0 id_3,
    input supply1 _id_4[1 : 1],
    output wand id_5,
    input uwire id_6,
    output logic id_7
    , id_17,
    input uwire id_8,
    output wor id_9,
    input wor id_10,
    input uwire id_11,
    input uwire id_12,
    input wand id_13,
    output uwire id_14
);
  if (1 - 1) always_ff id_7 = 1;
  else assign id_9 = -1;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_3,
      id_14
  );
  assign modCall_1.id_2 = 0;
endmodule
