charLib.v,verilog,xil_defaultlib,../../../../ADC_fpga_d_1/src/charLib/sim/charLib.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
