QuestaSim-64 qrun 2024.3_1 Utility 2024.10 Oct 17 2024
Start time: 13:05:24 on Aug 12,2025
qrun -batch -access=rw+/. -mfcu design.sv testbench.sv -do " run -all; exit" 
Creating library 'qrun.out/work'.
QuestaSim-64 vlog 2024.3_1 Compiler 2024.10 Oct 17 2024
Start time: 13:05:24 on Aug 12,2025
vlog -mfcu design.sv testbench.sv -work qrun.out/work -statslog qrun.out/stats_log -writesessionid "+qrun.out/top_dus" -csession=incr 
-- Compiling module alu
-- Compiling module data_memory
-- Compiling module instruction_memory
-- Compiling module regfile
-- Compiling module my_processor
-- Compiling module top_level
-- Compiling module tb
** Warning: ** while parsing file included at testbench.sv(1)
** at main_tb.sv(66): (vlog-2244) Variable 'max_cycles' is implicitly static. You must either explicitly declare it as static or automatic
or remove the initialization in the declaration of variable.

Top level modules:
	tb
End time: 13:05:24 on Aug 12,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
QuestaSim-64 vopt 2024.3_1 Compiler 2024.10 Oct 17 2024
Start time: 13:05:24 on Aug 12,2025
vopt -access=rw+/. -mfcu -findtoplevels qrun.out/work+1+ -work qrun.out/work -statslog qrun.out/stats_log -csession=incr -o qrun_opt -csessionid=2 

Top level modules:
	tb

Analyzing design...
-- Loading module tb
-- Loading module top_level
-- Loading module data_memory
-- Loading module instruction_memory
-- Loading module my_processor
-- Loading module regfile
-- Loading module alu
Optimizing 7 design-units (inlining 6/7 module instances):
-- Inlining module data_memory(fast)
-- Inlining module instruction_memory(fast)
-- Inlining module regfile(fast)
-- Inlining module alu(fast)
-- Inlining module my_processor(fast)
-- Inlining module top_level(fast)
-- Optimizing module tb(fast)
** Warning: main_tb.sv(66): (vopt-2244) Variable 'max_cycles' is implicitly static. You must either explicitly declare it as static or automatic
or remove the initialization in the declaration of variable.
Optimized design name is qrun_opt
End time: 13:05:24 on Aug 12,2025, Elapsed time: 0:00:00
Errors: 0, Warnings: 1
# vsim -batch -lib qrun.out/work -do " run -all; exit" -statslog qrun.out/stats_log qrun_opt -appendlog -l qrun.log 
# Start time: 13:05:24 on Aug 12,2025
# //  Questa Sim-64
# //  Version 2024.3_1 linux_x86_64 Oct 17 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading work.tb(fast)
# 
# run -all
# ROM[0] = 111011000
# ROM[1] = 000001001
# ROM[2] = 100011000
# ROM[3] = 111011000
# ROM[4] = 000001000
# ROM[5] = 100011010
# ROM[6] = 111011000
# ROM[7] = 000001011
# REGFILE: After clk/reset, [0]=x [1]=x [2]=x [3]=x
# DEBUG: clk=0 | state=x | opcode=xxxx | rs=x | rd=x | core_instr=xxxxxxxxx
# DATA_MEM: RESET all memory to 0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=5 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5 | PC=0 | instr_word=111011000 | core_instr=000000000 | cpu_state=00 | done=0
# DATA_MEM: RESET all memory to 0
# T=5 | cycle=0 | PC=00 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=15 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=15 | PC=0 | instr_word=111011000 | core_instr=000000000 | cpu_state=00 | done=0
# DATA_MEM: RESET all memory to 0
# T=15 | cycle=0 | PC=00 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=25 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=25 | PC=0 | instr_word=111011000 | core_instr=000000000 | cpu_state=00 | done=0
# T=25 | cycle=0 | PC=00 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=35 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=35 | PC=1 | instr_word=000001001 | core_instr=111011000 | cpu_state=01 | done=0
# T=35 | cycle=1 | PC=01 | instr=000001001 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=45 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=45 | PC=1 | instr_word=000001001 | core_instr=111011000 | cpu_state=00 | done=0
# T=45 | cycle=2 | PC=01 | instr=000001001 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[1] at time 55
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=55 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000001001
# Time=55 | PC=2 | instr_word=100011000 | core_instr=000001001 | cpu_state=01 | done=0
# T=55 | cycle=3 | PC=02 | instr=100011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=65 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000001001
# Time=65 | PC=2 | instr_word=100011000 | core_instr=000001001 | cpu_state=00 | done=0
# T=65 | cycle=4 | PC=02 | instr=100011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=75 | state=1 | opcode=1000 | rs=0 | rd=0 | core_instr=100011000
# Time=75 | PC=3 | instr_word=111011000 | core_instr=100011000 | cpu_state=01 | done=0
# T=75 | cycle=5 | PC=03 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[3] at time 85
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=85 | state=2 | opcode=1000 | rs=0 | rd=0 | core_instr=100011000
# Time=85 | PC=3 | instr_word=111011000 | core_instr=100011000 | cpu_state=10 | done=0
# T=85 | cycle=6 | PC=03 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=95 | state=0 | opcode=1000 | rs=0 | rd=0 | core_instr=100011000
# Time=95 | PC=3 | instr_word=111011000 | core_instr=100011000 | cpu_state=00 | done=0
# T=95 | cycle=7 | PC=03 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=105 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=105 | PC=4 | instr_word=000001000 | core_instr=111011000 | cpu_state=01 | done=0
# T=105 | cycle=8 | PC=04 | instr=000001000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=115 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=115 | PC=4 | instr_word=000001000 | core_instr=111011000 | cpu_state=00 | done=0
# T=115 | cycle=9 | PC=04 | instr=000001000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[1] at time 125
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=125 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000001000
# Time=125 | PC=5 | instr_word=100011010 | core_instr=000001000 | cpu_state=01 | done=0
# T=125 | cycle=10 | PC=05 | instr=100011010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=135 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000001000
# Time=135 | PC=5 | instr_word=100011010 | core_instr=000001000 | cpu_state=00 | done=0
# T=135 | cycle=11 | PC=05 | instr=100011010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=145 | state=1 | opcode=1000 | rs=0 | rd=0 | core_instr=100011010
# Time=145 | PC=6 | instr_word=111011000 | core_instr=100011010 | cpu_state=01 | done=0
# T=145 | cycle=12 | PC=06 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[3] at time 155
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=155 | state=2 | opcode=1000 | rs=0 | rd=0 | core_instr=100011010
# Time=155 | PC=6 | instr_word=111011000 | core_instr=100011010 | cpu_state=10 | done=0
# T=155 | cycle=13 | PC=06 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=165 | state=0 | opcode=1000 | rs=0 | rd=0 | core_instr=100011010
# Time=165 | PC=6 | instr_word=111011000 | core_instr=100011010 | cpu_state=00 | done=0
# T=165 | cycle=14 | PC=06 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=175 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=175 | PC=7 | instr_word=000001011 | core_instr=111011000 | cpu_state=01 | done=0
# T=175 | cycle=15 | PC=07 | instr=000001011 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=185 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=185 | PC=7 | instr_word=000001011 | core_instr=111011000 | cpu_state=00 | done=0
# T=185 | cycle=16 | PC=07 | instr=000001011 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[1] at time 195
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=195 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000001011
# Time=195 | PC=8 | instr_word=100011100 | core_instr=000001011 | cpu_state=01 | done=0
# T=195 | cycle=17 | PC=08 | instr=100011100 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=205 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000001011
# Time=205 | PC=8 | instr_word=100011100 | core_instr=000001011 | cpu_state=00 | done=0
# T=205 | cycle=18 | PC=08 | instr=100011100 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=215 | state=1 | opcode=1000 | rs=0 | rd=0 | core_instr=100011100
# Time=215 | PC=9 | instr_word=111011000 | core_instr=100011100 | cpu_state=01 | done=0
# T=215 | cycle=19 | PC=09 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[3] at time 225
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=225 | state=2 | opcode=1000 | rs=0 | rd=0 | core_instr=100011100
# Time=225 | PC=9 | instr_word=111011000 | core_instr=100011100 | cpu_state=10 | done=0
# T=225 | cycle=20 | PC=09 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=235 | state=0 | opcode=1000 | rs=0 | rd=0 | core_instr=100011100
# Time=235 | PC=9 | instr_word=111011000 | core_instr=100011100 | cpu_state=00 | done=0
# T=235 | cycle=21 | PC=09 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=245 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=245 | PC=10 | instr_word=000001010 | core_instr=111011000 | cpu_state=01 | done=0
# T=245 | cycle=22 | PC=0a | instr=000001010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=255 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=255 | PC=10 | instr_word=000001010 | core_instr=111011000 | cpu_state=00 | done=0
# T=255 | cycle=23 | PC=0a | instr=000001010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[1] at time 265
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=265 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000001010
# Time=265 | PC=11 | instr_word=100011110 | core_instr=000001010 | cpu_state=01 | done=0
# T=265 | cycle=24 | PC=0b | instr=100011110 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=275 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000001010
# Time=275 | PC=11 | instr_word=100011110 | core_instr=000001010 | cpu_state=00 | done=0
# T=275 | cycle=25 | PC=0b | instr=100011110 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=285 | state=1 | opcode=1000 | rs=0 | rd=0 | core_instr=100011110
# Time=285 | PC=12 | instr_word=010100000 | core_instr=100011110 | cpu_state=01 | done=0
# T=285 | cycle=26 | PC=0c | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[3] at time 295
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=295 | state=2 | opcode=1000 | rs=0 | rd=0 | core_instr=100011110
# Time=295 | PC=12 | instr_word=010100000 | core_instr=100011110 | cpu_state=10 | done=0
# T=295 | cycle=27 | PC=0c | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=305 | state=0 | opcode=1000 | rs=0 | rd=0 | core_instr=100011110
# Time=305 | PC=12 | instr_word=010100000 | core_instr=100011110 | cpu_state=00 | done=0
# T=305 | cycle=28 | PC=0c | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[0] at time 315
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=315 | state=1 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=315 | PC=13 | instr_word=010100000 | core_instr=010100000 | cpu_state=01 | done=0
# T=315 | cycle=29 | PC=0d | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=325 | state=0 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=325 | PC=13 | instr_word=010100000 | core_instr=010100000 | cpu_state=00 | done=0
# T=325 | cycle=30 | PC=0d | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[0] at time 335
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=335 | state=1 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=335 | PC=14 | instr_word=010100000 | core_instr=010100000 | cpu_state=01 | done=0
# T=335 | cycle=31 | PC=0e | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=345 | state=0 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=345 | PC=14 | instr_word=010100000 | core_instr=010100000 | cpu_state=00 | done=0
# T=345 | cycle=32 | PC=0e | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[0] at time 355
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=355 | state=1 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=355 | PC=15 | instr_word=010100000 | core_instr=010100000 | cpu_state=01 | done=0
# T=355 | cycle=33 | PC=0f | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=365 | state=0 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=365 | PC=15 | instr_word=010100000 | core_instr=010100000 | cpu_state=00 | done=0
# T=365 | cycle=34 | PC=0f | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[0] at time 375
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=375 | state=1 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=375 | PC=16 | instr_word=111011000 | core_instr=010100000 | cpu_state=01 | done=0
# T=375 | cycle=35 | PC=10 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=385 | state=0 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=385 | PC=16 | instr_word=111011000 | core_instr=010100000 | cpu_state=00 | done=0
# T=385 | cycle=36 | PC=10 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=395 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=395 | PC=17 | instr_word=000010000 | core_instr=111011000 | cpu_state=01 | done=0
# T=395 | cycle=37 | PC=11 | instr=000010000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=405 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=405 | PC=17 | instr_word=000010000 | core_instr=111011000 | cpu_state=00 | done=0
# T=405 | cycle=38 | PC=11 | instr=000010000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[2] at time 415
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=415 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000010000
# Time=415 | PC=18 | instr_word=100111000 | core_instr=000010000 | cpu_state=01 | done=0
# T=415 | cycle=39 | PC=12 | instr=100111000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=425 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000010000
# Time=425 | PC=18 | instr_word=100111000 | core_instr=000010000 | cpu_state=00 | done=0
# T=425 | cycle=40 | PC=12 | instr=100111000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=435 | state=1 | opcode=1001 | rs=0 | rd=0 | core_instr=100111000
# Time=435 | PC=19 | instr_word=011000000 | core_instr=100111000 | cpu_state=01 | done=0
# T=435 | cycle=41 | PC=13 | instr=011000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# STORE: mem[0] <= 0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=445 | state=2 | opcode=1001 | rs=0 | rd=0 | core_instr=100111000
# Time=445 | PC=19 | instr_word=011000000 | core_instr=100111000 | cpu_state=10 | done=0
# DATA_MEM: Write 0 to mem[0] at time 445
# T=445 | cycle=42 | PC=13 | instr=011000000 | d_we=1 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# [445] STORE: mem[0] <= 00
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=455 | state=0 | opcode=1001 | rs=0 | rd=0 | core_instr=100111000
# Time=455 | PC=19 | instr_word=011000000 | core_instr=100111000 | cpu_state=00 | done=0
# T=455 | cycle=43 | PC=13 | instr=011000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[0] at time 465
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=465 | state=1 | opcode=0110 | rs=0 | rd=0 | core_instr=011000000
# Time=465 | PC=20 | instr_word=000000100 | core_instr=011000000 | cpu_state=01 | done=0
# T=465 | cycle=44 | PC=14 | instr=000000100 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=475 | state=0 | opcode=0110 | rs=0 | rd=0 | core_instr=011000000
# Time=475 | PC=20 | instr_word=000000100 | core_instr=011000000 | cpu_state=00 | done=0
# T=475 | cycle=45 | PC=14 | instr=000000100 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[0] at time 485
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=485 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000100
# Time=485 | PC=21 | instr_word=010100000 | core_instr=000000100 | cpu_state=01 | done=0
# T=485 | cycle=46 | PC=15 | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=495 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000100
# Time=495 | PC=21 | instr_word=010100000 | core_instr=000000100 | cpu_state=00 | done=0
# T=495 | cycle=47 | PC=15 | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[0] at time 505
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=505 | state=1 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=505 | PC=22 | instr_word=010100000 | core_instr=010100000 | cpu_state=01 | done=0
# T=505 | cycle=48 | PC=16 | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=515 | state=0 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=515 | PC=22 | instr_word=010100000 | core_instr=010100000 | cpu_state=00 | done=0
# T=515 | cycle=49 | PC=16 | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[0] at time 525
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=525 | state=1 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=525 | PC=23 | instr_word=010100000 | core_instr=010100000 | cpu_state=01 | done=0
# T=525 | cycle=50 | PC=17 | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=535 | state=0 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=535 | PC=23 | instr_word=010100000 | core_instr=010100000 | cpu_state=00 | done=0
# T=535 | cycle=51 | PC=17 | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[0] at time 545
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=545 | state=1 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=545 | PC=24 | instr_word=010100000 | core_instr=010100000 | cpu_state=01 | done=0
# T=545 | cycle=52 | PC=18 | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=555 | state=0 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=555 | PC=24 | instr_word=010100000 | core_instr=010100000 | cpu_state=00 | done=0
# T=555 | cycle=53 | PC=18 | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[0] at time 565
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=565 | state=1 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=565 | PC=25 | instr_word=111011000 | core_instr=010100000 | cpu_state=01 | done=0
# T=565 | cycle=54 | PC=19 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=575 | state=0 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=575 | PC=25 | instr_word=111011000 | core_instr=010100000 | cpu_state=00 | done=0
# T=575 | cycle=55 | PC=19 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=585 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=585 | PC=26 | instr_word=000010001 | core_instr=111011000 | cpu_state=01 | done=0
# T=585 | cycle=56 | PC=1a | instr=000010001 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=595 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=595 | PC=26 | instr_word=000010001 | core_instr=111011000 | cpu_state=00 | done=0
# T=595 | cycle=57 | PC=1a | instr=000010001 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[2] at time 605
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=605 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000010001
# Time=605 | PC=27 | instr_word=100111000 | core_instr=000010001 | cpu_state=01 | done=0
# T=605 | cycle=58 | PC=1b | instr=100111000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=615 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000010001
# Time=615 | PC=27 | instr_word=100111000 | core_instr=000010001 | cpu_state=00 | done=0
# T=615 | cycle=59 | PC=1b | instr=100111000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=625 | state=1 | opcode=1001 | rs=0 | rd=0 | core_instr=100111000
# Time=625 | PC=28 | instr_word=111011000 | core_instr=100111000 | cpu_state=01 | done=0
# T=625 | cycle=60 | PC=1c | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# STORE: mem[0] <= 0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=635 | state=2 | opcode=1001 | rs=0 | rd=0 | core_instr=100111000
# Time=635 | PC=28 | instr_word=111011000 | core_instr=100111000 | cpu_state=10 | done=0
# DATA_MEM: Write 0 to mem[0] at time 635
# T=635 | cycle=61 | PC=1c | instr=111011000 | d_we=1 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# [635] STORE: mem[0] <= 00
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=645 | state=0 | opcode=1001 | rs=0 | rd=0 | core_instr=100111000
# Time=645 | PC=28 | instr_word=111011000 | core_instr=100111000 | cpu_state=00 | done=0
# T=645 | cycle=62 | PC=1c | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=655 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=655 | PC=29 | instr_word=000001001 | core_instr=111011000 | cpu_state=01 | done=0
# T=655 | cycle=63 | PC=1d | instr=000001001 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=665 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=665 | PC=29 | instr_word=000001001 | core_instr=111011000 | cpu_state=00 | done=0
# T=665 | cycle=64 | PC=1d | instr=000001001 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[1] at time 675
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=675 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000001001
# Time=675 | PC=30 | instr_word=100011000 | core_instr=000001001 | cpu_state=01 | done=0
# T=675 | cycle=65 | PC=1e | instr=100011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=685 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000001001
# Time=685 | PC=30 | instr_word=100011000 | core_instr=000001001 | cpu_state=00 | done=0
# T=685 | cycle=66 | PC=1e | instr=100011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=695 | state=1 | opcode=1000 | rs=0 | rd=0 | core_instr=100011000
# Time=695 | PC=31 | instr_word=111001000 | core_instr=100011000 | cpu_state=01 | done=0
# T=695 | cycle=67 | PC=1f | instr=111001000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[3] at time 705
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=705 | state=2 | opcode=1000 | rs=0 | rd=0 | core_instr=100011000
# Time=705 | PC=31 | instr_word=111001000 | core_instr=100011000 | cpu_state=10 | done=0
# T=705 | cycle=68 | PC=1f | instr=111001000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=715 | state=0 | opcode=1000 | rs=0 | rd=0 | core_instr=100011000
# Time=715 | PC=31 | instr_word=111001000 | core_instr=100011000 | cpu_state=00 | done=0
# T=715 | cycle=69 | PC=1f | instr=111001000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=725 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111001000
# Time=725 | PC=32 | instr_word=001111100 | core_instr=111001000 | cpu_state=01 | done=0
# T=725 | cycle=70 | PC=20 | instr=001111100 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=735 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111001000
# Time=735 | PC=32 | instr_word=001111100 | core_instr=111001000 | cpu_state=00 | done=0
# T=735 | cycle=71 | PC=20 | instr=001111100 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[3] at time 745
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=745 | state=1 | opcode=0011 | rs=0 | rd=0 | core_instr=001111100
# Time=745 | PC=33 | instr_word=001000010 | core_instr=001111100 | cpu_state=01 | done=0
# T=745 | cycle=72 | PC=21 | instr=001000010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=755 | state=0 | opcode=0011 | rs=0 | rd=0 | core_instr=001111100
# Time=755 | PC=33 | instr_word=001000010 | core_instr=001111100 | cpu_state=00 | done=0
# T=755 | cycle=73 | PC=21 | instr=001000010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[0] at time 765
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=765 | state=1 | opcode=0010 | rs=0 | rd=0 | core_instr=001000010
# Time=765 | PC=34 | instr_word=010100000 | core_instr=001000010 | cpu_state=01 | done=0
# T=765 | cycle=74 | PC=22 | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=775 | state=0 | opcode=0010 | rs=0 | rd=0 | core_instr=001000010
# Time=775 | PC=34 | instr_word=010100000 | core_instr=001000010 | cpu_state=00 | done=0
# T=775 | cycle=75 | PC=22 | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[0] at time 785
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=785 | state=1 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=785 | PC=35 | instr_word=010100000 | core_instr=010100000 | cpu_state=01 | done=0
# T=785 | cycle=76 | PC=23 | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=795 | state=0 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=795 | PC=35 | instr_word=010100000 | core_instr=010100000 | cpu_state=00 | done=0
# T=795 | cycle=77 | PC=23 | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[0] at time 805
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=805 | state=1 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=805 | PC=36 | instr_word=111011000 | core_instr=010100000 | cpu_state=01 | done=0
# T=805 | cycle=78 | PC=24 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=815 | state=0 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=815 | PC=36 | instr_word=111011000 | core_instr=010100000 | cpu_state=00 | done=0
# T=815 | cycle=79 | PC=24 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=825 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=825 | PC=37 | instr_word=000010010 | core_instr=111011000 | cpu_state=01 | done=0
# T=825 | cycle=80 | PC=25 | instr=000010010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=835 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=835 | PC=37 | instr_word=000010010 | core_instr=111011000 | cpu_state=00 | done=0
# T=835 | cycle=81 | PC=25 | instr=000010010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[2] at time 845
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=845 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000010010
# Time=845 | PC=38 | instr_word=100111000 | core_instr=000010010 | cpu_state=01 | done=0
# T=845 | cycle=82 | PC=26 | instr=100111000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=855 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000010010
# Time=855 | PC=38 | instr_word=100111000 | core_instr=000010010 | cpu_state=00 | done=0
# T=855 | cycle=83 | PC=26 | instr=100111000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=865 | state=1 | opcode=1001 | rs=0 | rd=0 | core_instr=100111000
# Time=865 | PC=39 | instr_word=011000000 | core_instr=100111000 | cpu_state=01 | done=0
# T=865 | cycle=84 | PC=27 | instr=011000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# STORE: mem[0] <= 0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=875 | state=2 | opcode=1001 | rs=0 | rd=0 | core_instr=100111000
# Time=875 | PC=39 | instr_word=011000000 | core_instr=100111000 | cpu_state=10 | done=0
# DATA_MEM: Write 0 to mem[0] at time 875
# T=875 | cycle=85 | PC=27 | instr=011000000 | d_we=1 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# [875] STORE: mem[0] <= 00
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=885 | state=0 | opcode=1001 | rs=0 | rd=0 | core_instr=100111000
# Time=885 | PC=39 | instr_word=011000000 | core_instr=100111000 | cpu_state=00 | done=0
# T=885 | cycle=86 | PC=27 | instr=011000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[0] at time 895
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=895 | state=1 | opcode=0110 | rs=0 | rd=0 | core_instr=011000000
# Time=895 | PC=40 | instr_word=000000100 | core_instr=011000000 | cpu_state=01 | done=0
# T=895 | cycle=87 | PC=28 | instr=000000100 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=905 | state=0 | opcode=0110 | rs=0 | rd=0 | core_instr=011000000
# Time=905 | PC=40 | instr_word=000000100 | core_instr=011000000 | cpu_state=00 | done=0
# T=905 | cycle=88 | PC=28 | instr=000000100 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[0] at time 915
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=915 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000100
# Time=915 | PC=41 | instr_word=111001000 | core_instr=000000100 | cpu_state=01 | done=0
# T=915 | cycle=89 | PC=29 | instr=111001000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=925 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000100
# Time=925 | PC=41 | instr_word=111001000 | core_instr=000000100 | cpu_state=00 | done=0
# T=925 | cycle=90 | PC=29 | instr=111001000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=935 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111001000
# Time=935 | PC=42 | instr_word=001111100 | core_instr=111001000 | cpu_state=01 | done=0
# T=935 | cycle=91 | PC=2a | instr=001111100 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=945 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111001000
# Time=945 | PC=42 | instr_word=001111100 | core_instr=111001000 | cpu_state=00 | done=0
# T=945 | cycle=92 | PC=2a | instr=001111100 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[3] at time 955
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=955 | state=1 | opcode=0011 | rs=0 | rd=0 | core_instr=001111100
# Time=955 | PC=43 | instr_word=001000010 | core_instr=001111100 | cpu_state=01 | done=0
# T=955 | cycle=93 | PC=2b | instr=001000010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=965 | state=0 | opcode=0011 | rs=0 | rd=0 | core_instr=001111100
# Time=965 | PC=43 | instr_word=001000010 | core_instr=001111100 | cpu_state=00 | done=0
# T=965 | cycle=94 | PC=2b | instr=001000010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[0] at time 975
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=975 | state=1 | opcode=0010 | rs=0 | rd=0 | core_instr=001000010
# Time=975 | PC=44 | instr_word=010100000 | core_instr=001000010 | cpu_state=01 | done=0
# T=975 | cycle=95 | PC=2c | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=985 | state=0 | opcode=0010 | rs=0 | rd=0 | core_instr=001000010
# Time=985 | PC=44 | instr_word=010100000 | core_instr=001000010 | cpu_state=00 | done=0
# T=985 | cycle=96 | PC=2c | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[0] at time 995
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=995 | state=1 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=995 | PC=45 | instr_word=010100000 | core_instr=010100000 | cpu_state=01 | done=0
# T=995 | cycle=97 | PC=2d | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1005 | state=0 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=1005 | PC=45 | instr_word=010100000 | core_instr=010100000 | cpu_state=00 | done=0
# T=1005 | cycle=98 | PC=2d | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[0] at time 1015
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1015 | state=1 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=1015 | PC=46 | instr_word=111011000 | core_instr=010100000 | cpu_state=01 | done=0
# T=1015 | cycle=99 | PC=2e | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1025 | state=0 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=1025 | PC=46 | instr_word=111011000 | core_instr=010100000 | cpu_state=00 | done=0
# T=1025 | cycle=100 | PC=2e | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1035 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=1035 | PC=47 | instr_word=000010011 | core_instr=111011000 | cpu_state=01 | done=0
# T=1035 | cycle=101 | PC=2f | instr=000010011 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1045 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=1045 | PC=47 | instr_word=000010011 | core_instr=111011000 | cpu_state=00 | done=0
# T=1045 | cycle=102 | PC=2f | instr=000010011 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[2] at time 1055
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1055 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000010011
# Time=1055 | PC=48 | instr_word=100111000 | core_instr=000010011 | cpu_state=01 | done=0
# T=1055 | cycle=103 | PC=30 | instr=100111000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1065 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000010011
# Time=1065 | PC=48 | instr_word=100111000 | core_instr=000010011 | cpu_state=00 | done=0
# T=1065 | cycle=104 | PC=30 | instr=100111000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1075 | state=1 | opcode=1001 | rs=0 | rd=0 | core_instr=100111000
# Time=1075 | PC=49 | instr_word=111011000 | core_instr=100111000 | cpu_state=01 | done=0
# T=1075 | cycle=105 | PC=31 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# STORE: mem[0] <= 0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1085 | state=2 | opcode=1001 | rs=0 | rd=0 | core_instr=100111000
# Time=1085 | PC=49 | instr_word=111011000 | core_instr=100111000 | cpu_state=10 | done=0
# DATA_MEM: Write 0 to mem[0] at time 1085
# T=1085 | cycle=106 | PC=31 | instr=111011000 | d_we=1 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# [1085] STORE: mem[0] <= 00
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1095 | state=0 | opcode=1001 | rs=0 | rd=0 | core_instr=100111000
# Time=1095 | PC=49 | instr_word=111011000 | core_instr=100111000 | cpu_state=00 | done=0
# T=1095 | cycle=107 | PC=31 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1105 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=1105 | PC=50 | instr_word=000010010 | core_instr=111011000 | cpu_state=01 | done=0
# T=1105 | cycle=108 | PC=32 | instr=000010010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1115 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=1115 | PC=50 | instr_word=000010010 | core_instr=111011000 | cpu_state=00 | done=0
# T=1115 | cycle=109 | PC=32 | instr=000010010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[2] at time 1125
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1125 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000010010
# Time=1125 | PC=51 | instr_word=100011000 | core_instr=000010010 | cpu_state=01 | done=0
# T=1125 | cycle=110 | PC=33 | instr=100011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1135 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000010010
# Time=1135 | PC=51 | instr_word=100011000 | core_instr=000010010 | cpu_state=00 | done=0
# T=1135 | cycle=111 | PC=33 | instr=100011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1145 | state=1 | opcode=1000 | rs=0 | rd=0 | core_instr=100011000
# Time=1145 | PC=52 | instr_word=111011000 | core_instr=100011000 | cpu_state=01 | done=0
# T=1145 | cycle=112 | PC=34 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[3] at time 1155
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1155 | state=2 | opcode=1000 | rs=0 | rd=0 | core_instr=100011000
# Time=1155 | PC=52 | instr_word=111011000 | core_instr=100011000 | cpu_state=10 | done=0
# T=1155 | cycle=113 | PC=34 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1165 | state=0 | opcode=1000 | rs=0 | rd=0 | core_instr=100011000
# Time=1165 | PC=52 | instr_word=111011000 | core_instr=100011000 | cpu_state=00 | done=0
# T=1165 | cycle=114 | PC=34 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1175 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=1175 | PC=53 | instr_word=000010011 | core_instr=111011000 | cpu_state=01 | done=0
# T=1175 | cycle=115 | PC=35 | instr=000010011 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1185 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=1185 | PC=53 | instr_word=000010011 | core_instr=111011000 | cpu_state=00 | done=0
# T=1185 | cycle=116 | PC=35 | instr=000010011 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[2] at time 1195
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1195 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000010011
# Time=1195 | PC=54 | instr_word=100011010 | core_instr=000010011 | cpu_state=01 | done=0
# T=1195 | cycle=117 | PC=36 | instr=100011010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1205 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000010011
# Time=1205 | PC=54 | instr_word=100011010 | core_instr=000010011 | cpu_state=00 | done=0
# T=1205 | cycle=118 | PC=36 | instr=100011010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1215 | state=1 | opcode=1000 | rs=0 | rd=0 | core_instr=100011010
# Time=1215 | PC=55 | instr_word=000100010 | core_instr=100011010 | cpu_state=01 | done=0
# T=1215 | cycle=119 | PC=37 | instr=000100010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[3] at time 1225
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1225 | state=2 | opcode=1000 | rs=0 | rd=0 | core_instr=100011010
# Time=1225 | PC=55 | instr_word=000100010 | core_instr=100011010 | cpu_state=10 | done=0
# T=1225 | cycle=120 | PC=37 | instr=000100010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1235 | state=0 | opcode=1000 | rs=0 | rd=0 | core_instr=100011010
# Time=1235 | PC=55 | instr_word=000100010 | core_instr=100011010 | cpu_state=00 | done=0
# T=1235 | cycle=121 | PC=37 | instr=000100010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[0] at time 1245
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1245 | state=1 | opcode=0001 | rs=0 | rd=0 | core_instr=000100010
# Time=1245 | PC=56 | instr_word=111011000 | core_instr=000100010 | cpu_state=01 | done=0
# T=1245 | cycle=122 | PC=38 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1255 | state=0 | opcode=0001 | rs=0 | rd=0 | core_instr=000100010
# Time=1255 | PC=56 | instr_word=111011000 | core_instr=000100010 | cpu_state=00 | done=0
# T=1255 | cycle=123 | PC=38 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1265 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=1265 | PC=57 | instr_word=000010100 | core_instr=111011000 | cpu_state=01 | done=0
# T=1265 | cycle=124 | PC=39 | instr=000010100 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1275 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=1275 | PC=57 | instr_word=000010100 | core_instr=111011000 | cpu_state=00 | done=0
# T=1275 | cycle=125 | PC=39 | instr=000010100 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[2] at time 1285
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1285 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000010100
# Time=1285 | PC=58 | instr_word=100111000 | core_instr=000010100 | cpu_state=01 | done=0
# T=1285 | cycle=126 | PC=3a | instr=100111000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1295 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000010100
# Time=1295 | PC=58 | instr_word=100111000 | core_instr=000010100 | cpu_state=00 | done=0
# T=1295 | cycle=127 | PC=3a | instr=100111000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1305 | state=1 | opcode=1001 | rs=0 | rd=0 | core_instr=100111000
# Time=1305 | PC=59 | instr_word=111011000 | core_instr=100111000 | cpu_state=01 | done=0
# T=1305 | cycle=128 | PC=3b | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# STORE: mem[0] <= 0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1315 | state=2 | opcode=1001 | rs=0 | rd=0 | core_instr=100111000
# Time=1315 | PC=59 | instr_word=111011000 | core_instr=100111000 | cpu_state=10 | done=0
# DATA_MEM: Write 0 to mem[0] at time 1315
# T=1315 | cycle=129 | PC=3b | instr=111011000 | d_we=1 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# [1315] STORE: mem[0] <= 00
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1325 | state=0 | opcode=1001 | rs=0 | rd=0 | core_instr=100111000
# Time=1325 | PC=59 | instr_word=111011000 | core_instr=100111000 | cpu_state=00 | done=0
# T=1325 | cycle=130 | PC=3b | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1335 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=1335 | PC=60 | instr_word=000001000 | core_instr=111011000 | cpu_state=01 | done=0
# T=1335 | cycle=131 | PC=3c | instr=000001000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1345 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=1345 | PC=60 | instr_word=000001000 | core_instr=111011000 | cpu_state=00 | done=0
# T=1345 | cycle=132 | PC=3c | instr=000001000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[1] at time 1355
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1355 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000001000
# Time=1355 | PC=61 | instr_word=100011000 | core_instr=000001000 | cpu_state=01 | done=0
# T=1355 | cycle=133 | PC=3d | instr=100011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1365 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000001000
# Time=1365 | PC=61 | instr_word=100011000 | core_instr=000001000 | cpu_state=00 | done=0
# T=1365 | cycle=134 | PC=3d | instr=100011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1375 | state=1 | opcode=1000 | rs=0 | rd=0 | core_instr=100011000
# Time=1375 | PC=62 | instr_word=111011000 | core_instr=100011000 | cpu_state=01 | done=0
# T=1375 | cycle=135 | PC=3e | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[3] at time 1385
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1385 | state=2 | opcode=1000 | rs=0 | rd=0 | core_instr=100011000
# Time=1385 | PC=62 | instr_word=111011000 | core_instr=100011000 | cpu_state=10 | done=0
# T=1385 | cycle=136 | PC=3e | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1395 | state=0 | opcode=1000 | rs=0 | rd=0 | core_instr=100011000
# Time=1395 | PC=62 | instr_word=111011000 | core_instr=100011000 | cpu_state=00 | done=0
# T=1395 | cycle=137 | PC=3e | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1405 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=1405 | PC=63 | instr_word=000001001 | core_instr=111011000 | cpu_state=01 | done=0
# T=1405 | cycle=138 | PC=3f | instr=000001001 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1415 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=1415 | PC=63 | instr_word=000001001 | core_instr=111011000 | cpu_state=00 | done=0
# T=1415 | cycle=139 | PC=3f | instr=000001001 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[1] at time 1425
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1425 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000001001
# Time=1425 | PC=64 | instr_word=100011010 | core_instr=000001001 | cpu_state=01 | done=0
# T=1425 | cycle=140 | PC=40 | instr=100011010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1435 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000001001
# Time=1435 | PC=64 | instr_word=100011010 | core_instr=000001001 | cpu_state=00 | done=0
# T=1435 | cycle=141 | PC=40 | instr=100011010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1445 | state=1 | opcode=1000 | rs=0 | rd=0 | core_instr=100011010
# Time=1445 | PC=65 | instr_word=011010011 | core_instr=100011010 | cpu_state=01 | done=0
# T=1445 | cycle=142 | PC=41 | instr=011010011 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 0 to regs[3] at time 1455
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1455 | state=2 | opcode=1000 | rs=0 | rd=0 | core_instr=100011010
# Time=1455 | PC=65 | instr_word=011010011 | core_instr=100011010 | cpu_state=10 | done=0
# T=1455 | cycle=143 | PC=41 | instr=011010011 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1465 | state=0 | opcode=1000 | rs=0 | rd=0 | core_instr=100011010
# Time=1465 | PC=65 | instr_word=011010011 | core_instr=100011010 | cpu_state=00 | done=0
# T=1465 | cycle=144 | PC=41 | instr=011010011 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: Write 3 to regs[2] at time 1475
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=0 [3]=0
# DEBUG: clk=1475 | state=1 | opcode=0110 | rs=0 | rd=0 | core_instr=011010011
# Time=1475 | PC=66 | instr_word=001001100 | core_instr=011010011 | cpu_state=01 | done=0
# T=1475 | cycle=145 | PC=42 | instr=001001100 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=0 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=1485 | state=0 | opcode=0110 | rs=0 | rd=3 | core_instr=011010011
# Time=1485 | PC=66 | instr_word=001001100 | core_instr=011010011 | cpu_state=00 | done=0
# T=1485 | cycle=146 | PC=42 | instr=001001100 | d_we=0 | d_addr=00 | d_wdata=03 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# REGFILE: Write 0 to regs[1] at time 1495
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=1495 | state=1 | opcode=0010 | rs=3 | rd=0 | core_instr=001001100
# Time=1495 | PC=67 | instr_word=010001000 | core_instr=001001100 | cpu_state=01 | done=0
# T=1495 | cycle=147 | PC=43 | instr=010001000 | d_we=0 | d_addr=03 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=1505 | state=0 | opcode=0010 | rs=3 | rd=0 | core_instr=001001100
# Time=1505 | PC=67 | instr_word=010001000 | core_instr=001001100 | cpu_state=00 | done=0
# T=1505 | cycle=148 | PC=43 | instr=010001000 | d_we=0 | d_addr=03 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# REGFILE: Write 0 to regs[1] at time 1515
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=1515 | state=1 | opcode=0100 | rs=0 | rd=0 | core_instr=010001000
# Time=1515 | PC=68 | instr_word=111011000 | core_instr=010001000 | cpu_state=01 | done=0
# T=1515 | cycle=149 | PC=44 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=1525 | state=0 | opcode=0100 | rs=0 | rd=0 | core_instr=010001000
# Time=1525 | PC=68 | instr_word=111011000 | core_instr=010001000 | cpu_state=00 | done=0
# T=1525 | cycle=150 | PC=44 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=1535 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=1535 | PC=69 | instr_word=000010110 | core_instr=111011000 | cpu_state=01 | done=0
# T=1535 | cycle=151 | PC=45 | instr=000010110 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=1545 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=1545 | PC=69 | instr_word=000010110 | core_instr=111011000 | cpu_state=00 | done=0
# T=1545 | cycle=152 | PC=45 | instr=000010110 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# REGFILE: Write 3 to regs[2] at time 1555
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=1555 | state=1 | opcode=0000 | rs=0 | rd=3 | core_instr=000010110
# Time=1555 | PC=70 | instr_word=100111010 | core_instr=000010110 | cpu_state=01 | done=0
# T=1555 | cycle=153 | PC=46 | instr=100111010 | d_we=0 | d_addr=00 | d_wdata=03 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=1565 | state=0 | opcode=0000 | rs=0 | rd=3 | core_instr=000010110
# Time=1565 | PC=70 | instr_word=100111010 | core_instr=000010110 | cpu_state=00 | done=0
# T=1565 | cycle=154 | PC=46 | instr=100111010 | d_we=0 | d_addr=00 | d_wdata=03 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=1575 | state=1 | opcode=1001 | rs=0 | rd=0 | core_instr=100111010
# Time=1575 | PC=71 | instr_word=111011000 | core_instr=100111010 | cpu_state=01 | done=0
# T=1575 | cycle=155 | PC=47 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# STORE: mem[0] <= 0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=1585 | state=2 | opcode=1001 | rs=0 | rd=0 | core_instr=100111010
# Time=1585 | PC=71 | instr_word=111011000 | core_instr=100111010 | cpu_state=10 | done=0
# DATA_MEM: Write 0 to mem[0] at time 1585
# T=1585 | cycle=156 | PC=47 | instr=111011000 | d_we=1 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# [1585] STORE: mem[0] <= 00
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=1595 | state=0 | opcode=1001 | rs=0 | rd=0 | core_instr=100111010
# Time=1595 | PC=71 | instr_word=111011000 | core_instr=100111010 | cpu_state=00 | done=0
# T=1595 | cycle=157 | PC=47 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=1605 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=1605 | PC=72 | instr_word=000010101 | core_instr=111011000 | cpu_state=01 | done=0
# T=1605 | cycle=158 | PC=48 | instr=000010101 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=1615 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=1615 | PC=72 | instr_word=000010101 | core_instr=111011000 | cpu_state=00 | done=0
# T=1615 | cycle=159 | PC=48 | instr=000010101 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# REGFILE: Write 6 to regs[2] at time 1625
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=1625 | state=1 | opcode=0000 | rs=3 | rd=3 | core_instr=000010101
# Time=1625 | PC=73 | instr_word=100111000 | core_instr=000010101 | cpu_state=01 | done=0
# T=1625 | cycle=160 | PC=49 | instr=100111000 | d_we=0 | d_addr=03 | d_wdata=03 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=6 [3]=0
# DEBUG: clk=1635 | state=0 | opcode=0000 | rs=6 | rd=6 | core_instr=000010101
# Time=1635 | PC=73 | instr_word=100111000 | core_instr=000010101 | cpu_state=00 | done=0
# T=1635 | cycle=161 | PC=49 | instr=100111000 | d_we=0 | d_addr=06 | d_wdata=06 | done=0 | R0=0 | R1=0 | R2=6 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=6 [3]=0
# DEBUG: clk=1645 | state=1 | opcode=1001 | rs=0 | rd=0 | core_instr=100111000
# Time=1645 | PC=74 | instr_word=111011000 | core_instr=100111000 | cpu_state=01 | done=0
# T=1645 | cycle=162 | PC=4a | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=6 | R3=0
# STORE: mem[0] <= 0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=6 [3]=0
# DEBUG: clk=1655 | state=2 | opcode=1001 | rs=0 | rd=0 | core_instr=100111000
# Time=1655 | PC=74 | instr_word=111011000 | core_instr=100111000 | cpu_state=10 | done=0
# DATA_MEM: Write 0 to mem[0] at time 1655
# T=1655 | cycle=163 | PC=4a | instr=111011000 | d_we=1 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=6 | R3=0
# [1655] STORE: mem[0] <= 00
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=6 [3]=0
# DEBUG: clk=1665 | state=0 | opcode=1001 | rs=0 | rd=0 | core_instr=100111000
# Time=1665 | PC=74 | instr_word=111011000 | core_instr=100111000 | cpu_state=00 | done=0
# T=1665 | cycle=164 | PC=4a | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=6 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=6 [3]=0
# DEBUG: clk=1675 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=1675 | PC=75 | instr_word=000001010 | core_instr=111011000 | cpu_state=01 | done=0
# T=1675 | cycle=165 | PC=4b | instr=000001010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=6 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=6 [3]=0
# DEBUG: clk=1685 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=1685 | PC=75 | instr_word=000001010 | core_instr=111011000 | cpu_state=00 | done=0
# T=1685 | cycle=166 | PC=4b | instr=000001010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=6 | R3=0
# REGFILE: Write 0 to regs[1] at time 1695
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=6 [3]=0
# DEBUG: clk=1695 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000001010
# Time=1695 | PC=76 | instr_word=100011000 | core_instr=000001010 | cpu_state=01 | done=0
# T=1695 | cycle=167 | PC=4c | instr=100011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=6 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=6 [3]=0
# DEBUG: clk=1705 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000001010
# Time=1705 | PC=76 | instr_word=100011000 | core_instr=000001010 | cpu_state=00 | done=0
# T=1705 | cycle=168 | PC=4c | instr=100011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=6 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=6 [3]=0
# DEBUG: clk=1715 | state=1 | opcode=1000 | rs=0 | rd=0 | core_instr=100011000
# Time=1715 | PC=77 | instr_word=111011000 | core_instr=100011000 | cpu_state=01 | done=0
# T=1715 | cycle=169 | PC=4d | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=6 | R3=0
# REGFILE: Write 0 to regs[3] at time 1725
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=6 [3]=0
# DEBUG: clk=1725 | state=2 | opcode=1000 | rs=0 | rd=0 | core_instr=100011000
# Time=1725 | PC=77 | instr_word=111011000 | core_instr=100011000 | cpu_state=10 | done=0
# T=1725 | cycle=170 | PC=4d | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=6 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=6 [3]=0
# DEBUG: clk=1735 | state=0 | opcode=1000 | rs=0 | rd=0 | core_instr=100011000
# Time=1735 | PC=77 | instr_word=111011000 | core_instr=100011000 | cpu_state=00 | done=0
# T=1735 | cycle=171 | PC=4d | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=6 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=6 [3]=0
# DEBUG: clk=1745 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=1745 | PC=78 | instr_word=000001011 | core_instr=111011000 | cpu_state=01 | done=0
# T=1745 | cycle=172 | PC=4e | instr=000001011 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=6 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=6 [3]=0
# DEBUG: clk=1755 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=1755 | PC=78 | instr_word=000001011 | core_instr=111011000 | cpu_state=00 | done=0
# T=1755 | cycle=173 | PC=4e | instr=000001011 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=6 | R3=0
# REGFILE: Write 0 to regs[1] at time 1765
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=6 [3]=0
# DEBUG: clk=1765 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000001011
# Time=1765 | PC=79 | instr_word=100011010 | core_instr=000001011 | cpu_state=01 | done=0
# T=1765 | cycle=174 | PC=4f | instr=100011010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=6 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=6 [3]=0
# DEBUG: clk=1775 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000001011
# Time=1775 | PC=79 | instr_word=100011010 | core_instr=000001011 | cpu_state=00 | done=0
# T=1775 | cycle=175 | PC=4f | instr=100011010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=6 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=6 [3]=0
# DEBUG: clk=1785 | state=1 | opcode=1000 | rs=0 | rd=0 | core_instr=100011010
# Time=1785 | PC=80 | instr_word=011010011 | core_instr=100011010 | cpu_state=01 | done=0
# T=1785 | cycle=176 | PC=50 | instr=011010011 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=6 | R3=0
# REGFILE: Write 0 to regs[3] at time 1795
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=6 [3]=0
# DEBUG: clk=1795 | state=2 | opcode=1000 | rs=0 | rd=0 | core_instr=100011010
# Time=1795 | PC=80 | instr_word=011010011 | core_instr=100011010 | cpu_state=10 | done=0
# T=1795 | cycle=177 | PC=50 | instr=011010011 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=6 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=6 [3]=0
# DEBUG: clk=1805 | state=0 | opcode=1000 | rs=0 | rd=0 | core_instr=100011010
# Time=1805 | PC=80 | instr_word=011010011 | core_instr=100011010 | cpu_state=00 | done=0
# T=1805 | cycle=178 | PC=50 | instr=011010011 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=6 | R3=0
# REGFILE: Write 3 to regs[2] at time 1815
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=6 [3]=0
# DEBUG: clk=1815 | state=1 | opcode=0110 | rs=0 | rd=6 | core_instr=011010011
# Time=1815 | PC=81 | instr_word=001001100 | core_instr=011010011 | cpu_state=01 | done=0
# T=1815 | cycle=179 | PC=51 | instr=001001100 | d_we=0 | d_addr=00 | d_wdata=06 | done=0 | R0=0 | R1=0 | R2=6 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=1825 | state=0 | opcode=0110 | rs=0 | rd=3 | core_instr=011010011
# Time=1825 | PC=81 | instr_word=001001100 | core_instr=011010011 | cpu_state=00 | done=0
# T=1825 | cycle=180 | PC=51 | instr=001001100 | d_we=0 | d_addr=00 | d_wdata=03 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# REGFILE: Write 0 to regs[1] at time 1835
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=1835 | state=1 | opcode=0010 | rs=3 | rd=0 | core_instr=001001100
# Time=1835 | PC=82 | instr_word=010001000 | core_instr=001001100 | cpu_state=01 | done=0
# T=1835 | cycle=181 | PC=52 | instr=010001000 | d_we=0 | d_addr=03 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=1845 | state=0 | opcode=0010 | rs=3 | rd=0 | core_instr=001001100
# Time=1845 | PC=82 | instr_word=010001000 | core_instr=001001100 | cpu_state=00 | done=0
# T=1845 | cycle=182 | PC=52 | instr=010001000 | d_we=0 | d_addr=03 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# REGFILE: Write 0 to regs[1] at time 1855
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=1855 | state=1 | opcode=0100 | rs=0 | rd=0 | core_instr=010001000
# Time=1855 | PC=83 | instr_word=111011000 | core_instr=010001000 | cpu_state=01 | done=0
# T=1855 | cycle=183 | PC=53 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=1865 | state=0 | opcode=0100 | rs=0 | rd=0 | core_instr=010001000
# Time=1865 | PC=83 | instr_word=111011000 | core_instr=010001000 | cpu_state=00 | done=0
# T=1865 | cycle=184 | PC=53 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=1875 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=1875 | PC=84 | instr_word=000011000 | core_instr=111011000 | cpu_state=01 | done=0
# T=1875 | cycle=185 | PC=54 | instr=000011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=1885 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=1885 | PC=84 | instr_word=000011000 | core_instr=111011000 | cpu_state=00 | done=0
# T=1885 | cycle=186 | PC=54 | instr=000011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# REGFILE: Write 0 to regs[3] at time 1895
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=1895 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000011000
# Time=1895 | PC=85 | instr_word=100111010 | core_instr=000011000 | cpu_state=01 | done=0
# T=1895 | cycle=187 | PC=55 | instr=100111010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=1905 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000011000
# Time=1905 | PC=85 | instr_word=100111010 | core_instr=000011000 | cpu_state=00 | done=0
# T=1905 | cycle=188 | PC=55 | instr=100111010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=1915 | state=1 | opcode=1001 | rs=0 | rd=0 | core_instr=100111010
# Time=1915 | PC=86 | instr_word=111011000 | core_instr=100111010 | cpu_state=01 | done=0
# T=1915 | cycle=189 | PC=56 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# STORE: mem[0] <= 0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=1925 | state=2 | opcode=1001 | rs=0 | rd=0 | core_instr=100111010
# Time=1925 | PC=86 | instr_word=111011000 | core_instr=100111010 | cpu_state=10 | done=0
# DATA_MEM: Write 0 to mem[0] at time 1925
# T=1925 | cycle=190 | PC=56 | instr=111011000 | d_we=1 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# [1925] STORE: mem[0] <= 00
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=1935 | state=0 | opcode=1001 | rs=0 | rd=0 | core_instr=100111010
# Time=1935 | PC=86 | instr_word=111011000 | core_instr=100111010 | cpu_state=00 | done=0
# T=1935 | cycle=191 | PC=56 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=1945 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=1945 | PC=87 | instr_word=000010111 | core_instr=111011000 | cpu_state=01 | done=0
# T=1945 | cycle=192 | PC=57 | instr=000010111 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=1955 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=1955 | PC=87 | instr_word=000010111 | core_instr=111011000 | cpu_state=00 | done=0
# T=1955 | cycle=193 | PC=57 | instr=000010111 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# REGFILE: Write 3 to regs[2] at time 1965
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=1965 | state=1 | opcode=0000 | rs=0 | rd=3 | core_instr=000010111
# Time=1965 | PC=88 | instr_word=100111000 | core_instr=000010111 | cpu_state=01 | done=0
# T=1965 | cycle=194 | PC=58 | instr=100111000 | d_we=0 | d_addr=00 | d_wdata=03 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=1975 | state=0 | opcode=0000 | rs=0 | rd=3 | core_instr=000010111
# Time=1975 | PC=88 | instr_word=100111000 | core_instr=000010111 | cpu_state=00 | done=0
# T=1975 | cycle=195 | PC=58 | instr=100111000 | d_we=0 | d_addr=00 | d_wdata=03 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=1985 | state=1 | opcode=1001 | rs=0 | rd=0 | core_instr=100111000
# Time=1985 | PC=89 | instr_word=111011000 | core_instr=100111000 | cpu_state=01 | done=0
# T=1985 | cycle=196 | PC=59 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# STORE: mem[0] <= 0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=1995 | state=2 | opcode=1001 | rs=0 | rd=0 | core_instr=100111000
# Time=1995 | PC=89 | instr_word=111011000 | core_instr=100111000 | cpu_state=10 | done=0
# DATA_MEM: Write 0 to mem[0] at time 1995
# T=1995 | cycle=197 | PC=59 | instr=111011000 | d_we=1 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# [1995] STORE: mem[0] <= 00
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=2005 | state=0 | opcode=1001 | rs=0 | rd=0 | core_instr=100111000
# Time=2005 | PC=89 | instr_word=111011000 | core_instr=100111000 | cpu_state=00 | done=0
# T=2005 | cycle=198 | PC=59 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=2015 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=2015 | PC=90 | instr_word=000010100 | core_instr=111011000 | cpu_state=01 | done=0
# T=2015 | cycle=199 | PC=5a | instr=000010100 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=2025 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=2025 | PC=90 | instr_word=000010100 | core_instr=111011000 | cpu_state=00 | done=0
# T=2025 | cycle=200 | PC=5a | instr=000010100 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# REGFILE: Write 6 to regs[2] at time 2035
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=3 [3]=0
# DEBUG: clk=2035 | state=1 | opcode=0000 | rs=3 | rd=3 | core_instr=000010100
# Time=2035 | PC=91 | instr_word=100011110 | core_instr=000010100 | cpu_state=01 | done=0
# T=2035 | cycle=201 | PC=5b | instr=100011110 | d_we=0 | d_addr=03 | d_wdata=03 | done=0 | R0=0 | R1=0 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=6 [3]=0
# DEBUG: clk=2045 | state=0 | opcode=0000 | rs=6 | rd=6 | core_instr=000010100
# Time=2045 | PC=91 | instr_word=100011110 | core_instr=000010100 | cpu_state=00 | done=0
# T=2045 | cycle=202 | PC=5b | instr=100011110 | d_we=0 | d_addr=06 | d_wdata=06 | done=0 | R0=0 | R1=0 | R2=6 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=6 [3]=0
# DEBUG: clk=2055 | state=1 | opcode=1000 | rs=0 | rd=0 | core_instr=100011110
# Time=2055 | PC=92 | instr_word=101100001 | core_instr=100011110 | cpu_state=01 | done=0
# T=2055 | cycle=203 | PC=5c | instr=101100001 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=6 | R3=0
# REGFILE: Write 0 to regs[3] at time 2065
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=6 [3]=0
# DEBUG: clk=2065 | state=2 | opcode=1000 | rs=0 | rd=0 | core_instr=100011110
# Time=2065 | PC=92 | instr_word=101100001 | core_instr=100011110 | cpu_state=10 | done=0
# T=2065 | cycle=204 | PC=5c | instr=101100001 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=6 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=6 [3]=0
# DEBUG: clk=2075 | state=0 | opcode=1000 | rs=0 | rd=0 | core_instr=100011110
# Time=2075 | PC=92 | instr_word=101100001 | core_instr=100011110 | cpu_state=00 | done=0
# T=2075 | cycle=205 | PC=5c | instr=101100001 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=6 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=6 [3]=0
# DEBUG: clk=2085 | state=1 | opcode=1011 | rs=0 | rd=0 | core_instr=101100001
# Time=2085 | PC=93 | instr_word=101010000 | core_instr=101100001 | cpu_state=01 | done=0
# T=2085 | cycle=206 | PC=5d | instr=101010000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=6 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=6 [3]=0
# DEBUG: clk=2095 | state=0 | opcode=1011 | rs=0 | rd=0 | core_instr=101100001
# Time=2095 | PC=93 | instr_word=101010000 | core_instr=101100001 | cpu_state=00 | done=0
# T=2095 | cycle=207 | PC=5d | instr=101010000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=6 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=6 [3]=0
# DEBUG: clk=2105 | state=1 | opcode=1010 | rs=0 | rd=6 | core_instr=101010000
# Time=2105 | PC=94 | instr_word=011111001 | core_instr=101010000 | cpu_state=01 | done=0
# T=2105 | cycle=208 | PC=5e | instr=011111001 | d_we=0 | d_addr=00 | d_wdata=06 | done=0 | R0=0 | R1=0 | R2=6 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=6 [3]=0
# DEBUG: clk=2115 | state=0 | opcode=1010 | rs=0 | rd=6 | core_instr=101010000
# Time=2115 | PC=94 | instr_word=011111001 | core_instr=101010000 | cpu_state=00 | done=0
# T=2115 | cycle=209 | PC=5e | instr=011111001 | d_we=0 | d_addr=00 | d_wdata=06 | done=0 | R0=0 | R1=0 | R2=6 | R3=0
# REGFILE: Write 1 to regs[3] at time 2125
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=6 [3]=0
# DEBUG: clk=2125 | state=1 | opcode=0111 | rs=0 | rd=0 | core_instr=011111001
# Time=2125 | PC=95 | instr_word=111011000 | core_instr=011111001 | cpu_state=01 | done=0
# T=2125 | cycle=210 | PC=5f | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=6 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=6 [3]=1
# DEBUG: clk=2135 | state=0 | opcode=0111 | rs=0 | rd=1 | core_instr=011111001
# Time=2135 | PC=95 | instr_word=111011000 | core_instr=011111001 | cpu_state=00 | done=0
# T=2135 | cycle=211 | PC=5f | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=01 | done=0 | R0=0 | R1=0 | R2=6 | R3=1
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=6 [3]=1
# DEBUG: clk=2145 | state=1 | opcode=1110 | rs=0 | rd=1 | core_instr=111011000
# Time=2145 | PC=96 | instr_word=000010110 | core_instr=111011000 | cpu_state=01 | done=0
# T=2145 | cycle=212 | PC=60 | instr=000010110 | d_we=0 | d_addr=00 | d_wdata=01 | done=0 | R0=0 | R1=0 | R2=6 | R3=1
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=6 [3]=1
# DEBUG: clk=2155 | state=0 | opcode=1110 | rs=0 | rd=1 | core_instr=111011000
# Time=2155 | PC=96 | instr_word=000010110 | core_instr=111011000 | cpu_state=00 | done=0
# T=2155 | cycle=213 | PC=60 | instr=000010110 | d_we=0 | d_addr=00 | d_wdata=01 | done=0 | R0=0 | R1=0 | R2=6 | R3=1
# REGFILE: Write 7 to regs[2] at time 2165
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=6 [3]=1
# DEBUG: clk=2165 | state=1 | opcode=0000 | rs=1 | rd=6 | core_instr=000010110
# Time=2165 | PC=97 | instr_word=100011000 | core_instr=000010110 | cpu_state=01 | done=0
# T=2165 | cycle=214 | PC=61 | instr=100011000 | d_we=0 | d_addr=01 | d_wdata=06 | done=0 | R0=0 | R1=0 | R2=6 | R3=1
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=7 [3]=1
# DEBUG: clk=2175 | state=0 | opcode=0000 | rs=1 | rd=7 | core_instr=000010110
# Time=2175 | PC=97 | instr_word=100011000 | core_instr=000010110 | cpu_state=00 | done=0
# T=2175 | cycle=215 | PC=61 | instr=100011000 | d_we=0 | d_addr=01 | d_wdata=07 | done=0 | R0=0 | R1=0 | R2=7 | R3=1
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=7 [3]=1
# DEBUG: clk=2185 | state=1 | opcode=1000 | rs=0 | rd=1 | core_instr=100011000
# Time=2185 | PC=98 | instr_word=111011000 | core_instr=100011000 | cpu_state=01 | done=0
# T=2185 | cycle=216 | PC=62 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=01 | done=0 | R0=0 | R1=0 | R2=7 | R3=1
# REGFILE: Write 0 to regs[3] at time 2195
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=7 [3]=1
# DEBUG: clk=2195 | state=2 | opcode=1000 | rs=0 | rd=1 | core_instr=100011000
# Time=2195 | PC=98 | instr_word=111011000 | core_instr=100011000 | cpu_state=10 | done=0
# T=2195 | cycle=217 | PC=62 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=01 | done=0 | R0=0 | R1=0 | R2=7 | R3=1
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=7 [3]=0
# DEBUG: clk=2205 | state=0 | opcode=1000 | rs=0 | rd=0 | core_instr=100011000
# Time=2205 | PC=98 | instr_word=111011000 | core_instr=100011000 | cpu_state=00 | done=0
# T=2205 | cycle=218 | PC=62 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=7 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=7 [3]=0
# DEBUG: clk=2215 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=2215 | PC=99 | instr_word=000010101 | core_instr=111011000 | cpu_state=01 | done=0
# T=2215 | cycle=219 | PC=63 | instr=000010101 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=7 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=7 [3]=0
# DEBUG: clk=2225 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=2225 | PC=99 | instr_word=000010101 | core_instr=111011000 | cpu_state=00 | done=0
# T=2225 | cycle=220 | PC=63 | instr=000010101 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=7 | R3=0
# REGFILE: Write 14 to regs[2] at time 2235
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=7 [3]=0
# DEBUG: clk=2235 | state=1 | opcode=0000 | rs=7 | rd=7 | core_instr=000010101
# Time=2235 | PC=100 | instr_word=100011010 | core_instr=000010101 | cpu_state=01 | done=0
# T=2235 | cycle=221 | PC=64 | instr=100011010 | d_we=0 | d_addr=07 | d_wdata=07 | done=0 | R0=0 | R1=0 | R2=7 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=14 [3]=0
# DEBUG: clk=2245 | state=0 | opcode=0000 | rs=14 | rd=14 | core_instr=000010101
# Time=2245 | PC=100 | instr_word=100011010 | core_instr=000010101 | cpu_state=00 | done=0
# T=2245 | cycle=222 | PC=64 | instr=100011010 | d_we=0 | d_addr=0e | d_wdata=0e | done=0 | R0=0 | R1=0 | R2=14 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=14 [3]=0
# DEBUG: clk=2255 | state=1 | opcode=1000 | rs=0 | rd=0 | core_instr=100011010
# Time=2255 | PC=101 | instr_word=010100000 | core_instr=100011010 | cpu_state=01 | done=0
# T=2255 | cycle=223 | PC=65 | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=14 | R3=0
# REGFILE: Write 0 to regs[3] at time 2265
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=14 [3]=0
# DEBUG: clk=2265 | state=2 | opcode=1000 | rs=0 | rd=0 | core_instr=100011010
# Time=2265 | PC=101 | instr_word=010100000 | core_instr=100011010 | cpu_state=10 | done=0
# T=2265 | cycle=224 | PC=65 | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=14 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=14 [3]=0
# DEBUG: clk=2275 | state=0 | opcode=1000 | rs=0 | rd=0 | core_instr=100011010
# Time=2275 | PC=101 | instr_word=010100000 | core_instr=100011010 | cpu_state=00 | done=0
# T=2275 | cycle=225 | PC=65 | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=14 | R3=0
# REGFILE: Write 0 to regs[0] at time 2285
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=14 [3]=0
# DEBUG: clk=2285 | state=1 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=2285 | PC=102 | instr_word=010101000 | core_instr=010100000 | cpu_state=01 | done=0
# T=2285 | cycle=226 | PC=66 | instr=010101000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=14 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=14 [3]=0
# DEBUG: clk=2295 | state=0 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=2295 | PC=102 | instr_word=010101000 | core_instr=010100000 | cpu_state=00 | done=0
# T=2295 | cycle=227 | PC=66 | instr=010101000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=14 | R3=0
# REGFILE: Write 0 to regs[1] at time 2305
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=14 [3]=0
# DEBUG: clk=2305 | state=1 | opcode=0101 | rs=0 | rd=0 | core_instr=010101000
# Time=2305 | PC=103 | instr_word=111011000 | core_instr=010101000 | cpu_state=01 | done=0
# T=2305 | cycle=228 | PC=67 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=14 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=14 [3]=0
# DEBUG: clk=2315 | state=0 | opcode=0101 | rs=0 | rd=0 | core_instr=010101000
# Time=2315 | PC=103 | instr_word=111011000 | core_instr=010101000 | cpu_state=00 | done=0
# T=2315 | cycle=229 | PC=67 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=14 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=14 [3]=0
# DEBUG: clk=2325 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=2325 | PC=104 | instr_word=000010110 | core_instr=111011000 | cpu_state=01 | done=0
# T=2325 | cycle=230 | PC=68 | instr=000010110 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=14 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=14 [3]=0
# DEBUG: clk=2335 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=2335 | PC=104 | instr_word=000010110 | core_instr=111011000 | cpu_state=00 | done=0
# T=2335 | cycle=231 | PC=68 | instr=000010110 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=14 | R3=0
# REGFILE: Write 14 to regs[2] at time 2345
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=14 [3]=0
# DEBUG: clk=2345 | state=1 | opcode=0000 | rs=0 | rd=14 | core_instr=000010110
# Time=2345 | PC=105 | instr_word=100111000 | core_instr=000010110 | cpu_state=01 | done=0
# T=2345 | cycle=232 | PC=69 | instr=100111000 | d_we=0 | d_addr=00 | d_wdata=0e | done=0 | R0=0 | R1=0 | R2=14 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=14 [3]=0
# DEBUG: clk=2355 | state=0 | opcode=0000 | rs=0 | rd=14 | core_instr=000010110
# Time=2355 | PC=105 | instr_word=100111000 | core_instr=000010110 | cpu_state=00 | done=0
# T=2355 | cycle=233 | PC=69 | instr=100111000 | d_we=0 | d_addr=00 | d_wdata=0e | done=0 | R0=0 | R1=0 | R2=14 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=14 [3]=0
# DEBUG: clk=2365 | state=1 | opcode=1001 | rs=0 | rd=0 | core_instr=100111000
# Time=2365 | PC=106 | instr_word=111011000 | core_instr=100111000 | cpu_state=01 | done=0
# T=2365 | cycle=234 | PC=6a | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=14 | R3=0
# STORE: mem[0] <= 0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=14 [3]=0
# DEBUG: clk=2375 | state=2 | opcode=1001 | rs=0 | rd=0 | core_instr=100111000
# Time=2375 | PC=106 | instr_word=111011000 | core_instr=100111000 | cpu_state=10 | done=0
# DATA_MEM: Write 0 to mem[0] at time 2375
# T=2375 | cycle=235 | PC=6a | instr=111011000 | d_we=1 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=14 | R3=0
# [2375] STORE: mem[0] <= 00
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=14 [3]=0
# DEBUG: clk=2385 | state=0 | opcode=1001 | rs=0 | rd=0 | core_instr=100111000
# Time=2385 | PC=106 | instr_word=111011000 | core_instr=100111000 | cpu_state=00 | done=0
# T=2385 | cycle=236 | PC=6a | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=14 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=14 [3]=0
# DEBUG: clk=2395 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=2395 | PC=107 | instr_word=000010101 | core_instr=111011000 | cpu_state=01 | done=0
# T=2395 | cycle=237 | PC=6b | instr=000010101 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=14 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=14 [3]=0
# DEBUG: clk=2405 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=2405 | PC=107 | instr_word=000010101 | core_instr=111011000 | cpu_state=00 | done=0
# T=2405 | cycle=238 | PC=6b | instr=000010101 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=14 | R3=0
# REGFILE: Write 28 to regs[2] at time 2415
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=14 [3]=0
# DEBUG: clk=2415 | state=1 | opcode=0000 | rs=14 | rd=14 | core_instr=000010101
# Time=2415 | PC=108 | instr_word=100111010 | core_instr=000010101 | cpu_state=01 | done=0
# T=2415 | cycle=239 | PC=6c | instr=100111010 | d_we=0 | d_addr=0e | d_wdata=0e | done=0 | R0=0 | R1=0 | R2=14 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2425 | state=0 | opcode=0000 | rs=28 | rd=28 | core_instr=000010101
# Time=2425 | PC=108 | instr_word=100111010 | core_instr=000010101 | cpu_state=00 | done=0
# T=2425 | cycle=240 | PC=6c | instr=100111010 | d_we=0 | d_addr=1c | d_wdata=1c | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2435 | state=1 | opcode=1001 | rs=0 | rd=0 | core_instr=100111010
# Time=2435 | PC=109 | instr_word=110011100 | core_instr=100111010 | cpu_state=01 | done=0
# T=2435 | cycle=241 | PC=6d | instr=110011100 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# STORE: mem[0] <= 0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2445 | state=2 | opcode=1001 | rs=0 | rd=0 | core_instr=100111010
# Time=2445 | PC=109 | instr_word=110011100 | core_instr=100111010 | cpu_state=10 | done=0
# DATA_MEM: Write 0 to mem[0] at time 2445
# T=2445 | cycle=242 | PC=6d | instr=110011100 | d_we=1 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# [2445] STORE: mem[0] <= 00
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2455 | state=0 | opcode=1001 | rs=0 | rd=0 | core_instr=100111010
# Time=2455 | PC=109 | instr_word=110011100 | core_instr=100111010 | cpu_state=00 | done=0
# T=2455 | cycle=243 | PC=6d | instr=110011100 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2465 | state=1 | opcode=1100 | rs=28 | rd=0 | core_instr=110011100
# Time=2465 | PC=110 | instr_word=011111111 | core_instr=110011100 | cpu_state=01 | done=0
# T=2465 | cycle=244 | PC=6e | instr=011111111 | d_we=0 | d_addr=1c | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2475 | state=0 | opcode=1100 | rs=28 | rd=0 | core_instr=110011100
# Time=2475 | PC=110 | instr_word=011111111 | core_instr=110011100 | cpu_state=00 | done=0
# T=2475 | cycle=245 | PC=6e | instr=011111111 | d_we=0 | d_addr=1c | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# REGFILE: Write 255 to regs[3] at time 2485
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2485 | state=1 | opcode=0111 | rs=0 | rd=0 | core_instr=011111111
# Time=2485 | PC=111 | instr_word=111011000 | core_instr=011111111 | cpu_state=01 | done=0
# T=2485 | cycle=246 | PC=6f | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=255
# DEBUG: clk=2495 | state=0 | opcode=0111 | rs=255 | rd=255 | core_instr=011111111
# Time=2495 | PC=111 | instr_word=111011000 | core_instr=011111111 | cpu_state=00 | done=0
# T=2495 | cycle=247 | PC=6f | instr=111011000 | d_we=0 | d_addr=ff | d_wdata=ff | done=0 | R0=0 | R1=0 | R2=28 | R3=255
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=255
# DEBUG: clk=2505 | state=1 | opcode=1110 | rs=0 | rd=255 | core_instr=111011000
# Time=2505 | PC=112 | instr_word=000011000 | core_instr=111011000 | cpu_state=01 | done=0
# T=2505 | cycle=248 | PC=70 | instr=000011000 | d_we=0 | d_addr=00 | d_wdata=ff | done=0 | R0=0 | R1=0 | R2=28 | R3=255
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=255
# DEBUG: clk=2515 | state=0 | opcode=1110 | rs=0 | rd=255 | core_instr=111011000
# Time=2515 | PC=112 | instr_word=000011000 | core_instr=111011000 | cpu_state=00 | done=0
# T=2515 | cycle=249 | PC=70 | instr=000011000 | d_we=0 | d_addr=00 | d_wdata=ff | done=0 | R0=0 | R1=0 | R2=28 | R3=255
# REGFILE: Write 255 to regs[3] at time 2525
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=255
# DEBUG: clk=2525 | state=1 | opcode=0000 | rs=0 | rd=255 | core_instr=000011000
# Time=2525 | PC=113 | instr_word=100011000 | core_instr=000011000 | cpu_state=01 | done=0
# T=2525 | cycle=250 | PC=71 | instr=100011000 | d_we=0 | d_addr=00 | d_wdata=ff | done=0 | R0=0 | R1=0 | R2=28 | R3=255
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=255
# DEBUG: clk=2535 | state=0 | opcode=0000 | rs=0 | rd=255 | core_instr=000011000
# Time=2535 | PC=113 | instr_word=100011000 | core_instr=000011000 | cpu_state=00 | done=0
# T=2535 | cycle=251 | PC=71 | instr=100011000 | d_we=0 | d_addr=00 | d_wdata=ff | done=0 | R0=0 | R1=0 | R2=28 | R3=255
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=255
# DEBUG: clk=2545 | state=1 | opcode=1000 | rs=0 | rd=255 | core_instr=100011000
# Time=2545 | PC=114 | instr_word=111011000 | core_instr=100011000 | cpu_state=01 | done=0
# T=2545 | cycle=252 | PC=72 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=ff | done=0 | R0=0 | R1=0 | R2=28 | R3=255
# REGFILE: Write 0 to regs[3] at time 2555
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=255
# DEBUG: clk=2555 | state=2 | opcode=1000 | rs=0 | rd=255 | core_instr=100011000
# Time=2555 | PC=114 | instr_word=111011000 | core_instr=100011000 | cpu_state=10 | done=0
# T=2555 | cycle=253 | PC=72 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=ff | done=0 | R0=0 | R1=0 | R2=28 | R3=255
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2565 | state=0 | opcode=1000 | rs=0 | rd=0 | core_instr=100011000
# Time=2565 | PC=114 | instr_word=111011000 | core_instr=100011000 | cpu_state=00 | done=0
# T=2565 | cycle=254 | PC=72 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2575 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=2575 | PC=115 | instr_word=000010111 | core_instr=111011000 | cpu_state=01 | done=0
# T=2575 | cycle=255 | PC=73 | instr=000010111 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2585 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=2585 | PC=115 | instr_word=000010111 | core_instr=111011000 | cpu_state=00 | done=0
# T=2585 | cycle=256 | PC=73 | instr=000010111 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# REGFILE: Write 28 to regs[2] at time 2595
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2595 | state=1 | opcode=0000 | rs=0 | rd=28 | core_instr=000010111
# Time=2595 | PC=116 | instr_word=100011010 | core_instr=000010111 | cpu_state=01 | done=0
# T=2595 | cycle=257 | PC=74 | instr=100011010 | d_we=0 | d_addr=00 | d_wdata=1c | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2605 | state=0 | opcode=0000 | rs=0 | rd=28 | core_instr=000010111
# Time=2605 | PC=116 | instr_word=100011010 | core_instr=000010111 | cpu_state=00 | done=0
# T=2605 | cycle=258 | PC=74 | instr=100011010 | d_we=0 | d_addr=00 | d_wdata=1c | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2615 | state=1 | opcode=1000 | rs=0 | rd=0 | core_instr=100011010
# Time=2615 | PC=117 | instr_word=010100000 | core_instr=100011010 | cpu_state=01 | done=0
# T=2615 | cycle=259 | PC=75 | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# REGFILE: Write 0 to regs[3] at time 2625
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2625 | state=2 | opcode=1000 | rs=0 | rd=0 | core_instr=100011010
# Time=2625 | PC=117 | instr_word=010100000 | core_instr=100011010 | cpu_state=10 | done=0
# T=2625 | cycle=260 | PC=75 | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2635 | state=0 | opcode=1000 | rs=0 | rd=0 | core_instr=100011010
# Time=2635 | PC=117 | instr_word=010100000 | core_instr=100011010 | cpu_state=00 | done=0
# T=2635 | cycle=261 | PC=75 | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# REGFILE: Write 0 to regs[0] at time 2645
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2645 | state=1 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=2645 | PC=118 | instr_word=010101000 | core_instr=010100000 | cpu_state=01 | done=0
# T=2645 | cycle=262 | PC=76 | instr=010101000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2655 | state=0 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=2655 | PC=118 | instr_word=010101000 | core_instr=010100000 | cpu_state=00 | done=0
# T=2655 | cycle=263 | PC=76 | instr=010101000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# REGFILE: Write 0 to regs[1] at time 2665
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2665 | state=1 | opcode=0101 | rs=0 | rd=0 | core_instr=010101000
# Time=2665 | PC=119 | instr_word=111011000 | core_instr=010101000 | cpu_state=01 | done=0
# T=2665 | cycle=264 | PC=77 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2675 | state=0 | opcode=0101 | rs=0 | rd=0 | core_instr=010101000
# Time=2675 | PC=119 | instr_word=111011000 | core_instr=010101000 | cpu_state=00 | done=0
# T=2675 | cycle=265 | PC=77 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2685 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=2685 | PC=120 | instr_word=000011000 | core_instr=111011000 | cpu_state=01 | done=0
# T=2685 | cycle=266 | PC=78 | instr=000011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2695 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=2695 | PC=120 | instr_word=000011000 | core_instr=111011000 | cpu_state=00 | done=0
# T=2695 | cycle=267 | PC=78 | instr=000011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# REGFILE: Write 0 to regs[3] at time 2705
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2705 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000011000
# Time=2705 | PC=121 | instr_word=100111000 | core_instr=000011000 | cpu_state=01 | done=0
# T=2705 | cycle=268 | PC=79 | instr=100111000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2715 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000011000
# Time=2715 | PC=121 | instr_word=100111000 | core_instr=000011000 | cpu_state=00 | done=0
# T=2715 | cycle=269 | PC=79 | instr=100111000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2725 | state=1 | opcode=1001 | rs=0 | rd=0 | core_instr=100111000
# Time=2725 | PC=122 | instr_word=111011000 | core_instr=100111000 | cpu_state=01 | done=0
# T=2725 | cycle=270 | PC=7a | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# STORE: mem[0] <= 0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2735 | state=2 | opcode=1001 | rs=0 | rd=0 | core_instr=100111000
# Time=2735 | PC=122 | instr_word=111011000 | core_instr=100111000 | cpu_state=10 | done=0
# DATA_MEM: Write 0 to mem[0] at time 2735
# T=2735 | cycle=271 | PC=7a | instr=111011000 | d_we=1 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# [2735] STORE: mem[0] <= 00
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2745 | state=0 | opcode=1001 | rs=0 | rd=0 | core_instr=100111000
# Time=2745 | PC=122 | instr_word=111011000 | core_instr=100111000 | cpu_state=00 | done=0
# T=2745 | cycle=272 | PC=7a | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2755 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=2755 | PC=123 | instr_word=000010111 | core_instr=111011000 | cpu_state=01 | done=0
# T=2755 | cycle=273 | PC=7b | instr=000010111 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2765 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=2765 | PC=123 | instr_word=000010111 | core_instr=111011000 | cpu_state=00 | done=0
# T=2765 | cycle=274 | PC=7b | instr=000010111 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# REGFILE: Write 28 to regs[2] at time 2775
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2775 | state=1 | opcode=0000 | rs=0 | rd=28 | core_instr=000010111
# Time=2775 | PC=124 | instr_word=100111010 | core_instr=000010111 | cpu_state=01 | done=0
# T=2775 | cycle=275 | PC=7c | instr=100111010 | d_we=0 | d_addr=00 | d_wdata=1c | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2785 | state=0 | opcode=0000 | rs=0 | rd=28 | core_instr=000010111
# Time=2785 | PC=124 | instr_word=100111010 | core_instr=000010111 | cpu_state=00 | done=0
# T=2785 | cycle=276 | PC=7c | instr=100111010 | d_we=0 | d_addr=00 | d_wdata=1c | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2795 | state=1 | opcode=1001 | rs=0 | rd=0 | core_instr=100111010
# Time=2795 | PC=125 | instr_word=110011100 | core_instr=100111010 | cpu_state=01 | done=0
# T=2795 | cycle=277 | PC=7d | instr=110011100 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# STORE: mem[0] <= 0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2805 | state=2 | opcode=1001 | rs=0 | rd=0 | core_instr=100111010
# Time=2805 | PC=125 | instr_word=110011100 | core_instr=100111010 | cpu_state=10 | done=0
# DATA_MEM: Write 0 to mem[0] at time 2805
# T=2805 | cycle=278 | PC=7d | instr=110011100 | d_we=1 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# [2805] STORE: mem[0] <= 00
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2815 | state=0 | opcode=1001 | rs=0 | rd=0 | core_instr=100111010
# Time=2815 | PC=125 | instr_word=110011100 | core_instr=100111010 | cpu_state=00 | done=0
# T=2815 | cycle=279 | PC=7d | instr=110011100 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2825 | state=1 | opcode=1100 | rs=28 | rd=0 | core_instr=110011100
# Time=2825 | PC=126 | instr_word=111011000 | core_instr=110011100 | cpu_state=01 | done=0
# T=2825 | cycle=280 | PC=7e | instr=111011000 | d_we=0 | d_addr=1c | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2835 | state=0 | opcode=1100 | rs=28 | rd=0 | core_instr=110011100
# Time=2835 | PC=126 | instr_word=111011000 | core_instr=110011100 | cpu_state=00 | done=0
# T=2835 | cycle=281 | PC=7e | instr=111011000 | d_we=0 | d_addr=1c | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2845 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=2845 | PC=127 | instr_word=000010101 | core_instr=111011000 | cpu_state=01 | done=0
# T=2845 | cycle=282 | PC=7f | instr=000010101 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2855 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=2855 | PC=127 | instr_word=000010101 | core_instr=111011000 | cpu_state=00 | done=0
# T=2855 | cycle=283 | PC=7f | instr=000010101 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# REGFILE: Write 56 to regs[2] at time 2865
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=28 [3]=0
# DEBUG: clk=2865 | state=1 | opcode=0000 | rs=28 | rd=28 | core_instr=000010101
# Time=2865 | PC=128 | instr_word=100011010 | core_instr=000010101 | cpu_state=01 | done=0
# T=2865 | cycle=284 | PC=80 | instr=100011010 | d_we=0 | d_addr=1c | d_wdata=1c | done=0 | R0=0 | R1=0 | R2=28 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=56 [3]=0
# DEBUG: clk=2875 | state=0 | opcode=0000 | rs=56 | rd=56 | core_instr=000010101
# Time=2875 | PC=128 | instr_word=100011010 | core_instr=000010101 | cpu_state=00 | done=0
# T=2875 | cycle=285 | PC=80 | instr=100011010 | d_we=0 | d_addr=38 | d_wdata=38 | done=0 | R0=0 | R1=0 | R2=56 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=56 [3]=0
# DEBUG: clk=2885 | state=1 | opcode=1000 | rs=0 | rd=0 | core_instr=100011010
# Time=2885 | PC=129 | instr_word=111011000 | core_instr=100011010 | cpu_state=01 | done=0
# T=2885 | cycle=286 | PC=81 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=56 | R3=0
# REGFILE: Write 0 to regs[3] at time 2895
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=56 [3]=0
# DEBUG: clk=2895 | state=2 | opcode=1000 | rs=0 | rd=0 | core_instr=100011010
# Time=2895 | PC=129 | instr_word=111011000 | core_instr=100011010 | cpu_state=10 | done=0
# T=2895 | cycle=287 | PC=81 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=56 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=56 [3]=0
# DEBUG: clk=2905 | state=0 | opcode=1000 | rs=0 | rd=0 | core_instr=100011010
# Time=2905 | PC=129 | instr_word=111011000 | core_instr=100011010 | cpu_state=00 | done=0
# T=2905 | cycle=288 | PC=81 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=56 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=56 [3]=0
# DEBUG: clk=2915 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=2915 | PC=130 | instr_word=000010111 | core_instr=111011000 | cpu_state=01 | done=0
# T=2915 | cycle=289 | PC=82 | instr=000010111 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=56 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=56 [3]=0
# DEBUG: clk=2925 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=2925 | PC=130 | instr_word=000010111 | core_instr=111011000 | cpu_state=00 | done=0
# T=2925 | cycle=290 | PC=82 | instr=000010111 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=56 | R3=0
# REGFILE: Write 56 to regs[2] at time 2935
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=56 [3]=0
# DEBUG: clk=2935 | state=1 | opcode=0000 | rs=0 | rd=56 | core_instr=000010111
# Time=2935 | PC=131 | instr_word=100011100 | core_instr=000010111 | cpu_state=01 | done=0
# T=2935 | cycle=291 | PC=83 | instr=100011100 | d_we=0 | d_addr=00 | d_wdata=38 | done=0 | R0=0 | R1=0 | R2=56 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=56 [3]=0
# DEBUG: clk=2945 | state=0 | opcode=0000 | rs=0 | rd=56 | core_instr=000010111
# Time=2945 | PC=131 | instr_word=100011100 | core_instr=000010111 | cpu_state=00 | done=0
# T=2945 | cycle=292 | PC=83 | instr=100011100 | d_we=0 | d_addr=00 | d_wdata=38 | done=0 | R0=0 | R1=0 | R2=56 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=56 [3]=0
# DEBUG: clk=2955 | state=1 | opcode=1000 | rs=56 | rd=0 | core_instr=100011100
# Time=2955 | PC=132 | instr_word=000001100 | core_instr=100011100 | cpu_state=01 | done=0
# T=2955 | cycle=293 | PC=84 | instr=000001100 | d_we=0 | d_addr=38 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=56 | R3=0
# REGFILE: Write 0 to regs[3] at time 2965
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=56 [3]=0
# DEBUG: clk=2965 | state=2 | opcode=1000 | rs=56 | rd=0 | core_instr=100011100
# Time=2965 | PC=132 | instr_word=000001100 | core_instr=100011100 | cpu_state=10 | done=0
# T=2965 | cycle=294 | PC=84 | instr=000001100 | d_we=0 | d_addr=38 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=56 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=56 [3]=0
# DEBUG: clk=2975 | state=0 | opcode=1000 | rs=56 | rd=0 | core_instr=100011100
# Time=2975 | PC=132 | instr_word=000001100 | core_instr=100011100 | cpu_state=00 | done=0
# T=2975 | cycle=295 | PC=84 | instr=000001100 | d_we=0 | d_addr=38 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=56 | R3=0
# REGFILE: Write 56 to regs[1] at time 2985
# REGFILE: After clk/reset, [0]=0 [1]=0 [2]=56 [3]=0
# DEBUG: clk=2985 | state=1 | opcode=0000 | rs=56 | rd=0 | core_instr=000001100
# Time=2985 | PC=133 | instr_word=011000000 | core_instr=000001100 | cpu_state=01 | done=0
# T=2985 | cycle=296 | PC=85 | instr=011000000 | d_we=0 | d_addr=38 | d_wdata=00 | done=0 | R0=0 | R1=0 | R2=56 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=56 [2]=56 [3]=0
# DEBUG: clk=2995 | state=0 | opcode=0000 | rs=56 | rd=56 | core_instr=000001100
# Time=2995 | PC=133 | instr_word=011000000 | core_instr=000001100 | cpu_state=00 | done=0
# T=2995 | cycle=297 | PC=85 | instr=011000000 | d_we=0 | d_addr=38 | d_wdata=38 | done=0 | R0=0 | R1=56 | R2=56 | R3=0
# REGFILE: Write 0 to regs[0] at time 3005
# REGFILE: After clk/reset, [0]=0 [1]=56 [2]=56 [3]=0
# DEBUG: clk=3005 | state=1 | opcode=0110 | rs=0 | rd=0 | core_instr=011000000
# Time=3005 | PC=134 | instr_word=000000010 | core_instr=011000000 | cpu_state=01 | done=0
# T=3005 | cycle=298 | PC=86 | instr=000000010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=56 | R2=56 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=56 [2]=56 [3]=0
# DEBUG: clk=3015 | state=0 | opcode=0110 | rs=0 | rd=0 | core_instr=011000000
# Time=3015 | PC=134 | instr_word=000000010 | core_instr=011000000 | cpu_state=00 | done=0
# T=3015 | cycle=299 | PC=86 | instr=000000010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=56 | R2=56 | R3=0
# REGFILE: Write 56 to regs[0] at time 3025
# REGFILE: After clk/reset, [0]=0 [1]=56 [2]=56 [3]=0
# DEBUG: clk=3025 | state=1 | opcode=0000 | rs=56 | rd=0 | core_instr=000000010
# Time=3025 | PC=135 | instr_word=111011000 | core_instr=000000010 | cpu_state=01 | done=0
# T=3025 | cycle=300 | PC=87 | instr=111011000 | d_we=0 | d_addr=38 | d_wdata=00 | done=0 | R0=0 | R1=56 | R2=56 | R3=0
# REGFILE: After clk/reset, [0]=56 [1]=56 [2]=56 [3]=0
# DEBUG: clk=3035 | state=0 | opcode=0000 | rs=56 | rd=56 | core_instr=000000010
# Time=3035 | PC=135 | instr_word=111011000 | core_instr=000000010 | cpu_state=00 | done=0
# T=3035 | cycle=301 | PC=87 | instr=111011000 | d_we=0 | d_addr=38 | d_wdata=38 | done=0 | R0=56 | R1=56 | R2=56 | R3=0
# REGFILE: After clk/reset, [0]=56 [1]=56 [2]=56 [3]=0
# DEBUG: clk=3045 | state=1 | opcode=1110 | rs=56 | rd=0 | core_instr=111011000
# Time=3045 | PC=136 | instr_word=000010110 | core_instr=111011000 | cpu_state=01 | done=0
# T=3045 | cycle=302 | PC=88 | instr=000010110 | d_we=0 | d_addr=38 | d_wdata=00 | done=0 | R0=56 | R1=56 | R2=56 | R3=0
# REGFILE: After clk/reset, [0]=56 [1]=56 [2]=56 [3]=0
# DEBUG: clk=3055 | state=0 | opcode=1110 | rs=56 | rd=0 | core_instr=111011000
# Time=3055 | PC=136 | instr_word=000010110 | core_instr=111011000 | cpu_state=00 | done=0
# T=3055 | cycle=303 | PC=88 | instr=000010110 | d_we=0 | d_addr=38 | d_wdata=00 | done=0 | R0=56 | R1=56 | R2=56 | R3=0
# REGFILE: Write 56 to regs[2] at time 3065
# REGFILE: After clk/reset, [0]=56 [1]=56 [2]=56 [3]=0
# DEBUG: clk=3065 | state=1 | opcode=0000 | rs=0 | rd=56 | core_instr=000010110
# Time=3065 | PC=137 | instr_word=100011100 | core_instr=000010110 | cpu_state=01 | done=0
# T=3065 | cycle=304 | PC=89 | instr=100011100 | d_we=0 | d_addr=00 | d_wdata=38 | done=0 | R0=56 | R1=56 | R2=56 | R3=0
# REGFILE: After clk/reset, [0]=56 [1]=56 [2]=56 [3]=0
# DEBUG: clk=3075 | state=0 | opcode=0000 | rs=0 | rd=56 | core_instr=000010110
# Time=3075 | PC=137 | instr_word=100011100 | core_instr=000010110 | cpu_state=00 | done=0
# T=3075 | cycle=305 | PC=89 | instr=100011100 | d_we=0 | d_addr=00 | d_wdata=38 | done=0 | R0=56 | R1=56 | R2=56 | R3=0
# REGFILE: After clk/reset, [0]=56 [1]=56 [2]=56 [3]=0
# DEBUG: clk=3085 | state=1 | opcode=1000 | rs=56 | rd=0 | core_instr=100011100
# Time=3085 | PC=138 | instr_word=111011000 | core_instr=100011100 | cpu_state=01 | done=0
# T=3085 | cycle=306 | PC=8a | instr=111011000 | d_we=0 | d_addr=38 | d_wdata=00 | done=0 | R0=56 | R1=56 | R2=56 | R3=0
# REGFILE: Write 0 to regs[3] at time 3095
# REGFILE: After clk/reset, [0]=56 [1]=56 [2]=56 [3]=0
# DEBUG: clk=3095 | state=2 | opcode=1000 | rs=56 | rd=0 | core_instr=100011100
# Time=3095 | PC=138 | instr_word=111011000 | core_instr=100011100 | cpu_state=10 | done=0
# T=3095 | cycle=307 | PC=8a | instr=111011000 | d_we=0 | d_addr=38 | d_wdata=00 | done=0 | R0=56 | R1=56 | R2=56 | R3=0
# REGFILE: After clk/reset, [0]=56 [1]=56 [2]=56 [3]=0
# DEBUG: clk=3105 | state=0 | opcode=1000 | rs=56 | rd=0 | core_instr=100011100
# Time=3105 | PC=138 | instr_word=111011000 | core_instr=100011100 | cpu_state=00 | done=0
# T=3105 | cycle=308 | PC=8a | instr=111011000 | d_we=0 | d_addr=38 | d_wdata=00 | done=0 | R0=56 | R1=56 | R2=56 | R3=0
# REGFILE: After clk/reset, [0]=56 [1]=56 [2]=56 [3]=0
# DEBUG: clk=3115 | state=1 | opcode=1110 | rs=56 | rd=0 | core_instr=111011000
# Time=3115 | PC=139 | instr_word=000011000 | core_instr=111011000 | cpu_state=01 | done=0
# T=3115 | cycle=309 | PC=8b | instr=000011000 | d_we=0 | d_addr=38 | d_wdata=00 | done=0 | R0=56 | R1=56 | R2=56 | R3=0
# REGFILE: After clk/reset, [0]=56 [1]=56 [2]=56 [3]=0
# DEBUG: clk=3125 | state=0 | opcode=1110 | rs=56 | rd=0 | core_instr=111011000
# Time=3125 | PC=139 | instr_word=000011000 | core_instr=111011000 | cpu_state=00 | done=0
# T=3125 | cycle=310 | PC=8b | instr=000011000 | d_we=0 | d_addr=38 | d_wdata=00 | done=0 | R0=56 | R1=56 | R2=56 | R3=0
# REGFILE: Write 56 to regs[3] at time 3135
# REGFILE: After clk/reset, [0]=56 [1]=56 [2]=56 [3]=0
# DEBUG: clk=3135 | state=1 | opcode=0000 | rs=56 | rd=0 | core_instr=000011000
# Time=3135 | PC=140 | instr_word=100011110 | core_instr=000011000 | cpu_state=01 | done=0
# T=3135 | cycle=311 | PC=8c | instr=100011110 | d_we=0 | d_addr=38 | d_wdata=00 | done=0 | R0=56 | R1=56 | R2=56 | R3=0
# REGFILE: After clk/reset, [0]=56 [1]=56 [2]=56 [3]=56
# DEBUG: clk=3145 | state=0 | opcode=0000 | rs=56 | rd=56 | core_instr=000011000
# Time=3145 | PC=140 | instr_word=100011110 | core_instr=000011000 | cpu_state=00 | done=0
# T=3145 | cycle=312 | PC=8c | instr=100011110 | d_we=0 | d_addr=38 | d_wdata=38 | done=0 | R0=56 | R1=56 | R2=56 | R3=56
# REGFILE: After clk/reset, [0]=56 [1]=56 [2]=56 [3]=56
# DEBUG: clk=3155 | state=1 | opcode=1000 | rs=56 | rd=56 | core_instr=100011110
# Time=3155 | PC=141 | instr_word=000010110 | core_instr=100011110 | cpu_state=01 | done=0
# T=3155 | cycle=313 | PC=8d | instr=000010110 | d_we=0 | d_addr=38 | d_wdata=38 | done=0 | R0=56 | R1=56 | R2=56 | R3=56
# REGFILE: Write 0 to regs[3] at time 3165
# REGFILE: After clk/reset, [0]=56 [1]=56 [2]=56 [3]=56
# DEBUG: clk=3165 | state=2 | opcode=1000 | rs=56 | rd=56 | core_instr=100011110
# Time=3165 | PC=141 | instr_word=000010110 | core_instr=100011110 | cpu_state=10 | done=0
# T=3165 | cycle=314 | PC=8d | instr=000010110 | d_we=0 | d_addr=38 | d_wdata=38 | done=0 | R0=56 | R1=56 | R2=56 | R3=56
# REGFILE: After clk/reset, [0]=56 [1]=56 [2]=56 [3]=0
# DEBUG: clk=3175 | state=0 | opcode=1000 | rs=0 | rd=0 | core_instr=100011110
# Time=3175 | PC=141 | instr_word=000010110 | core_instr=100011110 | cpu_state=00 | done=0
# T=3175 | cycle=315 | PC=8d | instr=000010110 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=56 | R1=56 | R2=56 | R3=0
# REGFILE: Write 56 to regs[2] at time 3185
# REGFILE: After clk/reset, [0]=56 [1]=56 [2]=56 [3]=0
# DEBUG: clk=3185 | state=1 | opcode=0000 | rs=0 | rd=56 | core_instr=000010110
# Time=3185 | PC=142 | instr_word=101100001 | core_instr=000010110 | cpu_state=01 | done=0
# T=3185 | cycle=316 | PC=8e | instr=101100001 | d_we=0 | d_addr=00 | d_wdata=38 | done=0 | R0=56 | R1=56 | R2=56 | R3=0
# REGFILE: After clk/reset, [0]=56 [1]=56 [2]=56 [3]=0
# DEBUG: clk=3195 | state=0 | opcode=0000 | rs=0 | rd=56 | core_instr=000010110
# Time=3195 | PC=142 | instr_word=101100001 | core_instr=000010110 | cpu_state=00 | done=0
# T=3195 | cycle=317 | PC=8e | instr=101100001 | d_we=0 | d_addr=00 | d_wdata=38 | done=0 | R0=56 | R1=56 | R2=56 | R3=0
# REGFILE: After clk/reset, [0]=56 [1]=56 [2]=56 [3]=0
# DEBUG: clk=3205 | state=1 | opcode=1011 | rs=56 | rd=56 | core_instr=101100001
# Time=3205 | PC=143 | instr_word=011110001 | core_instr=101100001 | cpu_state=01 | done=0
# T=3205 | cycle=318 | PC=8f | instr=011110001 | d_we=0 | d_addr=38 | d_wdata=38 | done=0 | R0=56 | R1=56 | R2=56 | R3=0
# REGFILE: After clk/reset, [0]=56 [1]=56 [2]=56 [3]=0
# DEBUG: clk=3215 | state=0 | opcode=1011 | rs=56 | rd=56 | core_instr=101100001
# Time=3215 | PC=143 | instr_word=011110001 | core_instr=101100001 | cpu_state=00 | done=0
# T=3215 | cycle=319 | PC=8f | instr=011110001 | d_we=0 | d_addr=38 | d_wdata=38 | done=0 | R0=56 | R1=56 | R2=56 | R3=0
# REGFILE: Write 57 to regs[2] at time 3225
# REGFILE: After clk/reset, [0]=56 [1]=56 [2]=56 [3]=0
# DEBUG: clk=3225 | state=1 | opcode=0111 | rs=56 | rd=56 | core_instr=011110001
# Time=3225 | PC=144 | instr_word=011001000 | core_instr=011110001 | cpu_state=01 | done=0
# T=3225 | cycle=320 | PC=90 | instr=011001000 | d_we=0 | d_addr=38 | d_wdata=38 | done=0 | R0=56 | R1=56 | R2=56 | R3=0
# REGFILE: After clk/reset, [0]=56 [1]=56 [2]=57 [3]=0
# DEBUG: clk=3235 | state=0 | opcode=0111 | rs=56 | rd=57 | core_instr=011110001
# Time=3235 | PC=144 | instr_word=011001000 | core_instr=011110001 | cpu_state=00 | done=0
# T=3235 | cycle=321 | PC=90 | instr=011001000 | d_we=0 | d_addr=38 | d_wdata=39 | done=0 | R0=56 | R1=56 | R2=57 | R3=0
# REGFILE: Write 0 to regs[1] at time 3245
# REGFILE: After clk/reset, [0]=56 [1]=56 [2]=57 [3]=0
# DEBUG: clk=3245 | state=1 | opcode=0110 | rs=56 | rd=56 | core_instr=011001000
# Time=3245 | PC=145 | instr_word=000001100 | core_instr=011001000 | cpu_state=01 | done=0
# T=3245 | cycle=322 | PC=91 | instr=000001100 | d_we=0 | d_addr=38 | d_wdata=38 | done=0 | R0=56 | R1=56 | R2=57 | R3=0
# REGFILE: After clk/reset, [0]=56 [1]=0 [2]=57 [3]=0
# DEBUG: clk=3255 | state=0 | opcode=0110 | rs=56 | rd=0 | core_instr=011001000
# Time=3255 | PC=145 | instr_word=000001100 | core_instr=011001000 | cpu_state=00 | done=0
# T=3255 | cycle=323 | PC=91 | instr=000001100 | d_we=0 | d_addr=38 | d_wdata=00 | done=0 | R0=56 | R1=0 | R2=57 | R3=0
# REGFILE: Write 57 to regs[1] at time 3265
# REGFILE: After clk/reset, [0]=56 [1]=0 [2]=57 [3]=0
# DEBUG: clk=3265 | state=1 | opcode=0000 | rs=57 | rd=0 | core_instr=000001100
# Time=3265 | PC=146 | instr_word=011000000 | core_instr=000001100 | cpu_state=01 | done=0
# T=3265 | cycle=324 | PC=92 | instr=011000000 | d_we=0 | d_addr=39 | d_wdata=00 | done=0 | R0=56 | R1=0 | R2=57 | R3=0
# REGFILE: After clk/reset, [0]=56 [1]=57 [2]=57 [3]=0
# DEBUG: clk=3275 | state=0 | opcode=0000 | rs=57 | rd=57 | core_instr=000001100
# Time=3275 | PC=146 | instr_word=011000000 | core_instr=000001100 | cpu_state=00 | done=0
# T=3275 | cycle=325 | PC=92 | instr=011000000 | d_we=0 | d_addr=39 | d_wdata=39 | done=0 | R0=56 | R1=57 | R2=57 | R3=0
# REGFILE: Write 0 to regs[0] at time 3285
# REGFILE: After clk/reset, [0]=56 [1]=57 [2]=57 [3]=0
# DEBUG: clk=3285 | state=1 | opcode=0110 | rs=56 | rd=56 | core_instr=011000000
# Time=3285 | PC=147 | instr_word=000000010 | core_instr=011000000 | cpu_state=01 | done=0
# T=3285 | cycle=326 | PC=93 | instr=000000010 | d_we=0 | d_addr=38 | d_wdata=38 | done=0 | R0=56 | R1=57 | R2=57 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=57 [2]=57 [3]=0
# DEBUG: clk=3295 | state=0 | opcode=0110 | rs=0 | rd=0 | core_instr=011000000
# Time=3295 | PC=147 | instr_word=000000010 | core_instr=011000000 | cpu_state=00 | done=0
# T=3295 | cycle=327 | PC=93 | instr=000000010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=57 | R2=57 | R3=0
# REGFILE: Write 57 to regs[0] at time 3305
# REGFILE: After clk/reset, [0]=0 [1]=57 [2]=57 [3]=0
# DEBUG: clk=3305 | state=1 | opcode=0000 | rs=57 | rd=0 | core_instr=000000010
# Time=3305 | PC=148 | instr_word=010000000 | core_instr=000000010 | cpu_state=01 | done=0
# T=3305 | cycle=328 | PC=94 | instr=010000000 | d_we=0 | d_addr=39 | d_wdata=00 | done=0 | R0=0 | R1=57 | R2=57 | R3=0
# REGFILE: After clk/reset, [0]=57 [1]=57 [2]=57 [3]=0
# DEBUG: clk=3315 | state=0 | opcode=0000 | rs=57 | rd=57 | core_instr=000000010
# Time=3315 | PC=148 | instr_word=010000000 | core_instr=000000010 | cpu_state=00 | done=0
# T=3315 | cycle=329 | PC=94 | instr=010000000 | d_we=0 | d_addr=39 | d_wdata=39 | done=0 | R0=57 | R1=57 | R2=57 | R3=0
# REGFILE: Write 114 to regs[0] at time 3325
# REGFILE: After clk/reset, [0]=57 [1]=57 [2]=57 [3]=0
# DEBUG: clk=3325 | state=1 | opcode=0100 | rs=57 | rd=57 | core_instr=010000000
# Time=3325 | PC=149 | instr_word=101101001 | core_instr=010000000 | cpu_state=01 | done=0
# T=3325 | cycle=330 | PC=95 | instr=101101001 | d_we=0 | d_addr=39 | d_wdata=39 | done=0 | R0=57 | R1=57 | R2=57 | R3=0
# REGFILE: After clk/reset, [0]=114 [1]=57 [2]=57 [3]=0
# DEBUG: clk=3335 | state=0 | opcode=0100 | rs=114 | rd=114 | core_instr=010000000
# Time=3335 | PC=149 | instr_word=101101001 | core_instr=010000000 | cpu_state=00 | done=0
# T=3335 | cycle=331 | PC=95 | instr=101101001 | d_we=0 | d_addr=72 | d_wdata=72 | done=0 | R0=114 | R1=57 | R2=57 | R3=0
# REGFILE: After clk/reset, [0]=114 [1]=57 [2]=57 [3]=0
# DEBUG: clk=3345 | state=1 | opcode=1011 | rs=114 | rd=57 | core_instr=101101001
# Time=3345 | PC=150 | instr_word=010101000 | core_instr=101101001 | cpu_state=01 | done=0
# T=3345 | cycle=332 | PC=96 | instr=010101000 | d_we=0 | d_addr=72 | d_wdata=39 | done=0 | R0=114 | R1=57 | R2=57 | R3=0
# REGFILE: After clk/reset, [0]=114 [1]=57 [2]=57 [3]=0
# DEBUG: clk=3355 | state=0 | opcode=1011 | rs=114 | rd=57 | core_instr=101101001
# Time=3355 | PC=150 | instr_word=010101000 | core_instr=101101001 | cpu_state=00 | done=0
# T=3355 | cycle=333 | PC=96 | instr=010101000 | d_we=0 | d_addr=72 | d_wdata=39 | done=0 | R0=114 | R1=57 | R2=57 | R3=0
# REGFILE: Write 28 to regs[1] at time 3365
# REGFILE: After clk/reset, [0]=114 [1]=57 [2]=57 [3]=0
# DEBUG: clk=3365 | state=1 | opcode=0101 | rs=114 | rd=57 | core_instr=010101000
# Time=3365 | PC=151 | instr_word=010110000 | core_instr=010101000 | cpu_state=01 | done=0
# T=3365 | cycle=334 | PC=97 | instr=010110000 | d_we=0 | d_addr=72 | d_wdata=39 | done=0 | R0=114 | R1=57 | R2=57 | R3=0
# REGFILE: After clk/reset, [0]=114 [1]=28 [2]=57 [3]=0
# DEBUG: clk=3375 | state=0 | opcode=0101 | rs=114 | rd=28 | core_instr=010101000
# Time=3375 | PC=151 | instr_word=010110000 | core_instr=010101000 | cpu_state=00 | done=0
# T=3375 | cycle=335 | PC=97 | instr=010110000 | d_we=0 | d_addr=72 | d_wdata=1c | done=0 | R0=114 | R1=28 | R2=57 | R3=0
# REGFILE: Write 28 to regs[2] at time 3385
# REGFILE: After clk/reset, [0]=114 [1]=28 [2]=57 [3]=0
# DEBUG: clk=3385 | state=1 | opcode=0101 | rs=114 | rd=57 | core_instr=010110000
# Time=3385 | PC=152 | instr_word=111011000 | core_instr=010110000 | cpu_state=01 | done=0
# T=3385 | cycle=336 | PC=98 | instr=111011000 | d_we=0 | d_addr=72 | d_wdata=39 | done=0 | R0=114 | R1=28 | R2=57 | R3=0
# REGFILE: After clk/reset, [0]=114 [1]=28 [2]=28 [3]=0
# DEBUG: clk=3395 | state=0 | opcode=0101 | rs=114 | rd=28 | core_instr=010110000
# Time=3395 | PC=152 | instr_word=111011000 | core_instr=010110000 | cpu_state=00 | done=0
# T=3395 | cycle=337 | PC=98 | instr=111011000 | d_we=0 | d_addr=72 | d_wdata=1c | done=0 | R0=114 | R1=28 | R2=28 | R3=0
# REGFILE: After clk/reset, [0]=114 [1]=28 [2]=28 [3]=0
# DEBUG: clk=3405 | state=1 | opcode=1110 | rs=114 | rd=0 | core_instr=111011000
# Time=3405 | PC=153 | instr_word=000010010 | core_instr=111011000 | cpu_state=01 | done=0
# T=3405 | cycle=338 | PC=99 | instr=000010010 | d_we=0 | d_addr=72 | d_wdata=00 | done=0 | R0=114 | R1=28 | R2=28 | R3=0
# REGFILE: After clk/reset, [0]=114 [1]=28 [2]=28 [3]=0
# DEBUG: clk=3415 | state=0 | opcode=1110 | rs=114 | rd=0 | core_instr=111011000
# Time=3415 | PC=153 | instr_word=000010010 | core_instr=111011000 | cpu_state=00 | done=0
# T=3415 | cycle=339 | PC=99 | instr=000010010 | d_we=0 | d_addr=72 | d_wdata=00 | done=0 | R0=114 | R1=28 | R2=28 | R3=0
# REGFILE: Write 56 to regs[2] at time 3425
# REGFILE: After clk/reset, [0]=114 [1]=28 [2]=28 [3]=0
# DEBUG: clk=3425 | state=1 | opcode=0000 | rs=28 | rd=28 | core_instr=000010010
# Time=3425 | PC=154 | instr_word=100011110 | core_instr=000010010 | cpu_state=01 | done=0
# T=3425 | cycle=340 | PC=9a | instr=100011110 | d_we=0 | d_addr=1c | d_wdata=1c | done=0 | R0=114 | R1=28 | R2=28 | R3=0
# REGFILE: After clk/reset, [0]=114 [1]=28 [2]=56 [3]=0
# DEBUG: clk=3435 | state=0 | opcode=0000 | rs=28 | rd=56 | core_instr=000010010
# Time=3435 | PC=154 | instr_word=100011110 | core_instr=000010010 | cpu_state=00 | done=0
# T=3435 | cycle=341 | PC=9a | instr=100011110 | d_we=0 | d_addr=1c | d_wdata=38 | done=0 | R0=114 | R1=28 | R2=56 | R3=0
# REGFILE: After clk/reset, [0]=114 [1]=28 [2]=56 [3]=0
# DEBUG: clk=3445 | state=1 | opcode=1000 | rs=0 | rd=0 | core_instr=100011110
# Time=3445 | PC=155 | instr_word=011111001 | core_instr=100011110 | cpu_state=01 | done=0
# T=3445 | cycle=342 | PC=9b | instr=011111001 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=114 | R1=28 | R2=56 | R3=0
# REGFILE: Write 0 to regs[3] at time 3455
# REGFILE: After clk/reset, [0]=114 [1]=28 [2]=56 [3]=0
# DEBUG: clk=3455 | state=2 | opcode=1000 | rs=0 | rd=0 | core_instr=100011110
# Time=3455 | PC=155 | instr_word=011111001 | core_instr=100011110 | cpu_state=10 | done=0
# T=3455 | cycle=343 | PC=9b | instr=011111001 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=114 | R1=28 | R2=56 | R3=0
# REGFILE: After clk/reset, [0]=114 [1]=28 [2]=56 [3]=0
# DEBUG: clk=3465 | state=0 | opcode=1000 | rs=0 | rd=0 | core_instr=100011110
# Time=3465 | PC=155 | instr_word=011111001 | core_instr=100011110 | cpu_state=00 | done=0
# T=3465 | cycle=344 | PC=9b | instr=011111001 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=114 | R1=28 | R2=56 | R3=0
# REGFILE: Write 115 to regs[3] at time 3475
# REGFILE: After clk/reset, [0]=114 [1]=28 [2]=56 [3]=0
# DEBUG: clk=3475 | state=1 | opcode=0111 | rs=114 | rd=0 | core_instr=011111001
# Time=3475 | PC=156 | instr_word=111011000 | core_instr=011111001 | cpu_state=01 | done=0
# T=3475 | cycle=345 | PC=9c | instr=111011000 | d_we=0 | d_addr=72 | d_wdata=00 | done=0 | R0=114 | R1=28 | R2=56 | R3=0
# REGFILE: After clk/reset, [0]=114 [1]=28 [2]=56 [3]=115
# DEBUG: clk=3485 | state=0 | opcode=0111 | rs=114 | rd=115 | core_instr=011111001
# Time=3485 | PC=156 | instr_word=111011000 | core_instr=011111001 | cpu_state=00 | done=0
# T=3485 | cycle=346 | PC=9c | instr=111011000 | d_we=0 | d_addr=72 | d_wdata=73 | done=0 | R0=114 | R1=28 | R2=56 | R3=115
# REGFILE: After clk/reset, [0]=114 [1]=28 [2]=56 [3]=115
# DEBUG: clk=3495 | state=1 | opcode=1110 | rs=114 | rd=115 | core_instr=111011000
# Time=3495 | PC=157 | instr_word=000010010 | core_instr=111011000 | cpu_state=01 | done=0
# T=3495 | cycle=347 | PC=9d | instr=000010010 | d_we=0 | d_addr=72 | d_wdata=73 | done=0 | R0=114 | R1=28 | R2=56 | R3=115
# REGFILE: After clk/reset, [0]=114 [1]=28 [2]=56 [3]=115
# DEBUG: clk=3505 | state=0 | opcode=1110 | rs=114 | rd=115 | core_instr=111011000
# Time=3505 | PC=157 | instr_word=000010010 | core_instr=111011000 | cpu_state=00 | done=0
# T=3505 | cycle=348 | PC=9d | instr=000010010 | d_we=0 | d_addr=72 | d_wdata=73 | done=0 | R0=114 | R1=28 | R2=56 | R3=115
# REGFILE: Write 84 to regs[2] at time 3515
# REGFILE: After clk/reset, [0]=114 [1]=28 [2]=56 [3]=115
# DEBUG: clk=3515 | state=1 | opcode=0000 | rs=28 | rd=56 | core_instr=000010010
# Time=3515 | PC=158 | instr_word=100111110 | core_instr=000010010 | cpu_state=01 | done=0
# T=3515 | cycle=349 | PC=9e | instr=100111110 | d_we=0 | d_addr=1c | d_wdata=38 | done=0 | R0=114 | R1=28 | R2=56 | R3=115
# REGFILE: After clk/reset, [0]=114 [1]=28 [2]=84 [3]=115
# DEBUG: clk=3525 | state=0 | opcode=0000 | rs=28 | rd=84 | core_instr=000010010
# Time=3525 | PC=158 | instr_word=100111110 | core_instr=000010010 | cpu_state=00 | done=0
# T=3525 | cycle=350 | PC=9e | instr=100111110 | d_we=0 | d_addr=1c | d_wdata=54 | done=0 | R0=114 | R1=28 | R2=84 | R3=115
# REGFILE: After clk/reset, [0]=114 [1]=28 [2]=84 [3]=115
# DEBUG: clk=3535 | state=1 | opcode=1001 | rs=115 | rd=115 | core_instr=100111110
# Time=3535 | PC=159 | instr_word=111011000 | core_instr=100111110 | cpu_state=01 | done=0
# T=3535 | cycle=351 | PC=9f | instr=111011000 | d_we=0 | d_addr=73 | d_wdata=73 | done=0 | R0=114 | R1=28 | R2=84 | R3=115
# STORE: mem[115] <= 115
# REGFILE: After clk/reset, [0]=114 [1]=28 [2]=84 [3]=115
# DEBUG: clk=3545 | state=2 | opcode=1001 | rs=115 | rd=115 | core_instr=100111110
# Time=3545 | PC=159 | instr_word=111011000 | core_instr=100111110 | cpu_state=10 | done=0
# DATA_MEM: Write 73 to mem[73] at time 3545
# T=3545 | cycle=352 | PC=9f | instr=111011000 | d_we=1 | d_addr=73 | d_wdata=73 | done=0 | R0=114 | R1=28 | R2=84 | R3=115
# [3545] STORE: mem[115] <= 73
# REGFILE: After clk/reset, [0]=114 [1]=28 [2]=84 [3]=115
# DEBUG: clk=3555 | state=0 | opcode=1001 | rs=115 | rd=115 | core_instr=100111110
# Time=3555 | PC=159 | instr_word=111011000 | core_instr=100111110 | cpu_state=00 | done=0
# T=3555 | cycle=353 | PC=9f | instr=111011000 | d_we=0 | d_addr=73 | d_wdata=73 | done=0 | R0=114 | R1=28 | R2=84 | R3=115
# REGFILE: After clk/reset, [0]=114 [1]=28 [2]=84 [3]=115
# DEBUG: clk=3565 | state=1 | opcode=1110 | rs=114 | rd=115 | core_instr=111011000
# Time=3565 | PC=160 | instr_word=000010000 | core_instr=111011000 | cpu_state=01 | done=0
# T=3565 | cycle=354 | PC=a0 | instr=000010000 | d_we=0 | d_addr=72 | d_wdata=73 | done=0 | R0=114 | R1=28 | R2=84 | R3=115
# REGFILE: After clk/reset, [0]=114 [1]=28 [2]=84 [3]=115
# DEBUG: clk=3575 | state=0 | opcode=1110 | rs=114 | rd=115 | core_instr=111011000
# Time=3575 | PC=160 | instr_word=000010000 | core_instr=111011000 | cpu_state=00 | done=0
# T=3575 | cycle=355 | PC=a0 | instr=000010000 | d_we=0 | d_addr=72 | d_wdata=73 | done=0 | R0=114 | R1=28 | R2=84 | R3=115
# REGFILE: Write 198 to regs[2] at time 3585
# REGFILE: After clk/reset, [0]=114 [1]=28 [2]=84 [3]=115
# DEBUG: clk=3585 | state=1 | opcode=0000 | rs=114 | rd=84 | core_instr=000010000
# Time=3585 | PC=161 | instr_word=100011000 | core_instr=000010000 | cpu_state=01 | done=0
# T=3585 | cycle=356 | PC=a1 | instr=100011000 | d_we=0 | d_addr=72 | d_wdata=54 | done=0 | R0=114 | R1=28 | R2=84 | R3=115
# REGFILE: After clk/reset, [0]=114 [1]=28 [2]=198 [3]=115
# DEBUG: clk=3595 | state=0 | opcode=0000 | rs=114 | rd=198 | core_instr=000010000
# Time=3595 | PC=161 | instr_word=100011000 | core_instr=000010000 | cpu_state=00 | done=0
# T=3595 | cycle=357 | PC=a1 | instr=100011000 | d_we=0 | d_addr=72 | d_wdata=c6 | done=0 | R0=114 | R1=28 | R2=198 | R3=115
# REGFILE: After clk/reset, [0]=114 [1]=28 [2]=198 [3]=115
# DEBUG: clk=3605 | state=1 | opcode=1000 | rs=114 | rd=115 | core_instr=100011000
# Time=3605 | PC=162 | instr_word=111011000 | core_instr=100011000 | cpu_state=01 | done=0
# T=3605 | cycle=358 | PC=a2 | instr=111011000 | d_we=0 | d_addr=72 | d_wdata=73 | done=0 | R0=114 | R1=28 | R2=198 | R3=115
# REGFILE: Write 0 to regs[3] at time 3615
# REGFILE: After clk/reset, [0]=114 [1]=28 [2]=198 [3]=115
# DEBUG: clk=3615 | state=2 | opcode=1000 | rs=114 | rd=115 | core_instr=100011000
# Time=3615 | PC=162 | instr_word=111011000 | core_instr=100011000 | cpu_state=10 | done=0
# T=3615 | cycle=359 | PC=a2 | instr=111011000 | d_we=0 | d_addr=72 | d_wdata=73 | done=0 | R0=114 | R1=28 | R2=198 | R3=115
# REGFILE: After clk/reset, [0]=114 [1]=28 [2]=198 [3]=0
# DEBUG: clk=3625 | state=0 | opcode=1000 | rs=114 | rd=0 | core_instr=100011000
# Time=3625 | PC=162 | instr_word=111011000 | core_instr=100011000 | cpu_state=00 | done=0
# T=3625 | cycle=360 | PC=a2 | instr=111011000 | d_we=0 | d_addr=72 | d_wdata=00 | done=0 | R0=114 | R1=28 | R2=198 | R3=0
# REGFILE: After clk/reset, [0]=114 [1]=28 [2]=198 [3]=0
# DEBUG: clk=3635 | state=1 | opcode=1110 | rs=114 | rd=0 | core_instr=111011000
# Time=3635 | PC=163 | instr_word=000010001 | core_instr=111011000 | cpu_state=01 | done=0
# T=3635 | cycle=361 | PC=a3 | instr=000010001 | d_we=0 | d_addr=72 | d_wdata=00 | done=0 | R0=114 | R1=28 | R2=198 | R3=0
# REGFILE: After clk/reset, [0]=114 [1]=28 [2]=198 [3]=0
# DEBUG: clk=3645 | state=0 | opcode=1110 | rs=114 | rd=0 | core_instr=111011000
# Time=3645 | PC=163 | instr_word=000010001 | core_instr=111011000 | cpu_state=00 | done=0
# T=3645 | cycle=362 | PC=a3 | instr=000010001 | d_we=0 | d_addr=72 | d_wdata=00 | done=0 | R0=114 | R1=28 | R2=198 | R3=0
# REGFILE: Write 56 to regs[2] at time 3655
# REGFILE: After clk/reset, [0]=114 [1]=28 [2]=198 [3]=0
# DEBUG: clk=3655 | state=1 | opcode=0000 | rs=114 | rd=198 | core_instr=000010001
# Time=3655 | PC=164 | instr_word=100011010 | core_instr=000010001 | cpu_state=01 | done=0
# T=3655 | cycle=363 | PC=a4 | instr=100011010 | d_we=0 | d_addr=72 | d_wdata=c6 | done=0 | R0=114 | R1=28 | R2=198 | R3=0
# REGFILE: After clk/reset, [0]=114 [1]=28 [2]=56 [3]=0
# DEBUG: clk=3665 | state=0 | opcode=0000 | rs=114 | rd=56 | core_instr=000010001
# Time=3665 | PC=164 | instr_word=100011010 | core_instr=000010001 | cpu_state=00 | done=0
# T=3665 | cycle=364 | PC=a4 | instr=100011010 | d_we=0 | d_addr=72 | d_wdata=38 | done=0 | R0=114 | R1=28 | R2=56 | R3=0
# REGFILE: After clk/reset, [0]=114 [1]=28 [2]=56 [3]=0
# DEBUG: clk=3675 | state=1 | opcode=1000 | rs=28 | rd=0 | core_instr=100011010
# Time=3675 | PC=165 | instr_word=000000010 | core_instr=100011010 | cpu_state=01 | done=0
# T=3675 | cycle=365 | PC=a5 | instr=000000010 | d_we=0 | d_addr=1c | d_wdata=00 | done=0 | R0=114 | R1=28 | R2=56 | R3=0
# REGFILE: Write 0 to regs[3] at time 3685
# REGFILE: After clk/reset, [0]=114 [1]=28 [2]=56 [3]=0
# DEBUG: clk=3685 | state=2 | opcode=1000 | rs=28 | rd=0 | core_instr=100011010
# Time=3685 | PC=165 | instr_word=000000010 | core_instr=100011010 | cpu_state=10 | done=0
# T=3685 | cycle=366 | PC=a5 | instr=000000010 | d_we=0 | d_addr=1c | d_wdata=00 | done=0 | R0=114 | R1=28 | R2=56 | R3=0
# REGFILE: After clk/reset, [0]=114 [1]=28 [2]=56 [3]=0
# DEBUG: clk=3695 | state=0 | opcode=1000 | rs=28 | rd=0 | core_instr=100011010
# Time=3695 | PC=165 | instr_word=000000010 | core_instr=100011010 | cpu_state=00 | done=0
# T=3695 | cycle=367 | PC=a5 | instr=000000010 | d_we=0 | d_addr=1c | d_wdata=00 | done=0 | R0=114 | R1=28 | R2=56 | R3=0
# REGFILE: Write 142 to regs[0] at time 3705
# REGFILE: After clk/reset, [0]=114 [1]=28 [2]=56 [3]=0
# DEBUG: clk=3705 | state=1 | opcode=0000 | rs=28 | rd=114 | core_instr=000000010
# Time=3705 | PC=166 | instr_word=011010001 | core_instr=000000010 | cpu_state=01 | done=0
# T=3705 | cycle=368 | PC=a6 | instr=011010001 | d_we=0 | d_addr=1c | d_wdata=72 | done=0 | R0=114 | R1=28 | R2=56 | R3=0
# REGFILE: After clk/reset, [0]=142 [1]=28 [2]=56 [3]=0
# DEBUG: clk=3715 | state=0 | opcode=0000 | rs=28 | rd=142 | core_instr=000000010
# Time=3715 | PC=166 | instr_word=011010001 | core_instr=000000010 | cpu_state=00 | done=0
# T=3715 | cycle=369 | PC=a6 | instr=011010001 | d_we=0 | d_addr=1c | d_wdata=8e | done=0 | R0=142 | R1=28 | R2=56 | R3=0
# REGFILE: Write 1 to regs[2] at time 3725
# REGFILE: After clk/reset, [0]=142 [1]=28 [2]=56 [3]=0
# DEBUG: clk=3725 | state=1 | opcode=0110 | rs=142 | rd=56 | core_instr=011010001
# Time=3725 | PC=167 | instr_word=001000100 | core_instr=011010001 | cpu_state=01 | done=0
# T=3725 | cycle=370 | PC=a7 | instr=001000100 | d_we=0 | d_addr=8e | d_wdata=38 | done=0 | R0=142 | R1=28 | R2=56 | R3=0
# REGFILE: After clk/reset, [0]=142 [1]=28 [2]=1 [3]=0
# DEBUG: clk=3735 | state=0 | opcode=0110 | rs=142 | rd=1 | core_instr=011010001
# Time=3735 | PC=167 | instr_word=001000100 | core_instr=011010001 | cpu_state=00 | done=0
# T=3735 | cycle=371 | PC=a7 | instr=001000100 | d_we=0 | d_addr=8e | d_wdata=01 | done=0 | R0=142 | R1=28 | R2=1 | R3=0
# REGFILE: Write 0 to regs[0] at time 3745
# REGFILE: After clk/reset, [0]=142 [1]=28 [2]=1 [3]=0
# DEBUG: clk=3745 | state=1 | opcode=0010 | rs=1 | rd=142 | core_instr=001000100
# Time=3745 | PC=168 | instr_word=010000000 | core_instr=001000100 | cpu_state=01 | done=0
# T=3745 | cycle=372 | PC=a8 | instr=010000000 | d_we=0 | d_addr=01 | d_wdata=8e | done=0 | R0=142 | R1=28 | R2=1 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=28 [2]=1 [3]=0
# DEBUG: clk=3755 | state=0 | opcode=0010 | rs=1 | rd=0 | core_instr=001000100
# Time=3755 | PC=168 | instr_word=010000000 | core_instr=001000100 | cpu_state=00 | done=0
# T=3755 | cycle=373 | PC=a8 | instr=010000000 | d_we=0 | d_addr=01 | d_wdata=00 | done=0 | R0=0 | R1=28 | R2=1 | R3=0
# REGFILE: Write 0 to regs[0] at time 3765
# REGFILE: After clk/reset, [0]=0 [1]=28 [2]=1 [3]=0
# DEBUG: clk=3765 | state=1 | opcode=0100 | rs=0 | rd=0 | core_instr=010000000
# Time=3765 | PC=169 | instr_word=111011000 | core_instr=010000000 | cpu_state=01 | done=0
# T=3765 | cycle=374 | PC=a9 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=28 | R2=1 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=28 [2]=1 [3]=0
# DEBUG: clk=3775 | state=0 | opcode=0100 | rs=0 | rd=0 | core_instr=010000000
# Time=3775 | PC=169 | instr_word=111011000 | core_instr=010000000 | cpu_state=00 | done=0
# T=3775 | cycle=375 | PC=a9 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=28 | R2=1 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=28 [2]=1 [3]=0
# DEBUG: clk=3785 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=3785 | PC=170 | instr_word=000010010 | core_instr=111011000 | cpu_state=01 | done=0
# T=3785 | cycle=376 | PC=aa | instr=000010010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=28 | R2=1 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=28 [2]=1 [3]=0
# DEBUG: clk=3795 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=3795 | PC=170 | instr_word=000010010 | core_instr=111011000 | cpu_state=00 | done=0
# T=3795 | cycle=377 | PC=aa | instr=000010010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=28 | R2=1 | R3=0
# REGFILE: Write 29 to regs[2] at time 3805
# REGFILE: After clk/reset, [0]=0 [1]=28 [2]=1 [3]=0
# DEBUG: clk=3805 | state=1 | opcode=0000 | rs=28 | rd=1 | core_instr=000010010
# Time=3805 | PC=171 | instr_word=100011010 | core_instr=000010010 | cpu_state=01 | done=0
# T=3805 | cycle=378 | PC=ab | instr=100011010 | d_we=0 | d_addr=1c | d_wdata=01 | done=0 | R0=0 | R1=28 | R2=1 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=28 [2]=29 [3]=0
# DEBUG: clk=3815 | state=0 | opcode=0000 | rs=28 | rd=29 | core_instr=000010010
# Time=3815 | PC=171 | instr_word=100011010 | core_instr=000010010 | cpu_state=00 | done=0
# T=3815 | cycle=379 | PC=ab | instr=100011010 | d_we=0 | d_addr=1c | d_wdata=1d | done=0 | R0=0 | R1=28 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=28 [2]=29 [3]=0
# DEBUG: clk=3825 | state=1 | opcode=1000 | rs=28 | rd=0 | core_instr=100011010
# Time=3825 | PC=172 | instr_word=010001000 | core_instr=100011010 | cpu_state=01 | done=0
# T=3825 | cycle=380 | PC=ac | instr=010001000 | d_we=0 | d_addr=1c | d_wdata=00 | done=0 | R0=0 | R1=28 | R2=29 | R3=0
# REGFILE: Write 0 to regs[3] at time 3835
# REGFILE: After clk/reset, [0]=0 [1]=28 [2]=29 [3]=0
# DEBUG: clk=3835 | state=2 | opcode=1000 | rs=28 | rd=0 | core_instr=100011010
# Time=3835 | PC=172 | instr_word=010001000 | core_instr=100011010 | cpu_state=10 | done=0
# T=3835 | cycle=381 | PC=ac | instr=010001000 | d_we=0 | d_addr=1c | d_wdata=00 | done=0 | R0=0 | R1=28 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=28 [2]=29 [3]=0
# DEBUG: clk=3845 | state=0 | opcode=1000 | rs=28 | rd=0 | core_instr=100011010
# Time=3845 | PC=172 | instr_word=010001000 | core_instr=100011010 | cpu_state=00 | done=0
# T=3845 | cycle=382 | PC=ac | instr=010001000 | d_we=0 | d_addr=1c | d_wdata=00 | done=0 | R0=0 | R1=28 | R2=29 | R3=0
# REGFILE: Write 56 to regs[1] at time 3855
# REGFILE: After clk/reset, [0]=0 [1]=28 [2]=29 [3]=0
# DEBUG: clk=3855 | state=1 | opcode=0100 | rs=0 | rd=28 | core_instr=010001000
# Time=3855 | PC=173 | instr_word=010001000 | core_instr=010001000 | cpu_state=01 | done=0
# T=3855 | cycle=383 | PC=ad | instr=010001000 | d_we=0 | d_addr=00 | d_wdata=1c | done=0 | R0=0 | R1=28 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=56 [2]=29 [3]=0
# DEBUG: clk=3865 | state=0 | opcode=0100 | rs=0 | rd=56 | core_instr=010001000
# Time=3865 | PC=173 | instr_word=010001000 | core_instr=010001000 | cpu_state=00 | done=0
# T=3865 | cycle=384 | PC=ad | instr=010001000 | d_we=0 | d_addr=00 | d_wdata=38 | done=0 | R0=0 | R1=56 | R2=29 | R3=0
# REGFILE: Write 112 to regs[1] at time 3875
# REGFILE: After clk/reset, [0]=0 [1]=56 [2]=29 [3]=0
# DEBUG: clk=3875 | state=1 | opcode=0100 | rs=0 | rd=56 | core_instr=010001000
# Time=3875 | PC=174 | instr_word=010001000 | core_instr=010001000 | cpu_state=01 | done=0
# T=3875 | cycle=385 | PC=ae | instr=010001000 | d_we=0 | d_addr=00 | d_wdata=38 | done=0 | R0=0 | R1=56 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=112 [2]=29 [3]=0
# DEBUG: clk=3885 | state=0 | opcode=0100 | rs=0 | rd=112 | core_instr=010001000
# Time=3885 | PC=174 | instr_word=010001000 | core_instr=010001000 | cpu_state=00 | done=0
# T=3885 | cycle=386 | PC=ae | instr=010001000 | d_we=0 | d_addr=00 | d_wdata=70 | done=0 | R0=0 | R1=112 | R2=29 | R3=0
# REGFILE: Write 224 to regs[1] at time 3895
# REGFILE: After clk/reset, [0]=0 [1]=112 [2]=29 [3]=0
# DEBUG: clk=3895 | state=1 | opcode=0100 | rs=0 | rd=112 | core_instr=010001000
# Time=3895 | PC=175 | instr_word=001100010 | core_instr=010001000 | cpu_state=01 | done=0
# T=3895 | cycle=387 | PC=af | instr=001100010 | d_we=0 | d_addr=00 | d_wdata=70 | done=0 | R0=0 | R1=112 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=224 [2]=29 [3]=0
# DEBUG: clk=3905 | state=0 | opcode=0100 | rs=0 | rd=224 | core_instr=010001000
# Time=3905 | PC=175 | instr_word=001100010 | core_instr=010001000 | cpu_state=00 | done=0
# T=3905 | cycle=388 | PC=af | instr=001100010 | d_we=0 | d_addr=00 | d_wdata=e0 | done=0 | R0=0 | R1=224 | R2=29 | R3=0
# REGFILE: Write 224 to regs[0] at time 3915
# REGFILE: After clk/reset, [0]=0 [1]=224 [2]=29 [3]=0
# DEBUG: clk=3915 | state=1 | opcode=0011 | rs=224 | rd=0 | core_instr=001100010
# Time=3915 | PC=176 | instr_word=111011000 | core_instr=001100010 | cpu_state=01 | done=0
# T=3915 | cycle=389 | PC=b0 | instr=111011000 | d_we=0 | d_addr=e0 | d_wdata=00 | done=0 | R0=0 | R1=224 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=224 [1]=224 [2]=29 [3]=0
# DEBUG: clk=3925 | state=0 | opcode=0011 | rs=224 | rd=224 | core_instr=001100010
# Time=3925 | PC=176 | instr_word=111011000 | core_instr=001100010 | cpu_state=00 | done=0
# T=3925 | cycle=390 | PC=b0 | instr=111011000 | d_we=0 | d_addr=e0 | d_wdata=e0 | done=0 | R0=224 | R1=224 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=224 [1]=224 [2]=29 [3]=0
# DEBUG: clk=3935 | state=1 | opcode=1110 | rs=224 | rd=0 | core_instr=111011000
# Time=3935 | PC=177 | instr_word=000001101 | core_instr=111011000 | cpu_state=01 | done=0
# T=3935 | cycle=391 | PC=b1 | instr=000001101 | d_we=0 | d_addr=e0 | d_wdata=00 | done=0 | R0=224 | R1=224 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=224 [1]=224 [2]=29 [3]=0
# DEBUG: clk=3945 | state=0 | opcode=1110 | rs=224 | rd=0 | core_instr=111011000
# Time=3945 | PC=177 | instr_word=000001101 | core_instr=111011000 | cpu_state=00 | done=0
# T=3945 | cycle=392 | PC=b1 | instr=000001101 | d_we=0 | d_addr=e0 | d_wdata=00 | done=0 | R0=224 | R1=224 | R2=29 | R3=0
# REGFILE: Write 253 to regs[1] at time 3955
# REGFILE: After clk/reset, [0]=224 [1]=224 [2]=29 [3]=0
# DEBUG: clk=3955 | state=1 | opcode=0000 | rs=29 | rd=224 | core_instr=000001101
# Time=3955 | PC=178 | instr_word=100111000 | core_instr=000001101 | cpu_state=01 | done=0
# T=3955 | cycle=393 | PC=b2 | instr=100111000 | d_we=0 | d_addr=1d | d_wdata=e0 | done=0 | R0=224 | R1=224 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=224 [1]=253 [2]=29 [3]=0
# DEBUG: clk=3965 | state=0 | opcode=0000 | rs=29 | rd=253 | core_instr=000001101
# Time=3965 | PC=178 | instr_word=100111000 | core_instr=000001101 | cpu_state=00 | done=0
# T=3965 | cycle=394 | PC=b2 | instr=100111000 | d_we=0 | d_addr=1d | d_wdata=fd | done=0 | R0=224 | R1=253 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=224 [1]=253 [2]=29 [3]=0
# DEBUG: clk=3975 | state=1 | opcode=1001 | rs=224 | rd=0 | core_instr=100111000
# Time=3975 | PC=179 | instr_word=111011000 | core_instr=100111000 | cpu_state=01 | done=0
# T=3975 | cycle=395 | PC=b3 | instr=111011000 | d_we=0 | d_addr=e0 | d_wdata=00 | done=0 | R0=224 | R1=253 | R2=29 | R3=0
# STORE: mem[224] <= 0
# REGFILE: After clk/reset, [0]=224 [1]=253 [2]=29 [3]=0
# DEBUG: clk=3985 | state=2 | opcode=1001 | rs=224 | rd=0 | core_instr=100111000
# Time=3985 | PC=179 | instr_word=111011000 | core_instr=100111000 | cpu_state=10 | done=0
# DATA_MEM: Write 0 to mem[e0] at time 3985
# T=3985 | cycle=396 | PC=b3 | instr=111011000 | d_we=1 | d_addr=e0 | d_wdata=00 | done=0 | R0=224 | R1=253 | R2=29 | R3=0
# [3985] STORE: mem[224] <= 00
# REGFILE: After clk/reset, [0]=224 [1]=253 [2]=29 [3]=0
# DEBUG: clk=3995 | state=0 | opcode=1001 | rs=224 | rd=0 | core_instr=100111000
# Time=3995 | PC=179 | instr_word=111011000 | core_instr=100111000 | cpu_state=00 | done=0
# T=3995 | cycle=397 | PC=b3 | instr=111011000 | d_we=0 | d_addr=e0 | d_wdata=00 | done=0 | R0=224 | R1=253 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=224 [1]=253 [2]=29 [3]=0
# DEBUG: clk=4005 | state=1 | opcode=1110 | rs=224 | rd=0 | core_instr=111011000
# Time=4005 | PC=180 | instr_word=000001100 | core_instr=111011000 | cpu_state=01 | done=0
# T=4005 | cycle=398 | PC=b4 | instr=000001100 | d_we=0 | d_addr=e0 | d_wdata=00 | done=0 | R0=224 | R1=253 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=224 [1]=253 [2]=29 [3]=0
# DEBUG: clk=4015 | state=0 | opcode=1110 | rs=224 | rd=0 | core_instr=111011000
# Time=4015 | PC=180 | instr_word=000001100 | core_instr=111011000 | cpu_state=00 | done=0
# T=4015 | cycle=399 | PC=b4 | instr=000001100 | d_we=0 | d_addr=e0 | d_wdata=00 | done=0 | R0=224 | R1=253 | R2=29 | R3=0
# REGFILE: Write 26 to regs[1] at time 4025
# REGFILE: After clk/reset, [0]=224 [1]=253 [2]=29 [3]=0
# DEBUG: clk=4025 | state=1 | opcode=0000 | rs=29 | rd=253 | core_instr=000001100
# Time=4025 | PC=181 | instr_word=011001000 | core_instr=000001100 | cpu_state=01 | done=0
# T=4025 | cycle=400 | PC=b5 | instr=011001000 | d_we=0 | d_addr=1d | d_wdata=fd | done=0 | R0=224 | R1=253 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=224 [1]=26 [2]=29 [3]=0
# DEBUG: clk=4035 | state=0 | opcode=0000 | rs=29 | rd=26 | core_instr=000001100
# Time=4035 | PC=181 | instr_word=011001000 | core_instr=000001100 | cpu_state=00 | done=0
# T=4035 | cycle=401 | PC=b5 | instr=011001000 | d_we=0 | d_addr=1d | d_wdata=1a | done=0 | R0=224 | R1=26 | R2=29 | R3=0
# REGFILE: Write 0 to regs[1] at time 4045
# REGFILE: After clk/reset, [0]=224 [1]=26 [2]=29 [3]=0
# DEBUG: clk=4045 | state=1 | opcode=0110 | rs=224 | rd=26 | core_instr=011001000
# Time=4045 | PC=182 | instr_word=000001100 | core_instr=011001000 | cpu_state=01 | done=0
# T=4045 | cycle=402 | PC=b6 | instr=000001100 | d_we=0 | d_addr=e0 | d_wdata=1a | done=0 | R0=224 | R1=26 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=224 [1]=0 [2]=29 [3]=0
# DEBUG: clk=4055 | state=0 | opcode=0110 | rs=224 | rd=0 | core_instr=011001000
# Time=4055 | PC=182 | instr_word=000001100 | core_instr=011001000 | cpu_state=00 | done=0
# T=4055 | cycle=403 | PC=b6 | instr=000001100 | d_we=0 | d_addr=e0 | d_wdata=00 | done=0 | R0=224 | R1=0 | R2=29 | R3=0
# REGFILE: Write 29 to regs[1] at time 4065
# REGFILE: After clk/reset, [0]=224 [1]=0 [2]=29 [3]=0
# DEBUG: clk=4065 | state=1 | opcode=0000 | rs=29 | rd=0 | core_instr=000001100
# Time=4065 | PC=183 | instr_word=100111010 | core_instr=000001100 | cpu_state=01 | done=0
# T=4065 | cycle=404 | PC=b7 | instr=100111010 | d_we=0 | d_addr=1d | d_wdata=00 | done=0 | R0=224 | R1=0 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=224 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4075 | state=0 | opcode=0000 | rs=29 | rd=29 | core_instr=000001100
# Time=4075 | PC=183 | instr_word=100111010 | core_instr=000001100 | cpu_state=00 | done=0
# T=4075 | cycle=405 | PC=b7 | instr=100111010 | d_we=0 | d_addr=1d | d_wdata=1d | done=0 | R0=224 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=224 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4085 | state=1 | opcode=1001 | rs=29 | rd=0 | core_instr=100111010
# Time=4085 | PC=184 | instr_word=110011000 | core_instr=100111010 | cpu_state=01 | done=0
# T=4085 | cycle=406 | PC=b8 | instr=110011000 | d_we=0 | d_addr=1d | d_wdata=00 | done=0 | R0=224 | R1=29 | R2=29 | R3=0
# STORE: mem[29] <= 0
# REGFILE: After clk/reset, [0]=224 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4095 | state=2 | opcode=1001 | rs=29 | rd=0 | core_instr=100111010
# Time=4095 | PC=184 | instr_word=110011000 | core_instr=100111010 | cpu_state=10 | done=0
# DATA_MEM: Write 0 to mem[1d] at time 4095
# T=4095 | cycle=407 | PC=b8 | instr=110011000 | d_we=1 | d_addr=1d | d_wdata=00 | done=0 | R0=224 | R1=29 | R2=29 | R3=0
# [4095] STORE: mem[29] <= 00
# REGFILE: After clk/reset, [0]=224 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4105 | state=0 | opcode=1001 | rs=29 | rd=0 | core_instr=100111010
# Time=4105 | PC=184 | instr_word=110011000 | core_instr=100111010 | cpu_state=00 | done=0
# T=4105 | cycle=408 | PC=b8 | instr=110011000 | d_we=0 | d_addr=1d | d_wdata=00 | done=0 | R0=224 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=224 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4115 | state=1 | opcode=1100 | rs=224 | rd=0 | core_instr=110011000
# Time=4115 | PC=185 | instr_word=000000000 | core_instr=110011000 | cpu_state=01 | done=0
# T=4115 | cycle=409 | PC=b9 | instr=000000000 | d_we=0 | d_addr=e0 | d_wdata=00 | done=0 | R0=224 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=224 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4125 | state=0 | opcode=1100 | rs=224 | rd=0 | core_instr=110011000
# Time=4125 | PC=185 | instr_word=000000000 | core_instr=110011000 | cpu_state=00 | done=0
# T=4125 | cycle=410 | PC=b9 | instr=000000000 | d_we=0 | d_addr=e0 | d_wdata=00 | done=0 | R0=224 | R1=29 | R2=29 | R3=0
# REGFILE: Write 192 to regs[0] at time 4135
# REGFILE: After clk/reset, [0]=224 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4135 | state=1 | opcode=0000 | rs=224 | rd=224 | core_instr=000000000
# Time=4135 | PC=186 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4135 | cycle=411 | PC=ba | instr=000000000 | d_we=0 | d_addr=e0 | d_wdata=e0 | done=0 | R0=224 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=192 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4145 | state=0 | opcode=0000 | rs=192 | rd=192 | core_instr=000000000
# Time=4145 | PC=186 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4145 | cycle=412 | PC=ba | instr=000000000 | d_we=0 | d_addr=c0 | d_wdata=c0 | done=0 | R0=192 | R1=29 | R2=29 | R3=0
# REGFILE: Write 128 to regs[0] at time 4155
# REGFILE: After clk/reset, [0]=192 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4155 | state=1 | opcode=0000 | rs=192 | rd=192 | core_instr=000000000
# Time=4155 | PC=187 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4155 | cycle=413 | PC=bb | instr=000000000 | d_we=0 | d_addr=c0 | d_wdata=c0 | done=0 | R0=192 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=128 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4165 | state=0 | opcode=0000 | rs=128 | rd=128 | core_instr=000000000
# Time=4165 | PC=187 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4165 | cycle=414 | PC=bb | instr=000000000 | d_we=0 | d_addr=80 | d_wdata=80 | done=0 | R0=128 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4175
# REGFILE: After clk/reset, [0]=128 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4175 | state=1 | opcode=0000 | rs=128 | rd=128 | core_instr=000000000
# Time=4175 | PC=188 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4175 | cycle=415 | PC=bc | instr=000000000 | d_we=0 | d_addr=80 | d_wdata=80 | done=0 | R0=128 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4185 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4185 | PC=188 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4185 | cycle=416 | PC=bc | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4195
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4195 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4195 | PC=189 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4195 | cycle=417 | PC=bd | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4205 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4205 | PC=189 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4205 | cycle=418 | PC=bd | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4215
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4215 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4215 | PC=190 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4215 | cycle=419 | PC=be | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4225 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4225 | PC=190 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4225 | cycle=420 | PC=be | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4235
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4235 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4235 | PC=191 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4235 | cycle=421 | PC=bf | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4245 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4245 | PC=191 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4245 | cycle=422 | PC=bf | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4255
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4255 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4255 | PC=192 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4255 | cycle=423 | PC=c0 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4265 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4265 | PC=192 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4265 | cycle=424 | PC=c0 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4275
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4275 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4275 | PC=193 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4275 | cycle=425 | PC=c1 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4285 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4285 | PC=193 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4285 | cycle=426 | PC=c1 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4295
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4295 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4295 | PC=194 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4295 | cycle=427 | PC=c2 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4305 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4305 | PC=194 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4305 | cycle=428 | PC=c2 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4315
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4315 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4315 | PC=195 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4315 | cycle=429 | PC=c3 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4325 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4325 | PC=195 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4325 | cycle=430 | PC=c3 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4335
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4335 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4335 | PC=196 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4335 | cycle=431 | PC=c4 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4345 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4345 | PC=196 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4345 | cycle=432 | PC=c4 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4355
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4355 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4355 | PC=197 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4355 | cycle=433 | PC=c5 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4365 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4365 | PC=197 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4365 | cycle=434 | PC=c5 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4375
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4375 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4375 | PC=198 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4375 | cycle=435 | PC=c6 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4385 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4385 | PC=198 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4385 | cycle=436 | PC=c6 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4395
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4395 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4395 | PC=199 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4395 | cycle=437 | PC=c7 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4405 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4405 | PC=199 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4405 | cycle=438 | PC=c7 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4415
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4415 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4415 | PC=200 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4415 | cycle=439 | PC=c8 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4425 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4425 | PC=200 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4425 | cycle=440 | PC=c8 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4435
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4435 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4435 | PC=201 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4435 | cycle=441 | PC=c9 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4445 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4445 | PC=201 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4445 | cycle=442 | PC=c9 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4455
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4455 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4455 | PC=202 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4455 | cycle=443 | PC=ca | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4465 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4465 | PC=202 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4465 | cycle=444 | PC=ca | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4475
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4475 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4475 | PC=203 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4475 | cycle=445 | PC=cb | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4485 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4485 | PC=203 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4485 | cycle=446 | PC=cb | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4495
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4495 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4495 | PC=204 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4495 | cycle=447 | PC=cc | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4505 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4505 | PC=204 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4505 | cycle=448 | PC=cc | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4515
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4515 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4515 | PC=205 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4515 | cycle=449 | PC=cd | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4525 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4525 | PC=205 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4525 | cycle=450 | PC=cd | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4535
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4535 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4535 | PC=206 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4535 | cycle=451 | PC=ce | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4545 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4545 | PC=206 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4545 | cycle=452 | PC=ce | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4555
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4555 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4555 | PC=207 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4555 | cycle=453 | PC=cf | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4565 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4565 | PC=207 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4565 | cycle=454 | PC=cf | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4575
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4575 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4575 | PC=208 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4575 | cycle=455 | PC=d0 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4585 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4585 | PC=208 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4585 | cycle=456 | PC=d0 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4595
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4595 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4595 | PC=209 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4595 | cycle=457 | PC=d1 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4605 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4605 | PC=209 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4605 | cycle=458 | PC=d1 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4615
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4615 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4615 | PC=210 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4615 | cycle=459 | PC=d2 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4625 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4625 | PC=210 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4625 | cycle=460 | PC=d2 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4635
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4635 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4635 | PC=211 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4635 | cycle=461 | PC=d3 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4645 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4645 | PC=211 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4645 | cycle=462 | PC=d3 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4655
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4655 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4655 | PC=212 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4655 | cycle=463 | PC=d4 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4665 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4665 | PC=212 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4665 | cycle=464 | PC=d4 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4675
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4675 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4675 | PC=213 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4675 | cycle=465 | PC=d5 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4685 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4685 | PC=213 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4685 | cycle=466 | PC=d5 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4695
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4695 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4695 | PC=214 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4695 | cycle=467 | PC=d6 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4705 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4705 | PC=214 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4705 | cycle=468 | PC=d6 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4715
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4715 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4715 | PC=215 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4715 | cycle=469 | PC=d7 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4725 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4725 | PC=215 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4725 | cycle=470 | PC=d7 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4735
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4735 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4735 | PC=216 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4735 | cycle=471 | PC=d8 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4745 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4745 | PC=216 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4745 | cycle=472 | PC=d8 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4755
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4755 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4755 | PC=217 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4755 | cycle=473 | PC=d9 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4765 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4765 | PC=217 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4765 | cycle=474 | PC=d9 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4775
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4775 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4775 | PC=218 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4775 | cycle=475 | PC=da | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4785 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4785 | PC=218 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4785 | cycle=476 | PC=da | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4795
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4795 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4795 | PC=219 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4795 | cycle=477 | PC=db | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4805 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4805 | PC=219 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4805 | cycle=478 | PC=db | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4815
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4815 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4815 | PC=220 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4815 | cycle=479 | PC=dc | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4825 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4825 | PC=220 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4825 | cycle=480 | PC=dc | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4835
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4835 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4835 | PC=221 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4835 | cycle=481 | PC=dd | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4845 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4845 | PC=221 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4845 | cycle=482 | PC=dd | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4855
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4855 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4855 | PC=222 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4855 | cycle=483 | PC=de | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4865 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4865 | PC=222 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4865 | cycle=484 | PC=de | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4875
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4875 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4875 | PC=223 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4875 | cycle=485 | PC=df | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4885 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4885 | PC=223 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4885 | cycle=486 | PC=df | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4895
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4895 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4895 | PC=224 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4895 | cycle=487 | PC=e0 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4905 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4905 | PC=224 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4905 | cycle=488 | PC=e0 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4915
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4915 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4915 | PC=225 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4915 | cycle=489 | PC=e1 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4925 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4925 | PC=225 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4925 | cycle=490 | PC=e1 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4935
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4935 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4935 | PC=226 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4935 | cycle=491 | PC=e2 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4945 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4945 | PC=226 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4945 | cycle=492 | PC=e2 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4955
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4955 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4955 | PC=227 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4955 | cycle=493 | PC=e3 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4965 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4965 | PC=227 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4965 | cycle=494 | PC=e3 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4975
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4975 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4975 | PC=228 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4975 | cycle=495 | PC=e4 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4985 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4985 | PC=228 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=4985 | cycle=496 | PC=e4 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 4995
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=4995 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=4995 | PC=229 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=4995 | cycle=497 | PC=e5 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5005 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5005 | PC=229 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=5005 | cycle=498 | PC=e5 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 5015
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5015 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5015 | PC=230 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=5015 | cycle=499 | PC=e6 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5025 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5025 | PC=230 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=5025 | cycle=500 | PC=e6 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 5035
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5035 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5035 | PC=231 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=5035 | cycle=501 | PC=e7 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5045 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5045 | PC=231 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=5045 | cycle=502 | PC=e7 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 5055
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5055 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5055 | PC=232 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=5055 | cycle=503 | PC=e8 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5065 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5065 | PC=232 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=5065 | cycle=504 | PC=e8 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 5075
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5075 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5075 | PC=233 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=5075 | cycle=505 | PC=e9 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5085 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5085 | PC=233 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=5085 | cycle=506 | PC=e9 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 5095
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5095 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5095 | PC=234 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=5095 | cycle=507 | PC=ea | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5105 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5105 | PC=234 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=5105 | cycle=508 | PC=ea | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 5115
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5115 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5115 | PC=235 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=5115 | cycle=509 | PC=eb | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5125 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5125 | PC=235 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=5125 | cycle=510 | PC=eb | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 5135
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5135 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5135 | PC=236 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=5135 | cycle=511 | PC=ec | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5145 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5145 | PC=236 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=5145 | cycle=512 | PC=ec | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 5155
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5155 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5155 | PC=237 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=5155 | cycle=513 | PC=ed | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5165 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5165 | PC=237 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=5165 | cycle=514 | PC=ed | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 5175
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5175 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5175 | PC=238 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=5175 | cycle=515 | PC=ee | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5185 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5185 | PC=238 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=5185 | cycle=516 | PC=ee | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 5195
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5195 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5195 | PC=239 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=5195 | cycle=517 | PC=ef | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5205 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5205 | PC=239 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=5205 | cycle=518 | PC=ef | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 5215
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5215 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5215 | PC=240 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=5215 | cycle=519 | PC=f0 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5225 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5225 | PC=240 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=5225 | cycle=520 | PC=f0 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 5235
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5235 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5235 | PC=241 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=5235 | cycle=521 | PC=f1 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5245 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5245 | PC=241 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=5245 | cycle=522 | PC=f1 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 5255
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5255 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5255 | PC=242 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=5255 | cycle=523 | PC=f2 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5265 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5265 | PC=242 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=5265 | cycle=524 | PC=f2 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 5275
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5275 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5275 | PC=243 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=5275 | cycle=525 | PC=f3 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5285 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5285 | PC=243 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=5285 | cycle=526 | PC=f3 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 5295
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5295 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5295 | PC=244 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=5295 | cycle=527 | PC=f4 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5305 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5305 | PC=244 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=5305 | cycle=528 | PC=f4 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 5315
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5315 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5315 | PC=245 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=5315 | cycle=529 | PC=f5 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5325 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5325 | PC=245 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=5325 | cycle=530 | PC=f5 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 5335
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5335 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5335 | PC=246 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=5335 | cycle=531 | PC=f6 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5345 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5345 | PC=246 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=5345 | cycle=532 | PC=f6 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 5355
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5355 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5355 | PC=247 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=5355 | cycle=533 | PC=f7 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5365 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5365 | PC=247 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=5365 | cycle=534 | PC=f7 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 5375
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5375 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5375 | PC=248 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=5375 | cycle=535 | PC=f8 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5385 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5385 | PC=248 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=5385 | cycle=536 | PC=f8 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 5395
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5395 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5395 | PC=249 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=5395 | cycle=537 | PC=f9 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5405 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5405 | PC=249 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=5405 | cycle=538 | PC=f9 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 5415
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5415 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5415 | PC=250 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=5415 | cycle=539 | PC=fa | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5425 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5425 | PC=250 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=5425 | cycle=540 | PC=fa | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 5435
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5435 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5435 | PC=251 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=5435 | cycle=541 | PC=fb | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5445 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5445 | PC=251 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=5445 | cycle=542 | PC=fb | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 5455
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5455 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5455 | PC=252 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=5455 | cycle=543 | PC=fc | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5465 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5465 | PC=252 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=5465 | cycle=544 | PC=fc | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 5475
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5475 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5475 | PC=253 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=5475 | cycle=545 | PC=fd | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5485 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5485 | PC=253 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=5485 | cycle=546 | PC=fd | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 5495
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5495 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5495 | PC=254 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=5495 | cycle=547 | PC=fe | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5505 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5505 | PC=254 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=5505 | cycle=548 | PC=fe | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 5515
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5515 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5515 | PC=255 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=5515 | cycle=549 | PC=ff | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5525 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5525 | PC=255 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=5525 | cycle=550 | PC=ff | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 5535
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5535 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5535 | PC=0 | instr_word=111011000 | core_instr=000000000 | cpu_state=01 | done=0
# T=5535 | cycle=551 | PC=00 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5545 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=5545 | PC=0 | instr_word=111011000 | core_instr=000000000 | cpu_state=00 | done=0
# T=5545 | cycle=552 | PC=00 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5555 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=5555 | PC=1 | instr_word=000001001 | core_instr=111011000 | cpu_state=01 | done=0
# T=5555 | cycle=553 | PC=01 | instr=000001001 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5565 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=5565 | PC=1 | instr_word=000001001 | core_instr=111011000 | cpu_state=00 | done=0
# T=5565 | cycle=554 | PC=01 | instr=000001001 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 29 to regs[1] at time 5575
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5575 | state=1 | opcode=0000 | rs=0 | rd=29 | core_instr=000001001
# Time=5575 | PC=2 | instr_word=100011000 | core_instr=000001001 | cpu_state=01 | done=0
# T=5575 | cycle=555 | PC=02 | instr=100011000 | d_we=0 | d_addr=00 | d_wdata=1d | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5585 | state=0 | opcode=0000 | rs=0 | rd=29 | core_instr=000001001
# Time=5585 | PC=2 | instr_word=100011000 | core_instr=000001001 | cpu_state=00 | done=0
# T=5585 | cycle=556 | PC=02 | instr=100011000 | d_we=0 | d_addr=00 | d_wdata=1d | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5595 | state=1 | opcode=1000 | rs=0 | rd=0 | core_instr=100011000
# Time=5595 | PC=3 | instr_word=111011000 | core_instr=100011000 | cpu_state=01 | done=0
# T=5595 | cycle=557 | PC=03 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[3] at time 5605
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5605 | state=2 | opcode=1000 | rs=0 | rd=0 | core_instr=100011000
# Time=5605 | PC=3 | instr_word=111011000 | core_instr=100011000 | cpu_state=10 | done=0
# T=5605 | cycle=558 | PC=03 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5615 | state=0 | opcode=1000 | rs=0 | rd=0 | core_instr=100011000
# Time=5615 | PC=3 | instr_word=111011000 | core_instr=100011000 | cpu_state=00 | done=0
# T=5615 | cycle=559 | PC=03 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5625 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=5625 | PC=4 | instr_word=000001000 | core_instr=111011000 | cpu_state=01 | done=0
# T=5625 | cycle=560 | PC=04 | instr=000001000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5635 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=5635 | PC=4 | instr_word=000001000 | core_instr=111011000 | cpu_state=00 | done=0
# T=5635 | cycle=561 | PC=04 | instr=000001000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 29 to regs[1] at time 5645
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5645 | state=1 | opcode=0000 | rs=0 | rd=29 | core_instr=000001000
# Time=5645 | PC=5 | instr_word=100011010 | core_instr=000001000 | cpu_state=01 | done=0
# T=5645 | cycle=562 | PC=05 | instr=100011010 | d_we=0 | d_addr=00 | d_wdata=1d | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5655 | state=0 | opcode=0000 | rs=0 | rd=29 | core_instr=000001000
# Time=5655 | PC=5 | instr_word=100011010 | core_instr=000001000 | cpu_state=00 | done=0
# T=5655 | cycle=563 | PC=05 | instr=100011010 | d_we=0 | d_addr=00 | d_wdata=1d | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5665 | state=1 | opcode=1000 | rs=29 | rd=0 | core_instr=100011010
# Time=5665 | PC=6 | instr_word=111011000 | core_instr=100011010 | cpu_state=01 | done=0
# T=5665 | cycle=564 | PC=06 | instr=111011000 | d_we=0 | d_addr=1d | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 0 to regs[3] at time 5675
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5675 | state=2 | opcode=1000 | rs=29 | rd=0 | core_instr=100011010
# Time=5675 | PC=6 | instr_word=111011000 | core_instr=100011010 | cpu_state=10 | done=0
# T=5675 | cycle=565 | PC=06 | instr=111011000 | d_we=0 | d_addr=1d | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5685 | state=0 | opcode=1000 | rs=29 | rd=0 | core_instr=100011010
# Time=5685 | PC=6 | instr_word=111011000 | core_instr=100011010 | cpu_state=00 | done=0
# T=5685 | cycle=566 | PC=06 | instr=111011000 | d_we=0 | d_addr=1d | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5695 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=5695 | PC=7 | instr_word=000001011 | core_instr=111011000 | cpu_state=01 | done=0
# T=5695 | cycle=567 | PC=07 | instr=000001011 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5705 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=5705 | PC=7 | instr_word=000001011 | core_instr=111011000 | cpu_state=00 | done=0
# T=5705 | cycle=568 | PC=07 | instr=000001011 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: Write 58 to regs[1] at time 5715
# REGFILE: After clk/reset, [0]=0 [1]=29 [2]=29 [3]=0
# DEBUG: clk=5715 | state=1 | opcode=0000 | rs=29 | rd=29 | core_instr=000001011
# Time=5715 | PC=8 | instr_word=100011100 | core_instr=000001011 | cpu_state=01 | done=0
# T=5715 | cycle=569 | PC=08 | instr=100011100 | d_we=0 | d_addr=1d | d_wdata=1d | done=0 | R0=0 | R1=29 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=58 [2]=29 [3]=0
# DEBUG: clk=5725 | state=0 | opcode=0000 | rs=58 | rd=58 | core_instr=000001011
# Time=5725 | PC=8 | instr_word=100011100 | core_instr=000001011 | cpu_state=00 | done=0
# T=5725 | cycle=570 | PC=08 | instr=100011100 | d_we=0 | d_addr=3a | d_wdata=3a | done=0 | R0=0 | R1=58 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=58 [2]=29 [3]=0
# DEBUG: clk=5735 | state=1 | opcode=1000 | rs=29 | rd=0 | core_instr=100011100
# Time=5735 | PC=9 | instr_word=111011000 | core_instr=100011100 | cpu_state=01 | done=0
# T=5735 | cycle=571 | PC=09 | instr=111011000 | d_we=0 | d_addr=1d | d_wdata=00 | done=0 | R0=0 | R1=58 | R2=29 | R3=0
# REGFILE: Write 0 to regs[3] at time 5745
# REGFILE: After clk/reset, [0]=0 [1]=58 [2]=29 [3]=0
# DEBUG: clk=5745 | state=2 | opcode=1000 | rs=29 | rd=0 | core_instr=100011100
# Time=5745 | PC=9 | instr_word=111011000 | core_instr=100011100 | cpu_state=10 | done=0
# T=5745 | cycle=572 | PC=09 | instr=111011000 | d_we=0 | d_addr=1d | d_wdata=00 | done=0 | R0=0 | R1=58 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=58 [2]=29 [3]=0
# DEBUG: clk=5755 | state=0 | opcode=1000 | rs=29 | rd=0 | core_instr=100011100
# Time=5755 | PC=9 | instr_word=111011000 | core_instr=100011100 | cpu_state=00 | done=0
# T=5755 | cycle=573 | PC=09 | instr=111011000 | d_we=0 | d_addr=1d | d_wdata=00 | done=0 | R0=0 | R1=58 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=58 [2]=29 [3]=0
# DEBUG: clk=5765 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=5765 | PC=10 | instr_word=000001010 | core_instr=111011000 | cpu_state=01 | done=0
# T=5765 | cycle=574 | PC=0a | instr=000001010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=58 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=58 [2]=29 [3]=0
# DEBUG: clk=5775 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=5775 | PC=10 | instr_word=000001010 | core_instr=111011000 | cpu_state=00 | done=0
# T=5775 | cycle=575 | PC=0a | instr=000001010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=58 | R2=29 | R3=0
# REGFILE: Write 116 to regs[1] at time 5785
# REGFILE: After clk/reset, [0]=0 [1]=58 [2]=29 [3]=0
# DEBUG: clk=5785 | state=1 | opcode=0000 | rs=58 | rd=58 | core_instr=000001010
# Time=5785 | PC=11 | instr_word=100011110 | core_instr=000001010 | cpu_state=01 | done=0
# T=5785 | cycle=576 | PC=0b | instr=100011110 | d_we=0 | d_addr=3a | d_wdata=3a | done=0 | R0=0 | R1=58 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=116 [2]=29 [3]=0
# DEBUG: clk=5795 | state=0 | opcode=0000 | rs=116 | rd=116 | core_instr=000001010
# Time=5795 | PC=11 | instr_word=100011110 | core_instr=000001010 | cpu_state=00 | done=0
# T=5795 | cycle=577 | PC=0b | instr=100011110 | d_we=0 | d_addr=74 | d_wdata=74 | done=0 | R0=0 | R1=116 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=116 [2]=29 [3]=0
# DEBUG: clk=5805 | state=1 | opcode=1000 | rs=0 | rd=0 | core_instr=100011110
# Time=5805 | PC=12 | instr_word=010100000 | core_instr=100011110 | cpu_state=01 | done=0
# T=5805 | cycle=578 | PC=0c | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=116 | R2=29 | R3=0
# REGFILE: Write 0 to regs[3] at time 5815
# REGFILE: After clk/reset, [0]=0 [1]=116 [2]=29 [3]=0
# DEBUG: clk=5815 | state=2 | opcode=1000 | rs=0 | rd=0 | core_instr=100011110
# Time=5815 | PC=12 | instr_word=010100000 | core_instr=100011110 | cpu_state=10 | done=0
# T=5815 | cycle=579 | PC=0c | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=116 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=116 [2]=29 [3]=0
# DEBUG: clk=5825 | state=0 | opcode=1000 | rs=0 | rd=0 | core_instr=100011110
# Time=5825 | PC=12 | instr_word=010100000 | core_instr=100011110 | cpu_state=00 | done=0
# T=5825 | cycle=580 | PC=0c | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=116 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 5835
# REGFILE: After clk/reset, [0]=0 [1]=116 [2]=29 [3]=0
# DEBUG: clk=5835 | state=1 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=5835 | PC=13 | instr_word=010100000 | core_instr=010100000 | cpu_state=01 | done=0
# T=5835 | cycle=581 | PC=0d | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=116 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=116 [2]=29 [3]=0
# DEBUG: clk=5845 | state=0 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=5845 | PC=13 | instr_word=010100000 | core_instr=010100000 | cpu_state=00 | done=0
# T=5845 | cycle=582 | PC=0d | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=116 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 5855
# REGFILE: After clk/reset, [0]=0 [1]=116 [2]=29 [3]=0
# DEBUG: clk=5855 | state=1 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=5855 | PC=14 | instr_word=010100000 | core_instr=010100000 | cpu_state=01 | done=0
# T=5855 | cycle=583 | PC=0e | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=116 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=116 [2]=29 [3]=0
# DEBUG: clk=5865 | state=0 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=5865 | PC=14 | instr_word=010100000 | core_instr=010100000 | cpu_state=00 | done=0
# T=5865 | cycle=584 | PC=0e | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=116 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 5875
# REGFILE: After clk/reset, [0]=0 [1]=116 [2]=29 [3]=0
# DEBUG: clk=5875 | state=1 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=5875 | PC=15 | instr_word=010100000 | core_instr=010100000 | cpu_state=01 | done=0
# T=5875 | cycle=585 | PC=0f | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=116 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=116 [2]=29 [3]=0
# DEBUG: clk=5885 | state=0 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=5885 | PC=15 | instr_word=010100000 | core_instr=010100000 | cpu_state=00 | done=0
# T=5885 | cycle=586 | PC=0f | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=116 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 5895
# REGFILE: After clk/reset, [0]=0 [1]=116 [2]=29 [3]=0
# DEBUG: clk=5895 | state=1 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=5895 | PC=16 | instr_word=111011000 | core_instr=010100000 | cpu_state=01 | done=0
# T=5895 | cycle=587 | PC=10 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=116 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=116 [2]=29 [3]=0
# DEBUG: clk=5905 | state=0 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=5905 | PC=16 | instr_word=111011000 | core_instr=010100000 | cpu_state=00 | done=0
# T=5905 | cycle=588 | PC=10 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=116 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=116 [2]=29 [3]=0
# DEBUG: clk=5915 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=5915 | PC=17 | instr_word=000010000 | core_instr=111011000 | cpu_state=01 | done=0
# T=5915 | cycle=589 | PC=11 | instr=000010000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=116 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=116 [2]=29 [3]=0
# DEBUG: clk=5925 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=5925 | PC=17 | instr_word=000010000 | core_instr=111011000 | cpu_state=00 | done=0
# T=5925 | cycle=590 | PC=11 | instr=000010000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=116 | R2=29 | R3=0
# REGFILE: Write 29 to regs[2] at time 5935
# REGFILE: After clk/reset, [0]=0 [1]=116 [2]=29 [3]=0
# DEBUG: clk=5935 | state=1 | opcode=0000 | rs=0 | rd=29 | core_instr=000010000
# Time=5935 | PC=18 | instr_word=100111000 | core_instr=000010000 | cpu_state=01 | done=0
# T=5935 | cycle=591 | PC=12 | instr=100111000 | d_we=0 | d_addr=00 | d_wdata=1d | done=0 | R0=0 | R1=116 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=116 [2]=29 [3]=0
# DEBUG: clk=5945 | state=0 | opcode=0000 | rs=0 | rd=29 | core_instr=000010000
# Time=5945 | PC=18 | instr_word=100111000 | core_instr=000010000 | cpu_state=00 | done=0
# T=5945 | cycle=592 | PC=12 | instr=100111000 | d_we=0 | d_addr=00 | d_wdata=1d | done=0 | R0=0 | R1=116 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=116 [2]=29 [3]=0
# DEBUG: clk=5955 | state=1 | opcode=1001 | rs=0 | rd=0 | core_instr=100111000
# Time=5955 | PC=19 | instr_word=011000000 | core_instr=100111000 | cpu_state=01 | done=0
# T=5955 | cycle=593 | PC=13 | instr=011000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=116 | R2=29 | R3=0
# STORE: mem[0] <= 0
# REGFILE: After clk/reset, [0]=0 [1]=116 [2]=29 [3]=0
# DEBUG: clk=5965 | state=2 | opcode=1001 | rs=0 | rd=0 | core_instr=100111000
# Time=5965 | PC=19 | instr_word=011000000 | core_instr=100111000 | cpu_state=10 | done=0
# DATA_MEM: Write 0 to mem[0] at time 5965
# T=5965 | cycle=594 | PC=13 | instr=011000000 | d_we=1 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=116 | R2=29 | R3=0
# [5965] STORE: mem[0] <= 00
# REGFILE: After clk/reset, [0]=0 [1]=116 [2]=29 [3]=0
# DEBUG: clk=5975 | state=0 | opcode=1001 | rs=0 | rd=0 | core_instr=100111000
# Time=5975 | PC=19 | instr_word=011000000 | core_instr=100111000 | cpu_state=00 | done=0
# T=5975 | cycle=595 | PC=13 | instr=011000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=116 | R2=29 | R3=0
# REGFILE: Write 0 to regs[0] at time 5985
# REGFILE: After clk/reset, [0]=0 [1]=116 [2]=29 [3]=0
# DEBUG: clk=5985 | state=1 | opcode=0110 | rs=0 | rd=0 | core_instr=011000000
# Time=5985 | PC=20 | instr_word=000000100 | core_instr=011000000 | cpu_state=01 | done=0
# T=5985 | cycle=596 | PC=14 | instr=000000100 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=116 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=116 [2]=29 [3]=0
# DEBUG: clk=5995 | state=0 | opcode=0110 | rs=0 | rd=0 | core_instr=011000000
# Time=5995 | PC=20 | instr_word=000000100 | core_instr=011000000 | cpu_state=00 | done=0
# T=5995 | cycle=597 | PC=14 | instr=000000100 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=116 | R2=29 | R3=0
# REGFILE: Write 29 to regs[0] at time 6005
# REGFILE: After clk/reset, [0]=0 [1]=116 [2]=29 [3]=0
# DEBUG: clk=6005 | state=1 | opcode=0000 | rs=29 | rd=0 | core_instr=000000100
# Time=6005 | PC=21 | instr_word=010100000 | core_instr=000000100 | cpu_state=01 | done=0
# T=6005 | cycle=598 | PC=15 | instr=010100000 | d_we=0 | d_addr=1d | d_wdata=00 | done=0 | R0=0 | R1=116 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=29 [1]=116 [2]=29 [3]=0
# DEBUG: clk=6015 | state=0 | opcode=0000 | rs=29 | rd=29 | core_instr=000000100
# Time=6015 | PC=21 | instr_word=010100000 | core_instr=000000100 | cpu_state=00 | done=0
# T=6015 | cycle=599 | PC=15 | instr=010100000 | d_we=0 | d_addr=1d | d_wdata=1d | done=0 | R0=29 | R1=116 | R2=29 | R3=0
# REGFILE: Write 14 to regs[0] at time 6025
# REGFILE: After clk/reset, [0]=29 [1]=116 [2]=29 [3]=0
# DEBUG: clk=6025 | state=1 | opcode=0101 | rs=29 | rd=29 | core_instr=010100000
# Time=6025 | PC=22 | instr_word=010100000 | core_instr=010100000 | cpu_state=01 | done=0
# T=6025 | cycle=600 | PC=16 | instr=010100000 | d_we=0 | d_addr=1d | d_wdata=1d | done=0 | R0=29 | R1=116 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=14 [1]=116 [2]=29 [3]=0
# DEBUG: clk=6035 | state=0 | opcode=0101 | rs=14 | rd=14 | core_instr=010100000
# Time=6035 | PC=22 | instr_word=010100000 | core_instr=010100000 | cpu_state=00 | done=0
# T=6035 | cycle=601 | PC=16 | instr=010100000 | d_we=0 | d_addr=0e | d_wdata=0e | done=0 | R0=14 | R1=116 | R2=29 | R3=0
# REGFILE: Write 7 to regs[0] at time 6045
# REGFILE: After clk/reset, [0]=14 [1]=116 [2]=29 [3]=0
# DEBUG: clk=6045 | state=1 | opcode=0101 | rs=14 | rd=14 | core_instr=010100000
# Time=6045 | PC=23 | instr_word=010100000 | core_instr=010100000 | cpu_state=01 | done=0
# T=6045 | cycle=602 | PC=17 | instr=010100000 | d_we=0 | d_addr=0e | d_wdata=0e | done=0 | R0=14 | R1=116 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=7 [1]=116 [2]=29 [3]=0
# DEBUG: clk=6055 | state=0 | opcode=0101 | rs=7 | rd=7 | core_instr=010100000
# Time=6055 | PC=23 | instr_word=010100000 | core_instr=010100000 | cpu_state=00 | done=0
# T=6055 | cycle=603 | PC=17 | instr=010100000 | d_we=0 | d_addr=07 | d_wdata=07 | done=0 | R0=7 | R1=116 | R2=29 | R3=0
# REGFILE: Write 3 to regs[0] at time 6065
# REGFILE: After clk/reset, [0]=7 [1]=116 [2]=29 [3]=0
# DEBUG: clk=6065 | state=1 | opcode=0101 | rs=7 | rd=7 | core_instr=010100000
# Time=6065 | PC=24 | instr_word=010100000 | core_instr=010100000 | cpu_state=01 | done=0
# T=6065 | cycle=604 | PC=18 | instr=010100000 | d_we=0 | d_addr=07 | d_wdata=07 | done=0 | R0=7 | R1=116 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=3 [1]=116 [2]=29 [3]=0
# DEBUG: clk=6075 | state=0 | opcode=0101 | rs=3 | rd=3 | core_instr=010100000
# Time=6075 | PC=24 | instr_word=010100000 | core_instr=010100000 | cpu_state=00 | done=0
# T=6075 | cycle=605 | PC=18 | instr=010100000 | d_we=0 | d_addr=03 | d_wdata=03 | done=0 | R0=3 | R1=116 | R2=29 | R3=0
# REGFILE: Write 1 to regs[0] at time 6085
# REGFILE: After clk/reset, [0]=3 [1]=116 [2]=29 [3]=0
# DEBUG: clk=6085 | state=1 | opcode=0101 | rs=3 | rd=3 | core_instr=010100000
# Time=6085 | PC=25 | instr_word=111011000 | core_instr=010100000 | cpu_state=01 | done=0
# T=6085 | cycle=606 | PC=19 | instr=111011000 | d_we=0 | d_addr=03 | d_wdata=03 | done=0 | R0=3 | R1=116 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=1 [1]=116 [2]=29 [3]=0
# DEBUG: clk=6095 | state=0 | opcode=0101 | rs=1 | rd=1 | core_instr=010100000
# Time=6095 | PC=25 | instr_word=111011000 | core_instr=010100000 | cpu_state=00 | done=0
# T=6095 | cycle=607 | PC=19 | instr=111011000 | d_we=0 | d_addr=01 | d_wdata=01 | done=0 | R0=1 | R1=116 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=1 [1]=116 [2]=29 [3]=0
# DEBUG: clk=6105 | state=1 | opcode=1110 | rs=1 | rd=0 | core_instr=111011000
# Time=6105 | PC=26 | instr_word=000010001 | core_instr=111011000 | cpu_state=01 | done=0
# T=6105 | cycle=608 | PC=1a | instr=000010001 | d_we=0 | d_addr=01 | d_wdata=00 | done=0 | R0=1 | R1=116 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=1 [1]=116 [2]=29 [3]=0
# DEBUG: clk=6115 | state=0 | opcode=1110 | rs=1 | rd=0 | core_instr=111011000
# Time=6115 | PC=26 | instr_word=000010001 | core_instr=111011000 | cpu_state=00 | done=0
# T=6115 | cycle=609 | PC=1a | instr=000010001 | d_we=0 | d_addr=01 | d_wdata=00 | done=0 | R0=1 | R1=116 | R2=29 | R3=0
# REGFILE: Write 30 to regs[2] at time 6125
# REGFILE: After clk/reset, [0]=1 [1]=116 [2]=29 [3]=0
# DEBUG: clk=6125 | state=1 | opcode=0000 | rs=1 | rd=29 | core_instr=000010001
# Time=6125 | PC=27 | instr_word=100111000 | core_instr=000010001 | cpu_state=01 | done=0
# T=6125 | cycle=610 | PC=1b | instr=100111000 | d_we=0 | d_addr=01 | d_wdata=1d | done=0 | R0=1 | R1=116 | R2=29 | R3=0
# REGFILE: After clk/reset, [0]=1 [1]=116 [2]=30 [3]=0
# DEBUG: clk=6135 | state=0 | opcode=0000 | rs=1 | rd=30 | core_instr=000010001
# Time=6135 | PC=27 | instr_word=100111000 | core_instr=000010001 | cpu_state=00 | done=0
# T=6135 | cycle=611 | PC=1b | instr=100111000 | d_we=0 | d_addr=01 | d_wdata=1e | done=0 | R0=1 | R1=116 | R2=30 | R3=0
# REGFILE: After clk/reset, [0]=1 [1]=116 [2]=30 [3]=0
# DEBUG: clk=6145 | state=1 | opcode=1001 | rs=1 | rd=0 | core_instr=100111000
# Time=6145 | PC=28 | instr_word=111011000 | core_instr=100111000 | cpu_state=01 | done=0
# T=6145 | cycle=612 | PC=1c | instr=111011000 | d_we=0 | d_addr=01 | d_wdata=00 | done=0 | R0=1 | R1=116 | R2=30 | R3=0
# STORE: mem[1] <= 0
# REGFILE: After clk/reset, [0]=1 [1]=116 [2]=30 [3]=0
# DEBUG: clk=6155 | state=2 | opcode=1001 | rs=1 | rd=0 | core_instr=100111000
# Time=6155 | PC=28 | instr_word=111011000 | core_instr=100111000 | cpu_state=10 | done=0
# DATA_MEM: Write 0 to mem[1] at time 6155
# T=6155 | cycle=613 | PC=1c | instr=111011000 | d_we=1 | d_addr=01 | d_wdata=00 | done=0 | R0=1 | R1=116 | R2=30 | R3=0
# [6155] STORE: mem[1] <= 00
# REGFILE: After clk/reset, [0]=1 [1]=116 [2]=30 [3]=0
# DEBUG: clk=6165 | state=0 | opcode=1001 | rs=1 | rd=0 | core_instr=100111000
# Time=6165 | PC=28 | instr_word=111011000 | core_instr=100111000 | cpu_state=00 | done=0
# T=6165 | cycle=614 | PC=1c | instr=111011000 | d_we=0 | d_addr=01 | d_wdata=00 | done=0 | R0=1 | R1=116 | R2=30 | R3=0
# REGFILE: After clk/reset, [0]=1 [1]=116 [2]=30 [3]=0
# DEBUG: clk=6175 | state=1 | opcode=1110 | rs=1 | rd=0 | core_instr=111011000
# Time=6175 | PC=29 | instr_word=000001001 | core_instr=111011000 | cpu_state=01 | done=0
# T=6175 | cycle=615 | PC=1d | instr=000001001 | d_we=0 | d_addr=01 | d_wdata=00 | done=0 | R0=1 | R1=116 | R2=30 | R3=0
# REGFILE: After clk/reset, [0]=1 [1]=116 [2]=30 [3]=0
# DEBUG: clk=6185 | state=0 | opcode=1110 | rs=1 | rd=0 | core_instr=111011000
# Time=6185 | PC=29 | instr_word=000001001 | core_instr=111011000 | cpu_state=00 | done=0
# T=6185 | cycle=616 | PC=1d | instr=000001001 | d_we=0 | d_addr=01 | d_wdata=00 | done=0 | R0=1 | R1=116 | R2=30 | R3=0
# REGFILE: Write 117 to regs[1] at time 6195
# REGFILE: After clk/reset, [0]=1 [1]=116 [2]=30 [3]=0
# DEBUG: clk=6195 | state=1 | opcode=0000 | rs=1 | rd=116 | core_instr=000001001
# Time=6195 | PC=30 | instr_word=100011000 | core_instr=000001001 | cpu_state=01 | done=0
# T=6195 | cycle=617 | PC=1e | instr=100011000 | d_we=0 | d_addr=01 | d_wdata=74 | done=0 | R0=1 | R1=116 | R2=30 | R3=0
# REGFILE: After clk/reset, [0]=1 [1]=117 [2]=30 [3]=0
# DEBUG: clk=6205 | state=0 | opcode=0000 | rs=1 | rd=117 | core_instr=000001001
# Time=6205 | PC=30 | instr_word=100011000 | core_instr=000001001 | cpu_state=00 | done=0
# T=6205 | cycle=618 | PC=1e | instr=100011000 | d_we=0 | d_addr=01 | d_wdata=75 | done=0 | R0=1 | R1=117 | R2=30 | R3=0
# REGFILE: After clk/reset, [0]=1 [1]=117 [2]=30 [3]=0
# DEBUG: clk=6215 | state=1 | opcode=1000 | rs=1 | rd=0 | core_instr=100011000
# Time=6215 | PC=31 | instr_word=111001000 | core_instr=100011000 | cpu_state=01 | done=0
# T=6215 | cycle=619 | PC=1f | instr=111001000 | d_we=0 | d_addr=01 | d_wdata=00 | done=0 | R0=1 | R1=117 | R2=30 | R3=0
# REGFILE: Write 0 to regs[3] at time 6225
# REGFILE: After clk/reset, [0]=1 [1]=117 [2]=30 [3]=0
# DEBUG: clk=6225 | state=2 | opcode=1000 | rs=1 | rd=0 | core_instr=100011000
# Time=6225 | PC=31 | instr_word=111001000 | core_instr=100011000 | cpu_state=10 | done=0
# T=6225 | cycle=620 | PC=1f | instr=111001000 | d_we=0 | d_addr=01 | d_wdata=00 | done=0 | R0=1 | R1=117 | R2=30 | R3=0
# REGFILE: After clk/reset, [0]=1 [1]=117 [2]=30 [3]=0
# DEBUG: clk=6235 | state=0 | opcode=1000 | rs=1 | rd=0 | core_instr=100011000
# Time=6235 | PC=31 | instr_word=111001000 | core_instr=100011000 | cpu_state=00 | done=0
# T=6235 | cycle=621 | PC=1f | instr=111001000 | d_we=0 | d_addr=01 | d_wdata=00 | done=0 | R0=1 | R1=117 | R2=30 | R3=0
# REGFILE: After clk/reset, [0]=1 [1]=117 [2]=30 [3]=0
# DEBUG: clk=6245 | state=1 | opcode=1110 | rs=1 | rd=117 | core_instr=111001000
# Time=6245 | PC=32 | instr_word=001111100 | core_instr=111001000 | cpu_state=01 | done=0
# T=6245 | cycle=622 | PC=20 | instr=001111100 | d_we=0 | d_addr=01 | d_wdata=75 | done=0 | R0=1 | R1=117 | R2=30 | R3=0
# REGFILE: After clk/reset, [0]=1 [1]=117 [2]=30 [3]=0
# DEBUG: clk=6255 | state=0 | opcode=1110 | rs=1 | rd=117 | core_instr=111001000
# Time=6255 | PC=32 | instr_word=001111100 | core_instr=111001000 | cpu_state=00 | done=0
# T=6255 | cycle=623 | PC=20 | instr=001111100 | d_we=0 | d_addr=01 | d_wdata=75 | done=0 | R0=1 | R1=117 | R2=30 | R3=0
# REGFILE: Write 30 to regs[3] at time 6265
# REGFILE: After clk/reset, [0]=1 [1]=117 [2]=30 [3]=0
# DEBUG: clk=6265 | state=1 | opcode=0011 | rs=30 | rd=0 | core_instr=001111100
# Time=6265 | PC=33 | instr_word=001000010 | core_instr=001111100 | cpu_state=01 | done=0
# T=6265 | cycle=624 | PC=21 | instr=001000010 | d_we=0 | d_addr=1e | d_wdata=00 | done=0 | R0=1 | R1=117 | R2=30 | R3=0
# REGFILE: After clk/reset, [0]=1 [1]=117 [2]=30 [3]=30
# DEBUG: clk=6275 | state=0 | opcode=0011 | rs=30 | rd=30 | core_instr=001111100
# Time=6275 | PC=33 | instr_word=001000010 | core_instr=001111100 | cpu_state=00 | done=0
# T=6275 | cycle=625 | PC=21 | instr=001000010 | d_we=0 | d_addr=1e | d_wdata=1e | done=0 | R0=1 | R1=117 | R2=30 | R3=30
# REGFILE: Write 1 to regs[0] at time 6285
# REGFILE: After clk/reset, [0]=1 [1]=117 [2]=30 [3]=30
# DEBUG: clk=6285 | state=1 | opcode=0010 | rs=117 | rd=1 | core_instr=001000010
# Time=6285 | PC=34 | instr_word=010100000 | core_instr=001000010 | cpu_state=01 | done=0
# T=6285 | cycle=626 | PC=22 | instr=010100000 | d_we=0 | d_addr=75 | d_wdata=01 | done=0 | R0=1 | R1=117 | R2=30 | R3=30
# REGFILE: After clk/reset, [0]=1 [1]=117 [2]=30 [3]=30
# DEBUG: clk=6295 | state=0 | opcode=0010 | rs=117 | rd=1 | core_instr=001000010
# Time=6295 | PC=34 | instr_word=010100000 | core_instr=001000010 | cpu_state=00 | done=0
# T=6295 | cycle=627 | PC=22 | instr=010100000 | d_we=0 | d_addr=75 | d_wdata=01 | done=0 | R0=1 | R1=117 | R2=30 | R3=30
# REGFILE: Write 0 to regs[0] at time 6305
# REGFILE: After clk/reset, [0]=1 [1]=117 [2]=30 [3]=30
# DEBUG: clk=6305 | state=1 | opcode=0101 | rs=1 | rd=1 | core_instr=010100000
# Time=6305 | PC=35 | instr_word=010100000 | core_instr=010100000 | cpu_state=01 | done=0
# T=6305 | cycle=628 | PC=23 | instr=010100000 | d_we=0 | d_addr=01 | d_wdata=01 | done=0 | R0=1 | R1=117 | R2=30 | R3=30
# REGFILE: After clk/reset, [0]=0 [1]=117 [2]=30 [3]=30
# DEBUG: clk=6315 | state=0 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=6315 | PC=35 | instr_word=010100000 | core_instr=010100000 | cpu_state=00 | done=0
# T=6315 | cycle=629 | PC=23 | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=117 | R2=30 | R3=30
# REGFILE: Write 0 to regs[0] at time 6325
# REGFILE: After clk/reset, [0]=0 [1]=117 [2]=30 [3]=30
# DEBUG: clk=6325 | state=1 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=6325 | PC=36 | instr_word=111011000 | core_instr=010100000 | cpu_state=01 | done=0
# T=6325 | cycle=630 | PC=24 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=117 | R2=30 | R3=30
# REGFILE: After clk/reset, [0]=0 [1]=117 [2]=30 [3]=30
# DEBUG: clk=6335 | state=0 | opcode=0101 | rs=0 | rd=0 | core_instr=010100000
# Time=6335 | PC=36 | instr_word=111011000 | core_instr=010100000 | cpu_state=00 | done=0
# T=6335 | cycle=631 | PC=24 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=117 | R2=30 | R3=30
# REGFILE: After clk/reset, [0]=0 [1]=117 [2]=30 [3]=30
# DEBUG: clk=6345 | state=1 | opcode=1110 | rs=0 | rd=30 | core_instr=111011000
# Time=6345 | PC=37 | instr_word=000010010 | core_instr=111011000 | cpu_state=01 | done=0
# T=6345 | cycle=632 | PC=25 | instr=000010010 | d_we=0 | d_addr=00 | d_wdata=1e | done=0 | R0=0 | R1=117 | R2=30 | R3=30
# REGFILE: After clk/reset, [0]=0 [1]=117 [2]=30 [3]=30
# DEBUG: clk=6355 | state=0 | opcode=1110 | rs=0 | rd=30 | core_instr=111011000
# Time=6355 | PC=37 | instr_word=000010010 | core_instr=111011000 | cpu_state=00 | done=0
# T=6355 | cycle=633 | PC=25 | instr=000010010 | d_we=0 | d_addr=00 | d_wdata=1e | done=0 | R0=0 | R1=117 | R2=30 | R3=30
# REGFILE: Write 147 to regs[2] at time 6365
# REGFILE: After clk/reset, [0]=0 [1]=117 [2]=30 [3]=30
# DEBUG: clk=6365 | state=1 | opcode=0000 | rs=117 | rd=30 | core_instr=000010010
# Time=6365 | PC=38 | instr_word=100111000 | core_instr=000010010 | cpu_state=01 | done=0
# T=6365 | cycle=634 | PC=26 | instr=100111000 | d_we=0 | d_addr=75 | d_wdata=1e | done=0 | R0=0 | R1=117 | R2=30 | R3=30
# REGFILE: After clk/reset, [0]=0 [1]=117 [2]=147 [3]=30
# DEBUG: clk=6375 | state=0 | opcode=0000 | rs=117 | rd=147 | core_instr=000010010
# Time=6375 | PC=38 | instr_word=100111000 | core_instr=000010010 | cpu_state=00 | done=0
# T=6375 | cycle=635 | PC=26 | instr=100111000 | d_we=0 | d_addr=75 | d_wdata=93 | done=0 | R0=0 | R1=117 | R2=147 | R3=30
# REGFILE: After clk/reset, [0]=0 [1]=117 [2]=147 [3]=30
# DEBUG: clk=6385 | state=1 | opcode=1001 | rs=0 | rd=30 | core_instr=100111000
# Time=6385 | PC=39 | instr_word=011000000 | core_instr=100111000 | cpu_state=01 | done=0
# T=6385 | cycle=636 | PC=27 | instr=011000000 | d_we=0 | d_addr=00 | d_wdata=1e | done=0 | R0=0 | R1=117 | R2=147 | R3=30
# STORE: mem[0] <= 30
# REGFILE: After clk/reset, [0]=0 [1]=117 [2]=147 [3]=30
# DEBUG: clk=6395 | state=2 | opcode=1001 | rs=0 | rd=30 | core_instr=100111000
# Time=6395 | PC=39 | instr_word=011000000 | core_instr=100111000 | cpu_state=10 | done=0
# DATA_MEM: Write 1e to mem[0] at time 6395
# T=6395 | cycle=637 | PC=27 | instr=011000000 | d_we=1 | d_addr=00 | d_wdata=1e | done=0 | R0=0 | R1=117 | R2=147 | R3=30
# [6395] STORE: mem[0] <= 1e
# REGFILE: After clk/reset, [0]=0 [1]=117 [2]=147 [3]=30
# DEBUG: clk=6405 | state=0 | opcode=1001 | rs=0 | rd=30 | core_instr=100111000
# Time=6405 | PC=39 | instr_word=011000000 | core_instr=100111000 | cpu_state=00 | done=0
# T=6405 | cycle=638 | PC=27 | instr=011000000 | d_we=0 | d_addr=00 | d_wdata=1e | done=0 | R0=0 | R1=117 | R2=147 | R3=30
# REGFILE: Write 0 to regs[0] at time 6415
# REGFILE: After clk/reset, [0]=0 [1]=117 [2]=147 [3]=30
# DEBUG: clk=6415 | state=1 | opcode=0110 | rs=0 | rd=0 | core_instr=011000000
# Time=6415 | PC=40 | instr_word=000000100 | core_instr=011000000 | cpu_state=01 | done=0
# T=6415 | cycle=639 | PC=28 | instr=000000100 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=117 | R2=147 | R3=30
# REGFILE: After clk/reset, [0]=0 [1]=117 [2]=147 [3]=30
# DEBUG: clk=6425 | state=0 | opcode=0110 | rs=0 | rd=0 | core_instr=011000000
# Time=6425 | PC=40 | instr_word=000000100 | core_instr=011000000 | cpu_state=00 | done=0
# T=6425 | cycle=640 | PC=28 | instr=000000100 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=117 | R2=147 | R3=30
# REGFILE: Write 147 to regs[0] at time 6435
# REGFILE: After clk/reset, [0]=0 [1]=117 [2]=147 [3]=30
# DEBUG: clk=6435 | state=1 | opcode=0000 | rs=147 | rd=0 | core_instr=000000100
# Time=6435 | PC=41 | instr_word=111001000 | core_instr=000000100 | cpu_state=01 | done=0
# T=6435 | cycle=641 | PC=29 | instr=111001000 | d_we=0 | d_addr=93 | d_wdata=00 | done=0 | R0=0 | R1=117 | R2=147 | R3=30
# REGFILE: After clk/reset, [0]=147 [1]=117 [2]=147 [3]=30
# DEBUG: clk=6445 | state=0 | opcode=0000 | rs=147 | rd=147 | core_instr=000000100
# Time=6445 | PC=41 | instr_word=111001000 | core_instr=000000100 | cpu_state=00 | done=0
# T=6445 | cycle=642 | PC=29 | instr=111001000 | d_we=0 | d_addr=93 | d_wdata=93 | done=0 | R0=147 | R1=117 | R2=147 | R3=30
# REGFILE: After clk/reset, [0]=147 [1]=117 [2]=147 [3]=30
# DEBUG: clk=6455 | state=1 | opcode=1110 | rs=147 | rd=117 | core_instr=111001000
# Time=6455 | PC=42 | instr_word=001111100 | core_instr=111001000 | cpu_state=01 | done=0
# T=6455 | cycle=643 | PC=2a | instr=001111100 | d_we=0 | d_addr=93 | d_wdata=75 | done=0 | R0=147 | R1=117 | R2=147 | R3=30
# REGFILE: After clk/reset, [0]=147 [1]=117 [2]=147 [3]=30
# DEBUG: clk=6465 | state=0 | opcode=1110 | rs=147 | rd=117 | core_instr=111001000
# Time=6465 | PC=42 | instr_word=001111100 | core_instr=111001000 | cpu_state=00 | done=0
# T=6465 | cycle=644 | PC=2a | instr=001111100 | d_we=0 | d_addr=93 | d_wdata=75 | done=0 | R0=147 | R1=117 | R2=147 | R3=30
# REGFILE: Write 159 to regs[3] at time 6475
# REGFILE: After clk/reset, [0]=147 [1]=117 [2]=147 [3]=30
# DEBUG: clk=6475 | state=1 | opcode=0011 | rs=147 | rd=30 | core_instr=001111100
# Time=6475 | PC=43 | instr_word=001000010 | core_instr=001111100 | cpu_state=01 | done=0
# T=6475 | cycle=645 | PC=2b | instr=001000010 | d_we=0 | d_addr=93 | d_wdata=1e | done=0 | R0=147 | R1=117 | R2=147 | R3=30
# REGFILE: After clk/reset, [0]=147 [1]=117 [2]=147 [3]=159
# DEBUG: clk=6485 | state=0 | opcode=0011 | rs=147 | rd=159 | core_instr=001111100
# Time=6485 | PC=43 | instr_word=001000010 | core_instr=001111100 | cpu_state=00 | done=0
# T=6485 | cycle=646 | PC=2b | instr=001000010 | d_we=0 | d_addr=93 | d_wdata=9f | done=0 | R0=147 | R1=117 | R2=147 | R3=159
# REGFILE: Write 17 to regs[0] at time 6495
# REGFILE: After clk/reset, [0]=147 [1]=117 [2]=147 [3]=159
# DEBUG: clk=6495 | state=1 | opcode=0010 | rs=117 | rd=147 | core_instr=001000010
# Time=6495 | PC=44 | instr_word=010100000 | core_instr=001000010 | cpu_state=01 | done=0
# T=6495 | cycle=647 | PC=2c | instr=010100000 | d_we=0 | d_addr=75 | d_wdata=93 | done=0 | R0=147 | R1=117 | R2=147 | R3=159
# REGFILE: After clk/reset, [0]=17 [1]=117 [2]=147 [3]=159
# DEBUG: clk=6505 | state=0 | opcode=0010 | rs=117 | rd=17 | core_instr=001000010
# Time=6505 | PC=44 | instr_word=010100000 | core_instr=001000010 | cpu_state=00 | done=0
# T=6505 | cycle=648 | PC=2c | instr=010100000 | d_we=0 | d_addr=75 | d_wdata=11 | done=0 | R0=17 | R1=117 | R2=147 | R3=159
# REGFILE: Write 8 to regs[0] at time 6515
# REGFILE: After clk/reset, [0]=17 [1]=117 [2]=147 [3]=159
# DEBUG: clk=6515 | state=1 | opcode=0101 | rs=17 | rd=17 | core_instr=010100000
# Time=6515 | PC=45 | instr_word=010100000 | core_instr=010100000 | cpu_state=01 | done=0
# T=6515 | cycle=649 | PC=2d | instr=010100000 | d_we=0 | d_addr=11 | d_wdata=11 | done=0 | R0=17 | R1=117 | R2=147 | R3=159
# REGFILE: After clk/reset, [0]=8 [1]=117 [2]=147 [3]=159
# DEBUG: clk=6525 | state=0 | opcode=0101 | rs=8 | rd=8 | core_instr=010100000
# Time=6525 | PC=45 | instr_word=010100000 | core_instr=010100000 | cpu_state=00 | done=0
# T=6525 | cycle=650 | PC=2d | instr=010100000 | d_we=0 | d_addr=08 | d_wdata=08 | done=0 | R0=8 | R1=117 | R2=147 | R3=159
# REGFILE: Write 4 to regs[0] at time 6535
# REGFILE: After clk/reset, [0]=8 [1]=117 [2]=147 [3]=159
# DEBUG: clk=6535 | state=1 | opcode=0101 | rs=8 | rd=8 | core_instr=010100000
# Time=6535 | PC=46 | instr_word=111011000 | core_instr=010100000 | cpu_state=01 | done=0
# T=6535 | cycle=651 | PC=2e | instr=111011000 | d_we=0 | d_addr=08 | d_wdata=08 | done=0 | R0=8 | R1=117 | R2=147 | R3=159
# REGFILE: After clk/reset, [0]=4 [1]=117 [2]=147 [3]=159
# DEBUG: clk=6545 | state=0 | opcode=0101 | rs=4 | rd=4 | core_instr=010100000
# Time=6545 | PC=46 | instr_word=111011000 | core_instr=010100000 | cpu_state=00 | done=0
# T=6545 | cycle=652 | PC=2e | instr=111011000 | d_we=0 | d_addr=04 | d_wdata=04 | done=0 | R0=4 | R1=117 | R2=147 | R3=159
# REGFILE: After clk/reset, [0]=4 [1]=117 [2]=147 [3]=159
# DEBUG: clk=6555 | state=1 | opcode=1110 | rs=4 | rd=159 | core_instr=111011000
# Time=6555 | PC=47 | instr_word=000010011 | core_instr=111011000 | cpu_state=01 | done=0
# T=6555 | cycle=653 | PC=2f | instr=000010011 | d_we=0 | d_addr=04 | d_wdata=9f | done=0 | R0=4 | R1=117 | R2=147 | R3=159
# REGFILE: After clk/reset, [0]=4 [1]=117 [2]=147 [3]=159
# DEBUG: clk=6565 | state=0 | opcode=1110 | rs=4 | rd=159 | core_instr=111011000
# Time=6565 | PC=47 | instr_word=000010011 | core_instr=111011000 | cpu_state=00 | done=0
# T=6565 | cycle=654 | PC=2f | instr=000010011 | d_we=0 | d_addr=04 | d_wdata=9f | done=0 | R0=4 | R1=117 | R2=147 | R3=159
# REGFILE: Write 8 to regs[2] at time 6575
# REGFILE: After clk/reset, [0]=4 [1]=117 [2]=147 [3]=159
# DEBUG: clk=6575 | state=1 | opcode=0000 | rs=117 | rd=147 | core_instr=000010011
# Time=6575 | PC=48 | instr_word=100111000 | core_instr=000010011 | cpu_state=01 | done=0
# T=6575 | cycle=655 | PC=30 | instr=100111000 | d_we=0 | d_addr=75 | d_wdata=93 | done=0 | R0=4 | R1=117 | R2=147 | R3=159
# REGFILE: After clk/reset, [0]=4 [1]=117 [2]=8 [3]=159
# DEBUG: clk=6585 | state=0 | opcode=0000 | rs=117 | rd=8 | core_instr=000010011
# Time=6585 | PC=48 | instr_word=100111000 | core_instr=000010011 | cpu_state=00 | done=0
# T=6585 | cycle=656 | PC=30 | instr=100111000 | d_we=0 | d_addr=75 | d_wdata=08 | done=0 | R0=4 | R1=117 | R2=8 | R3=159
# REGFILE: After clk/reset, [0]=4 [1]=117 [2]=8 [3]=159
# DEBUG: clk=6595 | state=1 | opcode=1001 | rs=4 | rd=159 | core_instr=100111000
# Time=6595 | PC=49 | instr_word=111011000 | core_instr=100111000 | cpu_state=01 | done=0
# T=6595 | cycle=657 | PC=31 | instr=111011000 | d_we=0 | d_addr=04 | d_wdata=9f | done=0 | R0=4 | R1=117 | R2=8 | R3=159
# STORE: mem[4] <= 159
# REGFILE: After clk/reset, [0]=4 [1]=117 [2]=8 [3]=159
# DEBUG: clk=6605 | state=2 | opcode=1001 | rs=4 | rd=159 | core_instr=100111000
# Time=6605 | PC=49 | instr_word=111011000 | core_instr=100111000 | cpu_state=10 | done=0
# DATA_MEM: Write 9f to mem[4] at time 6605
# T=6605 | cycle=658 | PC=31 | instr=111011000 | d_we=1 | d_addr=04 | d_wdata=9f | done=0 | R0=4 | R1=117 | R2=8 | R3=159
# [6605] STORE: mem[4] <= 9f
# REGFILE: After clk/reset, [0]=4 [1]=117 [2]=8 [3]=159
# DEBUG: clk=6615 | state=0 | opcode=1001 | rs=4 | rd=159 | core_instr=100111000
# Time=6615 | PC=49 | instr_word=111011000 | core_instr=100111000 | cpu_state=00 | done=0
# T=6615 | cycle=659 | PC=31 | instr=111011000 | d_we=0 | d_addr=04 | d_wdata=9f | done=0 | R0=4 | R1=117 | R2=8 | R3=159
# REGFILE: After clk/reset, [0]=4 [1]=117 [2]=8 [3]=159
# DEBUG: clk=6625 | state=1 | opcode=1110 | rs=4 | rd=159 | core_instr=111011000
# Time=6625 | PC=50 | instr_word=000010010 | core_instr=111011000 | cpu_state=01 | done=0
# T=6625 | cycle=660 | PC=32 | instr=000010010 | d_we=0 | d_addr=04 | d_wdata=9f | done=0 | R0=4 | R1=117 | R2=8 | R3=159
# REGFILE: After clk/reset, [0]=4 [1]=117 [2]=8 [3]=159
# DEBUG: clk=6635 | state=0 | opcode=1110 | rs=4 | rd=159 | core_instr=111011000
# Time=6635 | PC=50 | instr_word=000010010 | core_instr=111011000 | cpu_state=00 | done=0
# T=6635 | cycle=661 | PC=32 | instr=000010010 | d_we=0 | d_addr=04 | d_wdata=9f | done=0 | R0=4 | R1=117 | R2=8 | R3=159
# REGFILE: Write 125 to regs[2] at time 6645
# REGFILE: After clk/reset, [0]=4 [1]=117 [2]=8 [3]=159
# DEBUG: clk=6645 | state=1 | opcode=0000 | rs=117 | rd=8 | core_instr=000010010
# Time=6645 | PC=51 | instr_word=100011000 | core_instr=000010010 | cpu_state=01 | done=0
# T=6645 | cycle=662 | PC=33 | instr=100011000 | d_we=0 | d_addr=75 | d_wdata=08 | done=0 | R0=4 | R1=117 | R2=8 | R3=159
# REGFILE: After clk/reset, [0]=4 [1]=117 [2]=125 [3]=159
# DEBUG: clk=6655 | state=0 | opcode=0000 | rs=117 | rd=125 | core_instr=000010010
# Time=6655 | PC=51 | instr_word=100011000 | core_instr=000010010 | cpu_state=00 | done=0
# T=6655 | cycle=663 | PC=33 | instr=100011000 | d_we=0 | d_addr=75 | d_wdata=7d | done=0 | R0=4 | R1=117 | R2=125 | R3=159
# REGFILE: After clk/reset, [0]=4 [1]=117 [2]=125 [3]=159
# DEBUG: clk=6665 | state=1 | opcode=1000 | rs=4 | rd=159 | core_instr=100011000
# Time=6665 | PC=52 | instr_word=111011000 | core_instr=100011000 | cpu_state=01 | done=0
# T=6665 | cycle=664 | PC=34 | instr=111011000 | d_we=0 | d_addr=04 | d_wdata=9f | done=0 | R0=4 | R1=117 | R2=125 | R3=159
# REGFILE: Write 159 to regs[3] at time 6675
# REGFILE: After clk/reset, [0]=4 [1]=117 [2]=125 [3]=159
# DEBUG: clk=6675 | state=2 | opcode=1000 | rs=4 | rd=159 | core_instr=100011000
# Time=6675 | PC=52 | instr_word=111011000 | core_instr=100011000 | cpu_state=10 | done=0
# T=6675 | cycle=665 | PC=34 | instr=111011000 | d_we=0 | d_addr=04 | d_wdata=9f | done=0 | R0=4 | R1=117 | R2=125 | R3=159
# REGFILE: After clk/reset, [0]=4 [1]=117 [2]=125 [3]=159
# DEBUG: clk=6685 | state=0 | opcode=1000 | rs=4 | rd=159 | core_instr=100011000
# Time=6685 | PC=52 | instr_word=111011000 | core_instr=100011000 | cpu_state=00 | done=0
# T=6685 | cycle=666 | PC=34 | instr=111011000 | d_we=0 | d_addr=04 | d_wdata=9f | done=0 | R0=4 | R1=117 | R2=125 | R3=159
# REGFILE: After clk/reset, [0]=4 [1]=117 [2]=125 [3]=159
# DEBUG: clk=6695 | state=1 | opcode=1110 | rs=4 | rd=159 | core_instr=111011000
# Time=6695 | PC=53 | instr_word=000010011 | core_instr=111011000 | cpu_state=01 | done=0
# T=6695 | cycle=667 | PC=35 | instr=000010011 | d_we=0 | d_addr=04 | d_wdata=9f | done=0 | R0=4 | R1=117 | R2=125 | R3=159
# REGFILE: After clk/reset, [0]=4 [1]=117 [2]=125 [3]=159
# DEBUG: clk=6705 | state=0 | opcode=1110 | rs=4 | rd=159 | core_instr=111011000
# Time=6705 | PC=53 | instr_word=000010011 | core_instr=111011000 | cpu_state=00 | done=0
# T=6705 | cycle=668 | PC=35 | instr=000010011 | d_we=0 | d_addr=04 | d_wdata=9f | done=0 | R0=4 | R1=117 | R2=125 | R3=159
# REGFILE: Write 242 to regs[2] at time 6715
# REGFILE: After clk/reset, [0]=4 [1]=117 [2]=125 [3]=159
# DEBUG: clk=6715 | state=1 | opcode=0000 | rs=117 | rd=125 | core_instr=000010011
# Time=6715 | PC=54 | instr_word=100011010 | core_instr=000010011 | cpu_state=01 | done=0
# T=6715 | cycle=669 | PC=36 | instr=100011010 | d_we=0 | d_addr=75 | d_wdata=7d | done=0 | R0=4 | R1=117 | R2=125 | R3=159
# REGFILE: After clk/reset, [0]=4 [1]=117 [2]=242 [3]=159
# DEBUG: clk=6725 | state=0 | opcode=0000 | rs=117 | rd=242 | core_instr=000010011
# Time=6725 | PC=54 | instr_word=100011010 | core_instr=000010011 | cpu_state=00 | done=0
# T=6725 | cycle=670 | PC=36 | instr=100011010 | d_we=0 | d_addr=75 | d_wdata=f2 | done=0 | R0=4 | R1=117 | R2=242 | R3=159
# REGFILE: After clk/reset, [0]=4 [1]=117 [2]=242 [3]=159
# DEBUG: clk=6735 | state=1 | opcode=1000 | rs=117 | rd=159 | core_instr=100011010
# Time=6735 | PC=55 | instr_word=000100010 | core_instr=100011010 | cpu_state=01 | done=0
# T=6735 | cycle=671 | PC=37 | instr=000100010 | d_we=0 | d_addr=75 | d_wdata=9f | done=0 | R0=4 | R1=117 | R2=242 | R3=159
# REGFILE: Write 0 to regs[3] at time 6745
# REGFILE: After clk/reset, [0]=4 [1]=117 [2]=242 [3]=159
# DEBUG: clk=6745 | state=2 | opcode=1000 | rs=117 | rd=159 | core_instr=100011010
# Time=6745 | PC=55 | instr_word=000100010 | core_instr=100011010 | cpu_state=10 | done=0
# T=6745 | cycle=672 | PC=37 | instr=000100010 | d_we=0 | d_addr=75 | d_wdata=9f | done=0 | R0=4 | R1=117 | R2=242 | R3=159
# REGFILE: After clk/reset, [0]=4 [1]=117 [2]=242 [3]=0
# DEBUG: clk=6755 | state=0 | opcode=1000 | rs=117 | rd=0 | core_instr=100011010
# Time=6755 | PC=55 | instr_word=000100010 | core_instr=100011010 | cpu_state=00 | done=0
# T=6755 | cycle=673 | PC=37 | instr=000100010 | d_we=0 | d_addr=75 | d_wdata=00 | done=0 | R0=4 | R1=117 | R2=242 | R3=0
# REGFILE: Write 143 to regs[0] at time 6765
# REGFILE: After clk/reset, [0]=4 [1]=117 [2]=242 [3]=0
# DEBUG: clk=6765 | state=1 | opcode=0001 | rs=117 | rd=4 | core_instr=000100010
# Time=6765 | PC=56 | instr_word=111011000 | core_instr=000100010 | cpu_state=01 | done=0
# T=6765 | cycle=674 | PC=38 | instr=111011000 | d_we=0 | d_addr=75 | d_wdata=04 | done=0 | R0=4 | R1=117 | R2=242 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=117 [2]=242 [3]=0
# DEBUG: clk=6775 | state=0 | opcode=0001 | rs=117 | rd=143 | core_instr=000100010
# Time=6775 | PC=56 | instr_word=111011000 | core_instr=000100010 | cpu_state=00 | done=0
# T=6775 | cycle=675 | PC=38 | instr=111011000 | d_we=0 | d_addr=75 | d_wdata=8f | done=0 | R0=143 | R1=117 | R2=242 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=117 [2]=242 [3]=0
# DEBUG: clk=6785 | state=1 | opcode=1110 | rs=143 | rd=0 | core_instr=111011000
# Time=6785 | PC=57 | instr_word=000010100 | core_instr=111011000 | cpu_state=01 | done=0
# T=6785 | cycle=676 | PC=39 | instr=000010100 | d_we=0 | d_addr=8f | d_wdata=00 | done=0 | R0=143 | R1=117 | R2=242 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=117 [2]=242 [3]=0
# DEBUG: clk=6795 | state=0 | opcode=1110 | rs=143 | rd=0 | core_instr=111011000
# Time=6795 | PC=57 | instr_word=000010100 | core_instr=111011000 | cpu_state=00 | done=0
# T=6795 | cycle=677 | PC=39 | instr=000010100 | d_we=0 | d_addr=8f | d_wdata=00 | done=0 | R0=143 | R1=117 | R2=242 | R3=0
# REGFILE: Write 228 to regs[2] at time 6805
# REGFILE: After clk/reset, [0]=143 [1]=117 [2]=242 [3]=0
# DEBUG: clk=6805 | state=1 | opcode=0000 | rs=242 | rd=242 | core_instr=000010100
# Time=6805 | PC=58 | instr_word=100111000 | core_instr=000010100 | cpu_state=01 | done=0
# T=6805 | cycle=678 | PC=3a | instr=100111000 | d_we=0 | d_addr=f2 | d_wdata=f2 | done=0 | R0=143 | R1=117 | R2=242 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=117 [2]=228 [3]=0
# DEBUG: clk=6815 | state=0 | opcode=0000 | rs=228 | rd=228 | core_instr=000010100
# Time=6815 | PC=58 | instr_word=100111000 | core_instr=000010100 | cpu_state=00 | done=0
# T=6815 | cycle=679 | PC=3a | instr=100111000 | d_we=0 | d_addr=e4 | d_wdata=e4 | done=0 | R0=143 | R1=117 | R2=228 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=117 [2]=228 [3]=0
# DEBUG: clk=6825 | state=1 | opcode=1001 | rs=143 | rd=0 | core_instr=100111000
# Time=6825 | PC=59 | instr_word=111011000 | core_instr=100111000 | cpu_state=01 | done=0
# T=6825 | cycle=680 | PC=3b | instr=111011000 | d_we=0 | d_addr=8f | d_wdata=00 | done=0 | R0=143 | R1=117 | R2=228 | R3=0
# STORE: mem[143] <= 0
# REGFILE: After clk/reset, [0]=143 [1]=117 [2]=228 [3]=0
# DEBUG: clk=6835 | state=2 | opcode=1001 | rs=143 | rd=0 | core_instr=100111000
# Time=6835 | PC=59 | instr_word=111011000 | core_instr=100111000 | cpu_state=10 | done=0
# DATA_MEM: Write 0 to mem[8f] at time 6835
# T=6835 | cycle=681 | PC=3b | instr=111011000 | d_we=1 | d_addr=8f | d_wdata=00 | done=0 | R0=143 | R1=117 | R2=228 | R3=0
# [6835] STORE: mem[143] <= 00
# REGFILE: After clk/reset, [0]=143 [1]=117 [2]=228 [3]=0
# DEBUG: clk=6845 | state=0 | opcode=1001 | rs=143 | rd=0 | core_instr=100111000
# Time=6845 | PC=59 | instr_word=111011000 | core_instr=100111000 | cpu_state=00 | done=0
# T=6845 | cycle=682 | PC=3b | instr=111011000 | d_we=0 | d_addr=8f | d_wdata=00 | done=0 | R0=143 | R1=117 | R2=228 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=117 [2]=228 [3]=0
# DEBUG: clk=6855 | state=1 | opcode=1110 | rs=143 | rd=0 | core_instr=111011000
# Time=6855 | PC=60 | instr_word=000001000 | core_instr=111011000 | cpu_state=01 | done=0
# T=6855 | cycle=683 | PC=3c | instr=000001000 | d_we=0 | d_addr=8f | d_wdata=00 | done=0 | R0=143 | R1=117 | R2=228 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=117 [2]=228 [3]=0
# DEBUG: clk=6865 | state=0 | opcode=1110 | rs=143 | rd=0 | core_instr=111011000
# Time=6865 | PC=60 | instr_word=000001000 | core_instr=111011000 | cpu_state=00 | done=0
# T=6865 | cycle=684 | PC=3c | instr=000001000 | d_we=0 | d_addr=8f | d_wdata=00 | done=0 | R0=143 | R1=117 | R2=228 | R3=0
# REGFILE: Write 4 to regs[1] at time 6875
# REGFILE: After clk/reset, [0]=143 [1]=117 [2]=228 [3]=0
# DEBUG: clk=6875 | state=1 | opcode=0000 | rs=143 | rd=117 | core_instr=000001000
# Time=6875 | PC=61 | instr_word=100011000 | core_instr=000001000 | cpu_state=01 | done=0
# T=6875 | cycle=685 | PC=3d | instr=100011000 | d_we=0 | d_addr=8f | d_wdata=75 | done=0 | R0=143 | R1=117 | R2=228 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=4 [2]=228 [3]=0
# DEBUG: clk=6885 | state=0 | opcode=0000 | rs=143 | rd=4 | core_instr=000001000
# Time=6885 | PC=61 | instr_word=100011000 | core_instr=000001000 | cpu_state=00 | done=0
# T=6885 | cycle=686 | PC=3d | instr=100011000 | d_we=0 | d_addr=8f | d_wdata=04 | done=0 | R0=143 | R1=4 | R2=228 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=4 [2]=228 [3]=0
# DEBUG: clk=6895 | state=1 | opcode=1000 | rs=143 | rd=0 | core_instr=100011000
# Time=6895 | PC=62 | instr_word=111011000 | core_instr=100011000 | cpu_state=01 | done=0
# T=6895 | cycle=687 | PC=3e | instr=111011000 | d_we=0 | d_addr=8f | d_wdata=00 | done=0 | R0=143 | R1=4 | R2=228 | R3=0
# REGFILE: Write 0 to regs[3] at time 6905
# REGFILE: After clk/reset, [0]=143 [1]=4 [2]=228 [3]=0
# DEBUG: clk=6905 | state=2 | opcode=1000 | rs=143 | rd=0 | core_instr=100011000
# Time=6905 | PC=62 | instr_word=111011000 | core_instr=100011000 | cpu_state=10 | done=0
# T=6905 | cycle=688 | PC=3e | instr=111011000 | d_we=0 | d_addr=8f | d_wdata=00 | done=0 | R0=143 | R1=4 | R2=228 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=4 [2]=228 [3]=0
# DEBUG: clk=6915 | state=0 | opcode=1000 | rs=143 | rd=0 | core_instr=100011000
# Time=6915 | PC=62 | instr_word=111011000 | core_instr=100011000 | cpu_state=00 | done=0
# T=6915 | cycle=689 | PC=3e | instr=111011000 | d_we=0 | d_addr=8f | d_wdata=00 | done=0 | R0=143 | R1=4 | R2=228 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=4 [2]=228 [3]=0
# DEBUG: clk=6925 | state=1 | opcode=1110 | rs=143 | rd=0 | core_instr=111011000
# Time=6925 | PC=63 | instr_word=000001001 | core_instr=111011000 | cpu_state=01 | done=0
# T=6925 | cycle=690 | PC=3f | instr=000001001 | d_we=0 | d_addr=8f | d_wdata=00 | done=0 | R0=143 | R1=4 | R2=228 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=4 [2]=228 [3]=0
# DEBUG: clk=6935 | state=0 | opcode=1110 | rs=143 | rd=0 | core_instr=111011000
# Time=6935 | PC=63 | instr_word=000001001 | core_instr=111011000 | cpu_state=00 | done=0
# T=6935 | cycle=691 | PC=3f | instr=000001001 | d_we=0 | d_addr=8f | d_wdata=00 | done=0 | R0=143 | R1=4 | R2=228 | R3=0
# REGFILE: Write 147 to regs[1] at time 6945
# REGFILE: After clk/reset, [0]=143 [1]=4 [2]=228 [3]=0
# DEBUG: clk=6945 | state=1 | opcode=0000 | rs=143 | rd=4 | core_instr=000001001
# Time=6945 | PC=64 | instr_word=100011010 | core_instr=000001001 | cpu_state=01 | done=0
# T=6945 | cycle=692 | PC=40 | instr=100011010 | d_we=0 | d_addr=8f | d_wdata=04 | done=0 | R0=143 | R1=4 | R2=228 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=147 [2]=228 [3]=0
# DEBUG: clk=6955 | state=0 | opcode=0000 | rs=143 | rd=147 | core_instr=000001001
# Time=6955 | PC=64 | instr_word=100011010 | core_instr=000001001 | cpu_state=00 | done=0
# T=6955 | cycle=693 | PC=40 | instr=100011010 | d_we=0 | d_addr=8f | d_wdata=93 | done=0 | R0=143 | R1=147 | R2=228 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=147 [2]=228 [3]=0
# DEBUG: clk=6965 | state=1 | opcode=1000 | rs=147 | rd=0 | core_instr=100011010
# Time=6965 | PC=65 | instr_word=011010011 | core_instr=100011010 | cpu_state=01 | done=0
# T=6965 | cycle=694 | PC=41 | instr=011010011 | d_we=0 | d_addr=93 | d_wdata=00 | done=0 | R0=143 | R1=147 | R2=228 | R3=0
# REGFILE: Write 0 to regs[3] at time 6975
# REGFILE: After clk/reset, [0]=143 [1]=147 [2]=228 [3]=0
# DEBUG: clk=6975 | state=2 | opcode=1000 | rs=147 | rd=0 | core_instr=100011010
# Time=6975 | PC=65 | instr_word=011010011 | core_instr=100011010 | cpu_state=10 | done=0
# T=6975 | cycle=695 | PC=41 | instr=011010011 | d_we=0 | d_addr=93 | d_wdata=00 | done=0 | R0=143 | R1=147 | R2=228 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=147 [2]=228 [3]=0
# DEBUG: clk=6985 | state=0 | opcode=1000 | rs=147 | rd=0 | core_instr=100011010
# Time=6985 | PC=65 | instr_word=011010011 | core_instr=100011010 | cpu_state=00 | done=0
# T=6985 | cycle=696 | PC=41 | instr=011010011 | d_we=0 | d_addr=93 | d_wdata=00 | done=0 | R0=143 | R1=147 | R2=228 | R3=0
# REGFILE: Write 3 to regs[2] at time 6995
# REGFILE: After clk/reset, [0]=143 [1]=147 [2]=228 [3]=0
# DEBUG: clk=6995 | state=1 | opcode=0110 | rs=147 | rd=228 | core_instr=011010011
# Time=6995 | PC=66 | instr_word=001001100 | core_instr=011010011 | cpu_state=01 | done=0
# T=6995 | cycle=697 | PC=42 | instr=001001100 | d_we=0 | d_addr=93 | d_wdata=e4 | done=0 | R0=143 | R1=147 | R2=228 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=147 [2]=3 [3]=0
# DEBUG: clk=7005 | state=0 | opcode=0110 | rs=147 | rd=3 | core_instr=011010011
# Time=7005 | PC=66 | instr_word=001001100 | core_instr=011010011 | cpu_state=00 | done=0
# T=7005 | cycle=698 | PC=42 | instr=001001100 | d_we=0 | d_addr=93 | d_wdata=03 | done=0 | R0=143 | R1=147 | R2=3 | R3=0
# REGFILE: Write 3 to regs[1] at time 7015
# REGFILE: After clk/reset, [0]=143 [1]=147 [2]=3 [3]=0
# DEBUG: clk=7015 | state=1 | opcode=0010 | rs=3 | rd=147 | core_instr=001001100
# Time=7015 | PC=67 | instr_word=010001000 | core_instr=001001100 | cpu_state=01 | done=0
# T=7015 | cycle=699 | PC=43 | instr=010001000 | d_we=0 | d_addr=03 | d_wdata=93 | done=0 | R0=143 | R1=147 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=3 [2]=3 [3]=0
# DEBUG: clk=7025 | state=0 | opcode=0010 | rs=3 | rd=3 | core_instr=001001100
# Time=7025 | PC=67 | instr_word=010001000 | core_instr=001001100 | cpu_state=00 | done=0
# T=7025 | cycle=700 | PC=43 | instr=010001000 | d_we=0 | d_addr=03 | d_wdata=03 | done=0 | R0=143 | R1=3 | R2=3 | R3=0
# REGFILE: Write 6 to regs[1] at time 7035
# REGFILE: After clk/reset, [0]=143 [1]=3 [2]=3 [3]=0
# DEBUG: clk=7035 | state=1 | opcode=0100 | rs=143 | rd=3 | core_instr=010001000
# Time=7035 | PC=68 | instr_word=111011000 | core_instr=010001000 | cpu_state=01 | done=0
# T=7035 | cycle=701 | PC=44 | instr=111011000 | d_we=0 | d_addr=8f | d_wdata=03 | done=0 | R0=143 | R1=3 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=6 [2]=3 [3]=0
# DEBUG: clk=7045 | state=0 | opcode=0100 | rs=143 | rd=6 | core_instr=010001000
# Time=7045 | PC=68 | instr_word=111011000 | core_instr=010001000 | cpu_state=00 | done=0
# T=7045 | cycle=702 | PC=44 | instr=111011000 | d_we=0 | d_addr=8f | d_wdata=06 | done=0 | R0=143 | R1=6 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=6 [2]=3 [3]=0
# DEBUG: clk=7055 | state=1 | opcode=1110 | rs=143 | rd=0 | core_instr=111011000
# Time=7055 | PC=69 | instr_word=000010110 | core_instr=111011000 | cpu_state=01 | done=0
# T=7055 | cycle=703 | PC=45 | instr=000010110 | d_we=0 | d_addr=8f | d_wdata=00 | done=0 | R0=143 | R1=6 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=6 [2]=3 [3]=0
# DEBUG: clk=7065 | state=0 | opcode=1110 | rs=143 | rd=0 | core_instr=111011000
# Time=7065 | PC=69 | instr_word=000010110 | core_instr=111011000 | cpu_state=00 | done=0
# T=7065 | cycle=704 | PC=45 | instr=000010110 | d_we=0 | d_addr=8f | d_wdata=00 | done=0 | R0=143 | R1=6 | R2=3 | R3=0
# REGFILE: Write 3 to regs[2] at time 7075
# REGFILE: After clk/reset, [0]=143 [1]=6 [2]=3 [3]=0
# DEBUG: clk=7075 | state=1 | opcode=0000 | rs=0 | rd=3 | core_instr=000010110
# Time=7075 | PC=70 | instr_word=100111010 | core_instr=000010110 | cpu_state=01 | done=0
# T=7075 | cycle=705 | PC=46 | instr=100111010 | d_we=0 | d_addr=00 | d_wdata=03 | done=0 | R0=143 | R1=6 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=6 [2]=3 [3]=0
# DEBUG: clk=7085 | state=0 | opcode=0000 | rs=0 | rd=3 | core_instr=000010110
# Time=7085 | PC=70 | instr_word=100111010 | core_instr=000010110 | cpu_state=00 | done=0
# T=7085 | cycle=706 | PC=46 | instr=100111010 | d_we=0 | d_addr=00 | d_wdata=03 | done=0 | R0=143 | R1=6 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=6 [2]=3 [3]=0
# DEBUG: clk=7095 | state=1 | opcode=1001 | rs=6 | rd=0 | core_instr=100111010
# Time=7095 | PC=71 | instr_word=111011000 | core_instr=100111010 | cpu_state=01 | done=0
# T=7095 | cycle=707 | PC=47 | instr=111011000 | d_we=0 | d_addr=06 | d_wdata=00 | done=0 | R0=143 | R1=6 | R2=3 | R3=0
# STORE: mem[6] <= 0
# REGFILE: After clk/reset, [0]=143 [1]=6 [2]=3 [3]=0
# DEBUG: clk=7105 | state=2 | opcode=1001 | rs=6 | rd=0 | core_instr=100111010
# Time=7105 | PC=71 | instr_word=111011000 | core_instr=100111010 | cpu_state=10 | done=0
# DATA_MEM: Write 0 to mem[6] at time 7105
# T=7105 | cycle=708 | PC=47 | instr=111011000 | d_we=1 | d_addr=06 | d_wdata=00 | done=0 | R0=143 | R1=6 | R2=3 | R3=0
# [7105] STORE: mem[6] <= 00
# REGFILE: After clk/reset, [0]=143 [1]=6 [2]=3 [3]=0
# DEBUG: clk=7115 | state=0 | opcode=1001 | rs=6 | rd=0 | core_instr=100111010
# Time=7115 | PC=71 | instr_word=111011000 | core_instr=100111010 | cpu_state=00 | done=0
# T=7115 | cycle=709 | PC=47 | instr=111011000 | d_we=0 | d_addr=06 | d_wdata=00 | done=0 | R0=143 | R1=6 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=6 [2]=3 [3]=0
# DEBUG: clk=7125 | state=1 | opcode=1110 | rs=143 | rd=0 | core_instr=111011000
# Time=7125 | PC=72 | instr_word=000010101 | core_instr=111011000 | cpu_state=01 | done=0
# T=7125 | cycle=710 | PC=48 | instr=000010101 | d_we=0 | d_addr=8f | d_wdata=00 | done=0 | R0=143 | R1=6 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=6 [2]=3 [3]=0
# DEBUG: clk=7135 | state=0 | opcode=1110 | rs=143 | rd=0 | core_instr=111011000
# Time=7135 | PC=72 | instr_word=000010101 | core_instr=111011000 | cpu_state=00 | done=0
# T=7135 | cycle=711 | PC=48 | instr=000010101 | d_we=0 | d_addr=8f | d_wdata=00 | done=0 | R0=143 | R1=6 | R2=3 | R3=0
# REGFILE: Write 6 to regs[2] at time 7145
# REGFILE: After clk/reset, [0]=143 [1]=6 [2]=3 [3]=0
# DEBUG: clk=7145 | state=1 | opcode=0000 | rs=3 | rd=3 | core_instr=000010101
# Time=7145 | PC=73 | instr_word=100111000 | core_instr=000010101 | cpu_state=01 | done=0
# T=7145 | cycle=712 | PC=49 | instr=100111000 | d_we=0 | d_addr=03 | d_wdata=03 | done=0 | R0=143 | R1=6 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=6 [2]=6 [3]=0
# DEBUG: clk=7155 | state=0 | opcode=0000 | rs=6 | rd=6 | core_instr=000010101
# Time=7155 | PC=73 | instr_word=100111000 | core_instr=000010101 | cpu_state=00 | done=0
# T=7155 | cycle=713 | PC=49 | instr=100111000 | d_we=0 | d_addr=06 | d_wdata=06 | done=0 | R0=143 | R1=6 | R2=6 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=6 [2]=6 [3]=0
# DEBUG: clk=7165 | state=1 | opcode=1001 | rs=143 | rd=0 | core_instr=100111000
# Time=7165 | PC=74 | instr_word=111011000 | core_instr=100111000 | cpu_state=01 | done=0
# T=7165 | cycle=714 | PC=4a | instr=111011000 | d_we=0 | d_addr=8f | d_wdata=00 | done=0 | R0=143 | R1=6 | R2=6 | R3=0
# STORE: mem[143] <= 0
# REGFILE: After clk/reset, [0]=143 [1]=6 [2]=6 [3]=0
# DEBUG: clk=7175 | state=2 | opcode=1001 | rs=143 | rd=0 | core_instr=100111000
# Time=7175 | PC=74 | instr_word=111011000 | core_instr=100111000 | cpu_state=10 | done=0
# DATA_MEM: Write 0 to mem[8f] at time 7175
# T=7175 | cycle=715 | PC=4a | instr=111011000 | d_we=1 | d_addr=8f | d_wdata=00 | done=0 | R0=143 | R1=6 | R2=6 | R3=0
# [7175] STORE: mem[143] <= 00
# REGFILE: After clk/reset, [0]=143 [1]=6 [2]=6 [3]=0
# DEBUG: clk=7185 | state=0 | opcode=1001 | rs=143 | rd=0 | core_instr=100111000
# Time=7185 | PC=74 | instr_word=111011000 | core_instr=100111000 | cpu_state=00 | done=0
# T=7185 | cycle=716 | PC=4a | instr=111011000 | d_we=0 | d_addr=8f | d_wdata=00 | done=0 | R0=143 | R1=6 | R2=6 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=6 [2]=6 [3]=0
# DEBUG: clk=7195 | state=1 | opcode=1110 | rs=143 | rd=0 | core_instr=111011000
# Time=7195 | PC=75 | instr_word=000001010 | core_instr=111011000 | cpu_state=01 | done=0
# T=7195 | cycle=717 | PC=4b | instr=000001010 | d_we=0 | d_addr=8f | d_wdata=00 | done=0 | R0=143 | R1=6 | R2=6 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=6 [2]=6 [3]=0
# DEBUG: clk=7205 | state=0 | opcode=1110 | rs=143 | rd=0 | core_instr=111011000
# Time=7205 | PC=75 | instr_word=000001010 | core_instr=111011000 | cpu_state=00 | done=0
# T=7205 | cycle=718 | PC=4b | instr=000001010 | d_we=0 | d_addr=8f | d_wdata=00 | done=0 | R0=143 | R1=6 | R2=6 | R3=0
# REGFILE: Write 12 to regs[1] at time 7215
# REGFILE: After clk/reset, [0]=143 [1]=6 [2]=6 [3]=0
# DEBUG: clk=7215 | state=1 | opcode=0000 | rs=6 | rd=6 | core_instr=000001010
# Time=7215 | PC=76 | instr_word=100011000 | core_instr=000001010 | cpu_state=01 | done=0
# T=7215 | cycle=719 | PC=4c | instr=100011000 | d_we=0 | d_addr=06 | d_wdata=06 | done=0 | R0=143 | R1=6 | R2=6 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=12 [2]=6 [3]=0
# DEBUG: clk=7225 | state=0 | opcode=0000 | rs=12 | rd=12 | core_instr=000001010
# Time=7225 | PC=76 | instr_word=100011000 | core_instr=000001010 | cpu_state=00 | done=0
# T=7225 | cycle=720 | PC=4c | instr=100011000 | d_we=0 | d_addr=0c | d_wdata=0c | done=0 | R0=143 | R1=12 | R2=6 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=12 [2]=6 [3]=0
# DEBUG: clk=7235 | state=1 | opcode=1000 | rs=143 | rd=0 | core_instr=100011000
# Time=7235 | PC=77 | instr_word=111011000 | core_instr=100011000 | cpu_state=01 | done=0
# T=7235 | cycle=721 | PC=4d | instr=111011000 | d_we=0 | d_addr=8f | d_wdata=00 | done=0 | R0=143 | R1=12 | R2=6 | R3=0
# REGFILE: Write 0 to regs[3] at time 7245
# REGFILE: After clk/reset, [0]=143 [1]=12 [2]=6 [3]=0
# DEBUG: clk=7245 | state=2 | opcode=1000 | rs=143 | rd=0 | core_instr=100011000
# Time=7245 | PC=77 | instr_word=111011000 | core_instr=100011000 | cpu_state=10 | done=0
# T=7245 | cycle=722 | PC=4d | instr=111011000 | d_we=0 | d_addr=8f | d_wdata=00 | done=0 | R0=143 | R1=12 | R2=6 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=12 [2]=6 [3]=0
# DEBUG: clk=7255 | state=0 | opcode=1000 | rs=143 | rd=0 | core_instr=100011000
# Time=7255 | PC=77 | instr_word=111011000 | core_instr=100011000 | cpu_state=00 | done=0
# T=7255 | cycle=723 | PC=4d | instr=111011000 | d_we=0 | d_addr=8f | d_wdata=00 | done=0 | R0=143 | R1=12 | R2=6 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=12 [2]=6 [3]=0
# DEBUG: clk=7265 | state=1 | opcode=1110 | rs=143 | rd=0 | core_instr=111011000
# Time=7265 | PC=78 | instr_word=000001011 | core_instr=111011000 | cpu_state=01 | done=0
# T=7265 | cycle=724 | PC=4e | instr=000001011 | d_we=0 | d_addr=8f | d_wdata=00 | done=0 | R0=143 | R1=12 | R2=6 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=12 [2]=6 [3]=0
# DEBUG: clk=7275 | state=0 | opcode=1110 | rs=143 | rd=0 | core_instr=111011000
# Time=7275 | PC=78 | instr_word=000001011 | core_instr=111011000 | cpu_state=00 | done=0
# T=7275 | cycle=725 | PC=4e | instr=000001011 | d_we=0 | d_addr=8f | d_wdata=00 | done=0 | R0=143 | R1=12 | R2=6 | R3=0
# REGFILE: Write 24 to regs[1] at time 7285
# REGFILE: After clk/reset, [0]=143 [1]=12 [2]=6 [3]=0
# DEBUG: clk=7285 | state=1 | opcode=0000 | rs=12 | rd=12 | core_instr=000001011
# Time=7285 | PC=79 | instr_word=100011010 | core_instr=000001011 | cpu_state=01 | done=0
# T=7285 | cycle=726 | PC=4f | instr=100011010 | d_we=0 | d_addr=0c | d_wdata=0c | done=0 | R0=143 | R1=12 | R2=6 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=24 [2]=6 [3]=0
# DEBUG: clk=7295 | state=0 | opcode=0000 | rs=24 | rd=24 | core_instr=000001011
# Time=7295 | PC=79 | instr_word=100011010 | core_instr=000001011 | cpu_state=00 | done=0
# T=7295 | cycle=727 | PC=4f | instr=100011010 | d_we=0 | d_addr=18 | d_wdata=18 | done=0 | R0=143 | R1=24 | R2=6 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=24 [2]=6 [3]=0
# DEBUG: clk=7305 | state=1 | opcode=1000 | rs=24 | rd=0 | core_instr=100011010
# Time=7305 | PC=80 | instr_word=011010011 | core_instr=100011010 | cpu_state=01 | done=0
# T=7305 | cycle=728 | PC=50 | instr=011010011 | d_we=0 | d_addr=18 | d_wdata=00 | done=0 | R0=143 | R1=24 | R2=6 | R3=0
# REGFILE: Write 0 to regs[3] at time 7315
# REGFILE: After clk/reset, [0]=143 [1]=24 [2]=6 [3]=0
# DEBUG: clk=7315 | state=2 | opcode=1000 | rs=24 | rd=0 | core_instr=100011010
# Time=7315 | PC=80 | instr_word=011010011 | core_instr=100011010 | cpu_state=10 | done=0
# T=7315 | cycle=729 | PC=50 | instr=011010011 | d_we=0 | d_addr=18 | d_wdata=00 | done=0 | R0=143 | R1=24 | R2=6 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=24 [2]=6 [3]=0
# DEBUG: clk=7325 | state=0 | opcode=1000 | rs=24 | rd=0 | core_instr=100011010
# Time=7325 | PC=80 | instr_word=011010011 | core_instr=100011010 | cpu_state=00 | done=0
# T=7325 | cycle=730 | PC=50 | instr=011010011 | d_we=0 | d_addr=18 | d_wdata=00 | done=0 | R0=143 | R1=24 | R2=6 | R3=0
# REGFILE: Write 3 to regs[2] at time 7335
# REGFILE: After clk/reset, [0]=143 [1]=24 [2]=6 [3]=0
# DEBUG: clk=7335 | state=1 | opcode=0110 | rs=24 | rd=6 | core_instr=011010011
# Time=7335 | PC=81 | instr_word=001001100 | core_instr=011010011 | cpu_state=01 | done=0
# T=7335 | cycle=731 | PC=51 | instr=001001100 | d_we=0 | d_addr=18 | d_wdata=06 | done=0 | R0=143 | R1=24 | R2=6 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=24 [2]=3 [3]=0
# DEBUG: clk=7345 | state=0 | opcode=0110 | rs=24 | rd=3 | core_instr=011010011
# Time=7345 | PC=81 | instr_word=001001100 | core_instr=011010011 | cpu_state=00 | done=0
# T=7345 | cycle=732 | PC=51 | instr=001001100 | d_we=0 | d_addr=18 | d_wdata=03 | done=0 | R0=143 | R1=24 | R2=3 | R3=0
# REGFILE: Write 0 to regs[1] at time 7355
# REGFILE: After clk/reset, [0]=143 [1]=24 [2]=3 [3]=0
# DEBUG: clk=7355 | state=1 | opcode=0010 | rs=3 | rd=24 | core_instr=001001100
# Time=7355 | PC=82 | instr_word=010001000 | core_instr=001001100 | cpu_state=01 | done=0
# T=7355 | cycle=733 | PC=52 | instr=010001000 | d_we=0 | d_addr=03 | d_wdata=18 | done=0 | R0=143 | R1=24 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=3 [3]=0
# DEBUG: clk=7365 | state=0 | opcode=0010 | rs=3 | rd=0 | core_instr=001001100
# Time=7365 | PC=82 | instr_word=010001000 | core_instr=001001100 | cpu_state=00 | done=0
# T=7365 | cycle=734 | PC=52 | instr=010001000 | d_we=0 | d_addr=03 | d_wdata=00 | done=0 | R0=143 | R1=0 | R2=3 | R3=0
# REGFILE: Write 0 to regs[1] at time 7375
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=3 [3]=0
# DEBUG: clk=7375 | state=1 | opcode=0100 | rs=143 | rd=0 | core_instr=010001000
# Time=7375 | PC=83 | instr_word=111011000 | core_instr=010001000 | cpu_state=01 | done=0
# T=7375 | cycle=735 | PC=53 | instr=111011000 | d_we=0 | d_addr=8f | d_wdata=00 | done=0 | R0=143 | R1=0 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=3 [3]=0
# DEBUG: clk=7385 | state=0 | opcode=0100 | rs=143 | rd=0 | core_instr=010001000
# Time=7385 | PC=83 | instr_word=111011000 | core_instr=010001000 | cpu_state=00 | done=0
# T=7385 | cycle=736 | PC=53 | instr=111011000 | d_we=0 | d_addr=8f | d_wdata=00 | done=0 | R0=143 | R1=0 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=3 [3]=0
# DEBUG: clk=7395 | state=1 | opcode=1110 | rs=143 | rd=0 | core_instr=111011000
# Time=7395 | PC=84 | instr_word=000011000 | core_instr=111011000 | cpu_state=01 | done=0
# T=7395 | cycle=737 | PC=54 | instr=000011000 | d_we=0 | d_addr=8f | d_wdata=00 | done=0 | R0=143 | R1=0 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=3 [3]=0
# DEBUG: clk=7405 | state=0 | opcode=1110 | rs=143 | rd=0 | core_instr=111011000
# Time=7405 | PC=84 | instr_word=000011000 | core_instr=111011000 | cpu_state=00 | done=0
# T=7405 | cycle=738 | PC=54 | instr=000011000 | d_we=0 | d_addr=8f | d_wdata=00 | done=0 | R0=143 | R1=0 | R2=3 | R3=0
# REGFILE: Write 143 to regs[3] at time 7415
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=3 [3]=0
# DEBUG: clk=7415 | state=1 | opcode=0000 | rs=143 | rd=0 | core_instr=000011000
# Time=7415 | PC=85 | instr_word=100111010 | core_instr=000011000 | cpu_state=01 | done=0
# T=7415 | cycle=739 | PC=55 | instr=100111010 | d_we=0 | d_addr=8f | d_wdata=00 | done=0 | R0=143 | R1=0 | R2=3 | R3=0
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=3 [3]=143
# DEBUG: clk=7425 | state=0 | opcode=0000 | rs=143 | rd=143 | core_instr=000011000
# Time=7425 | PC=85 | instr_word=100111010 | core_instr=000011000 | cpu_state=00 | done=0
# T=7425 | cycle=740 | PC=55 | instr=100111010 | d_we=0 | d_addr=8f | d_wdata=8f | done=0 | R0=143 | R1=0 | R2=3 | R3=143
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=3 [3]=143
# DEBUG: clk=7435 | state=1 | opcode=1001 | rs=0 | rd=143 | core_instr=100111010
# Time=7435 | PC=86 | instr_word=111011000 | core_instr=100111010 | cpu_state=01 | done=0
# T=7435 | cycle=741 | PC=56 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=8f | done=0 | R0=143 | R1=0 | R2=3 | R3=143
# STORE: mem[0] <= 143
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=3 [3]=143
# DEBUG: clk=7445 | state=2 | opcode=1001 | rs=0 | rd=143 | core_instr=100111010
# Time=7445 | PC=86 | instr_word=111011000 | core_instr=100111010 | cpu_state=10 | done=0
# DATA_MEM: Write 8f to mem[0] at time 7445
# T=7445 | cycle=742 | PC=56 | instr=111011000 | d_we=1 | d_addr=00 | d_wdata=8f | done=0 | R0=143 | R1=0 | R2=3 | R3=143
# [7445] STORE: mem[0] <= 8f
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=3 [3]=143
# DEBUG: clk=7455 | state=0 | opcode=1001 | rs=0 | rd=143 | core_instr=100111010
# Time=7455 | PC=86 | instr_word=111011000 | core_instr=100111010 | cpu_state=00 | done=0
# T=7455 | cycle=743 | PC=56 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=8f | done=0 | R0=143 | R1=0 | R2=3 | R3=143
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=3 [3]=143
# DEBUG: clk=7465 | state=1 | opcode=1110 | rs=143 | rd=143 | core_instr=111011000
# Time=7465 | PC=87 | instr_word=000010111 | core_instr=111011000 | cpu_state=01 | done=0
# T=7465 | cycle=744 | PC=57 | instr=000010111 | d_we=0 | d_addr=8f | d_wdata=8f | done=0 | R0=143 | R1=0 | R2=3 | R3=143
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=3 [3]=143
# DEBUG: clk=7475 | state=0 | opcode=1110 | rs=143 | rd=143 | core_instr=111011000
# Time=7475 | PC=87 | instr_word=000010111 | core_instr=111011000 | cpu_state=00 | done=0
# T=7475 | cycle=745 | PC=57 | instr=000010111 | d_we=0 | d_addr=8f | d_wdata=8f | done=0 | R0=143 | R1=0 | R2=3 | R3=143
# REGFILE: Write 146 to regs[2] at time 7485
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=3 [3]=143
# DEBUG: clk=7485 | state=1 | opcode=0000 | rs=143 | rd=3 | core_instr=000010111
# Time=7485 | PC=88 | instr_word=100111000 | core_instr=000010111 | cpu_state=01 | done=0
# T=7485 | cycle=746 | PC=58 | instr=100111000 | d_we=0 | d_addr=8f | d_wdata=03 | done=0 | R0=143 | R1=0 | R2=3 | R3=143
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=146 [3]=143
# DEBUG: clk=7495 | state=0 | opcode=0000 | rs=143 | rd=146 | core_instr=000010111
# Time=7495 | PC=88 | instr_word=100111000 | core_instr=000010111 | cpu_state=00 | done=0
# T=7495 | cycle=747 | PC=58 | instr=100111000 | d_we=0 | d_addr=8f | d_wdata=92 | done=0 | R0=143 | R1=0 | R2=146 | R3=143
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=146 [3]=143
# DEBUG: clk=7505 | state=1 | opcode=1001 | rs=143 | rd=143 | core_instr=100111000
# Time=7505 | PC=89 | instr_word=111011000 | core_instr=100111000 | cpu_state=01 | done=0
# T=7505 | cycle=748 | PC=59 | instr=111011000 | d_we=0 | d_addr=8f | d_wdata=8f | done=0 | R0=143 | R1=0 | R2=146 | R3=143
# STORE: mem[143] <= 143
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=146 [3]=143
# DEBUG: clk=7515 | state=2 | opcode=1001 | rs=143 | rd=143 | core_instr=100111000
# Time=7515 | PC=89 | instr_word=111011000 | core_instr=100111000 | cpu_state=10 | done=0
# DATA_MEM: Write 8f to mem[8f] at time 7515
# T=7515 | cycle=749 | PC=59 | instr=111011000 | d_we=1 | d_addr=8f | d_wdata=8f | done=0 | R0=143 | R1=0 | R2=146 | R3=143
# [7515] STORE: mem[143] <= 8f
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=146 [3]=143
# DEBUG: clk=7525 | state=0 | opcode=1001 | rs=143 | rd=143 | core_instr=100111000
# Time=7525 | PC=89 | instr_word=111011000 | core_instr=100111000 | cpu_state=00 | done=0
# T=7525 | cycle=750 | PC=59 | instr=111011000 | d_we=0 | d_addr=8f | d_wdata=8f | done=0 | R0=143 | R1=0 | R2=146 | R3=143
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=146 [3]=143
# DEBUG: clk=7535 | state=1 | opcode=1110 | rs=143 | rd=143 | core_instr=111011000
# Time=7535 | PC=90 | instr_word=000010100 | core_instr=111011000 | cpu_state=01 | done=0
# T=7535 | cycle=751 | PC=5a | instr=000010100 | d_we=0 | d_addr=8f | d_wdata=8f | done=0 | R0=143 | R1=0 | R2=146 | R3=143
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=146 [3]=143
# DEBUG: clk=7545 | state=0 | opcode=1110 | rs=143 | rd=143 | core_instr=111011000
# Time=7545 | PC=90 | instr_word=000010100 | core_instr=111011000 | cpu_state=00 | done=0
# T=7545 | cycle=752 | PC=5a | instr=000010100 | d_we=0 | d_addr=8f | d_wdata=8f | done=0 | R0=143 | R1=0 | R2=146 | R3=143
# REGFILE: Write 36 to regs[2] at time 7555
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=146 [3]=143
# DEBUG: clk=7555 | state=1 | opcode=0000 | rs=146 | rd=146 | core_instr=000010100
# Time=7555 | PC=91 | instr_word=100011110 | core_instr=000010100 | cpu_state=01 | done=0
# T=7555 | cycle=753 | PC=5b | instr=100011110 | d_we=0 | d_addr=92 | d_wdata=92 | done=0 | R0=143 | R1=0 | R2=146 | R3=143
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=36 [3]=143
# DEBUG: clk=7565 | state=0 | opcode=0000 | rs=36 | rd=36 | core_instr=000010100
# Time=7565 | PC=91 | instr_word=100011110 | core_instr=000010100 | cpu_state=00 | done=0
# T=7565 | cycle=754 | PC=5b | instr=100011110 | d_we=0 | d_addr=24 | d_wdata=24 | done=0 | R0=143 | R1=0 | R2=36 | R3=143
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=36 [3]=143
# DEBUG: clk=7575 | state=1 | opcode=1000 | rs=143 | rd=143 | core_instr=100011110
# Time=7575 | PC=92 | instr_word=101100001 | core_instr=100011110 | cpu_state=01 | done=0
# T=7575 | cycle=755 | PC=5c | instr=101100001 | d_we=0 | d_addr=8f | d_wdata=8f | done=0 | R0=143 | R1=0 | R2=36 | R3=143
# REGFILE: Write 143 to regs[3] at time 7585
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=36 [3]=143
# DEBUG: clk=7585 | state=2 | opcode=1000 | rs=143 | rd=143 | core_instr=100011110
# Time=7585 | PC=92 | instr_word=101100001 | core_instr=100011110 | cpu_state=10 | done=0
# T=7585 | cycle=756 | PC=5c | instr=101100001 | d_we=0 | d_addr=8f | d_wdata=8f | done=0 | R0=143 | R1=0 | R2=36 | R3=143
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=36 [3]=143
# DEBUG: clk=7595 | state=0 | opcode=1000 | rs=143 | rd=143 | core_instr=100011110
# Time=7595 | PC=92 | instr_word=101100001 | core_instr=100011110 | cpu_state=00 | done=0
# T=7595 | cycle=757 | PC=5c | instr=101100001 | d_we=0 | d_addr=8f | d_wdata=8f | done=0 | R0=143 | R1=0 | R2=36 | R3=143
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=36 [3]=143
# DEBUG: clk=7605 | state=1 | opcode=1011 | rs=143 | rd=143 | core_instr=101100001
# Time=7605 | PC=93 | instr_word=101010000 | core_instr=101100001 | cpu_state=01 | done=0
# T=7605 | cycle=758 | PC=5d | instr=101010000 | d_we=0 | d_addr=8f | d_wdata=8f | done=0 | R0=143 | R1=0 | R2=36 | R3=143
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=36 [3]=143
# DEBUG: clk=7615 | state=0 | opcode=1011 | rs=143 | rd=143 | core_instr=101100001
# Time=7615 | PC=93 | instr_word=101010000 | core_instr=101100001 | cpu_state=00 | done=0
# T=7615 | cycle=759 | PC=5d | instr=101010000 | d_we=0 | d_addr=8f | d_wdata=8f | done=0 | R0=143 | R1=0 | R2=36 | R3=143
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=36 [3]=143
# DEBUG: clk=7625 | state=1 | opcode=1010 | rs=143 | rd=36 | core_instr=101010000
# Time=7625 | PC=94 | instr_word=011111001 | core_instr=101010000 | cpu_state=01 | done=0
# T=7625 | cycle=760 | PC=5e | instr=011111001 | d_we=0 | d_addr=8f | d_wdata=24 | done=0 | R0=143 | R1=0 | R2=36 | R3=143
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=36 [3]=143
# DEBUG: clk=7635 | state=0 | opcode=1010 | rs=143 | rd=36 | core_instr=101010000
# Time=7635 | PC=94 | instr_word=011111001 | core_instr=101010000 | cpu_state=00 | done=0
# T=7635 | cycle=761 | PC=5e | instr=011111001 | d_we=0 | d_addr=8f | d_wdata=24 | done=0 | R0=143 | R1=0 | R2=36 | R3=143
# REGFILE: Write 144 to regs[3] at time 7645
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=36 [3]=143
# DEBUG: clk=7645 | state=1 | opcode=0111 | rs=143 | rd=143 | core_instr=011111001
# Time=7645 | PC=95 | instr_word=111011000 | core_instr=011111001 | cpu_state=01 | done=0
# T=7645 | cycle=762 | PC=5f | instr=111011000 | d_we=0 | d_addr=8f | d_wdata=8f | done=0 | R0=143 | R1=0 | R2=36 | R3=143
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=36 [3]=144
# DEBUG: clk=7655 | state=0 | opcode=0111 | rs=143 | rd=144 | core_instr=011111001
# Time=7655 | PC=95 | instr_word=111011000 | core_instr=011111001 | cpu_state=00 | done=0
# T=7655 | cycle=763 | PC=5f | instr=111011000 | d_we=0 | d_addr=8f | d_wdata=90 | done=0 | R0=143 | R1=0 | R2=36 | R3=144
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=36 [3]=144
# DEBUG: clk=7665 | state=1 | opcode=1110 | rs=143 | rd=144 | core_instr=111011000
# Time=7665 | PC=96 | instr_word=000010110 | core_instr=111011000 | cpu_state=01 | done=0
# T=7665 | cycle=764 | PC=60 | instr=000010110 | d_we=0 | d_addr=8f | d_wdata=90 | done=0 | R0=143 | R1=0 | R2=36 | R3=144
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=36 [3]=144
# DEBUG: clk=7675 | state=0 | opcode=1110 | rs=143 | rd=144 | core_instr=111011000
# Time=7675 | PC=96 | instr_word=000010110 | core_instr=111011000 | cpu_state=00 | done=0
# T=7675 | cycle=765 | PC=60 | instr=000010110 | d_we=0 | d_addr=8f | d_wdata=90 | done=0 | R0=143 | R1=0 | R2=36 | R3=144
# REGFILE: Write 180 to regs[2] at time 7685
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=36 [3]=144
# DEBUG: clk=7685 | state=1 | opcode=0000 | rs=144 | rd=36 | core_instr=000010110
# Time=7685 | PC=97 | instr_word=100011000 | core_instr=000010110 | cpu_state=01 | done=0
# T=7685 | cycle=766 | PC=61 | instr=100011000 | d_we=0 | d_addr=90 | d_wdata=24 | done=0 | R0=143 | R1=0 | R2=36 | R3=144
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=180 [3]=144
# DEBUG: clk=7695 | state=0 | opcode=0000 | rs=144 | rd=180 | core_instr=000010110
# Time=7695 | PC=97 | instr_word=100011000 | core_instr=000010110 | cpu_state=00 | done=0
# T=7695 | cycle=767 | PC=61 | instr=100011000 | d_we=0 | d_addr=90 | d_wdata=b4 | done=0 | R0=143 | R1=0 | R2=180 | R3=144
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=180 [3]=144
# DEBUG: clk=7705 | state=1 | opcode=1000 | rs=143 | rd=144 | core_instr=100011000
# Time=7705 | PC=98 | instr_word=111011000 | core_instr=100011000 | cpu_state=01 | done=0
# T=7705 | cycle=768 | PC=62 | instr=111011000 | d_we=0 | d_addr=8f | d_wdata=90 | done=0 | R0=143 | R1=0 | R2=180 | R3=144
# REGFILE: Write 143 to regs[3] at time 7715
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=180 [3]=144
# DEBUG: clk=7715 | state=2 | opcode=1000 | rs=143 | rd=144 | core_instr=100011000
# Time=7715 | PC=98 | instr_word=111011000 | core_instr=100011000 | cpu_state=10 | done=0
# T=7715 | cycle=769 | PC=62 | instr=111011000 | d_we=0 | d_addr=8f | d_wdata=90 | done=0 | R0=143 | R1=0 | R2=180 | R3=144
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=180 [3]=143
# DEBUG: clk=7725 | state=0 | opcode=1000 | rs=143 | rd=143 | core_instr=100011000
# Time=7725 | PC=98 | instr_word=111011000 | core_instr=100011000 | cpu_state=00 | done=0
# T=7725 | cycle=770 | PC=62 | instr=111011000 | d_we=0 | d_addr=8f | d_wdata=8f | done=0 | R0=143 | R1=0 | R2=180 | R3=143
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=180 [3]=143
# DEBUG: clk=7735 | state=1 | opcode=1110 | rs=143 | rd=143 | core_instr=111011000
# Time=7735 | PC=99 | instr_word=000010101 | core_instr=111011000 | cpu_state=01 | done=0
# T=7735 | cycle=771 | PC=63 | instr=000010101 | d_we=0 | d_addr=8f | d_wdata=8f | done=0 | R0=143 | R1=0 | R2=180 | R3=143
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=180 [3]=143
# DEBUG: clk=7745 | state=0 | opcode=1110 | rs=143 | rd=143 | core_instr=111011000
# Time=7745 | PC=99 | instr_word=000010101 | core_instr=111011000 | cpu_state=00 | done=0
# T=7745 | cycle=772 | PC=63 | instr=000010101 | d_we=0 | d_addr=8f | d_wdata=8f | done=0 | R0=143 | R1=0 | R2=180 | R3=143
# REGFILE: Write 104 to regs[2] at time 7755
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=180 [3]=143
# DEBUG: clk=7755 | state=1 | opcode=0000 | rs=180 | rd=180 | core_instr=000010101
# Time=7755 | PC=100 | instr_word=100011010 | core_instr=000010101 | cpu_state=01 | done=0
# T=7755 | cycle=773 | PC=64 | instr=100011010 | d_we=0 | d_addr=b4 | d_wdata=b4 | done=0 | R0=143 | R1=0 | R2=180 | R3=143
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=104 [3]=143
# DEBUG: clk=7765 | state=0 | opcode=0000 | rs=104 | rd=104 | core_instr=000010101
# Time=7765 | PC=100 | instr_word=100011010 | core_instr=000010101 | cpu_state=00 | done=0
# T=7765 | cycle=774 | PC=64 | instr=100011010 | d_we=0 | d_addr=68 | d_wdata=68 | done=0 | R0=143 | R1=0 | R2=104 | R3=143
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=104 [3]=143
# DEBUG: clk=7775 | state=1 | opcode=1000 | rs=0 | rd=143 | core_instr=100011010
# Time=7775 | PC=101 | instr_word=010100000 | core_instr=100011010 | cpu_state=01 | done=0
# T=7775 | cycle=775 | PC=65 | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=8f | done=0 | R0=143 | R1=0 | R2=104 | R3=143
# REGFILE: Write 143 to regs[3] at time 7785
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=104 [3]=143
# DEBUG: clk=7785 | state=2 | opcode=1000 | rs=0 | rd=143 | core_instr=100011010
# Time=7785 | PC=101 | instr_word=010100000 | core_instr=100011010 | cpu_state=10 | done=0
# T=7785 | cycle=776 | PC=65 | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=8f | done=0 | R0=143 | R1=0 | R2=104 | R3=143
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=104 [3]=143
# DEBUG: clk=7795 | state=0 | opcode=1000 | rs=0 | rd=143 | core_instr=100011010
# Time=7795 | PC=101 | instr_word=010100000 | core_instr=100011010 | cpu_state=00 | done=0
# T=7795 | cycle=777 | PC=65 | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=8f | done=0 | R0=143 | R1=0 | R2=104 | R3=143
# REGFILE: Write 71 to regs[0] at time 7805
# REGFILE: After clk/reset, [0]=143 [1]=0 [2]=104 [3]=143
# DEBUG: clk=7805 | state=1 | opcode=0101 | rs=143 | rd=143 | core_instr=010100000
# Time=7805 | PC=102 | instr_word=010101000 | core_instr=010100000 | cpu_state=01 | done=0
# T=7805 | cycle=778 | PC=66 | instr=010101000 | d_we=0 | d_addr=8f | d_wdata=8f | done=0 | R0=143 | R1=0 | R2=104 | R3=143
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=104 [3]=143
# DEBUG: clk=7815 | state=0 | opcode=0101 | rs=71 | rd=71 | core_instr=010100000
# Time=7815 | PC=102 | instr_word=010101000 | core_instr=010100000 | cpu_state=00 | done=0
# T=7815 | cycle=779 | PC=66 | instr=010101000 | d_we=0 | d_addr=47 | d_wdata=47 | done=0 | R0=71 | R1=0 | R2=104 | R3=143
# REGFILE: Write 0 to regs[1] at time 7825
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=104 [3]=143
# DEBUG: clk=7825 | state=1 | opcode=0101 | rs=71 | rd=0 | core_instr=010101000
# Time=7825 | PC=103 | instr_word=111011000 | core_instr=010101000 | cpu_state=01 | done=0
# T=7825 | cycle=780 | PC=67 | instr=111011000 | d_we=0 | d_addr=47 | d_wdata=00 | done=0 | R0=71 | R1=0 | R2=104 | R3=143
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=104 [3]=143
# DEBUG: clk=7835 | state=0 | opcode=0101 | rs=71 | rd=0 | core_instr=010101000
# Time=7835 | PC=103 | instr_word=111011000 | core_instr=010101000 | cpu_state=00 | done=0
# T=7835 | cycle=781 | PC=67 | instr=111011000 | d_we=0 | d_addr=47 | d_wdata=00 | done=0 | R0=71 | R1=0 | R2=104 | R3=143
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=104 [3]=143
# DEBUG: clk=7845 | state=1 | opcode=1110 | rs=71 | rd=143 | core_instr=111011000
# Time=7845 | PC=104 | instr_word=000010110 | core_instr=111011000 | cpu_state=01 | done=0
# T=7845 | cycle=782 | PC=68 | instr=000010110 | d_we=0 | d_addr=47 | d_wdata=8f | done=0 | R0=71 | R1=0 | R2=104 | R3=143
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=104 [3]=143
# DEBUG: clk=7855 | state=0 | opcode=1110 | rs=71 | rd=143 | core_instr=111011000
# Time=7855 | PC=104 | instr_word=000010110 | core_instr=111011000 | cpu_state=00 | done=0
# T=7855 | cycle=783 | PC=68 | instr=000010110 | d_we=0 | d_addr=47 | d_wdata=8f | done=0 | R0=71 | R1=0 | R2=104 | R3=143
# REGFILE: Write 247 to regs[2] at time 7865
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=104 [3]=143
# DEBUG: clk=7865 | state=1 | opcode=0000 | rs=143 | rd=104 | core_instr=000010110
# Time=7865 | PC=105 | instr_word=100111000 | core_instr=000010110 | cpu_state=01 | done=0
# T=7865 | cycle=784 | PC=69 | instr=100111000 | d_we=0 | d_addr=8f | d_wdata=68 | done=0 | R0=71 | R1=0 | R2=104 | R3=143
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=247 [3]=143
# DEBUG: clk=7875 | state=0 | opcode=0000 | rs=143 | rd=247 | core_instr=000010110
# Time=7875 | PC=105 | instr_word=100111000 | core_instr=000010110 | cpu_state=00 | done=0
# T=7875 | cycle=785 | PC=69 | instr=100111000 | d_we=0 | d_addr=8f | d_wdata=f7 | done=0 | R0=71 | R1=0 | R2=247 | R3=143
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=247 [3]=143
# DEBUG: clk=7885 | state=1 | opcode=1001 | rs=71 | rd=143 | core_instr=100111000
# Time=7885 | PC=106 | instr_word=111011000 | core_instr=100111000 | cpu_state=01 | done=0
# T=7885 | cycle=786 | PC=6a | instr=111011000 | d_we=0 | d_addr=47 | d_wdata=8f | done=0 | R0=71 | R1=0 | R2=247 | R3=143
# STORE: mem[71] <= 143
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=247 [3]=143
# DEBUG: clk=7895 | state=2 | opcode=1001 | rs=71 | rd=143 | core_instr=100111000
# Time=7895 | PC=106 | instr_word=111011000 | core_instr=100111000 | cpu_state=10 | done=0
# DATA_MEM: Write 8f to mem[47] at time 7895
# T=7895 | cycle=787 | PC=6a | instr=111011000 | d_we=1 | d_addr=47 | d_wdata=8f | done=0 | R0=71 | R1=0 | R2=247 | R3=143
# [7895] STORE: mem[71] <= 8f
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=247 [3]=143
# DEBUG: clk=7905 | state=0 | opcode=1001 | rs=71 | rd=143 | core_instr=100111000
# Time=7905 | PC=106 | instr_word=111011000 | core_instr=100111000 | cpu_state=00 | done=0
# T=7905 | cycle=788 | PC=6a | instr=111011000 | d_we=0 | d_addr=47 | d_wdata=8f | done=0 | R0=71 | R1=0 | R2=247 | R3=143
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=247 [3]=143
# DEBUG: clk=7915 | state=1 | opcode=1110 | rs=71 | rd=143 | core_instr=111011000
# Time=7915 | PC=107 | instr_word=000010101 | core_instr=111011000 | cpu_state=01 | done=0
# T=7915 | cycle=789 | PC=6b | instr=000010101 | d_we=0 | d_addr=47 | d_wdata=8f | done=0 | R0=71 | R1=0 | R2=247 | R3=143
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=247 [3]=143
# DEBUG: clk=7925 | state=0 | opcode=1110 | rs=71 | rd=143 | core_instr=111011000
# Time=7925 | PC=107 | instr_word=000010101 | core_instr=111011000 | cpu_state=00 | done=0
# T=7925 | cycle=790 | PC=6b | instr=000010101 | d_we=0 | d_addr=47 | d_wdata=8f | done=0 | R0=71 | R1=0 | R2=247 | R3=143
# REGFILE: Write 238 to regs[2] at time 7935
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=247 [3]=143
# DEBUG: clk=7935 | state=1 | opcode=0000 | rs=247 | rd=247 | core_instr=000010101
# Time=7935 | PC=108 | instr_word=100111010 | core_instr=000010101 | cpu_state=01 | done=0
# T=7935 | cycle=791 | PC=6c | instr=100111010 | d_we=0 | d_addr=f7 | d_wdata=f7 | done=0 | R0=71 | R1=0 | R2=247 | R3=143
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=238 [3]=143
# DEBUG: clk=7945 | state=0 | opcode=0000 | rs=238 | rd=238 | core_instr=000010101
# Time=7945 | PC=108 | instr_word=100111010 | core_instr=000010101 | cpu_state=00 | done=0
# T=7945 | cycle=792 | PC=6c | instr=100111010 | d_we=0 | d_addr=ee | d_wdata=ee | done=0 | R0=71 | R1=0 | R2=238 | R3=143
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=238 [3]=143
# DEBUG: clk=7955 | state=1 | opcode=1001 | rs=0 | rd=143 | core_instr=100111010
# Time=7955 | PC=109 | instr_word=110011100 | core_instr=100111010 | cpu_state=01 | done=0
# T=7955 | cycle=793 | PC=6d | instr=110011100 | d_we=0 | d_addr=00 | d_wdata=8f | done=0 | R0=71 | R1=0 | R2=238 | R3=143
# STORE: mem[0] <= 143
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=238 [3]=143
# DEBUG: clk=7965 | state=2 | opcode=1001 | rs=0 | rd=143 | core_instr=100111010
# Time=7965 | PC=109 | instr_word=110011100 | core_instr=100111010 | cpu_state=10 | done=0
# DATA_MEM: Write 8f to mem[0] at time 7965
# T=7965 | cycle=794 | PC=6d | instr=110011100 | d_we=1 | d_addr=00 | d_wdata=8f | done=0 | R0=71 | R1=0 | R2=238 | R3=143
# [7965] STORE: mem[0] <= 8f
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=238 [3]=143
# DEBUG: clk=7975 | state=0 | opcode=1001 | rs=0 | rd=143 | core_instr=100111010
# Time=7975 | PC=109 | instr_word=110011100 | core_instr=100111010 | cpu_state=00 | done=0
# T=7975 | cycle=795 | PC=6d | instr=110011100 | d_we=0 | d_addr=00 | d_wdata=8f | done=0 | R0=71 | R1=0 | R2=238 | R3=143
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=238 [3]=143
# DEBUG: clk=7985 | state=1 | opcode=1100 | rs=238 | rd=143 | core_instr=110011100
# Time=7985 | PC=110 | instr_word=011111111 | core_instr=110011100 | cpu_state=01 | done=0
# T=7985 | cycle=796 | PC=6e | instr=011111111 | d_we=0 | d_addr=ee | d_wdata=8f | done=0 | R0=71 | R1=0 | R2=238 | R3=143
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=238 [3]=143
# DEBUG: clk=7995 | state=0 | opcode=1100 | rs=238 | rd=143 | core_instr=110011100
# Time=7995 | PC=110 | instr_word=011111111 | core_instr=110011100 | cpu_state=00 | done=0
# T=7995 | cycle=797 | PC=6e | instr=011111111 | d_we=0 | d_addr=ee | d_wdata=8f | done=0 | R0=71 | R1=0 | R2=238 | R3=143
# REGFILE: Write 142 to regs[3] at time 8005
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=238 [3]=143
# DEBUG: clk=8005 | state=1 | opcode=0111 | rs=143 | rd=143 | core_instr=011111111
# Time=8005 | PC=111 | instr_word=111011000 | core_instr=011111111 | cpu_state=01 | done=0
# T=8005 | cycle=798 | PC=6f | instr=111011000 | d_we=0 | d_addr=8f | d_wdata=8f | done=0 | R0=71 | R1=0 | R2=238 | R3=143
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=238 [3]=142
# DEBUG: clk=8015 | state=0 | opcode=0111 | rs=142 | rd=142 | core_instr=011111111
# Time=8015 | PC=111 | instr_word=111011000 | core_instr=011111111 | cpu_state=00 | done=0
# T=8015 | cycle=799 | PC=6f | instr=111011000 | d_we=0 | d_addr=8e | d_wdata=8e | done=0 | R0=71 | R1=0 | R2=238 | R3=142
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=238 [3]=142
# DEBUG: clk=8025 | state=1 | opcode=1110 | rs=71 | rd=142 | core_instr=111011000
# Time=8025 | PC=112 | instr_word=000011000 | core_instr=111011000 | cpu_state=01 | done=0
# T=8025 | cycle=800 | PC=70 | instr=000011000 | d_we=0 | d_addr=47 | d_wdata=8e | done=0 | R0=71 | R1=0 | R2=238 | R3=142
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=238 [3]=142
# DEBUG: clk=8035 | state=0 | opcode=1110 | rs=71 | rd=142 | core_instr=111011000
# Time=8035 | PC=112 | instr_word=000011000 | core_instr=111011000 | cpu_state=00 | done=0
# T=8035 | cycle=801 | PC=70 | instr=000011000 | d_we=0 | d_addr=47 | d_wdata=8e | done=0 | R0=71 | R1=0 | R2=238 | R3=142
# REGFILE: Write 213 to regs[3] at time 8045
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=238 [3]=142
# DEBUG: clk=8045 | state=1 | opcode=0000 | rs=71 | rd=142 | core_instr=000011000
# Time=8045 | PC=113 | instr_word=100011000 | core_instr=000011000 | cpu_state=01 | done=0
# T=8045 | cycle=802 | PC=71 | instr=100011000 | d_we=0 | d_addr=47 | d_wdata=8e | done=0 | R0=71 | R1=0 | R2=238 | R3=142
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=238 [3]=213
# DEBUG: clk=8055 | state=0 | opcode=0000 | rs=71 | rd=213 | core_instr=000011000
# Time=8055 | PC=113 | instr_word=100011000 | core_instr=000011000 | cpu_state=00 | done=0
# T=8055 | cycle=803 | PC=71 | instr=100011000 | d_we=0 | d_addr=47 | d_wdata=d5 | done=0 | R0=71 | R1=0 | R2=238 | R3=213
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=238 [3]=213
# DEBUG: clk=8065 | state=1 | opcode=1000 | rs=71 | rd=213 | core_instr=100011000
# Time=8065 | PC=114 | instr_word=111011000 | core_instr=100011000 | cpu_state=01 | done=0
# T=8065 | cycle=804 | PC=72 | instr=111011000 | d_we=0 | d_addr=47 | d_wdata=d5 | done=0 | R0=71 | R1=0 | R2=238 | R3=213
# REGFILE: Write 143 to regs[3] at time 8075
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=238 [3]=213
# DEBUG: clk=8075 | state=2 | opcode=1000 | rs=71 | rd=213 | core_instr=100011000
# Time=8075 | PC=114 | instr_word=111011000 | core_instr=100011000 | cpu_state=10 | done=0
# T=8075 | cycle=805 | PC=72 | instr=111011000 | d_we=0 | d_addr=47 | d_wdata=d5 | done=0 | R0=71 | R1=0 | R2=238 | R3=213
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=238 [3]=143
# DEBUG: clk=8085 | state=0 | opcode=1000 | rs=71 | rd=143 | core_instr=100011000
# Time=8085 | PC=114 | instr_word=111011000 | core_instr=100011000 | cpu_state=00 | done=0
# T=8085 | cycle=806 | PC=72 | instr=111011000 | d_we=0 | d_addr=47 | d_wdata=8f | done=0 | R0=71 | R1=0 | R2=238 | R3=143
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=238 [3]=143
# DEBUG: clk=8095 | state=1 | opcode=1110 | rs=71 | rd=143 | core_instr=111011000
# Time=8095 | PC=115 | instr_word=000010111 | core_instr=111011000 | cpu_state=01 | done=0
# T=8095 | cycle=807 | PC=73 | instr=000010111 | d_we=0 | d_addr=47 | d_wdata=8f | done=0 | R0=71 | R1=0 | R2=238 | R3=143
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=238 [3]=143
# DEBUG: clk=8105 | state=0 | opcode=1110 | rs=71 | rd=143 | core_instr=111011000
# Time=8105 | PC=115 | instr_word=000010111 | core_instr=111011000 | cpu_state=00 | done=0
# T=8105 | cycle=808 | PC=73 | instr=000010111 | d_we=0 | d_addr=47 | d_wdata=8f | done=0 | R0=71 | R1=0 | R2=238 | R3=143
# REGFILE: Write 125 to regs[2] at time 8115
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=238 [3]=143
# DEBUG: clk=8115 | state=1 | opcode=0000 | rs=143 | rd=238 | core_instr=000010111
# Time=8115 | PC=116 | instr_word=100011010 | core_instr=000010111 | cpu_state=01 | done=0
# T=8115 | cycle=809 | PC=74 | instr=100011010 | d_we=0 | d_addr=8f | d_wdata=ee | done=0 | R0=71 | R1=0 | R2=238 | R3=143
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=125 [3]=143
# DEBUG: clk=8125 | state=0 | opcode=0000 | rs=143 | rd=125 | core_instr=000010111
# Time=8125 | PC=116 | instr_word=100011010 | core_instr=000010111 | cpu_state=00 | done=0
# T=8125 | cycle=810 | PC=74 | instr=100011010 | d_we=0 | d_addr=8f | d_wdata=7d | done=0 | R0=71 | R1=0 | R2=125 | R3=143
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=125 [3]=143
# DEBUG: clk=8135 | state=1 | opcode=1000 | rs=0 | rd=143 | core_instr=100011010
# Time=8135 | PC=117 | instr_word=010100000 | core_instr=100011010 | cpu_state=01 | done=0
# T=8135 | cycle=811 | PC=75 | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=8f | done=0 | R0=71 | R1=0 | R2=125 | R3=143
# REGFILE: Write 143 to regs[3] at time 8145
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=125 [3]=143
# DEBUG: clk=8145 | state=2 | opcode=1000 | rs=0 | rd=143 | core_instr=100011010
# Time=8145 | PC=117 | instr_word=010100000 | core_instr=100011010 | cpu_state=10 | done=0
# T=8145 | cycle=812 | PC=75 | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=8f | done=0 | R0=71 | R1=0 | R2=125 | R3=143
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=125 [3]=143
# DEBUG: clk=8155 | state=0 | opcode=1000 | rs=0 | rd=143 | core_instr=100011010
# Time=8155 | PC=117 | instr_word=010100000 | core_instr=100011010 | cpu_state=00 | done=0
# T=8155 | cycle=813 | PC=75 | instr=010100000 | d_we=0 | d_addr=00 | d_wdata=8f | done=0 | R0=71 | R1=0 | R2=125 | R3=143
# REGFILE: Write 35 to regs[0] at time 8165
# REGFILE: After clk/reset, [0]=71 [1]=0 [2]=125 [3]=143
# DEBUG: clk=8165 | state=1 | opcode=0101 | rs=71 | rd=71 | core_instr=010100000
# Time=8165 | PC=118 | instr_word=010101000 | core_instr=010100000 | cpu_state=01 | done=0
# T=8165 | cycle=814 | PC=76 | instr=010101000 | d_we=0 | d_addr=47 | d_wdata=47 | done=0 | R0=71 | R1=0 | R2=125 | R3=143
# REGFILE: After clk/reset, [0]=35 [1]=0 [2]=125 [3]=143
# DEBUG: clk=8175 | state=0 | opcode=0101 | rs=35 | rd=35 | core_instr=010100000
# Time=8175 | PC=118 | instr_word=010101000 | core_instr=010100000 | cpu_state=00 | done=0
# T=8175 | cycle=815 | PC=76 | instr=010101000 | d_we=0 | d_addr=23 | d_wdata=23 | done=0 | R0=35 | R1=0 | R2=125 | R3=143
# REGFILE: Write 0 to regs[1] at time 8185
# REGFILE: After clk/reset, [0]=35 [1]=0 [2]=125 [3]=143
# DEBUG: clk=8185 | state=1 | opcode=0101 | rs=35 | rd=0 | core_instr=010101000
# Time=8185 | PC=119 | instr_word=111011000 | core_instr=010101000 | cpu_state=01 | done=0
# T=8185 | cycle=816 | PC=77 | instr=111011000 | d_we=0 | d_addr=23 | d_wdata=00 | done=0 | R0=35 | R1=0 | R2=125 | R3=143
# REGFILE: After clk/reset, [0]=35 [1]=0 [2]=125 [3]=143
# DEBUG: clk=8195 | state=0 | opcode=0101 | rs=35 | rd=0 | core_instr=010101000
# Time=8195 | PC=119 | instr_word=111011000 | core_instr=010101000 | cpu_state=00 | done=0
# T=8195 | cycle=817 | PC=77 | instr=111011000 | d_we=0 | d_addr=23 | d_wdata=00 | done=0 | R0=35 | R1=0 | R2=125 | R3=143
# REGFILE: After clk/reset, [0]=35 [1]=0 [2]=125 [3]=143
# DEBUG: clk=8205 | state=1 | opcode=1110 | rs=35 | rd=143 | core_instr=111011000
# Time=8205 | PC=120 | instr_word=000011000 | core_instr=111011000 | cpu_state=01 | done=0
# T=8205 | cycle=818 | PC=78 | instr=000011000 | d_we=0 | d_addr=23 | d_wdata=8f | done=0 | R0=35 | R1=0 | R2=125 | R3=143
# REGFILE: After clk/reset, [0]=35 [1]=0 [2]=125 [3]=143
# DEBUG: clk=8215 | state=0 | opcode=1110 | rs=35 | rd=143 | core_instr=111011000
# Time=8215 | PC=120 | instr_word=000011000 | core_instr=111011000 | cpu_state=00 | done=0
# T=8215 | cycle=819 | PC=78 | instr=000011000 | d_we=0 | d_addr=23 | d_wdata=8f | done=0 | R0=35 | R1=0 | R2=125 | R3=143
# REGFILE: Write 178 to regs[3] at time 8225
# REGFILE: After clk/reset, [0]=35 [1]=0 [2]=125 [3]=143
# DEBUG: clk=8225 | state=1 | opcode=0000 | rs=35 | rd=143 | core_instr=000011000
# Time=8225 | PC=121 | instr_word=100111000 | core_instr=000011000 | cpu_state=01 | done=0
# T=8225 | cycle=820 | PC=79 | instr=100111000 | d_we=0 | d_addr=23 | d_wdata=8f | done=0 | R0=35 | R1=0 | R2=125 | R3=143
# REGFILE: After clk/reset, [0]=35 [1]=0 [2]=125 [3]=178
# DEBUG: clk=8235 | state=0 | opcode=0000 | rs=35 | rd=178 | core_instr=000011000
# Time=8235 | PC=121 | instr_word=100111000 | core_instr=000011000 | cpu_state=00 | done=0
# T=8235 | cycle=821 | PC=79 | instr=100111000 | d_we=0 | d_addr=23 | d_wdata=b2 | done=0 | R0=35 | R1=0 | R2=125 | R3=178
# REGFILE: After clk/reset, [0]=35 [1]=0 [2]=125 [3]=178
# DEBUG: clk=8245 | state=1 | opcode=1001 | rs=35 | rd=178 | core_instr=100111000
# Time=8245 | PC=122 | instr_word=111011000 | core_instr=100111000 | cpu_state=01 | done=0
# T=8245 | cycle=822 | PC=7a | instr=111011000 | d_we=0 | d_addr=23 | d_wdata=b2 | done=0 | R0=35 | R1=0 | R2=125 | R3=178
# STORE: mem[35] <= 178
# REGFILE: After clk/reset, [0]=35 [1]=0 [2]=125 [3]=178
# DEBUG: clk=8255 | state=2 | opcode=1001 | rs=35 | rd=178 | core_instr=100111000
# Time=8255 | PC=122 | instr_word=111011000 | core_instr=100111000 | cpu_state=10 | done=0
# DATA_MEM: Write b2 to mem[23] at time 8255
# T=8255 | cycle=823 | PC=7a | instr=111011000 | d_we=1 | d_addr=23 | d_wdata=b2 | done=0 | R0=35 | R1=0 | R2=125 | R3=178
# [8255] STORE: mem[35] <= b2
# REGFILE: After clk/reset, [0]=35 [1]=0 [2]=125 [3]=178
# DEBUG: clk=8265 | state=0 | opcode=1001 | rs=35 | rd=178 | core_instr=100111000
# Time=8265 | PC=122 | instr_word=111011000 | core_instr=100111000 | cpu_state=00 | done=0
# T=8265 | cycle=824 | PC=7a | instr=111011000 | d_we=0 | d_addr=23 | d_wdata=b2 | done=0 | R0=35 | R1=0 | R2=125 | R3=178
# REGFILE: After clk/reset, [0]=35 [1]=0 [2]=125 [3]=178
# DEBUG: clk=8275 | state=1 | opcode=1110 | rs=35 | rd=178 | core_instr=111011000
# Time=8275 | PC=123 | instr_word=000010111 | core_instr=111011000 | cpu_state=01 | done=0
# T=8275 | cycle=825 | PC=7b | instr=000010111 | d_we=0 | d_addr=23 | d_wdata=b2 | done=0 | R0=35 | R1=0 | R2=125 | R3=178
# REGFILE: After clk/reset, [0]=35 [1]=0 [2]=125 [3]=178
# DEBUG: clk=8285 | state=0 | opcode=1110 | rs=35 | rd=178 | core_instr=111011000
# Time=8285 | PC=123 | instr_word=000010111 | core_instr=111011000 | cpu_state=00 | done=0
# T=8285 | cycle=826 | PC=7b | instr=000010111 | d_we=0 | d_addr=23 | d_wdata=b2 | done=0 | R0=35 | R1=0 | R2=125 | R3=178
# REGFILE: Write 47 to regs[2] at time 8295
# REGFILE: After clk/reset, [0]=35 [1]=0 [2]=125 [3]=178
# DEBUG: clk=8295 | state=1 | opcode=0000 | rs=178 | rd=125 | core_instr=000010111
# Time=8295 | PC=124 | instr_word=100111010 | core_instr=000010111 | cpu_state=01 | done=0
# T=8295 | cycle=827 | PC=7c | instr=100111010 | d_we=0 | d_addr=b2 | d_wdata=7d | done=0 | R0=35 | R1=0 | R2=125 | R3=178
# REGFILE: After clk/reset, [0]=35 [1]=0 [2]=47 [3]=178
# DEBUG: clk=8305 | state=0 | opcode=0000 | rs=178 | rd=47 | core_instr=000010111
# Time=8305 | PC=124 | instr_word=100111010 | core_instr=000010111 | cpu_state=00 | done=0
# T=8305 | cycle=828 | PC=7c | instr=100111010 | d_we=0 | d_addr=b2 | d_wdata=2f | done=0 | R0=35 | R1=0 | R2=47 | R3=178
# REGFILE: After clk/reset, [0]=35 [1]=0 [2]=47 [3]=178
# DEBUG: clk=8315 | state=1 | opcode=1001 | rs=0 | rd=178 | core_instr=100111010
# Time=8315 | PC=125 | instr_word=110011100 | core_instr=100111010 | cpu_state=01 | done=0
# T=8315 | cycle=829 | PC=7d | instr=110011100 | d_we=0 | d_addr=00 | d_wdata=b2 | done=0 | R0=35 | R1=0 | R2=47 | R3=178
# STORE: mem[0] <= 178
# REGFILE: After clk/reset, [0]=35 [1]=0 [2]=47 [3]=178
# DEBUG: clk=8325 | state=2 | opcode=1001 | rs=0 | rd=178 | core_instr=100111010
# Time=8325 | PC=125 | instr_word=110011100 | core_instr=100111010 | cpu_state=10 | done=0
# DATA_MEM: Write b2 to mem[0] at time 8325
# T=8325 | cycle=830 | PC=7d | instr=110011100 | d_we=1 | d_addr=00 | d_wdata=b2 | done=0 | R0=35 | R1=0 | R2=47 | R3=178
# [8325] STORE: mem[0] <= b2
# REGFILE: After clk/reset, [0]=35 [1]=0 [2]=47 [3]=178
# DEBUG: clk=8335 | state=0 | opcode=1001 | rs=0 | rd=178 | core_instr=100111010
# Time=8335 | PC=125 | instr_word=110011100 | core_instr=100111010 | cpu_state=00 | done=0
# T=8335 | cycle=831 | PC=7d | instr=110011100 | d_we=0 | d_addr=00 | d_wdata=b2 | done=0 | R0=35 | R1=0 | R2=47 | R3=178
# REGFILE: After clk/reset, [0]=35 [1]=0 [2]=47 [3]=178
# DEBUG: clk=8345 | state=1 | opcode=1100 | rs=47 | rd=178 | core_instr=110011100
# Time=8345 | PC=126 | instr_word=111011000 | core_instr=110011100 | cpu_state=01 | done=0
# T=8345 | cycle=832 | PC=7e | instr=111011000 | d_we=0 | d_addr=2f | d_wdata=b2 | done=0 | R0=35 | R1=0 | R2=47 | R3=178
# REGFILE: After clk/reset, [0]=35 [1]=0 [2]=47 [3]=178
# DEBUG: clk=8355 | state=0 | opcode=1100 | rs=47 | rd=178 | core_instr=110011100
# Time=8355 | PC=126 | instr_word=111011000 | core_instr=110011100 | cpu_state=00 | done=0
# T=8355 | cycle=833 | PC=7e | instr=111011000 | d_we=0 | d_addr=2f | d_wdata=b2 | done=0 | R0=35 | R1=0 | R2=47 | R3=178
# REGFILE: After clk/reset, [0]=35 [1]=0 [2]=47 [3]=178
# DEBUG: clk=8365 | state=1 | opcode=1110 | rs=35 | rd=178 | core_instr=111011000
# Time=8365 | PC=127 | instr_word=000010101 | core_instr=111011000 | cpu_state=01 | done=0
# T=8365 | cycle=834 | PC=7f | instr=000010101 | d_we=0 | d_addr=23 | d_wdata=b2 | done=0 | R0=35 | R1=0 | R2=47 | R3=178
# REGFILE: After clk/reset, [0]=35 [1]=0 [2]=47 [3]=178
# DEBUG: clk=8375 | state=0 | opcode=1110 | rs=35 | rd=178 | core_instr=111011000
# Time=8375 | PC=127 | instr_word=000010101 | core_instr=111011000 | cpu_state=00 | done=0
# T=8375 | cycle=835 | PC=7f | instr=000010101 | d_we=0 | d_addr=23 | d_wdata=b2 | done=0 | R0=35 | R1=0 | R2=47 | R3=178
# REGFILE: Write 94 to regs[2] at time 8385
# REGFILE: After clk/reset, [0]=35 [1]=0 [2]=47 [3]=178
# DEBUG: clk=8385 | state=1 | opcode=0000 | rs=47 | rd=47 | core_instr=000010101
# Time=8385 | PC=128 | instr_word=100011010 | core_instr=000010101 | cpu_state=01 | done=0
# T=8385 | cycle=836 | PC=80 | instr=100011010 | d_we=0 | d_addr=2f | d_wdata=2f | done=0 | R0=35 | R1=0 | R2=47 | R3=178
# REGFILE: After clk/reset, [0]=35 [1]=0 [2]=94 [3]=178
# DEBUG: clk=8395 | state=0 | opcode=0000 | rs=94 | rd=94 | core_instr=000010101
# Time=8395 | PC=128 | instr_word=100011010 | core_instr=000010101 | cpu_state=00 | done=0
# T=8395 | cycle=837 | PC=80 | instr=100011010 | d_we=0 | d_addr=5e | d_wdata=5e | done=0 | R0=35 | R1=0 | R2=94 | R3=178
# REGFILE: After clk/reset, [0]=35 [1]=0 [2]=94 [3]=178
# DEBUG: clk=8405 | state=1 | opcode=1000 | rs=0 | rd=178 | core_instr=100011010
# Time=8405 | PC=129 | instr_word=111011000 | core_instr=100011010 | cpu_state=01 | done=0
# T=8405 | cycle=838 | PC=81 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=b2 | done=0 | R0=35 | R1=0 | R2=94 | R3=178
# REGFILE: Write 178 to regs[3] at time 8415
# REGFILE: After clk/reset, [0]=35 [1]=0 [2]=94 [3]=178
# DEBUG: clk=8415 | state=2 | opcode=1000 | rs=0 | rd=178 | core_instr=100011010
# Time=8415 | PC=129 | instr_word=111011000 | core_instr=100011010 | cpu_state=10 | done=0
# T=8415 | cycle=839 | PC=81 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=b2 | done=0 | R0=35 | R1=0 | R2=94 | R3=178
# REGFILE: After clk/reset, [0]=35 [1]=0 [2]=94 [3]=178
# DEBUG: clk=8425 | state=0 | opcode=1000 | rs=0 | rd=178 | core_instr=100011010
# Time=8425 | PC=129 | instr_word=111011000 | core_instr=100011010 | cpu_state=00 | done=0
# T=8425 | cycle=840 | PC=81 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=b2 | done=0 | R0=35 | R1=0 | R2=94 | R3=178
# REGFILE: After clk/reset, [0]=35 [1]=0 [2]=94 [3]=178
# DEBUG: clk=8435 | state=1 | opcode=1110 | rs=35 | rd=178 | core_instr=111011000
# Time=8435 | PC=130 | instr_word=000010111 | core_instr=111011000 | cpu_state=01 | done=0
# T=8435 | cycle=841 | PC=82 | instr=000010111 | d_we=0 | d_addr=23 | d_wdata=b2 | done=0 | R0=35 | R1=0 | R2=94 | R3=178
# REGFILE: After clk/reset, [0]=35 [1]=0 [2]=94 [3]=178
# DEBUG: clk=8445 | state=0 | opcode=1110 | rs=35 | rd=178 | core_instr=111011000
# Time=8445 | PC=130 | instr_word=000010111 | core_instr=111011000 | cpu_state=00 | done=0
# T=8445 | cycle=842 | PC=82 | instr=000010111 | d_we=0 | d_addr=23 | d_wdata=b2 | done=0 | R0=35 | R1=0 | R2=94 | R3=178
# REGFILE: Write 16 to regs[2] at time 8455
# REGFILE: After clk/reset, [0]=35 [1]=0 [2]=94 [3]=178
# DEBUG: clk=8455 | state=1 | opcode=0000 | rs=178 | rd=94 | core_instr=000010111
# Time=8455 | PC=131 | instr_word=100011100 | core_instr=000010111 | cpu_state=01 | done=0
# T=8455 | cycle=843 | PC=83 | instr=100011100 | d_we=0 | d_addr=b2 | d_wdata=5e | done=0 | R0=35 | R1=0 | R2=94 | R3=178
# REGFILE: After clk/reset, [0]=35 [1]=0 [2]=16 [3]=178
# DEBUG: clk=8465 | state=0 | opcode=0000 | rs=178 | rd=16 | core_instr=000010111
# Time=8465 | PC=131 | instr_word=100011100 | core_instr=000010111 | cpu_state=00 | done=0
# T=8465 | cycle=844 | PC=83 | instr=100011100 | d_we=0 | d_addr=b2 | d_wdata=10 | done=0 | R0=35 | R1=0 | R2=16 | R3=178
# REGFILE: After clk/reset, [0]=35 [1]=0 [2]=16 [3]=178
# DEBUG: clk=8475 | state=1 | opcode=1000 | rs=16 | rd=178 | core_instr=100011100
# Time=8475 | PC=132 | instr_word=000001100 | core_instr=100011100 | cpu_state=01 | done=0
# T=8475 | cycle=845 | PC=84 | instr=000001100 | d_we=0 | d_addr=10 | d_wdata=b2 | done=0 | R0=35 | R1=0 | R2=16 | R3=178
# REGFILE: Write 0 to regs[3] at time 8485
# REGFILE: After clk/reset, [0]=35 [1]=0 [2]=16 [3]=178
# DEBUG: clk=8485 | state=2 | opcode=1000 | rs=16 | rd=178 | core_instr=100011100
# Time=8485 | PC=132 | instr_word=000001100 | core_instr=100011100 | cpu_state=10 | done=0
# T=8485 | cycle=846 | PC=84 | instr=000001100 | d_we=0 | d_addr=10 | d_wdata=b2 | done=0 | R0=35 | R1=0 | R2=16 | R3=178
# REGFILE: After clk/reset, [0]=35 [1]=0 [2]=16 [3]=0
# DEBUG: clk=8495 | state=0 | opcode=1000 | rs=16 | rd=0 | core_instr=100011100
# Time=8495 | PC=132 | instr_word=000001100 | core_instr=100011100 | cpu_state=00 | done=0
# T=8495 | cycle=847 | PC=84 | instr=000001100 | d_we=0 | d_addr=10 | d_wdata=00 | done=0 | R0=35 | R1=0 | R2=16 | R3=0
# REGFILE: Write 16 to regs[1] at time 8505
# REGFILE: After clk/reset, [0]=35 [1]=0 [2]=16 [3]=0
# DEBUG: clk=8505 | state=1 | opcode=0000 | rs=16 | rd=0 | core_instr=000001100
# Time=8505 | PC=133 | instr_word=011000000 | core_instr=000001100 | cpu_state=01 | done=0
# T=8505 | cycle=848 | PC=85 | instr=011000000 | d_we=0 | d_addr=10 | d_wdata=00 | done=0 | R0=35 | R1=0 | R2=16 | R3=0
# REGFILE: After clk/reset, [0]=35 [1]=16 [2]=16 [3]=0
# DEBUG: clk=8515 | state=0 | opcode=0000 | rs=16 | rd=16 | core_instr=000001100
# Time=8515 | PC=133 | instr_word=011000000 | core_instr=000001100 | cpu_state=00 | done=0
# T=8515 | cycle=849 | PC=85 | instr=011000000 | d_we=0 | d_addr=10 | d_wdata=10 | done=0 | R0=35 | R1=16 | R2=16 | R3=0
# REGFILE: Write 0 to regs[0] at time 8525
# REGFILE: After clk/reset, [0]=35 [1]=16 [2]=16 [3]=0
# DEBUG: clk=8525 | state=1 | opcode=0110 | rs=35 | rd=35 | core_instr=011000000
# Time=8525 | PC=134 | instr_word=000000010 | core_instr=011000000 | cpu_state=01 | done=0
# T=8525 | cycle=850 | PC=86 | instr=000000010 | d_we=0 | d_addr=23 | d_wdata=23 | done=0 | R0=35 | R1=16 | R2=16 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=16 [2]=16 [3]=0
# DEBUG: clk=8535 | state=0 | opcode=0110 | rs=0 | rd=0 | core_instr=011000000
# Time=8535 | PC=134 | instr_word=000000010 | core_instr=011000000 | cpu_state=00 | done=0
# T=8535 | cycle=851 | PC=86 | instr=000000010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=16 | R2=16 | R3=0
# REGFILE: Write 16 to regs[0] at time 8545
# REGFILE: After clk/reset, [0]=0 [1]=16 [2]=16 [3]=0
# DEBUG: clk=8545 | state=1 | opcode=0000 | rs=16 | rd=0 | core_instr=000000010
# Time=8545 | PC=135 | instr_word=111011000 | core_instr=000000010 | cpu_state=01 | done=0
# T=8545 | cycle=852 | PC=87 | instr=111011000 | d_we=0 | d_addr=10 | d_wdata=00 | done=0 | R0=0 | R1=16 | R2=16 | R3=0
# REGFILE: After clk/reset, [0]=16 [1]=16 [2]=16 [3]=0
# DEBUG: clk=8555 | state=0 | opcode=0000 | rs=16 | rd=16 | core_instr=000000010
# Time=8555 | PC=135 | instr_word=111011000 | core_instr=000000010 | cpu_state=00 | done=0
# T=8555 | cycle=853 | PC=87 | instr=111011000 | d_we=0 | d_addr=10 | d_wdata=10 | done=0 | R0=16 | R1=16 | R2=16 | R3=0
# REGFILE: After clk/reset, [0]=16 [1]=16 [2]=16 [3]=0
# DEBUG: clk=8565 | state=1 | opcode=1110 | rs=16 | rd=0 | core_instr=111011000
# Time=8565 | PC=136 | instr_word=000010110 | core_instr=111011000 | cpu_state=01 | done=0
# T=8565 | cycle=854 | PC=88 | instr=000010110 | d_we=0 | d_addr=10 | d_wdata=00 | done=0 | R0=16 | R1=16 | R2=16 | R3=0
# REGFILE: After clk/reset, [0]=16 [1]=16 [2]=16 [3]=0
# DEBUG: clk=8575 | state=0 | opcode=1110 | rs=16 | rd=0 | core_instr=111011000
# Time=8575 | PC=136 | instr_word=000010110 | core_instr=111011000 | cpu_state=00 | done=0
# T=8575 | cycle=855 | PC=88 | instr=000010110 | d_we=0 | d_addr=10 | d_wdata=00 | done=0 | R0=16 | R1=16 | R2=16 | R3=0
# REGFILE: Write 16 to regs[2] at time 8585
# REGFILE: After clk/reset, [0]=16 [1]=16 [2]=16 [3]=0
# DEBUG: clk=8585 | state=1 | opcode=0000 | rs=0 | rd=16 | core_instr=000010110
# Time=8585 | PC=137 | instr_word=100011100 | core_instr=000010110 | cpu_state=01 | done=0
# T=8585 | cycle=856 | PC=89 | instr=100011100 | d_we=0 | d_addr=00 | d_wdata=10 | done=0 | R0=16 | R1=16 | R2=16 | R3=0
# REGFILE: After clk/reset, [0]=16 [1]=16 [2]=16 [3]=0
# DEBUG: clk=8595 | state=0 | opcode=0000 | rs=0 | rd=16 | core_instr=000010110
# Time=8595 | PC=137 | instr_word=100011100 | core_instr=000010110 | cpu_state=00 | done=0
# T=8595 | cycle=857 | PC=89 | instr=100011100 | d_we=0 | d_addr=00 | d_wdata=10 | done=0 | R0=16 | R1=16 | R2=16 | R3=0
# REGFILE: After clk/reset, [0]=16 [1]=16 [2]=16 [3]=0
# DEBUG: clk=8605 | state=1 | opcode=1000 | rs=16 | rd=0 | core_instr=100011100
# Time=8605 | PC=138 | instr_word=111011000 | core_instr=100011100 | cpu_state=01 | done=0
# T=8605 | cycle=858 | PC=8a | instr=111011000 | d_we=0 | d_addr=10 | d_wdata=00 | done=0 | R0=16 | R1=16 | R2=16 | R3=0
# REGFILE: Write 0 to regs[3] at time 8615
# REGFILE: After clk/reset, [0]=16 [1]=16 [2]=16 [3]=0
# DEBUG: clk=8615 | state=2 | opcode=1000 | rs=16 | rd=0 | core_instr=100011100
# Time=8615 | PC=138 | instr_word=111011000 | core_instr=100011100 | cpu_state=10 | done=0
# T=8615 | cycle=859 | PC=8a | instr=111011000 | d_we=0 | d_addr=10 | d_wdata=00 | done=0 | R0=16 | R1=16 | R2=16 | R3=0
# REGFILE: After clk/reset, [0]=16 [1]=16 [2]=16 [3]=0
# DEBUG: clk=8625 | state=0 | opcode=1000 | rs=16 | rd=0 | core_instr=100011100
# Time=8625 | PC=138 | instr_word=111011000 | core_instr=100011100 | cpu_state=00 | done=0
# T=8625 | cycle=860 | PC=8a | instr=111011000 | d_we=0 | d_addr=10 | d_wdata=00 | done=0 | R0=16 | R1=16 | R2=16 | R3=0
# REGFILE: After clk/reset, [0]=16 [1]=16 [2]=16 [3]=0
# DEBUG: clk=8635 | state=1 | opcode=1110 | rs=16 | rd=0 | core_instr=111011000
# Time=8635 | PC=139 | instr_word=000011000 | core_instr=111011000 | cpu_state=01 | done=0
# T=8635 | cycle=861 | PC=8b | instr=000011000 | d_we=0 | d_addr=10 | d_wdata=00 | done=0 | R0=16 | R1=16 | R2=16 | R3=0
# REGFILE: After clk/reset, [0]=16 [1]=16 [2]=16 [3]=0
# DEBUG: clk=8645 | state=0 | opcode=1110 | rs=16 | rd=0 | core_instr=111011000
# Time=8645 | PC=139 | instr_word=000011000 | core_instr=111011000 | cpu_state=00 | done=0
# T=8645 | cycle=862 | PC=8b | instr=000011000 | d_we=0 | d_addr=10 | d_wdata=00 | done=0 | R0=16 | R1=16 | R2=16 | R3=0
# REGFILE: Write 16 to regs[3] at time 8655
# REGFILE: After clk/reset, [0]=16 [1]=16 [2]=16 [3]=0
# DEBUG: clk=8655 | state=1 | opcode=0000 | rs=16 | rd=0 | core_instr=000011000
# Time=8655 | PC=140 | instr_word=100011110 | core_instr=000011000 | cpu_state=01 | done=0
# T=8655 | cycle=863 | PC=8c | instr=100011110 | d_we=0 | d_addr=10 | d_wdata=00 | done=0 | R0=16 | R1=16 | R2=16 | R3=0
# REGFILE: After clk/reset, [0]=16 [1]=16 [2]=16 [3]=16
# DEBUG: clk=8665 | state=0 | opcode=0000 | rs=16 | rd=16 | core_instr=000011000
# Time=8665 | PC=140 | instr_word=100011110 | core_instr=000011000 | cpu_state=00 | done=0
# T=8665 | cycle=864 | PC=8c | instr=100011110 | d_we=0 | d_addr=10 | d_wdata=10 | done=0 | R0=16 | R1=16 | R2=16 | R3=16
# REGFILE: After clk/reset, [0]=16 [1]=16 [2]=16 [3]=16
# DEBUG: clk=8675 | state=1 | opcode=1000 | rs=16 | rd=16 | core_instr=100011110
# Time=8675 | PC=141 | instr_word=000010110 | core_instr=100011110 | cpu_state=01 | done=0
# T=8675 | cycle=865 | PC=8d | instr=000010110 | d_we=0 | d_addr=10 | d_wdata=10 | done=0 | R0=16 | R1=16 | R2=16 | R3=16
# REGFILE: Write 0 to regs[3] at time 8685
# REGFILE: After clk/reset, [0]=16 [1]=16 [2]=16 [3]=16
# DEBUG: clk=8685 | state=2 | opcode=1000 | rs=16 | rd=16 | core_instr=100011110
# Time=8685 | PC=141 | instr_word=000010110 | core_instr=100011110 | cpu_state=10 | done=0
# T=8685 | cycle=866 | PC=8d | instr=000010110 | d_we=0 | d_addr=10 | d_wdata=10 | done=0 | R0=16 | R1=16 | R2=16 | R3=16
# REGFILE: After clk/reset, [0]=16 [1]=16 [2]=16 [3]=0
# DEBUG: clk=8695 | state=0 | opcode=1000 | rs=0 | rd=0 | core_instr=100011110
# Time=8695 | PC=141 | instr_word=000010110 | core_instr=100011110 | cpu_state=00 | done=0
# T=8695 | cycle=867 | PC=8d | instr=000010110 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=16 | R1=16 | R2=16 | R3=0
# REGFILE: Write 16 to regs[2] at time 8705
# REGFILE: After clk/reset, [0]=16 [1]=16 [2]=16 [3]=0
# DEBUG: clk=8705 | state=1 | opcode=0000 | rs=0 | rd=16 | core_instr=000010110
# Time=8705 | PC=142 | instr_word=101100001 | core_instr=000010110 | cpu_state=01 | done=0
# T=8705 | cycle=868 | PC=8e | instr=101100001 | d_we=0 | d_addr=00 | d_wdata=10 | done=0 | R0=16 | R1=16 | R2=16 | R3=0
# REGFILE: After clk/reset, [0]=16 [1]=16 [2]=16 [3]=0
# DEBUG: clk=8715 | state=0 | opcode=0000 | rs=0 | rd=16 | core_instr=000010110
# Time=8715 | PC=142 | instr_word=101100001 | core_instr=000010110 | cpu_state=00 | done=0
# T=8715 | cycle=869 | PC=8e | instr=101100001 | d_we=0 | d_addr=00 | d_wdata=10 | done=0 | R0=16 | R1=16 | R2=16 | R3=0
# REGFILE: After clk/reset, [0]=16 [1]=16 [2]=16 [3]=0
# DEBUG: clk=8725 | state=1 | opcode=1011 | rs=16 | rd=16 | core_instr=101100001
# Time=8725 | PC=143 | instr_word=011110001 | core_instr=101100001 | cpu_state=01 | done=0
# T=8725 | cycle=870 | PC=8f | instr=011110001 | d_we=0 | d_addr=10 | d_wdata=10 | done=0 | R0=16 | R1=16 | R2=16 | R3=0
# REGFILE: After clk/reset, [0]=16 [1]=16 [2]=16 [3]=0
# DEBUG: clk=8735 | state=0 | opcode=1011 | rs=16 | rd=16 | core_instr=101100001
# Time=8735 | PC=143 | instr_word=011110001 | core_instr=101100001 | cpu_state=00 | done=0
# T=8735 | cycle=871 | PC=8f | instr=011110001 | d_we=0 | d_addr=10 | d_wdata=10 | done=0 | R0=16 | R1=16 | R2=16 | R3=0
# REGFILE: Write 17 to regs[2] at time 8745
# REGFILE: After clk/reset, [0]=16 [1]=16 [2]=16 [3]=0
# DEBUG: clk=8745 | state=1 | opcode=0111 | rs=16 | rd=16 | core_instr=011110001
# Time=8745 | PC=144 | instr_word=011001000 | core_instr=011110001 | cpu_state=01 | done=0
# T=8745 | cycle=872 | PC=90 | instr=011001000 | d_we=0 | d_addr=10 | d_wdata=10 | done=0 | R0=16 | R1=16 | R2=16 | R3=0
# REGFILE: After clk/reset, [0]=16 [1]=16 [2]=17 [3]=0
# DEBUG: clk=8755 | state=0 | opcode=0111 | rs=16 | rd=17 | core_instr=011110001
# Time=8755 | PC=144 | instr_word=011001000 | core_instr=011110001 | cpu_state=00 | done=0
# T=8755 | cycle=873 | PC=90 | instr=011001000 | d_we=0 | d_addr=10 | d_wdata=11 | done=0 | R0=16 | R1=16 | R2=17 | R3=0
# REGFILE: Write 0 to regs[1] at time 8765
# REGFILE: After clk/reset, [0]=16 [1]=16 [2]=17 [3]=0
# DEBUG: clk=8765 | state=1 | opcode=0110 | rs=16 | rd=16 | core_instr=011001000
# Time=8765 | PC=145 | instr_word=000001100 | core_instr=011001000 | cpu_state=01 | done=0
# T=8765 | cycle=874 | PC=91 | instr=000001100 | d_we=0 | d_addr=10 | d_wdata=10 | done=0 | R0=16 | R1=16 | R2=17 | R3=0
# REGFILE: After clk/reset, [0]=16 [1]=0 [2]=17 [3]=0
# DEBUG: clk=8775 | state=0 | opcode=0110 | rs=16 | rd=0 | core_instr=011001000
# Time=8775 | PC=145 | instr_word=000001100 | core_instr=011001000 | cpu_state=00 | done=0
# T=8775 | cycle=875 | PC=91 | instr=000001100 | d_we=0 | d_addr=10 | d_wdata=00 | done=0 | R0=16 | R1=0 | R2=17 | R3=0
# REGFILE: Write 17 to regs[1] at time 8785
# REGFILE: After clk/reset, [0]=16 [1]=0 [2]=17 [3]=0
# DEBUG: clk=8785 | state=1 | opcode=0000 | rs=17 | rd=0 | core_instr=000001100
# Time=8785 | PC=146 | instr_word=011000000 | core_instr=000001100 | cpu_state=01 | done=0
# T=8785 | cycle=876 | PC=92 | instr=011000000 | d_we=0 | d_addr=11 | d_wdata=00 | done=0 | R0=16 | R1=0 | R2=17 | R3=0
# REGFILE: After clk/reset, [0]=16 [1]=17 [2]=17 [3]=0
# DEBUG: clk=8795 | state=0 | opcode=0000 | rs=17 | rd=17 | core_instr=000001100
# Time=8795 | PC=146 | instr_word=011000000 | core_instr=000001100 | cpu_state=00 | done=0
# T=8795 | cycle=877 | PC=92 | instr=011000000 | d_we=0 | d_addr=11 | d_wdata=11 | done=0 | R0=16 | R1=17 | R2=17 | R3=0
# REGFILE: Write 0 to regs[0] at time 8805
# REGFILE: After clk/reset, [0]=16 [1]=17 [2]=17 [3]=0
# DEBUG: clk=8805 | state=1 | opcode=0110 | rs=16 | rd=16 | core_instr=011000000
# Time=8805 | PC=147 | instr_word=000000010 | core_instr=011000000 | cpu_state=01 | done=0
# T=8805 | cycle=878 | PC=93 | instr=000000010 | d_we=0 | d_addr=10 | d_wdata=10 | done=0 | R0=16 | R1=17 | R2=17 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=17 [2]=17 [3]=0
# DEBUG: clk=8815 | state=0 | opcode=0110 | rs=0 | rd=0 | core_instr=011000000
# Time=8815 | PC=147 | instr_word=000000010 | core_instr=011000000 | cpu_state=00 | done=0
# T=8815 | cycle=879 | PC=93 | instr=000000010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=17 | R2=17 | R3=0
# REGFILE: Write 17 to regs[0] at time 8825
# REGFILE: After clk/reset, [0]=0 [1]=17 [2]=17 [3]=0
# DEBUG: clk=8825 | state=1 | opcode=0000 | rs=17 | rd=0 | core_instr=000000010
# Time=8825 | PC=148 | instr_word=010000000 | core_instr=000000010 | cpu_state=01 | done=0
# T=8825 | cycle=880 | PC=94 | instr=010000000 | d_we=0 | d_addr=11 | d_wdata=00 | done=0 | R0=0 | R1=17 | R2=17 | R3=0
# REGFILE: After clk/reset, [0]=17 [1]=17 [2]=17 [3]=0
# DEBUG: clk=8835 | state=0 | opcode=0000 | rs=17 | rd=17 | core_instr=000000010
# Time=8835 | PC=148 | instr_word=010000000 | core_instr=000000010 | cpu_state=00 | done=0
# T=8835 | cycle=881 | PC=94 | instr=010000000 | d_we=0 | d_addr=11 | d_wdata=11 | done=0 | R0=17 | R1=17 | R2=17 | R3=0
# REGFILE: Write 34 to regs[0] at time 8845
# REGFILE: After clk/reset, [0]=17 [1]=17 [2]=17 [3]=0
# DEBUG: clk=8845 | state=1 | opcode=0100 | rs=17 | rd=17 | core_instr=010000000
# Time=8845 | PC=149 | instr_word=101101001 | core_instr=010000000 | cpu_state=01 | done=0
# T=8845 | cycle=882 | PC=95 | instr=101101001 | d_we=0 | d_addr=11 | d_wdata=11 | done=0 | R0=17 | R1=17 | R2=17 | R3=0
# REGFILE: After clk/reset, [0]=34 [1]=17 [2]=17 [3]=0
# DEBUG: clk=8855 | state=0 | opcode=0100 | rs=34 | rd=34 | core_instr=010000000
# Time=8855 | PC=149 | instr_word=101101001 | core_instr=010000000 | cpu_state=00 | done=0
# T=8855 | cycle=883 | PC=95 | instr=101101001 | d_we=0 | d_addr=22 | d_wdata=22 | done=0 | R0=34 | R1=17 | R2=17 | R3=0
# REGFILE: After clk/reset, [0]=34 [1]=17 [2]=17 [3]=0
# DEBUG: clk=8865 | state=1 | opcode=1011 | rs=34 | rd=17 | core_instr=101101001
# Time=8865 | PC=150 | instr_word=010101000 | core_instr=101101001 | cpu_state=01 | done=0
# T=8865 | cycle=884 | PC=96 | instr=010101000 | d_we=0 | d_addr=22 | d_wdata=11 | done=0 | R0=34 | R1=17 | R2=17 | R3=0
# REGFILE: After clk/reset, [0]=34 [1]=17 [2]=17 [3]=0
# DEBUG: clk=8875 | state=0 | opcode=1011 | rs=34 | rd=17 | core_instr=101101001
# Time=8875 | PC=150 | instr_word=010101000 | core_instr=101101001 | cpu_state=00 | done=0
# T=8875 | cycle=885 | PC=96 | instr=010101000 | d_we=0 | d_addr=22 | d_wdata=11 | done=0 | R0=34 | R1=17 | R2=17 | R3=0
# REGFILE: Write 8 to regs[1] at time 8885
# REGFILE: After clk/reset, [0]=34 [1]=17 [2]=17 [3]=0
# DEBUG: clk=8885 | state=1 | opcode=0101 | rs=34 | rd=17 | core_instr=010101000
# Time=8885 | PC=151 | instr_word=010110000 | core_instr=010101000 | cpu_state=01 | done=0
# T=8885 | cycle=886 | PC=97 | instr=010110000 | d_we=0 | d_addr=22 | d_wdata=11 | done=0 | R0=34 | R1=17 | R2=17 | R3=0
# REGFILE: After clk/reset, [0]=34 [1]=8 [2]=17 [3]=0
# DEBUG: clk=8895 | state=0 | opcode=0101 | rs=34 | rd=8 | core_instr=010101000
# Time=8895 | PC=151 | instr_word=010110000 | core_instr=010101000 | cpu_state=00 | done=0
# T=8895 | cycle=887 | PC=97 | instr=010110000 | d_we=0 | d_addr=22 | d_wdata=08 | done=0 | R0=34 | R1=8 | R2=17 | R3=0
# REGFILE: Write 8 to regs[2] at time 8905
# REGFILE: After clk/reset, [0]=34 [1]=8 [2]=17 [3]=0
# DEBUG: clk=8905 | state=1 | opcode=0101 | rs=34 | rd=17 | core_instr=010110000
# Time=8905 | PC=152 | instr_word=111011000 | core_instr=010110000 | cpu_state=01 | done=0
# T=8905 | cycle=888 | PC=98 | instr=111011000 | d_we=0 | d_addr=22 | d_wdata=11 | done=0 | R0=34 | R1=8 | R2=17 | R3=0
# REGFILE: After clk/reset, [0]=34 [1]=8 [2]=8 [3]=0
# DEBUG: clk=8915 | state=0 | opcode=0101 | rs=34 | rd=8 | core_instr=010110000
# Time=8915 | PC=152 | instr_word=111011000 | core_instr=010110000 | cpu_state=00 | done=0
# T=8915 | cycle=889 | PC=98 | instr=111011000 | d_we=0 | d_addr=22 | d_wdata=08 | done=0 | R0=34 | R1=8 | R2=8 | R3=0
# REGFILE: After clk/reset, [0]=34 [1]=8 [2]=8 [3]=0
# DEBUG: clk=8925 | state=1 | opcode=1110 | rs=34 | rd=0 | core_instr=111011000
# Time=8925 | PC=153 | instr_word=000010010 | core_instr=111011000 | cpu_state=01 | done=0
# T=8925 | cycle=890 | PC=99 | instr=000010010 | d_we=0 | d_addr=22 | d_wdata=00 | done=0 | R0=34 | R1=8 | R2=8 | R3=0
# REGFILE: After clk/reset, [0]=34 [1]=8 [2]=8 [3]=0
# DEBUG: clk=8935 | state=0 | opcode=1110 | rs=34 | rd=0 | core_instr=111011000
# Time=8935 | PC=153 | instr_word=000010010 | core_instr=111011000 | cpu_state=00 | done=0
# T=8935 | cycle=891 | PC=99 | instr=000010010 | d_we=0 | d_addr=22 | d_wdata=00 | done=0 | R0=34 | R1=8 | R2=8 | R3=0
# REGFILE: Write 16 to regs[2] at time 8945
# REGFILE: After clk/reset, [0]=34 [1]=8 [2]=8 [3]=0
# DEBUG: clk=8945 | state=1 | opcode=0000 | rs=8 | rd=8 | core_instr=000010010
# Time=8945 | PC=154 | instr_word=100011110 | core_instr=000010010 | cpu_state=01 | done=0
# T=8945 | cycle=892 | PC=9a | instr=100011110 | d_we=0 | d_addr=08 | d_wdata=08 | done=0 | R0=34 | R1=8 | R2=8 | R3=0
# REGFILE: After clk/reset, [0]=34 [1]=8 [2]=16 [3]=0
# DEBUG: clk=8955 | state=0 | opcode=0000 | rs=8 | rd=16 | core_instr=000010010
# Time=8955 | PC=154 | instr_word=100011110 | core_instr=000010010 | cpu_state=00 | done=0
# T=8955 | cycle=893 | PC=9a | instr=100011110 | d_we=0 | d_addr=08 | d_wdata=10 | done=0 | R0=34 | R1=8 | R2=16 | R3=0
# REGFILE: After clk/reset, [0]=34 [1]=8 [2]=16 [3]=0
# DEBUG: clk=8965 | state=1 | opcode=1000 | rs=0 | rd=0 | core_instr=100011110
# Time=8965 | PC=155 | instr_word=011111001 | core_instr=100011110 | cpu_state=01 | done=0
# T=8965 | cycle=894 | PC=9b | instr=011111001 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=34 | R1=8 | R2=16 | R3=0
# REGFILE: Write 178 to regs[3] at time 8975
# REGFILE: After clk/reset, [0]=34 [1]=8 [2]=16 [3]=0
# DEBUG: clk=8975 | state=2 | opcode=1000 | rs=0 | rd=0 | core_instr=100011110
# Time=8975 | PC=155 | instr_word=011111001 | core_instr=100011110 | cpu_state=10 | done=0
# T=8975 | cycle=895 | PC=9b | instr=011111001 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=34 | R1=8 | R2=16 | R3=0
# REGFILE: After clk/reset, [0]=34 [1]=8 [2]=16 [3]=178
# DEBUG: clk=8985 | state=0 | opcode=1000 | rs=178 | rd=178 | core_instr=100011110
# Time=8985 | PC=155 | instr_word=011111001 | core_instr=100011110 | cpu_state=00 | done=0
# T=8985 | cycle=896 | PC=9b | instr=011111001 | d_we=0 | d_addr=b2 | d_wdata=b2 | done=0 | R0=34 | R1=8 | R2=16 | R3=178
# REGFILE: Write 35 to regs[3] at time 8995
# REGFILE: After clk/reset, [0]=34 [1]=8 [2]=16 [3]=178
# DEBUG: clk=8995 | state=1 | opcode=0111 | rs=34 | rd=178 | core_instr=011111001
# Time=8995 | PC=156 | instr_word=111011000 | core_instr=011111001 | cpu_state=01 | done=0
# T=8995 | cycle=897 | PC=9c | instr=111011000 | d_we=0 | d_addr=22 | d_wdata=b2 | done=0 | R0=34 | R1=8 | R2=16 | R3=178
# REGFILE: After clk/reset, [0]=34 [1]=8 [2]=16 [3]=35
# DEBUG: clk=9005 | state=0 | opcode=0111 | rs=34 | rd=35 | core_instr=011111001
# Time=9005 | PC=156 | instr_word=111011000 | core_instr=011111001 | cpu_state=00 | done=0
# T=9005 | cycle=898 | PC=9c | instr=111011000 | d_we=0 | d_addr=22 | d_wdata=23 | done=0 | R0=34 | R1=8 | R2=16 | R3=35
# REGFILE: After clk/reset, [0]=34 [1]=8 [2]=16 [3]=35
# DEBUG: clk=9015 | state=1 | opcode=1110 | rs=34 | rd=35 | core_instr=111011000
# Time=9015 | PC=157 | instr_word=000010010 | core_instr=111011000 | cpu_state=01 | done=0
# T=9015 | cycle=899 | PC=9d | instr=000010010 | d_we=0 | d_addr=22 | d_wdata=23 | done=0 | R0=34 | R1=8 | R2=16 | R3=35
# REGFILE: After clk/reset, [0]=34 [1]=8 [2]=16 [3]=35
# DEBUG: clk=9025 | state=0 | opcode=1110 | rs=34 | rd=35 | core_instr=111011000
# Time=9025 | PC=157 | instr_word=000010010 | core_instr=111011000 | cpu_state=00 | done=0
# T=9025 | cycle=900 | PC=9d | instr=000010010 | d_we=0 | d_addr=22 | d_wdata=23 | done=0 | R0=34 | R1=8 | R2=16 | R3=35
# REGFILE: Write 24 to regs[2] at time 9035
# REGFILE: After clk/reset, [0]=34 [1]=8 [2]=16 [3]=35
# DEBUG: clk=9035 | state=1 | opcode=0000 | rs=8 | rd=16 | core_instr=000010010
# Time=9035 | PC=158 | instr_word=100111110 | core_instr=000010010 | cpu_state=01 | done=0
# T=9035 | cycle=901 | PC=9e | instr=100111110 | d_we=0 | d_addr=08 | d_wdata=10 | done=0 | R0=34 | R1=8 | R2=16 | R3=35
# REGFILE: After clk/reset, [0]=34 [1]=8 [2]=24 [3]=35
# DEBUG: clk=9045 | state=0 | opcode=0000 | rs=8 | rd=24 | core_instr=000010010
# Time=9045 | PC=158 | instr_word=100111110 | core_instr=000010010 | cpu_state=00 | done=0
# T=9045 | cycle=902 | PC=9e | instr=100111110 | d_we=0 | d_addr=08 | d_wdata=18 | done=0 | R0=34 | R1=8 | R2=24 | R3=35
# REGFILE: After clk/reset, [0]=34 [1]=8 [2]=24 [3]=35
# DEBUG: clk=9055 | state=1 | opcode=1001 | rs=35 | rd=35 | core_instr=100111110
# Time=9055 | PC=159 | instr_word=111011000 | core_instr=100111110 | cpu_state=01 | done=0
# T=9055 | cycle=903 | PC=9f | instr=111011000 | d_we=0 | d_addr=23 | d_wdata=23 | done=0 | R0=34 | R1=8 | R2=24 | R3=35
# STORE: mem[35] <= 35
# REGFILE: After clk/reset, [0]=34 [1]=8 [2]=24 [3]=35
# DEBUG: clk=9065 | state=2 | opcode=1001 | rs=35 | rd=35 | core_instr=100111110
# Time=9065 | PC=159 | instr_word=111011000 | core_instr=100111110 | cpu_state=10 | done=0
# DATA_MEM: Write 23 to mem[23] at time 9065
# T=9065 | cycle=904 | PC=9f | instr=111011000 | d_we=1 | d_addr=23 | d_wdata=23 | done=0 | R0=34 | R1=8 | R2=24 | R3=35
# [9065] STORE: mem[35] <= 23
# REGFILE: After clk/reset, [0]=34 [1]=8 [2]=24 [3]=35
# DEBUG: clk=9075 | state=0 | opcode=1001 | rs=35 | rd=35 | core_instr=100111110
# Time=9075 | PC=159 | instr_word=111011000 | core_instr=100111110 | cpu_state=00 | done=0
# T=9075 | cycle=905 | PC=9f | instr=111011000 | d_we=0 | d_addr=23 | d_wdata=23 | done=0 | R0=34 | R1=8 | R2=24 | R3=35
# REGFILE: After clk/reset, [0]=34 [1]=8 [2]=24 [3]=35
# DEBUG: clk=9085 | state=1 | opcode=1110 | rs=34 | rd=35 | core_instr=111011000
# Time=9085 | PC=160 | instr_word=000010000 | core_instr=111011000 | cpu_state=01 | done=0
# T=9085 | cycle=906 | PC=a0 | instr=000010000 | d_we=0 | d_addr=22 | d_wdata=23 | done=0 | R0=34 | R1=8 | R2=24 | R3=35
# REGFILE: After clk/reset, [0]=34 [1]=8 [2]=24 [3]=35
# DEBUG: clk=9095 | state=0 | opcode=1110 | rs=34 | rd=35 | core_instr=111011000
# Time=9095 | PC=160 | instr_word=000010000 | core_instr=111011000 | cpu_state=00 | done=0
# T=9095 | cycle=907 | PC=a0 | instr=000010000 | d_we=0 | d_addr=22 | d_wdata=23 | done=0 | R0=34 | R1=8 | R2=24 | R3=35
# REGFILE: Write 58 to regs[2] at time 9105
# REGFILE: After clk/reset, [0]=34 [1]=8 [2]=24 [3]=35
# DEBUG: clk=9105 | state=1 | opcode=0000 | rs=34 | rd=24 | core_instr=000010000
# Time=9105 | PC=161 | instr_word=100011000 | core_instr=000010000 | cpu_state=01 | done=0
# T=9105 | cycle=908 | PC=a1 | instr=100011000 | d_we=0 | d_addr=22 | d_wdata=18 | done=0 | R0=34 | R1=8 | R2=24 | R3=35
# REGFILE: After clk/reset, [0]=34 [1]=8 [2]=58 [3]=35
# DEBUG: clk=9115 | state=0 | opcode=0000 | rs=34 | rd=58 | core_instr=000010000
# Time=9115 | PC=161 | instr_word=100011000 | core_instr=000010000 | cpu_state=00 | done=0
# T=9115 | cycle=909 | PC=a1 | instr=100011000 | d_we=0 | d_addr=22 | d_wdata=3a | done=0 | R0=34 | R1=8 | R2=58 | R3=35
# REGFILE: After clk/reset, [0]=34 [1]=8 [2]=58 [3]=35
# DEBUG: clk=9125 | state=1 | opcode=1000 | rs=34 | rd=35 | core_instr=100011000
# Time=9125 | PC=162 | instr_word=111011000 | core_instr=100011000 | cpu_state=01 | done=0
# T=9125 | cycle=910 | PC=a2 | instr=111011000 | d_we=0 | d_addr=22 | d_wdata=23 | done=0 | R0=34 | R1=8 | R2=58 | R3=35
# REGFILE: Write 0 to regs[3] at time 9135
# REGFILE: After clk/reset, [0]=34 [1]=8 [2]=58 [3]=35
# DEBUG: clk=9135 | state=2 | opcode=1000 | rs=34 | rd=35 | core_instr=100011000
# Time=9135 | PC=162 | instr_word=111011000 | core_instr=100011000 | cpu_state=10 | done=0
# T=9135 | cycle=911 | PC=a2 | instr=111011000 | d_we=0 | d_addr=22 | d_wdata=23 | done=0 | R0=34 | R1=8 | R2=58 | R3=35
# REGFILE: After clk/reset, [0]=34 [1]=8 [2]=58 [3]=0
# DEBUG: clk=9145 | state=0 | opcode=1000 | rs=34 | rd=0 | core_instr=100011000
# Time=9145 | PC=162 | instr_word=111011000 | core_instr=100011000 | cpu_state=00 | done=0
# T=9145 | cycle=912 | PC=a2 | instr=111011000 | d_we=0 | d_addr=22 | d_wdata=00 | done=0 | R0=34 | R1=8 | R2=58 | R3=0
# REGFILE: After clk/reset, [0]=34 [1]=8 [2]=58 [3]=0
# DEBUG: clk=9155 | state=1 | opcode=1110 | rs=34 | rd=0 | core_instr=111011000
# Time=9155 | PC=163 | instr_word=000010001 | core_instr=111011000 | cpu_state=01 | done=0
# T=9155 | cycle=913 | PC=a3 | instr=000010001 | d_we=0 | d_addr=22 | d_wdata=00 | done=0 | R0=34 | R1=8 | R2=58 | R3=0
# REGFILE: After clk/reset, [0]=34 [1]=8 [2]=58 [3]=0
# DEBUG: clk=9165 | state=0 | opcode=1110 | rs=34 | rd=0 | core_instr=111011000
# Time=9165 | PC=163 | instr_word=000010001 | core_instr=111011000 | cpu_state=00 | done=0
# T=9165 | cycle=914 | PC=a3 | instr=000010001 | d_we=0 | d_addr=22 | d_wdata=00 | done=0 | R0=34 | R1=8 | R2=58 | R3=0
# REGFILE: Write 92 to regs[2] at time 9175
# REGFILE: After clk/reset, [0]=34 [1]=8 [2]=58 [3]=0
# DEBUG: clk=9175 | state=1 | opcode=0000 | rs=34 | rd=58 | core_instr=000010001
# Time=9175 | PC=164 | instr_word=100011010 | core_instr=000010001 | cpu_state=01 | done=0
# T=9175 | cycle=915 | PC=a4 | instr=100011010 | d_we=0 | d_addr=22 | d_wdata=3a | done=0 | R0=34 | R1=8 | R2=58 | R3=0
# REGFILE: After clk/reset, [0]=34 [1]=8 [2]=92 [3]=0
# DEBUG: clk=9185 | state=0 | opcode=0000 | rs=34 | rd=92 | core_instr=000010001
# Time=9185 | PC=164 | instr_word=100011010 | core_instr=000010001 | cpu_state=00 | done=0
# T=9185 | cycle=916 | PC=a4 | instr=100011010 | d_we=0 | d_addr=22 | d_wdata=5c | done=0 | R0=34 | R1=8 | R2=92 | R3=0
# REGFILE: After clk/reset, [0]=34 [1]=8 [2]=92 [3]=0
# DEBUG: clk=9195 | state=1 | opcode=1000 | rs=8 | rd=0 | core_instr=100011010
# Time=9195 | PC=165 | instr_word=000000010 | core_instr=100011010 | cpu_state=01 | done=0
# T=9195 | cycle=917 | PC=a5 | instr=000000010 | d_we=0 | d_addr=08 | d_wdata=00 | done=0 | R0=34 | R1=8 | R2=92 | R3=0
# REGFILE: Write 0 to regs[3] at time 9205
# REGFILE: After clk/reset, [0]=34 [1]=8 [2]=92 [3]=0
# DEBUG: clk=9205 | state=2 | opcode=1000 | rs=8 | rd=0 | core_instr=100011010
# Time=9205 | PC=165 | instr_word=000000010 | core_instr=100011010 | cpu_state=10 | done=0
# T=9205 | cycle=918 | PC=a5 | instr=000000010 | d_we=0 | d_addr=08 | d_wdata=00 | done=0 | R0=34 | R1=8 | R2=92 | R3=0
# REGFILE: After clk/reset, [0]=34 [1]=8 [2]=92 [3]=0
# DEBUG: clk=9215 | state=0 | opcode=1000 | rs=8 | rd=0 | core_instr=100011010
# Time=9215 | PC=165 | instr_word=000000010 | core_instr=100011010 | cpu_state=00 | done=0
# T=9215 | cycle=919 | PC=a5 | instr=000000010 | d_we=0 | d_addr=08 | d_wdata=00 | done=0 | R0=34 | R1=8 | R2=92 | R3=0
# REGFILE: Write 42 to regs[0] at time 9225
# REGFILE: After clk/reset, [0]=34 [1]=8 [2]=92 [3]=0
# DEBUG: clk=9225 | state=1 | opcode=0000 | rs=8 | rd=34 | core_instr=000000010
# Time=9225 | PC=166 | instr_word=011010001 | core_instr=000000010 | cpu_state=01 | done=0
# T=9225 | cycle=920 | PC=a6 | instr=011010001 | d_we=0 | d_addr=08 | d_wdata=22 | done=0 | R0=34 | R1=8 | R2=92 | R3=0
# REGFILE: After clk/reset, [0]=42 [1]=8 [2]=92 [3]=0
# DEBUG: clk=9235 | state=0 | opcode=0000 | rs=8 | rd=42 | core_instr=000000010
# Time=9235 | PC=166 | instr_word=011010001 | core_instr=000000010 | cpu_state=00 | done=0
# T=9235 | cycle=921 | PC=a6 | instr=011010001 | d_we=0 | d_addr=08 | d_wdata=2a | done=0 | R0=42 | R1=8 | R2=92 | R3=0
# REGFILE: Write 1 to regs[2] at time 9245
# REGFILE: After clk/reset, [0]=42 [1]=8 [2]=92 [3]=0
# DEBUG: clk=9245 | state=1 | opcode=0110 | rs=42 | rd=92 | core_instr=011010001
# Time=9245 | PC=167 | instr_word=001000100 | core_instr=011010001 | cpu_state=01 | done=0
# T=9245 | cycle=922 | PC=a7 | instr=001000100 | d_we=0 | d_addr=2a | d_wdata=5c | done=0 | R0=42 | R1=8 | R2=92 | R3=0
# REGFILE: After clk/reset, [0]=42 [1]=8 [2]=1 [3]=0
# DEBUG: clk=9255 | state=0 | opcode=0110 | rs=42 | rd=1 | core_instr=011010001
# Time=9255 | PC=167 | instr_word=001000100 | core_instr=011010001 | cpu_state=00 | done=0
# T=9255 | cycle=923 | PC=a7 | instr=001000100 | d_we=0 | d_addr=2a | d_wdata=01 | done=0 | R0=42 | R1=8 | R2=1 | R3=0
# REGFILE: Write 0 to regs[0] at time 9265
# REGFILE: After clk/reset, [0]=42 [1]=8 [2]=1 [3]=0
# DEBUG: clk=9265 | state=1 | opcode=0010 | rs=1 | rd=42 | core_instr=001000100
# Time=9265 | PC=168 | instr_word=010000000 | core_instr=001000100 | cpu_state=01 | done=0
# T=9265 | cycle=924 | PC=a8 | instr=010000000 | d_we=0 | d_addr=01 | d_wdata=2a | done=0 | R0=42 | R1=8 | R2=1 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=8 [2]=1 [3]=0
# DEBUG: clk=9275 | state=0 | opcode=0010 | rs=1 | rd=0 | core_instr=001000100
# Time=9275 | PC=168 | instr_word=010000000 | core_instr=001000100 | cpu_state=00 | done=0
# T=9275 | cycle=925 | PC=a8 | instr=010000000 | d_we=0 | d_addr=01 | d_wdata=00 | done=0 | R0=0 | R1=8 | R2=1 | R3=0
# REGFILE: Write 0 to regs[0] at time 9285
# REGFILE: After clk/reset, [0]=0 [1]=8 [2]=1 [3]=0
# DEBUG: clk=9285 | state=1 | opcode=0100 | rs=0 | rd=0 | core_instr=010000000
# Time=9285 | PC=169 | instr_word=111011000 | core_instr=010000000 | cpu_state=01 | done=0
# T=9285 | cycle=926 | PC=a9 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=8 | R2=1 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=8 [2]=1 [3]=0
# DEBUG: clk=9295 | state=0 | opcode=0100 | rs=0 | rd=0 | core_instr=010000000
# Time=9295 | PC=169 | instr_word=111011000 | core_instr=010000000 | cpu_state=00 | done=0
# T=9295 | cycle=927 | PC=a9 | instr=111011000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=8 | R2=1 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=8 [2]=1 [3]=0
# DEBUG: clk=9305 | state=1 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=9305 | PC=170 | instr_word=000010010 | core_instr=111011000 | cpu_state=01 | done=0
# T=9305 | cycle=928 | PC=aa | instr=000010010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=8 | R2=1 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=8 [2]=1 [3]=0
# DEBUG: clk=9315 | state=0 | opcode=1110 | rs=0 | rd=0 | core_instr=111011000
# Time=9315 | PC=170 | instr_word=000010010 | core_instr=111011000 | cpu_state=00 | done=0
# T=9315 | cycle=929 | PC=aa | instr=000010010 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=8 | R2=1 | R3=0
# REGFILE: Write 9 to regs[2] at time 9325
# REGFILE: After clk/reset, [0]=0 [1]=8 [2]=1 [3]=0
# DEBUG: clk=9325 | state=1 | opcode=0000 | rs=8 | rd=1 | core_instr=000010010
# Time=9325 | PC=171 | instr_word=100011010 | core_instr=000010010 | cpu_state=01 | done=0
# T=9325 | cycle=930 | PC=ab | instr=100011010 | d_we=0 | d_addr=08 | d_wdata=01 | done=0 | R0=0 | R1=8 | R2=1 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=8 [2]=9 [3]=0
# DEBUG: clk=9335 | state=0 | opcode=0000 | rs=8 | rd=9 | core_instr=000010010
# Time=9335 | PC=171 | instr_word=100011010 | core_instr=000010010 | cpu_state=00 | done=0
# T=9335 | cycle=931 | PC=ab | instr=100011010 | d_we=0 | d_addr=08 | d_wdata=09 | done=0 | R0=0 | R1=8 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=8 [2]=9 [3]=0
# DEBUG: clk=9345 | state=1 | opcode=1000 | rs=8 | rd=0 | core_instr=100011010
# Time=9345 | PC=172 | instr_word=010001000 | core_instr=100011010 | cpu_state=01 | done=0
# T=9345 | cycle=932 | PC=ac | instr=010001000 | d_we=0 | d_addr=08 | d_wdata=00 | done=0 | R0=0 | R1=8 | R2=9 | R3=0
# REGFILE: Write 0 to regs[3] at time 9355
# REGFILE: After clk/reset, [0]=0 [1]=8 [2]=9 [3]=0
# DEBUG: clk=9355 | state=2 | opcode=1000 | rs=8 | rd=0 | core_instr=100011010
# Time=9355 | PC=172 | instr_word=010001000 | core_instr=100011010 | cpu_state=10 | done=0
# T=9355 | cycle=933 | PC=ac | instr=010001000 | d_we=0 | d_addr=08 | d_wdata=00 | done=0 | R0=0 | R1=8 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=8 [2]=9 [3]=0
# DEBUG: clk=9365 | state=0 | opcode=1000 | rs=8 | rd=0 | core_instr=100011010
# Time=9365 | PC=172 | instr_word=010001000 | core_instr=100011010 | cpu_state=00 | done=0
# T=9365 | cycle=934 | PC=ac | instr=010001000 | d_we=0 | d_addr=08 | d_wdata=00 | done=0 | R0=0 | R1=8 | R2=9 | R3=0
# REGFILE: Write 16 to regs[1] at time 9375
# REGFILE: After clk/reset, [0]=0 [1]=8 [2]=9 [3]=0
# DEBUG: clk=9375 | state=1 | opcode=0100 | rs=0 | rd=8 | core_instr=010001000
# Time=9375 | PC=173 | instr_word=010001000 | core_instr=010001000 | cpu_state=01 | done=0
# T=9375 | cycle=935 | PC=ad | instr=010001000 | d_we=0 | d_addr=00 | d_wdata=08 | done=0 | R0=0 | R1=8 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=16 [2]=9 [3]=0
# DEBUG: clk=9385 | state=0 | opcode=0100 | rs=0 | rd=16 | core_instr=010001000
# Time=9385 | PC=173 | instr_word=010001000 | core_instr=010001000 | cpu_state=00 | done=0
# T=9385 | cycle=936 | PC=ad | instr=010001000 | d_we=0 | d_addr=00 | d_wdata=10 | done=0 | R0=0 | R1=16 | R2=9 | R3=0
# REGFILE: Write 32 to regs[1] at time 9395
# REGFILE: After clk/reset, [0]=0 [1]=16 [2]=9 [3]=0
# DEBUG: clk=9395 | state=1 | opcode=0100 | rs=0 | rd=16 | core_instr=010001000
# Time=9395 | PC=174 | instr_word=010001000 | core_instr=010001000 | cpu_state=01 | done=0
# T=9395 | cycle=937 | PC=ae | instr=010001000 | d_we=0 | d_addr=00 | d_wdata=10 | done=0 | R0=0 | R1=16 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=32 [2]=9 [3]=0
# DEBUG: clk=9405 | state=0 | opcode=0100 | rs=0 | rd=32 | core_instr=010001000
# Time=9405 | PC=174 | instr_word=010001000 | core_instr=010001000 | cpu_state=00 | done=0
# T=9405 | cycle=938 | PC=ae | instr=010001000 | d_we=0 | d_addr=00 | d_wdata=20 | done=0 | R0=0 | R1=32 | R2=9 | R3=0
# REGFILE: Write 64 to regs[1] at time 9415
# REGFILE: After clk/reset, [0]=0 [1]=32 [2]=9 [3]=0
# DEBUG: clk=9415 | state=1 | opcode=0100 | rs=0 | rd=32 | core_instr=010001000
# Time=9415 | PC=175 | instr_word=001100010 | core_instr=010001000 | cpu_state=01 | done=0
# T=9415 | cycle=939 | PC=af | instr=001100010 | d_we=0 | d_addr=00 | d_wdata=20 | done=0 | R0=0 | R1=32 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=64 [2]=9 [3]=0
# DEBUG: clk=9425 | state=0 | opcode=0100 | rs=0 | rd=64 | core_instr=010001000
# Time=9425 | PC=175 | instr_word=001100010 | core_instr=010001000 | cpu_state=00 | done=0
# T=9425 | cycle=940 | PC=af | instr=001100010 | d_we=0 | d_addr=00 | d_wdata=40 | done=0 | R0=0 | R1=64 | R2=9 | R3=0
# REGFILE: Write 64 to regs[0] at time 9435
# REGFILE: After clk/reset, [0]=0 [1]=64 [2]=9 [3]=0
# DEBUG: clk=9435 | state=1 | opcode=0011 | rs=64 | rd=0 | core_instr=001100010
# Time=9435 | PC=176 | instr_word=111011000 | core_instr=001100010 | cpu_state=01 | done=0
# T=9435 | cycle=941 | PC=b0 | instr=111011000 | d_we=0 | d_addr=40 | d_wdata=00 | done=0 | R0=0 | R1=64 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=64 [1]=64 [2]=9 [3]=0
# DEBUG: clk=9445 | state=0 | opcode=0011 | rs=64 | rd=64 | core_instr=001100010
# Time=9445 | PC=176 | instr_word=111011000 | core_instr=001100010 | cpu_state=00 | done=0
# T=9445 | cycle=942 | PC=b0 | instr=111011000 | d_we=0 | d_addr=40 | d_wdata=40 | done=0 | R0=64 | R1=64 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=64 [1]=64 [2]=9 [3]=0
# DEBUG: clk=9455 | state=1 | opcode=1110 | rs=64 | rd=0 | core_instr=111011000
# Time=9455 | PC=177 | instr_word=000001101 | core_instr=111011000 | cpu_state=01 | done=0
# T=9455 | cycle=943 | PC=b1 | instr=000001101 | d_we=0 | d_addr=40 | d_wdata=00 | done=0 | R0=64 | R1=64 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=64 [1]=64 [2]=9 [3]=0
# DEBUG: clk=9465 | state=0 | opcode=1110 | rs=64 | rd=0 | core_instr=111011000
# Time=9465 | PC=177 | instr_word=000001101 | core_instr=111011000 | cpu_state=00 | done=0
# T=9465 | cycle=944 | PC=b1 | instr=000001101 | d_we=0 | d_addr=40 | d_wdata=00 | done=0 | R0=64 | R1=64 | R2=9 | R3=0
# REGFILE: Write 73 to regs[1] at time 9475
# REGFILE: After clk/reset, [0]=64 [1]=64 [2]=9 [3]=0
# DEBUG: clk=9475 | state=1 | opcode=0000 | rs=9 | rd=64 | core_instr=000001101
# Time=9475 | PC=178 | instr_word=100111000 | core_instr=000001101 | cpu_state=01 | done=0
# T=9475 | cycle=945 | PC=b2 | instr=100111000 | d_we=0 | d_addr=09 | d_wdata=40 | done=0 | R0=64 | R1=64 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=64 [1]=73 [2]=9 [3]=0
# DEBUG: clk=9485 | state=0 | opcode=0000 | rs=9 | rd=73 | core_instr=000001101
# Time=9485 | PC=178 | instr_word=100111000 | core_instr=000001101 | cpu_state=00 | done=0
# T=9485 | cycle=946 | PC=b2 | instr=100111000 | d_we=0 | d_addr=09 | d_wdata=49 | done=0 | R0=64 | R1=73 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=64 [1]=73 [2]=9 [3]=0
# DEBUG: clk=9495 | state=1 | opcode=1001 | rs=64 | rd=0 | core_instr=100111000
# Time=9495 | PC=179 | instr_word=111011000 | core_instr=100111000 | cpu_state=01 | done=0
# T=9495 | cycle=947 | PC=b3 | instr=111011000 | d_we=0 | d_addr=40 | d_wdata=00 | done=0 | R0=64 | R1=73 | R2=9 | R3=0
# STORE: mem[64] <= 0
# REGFILE: After clk/reset, [0]=64 [1]=73 [2]=9 [3]=0
# DEBUG: clk=9505 | state=2 | opcode=1001 | rs=64 | rd=0 | core_instr=100111000
# Time=9505 | PC=179 | instr_word=111011000 | core_instr=100111000 | cpu_state=10 | done=0
# DATA_MEM: Write 0 to mem[40] at time 9505
# T=9505 | cycle=948 | PC=b3 | instr=111011000 | d_we=1 | d_addr=40 | d_wdata=00 | done=0 | R0=64 | R1=73 | R2=9 | R3=0
# [9505] STORE: mem[64] <= 00
# REGFILE: After clk/reset, [0]=64 [1]=73 [2]=9 [3]=0
# DEBUG: clk=9515 | state=0 | opcode=1001 | rs=64 | rd=0 | core_instr=100111000
# Time=9515 | PC=179 | instr_word=111011000 | core_instr=100111000 | cpu_state=00 | done=0
# T=9515 | cycle=949 | PC=b3 | instr=111011000 | d_we=0 | d_addr=40 | d_wdata=00 | done=0 | R0=64 | R1=73 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=64 [1]=73 [2]=9 [3]=0
# DEBUG: clk=9525 | state=1 | opcode=1110 | rs=64 | rd=0 | core_instr=111011000
# Time=9525 | PC=180 | instr_word=000001100 | core_instr=111011000 | cpu_state=01 | done=0
# T=9525 | cycle=950 | PC=b4 | instr=000001100 | d_we=0 | d_addr=40 | d_wdata=00 | done=0 | R0=64 | R1=73 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=64 [1]=73 [2]=9 [3]=0
# DEBUG: clk=9535 | state=0 | opcode=1110 | rs=64 | rd=0 | core_instr=111011000
# Time=9535 | PC=180 | instr_word=000001100 | core_instr=111011000 | cpu_state=00 | done=0
# T=9535 | cycle=951 | PC=b4 | instr=000001100 | d_we=0 | d_addr=40 | d_wdata=00 | done=0 | R0=64 | R1=73 | R2=9 | R3=0
# REGFILE: Write 82 to regs[1] at time 9545
# REGFILE: After clk/reset, [0]=64 [1]=73 [2]=9 [3]=0
# DEBUG: clk=9545 | state=1 | opcode=0000 | rs=9 | rd=73 | core_instr=000001100
# Time=9545 | PC=181 | instr_word=011001000 | core_instr=000001100 | cpu_state=01 | done=0
# T=9545 | cycle=952 | PC=b5 | instr=011001000 | d_we=0 | d_addr=09 | d_wdata=49 | done=0 | R0=64 | R1=73 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=64 [1]=82 [2]=9 [3]=0
# DEBUG: clk=9555 | state=0 | opcode=0000 | rs=9 | rd=82 | core_instr=000001100
# Time=9555 | PC=181 | instr_word=011001000 | core_instr=000001100 | cpu_state=00 | done=0
# T=9555 | cycle=953 | PC=b5 | instr=011001000 | d_we=0 | d_addr=09 | d_wdata=52 | done=0 | R0=64 | R1=82 | R2=9 | R3=0
# REGFILE: Write 0 to regs[1] at time 9565
# REGFILE: After clk/reset, [0]=64 [1]=82 [2]=9 [3]=0
# DEBUG: clk=9565 | state=1 | opcode=0110 | rs=64 | rd=82 | core_instr=011001000
# Time=9565 | PC=182 | instr_word=000001100 | core_instr=011001000 | cpu_state=01 | done=0
# T=9565 | cycle=954 | PC=b6 | instr=000001100 | d_we=0 | d_addr=40 | d_wdata=52 | done=0 | R0=64 | R1=82 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=64 [1]=0 [2]=9 [3]=0
# DEBUG: clk=9575 | state=0 | opcode=0110 | rs=64 | rd=0 | core_instr=011001000
# Time=9575 | PC=182 | instr_word=000001100 | core_instr=011001000 | cpu_state=00 | done=0
# T=9575 | cycle=955 | PC=b6 | instr=000001100 | d_we=0 | d_addr=40 | d_wdata=00 | done=0 | R0=64 | R1=0 | R2=9 | R3=0
# REGFILE: Write 9 to regs[1] at time 9585
# REGFILE: After clk/reset, [0]=64 [1]=0 [2]=9 [3]=0
# DEBUG: clk=9585 | state=1 | opcode=0000 | rs=9 | rd=0 | core_instr=000001100
# Time=9585 | PC=183 | instr_word=100111010 | core_instr=000001100 | cpu_state=01 | done=0
# T=9585 | cycle=956 | PC=b7 | instr=100111010 | d_we=0 | d_addr=09 | d_wdata=00 | done=0 | R0=64 | R1=0 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=64 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9595 | state=0 | opcode=0000 | rs=9 | rd=9 | core_instr=000001100
# Time=9595 | PC=183 | instr_word=100111010 | core_instr=000001100 | cpu_state=00 | done=0
# T=9595 | cycle=957 | PC=b7 | instr=100111010 | d_we=0 | d_addr=09 | d_wdata=09 | done=0 | R0=64 | R1=9 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=64 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9605 | state=1 | opcode=1001 | rs=9 | rd=0 | core_instr=100111010
# Time=9605 | PC=184 | instr_word=110011000 | core_instr=100111010 | cpu_state=01 | done=0
# T=9605 | cycle=958 | PC=b8 | instr=110011000 | d_we=0 | d_addr=09 | d_wdata=00 | done=0 | R0=64 | R1=9 | R2=9 | R3=0
# STORE: mem[9] <= 0
# REGFILE: After clk/reset, [0]=64 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9615 | state=2 | opcode=1001 | rs=9 | rd=0 | core_instr=100111010
# Time=9615 | PC=184 | instr_word=110011000 | core_instr=100111010 | cpu_state=10 | done=0
# DATA_MEM: Write 0 to mem[9] at time 9615
# T=9615 | cycle=959 | PC=b8 | instr=110011000 | d_we=1 | d_addr=09 | d_wdata=00 | done=0 | R0=64 | R1=9 | R2=9 | R3=0
# [9615] STORE: mem[9] <= 00
# REGFILE: After clk/reset, [0]=64 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9625 | state=0 | opcode=1001 | rs=9 | rd=0 | core_instr=100111010
# Time=9625 | PC=184 | instr_word=110011000 | core_instr=100111010 | cpu_state=00 | done=0
# T=9625 | cycle=960 | PC=b8 | instr=110011000 | d_we=0 | d_addr=09 | d_wdata=00 | done=0 | R0=64 | R1=9 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=64 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9635 | state=1 | opcode=1100 | rs=64 | rd=0 | core_instr=110011000
# Time=9635 | PC=185 | instr_word=000000000 | core_instr=110011000 | cpu_state=01 | done=0
# T=9635 | cycle=961 | PC=b9 | instr=000000000 | d_we=0 | d_addr=40 | d_wdata=00 | done=0 | R0=64 | R1=9 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=64 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9645 | state=0 | opcode=1100 | rs=64 | rd=0 | core_instr=110011000
# Time=9645 | PC=185 | instr_word=000000000 | core_instr=110011000 | cpu_state=00 | done=0
# T=9645 | cycle=962 | PC=b9 | instr=000000000 | d_we=0 | d_addr=40 | d_wdata=00 | done=0 | R0=64 | R1=9 | R2=9 | R3=0
# REGFILE: Write 128 to regs[0] at time 9655
# REGFILE: After clk/reset, [0]=64 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9655 | state=1 | opcode=0000 | rs=64 | rd=64 | core_instr=000000000
# Time=9655 | PC=186 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=9655 | cycle=963 | PC=ba | instr=000000000 | d_we=0 | d_addr=40 | d_wdata=40 | done=0 | R0=64 | R1=9 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=128 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9665 | state=0 | opcode=0000 | rs=128 | rd=128 | core_instr=000000000
# Time=9665 | PC=186 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=9665 | cycle=964 | PC=ba | instr=000000000 | d_we=0 | d_addr=80 | d_wdata=80 | done=0 | R0=128 | R1=9 | R2=9 | R3=0
# REGFILE: Write 0 to regs[0] at time 9675
# REGFILE: After clk/reset, [0]=128 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9675 | state=1 | opcode=0000 | rs=128 | rd=128 | core_instr=000000000
# Time=9675 | PC=187 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=9675 | cycle=965 | PC=bb | instr=000000000 | d_we=0 | d_addr=80 | d_wdata=80 | done=0 | R0=128 | R1=9 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9685 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=9685 | PC=187 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=9685 | cycle=966 | PC=bb | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=9 | R2=9 | R3=0
# REGFILE: Write 0 to regs[0] at time 9695
# REGFILE: After clk/reset, [0]=0 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9695 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=9695 | PC=188 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=9695 | cycle=967 | PC=bc | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=9 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9705 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=9705 | PC=188 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=9705 | cycle=968 | PC=bc | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=9 | R2=9 | R3=0
# REGFILE: Write 0 to regs[0] at time 9715
# REGFILE: After clk/reset, [0]=0 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9715 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=9715 | PC=189 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=9715 | cycle=969 | PC=bd | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=9 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9725 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=9725 | PC=189 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=9725 | cycle=970 | PC=bd | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=9 | R2=9 | R3=0
# REGFILE: Write 0 to regs[0] at time 9735
# REGFILE: After clk/reset, [0]=0 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9735 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=9735 | PC=190 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=9735 | cycle=971 | PC=be | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=9 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9745 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=9745 | PC=190 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=9745 | cycle=972 | PC=be | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=9 | R2=9 | R3=0
# REGFILE: Write 0 to regs[0] at time 9755
# REGFILE: After clk/reset, [0]=0 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9755 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=9755 | PC=191 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=9755 | cycle=973 | PC=bf | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=9 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9765 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=9765 | PC=191 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=9765 | cycle=974 | PC=bf | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=9 | R2=9 | R3=0
# REGFILE: Write 0 to regs[0] at time 9775
# REGFILE: After clk/reset, [0]=0 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9775 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=9775 | PC=192 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=9775 | cycle=975 | PC=c0 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=9 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9785 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=9785 | PC=192 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=9785 | cycle=976 | PC=c0 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=9 | R2=9 | R3=0
# REGFILE: Write 0 to regs[0] at time 9795
# REGFILE: After clk/reset, [0]=0 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9795 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=9795 | PC=193 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=9795 | cycle=977 | PC=c1 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=9 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9805 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=9805 | PC=193 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=9805 | cycle=978 | PC=c1 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=9 | R2=9 | R3=0
# REGFILE: Write 0 to regs[0] at time 9815
# REGFILE: After clk/reset, [0]=0 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9815 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=9815 | PC=194 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=9815 | cycle=979 | PC=c2 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=9 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9825 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=9825 | PC=194 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=9825 | cycle=980 | PC=c2 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=9 | R2=9 | R3=0
# REGFILE: Write 0 to regs[0] at time 9835
# REGFILE: After clk/reset, [0]=0 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9835 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=9835 | PC=195 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=9835 | cycle=981 | PC=c3 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=9 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9845 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=9845 | PC=195 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=9845 | cycle=982 | PC=c3 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=9 | R2=9 | R3=0
# REGFILE: Write 0 to regs[0] at time 9855
# REGFILE: After clk/reset, [0]=0 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9855 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=9855 | PC=196 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=9855 | cycle=983 | PC=c4 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=9 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9865 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=9865 | PC=196 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=9865 | cycle=984 | PC=c4 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=9 | R2=9 | R3=0
# REGFILE: Write 0 to regs[0] at time 9875
# REGFILE: After clk/reset, [0]=0 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9875 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=9875 | PC=197 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=9875 | cycle=985 | PC=c5 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=9 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9885 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=9885 | PC=197 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=9885 | cycle=986 | PC=c5 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=9 | R2=9 | R3=0
# REGFILE: Write 0 to regs[0] at time 9895
# REGFILE: After clk/reset, [0]=0 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9895 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=9895 | PC=198 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=9895 | cycle=987 | PC=c6 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=9 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9905 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=9905 | PC=198 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=9905 | cycle=988 | PC=c6 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=9 | R2=9 | R3=0
# REGFILE: Write 0 to regs[0] at time 9915
# REGFILE: After clk/reset, [0]=0 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9915 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=9915 | PC=199 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=9915 | cycle=989 | PC=c7 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=9 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9925 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=9925 | PC=199 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=9925 | cycle=990 | PC=c7 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=9 | R2=9 | R3=0
# REGFILE: Write 0 to regs[0] at time 9935
# REGFILE: After clk/reset, [0]=0 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9935 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=9935 | PC=200 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=9935 | cycle=991 | PC=c8 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=9 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9945 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=9945 | PC=200 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=9945 | cycle=992 | PC=c8 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=9 | R2=9 | R3=0
# REGFILE: Write 0 to regs[0] at time 9955
# REGFILE: After clk/reset, [0]=0 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9955 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=9955 | PC=201 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=9955 | cycle=993 | PC=c9 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=9 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9965 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=9965 | PC=201 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=9965 | cycle=994 | PC=c9 | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=9 | R2=9 | R3=0
# REGFILE: Write 0 to regs[0] at time 9975
# REGFILE: After clk/reset, [0]=0 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9975 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=9975 | PC=202 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=9975 | cycle=995 | PC=ca | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=9 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9985 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=9985 | PC=202 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=9985 | cycle=996 | PC=ca | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=9 | R2=9 | R3=0
# REGFILE: Write 0 to regs[0] at time 9995
# REGFILE: After clk/reset, [0]=0 [1]=9 [2]=9 [3]=0
# DEBUG: clk=9995 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=9995 | PC=203 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=9995 | cycle=997 | PC=cb | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=9 | R2=9 | R3=0
# REGFILE: After clk/reset, [0]=0 [1]=9 [2]=9 [3]=0
# DEBUG: clk=10005 | state=0 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=10005 | PC=203 | instr_word=000000000 | core_instr=000000000 | cpu_state=00 | done=0
# T=10005 | cycle=998 | PC=cb | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=9 | R2=9 | R3=0
# REGFILE: Write 0 to regs[0] at time 10015
# REGFILE: After clk/reset, [0]=0 [1]=9 [2]=9 [3]=0
# DEBUG: clk=10015 | state=1 | opcode=0000 | rs=0 | rd=0 | core_instr=000000000
# Time=10015 | PC=204 | instr_word=000000000 | core_instr=000000000 | cpu_state=01 | done=0
# T=10015 | cycle=999 | PC=cc | instr=000000000 | d_we=0 | d_addr=00 | d_wdata=00 | done=0 | R0=0 | R1=9 | R2=9 | R3=0
# 
# ==== FINAL REGISTER STATE ====
# Reg0 = 0, Reg1 = 9, Reg2 = 9, Reg3 = 0
# ==== FINAL MEMORY DUMP ====
# Mem[0] = b2
# Mem[1] = 00
# Mem[2] = 00
# Mem[3] = 00
# Mem[4] = 9f
# Mem[5] = 00
# Mem[6] = 00
# Mem[7] = 00
# ** Error: FAIL: Testbench timed out!
#    Time: 10015 ns  Scope: tb File: main_tb.sv Line: 78
# ** Note: $finish    : main_tb.sv(81)
#    Time: 10015 ns  Iteration: 2  Instance: /tb
# End time: 13:05:25 on Aug 12,2025, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
End time: 13:05:25 on Aug 12,2025, Elapsed time: 0:00:01
*** Summary *********************************************
    qrun: Errors:   0, Warnings:   0
    vlog: Errors:   0, Warnings:   1
    vopt: Errors:   0, Warnings:   1
    vsim: Errors:   1, Warnings:   0
  Totals: Errors:   1, Warnings:   2
