$date
	Sun Feb 21 12:42:55 2021
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module t_adder $end
$var wire 4 ! s [3:0] $end
$var wire 1 " cout $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$var reg 1 % cin $end
$scope module four_bit_adder_1 $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 % cin $end
$var wire 1 ( cout4 $end
$var wire 1 ) cout3 $end
$var wire 1 * cout2 $end
$var wire 1 + cout1 $end
$var wire 4 , S [3:0] $end
$var reg 1 " cout $end
$var reg 4 - s [3:0] $end
$scope module one_bit_adder_1 $end
$var wire 1 % cin $end
$var wire 1 . x $end
$var wire 1 / y $end
$var reg 1 + cout $end
$var reg 1 0 s $end
$upscope $end
$scope module one_bit_adder_2 $end
$var wire 1 + cin $end
$var wire 1 1 x $end
$var wire 1 2 y $end
$var reg 1 * cout $end
$var reg 1 3 s $end
$upscope $end
$scope module one_bit_adder_3 $end
$var wire 1 * cin $end
$var wire 1 4 x $end
$var wire 1 5 y $end
$var reg 1 ) cout $end
$var reg 1 6 s $end
$upscope $end
$scope module one_bit_adder_4 $end
$var wire 1 ) cin $end
$var wire 1 7 x $end
$var wire 1 8 y $end
$var reg 1 ( cout $end
$var reg 1 9 s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
19
18
07
16
05
04
03
12
11
00
0/
0.
b1100 -
b1100 ,
0+
1*
0)
0(
b1010 '
b10 &
0%
b1010 $
b10 #
0"
b1100 !
$end
#1000
