// Seed: 767406247
module module_0 (
    input supply1 id_0,
    input wand id_1,
    output tri id_2,
    input wand id_3,
    output wire id_4,
    output wand id_5,
    input tri id_6
);
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    output tri1 id_2,
    input wand id_3,
    input wand id_4,
    output wire id_5,
    output wor id_6,
    input supply0 id_7,
    input supply0 id_8,
    input supply0 id_9
    , id_18,
    input wor id_10
    , id_19,
    output wire id_11,
    output tri1 id_12,
    input tri id_13,
    output wand id_14,
    output wor id_15,
    output supply0 id_16
);
  always_ff @(negedge 1'b0) id_11 = 1;
  wire id_20;
  module_0(
      id_3, id_1, id_6, id_4, id_6, id_6, id_13
  ); id_21(
      .sum(id_4), .id_0(1), .id_1(1), .id_2(1)
  );
endmodule
