#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x278d1a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x278d330 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x277e2d0 .functor NOT 1, L_0x27ecaf0, C4<0>, C4<0>, C4<0>;
L_0x27ec8d0 .functor XOR 2, L_0x27ec790, L_0x27ec830, C4<00>, C4<00>;
L_0x27ec9e0 .functor XOR 2, L_0x27ec8d0, L_0x27ec940, C4<00>, C4<00>;
v0x27e3980_0 .net *"_ivl_10", 1 0, L_0x27ec940;  1 drivers
v0x27e3a80_0 .net *"_ivl_12", 1 0, L_0x27ec9e0;  1 drivers
v0x27e3b60_0 .net *"_ivl_2", 1 0, L_0x27e6ca0;  1 drivers
v0x27e3c20_0 .net *"_ivl_4", 1 0, L_0x27ec790;  1 drivers
v0x27e3d00_0 .net *"_ivl_6", 1 0, L_0x27ec830;  1 drivers
v0x27e3e30_0 .net *"_ivl_8", 1 0, L_0x27ec8d0;  1 drivers
v0x27e3f10_0 .net "a", 0 0, v0x27de020_0;  1 drivers
v0x27e3fb0_0 .net "b", 0 0, v0x27de0c0_0;  1 drivers
v0x27e4050_0 .net "c", 0 0, v0x27de160_0;  1 drivers
v0x27e40f0_0 .var "clk", 0 0;
v0x27e4190_0 .net "d", 0 0, v0x27de2a0_0;  1 drivers
v0x27e4230_0 .net "out_pos_dut", 0 0, L_0x27ec630;  1 drivers
v0x27e42d0_0 .net "out_pos_ref", 0 0, L_0x27e5800;  1 drivers
v0x27e4370_0 .net "out_sop_dut", 0 0, L_0x27e9cf0;  1 drivers
v0x27e4410_0 .net "out_sop_ref", 0 0, L_0x27b87d0;  1 drivers
v0x27e44b0_0 .var/2u "stats1", 223 0;
v0x27e4550_0 .var/2u "strobe", 0 0;
v0x27e45f0_0 .net "tb_match", 0 0, L_0x27ecaf0;  1 drivers
v0x27e46c0_0 .net "tb_mismatch", 0 0, L_0x277e2d0;  1 drivers
v0x27e4760_0 .net "wavedrom_enable", 0 0, v0x27de570_0;  1 drivers
v0x27e4830_0 .net "wavedrom_title", 511 0, v0x27de610_0;  1 drivers
L_0x27e6ca0 .concat [ 1 1 0 0], L_0x27e5800, L_0x27b87d0;
L_0x27ec790 .concat [ 1 1 0 0], L_0x27e5800, L_0x27b87d0;
L_0x27ec830 .concat [ 1 1 0 0], L_0x27ec630, L_0x27e9cf0;
L_0x27ec940 .concat [ 1 1 0 0], L_0x27e5800, L_0x27b87d0;
L_0x27ecaf0 .cmp/eeq 2, L_0x27e6ca0, L_0x27ec9e0;
S_0x278d4c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x278d330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x277e6b0 .functor AND 1, v0x27de160_0, v0x27de2a0_0, C4<1>, C4<1>;
L_0x277ea90 .functor NOT 1, v0x27de020_0, C4<0>, C4<0>, C4<0>;
L_0x277ee70 .functor NOT 1, v0x27de0c0_0, C4<0>, C4<0>, C4<0>;
L_0x277f0f0 .functor AND 1, L_0x277ea90, L_0x277ee70, C4<1>, C4<1>;
L_0x2797db0 .functor AND 1, L_0x277f0f0, v0x27de160_0, C4<1>, C4<1>;
L_0x27b87d0 .functor OR 1, L_0x277e6b0, L_0x2797db0, C4<0>, C4<0>;
L_0x27e4c80 .functor NOT 1, v0x27de0c0_0, C4<0>, C4<0>, C4<0>;
L_0x27e4cf0 .functor OR 1, L_0x27e4c80, v0x27de2a0_0, C4<0>, C4<0>;
L_0x27e4e00 .functor AND 1, v0x27de160_0, L_0x27e4cf0, C4<1>, C4<1>;
L_0x27e4ec0 .functor NOT 1, v0x27de020_0, C4<0>, C4<0>, C4<0>;
L_0x27e4f90 .functor OR 1, L_0x27e4ec0, v0x27de0c0_0, C4<0>, C4<0>;
L_0x27e5000 .functor AND 1, L_0x27e4e00, L_0x27e4f90, C4<1>, C4<1>;
L_0x27e5180 .functor NOT 1, v0x27de0c0_0, C4<0>, C4<0>, C4<0>;
L_0x27e51f0 .functor OR 1, L_0x27e5180, v0x27de2a0_0, C4<0>, C4<0>;
L_0x27e5110 .functor AND 1, v0x27de160_0, L_0x27e51f0, C4<1>, C4<1>;
L_0x27e5380 .functor NOT 1, v0x27de020_0, C4<0>, C4<0>, C4<0>;
L_0x27e5480 .functor OR 1, L_0x27e5380, v0x27de2a0_0, C4<0>, C4<0>;
L_0x27e5540 .functor AND 1, L_0x27e5110, L_0x27e5480, C4<1>, C4<1>;
L_0x27e56f0 .functor XNOR 1, L_0x27e5000, L_0x27e5540, C4<0>, C4<0>;
v0x277dc00_0 .net *"_ivl_0", 0 0, L_0x277e6b0;  1 drivers
v0x277e000_0 .net *"_ivl_12", 0 0, L_0x27e4c80;  1 drivers
v0x277e3e0_0 .net *"_ivl_14", 0 0, L_0x27e4cf0;  1 drivers
v0x277e7c0_0 .net *"_ivl_16", 0 0, L_0x27e4e00;  1 drivers
v0x277eba0_0 .net *"_ivl_18", 0 0, L_0x27e4ec0;  1 drivers
v0x277ef80_0 .net *"_ivl_2", 0 0, L_0x277ea90;  1 drivers
v0x277f200_0 .net *"_ivl_20", 0 0, L_0x27e4f90;  1 drivers
v0x27dc590_0 .net *"_ivl_24", 0 0, L_0x27e5180;  1 drivers
v0x27dc670_0 .net *"_ivl_26", 0 0, L_0x27e51f0;  1 drivers
v0x27dc750_0 .net *"_ivl_28", 0 0, L_0x27e5110;  1 drivers
v0x27dc830_0 .net *"_ivl_30", 0 0, L_0x27e5380;  1 drivers
v0x27dc910_0 .net *"_ivl_32", 0 0, L_0x27e5480;  1 drivers
v0x27dc9f0_0 .net *"_ivl_36", 0 0, L_0x27e56f0;  1 drivers
L_0x7ff2b017d018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x27dcab0_0 .net *"_ivl_38", 0 0, L_0x7ff2b017d018;  1 drivers
v0x27dcb90_0 .net *"_ivl_4", 0 0, L_0x277ee70;  1 drivers
v0x27dcc70_0 .net *"_ivl_6", 0 0, L_0x277f0f0;  1 drivers
v0x27dcd50_0 .net *"_ivl_8", 0 0, L_0x2797db0;  1 drivers
v0x27dce30_0 .net "a", 0 0, v0x27de020_0;  alias, 1 drivers
v0x27dcef0_0 .net "b", 0 0, v0x27de0c0_0;  alias, 1 drivers
v0x27dcfb0_0 .net "c", 0 0, v0x27de160_0;  alias, 1 drivers
v0x27dd070_0 .net "d", 0 0, v0x27de2a0_0;  alias, 1 drivers
v0x27dd130_0 .net "out_pos", 0 0, L_0x27e5800;  alias, 1 drivers
v0x27dd1f0_0 .net "out_sop", 0 0, L_0x27b87d0;  alias, 1 drivers
v0x27dd2b0_0 .net "pos0", 0 0, L_0x27e5000;  1 drivers
v0x27dd370_0 .net "pos1", 0 0, L_0x27e5540;  1 drivers
L_0x27e5800 .functor MUXZ 1, L_0x7ff2b017d018, L_0x27e5000, L_0x27e56f0, C4<>;
S_0x27dd4f0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x278d330;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x27de020_0 .var "a", 0 0;
v0x27de0c0_0 .var "b", 0 0;
v0x27de160_0 .var "c", 0 0;
v0x27de200_0 .net "clk", 0 0, v0x27e40f0_0;  1 drivers
v0x27de2a0_0 .var "d", 0 0;
v0x27de390_0 .var/2u "fail", 0 0;
v0x27de430_0 .var/2u "fail1", 0 0;
v0x27de4d0_0 .net "tb_match", 0 0, L_0x27ecaf0;  alias, 1 drivers
v0x27de570_0 .var "wavedrom_enable", 0 0;
v0x27de610_0 .var "wavedrom_title", 511 0;
E_0x278bb10/0 .event negedge, v0x27de200_0;
E_0x278bb10/1 .event posedge, v0x27de200_0;
E_0x278bb10 .event/or E_0x278bb10/0, E_0x278bb10/1;
S_0x27dd820 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x27dd4f0;
 .timescale -12 -12;
v0x27dda60_0 .var/2s "i", 31 0;
E_0x278b9b0 .event posedge, v0x27de200_0;
S_0x27ddb60 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x27dd4f0;
 .timescale -12 -12;
v0x27ddd60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27dde40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x27dd4f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x27de7f0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x278d330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x27e59b0 .functor NOT 1, v0x27de0c0_0, C4<0>, C4<0>, C4<0>;
L_0x27e5b50 .functor AND 1, v0x27de020_0, L_0x27e59b0, C4<1>, C4<1>;
L_0x27e5c30 .functor NOT 1, v0x27de160_0, C4<0>, C4<0>, C4<0>;
L_0x27e5db0 .functor AND 1, L_0x27e5b50, L_0x27e5c30, C4<1>, C4<1>;
L_0x27e5ef0 .functor NOT 1, v0x27de2a0_0, C4<0>, C4<0>, C4<0>;
L_0x27e6070 .functor AND 1, L_0x27e5db0, L_0x27e5ef0, C4<1>, C4<1>;
L_0x27e61c0 .functor NOT 1, v0x27de020_0, C4<0>, C4<0>, C4<0>;
L_0x27e6340 .functor AND 1, L_0x27e61c0, v0x27de0c0_0, C4<1>, C4<1>;
L_0x27e6450 .functor NOT 1, v0x27de160_0, C4<0>, C4<0>, C4<0>;
L_0x27e64c0 .functor AND 1, L_0x27e6340, L_0x27e6450, C4<1>, C4<1>;
L_0x27e6630 .functor NOT 1, v0x27de2a0_0, C4<0>, C4<0>, C4<0>;
L_0x27e66a0 .functor AND 1, L_0x27e64c0, L_0x27e6630, C4<1>, C4<1>;
L_0x27e67d0 .functor OR 1, L_0x27e6070, L_0x27e66a0, C4<0>, C4<0>;
L_0x27e68e0 .functor NOT 1, v0x27de020_0, C4<0>, C4<0>, C4<0>;
L_0x27e6760 .functor NOT 1, v0x27de0c0_0, C4<0>, C4<0>, C4<0>;
L_0x27e69d0 .functor AND 1, L_0x27e68e0, L_0x27e6760, C4<1>, C4<1>;
L_0x27e6b70 .functor AND 1, L_0x27e69d0, v0x27de160_0, C4<1>, C4<1>;
L_0x27e6c30 .functor NOT 1, v0x27de2a0_0, C4<0>, C4<0>, C4<0>;
L_0x27e6d40 .functor AND 1, L_0x27e6b70, L_0x27e6c30, C4<1>, C4<1>;
L_0x27e6e50 .functor OR 1, L_0x27e67d0, L_0x27e6d40, C4<0>, C4<0>;
L_0x27e7010 .functor NOT 1, v0x27de020_0, C4<0>, C4<0>, C4<0>;
L_0x27e7080 .functor NOT 1, v0x27de0c0_0, C4<0>, C4<0>, C4<0>;
L_0x27e71b0 .functor AND 1, L_0x27e7010, L_0x27e7080, C4<1>, C4<1>;
L_0x27e72c0 .functor NOT 1, v0x27de160_0, C4<0>, C4<0>, C4<0>;
L_0x27e7400 .functor AND 1, L_0x27e71b0, L_0x27e72c0, C4<1>, C4<1>;
L_0x27e7510 .functor AND 1, L_0x27e7400, v0x27de2a0_0, C4<1>, C4<1>;
L_0x27e76b0 .functor OR 1, L_0x27e6e50, L_0x27e7510, C4<0>, C4<0>;
L_0x27e77c0 .functor NOT 1, v0x27de020_0, C4<0>, C4<0>, C4<0>;
L_0x27e7920 .functor NOT 1, v0x27de0c0_0, C4<0>, C4<0>, C4<0>;
L_0x27e7990 .functor AND 1, L_0x27e77c0, L_0x27e7920, C4<1>, C4<1>;
L_0x27e7ba0 .functor AND 1, L_0x27e7990, v0x27de2a0_0, C4<1>, C4<1>;
L_0x27e7c60 .functor AND 1, L_0x27e7ba0, v0x27de160_0, C4<1>, C4<1>;
L_0x27e7e30 .functor OR 1, L_0x27e76b0, L_0x27e7c60, C4<0>, C4<0>;
L_0x27e7f40 .functor NOT 1, v0x27de020_0, C4<0>, C4<0>, C4<0>;
L_0x27e80d0 .functor AND 1, L_0x27e7f40, v0x27de0c0_0, C4<1>, C4<1>;
L_0x27e8190 .functor AND 1, L_0x27e80d0, v0x27de160_0, C4<1>, C4<1>;
L_0x27e8380 .functor AND 1, L_0x27e8190, v0x27de2a0_0, C4<1>, C4<1>;
L_0x27e8440 .functor OR 1, L_0x27e7e30, L_0x27e8380, C4<0>, C4<0>;
L_0x27e8250 .functor NOT 1, v0x27de0c0_0, C4<0>, C4<0>, C4<0>;
L_0x27e82c0 .functor AND 1, v0x27de020_0, L_0x27e8250, C4<1>, C4<1>;
L_0x27e86a0 .functor AND 1, L_0x27e82c0, v0x27de160_0, C4<1>, C4<1>;
L_0x27e8760 .functor AND 1, L_0x27e86a0, v0x27de2a0_0, C4<1>, C4<1>;
L_0x27e8980 .functor OR 1, L_0x27e8440, L_0x27e8760, C4<0>, C4<0>;
L_0x27e8a90 .functor AND 1, v0x27de020_0, v0x27de0c0_0, C4<1>, C4<1>;
L_0x27e8c70 .functor NOT 1, v0x27de160_0, C4<0>, C4<0>, C4<0>;
L_0x27e8ce0 .functor AND 1, L_0x27e8a90, L_0x27e8c70, C4<1>, C4<1>;
L_0x27e8f70 .functor AND 1, L_0x27e8ce0, v0x27de2a0_0, C4<1>, C4<1>;
L_0x27e9030 .functor OR 1, L_0x27e8980, L_0x27e8f70, C4<0>, C4<0>;
L_0x27e92d0 .functor AND 1, v0x27de020_0, v0x27de0c0_0, C4<1>, C4<1>;
L_0x27e9340 .functor AND 1, L_0x27e92d0, v0x27de160_0, C4<1>, C4<1>;
L_0x27e97b0 .functor NOT 1, v0x27de2a0_0, C4<0>, C4<0>, C4<0>;
L_0x27e9a30 .functor AND 1, L_0x27e9340, L_0x27e97b0, C4<1>, C4<1>;
L_0x27e9cf0 .functor OR 1, L_0x27e9030, L_0x27e9a30, C4<0>, C4<0>;
L_0x27e9e50 .functor NOT 1, v0x27de020_0, C4<0>, C4<0>, C4<0>;
L_0x27ea290 .functor NOT 1, v0x27de0c0_0, C4<0>, C4<0>, C4<0>;
L_0x27ea300 .functor OR 1, L_0x27e9e50, L_0x27ea290, C4<0>, C4<0>;
L_0x27ea5e0 .functor NOT 1, v0x27de160_0, C4<0>, C4<0>, C4<0>;
L_0x27ea650 .functor OR 1, L_0x27ea300, L_0x27ea5e0, C4<0>, C4<0>;
L_0x27ea940 .functor NOT 1, v0x27de020_0, C4<0>, C4<0>, C4<0>;
L_0x27ea9b0 .functor NOT 1, v0x27de0c0_0, C4<0>, C4<0>, C4<0>;
L_0x27eac10 .functor OR 1, L_0x27ea940, L_0x27ea9b0, C4<0>, C4<0>;
L_0x27ead20 .functor OR 1, L_0x27eac10, v0x27de2a0_0, C4<0>, C4<0>;
L_0x27eafe0 .functor AND 1, L_0x27ea650, L_0x27ead20, C4<1>, C4<1>;
L_0x27eb0f0 .functor NOT 1, v0x27de020_0, C4<0>, C4<0>, C4<0>;
L_0x27eb370 .functor OR 1, L_0x27eb0f0, v0x27de160_0, C4<0>, C4<0>;
L_0x27eb430 .functor NOT 1, v0x27de2a0_0, C4<0>, C4<0>, C4<0>;
L_0x27eb6c0 .functor OR 1, L_0x27eb370, L_0x27eb430, C4<0>, C4<0>;
L_0x27eb7d0 .functor AND 1, L_0x27eafe0, L_0x27eb6c0, C4<1>, C4<1>;
L_0x27ebb10 .functor NOT 1, v0x27de0c0_0, C4<0>, C4<0>, C4<0>;
L_0x27ebb80 .functor OR 1, v0x27de020_0, L_0x27ebb10, C4<0>, C4<0>;
L_0x27ebe80 .functor NOT 1, v0x27de160_0, C4<0>, C4<0>, C4<0>;
L_0x27ebef0 .functor OR 1, L_0x27ebb80, L_0x27ebe80, C4<0>, C4<0>;
L_0x27ec250 .functor NOT 1, v0x27de2a0_0, C4<0>, C4<0>, C4<0>;
L_0x27ec2c0 .functor OR 1, L_0x27ebef0, L_0x27ec250, C4<0>, C4<0>;
L_0x27ec630 .functor AND 1, L_0x27eb7d0, L_0x27ec2c0, C4<1>, C4<1>;
v0x27de9b0_0 .net *"_ivl_0", 0 0, L_0x27e59b0;  1 drivers
v0x27dea90_0 .net *"_ivl_10", 0 0, L_0x27e6070;  1 drivers
v0x27deb70_0 .net *"_ivl_100", 0 0, L_0x27e97b0;  1 drivers
v0x27dec60_0 .net *"_ivl_102", 0 0, L_0x27e9a30;  1 drivers
v0x27ded40_0 .net *"_ivl_106", 0 0, L_0x27e9e50;  1 drivers
v0x27dee70_0 .net *"_ivl_108", 0 0, L_0x27ea290;  1 drivers
v0x27def50_0 .net *"_ivl_110", 0 0, L_0x27ea300;  1 drivers
v0x27df030_0 .net *"_ivl_112", 0 0, L_0x27ea5e0;  1 drivers
v0x27df110_0 .net *"_ivl_114", 0 0, L_0x27ea650;  1 drivers
v0x27df280_0 .net *"_ivl_116", 0 0, L_0x27ea940;  1 drivers
v0x27df360_0 .net *"_ivl_118", 0 0, L_0x27ea9b0;  1 drivers
v0x27df440_0 .net *"_ivl_12", 0 0, L_0x27e61c0;  1 drivers
v0x27df520_0 .net *"_ivl_120", 0 0, L_0x27eac10;  1 drivers
v0x27df600_0 .net *"_ivl_122", 0 0, L_0x27ead20;  1 drivers
v0x27df6e0_0 .net *"_ivl_124", 0 0, L_0x27eafe0;  1 drivers
v0x27df7c0_0 .net *"_ivl_126", 0 0, L_0x27eb0f0;  1 drivers
v0x27df8a0_0 .net *"_ivl_128", 0 0, L_0x27eb370;  1 drivers
v0x27dfa90_0 .net *"_ivl_130", 0 0, L_0x27eb430;  1 drivers
v0x27dfb70_0 .net *"_ivl_132", 0 0, L_0x27eb6c0;  1 drivers
v0x27dfc50_0 .net *"_ivl_134", 0 0, L_0x27eb7d0;  1 drivers
v0x27dfd30_0 .net *"_ivl_136", 0 0, L_0x27ebb10;  1 drivers
v0x27dfe10_0 .net *"_ivl_138", 0 0, L_0x27ebb80;  1 drivers
v0x27dfef0_0 .net *"_ivl_14", 0 0, L_0x27e6340;  1 drivers
v0x27dffd0_0 .net *"_ivl_140", 0 0, L_0x27ebe80;  1 drivers
v0x27e00b0_0 .net *"_ivl_142", 0 0, L_0x27ebef0;  1 drivers
v0x27e0190_0 .net *"_ivl_144", 0 0, L_0x27ec250;  1 drivers
v0x27e0270_0 .net *"_ivl_146", 0 0, L_0x27ec2c0;  1 drivers
v0x27e0350_0 .net *"_ivl_16", 0 0, L_0x27e6450;  1 drivers
v0x27e0430_0 .net *"_ivl_18", 0 0, L_0x27e64c0;  1 drivers
v0x27e0510_0 .net *"_ivl_2", 0 0, L_0x27e5b50;  1 drivers
v0x27e05f0_0 .net *"_ivl_20", 0 0, L_0x27e6630;  1 drivers
v0x27e06d0_0 .net *"_ivl_22", 0 0, L_0x27e66a0;  1 drivers
v0x27e07b0_0 .net *"_ivl_24", 0 0, L_0x27e67d0;  1 drivers
v0x27e0aa0_0 .net *"_ivl_26", 0 0, L_0x27e68e0;  1 drivers
v0x27e0b80_0 .net *"_ivl_28", 0 0, L_0x27e6760;  1 drivers
v0x27e0c60_0 .net *"_ivl_30", 0 0, L_0x27e69d0;  1 drivers
v0x27e0d40_0 .net *"_ivl_32", 0 0, L_0x27e6b70;  1 drivers
v0x27e0e20_0 .net *"_ivl_34", 0 0, L_0x27e6c30;  1 drivers
v0x27e0f00_0 .net *"_ivl_36", 0 0, L_0x27e6d40;  1 drivers
v0x27e0fe0_0 .net *"_ivl_38", 0 0, L_0x27e6e50;  1 drivers
v0x27e10c0_0 .net *"_ivl_4", 0 0, L_0x27e5c30;  1 drivers
v0x27e11a0_0 .net *"_ivl_40", 0 0, L_0x27e7010;  1 drivers
v0x27e1280_0 .net *"_ivl_42", 0 0, L_0x27e7080;  1 drivers
v0x27e1360_0 .net *"_ivl_44", 0 0, L_0x27e71b0;  1 drivers
v0x27e1440_0 .net *"_ivl_46", 0 0, L_0x27e72c0;  1 drivers
v0x27e1520_0 .net *"_ivl_48", 0 0, L_0x27e7400;  1 drivers
v0x27e1600_0 .net *"_ivl_50", 0 0, L_0x27e7510;  1 drivers
v0x27e16e0_0 .net *"_ivl_52", 0 0, L_0x27e76b0;  1 drivers
v0x27e17c0_0 .net *"_ivl_54", 0 0, L_0x27e77c0;  1 drivers
v0x27e18a0_0 .net *"_ivl_56", 0 0, L_0x27e7920;  1 drivers
v0x27e1980_0 .net *"_ivl_58", 0 0, L_0x27e7990;  1 drivers
v0x27e1a60_0 .net *"_ivl_6", 0 0, L_0x27e5db0;  1 drivers
v0x27e1b40_0 .net *"_ivl_60", 0 0, L_0x27e7ba0;  1 drivers
v0x27e1c20_0 .net *"_ivl_62", 0 0, L_0x27e7c60;  1 drivers
v0x27e1d00_0 .net *"_ivl_64", 0 0, L_0x27e7e30;  1 drivers
v0x27e1de0_0 .net *"_ivl_66", 0 0, L_0x27e7f40;  1 drivers
v0x27e1ec0_0 .net *"_ivl_68", 0 0, L_0x27e80d0;  1 drivers
v0x27e1fa0_0 .net *"_ivl_70", 0 0, L_0x27e8190;  1 drivers
v0x27e2080_0 .net *"_ivl_72", 0 0, L_0x27e8380;  1 drivers
v0x27e2160_0 .net *"_ivl_74", 0 0, L_0x27e8440;  1 drivers
v0x27e2240_0 .net *"_ivl_76", 0 0, L_0x27e8250;  1 drivers
v0x27e2320_0 .net *"_ivl_78", 0 0, L_0x27e82c0;  1 drivers
v0x27e2400_0 .net *"_ivl_8", 0 0, L_0x27e5ef0;  1 drivers
v0x27e24e0_0 .net *"_ivl_80", 0 0, L_0x27e86a0;  1 drivers
v0x27e25c0_0 .net *"_ivl_82", 0 0, L_0x27e8760;  1 drivers
v0x27e2ab0_0 .net *"_ivl_84", 0 0, L_0x27e8980;  1 drivers
v0x27e2b90_0 .net *"_ivl_86", 0 0, L_0x27e8a90;  1 drivers
v0x27e2c70_0 .net *"_ivl_88", 0 0, L_0x27e8c70;  1 drivers
v0x27e2d50_0 .net *"_ivl_90", 0 0, L_0x27e8ce0;  1 drivers
v0x27e2e30_0 .net *"_ivl_92", 0 0, L_0x27e8f70;  1 drivers
v0x27e2f10_0 .net *"_ivl_94", 0 0, L_0x27e9030;  1 drivers
v0x27e2ff0_0 .net *"_ivl_96", 0 0, L_0x27e92d0;  1 drivers
v0x27e30d0_0 .net *"_ivl_98", 0 0, L_0x27e9340;  1 drivers
v0x27e31b0_0 .net "a", 0 0, v0x27de020_0;  alias, 1 drivers
v0x27e3250_0 .net "b", 0 0, v0x27de0c0_0;  alias, 1 drivers
v0x27e3340_0 .net "c", 0 0, v0x27de160_0;  alias, 1 drivers
v0x27e3430_0 .net "d", 0 0, v0x27de2a0_0;  alias, 1 drivers
v0x27e3520_0 .net "out_pos", 0 0, L_0x27ec630;  alias, 1 drivers
v0x27e35e0_0 .net "out_sop", 0 0, L_0x27e9cf0;  alias, 1 drivers
S_0x27e3760 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x278d330;
 .timescale -12 -12;
E_0x27739f0 .event anyedge, v0x27e4550_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27e4550_0;
    %nor/r;
    %assign/vec4 v0x27e4550_0, 0;
    %wait E_0x27739f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27dd4f0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27de390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27de430_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x27dd4f0;
T_4 ;
    %wait E_0x278bb10;
    %load/vec4 v0x27de4d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27de390_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x27dd4f0;
T_5 ;
    %wait E_0x278b9b0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27de2a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27de160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27de0c0_0, 0;
    %assign/vec4 v0x27de020_0, 0;
    %wait E_0x278b9b0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27de2a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27de160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27de0c0_0, 0;
    %assign/vec4 v0x27de020_0, 0;
    %wait E_0x278b9b0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27de2a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27de160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27de0c0_0, 0;
    %assign/vec4 v0x27de020_0, 0;
    %wait E_0x278b9b0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27de2a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27de160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27de0c0_0, 0;
    %assign/vec4 v0x27de020_0, 0;
    %wait E_0x278b9b0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27de2a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27de160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27de0c0_0, 0;
    %assign/vec4 v0x27de020_0, 0;
    %wait E_0x278b9b0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27de2a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27de160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27de0c0_0, 0;
    %assign/vec4 v0x27de020_0, 0;
    %wait E_0x278b9b0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27de2a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27de160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27de0c0_0, 0;
    %assign/vec4 v0x27de020_0, 0;
    %wait E_0x278b9b0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27de2a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27de160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27de0c0_0, 0;
    %assign/vec4 v0x27de020_0, 0;
    %wait E_0x278b9b0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27de2a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27de160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27de0c0_0, 0;
    %assign/vec4 v0x27de020_0, 0;
    %wait E_0x278b9b0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27de2a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27de160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27de0c0_0, 0;
    %assign/vec4 v0x27de020_0, 0;
    %wait E_0x278b9b0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27de2a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27de160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27de0c0_0, 0;
    %assign/vec4 v0x27de020_0, 0;
    %wait E_0x278b9b0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x27de2a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27de160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27de0c0_0, 0;
    %assign/vec4 v0x27de020_0, 0;
    %wait E_0x278b9b0;
    %load/vec4 v0x27de390_0;
    %store/vec4 v0x27de430_0, 0, 1;
    %fork t_1, S_0x27dd820;
    %jmp t_0;
    .scope S_0x27dd820;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27dda60_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x27dda60_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x278b9b0;
    %load/vec4 v0x27dda60_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27de2a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27de160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27de0c0_0, 0;
    %assign/vec4 v0x27de020_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27dda60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x27dda60_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x27dd4f0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x278bb10;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x27de2a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27de160_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27de0c0_0, 0;
    %assign/vec4 v0x27de020_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x27de390_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x27de430_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x278d330;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e40f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e4550_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x278d330;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x27e40f0_0;
    %inv;
    %store/vec4 v0x27e40f0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x278d330;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27de200_0, v0x27e46c0_0, v0x27e3f10_0, v0x27e3fb0_0, v0x27e4050_0, v0x27e4190_0, v0x27e4410_0, v0x27e4370_0, v0x27e42d0_0, v0x27e4230_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x278d330;
T_9 ;
    %load/vec4 v0x27e44b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x27e44b0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27e44b0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x27e44b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x27e44b0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27e44b0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x27e44b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27e44b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27e44b0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27e44b0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x278d330;
T_10 ;
    %wait E_0x278bb10;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27e44b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e44b0_0, 4, 32;
    %load/vec4 v0x27e45f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x27e44b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e44b0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27e44b0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e44b0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x27e4410_0;
    %load/vec4 v0x27e4410_0;
    %load/vec4 v0x27e4370_0;
    %xor;
    %load/vec4 v0x27e4410_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x27e44b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e44b0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x27e44b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e44b0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x27e42d0_0;
    %load/vec4 v0x27e42d0_0;
    %load/vec4 v0x27e4230_0;
    %xor;
    %load/vec4 v0x27e42d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x27e44b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e44b0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x27e44b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e44b0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth1/human/ece241_2013_q2/iter0/response3/top_module.sv";
