<stg><name>conv1_Pipeline_RELU</name>


<trans_list>

<trans id="77" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %bw = alloca i32 1

]]></Node>
<StgValue><ssdm name="bw"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %tmp = read i32 @_ssdm_op_Read.ap_auto.float, i32 %empty

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:2 %tmp_370_read = read i7 @_ssdm_op_Read.ap_auto.i7, i7 %tmp_370

]]></Node>
<StgValue><ssdm name="tmp_370_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i8 0, i8 %bw

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.body8.i76

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body8.i76:0 %bw_4 = load i8 %bw

]]></Node>
<StgValue><ssdm name="bw_4"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.i76:2 %icmp_ln138 = icmp_eq  i8 %bw_4, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln138"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.i76:4 %br_ln138 = br i1 %icmp_ln138, void %for.body8.i76.split, void %load-store-loop.i82.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="8">
<![CDATA[
for.body8.i76.split:0 %empty_222 = trunc i8 %bw_4

]]></Node>
<StgValue><ssdm name="empty_222"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="14" op_0_bw="14" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.body8.i76.split:3 %tmp_s = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %tmp_370_read, i7 %empty_222

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="14">
<![CDATA[
for.body8.i76.split:4 %zext_ln141 = zext i14 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln141"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.i76.split:5 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %zext_ln141

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.i76.split:6 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %zext_ln141

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="14">
<![CDATA[
for.body8.i76.split:8 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="14">
<![CDATA[
for.body8.i76.split:9 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body8.i76:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.i76:3 %add_ln138 = add i8 %bw_4, i8 1

]]></Node>
<StgValue><ssdm name="add_ln138"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
for.body8.i76.split:7 %tmp_124 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %bw_4, i32 7

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="14">
<![CDATA[
for.body8.i76.split:8 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="14">
<![CDATA[
for.body8.i76.split:9 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3

]]></Node>
<StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body8.i76.split:10 %tmp_121 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5, i1 %tmp_124

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.i76.split:12 %br_ln141 = br i1 %tmp_124, void %arrayidx12412.i.case.0, void %arrayidx12412.i.case.1

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i79:0 %store_ln138 = store i8 %add_ln138, i8 %bw

]]></Node>
<StgValue><ssdm name="store_ln138"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i79:1 %br_ln138 = br void %for.body8.i76

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="35" st_id="3" stage="4" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.i76.split:11 %add15_i = fadd i32 %tmp_121, i32 %tmp

]]></Node>
<StgValue><ssdm name="add15_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="36" st_id="4" stage="3" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.i76.split:11 %add15_i = fadd i32 %tmp_121, i32 %tmp

]]></Node>
<StgValue><ssdm name="add15_i"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="37" st_id="5" stage="2" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.i76.split:11 %add15_i = fadd i32 %tmp_121, i32 %tmp

]]></Node>
<StgValue><ssdm name="add15_i"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="38" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body8.i76.split:1 %speclooptripcount_ln138 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln138"/></StgValue>
</operation>

<operation id="39" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body8.i76.split:2 %specloopname_ln138 = specloopname void @_ssdm_op_SpecLoopName, void @empty_36

]]></Node>
<StgValue><ssdm name="specloopname_ln138"/></StgValue>
</operation>

<operation id="40" st_id="6" stage="1" lat="4">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.i76.split:11 %add15_i = fadd i32 %tmp_121, i32 %tmp

]]></Node>
<StgValue><ssdm name="add15_i"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln138" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0">
<![CDATA[
load-store-loop.i82.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="41" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="0">
<![CDATA[
arrayidx12412.i.case.0:0 %store_ln141 = store i32 %add15_i, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="42" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_124" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12412.i.case.0:1 %br_ln141 = br void %arrayidx12412.i.exit

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="43" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="0">
<![CDATA[
arrayidx12412.i.case.1:0 %store_ln141 = store i32 %add15_i, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="44" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12412.i.case.1:1 %br_ln141 = br void %arrayidx12412.i.exit

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="45" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32">
<![CDATA[
arrayidx12412.i.exit:0 %bitcast_ln143 = bitcast i32 %add15_i

]]></Node>
<StgValue><ssdm name="bitcast_ln143"/></StgValue>
</operation>

<operation id="46" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
arrayidx12412.i.exit:1 %tmp_122 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143, i32 23, i32 30

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="47" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="23" op_0_bw="32">
<![CDATA[
arrayidx12412.i.exit:2 %trunc_ln143 = trunc i32 %bitcast_ln143

]]></Node>
<StgValue><ssdm name="trunc_ln143"/></StgValue>
</operation>

<operation id="48" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
arrayidx12412.i.exit:3 %icmp_ln143 = icmp_ne  i8 %tmp_122, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln143"/></StgValue>
</operation>

<operation id="49" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
arrayidx12412.i.exit:4 %icmp_ln143_2 = icmp_eq  i23 %trunc_ln143, i23 0

]]></Node>
<StgValue><ssdm name="icmp_ln143_2"/></StgValue>
</operation>

<operation id="50" st_id="7" stage="2" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx12412.i.exit:6 %tmp_123 = fcmp_olt  i32 %add15_i, i32 0

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="51" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx12412.i.exit:5 %or_ln143 = or i1 %icmp_ln143_2, i1 %icmp_ln143

]]></Node>
<StgValue><ssdm name="or_ln143"/></StgValue>
</operation>

<operation id="52" st_id="8" stage="1" lat="2">
<core>FCompare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx12412.i.exit:6 %tmp_123 = fcmp_olt  i32 %add15_i, i32 0

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="53" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
arrayidx12412.i.exit:7 %and_ln143 = and i1 %or_ln143, i1 %tmp_123

]]></Node>
<StgValue><ssdm name="and_ln143"/></StgValue>
</operation>

<operation id="54" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayidx12412.i.exit:8 %br_ln143 = br i1 %and_ln143, void %for.inc.i79, void %if.then.i

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="55" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then.i:0 %br_ln144 = br i1 %tmp_124, void %arrayidx12412.i.case.0992, void %arrayidx12412.i.case.1993

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="56" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_124" val="0"/>
<literal name="and_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx12412.i.case.0992:0 %store_ln144 = store i32 0, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="57" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_124" val="0"/>
<literal name="and_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12412.i.case.0992:1 %br_ln144 = br void %arrayidx12412.i.exit991

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="58" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
<literal name="and_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx12412.i.case.1993:0 %store_ln144 = store i32 0, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="59" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_124" val="1"/>
<literal name="and_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12412.i.case.1993:1 %br_ln144 = br void %arrayidx12412.i.exit991

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
arrayidx12412.i.exit991:0 %br_ln145 = br void %for.inc.i79

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="86" name="tmp_370" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="tmp_370"/></StgValue>
</port>
<port id="87" name="empty" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="empty"/></StgValue>
</port>
<port id="88" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="89" name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="conv1_float_255_255_float_1_9_9_float_float_255_255_ou"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="91" from="StgValue_90" to="bw" fromId="90" toId="11">
</dataflow>
<dataflow id="93" from="_ssdm_op_Read.ap_auto.float" to="tmp" fromId="92" toId="12">
</dataflow>
<dataflow id="94" from="empty" to="tmp" fromId="87" toId="12">
</dataflow>
<dataflow id="96" from="_ssdm_op_Read.ap_auto.i7" to="tmp_370_read" fromId="95" toId="13">
</dataflow>
<dataflow id="97" from="tmp_370" to="tmp_370_read" fromId="86" toId="13">
</dataflow>
<dataflow id="99" from="StgValue_98" to="store_ln0" fromId="98" toId="14">
</dataflow>
<dataflow id="100" from="bw" to="store_ln0" fromId="11" toId="14">
</dataflow>
<dataflow id="101" from="bw" to="bw_4" fromId="11" toId="16">
</dataflow>
<dataflow id="102" from="bw_4" to="icmp_ln138" fromId="16" toId="17">
</dataflow>
<dataflow id="104" from="StgValue_103" to="icmp_ln138" fromId="103" toId="17">
</dataflow>
<dataflow id="105" from="icmp_ln138" to="br_ln138" fromId="17" toId="18">
</dataflow>
<dataflow id="106" from="bw_4" to="empty_222" fromId="16" toId="19">
</dataflow>
<dataflow id="108" from="_ssdm_op_BitConcatenate.i14.i7.i7" to="tmp_s" fromId="107" toId="20">
</dataflow>
<dataflow id="109" from="tmp_370_read" to="tmp_s" fromId="13" toId="20">
</dataflow>
<dataflow id="110" from="empty_222" to="tmp_s" fromId="19" toId="20">
</dataflow>
<dataflow id="111" from="tmp_s" to="zext_ln141" fromId="20" toId="21">
</dataflow>
<dataflow id="112" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2" fromId="88" toId="22">
</dataflow>
<dataflow id="114" from="StgValue_113" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2" fromId="113" toId="22">
</dataflow>
<dataflow id="115" from="zext_ln141" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2" fromId="21" toId="22">
</dataflow>
<dataflow id="116" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3" fromId="89" toId="23">
</dataflow>
<dataflow id="117" from="StgValue_113" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3" fromId="113" toId="23">
</dataflow>
<dataflow id="118" from="zext_ln141" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3" fromId="21" toId="23">
</dataflow>
<dataflow id="119" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4" fromId="22" toId="24">
</dataflow>
<dataflow id="120" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5" fromId="23" toId="25">
</dataflow>
<dataflow id="122" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="121" toId="26">
</dataflow>
<dataflow id="124" from="StgValue_123" to="specpipeline_ln0" fromId="123" toId="26">
</dataflow>
<dataflow id="126" from="StgValue_125" to="specpipeline_ln0" fromId="125" toId="26">
</dataflow>
<dataflow id="127" from="StgValue_90" to="specpipeline_ln0" fromId="90" toId="26">
</dataflow>
<dataflow id="128" from="StgValue_125" to="specpipeline_ln0" fromId="125" toId="26">
</dataflow>
<dataflow id="130" from="p_str" to="specpipeline_ln0" fromId="129" toId="26">
</dataflow>
<dataflow id="131" from="bw_4" to="add_ln138" fromId="16" toId="27">
</dataflow>
<dataflow id="133" from="StgValue_132" to="add_ln138" fromId="132" toId="27">
</dataflow>
<dataflow id="135" from="_ssdm_op_BitSelect.i1.i8.i32" to="tmp_124" fromId="134" toId="28">
</dataflow>
<dataflow id="136" from="bw_4" to="tmp_124" fromId="16" toId="28">
</dataflow>
<dataflow id="138" from="StgValue_137" to="tmp_124" fromId="137" toId="28">
</dataflow>
<dataflow id="139" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4" fromId="22" toId="29">
</dataflow>
<dataflow id="140" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3" to="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5" fromId="23" toId="30">
</dataflow>
<dataflow id="142" from="_ssdm_op_Mux.ap_auto.2f32.i1" to="tmp_121" fromId="141" toId="31">
</dataflow>
<dataflow id="143" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_4" to="tmp_121" fromId="29" toId="31">
</dataflow>
<dataflow id="144" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_5" to="tmp_121" fromId="30" toId="31">
</dataflow>
<dataflow id="145" from="tmp_124" to="tmp_121" fromId="28" toId="31">
</dataflow>
<dataflow id="146" from="tmp_124" to="br_ln141" fromId="28" toId="32">
</dataflow>
<dataflow id="147" from="add_ln138" to="store_ln138" fromId="27" toId="33">
</dataflow>
<dataflow id="148" from="bw" to="store_ln138" fromId="11" toId="33">
</dataflow>
<dataflow id="149" from="tmp_121" to="add15_i" fromId="31" toId="35">
</dataflow>
<dataflow id="150" from="tmp" to="add15_i" fromId="12" toId="35">
</dataflow>
<dataflow id="151" from="tmp_121" to="add15_i" fromId="31" toId="36">
</dataflow>
<dataflow id="152" from="tmp" to="add15_i" fromId="12" toId="36">
</dataflow>
<dataflow id="153" from="tmp_121" to="add15_i" fromId="31" toId="37">
</dataflow>
<dataflow id="154" from="tmp" to="add15_i" fromId="12" toId="37">
</dataflow>
<dataflow id="156" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln138" fromId="155" toId="38">
</dataflow>
<dataflow id="158" from="StgValue_157" to="speclooptripcount_ln138" fromId="157" toId="38">
</dataflow>
<dataflow id="159" from="StgValue_157" to="speclooptripcount_ln138" fromId="157" toId="38">
</dataflow>
<dataflow id="160" from="StgValue_157" to="speclooptripcount_ln138" fromId="157" toId="38">
</dataflow>
<dataflow id="162" from="_ssdm_op_SpecLoopName" to="specloopname_ln138" fromId="161" toId="39">
</dataflow>
<dataflow id="164" from="empty_36" to="specloopname_ln138" fromId="163" toId="39">
</dataflow>
<dataflow id="165" from="tmp_121" to="add15_i" fromId="31" toId="40">
</dataflow>
<dataflow id="166" from="tmp" to="add15_i" fromId="12" toId="40">
</dataflow>
<dataflow id="167" from="add15_i" to="store_ln141" fromId="40" toId="41">
</dataflow>
<dataflow id="168" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2" to="store_ln141" fromId="22" toId="41">
</dataflow>
<dataflow id="169" from="add15_i" to="store_ln141" fromId="40" toId="43">
</dataflow>
<dataflow id="170" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3" to="store_ln141" fromId="23" toId="43">
</dataflow>
<dataflow id="171" from="add15_i" to="bitcast_ln143" fromId="40" toId="45">
</dataflow>
<dataflow id="173" from="_ssdm_op_PartSelect.i8.i32.i32.i32" to="tmp_122" fromId="172" toId="46">
</dataflow>
<dataflow id="174" from="bitcast_ln143" to="tmp_122" fromId="45" toId="46">
</dataflow>
<dataflow id="176" from="StgValue_175" to="tmp_122" fromId="175" toId="46">
</dataflow>
<dataflow id="178" from="StgValue_177" to="tmp_122" fromId="177" toId="46">
</dataflow>
<dataflow id="179" from="bitcast_ln143" to="trunc_ln143" fromId="45" toId="47">
</dataflow>
<dataflow id="180" from="tmp_122" to="icmp_ln143" fromId="46" toId="48">
</dataflow>
<dataflow id="181" from="StgValue_103" to="icmp_ln143" fromId="103" toId="48">
</dataflow>
<dataflow id="182" from="trunc_ln143" to="icmp_ln143_2" fromId="47" toId="49">
</dataflow>
<dataflow id="184" from="StgValue_183" to="icmp_ln143_2" fromId="183" toId="49">
</dataflow>
<dataflow id="185" from="add15_i" to="tmp_123" fromId="40" toId="50">
</dataflow>
<dataflow id="187" from="StgValue_186" to="tmp_123" fromId="186" toId="50">
</dataflow>
<dataflow id="188" from="icmp_ln143_2" to="or_ln143" fromId="49" toId="51">
</dataflow>
<dataflow id="189" from="icmp_ln143" to="or_ln143" fromId="48" toId="51">
</dataflow>
<dataflow id="190" from="add15_i" to="tmp_123" fromId="40" toId="52">
</dataflow>
<dataflow id="191" from="StgValue_186" to="tmp_123" fromId="186" toId="52">
</dataflow>
<dataflow id="192" from="or_ln143" to="and_ln143" fromId="51" toId="53">
</dataflow>
<dataflow id="193" from="tmp_123" to="and_ln143" fromId="52" toId="53">
</dataflow>
<dataflow id="194" from="and_ln143" to="br_ln143" fromId="53" toId="54">
</dataflow>
<dataflow id="195" from="tmp_124" to="br_ln144" fromId="28" toId="55">
</dataflow>
<dataflow id="196" from="StgValue_186" to="store_ln144" fromId="186" toId="56">
</dataflow>
<dataflow id="197" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_2" to="store_ln144" fromId="22" toId="56">
</dataflow>
<dataflow id="198" from="StgValue_186" to="store_ln144" fromId="186" toId="58">
</dataflow>
<dataflow id="199" from="conv1_float_255_255_float_1_9_9_float_float_255_255_ou_3" to="store_ln144" fromId="23" toId="58">
</dataflow>
<dataflow id="200" from="icmp_ln138" to="StgValue_2" fromId="17" toId="2">
</dataflow>
<dataflow id="201" from="icmp_ln138" to="StgValue_3" fromId="17" toId="3">
</dataflow>
<dataflow id="202" from="tmp_124" to="StgValue_8" fromId="28" toId="8">
</dataflow>
<dataflow id="203" from="and_ln143" to="StgValue_9" fromId="53" toId="9">
</dataflow>
<dataflow id="204" from="tmp_124" to="StgValue_9" fromId="28" toId="9">
</dataflow>
<dataflow id="205" from="icmp_ln138" to="StgValue_7" fromId="17" toId="7">
</dataflow>
</dataflows>


</stg>
