# compile verilog/system verilog design source files
verilog xil_defaultlib  "lab3_4_sim_time_impl.v"
verilog xil_defaultlib  "../../../../lab3_4.srcs/sim_1/new/lab3_4_sim.v"

# Do not sort compile order
nosort
