library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity dt_flipflop is
port(
  clk: in std_logic;
  rstb: in std_logic;
  d: in std_logic;
  t: in std_logic;
  q: out std_logic
);
end entity;

architecture behavioral of dt_flipflop is
