module top_module(
    input [31:0] a,
    input [31:0] b,
    input sub,
    output [31:0] sum
);
    wire cout,cout2;
    reg [31:0] in2;
    always @(sub)
        begin
            case (sub)
                0: in2[31:0]=b[31:0];
                1: in2[31:0]=~b[31:0];    
            endcase
        end
    add16 mod1(a[15:0], in2[15:0],sub,sum[15:0],cout);
    add16 mod2(a[31:16], in2[31:16],cout,sum[31:16],cout2);
    
    
endmodule
