From 47f099d7c7c31712f756bc3a7eea820de339a479 Mon Sep 17 00:00:00 2001
From: Luc Verhaegen <libv@codethink.co.uk>
Date: Fri, 26 Oct 2012 15:19:09 +0200
Subject: [PATCH 847/944] video:sunxi:disp: unify disp_display.c

Signed-off-by: Luc Verhaegen <libv@codethink.co.uk>
---
 .../sunxi/disp/de_bsp_sun4i/de/disp_display.c      | 39 ++++++++++++----
 .../sunxi/disp/de_bsp_sun5i/de/disp_display.c      | 53 +++++++++++++++-------
 2 files changed, 65 insertions(+), 27 deletions(-)

diff --git a/drivers/video/sunxi/disp/de_bsp_sun4i/de/disp_display.c b/drivers/video/sunxi/disp/de_bsp_sun4i/de/disp_display.c
index bf67bf2..ba411e2 100644
--- a/drivers/video/sunxi/disp/de_bsp_sun4i/de/disp_display.c
+++ b/drivers/video/sunxi/disp/de_bsp_sun4i/de/disp_display.c
@@ -69,14 +69,16 @@ __s32 BSP_disp_init(__disp_bsp_init_para * para)
     memset(g_video,0,sizeof(g_video));
 
     DE_Set_Reg_Base(0, para->base_image0);
-    DE_Set_Reg_Base(1, para->base_image1);
     DE_SCAL_Set_Reg_Base(0, para->base_scaler0);
-    DE_SCAL_Set_Reg_Base(1, para->base_scaler1);
     LCDC_set_reg_base(0,para->base_lcdc0);
-    LCDC_set_reg_base(1,para->base_lcdc1);
     TVE_set_reg_base(0, para->base_tvec0);
+
+#ifdef CONFIG_ARCH_SUN4I
+    DE_Set_Reg_Base(1, para->base_image1);
+    DE_SCAL_Set_Reg_Base(1, para->base_scaler1);
+    LCDC_set_reg_base(1,para->base_lcdc1);
     TVE_set_reg_base(1, para->base_tvec1);
-#ifdef CONFIG_ARCH_SUN5I
+#else
     DE_IEP_Set_Reg_Base(0, para->base_iep);
 #endif
 
@@ -87,13 +89,17 @@ __s32 BSP_disp_init(__disp_bsp_init_para * para)
 	disp_pll_init();
 
     Scaler_Init(0);
-    Scaler_Init(1);
     Image_init(0);
-    Image_init(1);
     Disp_lcdc_init(0);
-    Disp_lcdc_init(1);
     Disp_TVEC_Init(0);
+
+#ifdef CONFIG_ARCH_SUN4I
+    Scaler_Init(1);
+    Image_init(1);
+    Disp_lcdc_init(1);
     Disp_TVEC_Init(1);
+#endif
+
     Display_Hdmi_Init();
 
 #ifdef CONFIG_ARCH_SUN5I
@@ -110,14 +116,19 @@ __s32 BSP_disp_exit(__u32 mode)
         BSP_disp_close();
 
         Scaler_Exit(0);
-        Scaler_Exit(1);
         Image_exit(0);
-        Image_exit(1);
         Disp_lcdc_exit(0);
-        Disp_lcdc_exit(1);
         Disp_TVEC_Exit(0);
+
+#ifdef CONFIG_ARCH_SUN4I
+        Scaler_Exit(1);
+        Image_exit(1);
+        Disp_lcdc_exit(1);
         Disp_TVEC_Exit(1);
+#endif
+
         Display_Hdmi_Exit();
+
 #ifdef CONFIG_ARCH_SUN5I
         Disp_iep_exit(0);
 #endif
@@ -127,14 +138,18 @@ __s32 BSP_disp_exit(__u32 mode)
         OSAL_InterruptDisable(INTC_IRQNO_LCDC0);
         OSAL_UnRegISR(INTC_IRQNO_LCDC0,Disp_lcdc_event_proc,(void*)0);
 
+#ifdef CONFIG_ARCH_SUN4I
         OSAL_InterruptDisable(INTC_IRQNO_LCDC1);
         OSAL_UnRegISR(INTC_IRQNO_LCDC1,Disp_lcdc_event_proc,(void*)0);
+#endif
 
         OSAL_InterruptDisable(INTC_IRQNO_SCALER0);
         OSAL_UnRegISR(INTC_IRQNO_SCALER0,Scaler_event_proc,(void*)0);
 
+#ifdef CONFIG_ARCH_SUN4I
         OSAL_InterruptDisable(INTC_IRQNO_SCALER1);
         OSAL_UnRegISR(INTC_IRQNO_SCALER1,Scaler_event_proc,(void*)0);
+#endif
     }
 
     return DIS_SUCCESS;
@@ -236,7 +251,11 @@ __s32 BSP_disp_print_reg(__bool b_force_on, __u32 id)
 
         case DISP_REG_CCMU:
             base = gdisp.init_para.base_ccmu;
+#ifdef CONFIG_ARCH_SUN4I
             size = 0x158;
+#else
+	    size = 0x164;
+#endif
             sprintf(str, "ccmu:\n");
             break;
 
diff --git a/drivers/video/sunxi/disp/de_bsp_sun5i/de/disp_display.c b/drivers/video/sunxi/disp/de_bsp_sun5i/de/disp_display.c
index e51a778..f15b3f7 100644
--- a/drivers/video/sunxi/disp/de_bsp_sun5i/de/disp_display.c
+++ b/drivers/video/sunxi/disp/de_bsp_sun5i/de/disp_display.c
@@ -69,14 +69,16 @@ __s32 BSP_disp_init(__disp_bsp_init_para * para)
     memset(g_video,0,sizeof(g_video));
 
     DE_Set_Reg_Base(0, para->base_image0);
-    //DE_Set_Reg_Base(1, para->base_image1);
     DE_SCAL_Set_Reg_Base(0, para->base_scaler0);
-    //DE_SCAL_Set_Reg_Base(1, para->base_scaler1);
     LCDC_set_reg_base(0,para->base_lcdc0);
-    //LCDC_set_reg_base(1,para->base_lcdc1);
     TVE_set_reg_base(0, para->base_tvec0);
-    //TVE_set_reg_base(1, para->base_tvec1);
-#ifdef CONFIG_ARCH_SUN5I
+
+#ifdef CONFIG_ARCH_SUN4I
+    DE_Set_Reg_Base(1, para->base_image1);
+    DE_SCAL_Set_Reg_Base(1, para->base_scaler1);
+    LCDC_set_reg_base(1,para->base_lcdc1);
+    TVE_set_reg_base(1, para->base_tvec1);
+#else
     DE_IEP_Set_Reg_Base(0, para->base_iep);
 #endif
 
@@ -87,13 +89,17 @@ __s32 BSP_disp_init(__disp_bsp_init_para * para)
 	disp_pll_init();
 
     Scaler_Init(0);
-    //Scaler_Init(1);
     Image_init(0);
-    //Image_init(1);
     Disp_lcdc_init(0);
-    //Disp_lcdc_init(1);
     Disp_TVEC_Init(0);
-    //Disp_TVEC_Init(1);
+
+#ifdef CONFIG_ARCH_SUN4I
+    Scaler_Init(1);
+    Image_init(1);
+    Disp_lcdc_init(1);
+    Disp_TVEC_Init(1);
+#endif
+
     Display_Hdmi_Init();
 
 #ifdef CONFIG_ARCH_SUN5I
@@ -110,14 +116,19 @@ __s32 BSP_disp_exit(__u32 mode)
         BSP_disp_close();
 
         Scaler_Exit(0);
-        //Scaler_Exit(1);
         Image_exit(0);
-        //Image_exit(1);
         Disp_lcdc_exit(0);
-        //Disp_lcdc_exit(1);
         Disp_TVEC_Exit(0);
-        //Disp_TVEC_Exit(1);
+
+#ifdef CONFIG_ARCH_SUN4I
+        Scaler_Exit(1);
+        Image_exit(1);
+        Disp_lcdc_exit(1);
+        Disp_TVEC_Exit(1);
+#endif
+
         Display_Hdmi_Exit();
+
 #ifdef CONFIG_ARCH_SUN5I
         Disp_iep_exit(0);
 #endif
@@ -127,14 +138,18 @@ __s32 BSP_disp_exit(__u32 mode)
         OSAL_InterruptDisable(INTC_IRQNO_LCDC0);
         OSAL_UnRegISR(INTC_IRQNO_LCDC0,Disp_lcdc_event_proc,(void*)0);
 
-        //OSAL_InterruptDisable(INTC_IRQNO_LCDC1);
-        //OSAL_UnRegISR(INTC_IRQNO_LCDC1,Disp_lcdc_event_proc,(void*)0);
+#ifdef CONFIG_ARCH_SUN4I
+        OSAL_InterruptDisable(INTC_IRQNO_LCDC1);
+        OSAL_UnRegISR(INTC_IRQNO_LCDC1,Disp_lcdc_event_proc,(void*)0);
+#endif
 
         OSAL_InterruptDisable(INTC_IRQNO_SCALER0);
         OSAL_UnRegISR(INTC_IRQNO_SCALER0,Scaler_event_proc,(void*)0);
 
-        //OSAL_InterruptDisable(INTC_IRQNO_SCALER1);
-        //OSAL_UnRegISR(INTC_IRQNO_SCALER1,Scaler_event_proc,(void*)0);
+#ifdef CONFIG_ARCH_SUN4I
+        OSAL_InterruptDisable(INTC_IRQNO_SCALER1);
+        OSAL_UnRegISR(INTC_IRQNO_SCALER1,Scaler_event_proc,(void*)0);
+#endif
     }
 
     return DIS_SUCCESS;
@@ -236,7 +251,11 @@ __s32 BSP_disp_print_reg(__bool b_force_on, __u32 id)
 
         case DISP_REG_CCMU:
             base = gdisp.init_para.base_ccmu;
+#ifdef CONFIG_ARCH_SUN4I
+	    size = 0x158;
+#else
             size = 0x164;
+#endif
             sprintf(str, "ccmu:\n");
             break;
 
-- 
1.8.0

