Analysis & Synthesis report for A_ESTF
Sat Oct 31 19:41:53 2020
Quartus Prime Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |A_ESTF|Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state
 12. State Machine - |A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_state
 13. State Machine - |A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|stateMachine_state
 14. State Machine - |A_ESTF|Briey:briey_inst|Axi4SharedToApb3Bridge:axi_apbBridge|phase
 15. State Machine - |A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_rsp_m2sPipe_rData_task
 16. State Machine - |A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_state
 17. Registers Protected by Synthesis
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Registers Packed Into Inferred Megafunctions
 23. Multiplexer Restructuring Statistics (Restructuring Performed)
 24. Source assignments for Briey:briey_inst|VexRiscv:axi_core_cpu
 25. Source assignments for Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache
 26. Source assignments for Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|altsyncram:logic_ram_rtl_0|altsyncram_mpg1:auto_generated
 27. Source assignments for Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated
 28. Source assignments for Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated
 29. Source assignments for Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0|altsyncram_02e1:auto_generated
 30. Source assignments for Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_glj1:auto_generated
 31. Source assignments for Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_hlj1:auto_generated
 32. Source assignments for Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_ilj1:auto_generated
 33. Source assignments for Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_jlj1:auto_generated
 34. Source assignments for Briey:briey_inst|VexRiscv:axi_core_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_esg1:auto_generated
 35. Source assignments for Briey:briey_inst|VexRiscv:axi_core_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_esg1:auto_generated
 36. Source assignments for Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0|altsyncram_qvc1:auto_generated
 37. Source assignments for Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_6vd1:auto_generated
 38. Source assignments for Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_6vd1:auto_generated
 39. Source assignments for Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_6vd1:auto_generated
 40. Source assignments for Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_6vd1:auto_generated
 41. Source assignments for Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|altsyncram:logic_ram_rtl_0|altsyncram_mpg1:auto_generated
 42. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 43. Parameter Settings for Inferred Entity Instance: Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|altsyncram:logic_ram_rtl_0
 44. Parameter Settings for Inferred Entity Instance: Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0
 45. Parameter Settings for Inferred Entity Instance: Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0
 46. Parameter Settings for Inferred Entity Instance: Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0
 47. Parameter Settings for Inferred Entity Instance: Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol0_rtl_0
 48. Parameter Settings for Inferred Entity Instance: Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol1_rtl_0
 49. Parameter Settings for Inferred Entity Instance: Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol2_rtl_0
 50. Parameter Settings for Inferred Entity Instance: Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol3_rtl_0
 51. Parameter Settings for Inferred Entity Instance: Briey:briey_inst|VexRiscv:axi_core_cpu|altsyncram:RegFilePlugin_regFile_rtl_0
 52. Parameter Settings for Inferred Entity Instance: Briey:briey_inst|VexRiscv:axi_core_cpu|altsyncram:RegFilePlugin_regFile_rtl_1
 53. Parameter Settings for Inferred Entity Instance: Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0
 54. Parameter Settings for Inferred Entity Instance: Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol3_rtl_0
 55. Parameter Settings for Inferred Entity Instance: Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol2_rtl_0
 56. Parameter Settings for Inferred Entity Instance: Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol1_rtl_0
 57. Parameter Settings for Inferred Entity Instance: Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol0_rtl_0
 58. Parameter Settings for Inferred Entity Instance: Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|altsyncram:logic_ram_rtl_0
 59. Parameter Settings for Inferred Entity Instance: Briey:briey_inst|VexRiscv:axi_core_cpu|lpm_mult:Mult3
 60. Parameter Settings for Inferred Entity Instance: Briey:briey_inst|VexRiscv:axi_core_cpu|lpm_mult:Mult1
 61. Parameter Settings for Inferred Entity Instance: Briey:briey_inst|VexRiscv:axi_core_cpu|lpm_mult:Mult0
 62. Parameter Settings for Inferred Entity Instance: Briey:briey_inst|VexRiscv:axi_core_cpu|lpm_mult:Mult2
 63. altpll Parameter Settings by Entity Instance
 64. altsyncram Parameter Settings by Entity Instance
 65. lpm_mult Parameter Settings by Entity Instance
 66. Port Connectivity Checks: "Briey:briey_inst|Apb3Router:apb3Router_1_"
 67. Port Connectivity Checks: "Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo"
 68. Port Connectivity Checks: "Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter|StreamFork_2_:streamFork_4_"
 69. Port Connectivity Checks: "Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter|StreamArbiter_2_:cmdArbiter"
 70. Port Connectivity Checks: "Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter"
 71. Port Connectivity Checks: "Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo"
 72. Port Connectivity Checks: "Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamFork_1_:streamFork_4_"
 73. Port Connectivity Checks: "Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamArbiter_1_:cmdArbiter"
 74. Port Connectivity Checks: "Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter"
 75. Port Connectivity Checks: "Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo"
 76. Port Connectivity Checks: "Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter|StreamFork:streamFork_4_"
 77. Port Connectivity Checks: "Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter|StreamArbiter:cmdArbiter"
 78. Port Connectivity Checks: "Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter"
 79. Port Connectivity Checks: "Briey:briey_inst|Axi4ReadOnlyDecoder_1_:axi_vgaCtrl_io_axi_decoder|Axi4ReadOnlyErrorSlave_1_:errorSlave"
 80. Port Connectivity Checks: "Briey:briey_inst|Axi4ReadOnlyDecoder_1_:axi_vgaCtrl_io_axi_decoder"
 81. Port Connectivity Checks: "Briey:briey_inst|Axi4SharedDecoder:axi4SharedDecoder_1_|Axi4SharedErrorSlave:errorSlave"
 82. Port Connectivity Checks: "Briey:briey_inst|Axi4SharedDecoder:axi4SharedDecoder_1_"
 83. Port Connectivity Checks: "Briey:briey_inst|Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_2_|Axi4ReadOnlyErrorSlave:errorSlave"
 84. Port Connectivity Checks: "Briey:briey_inst|Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_2_"
 85. Port Connectivity Checks: "Briey:briey_inst|SystemDebugger:systemDebugger_1_"
 86. Port Connectivity Checks: "Briey:briey_inst|StreamFork_3_:streamFork_4_"
 87. Port Connectivity Checks: "Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_"
 88. Port Connectivity Checks: "Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache"
 89. Port Connectivity Checks: "Briey:briey_inst|VexRiscv:axi_core_cpu"
 90. Port Connectivity Checks: "Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|PulseCCByToggle:pulseCCByToggle_1_|BufferCC:inArea_target_buffercc"
 91. Port Connectivity Checks: "Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc"
 92. Port Connectivity Checks: "Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc"
 93. Port Connectivity Checks: "Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo"
 94. Port Connectivity Checks: "Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy"
 95. Port Connectivity Checks: "Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy"
 96. Port Connectivity Checks: "Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|BufferCC:io_rxd_buffercc"
 97. Port Connectivity Checks: "Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx"
 98. Port Connectivity Checks: "Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx"
 99. Port Connectivity Checks: "Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl"
100. Port Connectivity Checks: "Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl"
101. Port Connectivity Checks: "Briey:briey_inst|Apb3Gpio:axi_gpioACtrl"
102. Port Connectivity Checks: "Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|StreamFifoLowLatency:chip_backupIn_fifo"
103. Port Connectivity Checks: "Briey:briey_inst"
104. Port Connectivity Checks: "pll:pll_inst"
105. Post-Synthesis Netlist Statistics for Top Partition
106. Elapsed Time Per Partition
107. Analysis & Synthesis Messages
108. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Oct 31 19:41:53 2020           ;
; Quartus Prime Version              ; 16.1.2 Build 203 01/18/2017 SJ Standard Edition ;
; Revision Name                      ; A_ESTF                                          ;
; Top-level Entity Name              ; A_ESTF                                          ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 6,115                                           ;
;     Total combinational functions  ; 4,470                                           ;
;     Dedicated logic registers      ; 3,257                                           ;
; Total registers                    ; 3257                                            ;
; Total pins                         ; 155                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 106,752                                         ;
; Embedded Multiplier 9-bit elements ; 8                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE15F17C8       ;                    ;
; Top-level entity name                                                      ; A_ESTF             ; A_ESTF             ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Type of Retiming Performed During Resynthesis                              ; Full               ;                    ;
; Resynthesis Optimization Effort                                            ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                                   ; Normal             ;                    ;
; Use Generated Physical Constraints File                                    ; On                 ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
;     Processor 5            ;   0.2%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.1%      ;
;     Processor 9            ;   0.1%      ;
;     Processors 10-16       ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                      ;
+-----------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                    ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                      ; Library ;
+-----------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------+---------+
; src/Briey.v                                         ; yes             ; User Verilog HDL File                                 ; /home/romu4/Source/soc/A-ESTF/src/Briey.v                                         ;         ;
; src/A-ESTF.v                                        ; yes             ; User Verilog HDL File                                 ; /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v                                        ;         ;
; pll/pll.v                                           ; yes             ; User Wizard-Generated File                            ; /home/romu4/Source/soc/A-ESTF/pll/pll.v                                           ;         ;
; src/Briey.v_toplevel_axi_ram_ram_symbol3.bin        ; yes             ; Auto-Found Unspecified File                           ; /home/romu4/Source/soc/A-ESTF/src/Briey.v_toplevel_axi_ram_ram_symbol3.bin        ;         ;
; src/Briey.v_toplevel_axi_ram_ram_symbol2.bin        ; yes             ; Auto-Found Unspecified File                           ; /home/romu4/Source/soc/A-ESTF/src/Briey.v_toplevel_axi_ram_ram_symbol2.bin        ;         ;
; src/Briey.v_toplevel_axi_ram_ram_symbol1.bin        ; yes             ; Auto-Found Unspecified File                           ; /home/romu4/Source/soc/A-ESTF/src/Briey.v_toplevel_axi_ram_ram_symbol1.bin        ;         ;
; src/Briey.v_toplevel_axi_ram_ram_symbol0.bin        ; yes             ; Auto-Found Unspecified File                           ; /home/romu4/Source/soc/A-ESTF/src/Briey.v_toplevel_axi_ram_ram_symbol0.bin        ;         ;
; altpll.tdf                                          ; yes             ; Megafunction                                          ; /opt/quartus/quartus/libraries/megafunctions/altpll.tdf                           ;         ;
; aglobal161.inc                                      ; yes             ; Megafunction                                          ; /opt/quartus/quartus/libraries/megafunctions/aglobal161.inc                       ;         ;
; stratix_pll.inc                                     ; yes             ; Megafunction                                          ; /opt/quartus/quartus/libraries/megafunctions/stratix_pll.inc                      ;         ;
; stratixii_pll.inc                                   ; yes             ; Megafunction                                          ; /opt/quartus/quartus/libraries/megafunctions/stratixii_pll.inc                    ;         ;
; cycloneii_pll.inc                                   ; yes             ; Megafunction                                          ; /opt/quartus/quartus/libraries/megafunctions/cycloneii_pll.inc                    ;         ;
; db/pll_altpll.v                                     ; yes             ; Auto-Generated Megafunction                           ; /home/romu4/Source/soc/A-ESTF/db/pll_altpll.v                                     ;         ;
; altsyncram.tdf                                      ; yes             ; Megafunction                                          ; /opt/quartus/quartus/libraries/megafunctions/altsyncram.tdf                       ;         ;
; stratix_ram_block.inc                               ; yes             ; Megafunction                                          ; /opt/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc                ;         ;
; lpm_mux.inc                                         ; yes             ; Megafunction                                          ; /opt/quartus/quartus/libraries/megafunctions/lpm_mux.inc                          ;         ;
; lpm_decode.inc                                      ; yes             ; Megafunction                                          ; /opt/quartus/quartus/libraries/megafunctions/lpm_decode.inc                       ;         ;
; a_rdenreg.inc                                       ; yes             ; Megafunction                                          ; /opt/quartus/quartus/libraries/megafunctions/a_rdenreg.inc                        ;         ;
; altrom.inc                                          ; yes             ; Megafunction                                          ; /opt/quartus/quartus/libraries/megafunctions/altrom.inc                           ;         ;
; altram.inc                                          ; yes             ; Megafunction                                          ; /opt/quartus/quartus/libraries/megafunctions/altram.inc                           ;         ;
; altdpram.inc                                        ; yes             ; Megafunction                                          ; /opt/quartus/quartus/libraries/megafunctions/altdpram.inc                         ;         ;
; db/altsyncram_mpg1.tdf                              ; yes             ; Auto-Generated Megafunction                           ; /home/romu4/Source/soc/A-ESTF/db/altsyncram_mpg1.tdf                              ;         ;
; db/altsyncram_isd1.tdf                              ; yes             ; Auto-Generated Megafunction                           ; /home/romu4/Source/soc/A-ESTF/db/altsyncram_isd1.tdf                              ;         ;
; db/altsyncram_02e1.tdf                              ; yes             ; Auto-Generated Megafunction                           ; /home/romu4/Source/soc/A-ESTF/db/altsyncram_02e1.tdf                              ;         ;
; db/altsyncram_glj1.tdf                              ; yes             ; Auto-Generated Megafunction                           ; /home/romu4/Source/soc/A-ESTF/db/altsyncram_glj1.tdf                              ;         ;
; db/A_ESTF.ram0_Axi4SharedOnChipRam_b806f7b6.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/romu4/Source/soc/A-ESTF/db/A_ESTF.ram0_Axi4SharedOnChipRam_b806f7b6.hdl.mif ;         ;
; db/altsyncram_hlj1.tdf                              ; yes             ; Auto-Generated Megafunction                           ; /home/romu4/Source/soc/A-ESTF/db/altsyncram_hlj1.tdf                              ;         ;
; db/A_ESTF.ram1_Axi4SharedOnChipRam_b806f7b6.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/romu4/Source/soc/A-ESTF/db/A_ESTF.ram1_Axi4SharedOnChipRam_b806f7b6.hdl.mif ;         ;
; db/altsyncram_ilj1.tdf                              ; yes             ; Auto-Generated Megafunction                           ; /home/romu4/Source/soc/A-ESTF/db/altsyncram_ilj1.tdf                              ;         ;
; db/A_ESTF.ram2_Axi4SharedOnChipRam_b806f7b6.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/romu4/Source/soc/A-ESTF/db/A_ESTF.ram2_Axi4SharedOnChipRam_b806f7b6.hdl.mif ;         ;
; db/altsyncram_jlj1.tdf                              ; yes             ; Auto-Generated Megafunction                           ; /home/romu4/Source/soc/A-ESTF/db/altsyncram_jlj1.tdf                              ;         ;
; db/A_ESTF.ram3_Axi4SharedOnChipRam_b806f7b6.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/romu4/Source/soc/A-ESTF/db/A_ESTF.ram3_Axi4SharedOnChipRam_b806f7b6.hdl.mif ;         ;
; db/altsyncram_esg1.tdf                              ; yes             ; Auto-Generated Megafunction                           ; /home/romu4/Source/soc/A-ESTF/db/altsyncram_esg1.tdf                              ;         ;
; db/altsyncram_qvc1.tdf                              ; yes             ; Auto-Generated Megafunction                           ; /home/romu4/Source/soc/A-ESTF/db/altsyncram_qvc1.tdf                              ;         ;
; db/altsyncram_6vd1.tdf                              ; yes             ; Auto-Generated Megafunction                           ; /home/romu4/Source/soc/A-ESTF/db/altsyncram_6vd1.tdf                              ;         ;
; lpm_mult.tdf                                        ; yes             ; Megafunction                                          ; /opt/quartus/quartus/libraries/megafunctions/lpm_mult.tdf                         ;         ;
; lpm_add_sub.inc                                     ; yes             ; Megafunction                                          ; /opt/quartus/quartus/libraries/megafunctions/lpm_add_sub.inc                      ;         ;
; multcore.inc                                        ; yes             ; Megafunction                                          ; /opt/quartus/quartus/libraries/megafunctions/multcore.inc                         ;         ;
; bypassff.inc                                        ; yes             ; Megafunction                                          ; /opt/quartus/quartus/libraries/megafunctions/bypassff.inc                         ;         ;
; altshift.inc                                        ; yes             ; Megafunction                                          ; /opt/quartus/quartus/libraries/megafunctions/altshift.inc                         ;         ;
; db/mult_7dt.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; /home/romu4/Source/soc/A-ESTF/db/mult_7dt.tdf                                     ;         ;
; db/mult_76t.tdf                                     ; yes             ; Auto-Generated Megafunction                           ; /home/romu4/Source/soc/A-ESTF/db/mult_76t.tdf                                     ;         ;
+-----------------------------------------------------+-----------------+-------------------------------------------------------+-----------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 6,115                                                                           ;
;                                             ;                                                                                 ;
; Total combinational functions               ; 4470                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                 ;
;     -- 4 input functions                    ; 2412                                                                            ;
;     -- 3 input functions                    ; 1259                                                                            ;
;     -- <=2 input functions                  ; 799                                                                             ;
;                                             ;                                                                                 ;
; Logic elements by mode                      ;                                                                                 ;
;     -- normal mode                          ; 3794                                                                            ;
;     -- arithmetic mode                      ; 676                                                                             ;
;                                             ;                                                                                 ;
; Total registers                             ; 3257                                                                            ;
;     -- Dedicated logic registers            ; 3257                                                                            ;
;     -- I/O registers                        ; 0                                                                               ;
;                                             ;                                                                                 ;
; I/O pins                                    ; 155                                                                             ;
; Total memory bits                           ; 106752                                                                          ;
;                                             ;                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 8                                                                               ;
;                                             ;                                                                                 ;
; Total PLLs                                  ; 1                                                                               ;
;     -- PLLs                                 ; 1                                                                               ;
;                                             ;                                                                                 ;
; Maximum fan-out node                        ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 3385                                                                            ;
; Total fan-out                               ; 29780                                                                           ;
; Average fan-out                             ; 3.56                                                                            ;
+---------------------------------------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                                                           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                      ; Entity Name               ; Library Name ;
+--------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |A_ESTF                                                                              ; 4470 (2)            ; 3257 (0)                  ; 106752      ; 8            ; 0       ; 4         ; 155  ; 0            ; |A_ESTF                                                                                                                                                                  ; A_ESTF                    ; work         ;
;    |Briey:briey_inst|                                                                ; 4468 (204)          ; 3257 (529)                ; 106752      ; 8            ; 0       ; 4         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst                                                                                                                                                 ; Briey                     ; work         ;
;       |Apb3Decoder:io_apb_decoder|                                                   ; 9 (9)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Apb3Decoder:io_apb_decoder                                                                                                                      ; Apb3Decoder               ; work         ;
;       |Apb3Gpio:axi_gpioACtrl|                                                       ; 11 (11)             ; 72 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Apb3Gpio:axi_gpioACtrl                                                                                                                          ; Apb3Gpio                  ; work         ;
;          |BufferCC_6_:io_gpio_read_buffercc|                                         ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc                                                                                        ; BufferCC_6_               ; work         ;
;       |Apb3Gpio:axi_gpioBCtrl|                                                       ; 7 (7)               ; 64 (64)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl                                                                                                                          ; Apb3Gpio                  ; work         ;
;       |Apb3Router:apb3Router_1_|                                                     ; 207 (207)           ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Apb3Router:apb3Router_1_                                                                                                                        ; Apb3Router                ; work         ;
;       |Apb3UartCtrl:axi_uartCtrl|                                                    ; 206 (30)            ; 122 (33)                  ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl                                                                                                                       ; Apb3UartCtrl              ; work         ;
;          |StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|               ; 23 (23)             ; 10 (10)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy                                                           ; StreamFifo                ; work         ;
;             |altsyncram:logic_ram_rtl_0|                                             ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|altsyncram:logic_ram_rtl_0                                ; altsyncram                ; work         ;
;                |altsyncram_mpg1:auto_generated|                                      ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|altsyncram:logic_ram_rtl_0|altsyncram_mpg1:auto_generated ; altsyncram_mpg1           ; work         ;
;          |StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|                         ; 36 (36)             ; 10 (10)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy                                                                     ; StreamFifo                ; work         ;
;             |altsyncram:logic_ram_rtl_0|                                             ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|altsyncram:logic_ram_rtl_0                                          ; altsyncram                ; work         ;
;                |altsyncram_mpg1:auto_generated|                                      ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|altsyncram:logic_ram_rtl_0|altsyncram_mpg1:auto_generated           ; altsyncram_mpg1           ; work         ;
;          |UartCtrl:uartCtrl_1_|                                                      ; 117 (27)            ; 69 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_                                                                                                  ; UartCtrl                  ; work         ;
;             |UartCtrlRx:rx|                                                          ; 60 (60)             ; 36 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx                                                                                    ; UartCtrlRx                ; work         ;
;                |BufferCC:io_rxd_buffercc|                                            ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|BufferCC:io_rxd_buffercc                                                           ; BufferCC                  ; work         ;
;             |UartCtrlTx:tx|                                                          ; 30 (30)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx                                                                                    ; UartCtrlTx                ; work         ;
;       |Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_2_|                                   ; 71 (57)             ; 15 (6)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_2_                                                                                                      ; Axi4ReadOnlyDecoder       ; work         ;
;          |Axi4ReadOnlyErrorSlave:errorSlave|                                         ; 14 (14)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_2_|Axi4ReadOnlyErrorSlave:errorSlave                                                                    ; Axi4ReadOnlyErrorSlave    ; work         ;
;       |Axi4ReadOnlyDecoder_1_:axi_vgaCtrl_io_axi_decoder|                            ; 28 (15)             ; 14 (5)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4ReadOnlyDecoder_1_:axi_vgaCtrl_io_axi_decoder                                                                                               ; Axi4ReadOnlyDecoder_1_    ; work         ;
;          |Axi4ReadOnlyErrorSlave_1_:errorSlave|                                      ; 13 (13)             ; 9 (9)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4ReadOnlyDecoder_1_:axi_vgaCtrl_io_axi_decoder|Axi4ReadOnlyErrorSlave_1_:errorSlave                                                          ; Axi4ReadOnlyErrorSlave_1_ ; work         ;
;       |Axi4SharedArbiter:axi_ram_io_axi_arbiter|                                     ; 33 (2)              ; 10 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter                                                                                                        ; Axi4SharedArbiter         ; work         ;
;          |StreamArbiter:cmdArbiter|                                                  ; 17 (17)             ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter|StreamArbiter:cmdArbiter                                                                               ; StreamArbiter             ; work         ;
;          |StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo| ; 9 (9)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo                              ; StreamFifoLowLatency_1_   ; work         ;
;          |StreamFork:streamFork_4_|                                                  ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter|StreamFork:streamFork_4_                                                                               ; StreamFork                ; work         ;
;       |Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|                            ; 45 (5)              ; 11 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter                                                                                               ; Axi4SharedArbiter_1_      ; work         ;
;          |StreamArbiter_1_:cmdArbiter|                                               ; 23 (23)             ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamArbiter_1_:cmdArbiter                                                                   ; StreamArbiter_1_          ; work         ;
;          |StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo| ; 11 (11)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo                     ; StreamFifoLowLatency_1_   ; work         ;
;          |StreamFork_1_:streamFork_4_|                                               ; 6 (6)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamFork_1_:streamFork_4_                                                                   ; StreamFork_1_             ; work         ;
;       |Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter|                            ; 16 (1)              ; 7 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter                                                                                               ; Axi4SharedArbiter_2_      ; work         ;
;          |StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo| ; 8 (8)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo                     ; StreamFifoLowLatency_1_   ; work         ;
;          |StreamFork_2_:streamFork_4_|                                               ; 7 (7)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter|StreamFork_2_:streamFork_4_                                                                   ; StreamFork_2_             ; work         ;
;       |Axi4SharedDecoder:axi4SharedDecoder_1_|                                       ; 118 (89)            ; 22 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4SharedDecoder:axi4SharedDecoder_1_                                                                                                          ; Axi4SharedDecoder         ; work         ;
;          |Axi4SharedErrorSlave:errorSlave|                                           ; 29 (29)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4SharedDecoder:axi4SharedDecoder_1_|Axi4SharedErrorSlave:errorSlave                                                                          ; Axi4SharedErrorSlave      ; work         ;
;       |Axi4SharedOnChipRam:axi_ram|                                                  ; 53 (53)             ; 25 (25)                   ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4SharedOnChipRam:axi_ram                                                                                                                     ; Axi4SharedOnChipRam       ; work         ;
;          |altsyncram:ram_symbol0_rtl_0|                                              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol0_rtl_0                                                                                        ; altsyncram                ; work         ;
;             |altsyncram_glj1:auto_generated|                                         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_glj1:auto_generated                                                         ; altsyncram_glj1           ; work         ;
;          |altsyncram:ram_symbol1_rtl_0|                                              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol1_rtl_0                                                                                        ; altsyncram                ; work         ;
;             |altsyncram_hlj1:auto_generated|                                         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_hlj1:auto_generated                                                         ; altsyncram_hlj1           ; work         ;
;          |altsyncram:ram_symbol2_rtl_0|                                              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol2_rtl_0                                                                                        ; altsyncram                ; work         ;
;             |altsyncram_ilj1:auto_generated|                                         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_ilj1:auto_generated                                                         ; altsyncram_ilj1           ; work         ;
;          |altsyncram:ram_symbol3_rtl_0|                                              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol3_rtl_0                                                                                        ; altsyncram                ; work         ;
;             |altsyncram_jlj1:auto_generated|                                         ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_jlj1:auto_generated                                                         ; altsyncram_jlj1           ; work         ;
;       |Axi4SharedSdramCtrl:axi_sdramCtrl|                                            ; 359 (74)            ; 313 (54)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl                                                                                                               ; Axi4SharedSdramCtrl       ; work         ;
;          |SdramCtrl:ctrl|                                                            ; 285 (242)           ; 259 (219)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl                                                                                                ; SdramCtrl                 ; work         ;
;             |StreamFifoLowLatency:chip_backupIn_fifo|                                ; 43 (43)             ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|StreamFifoLowLatency:chip_backupIn_fifo                                                        ; StreamFifoLowLatency      ; work         ;
;       |Axi4SharedToApb3Bridge:axi_apbBridge|                                         ; 43 (43)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4SharedToApb3Bridge:axi_apbBridge                                                                                                            ; Axi4SharedToApb3Bridge    ; work         ;
;       |Axi4VgaCtrl:axi_vgaCtrl|                                                      ; 269 (27)            ; 318 (145)                 ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl                                                                                                                         ; Axi4VgaCtrl               ; work         ;
;          |BufferCC_9_:run_buffercc|                                                  ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|BufferCC_9_:run_buffercc                                                                                                ; BufferCC_9_               ; work         ;
;          |PulseCCByToggle:pulseCCByToggle_1_|                                        ; 1 (1)               ; 4 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|PulseCCByToggle:pulseCCByToggle_1_                                                                                      ; PulseCCByToggle           ; work         ;
;             |BufferCC:inArea_target_buffercc|                                        ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|PulseCCByToggle:pulseCCByToggle_1_|BufferCC:inArea_target_buffercc                                                      ; BufferCC                  ; work         ;
;          |VgaCtrl:vga_ctrl|                                                          ; 90 (90)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl                                                                                                        ; VgaCtrl                   ; work         ;
;          |VideoDma:dma|                                                              ; 151 (90)            ; 141 (49)                  ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma                                                                                                            ; VideoDma                  ; work         ;
;             |BufferCC_3_:rspArea_frameClockArea_popCmdGray_buffercc|                 ; 0 (0)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|BufferCC_3_:rspArea_frameClockArea_popCmdGray_buffercc                                                     ; BufferCC_3_               ; work         ;
;             |StreamFifoCC:rspArea_fifo|                                              ; 61 (61)             ; 78 (38)                   ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo                                                                                  ; StreamFifoCC              ; work         ;
;                |BufferCC_1_:popToPushGray_buffercc|                                  ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc                                               ; BufferCC_1_               ; work         ;
;                |BufferCC_2_:pushToPopGray_buffercc|                                  ; 0 (0)               ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc                                               ; BufferCC_2_               ; work         ;
;                |altsyncram:ram_rtl_0|                                                ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0                                                             ; altsyncram                ; work         ;
;                   |altsyncram_qvc1:auto_generated|                                   ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0|altsyncram_qvc1:auto_generated                              ; altsyncram_qvc1           ; work         ;
;       |BufferCC_10_:io_asyncReset_buffercc|                                          ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|BufferCC_10_:io_asyncReset_buffercc                                                                                                             ; BufferCC_10_              ; work         ;
;       |BufferCC_10_:resetCtrl_axiReset_buffercc|                                     ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|BufferCC_10_:resetCtrl_axiReset_buffercc                                                                                                        ; BufferCC_10_              ; work         ;
;       |BufferCC_12_:io_coreInterrupt_buffercc|                                       ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|BufferCC_12_:io_coreInterrupt_buffercc                                                                                                          ; BufferCC_12_              ; work         ;
;       |JtagBridge:jtagBridge_1_|                                                     ; 106 (104)           ; 134 (125)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|JtagBridge:jtagBridge_1_                                                                                                                        ; JtagBridge                ; work         ;
;          |FlowCCByToggle:flowCCByToggle_1_|                                          ; 2 (2)               ; 9 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|JtagBridge:jtagBridge_1_|FlowCCByToggle:flowCCByToggle_1_                                                                                       ; FlowCCByToggle            ; work         ;
;             |BufferCC_5_:inputArea_target_buffercc|                                  ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|JtagBridge:jtagBridge_1_|FlowCCByToggle:flowCCByToggle_1_|BufferCC_5_:inputArea_target_buffercc                                                 ; BufferCC_5_               ; work         ;
;       |PinsecTimerCtrl:axi_timerCtrl|                                                ; 255 (73)            ; 222 (118)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl                                                                                                                   ; PinsecTimerCtrl           ; work         ;
;          |InterruptCtrl:interruptCtrl_1_|                                            ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|InterruptCtrl:interruptCtrl_1_                                                                                    ; InterruptCtrl             ; work         ;
;          |Prescaler:prescaler_1_|                                                    ; 28 (28)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|Prescaler:prescaler_1_                                                                                            ; Prescaler                 ; work         ;
;          |Timer:timerA|                                                              ; 57 (57)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|Timer:timerA                                                                                                      ; Timer                     ; work         ;
;          |Timer_1_:timerB|                                                           ; 31 (31)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|Timer_1_:timerB                                                                                                   ; Timer_1_                  ; work         ;
;          |Timer_1_:timerC|                                                           ; 31 (31)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|Timer_1_:timerC                                                                                                   ; Timer_1_                  ; work         ;
;          |Timer_1_:timerD|                                                           ; 31 (31)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|Timer_1_:timerD                                                                                                   ; Timer_1_                  ; work         ;
;       |StreamFork_3_:streamFork_4_|                                                  ; 8 (8)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|StreamFork_3_:streamFork_4_                                                                                                                     ; StreamFork_3_             ; work         ;
;       |SystemDebugger:systemDebugger_1_|                                             ; 14 (14)             ; 78 (78)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|SystemDebugger:systemDebugger_1_                                                                                                                ; SystemDebugger            ; work         ;
;       |VexRiscv:axi_core_cpu|                                                        ; 2404 (2081)         ; 1254 (1006)               ; 73216       ; 8            ; 0       ; 4         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu                                                                                                                           ; VexRiscv                  ; work         ;
;          |DataCache:dataCache_1_|                                                    ; 240 (240)           ; 151 (151)                 ; 35584       ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_                                                                                                    ; DataCache                 ; work         ;
;             |altsyncram:ways_0_data_symbol0_rtl_0|                                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol0_rtl_0                                                               ; altsyncram                ; work         ;
;                |altsyncram_6vd1:auto_generated|                                      ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_6vd1:auto_generated                                ; altsyncram_6vd1           ; work         ;
;             |altsyncram:ways_0_data_symbol1_rtl_0|                                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol1_rtl_0                                                               ; altsyncram                ; work         ;
;                |altsyncram_6vd1:auto_generated|                                      ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_6vd1:auto_generated                                ; altsyncram_6vd1           ; work         ;
;             |altsyncram:ways_0_data_symbol2_rtl_0|                                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol2_rtl_0                                                               ; altsyncram                ; work         ;
;                |altsyncram_6vd1:auto_generated|                                      ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_6vd1:auto_generated                                ; altsyncram_6vd1           ; work         ;
;             |altsyncram:ways_0_data_symbol3_rtl_0|                                   ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol3_rtl_0                                                               ; altsyncram                ; work         ;
;                |altsyncram_6vd1:auto_generated|                                      ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_6vd1:auto_generated                                ; altsyncram_6vd1           ; work         ;
;             |altsyncram:ways_0_tags_rtl_0|                                           ; 0 (0)               ; 0 (0)                     ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0                                                                       ; altsyncram                ; work         ;
;                |altsyncram_isd1:auto_generated|                                      ; 0 (0)               ; 0 (0)                     ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated                                        ; altsyncram_isd1           ; work         ;
;          |InstructionCache:IBusCachedPlugin_cache|                                   ; 83 (83)             ; 97 (97)                   ; 35584       ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache                                                                                   ; InstructionCache          ; work         ;
;             |altsyncram:ways_0_datas_rtl_0|                                          ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0                                                     ; altsyncram                ; work         ;
;                |altsyncram_02e1:auto_generated|                                      ; 0 (0)               ; 0 (0)                     ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0|altsyncram_02e1:auto_generated                      ; altsyncram_02e1           ; work         ;
;             |altsyncram:ways_0_tags_rtl_0|                                           ; 0 (0)               ; 0 (0)                     ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0                                                      ; altsyncram                ; work         ;
;                |altsyncram_isd1:auto_generated|                                      ; 0 (0)               ; 0 (0)                     ; 2816        ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated                       ; altsyncram_isd1           ; work         ;
;          |altsyncram:RegFilePlugin_regFile_rtl_0|                                    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|altsyncram:RegFilePlugin_regFile_rtl_0                                                                                    ; altsyncram                ; work         ;
;             |altsyncram_esg1:auto_generated|                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_esg1:auto_generated                                                     ; altsyncram_esg1           ; work         ;
;          |altsyncram:RegFilePlugin_regFile_rtl_1|                                    ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|altsyncram:RegFilePlugin_regFile_rtl_1                                                                                    ; altsyncram                ; work         ;
;             |altsyncram_esg1:auto_generated|                                         ; 0 (0)               ; 0 (0)                     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_esg1:auto_generated                                                     ; altsyncram_esg1           ; work         ;
;          |lpm_mult:Mult0|                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|lpm_mult:Mult0                                                                                                            ; lpm_mult                  ; work         ;
;             |mult_76t:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|lpm_mult:Mult0|mult_76t:auto_generated                                                                                    ; mult_76t                  ; work         ;
;          |lpm_mult:Mult1|                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|lpm_mult:Mult1                                                                                                            ; lpm_mult                  ; work         ;
;             |mult_76t:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|lpm_mult:Mult1|mult_76t:auto_generated                                                                                    ; mult_76t                  ; work         ;
;          |lpm_mult:Mult2|                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|lpm_mult:Mult2                                                                                                            ; lpm_mult                  ; work         ;
;             |mult_76t:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|lpm_mult:Mult2|mult_76t:auto_generated                                                                                    ; mult_76t                  ; work         ;
;          |lpm_mult:Mult3|                                                            ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|lpm_mult:Mult3                                                                                                            ; lpm_mult                  ; work         ;
;             |mult_7dt:auto_generated|                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|lpm_mult:Mult3|mult_7dt:auto_generated                                                                                    ; mult_7dt                  ; work         ;
;    |pll:pll_inst|                                                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|pll:pll_inst                                                                                                                                                     ; pll                       ; work         ;
;       |altpll:altpll_component|                                                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|pll:pll_inst|altpll:altpll_component                                                                                                                             ; altpll                    ; work         ;
;          |pll_altpll:auto_generated|                                                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |A_ESTF|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                                                                                                   ; pll_altpll                ; work         ;
+--------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------+
; Name                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------+
; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|altsyncram:logic_ram_rtl_0|altsyncram_mpg1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128   ; None                                                ;
; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|altsyncram:logic_ram_rtl_0|altsyncram_mpg1:auto_generated|ALTSYNCRAM           ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128   ; None                                                ;
; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_glj1:auto_generated|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; db/A_ESTF.ram0_Axi4SharedOnChipRam_b806f7b6.hdl.mif ;
; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_hlj1:auto_generated|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; db/A_ESTF.ram1_Axi4SharedOnChipRam_b806f7b6.hdl.mif ;
; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_ilj1:auto_generated|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; db/A_ESTF.ram2_Axi4SharedOnChipRam_b806f7b6.hdl.mif ;
; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_jlj1:auto_generated|ALTSYNCRAM                                                         ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; db/A_ESTF.ram3_Axi4SharedOnChipRam_b806f7b6.hdl.mif ;
; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0|altsyncram_qvc1:auto_generated|ALTSYNCRAM                              ; AUTO ; Simple Dual Port ; 512          ; 1            ; 512          ; 1            ; 512   ; None                                                ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_6vd1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                                                ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_6vd1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                                                ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_6vd1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                                                ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_6vd1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; 1024         ; 8            ; 1024         ; 8            ; 8192  ; None                                                ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 128          ; 22           ; 128          ; 22           ; 2816  ; None                                                ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0|altsyncram_02e1:auto_generated|ALTSYNCRAM                      ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768 ; None                                                ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 128          ; 22           ; 128          ; 22           ; 2816  ; None                                                ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_esg1:auto_generated|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                                ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_esg1:auto_generated|ALTSYNCRAM                                                     ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 3           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                  ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+
; Altera ; ALTPLL       ; 16.1    ; N/A          ; N/A          ; |A_ESTF|pll:pll_inst ; pll/pll.v       ;
+--------+--------------+---------+--------------+--------------+----------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |A_ESTF|Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; Name                    ; jtag_tap_fsm_state.1111 ; jtag_tap_fsm_state.1110 ; jtag_tap_fsm_state.1101 ; jtag_tap_fsm_state.1100 ; jtag_tap_fsm_state.1011 ; jtag_tap_fsm_state.1010 ; jtag_tap_fsm_state.1001 ; jtag_tap_fsm_state.1000 ; jtag_tap_fsm_state.0111 ; jtag_tap_fsm_state.0110 ; jtag_tap_fsm_state.0101 ; jtag_tap_fsm_state.0100 ; jtag_tap_fsm_state.0011 ; jtag_tap_fsm_state.0010 ; jtag_tap_fsm_state.0001 ; jtag_tap_fsm_state.0000 ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+
; jtag_tap_fsm_state.0000 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ;
; jtag_tap_fsm_state.0001 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 1                       ;
; jtag_tap_fsm_state.0010 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 1                       ;
; jtag_tap_fsm_state.0011 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 1                       ;
; jtag_tap_fsm_state.0100 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; jtag_tap_fsm_state.0101 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; jtag_tap_fsm_state.0110 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; jtag_tap_fsm_state.0111 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; jtag_tap_fsm_state.1000 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; jtag_tap_fsm_state.1001 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; jtag_tap_fsm_state.1010 ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; jtag_tap_fsm_state.1011 ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; jtag_tap_fsm_state.1100 ; 0                       ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; jtag_tap_fsm_state.1101 ; 0                       ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; jtag_tap_fsm_state.1110 ; 0                       ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
; jtag_tap_fsm_state.1111 ; 1                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 0                       ; 1                       ;
+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+-------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_state                            ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+
; Name                   ; stateMachine_state.011 ; stateMachine_state.010 ; stateMachine_state.001 ; stateMachine_state.000 ; stateMachine_state.100 ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+
; stateMachine_state.000 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ;
; stateMachine_state.001 ; 0                      ; 0                      ; 1                      ; 1                      ; 0                      ;
; stateMachine_state.010 ; 0                      ; 1                      ; 0                      ; 1                      ; 0                      ;
; stateMachine_state.011 ; 1                      ; 0                      ; 0                      ; 1                      ; 0                      ;
; stateMachine_state.100 ; 0                      ; 0                      ; 0                      ; 1                      ; 1                      ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|stateMachine_state                            ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+
; Name                   ; stateMachine_state.011 ; stateMachine_state.010 ; stateMachine_state.001 ; stateMachine_state.000 ; stateMachine_state.100 ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+
; stateMachine_state.000 ; 0                      ; 0                      ; 0                      ; 0                      ; 0                      ;
; stateMachine_state.001 ; 0                      ; 0                      ; 1                      ; 1                      ; 0                      ;
; stateMachine_state.010 ; 0                      ; 1                      ; 0                      ; 1                      ; 0                      ;
; stateMachine_state.011 ; 1                      ; 0                      ; 0                      ; 1                      ; 0                      ;
; stateMachine_state.100 ; 0                      ; 0                      ; 0                      ; 1                      ; 1                      ;
+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------+
; State Machine - |A_ESTF|Briey:briey_inst|Axi4SharedToApb3Bridge:axi_apbBridge|phase ;
+----------+----------+----------+----------------------------------------------------+
; Name     ; phase.00 ; phase.10 ; phase.01                                           ;
+----------+----------+----------+----------------------------------------------------+
; phase.00 ; 0        ; 0        ; 0                                                  ;
; phase.01 ; 1        ; 0        ; 1                                                  ;
; phase.10 ; 1        ; 1        ; 0                                                  ;
+----------+----------+----------+----------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_rsp_m2sPipe_rData_task                                                                                                                                                                                     ;
+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+
; Name                                ; frontend_rsp_m2sPipe_rData_task.110 ; frontend_rsp_m2sPipe_rData_task.101 ; frontend_rsp_m2sPipe_rData_task.100 ; frontend_rsp_m2sPipe_rData_task.011 ; frontend_rsp_m2sPipe_rData_task.010 ; frontend_rsp_m2sPipe_rData_task.001 ; frontend_rsp_m2sPipe_rData_task.000 ;
+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+
; frontend_rsp_m2sPipe_rData_task.000 ; 0                                   ; 0                                   ; 0                                   ; 0                                   ; 0                                   ; 0                                   ; 0                                   ;
; frontend_rsp_m2sPipe_rData_task.001 ; 0                                   ; 0                                   ; 0                                   ; 0                                   ; 0                                   ; 1                                   ; 1                                   ;
; frontend_rsp_m2sPipe_rData_task.010 ; 0                                   ; 0                                   ; 0                                   ; 0                                   ; 1                                   ; 0                                   ; 1                                   ;
; frontend_rsp_m2sPipe_rData_task.011 ; 0                                   ; 0                                   ; 0                                   ; 1                                   ; 0                                   ; 0                                   ; 1                                   ;
; frontend_rsp_m2sPipe_rData_task.100 ; 0                                   ; 0                                   ; 1                                   ; 0                                   ; 0                                   ; 0                                   ; 1                                   ;
; frontend_rsp_m2sPipe_rData_task.101 ; 0                                   ; 1                                   ; 0                                   ; 0                                   ; 0                                   ; 0                                   ; 1                                   ;
; frontend_rsp_m2sPipe_rData_task.110 ; 1                                   ; 0                                   ; 0                                   ; 0                                   ; 0                                   ; 0                                   ; 1                                   ;
+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+-------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------+
; State Machine - |A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_state ;
+-------------------+-------------------+-------------------+-------------------+--------------------------+
; Name              ; frontend_state.11 ; frontend_state.10 ; frontend_state.01 ; frontend_state.00        ;
+-------------------+-------------------+-------------------+-------------------+--------------------------+
; frontend_state.00 ; 0                 ; 0                 ; 0                 ; 0                        ;
; frontend_state.01 ; 0                 ; 0                 ; 1                 ; 1                        ;
; frontend_state.10 ; 0                 ; 1                 ; 0                 ; 1                        ;
; frontend_state.11 ; 1                 ; 0                 ; 0                 ; 1                        ;
+-------------------+-------------------+-------------------+-------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                          ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[11]  ; yes                                                              ; yes                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[12]  ; yes                                                              ; yes                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[13]  ; yes                                                              ; yes                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[14]  ; yes                                                              ; yes                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[15]  ; yes                                                              ; yes                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[16]  ; yes                                                              ; yes                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[17]  ; yes                                                              ; yes                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[18]  ; yes                                                              ; yes                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[19]  ; yes                                                              ; yes                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[20]  ; yes                                                              ; yes                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[21]  ; yes                                                              ; yes                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[22]  ; yes                                                              ; yes                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[23]  ; yes                                                              ; yes                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[24]  ; yes                                                              ; yes                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[25]  ; yes                                                              ; yes                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[5]   ; yes                                                              ; yes                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[6]   ; yes                                                              ; yes                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[7]   ; yes                                                              ; yes                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[8]   ; yes                                                              ; yes                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[9]   ; yes                                                              ; yes                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[10]  ; yes                                                              ; yes                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[26]  ; yes                                                              ; yes                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[27]  ; yes                                                              ; yes                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[28]  ; yes                                                              ; yes                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[29]  ; yes                                                              ; yes                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[30]  ; yes                                                              ; yes                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_address[31]  ; yes                                                              ; yes                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[2] ; yes                                                              ; yes                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[1] ; yes                                                              ; yes                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_wordIndex[0] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 30                                                              ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                             ; Reason for Removal                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+
; Briey:briey_inst|axi_core_cpu_dBus_cmd_m2sPipe_rData_last                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                ;
; Briey:briey_inst|axi_core_cpu_dBus_cmd_m2sPipe_rData_address[0,1]                                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|JtagBridge:jtagBridge_1_|system_rsp_payload_error                                                        ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_s1_tightlyCoupledHit                                              ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_s2_tightlyCoupledHit                                              ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|execute_to_memory_BRANCH_CALC[0]                                                   ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_refilling                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_exception                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_allowWrite                                    ; Stuck at VCC due to stuck port data_in                                                                                                ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_allowRead                                     ; Stuck at VCC due to stuck port data_in                                                                                                ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_refilling               ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_exception               ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_allowExecute            ; Stuck at VCC due to stuck port data_in                                                                                                ;
; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|BufferCC_8_:io_external_buffercc|buffers_0_tick                            ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|BufferCC_8_:io_external_buffercc|buffers_0_clear                           ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[0..31]                                ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[4..31]                                ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_sdram_CSn                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_sdramCkeInternal                                   ; Stuck at VCC due to stuck port data_in                                                                                                ;
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_sdramCkeInternal_regNext                           ; Stuck at VCC due to stuck port data_in                                                                                                ;
; Briey:briey_inst|axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rData_last                                                         ; Stuck at VCC due to stuck port data_in                                                                                                ;
; Briey:briey_inst|axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rData_address[0,1]                                                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|BufferCC_8_:io_external_buffercc|buffers_1_tick                            ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|BufferCC_8_:io_external_buffercc|buffers_1_clear                           ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[0..31]                                ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[4..31]                                ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_sdram_CKE                                          ; Stuck at VCC due to stuck port data_in                                                                                                ;
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_contextDelayed_id[1]                               ; Lost fanout                                                                                                                           ;
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_cmd_payload_context_delay_4_id[1]                  ; Lost fanout                                                                                                                           ;
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_cmd_payload_context_delay_3_id[1]                  ; Lost fanout                                                                                                                           ;
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_cmd_payload_context_delay_2_id[1]                  ; Lost fanout                                                                                                                           ;
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_cmd_payload_context_delay_1_id[1]                  ; Lost fanout                                                                                                                           ;
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_rsp_m2sPipe_rData_context_id[1]                ; Lost fanout                                                                                                                           ;
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_contextDelayed_id[0]                               ; Lost fanout                                                                                                                           ;
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_cmd_payload_context_delay_4_id[0]                  ; Lost fanout                                                                                                                           ;
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_cmd_payload_context_delay_3_id[0]                  ; Lost fanout                                                                                                                           ;
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_cmd_payload_context_delay_2_id[0]                  ; Lost fanout                                                                                                                           ;
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_cmd_payload_context_delay_1_id[0]                  ; Lost fanout                                                                                                                           ;
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_rsp_m2sPipe_rData_context_id[0]                ; Lost fanout                                                                                                                           ;
; Briey:briey_inst|axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_rData_last                                                 ; Stuck at VCC due to stuck port data_in                                                                                                ;
; Briey:briey_inst|axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_rData_address[0,1]                                         ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|_zz_7_                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_id[0,1]                                 ; Lost fanout                                                                                                                           ;
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_id[0,1]                                  ; Lost fanout                                                                                                                           ;
; Briey:briey_inst|axi_apbBridge_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_addr[0,1]                               ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_burst[0]                                ; Stuck at VCC due to stuck port data_in                                                                                                ;
; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_burst[1]                                ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_burst[0]                                      ; Stuck at VCC due to stuck port data_in                                                                                                ;
; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_burst[1]                                      ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_size[0]                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_size[1]                                       ; Stuck at VCC due to stuck port data_in                                                                                                ;
; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_len[3..7]                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_addr[0,1]                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|axi_vgaCtrl_io_axi_ar_halfPipe_regs_payload_size[0]                                                      ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|axi_vgaCtrl_io_axi_ar_halfPipe_regs_payload_size[1]                                                      ; Stuck at VCC due to stuck port data_in                                                                                                ;
; Briey:briey_inst|axi_vgaCtrl_io_axi_ar_halfPipe_regs_payload_len[0..2]                                                    ; Stuck at VCC due to stuck port data_in                                                                                                ;
; Briey:briey_inst|axi_vgaCtrl_io_axi_ar_halfPipe_regs_payload_len[3..7]                                                    ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|axi_vgaCtrl_io_axi_ar_halfPipe_regs_payload_addr[0..4]                                                   ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_fetchPc_pcReg[0,1]                                                ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_burst[1]                                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_burst[0]                                 ; Stuck at VCC due to stuck port data_in                                                                                                ;
; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|unburstify_buffer_transaction_size[1]                                        ; Stuck at VCC due to stuck port data_in                                                                                                ;
; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|unburstify_buffer_transaction_size[0]                                        ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|unburstify_buffer_transaction_burst[1]                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|unburstify_buffer_transaction_burst[0]                                       ; Stuck at VCC due to stuck port data_in                                                                                                ;
; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|unburstify_buffer_len[3]                                                     ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_size[0]                                 ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_size[1]                                 ; Stuck at VCC due to stuck port data_in                                                                                                ;
; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_len[3..7]                               ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_addr[0,1]                               ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_69_[0,1]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_PC[0,1]                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|execute_to_memory_PC[0,1]                                                          ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_PC[0,1]                                                        ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_len[1..3]                                            ; Lost fanout                                                                                                                           ;
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_size[1]                                  ; Stuck at VCC due to stuck port data_in                                                                                                ;
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_size[0]                                  ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|unburstify_buffer_len[1,2]                                                   ; Lost fanout                                                                                                                           ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_MUL_HH[33]                                                     ; Lost fanout                                                                                                                           ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|execute_to_memory_MUL_HH[33]                                                       ; Lost fanout                                                                                                                           ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_MUL_HH[32]                                                     ; Lost fanout                                                                                                                           ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|execute_to_memory_MUL_HH[32]                                                       ; Lost fanout                                                                                                                           ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[31]     ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_69_[31]                                                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[30]     ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_69_[30]                                                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[29]     ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_69_[29]                                                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[28]     ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_69_[28]                                                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[27]     ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_69_[27]                                                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[26]     ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_69_[26]                                                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[25]     ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_69_[25]                                                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[24]     ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_69_[24]                                                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[23]     ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_69_[23]                                                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[22]     ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_69_[22]                                                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[21]     ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_69_[21]                                                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[20]     ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_69_[20]                                                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[19]     ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_69_[19]                                                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[18]     ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_69_[18]                                                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[17]     ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_69_[17]                                                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[16]     ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_69_[16]                                                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[15]     ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_69_[15]                                                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[14]     ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_69_[14]                                                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[13]     ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_69_[13]                                                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[12]     ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_69_[12]                                                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[11]     ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_69_[11]                                                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[10]     ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_69_[10]                                                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[9]      ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_69_[9]                                                                         ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[8]      ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_69_[8]                                                                         ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[7]      ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_69_[7]                                                                         ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[6]      ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_69_[6]                                                                         ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|decodeStage_mmuRsp_physicalAddress[5]      ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_69_[5]                                                                         ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_interrupt_code[0]                                                        ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_interrupt_code[1]                                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_interrupt_targetPrivilege[0,1]                                           ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_interrupt_code[1]                                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_IS_RS2_SIGNED                                                    ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_IS_RS1_SIGNED                                                    ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_INSTRUCTION[12]                                                  ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_IS_RS1_SIGNED                                                    ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageA_request_size[1]                                      ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|execute_to_memory_INSTRUCTION[13]                                                  ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageA_request_size[0]                                      ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|execute_to_memory_INSTRUCTION[12]                                                  ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageA_request_wr                                           ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|execute_to_memory_MEMORY_WR                                                        ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_request_wr                                           ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_MEMORY_WR                                                      ;
; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtrGray[9]                     ; Merged with Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|pushCC_pushPtr[9]                         ;
; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtrGray[9]                       ; Merged with Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|popCC_popPtr[9]                           ;
; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_len[1,2]                                ; Merged with Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_len[0]                                  ;
; Briey:briey_inst|axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rData_length[1,2]                                                  ; Merged with Briey:briey_inst|axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rData_length[0]                                                    ;
; Briey:briey_inst|axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_rData_length[1,2]                                          ; Merged with Briey:briey_inst|axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_s2mPipe_rData_length[0]                                            ;
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|_zz_7_[0]                                                              ; Merged with Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|StreamFifoLowLatency:chip_backupIn_fifo|popPtr_value[0] ;
; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_len[1,2]                                      ; Merged with Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_len[0]                                        ;
; Briey:briey_inst|axi_core_cpu_dBus_cmd_m2sPipe_rData_length[1,2]                                                          ; Merged with Briey:briey_inst|axi_core_cpu_dBus_cmd_m2sPipe_rData_length[0]                                                            ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|loader_waysAllocator[0]                                     ; Stuck at VCC due to stuck port data_in                                                                                                ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_ALU_BITWISE_CTRL[1]                                              ; Merged with Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_IS_RS1_SIGNED                                                    ;
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_addr[1]                                  ; Merged with Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_addr[0]                                  ;
; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|unburstify_buffer_transaction_addr[1]                                        ; Merged with Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|unburstify_buffer_transaction_addr[0]                                        ;
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_addr[0]                                  ; Lost fanout                                                                                                                           ;
; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|unburstify_buffer_transaction_addr[0]                                        ; Lost fanout                                                                                                                           ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_interrupt_code[1]                                                        ; Stuck at VCC due to stuck port data_in                                                                                                ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]                               ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_0_precharge_counter[1]     ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_1_precharge_counter[1]     ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_2_precharge_counter[1]     ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_3_precharge_counter[1]     ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|StreamFifoLowLatency:chip_backupIn_fifo|risingOccupancy ; Stuck at GND due to stuck port data_in                                                                                                ;
; Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter|StreamArbiter_2_:cmdArbiter|maskLocked_0               ; Stuck at VCC due to stuck port data_in                                                                                                ;
; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state~2                                                            ; Lost fanout                                                                                                                           ;
; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state~3                                                            ; Lost fanout                                                                                                                           ;
; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state~4                                                            ; Lost fanout                                                                                                                           ;
; Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_fsm_state~5                                                            ; Lost fanout                                                                                                                           ;
; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_state~5                        ; Lost fanout                                                                                                                           ;
; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|stateMachine_state~6                        ; Lost fanout                                                                                                                           ;
; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|stateMachine_state~5                        ; Lost fanout                                                                                                                           ;
; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|stateMachine_state~6                        ; Lost fanout                                                                                                                           ;
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_rsp_m2sPipe_rData_task~2                       ; Lost fanout                                                                                                                           ;
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_rsp_m2sPipe_rData_task~3                       ; Lost fanout                                                                                                                           ;
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_rsp_m2sPipe_rData_task~4                       ; Lost fanout                                                                                                                           ;
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_state~5                                        ; Lost fanout                                                                                                                           ;
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_state~6                                        ; Lost fanout                                                                                                                           ;
; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_arw_halfPipe_regs_ready                                                 ; Merged with Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_arw_halfPipe_regs_valid                                                 ;
; Briey:briey_inst|axi_apbBridge_io_axi_arbiter_io_output_arw_halfPipe_regs_ready                                           ; Merged with Briey:briey_inst|axi_apbBridge_io_axi_arbiter_io_output_arw_halfPipe_regs_valid                                           ;
; Briey:briey_inst|axi_apbBridge_io_axi_arbiter_io_output_w_halfPipe_regs_ready                                             ; Merged with Briey:briey_inst|axi_apbBridge_io_axi_arbiter_io_output_w_halfPipe_regs_valid                                             ;
; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_regs_valid                                           ; Merged with Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_regs_ready                                           ;
; Briey:briey_inst|axi_vgaCtrl_io_axi_ar_halfPipe_regs_ready                                                                ; Merged with Briey:briey_inst|axi_vgaCtrl_io_axi_ar_halfPipe_regs_valid                                                                ;
; Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter|StreamArbiter_2_:cmdArbiter|locked                     ; Lost fanout                                                                                                                           ;
; Total Number of Removed Registers = 314                                                                                   ;                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                               ; Reason for Removal        ; Registers Removed due to This Register                                                                                    ;
+-------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_sdramCkeInternal                     ; Stuck at VCC              ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_sdramCkeInternal_regNext,                          ;
;                                                                                                             ; due to stuck port data_in ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_cmd_payload_context_delay_4_id[1],                 ;
;                                                                                                             ;                           ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_cmd_payload_context_delay_3_id[1],                 ;
;                                                                                                             ;                           ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_cmd_payload_context_delay_2_id[1],                 ;
;                                                                                                             ;                           ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_cmd_payload_context_delay_1_id[1],                 ;
;                                                                                                             ;                           ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_rsp_m2sPipe_rData_context_id[1],               ;
;                                                                                                             ;                           ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_cmd_payload_context_delay_4_id[0],                 ;
;                                                                                                             ;                           ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_cmd_payload_context_delay_3_id[0],                 ;
;                                                                                                             ;                           ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_cmd_payload_context_delay_2_id[0],                 ;
;                                                                                                             ;                           ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_cmd_payload_context_delay_1_id[0],                 ;
;                                                                                                             ;                           ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_rsp_m2sPipe_rData_context_id[0],               ;
;                                                                                                             ;                           ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_id[0],                                  ;
;                                                                                                             ;                           ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_id[1],                                  ;
;                                                                                                             ;                           ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_id[0],                                   ;
;                                                                                                             ;                           ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_id[1],                                   ;
;                                                                                                             ;                           ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_0_precharge_counter[1],    ;
;                                                                                                             ;                           ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_1_precharge_counter[1],    ;
;                                                                                                             ;                           ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_2_precharge_counter[1],    ;
;                                                                                                             ;                           ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_3_precharge_counter[1],    ;
;                                                                                                             ;                           ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|StreamFifoLowLatency:chip_backupIn_fifo|risingOccupancy ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_refilling                       ; Stuck at GND              ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_PC[1],                                                           ;
;                                                                                                             ; due to stuck port data_in ; Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_PC[0],                                                           ;
;                                                                                                             ;                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|execute_to_memory_PC[1],                                                           ;
;                                                                                                             ;                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|execute_to_memory_PC[0],                                                           ;
;                                                                                                             ;                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_PC[1],                                                         ;
;                                                                                                             ;                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_PC[0],                                                         ;
;                                                                                                             ;                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_code[3]                               ;
; Briey:briey_inst|axi_core_cpu_dBus_cmd_m2sPipe_rData_address[0]                                             ; Stuck at GND              ; Briey:briey_inst|axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rData_address[0],                                                  ;
;                                                                                                             ; due to stuck port data_in ; Briey:briey_inst|axi_apbBridge_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_addr[0],                                ;
;                                                                                                             ;                           ; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_addr[0],                                      ;
;                                                                                                             ;                           ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_addr[0]                                 ;
; Briey:briey_inst|axi_core_cpu_dBus_cmd_m2sPipe_rData_address[1]                                             ; Stuck at GND              ; Briey:briey_inst|axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rData_address[1],                                                  ;
;                                                                                                             ; due to stuck port data_in ; Briey:briey_inst|axi_apbBridge_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_addr[1],                                ;
;                                                                                                             ;                           ; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_addr[1],                                      ;
;                                                                                                             ;                           ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_addr[1]                                 ;
; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_len[3]                          ; Stuck at GND              ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|unburstify_buffer_len[3],                                                    ;
;                                                                                                             ; due to stuck port data_in ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|unburstify_buffer_len[1],                                                    ;
;                                                                                                             ;                           ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|unburstify_buffer_len[2]                                                     ;
; Briey:briey_inst|axi_vgaCtrl_io_axi_ar_halfPipe_regs_payload_size[1]                                        ; Stuck at VCC              ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_size[1],                                ;
;                                                                                                             ; due to stuck port data_in ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_size[1],                                 ;
;                                                                                                             ;                           ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_addr[0]                                  ;
; Briey:briey_inst|axi_core_cpu_dBus_cmd_m2sPipe_rData_last                                                   ; Stuck at VCC              ; Briey:briey_inst|axi_core_cpu_dBus_cmd_m2sPipe_m2sPipe_rData_last,                                                        ;
;                                                                                                             ; due to stuck port data_in ; Briey:briey_inst|_zz_7_                                                                                                   ;
; Briey:briey_inst|axi_vgaCtrl_io_axi_ar_halfPipe_regs_payload_size[0]                                        ; Stuck at GND              ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_size[0],                                ;
;                                                                                                             ; due to stuck port data_in ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_size[0]                                  ;
; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_size[1]                         ; Stuck at VCC              ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|unburstify_buffer_transaction_size[1],                                       ;
;                                                                                                             ; due to stuck port data_in ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|unburstify_buffer_transaction_addr[0]                                        ;
; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[12]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[12]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[25]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[25]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[24]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[24]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[23]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[23]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[22]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[22]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[21]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[21]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[20]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[20]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[27]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[27]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[26]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[26]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[19]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[19]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[18]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[18]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[17]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[17]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[16]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[16]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[15]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[15]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[14]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[14]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[13]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[13]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_MUL_HH[32]                                       ; Lost Fanouts              ; Briey:briey_inst|VexRiscv:axi_core_cpu|execute_to_memory_MUL_HH[32]                                                       ;
; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[11]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[11]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|axi_vgaCtrl_io_axi_ar_halfPipe_regs_payload_len[3]                                         ; Stuck at GND              ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_len[3]                                  ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter|StreamArbiter_2_:cmdArbiter|maskLocked_0 ; Stuck at VCC              ; Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter|StreamArbiter_2_:cmdArbiter|locked                     ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|memory_to_writeBack_MUL_HH[33]                                       ; Lost Fanouts              ; Briey:briey_inst|VexRiscv:axi_core_cpu|execute_to_memory_MUL_HH[33]                                                       ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_fetchPc_pcReg[0]                                    ; Stuck at GND              ; Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_69_[0]                                                                         ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_fetchPc_pcReg[1]                                    ; Stuck at GND              ; Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_69_[1]                                                                         ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|axi_vgaCtrl_io_axi_ar_halfPipe_regs_payload_len[7]                                         ; Stuck at GND              ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_len[7]                                  ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|axi_vgaCtrl_io_axi_ar_halfPipe_regs_payload_len[6]                                         ; Stuck at GND              ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_len[6]                                  ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|axi_vgaCtrl_io_axi_ar_halfPipe_regs_payload_len[5]                                         ; Stuck at GND              ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_len[5]                                  ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|axi_vgaCtrl_io_axi_ar_halfPipe_regs_payload_len[4]                                         ; Stuck at GND              ; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_len[4]                                  ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[28]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[28]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_size[0]                         ; Stuck at GND              ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|unburstify_buffer_transaction_size[0]                                        ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_burst[1]                        ; Stuck at GND              ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|unburstify_buffer_transaction_burst[1]                                       ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|axi_ram_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_burst[0]                        ; Stuck at VCC              ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|unburstify_buffer_transaction_burst[0]                                       ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_burst[1]                  ; Stuck at GND              ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_burst[1]                                 ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_burst[0]                  ; Stuck at VCC              ; Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_burst[0]                                 ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[31]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[31]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[30]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[30]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[29]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[29]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[7]                      ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[7]                                    ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[17]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[17]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[16]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[16]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[15]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[15]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[14]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[14]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[13]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[13]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[12]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[12]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[11]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[11]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[10]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[10]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[9]                      ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[9]                                    ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[8]                      ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[8]                                    ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[18]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[18]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[6]                      ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[6]                                    ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[5]                      ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[5]                                    ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[4]                      ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[4]                                    ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[3]                      ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[3]                                    ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[2]                      ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[2]                                    ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[1]                      ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[1]                                    ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[0]                      ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[0]                                    ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|BufferCC_8_:io_external_buffercc|buffers_0_clear             ; Stuck at GND              ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|BufferCC_8_:io_external_buffercc|buffers_1_clear                           ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|BufferCC_8_:io_external_buffercc|buffers_0_tick              ; Stuck at GND              ; Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|BufferCC_8_:io_external_buffercc|buffers_1_tick                            ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[28]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[28]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[9]                      ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[9]                                    ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[8]                      ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[8]                                    ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[7]                      ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[7]                                    ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[6]                      ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[6]                                    ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[5]                      ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[5]                                    ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[4]                      ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[4]                                    ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[31]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[31]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[30]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[30]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[29]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[29]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[10]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[10]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[27]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[27]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[26]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[26]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[25]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[25]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[24]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[24]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[23]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[23]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[22]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[22]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[21]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[21]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[20]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[20]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_0[19]                     ; Stuck at GND              ; Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl|BufferCC_6_:io_gpio_read_buffercc|buffers_1[19]                                   ;
;                                                                                                             ; due to stuck port data_in ;                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3257  ;
; Number of registers using Synchronous Clear  ; 215   ;
; Number of registers using Synchronous Load   ; 315   ;
; Number of registers using Asynchronous Clear ; 612   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2686  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                          ;
+-------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                           ; Fan out ;
+-------------------------------------------------------------------------------------------------------------+---------+
; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|_zz_1_                        ; 1       ;
; Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter|StreamFork_2_:streamFork_4_|_zz_1_       ; 4       ;
; Briey:briey_inst|StreamFork_3_:streamFork_4_|_zz_2_                                                         ; 2       ;
; Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter|StreamFork_2_:streamFork_4_|_zz_2_       ; 4       ;
; Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_regs_ready                             ; 36      ;
; Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter|StreamArbiter:cmdArbiter|maskLocked_1             ; 5       ;
; Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter|StreamFork:streamFork_4_|_zz_2_                   ; 3       ;
; Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter|StreamFork:streamFork_4_|_zz_1_                   ; 4       ;
; Briey:briey_inst|StreamFork_3_:streamFork_4_|_zz_1_                                                         ; 5       ;
; Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamArbiter_1_:cmdArbiter|maskLocked_2 ; 10      ;
; Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamFork_1_:streamFork_4_|_zz_2_       ; 5       ;
; Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamFork_1_:streamFork_4_|_zz_1_       ; 4       ;
; Briey:briey_inst|Axi4SharedDecoder:axi4SharedDecoder_1_|_zz_3_                                              ; 2       ;
; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|sampler_value                 ; 25      ;
; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|sampler_samples_3             ; 2       ;
; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|sampler_samples_2             ; 3       ;
; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|sampler_samples_4             ; 2       ;
; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|sampler_samples_1             ; 3       ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_flusher_start                          ; 10      ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_fetchPc_pcReg[31]                                   ; 2       ;
; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_11_                                               ; 5       ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_mstatus_MPP[1]                                             ; 1       ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_flushPending      ; 11      ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_mstatus_MPP[0]                                             ; 1       ;
; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|_zz_3_                                                ; 5       ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_100_                                                             ; 1       ;
; Total number of inverted registers = 26                                                                     ;         ;
+-------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                       ; Megafunction                                                                                                           ; Type ;
+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------+
; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|_zz_3_[0..7] ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|logic_ram_rtl_0 ; RAM  ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_13_[0..21]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0                       ; RAM  ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|_zz_10_[0..21]                                        ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|ways_0_tags_rtl_0                                        ; RAM  ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_14_[0..31]                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|ways_0_datas_rtl_0                      ; RAM  ;
; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|_zz_15_[0..7]                                                          ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|ram_symbol0_rtl_0                                                         ; RAM  ;
; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|_zz_16_[0..7]                                                          ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|ram_symbol1_rtl_0                                                         ; RAM  ;
; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|_zz_17_[0..7]                                                          ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|ram_symbol2_rtl_0                                                         ; RAM  ;
; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|_zz_18_[0..7]                                                          ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|ram_symbol3_rtl_0                                                         ; RAM  ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_172_[0..31]                                                              ; Briey:briey_inst|VexRiscv:axi_core_cpu|RegFilePlugin_regFile_rtl_0                                                     ; RAM  ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_173_[0..31]                                                              ; Briey:briey_inst|VexRiscv:axi_core_cpu|RegFilePlugin_regFile_rtl_1                                                     ; RAM  ;
; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|_zz_24_[0]                          ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|ram_rtl_0                              ; RAM  ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|_zz_26_[0..7]                                         ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|ways_0_data_symbol3_rtl_0                                ; RAM  ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|_zz_25_[0..7]                                         ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|ways_0_data_symbol2_rtl_0                                ; RAM  ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|_zz_24_[0..7]                                         ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|ways_0_data_symbol1_rtl_0                                ; RAM  ;
; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|_zz_23_[0..7]                                         ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|ways_0_data_symbol0_rtl_0                                ; RAM  ;
; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|_zz_3_[0..7]           ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|logic_ram_rtl_0           ; RAM  ;
+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instruction[0]                                                     ;
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |A_ESTF|Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_readArea_shifter[25]                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|bitTimer_counter[0]                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_rsp_m2sPipe_rData_rowColumn[6]             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|break_counter[0]                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_beat[4]                                          ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|unburstify_buffer_transaction_addr[4]                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |A_ESTF|Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_idcodeArea_shifter[10]                                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|axi_core_cpu_dBus_cmd_m2sPipe_rData_address[3]                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|DebugPlugin_busReadDataReg[1]                                                  ;
; 3:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|DebugPlugin_busReadDataReg[5]                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|unburstify_buffer_beat[7]                                                ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |A_ESTF|Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|unburstify_buffer_beat[0]                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|Axi4SharedDecoder:axi4SharedDecoder_1_|Axi4SharedErrorSlave:errorSlave|remaining[5]                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_66_                                                                        ;
; 3:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |A_ESTF|Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|memCmdCounter[1]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|execute_to_memory_SHIFT_RIGHT[15]                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_mepc[11]                                                             ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|memory_DivPlugin_div_counter_value[1]                                          ;
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; Yes        ; |A_ESTF|Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|Timer:timerA|counter[6]                                                ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |A_ESTF|Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|Timer_1_:timerB|counter[9]                                             ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |A_ESTF|Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|Timer_1_:timerC|counter[6]                                             ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |A_ESTF|Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|Timer_1_:timerD|counter[15]                                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |A_ESTF|Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|h_counter[0]                                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|memory_DivPlugin_rs1[28]                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|resetCtrl_systemResetCounter[5]                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|Axi4SharedDecoder:axi4SharedDecoder_1_|Axi4SharedErrorSlave:errorSlave|remaining[2]                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|_zz_10_[27]                            ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|lineLoader_flushCounter[1]             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|chip_sdram_ADDR[5]                                  ;
; 3:1                ; 21 bits   ; 42 LEs        ; 42 LEs               ; 0 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|axi_sdramCtrl_io_axi_arbiter_io_output_arw_halfPipe_regs_payload_addr[9]                             ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|axi4SharedDecoder_1__io_input_r_m2sPipe_rData_data[6]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|JtagBridge:jtagBridge_1_|jtag_tap_instructionShift[3]                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|Axi4ReadOnlyDecoder_1_:axi_vgaCtrl_io_axi_decoder|Axi4ReadOnlyErrorSlave_1_:errorSlave|remaining[0]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_2_|Axi4ReadOnlyErrorSlave:errorSlave|remaining[0]            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_interrupt_code[2]                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageA_request_data[29]                                 ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|execute_to_memory_SHIFT_RIGHT[7]                                               ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |A_ESTF|Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl|v_counter[4]                                                ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|stageB_mmuRsp_physicalAddress[7]                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|memory_DivPlugin_accumulator[8]                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_0_precharge_counter[0] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_1_precharge_counter[0] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_2_precharge_counter[0] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_3_precharge_counter[0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|execute_to_memory_SHIFT_RIGHT[3]                                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_mepc[1]                                                              ;
; 5:1                ; 26 bits   ; 78 LEs        ; 52 LEs               ; 26 LEs                 ; Yes        ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_mepc[5]                                                              ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS2[31]                                                      ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|decode_to_execute_RS1[21]                                                      ;
; 10:1               ; 3 bits    ; 18 LEs        ; 15 LEs               ; 3 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_148_[0]                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_code[2]                           ;
; 5:1                ; 30 bits   ; 90 LEs        ; 60 LEs               ; 30 LEs                 ; Yes        ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[12]                       ;
; 8:1                ; 19 bits   ; 95 LEs        ; 76 LEs               ; 19 LEs                 ; Yes        ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_fetchPc_pcReg[25]                                             ;
; 14:1               ; 6 bits    ; 54 LEs        ; 24 LEs               ; 30 LEs                 ; Yes        ; |A_ESTF|Briey:briey_inst|Axi4SharedToApb3Bridge:axi_apbBridge|readedData[23]                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_write_counter[2]             ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|bitCounter_value[0]                     ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|tickCounter_value[1]                    ;
; 15:1               ; 8 bits    ; 80 LEs        ; 32 LEs               ; 48 LEs                 ; Yes        ; |A_ESTF|Briey:briey_inst|Axi4SharedToApb3Bridge:axi_apbBridge|readedData[27]                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_1_active_counter[1]    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_2_active_counter[0]    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_3_active_counter[0]    ;
; 77:1               ; 5 bits    ; 255 LEs       ; 45 LEs               ; 210 LEs                ; Yes        ; |A_ESTF|Briey:briey_inst|Axi4SharedToApb3Bridge:axi_apbBridge|readedData[10]                                                  ;
; 77:1               ; 2 bits    ; 102 LEs       ; 32 LEs               ; 70 LEs                 ; Yes        ; |A_ESTF|Briey:briey_inst|Axi4SharedToApb3Bridge:axi_apbBridge|readedData[8]                                                   ;
; 78:1               ; 4 bits    ; 208 LEs       ; 40 LEs               ; 168 LEs                ; Yes        ; |A_ESTF|Briey:briey_inst|Axi4SharedToApb3Bridge:axi_apbBridge|readedData[4]                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|bubbleInserter_timings_banks_0_active_counter[1]    ;
; 82:1               ; 2 bits    ; 108 LEs       ; 36 LEs               ; 72 LEs                 ; Yes        ; |A_ESTF|Briey:briey_inst|Axi4SharedToApb3Bridge:axi_apbBridge|readedData[1]                                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|CsrPlugin_mstatus_MPP[1]                                                       ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|Mux0                                                ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|Mux106                                                                         ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|Mux125                                                                         ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|Mux124                                                                         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|Mux94                                                                          ;
; 4:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|Mux78                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |A_ESTF|Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|_zz_20_[0]                                                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_301_[0]                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_277_                                                                       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|execute_BranchPlugin_branch_src2[17]                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|execute_BranchPlugin_branch_src2[4]                                            ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|dataWriteCmd_payload_address[2]                         ;
; 3:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|Selector35                                                                     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; No         ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|dataWriteCmd_payload_address[9]                         ;
; 5:1                ; 32 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|dataWriteCmd_payload_data[5]                            ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; No         ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|_zz_32_[8]                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|frontend_rsp_m2sPipe_rData_task                     ;
; 6:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|lastStageRegFileWrite_payload_data[10]                                         ;
; 8:1                ; 9 bits    ; 45 LEs        ; 36 LEs               ; 9 LEs                  ; No         ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_iBusRsp_stages_0_input_payload[4]                             ;
; 8:1                ; 7 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; No         ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|lastStageRegFileWrite_payload_data[6]                                          ;
; 6:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |A_ESTF|Briey:briey_inst|VexRiscv:axi_core_cpu|lastStageRegFileWrite_payload_data[31]                                         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|Selector4                                           ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |A_ESTF|Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|Selector5                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |A_ESTF|Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx|Selector1                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Source assignments for Briey:briey_inst|VexRiscv:axi_core_cpu                                      ;
+------------------------------+-------+------+------------------------------------------------------+
; Assignment                   ; Value ; From ; To                                                   ;
+------------------------------+-------+------+------------------------------------------------------+
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[31]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[31]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[30]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[30]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[29]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[29]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[28]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[28]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[27]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[27]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[26]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[26]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[25]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[25]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[24]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[24]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[23]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[23]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[22]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[22]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[21]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[21]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[20]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[20]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[19]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[19]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[18]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[18]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[17]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[17]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[16]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[16]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[15]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[15]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[14]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[14]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[13]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[13]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[12]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[12]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[11]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[11]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[10]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[10]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[9]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[9]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[8]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[8]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[7]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[7]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[6]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[6]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[5]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[5]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[4]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[4]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[3]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[3]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[2]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[2]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[1]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[1]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS1[0]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS1[0]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[31]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[31]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[30]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[30]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[29]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[29]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[28]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[28]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[27]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[27]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[26]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[26]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[25]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[25]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[24]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[24]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[23]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[23]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[22]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[22]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[21]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[21]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[20]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[20]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[19]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[19]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[18]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[18]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[17]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[17]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[16]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[16]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[15]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[15]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[14]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[14]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[13]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[13]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[12]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[12]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[11]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[11]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[10]                                      ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[10]                                      ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[9]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[9]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[8]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[8]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[7]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[7]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[6]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[6]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[5]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[5]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[4]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[4]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[3]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[3]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[2]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[2]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[1]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[1]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; execute_RS2[0]                                       ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; execute_RS2[0]                                       ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[31] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[31] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[30] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[30] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[29] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[29] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[28] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[28] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[27] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[27] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[26] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[26] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[25] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[25] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[24] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[24] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[23] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[23] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[22] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[22] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[21] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[21] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[20] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[20] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[19] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[19] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[18] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[18] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[17] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[17] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[16] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[16] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[15] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[15] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[14] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[14] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[13] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[13] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[12] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[12] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[11] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[11] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[10] ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[10] ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[9]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[9]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[8]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[8]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[7]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[7]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[6]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[6]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[5]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[5]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[4]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[4]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[3]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[3]  ;
; IGNORE_LCELL_BUFFERS         ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[2]  ;
; REMOVE_REDUNDANT_LOGIC_CELLS ; off   ; -    ; IBusCachedPlugin_predictionJumpInterface_payload[2]  ;
+------------------------------+-------+------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache ;
+-------------------+-------+------+--------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                 ;
+-------------------+-------+------+--------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[31]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[30]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[29]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[28]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[27]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[26]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[25]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[24]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[23]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[22]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[21]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[20]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[19]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[18]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[17]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[16]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[15]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[14]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[13]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[12]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[11]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[10]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[9]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[8]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[7]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[6]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_address[5]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_wordIndex[2]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_wordIndex[1]                                            ;
; PRESERVE_REGISTER ; on    ; -    ; lineLoader_wordIndex[0]                                            ;
+-------------------+-------+------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|altsyncram:logic_ram_rtl_0|altsyncram_mpg1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0|altsyncram_isd1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0|altsyncram_02e1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                   ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                    ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol0_rtl_0|altsyncram_glj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol1_rtl_0|altsyncram_hlj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol2_rtl_0|altsyncram_ilj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol3_rtl_0|altsyncram_jlj1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Briey:briey_inst|VexRiscv:axi_core_cpu|altsyncram:RegFilePlugin_regFile_rtl_0|altsyncram_esg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Briey:briey_inst|VexRiscv:axi_core_cpu|altsyncram:RegFilePlugin_regFile_rtl_1|altsyncram_esg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0|altsyncram_qvc1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                           ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                            ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol3_rtl_0|altsyncram_6vd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol2_rtl_0|altsyncram_6vd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol1_rtl_0|altsyncram_6vd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol0_rtl_0|altsyncram_6vd1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                         ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                          ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|altsyncram:logic_ram_rtl_0|altsyncram_mpg1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 2                     ; Signed Integer            ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 2000                  ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|altsyncram:logic_ram_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                                ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                                                ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                                ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                                                ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_mpg1      ; Untyped                                                                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                          ;
; WIDTH_A                            ; 22                   ; Untyped                                                                                          ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                                          ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                          ;
; WIDTH_B                            ; 22                   ; Untyped                                                                                          ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                                          ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_isd1      ; Untyped                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                         ;
; WIDTH_A                            ; 22                   ; Untyped                                                                         ;
; WIDTHAD_A                          ; 7                    ; Untyped                                                                         ;
; NUMWORDS_A                         ; 128                  ; Untyped                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 22                   ; Untyped                                                                         ;
; WIDTHAD_B                          ; 7                    ; Untyped                                                                         ;
; NUMWORDS_B                         ; 128                  ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_isd1      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                              ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                           ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                           ;
; WIDTH_A                            ; 32                   ; Untyped                                                                                           ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                           ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                           ;
; WIDTH_B                            ; 32                   ; Untyped                                                                                           ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                           ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_02e1      ; Untyped                                                                                           ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol0_rtl_0 ;
+------------------------------------+-----------------------------------------------------+---------------------------------+
; Parameter Name                     ; Value                                               ; Type                            ;
+------------------------------------+-----------------------------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                   ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                                                  ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                 ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                                                  ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                 ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                                                   ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT                                           ; Untyped                         ;
; WIDTH_A                            ; 8                                                   ; Untyped                         ;
; WIDTHAD_A                          ; 10                                                  ; Untyped                         ;
; NUMWORDS_A                         ; 1024                                                ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                        ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                                                ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                                                ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                                                ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                                                ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                                                ; Untyped                         ;
; WIDTH_B                            ; 8                                                   ; Untyped                         ;
; WIDTHAD_B                          ; 10                                                  ; Untyped                         ;
; NUMWORDS_B                         ; 1024                                                ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                                              ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                              ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                              ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                                              ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                        ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                                              ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                                                ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                                                ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                                                ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                                                ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                                                ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                                                ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                                                   ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                                                   ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                                ; Untyped                         ;
; BYTE_SIZE                          ; 8                                                   ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                ; Untyped                         ;
; INIT_FILE                          ; db/A_ESTF.ram0_Axi4SharedOnChipRam_b806f7b6.hdl.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                              ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                                                   ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                              ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                              ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                              ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                              ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                     ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                     ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                                               ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                               ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                                                   ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                                        ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_glj1                                     ; Untyped                         ;
+------------------------------------+-----------------------------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol1_rtl_0 ;
+------------------------------------+-----------------------------------------------------+---------------------------------+
; Parameter Name                     ; Value                                               ; Type                            ;
+------------------------------------+-----------------------------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                   ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                                                  ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                 ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                                                  ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                 ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                                                   ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT                                           ; Untyped                         ;
; WIDTH_A                            ; 8                                                   ; Untyped                         ;
; WIDTHAD_A                          ; 10                                                  ; Untyped                         ;
; NUMWORDS_A                         ; 1024                                                ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                        ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                                                ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                                                ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                                                ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                                                ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                                                ; Untyped                         ;
; WIDTH_B                            ; 8                                                   ; Untyped                         ;
; WIDTHAD_B                          ; 10                                                  ; Untyped                         ;
; NUMWORDS_B                         ; 1024                                                ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                                              ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                              ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                              ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                                              ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                        ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                                              ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                                                ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                                                ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                                                ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                                                ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                                                ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                                                ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                                                   ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                                                   ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                                ; Untyped                         ;
; BYTE_SIZE                          ; 8                                                   ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                ; Untyped                         ;
; INIT_FILE                          ; db/A_ESTF.ram1_Axi4SharedOnChipRam_b806f7b6.hdl.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                              ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                                                   ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                              ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                              ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                              ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                              ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                     ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                     ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                                               ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                               ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                                                   ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                                        ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_hlj1                                     ; Untyped                         ;
+------------------------------------+-----------------------------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol2_rtl_0 ;
+------------------------------------+-----------------------------------------------------+---------------------------------+
; Parameter Name                     ; Value                                               ; Type                            ;
+------------------------------------+-----------------------------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                   ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                                                  ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                 ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                                                  ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                 ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                                                   ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT                                           ; Untyped                         ;
; WIDTH_A                            ; 8                                                   ; Untyped                         ;
; WIDTHAD_A                          ; 10                                                  ; Untyped                         ;
; NUMWORDS_A                         ; 1024                                                ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                        ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                                                ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                                                ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                                                ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                                                ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                                                ; Untyped                         ;
; WIDTH_B                            ; 8                                                   ; Untyped                         ;
; WIDTHAD_B                          ; 10                                                  ; Untyped                         ;
; NUMWORDS_B                         ; 1024                                                ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                                              ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                              ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                              ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                                              ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                        ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                                              ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                                                ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                                                ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                                                ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                                                ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                                                ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                                                ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                                                   ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                                                   ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                                ; Untyped                         ;
; BYTE_SIZE                          ; 8                                                   ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                ; Untyped                         ;
; INIT_FILE                          ; db/A_ESTF.ram2_Axi4SharedOnChipRam_b806f7b6.hdl.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                              ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                                                   ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                              ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                              ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                              ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                              ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                     ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                     ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                                               ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                               ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                                                   ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                                        ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_ilj1                                     ; Untyped                         ;
+------------------------------------+-----------------------------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol3_rtl_0 ;
+------------------------------------+-----------------------------------------------------+---------------------------------+
; Parameter Name                     ; Value                                               ; Type                            ;
+------------------------------------+-----------------------------------------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                   ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                                                  ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                 ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                                                  ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                 ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                                                   ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT                                           ; Untyped                         ;
; WIDTH_A                            ; 8                                                   ; Untyped                         ;
; WIDTHAD_A                          ; 10                                                  ; Untyped                         ;
; NUMWORDS_A                         ; 1024                                                ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED                                        ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                                                ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                                                ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                                                ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                                                ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                                                ; Untyped                         ;
; WIDTH_B                            ; 8                                                   ; Untyped                         ;
; WIDTHAD_B                          ; 10                                                  ; Untyped                         ;
; NUMWORDS_B                         ; 1024                                                ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                                              ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                              ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                                              ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1                                              ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED                                        ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                                              ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                                                ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                                                ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                                                ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                                                ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                                                ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                                                ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                                                   ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                                                   ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                                                ; Untyped                         ;
; BYTE_SIZE                          ; 8                                                   ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                           ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                ; Untyped                         ;
; INIT_FILE                          ; db/A_ESTF.ram3_Axi4SharedOnChipRam_b806f7b6.hdl.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                                              ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                                                   ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                              ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                              ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                              ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                              ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                     ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                     ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                                               ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                               ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                                                   ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone IV E                                        ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_jlj1                                     ; Untyped                         ;
+------------------------------------+-----------------------------------------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Briey:briey_inst|VexRiscv:axi_core_cpu|altsyncram:RegFilePlugin_regFile_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 32                   ; Untyped                                                            ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                            ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 32                   ; Untyped                                                            ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_esg1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Briey:briey_inst|VexRiscv:axi_core_cpu|altsyncram:RegFilePlugin_regFile_rtl_1 ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                            ;
; WIDTH_A                            ; 32                   ; Untyped                                                            ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                            ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 32                   ; Untyped                                                            ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_esg1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                      ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                   ;
; WIDTH_A                            ; 1                    ; Untyped                                                                                   ;
; WIDTHAD_A                          ; 9                    ; Untyped                                                                                   ;
; NUMWORDS_A                         ; 512                  ; Untyped                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                   ;
; WIDTHAD_B                          ; 9                    ; Untyped                                                                                   ;
; NUMWORDS_B                         ; 512                  ; Untyped                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_qvc1      ; Untyped                                                                                   ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol3_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                 ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                 ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_6vd1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol2_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                 ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                 ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_6vd1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol1_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                 ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                 ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_6vd1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol0_rtl_0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                 ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                 ;
; WIDTHAD_A                          ; 10                   ; Untyped                                                                                 ;
; NUMWORDS_A                         ; 1024                 ; Untyped                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                 ;
; WIDTHAD_B                          ; 10                   ; Untyped                                                                                 ;
; NUMWORDS_B                         ; 1024                 ; Untyped                                                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_6vd1      ; Untyped                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|altsyncram:logic_ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                      ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                      ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                                      ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                      ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                                      ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_mpg1      ; Untyped                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Briey:briey_inst|VexRiscv:axi_core_cpu|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                   ;
+------------------------------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 16           ; Untyped                                ;
; LPM_WIDTHB                                     ; 16           ; Untyped                                ;
; LPM_WIDTHP                                     ; 32           ; Untyped                                ;
; LPM_WIDTHR                                     ; 32           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                ;
; LATENCY                                        ; 0            ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                ;
; USE_EAB                                        ; OFF          ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                ;
+------------------------------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Briey:briey_inst|VexRiscv:axi_core_cpu|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                   ;
+------------------------------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 17           ; Untyped                                ;
; LPM_WIDTHB                                     ; 17           ; Untyped                                ;
; LPM_WIDTHP                                     ; 34           ; Untyped                                ;
; LPM_WIDTHR                                     ; 34           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                ;
; LATENCY                                        ; 0            ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                ;
; USE_EAB                                        ; OFF          ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                ;
; CBXI_PARAMETER                                 ; mult_76t     ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                ;
+------------------------------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Briey:briey_inst|VexRiscv:axi_core_cpu|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                   ;
+------------------------------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 17           ; Untyped                                ;
; LPM_WIDTHB                                     ; 17           ; Untyped                                ;
; LPM_WIDTHP                                     ; 34           ; Untyped                                ;
; LPM_WIDTHR                                     ; 34           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                ;
; LATENCY                                        ; 0            ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                ;
; USE_EAB                                        ; OFF          ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                ;
; CBXI_PARAMETER                                 ; mult_76t     ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                ;
+------------------------------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Briey:briey_inst|VexRiscv:axi_core_cpu|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+----------------------------------------+
; Parameter Name                                 ; Value        ; Type                                   ;
+------------------------------------------------+--------------+----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTHA                                     ; 17           ; Untyped                                ;
; LPM_WIDTHB                                     ; 17           ; Untyped                                ;
; LPM_WIDTHP                                     ; 34           ; Untyped                                ;
; LPM_WIDTHR                                     ; 34           ; Untyped                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                ;
; LATENCY                                        ; 0            ; Untyped                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                ;
; USE_EAB                                        ; OFF          ; Untyped                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                ;
; CBXI_PARAMETER                                 ; mult_76t     ; Untyped                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                ;
+------------------------------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                              ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 16                                                                                                                                ;
; Entity Instance                           ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|altsyncram:logic_ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                          ;
; Entity Instance                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 22                                                                                                                                ;
;     -- NUMWORDS_A                         ; 128                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 22                                                                                                                                ;
;     -- NUMWORDS_B                         ; 128                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_tags_rtl_0                                        ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 22                                                                                                                                ;
;     -- NUMWORDS_A                         ; 128                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 22                                                                                                                                ;
;     -- NUMWORDS_B                         ; 128                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0                      ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                                                                ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol0_rtl_0                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol1_rtl_0                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol2_rtl_0                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol3_rtl_0                                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|altsyncram:RegFilePlugin_regFile_rtl_0                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                                                                ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                          ;
; Entity Instance                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|altsyncram:RegFilePlugin_regFile_rtl_1                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 32                                                                                                                                ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 32                                                                                                                                ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                          ;
; Entity Instance                           ; Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 1                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 512                                                                                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 512                                                                                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol3_rtl_0                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol2_rtl_0                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol1_rtl_0                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol0_rtl_0                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1024                                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                         ;
; Entity Instance                           ; Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|altsyncram:logic_ram_rtl_0           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_A                         ; 16                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                                 ;
;     -- NUMWORDS_B                         ; 16                                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                          ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                ;
+---------------------------------------+-------------------------------------------------------+
; Name                                  ; Value                                                 ;
+---------------------------------------+-------------------------------------------------------+
; Number of entity instances            ; 4                                                     ;
; Entity Instance                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 16                                                    ;
;     -- LPM_WIDTHB                     ; 16                                                    ;
;     -- LPM_WIDTHP                     ; 32                                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                    ;
;     -- USE_EAB                        ; OFF                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                    ;
; Entity Instance                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 17                                                    ;
;     -- LPM_WIDTHB                     ; 17                                                    ;
;     -- LPM_WIDTHP                     ; 34                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                    ;
;     -- USE_EAB                        ; OFF                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                    ;
; Entity Instance                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 17                                                    ;
;     -- LPM_WIDTHB                     ; 17                                                    ;
;     -- LPM_WIDTHP                     ; 34                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                    ;
;     -- USE_EAB                        ; OFF                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                    ;
; Entity Instance                       ; Briey:briey_inst|VexRiscv:axi_core_cpu|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 17                                                    ;
;     -- LPM_WIDTHB                     ; 17                                                    ;
;     -- LPM_WIDTHP                     ; 34                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                    ;
;     -- USE_EAB                        ; OFF                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                    ;
+---------------------------------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|Apb3Router:apb3Router_1_"                                                               ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                             ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_outputs_0_PADDR[19..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_1_PADDR[19..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_2_PADDR[19..5] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_2_PSLVERROR    ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_outputs_3_PADDR[19..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_4_PADDR[19..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_4_PSLVERROR    ; Input  ; Info     ; Stuck at GND                                                                        ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                               ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; io_flush     ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; io_occupancy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter|StreamFork_2_:streamFork_4_"           ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                             ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_outputs_1_payload_addr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_1_payload_id    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_1_payload_len   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_1_payload_size  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_1_payload_burst ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter|StreamArbiter_2_:cmdArbiter" ;
+-------------+--------+----------+------------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                                  ;
+-------------+--------+----------+------------------------------------------------------------------------------------------+
; io_chosenOH ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.      ;
+-------------+--------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter"                                                   ;
+----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                   ; Type   ; Severity ; Details                                                                             ;
+----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_sharedInputs_0_arw_payload_id       ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_sharedInputs_0_arw_payload_burst[1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_sharedInputs_0_arw_payload_burst[0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_sharedInputs_0_b_payload_id         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_sharedInputs_0_r_payload_id         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                               ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; io_flush     ; Input  ; Info     ; Stuck at GND                                                                                                                          ;
; io_occupancy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                   ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamFork_1_:streamFork_4_"           ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                             ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_outputs_1_payload_addr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_1_payload_id    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_1_payload_len   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_1_payload_size  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_1_payload_burst ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamArbiter_1_:cmdArbiter"          ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                             ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_inputs_0_payload_write ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_inputs_1_payload_write ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_chosen                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_chosenOH[0]            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter"                                                   ;
+----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                   ; Type   ; Severity ; Details                                                                             ;
+----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_readInputs_0_ar_payload_id          ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_readInputs_0_ar_payload_size[2]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_readInputs_0_ar_payload_size[1]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_readInputs_0_ar_payload_size[0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_readInputs_0_r_payload_id           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_readInputs_1_ar_payload_id          ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_readInputs_1_ar_payload_burst[1]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_readInputs_1_ar_payload_burst[0]    ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_readInputs_1_r_payload_id           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_readInputs_1_r_payload_resp         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_sharedInputs_0_arw_payload_id       ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_sharedInputs_0_arw_payload_burst[1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_sharedInputs_0_arw_payload_burst[0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_sharedInputs_0_b_payload_id         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_sharedInputs_0_r_payload_id         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                      ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; io_flush     ; Input  ; Info     ; Stuck at GND                                                                                                                 ;
; io_occupancy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                          ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter|StreamFork:streamFork_4_"                       ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                       ; Type   ; Severity ; Details                                                                             ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_outputs_1_payload_addr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_1_payload_id    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_1_payload_len   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_1_payload_size  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_1_payload_burst ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter|StreamArbiter:cmdArbiter"                      ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                             ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_inputs_0_payload_write ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_chosen                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_chosenOH[0]            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter"                                                            ;
+----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                   ; Type   ; Severity ; Details                                                                             ;
+----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_readInputs_0_ar_payload_id          ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_readInputs_0_ar_payload_size[2]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_readInputs_0_ar_payload_size[1]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_readInputs_0_ar_payload_size[0]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_readInputs_0_r_payload_id           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_sharedInputs_0_arw_payload_id       ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_sharedInputs_0_arw_payload_burst[1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_sharedInputs_0_arw_payload_burst[0] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_sharedInputs_0_b_payload_id         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_sharedInputs_0_r_payload_id         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|Axi4ReadOnlyDecoder_1_:axi_vgaCtrl_io_axi_decoder|Axi4ReadOnlyErrorSlave_1_:errorSlave" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                 ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+
; io_axi_r_payload_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.     ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|Axi4ReadOnlyDecoder_1_:axi_vgaCtrl_io_axi_decoder"                                                 ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_outputs_0_ar_payload_addr[31..26] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_0_ar_payload_cache        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_0_ar_payload_prot         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|Axi4SharedDecoder:axi4SharedDecoder_1_|Axi4SharedErrorSlave:errorSlave"             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_axi_r_payload_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|Axi4SharedDecoder:axi4SharedDecoder_1_"                                                                   ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                        ; Type   ; Severity ; Details                                                                             ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_input_arw_payload_len[7..3]              ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_input_arw_payload_size[2]                ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_input_arw_payload_size[1]                ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_input_arw_payload_size[0]                ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_input_arw_payload_cache                  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_input_arw_payload_prot[2]                ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_input_arw_payload_prot[1]                ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_input_arw_payload_prot[0]                ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_input_b_ready                            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_input_b_payload_resp                     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_input_r_ready                            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_input_r_payload_last                     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_sharedOutputs_0_arw_payload_addr[31..26] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_sharedOutputs_0_arw_payload_cache        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_sharedOutputs_0_arw_payload_prot         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_sharedOutputs_1_arw_payload_addr[31..20] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_sharedOutputs_1_arw_payload_cache        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_sharedOutputs_1_arw_payload_prot         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_sharedOutputs_2_arw_payload_addr[31..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_sharedOutputs_2_arw_payload_cache        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_sharedOutputs_2_arw_payload_prot         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_2_|Axi4ReadOnlyErrorSlave:errorSlave"       ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_axi_r_payload_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_2_"                                                        ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                 ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_input_ar_payload_len[2..0]        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_input_ar_payload_len[7..3]        ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_input_ar_payload_burst[1]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_input_ar_payload_burst[0]         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_input_ar_payload_cache            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_input_ar_payload_prot[2..1]       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_input_ar_payload_prot[0]          ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_input_r_ready                     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_input_r_payload_last              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_0_ar_payload_addr[31..26] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_0_ar_payload_cache        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_0_ar_payload_prot         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_1_ar_payload_addr[31..12] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_1_ar_payload_cache        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_1_ar_payload_prot         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|SystemDebugger:systemDebugger_1_"                                                               ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                              ; Type   ; Severity ; Details                                                                             ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_mem_cmd_payload_address[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_mem_cmd_payload_size           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|StreamFork_3_:streamFork_4_"                                                               ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                         ; Type   ; Severity ; Details                                                                             ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_outputs_0_payload_data    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_0_payload_mask    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_1_payload_address ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_outputs_1_payload_length  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_"                                                            ;
+--------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                       ; Type   ; Severity ; Details                                                                             ;
+--------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_cpu_memory_mmuBus_cmd_isValid           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_memory_mmuBus_cmd_bypassTranslation ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_memory_mmuBus_rsp_allowRead         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_memory_mmuBus_rsp_allowWrite        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_memory_mmuBus_rsp_allowExecute      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_memory_mmuBus_rsp_exception         ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_memory_mmuBus_rsp_refilling         ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_memory_mmuBus_end                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_memory_mmuBus_busy                  ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_writeBack_isUser                    ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_writeBack_isWrite                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache"                                          ;
+-------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                      ; Type   ; Severity ; Details                                                                             ;
+-------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_cpu_prefetch_pc[1..0]                  ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_fetch_data[31..25]                 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_fetch_data[14..0]                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_fetch_mmuBus_cmd_isValid           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_fetch_mmuBus_cmd_bypassTranslation ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_fetch_mmuBus_rsp_allowRead         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_fetch_mmuBus_rsp_allowWrite        ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_fetch_mmuBus_rsp_allowExecute      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; io_cpu_fetch_mmuBus_rsp_exception         ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_fetch_mmuBus_rsp_refilling         ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_fetch_mmuBus_end                   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_fetch_mmuBus_busy                  ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_cpu_fetch_physicalAddress              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_cpu_decode_isUser                      ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|VexRiscv:axi_core_cpu"                                                              ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; softwareInterrupt     ; Input  ; Info     ; Stuck at GND                                                                        ;
; iBus_cmd_payload_size ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|PulseCCByToggle:pulseCCByToggle_1_|BufferCC:inArea_target_buffercc" ;
+------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                 ;
+------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; io_initial ; Input ; Info     ; Stuck at GND                                                                                            ;
+------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc" ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                        ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; io_initial ; Input ; Info     ; Stuck at GND                                                                                                   ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc" ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                        ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; io_initial ; Input ; Info     ; Stuck at GND                                                                                                   ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo"                ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                             ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+
; io_push_ready    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_pushOccupancy ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; io_popOccupancy  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy"  ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; io_flush        ; Input  ; Info     ; Stuck at GND                                                                        ;
; io_availability ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy" ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                      ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------+
; io_push_ready   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; io_flush        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; io_availability ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|BufferCC:io_rxd_buffercc" ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                            ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------+
; io_initial ; Input ; Info     ; Stuck at GND                                                                                       ;
+------------+-------+----------+----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx"        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; io_rts ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx" ;
+--------+-------+----------+-------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                       ;
+--------+-------+----------+-------------------------------------------------------------------------------+
; io_cts ; Input ; Info     ; Stuck at GND                                                                  ;
+--------+-------+----------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl"                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; io_interrupt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|Apb3Gpio:axi_gpioBCtrl"                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; io_value ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|Apb3Gpio:axi_gpioACtrl"                                                ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; io_value ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|StreamFifoLowLatency:chip_backupIn_fifo" ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                           ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------+
; io_push_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
; io_flush      ; Input  ; Info     ; Stuck at GND                                                                                      ;
; io_occupancy  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.               ;
+---------------+--------+----------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Briey:briey_inst"                                                                                                                                               ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; io_gpioA_write[31..8]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; io_gpioA_writeEnable    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                          ;
; io_gpioB_read           ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; io_gpioB_write          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; io_gpioB_writeEnable    ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; io_timerExternal_clear  ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; io_timerExternal_tick   ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; io_sdram_DQ_writeEnable ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (1 bits) it drives; bit(s) "io_sdram_DQ_writeEnable[15..1]" have no fanouts ;
; io_vga_vSync            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; io_vga_hSync            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; io_vga_colorEn          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; io_vga_color_r          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; io_vga_color_g          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; io_vga_color_b          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "pll:pll_inst"            ;
+--------+--------+----------+------------------------+
; Port   ; Type   ; Severity ; Details                ;
+--------+--------+----------+------------------------+
; locked ; Output ; Info     ; Explicitly unconnected ;
+--------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 155                         ;
; cycloneiii_ff         ; 3257                        ;
;     CLR               ; 294                         ;
;     CLR SCLR          ; 20                          ;
;     CLR SLD           ; 22                          ;
;     ENA               ; 2034                        ;
;     ENA CLR           ; 238                         ;
;     ENA CLR SCLR      ; 19                          ;
;     ENA CLR SCLR SLD  ; 19                          ;
;     ENA SCLR          ; 136                         ;
;     ENA SCLR SLD      ; 4                           ;
;     ENA SLD           ; 236                         ;
;     SCLR              ; 17                          ;
;     SLD               ; 34                          ;
;     plain             ; 184                         ;
; cycloneiii_io_obuf    ; 98                          ;
; cycloneiii_lcell_comb ; 4472                        ;
;     arith             ; 676                         ;
;         2 data inputs ; 361                         ;
;         3 data inputs ; 315                         ;
;     normal            ; 3796                        ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 143                         ;
;         2 data inputs ; 295                         ;
;         3 data inputs ; 944                         ;
;         4 data inputs ; 2412                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 221                         ;
;                       ;                             ;
; Max LUT depth         ; 11.90                       ;
; Average LUT depth     ; 4.64                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition
    Info: Processing started: Sat Oct 31 19:41:37 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off A_ESTF -c A_ESTF
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 24 processors detected
Warning (10890): Verilog HDL Attribute warning at Briey.v(3259): overriding existing value for attribute "syn_keep" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 3259
Warning (10890): Verilog HDL Attribute warning at Briey.v(3269): overriding existing value for attribute "syn_keep" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 3269
Warning (10890): Verilog HDL Attribute warning at Briey.v(8373): overriding existing value for attribute "syn_keep" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8373
Warning (10890): Verilog HDL Attribute warning at Briey.v(8419): overriding existing value for attribute "syn_keep" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8419
Warning (10890): Verilog HDL Attribute warning at Briey.v(8489): overriding existing value for attribute "syn_keep" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8489
Info (12021): Found 57 design units, including 57 entities, in source file src/Briey.v
    Info (12023): Found entity 1: BufferCC File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 106
    Info (12023): Found entity 2: BufferCC_1_ File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 130
    Info (12023): Found entity 3: BufferCC_2_ File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 154
    Info (12023): Found entity 4: StreamFifoLowLatency File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 178
    Info (12023): Found entity 5: UartCtrlTx File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 347
    Info (12023): Found entity 6: UartCtrlRx File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 557
    Info (12023): Found entity 7: StreamFifoCC File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 833
    Info (12023): Found entity 8: BufferCC_3_ File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 1009
    Info (12023): Found entity 9: BufferCC_5_ File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 1028
    Info (12023): Found entity 10: SdramCtrl File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 1046
    Info (12023): Found entity 11: BufferCC_6_ File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 2114
    Info (12023): Found entity 12: BufferCC_8_ File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 2133
    Info (12023): Found entity 13: Prescaler File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 2158
    Info (12023): Found entity 14: Timer File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 2178
    Info (12023): Found entity 15: Timer_1_ File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 2223
    Info (12023): Found entity 16: InterruptCtrl File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 2270
    Info (12023): Found entity 17: UartCtrl File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 2292
    Info (12023): Found entity 18: StreamFifo File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 2414
    Info (12023): Found entity 19: VideoDma File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 2562
    Info (12023): Found entity 20: BufferCC_9_ File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 3014
    Info (12023): Found entity 21: VgaCtrl File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 3032
    Info (12023): Found entity 22: PulseCCByToggle File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 3153
    Info (12023): Found entity 23: InstructionCache File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 3200
    Info (12023): Found entity 24: DataCache File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 3491
    Info (12023): Found entity 25: FlowCCByToggle File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 4208
    Info (12023): Found entity 26: Axi4ReadOnlyErrorSlave File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 4271
    Info (12023): Found entity 27: Axi4SharedErrorSlave File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 4329
    Info (12023): Found entity 28: Axi4ReadOnlyErrorSlave_1_ File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 4411
    Info (12023): Found entity 29: StreamArbiter File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 4467
    Info (12023): Found entity 30: StreamFork File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 4562
    Info (12023): Found entity 31: StreamFifoLowLatency_1_ File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 4638
    Info (12023): Found entity 32: StreamArbiter_1_ File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 4758
    Info (12023): Found entity 33: StreamFork_1_ File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 4910
    Info (12023): Found entity 34: StreamArbiter_2_ File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 4987
    Info (12023): Found entity 35: StreamFork_2_ File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 5060
    Info (12023): Found entity 36: BufferCC_10_ File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 5137
    Info (12023): Found entity 37: Axi4SharedOnChipRam File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 5155
    Info (12023): Found entity 38: Axi4SharedSdramCtrl File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 5500
    Info (12023): Found entity 39: Axi4SharedToApb3Bridge File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 5950
    Info (12023): Found entity 40: Apb3Gpio File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 6154
    Info (12023): Found entity 41: PinsecTimerCtrl File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 6250
    Info (12023): Found entity 42: Apb3UartCtrl File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 7034
    Info (12023): Found entity 43: Axi4VgaCtrl File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 7519
    Info (12023): Found entity 44: VexRiscv File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 7873
    Info (12023): Found entity 45: StreamFork_3_ File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 12653
    Info (12023): Found entity 46: BufferCC_12_ File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 12729
    Info (12023): Found entity 47: JtagBridge File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 12747
    Info (12023): Found entity 48: SystemDebugger File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 13044
    Info (12023): Found entity 49: Axi4ReadOnlyDecoder File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 13126
    Info (12023): Found entity 50: Axi4SharedDecoder File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 13296
    Info (12023): Found entity 51: Axi4ReadOnlyDecoder_1_ File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 13649
    Info (12023): Found entity 52: Axi4SharedArbiter File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 13783
    Info (12023): Found entity 53: Axi4SharedArbiter_1_ File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 14086
    Info (12023): Found entity 54: Axi4SharedArbiter_2_ File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 14440
    Info (12023): Found entity 55: Apb3Decoder File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 14673
    Info (12023): Found entity 56: Apb3Router File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 14724
    Info (12023): Found entity 57: Briey File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 14854
Info (12021): Found 1 design units, including 1 entities, in source file src/A-ESTF.v
    Info (12023): Found entity 1: A_ESTF File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll.v
    Info (12023): Found entity 1: pll File: /home/romu4/Source/soc/A-ESTF/pll/pll.v Line: 40
Warning (10037): Verilog HDL or VHDL warning at Briey.v(2895): conditional expression evaluates to a constant File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 2895
Warning (10037): Verilog HDL or VHDL warning at Briey.v(3101): conditional expression evaluates to a constant File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 3101
Warning (10037): Verilog HDL or VHDL warning at Briey.v(5718): conditional expression evaluates to a constant File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 5718
Warning (10037): Verilog HDL or VHDL warning at Briey.v(5737): conditional expression evaluates to a constant File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 5737
Info (12127): Elaborating entity "A_ESTF" for the top level hierarchy
Warning (10034): Output port "EPCS_ASDO" at A-ESTF.v(34) has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 34
Warning (10034): Output port "EPCS_DCLK" at A-ESTF.v(36) has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 36
Warning (10034): Output port "EPCS_NCSO" at A-ESTF.v(37) has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 37
Warning (10034): Output port "I2C_SCLK" at A-ESTF.v(42) has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 42
Warning (10034): Output port "ADC_CS_N" at A-ESTF.v(46) has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 46
Warning (10034): Output port "ADC_SADDR" at A-ESTF.v(47) has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 47
Warning (10034): Output port "ADC_SCLK" at A-ESTF.v(48) has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 48
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 82
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: /home/romu4/Source/soc/A-ESTF/pll/pll.v Line: 112
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: /home/romu4/Source/soc/A-ESTF/pll/pll.v Line: 112
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: /home/romu4/Source/soc/A-ESTF/pll/pll.v Line: 112
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "2000"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: /home/romu4/Source/soc/A-ESTF/db/pll_altpll.v Line: 31
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: /opt/quartus/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "Briey" for hierarchy "Briey:briey_inst" File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 133
Warning (10036): Verilog HDL or VHDL warning at Briey.v(15333): object "streamFork_4__io_outputs_0_thrown_payload_data" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 15333
Warning (10036): Verilog HDL or VHDL warning at Briey.v(15334): object "streamFork_4__io_outputs_0_thrown_payload_mask" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 15334
Warning (10036): Verilog HDL or VHDL warning at Briey.v(15336): object "streamFork_4__io_outputs_0_thrown_payload_last" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 15336
Warning (10036): Verilog HDL or VHDL warning at Briey.v(15339): object "streamFork_4__io_outputs_1_thrown_payload_wr" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 15339
Warning (10036): Verilog HDL or VHDL warning at Briey.v(15340): object "streamFork_4__io_outputs_1_thrown_payload_address" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 15340
Warning (10036): Verilog HDL or VHDL warning at Briey.v(15343): object "streamFork_4__io_outputs_1_thrown_payload_length" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 15343
Warning (10036): Verilog HDL or VHDL warning at Briey.v(15366): object "axi4SharedDecoder_1__io_input_r_m2sPipe_payload_last" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 15366
Info (12128): Elaborating entity "BufferCC_10_" for hierarchy "Briey:briey_inst|BufferCC_10_:io_asyncReset_buffercc" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 15503
Info (12128): Elaborating entity "Axi4SharedOnChipRam" for hierarchy "Briey:briey_inst|Axi4SharedOnChipRam:axi_ram" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 15535
Warning (10036): Verilog HDL or VHDL warning at Briey.v(5232): object "stage1_payload_fragment_addr" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 5232
Warning (10036): Verilog HDL or VHDL warning at Briey.v(5234): object "stage1_payload_fragment_size" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 5234
Warning (10036): Verilog HDL or VHDL warning at Briey.v(5235): object "stage1_payload_fragment_burst" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 5235
Info (12128): Elaborating entity "Axi4SharedSdramCtrl" for hierarchy "Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 15573
Warning (10036): Verilog HDL or VHDL warning at Briey.v(5622): object "bridge_axiCmd_payload_fragment_size" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 5622
Warning (10036): Verilog HDL or VHDL warning at Briey.v(5623): object "bridge_axiCmd_payload_fragment_burst" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 5623
Info (12128): Elaborating entity "SdramCtrl" for hierarchy "Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 5671
Warning (10036): Verilog HDL or VHDL warning at Briey.v(1129): object "frontend_bootRefreshCounter_willOverflow" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 1129
Warning (10036): Verilog HDL or VHDL warning at Briey.v(1232): object "chip_backupIn_ready" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 1232
Warning (10036): Verilog HDL or VHDL warning at Briey.v(1237): object "frontend_rsp_payload_task_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 1237
Warning (10036): Verilog HDL or VHDL warning at Briey.v(1238): object "frontend_state_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 1238
Warning (10036): Verilog HDL or VHDL warning at Briey.v(1239): object "bubbleInserter_cmd_payload_task_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 1239
Warning (10036): Verilog HDL or VHDL warning at Briey.v(1240): object "frontend_rsp_m2sPipe_rData_task_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 1240
Warning (10036): Verilog HDL or VHDL warning at Briey.v(1241): object "bubbleInserter_rsp_payload_task_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 1241
Warning (10036): Verilog HDL or VHDL warning at Briey.v(1242): object "_zz_10__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 1242
Warning (10036): Verilog HDL or VHDL warning at Briey.v(1243): object "chip_cmd_payload_task_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 1243
Info (10264): Verilog HDL Case Statement information at Briey.v(1418): all case item expressions in this case statement are onehot File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 1418
Info (10264): Verilog HDL Case Statement information at Briey.v(1444): all case item expressions in this case statement are onehot File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 1444
Info (10264): Verilog HDL Case Statement information at Briey.v(1481): all case item expressions in this case statement are onehot File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 1481
Info (10264): Verilog HDL Case Statement information at Briey.v(1508): all case item expressions in this case statement are onehot File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 1508
Info (10264): Verilog HDL Case Statement information at Briey.v(1531): all case item expressions in this case statement are onehot File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 1531
Info (10264): Verilog HDL Case Statement information at Briey.v(1574): all case item expressions in this case statement are onehot File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 1574
Info (10264): Verilog HDL Case Statement information at Briey.v(1702): all case item expressions in this case statement are onehot File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 1702
Info (10264): Verilog HDL Case Statement information at Briey.v(1806): all case item expressions in this case statement are onehot File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 1806
Info (10264): Verilog HDL Case Statement information at Briey.v(1971): all case item expressions in this case statement are onehot File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 1971
Info (10264): Verilog HDL Case Statement information at Briey.v(2042): all case item expressions in this case statement are onehot File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 2042
Info (12128): Elaborating entity "StreamFifoLowLatency" for hierarchy "Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|StreamFifoLowLatency:chip_backupIn_fifo" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 1269
Warning (10036): Verilog HDL or VHDL warning at Briey.v(204): object "pushPtr_willOverflow" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 204
Warning (10036): Verilog HDL or VHDL warning at Briey.v(210): object "popPtr_willOverflow" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 210
Info (12128): Elaborating entity "Axi4SharedToApb3Bridge" for hierarchy "Briey:briey_inst|Axi4SharedToApb3Bridge:axi_apbBridge" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 15608
Warning (10036): Verilog HDL or VHDL warning at Briey.v(5991): object "phase_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 5991
Info (10264): Verilog HDL Case Statement information at Briey.v(6009): all case item expressions in this case statement are onehot File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 6009
Info (10264): Verilog HDL Case Statement information at Briey.v(6024): all case item expressions in this case statement are onehot File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 6024
Info (10264): Verilog HDL Case Statement information at Briey.v(6039): all case item expressions in this case statement are onehot File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 6039
Info (10264): Verilog HDL Case Statement information at Briey.v(6054): all case item expressions in this case statement are onehot File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 6054
Info (10264): Verilog HDL Case Statement information at Briey.v(6069): all case item expressions in this case statement are onehot File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 6069
Info (10264): Verilog HDL Case Statement information at Briey.v(6085): all case item expressions in this case statement are onehot File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 6085
Info (10264): Verilog HDL Case Statement information at Briey.v(6109): all case item expressions in this case statement are onehot File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 6109
Info (10264): Verilog HDL Case Statement information at Briey.v(6136): all case item expressions in this case statement are onehot File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 6136
Info (12128): Elaborating entity "Apb3Gpio" for hierarchy "Briey:briey_inst|Apb3Gpio:axi_gpioACtrl" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 15624
Warning (10036): Verilog HDL or VHDL warning at Briey.v(6171): object "ctrl_askWrite" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 6171
Warning (10036): Verilog HDL or VHDL warning at Briey.v(6172): object "ctrl_askRead" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 6172
Warning (10036): Verilog HDL or VHDL warning at Briey.v(6174): object "ctrl_doRead" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 6174
Info (12128): Elaborating entity "BufferCC_6_" for hierarchy "Briey:briey_inst|Apb3Gpio:axi_gpioACtrl|BufferCC_6_:io_gpio_read_buffercc" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 6183
Info (12128): Elaborating entity "PinsecTimerCtrl" for hierarchy "Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 15655
Warning (10036): Verilog HDL or VHDL warning at Briey.v(6289): object "busCtrl_askWrite" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 6289
Warning (10036): Verilog HDL or VHDL warning at Briey.v(6290): object "busCtrl_askRead" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 6290
Warning (10036): Verilog HDL or VHDL warning at Briey.v(6292): object "busCtrl_doRead" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 6292
Info (12128): Elaborating entity "BufferCC_8_" for hierarchy "Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|BufferCC_8_:io_external_buffercc" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 6328
Info (12128): Elaborating entity "Prescaler" for hierarchy "Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|Prescaler:prescaler_1_" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 6335
Info (12128): Elaborating entity "Timer" for hierarchy "Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|Timer:timerA" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 6344
Info (12128): Elaborating entity "Timer_1_" for hierarchy "Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|Timer_1_:timerB" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 6353
Info (12128): Elaborating entity "InterruptCtrl" for hierarchy "Briey:briey_inst|PinsecTimerCtrl:axi_timerCtrl|InterruptCtrl:interruptCtrl_1_" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 6379
Info (12128): Elaborating entity "Apb3UartCtrl" for hierarchy "Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 15669
Warning (10036): Verilog HDL or VHDL warning at Briey.v(7082): object "busCtrl_askWrite" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 7082
Warning (10036): Verilog HDL or VHDL warning at Briey.v(7083): object "busCtrl_askRead" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 7083
Warning (10036): Verilog HDL or VHDL warning at Briey.v(7092): object "bridge_write_streamUnbuffered_ready" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 7092
Warning (10036): Verilog HDL or VHDL warning at Briey.v(7115): object "bridge_uartConfigReg_frame_stop_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 7115
Warning (10036): Verilog HDL or VHDL warning at Briey.v(7116): object "bridge_uartConfigReg_frame_parity_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 7116
Warning (10036): Verilog HDL or VHDL warning at Briey.v(7117): object "_zz_7__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 7117
Warning (10036): Verilog HDL or VHDL warning at Briey.v(7118): object "_zz_8__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 7118
Info (12128): Elaborating entity "UartCtrl" for hierarchy "Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 7155
Warning (10036): Verilog HDL or VHDL warning at Briey.v(2325): object "io_config_frame_stop_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 2325
Warning (10036): Verilog HDL or VHDL warning at Briey.v(2326): object "io_config_frame_parity_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 2326
Info (12128): Elaborating entity "UartCtrlTx" for hierarchy "Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlTx:tx" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 2343
Warning (10036): Verilog HDL or VHDL warning at Briey.v(378): object "io_configFrame_stop_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 378
Warning (10036): Verilog HDL or VHDL warning at Briey.v(379): object "io_configFrame_parity_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 379
Warning (10036): Verilog HDL or VHDL warning at Briey.v(380): object "stateMachine_state_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 380
Info (10264): Verilog HDL Case Statement information at Briey.v(436): all case item expressions in this case statement are onehot File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 436
Info (10264): Verilog HDL Case Statement information at Briey.v(455): all case item expressions in this case statement are onehot File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 455
Info (10264): Verilog HDL Case Statement information at Briey.v(482): all case item expressions in this case statement are onehot File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 482
Info (10264): Verilog HDL Case Statement information at Briey.v(528): all case item expressions in this case statement are onehot File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 528
Info (12128): Elaborating entity "UartCtrlRx" for hierarchy "Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 2358
Warning (10036): Verilog HDL or VHDL warning at Briey.v(606): object "io_configFrame_stop_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 606
Warning (10036): Verilog HDL or VHDL warning at Briey.v(607): object "io_configFrame_parity_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 607
Warning (10036): Verilog HDL or VHDL warning at Briey.v(608): object "stateMachine_state_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 608
Info (10264): Verilog HDL Case Statement information at Briey.v(662): all case item expressions in this case statement are onehot File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 662
Info (10264): Verilog HDL Case Statement information at Briey.v(739): all case item expressions in this case statement are onehot File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 739
Info (10264): Verilog HDL Case Statement information at Briey.v(800): all case item expressions in this case statement are onehot File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 800
Info (12128): Elaborating entity "BufferCC" for hierarchy "Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|UartCtrl:uartCtrl_1_|UartCtrlRx:rx|BufferCC:io_rxd_buffercc" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 631
Info (12128): Elaborating entity "StreamFifo" for hierarchy "Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 7168
Warning (10036): Verilog HDL or VHDL warning at Briey.v(2440): object "logic_pushPtr_willOverflow" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 2440
Warning (10036): Verilog HDL or VHDL warning at Briey.v(2446): object "logic_popPtr_willOverflow" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 2446
Info (12128): Elaborating entity "Axi4VgaCtrl" for hierarchy "Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 15699
Warning (10036): Verilog HDL or VHDL warning at Briey.v(7573): object "apbCtrl_askWrite" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 7573
Warning (10036): Verilog HDL or VHDL warning at Briey.v(7574): object "apbCtrl_askRead" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 7574
Warning (10036): Verilog HDL or VHDL warning at Briey.v(7576): object "apbCtrl_doRead" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 7576
Info (12128): Elaborating entity "VideoDma" for hierarchy "Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 7626
Warning (10036): Verilog HDL or VHDL warning at Briey.v(2616): object "pendingMemCmd_willOverflow" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 2616
Info (12128): Elaborating entity "StreamFifoCC" for hierarchy "Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 2697
Info (12128): Elaborating entity "BufferCC_1_" for hierarchy "Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_1_:popToPushGray_buffercc" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 927
Info (12128): Elaborating entity "BufferCC_2_" for hierarchy "Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|BufferCC_2_:pushToPopGray_buffercc" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 934
Info (12128): Elaborating entity "BufferCC_3_" for hierarchy "Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|BufferCC_3_:rspArea_frameClockArea_popCmdGray_buffercc" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 2703
Info (12128): Elaborating entity "BufferCC_9_" for hierarchy "Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|BufferCC_9_:run_buffercc" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 7632
Info (12128): Elaborating entity "VgaCtrl" for hierarchy "Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VgaCtrl:vga_ctrl" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 7658
Info (12128): Elaborating entity "PulseCCByToggle" for hierarchy "Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|PulseCCByToggle:pulseCCByToggle_1_" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 7666
Info (12128): Elaborating entity "VexRiscv" for hierarchy "Briey:briey_inst|VexRiscv:axi_core_cpu" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 15732
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8266): object "writeBack_FORMAL_PC_NEXT" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8266
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8447): object "decode_arbitration_isMoving" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8447
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8448): object "decode_arbitration_isFiring" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8448
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8458): object "execute_arbitration_isMoving" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8458
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8459): object "execute_arbitration_isFiring" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8459
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8469): object "memory_arbitration_isMoving" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8469
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8470): object "memory_arbitration_isFiring" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8470
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8480): object "writeBack_arbitration_isMoving" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8480
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8482): object "lastStageInstruction" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8482
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8483): object "lastStagePc" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8483
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8484): object "lastStageIsValid" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8484
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8485): object "lastStageIsFiring" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8485
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8491): object "IBusCachedPlugin_decodePrediction_rsp_wasWrong" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8491
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8493): object "IBusCachedPlugin_pcValids_1" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8493
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8494): object "IBusCachedPlugin_pcValids_2" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8494
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8495): object "IBusCachedPlugin_pcValids_3" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8495
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8499): object "IBusCachedPlugin_mmuBus_cmd_isValid" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8499
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8501): object "IBusCachedPlugin_mmuBus_cmd_bypassTranslation" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8501
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8509): object "IBusCachedPlugin_mmuBus_end" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8509
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8511): object "DBusCachedPlugin_mmuBus_cmd_isValid" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8511
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8513): object "DBusCachedPlugin_mmuBus_cmd_bypassTranslation" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8513
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8521): object "DBusCachedPlugin_mmuBus_end" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8521
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8537): object "CsrPlugin_inWfi" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8537
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8541): object "CsrPlugin_exceptionPendings_0" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8541
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8542): object "CsrPlugin_exceptionPendings_1" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8542
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8543): object "CsrPlugin_exceptionPendings_2" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8543
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8544): object "CsrPlugin_exceptionPendings_3" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8544
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8545): object "contextSwitching" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8545
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8567): object "IBusCachedPlugin_fetchPc_corrected" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8567
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8581): object "IBusCachedPlugin_iBusRsp_stages_0_output_payload" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8581
Warning (10858): Verilog HDL warning at Briey.v(8630): object _zz_81_ used but never assigned File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8630
Warning (10858): Verilog HDL warning at Briey.v(8638): object _zz_82_ used but never assigned File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8638
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8747): object "CsrPlugin_misa_base" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8747
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8748): object "CsrPlugin_misa_extensions" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8748
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8787): object "CsrPlugin_lastStageWasWfi" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8787
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8797): object "CsrPlugin_xtvec_mode" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8797
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8799): object "execute_CsrPlugin_wfiWake" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8799
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8801): object "execute_CsrPlugin_illegalAccess" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8801
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8802): object "execute_CsrPlugin_illegalInstruction" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8802
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8807): object "execute_CsrPlugin_readEnable" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8807
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8812): object "DebugPlugin_secondCycle" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8812
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8898): object "decode_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8898
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8899): object "_zz_1__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8899
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8900): object "_zz_2__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8900
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8901): object "_zz_3__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8901
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8902): object "_zz_4__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8902
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8903): object "_zz_5__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8903
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8904): object "_zz_6__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8904
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8905): object "_zz_7__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8905
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8906): object "decode_ENV_CTRL_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8906
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8907): object "_zz_8__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8907
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8908): object "_zz_9__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8908
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8909): object "_zz_10__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8909
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8910): object "decode_SRC1_CTRL_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8910
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8911): object "_zz_11__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8911
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8912): object "_zz_12__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8912
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8913): object "_zz_13__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8913
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8914): object "_zz_14__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8914
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8915): object "_zz_15__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8915
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8916): object "decode_SHIFT_CTRL_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8916
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8917): object "_zz_16__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8917
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8918): object "_zz_17__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8918
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8919): object "_zz_18__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8919
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8920): object "decode_ALU_CTRL_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8920
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8921): object "_zz_19__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8921
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8922): object "_zz_20__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8922
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8923): object "_zz_21__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8923
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8924): object "_zz_22__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8924
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8925): object "_zz_23__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8925
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8926): object "decode_SRC2_CTRL_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8926
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8927): object "_zz_24__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8927
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8928): object "_zz_25__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8928
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8929): object "_zz_26__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8929
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8930): object "memory_ENV_CTRL_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8930
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8931): object "_zz_27__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8931
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8932): object "execute_ENV_CTRL_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8932
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8933): object "_zz_28__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8933
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8934): object "writeBack_ENV_CTRL_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8934
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8935): object "_zz_29__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8935
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8936): object "execute_BRANCH_CTRL_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8936
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8937): object "_zz_30__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8937
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8938): object "memory_SHIFT_CTRL_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8938
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8939): object "_zz_33__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8939
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8940): object "execute_SHIFT_CTRL_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8940
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8941): object "_zz_34__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8941
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8942): object "execute_SRC2_CTRL_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8942
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8943): object "_zz_36__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8943
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8944): object "execute_SRC1_CTRL_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8944
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8945): object "_zz_37__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8945
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8946): object "execute_ALU_CTRL_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8946
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8947): object "_zz_38__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8947
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8948): object "execute_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8948
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8949): object "_zz_39__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8949
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8950): object "_zz_43__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8950
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8951): object "_zz_44__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8951
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8952): object "_zz_45__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8952
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8953): object "_zz_46__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8953
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8954): object "_zz_47__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8954
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8955): object "_zz_48__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8955
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8956): object "_zz_49__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8956
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8957): object "decode_BRANCH_CTRL_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8957
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8958): object "_zz_52__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8958
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8959): object "_zz_93__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8959
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8960): object "_zz_94__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8960
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8961): object "_zz_95__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8961
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8962): object "_zz_96__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8962
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8963): object "_zz_97__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8963
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8964): object "_zz_98__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8964
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8965): object "_zz_99__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8965
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8966): object "decode_to_execute_SRC2_CTRL_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8966
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8967): object "decode_to_execute_BRANCH_CTRL_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8967
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8968): object "decode_to_execute_ALU_CTRL_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8968
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8969): object "decode_to_execute_SHIFT_CTRL_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8969
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8970): object "execute_to_memory_SHIFT_CTRL_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8970
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8971): object "decode_to_execute_SRC1_CTRL_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8971
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8972): object "decode_to_execute_ENV_CTRL_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8972
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8973): object "execute_to_memory_ENV_CTRL_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8973
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8974): object "memory_to_writeBack_ENV_CTRL_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8974
Warning (10036): Verilog HDL or VHDL warning at Briey.v(8975): object "decode_to_execute_ALU_BITWISE_CTRL_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8975
Info (10264): Verilog HDL Case Statement information at Briey.v(11158): all case item expressions in this case statement are onehot File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 11158
Info (10264): Verilog HDL Case Statement information at Briey.v(11172): all case item expressions in this case statement are onehot File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 11172
Info (10264): Verilog HDL Case Statement information at Briey.v(11350): all case item expressions in this case statement are onehot File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 11350
Info (10264): Verilog HDL Case Statement information at Briey.v(11364): all case item expressions in this case statement are onehot File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 11364
Info (12128): Elaborating entity "InstructionCache" for hierarchy "Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 9348
Warning (10036): Verilog HDL or VHDL warning at Briey.v(3266): object "lineLoader_wayToAllocate_willClear" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 3266
Warning (10036): Verilog HDL or VHDL warning at Briey.v(3268): object "lineLoader_wayToAllocate_willOverflow" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 3268
Warning (10036): Verilog HDL or VHDL warning at Briey.v(3289): object "decodeStage_mmuRsp_isIoAccess" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 3289
Warning (10036): Verilog HDL or VHDL warning at Briey.v(3290): object "decodeStage_mmuRsp_allowRead" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 3290
Warning (10036): Verilog HDL or VHDL warning at Briey.v(3291): object "decodeStage_mmuRsp_allowWrite" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 3291
Info (12128): Elaborating entity "DataCache" for hierarchy "Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 9398
Warning (10036): Verilog HDL or VHDL warning at Briey.v(3556): object "haltCpu" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 3556
Warning (10036): Verilog HDL or VHDL warning at Briey.v(3565): object "tagsWriteLastCmd_valid" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 3565
Warning (10036): Verilog HDL or VHDL warning at Briey.v(3566): object "tagsWriteLastCmd_payload_way" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 3566
Warning (10036): Verilog HDL or VHDL warning at Briey.v(3567): object "tagsWriteLastCmd_payload_address" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 3567
Warning (10036): Verilog HDL or VHDL warning at Briey.v(3568): object "tagsWriteLastCmd_payload_data_valid" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 3568
Warning (10036): Verilog HDL or VHDL warning at Briey.v(3569): object "tagsWriteLastCmd_payload_data_error" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 3569
Warning (10036): Verilog HDL or VHDL warning at Briey.v(3570): object "tagsWriteLastCmd_payload_data_address" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 3570
Warning (10036): Verilog HDL or VHDL warning at Briey.v(3604): object "stageB_mmuRsp_allowExecute" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 3604
Warning (10036): Verilog HDL or VHDL warning at Briey.v(3607): object "stageB_tagsReadRsp_0_valid" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 3607
Warning (10036): Verilog HDL or VHDL warning at Briey.v(3609): object "stageB_tagsReadRsp_0_address" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 3609
Warning (10175): Verilog HDL warning at Briey.v(4157): ignoring unsupported system task File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 4157
Info (12128): Elaborating entity "StreamFork_3_" for hierarchy "Briey:briey_inst|StreamFork_3_:streamFork_4_" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 15760
Info (12128): Elaborating entity "BufferCC_12_" for hierarchy "Briey:briey_inst|BufferCC_12_:io_coreInterrupt_buffercc" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 15766
Info (12128): Elaborating entity "JtagBridge" for hierarchy "Briey:briey_inst|JtagBridge:jtagBridge_1_" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 15782
Warning (10036): Verilog HDL or VHDL warning at Briey.v(12798): object "jtag_tap_fsm_stateNext_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 12798
Warning (10036): Verilog HDL or VHDL warning at Briey.v(12799): object "jtag_tap_fsm_state_string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 12799
Warning (10036): Verilog HDL or VHDL warning at Briey.v(12800): object "_zz_1__string" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 12800
Info (10264): Verilog HDL Case Statement information at Briey.v(12895): all case item expressions in this case statement are onehot File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 12895
Info (10264): Verilog HDL Case Statement information at Briey.v(12950): all case item expressions in this case statement are onehot File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 12950
Warning (10230): Verilog HDL assignment warning at Briey.v(13010): truncated value with size 5 to match size of target (4) File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 13010
Info (10264): Verilog HDL Case Statement information at Briey.v(13005): all case item expressions in this case statement are onehot File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 13005
Warning (10230): Verilog HDL assignment warning at Briey.v(13020): truncated value with size 33 to match size of target (32) File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 13020
Warning (10230): Verilog HDL assignment warning at Briey.v(13032): truncated value with size 35 to match size of target (34) File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 13032
Info (12128): Elaborating entity "FlowCCByToggle" for hierarchy "Briey:briey_inst|JtagBridge:jtagBridge_1_|FlowCCByToggle:flowCCByToggle_1_" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 12823
Info (12128): Elaborating entity "BufferCC_5_" for hierarchy "Briey:briey_inst|JtagBridge:jtagBridge_1_|FlowCCByToggle:flowCCByToggle_1_|BufferCC_5_:inputArea_target_buffercc" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 4238
Info (12128): Elaborating entity "SystemDebugger" for hierarchy "Briey:briey_inst|SystemDebugger:systemDebugger_1_" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 15802
Warning (10230): Verilog HDL assignment warning at Briey.v(13116): truncated value with size 9 to match size of target (8) File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 13116
Warning (10230): Verilog HDL assignment warning at Briey.v(13118): truncated value with size 68 to match size of target (67) File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 13118
Info (12128): Elaborating entity "Axi4ReadOnlyDecoder" for hierarchy "Briey:briey_inst|Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_2_" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 15842
Warning (10036): Verilog HDL or VHDL warning at Briey.v(13177): object "pendingCmdCounter_willOverflow" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 13177
Warning (10036): Verilog HDL or VHDL warning at Briey.v(13185): object "readRspIndex" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 13185
Info (12128): Elaborating entity "Axi4ReadOnlyErrorSlave" for hierarchy "Briey:briey_inst|Axi4ReadOnlyDecoder:axi4ReadOnlyDecoder_2_|Axi4ReadOnlyErrorSlave:errorSlave" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 13203
Warning (10034): Output port "io_axi_r_payload_data" at Briey.v(4281) has no driver File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 4281
Info (12128): Elaborating entity "Axi4SharedDecoder" for hierarchy "Briey:briey_inst|Axi4SharedDecoder:axi4SharedDecoder_1_" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 15930
Warning (10036): Verilog HDL or VHDL warning at Briey.v(13409): object "pendingDataCounter_willOverflow" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 13409
Info (12128): Elaborating entity "Axi4SharedErrorSlave" for hierarchy "Briey:briey_inst|Axi4SharedDecoder:axi4SharedDecoder_1_|Axi4SharedErrorSlave:errorSlave" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 13453
Warning (10034): Output port "io_axi_r_payload_data" at Briey.v(4348) has no driver File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 4348
Info (12128): Elaborating entity "Axi4ReadOnlyDecoder_1_" for hierarchy "Briey:briey_inst|Axi4ReadOnlyDecoder_1_:axi_vgaCtrl_io_axi_decoder" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 15956
Warning (10036): Verilog HDL or VHDL warning at Briey.v(13685): object "pendingCmdCounter_willOverflow" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 13685
Info (12128): Elaborating entity "Axi4ReadOnlyErrorSlave_1_" for hierarchy "Briey:briey_inst|Axi4ReadOnlyDecoder_1_:axi_vgaCtrl_io_axi_decoder|Axi4ReadOnlyErrorSlave_1_:errorSlave" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 13707
Warning (10034): Output port "io_axi_r_payload_data" at Briey.v(4421) has no driver File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 4421
Info (12128): Elaborating entity "Axi4SharedArbiter" for hierarchy "Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 16019
Warning (10036): Verilog HDL or VHDL warning at Briey.v(13902): object "streamFork_4__io_outputs_1_thrown_payload_addr" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 13902
Warning (10036): Verilog HDL or VHDL warning at Briey.v(13903): object "streamFork_4__io_outputs_1_thrown_payload_id" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 13903
Warning (10036): Verilog HDL or VHDL warning at Briey.v(13904): object "streamFork_4__io_outputs_1_thrown_payload_len" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 13904
Warning (10036): Verilog HDL or VHDL warning at Briey.v(13905): object "streamFork_4__io_outputs_1_thrown_payload_size" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 13905
Warning (10036): Verilog HDL or VHDL warning at Briey.v(13906): object "streamFork_4__io_outputs_1_thrown_payload_burst" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 13906
Warning (10036): Verilog HDL or VHDL warning at Briey.v(13907): object "streamFork_4__io_outputs_1_thrown_payload_write" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 13907
Warning (10036): Verilog HDL or VHDL warning at Briey.v(13911): object "writeLogic_routeDataInput_ready" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 13911
Info (12128): Elaborating entity "StreamArbiter" for hierarchy "Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter|StreamArbiter:cmdArbiter" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 13953
Info (12128): Elaborating entity "StreamFork" for hierarchy "Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter|StreamFork:streamFork_4_" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 13981
Info (12128): Elaborating entity "StreamFifoLowLatency_1_" for hierarchy "Briey:briey_inst|Axi4SharedArbiter:axi_ram_io_axi_arbiter|StreamFifoLowLatency_1_:streamFork_4__io_outputs_1_thrown_translated_fifo" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 13991
Warning (10036): Verilog HDL or VHDL warning at Briey.v(4657): object "pushPtr_willOverflow" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 4657
Warning (10036): Verilog HDL or VHDL warning at Briey.v(4663): object "popPtr_willOverflow" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 4663
Info (12128): Elaborating entity "Axi4SharedArbiter_1_" for hierarchy "Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 16095
Warning (10036): Verilog HDL or VHDL warning at Briey.v(14228): object "streamFork_4__io_outputs_1_thrown_payload_addr" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 14228
Warning (10036): Verilog HDL or VHDL warning at Briey.v(14229): object "streamFork_4__io_outputs_1_thrown_payload_id" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 14229
Warning (10036): Verilog HDL or VHDL warning at Briey.v(14230): object "streamFork_4__io_outputs_1_thrown_payload_len" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 14230
Warning (10036): Verilog HDL or VHDL warning at Briey.v(14231): object "streamFork_4__io_outputs_1_thrown_payload_size" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 14231
Warning (10036): Verilog HDL or VHDL warning at Briey.v(14232): object "streamFork_4__io_outputs_1_thrown_payload_burst" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 14232
Warning (10036): Verilog HDL or VHDL warning at Briey.v(14233): object "streamFork_4__io_outputs_1_thrown_payload_write" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 14233
Warning (10036): Verilog HDL or VHDL warning at Briey.v(14237): object "writeLogic_routeDataInput_ready" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 14237
Info (12128): Elaborating entity "StreamArbiter_1_" for hierarchy "Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamArbiter_1_:cmdArbiter" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 14287
Info (12128): Elaborating entity "StreamFork_1_" for hierarchy "Briey:briey_inst|Axi4SharedArbiter_1_:axi_sdramCtrl_io_axi_arbiter|StreamFork_1_:streamFork_4_" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 14315
Info (12128): Elaborating entity "Axi4SharedArbiter_2_" for hierarchy "Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 16145
Warning (10036): Verilog HDL or VHDL warning at Briey.v(14531): object "streamFork_4__io_outputs_1_thrown_payload_addr" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 14531
Warning (10036): Verilog HDL or VHDL warning at Briey.v(14532): object "streamFork_4__io_outputs_1_thrown_payload_id" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 14532
Warning (10036): Verilog HDL or VHDL warning at Briey.v(14533): object "streamFork_4__io_outputs_1_thrown_payload_len" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 14533
Warning (10036): Verilog HDL or VHDL warning at Briey.v(14534): object "streamFork_4__io_outputs_1_thrown_payload_size" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 14534
Warning (10036): Verilog HDL or VHDL warning at Briey.v(14535): object "streamFork_4__io_outputs_1_thrown_payload_burst" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 14535
Warning (10036): Verilog HDL or VHDL warning at Briey.v(14536): object "streamFork_4__io_outputs_1_thrown_payload_write" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 14536
Warning (10036): Verilog HDL or VHDL warning at Briey.v(14540): object "writeLogic_routeDataInput_ready" assigned a value but never read File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 14540
Info (12128): Elaborating entity "StreamArbiter_2_" for hierarchy "Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter|StreamArbiter_2_:cmdArbiter" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 14568
Info (12128): Elaborating entity "StreamFork_2_" for hierarchy "Briey:briey_inst|Axi4SharedArbiter_2_:axi_apbBridge_io_axi_arbiter|StreamFork_2_:streamFork_4_" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 14596
Info (12128): Elaborating entity "Apb3Decoder" for hierarchy "Briey:briey_inst|Apb3Decoder:io_apb_decoder" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 16163
Info (12128): Elaborating entity "Apb3Router" for hierarchy "Briey:briey_inst|Apb3Router:apb3Router_1_" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 16215
Warning (276027): Inferred dual-clock RAM node "Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|ways_0_tags_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|ways_0_datas_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|ram_symbol0_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|ram_symbol1_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|ram_symbol2_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|ram_symbol3_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|ram_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|ways_0_data_symbol3_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|ways_0_data_symbol2_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|ways_0_data_symbol1_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|ways_0_data_symbol0_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "Briey:briey_inst|Axi4SharedSdramCtrl:axi_sdramCtrl|SdramCtrl:ctrl|StreamFifoLowLatency:chip_backupIn_fifo|ram" is uninferred due to inappropriate RAM size File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 220
Info (19000): Inferred 16 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|logic_ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|ways_0_tags_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 22
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 22
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|ways_0_tags_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 22
        Info (286033): Parameter WIDTHAD_A set to 7
        Info (286033): Parameter NUMWORDS_A set to 128
        Info (286033): Parameter WIDTH_B set to 22
        Info (286033): Parameter WIDTHAD_B set to 7
        Info (286033): Parameter NUMWORDS_B set to 128
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|ways_0_datas_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|ram_symbol0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/A_ESTF.ram0_Axi4SharedOnChipRam_b806f7b6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|ram_symbol1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/A_ESTF.ram1_Axi4SharedOnChipRam_b806f7b6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|ram_symbol2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/A_ESTF.ram2_Axi4SharedOnChipRam_b806f7b6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|ram_symbol3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/A_ESTF.ram3_Axi4SharedOnChipRam_b806f7b6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Briey:briey_inst|VexRiscv:axi_core_cpu|RegFilePlugin_regFile_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Briey:briey_inst|VexRiscv:axi_core_cpu|RegFilePlugin_regFile_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 512
        Info (286033): Parameter WIDTH_B set to 1
        Info (286033): Parameter WIDTHAD_B set to 9
        Info (286033): Parameter NUMWORDS_B set to 512
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|ways_0_data_symbol3_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|ways_0_data_symbol2_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|ways_0_data_symbol1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|ways_0_data_symbol0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 10
        Info (286033): Parameter NUMWORDS_A set to 1024
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 10
        Info (286033): Parameter NUMWORDS_B set to 1024
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:uartCtrl_1__io_read_queueWithOccupancy|logic_ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 4 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Briey:briey_inst|VexRiscv:axi_core_cpu|Mult3" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 10112
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Briey:briey_inst|VexRiscv:axi_core_cpu|Mult1" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 10086
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Briey:briey_inst|VexRiscv:axi_core_cpu|Mult0" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 10070
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Briey:briey_inst|VexRiscv:axi_core_cpu|Mult2" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 10100
Info (12130): Elaborated megafunction instantiation "Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|altsyncram:logic_ram_rtl_0"
Info (12133): Instantiated megafunction "Briey:briey_inst|Apb3UartCtrl:axi_uartCtrl|StreamFifo:bridge_write_streamUnbuffered_queueWithOccupancy|altsyncram:logic_ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "4"
    Info (12134): Parameter "NUMWORDS_B" = "16"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mpg1.tdf
    Info (12023): Found entity 1: altsyncram_mpg1 File: /home/romu4/Source/soc/A-ESTF/db/altsyncram_mpg1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0"
Info (12133): Instantiated megafunction "Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_tags_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "22"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "NUMWORDS_A" = "128"
    Info (12134): Parameter "WIDTH_B" = "22"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "NUMWORDS_B" = "128"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_isd1.tdf
    Info (12023): Found entity 1: altsyncram_isd1 File: /home/romu4/Source/soc/A-ESTF/db/altsyncram_isd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0"
Info (12133): Instantiated megafunction "Briey:briey_inst|VexRiscv:axi_core_cpu|InstructionCache:IBusCachedPlugin_cache|altsyncram:ways_0_datas_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_02e1.tdf
    Info (12023): Found entity 1: altsyncram_02e1 File: /home/romu4/Source/soc/A-ESTF/db/altsyncram_02e1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol0_rtl_0"
Info (12133): Instantiated megafunction "Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/A_ESTF.ram0_Axi4SharedOnChipRam_b806f7b6.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_glj1.tdf
    Info (12023): Found entity 1: altsyncram_glj1 File: /home/romu4/Source/soc/A-ESTF/db/altsyncram_glj1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol1_rtl_0"
Info (12133): Instantiated megafunction "Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/A_ESTF.ram1_Axi4SharedOnChipRam_b806f7b6.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hlj1.tdf
    Info (12023): Found entity 1: altsyncram_hlj1 File: /home/romu4/Source/soc/A-ESTF/db/altsyncram_hlj1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol2_rtl_0"
Info (12133): Instantiated megafunction "Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol2_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/A_ESTF.ram2_Axi4SharedOnChipRam_b806f7b6.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ilj1.tdf
    Info (12023): Found entity 1: altsyncram_ilj1 File: /home/romu4/Source/soc/A-ESTF/db/altsyncram_ilj1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol3_rtl_0"
Info (12133): Instantiated megafunction "Briey:briey_inst|Axi4SharedOnChipRam:axi_ram|altsyncram:ram_symbol3_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/A_ESTF.ram3_Axi4SharedOnChipRam_b806f7b6.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jlj1.tdf
    Info (12023): Found entity 1: altsyncram_jlj1 File: /home/romu4/Source/soc/A-ESTF/db/altsyncram_jlj1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Briey:briey_inst|VexRiscv:axi_core_cpu|altsyncram:RegFilePlugin_regFile_rtl_0"
Info (12133): Instantiated megafunction "Briey:briey_inst|VexRiscv:axi_core_cpu|altsyncram:RegFilePlugin_regFile_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_esg1.tdf
    Info (12023): Found entity 1: altsyncram_esg1 File: /home/romu4/Source/soc/A-ESTF/db/altsyncram_esg1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "Briey:briey_inst|Axi4VgaCtrl:axi_vgaCtrl|VideoDma:dma|StreamFifoCC:rspArea_fifo|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "512"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "9"
    Info (12134): Parameter "NUMWORDS_B" = "512"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qvc1.tdf
    Info (12023): Found entity 1: altsyncram_qvc1 File: /home/romu4/Source/soc/A-ESTF/db/altsyncram_qvc1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol3_rtl_0"
Info (12133): Instantiated megafunction "Briey:briey_inst|VexRiscv:axi_core_cpu|DataCache:dataCache_1_|altsyncram:ways_0_data_symbol3_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "10"
    Info (12134): Parameter "NUMWORDS_A" = "1024"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "10"
    Info (12134): Parameter "NUMWORDS_B" = "1024"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6vd1.tdf
    Info (12023): Found entity 1: altsyncram_6vd1 File: /home/romu4/Source/soc/A-ESTF/db/altsyncram_6vd1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "Briey:briey_inst|VexRiscv:axi_core_cpu|lpm_mult:Mult3" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 10112
Info (12133): Instantiated megafunction "Briey:briey_inst|VexRiscv:axi_core_cpu|lpm_mult:Mult3" with the following parameter: File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 10112
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: /home/romu4/Source/soc/A-ESTF/db/mult_7dt.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "Briey:briey_inst|VexRiscv:axi_core_cpu|lpm_mult:Mult1" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 10086
Info (12133): Instantiated megafunction "Briey:briey_inst|VexRiscv:axi_core_cpu|lpm_mult:Mult1" with the following parameter: File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 10086
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_76t.tdf
    Info (12023): Found entity 1: mult_76t File: /home/romu4/Source/soc/A-ESTF/db/mult_76t.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "Briey:briey_inst|VexRiscv:axi_core_cpu|lpm_mult:Mult0" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 10070
Info (12133): Instantiated megafunction "Briey:briey_inst|VexRiscv:axi_core_cpu|lpm_mult:Mult0" with the following parameter: File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 10070
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "Briey:briey_inst|VexRiscv:axi_core_cpu|lpm_mult:Mult2" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 10100
Info (12133): Instantiated megafunction "Briey:briey_inst|VexRiscv:axi_core_cpu|lpm_mult:Mult2" with the following parameter: File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 10100
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0_D[8]" and its non-tri-state driver. File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GPIO_0_D[2]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
    Warning (13040): bidirectional pin "GPIO_0_D[4]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
    Warning (13040): bidirectional pin "GPIO_0_D[6]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 43
    Warning (13040): bidirectional pin "GPIO_2[0]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 52
    Warning (13040): bidirectional pin "GPIO_2[1]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 52
    Warning (13040): bidirectional pin "GPIO_2[2]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 52
    Warning (13040): bidirectional pin "GPIO_2[3]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 52
    Warning (13040): bidirectional pin "GPIO_2[4]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 52
    Warning (13040): bidirectional pin "GPIO_2[5]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 52
    Warning (13040): bidirectional pin "GPIO_2[6]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 52
    Warning (13040): bidirectional pin "GPIO_2[7]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 52
    Warning (13040): bidirectional pin "GPIO_2[8]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 52
    Warning (13040): bidirectional pin "GPIO_2[9]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 52
    Warning (13040): bidirectional pin "GPIO_2[10]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 52
    Warning (13040): bidirectional pin "GPIO_2[11]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 52
    Warning (13040): bidirectional pin "GPIO_2[12]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 52
    Warning (13040): bidirectional pin "GPIO_0_D[12]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
    Warning (13040): bidirectional pin "GPIO_0_D[14]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
    Warning (13040): bidirectional pin "GPIO_0_D[16]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
    Warning (13040): bidirectional pin "GPIO_0_D[17]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
    Warning (13040): bidirectional pin "GPIO_0_D[18]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
    Warning (13040): bidirectional pin "GPIO_0_D[19]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
    Warning (13040): bidirectional pin "GPIO_0_D[20]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
    Warning (13040): bidirectional pin "GPIO_0_D[21]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
    Warning (13040): bidirectional pin "GPIO_0_D[22]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
    Warning (13040): bidirectional pin "GPIO_0_D[23]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
    Warning (13040): bidirectional pin "GPIO_0_D[24]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
    Warning (13040): bidirectional pin "GPIO_0_D[25]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
    Warning (13040): bidirectional pin "GPIO_0_D[26]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
    Warning (13040): bidirectional pin "GPIO_0_D[27]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
    Warning (13040): bidirectional pin "GPIO_0_D[28]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
    Warning (13040): bidirectional pin "GPIO_0_D[29]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
    Warning (13040): bidirectional pin "GPIO_0_D[30]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
    Warning (13040): bidirectional pin "GPIO_0_D[31]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
    Warning (13040): bidirectional pin "GPIO_0_D[32]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
    Warning (13040): bidirectional pin "GPIO_0_D[33]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
    Warning (13040): bidirectional pin "GPIO_1_D[0]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 60
    Warning (13040): bidirectional pin "GPIO_1_D[1]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 60
    Warning (13040): bidirectional pin "GPIO_1_D[2]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 60
    Warning (13040): bidirectional pin "GPIO_1_D[3]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 60
    Warning (13040): bidirectional pin "GPIO_1_D[4]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 60
    Warning (13040): bidirectional pin "GPIO_1_D[5]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 60
    Warning (13040): bidirectional pin "GPIO_1_D[6]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 60
    Warning (13040): bidirectional pin "GPIO_1_D[7]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 60
    Warning (13040): bidirectional pin "GPIO_1_D[8]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 60
    Warning (13040): bidirectional pin "GPIO_1_D[9]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 60
    Warning (13040): bidirectional pin "GPIO_1_D[10]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 60
    Warning (13040): bidirectional pin "GPIO_1_D[11]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 60
    Warning (13040): bidirectional pin "GPIO_1_D[12]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 60
    Warning (13040): bidirectional pin "GPIO_1_D[13]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 60
    Warning (13040): bidirectional pin "GPIO_1_D[14]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 60
    Warning (13040): bidirectional pin "GPIO_1_D[15]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 60
    Warning (13040): bidirectional pin "GPIO_1_D[16]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 60
    Warning (13040): bidirectional pin "GPIO_1_D[17]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 60
    Warning (13040): bidirectional pin "GPIO_1_D[18]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 60
    Warning (13040): bidirectional pin "GPIO_1_D[19]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 60
    Warning (13040): bidirectional pin "GPIO_1_D[20]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 60
    Warning (13040): bidirectional pin "GPIO_1_D[21]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 60
    Warning (13040): bidirectional pin "GPIO_1_D[22]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 60
    Warning (13040): bidirectional pin "GPIO_1_D[23]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 60
    Warning (13040): bidirectional pin "GPIO_1_D[24]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 60
    Warning (13040): bidirectional pin "GPIO_1_D[25]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 60
    Warning (13040): bidirectional pin "GPIO_1_D[26]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 60
    Warning (13040): bidirectional pin "GPIO_1_D[27]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 60
    Warning (13040): bidirectional pin "GPIO_1_D[28]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 60
    Warning (13040): bidirectional pin "GPIO_1_D[29]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 60
    Warning (13040): bidirectional pin "GPIO_1_D[30]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 60
    Warning (13040): bidirectional pin "GPIO_1_D[31]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 60
    Warning (13040): bidirectional pin "GPIO_1_D[32]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 60
    Warning (13040): bidirectional pin "GPIO_1_D[33]" has no driver File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 60
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO_0_D[0]" is fed by VCC File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
    Warning (13033): The pin "GPIO_0_D[1]" is fed by GND File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
    Warning (13033): The pin "GPIO_0_D[3]" is fed by GND File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
    Warning (13033): The pin "GPIO_0_D[5]" is fed by GND File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
    Warning (13033): The pin "GPIO_0_D[7]" is fed by GND File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
    Warning (13033): The pin "GPIO_0_D[9]" is fed by GND File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
    Warning (13033): The pin "GPIO_0_D[10]" is fed by GND File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
    Warning (13033): The pin "GPIO_0_D[11]" is fed by GND File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
    Warning (13033): The pin "GPIO_0_D[13]" is fed by GND File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
    Warning (13033): The pin "GPIO_0_D[15]" is fed by GND File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
Info (13000): Registers with preset signals will power-up high File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 481
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0_D[0]~synth" File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
    Warning (13010): Node "GPIO_0_D[8]~synth" File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 56
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "BELL" is stuck at VCC File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 9
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 25
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 27
    Warning (13410): Pin "EPCS_ASDO" is stuck at GND File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 34
    Warning (13410): Pin "EPCS_DCLK" is stuck at GND File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 36
    Warning (13410): Pin "EPCS_NCSO" is stuck at GND File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 37
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 42
    Warning (13410): Pin "ADC_CS_N" is stuck at GND File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 46
    Warning (13410): Pin "ADC_SADDR" is stuck at GND File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 47
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 48
Info (286030): Timing-Driven Synthesis is running
Info (17049): 41 registers lost all their fanouts during netlist optimizations.
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS2[0]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8419
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS1[2]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8373
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS2[2]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8419
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS1[1]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8373
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS2[1]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8419
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS1[0]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8373
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS1[31]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8373
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS2[31]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8419
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS1[30]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8373
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS2[30]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8419
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS1[29]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8373
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS2[29]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8419
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS1[28]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8373
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS2[28]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8419
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS1[27]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8373
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS2[27]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8419
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS1[26]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8373
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS2[26]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8419
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS1[25]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8373
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS2[25]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8419
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS1[24]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8373
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS2[24]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8419
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS1[23]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8373
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS2[23]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8419
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS1[22]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8373
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS2[22]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8419
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS1[21]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8373
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS2[21]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8419
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS1[20]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8373
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS2[20]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8419
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS1[19]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8373
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS2[19]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8419
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS1[18]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8373
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS2[18]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8419
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS1[17]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8373
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS2[17]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8419
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS1[16]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8373
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS2[16]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8419
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS1[15]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8373
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS2[15]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8419
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS1[14]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8373
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS2[14]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8419
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS1[13]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8373
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS2[13]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8419
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS1[12]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8373
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS2[12]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8419
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS1[11]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8373
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS2[11]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8419
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS1[10]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8373
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS2[10]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8419
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS1[9]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8373
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS2[9]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8419
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS1[8]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8373
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS2[8]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8419
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS1[7]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8373
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS2[7]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8419
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS1[6]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8373
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS2[6]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8419
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS1[5]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8373
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS2[5]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8419
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS1[4]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8373
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS2[4]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8419
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS1[3]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8373
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|execute_RS2[3]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8419
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_predictionJumpInterface_payload[11]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8489
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_predictionJumpInterface_payload[12]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8489
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_predictionJumpInterface_payload[13]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8489
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_predictionJumpInterface_payload[5]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8489
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_predictionJumpInterface_payload[6]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8489
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_predictionJumpInterface_payload[7]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8489
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_predictionJumpInterface_payload[8]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8489
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_predictionJumpInterface_payload[9]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8489
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_predictionJumpInterface_payload[10]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8489
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_predictionJumpInterface_payload[14]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8489
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_predictionJumpInterface_payload[15]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8489
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_predictionJumpInterface_payload[16]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8489
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_predictionJumpInterface_payload[17]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8489
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_predictionJumpInterface_payload[18]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8489
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_predictionJumpInterface_payload[19]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8489
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_predictionJumpInterface_payload[20]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8489
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_predictionJumpInterface_payload[21]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8489
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_predictionJumpInterface_payload[22]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8489
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_predictionJumpInterface_payload[23]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8489
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_predictionJumpInterface_payload[24]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8489
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_predictionJumpInterface_payload[25]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8489
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_predictionJumpInterface_payload[26]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8489
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_predictionJumpInterface_payload[27]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8489
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_predictionJumpInterface_payload[28]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8489
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_predictionJumpInterface_payload[29]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8489
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_predictionJumpInterface_payload[30]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8489
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_predictionJumpInterface_payload[31]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8489
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_predictionJumpInterface_payload[4]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8489
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_predictionJumpInterface_payload[3]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8489
    Info (17048): Logic cell "Briey:briey_inst|VexRiscv:axi_core_cpu|IBusCachedPlugin_predictionJumpInterface_payload[2]" File: /home/romu4/Source/soc/A-ESTF/src/Briey.v Line: 8489
Info (144001): Generated suppressed messages file /home/romu4/Source/soc/A-ESTF/output_files/A_ESTF.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "EPCS_DATA0" File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 35
    Warning (15610): No output dependent on input pin "ADC_SDAT" File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 49
    Warning (15610): No output dependent on input pin "GPIO_2_IN[0]" File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 53
    Warning (15610): No output dependent on input pin "GPIO_2_IN[1]" File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 53
    Warning (15610): No output dependent on input pin "GPIO_2_IN[2]" File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 53
    Warning (15610): No output dependent on input pin "GPIO_0_IN[0]" File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 57
    Warning (15610): No output dependent on input pin "GPIO_0_IN[1]" File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 57
    Warning (15610): No output dependent on input pin "GPIO_1_IN[0]" File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 62
    Warning (15610): No output dependent on input pin "GPIO_1_IN[1]" File: /home/romu4/Source/soc/A-ESTF/src/A-ESTF.v Line: 62
Info (21057): Implemented 6779 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 40 output pins
    Info (21060): Implemented 98 bidirectional pins
    Info (21061): Implemented 6394 logic cells
    Info (21064): Implemented 221 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 363 warnings
    Info: Peak virtual memory: 1155 megabytes
    Info: Processing ended: Sat Oct 31 19:41:53 2020
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/romu4/Source/soc/A-ESTF/output_files/A_ESTF.map.smsg.


