Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto e41078b317b64bdcaa178c585347fc46 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_hdmi_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_hdmi xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_hdmi_time_synth.sdf", for root module "tb_hdmi/dut_i".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_hdmi_time_synth.sdf", for root module "tb_hdmi/dut_i".
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.hdmi_in
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.delay
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.delay_0
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module xil_defaultlib.delay_1
Compiling module xil_defaultlib.delay_line
Compiling module simprims_ver.GND
Compiling module simprims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.result_xbip_pipe_v3_0_4_viv
Compiling module simprims_ver.DSP48E1(ADREG=0,DREG=0,INMODEREG...
Compiling module xil_defaultlib.result_xbip_dsp48e1_wrapper_v3_0
Compiling module xil_defaultlib.result_xbip_dsp48_addsub_synth
Compiling module xil_defaultlib.result_xbip_dsp48_addsub_v3_0_4_...
Compiling module xil_defaultlib.result_xbip_addsub_v3_0_4_viv
Compiling module xil_defaultlib.result_c_addsub_v12_0_11_viv
Compiling module xil_defaultlib.result_c_addsub_v12_0_11
Compiling module xil_defaultlib.result
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.sum_xbip_pipe_v3_0_4_viv
Compiling module xil_defaultlib.sum_xbip_dsp48e1_wrapper_v3_0
Compiling module xil_defaultlib.sum_xbip_dsp48_addsub_synth
Compiling module xil_defaultlib.sum_xbip_dsp48_addsub_v3_0_4_viv
Compiling module xil_defaultlib.sum_xbip_addsub_v3_0_4_viv
Compiling module xil_defaultlib.sum_c_addsub_v12_0_11_viv
Compiling module xil_defaultlib.sum_c_addsub_v12_0_11
Compiling module xil_defaultlib.sum
Compiling module simprims_ver.DSP48E1(ALUMODEREG=0,CARRYINREG=...
Compiling module xil_defaultlib.mult_dsp
Compiling module xil_defaultlib.mult_mult_gen_v12_0_13_viv
Compiling module xil_defaultlib.mult_mult_gen_v12_0_13
Compiling module xil_defaultlib.mult
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module xil_defaultlib.sum_xbip_pipe_v3_0_4_viv_HD49
Compiling module xil_defaultlib.sum_xbip_dsp48e1_wrapper_v3_0_HD...
Compiling module xil_defaultlib.sum_xbip_dsp48_addsub_synth_HD52
Compiling module xil_defaultlib.sum_xbip_dsp48_addsub_v3_0_4_viv...
Compiling module xil_defaultlib.sum_xbip_addsub_v3_0_4_viv_HD50
Compiling module xil_defaultlib.sum_c_addsub_v12_0_11_viv_HD48
Compiling module xil_defaultlib.sum_c_addsub_v12_0_11_HD47
Compiling module xil_defaultlib.sum_HD46
Compiling module xil_defaultlib.mult_dsp_HD58
Compiling module xil_defaultlib.mult_mult_gen_v12_0_13_viv_HD57
Compiling module xil_defaultlib.mult_mult_gen_v12_0_13_HD56
Compiling module xil_defaultlib.mult_HD55
Compiling module xil_defaultlib.vis_circle
Compiling module xil_defaultlib.hdmi_out
Compiling module xil_defaultlib.tb_hdmi
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_hdmi_time_synth
