Item(by='periya', descendants=None, kids=None, score=None, time=1606766518, title=None, item_type='comment', url=None, parent=25258081, text='Also being on TSMC5 on top of significant micro architecture improvements ; ~630 instruction deep ROB, ability to queue ~150 outstanding load instruction and ~100 outstanding stores and huge TLBs which reduces swapping the anandtech article does a great job going into explaining this.')