{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714265176713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714265176714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 27 18:46:16 2024 " "Processing started: Sat Apr 27 18:46:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714265176714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714265176714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flipflops -c flipflops " "Command: quartus_map --read_settings_files=on --write_settings_files=off flipflops -c flipflops" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714265176714 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714265177439 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714265177439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reloj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reloj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reloj-divisor " "Found design unit 1: Reloj-divisor" {  } { { "Reloj.vhd" "" { Text "C:/Users/areli/OneDrive/Documentos/Escuela/DSD/P3/Reloj.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714265188195 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reloj " "Found entity 1: Reloj" {  } { { "Reloj.vhd" "" { Text "C:/Users/areli/OneDrive/Documentos/Escuela/DSD/P3/Reloj.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714265188195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714265188195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflops.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflops.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflops-Behavioral " "Found design unit 1: flipflops-Behavioral" {  } { { "flipflops.vhd" "" { Text "C:/Users/areli/OneDrive/Documentos/Escuela/DSD/P3/flipflops.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714265188199 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflops " "Found entity 1: flipflops" {  } { { "flipflops.vhd" "" { Text "C:/Users/areli/OneDrive/Documentos/Escuela/DSD/P3/flipflops.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714265188199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714265188199 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flipflops " "Elaborating entity \"flipflops\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1714265188448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reloj Reloj:Reloj5hz " "Elaborating entity \"Reloj\" for hierarchy \"Reloj:Reloj5hz\"" {  } { { "flipflops.vhd" "Reloj5hz" { Text "C:/Users/areli/OneDrive/Documentos/Escuela/DSD/P3/flipflops.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714265188763 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[1\] GND " "Pin \"Q\[1\]\" is stuck at GND" {  } { { "flipflops.vhd" "" { Text "C:/Users/areli/OneDrive/Documentos/Escuela/DSD/P3/flipflops.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714265192775 "|flipflops|Q[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[2\] GND " "Pin \"Q\[2\]\" is stuck at GND" {  } { { "flipflops.vhd" "" { Text "C:/Users/areli/OneDrive/Documentos/Escuela/DSD/P3/flipflops.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714265192775 "|flipflops|Q[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Q\[6\] VCC " "Pin \"Q\[6\]\" is stuck at VCC" {  } { { "flipflops.vhd" "" { Text "C:/Users/areli/OneDrive/Documentos/Escuela/DSD/P3/flipflops.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714265192775 "|flipflops|Q[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QN\[1\] GND " "Pin \"QN\[1\]\" is stuck at GND" {  } { { "flipflops.vhd" "" { Text "C:/Users/areli/OneDrive/Documentos/Escuela/DSD/P3/flipflops.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714265192775 "|flipflops|QN[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QN\[2\] GND " "Pin \"QN\[2\]\" is stuck at GND" {  } { { "flipflops.vhd" "" { Text "C:/Users/areli/OneDrive/Documentos/Escuela/DSD/P3/flipflops.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714265192775 "|flipflops|QN[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "QN\[6\] VCC " "Pin \"QN\[6\]\" is stuck at VCC" {  } { { "flipflops.vhd" "" { Text "C:/Users/areli/OneDrive/Documentos/Escuela/DSD/P3/flipflops.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1714265192775 "|flipflops|QN[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1714265192775 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1714265193565 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1714265198413 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714265198413 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1714265200852 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1714265200852 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1714265200852 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1714265200852 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714265200921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 27 18:46:40 2024 " "Processing ended: Sat Apr 27 18:46:40 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714265200921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714265200921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714265200921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714265200921 ""}
