Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

<<<<<<< HEAD
Wed Dec 05 12:57:14 2018
=======
Wed Dec 05 05:00:23 2018
>>>>>>> operation

All signals are completely routed.

WARNING:ParHelpers:361 - There are 16 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   ram1datainout<0>_IBUF
   ram1datainout<10>_IBUF
   ram1datainout<11>_IBUF
   ram1datainout<12>_IBUF
   ram1datainout<13>_IBUF
   ram1datainout<14>_IBUF
   ram1datainout<15>_IBUF
   ram1datainout<1>_IBUF
   ram1datainout<2>_IBUF
   ram1datainout<3>_IBUF
   ram1datainout<4>_IBUF
   ram1datainout<5>_IBUF
   ram1datainout<6>_IBUF
   ram1datainout<7>_IBUF
   ram1datainout<8>_IBUF
   ram1datainout<9>_IBUF


