vhdl extensions "C:/TES_project/fpga_ise/extensions/HDL/boolean_vector.vhd"
vhdl work "C:/TES_project/fpga_ise/teslib/HDL/types.vhd"
vhdl work "C:/TES_project/fpga_ise/teslib/HDL/dsptypes.vhd"
vhdl extensions "C:/TES_project/fpga_ise/extensions/HDL/logic.vhd"
vhdl work "C:/TES_project/fpga_ise/teslib/HDL/functions.vhd"
vhdl work "C:/TES_project/fpga_ise/teslib/HDL/adc.vhd"
vhdl streamlib "C:/TES_project/fpga_ise/streamlib/HDL/types.vhd"
vhdl work "C:/TES_project/fpga_ise/teslib/HDL/registers.vhd"
vhdl mcalib "C:/TES_project/fpga_ise/mcalib/HDL/mca_buffer.vhd"
vhdl work "C:/TES_project/fpga_ise/teslib/HDL/events.vhd"
vhdl streamlib "C:/TES_project/fpga_ise/streamlib/HDL/serialiser_logic.vhd"
vhdl mcalib "C:/TES_project/fpga_ise/mcalib/HDL/mca.vhd"
vhdl work "c:/TES_project/fpga_ise/teslib/IP_cores/stage2_FIR_23/stage2_FIR_23.vhd"
vhdl work "c:/TES_project/fpga_ise/teslib/IP_cores/stage1_FIR_23/stage1_FIR_23.vhd"
vhdl work "C:/TES_project/fpga_ise/teslib/HDL/utility/select_1of12.vhd"
vhdl work "C:/TES_project/fpga_ise/teslib/HDL/measurements.vhd"
vhdl work "C:/TES_project/fpga_ise/teslib/HDL/dsp/SREG_delay.vhd"
vhdl work "C:/TES_project/fpga_ise/teslib/HDL/dsp/most_frequent.vhd"
vhdl work "C:/TES_project/fpga_ise/teslib/HDL/dsp/average_filter.vhd"
vhdl streamlib "C:/TES_project/fpga_ise/streamlib/HDL/serialiser.vhd"
vhdl work "C:/TES_project/fpga_ise/teslib/HDL/mca/mca_value_selector.vhd"
vhdl work "C:/TES_project/fpga_ise/teslib/HDL/dsp/two_stage_FIR.vhd"
vhdl work "C:/TES_project/fpga_ise/teslib/HDL/dsp/signal_measurement.vhd"
vhdl work "C:/TES_project/fpga_ise/teslib/HDL/dsp/RAM_delay.vhd"
vhdl work "C:/TES_project/fpga_ise/teslib/HDL/dsp/closest_xing.vhd"
vhdl work "C:/TES_project/fpga_ise/teslib/HDL/dsp/baseline_estimator.vhd"
vhdl work "C:/TES_project/fpga_ise/structural_cores/cfd_threshold_queue.vhd"
vhdl streamlib "C:/TES_project/fpga_ise/streamlib/HDL/framer.vhd"
vhdl work "C:/TES_project/fpga_ise/teslib/HDL/dsp/measurement_unit.vhd"
vhdl work "C:/TES_project/fpga_ise/teslib/simulation/measurement_unit_TB/measurement_unit_TB.vhd"
verilog work C:/Xilinx/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v
