// Seed: 2838653156
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  if (1) begin : LABEL_0
    logic id_5;
  end
  wire id_6;
  always #1;
endmodule
module module_1 #(
    parameter id_2 = 32'd25
) (
    input  wand  id_0,
    output wire  id_1,
    input  wor   _id_2,
    output wire  id_3,
    input  wor   id_4,
    output tri   id_5,
    input  tri0  id_6,
    output wire  id_7,
    input  wand  id_8,
    output tri0  id_9,
    output uwire id_10
);
  logic [id_2 : -1] id_12;
  ;
  assign id_9 = -1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12
  );
  wire id_13;
endmodule
