<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Pin: REG (specific to the IA-32 and Intel(R) 64 architectures)</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.1-p1 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="classes.html"><span>Classes</span></a></li>
    <li>
      <form action="search.php" method="get">
        <table cellspacing="0" cellpadding="0" border="0">
          <tr>
            <td><label>&nbsp;<u>S</u>earch&nbsp;for&nbsp;</label></td>
            <td><input type="text" name="query" value="" size="20" accesskey="s"/></td>
          </tr>
        </table>
      </form>
    </li>
  </ul></div>
<h1>REG (specific to the IA-32 and Intel(R) 64 architectures)<br>
<small>
[<a class="el" href="group__REG__BASIC__API.html">REG: Register Object</a>]</small>
</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Typedefs</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">typedef REGISTER_SET&lt; REG_FirstInRegset,<br>
 REG_LastInRegset &gt;&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ge457153aab05650d6845e3553731ee63">LEVEL_CORE::REGSET</a></td></tr>

<tr><td colspan="2"><br><h2>Enumerations</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g0f57fb50e80d686a588694f73046f2aa">LEVEL_BASE::REG</a> { <br>
&nbsp;&nbsp;<b>REG_INVALID_</b> =  0, 
<br>
&nbsp;&nbsp;<b>REG_GR_BASE</b> =  REG_RBASE, 
<br>
&nbsp;&nbsp;<b>REG_GR_BASE</b> =  REG_GBASE, 
<br>
&nbsp;&nbsp;<b>REG_EDI</b> =  REG_GR_BASE, 
<br>
&nbsp;&nbsp;<b>REG_GDI</b> =  REG_EDI, 
<br>
&nbsp;&nbsp;<b>REG_ESI</b>, 
<br>
&nbsp;&nbsp;<b>REG_GSI</b> =  REG_ESI, 
<br>
&nbsp;&nbsp;<b>REG_EBP</b>, 
<br>
&nbsp;&nbsp;<b>REG_GBP</b> =  REG_EBP, 
<br>
&nbsp;&nbsp;<b>REG_ESP</b>, 
<br>
&nbsp;&nbsp;<b>REG_STACK_PTR</b> =  REG_ESP, 
<br>
&nbsp;&nbsp;<b>REG_STACK_PTR</b> =  REG_GBASE + 12, 
<br>
&nbsp;&nbsp;<b>REG_EBX</b>, 
<br>
&nbsp;&nbsp;<b>REG_GBX</b> =  REG_EBX, 
<br>
&nbsp;&nbsp;<b>REG_EDX</b>, 
<br>
&nbsp;&nbsp;<b>REG_GDX</b> =  REG_EDX, 
<br>
&nbsp;&nbsp;<b>REG_ECX</b>, 
<br>
&nbsp;&nbsp;<b>REG_GCX</b> =  REG_ECX, 
<br>
&nbsp;&nbsp;<b>REG_EAX</b>, 
<br>
&nbsp;&nbsp;<b>REG_GAX</b> =  REG_EAX, 
<br>
&nbsp;&nbsp;<b>REG_GR_LAST</b> =  REG_EAX, 
<br>
&nbsp;&nbsp;<b>REG_GR_LAST</b> =  REG_GROT_LAST, 
<br>
&nbsp;&nbsp;<b>REG_SEG_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_SEG_CS</b> =  REG_SEG_BASE, 
<br>
&nbsp;&nbsp;<b>REG_SEG_SS</b>, 
<br>
&nbsp;&nbsp;<b>REG_SEG_DS</b>, 
<br>
&nbsp;&nbsp;<b>REG_SEG_ES</b>, 
<br>
&nbsp;&nbsp;<b>REG_SEG_FS</b>, 
<br>
&nbsp;&nbsp;<b>REG_SEG_GS</b>, 
<br>
&nbsp;&nbsp;<b>REG_SEG_LAST</b> =  REG_SEG_GS, 
<br>
&nbsp;&nbsp;<b>REG_EFLAGS</b>, 
<br>
&nbsp;&nbsp;<b>REG_GFLAGS</b> = REG_EFLAGS, 
<br>
&nbsp;&nbsp;<b>REG_EIP</b>, 
<br>
&nbsp;&nbsp;<b>REG_INST_PTR</b> =  REG_EIP, 
<br>
&nbsp;&nbsp;<b>REG_INST_PTR</b>, 
<br>
&nbsp;&nbsp;<b>REG_AL</b>, 
<br>
&nbsp;&nbsp;<b>REG_AH</b>, 
<br>
&nbsp;&nbsp;<b>REG_AX</b>, 
<br>
&nbsp;&nbsp;<b>REG_CL</b>, 
<br>
&nbsp;&nbsp;<b>REG_CH</b>, 
<br>
&nbsp;&nbsp;<b>REG_CX</b>, 
<br>
&nbsp;&nbsp;<b>REG_DL</b>, 
<br>
&nbsp;&nbsp;<b>REG_DH</b>, 
<br>
&nbsp;&nbsp;<b>REG_DX</b>, 
<br>
&nbsp;&nbsp;<b>REG_BL</b>, 
<br>
&nbsp;&nbsp;<b>REG_BH</b>, 
<br>
&nbsp;&nbsp;<b>REG_BX</b>, 
<br>
&nbsp;&nbsp;<b>REG_BP</b>, 
<br>
&nbsp;&nbsp;<b>REG_SI</b>, 
<br>
&nbsp;&nbsp;<b>REG_DI</b>, 
<br>
&nbsp;&nbsp;<b>REG_SP</b>, 
<br>
&nbsp;&nbsp;<b>REG_FLAGS</b>, 
<br>
&nbsp;&nbsp;<b>REG_IP</b>, 
<br>
&nbsp;&nbsp;<b>REG_MM_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_MM0</b> =  REG_MM_BASE, 
<br>
&nbsp;&nbsp;<b>REG_MM1</b>, 
<br>
&nbsp;&nbsp;<b>REG_MM2</b>, 
<br>
&nbsp;&nbsp;<b>REG_MM3</b>, 
<br>
&nbsp;&nbsp;<b>REG_MM4</b>, 
<br>
&nbsp;&nbsp;<b>REG_MM5</b>, 
<br>
&nbsp;&nbsp;<b>REG_MM6</b>, 
<br>
&nbsp;&nbsp;<b>REG_MM7</b>, 
<br>
&nbsp;&nbsp;<b>REG_MM_LAST</b> =  REG_MM7, 
<br>
&nbsp;&nbsp;<b>REG_EMM_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_EMM0</b> =  REG_EMM_BASE, 
<br>
&nbsp;&nbsp;<b>REG_EMM1</b>, 
<br>
&nbsp;&nbsp;<b>REG_EMM2</b>, 
<br>
&nbsp;&nbsp;<b>REG_EMM3</b>, 
<br>
&nbsp;&nbsp;<b>REG_EMM4</b>, 
<br>
&nbsp;&nbsp;<b>REG_EMM5</b>, 
<br>
&nbsp;&nbsp;<b>REG_EMM6</b>, 
<br>
&nbsp;&nbsp;<b>REG_EMM7</b>, 
<br>
&nbsp;&nbsp;<b>REG_EMM_LAST</b> =  REG_EMM7, 
<br>
&nbsp;&nbsp;<b>REG_MXT</b>, 
<br>
&nbsp;&nbsp;<b>REG_X87</b>, 
<br>
&nbsp;&nbsp;<b>REG_XMM_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_FIRST_FP_REG</b> =  REG_XMM_BASE, 
<br>
&nbsp;&nbsp;<b>REG_XMM0</b> =  REG_XMM_BASE, 
<br>
&nbsp;&nbsp;<b>REG_XMM1</b>, 
<br>
&nbsp;&nbsp;<b>REG_XMM2</b>, 
<br>
&nbsp;&nbsp;<b>REG_XMM3</b>, 
<br>
&nbsp;&nbsp;<b>REG_XMM4</b>, 
<br>
&nbsp;&nbsp;<b>REG_XMM5</b>, 
<br>
&nbsp;&nbsp;<b>REG_XMM6</b>, 
<br>
&nbsp;&nbsp;<b>REG_XMM7</b>, 
<br>
&nbsp;&nbsp;<b>REG_XMM_LAST</b> =  REG_XMM7, 
<br>
&nbsp;&nbsp;<b>REG_YMM_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_YMM0</b> =  REG_YMM_BASE, 
<br>
&nbsp;&nbsp;<b>REG_YMM1</b>, 
<br>
&nbsp;&nbsp;<b>REG_YMM2</b>, 
<br>
&nbsp;&nbsp;<b>REG_YMM3</b>, 
<br>
&nbsp;&nbsp;<b>REG_YMM4</b>, 
<br>
&nbsp;&nbsp;<b>REG_YMM5</b>, 
<br>
&nbsp;&nbsp;<b>REG_YMM6</b>, 
<br>
&nbsp;&nbsp;<b>REG_YMM7</b>, 
<br>
&nbsp;&nbsp;<b>REG_YMM_LAST</b> =  REG_YMM7, 
<br>
&nbsp;&nbsp;<b>REG_MXCSR</b>, 
<br>
&nbsp;&nbsp;<b>REG_MXCSRMASK</b>, 
<br>
&nbsp;&nbsp;<b>REG_ORIG_EAX</b>, 
<br>
&nbsp;&nbsp;<b>REG_ORIG_GAX</b> =  REG_ORIG_EAX, 
<br>
&nbsp;&nbsp;<b>REG_DR_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_DR0</b> =  REG_DR_BASE, 
<br>
&nbsp;&nbsp;<b>REG_DR1</b>, 
<br>
&nbsp;&nbsp;<b>REG_DR2</b>, 
<br>
&nbsp;&nbsp;<b>REG_DR3</b>, 
<br>
&nbsp;&nbsp;<b>REG_DR4</b>, 
<br>
&nbsp;&nbsp;<b>REG_DR5</b>, 
<br>
&nbsp;&nbsp;<b>REG_DR6</b>, 
<br>
&nbsp;&nbsp;<b>REG_DR7</b>, 
<br>
&nbsp;&nbsp;<b>REG_DR_LAST</b> =  REG_DR7, 
<br>
&nbsp;&nbsp;<b>REG_CR_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_CR0</b> =  REG_CR_BASE, 
<br>
&nbsp;&nbsp;<b>REG_CR1</b>, 
<br>
&nbsp;&nbsp;<b>REG_CR2</b>, 
<br>
&nbsp;&nbsp;<b>REG_CR3</b>, 
<br>
&nbsp;&nbsp;<b>REG_CR4</b>, 
<br>
&nbsp;&nbsp;<b>REG_CR_LAST</b> =  REG_CR4, 
<br>
&nbsp;&nbsp;<b>REG_TSSR</b>, 
<br>
&nbsp;&nbsp;<b>REG_LDTR</b>, 
<br>
&nbsp;&nbsp;<b>REG_TR_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_TR</b> =  REG_TR_BASE, 
<br>
&nbsp;&nbsp;<b>REG_TR3</b>, 
<br>
&nbsp;&nbsp;<b>REG_TR4</b>, 
<br>
&nbsp;&nbsp;<b>REG_TR5</b>, 
<br>
&nbsp;&nbsp;<b>REG_TR6</b>, 
<br>
&nbsp;&nbsp;<b>REG_TR7</b>, 
<br>
&nbsp;&nbsp;<b>REG_TR_LAST</b> =  REG_TR7, 
<br>
&nbsp;&nbsp;<b>REG_FPST_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_FPSTATUS_BASE</b> =  REG_FPST_BASE, 
<br>
&nbsp;&nbsp;<b>REG_FPCW</b> =  REG_FPSTATUS_BASE, 
<br>
&nbsp;&nbsp;<b>REG_FPSW</b>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aac92bf2494f7114c40cbbdff3d4b3071d">LEVEL_BASE::REG_FPTAG</a>, 
<br>
&nbsp;&nbsp;<b>REG_FPIP_OFF</b>, 
<br>
&nbsp;&nbsp;<b>REG_FPIP_SEL</b>, 
<br>
&nbsp;&nbsp;<b>REG_FPOPCODE</b>, 
<br>
&nbsp;&nbsp;<b>REG_FPDP_OFF</b>, 
<br>
&nbsp;&nbsp;<b>REG_FPDP_SEL</b>, 
<br>
&nbsp;&nbsp;<b>REG_FPSTATUS_LAST</b> =  REG_FPDP_SEL, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aa816e3365404549bcab2e4d0ba9625225">LEVEL_BASE::REG_FPTAG_FULL</a>, 
<br>
&nbsp;&nbsp;<b>REG_ST_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_ST0</b> =  REG_ST_BASE, 
<br>
&nbsp;&nbsp;<b>REG_ST1</b>, 
<br>
&nbsp;&nbsp;<b>REG_ST2</b>, 
<br>
&nbsp;&nbsp;<b>REG_ST3</b>, 
<br>
&nbsp;&nbsp;<b>REG_ST4</b>, 
<br>
&nbsp;&nbsp;<b>REG_ST5</b>, 
<br>
&nbsp;&nbsp;<b>REG_ST6</b>, 
<br>
&nbsp;&nbsp;<b>REG_ST7</b>, 
<br>
&nbsp;&nbsp;<b>REG_ST_LAST</b> =  REG_ST7, 
<br>
&nbsp;&nbsp;<b>REG_FPST_LAST</b> =  REG_ST_LAST, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aa0ed94219044b489ef7ec00b9aee1f997">LEVEL_BASE::REG_SEG_GS_BASE</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aae06493e866ba2fcfe67f5cee7c9e0262">LEVEL_BASE::REG_SEG_FS_BASE</a>, 
<br>
&nbsp;&nbsp;<b>REG_INST_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_INST_BASE</b>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aabffe023180c3055f8e337d0ee253ad44">LEVEL_BASE::REG_INST_SCRATCH_BASE</a> =  REG_INST_BASE, 
<br>
&nbsp;&nbsp;<b>REG_INST_SCRATCH_BASE</b> =  REG_INST_BASE, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aa0c74b67cf274f09260e3487e3e50fc8d">LEVEL_BASE::REG_INST_G0</a> =  REG_INST_SCRATCH_BASE, 
<br>
&nbsp;&nbsp;<b>REG_INST_G0</b> =  REG_INST_SCRATCH_BASE, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aa7f36e2387bc4a1829178069800541ef9">LEVEL_BASE::REG_INST_G1</a>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G1</b>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aae4ea8dfff667c04c7fc1dc31ca58034c">LEVEL_BASE::REG_INST_G2</a>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G2</b>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aa38ce8959771849b6d19666704cbde709">LEVEL_BASE::REG_INST_G3</a>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G3</b>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aaf864b78729c325072880aaca91c4fc95">LEVEL_BASE::REG_INST_G4</a>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G4</b>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aa0bf3c225420ed8b7efb4bdcf9cc96b7a">LEVEL_BASE::REG_INST_G5</a>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G5</b>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aa7a495b5a550802bbfc2fe607347fe215">LEVEL_BASE::REG_INST_G6</a>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G6</b>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aa9c5b06055777d4d2e9aec17bd12c23c8">LEVEL_BASE::REG_INST_G7</a>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G7</b>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aa396783de27aaf9ad09d32b856f2a8470">LEVEL_BASE::REG_INST_G8</a>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G8</b>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aa725ffa82752261f7e6d02f61f823e947">LEVEL_BASE::REG_INST_G9</a>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G9</b>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aa95bd2a7996373994211f4abdca6fddd0">LEVEL_BASE::REG_INST_G10</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aa6627b33852420083e7e1bf92ff9b0623">LEVEL_BASE::REG_INST_G11</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aaf04944e9076e9486a2b3b041c53febac">LEVEL_BASE::REG_INST_G12</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aac345a6a2a3b09a8c3d904d1449ab1bea">LEVEL_BASE::REG_INST_G13</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aa109cec4ef8f3a7cef69cd715f570aee7">LEVEL_BASE::REG_INST_G14</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aa4cba02ec1f94e2108075f73542c61437">LEVEL_BASE::REG_INST_G15</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aae9c516698c3454b8affdd500f632693e">LEVEL_BASE::REG_INST_G16</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aa2733a20abd14c288797c29496caf54c0">LEVEL_BASE::REG_INST_G17</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aaf96e4e4238b1cdaa2e2698e79167827d">LEVEL_BASE::REG_INST_G18</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aa190b77795e4b9f2deffb1b71f6b5e1db">LEVEL_BASE::REG_INST_G19</a>, 
<br>
&nbsp;&nbsp;<b>REG_INST_TOOL_FIRST</b> =  REG_INST_G0, 
<br>
&nbsp;&nbsp;<b>REG_INST_TOOL_FIRST</b> =  REG_INST_G0, 
<br>
&nbsp;&nbsp;<b>REG_INST_TOOL_LAST</b> =  REG_INST_G19, 
<br>
&nbsp;&nbsp;<b>REG_INST_TOOL_LAST</b> =  REG_INST_G9, 
<br>
&nbsp;&nbsp;<b>REG_BUF_BASE0</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_BASE1</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_BASE2</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_BASE3</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_BASE4</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_BASE5</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_BASE6</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_BASE7</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_BASE8</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_BASE9</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_LAST</b> =  REG_BUF_BASE9, 
<br>
&nbsp;&nbsp;<b>REG_BUF_END0</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_END1</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_END2</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_END3</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_END4</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_END5</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_END6</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_END7</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_END8</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_END9</b>, 
<br>
&nbsp;&nbsp;<b>REG_BUF_ENDLAST</b> =  REG_BUF_END9, 
<br>
&nbsp;&nbsp;<b>REG_INST_SCRATCH_LAST</b> =  REG_BUF_ENDLAST, 
<br>
&nbsp;&nbsp;<b>REG_INST_SCRATCH_LAST</b> =  REG_INST_G9, 
<br>
&nbsp;&nbsp;<b>REG_LAST</b>, 
<br>
&nbsp;&nbsp;<b>REG_LAST</b>, 
<br>
&nbsp;&nbsp;<b>REG_INVALIDx</b> =  0, 
<br>
&nbsp;&nbsp;<b>REG_NONE</b> =  1, 
<br>
&nbsp;&nbsp;<b>REG_IMMBASE</b> =  2, 
<br>
&nbsp;&nbsp;<b>REG_IMM_LIT</b> =  REG_IMMBASE + 0, 
<br>
&nbsp;&nbsp;<b>REG_IMM_BBL</b> =  REG_IMMBASE + 1, 
<br>
&nbsp;&nbsp;<b>REG_IMM_REL</b> =  REG_IMMBASE + 2, 
<br>
&nbsp;&nbsp;<b>REG_RBASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_MACHINE_BASE</b> =  REG_RBASE, 
<br>
&nbsp;&nbsp;<b>REG_APPLICATION_BASE</b> =  REG_RBASE, 
<br>
&nbsp;&nbsp;<b>REG_PHYSICAL_CONTEXT_BEGIN</b> =  REG_RBASE, 
<br>
&nbsp;&nbsp;<b>REG_BBASE</b> =  REG_RBASE, 
<br>
&nbsp;&nbsp;<b>REG_B0</b> =  REG_BBASE + 0, 
<br>
&nbsp;&nbsp;<b>REG_B1</b> =  REG_BBASE + 1, 
<br>
&nbsp;&nbsp;<b>REG_B2</b> =  REG_BBASE + 2, 
<br>
&nbsp;&nbsp;<b>REG_B3</b> =  REG_BBASE + 3, 
<br>
&nbsp;&nbsp;<b>REG_B4</b> =  REG_BBASE + 4, 
<br>
&nbsp;&nbsp;<b>REG_B5</b> =  REG_BBASE + 5, 
<br>
&nbsp;&nbsp;<b>REG_B6</b> =  REG_BBASE + 6, 
<br>
&nbsp;&nbsp;<b>REG_B7</b> =  REG_BBASE + 7, 
<br>
&nbsp;&nbsp;<b>REG_GBASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_GR_BASE</b> =  REG_RBASE, 
<br>
&nbsp;&nbsp;<b>REG_GR_BASE</b> =  REG_GBASE, 
<br>
&nbsp;&nbsp;<b>REG_GZERO</b> =  REG_GBASE + 0, 
<br>
&nbsp;&nbsp;<b>REG_GP</b> =  REG_GBASE + 1, 
<br>
&nbsp;&nbsp;<b>REG_G01</b> =  REG_GP, 
<br>
&nbsp;&nbsp;<b>REG_G02</b> =  REG_GBASE + 2, 
<br>
&nbsp;&nbsp;<b>REG_G03</b> =  REG_GBASE + 3, 
<br>
&nbsp;&nbsp;<b>REG_G04</b> =  REG_GBASE + 4, 
<br>
&nbsp;&nbsp;<b>REG_G05</b> =  REG_GBASE + 5, 
<br>
&nbsp;&nbsp;<b>REG_G06</b> =  REG_GBASE + 6, 
<br>
&nbsp;&nbsp;<b>REG_G07</b> =  REG_GBASE + 7, 
<br>
&nbsp;&nbsp;<b>REG_G08</b> =  REG_GBASE + 8, 
<br>
&nbsp;&nbsp;<b>REG_G09</b> =  REG_GBASE + 9, 
<br>
&nbsp;&nbsp;<b>REG_G10</b> =  REG_GBASE + 10, 
<br>
&nbsp;&nbsp;<b>REG_G11</b> =  REG_GBASE + 11, 
<br>
&nbsp;&nbsp;<b>REG_STACK_PTR</b> =  REG_ESP, 
<br>
&nbsp;&nbsp;<b>REG_STACK_PTR</b> =  REG_GBASE + 12, 
<br>
&nbsp;&nbsp;<b>REG_G12</b> =  REG_STACK_PTR, 
<br>
&nbsp;&nbsp;<b>REG_TP</b> =  REG_GBASE + 13, 
<br>
&nbsp;&nbsp;<b>REG_G13</b> =  REG_TP, 
<br>
&nbsp;&nbsp;<b>REG_G14</b> =  REG_GBASE + 14, 
<br>
&nbsp;&nbsp;<b>REG_G15</b> =  REG_GBASE + 15, 
<br>
&nbsp;&nbsp;<b>REG_G16</b> =  REG_GBASE + 16, 
<br>
&nbsp;&nbsp;<b>REG_G17</b> =  REG_GBASE + 17, 
<br>
&nbsp;&nbsp;<b>REG_G18</b> =  REG_GBASE + 18, 
<br>
&nbsp;&nbsp;<b>REG_G19</b> =  REG_GBASE + 19, 
<br>
&nbsp;&nbsp;<b>REG_G20</b> =  REG_GBASE + 20, 
<br>
&nbsp;&nbsp;<b>REG_G21</b> =  REG_GBASE + 21, 
<br>
&nbsp;&nbsp;<b>REG_G22</b> =  REG_GBASE + 22, 
<br>
&nbsp;&nbsp;<b>REG_G23</b> =  REG_GBASE + 23, 
<br>
&nbsp;&nbsp;<b>REG_G24</b> =  REG_GBASE + 24, 
<br>
&nbsp;&nbsp;<b>REG_G25</b> =  REG_GBASE + 25, 
<br>
&nbsp;&nbsp;<b>REG_G26</b> =  REG_GBASE + 26, 
<br>
&nbsp;&nbsp;<b>REG_G27</b> =  REG_GBASE + 27, 
<br>
&nbsp;&nbsp;<b>REG_G28</b> =  REG_GBASE + 28, 
<br>
&nbsp;&nbsp;<b>REG_G29</b> =  REG_GBASE + 29, 
<br>
&nbsp;&nbsp;<b>REG_G30</b> =  REG_GBASE + 30, 
<br>
&nbsp;&nbsp;<b>REG_G31</b> =  REG_GBASE + 31, 
<br>
&nbsp;&nbsp;<b>REG_GROT_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_G32</b> =  REG_GROT_BASE -32 + 32, 
<br>
&nbsp;&nbsp;<b>REG_G33</b> =  REG_GROT_BASE -32 + 33, 
<br>
&nbsp;&nbsp;<b>REG_G34</b> =  REG_GROT_BASE -32 + 34, 
<br>
&nbsp;&nbsp;<b>REG_G35</b> =  REG_GROT_BASE -32 + 35, 
<br>
&nbsp;&nbsp;<b>REG_G36</b> =  REG_GROT_BASE -32 + 36, 
<br>
&nbsp;&nbsp;<b>REG_G37</b> =  REG_GROT_BASE -32 + 37, 
<br>
&nbsp;&nbsp;<b>REG_G38</b> =  REG_GROT_BASE -32 + 38, 
<br>
&nbsp;&nbsp;<b>REG_G39</b> =  REG_GROT_BASE -32 + 39, 
<br>
&nbsp;&nbsp;<b>REG_G40</b> =  REG_GROT_BASE -32 + 40, 
<br>
&nbsp;&nbsp;<b>REG_G41</b> =  REG_GROT_BASE -32 + 41, 
<br>
&nbsp;&nbsp;<b>REG_G42</b> =  REG_GROT_BASE -32 + 42, 
<br>
&nbsp;&nbsp;<b>REG_G43</b> =  REG_GROT_BASE -32 + 43, 
<br>
&nbsp;&nbsp;<b>REG_G105</b> =  REG_GROT_BASE -32 + 105, 
<br>
&nbsp;&nbsp;<b>REG_G106</b> =  REG_GROT_BASE -32 + 106, 
<br>
&nbsp;&nbsp;<b>REG_G127</b> =  REG_GROT_BASE -32 + 127, 
<br>
&nbsp;&nbsp;<b>REG_GROT_LAST</b> =  REG_G127, 
<br>
&nbsp;&nbsp;<b>REG_GR_LAST</b> =  REG_EAX, 
<br>
&nbsp;&nbsp;<b>REG_GR_LAST</b> =  REG_GROT_LAST, 
<br>
&nbsp;&nbsp;<b>REG_FBASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_FZERO</b> =  REG_FBASE + 0, 
<br>
&nbsp;&nbsp;<b>REG_FONE</b> =  REG_FBASE + 1, 
<br>
&nbsp;&nbsp;<b>REG_F01</b> =  REG_FBASE + 1, 
<br>
&nbsp;&nbsp;<b>REG_F02</b> =  REG_FBASE + 2, 
<br>
&nbsp;&nbsp;<b>REG_F03</b> =  REG_FBASE + 3, 
<br>
&nbsp;&nbsp;<b>REG_F04</b> =  REG_FBASE + 4, 
<br>
&nbsp;&nbsp;<b>REG_F05</b> =  REG_FBASE + 5, 
<br>
&nbsp;&nbsp;<b>REG_F06</b> =  REG_FBASE + 6, 
<br>
&nbsp;&nbsp;<b>REG_F07</b> =  REG_FBASE + 7, 
<br>
&nbsp;&nbsp;<b>REG_F08</b> =  REG_FBASE + 8, 
<br>
&nbsp;&nbsp;<b>REG_F09</b> =  REG_FBASE + 9, 
<br>
&nbsp;&nbsp;<b>REG_F10</b> =  REG_FBASE + 10, 
<br>
&nbsp;&nbsp;<b>REG_F11</b> =  REG_FBASE + 11, 
<br>
&nbsp;&nbsp;<b>REG_F12</b> =  REG_FBASE + 12, 
<br>
&nbsp;&nbsp;<b>REG_F13</b> =  REG_FBASE + 13, 
<br>
&nbsp;&nbsp;<b>REG_F14</b> =  REG_FBASE + 14, 
<br>
&nbsp;&nbsp;<b>REG_F15</b> =  REG_FBASE + 15, 
<br>
&nbsp;&nbsp;<b>REG_F16</b> =  REG_FBASE + 16, 
<br>
&nbsp;&nbsp;<b>REG_F17</b> =  REG_FBASE + 17, 
<br>
&nbsp;&nbsp;<b>REG_F18</b> =  REG_FBASE + 18, 
<br>
&nbsp;&nbsp;<b>REG_F19</b> =  REG_FBASE + 19, 
<br>
&nbsp;&nbsp;<b>REG_F20</b> =  REG_FBASE + 20, 
<br>
&nbsp;&nbsp;<b>REG_F21</b> =  REG_FBASE + 21, 
<br>
&nbsp;&nbsp;<b>REG_F22</b> =  REG_FBASE + 22, 
<br>
&nbsp;&nbsp;<b>REG_F23</b> =  REG_FBASE + 23, 
<br>
&nbsp;&nbsp;<b>REG_F24</b> =  REG_FBASE + 24, 
<br>
&nbsp;&nbsp;<b>REG_F25</b> =  REG_FBASE + 25, 
<br>
&nbsp;&nbsp;<b>REG_F26</b> =  REG_FBASE + 26, 
<br>
&nbsp;&nbsp;<b>REG_F27</b> =  REG_FBASE + 27, 
<br>
&nbsp;&nbsp;<b>REG_F28</b> =  REG_FBASE + 28, 
<br>
&nbsp;&nbsp;<b>REG_F29</b> =  REG_FBASE + 29, 
<br>
&nbsp;&nbsp;<b>REG_F30</b> =  REG_FBASE + 30, 
<br>
&nbsp;&nbsp;<b>REG_F31</b> =  REG_FBASE + 31, 
<br>
&nbsp;&nbsp;<b>REG_FROT_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_F32</b> =  REG_FROT_BASE -32 + 32, 
<br>
&nbsp;&nbsp;<b>REG_F127</b> =  REG_FROT_BASE - 32 + 127, 
<br>
&nbsp;&nbsp;<b>REG_ABASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_AR_KR0</b> =  REG_ABASE + 0, 
<br>
&nbsp;&nbsp;<b>REG_AR_KR1</b> =  REG_ABASE + 1, 
<br>
&nbsp;&nbsp;<b>REG_AR_KR2</b> =  REG_ABASE + 2, 
<br>
&nbsp;&nbsp;<b>REG_AR_KR3</b> =  REG_ABASE + 3, 
<br>
&nbsp;&nbsp;<b>REG_AR_KR4</b> =  REG_ABASE + 4, 
<br>
&nbsp;&nbsp;<b>REG_AR_KR5</b> =  REG_ABASE + 5, 
<br>
&nbsp;&nbsp;<b>REG_AR_KR6</b> =  REG_ABASE + 6, 
<br>
&nbsp;&nbsp;<b>REG_AR_KR7</b> =  REG_ABASE + 7, 
<br>
&nbsp;&nbsp;<b>REG_AR_RSC</b> =  REG_ABASE + 16, 
<br>
&nbsp;&nbsp;<b>REG_AR_BSP</b> =  REG_ABASE + 17, 
<br>
&nbsp;&nbsp;<b>REG_AR_BSPSTORE</b> =  REG_ABASE + 18, 
<br>
&nbsp;&nbsp;<b>REG_AR_RNAT</b> =  REG_ABASE + 19, 
<br>
&nbsp;&nbsp;<b>REG_AR_FCR</b> =  REG_ABASE + 21, 
<br>
&nbsp;&nbsp;<b>REG_AR_EFLAG</b> =  REG_ABASE + 24, 
<br>
&nbsp;&nbsp;<b>REG_AR_CSD</b> =  REG_ABASE + 25, 
<br>
&nbsp;&nbsp;<b>REG_AR_SSD</b> =  REG_ABASE + 26, 
<br>
&nbsp;&nbsp;<b>REG_AR_CFLG</b> =  REG_ABASE + 27, 
<br>
&nbsp;&nbsp;<b>REG_AR_FSR</b> =  REG_ABASE + 28, 
<br>
&nbsp;&nbsp;<b>REG_AR_FIR</b> =  REG_ABASE + 29, 
<br>
&nbsp;&nbsp;<b>REG_AR_FDR</b> =  REG_ABASE + 30, 
<br>
&nbsp;&nbsp;<b>REG_AR_CCV</b> =  REG_ABASE + 32, 
<br>
&nbsp;&nbsp;<b>REG_AR_UNAT</b> =  REG_ABASE + 36, 
<br>
&nbsp;&nbsp;<b>REG_AR_FPSR</b> =  REG_ABASE + 40, 
<br>
&nbsp;&nbsp;<b>REG_AR_ITC</b> =  REG_ABASE + 44, 
<br>
&nbsp;&nbsp;<b>REG_AR_PFS</b> =  REG_ABASE + 64, 
<br>
&nbsp;&nbsp;<b>REG_AR_LC</b> =  REG_ABASE + 65, 
<br>
&nbsp;&nbsp;<b>REG_AR_EC</b> =  REG_ABASE + 66, 
<br>
&nbsp;&nbsp;<b>REG_AR_LAST</b> =  REG_ABASE + 127, 
<br>
&nbsp;&nbsp;<b>REG_SBASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_PR</b> =  REG_SBASE, 
<br>
&nbsp;&nbsp;<b>REG_CFM</b>, 
<br>
&nbsp;&nbsp;<b>REG_INST_PTR</b> =  REG_EIP, 
<br>
&nbsp;&nbsp;<b>REG_INST_PTR</b>, 
<br>
&nbsp;&nbsp;<b>REG_NAT_LOW</b>, 
<br>
&nbsp;&nbsp;<b>REG_NAT_HIGH</b>, 
<br>
&nbsp;&nbsp;<b>REG_UM</b>, 
<br>
&nbsp;&nbsp;<b>REG_SR_LAST</b> =  REG_UM, 
<br>
&nbsp;&nbsp;<b>REG_PHYSICAL_CONTEXT_END</b> =  REG_SR_LAST, 
<br>
&nbsp;&nbsp;<b>REG_MACHINE_LAST</b> =  REG_PHYSICAL_CONTEXT_END, 
<br>
&nbsp;&nbsp;<b>REG_PBASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_PR0</b> =  REG_PBASE + 0, 
<br>
&nbsp;&nbsp;<b>REG_PR1</b> =  REG_PBASE + 1, 
<br>
&nbsp;&nbsp;<b>REG_PR2</b> =  REG_PBASE + 2, 
<br>
&nbsp;&nbsp;<b>REG_PR3</b> =  REG_PBASE + 3, 
<br>
&nbsp;&nbsp;<b>REG_PR4</b> =  REG_PBASE + 4, 
<br>
&nbsp;&nbsp;<b>REG_PR5</b> =  REG_PBASE + 5, 
<br>
&nbsp;&nbsp;<b>REG_PR6</b> =  REG_PBASE + 6, 
<br>
&nbsp;&nbsp;<b>REG_PR7</b> =  REG_PBASE + 7, 
<br>
&nbsp;&nbsp;<b>REG_PR8</b> =  REG_PBASE + 8, 
<br>
&nbsp;&nbsp;<b>REG_PR9</b> =  REG_PBASE + 9, 
<br>
&nbsp;&nbsp;<b>REG_PR15</b> =  REG_PBASE + 15, 
<br>
&nbsp;&nbsp;<b>REG_PR63</b> =  REG_PBASE + 63, 
<br>
&nbsp;&nbsp;<b>REG_APPLICATION_LAST</b> =  REG_PR63, 
<br>
&nbsp;&nbsp;<b>REG_PIN_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_PIN_GR_BASE</b> =  REG_PIN_BASE, 
<br>
&nbsp;&nbsp;<b>REG_PIN_STACK_PTR</b>, 
<br>
&nbsp;&nbsp;<b>REG_THREAD_ID</b>, 
<br>
&nbsp;&nbsp;<b>REG_PIN_INDIRREG</b>, 
<br>
&nbsp;&nbsp;<b>REG_PIN_IPRELADDR</b>, 
<br>
&nbsp;&nbsp;<b>REG_PIN_TEMPOFFSET</b>, 
<br>
&nbsp;&nbsp;<b>REG_PIN_T_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_PIN_T0</b> =  REG_PIN_T_BASE, 
<br>
&nbsp;&nbsp;<b>REG_PIN_T1</b>, 
<br>
&nbsp;&nbsp;<b>REG_PIN_T2</b>, 
<br>
&nbsp;&nbsp;<b>REG_PIN_T3</b>, 
<br>
&nbsp;&nbsp;<b>REG_PIN_T_LAST</b> =  REG_PIN_T3, 
<br>
&nbsp;&nbsp;<b>REG_INST_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_INST_BASE</b>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aabffe023180c3055f8e337d0ee253ad44">LEVEL_BASE::REG_INST_SCRATCH_BASE</a> =  REG_INST_BASE, 
<br>
&nbsp;&nbsp;<b>REG_INST_SCRATCH_BASE</b> =  REG_INST_BASE, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aa0c74b67cf274f09260e3487e3e50fc8d">LEVEL_BASE::REG_INST_G0</a> =  REG_INST_SCRATCH_BASE, 
<br>
&nbsp;&nbsp;<b>REG_INST_G0</b> =  REG_INST_SCRATCH_BASE, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aa7f36e2387bc4a1829178069800541ef9">LEVEL_BASE::REG_INST_G1</a>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G1</b>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aae4ea8dfff667c04c7fc1dc31ca58034c">LEVEL_BASE::REG_INST_G2</a>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G2</b>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aa38ce8959771849b6d19666704cbde709">LEVEL_BASE::REG_INST_G3</a>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G3</b>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aaf864b78729c325072880aaca91c4fc95">LEVEL_BASE::REG_INST_G4</a>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G4</b>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aa0bf3c225420ed8b7efb4bdcf9cc96b7a">LEVEL_BASE::REG_INST_G5</a>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G5</b>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aa7a495b5a550802bbfc2fe607347fe215">LEVEL_BASE::REG_INST_G6</a>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G6</b>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aa9c5b06055777d4d2e9aec17bd12c23c8">LEVEL_BASE::REG_INST_G7</a>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G7</b>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aa396783de27aaf9ad09d32b856f2a8470">LEVEL_BASE::REG_INST_G8</a>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G8</b>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__REG__CPU__IPF.html#gg0f57fb50e80d686a588694f73046f2aa725ffa82752261f7e6d02f61f823e947">LEVEL_BASE::REG_INST_G9</a>, 
<br>
&nbsp;&nbsp;<b>REG_INST_G9</b>, 
<br>
&nbsp;&nbsp;<b>REG_INST_SCRATCH_LAST</b> =  REG_BUF_ENDLAST, 
<br>
&nbsp;&nbsp;<b>REG_INST_SCRATCH_LAST</b> =  REG_INST_G9, 
<br>
&nbsp;&nbsp;<b>REG_INST_LAST</b> =  REG_INST_G9, 
<br>
&nbsp;&nbsp;<b>REG_INST_TOOL_FIRST</b> =  REG_INST_G0, 
<br>
&nbsp;&nbsp;<b>REG_INST_TOOL_FIRST</b> =  REG_INST_G0, 
<br>
&nbsp;&nbsp;<b>REG_INST_TOOL_LAST</b> =  REG_INST_G19, 
<br>
&nbsp;&nbsp;<b>REG_INST_TOOL_LAST</b> =  REG_INST_G9, 
<br>
&nbsp;&nbsp;<b>REG_INST_ARG_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_INST_ARG_G0</b> =  REG_INST_ARG_BASE, 
<br>
&nbsp;&nbsp;<b>REG_INST_ARG_G1</b>, 
<br>
&nbsp;&nbsp;<b>REG_INST_ARG_G2</b>, 
<br>
&nbsp;&nbsp;<b>REG_INST_ARG_G3</b>, 
<br>
&nbsp;&nbsp;<b>REG_INST_ARG_G4</b>, 
<br>
&nbsp;&nbsp;<b>REG_INST_ARG_G5</b>, 
<br>
&nbsp;&nbsp;<b>REG_INST_ARG_G6</b>, 
<br>
&nbsp;&nbsp;<b>REG_INST_ARG_G7</b>, 
<br>
&nbsp;&nbsp;<b>REG_INST_ARG_G8</b>, 
<br>
&nbsp;&nbsp;<b>REG_INST_ARG_G9</b>, 
<br>
&nbsp;&nbsp;<b>REG_INST_ARG_LAST</b> =  REG_INST_ARG_G9, 
<br>
&nbsp;&nbsp;<b>REG_SPILL_PFS</b>, 
<br>
&nbsp;&nbsp;<b>REG_SPILL_B1</b>, 
<br>
&nbsp;&nbsp;<b>REG_SPILL_COVERING_PFS</b>, 
<br>
&nbsp;&nbsp;<b>REG_SPILL_COVERING_B1</b>, 
<br>
&nbsp;&nbsp;<b>REG_SPILL_PR1</b>, 
<br>
&nbsp;&nbsp;<b>REG_INST_COND</b>, 
<br>
&nbsp;&nbsp;<b>REG_PIN_BRIDGE_TOOL_TP</b>, 
<br>
&nbsp;&nbsp;<b>REG_PIN_FLOATING_RRB</b>, 
<br>
&nbsp;&nbsp;<b>REG_PIN_SPILLPTR</b>, 
<br>
&nbsp;&nbsp;<b>REG_PIN_SPILL_SCRATCH</b>, 
<br>
&nbsp;&nbsp;<b>REG_PIN_DYNAMIC_PROFILE_SCRATCH</b>, 
<br>
&nbsp;&nbsp;<b>REG_PIN_GR_LAST</b> = REG_PIN_DYNAMIC_PROFILE_SCRATCH, 
<br>
&nbsp;&nbsp;<b>REG_PIN_SPILLF02</b>, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G01</b>, 
<br>
&nbsp;&nbsp;<b>REG_PIN_GP</b> =  REG_PIN_G01, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G02</b> =  REG_PIN_G01 + 1, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G03</b> =  REG_PIN_G01 + 2, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G04</b> =  REG_PIN_G01 + 3, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G05</b> =  REG_PIN_G01 + 4, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G06</b> =  REG_PIN_G01 + 5, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G07</b> =  REG_PIN_G01 + 6, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G08</b> =  REG_PIN_G01 + 7, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G09</b> =  REG_PIN_G01 + 8, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G10</b> =  REG_PIN_G01 + 9, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G11</b> =  REG_PIN_G01 + 10, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G12</b> =  REG_PIN_G01 + 11, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G13</b> =  REG_PIN_G01 + 12, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G14</b> =  REG_PIN_G01 + 13, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G15</b> =  REG_PIN_G01 + 14, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G16</b> =  REG_PIN_G01 + 15, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G17</b> =  REG_PIN_G01 + 16, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G18</b> =  REG_PIN_G01 + 17, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G19</b> =  REG_PIN_G01 + 18, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G20</b> =  REG_PIN_G01 + 19, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G21</b> =  REG_PIN_G01 + 20, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G22</b> =  REG_PIN_G01 + 21, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G23</b> =  REG_PIN_G01 + 22, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G24</b> =  REG_PIN_G01 + 23, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G25</b> =  REG_PIN_G01 + 24, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G26</b> =  REG_PIN_G01 + 25, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G27</b> =  REG_PIN_G01 + 26, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G28</b> =  REG_PIN_G01 + 27, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G29</b> =  REG_PIN_G01 + 28, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G30</b> =  REG_PIN_G01 + 29, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G31</b> =  REG_PIN_G01 + 30, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G32</b> =  REG_PIN_G01 + 31, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G33</b> =  REG_PIN_G01 + 32, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G34</b> =  REG_PIN_G01 + 33, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G35</b> =  REG_PIN_G01 + 34, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G36</b> =  REG_PIN_G01 + 35, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G37</b> =  REG_PIN_G01 + 36, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G38</b> =  REG_PIN_G01 + 37, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G39</b> =  REG_PIN_G01 + 38, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G40</b> =  REG_PIN_G01 + 39, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G41</b> =  REG_PIN_G01 + 40, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G42</b> =  REG_PIN_G01 + 41, 
<br>
&nbsp;&nbsp;<b>REG_PIN_G43</b> =  REG_PIN_G01 + 42, 
<br>
&nbsp;&nbsp;<b>REG_PIN_INLINE_LAST</b> =  REG_PIN_G43, 
<br>
&nbsp;&nbsp;<b>REG_PIN_FARG_BASE</b>, 
<br>
&nbsp;&nbsp;<b>REG_PIN_FARG0</b> =  REG_PIN_FARG_BASE + 0, 
<br>
&nbsp;&nbsp;<b>REG_PIN_FARG1</b> =  REG_PIN_FARG_BASE + 1, 
<br>
&nbsp;&nbsp;<b>REG_PIN_FARG2</b> =  REG_PIN_FARG_BASE + 2, 
<br>
&nbsp;&nbsp;<b>REG_PIN_FARG3</b> =  REG_PIN_FARG_BASE + 3, 
<br>
&nbsp;&nbsp;<b>REG_PIN_FARG4</b> =  REG_PIN_FARG_BASE + 4, 
<br>
&nbsp;&nbsp;<b>REG_PIN_FARG5</b> =  REG_PIN_FARG_BASE + 5, 
<br>
&nbsp;&nbsp;<b>REG_PIN_FARG6</b> =  REG_PIN_FARG_BASE + 6, 
<br>
&nbsp;&nbsp;<b>REG_PIN_FARG7</b> =  REG_PIN_FARG_BASE + 7, 
<br>
&nbsp;&nbsp;<b>REG_PIN_LAST</b> =  REG_PIN_FARG7, 
<br>
&nbsp;&nbsp;<b>REG_LAST</b>, 
<br>
&nbsp;&nbsp;<b>REG_LAST</b>
<br>
 }</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gcc81a8433e2f250fc341758e21611be6">LEVEL_BASE::REGNAME</a> { <br>
&nbsp;&nbsp;<b>REGNAME_LAST</b>, 
<br>
&nbsp;&nbsp;<b>REGNAME_LAST</b>, 
<br>
&nbsp;&nbsp;<b>REGNAME_LAST</b>, 
<br>
&nbsp;&nbsp;<b>REGNAME_LAST</b>
<br>
 }</td></tr>

<tr><td colspan="2"><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gcad5be362797ba8fc511ed7b2243ea56">LEVEL_BASE::REG_is_fr_for_get_context</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g682ead4850de7bc43e04602d82e623b7">LEVEL_BASE::REG_is_fr_or_x87</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g84e26c54a557be59d9939c89e9fd8ee9">LEVEL_BASE::REG_is_mxcsr</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gd43d44806bd22c39078899f17a81b8b6">LEVEL_BASE::REG_is_mm</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gd0ddaf16b2320ffcd0e41801906c4b04">LEVEL_BASE::REG_is_xmm</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ge3dc27099d5bb520216a50bd00b1db60">LEVEL_BASE::REG_is_ymm</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">REG&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g96237638ef307496aef198c3c64294eb">LEVEL_BASE::REG_corresponding_ymm_reg</a> (REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g2c6504a4bfa4a1007a1f0b792f345091">LEVEL_BASE::REG_is_Half16</a> (const REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g7da10abdb51e61b11f791beaa5b2a8e7">LEVEL_BASE::REG_is_Half32</a> (const REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ge565098e5f19a2979173e15c823f049d">LEVEL_BASE::REG_is_Lower8</a> (const REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g6fae2ff2ecca2771b05d976f812241e8">LEVEL_BASE::REG_is_Upper8</a> (const REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g7e54ad3a41450c87d324ecac6d6da2ec">LEVEL_BASE::REG_is_partialreg</a> (const REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">VOID&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gff85a97eb6eea59ff76442e316e50eb6">LEVEL_BASE::SanityCheckPartialRegisters</a> ()</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g8ed23b197782e88ec8dcda1efb04c7c3">LEVEL_CORE::REGSET_Contains</a> (const REGSET &amp;regset, REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">VOID&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g7d0aca55c4e11785153c4f4bd83328c2">LEVEL_CORE::REGSET_Insert</a> (REGSET &amp;regset, REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">VOID&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g9bc09e7fbd3f8ddad1e47c83c8ca6323">LEVEL_CORE::REGSET_Remove</a> (REGSET &amp;regset, REG reg)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">VOID&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#ga8d6bc907483b84a882565de6a5025e6">LEVEL_CORE::REGSET_Clear</a> (REGSET &amp;regset)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">VOID&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g59b1d2e23d3de5edb229047382abfa22">LEVEL_CORE::REGSET_AddAll</a> (REGSET &amp;regset)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">REG&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g21f89d33c92eb340dd1aaed30c7d6e72">LEVEL_CORE::REGSET_PopNext</a> (REGSET &amp;regset)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">UINT32&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gc5530b1d15830b6e844f86d9d104606b">LEVEL_CORE::REGSET_PopCount</a> (const REGSET &amp;regset)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">BOOL&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gcb4df67645a5af50e61c0b2bae9b7f62">LEVEL_CORE::REGSET_PopCountIsZero</a> (const REGSET &amp;regset)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">string&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g931d5df5b542a78b0a6d21d7ebc2680f">LEVEL_CORE::REGSET_StringShort</a> (const REGSET &amp;regset)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">string&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g282822171f5fa5f9aaab20c8ea6db2b0">LEVEL_CORE::REGSET_StringList</a> (const REGSET &amp;regset)</td></tr>

<tr><td colspan="2"><br><h2>Variables</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">GLOBALCONST REG&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#g106d11b76262e7d9efa0cce801cf8431">LEVEL_CORE::REG_FirstInRegset</a> = REG_RBASE</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">GLOBALCONST REG&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__REG__CPU__IA32.html#gc3c3f8a822d40e53bc8c599368eb9a44">LEVEL_CORE::REG_LastInRegset</a> = REG(REG_LAST-1)</td></tr>

</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
<dl class="user" compact><dt><b>Availability:</b></dt><dd><b>Mode:</b> JIT &amp; Probe<br>
 <b>O/S</b>: Linux &amp; Windows<br>
 <b>CPU:</b> IA-32 and Intel(R) 64 architectures<br>
 </dd></dl>
<hr><h2>Typedef Documentation</h2>
<a class="anchor" name="ge457153aab05650d6845e3553731ee63"></a><!-- doxytag: member="LEVEL_CORE::REGSET" ref="ge457153aab05650d6845e3553731ee63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef class REGISTER_SET&lt; REG_FirstInRegset, REG_LastInRegset &gt; <a class="el" href="group__REG__CPU__IA32.html#ge457153aab05650d6845e3553731ee63">LEVEL_CORE::REGSET</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
A regset type that contains all registers 
</div>
</div><p>
<hr><h2>Enumeration Type Documentation</h2>
<a class="anchor" name="g0f57fb50e80d686a588694f73046f2aa"></a><!-- doxytag: member="LEVEL_BASE::REG" ref="g0f57fb50e80d686a588694f73046f2aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__REG__CPU__IA32.html#g0f57fb50e80d686a588694f73046f2aa">LEVEL_BASE::REG</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The x86 register enum (for both IA-32 and Intel(R) 64 architectures) <dl compact><dt><b>Enumerator: </b></dt><dd>
<table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aac92bf2494f7114c40cbbdff3d4b3071d"></a><!-- doxytag: member="REG_FPTAG" ref="gg0f57fb50e80d686a588694f73046f2aac92bf2494f7114c40cbbdff3d4b3071d" args="" -->REG_FPTAG</em>&nbsp;</td><td>
Abridged 8-bit version of x87 tag register. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa816e3365404549bcab2e4d0ba9625225"></a><!-- doxytag: member="REG_FPTAG_FULL" ref="gg0f57fb50e80d686a588694f73046f2aa816e3365404549bcab2e4d0ba9625225" args="" -->REG_FPTAG_FULL</em>&nbsp;</td><td>
Full 16-bit version of x87 tag register. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa0ed94219044b489ef7ec00b9aee1f997"></a><!-- doxytag: member="REG_SEG_GS_BASE" ref="gg0f57fb50e80d686a588694f73046f2aa0ed94219044b489ef7ec00b9aee1f997" args="" -->REG_SEG_GS_BASE</em>&nbsp;</td><td>
Base address for GS segment. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aae06493e866ba2fcfe67f5cee7c9e0262"></a><!-- doxytag: member="REG_SEG_FS_BASE" ref="gg0f57fb50e80d686a588694f73046f2aae06493e866ba2fcfe67f5cee7c9e0262" args="" -->REG_SEG_FS_BASE</em>&nbsp;</td><td>
Base address for FS segment. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aabffe023180c3055f8e337d0ee253ad44"></a><!-- doxytag: member="REG_INST_SCRATCH_BASE" ref="gg0f57fb50e80d686a588694f73046f2aabffe023180c3055f8e337d0ee253ad44" args="" -->REG_INST_SCRATCH_BASE</em>&nbsp;</td><td>
First available scratch register. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa0c74b67cf274f09260e3487e3e50fc8d"></a><!-- doxytag: member="REG_INST_G0" ref="gg0f57fb50e80d686a588694f73046f2aa0c74b67cf274f09260e3487e3e50fc8d" args="" -->REG_INST_G0</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa7f36e2387bc4a1829178069800541ef9"></a><!-- doxytag: member="REG_INST_G1" ref="gg0f57fb50e80d686a588694f73046f2aa7f36e2387bc4a1829178069800541ef9" args="" -->REG_INST_G1</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aae4ea8dfff667c04c7fc1dc31ca58034c"></a><!-- doxytag: member="REG_INST_G2" ref="gg0f57fb50e80d686a588694f73046f2aae4ea8dfff667c04c7fc1dc31ca58034c" args="" -->REG_INST_G2</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa38ce8959771849b6d19666704cbde709"></a><!-- doxytag: member="REG_INST_G3" ref="gg0f57fb50e80d686a588694f73046f2aa38ce8959771849b6d19666704cbde709" args="" -->REG_INST_G3</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aaf864b78729c325072880aaca91c4fc95"></a><!-- doxytag: member="REG_INST_G4" ref="gg0f57fb50e80d686a588694f73046f2aaf864b78729c325072880aaca91c4fc95" args="" -->REG_INST_G4</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa0bf3c225420ed8b7efb4bdcf9cc96b7a"></a><!-- doxytag: member="REG_INST_G5" ref="gg0f57fb50e80d686a588694f73046f2aa0bf3c225420ed8b7efb4bdcf9cc96b7a" args="" -->REG_INST_G5</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa7a495b5a550802bbfc2fe607347fe215"></a><!-- doxytag: member="REG_INST_G6" ref="gg0f57fb50e80d686a588694f73046f2aa7a495b5a550802bbfc2fe607347fe215" args="" -->REG_INST_G6</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa9c5b06055777d4d2e9aec17bd12c23c8"></a><!-- doxytag: member="REG_INST_G7" ref="gg0f57fb50e80d686a588694f73046f2aa9c5b06055777d4d2e9aec17bd12c23c8" args="" -->REG_INST_G7</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa396783de27aaf9ad09d32b856f2a8470"></a><!-- doxytag: member="REG_INST_G8" ref="gg0f57fb50e80d686a588694f73046f2aa396783de27aaf9ad09d32b856f2a8470" args="" -->REG_INST_G8</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa725ffa82752261f7e6d02f61f823e947"></a><!-- doxytag: member="REG_INST_G9" ref="gg0f57fb50e80d686a588694f73046f2aa725ffa82752261f7e6d02f61f823e947" args="" -->REG_INST_G9</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa95bd2a7996373994211f4abdca6fddd0"></a><!-- doxytag: member="REG_INST_G10" ref="gg0f57fb50e80d686a588694f73046f2aa95bd2a7996373994211f4abdca6fddd0" args="" -->REG_INST_G10</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa6627b33852420083e7e1bf92ff9b0623"></a><!-- doxytag: member="REG_INST_G11" ref="gg0f57fb50e80d686a588694f73046f2aa6627b33852420083e7e1bf92ff9b0623" args="" -->REG_INST_G11</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aaf04944e9076e9486a2b3b041c53febac"></a><!-- doxytag: member="REG_INST_G12" ref="gg0f57fb50e80d686a588694f73046f2aaf04944e9076e9486a2b3b041c53febac" args="" -->REG_INST_G12</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aac345a6a2a3b09a8c3d904d1449ab1bea"></a><!-- doxytag: member="REG_INST_G13" ref="gg0f57fb50e80d686a588694f73046f2aac345a6a2a3b09a8c3d904d1449ab1bea" args="" -->REG_INST_G13</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa109cec4ef8f3a7cef69cd715f570aee7"></a><!-- doxytag: member="REG_INST_G14" ref="gg0f57fb50e80d686a588694f73046f2aa109cec4ef8f3a7cef69cd715f570aee7" args="" -->REG_INST_G14</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa4cba02ec1f94e2108075f73542c61437"></a><!-- doxytag: member="REG_INST_G15" ref="gg0f57fb50e80d686a588694f73046f2aa4cba02ec1f94e2108075f73542c61437" args="" -->REG_INST_G15</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aae9c516698c3454b8affdd500f632693e"></a><!-- doxytag: member="REG_INST_G16" ref="gg0f57fb50e80d686a588694f73046f2aae9c516698c3454b8affdd500f632693e" args="" -->REG_INST_G16</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa2733a20abd14c288797c29496caf54c0"></a><!-- doxytag: member="REG_INST_G17" ref="gg0f57fb50e80d686a588694f73046f2aa2733a20abd14c288797c29496caf54c0" args="" -->REG_INST_G17</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aaf96e4e4238b1cdaa2e2698e79167827d"></a><!-- doxytag: member="REG_INST_G18" ref="gg0f57fb50e80d686a588694f73046f2aaf96e4e4238b1cdaa2e2698e79167827d" args="" -->REG_INST_G18</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa190b77795e4b9f2deffb1b71f6b5e1db"></a><!-- doxytag: member="REG_INST_G19" ref="gg0f57fb50e80d686a588694f73046f2aa190b77795e4b9f2deffb1b71f6b5e1db" args="" -->REG_INST_G19</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aabffe023180c3055f8e337d0ee253ad44"></a><!-- doxytag: member="REG_INST_SCRATCH_BASE" ref="gg0f57fb50e80d686a588694f73046f2aabffe023180c3055f8e337d0ee253ad44" args="" -->REG_INST_SCRATCH_BASE</em>&nbsp;</td><td>
First available scratch register. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa0c74b67cf274f09260e3487e3e50fc8d"></a><!-- doxytag: member="REG_INST_G0" ref="gg0f57fb50e80d686a588694f73046f2aa0c74b67cf274f09260e3487e3e50fc8d" args="" -->REG_INST_G0</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa7f36e2387bc4a1829178069800541ef9"></a><!-- doxytag: member="REG_INST_G1" ref="gg0f57fb50e80d686a588694f73046f2aa7f36e2387bc4a1829178069800541ef9" args="" -->REG_INST_G1</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aae4ea8dfff667c04c7fc1dc31ca58034c"></a><!-- doxytag: member="REG_INST_G2" ref="gg0f57fb50e80d686a588694f73046f2aae4ea8dfff667c04c7fc1dc31ca58034c" args="" -->REG_INST_G2</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa38ce8959771849b6d19666704cbde709"></a><!-- doxytag: member="REG_INST_G3" ref="gg0f57fb50e80d686a588694f73046f2aa38ce8959771849b6d19666704cbde709" args="" -->REG_INST_G3</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aaf864b78729c325072880aaca91c4fc95"></a><!-- doxytag: member="REG_INST_G4" ref="gg0f57fb50e80d686a588694f73046f2aaf864b78729c325072880aaca91c4fc95" args="" -->REG_INST_G4</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa0bf3c225420ed8b7efb4bdcf9cc96b7a"></a><!-- doxytag: member="REG_INST_G5" ref="gg0f57fb50e80d686a588694f73046f2aa0bf3c225420ed8b7efb4bdcf9cc96b7a" args="" -->REG_INST_G5</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa7a495b5a550802bbfc2fe607347fe215"></a><!-- doxytag: member="REG_INST_G6" ref="gg0f57fb50e80d686a588694f73046f2aa7a495b5a550802bbfc2fe607347fe215" args="" -->REG_INST_G6</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa9c5b06055777d4d2e9aec17bd12c23c8"></a><!-- doxytag: member="REG_INST_G7" ref="gg0f57fb50e80d686a588694f73046f2aa9c5b06055777d4d2e9aec17bd12c23c8" args="" -->REG_INST_G7</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa396783de27aaf9ad09d32b856f2a8470"></a><!-- doxytag: member="REG_INST_G8" ref="gg0f57fb50e80d686a588694f73046f2aa396783de27aaf9ad09d32b856f2a8470" args="" -->REG_INST_G8</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
<tr><td valign="top"><em><a class="anchor" name="gg0f57fb50e80d686a588694f73046f2aa725ffa82752261f7e6d02f61f823e947"></a><!-- doxytag: member="REG_INST_G9" ref="gg0f57fb50e80d686a588694f73046f2aa725ffa82752261f7e6d02f61f823e947" args="" -->REG_INST_G9</em>&nbsp;</td><td>
Scratch register used in pintools. </td></tr>
</table>
</dl>

</div>
</div><p>
<a class="anchor" name="gcc81a8433e2f250fc341758e21611be6"></a><!-- doxytag: member="LEVEL_BASE::REGNAME" ref="gcc81a8433e2f250fc341758e21611be6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__REG__CPU__IA32.html#gcc81a8433e2f250fc341758e21611be6">LEVEL_BASE::REGNAME</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
x 
</div>
</div><p>
<hr><h2>Function Documentation</h2>
<a class="anchor" name="g96237638ef307496aef198c3c64294eb"></a><!-- doxytag: member="LEVEL_BASE::REG_corresponding_ymm_reg" ref="g96237638ef307496aef198c3c64294eb" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">REG LEVEL_BASE::REG_corresponding_ymm_reg           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>the corresponding ymm reg to an xmm reg: e.g. if reg is xmm4 return ymm4 ASSUMES that REG_is_xmm returns TRUE on reg </dd></dl>

</div>
</div><p>
<a class="anchor" name="gcad5be362797ba8fc511ed7b2243ea56"></a><!-- doxytag: member="LEVEL_BASE::REG_is_fr_for_get_context" ref="gcad5be362797ba8fc511ed7b2243ea56" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_fr_for_get_context           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if reg is a floating register appropriate for PIN_GetContextReg </dd></dl>

</div>
</div><p>
<a class="anchor" name="g682ead4850de7bc43e04602d82e623b7"></a><!-- doxytag: member="LEVEL_BASE::REG_is_fr_or_x87" ref="g682ead4850de7bc43e04602d82e623b7" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_fr_or_x87           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if reg is a floating register </dd></dl>

</div>
</div><p>
<a class="anchor" name="g2c6504a4bfa4a1007a1f0b792f345091"></a><!-- doxytag: member="LEVEL_BASE::REG_is_Half16" ref="g2c6504a4bfa4a1007a1f0b792f345091" args="(const REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_Half16           </td>
          <td>(</td>
          <td class="paramtype">const REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Return TRUE if reg is a lower 16-bit register 
</div>
</div><p>
<a class="anchor" name="g7da10abdb51e61b11f791beaa5b2a8e7"></a><!-- doxytag: member="LEVEL_BASE::REG_is_Half32" ref="g7da10abdb51e61b11f791beaa5b2a8e7" args="(const REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_Half32           </td>
          <td>(</td>
          <td class="paramtype">const REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Return TRUE if reg is a lower 32-bit register 
</div>
</div><p>
<a class="anchor" name="ge565098e5f19a2979173e15c823f049d"></a><!-- doxytag: member="LEVEL_BASE::REG_is_Lower8" ref="ge565098e5f19a2979173e15c823f049d" args="(const REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_Lower8           </td>
          <td>(</td>
          <td class="paramtype">const REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Return TRUE if reg is a lower 8-bit register 
</div>
</div><p>
<a class="anchor" name="gd43d44806bd22c39078899f17a81b8b6"></a><!-- doxytag: member="LEVEL_BASE::REG_is_mm" ref="gd43d44806bd22c39078899f17a81b8b6" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_mm           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if reg is an mmx register </dd></dl>

</div>
</div><p>
<a class="anchor" name="g84e26c54a557be59d9939c89e9fd8ee9"></a><!-- doxytag: member="LEVEL_BASE::REG_is_mxcsr" ref="g84e26c54a557be59d9939c89e9fd8ee9" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_mxcsr           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if reg is a floating register </dd></dl>

</div>
</div><p>
<a class="anchor" name="g7e54ad3a41450c87d324ecac6d6da2ec"></a><!-- doxytag: member="LEVEL_BASE::REG_is_partialreg" ref="g7e54ad3a41450c87d324ecac6d6da2ec" args="(const REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_partialreg           </td>
          <td>(</td>
          <td class="paramtype">const REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Return TRUE if reg is a partial register 
</div>
</div><p>
<a class="anchor" name="g6fae2ff2ecca2771b05d976f812241e8"></a><!-- doxytag: member="LEVEL_BASE::REG_is_Upper8" ref="g6fae2ff2ecca2771b05d976f812241e8" args="(const REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_Upper8           </td>
          <td>(</td>
          <td class="paramtype">const REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Return TRUE if reg is a upper 8-bit register 
</div>
</div><p>
<a class="anchor" name="gd0ddaf16b2320ffcd0e41801906c4b04"></a><!-- doxytag: member="LEVEL_BASE::REG_is_xmm" ref="gd0ddaf16b2320ffcd0e41801906c4b04" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_xmm           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if reg is an sse register </dd></dl>

</div>
</div><p>
<a class="anchor" name="ge3dc27099d5bb520216a50bd00b1db60"></a><!-- doxytag: member="LEVEL_BASE::REG_is_ymm" ref="ge3dc27099d5bb520216a50bd00b1db60" args="(REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_BASE::REG_is_ymm           </td>
          <td>(</td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>true if reg is a ymm register </dd></dl>

</div>
</div><p>
<a class="anchor" name="g59b1d2e23d3de5edb229047382abfa22"></a><!-- doxytag: member="LEVEL_CORE::REGSET_AddAll" ref="g59b1d2e23d3de5edb229047382abfa22" args="(REGSET &amp;regset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">VOID LEVEL_CORE::REGSET_AddAll           </td>
          <td>(</td>
          <td class="paramtype">REGSET &amp;&nbsp;</td>
          <td class="paramname"> <em>regset</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Insert all registers into the specified regset 
</div>
</div><p>
<a class="anchor" name="ga8d6bc907483b84a882565de6a5025e6"></a><!-- doxytag: member="LEVEL_CORE::REGSET_Clear" ref="ga8d6bc907483b84a882565de6a5025e6" args="(REGSET &amp;regset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">VOID LEVEL_CORE::REGSET_Clear           </td>
          <td>(</td>
          <td class="paramtype">REGSET &amp;&nbsp;</td>
          <td class="paramname"> <em>regset</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Remove all registers from the specified regset 
</div>
</div><p>
<a class="anchor" name="g8ed23b197782e88ec8dcda1efb04c7c3"></a><!-- doxytag: member="LEVEL_CORE::REGSET_Contains" ref="g8ed23b197782e88ec8dcda1efb04c7c3" args="(const REGSET &amp;regset, REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_CORE::REGSET_Contains           </td>
          <td>(</td>
          <td class="paramtype">const REGSET &amp;&nbsp;</td>
          <td class="paramname"> <em>regset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>TRUE if the specified reg is contained in the specified regset </dd></dl>

</div>
</div><p>
<a class="anchor" name="g7d0aca55c4e11785153c4f4bd83328c2"></a><!-- doxytag: member="LEVEL_CORE::REGSET_Insert" ref="g7d0aca55c4e11785153c4f4bd83328c2" args="(REGSET &amp;regset, REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">VOID LEVEL_CORE::REGSET_Insert           </td>
          <td>(</td>
          <td class="paramtype">REGSET &amp;&nbsp;</td>
          <td class="paramname"> <em>regset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Insert the specified reg into the specified regset 
</div>
</div><p>
<a class="anchor" name="gc5530b1d15830b6e844f86d9d104606b"></a><!-- doxytag: member="LEVEL_CORE::REGSET_PopCount" ref="gc5530b1d15830b6e844f86d9d104606b" args="(const REGSET &amp;regset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">UINT32 LEVEL_CORE::REGSET_PopCount           </td>
          <td>(</td>
          <td class="paramtype">const REGSET &amp;&nbsp;</td>
          <td class="paramname"> <em>regset</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>the number of registers in the specified regset </dd></dl>

</div>
</div><p>
<a class="anchor" name="gcb4df67645a5af50e61c0b2bae9b7f62"></a><!-- doxytag: member="LEVEL_CORE::REGSET_PopCountIsZero" ref="gcb4df67645a5af50e61c0b2bae9b7f62" args="(const REGSET &amp;regset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BOOL LEVEL_CORE::REGSET_PopCountIsZero           </td>
          <td>(</td>
          <td class="paramtype">const REGSET &amp;&nbsp;</td>
          <td class="paramname"> <em>regset</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>TRUE if the number of registers in the specified regset is zero </dd></dl>

</div>
</div><p>
<a class="anchor" name="g21f89d33c92eb340dd1aaed30c7d6e72"></a><!-- doxytag: member="LEVEL_CORE::REGSET_PopNext" ref="g21f89d33c92eb340dd1aaed30c7d6e72" args="(REGSET &amp;regset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">REG LEVEL_CORE::REGSET_PopNext           </td>
          <td>(</td>
          <td class="paramtype">REGSET &amp;&nbsp;</td>
          <td class="paramname"> <em>regset</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Pop the next register from the specified regset <dl class="return" compact><dt><b>Returns:</b></dt><dd>the popped register </dd></dl>

</div>
</div><p>
<a class="anchor" name="g9bc09e7fbd3f8ddad1e47c83c8ca6323"></a><!-- doxytag: member="LEVEL_CORE::REGSET_Remove" ref="g9bc09e7fbd3f8ddad1e47c83c8ca6323" args="(REGSET &amp;regset, REG reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">VOID LEVEL_CORE::REGSET_Remove           </td>
          <td>(</td>
          <td class="paramtype">REGSET &amp;&nbsp;</td>
          <td class="paramname"> <em>regset</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">REG&nbsp;</td>
          <td class="paramname"> <em>reg</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Remove the specified reg from the specified regset 
</div>
</div><p>
<a class="anchor" name="g282822171f5fa5f9aaab20c8ea6db2b0"></a><!-- doxytag: member="LEVEL_CORE::REGSET_StringList" ref="g282822171f5fa5f9aaab20c8ea6db2b0" args="(const REGSET &amp;regset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string LEVEL_CORE::REGSET_StringList           </td>
          <td>(</td>
          <td class="paramtype">const REGSET &amp;&nbsp;</td>
          <td class="paramname"> <em>regset</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>a string with the names of all registers is the specified regset </dd></dl>

</div>
</div><p>
<a class="anchor" name="g931d5df5b542a78b0a6d21d7ebc2680f"></a><!-- doxytag: member="LEVEL_CORE::REGSET_StringShort" ref="g931d5df5b542a78b0a6d21d7ebc2680f" args="(const REGSET &amp;regset)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">string LEVEL_CORE::REGSET_StringShort           </td>
          <td>(</td>
          <td class="paramtype">const REGSET &amp;&nbsp;</td>
          <td class="paramname"> <em>regset</em>          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
<dl class="return" compact><dt><b>Returns:</b></dt><dd>a string with the names of all registers is the specified regset </dd></dl>

</div>
</div><p>
<a class="anchor" name="gff85a97eb6eea59ff76442e316e50eb6"></a><!-- doxytag: member="LEVEL_BASE::SanityCheckPartialRegisters" ref="gff85a97eb6eea59ff76442e316e50eb6" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">VOID LEVEL_BASE::SanityCheckPartialRegisters           </td>
          <td>(</td>
          <td class="paramname">          </td>
          <td>&nbsp;)&nbsp;</td>
          <td width="100%"></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Ensure that we don't re-create Mantis 1903, where a register was short but not partial. This function checks that the partial register information is internally consistent.<p>
It is called when we have the -slow_asserts flag. 
</div>
</div><p>
<hr><h2>Variable Documentation</h2>
<a class="anchor" name="g106d11b76262e7d9efa0cce801cf8431"></a><!-- doxytag: member="LEVEL_CORE::REG_FirstInRegset" ref="g106d11b76262e7d9efa0cce801cf8431" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GLOBALCONST REG LEVEL_CORE::REG_FirstInRegset = REG_RBASE          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
REG represented by the first bit in the regset vector. 
<p>

</div>
</div><p>
<a class="anchor" name="gc3c3f8a822d40e53bc8c599368eb9a44"></a><!-- doxytag: member="LEVEL_CORE::REG_LastInRegset" ref="gc3c3f8a822d40e53bc8c599368eb9a44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">GLOBALCONST REG LEVEL_CORE::REG_LastInRegset = REG(REG_LAST-1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
REG represented by the last bit in the regset vector. Most of the code assumes that REG_LAST is not an actual register, so we should not include it in the set. We use REG_LAST-1 for the last registers. 
</div>
</div><p>
<hr size="1"><address style="align: right;"><small>Generated on Tue Nov 22 11:34:24 2011 for Pin by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.1-p1 </small></address>
</body>
</html>
