Keyword: pulse width
Occurrences: 23
================================================================================

Page   86: Figure 295. Complementary outputs for low pulse width (SDTRx = SDTFx = 0). . . . . . . . . . . . . . . . 1362
Page   86: Figure 296. Complementary outputs for low pulse width (SDTRx = SDTFx = 1). . . . . . . . . . . . . . . . 1362
Page   86: Figure 297. Complementary outputs for low pulse width (SDTRx = 0, SDTFx = 1). . . . . . . . . . . . . . 1362
Page   86: Figure 298. Complementary outputs for low pulse width (SDTRx = 1, SDTFx=0). . . . . . . . . . . . . . . 1363
Page 1340: and pulse width in triggered one-pulse mode
Page 1362: Figure 295. Complementary outputs for low pulse width (SDTRx = SDTFx = 0)
Page 1362: Figure 296. Complementary outputs for low pulse width (SDTRx = SDTFx = 1)
Page 1362: Figure 297. Complementary outputs for low pulse width (SDTRx = 0, SDTFx = 1)
Page 1363: Figure 298. Complementary outputs for low pulse width (SDTRx = 1, SDTFx=0)
Page 1369: 5 to 6 cycles of fHRTIM      1 cycles of fHRTIM   No jitter, pulse width maintained with
Page 1369: (depends whether the                              1 cycle of fHRTIM clock jitter pulse width
Page 1542: Pulse Width Modulation mode allows you to generate a signal with a frequency determined
Page 1642: Pulse width modulation mode allows you to generate a signal with a frequency determined
Page 1708: period                       pulse width             period
Page 1710: Pulse Width Modulation mode allows you to generate a signal with a frequency determined
Page 1765: Pulse Width Modulation mode allows you to generate a signal with a frequency determined
Page 1939: suppression of spikes with a pulse width up to 50 ns in Fast-mode and Fast-mode Plus. The
Page 1939: Pulse width of                                          Programmable length from 1 to 15 I2C peripheral
Page 2041: normal mode the transmitted pulse width is specified as 3/16 of a bit period.
Page 2042: acceptable pulse width is programmable. Glitch detection logic on the receiver end
Page 2042: In low-power mode, the pulse width is not maintained at 3/16 of the bit period. Instead,
Page 2168: As shown in Figure 632, in slave mode various pulse widths of WS can be accepted as the
Page 2224: FSALL            0       Pulse width is one bit clock cycle
