# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
_RDI_DONT_SET_XILINX_AS_PATH=True
XDG_SESSION_ID=1
HOSTNAME=ip-172-31-42-102.us-west-2.compute.internal
XILINX_DSP=
SHELL=/bin/bash
TERM=screen
MAKEFLAGS=w -- TARGET=hw
HISTSIZE=1000
SSH_CLIENT=169.232.70.21 13428 22
MYVIVADO=
RDI_TPS_ROOT=/opt/Xilinx/Vivado/2021.1/tps/lnx64
HDK_SHELL_DIR=/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818
HDI_PROCESSOR=x86_64
HDK_SHELL_DESIGN_DIR=/home/centos/src/project_data/aws-fpga/hdk/common/shell_v04261818/design
SYNTH_COMMON=/opt/Xilinx/Vitis/2021.1/scripts/rt/data
SSH_TTY=/dev/pts/0
LC_ALL=en_US.UTF-8
RDI_JAVA_VERSION=11.0.2
RT_TCL_PATH=/opt/Xilinx/Vitis/2021.1/scripts/rt/base_tcl/tcl
RDI_PREPEND_PATH=/opt/Xilinx/Vitis/2021.1/bin
RDI_OPT_EXT=.o
OPENCL_PLATFORM=Xilinx
MAKEOVERRIDES=${-*-command-variables-*-}
USER=centos
LS_COLORS=rs=0:di=01;34:ln=01;36:mh=00:pi=40;33:so=01;35:do=01;35:bd=40;33;01:cd=40;33;01:or=40;31;01:mi=01;05;37;41:su=37;41:sg=30;43:ca=30;41:tw=30;42:ow=34;42:st=37;44:ex=01;32:*.tar=01;31:*.tgz=01;31:*.arc=01;31:*.arj=01;31:*.taz=01;31:*.lha=01;31:*.lz4=01;31:*.lzh=01;31:*.lzma=01;31:*.tlz=01;31:*.txz=01;31:*.tzo=01;31:*.t7z=01;31:*.zip=01;31:*.z=01;31:*.Z=01;31:*.dz=01;31:*.gz=01;31:*.lrz=01;31:*.lz=01;31:*.lzo=01;31:*.xz=01;31:*.bz2=01;31:*.bz=01;31:*.tbz=01;31:*.tbz2=01;31:*.tz=01;31:*.deb=01;31:*.rpm=01;31:*.jar=01;31:*.war=01;31:*.ear=01;31:*.sar=01;31:*.rar=01;31:*.alz=01;31:*.ace=01;31:*.zoo=01;31:*.cpio=01;31:*.7z=01;31:*.rz=01;31:*.cab=01;31:*.jpg=01;35:*.jpeg=01;35:*.gif=01;35:*.bmp=01;35:*.pbm=01;35:*.pgm=01;35:*.ppm=01;35:*.tga=01;35:*.xbm=01;35:*.xpm=01;35:*.tif=01;35:*.tiff=01;35:*.png=01;35:*.svg=01;35:*.svgz=01;35:*.mng=01;35:*.pcx=01;35:*.mov=01;35:*.mpg=01;35:*.mpeg=01;35:*.m2v=01;35:*.mkv=01;35:*.webm=01;35:*.ogm=01;35:*.mp4=01;35:*.m4v=01;35:*.mp4v=01;35:*.vob=01;35:*.qt=01;35:*.nuv=01;35:*.wmv=01;35:*.asf=01;35:*.rm=01;35:*.rmvb=01;35:*.flc=01;35:*.avi=01;35:*.fli=01;35:*.flv=01;35:*.gl=01;35:*.dl=01;35:*.xcf=01;35:*.xwd=01;35:*.yuv=01;35:*.cgm=01;35:*.emf=01;35:*.axv=01;35:*.anx=01;35:*.ogv=01;35:*.ogx=01;35:*.aac=01;36:*.au=01;36:*.flac=01;36:*.mid=01;36:*.midi=01;36:*.mka=01;36:*.mp3=01;36:*.mpc=01;36:*.ogg=01;36:*.ra=01;36:*.wav=01;36:*.axa=01;36:*.oga=01;36:*.spx=01;36:*.xspf=01;36:
LD_LIBRARY_PATH=/opt/Xilinx/Vitis/2021.1/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2021.1/lib/lnx64.o:/opt/Xilinx/Vitis/2021.1/tps/lnx64/jre11.0.2/lib/:/opt/Xilinx/Vitis/2021.1/tps/lnx64/jre11.0.2/lib//server:/opt/Xilinx/Vitis/2021.1/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2021.1/lib/lnx64.o:/opt/xilinx/xrt/lib::/opt/Xilinx/Vitis/2021.1/bin/../lnx64/tools/dot/lib
XILINX_ENABLE_AWS_WHITELIST=095707098027
RDI_PATCHROOT=
TCL_LIBRARY=/opt/Xilinx/Vitis/2021.1/tps/tcl/tcl8.5
OPENCL_DEVICE=xilinx_aws-vu9p-f1_shell-v04261818_201920_3
RDI_PLATFORM=lnx64
AWS_PLATFORM=/home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_3/xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xpfm
MAKELEVEL=2
RDI_BUILD=yes
MFLAGS=-w
TMUX=/tmp/tmux-1000/default,2195,1
RT_LIBPATH=/opt/Xilinx/Vitis/2021.1/scripts/rt/data
RDI_LIBDIR=/opt/Xilinx/Vitis/2021.1/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2021.1/lib/lnx64.o
RELEASE_VER=2021.1
PATH=/opt/Xilinx/Vivado/2021.1/tps/lnx64/binutils-2.26/bin:/opt/Xilinx/Vitis/2021.1/bin/../gnu/aarch64/lin/aarch64-linux/bin:/opt/Xilinx/Vitis/2021.1/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/opt/Xilinx/Vitis/2021.1/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/opt/Xilinx/Vivado/2021.1/tps/lnx64/gcc-6.2.0/bin:/opt/Xilinx/Vivado/2021.1/gnu/microblaze/lin/bin:/opt/Xilinx/Vitis/2021.1/bin:/opt/Xilinx/Vitis/2021.1/tps/lnx64/jre11.0.2/bin:/opt/Xilinx/Vitis_HLS/2021.1/bin:/opt/Xilinx/Vivado/2021.1/bin:/home/centos/src/project_data/aws-fpga/shared/bin/scripts:/usr/local/bin:/usr/bin:/usr/local/sbin:/usr/sbin:/srv/git/centos-git-common:/home/centos/.local/bin:/home/centos/bin:/opt/xilinx/xrt/bin
MAIL=/var/spool/mail/centos
XILINX_VITIS=/opt/Xilinx/Vitis/2021.1
HDK_DIR=/home/centos/src/project_data/aws-fpga/hdk
SDK_DIR=/home/centos/src/project_data/aws-fpga/sdk
PWD=/home/centos/CS133-lab4/lab4
XILINX_XRT=/opt/xilinx/xrt
XIL_CHECK_TCL_DEBUG=False
_LMFILES_=/usr/share/Modules/modulefiles/vitis
SDACCEL_DIR=/home/centos/src/project_data/aws-fpga/SDAccel
XILINX_VIVADO_HLS=/opt/Xilinx/Vivado/2021.1
LANG=en_US.UTF-8
MODULEPATH=/usr/share/Modules/modulefiles:/etc/modulefiles
HDK_COMMON_DIR=/home/centos/src/project_data/aws-fpga/hdk/common
HDI_APPROOT=/opt/Xilinx/Vitis/2021.1
AWS_PLATFORM_201920_3=/home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_3/xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xpfm
LOADEDMODULES=vitis
TMUX_PANE=%5
XILINX_HLS=/opt/Xilinx/Vitis_HLS/2021.1
VITIS_DIR=/home/centos/src/project_data/aws-fpga/Vitis
XILINX_VIVADO=/opt/Xilinx/Vivado/2021.1
XILINX_SDK=/opt/Xilinx/Vitis/2021.1
HISTCONTROL=ignoredups
ISL_IOSTREAMS_RSA=/opt/Xilinx/Vitis/2021.1/tps/isl
HOME=/home/centos
SHLVL=4
RDI_BASEROOT=/opt/Xilinx/Vitis
LANGUAGE=en_US:en
RDI_APPROOT=/opt/Xilinx/Vitis/2021.1
TARGET=hw
LOGNAME=centos
PYTHONPATH=/home/centos/src/project_data/aws-fpga/shared/lib:/home/centos/src/project_data/aws-fpga/shared/lib:
RDI_JAVA_PLATFORM=
SSH_CONNECTION=169.232.70.21 13289 172.31.42.102 22
RDI_BINROOT=/opt/Xilinx/Vitis/2021.1/bin
VIVADO_TOOL_VER=2021.1
MODULESHOME=/usr/share/Modules
LESSOPEN=||/usr/bin/lesspipe.sh %s
RDI_PROG=/opt/Xilinx/Vitis/2021.1/bin/unwrapped/lnx64.o/v++
XDG_RUNTIME_DIR=/run/user/1000
XIL_NO_OVERRIDE=0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XILINX_PLANAHEAD=/opt/Xilinx/Vitis/2021.1
AWS_FPGA_REPO_DIR=/home/centos/src/project_data/aws-fpga
HDIPRELDPATH=/opt/Xilinx/Vitis/2021.1/lib/lnx64.o/Default:/opt/Xilinx/Vitis/2021.1/lib/lnx64.o:/opt/xilinx/xrt/lib::/opt/Xilinx/Vitis/2021.1/bin/../lnx64/tools/dot/lib
RDI_INSTALLVER=2021.1
RDI_DATADIR=/opt/Xilinx/Vitis/2021.1/data
RDI_INSTALLROOT=/opt/Xilinx
BASH_FUNC_allow_non_root()=() {  [ ! -z ${AWS_FPGA_ALLOW_NON_ROOT} ]
}
BASH_FUNC_module()=() {  eval `/usr/bin/modulecmd bash $*`
}
BASH_FUNC_allow_others()=() {  [ ! -z ${AWS_FPGA_SDK_OTHERS} ]
}
_=/opt/Xilinx/Vitis/2021.1/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=39777
XILINX_CD_SESSION=75a2dfa9-b7b7-4ae4-a52b-90264b82153c
XILINX_RS_PORT=43640
XILINX_RS_SESSION=4bed1db2-fca8-44b4-ae1b-37c5ebb51c65


V++ command line:
------------------------------------------
/opt/Xilinx/Vitis/2021.1/bin/unwrapped/lnx64.o/v++ -t hw --platform /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_3/xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xpfm --save-temps -c -k CnnKernel -I. -ocnn.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xo cnn-krnl.cpp 

FINAL PROGRAM OPTIONS
--compile
--include .
--input_files cnn-krnl.cpp
--kernel CnnKernel
--optimize 0
--output cnn.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xo
--platform /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_3/xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xpfm
--report_level 0
--save-temps
--target hw

PARSED COMMAND LINE OPTIONS
-t hw 
--platform /home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_3/xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xpfm 
--save-temps 
-c 
-k CnnKernel 
-I. 
-ocnn.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xo 
cnn-krnl.cpp 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/home/centos/src/project_data/aws-fpga/Vitis/aws_platform/xilinx_aws-vu9p-f1_shell-v04261818_201920_3/xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 27 May 2022 19:39:59
------------------------------------------
step: performing high-level synthesis for kernel:CnnKernel
timestamp: 27 May 2022 19:41:27
launch dir: /home/centos/CS133-lab4/lab4/_x/cnn.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/CnnKernel
cmd: vitis_hls -f /home/centos/CS133-lab4/lab4/_x/cnn.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/CnnKernel/CnnKernel.tcl -messageDb vitis_hls.pb
V++ internal step status: success
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 27 May 2022 19:41:27
output: /home/centos/CS133-lab4/lab4/_x/reports/cnn.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3/system_estimate_cnn.hw.xilinx_aws-vu9p-f1_shell-v04261818_201920_3.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 27 May 2022 19:41:27
