// Seed: 1061720644
module module_0 (
    input uwire id_0,
    input supply0 id_1,
    input wire id_2,
    input wand id_3#(
        .id_9 (1),
        .id_10(-1),
        .id_11(1 + 1),
        .id_12((1)),
        .id_13(-1),
        .id_14(1),
        .id_15(1),
        .id_16(1),
        .id_17(1),
        .id_18(1'b0)
    ),
    input supply0 id_4,
    output wire id_5,
    input wor id_6
    , id_19,
    input uwire id_7
);
  assign id_11 = id_18#(.id_3(1), .id_18(-1'b0), .id_15(1));
  assign id_17 = id_15;
  supply1 id_20 = -1'b0;
  assign module_1.id_2 = 0;
  assign id_18 = id_11;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    output tri id_2 id_17,
    inout logic id_3,
    input tri id_4,
    input supply0 id_5,
    input tri1 id_6,
    input supply1 id_7[1 : SystemTFIdentifier  (  -1  ,  -1  )],
    input tri1 id_8,
    input tri id_9,
    input wand id_10,
    input supply0 id_11,
    output wand id_12,
    output wor id_13,
    output supply1 id_14,
    input uwire id_15
);
  always if (-1) id_3 = id_4;
  xor primCall (id_12, id_11, id_4, id_9, id_3, id_0, id_5, id_6, id_10, id_7, id_17, id_15, id_8);
  module_0 modCall_1 (
      id_6,
      id_11,
      id_6,
      id_5,
      id_15,
      id_14,
      id_8,
      id_11
  );
endmodule
