Metric,Value
detailedplace__design__instance__displacement__total,3408.23
detailedplace__design__instance__displacement__mean,2.564
detailedplace__design__instance__displacement__max,8.834
detailedplace__route__wirelength__estimated,38200
detailedplace__design__violations,0
detailedplace__timing__setup__tns,0
detailedplace__timing__setup__ws,5.4954
detailedplace__timing__drv__max_slew_limit,0.895197
detailedplace__timing__drv__max_slew,0
detailedplace__timing__drv__max_cap_limit,0.91218
detailedplace__timing__drv__max_cap,0
detailedplace__timing__drv__max_fanout_limit,8
detailedplace__timing__drv__max_fanout,0
detailedplace__timing__drv__setup_violation_count,0
detailedplace__timing__drv__hold_violation_count,0
detailedplace__power__internal__total,0.00123916
detailedplace__power__switching__total,0.00062025
detailedplace__power__leakage__total,2.23216e-07
detailedplace__power__total,0.00185963
detailedplace__design__io,45
detailedplace__design__die__area,32880.6
detailedplace__design__core__area,30427.5
detailedplace__design__instance__count,1329
detailedplace__design__instance__area,17253.1
detailedplace__design__instance__count__stdcell,1329
detailedplace__design__instance__area__stdcell,17253.1
detailedplace__design__instance__count__macros,0
detailedplace__design__instance__area__macros,0
detailedplace__design__instance__utilization,0.567024
detailedplace__design__instance__utilization__stdcell,0.567024
detailedplace__flow__warnings__count,0
detailedplace__flow__errors__count,0
flow__warnings__count,0
flow__errors__count,0
globalplace__timing__setup__tns,0
globalplace__timing__setup__ws,5.79527
globalplace__power__internal__total,0.00118667
globalplace__power__switching__total,0.000594619
globalplace__power__leakage__total,2.01298e-07
globalplace__power__total,0.00178149
globalplace__design__io,45
globalplace__design__die__area,32880.6
globalplace__design__core__area,30427.5
globalplace__design__instance__count,1218
globalplace__design__instance__area,16099.2
globalplace__design__instance__count__stdcell,1218
globalplace__design__instance__area__stdcell,16099.2
globalplace__design__instance__count__macros,0
globalplace__design__instance__area__macros,0
globalplace__design__instance__utilization,0.5291
globalplace__design__instance__utilization__stdcell,0.5291
globalplace__flow__warnings__count,0
globalplace__flow__errors__count,0
placeopt__timing__drv__floating__nets,0
placeopt__timing__drv__floating__pins,0
placeopt__timing__setup__tns,0
placeopt__timing__setup__ws,5.492
placeopt__timing__drv__max_slew_limit,0.895005
placeopt__timing__drv__max_slew,0
placeopt__timing__drv__max_cap_limit,0.91228
placeopt__timing__drv__max_cap,0
placeopt__timing__drv__max_fanout_limit,8
placeopt__timing__drv__max_fanout,0
placeopt__timing__drv__setup_violation_count,0
placeopt__timing__drv__hold_violation_count,0
placeopt__power__internal__total,0.00123903
placeopt__power__switching__total,0.000620472
placeopt__power__leakage__total,2.23216e-07
placeopt__power__total,0.00185973
placeopt__design__io,45
placeopt__design__die__area,32880.6
placeopt__design__core__area,30427.5
placeopt__design__instance__count,1329
placeopt__design__instance__area,17253.1
placeopt__design__instance__count__stdcell,1329
placeopt__design__instance__area__stdcell,17253.1
placeopt__design__instance__count__macros,0
placeopt__design__instance__area__macros,0
placeopt__design__instance__utilization,0.567024
placeopt__design__instance__utilization__stdcell,0.567024
placeopt__flow__warnings__count,0
placeopt__flow__errors__count,0
design__violations,0
globalroute__design__instance__displacement__total,0
globalroute__design__instance__displacement__mean,0
globalroute__design__instance__displacement__max,0
globalroute__route__wirelength__estimated,37163
globalroute__design__instance__count__setup_buffer,0
globalroute__design__instance__count__hold_buffer,0
globalroute__antenna_diodes_count,0
globalroute__design__violations,0
globalroute__antenna__violating__nets,0
globalroute__antenna__violating__pins,0
globalroute__timing__setup__tns,0
globalroute__timing__setup__ws,5.32131
globalroute__clock__skew__setup,0.0271438
globalroute__clock__skew__hold,0.0271438
globalroute__timing__drv__max_slew_limit,0.865931
globalroute__timing__drv__max_slew,0
globalroute__timing__drv__max_cap_limit,0.769976
globalroute__timing__drv__max_cap,0
globalroute__timing__drv__max_fanout_limit,8
globalroute__timing__drv__max_fanout,1
globalroute__timing__drv__setup_violation_count,0
globalroute__timing__drv__hold_violation_count,0
globalroute__power__internal__total,0.00126386
globalroute__power__switching__total,0.000877929
globalroute__power__leakage__total,2.2686e-07
globalroute__power__total,0.00214202
globalroute__design__io,45
globalroute__design__die__area,32880.6
globalroute__design__core__area,30427.5
globalroute__design__instance__count,1356
globalroute__design__instance__area,17460
globalroute__design__instance__count__stdcell,1356
globalroute__design__instance__area__stdcell,17460
globalroute__design__instance__count__macros,0
globalroute__design__instance__area__macros,0
globalroute__design__instance__utilization,0.573822
globalroute__design__instance__utilization__stdcell,0.573822
globalroute__flow__warnings__count,0
globalroute__flow__errors__count,0
cts__design__instance__displacement__total,0
cts__design__instance__displacement__mean,0
cts__design__instance__displacement__max,0
cts__route__wirelength__estimated,37163
cts__design__instance__count__setup_buffer,0
cts__design__instance__count__hold_buffer,0
cts__design__violations,0
cts__timing__setup__tns,0
cts__timing__setup__ws,5.28065
cts__clock__skew__setup,0.0333829
cts__clock__skew__hold,0.0333829
cts__timing__drv__max_slew_limit,0.857892
cts__timing__drv__max_slew,0
cts__timing__drv__max_cap_limit,0.709859
cts__timing__drv__max_cap,0
cts__timing__drv__max_fanout_limit,8
cts__timing__drv__max_fanout,1
cts__timing__drv__setup_violation_count,0
cts__timing__drv__hold_violation_count,0
cts__power__internal__total,0.00125037
cts__power__switching__total,0.000652748
cts__power__leakage__total,2.2686e-07
cts__power__total,0.00190335
cts__design__io,45
cts__design__die__area,32880.6
cts__design__core__area,30427.5
cts__design__instance__count,1356
cts__design__instance__area,17460
cts__design__instance__count__stdcell,1356
cts__design__instance__area__stdcell,17460
cts__design__instance__count__macros,0
cts__design__instance__area__macros,0
cts__design__instance__utilization,0.573822
cts__design__instance__utilization__stdcell,0.573822
cts__flow__warnings__count,1
cts__flow__errors__count,0
finish__design_powergrid__voltage__worst__net:VPWR__corner:default,1.19992
finish__design_powergrid__drop__average__net:VPWR__corner:default,1.19995
finish__design_powergrid__drop__worst__net:VPWR__corner:default,8.17216e-05
finish__design_powergrid__voltage__worst__net:VGND__corner:default,9.20652e-05
finish__design_powergrid__drop__average__net:VGND__corner:default,5.12828e-05
finish__design_powergrid__drop__worst__net:VGND__corner:default,9.20652e-05
finish__design__instance__count__class:fill_cell,697
finish__design__instance__count__class:other,975
finish__design__instance__count__class:buffer,122
finish__design__instance__count__class:clock_buffer,17
finish__design__instance__count__class:timing_repair_buffer,104
finish__design__instance__count__class:inverter,38
finish__design__instance__count__class:clock_inverter,11
finish__design__instance__count__class:sequential_cell,102
finish__design__instance__count__class:multi_input_combinational_cell,962
finish__timing__setup__tns,0
finish__timing__setup__ws,5.17282
finish__clock__skew__setup,0.0349937
finish__clock__skew__hold,0.0349937
finish__timing__drv__max_slew_limit,0.824736
finish__timing__drv__max_slew,0
finish__timing__drv__max_cap_limit,0.673204
finish__timing__drv__max_cap,0
finish__timing__drv__max_fanout_limit,8
finish__timing__drv__max_fanout,1
finish__timing__drv__setup_violation_count,0
finish__timing__drv__hold_violation_count,0
finish__power__internal__total,0.00127798
finish__power__switching__total,0.00105532
finish__power__leakage__total,9.04915e-07
finish__power__total,0.0023342
finish__design__io,45
finish__design__die__area,32880.6
finish__design__core__area,30427.5
finish__design__instance__count,2331
finish__design__instance__area,28558.7
finish__design__instance__count__stdcell,2331
finish__design__instance__area__stdcell,28558.7
finish__design__instance__count__macros,0
finish__design__instance__area__macros,0
finish__design__instance__utilization,0.938581
finish__design__instance__utilization__stdcell,0.938581
finish__flow__warnings__count,9
finish__flow__errors__count,0
detailedroute__route__net,1467
detailedroute__route__net__special,2
detailedroute__route__drc_errors__iter:1,1098
detailedroute__route__wirelength__iter:1,43715
detailedroute__route__drc_errors__iter:2,644
detailedroute__route__wirelength__iter:2,43492
detailedroute__route__drc_errors__iter:3,619
detailedroute__route__wirelength__iter:3,43347
detailedroute__route__drc_errors__iter:4,128
detailedroute__route__wirelength__iter:4,43061
detailedroute__route__drc_errors__iter:5,25
detailedroute__route__wirelength__iter:5,43051
detailedroute__route__drc_errors__iter:6,12
detailedroute__route__wirelength__iter:6,43045
detailedroute__route__drc_errors__iter:7,1
detailedroute__route__wirelength__iter:7,43040
detailedroute__route__drc_errors__iter:8,1
detailedroute__route__wirelength__iter:8,43040
detailedroute__route__drc_errors__iter:9,0
detailedroute__route__wirelength__iter:9,43040
detailedroute__route__drc_errors,0
detailedroute__route__wirelength,43040
detailedroute__route__vias,9459
detailedroute__route__vias__singlecut,9459
detailedroute__route__vias__multicut,0
detailedroute__antenna__violating__nets,0
detailedroute__antenna__violating__pins,0
detailedroute__flow__warnings__count,10
detailedroute__flow__errors__count,0
floorplan__design__instance__count__setup_buffer,0
floorplan__design__instance__count__hold_buffer,0
run__flow__platform__time_units,1ns
run__flow__platform__capacitance_units,1pF
run__flow__platform__resistance_units,1kohm
run__flow__platform__voltage_units,1v
run__flow__platform__current_units,1uA
run__flow__platform__power_units,1pW
run__flow__platform__distance_units,1um
floorplan__timing__setup__tns,0
floorplan__timing__setup__ws,5.7984
floorplan__power__internal__total,0.00118324
floorplan__power__switching__total,0.000552363
floorplan__power__leakage__total,2.01298e-07
floorplan__power__total,0.0017358
floorplan__design__io,43
floorplan__design__die__area,32880.6
floorplan__design__core__area,30427.5
floorplan__design__instance__count,1218
floorplan__design__instance__area,16099.2
floorplan__design__instance__count__stdcell,1218
floorplan__design__instance__area__stdcell,16099.2
floorplan__design__instance__count__macros,0
floorplan__design__instance__area__macros,0
floorplan__design__instance__utilization,0.5291
floorplan__design__instance__utilization__stdcell,0.5291
floorplan__flow__warnings__count,46
floorplan__flow__errors__count,0
