Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\Users\James\NextCloud\Quartus\RISCV-DE10-Nano\src\quartus\terasic_hps_ddr3\terasic_hps_ddr3.qsys --block-symbol-file --output-directory=D:\Users\James\NextCloud\Quartus\RISCV-DE10-Nano\src\quartus\terasic_hps_ddr3 --family="Cyclone V" --part=5CSEBA6U23I7
Progress: Loading terasic_hps_ddr3/terasic_hps_ddr3.qsys
Progress: Reading input file
Progress: Adding address_span_extender_0 [altera_address_span_extender 18.1]
Progress: Parameterizing module address_span_extender_0
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding clock_bridge_0 [altera_clock_bridge 18.1]
Progress: Parameterizing module clock_bridge_0
Progress: Adding hps [altera_hps 18.1]
Progress: Parameterizing module hps
Progress: Adding hps_reset_manager_0 [hps_reset_manager 1.0]
Progress: Parameterizing module hps_reset_manager_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: terasic_hps_ddr3.hps: HPS Main PLL counter settings: n = 0  m = 63
Info: terasic_hps_ddr3.hps: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: terasic_hps_ddr3.hps: set_interface_assignment: Interface "hps_io" does not exist
Info: qsys-generate succeeded.
Info: Stopping: Create block symbol file (.bsf)
