INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arty/YandexDisk/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/bit_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arty/YandexDisk/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/calculate_vector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_vector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arty/YandexDisk/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/shift_register_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/arty/YandexDisk/vivado_project/LDPC/calculate_vector/calculate_vector.srcs/sources_1/new/tb_calculate_vector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_calculate_vector
