# yqiu21
YUXUN QIU cmpe125
These File is written by YUXUN QIU at UCSC.
The lab is about designing RISCV RISC Proceessor using verilog.
Click Here for more info about RISCV Specification: http://riscv.org/
