
---------- Begin Simulation Statistics ----------
final_tick                               2542163291500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 234303                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   234301                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    17.93                       # Real time elapsed on the host
host_tick_rate                              677894114                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4200606                       # Number of instructions simulated
sim_ops                                       4200606                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012153                       # Number of seconds simulated
sim_ticks                                 12153446500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             50.453377                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  371965                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               737245                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2683                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            111120                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            943955                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30720                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          207707                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           176987                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1145839                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   70263                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        29392                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4200606                       # Number of instructions committed
system.cpu.committedOps                       4200606                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.783388                       # CPI: cycles per instruction
system.cpu.discardedOps                        300771                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   617146                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1476661                       # DTB hits
system.cpu.dtb.data_misses                       8225                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   414920                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       872194                       # DTB read hits
system.cpu.dtb.read_misses                       7376                       # DTB read misses
system.cpu.dtb.write_accesses                  202226                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      604467                       # DTB write hits
system.cpu.dtb.write_misses                       849                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18254                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3665385                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1147663                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           682718                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17090002                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172909                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  983582                       # ITB accesses
system.cpu.itb.fetch_acv                          357                       # ITB acv
system.cpu.itb.fetch_hits                      977717                       # ITB hits
system.cpu.itb.fetch_misses                      5865                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4235     69.41%     79.23% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.05% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6101                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14445                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.34%     47.34% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.69% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2694     52.31%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5150                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11196547000     92.09%     92.09% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8935000      0.07%     92.17% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19303000      0.16%     92.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               932996000      7.67%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12157781000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.900148                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.945243                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.590755                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.742735                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8194271000     67.40%     67.40% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3963510000     32.60%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24293735                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85462      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2544127     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840456     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593294     14.12%     97.06% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104928      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4200606                       # Class of committed instruction
system.cpu.quiesceCycles                        13158                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7203733                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          438                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158368                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318345                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22818458                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22818458                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22818458                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22818458                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117017.733333                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117017.733333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117017.733333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117017.733333                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13058489                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13058489                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13058489                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13058489                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66966.610256                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66966.610256                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66966.610256                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66966.610256                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22468961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22468961                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117025.838542                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117025.838542                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12858992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12858992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66973.916667                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66973.916667                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.300134                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539655463000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.300134                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.206258                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.206258                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130902                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34903                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88898                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34548                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28993                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28993                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89488                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41308                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267812                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209879                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210299                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 478485                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11412736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11412736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6721472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6721913                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18145913                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               65                       # Total snoops (count)
system.membus.snoopTraffic                       4160                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160204                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002740                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052276                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159765     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     439      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160204                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           837047034                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378199000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          474617750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5723264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4498944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10222208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5723264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5723264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233792                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233792                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89426                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70296                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159722                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34903                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34903                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470916953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370178451                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             841095405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470916953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470916953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183799057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183799057                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183799057                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470916953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370178451                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1024894461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121568.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79541.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69809.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000235097750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7479                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7479                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414605                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114150                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159722                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123580                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159722                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123580                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10372                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2012                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8846                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9403                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10812                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13797                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4476                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8081                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10846                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5488                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5797                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.68                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2044894000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  746750000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4845206500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13691.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32441.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105531                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82072                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.66                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159722                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123580                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83281                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.151967                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.050152                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.578651                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35360     42.46%     42.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24728     29.69%     72.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10225     12.28%     84.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4682      5.62%     90.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2461      2.96%     93.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1449      1.74%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          921      1.11%     95.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          604      0.73%     96.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2851      3.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83281                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7479                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.968980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.384796                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.661309                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1321     17.66%     17.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5681     75.96%     93.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           293      3.92%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            87      1.16%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            37      0.49%     99.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            16      0.21%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           16      0.21%     99.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            8      0.11%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           13      0.17%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7479                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7479                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.251905                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.235485                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.764746                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6652     88.94%     88.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              102      1.36%     90.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              474      6.34%     96.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              180      2.41%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               63      0.84%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.08%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7479                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9558400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  663808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7779072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10222208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7909120                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       786.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       640.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    841.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    650.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.14                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12153441500                       # Total gap between requests
system.mem_ctrls.avgGap                      42899.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5090624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4467776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7779072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418862583.547802686691                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367613911.000472187996                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 640071275.255130290985                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89426                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70296                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123580                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2588596250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2256610250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298027348000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28946.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32101.55                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2411614.73                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319993380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            170053950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568772400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314927820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5313838680                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        192112320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7838536950                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.964122                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    447091000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11300755500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274732920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145997445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497586600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          319552740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5249705130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        246119520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7692532755                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.950723                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    585839500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11162007000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              997458                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12146246500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1700536                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1700536                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1700536                       # number of overall hits
system.cpu.icache.overall_hits::total         1700536                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89489                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89489                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89489                       # number of overall misses
system.cpu.icache.overall_misses::total         89489                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5516753000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5516753000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5516753000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5516753000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1790025                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1790025                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1790025                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1790025                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049993                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049993                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049993                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049993                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61647.275084                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61647.275084                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61647.275084                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61647.275084                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88898                       # number of writebacks
system.cpu.icache.writebacks::total             88898                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89489                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89489                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89489                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89489                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5427265000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5427265000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5427265000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5427265000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049993                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049993                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049993                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049993                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60647.286259                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60647.286259                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60647.286259                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60647.286259                       # average overall mshr miss latency
system.cpu.icache.replacements                  88898                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1700536                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1700536                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89489                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89489                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5516753000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5516753000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1790025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1790025                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049993                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049993                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61647.275084                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61647.275084                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89489                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89489                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5427265000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5427265000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049993                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049993                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60647.286259                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60647.286259                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.852066                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1754036                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88976                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.713586                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.852066                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995805                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995805                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          350                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3669538                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3669538                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1334130                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1334130                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1334130                       # number of overall hits
system.cpu.dcache.overall_hits::total         1334130                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106060                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106060                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106060                       # number of overall misses
system.cpu.dcache.overall_misses::total        106060                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6796441000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6796441000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6796441000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6796441000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1440190                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1440190                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1440190                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1440190                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073643                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073643                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073643                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073643                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64081.095606                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64081.095606                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64081.095606                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64081.095606                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34727                       # number of writebacks
system.cpu.dcache.writebacks::total             34727                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36639                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36639                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36639                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36639                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69421                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69421                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69421                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69421                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4420266500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4420266500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4420266500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4420266500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048203                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048203                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048203                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048203                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63673.333717                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63673.333717                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63673.333717                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63673.333717                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103860.576923                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103860.576923                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69272                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       802544                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          802544                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49592                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49592                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3313536500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3313536500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       852136                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       852136                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.058197                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.058197                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66815.948137                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66815.948137                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9177                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9177                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40415                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40415                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2696085000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2696085000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047428                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047428                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66710.008660                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66710.008660                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531586                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531586                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56468                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56468                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3482904500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3482904500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       588054                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       588054                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096025                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096025                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61679.260820                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61679.260820                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27462                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27462                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29006                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29006                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1724181500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1724181500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049325                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049325                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59442.236089                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59442.236089                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10298                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10298                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          892                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          892                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     61677500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     61677500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079714                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079714                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 69145.179372                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69145.179372                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          892                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          892                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     60785500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     60785500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079714                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079714                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 68145.179372                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68145.179372                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11124                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11124                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542163291500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.427173                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1395698                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69272                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.148083                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.427173                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978933                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978933                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          745                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          232                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2995304                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2995304                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552947841500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 670389                       # Simulator instruction rate (inst/s)
host_mem_usage                                 743812                       # Number of bytes of host memory used
host_op_rate                                   670381                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.04                       # Real time elapsed on the host
host_tick_rate                              768614037                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7404003                       # Number of instructions simulated
sim_ops                                       7404003                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008489                       # Number of seconds simulated
sim_ticks                                  8488945000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             40.757307                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  197547                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               484691                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1679                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             65133                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            553590                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              25677                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          187031                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           161354                       # Number of indirect misses.
system.cpu.branchPred.lookups                  698626                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   55761                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        23189                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2464161                       # Number of instructions committed
system.cpu.committedOps                       2464161                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.844054                       # CPI: cycles per instruction
system.cpu.discardedOps                        182440                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   167877                       # DTB accesses
system.cpu.dtb.data_acv                            72                       # DTB access violations
system.cpu.dtb.data_hits                       840301                       # DTB hits
system.cpu.dtb.data_misses                       3406                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   110427                       # DTB read accesses
system.cpu.dtb.read_acv                            27                       # DTB read access violations
system.cpu.dtb.read_hits                       497460                       # DTB read hits
system.cpu.dtb.read_misses                       2914                       # DTB read misses
system.cpu.dtb.write_accesses                   57450                       # DTB write accesses
system.cpu.dtb.write_acv                           45                       # DTB write access violations
system.cpu.dtb.write_hits                      342841                       # DTB write hits
system.cpu.dtb.write_misses                       492                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4822                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2100997                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            632749                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           385630                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12619226                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.146112                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  355467                       # ITB accesses
system.cpu.itb.fetch_acv                          273                       # ITB acv
system.cpu.itb.fetch_hits                      352598                       # ITB hits
system.cpu.itb.fetch_misses                      2869                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   305      4.78%      4.78% # number of callpals executed
system.cpu.kern.callpal::tbi                       15      0.24%      5.02% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5106     80.07%     85.09% # number of callpals executed
system.cpu.kern.callpal::rdps                     158      2.48%     87.56% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     87.60% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     87.63% # number of callpals executed
system.cpu.kern.callpal::rti                      462      7.24%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                   85      1.33%     96.21% # number of callpals executed
system.cpu.kern.callpal::imb                       16      0.25%     96.46% # number of callpals executed
system.cpu.kern.callpal::rdunique                 225      3.53%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6377                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       9960                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2318     41.27%     41.27% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      39      0.69%     41.97% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       9      0.16%     42.13% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3250     57.87%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5616                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2315     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       39      0.83%     50.32% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        9      0.19%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2315     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4678                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               6053265500     71.31%     71.31% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                65593000      0.77%     72.08% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                11056500      0.13%     72.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2359087000     27.79%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8489002000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998706                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.712308                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.832977                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 417                      
system.cpu.kern.mode_good::user                   417                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               767                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 417                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.543677                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.704392                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7114959000     83.81%     83.81% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1374043000     16.19%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      305                       # number of times the context was actually changed
system.cpu.numCycles                         16864851                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               43239      1.75%      1.75% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1524451     61.86%     63.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3582      0.15%     63.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2273      0.09%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    36      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    80      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  107      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   287      0.01%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::MemRead                 486252     19.73%     83.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                339551     13.78%     97.39% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2823      0.11%     97.51% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2560      0.10%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                58920      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2464161                       # Class of committed instruction
system.cpu.quiesceCycles                       113039                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4245625                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 173                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        178                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          222                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       130768                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        261442                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        22518                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22518                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        22518                       # number of overall misses
system.iocache.overall_misses::total            22518                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2657220745                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2657220745                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2657220745                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2657220745                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        22518                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22518                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        22518                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22518                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118004.296341                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118004.296341                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118004.296341                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118004.296341                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            81                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    5                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    16.200000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          22464                       # number of writebacks
system.iocache.writebacks::total                22464                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        22518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        22518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1530073732                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1530073732                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1530073732                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1530073732                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67948.917844                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67948.917844                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67948.917844                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67948.917844                       # average overall mshr miss latency
system.iocache.replacements                     22518                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           54                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               54                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      6225474                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6225474                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115286.555556                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115286.555556                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3525474                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3525474                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65286.555556                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65286.555556                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2650995271                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2650995271                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118010.829371                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118010.829371                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1526548258                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1526548258                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67955.317753                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67955.317753                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  22534                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22534                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202662                       # Number of tag accesses
system.iocache.tags.data_accesses              202662                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1147                       # Transaction distribution
system.membus.trans_dist::ReadResp              93928                       # Transaction distribution
system.membus.trans_dist::WriteReq                795                       # Transaction distribution
system.membus.trans_dist::WriteResp               795                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41958                       # Transaction distribution
system.membus.trans_dist::WritebackClean        74038                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14671                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               11                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15432                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15432                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          74049                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18735                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       222129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       222129                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       102344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       106232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 373397                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9477120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9477120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2927                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3430720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3433647                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14348463                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               60                       # Total snoops (count)
system.membus.snoopTraffic                       3840                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            132633                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001651                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.040601                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  132414     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                     219      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              132633                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3079500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           739095758                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             295974                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          187103750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          393470500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4738688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2183104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6921792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4738688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4738688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2685312                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2685312                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           74042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              108153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41958                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41958                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         558218719                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         257170237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             815388956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    558218719                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        558218719                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      316330475                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            316330475                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      316330475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        558218719                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        257170237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1131719430                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    114906.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     69031.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33990.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000248584750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7058                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7058                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              293268                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             108347                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      108154                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     115908                       # Number of write requests accepted
system.mem_ctrls.readBursts                    108154                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   115908                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5133                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1002                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2838                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8142                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9015                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4491                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6629                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8483                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8999                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5257                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.15                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1552507250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  515105000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3484151000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15069.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33819.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        84                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    73276                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80009                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.13                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                108154                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               115908                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   94137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8649                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6094                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    184                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    168                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    245                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        64646                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    215.775021                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   143.265031                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   235.679123                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26940     41.67%     41.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19061     29.49%     71.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8197     12.68%     83.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3568      5.52%     89.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1890      2.92%     92.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1079      1.67%     93.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          681      1.05%     95.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          450      0.70%     95.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2780      4.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        64646                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7058                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.596061                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.905893                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.156794                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1453     20.59%     20.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            933     13.22%     33.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4299     60.91%     94.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           194      2.75%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            86      1.22%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            35      0.50%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            26      0.37%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            13      0.18%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             5      0.07%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             3      0.04%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             1      0.01%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             4      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            2      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7058                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7058                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.280108                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.260922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.841837                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6092     86.31%     86.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              358      5.07%     91.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              372      5.27%     96.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              158      2.24%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               43      0.61%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.17%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               11      0.16%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.04%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.04%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                3      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7058                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6593344                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  328512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7353920                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6921856                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7418112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       776.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       866.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    815.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    873.86                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.77                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8488948000                       # Total gap between requests
system.mem_ctrls.avgGap                      37886.60                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4417984                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2175360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7353920                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 520439701.282079279423                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 256257992.011963814497                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 866293750.283456921577                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        74043                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34111                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       115908                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2321747250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1162403750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 213559899500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31356.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34077.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1842494.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            263230380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            139887495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           409164840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          316989720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     669957600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3629867730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        205044000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5634141765                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        663.703412                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    499630500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    283400000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7711173500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            198634800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            105569310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           326904900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          283231980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     669957600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3580014960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        247008480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5411322030                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.455188                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    607352500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    283400000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7603407750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1201                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1201                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23259                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23259                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3884                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          784                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2927                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1441055                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               177000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22572000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3089000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           117354745                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1157500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1603500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              110000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10724550000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       946731                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           946731                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       946731                       # number of overall hits
system.cpu.icache.overall_hits::total          946731                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        74048                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          74048                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        74048                       # number of overall misses
system.cpu.icache.overall_misses::total         74048                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4793229500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4793229500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4793229500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4793229500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1020779                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1020779                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1020779                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1020779                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.072541                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.072541                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.072541                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.072541                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64731.383697                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64731.383697                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64731.383697                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64731.383697                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        74038                       # number of writebacks
system.cpu.icache.writebacks::total             74038                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        74048                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        74048                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        74048                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        74048                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4719181500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4719181500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4719181500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4719181500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.072541                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.072541                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.072541                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.072541                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63731.383697                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63731.383697                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63731.383697                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63731.383697                       # average overall mshr miss latency
system.cpu.icache.replacements                  74038                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       946731                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          946731                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        74048                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         74048                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4793229500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4793229500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1020779                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1020779                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.072541                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.072541                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64731.383697                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64731.383697                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        74048                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        74048                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4719181500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4719181500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.072541                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.072541                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63731.383697                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63731.383697                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.986716                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1075487                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             74559                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.424644                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.986716                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999974                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999974                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          345                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2115606                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2115606                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       761296                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           761296                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       761296                       # number of overall hits
system.cpu.dcache.overall_hits::total          761296                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51799                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51799                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51799                       # number of overall misses
system.cpu.dcache.overall_misses::total         51799                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3395556000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3395556000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3395556000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3395556000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       813095                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       813095                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       813095                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       813095                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.063706                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063706                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.063706                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.063706                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65552.539624                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65552.539624                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65552.539624                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65552.539624                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19494                       # number of writebacks
system.cpu.dcache.writebacks::total             19494                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18246                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18246                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18246                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18246                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33553                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33553                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33553                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33553                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1942                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1942                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2203073000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2203073000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2203073000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2203073000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    233684500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    233684500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041266                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041266                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041266                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041266                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65659.493935                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65659.493935                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65659.493935                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65659.493935                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 120331.874356                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 120331.874356                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  34111                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       460690                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          460690                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21893                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21893                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1542758500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1542758500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       482583                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       482583                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045366                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045366                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70468.117663                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70468.117663                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3781                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3781                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18112                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1278509500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1278509500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    233684500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    233684500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037531                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037531                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70589.084585                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70589.084585                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 203735.396687                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 203735.396687                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       300606                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         300606                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29906                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29906                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1852797500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1852797500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       330512                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       330512                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090484                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090484                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61954.039323                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61954.039323                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14465                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14465                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15441                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15441                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          795                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          795                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    924563500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    924563500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046718                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046718                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59877.177644                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59877.177644                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8553                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8553                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          573                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          573                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     43843000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     43843000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         9126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9126                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062788                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062788                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76514.834206                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76514.834206                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          571                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          571                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     43134000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     43134000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062568                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062568                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75541.155867                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75541.155867                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8810                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8810                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8810                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8810                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10784550000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              844188                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             35135                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.026982                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          807                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          167                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1696173                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1696173                       # Number of data accesses

---------- End Simulation Statistics   ----------
