#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Dec 20 19:25:25 2023
# Process ID: 48860
# Current directory: /home/mfallon/Projects/fpga/primitives/axi/hdl
# Command line: vivado
# Log file: /home/mfallon/Projects/fpga/primitives/axi/hdl/vivado.log
# Journal file: /home/mfallon/Projects/fpga/primitives/axi/hdl/vivado.jou
#-----------------------------------------------------------
start_gui
create_project project_1 /home/mfallon/Projects/deleteme/project_1 -part xc7a200tfbg676-2
set_property board_part xilinx.com:ac701:part0:1.4 [current_project]
file mkdir /home/mfallon/Projects/deleteme/project_1/project_1.srcs/sources_1/new
close [ open /home/mfallon/Projects/deleteme/project_1/project_1.srcs/sources_1/new/comparator.sv w ]
add_files /home/mfallon/Projects/deleteme/project_1/project_1.srcs/sources_1/new/comparator.sv
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
close_design
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
launch_runs impl_1 -jobs 8
wait_on_run impl_1
close_design
open_run impl_1
report_design_analysis
set_param -h
set param board.repoPaths /tools/Xilinx/board_files/
set_param board.repoPaths /tools/Xilinx/board_files/
