
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000353                       # Number of seconds simulated
sim_ticks                                   352747500                       # Number of ticks simulated
final_tick                                  352747500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 185598                       # Simulator instruction rate (inst/s)
host_op_rate                                   187578                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               14323990                       # Simulator tick rate (ticks/s)
host_mem_usage                                 676888                       # Number of bytes of host memory used
host_seconds                                    24.63                       # Real time elapsed on the host
sim_insts                                     4570591                       # Number of instructions simulated
sim_ops                                       4619367                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu0.inst          40256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data         260352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst           3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data          36992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst           3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data          34496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst           3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data          37824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.inst           3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu4.data          40512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.inst           3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu5.data          43904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.inst           3648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu6.data          36160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.inst           3648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu7.data          36352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             591872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst        40256                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu4.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu5.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu6.inst         3648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu7.inst         3648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         65280                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       363712                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          363712                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst             629                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data            4068                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst              55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data             578                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst              55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data             539                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst              56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data             591                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.inst              55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu4.data             633                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.inst              56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu5.data             686                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.inst              57                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu6.data             565                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.inst              57                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu7.data             568                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          5683                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               5683                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst         114121291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data         738069015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           9978809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data         104868213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           9978809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data          97792330                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst          10160242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data         107226841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.inst           9978809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu4.data         114847022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.inst          10160242                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu5.data         124462966                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.inst          10341675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu6.data         102509585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.inst          10341675                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu7.data         103053884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1677891410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst    114121291                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      9978809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      9978809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst     10160242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu4.inst      9978809                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu5.inst     10160242                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu6.inst     10341675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu7.inst     10341675                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        185061553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1031083140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1031083140                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1031083140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst        114121291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data        738069015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          9978809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data        104868213                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          9978809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data         97792330                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst         10160242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data        107226841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.inst          9978809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu4.data        114847022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.inst         10160242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu5.data        124462966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.inst         10341675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu6.data        102509585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.inst         10341675                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu7.data        103053884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2708974550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        9249                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5683                       # Number of write requests accepted
system.mem_ctrls.readBursts                      9249                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5683                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 356992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  234944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  160960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  591936                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               363712                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3671                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3145                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           15                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               431                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               473                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               296                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              256                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               201                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               79                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     352745000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  9249                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5683                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4245                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     24                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          961                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    536.041623                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   328.461070                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   412.846458                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          223     23.20%     23.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          148     15.40%     38.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           68      7.08%     45.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           60      6.24%     51.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           47      4.89%     56.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           24      2.50%     59.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           22      2.29%     61.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           37      3.85%     65.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          332     34.55%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          961                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          154                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      35.967532                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.391758                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    102.769074                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            143     92.86%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            6      3.90%     96.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191            2      1.30%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            1      0.65%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.65%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.65%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           154                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.331169                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.311280                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.840597                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              131     85.06%     85.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      1.95%     87.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               13      8.44%     95.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      3.90%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.65%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           154                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     69531000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               174118500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   27890000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     12465.22                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31215.22                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1012.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       456.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1678.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1031.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.47                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.30                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.56                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4787                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2336                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.82                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.04                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      23623.43                       # Average gap between requests
system.mem_ctrls.pageHitRate                    87.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4377240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2388375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                26161200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5955120                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             22885200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            214743510                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             22013250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              298523895                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            851.365591                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     34728750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      11700000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     304226250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2857680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1559250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                16957200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               10238400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             22885200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            206445735                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             29292000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              290235465                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            827.727670                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     47300500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      11700000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     291725500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu0.branchPred.lookups                  53621                       # Number of BP lookups
system.cpu0.branchPred.condPredicted            51181                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect             1945                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups               48056                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                  47218                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            98.256201                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                    812                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                 7                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls                 565                       # Number of system calls
system.cpu0.numCycles                          705496                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             17001                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                        664285                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                      53621                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches             48030                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                       644742                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   3979                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 259                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          108                       # Number of stall cycles due to pending traps
system.cpu0.fetch.IcacheWaitRetryStallCycles          484                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                   185043                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  366                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples            664583                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.049448                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.272059                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                  341931     51.45%     51.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                  128001     19.26%     70.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                   14509      2.18%     72.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  180142     27.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total              664583                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.076005                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.941586                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   28865                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles               351729                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                   263615                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                18713                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                  1661                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                 940                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  348                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts                677643                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                 7542                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                  1661                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   44535                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                  72890                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles         10347                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                   265172                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles               269978                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts                671478                       # Number of instructions processed by rename
system.cpu0.rename.SquashedInsts                 2516                       # Number of squashed instructions processed by rename
system.cpu0.rename.ROBFullEvents                 4326                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents                    21                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents                     1                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents                256380                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands             839541                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups              3339224                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups         1103635                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               22                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps               821517                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                   18024                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               119                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           118                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                    43864                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads              140518                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores              47738                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads              252                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores             107                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                    668757                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                257                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                   664253                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              877                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined          13935                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        37446                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved            56                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples       664583                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.999503                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.297908                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0             377319     56.78%     56.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1              72576     10.92%     67.70% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2              72695     10.94%     78.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             121688     18.31%     96.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              20302      3.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5                  3      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total         664583                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                  20418     18.26%     18.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  3048      2.73%     20.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 69932     62.55%     83.54% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                18404     16.46%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu               370911     55.84%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              106656     16.06%     71.90% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     71.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     71.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     71.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     71.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     71.90% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     71.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.90% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.90% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead              139666     21.03%     92.92% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite              47017      7.08%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total                664253                       # Type of FU issued
system.cpu0.iq.rate                          0.941540                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                     111802                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.168312                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads           2105692                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes           682937                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses       659776                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 76                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                28                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses                776007                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads              61                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         4003                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           17                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores         1202                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads           12                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked         2698                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                  1661                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    806                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                10632                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts             669031                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts               140518                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts               47738                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               115                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                     8                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                10620                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            17                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect           682                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          995                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                1677                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts               661010                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts               138166                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts             3243                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           17                       # number of nop insts executed
system.cpu0.iew.exec_refs                      184990                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                   48841                       # Number of branches executed
system.cpu0.iew.exec_stores                     46824                       # Number of stores executed
system.cpu0.iew.exec_rate                    0.936944                       # Inst execution rate
system.cpu0.iew.wb_sent                        659932                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                       659804                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                   444716                       # num instructions producing a value
system.cpu0.iew.wb_consumers                   648353                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      0.935234                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.685916                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts          10544                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            201                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts             1617                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples       662414                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.988927                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.979088                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0       435420     65.73%     65.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1        96194     14.52%     80.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2        44968      6.79%     87.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3        29813      4.50%     91.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4         5179      0.78%     92.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        11807      1.78%     94.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         4699      0.71%     94.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7         3107      0.47%     95.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8        31227      4.71%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total       662414                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts              625972                       # Number of instructions committed
system.cpu0.commit.committedOps                655079                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                        183051                       # Number of memory references committed
system.cpu0.commit.loads                       136515                       # Number of loads committed
system.cpu0.commit.membars                        115                       # Number of memory barriers committed
system.cpu0.commit.branches                     48256                       # Number of branches committed
system.cpu0.commit.fp_insts                        28                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                   607366                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                 311                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu          365499     55.79%     55.79% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         106526     16.26%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.06% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead         136515     20.84%     92.90% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite         46536      7.10%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total           655079                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                31227                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                     1296419                       # The number of ROB reads
system.cpu0.rob.rob_writes                    1333419                       # The number of ROB writes
system.cpu0.timesIdled                            474                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                          40913                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                     625972                       # Number of Instructions Simulated
system.cpu0.committedOps                       655079                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.127041                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.127041                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.887279                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.887279                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads                 1066298                       # number of integer regfile reads
system.cpu0.int_regfile_writes                 552902                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                     1142                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                       6                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                  2394325                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                  273471                       # number of cc regfile writes
system.cpu0.misc_regfile_reads                 189083                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                   112                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements             3036                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          891.655997                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             158573                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4059                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            39.067012                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         83917750                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   891.655997                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.870758                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.870758                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1023                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          896                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.999023                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           372886                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          372886                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data       134126                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         134126                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data        24318                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         24318                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data            2                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           49                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           49                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           51                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data       158444                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          158444                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data       158446                       # number of overall hits
system.cpu0.dcache.overall_hits::total         158446                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data         3787                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         3787                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data        22066                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        22066                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            5                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data            3                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data        25853                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         25853                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data        25853                       # number of overall misses
system.cpu0.dcache.overall_misses::total        25853                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data    166458995                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    166458995                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data   1216925711                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1216925711                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       222500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       222500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data        37499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data   1383384706                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1383384706                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data   1383384706                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1383384706                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data       137913                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       137913                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data        46384                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        46384                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data       184297                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       184297                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data       184299                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       184299                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.027459                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.027459                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.475724                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.475724                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.092593                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.092593                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.140279                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.140279                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.140277                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.140277                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 43955.372326                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 43955.372326                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 55149.356975                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 55149.356975                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        44500                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 12499.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12499.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 53509.639346                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53509.639346                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 53509.639346                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 53509.639346                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          120                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       240194                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2649                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    17.142857                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    90.673462                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2226                       # number of writebacks
system.cpu0.dcache.writebacks::total             2226                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data         2765                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         2765                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data        19010                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        19010                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data        21775                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        21775                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data        21775                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        21775                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data         1022                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         1022                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data         3056                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         3056                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         4078                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4078                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         4078                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4078                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data     43842001                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     43842001                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data    158641012                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    158641012                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data       205000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       205000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data    202483013                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    202483013                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data    202483013                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    202483013                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.007410                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007410                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.065885                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.065885                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.092593                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.022127                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.022127                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.022127                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.022127                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 42898.239726                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 42898.239726                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 51911.325916                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 51911.325916                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data        41000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        41000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data  9000.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9000.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 49652.528936                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 49652.528936                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 49652.528936                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 49652.528936                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              244                       # number of replacements
system.cpu0.icache.tags.tagsinuse          321.355889                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             184258                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              629                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           292.937997                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   321.355889                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.627648                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.627648                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          385                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           68                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          317                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.751953                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           370705                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          370705                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst       184258                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         184258                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst       184258                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          184258                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst       184258                       # number of overall hits
system.cpu0.icache.overall_hits::total         184258                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          780                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          780                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          780                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           780                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          780                       # number of overall misses
system.cpu0.icache.overall_misses::total          780                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     44408489                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     44408489                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     44408489                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     44408489                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     44408489                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     44408489                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst       185038                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       185038                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst       185038                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       185038                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst       185038                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       185038                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.004215                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004215                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.004215                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004215                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.004215                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004215                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 56933.960256                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56933.960256                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 56933.960256                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56933.960256                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 56933.960256                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56933.960256                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        12705                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           29                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              162                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    78.425926                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets     9.666667                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          150                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          150                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          150                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          150                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          150                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          150                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          630                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          630                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          630                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          630                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          630                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          630                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     36704492                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     36704492                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     36704492                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     36704492                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     36704492                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     36704492                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.003405                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003405                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.003405                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003405                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.003405                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003405                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 58261.098413                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 58261.098413                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 58261.098413                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 58261.098413                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 58261.098413                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 58261.098413                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups                  52359                       # Number of BP lookups
system.cpu1.branchPred.condPredicted            51352                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect              771                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups               43229                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                  43128                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.766361                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                    476                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                          310894                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles              2258                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                        586071                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                      52359                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches             43604                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                       303214                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                   1711                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                 153                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          269                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                   157113                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                   44                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples            306806                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.926110                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.122722                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   28476      9.28%      9.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                  120109     39.15%     48.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    3830      1.25%     49.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  154391     50.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total              306806                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.168414                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.885115                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                   11677                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles                43834                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                   239526                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles                10942                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                   827                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved                 421                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts                579653                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 3277                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                   827                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                   21102                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                  29130                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles          3296                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                   240019                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles                12432                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts                576385                       # Number of instructions processed by rename
system.cpu1.rename.SquashedInsts                  911                       # Number of squashed instructions processed by rename
system.cpu1.rename.ROBFullEvents                 6387                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents                    24                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.SQFullEvents                    26                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands             796335                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups              2837604                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups          934466                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps               787618                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                    8708                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts                87                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts            87                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                    26965                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads              145524                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               3341                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads              588                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores             404                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                    575277                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded                181                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                   573919                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued              504                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined           6263                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined        18176                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved             5                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples       306806                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.870625                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.211062                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              55736     18.17%     18.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1              64318     20.96%     39.13% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2              66531     21.69%     60.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             104348     34.01%     94.83% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4              15870      5.17%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                  3      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total         306806                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  21095     21.64%     21.64% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  2888      2.96%     24.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     24.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     24.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     24.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     24.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     24.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     24.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     24.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     24.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     24.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     24.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     24.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     24.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     24.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     24.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     24.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     24.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     24.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     24.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     24.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     24.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     24.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     24.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     24.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     24.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     24.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     24.60% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 71199     73.03%     97.63% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2308      2.37%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu               327280     57.03%     57.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               98307     17.13%     74.15% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     74.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.15% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.15% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.15% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead              145102     25.28%     99.44% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               3230      0.56%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                573919                       # Type of FU issued
system.cpu1.iq.rate                          1.846028                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                      97490                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.169867                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads           1552635                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes           581725                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses       571115                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses                671409                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads              10                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads         2597                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores          256                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads           79                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                   827                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                    349                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles                   17                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts             575460                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts               145524                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts                3341                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts                87                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents             4                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect           601                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect          144                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts                 745                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts               572004                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts               143920                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts             1912                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            2                       # number of nop insts executed
system.cpu1.iew.exec_refs                      147111                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                   50235                       # Number of branches executed
system.cpu1.iew.exec_stores                      3191                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.839868                       # Inst execution rate
system.cpu1.iew.wb_sent                        571208                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                       571115                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                   420212                       # num instructions producing a value
system.cpu1.iew.wb_consumers                   565107                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      1.837009                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.743597                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts           4252                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls            176                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts              743                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples       305898                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     1.860735                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.474946                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0       109603     35.83%     35.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1        95862     31.34%     67.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2        28718      9.39%     76.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3        17715      5.79%     82.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4         2963      0.97%     83.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5        17868      5.84%     89.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6         1318      0.43%     89.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7         1156      0.38%     89.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        30695     10.03%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total       305898                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts              566279                       # Number of instructions committed
system.cpu1.commit.committedOps                569195                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                        146012                       # Number of memory references committed
system.cpu1.commit.loads                       142927                       # Number of loads committed
system.cpu1.commit.membars                         89                       # Number of memory barriers committed
system.cpu1.commit.branches                     50153                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                   519459                       # Number of committed integer instructions.
system.cpu1.commit.function_calls                 253                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu          324876     57.08%     57.08% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          98307     17.27%     74.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     74.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     74.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     74.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     74.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     74.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     74.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     74.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     74.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     74.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     74.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     74.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     74.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     74.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     74.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     74.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     74.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     74.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     74.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     74.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     74.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     74.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     74.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     74.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     74.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     74.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.35% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.35% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead         142927     25.11%     99.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          3085      0.54%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total           569195                       # Class of committed instruction
system.cpu1.commit.bw_lim_events                30695                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                      847610                       # The number of ROB reads
system.cpu1.rob.rob_writes                    1147816                       # The number of ROB writes
system.cpu1.timesIdled                             46                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           4088                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                      394601                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                     566279                       # Number of Instructions Simulated
system.cpu1.committedOps                       569195                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              0.549012                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        0.549012                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              1.821454                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        1.821454                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                  927445                       # number of integer regfile reads
system.cpu1.int_regfile_writes                 493995                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                  2145390                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                  295815                       # number of cc regfile writes
system.cpu1.misc_regfile_reads                 153229                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                    33                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements             1316                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          235.678346                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             141281                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             1914                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            73.814525                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   235.678346                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.230155                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.230155                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          598                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           88                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          508                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.583984                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           295751                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          295751                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data       139139                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         139139                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data         2138                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          2138                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::cpu1.data            1                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data            1                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu1.dcache.demand_hits::cpu1.data       141277                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          141277                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data       141278                       # number of overall hits
system.cpu1.dcache.overall_hits::total         141278                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data         4681                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         4681                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data          937                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          937                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::cpu1.data            1                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data            6                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data            4                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data         5618                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5618                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data         5619                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5619                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data     85004164                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total     85004164                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data     28941000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     28941000                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data        82497                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total        82497                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data        36000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data        28000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        28000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data    113945164                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    113945164                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data    113945164                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    113945164                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data       143820                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       143820                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data         3075                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         3075                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::cpu1.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data       146895                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       146895                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data       146897                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       146897                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.032548                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.032548                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.304715                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.304715                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.857143                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.038245                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.038245                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.038251                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.038251                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 18159.402692                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 18159.402692                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 30886.872999                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 30886.872999                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 13749.500000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 13749.500000                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data         9000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total         9000                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 20282.158063                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 20282.158063                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 20278.548496                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 20278.548496                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          172                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          172                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          467                       # number of writebacks
system.cpu1.dcache.writebacks::total              467                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data         3218                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3218                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data          472                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          472                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data         3690                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3690                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data         3690                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3690                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data         1463                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1463                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data          465                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          465                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data         1928                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         1928                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data         1929                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         1929                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data     20630154                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     20630154                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data     12001000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     12001000                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data        88250                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total        88250                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data        63003                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        63003                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data        25000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        25000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data     32631154                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     32631154                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data     32719404                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     32719404                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.010172                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010172                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.151220                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.151220                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.857143                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.013125                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.013125                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.013132                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.013132                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 14101.267259                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14101.267259                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 25808.602151                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25808.602151                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data        88250                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total        88250                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 10500.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10500.500000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data         6750                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total         6750                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 16924.872407                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16924.872407                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 16961.847589                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16961.847589                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse           19.589878                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             157039                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2855.254545                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    19.589878                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.038261                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.038261                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           314279                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          314279                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst       157039                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         157039                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst       157039                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          157039                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst       157039                       # number of overall hits
system.cpu1.icache.overall_hits::total         157039                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst           73                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst           73                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            73                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst           73                       # number of overall misses
system.cpu1.icache.overall_misses::total           73                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst      5274749                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5274749                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst      5274749                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5274749                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst      5274749                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5274749                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst       157112                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       157112                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst       157112                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       157112                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst       157112                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       157112                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000465                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000465                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000465                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000465                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000465                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000465                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 72256.835616                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 72256.835616                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 72256.835616                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 72256.835616                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 72256.835616                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 72256.835616                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1443                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          111                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           18                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           18                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst           55                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst           55                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst           55                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst      4334249                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4334249                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst      4334249                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4334249                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst      4334249                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4334249                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000350                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000350                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000350                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000350                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000350                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000350                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 78804.527273                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 78804.527273                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 78804.527273                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 78804.527273                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 78804.527273                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 78804.527273                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups                  54868                       # Number of BP lookups
system.cpu2.branchPred.condPredicted            53799                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect              777                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups               44525                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                  44432                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.791129                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                    516                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                          310183                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles              2268                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                        596322                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                      54868                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches             44948                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                       302485                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                   1743                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                 138                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          173                       # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles           59                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                   159815                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                   43                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples            305994                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.965983                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.098179                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                   22458      7.34%      7.34% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                  122521     40.04%     47.38% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                    3987      1.30%     48.68% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  157028     51.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total              305994                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.176889                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.922484                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                   11851                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles                38016                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                   244161                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles                11123                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                   843                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved                 456                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts                589947                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 3326                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                   843                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                   21451                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                  22981                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles          3343                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                   244648                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles                12728                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts                586569                       # Number of instructions processed by rename
system.cpu2.rename.SquashedInsts                  918                       # Number of squashed instructions processed by rename
system.cpu2.rename.ROBFullEvents                 6663                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenamedOperands             814664                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups              2887009                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups          948209                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps               805736                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                    8925                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts                93                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts            93                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                    27637                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads              146913                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               3526                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads              658                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores             449                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                    585450                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded                194                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                   584061                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued              499                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined           6372                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined        18512                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved             1                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples       305994                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.908734                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.186292                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0              49652     16.23%     16.23% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1              65836     21.52%     37.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2              69047     22.56%     60.31% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             105707     34.55%     94.85% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4              15750      5.15%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  2      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total         305994                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  22403     22.65%     22.65% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                  2840      2.87%     25.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     25.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     25.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     25.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     25.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     25.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     25.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     25.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     25.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     25.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     25.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     25.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     25.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     25.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     25.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     25.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     25.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     25.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     25.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     25.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     25.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     25.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     25.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     25.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     25.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     25.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     25.52% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 71206     71.99%     97.51% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 2465      2.49%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu               335844     57.50%     57.50% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               98307     16.83%     74.33% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     74.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     74.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     74.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     74.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     74.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     74.33% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     74.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     74.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     74.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     74.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     74.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     74.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     74.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     74.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     74.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     74.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     74.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     74.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.33% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.33% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead              146500     25.08%     99.42% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               3410      0.58%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                584061                       # Type of FU issued
system.cpu2.iq.rate                          1.882956                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                      98914                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.169356                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads           1573528                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes           592020                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses       581202                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses                682975                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads              10                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads         2612                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores          260                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads           88                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                   843                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                     74                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles                    2                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts             585646                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts               146913                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts                3526                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts                93                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                     2                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents             4                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect           610                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect          144                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts                 754                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts               582109                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts               145301                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts             1951                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            2                       # number of nop insts executed
system.cpu2.iew.exec_refs                      148671                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                   52646                       # Number of branches executed
system.cpu2.iew.exec_stores                      3370                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.876663                       # Inst execution rate
system.cpu2.iew.wb_sent                        581306                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                       581202                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                   427127                       # num instructions producing a value
system.cpu2.iew.wb_consumers                   577101                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      1.873739                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.740125                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts           4307                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls            193                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts              749                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples       305078                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     1.898767                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.476193                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0       104001     34.09%     34.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1        99243     32.53%     66.62% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2        28913      9.48%     76.10% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3        17716      5.81%     81.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4         3033      0.99%     82.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        18742      6.14%     89.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6         1480      0.49%     89.53% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7         1267      0.42%     89.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        30683     10.06%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total       305078                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts              576057                       # Number of instructions committed
system.cpu2.commit.committedOps                579272                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                        147567                       # Number of memory references committed
system.cpu2.commit.loads                       144301                       # Number of loads committed
system.cpu2.commit.membars                        100                       # Number of memory barriers committed
system.cpu2.commit.branches                     52567                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                   527173                       # Number of committed integer instructions.
system.cpu2.commit.function_calls                 284                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu          333398     57.55%     57.55% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          98307     16.97%     74.53% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     74.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     74.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     74.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     74.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     74.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     74.53% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     74.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     74.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     74.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     74.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     74.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     74.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     74.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     74.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     74.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     74.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     74.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     74.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     74.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     74.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     74.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     74.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     74.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     74.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     74.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.53% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.53% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead         144301     24.91%     99.44% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          3266      0.56%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total           579272                       # Class of committed instruction
system.cpu2.commit.bw_lim_events                30683                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                      856804                       # The number of ROB reads
system.cpu2.rob.rob_writes                    1168088                       # The number of ROB writes
system.cpu2.timesIdled                             46                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           4189                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                      395312                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                     576057                       # Number of Instructions Simulated
system.cpu2.committedOps                       579272                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              0.538459                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        0.538459                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              1.857152                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        1.857152                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                  941029                       # number of integer regfile reads
system.cpu2.int_regfile_writes                 498097                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                  2179812                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                  309849                       # number of cc regfile writes
system.cpu2.misc_regfile_reads                 154830                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements             1366                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          237.699651                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             142799                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             1967                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            72.597356                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   237.699651                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.232129                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.232129                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          601                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          517                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.586914                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           298909                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          298909                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data       140535                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         140535                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data         2261                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          2261                       # number of WriteReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data       142796                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          142796                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data       142796                       # number of overall hits
system.cpu2.dcache.overall_hits::total         142796                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data         4661                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         4661                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data          999                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          999                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::cpu2.data            2                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data            3                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data         5660                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          5660                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data         5662                       # number of overall misses
system.cpu2.dcache.overall_misses::total         5662                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data     67787648                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total     67787648                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data     31338250                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     31338250                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data        80250                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total        80250                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data        24000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total        24000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data     99125898                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total     99125898                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data     99125898                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total     99125898                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data       145196                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       145196                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data         3260                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         3260                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::cpu2.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data       148456                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       148456                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data       148458                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       148458                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.032101                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.032101                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.306442                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.306442                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::cpu2.data            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.038126                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.038126                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.038139                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.038139                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 14543.584638                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 14543.584638                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 31369.619620                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 31369.619620                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data        26750                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total        26750                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data        12000                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 17513.409541                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 17513.409541                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 17507.223243                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 17507.223243                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          188                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          188                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          489                       # number of writebacks
system.cpu2.dcache.writebacks::total              489                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data         3178                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3178                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data          504                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          504                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data         3682                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3682                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data         3682                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3682                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data         1483                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         1483                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data          495                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          495                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::cpu2.data            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data            2                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            2                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data         1978                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         1978                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data         1979                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         1979                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data     17193545                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     17193545                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data     12951000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     12951000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::cpu2.data        74250                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total        74250                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data        70750                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total        70750                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total        18000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data     30144545                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     30144545                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data     30218795                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     30218795                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.010214                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.010214                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.151840                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.151840                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::cpu2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.013324                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.013324                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.013330                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.013330                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 11593.759272                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 11593.759272                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 26163.636364                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 26163.636364                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data        74250                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total        74250                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 23583.333333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 23583.333333                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data         9000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 15239.911527                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 15239.911527                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 15269.729661                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 15269.729661                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse           19.622211                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             159742                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2904.400000                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    19.622211                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.038325                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.038325                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           319683                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          319683                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst       159742                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         159742                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst       159742                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          159742                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst       159742                       # number of overall hits
system.cpu2.icache.overall_hits::total         159742                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst           72                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst           72                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst           72                       # number of overall misses
system.cpu2.icache.overall_misses::total           72                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst      5488749                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5488749                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst      5488749                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5488749                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst      5488749                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5488749                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst       159814                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       159814                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst       159814                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       159814                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst       159814                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       159814                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000451                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000451                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000451                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000451                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000451                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000451                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 76232.625000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 76232.625000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 76232.625000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 76232.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 76232.625000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 76232.625000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1719                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs   122.785714                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           17                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           17                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst           55                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst           55                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst      4364749                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4364749                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst      4364749                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4364749                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst      4364749                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4364749                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000344                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000344                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000344                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000344                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000344                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000344                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 79359.072727                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 79359.072727                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 79359.072727                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 79359.072727                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 79359.072727                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 79359.072727                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.branchPred.lookups                  52305                       # Number of BP lookups
system.cpu3.branchPred.condPredicted            51311                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect              767                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups               43211                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                  43111                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.768577                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                    472                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                          309588                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles              2230                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                        585850                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                      52305                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches             43583                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                       301470                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                   1701                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.MiscStallCycles                  83                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles          178                       # Number of stall cycles due to pending traps
system.cpu3.fetch.IcacheWaitRetryStallCycles           84                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                   157059                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                   40                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples            304895                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.937388                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.116315                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                   26697      8.76%      8.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                  120025     39.37%     48.12% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                    3844      1.26%     49.38% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  154329     50.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total              304895                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.168950                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       1.892354                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                   11609                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles                42042                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                   239447                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles                10975                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                   822                       # Number of cycles decode is squashing
system.cpu3.decode.BranchResolved                 416                       # Number of times decode resolved a branch
system.cpu3.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu3.decode.DecodedInsts                579444                       # Number of instructions handled by decode
system.cpu3.decode.SquashedInsts                 3319                       # Number of squashed instructions handled by decode
system.cpu3.rename.SquashCycles                   822                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                   21045                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles                  27457                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles          3080                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                   239983                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles                12508                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts                576173                       # Number of instructions processed by rename
system.cpu3.rename.SquashedInsts                  914                       # Number of squashed instructions processed by rename
system.cpu3.rename.ROBFullEvents                 6540                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenamedOperands             796017                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups              2836514                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups          934156                       # Number of integer rename lookups
system.cpu3.rename.CommittedMaps               787295                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                    8716                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts                85                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts            85                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                    27153                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads              145513                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               3322                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads              589                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores             392                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                    575100                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded                177                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                   573715                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued              478                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined           6258                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined        18360                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved             3                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples       304895                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.881681                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.203326                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0              53491     17.54%     17.54% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1              64938     21.30%     38.84% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2              66124     21.69%     60.53% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             104839     34.39%     94.92% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4              15503      5.08%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total         304895                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  20658     21.27%     21.27% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                  2879      2.96%     24.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     24.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     24.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     24.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     24.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     24.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     24.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     24.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     24.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     24.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     24.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     24.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     24.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     24.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     24.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     24.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     24.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     24.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     24.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     24.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     24.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     24.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     24.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     24.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     24.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     24.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     24.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 71302     73.40%     97.63% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 2305      2.37%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu               327104     57.02%     57.02% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult               98307     17.14%     74.15% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0      0.00%     74.15% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     74.15% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     74.15% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     74.15% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     74.15% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     74.15% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     74.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     74.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     74.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     74.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     74.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     74.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     74.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     74.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     74.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     74.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     74.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     74.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.15% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.15% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead              145087     25.29%     99.44% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               3217      0.56%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                573715                       # Type of FU issued
system.cpu3.iq.rate                          1.853156                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                      97144                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.169324                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads           1549945                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes           581538                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses       570902                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses                670859                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iew.lsq.thread0.forwLoads              11                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads         2610                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores          239                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads           78                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                   822                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles                     67                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles                    2                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts             575280                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts               145513                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts                3322                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts                85                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect           601                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect          140                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts                 741                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts               571793                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts               143884                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts             1920                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            3                       # number of nop insts executed
system.cpu3.iew.exec_refs                      147067                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                   50185                       # Number of branches executed
system.cpu3.iew.exec_stores                      3183                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.846948                       # Inst execution rate
system.cpu3.iew.wb_sent                        570995                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                       570902                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                   419716                       # num instructions producing a value
system.cpu3.iew.wb_consumers                   564280                       # num instructions consuming a value
system.cpu3.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu3.iew.wb_rate                      1.844070                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.743808                       # average fanout of values written-back
system.cpu3.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu3.commit.commitSquashedInsts           4209                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls            174                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts              739                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples       304007                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     1.871730                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.476932                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0       107668     35.42%     35.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1        95697     31.48%     66.89% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2        28969      9.53%     76.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3        17866      5.88%     82.30% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4         2981      0.98%     83.28% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        17622      5.80%     89.08% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6         1358      0.45%     89.52% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7         1164      0.38%     89.91% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        30682     10.09%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total       304007                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts              566103                       # Number of instructions committed
system.cpu3.commit.committedOps                569019                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                        145986                       # Number of memory references committed
system.cpu3.commit.loads                       142903                       # Number of loads committed
system.cpu3.commit.membars                         89                       # Number of memory barriers committed
system.cpu3.commit.branches                     50109                       # Number of branches committed
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                   519327                       # Number of committed integer instructions.
system.cpu3.commit.function_calls                 253                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu          324726     57.07%     57.07% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult          98307     17.28%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.34% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead         142903     25.11%     99.46% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          3083      0.54%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total           569019                       # Class of committed instruction
system.cpu3.commit.bw_lim_events                30682                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                      845513                       # The number of ROB reads
system.cpu3.rob.rob_writes                    1147362                       # The number of ROB writes
system.cpu3.timesIdled                             50                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                           4693                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.quiesceCycles                      395907                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts                     566103                       # Number of Instructions Simulated
system.cpu3.committedOps                       569019                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              0.546876                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        0.546876                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              1.828569                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        1.828569                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads                  927172                       # number of integer regfile reads
system.cpu3.int_regfile_writes                 493895                       # number of integer regfile writes
system.cpu3.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                  2144637                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                  295514                       # number of cc regfile writes
system.cpu3.misc_regfile_reads                 153121                       # number of misc regfile reads
system.cpu3.misc_regfile_writes                    24                       # number of misc regfile writes
system.cpu3.dcache.tags.replacements             1370                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          237.127699                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             141221                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             1971                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            71.649417                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   237.127699                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.231570                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.231570                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          601                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          514                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.586914                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           295732                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          295732                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::cpu3.data       139162                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         139162                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data         2056                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          2056                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data       141218                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          141218                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data       141218                       # number of overall hits
system.cpu3.dcache.overall_hits::total         141218                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data         4624                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         4624                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data         1019                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1019                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::cpu3.data            2                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::cpu3.data            5                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::cpu3.data            3                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::cpu3.data         5643                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          5643                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data         5645                       # number of overall misses
system.cpu3.dcache.overall_misses::total         5645                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data     79607733                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     79607733                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data     31204996                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     31204996                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::cpu3.data        76500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total        76500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::cpu3.data        36000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data    110812729                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    110812729                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data    110812729                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    110812729                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data       143786                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       143786                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data         3075                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3075                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::cpu3.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::cpu3.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::cpu3.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data       146861                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       146861                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data       146863                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       146863                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.032159                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.032159                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.331382                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.331382                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::cpu3.data            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::cpu3.data            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::cpu3.data            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.038424                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.038424                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.038437                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.038437                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 17216.205234                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 17216.205234                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 30623.156035                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 30623.156035                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::cpu3.data        15300                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total        15300                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::cpu3.data        12000                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 19637.201666                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 19637.201666                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 19630.244287                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 19630.244287                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          178                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          178                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          498                       # number of writebacks
system.cpu3.dcache.writebacks::total              498                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data         3145                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3145                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data          513                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          513                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data         3658                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         3658                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data         3658                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         3658                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data         1479                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         1479                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data          506                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          506                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::cpu3.data            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::cpu3.data            5                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::cpu3.data            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data         1985                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         1985                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data         1986                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         1986                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data     19612876                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     19612876                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data     12929002                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     12929002                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::cpu3.data       124500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total       124500                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::cpu3.data        61500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        61500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::cpu3.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data     32541878                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     32541878                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data     32666378                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     32666378                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.010286                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.010286                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.164553                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.164553                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::cpu3.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::cpu3.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.013516                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.013516                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.013523                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.013523                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 13260.903313                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 13260.903313                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 25551.387352                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 25551.387352                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::cpu3.data       124500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total       124500                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu3.data        12300                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12300                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::cpu3.data         9000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 16393.893199                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 16393.893199                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 16448.327291                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 16448.327291                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse           19.555552                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             156988                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               56                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          2803.357143                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst    19.555552                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.038194                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.038194                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           314172                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          314172                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::cpu3.inst       156988                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         156988                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst       156988                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          156988                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst       156988                       # number of overall hits
system.cpu3.icache.overall_hits::total         156988                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst           70                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst           70                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            70                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst           70                       # number of overall misses
system.cpu3.icache.overall_misses::total           70                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst      5557499                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      5557499                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst      5557499                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      5557499                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst      5557499                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      5557499                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst       157058                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       157058                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst       157058                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       157058                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst       157058                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       157058                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000446                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000446                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000446                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000446                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000446                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000446                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 79392.842857                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 79392.842857                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 79392.842857                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 79392.842857                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 79392.842857                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 79392.842857                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1740                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs   124.285714                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst           56                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst           56                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst           56                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst      4443749                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      4443749                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst      4443749                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      4443749                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst      4443749                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      4443749                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000357                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000357                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000357                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000357                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000357                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000357                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 79352.660714                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 79352.660714                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 79352.660714                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 79352.660714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 79352.660714                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 79352.660714                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.branchPred.lookups                  49945                       # Number of BP lookups
system.cpu4.branchPred.condPredicted            49063                       # Number of conditional branches predicted
system.cpu4.branchPred.condIncorrect              755                       # Number of conditional branches incorrect
system.cpu4.branchPred.BTBLookups               41993                       # Number of BTB lookups
system.cpu4.branchPred.BTBHits                  41899                       # Number of BTB hits
system.cpu4.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu4.branchPred.BTBHitPct            99.776153                       # BTB Hit Percentage
system.cpu4.branchPred.usedRAS                    410                       # Number of times the RAS was used to get a target.
system.cpu4.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu4.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.walker.walks                        0                       # Table walker walks requested
system.cpu4.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                          309095                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.fetch.icacheStallCycles              2244                       # Number of cycles fetch is stalled on an Icache miss
system.cpu4.fetch.Insts                        576169                       # Number of instructions fetch has processed
system.cpu4.fetch.Branches                      49945                       # Number of branches that fetch encountered
system.cpu4.fetch.predictedBranches             42309                       # Number of branches that fetch has predicted taken
system.cpu4.fetch.Cycles                       300698                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu4.fetch.SquashCycles                   1655                       # Number of cycles fetch has spent squashing
system.cpu4.fetch.MiscStallCycles                  79                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu4.fetch.PendingTrapStallCycles          294                       # Number of stall cycles due to pending traps
system.cpu4.fetch.IcacheWaitRetryStallCycles           93                       # Number of stall cycles due to full MSHR
system.cpu4.fetch.CacheLines                   154471                       # Number of cache lines fetched
system.cpu4.fetch.IcacheSquashes                   41                       # Number of outstanding Icache misses that were squashed
system.cpu4.fetch.rateDist::samples            304235                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::mean             1.908107                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::stdev            1.133632                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::0                   31013     10.19%     10.19% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::1                  117713     38.69%     48.89% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::2                    3727      1.23%     50.11% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::3                  151782     49.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.rateDist::total              304235                       # Number of instructions fetched each cycle (Total)
system.cpu4.fetch.branchRate                 0.161585                       # Number of branch fetches per cycle
system.cpu4.fetch.rate                       1.864052                       # Number of inst fetches per cycle
system.cpu4.decode.IdleCycles                   11505                       # Number of cycles decode is idle
system.cpu4.decode.BlockedCycles                46059                       # Number of cycles decode is blocked
system.cpu4.decode.RunCycles                   234955                       # Number of cycles decode is running
system.cpu4.decode.UnblockCycles                10917                       # Number of cycles decode is unblocking
system.cpu4.decode.SquashCycles                   799                       # Number of cycles decode is squashing
system.cpu4.decode.BranchResolved                 370                       # Number of times decode resolved a branch
system.cpu4.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu4.decode.DecodedInsts                570062                       # Number of instructions handled by decode
system.cpu4.decode.SquashedInsts                 3219                       # Number of squashed instructions handled by decode
system.cpu4.rename.SquashCycles                   799                       # Number of cycles rename is squashing
system.cpu4.rename.IdleCycles                   20819                       # Number of cycles rename is idle
system.cpu4.rename.BlockCycles                  31742                       # Number of cycles rename is blocking
system.cpu4.rename.serializeStallCycles          2830                       # count of cycles rename stalled for serializing inst
system.cpu4.rename.RunCycles                   235541                       # Number of cycles rename is running
system.cpu4.rename.UnblockCycles                12504                       # Number of cycles rename is unblocking
system.cpu4.rename.RenamedInsts                566842                       # Number of instructions processed by rename
system.cpu4.rename.SquashedInsts                  888                       # Number of squashed instructions processed by rename
system.cpu4.rename.ROBFullEvents                 6537                       # Number of times rename has blocked due to ROB full
system.cpu4.rename.SQFullEvents                    48                       # Number of times rename has blocked due to SQ full
system.cpu4.rename.RenamedOperands             779298                       # Number of destination operands rename has renamed
system.cpu4.rename.RenameLookups              2791326                       # Number of register rename lookups that rename has made
system.cpu4.rename.int_rename_lookups          921620                       # Number of integer rename lookups
system.cpu4.rename.CommittedMaps               771005                       # Number of HB maps that are committed
system.cpu4.rename.UndoneMaps                    8292                       # Number of HB maps that are undone due to squashing
system.cpu4.rename.serializingInsts                73                       # count of serializing insts renamed
system.cpu4.rename.tempSerializingInsts            73                       # count of temporary serializing insts renamed
system.cpu4.rename.skidInsts                    26988                       # count of insts added to the skid buffer
system.cpu4.memDep0.insertedLoads              144207                       # Number of loads inserted to the mem dependence unit.
system.cpu4.memDep0.insertedStores               3135                       # Number of stores inserted to the mem dependence unit.
system.cpu4.memDep0.conflictingLoads              516                       # Number of conflicting loads.
system.cpu4.memDep0.conflictingStores             344                       # Number of conflicting stores.
system.cpu4.iq.iqInstsAdded                    565747                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu4.iq.iqNonSpecInstsAdded                154                       # Number of non-speculative instructions added to the IQ
system.cpu4.iq.iqInstsIssued                   564458                       # Number of instructions issued
system.cpu4.iq.iqSquashedInstsIssued              514                       # Number of squashed instructions issued
system.cpu4.iq.iqSquashedInstsExamined           5999                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu4.iq.iqSquashedOperandsExamined        17582                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu4.iq.iqSquashedNonSpecRemoved             2                       # Number of squashed non-spec instructions that were removed
system.cpu4.iq.issued_per_cycle::samples       304235                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::mean        1.855336                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::stdev       1.220136                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::0              57423     18.87%     18.87% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::1              63849     20.99%     39.86% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::2              63813     20.97%     60.84% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::3             103617     34.06%     94.89% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::4              15533      5.11%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::5                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu4.iq.issued_per_cycle::total         304235                       # Number of insts issued each cycle
system.cpu4.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntAlu                  19504     20.37%     20.37% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntMult                  2925      3.05%     23.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::IntDiv                      0      0.00%     23.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatAdd                    0      0.00%     23.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCmp                    0      0.00%     23.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatCvt                    0      0.00%     23.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatMult                   0      0.00%     23.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatDiv                    0      0.00%     23.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::FloatSqrt                   0      0.00%     23.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAdd                     0      0.00%     23.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAddAcc                  0      0.00%     23.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdAlu                     0      0.00%     23.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCmp                     0      0.00%     23.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdCvt                     0      0.00%     23.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMisc                    0      0.00%     23.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMult                    0      0.00%     23.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdMultAcc                 0      0.00%     23.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShift                   0      0.00%     23.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdShiftAcc                0      0.00%     23.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdSqrt                    0      0.00%     23.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAdd                0      0.00%     23.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatAlu                0      0.00%     23.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCmp                0      0.00%     23.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatCvt                0      0.00%     23.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatDiv                0      0.00%     23.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMisc               0      0.00%     23.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMult               0      0.00%     23.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::SimdFloatSqrt               0      0.00%     23.42% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemRead                 71180     74.33%     97.76% # attempts to use FU when none available
system.cpu4.iq.fu_full::MemWrite                 2148      2.24%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu4.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntAlu               319371     56.58%     56.58% # Type of FU issued
system.cpu4.iq.FU_type_0::IntMult               98307     17.42%     74.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IntDiv                    0      0.00%     74.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatAdd                  0      0.00%     74.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCmp                  0      0.00%     74.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatCvt                  0      0.00%     74.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatMult                 0      0.00%     74.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatDiv                  0      0.00%     74.00% # Type of FU issued
system.cpu4.iq.FU_type_0::FloatSqrt                 0      0.00%     74.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAdd                   0      0.00%     74.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAddAcc                0      0.00%     74.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdAlu                   0      0.00%     74.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCmp                   0      0.00%     74.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdCvt                   0      0.00%     74.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMisc                  0      0.00%     74.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMult                  0      0.00%     74.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdMultAcc               0      0.00%     74.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShift                 0      0.00%     74.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdSqrt                  0      0.00%     74.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMult             0      0.00%     74.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.00% # Type of FU issued
system.cpu4.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.00% # Type of FU issued
system.cpu4.iq.FU_type_0::MemRead              143764     25.47%     99.47% # Type of FU issued
system.cpu4.iq.FU_type_0::MemWrite               3016      0.53%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu4.iq.FU_type_0::total                564458                       # Type of FU issued
system.cpu4.iq.rate                          1.826163                       # Inst issue rate
system.cpu4.iq.fu_busy_cnt                      95757                       # FU busy when requested
system.cpu4.iq.fu_busy_rate                  0.169644                       # FU busy rate (busy events/executed inst)
system.cpu4.iq.int_inst_queue_reads           1529419                       # Number of integer instruction queue reads
system.cpu4.iq.int_inst_queue_writes           571903                       # Number of integer instruction queue writes
system.cpu4.iq.int_inst_queue_wakeup_accesses       561708                       # Number of integer instruction queue wakeup accesses
system.cpu4.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu4.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu4.iq.int_alu_accesses                660215                       # Number of integer alu accesses
system.cpu4.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu4.iew.lsq.thread0.forwLoads              11                       # Number of loads that had data forwarded from stores
system.cpu4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu4.iew.lsq.thread0.squashedLoads         2557                       # Number of loads squashed
system.cpu4.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu4.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu4.iew.lsq.thread0.squashedStores          246                       # Number of stores squashed
system.cpu4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu4.iew.lsq.thread0.rescheduledLoads           69                       # Number of loads that were rescheduled
system.cpu4.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu4.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu4.iew.iewSquashCycles                   799                       # Number of cycles IEW is squashing
system.cpu4.iew.iewBlockCycles                     72                       # Number of cycles IEW is blocking
system.cpu4.iew.iewUnblockCycles                    1                       # Number of cycles IEW is unblocking
system.cpu4.iew.iewDispatchedInsts             565904                       # Number of instructions dispatched to IQ
system.cpu4.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu4.iew.iewDispLoadInsts               144207                       # Number of dispatched load instructions
system.cpu4.iew.iewDispStoreInsts                3135                       # Number of dispatched store instructions
system.cpu4.iew.iewDispNonSpecInsts                73                       # Number of dispatched non-speculative instructions
system.cpu4.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu4.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu4.iew.memOrderViolationEvents             3                       # Number of memory order violations
system.cpu4.iew.predictedTakenIncorrect           589                       # Number of branches that were predicted taken incorrectly
system.cpu4.iew.predictedNotTakenIncorrect          140                       # Number of branches that were predicted not taken incorrectly
system.cpu4.iew.branchMispredicts                 729                       # Number of branch mispredicts detected at execute
system.cpu4.iew.iewExecutedInsts               562556                       # Number of executed instructions
system.cpu4.iew.iewExecLoadInsts               142585                       # Number of load instructions executed
system.cpu4.iew.iewExecSquashedInsts             1899                       # Number of squashed instructions skipped in execute
system.cpu4.iew.exec_swp                            0                       # number of swp insts executed
system.cpu4.iew.exec_nop                            3                       # number of nop insts executed
system.cpu4.iew.exec_refs                      145562                       # number of memory reference insts executed
system.cpu4.iew.exec_branches                   48010                       # Number of branches executed
system.cpu4.iew.exec_stores                      2977                       # Number of stores executed
system.cpu4.iew.exec_rate                    1.820010                       # Inst execution rate
system.cpu4.iew.wb_sent                        561792                       # cumulative count of insts sent to commit
system.cpu4.iew.wb_count                       561708                       # cumulative count of insts written-back
system.cpu4.iew.wb_producers                   413211                       # num instructions producing a value
system.cpu4.iew.wb_consumers                   553158                       # num instructions consuming a value
system.cpu4.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu4.iew.wb_rate                      1.817267                       # insts written-back per cycle
system.cpu4.iew.wb_fanout                    0.747004                       # average fanout of values written-back
system.cpu4.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu4.commit.commitSquashedInsts           4038                       # The number of squashed insts skipped by commit
system.cpu4.commit.commitNonSpecStalls            152                       # The number of times commit has been forced to stall to communicate backwards
system.cpu4.commit.branchMispredicts              727                       # The number of times a branch was mispredicted
system.cpu4.commit.committed_per_cycle::samples       303364                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::mean     1.845644                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::stdev     2.477787                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::0       111326     36.70%     36.70% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::1        92605     30.53%     67.22% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::2        28927      9.54%     76.76% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::3        17793      5.87%     82.62% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::4         2951      0.97%     83.60% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::5        16738      5.52%     89.11% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::6         1267      0.42%     89.53% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::7         1088      0.36%     89.89% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::8        30669     10.11%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu4.commit.committed_per_cycle::total       303364                       # Number of insts commited each cycle
system.cpu4.commit.committedInsts              557296                       # Number of instructions committed
system.cpu4.commit.committedOps                559902                       # Number of ops (including micro ops) committed
system.cpu4.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu4.commit.refs                        144539                       # Number of memory references committed
system.cpu4.commit.loads                       141650                       # Number of loads committed
system.cpu4.commit.membars                         79                       # Number of memory barriers committed
system.cpu4.commit.branches                     47940                       # Number of branches committed
system.cpu4.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu4.commit.int_insts                   512325                       # Number of committed integer instructions.
system.cpu4.commit.function_calls                 221                       # Number of function calls committed.
system.cpu4.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IntAlu          317056     56.63%     56.63% # Class of committed instruction
system.cpu4.commit.op_class_0::IntMult          98307     17.56%     74.18% # Class of committed instruction
system.cpu4.commit.op_class_0::IntDiv               0      0.00%     74.18% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatAdd             0      0.00%     74.18% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCmp             0      0.00%     74.18% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatCvt             0      0.00%     74.18% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatMult            0      0.00%     74.18% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatDiv             0      0.00%     74.18% # Class of committed instruction
system.cpu4.commit.op_class_0::FloatSqrt            0      0.00%     74.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAdd              0      0.00%     74.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAddAcc            0      0.00%     74.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdAlu              0      0.00%     74.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCmp              0      0.00%     74.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdCvt              0      0.00%     74.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMisc             0      0.00%     74.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMult             0      0.00%     74.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdMultAcc            0      0.00%     74.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShift            0      0.00%     74.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdShiftAcc            0      0.00%     74.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdSqrt             0      0.00%     74.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAdd            0      0.00%     74.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatAlu            0      0.00%     74.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCmp            0      0.00%     74.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatCvt            0      0.00%     74.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatDiv            0      0.00%     74.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMisc            0      0.00%     74.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMult            0      0.00%     74.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.18% # Class of committed instruction
system.cpu4.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.18% # Class of committed instruction
system.cpu4.commit.op_class_0::MemRead         141650     25.30%     99.48% # Class of committed instruction
system.cpu4.commit.op_class_0::MemWrite          2889      0.52%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu4.commit.op_class_0::total           559902                       # Class of committed instruction
system.cpu4.commit.bw_lim_events                30669                       # number cycles where commit BW limit reached
system.cpu4.rob.rob_reads                      835738                       # The number of ROB reads
system.cpu4.rob.rob_writes                    1128763                       # The number of ROB writes
system.cpu4.timesIdled                             51                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu4.idleCycles                           4860                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu4.quiesceCycles                      396400                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu4.committedInsts                     557296                       # Number of Instructions Simulated
system.cpu4.committedOps                       559902                       # Number of Ops (including micro ops) Simulated
system.cpu4.cpi                              0.554633                       # CPI: Cycles Per Instruction
system.cpu4.cpi_total                        0.554633                       # CPI: Total CPI of All Threads
system.cpu4.ipc                              1.802993                       # IPC: Instructions Per Cycle
system.cpu4.ipc_total                        1.802993                       # IPC: Total IPC of All Threads
system.cpu4.int_regfile_reads                  914813                       # number of integer regfile reads
system.cpu4.int_regfile_writes                 490068                       # number of integer regfile writes
system.cpu4.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu4.cc_regfile_reads                  2113128                       # number of cc regfile reads
system.cpu4.cc_regfile_writes                  283001                       # number of cc regfile writes
system.cpu4.misc_regfile_reads                 151589                       # number of misc regfile reads
system.cpu4.misc_regfile_writes                    19                       # number of misc regfile writes
system.cpu4.dcache.tags.replacements             1376                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          235.382584                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs             139759                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             1975                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            70.764051                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data   235.382584                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.229866                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.229866                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          599                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.584961                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           292772                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          292772                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::cpu4.data       137895                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         137895                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::cpu4.data         1861                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total          1861                       # number of WriteReq hits
system.cpu4.dcache.demand_hits::cpu4.data       139756                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          139756                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::cpu4.data       139756                       # number of overall hits
system.cpu4.dcache.overall_hits::total         139756                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::cpu4.data         4603                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         4603                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::cpu4.data         1021                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         1021                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::cpu4.data            2                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu4.dcache.LoadLockedReq_misses::cpu4.data            4                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::cpu4.data            3                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::cpu4.data         5624                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          5624                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::cpu4.data         5626                       # number of overall misses
system.cpu4.dcache.overall_misses::total         5626                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::cpu4.data     89332981                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total     89332981                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::cpu4.data     31514250                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     31514250                       # number of WriteReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::cpu4.data        55499                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.LoadLockedReq_miss_latency::total        55499                       # number of LoadLockedReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::cpu4.data        38000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.StoreCondReq_miss_latency::total        38000                       # number of StoreCondReq miss cycles
system.cpu4.dcache.demand_miss_latency::cpu4.data    120847231                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    120847231                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::cpu4.data    120847231                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    120847231                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::cpu4.data       142498                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       142498                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::cpu4.data         2882                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total         2882                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::cpu4.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::cpu4.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::cpu4.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::cpu4.data       145380                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       145380                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::cpu4.data       145382                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       145382                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::cpu4.data     0.032302                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.032302                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::cpu4.data     0.354268                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.354268                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::cpu4.data            1                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::cpu4.data            1                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::cpu4.data            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::cpu4.data     0.038685                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.038685                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::cpu4.data     0.038698                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.038698                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::cpu4.data 19407.556159                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 19407.556159                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::cpu4.data 30866.062684                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 30866.062684                       # average WriteReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::cpu4.data 13874.750000                       # average LoadLockedReq miss latency
system.cpu4.dcache.LoadLockedReq_avg_miss_latency::total 13874.750000                       # average LoadLockedReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::cpu4.data 12666.666667                       # average StoreCondReq miss latency
system.cpu4.dcache.StoreCondReq_avg_miss_latency::total 12666.666667                       # average StoreCondReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::cpu4.data 21487.772226                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 21487.772226                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::cpu4.data 21480.133487                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 21480.133487                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets          156                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          156                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          499                       # number of writebacks
system.cpu4.dcache.writebacks::total              499                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::cpu4.data         3120                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         3120                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::cpu4.data          514                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          514                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::cpu4.data         3634                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         3634                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::cpu4.data         3634                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         3634                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::cpu4.data         1483                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         1483                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::cpu4.data          507                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          507                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::cpu4.data            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::cpu4.data            4                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::cpu4.data            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::cpu4.data         1990                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         1990                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::cpu4.data         1991                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         1991                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::cpu4.data     21762373                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     21762373                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::cpu4.data     13210750                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     13210750                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::cpu4.data        74750                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total        74750                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::cpu4.data        42001                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.LoadLockedReq_mshr_miss_latency::total        42001                       # number of LoadLockedReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::cpu4.data        29000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.StoreCondReq_mshr_miss_latency::total        29000                       # number of StoreCondReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::cpu4.data     34973123                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     34973123                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::cpu4.data     35047873                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     35047873                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::cpu4.data     0.010407                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.010407                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::cpu4.data     0.175920                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.175920                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::cpu4.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::cpu4.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::cpu4.data     0.013688                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.013688                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::cpu4.data     0.013695                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.013695                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::cpu4.data 14674.560351                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 14674.560351                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::cpu4.data 26056.706114                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 26056.706114                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::cpu4.data        74750                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total        74750                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu4.data 10500.250000                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10500.250000                       # average LoadLockedReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::cpu4.data  9666.666667                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.StoreCondReq_avg_mshr_miss_latency::total  9666.666667                       # average StoreCondReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::cpu4.data 17574.433668                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 17574.433668                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::cpu4.data 17603.150678                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 17603.150678                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse           19.073056                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             154399                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs               55                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          2807.254545                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    19.073056                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.037252                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.037252                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           308995                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          308995                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::cpu4.inst       154399                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         154399                       # number of ReadReq hits
system.cpu4.icache.demand_hits::cpu4.inst       154399                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          154399                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::cpu4.inst       154399                       # number of overall hits
system.cpu4.icache.overall_hits::total         154399                       # number of overall hits
system.cpu4.icache.ReadReq_misses::cpu4.inst           71                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu4.icache.demand_misses::cpu4.inst           71                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            71                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::cpu4.inst           71                       # number of overall misses
system.cpu4.icache.overall_misses::total           71                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::cpu4.inst      5627998                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      5627998                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::cpu4.inst      5627998                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      5627998                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::cpu4.inst      5627998                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      5627998                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::cpu4.inst       154470                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       154470                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::cpu4.inst       154470                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       154470                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::cpu4.inst       154470                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       154470                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::cpu4.inst     0.000460                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000460                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::cpu4.inst     0.000460                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000460                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::cpu4.inst     0.000460                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000460                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::cpu4.inst 79267.577465                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 79267.577465                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::cpu4.inst 79267.577465                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 79267.577465                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::cpu4.inst 79267.577465                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 79267.577465                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs         2027                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs   135.133333                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::cpu4.inst           16                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::cpu4.inst           16                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::cpu4.inst           16                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::cpu4.inst           55                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::cpu4.inst           55                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::cpu4.inst           55                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::cpu4.inst      4688498                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4688498                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::cpu4.inst      4688498                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4688498                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::cpu4.inst      4688498                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4688498                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::cpu4.inst     0.000356                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000356                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::cpu4.inst     0.000356                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000356                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::cpu4.inst     0.000356                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000356                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::cpu4.inst 85245.418182                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 85245.418182                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::cpu4.inst 85245.418182                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 85245.418182                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::cpu4.inst 85245.418182                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 85245.418182                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.branchPred.lookups                  47736                       # Number of BP lookups
system.cpu5.branchPred.condPredicted            46919                       # Number of conditional branches predicted
system.cpu5.branchPred.condIncorrect              743                       # Number of conditional branches incorrect
system.cpu5.branchPred.BTBLookups               40815                       # Number of BTB lookups
system.cpu5.branchPred.BTBHits                  40717                       # Number of BTB hits
system.cpu5.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu5.branchPred.BTBHitPct            99.759892                       # BTB Hit Percentage
system.cpu5.branchPred.usedRAS                    374                       # Number of times the RAS was used to get a target.
system.cpu5.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu5.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.walker.walks                        0                       # Table walker walks requested
system.cpu5.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                          308449                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.fetch.icacheStallCycles              2209                       # Number of cycles fetch is stalled on an Icache miss
system.cpu5.fetch.Insts                        566892                       # Number of instructions fetch has processed
system.cpu5.fetch.Branches                      47736                       # Number of branches that fetch encountered
system.cpu5.fetch.predictedBranches             41091                       # Number of branches that fetch has predicted taken
system.cpu5.fetch.Cycles                       300309                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu5.fetch.SquashCycles                   1613                       # Number of cycles fetch has spent squashing
system.cpu5.fetch.MiscStallCycles                  81                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu5.fetch.PendingTrapStallCycles          265                       # Number of stall cycles due to pending traps
system.cpu5.fetch.IcacheWaitRetryStallCycles           77                       # Number of stall cycles due to full MSHR
system.cpu5.fetch.CacheLines                   152014                       # Number of cache lines fetched
system.cpu5.fetch.IcacheSquashes                   42                       # Number of outstanding Icache misses that were squashed
system.cpu5.fetch.rateDist::samples            303747                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::mean             1.879512                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::stdev            1.149703                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::0                   35215     11.59%     11.59% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::1                  115607     38.06%     49.65% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::2                    3486      1.15%     50.80% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::3                  149439     49.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.rateDist::total              303747                       # Number of instructions fetched each cycle (Total)
system.cpu5.fetch.branchRate                 0.154761                       # Number of branch fetches per cycle
system.cpu5.fetch.rate                       1.837879                       # Number of inst fetches per cycle
system.cpu5.decode.IdleCycles                   11119                       # Number of cycles decode is idle
system.cpu5.decode.BlockedCycles                49981                       # Number of cycles decode is blocked
system.cpu5.decode.RunCycles                   231273                       # Number of cycles decode is running
system.cpu5.decode.UnblockCycles                10595                       # Number of cycles decode is unblocking
system.cpu5.decode.SquashCycles                   779                       # Number of cycles decode is squashing
system.cpu5.decode.BranchResolved                 333                       # Number of times decode resolved a branch
system.cpu5.decode.BranchMispred                   27                       # Number of times decode detected a branch misprediction
system.cpu5.decode.DecodedInsts                561360                       # Number of instructions handled by decode
system.cpu5.decode.SquashedInsts                 3073                       # Number of squashed instructions handled by decode
system.cpu5.rename.SquashCycles                   779                       # Number of cycles rename is squashing
system.cpu5.rename.IdleCycles                   20312                       # Number of cycles rename is idle
system.cpu5.rename.BlockCycles                  36131                       # Number of cycles rename is blocking
system.cpu5.rename.serializeStallCycles          2602                       # count of cycles rename stalled for serializing inst
system.cpu5.rename.RunCycles                   231637                       # Number of cycles rename is running
system.cpu5.rename.UnblockCycles                12286                       # Number of cycles rename is unblocking
system.cpu5.rename.RenamedInsts                557929                       # Number of instructions processed by rename
system.cpu5.rename.SquashedInsts                  923                       # Number of squashed instructions processed by rename
system.cpu5.rename.ROBFullEvents                 6442                       # Number of times rename has blocked due to ROB full
system.cpu5.rename.RenamedOperands             763286                       # Number of destination operands rename has renamed
system.cpu5.rename.RenameLookups              2748023                       # Number of register rename lookups that rename has made
system.cpu5.rename.int_rename_lookups          909484                       # Number of integer rename lookups
system.cpu5.rename.CommittedMaps               755388                       # Number of HB maps that are committed
system.cpu5.rename.UndoneMaps                    7897                       # Number of HB maps that are undone due to squashing
system.cpu5.rename.serializingInsts                62                       # count of serializing insts renamed
system.cpu5.rename.tempSerializingInsts            62                       # count of temporary serializing insts renamed
system.cpu5.rename.skidInsts                    26615                       # count of insts added to the skid buffer
system.cpu5.memDep0.insertedLoads              142976                       # Number of loads inserted to the mem dependence unit.
system.cpu5.memDep0.insertedStores               2969                       # Number of stores inserted to the mem dependence unit.
system.cpu5.memDep0.conflictingLoads              445                       # Number of conflicting loads.
system.cpu5.memDep0.conflictingStores             296                       # Number of conflicting stores.
system.cpu5.iq.iqInstsAdded                    556761                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu5.iq.iqNonSpecInstsAdded                130                       # Number of non-speculative instructions added to the IQ
system.cpu5.iq.iqInstsIssued                   555487                       # Number of instructions issued
system.cpu5.iq.iqSquashedInstsIssued              560                       # Number of squashed instructions issued
system.cpu5.iq.iqSquashedInstsExamined           5741                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu5.iq.iqSquashedOperandsExamined        16855                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu5.iq.issued_per_cycle::samples       303747                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::mean        1.828782                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::stdev       1.234405                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::0              61222     20.16%     20.16% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::1              62999     20.74%     40.90% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::2              61297     20.18%     61.08% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::3             103023     33.92%     94.99% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::4              15205      5.01%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::5                  1      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu5.iq.issued_per_cycle::total         303747                       # Number of insts issued each cycle
system.cpu5.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntAlu                  17767     19.01%     19.01% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntMult                  2921      3.13%     22.13% # attempts to use FU when none available
system.cpu5.iq.fu_full::IntDiv                      0      0.00%     22.13% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatAdd                    0      0.00%     22.13% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCmp                    0      0.00%     22.13% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatCvt                    0      0.00%     22.13% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatMult                   0      0.00%     22.13% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatDiv                    0      0.00%     22.13% # attempts to use FU when none available
system.cpu5.iq.fu_full::FloatSqrt                   0      0.00%     22.13% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAdd                     0      0.00%     22.13% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAddAcc                  0      0.00%     22.13% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdAlu                     0      0.00%     22.13% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCmp                     0      0.00%     22.13% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdCvt                     0      0.00%     22.13% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMisc                    0      0.00%     22.13% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMult                    0      0.00%     22.13% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdMultAcc                 0      0.00%     22.13% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShift                   0      0.00%     22.13% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdShiftAcc                0      0.00%     22.13% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdSqrt                    0      0.00%     22.13% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAdd                0      0.00%     22.13% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatAlu                0      0.00%     22.13% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCmp                0      0.00%     22.13% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatCvt                0      0.00%     22.13% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatDiv                0      0.00%     22.13% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMisc               0      0.00%     22.13% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMult               0      0.00%     22.13% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.13% # attempts to use FU when none available
system.cpu5.iq.fu_full::SimdFloatSqrt               0      0.00%     22.13% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemRead                 70779     75.73%     97.86% # attempts to use FU when none available
system.cpu5.iq.fu_full::MemWrite                 2001      2.14%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu5.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IntAlu               311877     56.14%     56.14% # Type of FU issued
system.cpu5.iq.FU_type_0::IntMult               98307     17.70%     73.84% # Type of FU issued
system.cpu5.iq.FU_type_0::IntDiv                    0      0.00%     73.84% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatAdd                  0      0.00%     73.84% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCmp                  0      0.00%     73.84% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatCvt                  0      0.00%     73.84% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatMult                 0      0.00%     73.84% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatDiv                  0      0.00%     73.84% # Type of FU issued
system.cpu5.iq.FU_type_0::FloatSqrt                 0      0.00%     73.84% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAdd                   0      0.00%     73.84% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAddAcc                0      0.00%     73.84% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdAlu                   0      0.00%     73.84% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCmp                   0      0.00%     73.84% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdCvt                   0      0.00%     73.84% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMisc                  0      0.00%     73.84% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMult                  0      0.00%     73.84% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdMultAcc               0      0.00%     73.84% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShift                 0      0.00%     73.84% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdShiftAcc              0      0.00%     73.84% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdSqrt                  0      0.00%     73.84% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAdd              0      0.00%     73.84% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatAlu              0      0.00%     73.84% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCmp              0      0.00%     73.84% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatCvt              0      0.00%     73.84% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatDiv              0      0.00%     73.84% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMisc             0      0.00%     73.84% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMult             0      0.00%     73.84% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.84% # Type of FU issued
system.cpu5.iq.FU_type_0::SimdFloatSqrt             0      0.00%     73.84% # Type of FU issued
system.cpu5.iq.FU_type_0::MemRead              142462     25.65%     99.49% # Type of FU issued
system.cpu5.iq.FU_type_0::MemWrite               2841      0.51%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu5.iq.FU_type_0::total                555487                       # Type of FU issued
system.cpu5.iq.rate                          1.800904                       # Inst issue rate
system.cpu5.iq.fu_busy_cnt                      93468                       # FU busy when requested
system.cpu5.iq.fu_busy_rate                  0.168263                       # FU busy rate (busy events/executed inst)
system.cpu5.iq.int_inst_queue_reads           1508746                       # Number of integer instruction queue reads
system.cpu5.iq.int_inst_queue_writes           562636                       # Number of integer instruction queue writes
system.cpu5.iq.int_inst_queue_wakeup_accesses       552726                       # Number of integer instruction queue wakeup accesses
system.cpu5.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu5.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu5.iq.int_alu_accesses                648955                       # Number of integer alu accesses
system.cpu5.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu5.iew.lsq.thread0.forwLoads              13                       # Number of loads that had data forwarded from stores
system.cpu5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu5.iew.lsq.thread0.squashedLoads         2537                       # Number of loads squashed
system.cpu5.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu5.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu5.iew.lsq.thread0.squashedStores          266                       # Number of stores squashed
system.cpu5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu5.iew.lsq.thread0.rescheduledLoads           60                       # Number of loads that were rescheduled
system.cpu5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu5.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu5.iew.iewSquashCycles                   779                       # Number of cycles IEW is squashing
system.cpu5.iew.iewBlockCycles                     80                       # Number of cycles IEW is blocking
system.cpu5.iew.iewUnblockCycles                    2                       # Number of cycles IEW is unblocking
system.cpu5.iew.iewDispatchedInsts             556893                       # Number of instructions dispatched to IQ
system.cpu5.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu5.iew.iewDispLoadInsts               142976                       # Number of dispatched load instructions
system.cpu5.iew.iewDispStoreInsts                2969                       # Number of dispatched store instructions
system.cpu5.iew.iewDispNonSpecInsts                62                       # Number of dispatched non-speculative instructions
system.cpu5.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu5.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu5.iew.memOrderViolationEvents             4                       # Number of memory order violations
system.cpu5.iew.predictedTakenIncorrect           580                       # Number of branches that were predicted taken incorrectly
system.cpu5.iew.predictedNotTakenIncorrect          138                       # Number of branches that were predicted not taken incorrectly
system.cpu5.iew.branchMispredicts                 718                       # Number of branch mispredicts detected at execute
system.cpu5.iew.iewExecutedInsts               553498                       # Number of executed instructions
system.cpu5.iew.iewExecLoadInsts               141307                       # Number of load instructions executed
system.cpu5.iew.iewExecSquashedInsts             1986                       # Number of squashed instructions skipped in execute
system.cpu5.iew.exec_swp                            0                       # number of swp insts executed
system.cpu5.iew.exec_nop                            2                       # number of nop insts executed
system.cpu5.iew.exec_refs                      144106                       # number of memory reference insts executed
system.cpu5.iew.exec_branches                   45934                       # Number of branches executed
system.cpu5.iew.exec_stores                      2799                       # Number of stores executed
system.cpu5.iew.exec_rate                    1.794455                       # Inst execution rate
system.cpu5.iew.wb_sent                        552806                       # cumulative count of insts sent to commit
system.cpu5.iew.wb_count                       552726                       # cumulative count of insts written-back
system.cpu5.iew.wb_producers                   406657                       # num instructions producing a value
system.cpu5.iew.wb_consumers                   542014                       # num instructions consuming a value
system.cpu5.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu5.iew.wb_rate                      1.791953                       # insts written-back per cycle
system.cpu5.iew.wb_fanout                    0.750270                       # average fanout of values written-back
system.cpu5.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu5.commit.commitSquashedInsts           3870                       # The number of squashed insts skipped by commit
system.cpu5.commit.commitNonSpecStalls            130                       # The number of times commit has been forced to stall to communicate backwards
system.cpu5.commit.branchMispredicts              716                       # The number of times a branch was mispredicted
system.cpu5.commit.committed_per_cycle::samples       302889                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::mean     1.819643                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::stdev     2.475166                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::0       114662     37.86%     37.86% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::1        89502     29.55%     67.41% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::2        29316      9.68%     77.08% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::3        18167      6.00%     83.08% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::4         2924      0.97%     84.05% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::5        15435      5.10%     89.14% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::6         1192      0.39%     89.54% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::7         1036      0.34%     89.88% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::8        30655     10.12%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu5.commit.committed_per_cycle::total       302889                       # Number of insts commited each cycle
system.cpu5.commit.committedInsts              548843                       # Number of instructions committed
system.cpu5.commit.committedOps                551150                       # Number of ops (including micro ops) committed
system.cpu5.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu5.commit.refs                        143142                       # Number of memory references committed
system.cpu5.commit.loads                       140439                       # Number of loads committed
system.cpu5.commit.membars                         68                       # Number of memory barriers committed
system.cpu5.commit.branches                     45858                       # Number of branches committed
system.cpu5.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu5.commit.int_insts                   505604                       # Number of committed integer instructions.
system.cpu5.commit.function_calls                 190                       # Number of function calls committed.
system.cpu5.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IntAlu          309701     56.19%     56.19% # Class of committed instruction
system.cpu5.commit.op_class_0::IntMult          98307     17.84%     74.03% # Class of committed instruction
system.cpu5.commit.op_class_0::IntDiv               0      0.00%     74.03% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatAdd             0      0.00%     74.03% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCmp             0      0.00%     74.03% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatCvt             0      0.00%     74.03% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatMult            0      0.00%     74.03% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatDiv             0      0.00%     74.03% # Class of committed instruction
system.cpu5.commit.op_class_0::FloatSqrt            0      0.00%     74.03% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAdd              0      0.00%     74.03% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAddAcc            0      0.00%     74.03% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdAlu              0      0.00%     74.03% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCmp              0      0.00%     74.03% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdCvt              0      0.00%     74.03% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMisc             0      0.00%     74.03% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMult             0      0.00%     74.03% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdMultAcc            0      0.00%     74.03% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShift            0      0.00%     74.03% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdShiftAcc            0      0.00%     74.03% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdSqrt             0      0.00%     74.03% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAdd            0      0.00%     74.03% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatAlu            0      0.00%     74.03% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCmp            0      0.00%     74.03% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatCvt            0      0.00%     74.03% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatDiv            0      0.00%     74.03% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMisc            0      0.00%     74.03% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMult            0      0.00%     74.03% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.03% # Class of committed instruction
system.cpu5.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.03% # Class of committed instruction
system.cpu5.commit.op_class_0::MemRead         140439     25.48%     99.51% # Class of committed instruction
system.cpu5.commit.op_class_0::MemWrite          2703      0.49%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu5.commit.op_class_0::total           551150                       # Class of committed instruction
system.cpu5.commit.bw_lim_events                30655                       # number cycles where commit BW limit reached
system.cpu5.rob.rob_reads                      826487                       # The number of ROB reads
system.cpu5.rob.rob_writes                    1110910                       # The number of ROB writes
system.cpu5.timesIdled                             45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu5.idleCycles                           4702                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu5.quiesceCycles                      397046                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu5.committedInsts                     548843                       # Number of Instructions Simulated
system.cpu5.committedOps                       551150                       # Number of Ops (including micro ops) Simulated
system.cpu5.cpi                              0.561999                       # CPI: Cycles Per Instruction
system.cpu5.cpi_total                        0.561999                       # CPI: Total CPI of All Threads
system.cpu5.ipc                              1.779364                       # IPC: Instructions Per Cycle
system.cpu5.ipc_total                        1.779364                       # IPC: Total IPC of All Threads
system.cpu5.int_regfile_reads                  902554                       # number of integer regfile reads
system.cpu5.int_regfile_writes                 486244                       # number of integer regfile writes
system.cpu5.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu5.cc_regfile_reads                  2082333                       # number of cc regfile reads
system.cpu5.cc_regfile_writes                  270940                       # number of cc regfile writes
system.cpu5.misc_regfile_reads                 150154                       # number of misc regfile reads
system.cpu5.misc_regfile_writes                    14                       # number of misc regfile writes
system.cpu5.dcache.tags.replacements             1367                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          236.033915                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs             138370                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             1966                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            70.381485                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data   236.033915                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.230502                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.230502                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          599                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           83                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          514                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.584961                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses           289845                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses          289845                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::cpu5.data       136698                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         136698                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::cpu5.data         1668                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total          1668                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::cpu5.data            1                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu5.dcache.demand_hits::cpu5.data       138366                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          138366                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::cpu5.data       138367                       # number of overall hits
system.cpu5.dcache.overall_hits::total         138367                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::cpu5.data         4531                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         4531                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::cpu5.data         1029                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         1029                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::cpu5.data            1                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu5.dcache.LoadLockedReq_misses::cpu5.data            3                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::cpu5.data            3                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::cpu5.data         5560                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          5560                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::cpu5.data         5561                       # number of overall misses
system.cpu5.dcache.overall_misses::total         5561                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::cpu5.data    104108880                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    104108880                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::cpu5.data     31089000                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     31089000                       # number of WriteReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::cpu5.data        37000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.LoadLockedReq_miss_latency::total        37000                       # number of LoadLockedReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::cpu5.data        36000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu5.dcache.demand_miss_latency::cpu5.data    135197880                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    135197880                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::cpu5.data    135197880                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    135197880                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::cpu5.data       141229                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       141229                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::cpu5.data         2697                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total         2697                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::cpu5.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::cpu5.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::cpu5.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::cpu5.data       143926                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       143926                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::cpu5.data       143928                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       143928                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::cpu5.data     0.032083                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.032083                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::cpu5.data     0.381535                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.381535                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::cpu5.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::cpu5.data            1                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::cpu5.data            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::cpu5.data     0.038631                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.038631                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::cpu5.data     0.038637                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.038637                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::cpu5.data 22977.020525                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 22977.020525                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::cpu5.data 30212.827988                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 30212.827988                       # average WriteReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::cpu5.data 12333.333333                       # average LoadLockedReq miss latency
system.cpu5.dcache.LoadLockedReq_avg_miss_latency::total 12333.333333                       # average LoadLockedReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::cpu5.data        12000                       # average StoreCondReq miss latency
system.cpu5.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::cpu5.data 24316.165468                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 24316.165468                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::cpu5.data 24311.792843                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 24311.792843                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          503                       # number of writebacks
system.cpu5.dcache.writebacks::total              503                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::cpu5.data         3068                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         3068                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::cpu5.data          518                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          518                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::cpu5.data         3586                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         3586                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::cpu5.data         3586                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         3586                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::cpu5.data         1463                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         1463                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::cpu5.data          511                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          511                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::cpu5.data            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::cpu5.data            3                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::cpu5.data            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::cpu5.data         1974                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         1974                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::cpu5.data         1975                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         1975                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::cpu5.data     23599925                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     23599925                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::cpu5.data     12837250                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     12837250                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::cpu5.data       110250                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total       110250                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::cpu5.data        28000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.LoadLockedReq_mshr_miss_latency::total        28000                       # number of LoadLockedReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::cpu5.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::cpu5.data     36437175                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     36437175                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::cpu5.data     36547425                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     36547425                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::cpu5.data     0.010359                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.010359                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::cpu5.data     0.189470                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.189470                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::cpu5.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::cpu5.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::cpu5.data     0.013715                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.013715                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::cpu5.data     0.013722                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.013722                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::cpu5.data 16131.185919                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 16131.185919                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::cpu5.data 25121.819961                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 25121.819961                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::cpu5.data       110250                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total       110250                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu5.data  9333.333333                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9333.333333                       # average LoadLockedReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::cpu5.data         9000                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::cpu5.data 18458.548632                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 18458.548632                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::cpu5.data 18505.025316                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 18505.025316                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                0                       # number of replacements
system.cpu5.icache.tags.tagsinuse           18.215961                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             151940                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs               56                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          2713.214286                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    18.215961                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.035578                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total     0.035578                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           304082                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          304082                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::cpu5.inst       151940                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         151940                       # number of ReadReq hits
system.cpu5.icache.demand_hits::cpu5.inst       151940                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          151940                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::cpu5.inst       151940                       # number of overall hits
system.cpu5.icache.overall_hits::total         151940                       # number of overall hits
system.cpu5.icache.ReadReq_misses::cpu5.inst           73                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu5.icache.demand_misses::cpu5.inst           73                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            73                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::cpu5.inst           73                       # number of overall misses
system.cpu5.icache.overall_misses::total           73                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::cpu5.inst      5500749                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      5500749                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::cpu5.inst      5500749                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      5500749                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::cpu5.inst      5500749                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      5500749                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::cpu5.inst       152013                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       152013                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::cpu5.inst       152013                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       152013                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::cpu5.inst       152013                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       152013                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::cpu5.inst     0.000480                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000480                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::cpu5.inst     0.000480                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000480                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::cpu5.inst     0.000480                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000480                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::cpu5.inst 75352.726027                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 75352.726027                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::cpu5.inst 75352.726027                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 75352.726027                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::cpu5.inst 75352.726027                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 75352.726027                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs         1684                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs   112.266667                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::cpu5.inst           17                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::cpu5.inst           17                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::cpu5.inst           17                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::cpu5.inst           56                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::cpu5.inst           56                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::cpu5.inst           56                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::cpu5.inst      4380749                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      4380749                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::cpu5.inst      4380749                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      4380749                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::cpu5.inst      4380749                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      4380749                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::cpu5.inst     0.000368                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000368                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::cpu5.inst     0.000368                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000368                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::cpu5.inst     0.000368                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000368                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::cpu5.inst 78227.660714                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 78227.660714                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::cpu5.inst 78227.660714                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 78227.660714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::cpu5.inst 78227.660714                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 78227.660714                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.branchPred.lookups                  51842                       # Number of BP lookups
system.cpu6.branchPred.condPredicted            50849                       # Number of conditional branches predicted
system.cpu6.branchPred.condIncorrect              768                       # Number of conditional branches incorrect
system.cpu6.branchPred.BTBLookups               43037                       # Number of BTB lookups
system.cpu6.branchPred.BTBHits                  42940                       # Number of BTB hits
system.cpu6.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu6.branchPred.BTBHitPct            99.774613                       # BTB Hit Percentage
system.cpu6.branchPred.usedRAS                    466                       # Number of times the RAS was used to get a target.
system.cpu6.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu6.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.walker.walks                        0                       # Table walker walks requested
system.cpu6.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                          307866                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.fetch.icacheStallCycles              2100                       # Number of cycles fetch is stalled on an Icache miss
system.cpu6.fetch.Insts                        587881                       # Number of instructions fetch has processed
system.cpu6.fetch.Branches                      51842                       # Number of branches that fetch encountered
system.cpu6.fetch.predictedBranches             43406                       # Number of branches that fetch has predicted taken
system.cpu6.fetch.Cycles                       299754                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu6.fetch.SquashCycles                   1693                       # Number of cycles fetch has spent squashing
system.cpu6.fetch.MiscStallCycles                  89                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu6.fetch.PendingTrapStallCycles          240                       # Number of stall cycles due to pending traps
system.cpu6.fetch.IcacheWaitRetryStallCycles           77                       # Number of stall cycles due to full MSHR
system.cpu6.fetch.CacheLines                   157282                       # Number of cache lines fetched
system.cpu6.fetch.IcacheSquashes                   43                       # Number of outstanding Icache misses that were squashed
system.cpu6.fetch.rateDist::samples            303106                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::mean             1.955306                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::stdev            1.106406                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::0                   24103      7.95%      7.95% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::1                  120288     39.69%     47.64% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::2                    3768      1.24%     48.88% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::3                  154947     51.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.rateDist::total              303106                       # Number of instructions fetched each cycle (Total)
system.cpu6.fetch.branchRate                 0.168391                       # Number of branch fetches per cycle
system.cpu6.fetch.rate                       1.909535                       # Number of inst fetches per cycle
system.cpu6.decode.IdleCycles                   10551                       # Number of cycles decode is idle
system.cpu6.decode.BlockedCycles                38901                       # Number of cycles decode is blocked
system.cpu6.decode.RunCycles                   242883                       # Number of cycles decode is running
system.cpu6.decode.UnblockCycles                 9953                       # Number of cycles decode is unblocking
system.cpu6.decode.SquashCycles                   818                       # Number of cycles decode is squashing
system.cpu6.decode.BranchResolved                 410                       # Number of times decode resolved a branch
system.cpu6.decode.BranchMispred                   28                       # Number of times decode detected a branch misprediction
system.cpu6.decode.DecodedInsts                579123                       # Number of instructions handled by decode
system.cpu6.decode.SquashedInsts                 3642                       # Number of squashed instructions handled by decode
system.cpu6.rename.SquashCycles                   818                       # Number of cycles rename is squashing
system.cpu6.rename.IdleCycles                   19493                       # Number of cycles rename is idle
system.cpu6.rename.BlockCycles                  24822                       # Number of cycles rename is blocking
system.cpu6.rename.serializeStallCycles          3286                       # count of cycles rename stalled for serializing inst
system.cpu6.rename.RunCycles                   242880                       # Number of cycles rename is running
system.cpu6.rename.UnblockCycles                11807                       # Number of cycles rename is unblocking
system.cpu6.rename.RenamedInsts                574792                       # Number of instructions processed by rename
system.cpu6.rename.SquashedInsts                 1642                       # Number of squashed instructions processed by rename
system.cpu6.rename.ROBFullEvents                 6316                       # Number of times rename has blocked due to ROB full
system.cpu6.rename.RenamedOperands             793288                       # Number of destination operands rename has renamed
system.cpu6.rename.RenameLookups              2830400                       # Number of register rename lookups that rename has made
system.cpu6.rename.int_rename_lookups          933370                       # Number of integer rename lookups
system.cpu6.rename.CommittedMaps               782717                       # Number of HB maps that are committed
system.cpu6.rename.UndoneMaps                   10568                       # Number of HB maps that are undone due to squashing
system.cpu6.rename.serializingInsts                84                       # count of serializing insts renamed
system.cpu6.rename.tempSerializingInsts            84                       # count of temporary serializing insts renamed
system.cpu6.rename.skidInsts                    25277                       # count of insts added to the skid buffer
system.cpu6.memDep0.insertedLoads              145055                       # Number of loads inserted to the mem dependence unit.
system.cpu6.memDep0.insertedStores               3313                       # Number of stores inserted to the mem dependence unit.
system.cpu6.memDep0.conflictingLoads              566                       # Number of conflicting loads.
system.cpu6.memDep0.conflictingStores             378                       # Number of conflicting stores.
system.cpu6.iq.iqInstsAdded                    572816                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu6.iq.iqNonSpecInstsAdded                176                       # Number of non-speculative instructions added to the IQ
system.cpu6.iq.iqInstsIssued                   570858                       # Number of instructions issued
system.cpu6.iq.iqSquashedInstsIssued              601                       # Number of squashed instructions issued
system.cpu6.iq.iqSquashedInstsExamined           6549                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu6.iq.iqSquashedOperandsExamined        20486                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu6.iq.iqSquashedNonSpecRemoved             6                       # Number of squashed non-spec instructions that were removed
system.cpu6.iq.issued_per_cycle::samples       303106                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::mean        1.883361                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::stdev       1.192937                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::0              52596     17.35%     17.35% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::1              65061     21.46%     38.82% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::2              63113     20.82%     59.64% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::3             109774     36.22%     95.86% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::4              12561      4.14%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::5                  1      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu6.iq.issued_per_cycle::total         303106                       # Number of insts issued each cycle
system.cpu6.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntAlu                  18324     19.80%     19.80% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntMult                  2873      3.10%     22.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::IntDiv                      0      0.00%     22.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatAdd                    0      0.00%     22.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCmp                    0      0.00%     22.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatCvt                    0      0.00%     22.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatMult                   0      0.00%     22.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatDiv                    0      0.00%     22.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::FloatSqrt                   0      0.00%     22.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAdd                     0      0.00%     22.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAddAcc                  0      0.00%     22.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdAlu                     0      0.00%     22.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCmp                     0      0.00%     22.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdCvt                     0      0.00%     22.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMisc                    0      0.00%     22.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMult                    0      0.00%     22.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdMultAcc                 0      0.00%     22.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShift                   0      0.00%     22.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdShiftAcc                0      0.00%     22.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdSqrt                    0      0.00%     22.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAdd                0      0.00%     22.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatAlu                0      0.00%     22.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCmp                0      0.00%     22.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatCvt                0      0.00%     22.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatDiv                0      0.00%     22.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMisc               0      0.00%     22.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMult               0      0.00%     22.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::SimdFloatSqrt               0      0.00%     22.90% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemRead                 69098     74.66%     97.57% # attempts to use FU when none available
system.cpu6.iq.fu_full::MemWrite                 2250      2.43%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu6.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IntAlu               324814     56.90%     56.90% # Type of FU issued
system.cpu6.iq.FU_type_0::IntMult               98307     17.22%     74.12% # Type of FU issued
system.cpu6.iq.FU_type_0::IntDiv                    0      0.00%     74.12% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatAdd                  0      0.00%     74.12% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCmp                  0      0.00%     74.12% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatCvt                  0      0.00%     74.12% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatMult                 0      0.00%     74.12% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatDiv                  0      0.00%     74.12% # Type of FU issued
system.cpu6.iq.FU_type_0::FloatSqrt                 0      0.00%     74.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAdd                   0      0.00%     74.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAddAcc                0      0.00%     74.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdAlu                   0      0.00%     74.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCmp                   0      0.00%     74.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdCvt                   0      0.00%     74.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMisc                  0      0.00%     74.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMult                  0      0.00%     74.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdMultAcc               0      0.00%     74.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShift                 0      0.00%     74.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdSqrt                  0      0.00%     74.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMult             0      0.00%     74.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.12% # Type of FU issued
system.cpu6.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.12% # Type of FU issued
system.cpu6.iq.FU_type_0::MemRead              144564     25.32%     99.44% # Type of FU issued
system.cpu6.iq.FU_type_0::MemWrite               3173      0.56%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu6.iq.FU_type_0::total                570858                       # Type of FU issued
system.cpu6.iq.rate                          1.854242                       # Inst issue rate
system.cpu6.iq.fu_busy_cnt                      92545                       # FU busy when requested
system.cpu6.iq.fu_busy_rate                  0.162116                       # FU busy rate (busy events/executed inst)
system.cpu6.iq.int_inst_queue_reads           1537967                       # Number of integer instruction queue reads
system.cpu6.iq.int_inst_queue_writes           579543                       # Number of integer instruction queue writes
system.cpu6.iq.int_inst_queue_wakeup_accesses       568187                       # Number of integer instruction queue wakeup accesses
system.cpu6.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu6.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu6.iq.int_alu_accesses                663403                       # Number of integer alu accesses
system.cpu6.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu6.iew.lsq.thread0.forwLoads              10                       # Number of loads that had data forwarded from stores
system.cpu6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu6.iew.lsq.thread0.squashedLoads         2510                       # Number of loads squashed
system.cpu6.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu6.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu6.iew.lsq.thread0.squashedStores          294                       # Number of stores squashed
system.cpu6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu6.iew.lsq.thread0.rescheduledLoads           77                       # Number of loads that were rescheduled
system.cpu6.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu6.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu6.iew.iewSquashCycles                   818                       # Number of cycles IEW is squashing
system.cpu6.iew.iewBlockCycles                     87                       # Number of cycles IEW is blocking
system.cpu6.iew.iewUnblockCycles                    2                       # Number of cycles IEW is unblocking
system.cpu6.iew.iewDispatchedInsts             572995                       # Number of instructions dispatched to IQ
system.cpu6.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu6.iew.iewDispLoadInsts               145055                       # Number of dispatched load instructions
system.cpu6.iew.iewDispStoreInsts                3313                       # Number of dispatched store instructions
system.cpu6.iew.iewDispNonSpecInsts                84                       # Number of dispatched non-speculative instructions
system.cpu6.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu6.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu6.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu6.iew.predictedTakenIncorrect           596                       # Number of branches that were predicted taken incorrectly
system.cpu6.iew.predictedNotTakenIncorrect          147                       # Number of branches that were predicted not taken incorrectly
system.cpu6.iew.branchMispredicts                 743                       # Number of branch mispredicts detected at execute
system.cpu6.iew.iewExecutedInsts               568969                       # Number of executed instructions
system.cpu6.iew.iewExecLoadInsts               143419                       # Number of load instructions executed
system.cpu6.iew.iewExecSquashedInsts             1888                       # Number of squashed instructions skipped in execute
system.cpu6.iew.exec_swp                            0                       # number of swp insts executed
system.cpu6.iew.exec_nop                            3                       # number of nop insts executed
system.cpu6.iew.exec_refs                      146541                       # number of memory reference insts executed
system.cpu6.iew.exec_branches                   49580                       # Number of branches executed
system.cpu6.iew.exec_stores                      3122                       # Number of stores executed
system.cpu6.iew.exec_rate                    1.848106                       # Inst execution rate
system.cpu6.iew.wb_sent                        568286                       # cumulative count of insts sent to commit
system.cpu6.iew.wb_count                       568187                       # cumulative count of insts written-back
system.cpu6.iew.wb_producers                   415911                       # num instructions producing a value
system.cpu6.iew.wb_consumers                   557738                       # num instructions consuming a value
system.cpu6.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu6.iew.wb_rate                      1.845566                       # insts written-back per cycle
system.cpu6.iew.wb_fanout                    0.745710                       # average fanout of values written-back
system.cpu6.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu6.commit.commitSquashedInsts           4636                       # The number of squashed insts skipped by commit
system.cpu6.commit.commitNonSpecStalls            170                       # The number of times commit has been forced to stall to communicate backwards
system.cpu6.commit.branchMispredicts              740                       # The number of times a branch was mispredicted
system.cpu6.commit.committed_per_cycle::samples       302202                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::mean     1.874385                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::stdev     2.463418                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::0       105398     34.88%     34.88% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::1        94240     31.18%     66.06% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::2        30655     10.14%     76.20% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::3        20643      6.83%     83.04% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::4         2986      0.99%     84.02% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::5        15148      5.01%     89.04% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::6         1343      0.44%     89.48% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::7         1090      0.36%     89.84% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::8        30699     10.16%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu6.commit.committed_per_cycle::total       302202                       # Number of insts commited each cycle
system.cpu6.commit.committedInsts              563634                       # Number of instructions committed
system.cpu6.commit.committedOps                566443                       # Number of ops (including micro ops) committed
system.cpu6.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu6.commit.refs                        145564                       # Number of memory references committed
system.cpu6.commit.loads                       142545                       # Number of loads committed
system.cpu6.commit.membars                         86                       # Number of memory barriers committed
system.cpu6.commit.branches                     49502                       # Number of branches committed
system.cpu6.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu6.commit.int_insts                   517339                       # Number of committed integer instructions.
system.cpu6.commit.function_calls                 242                       # Number of function calls committed.
system.cpu6.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IntAlu          322572     56.95%     56.95% # Class of committed instruction
system.cpu6.commit.op_class_0::IntMult          98307     17.36%     74.30% # Class of committed instruction
system.cpu6.commit.op_class_0::IntDiv               0      0.00%     74.30% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatAdd             0      0.00%     74.30% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCmp             0      0.00%     74.30% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatCvt             0      0.00%     74.30% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatMult            0      0.00%     74.30% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatDiv             0      0.00%     74.30% # Class of committed instruction
system.cpu6.commit.op_class_0::FloatSqrt            0      0.00%     74.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAdd              0      0.00%     74.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAddAcc            0      0.00%     74.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdAlu              0      0.00%     74.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCmp              0      0.00%     74.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdCvt              0      0.00%     74.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMisc             0      0.00%     74.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMult             0      0.00%     74.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdMultAcc            0      0.00%     74.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShift            0      0.00%     74.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdShiftAcc            0      0.00%     74.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdSqrt             0      0.00%     74.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAdd            0      0.00%     74.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatAlu            0      0.00%     74.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCmp            0      0.00%     74.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatCvt            0      0.00%     74.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatDiv            0      0.00%     74.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMisc            0      0.00%     74.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMult            0      0.00%     74.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.30% # Class of committed instruction
system.cpu6.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.30% # Class of committed instruction
system.cpu6.commit.op_class_0::MemRead         142545     25.16%     99.47% # Class of committed instruction
system.cpu6.commit.op_class_0::MemWrite          3019      0.53%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu6.commit.op_class_0::total           566443                       # Class of committed instruction
system.cpu6.commit.bw_lim_events                30699                       # number cycles where commit BW limit reached
system.cpu6.rob.rob_reads                      841594                       # The number of ROB reads
system.cpu6.rob.rob_writes                    1143076                       # The number of ROB writes
system.cpu6.timesIdled                             49                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu6.idleCycles                           4760                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu6.quiesceCycles                      397629                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu6.committedInsts                     563634                       # Number of Instructions Simulated
system.cpu6.committedOps                       566443                       # Number of Ops (including micro ops) Simulated
system.cpu6.cpi                              0.546216                       # CPI: Cycles Per Instruction
system.cpu6.cpi_total                        0.546216                       # CPI: Total CPI of All Threads
system.cpu6.ipc                              1.830777                       # IPC: Instructions Per Cycle
system.cpu6.ipc_total                        1.830777                       # IPC: Total IPC of All Threads
system.cpu6.int_regfile_reads                  923310                       # number of integer regfile reads
system.cpu6.int_regfile_writes                 492692                       # number of integer regfile writes
system.cpu6.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu6.cc_regfile_reads                  2135130                       # number of cc regfile reads
system.cpu6.cc_regfile_writes                  292058                       # number of cc regfile writes
system.cpu6.misc_regfile_reads                 152718                       # number of misc regfile reads
system.cpu6.misc_regfile_writes                    34                       # number of misc regfile writes
system.cpu6.dcache.tags.replacements             1352                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          236.456497                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             140827                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs             1954                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            72.071136                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   236.456497                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.230915                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.230915                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          602                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          515                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.587891                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           294659                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          294659                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::cpu6.data       138837                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         138837                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::cpu6.data         1985                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total          1985                       # number of WriteReq hits
system.cpu6.dcache.demand_hits::cpu6.data       140822                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          140822                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::cpu6.data       140822                       # number of overall hits
system.cpu6.dcache.overall_hits::total         140822                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::cpu6.data         4485                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         4485                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::cpu6.data         1023                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         1023                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::cpu6.data            2                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu6.dcache.LoadLockedReq_misses::cpu6.data            8                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::cpu6.data            4                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::cpu6.data         5508                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          5508                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::cpu6.data         5510                       # number of overall misses
system.cpu6.dcache.overall_misses::total         5510                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::cpu6.data     72005921                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total     72005921                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::cpu6.data     31917500                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     31917500                       # number of WriteReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::cpu6.data       106498                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.LoadLockedReq_miss_latency::total       106498                       # number of LoadLockedReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::cpu6.data        37000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondReq_miss_latency::total        37000                       # number of StoreCondReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::cpu6.data        21000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.StoreCondFailReq_miss_latency::total        21000                       # number of StoreCondFailReq miss cycles
system.cpu6.dcache.demand_miss_latency::cpu6.data    103923421                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    103923421                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::cpu6.data    103923421                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    103923421                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::cpu6.data       143322                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       143322                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::cpu6.data         3008                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total         3008                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::cpu6.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::cpu6.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::cpu6.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::cpu6.data       146330                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       146330                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::cpu6.data       146332                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       146332                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::cpu6.data     0.031293                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.031293                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::cpu6.data     0.340093                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.340093                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::cpu6.data            1                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::cpu6.data            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::cpu6.data            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::cpu6.data     0.037641                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.037641                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::cpu6.data     0.037654                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.037654                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::cpu6.data 16054.831884                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 16054.831884                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::cpu6.data 31199.902248                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 31199.902248                       # average WriteReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::cpu6.data 13312.250000                       # average LoadLockedReq miss latency
system.cpu6.dcache.LoadLockedReq_avg_miss_latency::total 13312.250000                       # average LoadLockedReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::cpu6.data         9250                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondReq_avg_miss_latency::total         9250                       # average StoreCondReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::cpu6.data          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::cpu6.data 18867.723493                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 18867.723493                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::cpu6.data 18860.874955                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 18860.874955                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets          178                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          178                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          499                       # number of writebacks
system.cpu6.dcache.writebacks::total              499                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::cpu6.data         3030                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         3030                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::cpu6.data          516                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          516                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::cpu6.data         3546                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         3546                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::cpu6.data         3546                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         3546                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::cpu6.data         1455                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         1455                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::cpu6.data          507                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          507                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::cpu6.data            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::cpu6.data            8                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::cpu6.data            4                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::cpu6.data         1962                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         1962                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::cpu6.data         1963                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         1963                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::cpu6.data     18124889                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     18124889                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::cpu6.data     13219000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     13219000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::cpu6.data        77750                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total        77750                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::cpu6.data        81002                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.LoadLockedReq_mshr_miss_latency::total        81002                       # number of LoadLockedReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::cpu6.data        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondReq_mshr_miss_latency::total        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::cpu6.data        18000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.StoreCondFailReq_mshr_miss_latency::total        18000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::cpu6.data     31343889                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     31343889                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::cpu6.data     31421639                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     31421639                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::cpu6.data     0.010152                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.010152                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::cpu6.data     0.168551                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.168551                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::cpu6.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::cpu6.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::cpu6.data     0.013408                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.013408                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::cpu6.data     0.013415                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.013415                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::cpu6.data 12456.968385                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 12456.968385                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::cpu6.data 26072.978304                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 26072.978304                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::cpu6.data        77750                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total        77750                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu6.data 10125.250000                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10125.250000                       # average LoadLockedReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::cpu6.data         7000                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondReq_avg_mshr_miss_latency::total         7000                       # average StoreCondReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu6.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::cpu6.data 15975.478593                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 15975.478593                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::cpu6.data 16006.948039                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 16006.948039                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse           18.348930                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             157209                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               57                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          2758.052632                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst    18.348930                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.035838                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.035838                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           41                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           314619                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          314619                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::cpu6.inst       157209                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         157209                       # number of ReadReq hits
system.cpu6.icache.demand_hits::cpu6.inst       157209                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          157209                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::cpu6.inst       157209                       # number of overall hits
system.cpu6.icache.overall_hits::total         157209                       # number of overall hits
system.cpu6.icache.ReadReq_misses::cpu6.inst           72                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           72                       # number of ReadReq misses
system.cpu6.icache.demand_misses::cpu6.inst           72                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            72                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::cpu6.inst           72                       # number of overall misses
system.cpu6.icache.overall_misses::total           72                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::cpu6.inst      5527749                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      5527749                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::cpu6.inst      5527749                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      5527749                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::cpu6.inst      5527749                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      5527749                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::cpu6.inst       157281                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       157281                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::cpu6.inst       157281                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       157281                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::cpu6.inst       157281                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       157281                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::cpu6.inst     0.000458                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000458                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::cpu6.inst     0.000458                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000458                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::cpu6.inst     0.000458                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000458                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::cpu6.inst 76774.291667                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 76774.291667                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::cpu6.inst 76774.291667                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 76774.291667                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::cpu6.inst 76774.291667                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 76774.291667                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs         1834                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs               15                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs   122.266667                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::cpu6.inst           15                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::cpu6.inst           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::cpu6.inst           15                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::cpu6.inst           57                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::cpu6.inst           57                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::cpu6.inst           57                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::cpu6.inst      4562749                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      4562749                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::cpu6.inst      4562749                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      4562749                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::cpu6.inst      4562749                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      4562749                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::cpu6.inst     0.000362                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000362                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::cpu6.inst     0.000362                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000362                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::cpu6.inst     0.000362                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000362                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::cpu6.inst 80048.228070                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 80048.228070                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::cpu6.inst 80048.228070                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 80048.228070                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::cpu6.inst 80048.228070                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 80048.228070                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.branchPred.lookups                  52711                       # Number of BP lookups
system.cpu7.branchPred.condPredicted            51696                       # Number of conditional branches predicted
system.cpu7.branchPred.condIncorrect              767                       # Number of conditional branches incorrect
system.cpu7.branchPred.BTBLookups               43565                       # Number of BTB lookups
system.cpu7.branchPred.BTBHits                  43460                       # Number of BTB hits
system.cpu7.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu7.branchPred.BTBHitPct            99.758981                       # BTB Hit Percentage
system.cpu7.branchPred.usedRAS                    477                       # Number of times the RAS was used to get a target.
system.cpu7.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu7.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.walker.walks                        0                       # Table walker walks requested
system.cpu7.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                          307381                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.fetch.icacheStallCycles              2404                       # Number of cycles fetch is stalled on an Icache miss
system.cpu7.fetch.Insts                        592670                       # Number of instructions fetch has processed
system.cpu7.fetch.Branches                      52711                       # Number of branches that fetch encountered
system.cpu7.fetch.predictedBranches             43937                       # Number of branches that fetch has predicted taken
system.cpu7.fetch.Cycles                       299232                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu7.fetch.SquashCycles                   1701                       # Number of cycles fetch has spent squashing
system.cpu7.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu7.fetch.PendingTrapStallCycles          174                       # Number of stall cycles due to pending traps
system.cpu7.fetch.IcacheWaitRetryStallCycles           45                       # Number of stall cycles due to full MSHR
system.cpu7.fetch.CacheLines                   158652                       # Number of cache lines fetched
system.cpu7.fetch.IcacheSquashes                   32                       # Number of outstanding Icache misses that were squashed
system.cpu7.fetch.rateDist::samples            302709                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::mean             1.974140                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::stdev            1.095418                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::0                   21420      7.08%      7.08% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::1                  121371     40.09%     47.17% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::2                    3535      1.17%     48.34% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::3                  156383     51.66%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.rateDist::total              302709                       # Number of instructions fetched each cycle (Total)
system.cpu7.fetch.branchRate                 0.171484                       # Number of branch fetches per cycle
system.cpu7.fetch.rate                       1.928128                       # Number of inst fetches per cycle
system.cpu7.decode.IdleCycles                    9861                       # Number of cycles decode is idle
system.cpu7.decode.BlockedCycles                36234                       # Number of cycles decode is blocked
system.cpu7.decode.RunCycles                   246814                       # Number of cycles decode is running
system.cpu7.decode.UnblockCycles                 8980                       # Number of cycles decode is unblocking
system.cpu7.decode.SquashCycles                   820                       # Number of cycles decode is squashing
system.cpu7.decode.BranchResolved                 417                       # Number of times decode resolved a branch
system.cpu7.decode.BranchMispred                   30                       # Number of times decode detected a branch misprediction
system.cpu7.decode.DecodedInsts                579880                       # Number of instructions handled by decode
system.cpu7.decode.SquashedInsts                 3235                       # Number of squashed instructions handled by decode
system.cpu7.rename.SquashCycles                   820                       # Number of cycles rename is squashing
system.cpu7.rename.IdleCycles                   17922                       # Number of cycles rename is idle
system.cpu7.rename.BlockCycles                  22771                       # Number of cycles rename is blocking
system.cpu7.rename.serializeStallCycles          3709                       # count of cycles rename stalled for serializing inst
system.cpu7.rename.RunCycles                   246695                       # Number of cycles rename is running
system.cpu7.rename.UnblockCycles                10792                       # Number of cycles rename is unblocking
system.cpu7.rename.RenamedInsts                576168                       # Number of instructions processed by rename
system.cpu7.rename.SquashedInsts                 1226                       # Number of squashed instructions processed by rename
system.cpu7.rename.ROBFullEvents                 6087                       # Number of times rename has blocked due to ROB full
system.cpu7.rename.SQFullEvents                    47                       # Number of times rename has blocked due to SQ full
system.cpu7.rename.RenamedOperands             796210                       # Number of destination operands rename has renamed
system.cpu7.rename.RenameLookups              2836753                       # Number of register rename lookups that rename has made
system.cpu7.rename.int_rename_lookups          934464                       # Number of integer rename lookups
system.cpu7.rename.CommittedMaps               787850                       # Number of HB maps that are committed
system.cpu7.rename.UndoneMaps                    8349                       # Number of HB maps that are undone due to squashing
system.cpu7.rename.serializingInsts                86                       # count of serializing insts renamed
system.cpu7.rename.tempSerializingInsts            86                       # count of temporary serializing insts renamed
system.cpu7.rename.skidInsts                    22279                       # count of insts added to the skid buffer
system.cpu7.memDep0.insertedLoads              145067                       # Number of loads inserted to the mem dependence unit.
system.cpu7.memDep0.insertedStores               3343                       # Number of stores inserted to the mem dependence unit.
system.cpu7.memDep0.conflictingLoads              586                       # Number of conflicting loads.
system.cpu7.memDep0.conflictingStores             394                       # Number of conflicting stores.
system.cpu7.iq.iqInstsAdded                    574548                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu7.iq.iqNonSpecInstsAdded                179                       # Number of non-speculative instructions added to the IQ
system.cpu7.iq.iqInstsIssued                   573178                       # Number of instructions issued
system.cpu7.iq.iqSquashedInstsIssued              451                       # Number of squashed instructions issued
system.cpu7.iq.iqSquashedInstsExamined           5420                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu7.iq.iqSquashedOperandsExamined        16263                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu7.iq.iqSquashedNonSpecRemoved             4                       # Number of squashed non-spec instructions that were removed
system.cpu7.iq.issued_per_cycle::samples       302709                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::mean        1.893495                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::stdev       1.190760                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::0              52648     17.39%     17.39% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::1              63107     20.85%     38.24% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::2              62180     20.54%     58.78% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::3             113388     37.46%     96.24% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::4              11383      3.76%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::5                  3      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::6                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::7                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu7.iq.issued_per_cycle::total         302709                       # Number of insts issued each cycle
system.cpu7.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntAlu                  18638     21.05%     21.05% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntMult                  3122      3.53%     24.58% # attempts to use FU when none available
system.cpu7.iq.fu_full::IntDiv                      0      0.00%     24.58% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatAdd                    0      0.00%     24.58% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCmp                    0      0.00%     24.58% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatCvt                    0      0.00%     24.58% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatMult                   0      0.00%     24.58% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatDiv                    0      0.00%     24.58% # attempts to use FU when none available
system.cpu7.iq.fu_full::FloatSqrt                   0      0.00%     24.58% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAdd                     0      0.00%     24.58% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAddAcc                  0      0.00%     24.58% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdAlu                     0      0.00%     24.58% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCmp                     0      0.00%     24.58% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdCvt                     0      0.00%     24.58% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMisc                    0      0.00%     24.58% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMult                    0      0.00%     24.58% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdMultAcc                 0      0.00%     24.58% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShift                   0      0.00%     24.58% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdShiftAcc                0      0.00%     24.58% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdSqrt                    0      0.00%     24.58% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAdd                0      0.00%     24.58% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatAlu                0      0.00%     24.58% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCmp                0      0.00%     24.58% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatCvt                0      0.00%     24.58% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatDiv                0      0.00%     24.58% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMisc               0      0.00%     24.58% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMult               0      0.00%     24.58% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatMultAcc            0      0.00%     24.58% # attempts to use FU when none available
system.cpu7.iq.fu_full::SimdFloatSqrt               0      0.00%     24.58% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemRead                 64747     73.13%     97.71% # attempts to use FU when none available
system.cpu7.iq.fu_full::MemWrite                 2029      2.29%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu7.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IntAlu               326943     57.04%     57.04% # Type of FU issued
system.cpu7.iq.FU_type_0::IntMult               98307     17.15%     74.19% # Type of FU issued
system.cpu7.iq.FU_type_0::IntDiv                    0      0.00%     74.19% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatAdd                  0      0.00%     74.19% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCmp                  0      0.00%     74.19% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatCvt                  0      0.00%     74.19% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatMult                 0      0.00%     74.19% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatDiv                  0      0.00%     74.19% # Type of FU issued
system.cpu7.iq.FU_type_0::FloatSqrt                 0      0.00%     74.19% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAdd                   0      0.00%     74.19% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAddAcc                0      0.00%     74.19% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdAlu                   0      0.00%     74.19% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCmp                   0      0.00%     74.19% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdCvt                   0      0.00%     74.19% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMisc                  0      0.00%     74.19% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMult                  0      0.00%     74.19% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdMultAcc               0      0.00%     74.19% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShift                 0      0.00%     74.19% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.19% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdSqrt                  0      0.00%     74.19% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.19% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.19% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.19% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.19% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.19% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.19% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMult             0      0.00%     74.19% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.19% # Type of FU issued
system.cpu7.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.19% # Type of FU issued
system.cpu7.iq.FU_type_0::MemRead              144711     25.25%     99.44% # Type of FU issued
system.cpu7.iq.FU_type_0::MemWrite               3217      0.56%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu7.iq.FU_type_0::total                573178                       # Type of FU issued
system.cpu7.iq.rate                          1.864715                       # Inst issue rate
system.cpu7.iq.fu_busy_cnt                      88536                       # FU busy when requested
system.cpu7.iq.fu_busy_rate                  0.154465                       # FU busy rate (busy events/executed inst)
system.cpu7.iq.int_inst_queue_reads           1538049                       # Number of integer instruction queue reads
system.cpu7.iq.int_inst_queue_writes           580149                       # Number of integer instruction queue writes
system.cpu7.iq.int_inst_queue_wakeup_accesses       570862                       # Number of integer instruction queue wakeup accesses
system.cpu7.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu7.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu7.iq.int_alu_accesses                661714                       # Number of integer alu accesses
system.cpu7.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu7.iew.lsq.thread0.forwLoads              10                       # Number of loads that had data forwarded from stores
system.cpu7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu7.iew.lsq.thread0.squashedLoads         2136                       # Number of loads squashed
system.cpu7.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu7.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu7.iew.lsq.thread0.squashedStores          267                       # Number of stores squashed
system.cpu7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu7.iew.lsq.thread0.rescheduledLoads           79                       # Number of loads that were rescheduled
system.cpu7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu7.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu7.iew.iewSquashCycles                   820                       # Number of cycles IEW is squashing
system.cpu7.iew.iewBlockCycles                     82                       # Number of cycles IEW is blocking
system.cpu7.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu7.iew.iewDispatchedInsts             574730                       # Number of instructions dispatched to IQ
system.cpu7.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu7.iew.iewDispLoadInsts               145067                       # Number of dispatched load instructions
system.cpu7.iew.iewDispStoreInsts                3343                       # Number of dispatched store instructions
system.cpu7.iew.iewDispNonSpecInsts                86                       # Number of dispatched non-speculative instructions
system.cpu7.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu7.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu7.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu7.iew.predictedTakenIncorrect           599                       # Number of branches that were predicted taken incorrectly
system.cpu7.iew.predictedNotTakenIncorrect          140                       # Number of branches that were predicted not taken incorrectly
system.cpu7.iew.branchMispredicts                 739                       # Number of branch mispredicts detected at execute
system.cpu7.iew.iewExecutedInsts               571602                       # Number of executed instructions
system.cpu7.iew.iewExecLoadInsts               143758                       # Number of load instructions executed
system.cpu7.iew.iewExecSquashedInsts             1573                       # Number of squashed instructions skipped in execute
system.cpu7.iew.exec_swp                            0                       # number of swp insts executed
system.cpu7.iew.exec_nop                            3                       # number of nop insts executed
system.cpu7.iew.exec_refs                      146929                       # number of memory reference insts executed
system.cpu7.iew.exec_branches                   50256                       # Number of branches executed
system.cpu7.iew.exec_stores                      3171                       # Number of stores executed
system.cpu7.iew.exec_rate                    1.859588                       # Inst execution rate
system.cpu7.iew.wb_sent                        570968                       # cumulative count of insts sent to commit
system.cpu7.iew.wb_count                       570862                       # cumulative count of insts written-back
system.cpu7.iew.wb_producers                   417029                       # num instructions producing a value
system.cpu7.iew.wb_consumers                   559523                       # num instructions consuming a value
system.cpu7.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu7.iew.wb_rate                      1.857181                       # insts written-back per cycle
system.cpu7.iew.wb_fanout                    0.745330                       # average fanout of values written-back
system.cpu7.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu7.commit.commitSquashedInsts           3911                       # The number of squashed insts skipped by commit
system.cpu7.commit.commitNonSpecStalls            175                       # The number of times commit has been forced to stall to communicate backwards
system.cpu7.commit.branchMispredicts              737                       # The number of times a branch was mispredicted
system.cpu7.commit.committed_per_cycle::samples       301807                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::mean     1.886328                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::stdev     2.470640                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::0       104616     34.66%     34.66% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::1        93949     31.13%     65.79% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::2        30476     10.10%     75.89% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::3        21743      7.20%     83.09% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::4         2749      0.91%     84.01% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::5        14794      4.90%     88.91% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::6         1242      0.41%     89.32% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::7         1145      0.38%     89.70% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::8        31093     10.30%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu7.commit.committed_per_cycle::total       301807                       # Number of insts commited each cycle
system.cpu7.commit.committedInsts              566407                       # Number of instructions committed
system.cpu7.commit.committedOps                569307                       # Number of ops (including micro ops) committed
system.cpu7.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu7.commit.refs                        146007                       # Number of memory references committed
system.cpu7.commit.loads                       142931                       # Number of loads committed
system.cpu7.commit.membars                         89                       # Number of memory barriers committed
system.cpu7.commit.branches                     50183                       # Number of branches committed
system.cpu7.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu7.commit.int_insts                   519537                       # Number of committed integer instructions.
system.cpu7.commit.function_calls                 251                       # Number of function calls committed.
system.cpu7.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IntAlu          324993     57.09%     57.09% # Class of committed instruction
system.cpu7.commit.op_class_0::IntMult          98307     17.27%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::IntDiv               0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatAdd             0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCmp             0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatCvt             0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatMult            0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatDiv             0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::FloatSqrt            0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAdd              0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAddAcc            0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdAlu              0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCmp              0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdCvt              0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMisc             0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMult             0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdMultAcc            0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShift            0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdShiftAcc            0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdSqrt             0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAdd            0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatAlu            0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCmp            0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatCvt            0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatDiv            0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMisc            0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMult            0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.35% # Class of committed instruction
system.cpu7.commit.op_class_0::MemRead         142931     25.11%     99.46% # Class of committed instruction
system.cpu7.commit.op_class_0::MemWrite          3076      0.54%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu7.commit.op_class_0::total           569307                       # Class of committed instruction
system.cpu7.commit.bw_lim_events                31093                       # number cycles where commit BW limit reached
system.cpu7.rob.rob_reads                      842892                       # The number of ROB reads
system.cpu7.rob.rob_writes                    1147350                       # The number of ROB writes
system.cpu7.timesIdled                             44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu7.idleCycles                           4672                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu7.quiesceCycles                      398114                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu7.committedInsts                     566407                       # Number of Instructions Simulated
system.cpu7.committedOps                       569307                       # Number of Ops (including micro ops) Simulated
system.cpu7.cpi                              0.542686                       # CPI: Cycles Per Instruction
system.cpu7.cpi_total                        0.542686                       # CPI: Total CPI of All Threads
system.cpu7.ipc                              1.842687                       # IPC: Instructions Per Cycle
system.cpu7.ipc_total                        1.842687                       # IPC: Total IPC of All Threads
system.cpu7.int_regfile_reads                  926784                       # number of integer regfile reads
system.cpu7.int_regfile_writes                 493701                       # number of integer regfile writes
system.cpu7.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu7.cc_regfile_reads                  2144181                       # number of cc regfile reads
system.cpu7.cc_regfile_writes                  295994                       # number of cc regfile writes
system.cpu7.misc_regfile_reads                 156350                       # number of misc regfile reads
system.cpu7.misc_regfile_writes                    27                       # number of misc regfile writes
system.cpu7.dcache.tags.replacements             1371                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          236.714459                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             141088                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs             1975                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            71.436962                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   236.714459                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.231166                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.231166                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          604                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          513                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.589844                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses           295475                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses          295475                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::cpu7.data       139049                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         139049                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::cpu7.data         2038                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          2038                       # number of WriteReq hits
system.cpu7.dcache.demand_hits::cpu7.data       141087                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          141087                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::cpu7.data       141087                       # number of overall hits
system.cpu7.dcache.overall_hits::total         141087                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::cpu7.data         4612                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         4612                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::cpu7.data         1029                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         1029                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::cpu7.data            2                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::cpu7.data            6                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::cpu7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::cpu7.data         5641                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          5641                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::cpu7.data         5643                       # number of overall misses
system.cpu7.dcache.overall_misses::total         5643                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::cpu7.data     70226501                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total     70226501                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::cpu7.data     29970250                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     29970250                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::cpu7.data       104500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       104500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::cpu7.data        36000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total        36000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::cpu7.data    100196751                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    100196751                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::cpu7.data    100196751                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    100196751                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::cpu7.data       143661                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       143661                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::cpu7.data         3067                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         3067                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::cpu7.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::cpu7.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::cpu7.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::cpu7.data       146728                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       146728                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::cpu7.data       146730                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       146730                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::cpu7.data     0.032103                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.032103                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::cpu7.data     0.335507                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.335507                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::cpu7.data            1                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::cpu7.data            1                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::cpu7.data            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::cpu7.data     0.038445                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.038445                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::cpu7.data     0.038458                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.038458                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::cpu7.data 15226.908283                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 15226.908283                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::cpu7.data 29125.607386                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 29125.607386                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::cpu7.data 17416.666667                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 17416.666667                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::cpu7.data        12000                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total        12000                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::cpu7.data 17762.232051                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 17762.232051                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::cpu7.data 17755.936736                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 17755.936736                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          502                       # number of writebacks
system.cpu7.dcache.writebacks::total              502                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::cpu7.data         3131                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         3131                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::cpu7.data          518                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          518                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::cpu7.data         3649                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         3649                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::cpu7.data         3649                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         3649                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::cpu7.data         1481                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         1481                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::cpu7.data          511                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          511                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::cpu7.data            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::cpu7.data            6                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::cpu7.data            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::cpu7.data         1992                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         1992                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::cpu7.data         1993                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         1993                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::cpu7.data     17809119                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     17809119                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::cpu7.data     12319250                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     12319250                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::cpu7.data        74750                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total        74750                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::cpu7.data        84500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total        84500                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::cpu7.data        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total        27000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::cpu7.data     30128369                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     30128369                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::cpu7.data     30203119                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     30203119                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::cpu7.data     0.010309                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.010309                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::cpu7.data     0.166612                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.166612                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::cpu7.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::cpu7.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::cpu7.data     0.013576                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.013576                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::cpu7.data     0.013583                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.013583                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::cpu7.data 12025.063471                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 12025.063471                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::cpu7.data 24108.121331                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 24108.121331                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::cpu7.data        74750                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total        74750                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu7.data 14083.333333                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14083.333333                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::cpu7.data         9000                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total         9000                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::cpu7.data 15124.683233                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 15124.683233                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::cpu7.data 15154.600602                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 15154.600602                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse           18.760619                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs             158584                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               57                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          2782.175439                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst    18.760619                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.036642                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.036642                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses           317361                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses          317361                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::cpu7.inst       158584                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         158584                       # number of ReadReq hits
system.cpu7.icache.demand_hits::cpu7.inst       158584                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          158584                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::cpu7.inst       158584                       # number of overall hits
system.cpu7.icache.overall_hits::total         158584                       # number of overall hits
system.cpu7.icache.ReadReq_misses::cpu7.inst           68                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           68                       # number of ReadReq misses
system.cpu7.icache.demand_misses::cpu7.inst           68                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            68                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::cpu7.inst           68                       # number of overall misses
system.cpu7.icache.overall_misses::total           68                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::cpu7.inst      4954498                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      4954498                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::cpu7.inst      4954498                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      4954498                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::cpu7.inst      4954498                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      4954498                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::cpu7.inst       158652                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       158652                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::cpu7.inst       158652                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       158652                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::cpu7.inst       158652                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       158652                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::cpu7.inst     0.000429                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000429                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::cpu7.inst     0.000429                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000429                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::cpu7.inst     0.000429                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000429                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::cpu7.inst 72860.264706                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 72860.264706                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::cpu7.inst 72860.264706                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 72860.264706                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::cpu7.inst 72860.264706                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 72860.264706                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs         1348                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs   122.545455                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::cpu7.inst           11                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::cpu7.inst           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::cpu7.inst           11                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::cpu7.inst           57                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           57                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::cpu7.inst           57                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           57                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::cpu7.inst           57                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           57                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::cpu7.inst      4292248                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4292248                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::cpu7.inst      4292248                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4292248                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::cpu7.inst      4292248                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4292248                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::cpu7.inst     0.000359                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000359                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::cpu7.inst     0.000359                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000359                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::cpu7.inst     0.000359                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000359                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::cpu7.inst 75302.596491                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 75302.596491                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::cpu7.inst 75302.596491                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 75302.596491                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::cpu7.inst 75302.596491                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 75302.596491                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               12396                       # Transaction distribution
system.membus.trans_dist::ReadResp              12395                       # Transaction distribution
system.membus.trans_dist::Writeback              5683                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               22                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             23                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              45                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6540                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6540                       # Transaction distribution
system.membus.pkt_count_system.cpu0.icache.mem_side::system.mem_ctrls.port         1259                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.dcache.mem_side::system.mem_ctrls.port        10398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.icache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu1.dcache.mem_side::system.mem_ctrls.port         2984                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.icache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.dcache.mem_side::system.mem_ctrls.port         3012                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.icache.mem_side::system.mem_ctrls.port          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu3.dcache.mem_side::system.mem_ctrls.port         3083                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.icache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.dcache.mem_side::system.mem_ctrls.port         3130                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.icache.mem_side::system.mem_ctrls.port          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu5.dcache.mem_side::system.mem_ctrls.port         3170                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.icache.mem_side::system.mem_ctrls.port          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.dcache.mem_side::system.mem_ctrls.port         3039                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.icache.mem_side::system.mem_ctrls.port          114                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.dcache.mem_side::system.mem_ctrls.port         3072                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  33929                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.icache.mem_side::system.mem_ctrls.port        40256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.dcache.mem_side::system.mem_ctrls.port       402816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.icache.mem_side::system.mem_ctrls.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu1.dcache.mem_side::system.mem_ctrls.port        66880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.icache.mem_side::system.mem_ctrls.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.dcache.mem_side::system.mem_ctrls.port        65792                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.icache.mem_side::system.mem_ctrls.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu3.dcache.mem_side::system.mem_ctrls.port        69696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.icache.mem_side::system.mem_ctrls.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.dcache.mem_side::system.mem_ctrls.port        72448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.icache.mem_side::system.mem_ctrls.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu5.dcache.mem_side::system.mem_ctrls.port        76096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.icache.mem_side::system.mem_ctrls.port         3648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.dcache.mem_side::system.mem_ctrls.port        68096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.icache.mem_side::system.mem_ctrls.port         3648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.dcache.mem_side::system.mem_ctrls.port        68480                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  955584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             9719                       # Total snoops (count)
system.membus.snoop_fanout::samples             24666                       # Request fanout histogram
system.membus.snoop_fanout::mean                   15                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                  24666    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              15                       # Request fanout histogram
system.membus.snoop_fanout::max_value              15                       # Request fanout histogram
system.membus.snoop_fanout::total               24666                       # Request fanout histogram
system.membus.reqLayer0.occupancy            51683998                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3350000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy           21363483                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              6.1                       # Layer utilization (%)
system.membus.respLayer5.occupancy             294000                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer6.occupancy            9830093                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              2.8                       # Layer utilization (%)
system.membus.respLayer9.occupancy             289500                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.1                       # Layer utilization (%)
system.membus.respLayer10.occupancy           9974955                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             2.8                       # Layer utilization (%)
system.membus.respLayer13.occupancy            300000                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer14.occupancy          10093622                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             2.9                       # Layer utilization (%)
system.membus.respLayer17.occupancy            296250                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer18.occupancy          10119626                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             2.9                       # Layer utilization (%)
system.membus.respLayer21.occupancy            302500                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer22.occupancy          10076575                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             2.9                       # Layer utilization (%)
system.membus.respLayer25.occupancy            307500                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer26.occupancy          10002359                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             2.8                       # Layer utilization (%)
system.membus.respLayer29.occupancy            309000                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             0.1                       # Layer utilization (%)
system.membus.respLayer30.occupancy          10107881                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             2.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
