
FindMeSAT.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0002756c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .BOOT         00000044  0002756c  0002756c  00027600  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .data         00000304  00802000  000275b0  00027644  2**1
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          0000102f  00802304  00802304  00027948  2**2
                  ALLOC
  4 .comment      0000005c  00000000  00000000  00027948  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000044  00000000  00000000  000279a4  2**2
                  CONTENTS, READONLY
  6 .debug_aranges 00001718  00000000  00000000  000279e8  2**3
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0001fef2  00000000  00000000  00029100  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00006cd2  00000000  00000000  00048ff2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0001acc4  00000000  00000000  0004fcc4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00007084  00000000  00000000  0006a988  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000476ab  00000000  00000000  00071a0c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000f8e4  00000000  00000000  000b90b7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00001668  00000000  00000000  000c89a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macro  00010126  00000000  00000000  000ca008  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 5a 1f 	jmp	0x3eb4	; 0x3eb4 <__ctors_end>
       4:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
       8:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
       c:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      10:	0c 94 ec f2 	jmp	0x1e5d8	; 0x1e5d8 <__vector_4>
      14:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      18:	0c 94 65 53 	jmp	0xa6ca	; 0xa6ca <__vector_6>
      1c:	0c 94 98 53 	jmp	0xa730	; 0xa730 <__vector_7>
      20:	0c 94 cb 53 	jmp	0xa796	; 0xa796 <__vector_8>
      24:	0c 94 fe 53 	jmp	0xa7fc	; 0xa7fc <__vector_9>
      28:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      2c:	0c 94 9d 57 	jmp	0xaf3a	; 0xaf3a <__vector_11>
      30:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      34:	0c 94 7f b6 	jmp	0x16cfe	; 0x16cfe <__vector_13>
      38:	0c 94 eb ac 	jmp	0x159d6	; 0x159d6 <__vector_14>
      3c:	0c 94 28 ad 	jmp	0x15a50	; 0x15a50 <__vector_15>
      40:	0c 94 65 ad 	jmp	0x15aca	; 0x15aca <__vector_16>
      44:	0c 94 a2 ad 	jmp	0x15b44	; 0x15b44 <__vector_17>
      48:	0c 94 df ad 	jmp	0x15bbe	; 0x15bbe <__vector_18>
      4c:	0c 94 1c ae 	jmp	0x15c38	; 0x15c38 <__vector_19>
      50:	0c 94 59 ae 	jmp	0x15cb2	; 0x15cb2 <__vector_20>
      54:	0c 94 96 ae 	jmp	0x15d2c	; 0x15d2c <__vector_21>
      58:	0c 94 d3 ae 	jmp	0x15da6	; 0x15da6 <__vector_22>
      5c:	0c 94 10 af 	jmp	0x15e20	; 0x15e20 <__vector_23>
      60:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      64:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      68:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      6c:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      70:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      74:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      78:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      7c:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      80:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      84:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      88:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      8c:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      90:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      94:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      98:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      9c:	0c 94 6f a7 	jmp	0x14ede	; 0x14ede <__vector_39>
      a0:	0c 94 e1 a7 	jmp	0x14fc2	; 0x14fc2 <__vector_40>
      a4:	0c 94 53 a8 	jmp	0x150a6	; 0x150a6 <__vector_41>
      a8:	0c 94 c5 a8 	jmp	0x1518a	; 0x1518a <__vector_42>
      ac:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      b0:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      b4:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      b8:	0c 94 b1 b6 	jmp	0x16d62	; 0x16d62 <__vector_46>
      bc:	0c 94 af b1 	jmp	0x1635e	; 0x1635e <__vector_47>
      c0:	0c 94 ec b1 	jmp	0x163d8	; 0x163d8 <__vector_48>
      c4:	0c 94 29 b2 	jmp	0x16452	; 0x16452 <__vector_49>
      c8:	0c 94 66 b2 	jmp	0x164cc	; 0x164cc <__vector_50>
      cc:	0c 94 a3 b2 	jmp	0x16546	; 0x16546 <__vector_51>
      d0:	0c 94 e0 b2 	jmp	0x165c0	; 0x165c0 <__vector_52>
      d4:	0c 94 1d b3 	jmp	0x1663a	; 0x1663a <__vector_53>
      d8:	0c 94 5a b3 	jmp	0x166b4	; 0x166b4 <__vector_54>
      dc:	0c 94 97 b3 	jmp	0x1672e	; 0x1672e <__vector_55>
      e0:	0c 94 d4 b3 	jmp	0x167a8	; 0x167a8 <__vector_56>
      e4:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      e8:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      ec:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      f0:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      f4:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      f8:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
      fc:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     100:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     104:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     108:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     10c:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     110:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     114:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     118:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     11c:	0c 94 a7 a5 	jmp	0x14b4e	; 0x14b4e <__vector_71>
     120:	0c 94 19 a6 	jmp	0x14c32	; 0x14c32 <__vector_72>
     124:	0c 94 8b a6 	jmp	0x14d16	; 0x14d16 <__vector_73>
     128:	0c 94 fd a6 	jmp	0x14dfa	; 0x14dfa <__vector_74>
     12c:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     130:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     134:	0c 94 4d af 	jmp	0x15e9a	; 0x15e9a <__vector_77>
     138:	0c 94 8a af 	jmp	0x15f14	; 0x15f14 <__vector_78>
     13c:	0c 94 c7 af 	jmp	0x15f8e	; 0x15f8e <__vector_79>
     140:	0c 94 04 b0 	jmp	0x16008	; 0x16008 <__vector_80>
     144:	0c 94 41 b0 	jmp	0x16082	; 0x16082 <__vector_81>
     148:	0c 94 7e b0 	jmp	0x160fc	; 0x160fc <__vector_82>
     14c:	0c 94 bb b0 	jmp	0x16176	; 0x16176 <__vector_83>
     150:	0c 94 f8 b0 	jmp	0x161f0	; 0x161f0 <__vector_84>
     154:	0c 94 35 b1 	jmp	0x1626a	; 0x1626a <__vector_85>
     158:	0c 94 72 b1 	jmp	0x162e4	; 0x162e4 <__vector_86>
     15c:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     160:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     164:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     168:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     16c:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     170:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     174:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     178:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     17c:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     180:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     184:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     188:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     18c:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     190:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     194:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     198:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     19c:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     1a0:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     1a4:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     1a8:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     1ac:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     1b0:	0c 94 11 b4 	jmp	0x16822	; 0x16822 <__vector_108>
     1b4:	0c 94 4e b4 	jmp	0x1689c	; 0x1689c <__vector_109>
     1b8:	0c 94 8b b4 	jmp	0x16916	; 0x16916 <__vector_110>
     1bc:	0c 94 c8 b4 	jmp	0x16990	; 0x16990 <__vector_111>
     1c0:	0c 94 05 b5 	jmp	0x16a0a	; 0x16a0a <__vector_112>
     1c4:	0c 94 42 b5 	jmp	0x16a84	; 0x16a84 <__vector_113>
     1c8:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     1cc:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     1d0:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     1d4:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     1d8:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     1dc:	0c 94 c5 21 	jmp	0x438a	; 0x438a <__vector_119>
     1e0:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     1e4:	0c 94 29 22 	jmp	0x4452	; 0x4452 <__vector_121>
     1e8:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     1ec:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     1f0:	0c 94 7b 1f 	jmp	0x3ef6	; 0x3ef6 <__bad_interrupt>
     1f4:	0c 94 2e bd 	jmp	0x17a5c	; 0x17a5c <__vector_125>
     1f8:	0c 94 d2 bd 	jmp	0x17ba4	; 0x17ba4 <__vector_126>
     1fc:	a8 37       	cpi	r26, 0x78	; 120
     1fe:	a8 37       	cpi	r26, 0x78	; 120
     200:	ef 37       	cpi	r30, 0x7F	; 127
     202:	5b 3b       	cpi	r21, 0xBB	; 187
     204:	5b 3b       	cpi	r21, 0xBB	; 187
     206:	5b 3b       	cpi	r21, 0xBB	; 187
     208:	5b 3b       	cpi	r21, 0xBB	; 187
     20a:	5b 3b       	cpi	r21, 0xBB	; 187
     20c:	a8 37       	cpi	r26, 0x78	; 120
     20e:	31 3c       	cpi	r19, 0xC1	; 193
     210:	5b 3b       	cpi	r21, 0xBB	; 187
     212:	5b 3b       	cpi	r21, 0xBB	; 187
     214:	5b 3b       	cpi	r21, 0xBB	; 187
     216:	31 3c       	cpi	r19, 0xC1	; 193
     218:	a8 37       	cpi	r26, 0x78	; 120
     21a:	a8 37       	cpi	r26, 0x78	; 120
     21c:	31 3c       	cpi	r19, 0xC1	; 193
     21e:	31 3c       	cpi	r19, 0xC1	; 193
     220:	a8 37       	cpi	r26, 0x78	; 120
     222:	5e c2       	rjmp	.+1212   	; 0x6e0 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPCLOSE+0xc>
     224:	61 c2       	rjmp	.+1218   	; 0x6e8 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSERVER+0x6>
     226:	64 c2       	rjmp	.+1224   	; 0x6f0 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSERVER+0xe>
     228:	67 c2       	rjmp	.+1230   	; 0x6f8 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSHUT+0x4>
     22a:	6a c2       	rjmp	.+1236   	; 0x700 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSHUT+0xc>
     22c:	6d c2       	rjmp	.+1242   	; 0x708 <PM_TWI1_UTIL_ONBOARD_SIM808_UGNSINF_R+0x4>
     22e:	70 c2       	rjmp	.+1248   	; 0x710 <PM_TWI1_UTIL_ONBOARD_SIM808_CREG_R_DD+0x2>
     230:	7a c7       	rjmp	.+3828   	; 0x1126 <PM_SINE+0x6df>
     232:	9b c7       	rjmp	.+3894   	; 0x116a <PM_SINE+0x723>
     234:	bc c7       	rjmp	.+3960   	; 0x11ae <PM_SINE+0x767>
     236:	dd c7       	rjmp	.+4026   	; 0x11f2 <PM_SINE+0x7ab>
     238:	fe c7       	rjmp	.+4092   	; 0x1236 <PM_SINE+0x7ef>
     23a:	1f c8       	rjmp	.-4034   	; 0xfffff27a <__eeprom_end+0xff7ef27a>
     23c:	40 c8       	rjmp	.-3968   	; 0xfffff2be <__eeprom_end+0xff7ef2be>
     23e:	05 a8       	ldd	r0, Z+53	; 0x35
     240:	4c cd       	rjmp	.-1384   	; 0xfffffcda <__eeprom_end+0xff7efcda>
     242:	b2 d4       	rcall	.+2404   	; 0xba8 <PM_SINE+0x161>
     244:	4e b9       	out	0x0e, r20	; 14
     246:	38 36       	cpi	r19, 0x68	; 104
     248:	a9 02       	muls	r26, r25
     24a:	0c 50       	subi	r16, 0x0C	; 12
     24c:	b9 91       	ld	r27, Y+
     24e:	86 88       	ldd	r8, Z+22	; 0x16
     250:	08 3c       	cpi	r16, 0xC8	; 200
     252:	a6 aa       	std	Z+54, r10	; 0x36
     254:	aa 2a       	or	r10, r26
     256:	be 00       	.word	0x00be	; ????
     258:	00 00       	nop
     25a:	80 3f       	cpi	r24, 0xF0	; 240
     25c:	08 00       	.word	0x0008	; ????
     25e:	00 00       	nop
     260:	be 92       	st	-X, r11
     262:	24 49       	sbci	r18, 0x94	; 148
     264:	12 3e       	cpi	r17, 0xE2	; 226
     266:	ab aa       	std	Y+51, r10	; 0x33
     268:	aa 2a       	or	r10, r26
     26a:	be cd       	rjmp	.-1156   	; 0xfffffde8 <__eeprom_end+0xff7efde8>
     26c:	cc cc       	rjmp	.-1640   	; 0xfffffc06 <__eeprom_end+0xff7efc06>
     26e:	4c 3e       	cpi	r20, 0xEC	; 236
     270:	00 00       	nop
     272:	00 80       	ld	r0, Z
     274:	be ab       	std	Y+54, r27	; 0x36
     276:	aa aa       	std	Y+50, r10	; 0x32
     278:	aa 3e       	cpi	r26, 0xEA	; 234
     27a:	00 00       	nop
     27c:	00 00       	nop
     27e:	bf 00       	.word	0x00bf	; ????
     280:	00 00       	nop
     282:	80 3f       	cpi	r24, 0xF0	; 240
     284:	00 00       	nop
     286:	00 00       	nop
     288:	00 08       	sbc	r0, r0
     28a:	41 78       	andi	r20, 0x81	; 129
     28c:	d3 bb       	out	0x13, r29	; 19
     28e:	43 87       	std	Z+11, r20	; 0x0b
     290:	d1 13       	cpse	r29, r17
     292:	3d 19       	sub	r19, r13
     294:	0e 3c       	cpi	r16, 0xCE	; 206
     296:	c3 bd       	out	0x23, r28	; 35
     298:	42 82       	std	Z+2, r4	; 0x02
     29a:	ad 2b       	or	r26, r29
     29c:	3e 68       	ori	r19, 0x8E	; 142
     29e:	ec 82       	std	Y+4, r14	; 0x04
     2a0:	76 be       	out	0x36, r7	; 54
     2a2:	d9 8f       	std	Y+25, r29	; 0x19
     2a4:	e1 a9       	ldd	r30, Z+49	; 0x31
     2a6:	3e 4c       	sbci	r19, 0xCE	; 206
     2a8:	80 ef       	ldi	r24, 0xF0	; 240
     2aa:	ff be       	out	0x3f, r15	; 63
     2ac:	01 c4       	rjmp	.+2050   	; 0xab0 <PM_SINE+0x69>
     2ae:	ff 7f       	andi	r31, 0xFF	; 255
     2b0:	3f 00       	.word	0x003f	; ????
     2b2:	00 00       	nop
     2b4:	00 00       	nop
     2b6:	07 63       	ori	r16, 0x37	; 55
     2b8:	42 36       	cpi	r20, 0x62	; 98
     2ba:	b7 9b       	sbis	0x16, 7	; 22
     2bc:	d8 a7       	std	Y+40, r29	; 0x28
     2be:	1a 39       	cpi	r17, 0x9A	; 154
     2c0:	68 56       	subi	r22, 0x68	; 104
     2c2:	18 ae       	std	Y+56, r1	; 0x38
     2c4:	ba ab       	std	Y+50, r27	; 0x32
     2c6:	55 8c       	ldd	r5, Z+29	; 0x1d
     2c8:	1d 3c       	cpi	r17, 0xCD	; 205
     2ca:	b7 cc       	rjmp	.-1682   	; 0xfffffc3a <__eeprom_end+0xff7efc3a>
     2cc:	57 63       	ori	r21, 0x37	; 55
     2ce:	bd 6d       	ori	r27, 0xDD	; 221
     2d0:	ed fd       	.word	0xfded	; ????
     2d2:	75 3e       	cpi	r23, 0xE5	; 229
     2d4:	f6 17       	cp	r31, r22
     2d6:	72 31       	cpi	r23, 0x12	; 18
     2d8:	bf 00       	.word	0x00bf	; ????
     2da:	00 00       	nop
     2dc:	80 3f       	cpi	r24, 0xF0	; 240

000002de <__trampolines_start>:
     2de:	0d 94 43 13 	jmp	0x22686	; 0x22686 <udi_cdc_data_enable>
     2e2:	0d 94 9f 14 	jmp	0x2293e	; 0x2293e <udi_cdc_data_sof_notify>
     2e6:	0d 94 f8 15 	jmp	0x22bf0	; 0x22bf0 <udi_cdc_data_sent>
     2ea:	0d 94 5c 21 	jmp	0x242b8	; 0x242b8 <stdio_usb_putchar>
     2ee:	0d 94 3d 21 	jmp	0x2427a	; 0x2427a <_read>
     2f2:	0d 94 69 1d 	jmp	0x23ad2	; 0x23ad2 <udc_valid_address>
     2f6:	0d 94 8f 14 	jmp	0x2291e	; 0x2291e <udi_cdc_data_setup>
     2fa:	0d 94 7f 15 	jmp	0x22afe	; 0x22afe <udi_cdc_data_received>
     2fe:	0d 94 4d 12 	jmp	0x2249a	; 0x2249a <udi_cdc_comm_enable>
     302:	0d 94 6d 2f 	jmp	0x25eda	; 0x25eda <__divdi3_moddi3+0x12>
     306:	0d 94 bf 14 	jmp	0x2297e	; 0x2297e <udi_cdc_line_coding_received>
     30a:	0d 94 db 13 	jmp	0x227b6	; 0x227b6 <udi_cdc_data_disable>
     30e:	0d 94 97 14 	jmp	0x2292e	; 0x2292e <udi_cdc_getsetting>
     312:	0d 94 ce 13 	jmp	0x2279c	; 0x2279c <udi_cdc_comm_disable>
     316:	0d 94 d6 21 	jmp	0x243ac	; 0x243ac <_write>
     31a:	0d 94 f1 13 	jmp	0x227e2	; 0x227e2 <udi_cdc_comm_setup>
     31e:	0d 94 80 21 	jmp	0x24300	; 0x24300 <stdio_usb_getchar>

00000322 <__trampolines_end>:
     322:	6e 61       	ori	r22, 0x1E	; 30
     324:	6e 00       	.word	0x006e	; ????

00000326 <__c.2332>:
     326:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
     336:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
     346:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
     356:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
     366:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
     376:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
     386:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     396:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     3a6:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     3b6:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     3c6:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     3d6:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     3e6:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     3f6:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     406:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     416:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

00000424 <__c.2474>:
     424:	63 64 69 6e 6f 70 73 75 78 58 5b 00                 cdinopsuxX[.

00000430 <pstr_nan>:
     430:	4e 41 4e                                            NAN

00000433 <pstr_inity>:
     433:	49 4e 49 54 59                                      INITY

00000438 <pstr_inf>:
     438:	49 4e 46                                            INF

0000043b <pwr_m10>:
     43b:	cd cc cc 3d 0a d7 23 3c 17 b7 d1 38 77 cc 2b 32     ...=..#<...8w.+2
     44b:	95 95 e6 24 1f b1 4f 0a                             ...$..O.

00000453 <pwr_p10>:
     453:	00 00 20 41 00 00 c8 42 00 40 1c 46 20 bc be 4c     .. A...B.@.F ..L
     463:	ca 1b 0e 5a ae c5 9d 74                             ...Z...t

0000046b <PM_SIM808_INFO_LCD_START>:
     46b:	49 6e 69 74 3a 20 53 49 4d 38 30 38 20 53 74 61     Init: SIM808 Sta
     47b:	72 74 69 6e 67 20 20 2e 2e 2e 00                    rting  ....

00000486 <PM_SIM808_INFO_LCD_RESTART>:
     486:	49 6e 69 74 3a 20 53 49 4d 38 30 38 20 52 65 73     Init: SIM808 Res
     496:	74 61 72 74 69 6e 67 2e 2e 2e 00                    tarting....

000004a1 <PM_SIM808_INFO_LCD_INITED>:
     4a1:	49 6e 69 74 3a 20 53 49 4d 38 30 38 20 2d 20 69     Init: SIM808 - i
     4b1:	6e 69 74 27 65 64 20 2e 2e 2e 00                    nit'ed ....

000004bc <PM_SIM808_INFO_LCD_WAIT>:
     4bc:	49 6e 69 74 3a 20 53 49 4d 38 30 38 20 2d 20 47     Init: SIM808 - G
     4cc:	50 52 53 20 75 70 20 2e 2e 2e 00                    PRS up ....

000004d7 <PM_SIM808_INFO_LCD_READY>:
     4d7:	49 6e 69 74 3a 20 53 49 4d 38 30 38 20 2d 20 52     Init: SIM808 - R
     4e7:	45 41 44 59 2e 00                                   EADY..

000004ed <PM_SIM808_INFO_START>:
     4ed:	53 49 4d 38 30 38 20 73 65 72 31 3a 20 20 53 74     SIM808 ser1:  St
     4fd:	61 72 74 69 6e 67 20 74 68 65 20 64 65 76 69 63     arting the devic
     50d:	65 20 2e 2e 2e 0d 0a 00                             e ......

00000515 <PM_SIM808_INFO_RESTART>:
     515:	53 49 4d 38 30 38 20 73 65 72 31 3a 20 20 52 65     SIM808 ser1:  Re
     525:	73 74 61 72 74 69 6e 67 20 74 68 65 20 64 65 76     starting the dev
     535:	69 63 65 20 2e 2e 2e 0d 0a 00                       ice ......

0000053f <PM_SIM808_INFO_SYNCED>:
     53f:	53 49 4d 38 30 38 20 73 65 72 31 3a 20 20 2d 2d     SIM808 ser1:  --
     54f:	3e 20 6e 6f 77 20 73 79 6e 63 65 64 20 2e 2e 2e     > now synced ...
     55f:	2e 0d 0a 00                                         ....

00000563 <PM_SIM808_INFO_WAIT_CONNECT>:
     563:	53 49 4d 38 30 38 20 73 65 72 31 3a 20 20 2d 2d     SIM808 ser1:  --
     573:	3e 20 64 65 76 69 63 65 20 72 65 67 69 73 74 65     > device registe
     583:	72 69 6e 67 20 61 6e 64 20 65 6e 61 62 6c 69 6e     ring and enablin
     593:	67 20 47 50 52 53 20 63 6f 6e 6e 65 63 74 69 6f     g GPRS connectio
     5a3:	6e 20 2e 2e 2e 0d 0a 00                             n ......

000005ab <PM_SIM808_INFO_READY>:
     5ab:	53 49 4d 38 30 38 20 73 65 72 31 3a 20 20 2d 2d     SIM808 ser1:  --
     5bb:	3e 20 52 45 41 44 59 2e 0d 0a 0d 0a 00              > READY......

000005c8 <PM_SET_FUNC_1>:
     5c8:	41 54 2b 43 46 55 4e 3d 25 64 0d 0a 00              AT+CFUN=%d...

000005d5 <PM_SET_PIN_1>:
     5d5:	41 54 2b 43 50 49 4e 3d 22 25 2e 31 34 73 22 0d     AT+CPIN="%.14s".
     5e5:	0a 00                                               ..

000005e7 <PM_SET_CPOWD_X>:
     5e7:	41 54 2b 43 50 4f 57 44 3d 25 64 0d 0a 00           AT+CPOWD=%d...

000005f5 <PM_TWI1_INIT_ONBOARD_SIM808_IPR_X>:
     5f5:	41 54 2b 49 50 52 3d 25 6c 64 0d 0a 00              AT+IPR=%ld...

00000602 <PM_TWI1_INIT_ONBOARD_SIM808_IFC_XX>:
     602:	41 54 2b 49 46 43 3d 25 64 2c 25 64 0d 0a 00        AT+IFC=%d,%d...

00000611 <PM_TWI1_INIT_ONBOARD_SIM808_ATE_X>:
     611:	41 54 45 25 64 0d 0a 00                             ATE%d...

00000619 <PM_TWI1_INIT_ONBOARD_SIM808_CMEE_X>:
     619:	41 54 2b 43 4d 45 45 3d 25 64 0d 0a 00              AT+CMEE=%d...

00000626 <PM_TWI1_INIT_ONBOARD_SIM808_CREG_X>:
     626:	41 54 2b 43 52 45 47 3d 25 64 0d 0a 00              AT+CREG=%d...

00000633 <PM_TWI1_INIT_ONBOARD_SIM808_GPS_01>:
     633:	41 54 2b 43 47 4e 53 50 57 52 3d 25 64 0d 0a 00     AT+CGNSPWR=%d...

00000643 <PM_TWI1_INIT_ONBOARD_SIM808_GPS_02>:
     643:	41 54 2b 43 47 4e 53 49 4e 46 0d 0a 00              AT+CGNSINF...

00000650 <PM_TWI1_INIT_ONBOARD_SIM808_GPS_03>:
     650:	41 54 2b 43 47 4e 53 55 52 43 3d 25 64 0d 0a 00     AT+CGNSURC=%d...

00000660 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CREG>:
     660:	41 54 2b 43 52 45 47 3f 0d 0a 00                    AT+CREG?...

0000066b <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CGATT>:
     66b:	41 54 2b 43 47 41 54 54 3f 0d 0a 00                 AT+CGATT?...

00000677 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CSTT_PARAM>:
     677:	41 54 2b 43 53 54 54 3d 22 25 73 22 2c 22 25 73     AT+CSTT="%s","%s
     687:	22 2c 22 25 73 22 0d 0a 00                          ","%s"...

00000690 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIICR>:
     690:	41 54 2b 43 49 49 43 52 0d 0a 00                    AT+CIICR...

0000069b <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIFSR>:
     69b:	41 54 2b 43 49 46 53 52 0d 0a 00                    AT+CIFSR...

000006a6 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSTART>:
     6a6:	41 54 2b 43 49 50 53 54 41 52 54 3d 22 25 73 22     AT+CIPSTART="%s"
     6b6:	2c 22 25 73 22 2c 22 25 64 22 0d 0a 00              ,"%s","%d"...

000006c3 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSEND>:
     6c3:	41 54 2b 43 49 50 53 45 4e 44 0d 0a 00              AT+CIPSEND...

000006d0 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CTRL_Z>:
     6d0:	1a 0d 0a 00                                         ....

000006d4 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPCLOSE>:
     6d4:	41 54 2b 43 49 50 43 4c 4f 53 45 0d 0a 00           AT+CIPCLOSE...

000006e2 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSERVER>:
     6e2:	41 54 2b 43 49 50 53 45 52 56 45 52 3d 25 64 0d     AT+CIPSERVER=%d.
     6f2:	0a 00                                               ..

000006f4 <PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSHUT>:
     6f4:	41 54 2b 43 49 50 53 48 55 54 0d 0a 00              AT+CIPSHUT...

00000701 <PM_TWI1_UTIL_ONBOARD_SIM808_OK_R>:
     701:	4f 4b 00                                            OK.

00000704 <PM_TWI1_UTIL_ONBOARD_SIM808_UGNSINF_R>:
     704:	2b 55 47 4e 53 49 4e 46 3a 00                       +UGNSINF:.

0000070e <PM_TWI1_UTIL_ONBOARD_SIM808_CREG_R_DD>:
     70e:	2b 43 52 45 47 3a 20 25 64 2c 25 64 00              +CREG: %d,%d.

0000071b <PM_TWI1_UTIL_ONBOARD_SIM808_CREG_R_DSS>:
     71b:	2b 43 52 45 47 3a 20 25 64 2c 22 25 63 25 63 25     +CREG: %d,"%c%c%
     72b:	63 25 63 22 2c 22 25 63 25 63 25 63 25 63 22 00     c%c","%c%c%c%c".

0000073b <PM_TWI1_UTIL_ONBOARD_SIM808_CREG_R_DDSS>:
     73b:	2b 43 52 45 47 3a 20 25 64 2c 25 64 2c 22 25 63     +CREG: %d,%d,"%c
     74b:	25 63 25 63 25 63 22 2c 22 25 63 25 63 25 63 25     %c%c%c","%c%c%c%
     75b:	63 22 00                                            c".

0000075e <PM_TWI1_UTIL_ONBOARD_SIM808_CGATT_R>:
     75e:	2b 43 47 41 54 54 3a 20 00                          +CGATT: .

00000767 <PM_TWI1_UTIL_ONBOARD_SIM808_RING_R>:
     767:	52 49 4e 47 00                                      RING.

0000076c <PM_USBINIT_HEADER_1>:
     76c:	0d 0a 0d 0a 0d 0a 00                                .......

00000773 <PM_USBINIT_HEADER_2>:
     773:	25 63 0d 0a 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d     %c..============
     783:	3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d     ================
     793:	3d 3d 3d 0d 0a 00                                   ===...

00000799 <PM_USBINIT_HEADER_3>:
     799:	46 69 6e 64 4d 65 53 41 54 20 2d 20 55 53 42 20     FindMeSAT - USB 
     7a9:	6c 6f 67 67 69 6e 67 20 73 74 61 72 74 65 64 0d     logging started.
     7b9:	0a 00                                               ..

000007bb <PM_USBINIT_HEADER_4>:
     7bb:	3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d     ================
     7cb:	3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 3d 0d     ===============.
     7db:	0a 0d 0a 00                                         ....

000007df <PM_INFO_PART_L1P1A>:
     7df:	54 69 6d 65 20 3d 20 25 30 36 6c 64 3a 20 55 76     Time = %06ld: Uv
     7ef:	63 6f 3d 25 34 64 20 6d 56 2c 20 55 35 76 3d 25     co=%4d mV, U5v=%
     7ff:	34 64 20 6d 56 2c 20 55 62 61 74 3d 25 34 64 20     4d mV, Ubat=%4d 
     80f:	6d 56 2c 20 00                                      mV, .

00000814 <PM_INFO_PART_L1P1B>:
     814:	55 61 64 63 34 3d 25 34 64 20 6d 56 2c 20 55 61     Uadc4=%4d mV, Ua
     824:	64 63 35 3d 25 34 64 20 6d 56 2c 20 55 73 69 6c     dc5=%4d mV, Usil
     834:	3d 25 34 64 20 6d 56 2c 20 00                       =%4d mV, .

0000083e <PM_INFO_PART_L1P1C>:
     83e:	6d 50 5f 54 65 6d 70 3d 25 2b 30 36 2e 32 66 43     mP_Temp=%+06.2fC
     84e:	09 20 09 00                                         . ..

00000852 <PM_INFO_PART_L1P2A>:
     852:	42 61 72 6f 5f 54 65 6d 70 3d 25 2b 30 36 2e 32     Baro_Temp=%+06.2
     862:	66 43 2c 20 42 61 72 6f 5f 50 3d 25 37 2e 32 66     fC, Baro_P=%7.2f
     872:	68 50 61 2c 20 00                                   hPa, .

00000878 <PM_INFO_PART_L1P2B>:
     878:	42 61 72 6f 5f 51 4e 48 3d 25 37 2e 32 66 68 50     Baro_QNH=%7.2fhP
     888:	61 09 20 09 00                                      a. ..

0000088d <PM_INFO_PART_L1P3A>:
     88d:	48 79 67 72 6f 5f 54 65 6d 70 3d 25 2b 30 36 2e     Hygro_Temp=%+06.
     89d:	32 66 43 2c 20 48 79 67 72 6f 5f 52 65 6c 48 3d     2fC, Hygro_RelH=
     8ad:	25 30 35 2e 32 66 25 25 2c 20 00                    %05.2f%%, .

000008b8 <PM_INFO_PART_L1P3B>:
     8b8:	48 79 67 72 6f 5f 44 65 77 50 6f 69 6e 74 5f 54     Hygro_DewPoint_T
     8c8:	65 6d 70 3d 25 2b 30 36 2e 32 66 43 09 20 09 00     emp=%+06.2fC. ..

000008d8 <PM_INFO_PART_L1P4A>:
     8d8:	45 6e 76 5f 54 65 6d 70 3d 25 2b 30 36 2e 32 66     Env_Temp=%+06.2f
     8e8:	43 2c 20 45 6e 76 5f 52 65 6c 48 3d 25 30 35 2e     C, Env_RelH=%05.
     8f8:	32 66 25 25 0d 0a 00                                2f%%...

000008ff <PM_INFO_PART_L2P1A>:
     8ff:	09 41 78 3d 25 2b 30 35 2e 33 66 67 20 28 25 2b     .Ax=%+05.3fg (%+
     90f:	30 36 64 29 2c 20 41 79 3d 25 2b 30 35 2e 33 66     06d), Ay=%+05.3f
     91f:	67 20 28 25 2b 30 36 64 29 2c 20 00                 g (%+06d), .

0000092b <PM_INFO_PART_L2P1B>:
     92b:	41 7a 3d 25 2b 30 35 2e 33 66 67 20 28 25 2b 30     Az=%+05.3fg (%+0
     93b:	36 64 29 09 20 09 00                                6d). ..

00000942 <PM_INFO_PART_L2P2A>:
     942:	47 78 3d 25 2b 30 37 2e 32 66 64 70 73 20 28 25     Gx=%+07.2fdps (%
     952:	2b 30 36 64 29 2c 20 47 79 3d 25 2b 30 37 2e 32     +06d), Gy=%+07.2
     962:	66 64 70 73 20 28 25 2b 30 36 64 29 2c 20 00        fdps (%+06d), .

00000971 <PM_INFO_PART_L2P2B>:
     971:	47 7a 3d 25 2b 30 37 2e 32 66 64 70 73 20 28 25     Gz=%+07.2fdps (%
     981:	30 36 64 29 09 20 09 00                             06d). ..

00000989 <PM_INFO_PART_L2P3A>:
     989:	4d 78 3d 25 2b 30 37 2e 33 66 75 54 20 28 25 2b     Mx=%+07.3fuT (%+
     999:	30 36 64 29 2c 20 4d 79 3d 25 2b 30 37 2e 33 66     06d), My=%+07.3f
     9a9:	75 54 20 28 25 2b 30 36 64 29 2c 20 00              uT (%+06d), .

000009b6 <PM_INFO_PART_L2P3B>:
     9b6:	4d 7a 3d 25 2b 30 37 2e 33 66 75 54 20 28 25 2b     Mz=%+07.3fuT (%+
     9c6:	30 36 64 29 09 20 09 00                             06d). ..

000009ce <PM_INFO_PART_L2P4>:
     9ce:	47 79 72 6f 5f 54 65 6d 70 3d 25 2b 30 36 2e 32     Gyro_Temp=%+06.2
     9de:	66 43 20 28 25 2b 30 36 64 29 0d 0a 0d 0a 00        fC (%+06d).....

000009ed <PM_INFO_PART_PLL1A>:
     9ed:	50 4c 4c 3a 20 74 69 6d 65 3d 25 36 6c 64 2e 25     PLL: time=%6ld.%
     9fd:	30 33 6c 64 20 2b 20 25 30 35 64 2f 33 30 45 2b     03ld + %05d/30E+
     a0d:	36 20 73 65 63 2c 20 00                             6 sec, .

00000a15 <PM_INFO_PART_PLL1B>:
     a15:	31 70 70 73 5f 64 65 76 69 61 74 69 6f 6e 3d 25     1pps_deviation=%
     a25:	2b 31 30 66 2c 20 00                                +10f, .

00000a2c <PM_INFO_PART_PLL1C>:
     a2c:	58 4f 5f 50 57 4d 3d 25 30 35 6c 64 64 20 3a 20     XO_PWM=%05ldd : 
     a3c:	30 78 25 30 32 78 0d 0a 0d 0a 00                    0x%02x.....

00000a47 <PM_SINE>:
     a47:	00 80 32 80 64 80 96 80 c9 80 fb 80 2d 81 5f 81     ..2.d.......-._.
     a57:	92 81 c4 81 f6 81 28 82 5b 82 8d 82 bf 82 f1 82     ......(.[.......
     a67:	24 83 56 83 88 83 ba 83 ed 83 1f 84 51 84 83 84     $.V.........Q...
     a77:	b6 84 e8 84 1a 85 4c 85 7e 85 b1 85 e3 85 15 86     ......L.~.......
     a87:	47 86 7a 86 ac 86 de 86 10 87 42 87 74 87 a7 87     G.z.......B.t...
     a97:	d9 87 0b 88 3d 88 6f 88 a1 88 d4 88 06 89 38 89     ....=.o.......8.
     aa7:	6a 89 9c 89 ce 89 00 8a 32 8a 65 8a 97 8a c9 8a     j.......2.e.....
     ab7:	fb 8a 2d 8b 5f 8b 91 8b c3 8b f5 8b 27 8c 59 8c     ..-._.......'.Y.
     ac7:	8b 8c bd 8c ef 8c 21 8d 53 8d 85 8d b7 8d e9 8d     ......!.S.......
     ad7:	1b 8e 4d 8e 7f 8e b1 8e e3 8e 15 8f 47 8f 79 8f     ..M.........G.y.
     ae7:	ab 8f dc 8f 0e 90 40 90 72 90 a4 90 d6 90 07 91     ......@.r.......
     af7:	39 91 6b 91 9d 91 cf 91 00 92 32 92 64 92 96 92     9.k.......2.d...
     b07:	c7 92 f9 92 2b 93 5d 93 8e 93 c0 93 f2 93 23 94     ....+.].......#.
     b17:	55 94 86 94 b8 94 ea 94 1b 95 4d 95 7e 95 b0 95     U.........M.~...
     b27:	e1 95 13 96 44 96 76 96 a7 96 d9 96 0a 97 3c 97     ....D.v.......<.
     b37:	6d 97 9f 97 d0 97 01 98 33 98 64 98 95 98 c7 98     m.......3.d.....
     b47:	f8 98 29 99 5b 99 8c 99 bd 99 ee 99 20 9a 51 9a     ..).[....... .Q.
     b57:	82 9a b3 9a e4 9a 15 9b 46 9b 78 9b a9 9b da 9b     ........F.x.....
     b67:	0b 9c 3c 9c 6d 9c 9e 9c cf 9c 00 9d 31 9d 62 9d     ..<.m.......1.b.
     b77:	93 9d c3 9d f4 9d 25 9e 56 9e 87 9e b8 9e e8 9e     ......%.V.......
     b87:	19 9f 4a 9f 7b 9f ab 9f dc 9f 0d a0 3d a0 6e a0     ..J.{.......=.n.
     b97:	9f a0 cf a0 00 a1 30 a1 61 a1 91 a1 c2 a1 f2 a1     ......0.a.......
     ba7:	23 a2 53 a2 84 a2 b4 a2 e4 a2 15 a3 45 a3 75 a3     #.S.........E.u.
     bb7:	a6 a3 d6 a3 06 a4 36 a4 67 a4 97 a4 c7 a4 f7 a4     ......6.g.......
     bc7:	27 a5 57 a5 87 a5 b7 a5 e7 a5 17 a6 47 a6 77 a6     '.W.........G.w.
     bd7:	a7 a6 d7 a6 07 a7 37 a7 67 a7 97 a7 c6 a7 f6 a7     ......7.g.......
     be7:	26 a8 56 a8 85 a8 b5 a8 e5 a8 14 a9 44 a9 73 a9     &.V.........D.s.
     bf7:	a3 a9 d2 a9 02 aa 31 aa 61 aa 90 aa c0 aa ef aa     ......1.a.......
     c07:	1e ab 4e ab 7d ab ac ab db ab 0b ac 3a ac 69 ac     ..N.}.......:.i.
     c17:	98 ac c7 ac f6 ac 25 ad 54 ad 83 ad b2 ad e1 ad     ......%.T.......
     c27:	10 ae 3f ae 6e ae 9d ae cc ae fa ae 29 af 58 af     ..?.n.......).X.
     c37:	86 af b5 af e4 af 12 b0 41 b0 6f b0 9e b0 cc b0     ........A.o.....
     c47:	fb b0 29 b1 58 b1 86 b1 b4 b1 e3 b1 11 b2 3f b2     ..).X.........?.
     c57:	6d b2 9c b2 ca b2 f8 b2 26 b3 54 b3 82 b3 b0 b3     m.......&.T.....
     c67:	de b3 0c b4 3a b4 68 b4 96 b4 c3 b4 f1 b4 1f b5     ....:.h.........
     c77:	4d b5 7a b5 a8 b5 d6 b5 03 b6 31 b6 5e b6 8c b6     M.z.......1.^...
     c87:	b9 b6 e7 b6 14 b7 41 b7 6f b7 9c b7 c9 b7 f6 b7     ......A.o.......
     c97:	24 b8 51 b8 7e b8 ab b8 d8 b8 05 b9 32 b9 5f b9     $.Q.~.......2._.
     ca7:	8c b9 b9 b9 e6 b9 12 ba 3f ba 6c ba 99 ba c5 ba     ........?.l.....
     cb7:	f2 ba 1f bb 4b bb 78 bb a4 bb d1 bb fd bb 29 bc     ....K.x.......).
     cc7:	56 bc 82 bc ae bc db bc 07 bd 33 bd 5f bd 8b bd     V.........3._...
     cd7:	b7 bd e3 bd 0f be 3b be 67 be 93 be bf be eb be     ......;.g.......
     ce7:	16 bf 42 bf 6e bf 99 bf c5 bf f0 bf 1c c0 47 c0     ..B.n.........G.
     cf7:	73 c0 9e c0 ca c0 f5 c0 20 c1 4c c1 77 c1 a2 c1     s....... .L.w...
     d07:	cd c1 f8 c1 23 c2 4e c2 79 c2 a4 c2 cf c2 fa c2     ....#.N.y.......
     d17:	25 c3 50 c3 7a c3 a5 c3 d0 c3 fa c3 25 c4 4f c4     %.P.z.......%.O.
     d27:	7a c4 a4 c4 cf c4 f9 c4 23 c5 4e c5 78 c5 a2 c5     z.......#.N.x...
     d37:	cc c5 f6 c5 20 c6 4a c6 74 c6 9e c6 c8 c6 f2 c6     .... .J.t.......
     d47:	1c c7 46 c7 6f c7 99 c7 c3 c7 ec c7 16 c8 3f c8     ..F.o.........?.
     d57:	69 c8 92 c8 bc c8 e5 c8 0e c9 38 c9 61 c9 8a c9     i.........8.a...
     d67:	b3 c9 dc c9 05 ca 2e ca 57 ca 80 ca a9 ca d2 ca     ........W.......
     d77:	fa ca 23 cb 4c cb 74 cb 9d cb c5 cb ee cb 16 cc     ..#.L.t.........
     d87:	3f cc 67 cc 8f cc b8 cc e0 cc 08 cd 30 cd 58 cd     ?.g.........0.X.
     d97:	80 cd a8 cd d0 cd f8 cd 20 ce 48 ce 6f ce 97 ce     ........ .H.o...
     da7:	bf ce e6 ce 0e cf 35 cf 5d cf 84 cf ac cf d3 cf     ......5.].......
     db7:	fa cf 21 d0 49 d0 70 d0 97 d0 be d0 e5 d0 0c d1     ..!.I.p.........
     dc7:	33 d1 59 d1 80 d1 a7 d1 ce d1 f4 d1 1b d2 41 d2     3.Y...........A.
     dd7:	68 d2 8e d2 b5 d2 db d2 01 d3 28 d3 4e d3 74 d3     h.........(.N.t.
     de7:	9a d3 c0 d3 e6 d3 0c d4 32 d4 58 d4 7d d4 a3 d4     ........2.X.}...
     df7:	c9 d4 ef d4 14 d5 3a d5 5f d5 85 d5 aa d5 cf d5     ......:._.......
     e07:	f4 d5 1a d6 3f d6 64 d6 89 d6 ae d6 d3 d6 f8 d6     ....?.d.........
     e17:	1d d7 42 d7 66 d7 8b d7 b0 d7 d4 d7 f9 d7 1d d8     ..B.f...........
     e27:	42 d8 66 d8 8a d8 af d8 d3 d8 f7 d8 1b d9 3f d9     B.f...........?.
     e37:	63 d9 87 d9 ab d9 cf d9 f3 d9 16 da 3a da 5e da     c...........:.^.
     e47:	81 da a5 da c8 da ec da 0f db 32 db 56 db 79 db     ..........2.V.y.
     e57:	9c db bf db e2 db 05 dc 28 dc 4b dc 6d dc 90 dc     ........(.K.m...
     e67:	b3 dc d6 dc f8 dc 1b dd 3d dd 5f dd 82 dd a4 dd     ........=._.....
     e77:	c6 dd e9 dd 0b de 2d de 4f de 71 de 93 de b4 de     ......-.O.q.....
     e87:	d6 de f8 de 1a df 3b df 5d df 7e df a0 df c1 df     ......;.].~.....
     e97:	e2 df 04 e0 25 e0 46 e0 67 e0 88 e0 a9 e0 ca e0     ....%.F.g.......
     ea7:	eb e0 0c e1 2d e1 4d e1 6e e1 8e e1 af e1 cf e1     ....-.M.n.......
     eb7:	f0 e1 10 e2 30 e2 51 e2 71 e2 91 e2 b1 e2 d1 e2     ....0.Q.q.......
     ec7:	f1 e2 11 e3 30 e3 50 e3 70 e3 8f e3 af e3 ce e3     ....0.P.p.......
     ed7:	ee e3 0d e4 2d e4 4c e4 6b e4 8a e4 a9 e4 c8 e4     ....-.L.k.......
     ee7:	e7 e4 06 e5 25 e5 44 e5 62 e5 81 e5 a0 e5 be e5     ....%.D.b.......
     ef7:	dd e5 fb e5 19 e6 38 e6 56 e6 74 e6 92 e6 b0 e6     ......8.V.t.....
     f07:	ce e6 ec e6 0a e7 28 e7 45 e7 63 e7 81 e7 9e e7     ......(.E.c.....
     f17:	bc e7 d9 e7 f7 e7 14 e8 31 e8 4e e8 6b e8 88 e8     ........1.N.k...
     f27:	a5 e8 c2 e8 df e8 fc e8 19 e9 35 e9 52 e9 6e e9     ..........5.R.n.
     f37:	8b e9 a7 e9 c4 e9 e0 e9 fc e9 18 ea 34 ea 50 ea     ............4.P.
     f47:	6c ea 88 ea a4 ea c0 ea db ea f7 ea 13 eb 2e eb     l...............
     f57:	4a eb 65 eb 80 eb 9c eb b7 eb d2 eb ed eb 08 ec     J.e.............
     f67:	23 ec 3e ec 58 ec 73 ec 8e ec a8 ec c3 ec dd ec     #.>.X.s.........
     f77:	f8 ec 12 ed 2c ed 47 ed 61 ed 7b ed 95 ed af ed     ....,.G.a.{.....
     f87:	c9 ed e3 ed fc ed 16 ee 30 ee 49 ee 63 ee 7c ee     ........0.I.c.|.
     f97:	95 ee af ee c8 ee e1 ee fa ee 13 ef 2c ef 45 ef     ............,.E.
     fa7:	5e ef 76 ef 8f ef a8 ef c0 ef d9 ef f1 ef 09 f0     ^.v.............
     fb7:	22 f0 3a f0 52 f0 6a f0 82 f0 9a f0 b2 f0 ca f0     ".:.R.j.........
     fc7:	e1 f0 f9 f0 11 f1 28 f1 40 f1 57 f1 6e f1 86 f1     ......(.@.W.n...
     fd7:	9d f1 b4 f1 cb f1 e2 f1 f9 f1 10 f2 26 f2 3d f2     ............&.=.
     fe7:	54 f2 6a f2 81 f2 97 f2 ae f2 c4 f2 da f2 f0 f2     T.j.............
     ff7:	06 f3 1c f3 32 f3 48 f3 5e f3 74 f3 89 f3 9f f3     ....2.H.^.t.....
    1007:	b5 f3 ca f3 df f3 f5 f3 0a f4 1f f4 34 f4 49 f4     ............4.I.
    1017:	5e f4 73 f4 88 f4 9d f4 b1 f4 c6 f4 db f4 ef f4     ^.s.............
    1027:	03 f5 18 f5 2c f5 40 f5 54 f5 68 f5 7c f5 90 f5     ....,.@.T.h.|...
    1037:	a4 f5 b8 f5 cc f5 df f5 f3 f5 06 f6 1a f6 2d f6     ..............-.
    1047:	40 f6 53 f6 67 f6 7a f6 8d f6 a0 f6 b2 f6 c5 f6     @.S.g.z.........
    1057:	d8 f6 ea f6 fd f6 10 f7 22 f7 34 f7 47 f7 59 f7     ........".4.G.Y.
    1067:	6b f7 7d f7 8f f7 a1 f7 b3 f7 c4 f7 d6 f7 e8 f7     k.}.............
    1077:	f9 f7 0b f8 1c f8 2e f8 3f f8 50 f8 61 f8 72 f8     ........?.P.a.r.
    1087:	83 f8 94 f8 a5 f8 b6 f8 c6 f8 d7 f8 e7 f8 f8 f8     ................
    1097:	08 f9 19 f9 29 f9 39 f9 49 f9 59 f9 69 f9 79 f9     ....).9.I.Y.i.y.
    10a7:	89 f9 98 f9 a8 f9 b8 f9 c7 f9 d7 f9 e6 f9 f5 f9     ................
    10b7:	04 fa 14 fa 23 fa 32 fa 41 fa 4f fa 5e fa 6d fa     ....#.2.A.O.^.m.
    10c7:	7c fa 8a fa 99 fa a7 fa b5 fa c4 fa d2 fa e0 fa     |...............
    10d7:	ee fa fc fa 0a fb 18 fb 25 fb 33 fb 41 fb 4e fb     ........%.3.A.N.
    10e7:	5c fb 69 fb 76 fb 83 fb 91 fb 9e fb ab fb b8 fb     \.i.v...........
    10f7:	c4 fb d1 fb de fb eb fb f7 fb 04 fc 10 fc 1c fc     ................
    1107:	29 fc 35 fc 41 fc 4d fc 59 fc 65 fc 70 fc 7c fc     ).5.A.M.Y.e.p.|.
    1117:	88 fc 93 fc 9f fc aa fc b6 fc c1 fc cc fc d7 fc     ................
    1127:	e2 fc ed fc f8 fc 03 fd 0e fd 18 fd 23 fd 2e fd     ............#...
    1137:	38 fd 42 fd 4d fd 57 fd 61 fd 6b fd 75 fd 7f fd     8.B.M.W.a.k.u...
    1147:	89 fd 93 fd 9c fd a6 fd b0 fd b9 fd c2 fd cc fd     ................
    1157:	d5 fd de fd e7 fd f0 fd f9 fd 02 fe 0b fe 13 fe     ................
    1167:	1c fe 25 fe 2d fe 36 fe 3e fe 46 fe 4e fe 56 fe     ..%.-.6.>.F.N.V.
    1177:	5e fe 66 fe 6e fe 76 fe 7e fe 85 fe 8d fe 94 fe     ^.f.n.v.~.......
    1187:	9c fe a3 fe aa fe b2 fe b9 fe c0 fe c7 fe ce fe     ................
    1197:	d4 fe db fe e2 fe e8 fe ef fe f5 fe fc fe 02 ff     ................
    11a7:	08 ff 0e ff 14 ff 1a ff 20 ff 26 ff 2c ff 31 ff     ........ .&.,.1.
    11b7:	37 ff 3c ff 42 ff 47 ff 4c ff 52 ff 57 ff 5c ff     7.<.B.G.L.R.W.\.
    11c7:	61 ff 66 ff 6a ff 6f ff 74 ff 78 ff 7d ff 81 ff     a.f.j.o.t.x.}...
    11d7:	86 ff 8a ff 8e ff 92 ff 96 ff 9a ff 9e ff a2 ff     ................
    11e7:	a6 ff a9 ff ad ff b0 ff b4 ff b7 ff bb ff be ff     ................
    11f7:	c1 ff c4 ff c7 ff ca ff cd ff cf ff d2 ff d5 ff     ................
    1207:	d7 ff d9 ff dc ff de ff e0 ff e2 ff e4 ff e6 ff     ................
    1217:	e8 ff ea ff ec ff ee ff ef ff f1 ff f2 ff f3 ff     ................
    1227:	f5 ff f6 ff f7 ff f8 ff f9 ff fa ff fb ff fb ff     ................
    1237:	fc ff fd ff fd ff fe ff fe ff fe ff fe ff fe ff     ................
    1247:	ff ff fe ff fe ff fe ff fe ff fe ff fd ff fd ff     ................
    1257:	fc ff fb ff fb ff fa ff f9 ff f8 ff f7 ff f6 ff     ................
    1267:	f5 ff f3 ff f2 ff f1 ff ef ff ee ff ec ff ea ff     ................
    1277:	e8 ff e6 ff e4 ff e2 ff e0 ff de ff dc ff d9 ff     ................
    1287:	d7 ff d5 ff d2 ff cf ff cd ff ca ff c7 ff c4 ff     ................
    1297:	c1 ff be ff bb ff b7 ff b4 ff b0 ff ad ff a9 ff     ................
    12a7:	a6 ff a2 ff 9e ff 9a ff 96 ff 92 ff 8e ff 8a ff     ................
    12b7:	86 ff 81 ff 7d ff 78 ff 74 ff 6f ff 6a ff 66 ff     ....}.x.t.o.j.f.
    12c7:	61 ff 5c ff 57 ff 52 ff 4c ff 47 ff 42 ff 3c ff     a.\.W.R.L.G.B.<.
    12d7:	37 ff 31 ff 2c ff 26 ff 20 ff 1a ff 14 ff 0e ff     7.1.,.&. .......
    12e7:	08 ff 02 ff fc fe f5 fe ef fe e8 fe e2 fe db fe     ................
    12f7:	d4 fe ce fe c7 fe c0 fe b9 fe b2 fe aa fe a3 fe     ................
    1307:	9c fe 94 fe 8d fe 85 fe 7e fe 76 fe 6e fe 66 fe     ........~.v.n.f.
    1317:	5e fe 56 fe 4e fe 46 fe 3e fe 36 fe 2d fe 25 fe     ^.V.N.F.>.6.-.%.
    1327:	1c fe 13 fe 0b fe 02 fe f9 fd f0 fd e7 fd de fd     ................
    1337:	d5 fd cc fd c2 fd b9 fd b0 fd a6 fd 9c fd 93 fd     ................
    1347:	89 fd 7f fd 75 fd 6b fd 61 fd 57 fd 4d fd 42 fd     ....u.k.a.W.M.B.
    1357:	38 fd 2e fd 23 fd 18 fd 0e fd 03 fd f8 fc ed fc     8...#...........
    1367:	e2 fc d7 fc cc fc c1 fc b6 fc aa fc 9f fc 93 fc     ................
    1377:	88 fc 7c fc 70 fc 65 fc 59 fc 4d fc 41 fc 35 fc     ..|.p.e.Y.M.A.5.
    1387:	29 fc 1c fc 10 fc 04 fc f7 fb eb fb de fb d1 fb     )...............
    1397:	c4 fb b8 fb ab fb 9e fb 91 fb 83 fb 76 fb 69 fb     ............v.i.
    13a7:	5c fb 4e fb 41 fb 33 fb 25 fb 18 fb 0a fb fc fa     \.N.A.3.%.......
    13b7:	ee fa e0 fa d2 fa c4 fa b5 fa a7 fa 99 fa 8a fa     ................
    13c7:	7c fa 6d fa 5e fa 4f fa 41 fa 32 fa 23 fa 14 fa     |.m.^.O.A.2.#...
    13d7:	04 fa f5 f9 e6 f9 d7 f9 c7 f9 b8 f9 a8 f9 98 f9     ................
    13e7:	89 f9 79 f9 69 f9 59 f9 49 f9 39 f9 29 f9 19 f9     ..y.i.Y.I.9.)...
    13f7:	08 f9 f8 f8 e7 f8 d7 f8 c6 f8 b6 f8 a5 f8 94 f8     ................
    1407:	83 f8 72 f8 61 f8 50 f8 3f f8 2e f8 1c f8 0b f8     ..r.a.P.?.......
    1417:	f9 f7 e8 f7 d6 f7 c4 f7 b3 f7 a1 f7 8f f7 7d f7     ..............}.
    1427:	6b f7 59 f7 47 f7 34 f7 22 f7 10 f7 fd f6 ea f6     k.Y.G.4.".......
    1437:	d8 f6 c5 f6 b2 f6 a0 f6 8d f6 7a f6 67 f6 53 f6     ..........z.g.S.
    1447:	40 f6 2d f6 1a f6 06 f6 f3 f5 df f5 cc f5 b8 f5     @.-.............
    1457:	a4 f5 90 f5 7c f5 68 f5 54 f5 40 f5 2c f5 18 f5     ....|.h.T.@.,...
    1467:	03 f5 ef f4 db f4 c6 f4 b1 f4 9d f4 88 f4 73 f4     ..............s.
    1477:	5e f4 49 f4 34 f4 1f f4 0a f4 f5 f3 df f3 ca f3     ^.I.4...........
    1487:	b5 f3 9f f3 89 f3 74 f3 5e f3 48 f3 32 f3 1c f3     ......t.^.H.2...
    1497:	06 f3 f0 f2 da f2 c4 f2 ae f2 97 f2 81 f2 6a f2     ..............j.
    14a7:	54 f2 3d f2 26 f2 10 f2 f9 f1 e2 f1 cb f1 b4 f1     T.=.&...........
    14b7:	9d f1 86 f1 6e f1 57 f1 40 f1 28 f1 11 f1 f9 f0     ....n.W.@.(.....
    14c7:	e1 f0 ca f0 b2 f0 9a f0 82 f0 6a f0 52 f0 3a f0     ..........j.R.:.
    14d7:	22 f0 09 f0 f1 ef d9 ef c0 ef a8 ef 8f ef 76 ef     ".............v.
    14e7:	5e ef 45 ef 2c ef 13 ef fa ee e1 ee c8 ee af ee     ^.E.,...........
    14f7:	95 ee 7c ee 63 ee 49 ee 30 ee 16 ee fc ed e3 ed     ..|.c.I.0.......
    1507:	c9 ed af ed 95 ed 7b ed 61 ed 47 ed 2c ed 12 ed     ......{.a.G.,...
    1517:	f8 ec dd ec c3 ec a8 ec 8e ec 73 ec 58 ec 3e ec     ..........s.X.>.
    1527:	23 ec 08 ec ed eb d2 eb b7 eb 9c eb 80 eb 65 eb     #.............e.
    1537:	4a eb 2e eb 13 eb f7 ea db ea c0 ea a4 ea 88 ea     J...............
    1547:	6c ea 50 ea 34 ea 18 ea fc e9 e0 e9 c4 e9 a7 e9     l.P.4...........
    1557:	8b e9 6e e9 52 e9 35 e9 19 e9 fc e8 df e8 c2 e8     ..n.R.5.........
    1567:	a5 e8 88 e8 6b e8 4e e8 31 e8 14 e8 f7 e7 d9 e7     ....k.N.1.......
    1577:	bc e7 9e e7 81 e7 63 e7 45 e7 28 e7 0a e7 ec e6     ......c.E.(.....
    1587:	ce e6 b0 e6 92 e6 74 e6 56 e6 38 e6 19 e6 fb e5     ......t.V.8.....
    1597:	dd e5 be e5 a0 e5 81 e5 62 e5 44 e5 25 e5 06 e5     ........b.D.%...
    15a7:	e7 e4 c8 e4 a9 e4 8a e4 6b e4 4c e4 2d e4 0d e4     ........k.L.-...
    15b7:	ee e3 ce e3 af e3 8f e3 70 e3 50 e3 30 e3 11 e3     ........p.P.0...
    15c7:	f1 e2 d1 e2 b1 e2 91 e2 71 e2 51 e2 30 e2 10 e2     ........q.Q.0...
    15d7:	f0 e1 cf e1 af e1 8e e1 6e e1 4d e1 2d e1 0c e1     ........n.M.-...
    15e7:	eb e0 ca e0 a9 e0 88 e0 67 e0 46 e0 25 e0 04 e0     ........g.F.%...
    15f7:	e2 df c1 df a0 df 7e df 5d df 3b df 1a df f8 de     ......~.].;.....
    1607:	d6 de b4 de 93 de 71 de 4f de 2d de 0b de e9 dd     ......q.O.-.....
    1617:	c6 dd a4 dd 82 dd 5f dd 3d dd 1b dd f8 dc d6 dc     ......_.=.......
    1627:	b3 dc 90 dc 6d dc 4b dc 28 dc 05 dc e2 db bf db     ....m.K.(.......
    1637:	9c db 79 db 56 db 32 db 0f db ec da c8 da a5 da     ..y.V.2.........
    1647:	81 da 5e da 3a da 16 da f3 d9 cf d9 ab d9 87 d9     ..^.:...........
    1657:	63 d9 3f d9 1b d9 f7 d8 d3 d8 af d8 8a d8 66 d8     c.?...........f.
    1667:	42 d8 1d d8 f9 d7 d4 d7 b0 d7 8b d7 66 d7 42 d7     B...........f.B.
    1677:	1d d7 f8 d6 d3 d6 ae d6 89 d6 64 d6 3f d6 1a d6     ..........d.?...
    1687:	f4 d5 cf d5 aa d5 85 d5 5f d5 3a d5 14 d5 ef d4     ........_.:.....
    1697:	c9 d4 a3 d4 7d d4 58 d4 32 d4 0c d4 e6 d3 c0 d3     ....}.X.2.......
    16a7:	9a d3 74 d3 4e d3 28 d3 01 d3 db d2 b5 d2 8e d2     ..t.N.(.........
    16b7:	68 d2 41 d2 1b d2 f4 d1 ce d1 a7 d1 80 d1 59 d1     h.A...........Y.
    16c7:	33 d1 0c d1 e5 d0 be d0 97 d0 70 d0 49 d0 21 d0     3.........p.I.!.
    16d7:	fa cf d3 cf ac cf 84 cf 5d cf 35 cf 0e cf e6 ce     ........].5.....
    16e7:	bf ce 97 ce 6f ce 48 ce 20 ce f8 cd d0 cd a8 cd     ....o.H. .......
    16f7:	80 cd 58 cd 30 cd 08 cd e0 cc b8 cc 8f cc 67 cc     ..X.0.........g.
    1707:	3f cc 16 cc ee cb c5 cb 9d cb 74 cb 4c cb 23 cb     ?.........t.L.#.
    1717:	fa ca d2 ca a9 ca 80 ca 57 ca 2e ca 05 ca dc c9     ........W.......
    1727:	b3 c9 8a c9 61 c9 38 c9 0e c9 e5 c8 bc c8 92 c8     ....a.8.........
    1737:	69 c8 3f c8 16 c8 ec c7 c3 c7 99 c7 6f c7 46 c7     i.?.........o.F.
    1747:	1c c7 f2 c6 c8 c6 9e c6 74 c6 4a c6 20 c6 f6 c5     ........t.J. ...
    1757:	cc c5 a2 c5 78 c5 4e c5 23 c5 f9 c4 cf c4 a4 c4     ....x.N.#.......
    1767:	7a c4 4f c4 25 c4 fa c3 d0 c3 a5 c3 7a c3 50 c3     z.O.%.......z.P.
    1777:	25 c3 fa c2 cf c2 a4 c2 79 c2 4e c2 23 c2 f8 c1     %.......y.N.#...
    1787:	cd c1 a2 c1 77 c1 4c c1 20 c1 f5 c0 ca c0 9e c0     ....w.L. .......
    1797:	73 c0 47 c0 1c c0 f0 bf c5 bf 99 bf 6e bf 42 bf     s.G.........n.B.
    17a7:	16 bf eb be bf be 93 be 67 be 3b be 0f be e3 bd     ........g.;.....
    17b7:	b7 bd 8b bd 5f bd 33 bd 07 bd db bc ae bc 82 bc     ...._.3.........
    17c7:	56 bc 29 bc fd bb d1 bb a4 bb 78 bb 4b bb 1f bb     V.).......x.K...
    17d7:	f2 ba c5 ba 99 ba 6c ba 3f ba 12 ba e6 b9 b9 b9     ......l.?.......
    17e7:	8c b9 5f b9 32 b9 05 b9 d8 b8 ab b8 7e b8 51 b8     .._.2.......~.Q.
    17f7:	24 b8 f6 b7 c9 b7 9c b7 6f b7 41 b7 14 b7 e7 b6     $.......o.A.....
    1807:	b9 b6 8c b6 5e b6 31 b6 03 b6 d6 b5 a8 b5 7a b5     ....^.1.......z.
    1817:	4d b5 1f b5 f1 b4 c3 b4 96 b4 68 b4 3a b4 0c b4     M.........h.:...
    1827:	de b3 b0 b3 82 b3 54 b3 26 b3 f8 b2 ca b2 9c b2     ......T.&.......
    1837:	6d b2 3f b2 11 b2 e3 b1 b4 b1 86 b1 58 b1 29 b1     m.?.........X.).
    1847:	fb b0 cc b0 9e b0 6f b0 41 b0 12 b0 e4 af b5 af     ......o.A.......
    1857:	86 af 58 af 29 af fa ae cc ae 9d ae 6e ae 3f ae     ..X.).......n.?.
    1867:	10 ae e1 ad b2 ad 83 ad 54 ad 25 ad f6 ac c7 ac     ........T.%.....
    1877:	98 ac 69 ac 3a ac 0b ac db ab ac ab 7d ab 4e ab     ..i.:.......}.N.
    1887:	1e ab ef aa c0 aa 90 aa 61 aa 31 aa 02 aa d2 a9     ........a.1.....
    1897:	a3 a9 73 a9 44 a9 14 a9 e5 a8 b5 a8 85 a8 56 a8     ..s.D.........V.
    18a7:	26 a8 f6 a7 c6 a7 97 a7 67 a7 37 a7 07 a7 d7 a6     &.......g.7.....
    18b7:	a7 a6 77 a6 47 a6 17 a6 e7 a5 b7 a5 87 a5 57 a5     ..w.G.........W.
    18c7:	27 a5 f7 a4 c7 a4 97 a4 67 a4 36 a4 06 a4 d6 a3     '.......g.6.....
    18d7:	a6 a3 75 a3 45 a3 15 a3 e4 a2 b4 a2 84 a2 53 a2     ..u.E.........S.
    18e7:	23 a2 f2 a1 c2 a1 91 a1 61 a1 30 a1 00 a1 cf a0     #.......a.0.....
    18f7:	9f a0 6e a0 3d a0 0d a0 dc 9f ab 9f 7b 9f 4a 9f     ..n.=.......{.J.
    1907:	19 9f e8 9e b8 9e 87 9e 56 9e 25 9e f4 9d c3 9d     ........V.%.....
    1917:	93 9d 62 9d 31 9d 00 9d cf 9c 9e 9c 6d 9c 3c 9c     ..b.1.......m.<.
    1927:	0b 9c da 9b a9 9b 78 9b 46 9b 15 9b e4 9a b3 9a     ......x.F.......
    1937:	82 9a 51 9a 20 9a ee 99 bd 99 8c 99 5b 99 29 99     ..Q. .......[.).
    1947:	f8 98 c7 98 95 98 64 98 33 98 01 98 d0 97 9f 97     ......d.3.......
    1957:	6d 97 3c 97 0a 97 d9 96 a7 96 76 96 44 96 13 96     m.<.......v.D...
    1967:	e1 95 b0 95 7e 95 4d 95 1b 95 ea 94 b8 94 86 94     ....~.M.........
    1977:	55 94 23 94 f2 93 c0 93 8e 93 5d 93 2b 93 f9 92     U.#.......].+...
    1987:	c7 92 96 92 64 92 32 92 00 92 cf 91 9d 91 6b 91     ....d.2.......k.
    1997:	39 91 07 91 d6 90 a4 90 72 90 40 90 0e 90 dc 8f     9.......r.@.....
    19a7:	ab 8f 79 8f 47 8f 15 8f e3 8e b1 8e 7f 8e 4d 8e     ..y.G.........M.
    19b7:	1b 8e e9 8d b7 8d 85 8d 53 8d 21 8d ef 8c bd 8c     ........S.!.....
    19c7:	8b 8c 59 8c 27 8c f5 8b c3 8b 91 8b 5f 8b 2d 8b     ..Y.'......._.-.
    19d7:	fb 8a c9 8a 97 8a 65 8a 32 8a 00 8a ce 89 9c 89     ......e.2.......
    19e7:	6a 89 38 89 06 89 d4 88 a1 88 6f 88 3d 88 0b 88     j.8.......o.=...
    19f7:	d9 87 a7 87 74 87 42 87 10 87 de 86 ac 86 7a 86     ....t.B.......z.
    1a07:	47 86 15 86 e3 85 b1 85 7e 85 4c 85 1a 85 e8 84     G.......~.L.....
    1a17:	b6 84 83 84 51 84 1f 84 ed 83 ba 83 88 83 56 83     ....Q.........V.
    1a27:	24 83 f1 82 bf 82 8d 82 5b 82 28 82 f6 81 c4 81     $.......[.(.....
    1a37:	92 81 5f 81 2d 81 fb 80 c9 80 96 80 64 80 32 80     .._.-.......d.2.
    1a47:	00 80 cd 7f 9b 7f 69 7f 36 7f 04 7f d2 7e a0 7e     ......i.6....~.~
    1a57:	6d 7e 3b 7e 09 7e d7 7d a4 7d 72 7d 40 7d 0e 7d     m~;~.~.}.}r}@}.}
    1a67:	db 7c a9 7c 77 7c 45 7c 12 7c e0 7b ae 7b 7c 7b     .|.|w|E|.|.{.{|{
    1a77:	49 7b 17 7b e5 7a b3 7a 81 7a 4e 7a 1c 7a ea 79     I{.{.z.z.zNz.z.y
    1a87:	b8 79 85 79 53 79 21 79 ef 78 bd 78 8b 78 58 78     .y.ySy!y.x.x.xXx
    1a97:	26 78 f4 77 c2 77 90 77 5e 77 2b 77 f9 76 c7 76     &x.w.w.w^w+w.v.v
    1aa7:	95 76 63 76 31 76 ff 75 cd 75 9a 75 68 75 36 75     .vcv1v.u.u.uhu6u
    1ab7:	04 75 d2 74 a0 74 6e 74 3c 74 0a 74 d8 73 a6 73     .u.t.tnt<t.t.s.s
    1ac7:	74 73 42 73 10 73 de 72 ac 72 7a 72 48 72 16 72     tsBs.s.r.rzrHr.r
    1ad7:	e4 71 b2 71 80 71 4e 71 1c 71 ea 70 b8 70 86 70     .q.q.qNq.q.p.p.p
    1ae7:	54 70 23 70 f1 6f bf 6f 8d 6f 5b 6f 29 6f f8 6e     Tp#p.o.o.o[o)o.n
    1af7:	c6 6e 94 6e 62 6e 30 6e ff 6d cd 6d 9b 6d 69 6d     .n.nbn0n.m.m.mim
    1b07:	38 6d 06 6d d4 6c a2 6c 71 6c 3f 6c 0d 6c dc 6b     8m.m.l.lql?l.l.k
    1b17:	aa 6b 79 6b 47 6b 15 6b e4 6a b2 6a 81 6a 4f 6a     .kykGk.k.j.j.jOj
    1b27:	1e 6a ec 69 bb 69 89 69 58 69 26 69 f5 68 c3 68     .j.i.i.iXi&i.h.h
    1b37:	92 68 60 68 2f 68 fe 67 cc 67 9b 67 6a 67 38 67     .h`h/h.g.g.gjg8g
    1b47:	07 67 d6 66 a4 66 73 66 42 66 11 66 df 65 ae 65     .g.f.fsfBf.f.e.e
    1b57:	7d 65 4c 65 1b 65 ea 64 b9 64 87 64 56 64 25 64     }eLe.e.d.d.dVd%d
    1b67:	f4 63 c3 63 92 63 61 63 30 63 ff 62 ce 62 9d 62     .c.c.cac0c.b.b.b
    1b77:	6c 62 3c 62 0b 62 da 61 a9 61 78 61 47 61 17 61     lb<b.b.a.axaGa.a
    1b87:	e6 60 b5 60 84 60 54 60 23 60 f2 5f c2 5f 91 5f     .`.`.`T`#`._._._
    1b97:	60 5f 30 5f ff 5e cf 5e 9e 5e 6e 5e 3d 5e 0d 5e     `_0_.^.^.^n^=^.^
    1ba7:	dc 5d ac 5d 7b 5d 4b 5d 1b 5d ea 5c ba 5c 8a 5c     .].]{]K].].\.\.\
    1bb7:	59 5c 29 5c f9 5b c9 5b 98 5b 68 5b 38 5b 08 5b     Y\)\.[.[.[h[8[.[
    1bc7:	d8 5a a8 5a 78 5a 48 5a 18 5a e8 59 b8 59 88 59     .Z.ZxZHZ.Z.Y.Y.Y
    1bd7:	58 59 28 59 f8 58 c8 58 98 58 68 58 39 58 09 58     XY(Y.X.X.XhX9X.X
    1be7:	d9 57 a9 57 7a 57 4a 57 1a 57 eb 56 bb 56 8c 56     .W.WzWJW.W.V.V.V
    1bf7:	5c 56 2d 56 fd 55 ce 55 9e 55 6f 55 3f 55 10 55     \V-V.U.U.UoU?U.U
    1c07:	e1 54 b1 54 82 54 53 54 24 54 f4 53 c5 53 96 53     .T.T.TST$T.S.S.S
    1c17:	67 53 38 53 09 53 da 52 ab 52 7c 52 4d 52 1e 52     gS8S.S.R.R|RMR.R
    1c27:	ef 51 c0 51 91 51 62 51 33 51 05 51 d6 50 a7 50     .Q.Q.QbQ3Q.Q.P.P
    1c37:	79 50 4a 50 1b 50 ed 4f be 4f 90 4f 61 4f 33 4f     yPJP.P.O.O.OaO3O
    1c47:	04 4f d6 4e a7 4e 79 4e 4b 4e 1c 4e ee 4d c0 4d     .O.N.NyNKN.N.M.M
    1c57:	92 4d 63 4d 35 4d 07 4d d9 4c ab 4c 7d 4c 4f 4c     .McM5M.M.L.L}LOL
    1c67:	21 4c f3 4b c5 4b 97 4b 69 4b 3c 4b 0e 4b e0 4a     !L.K.K.KiK<K.K.J
    1c77:	b2 4a 85 4a 57 4a 29 4a fc 49 ce 49 a1 49 73 49     .J.JWJ)J.I.I.IsI
    1c87:	46 49 18 49 eb 48 be 48 90 48 63 48 36 48 09 48     FI.I.H.H.HcH6H.H
    1c97:	db 47 ae 47 81 47 54 47 27 47 fa 46 cd 46 a0 46     .G.G.GTG'G.F.F.F
    1ca7:	73 46 46 46 19 46 ed 45 c0 45 93 45 66 45 3a 45     sFFF.F.E.E.EfE:E
    1cb7:	0d 45 e0 44 b4 44 87 44 5b 44 2e 44 02 44 d6 43     .E.D.D.D[D.D.D.C
    1cc7:	a9 43 7d 43 51 43 24 43 f8 42 cc 42 a0 42 74 42     .C}CQC$C.B.B.BtB
    1cd7:	48 42 1c 42 f0 41 c4 41 98 41 6c 41 40 41 14 41     HB.B.A.A.AlA@A.A
    1ce7:	e9 40 bd 40 91 40 66 40 3a 40 0f 40 e3 3f b8 3f     .@.@.@f@:@.@.?.?
    1cf7:	8c 3f 61 3f 35 3f 0a 3f df 3e b3 3e 88 3e 5d 3e     .?a?5?.?.>.>.>]>
    1d07:	32 3e 07 3e dc 3d b1 3d 86 3d 5b 3d 30 3d 05 3d     2>.>.=.=.=[=0=.=
    1d17:	da 3c af 3c 85 3c 5a 3c 2f 3c 05 3c da 3b b0 3b     .<.<.<Z</<.<.;.;
    1d27:	85 3b 5b 3b 30 3b 06 3b dc 3a b1 3a 87 3a 5d 3a     .;[;0;.;.:.:.:]:
    1d37:	33 3a 09 3a df 39 b5 39 8b 39 61 39 37 39 0d 39     3:.:.9.9.9a979.9
    1d47:	e3 38 b9 38 90 38 66 38 3c 38 13 38 e9 37 c0 37     .8.8.8f8<8.8.7.7
    1d57:	96 37 6d 37 43 37 1a 37 f1 36 c7 36 9e 36 75 36     .7m7C7.7.6.6.6u6
    1d67:	4c 36 23 36 fa 35 d1 35 a8 35 7f 35 56 35 2d 35     L6#6.5.5.5.5V5-5
    1d77:	05 35 dc 34 b3 34 8b 34 62 34 3a 34 11 34 e9 33     .5.4.4.4b4:4.4.3
    1d87:	c0 33 98 33 70 33 47 33 1f 33 f7 32 cf 32 a7 32     .3.3p3G3.3.2.2.2
    1d97:	7f 32 57 32 2f 32 07 32 df 31 b7 31 90 31 68 31     .2W2/2.2.1.1.1h1
    1da7:	40 31 19 31 f1 30 ca 30 a2 30 7b 30 53 30 2c 30     @1.1.0.0.0{0S0,0
    1db7:	05 30 de 2f b6 2f 8f 2f 68 2f 41 2f 1a 2f f3 2e     .0./././h/A/./..
    1dc7:	cc 2e a6 2e 7f 2e 58 2e 31 2e 0b 2e e4 2d be 2d     ......X.1....-.-
    1dd7:	97 2d 71 2d 4a 2d 24 2d fe 2c d7 2c b1 2c 8b 2c     .-q-J-$-.,.,.,.,
    1de7:	65 2c 3f 2c 19 2c f3 2b cd 2b a7 2b 82 2b 5c 2b     e,?,.,.+.+.+.+\+
    1df7:	36 2b 10 2b eb 2a c5 2a a0 2a 7a 2a 55 2a 30 2a     6+.+.*.*.*z*U*0*
    1e07:	0b 2a e5 29 c0 29 9b 29 76 29 51 29 2c 29 07 29     .*.).).)v)Q),).)
    1e17:	e2 28 bd 28 99 28 74 28 4f 28 2b 28 06 28 e2 27     .(.(.(t(O(+(.(.'
    1e27:	bd 27 99 27 75 27 50 27 2c 27 08 27 e4 26 c0 26     .'.'u'P','.'.&.&
    1e37:	9c 26 78 26 54 26 30 26 0c 26 e9 25 c5 25 a1 25     .&x&T&0&.&.%.%.%
    1e47:	7e 25 5a 25 37 25 13 25 f0 24 cd 24 a9 24 86 24     ~%Z%7%.%.$.$.$.$
    1e57:	63 24 40 24 1d 24 fa 23 d7 23 b4 23 92 23 6f 23     c$@$.$.#.#.#.#o#
    1e67:	4c 23 29 23 07 23 e4 22 c2 22 a0 22 7d 22 5b 22     L#)#.#."."."}"["
    1e77:	39 22 16 22 f4 21 d2 21 b0 21 8e 21 6c 21 4b 21     9".".!.!.!.!l!K!
    1e87:	29 21 07 21 e5 20 c4 20 a2 20 81 20 5f 20 3e 20     )!.!. . . . _ > 
    1e97:	1d 20 fb 1f da 1f b9 1f 98 1f 77 1f 56 1f 35 1f     . ........w.V.5.
    1ea7:	14 1f f3 1e d2 1e b2 1e 91 1e 71 1e 50 1e 30 1e     ..........q.P.0.
    1eb7:	0f 1e ef 1d cf 1d ae 1d 8e 1d 6e 1d 4e 1d 2e 1d     ..........n.N...
    1ec7:	0e 1d ee 1c cf 1c af 1c 8f 1c 70 1c 50 1c 31 1c     ..........p.P.1.
    1ed7:	11 1c f2 1b d2 1b b3 1b 94 1b 75 1b 56 1b 37 1b     ..........u.V.7.
    1ee7:	18 1b f9 1a da 1a bb 1a 9d 1a 7e 1a 5f 1a 41 1a     ..........~._.A.
    1ef7:	22 1a 04 1a e6 19 c7 19 a9 19 8b 19 6d 19 4f 19     "...........m.O.
    1f07:	31 19 13 19 f5 18 d7 18 ba 18 9c 18 7e 18 61 18     1...........~.a.
    1f17:	43 18 26 18 08 18 eb 17 ce 17 b1 17 94 17 77 17     C.&...........w.
    1f27:	5a 17 3d 17 20 17 03 17 e6 16 ca 16 ad 16 91 16     Z.=. ...........
    1f37:	74 16 58 16 3b 16 1f 16 03 16 e7 15 cb 15 af 15     t.X.;...........
    1f47:	93 15 77 15 5b 15 3f 15 24 15 08 15 ec 14 d1 14     ..w.[.?.$.......
    1f57:	b5 14 9a 14 7f 14 63 14 48 14 2d 14 12 14 f7 13     ......c.H.-.....
    1f67:	dc 13 c1 13 a7 13 8c 13 71 13 57 13 3c 13 22 13     ........q.W.<.".
    1f77:	07 13 ed 12 d3 12 b8 12 9e 12 84 12 6a 12 50 12     ............j.P.
    1f87:	36 12 1c 12 03 12 e9 11 cf 11 b6 11 9c 11 83 11     6...............
    1f97:	6a 11 50 11 37 11 1e 11 05 11 ec 10 d3 10 ba 10     j.P.7...........
    1fa7:	a1 10 89 10 70 10 57 10 3f 10 26 10 0e 10 f6 0f     ....p.W.?.&.....
    1fb7:	dd 0f c5 0f ad 0f 95 0f 7d 0f 65 0f 4d 0f 35 0f     ........}.e.M.5.
    1fc7:	1e 0f 06 0f ee 0e d7 0e bf 0e a8 0e 91 0e 79 0e     ..............y.
    1fd7:	62 0e 4b 0e 34 0e 1d 0e 06 0e ef 0d d9 0d c2 0d     b.K.4...........
    1fe7:	ab 0d 95 0d 7e 0d 68 0d 51 0d 3b 0d 25 0d 0f 0d     ....~.h.Q.;.%...
    1ff7:	f9 0c e3 0c cd 0c b7 0c a1 0c 8b 0c 76 0c 60 0c     ............v.`.
    2007:	4a 0c 35 0c 20 0c 0a 0c f5 0b e0 0b cb 0b b6 0b     J.5. ...........
    2017:	a1 0b 8c 0b 77 0b 62 0b 4e 0b 39 0b 24 0b 10 0b     ....w.b.N.9.$...
    2027:	fc 0a e7 0a d3 0a bf 0a ab 0a 97 0a 83 0a 6f 0a     ..............o.
    2037:	5b 0a 47 0a 33 0a 20 0a 0c 0a f9 09 e5 09 d2 09     [.G.3. .........
    2047:	bf 09 ac 09 98 09 85 09 72 09 5f 09 4d 09 3a 09     ........r._.M.:.
    2057:	27 09 15 09 02 09 ef 08 dd 08 cb 08 b8 08 a6 08     '...............
    2067:	94 08 82 08 70 08 5e 08 4c 08 3b 08 29 08 17 08     ....p.^.L.;.)...
    2077:	06 08 f4 07 e3 07 d1 07 c0 07 af 07 9e 07 8d 07     ................
    2087:	7c 07 6b 07 5a 07 49 07 39 07 28 07 18 07 07 07     |.k.Z.I.9.(.....
    2097:	f7 06 e6 06 d6 06 c6 06 b6 06 a6 06 96 06 86 06     ................
    20a7:	76 06 67 06 57 06 47 06 38 06 28 06 19 06 0a 06     v.g.W.G.8.(.....
    20b7:	fb 05 eb 05 dc 05 cd 05 be 05 b0 05 a1 05 92 05     ................
    20c7:	83 05 75 05 66 05 58 05 4a 05 3b 05 2d 05 1f 05     ..u.f.X.J.;.-...
    20d7:	11 05 03 05 f5 04 e7 04 da 04 cc 04 be 04 b1 04     ................
    20e7:	a3 04 96 04 89 04 7c 04 6e 04 61 04 54 04 47 04     ......|.n.a.T.G.
    20f7:	3b 04 2e 04 21 04 14 04 08 04 fb 03 ef 03 e3 03     ;...!...........
    2107:	d6 03 ca 03 be 03 b2 03 a6 03 9a 03 8f 03 83 03     ................
    2117:	77 03 6c 03 60 03 55 03 49 03 3e 03 33 03 28 03     w.l.`.U.I.>.3.(.
    2127:	1d 03 12 03 07 03 fc 02 f1 02 e7 02 dc 02 d1 02     ................
    2137:	c7 02 bd 02 b2 02 a8 02 9e 02 94 02 8a 02 80 02     ................
    2147:	76 02 6c 02 63 02 59 02 4f 02 46 02 3d 02 33 02     v.l.c.Y.O.F.=.3.
    2157:	2a 02 21 02 18 02 0f 02 06 02 fd 01 f4 01 ec 01     *.!.............
    2167:	e3 01 da 01 d2 01 c9 01 c1 01 b9 01 b1 01 a9 01     ................
    2177:	a1 01 99 01 91 01 89 01 81 01 7a 01 72 01 6b 01     ..........z.r.k.
    2187:	63 01 5c 01 55 01 4d 01 46 01 3f 01 38 01 31 01     c.\.U.M.F.?.8.1.
    2197:	2b 01 24 01 1d 01 17 01 10 01 0a 01 03 01 fd 00     +.$.............
    21a7:	f7 00 f1 00 eb 00 e5 00 df 00 d9 00 d3 00 ce 00     ................
    21b7:	c8 00 c3 00 bd 00 b8 00 b3 00 ad 00 a8 00 a3 00     ................
    21c7:	9e 00 99 00 95 00 90 00 8b 00 87 00 82 00 7e 00     ..............~.
    21d7:	79 00 75 00 71 00 6d 00 69 00 65 00 61 00 5d 00     y.u.q.m.i.e.a.].
    21e7:	59 00 56 00 52 00 4f 00 4b 00 48 00 44 00 41 00     Y.V.R.O.K.H.D.A.
    21f7:	3e 00 3b 00 38 00 35 00 32 00 30 00 2d 00 2a 00     >.;.8.5.2.0.-.*.
    2207:	28 00 26 00 23 00 21 00 1f 00 1d 00 1b 00 19 00     (.&.#.!.........
    2217:	17 00 15 00 13 00 11 00 10 00 0e 00 0d 00 0c 00     ................
    2227:	0a 00 09 00 08 00 07 00 06 00 05 00 04 00 04 00     ................
    2237:	03 00 02 00 02 00 01 00 01 00 01 00 01 00 01 00     ................
    2247:	01 00 01 00 01 00 01 00 01 00 01 00 02 00 02 00     ................
    2257:	03 00 04 00 04 00 05 00 06 00 07 00 08 00 09 00     ................
    2267:	0a 00 0c 00 0d 00 0e 00 10 00 11 00 13 00 15 00     ................
    2277:	17 00 19 00 1b 00 1d 00 1f 00 21 00 23 00 26 00     ..........!.#.&.
    2287:	28 00 2a 00 2d 00 30 00 32 00 35 00 38 00 3b 00     (.*.-.0.2.5.8.;.
    2297:	3e 00 41 00 44 00 48 00 4b 00 4f 00 52 00 56 00     >.A.D.H.K.O.R.V.
    22a7:	59 00 5d 00 61 00 65 00 69 00 6d 00 71 00 75 00     Y.].a.e.i.m.q.u.
    22b7:	79 00 7e 00 82 00 87 00 8b 00 90 00 95 00 99 00     y.~.............
    22c7:	9e 00 a3 00 a8 00 ad 00 b3 00 b8 00 bd 00 c3 00     ................
    22d7:	c8 00 ce 00 d3 00 d9 00 df 00 e5 00 eb 00 f1 00     ................
    22e7:	f7 00 fd 00 03 01 0a 01 10 01 17 01 1d 01 24 01     ..............$.
    22f7:	2b 01 31 01 38 01 3f 01 46 01 4d 01 55 01 5c 01     +.1.8.?.F.M.U.\.
    2307:	63 01 6b 01 72 01 7a 01 81 01 89 01 91 01 99 01     c.k.r.z.........
    2317:	a1 01 a9 01 b1 01 b9 01 c1 01 c9 01 d2 01 da 01     ................
    2327:	e3 01 ec 01 f4 01 fd 01 06 02 0f 02 18 02 21 02     ..............!.
    2337:	2a 02 33 02 3d 02 46 02 4f 02 59 02 63 02 6c 02     *.3.=.F.O.Y.c.l.
    2347:	76 02 80 02 8a 02 94 02 9e 02 a8 02 b2 02 bd 02     v...............
    2357:	c7 02 d1 02 dc 02 e7 02 f1 02 fc 02 07 03 12 03     ................
    2367:	1d 03 28 03 33 03 3e 03 49 03 55 03 60 03 6c 03     ..(.3.>.I.U.`.l.
    2377:	77 03 83 03 8f 03 9a 03 a6 03 b2 03 be 03 ca 03     w...............
    2387:	d6 03 e3 03 ef 03 fb 03 08 04 14 04 21 04 2e 04     ............!...
    2397:	3b 04 47 04 54 04 61 04 6e 04 7c 04 89 04 96 04     ;.G.T.a.n.|.....
    23a7:	a3 04 b1 04 be 04 cc 04 da 04 e7 04 f5 04 03 05     ................
    23b7:	11 05 1f 05 2d 05 3b 05 4a 05 58 05 66 05 75 05     ....-.;.J.X.f.u.
    23c7:	83 05 92 05 a1 05 b0 05 be 05 cd 05 dc 05 eb 05     ................
    23d7:	fb 05 0a 06 19 06 28 06 38 06 47 06 57 06 67 06     ......(.8.G.W.g.
    23e7:	76 06 86 06 96 06 a6 06 b6 06 c6 06 d6 06 e6 06     v...............
    23f7:	f7 06 07 07 18 07 28 07 39 07 49 07 5a 07 6b 07     ......(.9.I.Z.k.
    2407:	7c 07 8d 07 9e 07 af 07 c0 07 d1 07 e3 07 f4 07     |...............
    2417:	06 08 17 08 29 08 3b 08 4c 08 5e 08 70 08 82 08     ....).;.L.^.p...
    2427:	94 08 a6 08 b8 08 cb 08 dd 08 ef 08 02 09 15 09     ................
    2437:	27 09 3a 09 4d 09 5f 09 72 09 85 09 98 09 ac 09     '.:.M._.r.......
    2447:	bf 09 d2 09 e5 09 f9 09 0c 0a 20 0a 33 0a 47 0a     .......... .3.G.
    2457:	5b 0a 6f 0a 83 0a 97 0a ab 0a bf 0a d3 0a e7 0a     [.o.............
    2467:	fc 0a 10 0b 24 0b 39 0b 4e 0b 62 0b 77 0b 8c 0b     ....$.9.N.b.w...
    2477:	a1 0b b6 0b cb 0b e0 0b f5 0b 0a 0c 20 0c 35 0c     ............ .5.
    2487:	4a 0c 60 0c 76 0c 8b 0c a1 0c b7 0c cd 0c e3 0c     J.`.v...........
    2497:	f9 0c 0f 0d 25 0d 3b 0d 51 0d 68 0d 7e 0d 95 0d     ....%.;.Q.h.~...
    24a7:	ab 0d c2 0d d9 0d ef 0d 06 0e 1d 0e 34 0e 4b 0e     ............4.K.
    24b7:	62 0e 79 0e 91 0e a8 0e bf 0e d7 0e ee 0e 06 0f     b.y.............
    24c7:	1e 0f 35 0f 4d 0f 65 0f 7d 0f 95 0f ad 0f c5 0f     ..5.M.e.}.......
    24d7:	dd 0f f6 0f 0e 10 26 10 3f 10 57 10 70 10 89 10     ......&.?.W.p...
    24e7:	a1 10 ba 10 d3 10 ec 10 05 11 1e 11 37 11 50 11     ............7.P.
    24f7:	6a 11 83 11 9c 11 b6 11 cf 11 e9 11 03 12 1c 12     j...............
    2507:	36 12 50 12 6a 12 84 12 9e 12 b8 12 d3 12 ed 12     6.P.j...........
    2517:	07 13 22 13 3c 13 57 13 71 13 8c 13 a7 13 c1 13     ..".<.W.q.......
    2527:	dc 13 f7 13 12 14 2d 14 48 14 63 14 7f 14 9a 14     ......-.H.c.....
    2537:	b5 14 d1 14 ec 14 08 15 24 15 3f 15 5b 15 77 15     ........$.?.[.w.
    2547:	93 15 af 15 cb 15 e7 15 03 16 1f 16 3b 16 58 16     ............;.X.
    2557:	74 16 91 16 ad 16 ca 16 e6 16 03 17 20 17 3d 17     t........... .=.
    2567:	5a 17 77 17 94 17 b1 17 ce 17 eb 17 08 18 26 18     Z.w...........&.
    2577:	43 18 61 18 7e 18 9c 18 ba 18 d7 18 f5 18 13 19     C.a.~...........
    2587:	31 19 4f 19 6d 19 8b 19 a9 19 c7 19 e6 19 04 1a     1.O.m...........
    2597:	22 1a 41 1a 5f 1a 7e 1a 9d 1a bb 1a da 1a f9 1a     ".A._.~.........
    25a7:	18 1b 37 1b 56 1b 75 1b 94 1b b3 1b d2 1b f2 1b     ..7.V.u.........
    25b7:	11 1c 31 1c 50 1c 70 1c 8f 1c af 1c cf 1c ee 1c     ..1.P.p.........
    25c7:	0e 1d 2e 1d 4e 1d 6e 1d 8e 1d ae 1d cf 1d ef 1d     ....N.n.........
    25d7:	0f 1e 30 1e 50 1e 71 1e 91 1e b2 1e d2 1e f3 1e     ..0.P.q.........
    25e7:	14 1f 35 1f 56 1f 77 1f 98 1f b9 1f da 1f fb 1f     ..5.V.w.........
    25f7:	1d 20 3e 20 5f 20 81 20 a2 20 c4 20 e5 20 07 21     . > _ . . . . .!
    2607:	29 21 4b 21 6c 21 8e 21 b0 21 d2 21 f4 21 16 22     )!K!l!.!.!.!.!."
    2617:	39 22 5b 22 7d 22 a0 22 c2 22 e4 22 07 23 29 23     9"["}".".".".#)#
    2627:	4c 23 6f 23 92 23 b4 23 d7 23 fa 23 1d 24 40 24     L#o#.#.#.#.#.$@$
    2637:	63 24 86 24 a9 24 cd 24 f0 24 13 25 37 25 5a 25     c$.$.$.$.$.%7%Z%
    2647:	7e 25 a1 25 c5 25 e9 25 0c 26 30 26 54 26 78 26     ~%.%.%.%.&0&T&x&
    2657:	9c 26 c0 26 e4 26 08 27 2c 27 50 27 75 27 99 27     .&.&.&.','P'u'.'
    2667:	bd 27 e2 27 06 28 2b 28 4f 28 74 28 99 28 bd 28     .'.'.(+(O(t(.(.(
    2677:	e2 28 07 29 2c 29 51 29 76 29 9b 29 c0 29 e5 29     .(.),)Q)v).).).)
    2687:	0b 2a 30 2a 55 2a 7a 2a a0 2a c5 2a eb 2a 10 2b     .*0*U*z*.*.*.*.+
    2697:	36 2b 5c 2b 82 2b a7 2b cd 2b f3 2b 19 2c 3f 2c     6+\+.+.+.+.+.,?,
    26a7:	65 2c 8b 2c b1 2c d7 2c fe 2c 24 2d 4a 2d 71 2d     e,.,.,.,.,$-J-q-
    26b7:	97 2d be 2d e4 2d 0b 2e 31 2e 58 2e 7f 2e a6 2e     .-.-.-..1.X.....
    26c7:	cc 2e f3 2e 1a 2f 41 2f 68 2f 8f 2f b6 2f de 2f     ...../A/h/./././
    26d7:	05 30 2c 30 53 30 7b 30 a2 30 ca 30 f1 30 19 31     .0,0S0{0.0.0.0.1
    26e7:	40 31 68 31 90 31 b7 31 df 31 07 32 2f 32 57 32     @1h1.1.1.1.2/2W2
    26f7:	7f 32 a7 32 cf 32 f7 32 1f 33 47 33 70 33 98 33     .2.2.2.2.3G3p3.3
    2707:	c0 33 e9 33 11 34 3a 34 62 34 8b 34 b3 34 dc 34     .3.3.4:4b4.4.4.4
    2717:	05 35 2d 35 56 35 7f 35 a8 35 d1 35 fa 35 23 36     .5-5V5.5.5.5.5#6
    2727:	4c 36 75 36 9e 36 c7 36 f1 36 1a 37 43 37 6d 37     L6u6.6.6.6.7C7m7
    2737:	96 37 c0 37 e9 37 13 38 3c 38 66 38 90 38 b9 38     .7.7.7.8<8f8.8.8
    2747:	e3 38 0d 39 37 39 61 39 8b 39 b5 39 df 39 09 3a     .8.979a9.9.9.9.:
    2757:	33 3a 5d 3a 87 3a b1 3a dc 3a 06 3b 30 3b 5b 3b     3:]:.:.:.:.;0;[;
    2767:	85 3b b0 3b da 3b 05 3c 2f 3c 5a 3c 85 3c af 3c     .;.;.;.</<Z<.<.<
    2777:	da 3c 05 3d 30 3d 5b 3d 86 3d b1 3d dc 3d 07 3e     .<.=0=[=.=.=.=.>
    2787:	32 3e 5d 3e 88 3e b3 3e df 3e 0a 3f 35 3f 61 3f     2>]>.>.>.>.?5?a?
    2797:	8c 3f b8 3f e3 3f 0f 40 3a 40 66 40 91 40 bd 40     .?.?.?.@:@f@.@.@
    27a7:	e9 40 14 41 40 41 6c 41 98 41 c4 41 f0 41 1c 42     .@.A@AlA.A.A.A.B
    27b7:	48 42 74 42 a0 42 cc 42 f8 42 24 43 51 43 7d 43     HBtB.B.B.B$CQC}C
    27c7:	a9 43 d6 43 02 44 2e 44 5b 44 87 44 b4 44 e0 44     .C.C.D.D[D.D.D.D
    27d7:	0d 45 3a 45 66 45 93 45 c0 45 ed 45 19 46 46 46     .E:EfE.E.E.E.FFF
    27e7:	73 46 a0 46 cd 46 fa 46 27 47 54 47 81 47 ae 47     sF.F.F.F'GTG.G.G
    27f7:	db 47 09 48 36 48 63 48 90 48 be 48 eb 48 18 49     .G.H6HcH.H.H.H.I
    2807:	46 49 73 49 a1 49 ce 49 fc 49 29 4a 57 4a 85 4a     FIsI.I.I.I)JWJ.J
    2817:	b2 4a e0 4a 0e 4b 3c 4b 69 4b 97 4b c5 4b f3 4b     .J.J.K<KiK.K.K.K
    2827:	21 4c 4f 4c 7d 4c ab 4c d9 4c 07 4d 35 4d 63 4d     !LOL}L.L.L.M5McM
    2837:	92 4d c0 4d ee 4d 1c 4e 4b 4e 79 4e a7 4e d6 4e     .M.M.M.NKNyN.N.N
    2847:	04 4f 33 4f 61 4f 90 4f be 4f ed 4f 1b 50 4a 50     .O3OaO.O.O.O.PJP
    2857:	79 50 a7 50 d6 50 05 51 33 51 62 51 91 51 c0 51     yP.P.P.Q3QbQ.Q.Q
    2867:	ef 51 1e 52 4d 52 7c 52 ab 52 da 52 09 53 38 53     .Q.RMR|R.R.R.S8S
    2877:	67 53 96 53 c5 53 f4 53 24 54 53 54 82 54 b1 54     gS.S.S.S$TST.T.T
    2887:	e1 54 10 55 3f 55 6f 55 9e 55 ce 55 fd 55 2d 56     .T.U?UoU.U.U.U-V
    2897:	5c 56 8c 56 bb 56 eb 56 1a 57 4a 57 7a 57 a9 57     \V.V.V.V.WJWzW.W
    28a7:	d9 57 09 58 39 58 68 58 98 58 c8 58 f8 58 28 59     .W.X9XhX.X.X.X(Y
    28b7:	58 59 88 59 b8 59 e8 59 18 5a 48 5a 78 5a a8 5a     XY.Y.Y.Y.ZHZxZ.Z
    28c7:	d8 5a 08 5b 38 5b 68 5b 98 5b c9 5b f9 5b 29 5c     .Z.[8[h[.[.[.[)\
    28d7:	59 5c 8a 5c ba 5c ea 5c 1b 5d 4b 5d 7b 5d ac 5d     Y\.\.\.\.]K]{].]
    28e7:	dc 5d 0d 5e 3d 5e 6e 5e 9e 5e cf 5e ff 5e 30 5f     .].^=^n^.^.^.^0_
    28f7:	60 5f 91 5f c2 5f f2 5f 23 60 54 60 84 60 b5 60     `_._._._#`T`.`.`
    2907:	e6 60 17 61 47 61 78 61 a9 61 da 61 0b 62 3c 62     .`.aGaxa.a.a.b<b
    2917:	6c 62 9d 62 ce 62 ff 62 30 63 61 63 92 63 c3 63     lb.b.b.b0cac.c.c
    2927:	f4 63 25 64 56 64 87 64 b9 64 ea 64 1b 65 4c 65     .c%dVd.d.d.d.eLe
    2937:	7d 65 ae 65 df 65 11 66 42 66 73 66 a4 66 d6 66     }e.e.e.fBfsf.f.f
    2947:	07 67 38 67 6a 67 9b 67 cc 67 fe 67 2f 68 60 68     .g8gjg.g.g.g/h`h
    2957:	92 68 c3 68 f5 68 26 69 58 69 89 69 bb 69 ec 69     .h.h.h&iXi.i.i.i
    2967:	1e 6a 4f 6a 81 6a b2 6a e4 6a 15 6b 47 6b 79 6b     .jOj.j.j.j.kGkyk
    2977:	aa 6b dc 6b 0d 6c 3f 6c 71 6c a2 6c d4 6c 06 6d     .k.k.l?lql.l.l.m
    2987:	38 6d 69 6d 9b 6d cd 6d ff 6d 30 6e 62 6e 94 6e     8mim.m.m.m0nbn.n
    2997:	c6 6e f8 6e 29 6f 5b 6f 8d 6f bf 6f f1 6f 23 70     .n.n)o[o.o.o.o#p
    29a7:	54 70 86 70 b8 70 ea 70 1c 71 4e 71 80 71 b2 71     Tp.p.p.p.qNq.q.q
    29b7:	e4 71 16 72 48 72 7a 72 ac 72 de 72 10 73 42 73     .q.rHrzr.r.r.sBs
    29c7:	74 73 a6 73 d8 73 0a 74 3c 74 6e 74 a0 74 d2 74     ts.s.s.t<tnt.t.t
    29d7:	04 75 36 75 68 75 9a 75 cd 75 ff 75 31 76 63 76     .u6uhu.u.u.u1vcv
    29e7:	95 76 c7 76 f9 76 2b 77 5e 77 90 77 c2 77 f4 77     .v.v.v+w^w.w.w.w
    29f7:	26 78 58 78 8b 78 bd 78 ef 78 21 79 53 79 85 79     &xXx.x.x.x!ySy.y
    2a07:	b8 79 ea 79 1c 7a 4e 7a 81 7a b3 7a e5 7a 17 7b     .y.y.zNz.z.z.z.{
    2a17:	49 7b 7c 7b ae 7b e0 7b 12 7c 45 7c 77 7c a9 7c     I{|{.{.{.|E|w|.|
    2a27:	db 7c 0e 7d 40 7d 72 7d a4 7d d7 7d 09 7e 3b 7e     .|.}@}r}.}.}.~;~
    2a37:	6d 7e a0 7e d2 7e 04 7f 36 7f 69 7f 9b 7f cd 7f     m~.~.~..6.i.....

00002a47 <PM_SINE_IP>:
    2a47:	00 fd f9 f6 f3 f0 ec e9 e6 e3 df dc d9 d6 d2 cf     ................
    2a57:	00 fd fa f6 f3 f0 ed ea e6 e3 e0 dd da d7 d3 d0     ................
    2a67:	00 fd fa f7 f3 f0 ed ea e7 e4 e1 de da d7 d4 d1     ................
    2a77:	00 fd fa f7 f4 f1 ee eb e7 e4 e1 de db d8 d5 d2     ................
    2a87:	00 fd fa f7 f4 f1 ee eb e8 e5 e2 df dc d9 d6 d3     ................
    2a97:	00 fd fa f7 f4 f1 ee eb e8 e6 e3 e0 dd da d7 d4     ................
    2aa7:	00 fd fa f7 f4 f2 ef ec e9 e6 e3 e0 dd db d8 d5     ................
    2ab7:	00 fd fa f8 f5 f2 ef ec e9 e7 e4 e1 de db d9 d6     ................
    2ac7:	00 fd fa f8 f5 f2 ef ed ea e7 e4 e2 df dc d9 d7     ................
    2ad7:	00 fd fb f8 f5 f3 f0 ed ea e8 e5 e2 e0 dd da d8     ................
    2ae7:	00 fd fb f8 f5 f3 f0 ee eb e8 e6 e3 e0 de db d9     ................
    2af7:	00 fd fb f8 f6 f3 f1 ee eb e9 e6 e4 e1 df dc da     ................
    2b07:	00 fd fb f8 f6 f3 f1 ee ec e9 e7 e4 e2 df dd da     ................
    2b17:	00 fe fb f9 f6 f4 f1 ef ec ea e8 e5 e3 e0 de db     ................
    2b27:	00 fe fb f9 f6 f4 f2 ef ed eb e8 e6 e3 e1 df dc     ................
    2b37:	00 fe fb f9 f7 f4 f2 f0 ed eb e9 e7 e4 e2 e0 dd     ................
    2b47:	00 fe fb f9 f7 f5 f2 f0 ee ec e9 e7 e5 e3 e0 de     ................
    2b57:	00 fe fc f9 f7 f5 f3 f1 ee ec ea e8 e6 e4 e1 df     ................
    2b67:	00 fe fc fa f7 f5 f3 f1 ef ed eb e9 e6 e4 e2 e0     ................
    2b77:	00 fe fc fa f8 f6 f4 f2 ef ed eb e9 e7 e5 e3 e1     ................
    2b87:	00 fe fc fa f8 f6 f4 f2 f0 ee ec ea e8 e6 e4 e2     ................
    2b97:	00 fe fc fa f8 f6 f4 f2 f0 ef ed eb e9 e7 e5 e3     ................
    2ba7:	00 fe fc fa f8 f7 f5 f3 f1 ef ed eb e9 e8 e6 e4     ................
    2bb7:	00 fe fc fb f9 f7 f5 f3 f1 f0 ee ec ea e8 e7 e5     ................
    2bc7:	00 fe fc fb f9 f7 f5 f4 f2 f0 ee ed eb e9 e7 e6     ................
    2bd7:	00 fe fd fb f9 f8 f6 f4 f2 f1 ef ed ec ea e8 e7     ................
    2be7:	00 fe fd fb f9 f8 f6 f5 f3 f1 f0 ee ec eb e9 e8     ................
    2bf7:	00 fe fd fb fa f8 f7 f5 f3 f2 f0 ef ed ec ea e9     ................
    2c07:	00 fe fd fb fa f8 f7 f5 f4 f2 f1 ef ee ec eb e9     ................
    2c17:	00 ff fd fc fa f9 f7 f6 f4 f3 f2 f0 ef ed ec ea     ................
    2c27:	00 ff fd fc fa f9 f8 f6 f5 f4 f2 f1 ef ee ed eb     ................
    2c37:	00 ff fd fc fb f9 f8 f7 f5 f4 f3 f2 f0 ef ee ec     ................
    2c47:	00 ff fd fc fb fa f8 f7 f6 f5 f3 f2 f1 f0 ee ed     ................
    2c57:	00 ff fe fc fb fa f9 f8 f6 f5 f4 f3 f2 f1 ef ee     ................
    2c67:	00 ff fe fd fb fa f9 f8 f7 f6 f5 f4 f2 f1 f0 ef     ................
    2c77:	00 ff fe fd fc fb fa f9 f7 f6 f5 f4 f3 f2 f1 f0     ................
    2c87:	00 ff fe fd fc fb fa f9 f8 f7 f6 f5 f4 f3 f2 f1     ................
    2c97:	00 ff fe fd fc fb fa f9 f8 f8 f7 f6 f5 f4 f3 f2     ................
    2ca7:	00 ff fe fd fc fc fb fa f9 f8 f7 f6 f5 f5 f4 f3     ................
    2cb7:	00 ff fe fe fd fc fb fa f9 f9 f8 f7 f6 f5 f5 f4     ................
    2cc7:	00 ff fe fe fd fc fb fb fa f9 f8 f8 f7 f6 f5 f5     ................
    2cd7:	00 ff ff fe fd fd fc fb fa fa f9 f8 f8 f7 f6 f6     ................
    2ce7:	00 ff ff fe fd fd fc fc fb fa fa f9 f8 f8 f7 f7     ................
    2cf7:	00 ff ff fe fe fd fd fc fb fb fa fa f9 f9 f8 f8     ................
    2d07:	00 ff ff fe fe fd fd fc fc fb fb fa fa f9 f9 f8     ................
    2d17:	00 00 ff ff fe fe fd fd fc fc fc fb fb fa fa f9     ................
    2d27:	00 00 ff ff fe fe fe fd fd fd fc fc fb fb fb fa     ................
    2d37:	00 00 ff ff ff fe fe fe fd fd fd fd fc fc fc fb     ................
    2d47:	00 00 ff ff ff ff fe fe fe fe fd fd fd fd fc fc     ................
    2d57:	00 00 00 ff ff ff ff ff fe fe fe fe fe fe fd fd     ................
    2d67:	00 00 00 00 ff ff ff ff ff ff ff ff fe fe fe fe     ................
	...
    2d7f:	ff ff ff ff ff ff ff ff 00 00 00 00 00 00 00 00     ................
	...
    2d9f:	01 01 01 01 01 01 01 01 00 00 00 00 01 01 01 01     ................
    2daf:	01 01 01 01 02 02 02 02 00 00 00 01 01 01 01 01     ................
    2dbf:	02 02 02 02 02 02 03 03 00 00 01 01 01 01 02 02     ................
    2dcf:	02 02 03 03 03 03 04 04 00 00 01 01 01 02 02 02     ................
    2ddf:	03 03 03 03 04 04 04 05 00 00 01 01 02 02 02 03     ................
    2def:	03 03 04 04 05 05 05 06 00 00 01 01 02 02 03 03     ................
    2dff:	04 04 04 05 05 06 06 07 00 01 01 02 02 03 03 04     ................
    2e0f:	04 05 05 06 06 07 07 08 00 01 01 02 02 03 03 04     ................
    2e1f:	05 05 06 06 07 07 08 08 00 01 01 02 03 03 04 04     ................
    2e2f:	05 06 06 07 08 08 09 09 00 01 01 02 03 03 04 05     ................
    2e3f:	06 06 07 08 08 09 0a 0a 00 01 02 02 03 04 05 05     ................
    2e4f:	06 07 08 08 09 0a 0b 0b 00 01 02 02 03 04 05 06     ................
    2e5f:	07 07 08 09 0a 0b 0b 0c 00 01 02 03 04 04 05 06     ................
    2e6f:	07 08 09 0a 0b 0b 0c 0d 00 01 02 03 04 05 06 07     ................
    2e7f:	08 08 09 0a 0b 0c 0d 0e 00 01 02 03 04 05 06 07     ................
    2e8f:	08 09 0a 0b 0c 0d 0e 0f 00 01 02 03 04 05 06 07     ................
    2e9f:	09 0a 0b 0c 0d 0e 0f 10 00 01 02 03 05 06 07 08     ................
    2eaf:	09 0a 0b 0c 0e 0f 10 11 00 01 02 04 05 06 07 08     ................
    2ebf:	0a 0b 0c 0d 0e 0f 11 12 00 01 03 04 05 06 08 09     ................
    2ecf:	0a 0b 0d 0e 0f 10 12 13 00 01 03 04 05 07 08 09     ................
    2edf:	0b 0c 0d 0e 10 11 12 14 00 01 03 04 06 07 08 0a     ................
    2eef:	0b 0c 0e 0f 11 12 13 15 00 01 03 04 06 07 09 0a     ................
    2eff:	0c 0d 0e 10 11 13 14 16 00 02 03 05 06 08 09 0b     ................
    2f0f:	0c 0e 0f 11 12 14 15 17 00 02 03 05 06 08 09 0b     ................
    2f1f:	0d 0e 10 11 13 14 16 17 00 02 03 05 07 08 0a 0b     ................
    2f2f:	0d 0f 10 12 14 15 17 18 00 02 03 05 07 08 0a 0c     ................
    2f3f:	0e 0f 11 13 14 16 18 19 00 02 04 05 07 09 0b 0c     ................
    2f4f:	0e 10 12 13 15 17 19 1a 00 02 04 05 07 09 0b 0d     ................
    2f5f:	0f 10 12 14 16 18 19 1b 00 02 04 06 08 09 0b 0d     ................
    2f6f:	0f 11 13 15 17 18 1a 1c 00 02 04 06 08 0a 0c 0e     ................
    2f7f:	10 11 13 15 17 19 1b 1d 00 02 04 06 08 0a 0c 0e     ................
    2f8f:	10 12 14 16 18 1a 1c 1e 00 02 04 06 08 0a 0c 0e     ................
    2f9f:	11 13 15 17 19 1b 1d 1f 00 02 04 06 09 0b 0d 0f     ................
    2faf:	11 13 15 17 1a 1c 1e 20 00 02 04 07 09 0b 0d 0f     ....... ........
    2fbf:	12 14 16 18 1a 1c 1f 21 00 02 05 07 09 0b 0e 10     .......!........
    2fcf:	12 14 17 19 1b 1d 20 22 00 02 05 07 09 0c 0e 10     ...... "........
    2fdf:	13 15 17 19 1c 1e 20 23 00 02 05 07 0a 0c 0e 11     ...... #........
    2fef:	13 15 18 1a 1d 1f 21 24 00 02 05 07 0a 0c 0f 11     ......!$........
    2fff:	14 16 18 1b 1d 20 22 25 00 03 05 08 0a 0d 0f 12     ..... "%........
    300f:	14 17 19 1c 1e 21 23 26 00 03 05 08 0a 0d 0f 12     .....!#&........
    301f:	15 17 1a 1c 1f 21 24 26 00 03 05 08 0b 0d 10 12     .....!$&........
    302f:	15 18 1a 1d 20 22 25 27 00 03 05 08 0b 0d 10 13     .... "%'........
    303f:	16 18 1b 1e 20 23 26 28 00 03 06 08 0b 0e 11 13     .... #&(........
    304f:	16 19 1c 1e 21 24 27 29 00 03 06 08 0b 0e 11 14     ....!$')........
    305f:	17 19 1c 1f 22 25 27 2a 00 03 06 09 0c 0e 11 14     ...."%'*........
    306f:	17 1a 1d 20 23 25 28 2b 00 03 06 09 0c 0f 12 15     ... #%(+........
    307f:	18 1a 1d 20 23 26 29 2c 00 03 06 09 0c 0f 12 15     ... #&),........
    308f:	18 1b 1e 21 24 27 2a 2d 00 03 06 09 0c 0f 12 15     ...!$'*-........
    309f:	19 1c 1f 22 25 28 2b 2e 00 03 06 09 0d 10 13 16     ..."%(+.........
    30af:	19 1c 1f 22 26 29 2c 2f 00 03 06 0a 0d 10 13 16     ..."&),/........
    30bf:	1a 1d 20 23 26 29 2d 30                             .. #&)-0

000030c7 <PM_HELP_HDR_1>:
    30c7:	0d 0a 0d 0a 0d 0a 2a 2a 2a 2a 2a 2a 2a 2a 2a 2a     ......**********
    30d7:	2a 2a 0d 0a 00                                      **...

000030dc <PM_HELP_HDR_2>:
    30dc:	2a 20 43 4f 4d 4d 41 4e 44 53 20 2a 0d 0a 2a 2a     * COMMANDS *..**
    30ec:	2a 2a 2a 2a 2a 2a 2a 2a 2a 2a 0d 0a 0d 0a 00        **********.....

000030fb <PM_HELP__HASH_1>:
    30fb:	23 09 09 61 6e 79 20 74 65 78 74 20 69 73 20 74     #..any text is t
    310b:	72 61 6e 73 66 65 72 65 64 20 74 6f 20 74 68 65     ransfered to the
    311b:	20 53 49 4d 38 30 38 2e 0d 0a 00                     SIM808....

00003126 <PM_HELP_ADC_1>:
    3126:	61 64 63 3d 09 09 30 3a 20 74 75 72 6e 20 41 44     adc=..0: turn AD
    3136:	43 41 20 61 6e 64 20 41 44 43 42 20 6f 66 66 2c     CA and ADCB off,
    3146:	20 00                                                .

00003148 <PM_HELP_ADC_2>:
    3148:	31 3a 20 74 75 72 6e 20 41 44 43 41 20 61 6e 64     1: turn ADCA and
    3158:	20 41 44 43 42 20 6f 6e 2e 0d 0a 00                  ADCB on....

00003164 <PM_HELP_APRS_1>:
    3164:	61 70 72 73 3d 09 09 30 3a 20 4f 46 46 2c 20 31     aprs=..0: OFF, 1
    3174:	3a 20 4f 4e 2e 0d 0a 00                             : ON....

0000317c <PM_HELP_APRS_2>:
    317c:	09 09 63 61 6c 6c 3d 3c 73 74 72 3e 3a 20 63 61     ..call=<str>: ca
    318c:	6c 6c 73 69 67 6e 2e 0d 0a 00                       llsign....

00003196 <PM_HELP_APRS_3>:
    3196:	09 09 73 73 69 64 3d 5b 2d 5d 30 2d 31 35 3a 20     ..ssid=[-]0-15: 
    31a6:	53 53 49 44 2e 0d 0a 00                             SSID....

000031ae <PM_HELP_APRS_4>:
    31ae:	09 09 73 5f 6e 61 6d 65 3d 3c 73 74 72 3e 3a 20     ..s_name=<str>: 
    31be:	41 50 52 53 20 53 65 72 76 69 63 65 20 6e 61 6d     APRS Service nam
    31ce:	65 2e 0d 0a 00                                      e....

000031d3 <PM_HELP_APRS_5>:
    31d3:	09 09 73 5f 75 73 65 72 3d 3c 73 74 72 3e 3a 20     ..s_user=<str>: 
    31e3:	41 50 52 53 20 53 65 72 76 69 63 65 20 75 73 65     APRS Service use
    31f3:	72 20 6c 6f 67 69 6e 2e 0d 0a 00                    r login....

000031fe <PM_HELP_APRS_6>:
    31fe:	09 09 73 5f 70 77 64 3d 3c 73 74 72 3e 3a 20 41     ..s_pwd=<str>: A
    320e:	50 52 53 20 53 65 72 76 69 63 65 20 70 61 73 73     PRS Service pass
    321e:	77 6f 72 64 2e 0d 0a 00                             word....

00003226 <PM_HELP_APRS_7>:
    3226:	09 09 69 70 5f 70 72 6f 74 6f 3d 3c 73 74 72 3e     ..ip_proto=<str>
    3236:	3a 20 41 50 52 53 20 49 50 20 70 72 6f 74 6f 63     : APRS IP protoc
    3246:	6f 6c 20 28 54 43 50 2c 20 55 44 50 29 2e 0d 0a     ol (TCP, UDP)...
	...

00003257 <PM_HELP_APRS_8>:
    3257:	09 09 69 70 5f 6e 61 6d 65 3d 3c 73 74 72 3e 3a     ..ip_name=<str>:
    3267:	20 41 50 52 53 20 49 50 20 68 6f 73 74 20 6e 61      APRS IP host na
    3277:	6d 65 2e 0d 0a 00                                   me....

0000327d <PM_HELP_APRS_9>:
    327d:	09 09 69 70 5f 70 6f 72 74 3d 30 2d 36 35 35 33     ..ip_port=0-6553
    328d:	35 3a 20 41 50 52 53 20 49 50 20 70 6f 72 74 2e     5: APRS IP port.
    329d:	0d 0a 00                                            ...

000032a0 <PM_HELP_APRS_10>:
    32a0:	09 09 68 5f 75 73 65 72 3d 3c 73 74 72 3e 3a 20     ..h_user=<str>: 
    32b0:	41 50 52 53 20 48 6f 73 74 20 75 73 65 72 20 6c     APRS Host user l
    32c0:	6f 67 69 6e 2e 0d 0a 00                             ogin....

000032c8 <PM_HELP_APRS_11>:
    32c8:	09 09 68 5f 70 77 64 3d 3c 73 74 72 3e 3a 20 41     ..h_pwd=<str>: A
    32d8:	50 52 53 20 48 6f 73 74 20 70 61 73 73 77 6f 72     PRS Host passwor
    32e8:	64 2e 0d 0a 00                                      d....

000032ed <PM_HELP_AT_1>:
    32ed:	41 54 09 09 43 4d 44 20 74 6f 20 73 65 6e 64 20     AT..CMD to send 
    32fd:	74 6f 20 74 68 65 20 53 49 4d 38 30 38 2e 0d 0a     to the SIM808...
	...

0000330e <PM_HELP_BIAS_1>:
    330e:	62 69 61 73 3d 09 09 30 2d 36 33 3a 20 62 69 61     bias=..0-63: bia
    331e:	73 20 76 6f 6c 74 61 67 65 20 00                    s voltage .

00003329 <PM_HELP_BIAS_2>:
    3329:	66 6f 72 20 4c 43 44 20 63 6f 6e 74 72 61 73 74     for LCD contrast
    3339:	2e 0d 0a 00                                         ....

0000333d <PM_HELP_BL_1>:
    333d:	62 6c 3d 09 09 30 2d 32 35 35 3a 20 62 61 63 6b     bl=..0-255: back
    334d:	6c 69 67 68 74 20 50 57 4d 2c 20 00                 light PWM, .

00003359 <PM_HELP_BL_2>:
    3359:	2d 31 3a 20 41 55 54 4f 2c 20 2d 32 3a 20 54 55     -1: AUTO, -2: TU
    3369:	52 4e 4c 49 47 48 54 20 73 70 65 63 69 61 6c 2e     RNLIGHT special.
    3379:	0d 0a 00                                            ...

0000337c <PM_HELP_CAL_1>:
    337c:	63 61 6c 3d 09 09 64 65 66 61 75 6c 74 73 3a 20     cal=..defaults: 
    338c:	73 61 76 65 20 64 65 66 61 75 6c 74 20 76 61 6c     save default val
    339c:	75 65 73 20 00                                      ues .

000033a1 <PM_HELP_CAL_2>:
    33a1:	74 6f 20 45 45 50 52 4f 4d 2e 0d 0a 00              to EEPROM....

000033ae <PM_HELP_CAL_3>:
    33ae:	09 09 61 63 63 65 6c 78 3a 20 58 2d 61 78 69 73     ..accelx: X-axis
    33be:	20 31 67 20 66 61 63 74 2d 63 61 6c 2c 20 59 2f      1g fact-cal, Y/
    33ce:	5a 20 6f 66 66 73 65 74 2d 63 61 6c 2e 0d 0a 00     Z offset-cal....

000033de <PM_HELP_CAL_4>:
    33de:	09 09 61 63 63 65 6c 79 3a 20 59 2d 61 78 69 73     ..accely: Y-axis
    33ee:	20 31 67 20 66 61 63 74 2d 63 61 6c 2c 20 58 2f      1g fact-cal, X/
    33fe:	5a 20 6f 66 66 73 65 74 2d 63 61 6c 2e 0d 0a 00     Z offset-cal....

0000340e <PM_HELP_CAL_5>:
    340e:	09 09 61 63 63 65 6c 7a 3a 20 5a 2d 61 78 69 73     ..accelz: Z-axis
    341e:	20 31 67 20 66 61 63 74 2d 63 61 6c 2c 20 58 2f      1g fact-cal, X/
    342e:	59 20 6f 66 66 73 65 74 2d 63 61 6c 2e 0d 0a 00     Y offset-cal....

0000343e <PM_HELP_CAL_6>:
    343e:	09 09 67 79 72 6f 3a 20 72 65 64 75 63 65 20 47     ..gyro: reduce G
    344e:	59 52 4f 20 6f 66 66 73 65 74 20 65 72 72 6f 72     YRO offset error
    345e:	73 2e 0d 0a 00                                      s....

00003463 <PM_HELP_DAC_1>:
    3463:	64 61 63 3d 09 09 30 3a 20 74 75 72 6e 20 44 41     dac=..0: turn DA
    3473:	43 42 20 6f 66 66 2c 20 00                          CB off, .

0000347c <PM_HELP_DAC_2>:
    347c:	31 3a 20 74 75 72 6e 20 44 41 43 42 20 6f 6e 2e     1: turn DACB on.
    348c:	0d 0a 00                                            ...

0000348f <PM_HELP_DDS_1>:
    348f:	64 64 73 3d 61 2c 62 2c 63 09 61 3a 20 44 44 53     dds=a,b,c.a: DDS
    349f:	30 20 66 72 65 71 75 65 6e 63 79 20 6d 48 7a 2c     0 frequency mHz,
    34af:	20 00                                                .

000034b1 <PM_HELP_DDS_2>:
    34b1:	62 3a 20 44 44 53 31 20 6d 48 7a 2c 20 00           b: DDS1 mHz, .

000034bf <PM_HELP_DDS_3>:
    34bf:	63 3a 20 73 74 61 72 74 69 6e 67 20 70 68 61 73     c: starting phas
    34cf:	65 20 6f 66 20 44 44 53 31 2d 44 44 53 30 20 64     e of DDS1-DDS0 d
    34df:	65 67 2e 0d 0a 00                                   eg....

000034e5 <PM_HELP_EB_1>:
    34e5:	65 62 3d 09 09 30 3a 20 65 72 72 6f 72 20 62 65     eb=..0: error be
    34f5:	65 70 20 4f 46 46 2c 20 31 3a 20 4f 4e 2e 0d 0a     ep OFF, 1: ON...
	...

00003506 <PM_HELP_ENV_T_1>:
    3506:	65 6e 76 5f 74 3d 09 09 74 65 6d 70 3a 20 65 6e     env_t=..temp: en
    3516:	76 69 72 6f 6e 6d 65 6e 74 20 74 65 6d 70 20 69     vironment temp i
    3526:	6e 20 64 65 67 43 2e 0d 0a 00                       n degC....

00003530 <PM_HELP_GSM_1>:
    3530:	67 73 6d 3d 09 09 30 3a 20 4f 46 46 2c 20 31 3a     gsm=..0: OFF, 1:
    3540:	20 4f 4e 2e 0d 0a 00                                 ON....

00003547 <PM_HELP_GSM_2>:
    3547:	09 09 61 70 72 73 3d 30 3a 20 41 50 52 53 20 76     ..aprs=0: APRS v
    3557:	69 61 20 47 53 4d 20 4f 46 46 2c 20 31 3a 20 4f     ia GSM OFF, 1: O
    3567:	4e 2e 0d 0a 00                                      N....

0000356c <PM_HELP_GSM_3>:
    356c:	09 09 70 69 6e 3d 3c 70 69 6e 3e 3a 20 74 68 65     ..pin=<pin>: the
    357c:	20 50 49 4e 20 6f 66 20 74 68 65 20 47 53 4d 20      PIN of the GSM 
    358c:	73 6d 61 72 74 20 63 61 72 64 2e 0d 0a 00           smart card....

0000359a <PM_HELP_HELP_1>:
    359a:	68 65 6c 70 09 09 54 68 69 73 20 69 6e 66 6f 72     help..This infor
    35aa:	6d 61 74 69 6f 6e 20 70 61 67 65 20 00              mation page .

000035b7 <PM_HELP_HELP_2>:
    35b7:	61 62 6f 75 74 20 61 6c 6c 20 61 76 61 69 6c 61     about all availa
    35c7:	62 6c 65 20 63 6f 6d 6d 61 6e 64 73 2e 0d 0a 00     ble commands....

000035d7 <PM_HELP_INFO_1>:
    35d7:	69 6e 66 6f 3d 09 09 30 2d 32 35 35 3a 20 28 62     info=..0-255: (b
    35e7:	69 74 6d 61 73 6b 29 20 2d 2d 3e 20 30 3a 20 4f     itmask) --> 0: O
    35f7:	46 46 2c 0d 0a 00                                   FF,...

000035fd <PM_HELP_INFO_2>:
    35fd:	09 09 2d 20 30 78 30 31 3a 20 41 54 78 6d 65 67     ..- 0x01: ATxmeg
    360d:	61 2e 0d 0a 00                                      a....

00003612 <PM_HELP_INFO_3>:
    3612:	09 09 2d 20 30 78 30 32 3a 20 53 49 4d 38 30 38     ..- 0x02: SIM808
    3622:	2e 0d 0a 00                                         ....

00003626 <PM_HELP_INFO_4>:
    3626:	09 09 2d 20 30 78 30 34 3a 20 31 50 50 53 2f 50     ..- 0x04: 1PPS/P
    3636:	4c 4c 2e 0d 0a 00                                   LL....

0000363c <PM_HELP_KB_1>:
    363c:	6b 62 3d 09 09 30 3a 20 6b 65 79 20 62 65 65 70     kb=..0: key beep
    364c:	20 4f 46 46 2c 20 31 3a 20 4f 4e 2e 0d 0a 00         OFF, 1: ON....

0000365b <PM_HELP_PT_1>:
    365b:	70 74 3d 09 09 30 3a 20 70 69 74 63 68 20 74 6f     pt=..0: pitch to
    366b:	6e 65 20 4f 46 46 2c 20 00                          ne OFF, .

00003674 <PM_HELP_PT_2>:
    3674:	31 3a 20 74 75 72 6e 20 73 70 65 65 64 2c 20 32     1: turn speed, 2
    3684:	3a 20 76 61 72 69 6f 6d 65 74 65 72 2e 0d 0a 00     : variometer....

00003694 <PM_HELP_QNH_AUTO_1>:
    3694:	71 6e 68 3d 09 09 61 75 74 6f 3a 20 68 65 69 67     qnh=..auto: heig
    36a4:	68 74 20 69 73 20 74 61 6b 65 6e 20 66 72 6f 6d     ht is taken from
    36b4:	20 47 50 53 2e 0d 0a 00                              GPS....

000036bc <PM_HELP_QNH_M_1>:
    36bc:	71 6e 68 5f 6d 3d 09 09 68 65 69 67 68 74 3a 20     qnh_m=..height: 
    36cc:	66 69 78 65 64 20 76 61 6c 75 65 20 69 6e 20 6d     fixed value in m
    36dc:	65 74 65 72 73 2e 0d 0a 00                          eters....

000036e5 <PM_HELP_RESET_1>:
    36e5:	72 65 73 65 74 3d 09 09 31 3a 20 72 65 62 6f 6f     reset=..1: reboo
    36f5:	74 20 41 4c 4c 2e 0d 0a 00                          t ALL....

000036fe <PM_HELP_SHUT_1>:
    36fe:	73 68 75 74 09 09 53 68 75 74 64 6f 77 6e 20 74     shut..Shutdown t
    370e:	68 69 73 20 64 65 76 69 63 65 2e 0d 0a 00           his device....

0000371c <PM_HELP_XO_1>:
    371c:	78 6f 3d 09 09 30 2d 36 35 35 33 35 3a 20 56 43     xo=..0-65535: VC
    372c:	54 43 58 4f 20 70 75 6c 6c 20 76 6f 6c 74 61 67     TCXO pull voltag
    373c:	65 2c 20 00                                         e, .

00003740 <PM_HELP_XO_2>:
    3740:	2d 31 3a 20 50 4c 4c 20 4f 4e 2e 0d 0a 00           -1: PLL ON....

0000374e <PM_IP_CMD_NewLine>:
    374e:	0d 0a 00                                            ...

00003751 <PM_IP_CMD_CmdLine>:
    3751:	0d 0a 3e 20 00                                      ..> .

00003756 <PM_IP_CMD_adc>:
    3756:	61 64 63 3d 00                                      adc=.

0000375b <PM_IP_CMD_aprs_num>:
    375b:	61 70 72 73 3d 00                                   aprs=.

00003761 <PM_IP_CMD_aprs_call>:
    3761:	61 70 72 73 3d 63 61 6c 6c 3d 00                    aprs=call=.

0000376c <PM_IP_CMD_aprs_ssid>:
    376c:	61 70 72 73 3d 73 73 69 64 3d 00                    aprs=ssid=.

00003777 <PM_IP_CMD_aprs_link_name>:
    3777:	61 70 72 73 3d 73 5f 6e 61 6d 65 3d 00              aprs=s_name=.

00003784 <PM_IP_CMD_aprs_link_user>:
    3784:	61 70 72 73 3d 73 5f 75 73 65 72 3d 00              aprs=s_user=.

00003791 <PM_IP_CMD_aprs_link_pwd>:
    3791:	61 70 72 73 3d 73 5f 70 77 64 3d 00                 aprs=s_pwd=.

0000379d <PM_IP_CMD_aprs_ip_proto>:
    379d:	61 70 72 73 3d 69 70 5f 70 72 6f 74 6f 3d 00        aprs=ip_proto=.

000037ac <PM_IP_CMD_aprs_ip_name>:
    37ac:	61 70 72 73 3d 69 70 5f 6e 61 6d 65 3d 00           aprs=ip_name=.

000037ba <PM_IP_CMD_aprs_ip_port>:
    37ba:	61 70 72 73 3d 69 70 5f 70 6f 72 74 3d 00           aprs=ip_port=.

000037c8 <PM_IP_CMD_aprs_user>:
    37c8:	61 70 72 73 3d 75 73 65 72 3d 00                    aprs=user=.

000037d3 <PM_IP_CMD_aprs_pwd>:
    37d3:	61 70 72 73 3d 70 77 64 3d 00                       aprs=pwd=.

000037dd <PM_IP_CMD_AT>:
    37dd:	41 54 00                                            AT.

000037e0 <PM_IP_CMD_A_slash>:
    37e0:	41 2f 00                                            A/.

000037e3 <PM_IP_CMD_bias>:
    37e3:	62 69 61 73 3d 00                                   bias=.

000037e9 <PM_IP_CMD_bl>:
    37e9:	62 6c 3d 00                                         bl=.

000037ed <PM_IP_CMD_cal_accelx>:
    37ed:	63 61 6c 3d 61 63 63 65 6c 78 00                    cal=accelx.

000037f8 <PM_IP_CMD_cal_accely>:
    37f8:	63 61 6c 3d 61 63 63 65 6c 79 00                    cal=accely.

00003803 <PM_IP_CMD_cal_accelz>:
    3803:	63 61 6c 3d 61 63 63 65 6c 7a 00                    cal=accelz.

0000380e <PM_IP_CMD_cal_defaults>:
    380e:	63 61 6c 3d 64 65 66 61 75 6c 74 73 00              cal=defaults.

0000381b <PM_IP_CMD_cal_gyro>:
    381b:	63 61 6c 3d 67 79 72 6f 00                          cal=gyro.

00003824 <PM_IP_CMD_dac>:
    3824:	64 61 63 3d 00                                      dac=.

00003829 <PM_IP_CMD_dds>:
    3829:	64 64 73 3d 00                                      dds=.

0000382e <PM_IP_CMD_eb>:
    382e:	65 62 3d 00                                         eb=.

00003832 <PM_IP_CMD_env_t>:
    3832:	65 6e 76 5f 74 3d 00                                env_t=.

00003839 <PM_IP_CMD_gsm_num>:
    3839:	67 73 6d 3d 00                                      gsm=.

0000383e <PM_IP_CMD_gsm_aprs>:
    383e:	67 73 6d 3d 61 70 72 73 3d 00                       gsm=aprs=.

00003848 <PM_IP_CMD_gsm_pin>:
    3848:	67 73 6d 3d 70 69 6e 3d 00                          gsm=pin=.

00003851 <PM_IP_CMD_help>:
    3851:	68 65 6c 70 00                                      help.

00003856 <PM_IP_CMD_info>:
    3856:	69 6e 66 6f 3d 00                                   info=.

0000385c <PM_IP_CMD_kb>:
    385c:	6b 62 3d 00                                         kb=.

00003860 <PM_IP_CMD_pt>:
    3860:	70 74 3d 00                                         pt=.

00003864 <PM_IP_CMD_qnh_auto>:
    3864:	71 6e 68 3d 61 75 74 6f 00                          qnh=auto.

0000386d <PM_IP_CMD_qnh_m>:
    386d:	71 6e 68 5f 6d 3d 00                                qnh_m=.

00003874 <PM_IP_CMD_reset>:
    3874:	72 65 73 65 74 3d 00                                reset=.

0000387b <PM_IP_CMD_shut>:
    387b:	73 68 75 74 00                                      shut.

00003880 <PM_IP_CMD_xo>:
    3880:	78 6f 3d 00                                         xo=.

00003884 <PM_UNKNOWN_01>:
    3884:	0d 0a 3f 3f 3f 20 75 6e 6b 6e 6f 77 6e 20 63 6f     ..??? unknown co
    3894:	6d 6d 61 6e 64 20 2d 20 66 6f 72 20 61 73 73 69     mmand - for assi
    38a4:	73 74 61 6e 63 65 20 65 6e 74 65 72 20 20 68 65     stance enter  he
    38b4:	6c 70 0d 0a 00                                      lp...

000038b9 <PM_FORMAT_02LD>:
    38b9:	25 30 32 6c 64 00                                   %02ld.

000038bf <PM_FORMAT_03LD>:
    38bf:	25 30 33 6c 64 00                                   %03ld.

000038c5 <PM_FORMAT_4LD>:
    38c5:	25 34 6c 64 00                                      %4ld.

000038ca <PM_FORMAT_4F1>:
    38ca:	25 34 2e 31 66 00                                   %4.1f.

000038d0 <PM_FORMAT_5F1>:
    38d0:	25 35 2e 31 66 00                                   %5.1f.

000038d6 <PM_FORMAT_5F3>:
    38d6:	25 35 2e 33 66 00                                   %5.3f.

000038dc <PM_FORMAT_05LD>:
    38dc:	25 30 35 6c 64 00                                   %05ld.

000038e2 <PM_FORMAT_05F2>:
    38e2:	25 30 35 2e 32 66 00                                %05.2f.

000038e9 <PM_FORMAT_07F2>:
    38e9:	25 30 37 2e 32 66 00                                %07.2f.

000038f0 <PM_FORMAT_KMPH>:
    38f0:	6b 6d 68 00                                         kmh.

000038f4 <PM_TWI1_INIT_HYGRO_01>:
    38f4:	0d 0a 54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 48     ..TWI-onboard: H
    3904:	79 67 72 6f 20 53 48 54 33 31 2d 44 49 53 20 2d     ygro SHT31-DIS -
    3914:	20 49 32 43 20 61 64 64 72 65 73 73 3a 20 30 78      I2C address: 0x
    3924:	25 30 32 58 0d 0a 00                                %02X...

0000392b <PM_TWI1_INIT_HYGRO_02>:
    392b:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 48 79 67     TWI-onboard: Hyg
    393b:	72 6f 20 53 48 54 33 31 2d 44 49 53 20 2d 20 20     ro SHT31-DIS -  
    394b:	20 61 64 64 72 65 73 73 20 4e 41 43 4b 20 2f 20      address NACK / 
    395b:	27 62 72 65 61 6b 27 20 62 61 64 20 72 65 73 70     'break' bad resp
    396b:	6f 6e 73 65 0d 0a 00                                onse...

00003972 <PM_TWI1_INIT_HYGRO_03>:
    3972:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 48 79 67     TWI-onboard: Hyg
    3982:	72 6f 20 53 48 54 33 31 2d 44 49 53 20 2d 20 20     ro SHT31-DIS -  
    3992:	20 73 74 61 74 75 73 3a 20 30 78 25 30 32 58 0d      status: 0x%02X.
    39a2:	0a 00                                               ..

000039a4 <PM_TWI1_INIT_HYGRO_04>:
    39a4:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 49 4e     TWI-onboard:  IN
    39b4:	49 54 20 73 75 63 63 65 73 73 2e 0d 0a 00           IT success....

000039c2 <PM_TWI1_INIT_HYGRO_05>:
    39c2:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 2e 2e     TWI-onboard:  ..
    39d2:	2e 20 64 65 76 69 63 65 20 6e 6f 74 20 6f 6e 20     . device not on 
    39e2:	62 6f 61 72 64 2e 20 28 73 63 3d 25 64 29 0d 0a     board. (sc=%d)..
	...

000039f3 <PM_TWI1_INIT_ONBOARD_HYGRO_OK>:
    39f3:	49 6e 69 74 3a 20 48 79 67 72 6f 20 73 75 63 63     Init: Hygro succ
    3a03:	65 73 73 00                                         ess.

00003a07 <PM_TWI1_INIT_GYRO_01>:
    3a07:	0d 0a 54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 47     ..TWI-onboard: G
    3a17:	79 72 6f 20 4d 50 55 2d 39 32 35 30 20 2d 20 49     yro MPU-9250 - I
    3a27:	32 43 20 61 64 64 72 65 73 73 3a 20 30 78 25 30     2C address: 0x%0
    3a37:	32 58 2c 20 30 78 25 30 32 58 0d 0a 00              2X, 0x%02X...

00003a44 <PM_TWI1_INIT_GYRO_02>:
    3a44:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 47 79 72     TWI-onboard: Gyr
    3a54:	6f 20 4d 50 55 2d 39 32 35 30 20 20 20 2d 20 20     o MPU-9250   -  
    3a64:	20 27 72 65 73 65 74 20 31 27 20 62 61 64 20 72      'reset 1' bad r
    3a74:	65 73 70 6f 6e 73 65 0d 0a 00                       esponse...

00003a7e <PM_TWI1_INIT_GYRO_03>:
    3a7e:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 47 79 72     TWI-onboard: Gyr
    3a8e:	6f 20 4d 50 55 2d 39 32 35 30 20 2d 20 20 20 20     o MPU-9250 -    
    3a9e:	20 76 65 72 73 69 6f 6e 3a 20 30 78 25 30 32 58      version: 0x%02X
    3aae:	2c 20 30 78 25 30 32 58 0d 0a 00                    , 0x%02X...

00003ab9 <PM_TWI1_INIT_GYRO_04>:
    3ab9:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 49 4e     TWI-onboard:  IN
    3ac9:	49 54 20 73 75 63 63 65 73 73 2e 0d 0a 00           IT success....

00003ad7 <PM_TWI1_INIT_GYRO_05>:
    3ad7:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 2e 2e     TWI-onboard:  ..
    3ae7:	2e 20 64 65 76 69 63 65 20 6e 6f 74 20 6f 6e 20     . device not on 
    3af7:	62 6f 61 72 64 2e 20 28 73 63 3d 25 64 29 0d 0a     board. (sc=%d)..
	...

00003b08 <PM_TWI1_INIT_ONBOARD_GYRO_OK>:
    3b08:	49 6e 69 74 3a 20 47 79 72 6f 20 20 73 75 63 63     Init: Gyro  succ
    3b18:	65 73 73 00                                         ess.

00003b1c <PM_TWI1_INIT_BARO_01>:
    3b1c:	0d 0a 54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 42     ..TWI-onboard: B
    3b2c:	61 72 6f 20 4d 53 35 36 30 37 30 32 42 41 30 33     aro MS560702BA03
    3b3c:	2d 35 30 20 2d 20 49 32 43 20 61 64 64 72 65 73     -50 - I2C addres
    3b4c:	73 3a 20 30 78 25 30 32 58 0d 0a 00                 s: 0x%02X...

00003b58 <PM_TWI1_INIT_BARO_02>:
    3b58:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 42 41     TWI-onboard:  BA
    3b68:	44 20 72 65 61 64 69 6e 67 20 73 65 72 69 61 6c     D reading serial
    3b78:	2f 43 52 43 20 77 6f 72 64 2e 20 28 73 63 3d 25     /CRC word. (sc=%
    3b88:	64 29 0d 0a 00                                      d)...

00003b8d <PM_TWI1_INIT_BARO_03>:
    3b8d:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 42 61 72     TWI-onboard: Bar
    3b9d:	6f 20 4d 53 35 36 30 37 30 32 42 41 30 33 2d 35     o MS560702BA03-5
    3bad:	30 20 2d 20 20 20 20 20 73 65 72 69 61 6c 23 3a     0 -     serial#:
    3bbd:	20 25 64 0d 0a 00                                    %d...

00003bc3 <PM_TWI1_INIT_BARO_04>:
    3bc3:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 42 41     TWI-onboard:  BA
    3bd3:	44 20 72 65 61 64 69 6e 67 20 50 52 4f 4d 20 61     D reading PROM a
    3be3:	64 64 72 65 73 73 20 25 64 2e 20 28 73 63 3d 25     ddress %d. (sc=%
    3bf3:	64 29 0d 0a 00                                      d)...

00003bf8 <PM_TWI1_INIT_BARO_05>:
    3bf8:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 49 4e     TWI-onboard:  IN
    3c08:	49 54 20 73 75 63 63 65 73 73 2e 0d 0a 00           IT success....

00003c16 <PM_TWI1_INIT_BARO_06>:
    3c16:	54 57 49 2d 6f 6e 62 6f 61 72 64 3a 20 20 2e 2e     TWI-onboard:  ..
    3c26:	2e 20 64 65 76 69 63 65 20 6e 6f 74 20 6f 6e 20     . device not on 
    3c36:	62 6f 61 72 64 2e 20 28 73 63 3d 25 64 29 0d 0a     board. (sc=%d)..
	...

00003c47 <PM_TWI1_INIT_ONBOARD_BARO_OK>:
    3c47:	49 6e 69 74 3a 20 42 61 72 6f 20 20 73 75 63 63     Init: Baro  succ
    3c57:	65 73 73 00                                         ess.

00003c5b <PM_TWI1_INIT_ONBOARD_01>:
    3c5b:	2d 2d 2d 2d 2d 2d 2d 2d 2d 2d 2d 0d 0a 0d 0a 00     -----------.....

00003c6b <PM_TWIHEADER_FINDMESAT>:
    3c6b:	46 69 6e 64 4d 65 53 41 54 00                       FindMeSAT.

00003c75 <PM_TWIHEADER_BY_DF4IAH>:
    3c75:	62 79 20 44 46 34 49 41 48 00                       by DF4IAH.

00003c7f <PM_TWIINIT_DATE_TIME>:
    3c7f:	20 20 20 20 2d 20 20 2d 20 20 20 20 20 3a 20 20         -  -     :  
    3c8f:	3a 20 20 20 55 54 43 00                             :   UTC.

00003c97 <PM_TWIINIT_MP_TEMP>:
    3c97:	6d 50 20 54 65 6d 70 20 3d 00                       mP Temp =.

00003ca1 <PM_TWIINIT_MP_UUSB>:
    3ca1:	55 75 73 62 20 3d 00                                Uusb =.

00003ca8 <PM_TWIINIT_MP_UBAT>:
    3ca8:	55 62 61 74 20 3d 00                                Ubat =.

00003caf <PM_TWIINIT_MP_UVCTCXO>:
    3caf:	55 76 63 74 63 78 6f 20 3d 00                       Uvctcxo =.

00003cb9 <PM_TWIINIT_ENV_TEMP>:
    3cb9:	45 6e 76 54 65 6d 70 20 3d 00                       EnvTemp =.

00003cc3 <PM_TWIINIT_ENV_RELH>:
    3cc3:	45 6e 76 52 65 6c 48 20 3d 00                       EnvRelH =.

00003ccd <PM_TWIINIT_DP_TEMP>:
    3ccd:	44 50 5f 54 65 6d 70 20 3d 00                       DP_Temp =.

00003cd7 <PM_TWIINIT_QNH>:
    3cd7:	51 4e 48 20 68 50 61 20 3d 00                       QNH hPa =.

00003ce1 <PM_TWIINIT_C>:
    3ce1:	43 00                                               C.

00003ce3 <PM_TWIINIT_V>:
    3ce3:	56 00                                               V.

00003ce5 <PM_TWIINIT_P100>:
    3ce5:	25 00                                               %.

00003ce7 <PM_TWIINIT_GX>:
    3ce7:	47 78 00                                            Gx.

00003cea <PM_TWIINIT_GY>:
    3cea:	47 79 00                                            Gy.

00003ced <PM_TWIINIT_GZ>:
    3ced:	47 7a 00                                            Gz.

00003cf0 <PM_TWIINIT_MAGNETICS>:
    3cf0:	4d 61 67 6e 65 74 69 63 73 00                       Magnetics.

00003cfa <PM_TWIINIT_ACCEL>:
    3cfa:	41 63 63 65 6c 2e 00                                Accel..

00003d01 <PM_APRS_TX_HTTP_L1>:
    3d01:	50 4f 53 54 20 2f 20 48 54 54 50 2f 31 2e 31 0d     POST / HTTP/1.1.
    3d11:	0a 00                                               ..

00003d13 <PM_APRS_TX_HTTP_L2>:
    3d13:	43 6f 6e 74 65 6e 74 2d 4c 65 6e 67 74 68 3a 20     Content-Length: 
    3d23:	25 64 0d 0a 00                                      %d...

00003d28 <PM_APRS_TX_HTTP_L3>:
    3d28:	43 6f 6e 74 65 6e 74 2d 54 79 70 65 3a 20 61 70     Content-Type: ap
    3d38:	70 6c 69 63 61 74 69 6f 6e 2f 6f 63 74 65 74 2d     plication/octet-
    3d48:	73 74 72 65 61 6d 0d 0a 00                          stream...

00003d51 <PM_APRS_TX_HTTP_L4>:
    3d51:	41 63 63 65 70 74 2d 54 79 70 65 3a 20 74 65 78     Accept-Type: tex
    3d61:	74 2f 70 6c 61 69 6e 0d 0a 0d 0a 00                 t/plain.....

00003d6d <PM_APRS_TX_LOGIN>:
    3d6d:	75 73 65 72 20 25 73 20 70 61 73 73 20 25 73 20     user %s pass %s 
    3d7d:	76 65 72 73 20 25 73 20 25 73 0d 0a 00              vers %s %s...

00003d8a <PM_APRS_TX_FORWARD>:
    3d8a:	25 73 25 73 3e 41 50 52 53 2c 54 43 50 49 50 2a     %s%s>APRS,TCPIP*
    3d9a:	3a 00                                               :.

00003d9c <PM_APRS_TX_POS>:
    3d9c:	21 25 30 32 64 25 35 2e 32 66 25 63 25 63 25 30     !%02d%5.2f%c%c%0
    3dac:	33 64 25 35 2e 32 66 25 63 25 63 25 30 33 64 2f     3d%5.2f%c%c%03d/
    3dbc:	25 30 33 64 00                                      %03d.

00003dc1 <PM_APRS_TX_N1>:
    3dc1:	25 63 47 78 3d 25 2b 30 36 2e 31 66 64 20 47 79     %cGx=%+06.1fd Gy
    3dd1:	3d 25 2b 30 36 2e 31 66 64 20 47 7a 3d 25 2b 30     =%+06.1fd Gz=%+0
    3de1:	36 2e 31 66 64 00                                   6.1fd.

00003de7 <PM_APRS_TX_N2>:
    3de7:	25 63 41 78 3d 25 2b 36 2e 33 66 67 20 41 79 3d     %cAx=%+6.3fg Ay=
    3df7:	25 2b 36 2e 33 66 67 20 41 7a 3d 25 2b 36 2e 33     %+6.3fg Az=%+6.3
    3e07:	66 67 00                                            fg.

00003e0a <PM_APRS_TX_N3>:
    3e0a:	25 63 4d 78 3d 25 2b 36 2e 31 66 75 54 20 4d 79     %cMx=%+6.1fuT My
    3e1a:	3d 25 2b 36 2e 31 66 75 54 20 4d 7a 3d 25 2b 36     =%+6.1fuT Mz=%+6
    3e2a:	2e 31 66 75 54 00                                   .1fuT.

00003e30 <PM_APRS_TX_N4>:
    3e30:	25 63 2f 41 3d 25 30 36 6c 64 20 44 50 3d 25 2b     %c/A=%06ld DP=%+
    3e40:	35 2e 32 66 43 20 51 4e 48 3d 25 37 2e 32 66 68     5.2fC QNH=%7.2fh
    3e50:	50 61 00                                            Pa.

00003e53 <PM_APRS_TX_MSGEND>:
    3e53:	0d 0a 00                                            ...

00003e56 <PM_GSM_IP_PROTO_TCP_STR>:
    3e56:	54 43 50 00                                         TCP.

00003e5a <PM_GSM_IP_PROTO_UDP_STR>:
    3e5a:	55 44 50 00                                         UDP.

00003e5e <PM_DEBUG_MAIN_1PPS_1>:
    3e5e:	44 45 42 55 47 5f 4d 41 49 4e 5f 31 50 50 53 3a     DEBUG_MAIN_1PPS:
    3e6e:	20 64 69 66 66 3d 25 2b 30 34 64 2c 20 6c 61 73      diff=%+04d, las
    3e7e:	74 5f 61 64 6a 75 73 74 3d 25 64 2c 20 69 6e 53     t_adjust=%d, inS
    3e8e:	70 61 6e 3d 25 64 2c 20 00                          pan=%d, .

00003e97 <PM_DEBUG_MAIN_1PPS_2>:
    3e97:	64 6f 55 70 64 61 74 65 3d 25 64 2c 20 6f 75 74     doUpdate=%d, out
    3ea7:	4f 66 53 79 6e 63 3d 25 64 0d 0a 00 00              OfSync=%d....

00003eb4 <__ctors_end>:
    3eb4:	11 24       	eor	r1, r1
    3eb6:	1f be       	out	0x3f, r1	; 63
    3eb8:	cf ef       	ldi	r28, 0xFF	; 255
    3eba:	cd bf       	out	0x3d, r28	; 61
    3ebc:	df e5       	ldi	r29, 0x5F	; 95
    3ebe:	de bf       	out	0x3e, r29	; 62
    3ec0:	00 e0       	ldi	r16, 0x00	; 0
    3ec2:	0c bf       	out	0x3c, r16	; 60

00003ec4 <__do_copy_data>:
    3ec4:	13 e2       	ldi	r17, 0x23	; 35
    3ec6:	a0 e0       	ldi	r26, 0x00	; 0
    3ec8:	b0 e2       	ldi	r27, 0x20	; 32
    3eca:	e0 eb       	ldi	r30, 0xB0	; 176
    3ecc:	f5 e7       	ldi	r31, 0x75	; 117
    3ece:	02 e0       	ldi	r16, 0x02	; 2
    3ed0:	0b bf       	out	0x3b, r16	; 59
    3ed2:	02 c0       	rjmp	.+4      	; 0x3ed8 <__do_copy_data+0x14>
    3ed4:	07 90       	elpm	r0, Z+
    3ed6:	0d 92       	st	X+, r0
    3ed8:	a4 30       	cpi	r26, 0x04	; 4
    3eda:	b1 07       	cpc	r27, r17
    3edc:	d9 f7       	brne	.-10     	; 0x3ed4 <__do_copy_data+0x10>

00003ede <__do_clear_bss>:
    3ede:	23 e3       	ldi	r18, 0x33	; 51
    3ee0:	a4 e0       	ldi	r26, 0x04	; 4
    3ee2:	b3 e2       	ldi	r27, 0x23	; 35
    3ee4:	01 c0       	rjmp	.+2      	; 0x3ee8 <.do_clear_bss_start>

00003ee6 <.do_clear_bss_loop>:
    3ee6:	1d 92       	st	X+, r1

00003ee8 <.do_clear_bss_start>:
    3ee8:	a3 33       	cpi	r26, 0x33	; 51
    3eea:	b2 07       	cpc	r27, r18
    3eec:	e1 f7       	brne	.-8      	; 0x3ee6 <.do_clear_bss_loop>
    3eee:	0f 94 2d 0e 	call	0x21c5a	; 0x21c5a <main>
    3ef2:	0d 94 b4 3a 	jmp	0x27568	; 0x27568 <_exit>

00003ef6 <__bad_interrupt>:
    3ef6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00003efa <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    3efa:	cf 93       	push	r28
    3efc:	df 93       	push	r29
    3efe:	1f 92       	push	r1
    3f00:	cd b7       	in	r28, 0x3d	; 61
    3f02:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
    3f04:	8f e3       	ldi	r24, 0x3F	; 63
    3f06:	90 e0       	ldi	r25, 0x00	; 0
    3f08:	fc 01       	movw	r30, r24
    3f0a:	80 81       	ld	r24, Z
    3f0c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    3f0e:	f8 94       	cli
	return flags;
    3f10:	89 81       	ldd	r24, Y+1	; 0x01
}
    3f12:	0f 90       	pop	r0
    3f14:	df 91       	pop	r29
    3f16:	cf 91       	pop	r28
    3f18:	08 95       	ret

00003f1a <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    3f1a:	cf 93       	push	r28
    3f1c:	df 93       	push	r29
    3f1e:	1f 92       	push	r1
    3f20:	cd b7       	in	r28, 0x3d	; 61
    3f22:	de b7       	in	r29, 0x3e	; 62
    3f24:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    3f26:	8f e3       	ldi	r24, 0x3F	; 63
    3f28:	90 e0       	ldi	r25, 0x00	; 0
    3f2a:	29 81       	ldd	r18, Y+1	; 0x01
    3f2c:	fc 01       	movw	r30, r24
    3f2e:	20 83       	st	Z, r18
}
    3f30:	00 00       	nop
    3f32:	0f 90       	pop	r0
    3f34:	df 91       	pop	r29
    3f36:	cf 91       	pop	r28
    3f38:	08 95       	ret

00003f3a <osc_get_rate>:
	}
}
//@}

static inline uint32_t osc_get_rate(uint8_t id)
{
    3f3a:	cf 93       	push	r28
    3f3c:	df 93       	push	r29
    3f3e:	1f 92       	push	r1
    3f40:	cd b7       	in	r28, 0x3d	; 61
    3f42:	de b7       	in	r29, 0x3e	; 62
    3f44:	89 83       	std	Y+1, r24	; 0x01
	Assert(id != OSC_ID_USBSOF);

	switch (id) {
    3f46:	89 81       	ldd	r24, Y+1	; 0x01
    3f48:	88 2f       	mov	r24, r24
    3f4a:	90 e0       	ldi	r25, 0x00	; 0
    3f4c:	82 30       	cpi	r24, 0x02	; 2
    3f4e:	91 05       	cpc	r25, r1
    3f50:	89 f0       	breq	.+34     	; 0x3f74 <osc_get_rate+0x3a>
    3f52:	83 30       	cpi	r24, 0x03	; 3
    3f54:	91 05       	cpc	r25, r1
    3f56:	1c f4       	brge	.+6      	; 0x3f5e <osc_get_rate+0x24>
    3f58:	01 97       	sbiw	r24, 0x01	; 1
    3f5a:	39 f0       	breq	.+14     	; 0x3f6a <osc_get_rate+0x30>
    3f5c:	1a c0       	rjmp	.+52     	; 0x3f92 <osc_get_rate+0x58>
    3f5e:	84 30       	cpi	r24, 0x04	; 4
    3f60:	91 05       	cpc	r25, r1
    3f62:	69 f0       	breq	.+26     	; 0x3f7e <osc_get_rate+0x44>
    3f64:	08 97       	sbiw	r24, 0x08	; 8
    3f66:	81 f0       	breq	.+32     	; 0x3f88 <osc_get_rate+0x4e>
    3f68:	14 c0       	rjmp	.+40     	; 0x3f92 <osc_get_rate+0x58>
	case OSC_ID_RC2MHZ:
		return 2000000UL;
    3f6a:	80 e8       	ldi	r24, 0x80	; 128
    3f6c:	94 e8       	ldi	r25, 0x84	; 132
    3f6e:	ae e1       	ldi	r26, 0x1E	; 30
    3f70:	b0 e0       	ldi	r27, 0x00	; 0
    3f72:	12 c0       	rjmp	.+36     	; 0x3f98 <osc_get_rate+0x5e>

	case OSC_ID_RC32MHZ:
#ifdef CONFIG_OSC_RC32_CAL
		return CONFIG_OSC_RC32_CAL;
    3f74:	80 e0       	ldi	r24, 0x00	; 0
    3f76:	9c e6       	ldi	r25, 0x6C	; 108
    3f78:	ac ed       	ldi	r26, 0xDC	; 220
    3f7a:	b2 e0       	ldi	r27, 0x02	; 2
    3f7c:	0d c0       	rjmp	.+26     	; 0x3f98 <osc_get_rate+0x5e>
#else
		return 32000000UL;
#endif

	case OSC_ID_RC32KHZ:
		return 32768UL;
    3f7e:	80 e0       	ldi	r24, 0x00	; 0
    3f80:	90 e8       	ldi	r25, 0x80	; 128
    3f82:	a0 e0       	ldi	r26, 0x00	; 0
    3f84:	b0 e0       	ldi	r27, 0x00	; 0
    3f86:	08 c0       	rjmp	.+16     	; 0x3f98 <osc_get_rate+0x5e>

#ifdef BOARD_XOSC_HZ
	case OSC_ID_XOSC:
		return BOARD_XOSC_HZ;
    3f88:	80 e0       	ldi	r24, 0x00	; 0
    3f8a:	9d e2       	ldi	r25, 0x2D	; 45
    3f8c:	a1 e3       	ldi	r26, 0x31	; 49
    3f8e:	b1 e0       	ldi	r27, 0x01	; 1
    3f90:	03 c0       	rjmp	.+6      	; 0x3f98 <osc_get_rate+0x5e>
#endif

	default:
		Assert(false);
		return 0;
    3f92:	80 e0       	ldi	r24, 0x00	; 0
    3f94:	90 e0       	ldi	r25, 0x00	; 0
    3f96:	dc 01       	movw	r26, r24
	}
}
    3f98:	bc 01       	movw	r22, r24
    3f9a:	cd 01       	movw	r24, r26
    3f9c:	0f 90       	pop	r0
    3f9e:	df 91       	pop	r29
    3fa0:	cf 91       	pop	r28
    3fa2:	08 95       	ret

00003fa4 <pll_get_default_rate_priv>:
 *
 * \retval Output clock rate from PLL.
 */
static inline uint32_t pll_get_default_rate_priv(enum pll_source src,
		unsigned int mul, unsigned int div)
{
    3fa4:	cf 93       	push	r28
    3fa6:	df 93       	push	r29
    3fa8:	cd b7       	in	r28, 0x3d	; 61
    3faa:	de b7       	in	r29, 0x3e	; 62
    3fac:	29 97       	sbiw	r28, 0x09	; 9
    3fae:	cd bf       	out	0x3d, r28	; 61
    3fb0:	de bf       	out	0x3e, r29	; 62
    3fb2:	8d 83       	std	Y+5, r24	; 0x05
    3fb4:	6e 83       	std	Y+6, r22	; 0x06
    3fb6:	7f 83       	std	Y+7, r23	; 0x07
    3fb8:	48 87       	std	Y+8, r20	; 0x08
    3fba:	59 87       	std	Y+9, r21	; 0x09
	uint32_t rate;

	switch (src) {
    3fbc:	8d 81       	ldd	r24, Y+5	; 0x05
    3fbe:	88 2f       	mov	r24, r24
    3fc0:	90 e0       	ldi	r25, 0x00	; 0
    3fc2:	80 38       	cpi	r24, 0x80	; 128
    3fc4:	91 05       	cpc	r25, r1
    3fc6:	79 f0       	breq	.+30     	; 0x3fe6 <pll_get_default_rate_priv+0x42>
    3fc8:	80 3c       	cpi	r24, 0xC0	; 192
    3fca:	91 05       	cpc	r25, r1
    3fcc:	a9 f0       	breq	.+42     	; 0x3ff8 <pll_get_default_rate_priv+0x54>
    3fce:	89 2b       	or	r24, r25
    3fd0:	09 f0       	breq	.+2      	; 0x3fd4 <pll_get_default_rate_priv+0x30>
		rate = osc_get_rate(OSC_ID_XOSC);
		Assert(div == 1);
		break;

	default:
		break;
    3fd2:	1b c0       	rjmp	.+54     	; 0x400a <pll_get_default_rate_priv+0x66>
{
	uint32_t rate;

	switch (src) {
	case PLL_SRC_RC2MHZ:
		rate = 2000000UL;
    3fd4:	80 e8       	ldi	r24, 0x80	; 128
    3fd6:	94 e8       	ldi	r25, 0x84	; 132
    3fd8:	ae e1       	ldi	r26, 0x1E	; 30
    3fda:	b0 e0       	ldi	r27, 0x00	; 0
    3fdc:	89 83       	std	Y+1, r24	; 0x01
    3fde:	9a 83       	std	Y+2, r25	; 0x02
    3fe0:	ab 83       	std	Y+3, r26	; 0x03
    3fe2:	bc 83       	std	Y+4, r27	; 0x04
		Assert(div == 1);
		break;
    3fe4:	12 c0       	rjmp	.+36     	; 0x400a <pll_get_default_rate_priv+0x66>

	case PLL_SRC_RC32MHZ:
#ifdef CONFIG_OSC_RC32_CAL //32MHz oscillator is calibrated to another frequency
		rate = CONFIG_OSC_RC32_CAL / 4;
    3fe6:	80 e0       	ldi	r24, 0x00	; 0
    3fe8:	9b e1       	ldi	r25, 0x1B	; 27
    3fea:	a7 eb       	ldi	r26, 0xB7	; 183
    3fec:	b0 e0       	ldi	r27, 0x00	; 0
    3fee:	89 83       	std	Y+1, r24	; 0x01
    3ff0:	9a 83       	std	Y+2, r25	; 0x02
    3ff2:	ab 83       	std	Y+3, r26	; 0x03
    3ff4:	bc 83       	std	Y+4, r27	; 0x04
#else
		rate = 8000000UL;
 #endif
		Assert(div == 4);
		break;
    3ff6:	09 c0       	rjmp	.+18     	; 0x400a <pll_get_default_rate_priv+0x66>

	case PLL_SRC_XOSC:
		rate = osc_get_rate(OSC_ID_XOSC);
    3ff8:	88 e0       	ldi	r24, 0x08	; 8
    3ffa:	9f df       	rcall	.-194    	; 0x3f3a <osc_get_rate>
    3ffc:	dc 01       	movw	r26, r24
    3ffe:	cb 01       	movw	r24, r22
    4000:	89 83       	std	Y+1, r24	; 0x01
    4002:	9a 83       	std	Y+2, r25	; 0x02
    4004:	ab 83       	std	Y+3, r26	; 0x03
    4006:	bc 83       	std	Y+4, r27	; 0x04
		Assert(div == 1);
		break;
    4008:	00 00       	nop
		break;
	}

	Assert(rate >= 440000UL);

	rate *= mul;
    400a:	8e 81       	ldd	r24, Y+6	; 0x06
    400c:	9f 81       	ldd	r25, Y+7	; 0x07
    400e:	cc 01       	movw	r24, r24
    4010:	a0 e0       	ldi	r26, 0x00	; 0
    4012:	b0 e0       	ldi	r27, 0x00	; 0
    4014:	29 81       	ldd	r18, Y+1	; 0x01
    4016:	3a 81       	ldd	r19, Y+2	; 0x02
    4018:	4b 81       	ldd	r20, Y+3	; 0x03
    401a:	5c 81       	ldd	r21, Y+4	; 0x04
    401c:	bc 01       	movw	r22, r24
    401e:	cd 01       	movw	r24, r26
    4020:	0f 94 7b 2e 	call	0x25cf6	; 0x25cf6 <__mulsi3>
    4024:	dc 01       	movw	r26, r24
    4026:	cb 01       	movw	r24, r22
    4028:	89 83       	std	Y+1, r24	; 0x01
    402a:	9a 83       	std	Y+2, r25	; 0x02
    402c:	ab 83       	std	Y+3, r26	; 0x03
    402e:	bc 83       	std	Y+4, r27	; 0x04

	Assert(rate >= PLL_MIN_HZ);
	Assert(rate <= PLL_MAX_HZ);

	return rate;
    4030:	89 81       	ldd	r24, Y+1	; 0x01
    4032:	9a 81       	ldd	r25, Y+2	; 0x02
    4034:	ab 81       	ldd	r26, Y+3	; 0x03
    4036:	bc 81       	ldd	r27, Y+4	; 0x04
}
    4038:	bc 01       	movw	r22, r24
    403a:	cd 01       	movw	r24, r26
    403c:	29 96       	adiw	r28, 0x09	; 9
    403e:	cd bf       	out	0x3d, r28	; 61
    4040:	de bf       	out	0x3e, r29	; 62
    4042:	df 91       	pop	r29
    4044:	cf 91       	pop	r28
    4046:	08 95       	ret

00004048 <sysclk_get_main_hz>:
 * dynamic setups as well.
 *
 * \return Frequency of the main system clock, in Hz.
 */
static inline uint32_t sysclk_get_main_hz(void)
{
    4048:	cf 93       	push	r28
    404a:	df 93       	push	r29
    404c:	cd b7       	in	r28, 0x3d	; 61
    404e:	de b7       	in	r29, 0x3e	; 62
		return BOARD_XOSC_HZ;
#endif

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLL:
		return pll_get_default_rate(0);
    4050:	41 e0       	ldi	r20, 0x01	; 1
    4052:	50 e0       	ldi	r21, 0x00	; 0
    4054:	63 e0       	ldi	r22, 0x03	; 3
    4056:	70 e0       	ldi	r23, 0x00	; 0
    4058:	80 ec       	ldi	r24, 0xC0	; 192
    405a:	a4 df       	rcall	.-184    	; 0x3fa4 <pll_get_default_rate_priv>
    405c:	dc 01       	movw	r26, r24
    405e:	cb 01       	movw	r24, r22

	default:
		//unhandled_case(CONFIG_SYSCLK_SOURCE);
		return 0;
	}
}
    4060:	bc 01       	movw	r22, r24
    4062:	cd 01       	movw	r24, r26
    4064:	df 91       	pop	r29
    4066:	cf 91       	pop	r28
    4068:	08 95       	ret

0000406a <sysclk_get_per4_hz>:
 * This clock can run up to four times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER4 clock, in Hz.
 */
static inline uint32_t sysclk_get_per4_hz(void)
{
    406a:	cf 93       	push	r28
    406c:	df 93       	push	r29
    406e:	1f 92       	push	r1
    4070:	cd b7       	in	r28, 0x3d	; 61
    4072:	de b7       	in	r29, 0x3e	; 62
#endif
	if (CONFIG_SYSCLK_PSADIV & (1U << CLK_PSADIV_gp)) {
		shift = (CONFIG_SYSCLK_PSADIV >> (1 + CLK_PSADIV_gp)) + 1;
	}

	return sysclk_get_main_hz() >> shift;
    4074:	19 82       	std	Y+1, r1	; 0x01
    4076:	e8 df       	rcall	.-48     	; 0x4048 <sysclk_get_main_hz>
    4078:	dc 01       	movw	r26, r24
    407a:	cb 01       	movw	r24, r22
    407c:	29 81       	ldd	r18, Y+1	; 0x01
    407e:	22 2f       	mov	r18, r18
    4080:	30 e0       	ldi	r19, 0x00	; 0
    4082:	04 c0       	rjmp	.+8      	; 0x408c <sysclk_get_per4_hz+0x22>
    4084:	b6 95       	lsr	r27
    4086:	a7 95       	ror	r26
    4088:	97 95       	ror	r25
    408a:	87 95       	ror	r24
    408c:	2a 95       	dec	r18
}
    408e:	d2 f7       	brpl	.-12     	; 0x4084 <sysclk_get_per4_hz+0x1a>
    4090:	bc 01       	movw	r22, r24
    4092:	cd 01       	movw	r24, r26
    4094:	0f 90       	pop	r0
    4096:	df 91       	pop	r29
    4098:	cf 91       	pop	r28
    409a:	08 95       	ret

0000409c <sysclk_get_per2_hz>:
 * This clock can run up to two times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER2 clock, in Hz.
 */
static inline uint32_t sysclk_get_per2_hz(void)
{
    409c:	cf 93       	push	r28
    409e:	df 93       	push	r29
    40a0:	cd b7       	in	r28, 0x3d	; 61
	switch (CONFIG_SYSCLK_PSBCDIV) {
	case SYSCLK_PSBCDIV_1_1: /* Fall through */
	case SYSCLK_PSBCDIV_1_2:
		return sysclk_get_per4_hz();
    40a2:	de b7       	in	r29, 0x3e	; 62
    40a4:	e2 df       	rcall	.-60     	; 0x406a <sysclk_get_per4_hz>
    40a6:	dc 01       	movw	r26, r24

	default:
		//unhandled_case(CONFIG_SYSCLK_PSBCDIV);
		return 0;
	}
}
    40a8:	cb 01       	movw	r24, r22
    40aa:	bc 01       	movw	r22, r24
    40ac:	cd 01       	movw	r24, r26
    40ae:	df 91       	pop	r29
    40b0:	cf 91       	pop	r28
    40b2:	08 95       	ret

000040b4 <sysclk_get_per_hz>:
 * is set.
 *
 * \return Frequency of the clk_PER clock, in Hz.
 */
static inline uint32_t sysclk_get_per_hz(void)
{
    40b4:	cf 93       	push	r28
    40b6:	df 93       	push	r29
    40b8:	cd b7       	in	r28, 0x3d	; 61
	if (CONFIG_SYSCLK_PSBCDIV & (1U << CLK_PSBCDIV_gp))
		return sysclk_get_per2_hz() / 2;
    40ba:	de b7       	in	r29, 0x3e	; 62
    40bc:	ef df       	rcall	.-34     	; 0x409c <sysclk_get_per2_hz>
    40be:	dc 01       	movw	r26, r24
    40c0:	cb 01       	movw	r24, r22
    40c2:	b6 95       	lsr	r27
    40c4:	a7 95       	ror	r26
    40c6:	97 95       	ror	r25
	else
		return sysclk_get_per2_hz();
}
    40c8:	87 95       	ror	r24
    40ca:	bc 01       	movw	r22, r24
    40cc:	cd 01       	movw	r24, r26
    40ce:	df 91       	pop	r29
    40d0:	cf 91       	pop	r28
    40d2:	08 95       	ret

000040d4 <sysclk_get_cpu_hz>:
 * \brief Return the current rate in Hz of the CPU clock.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
    40d4:	cf 93       	push	r28
    40d6:	df 93       	push	r29
    40d8:	cd b7       	in	r28, 0x3d	; 61
	return sysclk_get_per_hz();
    40da:	de b7       	in	r29, 0x3e	; 62
    40dc:	eb df       	rcall	.-42     	; 0x40b4 <sysclk_get_per_hz>
    40de:	dc 01       	movw	r26, r24
}
    40e0:	cb 01       	movw	r24, r22
    40e2:	bc 01       	movw	r22, r24
    40e4:	cd 01       	movw	r24, r26
    40e6:	df 91       	pop	r29
    40e8:	cf 91       	pop	r28
    40ea:	08 95       	ret

000040ec <__portable_avr_delay_cycles>:
 *
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
    40ec:	04 c0       	rjmp	.+8      	; 0x40f6 <__portable_avr_delay_cycles+0xa>
	while (n) {
		barrier();
		n--;
    40ee:	61 50       	subi	r22, 0x01	; 1
    40f0:	71 09       	sbc	r23, r1
    40f2:	81 09       	sbc	r24, r1
    40f4:	91 09       	sbc	r25, r1
 * @{
 */
__always_optimize
static inline void __portable_avr_delay_cycles(unsigned long n)
{
	while (n) {
    40f6:	61 15       	cp	r22, r1
    40f8:	71 05       	cpc	r23, r1
    40fa:	81 05       	cpc	r24, r1
    40fc:	91 05       	cpc	r25, r1
    40fe:	b9 f7       	brne	.-18     	; 0x40ee <__portable_avr_delay_cycles+0x2>
    4100:	08 95       	ret

00004102 <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
    4102:	cf 93       	push	r28
    4104:	df 93       	push	r29
    4106:	cd b7       	in	r28, 0x3d	; 61
    4108:	de b7       	in	r29, 0x3e	; 62
    410a:	2d 97       	sbiw	r28, 0x0d	; 13
    410c:	cd bf       	out	0x3d, r28	; 61
    410e:	de bf       	out	0x3e, r29	; 62
    4110:	8c 87       	std	Y+12, r24	; 0x0c
    4112:	6d 87       	std	Y+13, r22	; 0x0d
    4114:	8c 85       	ldd	r24, Y+12	; 0x0c
    4116:	89 83       	std	Y+1, r24	; 0x01
    4118:	8d 85       	ldd	r24, Y+13	; 0x0d
    411a:	8a 83       	std	Y+2, r24	; 0x02
    411c:	89 81       	ldd	r24, Y+1	; 0x01
    411e:	8b 83       	std	Y+3, r24	; 0x03
    4120:	8b 81       	ldd	r24, Y+3	; 0x03
    4122:	8c 83       	std	Y+4, r24	; 0x04
typedef uint8_t ioport_port_t;
typedef uint8_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 3;
    4124:	8c 81       	ldd	r24, Y+4	; 0x04
    4126:	86 95       	lsr	r24
    4128:	86 95       	lsr	r24
    412a:	86 95       	lsr	r24
    412c:	8d 83       	std	Y+5, r24	; 0x05
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET));
    412e:	8d 81       	ldd	r24, Y+5	; 0x05
    4130:	88 2f       	mov	r24, r24
    4132:	90 e0       	ldi	r25, 0x00	; 0
    4134:	88 0f       	add	r24, r24
    4136:	99 1f       	adc	r25, r25
    4138:	82 95       	swap	r24
    413a:	92 95       	swap	r25
    413c:	90 7f       	andi	r25, 0xF0	; 240
    413e:	98 27       	eor	r25, r24
    4140:	80 7f       	andi	r24, 0xF0	; 240
    4142:	98 27       	eor	r25, r24
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    4144:	9a 5f       	subi	r25, 0xFA	; 250
}

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
    4146:	8e 83       	std	Y+6, r24	; 0x06
    4148:	9f 83       	std	Y+7, r25	; 0x07
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));
    414a:	8e 81       	ldd	r24, Y+6	; 0x06
    414c:	9f 81       	ldd	r25, Y+7	; 0x07
    414e:	9c 01       	movw	r18, r24
    4150:	20 5f       	subi	r18, 0xF0	; 240
    4152:	3f 4f       	sbci	r19, 0xFF	; 255
    4154:	89 81       	ldd	r24, Y+1	; 0x01
    4156:	88 87       	std	Y+8, r24	; 0x08
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_index(
		ioport_pin_t pin)
{
	return (pin & 0x07);
    4158:	88 85       	ldd	r24, Y+8	; 0x08
    415a:	87 70       	andi	r24, 0x07	; 7
__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
	volatile uint8_t *pin_ctrl
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));
    415c:	88 2f       	mov	r24, r24
    415e:	90 e0       	ldi	r25, 0x00	; 0

__always_inline static void arch_ioport_set_pin_mode(ioport_pin_t pin,
		ioport_mode_t mode)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
	volatile uint8_t *pin_ctrl
    4160:	82 0f       	add	r24, r18
    4162:	93 1f       	adc	r25, r19
    4164:	89 87       	std	Y+9, r24	; 0x09
		= (&base->PIN0CTRL + arch_ioport_pin_to_index(pin));

	uint8_t flags = cpu_irq_save();
    4166:	9a 87       	std	Y+10, r25	; 0x0a
    4168:	c8 de       	rcall	.-624    	; 0x3efa <cpu_irq_save>

	*pin_ctrl &= PORT_ISC_gm;
    416a:	8b 87       	std	Y+11, r24	; 0x0b
    416c:	89 85       	ldd	r24, Y+9	; 0x09
    416e:	9a 85       	ldd	r25, Y+10	; 0x0a
    4170:	fc 01       	movw	r30, r24
    4172:	80 81       	ld	r24, Z
    4174:	28 2f       	mov	r18, r24
    4176:	27 70       	andi	r18, 0x07	; 7
    4178:	89 85       	ldd	r24, Y+9	; 0x09
    417a:	9a 85       	ldd	r25, Y+10	; 0x0a
    417c:	fc 01       	movw	r30, r24
	*pin_ctrl |= mode;
    417e:	20 83       	st	Z, r18
    4180:	89 85       	ldd	r24, Y+9	; 0x09
    4182:	9a 85       	ldd	r25, Y+10	; 0x0a
    4184:	fc 01       	movw	r30, r24
    4186:	90 81       	ld	r25, Z
    4188:	8a 81       	ldd	r24, Y+2	; 0x02
    418a:	29 2f       	mov	r18, r25
    418c:	28 2b       	or	r18, r24
    418e:	89 85       	ldd	r24, Y+9	; 0x09
    4190:	9a 85       	ldd	r25, Y+10	; 0x0a

	cpu_irq_restore(flags);
    4192:	fc 01       	movw	r30, r24
    4194:	20 83       	st	Z, r18
	arch_ioport_set_pin_mode(pin, mode);
}
    4196:	8b 85       	ldd	r24, Y+11	; 0x0b
    4198:	c0 de       	rcall	.-640    	; 0x3f1a <cpu_irq_restore>
    419a:	00 00       	nop
    419c:	2d 96       	adiw	r28, 0x0d	; 13
    419e:	cd bf       	out	0x3d, r28	; 61
    41a0:	de bf       	out	0x3e, r29	; 62
    41a2:	df 91       	pop	r29
    41a4:	cf 91       	pop	r28
    41a6:	08 95       	ret

000041a8 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
    41a8:	cf 93       	push	r28
    41aa:	df 93       	push	r29
    41ac:	cd b7       	in	r28, 0x3d	; 61
    41ae:	de b7       	in	r29, 0x3e	; 62
    41b0:	2b 97       	sbiw	r28, 0x0b	; 11
    41b2:	cd bf       	out	0x3d, r28	; 61
    41b4:	de bf       	out	0x3e, r29	; 62
    41b6:	8a 87       	std	Y+10, r24	; 0x0a
    41b8:	6b 87       	std	Y+11, r22	; 0x0b
    41ba:	8a 85       	ldd	r24, Y+10	; 0x0a
    41bc:	89 83       	std	Y+1, r24	; 0x01
    41be:	8b 85       	ldd	r24, Y+11	; 0x0b
    41c0:	8a 83       	std	Y+2, r24	; 0x02
    41c2:	89 81       	ldd	r24, Y+1	; 0x01
    41c4:	8b 83       	std	Y+3, r24	; 0x03
    41c6:	8b 81       	ldd	r24, Y+3	; 0x03
    41c8:	8c 83       	std	Y+4, r24	; 0x04
typedef uint8_t ioport_port_t;
typedef uint8_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 3;
    41ca:	8c 81       	ldd	r24, Y+4	; 0x04
    41cc:	86 95       	lsr	r24
    41ce:	86 95       	lsr	r24
    41d0:	86 95       	lsr	r24
    41d2:	8d 83       	std	Y+5, r24	; 0x05
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET));
    41d4:	8d 81       	ldd	r24, Y+5	; 0x05
    41d6:	88 2f       	mov	r24, r24
    41d8:	90 e0       	ldi	r25, 0x00	; 0
    41da:	88 0f       	add	r24, r24
    41dc:	99 1f       	adc	r25, r25
    41de:	82 95       	swap	r24
    41e0:	92 95       	swap	r25
    41e2:	90 7f       	andi	r25, 0xF0	; 240
    41e4:	98 27       	eor	r25, r24
    41e6:	80 7f       	andi	r24, 0xF0	; 240
    41e8:	98 27       	eor	r25, r24
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    41ea:	9a 5f       	subi	r25, 0xFA	; 250
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
    41ec:	8e 83       	std	Y+6, r24	; 0x06
    41ee:	9f 83       	std	Y+7, r25	; 0x07

	if (dir == IOPORT_DIR_OUTPUT) {
    41f0:	8a 81       	ldd	r24, Y+2	; 0x02
    41f2:	81 30       	cpi	r24, 0x01	; 1
    41f4:	a9 f4       	brne	.+42     	; 0x4220 <ioport_set_pin_dir+0x78>
    41f6:	89 81       	ldd	r24, Y+1	; 0x01
    41f8:	88 87       	std	Y+8, r24	; 0x08
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    41fa:	88 85       	ldd	r24, Y+8	; 0x08
    41fc:	88 2f       	mov	r24, r24
    41fe:	90 e0       	ldi	r25, 0x00	; 0
    4200:	9c 01       	movw	r18, r24
    4202:	27 70       	andi	r18, 0x07	; 7
    4204:	33 27       	eor	r19, r19
    4206:	81 e0       	ldi	r24, 0x01	; 1
    4208:	90 e0       	ldi	r25, 0x00	; 0
    420a:	02 c0       	rjmp	.+4      	; 0x4210 <ioport_set_pin_dir+0x68>
    420c:	88 0f       	add	r24, r24
    420e:	99 1f       	adc	r25, r25
    4210:	2a 95       	dec	r18
    4212:	e2 f7       	brpl	.-8      	; 0x420c <ioport_set_pin_dir+0x64>
    4214:	28 2f       	mov	r18, r24
		enum ioport_direction dir)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
    4216:	8e 81       	ldd	r24, Y+6	; 0x06
    4218:	9f 81       	ldd	r25, Y+7	; 0x07
    421a:	fc 01       	movw	r30, r24
    421c:	21 83       	std	Z+1, r18	; 0x01
	arch_ioport_set_pin_dir(pin, dir);
}
    421e:	17 c0       	rjmp	.+46     	; 0x424e <ioport_set_pin_dir+0xa6>
	} else if (dir == IOPORT_DIR_INPUT) {
    4220:	8a 81       	ldd	r24, Y+2	; 0x02
    4222:	88 23       	and	r24, r24
    4224:	a1 f4       	brne	.+40     	; 0x424e <ioport_set_pin_dir+0xa6>
    4226:	89 81       	ldd	r24, Y+1	; 0x01
    4228:	89 87       	std	Y+9, r24	; 0x09
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    422a:	89 85       	ldd	r24, Y+9	; 0x09
    422c:	88 2f       	mov	r24, r24
    422e:	90 e0       	ldi	r25, 0x00	; 0
    4230:	9c 01       	movw	r18, r24
    4232:	27 70       	andi	r18, 0x07	; 7
    4234:	33 27       	eor	r19, r19
    4236:	81 e0       	ldi	r24, 0x01	; 1
    4238:	90 e0       	ldi	r25, 0x00	; 0
    423a:	02 c0       	rjmp	.+4      	; 0x4240 <ioport_set_pin_dir+0x98>
    423c:	88 0f       	add	r24, r24
    423e:	99 1f       	adc	r25, r25
    4240:	2a 95       	dec	r18
    4242:	e2 f7       	brpl	.-8      	; 0x423c <ioport_set_pin_dir+0x94>
    4244:	28 2f       	mov	r18, r24
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->DIRSET = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->DIRCLR = arch_ioport_pin_to_mask(pin);
    4246:	8e 81       	ldd	r24, Y+6	; 0x06
    4248:	9f 81       	ldd	r25, Y+7	; 0x07
    424a:	fc 01       	movw	r30, r24
    424c:	22 83       	std	Z+2, r18	; 0x02
    424e:	00 00       	nop
    4250:	2b 96       	adiw	r28, 0x0b	; 11
    4252:	cd bf       	out	0x3d, r28	; 61
    4254:	de bf       	out	0x3e, r29	; 62
    4256:	df 91       	pop	r29
    4258:	cf 91       	pop	r28
    425a:	08 95       	ret

0000425c <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
    425c:	cf 93       	push	r28
    425e:	df 93       	push	r29
    4260:	cd b7       	in	r28, 0x3d	; 61
    4262:	de b7       	in	r29, 0x3e	; 62
    4264:	2b 97       	sbiw	r28, 0x0b	; 11
    4266:	cd bf       	out	0x3d, r28	; 61
    4268:	de bf       	out	0x3e, r29	; 62
    426a:	8a 87       	std	Y+10, r24	; 0x0a
    426c:	6b 87       	std	Y+11, r22	; 0x0b
    426e:	8a 85       	ldd	r24, Y+10	; 0x0a
    4270:	89 83       	std	Y+1, r24	; 0x01
    4272:	8b 85       	ldd	r24, Y+11	; 0x0b
    4274:	8a 83       	std	Y+2, r24	; 0x02
    4276:	89 81       	ldd	r24, Y+1	; 0x01
    4278:	8b 83       	std	Y+3, r24	; 0x03
    427a:	8b 81       	ldd	r24, Y+3	; 0x03
    427c:	8c 83       	std	Y+4, r24	; 0x04
typedef uint8_t ioport_port_t;
typedef uint8_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 3;
    427e:	8c 81       	ldd	r24, Y+4	; 0x04
    4280:	86 95       	lsr	r24
    4282:	86 95       	lsr	r24
    4284:	86 95       	lsr	r24
    4286:	8d 83       	std	Y+5, r24	; 0x05
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET));
    4288:	8d 81       	ldd	r24, Y+5	; 0x05
    428a:	88 2f       	mov	r24, r24
    428c:	90 e0       	ldi	r25, 0x00	; 0
    428e:	88 0f       	add	r24, r24
    4290:	99 1f       	adc	r25, r25
    4292:	82 95       	swap	r24
    4294:	92 95       	swap	r25
    4296:	90 7f       	andi	r25, 0xF0	; 240
    4298:	98 27       	eor	r25, r24
    429a:	80 7f       	andi	r24, 0xF0	; 240
    429c:	98 27       	eor	r25, r24
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    429e:	9a 5f       	subi	r25, 0xFA	; 250
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
    42a0:	8e 83       	std	Y+6, r24	; 0x06
    42a2:	9f 83       	std	Y+7, r25	; 0x07

	if (level) {
    42a4:	8a 81       	ldd	r24, Y+2	; 0x02
    42a6:	88 23       	and	r24, r24
    42a8:	a9 f0       	breq	.+42     	; 0x42d4 <ioport_set_pin_level+0x78>
    42aa:	89 81       	ldd	r24, Y+1	; 0x01
    42ac:	88 87       	std	Y+8, r24	; 0x08
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    42ae:	88 85       	ldd	r24, Y+8	; 0x08
    42b0:	88 2f       	mov	r24, r24
    42b2:	90 e0       	ldi	r25, 0x00	; 0
    42b4:	9c 01       	movw	r18, r24
    42b6:	27 70       	andi	r18, 0x07	; 7
    42b8:	33 27       	eor	r19, r19
    42ba:	81 e0       	ldi	r24, 0x01	; 1
    42bc:	90 e0       	ldi	r25, 0x00	; 0
    42be:	02 c0       	rjmp	.+4      	; 0x42c4 <ioport_set_pin_level+0x68>
    42c0:	88 0f       	add	r24, r24
    42c2:	99 1f       	adc	r25, r25
    42c4:	2a 95       	dec	r18
    42c6:	e2 f7       	brpl	.-8      	; 0x42c0 <ioport_set_pin_level+0x64>
    42c8:	28 2f       	mov	r18, r24
		bool level)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
    42ca:	8e 81       	ldd	r24, Y+6	; 0x06
    42cc:	9f 81       	ldd	r25, Y+7	; 0x07
    42ce:	fc 01       	movw	r30, r24
    42d0:	25 83       	std	Z+5, r18	; 0x05
	arch_ioport_set_pin_level(pin, level);
}
    42d2:	14 c0       	rjmp	.+40     	; 0x42fc <ioport_set_pin_level+0xa0>
    42d4:	89 81       	ldd	r24, Y+1	; 0x01
    42d6:	89 87       	std	Y+9, r24	; 0x09
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    42d8:	89 85       	ldd	r24, Y+9	; 0x09
    42da:	88 2f       	mov	r24, r24
    42dc:	90 e0       	ldi	r25, 0x00	; 0
    42de:	9c 01       	movw	r18, r24
    42e0:	27 70       	andi	r18, 0x07	; 7
    42e2:	33 27       	eor	r19, r19
    42e4:	81 e0       	ldi	r24, 0x01	; 1
    42e6:	90 e0       	ldi	r25, 0x00	; 0
    42e8:	02 c0       	rjmp	.+4      	; 0x42ee <ioport_set_pin_level+0x92>
    42ea:	88 0f       	add	r24, r24
    42ec:	99 1f       	adc	r25, r25
    42ee:	2a 95       	dec	r18
    42f0:	e2 f7       	brpl	.-8      	; 0x42ea <ioport_set_pin_level+0x8e>
    42f2:	28 2f       	mov	r18, r24
	PORT_t *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->OUTSET = arch_ioport_pin_to_mask(pin);
	} else {
		base->OUTCLR = arch_ioport_pin_to_mask(pin);
    42f4:	8e 81       	ldd	r24, Y+6	; 0x06
    42f6:	9f 81       	ldd	r25, Y+7	; 0x07
    42f8:	fc 01       	movw	r30, r24
    42fa:	26 83       	std	Z+6, r18	; 0x06
    42fc:	00 00       	nop
    42fe:	2b 96       	adiw	r28, 0x0b	; 11
    4300:	cd bf       	out	0x3d, r28	; 61
    4302:	de bf       	out	0x3e, r29	; 62
    4304:	df 91       	pop	r29
    4306:	cf 91       	pop	r28
    4308:	08 95       	ret

0000430a <ioport_get_pin_level>:
 *
 * \param pin IOPORT pin to read
 * \return Current logical value of the specified pin
 */
static inline bool ioport_get_pin_level(ioport_pin_t pin)
{
    430a:	cf 93       	push	r28
    430c:	df 93       	push	r29
    430e:	cd b7       	in	r28, 0x3d	; 61
    4310:	de b7       	in	r29, 0x3e	; 62
    4312:	28 97       	sbiw	r28, 0x08	; 8
    4314:	cd bf       	out	0x3d, r28	; 61
    4316:	de bf       	out	0x3e, r29	; 62
    4318:	88 87       	std	Y+8, r24	; 0x08
    431a:	88 85       	ldd	r24, Y+8	; 0x08
    431c:	89 83       	std	Y+1, r24	; 0x01
    431e:	89 81       	ldd	r24, Y+1	; 0x01
    4320:	8a 83       	std	Y+2, r24	; 0x02
    4322:	8a 81       	ldd	r24, Y+2	; 0x02
    4324:	8b 83       	std	Y+3, r24	; 0x03
typedef uint8_t ioport_port_t;
typedef uint8_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 3;
    4326:	8b 81       	ldd	r24, Y+3	; 0x03
    4328:	86 95       	lsr	r24
    432a:	86 95       	lsr	r24
    432c:	86 95       	lsr	r24
    432e:	8c 83       	std	Y+4, r24	; 0x04
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
	       (port * IOPORT_PORT_OFFSET));
    4330:	8c 81       	ldd	r24, Y+4	; 0x04
    4332:	88 2f       	mov	r24, r24
    4334:	90 e0       	ldi	r25, 0x00	; 0
    4336:	88 0f       	add	r24, r24
    4338:	99 1f       	adc	r25, r25
    433a:	82 95       	swap	r24
    433c:	92 95       	swap	r25
    433e:	90 7f       	andi	r25, 0xF0	; 240
    4340:	98 27       	eor	r25, r24
    4342:	80 7f       	andi	r24, 0xF0	; 240
    4344:	98 27       	eor	r25, r24
	return pin >> 3;
}

__always_inline static PORT_t *arch_ioport_port_to_base(ioport_port_t port)
{
	return (PORT_t *)((uintptr_t)IOPORT_BASE_ADDRESS +
    4346:	9a 5f       	subi	r25, 0xFA	; 250
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);
    4348:	8d 83       	std	Y+5, r24	; 0x05
    434a:	9e 83       	std	Y+6, r25	; 0x06

	return base->IN & arch_ioport_pin_to_mask(pin);
    434c:	8d 81       	ldd	r24, Y+5	; 0x05
    434e:	9e 81       	ldd	r25, Y+6	; 0x06
    4350:	fc 01       	movw	r30, r24
    4352:	40 85       	ldd	r20, Z+8	; 0x08
    4354:	89 81       	ldd	r24, Y+1	; 0x01
    4356:	8f 83       	std	Y+7, r24	; 0x07
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(
		ioport_pin_t pin)
{
	return 1U << (pin & 0x07);
    4358:	8f 81       	ldd	r24, Y+7	; 0x07
    435a:	88 2f       	mov	r24, r24
    435c:	90 e0       	ldi	r25, 0x00	; 0
    435e:	9c 01       	movw	r18, r24
    4360:	27 70       	andi	r18, 0x07	; 7
    4362:	33 27       	eor	r19, r19
    4364:	81 e0       	ldi	r24, 0x01	; 1
    4366:	90 e0       	ldi	r25, 0x00	; 0
    4368:	02 c0       	rjmp	.+4      	; 0x436e <ioport_get_pin_level+0x64>
    436a:	88 0f       	add	r24, r24
    436c:	99 1f       	adc	r25, r25
    436e:	2a 95       	dec	r18
    4370:	e2 f7       	brpl	.-8      	; 0x436a <ioport_get_pin_level+0x60>

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	PORT_t *base = arch_ioport_pin_to_base(pin);

	return base->IN & arch_ioport_pin_to_mask(pin);
    4372:	94 2f       	mov	r25, r20
    4374:	98 23       	and	r25, r24
    4376:	81 e0       	ldi	r24, 0x01	; 1
    4378:	99 23       	and	r25, r25
    437a:	09 f4       	brne	.+2      	; 0x437e <ioport_get_pin_level+0x74>
    437c:	80 e0       	ldi	r24, 0x00	; 0
	return arch_ioport_get_pin_level(pin);
}
    437e:	28 96       	adiw	r28, 0x08	; 8
    4380:	cd bf       	out	0x3d, r28	; 61
    4382:	de bf       	out	0x3e, r29	; 62
    4384:	df 91       	pop	r29
    4386:	cf 91       	pop	r28
    4388:	08 95       	ret

0000438a <__vector_119>:

/* ISR routines */

/* USART, RX - Complete */
ISR(USARTF0_RXC_vect, ISR_BLOCK)
{
    438a:	1f 92       	push	r1
    438c:	0f 92       	push	r0
    438e:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    4392:	0f 92       	push	r0
    4394:	11 24       	eor	r1, r1
    4396:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    439a:	0f 92       	push	r0
    439c:	2f 93       	push	r18
    439e:	3f 93       	push	r19
    43a0:	4f 93       	push	r20
    43a2:	5f 93       	push	r21
    43a4:	6f 93       	push	r22
    43a6:	7f 93       	push	r23
    43a8:	8f 93       	push	r24
    43aa:	9f 93       	push	r25
    43ac:	af 93       	push	r26
    43ae:	bf 93       	push	r27
    43b0:	ef 93       	push	r30
    43b2:	ff 93       	push	r31
    43b4:	cf 93       	push	r28
    43b6:	df 93       	push	r29
    43b8:	1f 92       	push	r1
    43ba:	cd b7       	in	r28, 0x3d	; 61
    43bc:	de b7       	in	r29, 0x3e	; 62
	uint8_t ser1_rxd = USARTF0_DATA;
    43be:	80 ea       	ldi	r24, 0xA0	; 160
    43c0:	9b e0       	ldi	r25, 0x0B	; 11
    43c2:	fc 01       	movw	r30, r24
    43c4:	80 81       	ld	r24, Z
    43c6:	89 83       	std	Y+1, r24	; 0x01

	if (g_usart1_rx_idx < (C_USART1_RX_BUF_LEN - 1)) {
    43c8:	80 91 2c 27 	lds	r24, 0x272C	; 0x80272c <g_usart1_rx_idx>
    43cc:	90 91 2d 27 	lds	r25, 0x272D	; 0x80272d <g_usart1_rx_idx+0x1>
    43d0:	8f 3f       	cpi	r24, 0xFF	; 255
    43d2:	91 40       	sbci	r25, 0x01	; 1
    43d4:	c0 f4       	brcc	.+48     	; 0x4406 <__vector_119+0x7c>
		g_usart1_rx_buf[g_usart1_rx_idx++]	= (char)ser1_rxd;
    43d6:	80 91 2c 27 	lds	r24, 0x272C	; 0x80272c <g_usart1_rx_idx>
    43da:	90 91 2d 27 	lds	r25, 0x272D	; 0x80272d <g_usart1_rx_idx+0x1>
    43de:	9c 01       	movw	r18, r24
    43e0:	2f 5f       	subi	r18, 0xFF	; 255
    43e2:	3f 4f       	sbci	r19, 0xFF	; 255
    43e4:	20 93 2c 27 	sts	0x272C, r18	; 0x80272c <g_usart1_rx_idx>
    43e8:	30 93 2d 27 	sts	0x272D, r19	; 0x80272d <g_usart1_rx_idx+0x1>
    43ec:	29 81       	ldd	r18, Y+1	; 0x01
    43ee:	82 5d       	subi	r24, 0xD2	; 210
    43f0:	98 4d       	sbci	r25, 0xD8	; 216
    43f2:	fc 01       	movw	r30, r24
    43f4:	20 83       	st	Z, r18
		g_usart1_rx_buf[g_usart1_rx_idx]	= 0;
    43f6:	80 91 2c 27 	lds	r24, 0x272C	; 0x80272c <g_usart1_rx_idx>
    43fa:	90 91 2d 27 	lds	r25, 0x272D	; 0x80272d <g_usart1_rx_idx+0x1>
    43fe:	82 5d       	subi	r24, 0xD2	; 210
    4400:	98 4d       	sbci	r25, 0xD8	; 216
    4402:	fc 01       	movw	r30, r24
    4404:	10 82       	st	Z, r1
	}

	/* Handshaking - STOP data */
	if (g_usart1_rx_idx > (C_USART1_RX_BUF_LEN - C_USART1_RX_BUF_DIFF_OFF)) {
    4406:	80 91 2c 27 	lds	r24, 0x272C	; 0x80272c <g_usart1_rx_idx>
    440a:	90 91 2d 27 	lds	r25, 0x272D	; 0x80272d <g_usart1_rx_idx+0x1>
    440e:	81 3f       	cpi	r24, 0xF1	; 241
    4410:	91 40       	sbci	r25, 0x01	; 1
    4412:	18 f0       	brcs	.+6      	; 0x441a <__vector_119+0x90>
		ioport_set_pin_level(GSM_RTS1_DRV_GPIO, IOPORT_PIN_LEVEL_HIGH);
    4414:	61 e0       	ldi	r22, 0x01	; 1
    4416:	8f e2       	ldi	r24, 0x2F	; 47
    4418:	21 df       	rcall	.-446    	; 0x425c <ioport_set_pin_level>
	}

	/* Input string ready to read */
	g_usart1_rx_ready = true;
    441a:	81 e0       	ldi	r24, 0x01	; 1
    441c:	80 93 2a 27 	sts	0x272A, r24	; 0x80272a <g_usart1_rx_ready>
}
    4420:	00 00       	nop
    4422:	0f 90       	pop	r0
    4424:	df 91       	pop	r29
    4426:	cf 91       	pop	r28
    4428:	ff 91       	pop	r31
    442a:	ef 91       	pop	r30
    442c:	bf 91       	pop	r27
    442e:	af 91       	pop	r26
    4430:	9f 91       	pop	r25
    4432:	8f 91       	pop	r24
    4434:	7f 91       	pop	r23
    4436:	6f 91       	pop	r22
    4438:	5f 91       	pop	r21
    443a:	4f 91       	pop	r20
    443c:	3f 91       	pop	r19
    443e:	2f 91       	pop	r18
    4440:	0f 90       	pop	r0
    4442:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    4446:	0f 90       	pop	r0
    4448:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    444c:	0f 90       	pop	r0
    444e:	1f 90       	pop	r1
    4450:	18 95       	reti

00004452 <__vector_121>:

/* USART, TX - Complete */
ISR(USARTF0_TXC_vect, ISR_BLOCK)
{
    4452:	1f 92       	push	r1
    4454:	0f 92       	push	r0
    4456:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    445a:	0f 92       	push	r0
    445c:	11 24       	eor	r1, r1
    445e:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    4462:	0f 92       	push	r0
    4464:	2f 93       	push	r18
    4466:	3f 93       	push	r19
    4468:	4f 93       	push	r20
    446a:	5f 93       	push	r21
    446c:	6f 93       	push	r22
    446e:	7f 93       	push	r23
    4470:	8f 93       	push	r24
    4472:	9f 93       	push	r25
    4474:	af 93       	push	r26
    4476:	bf 93       	push	r27
    4478:	ef 93       	push	r30
    447a:	ff 93       	push	r31
    447c:	cf 93       	push	r28
    447e:	df 93       	push	r29
    4480:	1f 92       	push	r1
    4482:	cd b7       	in	r28, 0x3d	; 61
    4484:	de b7       	in	r29, 0x3e	; 62
	if (g_usart1_tx_len > 0) {
    4486:	80 91 2e 29 	lds	r24, 0x292E	; 0x80292e <g_usart1_tx_len>
    448a:	90 91 2f 29 	lds	r25, 0x292F	; 0x80292f <g_usart1_tx_len+0x1>
    448e:	89 2b       	or	r24, r25
    4490:	09 f4       	brne	.+2      	; 0x4494 <__vector_121+0x42>
    4492:	3e c0       	rjmp	.+124    	; 0x4510 <__vector_121+0xbe>
		if (ioport_get_pin_level(GSM_CTS1_GPIO) == IOPORT_PIN_LEVEL_LOW) {
    4494:	8e e2       	ldi	r24, 0x2E	; 46
    4496:	39 df       	rcall	.-398    	; 0x430a <ioport_get_pin_level>
    4498:	98 2f       	mov	r25, r24
    449a:	81 e0       	ldi	r24, 0x01	; 1
    449c:	89 27       	eor	r24, r25
    449e:	88 23       	and	r24, r24
    44a0:	b9 f1       	breq	.+110    	; 0x4510 <__vector_121+0xbe>
			/* Send next character */
			USARTF0_DATA = g_usart1_tx_buf[0];
    44a2:	80 ea       	ldi	r24, 0xA0	; 160
    44a4:	9b e0       	ldi	r25, 0x0B	; 11
    44a6:	20 91 30 29 	lds	r18, 0x2930	; 0x802930 <g_usart1_tx_buf>
    44aa:	fc 01       	movw	r30, r24
    44ac:	20 83       	st	Z, r18

			/* Move string one position ahead */
			for (uint8_t idx = 0; idx < (g_usart1_tx_len - 1); idx++) {
    44ae:	19 82       	std	Y+1, r1	; 0x01
    44b0:	13 c0       	rjmp	.+38     	; 0x44d8 <__vector_121+0x86>
				g_usart1_tx_buf[idx] = g_usart1_tx_buf[idx + 1];
    44b2:	89 81       	ldd	r24, Y+1	; 0x01
    44b4:	88 2f       	mov	r24, r24
    44b6:	90 e0       	ldi	r25, 0x00	; 0
    44b8:	29 81       	ldd	r18, Y+1	; 0x01
    44ba:	22 2f       	mov	r18, r18
    44bc:	30 e0       	ldi	r19, 0x00	; 0
    44be:	2f 5f       	subi	r18, 0xFF	; 255
    44c0:	3f 4f       	sbci	r19, 0xFF	; 255
    44c2:	20 5d       	subi	r18, 0xD0	; 208
    44c4:	36 4d       	sbci	r19, 0xD6	; 214
    44c6:	f9 01       	movw	r30, r18
    44c8:	20 81       	ld	r18, Z
    44ca:	80 5d       	subi	r24, 0xD0	; 208
    44cc:	96 4d       	sbci	r25, 0xD6	; 214
    44ce:	fc 01       	movw	r30, r24
    44d0:	20 83       	st	Z, r18
		if (ioport_get_pin_level(GSM_CTS1_GPIO) == IOPORT_PIN_LEVEL_LOW) {
			/* Send next character */
			USARTF0_DATA = g_usart1_tx_buf[0];

			/* Move string one position ahead */
			for (uint8_t idx = 0; idx < (g_usart1_tx_len - 1); idx++) {
    44d2:	89 81       	ldd	r24, Y+1	; 0x01
    44d4:	8f 5f       	subi	r24, 0xFF	; 255
    44d6:	89 83       	std	Y+1, r24	; 0x01
    44d8:	89 81       	ldd	r24, Y+1	; 0x01
    44da:	28 2f       	mov	r18, r24
    44dc:	30 e0       	ldi	r19, 0x00	; 0
    44de:	80 91 2e 29 	lds	r24, 0x292E	; 0x80292e <g_usart1_tx_len>
    44e2:	90 91 2f 29 	lds	r25, 0x292F	; 0x80292f <g_usart1_tx_len+0x1>
    44e6:	01 97       	sbiw	r24, 0x01	; 1
    44e8:	28 17       	cp	r18, r24
    44ea:	39 07       	cpc	r19, r25
    44ec:	10 f3       	brcs	.-60     	; 0x44b2 <__vector_121+0x60>
				g_usart1_tx_buf[idx] = g_usart1_tx_buf[idx + 1];
			}

			/* Finish TX string and resize length to be sent */
			g_usart1_tx_buf[--g_usart1_tx_len] = 0;
    44ee:	80 91 2e 29 	lds	r24, 0x292E	; 0x80292e <g_usart1_tx_len>
    44f2:	90 91 2f 29 	lds	r25, 0x292F	; 0x80292f <g_usart1_tx_len+0x1>
    44f6:	01 97       	sbiw	r24, 0x01	; 1
    44f8:	80 93 2e 29 	sts	0x292E, r24	; 0x80292e <g_usart1_tx_len>
    44fc:	90 93 2f 29 	sts	0x292F, r25	; 0x80292f <g_usart1_tx_len+0x1>
    4500:	80 91 2e 29 	lds	r24, 0x292E	; 0x80292e <g_usart1_tx_len>
    4504:	90 91 2f 29 	lds	r25, 0x292F	; 0x80292f <g_usart1_tx_len+0x1>
    4508:	80 5d       	subi	r24, 0xD0	; 208
    450a:	96 4d       	sbci	r25, 0xD6	; 214
    450c:	fc 01       	movw	r30, r24
    450e:	10 82       	st	Z, r1
		}
	}
}
    4510:	00 00       	nop
    4512:	0f 90       	pop	r0
    4514:	df 91       	pop	r29
    4516:	cf 91       	pop	r28
    4518:	ff 91       	pop	r31
    451a:	ef 91       	pop	r30
    451c:	bf 91       	pop	r27
    451e:	af 91       	pop	r26
    4520:	9f 91       	pop	r25
    4522:	8f 91       	pop	r24
    4524:	7f 91       	pop	r23
    4526:	6f 91       	pop	r22
    4528:	5f 91       	pop	r21
    452a:	4f 91       	pop	r20
    452c:	3f 91       	pop	r19
    452e:	2f 91       	pop	r18
    4530:	0f 90       	pop	r0
    4532:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    4536:	0f 90       	pop	r0
    4538:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    453c:	0f 90       	pop	r0
    453e:	1f 90       	pop	r1
    4540:	18 95       	reti

00004542 <isr_serial_tx_kickstart>:


/* Functions */

static void isr_serial_tx_kickstart(void)
{
    4542:	cf 93       	push	r28
    4544:	df 93       	push	r29
    4546:	1f 92       	push	r1
    4548:	cd b7       	in	r28, 0x3d	; 61
    454a:	de b7       	in	r29, 0x3e	; 62
	/* No ongoing transmission, but data is available to be transfered and SIM808 is ready for that */
	if ((ioport_get_pin_level(GSM_RTS1_DRV_GPIO) == IOPORT_PIN_LEVEL_LOW) && g_usart1_tx_len && (USARTF0_STATUS & _BV(USART_DREIF_bp))) {
    454c:	8f e2       	ldi	r24, 0x2F	; 47
    454e:	dd de       	rcall	.-582    	; 0x430a <ioport_get_pin_level>
    4550:	98 2f       	mov	r25, r24
    4552:	81 e0       	ldi	r24, 0x01	; 1
    4554:	89 27       	eor	r24, r25
    4556:	88 23       	and	r24, r24
    4558:	09 f4       	brne	.+2      	; 0x455c <isr_serial_tx_kickstart+0x1a>
    455a:	48 c0       	rjmp	.+144    	; 0x45ec <isr_serial_tx_kickstart+0xaa>
    455c:	80 91 2e 29 	lds	r24, 0x292E	; 0x80292e <g_usart1_tx_len>
    4560:	90 91 2f 29 	lds	r25, 0x292F	; 0x80292f <g_usart1_tx_len+0x1>
    4564:	89 2b       	or	r24, r25
    4566:	09 f4       	brne	.+2      	; 0x456a <isr_serial_tx_kickstart+0x28>
    4568:	41 c0       	rjmp	.+130    	; 0x45ec <isr_serial_tx_kickstart+0xaa>
    456a:	81 ea       	ldi	r24, 0xA1	; 161
    456c:	9b e0       	ldi	r25, 0x0B	; 11
    456e:	fc 01       	movw	r30, r24
    4570:	80 81       	ld	r24, Z
    4572:	88 2f       	mov	r24, r24
    4574:	90 e0       	ldi	r25, 0x00	; 0
    4576:	80 72       	andi	r24, 0x20	; 32
    4578:	99 27       	eor	r25, r25
    457a:	89 2b       	or	r24, r25
    457c:	b9 f1       	breq	.+110    	; 0x45ec <isr_serial_tx_kickstart+0xaa>
		/* Send next character */
		USARTF0_DATA = g_usart1_tx_buf[0];
    457e:	80 ea       	ldi	r24, 0xA0	; 160
    4580:	9b e0       	ldi	r25, 0x0B	; 11
    4582:	20 91 30 29 	lds	r18, 0x2930	; 0x802930 <g_usart1_tx_buf>
    4586:	fc 01       	movw	r30, r24
    4588:	20 83       	st	Z, r18

		/* Move string one position ahead */
		for (uint8_t idx = 0; idx < (g_usart1_tx_len - 1); idx++) {
    458a:	19 82       	std	Y+1, r1	; 0x01
    458c:	13 c0       	rjmp	.+38     	; 0x45b4 <isr_serial_tx_kickstart+0x72>
			g_usart1_tx_buf[idx] = g_usart1_tx_buf[idx + 1];
    458e:	89 81       	ldd	r24, Y+1	; 0x01
    4590:	88 2f       	mov	r24, r24
    4592:	90 e0       	ldi	r25, 0x00	; 0
    4594:	29 81       	ldd	r18, Y+1	; 0x01
    4596:	22 2f       	mov	r18, r18
    4598:	30 e0       	ldi	r19, 0x00	; 0
    459a:	2f 5f       	subi	r18, 0xFF	; 255
    459c:	3f 4f       	sbci	r19, 0xFF	; 255
    459e:	20 5d       	subi	r18, 0xD0	; 208
    45a0:	36 4d       	sbci	r19, 0xD6	; 214
    45a2:	f9 01       	movw	r30, r18
    45a4:	20 81       	ld	r18, Z
    45a6:	80 5d       	subi	r24, 0xD0	; 208
    45a8:	96 4d       	sbci	r25, 0xD6	; 214
    45aa:	fc 01       	movw	r30, r24
    45ac:	20 83       	st	Z, r18
	if ((ioport_get_pin_level(GSM_RTS1_DRV_GPIO) == IOPORT_PIN_LEVEL_LOW) && g_usart1_tx_len && (USARTF0_STATUS & _BV(USART_DREIF_bp))) {
		/* Send next character */
		USARTF0_DATA = g_usart1_tx_buf[0];

		/* Move string one position ahead */
		for (uint8_t idx = 0; idx < (g_usart1_tx_len - 1); idx++) {
    45ae:	89 81       	ldd	r24, Y+1	; 0x01
    45b0:	8f 5f       	subi	r24, 0xFF	; 255
    45b2:	89 83       	std	Y+1, r24	; 0x01
    45b4:	89 81       	ldd	r24, Y+1	; 0x01
    45b6:	28 2f       	mov	r18, r24
    45b8:	30 e0       	ldi	r19, 0x00	; 0
    45ba:	80 91 2e 29 	lds	r24, 0x292E	; 0x80292e <g_usart1_tx_len>
    45be:	90 91 2f 29 	lds	r25, 0x292F	; 0x80292f <g_usart1_tx_len+0x1>
    45c2:	01 97       	sbiw	r24, 0x01	; 1
    45c4:	28 17       	cp	r18, r24
    45c6:	39 07       	cpc	r19, r25
    45c8:	10 f3       	brcs	.-60     	; 0x458e <isr_serial_tx_kickstart+0x4c>
			g_usart1_tx_buf[idx] = g_usart1_tx_buf[idx + 1];
		}

		/* Finish TX string and resize length to be sent */
		g_usart1_tx_buf[--g_usart1_tx_len] = 0;
    45ca:	80 91 2e 29 	lds	r24, 0x292E	; 0x80292e <g_usart1_tx_len>
    45ce:	90 91 2f 29 	lds	r25, 0x292F	; 0x80292f <g_usart1_tx_len+0x1>
    45d2:	01 97       	sbiw	r24, 0x01	; 1
    45d4:	80 93 2e 29 	sts	0x292E, r24	; 0x80292e <g_usart1_tx_len>
    45d8:	90 93 2f 29 	sts	0x292F, r25	; 0x80292f <g_usart1_tx_len+0x1>
    45dc:	80 91 2e 29 	lds	r24, 0x292E	; 0x80292e <g_usart1_tx_len>
    45e0:	90 91 2f 29 	lds	r25, 0x292F	; 0x80292f <g_usart1_tx_len+0x1>
    45e4:	80 5d       	subi	r24, 0xD0	; 208
    45e6:	96 4d       	sbci	r25, 0xD6	; 214
    45e8:	fc 01       	movw	r30, r24
    45ea:	10 82       	st	Z, r1
	}
}
    45ec:	00 00       	nop
    45ee:	0f 90       	pop	r0
    45f0:	df 91       	pop	r29
    45f2:	cf 91       	pop	r28
    45f4:	08 95       	ret

000045f6 <serial_sim808_send>:

void serial_sim808_send(const char* msg, uint8_t len, bool doWait)
{
    45f6:	cf 93       	push	r28
    45f8:	df 93       	push	r29
    45fa:	cd b7       	in	r28, 0x3d	; 61
    45fc:	de b7       	in	r29, 0x3e	; 62
    45fe:	2a 97       	sbiw	r28, 0x0a	; 10
    4600:	cd bf       	out	0x3d, r28	; 61
    4602:	de bf       	out	0x3e, r29	; 62
    4604:	8f 83       	std	Y+7, r24	; 0x07
    4606:	98 87       	std	Y+8, r25	; 0x08
    4608:	69 87       	std	Y+9, r22	; 0x09
	int16_t max;

	/* IRQ disabled section */
	{
		irqflags_t flags = cpu_irq_save();
    460a:	4a 87       	std	Y+10, r20	; 0x0a
    460c:	76 dc       	rcall	.-1812   	; 0x3efa <cpu_irq_save>

		/* Append message to TX buffer */
		max = min(g_usart1_tx_len + len, sizeof(g_usart1_tx_buf) - 3);
    460e:	8c 83       	std	Y+4, r24	; 0x04
    4610:	89 85       	ldd	r24, Y+9	; 0x09
    4612:	28 2f       	mov	r18, r24
    4614:	30 e0       	ldi	r19, 0x00	; 0
    4616:	80 91 2e 29 	lds	r24, 0x292E	; 0x80292e <g_usart1_tx_len>
    461a:	90 91 2f 29 	lds	r25, 0x292F	; 0x80292f <g_usart1_tx_len+0x1>
    461e:	82 0f       	add	r24, r18
    4620:	93 1f       	adc	r25, r19
    4622:	8e 37       	cpi	r24, 0x7E	; 126
    4624:	91 05       	cpc	r25, r1
    4626:	10 f0       	brcs	.+4      	; 0x462c <serial_sim808_send+0x36>
    4628:	8d e7       	ldi	r24, 0x7D	; 125
    462a:	90 e0       	ldi	r25, 0x00	; 0
    462c:	8d 83       	std	Y+5, r24	; 0x05

		int16_t idx_s = g_usart1_tx_len;
    462e:	9e 83       	std	Y+6, r25	; 0x06
    4630:	80 91 2e 29 	lds	r24, 0x292E	; 0x80292e <g_usart1_tx_len>
    4634:	90 91 2f 29 	lds	r25, 0x292F	; 0x80292f <g_usart1_tx_len+0x1>
    4638:	89 83       	std	Y+1, r24	; 0x01
		for (uint8_t idx_b = 0; idx_s < max; idx_b++) {
    463a:	9a 83       	std	Y+2, r25	; 0x02
    463c:	1b 82       	std	Y+3, r1	; 0x03
			g_usart1_tx_buf[idx_s++] = msg[idx_b];
    463e:	17 c0       	rjmp	.+46     	; 0x466e <serial_sim808_send+0x78>
    4640:	89 81       	ldd	r24, Y+1	; 0x01
    4642:	9a 81       	ldd	r25, Y+2	; 0x02
    4644:	9c 01       	movw	r18, r24
    4646:	2f 5f       	subi	r18, 0xFF	; 255
    4648:	3f 4f       	sbci	r19, 0xFF	; 255
    464a:	29 83       	std	Y+1, r18	; 0x01
    464c:	3a 83       	std	Y+2, r19	; 0x02
    464e:	2b 81       	ldd	r18, Y+3	; 0x03
    4650:	22 2f       	mov	r18, r18
    4652:	30 e0       	ldi	r19, 0x00	; 0
    4654:	4f 81       	ldd	r20, Y+7	; 0x07
    4656:	58 85       	ldd	r21, Y+8	; 0x08
    4658:	24 0f       	add	r18, r20
    465a:	35 1f       	adc	r19, r21
    465c:	f9 01       	movw	r30, r18
    465e:	20 81       	ld	r18, Z
    4660:	80 5d       	subi	r24, 0xD0	; 208
    4662:	96 4d       	sbci	r25, 0xD6	; 214
    4664:	fc 01       	movw	r30, r24

		/* Append message to TX buffer */
		max = min(g_usart1_tx_len + len, sizeof(g_usart1_tx_buf) - 3);

		int16_t idx_s = g_usart1_tx_len;
		for (uint8_t idx_b = 0; idx_s < max; idx_b++) {
    4666:	20 83       	st	Z, r18
    4668:	8b 81       	ldd	r24, Y+3	; 0x03
    466a:	8f 5f       	subi	r24, 0xFF	; 255
    466c:	8b 83       	std	Y+3, r24	; 0x03
    466e:	29 81       	ldd	r18, Y+1	; 0x01
    4670:	3a 81       	ldd	r19, Y+2	; 0x02
    4672:	8d 81       	ldd	r24, Y+5	; 0x05
    4674:	9e 81       	ldd	r25, Y+6	; 0x06
    4676:	28 17       	cp	r18, r24
    4678:	39 07       	cpc	r19, r25
			g_usart1_tx_buf[idx_s++] = msg[idx_b];
		}
		g_usart1_tx_buf[idx_s]		= 0;
    467a:	14 f3       	brlt	.-60     	; 0x4640 <serial_sim808_send+0x4a>
    467c:	89 81       	ldd	r24, Y+1	; 0x01
    467e:	9a 81       	ldd	r25, Y+2	; 0x02
    4680:	80 5d       	subi	r24, 0xD0	; 208
    4682:	96 4d       	sbci	r25, 0xD6	; 214
    4684:	fc 01       	movw	r30, r24
		g_usart1_tx_len				= idx_s;
    4686:	10 82       	st	Z, r1
    4688:	89 81       	ldd	r24, Y+1	; 0x01
    468a:	9a 81       	ldd	r25, Y+2	; 0x02
    468c:	80 93 2e 29 	sts	0x292E, r24	; 0x80292e <g_usart1_tx_len>

		/* No ongoing transmission, but data is available to be transfered and SIM808 is ready for that */
		isr_serial_tx_kickstart();
    4690:	90 93 2f 29 	sts	0x292F, r25	; 0x80292f <g_usart1_tx_len+0x1>

		cpu_irq_restore(flags);
    4694:	56 df       	rcall	.-340    	; 0x4542 <isr_serial_tx_kickstart>
    4696:	8c 81       	ldd	r24, Y+4	; 0x04
	}

	/* Wait for message to be sent */
	if (doWait) {
    4698:	40 dc       	rcall	.-1920   	; 0x3f1a <cpu_irq_restore>
    469a:	8a 85       	ldd	r24, Y+10	; 0x0a
    469c:	88 23       	and	r24, r24
		yield_ms(C_USART_SIM808_RESP_MS + max);
    469e:	39 f0       	breq	.+14     	; 0x46ae <serial_sim808_send+0xb8>
    46a0:	8d 81       	ldd	r24, Y+5	; 0x05
    46a2:	9e 81       	ldd	r25, Y+6	; 0x06
    46a4:	49 96       	adiw	r24, 0x19	; 25
    46a6:	0e 94 88 f2 	call	0x1e510	; 0x1e510 <yield_ms>
		task();
    46aa:	0f 94 15 0e 	call	0x21c2a	; 0x21c2a <task>
	}
}
    46ae:	00 00       	nop
    46b0:	2a 96       	adiw	r28, 0x0a	; 10
    46b2:	cd bf       	out	0x3d, r28	; 61
    46b4:	de bf       	out	0x3e, r29	; 62
    46b6:	df 91       	pop	r29
    46b8:	cf 91       	pop	r28
    46ba:	08 95       	ret

000046bc <serial_sim808_sendAndResponse>:

bool serial_sim808_sendAndResponse(const char* msg, uint8_t len)
{
    46bc:	cf 93       	push	r28
    46be:	df 93       	push	r29
    46c0:	00 d0       	rcall	.+0      	; 0x46c2 <serial_sim808_sendAndResponse+0x6>
    46c2:	1f 92       	push	r1
    46c4:	cd b7       	in	r28, 0x3d	; 61
    46c6:	de b7       	in	r29, 0x3e	; 62
    46c8:	8a 83       	std	Y+2, r24	; 0x02
    46ca:	9b 83       	std	Y+3, r25	; 0x03
    46cc:	6c 83       	std	Y+4, r22	; 0x04
	/* Reset the OK response flag */
	g_usart1_rx_OK = false;
    46ce:	10 92 2b 27 	sts	0x272B, r1	; 0x80272b <g_usart1_rx_OK>

	/* Send the string direct to the SIM808 */
	serial_sim808_send(msg, len, true);
    46d2:	8a 81       	ldd	r24, Y+2	; 0x02
    46d4:	9b 81       	ldd	r25, Y+3	; 0x03
    46d6:	41 e0       	ldi	r20, 0x01	; 1
    46d8:	6c 81       	ldd	r22, Y+4	; 0x04
    46da:	8d df       	rcall	.-230    	; 0x45f6 <serial_sim808_send>

	/* Wait until 2 s for the response */
	for (uint8_t ycnt = C_USART_SIM808_RESP_ITER; ycnt; --ycnt) {
    46dc:	80 e5       	ldi	r24, 0x50	; 80
    46de:	89 83       	std	Y+1, r24	; 0x01
    46e0:	0f c0       	rjmp	.+30     	; 0x4700 <serial_sim808_sendAndResponse+0x44>
		if (g_usart1_rx_OK) {
    46e2:	80 91 2b 27 	lds	r24, 0x272B	; 0x80272b <g_usart1_rx_OK>
    46e6:	88 23       	and	r24, r24
    46e8:	11 f0       	breq	.+4      	; 0x46ee <serial_sim808_sendAndResponse+0x32>
			/* OK response received */
			return true;
    46ea:	81 e0       	ldi	r24, 0x01	; 1
    46ec:	0d c0       	rjmp	.+26     	; 0x4708 <serial_sim808_sendAndResponse+0x4c>
		}

		yield_ms(C_USART_SIM808_RESP_MS);
    46ee:	89 e1       	ldi	r24, 0x19	; 25
    46f0:	90 e0       	ldi	r25, 0x00	; 0
    46f2:	0e 94 88 f2 	call	0x1e510	; 0x1e510 <yield_ms>
		task_serial();
    46f6:	0e 94 76 3c 	call	0x78ec	; 0x78ec <task_serial>

	/* Send the string direct to the SIM808 */
	serial_sim808_send(msg, len, true);

	/* Wait until 2 s for the response */
	for (uint8_t ycnt = C_USART_SIM808_RESP_ITER; ycnt; --ycnt) {
    46fa:	89 81       	ldd	r24, Y+1	; 0x01
    46fc:	81 50       	subi	r24, 0x01	; 1
    46fe:	89 83       	std	Y+1, r24	; 0x01
    4700:	89 81       	ldd	r24, Y+1	; 0x01
    4702:	88 23       	and	r24, r24
    4704:	71 f7       	brne	.-36     	; 0x46e2 <serial_sim808_sendAndResponse+0x26>
		yield_ms(C_USART_SIM808_RESP_MS);
		task_serial();
	}

	/* No OK response */
	return false;
    4706:	80 e0       	ldi	r24, 0x00	; 0
}
    4708:	24 96       	adiw	r28, 0x04	; 4
    470a:	cd bf       	out	0x3d, r28	; 61
    470c:	de bf       	out	0x3e, r29	; 62
    470e:	df 91       	pop	r29
    4710:	cf 91       	pop	r28
    4712:	08 95       	ret

00004714 <serial_sim808_gsm_setFunc>:

void serial_sim808_gsm_setFunc(C_SERIAL_SIM808_GSM_SETFUNC_ENUM_t funcMode)
{
    4714:	cf 93       	push	r28
    4716:	df 93       	push	r29
    4718:	00 d0       	rcall	.+0      	; 0x471a <serial_sim808_gsm_setFunc+0x6>
    471a:	cd b7       	in	r28, 0x3d	; 61
    471c:	de b7       	in	r29, 0x3e	; 62
    471e:	8b 83       	std	Y+3, r24	; 0x03
	/* Prepare message to the SIM808 */
	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SET_FUNC_1, funcMode);
    4720:	8b 81       	ldd	r24, Y+3	; 0x03
    4722:	88 2f       	mov	r24, r24
    4724:	90 e0       	ldi	r25, 0x00	; 0
    4726:	29 2f       	mov	r18, r25
    4728:	2f 93       	push	r18
    472a:	8f 93       	push	r24
    472c:	88 ec       	ldi	r24, 0xC8	; 200
    472e:	95 e0       	ldi	r25, 0x05	; 5
    4730:	89 2f       	mov	r24, r25
    4732:	8f 93       	push	r24
    4734:	88 ec       	ldi	r24, 0xC8	; 200
    4736:	95 e0       	ldi	r25, 0x05	; 5
    4738:	8f 93       	push	r24
    473a:	1f 92       	push	r1
    473c:	80 e8       	ldi	r24, 0x80	; 128
    473e:	8f 93       	push	r24
    4740:	83 e7       	ldi	r24, 0x73	; 115
    4742:	9c e2       	ldi	r25, 0x2C	; 44
    4744:	89 2f       	mov	r24, r25
    4746:	8f 93       	push	r24
    4748:	83 e7       	ldi	r24, 0x73	; 115
    474a:	9c e2       	ldi	r25, 0x2C	; 44
    474c:	8f 93       	push	r24
    474e:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    4752:	2d b7       	in	r18, 0x3d	; 61
    4754:	3e b7       	in	r19, 0x3e	; 62
    4756:	28 5f       	subi	r18, 0xF8	; 248
    4758:	3f 4f       	sbci	r19, 0xFF	; 255
    475a:	cd bf       	out	0x3d, r28	; 61
    475c:	de bf       	out	0x3e, r29	; 62
    475e:	89 83       	std	Y+1, r24	; 0x01
    4760:	9a 83       	std	Y+2, r25	; 0x02

	/* Send the string to the SIM808 */
	if (len) {
    4762:	89 81       	ldd	r24, Y+1	; 0x01
    4764:	9a 81       	ldd	r25, Y+2	; 0x02
    4766:	89 2b       	or	r24, r25
    4768:	29 f0       	breq	.+10     	; 0x4774 <serial_sim808_gsm_setFunc+0x60>
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    476a:	89 81       	ldd	r24, Y+1	; 0x01
    476c:	68 2f       	mov	r22, r24
    476e:	83 e7       	ldi	r24, 0x73	; 115
    4770:	9c e2       	ldi	r25, 0x2C	; 44
    4772:	a4 df       	rcall	.-184    	; 0x46bc <serial_sim808_sendAndResponse>
	}
}
    4774:	00 00       	nop
    4776:	23 96       	adiw	r28, 0x03	; 3
    4778:	cd bf       	out	0x3d, r28	; 61
    477a:	de bf       	out	0x3e, r29	; 62
    477c:	df 91       	pop	r29
    477e:	cf 91       	pop	r28
    4780:	08 95       	ret

00004782 <serial_sim808_gsm_setPin>:

void serial_sim808_gsm_setPin(const char* pin)
{
    4782:	cf 93       	push	r28
    4784:	df 93       	push	r29
    4786:	00 d0       	rcall	.+0      	; 0x4788 <serial_sim808_gsm_setPin+0x6>
    4788:	1f 92       	push	r1
    478a:	cd b7       	in	r28, 0x3d	; 61
    478c:	de b7       	in	r29, 0x3e	; 62
    478e:	8b 83       	std	Y+3, r24	; 0x03
    4790:	9c 83       	std	Y+4, r25	; 0x04
	/* Prepare message to the SIM808 */
	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SET_PIN_1, pin);
    4792:	8c 81       	ldd	r24, Y+4	; 0x04
    4794:	8f 93       	push	r24
    4796:	8b 81       	ldd	r24, Y+3	; 0x03
    4798:	8f 93       	push	r24
    479a:	85 ed       	ldi	r24, 0xD5	; 213
    479c:	95 e0       	ldi	r25, 0x05	; 5
    479e:	89 2f       	mov	r24, r25
    47a0:	8f 93       	push	r24
    47a2:	85 ed       	ldi	r24, 0xD5	; 213
    47a4:	95 e0       	ldi	r25, 0x05	; 5
    47a6:	8f 93       	push	r24
    47a8:	1f 92       	push	r1
    47aa:	80 e8       	ldi	r24, 0x80	; 128
    47ac:	8f 93       	push	r24
    47ae:	83 e7       	ldi	r24, 0x73	; 115
    47b0:	9c e2       	ldi	r25, 0x2C	; 44
    47b2:	89 2f       	mov	r24, r25
    47b4:	8f 93       	push	r24
    47b6:	83 e7       	ldi	r24, 0x73	; 115
    47b8:	9c e2       	ldi	r25, 0x2C	; 44
    47ba:	8f 93       	push	r24
    47bc:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    47c0:	2d b7       	in	r18, 0x3d	; 61
    47c2:	3e b7       	in	r19, 0x3e	; 62
    47c4:	28 5f       	subi	r18, 0xF8	; 248
    47c6:	3f 4f       	sbci	r19, 0xFF	; 255
    47c8:	cd bf       	out	0x3d, r28	; 61
    47ca:	de bf       	out	0x3e, r29	; 62
    47cc:	89 83       	std	Y+1, r24	; 0x01
    47ce:	9a 83       	std	Y+2, r25	; 0x02

	/* Send the string to the SIM808 */
	if (len) {
    47d0:	89 81       	ldd	r24, Y+1	; 0x01
    47d2:	9a 81       	ldd	r25, Y+2	; 0x02
    47d4:	89 2b       	or	r24, r25
    47d6:	29 f0       	breq	.+10     	; 0x47e2 <serial_sim808_gsm_setPin+0x60>
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    47d8:	89 81       	ldd	r24, Y+1	; 0x01
    47da:	68 2f       	mov	r22, r24
    47dc:	83 e7       	ldi	r24, 0x73	; 115
    47de:	9c e2       	ldi	r25, 0x2C	; 44
    47e0:	6d df       	rcall	.-294    	; 0x46bc <serial_sim808_sendAndResponse>
	}
}
    47e2:	00 00       	nop
    47e4:	24 96       	adiw	r28, 0x04	; 4
    47e6:	cd bf       	out	0x3d, r28	; 61
    47e8:	de bf       	out	0x3e, r29	; 62
    47ea:	df 91       	pop	r29
    47ec:	cf 91       	pop	r28
    47ee:	08 95       	ret

000047f0 <serial_gsm_activation>:

void serial_gsm_activation(bool enable)
{
    47f0:	cf 93       	push	r28
    47f2:	df 93       	push	r29
    47f4:	1f 92       	push	r1
    47f6:	cd b7       	in	r28, 0x3d	; 61
    47f8:	de b7       	in	r29, 0x3e	; 62
    47fa:	89 83       	std	Y+1, r24	; 0x01
	if (enable) {
    47fc:	89 81       	ldd	r24, Y+1	; 0x01
    47fe:	88 23       	and	r24, r24
    4800:	51 f0       	breq	.+20     	; 0x4816 <serial_gsm_activation+0x26>
		if (g_gsm_enable) {
    4802:	80 91 b0 29 	lds	r24, 0x29B0	; 0x8029b0 <g_gsm_enable>
    4806:	88 23       	and	r24, r24
    4808:	91 f0       	breq	.+36     	; 0x482e <serial_gsm_activation+0x3e>
			serial_sim808_gsm_setFunc(C_SERIAL_SIM808_GSM_SETFUNC_ON);
    480a:	81 e0       	ldi	r24, 0x01	; 1
    480c:	83 df       	rcall	.-250    	; 0x4714 <serial_sim808_gsm_setFunc>
			serial_sim808_gsm_setPin(g_gsm_login_pwd);
    480e:	8c eb       	ldi	r24, 0xBC	; 188
    4810:	99 e2       	ldi	r25, 0x29	; 41
    4812:	b7 df       	rcall	.-146    	; 0x4782 <serial_sim808_gsm_setPin>
		if (g_gsm_enable && g_gsm_aprs_enable) {
			serial_gsm_gprs_link_openClose(false);
		}
		serial_sim808_gsm_setFunc(C_SERIAL_SIM808_GSM_SETFUNC_OFF);
	}
}
    4814:	0c c0       	rjmp	.+24     	; 0x482e <serial_gsm_activation+0x3e>
			serial_sim808_gsm_setFunc(C_SERIAL_SIM808_GSM_SETFUNC_ON);
			serial_sim808_gsm_setPin(g_gsm_login_pwd);
		}

	} else {
		if (g_gsm_enable && g_gsm_aprs_enable) {
    4816:	80 91 b0 29 	lds	r24, 0x29B0	; 0x8029b0 <g_gsm_enable>
    481a:	88 23       	and	r24, r24
    481c:	31 f0       	breq	.+12     	; 0x482a <serial_gsm_activation+0x3a>
    481e:	80 91 b1 29 	lds	r24, 0x29B1	; 0x8029b1 <g_gsm_aprs_enable>
    4822:	88 23       	and	r24, r24
			serial_gsm_gprs_link_openClose(false);
    4824:	11 f0       	breq	.+4      	; 0x482a <serial_gsm_activation+0x3a>
    4826:	80 e0       	ldi	r24, 0x00	; 0
		}
		serial_sim808_gsm_setFunc(C_SERIAL_SIM808_GSM_SETFUNC_OFF);
    4828:	07 d0       	rcall	.+14     	; 0x4838 <serial_gsm_gprs_link_openClose>
    482a:	80 e0       	ldi	r24, 0x00	; 0
    482c:	73 df       	rcall	.-282    	; 0x4714 <serial_sim808_gsm_setFunc>
	}
}
    482e:	00 00       	nop
    4830:	0f 90       	pop	r0
    4832:	df 91       	pop	r29
    4834:	cf 91       	pop	r28
    4836:	08 95       	ret

00004838 <serial_gsm_gprs_link_openClose>:

void serial_gsm_gprs_link_openClose(bool isStart) {
    4838:	cf 93       	push	r28
    483a:	df 93       	push	r29
    483c:	cd b7       	in	r28, 0x3d	; 61
    483e:	de b7       	in	r29, 0x3e	; 62
    4840:	61 97       	sbiw	r28, 0x11	; 17
    4842:	cd bf       	out	0x3d, r28	; 61
    4844:	de bf       	out	0x3e, r29	; 62
    4846:	89 8b       	std	Y+17, r24	; 0x11
	static bool s_gprs_isOpen = false;
	int len;

	if (!g_gsm_enable || !g_gsm_aprs_enable) {
    4848:	90 91 b0 29 	lds	r25, 0x29B0	; 0x8029b0 <g_gsm_enable>
    484c:	81 e0       	ldi	r24, 0x01	; 1
    484e:	89 27       	eor	r24, r25
    4850:	88 23       	and	r24, r24
    4852:	31 f4       	brne	.+12     	; 0x4860 <serial_gsm_gprs_link_openClose+0x28>
    4854:	90 91 b1 29 	lds	r25, 0x29B1	; 0x8029b1 <g_gsm_aprs_enable>
    4858:	81 e0       	ldi	r24, 0x01	; 1
    485a:	89 27       	eor	r24, r25
    485c:	88 23       	and	r24, r24
    485e:	29 f0       	breq	.+10     	; 0x486a <serial_gsm_gprs_link_openClose+0x32>
		g_gsm_aprs_gprs_connected	= false;
    4860:	10 92 b2 29 	sts	0x29B2, r1	; 0x8029b2 <g_gsm_aprs_gprs_connected>
		g_gsm_aprs_ip_connected		= false;
    4864:	10 92 b3 29 	sts	0x29B3, r1	; 0x8029b3 <g_gsm_aprs_ip_connected>
		return;
    4868:	76 c1       	rjmp	.+748    	; 0x4b56 <serial_gsm_gprs_link_openClose+0x31e>
	}

	if (isStart && !s_gprs_isOpen) {
    486a:	89 89       	ldd	r24, Y+17	; 0x11
    486c:	88 23       	and	r24, r24
    486e:	09 f4       	brne	.+2      	; 0x4872 <serial_gsm_gprs_link_openClose+0x3a>
    4870:	21 c1       	rjmp	.+578    	; 0x4ab4 <serial_gsm_gprs_link_openClose+0x27c>
    4872:	90 91 04 23 	lds	r25, 0x2304	; 0x802304 <__data_end>
    4876:	81 e0       	ldi	r24, 0x01	; 1
    4878:	89 27       	eor	r24, r25
    487a:	88 23       	and	r24, r24
    487c:	09 f4       	brne	.+2      	; 0x4880 <serial_gsm_gprs_link_openClose+0x48>
    487e:	1a c1       	rjmp	.+564    	; 0x4ab4 <serial_gsm_gprs_link_openClose+0x27c>
		/* Enable auto reply chain */
		g_usart_gprs_auto_response_state = 1;
    4880:	81 e0       	ldi	r24, 0x01	; 1
    4882:	80 93 29 27 	sts	0x2729, r24	; 0x802729 <g_usart_gprs_auto_response_state>
		/* Inform about starting the serial communication process */
		{
			int len;

			/* LCD information */
			if (g_workmode != WORKMODE_RUN) {
    4886:	80 91 28 27 	lds	r24, 0x2728	; 0x802728 <g_workmode>
    488a:	82 30       	cpi	r24, 0x02	; 2
    488c:	09 f1       	breq	.+66     	; 0x48d0 <serial_gsm_gprs_link_openClose+0x98>
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_LCD_WAIT);
    488e:	8c eb       	ldi	r24, 0xBC	; 188
    4890:	94 e0       	ldi	r25, 0x04	; 4
    4892:	89 2f       	mov	r24, r25
    4894:	8f 93       	push	r24
    4896:	8c eb       	ldi	r24, 0xBC	; 188
    4898:	94 e0       	ldi	r25, 0x04	; 4
    489a:	8f 93       	push	r24
    489c:	1f 92       	push	r1
    489e:	80 e8       	ldi	r24, 0x80	; 128
    48a0:	8f 93       	push	r24
    48a2:	83 e7       	ldi	r24, 0x73	; 115
    48a4:	9c e2       	ldi	r25, 0x2C	; 44
    48a6:	89 2f       	mov	r24, r25
    48a8:	8f 93       	push	r24
    48aa:	83 e7       	ldi	r24, 0x73	; 115
    48ac:	9c e2       	ldi	r25, 0x2C	; 44
    48ae:	8f 93       	push	r24
    48b0:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    48b4:	0f 90       	pop	r0
    48b6:	0f 90       	pop	r0
    48b8:	0f 90       	pop	r0
    48ba:	0f 90       	pop	r0
    48bc:	0f 90       	pop	r0
    48be:	0f 90       	pop	r0
    48c0:	8d 83       	std	Y+5, r24	; 0x05
    48c2:	9e 83       	std	Y+6, r25	; 0x06
				task_twi2_lcd_str(8,  9 * 10, g_prepare_buf);
    48c4:	43 e7       	ldi	r20, 0x73	; 115
    48c6:	5c e2       	ldi	r21, 0x2C	; 44
    48c8:	6a e5       	ldi	r22, 0x5A	; 90
    48ca:	88 e0       	ldi	r24, 0x08	; 8
    48cc:	0e 94 c9 89 	call	0x11392	; 0x11392 <task_twi2_lcd_str>
			}

			/* USB information */
			len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_WAIT_CONNECT);
    48d0:	83 e6       	ldi	r24, 0x63	; 99
    48d2:	95 e0       	ldi	r25, 0x05	; 5
    48d4:	89 2f       	mov	r24, r25
    48d6:	8f 93       	push	r24
    48d8:	83 e6       	ldi	r24, 0x63	; 99
    48da:	95 e0       	ldi	r25, 0x05	; 5
    48dc:	8f 93       	push	r24
    48de:	1f 92       	push	r1
    48e0:	80 e8       	ldi	r24, 0x80	; 128
    48e2:	8f 93       	push	r24
    48e4:	83 e7       	ldi	r24, 0x73	; 115
    48e6:	9c e2       	ldi	r25, 0x2C	; 44
    48e8:	89 2f       	mov	r24, r25
    48ea:	8f 93       	push	r24
    48ec:	83 e7       	ldi	r24, 0x73	; 115
    48ee:	9c e2       	ldi	r25, 0x2C	; 44
    48f0:	8f 93       	push	r24
    48f2:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    48f6:	0f 90       	pop	r0
    48f8:	0f 90       	pop	r0
    48fa:	0f 90       	pop	r0
    48fc:	0f 90       	pop	r0
    48fe:	0f 90       	pop	r0
    4900:	0f 90       	pop	r0
    4902:	8d 83       	std	Y+5, r24	; 0x05
    4904:	9e 83       	std	Y+6, r25	; 0x06
			udi_write_tx_buf(g_prepare_buf, len, false);
    4906:	8d 81       	ldd	r24, Y+5	; 0x05
    4908:	40 e0       	ldi	r20, 0x00	; 0
    490a:	68 2f       	mov	r22, r24
    490c:	83 e7       	ldi	r24, 0x73	; 115
    490e:	9c e2       	ldi	r25, 0x2C	; 44
    4910:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>
		}

		#if 1
		len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#11 DEBUG: +CREG? sending ...\r\n");
    4914:	80 e2       	ldi	r24, 0x20	; 32
    4916:	e6 e1       	ldi	r30, 0x16	; 22
    4918:	f1 e2       	ldi	r31, 0x21	; 33
    491a:	a3 e7       	ldi	r26, 0x73	; 115
    491c:	bc e2       	ldi	r27, 0x2C	; 44
    491e:	01 90       	ld	r0, Z+
    4920:	0d 92       	st	X+, r0
    4922:	8a 95       	dec	r24
    4924:	e1 f7       	brne	.-8      	; 0x491e <serial_gsm_gprs_link_openClose+0xe6>
    4926:	8f e1       	ldi	r24, 0x1F	; 31
    4928:	90 e0       	ldi	r25, 0x00	; 0
    492a:	8f 83       	std	Y+7, r24	; 0x07
    492c:	98 87       	std	Y+8, r25	; 0x08
		udi_write_tx_buf(g_prepare_buf, len, false);
    492e:	8f 81       	ldd	r24, Y+7	; 0x07
    4930:	40 e0       	ldi	r20, 0x00	; 0
    4932:	68 2f       	mov	r22, r24
    4934:	83 e7       	ldi	r24, 0x73	; 115
    4936:	9c e2       	ldi	r25, 0x2C	; 44
    4938:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>
		#endif

		/* Shutdown any open connections and drop GPRS link, just in case */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSHUT);
    493c:	84 ef       	ldi	r24, 0xF4	; 244
    493e:	96 e0       	ldi	r25, 0x06	; 6
    4940:	89 2f       	mov	r24, r25
    4942:	8f 93       	push	r24
    4944:	84 ef       	ldi	r24, 0xF4	; 244
    4946:	96 e0       	ldi	r25, 0x06	; 6
    4948:	8f 93       	push	r24
    494a:	1f 92       	push	r1
    494c:	80 e8       	ldi	r24, 0x80	; 128
    494e:	8f 93       	push	r24
    4950:	83 e7       	ldi	r24, 0x73	; 115
    4952:	9c e2       	ldi	r25, 0x2C	; 44
    4954:	89 2f       	mov	r24, r25
    4956:	8f 93       	push	r24
    4958:	83 e7       	ldi	r24, 0x73	; 115
    495a:	9c e2       	ldi	r25, 0x2C	; 44
    495c:	8f 93       	push	r24
    495e:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    4962:	0f 90       	pop	r0
    4964:	0f 90       	pop	r0
    4966:	0f 90       	pop	r0
    4968:	0f 90       	pop	r0
    496a:	0f 90       	pop	r0
    496c:	0f 90       	pop	r0
    496e:	8f 83       	std	Y+7, r24	; 0x07
    4970:	98 87       	std	Y+8, r25	; 0x08
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    4972:	8f 81       	ldd	r24, Y+7	; 0x07
    4974:	68 2f       	mov	r22, r24
    4976:	83 e7       	ldi	r24, 0x73	; 115
    4978:	9c e2       	ldi	r25, 0x2C	; 44
    497a:	a0 de       	rcall	.-704    	; 0x46bc <serial_sim808_sendAndResponse>

		/* GPRS activation - check for registration, first */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CREG);
    497c:	80 e6       	ldi	r24, 0x60	; 96
    497e:	96 e0       	ldi	r25, 0x06	; 6
    4980:	89 2f       	mov	r24, r25
    4982:	8f 93       	push	r24
    4984:	80 e6       	ldi	r24, 0x60	; 96
    4986:	96 e0       	ldi	r25, 0x06	; 6
    4988:	8f 93       	push	r24
    498a:	1f 92       	push	r1
    498c:	80 e8       	ldi	r24, 0x80	; 128
    498e:	8f 93       	push	r24
    4990:	83 e7       	ldi	r24, 0x73	; 115
    4992:	9c e2       	ldi	r25, 0x2C	; 44
    4994:	89 2f       	mov	r24, r25
    4996:	8f 93       	push	r24
    4998:	83 e7       	ldi	r24, 0x73	; 115
    499a:	9c e2       	ldi	r25, 0x2C	; 44
    499c:	8f 93       	push	r24
    499e:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    49a2:	0f 90       	pop	r0
    49a4:	0f 90       	pop	r0
    49a6:	0f 90       	pop	r0
    49a8:	0f 90       	pop	r0
    49aa:	0f 90       	pop	r0
    49ac:	0f 90       	pop	r0
    49ae:	8f 83       	std	Y+7, r24	; 0x07
    49b0:	98 87       	std	Y+8, r25	; 0x08
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    49b2:	8f 81       	ldd	r24, Y+7	; 0x07
    49b4:	68 2f       	mov	r22, r24
    49b6:	83 e7       	ldi	r24, 0x73	; 115
    49b8:	9c e2       	ldi	r25, 0x2C	; 44
    49ba:	80 de       	rcall	.-768    	; 0x46bc <serial_sim808_sendAndResponse>

		/* Wait until the auto_responder chain has ended */
		{
			uint32_t l_now		= tcc1_get_time();
    49bc:	0e 94 e1 f5 	call	0x1ebc2	; 0x1ebc2 <tcc1_get_time>
    49c0:	dc 01       	movw	r26, r24
    49c2:	cb 01       	movw	r24, r22
    49c4:	89 83       	std	Y+1, r24	; 0x01
    49c6:	9a 83       	std	Y+2, r25	; 0x02
    49c8:	ab 83       	std	Y+3, r26	; 0x03
    49ca:	bc 83       	std	Y+4, r27	; 0x04
			uint32_t l_latest	= 5000 + l_now;
    49cc:	89 81       	ldd	r24, Y+1	; 0x01
    49ce:	9a 81       	ldd	r25, Y+2	; 0x02
    49d0:	ab 81       	ldd	r26, Y+3	; 0x03
    49d2:	bc 81       	ldd	r27, Y+4	; 0x04
    49d4:	88 57       	subi	r24, 0x78	; 120
    49d6:	9c 4e       	sbci	r25, 0xEC	; 236
    49d8:	af 4f       	sbci	r26, 0xFF	; 255
    49da:	bf 4f       	sbci	r27, 0xFF	; 255
    49dc:	89 87       	std	Y+9, r24	; 0x09
    49de:	9a 87       	std	Y+10, r25	; 0x0a
    49e0:	ab 87       	std	Y+11, r26	; 0x0b
    49e2:	bc 87       	std	Y+12, r27	; 0x0c

			while (l_latest > l_now) {
    49e4:	12 c0       	rjmp	.+36     	; 0x4a0a <serial_gsm_gprs_link_openClose+0x1d2>
				if (g_gsm_aprs_gprs_connected) {
    49e6:	80 91 b2 29 	lds	r24, 0x29B2	; 0x8029b2 <g_gsm_aprs_gprs_connected>
    49ea:	88 23       	and	r24, r24
    49ec:	21 f0       	breq	.+8      	; 0x49f6 <serial_gsm_gprs_link_openClose+0x1be>
					s_gprs_isOpen = true;
    49ee:	81 e0       	ldi	r24, 0x01	; 1
    49f0:	80 93 04 23 	sts	0x2304, r24	; 0x802304 <__data_end>
					break;
    49f4:	17 c0       	rjmp	.+46     	; 0x4a24 <serial_gsm_gprs_link_openClose+0x1ec>
				}
				task();
    49f6:	0f 94 15 0e 	call	0x21c2a	; 0x21c2a <task>
				l_now = tcc1_get_time();
    49fa:	0e 94 e1 f5 	call	0x1ebc2	; 0x1ebc2 <tcc1_get_time>
    49fe:	dc 01       	movw	r26, r24
    4a00:	cb 01       	movw	r24, r22
    4a02:	89 83       	std	Y+1, r24	; 0x01
    4a04:	9a 83       	std	Y+2, r25	; 0x02
    4a06:	ab 83       	std	Y+3, r26	; 0x03
    4a08:	bc 83       	std	Y+4, r27	; 0x04
		/* Wait until the auto_responder chain has ended */
		{
			uint32_t l_now		= tcc1_get_time();
			uint32_t l_latest	= 5000 + l_now;

			while (l_latest > l_now) {
    4a0a:	29 85       	ldd	r18, Y+9	; 0x09
    4a0c:	3a 85       	ldd	r19, Y+10	; 0x0a
    4a0e:	4b 85       	ldd	r20, Y+11	; 0x0b
    4a10:	5c 85       	ldd	r21, Y+12	; 0x0c
    4a12:	89 81       	ldd	r24, Y+1	; 0x01
    4a14:	9a 81       	ldd	r25, Y+2	; 0x02
    4a16:	ab 81       	ldd	r26, Y+3	; 0x03
    4a18:	bc 81       	ldd	r27, Y+4	; 0x04
    4a1a:	82 17       	cp	r24, r18
    4a1c:	93 07       	cpc	r25, r19
    4a1e:	a4 07       	cpc	r26, r20
    4a20:	b5 07       	cpc	r27, r21
    4a22:	08 f3       	brcs	.-62     	; 0x49e6 <serial_gsm_gprs_link_openClose+0x1ae>
		/* Inform about the serial communication success */
		{
			int len;

			/* LCD information */
			if (g_workmode != WORKMODE_RUN) {
    4a24:	80 91 28 27 	lds	r24, 0x2728	; 0x802728 <g_workmode>
    4a28:	82 30       	cpi	r24, 0x02	; 2
    4a2a:	09 f1       	breq	.+66     	; 0x4a6e <serial_gsm_gprs_link_openClose+0x236>
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_LCD_READY);
    4a2c:	87 ed       	ldi	r24, 0xD7	; 215
    4a2e:	94 e0       	ldi	r25, 0x04	; 4
    4a30:	89 2f       	mov	r24, r25
    4a32:	8f 93       	push	r24
    4a34:	87 ed       	ldi	r24, 0xD7	; 215
    4a36:	94 e0       	ldi	r25, 0x04	; 4
    4a38:	8f 93       	push	r24
    4a3a:	1f 92       	push	r1
    4a3c:	80 e8       	ldi	r24, 0x80	; 128
    4a3e:	8f 93       	push	r24
    4a40:	83 e7       	ldi	r24, 0x73	; 115
    4a42:	9c e2       	ldi	r25, 0x2C	; 44
    4a44:	89 2f       	mov	r24, r25
    4a46:	8f 93       	push	r24
    4a48:	83 e7       	ldi	r24, 0x73	; 115
    4a4a:	9c e2       	ldi	r25, 0x2C	; 44
    4a4c:	8f 93       	push	r24
    4a4e:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    4a52:	0f 90       	pop	r0
    4a54:	0f 90       	pop	r0
    4a56:	0f 90       	pop	r0
    4a58:	0f 90       	pop	r0
    4a5a:	0f 90       	pop	r0
    4a5c:	0f 90       	pop	r0
    4a5e:	8d 87       	std	Y+13, r24	; 0x0d
    4a60:	9e 87       	std	Y+14, r25	; 0x0e
				task_twi2_lcd_str(8, 10 * 10, g_prepare_buf);
    4a62:	43 e7       	ldi	r20, 0x73	; 115
    4a64:	5c e2       	ldi	r21, 0x2C	; 44
    4a66:	64 e6       	ldi	r22, 0x64	; 100
    4a68:	88 e0       	ldi	r24, 0x08	; 8
    4a6a:	0e 94 c9 89 	call	0x11392	; 0x11392 <task_twi2_lcd_str>
			}

			/* USB information */
			len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_READY);
    4a6e:	8b ea       	ldi	r24, 0xAB	; 171
    4a70:	95 e0       	ldi	r25, 0x05	; 5
    4a72:	89 2f       	mov	r24, r25
    4a74:	8f 93       	push	r24
    4a76:	8b ea       	ldi	r24, 0xAB	; 171
    4a78:	95 e0       	ldi	r25, 0x05	; 5
    4a7a:	8f 93       	push	r24
    4a7c:	1f 92       	push	r1
    4a7e:	80 e8       	ldi	r24, 0x80	; 128
    4a80:	8f 93       	push	r24
    4a82:	83 e7       	ldi	r24, 0x73	; 115
    4a84:	9c e2       	ldi	r25, 0x2C	; 44
    4a86:	89 2f       	mov	r24, r25
    4a88:	8f 93       	push	r24
    4a8a:	83 e7       	ldi	r24, 0x73	; 115
    4a8c:	9c e2       	ldi	r25, 0x2C	; 44
    4a8e:	8f 93       	push	r24
    4a90:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    4a94:	0f 90       	pop	r0
    4a96:	0f 90       	pop	r0
    4a98:	0f 90       	pop	r0
    4a9a:	0f 90       	pop	r0
    4a9c:	0f 90       	pop	r0
    4a9e:	0f 90       	pop	r0
    4aa0:	8d 87       	std	Y+13, r24	; 0x0d
    4aa2:	9e 87       	std	Y+14, r25	; 0x0e
			udi_write_tx_buf(g_prepare_buf, len, false);
    4aa4:	8d 85       	ldd	r24, Y+13	; 0x0d
    4aa6:	40 e0       	ldi	r20, 0x00	; 0
    4aa8:	68 2f       	mov	r22, r24
    4aaa:	83 e7       	ldi	r24, 0x73	; 115
    4aac:	9c e2       	ldi	r25, 0x2C	; 44
    4aae:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>
				l_now = tcc1_get_time();
			}
		}

		/* Inform about the serial communication success */
		{
    4ab2:	51 c0       	rjmp	.+162    	; 0x4b56 <serial_gsm_gprs_link_openClose+0x31e>
			/* USB information */
			len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_READY);
			udi_write_tx_buf(g_prepare_buf, len, false);
		}

	} else if (!isStart && s_gprs_isOpen) {
    4ab4:	99 89       	ldd	r25, Y+17	; 0x11
    4ab6:	81 e0       	ldi	r24, 0x01	; 1
    4ab8:	89 27       	eor	r24, r25
    4aba:	88 23       	and	r24, r24
    4abc:	09 f4       	brne	.+2      	; 0x4ac0 <serial_gsm_gprs_link_openClose+0x288>
    4abe:	4b c0       	rjmp	.+150    	; 0x4b56 <serial_gsm_gprs_link_openClose+0x31e>
    4ac0:	80 91 04 23 	lds	r24, 0x2304	; 0x802304 <__data_end>
    4ac4:	88 23       	and	r24, r24
    4ac6:	09 f4       	brne	.+2      	; 0x4aca <serial_gsm_gprs_link_openClose+0x292>
    4ac8:	46 c0       	rjmp	.+140    	; 0x4b56 <serial_gsm_gprs_link_openClose+0x31e>
		s_gprs_isOpen = false;
    4aca:	10 92 04 23 	sts	0x2304, r1	; 0x802304 <__data_end>

		/* Shut down IP connection */
		serial_gsm_gprs_ip_openClose(false);
    4ace:	80 e0       	ldi	r24, 0x00	; 0
    4ad0:	ae d1       	rcall	.+860    	; 0x4e2e <serial_gsm_gprs_ip_openClose>

		/* Close any listening servers */
		int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSERVER, 0);
    4ad2:	1f 92       	push	r1
    4ad4:	1f 92       	push	r1
    4ad6:	82 ee       	ldi	r24, 0xE2	; 226
    4ad8:	96 e0       	ldi	r25, 0x06	; 6
    4ada:	89 2f       	mov	r24, r25
    4adc:	8f 93       	push	r24
    4ade:	82 ee       	ldi	r24, 0xE2	; 226
    4ae0:	96 e0       	ldi	r25, 0x06	; 6
    4ae2:	8f 93       	push	r24
    4ae4:	1f 92       	push	r1
    4ae6:	80 e8       	ldi	r24, 0x80	; 128
    4ae8:	8f 93       	push	r24
    4aea:	83 e7       	ldi	r24, 0x73	; 115
    4aec:	9c e2       	ldi	r25, 0x2C	; 44
    4aee:	89 2f       	mov	r24, r25
    4af0:	8f 93       	push	r24
    4af2:	83 e7       	ldi	r24, 0x73	; 115
    4af4:	9c e2       	ldi	r25, 0x2C	; 44
    4af6:	8f 93       	push	r24
    4af8:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    4afc:	2d b7       	in	r18, 0x3d	; 61
    4afe:	3e b7       	in	r19, 0x3e	; 62
    4b00:	28 5f       	subi	r18, 0xF8	; 248
    4b02:	3f 4f       	sbci	r19, 0xFF	; 255
    4b04:	cd bf       	out	0x3d, r28	; 61
    4b06:	de bf       	out	0x3e, r29	; 62
    4b08:	8f 87       	std	Y+15, r24	; 0x0f
    4b0a:	98 8b       	std	Y+16, r25	; 0x10
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    4b0c:	8f 85       	ldd	r24, Y+15	; 0x0f
    4b0e:	68 2f       	mov	r22, r24
    4b10:	83 e7       	ldi	r24, 0x73	; 115
    4b12:	9c e2       	ldi	r25, 0x2C	; 44
    4b14:	d3 dd       	rcall	.-1114   	; 0x46bc <serial_sim808_sendAndResponse>

		/* Shutdown any open connections and drop GPRS link */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSHUT);
    4b16:	84 ef       	ldi	r24, 0xF4	; 244
    4b18:	96 e0       	ldi	r25, 0x06	; 6
    4b1a:	89 2f       	mov	r24, r25
    4b1c:	8f 93       	push	r24
    4b1e:	84 ef       	ldi	r24, 0xF4	; 244
    4b20:	96 e0       	ldi	r25, 0x06	; 6
    4b22:	8f 93       	push	r24
    4b24:	1f 92       	push	r1
    4b26:	80 e8       	ldi	r24, 0x80	; 128
    4b28:	8f 93       	push	r24
    4b2a:	83 e7       	ldi	r24, 0x73	; 115
    4b2c:	9c e2       	ldi	r25, 0x2C	; 44
    4b2e:	89 2f       	mov	r24, r25
    4b30:	8f 93       	push	r24
    4b32:	83 e7       	ldi	r24, 0x73	; 115
    4b34:	9c e2       	ldi	r25, 0x2C	; 44
    4b36:	8f 93       	push	r24
    4b38:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    4b3c:	0f 90       	pop	r0
    4b3e:	0f 90       	pop	r0
    4b40:	0f 90       	pop	r0
    4b42:	0f 90       	pop	r0
    4b44:	0f 90       	pop	r0
    4b46:	0f 90       	pop	r0
    4b48:	8f 87       	std	Y+15, r24	; 0x0f
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    4b4a:	98 8b       	std	Y+16, r25	; 0x10
    4b4c:	8f 85       	ldd	r24, Y+15	; 0x0f
    4b4e:	68 2f       	mov	r22, r24
    4b50:	83 e7       	ldi	r24, 0x73	; 115
    4b52:	9c e2       	ldi	r25, 0x2C	; 44
	}
}
    4b54:	b3 dd       	rcall	.-1178   	; 0x46bc <serial_sim808_sendAndResponse>
    4b56:	61 96       	adiw	r28, 0x11	; 17
    4b58:	cd bf       	out	0x3d, r28	; 61
    4b5a:	de bf       	out	0x3e, r29	; 62
    4b5c:	df 91       	pop	r29
    4b5e:	cf 91       	pop	r28
    4b60:	08 95       	ret

00004b62 <serial_gsm_rx_creg>:

void serial_gsm_rx_creg(C_GSM_CREG_STAT_ENUM_t stat)
{
    4b62:	cf 93       	push	r28
    4b64:	df 93       	push	r29
    4b66:	00 d0       	rcall	.+0      	; 0x4b68 <serial_gsm_rx_creg+0x6>
    4b68:	cd b7       	in	r28, 0x3d	; 61
    4b6a:	de b7       	in	r29, 0x3e	; 62
    4b6c:	8b 83       	std	Y+3, r24	; 0x03
	static bool s_done = false;
	static bool s_lock = false;
	int len;

	if (!g_gsm_enable || !g_gsm_aprs_enable || s_done || s_lock || (g_usart_gprs_auto_response_state != 1)) {
    4b6e:	90 91 b0 29 	lds	r25, 0x29B0	; 0x8029b0 <g_gsm_enable>
    4b72:	81 e0       	ldi	r24, 0x01	; 1
    4b74:	89 27       	eor	r24, r25
    4b76:	88 23       	and	r24, r24
    4b78:	09 f0       	breq	.+2      	; 0x4b7c <serial_gsm_rx_creg+0x1a>
    4b7a:	71 c0       	rjmp	.+226    	; 0x4c5e <serial_gsm_rx_creg+0xfc>
    4b7c:	90 91 b1 29 	lds	r25, 0x29B1	; 0x8029b1 <g_gsm_aprs_enable>
    4b80:	81 e0       	ldi	r24, 0x01	; 1
    4b82:	89 27       	eor	r24, r25
    4b84:	88 23       	and	r24, r24
    4b86:	09 f0       	breq	.+2      	; 0x4b8a <serial_gsm_rx_creg+0x28>
    4b88:	6a c0       	rjmp	.+212    	; 0x4c5e <serial_gsm_rx_creg+0xfc>
    4b8a:	80 91 05 23 	lds	r24, 0x2305	; 0x802305 <s_done.8212>
    4b8e:	88 23       	and	r24, r24
    4b90:	09 f0       	breq	.+2      	; 0x4b94 <serial_gsm_rx_creg+0x32>
    4b92:	65 c0       	rjmp	.+202    	; 0x4c5e <serial_gsm_rx_creg+0xfc>
    4b94:	80 91 06 23 	lds	r24, 0x2306	; 0x802306 <s_lock.8213>
    4b98:	88 23       	and	r24, r24
    4b9a:	09 f0       	breq	.+2      	; 0x4b9e <serial_gsm_rx_creg+0x3c>
    4b9c:	60 c0       	rjmp	.+192    	; 0x4c5e <serial_gsm_rx_creg+0xfc>
    4b9e:	80 91 29 27 	lds	r24, 0x2729	; 0x802729 <g_usart_gprs_auto_response_state>
    4ba2:	81 30       	cpi	r24, 0x01	; 1
    4ba4:	09 f0       	breq	.+2      	; 0x4ba8 <serial_gsm_rx_creg+0x46>
    4ba6:	5b c0       	rjmp	.+182    	; 0x4c5e <serial_gsm_rx_creg+0xfc>
		return;
	}

	if ((stat == C_GSM_CREG_STAT_REGHOME) || (stat == C_GSM_CREG_STAT_REGROAMING)) {
    4ba8:	8b 81       	ldd	r24, Y+3	; 0x03
    4baa:	81 30       	cpi	r24, 0x01	; 1
    4bac:	21 f0       	breq	.+8      	; 0x4bb6 <serial_gsm_rx_creg+0x54>
    4bae:	8b 81       	ldd	r24, Y+3	; 0x03
    4bb0:	85 30       	cpi	r24, 0x05	; 5
    4bb2:	09 f0       	breq	.+2      	; 0x4bb6 <serial_gsm_rx_creg+0x54>
    4bb4:	55 c0       	rjmp	.+170    	; 0x4c60 <serial_gsm_rx_creg+0xfe>
		s_lock = true;
    4bb6:	81 e0       	ldi	r24, 0x01	; 1
    4bb8:	80 93 06 23 	sts	0x2306, r24	; 0x802306 <s_lock.8213>
		barrier();
		s_done = true;
    4bbc:	81 e0       	ldi	r24, 0x01	; 1
    4bbe:	80 93 05 23 	sts	0x2305, r24	; 0x802305 <s_done.8212>

		#if 1
		len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#21 DEBUG: +CREG: 1 (REGHOME) / 5 (REGROAMING) received.\r\n");
    4bc2:	8b e3       	ldi	r24, 0x3B	; 59
    4bc4:	e6 e3       	ldi	r30, 0x36	; 54
    4bc6:	f1 e2       	ldi	r31, 0x21	; 33
    4bc8:	a3 e7       	ldi	r26, 0x73	; 115
    4bca:	bc e2       	ldi	r27, 0x2C	; 44
    4bcc:	01 90       	ld	r0, Z+
    4bce:	0d 92       	st	X+, r0
    4bd0:	8a 95       	dec	r24
    4bd2:	e1 f7       	brne	.-8      	; 0x4bcc <serial_gsm_rx_creg+0x6a>
    4bd4:	8a e3       	ldi	r24, 0x3A	; 58
    4bd6:	90 e0       	ldi	r25, 0x00	; 0
    4bd8:	89 83       	std	Y+1, r24	; 0x01
    4bda:	9a 83       	std	Y+2, r25	; 0x02
		udi_write_tx_buf(g_prepare_buf, len, false);
    4bdc:	89 81       	ldd	r24, Y+1	; 0x01
    4bde:	40 e0       	ldi	r20, 0x00	; 0
    4be0:	68 2f       	mov	r22, r24
    4be2:	83 e7       	ldi	r24, 0x73	; 115
    4be4:	9c e2       	ldi	r25, 0x2C	; 44
    4be6:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>
		#endif

		g_usart_gprs_auto_response_state = 2;
    4bea:	82 e0       	ldi	r24, 0x02	; 2
    4bec:	80 93 29 27 	sts	0x2729, r24	; 0x802729 <g_usart_gprs_auto_response_state>

		#if 1
		len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#22 DEBUG: +CGATT? sending ...\r\n");
    4bf0:	81 e2       	ldi	r24, 0x21	; 33
    4bf2:	e1 e7       	ldi	r30, 0x71	; 113
    4bf4:	f1 e2       	ldi	r31, 0x21	; 33
    4bf6:	a3 e7       	ldi	r26, 0x73	; 115
    4bf8:	bc e2       	ldi	r27, 0x2C	; 44
    4bfa:	01 90       	ld	r0, Z+
    4bfc:	0d 92       	st	X+, r0
    4bfe:	8a 95       	dec	r24
    4c00:	e1 f7       	brne	.-8      	; 0x4bfa <serial_gsm_rx_creg+0x98>
    4c02:	80 e2       	ldi	r24, 0x20	; 32
    4c04:	90 e0       	ldi	r25, 0x00	; 0
    4c06:	89 83       	std	Y+1, r24	; 0x01
    4c08:	9a 83       	std	Y+2, r25	; 0x02
		udi_write_tx_buf(g_prepare_buf, len, false);
    4c0a:	89 81       	ldd	r24, Y+1	; 0x01
    4c0c:	40 e0       	ldi	r20, 0x00	; 0
    4c0e:	68 2f       	mov	r22, r24
    4c10:	83 e7       	ldi	r24, 0x73	; 115
    4c12:	9c e2       	ldi	r25, 0x2C	; 44
    4c14:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>
		#endif

		/* Check and push device to activate GPRS */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CGATT);
    4c18:	8b e6       	ldi	r24, 0x6B	; 107
    4c1a:	96 e0       	ldi	r25, 0x06	; 6
    4c1c:	89 2f       	mov	r24, r25
    4c1e:	8f 93       	push	r24
    4c20:	8b e6       	ldi	r24, 0x6B	; 107
    4c22:	96 e0       	ldi	r25, 0x06	; 6
    4c24:	8f 93       	push	r24
    4c26:	1f 92       	push	r1
    4c28:	80 e8       	ldi	r24, 0x80	; 128
    4c2a:	8f 93       	push	r24
    4c2c:	83 e7       	ldi	r24, 0x73	; 115
    4c2e:	9c e2       	ldi	r25, 0x2C	; 44
    4c30:	89 2f       	mov	r24, r25
    4c32:	8f 93       	push	r24
    4c34:	83 e7       	ldi	r24, 0x73	; 115
    4c36:	9c e2       	ldi	r25, 0x2C	; 44
    4c38:	8f 93       	push	r24
    4c3a:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    4c3e:	0f 90       	pop	r0
    4c40:	0f 90       	pop	r0
    4c42:	0f 90       	pop	r0
    4c44:	0f 90       	pop	r0
    4c46:	0f 90       	pop	r0
    4c48:	0f 90       	pop	r0
    4c4a:	89 83       	std	Y+1, r24	; 0x01
    4c4c:	9a 83       	std	Y+2, r25	; 0x02
		s_lock = false;
    4c4e:	10 92 06 23 	sts	0x2306, r1	; 0x802306 <s_lock.8213>
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    4c52:	89 81       	ldd	r24, Y+1	; 0x01
    4c54:	68 2f       	mov	r22, r24
    4c56:	83 e7       	ldi	r24, 0x73	; 115
    4c58:	9c e2       	ldi	r25, 0x2C	; 44
    4c5a:	30 dd       	rcall	.-1440   	; 0x46bc <serial_sim808_sendAndResponse>
    4c5c:	01 c0       	rjmp	.+2      	; 0x4c60 <serial_gsm_rx_creg+0xfe>
	static bool s_done = false;
	static bool s_lock = false;
	int len;

	if (!g_gsm_enable || !g_gsm_aprs_enable || s_done || s_lock || (g_usart_gprs_auto_response_state != 1)) {
		return;
    4c5e:	00 00       	nop
		/* Check and push device to activate GPRS */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CGATT);
		s_lock = false;
		serial_sim808_sendAndResponse(g_prepare_buf, len);
	}
}
    4c60:	23 96       	adiw	r28, 0x03	; 3
    4c62:	cd bf       	out	0x3d, r28	; 61
    4c64:	de bf       	out	0x3e, r29	; 62
    4c66:	df 91       	pop	r29
    4c68:	cf 91       	pop	r28
    4c6a:	08 95       	ret

00004c6c <serial_gsm_rx_cgatt>:

void serial_gsm_rx_cgatt(C_GSM_CGATT_STAT_ENUM_t stat)
{
    4c6c:	cf 93       	push	r28
    4c6e:	df 93       	push	r29
    4c70:	00 d0       	rcall	.+0      	; 0x4c72 <serial_gsm_rx_cgatt+0x6>
    4c72:	cd b7       	in	r28, 0x3d	; 61
    4c74:	de b7       	in	r29, 0x3e	; 62
    4c76:	8b 83       	std	Y+3, r24	; 0x03
	static bool s_done = false;
	static bool s_lock = false;
	int len;

	if (!g_gsm_enable || !g_gsm_aprs_enable || s_done || s_lock || (g_usart_gprs_auto_response_state != 2)) {
    4c78:	90 91 b0 29 	lds	r25, 0x29B0	; 0x8029b0 <g_gsm_enable>
    4c7c:	81 e0       	ldi	r24, 0x01	; 1
    4c7e:	89 27       	eor	r24, r25
    4c80:	88 23       	and	r24, r24
    4c82:	09 f0       	breq	.+2      	; 0x4c86 <serial_gsm_rx_cgatt+0x1a>
    4c84:	cd c0       	rjmp	.+410    	; 0x4e20 <serial_gsm_rx_cgatt+0x1b4>
    4c86:	90 91 b1 29 	lds	r25, 0x29B1	; 0x8029b1 <g_gsm_aprs_enable>
    4c8a:	81 e0       	ldi	r24, 0x01	; 1
    4c8c:	89 27       	eor	r24, r25
    4c8e:	88 23       	and	r24, r24
    4c90:	09 f0       	breq	.+2      	; 0x4c94 <serial_gsm_rx_cgatt+0x28>
    4c92:	c6 c0       	rjmp	.+396    	; 0x4e20 <serial_gsm_rx_cgatt+0x1b4>
    4c94:	80 91 07 23 	lds	r24, 0x2307	; 0x802307 <s_done.8218>
    4c98:	88 23       	and	r24, r24
    4c9a:	09 f0       	breq	.+2      	; 0x4c9e <serial_gsm_rx_cgatt+0x32>
    4c9c:	c1 c0       	rjmp	.+386    	; 0x4e20 <serial_gsm_rx_cgatt+0x1b4>
    4c9e:	80 91 08 23 	lds	r24, 0x2308	; 0x802308 <s_lock.8219>
    4ca2:	88 23       	and	r24, r24
    4ca4:	09 f0       	breq	.+2      	; 0x4ca8 <serial_gsm_rx_cgatt+0x3c>
    4ca6:	bc c0       	rjmp	.+376    	; 0x4e20 <serial_gsm_rx_cgatt+0x1b4>
    4ca8:	80 91 29 27 	lds	r24, 0x2729	; 0x802729 <g_usart_gprs_auto_response_state>
    4cac:	82 30       	cpi	r24, 0x02	; 2
    4cae:	09 f0       	breq	.+2      	; 0x4cb2 <serial_gsm_rx_cgatt+0x46>
    4cb0:	b7 c0       	rjmp	.+366    	; 0x4e20 <serial_gsm_rx_cgatt+0x1b4>
		return;
	}


	if (stat == C_GSM_CREG_STAT_ATTACHED) {
    4cb2:	8b 81       	ldd	r24, Y+3	; 0x03
    4cb4:	81 30       	cpi	r24, 0x01	; 1
    4cb6:	09 f0       	breq	.+2      	; 0x4cba <serial_gsm_rx_cgatt+0x4e>
    4cb8:	b4 c0       	rjmp	.+360    	; 0x4e22 <serial_gsm_rx_cgatt+0x1b6>
		s_lock = true;
    4cba:	81 e0       	ldi	r24, 0x01	; 1
    4cbc:	80 93 08 23 	sts	0x2308, r24	; 0x802308 <s_lock.8219>
		barrier();
		s_done = true;
    4cc0:	81 e0       	ldi	r24, 0x01	; 1
    4cc2:	80 93 07 23 	sts	0x2307, r24	; 0x802307 <s_done.8218>

		#if 1
		len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#31 DEBUG: +CGATT: 1 (ATTACHED) received.\r\n");
    4cc6:	8c e2       	ldi	r24, 0x2C	; 44
    4cc8:	e2 e9       	ldi	r30, 0x92	; 146
    4cca:	f1 e2       	ldi	r31, 0x21	; 33
    4ccc:	a3 e7       	ldi	r26, 0x73	; 115
    4cce:	bc e2       	ldi	r27, 0x2C	; 44
    4cd0:	01 90       	ld	r0, Z+
    4cd2:	0d 92       	st	X+, r0
    4cd4:	8a 95       	dec	r24
    4cd6:	e1 f7       	brne	.-8      	; 0x4cd0 <serial_gsm_rx_cgatt+0x64>
    4cd8:	8b e2       	ldi	r24, 0x2B	; 43
    4cda:	90 e0       	ldi	r25, 0x00	; 0
    4cdc:	89 83       	std	Y+1, r24	; 0x01
    4cde:	9a 83       	std	Y+2, r25	; 0x02
		udi_write_tx_buf(g_prepare_buf, len, false);
    4ce0:	89 81       	ldd	r24, Y+1	; 0x01
    4ce2:	40 e0       	ldi	r20, 0x00	; 0
    4ce4:	68 2f       	mov	r22, r24
    4ce6:	83 e7       	ldi	r24, 0x73	; 115
    4ce8:	9c e2       	ldi	r25, 0x2C	; 44
    4cea:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>
		#endif

		#if 1
		len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#32 DEBUG: +CSTT, +CIICR, +CIFSR sending ...\r\n");
    4cee:	8f e2       	ldi	r24, 0x2F	; 47
    4cf0:	ee eb       	ldi	r30, 0xBE	; 190
    4cf2:	f1 e2       	ldi	r31, 0x21	; 33
    4cf4:	a3 e7       	ldi	r26, 0x73	; 115
    4cf6:	bc e2       	ldi	r27, 0x2C	; 44
    4cf8:	01 90       	ld	r0, Z+
    4cfa:	0d 92       	st	X+, r0
    4cfc:	8a 95       	dec	r24
    4cfe:	e1 f7       	brne	.-8      	; 0x4cf8 <serial_gsm_rx_cgatt+0x8c>
    4d00:	8e e2       	ldi	r24, 0x2E	; 46
    4d02:	90 e0       	ldi	r25, 0x00	; 0
    4d04:	89 83       	std	Y+1, r24	; 0x01
    4d06:	9a 83       	std	Y+2, r25	; 0x02
		udi_write_tx_buf(g_prepare_buf, len, false);
    4d08:	89 81       	ldd	r24, Y+1	; 0x01
    4d0a:	40 e0       	ldi	r20, 0x00	; 0
    4d0c:	68 2f       	mov	r22, r24
    4d0e:	83 e7       	ldi	r24, 0x73	; 115
    4d10:	9c e2       	ldi	r25, 0x2C	; 44
    4d12:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>
		#endif

		/* Start task for GPRS service */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CSTT_PARAM, g_aprs_link_service, g_aprs_link_user, g_aprs_link_pwd);  // "web.vodafone.de"
    4d16:	8e e9       	ldi	r24, 0x9E	; 158
    4d18:	96 e2       	ldi	r25, 0x26	; 38
    4d1a:	89 2f       	mov	r24, r25
    4d1c:	8f 93       	push	r24
    4d1e:	8e e9       	ldi	r24, 0x9E	; 158
    4d20:	96 e2       	ldi	r25, 0x26	; 38
    4d22:	8f 93       	push	r24
    4d24:	8e e8       	ldi	r24, 0x8E	; 142
    4d26:	96 e2       	ldi	r25, 0x26	; 38
    4d28:	89 2f       	mov	r24, r25
    4d2a:	8f 93       	push	r24
    4d2c:	8e e8       	ldi	r24, 0x8E	; 142
    4d2e:	96 e2       	ldi	r25, 0x26	; 38
    4d30:	8f 93       	push	r24
    4d32:	8e e6       	ldi	r24, 0x6E	; 110
    4d34:	96 e2       	ldi	r25, 0x26	; 38
    4d36:	89 2f       	mov	r24, r25
    4d38:	8f 93       	push	r24
    4d3a:	8e e6       	ldi	r24, 0x6E	; 110
    4d3c:	96 e2       	ldi	r25, 0x26	; 38
    4d3e:	8f 93       	push	r24
    4d40:	87 e7       	ldi	r24, 0x77	; 119
    4d42:	96 e0       	ldi	r25, 0x06	; 6
    4d44:	89 2f       	mov	r24, r25
    4d46:	8f 93       	push	r24
    4d48:	87 e7       	ldi	r24, 0x77	; 119
    4d4a:	96 e0       	ldi	r25, 0x06	; 6
    4d4c:	8f 93       	push	r24
    4d4e:	1f 92       	push	r1
    4d50:	80 e8       	ldi	r24, 0x80	; 128
    4d52:	8f 93       	push	r24
    4d54:	83 e7       	ldi	r24, 0x73	; 115
    4d56:	9c e2       	ldi	r25, 0x2C	; 44
    4d58:	89 2f       	mov	r24, r25
    4d5a:	8f 93       	push	r24
    4d5c:	83 e7       	ldi	r24, 0x73	; 115
    4d5e:	9c e2       	ldi	r25, 0x2C	; 44
    4d60:	8f 93       	push	r24
    4d62:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    4d66:	2d b7       	in	r18, 0x3d	; 61
    4d68:	3e b7       	in	r19, 0x3e	; 62
    4d6a:	24 5f       	subi	r18, 0xF4	; 244
    4d6c:	3f 4f       	sbci	r19, 0xFF	; 255
    4d6e:	cd bf       	out	0x3d, r28	; 61
    4d70:	de bf       	out	0x3e, r29	; 62
    4d72:	89 83       	std	Y+1, r24	; 0x01
    4d74:	9a 83       	std	Y+2, r25	; 0x02
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    4d76:	89 81       	ldd	r24, Y+1	; 0x01
    4d78:	68 2f       	mov	r22, r24
    4d7a:	83 e7       	ldi	r24, 0x73	; 115
    4d7c:	9c e2       	ldi	r25, 0x2C	; 44
    4d7e:	9e dc       	rcall	.-1732   	; 0x46bc <serial_sim808_sendAndResponse>

		/* Establish GPRS connection */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIICR);
    4d80:	80 e9       	ldi	r24, 0x90	; 144
    4d82:	96 e0       	ldi	r25, 0x06	; 6
    4d84:	89 2f       	mov	r24, r25
    4d86:	8f 93       	push	r24
    4d88:	80 e9       	ldi	r24, 0x90	; 144
    4d8a:	96 e0       	ldi	r25, 0x06	; 6
    4d8c:	8f 93       	push	r24
    4d8e:	1f 92       	push	r1
    4d90:	80 e8       	ldi	r24, 0x80	; 128
    4d92:	8f 93       	push	r24
    4d94:	83 e7       	ldi	r24, 0x73	; 115
    4d96:	9c e2       	ldi	r25, 0x2C	; 44
    4d98:	89 2f       	mov	r24, r25
    4d9a:	8f 93       	push	r24
    4d9c:	83 e7       	ldi	r24, 0x73	; 115
    4d9e:	9c e2       	ldi	r25, 0x2C	; 44
    4da0:	8f 93       	push	r24
    4da2:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    4da6:	0f 90       	pop	r0
    4da8:	0f 90       	pop	r0
    4daa:	0f 90       	pop	r0
    4dac:	0f 90       	pop	r0
    4dae:	0f 90       	pop	r0
    4db0:	0f 90       	pop	r0
    4db2:	89 83       	std	Y+1, r24	; 0x01
    4db4:	9a 83       	std	Y+2, r25	; 0x02
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    4db6:	89 81       	ldd	r24, Y+1	; 0x01
    4db8:	68 2f       	mov	r22, r24
    4dba:	83 e7       	ldi	r24, 0x73	; 115
    4dbc:	9c e2       	ldi	r25, 0x2C	; 44
    4dbe:	7e dc       	rcall	.-1796   	; 0x46bc <serial_sim808_sendAndResponse>
		yield_ms(2500);
    4dc0:	84 ec       	ldi	r24, 0xC4	; 196
    4dc2:	99 e0       	ldi	r25, 0x09	; 9
    4dc4:	0e 94 88 f2 	call	0x1e510	; 0x1e510 <yield_ms>

		/* Request local IP address */
		len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIFSR);
    4dc8:	8b e9       	ldi	r24, 0x9B	; 155
    4dca:	96 e0       	ldi	r25, 0x06	; 6
    4dcc:	89 2f       	mov	r24, r25
    4dce:	8f 93       	push	r24
    4dd0:	8b e9       	ldi	r24, 0x9B	; 155
    4dd2:	96 e0       	ldi	r25, 0x06	; 6
    4dd4:	8f 93       	push	r24
    4dd6:	1f 92       	push	r1
    4dd8:	80 e8       	ldi	r24, 0x80	; 128
    4dda:	8f 93       	push	r24
    4ddc:	83 e7       	ldi	r24, 0x73	; 115
    4dde:	9c e2       	ldi	r25, 0x2C	; 44
    4de0:	89 2f       	mov	r24, r25
    4de2:	8f 93       	push	r24
    4de4:	83 e7       	ldi	r24, 0x73	; 115
    4de6:	9c e2       	ldi	r25, 0x2C	; 44
    4de8:	8f 93       	push	r24
    4dea:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    4dee:	0f 90       	pop	r0
    4df0:	0f 90       	pop	r0
    4df2:	0f 90       	pop	r0
    4df4:	0f 90       	pop	r0
    4df6:	0f 90       	pop	r0
    4df8:	0f 90       	pop	r0
    4dfa:	89 83       	std	Y+1, r24	; 0x01
    4dfc:	9a 83       	std	Y+2, r25	; 0x02
		serial_sim808_sendAndResponse(g_prepare_buf, len);
    4dfe:	89 81       	ldd	r24, Y+1	; 0x01
    4e00:	68 2f       	mov	r22, r24
    4e02:	83 e7       	ldi	r24, 0x73	; 115
    4e04:	9c e2       	ldi	r25, 0x2C	; 44
    4e06:	5a dc       	rcall	.-1868   	; 0x46bc <serial_sim808_sendAndResponse>
		yield_ms(500);
    4e08:	84 ef       	ldi	r24, 0xF4	; 244
    4e0a:	91 e0       	ldi	r25, 0x01	; 1
    4e0c:	0e 94 88 f2 	call	0x1e510	; 0x1e510 <yield_ms>

		g_usart_gprs_auto_response_state = 0;
    4e10:	10 92 29 27 	sts	0x2729, r1	; 0x802729 <g_usart_gprs_auto_response_state>
		g_gsm_aprs_gprs_connected = true;
    4e14:	81 e0       	ldi	r24, 0x01	; 1
    4e16:	80 93 b2 29 	sts	0x29B2, r24	; 0x8029b2 <g_gsm_aprs_gprs_connected>
		barrier();
		s_lock = false;
    4e1a:	10 92 08 23 	sts	0x2308, r1	; 0x802308 <s_lock.8219>
    4e1e:	01 c0       	rjmp	.+2      	; 0x4e22 <serial_gsm_rx_cgatt+0x1b6>
	static bool s_done = false;
	static bool s_lock = false;
	int len;

	if (!g_gsm_enable || !g_gsm_aprs_enable || s_done || s_lock || (g_usart_gprs_auto_response_state != 2)) {
		return;
    4e20:	00 00       	nop
		g_usart_gprs_auto_response_state = 0;
		g_gsm_aprs_gprs_connected = true;
		barrier();
		s_lock = false;
	}
}
    4e22:	23 96       	adiw	r28, 0x03	; 3
    4e24:	cd bf       	out	0x3d, r28	; 61
    4e26:	de bf       	out	0x3e, r29	; 62
    4e28:	df 91       	pop	r29
    4e2a:	cf 91       	pop	r28
    4e2c:	08 95       	ret

00004e2e <serial_gsm_gprs_ip_openClose>:

void serial_gsm_gprs_ip_openClose(bool isStart)
{
    4e2e:	cf 93       	push	r28
    4e30:	df 93       	push	r29
    4e32:	cd b7       	in	r28, 0x3d	; 61
    4e34:	de b7       	in	r29, 0x3e	; 62
    4e36:	c8 58       	subi	r28, 0x88	; 136
    4e38:	d1 09       	sbc	r29, r1
    4e3a:	cd bf       	out	0x3d, r28	; 61
    4e3c:	de bf       	out	0x3e, r29	; 62
    4e3e:	9e 01       	movw	r18, r28
    4e40:	28 57       	subi	r18, 0x78	; 120
    4e42:	3f 4f       	sbci	r19, 0xFF	; 255
    4e44:	f9 01       	movw	r30, r18
    4e46:	80 83       	st	Z, r24
	static bool s_ip_isOpen = false;
	char buf[C_TX_BUF_SIZE];

	/* GSM / APRS service not enabled */
	if (!g_gsm_enable || !g_gsm_aprs_enable) {
    4e48:	90 91 b0 29 	lds	r25, 0x29B0	; 0x8029b0 <g_gsm_enable>
    4e4c:	81 e0       	ldi	r24, 0x01	; 1
    4e4e:	89 27       	eor	r24, r25
    4e50:	88 23       	and	r24, r24
    4e52:	31 f4       	brne	.+12     	; 0x4e60 <serial_gsm_gprs_ip_openClose+0x32>
    4e54:	90 91 b1 29 	lds	r25, 0x29B1	; 0x8029b1 <g_gsm_aprs_enable>
    4e58:	81 e0       	ldi	r24, 0x01	; 1
    4e5a:	89 27       	eor	r24, r25
    4e5c:	88 23       	and	r24, r24
    4e5e:	19 f0       	breq	.+6      	; 0x4e66 <serial_gsm_gprs_ip_openClose+0x38>
		g_gsm_aprs_ip_connected = false;
    4e60:	10 92 b3 29 	sts	0x29B3, r1	; 0x8029b3 <g_gsm_aprs_ip_connected>
		return;
    4e64:	04 c1       	rjmp	.+520    	; 0x506e <serial_gsm_gprs_ip_openClose+0x240>
	}

	/* GPRS not established */
	if (!g_gsm_aprs_gprs_connected || g_usart_gprs_auto_response_state) {
    4e66:	90 91 b2 29 	lds	r25, 0x29B2	; 0x8029b2 <g_gsm_aprs_gprs_connected>
    4e6a:	81 e0       	ldi	r24, 0x01	; 1
    4e6c:	89 27       	eor	r24, r25
    4e6e:	88 23       	and	r24, r24
    4e70:	09 f0       	breq	.+2      	; 0x4e74 <serial_gsm_gprs_ip_openClose+0x46>
    4e72:	fc c0       	rjmp	.+504    	; 0x506c <serial_gsm_gprs_ip_openClose+0x23e>
    4e74:	80 91 29 27 	lds	r24, 0x2729	; 0x802729 <g_usart_gprs_auto_response_state>
    4e78:	88 23       	and	r24, r24
    4e7a:	09 f0       	breq	.+2      	; 0x4e7e <serial_gsm_gprs_ip_openClose+0x50>
    4e7c:	f7 c0       	rjmp	.+494    	; 0x506c <serial_gsm_gprs_ip_openClose+0x23e>
		return;
	}

	/* Activation of IP not during GPRS link set-up */
	{
		if (isStart && !s_ip_isOpen) {
    4e7e:	ce 01       	movw	r24, r28
    4e80:	88 57       	subi	r24, 0x78	; 120
    4e82:	9f 4f       	sbci	r25, 0xFF	; 255
    4e84:	fc 01       	movw	r30, r24
    4e86:	80 81       	ld	r24, Z
    4e88:	88 23       	and	r24, r24
    4e8a:	09 f4       	brne	.+2      	; 0x4e8e <serial_gsm_gprs_ip_openClose+0x60>
    4e8c:	85 c0       	rjmp	.+266    	; 0x4f98 <serial_gsm_gprs_ip_openClose+0x16a>
    4e8e:	90 91 09 23 	lds	r25, 0x2309	; 0x802309 <s_ip_isOpen.8224>
    4e92:	81 e0       	ldi	r24, 0x01	; 1
    4e94:	89 27       	eor	r24, r25
    4e96:	88 23       	and	r24, r24
    4e98:	09 f4       	brne	.+2      	; 0x4e9c <serial_gsm_gprs_ip_openClose+0x6e>
			int len;

			irqflags_t flags = cpu_irq_save();
    4e9a:	7e c0       	rjmp	.+252    	; 0x4f98 <serial_gsm_gprs_ip_openClose+0x16a>
    4e9c:	2e d8       	rcall	.-4004   	; 0x3efa <cpu_irq_save>
			uint16_t l_aprs_ip_port = g_aprs_ip_port;
    4e9e:	89 83       	std	Y+1, r24	; 0x01
    4ea0:	80 91 cf 26 	lds	r24, 0x26CF	; 0x8026cf <g_aprs_ip_port>
    4ea4:	90 91 d0 26 	lds	r25, 0x26D0	; 0x8026d0 <g_aprs_ip_port+0x1>
			cpu_irq_restore(flags);
    4ea8:	8a 83       	std	Y+2, r24	; 0x02
    4eaa:	9b 83       	std	Y+3, r25	; 0x03

			#if 1
			len = snprintf(buf, sizeof(buf), "#41 DEBUG: Opening TCP connection ...\r\n");
    4eac:	89 81       	ldd	r24, Y+1	; 0x01
    4eae:	35 d8       	rcall	.-3990   	; 0x3f1a <cpu_irq_restore>
    4eb0:	ce 01       	movw	r24, r28
    4eb2:	08 96       	adiw	r24, 0x08	; 8
    4eb4:	28 e2       	ldi	r18, 0x28	; 40
    4eb6:	ed ee       	ldi	r30, 0xED	; 237
    4eb8:	f1 e2       	ldi	r31, 0x21	; 33
    4eba:	dc 01       	movw	r26, r24
    4ebc:	01 90       	ld	r0, Z+
    4ebe:	0d 92       	st	X+, r0
    4ec0:	2a 95       	dec	r18
    4ec2:	e1 f7       	brne	.-8      	; 0x4ebc <serial_gsm_gprs_ip_openClose+0x8e>
    4ec4:	87 e2       	ldi	r24, 0x27	; 39
    4ec6:	90 e0       	ldi	r25, 0x00	; 0
			udi_write_tx_buf(buf, len, false);
    4ec8:	8c 83       	std	Y+4, r24	; 0x04
    4eca:	9d 83       	std	Y+5, r25	; 0x05
    4ecc:	2c 81       	ldd	r18, Y+4	; 0x04
    4ece:	ce 01       	movw	r24, r28
    4ed0:	08 96       	adiw	r24, 0x08	; 8
    4ed2:	40 e0       	ldi	r20, 0x00	; 0
    4ed4:	62 2f       	mov	r22, r18
			#endif

			/* Connect TCP/IP port */
			len = snprintf_P(buf, sizeof(buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSTART, ipProto_2_ca(g_aprs_ip_proto), g_aprs_ip_name, l_aprs_ip_port);
    4ed6:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>
    4eda:	80 91 ae 26 	lds	r24, 0x26AE	; 0x8026ae <g_aprs_ip_proto>
    4ede:	0e 94 46 dd 	call	0x1ba8c	; 0x1ba8c <ipProto_2_ca>
    4ee2:	9c 01       	movw	r18, r24
    4ee4:	8b 81       	ldd	r24, Y+3	; 0x03
    4ee6:	8f 93       	push	r24
    4ee8:	8a 81       	ldd	r24, Y+2	; 0x02
    4eea:	8f 93       	push	r24
    4eec:	8f ea       	ldi	r24, 0xAF	; 175
    4eee:	96 e2       	ldi	r25, 0x26	; 38
    4ef0:	89 2f       	mov	r24, r25
    4ef2:	8f 93       	push	r24
    4ef4:	8f ea       	ldi	r24, 0xAF	; 175
    4ef6:	96 e2       	ldi	r25, 0x26	; 38
    4ef8:	8f 93       	push	r24
    4efa:	83 2f       	mov	r24, r19
    4efc:	8f 93       	push	r24
    4efe:	82 2f       	mov	r24, r18
    4f00:	8f 93       	push	r24
    4f02:	86 ea       	ldi	r24, 0xA6	; 166
    4f04:	96 e0       	ldi	r25, 0x06	; 6
    4f06:	89 2f       	mov	r24, r25
    4f08:	8f 93       	push	r24
    4f0a:	86 ea       	ldi	r24, 0xA6	; 166
    4f0c:	96 e0       	ldi	r25, 0x06	; 6
    4f0e:	8f 93       	push	r24
    4f10:	1f 92       	push	r1
    4f12:	80 e8       	ldi	r24, 0x80	; 128
    4f14:	8f 93       	push	r24
    4f16:	ce 01       	movw	r24, r28
    4f18:	08 96       	adiw	r24, 0x08	; 8
    4f1a:	29 2f       	mov	r18, r25
    4f1c:	2f 93       	push	r18
    4f1e:	8f 93       	push	r24
    4f20:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    4f24:	2d b7       	in	r18, 0x3d	; 61
    4f26:	3e b7       	in	r19, 0x3e	; 62
    4f28:	24 5f       	subi	r18, 0xF4	; 244
    4f2a:	3f 4f       	sbci	r19, 0xFF	; 255
    4f2c:	cd bf       	out	0x3d, r28	; 61
    4f2e:	de bf       	out	0x3e, r29	; 62
			serial_sim808_sendAndResponse(buf, len);
    4f30:	8c 83       	std	Y+4, r24	; 0x04
    4f32:	9d 83       	std	Y+5, r25	; 0x05
    4f34:	2c 81       	ldd	r18, Y+4	; 0x04
    4f36:	ce 01       	movw	r24, r28
    4f38:	08 96       	adiw	r24, 0x08	; 8
			yield_ms(2750);
    4f3a:	62 2f       	mov	r22, r18
    4f3c:	bf db       	rcall	.-2178   	; 0x46bc <serial_sim808_sendAndResponse>
    4f3e:	8e eb       	ldi	r24, 0xBE	; 190
    4f40:	9a e0       	ldi	r25, 0x0A	; 10

			len = snprintf_P(buf, sizeof(buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPSEND);
    4f42:	0e 94 88 f2 	call	0x1e510	; 0x1e510 <yield_ms>
    4f46:	83 ec       	ldi	r24, 0xC3	; 195
    4f48:	96 e0       	ldi	r25, 0x06	; 6
    4f4a:	89 2f       	mov	r24, r25
    4f4c:	8f 93       	push	r24
    4f4e:	83 ec       	ldi	r24, 0xC3	; 195
    4f50:	96 e0       	ldi	r25, 0x06	; 6
    4f52:	8f 93       	push	r24
    4f54:	1f 92       	push	r1
    4f56:	80 e8       	ldi	r24, 0x80	; 128
    4f58:	8f 93       	push	r24
    4f5a:	ce 01       	movw	r24, r28
    4f5c:	08 96       	adiw	r24, 0x08	; 8
    4f5e:	29 2f       	mov	r18, r25
    4f60:	2f 93       	push	r18
    4f62:	8f 93       	push	r24
    4f64:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    4f68:	0f 90       	pop	r0
    4f6a:	0f 90       	pop	r0
    4f6c:	0f 90       	pop	r0
    4f6e:	0f 90       	pop	r0
    4f70:	0f 90       	pop	r0
    4f72:	0f 90       	pop	r0
			serial_sim808_sendAndResponse(buf, len);
    4f74:	8c 83       	std	Y+4, r24	; 0x04
    4f76:	9d 83       	std	Y+5, r25	; 0x05
    4f78:	2c 81       	ldd	r18, Y+4	; 0x04
    4f7a:	ce 01       	movw	r24, r28
    4f7c:	08 96       	adiw	r24, 0x08	; 8
			yield_ms(250);
    4f7e:	62 2f       	mov	r22, r18
    4f80:	9d db       	rcall	.-2246   	; 0x46bc <serial_sim808_sendAndResponse>
    4f82:	8a ef       	ldi	r24, 0xFA	; 250
    4f84:	90 e0       	ldi	r25, 0x00	; 0

			g_gsm_aprs_ip_connected = true;
    4f86:	0e 94 88 f2 	call	0x1e510	; 0x1e510 <yield_ms>
    4f8a:	81 e0       	ldi	r24, 0x01	; 1
			barrier();
			s_ip_isOpen = true;
    4f8c:	80 93 b3 29 	sts	0x29B3, r24	; 0x8029b3 <g_gsm_aprs_ip_connected>
    4f90:	81 e0       	ldi	r24, 0x01	; 1
		return;
	}

	/* Activation of IP not during GPRS link set-up */
	{
		if (isStart && !s_ip_isOpen) {
    4f92:	80 93 09 23 	sts	0x2309, r24	; 0x802309 <s_ip_isOpen.8224>

			g_gsm_aprs_ip_connected = true;
			barrier();
			s_ip_isOpen = true;

		} else if (!isStart && s_ip_isOpen) {
    4f96:	6b c0       	rjmp	.+214    	; 0x506e <serial_gsm_gprs_ip_openClose+0x240>
    4f98:	ce 01       	movw	r24, r28
    4f9a:	88 57       	subi	r24, 0x78	; 120
    4f9c:	9f 4f       	sbci	r25, 0xFF	; 255
    4f9e:	fc 01       	movw	r30, r24
    4fa0:	90 81       	ld	r25, Z
    4fa2:	81 e0       	ldi	r24, 0x01	; 1
    4fa4:	89 27       	eor	r24, r25
    4fa6:	88 23       	and	r24, r24
    4fa8:	09 f4       	brne	.+2      	; 0x4fac <serial_gsm_gprs_ip_openClose+0x17e>
    4faa:	61 c0       	rjmp	.+194    	; 0x506e <serial_gsm_gprs_ip_openClose+0x240>
    4fac:	80 91 09 23 	lds	r24, 0x2309	; 0x802309 <s_ip_isOpen.8224>
    4fb0:	88 23       	and	r24, r24
			int len;

			g_gsm_aprs_ip_connected = false;
    4fb2:	09 f4       	brne	.+2      	; 0x4fb6 <serial_gsm_gprs_ip_openClose+0x188>
    4fb4:	5c c0       	rjmp	.+184    	; 0x506e <serial_gsm_gprs_ip_openClose+0x240>

			/* Stop message block by a ^Z character (0x1a) */
			len = snprintf_P(buf, sizeof(buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CTRL_Z);
    4fb6:	10 92 b3 29 	sts	0x29B3, r1	; 0x8029b3 <g_gsm_aprs_ip_connected>
    4fba:	80 ed       	ldi	r24, 0xD0	; 208
    4fbc:	96 e0       	ldi	r25, 0x06	; 6
    4fbe:	89 2f       	mov	r24, r25
    4fc0:	8f 93       	push	r24
    4fc2:	80 ed       	ldi	r24, 0xD0	; 208
    4fc4:	96 e0       	ldi	r25, 0x06	; 6
    4fc6:	8f 93       	push	r24
    4fc8:	1f 92       	push	r1
    4fca:	80 e8       	ldi	r24, 0x80	; 128
    4fcc:	8f 93       	push	r24
    4fce:	ce 01       	movw	r24, r28
    4fd0:	08 96       	adiw	r24, 0x08	; 8
    4fd2:	29 2f       	mov	r18, r25
    4fd4:	2f 93       	push	r18
    4fd6:	8f 93       	push	r24
    4fd8:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    4fdc:	0f 90       	pop	r0
    4fde:	0f 90       	pop	r0
    4fe0:	0f 90       	pop	r0
    4fe2:	0f 90       	pop	r0
    4fe4:	0f 90       	pop	r0
    4fe6:	0f 90       	pop	r0
			serial_sim808_send(buf, len, true);
    4fe8:	8e 83       	std	Y+6, r24	; 0x06
    4fea:	9f 83       	std	Y+7, r25	; 0x07
    4fec:	2e 81       	ldd	r18, Y+6	; 0x06
    4fee:	ce 01       	movw	r24, r28
    4ff0:	08 96       	adiw	r24, 0x08	; 8
    4ff2:	41 e0       	ldi	r20, 0x01	; 1
			yield_ms(1000);
    4ff4:	62 2f       	mov	r22, r18
    4ff6:	ff da       	rcall	.-2562   	; 0x45f6 <serial_sim808_send>
    4ff8:	88 ee       	ldi	r24, 0xE8	; 232
    4ffa:	93 e0       	ldi	r25, 0x03	; 3

			#if 1
			len = snprintf(buf, sizeof(buf), "#46 DEBUG: Closing TCP connection ...\r\n");
    4ffc:	0e 94 88 f2 	call	0x1e510	; 0x1e510 <yield_ms>
    5000:	ce 01       	movw	r24, r28
    5002:	08 96       	adiw	r24, 0x08	; 8
    5004:	28 e2       	ldi	r18, 0x28	; 40
    5006:	e5 e1       	ldi	r30, 0x15	; 21
    5008:	f2 e2       	ldi	r31, 0x22	; 34
    500a:	dc 01       	movw	r26, r24
    500c:	01 90       	ld	r0, Z+
    500e:	0d 92       	st	X+, r0
    5010:	2a 95       	dec	r18
    5012:	e1 f7       	brne	.-8      	; 0x500c <serial_gsm_gprs_ip_openClose+0x1de>
    5014:	87 e2       	ldi	r24, 0x27	; 39
    5016:	90 e0       	ldi	r25, 0x00	; 0
			udi_write_tx_buf(buf, len, false);
    5018:	8e 83       	std	Y+6, r24	; 0x06
    501a:	9f 83       	std	Y+7, r25	; 0x07
    501c:	2e 81       	ldd	r18, Y+6	; 0x06
    501e:	ce 01       	movw	r24, r28
    5020:	08 96       	adiw	r24, 0x08	; 8
    5022:	40 e0       	ldi	r20, 0x00	; 0
    5024:	62 2f       	mov	r22, r18
			#endif

			/* Close TCP/IP port */
			len = snprintf_P(buf, sizeof(buf), PM_TWI1_INIT_ONBOARD_SIM808_GSM_GPRS_CIPCLOSE);
    5026:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>
    502a:	84 ed       	ldi	r24, 0xD4	; 212
    502c:	96 e0       	ldi	r25, 0x06	; 6
    502e:	89 2f       	mov	r24, r25
    5030:	8f 93       	push	r24
    5032:	84 ed       	ldi	r24, 0xD4	; 212
    5034:	96 e0       	ldi	r25, 0x06	; 6
    5036:	8f 93       	push	r24
    5038:	1f 92       	push	r1
    503a:	80 e8       	ldi	r24, 0x80	; 128
    503c:	8f 93       	push	r24
    503e:	ce 01       	movw	r24, r28
    5040:	08 96       	adiw	r24, 0x08	; 8
    5042:	29 2f       	mov	r18, r25
    5044:	2f 93       	push	r18
    5046:	8f 93       	push	r24
    5048:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    504c:	0f 90       	pop	r0
    504e:	0f 90       	pop	r0
    5050:	0f 90       	pop	r0
    5052:	0f 90       	pop	r0
    5054:	0f 90       	pop	r0
    5056:	0f 90       	pop	r0
			serial_sim808_sendAndResponse(buf, len);
    5058:	8e 83       	std	Y+6, r24	; 0x06
    505a:	9f 83       	std	Y+7, r25	; 0x07
    505c:	2e 81       	ldd	r18, Y+6	; 0x06
    505e:	ce 01       	movw	r24, r28
    5060:	08 96       	adiw	r24, 0x08	; 8

			s_ip_isOpen = false;
    5062:	62 2f       	mov	r22, r18
    5064:	2b db       	rcall	.-2474   	; 0x46bc <serial_sim808_sendAndResponse>
    5066:	10 92 09 23 	sts	0x2309, r1	; 0x802309 <s_ip_isOpen.8224>
		}
	}
}
    506a:	01 c0       	rjmp	.+2      	; 0x506e <serial_gsm_gprs_ip_openClose+0x240>
    506c:	00 00       	nop
    506e:	c8 57       	subi	r28, 0x78	; 120
    5070:	df 4f       	sbci	r29, 0xFF	; 255
    5072:	cd bf       	out	0x3d, r28	; 61
    5074:	de bf       	out	0x3e, r29	; 62
    5076:	df 91       	pop	r29
    5078:	cf 91       	pop	r28
    507a:	08 95       	ret

0000507c <serial_sim808_gsm_shutdown>:

void serial_sim808_gsm_shutdown(void)
{
    507c:	cf 93       	push	r28
    507e:	df 93       	push	r29
    5080:	1f 92       	push	r1
    5082:	1f 92       	push	r1
    5084:	cd b7       	in	r28, 0x3d	; 61
    5086:	de b7       	in	r29, 0x3e	; 62
	if (g_gsm_enable && g_gsm_aprs_enable) {
    5088:	80 91 b0 29 	lds	r24, 0x29B0	; 0x8029b0 <g_gsm_enable>
    508c:	88 23       	and	r24, r24
    508e:	31 f0       	breq	.+12     	; 0x509c <serial_sim808_gsm_shutdown+0x20>
    5090:	80 91 b1 29 	lds	r24, 0x29B1	; 0x8029b1 <g_gsm_aprs_enable>
    5094:	88 23       	and	r24, r24
    5096:	11 f0       	breq	.+4      	; 0x509c <serial_sim808_gsm_shutdown+0x20>
		serial_gsm_gprs_link_openClose(false);
    5098:	80 e0       	ldi	r24, 0x00	; 0
    509a:	ce db       	rcall	.-2148   	; 0x4838 <serial_gsm_gprs_link_openClose>
	}
	g_gsm_aprs_gprs_connected	= false;
    509c:	10 92 b2 29 	sts	0x29B2, r1	; 0x8029b2 <g_gsm_aprs_gprs_connected>
	g_gsm_aprs_ip_connected		= false;
    50a0:	10 92 b3 29 	sts	0x29B3, r1	; 0x8029b3 <g_gsm_aprs_ip_connected>

	/* Power down the SIM808 device */
	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SET_CPOWD_X, 1);
    50a4:	1f 92       	push	r1
    50a6:	81 e0       	ldi	r24, 0x01	; 1
    50a8:	8f 93       	push	r24
    50aa:	87 ee       	ldi	r24, 0xE7	; 231
    50ac:	95 e0       	ldi	r25, 0x05	; 5
    50ae:	89 2f       	mov	r24, r25
    50b0:	8f 93       	push	r24
    50b2:	87 ee       	ldi	r24, 0xE7	; 231
    50b4:	95 e0       	ldi	r25, 0x05	; 5
    50b6:	8f 93       	push	r24
    50b8:	1f 92       	push	r1
    50ba:	80 e8       	ldi	r24, 0x80	; 128
    50bc:	8f 93       	push	r24
    50be:	83 e7       	ldi	r24, 0x73	; 115
    50c0:	9c e2       	ldi	r25, 0x2C	; 44
    50c2:	89 2f       	mov	r24, r25
    50c4:	8f 93       	push	r24
    50c6:	83 e7       	ldi	r24, 0x73	; 115
    50c8:	9c e2       	ldi	r25, 0x2C	; 44
    50ca:	8f 93       	push	r24
    50cc:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    50d0:	2d b7       	in	r18, 0x3d	; 61
    50d2:	3e b7       	in	r19, 0x3e	; 62
    50d4:	28 5f       	subi	r18, 0xF8	; 248
    50d6:	3f 4f       	sbci	r19, 0xFF	; 255
    50d8:	cd bf       	out	0x3d, r28	; 61
    50da:	de bf       	out	0x3e, r29	; 62
    50dc:	89 83       	std	Y+1, r24	; 0x01
    50de:	9a 83       	std	Y+2, r25	; 0x02
	serial_sim808_sendAndResponse(g_prepare_buf, len);
    50e0:	89 81       	ldd	r24, Y+1	; 0x01
    50e2:	68 2f       	mov	r22, r24
    50e4:	83 e7       	ldi	r24, 0x73	; 115
    50e6:	9c e2       	ldi	r25, 0x2C	; 44
    50e8:	e9 da       	rcall	.-2606   	; 0x46bc <serial_sim808_sendAndResponse>
}
    50ea:	00 00       	nop
    50ec:	0f 90       	pop	r0
    50ee:	0f 90       	pop	r0
    50f0:	df 91       	pop	r29
    50f2:	cf 91       	pop	r28
    50f4:	08 95       	ret

000050f6 <serial_init>:


/* Set up serial connection to the SIM808 */
void serial_init(void)
{
    50f6:	cf 93       	push	r28
    50f8:	df 93       	push	r29
    50fa:	cd b7       	in	r28, 0x3d	; 61
    50fc:	de b7       	in	r29, 0x3e	; 62
	/* Set TXD high */
	ioport_set_pin_level(GSM_DTR1_DRV,				HIGH);	// DTR inactive
    50fe:	61 e0       	ldi	r22, 0x01	; 1
    5100:	89 e2       	ldi	r24, 0x29	; 41
    5102:	ac d8       	rcall	.-3752   	; 0x425c <ioport_set_pin_level>
	ioport_set_pin_level(GSM_TXD1_DRV,				HIGH);	// TXD pausing
    5104:	61 e0       	ldi	r22, 0x01	; 1
    5106:	8b e2       	ldi	r24, 0x2B	; 43
	ioport_set_pin_level(GSM_RTS1_DRV,				HIGH);	// RTS inactive
    5108:	a9 d8       	rcall	.-3758   	; 0x425c <ioport_set_pin_level>
    510a:	61 e0       	ldi	r22, 0x01	; 1

	ioport_set_pin_level(GSM_RESET_DRV_GPIO,		LOW);	// RESETn active
    510c:	8f e2       	ldi	r24, 0x2F	; 47
    510e:	a6 d8       	rcall	.-3764   	; 0x425c <ioport_set_pin_level>
    5110:	60 e0       	ldi	r22, 0x00	; 0
	ioport_set_pin_level(GSM_PWRKEY_DRV_GPIO,		LOW);	// Power key not pressed
    5112:	85 e2       	ldi	r24, 0x25	; 37
    5114:	a3 d8       	rcall	.-3770   	; 0x425c <ioport_set_pin_level>

	ioport_set_pin_level(GSM_PCM_CLK_DRV_GPIO,		LOW);	// PCM clock not used
    5116:	60 e0       	ldi	r22, 0x00	; 0
    5118:	84 e2       	ldi	r24, 0x24	; 36
    511a:	a0 d8       	rcall	.-3776   	; 0x425c <ioport_set_pin_level>
	ioport_set_pin_level(GSM_PCM_IN_DRV_GPIO,		LOW);	// PCM data  not used
    511c:	60 e0       	ldi	r22, 0x00	; 0
    511e:	89 e1       	ldi	r24, 0x19	; 25
    5120:	9d d8       	rcall	.-3782   	; 0x425c <ioport_set_pin_level>
    5122:	60 e0       	ldi	r22, 0x00	; 0


	/* Set limited slew rate */
	ioport_set_pin_mode(GSM_DTR1_DRV,				IOPORT_MODE_TOTEM    | IOPORT_MODE_SLEW_RATE_LIMIT);
    5124:	8b e1       	ldi	r24, 0x1B	; 27
    5126:	9a d8       	rcall	.-3788   	; 0x425c <ioport_set_pin_level>
    5128:	60 e8       	ldi	r22, 0x80	; 128
    512a:	89 e2       	ldi	r24, 0x29	; 41
	ioport_set_pin_mode(GSM_TXD1_DRV,				IOPORT_MODE_TOTEM    | IOPORT_MODE_SLEW_RATE_LIMIT);
    512c:	0e 94 81 20 	call	0x4102	; 0x4102 <ioport_set_pin_mode>
    5130:	60 e8       	ldi	r22, 0x80	; 128
    5132:	8b e2       	ldi	r24, 0x2B	; 43
	ioport_set_pin_mode(GSM_RTS1_DRV,				IOPORT_MODE_TOTEM    | IOPORT_MODE_SLEW_RATE_LIMIT);
    5134:	0e 94 81 20 	call	0x4102	; 0x4102 <ioport_set_pin_mode>
    5138:	60 e8       	ldi	r22, 0x80	; 128
    513a:	8f e2       	ldi	r24, 0x2F	; 47

	ioport_set_pin_mode(GSM_RESET_DRV_GPIO,			IOPORT_MODE_PULLDOWN | IOPORT_MODE_SLEW_RATE_LIMIT);
    513c:	0e 94 81 20 	call	0x4102	; 0x4102 <ioport_set_pin_mode>
    5140:	60 e9       	ldi	r22, 0x90	; 144
    5142:	85 e2       	ldi	r24, 0x25	; 37
	ioport_set_pin_mode(GSM_PWRKEY_DRV_GPIO,		IOPORT_MODE_PULLDOWN | IOPORT_MODE_SLEW_RATE_LIMIT);
    5144:	0e 94 81 20 	call	0x4102	; 0x4102 <ioport_set_pin_mode>
    5148:	60 e9       	ldi	r22, 0x90	; 144
    514a:	84 e2       	ldi	r24, 0x24	; 36

	ioport_set_pin_mode(GSM_PCM_CLK_DRV_GPIO,		IOPORT_MODE_PULLDOWN | IOPORT_MODE_SLEW_RATE_LIMIT);
    514c:	0e 94 81 20 	call	0x4102	; 0x4102 <ioport_set_pin_mode>
    5150:	60 e9       	ldi	r22, 0x90	; 144
	ioport_set_pin_mode(GSM_PCM_IN_DRV_GPIO,		IOPORT_MODE_PULLDOWN | IOPORT_MODE_SLEW_RATE_LIMIT);
    5152:	89 e1       	ldi	r24, 0x19	; 25
    5154:	0e 94 81 20 	call	0x4102	; 0x4102 <ioport_set_pin_mode>


	/* Set TXD line as output PIN */
	ioport_set_pin_dir(GSM_DTR1_DRV,				IOPORT_DIR_OUTPUT);
    5158:	60 e9       	ldi	r22, 0x90	; 144
    515a:	8b e1       	ldi	r24, 0x1B	; 27
	ioport_set_pin_dir(GSM_TXD1_DRV,				IOPORT_DIR_OUTPUT);
    515c:	0e 94 81 20 	call	0x4102	; 0x4102 <ioport_set_pin_mode>
	ioport_set_pin_dir(GSM_RXD1,					IOPORT_DIR_INPUT);
    5160:	61 e0       	ldi	r22, 0x01	; 1
    5162:	89 e2       	ldi	r24, 0x29	; 41
    5164:	21 d8       	rcall	.-4030   	; 0x41a8 <ioport_set_pin_dir>
	ioport_set_pin_dir(GSM_RTS1_DRV,				IOPORT_DIR_OUTPUT);
    5166:	61 e0       	ldi	r22, 0x01	; 1
    5168:	8b e2       	ldi	r24, 0x2B	; 43
	ioport_set_pin_dir(GSM_CTS1,					IOPORT_DIR_INPUT);
    516a:	1e d8       	rcall	.-4036   	; 0x41a8 <ioport_set_pin_dir>
    516c:	60 e0       	ldi	r22, 0x00	; 0
	ioport_set_pin_dir(GSM_RI1,						IOPORT_DIR_INPUT);
    516e:	8a e2       	ldi	r24, 0x2A	; 42
    5170:	1b d8       	rcall	.-4042   	; 0x41a8 <ioport_set_pin_dir>
    5172:	61 e0       	ldi	r22, 0x01	; 1
	ioport_set_pin_dir(GSM_DCD1,					IOPORT_DIR_INPUT);
    5174:	8f e2       	ldi	r24, 0x2F	; 47
    5176:	18 d8       	rcall	.-4048   	; 0x41a8 <ioport_set_pin_dir>

	ioport_set_pin_dir(GSM_RESET_DRV,				IOPORT_DIR_OUTPUT);
    5178:	60 e0       	ldi	r22, 0x00	; 0
    517a:	8e e2       	ldi	r24, 0x2E	; 46
    517c:	15 d8       	rcall	.-4054   	; 0x41a8 <ioport_set_pin_dir>
	ioport_set_pin_dir(GSM_PWRKEY_DRV,				IOPORT_DIR_OUTPUT);
    517e:	60 e0       	ldi	r22, 0x00	; 0
    5180:	8c e2       	ldi	r24, 0x2C	; 44
    5182:	12 d8       	rcall	.-4060   	; 0x41a8 <ioport_set_pin_dir>
    5184:	60 e0       	ldi	r22, 0x00	; 0
	ioport_set_pin_dir(GSM_POWERED,					IOPORT_DIR_INPUT);
    5186:	88 e2       	ldi	r24, 0x28	; 40
    5188:	0f d8       	rcall	.-4066   	; 0x41a8 <ioport_set_pin_dir>
    518a:	61 e0       	ldi	r22, 0x01	; 1
    518c:	85 e2       	ldi	r24, 0x25	; 37
	ioport_set_pin_dir(GSM_NETLIGHT,				IOPORT_DIR_INPUT);
    518e:	0c d8       	rcall	.-4072   	; 0x41a8 <ioport_set_pin_dir>
    5190:	61 e0       	ldi	r22, 0x01	; 1
    5192:	84 e2       	ldi	r24, 0x24	; 36
    5194:	09 d8       	rcall	.-4078   	; 0x41a8 <ioport_set_pin_dir>
	ioport_set_pin_dir(GSM_RF_SYNC,					IOPORT_DIR_INPUT);
    5196:	60 e0       	ldi	r22, 0x00	; 0
    5198:	83 e2       	ldi	r24, 0x23	; 35
    519a:	06 d8       	rcall	.-4084   	; 0x41a8 <ioport_set_pin_dir>
    519c:	60 e0       	ldi	r22, 0x00	; 0

	ioport_set_pin_dir(GSM_PCM_CLK_DRV_GPIO,		IOPORT_DIR_OUTPUT);
    519e:	87 e0       	ldi	r24, 0x07	; 7
    51a0:	03 d8       	rcall	.-4090   	; 0x41a8 <ioport_set_pin_dir>
    51a2:	60 e0       	ldi	r22, 0x00	; 0
    51a4:	86 e0       	ldi	r24, 0x06	; 6
	ioport_set_pin_dir(GSM_PCM_IN_DRV_GPIO,			IOPORT_DIR_OUTPUT);
    51a6:	00 d8       	rcall	.-4096   	; 0x41a8 <ioport_set_pin_dir>
    51a8:	61 e0       	ldi	r22, 0x01	; 1
    51aa:	89 e1       	ldi	r24, 0x19	; 25
    51ac:	0e 94 d4 20 	call	0x41a8	; 0x41a8 <ioport_set_pin_dir>
	ioport_set_pin_dir(GSM_PCM_OUT_GPIO,			IOPORT_DIR_INPUT);
    51b0:	61 e0       	ldi	r22, 0x01	; 1
    51b2:	8b e1       	ldi	r24, 0x1B	; 27
    51b4:	0e 94 d4 20 	call	0x41a8	; 0x41a8 <ioport_set_pin_dir>
	ioport_set_pin_dir(GSM_PCM_SYNC_GPIO,			IOPORT_DIR_INPUT);
    51b8:	60 e0       	ldi	r22, 0x00	; 0
    51ba:	8a e1       	ldi	r24, 0x1A	; 26
    51bc:	0e 94 d4 20 	call	0x41a8	; 0x41a8 <ioport_set_pin_dir>

	ioport_set_pin_dir(GPS_GSM_1PPS_GPIO,			IOPORT_DIR_INPUT);
    51c0:	60 e0       	ldi	r22, 0x00	; 0
    51c2:	88 e1       	ldi	r24, 0x18	; 24
    51c4:	0e 94 d4 20 	call	0x41a8	; 0x41a8 <ioport_set_pin_dir>
}
    51c8:	60 e0       	ldi	r22, 0x00	; 0
    51ca:	88 e7       	ldi	r24, 0x78	; 120
    51cc:	0e 94 d4 20 	call	0x41a8	; 0x41a8 <ioport_set_pin_dir>
    51d0:	00 00       	nop
    51d2:	df 91       	pop	r29
    51d4:	cf 91       	pop	r28
    51d6:	08 95       	ret

000051d8 <serial_start>:


/* USB device stack start function to enable stack and start USB */
void serial_start(void)
{
    51d8:	2f 92       	push	r2
    51da:	3f 92       	push	r3
    51dc:	4f 92       	push	r4
    51de:	5f 92       	push	r5
    51e0:	6f 92       	push	r6
    51e2:	7f 92       	push	r7
    51e4:	8f 92       	push	r8
    51e6:	9f 92       	push	r9
    51e8:	af 92       	push	r10
    51ea:	bf 92       	push	r11
    51ec:	cf 92       	push	r12
    51ee:	df 92       	push	r13
    51f0:	ef 92       	push	r14
    51f2:	ff 92       	push	r15
    51f4:	0f 93       	push	r16
    51f6:	1f 93       	push	r17
    51f8:	cf 93       	push	r28
    51fa:	df 93       	push	r29
    51fc:	cd b7       	in	r28, 0x3d	; 61
    51fe:	de b7       	in	r29, 0x3e	; 62
    5200:	c0 59       	subi	r28, 0x90	; 144
    5202:	d1 09       	sbc	r29, r1
    5204:	cd bf       	out	0x3d, r28	; 61
    5206:	de bf       	out	0x3e, r29	; 62
	uint16_t loop_ctr = 0;
    5208:	19 82       	std	Y+1, r1	; 0x01
    520a:	1a 82       	std	Y+2, r1	; 0x02
	uint8_t  line = 7;
    520c:	87 e0       	ldi	r24, 0x07	; 7
    520e:	8b 83       	std	Y+3, r24	; 0x03

	/* Init and start of the ASF USART service/device */
	{
		int8_t bscale;
		uint32_t bsel;
		irqflags_t flags = cpu_irq_save();
    5210:	0e 94 7d 1f 	call	0x3efa	; 0x3efa <cpu_irq_save>
    5214:	8b 87       	std	Y+11, r24	; 0x0b

		/* Power reduction: enable power of USARTF0 */
		PR_PRPF &= ~PR_USART0_bm;
    5216:	86 e7       	ldi	r24, 0x76	; 118
    5218:	90 e0       	ldi	r25, 0x00	; 0
    521a:	26 e7       	ldi	r18, 0x76	; 118
    521c:	30 e0       	ldi	r19, 0x00	; 0
    521e:	f9 01       	movw	r30, r18
    5220:	20 81       	ld	r18, Z
    5222:	2f 7e       	andi	r18, 0xEF	; 239
    5224:	fc 01       	movw	r30, r24
    5226:	20 83       	st	Z, r18

		/* Baud rate setting */
		{
			for (bscale = -7; bscale <= 7; bscale++) {
    5228:	89 ef       	ldi	r24, 0xF9	; 249
    522a:	8c 83       	std	Y+4, r24	; 0x04
    522c:	a2 c0       	rjmp	.+324    	; 0x5372 <serial_start+0x19a>
				if (bscale < 0) {
    522e:	8c 81       	ldd	r24, Y+4	; 0x04
    5230:	88 23       	and	r24, r24
    5232:	dc f5       	brge	.+118    	; 0x52aa <serial_start+0xd2>
					float bsel_f = ((C_CLOCK_MHZ_F / (16.f * (float)C_USART_SERIAL1_BAUDRATE)) - 1.f) / pow(2., (double)bscale);
    5234:	8c 81       	ldd	r24, Y+4	; 0x04
    5236:	08 2e       	mov	r0, r24
    5238:	00 0c       	add	r0, r0
    523a:	99 0b       	sbc	r25, r25
    523c:	aa 0b       	sbc	r26, r26
    523e:	bb 0b       	sbc	r27, r27
    5240:	bc 01       	movw	r22, r24
    5242:	cd 01       	movw	r24, r26
    5244:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
    5248:	dc 01       	movw	r26, r24
    524a:	cb 01       	movw	r24, r22
    524c:	9c 01       	movw	r18, r24
    524e:	ad 01       	movw	r20, r26
    5250:	60 e0       	ldi	r22, 0x00	; 0
    5252:	70 e0       	ldi	r23, 0x00	; 0
    5254:	80 e0       	ldi	r24, 0x00	; 0
    5256:	90 e4       	ldi	r25, 0x40	; 64
    5258:	0f 94 77 29 	call	0x252ee	; 0x252ee <pow>
    525c:	dc 01       	movw	r26, r24
    525e:	cb 01       	movw	r24, r22
    5260:	9c 01       	movw	r18, r24
    5262:	ad 01       	movw	r20, r26
    5264:	60 e0       	ldi	r22, 0x00	; 0
    5266:	70 e5       	ldi	r23, 0x50	; 80
    5268:	82 e4       	ldi	r24, 0x42	; 66
    526a:	93 e4       	ldi	r25, 0x43	; 67
    526c:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    5270:	dc 01       	movw	r26, r24
    5272:	cb 01       	movw	r24, r22
    5274:	8c 87       	std	Y+12, r24	; 0x0c
    5276:	9d 87       	std	Y+13, r25	; 0x0d
    5278:	ae 87       	std	Y+14, r26	; 0x0e
    527a:	bf 87       	std	Y+15, r27	; 0x0f
					bsel = (uint32_t) (bsel_f + 0.5f);
    527c:	20 e0       	ldi	r18, 0x00	; 0
    527e:	30 e0       	ldi	r19, 0x00	; 0
    5280:	40 e0       	ldi	r20, 0x00	; 0
    5282:	5f e3       	ldi	r21, 0x3F	; 63
    5284:	6c 85       	ldd	r22, Y+12	; 0x0c
    5286:	7d 85       	ldd	r23, Y+13	; 0x0d
    5288:	8e 85       	ldd	r24, Y+14	; 0x0e
    528a:	9f 85       	ldd	r25, Y+15	; 0x0f
    528c:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
    5290:	dc 01       	movw	r26, r24
    5292:	cb 01       	movw	r24, r22
    5294:	bc 01       	movw	r22, r24
    5296:	cd 01       	movw	r24, r26
    5298:	0f 94 66 27 	call	0x24ecc	; 0x24ecc <__fixunssfsi>
    529c:	dc 01       	movw	r26, r24
    529e:	cb 01       	movw	r24, r22
    52a0:	8d 83       	std	Y+5, r24	; 0x05
    52a2:	9e 83       	std	Y+6, r25	; 0x06
    52a4:	af 83       	std	Y+7, r26	; 0x07
    52a6:	b8 87       	std	Y+8, r27	; 0x08
    52a8:	58 c0       	rjmp	.+176    	; 0x535a <serial_start+0x182>
				} else {
					float bsel_f = (C_CLOCK_MHZ_F / (pow(2., (double)bscale) * 16.f * (float)C_USART_SERIAL1_BAUDRATE)) - 1.f;
    52aa:	8c 81       	ldd	r24, Y+4	; 0x04
    52ac:	08 2e       	mov	r0, r24
    52ae:	00 0c       	add	r0, r0
    52b0:	99 0b       	sbc	r25, r25
    52b2:	aa 0b       	sbc	r26, r26
    52b4:	bb 0b       	sbc	r27, r27
    52b6:	bc 01       	movw	r22, r24
    52b8:	cd 01       	movw	r24, r26
    52ba:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
    52be:	dc 01       	movw	r26, r24
    52c0:	cb 01       	movw	r24, r22
    52c2:	9c 01       	movw	r18, r24
    52c4:	ad 01       	movw	r20, r26
    52c6:	60 e0       	ldi	r22, 0x00	; 0
    52c8:	70 e0       	ldi	r23, 0x00	; 0
    52ca:	80 e0       	ldi	r24, 0x00	; 0
    52cc:	90 e4       	ldi	r25, 0x40	; 64
    52ce:	0f 94 77 29 	call	0x252ee	; 0x252ee <pow>
    52d2:	dc 01       	movw	r26, r24
    52d4:	cb 01       	movw	r24, r22
    52d6:	20 e0       	ldi	r18, 0x00	; 0
    52d8:	30 e0       	ldi	r19, 0x00	; 0
    52da:	40 e8       	ldi	r20, 0x80	; 128
    52dc:	51 e4       	ldi	r21, 0x41	; 65
    52de:	bc 01       	movw	r22, r24
    52e0:	cd 01       	movw	r24, r26
    52e2:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
    52e6:	dc 01       	movw	r26, r24
    52e8:	cb 01       	movw	r24, r22
    52ea:	20 e0       	ldi	r18, 0x00	; 0
    52ec:	30 e0       	ldi	r19, 0x00	; 0
    52ee:	46 e1       	ldi	r20, 0x16	; 22
    52f0:	56 e4       	ldi	r21, 0x46	; 70
    52f2:	bc 01       	movw	r22, r24
    52f4:	cd 01       	movw	r24, r26
    52f6:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
    52fa:	dc 01       	movw	r26, r24
    52fc:	cb 01       	movw	r24, r22
    52fe:	9c 01       	movw	r18, r24
    5300:	ad 01       	movw	r20, r26
    5302:	60 ec       	ldi	r22, 0xC0	; 192
    5304:	71 ee       	ldi	r23, 0xE1	; 225
    5306:	84 ee       	ldi	r24, 0xE4	; 228
    5308:	9b e4       	ldi	r25, 0x4B	; 75
    530a:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    530e:	dc 01       	movw	r26, r24
    5310:	cb 01       	movw	r24, r22
    5312:	20 e0       	ldi	r18, 0x00	; 0
    5314:	30 e0       	ldi	r19, 0x00	; 0
    5316:	40 e8       	ldi	r20, 0x80	; 128
    5318:	5f e3       	ldi	r21, 0x3F	; 63
    531a:	bc 01       	movw	r22, r24
    531c:	cd 01       	movw	r24, r26
    531e:	0f 94 53 26 	call	0x24ca6	; 0x24ca6 <__subsf3>
    5322:	dc 01       	movw	r26, r24
    5324:	cb 01       	movw	r24, r22
    5326:	88 8b       	std	Y+16, r24	; 0x10
    5328:	99 8b       	std	Y+17, r25	; 0x11
    532a:	aa 8b       	std	Y+18, r26	; 0x12
    532c:	bb 8b       	std	Y+19, r27	; 0x13
					bsel = (uint32_t) (bsel_f + 0.5f);
    532e:	20 e0       	ldi	r18, 0x00	; 0
    5330:	30 e0       	ldi	r19, 0x00	; 0
    5332:	40 e0       	ldi	r20, 0x00	; 0
    5334:	5f e3       	ldi	r21, 0x3F	; 63
    5336:	68 89       	ldd	r22, Y+16	; 0x10
    5338:	79 89       	ldd	r23, Y+17	; 0x11
    533a:	8a 89       	ldd	r24, Y+18	; 0x12
    533c:	9b 89       	ldd	r25, Y+19	; 0x13
    533e:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
    5342:	dc 01       	movw	r26, r24
    5344:	cb 01       	movw	r24, r22
    5346:	bc 01       	movw	r22, r24
    5348:	cd 01       	movw	r24, r26
    534a:	0f 94 66 27 	call	0x24ecc	; 0x24ecc <__fixunssfsi>
    534e:	dc 01       	movw	r26, r24
    5350:	cb 01       	movw	r24, r22
    5352:	8d 83       	std	Y+5, r24	; 0x05
    5354:	9e 83       	std	Y+6, r25	; 0x06
    5356:	af 83       	std	Y+7, r26	; 0x07
    5358:	b8 87       	std	Y+8, r27	; 0x08
				}

				if (bsel < 4096) {
    535a:	8d 81       	ldd	r24, Y+5	; 0x05
    535c:	9e 81       	ldd	r25, Y+6	; 0x06
    535e:	af 81       	ldd	r26, Y+7	; 0x07
    5360:	b8 85       	ldd	r27, Y+8	; 0x08
    5362:	81 15       	cp	r24, r1
    5364:	90 41       	sbci	r25, 0x10	; 16
    5366:	a1 05       	cpc	r26, r1
    5368:	b1 05       	cpc	r27, r1
    536a:	40 f0       	brcs	.+16     	; 0x537c <serial_start+0x1a4>
		/* Power reduction: enable power of USARTF0 */
		PR_PRPF &= ~PR_USART0_bm;

		/* Baud rate setting */
		{
			for (bscale = -7; bscale <= 7; bscale++) {
    536c:	8c 81       	ldd	r24, Y+4	; 0x04
    536e:	8f 5f       	subi	r24, 0xFF	; 255
    5370:	8c 83       	std	Y+4, r24	; 0x04
    5372:	8c 81       	ldd	r24, Y+4	; 0x04
    5374:	88 30       	cpi	r24, 0x08	; 8
    5376:	0c f4       	brge	.+2      	; 0x537a <serial_start+0x1a2>
    5378:	5a cf       	rjmp	.-332    	; 0x522e <serial_start+0x56>
    537a:	01 c0       	rjmp	.+2      	; 0x537e <serial_start+0x1a6>
					float bsel_f = (C_CLOCK_MHZ_F / (pow(2., (double)bscale) * 16.f * (float)C_USART_SERIAL1_BAUDRATE)) - 1.f;
					bsel = (uint32_t) (bsel_f + 0.5f);
				}

				if (bsel < 4096) {
					break;
    537c:	00 00       	nop
				}
			}

			ctrl_b  = (uint8_t) ((bscale & 0x0f) << USART_BSCALE0_bp);
    537e:	8c 81       	ldd	r24, Y+4	; 0x04
    5380:	82 95       	swap	r24
    5382:	80 7f       	andi	r24, 0xF0	; 240
    5384:	8c 8b       	std	Y+20, r24	; 0x14
			ctrl_b |= (uint8_t) ((bsel >> 8) & 0x0f);
    5386:	8d 81       	ldd	r24, Y+5	; 0x05
    5388:	9e 81       	ldd	r25, Y+6	; 0x06
    538a:	af 81       	ldd	r26, Y+7	; 0x07
    538c:	b8 85       	ldd	r27, Y+8	; 0x08
    538e:	89 2f       	mov	r24, r25
    5390:	9a 2f       	mov	r25, r26
    5392:	ab 2f       	mov	r26, r27
    5394:	bb 27       	eor	r27, r27
    5396:	98 2f       	mov	r25, r24
    5398:	9f 70       	andi	r25, 0x0F	; 15
    539a:	8c 89       	ldd	r24, Y+20	; 0x14
    539c:	89 2b       	or	r24, r25
    539e:	8c 8b       	std	Y+20, r24	; 0x14
			ctrl_a  = (uint8_t) (bsel & 0xff);
    53a0:	8d 81       	ldd	r24, Y+5	; 0x05
    53a2:	8d 8b       	std	Y+21, r24	; 0x15
			USARTF0_BAUDCTRLA = ctrl_a;
    53a4:	86 ea       	ldi	r24, 0xA6	; 166
    53a6:	9b e0       	ldi	r25, 0x0B	; 11
    53a8:	2d 89       	ldd	r18, Y+21	; 0x15
    53aa:	fc 01       	movw	r30, r24
    53ac:	20 83       	st	Z, r18
			USARTF0_BAUDCTRLB = ctrl_b;
    53ae:	87 ea       	ldi	r24, 0xA7	; 167
    53b0:	9b e0       	ldi	r25, 0x0B	; 11
    53b2:	2c 89       	ldd	r18, Y+20	; 0x14
    53b4:	fc 01       	movw	r30, r24
    53b6:	20 83       	st	Z, r18
		}

		/* 8N1 */
		USARTF0_CTRLC = USART_CMODE_ASYNCHRONOUS_gc | USART_PMODE_DISABLED_gc | USART_CHSIZE_8BIT_gc;
    53b8:	85 ea       	ldi	r24, 0xA5	; 165
    53ba:	9b e0       	ldi	r25, 0x0B	; 11
    53bc:	23 e0       	ldi	r18, 0x03	; 3
    53be:	fc 01       	movw	r30, r24
    53c0:	20 83       	st	Z, r18

		/* ISR interrupt levels */
		USARTF0_CTRLA = USART_RXCINTLVL_LO_gc | USART_TXCINTLVL_LO_gc | USART_DREINTLVL_OFF_gc;
    53c2:	83 ea       	ldi	r24, 0xA3	; 163
    53c4:	9b e0       	ldi	r25, 0x0B	; 11
    53c6:	24 e1       	ldi	r18, 0x14	; 20
    53c8:	fc 01       	movw	r30, r24
    53ca:	20 83       	st	Z, r18
		//USARTF0_CTRLA = USART_RXCINTLVL_OFF_gc | USART_TXCINTLVL_OFF_gc | USART_DREINTLVL_OFF_gc;

		/* RX and TX enable */
		USARTF0_CTRLB = USART_RXEN_bm | USART_TXEN_bm;
    53cc:	84 ea       	ldi	r24, 0xA4	; 164
    53ce:	9b e0       	ldi	r25, 0x0B	; 11
    53d0:	28 e1       	ldi	r18, 0x18	; 24
    53d2:	fc 01       	movw	r30, r24
    53d4:	20 83       	st	Z, r18

		cpu_irq_restore(flags);
    53d6:	8b 85       	ldd	r24, Y+11	; 0x0b
    53d8:	0e 94 8d 1f 	call	0x3f1a	; 0x3f1a <cpu_irq_restore>
	}

	/* Inform about to start the SIM808 - LCD */
	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_LCD_START);
    53dc:	8b e6       	ldi	r24, 0x6B	; 107
    53de:	94 e0       	ldi	r25, 0x04	; 4
    53e0:	89 2f       	mov	r24, r25
    53e2:	8f 93       	push	r24
    53e4:	8b e6       	ldi	r24, 0x6B	; 107
    53e6:	94 e0       	ldi	r25, 0x04	; 4
    53e8:	8f 93       	push	r24
    53ea:	1f 92       	push	r1
    53ec:	80 e8       	ldi	r24, 0x80	; 128
    53ee:	8f 93       	push	r24
    53f0:	83 e7       	ldi	r24, 0x73	; 115
    53f2:	9c e2       	ldi	r25, 0x2C	; 44
    53f4:	89 2f       	mov	r24, r25
    53f6:	8f 93       	push	r24
    53f8:	83 e7       	ldi	r24, 0x73	; 115
    53fa:	9c e2       	ldi	r25, 0x2C	; 44
    53fc:	8f 93       	push	r24
    53fe:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    5402:	0f 90       	pop	r0
    5404:	0f 90       	pop	r0
    5406:	0f 90       	pop	r0
    5408:	0f 90       	pop	r0
    540a:	0f 90       	pop	r0
    540c:	0f 90       	pop	r0
    540e:	8e 8b       	std	Y+22, r24	; 0x16
    5410:	9f 8b       	std	Y+23, r25	; 0x17
	task_twi2_lcd_str(8,  7 * 10, g_prepare_buf);
    5412:	43 e7       	ldi	r20, 0x73	; 115
    5414:	5c e2       	ldi	r21, 0x2C	; 44
    5416:	66 e4       	ldi	r22, 0x46	; 70
    5418:	88 e0       	ldi	r24, 0x08	; 8
    541a:	0e 94 c9 89 	call	0x11392	; 0x11392 <task_twi2_lcd_str>

	/* Inform about to start the SIM808 - USB */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_START);
    541e:	8d ee       	ldi	r24, 0xED	; 237
    5420:	94 e0       	ldi	r25, 0x04	; 4
    5422:	89 2f       	mov	r24, r25
    5424:	8f 93       	push	r24
    5426:	8d ee       	ldi	r24, 0xED	; 237
    5428:	94 e0       	ldi	r25, 0x04	; 4
    542a:	8f 93       	push	r24
    542c:	1f 92       	push	r1
    542e:	80 e8       	ldi	r24, 0x80	; 128
    5430:	8f 93       	push	r24
    5432:	83 e7       	ldi	r24, 0x73	; 115
    5434:	9c e2       	ldi	r25, 0x2C	; 44
    5436:	89 2f       	mov	r24, r25
    5438:	8f 93       	push	r24
    543a:	83 e7       	ldi	r24, 0x73	; 115
    543c:	9c e2       	ldi	r25, 0x2C	; 44
    543e:	8f 93       	push	r24
    5440:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    5444:	0f 90       	pop	r0
    5446:	0f 90       	pop	r0
    5448:	0f 90       	pop	r0
    544a:	0f 90       	pop	r0
    544c:	0f 90       	pop	r0
    544e:	0f 90       	pop	r0
    5450:	8e 8b       	std	Y+22, r24	; 0x16
    5452:	9f 8b       	std	Y+23, r25	; 0x17
	udi_write_tx_buf(g_prepare_buf, len, false);
    5454:	8e 89       	ldd	r24, Y+22	; 0x16
    5456:	40 e0       	ldi	r20, 0x00	; 0
    5458:	68 2f       	mov	r22, r24
    545a:	83 e7       	ldi	r24, 0x73	; 115
    545c:	9c e2       	ldi	r25, 0x2C	; 44
    545e:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>

	/* Release the GSM_RESETn */
	ioport_set_pin_level(GSM_RESET_DRV_GPIO, HIGH);
    5462:	61 e0       	ldi	r22, 0x01	; 1
    5464:	85 e2       	ldi	r24, 0x25	; 37
    5466:	0e 94 2e 21 	call	0x425c	; 0x425c <ioport_set_pin_level>
	delay_ms(500);
    546a:	0e 94 6a 20 	call	0x40d4	; 0x40d4 <sysclk_get_cpu_hz>
    546e:	dc 01       	movw	r26, r24
    5470:	cb 01       	movw	r24, r22
    5472:	8c 01       	movw	r16, r24
    5474:	9d 01       	movw	r18, r26
    5476:	40 e0       	ldi	r20, 0x00	; 0
    5478:	50 e0       	ldi	r21, 0x00	; 0
    547a:	ba 01       	movw	r22, r20
    547c:	09 8f       	std	Y+25, r16	; 0x19
    547e:	1a 8f       	std	Y+26, r17	; 0x1a
    5480:	2b 8f       	std	Y+27, r18	; 0x1b
    5482:	3c 8f       	std	Y+28, r19	; 0x1c
    5484:	4d 8f       	std	Y+29, r20	; 0x1d
    5486:	5e 8f       	std	Y+30, r21	; 0x1e
    5488:	6f 8f       	std	Y+31, r22	; 0x1f
    548a:	78 a3       	std	Y+32, r23	; 0x20
    548c:	29 8c       	ldd	r2, Y+25	; 0x19
    548e:	3a 8c       	ldd	r3, Y+26	; 0x1a
    5490:	4b 8c       	ldd	r4, Y+27	; 0x1b
    5492:	5c 8c       	ldd	r5, Y+28	; 0x1c
    5494:	6d 8c       	ldd	r6, Y+29	; 0x1d
    5496:	7e 8c       	ldd	r7, Y+30	; 0x1e
    5498:	8f 8c       	ldd	r8, Y+31	; 0x1f
    549a:	98 a0       	ldd	r9, Y+32	; 0x20
    549c:	22 2d       	mov	r18, r2
    549e:	33 2d       	mov	r19, r3
    54a0:	44 2d       	mov	r20, r4
    54a2:	55 2d       	mov	r21, r5
    54a4:	66 2d       	mov	r22, r6
    54a6:	77 2d       	mov	r23, r7
    54a8:	88 2d       	mov	r24, r8
    54aa:	99 2d       	mov	r25, r9
    54ac:	02 e0       	ldi	r16, 0x02	; 2
    54ae:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    54b2:	a2 2e       	mov	r10, r18
    54b4:	b3 2e       	mov	r11, r19
    54b6:	c4 2e       	mov	r12, r20
    54b8:	d5 2e       	mov	r13, r21
    54ba:	e6 2e       	mov	r14, r22
    54bc:	f7 2e       	mov	r15, r23
    54be:	08 2f       	mov	r16, r24
    54c0:	19 2f       	mov	r17, r25
    54c2:	2a 2c       	mov	r2, r10
    54c4:	3b 2c       	mov	r3, r11
    54c6:	4c 2c       	mov	r4, r12
    54c8:	5d 2c       	mov	r5, r13
    54ca:	6e 2c       	mov	r6, r14
    54cc:	7f 2c       	mov	r7, r15
    54ce:	80 2e       	mov	r8, r16
    54d0:	91 2e       	mov	r9, r17
    54d2:	22 2d       	mov	r18, r2
    54d4:	33 2d       	mov	r19, r3
    54d6:	44 2d       	mov	r20, r4
    54d8:	55 2d       	mov	r21, r5
    54da:	66 2d       	mov	r22, r6
    54dc:	77 2d       	mov	r23, r7
    54de:	88 2d       	mov	r24, r8
    54e0:	99 2d       	mov	r25, r9
    54e2:	05 e0       	ldi	r16, 0x05	; 5
    54e4:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    54e8:	a2 2e       	mov	r10, r18
    54ea:	b3 2e       	mov	r11, r19
    54ec:	c4 2e       	mov	r12, r20
    54ee:	d5 2e       	mov	r13, r21
    54f0:	e6 2e       	mov	r14, r22
    54f2:	f7 2e       	mov	r15, r23
    54f4:	08 2f       	mov	r16, r24
    54f6:	19 2f       	mov	r17, r25
    54f8:	2a 2d       	mov	r18, r10
    54fa:	3b 2d       	mov	r19, r11
    54fc:	4c 2d       	mov	r20, r12
    54fe:	5d 2d       	mov	r21, r13
    5500:	6e 2d       	mov	r22, r14
    5502:	7f 2d       	mov	r23, r15
    5504:	80 2f       	mov	r24, r16
    5506:	91 2f       	mov	r25, r17
    5508:	a2 2c       	mov	r10, r2
    550a:	b3 2c       	mov	r11, r3
    550c:	c4 2c       	mov	r12, r4
    550e:	d5 2c       	mov	r13, r5
    5510:	e6 2c       	mov	r14, r6
    5512:	f7 2c       	mov	r15, r7
    5514:	08 2d       	mov	r16, r8
    5516:	19 2d       	mov	r17, r9
    5518:	0f 94 77 30 	call	0x260ee	; 0x260ee <__subdi3>
    551c:	a2 2e       	mov	r10, r18
    551e:	b3 2e       	mov	r11, r19
    5520:	c4 2e       	mov	r12, r20
    5522:	d5 2e       	mov	r13, r21
    5524:	e6 2e       	mov	r14, r22
    5526:	f7 2e       	mov	r15, r23
    5528:	08 2f       	mov	r16, r24
    552a:	19 2f       	mov	r17, r25
    552c:	2a 2d       	mov	r18, r10
    552e:	3b 2d       	mov	r19, r11
    5530:	4c 2d       	mov	r20, r12
    5532:	5d 2d       	mov	r21, r13
    5534:	6e 2d       	mov	r22, r14
    5536:	7f 2d       	mov	r23, r15
    5538:	80 2f       	mov	r24, r16
    553a:	91 2f       	mov	r25, r17
    553c:	a9 8c       	ldd	r10, Y+25	; 0x19
    553e:	ba 8c       	ldd	r11, Y+26	; 0x1a
    5540:	cb 8c       	ldd	r12, Y+27	; 0x1b
    5542:	dc 8c       	ldd	r13, Y+28	; 0x1c
    5544:	ed 8c       	ldd	r14, Y+29	; 0x1d
    5546:	fe 8c       	ldd	r15, Y+30	; 0x1e
    5548:	0f 8d       	ldd	r16, Y+31	; 0x1f
    554a:	18 a1       	ldd	r17, Y+32	; 0x20
    554c:	0f 94 62 30 	call	0x260c4	; 0x260c4 <__adddi3>
    5550:	a2 2e       	mov	r10, r18
    5552:	b3 2e       	mov	r11, r19
    5554:	c4 2e       	mov	r12, r20
    5556:	d5 2e       	mov	r13, r21
    5558:	e6 2e       	mov	r14, r22
    555a:	f7 2e       	mov	r15, r23
    555c:	08 2f       	mov	r16, r24
    555e:	19 2f       	mov	r17, r25
    5560:	2a 2d       	mov	r18, r10
    5562:	3b 2d       	mov	r19, r11
    5564:	4c 2d       	mov	r20, r12
    5566:	5d 2d       	mov	r21, r13
    5568:	6e 2d       	mov	r22, r14
    556a:	7f 2d       	mov	r23, r15
    556c:	80 2f       	mov	r24, r16
    556e:	91 2f       	mov	r25, r17
    5570:	02 e0       	ldi	r16, 0x02	; 2
    5572:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    5576:	22 2e       	mov	r2, r18
    5578:	33 2e       	mov	r3, r19
    557a:	44 2e       	mov	r4, r20
    557c:	55 2e       	mov	r5, r21
    557e:	66 2e       	mov	r6, r22
    5580:	77 2e       	mov	r7, r23
    5582:	88 2e       	mov	r8, r24
    5584:	99 2e       	mov	r9, r25
    5586:	a2 2c       	mov	r10, r2
    5588:	b3 2c       	mov	r11, r3
    558a:	c4 2c       	mov	r12, r4
    558c:	d5 2c       	mov	r13, r5
    558e:	e6 2c       	mov	r14, r6
    5590:	f7 2c       	mov	r15, r7
    5592:	08 2d       	mov	r16, r8
    5594:	19 2d       	mov	r17, r9
    5596:	2a 2c       	mov	r2, r10
    5598:	3b 2c       	mov	r3, r11
    559a:	4c 2c       	mov	r4, r12
    559c:	5d 2c       	mov	r5, r13
    559e:	6e 2c       	mov	r6, r14
    55a0:	7f 2c       	mov	r7, r15
    55a2:	80 2e       	mov	r8, r16
    55a4:	91 2e       	mov	r9, r17
    55a6:	0f 2e       	mov	r0, r31
    55a8:	f6 e0       	ldi	r31, 0x06	; 6
    55aa:	af 2e       	mov	r10, r31
    55ac:	f0 2d       	mov	r31, r0
    55ae:	b1 2c       	mov	r11, r1
    55b0:	c1 2c       	mov	r12, r1
    55b2:	d1 2c       	mov	r13, r1
    55b4:	e1 2c       	mov	r14, r1
    55b6:	f1 2c       	mov	r15, r1
    55b8:	00 e0       	ldi	r16, 0x00	; 0
    55ba:	10 e0       	ldi	r17, 0x00	; 0
    55bc:	22 2d       	mov	r18, r2
    55be:	33 2d       	mov	r19, r3
    55c0:	44 2d       	mov	r20, r4
    55c2:	55 2d       	mov	r21, r5
    55c4:	66 2d       	mov	r22, r6
    55c6:	77 2d       	mov	r23, r7
    55c8:	88 2d       	mov	r24, r8
    55ca:	99 2d       	mov	r25, r9
    55cc:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    55d0:	22 2e       	mov	r2, r18
    55d2:	33 2e       	mov	r3, r19
    55d4:	44 2e       	mov	r4, r20
    55d6:	55 2e       	mov	r5, r21
    55d8:	66 2e       	mov	r6, r22
    55da:	77 2e       	mov	r7, r23
    55dc:	88 2e       	mov	r8, r24
    55de:	99 2e       	mov	r9, r25
    55e0:	a2 2c       	mov	r10, r2
    55e2:	b3 2c       	mov	r11, r3
    55e4:	c4 2c       	mov	r12, r4
    55e6:	d5 2c       	mov	r13, r5
    55e8:	e6 2c       	mov	r14, r6
    55ea:	f7 2c       	mov	r15, r7
    55ec:	08 2d       	mov	r16, r8
    55ee:	19 2d       	mov	r17, r9
    55f0:	2a 2d       	mov	r18, r10
    55f2:	3b 2d       	mov	r19, r11
    55f4:	4c 2d       	mov	r20, r12
    55f6:	5d 2d       	mov	r21, r13
    55f8:	6e 2d       	mov	r22, r14
    55fa:	7f 2d       	mov	r23, r15
    55fc:	80 2f       	mov	r24, r16
    55fe:	91 2f       	mov	r25, r17
    5600:	29 51       	subi	r18, 0x19	; 25
    5602:	3c 4f       	sbci	r19, 0xFC	; 252
    5604:	4f 4f       	sbci	r20, 0xFF	; 255
    5606:	5f 4f       	sbci	r21, 0xFF	; 255
    5608:	6f 4f       	sbci	r22, 0xFF	; 255
    560a:	7f 4f       	sbci	r23, 0xFF	; 255
    560c:	8f 4f       	sbci	r24, 0xFF	; 255
    560e:	9f 4f       	sbci	r25, 0xFF	; 255
    5610:	a2 2e       	mov	r10, r18
    5612:	b3 2e       	mov	r11, r19
    5614:	c4 2e       	mov	r12, r20
    5616:	d5 2e       	mov	r13, r21
    5618:	e6 2e       	mov	r14, r22
    561a:	f7 2e       	mov	r15, r23
    561c:	08 2f       	mov	r16, r24
    561e:	19 2f       	mov	r17, r25
    5620:	2a 2d       	mov	r18, r10
    5622:	3b 2d       	mov	r19, r11
    5624:	4c 2d       	mov	r20, r12
    5626:	5d 2d       	mov	r21, r13
    5628:	6e 2d       	mov	r22, r14
    562a:	7f 2d       	mov	r23, r15
    562c:	80 2f       	mov	r24, r16
    562e:	91 2f       	mov	r25, r17
    5630:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
    5634:	dc 01       	movw	r26, r24
    5636:	cb 01       	movw	r24, r22
    5638:	20 e0       	ldi	r18, 0x00	; 0
    563a:	30 e0       	ldi	r19, 0x00	; 0
    563c:	4a e7       	ldi	r20, 0x7A	; 122
    563e:	54 e4       	ldi	r21, 0x44	; 68
    5640:	bc 01       	movw	r22, r24
    5642:	cd 01       	movw	r24, r26
    5644:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    5648:	dc 01       	movw	r26, r24
    564a:	cb 01       	movw	r24, r22
    564c:	bc 01       	movw	r22, r24
    564e:	cd 01       	movw	r24, r26
    5650:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
    5654:	a2 2e       	mov	r10, r18
    5656:	b3 2e       	mov	r11, r19
    5658:	c4 2e       	mov	r12, r20
    565a:	d5 2e       	mov	r13, r21
    565c:	e6 2e       	mov	r14, r22
    565e:	f7 2e       	mov	r15, r23
    5660:	08 2f       	mov	r16, r24
    5662:	19 2f       	mov	r17, r25
    5664:	d6 01       	movw	r26, r12
    5666:	c5 01       	movw	r24, r10
    5668:	bc 01       	movw	r22, r24
    566a:	cd 01       	movw	r24, r26
    566c:	0e 94 76 20 	call	0x40ec	; 0x40ec <__portable_avr_delay_cycles>

	/* Data Terminal Ready is true */
	ioport_set_pin_level(GSM_DTR1_DRV, LOW);	// Activate SIM808 (non SLEEP mode)
    5670:	60 e0       	ldi	r22, 0x00	; 0
    5672:	89 e2       	ldi	r24, 0x29	; 41
    5674:	0e 94 2e 21 	call	0x425c	; 0x425c <ioport_set_pin_level>
	delay_ms(100);
    5678:	0e 94 6a 20 	call	0x40d4	; 0x40d4 <sysclk_get_cpu_hz>
    567c:	dc 01       	movw	r26, r24
    567e:	cb 01       	movw	r24, r22
    5680:	9c 01       	movw	r18, r24
    5682:	ad 01       	movw	r20, r26
    5684:	60 e0       	ldi	r22, 0x00	; 0
    5686:	70 e0       	ldi	r23, 0x00	; 0
    5688:	cb 01       	movw	r24, r22
    568a:	82 2e       	mov	r8, r18
    568c:	93 2e       	mov	r9, r19
    568e:	a4 2e       	mov	r10, r20
    5690:	b5 2e       	mov	r11, r21
    5692:	c6 2e       	mov	r12, r22
    5694:	d7 2e       	mov	r13, r23
    5696:	e8 2e       	mov	r14, r24
    5698:	f9 2e       	mov	r15, r25
    569a:	28 2d       	mov	r18, r8
    569c:	39 2d       	mov	r19, r9
    569e:	4a 2d       	mov	r20, r10
    56a0:	5b 2d       	mov	r21, r11
    56a2:	6c 2d       	mov	r22, r12
    56a4:	7d 2d       	mov	r23, r13
    56a6:	8e 2d       	mov	r24, r14
    56a8:	9f 2d       	mov	r25, r15
    56aa:	02 e0       	ldi	r16, 0x02	; 2
    56ac:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    56b0:	29 a7       	std	Y+41, r18	; 0x29
    56b2:	3a a7       	std	Y+42, r19	; 0x2a
    56b4:	4b a7       	std	Y+43, r20	; 0x2b
    56b6:	5c a7       	std	Y+44, r21	; 0x2c
    56b8:	6d a7       	std	Y+45, r22	; 0x2d
    56ba:	7e a7       	std	Y+46, r23	; 0x2e
    56bc:	8f a7       	std	Y+47, r24	; 0x2f
    56be:	98 ab       	std	Y+48, r25	; 0x30
    56c0:	89 a4       	ldd	r8, Y+41	; 0x29
    56c2:	9a a4       	ldd	r9, Y+42	; 0x2a
    56c4:	ab a4       	ldd	r10, Y+43	; 0x2b
    56c6:	bc a4       	ldd	r11, Y+44	; 0x2c
    56c8:	cd a4       	ldd	r12, Y+45	; 0x2d
    56ca:	de a4       	ldd	r13, Y+46	; 0x2e
    56cc:	ef a4       	ldd	r14, Y+47	; 0x2f
    56ce:	f8 a8       	ldd	r15, Y+48	; 0x30
    56d0:	28 2d       	mov	r18, r8
    56d2:	39 2d       	mov	r19, r9
    56d4:	4a 2d       	mov	r20, r10
    56d6:	5b 2d       	mov	r21, r11
    56d8:	6c 2d       	mov	r22, r12
    56da:	7d 2d       	mov	r23, r13
    56dc:	8e 2d       	mov	r24, r14
    56de:	9f 2d       	mov	r25, r15
    56e0:	02 e0       	ldi	r16, 0x02	; 2
    56e2:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    56e6:	29 ab       	std	Y+49, r18	; 0x31
    56e8:	3a ab       	std	Y+50, r19	; 0x32
    56ea:	4b ab       	std	Y+51, r20	; 0x33
    56ec:	5c ab       	std	Y+52, r21	; 0x34
    56ee:	6d ab       	std	Y+53, r22	; 0x35
    56f0:	7e ab       	std	Y+54, r23	; 0x36
    56f2:	8f ab       	std	Y+55, r24	; 0x37
    56f4:	98 af       	std	Y+56, r25	; 0x38
    56f6:	28 2d       	mov	r18, r8
    56f8:	39 2d       	mov	r19, r9
    56fa:	4a 2d       	mov	r20, r10
    56fc:	5b 2d       	mov	r21, r11
    56fe:	6c 2d       	mov	r22, r12
    5700:	7d 2d       	mov	r23, r13
    5702:	8e 2d       	mov	r24, r14
    5704:	9f 2d       	mov	r25, r15
    5706:	a9 a8       	ldd	r10, Y+49	; 0x31
    5708:	ba a8       	ldd	r11, Y+50	; 0x32
    570a:	cb a8       	ldd	r12, Y+51	; 0x33
    570c:	dc a8       	ldd	r13, Y+52	; 0x34
    570e:	ed a8       	ldd	r14, Y+53	; 0x35
    5710:	fe a8       	ldd	r15, Y+54	; 0x36
    5712:	0f a9       	ldd	r16, Y+55	; 0x37
    5714:	18 ad       	ldd	r17, Y+56	; 0x38
    5716:	0f 94 62 30 	call	0x260c4	; 0x260c4 <__adddi3>
    571a:	82 2e       	mov	r8, r18
    571c:	93 2e       	mov	r9, r19
    571e:	a4 2e       	mov	r10, r20
    5720:	b5 2e       	mov	r11, r21
    5722:	c6 2e       	mov	r12, r22
    5724:	d7 2e       	mov	r13, r23
    5726:	e8 2e       	mov	r14, r24
    5728:	f9 2e       	mov	r15, r25
    572a:	28 2d       	mov	r18, r8
    572c:	39 2d       	mov	r19, r9
    572e:	4a 2d       	mov	r20, r10
    5730:	5b 2d       	mov	r21, r11
    5732:	6c 2d       	mov	r22, r12
    5734:	7d 2d       	mov	r23, r13
    5736:	8e 2d       	mov	r24, r14
    5738:	9f 2d       	mov	r25, r15
    573a:	02 e0       	ldi	r16, 0x02	; 2
    573c:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    5740:	29 af       	std	Y+57, r18	; 0x39
    5742:	3a af       	std	Y+58, r19	; 0x3a
    5744:	4b af       	std	Y+59, r20	; 0x3b
    5746:	5c af       	std	Y+60, r21	; 0x3c
    5748:	6d af       	std	Y+61, r22	; 0x3d
    574a:	7e af       	std	Y+62, r23	; 0x3e
    574c:	8f af       	std	Y+63, r24	; 0x3f
    574e:	21 96       	adiw	r28, 0x01	; 1
    5750:	9f af       	std	Y+63, r25	; 0x3f
    5752:	21 97       	sbiw	r28, 0x01	; 1
    5754:	28 2d       	mov	r18, r8
    5756:	39 2d       	mov	r19, r9
    5758:	4a 2d       	mov	r20, r10
    575a:	5b 2d       	mov	r21, r11
    575c:	6c 2d       	mov	r22, r12
    575e:	7d 2d       	mov	r23, r13
    5760:	8e 2d       	mov	r24, r14
    5762:	9f 2d       	mov	r25, r15
    5764:	a9 ac       	ldd	r10, Y+57	; 0x39
    5766:	ba ac       	ldd	r11, Y+58	; 0x3a
    5768:	cb ac       	ldd	r12, Y+59	; 0x3b
    576a:	dc ac       	ldd	r13, Y+60	; 0x3c
    576c:	ed ac       	ldd	r14, Y+61	; 0x3d
    576e:	fe ac       	ldd	r15, Y+62	; 0x3e
    5770:	0f ad       	ldd	r16, Y+63	; 0x3f
    5772:	21 96       	adiw	r28, 0x01	; 1
    5774:	1f ad       	ldd	r17, Y+63	; 0x3f
    5776:	21 97       	sbiw	r28, 0x01	; 1
    5778:	0f 94 62 30 	call	0x260c4	; 0x260c4 <__adddi3>
    577c:	22 2e       	mov	r2, r18
    577e:	33 2e       	mov	r3, r19
    5780:	44 2e       	mov	r4, r20
    5782:	55 2e       	mov	r5, r21
    5784:	66 2e       	mov	r6, r22
    5786:	77 2e       	mov	r7, r23
    5788:	88 2e       	mov	r8, r24
    578a:	99 2e       	mov	r9, r25
    578c:	0f 2e       	mov	r0, r31
    578e:	f6 e0       	ldi	r31, 0x06	; 6
    5790:	af 2e       	mov	r10, r31
    5792:	f0 2d       	mov	r31, r0
    5794:	b1 2c       	mov	r11, r1
    5796:	c1 2c       	mov	r12, r1
    5798:	d1 2c       	mov	r13, r1
    579a:	e1 2c       	mov	r14, r1
    579c:	f1 2c       	mov	r15, r1
    579e:	00 e0       	ldi	r16, 0x00	; 0
    57a0:	10 e0       	ldi	r17, 0x00	; 0
    57a2:	22 2d       	mov	r18, r2
    57a4:	33 2d       	mov	r19, r3
    57a6:	44 2d       	mov	r20, r4
    57a8:	55 2d       	mov	r21, r5
    57aa:	66 2d       	mov	r22, r6
    57ac:	77 2d       	mov	r23, r7
    57ae:	88 2d       	mov	r24, r8
    57b0:	99 2d       	mov	r25, r9
    57b2:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    57b6:	22 2e       	mov	r2, r18
    57b8:	33 2e       	mov	r3, r19
    57ba:	44 2e       	mov	r4, r20
    57bc:	55 2e       	mov	r5, r21
    57be:	66 2e       	mov	r6, r22
    57c0:	77 2e       	mov	r7, r23
    57c2:	88 2e       	mov	r8, r24
    57c4:	99 2e       	mov	r9, r25
    57c6:	a2 2c       	mov	r10, r2
    57c8:	b3 2c       	mov	r11, r3
    57ca:	c4 2c       	mov	r12, r4
    57cc:	d5 2c       	mov	r13, r5
    57ce:	e6 2c       	mov	r14, r6
    57d0:	f7 2c       	mov	r15, r7
    57d2:	08 2d       	mov	r16, r8
    57d4:	19 2d       	mov	r17, r9
    57d6:	2a 2d       	mov	r18, r10
    57d8:	3b 2d       	mov	r19, r11
    57da:	4c 2d       	mov	r20, r12
    57dc:	5d 2d       	mov	r21, r13
    57de:	6e 2d       	mov	r22, r14
    57e0:	7f 2d       	mov	r23, r15
    57e2:	80 2f       	mov	r24, r16
    57e4:	91 2f       	mov	r25, r17
    57e6:	29 51       	subi	r18, 0x19	; 25
    57e8:	3c 4f       	sbci	r19, 0xFC	; 252
    57ea:	4f 4f       	sbci	r20, 0xFF	; 255
    57ec:	5f 4f       	sbci	r21, 0xFF	; 255
    57ee:	6f 4f       	sbci	r22, 0xFF	; 255
    57f0:	7f 4f       	sbci	r23, 0xFF	; 255
    57f2:	8f 4f       	sbci	r24, 0xFF	; 255
    57f4:	9f 4f       	sbci	r25, 0xFF	; 255
    57f6:	a2 2e       	mov	r10, r18
    57f8:	b3 2e       	mov	r11, r19
    57fa:	c4 2e       	mov	r12, r20
    57fc:	d5 2e       	mov	r13, r21
    57fe:	e6 2e       	mov	r14, r22
    5800:	f7 2e       	mov	r15, r23
    5802:	08 2f       	mov	r16, r24
    5804:	19 2f       	mov	r17, r25
    5806:	2a 2d       	mov	r18, r10
    5808:	3b 2d       	mov	r19, r11
    580a:	4c 2d       	mov	r20, r12
    580c:	5d 2d       	mov	r21, r13
    580e:	6e 2d       	mov	r22, r14
    5810:	7f 2d       	mov	r23, r15
    5812:	80 2f       	mov	r24, r16
    5814:	91 2f       	mov	r25, r17
    5816:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
    581a:	dc 01       	movw	r26, r24
    581c:	cb 01       	movw	r24, r22
    581e:	20 e0       	ldi	r18, 0x00	; 0
    5820:	30 e0       	ldi	r19, 0x00	; 0
    5822:	4a e7       	ldi	r20, 0x7A	; 122
    5824:	54 e4       	ldi	r21, 0x44	; 68
    5826:	bc 01       	movw	r22, r24
    5828:	cd 01       	movw	r24, r26
    582a:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    582e:	dc 01       	movw	r26, r24
    5830:	cb 01       	movw	r24, r22
    5832:	bc 01       	movw	r22, r24
    5834:	cd 01       	movw	r24, r26
    5836:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
    583a:	a2 2e       	mov	r10, r18
    583c:	b3 2e       	mov	r11, r19
    583e:	c4 2e       	mov	r12, r20
    5840:	d5 2e       	mov	r13, r21
    5842:	e6 2e       	mov	r14, r22
    5844:	f7 2e       	mov	r15, r23
    5846:	08 2f       	mov	r16, r24
    5848:	19 2f       	mov	r17, r25
    584a:	d6 01       	movw	r26, r12
    584c:	c5 01       	movw	r24, r10
    584e:	bc 01       	movw	r22, r24
    5850:	cd 01       	movw	r24, r26
    5852:	0e 94 76 20 	call	0x40ec	; 0x40ec <__portable_avr_delay_cycles>
	ioport_set_pin_level(GSM_RTS1_DRV, LOW);	// Serial line ready
    5856:	60 e0       	ldi	r22, 0x00	; 0
    5858:	8f e2       	ldi	r24, 0x2F	; 47
    585a:	0e 94 2e 21 	call	0x425c	; 0x425c <ioport_set_pin_level>
	delay_ms(10);
    585e:	0e 94 6a 20 	call	0x40d4	; 0x40d4 <sysclk_get_cpu_hz>
    5862:	dc 01       	movw	r26, r24
    5864:	cb 01       	movw	r24, r22
    5866:	9c 01       	movw	r18, r24
    5868:	ad 01       	movw	r20, r26
    586a:	60 e0       	ldi	r22, 0x00	; 0
    586c:	70 e0       	ldi	r23, 0x00	; 0
    586e:	cb 01       	movw	r24, r22
    5870:	82 2e       	mov	r8, r18
    5872:	93 2e       	mov	r9, r19
    5874:	a4 2e       	mov	r10, r20
    5876:	b5 2e       	mov	r11, r21
    5878:	c6 2e       	mov	r12, r22
    587a:	d7 2e       	mov	r13, r23
    587c:	e8 2e       	mov	r14, r24
    587e:	f9 2e       	mov	r15, r25
    5880:	28 2d       	mov	r18, r8
    5882:	39 2d       	mov	r19, r9
    5884:	4a 2d       	mov	r20, r10
    5886:	5b 2d       	mov	r21, r11
    5888:	6c 2d       	mov	r22, r12
    588a:	7d 2d       	mov	r23, r13
    588c:	8e 2d       	mov	r24, r14
    588e:	9f 2d       	mov	r25, r15
    5890:	01 e0       	ldi	r16, 0x01	; 1
    5892:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    5896:	22 96       	adiw	r28, 0x02	; 2
    5898:	2f af       	std	Y+63, r18	; 0x3f
    589a:	22 97       	sbiw	r28, 0x02	; 2
    589c:	23 96       	adiw	r28, 0x03	; 3
    589e:	3f af       	std	Y+63, r19	; 0x3f
    58a0:	23 97       	sbiw	r28, 0x03	; 3
    58a2:	24 96       	adiw	r28, 0x04	; 4
    58a4:	4f af       	std	Y+63, r20	; 0x3f
    58a6:	24 97       	sbiw	r28, 0x04	; 4
    58a8:	25 96       	adiw	r28, 0x05	; 5
    58aa:	5f af       	std	Y+63, r21	; 0x3f
    58ac:	25 97       	sbiw	r28, 0x05	; 5
    58ae:	26 96       	adiw	r28, 0x06	; 6
    58b0:	6f af       	std	Y+63, r22	; 0x3f
    58b2:	26 97       	sbiw	r28, 0x06	; 6
    58b4:	27 96       	adiw	r28, 0x07	; 7
    58b6:	7f af       	std	Y+63, r23	; 0x3f
    58b8:	27 97       	sbiw	r28, 0x07	; 7
    58ba:	28 96       	adiw	r28, 0x08	; 8
    58bc:	8f af       	std	Y+63, r24	; 0x3f
    58be:	28 97       	sbiw	r28, 0x08	; 8
    58c0:	29 96       	adiw	r28, 0x09	; 9
    58c2:	9f af       	std	Y+63, r25	; 0x3f
    58c4:	29 97       	sbiw	r28, 0x09	; 9
    58c6:	22 96       	adiw	r28, 0x02	; 2
    58c8:	8f ac       	ldd	r8, Y+63	; 0x3f
    58ca:	22 97       	sbiw	r28, 0x02	; 2
    58cc:	23 96       	adiw	r28, 0x03	; 3
    58ce:	9f ac       	ldd	r9, Y+63	; 0x3f
    58d0:	23 97       	sbiw	r28, 0x03	; 3
    58d2:	24 96       	adiw	r28, 0x04	; 4
    58d4:	af ac       	ldd	r10, Y+63	; 0x3f
    58d6:	24 97       	sbiw	r28, 0x04	; 4
    58d8:	25 96       	adiw	r28, 0x05	; 5
    58da:	bf ac       	ldd	r11, Y+63	; 0x3f
    58dc:	25 97       	sbiw	r28, 0x05	; 5
    58de:	26 96       	adiw	r28, 0x06	; 6
    58e0:	cf ac       	ldd	r12, Y+63	; 0x3f
    58e2:	26 97       	sbiw	r28, 0x06	; 6
    58e4:	27 96       	adiw	r28, 0x07	; 7
    58e6:	df ac       	ldd	r13, Y+63	; 0x3f
    58e8:	27 97       	sbiw	r28, 0x07	; 7
    58ea:	28 96       	adiw	r28, 0x08	; 8
    58ec:	ef ac       	ldd	r14, Y+63	; 0x3f
    58ee:	28 97       	sbiw	r28, 0x08	; 8
    58f0:	29 96       	adiw	r28, 0x09	; 9
    58f2:	ff ac       	ldd	r15, Y+63	; 0x3f
    58f4:	29 97       	sbiw	r28, 0x09	; 9
    58f6:	28 2d       	mov	r18, r8
    58f8:	39 2d       	mov	r19, r9
    58fa:	4a 2d       	mov	r20, r10
    58fc:	5b 2d       	mov	r21, r11
    58fe:	6c 2d       	mov	r22, r12
    5900:	7d 2d       	mov	r23, r13
    5902:	8e 2d       	mov	r24, r14
    5904:	9f 2d       	mov	r25, r15
    5906:	02 e0       	ldi	r16, 0x02	; 2
    5908:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    590c:	2a 96       	adiw	r28, 0x0a	; 10
    590e:	2f af       	std	Y+63, r18	; 0x3f
    5910:	2a 97       	sbiw	r28, 0x0a	; 10
    5912:	2b 96       	adiw	r28, 0x0b	; 11
    5914:	3f af       	std	Y+63, r19	; 0x3f
    5916:	2b 97       	sbiw	r28, 0x0b	; 11
    5918:	2c 96       	adiw	r28, 0x0c	; 12
    591a:	4f af       	std	Y+63, r20	; 0x3f
    591c:	2c 97       	sbiw	r28, 0x0c	; 12
    591e:	2d 96       	adiw	r28, 0x0d	; 13
    5920:	5f af       	std	Y+63, r21	; 0x3f
    5922:	2d 97       	sbiw	r28, 0x0d	; 13
    5924:	2e 96       	adiw	r28, 0x0e	; 14
    5926:	6f af       	std	Y+63, r22	; 0x3f
    5928:	2e 97       	sbiw	r28, 0x0e	; 14
    592a:	2f 96       	adiw	r28, 0x0f	; 15
    592c:	7f af       	std	Y+63, r23	; 0x3f
    592e:	2f 97       	sbiw	r28, 0x0f	; 15
    5930:	60 96       	adiw	r28, 0x10	; 16
    5932:	8f af       	std	Y+63, r24	; 0x3f
    5934:	60 97       	sbiw	r28, 0x10	; 16
    5936:	61 96       	adiw	r28, 0x11	; 17
    5938:	9f af       	std	Y+63, r25	; 0x3f
    593a:	61 97       	sbiw	r28, 0x11	; 17
    593c:	28 2d       	mov	r18, r8
    593e:	39 2d       	mov	r19, r9
    5940:	4a 2d       	mov	r20, r10
    5942:	5b 2d       	mov	r21, r11
    5944:	6c 2d       	mov	r22, r12
    5946:	7d 2d       	mov	r23, r13
    5948:	8e 2d       	mov	r24, r14
    594a:	9f 2d       	mov	r25, r15
    594c:	2a 96       	adiw	r28, 0x0a	; 10
    594e:	af ac       	ldd	r10, Y+63	; 0x3f
    5950:	2a 97       	sbiw	r28, 0x0a	; 10
    5952:	2b 96       	adiw	r28, 0x0b	; 11
    5954:	bf ac       	ldd	r11, Y+63	; 0x3f
    5956:	2b 97       	sbiw	r28, 0x0b	; 11
    5958:	2c 96       	adiw	r28, 0x0c	; 12
    595a:	cf ac       	ldd	r12, Y+63	; 0x3f
    595c:	2c 97       	sbiw	r28, 0x0c	; 12
    595e:	2d 96       	adiw	r28, 0x0d	; 13
    5960:	df ac       	ldd	r13, Y+63	; 0x3f
    5962:	2d 97       	sbiw	r28, 0x0d	; 13
    5964:	2e 96       	adiw	r28, 0x0e	; 14
    5966:	ef ac       	ldd	r14, Y+63	; 0x3f
    5968:	2e 97       	sbiw	r28, 0x0e	; 14
    596a:	2f 96       	adiw	r28, 0x0f	; 15
    596c:	ff ac       	ldd	r15, Y+63	; 0x3f
    596e:	2f 97       	sbiw	r28, 0x0f	; 15
    5970:	60 96       	adiw	r28, 0x10	; 16
    5972:	0f ad       	ldd	r16, Y+63	; 0x3f
    5974:	60 97       	sbiw	r28, 0x10	; 16
    5976:	61 96       	adiw	r28, 0x11	; 17
    5978:	1f ad       	ldd	r17, Y+63	; 0x3f
    597a:	61 97       	sbiw	r28, 0x11	; 17
    597c:	0f 94 62 30 	call	0x260c4	; 0x260c4 <__adddi3>
    5980:	22 2e       	mov	r2, r18
    5982:	33 2e       	mov	r3, r19
    5984:	44 2e       	mov	r4, r20
    5986:	55 2e       	mov	r5, r21
    5988:	66 2e       	mov	r6, r22
    598a:	77 2e       	mov	r7, r23
    598c:	88 2e       	mov	r8, r24
    598e:	99 2e       	mov	r9, r25
    5990:	0f 2e       	mov	r0, r31
    5992:	f6 e0       	ldi	r31, 0x06	; 6
    5994:	af 2e       	mov	r10, r31
    5996:	f0 2d       	mov	r31, r0
    5998:	b1 2c       	mov	r11, r1
    599a:	c1 2c       	mov	r12, r1
    599c:	d1 2c       	mov	r13, r1
    599e:	e1 2c       	mov	r14, r1
    59a0:	f1 2c       	mov	r15, r1
    59a2:	00 e0       	ldi	r16, 0x00	; 0
    59a4:	10 e0       	ldi	r17, 0x00	; 0
    59a6:	22 2d       	mov	r18, r2
    59a8:	33 2d       	mov	r19, r3
    59aa:	44 2d       	mov	r20, r4
    59ac:	55 2d       	mov	r21, r5
    59ae:	66 2d       	mov	r22, r6
    59b0:	77 2d       	mov	r23, r7
    59b2:	88 2d       	mov	r24, r8
    59b4:	99 2d       	mov	r25, r9
    59b6:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    59ba:	22 2e       	mov	r2, r18
    59bc:	33 2e       	mov	r3, r19
    59be:	44 2e       	mov	r4, r20
    59c0:	55 2e       	mov	r5, r21
    59c2:	66 2e       	mov	r6, r22
    59c4:	77 2e       	mov	r7, r23
    59c6:	88 2e       	mov	r8, r24
    59c8:	99 2e       	mov	r9, r25
    59ca:	a2 2c       	mov	r10, r2
    59cc:	b3 2c       	mov	r11, r3
    59ce:	c4 2c       	mov	r12, r4
    59d0:	d5 2c       	mov	r13, r5
    59d2:	e6 2c       	mov	r14, r6
    59d4:	f7 2c       	mov	r15, r7
    59d6:	08 2d       	mov	r16, r8
    59d8:	19 2d       	mov	r17, r9
    59da:	2a 2d       	mov	r18, r10
    59dc:	3b 2d       	mov	r19, r11
    59de:	4c 2d       	mov	r20, r12
    59e0:	5d 2d       	mov	r21, r13
    59e2:	6e 2d       	mov	r22, r14
    59e4:	7f 2d       	mov	r23, r15
    59e6:	80 2f       	mov	r24, r16
    59e8:	91 2f       	mov	r25, r17
    59ea:	29 51       	subi	r18, 0x19	; 25
    59ec:	3c 4f       	sbci	r19, 0xFC	; 252
    59ee:	4f 4f       	sbci	r20, 0xFF	; 255
    59f0:	5f 4f       	sbci	r21, 0xFF	; 255
    59f2:	6f 4f       	sbci	r22, 0xFF	; 255
    59f4:	7f 4f       	sbci	r23, 0xFF	; 255
    59f6:	8f 4f       	sbci	r24, 0xFF	; 255
    59f8:	9f 4f       	sbci	r25, 0xFF	; 255
    59fa:	a2 2e       	mov	r10, r18
    59fc:	b3 2e       	mov	r11, r19
    59fe:	c4 2e       	mov	r12, r20
    5a00:	d5 2e       	mov	r13, r21
    5a02:	e6 2e       	mov	r14, r22
    5a04:	f7 2e       	mov	r15, r23
    5a06:	08 2f       	mov	r16, r24
    5a08:	19 2f       	mov	r17, r25
    5a0a:	2a 2d       	mov	r18, r10
    5a0c:	3b 2d       	mov	r19, r11
    5a0e:	4c 2d       	mov	r20, r12
    5a10:	5d 2d       	mov	r21, r13
    5a12:	6e 2d       	mov	r22, r14
    5a14:	7f 2d       	mov	r23, r15
    5a16:	80 2f       	mov	r24, r16
    5a18:	91 2f       	mov	r25, r17
    5a1a:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
    5a1e:	dc 01       	movw	r26, r24
    5a20:	cb 01       	movw	r24, r22
    5a22:	20 e0       	ldi	r18, 0x00	; 0
    5a24:	30 e0       	ldi	r19, 0x00	; 0
    5a26:	4a e7       	ldi	r20, 0x7A	; 122
    5a28:	54 e4       	ldi	r21, 0x44	; 68
    5a2a:	bc 01       	movw	r22, r24
    5a2c:	cd 01       	movw	r24, r26
    5a2e:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    5a32:	dc 01       	movw	r26, r24
    5a34:	cb 01       	movw	r24, r22
    5a36:	bc 01       	movw	r22, r24
    5a38:	cd 01       	movw	r24, r26
    5a3a:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
    5a3e:	a2 2e       	mov	r10, r18
    5a40:	b3 2e       	mov	r11, r19
    5a42:	c4 2e       	mov	r12, r20
    5a44:	d5 2e       	mov	r13, r21
    5a46:	e6 2e       	mov	r14, r22
    5a48:	f7 2e       	mov	r15, r23
    5a4a:	08 2f       	mov	r16, r24
    5a4c:	19 2f       	mov	r17, r25
    5a4e:	d6 01       	movw	r26, r12
    5a50:	c5 01       	movw	r24, r10
    5a52:	bc 01       	movw	r22, r24
    5a54:	cd 01       	movw	r24, r26
    5a56:	0e 94 76 20 	call	0x40ec	; 0x40ec <__portable_avr_delay_cycles>

	/* Synchronize with SIM808 */
	while (true) {
		serial_sim808_send("AT\r", 3, false);
    5a5a:	40 e0       	ldi	r20, 0x00	; 0
    5a5c:	63 e0       	ldi	r22, 0x03	; 3
    5a5e:	8d e3       	ldi	r24, 0x3D	; 61
    5a60:	92 e2       	ldi	r25, 0x22	; 34
    5a62:	0e 94 fb 22 	call	0x45f6	; 0x45f6 <serial_sim808_send>
		delay_ms(100);
    5a66:	0e 94 6a 20 	call	0x40d4	; 0x40d4 <sysclk_get_cpu_hz>
    5a6a:	dc 01       	movw	r26, r24
    5a6c:	cb 01       	movw	r24, r22
    5a6e:	9c 01       	movw	r18, r24
    5a70:	ad 01       	movw	r20, r26
    5a72:	60 e0       	ldi	r22, 0x00	; 0
    5a74:	70 e0       	ldi	r23, 0x00	; 0
    5a76:	cb 01       	movw	r24, r22
    5a78:	82 2e       	mov	r8, r18
    5a7a:	93 2e       	mov	r9, r19
    5a7c:	a4 2e       	mov	r10, r20
    5a7e:	b5 2e       	mov	r11, r21
    5a80:	c6 2e       	mov	r12, r22
    5a82:	d7 2e       	mov	r13, r23
    5a84:	e8 2e       	mov	r14, r24
    5a86:	f9 2e       	mov	r15, r25
    5a88:	28 2d       	mov	r18, r8
    5a8a:	39 2d       	mov	r19, r9
    5a8c:	4a 2d       	mov	r20, r10
    5a8e:	5b 2d       	mov	r21, r11
    5a90:	6c 2d       	mov	r22, r12
    5a92:	7d 2d       	mov	r23, r13
    5a94:	8e 2d       	mov	r24, r14
    5a96:	9f 2d       	mov	r25, r15
    5a98:	02 e0       	ldi	r16, 0x02	; 2
    5a9a:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    5a9e:	62 96       	adiw	r28, 0x12	; 18
    5aa0:	2f af       	std	Y+63, r18	; 0x3f
    5aa2:	62 97       	sbiw	r28, 0x12	; 18
    5aa4:	63 96       	adiw	r28, 0x13	; 19
    5aa6:	3f af       	std	Y+63, r19	; 0x3f
    5aa8:	63 97       	sbiw	r28, 0x13	; 19
    5aaa:	64 96       	adiw	r28, 0x14	; 20
    5aac:	4f af       	std	Y+63, r20	; 0x3f
    5aae:	64 97       	sbiw	r28, 0x14	; 20
    5ab0:	65 96       	adiw	r28, 0x15	; 21
    5ab2:	5f af       	std	Y+63, r21	; 0x3f
    5ab4:	65 97       	sbiw	r28, 0x15	; 21
    5ab6:	66 96       	adiw	r28, 0x16	; 22
    5ab8:	6f af       	std	Y+63, r22	; 0x3f
    5aba:	66 97       	sbiw	r28, 0x16	; 22
    5abc:	67 96       	adiw	r28, 0x17	; 23
    5abe:	7f af       	std	Y+63, r23	; 0x3f
    5ac0:	67 97       	sbiw	r28, 0x17	; 23
    5ac2:	68 96       	adiw	r28, 0x18	; 24
    5ac4:	8f af       	std	Y+63, r24	; 0x3f
    5ac6:	68 97       	sbiw	r28, 0x18	; 24
    5ac8:	69 96       	adiw	r28, 0x19	; 25
    5aca:	9f af       	std	Y+63, r25	; 0x3f
    5acc:	69 97       	sbiw	r28, 0x19	; 25
    5ace:	62 96       	adiw	r28, 0x12	; 18
    5ad0:	8f ac       	ldd	r8, Y+63	; 0x3f
    5ad2:	62 97       	sbiw	r28, 0x12	; 18
    5ad4:	63 96       	adiw	r28, 0x13	; 19
    5ad6:	9f ac       	ldd	r9, Y+63	; 0x3f
    5ad8:	63 97       	sbiw	r28, 0x13	; 19
    5ada:	64 96       	adiw	r28, 0x14	; 20
    5adc:	af ac       	ldd	r10, Y+63	; 0x3f
    5ade:	64 97       	sbiw	r28, 0x14	; 20
    5ae0:	65 96       	adiw	r28, 0x15	; 21
    5ae2:	bf ac       	ldd	r11, Y+63	; 0x3f
    5ae4:	65 97       	sbiw	r28, 0x15	; 21
    5ae6:	66 96       	adiw	r28, 0x16	; 22
    5ae8:	cf ac       	ldd	r12, Y+63	; 0x3f
    5aea:	66 97       	sbiw	r28, 0x16	; 22
    5aec:	67 96       	adiw	r28, 0x17	; 23
    5aee:	df ac       	ldd	r13, Y+63	; 0x3f
    5af0:	67 97       	sbiw	r28, 0x17	; 23
    5af2:	68 96       	adiw	r28, 0x18	; 24
    5af4:	ef ac       	ldd	r14, Y+63	; 0x3f
    5af6:	68 97       	sbiw	r28, 0x18	; 24
    5af8:	69 96       	adiw	r28, 0x19	; 25
    5afa:	ff ac       	ldd	r15, Y+63	; 0x3f
    5afc:	69 97       	sbiw	r28, 0x19	; 25
    5afe:	28 2d       	mov	r18, r8
    5b00:	39 2d       	mov	r19, r9
    5b02:	4a 2d       	mov	r20, r10
    5b04:	5b 2d       	mov	r21, r11
    5b06:	6c 2d       	mov	r22, r12
    5b08:	7d 2d       	mov	r23, r13
    5b0a:	8e 2d       	mov	r24, r14
    5b0c:	9f 2d       	mov	r25, r15
    5b0e:	02 e0       	ldi	r16, 0x02	; 2
    5b10:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    5b14:	6a 96       	adiw	r28, 0x1a	; 26
    5b16:	2f af       	std	Y+63, r18	; 0x3f
    5b18:	6a 97       	sbiw	r28, 0x1a	; 26
    5b1a:	6b 96       	adiw	r28, 0x1b	; 27
    5b1c:	3f af       	std	Y+63, r19	; 0x3f
    5b1e:	6b 97       	sbiw	r28, 0x1b	; 27
    5b20:	6c 96       	adiw	r28, 0x1c	; 28
    5b22:	4f af       	std	Y+63, r20	; 0x3f
    5b24:	6c 97       	sbiw	r28, 0x1c	; 28
    5b26:	6d 96       	adiw	r28, 0x1d	; 29
    5b28:	5f af       	std	Y+63, r21	; 0x3f
    5b2a:	6d 97       	sbiw	r28, 0x1d	; 29
    5b2c:	6e 96       	adiw	r28, 0x1e	; 30
    5b2e:	6f af       	std	Y+63, r22	; 0x3f
    5b30:	6e 97       	sbiw	r28, 0x1e	; 30
    5b32:	6f 96       	adiw	r28, 0x1f	; 31
    5b34:	7f af       	std	Y+63, r23	; 0x3f
    5b36:	6f 97       	sbiw	r28, 0x1f	; 31
    5b38:	a0 96       	adiw	r28, 0x20	; 32
    5b3a:	8f af       	std	Y+63, r24	; 0x3f
    5b3c:	a0 97       	sbiw	r28, 0x20	; 32
    5b3e:	a1 96       	adiw	r28, 0x21	; 33
    5b40:	9f af       	std	Y+63, r25	; 0x3f
    5b42:	a1 97       	sbiw	r28, 0x21	; 33
    5b44:	28 2d       	mov	r18, r8
    5b46:	39 2d       	mov	r19, r9
    5b48:	4a 2d       	mov	r20, r10
    5b4a:	5b 2d       	mov	r21, r11
    5b4c:	6c 2d       	mov	r22, r12
    5b4e:	7d 2d       	mov	r23, r13
    5b50:	8e 2d       	mov	r24, r14
    5b52:	9f 2d       	mov	r25, r15
    5b54:	6a 96       	adiw	r28, 0x1a	; 26
    5b56:	af ac       	ldd	r10, Y+63	; 0x3f
    5b58:	6a 97       	sbiw	r28, 0x1a	; 26
    5b5a:	6b 96       	adiw	r28, 0x1b	; 27
    5b5c:	bf ac       	ldd	r11, Y+63	; 0x3f
    5b5e:	6b 97       	sbiw	r28, 0x1b	; 27
    5b60:	6c 96       	adiw	r28, 0x1c	; 28
    5b62:	cf ac       	ldd	r12, Y+63	; 0x3f
    5b64:	6c 97       	sbiw	r28, 0x1c	; 28
    5b66:	6d 96       	adiw	r28, 0x1d	; 29
    5b68:	df ac       	ldd	r13, Y+63	; 0x3f
    5b6a:	6d 97       	sbiw	r28, 0x1d	; 29
    5b6c:	6e 96       	adiw	r28, 0x1e	; 30
    5b6e:	ef ac       	ldd	r14, Y+63	; 0x3f
    5b70:	6e 97       	sbiw	r28, 0x1e	; 30
    5b72:	6f 96       	adiw	r28, 0x1f	; 31
    5b74:	ff ac       	ldd	r15, Y+63	; 0x3f
    5b76:	6f 97       	sbiw	r28, 0x1f	; 31
    5b78:	a0 96       	adiw	r28, 0x20	; 32
    5b7a:	0f ad       	ldd	r16, Y+63	; 0x3f
    5b7c:	a0 97       	sbiw	r28, 0x20	; 32
    5b7e:	a1 96       	adiw	r28, 0x21	; 33
    5b80:	1f ad       	ldd	r17, Y+63	; 0x3f
    5b82:	a1 97       	sbiw	r28, 0x21	; 33
    5b84:	0f 94 62 30 	call	0x260c4	; 0x260c4 <__adddi3>
    5b88:	82 2e       	mov	r8, r18
    5b8a:	93 2e       	mov	r9, r19
    5b8c:	a4 2e       	mov	r10, r20
    5b8e:	b5 2e       	mov	r11, r21
    5b90:	c6 2e       	mov	r12, r22
    5b92:	d7 2e       	mov	r13, r23
    5b94:	e8 2e       	mov	r14, r24
    5b96:	f9 2e       	mov	r15, r25
    5b98:	28 2d       	mov	r18, r8
    5b9a:	39 2d       	mov	r19, r9
    5b9c:	4a 2d       	mov	r20, r10
    5b9e:	5b 2d       	mov	r21, r11
    5ba0:	6c 2d       	mov	r22, r12
    5ba2:	7d 2d       	mov	r23, r13
    5ba4:	8e 2d       	mov	r24, r14
    5ba6:	9f 2d       	mov	r25, r15
    5ba8:	02 e0       	ldi	r16, 0x02	; 2
    5baa:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    5bae:	a2 96       	adiw	r28, 0x22	; 34
    5bb0:	2f af       	std	Y+63, r18	; 0x3f
    5bb2:	a2 97       	sbiw	r28, 0x22	; 34
    5bb4:	a3 96       	adiw	r28, 0x23	; 35
    5bb6:	3f af       	std	Y+63, r19	; 0x3f
    5bb8:	a3 97       	sbiw	r28, 0x23	; 35
    5bba:	a4 96       	adiw	r28, 0x24	; 36
    5bbc:	4f af       	std	Y+63, r20	; 0x3f
    5bbe:	a4 97       	sbiw	r28, 0x24	; 36
    5bc0:	a5 96       	adiw	r28, 0x25	; 37
    5bc2:	5f af       	std	Y+63, r21	; 0x3f
    5bc4:	a5 97       	sbiw	r28, 0x25	; 37
    5bc6:	a6 96       	adiw	r28, 0x26	; 38
    5bc8:	6f af       	std	Y+63, r22	; 0x3f
    5bca:	a6 97       	sbiw	r28, 0x26	; 38
    5bcc:	a7 96       	adiw	r28, 0x27	; 39
    5bce:	7f af       	std	Y+63, r23	; 0x3f
    5bd0:	a7 97       	sbiw	r28, 0x27	; 39
    5bd2:	a8 96       	adiw	r28, 0x28	; 40
    5bd4:	8f af       	std	Y+63, r24	; 0x3f
    5bd6:	a8 97       	sbiw	r28, 0x28	; 40
    5bd8:	a9 96       	adiw	r28, 0x29	; 41
    5bda:	9f af       	std	Y+63, r25	; 0x3f
    5bdc:	a9 97       	sbiw	r28, 0x29	; 41
    5bde:	28 2d       	mov	r18, r8
    5be0:	39 2d       	mov	r19, r9
    5be2:	4a 2d       	mov	r20, r10
    5be4:	5b 2d       	mov	r21, r11
    5be6:	6c 2d       	mov	r22, r12
    5be8:	7d 2d       	mov	r23, r13
    5bea:	8e 2d       	mov	r24, r14
    5bec:	9f 2d       	mov	r25, r15
    5bee:	a2 96       	adiw	r28, 0x22	; 34
    5bf0:	af ac       	ldd	r10, Y+63	; 0x3f
    5bf2:	a2 97       	sbiw	r28, 0x22	; 34
    5bf4:	a3 96       	adiw	r28, 0x23	; 35
    5bf6:	bf ac       	ldd	r11, Y+63	; 0x3f
    5bf8:	a3 97       	sbiw	r28, 0x23	; 35
    5bfa:	a4 96       	adiw	r28, 0x24	; 36
    5bfc:	cf ac       	ldd	r12, Y+63	; 0x3f
    5bfe:	a4 97       	sbiw	r28, 0x24	; 36
    5c00:	a5 96       	adiw	r28, 0x25	; 37
    5c02:	df ac       	ldd	r13, Y+63	; 0x3f
    5c04:	a5 97       	sbiw	r28, 0x25	; 37
    5c06:	a6 96       	adiw	r28, 0x26	; 38
    5c08:	ef ac       	ldd	r14, Y+63	; 0x3f
    5c0a:	a6 97       	sbiw	r28, 0x26	; 38
    5c0c:	a7 96       	adiw	r28, 0x27	; 39
    5c0e:	ff ac       	ldd	r15, Y+63	; 0x3f
    5c10:	a7 97       	sbiw	r28, 0x27	; 39
    5c12:	a8 96       	adiw	r28, 0x28	; 40
    5c14:	0f ad       	ldd	r16, Y+63	; 0x3f
    5c16:	a8 97       	sbiw	r28, 0x28	; 40
    5c18:	a9 96       	adiw	r28, 0x29	; 41
    5c1a:	1f ad       	ldd	r17, Y+63	; 0x3f
    5c1c:	a9 97       	sbiw	r28, 0x29	; 41
    5c1e:	0f 94 62 30 	call	0x260c4	; 0x260c4 <__adddi3>
    5c22:	22 2e       	mov	r2, r18
    5c24:	33 2e       	mov	r3, r19
    5c26:	44 2e       	mov	r4, r20
    5c28:	55 2e       	mov	r5, r21
    5c2a:	66 2e       	mov	r6, r22
    5c2c:	77 2e       	mov	r7, r23
    5c2e:	88 2e       	mov	r8, r24
    5c30:	99 2e       	mov	r9, r25
    5c32:	0f 2e       	mov	r0, r31
    5c34:	f6 e0       	ldi	r31, 0x06	; 6
    5c36:	af 2e       	mov	r10, r31
    5c38:	f0 2d       	mov	r31, r0
    5c3a:	b1 2c       	mov	r11, r1
    5c3c:	c1 2c       	mov	r12, r1
    5c3e:	d1 2c       	mov	r13, r1
    5c40:	e1 2c       	mov	r14, r1
    5c42:	f1 2c       	mov	r15, r1
    5c44:	00 e0       	ldi	r16, 0x00	; 0
    5c46:	10 e0       	ldi	r17, 0x00	; 0
    5c48:	22 2d       	mov	r18, r2
    5c4a:	33 2d       	mov	r19, r3
    5c4c:	44 2d       	mov	r20, r4
    5c4e:	55 2d       	mov	r21, r5
    5c50:	66 2d       	mov	r22, r6
    5c52:	77 2d       	mov	r23, r7
    5c54:	88 2d       	mov	r24, r8
    5c56:	99 2d       	mov	r25, r9
    5c58:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    5c5c:	22 2e       	mov	r2, r18
    5c5e:	33 2e       	mov	r3, r19
    5c60:	44 2e       	mov	r4, r20
    5c62:	55 2e       	mov	r5, r21
    5c64:	66 2e       	mov	r6, r22
    5c66:	77 2e       	mov	r7, r23
    5c68:	88 2e       	mov	r8, r24
    5c6a:	99 2e       	mov	r9, r25
    5c6c:	a2 2c       	mov	r10, r2
    5c6e:	b3 2c       	mov	r11, r3
    5c70:	c4 2c       	mov	r12, r4
    5c72:	d5 2c       	mov	r13, r5
    5c74:	e6 2c       	mov	r14, r6
    5c76:	f7 2c       	mov	r15, r7
    5c78:	08 2d       	mov	r16, r8
    5c7a:	19 2d       	mov	r17, r9
    5c7c:	2a 2d       	mov	r18, r10
    5c7e:	3b 2d       	mov	r19, r11
    5c80:	4c 2d       	mov	r20, r12
    5c82:	5d 2d       	mov	r21, r13
    5c84:	6e 2d       	mov	r22, r14
    5c86:	7f 2d       	mov	r23, r15
    5c88:	80 2f       	mov	r24, r16
    5c8a:	91 2f       	mov	r25, r17
    5c8c:	29 51       	subi	r18, 0x19	; 25
    5c8e:	3c 4f       	sbci	r19, 0xFC	; 252
    5c90:	4f 4f       	sbci	r20, 0xFF	; 255
    5c92:	5f 4f       	sbci	r21, 0xFF	; 255
    5c94:	6f 4f       	sbci	r22, 0xFF	; 255
    5c96:	7f 4f       	sbci	r23, 0xFF	; 255
    5c98:	8f 4f       	sbci	r24, 0xFF	; 255
    5c9a:	9f 4f       	sbci	r25, 0xFF	; 255
    5c9c:	a2 2e       	mov	r10, r18
    5c9e:	b3 2e       	mov	r11, r19
    5ca0:	c4 2e       	mov	r12, r20
    5ca2:	d5 2e       	mov	r13, r21
    5ca4:	e6 2e       	mov	r14, r22
    5ca6:	f7 2e       	mov	r15, r23
    5ca8:	08 2f       	mov	r16, r24
    5caa:	19 2f       	mov	r17, r25
    5cac:	2a 2d       	mov	r18, r10
    5cae:	3b 2d       	mov	r19, r11
    5cb0:	4c 2d       	mov	r20, r12
    5cb2:	5d 2d       	mov	r21, r13
    5cb4:	6e 2d       	mov	r22, r14
    5cb6:	7f 2d       	mov	r23, r15
    5cb8:	80 2f       	mov	r24, r16
    5cba:	91 2f       	mov	r25, r17
    5cbc:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
    5cc0:	dc 01       	movw	r26, r24
    5cc2:	cb 01       	movw	r24, r22
    5cc4:	20 e0       	ldi	r18, 0x00	; 0
    5cc6:	30 e0       	ldi	r19, 0x00	; 0
    5cc8:	4a e7       	ldi	r20, 0x7A	; 122
    5cca:	54 e4       	ldi	r21, 0x44	; 68
    5ccc:	bc 01       	movw	r22, r24
    5cce:	cd 01       	movw	r24, r26
    5cd0:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    5cd4:	dc 01       	movw	r26, r24
    5cd6:	cb 01       	movw	r24, r22
    5cd8:	bc 01       	movw	r22, r24
    5cda:	cd 01       	movw	r24, r26
    5cdc:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
    5ce0:	a2 2e       	mov	r10, r18
    5ce2:	b3 2e       	mov	r11, r19
    5ce4:	c4 2e       	mov	r12, r20
    5ce6:	d5 2e       	mov	r13, r21
    5ce8:	e6 2e       	mov	r14, r22
    5cea:	f7 2e       	mov	r15, r23
    5cec:	08 2f       	mov	r16, r24
    5cee:	19 2f       	mov	r17, r25
    5cf0:	d6 01       	movw	r26, r12
    5cf2:	c5 01       	movw	r24, r10
    5cf4:	bc 01       	movw	r22, r24
    5cf6:	cd 01       	movw	r24, r26
    5cf8:	0e 94 76 20 	call	0x40ec	; 0x40ec <__portable_avr_delay_cycles>
		if (g_usart1_rx_ready) {
    5cfc:	80 91 2a 27 	lds	r24, 0x272A	; 0x80272a <g_usart1_rx_ready>
    5d00:	88 23       	and	r24, r24
    5d02:	09 f4       	brne	.+2      	; 0x5d06 <serial_start+0xb2e>
    5d04:	aa ce       	rjmp	.-684    	; 0x5a5a <serial_start+0x882>
			{
				irqflags_t flags = cpu_irq_save();
    5d06:	0e 94 7d 1f 	call	0x3efa	; 0x3efa <cpu_irq_save>
    5d0a:	88 8f       	std	Y+24, r24	; 0x18
				for (int16_t idx = g_usart1_rx_idx - 1; idx >= 0; --idx) {
    5d0c:	80 91 2c 27 	lds	r24, 0x272C	; 0x80272c <g_usart1_rx_idx>
    5d10:	90 91 2d 27 	lds	r25, 0x272D	; 0x80272d <g_usart1_rx_idx+0x1>
    5d14:	01 97       	sbiw	r24, 0x01	; 1
    5d16:	89 87       	std	Y+9, r24	; 0x09
    5d18:	9a 87       	std	Y+10, r25	; 0x0a
    5d1a:	11 c0       	rjmp	.+34     	; 0x5d3e <serial_start+0xb66>
					g_prepare_buf[idx] = g_usart1_rx_buf[idx];
    5d1c:	89 85       	ldd	r24, Y+9	; 0x09
    5d1e:	9a 85       	ldd	r25, Y+10	; 0x0a
    5d20:	82 5d       	subi	r24, 0xD2	; 210
    5d22:	98 4d       	sbci	r25, 0xD8	; 216
    5d24:	fc 01       	movw	r30, r24
    5d26:	20 81       	ld	r18, Z
    5d28:	89 85       	ldd	r24, Y+9	; 0x09
    5d2a:	9a 85       	ldd	r25, Y+10	; 0x0a
    5d2c:	8d 58       	subi	r24, 0x8D	; 141
    5d2e:	93 4d       	sbci	r25, 0xD3	; 211
    5d30:	fc 01       	movw	r30, r24
    5d32:	20 83       	st	Z, r18
		serial_sim808_send("AT\r", 3, false);
		delay_ms(100);
		if (g_usart1_rx_ready) {
			{
				irqflags_t flags = cpu_irq_save();
				for (int16_t idx = g_usart1_rx_idx - 1; idx >= 0; --idx) {
    5d34:	89 85       	ldd	r24, Y+9	; 0x09
    5d36:	9a 85       	ldd	r25, Y+10	; 0x0a
    5d38:	01 97       	sbiw	r24, 0x01	; 1
    5d3a:	89 87       	std	Y+9, r24	; 0x09
    5d3c:	9a 87       	std	Y+10, r25	; 0x0a
    5d3e:	89 85       	ldd	r24, Y+9	; 0x09
    5d40:	9a 85       	ldd	r25, Y+10	; 0x0a
    5d42:	99 23       	and	r25, r25
    5d44:	5c f7       	brge	.-42     	; 0x5d1c <serial_start+0xb44>
					g_prepare_buf[idx] = g_usart1_rx_buf[idx];
				}
				g_usart1_rx_idx = 0;
    5d46:	10 92 2c 27 	sts	0x272C, r1	; 0x80272c <g_usart1_rx_idx>
    5d4a:	10 92 2d 27 	sts	0x272D, r1	; 0x80272d <g_usart1_rx_idx+0x1>
				g_usart1_rx_ready = false;
    5d4e:	10 92 2a 27 	sts	0x272A, r1	; 0x80272a <g_usart1_rx_ready>
				cpu_irq_restore(flags);
    5d52:	88 8d       	ldd	r24, Y+24	; 0x18
    5d54:	0e 94 8d 1f 	call	0x3f1a	; 0x3f1a <cpu_irq_restore>
			}

			/* Leave loop when SIM808 responds */
			if (g_prepare_buf[0] && strstr_P(g_prepare_buf, PM_TWI1_UTIL_ONBOARD_SIM808_OK_R)) {
    5d58:	80 91 73 2c 	lds	r24, 0x2C73	; 0x802c73 <g_prepare_buf>
    5d5c:	88 23       	and	r24, r24
    5d5e:	49 f0       	breq	.+18     	; 0x5d72 <serial_start+0xb9a>
    5d60:	61 e0       	ldi	r22, 0x01	; 1
    5d62:	77 e0       	ldi	r23, 0x07	; 7
    5d64:	83 e7       	ldi	r24, 0x73	; 115
    5d66:	9c e2       	ldi	r25, 0x2C	; 44
    5d68:	0f 94 27 33 	call	0x2664e	; 0x2664e <strstr_P>
    5d6c:	89 2b       	or	r24, r25
    5d6e:	09 f0       	breq	.+2      	; 0x5d72 <serial_start+0xb9a>
    5d70:	9e c4       	rjmp	.+2364   	; 0x66ae <__stack+0x6af>
				break;
			}

			if (loop_ctr++ > 10) {
    5d72:	89 81       	ldd	r24, Y+1	; 0x01
    5d74:	9a 81       	ldd	r25, Y+2	; 0x02
    5d76:	9c 01       	movw	r18, r24
    5d78:	2f 5f       	subi	r18, 0xFF	; 255
    5d7a:	3f 4f       	sbci	r19, 0xFF	; 255
    5d7c:	29 83       	std	Y+1, r18	; 0x01
    5d7e:	3a 83       	std	Y+2, r19	; 0x02
    5d80:	0b 97       	sbiw	r24, 0x0b	; 11
    5d82:	08 f4       	brcc	.+2      	; 0x5d86 <serial_start+0xbae>
    5d84:	6a ce       	rjmp	.-812    	; 0x5a5a <serial_start+0x882>
				loop_ctr = 0;
    5d86:	19 82       	std	Y+1, r1	; 0x01
    5d88:	1a 82       	std	Y+2, r1	; 0x02

				/* Turn off SIM808 */
				ioport_set_pin_level(GSM_RTS1_DRV,			HIGH);	// Serial line NOT ready
    5d8a:	61 e0       	ldi	r22, 0x01	; 1
    5d8c:	8f e2       	ldi	r24, 0x2F	; 47
    5d8e:	0e 94 2e 21 	call	0x425c	; 0x425c <ioport_set_pin_level>
				ioport_set_pin_level(GSM_DTR1_DRV,			HIGH);	// DTR inactive
    5d92:	61 e0       	ldi	r22, 0x01	; 1
    5d94:	89 e2       	ldi	r24, 0x29	; 41
    5d96:	0e 94 2e 21 	call	0x425c	; 0x425c <ioport_set_pin_level>
				ioport_set_pin_level(GSM_RESET_DRV_GPIO,	LOW);	// RESETn active
    5d9a:	60 e0       	ldi	r22, 0x00	; 0
    5d9c:	85 e2       	ldi	r24, 0x25	; 37
    5d9e:	0e 94 2e 21 	call	0x425c	; 0x425c <ioport_set_pin_level>
				delay_ms(150);
    5da2:	0e 94 6a 20 	call	0x40d4	; 0x40d4 <sysclk_get_cpu_hz>
    5da6:	dc 01       	movw	r26, r24
    5da8:	cb 01       	movw	r24, r22
    5daa:	9c 01       	movw	r18, r24
    5dac:	ad 01       	movw	r20, r26
    5dae:	60 e0       	ldi	r22, 0x00	; 0
    5db0:	70 e0       	ldi	r23, 0x00	; 0
    5db2:	cb 01       	movw	r24, r22
    5db4:	82 2e       	mov	r8, r18
    5db6:	93 2e       	mov	r9, r19
    5db8:	a4 2e       	mov	r10, r20
    5dba:	b5 2e       	mov	r11, r21
    5dbc:	c6 2e       	mov	r12, r22
    5dbe:	d7 2e       	mov	r13, r23
    5dc0:	e8 2e       	mov	r14, r24
    5dc2:	f9 2e       	mov	r15, r25
    5dc4:	28 2d       	mov	r18, r8
    5dc6:	39 2d       	mov	r19, r9
    5dc8:	4a 2d       	mov	r20, r10
    5dca:	5b 2d       	mov	r21, r11
    5dcc:	6c 2d       	mov	r22, r12
    5dce:	7d 2d       	mov	r23, r13
    5dd0:	8e 2d       	mov	r24, r14
    5dd2:	9f 2d       	mov	r25, r15
    5dd4:	01 e0       	ldi	r16, 0x01	; 1
    5dd6:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    5dda:	aa 96       	adiw	r28, 0x2a	; 42
    5ddc:	2f af       	std	Y+63, r18	; 0x3f
    5dde:	aa 97       	sbiw	r28, 0x2a	; 42
    5de0:	ab 96       	adiw	r28, 0x2b	; 43
    5de2:	3f af       	std	Y+63, r19	; 0x3f
    5de4:	ab 97       	sbiw	r28, 0x2b	; 43
    5de6:	ac 96       	adiw	r28, 0x2c	; 44
    5de8:	4f af       	std	Y+63, r20	; 0x3f
    5dea:	ac 97       	sbiw	r28, 0x2c	; 44
    5dec:	ad 96       	adiw	r28, 0x2d	; 45
    5dee:	5f af       	std	Y+63, r21	; 0x3f
    5df0:	ad 97       	sbiw	r28, 0x2d	; 45
    5df2:	ae 96       	adiw	r28, 0x2e	; 46
    5df4:	6f af       	std	Y+63, r22	; 0x3f
    5df6:	ae 97       	sbiw	r28, 0x2e	; 46
    5df8:	af 96       	adiw	r28, 0x2f	; 47
    5dfa:	7f af       	std	Y+63, r23	; 0x3f
    5dfc:	af 97       	sbiw	r28, 0x2f	; 47
    5dfe:	e0 96       	adiw	r28, 0x30	; 48
    5e00:	8f af       	std	Y+63, r24	; 0x3f
    5e02:	e0 97       	sbiw	r28, 0x30	; 48
    5e04:	e1 96       	adiw	r28, 0x31	; 49
    5e06:	9f af       	std	Y+63, r25	; 0x3f
    5e08:	e1 97       	sbiw	r28, 0x31	; 49
    5e0a:	aa 96       	adiw	r28, 0x2a	; 42
    5e0c:	8f ac       	ldd	r8, Y+63	; 0x3f
    5e0e:	aa 97       	sbiw	r28, 0x2a	; 42
    5e10:	ab 96       	adiw	r28, 0x2b	; 43
    5e12:	9f ac       	ldd	r9, Y+63	; 0x3f
    5e14:	ab 97       	sbiw	r28, 0x2b	; 43
    5e16:	ac 96       	adiw	r28, 0x2c	; 44
    5e18:	af ac       	ldd	r10, Y+63	; 0x3f
    5e1a:	ac 97       	sbiw	r28, 0x2c	; 44
    5e1c:	ad 96       	adiw	r28, 0x2d	; 45
    5e1e:	bf ac       	ldd	r11, Y+63	; 0x3f
    5e20:	ad 97       	sbiw	r28, 0x2d	; 45
    5e22:	ae 96       	adiw	r28, 0x2e	; 46
    5e24:	cf ac       	ldd	r12, Y+63	; 0x3f
    5e26:	ae 97       	sbiw	r28, 0x2e	; 46
    5e28:	af 96       	adiw	r28, 0x2f	; 47
    5e2a:	df ac       	ldd	r13, Y+63	; 0x3f
    5e2c:	af 97       	sbiw	r28, 0x2f	; 47
    5e2e:	e0 96       	adiw	r28, 0x30	; 48
    5e30:	ef ac       	ldd	r14, Y+63	; 0x3f
    5e32:	e0 97       	sbiw	r28, 0x30	; 48
    5e34:	e1 96       	adiw	r28, 0x31	; 49
    5e36:	ff ac       	ldd	r15, Y+63	; 0x3f
    5e38:	e1 97       	sbiw	r28, 0x31	; 49
    5e3a:	28 2d       	mov	r18, r8
    5e3c:	39 2d       	mov	r19, r9
    5e3e:	4a 2d       	mov	r20, r10
    5e40:	5b 2d       	mov	r21, r11
    5e42:	6c 2d       	mov	r22, r12
    5e44:	7d 2d       	mov	r23, r13
    5e46:	8e 2d       	mov	r24, r14
    5e48:	9f 2d       	mov	r25, r15
    5e4a:	02 e0       	ldi	r16, 0x02	; 2
    5e4c:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    5e50:	e2 96       	adiw	r28, 0x32	; 50
    5e52:	2f af       	std	Y+63, r18	; 0x3f
    5e54:	e2 97       	sbiw	r28, 0x32	; 50
    5e56:	e3 96       	adiw	r28, 0x33	; 51
    5e58:	3f af       	std	Y+63, r19	; 0x3f
    5e5a:	e3 97       	sbiw	r28, 0x33	; 51
    5e5c:	e4 96       	adiw	r28, 0x34	; 52
    5e5e:	4f af       	std	Y+63, r20	; 0x3f
    5e60:	e4 97       	sbiw	r28, 0x34	; 52
    5e62:	e5 96       	adiw	r28, 0x35	; 53
    5e64:	5f af       	std	Y+63, r21	; 0x3f
    5e66:	e5 97       	sbiw	r28, 0x35	; 53
    5e68:	e6 96       	adiw	r28, 0x36	; 54
    5e6a:	6f af       	std	Y+63, r22	; 0x3f
    5e6c:	e6 97       	sbiw	r28, 0x36	; 54
    5e6e:	e7 96       	adiw	r28, 0x37	; 55
    5e70:	7f af       	std	Y+63, r23	; 0x3f
    5e72:	e7 97       	sbiw	r28, 0x37	; 55
    5e74:	e8 96       	adiw	r28, 0x38	; 56
    5e76:	8f af       	std	Y+63, r24	; 0x3f
    5e78:	e8 97       	sbiw	r28, 0x38	; 56
    5e7a:	e9 96       	adiw	r28, 0x39	; 57
    5e7c:	9f af       	std	Y+63, r25	; 0x3f
    5e7e:	e9 97       	sbiw	r28, 0x39	; 57
    5e80:	28 2d       	mov	r18, r8
    5e82:	39 2d       	mov	r19, r9
    5e84:	4a 2d       	mov	r20, r10
    5e86:	5b 2d       	mov	r21, r11
    5e88:	6c 2d       	mov	r22, r12
    5e8a:	7d 2d       	mov	r23, r13
    5e8c:	8e 2d       	mov	r24, r14
    5e8e:	9f 2d       	mov	r25, r15
    5e90:	e2 96       	adiw	r28, 0x32	; 50
    5e92:	af ac       	ldd	r10, Y+63	; 0x3f
    5e94:	e2 97       	sbiw	r28, 0x32	; 50
    5e96:	e3 96       	adiw	r28, 0x33	; 51
    5e98:	bf ac       	ldd	r11, Y+63	; 0x3f
    5e9a:	e3 97       	sbiw	r28, 0x33	; 51
    5e9c:	e4 96       	adiw	r28, 0x34	; 52
    5e9e:	cf ac       	ldd	r12, Y+63	; 0x3f
    5ea0:	e4 97       	sbiw	r28, 0x34	; 52
    5ea2:	e5 96       	adiw	r28, 0x35	; 53
    5ea4:	df ac       	ldd	r13, Y+63	; 0x3f
    5ea6:	e5 97       	sbiw	r28, 0x35	; 53
    5ea8:	e6 96       	adiw	r28, 0x36	; 54
    5eaa:	ef ac       	ldd	r14, Y+63	; 0x3f
    5eac:	e6 97       	sbiw	r28, 0x36	; 54
    5eae:	e7 96       	adiw	r28, 0x37	; 55
    5eb0:	ff ac       	ldd	r15, Y+63	; 0x3f
    5eb2:	e7 97       	sbiw	r28, 0x37	; 55
    5eb4:	e8 96       	adiw	r28, 0x38	; 56
    5eb6:	0f ad       	ldd	r16, Y+63	; 0x3f
    5eb8:	e8 97       	sbiw	r28, 0x38	; 56
    5eba:	e9 96       	adiw	r28, 0x39	; 57
    5ebc:	1f ad       	ldd	r17, Y+63	; 0x3f
    5ebe:	e9 97       	sbiw	r28, 0x39	; 57
    5ec0:	0f 94 62 30 	call	0x260c4	; 0x260c4 <__adddi3>
    5ec4:	22 2e       	mov	r2, r18
    5ec6:	33 2e       	mov	r3, r19
    5ec8:	44 2e       	mov	r4, r20
    5eca:	55 2e       	mov	r5, r21
    5ecc:	66 2e       	mov	r6, r22
    5ece:	77 2e       	mov	r7, r23
    5ed0:	88 2e       	mov	r8, r24
    5ed2:	99 2e       	mov	r9, r25
    5ed4:	22 2d       	mov	r18, r2
    5ed6:	33 2d       	mov	r19, r3
    5ed8:	44 2d       	mov	r20, r4
    5eda:	55 2d       	mov	r21, r5
    5edc:	66 2d       	mov	r22, r6
    5ede:	77 2d       	mov	r23, r7
    5ee0:	88 2d       	mov	r24, r8
    5ee2:	99 2d       	mov	r25, r9
    5ee4:	04 e0       	ldi	r16, 0x04	; 4
    5ee6:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    5eea:	a2 2e       	mov	r10, r18
    5eec:	b3 2e       	mov	r11, r19
    5eee:	c4 2e       	mov	r12, r20
    5ef0:	d5 2e       	mov	r13, r21
    5ef2:	e6 2e       	mov	r14, r22
    5ef4:	f7 2e       	mov	r15, r23
    5ef6:	08 2f       	mov	r16, r24
    5ef8:	19 2f       	mov	r17, r25
    5efa:	2a 2d       	mov	r18, r10
    5efc:	3b 2d       	mov	r19, r11
    5efe:	4c 2d       	mov	r20, r12
    5f00:	5d 2d       	mov	r21, r13
    5f02:	6e 2d       	mov	r22, r14
    5f04:	7f 2d       	mov	r23, r15
    5f06:	80 2f       	mov	r24, r16
    5f08:	91 2f       	mov	r25, r17
    5f0a:	a2 2c       	mov	r10, r2
    5f0c:	b3 2c       	mov	r11, r3
    5f0e:	c4 2c       	mov	r12, r4
    5f10:	d5 2c       	mov	r13, r5
    5f12:	e6 2c       	mov	r14, r6
    5f14:	f7 2c       	mov	r15, r7
    5f16:	08 2d       	mov	r16, r8
    5f18:	19 2d       	mov	r17, r9
    5f1a:	0f 94 77 30 	call	0x260ee	; 0x260ee <__subdi3>
    5f1e:	22 2e       	mov	r2, r18
    5f20:	33 2e       	mov	r3, r19
    5f22:	44 2e       	mov	r4, r20
    5f24:	55 2e       	mov	r5, r21
    5f26:	66 2e       	mov	r6, r22
    5f28:	77 2e       	mov	r7, r23
    5f2a:	88 2e       	mov	r8, r24
    5f2c:	99 2e       	mov	r9, r25
    5f2e:	0f 2e       	mov	r0, r31
    5f30:	f6 e0       	ldi	r31, 0x06	; 6
    5f32:	af 2e       	mov	r10, r31
    5f34:	f0 2d       	mov	r31, r0
    5f36:	b1 2c       	mov	r11, r1
    5f38:	c1 2c       	mov	r12, r1
    5f3a:	d1 2c       	mov	r13, r1
    5f3c:	e1 2c       	mov	r14, r1
    5f3e:	f1 2c       	mov	r15, r1
    5f40:	00 e0       	ldi	r16, 0x00	; 0
    5f42:	10 e0       	ldi	r17, 0x00	; 0
    5f44:	22 2d       	mov	r18, r2
    5f46:	33 2d       	mov	r19, r3
    5f48:	44 2d       	mov	r20, r4
    5f4a:	55 2d       	mov	r21, r5
    5f4c:	66 2d       	mov	r22, r6
    5f4e:	77 2d       	mov	r23, r7
    5f50:	88 2d       	mov	r24, r8
    5f52:	99 2d       	mov	r25, r9
    5f54:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    5f58:	22 2e       	mov	r2, r18
    5f5a:	33 2e       	mov	r3, r19
    5f5c:	44 2e       	mov	r4, r20
    5f5e:	55 2e       	mov	r5, r21
    5f60:	66 2e       	mov	r6, r22
    5f62:	77 2e       	mov	r7, r23
    5f64:	88 2e       	mov	r8, r24
    5f66:	99 2e       	mov	r9, r25
    5f68:	a2 2c       	mov	r10, r2
    5f6a:	b3 2c       	mov	r11, r3
    5f6c:	c4 2c       	mov	r12, r4
    5f6e:	d5 2c       	mov	r13, r5
    5f70:	e6 2c       	mov	r14, r6
    5f72:	f7 2c       	mov	r15, r7
    5f74:	08 2d       	mov	r16, r8
    5f76:	19 2d       	mov	r17, r9
    5f78:	2a 2d       	mov	r18, r10
    5f7a:	3b 2d       	mov	r19, r11
    5f7c:	4c 2d       	mov	r20, r12
    5f7e:	5d 2d       	mov	r21, r13
    5f80:	6e 2d       	mov	r22, r14
    5f82:	7f 2d       	mov	r23, r15
    5f84:	80 2f       	mov	r24, r16
    5f86:	91 2f       	mov	r25, r17
    5f88:	29 51       	subi	r18, 0x19	; 25
    5f8a:	3c 4f       	sbci	r19, 0xFC	; 252
    5f8c:	4f 4f       	sbci	r20, 0xFF	; 255
    5f8e:	5f 4f       	sbci	r21, 0xFF	; 255
    5f90:	6f 4f       	sbci	r22, 0xFF	; 255
    5f92:	7f 4f       	sbci	r23, 0xFF	; 255
    5f94:	8f 4f       	sbci	r24, 0xFF	; 255
    5f96:	9f 4f       	sbci	r25, 0xFF	; 255
    5f98:	a2 2e       	mov	r10, r18
    5f9a:	b3 2e       	mov	r11, r19
    5f9c:	c4 2e       	mov	r12, r20
    5f9e:	d5 2e       	mov	r13, r21
    5fa0:	e6 2e       	mov	r14, r22
    5fa2:	f7 2e       	mov	r15, r23
    5fa4:	08 2f       	mov	r16, r24
    5fa6:	19 2f       	mov	r17, r25
    5fa8:	2a 2d       	mov	r18, r10
    5faa:	3b 2d       	mov	r19, r11
    5fac:	4c 2d       	mov	r20, r12
    5fae:	5d 2d       	mov	r21, r13
    5fb0:	6e 2d       	mov	r22, r14
    5fb2:	7f 2d       	mov	r23, r15
    5fb4:	80 2f       	mov	r24, r16
    5fb6:	91 2f       	mov	r25, r17
    5fb8:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
    5fbc:	dc 01       	movw	r26, r24
    5fbe:	cb 01       	movw	r24, r22
    5fc0:	20 e0       	ldi	r18, 0x00	; 0
    5fc2:	30 e0       	ldi	r19, 0x00	; 0
    5fc4:	4a e7       	ldi	r20, 0x7A	; 122
    5fc6:	54 e4       	ldi	r21, 0x44	; 68
    5fc8:	bc 01       	movw	r22, r24
    5fca:	cd 01       	movw	r24, r26
    5fcc:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    5fd0:	dc 01       	movw	r26, r24
    5fd2:	cb 01       	movw	r24, r22
    5fd4:	bc 01       	movw	r22, r24
    5fd6:	cd 01       	movw	r24, r26
    5fd8:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
    5fdc:	a2 2e       	mov	r10, r18
    5fde:	b3 2e       	mov	r11, r19
    5fe0:	c4 2e       	mov	r12, r20
    5fe2:	d5 2e       	mov	r13, r21
    5fe4:	e6 2e       	mov	r14, r22
    5fe6:	f7 2e       	mov	r15, r23
    5fe8:	08 2f       	mov	r16, r24
    5fea:	19 2f       	mov	r17, r25
    5fec:	d6 01       	movw	r26, r12
    5fee:	c5 01       	movw	r24, r10
    5ff0:	bc 01       	movw	r22, r24
    5ff2:	cd 01       	movw	r24, r26
    5ff4:	0e 94 76 20 	call	0x40ec	; 0x40ec <__portable_avr_delay_cycles>

				/* Inform about restart - LCD */
				if (line > 12) {
    5ff8:	8b 81       	ldd	r24, Y+3	; 0x03
    5ffa:	8d 30       	cpi	r24, 0x0D	; 13
    5ffc:	20 f0       	brcs	.+8      	; 0x6006 <__stack+0x7>
					task_twi2_lcd_header();
    5ffe:	0e 94 17 8d 	call	0x11a2e	; 0x11a2e <task_twi2_lcd_header>
					line = 3;
    6002:	83 e0       	ldi	r24, 0x03	; 3
    6004:	8b 83       	std	Y+3, r24	; 0x03
				}
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_LCD_RESTART);
    6006:	86 e8       	ldi	r24, 0x86	; 134
    6008:	94 e0       	ldi	r25, 0x04	; 4
    600a:	89 2f       	mov	r24, r25
    600c:	8f 93       	push	r24
    600e:	86 e8       	ldi	r24, 0x86	; 134
    6010:	94 e0       	ldi	r25, 0x04	; 4
    6012:	8f 93       	push	r24
    6014:	1f 92       	push	r1
    6016:	80 e8       	ldi	r24, 0x80	; 128
    6018:	8f 93       	push	r24
    601a:	83 e7       	ldi	r24, 0x73	; 115
    601c:	9c e2       	ldi	r25, 0x2C	; 44
    601e:	89 2f       	mov	r24, r25
    6020:	8f 93       	push	r24
    6022:	83 e7       	ldi	r24, 0x73	; 115
    6024:	9c e2       	ldi	r25, 0x2C	; 44
    6026:	8f 93       	push	r24
    6028:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    602c:	0f 90       	pop	r0
    602e:	0f 90       	pop	r0
    6030:	0f 90       	pop	r0
    6032:	0f 90       	pop	r0
    6034:	0f 90       	pop	r0
    6036:	0f 90       	pop	r0
    6038:	8e 8b       	std	Y+22, r24	; 0x16
    603a:	9f 8b       	std	Y+23, r25	; 0x17
				task_twi2_lcd_str(8,  7 * 10, g_prepare_buf);
    603c:	43 e7       	ldi	r20, 0x73	; 115
    603e:	5c e2       	ldi	r21, 0x2C	; 44
    6040:	66 e4       	ldi	r22, 0x46	; 70
    6042:	88 e0       	ldi	r24, 0x08	; 8
    6044:	0e 94 c9 89 	call	0x11392	; 0x11392 <task_twi2_lcd_str>

				/* Inform about restart - USB */
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_RESTART);
    6048:	85 e1       	ldi	r24, 0x15	; 21
    604a:	95 e0       	ldi	r25, 0x05	; 5
    604c:	89 2f       	mov	r24, r25
    604e:	8f 93       	push	r24
    6050:	85 e1       	ldi	r24, 0x15	; 21
    6052:	95 e0       	ldi	r25, 0x05	; 5
    6054:	8f 93       	push	r24
    6056:	1f 92       	push	r1
    6058:	80 e8       	ldi	r24, 0x80	; 128
    605a:	8f 93       	push	r24
    605c:	83 e7       	ldi	r24, 0x73	; 115
    605e:	9c e2       	ldi	r25, 0x2C	; 44
    6060:	89 2f       	mov	r24, r25
    6062:	8f 93       	push	r24
    6064:	83 e7       	ldi	r24, 0x73	; 115
    6066:	9c e2       	ldi	r25, 0x2C	; 44
    6068:	8f 93       	push	r24
    606a:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    606e:	0f 90       	pop	r0
    6070:	0f 90       	pop	r0
    6072:	0f 90       	pop	r0
    6074:	0f 90       	pop	r0
    6076:	0f 90       	pop	r0
    6078:	0f 90       	pop	r0
    607a:	8e 8b       	std	Y+22, r24	; 0x16
    607c:	9f 8b       	std	Y+23, r25	; 0x17
				udi_write_tx_buf(g_prepare_buf, len, false);
    607e:	8e 89       	ldd	r24, Y+22	; 0x16
    6080:	40 e0       	ldi	r20, 0x00	; 0
    6082:	68 2f       	mov	r22, r24
    6084:	83 e7       	ldi	r24, 0x73	; 115
    6086:	9c e2       	ldi	r25, 0x2C	; 44
    6088:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>

				/* Restart SIM808 */
				ioport_set_pin_level(GSM_RESET_DRV_GPIO,	HIGH);	// Release the RESETn line
    608c:	61 e0       	ldi	r22, 0x01	; 1
    608e:	85 e2       	ldi	r24, 0x25	; 37
    6090:	0e 94 2e 21 	call	0x425c	; 0x425c <ioport_set_pin_level>
				delay_ms(500);
    6094:	0e 94 6a 20 	call	0x40d4	; 0x40d4 <sysclk_get_cpu_hz>
    6098:	dc 01       	movw	r26, r24
    609a:	cb 01       	movw	r24, r22
    609c:	8c 01       	movw	r16, r24
    609e:	9d 01       	movw	r18, r26
    60a0:	40 e0       	ldi	r20, 0x00	; 0
    60a2:	50 e0       	ldi	r21, 0x00	; 0
    60a4:	ba 01       	movw	r22, r20
    60a6:	09 a3       	std	Y+33, r16	; 0x21
    60a8:	1a a3       	std	Y+34, r17	; 0x22
    60aa:	2b a3       	std	Y+35, r18	; 0x23
    60ac:	3c a3       	std	Y+36, r19	; 0x24
    60ae:	4d a3       	std	Y+37, r20	; 0x25
    60b0:	5e a3       	std	Y+38, r21	; 0x26
    60b2:	6f a3       	std	Y+39, r22	; 0x27
    60b4:	78 a7       	std	Y+40, r23	; 0x28
    60b6:	29 a0       	ldd	r2, Y+33	; 0x21
    60b8:	3a a0       	ldd	r3, Y+34	; 0x22
    60ba:	4b a0       	ldd	r4, Y+35	; 0x23
    60bc:	5c a0       	ldd	r5, Y+36	; 0x24
    60be:	6d a0       	ldd	r6, Y+37	; 0x25
    60c0:	7e a0       	ldd	r7, Y+38	; 0x26
    60c2:	8f a0       	ldd	r8, Y+39	; 0x27
    60c4:	98 a4       	ldd	r9, Y+40	; 0x28
    60c6:	22 2d       	mov	r18, r2
    60c8:	33 2d       	mov	r19, r3
    60ca:	44 2d       	mov	r20, r4
    60cc:	55 2d       	mov	r21, r5
    60ce:	66 2d       	mov	r22, r6
    60d0:	77 2d       	mov	r23, r7
    60d2:	88 2d       	mov	r24, r8
    60d4:	99 2d       	mov	r25, r9
    60d6:	02 e0       	ldi	r16, 0x02	; 2
    60d8:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    60dc:	a2 2e       	mov	r10, r18
    60de:	b3 2e       	mov	r11, r19
    60e0:	c4 2e       	mov	r12, r20
    60e2:	d5 2e       	mov	r13, r21
    60e4:	e6 2e       	mov	r14, r22
    60e6:	f7 2e       	mov	r15, r23
    60e8:	08 2f       	mov	r16, r24
    60ea:	19 2f       	mov	r17, r25
    60ec:	2a 2c       	mov	r2, r10
    60ee:	3b 2c       	mov	r3, r11
    60f0:	4c 2c       	mov	r4, r12
    60f2:	5d 2c       	mov	r5, r13
    60f4:	6e 2c       	mov	r6, r14
    60f6:	7f 2c       	mov	r7, r15
    60f8:	80 2e       	mov	r8, r16
    60fa:	91 2e       	mov	r9, r17
    60fc:	22 2d       	mov	r18, r2
    60fe:	33 2d       	mov	r19, r3
    6100:	44 2d       	mov	r20, r4
    6102:	55 2d       	mov	r21, r5
    6104:	66 2d       	mov	r22, r6
    6106:	77 2d       	mov	r23, r7
    6108:	88 2d       	mov	r24, r8
    610a:	99 2d       	mov	r25, r9
    610c:	05 e0       	ldi	r16, 0x05	; 5
    610e:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    6112:	a2 2e       	mov	r10, r18
    6114:	b3 2e       	mov	r11, r19
    6116:	c4 2e       	mov	r12, r20
    6118:	d5 2e       	mov	r13, r21
    611a:	e6 2e       	mov	r14, r22
    611c:	f7 2e       	mov	r15, r23
    611e:	08 2f       	mov	r16, r24
    6120:	19 2f       	mov	r17, r25
    6122:	2a 2d       	mov	r18, r10
    6124:	3b 2d       	mov	r19, r11
    6126:	4c 2d       	mov	r20, r12
    6128:	5d 2d       	mov	r21, r13
    612a:	6e 2d       	mov	r22, r14
    612c:	7f 2d       	mov	r23, r15
    612e:	80 2f       	mov	r24, r16
    6130:	91 2f       	mov	r25, r17
    6132:	a2 2c       	mov	r10, r2
    6134:	b3 2c       	mov	r11, r3
    6136:	c4 2c       	mov	r12, r4
    6138:	d5 2c       	mov	r13, r5
    613a:	e6 2c       	mov	r14, r6
    613c:	f7 2c       	mov	r15, r7
    613e:	08 2d       	mov	r16, r8
    6140:	19 2d       	mov	r17, r9
    6142:	0f 94 77 30 	call	0x260ee	; 0x260ee <__subdi3>
    6146:	a2 2e       	mov	r10, r18
    6148:	b3 2e       	mov	r11, r19
    614a:	c4 2e       	mov	r12, r20
    614c:	d5 2e       	mov	r13, r21
    614e:	e6 2e       	mov	r14, r22
    6150:	f7 2e       	mov	r15, r23
    6152:	08 2f       	mov	r16, r24
    6154:	19 2f       	mov	r17, r25
    6156:	2a 2d       	mov	r18, r10
    6158:	3b 2d       	mov	r19, r11
    615a:	4c 2d       	mov	r20, r12
    615c:	5d 2d       	mov	r21, r13
    615e:	6e 2d       	mov	r22, r14
    6160:	7f 2d       	mov	r23, r15
    6162:	80 2f       	mov	r24, r16
    6164:	91 2f       	mov	r25, r17
    6166:	a9 a0       	ldd	r10, Y+33	; 0x21
    6168:	ba a0       	ldd	r11, Y+34	; 0x22
    616a:	cb a0       	ldd	r12, Y+35	; 0x23
    616c:	dc a0       	ldd	r13, Y+36	; 0x24
    616e:	ed a0       	ldd	r14, Y+37	; 0x25
    6170:	fe a0       	ldd	r15, Y+38	; 0x26
    6172:	0f a1       	ldd	r16, Y+39	; 0x27
    6174:	18 a5       	ldd	r17, Y+40	; 0x28
    6176:	0f 94 62 30 	call	0x260c4	; 0x260c4 <__adddi3>
    617a:	a2 2e       	mov	r10, r18
    617c:	b3 2e       	mov	r11, r19
    617e:	c4 2e       	mov	r12, r20
    6180:	d5 2e       	mov	r13, r21
    6182:	e6 2e       	mov	r14, r22
    6184:	f7 2e       	mov	r15, r23
    6186:	08 2f       	mov	r16, r24
    6188:	19 2f       	mov	r17, r25
    618a:	2a 2d       	mov	r18, r10
    618c:	3b 2d       	mov	r19, r11
    618e:	4c 2d       	mov	r20, r12
    6190:	5d 2d       	mov	r21, r13
    6192:	6e 2d       	mov	r22, r14
    6194:	7f 2d       	mov	r23, r15
    6196:	80 2f       	mov	r24, r16
    6198:	91 2f       	mov	r25, r17
    619a:	02 e0       	ldi	r16, 0x02	; 2
    619c:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    61a0:	22 2e       	mov	r2, r18
    61a2:	33 2e       	mov	r3, r19
    61a4:	44 2e       	mov	r4, r20
    61a6:	55 2e       	mov	r5, r21
    61a8:	66 2e       	mov	r6, r22
    61aa:	77 2e       	mov	r7, r23
    61ac:	88 2e       	mov	r8, r24
    61ae:	99 2e       	mov	r9, r25
    61b0:	a2 2c       	mov	r10, r2
    61b2:	b3 2c       	mov	r11, r3
    61b4:	c4 2c       	mov	r12, r4
    61b6:	d5 2c       	mov	r13, r5
    61b8:	e6 2c       	mov	r14, r6
    61ba:	f7 2c       	mov	r15, r7
    61bc:	08 2d       	mov	r16, r8
    61be:	19 2d       	mov	r17, r9
    61c0:	2a 2c       	mov	r2, r10
    61c2:	3b 2c       	mov	r3, r11
    61c4:	4c 2c       	mov	r4, r12
    61c6:	5d 2c       	mov	r5, r13
    61c8:	6e 2c       	mov	r6, r14
    61ca:	7f 2c       	mov	r7, r15
    61cc:	80 2e       	mov	r8, r16
    61ce:	91 2e       	mov	r9, r17
    61d0:	0f 2e       	mov	r0, r31
    61d2:	f6 e0       	ldi	r31, 0x06	; 6
    61d4:	af 2e       	mov	r10, r31
    61d6:	f0 2d       	mov	r31, r0
    61d8:	b1 2c       	mov	r11, r1
    61da:	c1 2c       	mov	r12, r1
    61dc:	d1 2c       	mov	r13, r1
    61de:	e1 2c       	mov	r14, r1
    61e0:	f1 2c       	mov	r15, r1
    61e2:	00 e0       	ldi	r16, 0x00	; 0
    61e4:	10 e0       	ldi	r17, 0x00	; 0
    61e6:	22 2d       	mov	r18, r2
    61e8:	33 2d       	mov	r19, r3
    61ea:	44 2d       	mov	r20, r4
    61ec:	55 2d       	mov	r21, r5
    61ee:	66 2d       	mov	r22, r6
    61f0:	77 2d       	mov	r23, r7
    61f2:	88 2d       	mov	r24, r8
    61f4:	99 2d       	mov	r25, r9
    61f6:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    61fa:	22 2e       	mov	r2, r18
    61fc:	33 2e       	mov	r3, r19
    61fe:	44 2e       	mov	r4, r20
    6200:	55 2e       	mov	r5, r21
    6202:	66 2e       	mov	r6, r22
    6204:	77 2e       	mov	r7, r23
    6206:	88 2e       	mov	r8, r24
    6208:	99 2e       	mov	r9, r25
    620a:	a2 2c       	mov	r10, r2
    620c:	b3 2c       	mov	r11, r3
    620e:	c4 2c       	mov	r12, r4
    6210:	d5 2c       	mov	r13, r5
    6212:	e6 2c       	mov	r14, r6
    6214:	f7 2c       	mov	r15, r7
    6216:	08 2d       	mov	r16, r8
    6218:	19 2d       	mov	r17, r9
    621a:	2a 2d       	mov	r18, r10
    621c:	3b 2d       	mov	r19, r11
    621e:	4c 2d       	mov	r20, r12
    6220:	5d 2d       	mov	r21, r13
    6222:	6e 2d       	mov	r22, r14
    6224:	7f 2d       	mov	r23, r15
    6226:	80 2f       	mov	r24, r16
    6228:	91 2f       	mov	r25, r17
    622a:	29 51       	subi	r18, 0x19	; 25
    622c:	3c 4f       	sbci	r19, 0xFC	; 252
    622e:	4f 4f       	sbci	r20, 0xFF	; 255
    6230:	5f 4f       	sbci	r21, 0xFF	; 255
    6232:	6f 4f       	sbci	r22, 0xFF	; 255
    6234:	7f 4f       	sbci	r23, 0xFF	; 255
    6236:	8f 4f       	sbci	r24, 0xFF	; 255
    6238:	9f 4f       	sbci	r25, 0xFF	; 255
    623a:	a2 2e       	mov	r10, r18
    623c:	b3 2e       	mov	r11, r19
    623e:	c4 2e       	mov	r12, r20
    6240:	d5 2e       	mov	r13, r21
    6242:	e6 2e       	mov	r14, r22
    6244:	f7 2e       	mov	r15, r23
    6246:	08 2f       	mov	r16, r24
    6248:	19 2f       	mov	r17, r25
    624a:	2a 2d       	mov	r18, r10
    624c:	3b 2d       	mov	r19, r11
    624e:	4c 2d       	mov	r20, r12
    6250:	5d 2d       	mov	r21, r13
    6252:	6e 2d       	mov	r22, r14
    6254:	7f 2d       	mov	r23, r15
    6256:	80 2f       	mov	r24, r16
    6258:	91 2f       	mov	r25, r17
    625a:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
    625e:	dc 01       	movw	r26, r24
    6260:	cb 01       	movw	r24, r22
    6262:	20 e0       	ldi	r18, 0x00	; 0
    6264:	30 e0       	ldi	r19, 0x00	; 0
    6266:	4a e7       	ldi	r20, 0x7A	; 122
    6268:	54 e4       	ldi	r21, 0x44	; 68
    626a:	bc 01       	movw	r22, r24
    626c:	cd 01       	movw	r24, r26
    626e:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    6272:	dc 01       	movw	r26, r24
    6274:	cb 01       	movw	r24, r22
    6276:	bc 01       	movw	r22, r24
    6278:	cd 01       	movw	r24, r26
    627a:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
    627e:	a2 2e       	mov	r10, r18
    6280:	b3 2e       	mov	r11, r19
    6282:	c4 2e       	mov	r12, r20
    6284:	d5 2e       	mov	r13, r21
    6286:	e6 2e       	mov	r14, r22
    6288:	f7 2e       	mov	r15, r23
    628a:	08 2f       	mov	r16, r24
    628c:	19 2f       	mov	r17, r25
    628e:	d6 01       	movw	r26, r12
    6290:	c5 01       	movw	r24, r10
    6292:	bc 01       	movw	r22, r24
    6294:	cd 01       	movw	r24, r26
    6296:	0e 94 76 20 	call	0x40ec	; 0x40ec <__portable_avr_delay_cycles>
				ioport_set_pin_level(GSM_DTR1_DRV,			LOW);	// DTR active
    629a:	60 e0       	ldi	r22, 0x00	; 0
    629c:	89 e2       	ldi	r24, 0x29	; 41
    629e:	0e 94 2e 21 	call	0x425c	; 0x425c <ioport_set_pin_level>
				delay_ms(100);
    62a2:	0e 94 6a 20 	call	0x40d4	; 0x40d4 <sysclk_get_cpu_hz>
    62a6:	dc 01       	movw	r26, r24
    62a8:	cb 01       	movw	r24, r22
    62aa:	9c 01       	movw	r18, r24
    62ac:	ad 01       	movw	r20, r26
    62ae:	60 e0       	ldi	r22, 0x00	; 0
    62b0:	70 e0       	ldi	r23, 0x00	; 0
    62b2:	cb 01       	movw	r24, r22
    62b4:	82 2e       	mov	r8, r18
    62b6:	93 2e       	mov	r9, r19
    62b8:	a4 2e       	mov	r10, r20
    62ba:	b5 2e       	mov	r11, r21
    62bc:	c6 2e       	mov	r12, r22
    62be:	d7 2e       	mov	r13, r23
    62c0:	e8 2e       	mov	r14, r24
    62c2:	f9 2e       	mov	r15, r25
    62c4:	28 2d       	mov	r18, r8
    62c6:	39 2d       	mov	r19, r9
    62c8:	4a 2d       	mov	r20, r10
    62ca:	5b 2d       	mov	r21, r11
    62cc:	6c 2d       	mov	r22, r12
    62ce:	7d 2d       	mov	r23, r13
    62d0:	8e 2d       	mov	r24, r14
    62d2:	9f 2d       	mov	r25, r15
    62d4:	02 e0       	ldi	r16, 0x02	; 2
    62d6:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    62da:	ea 96       	adiw	r28, 0x3a	; 58
    62dc:	2f af       	std	Y+63, r18	; 0x3f
    62de:	ea 97       	sbiw	r28, 0x3a	; 58
    62e0:	eb 96       	adiw	r28, 0x3b	; 59
    62e2:	3f af       	std	Y+63, r19	; 0x3f
    62e4:	eb 97       	sbiw	r28, 0x3b	; 59
    62e6:	ec 96       	adiw	r28, 0x3c	; 60
    62e8:	4f af       	std	Y+63, r20	; 0x3f
    62ea:	ec 97       	sbiw	r28, 0x3c	; 60
    62ec:	ed 96       	adiw	r28, 0x3d	; 61
    62ee:	5f af       	std	Y+63, r21	; 0x3f
    62f0:	ed 97       	sbiw	r28, 0x3d	; 61
    62f2:	ee 96       	adiw	r28, 0x3e	; 62
    62f4:	6f af       	std	Y+63, r22	; 0x3f
    62f6:	ee 97       	sbiw	r28, 0x3e	; 62
    62f8:	ef 96       	adiw	r28, 0x3f	; 63
    62fa:	7f af       	std	Y+63, r23	; 0x3f
    62fc:	ef 97       	sbiw	r28, 0x3f	; 63
    62fe:	c1 58       	subi	r28, 0x81	; 129
    6300:	df 4f       	sbci	r29, 0xFF	; 255
    6302:	88 83       	st	Y, r24
    6304:	cf 57       	subi	r28, 0x7F	; 127
    6306:	d0 40       	sbci	r29, 0x00	; 0
    6308:	c0 58       	subi	r28, 0x80	; 128
    630a:	df 4f       	sbci	r29, 0xFF	; 255
    630c:	98 83       	st	Y, r25
    630e:	c0 58       	subi	r28, 0x80	; 128
    6310:	d0 40       	sbci	r29, 0x00	; 0
    6312:	ea 96       	adiw	r28, 0x3a	; 58
    6314:	8f ac       	ldd	r8, Y+63	; 0x3f
    6316:	ea 97       	sbiw	r28, 0x3a	; 58
    6318:	eb 96       	adiw	r28, 0x3b	; 59
    631a:	9f ac       	ldd	r9, Y+63	; 0x3f
    631c:	eb 97       	sbiw	r28, 0x3b	; 59
    631e:	ec 96       	adiw	r28, 0x3c	; 60
    6320:	af ac       	ldd	r10, Y+63	; 0x3f
    6322:	ec 97       	sbiw	r28, 0x3c	; 60
    6324:	ed 96       	adiw	r28, 0x3d	; 61
    6326:	bf ac       	ldd	r11, Y+63	; 0x3f
    6328:	ed 97       	sbiw	r28, 0x3d	; 61
    632a:	ee 96       	adiw	r28, 0x3e	; 62
    632c:	cf ac       	ldd	r12, Y+63	; 0x3f
    632e:	ee 97       	sbiw	r28, 0x3e	; 62
    6330:	ef 96       	adiw	r28, 0x3f	; 63
    6332:	df ac       	ldd	r13, Y+63	; 0x3f
    6334:	ef 97       	sbiw	r28, 0x3f	; 63
    6336:	c1 58       	subi	r28, 0x81	; 129
    6338:	df 4f       	sbci	r29, 0xFF	; 255
    633a:	e8 80       	ld	r14, Y
    633c:	cf 57       	subi	r28, 0x7F	; 127
    633e:	d0 40       	sbci	r29, 0x00	; 0
    6340:	c0 58       	subi	r28, 0x80	; 128
    6342:	df 4f       	sbci	r29, 0xFF	; 255
    6344:	f8 80       	ld	r15, Y
    6346:	c0 58       	subi	r28, 0x80	; 128
    6348:	d0 40       	sbci	r29, 0x00	; 0
    634a:	28 2d       	mov	r18, r8
    634c:	39 2d       	mov	r19, r9
    634e:	4a 2d       	mov	r20, r10
    6350:	5b 2d       	mov	r21, r11
    6352:	6c 2d       	mov	r22, r12
    6354:	7d 2d       	mov	r23, r13
    6356:	8e 2d       	mov	r24, r14
    6358:	9f 2d       	mov	r25, r15
    635a:	02 e0       	ldi	r16, 0x02	; 2
    635c:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    6360:	cf 57       	subi	r28, 0x7F	; 127
    6362:	df 4f       	sbci	r29, 0xFF	; 255
    6364:	28 83       	st	Y, r18
    6366:	c1 58       	subi	r28, 0x81	; 129
    6368:	d0 40       	sbci	r29, 0x00	; 0
    636a:	ce 57       	subi	r28, 0x7E	; 126
    636c:	df 4f       	sbci	r29, 0xFF	; 255
    636e:	38 83       	st	Y, r19
    6370:	c2 58       	subi	r28, 0x82	; 130
    6372:	d0 40       	sbci	r29, 0x00	; 0
    6374:	cd 57       	subi	r28, 0x7D	; 125
    6376:	df 4f       	sbci	r29, 0xFF	; 255
    6378:	48 83       	st	Y, r20
    637a:	c3 58       	subi	r28, 0x83	; 131
    637c:	d0 40       	sbci	r29, 0x00	; 0
    637e:	cc 57       	subi	r28, 0x7C	; 124
    6380:	df 4f       	sbci	r29, 0xFF	; 255
    6382:	58 83       	st	Y, r21
    6384:	c4 58       	subi	r28, 0x84	; 132
    6386:	d0 40       	sbci	r29, 0x00	; 0
    6388:	cb 57       	subi	r28, 0x7B	; 123
    638a:	df 4f       	sbci	r29, 0xFF	; 255
    638c:	68 83       	st	Y, r22
    638e:	c5 58       	subi	r28, 0x85	; 133
    6390:	d0 40       	sbci	r29, 0x00	; 0
    6392:	ca 57       	subi	r28, 0x7A	; 122
    6394:	df 4f       	sbci	r29, 0xFF	; 255
    6396:	78 83       	st	Y, r23
    6398:	c6 58       	subi	r28, 0x86	; 134
    639a:	d0 40       	sbci	r29, 0x00	; 0
    639c:	c9 57       	subi	r28, 0x79	; 121
    639e:	df 4f       	sbci	r29, 0xFF	; 255
    63a0:	88 83       	st	Y, r24
    63a2:	c7 58       	subi	r28, 0x87	; 135
    63a4:	d0 40       	sbci	r29, 0x00	; 0
    63a6:	c8 57       	subi	r28, 0x78	; 120
    63a8:	df 4f       	sbci	r29, 0xFF	; 255
    63aa:	98 83       	st	Y, r25
    63ac:	c8 58       	subi	r28, 0x88	; 136
    63ae:	d0 40       	sbci	r29, 0x00	; 0
    63b0:	28 2d       	mov	r18, r8
    63b2:	39 2d       	mov	r19, r9
    63b4:	4a 2d       	mov	r20, r10
    63b6:	5b 2d       	mov	r21, r11
    63b8:	6c 2d       	mov	r22, r12
    63ba:	7d 2d       	mov	r23, r13
    63bc:	8e 2d       	mov	r24, r14
    63be:	9f 2d       	mov	r25, r15
    63c0:	cf 57       	subi	r28, 0x7F	; 127
    63c2:	df 4f       	sbci	r29, 0xFF	; 255
    63c4:	a8 80       	ld	r10, Y
    63c6:	c1 58       	subi	r28, 0x81	; 129
    63c8:	d0 40       	sbci	r29, 0x00	; 0
    63ca:	ce 57       	subi	r28, 0x7E	; 126
    63cc:	df 4f       	sbci	r29, 0xFF	; 255
    63ce:	b8 80       	ld	r11, Y
    63d0:	c2 58       	subi	r28, 0x82	; 130
    63d2:	d0 40       	sbci	r29, 0x00	; 0
    63d4:	cd 57       	subi	r28, 0x7D	; 125
    63d6:	df 4f       	sbci	r29, 0xFF	; 255
    63d8:	c8 80       	ld	r12, Y
    63da:	c3 58       	subi	r28, 0x83	; 131
    63dc:	d0 40       	sbci	r29, 0x00	; 0
    63de:	cc 57       	subi	r28, 0x7C	; 124
    63e0:	df 4f       	sbci	r29, 0xFF	; 255
    63e2:	d8 80       	ld	r13, Y
    63e4:	c4 58       	subi	r28, 0x84	; 132
    63e6:	d0 40       	sbci	r29, 0x00	; 0
    63e8:	cb 57       	subi	r28, 0x7B	; 123
    63ea:	df 4f       	sbci	r29, 0xFF	; 255
    63ec:	e8 80       	ld	r14, Y
    63ee:	c5 58       	subi	r28, 0x85	; 133
    63f0:	d0 40       	sbci	r29, 0x00	; 0
    63f2:	ca 57       	subi	r28, 0x7A	; 122
    63f4:	df 4f       	sbci	r29, 0xFF	; 255
    63f6:	f8 80       	ld	r15, Y
    63f8:	c6 58       	subi	r28, 0x86	; 134
    63fa:	d0 40       	sbci	r29, 0x00	; 0
    63fc:	c9 57       	subi	r28, 0x79	; 121
    63fe:	df 4f       	sbci	r29, 0xFF	; 255
    6400:	08 81       	ld	r16, Y
    6402:	c7 58       	subi	r28, 0x87	; 135
    6404:	d0 40       	sbci	r29, 0x00	; 0
    6406:	c8 57       	subi	r28, 0x78	; 120
    6408:	df 4f       	sbci	r29, 0xFF	; 255
    640a:	18 81       	ld	r17, Y
    640c:	c8 58       	subi	r28, 0x88	; 136
    640e:	d0 40       	sbci	r29, 0x00	; 0
    6410:	0f 94 62 30 	call	0x260c4	; 0x260c4 <__adddi3>
    6414:	82 2e       	mov	r8, r18
    6416:	93 2e       	mov	r9, r19
    6418:	a4 2e       	mov	r10, r20
    641a:	b5 2e       	mov	r11, r21
    641c:	c6 2e       	mov	r12, r22
    641e:	d7 2e       	mov	r13, r23
    6420:	e8 2e       	mov	r14, r24
    6422:	f9 2e       	mov	r15, r25
    6424:	28 2d       	mov	r18, r8
    6426:	39 2d       	mov	r19, r9
    6428:	4a 2d       	mov	r20, r10
    642a:	5b 2d       	mov	r21, r11
    642c:	6c 2d       	mov	r22, r12
    642e:	7d 2d       	mov	r23, r13
    6430:	8e 2d       	mov	r24, r14
    6432:	9f 2d       	mov	r25, r15
    6434:	02 e0       	ldi	r16, 0x02	; 2
    6436:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    643a:	c7 57       	subi	r28, 0x77	; 119
    643c:	df 4f       	sbci	r29, 0xFF	; 255
    643e:	28 83       	st	Y, r18
    6440:	c9 58       	subi	r28, 0x89	; 137
    6442:	d0 40       	sbci	r29, 0x00	; 0
    6444:	c6 57       	subi	r28, 0x76	; 118
    6446:	df 4f       	sbci	r29, 0xFF	; 255
    6448:	38 83       	st	Y, r19
    644a:	ca 58       	subi	r28, 0x8A	; 138
    644c:	d0 40       	sbci	r29, 0x00	; 0
    644e:	c5 57       	subi	r28, 0x75	; 117
    6450:	df 4f       	sbci	r29, 0xFF	; 255
    6452:	48 83       	st	Y, r20
    6454:	cb 58       	subi	r28, 0x8B	; 139
    6456:	d0 40       	sbci	r29, 0x00	; 0
    6458:	c4 57       	subi	r28, 0x74	; 116
    645a:	df 4f       	sbci	r29, 0xFF	; 255
    645c:	58 83       	st	Y, r21
    645e:	cc 58       	subi	r28, 0x8C	; 140
    6460:	d0 40       	sbci	r29, 0x00	; 0
    6462:	c3 57       	subi	r28, 0x73	; 115
    6464:	df 4f       	sbci	r29, 0xFF	; 255
    6466:	68 83       	st	Y, r22
    6468:	cd 58       	subi	r28, 0x8D	; 141
    646a:	d0 40       	sbci	r29, 0x00	; 0
    646c:	c2 57       	subi	r28, 0x72	; 114
    646e:	df 4f       	sbci	r29, 0xFF	; 255
    6470:	78 83       	st	Y, r23
    6472:	ce 58       	subi	r28, 0x8E	; 142
    6474:	d0 40       	sbci	r29, 0x00	; 0
    6476:	c1 57       	subi	r28, 0x71	; 113
    6478:	df 4f       	sbci	r29, 0xFF	; 255
    647a:	88 83       	st	Y, r24
    647c:	cf 58       	subi	r28, 0x8F	; 143
    647e:	d0 40       	sbci	r29, 0x00	; 0
    6480:	c0 57       	subi	r28, 0x70	; 112
    6482:	df 4f       	sbci	r29, 0xFF	; 255
    6484:	98 83       	st	Y, r25
    6486:	c0 59       	subi	r28, 0x90	; 144
    6488:	d0 40       	sbci	r29, 0x00	; 0
    648a:	28 2d       	mov	r18, r8
    648c:	39 2d       	mov	r19, r9
    648e:	4a 2d       	mov	r20, r10
    6490:	5b 2d       	mov	r21, r11
    6492:	6c 2d       	mov	r22, r12
    6494:	7d 2d       	mov	r23, r13
    6496:	8e 2d       	mov	r24, r14
    6498:	9f 2d       	mov	r25, r15
    649a:	c7 57       	subi	r28, 0x77	; 119
    649c:	df 4f       	sbci	r29, 0xFF	; 255
    649e:	a8 80       	ld	r10, Y
    64a0:	c9 58       	subi	r28, 0x89	; 137
    64a2:	d0 40       	sbci	r29, 0x00	; 0
    64a4:	c6 57       	subi	r28, 0x76	; 118
    64a6:	df 4f       	sbci	r29, 0xFF	; 255
    64a8:	b8 80       	ld	r11, Y
    64aa:	ca 58       	subi	r28, 0x8A	; 138
    64ac:	d0 40       	sbci	r29, 0x00	; 0
    64ae:	c5 57       	subi	r28, 0x75	; 117
    64b0:	df 4f       	sbci	r29, 0xFF	; 255
    64b2:	c8 80       	ld	r12, Y
    64b4:	cb 58       	subi	r28, 0x8B	; 139
    64b6:	d0 40       	sbci	r29, 0x00	; 0
    64b8:	c4 57       	subi	r28, 0x74	; 116
    64ba:	df 4f       	sbci	r29, 0xFF	; 255
    64bc:	d8 80       	ld	r13, Y
    64be:	cc 58       	subi	r28, 0x8C	; 140
    64c0:	d0 40       	sbci	r29, 0x00	; 0
    64c2:	c3 57       	subi	r28, 0x73	; 115
    64c4:	df 4f       	sbci	r29, 0xFF	; 255
    64c6:	e8 80       	ld	r14, Y
    64c8:	cd 58       	subi	r28, 0x8D	; 141
    64ca:	d0 40       	sbci	r29, 0x00	; 0
    64cc:	c2 57       	subi	r28, 0x72	; 114
    64ce:	df 4f       	sbci	r29, 0xFF	; 255
    64d0:	f8 80       	ld	r15, Y
    64d2:	ce 58       	subi	r28, 0x8E	; 142
    64d4:	d0 40       	sbci	r29, 0x00	; 0
    64d6:	c1 57       	subi	r28, 0x71	; 113
    64d8:	df 4f       	sbci	r29, 0xFF	; 255
    64da:	08 81       	ld	r16, Y
    64dc:	cf 58       	subi	r28, 0x8F	; 143
    64de:	d0 40       	sbci	r29, 0x00	; 0
    64e0:	c0 57       	subi	r28, 0x70	; 112
    64e2:	df 4f       	sbci	r29, 0xFF	; 255
    64e4:	18 81       	ld	r17, Y
    64e6:	c0 59       	subi	r28, 0x90	; 144
    64e8:	d0 40       	sbci	r29, 0x00	; 0
    64ea:	0f 94 62 30 	call	0x260c4	; 0x260c4 <__adddi3>
    64ee:	22 2e       	mov	r2, r18
    64f0:	33 2e       	mov	r3, r19
    64f2:	44 2e       	mov	r4, r20
    64f4:	55 2e       	mov	r5, r21
    64f6:	66 2e       	mov	r6, r22
    64f8:	77 2e       	mov	r7, r23
    64fa:	88 2e       	mov	r8, r24
    64fc:	99 2e       	mov	r9, r25
    64fe:	0f 2e       	mov	r0, r31
    6500:	f6 e0       	ldi	r31, 0x06	; 6
    6502:	af 2e       	mov	r10, r31
    6504:	f0 2d       	mov	r31, r0
    6506:	b1 2c       	mov	r11, r1
    6508:	c1 2c       	mov	r12, r1
    650a:	d1 2c       	mov	r13, r1
    650c:	e1 2c       	mov	r14, r1
    650e:	f1 2c       	mov	r15, r1
    6510:	00 e0       	ldi	r16, 0x00	; 0
    6512:	10 e0       	ldi	r17, 0x00	; 0
    6514:	22 2d       	mov	r18, r2
    6516:	33 2d       	mov	r19, r3
    6518:	44 2d       	mov	r20, r4
    651a:	55 2d       	mov	r21, r5
    651c:	66 2d       	mov	r22, r6
    651e:	77 2d       	mov	r23, r7
    6520:	88 2d       	mov	r24, r8
    6522:	99 2d       	mov	r25, r9
    6524:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    6528:	22 2e       	mov	r2, r18
    652a:	33 2e       	mov	r3, r19
    652c:	44 2e       	mov	r4, r20
    652e:	55 2e       	mov	r5, r21
    6530:	66 2e       	mov	r6, r22
    6532:	77 2e       	mov	r7, r23
    6534:	88 2e       	mov	r8, r24
    6536:	99 2e       	mov	r9, r25
    6538:	a2 2c       	mov	r10, r2
    653a:	b3 2c       	mov	r11, r3
    653c:	c4 2c       	mov	r12, r4
    653e:	d5 2c       	mov	r13, r5
    6540:	e6 2c       	mov	r14, r6
    6542:	f7 2c       	mov	r15, r7
    6544:	08 2d       	mov	r16, r8
    6546:	19 2d       	mov	r17, r9
    6548:	2a 2d       	mov	r18, r10
    654a:	3b 2d       	mov	r19, r11
    654c:	4c 2d       	mov	r20, r12
    654e:	5d 2d       	mov	r21, r13
    6550:	6e 2d       	mov	r22, r14
    6552:	7f 2d       	mov	r23, r15
    6554:	80 2f       	mov	r24, r16
    6556:	91 2f       	mov	r25, r17
    6558:	29 51       	subi	r18, 0x19	; 25
    655a:	3c 4f       	sbci	r19, 0xFC	; 252
    655c:	4f 4f       	sbci	r20, 0xFF	; 255
    655e:	5f 4f       	sbci	r21, 0xFF	; 255
    6560:	6f 4f       	sbci	r22, 0xFF	; 255
    6562:	7f 4f       	sbci	r23, 0xFF	; 255
    6564:	8f 4f       	sbci	r24, 0xFF	; 255
    6566:	9f 4f       	sbci	r25, 0xFF	; 255
    6568:	a2 2e       	mov	r10, r18
    656a:	b3 2e       	mov	r11, r19
    656c:	c4 2e       	mov	r12, r20
    656e:	d5 2e       	mov	r13, r21
    6570:	e6 2e       	mov	r14, r22
    6572:	f7 2e       	mov	r15, r23
    6574:	08 2f       	mov	r16, r24
    6576:	19 2f       	mov	r17, r25
    6578:	2a 2d       	mov	r18, r10
    657a:	3b 2d       	mov	r19, r11
    657c:	4c 2d       	mov	r20, r12
    657e:	5d 2d       	mov	r21, r13
    6580:	6e 2d       	mov	r22, r14
    6582:	7f 2d       	mov	r23, r15
    6584:	80 2f       	mov	r24, r16
    6586:	91 2f       	mov	r25, r17
    6588:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
    658c:	dc 01       	movw	r26, r24
    658e:	cb 01       	movw	r24, r22
    6590:	20 e0       	ldi	r18, 0x00	; 0
    6592:	30 e0       	ldi	r19, 0x00	; 0
    6594:	4a e7       	ldi	r20, 0x7A	; 122
    6596:	54 e4       	ldi	r21, 0x44	; 68
    6598:	bc 01       	movw	r22, r24
    659a:	cd 01       	movw	r24, r26
    659c:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    65a0:	dc 01       	movw	r26, r24
    65a2:	cb 01       	movw	r24, r22
    65a4:	bc 01       	movw	r22, r24
    65a6:	cd 01       	movw	r24, r26
    65a8:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
    65ac:	a2 2e       	mov	r10, r18
    65ae:	b3 2e       	mov	r11, r19
    65b0:	c4 2e       	mov	r12, r20
    65b2:	d5 2e       	mov	r13, r21
    65b4:	e6 2e       	mov	r14, r22
    65b6:	f7 2e       	mov	r15, r23
    65b8:	08 2f       	mov	r16, r24
    65ba:	19 2f       	mov	r17, r25
    65bc:	d6 01       	movw	r26, r12
    65be:	c5 01       	movw	r24, r10
    65c0:	bc 01       	movw	r22, r24
    65c2:	cd 01       	movw	r24, r26
    65c4:	0e 94 76 20 	call	0x40ec	; 0x40ec <__portable_avr_delay_cycles>
				ioport_set_pin_level(GSM_RTS1_DRV,			LOW);	// Serial line ready
    65c8:	60 e0       	ldi	r22, 0x00	; 0
    65ca:	8f e2       	ldi	r24, 0x2F	; 47
    65cc:	0e 94 2e 21 	call	0x425c	; 0x425c <ioport_set_pin_level>
				delay_ms(1);
    65d0:	0e 94 6a 20 	call	0x40d4	; 0x40d4 <sysclk_get_cpu_hz>
    65d4:	dc 01       	movw	r26, r24
    65d6:	cb 01       	movw	r24, r22
    65d8:	1c 01       	movw	r2, r24
    65da:	2d 01       	movw	r4, r26
    65dc:	61 2c       	mov	r6, r1
    65de:	71 2c       	mov	r7, r1
    65e0:	43 01       	movw	r8, r6
    65e2:	0f 2e       	mov	r0, r31
    65e4:	f6 e0       	ldi	r31, 0x06	; 6
    65e6:	af 2e       	mov	r10, r31
    65e8:	f0 2d       	mov	r31, r0
    65ea:	b1 2c       	mov	r11, r1
    65ec:	c1 2c       	mov	r12, r1
    65ee:	d1 2c       	mov	r13, r1
    65f0:	e1 2c       	mov	r14, r1
    65f2:	f1 2c       	mov	r15, r1
    65f4:	00 e0       	ldi	r16, 0x00	; 0
    65f6:	10 e0       	ldi	r17, 0x00	; 0
    65f8:	22 2d       	mov	r18, r2
    65fa:	33 2d       	mov	r19, r3
    65fc:	44 2d       	mov	r20, r4
    65fe:	55 2d       	mov	r21, r5
    6600:	66 2d       	mov	r22, r6
    6602:	77 2d       	mov	r23, r7
    6604:	88 2d       	mov	r24, r8
    6606:	99 2d       	mov	r25, r9
    6608:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    660c:	22 2e       	mov	r2, r18
    660e:	33 2e       	mov	r3, r19
    6610:	44 2e       	mov	r4, r20
    6612:	55 2e       	mov	r5, r21
    6614:	66 2e       	mov	r6, r22
    6616:	77 2e       	mov	r7, r23
    6618:	88 2e       	mov	r8, r24
    661a:	99 2e       	mov	r9, r25
    661c:	a2 2c       	mov	r10, r2
    661e:	b3 2c       	mov	r11, r3
    6620:	c4 2c       	mov	r12, r4
    6622:	d5 2c       	mov	r13, r5
    6624:	e6 2c       	mov	r14, r6
    6626:	f7 2c       	mov	r15, r7
    6628:	08 2d       	mov	r16, r8
    662a:	19 2d       	mov	r17, r9
    662c:	2a 2d       	mov	r18, r10
    662e:	3b 2d       	mov	r19, r11
    6630:	4c 2d       	mov	r20, r12
    6632:	5d 2d       	mov	r21, r13
    6634:	6e 2d       	mov	r22, r14
    6636:	7f 2d       	mov	r23, r15
    6638:	80 2f       	mov	r24, r16
    663a:	91 2f       	mov	r25, r17
    663c:	29 51       	subi	r18, 0x19	; 25
    663e:	3c 4f       	sbci	r19, 0xFC	; 252
    6640:	4f 4f       	sbci	r20, 0xFF	; 255
    6642:	5f 4f       	sbci	r21, 0xFF	; 255
    6644:	6f 4f       	sbci	r22, 0xFF	; 255
    6646:	7f 4f       	sbci	r23, 0xFF	; 255
    6648:	8f 4f       	sbci	r24, 0xFF	; 255
    664a:	9f 4f       	sbci	r25, 0xFF	; 255
    664c:	a2 2e       	mov	r10, r18
    664e:	b3 2e       	mov	r11, r19
    6650:	c4 2e       	mov	r12, r20
    6652:	d5 2e       	mov	r13, r21
    6654:	e6 2e       	mov	r14, r22
    6656:	f7 2e       	mov	r15, r23
    6658:	08 2f       	mov	r16, r24
    665a:	19 2f       	mov	r17, r25
    665c:	2a 2d       	mov	r18, r10
    665e:	3b 2d       	mov	r19, r11
    6660:	4c 2d       	mov	r20, r12
    6662:	5d 2d       	mov	r21, r13
    6664:	6e 2d       	mov	r22, r14
    6666:	7f 2d       	mov	r23, r15
    6668:	80 2f       	mov	r24, r16
    666a:	91 2f       	mov	r25, r17
    666c:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
    6670:	dc 01       	movw	r26, r24
    6672:	cb 01       	movw	r24, r22
    6674:	20 e0       	ldi	r18, 0x00	; 0
    6676:	30 e0       	ldi	r19, 0x00	; 0
    6678:	4a e7       	ldi	r20, 0x7A	; 122
    667a:	54 e4       	ldi	r21, 0x44	; 68
    667c:	bc 01       	movw	r22, r24
    667e:	cd 01       	movw	r24, r26
    6680:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    6684:	dc 01       	movw	r26, r24
    6686:	cb 01       	movw	r24, r22
    6688:	bc 01       	movw	r22, r24
    668a:	cd 01       	movw	r24, r26
    668c:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
    6690:	a2 2e       	mov	r10, r18
    6692:	b3 2e       	mov	r11, r19
    6694:	c4 2e       	mov	r12, r20
    6696:	d5 2e       	mov	r13, r21
    6698:	e6 2e       	mov	r14, r22
    669a:	f7 2e       	mov	r15, r23
    669c:	08 2f       	mov	r16, r24
    669e:	19 2f       	mov	r17, r25
    66a0:	d6 01       	movw	r26, r12
    66a2:	c5 01       	movw	r24, r10
    66a4:	bc 01       	movw	r22, r24
    66a6:	cd 01       	movw	r24, r26
    66a8:	0e 94 76 20 	call	0x40ec	; 0x40ec <__portable_avr_delay_cycles>
			}
		}
	}
    66ac:	d6 c9       	rjmp	.-3156   	; 0x5a5a <serial_start+0x882>
				cpu_irq_restore(flags);
			}

			/* Leave loop when SIM808 responds */
			if (g_prepare_buf[0] && strstr_P(g_prepare_buf, PM_TWI1_UTIL_ONBOARD_SIM808_OK_R)) {
				break;
    66ae:	00 00       	nop
			}
		}
	}

	/* Set the baud rate to AUTO or fixed rate */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_IPR_X, (long) C_USART_SERIAL1_BAUDRATE);
    66b0:	1f 92       	push	r1
    66b2:	1f 92       	push	r1
    66b4:	85 e2       	ldi	r24, 0x25	; 37
    66b6:	8f 93       	push	r24
    66b8:	80 e8       	ldi	r24, 0x80	; 128
    66ba:	8f 93       	push	r24
    66bc:	85 ef       	ldi	r24, 0xF5	; 245
    66be:	95 e0       	ldi	r25, 0x05	; 5
    66c0:	89 2f       	mov	r24, r25
    66c2:	8f 93       	push	r24
    66c4:	85 ef       	ldi	r24, 0xF5	; 245
    66c6:	95 e0       	ldi	r25, 0x05	; 5
    66c8:	8f 93       	push	r24
    66ca:	1f 92       	push	r1
    66cc:	80 e8       	ldi	r24, 0x80	; 128
    66ce:	8f 93       	push	r24
    66d0:	83 e7       	ldi	r24, 0x73	; 115
    66d2:	9c e2       	ldi	r25, 0x2C	; 44
    66d4:	89 2f       	mov	r24, r25
    66d6:	8f 93       	push	r24
    66d8:	83 e7       	ldi	r24, 0x73	; 115
    66da:	9c e2       	ldi	r25, 0x2C	; 44
    66dc:	8f 93       	push	r24
    66de:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    66e2:	2d b7       	in	r18, 0x3d	; 61
    66e4:	3e b7       	in	r19, 0x3e	; 62
    66e6:	26 5f       	subi	r18, 0xF6	; 246
    66e8:	3f 4f       	sbci	r19, 0xFF	; 255
    66ea:	cd bf       	out	0x3d, r28	; 61
    66ec:	de bf       	out	0x3e, r29	; 62
    66ee:	8e 8b       	std	Y+22, r24	; 0x16
    66f0:	9f 8b       	std	Y+23, r25	; 0x17
	serial_sim808_sendAndResponse(g_prepare_buf, len);
    66f2:	8e 89       	ldd	r24, Y+22	; 0x16
    66f4:	68 2f       	mov	r22, r24
    66f6:	83 e7       	ldi	r24, 0x73	; 115
    66f8:	9c e2       	ldi	r25, 0x2C	; 44
    66fa:	0e 94 5e 23 	call	0x46bc	; 0x46bc <serial_sim808_sendAndResponse>

	/* Set handshaking of both directions to hardware CTS/RTS */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_IFC_XX, 2, 2);
    66fe:	1f 92       	push	r1
    6700:	82 e0       	ldi	r24, 0x02	; 2
    6702:	8f 93       	push	r24
    6704:	1f 92       	push	r1
    6706:	82 e0       	ldi	r24, 0x02	; 2
    6708:	8f 93       	push	r24
    670a:	82 e0       	ldi	r24, 0x02	; 2
    670c:	96 e0       	ldi	r25, 0x06	; 6
    670e:	89 2f       	mov	r24, r25
    6710:	8f 93       	push	r24
    6712:	82 e0       	ldi	r24, 0x02	; 2
    6714:	96 e0       	ldi	r25, 0x06	; 6
    6716:	8f 93       	push	r24
    6718:	1f 92       	push	r1
    671a:	80 e8       	ldi	r24, 0x80	; 128
    671c:	8f 93       	push	r24
    671e:	83 e7       	ldi	r24, 0x73	; 115
    6720:	9c e2       	ldi	r25, 0x2C	; 44
    6722:	89 2f       	mov	r24, r25
    6724:	8f 93       	push	r24
    6726:	83 e7       	ldi	r24, 0x73	; 115
    6728:	9c e2       	ldi	r25, 0x2C	; 44
    672a:	8f 93       	push	r24
    672c:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    6730:	4d b7       	in	r20, 0x3d	; 61
    6732:	5e b7       	in	r21, 0x3e	; 62
    6734:	46 5f       	subi	r20, 0xF6	; 246
    6736:	5f 4f       	sbci	r21, 0xFF	; 255
    6738:	cd bf       	out	0x3d, r28	; 61
    673a:	de bf       	out	0x3e, r29	; 62
    673c:	8e 8b       	std	Y+22, r24	; 0x16
    673e:	9f 8b       	std	Y+23, r25	; 0x17
	serial_sim808_sendAndResponse(g_prepare_buf, len);
    6740:	8e 89       	ldd	r24, Y+22	; 0x16
    6742:	68 2f       	mov	r22, r24
    6744:	83 e7       	ldi	r24, 0x73	; 115
    6746:	9c e2       	ldi	r25, 0x2C	; 44
    6748:	0e 94 5e 23 	call	0x46bc	; 0x46bc <serial_sim808_sendAndResponse>

	/* Turn off echoing */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_ATE_X, 0);
    674c:	1f 92       	push	r1
    674e:	1f 92       	push	r1
    6750:	81 e1       	ldi	r24, 0x11	; 17
    6752:	96 e0       	ldi	r25, 0x06	; 6
    6754:	89 2f       	mov	r24, r25
    6756:	8f 93       	push	r24
    6758:	81 e1       	ldi	r24, 0x11	; 17
    675a:	96 e0       	ldi	r25, 0x06	; 6
    675c:	8f 93       	push	r24
    675e:	1f 92       	push	r1
    6760:	80 e8       	ldi	r24, 0x80	; 128
    6762:	8f 93       	push	r24
    6764:	83 e7       	ldi	r24, 0x73	; 115
    6766:	9c e2       	ldi	r25, 0x2C	; 44
    6768:	89 2f       	mov	r24, r25
    676a:	8f 93       	push	r24
    676c:	83 e7       	ldi	r24, 0x73	; 115
    676e:	9c e2       	ldi	r25, 0x2C	; 44
    6770:	8f 93       	push	r24
    6772:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    6776:	6d b7       	in	r22, 0x3d	; 61
    6778:	7e b7       	in	r23, 0x3e	; 62
    677a:	68 5f       	subi	r22, 0xF8	; 248
    677c:	7f 4f       	sbci	r23, 0xFF	; 255
    677e:	cd bf       	out	0x3d, r28	; 61
    6780:	de bf       	out	0x3e, r29	; 62
    6782:	8e 8b       	std	Y+22, r24	; 0x16
    6784:	9f 8b       	std	Y+23, r25	; 0x17
	serial_sim808_sendAndResponse(g_prepare_buf, len);
    6786:	8e 89       	ldd	r24, Y+22	; 0x16
    6788:	68 2f       	mov	r22, r24
    678a:	83 e7       	ldi	r24, 0x73	; 115
    678c:	9c e2       	ldi	r25, 0x2C	; 44
    678e:	0e 94 5e 23 	call	0x46bc	; 0x46bc <serial_sim808_sendAndResponse>

	/* Turn on error descriptions */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_CMEE_X, 2);
    6792:	1f 92       	push	r1
    6794:	82 e0       	ldi	r24, 0x02	; 2
    6796:	8f 93       	push	r24
    6798:	89 e1       	ldi	r24, 0x19	; 25
    679a:	96 e0       	ldi	r25, 0x06	; 6
    679c:	89 2f       	mov	r24, r25
    679e:	8f 93       	push	r24
    67a0:	89 e1       	ldi	r24, 0x19	; 25
    67a2:	96 e0       	ldi	r25, 0x06	; 6
    67a4:	8f 93       	push	r24
    67a6:	1f 92       	push	r1
    67a8:	80 e8       	ldi	r24, 0x80	; 128
    67aa:	8f 93       	push	r24
    67ac:	83 e7       	ldi	r24, 0x73	; 115
    67ae:	9c e2       	ldi	r25, 0x2C	; 44
    67b0:	89 2f       	mov	r24, r25
    67b2:	8f 93       	push	r24
    67b4:	83 e7       	ldi	r24, 0x73	; 115
    67b6:	9c e2       	ldi	r25, 0x2C	; 44
    67b8:	8f 93       	push	r24
    67ba:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    67be:	ed b7       	in	r30, 0x3d	; 61
    67c0:	fe b7       	in	r31, 0x3e	; 62
    67c2:	38 96       	adiw	r30, 0x08	; 8
    67c4:	cd bf       	out	0x3d, r28	; 61
    67c6:	de bf       	out	0x3e, r29	; 62
    67c8:	8e 8b       	std	Y+22, r24	; 0x16
    67ca:	9f 8b       	std	Y+23, r25	; 0x17
	serial_sim808_sendAndResponse(g_prepare_buf, len);
    67cc:	8e 89       	ldd	r24, Y+22	; 0x16
    67ce:	68 2f       	mov	r22, r24
    67d0:	83 e7       	ldi	r24, 0x73	; 115
    67d2:	9c e2       	ldi	r25, 0x2C	; 44
    67d4:	0e 94 5e 23 	call	0x46bc	; 0x46bc <serial_sim808_sendAndResponse>

	/* Turn on registering information */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_CREG_X, 2);
    67d8:	1f 92       	push	r1
    67da:	82 e0       	ldi	r24, 0x02	; 2
    67dc:	8f 93       	push	r24
    67de:	86 e2       	ldi	r24, 0x26	; 38
    67e0:	96 e0       	ldi	r25, 0x06	; 6
    67e2:	89 2f       	mov	r24, r25
    67e4:	8f 93       	push	r24
    67e6:	86 e2       	ldi	r24, 0x26	; 38
    67e8:	96 e0       	ldi	r25, 0x06	; 6
    67ea:	8f 93       	push	r24
    67ec:	1f 92       	push	r1
    67ee:	80 e8       	ldi	r24, 0x80	; 128
    67f0:	8f 93       	push	r24
    67f2:	83 e7       	ldi	r24, 0x73	; 115
    67f4:	9c e2       	ldi	r25, 0x2C	; 44
    67f6:	89 2f       	mov	r24, r25
    67f8:	8f 93       	push	r24
    67fa:	83 e7       	ldi	r24, 0x73	; 115
    67fc:	9c e2       	ldi	r25, 0x2C	; 44
    67fe:	8f 93       	push	r24
    6800:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    6804:	0d b7       	in	r16, 0x3d	; 61
    6806:	1e b7       	in	r17, 0x3e	; 62
    6808:	08 5f       	subi	r16, 0xF8	; 248
    680a:	1f 4f       	sbci	r17, 0xFF	; 255
    680c:	cd bf       	out	0x3d, r28	; 61
    680e:	de bf       	out	0x3e, r29	; 62
    6810:	8e 8b       	std	Y+22, r24	; 0x16
    6812:	9f 8b       	std	Y+23, r25	; 0x17
	serial_sim808_sendAndResponse(g_prepare_buf, len);
    6814:	8e 89       	ldd	r24, Y+22	; 0x16
    6816:	68 2f       	mov	r22, r24
    6818:	83 e7       	ldi	r24, 0x73	; 115
    681a:	9c e2       	ldi	r25, 0x2C	; 44
    681c:	0e 94 5e 23 	call	0x46bc	; 0x46bc <serial_sim808_sendAndResponse>

	/* Activation of all functionalities */
	serial_gsm_activation(g_gsm_enable);
    6820:	80 91 b0 29 	lds	r24, 0x29B0	; 0x8029b0 <g_gsm_enable>
    6824:	0e 94 f8 23 	call	0x47f0	; 0x47f0 <serial_gsm_activation>
		serial_sim808_sendAndResponse(g_prepare_buf, len);
	}
	#endif

	/* Enable GNSS (GPS, Glonass, ...) and send a position fix request */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GPS_01, 1);
    6828:	1f 92       	push	r1
    682a:	81 e0       	ldi	r24, 0x01	; 1
    682c:	8f 93       	push	r24
    682e:	83 e3       	ldi	r24, 0x33	; 51
    6830:	96 e0       	ldi	r25, 0x06	; 6
    6832:	89 2f       	mov	r24, r25
    6834:	8f 93       	push	r24
    6836:	83 e3       	ldi	r24, 0x33	; 51
    6838:	96 e0       	ldi	r25, 0x06	; 6
    683a:	8f 93       	push	r24
    683c:	1f 92       	push	r1
    683e:	80 e8       	ldi	r24, 0x80	; 128
    6840:	8f 93       	push	r24
    6842:	83 e7       	ldi	r24, 0x73	; 115
    6844:	9c e2       	ldi	r25, 0x2C	; 44
    6846:	89 2f       	mov	r24, r25
    6848:	8f 93       	push	r24
    684a:	83 e7       	ldi	r24, 0x73	; 115
    684c:	9c e2       	ldi	r25, 0x2C	; 44
    684e:	8f 93       	push	r24
    6850:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    6854:	2d b7       	in	r18, 0x3d	; 61
    6856:	3e b7       	in	r19, 0x3e	; 62
    6858:	28 5f       	subi	r18, 0xF8	; 248
    685a:	3f 4f       	sbci	r19, 0xFF	; 255
    685c:	cd bf       	out	0x3d, r28	; 61
    685e:	de bf       	out	0x3e, r29	; 62
    6860:	8e 8b       	std	Y+22, r24	; 0x16
    6862:	9f 8b       	std	Y+23, r25	; 0x17
	serial_sim808_sendAndResponse(g_prepare_buf, len);
    6864:	8e 89       	ldd	r24, Y+22	; 0x16
    6866:	68 2f       	mov	r22, r24
    6868:	83 e7       	ldi	r24, 0x73	; 115
    686a:	9c e2       	ldi	r25, 0x2C	; 44
    686c:	0e 94 5e 23 	call	0x46bc	; 0x46bc <serial_sim808_sendAndResponse>
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GPS_02);
    6870:	83 e4       	ldi	r24, 0x43	; 67
    6872:	96 e0       	ldi	r25, 0x06	; 6
    6874:	89 2f       	mov	r24, r25
    6876:	8f 93       	push	r24
    6878:	83 e4       	ldi	r24, 0x43	; 67
    687a:	96 e0       	ldi	r25, 0x06	; 6
    687c:	8f 93       	push	r24
    687e:	1f 92       	push	r1
    6880:	80 e8       	ldi	r24, 0x80	; 128
    6882:	8f 93       	push	r24
    6884:	83 e7       	ldi	r24, 0x73	; 115
    6886:	9c e2       	ldi	r25, 0x2C	; 44
    6888:	89 2f       	mov	r24, r25
    688a:	8f 93       	push	r24
    688c:	83 e7       	ldi	r24, 0x73	; 115
    688e:	9c e2       	ldi	r25, 0x2C	; 44
    6890:	8f 93       	push	r24
    6892:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    6896:	0f 90       	pop	r0
    6898:	0f 90       	pop	r0
    689a:	0f 90       	pop	r0
    689c:	0f 90       	pop	r0
    689e:	0f 90       	pop	r0
    68a0:	0f 90       	pop	r0
    68a2:	8e 8b       	std	Y+22, r24	; 0x16
    68a4:	9f 8b       	std	Y+23, r25	; 0x17
	serial_sim808_sendAndResponse(g_prepare_buf, len);
    68a6:	8e 89       	ldd	r24, Y+22	; 0x16
    68a8:	68 2f       	mov	r22, r24
    68aa:	83 e7       	ldi	r24, 0x73	; 115
    68ac:	9c e2       	ldi	r25, 0x2C	; 44
    68ae:	0e 94 5e 23 	call	0x46bc	; 0x46bc <serial_sim808_sendAndResponse>
	}
	#endif


	/* Inform about baud rate match - LCD */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_LCD_INITED);
    68b2:	81 ea       	ldi	r24, 0xA1	; 161
    68b4:	94 e0       	ldi	r25, 0x04	; 4
    68b6:	89 2f       	mov	r24, r25
    68b8:	8f 93       	push	r24
    68ba:	81 ea       	ldi	r24, 0xA1	; 161
    68bc:	94 e0       	ldi	r25, 0x04	; 4
    68be:	8f 93       	push	r24
    68c0:	1f 92       	push	r1
    68c2:	80 e8       	ldi	r24, 0x80	; 128
    68c4:	8f 93       	push	r24
    68c6:	83 e7       	ldi	r24, 0x73	; 115
    68c8:	9c e2       	ldi	r25, 0x2C	; 44
    68ca:	89 2f       	mov	r24, r25
    68cc:	8f 93       	push	r24
    68ce:	83 e7       	ldi	r24, 0x73	; 115
    68d0:	9c e2       	ldi	r25, 0x2C	; 44
    68d2:	8f 93       	push	r24
    68d4:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    68d8:	0f 90       	pop	r0
    68da:	0f 90       	pop	r0
    68dc:	0f 90       	pop	r0
    68de:	0f 90       	pop	r0
    68e0:	0f 90       	pop	r0
    68e2:	0f 90       	pop	r0
    68e4:	8e 8b       	std	Y+22, r24	; 0x16
    68e6:	9f 8b       	std	Y+23, r25	; 0x17
	task_twi2_lcd_str(8,  8 * 10, g_prepare_buf);
    68e8:	43 e7       	ldi	r20, 0x73	; 115
    68ea:	5c e2       	ldi	r21, 0x2C	; 44
    68ec:	60 e5       	ldi	r22, 0x50	; 80
    68ee:	88 e0       	ldi	r24, 0x08	; 8
    68f0:	0e 94 c9 89 	call	0x11392	; 0x11392 <task_twi2_lcd_str>

	/* Inform about baud rate match - USB */
	len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_SIM808_INFO_SYNCED);
    68f4:	8f e3       	ldi	r24, 0x3F	; 63
    68f6:	95 e0       	ldi	r25, 0x05	; 5
    68f8:	89 2f       	mov	r24, r25
    68fa:	8f 93       	push	r24
    68fc:	8f e3       	ldi	r24, 0x3F	; 63
    68fe:	95 e0       	ldi	r25, 0x05	; 5
    6900:	8f 93       	push	r24
    6902:	1f 92       	push	r1
    6904:	80 e8       	ldi	r24, 0x80	; 128
    6906:	8f 93       	push	r24
    6908:	83 e7       	ldi	r24, 0x73	; 115
    690a:	9c e2       	ldi	r25, 0x2C	; 44
    690c:	89 2f       	mov	r24, r25
    690e:	8f 93       	push	r24
    6910:	83 e7       	ldi	r24, 0x73	; 115
    6912:	9c e2       	ldi	r25, 0x2C	; 44
    6914:	8f 93       	push	r24
    6916:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    691a:	0f 90       	pop	r0
    691c:	0f 90       	pop	r0
    691e:	0f 90       	pop	r0
    6920:	0f 90       	pop	r0
    6922:	0f 90       	pop	r0
    6924:	0f 90       	pop	r0
    6926:	8e 8b       	std	Y+22, r24	; 0x16
    6928:	9f 8b       	std	Y+23, r25	; 0x17
	udi_write_tx_buf(g_prepare_buf, len, false);
    692a:	8e 89       	ldd	r24, Y+22	; 0x16
    692c:	40 e0       	ldi	r20, 0x00	; 0
    692e:	68 2f       	mov	r22, r24
    6930:	83 e7       	ldi	r24, 0x73	; 115
    6932:	9c e2       	ldi	r25, 0x2C	; 44
    6934:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>
}
    6938:	00 00       	nop
    693a:	c0 57       	subi	r28, 0x70	; 112
    693c:	df 4f       	sbci	r29, 0xFF	; 255
    693e:	cd bf       	out	0x3d, r28	; 61
    6940:	de bf       	out	0x3e, r29	; 62
    6942:	df 91       	pop	r29
    6944:	cf 91       	pop	r28
    6946:	1f 91       	pop	r17
    6948:	0f 91       	pop	r16
    694a:	ff 90       	pop	r15
    694c:	ef 90       	pop	r14
    694e:	df 90       	pop	r13
    6950:	cf 90       	pop	r12
    6952:	bf 90       	pop	r11
    6954:	af 90       	pop	r10
    6956:	9f 90       	pop	r9
    6958:	8f 90       	pop	r8
    695a:	7f 90       	pop	r7
    695c:	6f 90       	pop	r6
    695e:	5f 90       	pop	r5
    6960:	4f 90       	pop	r4
    6962:	3f 90       	pop	r3
    6964:	2f 90       	pop	r2
    6966:	08 95       	ret

00006968 <serial_send_gns_urc>:

void serial_send_gns_urc(uint8_t val)
{
    6968:	cf 93       	push	r28
    696a:	df 93       	push	r29
    696c:	00 d0       	rcall	.+0      	; 0x696e <serial_send_gns_urc+0x6>
    696e:	cd b7       	in	r28, 0x3d	; 61
    6970:	de b7       	in	r29, 0x3e	; 62
    6972:	8b 83       	std	Y+3, r24	; 0x03
	int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_TWI1_INIT_ONBOARD_SIM808_GPS_03, val);
    6974:	8b 81       	ldd	r24, Y+3	; 0x03
    6976:	88 2f       	mov	r24, r24
    6978:	90 e0       	ldi	r25, 0x00	; 0
    697a:	29 2f       	mov	r18, r25
    697c:	2f 93       	push	r18
    697e:	8f 93       	push	r24
    6980:	80 e5       	ldi	r24, 0x50	; 80
    6982:	96 e0       	ldi	r25, 0x06	; 6
    6984:	89 2f       	mov	r24, r25
    6986:	8f 93       	push	r24
    6988:	80 e5       	ldi	r24, 0x50	; 80
    698a:	96 e0       	ldi	r25, 0x06	; 6
    698c:	8f 93       	push	r24
    698e:	1f 92       	push	r1
    6990:	80 e8       	ldi	r24, 0x80	; 128
    6992:	8f 93       	push	r24
    6994:	83 e7       	ldi	r24, 0x73	; 115
    6996:	9c e2       	ldi	r25, 0x2C	; 44
    6998:	89 2f       	mov	r24, r25
    699a:	8f 93       	push	r24
    699c:	83 e7       	ldi	r24, 0x73	; 115
    699e:	9c e2       	ldi	r25, 0x2C	; 44
    69a0:	8f 93       	push	r24
    69a2:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    69a6:	2d b7       	in	r18, 0x3d	; 61
    69a8:	3e b7       	in	r19, 0x3e	; 62
    69aa:	28 5f       	subi	r18, 0xF8	; 248
    69ac:	3f 4f       	sbci	r19, 0xFF	; 255
    69ae:	cd bf       	out	0x3d, r28	; 61
    69b0:	de bf       	out	0x3e, r29	; 62
    69b2:	89 83       	std	Y+1, r24	; 0x01
    69b4:	9a 83       	std	Y+2, r25	; 0x02
	serial_sim808_sendAndResponse(g_prepare_buf, len);
    69b6:	89 81       	ldd	r24, Y+1	; 0x01
    69b8:	68 2f       	mov	r22, r24
    69ba:	83 e7       	ldi	r24, 0x73	; 115
    69bc:	9c e2       	ldi	r25, 0x2C	; 44
    69be:	0e 94 5e 23 	call	0x46bc	; 0x46bc <serial_sim808_sendAndResponse>
}
    69c2:	00 00       	nop
    69c4:	23 96       	adiw	r28, 0x03	; 3
    69c6:	cd bf       	out	0x3d, r28	; 61
    69c8:	de bf       	out	0x3e, r29	; 62
    69ca:	df 91       	pop	r29
    69cc:	cf 91       	pop	r28
    69ce:	08 95       	ret

000069d0 <serial_filter_inStream>:

/*static*/ bool serial_filter_inStream(const char* buf, uint16_t len)
{
    69d0:	2f 92       	push	r2
    69d2:	3f 92       	push	r3
    69d4:	4f 92       	push	r4
    69d6:	5f 92       	push	r5
    69d8:	6f 92       	push	r6
    69da:	7f 92       	push	r7
    69dc:	8f 92       	push	r8
    69de:	9f 92       	push	r9
    69e0:	af 92       	push	r10
    69e2:	bf 92       	push	r11
    69e4:	cf 92       	push	r12
    69e6:	df 92       	push	r13
    69e8:	ef 92       	push	r14
    69ea:	ff 92       	push	r15
    69ec:	0f 93       	push	r16
    69ee:	1f 93       	push	r17
    69f0:	cf 93       	push	r28
    69f2:	df 93       	push	r29
    69f4:	cd b7       	in	r28, 0x3d	; 61
    69f6:	de b7       	in	r29, 0x3e	; 62
    69f8:	ca 55       	subi	r28, 0x5A	; 90
    69fa:	d1 09       	sbc	r29, r1
    69fc:	cd bf       	out	0x3d, r28	; 61
    69fe:	de bf       	out	0x3e, r29	; 62
    6a00:	9e 01       	movw	r18, r28
    6a02:	29 5b       	subi	r18, 0xB9	; 185
    6a04:	3f 4f       	sbci	r19, 0xFF	; 255
    6a06:	f9 01       	movw	r30, r18
    6a08:	80 83       	st	Z, r24
    6a0a:	91 83       	std	Z+1, r25	; 0x01
    6a0c:	ce 01       	movw	r24, r28
    6a0e:	87 5b       	subi	r24, 0xB7	; 183
    6a10:	9f 4f       	sbci	r25, 0xFF	; 255
    6a12:	fc 01       	movw	r30, r24
    6a14:	60 83       	st	Z, r22
    6a16:	71 83       	std	Z+1, r23	; 0x01
	/* Sanity check for minimum length */
	if (!len) {
    6a18:	ce 01       	movw	r24, r28
    6a1a:	87 5b       	subi	r24, 0xB7	; 183
    6a1c:	9f 4f       	sbci	r25, 0xFF	; 255
    6a1e:	fc 01       	movw	r30, r24
    6a20:	80 81       	ld	r24, Z
    6a22:	91 81       	ldd	r25, Z+1	; 0x01
    6a24:	89 2b       	or	r24, r25
    6a26:	11 f4       	brne	.+4      	; 0x6a2c <serial_filter_inStream+0x5c>
		return true;
    6a28:	81 e0       	ldi	r24, 0x01	; 1
    6a2a:	49 c7       	rjmp	.+3730   	; 0x78be <serial_filter_inStream+0xeee>
    6a2c:	84 e0       	ldi	r24, 0x04	; 4
    6a2e:	97 e0       	ldi	r25, 0x07	; 7
    6a30:	89 a7       	std	Y+41, r24	; 0x29
    6a32:	9a a7       	std	Y+42, r25	; 0x2a
static inline size_t strlen_P(const char * s);
#else
extern size_t __strlen_P(const char *) __ATTR_CONST__;  /* internal helper function */
__attribute__((__always_inline__)) static __inline__ size_t strlen_P(const char * s);
static __inline__ size_t strlen_P(const char *s) {
  return __builtin_constant_p(__builtin_strlen(s))
    6a34:	89 a5       	ldd	r24, Y+41	; 0x29
    6a36:	9a a5       	ldd	r25, Y+42	; 0x2a
    6a38:	0f 94 ed 32 	call	0x265da	; 0x265da <__strlen_P>
	}

	/* Check for +UGNSINF sentence reply */
	const int gnsInf_len = strlen_P(PM_TWI1_UTIL_ONBOARD_SIM808_UGNSINF_R);
    6a3c:	8e 87       	std	Y+14, r24	; 0x0e
    6a3e:	9f 87       	std	Y+15, r25	; 0x0f

	const char* lineEnd_ptr = strchr(buf, '\n');
    6a40:	ce 01       	movw	r24, r28
    6a42:	89 5b       	subi	r24, 0xB9	; 185
    6a44:	9f 4f       	sbci	r25, 0xFF	; 255
    6a46:	fc 01       	movw	r30, r24
    6a48:	80 81       	ld	r24, Z
    6a4a:	91 81       	ldd	r25, Z+1	; 0x01
    6a4c:	6a e0       	ldi	r22, 0x0A	; 10
    6a4e:	70 e0       	ldi	r23, 0x00	; 0
    6a50:	0f 94 5e 33 	call	0x266bc	; 0x266bc <strchr>
    6a54:	88 8b       	std	Y+16, r24	; 0x10
    6a56:	99 8b       	std	Y+17, r25	; 0x11
	const int lineEnd_idx = lineEnd_ptr ?  (lineEnd_ptr - buf) : (len - 1);
    6a58:	88 89       	ldd	r24, Y+16	; 0x10
    6a5a:	99 89       	ldd	r25, Y+17	; 0x11
    6a5c:	89 2b       	or	r24, r25
    6a5e:	69 f0       	breq	.+26     	; 0x6a7a <serial_filter_inStream+0xaa>
    6a60:	28 89       	ldd	r18, Y+16	; 0x10
    6a62:	39 89       	ldd	r19, Y+17	; 0x11
    6a64:	ce 01       	movw	r24, r28
    6a66:	89 5b       	subi	r24, 0xB9	; 185
    6a68:	9f 4f       	sbci	r25, 0xFF	; 255
    6a6a:	fc 01       	movw	r30, r24
    6a6c:	80 81       	ld	r24, Z
    6a6e:	91 81       	ldd	r25, Z+1	; 0x01
    6a70:	a9 01       	movw	r20, r18
    6a72:	48 1b       	sub	r20, r24
    6a74:	59 0b       	sbc	r21, r25
    6a76:	ca 01       	movw	r24, r20
    6a78:	07 c0       	rjmp	.+14     	; 0x6a88 <serial_filter_inStream+0xb8>
    6a7a:	ce 01       	movw	r24, r28
    6a7c:	87 5b       	subi	r24, 0xB7	; 183
    6a7e:	9f 4f       	sbci	r25, 0xFF	; 255
    6a80:	fc 01       	movw	r30, r24
    6a82:	80 81       	ld	r24, Z
    6a84:	91 81       	ldd	r25, Z+1	; 0x01
    6a86:	01 97       	sbiw	r24, 0x01	; 1
    6a88:	8a 8b       	std	Y+18, r24	; 0x12
    6a8a:	9b 8b       	std	Y+19, r25	; 0x13

	const char* gnsInf_ptr = strstr_P(buf, PM_TWI1_UTIL_ONBOARD_SIM808_UGNSINF_R);
    6a8c:	ce 01       	movw	r24, r28
    6a8e:	89 5b       	subi	r24, 0xB9	; 185
    6a90:	9f 4f       	sbci	r25, 0xFF	; 255
    6a92:	fc 01       	movw	r30, r24
    6a94:	80 81       	ld	r24, Z
    6a96:	91 81       	ldd	r25, Z+1	; 0x01
    6a98:	64 e0       	ldi	r22, 0x04	; 4
    6a9a:	77 e0       	ldi	r23, 0x07	; 7
    6a9c:	0f 94 27 33 	call	0x2664e	; 0x2664e <strstr_P>
    6aa0:	8c 8b       	std	Y+20, r24	; 0x14
    6aa2:	9d 8b       	std	Y+21, r25	; 0x15
	const int gnsInf_idx = gnsInf_ptr ?  (gnsInf_ptr - buf) : (len - 1);
    6aa4:	8c 89       	ldd	r24, Y+20	; 0x14
    6aa6:	9d 89       	ldd	r25, Y+21	; 0x15
    6aa8:	89 2b       	or	r24, r25
    6aaa:	69 f0       	breq	.+26     	; 0x6ac6 <serial_filter_inStream+0xf6>
    6aac:	2c 89       	ldd	r18, Y+20	; 0x14
    6aae:	3d 89       	ldd	r19, Y+21	; 0x15
    6ab0:	ce 01       	movw	r24, r28
    6ab2:	89 5b       	subi	r24, 0xB9	; 185
    6ab4:	9f 4f       	sbci	r25, 0xFF	; 255
    6ab6:	fc 01       	movw	r30, r24
    6ab8:	80 81       	ld	r24, Z
    6aba:	91 81       	ldd	r25, Z+1	; 0x01
    6abc:	a9 01       	movw	r20, r18
    6abe:	48 1b       	sub	r20, r24
    6ac0:	59 0b       	sbc	r21, r25
    6ac2:	ca 01       	movw	r24, r20
    6ac4:	07 c0       	rjmp	.+14     	; 0x6ad4 <serial_filter_inStream+0x104>
    6ac6:	ce 01       	movw	r24, r28
    6ac8:	87 5b       	subi	r24, 0xB7	; 183
    6aca:	9f 4f       	sbci	r25, 0xFF	; 255
    6acc:	fc 01       	movw	r30, r24
    6ace:	80 81       	ld	r24, Z
    6ad0:	91 81       	ldd	r25, Z+1	; 0x01
    6ad2:	01 97       	sbiw	r24, 0x01	; 1
    6ad4:	8e 8b       	std	Y+22, r24	; 0x16
    6ad6:	9f 8b       	std	Y+23, r25	; 0x17

	const char* rxOk_ptr = strstr_P(buf, PM_TWI1_UTIL_ONBOARD_SIM808_OK_R);
    6ad8:	ce 01       	movw	r24, r28
    6ada:	89 5b       	subi	r24, 0xB9	; 185
    6adc:	9f 4f       	sbci	r25, 0xFF	; 255
    6ade:	fc 01       	movw	r30, r24
    6ae0:	80 81       	ld	r24, Z
    6ae2:	91 81       	ldd	r25, Z+1	; 0x01
    6ae4:	61 e0       	ldi	r22, 0x01	; 1
    6ae6:	77 e0       	ldi	r23, 0x07	; 7
    6ae8:	0f 94 27 33 	call	0x2664e	; 0x2664e <strstr_P>
    6aec:	88 8f       	std	Y+24, r24	; 0x18
    6aee:	99 8f       	std	Y+25, r25	; 0x19
	if (rxOk_ptr) {
    6af0:	88 8d       	ldd	r24, Y+24	; 0x18
    6af2:	99 8d       	ldd	r25, Y+25	; 0x19
    6af4:	89 2b       	or	r24, r25
    6af6:	19 f0       	breq	.+6      	; 0x6afe <serial_filter_inStream+0x12e>
		g_usart1_rx_OK = true;
    6af8:	81 e0       	ldi	r24, 0x01	; 1
    6afa:	80 93 2b 27 	sts	0x272B, r24	; 0x80272b <g_usart1_rx_OK>
	}

	/* Responders for SIM808 initiated requests/status */
	if (g_gsm_enable && g_gsm_aprs_enable) {
    6afe:	80 91 b0 29 	lds	r24, 0x29B0	; 0x8029b0 <g_gsm_enable>
    6b02:	88 23       	and	r24, r24
    6b04:	09 f4       	brne	.+2      	; 0x6b08 <serial_filter_inStream+0x138>
    6b06:	c2 c1       	rjmp	.+900    	; 0x6e8c <serial_filter_inStream+0x4bc>
    6b08:	80 91 b1 29 	lds	r24, 0x29B1	; 0x8029b1 <g_gsm_aprs_enable>
    6b0c:	88 23       	and	r24, r24
    6b0e:	09 f4       	brne	.+2      	; 0x6b12 <serial_filter_inStream+0x142>
    6b10:	bd c1       	rjmp	.+890    	; 0x6e8c <serial_filter_inStream+0x4bc>
		int val[2] = { 0 };
    6b12:	1b a6       	std	Y+43, r1	; 0x2b
    6b14:	1c a6       	std	Y+44, r1	; 0x2c
    6b16:	1d a6       	std	Y+45, r1	; 0x2d
    6b18:	1e a6       	std	Y+46, r1	; 0x2e
		char outStr[2][4] = { 0 };
    6b1a:	28 e0       	ldi	r18, 0x08	; 8
    6b1c:	ce 01       	movw	r24, r28
    6b1e:	8f 96       	adiw	r24, 0x2f	; 47
    6b20:	fc 01       	movw	r30, r24
    6b22:	32 2f       	mov	r19, r18
    6b24:	11 92       	st	Z+, r1
    6b26:	3a 95       	dec	r19
    6b28:	e9 f7       	brne	.-6      	; 0x6b24 <serial_filter_inStream+0x154>

		if (10 == sscanf_P(buf, PM_TWI1_UTIL_ONBOARD_SIM808_CREG_R_DDSS,
    6b2a:	ce 01       	movw	r24, r28
    6b2c:	8f 96       	adiw	r24, 0x2f	; 47
    6b2e:	07 96       	adiw	r24, 0x07	; 7
    6b30:	29 2f       	mov	r18, r25
    6b32:	2f 93       	push	r18
    6b34:	8f 93       	push	r24
    6b36:	ce 01       	movw	r24, r28
    6b38:	8f 96       	adiw	r24, 0x2f	; 47
    6b3a:	06 96       	adiw	r24, 0x06	; 6
    6b3c:	29 2f       	mov	r18, r25
    6b3e:	2f 93       	push	r18
    6b40:	8f 93       	push	r24
    6b42:	ce 01       	movw	r24, r28
    6b44:	8f 96       	adiw	r24, 0x2f	; 47
    6b46:	05 96       	adiw	r24, 0x05	; 5
    6b48:	29 2f       	mov	r18, r25
    6b4a:	2f 93       	push	r18
    6b4c:	8f 93       	push	r24
    6b4e:	ce 01       	movw	r24, r28
    6b50:	8f 96       	adiw	r24, 0x2f	; 47
    6b52:	04 96       	adiw	r24, 0x04	; 4
    6b54:	29 2f       	mov	r18, r25
    6b56:	2f 93       	push	r18
    6b58:	8f 93       	push	r24
    6b5a:	ce 01       	movw	r24, r28
    6b5c:	8f 96       	adiw	r24, 0x2f	; 47
    6b5e:	03 96       	adiw	r24, 0x03	; 3
    6b60:	29 2f       	mov	r18, r25
    6b62:	2f 93       	push	r18
    6b64:	8f 93       	push	r24
    6b66:	ce 01       	movw	r24, r28
    6b68:	8f 96       	adiw	r24, 0x2f	; 47
    6b6a:	02 96       	adiw	r24, 0x02	; 2
    6b6c:	29 2f       	mov	r18, r25
    6b6e:	2f 93       	push	r18
    6b70:	8f 93       	push	r24
    6b72:	ce 01       	movw	r24, r28
    6b74:	8f 96       	adiw	r24, 0x2f	; 47
    6b76:	01 96       	adiw	r24, 0x01	; 1
    6b78:	29 2f       	mov	r18, r25
    6b7a:	2f 93       	push	r18
    6b7c:	8f 93       	push	r24
    6b7e:	ce 01       	movw	r24, r28
    6b80:	8f 96       	adiw	r24, 0x2f	; 47
    6b82:	29 2f       	mov	r18, r25
    6b84:	2f 93       	push	r18
    6b86:	8f 93       	push	r24
    6b88:	ce 01       	movw	r24, r28
    6b8a:	8b 96       	adiw	r24, 0x2b	; 43
    6b8c:	02 96       	adiw	r24, 0x02	; 2
    6b8e:	29 2f       	mov	r18, r25
    6b90:	2f 93       	push	r18
    6b92:	8f 93       	push	r24
    6b94:	ce 01       	movw	r24, r28
    6b96:	8b 96       	adiw	r24, 0x2b	; 43
    6b98:	29 2f       	mov	r18, r25
    6b9a:	2f 93       	push	r18
    6b9c:	8f 93       	push	r24
    6b9e:	8b e3       	ldi	r24, 0x3B	; 59
    6ba0:	97 e0       	ldi	r25, 0x07	; 7
    6ba2:	89 2f       	mov	r24, r25
    6ba4:	8f 93       	push	r24
    6ba6:	8b e3       	ldi	r24, 0x3B	; 59
    6ba8:	97 e0       	ldi	r25, 0x07	; 7
    6baa:	8f 93       	push	r24
    6bac:	ce 01       	movw	r24, r28
    6bae:	89 5b       	subi	r24, 0xB9	; 185
    6bb0:	9f 4f       	sbci	r25, 0xFF	; 255
    6bb2:	fc 01       	movw	r30, r24
    6bb4:	21 81       	ldd	r18, Z+1	; 0x01
    6bb6:	2f 93       	push	r18
    6bb8:	fc 01       	movw	r30, r24
    6bba:	80 81       	ld	r24, Z
    6bbc:	8f 93       	push	r24
    6bbe:	0f 94 80 34 	call	0x26900	; 0x26900 <sscanf_P>
    6bc2:	2d b7       	in	r18, 0x3d	; 61
    6bc4:	3e b7       	in	r19, 0x3e	; 62
    6bc6:	28 5e       	subi	r18, 0xE8	; 232
    6bc8:	3f 4f       	sbci	r19, 0xFF	; 255
    6bca:	cd bf       	out	0x3d, r28	; 61
    6bcc:	de bf       	out	0x3e, r29	; 62
    6bce:	0a 97       	sbiw	r24, 0x0a	; 10
    6bd0:	09 f0       	breq	.+2      	; 0x6bd4 <serial_filter_inStream+0x204>
    6bd2:	42 c0       	rjmp	.+132    	; 0x6c58 <serial_filter_inStream+0x288>
			&(val[0]), &(val[1]),
			&(outStr[0][0]), &(outStr[0][1]), &(outStr[0][2]), &(outStr[0][3]), &(outStr[1][0]), &(outStr[1][1]), &(outStr[1][2]), &(outStr[1][3]))) {
			if ((val[1] != C_GSM_CREG_STAT_REGHOME) && (val[1] != C_GSM_CREG_STAT_REGROAMING)) {
    6bd4:	8d a5       	ldd	r24, Y+45	; 0x2d
    6bd6:	9e a5       	ldd	r25, Y+46	; 0x2e
    6bd8:	01 97       	sbiw	r24, 0x01	; 1
    6bda:	d9 f0       	breq	.+54     	; 0x6c12 <serial_filter_inStream+0x242>
    6bdc:	8d a5       	ldd	r24, Y+45	; 0x2d
    6bde:	9e a5       	ldd	r25, Y+46	; 0x2e
    6be0:	05 97       	sbiw	r24, 0x05	; 5
    6be2:	b9 f0       	breq	.+46     	; 0x6c12 <serial_filter_inStream+0x242>
				irqflags_t flags = cpu_irq_save();
    6be4:	0e 94 7d 1f 	call	0x3efa	; 0x3efa <cpu_irq_save>
    6be8:	8a 8f       	std	Y+26, r24	; 0x1a
				memset(g_gsm_cell_lac, 0, sizeof(g_gsm_cell_lac));
    6bea:	44 e0       	ldi	r20, 0x04	; 4
    6bec:	50 e0       	ldi	r21, 0x00	; 0
    6bee:	60 e0       	ldi	r22, 0x00	; 0
    6bf0:	70 e0       	ldi	r23, 0x00	; 0
    6bf2:	84 eb       	ldi	r24, 0xB4	; 180
    6bf4:	99 e2       	ldi	r25, 0x29	; 41
    6bf6:	0f 94 57 33 	call	0x266ae	; 0x266ae <memset>
				memset(g_gsm_cell_ci,  0, sizeof(g_gsm_cell_ci));
    6bfa:	44 e0       	ldi	r20, 0x04	; 4
    6bfc:	50 e0       	ldi	r21, 0x00	; 0
    6bfe:	60 e0       	ldi	r22, 0x00	; 0
    6c00:	70 e0       	ldi	r23, 0x00	; 0
    6c02:	88 eb       	ldi	r24, 0xB8	; 184
    6c04:	99 e2       	ldi	r25, 0x29	; 41
    6c06:	0f 94 57 33 	call	0x266ae	; 0x266ae <memset>
				cpu_irq_restore(flags);
    6c0a:	8a 8d       	ldd	r24, Y+26	; 0x1a
    6c0c:	0e 94 8d 1f 	call	0x3f1a	; 0x3f1a <cpu_irq_restore>
		char outStr[2][4] = { 0 };

		if (10 == sscanf_P(buf, PM_TWI1_UTIL_ONBOARD_SIM808_CREG_R_DDSS,
			&(val[0]), &(val[1]),
			&(outStr[0][0]), &(outStr[0][1]), &(outStr[0][2]), &(outStr[0][3]), &(outStr[1][0]), &(outStr[1][1]), &(outStr[1][2]), &(outStr[1][3]))) {
			if ((val[1] != C_GSM_CREG_STAT_REGHOME) && (val[1] != C_GSM_CREG_STAT_REGROAMING)) {
    6c10:	1e c0       	rjmp	.+60     	; 0x6c4e <serial_filter_inStream+0x27e>
				irqflags_t flags = cpu_irq_save();
				memset(g_gsm_cell_lac, 0, sizeof(g_gsm_cell_lac));
				memset(g_gsm_cell_ci,  0, sizeof(g_gsm_cell_ci));
				cpu_irq_restore(flags);
			} else {
				irqflags_t flags = cpu_irq_save();
    6c12:	0e 94 7d 1f 	call	0x3efa	; 0x3efa <cpu_irq_save>
    6c16:	8b 8f       	std	Y+27, r24	; 0x1b
				memcpy(g_gsm_cell_lac, &(outStr[0][0]), sizeof(g_gsm_cell_lac));
    6c18:	8f a5       	ldd	r24, Y+47	; 0x2f
    6c1a:	98 a9       	ldd	r25, Y+48	; 0x30
    6c1c:	a9 a9       	ldd	r26, Y+49	; 0x31
    6c1e:	ba a9       	ldd	r27, Y+50	; 0x32
    6c20:	80 93 b4 29 	sts	0x29B4, r24	; 0x8029b4 <g_gsm_cell_lac>
    6c24:	90 93 b5 29 	sts	0x29B5, r25	; 0x8029b5 <g_gsm_cell_lac+0x1>
    6c28:	a0 93 b6 29 	sts	0x29B6, r26	; 0x8029b6 <g_gsm_cell_lac+0x2>
    6c2c:	b0 93 b7 29 	sts	0x29B7, r27	; 0x8029b7 <g_gsm_cell_lac+0x3>
				memcpy(g_gsm_cell_ci,  &(outStr[1][0]), sizeof(g_gsm_cell_ci));
    6c30:	8b a9       	ldd	r24, Y+51	; 0x33
    6c32:	9c a9       	ldd	r25, Y+52	; 0x34
    6c34:	ad a9       	ldd	r26, Y+53	; 0x35
    6c36:	be a9       	ldd	r27, Y+54	; 0x36
    6c38:	80 93 b8 29 	sts	0x29B8, r24	; 0x8029b8 <g_gsm_cell_ci>
    6c3c:	90 93 b9 29 	sts	0x29B9, r25	; 0x8029b9 <g_gsm_cell_ci+0x1>
    6c40:	a0 93 ba 29 	sts	0x29BA, r26	; 0x8029ba <g_gsm_cell_ci+0x2>
    6c44:	b0 93 bb 29 	sts	0x29BB, r27	; 0x8029bb <g_gsm_cell_ci+0x3>
				cpu_irq_restore(flags);
    6c48:	8b 8d       	ldd	r24, Y+27	; 0x1b
    6c4a:	0e 94 8d 1f 	call	0x3f1a	; 0x3f1a <cpu_irq_restore>
			}
			serial_gsm_rx_creg((uint8_t)val[1]);
    6c4e:	8d a5       	ldd	r24, Y+45	; 0x2d
    6c50:	9e a5       	ldd	r25, Y+46	; 0x2e
    6c52:	0e 94 b1 25 	call	0x4b62	; 0x4b62 <serial_gsm_rx_creg>
    6c56:	1a c1       	rjmp	.+564    	; 0x6e8c <serial_filter_inStream+0x4bc>

		} else if (9 == sscanf_P(buf, PM_TWI1_UTIL_ONBOARD_SIM808_CREG_R_DSS,
    6c58:	ce 01       	movw	r24, r28
    6c5a:	8f 96       	adiw	r24, 0x2f	; 47
    6c5c:	07 96       	adiw	r24, 0x07	; 7
    6c5e:	29 2f       	mov	r18, r25
    6c60:	2f 93       	push	r18
    6c62:	8f 93       	push	r24
    6c64:	ce 01       	movw	r24, r28
    6c66:	8f 96       	adiw	r24, 0x2f	; 47
    6c68:	06 96       	adiw	r24, 0x06	; 6
    6c6a:	29 2f       	mov	r18, r25
    6c6c:	2f 93       	push	r18
    6c6e:	8f 93       	push	r24
    6c70:	ce 01       	movw	r24, r28
    6c72:	8f 96       	adiw	r24, 0x2f	; 47
    6c74:	05 96       	adiw	r24, 0x05	; 5
    6c76:	29 2f       	mov	r18, r25
    6c78:	2f 93       	push	r18
    6c7a:	8f 93       	push	r24
    6c7c:	ce 01       	movw	r24, r28
    6c7e:	8f 96       	adiw	r24, 0x2f	; 47
    6c80:	04 96       	adiw	r24, 0x04	; 4
    6c82:	29 2f       	mov	r18, r25
    6c84:	2f 93       	push	r18
    6c86:	8f 93       	push	r24
    6c88:	ce 01       	movw	r24, r28
    6c8a:	8f 96       	adiw	r24, 0x2f	; 47
    6c8c:	03 96       	adiw	r24, 0x03	; 3
    6c8e:	29 2f       	mov	r18, r25
    6c90:	2f 93       	push	r18
    6c92:	8f 93       	push	r24
    6c94:	ce 01       	movw	r24, r28
    6c96:	8f 96       	adiw	r24, 0x2f	; 47
    6c98:	02 96       	adiw	r24, 0x02	; 2
    6c9a:	29 2f       	mov	r18, r25
    6c9c:	2f 93       	push	r18
    6c9e:	8f 93       	push	r24
    6ca0:	ce 01       	movw	r24, r28
    6ca2:	8f 96       	adiw	r24, 0x2f	; 47
    6ca4:	01 96       	adiw	r24, 0x01	; 1
    6ca6:	29 2f       	mov	r18, r25
    6ca8:	2f 93       	push	r18
    6caa:	8f 93       	push	r24
    6cac:	ce 01       	movw	r24, r28
    6cae:	8f 96       	adiw	r24, 0x2f	; 47
    6cb0:	29 2f       	mov	r18, r25
    6cb2:	2f 93       	push	r18
    6cb4:	8f 93       	push	r24
    6cb6:	ce 01       	movw	r24, r28
    6cb8:	8b 96       	adiw	r24, 0x2b	; 43
    6cba:	29 2f       	mov	r18, r25
    6cbc:	2f 93       	push	r18
    6cbe:	8f 93       	push	r24
    6cc0:	8b e1       	ldi	r24, 0x1B	; 27
    6cc2:	97 e0       	ldi	r25, 0x07	; 7
    6cc4:	89 2f       	mov	r24, r25
    6cc6:	8f 93       	push	r24
    6cc8:	8b e1       	ldi	r24, 0x1B	; 27
    6cca:	97 e0       	ldi	r25, 0x07	; 7
    6ccc:	8f 93       	push	r24
    6cce:	ce 01       	movw	r24, r28
    6cd0:	89 5b       	subi	r24, 0xB9	; 185
    6cd2:	9f 4f       	sbci	r25, 0xFF	; 255
    6cd4:	fc 01       	movw	r30, r24
    6cd6:	21 81       	ldd	r18, Z+1	; 0x01
    6cd8:	2f 93       	push	r18
    6cda:	fc 01       	movw	r30, r24
    6cdc:	80 81       	ld	r24, Z
    6cde:	8f 93       	push	r24
    6ce0:	0f 94 80 34 	call	0x26900	; 0x26900 <sscanf_P>
    6ce4:	2d b7       	in	r18, 0x3d	; 61
    6ce6:	3e b7       	in	r19, 0x3e	; 62
    6ce8:	2a 5e       	subi	r18, 0xEA	; 234
    6cea:	3f 4f       	sbci	r19, 0xFF	; 255
    6cec:	cd bf       	out	0x3d, r28	; 61
    6cee:	de bf       	out	0x3e, r29	; 62
    6cf0:	09 97       	sbiw	r24, 0x09	; 9
    6cf2:	09 f0       	breq	.+2      	; 0x6cf6 <serial_filter_inStream+0x326>
    6cf4:	42 c0       	rjmp	.+132    	; 0x6d7a <serial_filter_inStream+0x3aa>
			&(val[0]),
			&(outStr[0][0]), &(outStr[0][1]), &(outStr[0][2]), &(outStr[0][3]), &(outStr[1][0]), &(outStr[1][1]), &(outStr[1][2]), &(outStr[1][3]))) {
			if ((val[0] != C_GSM_CREG_STAT_REGHOME) && (val[0] != C_GSM_CREG_STAT_REGROAMING)) {
    6cf6:	8b a5       	ldd	r24, Y+43	; 0x2b
    6cf8:	9c a5       	ldd	r25, Y+44	; 0x2c
    6cfa:	01 97       	sbiw	r24, 0x01	; 1
    6cfc:	d9 f0       	breq	.+54     	; 0x6d34 <serial_filter_inStream+0x364>
    6cfe:	8b a5       	ldd	r24, Y+43	; 0x2b
    6d00:	9c a5       	ldd	r25, Y+44	; 0x2c
    6d02:	05 97       	sbiw	r24, 0x05	; 5
    6d04:	b9 f0       	breq	.+46     	; 0x6d34 <serial_filter_inStream+0x364>
				irqflags_t flags = cpu_irq_save();
    6d06:	0e 94 7d 1f 	call	0x3efa	; 0x3efa <cpu_irq_save>
    6d0a:	8c 8f       	std	Y+28, r24	; 0x1c
				memset(g_gsm_cell_lac, 0, sizeof(g_gsm_cell_lac));
    6d0c:	44 e0       	ldi	r20, 0x04	; 4
    6d0e:	50 e0       	ldi	r21, 0x00	; 0
    6d10:	60 e0       	ldi	r22, 0x00	; 0
    6d12:	70 e0       	ldi	r23, 0x00	; 0
    6d14:	84 eb       	ldi	r24, 0xB4	; 180
    6d16:	99 e2       	ldi	r25, 0x29	; 41
    6d18:	0f 94 57 33 	call	0x266ae	; 0x266ae <memset>
				memset(g_gsm_cell_ci,  0, sizeof(g_gsm_cell_ci));
    6d1c:	44 e0       	ldi	r20, 0x04	; 4
    6d1e:	50 e0       	ldi	r21, 0x00	; 0
    6d20:	60 e0       	ldi	r22, 0x00	; 0
    6d22:	70 e0       	ldi	r23, 0x00	; 0
    6d24:	88 eb       	ldi	r24, 0xB8	; 184
    6d26:	99 e2       	ldi	r25, 0x29	; 41
    6d28:	0f 94 57 33 	call	0x266ae	; 0x266ae <memset>
				cpu_irq_restore(flags);
    6d2c:	8c 8d       	ldd	r24, Y+28	; 0x1c
    6d2e:	0e 94 8d 1f 	call	0x3f1a	; 0x3f1a <cpu_irq_restore>
			serial_gsm_rx_creg((uint8_t)val[1]);

		} else if (9 == sscanf_P(buf, PM_TWI1_UTIL_ONBOARD_SIM808_CREG_R_DSS,
			&(val[0]),
			&(outStr[0][0]), &(outStr[0][1]), &(outStr[0][2]), &(outStr[0][3]), &(outStr[1][0]), &(outStr[1][1]), &(outStr[1][2]), &(outStr[1][3]))) {
			if ((val[0] != C_GSM_CREG_STAT_REGHOME) && (val[0] != C_GSM_CREG_STAT_REGROAMING)) {
    6d32:	1e c0       	rjmp	.+60     	; 0x6d70 <serial_filter_inStream+0x3a0>
				irqflags_t flags = cpu_irq_save();
				memset(g_gsm_cell_lac, 0, sizeof(g_gsm_cell_lac));
				memset(g_gsm_cell_ci,  0, sizeof(g_gsm_cell_ci));
				cpu_irq_restore(flags);
			} else {
				irqflags_t flags = cpu_irq_save();
    6d34:	0e 94 7d 1f 	call	0x3efa	; 0x3efa <cpu_irq_save>
    6d38:	8d 8f       	std	Y+29, r24	; 0x1d
				memcpy(g_gsm_cell_lac, &(outStr[0][0]), sizeof(g_gsm_cell_lac));
    6d3a:	8f a5       	ldd	r24, Y+47	; 0x2f
    6d3c:	98 a9       	ldd	r25, Y+48	; 0x30
    6d3e:	a9 a9       	ldd	r26, Y+49	; 0x31
    6d40:	ba a9       	ldd	r27, Y+50	; 0x32
    6d42:	80 93 b4 29 	sts	0x29B4, r24	; 0x8029b4 <g_gsm_cell_lac>
    6d46:	90 93 b5 29 	sts	0x29B5, r25	; 0x8029b5 <g_gsm_cell_lac+0x1>
    6d4a:	a0 93 b6 29 	sts	0x29B6, r26	; 0x8029b6 <g_gsm_cell_lac+0x2>
    6d4e:	b0 93 b7 29 	sts	0x29B7, r27	; 0x8029b7 <g_gsm_cell_lac+0x3>
				memcpy(g_gsm_cell_ci,  &(outStr[1][0]), sizeof(g_gsm_cell_ci));
    6d52:	8b a9       	ldd	r24, Y+51	; 0x33
    6d54:	9c a9       	ldd	r25, Y+52	; 0x34
    6d56:	ad a9       	ldd	r26, Y+53	; 0x35
    6d58:	be a9       	ldd	r27, Y+54	; 0x36
    6d5a:	80 93 b8 29 	sts	0x29B8, r24	; 0x8029b8 <g_gsm_cell_ci>
    6d5e:	90 93 b9 29 	sts	0x29B9, r25	; 0x8029b9 <g_gsm_cell_ci+0x1>
    6d62:	a0 93 ba 29 	sts	0x29BA, r26	; 0x8029ba <g_gsm_cell_ci+0x2>
    6d66:	b0 93 bb 29 	sts	0x29BB, r27	; 0x8029bb <g_gsm_cell_ci+0x3>
				cpu_irq_restore(flags);
    6d6a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    6d6c:	0e 94 8d 1f 	call	0x3f1a	; 0x3f1a <cpu_irq_restore>
			}
			serial_gsm_rx_creg((uint8_t)val[0]);
    6d70:	8b a5       	ldd	r24, Y+43	; 0x2b
    6d72:	9c a5       	ldd	r25, Y+44	; 0x2c
    6d74:	0e 94 b1 25 	call	0x4b62	; 0x4b62 <serial_gsm_rx_creg>
    6d78:	89 c0       	rjmp	.+274    	; 0x6e8c <serial_filter_inStream+0x4bc>

		} else if (2 == sscanf_P(buf, PM_TWI1_UTIL_ONBOARD_SIM808_CREG_R_DD,
    6d7a:	ce 01       	movw	r24, r28
    6d7c:	8b 96       	adiw	r24, 0x2b	; 43
    6d7e:	02 96       	adiw	r24, 0x02	; 2
    6d80:	29 2f       	mov	r18, r25
    6d82:	2f 93       	push	r18
    6d84:	8f 93       	push	r24
    6d86:	ce 01       	movw	r24, r28
    6d88:	8b 96       	adiw	r24, 0x2b	; 43
    6d8a:	29 2f       	mov	r18, r25
    6d8c:	2f 93       	push	r18
    6d8e:	8f 93       	push	r24
    6d90:	8e e0       	ldi	r24, 0x0E	; 14
    6d92:	97 e0       	ldi	r25, 0x07	; 7
    6d94:	89 2f       	mov	r24, r25
    6d96:	8f 93       	push	r24
    6d98:	8e e0       	ldi	r24, 0x0E	; 14
    6d9a:	97 e0       	ldi	r25, 0x07	; 7
    6d9c:	8f 93       	push	r24
    6d9e:	ce 01       	movw	r24, r28
    6da0:	89 5b       	subi	r24, 0xB9	; 185
    6da2:	9f 4f       	sbci	r25, 0xFF	; 255
    6da4:	fc 01       	movw	r30, r24
    6da6:	21 81       	ldd	r18, Z+1	; 0x01
    6da8:	2f 93       	push	r18
    6daa:	fc 01       	movw	r30, r24
    6dac:	80 81       	ld	r24, Z
    6dae:	8f 93       	push	r24
    6db0:	0f 94 80 34 	call	0x26900	; 0x26900 <sscanf_P>
    6db4:	2d b7       	in	r18, 0x3d	; 61
    6db6:	3e b7       	in	r19, 0x3e	; 62
    6db8:	28 5f       	subi	r18, 0xF8	; 248
    6dba:	3f 4f       	sbci	r19, 0xFF	; 255
    6dbc:	cd bf       	out	0x3d, r28	; 61
    6dbe:	de bf       	out	0x3e, r29	; 62
    6dc0:	02 97       	sbiw	r24, 0x02	; 2
    6dc2:	19 f5       	brne	.+70     	; 0x6e0a <serial_filter_inStream+0x43a>
			&(val[0]), &(val[1]))) {
			if ((val[1] != C_GSM_CREG_STAT_REGHOME) && (val[1] != C_GSM_CREG_STAT_REGROAMING)) {
    6dc4:	8d a5       	ldd	r24, Y+45	; 0x2d
    6dc6:	9e a5       	ldd	r25, Y+46	; 0x2e
    6dc8:	01 97       	sbiw	r24, 0x01	; 1
    6dca:	d1 f0       	breq	.+52     	; 0x6e00 <serial_filter_inStream+0x430>
    6dcc:	8d a5       	ldd	r24, Y+45	; 0x2d
    6dce:	9e a5       	ldd	r25, Y+46	; 0x2e
    6dd0:	05 97       	sbiw	r24, 0x05	; 5
    6dd2:	b1 f0       	breq	.+44     	; 0x6e00 <serial_filter_inStream+0x430>
				irqflags_t flags = cpu_irq_save();
    6dd4:	0e 94 7d 1f 	call	0x3efa	; 0x3efa <cpu_irq_save>
    6dd8:	8e 8f       	std	Y+30, r24	; 0x1e
				memset(g_gsm_cell_lac, 0, sizeof(g_gsm_cell_lac));
    6dda:	44 e0       	ldi	r20, 0x04	; 4
    6ddc:	50 e0       	ldi	r21, 0x00	; 0
    6dde:	60 e0       	ldi	r22, 0x00	; 0
    6de0:	70 e0       	ldi	r23, 0x00	; 0
    6de2:	84 eb       	ldi	r24, 0xB4	; 180
    6de4:	99 e2       	ldi	r25, 0x29	; 41
    6de6:	0f 94 57 33 	call	0x266ae	; 0x266ae <memset>
				memset(g_gsm_cell_ci,  0, sizeof(g_gsm_cell_ci));
    6dea:	44 e0       	ldi	r20, 0x04	; 4
    6dec:	50 e0       	ldi	r21, 0x00	; 0
    6dee:	60 e0       	ldi	r22, 0x00	; 0
    6df0:	70 e0       	ldi	r23, 0x00	; 0
    6df2:	88 eb       	ldi	r24, 0xB8	; 184
    6df4:	99 e2       	ldi	r25, 0x29	; 41
    6df6:	0f 94 57 33 	call	0x266ae	; 0x266ae <memset>
				cpu_irq_restore(flags);
    6dfa:	8e 8d       	ldd	r24, Y+30	; 0x1e
    6dfc:	0e 94 8d 1f 	call	0x3f1a	; 0x3f1a <cpu_irq_restore>
			}
			serial_gsm_rx_creg((uint8_t)val[1]);
    6e00:	8d a5       	ldd	r24, Y+45	; 0x2d
    6e02:	9e a5       	ldd	r25, Y+46	; 0x2e
    6e04:	0e 94 b1 25 	call	0x4b62	; 0x4b62 <serial_gsm_rx_creg>
    6e08:	41 c0       	rjmp	.+130    	; 0x6e8c <serial_filter_inStream+0x4bc>

		} else if (!strncmp_P((char*)buf, PM_TWI1_UTIL_ONBOARD_SIM808_CGATT_R, sizeof(PM_TWI1_UTIL_ONBOARD_SIM808_CGATT_R) - 1)) {
    6e0a:	ce 01       	movw	r24, r28
    6e0c:	89 5b       	subi	r24, 0xB9	; 185
    6e0e:	9f 4f       	sbci	r25, 0xFF	; 255
    6e10:	fc 01       	movw	r30, r24
    6e12:	80 81       	ld	r24, Z
    6e14:	91 81       	ldd	r25, Z+1	; 0x01
    6e16:	48 e0       	ldi	r20, 0x08	; 8
    6e18:	50 e0       	ldi	r21, 0x00	; 0
    6e1a:	6e e5       	ldi	r22, 0x5E	; 94
    6e1c:	77 e0       	ldi	r23, 0x07	; 7
    6e1e:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
    6e22:	89 2b       	or	r24, r25
    6e24:	f1 f4       	brne	.+60     	; 0x6e62 <serial_filter_inStream+0x492>
			int val[1] = { 0 };
    6e26:	1f aa       	std	Y+55, r1	; 0x37
    6e28:	18 ae       	std	Y+56, r1	; 0x38
			if (myStringToVar((char*)buf + (sizeof(PM_TWI1_UTIL_ONBOARD_SIM808_CGATT_R) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    6e2a:	ce 01       	movw	r24, r28
    6e2c:	89 5b       	subi	r24, 0xB9	; 185
    6e2e:	9f 4f       	sbci	r25, 0xFF	; 255
    6e30:	fc 01       	movw	r30, r24
    6e32:	80 81       	ld	r24, Z
    6e34:	91 81       	ldd	r25, Z+1	; 0x01
    6e36:	08 96       	adiw	r24, 0x08	; 8
    6e38:	9e 01       	movw	r18, r28
    6e3a:	29 5c       	subi	r18, 0xC9	; 201
    6e3c:	3f 4f       	sbci	r19, 0xFF	; 255
    6e3e:	79 01       	movw	r14, r18
    6e40:	00 e0       	ldi	r16, 0x00	; 0
    6e42:	10 e0       	ldi	r17, 0x00	; 0
    6e44:	20 e0       	ldi	r18, 0x00	; 0
    6e46:	30 e0       	ldi	r19, 0x00	; 0
    6e48:	43 e0       	ldi	r20, 0x03	; 3
    6e4a:	50 e0       	ldi	r21, 0x00	; 0
    6e4c:	60 e0       	ldi	r22, 0x00	; 0
    6e4e:	70 e0       	ldi	r23, 0x00	; 0
    6e50:	0e 94 7c dc 	call	0x1b8f8	; 0x1b8f8 <myStringToVar>
    6e54:	89 2b       	or	r24, r25
    6e56:	d1 f0       	breq	.+52     	; 0x6e8c <serial_filter_inStream+0x4bc>
				serial_gsm_rx_cgatt((uint8_t)val[0]);
    6e58:	8f a9       	ldd	r24, Y+55	; 0x37
    6e5a:	98 ad       	ldd	r25, Y+56	; 0x38
    6e5c:	0e 94 36 26 	call	0x4c6c	; 0x4c6c <serial_gsm_rx_cgatt>
    6e60:	15 c0       	rjmp	.+42     	; 0x6e8c <serial_filter_inStream+0x4bc>
			}

		} else if (!strncmp_P((char*)buf, PM_TWI1_UTIL_ONBOARD_SIM808_RING_R, sizeof(PM_TWI1_UTIL_ONBOARD_SIM808_RING_R) - 1)) {
    6e62:	ce 01       	movw	r24, r28
    6e64:	89 5b       	subi	r24, 0xB9	; 185
    6e66:	9f 4f       	sbci	r25, 0xFF	; 255
    6e68:	fc 01       	movw	r30, r24
    6e6a:	80 81       	ld	r24, Z
    6e6c:	91 81       	ldd	r25, Z+1	; 0x01
    6e6e:	44 e0       	ldi	r20, 0x04	; 4
    6e70:	50 e0       	ldi	r21, 0x00	; 0
    6e72:	67 e6       	ldi	r22, 0x67	; 103
    6e74:	77 e0       	ldi	r23, 0x07	; 7
    6e76:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
    6e7a:	89 2b       	or	r24, r25
    6e7c:	39 f4       	brne	.+14     	; 0x6e8c <serial_filter_inStream+0x4bc>
			if (g_aprs_alert_fsm_state == APRS_ALERT_FSM_STATE__NOOP) {
    6e7e:	80 91 f9 26 	lds	r24, 0x26F9	; 0x8026f9 <g_aprs_alert_fsm_state>
    6e82:	88 23       	and	r24, r24
    6e84:	19 f4       	brne	.+6      	; 0x6e8c <serial_filter_inStream+0x4bc>
				g_aprs_alert_reason = APRS_ALERT_REASON__REQUEST;
    6e86:	86 e0       	ldi	r24, 0x06	; 6
    6e88:	80 93 fa 26 	sts	0x26FA, r24	; 0x8026fa <g_aprs_alert_reason>
			}
		}
	}

	char* ptr = (char*) gnsInf_ptr;
    6e8c:	8c 89       	ldd	r24, Y+20	; 0x14
    6e8e:	9d 89       	ldd	r25, Y+21	; 0x15
    6e90:	89 83       	std	Y+1, r24	; 0x01
    6e92:	9a 83       	std	Y+2, r25	; 0x02
	if (!gnsInf_ptr) {
    6e94:	8c 89       	ldd	r24, Y+20	; 0x14
    6e96:	9d 89       	ldd	r25, Y+21	; 0x15
    6e98:	89 2b       	or	r24, r25
    6e9a:	11 f4       	brne	.+4      	; 0x6ea0 <serial_filter_inStream+0x4d0>
		return false;
    6e9c:	80 e0       	ldi	r24, 0x00	; 0
    6e9e:	0f c5       	rjmp	.+2590   	; 0x78be <serial_filter_inStream+0xeee>

	} else if (gnsInf_idx < lineEnd_idx) {
    6ea0:	2e 89       	ldd	r18, Y+22	; 0x16
    6ea2:	3f 89       	ldd	r19, Y+23	; 0x17
    6ea4:	8a 89       	ldd	r24, Y+18	; 0x12
    6ea6:	9b 89       	ldd	r25, Y+19	; 0x13
    6ea8:	28 17       	cp	r18, r24
    6eaa:	39 07       	cpc	r19, r25
    6eac:	0c f0       	brlt	.+2      	; 0x6eb0 <serial_filter_inStream+0x4e0>
    6eae:	06 c5       	rjmp	.+2572   	; 0x78bc <serial_filter_inStream+0xeec>
		irqflags_t flags;
		ptr += gnsInf_idx + gnsInf_len;
    6eb0:	2e 89       	ldd	r18, Y+22	; 0x16
    6eb2:	3f 89       	ldd	r19, Y+23	; 0x17
    6eb4:	8e 85       	ldd	r24, Y+14	; 0x0e
    6eb6:	9f 85       	ldd	r25, Y+15	; 0x0f
    6eb8:	82 0f       	add	r24, r18
    6eba:	93 1f       	adc	r25, r19
    6ebc:	9c 01       	movw	r18, r24
    6ebe:	89 81       	ldd	r24, Y+1	; 0x01
    6ec0:	9a 81       	ldd	r25, Y+2	; 0x02
    6ec2:	82 0f       	add	r24, r18
    6ec4:	93 1f       	adc	r25, r19
    6ec6:	89 83       	std	Y+1, r24	; 0x01
    6ec8:	9a 83       	std	Y+2, r25	; 0x02

		uint8_t idx = 0;
    6eca:	1b 82       	std	Y+3, r1	; 0x03
		int16_t restLen = len - (ptr - buf);
    6ecc:	29 81       	ldd	r18, Y+1	; 0x01
    6ece:	3a 81       	ldd	r19, Y+2	; 0x02
    6ed0:	ce 01       	movw	r24, r28
    6ed2:	89 5b       	subi	r24, 0xB9	; 185
    6ed4:	9f 4f       	sbci	r25, 0xFF	; 255
    6ed6:	fc 01       	movw	r30, r24
    6ed8:	80 81       	ld	r24, Z
    6eda:	91 81       	ldd	r25, Z+1	; 0x01
    6edc:	a9 01       	movw	r20, r18
    6ede:	48 1b       	sub	r20, r24
    6ee0:	59 0b       	sbc	r21, r25
    6ee2:	ca 01       	movw	r24, r20
    6ee4:	9c 01       	movw	r18, r24
    6ee6:	ce 01       	movw	r24, r28
    6ee8:	87 5b       	subi	r24, 0xB7	; 183
    6eea:	9f 4f       	sbci	r25, 0xFF	; 255
    6eec:	fc 01       	movw	r30, r24
    6eee:	80 81       	ld	r24, Z
    6ef0:	91 81       	ldd	r25, Z+1	; 0x01
    6ef2:	82 1b       	sub	r24, r18
    6ef4:	93 0b       	sbc	r25, r19
    6ef6:	8c 83       	std	Y+4, r24	; 0x04
    6ef8:	9d 83       	std	Y+5, r25	; 0x05
		while (restLen > 0) {
    6efa:	da c4       	rjmp	.+2484   	; 0x78b0 <serial_filter_inStream+0xee0>
			uint64_t u64	= 0;
    6efc:	1e 82       	std	Y+6, r1	; 0x06
    6efe:	1f 82       	std	Y+7, r1	; 0x07
    6f00:	18 86       	std	Y+8, r1	; 0x08
    6f02:	19 86       	std	Y+9, r1	; 0x09
    6f04:	1a 86       	std	Y+10, r1	; 0x0a
    6f06:	1b 86       	std	Y+11, r1	; 0x0b
    6f08:	1c 86       	std	Y+12, r1	; 0x0c
    6f0a:	1d 86       	std	Y+13, r1	; 0x0d
			long	loVal	= 0;
    6f0c:	1f 8e       	std	Y+31, r1	; 0x1f
    6f0e:	18 a2       	std	Y+32, r1	; 0x20
    6f10:	19 a2       	std	Y+33, r1	; 0x21
    6f12:	1a a2       	std	Y+34, r1	; 0x22
			float	fVal	= 0.;
    6f14:	19 ae       	std	Y+57, r1	; 0x39
    6f16:	1a ae       	std	Y+58, r1	; 0x3a
    6f18:	1b ae       	std	Y+59, r1	; 0x3b
    6f1a:	1c ae       	std	Y+60, r1	; 0x3c
			char*	ptr2	= NULL;
    6f1c:	1d ae       	std	Y+61, r1	; 0x3d
    6f1e:	1e ae       	std	Y+62, r1	; 0x3e
			struct calendar_date calDat;

			switch (idx) {
    6f20:	8b 81       	ldd	r24, Y+3	; 0x03
    6f22:	88 2f       	mov	r24, r24
    6f24:	90 e0       	ldi	r25, 0x00	; 0
    6f26:	09 2e       	mov	r0, r25
    6f28:	00 0c       	add	r0, r0
    6f2a:	aa 0b       	sbc	r26, r26
    6f2c:	bb 0b       	sbc	r27, r27
    6f2e:	40 e0       	ldi	r20, 0x00	; 0
    6f30:	50 e0       	ldi	r21, 0x00	; 0
    6f32:	22 e1       	ldi	r18, 0x12	; 18
    6f34:	30 e0       	ldi	r19, 0x00	; 0
    6f36:	84 1b       	sub	r24, r20
    6f38:	95 0b       	sbc	r25, r21
    6f3a:	28 17       	cp	r18, r24
    6f3c:	39 07       	cpc	r19, r25
    6f3e:	08 f4       	brcc	.+2      	; 0x6f42 <serial_filter_inStream+0x572>
    6f40:	90 c4       	rjmp	.+2336   	; 0x7862 <serial_filter_inStream+0xe92>
    6f42:	fc 01       	movw	r30, r24
    6f44:	88 27       	eor	r24, r24
    6f46:	e2 50       	subi	r30, 0x02	; 2
    6f48:	ff 4f       	sbci	r31, 0xFF	; 255
    6f4a:	8f 4f       	sbci	r24, 0xFF	; 255
    6f4c:	0d 94 ef 2e 	jmp	0x25dde	; 0x25dde <__tablejump2__>
				case  1:
				case  8:
				case 14:
				case 15:
				case 18:
					loVal = strtol(ptr, &ptr2, 10);
    6f50:	9e 01       	movw	r18, r28
    6f52:	23 5c       	subi	r18, 0xC3	; 195
    6f54:	3f 4f       	sbci	r19, 0xFF	; 255
    6f56:	89 81       	ldd	r24, Y+1	; 0x01
    6f58:	9a 81       	ldd	r25, Y+2	; 0x02
    6f5a:	4a e0       	ldi	r20, 0x0A	; 10
    6f5c:	50 e0       	ldi	r21, 0x00	; 0
    6f5e:	b9 01       	movw	r22, r18
    6f60:	0f 94 95 30 	call	0x2612a	; 0x2612a <strtol>
    6f64:	dc 01       	movw	r26, r24
    6f66:	cb 01       	movw	r24, r22
    6f68:	8f 8f       	std	Y+31, r24	; 0x1f
    6f6a:	98 a3       	std	Y+32, r25	; 0x20
    6f6c:	a9 a3       	std	Y+33, r26	; 0x21
    6f6e:	ba a3       	std	Y+34, r27	; 0x22
					ptr = ptr2 + 1;
    6f70:	8d ad       	ldd	r24, Y+61	; 0x3d
    6f72:	9e ad       	ldd	r25, Y+62	; 0x3e
    6f74:	01 96       	adiw	r24, 0x01	; 1
    6f76:	89 83       	std	Y+1, r24	; 0x01
    6f78:	9a 83       	std	Y+2, r25	; 0x02

					if        (idx ==  0) {
    6f7a:	8b 81       	ldd	r24, Y+3	; 0x03
    6f7c:	88 23       	and	r24, r24
    6f7e:	21 f4       	brne	.+8      	; 0x6f88 <serial_filter_inStream+0x5b8>
						g_gns_run_status = loVal;
    6f80:	8f 8d       	ldd	r24, Y+31	; 0x1f
    6f82:	80 93 46 26 	sts	0x2646, r24	; 0x802646 <g_gns_run_status>
						g_gns_glonass_sats_inView = loVal;

					} else if (idx == 18) {
						g_gns_cPn0_dBHz = loVal;
					}
				break;
    6f86:	75 c4       	rjmp	.+2282   	; 0x7872 <serial_filter_inStream+0xea2>
					ptr = ptr2 + 1;

					if        (idx ==  0) {
						g_gns_run_status = loVal;

					} else if (idx ==  1) {
    6f88:	8b 81       	ldd	r24, Y+3	; 0x03
    6f8a:	81 30       	cpi	r24, 0x01	; 1
    6f8c:	21 f4       	brne	.+8      	; 0x6f96 <serial_filter_inStream+0x5c6>
						g_gns_fix_status = loVal;
    6f8e:	8f 8d       	ldd	r24, Y+31	; 0x1f
    6f90:	80 93 47 26 	sts	0x2647, r24	; 0x802647 <g_gns_fix_status>
						g_gns_glonass_sats_inView = loVal;

					} else if (idx == 18) {
						g_gns_cPn0_dBHz = loVal;
					}
				break;
    6f94:	6e c4       	rjmp	.+2268   	; 0x7872 <serial_filter_inStream+0xea2>
						g_gns_run_status = loVal;

					} else if (idx ==  1) {
						g_gns_fix_status = loVal;

					} else if (idx ==  8) {
    6f96:	8b 81       	ldd	r24, Y+3	; 0x03
    6f98:	88 30       	cpi	r24, 0x08	; 8
    6f9a:	21 f4       	brne	.+8      	; 0x6fa4 <serial_filter_inStream+0x5d4>
						g_gns_fix_mode = loVal;
    6f9c:	8f 8d       	ldd	r24, Y+31	; 0x1f
    6f9e:	80 93 5c 26 	sts	0x265C, r24	; 0x80265c <g_gns_fix_mode>
						g_gns_glonass_sats_inView = loVal;

					} else if (idx == 18) {
						g_gns_cPn0_dBHz = loVal;
					}
				break;
    6fa2:	67 c4       	rjmp	.+2254   	; 0x7872 <serial_filter_inStream+0xea2>
						g_gns_fix_status = loVal;

					} else if (idx ==  8) {
						g_gns_fix_mode = loVal;

					} else if (idx == 14) {
    6fa4:	8b 81       	ldd	r24, Y+3	; 0x03
    6fa6:	8e 30       	cpi	r24, 0x0E	; 14
    6fa8:	21 f4       	brne	.+8      	; 0x6fb2 <serial_filter_inStream+0x5e2>
						g_gns_gps_sats_inView = loVal;
    6faa:	8f 8d       	ldd	r24, Y+31	; 0x1f
    6fac:	80 93 69 26 	sts	0x2669, r24	; 0x802669 <g_gns_gps_sats_inView>
						g_gns_glonass_sats_inView = loVal;

					} else if (idx == 18) {
						g_gns_cPn0_dBHz = loVal;
					}
				break;
    6fb0:	60 c4       	rjmp	.+2240   	; 0x7872 <serial_filter_inStream+0xea2>
						g_gns_fix_mode = loVal;

					} else if (idx == 14) {
						g_gns_gps_sats_inView = loVal;

					} else if (idx == 15) {
    6fb2:	8b 81       	ldd	r24, Y+3	; 0x03
    6fb4:	8f 30       	cpi	r24, 0x0F	; 15
    6fb6:	21 f4       	brne	.+8      	; 0x6fc0 <serial_filter_inStream+0x5f0>
						g_gns_gnss_sats_used = loVal;
    6fb8:	8f 8d       	ldd	r24, Y+31	; 0x1f
    6fba:	80 93 6a 26 	sts	0x266A, r24	; 0x80266a <g_gns_gnss_sats_used>
						g_gns_glonass_sats_inView = loVal;

					} else if (idx == 18) {
						g_gns_cPn0_dBHz = loVal;
					}
				break;
    6fbe:	59 c4       	rjmp	.+2226   	; 0x7872 <serial_filter_inStream+0xea2>
						g_gns_gps_sats_inView = loVal;

					} else if (idx == 15) {
						g_gns_gnss_sats_used = loVal;

					} else if (idx == 16) {
    6fc0:	8b 81       	ldd	r24, Y+3	; 0x03
    6fc2:	80 31       	cpi	r24, 0x10	; 16
    6fc4:	21 f4       	brne	.+8      	; 0x6fce <serial_filter_inStream+0x5fe>
						g_gns_glonass_sats_inView = loVal;
    6fc6:	8f 8d       	ldd	r24, Y+31	; 0x1f
    6fc8:	80 93 6b 26 	sts	0x266B, r24	; 0x80266b <g_gns_glonass_sats_inView>

					} else if (idx == 18) {
						g_gns_cPn0_dBHz = loVal;
					}
				break;
    6fcc:	52 c4       	rjmp	.+2212   	; 0x7872 <serial_filter_inStream+0xea2>
						g_gns_gnss_sats_used = loVal;

					} else if (idx == 16) {
						g_gns_glonass_sats_inView = loVal;

					} else if (idx == 18) {
    6fce:	8b 81       	ldd	r24, Y+3	; 0x03
    6fd0:	82 31       	cpi	r24, 0x12	; 18
    6fd2:	09 f0       	breq	.+2      	; 0x6fd6 <serial_filter_inStream+0x606>
    6fd4:	4e c4       	rjmp	.+2204   	; 0x7872 <serial_filter_inStream+0xea2>
						g_gns_cPn0_dBHz = loVal;
    6fd6:	8f 8d       	ldd	r24, Y+31	; 0x1f
    6fd8:	80 93 6c 26 	sts	0x266C, r24	; 0x80266c <g_gns_cPn0_dBHz>
					}
				break;
    6fdc:	4a c4       	rjmp	.+2196   	; 0x7872 <serial_filter_inStream+0xea2>

				case  2:
					do {
						char c = *(ptr++);
    6fde:	89 81       	ldd	r24, Y+1	; 0x01
    6fe0:	9a 81       	ldd	r25, Y+2	; 0x02
    6fe2:	9c 01       	movw	r18, r24
    6fe4:	2f 5f       	subi	r18, 0xFF	; 255
    6fe6:	3f 4f       	sbci	r19, 0xFF	; 255
    6fe8:	29 83       	std	Y+1, r18	; 0x01
    6fea:	3a 83       	std	Y+2, r19	; 0x02
    6fec:	fc 01       	movw	r30, r24
    6fee:	80 81       	ld	r24, Z
    6ff0:	8b a3       	std	Y+35, r24	; 0x23
						if ('0' <= c && c <= '9') {
    6ff2:	8b a1       	ldd	r24, Y+35	; 0x23
    6ff4:	80 33       	cpi	r24, 0x30	; 48
    6ff6:	0c f4       	brge	.+2      	; 0x6ffa <serial_filter_inStream+0x62a>
    6ff8:	cd c0       	rjmp	.+410    	; 0x7194 <serial_filter_inStream+0x7c4>
    6ffa:	8b a1       	ldd	r24, Y+35	; 0x23
    6ffc:	8a 33       	cpi	r24, 0x3A	; 58
    6ffe:	0c f0       	brlt	.+2      	; 0x7002 <serial_filter_inStream+0x632>
    7000:	c9 c0       	rjmp	.+402    	; 0x7194 <serial_filter_inStream+0x7c4>
							u64 *= 10;
    7002:	2e 81       	ldd	r18, Y+6	; 0x06
    7004:	3f 81       	ldd	r19, Y+7	; 0x07
    7006:	48 85       	ldd	r20, Y+8	; 0x08
    7008:	59 85       	ldd	r21, Y+9	; 0x09
    700a:	6a 85       	ldd	r22, Y+10	; 0x0a
    700c:	7b 85       	ldd	r23, Y+11	; 0x0b
    700e:	8c 85       	ldd	r24, Y+12	; 0x0c
    7010:	9d 85       	ldd	r25, Y+13	; 0x0d
    7012:	22 2e       	mov	r2, r18
    7014:	33 2e       	mov	r3, r19
    7016:	44 2e       	mov	r4, r20
    7018:	55 2e       	mov	r5, r21
    701a:	66 2e       	mov	r6, r22
    701c:	77 2e       	mov	r7, r23
    701e:	88 2e       	mov	r8, r24
    7020:	99 2e       	mov	r9, r25
    7022:	22 2d       	mov	r18, r2
    7024:	33 2d       	mov	r19, r3
    7026:	44 2d       	mov	r20, r4
    7028:	55 2d       	mov	r21, r5
    702a:	66 2d       	mov	r22, r6
    702c:	77 2d       	mov	r23, r7
    702e:	88 2d       	mov	r24, r8
    7030:	99 2d       	mov	r25, r9
    7032:	01 e0       	ldi	r16, 0x01	; 1
    7034:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    7038:	a2 2e       	mov	r10, r18
    703a:	b3 2e       	mov	r11, r19
    703c:	c4 2e       	mov	r12, r20
    703e:	d5 2e       	mov	r13, r21
    7040:	e6 2e       	mov	r14, r22
    7042:	f7 2e       	mov	r15, r23
    7044:	08 2f       	mov	r16, r24
    7046:	19 2f       	mov	r17, r25
    7048:	2a 2c       	mov	r2, r10
    704a:	3b 2c       	mov	r3, r11
    704c:	4c 2c       	mov	r4, r12
    704e:	5d 2c       	mov	r5, r13
    7050:	6e 2c       	mov	r6, r14
    7052:	7f 2c       	mov	r7, r15
    7054:	80 2e       	mov	r8, r16
    7056:	91 2e       	mov	r9, r17
    7058:	22 2d       	mov	r18, r2
    705a:	33 2d       	mov	r19, r3
    705c:	44 2d       	mov	r20, r4
    705e:	55 2d       	mov	r21, r5
    7060:	66 2d       	mov	r22, r6
    7062:	77 2d       	mov	r23, r7
    7064:	88 2d       	mov	r24, r8
    7066:	99 2d       	mov	r25, r9
    7068:	02 e0       	ldi	r16, 0x02	; 2
    706a:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    706e:	64 96       	adiw	r28, 0x14	; 20
    7070:	2f af       	std	Y+63, r18	; 0x3f
    7072:	64 97       	sbiw	r28, 0x14	; 20
    7074:	65 96       	adiw	r28, 0x15	; 21
    7076:	3f af       	std	Y+63, r19	; 0x3f
    7078:	65 97       	sbiw	r28, 0x15	; 21
    707a:	66 96       	adiw	r28, 0x16	; 22
    707c:	4f af       	std	Y+63, r20	; 0x3f
    707e:	66 97       	sbiw	r28, 0x16	; 22
    7080:	67 96       	adiw	r28, 0x17	; 23
    7082:	5f af       	std	Y+63, r21	; 0x3f
    7084:	67 97       	sbiw	r28, 0x17	; 23
    7086:	68 96       	adiw	r28, 0x18	; 24
    7088:	6f af       	std	Y+63, r22	; 0x3f
    708a:	68 97       	sbiw	r28, 0x18	; 24
    708c:	69 96       	adiw	r28, 0x19	; 25
    708e:	7f af       	std	Y+63, r23	; 0x3f
    7090:	69 97       	sbiw	r28, 0x19	; 25
    7092:	6a 96       	adiw	r28, 0x1a	; 26
    7094:	8f af       	std	Y+63, r24	; 0x3f
    7096:	6a 97       	sbiw	r28, 0x1a	; 26
    7098:	6b 96       	adiw	r28, 0x1b	; 27
    709a:	9f af       	std	Y+63, r25	; 0x3f
    709c:	6b 97       	sbiw	r28, 0x1b	; 27
    709e:	22 2d       	mov	r18, r2
    70a0:	33 2d       	mov	r19, r3
    70a2:	44 2d       	mov	r20, r4
    70a4:	55 2d       	mov	r21, r5
    70a6:	66 2d       	mov	r22, r6
    70a8:	77 2d       	mov	r23, r7
    70aa:	88 2d       	mov	r24, r8
    70ac:	99 2d       	mov	r25, r9
    70ae:	64 96       	adiw	r28, 0x14	; 20
    70b0:	af ac       	ldd	r10, Y+63	; 0x3f
    70b2:	64 97       	sbiw	r28, 0x14	; 20
    70b4:	65 96       	adiw	r28, 0x15	; 21
    70b6:	bf ac       	ldd	r11, Y+63	; 0x3f
    70b8:	65 97       	sbiw	r28, 0x15	; 21
    70ba:	66 96       	adiw	r28, 0x16	; 22
    70bc:	cf ac       	ldd	r12, Y+63	; 0x3f
    70be:	66 97       	sbiw	r28, 0x16	; 22
    70c0:	67 96       	adiw	r28, 0x17	; 23
    70c2:	df ac       	ldd	r13, Y+63	; 0x3f
    70c4:	67 97       	sbiw	r28, 0x17	; 23
    70c6:	68 96       	adiw	r28, 0x18	; 24
    70c8:	ef ac       	ldd	r14, Y+63	; 0x3f
    70ca:	68 97       	sbiw	r28, 0x18	; 24
    70cc:	69 96       	adiw	r28, 0x19	; 25
    70ce:	ff ac       	ldd	r15, Y+63	; 0x3f
    70d0:	69 97       	sbiw	r28, 0x19	; 25
    70d2:	6a 96       	adiw	r28, 0x1a	; 26
    70d4:	0f ad       	ldd	r16, Y+63	; 0x3f
    70d6:	6a 97       	sbiw	r28, 0x1a	; 26
    70d8:	6b 96       	adiw	r28, 0x1b	; 27
    70da:	1f ad       	ldd	r17, Y+63	; 0x3f
    70dc:	6b 97       	sbiw	r28, 0x1b	; 27
    70de:	0f 94 62 30 	call	0x260c4	; 0x260c4 <__adddi3>
    70e2:	2e 83       	std	Y+6, r18	; 0x06
    70e4:	3f 83       	std	Y+7, r19	; 0x07
    70e6:	48 87       	std	Y+8, r20	; 0x08
    70e8:	59 87       	std	Y+9, r21	; 0x09
    70ea:	6a 87       	std	Y+10, r22	; 0x0a
    70ec:	7b 87       	std	Y+11, r23	; 0x0b
    70ee:	8c 87       	std	Y+12, r24	; 0x0c
    70f0:	9d 87       	std	Y+13, r25	; 0x0d
							u64 += c - '0';
    70f2:	8b a1       	ldd	r24, Y+35	; 0x23
    70f4:	08 2e       	mov	r0, r24
    70f6:	00 0c       	add	r0, r0
    70f8:	99 0b       	sbc	r25, r25
    70fa:	c0 97       	sbiw	r24, 0x30	; 48
    70fc:	2d 96       	adiw	r28, 0x0d	; 13
    70fe:	8e af       	std	Y+62, r24	; 0x3e
    7100:	9f af       	std	Y+63, r25	; 0x3f
    7102:	2d 97       	sbiw	r28, 0x0d	; 13
    7104:	89 2f       	mov	r24, r25
    7106:	88 0f       	add	r24, r24
    7108:	88 0b       	sbc	r24, r24
    710a:	2e 96       	adiw	r28, 0x0e	; 14
    710c:	8f af       	std	Y+63, r24	; 0x3f
    710e:	2e 97       	sbiw	r28, 0x0e	; 14
    7110:	2f 96       	adiw	r28, 0x0f	; 15
    7112:	8f af       	std	Y+63, r24	; 0x3f
    7114:	2f 97       	sbiw	r28, 0x0f	; 15
    7116:	60 96       	adiw	r28, 0x10	; 16
    7118:	8f af       	std	Y+63, r24	; 0x3f
    711a:	60 97       	sbiw	r28, 0x10	; 16
    711c:	61 96       	adiw	r28, 0x11	; 17
    711e:	8f af       	std	Y+63, r24	; 0x3f
    7120:	61 97       	sbiw	r28, 0x11	; 17
    7122:	62 96       	adiw	r28, 0x12	; 18
    7124:	8f af       	std	Y+63, r24	; 0x3f
    7126:	62 97       	sbiw	r28, 0x12	; 18
    7128:	63 96       	adiw	r28, 0x13	; 19
    712a:	8f af       	std	Y+63, r24	; 0x3f
    712c:	63 97       	sbiw	r28, 0x13	; 19
    712e:	2c 96       	adiw	r28, 0x0c	; 12
    7130:	2f ad       	ldd	r18, Y+63	; 0x3f
    7132:	2c 97       	sbiw	r28, 0x0c	; 12
    7134:	2d 96       	adiw	r28, 0x0d	; 13
    7136:	3f ad       	ldd	r19, Y+63	; 0x3f
    7138:	2d 97       	sbiw	r28, 0x0d	; 13
    713a:	2e 96       	adiw	r28, 0x0e	; 14
    713c:	4f ad       	ldd	r20, Y+63	; 0x3f
    713e:	2e 97       	sbiw	r28, 0x0e	; 14
    7140:	2f 96       	adiw	r28, 0x0f	; 15
    7142:	5f ad       	ldd	r21, Y+63	; 0x3f
    7144:	2f 97       	sbiw	r28, 0x0f	; 15
    7146:	60 96       	adiw	r28, 0x10	; 16
    7148:	6f ad       	ldd	r22, Y+63	; 0x3f
    714a:	60 97       	sbiw	r28, 0x10	; 16
    714c:	61 96       	adiw	r28, 0x11	; 17
    714e:	7f ad       	ldd	r23, Y+63	; 0x3f
    7150:	61 97       	sbiw	r28, 0x11	; 17
    7152:	62 96       	adiw	r28, 0x12	; 18
    7154:	8f ad       	ldd	r24, Y+63	; 0x3f
    7156:	62 97       	sbiw	r28, 0x12	; 18
    7158:	63 96       	adiw	r28, 0x13	; 19
    715a:	9f ad       	ldd	r25, Y+63	; 0x3f
    715c:	63 97       	sbiw	r28, 0x13	; 19
    715e:	ae 80       	ldd	r10, Y+6	; 0x06
    7160:	bf 80       	ldd	r11, Y+7	; 0x07
    7162:	c8 84       	ldd	r12, Y+8	; 0x08
    7164:	d9 84       	ldd	r13, Y+9	; 0x09
    7166:	ea 84       	ldd	r14, Y+10	; 0x0a
    7168:	fb 84       	ldd	r15, Y+11	; 0x0b
    716a:	0c 85       	ldd	r16, Y+12	; 0x0c
    716c:	1d 85       	ldd	r17, Y+13	; 0x0d
    716e:	0f 94 62 30 	call	0x260c4	; 0x260c4 <__adddi3>
    7172:	a2 2e       	mov	r10, r18
    7174:	b3 2e       	mov	r11, r19
    7176:	c4 2e       	mov	r12, r20
    7178:	d5 2e       	mov	r13, r21
    717a:	e6 2e       	mov	r14, r22
    717c:	f7 2e       	mov	r15, r23
    717e:	08 2f       	mov	r16, r24
    7180:	19 2f       	mov	r17, r25
    7182:	ae 82       	std	Y+6, r10	; 0x06
    7184:	bf 82       	std	Y+7, r11	; 0x07
    7186:	c8 86       	std	Y+8, r12	; 0x08
    7188:	d9 86       	std	Y+9, r13	; 0x09
    718a:	ea 86       	std	Y+10, r14	; 0x0a
    718c:	fb 86       	std	Y+11, r15	; 0x0b
    718e:	0c 87       	std	Y+12, r16	; 0x0c
    7190:	1d 87       	std	Y+13, r17	; 0x0d
    7192:	03 c0       	rjmp	.+6      	; 0x719a <serial_filter_inStream+0x7ca>
						} else if (c == '.') {
    7194:	8b a1       	ldd	r24, Y+35	; 0x23
    7196:	8e 32       	cpi	r24, 0x2E	; 46
    7198:	09 f4       	brne	.+2      	; 0x719c <serial_filter_inStream+0x7cc>
							// Skip decimal point
						} else {
							// Leave loop
							break;
						}
					} while (true);
    719a:	21 cf       	rjmp	.-446    	; 0x6fde <serial_filter_inStream+0x60e>
							u64 += c - '0';
						} else if (c == '.') {
							// Skip decimal point
						} else {
							// Leave loop
							break;
    719c:	00 00       	nop
						}
					} while (true);

					if (u64) {
    719e:	ae 80       	ldd	r10, Y+6	; 0x06
    71a0:	bf 80       	ldd	r11, Y+7	; 0x07
    71a2:	c8 84       	ldd	r12, Y+8	; 0x08
    71a4:	d9 84       	ldd	r13, Y+9	; 0x09
    71a6:	ea 84       	ldd	r14, Y+10	; 0x0a
    71a8:	fb 84       	ldd	r15, Y+11	; 0x0b
    71aa:	0c 85       	ldd	r16, Y+12	; 0x0c
    71ac:	1d 85       	ldd	r17, Y+13	; 0x0d
    71ae:	2a 2d       	mov	r18, r10
    71b0:	3b 2d       	mov	r19, r11
    71b2:	4c 2d       	mov	r20, r12
    71b4:	5d 2d       	mov	r21, r13
    71b6:	6e 2d       	mov	r22, r14
    71b8:	7f 2d       	mov	r23, r15
    71ba:	80 2f       	mov	r24, r16
    71bc:	91 2f       	mov	r25, r17
    71be:	a0 e0       	ldi	r26, 0x00	; 0
    71c0:	0f 94 89 30 	call	0x26112	; 0x26112 <__cmpdi2_s8>
    71c4:	09 f4       	brne	.+2      	; 0x71c8 <serial_filter_inStream+0x7f8>
    71c6:	57 c3       	rjmp	.+1710   	; 0x7876 <serial_filter_inStream+0xea6>
						u64	/=	1000U;
    71c8:	2e 80       	ldd	r2, Y+6	; 0x06
    71ca:	3f 80       	ldd	r3, Y+7	; 0x07
    71cc:	48 84       	ldd	r4, Y+8	; 0x08
    71ce:	59 84       	ldd	r5, Y+9	; 0x09
    71d0:	6a 84       	ldd	r6, Y+10	; 0x0a
    71d2:	7b 84       	ldd	r7, Y+11	; 0x0b
    71d4:	8c 84       	ldd	r8, Y+12	; 0x0c
    71d6:	9d 84       	ldd	r9, Y+13	; 0x0d
    71d8:	0f 2e       	mov	r0, r31
    71da:	f8 ee       	ldi	r31, 0xE8	; 232
    71dc:	af 2e       	mov	r10, r31
    71de:	f0 2d       	mov	r31, r0
    71e0:	0f 2e       	mov	r0, r31
    71e2:	f3 e0       	ldi	r31, 0x03	; 3
    71e4:	bf 2e       	mov	r11, r31
    71e6:	f0 2d       	mov	r31, r0
    71e8:	c1 2c       	mov	r12, r1
    71ea:	d1 2c       	mov	r13, r1
    71ec:	e1 2c       	mov	r14, r1
    71ee:	f1 2c       	mov	r15, r1
    71f0:	00 e0       	ldi	r16, 0x00	; 0
    71f2:	10 e0       	ldi	r17, 0x00	; 0
    71f4:	22 2d       	mov	r18, r2
    71f6:	33 2d       	mov	r19, r3
    71f8:	44 2d       	mov	r20, r4
    71fa:	55 2d       	mov	r21, r5
    71fc:	66 2d       	mov	r22, r6
    71fe:	77 2d       	mov	r23, r7
    7200:	88 2d       	mov	r24, r8
    7202:	99 2d       	mov	r25, r9
    7204:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    7208:	a2 2e       	mov	r10, r18
    720a:	b3 2e       	mov	r11, r19
    720c:	c4 2e       	mov	r12, r20
    720e:	d5 2e       	mov	r13, r21
    7210:	e6 2e       	mov	r14, r22
    7212:	f7 2e       	mov	r15, r23
    7214:	08 2f       	mov	r16, r24
    7216:	19 2f       	mov	r17, r25
    7218:	ae 82       	std	Y+6, r10	; 0x06
    721a:	bf 82       	std	Y+7, r11	; 0x07
    721c:	c8 86       	std	Y+8, r12	; 0x08
    721e:	d9 86       	std	Y+9, r13	; 0x09
    7220:	ea 86       	std	Y+10, r14	; 0x0a
    7222:	fb 86       	std	Y+11, r15	; 0x0b
    7224:	0c 87       	std	Y+12, r16	; 0x0c
    7226:	1d 87       	std	Y+13, r17	; 0x0d
						calDat.second	= (uint8_t) (u64 % 100U);
    7228:	2e 80       	ldd	r2, Y+6	; 0x06
    722a:	3f 80       	ldd	r3, Y+7	; 0x07
    722c:	48 84       	ldd	r4, Y+8	; 0x08
    722e:	59 84       	ldd	r5, Y+9	; 0x09
    7230:	6a 84       	ldd	r6, Y+10	; 0x0a
    7232:	7b 84       	ldd	r7, Y+11	; 0x0b
    7234:	8c 84       	ldd	r8, Y+12	; 0x0c
    7236:	9d 84       	ldd	r9, Y+13	; 0x0d
    7238:	0f 2e       	mov	r0, r31
    723a:	f4 e6       	ldi	r31, 0x64	; 100
    723c:	af 2e       	mov	r10, r31
    723e:	f0 2d       	mov	r31, r0
    7240:	b1 2c       	mov	r11, r1
    7242:	c1 2c       	mov	r12, r1
    7244:	d1 2c       	mov	r13, r1
    7246:	e1 2c       	mov	r14, r1
    7248:	f1 2c       	mov	r15, r1
    724a:	00 e0       	ldi	r16, 0x00	; 0
    724c:	10 e0       	ldi	r17, 0x00	; 0
    724e:	22 2d       	mov	r18, r2
    7250:	33 2d       	mov	r19, r3
    7252:	44 2d       	mov	r20, r4
    7254:	55 2d       	mov	r21, r5
    7256:	66 2d       	mov	r22, r6
    7258:	77 2d       	mov	r23, r7
    725a:	88 2d       	mov	r24, r8
    725c:	99 2d       	mov	r25, r9
    725e:	0f 94 8c 2f 	call	0x25f18	; 0x25f18 <__umoddi3>
    7262:	a2 2e       	mov	r10, r18
    7264:	b3 2e       	mov	r11, r19
    7266:	c4 2e       	mov	r12, r20
    7268:	d5 2e       	mov	r13, r21
    726a:	e6 2e       	mov	r14, r22
    726c:	f7 2e       	mov	r15, r23
    726e:	08 2f       	mov	r16, r24
    7270:	19 2f       	mov	r17, r25
    7272:	2a 2d       	mov	r18, r10
    7274:	3b 2d       	mov	r19, r11
    7276:	4c 2d       	mov	r20, r12
    7278:	5d 2d       	mov	r21, r13
    727a:	6e 2d       	mov	r22, r14
    727c:	7f 2d       	mov	r23, r15
    727e:	80 2f       	mov	r24, r16
    7280:	91 2f       	mov	r25, r17
    7282:	82 2f       	mov	r24, r18
    7284:	8f af       	std	Y+63, r24	; 0x3f
						u64	/= 	100U;
    7286:	2e 80       	ldd	r2, Y+6	; 0x06
    7288:	3f 80       	ldd	r3, Y+7	; 0x07
    728a:	48 84       	ldd	r4, Y+8	; 0x08
    728c:	59 84       	ldd	r5, Y+9	; 0x09
    728e:	6a 84       	ldd	r6, Y+10	; 0x0a
    7290:	7b 84       	ldd	r7, Y+11	; 0x0b
    7292:	8c 84       	ldd	r8, Y+12	; 0x0c
    7294:	9d 84       	ldd	r9, Y+13	; 0x0d
    7296:	0f 2e       	mov	r0, r31
    7298:	f4 e6       	ldi	r31, 0x64	; 100
    729a:	af 2e       	mov	r10, r31
    729c:	f0 2d       	mov	r31, r0
    729e:	b1 2c       	mov	r11, r1
    72a0:	c1 2c       	mov	r12, r1
    72a2:	d1 2c       	mov	r13, r1
    72a4:	e1 2c       	mov	r14, r1
    72a6:	f1 2c       	mov	r15, r1
    72a8:	00 e0       	ldi	r16, 0x00	; 0
    72aa:	10 e0       	ldi	r17, 0x00	; 0
    72ac:	22 2d       	mov	r18, r2
    72ae:	33 2d       	mov	r19, r3
    72b0:	44 2d       	mov	r20, r4
    72b2:	55 2d       	mov	r21, r5
    72b4:	66 2d       	mov	r22, r6
    72b6:	77 2d       	mov	r23, r7
    72b8:	88 2d       	mov	r24, r8
    72ba:	99 2d       	mov	r25, r9
    72bc:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    72c0:	a2 2e       	mov	r10, r18
    72c2:	b3 2e       	mov	r11, r19
    72c4:	c4 2e       	mov	r12, r20
    72c6:	d5 2e       	mov	r13, r21
    72c8:	e6 2e       	mov	r14, r22
    72ca:	f7 2e       	mov	r15, r23
    72cc:	08 2f       	mov	r16, r24
    72ce:	19 2f       	mov	r17, r25
    72d0:	ae 82       	std	Y+6, r10	; 0x06
    72d2:	bf 82       	std	Y+7, r11	; 0x07
    72d4:	c8 86       	std	Y+8, r12	; 0x08
    72d6:	d9 86       	std	Y+9, r13	; 0x09
    72d8:	ea 86       	std	Y+10, r14	; 0x0a
    72da:	fb 86       	std	Y+11, r15	; 0x0b
    72dc:	0c 87       	std	Y+12, r16	; 0x0c
    72de:	1d 87       	std	Y+13, r17	; 0x0d
						calDat.minute	= (uint8_t) (u64 % 100U);
    72e0:	2e 80       	ldd	r2, Y+6	; 0x06
    72e2:	3f 80       	ldd	r3, Y+7	; 0x07
    72e4:	48 84       	ldd	r4, Y+8	; 0x08
    72e6:	59 84       	ldd	r5, Y+9	; 0x09
    72e8:	6a 84       	ldd	r6, Y+10	; 0x0a
    72ea:	7b 84       	ldd	r7, Y+11	; 0x0b
    72ec:	8c 84       	ldd	r8, Y+12	; 0x0c
    72ee:	9d 84       	ldd	r9, Y+13	; 0x0d
    72f0:	0f 2e       	mov	r0, r31
    72f2:	f4 e6       	ldi	r31, 0x64	; 100
    72f4:	af 2e       	mov	r10, r31
    72f6:	f0 2d       	mov	r31, r0
    72f8:	b1 2c       	mov	r11, r1
    72fa:	c1 2c       	mov	r12, r1
    72fc:	d1 2c       	mov	r13, r1
    72fe:	e1 2c       	mov	r14, r1
    7300:	f1 2c       	mov	r15, r1
    7302:	00 e0       	ldi	r16, 0x00	; 0
    7304:	10 e0       	ldi	r17, 0x00	; 0
    7306:	22 2d       	mov	r18, r2
    7308:	33 2d       	mov	r19, r3
    730a:	44 2d       	mov	r20, r4
    730c:	55 2d       	mov	r21, r5
    730e:	66 2d       	mov	r22, r6
    7310:	77 2d       	mov	r23, r7
    7312:	88 2d       	mov	r24, r8
    7314:	99 2d       	mov	r25, r9
    7316:	0f 94 8c 2f 	call	0x25f18	; 0x25f18 <__umoddi3>
    731a:	a2 2e       	mov	r10, r18
    731c:	b3 2e       	mov	r11, r19
    731e:	c4 2e       	mov	r12, r20
    7320:	d5 2e       	mov	r13, r21
    7322:	e6 2e       	mov	r14, r22
    7324:	f7 2e       	mov	r15, r23
    7326:	08 2f       	mov	r16, r24
    7328:	19 2f       	mov	r17, r25
    732a:	2a 2d       	mov	r18, r10
    732c:	3b 2d       	mov	r19, r11
    732e:	4c 2d       	mov	r20, r12
    7330:	5d 2d       	mov	r21, r13
    7332:	6e 2d       	mov	r22, r14
    7334:	7f 2d       	mov	r23, r15
    7336:	80 2f       	mov	r24, r16
    7338:	91 2f       	mov	r25, r17
    733a:	ce 01       	movw	r24, r28
    733c:	80 5c       	subi	r24, 0xC0	; 192
    733e:	9f 4f       	sbci	r25, 0xFF	; 255
    7340:	fc 01       	movw	r30, r24
    7342:	20 83       	st	Z, r18
						u64	/= 	100U;
    7344:	2e 80       	ldd	r2, Y+6	; 0x06
    7346:	3f 80       	ldd	r3, Y+7	; 0x07
    7348:	48 84       	ldd	r4, Y+8	; 0x08
    734a:	59 84       	ldd	r5, Y+9	; 0x09
    734c:	6a 84       	ldd	r6, Y+10	; 0x0a
    734e:	7b 84       	ldd	r7, Y+11	; 0x0b
    7350:	8c 84       	ldd	r8, Y+12	; 0x0c
    7352:	9d 84       	ldd	r9, Y+13	; 0x0d
    7354:	0f 2e       	mov	r0, r31
    7356:	f4 e6       	ldi	r31, 0x64	; 100
    7358:	af 2e       	mov	r10, r31
    735a:	f0 2d       	mov	r31, r0
    735c:	b1 2c       	mov	r11, r1
    735e:	c1 2c       	mov	r12, r1
    7360:	d1 2c       	mov	r13, r1
    7362:	e1 2c       	mov	r14, r1
    7364:	f1 2c       	mov	r15, r1
    7366:	00 e0       	ldi	r16, 0x00	; 0
    7368:	10 e0       	ldi	r17, 0x00	; 0
    736a:	22 2d       	mov	r18, r2
    736c:	33 2d       	mov	r19, r3
    736e:	44 2d       	mov	r20, r4
    7370:	55 2d       	mov	r21, r5
    7372:	66 2d       	mov	r22, r6
    7374:	77 2d       	mov	r23, r7
    7376:	88 2d       	mov	r24, r8
    7378:	99 2d       	mov	r25, r9
    737a:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    737e:	a2 2e       	mov	r10, r18
    7380:	b3 2e       	mov	r11, r19
    7382:	c4 2e       	mov	r12, r20
    7384:	d5 2e       	mov	r13, r21
    7386:	e6 2e       	mov	r14, r22
    7388:	f7 2e       	mov	r15, r23
    738a:	08 2f       	mov	r16, r24
    738c:	19 2f       	mov	r17, r25
    738e:	ae 82       	std	Y+6, r10	; 0x06
    7390:	bf 82       	std	Y+7, r11	; 0x07
    7392:	c8 86       	std	Y+8, r12	; 0x08
    7394:	d9 86       	std	Y+9, r13	; 0x09
    7396:	ea 86       	std	Y+10, r14	; 0x0a
    7398:	fb 86       	std	Y+11, r15	; 0x0b
    739a:	0c 87       	std	Y+12, r16	; 0x0c
    739c:	1d 87       	std	Y+13, r17	; 0x0d
						calDat.hour		= (uint8_t) (u64 % 100U);
    739e:	2e 80       	ldd	r2, Y+6	; 0x06
    73a0:	3f 80       	ldd	r3, Y+7	; 0x07
    73a2:	48 84       	ldd	r4, Y+8	; 0x08
    73a4:	59 84       	ldd	r5, Y+9	; 0x09
    73a6:	6a 84       	ldd	r6, Y+10	; 0x0a
    73a8:	7b 84       	ldd	r7, Y+11	; 0x0b
    73aa:	8c 84       	ldd	r8, Y+12	; 0x0c
    73ac:	9d 84       	ldd	r9, Y+13	; 0x0d
    73ae:	0f 2e       	mov	r0, r31
    73b0:	f4 e6       	ldi	r31, 0x64	; 100
    73b2:	af 2e       	mov	r10, r31
    73b4:	f0 2d       	mov	r31, r0
    73b6:	b1 2c       	mov	r11, r1
    73b8:	c1 2c       	mov	r12, r1
    73ba:	d1 2c       	mov	r13, r1
    73bc:	e1 2c       	mov	r14, r1
    73be:	f1 2c       	mov	r15, r1
    73c0:	00 e0       	ldi	r16, 0x00	; 0
    73c2:	10 e0       	ldi	r17, 0x00	; 0
    73c4:	22 2d       	mov	r18, r2
    73c6:	33 2d       	mov	r19, r3
    73c8:	44 2d       	mov	r20, r4
    73ca:	55 2d       	mov	r21, r5
    73cc:	66 2d       	mov	r22, r6
    73ce:	77 2d       	mov	r23, r7
    73d0:	88 2d       	mov	r24, r8
    73d2:	99 2d       	mov	r25, r9
    73d4:	0f 94 8c 2f 	call	0x25f18	; 0x25f18 <__umoddi3>
    73d8:	a2 2e       	mov	r10, r18
    73da:	b3 2e       	mov	r11, r19
    73dc:	c4 2e       	mov	r12, r20
    73de:	d5 2e       	mov	r13, r21
    73e0:	e6 2e       	mov	r14, r22
    73e2:	f7 2e       	mov	r15, r23
    73e4:	08 2f       	mov	r16, r24
    73e6:	19 2f       	mov	r17, r25
    73e8:	2a 2d       	mov	r18, r10
    73ea:	3b 2d       	mov	r19, r11
    73ec:	4c 2d       	mov	r20, r12
    73ee:	5d 2d       	mov	r21, r13
    73f0:	6e 2d       	mov	r22, r14
    73f2:	7f 2d       	mov	r23, r15
    73f4:	80 2f       	mov	r24, r16
    73f6:	91 2f       	mov	r25, r17
    73f8:	ce 01       	movw	r24, r28
    73fa:	8f 5b       	subi	r24, 0xBF	; 191
    73fc:	9f 4f       	sbci	r25, 0xFF	; 255
    73fe:	fc 01       	movw	r30, r24
    7400:	20 83       	st	Z, r18
						u64	/= 	100U;
    7402:	2e 80       	ldd	r2, Y+6	; 0x06
    7404:	3f 80       	ldd	r3, Y+7	; 0x07
    7406:	48 84       	ldd	r4, Y+8	; 0x08
    7408:	59 84       	ldd	r5, Y+9	; 0x09
    740a:	6a 84       	ldd	r6, Y+10	; 0x0a
    740c:	7b 84       	ldd	r7, Y+11	; 0x0b
    740e:	8c 84       	ldd	r8, Y+12	; 0x0c
    7410:	9d 84       	ldd	r9, Y+13	; 0x0d
    7412:	0f 2e       	mov	r0, r31
    7414:	f4 e6       	ldi	r31, 0x64	; 100
    7416:	af 2e       	mov	r10, r31
    7418:	f0 2d       	mov	r31, r0
    741a:	b1 2c       	mov	r11, r1
    741c:	c1 2c       	mov	r12, r1
    741e:	d1 2c       	mov	r13, r1
    7420:	e1 2c       	mov	r14, r1
    7422:	f1 2c       	mov	r15, r1
    7424:	00 e0       	ldi	r16, 0x00	; 0
    7426:	10 e0       	ldi	r17, 0x00	; 0
    7428:	22 2d       	mov	r18, r2
    742a:	33 2d       	mov	r19, r3
    742c:	44 2d       	mov	r20, r4
    742e:	55 2d       	mov	r21, r5
    7430:	66 2d       	mov	r22, r6
    7432:	77 2d       	mov	r23, r7
    7434:	88 2d       	mov	r24, r8
    7436:	99 2d       	mov	r25, r9
    7438:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    743c:	a2 2e       	mov	r10, r18
    743e:	b3 2e       	mov	r11, r19
    7440:	c4 2e       	mov	r12, r20
    7442:	d5 2e       	mov	r13, r21
    7444:	e6 2e       	mov	r14, r22
    7446:	f7 2e       	mov	r15, r23
    7448:	08 2f       	mov	r16, r24
    744a:	19 2f       	mov	r17, r25
    744c:	ae 82       	std	Y+6, r10	; 0x06
    744e:	bf 82       	std	Y+7, r11	; 0x07
    7450:	c8 86       	std	Y+8, r12	; 0x08
    7452:	d9 86       	std	Y+9, r13	; 0x09
    7454:	ea 86       	std	Y+10, r14	; 0x0a
    7456:	fb 86       	std	Y+11, r15	; 0x0b
    7458:	0c 87       	std	Y+12, r16	; 0x0c
    745a:	1d 87       	std	Y+13, r17	; 0x0d
						calDat.date		= (uint8_t) (u64 % 100U) - 1;
    745c:	2e 80       	ldd	r2, Y+6	; 0x06
    745e:	3f 80       	ldd	r3, Y+7	; 0x07
    7460:	48 84       	ldd	r4, Y+8	; 0x08
    7462:	59 84       	ldd	r5, Y+9	; 0x09
    7464:	6a 84       	ldd	r6, Y+10	; 0x0a
    7466:	7b 84       	ldd	r7, Y+11	; 0x0b
    7468:	8c 84       	ldd	r8, Y+12	; 0x0c
    746a:	9d 84       	ldd	r9, Y+13	; 0x0d
    746c:	0f 2e       	mov	r0, r31
    746e:	f4 e6       	ldi	r31, 0x64	; 100
    7470:	af 2e       	mov	r10, r31
    7472:	f0 2d       	mov	r31, r0
    7474:	b1 2c       	mov	r11, r1
    7476:	c1 2c       	mov	r12, r1
    7478:	d1 2c       	mov	r13, r1
    747a:	e1 2c       	mov	r14, r1
    747c:	f1 2c       	mov	r15, r1
    747e:	00 e0       	ldi	r16, 0x00	; 0
    7480:	10 e0       	ldi	r17, 0x00	; 0
    7482:	22 2d       	mov	r18, r2
    7484:	33 2d       	mov	r19, r3
    7486:	44 2d       	mov	r20, r4
    7488:	55 2d       	mov	r21, r5
    748a:	66 2d       	mov	r22, r6
    748c:	77 2d       	mov	r23, r7
    748e:	88 2d       	mov	r24, r8
    7490:	99 2d       	mov	r25, r9
    7492:	0f 94 8c 2f 	call	0x25f18	; 0x25f18 <__umoddi3>
    7496:	a2 2e       	mov	r10, r18
    7498:	b3 2e       	mov	r11, r19
    749a:	c4 2e       	mov	r12, r20
    749c:	d5 2e       	mov	r13, r21
    749e:	e6 2e       	mov	r14, r22
    74a0:	f7 2e       	mov	r15, r23
    74a2:	08 2f       	mov	r16, r24
    74a4:	19 2f       	mov	r17, r25
    74a6:	2a 2d       	mov	r18, r10
    74a8:	3b 2d       	mov	r19, r11
    74aa:	4c 2d       	mov	r20, r12
    74ac:	5d 2d       	mov	r21, r13
    74ae:	6e 2d       	mov	r22, r14
    74b0:	7f 2d       	mov	r23, r15
    74b2:	80 2f       	mov	r24, r16
    74b4:	91 2f       	mov	r25, r17
    74b6:	82 2f       	mov	r24, r18
    74b8:	2f ef       	ldi	r18, 0xFF	; 255
    74ba:	28 0f       	add	r18, r24
    74bc:	ce 01       	movw	r24, r28
    74be:	8e 5b       	subi	r24, 0xBE	; 190
    74c0:	9f 4f       	sbci	r25, 0xFF	; 255
    74c2:	fc 01       	movw	r30, r24
    74c4:	20 83       	st	Z, r18
						u64	/= 	100U;
    74c6:	2e 80       	ldd	r2, Y+6	; 0x06
    74c8:	3f 80       	ldd	r3, Y+7	; 0x07
    74ca:	48 84       	ldd	r4, Y+8	; 0x08
    74cc:	59 84       	ldd	r5, Y+9	; 0x09
    74ce:	6a 84       	ldd	r6, Y+10	; 0x0a
    74d0:	7b 84       	ldd	r7, Y+11	; 0x0b
    74d2:	8c 84       	ldd	r8, Y+12	; 0x0c
    74d4:	9d 84       	ldd	r9, Y+13	; 0x0d
    74d6:	0f 2e       	mov	r0, r31
    74d8:	f4 e6       	ldi	r31, 0x64	; 100
    74da:	af 2e       	mov	r10, r31
    74dc:	f0 2d       	mov	r31, r0
    74de:	b1 2c       	mov	r11, r1
    74e0:	c1 2c       	mov	r12, r1
    74e2:	d1 2c       	mov	r13, r1
    74e4:	e1 2c       	mov	r14, r1
    74e6:	f1 2c       	mov	r15, r1
    74e8:	00 e0       	ldi	r16, 0x00	; 0
    74ea:	10 e0       	ldi	r17, 0x00	; 0
    74ec:	22 2d       	mov	r18, r2
    74ee:	33 2d       	mov	r19, r3
    74f0:	44 2d       	mov	r20, r4
    74f2:	55 2d       	mov	r21, r5
    74f4:	66 2d       	mov	r22, r6
    74f6:	77 2d       	mov	r23, r7
    74f8:	88 2d       	mov	r24, r8
    74fa:	99 2d       	mov	r25, r9
    74fc:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    7500:	a2 2e       	mov	r10, r18
    7502:	b3 2e       	mov	r11, r19
    7504:	c4 2e       	mov	r12, r20
    7506:	d5 2e       	mov	r13, r21
    7508:	e6 2e       	mov	r14, r22
    750a:	f7 2e       	mov	r15, r23
    750c:	08 2f       	mov	r16, r24
    750e:	19 2f       	mov	r17, r25
    7510:	ae 82       	std	Y+6, r10	; 0x06
    7512:	bf 82       	std	Y+7, r11	; 0x07
    7514:	c8 86       	std	Y+8, r12	; 0x08
    7516:	d9 86       	std	Y+9, r13	; 0x09
    7518:	ea 86       	std	Y+10, r14	; 0x0a
    751a:	fb 86       	std	Y+11, r15	; 0x0b
    751c:	0c 87       	std	Y+12, r16	; 0x0c
    751e:	1d 87       	std	Y+13, r17	; 0x0d
						calDat.month	= (uint8_t) (u64 % 100U) - 1;
    7520:	2e 80       	ldd	r2, Y+6	; 0x06
    7522:	3f 80       	ldd	r3, Y+7	; 0x07
    7524:	48 84       	ldd	r4, Y+8	; 0x08
    7526:	59 84       	ldd	r5, Y+9	; 0x09
    7528:	6a 84       	ldd	r6, Y+10	; 0x0a
    752a:	7b 84       	ldd	r7, Y+11	; 0x0b
    752c:	8c 84       	ldd	r8, Y+12	; 0x0c
    752e:	9d 84       	ldd	r9, Y+13	; 0x0d
    7530:	0f 2e       	mov	r0, r31
    7532:	f4 e6       	ldi	r31, 0x64	; 100
    7534:	af 2e       	mov	r10, r31
    7536:	f0 2d       	mov	r31, r0
    7538:	b1 2c       	mov	r11, r1
    753a:	c1 2c       	mov	r12, r1
    753c:	d1 2c       	mov	r13, r1
    753e:	e1 2c       	mov	r14, r1
    7540:	f1 2c       	mov	r15, r1
    7542:	00 e0       	ldi	r16, 0x00	; 0
    7544:	10 e0       	ldi	r17, 0x00	; 0
    7546:	22 2d       	mov	r18, r2
    7548:	33 2d       	mov	r19, r3
    754a:	44 2d       	mov	r20, r4
    754c:	55 2d       	mov	r21, r5
    754e:	66 2d       	mov	r22, r6
    7550:	77 2d       	mov	r23, r7
    7552:	88 2d       	mov	r24, r8
    7554:	99 2d       	mov	r25, r9
    7556:	0f 94 8c 2f 	call	0x25f18	; 0x25f18 <__umoddi3>
    755a:	a2 2e       	mov	r10, r18
    755c:	b3 2e       	mov	r11, r19
    755e:	c4 2e       	mov	r12, r20
    7560:	d5 2e       	mov	r13, r21
    7562:	e6 2e       	mov	r14, r22
    7564:	f7 2e       	mov	r15, r23
    7566:	08 2f       	mov	r16, r24
    7568:	19 2f       	mov	r17, r25
    756a:	2a 2d       	mov	r18, r10
    756c:	3b 2d       	mov	r19, r11
    756e:	4c 2d       	mov	r20, r12
    7570:	5d 2d       	mov	r21, r13
    7572:	6e 2d       	mov	r22, r14
    7574:	7f 2d       	mov	r23, r15
    7576:	80 2f       	mov	r24, r16
    7578:	91 2f       	mov	r25, r17
    757a:	82 2f       	mov	r24, r18
    757c:	2f ef       	ldi	r18, 0xFF	; 255
    757e:	28 0f       	add	r18, r24
    7580:	ce 01       	movw	r24, r28
    7582:	8d 5b       	subi	r24, 0xBD	; 189
    7584:	9f 4f       	sbci	r25, 0xFF	; 255
    7586:	fc 01       	movw	r30, r24
    7588:	20 83       	st	Z, r18
						u64	/= 	100U;
    758a:	2e 80       	ldd	r2, Y+6	; 0x06
    758c:	3f 80       	ldd	r3, Y+7	; 0x07
    758e:	48 84       	ldd	r4, Y+8	; 0x08
    7590:	59 84       	ldd	r5, Y+9	; 0x09
    7592:	6a 84       	ldd	r6, Y+10	; 0x0a
    7594:	7b 84       	ldd	r7, Y+11	; 0x0b
    7596:	8c 84       	ldd	r8, Y+12	; 0x0c
    7598:	9d 84       	ldd	r9, Y+13	; 0x0d
    759a:	0f 2e       	mov	r0, r31
    759c:	f4 e6       	ldi	r31, 0x64	; 100
    759e:	af 2e       	mov	r10, r31
    75a0:	f0 2d       	mov	r31, r0
    75a2:	b1 2c       	mov	r11, r1
    75a4:	c1 2c       	mov	r12, r1
    75a6:	d1 2c       	mov	r13, r1
    75a8:	e1 2c       	mov	r14, r1
    75aa:	f1 2c       	mov	r15, r1
    75ac:	00 e0       	ldi	r16, 0x00	; 0
    75ae:	10 e0       	ldi	r17, 0x00	; 0
    75b0:	22 2d       	mov	r18, r2
    75b2:	33 2d       	mov	r19, r3
    75b4:	44 2d       	mov	r20, r4
    75b6:	55 2d       	mov	r21, r5
    75b8:	66 2d       	mov	r22, r6
    75ba:	77 2d       	mov	r23, r7
    75bc:	88 2d       	mov	r24, r8
    75be:	99 2d       	mov	r25, r9
    75c0:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    75c4:	a2 2e       	mov	r10, r18
    75c6:	b3 2e       	mov	r11, r19
    75c8:	c4 2e       	mov	r12, r20
    75ca:	d5 2e       	mov	r13, r21
    75cc:	e6 2e       	mov	r14, r22
    75ce:	f7 2e       	mov	r15, r23
    75d0:	08 2f       	mov	r16, r24
    75d2:	19 2f       	mov	r17, r25
    75d4:	ae 82       	std	Y+6, r10	; 0x06
    75d6:	bf 82       	std	Y+7, r11	; 0x07
    75d8:	c8 86       	std	Y+8, r12	; 0x08
    75da:	d9 86       	std	Y+9, r13	; 0x09
    75dc:	ea 86       	std	Y+10, r14	; 0x0a
    75de:	fb 86       	std	Y+11, r15	; 0x0b
    75e0:	0c 87       	std	Y+12, r16	; 0x0c
    75e2:	1d 87       	std	Y+13, r17	; 0x0d
						calDat.year		= (uint16_t) u64;
    75e4:	2e 81       	ldd	r18, Y+6	; 0x06
    75e6:	3f 81       	ldd	r19, Y+7	; 0x07
    75e8:	ce 01       	movw	r24, r28
    75ea:	8c 5b       	subi	r24, 0xBC	; 188
    75ec:	9f 4f       	sbci	r25, 0xFF	; 255
    75ee:	fc 01       	movw	r30, r24
    75f0:	20 83       	st	Z, r18
    75f2:	31 83       	std	Z+1, r19	; 0x01

						uint32_t l_ts	= calendar_date_to_timestamp(&calDat);
    75f4:	ce 01       	movw	r24, r28
    75f6:	cf 96       	adiw	r24, 0x3f	; 63
    75f8:	0e 94 bd 50 	call	0xa17a	; 0xa17a <calendar_date_to_timestamp>
    75fc:	dc 01       	movw	r26, r24
    75fe:	cb 01       	movw	r24, r22
    7600:	8c a3       	std	Y+36, r24	; 0x24
    7602:	9d a3       	std	Y+37, r25	; 0x25
    7604:	ae a3       	std	Y+38, r26	; 0x26
    7606:	bf a3       	std	Y+39, r27	; 0x27

						flags = cpu_irq_save();
    7608:	0e 94 7d 1f 	call	0x3efa	; 0x3efa <cpu_irq_save>
    760c:	88 a7       	std	Y+40, r24	; 0x28
						l_ts		   -= (uint32_t)(g_milliseconds_cnt64 / 1000);
    760e:	20 90 18 26 	lds	r2, 0x2618	; 0x802618 <g_milliseconds_cnt64>
    7612:	30 90 19 26 	lds	r3, 0x2619	; 0x802619 <g_milliseconds_cnt64+0x1>
    7616:	40 90 1a 26 	lds	r4, 0x261A	; 0x80261a <g_milliseconds_cnt64+0x2>
    761a:	50 90 1b 26 	lds	r5, 0x261B	; 0x80261b <g_milliseconds_cnt64+0x3>
    761e:	60 90 1c 26 	lds	r6, 0x261C	; 0x80261c <g_milliseconds_cnt64+0x4>
    7622:	70 90 1d 26 	lds	r7, 0x261D	; 0x80261d <g_milliseconds_cnt64+0x5>
    7626:	80 90 1e 26 	lds	r8, 0x261E	; 0x80261e <g_milliseconds_cnt64+0x6>
    762a:	90 90 1f 26 	lds	r9, 0x261F	; 0x80261f <g_milliseconds_cnt64+0x7>
    762e:	0f 2e       	mov	r0, r31
    7630:	f8 ee       	ldi	r31, 0xE8	; 232
    7632:	af 2e       	mov	r10, r31
    7634:	f0 2d       	mov	r31, r0
    7636:	0f 2e       	mov	r0, r31
    7638:	f3 e0       	ldi	r31, 0x03	; 3
    763a:	bf 2e       	mov	r11, r31
    763c:	f0 2d       	mov	r31, r0
    763e:	c1 2c       	mov	r12, r1
    7640:	d1 2c       	mov	r13, r1
    7642:	e1 2c       	mov	r14, r1
    7644:	f1 2c       	mov	r15, r1
    7646:	00 e0       	ldi	r16, 0x00	; 0
    7648:	10 e0       	ldi	r17, 0x00	; 0
    764a:	22 2d       	mov	r18, r2
    764c:	33 2d       	mov	r19, r3
    764e:	44 2d       	mov	r20, r4
    7650:	55 2d       	mov	r21, r5
    7652:	66 2d       	mov	r22, r6
    7654:	77 2d       	mov	r23, r7
    7656:	88 2d       	mov	r24, r8
    7658:	99 2d       	mov	r25, r9
    765a:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    765e:	a2 2e       	mov	r10, r18
    7660:	b3 2e       	mov	r11, r19
    7662:	c4 2e       	mov	r12, r20
    7664:	d5 2e       	mov	r13, r21
    7666:	e6 2e       	mov	r14, r22
    7668:	f7 2e       	mov	r15, r23
    766a:	08 2f       	mov	r16, r24
    766c:	19 2f       	mov	r17, r25
    766e:	2a 2d       	mov	r18, r10
    7670:	3b 2d       	mov	r19, r11
    7672:	4c 2d       	mov	r20, r12
    7674:	5d 2d       	mov	r21, r13
    7676:	6e 2d       	mov	r22, r14
    7678:	7f 2d       	mov	r23, r15
    767a:	80 2f       	mov	r24, r16
    767c:	91 2f       	mov	r25, r17
    767e:	8c a1       	ldd	r24, Y+36	; 0x24
    7680:	9d a1       	ldd	r25, Y+37	; 0x25
    7682:	ae a1       	ldd	r26, Y+38	; 0x26
    7684:	bf a1       	ldd	r27, Y+39	; 0x27
    7686:	82 1b       	sub	r24, r18
    7688:	93 0b       	sbc	r25, r19
    768a:	a4 0b       	sbc	r26, r20
    768c:	b5 0b       	sbc	r27, r21
    768e:	8c a3       	std	Y+36, r24	; 0x24
    7690:	9d a3       	std	Y+37, r25	; 0x25
    7692:	ae a3       	std	Y+38, r26	; 0x26
    7694:	bf a3       	std	Y+39, r27	; 0x27
						g_boot_time_ts	= l_ts;
    7696:	8c a1       	ldd	r24, Y+36	; 0x24
    7698:	9d a1       	ldd	r25, Y+37	; 0x25
    769a:	ae a1       	ldd	r26, Y+38	; 0x26
    769c:	bf a1       	ldd	r27, Y+39	; 0x27
    769e:	80 93 20 26 	sts	0x2620, r24	; 0x802620 <g_boot_time_ts>
    76a2:	90 93 21 26 	sts	0x2621, r25	; 0x802621 <g_boot_time_ts+0x1>
    76a6:	a0 93 22 26 	sts	0x2622, r26	; 0x802622 <g_boot_time_ts+0x2>
    76aa:	b0 93 23 26 	sts	0x2623, r27	; 0x802623 <g_boot_time_ts+0x3>
						cpu_irq_restore(flags);
    76ae:	88 a5       	ldd	r24, Y+40	; 0x28
    76b0:	0e 94 8d 1f 	call	0x3f1a	; 0x3f1a <cpu_irq_restore>
					}
				break;
    76b4:	e0 c0       	rjmp	.+448    	; 0x7876 <serial_filter_inStream+0xea6>
				case  6:
				case  7:
				case 10:
				case 11:
				case 12:
					ptr += myStringToFloat(ptr, &fVal);
    76b6:	9e 01       	movw	r18, r28
    76b8:	27 5c       	subi	r18, 0xC7	; 199
    76ba:	3f 4f       	sbci	r19, 0xFF	; 255
    76bc:	89 81       	ldd	r24, Y+1	; 0x01
    76be:	9a 81       	ldd	r25, Y+2	; 0x02
    76c0:	b9 01       	movw	r22, r18
    76c2:	0e 94 1f db 	call	0x1b63e	; 0x1b63e <myStringToFloat>
    76c6:	9c 01       	movw	r18, r24
    76c8:	89 81       	ldd	r24, Y+1	; 0x01
    76ca:	9a 81       	ldd	r25, Y+2	; 0x02
    76cc:	82 0f       	add	r24, r18
    76ce:	93 1f       	adc	r25, r19
    76d0:	89 83       	std	Y+1, r24	; 0x01
    76d2:	9a 83       	std	Y+2, r25	; 0x02
					if        (idx ==  3) {
    76d4:	8b 81       	ldd	r24, Y+3	; 0x03
    76d6:	83 30       	cpi	r24, 0x03	; 3
    76d8:	d9 f4       	brne	.+54     	; 0x7710 <serial_filter_inStream+0xd40>
						if (fVal) {
    76da:	89 ad       	ldd	r24, Y+57	; 0x39
    76dc:	9a ad       	ldd	r25, Y+58	; 0x3a
    76de:	ab ad       	ldd	r26, Y+59	; 0x3b
    76e0:	bc ad       	ldd	r27, Y+60	; 0x3c
    76e2:	20 e0       	ldi	r18, 0x00	; 0
    76e4:	30 e0       	ldi	r19, 0x00	; 0
    76e6:	a9 01       	movw	r20, r18
    76e8:	bc 01       	movw	r22, r24
    76ea:	cd 01       	movw	r24, r26
    76ec:	0f 94 b8 26 	call	0x24d70	; 0x24d70 <__cmpsf2>
    76f0:	88 23       	and	r24, r24
    76f2:	09 f4       	brne	.+2      	; 0x76f6 <serial_filter_inStream+0xd26>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    76f4:	c2 c0       	rjmp	.+388    	; 0x787a <serial_filter_inStream+0xeaa>
				case 11:
				case 12:
					ptr += myStringToFloat(ptr, &fVal);
					if        (idx ==  3) {
						if (fVal) {
							g_gns_lat = fVal;
    76f6:	89 ad       	ldd	r24, Y+57	; 0x39
    76f8:	9a ad       	ldd	r25, Y+58	; 0x3a
    76fa:	ab ad       	ldd	r26, Y+59	; 0x3b
    76fc:	bc ad       	ldd	r27, Y+60	; 0x3c
    76fe:	80 93 48 26 	sts	0x2648, r24	; 0x802648 <g_gns_lat>
    7702:	90 93 49 26 	sts	0x2649, r25	; 0x802649 <g_gns_lat+0x1>
    7706:	a0 93 4a 26 	sts	0x264A, r26	; 0x80264a <g_gns_lat+0x2>
    770a:	b0 93 4b 26 	sts	0x264B, r27	; 0x80264b <g_gns_lat+0x3>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    770e:	b5 c0       	rjmp	.+362    	; 0x787a <serial_filter_inStream+0xeaa>
					if        (idx ==  3) {
						if (fVal) {
							g_gns_lat = fVal;
						}

					} else if (idx ==  4) {
    7710:	8b 81       	ldd	r24, Y+3	; 0x03
    7712:	84 30       	cpi	r24, 0x04	; 4
    7714:	d9 f4       	brne	.+54     	; 0x774c <serial_filter_inStream+0xd7c>
						if (fVal) {
    7716:	89 ad       	ldd	r24, Y+57	; 0x39
    7718:	9a ad       	ldd	r25, Y+58	; 0x3a
    771a:	ab ad       	ldd	r26, Y+59	; 0x3b
    771c:	bc ad       	ldd	r27, Y+60	; 0x3c
    771e:	20 e0       	ldi	r18, 0x00	; 0
    7720:	30 e0       	ldi	r19, 0x00	; 0
    7722:	a9 01       	movw	r20, r18
    7724:	bc 01       	movw	r22, r24
    7726:	cd 01       	movw	r24, r26
    7728:	0f 94 b8 26 	call	0x24d70	; 0x24d70 <__cmpsf2>
    772c:	88 23       	and	r24, r24
    772e:	09 f4       	brne	.+2      	; 0x7732 <serial_filter_inStream+0xd62>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    7730:	a4 c0       	rjmp	.+328    	; 0x787a <serial_filter_inStream+0xeaa>
							g_gns_lat = fVal;
						}

					} else if (idx ==  4) {
						if (fVal) {
							g_gns_lon = fVal;
    7732:	89 ad       	ldd	r24, Y+57	; 0x39
    7734:	9a ad       	ldd	r25, Y+58	; 0x3a
    7736:	ab ad       	ldd	r26, Y+59	; 0x3b
    7738:	bc ad       	ldd	r27, Y+60	; 0x3c
    773a:	80 93 4c 26 	sts	0x264C, r24	; 0x80264c <g_gns_lon>
    773e:	90 93 4d 26 	sts	0x264D, r25	; 0x80264d <g_gns_lon+0x1>
    7742:	a0 93 4e 26 	sts	0x264E, r26	; 0x80264e <g_gns_lon+0x2>
    7746:	b0 93 4f 26 	sts	0x264F, r27	; 0x80264f <g_gns_lon+0x3>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    774a:	97 c0       	rjmp	.+302    	; 0x787a <serial_filter_inStream+0xeaa>
					} else if (idx ==  4) {
						if (fVal) {
							g_gns_lon = fVal;
						}

					} else if (idx ==  5) {
    774c:	8b 81       	ldd	r24, Y+3	; 0x03
    774e:	85 30       	cpi	r24, 0x05	; 5
    7750:	c1 f5       	brne	.+112    	; 0x77c2 <serial_filter_inStream+0xdf2>
						if (fVal) {
    7752:	89 ad       	ldd	r24, Y+57	; 0x39
    7754:	9a ad       	ldd	r25, Y+58	; 0x3a
    7756:	ab ad       	ldd	r26, Y+59	; 0x3b
    7758:	bc ad       	ldd	r27, Y+60	; 0x3c
    775a:	20 e0       	ldi	r18, 0x00	; 0
    775c:	30 e0       	ldi	r19, 0x00	; 0
    775e:	a9 01       	movw	r20, r18
    7760:	bc 01       	movw	r22, r24
    7762:	cd 01       	movw	r24, r26
    7764:	0f 94 b8 26 	call	0x24d70	; 0x24d70 <__cmpsf2>
    7768:	88 23       	and	r24, r24
    776a:	09 f4       	brne	.+2      	; 0x776e <serial_filter_inStream+0xd9e>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    776c:	86 c0       	rjmp	.+268    	; 0x787a <serial_filter_inStream+0xeaa>
							g_gns_lon = fVal;
						}

					} else if (idx ==  5) {
						if (fVal) {
							g_gns_msl_alt_m = fVal;
    776e:	89 ad       	ldd	r24, Y+57	; 0x39
    7770:	9a ad       	ldd	r25, Y+58	; 0x3a
    7772:	ab ad       	ldd	r26, Y+59	; 0x3b
    7774:	bc ad       	ldd	r27, Y+60	; 0x3c
    7776:	80 93 50 26 	sts	0x2650, r24	; 0x802650 <g_gns_msl_alt_m>
    777a:	90 93 51 26 	sts	0x2651, r25	; 0x802651 <g_gns_msl_alt_m+0x1>
    777e:	a0 93 52 26 	sts	0x2652, r26	; 0x802652 <g_gns_msl_alt_m+0x2>
    7782:	b0 93 53 26 	sts	0x2653, r27	; 0x802653 <g_gns_msl_alt_m+0x3>
							if (g_qnh_is_auto) {
    7786:	80 91 d9 2a 	lds	r24, 0x2AD9	; 0x802ad9 <g_qnh_is_auto>
    778a:	88 23       	and	r24, r24
    778c:	09 f4       	brne	.+2      	; 0x7790 <serial_filter_inStream+0xdc0>
    778e:	75 c0       	rjmp	.+234    	; 0x787a <serial_filter_inStream+0xeaa>
								g_qnh_height_m = (int16_t) (0.5f + fVal);
    7790:	89 ad       	ldd	r24, Y+57	; 0x39
    7792:	9a ad       	ldd	r25, Y+58	; 0x3a
    7794:	ab ad       	ldd	r26, Y+59	; 0x3b
    7796:	bc ad       	ldd	r27, Y+60	; 0x3c
    7798:	20 e0       	ldi	r18, 0x00	; 0
    779a:	30 e0       	ldi	r19, 0x00	; 0
    779c:	40 e0       	ldi	r20, 0x00	; 0
    779e:	5f e3       	ldi	r21, 0x3F	; 63
    77a0:	bc 01       	movw	r22, r24
    77a2:	cd 01       	movw	r24, r26
    77a4:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
    77a8:	dc 01       	movw	r26, r24
    77aa:	cb 01       	movw	r24, r22
    77ac:	bc 01       	movw	r22, r24
    77ae:	cd 01       	movw	r24, r26
    77b0:	0f 94 61 27 	call	0x24ec2	; 0x24ec2 <__fixsfsi>
    77b4:	dc 01       	movw	r26, r24
    77b6:	cb 01       	movw	r24, r22
    77b8:	80 93 da 2a 	sts	0x2ADA, r24	; 0x802ada <g_qnh_height_m>
    77bc:	90 93 db 2a 	sts	0x2ADB, r25	; 0x802adb <g_qnh_height_m+0x1>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    77c0:	5c c0       	rjmp	.+184    	; 0x787a <serial_filter_inStream+0xeaa>
							if (g_qnh_is_auto) {
								g_qnh_height_m = (int16_t) (0.5f + fVal);
							}
						}

					} else if (idx ==  6) {
    77c2:	8b 81       	ldd	r24, Y+3	; 0x03
    77c4:	86 30       	cpi	r24, 0x06	; 6
    77c6:	69 f4       	brne	.+26     	; 0x77e2 <serial_filter_inStream+0xe12>
						g_gns_speed_kmPh = fVal;
    77c8:	89 ad       	ldd	r24, Y+57	; 0x39
    77ca:	9a ad       	ldd	r25, Y+58	; 0x3a
    77cc:	ab ad       	ldd	r26, Y+59	; 0x3b
    77ce:	bc ad       	ldd	r27, Y+60	; 0x3c
    77d0:	80 93 54 26 	sts	0x2654, r24	; 0x802654 <g_gns_speed_kmPh>
    77d4:	90 93 55 26 	sts	0x2655, r25	; 0x802655 <g_gns_speed_kmPh+0x1>
    77d8:	a0 93 56 26 	sts	0x2656, r26	; 0x802656 <g_gns_speed_kmPh+0x2>
    77dc:	b0 93 57 26 	sts	0x2657, r27	; 0x802657 <g_gns_speed_kmPh+0x3>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    77e0:	4c c0       	rjmp	.+152    	; 0x787a <serial_filter_inStream+0xeaa>
						}

					} else if (idx ==  6) {
						g_gns_speed_kmPh = fVal;

					} else if (idx ==  7) {
    77e2:	8b 81       	ldd	r24, Y+3	; 0x03
    77e4:	87 30       	cpi	r24, 0x07	; 7
    77e6:	69 f4       	brne	.+26     	; 0x7802 <serial_filter_inStream+0xe32>
						g_gns_course_deg = fVal;
    77e8:	89 ad       	ldd	r24, Y+57	; 0x39
    77ea:	9a ad       	ldd	r25, Y+58	; 0x3a
    77ec:	ab ad       	ldd	r26, Y+59	; 0x3b
    77ee:	bc ad       	ldd	r27, Y+60	; 0x3c
    77f0:	80 93 58 26 	sts	0x2658, r24	; 0x802658 <g_gns_course_deg>
    77f4:	90 93 59 26 	sts	0x2659, r25	; 0x802659 <g_gns_course_deg+0x1>
    77f8:	a0 93 5a 26 	sts	0x265A, r26	; 0x80265a <g_gns_course_deg+0x2>
    77fc:	b0 93 5b 26 	sts	0x265B, r27	; 0x80265b <g_gns_course_deg+0x3>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    7800:	3c c0       	rjmp	.+120    	; 0x787a <serial_filter_inStream+0xeaa>
						g_gns_speed_kmPh = fVal;

					} else if (idx ==  7) {
						g_gns_course_deg = fVal;

					} else if (idx == 10) {
    7802:	8b 81       	ldd	r24, Y+3	; 0x03
    7804:	8a 30       	cpi	r24, 0x0A	; 10
    7806:	69 f4       	brne	.+26     	; 0x7822 <serial_filter_inStream+0xe52>
						g_gns_dop_h = fVal;
    7808:	89 ad       	ldd	r24, Y+57	; 0x39
    780a:	9a ad       	ldd	r25, Y+58	; 0x3a
    780c:	ab ad       	ldd	r26, Y+59	; 0x3b
    780e:	bc ad       	ldd	r27, Y+60	; 0x3c
    7810:	80 93 5d 26 	sts	0x265D, r24	; 0x80265d <g_gns_dop_h>
    7814:	90 93 5e 26 	sts	0x265E, r25	; 0x80265e <g_gns_dop_h+0x1>
    7818:	a0 93 5f 26 	sts	0x265F, r26	; 0x80265f <g_gns_dop_h+0x2>
    781c:	b0 93 60 26 	sts	0x2660, r27	; 0x802660 <g_gns_dop_h+0x3>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    7820:	2c c0       	rjmp	.+88     	; 0x787a <serial_filter_inStream+0xeaa>
						g_gns_course_deg = fVal;

					} else if (idx == 10) {
						g_gns_dop_h = fVal;

					} else if (idx == 11) {
    7822:	8b 81       	ldd	r24, Y+3	; 0x03
    7824:	8b 30       	cpi	r24, 0x0B	; 11
    7826:	69 f4       	brne	.+26     	; 0x7842 <serial_filter_inStream+0xe72>
						g_gns_dop_p = fVal;
    7828:	89 ad       	ldd	r24, Y+57	; 0x39
    782a:	9a ad       	ldd	r25, Y+58	; 0x3a
    782c:	ab ad       	ldd	r26, Y+59	; 0x3b
    782e:	bc ad       	ldd	r27, Y+60	; 0x3c
    7830:	80 93 61 26 	sts	0x2661, r24	; 0x802661 <g_gns_dop_p>
    7834:	90 93 62 26 	sts	0x2662, r25	; 0x802662 <g_gns_dop_p+0x1>
    7838:	a0 93 63 26 	sts	0x2663, r26	; 0x802663 <g_gns_dop_p+0x2>
    783c:	b0 93 64 26 	sts	0x2664, r27	; 0x802664 <g_gns_dop_p+0x3>

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    7840:	1c c0       	rjmp	.+56     	; 0x787a <serial_filter_inStream+0xeaa>
						g_gns_dop_h = fVal;

					} else if (idx == 11) {
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
    7842:	8b 81       	ldd	r24, Y+3	; 0x03
    7844:	8c 30       	cpi	r24, 0x0C	; 12
    7846:	c9 f4       	brne	.+50     	; 0x787a <serial_filter_inStream+0xeaa>
						g_gns_dop_v = fVal;
    7848:	89 ad       	ldd	r24, Y+57	; 0x39
    784a:	9a ad       	ldd	r25, Y+58	; 0x3a
    784c:	ab ad       	ldd	r26, Y+59	; 0x3b
    784e:	bc ad       	ldd	r27, Y+60	; 0x3c
    7850:	80 93 65 26 	sts	0x2665, r24	; 0x802665 <g_gns_dop_v>
    7854:	90 93 66 26 	sts	0x2666, r25	; 0x802666 <g_gns_dop_v+0x1>
    7858:	a0 93 67 26 	sts	0x2667, r26	; 0x802667 <g_gns_dop_v+0x2>
    785c:	b0 93 68 26 	sts	0x2668, r27	; 0x802668 <g_gns_dop_v+0x3>
					}
				break;
    7860:	0c c0       	rjmp	.+24     	; 0x787a <serial_filter_inStream+0xeaa>

				default:
					ptr = cueBehind(ptr, ',');
    7862:	89 81       	ldd	r24, Y+1	; 0x01
    7864:	9a 81       	ldd	r25, Y+2	; 0x02
    7866:	6c e2       	ldi	r22, 0x2C	; 44
    7868:	0e 94 f3 da 	call	0x1b5e6	; 0x1b5e6 <cueBehind>
    786c:	89 83       	std	Y+1, r24	; 0x01
    786e:	9a 83       	std	Y+2, r25	; 0x02
    7870:	05 c0       	rjmp	.+10     	; 0x787c <serial_filter_inStream+0xeac>
						g_gns_glonass_sats_inView = loVal;

					} else if (idx == 18) {
						g_gns_cPn0_dBHz = loVal;
					}
				break;
    7872:	00 00       	nop
    7874:	03 c0       	rjmp	.+6      	; 0x787c <serial_filter_inStream+0xeac>
						flags = cpu_irq_save();
						l_ts		   -= (uint32_t)(g_milliseconds_cnt64 / 1000);
						g_boot_time_ts	= l_ts;
						cpu_irq_restore(flags);
					}
				break;
    7876:	00 00       	nop
    7878:	01 c0       	rjmp	.+2      	; 0x787c <serial_filter_inStream+0xeac>
						g_gns_dop_p = fVal;

					} else if (idx == 12) {
						g_gns_dop_v = fVal;
					}
				break;
    787a:	00 00       	nop

				default:
					ptr = cueBehind(ptr, ',');
			}
			restLen = len - (ptr - buf);
    787c:	29 81       	ldd	r18, Y+1	; 0x01
    787e:	3a 81       	ldd	r19, Y+2	; 0x02
    7880:	ce 01       	movw	r24, r28
    7882:	89 5b       	subi	r24, 0xB9	; 185
    7884:	9f 4f       	sbci	r25, 0xFF	; 255
    7886:	fc 01       	movw	r30, r24
    7888:	80 81       	ld	r24, Z
    788a:	91 81       	ldd	r25, Z+1	; 0x01
    788c:	a9 01       	movw	r20, r18
    788e:	48 1b       	sub	r20, r24
    7890:	59 0b       	sbc	r21, r25
    7892:	ca 01       	movw	r24, r20
    7894:	9c 01       	movw	r18, r24
    7896:	ce 01       	movw	r24, r28
    7898:	87 5b       	subi	r24, 0xB7	; 183
    789a:	9f 4f       	sbci	r25, 0xFF	; 255
    789c:	fc 01       	movw	r30, r24
    789e:	80 81       	ld	r24, Z
    78a0:	91 81       	ldd	r25, Z+1	; 0x01
    78a2:	82 1b       	sub	r24, r18
    78a4:	93 0b       	sbc	r25, r19
    78a6:	8c 83       	std	Y+4, r24	; 0x04
    78a8:	9d 83       	std	Y+5, r25	; 0x05
			idx++;
    78aa:	8b 81       	ldd	r24, Y+3	; 0x03
    78ac:	8f 5f       	subi	r24, 0xFF	; 255
    78ae:	8b 83       	std	Y+3, r24	; 0x03
		irqflags_t flags;
		ptr += gnsInf_idx + gnsInf_len;

		uint8_t idx = 0;
		int16_t restLen = len - (ptr - buf);
		while (restLen > 0) {
    78b0:	8c 81       	ldd	r24, Y+4	; 0x04
    78b2:	9d 81       	ldd	r25, Y+5	; 0x05
    78b4:	18 16       	cp	r1, r24
    78b6:	19 06       	cpc	r1, r25
    78b8:	0c f4       	brge	.+2      	; 0x78bc <serial_filter_inStream+0xeec>
    78ba:	20 cb       	rjmp	.-2496   	; 0x6efc <serial_filter_inStream+0x52c>
			}
			restLen = len - (ptr - buf);
			idx++;
		}
	}
	return true;
    78bc:	81 e0       	ldi	r24, 0x01	; 1
}
    78be:	c6 5a       	subi	r28, 0xA6	; 166
    78c0:	df 4f       	sbci	r29, 0xFF	; 255
    78c2:	cd bf       	out	0x3d, r28	; 61
    78c4:	de bf       	out	0x3e, r29	; 62
    78c6:	df 91       	pop	r29
    78c8:	cf 91       	pop	r28
    78ca:	1f 91       	pop	r17
    78cc:	0f 91       	pop	r16
    78ce:	ff 90       	pop	r15
    78d0:	ef 90       	pop	r14
    78d2:	df 90       	pop	r13
    78d4:	cf 90       	pop	r12
    78d6:	bf 90       	pop	r11
    78d8:	af 90       	pop	r10
    78da:	9f 90       	pop	r9
    78dc:	8f 90       	pop	r8
    78de:	7f 90       	pop	r7
    78e0:	6f 90       	pop	r6
    78e2:	5f 90       	pop	r5
    78e4:	4f 90       	pop	r4
    78e6:	3f 90       	pop	r3
    78e8:	2f 90       	pop	r2
    78ea:	08 95       	ret

000078ec <task_serial>:


void task_serial(void /*uint32_t now*/)
{
    78ec:	cf 93       	push	r28
    78ee:	df 93       	push	r29
    78f0:	cd b7       	in	r28, 0x3d	; 61
    78f2:	de b7       	in	r29, 0x3e	; 62
    78f4:	67 97       	sbiw	r28, 0x17	; 23
    78f6:	cd bf       	out	0x3d, r28	; 61
    78f8:	de bf       	out	0x3e, r29	; 62
	uint16_t len_out = 0;
    78fa:	19 82       	std	Y+1, r1	; 0x01
    78fc:	1a 82       	std	Y+2, r1	; 0x02

	/* Handshaking SIM808 --> MPU, START data - IRQ disabled  */
	{
		irqflags_t flags = cpu_irq_save();
    78fe:	0e 94 7d 1f 	call	0x3efa	; 0x3efa <cpu_irq_save>
    7902:	8d 87       	std	Y+13, r24	; 0x0d

		/* No ongoing transmission, but data is available to be transfered and SIM808 is ready for that */
		isr_serial_tx_kickstart();
    7904:	0e 94 a1 22 	call	0x4542	; 0x4542 <isr_serial_tx_kickstart>

		cpu_irq_restore(flags);
    7908:	8d 85       	ldd	r24, Y+13	; 0x0d
    790a:	0e 94 8d 1f 	call	0x3f1a	; 0x3f1a <cpu_irq_restore>
	}

	/* Handshaking MPU --> SIM808, START data - IRQ disabled */
	{
		irqflags_t flags = cpu_irq_save();
    790e:	0e 94 7d 1f 	call	0x3efa	; 0x3efa <cpu_irq_save>
    7912:	8e 87       	std	Y+14, r24	; 0x0e
		uint16_t l_usart1_rx_idx = g_usart1_rx_idx;
    7914:	80 91 2c 27 	lds	r24, 0x272C	; 0x80272c <g_usart1_rx_idx>
    7918:	90 91 2d 27 	lds	r25, 0x272D	; 0x80272d <g_usart1_rx_idx+0x1>
    791c:	8f 87       	std	Y+15, r24	; 0x0f
    791e:	98 8b       	std	Y+16, r25	; 0x10
		cpu_irq_restore(flags);
    7920:	8e 85       	ldd	r24, Y+14	; 0x0e
    7922:	0e 94 8d 1f 	call	0x3f1a	; 0x3f1a <cpu_irq_restore>

		if (l_usart1_rx_idx < (C_USART1_RX_BUF_LEN - C_USART1_RX_BUF_DIFF_ON)) {
    7926:	8f 85       	ldd	r24, Y+15	; 0x0f
    7928:	98 89       	ldd	r25, Y+16	; 0x10
    792a:	80 3e       	cpi	r24, 0xE0	; 224
    792c:	91 40       	sbci	r25, 0x01	; 1
    792e:	08 f0       	brcs	.+2      	; 0x7932 <task_serial+0x46>
    7930:	e5 c0       	rjmp	.+458    	; 0x7afc <task_serial+0x210>
			ioport_set_pin_level(GSM_RTS1_DRV_GPIO, IOPORT_PIN_LEVEL_LOW);
    7932:	60 e0       	ldi	r22, 0x00	; 0
    7934:	8f e2       	ldi	r24, 0x2F	; 47
    7936:	0e 94 2e 21 	call	0x425c	; 0x425c <ioport_set_pin_level>
		}
	}

	while (g_usart1_rx_ready) {
    793a:	e0 c0       	rjmp	.+448    	; 0x7afc <task_serial+0x210>
		/* Find delimiter as line end indicator - IRQ allowed */
		{
			const char* p = strchr(g_usart1_rx_buf, '\n');	// g_usart1_rx_buf has to be 0 terminated
    793c:	6a e0       	ldi	r22, 0x0A	; 10
    793e:	70 e0       	ldi	r23, 0x00	; 0
    7940:	8e e2       	ldi	r24, 0x2E	; 46
    7942:	97 e2       	ldi	r25, 0x27	; 39
    7944:	0f 94 5e 33 	call	0x266bc	; 0x266bc <strchr>
    7948:	89 8b       	std	Y+17, r24	; 0x11
    794a:	9a 8b       	std	Y+18, r25	; 0x12
			if (p) {
    794c:	89 89       	ldd	r24, Y+17	; 0x11
    794e:	9a 89       	ldd	r25, Y+18	; 0x12
    7950:	89 2b       	or	r24, r25
    7952:	79 f0       	breq	.+30     	; 0x7972 <task_serial+0x86>
				len_out = 1 + (p - g_usart1_rx_buf);
    7954:	29 89       	ldd	r18, Y+17	; 0x11
    7956:	3a 89       	ldd	r19, Y+18	; 0x12
    7958:	8e e2       	ldi	r24, 0x2E	; 46
    795a:	97 e2       	ldi	r25, 0x27	; 39
    795c:	41 e0       	ldi	r20, 0x01	; 1
    795e:	50 e0       	ldi	r21, 0x00	; 0
    7960:	ba 01       	movw	r22, r20
    7962:	68 1b       	sub	r22, r24
    7964:	79 0b       	sbc	r23, r25
    7966:	cb 01       	movw	r24, r22
    7968:	82 0f       	add	r24, r18
    796a:	93 1f       	adc	r25, r19
    796c:	89 83       	std	Y+1, r24	; 0x01
    796e:	9a 83       	std	Y+2, r25	; 0x02
    7970:	0c c0       	rjmp	.+24     	; 0x798a <task_serial+0x9e>

			} else if (g_usart1_rx_idx >= (C_USART1_RX_BUF_LEN - C_USART1_RX_BUF_DIFF_ON)) {
    7972:	80 91 2c 27 	lds	r24, 0x272C	; 0x80272c <g_usart1_rx_idx>
    7976:	90 91 2d 27 	lds	r25, 0x272D	; 0x80272d <g_usart1_rx_idx+0x1>
    797a:	80 3e       	cpi	r24, 0xE0	; 224
    797c:	91 40       	sbci	r25, 0x01	; 1
    797e:	08 f4       	brcc	.+2      	; 0x7982 <task_serial+0x96>
    7980:	c3 c0       	rjmp	.+390    	; 0x7b08 <task_serial+0x21c>
				len_out = C_USART1_RX_BUF_LEN;	// indicates to flush the read buffer
    7982:	80 e0       	ldi	r24, 0x00	; 0
    7984:	92 e0       	ldi	r25, 0x02	; 2
    7986:	89 83       	std	Y+1, r24	; 0x01
    7988:	9a 83       	std	Y+2, r25	; 0x02
				return;	// not complete yet
			}
		}

		/* Process the line - IRQ allowed */
		if (len_out < C_USART1_RX_BUF_LEN) {
    798a:	89 81       	ldd	r24, Y+1	; 0x01
    798c:	9a 81       	ldd	r25, Y+2	; 0x02
    798e:	81 15       	cp	r24, r1
    7990:	92 40       	sbci	r25, 0x02	; 2
    7992:	18 f5       	brcc	.+70     	; 0x79da <task_serial+0xee>
			static bool s_doNotPrint = false;

			/* Process line and get data */
			bool l_doNotPrint = serial_filter_inStream(g_usart1_rx_buf, len_out);
    7994:	89 81       	ldd	r24, Y+1	; 0x01
    7996:	9a 81       	ldd	r25, Y+2	; 0x02
    7998:	bc 01       	movw	r22, r24
    799a:	8e e2       	ldi	r24, 0x2E	; 46
    799c:	97 e2       	ldi	r25, 0x27	; 39
    799e:	18 d8       	rcall	.-4048   	; 0x69d0 <serial_filter_inStream>
    79a0:	8b 8b       	std	Y+19, r24	; 0x13

			/* Copy chunk of data to USB_CDC */
			if (!l_doNotPrint && (!s_doNotPrint || (len_out > 3)) && g_usb_cdc_printStatusLines_sim808) {
    79a2:	9b 89       	ldd	r25, Y+19	; 0x13
    79a4:	81 e0       	ldi	r24, 0x01	; 1
    79a6:	89 27       	eor	r24, r25
    79a8:	88 23       	and	r24, r24
    79aa:	a1 f0       	breq	.+40     	; 0x79d4 <task_serial+0xe8>
    79ac:	90 91 0a 23 	lds	r25, 0x230A	; 0x80230a <s_doNotPrint.8323>
    79b0:	81 e0       	ldi	r24, 0x01	; 1
    79b2:	89 27       	eor	r24, r25
    79b4:	88 23       	and	r24, r24
    79b6:	21 f4       	brne	.+8      	; 0x79c0 <task_serial+0xd4>
    79b8:	89 81       	ldd	r24, Y+1	; 0x01
    79ba:	9a 81       	ldd	r25, Y+2	; 0x02
    79bc:	04 97       	sbiw	r24, 0x04	; 4
    79be:	50 f0       	brcs	.+20     	; 0x79d4 <task_serial+0xe8>
    79c0:	80 91 23 27 	lds	r24, 0x2723	; 0x802723 <g_usb_cdc_printStatusLines_sim808>
    79c4:	88 23       	and	r24, r24
    79c6:	31 f0       	breq	.+12     	; 0x79d4 <task_serial+0xe8>
				udi_write_serial_line(g_usart1_rx_buf, len_out);
    79c8:	89 81       	ldd	r24, Y+1	; 0x01
    79ca:	9a 81       	ldd	r25, Y+2	; 0x02
    79cc:	bc 01       	movw	r22, r24
    79ce:	8e e2       	ldi	r24, 0x2E	; 46
    79d0:	97 e2       	ldi	r25, 0x27	; 39
    79d2:	63 d2       	rcall	.+1222   	; 0x7e9a <udi_write_serial_line>
			}

			/* Store last line state */
			s_doNotPrint = l_doNotPrint;
    79d4:	8b 89       	ldd	r24, Y+19	; 0x13
    79d6:	80 93 0a 23 	sts	0x230A, r24	; 0x80230a <s_doNotPrint.8323>
		}

		/* Move serial buffer by one line and adjust index - IRQ disabled */
		{
			irqflags_t flags = cpu_irq_save();
    79da:	0e 94 7d 1f 	call	0x3efa	; 0x3efa <cpu_irq_save>
    79de:	8c 8b       	std	Y+20, r24	; 0x14

			/* Move operation */
			if (len_out < C_USART1_RX_BUF_LEN) {
    79e0:	89 81       	ldd	r24, Y+1	; 0x01
    79e2:	9a 81       	ldd	r25, Y+2	; 0x02
    79e4:	81 15       	cp	r24, r1
    79e6:	92 40       	sbci	r25, 0x02	; 2
    79e8:	60 f5       	brcc	.+88     	; 0x7a42 <task_serial+0x156>
				char* l_usart1_rx_buf_ptr		= g_usart1_rx_buf;
    79ea:	8e e2       	ldi	r24, 0x2E	; 46
    79ec:	97 e2       	ldi	r25, 0x27	; 39
    79ee:	8b 83       	std	Y+3, r24	; 0x03
    79f0:	9c 83       	std	Y+4, r25	; 0x04
				char* l_usart1_rx_buf_mov_ptr	= g_usart1_rx_buf + len_out;
    79f2:	89 81       	ldd	r24, Y+1	; 0x01
    79f4:	9a 81       	ldd	r25, Y+2	; 0x02
    79f6:	82 5d       	subi	r24, 0xD2	; 210
    79f8:	98 4d       	sbci	r25, 0xD8	; 216
    79fa:	8d 83       	std	Y+5, r24	; 0x05
    79fc:	9e 83       	std	Y+6, r25	; 0x06
				for (int16_t movItCnt = g_usart1_rx_idx; movItCnt; movItCnt--) {
    79fe:	80 91 2c 27 	lds	r24, 0x272C	; 0x80272c <g_usart1_rx_idx>
    7a02:	90 91 2d 27 	lds	r25, 0x272D	; 0x80272d <g_usart1_rx_idx+0x1>
    7a06:	8f 83       	std	Y+7, r24	; 0x07
    7a08:	98 87       	std	Y+8, r25	; 0x08
    7a0a:	17 c0       	rjmp	.+46     	; 0x7a3a <task_serial+0x14e>
					*(l_usart1_rx_buf_ptr++)	= *(l_usart1_rx_buf_mov_ptr++);
    7a0c:	8b 81       	ldd	r24, Y+3	; 0x03
    7a0e:	9c 81       	ldd	r25, Y+4	; 0x04
    7a10:	9c 01       	movw	r18, r24
    7a12:	2f 5f       	subi	r18, 0xFF	; 255
    7a14:	3f 4f       	sbci	r19, 0xFF	; 255
    7a16:	2b 83       	std	Y+3, r18	; 0x03
    7a18:	3c 83       	std	Y+4, r19	; 0x04
    7a1a:	2d 81       	ldd	r18, Y+5	; 0x05
    7a1c:	3e 81       	ldd	r19, Y+6	; 0x06
    7a1e:	a9 01       	movw	r20, r18
    7a20:	4f 5f       	subi	r20, 0xFF	; 255
    7a22:	5f 4f       	sbci	r21, 0xFF	; 255
    7a24:	4d 83       	std	Y+5, r20	; 0x05
    7a26:	5e 83       	std	Y+6, r21	; 0x06
    7a28:	f9 01       	movw	r30, r18
    7a2a:	20 81       	ld	r18, Z
    7a2c:	fc 01       	movw	r30, r24
    7a2e:	20 83       	st	Z, r18

			/* Move operation */
			if (len_out < C_USART1_RX_BUF_LEN) {
				char* l_usart1_rx_buf_ptr		= g_usart1_rx_buf;
				char* l_usart1_rx_buf_mov_ptr	= g_usart1_rx_buf + len_out;
				for (int16_t movItCnt = g_usart1_rx_idx; movItCnt; movItCnt--) {
    7a30:	8f 81       	ldd	r24, Y+7	; 0x07
    7a32:	98 85       	ldd	r25, Y+8	; 0x08
    7a34:	01 97       	sbiw	r24, 0x01	; 1
    7a36:	8f 83       	std	Y+7, r24	; 0x07
    7a38:	98 87       	std	Y+8, r25	; 0x08
    7a3a:	8f 81       	ldd	r24, Y+7	; 0x07
    7a3c:	98 85       	ldd	r25, Y+8	; 0x08
    7a3e:	89 2b       	or	r24, r25
    7a40:	29 f7       	brne	.-54     	; 0x7a0c <task_serial+0x120>
					*(l_usart1_rx_buf_ptr++)	= *(l_usart1_rx_buf_mov_ptr++);
				}
			}

			/* Adjust index or reset buffer when stuck */
			if (g_usart1_rx_idx <= len_out) {
    7a42:	20 91 2c 27 	lds	r18, 0x272C	; 0x80272c <g_usart1_rx_idx>
    7a46:	30 91 2d 27 	lds	r19, 0x272D	; 0x80272d <g_usart1_rx_idx+0x1>
    7a4a:	89 81       	ldd	r24, Y+1	; 0x01
    7a4c:	9a 81       	ldd	r25, Y+2	; 0x02
    7a4e:	82 17       	cp	r24, r18
    7a50:	93 07       	cpc	r25, r19
    7a52:	38 f0       	brcs	.+14     	; 0x7a62 <task_serial+0x176>
				g_usart1_rx_idx		= 0;
    7a54:	10 92 2c 27 	sts	0x272C, r1	; 0x80272c <g_usart1_rx_idx>
    7a58:	10 92 2d 27 	sts	0x272D, r1	; 0x80272d <g_usart1_rx_idx+0x1>
				g_usart1_rx_ready	= false;
    7a5c:	10 92 2a 27 	sts	0x272A, r1	; 0x80272a <g_usart1_rx_ready>
    7a60:	0e c0       	rjmp	.+28     	; 0x7a7e <task_serial+0x192>

			} else {
				g_usart1_rx_idx	   -= len_out;
    7a62:	20 91 2c 27 	lds	r18, 0x272C	; 0x80272c <g_usart1_rx_idx>
    7a66:	30 91 2d 27 	lds	r19, 0x272D	; 0x80272d <g_usart1_rx_idx+0x1>
    7a6a:	89 81       	ldd	r24, Y+1	; 0x01
    7a6c:	9a 81       	ldd	r25, Y+2	; 0x02
    7a6e:	a9 01       	movw	r20, r18
    7a70:	48 1b       	sub	r20, r24
    7a72:	59 0b       	sbc	r21, r25
    7a74:	ca 01       	movw	r24, r20
    7a76:	80 93 2c 27 	sts	0x272C, r24	; 0x80272c <g_usart1_rx_idx>
    7a7a:	90 93 2d 27 	sts	0x272D, r25	; 0x80272d <g_usart1_rx_idx+0x1>
			}

			/* Clean operation (for debugging) */
			char* l_usart1_rx_buf_ptr = g_usart1_rx_buf + g_usart1_rx_idx;
    7a7e:	80 91 2c 27 	lds	r24, 0x272C	; 0x80272c <g_usart1_rx_idx>
    7a82:	90 91 2d 27 	lds	r25, 0x272D	; 0x80272d <g_usart1_rx_idx+0x1>
    7a86:	82 5d       	subi	r24, 0xD2	; 210
    7a88:	98 4d       	sbci	r25, 0xD8	; 216
    7a8a:	89 87       	std	Y+9, r24	; 0x09
    7a8c:	9a 87       	std	Y+10, r25	; 0x0a
			for (int16_t movItCnt = (C_USART1_RX_BUF_LEN - g_usart1_rx_idx); movItCnt; movItCnt--) {
    7a8e:	80 91 2c 27 	lds	r24, 0x272C	; 0x80272c <g_usart1_rx_idx>
    7a92:	90 91 2d 27 	lds	r25, 0x272D	; 0x80272d <g_usart1_rx_idx+0x1>
    7a96:	20 e0       	ldi	r18, 0x00	; 0
    7a98:	32 e0       	ldi	r19, 0x02	; 2
    7a9a:	b9 01       	movw	r22, r18
    7a9c:	68 1b       	sub	r22, r24
    7a9e:	79 0b       	sbc	r23, r25
    7aa0:	cb 01       	movw	r24, r22
    7aa2:	8b 87       	std	Y+11, r24	; 0x0b
    7aa4:	9c 87       	std	Y+12, r25	; 0x0c
    7aa6:	0e c0       	rjmp	.+28     	; 0x7ac4 <task_serial+0x1d8>
				*(l_usart1_rx_buf_ptr++) = 0;
    7aa8:	89 85       	ldd	r24, Y+9	; 0x09
    7aaa:	9a 85       	ldd	r25, Y+10	; 0x0a
    7aac:	9c 01       	movw	r18, r24
    7aae:	2f 5f       	subi	r18, 0xFF	; 255
    7ab0:	3f 4f       	sbci	r19, 0xFF	; 255
    7ab2:	29 87       	std	Y+9, r18	; 0x09
    7ab4:	3a 87       	std	Y+10, r19	; 0x0a
    7ab6:	fc 01       	movw	r30, r24
    7ab8:	10 82       	st	Z, r1
				g_usart1_rx_idx	   -= len_out;
			}

			/* Clean operation (for debugging) */
			char* l_usart1_rx_buf_ptr = g_usart1_rx_buf + g_usart1_rx_idx;
			for (int16_t movItCnt = (C_USART1_RX_BUF_LEN - g_usart1_rx_idx); movItCnt; movItCnt--) {
    7aba:	8b 85       	ldd	r24, Y+11	; 0x0b
    7abc:	9c 85       	ldd	r25, Y+12	; 0x0c
    7abe:	01 97       	sbiw	r24, 0x01	; 1
    7ac0:	8b 87       	std	Y+11, r24	; 0x0b
    7ac2:	9c 87       	std	Y+12, r25	; 0x0c
    7ac4:	8b 85       	ldd	r24, Y+11	; 0x0b
    7ac6:	9c 85       	ldd	r25, Y+12	; 0x0c
    7ac8:	89 2b       	or	r24, r25
    7aca:	71 f7       	brne	.-36     	; 0x7aa8 <task_serial+0x1bc>
				*(l_usart1_rx_buf_ptr++) = 0;
			}

			cpu_irq_restore(flags);
    7acc:	8c 89       	ldd	r24, Y+20	; 0x14
    7ace:	0e 94 8d 1f 	call	0x3f1a	; 0x3f1a <cpu_irq_restore>
		}

		/* Handshaking, START data - IRQ disabled */
		{
			irqflags_t flags = cpu_irq_save();
    7ad2:	0e 94 7d 1f 	call	0x3efa	; 0x3efa <cpu_irq_save>
    7ad6:	8d 8b       	std	Y+21, r24	; 0x15
			uint16_t l_usart1_rx_idx = g_usart1_rx_idx;
    7ad8:	80 91 2c 27 	lds	r24, 0x272C	; 0x80272c <g_usart1_rx_idx>
    7adc:	90 91 2d 27 	lds	r25, 0x272D	; 0x80272d <g_usart1_rx_idx+0x1>
    7ae0:	8e 8b       	std	Y+22, r24	; 0x16
    7ae2:	9f 8b       	std	Y+23, r25	; 0x17
			cpu_irq_restore(flags);
    7ae4:	8d 89       	ldd	r24, Y+21	; 0x15
    7ae6:	0e 94 8d 1f 	call	0x3f1a	; 0x3f1a <cpu_irq_restore>

			if (l_usart1_rx_idx < (C_USART1_RX_BUF_LEN - C_USART1_RX_BUF_DIFF_ON)) {
    7aea:	8e 89       	ldd	r24, Y+22	; 0x16
    7aec:	9f 89       	ldd	r25, Y+23	; 0x17
    7aee:	80 3e       	cpi	r24, 0xE0	; 224
    7af0:	91 40       	sbci	r25, 0x01	; 1
    7af2:	20 f4       	brcc	.+8      	; 0x7afc <task_serial+0x210>
				ioport_set_pin_level(GSM_RTS1_DRV_GPIO, IOPORT_PIN_LEVEL_LOW);
    7af4:	60 e0       	ldi	r22, 0x00	; 0
    7af6:	8f e2       	ldi	r24, 0x2F	; 47
    7af8:	0e 94 2e 21 	call	0x425c	; 0x425c <ioport_set_pin_level>
		if (l_usart1_rx_idx < (C_USART1_RX_BUF_LEN - C_USART1_RX_BUF_DIFF_ON)) {
			ioport_set_pin_level(GSM_RTS1_DRV_GPIO, IOPORT_PIN_LEVEL_LOW);
		}
	}

	while (g_usart1_rx_ready) {
    7afc:	80 91 2a 27 	lds	r24, 0x272A	; 0x80272a <g_usart1_rx_ready>
    7b00:	88 23       	and	r24, r24
    7b02:	09 f0       	breq	.+2      	; 0x7b06 <task_serial+0x21a>
    7b04:	1b cf       	rjmp	.-458    	; 0x793c <task_serial+0x50>
    7b06:	01 c0       	rjmp	.+2      	; 0x7b0a <task_serial+0x21e>

			} else if (g_usart1_rx_idx >= (C_USART1_RX_BUF_LEN - C_USART1_RX_BUF_DIFF_ON)) {
				len_out = C_USART1_RX_BUF_LEN;	// indicates to flush the read buffer

			} else {
				return;	// not complete yet
    7b08:	00 00       	nop
			if (l_usart1_rx_idx < (C_USART1_RX_BUF_LEN - C_USART1_RX_BUF_DIFF_ON)) {
				ioport_set_pin_level(GSM_RTS1_DRV_GPIO, IOPORT_PIN_LEVEL_LOW);
			}
		}
	}
}
    7b0a:	67 96       	adiw	r28, 0x17	; 23
    7b0c:	cd bf       	out	0x3d, r28	; 61
    7b0e:	de bf       	out	0x3e, r29	; 62
    7b10:	df 91       	pop	r29
    7b12:	cf 91       	pop	r28
    7b14:	08 95       	ret

00007b16 <cpu_irq_save>:
void usb_send_wakeup_event(void)
{
	/* USB wake-up remote host feature */

	udc_remotewakeup();
}
    7b16:	cf 93       	push	r28
    7b18:	df 93       	push	r29
    7b1a:	1f 92       	push	r1
    7b1c:	cd b7       	in	r28, 0x3d	; 61
    7b1e:	de b7       	in	r29, 0x3e	; 62
    7b20:	8f e3       	ldi	r24, 0x3F	; 63
    7b22:	90 e0       	ldi	r25, 0x00	; 0
    7b24:	fc 01       	movw	r30, r24
    7b26:	80 81       	ld	r24, Z
    7b28:	89 83       	std	Y+1, r24	; 0x01
    7b2a:	f8 94       	cli
    7b2c:	89 81       	ldd	r24, Y+1	; 0x01
    7b2e:	0f 90       	pop	r0
    7b30:	df 91       	pop	r29
    7b32:	cf 91       	pop	r28
    7b34:	08 95       	ret

00007b36 <cpu_irq_restore>:
    7b36:	cf 93       	push	r28
    7b38:	df 93       	push	r29
    7b3a:	1f 92       	push	r1
    7b3c:	cd b7       	in	r28, 0x3d	; 61
    7b3e:	de b7       	in	r29, 0x3e	; 62
    7b40:	89 83       	std	Y+1, r24	; 0x01
    7b42:	8f e3       	ldi	r24, 0x3F	; 63
    7b44:	90 e0       	ldi	r25, 0x00	; 0
    7b46:	29 81       	ldd	r18, Y+1	; 0x01
    7b48:	fc 01       	movw	r30, r24
    7b4a:	20 83       	st	Z, r18
    7b4c:	00 00       	nop
    7b4e:	0f 90       	pop	r0
    7b50:	df 91       	pop	r29
    7b52:	cf 91       	pop	r28
    7b54:	08 95       	ret

00007b56 <osc_get_rate>:
    7b56:	cf 93       	push	r28
    7b58:	df 93       	push	r29
    7b5a:	1f 92       	push	r1
    7b5c:	cd b7       	in	r28, 0x3d	; 61
    7b5e:	de b7       	in	r29, 0x3e	; 62
    7b60:	89 83       	std	Y+1, r24	; 0x01
    7b62:	89 81       	ldd	r24, Y+1	; 0x01
    7b64:	88 2f       	mov	r24, r24
    7b66:	90 e0       	ldi	r25, 0x00	; 0
    7b68:	82 30       	cpi	r24, 0x02	; 2
    7b6a:	91 05       	cpc	r25, r1
    7b6c:	89 f0       	breq	.+34     	; 0x7b90 <osc_get_rate+0x3a>
    7b6e:	83 30       	cpi	r24, 0x03	; 3
    7b70:	91 05       	cpc	r25, r1
    7b72:	1c f4       	brge	.+6      	; 0x7b7a <osc_get_rate+0x24>
    7b74:	01 97       	sbiw	r24, 0x01	; 1
    7b76:	39 f0       	breq	.+14     	; 0x7b86 <osc_get_rate+0x30>
    7b78:	1a c0       	rjmp	.+52     	; 0x7bae <osc_get_rate+0x58>
    7b7a:	84 30       	cpi	r24, 0x04	; 4
    7b7c:	91 05       	cpc	r25, r1
    7b7e:	69 f0       	breq	.+26     	; 0x7b9a <osc_get_rate+0x44>
    7b80:	08 97       	sbiw	r24, 0x08	; 8
    7b82:	81 f0       	breq	.+32     	; 0x7ba4 <osc_get_rate+0x4e>
    7b84:	14 c0       	rjmp	.+40     	; 0x7bae <osc_get_rate+0x58>
    7b86:	80 e8       	ldi	r24, 0x80	; 128
    7b88:	94 e8       	ldi	r25, 0x84	; 132
    7b8a:	ae e1       	ldi	r26, 0x1E	; 30
    7b8c:	b0 e0       	ldi	r27, 0x00	; 0
    7b8e:	12 c0       	rjmp	.+36     	; 0x7bb4 <osc_get_rate+0x5e>
    7b90:	80 e0       	ldi	r24, 0x00	; 0
    7b92:	9c e6       	ldi	r25, 0x6C	; 108
    7b94:	ac ed       	ldi	r26, 0xDC	; 220
    7b96:	b2 e0       	ldi	r27, 0x02	; 2
    7b98:	0d c0       	rjmp	.+26     	; 0x7bb4 <osc_get_rate+0x5e>
    7b9a:	80 e0       	ldi	r24, 0x00	; 0
    7b9c:	90 e8       	ldi	r25, 0x80	; 128
    7b9e:	a0 e0       	ldi	r26, 0x00	; 0
    7ba0:	b0 e0       	ldi	r27, 0x00	; 0
    7ba2:	08 c0       	rjmp	.+16     	; 0x7bb4 <osc_get_rate+0x5e>
    7ba4:	80 e0       	ldi	r24, 0x00	; 0
    7ba6:	9d e2       	ldi	r25, 0x2D	; 45
    7ba8:	a1 e3       	ldi	r26, 0x31	; 49
    7baa:	b1 e0       	ldi	r27, 0x01	; 1
    7bac:	03 c0       	rjmp	.+6      	; 0x7bb4 <osc_get_rate+0x5e>
    7bae:	80 e0       	ldi	r24, 0x00	; 0
    7bb0:	90 e0       	ldi	r25, 0x00	; 0
    7bb2:	dc 01       	movw	r26, r24
    7bb4:	bc 01       	movw	r22, r24
    7bb6:	cd 01       	movw	r24, r26
    7bb8:	0f 90       	pop	r0
    7bba:	df 91       	pop	r29
    7bbc:	cf 91       	pop	r28
    7bbe:	08 95       	ret

00007bc0 <pll_get_default_rate_priv>:
    7bc0:	cf 93       	push	r28
    7bc2:	df 93       	push	r29
    7bc4:	cd b7       	in	r28, 0x3d	; 61
    7bc6:	de b7       	in	r29, 0x3e	; 62
    7bc8:	29 97       	sbiw	r28, 0x09	; 9
    7bca:	cd bf       	out	0x3d, r28	; 61
    7bcc:	de bf       	out	0x3e, r29	; 62
    7bce:	8d 83       	std	Y+5, r24	; 0x05
    7bd0:	6e 83       	std	Y+6, r22	; 0x06
    7bd2:	7f 83       	std	Y+7, r23	; 0x07
    7bd4:	48 87       	std	Y+8, r20	; 0x08
    7bd6:	59 87       	std	Y+9, r21	; 0x09
    7bd8:	8d 81       	ldd	r24, Y+5	; 0x05
    7bda:	88 2f       	mov	r24, r24
    7bdc:	90 e0       	ldi	r25, 0x00	; 0
    7bde:	80 38       	cpi	r24, 0x80	; 128
    7be0:	91 05       	cpc	r25, r1
    7be2:	79 f0       	breq	.+30     	; 0x7c02 <pll_get_default_rate_priv+0x42>
    7be4:	80 3c       	cpi	r24, 0xC0	; 192
    7be6:	91 05       	cpc	r25, r1
    7be8:	a9 f0       	breq	.+42     	; 0x7c14 <pll_get_default_rate_priv+0x54>
    7bea:	89 2b       	or	r24, r25
    7bec:	09 f0       	breq	.+2      	; 0x7bf0 <pll_get_default_rate_priv+0x30>
    7bee:	1b c0       	rjmp	.+54     	; 0x7c26 <pll_get_default_rate_priv+0x66>
    7bf0:	80 e8       	ldi	r24, 0x80	; 128
    7bf2:	94 e8       	ldi	r25, 0x84	; 132
    7bf4:	ae e1       	ldi	r26, 0x1E	; 30
    7bf6:	b0 e0       	ldi	r27, 0x00	; 0
    7bf8:	89 83       	std	Y+1, r24	; 0x01
    7bfa:	9a 83       	std	Y+2, r25	; 0x02
    7bfc:	ab 83       	std	Y+3, r26	; 0x03
    7bfe:	bc 83       	std	Y+4, r27	; 0x04
    7c00:	12 c0       	rjmp	.+36     	; 0x7c26 <pll_get_default_rate_priv+0x66>
    7c02:	80 e0       	ldi	r24, 0x00	; 0
    7c04:	9b e1       	ldi	r25, 0x1B	; 27
    7c06:	a7 eb       	ldi	r26, 0xB7	; 183
    7c08:	b0 e0       	ldi	r27, 0x00	; 0
    7c0a:	89 83       	std	Y+1, r24	; 0x01
    7c0c:	9a 83       	std	Y+2, r25	; 0x02
    7c0e:	ab 83       	std	Y+3, r26	; 0x03
    7c10:	bc 83       	std	Y+4, r27	; 0x04
    7c12:	09 c0       	rjmp	.+18     	; 0x7c26 <pll_get_default_rate_priv+0x66>
    7c14:	88 e0       	ldi	r24, 0x08	; 8
    7c16:	9f df       	rcall	.-194    	; 0x7b56 <osc_get_rate>
    7c18:	dc 01       	movw	r26, r24
    7c1a:	cb 01       	movw	r24, r22
    7c1c:	89 83       	std	Y+1, r24	; 0x01
    7c1e:	9a 83       	std	Y+2, r25	; 0x02
    7c20:	ab 83       	std	Y+3, r26	; 0x03
    7c22:	bc 83       	std	Y+4, r27	; 0x04
    7c24:	00 00       	nop
    7c26:	8e 81       	ldd	r24, Y+6	; 0x06
    7c28:	9f 81       	ldd	r25, Y+7	; 0x07
    7c2a:	cc 01       	movw	r24, r24
    7c2c:	a0 e0       	ldi	r26, 0x00	; 0
    7c2e:	b0 e0       	ldi	r27, 0x00	; 0
    7c30:	29 81       	ldd	r18, Y+1	; 0x01
    7c32:	3a 81       	ldd	r19, Y+2	; 0x02
    7c34:	4b 81       	ldd	r20, Y+3	; 0x03
    7c36:	5c 81       	ldd	r21, Y+4	; 0x04
    7c38:	bc 01       	movw	r22, r24
    7c3a:	cd 01       	movw	r24, r26
    7c3c:	0f 94 7b 2e 	call	0x25cf6	; 0x25cf6 <__mulsi3>
    7c40:	dc 01       	movw	r26, r24
    7c42:	cb 01       	movw	r24, r22
    7c44:	89 83       	std	Y+1, r24	; 0x01
    7c46:	9a 83       	std	Y+2, r25	; 0x02
    7c48:	ab 83       	std	Y+3, r26	; 0x03
    7c4a:	bc 83       	std	Y+4, r27	; 0x04
    7c4c:	89 81       	ldd	r24, Y+1	; 0x01
    7c4e:	9a 81       	ldd	r25, Y+2	; 0x02
    7c50:	ab 81       	ldd	r26, Y+3	; 0x03
    7c52:	bc 81       	ldd	r27, Y+4	; 0x04
    7c54:	bc 01       	movw	r22, r24
    7c56:	cd 01       	movw	r24, r26
    7c58:	29 96       	adiw	r28, 0x09	; 9
    7c5a:	cd bf       	out	0x3d, r28	; 61
    7c5c:	de bf       	out	0x3e, r29	; 62
    7c5e:	df 91       	pop	r29
    7c60:	cf 91       	pop	r28
    7c62:	08 95       	ret

00007c64 <sysclk_get_main_hz>:
    7c64:	cf 93       	push	r28
    7c66:	df 93       	push	r29
    7c68:	cd b7       	in	r28, 0x3d	; 61
    7c6a:	de b7       	in	r29, 0x3e	; 62
    7c6c:	41 e0       	ldi	r20, 0x01	; 1
    7c6e:	50 e0       	ldi	r21, 0x00	; 0
    7c70:	63 e0       	ldi	r22, 0x03	; 3
    7c72:	70 e0       	ldi	r23, 0x00	; 0
    7c74:	80 ec       	ldi	r24, 0xC0	; 192
    7c76:	a4 df       	rcall	.-184    	; 0x7bc0 <pll_get_default_rate_priv>
    7c78:	dc 01       	movw	r26, r24
    7c7a:	cb 01       	movw	r24, r22
    7c7c:	bc 01       	movw	r22, r24
    7c7e:	cd 01       	movw	r24, r26
    7c80:	df 91       	pop	r29
    7c82:	cf 91       	pop	r28
    7c84:	08 95       	ret

00007c86 <sysclk_get_per4_hz>:
    7c86:	cf 93       	push	r28
    7c88:	df 93       	push	r29
    7c8a:	1f 92       	push	r1
    7c8c:	cd b7       	in	r28, 0x3d	; 61
    7c8e:	de b7       	in	r29, 0x3e	; 62
    7c90:	19 82       	std	Y+1, r1	; 0x01
    7c92:	e8 df       	rcall	.-48     	; 0x7c64 <sysclk_get_main_hz>
    7c94:	dc 01       	movw	r26, r24
    7c96:	cb 01       	movw	r24, r22
    7c98:	29 81       	ldd	r18, Y+1	; 0x01
    7c9a:	22 2f       	mov	r18, r18
    7c9c:	30 e0       	ldi	r19, 0x00	; 0
    7c9e:	04 c0       	rjmp	.+8      	; 0x7ca8 <sysclk_get_per4_hz+0x22>
    7ca0:	b6 95       	lsr	r27
    7ca2:	a7 95       	ror	r26
    7ca4:	97 95       	ror	r25
    7ca6:	87 95       	ror	r24
    7ca8:	2a 95       	dec	r18
    7caa:	d2 f7       	brpl	.-12     	; 0x7ca0 <sysclk_get_per4_hz+0x1a>
    7cac:	bc 01       	movw	r22, r24
    7cae:	cd 01       	movw	r24, r26
    7cb0:	0f 90       	pop	r0
    7cb2:	df 91       	pop	r29
    7cb4:	cf 91       	pop	r28
    7cb6:	08 95       	ret

00007cb8 <sysclk_get_per2_hz>:
    7cb8:	cf 93       	push	r28
    7cba:	df 93       	push	r29
    7cbc:	cd b7       	in	r28, 0x3d	; 61
    7cbe:	de b7       	in	r29, 0x3e	; 62
    7cc0:	e2 df       	rcall	.-60     	; 0x7c86 <sysclk_get_per4_hz>
    7cc2:	dc 01       	movw	r26, r24
    7cc4:	cb 01       	movw	r24, r22
    7cc6:	bc 01       	movw	r22, r24
    7cc8:	cd 01       	movw	r24, r26
    7cca:	df 91       	pop	r29
    7ccc:	cf 91       	pop	r28
    7cce:	08 95       	ret

00007cd0 <sysclk_get_per_hz>:
    7cd0:	cf 93       	push	r28
    7cd2:	df 93       	push	r29
    7cd4:	cd b7       	in	r28, 0x3d	; 61
    7cd6:	de b7       	in	r29, 0x3e	; 62
    7cd8:	ef df       	rcall	.-34     	; 0x7cb8 <sysclk_get_per2_hz>
    7cda:	dc 01       	movw	r26, r24
    7cdc:	cb 01       	movw	r24, r22
    7cde:	b6 95       	lsr	r27
    7ce0:	a7 95       	ror	r26
    7ce2:	97 95       	ror	r25
    7ce4:	87 95       	ror	r24
    7ce6:	bc 01       	movw	r22, r24
    7ce8:	cd 01       	movw	r24, r26
    7cea:	df 91       	pop	r29
    7cec:	cf 91       	pop	r28
    7cee:	08 95       	ret

00007cf0 <sysclk_get_cpu_hz>:
    7cf0:	cf 93       	push	r28
    7cf2:	df 93       	push	r29
    7cf4:	cd b7       	in	r28, 0x3d	; 61
    7cf6:	de b7       	in	r29, 0x3e	; 62
    7cf8:	eb df       	rcall	.-42     	; 0x7cd0 <sysclk_get_per_hz>
    7cfa:	dc 01       	movw	r26, r24
    7cfc:	cb 01       	movw	r24, r22
    7cfe:	bc 01       	movw	r22, r24
    7d00:	cd 01       	movw	r24, r26
    7d02:	df 91       	pop	r29
    7d04:	cf 91       	pop	r28
    7d06:	08 95       	ret

00007d08 <__portable_avr_delay_cycles>:
    7d08:	04 c0       	rjmp	.+8      	; 0x7d12 <__portable_avr_delay_cycles+0xa>
    7d0a:	61 50       	subi	r22, 0x01	; 1
    7d0c:	71 09       	sbc	r23, r1
    7d0e:	81 09       	sbc	r24, r1
    7d10:	91 09       	sbc	r25, r1
    7d12:	61 15       	cp	r22, r1
    7d14:	71 05       	cpc	r23, r1
    7d16:	81 05       	cpc	r24, r1
    7d18:	91 05       	cpc	r25, r1
    7d1a:	b9 f7       	brne	.-18     	; 0x7d0a <__portable_avr_delay_cycles+0x2>
    7d1c:	08 95       	ret

00007d1e <udi_write_tx_char>:
    7d1e:	cf 93       	push	r28
    7d20:	df 93       	push	r29
    7d22:	00 d0       	rcall	.+0      	; 0x7d24 <udi_write_tx_char+0x6>
    7d24:	cd b7       	in	r28, 0x3d	; 61
    7d26:	de b7       	in	r29, 0x3e	; 62
    7d28:	89 83       	std	Y+1, r24	; 0x01
    7d2a:	9a 83       	std	Y+2, r25	; 0x02
    7d2c:	6b 83       	std	Y+3, r22	; 0x03
    7d2e:	8b 81       	ldd	r24, Y+3	; 0x03
    7d30:	88 23       	and	r24, r24
    7d32:	59 f0       	breq	.+22     	; 0x7d4a <udi_write_tx_char+0x2c>
    7d34:	89 81       	ldd	r24, Y+1	; 0x01
    7d36:	9a 81       	ldd	r25, Y+2	; 0x02
    7d38:	80 97       	sbiw	r24, 0x20	; 32
    7d3a:	2c f0       	brlt	.+10     	; 0x7d46 <udi_write_tx_char+0x28>
    7d3c:	89 81       	ldd	r24, Y+1	; 0x01
    7d3e:	9a 81       	ldd	r25, Y+2	; 0x02
    7d40:	80 38       	cpi	r24, 0x80	; 128
    7d42:	91 05       	cpc	r25, r1
    7d44:	14 f0       	brlt	.+4      	; 0x7d4a <udi_write_tx_char+0x2c>
    7d46:	81 e0       	ldi	r24, 0x01	; 1
    7d48:	11 c0       	rjmp	.+34     	; 0x7d6c <udi_write_tx_char+0x4e>
    7d4a:	90 91 27 27 	lds	r25, 0x2727	; 0x802727 <g_usb_cdc_access_blocked>
    7d4e:	81 e0       	ldi	r24, 0x01	; 1
    7d50:	89 27       	eor	r24, r25
    7d52:	88 23       	and	r24, r24
    7d54:	51 f0       	breq	.+20     	; 0x7d6a <udi_write_tx_char+0x4c>
    7d56:	89 81       	ldd	r24, Y+1	; 0x01
    7d58:	9a 81       	ldd	r25, Y+2	; 0x02
    7d5a:	0f 94 82 1a 	call	0x23504	; 0x23504 <udi_cdc_putc>
    7d5e:	9c 01       	movw	r18, r24
    7d60:	81 e0       	ldi	r24, 0x01	; 1
    7d62:	23 2b       	or	r18, r19
    7d64:	19 f4       	brne	.+6      	; 0x7d6c <udi_write_tx_char+0x4e>
    7d66:	80 e0       	ldi	r24, 0x00	; 0
    7d68:	01 c0       	rjmp	.+2      	; 0x7d6c <udi_write_tx_char+0x4e>
    7d6a:	81 e0       	ldi	r24, 0x01	; 1
    7d6c:	23 96       	adiw	r28, 0x03	; 3
    7d6e:	cd bf       	out	0x3d, r28	; 61
    7d70:	de bf       	out	0x3e, r29	; 62
    7d72:	df 91       	pop	r29
    7d74:	cf 91       	pop	r28
    7d76:	08 95       	ret

00007d78 <udi_write_tx_msg_P>:
    7d78:	cf 93       	push	r28
    7d7a:	df 93       	push	r29
    7d7c:	cd b7       	in	r28, 0x3d	; 61
    7d7e:	de b7       	in	r29, 0x3e	; 62
    7d80:	c4 58       	subi	r28, 0x84	; 132
    7d82:	d1 09       	sbc	r29, r1
    7d84:	cd bf       	out	0x3d, r28	; 61
    7d86:	de bf       	out	0x3e, r29	; 62
    7d88:	9e 01       	movw	r18, r28
    7d8a:	2d 57       	subi	r18, 0x7D	; 125
    7d8c:	3f 4f       	sbci	r19, 0xFF	; 255
    7d8e:	f9 01       	movw	r30, r18
    7d90:	80 83       	st	Z, r24
    7d92:	91 83       	std	Z+1, r25	; 0x01
    7d94:	ce 01       	movw	r24, r28
    7d96:	8d 57       	subi	r24, 0x7D	; 125
    7d98:	9f 4f       	sbci	r25, 0xFF	; 255
    7d9a:	fc 01       	movw	r30, r24
    7d9c:	21 81       	ldd	r18, Z+1	; 0x01
    7d9e:	2f 93       	push	r18
    7da0:	fc 01       	movw	r30, r24
    7da2:	80 81       	ld	r24, Z
    7da4:	8f 93       	push	r24
    7da6:	1f 92       	push	r1
    7da8:	80 e8       	ldi	r24, 0x80	; 128
    7daa:	8f 93       	push	r24
    7dac:	ce 01       	movw	r24, r28
    7dae:	03 96       	adiw	r24, 0x03	; 3
    7db0:	29 2f       	mov	r18, r25
    7db2:	2f 93       	push	r18
    7db4:	8f 93       	push	r24
    7db6:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    7dba:	0f 90       	pop	r0
    7dbc:	0f 90       	pop	r0
    7dbe:	0f 90       	pop	r0
    7dc0:	0f 90       	pop	r0
    7dc2:	0f 90       	pop	r0
    7dc4:	0f 90       	pop	r0
    7dc6:	89 83       	std	Y+1, r24	; 0x01
    7dc8:	9a 83       	std	Y+2, r25	; 0x02
    7dca:	89 81       	ldd	r24, Y+1	; 0x01
    7dcc:	9a 81       	ldd	r25, Y+2	; 0x02
    7dce:	81 38       	cpi	r24, 0x81	; 129
    7dd0:	91 05       	cpc	r25, r1
    7dd2:	10 f0       	brcs	.+4      	; 0x7dd8 <udi_write_tx_msg_P+0x60>
    7dd4:	80 e8       	ldi	r24, 0x80	; 128
    7dd6:	90 e0       	ldi	r25, 0x00	; 0
    7dd8:	28 2f       	mov	r18, r24
    7dda:	ce 01       	movw	r24, r28
    7ddc:	03 96       	adiw	r24, 0x03	; 3
    7dde:	40 e0       	ldi	r20, 0x00	; 0
    7de0:	62 2f       	mov	r22, r18
    7de2:	07 d0       	rcall	.+14     	; 0x7df2 <udi_write_tx_buf>
    7de4:	cc 57       	subi	r28, 0x7C	; 124
    7de6:	df 4f       	sbci	r29, 0xFF	; 255
    7de8:	cd bf       	out	0x3d, r28	; 61
    7dea:	de bf       	out	0x3e, r29	; 62
    7dec:	df 91       	pop	r29
    7dee:	cf 91       	pop	r28
    7df0:	08 95       	ret

00007df2 <udi_write_tx_buf>:
    7df2:	cf 93       	push	r28
    7df4:	df 93       	push	r29
    7df6:	00 d0       	rcall	.+0      	; 0x7df8 <udi_write_tx_buf+0x6>
    7df8:	00 d0       	rcall	.+0      	; 0x7dfa <udi_write_tx_buf+0x8>
    7dfa:	cd b7       	in	r28, 0x3d	; 61
    7dfc:	de b7       	in	r29, 0x3e	; 62
    7dfe:	8b 83       	std	Y+3, r24	; 0x03
    7e00:	9c 83       	std	Y+4, r25	; 0x04
    7e02:	6d 83       	std	Y+5, r22	; 0x05
    7e04:	4e 83       	std	Y+6, r20	; 0x06
    7e06:	19 82       	std	Y+1, r1	; 0x01
    7e08:	1a 82       	std	Y+2, r1	; 0x02
    7e0a:	90 91 26 27 	lds	r25, 0x2726	; 0x802726 <g_usb_cdc_transfers_authorized>
    7e0e:	81 e0       	ldi	r24, 0x01	; 1
    7e10:	89 27       	eor	r24, r25
    7e12:	88 23       	and	r24, r24
    7e14:	b9 f1       	breq	.+110    	; 0x7e84 <udi_write_tx_buf+0x92>
    7e16:	80 e0       	ldi	r24, 0x00	; 0
    7e18:	3a c0       	rjmp	.+116    	; 0x7e8e <udi_write_tx_buf+0x9c>
    7e1a:	0f 94 e0 19 	call	0x233c0	; 0x233c0 <udi_cdc_is_tx_ready>
    7e1e:	98 2f       	mov	r25, r24
    7e20:	81 e0       	ldi	r24, 0x01	; 1
    7e22:	89 27       	eor	r24, r25
    7e24:	88 23       	and	r24, r24
    7e26:	41 f0       	breq	.+16     	; 0x7e38 <udi_write_tx_buf+0x46>
    7e28:	8a 81       	ldd	r24, Y+2	; 0x02
    7e2a:	8f 5f       	subi	r24, 0xFF	; 255
    7e2c:	8a 83       	std	Y+2, r24	; 0x02
    7e2e:	89 e1       	ldi	r24, 0x19	; 25
    7e30:	90 e0       	ldi	r25, 0x00	; 0
    7e32:	0e 94 88 f2 	call	0x1e510	; 0x1e510 <yield_ms>
    7e36:	1f c0       	rjmp	.+62     	; 0x7e76 <udi_write_tx_buf+0x84>
    7e38:	89 81       	ldd	r24, Y+1	; 0x01
    7e3a:	88 2f       	mov	r24, r24
    7e3c:	90 e0       	ldi	r25, 0x00	; 0
    7e3e:	2b 81       	ldd	r18, Y+3	; 0x03
    7e40:	3c 81       	ldd	r19, Y+4	; 0x04
    7e42:	82 0f       	add	r24, r18
    7e44:	93 1f       	adc	r25, r19
    7e46:	fc 01       	movw	r30, r24
    7e48:	80 81       	ld	r24, Z
    7e4a:	08 2e       	mov	r0, r24
    7e4c:	00 0c       	add	r0, r0
    7e4e:	99 0b       	sbc	r25, r25
    7e50:	6e 81       	ldd	r22, Y+6	; 0x06
    7e52:	65 df       	rcall	.-310    	; 0x7d1e <udi_write_tx_char>
    7e54:	98 2f       	mov	r25, r24
    7e56:	81 e0       	ldi	r24, 0x01	; 1
    7e58:	89 27       	eor	r24, r25
    7e5a:	88 23       	and	r24, r24
    7e5c:	41 f0       	breq	.+16     	; 0x7e6e <udi_write_tx_buf+0x7c>
    7e5e:	8a 81       	ldd	r24, Y+2	; 0x02
    7e60:	8f 5f       	subi	r24, 0xFF	; 255
    7e62:	8a 83       	std	Y+2, r24	; 0x02
    7e64:	89 e1       	ldi	r24, 0x19	; 25
    7e66:	90 e0       	ldi	r25, 0x00	; 0
    7e68:	0e 94 88 f2 	call	0x1e510	; 0x1e510 <yield_ms>
    7e6c:	04 c0       	rjmp	.+8      	; 0x7e76 <udi_write_tx_buf+0x84>
    7e6e:	1a 82       	std	Y+2, r1	; 0x02
    7e70:	89 81       	ldd	r24, Y+1	; 0x01
    7e72:	8f 5f       	subi	r24, 0xFF	; 255
    7e74:	89 83       	std	Y+1, r24	; 0x01
    7e76:	8a 81       	ldd	r24, Y+2	; 0x02
    7e78:	89 3c       	cpi	r24, 0xC9	; 201
    7e7a:	20 f0       	brcs	.+8      	; 0x7e84 <udi_write_tx_buf+0x92>
    7e7c:	10 92 26 27 	sts	0x2726, r1	; 0x802726 <g_usb_cdc_transfers_authorized>
    7e80:	89 81       	ldd	r24, Y+1	; 0x01
    7e82:	05 c0       	rjmp	.+10     	; 0x7e8e <udi_write_tx_buf+0x9c>
    7e84:	99 81       	ldd	r25, Y+1	; 0x01
    7e86:	8d 81       	ldd	r24, Y+5	; 0x05
    7e88:	98 17       	cp	r25, r24
    7e8a:	38 f2       	brcs	.-114    	; 0x7e1a <udi_write_tx_buf+0x28>
    7e8c:	89 81       	ldd	r24, Y+1	; 0x01
    7e8e:	26 96       	adiw	r28, 0x06	; 6
    7e90:	cd bf       	out	0x3d, r28	; 61
    7e92:	de bf       	out	0x3e, r29	; 62
    7e94:	df 91       	pop	r29
    7e96:	cf 91       	pop	r28
    7e98:	08 95       	ret

00007e9a <udi_write_serial_line>:
    7e9a:	cf 93       	push	r28
    7e9c:	df 93       	push	r29
    7e9e:	cd b7       	in	r28, 0x3d	; 61
    7ea0:	de b7       	in	r29, 0x3e	; 62
    7ea2:	2a 97       	sbiw	r28, 0x0a	; 10
    7ea4:	cd bf       	out	0x3d, r28	; 61
    7ea6:	de bf       	out	0x3e, r29	; 62
    7ea8:	8f 83       	std	Y+7, r24	; 0x07
    7eaa:	98 87       	std	Y+8, r25	; 0x08
    7eac:	69 87       	std	Y+9, r22	; 0x09
    7eae:	7a 87       	std	Y+10, r23	; 0x0a
    7eb0:	8f 81       	ldd	r24, Y+7	; 0x07
    7eb2:	98 85       	ldd	r25, Y+8	; 0x08
    7eb4:	89 83       	std	Y+1, r24	; 0x01
    7eb6:	9a 83       	std	Y+2, r25	; 0x02
    7eb8:	1b 82       	std	Y+3, r1	; 0x03
    7eba:	89 85       	ldd	r24, Y+9	; 0x09
    7ebc:	9a 85       	ldd	r25, Y+10	; 0x0a
    7ebe:	8c 83       	std	Y+4, r24	; 0x04
    7ec0:	9d 83       	std	Y+5, r25	; 0x05
    7ec2:	4e c0       	rjmp	.+156    	; 0x7f60 <udi_write_serial_line+0xc6>
    7ec4:	89 81       	ldd	r24, Y+1	; 0x01
    7ec6:	9a 81       	ldd	r25, Y+2	; 0x02
    7ec8:	9c 01       	movw	r18, r24
    7eca:	2f 5f       	subi	r18, 0xFF	; 255
    7ecc:	3f 4f       	sbci	r19, 0xFF	; 255
    7ece:	29 83       	std	Y+1, r18	; 0x01
    7ed0:	3a 83       	std	Y+2, r19	; 0x02
    7ed2:	fc 01       	movw	r30, r24
    7ed4:	80 81       	ld	r24, Z
    7ed6:	8e 83       	std	Y+6, r24	; 0x06
    7ed8:	8e 81       	ldd	r24, Y+6	; 0x06
    7eda:	8a 30       	cpi	r24, 0x0A	; 10
    7edc:	71 f4       	brne	.+28     	; 0x7efa <udi_write_serial_line+0x60>
    7ede:	1b 82       	std	Y+3, r1	; 0x03
    7ee0:	60 e0       	ldi	r22, 0x00	; 0
    7ee2:	8d e0       	ldi	r24, 0x0D	; 13
    7ee4:	90 e0       	ldi	r25, 0x00	; 0
    7ee6:	1b df       	rcall	.-458    	; 0x7d1e <udi_write_tx_char>
    7ee8:	60 e0       	ldi	r22, 0x00	; 0
    7eea:	8a e0       	ldi	r24, 0x0A	; 10
    7eec:	90 e0       	ldi	r25, 0x00	; 0
    7eee:	17 df       	rcall	.-466    	; 0x7d1e <udi_write_tx_char>
    7ef0:	8e e1       	ldi	r24, 0x1E	; 30
    7ef2:	90 e0       	ldi	r25, 0x00	; 0
    7ef4:	0e 94 88 f2 	call	0x1e510	; 0x1e510 <yield_ms>
    7ef8:	2e c0       	rjmp	.+92     	; 0x7f56 <udi_write_serial_line+0xbc>
    7efa:	8e 81       	ldd	r24, Y+6	; 0x06
    7efc:	8d 30       	cpi	r24, 0x0D	; 13
    7efe:	a9 f4       	brne	.+42     	; 0x7f2a <udi_write_serial_line+0x90>
    7f00:	9b 81       	ldd	r25, Y+3	; 0x03
    7f02:	81 e0       	ldi	r24, 0x01	; 1
    7f04:	89 27       	eor	r24, r25
    7f06:	88 23       	and	r24, r24
    7f08:	19 f0       	breq	.+6      	; 0x7f10 <udi_write_serial_line+0x76>
    7f0a:	81 e0       	ldi	r24, 0x01	; 1
    7f0c:	8b 83       	std	Y+3, r24	; 0x03
    7f0e:	23 c0       	rjmp	.+70     	; 0x7f56 <udi_write_serial_line+0xbc>
    7f10:	60 e0       	ldi	r22, 0x00	; 0
    7f12:	8d e0       	ldi	r24, 0x0D	; 13
    7f14:	90 e0       	ldi	r25, 0x00	; 0
    7f16:	03 df       	rcall	.-506    	; 0x7d1e <udi_write_tx_char>
    7f18:	60 e0       	ldi	r22, 0x00	; 0
    7f1a:	8a e0       	ldi	r24, 0x0A	; 10
    7f1c:	90 e0       	ldi	r25, 0x00	; 0
    7f1e:	ff de       	rcall	.-514    	; 0x7d1e <udi_write_tx_char>
    7f20:	8e e1       	ldi	r24, 0x1E	; 30
    7f22:	90 e0       	ldi	r25, 0x00	; 0
    7f24:	0e 94 88 f2 	call	0x1e510	; 0x1e510 <yield_ms>
    7f28:	16 c0       	rjmp	.+44     	; 0x7f56 <udi_write_serial_line+0xbc>
    7f2a:	8b 81       	ldd	r24, Y+3	; 0x03
    7f2c:	88 23       	and	r24, r24
    7f2e:	69 f0       	breq	.+26     	; 0x7f4a <udi_write_serial_line+0xb0>
    7f30:	1b 82       	std	Y+3, r1	; 0x03
    7f32:	60 e0       	ldi	r22, 0x00	; 0
    7f34:	8d e0       	ldi	r24, 0x0D	; 13
    7f36:	90 e0       	ldi	r25, 0x00	; 0
    7f38:	f2 de       	rcall	.-540    	; 0x7d1e <udi_write_tx_char>
    7f3a:	60 e0       	ldi	r22, 0x00	; 0
    7f3c:	8a e0       	ldi	r24, 0x0A	; 10
    7f3e:	90 e0       	ldi	r25, 0x00	; 0
    7f40:	ee de       	rcall	.-548    	; 0x7d1e <udi_write_tx_char>
    7f42:	8e e1       	ldi	r24, 0x1E	; 30
    7f44:	90 e0       	ldi	r25, 0x00	; 0
    7f46:	0e 94 88 f2 	call	0x1e510	; 0x1e510 <yield_ms>
    7f4a:	8e 81       	ldd	r24, Y+6	; 0x06
    7f4c:	08 2e       	mov	r0, r24
    7f4e:	00 0c       	add	r0, r0
    7f50:	99 0b       	sbc	r25, r25
    7f52:	61 e0       	ldi	r22, 0x01	; 1
    7f54:	e4 de       	rcall	.-568    	; 0x7d1e <udi_write_tx_char>
    7f56:	8c 81       	ldd	r24, Y+4	; 0x04
    7f58:	9d 81       	ldd	r25, Y+5	; 0x05
    7f5a:	01 97       	sbiw	r24, 0x01	; 1
    7f5c:	8c 83       	std	Y+4, r24	; 0x04
    7f5e:	9d 83       	std	Y+5, r25	; 0x05
    7f60:	8c 81       	ldd	r24, Y+4	; 0x04
    7f62:	9d 81       	ldd	r25, Y+5	; 0x05
    7f64:	89 2b       	or	r24, r25
    7f66:	09 f0       	breq	.+2      	; 0x7f6a <udi_write_serial_line+0xd0>
    7f68:	ad cf       	rjmp	.-166    	; 0x7ec4 <udi_write_serial_line+0x2a>
    7f6a:	8e e1       	ldi	r24, 0x1E	; 30
    7f6c:	90 e0       	ldi	r25, 0x00	; 0
    7f6e:	0e 94 88 f2 	call	0x1e510	; 0x1e510 <yield_ms>
    7f72:	00 00       	nop
    7f74:	2a 96       	adiw	r28, 0x0a	; 10
    7f76:	cd bf       	out	0x3d, r28	; 61
    7f78:	de bf       	out	0x3e, r29	; 62
    7f7a:	df 91       	pop	r29
    7f7c:	cf 91       	pop	r28
    7f7e:	08 95       	ret

00007f80 <usb_init>:
    7f80:	2f 92       	push	r2
    7f82:	3f 92       	push	r3
    7f84:	4f 92       	push	r4
    7f86:	5f 92       	push	r5
    7f88:	6f 92       	push	r6
    7f8a:	7f 92       	push	r7
    7f8c:	8f 92       	push	r8
    7f8e:	9f 92       	push	r9
    7f90:	af 92       	push	r10
    7f92:	bf 92       	push	r11
    7f94:	cf 92       	push	r12
    7f96:	df 92       	push	r13
    7f98:	ef 92       	push	r14
    7f9a:	ff 92       	push	r15
    7f9c:	0f 93       	push	r16
    7f9e:	1f 93       	push	r17
    7fa0:	cf 93       	push	r28
    7fa2:	df 93       	push	r29
    7fa4:	cd b7       	in	r28, 0x3d	; 61
    7fa6:	de b7       	in	r29, 0x3e	; 62
    7fa8:	a2 97       	sbiw	r28, 0x22	; 34
    7faa:	cd bf       	out	0x3d, r28	; 61
    7fac:	de bf       	out	0x3e, r29	; 62
    7fae:	0f 94 b7 21 	call	0x2436e	; 0x2436e <stdio_usb_init>
    7fb2:	80 91 21 27 	lds	r24, 0x2721	; 0x802721 <g_usb_cdc_stdout_enabled>
    7fb6:	88 23       	and	r24, r24
    7fb8:	11 f0       	breq	.+4      	; 0x7fbe <usb_init+0x3e>
    7fba:	0f 94 a2 21 	call	0x24344	; 0x24344 <stdio_usb_enable>
    7fbe:	98 de       	rcall	.-720    	; 0x7cf0 <sysclk_get_cpu_hz>
    7fc0:	dc 01       	movw	r26, r24
    7fc2:	cb 01       	movw	r24, r22
    7fc4:	8c 01       	movw	r16, r24
    7fc6:	9d 01       	movw	r18, r26
    7fc8:	40 e0       	ldi	r20, 0x00	; 0
    7fca:	50 e0       	ldi	r21, 0x00	; 0
    7fcc:	ba 01       	movw	r22, r20
    7fce:	0b 83       	std	Y+3, r16	; 0x03
    7fd0:	1c 83       	std	Y+4, r17	; 0x04
    7fd2:	2d 83       	std	Y+5, r18	; 0x05
    7fd4:	3e 83       	std	Y+6, r19	; 0x06
    7fd6:	4f 83       	std	Y+7, r20	; 0x07
    7fd8:	58 87       	std	Y+8, r21	; 0x08
    7fda:	69 87       	std	Y+9, r22	; 0x09
    7fdc:	7a 87       	std	Y+10, r23	; 0x0a
    7fde:	2b 80       	ldd	r2, Y+3	; 0x03
    7fe0:	3c 80       	ldd	r3, Y+4	; 0x04
    7fe2:	4d 80       	ldd	r4, Y+5	; 0x05
    7fe4:	5e 80       	ldd	r5, Y+6	; 0x06
    7fe6:	6f 80       	ldd	r6, Y+7	; 0x07
    7fe8:	78 84       	ldd	r7, Y+8	; 0x08
    7fea:	89 84       	ldd	r8, Y+9	; 0x09
    7fec:	9a 84       	ldd	r9, Y+10	; 0x0a
    7fee:	22 2d       	mov	r18, r2
    7ff0:	33 2d       	mov	r19, r3
    7ff2:	44 2d       	mov	r20, r4
    7ff4:	55 2d       	mov	r21, r5
    7ff6:	66 2d       	mov	r22, r6
    7ff8:	77 2d       	mov	r23, r7
    7ffa:	88 2d       	mov	r24, r8
    7ffc:	99 2d       	mov	r25, r9
    7ffe:	02 e0       	ldi	r16, 0x02	; 2
    8000:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    8004:	a2 2e       	mov	r10, r18
    8006:	b3 2e       	mov	r11, r19
    8008:	c4 2e       	mov	r12, r20
    800a:	d5 2e       	mov	r13, r21
    800c:	e6 2e       	mov	r14, r22
    800e:	f7 2e       	mov	r15, r23
    8010:	08 2f       	mov	r16, r24
    8012:	19 2f       	mov	r17, r25
    8014:	2a 2c       	mov	r2, r10
    8016:	3b 2c       	mov	r3, r11
    8018:	4c 2c       	mov	r4, r12
    801a:	5d 2c       	mov	r5, r13
    801c:	6e 2c       	mov	r6, r14
    801e:	7f 2c       	mov	r7, r15
    8020:	80 2e       	mov	r8, r16
    8022:	91 2e       	mov	r9, r17
    8024:	22 2d       	mov	r18, r2
    8026:	33 2d       	mov	r19, r3
    8028:	44 2d       	mov	r20, r4
    802a:	55 2d       	mov	r21, r5
    802c:	66 2d       	mov	r22, r6
    802e:	77 2d       	mov	r23, r7
    8030:	88 2d       	mov	r24, r8
    8032:	99 2d       	mov	r25, r9
    8034:	05 e0       	ldi	r16, 0x05	; 5
    8036:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    803a:	a2 2e       	mov	r10, r18
    803c:	b3 2e       	mov	r11, r19
    803e:	c4 2e       	mov	r12, r20
    8040:	d5 2e       	mov	r13, r21
    8042:	e6 2e       	mov	r14, r22
    8044:	f7 2e       	mov	r15, r23
    8046:	08 2f       	mov	r16, r24
    8048:	19 2f       	mov	r17, r25
    804a:	2a 2d       	mov	r18, r10
    804c:	3b 2d       	mov	r19, r11
    804e:	4c 2d       	mov	r20, r12
    8050:	5d 2d       	mov	r21, r13
    8052:	6e 2d       	mov	r22, r14
    8054:	7f 2d       	mov	r23, r15
    8056:	80 2f       	mov	r24, r16
    8058:	91 2f       	mov	r25, r17
    805a:	a2 2c       	mov	r10, r2
    805c:	b3 2c       	mov	r11, r3
    805e:	c4 2c       	mov	r12, r4
    8060:	d5 2c       	mov	r13, r5
    8062:	e6 2c       	mov	r14, r6
    8064:	f7 2c       	mov	r15, r7
    8066:	08 2d       	mov	r16, r8
    8068:	19 2d       	mov	r17, r9
    806a:	0f 94 77 30 	call	0x260ee	; 0x260ee <__subdi3>
    806e:	a2 2e       	mov	r10, r18
    8070:	b3 2e       	mov	r11, r19
    8072:	c4 2e       	mov	r12, r20
    8074:	d5 2e       	mov	r13, r21
    8076:	e6 2e       	mov	r14, r22
    8078:	f7 2e       	mov	r15, r23
    807a:	08 2f       	mov	r16, r24
    807c:	19 2f       	mov	r17, r25
    807e:	2a 2d       	mov	r18, r10
    8080:	3b 2d       	mov	r19, r11
    8082:	4c 2d       	mov	r20, r12
    8084:	5d 2d       	mov	r21, r13
    8086:	6e 2d       	mov	r22, r14
    8088:	7f 2d       	mov	r23, r15
    808a:	80 2f       	mov	r24, r16
    808c:	91 2f       	mov	r25, r17
    808e:	ab 80       	ldd	r10, Y+3	; 0x03
    8090:	bc 80       	ldd	r11, Y+4	; 0x04
    8092:	cd 80       	ldd	r12, Y+5	; 0x05
    8094:	de 80       	ldd	r13, Y+6	; 0x06
    8096:	ef 80       	ldd	r14, Y+7	; 0x07
    8098:	f8 84       	ldd	r15, Y+8	; 0x08
    809a:	09 85       	ldd	r16, Y+9	; 0x09
    809c:	1a 85       	ldd	r17, Y+10	; 0x0a
    809e:	0f 94 62 30 	call	0x260c4	; 0x260c4 <__adddi3>
    80a2:	a2 2e       	mov	r10, r18
    80a4:	b3 2e       	mov	r11, r19
    80a6:	c4 2e       	mov	r12, r20
    80a8:	d5 2e       	mov	r13, r21
    80aa:	e6 2e       	mov	r14, r22
    80ac:	f7 2e       	mov	r15, r23
    80ae:	08 2f       	mov	r16, r24
    80b0:	19 2f       	mov	r17, r25
    80b2:	2a 2d       	mov	r18, r10
    80b4:	3b 2d       	mov	r19, r11
    80b6:	4c 2d       	mov	r20, r12
    80b8:	5d 2d       	mov	r21, r13
    80ba:	6e 2d       	mov	r22, r14
    80bc:	7f 2d       	mov	r23, r15
    80be:	80 2f       	mov	r24, r16
    80c0:	91 2f       	mov	r25, r17
    80c2:	02 e0       	ldi	r16, 0x02	; 2
    80c4:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    80c8:	22 2e       	mov	r2, r18
    80ca:	33 2e       	mov	r3, r19
    80cc:	44 2e       	mov	r4, r20
    80ce:	55 2e       	mov	r5, r21
    80d0:	66 2e       	mov	r6, r22
    80d2:	77 2e       	mov	r7, r23
    80d4:	88 2e       	mov	r8, r24
    80d6:	99 2e       	mov	r9, r25
    80d8:	a2 2c       	mov	r10, r2
    80da:	b3 2c       	mov	r11, r3
    80dc:	c4 2c       	mov	r12, r4
    80de:	d5 2c       	mov	r13, r5
    80e0:	e6 2c       	mov	r14, r6
    80e2:	f7 2c       	mov	r15, r7
    80e4:	08 2d       	mov	r16, r8
    80e6:	19 2d       	mov	r17, r9
    80e8:	2a 2c       	mov	r2, r10
    80ea:	3b 2c       	mov	r3, r11
    80ec:	4c 2c       	mov	r4, r12
    80ee:	5d 2c       	mov	r5, r13
    80f0:	6e 2c       	mov	r6, r14
    80f2:	7f 2c       	mov	r7, r15
    80f4:	80 2e       	mov	r8, r16
    80f6:	91 2e       	mov	r9, r17
    80f8:	0f 2e       	mov	r0, r31
    80fa:	f6 e0       	ldi	r31, 0x06	; 6
    80fc:	af 2e       	mov	r10, r31
    80fe:	f0 2d       	mov	r31, r0
    8100:	b1 2c       	mov	r11, r1
    8102:	c1 2c       	mov	r12, r1
    8104:	d1 2c       	mov	r13, r1
    8106:	e1 2c       	mov	r14, r1
    8108:	f1 2c       	mov	r15, r1
    810a:	00 e0       	ldi	r16, 0x00	; 0
    810c:	10 e0       	ldi	r17, 0x00	; 0
    810e:	22 2d       	mov	r18, r2
    8110:	33 2d       	mov	r19, r3
    8112:	44 2d       	mov	r20, r4
    8114:	55 2d       	mov	r21, r5
    8116:	66 2d       	mov	r22, r6
    8118:	77 2d       	mov	r23, r7
    811a:	88 2d       	mov	r24, r8
    811c:	99 2d       	mov	r25, r9
    811e:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    8122:	22 2e       	mov	r2, r18
    8124:	33 2e       	mov	r3, r19
    8126:	44 2e       	mov	r4, r20
    8128:	55 2e       	mov	r5, r21
    812a:	66 2e       	mov	r6, r22
    812c:	77 2e       	mov	r7, r23
    812e:	88 2e       	mov	r8, r24
    8130:	99 2e       	mov	r9, r25
    8132:	a2 2c       	mov	r10, r2
    8134:	b3 2c       	mov	r11, r3
    8136:	c4 2c       	mov	r12, r4
    8138:	d5 2c       	mov	r13, r5
    813a:	e6 2c       	mov	r14, r6
    813c:	f7 2c       	mov	r15, r7
    813e:	08 2d       	mov	r16, r8
    8140:	19 2d       	mov	r17, r9
    8142:	2a 2d       	mov	r18, r10
    8144:	3b 2d       	mov	r19, r11
    8146:	4c 2d       	mov	r20, r12
    8148:	5d 2d       	mov	r21, r13
    814a:	6e 2d       	mov	r22, r14
    814c:	7f 2d       	mov	r23, r15
    814e:	80 2f       	mov	r24, r16
    8150:	91 2f       	mov	r25, r17
    8152:	29 51       	subi	r18, 0x19	; 25
    8154:	3c 4f       	sbci	r19, 0xFC	; 252
    8156:	4f 4f       	sbci	r20, 0xFF	; 255
    8158:	5f 4f       	sbci	r21, 0xFF	; 255
    815a:	6f 4f       	sbci	r22, 0xFF	; 255
    815c:	7f 4f       	sbci	r23, 0xFF	; 255
    815e:	8f 4f       	sbci	r24, 0xFF	; 255
    8160:	9f 4f       	sbci	r25, 0xFF	; 255
    8162:	a2 2e       	mov	r10, r18
    8164:	b3 2e       	mov	r11, r19
    8166:	c4 2e       	mov	r12, r20
    8168:	d5 2e       	mov	r13, r21
    816a:	e6 2e       	mov	r14, r22
    816c:	f7 2e       	mov	r15, r23
    816e:	08 2f       	mov	r16, r24
    8170:	19 2f       	mov	r17, r25
    8172:	2a 2d       	mov	r18, r10
    8174:	3b 2d       	mov	r19, r11
    8176:	4c 2d       	mov	r20, r12
    8178:	5d 2d       	mov	r21, r13
    817a:	6e 2d       	mov	r22, r14
    817c:	7f 2d       	mov	r23, r15
    817e:	80 2f       	mov	r24, r16
    8180:	91 2f       	mov	r25, r17
    8182:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
    8186:	dc 01       	movw	r26, r24
    8188:	cb 01       	movw	r24, r22
    818a:	20 e0       	ldi	r18, 0x00	; 0
    818c:	30 e0       	ldi	r19, 0x00	; 0
    818e:	4a e7       	ldi	r20, 0x7A	; 122
    8190:	54 e4       	ldi	r21, 0x44	; 68
    8192:	bc 01       	movw	r22, r24
    8194:	cd 01       	movw	r24, r26
    8196:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    819a:	dc 01       	movw	r26, r24
    819c:	cb 01       	movw	r24, r22
    819e:	bc 01       	movw	r22, r24
    81a0:	cd 01       	movw	r24, r26
    81a2:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
    81a6:	a2 2e       	mov	r10, r18
    81a8:	b3 2e       	mov	r11, r19
    81aa:	c4 2e       	mov	r12, r20
    81ac:	d5 2e       	mov	r13, r21
    81ae:	e6 2e       	mov	r14, r22
    81b0:	f7 2e       	mov	r15, r23
    81b2:	08 2f       	mov	r16, r24
    81b4:	19 2f       	mov	r17, r25
    81b6:	d6 01       	movw	r26, r12
    81b8:	c5 01       	movw	r24, r10
    81ba:	bc 01       	movw	r22, r24
    81bc:	cd 01       	movw	r24, r26
    81be:	a4 dd       	rcall	.-1208   	; 0x7d08 <__portable_avr_delay_cycles>
    81c0:	8c e6       	ldi	r24, 0x6C	; 108
    81c2:	97 e0       	ldi	r25, 0x07	; 7
    81c4:	89 2f       	mov	r24, r25
    81c6:	8f 93       	push	r24
    81c8:	8c e6       	ldi	r24, 0x6C	; 108
    81ca:	97 e0       	ldi	r25, 0x07	; 7
    81cc:	8f 93       	push	r24
    81ce:	1f 92       	push	r1
    81d0:	80 e8       	ldi	r24, 0x80	; 128
    81d2:	8f 93       	push	r24
    81d4:	83 e7       	ldi	r24, 0x73	; 115
    81d6:	9c e2       	ldi	r25, 0x2C	; 44
    81d8:	89 2f       	mov	r24, r25
    81da:	8f 93       	push	r24
    81dc:	83 e7       	ldi	r24, 0x73	; 115
    81de:	9c e2       	ldi	r25, 0x2C	; 44
    81e0:	8f 93       	push	r24
    81e2:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    81e6:	0f 90       	pop	r0
    81e8:	0f 90       	pop	r0
    81ea:	0f 90       	pop	r0
    81ec:	0f 90       	pop	r0
    81ee:	0f 90       	pop	r0
    81f0:	0f 90       	pop	r0
    81f2:	89 83       	std	Y+1, r24	; 0x01
    81f4:	9a 83       	std	Y+2, r25	; 0x02
    81f6:	89 81       	ldd	r24, Y+1	; 0x01
    81f8:	9a 81       	ldd	r25, Y+2	; 0x02
    81fa:	81 38       	cpi	r24, 0x81	; 129
    81fc:	91 05       	cpc	r25, r1
    81fe:	10 f0       	brcs	.+4      	; 0x8204 <usb_init+0x284>
    8200:	80 e8       	ldi	r24, 0x80	; 128
    8202:	90 e0       	ldi	r25, 0x00	; 0
    8204:	40 e0       	ldi	r20, 0x00	; 0
    8206:	68 2f       	mov	r22, r24
    8208:	83 e7       	ldi	r24, 0x73	; 115
    820a:	9c e2       	ldi	r25, 0x2C	; 44
    820c:	f2 dd       	rcall	.-1052   	; 0x7df2 <udi_write_tx_buf>
    820e:	70 dd       	rcall	.-1312   	; 0x7cf0 <sysclk_get_cpu_hz>
    8210:	dc 01       	movw	r26, r24
    8212:	cb 01       	movw	r24, r22
    8214:	8c 01       	movw	r16, r24
    8216:	9d 01       	movw	r18, r26
    8218:	40 e0       	ldi	r20, 0x00	; 0
    821a:	50 e0       	ldi	r21, 0x00	; 0
    821c:	ba 01       	movw	r22, r20
    821e:	0b 87       	std	Y+11, r16	; 0x0b
    8220:	1c 87       	std	Y+12, r17	; 0x0c
    8222:	2d 87       	std	Y+13, r18	; 0x0d
    8224:	3e 87       	std	Y+14, r19	; 0x0e
    8226:	4f 87       	std	Y+15, r20	; 0x0f
    8228:	58 8b       	std	Y+16, r21	; 0x10
    822a:	69 8b       	std	Y+17, r22	; 0x11
    822c:	7a 8b       	std	Y+18, r23	; 0x12
    822e:	2b 84       	ldd	r2, Y+11	; 0x0b
    8230:	3c 84       	ldd	r3, Y+12	; 0x0c
    8232:	4d 84       	ldd	r4, Y+13	; 0x0d
    8234:	5e 84       	ldd	r5, Y+14	; 0x0e
    8236:	6f 84       	ldd	r6, Y+15	; 0x0f
    8238:	78 88       	ldd	r7, Y+16	; 0x10
    823a:	89 88       	ldd	r8, Y+17	; 0x11
    823c:	9a 88       	ldd	r9, Y+18	; 0x12
    823e:	22 2d       	mov	r18, r2
    8240:	33 2d       	mov	r19, r3
    8242:	44 2d       	mov	r20, r4
    8244:	55 2d       	mov	r21, r5
    8246:	66 2d       	mov	r22, r6
    8248:	77 2d       	mov	r23, r7
    824a:	88 2d       	mov	r24, r8
    824c:	99 2d       	mov	r25, r9
    824e:	03 e0       	ldi	r16, 0x03	; 3
    8250:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    8254:	a2 2e       	mov	r10, r18
    8256:	b3 2e       	mov	r11, r19
    8258:	c4 2e       	mov	r12, r20
    825a:	d5 2e       	mov	r13, r21
    825c:	e6 2e       	mov	r14, r22
    825e:	f7 2e       	mov	r15, r23
    8260:	08 2f       	mov	r16, r24
    8262:	19 2f       	mov	r17, r25
    8264:	2a 2c       	mov	r2, r10
    8266:	3b 2c       	mov	r3, r11
    8268:	4c 2c       	mov	r4, r12
    826a:	5d 2c       	mov	r5, r13
    826c:	6e 2c       	mov	r6, r14
    826e:	7f 2c       	mov	r7, r15
    8270:	80 2e       	mov	r8, r16
    8272:	91 2e       	mov	r9, r17
    8274:	22 2d       	mov	r18, r2
    8276:	33 2d       	mov	r19, r3
    8278:	44 2d       	mov	r20, r4
    827a:	55 2d       	mov	r21, r5
    827c:	66 2d       	mov	r22, r6
    827e:	77 2d       	mov	r23, r7
    8280:	88 2d       	mov	r24, r8
    8282:	99 2d       	mov	r25, r9
    8284:	02 e0       	ldi	r16, 0x02	; 2
    8286:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    828a:	a2 2e       	mov	r10, r18
    828c:	b3 2e       	mov	r11, r19
    828e:	c4 2e       	mov	r12, r20
    8290:	d5 2e       	mov	r13, r21
    8292:	e6 2e       	mov	r14, r22
    8294:	f7 2e       	mov	r15, r23
    8296:	08 2f       	mov	r16, r24
    8298:	19 2f       	mov	r17, r25
    829a:	2a 2d       	mov	r18, r10
    829c:	3b 2d       	mov	r19, r11
    829e:	4c 2d       	mov	r20, r12
    82a0:	5d 2d       	mov	r21, r13
    82a2:	6e 2d       	mov	r22, r14
    82a4:	7f 2d       	mov	r23, r15
    82a6:	80 2f       	mov	r24, r16
    82a8:	91 2f       	mov	r25, r17
    82aa:	a2 2c       	mov	r10, r2
    82ac:	b3 2c       	mov	r11, r3
    82ae:	c4 2c       	mov	r12, r4
    82b0:	d5 2c       	mov	r13, r5
    82b2:	e6 2c       	mov	r14, r6
    82b4:	f7 2c       	mov	r15, r7
    82b6:	08 2d       	mov	r16, r8
    82b8:	19 2d       	mov	r17, r9
    82ba:	0f 94 77 30 	call	0x260ee	; 0x260ee <__subdi3>
    82be:	a2 2e       	mov	r10, r18
    82c0:	b3 2e       	mov	r11, r19
    82c2:	c4 2e       	mov	r12, r20
    82c4:	d5 2e       	mov	r13, r21
    82c6:	e6 2e       	mov	r14, r22
    82c8:	f7 2e       	mov	r15, r23
    82ca:	08 2f       	mov	r16, r24
    82cc:	19 2f       	mov	r17, r25
    82ce:	2a 2d       	mov	r18, r10
    82d0:	3b 2d       	mov	r19, r11
    82d2:	4c 2d       	mov	r20, r12
    82d4:	5d 2d       	mov	r21, r13
    82d6:	6e 2d       	mov	r22, r14
    82d8:	7f 2d       	mov	r23, r15
    82da:	80 2f       	mov	r24, r16
    82dc:	91 2f       	mov	r25, r17
    82de:	ab 84       	ldd	r10, Y+11	; 0x0b
    82e0:	bc 84       	ldd	r11, Y+12	; 0x0c
    82e2:	cd 84       	ldd	r12, Y+13	; 0x0d
    82e4:	de 84       	ldd	r13, Y+14	; 0x0e
    82e6:	ef 84       	ldd	r14, Y+15	; 0x0f
    82e8:	f8 88       	ldd	r15, Y+16	; 0x10
    82ea:	09 89       	ldd	r16, Y+17	; 0x11
    82ec:	1a 89       	ldd	r17, Y+18	; 0x12
    82ee:	0f 94 62 30 	call	0x260c4	; 0x260c4 <__adddi3>
    82f2:	22 2e       	mov	r2, r18
    82f4:	33 2e       	mov	r3, r19
    82f6:	44 2e       	mov	r4, r20
    82f8:	55 2e       	mov	r5, r21
    82fa:	66 2e       	mov	r6, r22
    82fc:	77 2e       	mov	r7, r23
    82fe:	88 2e       	mov	r8, r24
    8300:	99 2e       	mov	r9, r25
    8302:	0f 2e       	mov	r0, r31
    8304:	f6 e0       	ldi	r31, 0x06	; 6
    8306:	af 2e       	mov	r10, r31
    8308:	f0 2d       	mov	r31, r0
    830a:	b1 2c       	mov	r11, r1
    830c:	c1 2c       	mov	r12, r1
    830e:	d1 2c       	mov	r13, r1
    8310:	e1 2c       	mov	r14, r1
    8312:	f1 2c       	mov	r15, r1
    8314:	00 e0       	ldi	r16, 0x00	; 0
    8316:	10 e0       	ldi	r17, 0x00	; 0
    8318:	22 2d       	mov	r18, r2
    831a:	33 2d       	mov	r19, r3
    831c:	44 2d       	mov	r20, r4
    831e:	55 2d       	mov	r21, r5
    8320:	66 2d       	mov	r22, r6
    8322:	77 2d       	mov	r23, r7
    8324:	88 2d       	mov	r24, r8
    8326:	99 2d       	mov	r25, r9
    8328:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    832c:	22 2e       	mov	r2, r18
    832e:	33 2e       	mov	r3, r19
    8330:	44 2e       	mov	r4, r20
    8332:	55 2e       	mov	r5, r21
    8334:	66 2e       	mov	r6, r22
    8336:	77 2e       	mov	r7, r23
    8338:	88 2e       	mov	r8, r24
    833a:	99 2e       	mov	r9, r25
    833c:	a2 2c       	mov	r10, r2
    833e:	b3 2c       	mov	r11, r3
    8340:	c4 2c       	mov	r12, r4
    8342:	d5 2c       	mov	r13, r5
    8344:	e6 2c       	mov	r14, r6
    8346:	f7 2c       	mov	r15, r7
    8348:	08 2d       	mov	r16, r8
    834a:	19 2d       	mov	r17, r9
    834c:	2a 2d       	mov	r18, r10
    834e:	3b 2d       	mov	r19, r11
    8350:	4c 2d       	mov	r20, r12
    8352:	5d 2d       	mov	r21, r13
    8354:	6e 2d       	mov	r22, r14
    8356:	7f 2d       	mov	r23, r15
    8358:	80 2f       	mov	r24, r16
    835a:	91 2f       	mov	r25, r17
    835c:	29 51       	subi	r18, 0x19	; 25
    835e:	3c 4f       	sbci	r19, 0xFC	; 252
    8360:	4f 4f       	sbci	r20, 0xFF	; 255
    8362:	5f 4f       	sbci	r21, 0xFF	; 255
    8364:	6f 4f       	sbci	r22, 0xFF	; 255
    8366:	7f 4f       	sbci	r23, 0xFF	; 255
    8368:	8f 4f       	sbci	r24, 0xFF	; 255
    836a:	9f 4f       	sbci	r25, 0xFF	; 255
    836c:	a2 2e       	mov	r10, r18
    836e:	b3 2e       	mov	r11, r19
    8370:	c4 2e       	mov	r12, r20
    8372:	d5 2e       	mov	r13, r21
    8374:	e6 2e       	mov	r14, r22
    8376:	f7 2e       	mov	r15, r23
    8378:	08 2f       	mov	r16, r24
    837a:	19 2f       	mov	r17, r25
    837c:	2a 2d       	mov	r18, r10
    837e:	3b 2d       	mov	r19, r11
    8380:	4c 2d       	mov	r20, r12
    8382:	5d 2d       	mov	r21, r13
    8384:	6e 2d       	mov	r22, r14
    8386:	7f 2d       	mov	r23, r15
    8388:	80 2f       	mov	r24, r16
    838a:	91 2f       	mov	r25, r17
    838c:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
    8390:	dc 01       	movw	r26, r24
    8392:	cb 01       	movw	r24, r22
    8394:	20 e0       	ldi	r18, 0x00	; 0
    8396:	30 e0       	ldi	r19, 0x00	; 0
    8398:	4a e7       	ldi	r20, 0x7A	; 122
    839a:	54 e4       	ldi	r21, 0x44	; 68
    839c:	bc 01       	movw	r22, r24
    839e:	cd 01       	movw	r24, r26
    83a0:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    83a4:	dc 01       	movw	r26, r24
    83a6:	cb 01       	movw	r24, r22
    83a8:	bc 01       	movw	r22, r24
    83aa:	cd 01       	movw	r24, r26
    83ac:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
    83b0:	a2 2e       	mov	r10, r18
    83b2:	b3 2e       	mov	r11, r19
    83b4:	c4 2e       	mov	r12, r20
    83b6:	d5 2e       	mov	r13, r21
    83b8:	e6 2e       	mov	r14, r22
    83ba:	f7 2e       	mov	r15, r23
    83bc:	08 2f       	mov	r16, r24
    83be:	19 2f       	mov	r17, r25
    83c0:	d6 01       	movw	r26, r12
    83c2:	c5 01       	movw	r24, r10
    83c4:	bc 01       	movw	r22, r24
    83c6:	cd 01       	movw	r24, r26
    83c8:	9f dc       	rcall	.-1730   	; 0x7d08 <__portable_avr_delay_cycles>
    83ca:	1f 92       	push	r1
    83cc:	8c e0       	ldi	r24, 0x0C	; 12
    83ce:	8f 93       	push	r24
    83d0:	83 e7       	ldi	r24, 0x73	; 115
    83d2:	97 e0       	ldi	r25, 0x07	; 7
    83d4:	89 2f       	mov	r24, r25
    83d6:	8f 93       	push	r24
    83d8:	83 e7       	ldi	r24, 0x73	; 115
    83da:	97 e0       	ldi	r25, 0x07	; 7
    83dc:	8f 93       	push	r24
    83de:	1f 92       	push	r1
    83e0:	80 e8       	ldi	r24, 0x80	; 128
    83e2:	8f 93       	push	r24
    83e4:	83 e7       	ldi	r24, 0x73	; 115
    83e6:	9c e2       	ldi	r25, 0x2C	; 44
    83e8:	89 2f       	mov	r24, r25
    83ea:	8f 93       	push	r24
    83ec:	83 e7       	ldi	r24, 0x73	; 115
    83ee:	9c e2       	ldi	r25, 0x2C	; 44
    83f0:	8f 93       	push	r24
    83f2:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    83f6:	2d b7       	in	r18, 0x3d	; 61
    83f8:	3e b7       	in	r19, 0x3e	; 62
    83fa:	28 5f       	subi	r18, 0xF8	; 248
    83fc:	3f 4f       	sbci	r19, 0xFF	; 255
    83fe:	cd bf       	out	0x3d, r28	; 61
    8400:	de bf       	out	0x3e, r29	; 62
    8402:	89 83       	std	Y+1, r24	; 0x01
    8404:	9a 83       	std	Y+2, r25	; 0x02
    8406:	89 81       	ldd	r24, Y+1	; 0x01
    8408:	9a 81       	ldd	r25, Y+2	; 0x02
    840a:	81 38       	cpi	r24, 0x81	; 129
    840c:	91 05       	cpc	r25, r1
    840e:	10 f0       	brcs	.+4      	; 0x8414 <usb_init+0x494>
    8410:	80 e8       	ldi	r24, 0x80	; 128
    8412:	90 e0       	ldi	r25, 0x00	; 0
    8414:	40 e0       	ldi	r20, 0x00	; 0
    8416:	68 2f       	mov	r22, r24
    8418:	83 e7       	ldi	r24, 0x73	; 115
    841a:	9c e2       	ldi	r25, 0x2C	; 44
    841c:	ea dc       	rcall	.-1580   	; 0x7df2 <udi_write_tx_buf>
    841e:	68 dc       	rcall	.-1840   	; 0x7cf0 <sysclk_get_cpu_hz>
    8420:	dc 01       	movw	r26, r24
    8422:	cb 01       	movw	r24, r22
    8424:	8c 01       	movw	r16, r24
    8426:	9d 01       	movw	r18, r26
    8428:	40 e0       	ldi	r20, 0x00	; 0
    842a:	50 e0       	ldi	r21, 0x00	; 0
    842c:	ba 01       	movw	r22, r20
    842e:	0b 8b       	std	Y+19, r16	; 0x13
    8430:	1c 8b       	std	Y+20, r17	; 0x14
    8432:	2d 8b       	std	Y+21, r18	; 0x15
    8434:	3e 8b       	std	Y+22, r19	; 0x16
    8436:	4f 8b       	std	Y+23, r20	; 0x17
    8438:	58 8f       	std	Y+24, r21	; 0x18
    843a:	69 8f       	std	Y+25, r22	; 0x19
    843c:	7a 8f       	std	Y+26, r23	; 0x1a
    843e:	2b 88       	ldd	r2, Y+19	; 0x13
    8440:	3c 88       	ldd	r3, Y+20	; 0x14
    8442:	4d 88       	ldd	r4, Y+21	; 0x15
    8444:	5e 88       	ldd	r5, Y+22	; 0x16
    8446:	6f 88       	ldd	r6, Y+23	; 0x17
    8448:	78 8c       	ldd	r7, Y+24	; 0x18
    844a:	89 8c       	ldd	r8, Y+25	; 0x19
    844c:	9a 8c       	ldd	r9, Y+26	; 0x1a
    844e:	22 2d       	mov	r18, r2
    8450:	33 2d       	mov	r19, r3
    8452:	44 2d       	mov	r20, r4
    8454:	55 2d       	mov	r21, r5
    8456:	66 2d       	mov	r22, r6
    8458:	77 2d       	mov	r23, r7
    845a:	88 2d       	mov	r24, r8
    845c:	99 2d       	mov	r25, r9
    845e:	03 e0       	ldi	r16, 0x03	; 3
    8460:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    8464:	a2 2e       	mov	r10, r18
    8466:	b3 2e       	mov	r11, r19
    8468:	c4 2e       	mov	r12, r20
    846a:	d5 2e       	mov	r13, r21
    846c:	e6 2e       	mov	r14, r22
    846e:	f7 2e       	mov	r15, r23
    8470:	08 2f       	mov	r16, r24
    8472:	19 2f       	mov	r17, r25
    8474:	2a 2c       	mov	r2, r10
    8476:	3b 2c       	mov	r3, r11
    8478:	4c 2c       	mov	r4, r12
    847a:	5d 2c       	mov	r5, r13
    847c:	6e 2c       	mov	r6, r14
    847e:	7f 2c       	mov	r7, r15
    8480:	80 2e       	mov	r8, r16
    8482:	91 2e       	mov	r9, r17
    8484:	22 2d       	mov	r18, r2
    8486:	33 2d       	mov	r19, r3
    8488:	44 2d       	mov	r20, r4
    848a:	55 2d       	mov	r21, r5
    848c:	66 2d       	mov	r22, r6
    848e:	77 2d       	mov	r23, r7
    8490:	88 2d       	mov	r24, r8
    8492:	99 2d       	mov	r25, r9
    8494:	02 e0       	ldi	r16, 0x02	; 2
    8496:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    849a:	a2 2e       	mov	r10, r18
    849c:	b3 2e       	mov	r11, r19
    849e:	c4 2e       	mov	r12, r20
    84a0:	d5 2e       	mov	r13, r21
    84a2:	e6 2e       	mov	r14, r22
    84a4:	f7 2e       	mov	r15, r23
    84a6:	08 2f       	mov	r16, r24
    84a8:	19 2f       	mov	r17, r25
    84aa:	2a 2d       	mov	r18, r10
    84ac:	3b 2d       	mov	r19, r11
    84ae:	4c 2d       	mov	r20, r12
    84b0:	5d 2d       	mov	r21, r13
    84b2:	6e 2d       	mov	r22, r14
    84b4:	7f 2d       	mov	r23, r15
    84b6:	80 2f       	mov	r24, r16
    84b8:	91 2f       	mov	r25, r17
    84ba:	a2 2c       	mov	r10, r2
    84bc:	b3 2c       	mov	r11, r3
    84be:	c4 2c       	mov	r12, r4
    84c0:	d5 2c       	mov	r13, r5
    84c2:	e6 2c       	mov	r14, r6
    84c4:	f7 2c       	mov	r15, r7
    84c6:	08 2d       	mov	r16, r8
    84c8:	19 2d       	mov	r17, r9
    84ca:	0f 94 77 30 	call	0x260ee	; 0x260ee <__subdi3>
    84ce:	a2 2e       	mov	r10, r18
    84d0:	b3 2e       	mov	r11, r19
    84d2:	c4 2e       	mov	r12, r20
    84d4:	d5 2e       	mov	r13, r21
    84d6:	e6 2e       	mov	r14, r22
    84d8:	f7 2e       	mov	r15, r23
    84da:	08 2f       	mov	r16, r24
    84dc:	19 2f       	mov	r17, r25
    84de:	2a 2d       	mov	r18, r10
    84e0:	3b 2d       	mov	r19, r11
    84e2:	4c 2d       	mov	r20, r12
    84e4:	5d 2d       	mov	r21, r13
    84e6:	6e 2d       	mov	r22, r14
    84e8:	7f 2d       	mov	r23, r15
    84ea:	80 2f       	mov	r24, r16
    84ec:	91 2f       	mov	r25, r17
    84ee:	ab 88       	ldd	r10, Y+19	; 0x13
    84f0:	bc 88       	ldd	r11, Y+20	; 0x14
    84f2:	cd 88       	ldd	r12, Y+21	; 0x15
    84f4:	de 88       	ldd	r13, Y+22	; 0x16
    84f6:	ef 88       	ldd	r14, Y+23	; 0x17
    84f8:	f8 8c       	ldd	r15, Y+24	; 0x18
    84fa:	09 8d       	ldd	r16, Y+25	; 0x19
    84fc:	1a 8d       	ldd	r17, Y+26	; 0x1a
    84fe:	0f 94 62 30 	call	0x260c4	; 0x260c4 <__adddi3>
    8502:	22 2e       	mov	r2, r18
    8504:	33 2e       	mov	r3, r19
    8506:	44 2e       	mov	r4, r20
    8508:	55 2e       	mov	r5, r21
    850a:	66 2e       	mov	r6, r22
    850c:	77 2e       	mov	r7, r23
    850e:	88 2e       	mov	r8, r24
    8510:	99 2e       	mov	r9, r25
    8512:	0f 2e       	mov	r0, r31
    8514:	f6 e0       	ldi	r31, 0x06	; 6
    8516:	af 2e       	mov	r10, r31
    8518:	f0 2d       	mov	r31, r0
    851a:	b1 2c       	mov	r11, r1
    851c:	c1 2c       	mov	r12, r1
    851e:	d1 2c       	mov	r13, r1
    8520:	e1 2c       	mov	r14, r1
    8522:	f1 2c       	mov	r15, r1
    8524:	00 e0       	ldi	r16, 0x00	; 0
    8526:	10 e0       	ldi	r17, 0x00	; 0
    8528:	22 2d       	mov	r18, r2
    852a:	33 2d       	mov	r19, r3
    852c:	44 2d       	mov	r20, r4
    852e:	55 2d       	mov	r21, r5
    8530:	66 2d       	mov	r22, r6
    8532:	77 2d       	mov	r23, r7
    8534:	88 2d       	mov	r24, r8
    8536:	99 2d       	mov	r25, r9
    8538:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    853c:	22 2e       	mov	r2, r18
    853e:	33 2e       	mov	r3, r19
    8540:	44 2e       	mov	r4, r20
    8542:	55 2e       	mov	r5, r21
    8544:	66 2e       	mov	r6, r22
    8546:	77 2e       	mov	r7, r23
    8548:	88 2e       	mov	r8, r24
    854a:	99 2e       	mov	r9, r25
    854c:	a2 2c       	mov	r10, r2
    854e:	b3 2c       	mov	r11, r3
    8550:	c4 2c       	mov	r12, r4
    8552:	d5 2c       	mov	r13, r5
    8554:	e6 2c       	mov	r14, r6
    8556:	f7 2c       	mov	r15, r7
    8558:	08 2d       	mov	r16, r8
    855a:	19 2d       	mov	r17, r9
    855c:	2a 2d       	mov	r18, r10
    855e:	3b 2d       	mov	r19, r11
    8560:	4c 2d       	mov	r20, r12
    8562:	5d 2d       	mov	r21, r13
    8564:	6e 2d       	mov	r22, r14
    8566:	7f 2d       	mov	r23, r15
    8568:	80 2f       	mov	r24, r16
    856a:	91 2f       	mov	r25, r17
    856c:	29 51       	subi	r18, 0x19	; 25
    856e:	3c 4f       	sbci	r19, 0xFC	; 252
    8570:	4f 4f       	sbci	r20, 0xFF	; 255
    8572:	5f 4f       	sbci	r21, 0xFF	; 255
    8574:	6f 4f       	sbci	r22, 0xFF	; 255
    8576:	7f 4f       	sbci	r23, 0xFF	; 255
    8578:	8f 4f       	sbci	r24, 0xFF	; 255
    857a:	9f 4f       	sbci	r25, 0xFF	; 255
    857c:	a2 2e       	mov	r10, r18
    857e:	b3 2e       	mov	r11, r19
    8580:	c4 2e       	mov	r12, r20
    8582:	d5 2e       	mov	r13, r21
    8584:	e6 2e       	mov	r14, r22
    8586:	f7 2e       	mov	r15, r23
    8588:	08 2f       	mov	r16, r24
    858a:	19 2f       	mov	r17, r25
    858c:	2a 2d       	mov	r18, r10
    858e:	3b 2d       	mov	r19, r11
    8590:	4c 2d       	mov	r20, r12
    8592:	5d 2d       	mov	r21, r13
    8594:	6e 2d       	mov	r22, r14
    8596:	7f 2d       	mov	r23, r15
    8598:	80 2f       	mov	r24, r16
    859a:	91 2f       	mov	r25, r17
    859c:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
    85a0:	dc 01       	movw	r26, r24
    85a2:	cb 01       	movw	r24, r22
    85a4:	20 e0       	ldi	r18, 0x00	; 0
    85a6:	30 e0       	ldi	r19, 0x00	; 0
    85a8:	4a e7       	ldi	r20, 0x7A	; 122
    85aa:	54 e4       	ldi	r21, 0x44	; 68
    85ac:	bc 01       	movw	r22, r24
    85ae:	cd 01       	movw	r24, r26
    85b0:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    85b4:	dc 01       	movw	r26, r24
    85b6:	cb 01       	movw	r24, r22
    85b8:	bc 01       	movw	r22, r24
    85ba:	cd 01       	movw	r24, r26
    85bc:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
    85c0:	a2 2e       	mov	r10, r18
    85c2:	b3 2e       	mov	r11, r19
    85c4:	c4 2e       	mov	r12, r20
    85c6:	d5 2e       	mov	r13, r21
    85c8:	e6 2e       	mov	r14, r22
    85ca:	f7 2e       	mov	r15, r23
    85cc:	08 2f       	mov	r16, r24
    85ce:	19 2f       	mov	r17, r25
    85d0:	d6 01       	movw	r26, r12
    85d2:	c5 01       	movw	r24, r10
    85d4:	bc 01       	movw	r22, r24
    85d6:	cd 01       	movw	r24, r26
    85d8:	97 db       	rcall	.-2258   	; 0x7d08 <__portable_avr_delay_cycles>
    85da:	89 e9       	ldi	r24, 0x99	; 153
    85dc:	97 e0       	ldi	r25, 0x07	; 7
    85de:	89 2f       	mov	r24, r25
    85e0:	8f 93       	push	r24
    85e2:	89 e9       	ldi	r24, 0x99	; 153
    85e4:	97 e0       	ldi	r25, 0x07	; 7
    85e6:	8f 93       	push	r24
    85e8:	1f 92       	push	r1
    85ea:	80 e8       	ldi	r24, 0x80	; 128
    85ec:	8f 93       	push	r24
    85ee:	83 e7       	ldi	r24, 0x73	; 115
    85f0:	9c e2       	ldi	r25, 0x2C	; 44
    85f2:	89 2f       	mov	r24, r25
    85f4:	8f 93       	push	r24
    85f6:	83 e7       	ldi	r24, 0x73	; 115
    85f8:	9c e2       	ldi	r25, 0x2C	; 44
    85fa:	8f 93       	push	r24
    85fc:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    8600:	0f 90       	pop	r0
    8602:	0f 90       	pop	r0
    8604:	0f 90       	pop	r0
    8606:	0f 90       	pop	r0
    8608:	0f 90       	pop	r0
    860a:	0f 90       	pop	r0
    860c:	89 83       	std	Y+1, r24	; 0x01
    860e:	9a 83       	std	Y+2, r25	; 0x02
    8610:	89 81       	ldd	r24, Y+1	; 0x01
    8612:	9a 81       	ldd	r25, Y+2	; 0x02
    8614:	81 38       	cpi	r24, 0x81	; 129
    8616:	91 05       	cpc	r25, r1
    8618:	10 f0       	brcs	.+4      	; 0x861e <usb_init+0x69e>
    861a:	80 e8       	ldi	r24, 0x80	; 128
    861c:	90 e0       	ldi	r25, 0x00	; 0
    861e:	40 e0       	ldi	r20, 0x00	; 0
    8620:	68 2f       	mov	r22, r24
    8622:	83 e7       	ldi	r24, 0x73	; 115
    8624:	9c e2       	ldi	r25, 0x2C	; 44
    8626:	e5 db       	rcall	.-2102   	; 0x7df2 <udi_write_tx_buf>
    8628:	63 db       	rcall	.-2362   	; 0x7cf0 <sysclk_get_cpu_hz>
    862a:	dc 01       	movw	r26, r24
    862c:	cb 01       	movw	r24, r22
    862e:	8c 01       	movw	r16, r24
    8630:	9d 01       	movw	r18, r26
    8632:	40 e0       	ldi	r20, 0x00	; 0
    8634:	50 e0       	ldi	r21, 0x00	; 0
    8636:	ba 01       	movw	r22, r20
    8638:	0b 8f       	std	Y+27, r16	; 0x1b
    863a:	1c 8f       	std	Y+28, r17	; 0x1c
    863c:	2d 8f       	std	Y+29, r18	; 0x1d
    863e:	3e 8f       	std	Y+30, r19	; 0x1e
    8640:	4f 8f       	std	Y+31, r20	; 0x1f
    8642:	58 a3       	std	Y+32, r21	; 0x20
    8644:	69 a3       	std	Y+33, r22	; 0x21
    8646:	7a a3       	std	Y+34, r23	; 0x22
    8648:	2b 8c       	ldd	r2, Y+27	; 0x1b
    864a:	3c 8c       	ldd	r3, Y+28	; 0x1c
    864c:	4d 8c       	ldd	r4, Y+29	; 0x1d
    864e:	5e 8c       	ldd	r5, Y+30	; 0x1e
    8650:	6f 8c       	ldd	r6, Y+31	; 0x1f
    8652:	78 a0       	ldd	r7, Y+32	; 0x20
    8654:	89 a0       	ldd	r8, Y+33	; 0x21
    8656:	9a a0       	ldd	r9, Y+34	; 0x22
    8658:	22 2d       	mov	r18, r2
    865a:	33 2d       	mov	r19, r3
    865c:	44 2d       	mov	r20, r4
    865e:	55 2d       	mov	r21, r5
    8660:	66 2d       	mov	r22, r6
    8662:	77 2d       	mov	r23, r7
    8664:	88 2d       	mov	r24, r8
    8666:	99 2d       	mov	r25, r9
    8668:	03 e0       	ldi	r16, 0x03	; 3
    866a:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    866e:	a2 2e       	mov	r10, r18
    8670:	b3 2e       	mov	r11, r19
    8672:	c4 2e       	mov	r12, r20
    8674:	d5 2e       	mov	r13, r21
    8676:	e6 2e       	mov	r14, r22
    8678:	f7 2e       	mov	r15, r23
    867a:	08 2f       	mov	r16, r24
    867c:	19 2f       	mov	r17, r25
    867e:	2a 2c       	mov	r2, r10
    8680:	3b 2c       	mov	r3, r11
    8682:	4c 2c       	mov	r4, r12
    8684:	5d 2c       	mov	r5, r13
    8686:	6e 2c       	mov	r6, r14
    8688:	7f 2c       	mov	r7, r15
    868a:	80 2e       	mov	r8, r16
    868c:	91 2e       	mov	r9, r17
    868e:	22 2d       	mov	r18, r2
    8690:	33 2d       	mov	r19, r3
    8692:	44 2d       	mov	r20, r4
    8694:	55 2d       	mov	r21, r5
    8696:	66 2d       	mov	r22, r6
    8698:	77 2d       	mov	r23, r7
    869a:	88 2d       	mov	r24, r8
    869c:	99 2d       	mov	r25, r9
    869e:	02 e0       	ldi	r16, 0x02	; 2
    86a0:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    86a4:	a2 2e       	mov	r10, r18
    86a6:	b3 2e       	mov	r11, r19
    86a8:	c4 2e       	mov	r12, r20
    86aa:	d5 2e       	mov	r13, r21
    86ac:	e6 2e       	mov	r14, r22
    86ae:	f7 2e       	mov	r15, r23
    86b0:	08 2f       	mov	r16, r24
    86b2:	19 2f       	mov	r17, r25
    86b4:	2a 2d       	mov	r18, r10
    86b6:	3b 2d       	mov	r19, r11
    86b8:	4c 2d       	mov	r20, r12
    86ba:	5d 2d       	mov	r21, r13
    86bc:	6e 2d       	mov	r22, r14
    86be:	7f 2d       	mov	r23, r15
    86c0:	80 2f       	mov	r24, r16
    86c2:	91 2f       	mov	r25, r17
    86c4:	a2 2c       	mov	r10, r2
    86c6:	b3 2c       	mov	r11, r3
    86c8:	c4 2c       	mov	r12, r4
    86ca:	d5 2c       	mov	r13, r5
    86cc:	e6 2c       	mov	r14, r6
    86ce:	f7 2c       	mov	r15, r7
    86d0:	08 2d       	mov	r16, r8
    86d2:	19 2d       	mov	r17, r9
    86d4:	0f 94 77 30 	call	0x260ee	; 0x260ee <__subdi3>
    86d8:	a2 2e       	mov	r10, r18
    86da:	b3 2e       	mov	r11, r19
    86dc:	c4 2e       	mov	r12, r20
    86de:	d5 2e       	mov	r13, r21
    86e0:	e6 2e       	mov	r14, r22
    86e2:	f7 2e       	mov	r15, r23
    86e4:	08 2f       	mov	r16, r24
    86e6:	19 2f       	mov	r17, r25
    86e8:	2a 2d       	mov	r18, r10
    86ea:	3b 2d       	mov	r19, r11
    86ec:	4c 2d       	mov	r20, r12
    86ee:	5d 2d       	mov	r21, r13
    86f0:	6e 2d       	mov	r22, r14
    86f2:	7f 2d       	mov	r23, r15
    86f4:	80 2f       	mov	r24, r16
    86f6:	91 2f       	mov	r25, r17
    86f8:	ab 8c       	ldd	r10, Y+27	; 0x1b
    86fa:	bc 8c       	ldd	r11, Y+28	; 0x1c
    86fc:	cd 8c       	ldd	r12, Y+29	; 0x1d
    86fe:	de 8c       	ldd	r13, Y+30	; 0x1e
    8700:	ef 8c       	ldd	r14, Y+31	; 0x1f
    8702:	f8 a0       	ldd	r15, Y+32	; 0x20
    8704:	09 a1       	ldd	r16, Y+33	; 0x21
    8706:	1a a1       	ldd	r17, Y+34	; 0x22
    8708:	0f 94 62 30 	call	0x260c4	; 0x260c4 <__adddi3>
    870c:	22 2e       	mov	r2, r18
    870e:	33 2e       	mov	r3, r19
    8710:	44 2e       	mov	r4, r20
    8712:	55 2e       	mov	r5, r21
    8714:	66 2e       	mov	r6, r22
    8716:	77 2e       	mov	r7, r23
    8718:	88 2e       	mov	r8, r24
    871a:	99 2e       	mov	r9, r25
    871c:	0f 2e       	mov	r0, r31
    871e:	f6 e0       	ldi	r31, 0x06	; 6
    8720:	af 2e       	mov	r10, r31
    8722:	f0 2d       	mov	r31, r0
    8724:	b1 2c       	mov	r11, r1
    8726:	c1 2c       	mov	r12, r1
    8728:	d1 2c       	mov	r13, r1
    872a:	e1 2c       	mov	r14, r1
    872c:	f1 2c       	mov	r15, r1
    872e:	00 e0       	ldi	r16, 0x00	; 0
    8730:	10 e0       	ldi	r17, 0x00	; 0
    8732:	22 2d       	mov	r18, r2
    8734:	33 2d       	mov	r19, r3
    8736:	44 2d       	mov	r20, r4
    8738:	55 2d       	mov	r21, r5
    873a:	66 2d       	mov	r22, r6
    873c:	77 2d       	mov	r23, r7
    873e:	88 2d       	mov	r24, r8
    8740:	99 2d       	mov	r25, r9
    8742:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    8746:	22 2e       	mov	r2, r18
    8748:	33 2e       	mov	r3, r19
    874a:	44 2e       	mov	r4, r20
    874c:	55 2e       	mov	r5, r21
    874e:	66 2e       	mov	r6, r22
    8750:	77 2e       	mov	r7, r23
    8752:	88 2e       	mov	r8, r24
    8754:	99 2e       	mov	r9, r25
    8756:	a2 2c       	mov	r10, r2
    8758:	b3 2c       	mov	r11, r3
    875a:	c4 2c       	mov	r12, r4
    875c:	d5 2c       	mov	r13, r5
    875e:	e6 2c       	mov	r14, r6
    8760:	f7 2c       	mov	r15, r7
    8762:	08 2d       	mov	r16, r8
    8764:	19 2d       	mov	r17, r9
    8766:	2a 2d       	mov	r18, r10
    8768:	3b 2d       	mov	r19, r11
    876a:	4c 2d       	mov	r20, r12
    876c:	5d 2d       	mov	r21, r13
    876e:	6e 2d       	mov	r22, r14
    8770:	7f 2d       	mov	r23, r15
    8772:	80 2f       	mov	r24, r16
    8774:	91 2f       	mov	r25, r17
    8776:	29 51       	subi	r18, 0x19	; 25
    8778:	3c 4f       	sbci	r19, 0xFC	; 252
    877a:	4f 4f       	sbci	r20, 0xFF	; 255
    877c:	5f 4f       	sbci	r21, 0xFF	; 255
    877e:	6f 4f       	sbci	r22, 0xFF	; 255
    8780:	7f 4f       	sbci	r23, 0xFF	; 255
    8782:	8f 4f       	sbci	r24, 0xFF	; 255
    8784:	9f 4f       	sbci	r25, 0xFF	; 255
    8786:	a2 2e       	mov	r10, r18
    8788:	b3 2e       	mov	r11, r19
    878a:	c4 2e       	mov	r12, r20
    878c:	d5 2e       	mov	r13, r21
    878e:	e6 2e       	mov	r14, r22
    8790:	f7 2e       	mov	r15, r23
    8792:	08 2f       	mov	r16, r24
    8794:	19 2f       	mov	r17, r25
    8796:	2a 2d       	mov	r18, r10
    8798:	3b 2d       	mov	r19, r11
    879a:	4c 2d       	mov	r20, r12
    879c:	5d 2d       	mov	r21, r13
    879e:	6e 2d       	mov	r22, r14
    87a0:	7f 2d       	mov	r23, r15
    87a2:	80 2f       	mov	r24, r16
    87a4:	91 2f       	mov	r25, r17
    87a6:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
    87aa:	dc 01       	movw	r26, r24
    87ac:	cb 01       	movw	r24, r22
    87ae:	20 e0       	ldi	r18, 0x00	; 0
    87b0:	30 e0       	ldi	r19, 0x00	; 0
    87b2:	4a e7       	ldi	r20, 0x7A	; 122
    87b4:	54 e4       	ldi	r21, 0x44	; 68
    87b6:	bc 01       	movw	r22, r24
    87b8:	cd 01       	movw	r24, r26
    87ba:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    87be:	dc 01       	movw	r26, r24
    87c0:	cb 01       	movw	r24, r22
    87c2:	bc 01       	movw	r22, r24
    87c4:	cd 01       	movw	r24, r26
    87c6:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
    87ca:	a2 2e       	mov	r10, r18
    87cc:	b3 2e       	mov	r11, r19
    87ce:	c4 2e       	mov	r12, r20
    87d0:	d5 2e       	mov	r13, r21
    87d2:	e6 2e       	mov	r14, r22
    87d4:	f7 2e       	mov	r15, r23
    87d6:	08 2f       	mov	r16, r24
    87d8:	19 2f       	mov	r17, r25
    87da:	d6 01       	movw	r26, r12
    87dc:	c5 01       	movw	r24, r10
    87de:	bc 01       	movw	r22, r24
    87e0:	cd 01       	movw	r24, r26
    87e2:	92 da       	rcall	.-2780   	; 0x7d08 <__portable_avr_delay_cycles>
    87e4:	8b eb       	ldi	r24, 0xBB	; 187
    87e6:	97 e0       	ldi	r25, 0x07	; 7
    87e8:	89 2f       	mov	r24, r25
    87ea:	8f 93       	push	r24
    87ec:	8b eb       	ldi	r24, 0xBB	; 187
    87ee:	97 e0       	ldi	r25, 0x07	; 7
    87f0:	8f 93       	push	r24
    87f2:	1f 92       	push	r1
    87f4:	80 e8       	ldi	r24, 0x80	; 128
    87f6:	8f 93       	push	r24
    87f8:	83 e7       	ldi	r24, 0x73	; 115
    87fa:	9c e2       	ldi	r25, 0x2C	; 44
    87fc:	89 2f       	mov	r24, r25
    87fe:	8f 93       	push	r24
    8800:	83 e7       	ldi	r24, 0x73	; 115
    8802:	9c e2       	ldi	r25, 0x2C	; 44
    8804:	8f 93       	push	r24
    8806:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    880a:	0f 90       	pop	r0
    880c:	0f 90       	pop	r0
    880e:	0f 90       	pop	r0
    8810:	0f 90       	pop	r0
    8812:	0f 90       	pop	r0
    8814:	0f 90       	pop	r0
    8816:	89 83       	std	Y+1, r24	; 0x01
    8818:	9a 83       	std	Y+2, r25	; 0x02
    881a:	89 81       	ldd	r24, Y+1	; 0x01
    881c:	9a 81       	ldd	r25, Y+2	; 0x02
    881e:	81 38       	cpi	r24, 0x81	; 129
    8820:	91 05       	cpc	r25, r1
    8822:	10 f0       	brcs	.+4      	; 0x8828 <usb_init+0x8a8>
    8824:	80 e8       	ldi	r24, 0x80	; 128
    8826:	90 e0       	ldi	r25, 0x00	; 0
    8828:	40 e0       	ldi	r20, 0x00	; 0
    882a:	68 2f       	mov	r22, r24
    882c:	83 e7       	ldi	r24, 0x73	; 115
    882e:	9c e2       	ldi	r25, 0x2C	; 44
    8830:	e0 da       	rcall	.-2624   	; 0x7df2 <udi_write_tx_buf>
    8832:	00 00       	nop
    8834:	a2 96       	adiw	r28, 0x22	; 34
    8836:	cd bf       	out	0x3d, r28	; 61
    8838:	de bf       	out	0x3e, r29	; 62
    883a:	df 91       	pop	r29
    883c:	cf 91       	pop	r28
    883e:	1f 91       	pop	r17
    8840:	0f 91       	pop	r16
    8842:	ff 90       	pop	r15
    8844:	ef 90       	pop	r14
    8846:	df 90       	pop	r13
    8848:	cf 90       	pop	r12
    884a:	bf 90       	pop	r11
    884c:	af 90       	pop	r10
    884e:	9f 90       	pop	r9
    8850:	8f 90       	pop	r8
    8852:	7f 90       	pop	r7
    8854:	6f 90       	pop	r6
    8856:	5f 90       	pop	r5
    8858:	4f 90       	pop	r4
    885a:	3f 90       	pop	r3
    885c:	2f 90       	pop	r2
    885e:	08 95       	ret

00008860 <usb_callback_suspend_action>:
    8860:	cf 93       	push	r28
    8862:	df 93       	push	r29
    8864:	cd b7       	in	r28, 0x3d	; 61
    8866:	de b7       	in	r29, 0x3e	; 62
    8868:	00 00       	nop
    886a:	df 91       	pop	r29
    886c:	cf 91       	pop	r28
    886e:	08 95       	ret

00008870 <usb_callback_resume_action>:
    8870:	cf 93       	push	r28
    8872:	df 93       	push	r29
    8874:	cd b7       	in	r28, 0x3d	; 61
    8876:	de b7       	in	r29, 0x3e	; 62
    8878:	00 00       	nop
    887a:	df 91       	pop	r29
    887c:	cf 91       	pop	r28
    887e:	08 95       	ret

00008880 <usb_callback_remotewakeup_enable>:
    8880:	cf 93       	push	r28
    8882:	df 93       	push	r29
    8884:	cd b7       	in	r28, 0x3d	; 61
    8886:	de b7       	in	r29, 0x3e	; 62
    8888:	00 00       	nop
    888a:	df 91       	pop	r29
    888c:	cf 91       	pop	r28
    888e:	08 95       	ret

00008890 <usb_callback_remotewakeup_disable>:
    8890:	cf 93       	push	r28
    8892:	df 93       	push	r29
    8894:	cd b7       	in	r28, 0x3d	; 61
    8896:	de b7       	in	r29, 0x3e	; 62
    8898:	00 00       	nop
    889a:	df 91       	pop	r29
    889c:	cf 91       	pop	r28
    889e:	08 95       	ret

000088a0 <usb_callback_cdc_enable>:

bool usb_callback_cdc_enable(void)
{
    88a0:	cf 93       	push	r28
    88a2:	df 93       	push	r29
    88a4:	cd b7       	in	r28, 0x3d	; 61
    88a6:	de b7       	in	r29, 0x3e	; 62
	/* USB CDC feature for serial communication */
	g_usb_cdc_transfers_authorized = true;
    88a8:	81 e0       	ldi	r24, 0x01	; 1
    88aa:	80 93 26 27 	sts	0x2726, r24	; 0x802726 <g_usb_cdc_transfers_authorized>
	return true;
    88ae:	81 e0       	ldi	r24, 0x01	; 1
}
    88b0:	df 91       	pop	r29
    88b2:	cf 91       	pop	r28
    88b4:	08 95       	ret

000088b6 <usb_callback_cdc_disable>:

void usb_callback_cdc_disable(void)
{
    88b6:	cf 93       	push	r28
    88b8:	df 93       	push	r29
    88ba:	cd b7       	in	r28, 0x3d	; 61
    88bc:	de b7       	in	r29, 0x3e	; 62
	/* USB CDC feature for serial communication */
	g_usb_cdc_transfers_authorized = false;
    88be:	10 92 26 27 	sts	0x2726, r1	; 0x802726 <g_usb_cdc_transfers_authorized>
}
    88c2:	00 00       	nop
    88c4:	df 91       	pop	r29
    88c6:	cf 91       	pop	r28
    88c8:	08 95       	ret

000088ca <usb_callback_config>:

void usb_callback_config(uint8_t port, usb_cdc_line_coding_t * cfg)
{
    88ca:	cf 93       	push	r28
    88cc:	df 93       	push	r29
    88ce:	00 d0       	rcall	.+0      	; 0x88d0 <usb_callback_config+0x6>
    88d0:	cd b7       	in	r28, 0x3d	; 61
    88d2:	de b7       	in	r29, 0x3e	; 62
    88d4:	89 83       	std	Y+1, r24	; 0x01
    88d6:	6a 83       	std	Y+2, r22	; 0x02
    88d8:	7b 83       	std	Y+3, r23	; 0x03

}
    88da:	00 00       	nop
    88dc:	23 96       	adiw	r28, 0x03	; 3
    88de:	cd bf       	out	0x3d, r28	; 61
    88e0:	de bf       	out	0x3e, r29	; 62
    88e2:	df 91       	pop	r29
    88e4:	cf 91       	pop	r28
    88e6:	08 95       	ret

000088e8 <usb_callback_cdc_set_dtr>:

void usb_callback_cdc_set_dtr(uint8_t port, bool b_enable)
{
    88e8:	cf 93       	push	r28
    88ea:	df 93       	push	r29
    88ec:	1f 92       	push	r1
    88ee:	1f 92       	push	r1
    88f0:	cd b7       	in	r28, 0x3d	; 61
    88f2:	de b7       	in	r29, 0x3e	; 62
    88f4:	89 83       	std	Y+1, r24	; 0x01
    88f6:	6a 83       	std	Y+2, r22	; 0x02

}
    88f8:	00 00       	nop
    88fa:	0f 90       	pop	r0
    88fc:	0f 90       	pop	r0
    88fe:	df 91       	pop	r29
    8900:	cf 91       	pop	r28
    8902:	08 95       	ret

00008904 <usb_callback_cdc_set_rts>:

void usb_callback_cdc_set_rts(uint8_t port, bool b_enable)
{
    8904:	cf 93       	push	r28
    8906:	df 93       	push	r29
    8908:	1f 92       	push	r1
    890a:	1f 92       	push	r1
    890c:	cd b7       	in	r28, 0x3d	; 61
    890e:	de b7       	in	r29, 0x3e	; 62
    8910:	89 83       	std	Y+1, r24	; 0x01
    8912:	6a 83       	std	Y+2, r22	; 0x02

}
    8914:	00 00       	nop
    8916:	0f 90       	pop	r0
    8918:	0f 90       	pop	r0
    891a:	df 91       	pop	r29
    891c:	cf 91       	pop	r28
    891e:	08 95       	ret

00008920 <usb_callback_rx_notify>:

void usb_callback_rx_notify(uint8_t port)
{
    8920:	cf 93       	push	r28
    8922:	df 93       	push	r29
    8924:	1f 92       	push	r1
    8926:	cd b7       	in	r28, 0x3d	; 61
    8928:	de b7       	in	r29, 0x3e	; 62
    892a:	89 83       	std	Y+1, r24	; 0x01
	g_usb_cdc_rx_received = true;
    892c:	81 e0       	ldi	r24, 0x01	; 1
    892e:	80 93 25 27 	sts	0x2725, r24	; 0x802725 <g_usb_cdc_rx_received>
}
    8932:	00 00       	nop
    8934:	0f 90       	pop	r0
    8936:	df 91       	pop	r29
    8938:	cf 91       	pop	r28
    893a:	08 95       	ret

0000893c <usb_callback_tx_empty_notify>:

void usb_callback_tx_empty_notify(uint8_t port)
{
    893c:	cf 93       	push	r28
    893e:	df 93       	push	r29
    8940:	1f 92       	push	r1
    8942:	cd b7       	in	r28, 0x3d	; 61
    8944:	de b7       	in	r29, 0x3e	; 62
    8946:	89 83       	std	Y+1, r24	; 0x01
	g_usb_cdc_access_blocked = false;
    8948:	10 92 27 27 	sts	0x2727, r1	; 0x802727 <g_usb_cdc_access_blocked>
}
    894c:	00 00       	nop
    894e:	0f 90       	pop	r0
    8950:	df 91       	pop	r29
    8952:	cf 91       	pop	r28
    8954:	08 95       	ret

00008956 <usb_rx_process>:


static void usb_rx_process(void)
{
    8956:	cf 93       	push	r28
    8958:	df 93       	push	r29
    895a:	00 d0       	rcall	.+0      	; 0x895c <usb_rx_process+0x6>
    895c:	00 d0       	rcall	.+0      	; 0x895e <usb_rx_process+0x8>
    895e:	cd b7       	in	r28, 0x3d	; 61
    8960:	de b7       	in	r29, 0x3e	; 62
	char cdc_rx_buf[4];

	/* Drop data connection is not authorized (yet) */
	if (!g_usb_cdc_transfers_authorized) {
    8962:	90 91 26 27 	lds	r25, 0x2726	; 0x802726 <g_usb_cdc_transfers_authorized>
    8966:	81 e0       	ldi	r24, 0x01	; 1
    8968:	89 27       	eor	r24, r25
    896a:	88 23       	and	r24, r24
    896c:	09 f0       	breq	.+2      	; 0x8970 <usb_rx_process+0x1a>
    896e:	51 c0       	rjmp	.+162    	; 0x8a12 <usb_rx_process+0xbc>
		return;
	}

	/* Single thread only */
	if (!sched_getLock(&g_interpreter_lock)) {
    8970:	8f e6       	ldi	r24, 0x6F	; 111
    8972:	9b e2       	ldi	r25, 0x2B	; 43
    8974:	0e 94 aa ed 	call	0x1db54	; 0x1db54 <sched_getLock>
    8978:	98 2f       	mov	r25, r24
    897a:	81 e0       	ldi	r24, 0x01	; 1
    897c:	89 27       	eor	r24, r25
    897e:	88 23       	and	r24, r24
    8980:	09 f0       	breq	.+2      	; 0x8984 <usb_rx_process+0x2e>
    8982:	49 c0       	rjmp	.+146    	; 0x8a16 <usb_rx_process+0xc0>
		return;
	}

	/* Get command lines from the USB host */
	iram_size_t cdc_rx_len = udi_cdc_get_nb_received_data();
    8984:	0f 94 c6 17 	call	0x22f8c	; 0x22f8c <udi_cdc_get_nb_received_data>
    8988:	89 83       	std	Y+1, r24	; 0x01
    898a:	9a 83       	std	Y+2, r25	; 0x02
	cdc_rx_len = min(cdc_rx_len, sizeof(cdc_rx_buf));
    898c:	89 81       	ldd	r24, Y+1	; 0x01
    898e:	9a 81       	ldd	r25, Y+2	; 0x02
    8990:	85 30       	cpi	r24, 0x05	; 5
    8992:	91 05       	cpc	r25, r1
    8994:	10 f0       	brcs	.+4      	; 0x899a <usb_rx_process+0x44>
    8996:	84 e0       	ldi	r24, 0x04	; 4
    8998:	90 e0       	ldi	r25, 0x00	; 0
    899a:	89 83       	std	Y+1, r24	; 0x01
    899c:	9a 83       	std	Y+2, r25	; 0x02
	while (cdc_rx_len) {
    899e:	30 c0       	rjmp	.+96     	; 0x8a00 <usb_rx_process+0xaa>
		if (g_keyBeep_enable) {
    89a0:	80 91 17 26 	lds	r24, 0x2617	; 0x802617 <g_keyBeep_enable>
    89a4:	88 23       	and	r24, r24
    89a6:	41 f0       	breq	.+16     	; 0x89b8 <usb_rx_process+0x62>
			twi2_set_beep(176, 1);  // Click sound
    89a8:	61 e0       	ldi	r22, 0x01	; 1
    89aa:	80 eb       	ldi	r24, 0xB0	; 176
    89ac:	0e 94 31 67 	call	0xce62	; 0xce62 <twi2_set_beep>
			yield_ms(10);
    89b0:	8a e0       	ldi	r24, 0x0A	; 10
    89b2:	90 e0       	ldi	r25, 0x00	; 0
    89b4:	0e 94 88 f2 	call	0x1e510	; 0x1e510 <yield_ms>
		}

		/* Read the data block */
		udi_cdc_read_no_polling(cdc_rx_buf, cdc_rx_len);
    89b8:	29 81       	ldd	r18, Y+1	; 0x01
    89ba:	3a 81       	ldd	r19, Y+2	; 0x02
    89bc:	ce 01       	movw	r24, r28
    89be:	03 96       	adiw	r24, 0x03	; 3
    89c0:	b9 01       	movw	r22, r18
    89c2:	0f 94 4c 19 	call	0x23298	; 0x23298 <udi_cdc_read_no_polling>

		/* Echo back when not monitoring information are enabled */
		if (!(g_usb_cdc_printStatusLines_atxmega || g_usb_cdc_printStatusLines_1pps)) {
    89c6:	90 91 22 27 	lds	r25, 0x2722	; 0x802722 <g_usb_cdc_printStatusLines_atxmega>
    89ca:	81 e0       	ldi	r24, 0x01	; 1
    89cc:	89 27       	eor	r24, r25
    89ce:	88 23       	and	r24, r24
    89d0:	61 f0       	breq	.+24     	; 0x89ea <usb_rx_process+0x94>
    89d2:	90 91 24 27 	lds	r25, 0x2724	; 0x802724 <g_usb_cdc_printStatusLines_1pps>
    89d6:	81 e0       	ldi	r24, 0x01	; 1
    89d8:	89 27       	eor	r24, r25
    89da:	88 23       	and	r24, r24
    89dc:	31 f0       	breq	.+12     	; 0x89ea <usb_rx_process+0x94>
			udi_write_tx_buf(cdc_rx_buf, cdc_rx_len, true);
    89de:	29 81       	ldd	r18, Y+1	; 0x01
    89e0:	ce 01       	movw	r24, r28
    89e2:	03 96       	adiw	r24, 0x03	; 3
    89e4:	41 e0       	ldi	r20, 0x01	; 1
    89e6:	62 2f       	mov	r22, r18
    89e8:	04 da       	rcall	.-3064   	; 0x7df2 <udi_write_tx_buf>
		}

		/* Call the interpreter */
		interpreter_doProcess(cdc_rx_buf, cdc_rx_len);
    89ea:	29 81       	ldd	r18, Y+1	; 0x01
    89ec:	3a 81       	ldd	r19, Y+2	; 0x02
    89ee:	ce 01       	movw	r24, r28
    89f0:	03 96       	adiw	r24, 0x03	; 3
    89f2:	b9 01       	movw	r22, r18
    89f4:	0e 94 88 5d 	call	0xbb10	; 0xbb10 <interpreter_doProcess>

		/* Check for more available data */
		cdc_rx_len = udi_cdc_get_nb_received_data();
    89f8:	0f 94 c6 17 	call	0x22f8c	; 0x22f8c <udi_cdc_get_nb_received_data>
    89fc:	89 83       	std	Y+1, r24	; 0x01
    89fe:	9a 83       	std	Y+2, r25	; 0x02
	}

	/* Get command lines from the USB host */
	iram_size_t cdc_rx_len = udi_cdc_get_nb_received_data();
	cdc_rx_len = min(cdc_rx_len, sizeof(cdc_rx_buf));
	while (cdc_rx_len) {
    8a00:	89 81       	ldd	r24, Y+1	; 0x01
    8a02:	9a 81       	ldd	r25, Y+2	; 0x02
    8a04:	89 2b       	or	r24, r25
    8a06:	61 f6       	brne	.-104    	; 0x89a0 <usb_rx_process+0x4a>
		/* Check for more available data */
		cdc_rx_len = udi_cdc_get_nb_received_data();
	}

	/* Release this lock */
	sched_freeLock(&g_interpreter_lock);
    8a08:	8f e6       	ldi	r24, 0x6F	; 111
    8a0a:	9b e2       	ldi	r25, 0x2B	; 43
    8a0c:	0e 94 d2 ed 	call	0x1dba4	; 0x1dba4 <sched_freeLock>
    8a10:	03 c0       	rjmp	.+6      	; 0x8a18 <usb_rx_process+0xc2>
{
	char cdc_rx_buf[4];

	/* Drop data connection is not authorized (yet) */
	if (!g_usb_cdc_transfers_authorized) {
		return;
    8a12:	00 00       	nop
    8a14:	01 c0       	rjmp	.+2      	; 0x8a18 <usb_rx_process+0xc2>
	}

	/* Single thread only */
	if (!sched_getLock(&g_interpreter_lock)) {
		return;
    8a16:	00 00       	nop
		cdc_rx_len = udi_cdc_get_nb_received_data();
	}

	/* Release this lock */
	sched_freeLock(&g_interpreter_lock);
}
    8a18:	26 96       	adiw	r28, 0x06	; 6
    8a1a:	cd bf       	out	0x3d, r28	; 61
    8a1c:	de bf       	out	0x3e, r29	; 62
    8a1e:	df 91       	pop	r29
    8a20:	cf 91       	pop	r28
    8a22:	08 95       	ret

00008a24 <task_usb>:


void task_usb(void)
{
    8a24:	2f 92       	push	r2
    8a26:	3f 92       	push	r3
    8a28:	4f 92       	push	r4
    8a2a:	5f 92       	push	r5
    8a2c:	6f 92       	push	r6
    8a2e:	7f 92       	push	r7
    8a30:	8f 92       	push	r8
    8a32:	9f 92       	push	r9
    8a34:	af 92       	push	r10
    8a36:	bf 92       	push	r11
    8a38:	cf 92       	push	r12
    8a3a:	df 92       	push	r13
    8a3c:	ef 92       	push	r14
    8a3e:	ff 92       	push	r15
    8a40:	0f 93       	push	r16
    8a42:	1f 93       	push	r17
    8a44:	cf 93       	push	r28
    8a46:	df 93       	push	r29
    8a48:	cd b7       	in	r28, 0x3d	; 61
    8a4a:	de b7       	in	r29, 0x3e	; 62
    8a4c:	c8 57       	subi	r28, 0x78	; 120
    8a4e:	d1 09       	sbc	r29, r1
    8a50:	cd bf       	out	0x3d, r28	; 61
    8a52:	de bf       	out	0x3e, r29	; 62
	uint32_t now = tcc1_get_time();
    8a54:	0e 94 e1 f5 	call	0x1ebc2	; 0x1ebc2 <tcc1_get_time>
    8a58:	dc 01       	movw	r26, r24
    8a5a:	cb 01       	movw	r24, r22
    8a5c:	89 83       	std	Y+1, r24	; 0x01
    8a5e:	9a 83       	std	Y+2, r25	; 0x02
    8a60:	ab 83       	std	Y+3, r26	; 0x03
    8a62:	bc 83       	std	Y+4, r27	; 0x04

	/* Monitoring at the USB serial terminal */
	if (g_usb_cdc_transfers_authorized) {
    8a64:	80 91 26 27 	lds	r24, 0x2726	; 0x802726 <g_usb_cdc_transfers_authorized>
    8a68:	88 23       	and	r24, r24
    8a6a:	11 f4       	brne	.+4      	; 0x8a70 <task_usb+0x4c>
    8a6c:	0c 94 d6 4d 	jmp	0x9bac	; 0x9bac <task_usb+0x1188>
		static uint32_t s_usb_last = 0UL;

		/* Get command lines from the USB host */
		if (g_usb_cdc_rx_received) {
    8a70:	80 91 25 27 	lds	r24, 0x2725	; 0x802725 <g_usb_cdc_rx_received>
    8a74:	88 23       	and	r24, r24
    8a76:	19 f0       	breq	.+6      	; 0x8a7e <task_usb+0x5a>
			g_usb_cdc_rx_received = false;
    8a78:	10 92 25 27 	sts	0x2725, r1	; 0x802725 <g_usb_cdc_rx_received>
			usb_rx_process();
		}

		/* Status of the PLL unit */
		if (g_usb_cdc_printStatusLines_1pps && g_1pps_printusb_avail) {
    8a7c:	6c df       	rcall	.-296    	; 0x8956 <usb_rx_process>
    8a7e:	80 91 24 27 	lds	r24, 0x2724	; 0x802724 <g_usb_cdc_printStatusLines_1pps>
    8a82:	88 23       	and	r24, r24
    8a84:	09 f4       	brne	.+2      	; 0x8a88 <task_usb+0x64>
    8a86:	67 c1       	rjmp	.+718    	; 0x8d56 <task_usb+0x332>
    8a88:	80 91 42 26 	lds	r24, 0x2642	; 0x802642 <g_1pps_printusb_avail>
    8a8c:	88 23       	and	r24, r24
			uint16_t l_pll_lo;
			uint64_t l_pll_hi;
			float l_1pps_deviation;
			uint32_t l_xo_mode_pwm;
			{
				irqflags_t flags = cpu_irq_save();
    8a8e:	09 f4       	brne	.+2      	; 0x8a92 <task_usb+0x6e>
    8a90:	62 c1       	rjmp	.+708    	; 0x8d56 <task_usb+0x332>
    8a92:	41 d8       	rcall	.-3966   	; 0x7b16 <cpu_irq_save>
				l_pll_lo				= g_1pps_last_lo;
    8a94:	8d 83       	std	Y+5, r24	; 0x05
    8a96:	80 91 24 26 	lds	r24, 0x2624	; 0x802624 <g_1pps_last_lo>
    8a9a:	90 91 25 26 	lds	r25, 0x2625	; 0x802625 <g_1pps_last_lo+0x1>
    8a9e:	8e 83       	std	Y+6, r24	; 0x06
				l_pll_hi				= g_1pps_last_hi;
    8aa0:	9f 83       	std	Y+7, r25	; 0x07
    8aa2:	80 91 26 26 	lds	r24, 0x2626	; 0x802626 <g_1pps_last_hi>
    8aa6:	88 87       	std	Y+8, r24	; 0x08
    8aa8:	80 91 27 26 	lds	r24, 0x2627	; 0x802627 <g_1pps_last_hi+0x1>
    8aac:	89 87       	std	Y+9, r24	; 0x09
    8aae:	80 91 28 26 	lds	r24, 0x2628	; 0x802628 <g_1pps_last_hi+0x2>
    8ab2:	8a 87       	std	Y+10, r24	; 0x0a
    8ab4:	80 91 29 26 	lds	r24, 0x2629	; 0x802629 <g_1pps_last_hi+0x3>
    8ab8:	8b 87       	std	Y+11, r24	; 0x0b
    8aba:	80 91 2a 26 	lds	r24, 0x262A	; 0x80262a <g_1pps_last_hi+0x4>
    8abe:	8c 87       	std	Y+12, r24	; 0x0c
    8ac0:	80 91 2b 26 	lds	r24, 0x262B	; 0x80262b <g_1pps_last_hi+0x5>
    8ac4:	8d 87       	std	Y+13, r24	; 0x0d
    8ac6:	80 91 2c 26 	lds	r24, 0x262C	; 0x80262c <g_1pps_last_hi+0x6>
    8aca:	8e 87       	std	Y+14, r24	; 0x0e
    8acc:	80 91 2d 26 	lds	r24, 0x262D	; 0x80262d <g_1pps_last_hi+0x7>
				l_1pps_deviation		= g_1pps_deviation;
    8ad0:	8f 87       	std	Y+15, r24	; 0x0f
    8ad2:	80 91 3f 26 	lds	r24, 0x263F	; 0x80263f <g_1pps_deviation>
    8ad6:	90 91 40 26 	lds	r25, 0x2640	; 0x802640 <g_1pps_deviation+0x1>
    8ada:	09 2e       	mov	r0, r25
    8adc:	00 0c       	add	r0, r0
    8ade:	aa 0b       	sbc	r26, r26
    8ae0:	bb 0b       	sbc	r27, r27
    8ae2:	bc 01       	movw	r22, r24
    8ae4:	cd 01       	movw	r24, r26
    8ae6:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
    8aea:	dc 01       	movw	r26, r24
    8aec:	cb 01       	movw	r24, r22
    8aee:	88 8b       	std	Y+16, r24	; 0x10
    8af0:	99 8b       	std	Y+17, r25	; 0x11
    8af2:	aa 8b       	std	Y+18, r26	; 0x12
				l_xo_mode_pwm			= g_xo_mode_pwm;
    8af4:	bb 8b       	std	Y+19, r27	; 0x13
    8af6:	80 91 59 2a 	lds	r24, 0x2A59	; 0x802a59 <g_xo_mode_pwm>
    8afa:	90 91 5a 2a 	lds	r25, 0x2A5A	; 0x802a5a <g_xo_mode_pwm+0x1>
    8afe:	a0 91 5b 2a 	lds	r26, 0x2A5B	; 0x802a5b <g_xo_mode_pwm+0x2>
    8b02:	b0 91 5c 2a 	lds	r27, 0x2A5C	; 0x802a5c <g_xo_mode_pwm+0x3>
    8b06:	8c 8b       	std	Y+20, r24	; 0x14
    8b08:	9d 8b       	std	Y+21, r25	; 0x15
				cpu_irq_restore(flags);
    8b0a:	ae 8b       	std	Y+22, r26	; 0x16
    8b0c:	bf 8b       	std	Y+23, r27	; 0x17
    8b0e:	8d 81       	ldd	r24, Y+5	; 0x05

				g_1pps_printusb_avail	= false;
    8b10:	12 d8       	rcall	.-4060   	; 0x7b36 <cpu_irq_restore>
    8b12:	10 92 42 26 	sts	0x2642, r1	; 0x802642 <g_1pps_printusb_avail>
			}

			int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_PLL1A, (uint32_t)(l_pll_hi / 1000U), (uint32_t) (l_pll_hi % 1000), l_pll_lo);
    8b16:	28 84       	ldd	r2, Y+8	; 0x08
    8b18:	39 84       	ldd	r3, Y+9	; 0x09
    8b1a:	4a 84       	ldd	r4, Y+10	; 0x0a
    8b1c:	5b 84       	ldd	r5, Y+11	; 0x0b
    8b1e:	6c 84       	ldd	r6, Y+12	; 0x0c
    8b20:	7d 84       	ldd	r7, Y+13	; 0x0d
    8b22:	8e 84       	ldd	r8, Y+14	; 0x0e
    8b24:	9f 84       	ldd	r9, Y+15	; 0x0f
    8b26:	0f 2e       	mov	r0, r31
    8b28:	f8 ee       	ldi	r31, 0xE8	; 232
    8b2a:	af 2e       	mov	r10, r31
    8b2c:	f0 2d       	mov	r31, r0
    8b2e:	0f 2e       	mov	r0, r31
    8b30:	f3 e0       	ldi	r31, 0x03	; 3
    8b32:	bf 2e       	mov	r11, r31
    8b34:	f0 2d       	mov	r31, r0
    8b36:	c1 2c       	mov	r12, r1
    8b38:	d1 2c       	mov	r13, r1
    8b3a:	e1 2c       	mov	r14, r1
    8b3c:	f1 2c       	mov	r15, r1
    8b3e:	00 e0       	ldi	r16, 0x00	; 0
    8b40:	10 e0       	ldi	r17, 0x00	; 0
    8b42:	22 2d       	mov	r18, r2
    8b44:	33 2d       	mov	r19, r3
    8b46:	44 2d       	mov	r20, r4
    8b48:	55 2d       	mov	r21, r5
    8b4a:	66 2d       	mov	r22, r6
    8b4c:	77 2d       	mov	r23, r7
    8b4e:	88 2d       	mov	r24, r8
    8b50:	99 2d       	mov	r25, r9
    8b52:	0f 94 8c 2f 	call	0x25f18	; 0x25f18 <__umoddi3>
    8b56:	a2 2e       	mov	r10, r18
    8b58:	b3 2e       	mov	r11, r19
    8b5a:	c4 2e       	mov	r12, r20
    8b5c:	d5 2e       	mov	r13, r21
    8b5e:	e6 2e       	mov	r14, r22
    8b60:	f7 2e       	mov	r15, r23
    8b62:	08 2f       	mov	r16, r24
    8b64:	19 2f       	mov	r17, r25
    8b66:	2a 2d       	mov	r18, r10
    8b68:	3b 2d       	mov	r19, r11
    8b6a:	4c 2d       	mov	r20, r12
    8b6c:	5d 2d       	mov	r21, r13
    8b6e:	6e 2d       	mov	r22, r14
    8b70:	7f 2d       	mov	r23, r15
    8b72:	80 2f       	mov	r24, r16
    8b74:	91 2f       	mov	r25, r17
    8b76:	e9 96       	adiw	r28, 0x39	; 57
    8b78:	2c af       	std	Y+60, r18	; 0x3c
    8b7a:	3d af       	std	Y+61, r19	; 0x3d
    8b7c:	4e af       	std	Y+62, r20	; 0x3e
    8b7e:	5f af       	std	Y+63, r21	; 0x3f
    8b80:	e9 97       	sbiw	r28, 0x39	; 57
    8b82:	28 84       	ldd	r2, Y+8	; 0x08
    8b84:	39 84       	ldd	r3, Y+9	; 0x09
    8b86:	4a 84       	ldd	r4, Y+10	; 0x0a
    8b88:	5b 84       	ldd	r5, Y+11	; 0x0b
    8b8a:	6c 84       	ldd	r6, Y+12	; 0x0c
    8b8c:	7d 84       	ldd	r7, Y+13	; 0x0d
    8b8e:	8e 84       	ldd	r8, Y+14	; 0x0e
    8b90:	9f 84       	ldd	r9, Y+15	; 0x0f
    8b92:	0f 2e       	mov	r0, r31
    8b94:	f8 ee       	ldi	r31, 0xE8	; 232
    8b96:	af 2e       	mov	r10, r31
    8b98:	f0 2d       	mov	r31, r0
    8b9a:	0f 2e       	mov	r0, r31
    8b9c:	f3 e0       	ldi	r31, 0x03	; 3
    8b9e:	bf 2e       	mov	r11, r31
    8ba0:	f0 2d       	mov	r31, r0
    8ba2:	c1 2c       	mov	r12, r1
    8ba4:	d1 2c       	mov	r13, r1
    8ba6:	e1 2c       	mov	r14, r1
    8ba8:	f1 2c       	mov	r15, r1
    8baa:	00 e0       	ldi	r16, 0x00	; 0
    8bac:	10 e0       	ldi	r17, 0x00	; 0
    8bae:	22 2d       	mov	r18, r2
    8bb0:	33 2d       	mov	r19, r3
    8bb2:	44 2d       	mov	r20, r4
    8bb4:	55 2d       	mov	r21, r5
    8bb6:	66 2d       	mov	r22, r6
    8bb8:	77 2d       	mov	r23, r7
    8bba:	88 2d       	mov	r24, r8
    8bbc:	99 2d       	mov	r25, r9
    8bbe:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    8bc2:	a2 2e       	mov	r10, r18
    8bc4:	b3 2e       	mov	r11, r19
    8bc6:	c4 2e       	mov	r12, r20
    8bc8:	d5 2e       	mov	r13, r21
    8bca:	e6 2e       	mov	r14, r22
    8bcc:	f7 2e       	mov	r15, r23
    8bce:	08 2f       	mov	r16, r24
    8bd0:	19 2f       	mov	r17, r25
    8bd2:	2a 2d       	mov	r18, r10
    8bd4:	3b 2d       	mov	r19, r11
    8bd6:	4c 2d       	mov	r20, r12
    8bd8:	5d 2d       	mov	r21, r13
    8bda:	6e 2d       	mov	r22, r14
    8bdc:	7f 2d       	mov	r23, r15
    8bde:	80 2f       	mov	r24, r16
    8be0:	91 2f       	mov	r25, r17
    8be2:	da 01       	movw	r26, r20
    8be4:	c9 01       	movw	r24, r18
    8be6:	2f 81       	ldd	r18, Y+7	; 0x07
    8be8:	2f 93       	push	r18
    8bea:	2e 81       	ldd	r18, Y+6	; 0x06
    8bec:	2f 93       	push	r18
    8bee:	e9 96       	adiw	r28, 0x39	; 57
    8bf0:	2f ad       	ldd	r18, Y+63	; 0x3f
    8bf2:	e9 97       	sbiw	r28, 0x39	; 57
    8bf4:	2f 93       	push	r18
    8bf6:	e8 96       	adiw	r28, 0x38	; 56
    8bf8:	2f ad       	ldd	r18, Y+63	; 0x3f
    8bfa:	e8 97       	sbiw	r28, 0x38	; 56
    8bfc:	2f 93       	push	r18
    8bfe:	e7 96       	adiw	r28, 0x37	; 55
    8c00:	2f ad       	ldd	r18, Y+63	; 0x3f
    8c02:	e7 97       	sbiw	r28, 0x37	; 55
    8c04:	2f 93       	push	r18
    8c06:	e6 96       	adiw	r28, 0x36	; 54
    8c08:	2f ad       	ldd	r18, Y+63	; 0x3f
    8c0a:	e6 97       	sbiw	r28, 0x36	; 54
    8c0c:	2f 93       	push	r18
    8c0e:	2b 2f       	mov	r18, r27
    8c10:	2f 93       	push	r18
    8c12:	2a 2f       	mov	r18, r26
    8c14:	2f 93       	push	r18
    8c16:	29 2f       	mov	r18, r25
    8c18:	2f 93       	push	r18
    8c1a:	8f 93       	push	r24
    8c1c:	8d ee       	ldi	r24, 0xED	; 237
    8c1e:	99 e0       	ldi	r25, 0x09	; 9
    8c20:	89 2f       	mov	r24, r25
    8c22:	8f 93       	push	r24
    8c24:	8d ee       	ldi	r24, 0xED	; 237
    8c26:	99 e0       	ldi	r25, 0x09	; 9
    8c28:	8f 93       	push	r24
    8c2a:	1f 92       	push	r1
    8c2c:	80 e8       	ldi	r24, 0x80	; 128
    8c2e:	8f 93       	push	r24
    8c30:	83 e7       	ldi	r24, 0x73	; 115
    8c32:	9c e2       	ldi	r25, 0x2C	; 44
    8c34:	89 2f       	mov	r24, r25
    8c36:	8f 93       	push	r24
    8c38:	83 e7       	ldi	r24, 0x73	; 115
    8c3a:	9c e2       	ldi	r25, 0x2C	; 44
    8c3c:	8f 93       	push	r24
    8c3e:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    8c42:	0d b7       	in	r16, 0x3d	; 61
    8c44:	1e b7       	in	r17, 0x3e	; 62
    8c46:	00 5f       	subi	r16, 0xF0	; 240
    8c48:	1f 4f       	sbci	r17, 0xFF	; 255
    8c4a:	cd bf       	out	0x3d, r28	; 61
    8c4c:	de bf       	out	0x3e, r29	; 62
    8c4e:	88 8f       	std	Y+24, r24	; 0x18
			udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    8c50:	99 8f       	std	Y+25, r25	; 0x19
    8c52:	88 8d       	ldd	r24, Y+24	; 0x18
    8c54:	99 8d       	ldd	r25, Y+25	; 0x19
    8c56:	81 38       	cpi	r24, 0x81	; 129
    8c58:	91 05       	cpc	r25, r1
    8c5a:	10 f0       	brcs	.+4      	; 0x8c60 <task_usb+0x23c>
    8c5c:	80 e8       	ldi	r24, 0x80	; 128
    8c5e:	90 e0       	ldi	r25, 0x00	; 0
    8c60:	40 e0       	ldi	r20, 0x00	; 0
    8c62:	68 2f       	mov	r22, r24
    8c64:	83 e7       	ldi	r24, 0x73	; 115
    8c66:	9c e2       	ldi	r25, 0x2C	; 44

			len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_PLL1B, l_1pps_deviation);
    8c68:	c4 d8       	rcall	.-3704   	; 0x7df2 <udi_write_tx_buf>
    8c6a:	8b 89       	ldd	r24, Y+19	; 0x13
    8c6c:	8f 93       	push	r24
    8c6e:	8a 89       	ldd	r24, Y+18	; 0x12
    8c70:	8f 93       	push	r24
    8c72:	89 89       	ldd	r24, Y+17	; 0x11
    8c74:	8f 93       	push	r24
    8c76:	88 89       	ldd	r24, Y+16	; 0x10
    8c78:	8f 93       	push	r24
    8c7a:	85 e1       	ldi	r24, 0x15	; 21
    8c7c:	9a e0       	ldi	r25, 0x0A	; 10
    8c7e:	89 2f       	mov	r24, r25
    8c80:	8f 93       	push	r24
    8c82:	85 e1       	ldi	r24, 0x15	; 21
    8c84:	9a e0       	ldi	r25, 0x0A	; 10
    8c86:	8f 93       	push	r24
    8c88:	1f 92       	push	r1
    8c8a:	80 e8       	ldi	r24, 0x80	; 128
    8c8c:	8f 93       	push	r24
    8c8e:	83 e7       	ldi	r24, 0x73	; 115
    8c90:	9c e2       	ldi	r25, 0x2C	; 44
    8c92:	89 2f       	mov	r24, r25
    8c94:	8f 93       	push	r24
    8c96:	83 e7       	ldi	r24, 0x73	; 115
    8c98:	9c e2       	ldi	r25, 0x2C	; 44
    8c9a:	8f 93       	push	r24
    8c9c:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    8ca0:	2d b7       	in	r18, 0x3d	; 61
    8ca2:	3e b7       	in	r19, 0x3e	; 62
    8ca4:	26 5f       	subi	r18, 0xF6	; 246
    8ca6:	3f 4f       	sbci	r19, 0xFF	; 255
    8ca8:	cd bf       	out	0x3d, r28	; 61
    8caa:	de bf       	out	0x3e, r29	; 62
    8cac:	88 8f       	std	Y+24, r24	; 0x18
			udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    8cae:	99 8f       	std	Y+25, r25	; 0x19
    8cb0:	88 8d       	ldd	r24, Y+24	; 0x18
    8cb2:	99 8d       	ldd	r25, Y+25	; 0x19
    8cb4:	81 38       	cpi	r24, 0x81	; 129
    8cb6:	91 05       	cpc	r25, r1
    8cb8:	10 f0       	brcs	.+4      	; 0x8cbe <task_usb+0x29a>
    8cba:	80 e8       	ldi	r24, 0x80	; 128
    8cbc:	90 e0       	ldi	r25, 0x00	; 0
    8cbe:	40 e0       	ldi	r20, 0x00	; 0
    8cc0:	68 2f       	mov	r22, r24
    8cc2:	83 e7       	ldi	r24, 0x73	; 115
    8cc4:	9c e2       	ldi	r25, 0x2C	; 44

			len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_PLL1C, (l_xo_mode_pwm & C_XO_VAL_INT_MASK) >> C_XO_VAL_INT_SHIFT, l_xo_mode_pwm & C_XO_VAL_FRAC_MASK);
    8cc6:	95 d8       	rcall	.-3798   	; 0x7df2 <udi_write_tx_buf>
    8cc8:	8c 89       	ldd	r24, Y+20	; 0x14
    8cca:	9d 89       	ldd	r25, Y+21	; 0x15
    8ccc:	ae 89       	ldd	r26, Y+22	; 0x16
    8cce:	bf 89       	ldd	r27, Y+23	; 0x17
    8cd0:	9c 01       	movw	r18, r24
    8cd2:	ad 01       	movw	r20, r26
    8cd4:	33 27       	eor	r19, r19
    8cd6:	44 27       	eor	r20, r20
    8cd8:	55 27       	eor	r21, r21
    8cda:	8c 89       	ldd	r24, Y+20	; 0x14
    8cdc:	9d 89       	ldd	r25, Y+21	; 0x15
    8cde:	ae 89       	ldd	r26, Y+22	; 0x16
    8ce0:	bf 89       	ldd	r27, Y+23	; 0x17
    8ce2:	88 27       	eor	r24, r24
    8ce4:	bb 27       	eor	r27, r27
    8ce6:	89 2f       	mov	r24, r25
    8ce8:	9a 2f       	mov	r25, r26
    8cea:	ab 2f       	mov	r26, r27
    8cec:	bb 27       	eor	r27, r27
    8cee:	65 2f       	mov	r22, r21
    8cf0:	6f 93       	push	r22
    8cf2:	64 2f       	mov	r22, r20
    8cf4:	6f 93       	push	r22
    8cf6:	63 2f       	mov	r22, r19
    8cf8:	6f 93       	push	r22
    8cfa:	2f 93       	push	r18
    8cfc:	2b 2f       	mov	r18, r27
    8cfe:	2f 93       	push	r18
    8d00:	2a 2f       	mov	r18, r26
    8d02:	2f 93       	push	r18
    8d04:	29 2f       	mov	r18, r25
    8d06:	2f 93       	push	r18
    8d08:	8f 93       	push	r24
    8d0a:	8c e2       	ldi	r24, 0x2C	; 44
    8d0c:	9a e0       	ldi	r25, 0x0A	; 10
    8d0e:	89 2f       	mov	r24, r25
    8d10:	8f 93       	push	r24
    8d12:	8c e2       	ldi	r24, 0x2C	; 44
    8d14:	9a e0       	ldi	r25, 0x0A	; 10
    8d16:	8f 93       	push	r24
    8d18:	1f 92       	push	r1
    8d1a:	80 e8       	ldi	r24, 0x80	; 128
    8d1c:	8f 93       	push	r24
    8d1e:	83 e7       	ldi	r24, 0x73	; 115
    8d20:	9c e2       	ldi	r25, 0x2C	; 44
    8d22:	89 2f       	mov	r24, r25
    8d24:	8f 93       	push	r24
    8d26:	83 e7       	ldi	r24, 0x73	; 115
    8d28:	9c e2       	ldi	r25, 0x2C	; 44
    8d2a:	8f 93       	push	r24
    8d2c:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    8d30:	ed b7       	in	r30, 0x3d	; 61
    8d32:	fe b7       	in	r31, 0x3e	; 62
    8d34:	3e 96       	adiw	r30, 0x0e	; 14
    8d36:	cd bf       	out	0x3d, r28	; 61
    8d38:	de bf       	out	0x3e, r29	; 62
    8d3a:	88 8f       	std	Y+24, r24	; 0x18
			udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    8d3c:	99 8f       	std	Y+25, r25	; 0x19
    8d3e:	88 8d       	ldd	r24, Y+24	; 0x18
    8d40:	99 8d       	ldd	r25, Y+25	; 0x19
    8d42:	81 38       	cpi	r24, 0x81	; 129
    8d44:	91 05       	cpc	r25, r1
    8d46:	10 f0       	brcs	.+4      	; 0x8d4c <task_usb+0x328>
    8d48:	80 e8       	ldi	r24, 0x80	; 128
    8d4a:	90 e0       	ldi	r25, 0x00	; 0
    8d4c:	40 e0       	ldi	r20, 0x00	; 0
    8d4e:	68 2f       	mov	r22, r24
    8d50:	83 e7       	ldi	r24, 0x73	; 115
    8d52:	9c e2       	ldi	r25, 0x2C	; 44
		}

		/* Status output when requested */
		if (g_usb_cdc_printStatusLines_atxmega) {
    8d54:	4e d8       	rcall	.-3940   	; 0x7df2 <udi_write_tx_buf>
    8d56:	80 91 22 27 	lds	r24, 0x2722	; 0x802722 <g_usb_cdc_printStatusLines_atxmega>
    8d5a:	88 23       	and	r24, r24
    8d5c:	09 f4       	brne	.+2      	; 0x8d60 <task_usb+0x33c>
			if (((now - s_usb_last) >= 512) || (now < s_usb_last)) {
    8d5e:	26 c7       	rjmp	.+3660   	; 0x9bac <task_usb+0x1188>
    8d60:	80 91 0b 23 	lds	r24, 0x230B	; 0x80230b <s_usb_last.8082>
    8d64:	90 91 0c 23 	lds	r25, 0x230C	; 0x80230c <s_usb_last.8082+0x1>
    8d68:	a0 91 0d 23 	lds	r26, 0x230D	; 0x80230d <s_usb_last.8082+0x2>
    8d6c:	b0 91 0e 23 	lds	r27, 0x230E	; 0x80230e <s_usb_last.8082+0x3>
    8d70:	29 81       	ldd	r18, Y+1	; 0x01
    8d72:	3a 81       	ldd	r19, Y+2	; 0x02
    8d74:	4b 81       	ldd	r20, Y+3	; 0x03
    8d76:	5c 81       	ldd	r21, Y+4	; 0x04
    8d78:	79 01       	movw	r14, r18
    8d7a:	8a 01       	movw	r16, r20
    8d7c:	e8 1a       	sub	r14, r24
    8d7e:	f9 0a       	sbc	r15, r25
    8d80:	0a 0b       	sbc	r16, r26
    8d82:	1b 0b       	sbc	r17, r27
    8d84:	d8 01       	movw	r26, r16
    8d86:	c7 01       	movw	r24, r14
    8d88:	81 15       	cp	r24, r1
    8d8a:	92 40       	sbci	r25, 0x02	; 2
    8d8c:	a1 05       	cpc	r26, r1
    8d8e:	b1 05       	cpc	r27, r1
    8d90:	90 f4       	brcc	.+36     	; 0x8db6 <task_usb+0x392>
    8d92:	80 91 0b 23 	lds	r24, 0x230B	; 0x80230b <s_usb_last.8082>
    8d96:	90 91 0c 23 	lds	r25, 0x230C	; 0x80230c <s_usb_last.8082+0x1>
    8d9a:	a0 91 0d 23 	lds	r26, 0x230D	; 0x80230d <s_usb_last.8082+0x2>
    8d9e:	b0 91 0e 23 	lds	r27, 0x230E	; 0x80230e <s_usb_last.8082+0x3>
    8da2:	29 81       	ldd	r18, Y+1	; 0x01
    8da4:	3a 81       	ldd	r19, Y+2	; 0x02
    8da6:	4b 81       	ldd	r20, Y+3	; 0x03
    8da8:	5c 81       	ldd	r21, Y+4	; 0x04
    8daa:	28 17       	cp	r18, r24
    8dac:	39 07       	cpc	r19, r25
    8dae:	4a 07       	cpc	r20, r26
    8db0:	5b 07       	cpc	r21, r27
    8db2:	08 f0       	brcs	.+2      	; 0x8db6 <task_usb+0x392>
				int32_t	l_twi1_gyro_2_mag_y_nT;
				int32_t	l_twi1_gyro_2_mag_z_nT;

				/* Getting a copy of the values */
				{
					irqflags_t flags			= cpu_irq_save();
    8db4:	fb c6       	rjmp	.+3574   	; 0x9bac <task_usb+0x1188>
    8db6:	0e 94 8b 3d 	call	0x7b16	; 0x7b16 <cpu_irq_save>
					l_adc_vctcxo_volt_1000		= g_adc_vctcxo_volt_1000;
    8dba:	8a 8f       	std	Y+26, r24	; 0x1a
    8dbc:	80 91 c5 2a 	lds	r24, 0x2AC5	; 0x802ac5 <g_adc_vctcxo_volt_1000>
    8dc0:	90 91 c6 2a 	lds	r25, 0x2AC6	; 0x802ac6 <g_adc_vctcxo_volt_1000+0x1>
    8dc4:	8b 8f       	std	Y+27, r24	; 0x1b
					l_adc_5v0_volt_1000			= g_adc_5v0_volt_1000;
    8dc6:	9c 8f       	std	Y+28, r25	; 0x1c
    8dc8:	80 91 c7 2a 	lds	r24, 0x2AC7	; 0x802ac7 <g_adc_5v0_volt_1000>
    8dcc:	90 91 c8 2a 	lds	r25, 0x2AC8	; 0x802ac8 <g_adc_5v0_volt_1000+0x1>
    8dd0:	8d 8f       	std	Y+29, r24	; 0x1d
					l_adc_vbat_volt_1000		= g_adc_vbat_volt_1000;
    8dd2:	9e 8f       	std	Y+30, r25	; 0x1e
    8dd4:	80 91 c9 2a 	lds	r24, 0x2AC9	; 0x802ac9 <g_adc_vbat_volt_1000>
    8dd8:	90 91 ca 2a 	lds	r25, 0x2ACA	; 0x802aca <g_adc_vbat_volt_1000+0x1>
    8ddc:	8f 8f       	std	Y+31, r24	; 0x1f
					l_adc_io_adc4_volt_1000		= g_adc_io_adc4_volt_1000;
    8dde:	98 a3       	std	Y+32, r25	; 0x20
    8de0:	80 91 cb 2a 	lds	r24, 0x2ACB	; 0x802acb <g_adc_io_adc4_volt_1000>
    8de4:	90 91 cc 2a 	lds	r25, 0x2ACC	; 0x802acc <g_adc_io_adc4_volt_1000+0x1>
    8de8:	89 a3       	std	Y+33, r24	; 0x21
					l_adc_io_adc5_volt_1000		= g_adc_io_adc5_volt_1000;
    8dea:	9a a3       	std	Y+34, r25	; 0x22
    8dec:	80 91 cd 2a 	lds	r24, 0x2ACD	; 0x802acd <g_adc_io_adc5_volt_1000>
    8df0:	90 91 ce 2a 	lds	r25, 0x2ACE	; 0x802ace <g_adc_io_adc5_volt_1000+0x1>
    8df4:	8b a3       	std	Y+35, r24	; 0x23
					l_adc_silence_volt_1000		= g_adc_silence_volt_1000;
    8df6:	9c a3       	std	Y+36, r25	; 0x24
    8df8:	80 91 cf 2a 	lds	r24, 0x2ACF	; 0x802acf <g_adc_silence_volt_1000>
    8dfc:	90 91 d0 2a 	lds	r25, 0x2AD0	; 0x802ad0 <g_adc_silence_volt_1000+0x1>
    8e00:	8d a3       	std	Y+37, r24	; 0x25
					l_adc_temp_deg_100			= g_adc_temp_deg_100;
    8e02:	9e a3       	std	Y+38, r25	; 0x26
    8e04:	80 91 d1 2a 	lds	r24, 0x2AD1	; 0x802ad1 <g_adc_temp_deg_100>
    8e08:	90 91 d2 2a 	lds	r25, 0x2AD2	; 0x802ad2 <g_adc_temp_deg_100+0x1>
    8e0c:	8f a3       	std	Y+39, r24	; 0x27
					l_twi1_baro_temp_100		= g_twi1_baro_temp_100;
    8e0e:	98 a7       	std	Y+40, r25	; 0x28
    8e10:	80 91 43 2a 	lds	r24, 0x2A43	; 0x802a43 <g_twi1_baro_temp_100>
    8e14:	90 91 44 2a 	lds	r25, 0x2A44	; 0x802a44 <g_twi1_baro_temp_100+0x1>
    8e18:	a0 91 45 2a 	lds	r26, 0x2A45	; 0x802a45 <g_twi1_baro_temp_100+0x2>
    8e1c:	b0 91 46 2a 	lds	r27, 0x2A46	; 0x802a46 <g_twi1_baro_temp_100+0x3>
    8e20:	89 a7       	std	Y+41, r24	; 0x29
    8e22:	9a a7       	std	Y+42, r25	; 0x2a
    8e24:	ab a7       	std	Y+43, r26	; 0x2b
					l_twi1_baro_p_100			= g_twi1_baro_p_100;
    8e26:	bc a7       	std	Y+44, r27	; 0x2c
    8e28:	80 91 47 2a 	lds	r24, 0x2A47	; 0x802a47 <g_twi1_baro_p_100>
    8e2c:	90 91 48 2a 	lds	r25, 0x2A48	; 0x802a48 <g_twi1_baro_p_100+0x1>
    8e30:	a0 91 49 2a 	lds	r26, 0x2A49	; 0x802a49 <g_twi1_baro_p_100+0x2>
    8e34:	b0 91 4a 2a 	lds	r27, 0x2A4A	; 0x802a4a <g_twi1_baro_p_100+0x3>
    8e38:	8d a7       	std	Y+45, r24	; 0x2d
    8e3a:	9e a7       	std	Y+46, r25	; 0x2e
    8e3c:	af a7       	std	Y+47, r26	; 0x2f
					l_twi1_baro_p_h_100			= g_qnh_p_h_100;
    8e3e:	b8 ab       	std	Y+48, r27	; 0x30
    8e40:	80 91 dc 2a 	lds	r24, 0x2ADC	; 0x802adc <g_qnh_p_h_100>
    8e44:	90 91 dd 2a 	lds	r25, 0x2ADD	; 0x802add <g_qnh_p_h_100+0x1>
    8e48:	a0 91 de 2a 	lds	r26, 0x2ADE	; 0x802ade <g_qnh_p_h_100+0x2>
    8e4c:	b0 91 df 2a 	lds	r27, 0x2ADF	; 0x802adf <g_qnh_p_h_100+0x3>
    8e50:	89 ab       	std	Y+49, r24	; 0x31
    8e52:	9a ab       	std	Y+50, r25	; 0x32
    8e54:	ab ab       	std	Y+51, r26	; 0x33
					l_twi1_hygro_T_100			= g_twi1_hygro_T_100;
    8e56:	bc ab       	std	Y+52, r27	; 0x34
    8e58:	80 91 51 2a 	lds	r24, 0x2A51	; 0x802a51 <g_twi1_hygro_T_100>
    8e5c:	90 91 52 2a 	lds	r25, 0x2A52	; 0x802a52 <g_twi1_hygro_T_100+0x1>
    8e60:	8d ab       	std	Y+53, r24	; 0x35
					l_twi1_hygro_DP_100			= g_twi1_hygro_DP_100;
    8e62:	9e ab       	std	Y+54, r25	; 0x36
    8e64:	80 91 55 2a 	lds	r24, 0x2A55	; 0x802a55 <g_twi1_hygro_DP_100>
    8e68:	90 91 56 2a 	lds	r25, 0x2A56	; 0x802a56 <g_twi1_hygro_DP_100+0x1>
    8e6c:	8f ab       	std	Y+55, r24	; 0x37
					l_twi1_hygro_RH_100			= g_twi1_hygro_RH_100;
    8e6e:	98 af       	std	Y+56, r25	; 0x38
    8e70:	80 91 53 2a 	lds	r24, 0x2A53	; 0x802a53 <g_twi1_hygro_RH_100>
    8e74:	90 91 54 2a 	lds	r25, 0x2A54	; 0x802a54 <g_twi1_hygro_RH_100+0x1>
    8e78:	89 af       	std	Y+57, r24	; 0x39
					l_env_temp_deg_100			= g_env_temp_deg_100;
    8e7a:	9a af       	std	Y+58, r25	; 0x3a
    8e7c:	80 91 d5 2a 	lds	r24, 0x2AD5	; 0x802ad5 <g_env_temp_deg_100>
    8e80:	90 91 d6 2a 	lds	r25, 0x2AD6	; 0x802ad6 <g_env_temp_deg_100+0x1>
    8e84:	8b af       	std	Y+59, r24	; 0x3b
					l_env_hygro_RH_100			= g_env_hygro_RH_100;
    8e86:	9c af       	std	Y+60, r25	; 0x3c
    8e88:	80 91 d7 2a 	lds	r24, 0x2AD7	; 0x802ad7 <g_env_hygro_RH_100>
    8e8c:	90 91 d8 2a 	lds	r25, 0x2AD8	; 0x802ad8 <g_env_hygro_RH_100+0x1>
    8e90:	8d af       	std	Y+61, r24	; 0x3d
					l_twi1_gyro_1_accel_x		= g_twi1_gyro_1_accel_x;
    8e92:	9e af       	std	Y+62, r25	; 0x3e
    8e94:	20 91 d4 29 	lds	r18, 0x29D4	; 0x8029d4 <g_twi1_gyro_1_accel_x>
    8e98:	30 91 d5 29 	lds	r19, 0x29D5	; 0x8029d5 <g_twi1_gyro_1_accel_x+0x1>
    8e9c:	ce 01       	movw	r24, r28
    8e9e:	cf 96       	adiw	r24, 0x3f	; 63
    8ea0:	fc 01       	movw	r30, r24
    8ea2:	20 83       	st	Z, r18
					l_twi1_gyro_1_accel_y		= g_twi1_gyro_1_accel_y;
    8ea4:	31 83       	std	Z+1, r19	; 0x01
    8ea6:	ce 01       	movw	r24, r28
    8ea8:	8f 5b       	subi	r24, 0xBF	; 191
    8eaa:	9f 4f       	sbci	r25, 0xFF	; 255
    8eac:	20 91 d6 29 	lds	r18, 0x29D6	; 0x8029d6 <g_twi1_gyro_1_accel_y>
    8eb0:	30 91 d7 29 	lds	r19, 0x29D7	; 0x8029d7 <g_twi1_gyro_1_accel_y+0x1>
    8eb4:	fc 01       	movw	r30, r24
    8eb6:	20 83       	st	Z, r18
					l_twi1_gyro_1_accel_z		= g_twi1_gyro_1_accel_z;
    8eb8:	31 83       	std	Z+1, r19	; 0x01
    8eba:	ce 01       	movw	r24, r28
    8ebc:	8d 5b       	subi	r24, 0xBD	; 189
    8ebe:	9f 4f       	sbci	r25, 0xFF	; 255
    8ec0:	20 91 d8 29 	lds	r18, 0x29D8	; 0x8029d8 <g_twi1_gyro_1_accel_z>
    8ec4:	30 91 d9 29 	lds	r19, 0x29D9	; 0x8029d9 <g_twi1_gyro_1_accel_z+0x1>
    8ec8:	fc 01       	movw	r30, r24
    8eca:	20 83       	st	Z, r18
					l_twi1_gyro_1_accel_x_mg	= g_twi1_gyro_1_accel_x_mg;
    8ecc:	31 83       	std	Z+1, r19	; 0x01
    8ece:	ce 01       	movw	r24, r28
    8ed0:	8b 5b       	subi	r24, 0xBB	; 187
    8ed2:	9f 4f       	sbci	r25, 0xFF	; 255
    8ed4:	20 91 e6 29 	lds	r18, 0x29E6	; 0x8029e6 <g_twi1_gyro_1_accel_x_mg>
    8ed8:	30 91 e7 29 	lds	r19, 0x29E7	; 0x8029e7 <g_twi1_gyro_1_accel_x_mg+0x1>
    8edc:	fc 01       	movw	r30, r24
    8ede:	20 83       	st	Z, r18
					l_twi1_gyro_1_accel_y_mg	= g_twi1_gyro_1_accel_y_mg;
    8ee0:	31 83       	std	Z+1, r19	; 0x01
    8ee2:	ce 01       	movw	r24, r28
    8ee4:	89 5b       	subi	r24, 0xB9	; 185
    8ee6:	9f 4f       	sbci	r25, 0xFF	; 255
    8ee8:	20 91 e8 29 	lds	r18, 0x29E8	; 0x8029e8 <g_twi1_gyro_1_accel_y_mg>
    8eec:	30 91 e9 29 	lds	r19, 0x29E9	; 0x8029e9 <g_twi1_gyro_1_accel_y_mg+0x1>
    8ef0:	fc 01       	movw	r30, r24
    8ef2:	20 83       	st	Z, r18
					l_twi1_gyro_1_accel_z_mg	= g_twi1_gyro_1_accel_z_mg;
    8ef4:	31 83       	std	Z+1, r19	; 0x01
    8ef6:	ce 01       	movw	r24, r28
    8ef8:	87 5b       	subi	r24, 0xB7	; 183
    8efa:	9f 4f       	sbci	r25, 0xFF	; 255
    8efc:	20 91 ea 29 	lds	r18, 0x29EA	; 0x8029ea <g_twi1_gyro_1_accel_z_mg>
    8f00:	30 91 eb 29 	lds	r19, 0x29EB	; 0x8029eb <g_twi1_gyro_1_accel_z_mg+0x1>
    8f04:	fc 01       	movw	r30, r24
    8f06:	20 83       	st	Z, r18
					l_twi1_gyro_1_gyro_x		= g_twi1_gyro_1_gyro_x;
    8f08:	31 83       	std	Z+1, r19	; 0x01
    8f0a:	ce 01       	movw	r24, r28
    8f0c:	85 5b       	subi	r24, 0xB5	; 181
    8f0e:	9f 4f       	sbci	r25, 0xFF	; 255
    8f10:	20 91 ec 29 	lds	r18, 0x29EC	; 0x8029ec <g_twi1_gyro_1_gyro_x>
    8f14:	30 91 ed 29 	lds	r19, 0x29ED	; 0x8029ed <g_twi1_gyro_1_gyro_x+0x1>
    8f18:	fc 01       	movw	r30, r24
    8f1a:	20 83       	st	Z, r18
					l_twi1_gyro_1_gyro_y		= g_twi1_gyro_1_gyro_y;
    8f1c:	31 83       	std	Z+1, r19	; 0x01
    8f1e:	ce 01       	movw	r24, r28
    8f20:	83 5b       	subi	r24, 0xB3	; 179
    8f22:	9f 4f       	sbci	r25, 0xFF	; 255
    8f24:	20 91 ee 29 	lds	r18, 0x29EE	; 0x8029ee <g_twi1_gyro_1_gyro_y>
    8f28:	30 91 ef 29 	lds	r19, 0x29EF	; 0x8029ef <g_twi1_gyro_1_gyro_y+0x1>
    8f2c:	fc 01       	movw	r30, r24
    8f2e:	20 83       	st	Z, r18
					l_twi1_gyro_1_gyro_z		= g_twi1_gyro_1_gyro_z;
    8f30:	31 83       	std	Z+1, r19	; 0x01
    8f32:	ce 01       	movw	r24, r28
    8f34:	81 5b       	subi	r24, 0xB1	; 177
    8f36:	9f 4f       	sbci	r25, 0xFF	; 255
    8f38:	20 91 f0 29 	lds	r18, 0x29F0	; 0x8029f0 <g_twi1_gyro_1_gyro_z>
    8f3c:	30 91 f1 29 	lds	r19, 0x29F1	; 0x8029f1 <g_twi1_gyro_1_gyro_z+0x1>
    8f40:	fc 01       	movw	r30, r24
    8f42:	20 83       	st	Z, r18
					l_twi1_gyro_1_gyro_x_mdps	= g_twi1_gyro_1_gyro_x_mdps;
    8f44:	31 83       	std	Z+1, r19	; 0x01
    8f46:	9e 01       	movw	r18, r28
    8f48:	2f 5a       	subi	r18, 0xAF	; 175
    8f4a:	3f 4f       	sbci	r19, 0xFF	; 255
    8f4c:	80 91 f8 29 	lds	r24, 0x29F8	; 0x8029f8 <g_twi1_gyro_1_gyro_x_mdps>
    8f50:	90 91 f9 29 	lds	r25, 0x29F9	; 0x8029f9 <g_twi1_gyro_1_gyro_x_mdps+0x1>
    8f54:	a0 91 fa 29 	lds	r26, 0x29FA	; 0x8029fa <g_twi1_gyro_1_gyro_x_mdps+0x2>
    8f58:	b0 91 fb 29 	lds	r27, 0x29FB	; 0x8029fb <g_twi1_gyro_1_gyro_x_mdps+0x3>
    8f5c:	f9 01       	movw	r30, r18
    8f5e:	80 83       	st	Z, r24
    8f60:	91 83       	std	Z+1, r25	; 0x01
    8f62:	a2 83       	std	Z+2, r26	; 0x02
					l_twi1_gyro_1_gyro_y_mdps	= g_twi1_gyro_1_gyro_y_mdps;
    8f64:	b3 83       	std	Z+3, r27	; 0x03
    8f66:	9e 01       	movw	r18, r28
    8f68:	2b 5a       	subi	r18, 0xAB	; 171
    8f6a:	3f 4f       	sbci	r19, 0xFF	; 255
    8f6c:	80 91 fc 29 	lds	r24, 0x29FC	; 0x8029fc <g_twi1_gyro_1_gyro_y_mdps>
    8f70:	90 91 fd 29 	lds	r25, 0x29FD	; 0x8029fd <g_twi1_gyro_1_gyro_y_mdps+0x1>
    8f74:	a0 91 fe 29 	lds	r26, 0x29FE	; 0x8029fe <g_twi1_gyro_1_gyro_y_mdps+0x2>
    8f78:	b0 91 ff 29 	lds	r27, 0x29FF	; 0x8029ff <g_twi1_gyro_1_gyro_y_mdps+0x3>
    8f7c:	f9 01       	movw	r30, r18
    8f7e:	80 83       	st	Z, r24
    8f80:	91 83       	std	Z+1, r25	; 0x01
    8f82:	a2 83       	std	Z+2, r26	; 0x02
					l_twi1_gyro_1_gyro_z_mdps	= g_twi1_gyro_1_gyro_z_mdps;
    8f84:	b3 83       	std	Z+3, r27	; 0x03
    8f86:	9e 01       	movw	r18, r28
    8f88:	27 5a       	subi	r18, 0xA7	; 167
    8f8a:	3f 4f       	sbci	r19, 0xFF	; 255
    8f8c:	80 91 00 2a 	lds	r24, 0x2A00	; 0x802a00 <g_twi1_gyro_1_gyro_z_mdps>
    8f90:	90 91 01 2a 	lds	r25, 0x2A01	; 0x802a01 <g_twi1_gyro_1_gyro_z_mdps+0x1>
    8f94:	a0 91 02 2a 	lds	r26, 0x2A02	; 0x802a02 <g_twi1_gyro_1_gyro_z_mdps+0x2>
    8f98:	b0 91 03 2a 	lds	r27, 0x2A03	; 0x802a03 <g_twi1_gyro_1_gyro_z_mdps+0x3>
    8f9c:	f9 01       	movw	r30, r18
    8f9e:	80 83       	st	Z, r24
    8fa0:	91 83       	std	Z+1, r25	; 0x01
    8fa2:	a2 83       	std	Z+2, r26	; 0x02
					l_twi1_gyro_1_temp			= g_twi1_gyro_1_temp;
    8fa4:	b3 83       	std	Z+3, r27	; 0x03
    8fa6:	ce 01       	movw	r24, r28
    8fa8:	83 5a       	subi	r24, 0xA3	; 163
    8faa:	9f 4f       	sbci	r25, 0xFF	; 255
    8fac:	20 91 cc 29 	lds	r18, 0x29CC	; 0x8029cc <g_twi1_gyro_1_temp>
    8fb0:	30 91 cd 29 	lds	r19, 0x29CD	; 0x8029cd <g_twi1_gyro_1_temp+0x1>
    8fb4:	fc 01       	movw	r30, r24
    8fb6:	20 83       	st	Z, r18
					l_twi1_gyro_1_temp_deg_100	= g_twi1_gyro_1_temp_deg_100;
    8fb8:	31 83       	std	Z+1, r19	; 0x01
    8fba:	ce 01       	movw	r24, r28
    8fbc:	81 5a       	subi	r24, 0xA1	; 161
    8fbe:	9f 4f       	sbci	r25, 0xFF	; 255
    8fc0:	20 91 d2 29 	lds	r18, 0x29D2	; 0x8029d2 <g_twi1_gyro_1_temp_deg_100>
    8fc4:	30 91 d3 29 	lds	r19, 0x29D3	; 0x8029d3 <g_twi1_gyro_1_temp_deg_100+0x1>
    8fc8:	fc 01       	movw	r30, r24
    8fca:	20 83       	st	Z, r18
					l_twi1_gyro_2_mag_x			= g_twi1_gyro_2_mag_x;
    8fcc:	31 83       	std	Z+1, r19	; 0x01
    8fce:	ce 01       	movw	r24, r28
    8fd0:	8f 59       	subi	r24, 0x9F	; 159
    8fd2:	9f 4f       	sbci	r25, 0xFF	; 255
    8fd4:	20 91 10 2a 	lds	r18, 0x2A10	; 0x802a10 <g_twi1_gyro_2_mag_x>
    8fd8:	30 91 11 2a 	lds	r19, 0x2A11	; 0x802a11 <g_twi1_gyro_2_mag_x+0x1>
    8fdc:	fc 01       	movw	r30, r24
    8fde:	20 83       	st	Z, r18
					l_twi1_gyro_2_mag_y			= g_twi1_gyro_2_mag_y;
    8fe0:	31 83       	std	Z+1, r19	; 0x01
    8fe2:	ce 01       	movw	r24, r28
    8fe4:	8d 59       	subi	r24, 0x9D	; 157
    8fe6:	9f 4f       	sbci	r25, 0xFF	; 255
    8fe8:	20 91 12 2a 	lds	r18, 0x2A12	; 0x802a12 <g_twi1_gyro_2_mag_y>
    8fec:	30 91 13 2a 	lds	r19, 0x2A13	; 0x802a13 <g_twi1_gyro_2_mag_y+0x1>
    8ff0:	fc 01       	movw	r30, r24
    8ff2:	20 83       	st	Z, r18
					l_twi1_gyro_2_mag_z			= g_twi1_gyro_2_mag_z;
    8ff4:	31 83       	std	Z+1, r19	; 0x01
    8ff6:	ce 01       	movw	r24, r28
    8ff8:	8b 59       	subi	r24, 0x9B	; 155
    8ffa:	9f 4f       	sbci	r25, 0xFF	; 255
    8ffc:	20 91 14 2a 	lds	r18, 0x2A14	; 0x802a14 <g_twi1_gyro_2_mag_z>
    9000:	30 91 15 2a 	lds	r19, 0x2A15	; 0x802a15 <g_twi1_gyro_2_mag_z+0x1>
    9004:	fc 01       	movw	r30, r24
    9006:	20 83       	st	Z, r18
					l_twi1_gyro_2_mag_x_nT		= g_twi1_gyro_2_mag_x_nT;
    9008:	31 83       	std	Z+1, r19	; 0x01
    900a:	9e 01       	movw	r18, r28
    900c:	29 59       	subi	r18, 0x99	; 153
    900e:	3f 4f       	sbci	r19, 0xFF	; 255
    9010:	80 91 1c 2a 	lds	r24, 0x2A1C	; 0x802a1c <g_twi1_gyro_2_mag_x_nT>
    9014:	90 91 1d 2a 	lds	r25, 0x2A1D	; 0x802a1d <g_twi1_gyro_2_mag_x_nT+0x1>
    9018:	a0 91 1e 2a 	lds	r26, 0x2A1E	; 0x802a1e <g_twi1_gyro_2_mag_x_nT+0x2>
    901c:	b0 91 1f 2a 	lds	r27, 0x2A1F	; 0x802a1f <g_twi1_gyro_2_mag_x_nT+0x3>
    9020:	f9 01       	movw	r30, r18
    9022:	80 83       	st	Z, r24
    9024:	91 83       	std	Z+1, r25	; 0x01
    9026:	a2 83       	std	Z+2, r26	; 0x02
					l_twi1_gyro_2_mag_y_nT		= g_twi1_gyro_2_mag_y_nT;
    9028:	b3 83       	std	Z+3, r27	; 0x03
    902a:	9e 01       	movw	r18, r28
    902c:	25 59       	subi	r18, 0x95	; 149
    902e:	3f 4f       	sbci	r19, 0xFF	; 255
    9030:	80 91 20 2a 	lds	r24, 0x2A20	; 0x802a20 <g_twi1_gyro_2_mag_y_nT>
    9034:	90 91 21 2a 	lds	r25, 0x2A21	; 0x802a21 <g_twi1_gyro_2_mag_y_nT+0x1>
    9038:	a0 91 22 2a 	lds	r26, 0x2A22	; 0x802a22 <g_twi1_gyro_2_mag_y_nT+0x2>
    903c:	b0 91 23 2a 	lds	r27, 0x2A23	; 0x802a23 <g_twi1_gyro_2_mag_y_nT+0x3>
    9040:	f9 01       	movw	r30, r18
    9042:	80 83       	st	Z, r24
    9044:	91 83       	std	Z+1, r25	; 0x01
    9046:	a2 83       	std	Z+2, r26	; 0x02
					l_twi1_gyro_2_mag_z_nT		= g_twi1_gyro_2_mag_z_nT;
    9048:	b3 83       	std	Z+3, r27	; 0x03
    904a:	9e 01       	movw	r18, r28
    904c:	21 59       	subi	r18, 0x91	; 145
    904e:	3f 4f       	sbci	r19, 0xFF	; 255
    9050:	80 91 24 2a 	lds	r24, 0x2A24	; 0x802a24 <g_twi1_gyro_2_mag_z_nT>
    9054:	90 91 25 2a 	lds	r25, 0x2A25	; 0x802a25 <g_twi1_gyro_2_mag_z_nT+0x1>
    9058:	a0 91 26 2a 	lds	r26, 0x2A26	; 0x802a26 <g_twi1_gyro_2_mag_z_nT+0x2>
    905c:	b0 91 27 2a 	lds	r27, 0x2A27	; 0x802a27 <g_twi1_gyro_2_mag_z_nT+0x3>
    9060:	f9 01       	movw	r30, r18
    9062:	80 83       	st	Z, r24
    9064:	91 83       	std	Z+1, r25	; 0x01
    9066:	a2 83       	std	Z+2, r26	; 0x02
					cpu_irq_restore(flags);
    9068:	b3 83       	std	Z+3, r27	; 0x03
    906a:	8a 8d       	ldd	r24, Y+26	; 0x1a
    906c:	0e 94 9b 3d 	call	0x7b36	; 0x7b36 <cpu_irq_restore>
				}

				int len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1A,
    9070:	89 81       	ldd	r24, Y+1	; 0x01
    9072:	9a 81       	ldd	r25, Y+2	; 0x02
    9074:	ab 81       	ldd	r26, Y+3	; 0x03
    9076:	bc 81       	ldd	r27, Y+4	; 0x04
    9078:	07 2e       	mov	r0, r23
    907a:	7a e0       	ldi	r23, 0x0A	; 10
    907c:	b6 95       	lsr	r27
    907e:	a7 95       	ror	r26
    9080:	97 95       	ror	r25
    9082:	87 95       	ror	r24
    9084:	7a 95       	dec	r23
    9086:	d1 f7       	brne	.-12     	; 0x907c <task_usb+0x658>
    9088:	70 2d       	mov	r23, r0
    908a:	8e 01       	movw	r16, r28
    908c:	0d 58       	subi	r16, 0x8D	; 141
    908e:	1f 4f       	sbci	r17, 0xFF	; 255
    9090:	28 a1       	ldd	r18, Y+32	; 0x20
    9092:	2f 93       	push	r18
    9094:	2f 8d       	ldd	r18, Y+31	; 0x1f
    9096:	2f 93       	push	r18
    9098:	2e 8d       	ldd	r18, Y+30	; 0x1e
    909a:	2f 93       	push	r18
    909c:	2d 8d       	ldd	r18, Y+29	; 0x1d
    909e:	2f 93       	push	r18
    90a0:	2c 8d       	ldd	r18, Y+28	; 0x1c
    90a2:	2f 93       	push	r18
    90a4:	2b 8d       	ldd	r18, Y+27	; 0x1b
    90a6:	2f 93       	push	r18
    90a8:	2b 2f       	mov	r18, r27
    90aa:	2f 93       	push	r18
    90ac:	2a 2f       	mov	r18, r26
    90ae:	2f 93       	push	r18
    90b0:	29 2f       	mov	r18, r25
    90b2:	2f 93       	push	r18
    90b4:	8f 93       	push	r24
    90b6:	8f ed       	ldi	r24, 0xDF	; 223
    90b8:	97 e0       	ldi	r25, 0x07	; 7
    90ba:	89 2f       	mov	r24, r25
    90bc:	8f 93       	push	r24
    90be:	8f ed       	ldi	r24, 0xDF	; 223
    90c0:	97 e0       	ldi	r25, 0x07	; 7
    90c2:	8f 93       	push	r24
    90c4:	1f 92       	push	r1
    90c6:	80 e8       	ldi	r24, 0x80	; 128
    90c8:	8f 93       	push	r24
    90ca:	83 e7       	ldi	r24, 0x73	; 115
    90cc:	9c e2       	ldi	r25, 0x2C	; 44
    90ce:	89 2f       	mov	r24, r25
    90d0:	8f 93       	push	r24
    90d2:	83 e7       	ldi	r24, 0x73	; 115
    90d4:	9c e2       	ldi	r25, 0x2C	; 44
    90d6:	8f 93       	push	r24
    90d8:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    90dc:	2d b7       	in	r18, 0x3d	; 61
    90de:	3e b7       	in	r19, 0x3e	; 62
    90e0:	20 5f       	subi	r18, 0xF0	; 240
    90e2:	3f 4f       	sbci	r19, 0xFF	; 255
    90e4:	cd bf       	out	0x3d, r28	; 61
    90e6:	de bf       	out	0x3e, r29	; 62
    90e8:	f8 01       	movw	r30, r16
    90ea:	80 83       	st	Z, r24
				now >> 10,
				l_adc_vctcxo_volt_1000, l_adc_5v0_volt_1000, l_adc_vbat_volt_1000);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    90ec:	91 83       	std	Z+1, r25	; 0x01
    90ee:	ce 01       	movw	r24, r28
    90f0:	8d 58       	subi	r24, 0x8D	; 141
    90f2:	9f 4f       	sbci	r25, 0xFF	; 255
    90f4:	fc 01       	movw	r30, r24
    90f6:	80 81       	ld	r24, Z
    90f8:	91 81       	ldd	r25, Z+1	; 0x01
    90fa:	81 38       	cpi	r24, 0x81	; 129
    90fc:	91 05       	cpc	r25, r1
    90fe:	10 f0       	brcs	.+4      	; 0x9104 <task_usb+0x6e0>
    9100:	80 e8       	ldi	r24, 0x80	; 128
    9102:	90 e0       	ldi	r25, 0x00	; 0
    9104:	40 e0       	ldi	r20, 0x00	; 0
    9106:	68 2f       	mov	r22, r24
    9108:	83 e7       	ldi	r24, 0x73	; 115
    910a:	9c e2       	ldi	r25, 0x2C	; 44
    910c:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1B,
    9110:	8e 01       	movw	r16, r28
    9112:	0d 58       	subi	r16, 0x8D	; 141
    9114:	1f 4f       	sbci	r17, 0xFF	; 255
    9116:	8e a1       	ldd	r24, Y+38	; 0x26
    9118:	8f 93       	push	r24
    911a:	8d a1       	ldd	r24, Y+37	; 0x25
    911c:	8f 93       	push	r24
    911e:	8c a1       	ldd	r24, Y+36	; 0x24
    9120:	8f 93       	push	r24
    9122:	8b a1       	ldd	r24, Y+35	; 0x23
    9124:	8f 93       	push	r24
    9126:	8a a1       	ldd	r24, Y+34	; 0x22
    9128:	8f 93       	push	r24
    912a:	89 a1       	ldd	r24, Y+33	; 0x21
    912c:	8f 93       	push	r24
    912e:	84 e1       	ldi	r24, 0x14	; 20
    9130:	98 e0       	ldi	r25, 0x08	; 8
    9132:	89 2f       	mov	r24, r25
    9134:	8f 93       	push	r24
    9136:	84 e1       	ldi	r24, 0x14	; 20
    9138:	98 e0       	ldi	r25, 0x08	; 8
    913a:	8f 93       	push	r24
    913c:	1f 92       	push	r1
    913e:	80 e8       	ldi	r24, 0x80	; 128
    9140:	8f 93       	push	r24
    9142:	83 e7       	ldi	r24, 0x73	; 115
    9144:	9c e2       	ldi	r25, 0x2C	; 44
    9146:	89 2f       	mov	r24, r25
    9148:	8f 93       	push	r24
    914a:	83 e7       	ldi	r24, 0x73	; 115
    914c:	9c e2       	ldi	r25, 0x2C	; 44
    914e:	8f 93       	push	r24
    9150:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    9154:	2d b7       	in	r18, 0x3d	; 61
    9156:	3e b7       	in	r19, 0x3e	; 62
    9158:	24 5f       	subi	r18, 0xF4	; 244
    915a:	3f 4f       	sbci	r19, 0xFF	; 255
    915c:	cd bf       	out	0x3d, r28	; 61
    915e:	de bf       	out	0x3e, r29	; 62
    9160:	f8 01       	movw	r30, r16
    9162:	80 83       	st	Z, r24
				l_adc_io_adc4_volt_1000, l_adc_io_adc5_volt_1000, l_adc_silence_volt_1000);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    9164:	91 83       	std	Z+1, r25	; 0x01
    9166:	ce 01       	movw	r24, r28
    9168:	8d 58       	subi	r24, 0x8D	; 141
    916a:	9f 4f       	sbci	r25, 0xFF	; 255
    916c:	fc 01       	movw	r30, r24
    916e:	80 81       	ld	r24, Z
    9170:	91 81       	ldd	r25, Z+1	; 0x01
    9172:	81 38       	cpi	r24, 0x81	; 129
    9174:	91 05       	cpc	r25, r1
    9176:	10 f0       	brcs	.+4      	; 0x917c <task_usb+0x758>
    9178:	80 e8       	ldi	r24, 0x80	; 128
    917a:	90 e0       	ldi	r25, 0x00	; 0
    917c:	40 e0       	ldi	r20, 0x00	; 0
    917e:	68 2f       	mov	r22, r24
    9180:	83 e7       	ldi	r24, 0x73	; 115
    9182:	9c e2       	ldi	r25, 0x2C	; 44
    9184:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1C,
    9188:	8f a1       	ldd	r24, Y+39	; 0x27
    918a:	98 a5       	ldd	r25, Y+40	; 0x28
    918c:	09 2e       	mov	r0, r25
    918e:	00 0c       	add	r0, r0
    9190:	aa 0b       	sbc	r26, r26
    9192:	bb 0b       	sbc	r27, r27
    9194:	bc 01       	movw	r22, r24
    9196:	cd 01       	movw	r24, r26
    9198:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
    919c:	dc 01       	movw	r26, r24
				l_adc_temp_deg_100 / 100.f);
    919e:	cb 01       	movw	r24, r22
    91a0:	20 e0       	ldi	r18, 0x00	; 0
    91a2:	30 e0       	ldi	r19, 0x00	; 0
    91a4:	48 ec       	ldi	r20, 0xC8	; 200
    91a6:	52 e4       	ldi	r21, 0x42	; 66
    91a8:	bc 01       	movw	r22, r24
    91aa:	cd 01       	movw	r24, r26
    91ac:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    91b0:	dc 01       	movw	r26, r24

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1B,
				l_adc_io_adc4_volt_1000, l_adc_io_adc5_volt_1000, l_adc_silence_volt_1000);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1C,
    91b2:	cb 01       	movw	r24, r22
    91b4:	8e 01       	movw	r16, r28
    91b6:	0d 58       	subi	r16, 0x8D	; 141
    91b8:	1f 4f       	sbci	r17, 0xFF	; 255
    91ba:	2b 2f       	mov	r18, r27
    91bc:	2f 93       	push	r18
    91be:	2a 2f       	mov	r18, r26
    91c0:	2f 93       	push	r18
    91c2:	29 2f       	mov	r18, r25
    91c4:	2f 93       	push	r18
    91c6:	8f 93       	push	r24
    91c8:	8e e3       	ldi	r24, 0x3E	; 62
    91ca:	98 e0       	ldi	r25, 0x08	; 8
    91cc:	89 2f       	mov	r24, r25
    91ce:	8f 93       	push	r24
    91d0:	8e e3       	ldi	r24, 0x3E	; 62
    91d2:	98 e0       	ldi	r25, 0x08	; 8
    91d4:	8f 93       	push	r24
    91d6:	1f 92       	push	r1
    91d8:	80 e8       	ldi	r24, 0x80	; 128
    91da:	8f 93       	push	r24
    91dc:	83 e7       	ldi	r24, 0x73	; 115
    91de:	9c e2       	ldi	r25, 0x2C	; 44
    91e0:	89 2f       	mov	r24, r25
    91e2:	8f 93       	push	r24
    91e4:	83 e7       	ldi	r24, 0x73	; 115
    91e6:	9c e2       	ldi	r25, 0x2C	; 44
    91e8:	8f 93       	push	r24
    91ea:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    91ee:	2d b7       	in	r18, 0x3d	; 61
    91f0:	3e b7       	in	r19, 0x3e	; 62
    91f2:	26 5f       	subi	r18, 0xF6	; 246
    91f4:	3f 4f       	sbci	r19, 0xFF	; 255
    91f6:	cd bf       	out	0x3d, r28	; 61
    91f8:	de bf       	out	0x3e, r29	; 62
    91fa:	f8 01       	movw	r30, r16
    91fc:	80 83       	st	Z, r24
				l_adc_temp_deg_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    91fe:	91 83       	std	Z+1, r25	; 0x01
    9200:	ce 01       	movw	r24, r28
    9202:	8d 58       	subi	r24, 0x8D	; 141
    9204:	9f 4f       	sbci	r25, 0xFF	; 255
    9206:	fc 01       	movw	r30, r24
    9208:	80 81       	ld	r24, Z
    920a:	91 81       	ldd	r25, Z+1	; 0x01
    920c:	81 38       	cpi	r24, 0x81	; 129
    920e:	91 05       	cpc	r25, r1
    9210:	10 f0       	brcs	.+4      	; 0x9216 <task_usb+0x7f2>
    9212:	80 e8       	ldi	r24, 0x80	; 128
    9214:	90 e0       	ldi	r25, 0x00	; 0
    9216:	40 e0       	ldi	r20, 0x00	; 0
    9218:	68 2f       	mov	r22, r24
    921a:	83 e7       	ldi	r24, 0x73	; 115
    921c:	9c e2       	ldi	r25, 0x2C	; 44
    921e:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2A,
    9222:	6d a5       	ldd	r22, Y+45	; 0x2d
    9224:	7e a5       	ldd	r23, Y+46	; 0x2e
    9226:	8f a5       	ldd	r24, Y+47	; 0x2f
    9228:	98 a9       	ldd	r25, Y+48	; 0x30
    922a:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
    922e:	dc 01       	movw	r26, r24
				l_twi1_baro_temp_100 / 100.f, l_twi1_baro_p_100 / 100.f);
    9230:	cb 01       	movw	r24, r22
    9232:	20 e0       	ldi	r18, 0x00	; 0
    9234:	30 e0       	ldi	r19, 0x00	; 0
    9236:	48 ec       	ldi	r20, 0xC8	; 200
    9238:	52 e4       	ldi	r21, 0x42	; 66
    923a:	bc 01       	movw	r22, r24
    923c:	cd 01       	movw	r24, r26
    923e:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    9242:	dc 01       	movw	r26, r24
    9244:	cb 01       	movw	r24, r22
    9246:	6c 01       	movw	r12, r24

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1C,
				l_adc_temp_deg_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2A,
    9248:	7d 01       	movw	r14, r26
    924a:	69 a5       	ldd	r22, Y+41	; 0x29
    924c:	7a a5       	ldd	r23, Y+42	; 0x2a
    924e:	8b a5       	ldd	r24, Y+43	; 0x2b
    9250:	9c a5       	ldd	r25, Y+44	; 0x2c
    9252:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
    9256:	dc 01       	movw	r26, r24
				l_twi1_baro_temp_100 / 100.f, l_twi1_baro_p_100 / 100.f);
    9258:	cb 01       	movw	r24, r22
    925a:	20 e0       	ldi	r18, 0x00	; 0
    925c:	30 e0       	ldi	r19, 0x00	; 0
    925e:	48 ec       	ldi	r20, 0xC8	; 200
    9260:	52 e4       	ldi	r21, 0x42	; 66
    9262:	bc 01       	movw	r22, r24
    9264:	cd 01       	movw	r24, r26
    9266:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    926a:	dc 01       	movw	r26, r24

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P1C,
				l_adc_temp_deg_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2A,
    926c:	cb 01       	movw	r24, r22
    926e:	8e 01       	movw	r16, r28
    9270:	0d 58       	subi	r16, 0x8D	; 141
    9272:	1f 4f       	sbci	r17, 0xFF	; 255
    9274:	2f 2d       	mov	r18, r15
    9276:	2f 93       	push	r18
    9278:	2e 2d       	mov	r18, r14
    927a:	2f 93       	push	r18
    927c:	2d 2d       	mov	r18, r13
    927e:	2f 93       	push	r18
    9280:	2c 2d       	mov	r18, r12
    9282:	2f 93       	push	r18
    9284:	2b 2f       	mov	r18, r27
    9286:	2f 93       	push	r18
    9288:	2a 2f       	mov	r18, r26
    928a:	2f 93       	push	r18
    928c:	29 2f       	mov	r18, r25
    928e:	2f 93       	push	r18
    9290:	8f 93       	push	r24
    9292:	82 e5       	ldi	r24, 0x52	; 82
    9294:	98 e0       	ldi	r25, 0x08	; 8
    9296:	89 2f       	mov	r24, r25
    9298:	8f 93       	push	r24
    929a:	82 e5       	ldi	r24, 0x52	; 82
    929c:	98 e0       	ldi	r25, 0x08	; 8
    929e:	8f 93       	push	r24
    92a0:	1f 92       	push	r1
    92a2:	80 e8       	ldi	r24, 0x80	; 128
    92a4:	8f 93       	push	r24
    92a6:	83 e7       	ldi	r24, 0x73	; 115
    92a8:	9c e2       	ldi	r25, 0x2C	; 44
    92aa:	89 2f       	mov	r24, r25
    92ac:	8f 93       	push	r24
    92ae:	83 e7       	ldi	r24, 0x73	; 115
    92b0:	9c e2       	ldi	r25, 0x2C	; 44
    92b2:	8f 93       	push	r24
    92b4:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    92b8:	2d b7       	in	r18, 0x3d	; 61
    92ba:	3e b7       	in	r19, 0x3e	; 62
    92bc:	22 5f       	subi	r18, 0xF2	; 242
    92be:	3f 4f       	sbci	r19, 0xFF	; 255
    92c0:	cd bf       	out	0x3d, r28	; 61
    92c2:	de bf       	out	0x3e, r29	; 62
    92c4:	f8 01       	movw	r30, r16
    92c6:	80 83       	st	Z, r24
				l_twi1_baro_temp_100 / 100.f, l_twi1_baro_p_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    92c8:	91 83       	std	Z+1, r25	; 0x01
    92ca:	ce 01       	movw	r24, r28
    92cc:	8d 58       	subi	r24, 0x8D	; 141
    92ce:	9f 4f       	sbci	r25, 0xFF	; 255
    92d0:	fc 01       	movw	r30, r24
    92d2:	80 81       	ld	r24, Z
    92d4:	91 81       	ldd	r25, Z+1	; 0x01
    92d6:	81 38       	cpi	r24, 0x81	; 129
    92d8:	91 05       	cpc	r25, r1
    92da:	10 f0       	brcs	.+4      	; 0x92e0 <task_usb+0x8bc>
    92dc:	80 e8       	ldi	r24, 0x80	; 128
    92de:	90 e0       	ldi	r25, 0x00	; 0
    92e0:	40 e0       	ldi	r20, 0x00	; 0
    92e2:	68 2f       	mov	r22, r24
    92e4:	83 e7       	ldi	r24, 0x73	; 115
    92e6:	9c e2       	ldi	r25, 0x2C	; 44
    92e8:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2B,
    92ec:	69 a9       	ldd	r22, Y+49	; 0x31
    92ee:	7a a9       	ldd	r23, Y+50	; 0x32
    92f0:	8b a9       	ldd	r24, Y+51	; 0x33
    92f2:	9c a9       	ldd	r25, Y+52	; 0x34
    92f4:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
    92f8:	dc 01       	movw	r26, r24
				l_twi1_baro_p_h_100 / 100.f);
    92fa:	cb 01       	movw	r24, r22
    92fc:	20 e0       	ldi	r18, 0x00	; 0
    92fe:	30 e0       	ldi	r19, 0x00	; 0
    9300:	48 ec       	ldi	r20, 0xC8	; 200
    9302:	52 e4       	ldi	r21, 0x42	; 66
    9304:	bc 01       	movw	r22, r24
    9306:	cd 01       	movw	r24, r26
    9308:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    930c:	dc 01       	movw	r26, r24

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2A,
				l_twi1_baro_temp_100 / 100.f, l_twi1_baro_p_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2B,
    930e:	cb 01       	movw	r24, r22
    9310:	8e 01       	movw	r16, r28
    9312:	0d 58       	subi	r16, 0x8D	; 141
    9314:	1f 4f       	sbci	r17, 0xFF	; 255
    9316:	2b 2f       	mov	r18, r27
    9318:	2f 93       	push	r18
    931a:	2a 2f       	mov	r18, r26
    931c:	2f 93       	push	r18
    931e:	29 2f       	mov	r18, r25
    9320:	2f 93       	push	r18
    9322:	8f 93       	push	r24
    9324:	88 e7       	ldi	r24, 0x78	; 120
    9326:	98 e0       	ldi	r25, 0x08	; 8
    9328:	89 2f       	mov	r24, r25
    932a:	8f 93       	push	r24
    932c:	88 e7       	ldi	r24, 0x78	; 120
    932e:	98 e0       	ldi	r25, 0x08	; 8
    9330:	8f 93       	push	r24
    9332:	1f 92       	push	r1
    9334:	80 e8       	ldi	r24, 0x80	; 128
    9336:	8f 93       	push	r24
    9338:	83 e7       	ldi	r24, 0x73	; 115
    933a:	9c e2       	ldi	r25, 0x2C	; 44
    933c:	89 2f       	mov	r24, r25
    933e:	8f 93       	push	r24
    9340:	83 e7       	ldi	r24, 0x73	; 115
    9342:	9c e2       	ldi	r25, 0x2C	; 44
    9344:	8f 93       	push	r24
    9346:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    934a:	2d b7       	in	r18, 0x3d	; 61
    934c:	3e b7       	in	r19, 0x3e	; 62
    934e:	26 5f       	subi	r18, 0xF6	; 246
    9350:	3f 4f       	sbci	r19, 0xFF	; 255
    9352:	cd bf       	out	0x3d, r28	; 61
    9354:	de bf       	out	0x3e, r29	; 62
    9356:	f8 01       	movw	r30, r16
    9358:	80 83       	st	Z, r24
				l_twi1_baro_p_h_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    935a:	91 83       	std	Z+1, r25	; 0x01
    935c:	ce 01       	movw	r24, r28
    935e:	8d 58       	subi	r24, 0x8D	; 141
    9360:	9f 4f       	sbci	r25, 0xFF	; 255
    9362:	fc 01       	movw	r30, r24
    9364:	80 81       	ld	r24, Z
    9366:	91 81       	ldd	r25, Z+1	; 0x01
    9368:	81 38       	cpi	r24, 0x81	; 129
    936a:	91 05       	cpc	r25, r1
    936c:	10 f0       	brcs	.+4      	; 0x9372 <task_usb+0x94e>
    936e:	80 e8       	ldi	r24, 0x80	; 128
    9370:	90 e0       	ldi	r25, 0x00	; 0
    9372:	40 e0       	ldi	r20, 0x00	; 0
    9374:	68 2f       	mov	r22, r24
    9376:	83 e7       	ldi	r24, 0x73	; 115
    9378:	9c e2       	ldi	r25, 0x2C	; 44
    937a:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3A,
    937e:	89 ad       	ldd	r24, Y+57	; 0x39
    9380:	9a ad       	ldd	r25, Y+58	; 0x3a
    9382:	09 2e       	mov	r0, r25
    9384:	00 0c       	add	r0, r0
    9386:	aa 0b       	sbc	r26, r26
    9388:	bb 0b       	sbc	r27, r27
    938a:	bc 01       	movw	r22, r24
    938c:	cd 01       	movw	r24, r26
    938e:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
    9392:	dc 01       	movw	r26, r24
				l_twi1_hygro_T_100 / 100.f, l_twi1_hygro_RH_100 / 100.f);
    9394:	cb 01       	movw	r24, r22
    9396:	20 e0       	ldi	r18, 0x00	; 0
    9398:	30 e0       	ldi	r19, 0x00	; 0
    939a:	48 ec       	ldi	r20, 0xC8	; 200
    939c:	52 e4       	ldi	r21, 0x42	; 66
    939e:	bc 01       	movw	r22, r24
    93a0:	cd 01       	movw	r24, r26
    93a2:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    93a6:	dc 01       	movw	r26, r24
    93a8:	cb 01       	movw	r24, r22
    93aa:	6c 01       	movw	r12, r24

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2B,
				l_twi1_baro_p_h_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3A,
    93ac:	7d 01       	movw	r14, r26
    93ae:	8d a9       	ldd	r24, Y+53	; 0x35
    93b0:	9e a9       	ldd	r25, Y+54	; 0x36
    93b2:	09 2e       	mov	r0, r25
    93b4:	00 0c       	add	r0, r0
    93b6:	aa 0b       	sbc	r26, r26
    93b8:	bb 0b       	sbc	r27, r27
    93ba:	bc 01       	movw	r22, r24
    93bc:	cd 01       	movw	r24, r26
    93be:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
    93c2:	dc 01       	movw	r26, r24
				l_twi1_hygro_T_100 / 100.f, l_twi1_hygro_RH_100 / 100.f);
    93c4:	cb 01       	movw	r24, r22
    93c6:	20 e0       	ldi	r18, 0x00	; 0
    93c8:	30 e0       	ldi	r19, 0x00	; 0
    93ca:	48 ec       	ldi	r20, 0xC8	; 200
    93cc:	52 e4       	ldi	r21, 0x42	; 66
    93ce:	bc 01       	movw	r22, r24
    93d0:	cd 01       	movw	r24, r26
    93d2:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    93d6:	dc 01       	movw	r26, r24

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P2B,
				l_twi1_baro_p_h_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3A,
    93d8:	cb 01       	movw	r24, r22
    93da:	8e 01       	movw	r16, r28
    93dc:	0d 58       	subi	r16, 0x8D	; 141
    93de:	1f 4f       	sbci	r17, 0xFF	; 255
    93e0:	2f 2d       	mov	r18, r15
    93e2:	2f 93       	push	r18
    93e4:	2e 2d       	mov	r18, r14
    93e6:	2f 93       	push	r18
    93e8:	2d 2d       	mov	r18, r13
    93ea:	2f 93       	push	r18
    93ec:	2c 2d       	mov	r18, r12
    93ee:	2f 93       	push	r18
    93f0:	2b 2f       	mov	r18, r27
    93f2:	2f 93       	push	r18
    93f4:	2a 2f       	mov	r18, r26
    93f6:	2f 93       	push	r18
    93f8:	29 2f       	mov	r18, r25
    93fa:	2f 93       	push	r18
    93fc:	8f 93       	push	r24
    93fe:	8d e8       	ldi	r24, 0x8D	; 141
    9400:	98 e0       	ldi	r25, 0x08	; 8
    9402:	89 2f       	mov	r24, r25
    9404:	8f 93       	push	r24
    9406:	8d e8       	ldi	r24, 0x8D	; 141
    9408:	98 e0       	ldi	r25, 0x08	; 8
    940a:	8f 93       	push	r24
    940c:	1f 92       	push	r1
    940e:	80 e8       	ldi	r24, 0x80	; 128
    9410:	8f 93       	push	r24
    9412:	83 e7       	ldi	r24, 0x73	; 115
    9414:	9c e2       	ldi	r25, 0x2C	; 44
    9416:	89 2f       	mov	r24, r25
    9418:	8f 93       	push	r24
    941a:	83 e7       	ldi	r24, 0x73	; 115
    941c:	9c e2       	ldi	r25, 0x2C	; 44
    941e:	8f 93       	push	r24
    9420:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    9424:	2d b7       	in	r18, 0x3d	; 61
    9426:	3e b7       	in	r19, 0x3e	; 62
    9428:	22 5f       	subi	r18, 0xF2	; 242
    942a:	3f 4f       	sbci	r19, 0xFF	; 255
    942c:	cd bf       	out	0x3d, r28	; 61
    942e:	de bf       	out	0x3e, r29	; 62
    9430:	f8 01       	movw	r30, r16
    9432:	80 83       	st	Z, r24
				l_twi1_hygro_T_100 / 100.f, l_twi1_hygro_RH_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    9434:	91 83       	std	Z+1, r25	; 0x01
    9436:	ce 01       	movw	r24, r28
    9438:	8d 58       	subi	r24, 0x8D	; 141
    943a:	9f 4f       	sbci	r25, 0xFF	; 255
    943c:	fc 01       	movw	r30, r24
    943e:	80 81       	ld	r24, Z
    9440:	91 81       	ldd	r25, Z+1	; 0x01
    9442:	81 38       	cpi	r24, 0x81	; 129
    9444:	91 05       	cpc	r25, r1
    9446:	10 f0       	brcs	.+4      	; 0x944c <task_usb+0xa28>
    9448:	80 e8       	ldi	r24, 0x80	; 128
    944a:	90 e0       	ldi	r25, 0x00	; 0
    944c:	40 e0       	ldi	r20, 0x00	; 0
    944e:	68 2f       	mov	r22, r24
    9450:	83 e7       	ldi	r24, 0x73	; 115
    9452:	9c e2       	ldi	r25, 0x2C	; 44
    9454:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3B,
    9458:	8f a9       	ldd	r24, Y+55	; 0x37
    945a:	98 ad       	ldd	r25, Y+56	; 0x38
    945c:	09 2e       	mov	r0, r25
    945e:	00 0c       	add	r0, r0
    9460:	aa 0b       	sbc	r26, r26
    9462:	bb 0b       	sbc	r27, r27
    9464:	bc 01       	movw	r22, r24
    9466:	cd 01       	movw	r24, r26
    9468:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
    946c:	dc 01       	movw	r26, r24
				l_twi1_hygro_DP_100 / 100.f);
    946e:	cb 01       	movw	r24, r22
    9470:	20 e0       	ldi	r18, 0x00	; 0
    9472:	30 e0       	ldi	r19, 0x00	; 0
    9474:	48 ec       	ldi	r20, 0xC8	; 200
    9476:	52 e4       	ldi	r21, 0x42	; 66
    9478:	bc 01       	movw	r22, r24
    947a:	cd 01       	movw	r24, r26
    947c:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    9480:	dc 01       	movw	r26, r24

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3A,
				l_twi1_hygro_T_100 / 100.f, l_twi1_hygro_RH_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3B,
    9482:	cb 01       	movw	r24, r22
    9484:	8e 01       	movw	r16, r28
    9486:	0d 58       	subi	r16, 0x8D	; 141
    9488:	1f 4f       	sbci	r17, 0xFF	; 255
    948a:	2b 2f       	mov	r18, r27
    948c:	2f 93       	push	r18
    948e:	2a 2f       	mov	r18, r26
    9490:	2f 93       	push	r18
    9492:	29 2f       	mov	r18, r25
    9494:	2f 93       	push	r18
    9496:	8f 93       	push	r24
    9498:	88 eb       	ldi	r24, 0xB8	; 184
    949a:	98 e0       	ldi	r25, 0x08	; 8
    949c:	89 2f       	mov	r24, r25
    949e:	8f 93       	push	r24
    94a0:	88 eb       	ldi	r24, 0xB8	; 184
    94a2:	98 e0       	ldi	r25, 0x08	; 8
    94a4:	8f 93       	push	r24
    94a6:	1f 92       	push	r1
    94a8:	80 e8       	ldi	r24, 0x80	; 128
    94aa:	8f 93       	push	r24
    94ac:	83 e7       	ldi	r24, 0x73	; 115
    94ae:	9c e2       	ldi	r25, 0x2C	; 44
    94b0:	89 2f       	mov	r24, r25
    94b2:	8f 93       	push	r24
    94b4:	83 e7       	ldi	r24, 0x73	; 115
    94b6:	9c e2       	ldi	r25, 0x2C	; 44
    94b8:	8f 93       	push	r24
    94ba:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    94be:	2d b7       	in	r18, 0x3d	; 61
    94c0:	3e b7       	in	r19, 0x3e	; 62
    94c2:	26 5f       	subi	r18, 0xF6	; 246
    94c4:	3f 4f       	sbci	r19, 0xFF	; 255
    94c6:	cd bf       	out	0x3d, r28	; 61
    94c8:	de bf       	out	0x3e, r29	; 62
    94ca:	f8 01       	movw	r30, r16
    94cc:	80 83       	st	Z, r24
				l_twi1_hygro_DP_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    94ce:	91 83       	std	Z+1, r25	; 0x01
    94d0:	ce 01       	movw	r24, r28
    94d2:	8d 58       	subi	r24, 0x8D	; 141
    94d4:	9f 4f       	sbci	r25, 0xFF	; 255
    94d6:	fc 01       	movw	r30, r24
    94d8:	80 81       	ld	r24, Z
    94da:	91 81       	ldd	r25, Z+1	; 0x01
    94dc:	81 38       	cpi	r24, 0x81	; 129
    94de:	91 05       	cpc	r25, r1
    94e0:	10 f0       	brcs	.+4      	; 0x94e6 <task_usb+0xac2>
    94e2:	80 e8       	ldi	r24, 0x80	; 128
    94e4:	90 e0       	ldi	r25, 0x00	; 0
    94e6:	40 e0       	ldi	r20, 0x00	; 0
    94e8:	68 2f       	mov	r22, r24
    94ea:	83 e7       	ldi	r24, 0x73	; 115
    94ec:	9c e2       	ldi	r25, 0x2C	; 44
    94ee:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P4A,
    94f2:	8d ad       	ldd	r24, Y+61	; 0x3d
    94f4:	9e ad       	ldd	r25, Y+62	; 0x3e
    94f6:	09 2e       	mov	r0, r25
    94f8:	00 0c       	add	r0, r0
    94fa:	aa 0b       	sbc	r26, r26
    94fc:	bb 0b       	sbc	r27, r27
    94fe:	bc 01       	movw	r22, r24
    9500:	cd 01       	movw	r24, r26
    9502:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
    9506:	dc 01       	movw	r26, r24
				l_env_temp_deg_100 / 100.f, l_env_hygro_RH_100 / 100.f);
    9508:	cb 01       	movw	r24, r22
    950a:	20 e0       	ldi	r18, 0x00	; 0
    950c:	30 e0       	ldi	r19, 0x00	; 0
    950e:	48 ec       	ldi	r20, 0xC8	; 200
    9510:	52 e4       	ldi	r21, 0x42	; 66
    9512:	bc 01       	movw	r22, r24
    9514:	cd 01       	movw	r24, r26
    9516:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    951a:	dc 01       	movw	r26, r24
    951c:	cb 01       	movw	r24, r22
    951e:	6c 01       	movw	r12, r24

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3B,
				l_twi1_hygro_DP_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P4A,
    9520:	7d 01       	movw	r14, r26
    9522:	8b ad       	ldd	r24, Y+59	; 0x3b
    9524:	9c ad       	ldd	r25, Y+60	; 0x3c
    9526:	09 2e       	mov	r0, r25
    9528:	00 0c       	add	r0, r0
    952a:	aa 0b       	sbc	r26, r26
    952c:	bb 0b       	sbc	r27, r27
    952e:	bc 01       	movw	r22, r24
    9530:	cd 01       	movw	r24, r26
    9532:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
    9536:	dc 01       	movw	r26, r24
				l_env_temp_deg_100 / 100.f, l_env_hygro_RH_100 / 100.f);
    9538:	cb 01       	movw	r24, r22
    953a:	20 e0       	ldi	r18, 0x00	; 0
    953c:	30 e0       	ldi	r19, 0x00	; 0
    953e:	48 ec       	ldi	r20, 0xC8	; 200
    9540:	52 e4       	ldi	r21, 0x42	; 66
    9542:	bc 01       	movw	r22, r24
    9544:	cd 01       	movw	r24, r26
    9546:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    954a:	dc 01       	movw	r26, r24

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P3B,
				l_twi1_hygro_DP_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P4A,
    954c:	cb 01       	movw	r24, r22
    954e:	8e 01       	movw	r16, r28
    9550:	0d 58       	subi	r16, 0x8D	; 141
    9552:	1f 4f       	sbci	r17, 0xFF	; 255
    9554:	2f 2d       	mov	r18, r15
    9556:	2f 93       	push	r18
    9558:	2e 2d       	mov	r18, r14
    955a:	2f 93       	push	r18
    955c:	2d 2d       	mov	r18, r13
    955e:	2f 93       	push	r18
    9560:	2c 2d       	mov	r18, r12
    9562:	2f 93       	push	r18
    9564:	2b 2f       	mov	r18, r27
    9566:	2f 93       	push	r18
    9568:	2a 2f       	mov	r18, r26
    956a:	2f 93       	push	r18
    956c:	29 2f       	mov	r18, r25
    956e:	2f 93       	push	r18
    9570:	8f 93       	push	r24
    9572:	88 ed       	ldi	r24, 0xD8	; 216
    9574:	98 e0       	ldi	r25, 0x08	; 8
    9576:	89 2f       	mov	r24, r25
    9578:	8f 93       	push	r24
    957a:	88 ed       	ldi	r24, 0xD8	; 216
    957c:	98 e0       	ldi	r25, 0x08	; 8
    957e:	8f 93       	push	r24
    9580:	1f 92       	push	r1
    9582:	80 e8       	ldi	r24, 0x80	; 128
    9584:	8f 93       	push	r24
    9586:	83 e7       	ldi	r24, 0x73	; 115
    9588:	9c e2       	ldi	r25, 0x2C	; 44
    958a:	89 2f       	mov	r24, r25
    958c:	8f 93       	push	r24
    958e:	83 e7       	ldi	r24, 0x73	; 115
    9590:	9c e2       	ldi	r25, 0x2C	; 44
    9592:	8f 93       	push	r24
    9594:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    9598:	2d b7       	in	r18, 0x3d	; 61
    959a:	3e b7       	in	r19, 0x3e	; 62
    959c:	22 5f       	subi	r18, 0xF2	; 242
    959e:	3f 4f       	sbci	r19, 0xFF	; 255
    95a0:	cd bf       	out	0x3d, r28	; 61
    95a2:	de bf       	out	0x3e, r29	; 62
    95a4:	f8 01       	movw	r30, r16
    95a6:	80 83       	st	Z, r24
				l_env_temp_deg_100 / 100.f, l_env_hygro_RH_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    95a8:	91 83       	std	Z+1, r25	; 0x01
    95aa:	ce 01       	movw	r24, r28
    95ac:	8d 58       	subi	r24, 0x8D	; 141
    95ae:	9f 4f       	sbci	r25, 0xFF	; 255
    95b0:	fc 01       	movw	r30, r24
    95b2:	80 81       	ld	r24, Z
    95b4:	91 81       	ldd	r25, Z+1	; 0x01
    95b6:	81 38       	cpi	r24, 0x81	; 129
    95b8:	91 05       	cpc	r25, r1
    95ba:	10 f0       	brcs	.+4      	; 0x95c0 <task_usb+0xb9c>
    95bc:	80 e8       	ldi	r24, 0x80	; 128
    95be:	90 e0       	ldi	r25, 0x00	; 0
    95c0:	40 e0       	ldi	r20, 0x00	; 0
    95c2:	68 2f       	mov	r22, r24
    95c4:	83 e7       	ldi	r24, 0x73	; 115
    95c6:	9c e2       	ldi	r25, 0x2C	; 44
    95c8:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>


				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1A,
    95cc:	ce 01       	movw	r24, r28
    95ce:	89 5b       	subi	r24, 0xB9	; 185
    95d0:	9f 4f       	sbci	r25, 0xFF	; 255
    95d2:	fc 01       	movw	r30, r24
    95d4:	80 81       	ld	r24, Z
    95d6:	91 81       	ldd	r25, Z+1	; 0x01
    95d8:	09 2e       	mov	r0, r25
    95da:	00 0c       	add	r0, r0
    95dc:	aa 0b       	sbc	r26, r26
    95de:	bb 0b       	sbc	r27, r27
    95e0:	bc 01       	movw	r22, r24
    95e2:	cd 01       	movw	r24, r26
    95e4:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
    95e8:	dc 01       	movw	r26, r24
				l_twi1_gyro_1_accel_x_mg / 1000.f, l_twi1_gyro_1_accel_x,
				l_twi1_gyro_1_accel_y_mg / 1000.f, l_twi1_gyro_1_accel_y);
    95ea:	cb 01       	movw	r24, r22
    95ec:	20 e0       	ldi	r18, 0x00	; 0
    95ee:	30 e0       	ldi	r19, 0x00	; 0
    95f0:	4a e7       	ldi	r20, 0x7A	; 122
    95f2:	54 e4       	ldi	r21, 0x44	; 68
    95f4:	bc 01       	movw	r22, r24
    95f6:	cd 01       	movw	r24, r26
    95f8:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    95fc:	dc 01       	movw	r26, r24
    95fe:	cb 01       	movw	r24, r22
    9600:	6c 01       	movw	r12, r24
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P4A,
				l_env_temp_deg_100 / 100.f, l_env_hygro_RH_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);


				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1A,
    9602:	7d 01       	movw	r14, r26
    9604:	ce 01       	movw	r24, r28
    9606:	8b 5b       	subi	r24, 0xBB	; 187
    9608:	9f 4f       	sbci	r25, 0xFF	; 255
    960a:	fc 01       	movw	r30, r24
    960c:	80 81       	ld	r24, Z
    960e:	91 81       	ldd	r25, Z+1	; 0x01
    9610:	09 2e       	mov	r0, r25
    9612:	00 0c       	add	r0, r0
    9614:	aa 0b       	sbc	r26, r26
    9616:	bb 0b       	sbc	r27, r27
    9618:	bc 01       	movw	r22, r24
    961a:	cd 01       	movw	r24, r26
    961c:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
    9620:	dc 01       	movw	r26, r24
				l_twi1_gyro_1_accel_x_mg / 1000.f, l_twi1_gyro_1_accel_x,
    9622:	cb 01       	movw	r24, r22
    9624:	20 e0       	ldi	r18, 0x00	; 0
    9626:	30 e0       	ldi	r19, 0x00	; 0
    9628:	4a e7       	ldi	r20, 0x7A	; 122
    962a:	54 e4       	ldi	r21, 0x44	; 68
    962c:	bc 01       	movw	r22, r24
    962e:	cd 01       	movw	r24, r26
    9630:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    9634:	dc 01       	movw	r26, r24
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L1P4A,
				l_env_temp_deg_100 / 100.f, l_env_hygro_RH_100 / 100.f);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);


				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1A,
    9636:	cb 01       	movw	r24, r22
    9638:	8e 01       	movw	r16, r28
    963a:	0d 58       	subi	r16, 0x8D	; 141
    963c:	1f 4f       	sbci	r17, 0xFF	; 255
    963e:	9e 01       	movw	r18, r28
    9640:	2f 5b       	subi	r18, 0xBF	; 191
    9642:	3f 4f       	sbci	r19, 0xFF	; 255
    9644:	f9 01       	movw	r30, r18
    9646:	41 81       	ldd	r20, Z+1	; 0x01
    9648:	4f 93       	push	r20
    964a:	f9 01       	movw	r30, r18
    964c:	20 81       	ld	r18, Z
    964e:	2f 93       	push	r18
    9650:	2f 2d       	mov	r18, r15
    9652:	2f 93       	push	r18
    9654:	2e 2d       	mov	r18, r14
    9656:	2f 93       	push	r18
    9658:	2d 2d       	mov	r18, r13
    965a:	2f 93       	push	r18
    965c:	2c 2d       	mov	r18, r12
    965e:	2f 93       	push	r18
    9660:	9e 01       	movw	r18, r28
    9662:	20 5c       	subi	r18, 0xC0	; 192
    9664:	3f 4f       	sbci	r19, 0xFF	; 255
    9666:	f9 01       	movw	r30, r18
    9668:	20 81       	ld	r18, Z
    966a:	2f 93       	push	r18
    966c:	2f ad       	ldd	r18, Y+63	; 0x3f
    966e:	2f 93       	push	r18
    9670:	2b 2f       	mov	r18, r27
    9672:	2f 93       	push	r18
    9674:	2a 2f       	mov	r18, r26
    9676:	2f 93       	push	r18
    9678:	29 2f       	mov	r18, r25
    967a:	2f 93       	push	r18
    967c:	8f 93       	push	r24
    967e:	8f ef       	ldi	r24, 0xFF	; 255
    9680:	98 e0       	ldi	r25, 0x08	; 8
    9682:	89 2f       	mov	r24, r25
    9684:	8f 93       	push	r24
    9686:	8f ef       	ldi	r24, 0xFF	; 255
    9688:	98 e0       	ldi	r25, 0x08	; 8
    968a:	8f 93       	push	r24
    968c:	1f 92       	push	r1
    968e:	80 e8       	ldi	r24, 0x80	; 128
    9690:	8f 93       	push	r24
    9692:	83 e7       	ldi	r24, 0x73	; 115
    9694:	9c e2       	ldi	r25, 0x2C	; 44
    9696:	89 2f       	mov	r24, r25
    9698:	8f 93       	push	r24
    969a:	83 e7       	ldi	r24, 0x73	; 115
    969c:	9c e2       	ldi	r25, 0x2C	; 44
    969e:	8f 93       	push	r24
    96a0:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    96a4:	2d b7       	in	r18, 0x3d	; 61
    96a6:	3e b7       	in	r19, 0x3e	; 62
    96a8:	2e 5e       	subi	r18, 0xEE	; 238
    96aa:	3f 4f       	sbci	r19, 0xFF	; 255
    96ac:	cd bf       	out	0x3d, r28	; 61
    96ae:	de bf       	out	0x3e, r29	; 62
    96b0:	f8 01       	movw	r30, r16
    96b2:	80 83       	st	Z, r24
				l_twi1_gyro_1_accel_x_mg / 1000.f, l_twi1_gyro_1_accel_x,
				l_twi1_gyro_1_accel_y_mg / 1000.f, l_twi1_gyro_1_accel_y);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    96b4:	91 83       	std	Z+1, r25	; 0x01
    96b6:	ce 01       	movw	r24, r28
    96b8:	8d 58       	subi	r24, 0x8D	; 141
    96ba:	9f 4f       	sbci	r25, 0xFF	; 255
    96bc:	fc 01       	movw	r30, r24
    96be:	80 81       	ld	r24, Z
    96c0:	91 81       	ldd	r25, Z+1	; 0x01
    96c2:	81 38       	cpi	r24, 0x81	; 129
    96c4:	91 05       	cpc	r25, r1
    96c6:	10 f0       	brcs	.+4      	; 0x96cc <task_usb+0xca8>
    96c8:	80 e8       	ldi	r24, 0x80	; 128
    96ca:	90 e0       	ldi	r25, 0x00	; 0
    96cc:	40 e0       	ldi	r20, 0x00	; 0
    96ce:	68 2f       	mov	r22, r24
    96d0:	83 e7       	ldi	r24, 0x73	; 115
    96d2:	9c e2       	ldi	r25, 0x2C	; 44
    96d4:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1B,
    96d8:	ce 01       	movw	r24, r28
    96da:	87 5b       	subi	r24, 0xB7	; 183
    96dc:	9f 4f       	sbci	r25, 0xFF	; 255
    96de:	fc 01       	movw	r30, r24
    96e0:	80 81       	ld	r24, Z
    96e2:	91 81       	ldd	r25, Z+1	; 0x01
    96e4:	09 2e       	mov	r0, r25
    96e6:	00 0c       	add	r0, r0
    96e8:	aa 0b       	sbc	r26, r26
    96ea:	bb 0b       	sbc	r27, r27
    96ec:	bc 01       	movw	r22, r24
    96ee:	cd 01       	movw	r24, r26
    96f0:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
    96f4:	dc 01       	movw	r26, r24
				l_twi1_gyro_1_accel_z_mg / 1000.f, l_twi1_gyro_1_accel_z);
    96f6:	cb 01       	movw	r24, r22
    96f8:	20 e0       	ldi	r18, 0x00	; 0
    96fa:	30 e0       	ldi	r19, 0x00	; 0
    96fc:	4a e7       	ldi	r20, 0x7A	; 122
    96fe:	54 e4       	ldi	r21, 0x44	; 68
    9700:	bc 01       	movw	r22, r24
    9702:	cd 01       	movw	r24, r26
    9704:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    9708:	dc 01       	movw	r26, r24
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1A,
				l_twi1_gyro_1_accel_x_mg / 1000.f, l_twi1_gyro_1_accel_x,
				l_twi1_gyro_1_accel_y_mg / 1000.f, l_twi1_gyro_1_accel_y);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1B,
    970a:	cb 01       	movw	r24, r22
    970c:	8e 01       	movw	r16, r28
    970e:	0d 58       	subi	r16, 0x8D	; 141
    9710:	1f 4f       	sbci	r17, 0xFF	; 255
    9712:	9e 01       	movw	r18, r28
    9714:	2d 5b       	subi	r18, 0xBD	; 189
    9716:	3f 4f       	sbci	r19, 0xFF	; 255
    9718:	f9 01       	movw	r30, r18
    971a:	41 81       	ldd	r20, Z+1	; 0x01
    971c:	4f 93       	push	r20
    971e:	f9 01       	movw	r30, r18
    9720:	20 81       	ld	r18, Z
    9722:	2f 93       	push	r18
    9724:	2b 2f       	mov	r18, r27
    9726:	2f 93       	push	r18
    9728:	2a 2f       	mov	r18, r26
    972a:	2f 93       	push	r18
    972c:	29 2f       	mov	r18, r25
    972e:	2f 93       	push	r18
    9730:	8f 93       	push	r24
    9732:	8b e2       	ldi	r24, 0x2B	; 43
    9734:	99 e0       	ldi	r25, 0x09	; 9
    9736:	89 2f       	mov	r24, r25
    9738:	8f 93       	push	r24
    973a:	8b e2       	ldi	r24, 0x2B	; 43
    973c:	99 e0       	ldi	r25, 0x09	; 9
    973e:	8f 93       	push	r24
    9740:	1f 92       	push	r1
    9742:	80 e8       	ldi	r24, 0x80	; 128
    9744:	8f 93       	push	r24
    9746:	83 e7       	ldi	r24, 0x73	; 115
    9748:	9c e2       	ldi	r25, 0x2C	; 44
    974a:	89 2f       	mov	r24, r25
    974c:	8f 93       	push	r24
    974e:	83 e7       	ldi	r24, 0x73	; 115
    9750:	9c e2       	ldi	r25, 0x2C	; 44
    9752:	8f 93       	push	r24
    9754:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    9758:	2d b7       	in	r18, 0x3d	; 61
    975a:	3e b7       	in	r19, 0x3e	; 62
    975c:	24 5f       	subi	r18, 0xF4	; 244
    975e:	3f 4f       	sbci	r19, 0xFF	; 255
    9760:	cd bf       	out	0x3d, r28	; 61
    9762:	de bf       	out	0x3e, r29	; 62
    9764:	f8 01       	movw	r30, r16
    9766:	80 83       	st	Z, r24
				l_twi1_gyro_1_accel_z_mg / 1000.f, l_twi1_gyro_1_accel_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    9768:	91 83       	std	Z+1, r25	; 0x01
    976a:	ce 01       	movw	r24, r28
    976c:	8d 58       	subi	r24, 0x8D	; 141
    976e:	9f 4f       	sbci	r25, 0xFF	; 255
    9770:	fc 01       	movw	r30, r24
    9772:	80 81       	ld	r24, Z
    9774:	91 81       	ldd	r25, Z+1	; 0x01
    9776:	81 38       	cpi	r24, 0x81	; 129
    9778:	91 05       	cpc	r25, r1
    977a:	10 f0       	brcs	.+4      	; 0x9780 <task_usb+0xd5c>
    977c:	80 e8       	ldi	r24, 0x80	; 128
    977e:	90 e0       	ldi	r25, 0x00	; 0
    9780:	40 e0       	ldi	r20, 0x00	; 0
    9782:	68 2f       	mov	r22, r24
    9784:	83 e7       	ldi	r24, 0x73	; 115
    9786:	9c e2       	ldi	r25, 0x2C	; 44
    9788:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2A,
    978c:	ce 01       	movw	r24, r28
    978e:	8b 5a       	subi	r24, 0xAB	; 171
    9790:	9f 4f       	sbci	r25, 0xFF	; 255
    9792:	fc 01       	movw	r30, r24
    9794:	60 81       	ld	r22, Z
    9796:	71 81       	ldd	r23, Z+1	; 0x01
    9798:	82 81       	ldd	r24, Z+2	; 0x02
    979a:	93 81       	ldd	r25, Z+3	; 0x03
    979c:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
    97a0:	dc 01       	movw	r26, r24
				l_twi1_gyro_1_gyro_x_mdps / 1000.f, l_twi1_gyro_1_gyro_x,
				l_twi1_gyro_1_gyro_y_mdps / 1000.f, l_twi1_gyro_1_gyro_y);
    97a2:	cb 01       	movw	r24, r22
    97a4:	20 e0       	ldi	r18, 0x00	; 0
    97a6:	30 e0       	ldi	r19, 0x00	; 0
    97a8:	4a e7       	ldi	r20, 0x7A	; 122
    97aa:	54 e4       	ldi	r21, 0x44	; 68
    97ac:	bc 01       	movw	r22, r24
    97ae:	cd 01       	movw	r24, r26
    97b0:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    97b4:	dc 01       	movw	r26, r24
    97b6:	cb 01       	movw	r24, r22
    97b8:	6c 01       	movw	r12, r24

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1B,
				l_twi1_gyro_1_accel_z_mg / 1000.f, l_twi1_gyro_1_accel_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2A,
    97ba:	7d 01       	movw	r14, r26
    97bc:	ce 01       	movw	r24, r28
    97be:	8f 5a       	subi	r24, 0xAF	; 175
    97c0:	9f 4f       	sbci	r25, 0xFF	; 255
    97c2:	fc 01       	movw	r30, r24
    97c4:	60 81       	ld	r22, Z
    97c6:	71 81       	ldd	r23, Z+1	; 0x01
    97c8:	82 81       	ldd	r24, Z+2	; 0x02
    97ca:	93 81       	ldd	r25, Z+3	; 0x03
    97cc:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
    97d0:	dc 01       	movw	r26, r24
				l_twi1_gyro_1_gyro_x_mdps / 1000.f, l_twi1_gyro_1_gyro_x,
    97d2:	cb 01       	movw	r24, r22
    97d4:	20 e0       	ldi	r18, 0x00	; 0
    97d6:	30 e0       	ldi	r19, 0x00	; 0
    97d8:	4a e7       	ldi	r20, 0x7A	; 122
    97da:	54 e4       	ldi	r21, 0x44	; 68
    97dc:	bc 01       	movw	r22, r24
    97de:	cd 01       	movw	r24, r26
    97e0:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    97e4:	dc 01       	movw	r26, r24

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P1B,
				l_twi1_gyro_1_accel_z_mg / 1000.f, l_twi1_gyro_1_accel_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2A,
    97e6:	cb 01       	movw	r24, r22
    97e8:	8e 01       	movw	r16, r28
    97ea:	0d 58       	subi	r16, 0x8D	; 141
    97ec:	1f 4f       	sbci	r17, 0xFF	; 255
    97ee:	9e 01       	movw	r18, r28
    97f0:	23 5b       	subi	r18, 0xB3	; 179
    97f2:	3f 4f       	sbci	r19, 0xFF	; 255
    97f4:	f9 01       	movw	r30, r18
    97f6:	41 81       	ldd	r20, Z+1	; 0x01
    97f8:	4f 93       	push	r20
    97fa:	f9 01       	movw	r30, r18
    97fc:	20 81       	ld	r18, Z
    97fe:	2f 93       	push	r18
    9800:	2f 2d       	mov	r18, r15
    9802:	2f 93       	push	r18
    9804:	2e 2d       	mov	r18, r14
    9806:	2f 93       	push	r18
    9808:	2d 2d       	mov	r18, r13
    980a:	2f 93       	push	r18
    980c:	2c 2d       	mov	r18, r12
    980e:	2f 93       	push	r18
    9810:	9e 01       	movw	r18, r28
    9812:	25 5b       	subi	r18, 0xB5	; 181
    9814:	3f 4f       	sbci	r19, 0xFF	; 255
    9816:	f9 01       	movw	r30, r18
    9818:	41 81       	ldd	r20, Z+1	; 0x01
    981a:	4f 93       	push	r20
    981c:	f9 01       	movw	r30, r18
    981e:	20 81       	ld	r18, Z
    9820:	2f 93       	push	r18
    9822:	2b 2f       	mov	r18, r27
    9824:	2f 93       	push	r18
    9826:	2a 2f       	mov	r18, r26
    9828:	2f 93       	push	r18
    982a:	29 2f       	mov	r18, r25
    982c:	2f 93       	push	r18
    982e:	8f 93       	push	r24
    9830:	82 e4       	ldi	r24, 0x42	; 66
    9832:	99 e0       	ldi	r25, 0x09	; 9
    9834:	89 2f       	mov	r24, r25
    9836:	8f 93       	push	r24
    9838:	82 e4       	ldi	r24, 0x42	; 66
    983a:	99 e0       	ldi	r25, 0x09	; 9
    983c:	8f 93       	push	r24
    983e:	1f 92       	push	r1
    9840:	80 e8       	ldi	r24, 0x80	; 128
    9842:	8f 93       	push	r24
    9844:	83 e7       	ldi	r24, 0x73	; 115
    9846:	9c e2       	ldi	r25, 0x2C	; 44
    9848:	89 2f       	mov	r24, r25
    984a:	8f 93       	push	r24
    984c:	83 e7       	ldi	r24, 0x73	; 115
    984e:	9c e2       	ldi	r25, 0x2C	; 44
    9850:	8f 93       	push	r24
    9852:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    9856:	2d b7       	in	r18, 0x3d	; 61
    9858:	3e b7       	in	r19, 0x3e	; 62
    985a:	2e 5e       	subi	r18, 0xEE	; 238
    985c:	3f 4f       	sbci	r19, 0xFF	; 255
    985e:	cd bf       	out	0x3d, r28	; 61
    9860:	de bf       	out	0x3e, r29	; 62
    9862:	f8 01       	movw	r30, r16
    9864:	80 83       	st	Z, r24
				l_twi1_gyro_1_gyro_x_mdps / 1000.f, l_twi1_gyro_1_gyro_x,
				l_twi1_gyro_1_gyro_y_mdps / 1000.f, l_twi1_gyro_1_gyro_y);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    9866:	91 83       	std	Z+1, r25	; 0x01
    9868:	ce 01       	movw	r24, r28
    986a:	8d 58       	subi	r24, 0x8D	; 141
    986c:	9f 4f       	sbci	r25, 0xFF	; 255
    986e:	fc 01       	movw	r30, r24
    9870:	80 81       	ld	r24, Z
    9872:	91 81       	ldd	r25, Z+1	; 0x01
    9874:	81 38       	cpi	r24, 0x81	; 129
    9876:	91 05       	cpc	r25, r1
    9878:	10 f0       	brcs	.+4      	; 0x987e <task_usb+0xe5a>
    987a:	80 e8       	ldi	r24, 0x80	; 128
    987c:	90 e0       	ldi	r25, 0x00	; 0
    987e:	40 e0       	ldi	r20, 0x00	; 0
    9880:	68 2f       	mov	r22, r24
    9882:	83 e7       	ldi	r24, 0x73	; 115
    9884:	9c e2       	ldi	r25, 0x2C	; 44
    9886:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2B,
    988a:	ce 01       	movw	r24, r28
    988c:	87 5a       	subi	r24, 0xA7	; 167
    988e:	9f 4f       	sbci	r25, 0xFF	; 255
    9890:	fc 01       	movw	r30, r24
    9892:	60 81       	ld	r22, Z
    9894:	71 81       	ldd	r23, Z+1	; 0x01
    9896:	82 81       	ldd	r24, Z+2	; 0x02
    9898:	93 81       	ldd	r25, Z+3	; 0x03
    989a:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
    989e:	dc 01       	movw	r26, r24
				l_twi1_gyro_1_gyro_z_mdps / 1000.f, l_twi1_gyro_1_gyro_z);
    98a0:	cb 01       	movw	r24, r22
    98a2:	20 e0       	ldi	r18, 0x00	; 0
    98a4:	30 e0       	ldi	r19, 0x00	; 0
    98a6:	4a e7       	ldi	r20, 0x7A	; 122
    98a8:	54 e4       	ldi	r21, 0x44	; 68
    98aa:	bc 01       	movw	r22, r24
    98ac:	cd 01       	movw	r24, r26
    98ae:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    98b2:	dc 01       	movw	r26, r24
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2A,
				l_twi1_gyro_1_gyro_x_mdps / 1000.f, l_twi1_gyro_1_gyro_x,
				l_twi1_gyro_1_gyro_y_mdps / 1000.f, l_twi1_gyro_1_gyro_y);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2B,
    98b4:	cb 01       	movw	r24, r22
    98b6:	8e 01       	movw	r16, r28
    98b8:	0d 58       	subi	r16, 0x8D	; 141
    98ba:	1f 4f       	sbci	r17, 0xFF	; 255
    98bc:	9e 01       	movw	r18, r28
    98be:	21 5b       	subi	r18, 0xB1	; 177
    98c0:	3f 4f       	sbci	r19, 0xFF	; 255
    98c2:	f9 01       	movw	r30, r18
    98c4:	41 81       	ldd	r20, Z+1	; 0x01
    98c6:	4f 93       	push	r20
    98c8:	f9 01       	movw	r30, r18
    98ca:	20 81       	ld	r18, Z
    98cc:	2f 93       	push	r18
    98ce:	2b 2f       	mov	r18, r27
    98d0:	2f 93       	push	r18
    98d2:	2a 2f       	mov	r18, r26
    98d4:	2f 93       	push	r18
    98d6:	29 2f       	mov	r18, r25
    98d8:	2f 93       	push	r18
    98da:	8f 93       	push	r24
    98dc:	81 e7       	ldi	r24, 0x71	; 113
    98de:	99 e0       	ldi	r25, 0x09	; 9
    98e0:	89 2f       	mov	r24, r25
    98e2:	8f 93       	push	r24
    98e4:	81 e7       	ldi	r24, 0x71	; 113
    98e6:	99 e0       	ldi	r25, 0x09	; 9
    98e8:	8f 93       	push	r24
    98ea:	1f 92       	push	r1
    98ec:	80 e8       	ldi	r24, 0x80	; 128
    98ee:	8f 93       	push	r24
    98f0:	83 e7       	ldi	r24, 0x73	; 115
    98f2:	9c e2       	ldi	r25, 0x2C	; 44
    98f4:	89 2f       	mov	r24, r25
    98f6:	8f 93       	push	r24
    98f8:	83 e7       	ldi	r24, 0x73	; 115
    98fa:	9c e2       	ldi	r25, 0x2C	; 44
    98fc:	8f 93       	push	r24
    98fe:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    9902:	2d b7       	in	r18, 0x3d	; 61
    9904:	3e b7       	in	r19, 0x3e	; 62
    9906:	24 5f       	subi	r18, 0xF4	; 244
    9908:	3f 4f       	sbci	r19, 0xFF	; 255
    990a:	cd bf       	out	0x3d, r28	; 61
    990c:	de bf       	out	0x3e, r29	; 62
    990e:	f8 01       	movw	r30, r16
    9910:	80 83       	st	Z, r24
				l_twi1_gyro_1_gyro_z_mdps / 1000.f, l_twi1_gyro_1_gyro_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    9912:	91 83       	std	Z+1, r25	; 0x01
    9914:	ce 01       	movw	r24, r28
    9916:	8d 58       	subi	r24, 0x8D	; 141
    9918:	9f 4f       	sbci	r25, 0xFF	; 255
    991a:	fc 01       	movw	r30, r24
    991c:	80 81       	ld	r24, Z
    991e:	91 81       	ldd	r25, Z+1	; 0x01
    9920:	81 38       	cpi	r24, 0x81	; 129
    9922:	91 05       	cpc	r25, r1
    9924:	10 f0       	brcs	.+4      	; 0x992a <task_usb+0xf06>
    9926:	80 e8       	ldi	r24, 0x80	; 128
    9928:	90 e0       	ldi	r25, 0x00	; 0
    992a:	40 e0       	ldi	r20, 0x00	; 0
    992c:	68 2f       	mov	r22, r24
    992e:	83 e7       	ldi	r24, 0x73	; 115
    9930:	9c e2       	ldi	r25, 0x2C	; 44
    9932:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3A,
    9936:	ce 01       	movw	r24, r28
    9938:	85 59       	subi	r24, 0x95	; 149
    993a:	9f 4f       	sbci	r25, 0xFF	; 255
    993c:	fc 01       	movw	r30, r24
    993e:	60 81       	ld	r22, Z
    9940:	71 81       	ldd	r23, Z+1	; 0x01
    9942:	82 81       	ldd	r24, Z+2	; 0x02
    9944:	93 81       	ldd	r25, Z+3	; 0x03
    9946:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
    994a:	dc 01       	movw	r26, r24
				l_twi1_gyro_2_mag_x_nT / 1000.f, l_twi1_gyro_2_mag_x,
				l_twi1_gyro_2_mag_y_nT / 1000.f, l_twi1_gyro_2_mag_y);
    994c:	cb 01       	movw	r24, r22
    994e:	20 e0       	ldi	r18, 0x00	; 0
    9950:	30 e0       	ldi	r19, 0x00	; 0
    9952:	4a e7       	ldi	r20, 0x7A	; 122
    9954:	54 e4       	ldi	r21, 0x44	; 68
    9956:	bc 01       	movw	r22, r24
    9958:	cd 01       	movw	r24, r26
    995a:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    995e:	dc 01       	movw	r26, r24
    9960:	cb 01       	movw	r24, r22
    9962:	6c 01       	movw	r12, r24

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2B,
				l_twi1_gyro_1_gyro_z_mdps / 1000.f, l_twi1_gyro_1_gyro_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3A,
    9964:	7d 01       	movw	r14, r26
    9966:	ce 01       	movw	r24, r28
    9968:	89 59       	subi	r24, 0x99	; 153
    996a:	9f 4f       	sbci	r25, 0xFF	; 255
    996c:	fc 01       	movw	r30, r24
    996e:	60 81       	ld	r22, Z
    9970:	71 81       	ldd	r23, Z+1	; 0x01
    9972:	82 81       	ldd	r24, Z+2	; 0x02
    9974:	93 81       	ldd	r25, Z+3	; 0x03
    9976:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
    997a:	dc 01       	movw	r26, r24
				l_twi1_gyro_2_mag_x_nT / 1000.f, l_twi1_gyro_2_mag_x,
    997c:	cb 01       	movw	r24, r22
    997e:	20 e0       	ldi	r18, 0x00	; 0
    9980:	30 e0       	ldi	r19, 0x00	; 0
    9982:	4a e7       	ldi	r20, 0x7A	; 122
    9984:	54 e4       	ldi	r21, 0x44	; 68
    9986:	bc 01       	movw	r22, r24
    9988:	cd 01       	movw	r24, r26
    998a:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    998e:	dc 01       	movw	r26, r24

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P2B,
				l_twi1_gyro_1_gyro_z_mdps / 1000.f, l_twi1_gyro_1_gyro_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3A,
    9990:	cb 01       	movw	r24, r22
    9992:	8e 01       	movw	r16, r28
    9994:	0d 58       	subi	r16, 0x8D	; 141
    9996:	1f 4f       	sbci	r17, 0xFF	; 255
    9998:	9e 01       	movw	r18, r28
    999a:	2d 59       	subi	r18, 0x9D	; 157
    999c:	3f 4f       	sbci	r19, 0xFF	; 255
    999e:	f9 01       	movw	r30, r18
    99a0:	41 81       	ldd	r20, Z+1	; 0x01
    99a2:	4f 93       	push	r20
    99a4:	f9 01       	movw	r30, r18
    99a6:	20 81       	ld	r18, Z
    99a8:	2f 93       	push	r18
    99aa:	2f 2d       	mov	r18, r15
    99ac:	2f 93       	push	r18
    99ae:	2e 2d       	mov	r18, r14
    99b0:	2f 93       	push	r18
    99b2:	2d 2d       	mov	r18, r13
    99b4:	2f 93       	push	r18
    99b6:	2c 2d       	mov	r18, r12
    99b8:	2f 93       	push	r18
    99ba:	9e 01       	movw	r18, r28
    99bc:	2f 59       	subi	r18, 0x9F	; 159
    99be:	3f 4f       	sbci	r19, 0xFF	; 255
    99c0:	f9 01       	movw	r30, r18
    99c2:	41 81       	ldd	r20, Z+1	; 0x01
    99c4:	4f 93       	push	r20
    99c6:	f9 01       	movw	r30, r18
    99c8:	20 81       	ld	r18, Z
    99ca:	2f 93       	push	r18
    99cc:	2b 2f       	mov	r18, r27
    99ce:	2f 93       	push	r18
    99d0:	2a 2f       	mov	r18, r26
    99d2:	2f 93       	push	r18
    99d4:	29 2f       	mov	r18, r25
    99d6:	2f 93       	push	r18
    99d8:	8f 93       	push	r24
    99da:	89 e8       	ldi	r24, 0x89	; 137
    99dc:	99 e0       	ldi	r25, 0x09	; 9
    99de:	89 2f       	mov	r24, r25
    99e0:	8f 93       	push	r24
    99e2:	89 e8       	ldi	r24, 0x89	; 137
    99e4:	99 e0       	ldi	r25, 0x09	; 9
    99e6:	8f 93       	push	r24
    99e8:	1f 92       	push	r1
    99ea:	80 e8       	ldi	r24, 0x80	; 128
    99ec:	8f 93       	push	r24
    99ee:	83 e7       	ldi	r24, 0x73	; 115
    99f0:	9c e2       	ldi	r25, 0x2C	; 44
    99f2:	89 2f       	mov	r24, r25
    99f4:	8f 93       	push	r24
    99f6:	83 e7       	ldi	r24, 0x73	; 115
    99f8:	9c e2       	ldi	r25, 0x2C	; 44
    99fa:	8f 93       	push	r24
    99fc:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    9a00:	2d b7       	in	r18, 0x3d	; 61
    9a02:	3e b7       	in	r19, 0x3e	; 62
    9a04:	2e 5e       	subi	r18, 0xEE	; 238
    9a06:	3f 4f       	sbci	r19, 0xFF	; 255
    9a08:	cd bf       	out	0x3d, r28	; 61
    9a0a:	de bf       	out	0x3e, r29	; 62
    9a0c:	f8 01       	movw	r30, r16
    9a0e:	80 83       	st	Z, r24
				l_twi1_gyro_2_mag_x_nT / 1000.f, l_twi1_gyro_2_mag_x,
				l_twi1_gyro_2_mag_y_nT / 1000.f, l_twi1_gyro_2_mag_y);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    9a10:	91 83       	std	Z+1, r25	; 0x01
    9a12:	ce 01       	movw	r24, r28
    9a14:	8d 58       	subi	r24, 0x8D	; 141
    9a16:	9f 4f       	sbci	r25, 0xFF	; 255
    9a18:	fc 01       	movw	r30, r24
    9a1a:	80 81       	ld	r24, Z
    9a1c:	91 81       	ldd	r25, Z+1	; 0x01
    9a1e:	81 38       	cpi	r24, 0x81	; 129
    9a20:	91 05       	cpc	r25, r1
    9a22:	10 f0       	brcs	.+4      	; 0x9a28 <task_usb+0x1004>
    9a24:	80 e8       	ldi	r24, 0x80	; 128
    9a26:	90 e0       	ldi	r25, 0x00	; 0
    9a28:	40 e0       	ldi	r20, 0x00	; 0
    9a2a:	68 2f       	mov	r22, r24
    9a2c:	83 e7       	ldi	r24, 0x73	; 115
    9a2e:	9c e2       	ldi	r25, 0x2C	; 44
    9a30:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3B,
    9a34:	ce 01       	movw	r24, r28
    9a36:	81 59       	subi	r24, 0x91	; 145
    9a38:	9f 4f       	sbci	r25, 0xFF	; 255
    9a3a:	fc 01       	movw	r30, r24
    9a3c:	60 81       	ld	r22, Z
    9a3e:	71 81       	ldd	r23, Z+1	; 0x01
    9a40:	82 81       	ldd	r24, Z+2	; 0x02
    9a42:	93 81       	ldd	r25, Z+3	; 0x03
    9a44:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
    9a48:	dc 01       	movw	r26, r24
				l_twi1_gyro_2_mag_z_nT / 1000.f, l_twi1_gyro_2_mag_z);
    9a4a:	cb 01       	movw	r24, r22
    9a4c:	20 e0       	ldi	r18, 0x00	; 0
    9a4e:	30 e0       	ldi	r19, 0x00	; 0
    9a50:	4a e7       	ldi	r20, 0x7A	; 122
    9a52:	54 e4       	ldi	r21, 0x44	; 68
    9a54:	bc 01       	movw	r22, r24
    9a56:	cd 01       	movw	r24, r26
    9a58:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    9a5c:	dc 01       	movw	r26, r24
				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3A,
				l_twi1_gyro_2_mag_x_nT / 1000.f, l_twi1_gyro_2_mag_x,
				l_twi1_gyro_2_mag_y_nT / 1000.f, l_twi1_gyro_2_mag_y);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3B,
    9a5e:	cb 01       	movw	r24, r22
    9a60:	8e 01       	movw	r16, r28
    9a62:	0d 58       	subi	r16, 0x8D	; 141
    9a64:	1f 4f       	sbci	r17, 0xFF	; 255
    9a66:	9e 01       	movw	r18, r28
    9a68:	2b 59       	subi	r18, 0x9B	; 155
    9a6a:	3f 4f       	sbci	r19, 0xFF	; 255
    9a6c:	f9 01       	movw	r30, r18
    9a6e:	41 81       	ldd	r20, Z+1	; 0x01
    9a70:	4f 93       	push	r20
    9a72:	f9 01       	movw	r30, r18
    9a74:	20 81       	ld	r18, Z
    9a76:	2f 93       	push	r18
    9a78:	2b 2f       	mov	r18, r27
    9a7a:	2f 93       	push	r18
    9a7c:	2a 2f       	mov	r18, r26
    9a7e:	2f 93       	push	r18
    9a80:	29 2f       	mov	r18, r25
    9a82:	2f 93       	push	r18
    9a84:	8f 93       	push	r24
    9a86:	86 eb       	ldi	r24, 0xB6	; 182
    9a88:	99 e0       	ldi	r25, 0x09	; 9
    9a8a:	89 2f       	mov	r24, r25
    9a8c:	8f 93       	push	r24
    9a8e:	86 eb       	ldi	r24, 0xB6	; 182
    9a90:	99 e0       	ldi	r25, 0x09	; 9
    9a92:	8f 93       	push	r24
    9a94:	1f 92       	push	r1
    9a96:	80 e8       	ldi	r24, 0x80	; 128
    9a98:	8f 93       	push	r24
    9a9a:	83 e7       	ldi	r24, 0x73	; 115
    9a9c:	9c e2       	ldi	r25, 0x2C	; 44
    9a9e:	89 2f       	mov	r24, r25
    9aa0:	8f 93       	push	r24
    9aa2:	83 e7       	ldi	r24, 0x73	; 115
    9aa4:	9c e2       	ldi	r25, 0x2C	; 44
    9aa6:	8f 93       	push	r24
    9aa8:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    9aac:	2d b7       	in	r18, 0x3d	; 61
    9aae:	3e b7       	in	r19, 0x3e	; 62
    9ab0:	24 5f       	subi	r18, 0xF4	; 244
    9ab2:	3f 4f       	sbci	r19, 0xFF	; 255
    9ab4:	cd bf       	out	0x3d, r28	; 61
    9ab6:	de bf       	out	0x3e, r29	; 62
    9ab8:	f8 01       	movw	r30, r16
    9aba:	80 83       	st	Z, r24
				l_twi1_gyro_2_mag_z_nT / 1000.f, l_twi1_gyro_2_mag_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    9abc:	91 83       	std	Z+1, r25	; 0x01
    9abe:	ce 01       	movw	r24, r28
    9ac0:	8d 58       	subi	r24, 0x8D	; 141
    9ac2:	9f 4f       	sbci	r25, 0xFF	; 255
    9ac4:	fc 01       	movw	r30, r24
    9ac6:	80 81       	ld	r24, Z
    9ac8:	91 81       	ldd	r25, Z+1	; 0x01
    9aca:	81 38       	cpi	r24, 0x81	; 129
    9acc:	91 05       	cpc	r25, r1
    9ace:	10 f0       	brcs	.+4      	; 0x9ad4 <task_usb+0x10b0>
    9ad0:	80 e8       	ldi	r24, 0x80	; 128
    9ad2:	90 e0       	ldi	r25, 0x00	; 0
    9ad4:	40 e0       	ldi	r20, 0x00	; 0
    9ad6:	68 2f       	mov	r22, r24
    9ad8:	83 e7       	ldi	r24, 0x73	; 115
    9ada:	9c e2       	ldi	r25, 0x2C	; 44
    9adc:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P4,
    9ae0:	ce 01       	movw	r24, r28
    9ae2:	81 5a       	subi	r24, 0xA1	; 161
    9ae4:	9f 4f       	sbci	r25, 0xFF	; 255
    9ae6:	fc 01       	movw	r30, r24
    9ae8:	80 81       	ld	r24, Z
    9aea:	91 81       	ldd	r25, Z+1	; 0x01
    9aec:	09 2e       	mov	r0, r25
    9aee:	00 0c       	add	r0, r0
    9af0:	aa 0b       	sbc	r26, r26
    9af2:	bb 0b       	sbc	r27, r27
    9af4:	bc 01       	movw	r22, r24
    9af6:	cd 01       	movw	r24, r26
    9af8:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
    9afc:	dc 01       	movw	r26, r24
				l_twi1_gyro_1_temp_deg_100 / 100.f, l_twi1_gyro_1_temp);
    9afe:	cb 01       	movw	r24, r22
    9b00:	20 e0       	ldi	r18, 0x00	; 0
    9b02:	30 e0       	ldi	r19, 0x00	; 0
    9b04:	48 ec       	ldi	r20, 0xC8	; 200
    9b06:	52 e4       	ldi	r21, 0x42	; 66
    9b08:	bc 01       	movw	r22, r24
    9b0a:	cd 01       	movw	r24, r26
    9b0c:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    9b10:	dc 01       	movw	r26, r24

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P3B,
				l_twi1_gyro_2_mag_z_nT / 1000.f, l_twi1_gyro_2_mag_z);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);

				len = snprintf_P(g_prepare_buf, sizeof(g_prepare_buf), PM_INFO_PART_L2P4,
    9b12:	cb 01       	movw	r24, r22
    9b14:	8e 01       	movw	r16, r28
    9b16:	0d 58       	subi	r16, 0x8D	; 141
    9b18:	1f 4f       	sbci	r17, 0xFF	; 255
    9b1a:	9e 01       	movw	r18, r28
    9b1c:	23 5a       	subi	r18, 0xA3	; 163
    9b1e:	3f 4f       	sbci	r19, 0xFF	; 255
    9b20:	f9 01       	movw	r30, r18
    9b22:	41 81       	ldd	r20, Z+1	; 0x01
    9b24:	4f 93       	push	r20
    9b26:	f9 01       	movw	r30, r18
    9b28:	20 81       	ld	r18, Z
    9b2a:	2f 93       	push	r18
    9b2c:	2b 2f       	mov	r18, r27
    9b2e:	2f 93       	push	r18
    9b30:	2a 2f       	mov	r18, r26
    9b32:	2f 93       	push	r18
    9b34:	29 2f       	mov	r18, r25
    9b36:	2f 93       	push	r18
    9b38:	8f 93       	push	r24
    9b3a:	8e ec       	ldi	r24, 0xCE	; 206
    9b3c:	99 e0       	ldi	r25, 0x09	; 9
    9b3e:	89 2f       	mov	r24, r25
    9b40:	8f 93       	push	r24
    9b42:	8e ec       	ldi	r24, 0xCE	; 206
    9b44:	99 e0       	ldi	r25, 0x09	; 9
    9b46:	8f 93       	push	r24
    9b48:	1f 92       	push	r1
    9b4a:	80 e8       	ldi	r24, 0x80	; 128
    9b4c:	8f 93       	push	r24
    9b4e:	83 e7       	ldi	r24, 0x73	; 115
    9b50:	9c e2       	ldi	r25, 0x2C	; 44
    9b52:	89 2f       	mov	r24, r25
    9b54:	8f 93       	push	r24
    9b56:	83 e7       	ldi	r24, 0x73	; 115
    9b58:	9c e2       	ldi	r25, 0x2C	; 44
    9b5a:	8f 93       	push	r24
    9b5c:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    9b60:	2d b7       	in	r18, 0x3d	; 61
    9b62:	3e b7       	in	r19, 0x3e	; 62
    9b64:	24 5f       	subi	r18, 0xF4	; 244
    9b66:	3f 4f       	sbci	r19, 0xFF	; 255
    9b68:	cd bf       	out	0x3d, r28	; 61
    9b6a:	de bf       	out	0x3e, r29	; 62
    9b6c:	f8 01       	movw	r30, r16
    9b6e:	80 83       	st	Z, r24
				l_twi1_gyro_1_temp_deg_100 / 100.f, l_twi1_gyro_1_temp);
				udi_write_tx_buf(g_prepare_buf, min(len, sizeof(g_prepare_buf)), false);
    9b70:	91 83       	std	Z+1, r25	; 0x01
    9b72:	ce 01       	movw	r24, r28
    9b74:	8d 58       	subi	r24, 0x8D	; 141
    9b76:	9f 4f       	sbci	r25, 0xFF	; 255
    9b78:	fc 01       	movw	r30, r24
    9b7a:	80 81       	ld	r24, Z
    9b7c:	91 81       	ldd	r25, Z+1	; 0x01
    9b7e:	81 38       	cpi	r24, 0x81	; 129
    9b80:	91 05       	cpc	r25, r1
    9b82:	10 f0       	brcs	.+4      	; 0x9b88 <task_usb+0x1164>
    9b84:	80 e8       	ldi	r24, 0x80	; 128
    9b86:	90 e0       	ldi	r25, 0x00	; 0
    9b88:	40 e0       	ldi	r20, 0x00	; 0
    9b8a:	68 2f       	mov	r22, r24
    9b8c:	83 e7       	ldi	r24, 0x73	; 115
    9b8e:	9c e2       	ldi	r25, 0x2C	; 44
    9b90:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>

				/* Store last time of status line */
				s_usb_last = now;
    9b94:	89 81       	ldd	r24, Y+1	; 0x01
    9b96:	9a 81       	ldd	r25, Y+2	; 0x02
    9b98:	ab 81       	ldd	r26, Y+3	; 0x03
    9b9a:	bc 81       	ldd	r27, Y+4	; 0x04
    9b9c:	80 93 0b 23 	sts	0x230B, r24	; 0x80230b <s_usb_last.8082>
    9ba0:	90 93 0c 23 	sts	0x230C, r25	; 0x80230c <s_usb_last.8082+0x1>
    9ba4:	a0 93 0d 23 	sts	0x230D, r26	; 0x80230d <s_usb_last.8082+0x2>
    9ba8:	b0 93 0e 23 	sts	0x230E, r27	; 0x80230e <s_usb_last.8082+0x3>
			}
		}
	}
}
    9bac:	00 00       	nop
    9bae:	c8 58       	subi	r28, 0x88	; 136
    9bb0:	df 4f       	sbci	r29, 0xFF	; 255
    9bb2:	cd bf       	out	0x3d, r28	; 61
    9bb4:	de bf       	out	0x3e, r29	; 62
    9bb6:	df 91       	pop	r29
    9bb8:	cf 91       	pop	r28
    9bba:	1f 91       	pop	r17
    9bbc:	0f 91       	pop	r16
    9bbe:	ff 90       	pop	r15
    9bc0:	ef 90       	pop	r14
    9bc2:	df 90       	pop	r13
    9bc4:	cf 90       	pop	r12
    9bc6:	bf 90       	pop	r11
    9bc8:	af 90       	pop	r10
    9bca:	9f 90       	pop	r9
    9bcc:	8f 90       	pop	r8
    9bce:	7f 90       	pop	r7
    9bd0:	6f 90       	pop	r6
    9bd2:	5f 90       	pop	r5
    9bd4:	4f 90       	pop	r4
    9bd6:	3f 90       	pop	r3
    9bd8:	2f 90       	pop	r2
    9bda:	08 95       	ret

00009bdc <nvm_init>:
	default:
		return ERR_INVALID_ARG;
	}

	return STATUS_OK;
}
    9bdc:	cf 93       	push	r28
    9bde:	df 93       	push	r29
    9be0:	1f 92       	push	r1
    9be2:	cd b7       	in	r28, 0x3d	; 61
    9be4:	de b7       	in	r29, 0x3e	; 62
    9be6:	89 83       	std	Y+1, r24	; 0x01
    9be8:	89 81       	ldd	r24, Y+1	; 0x01
    9bea:	88 2f       	mov	r24, r24
    9bec:	90 e0       	ldi	r25, 0x00	; 0
    9bee:	03 97       	sbiw	r24, 0x03	; 3
    9bf0:	10 f0       	brcs	.+4      	; 0x9bf6 <nvm_init+0x1a>
    9bf2:	88 ef       	ldi	r24, 0xF8	; 248
    9bf4:	02 c0       	rjmp	.+4      	; 0x9bfa <nvm_init+0x1e>
    9bf6:	00 00       	nop
    9bf8:	80 e0       	ldi	r24, 0x00	; 0
    9bfa:	0f 90       	pop	r0
    9bfc:	df 91       	pop	r29
    9bfe:	cf 91       	pop	r28
    9c00:	08 95       	ret

00009c02 <nvm_read>:

status_code_t nvm_read(mem_type_t mem, uint32_t address, void *buffer,
		uint32_t len)
{
    9c02:	ef 92       	push	r14
    9c04:	ff 92       	push	r15
    9c06:	0f 93       	push	r16
    9c08:	1f 93       	push	r17
    9c0a:	cf 93       	push	r28
    9c0c:	df 93       	push	r29
    9c0e:	cd b7       	in	r28, 0x3d	; 61
    9c10:	de b7       	in	r29, 0x3e	; 62
    9c12:	2b 97       	sbiw	r28, 0x0b	; 11
    9c14:	cd bf       	out	0x3d, r28	; 61
    9c16:	de bf       	out	0x3e, r29	; 62
    9c18:	89 83       	std	Y+1, r24	; 0x01
    9c1a:	4a 83       	std	Y+2, r20	; 0x02
    9c1c:	5b 83       	std	Y+3, r21	; 0x03
    9c1e:	6c 83       	std	Y+4, r22	; 0x04
    9c20:	7d 83       	std	Y+5, r23	; 0x05
    9c22:	2e 83       	std	Y+6, r18	; 0x06
    9c24:	3f 83       	std	Y+7, r19	; 0x07
    9c26:	e8 86       	std	Y+8, r14	; 0x08
    9c28:	f9 86       	std	Y+9, r15	; 0x09
    9c2a:	0a 87       	std	Y+10, r16	; 0x0a
    9c2c:	1b 87       	std	Y+11, r17	; 0x0b
	switch (mem) {
    9c2e:	89 81       	ldd	r24, Y+1	; 0x01
    9c30:	88 2f       	mov	r24, r24
    9c32:	90 e0       	ldi	r25, 0x00	; 0
    9c34:	81 30       	cpi	r24, 0x01	; 1
    9c36:	91 05       	cpc	r25, r1
    9c38:	91 f0       	breq	.+36     	; 0x9c5e <nvm_read+0x5c>
    9c3a:	82 30       	cpi	r24, 0x02	; 2
    9c3c:	91 05       	cpc	r25, r1
    9c3e:	e1 f0       	breq	.+56     	; 0x9c78 <nvm_read+0x76>
    9c40:	89 2b       	or	r24, r25
    9c42:	21 f5       	brne	.+72     	; 0x9c8c <nvm_read+0x8a>
	case INT_FLASH:
		nvm_flash_read_buffer((flash_addr_t)address, buffer,
    9c44:	28 85       	ldd	r18, Y+8	; 0x08
    9c46:	39 85       	ldd	r19, Y+9	; 0x09
    9c48:	4e 81       	ldd	r20, Y+6	; 0x06
    9c4a:	5f 81       	ldd	r21, Y+7	; 0x07
    9c4c:	8a 81       	ldd	r24, Y+2	; 0x02
    9c4e:	9b 81       	ldd	r25, Y+3	; 0x03
    9c50:	ac 81       	ldd	r26, Y+4	; 0x04
    9c52:	bd 81       	ldd	r27, Y+5	; 0x05
    9c54:	bc 01       	movw	r22, r24
    9c56:	cd 01       	movw	r24, r26
    9c58:	0f 94 30 24 	call	0x24860	; 0x24860 <nvm_flash_read_buffer>
				(uint16_t)len);
		break;
    9c5c:	19 c0       	rjmp	.+50     	; 0x9c90 <nvm_read+0x8e>

	case INT_USERPAGE:
		nvm_user_sig_read_buffer((flash_addr_t)address, buffer,
    9c5e:	28 85       	ldd	r18, Y+8	; 0x08
    9c60:	39 85       	ldd	r19, Y+9	; 0x09
    9c62:	4e 81       	ldd	r20, Y+6	; 0x06
    9c64:	5f 81       	ldd	r21, Y+7	; 0x07
    9c66:	8a 81       	ldd	r24, Y+2	; 0x02
    9c68:	9b 81       	ldd	r25, Y+3	; 0x03
    9c6a:	ac 81       	ldd	r26, Y+4	; 0x04
    9c6c:	bd 81       	ldd	r27, Y+5	; 0x05
    9c6e:	bc 01       	movw	r22, r24
    9c70:	cd 01       	movw	r24, r26
    9c72:	0f 94 75 24 	call	0x248ea	; 0x248ea <nvm_user_sig_read_buffer>
				(uint16_t)len);
		break;
    9c76:	0c c0       	rjmp	.+24     	; 0x9c90 <nvm_read+0x8e>

	case INT_EEPROM:
		nvm_eeprom_read_buffer((eeprom_addr_t)address, buffer,
    9c78:	48 85       	ldd	r20, Y+8	; 0x08
    9c7a:	59 85       	ldd	r21, Y+9	; 0x09
    9c7c:	8a 81       	ldd	r24, Y+2	; 0x02
    9c7e:	9b 81       	ldd	r25, Y+3	; 0x03
    9c80:	2e 81       	ldd	r18, Y+6	; 0x06
    9c82:	3f 81       	ldd	r19, Y+7	; 0x07
    9c84:	b9 01       	movw	r22, r18
    9c86:	0f 94 ff 22 	call	0x245fe	; 0x245fe <nvm_eeprom_read_buffer>
				(uint16_t)len);
		break;
    9c8a:	02 c0       	rjmp	.+4      	; 0x9c90 <nvm_read+0x8e>
	}
	break;
#endif

	default:
		return ERR_INVALID_ARG;
    9c8c:	88 ef       	ldi	r24, 0xF8	; 248
    9c8e:	01 c0       	rjmp	.+2      	; 0x9c92 <nvm_read+0x90>
	}

	return STATUS_OK;
    9c90:	80 e0       	ldi	r24, 0x00	; 0
}
    9c92:	2b 96       	adiw	r28, 0x0b	; 11
    9c94:	cd bf       	out	0x3d, r28	; 61
    9c96:	de bf       	out	0x3e, r29	; 62
    9c98:	df 91       	pop	r29
    9c9a:	cf 91       	pop	r28
    9c9c:	1f 91       	pop	r17
    9c9e:	0f 91       	pop	r16
    9ca0:	ff 90       	pop	r15
    9ca2:	ef 90       	pop	r14
    9ca4:	08 95       	ret

00009ca6 <nvm_write>:

status_code_t nvm_write(mem_type_t mem, uint32_t address, void *buffer,
		uint32_t len)
{
    9ca6:	ef 92       	push	r14
    9ca8:	ff 92       	push	r15
    9caa:	0f 93       	push	r16
    9cac:	1f 93       	push	r17
    9cae:	cf 93       	push	r28
    9cb0:	df 93       	push	r29
    9cb2:	cd b7       	in	r28, 0x3d	; 61
    9cb4:	de b7       	in	r29, 0x3e	; 62
    9cb6:	2b 97       	sbiw	r28, 0x0b	; 11
    9cb8:	cd bf       	out	0x3d, r28	; 61
    9cba:	de bf       	out	0x3e, r29	; 62
    9cbc:	89 83       	std	Y+1, r24	; 0x01
    9cbe:	4a 83       	std	Y+2, r20	; 0x02
    9cc0:	5b 83       	std	Y+3, r21	; 0x03
    9cc2:	6c 83       	std	Y+4, r22	; 0x04
    9cc4:	7d 83       	std	Y+5, r23	; 0x05
    9cc6:	2e 83       	std	Y+6, r18	; 0x06
    9cc8:	3f 83       	std	Y+7, r19	; 0x07
    9cca:	e8 86       	std	Y+8, r14	; 0x08
    9ccc:	f9 86       	std	Y+9, r15	; 0x09
    9cce:	0a 87       	std	Y+10, r16	; 0x0a
    9cd0:	1b 87       	std	Y+11, r17	; 0x0b
	switch (mem) {
    9cd2:	89 81       	ldd	r24, Y+1	; 0x01
    9cd4:	88 2f       	mov	r24, r24
    9cd6:	90 e0       	ldi	r25, 0x00	; 0
    9cd8:	81 30       	cpi	r24, 0x01	; 1
    9cda:	91 05       	cpc	r25, r1
    9cdc:	99 f0       	breq	.+38     	; 0x9d04 <nvm_write+0x5e>
    9cde:	82 30       	cpi	r24, 0x02	; 2
    9ce0:	91 05       	cpc	r25, r1
    9ce2:	f1 f0       	breq	.+60     	; 0x9d20 <nvm_write+0x7a>
    9ce4:	89 2b       	or	r24, r25
    9ce6:	31 f5       	brne	.+76     	; 0x9d34 <nvm_write+0x8e>
	case INT_FLASH:
		nvm_flash_erase_and_write_buffer((flash_addr_t)address,
    9ce8:	28 85       	ldd	r18, Y+8	; 0x08
    9cea:	39 85       	ldd	r19, Y+9	; 0x09
    9cec:	4e 81       	ldd	r20, Y+6	; 0x06
    9cee:	5f 81       	ldd	r21, Y+7	; 0x07
    9cf0:	8a 81       	ldd	r24, Y+2	; 0x02
    9cf2:	9b 81       	ldd	r25, Y+3	; 0x03
    9cf4:	ac 81       	ldd	r26, Y+4	; 0x04
    9cf6:	bd 81       	ldd	r27, Y+5	; 0x05
    9cf8:	01 e0       	ldi	r16, 0x01	; 1
    9cfa:	bc 01       	movw	r22, r24
    9cfc:	cd 01       	movw	r24, r26
    9cfe:	0f 94 5a 25 	call	0x24ab4	; 0x24ab4 <nvm_flash_erase_and_write_buffer>
				(const void *)buffer, len, true);
		break;
    9d02:	1a c0       	rjmp	.+52     	; 0x9d38 <nvm_write+0x92>

	case INT_USERPAGE:
		nvm_user_sig_write_buffer((flash_addr_t)address,
    9d04:	28 85       	ldd	r18, Y+8	; 0x08
    9d06:	39 85       	ldd	r19, Y+9	; 0x09
    9d08:	4e 81       	ldd	r20, Y+6	; 0x06
    9d0a:	5f 81       	ldd	r21, Y+7	; 0x07
    9d0c:	8a 81       	ldd	r24, Y+2	; 0x02
    9d0e:	9b 81       	ldd	r25, Y+3	; 0x03
    9d10:	ac 81       	ldd	r26, Y+4	; 0x04
    9d12:	bd 81       	ldd	r27, Y+5	; 0x05
    9d14:	01 e0       	ldi	r16, 0x01	; 1
    9d16:	bc 01       	movw	r22, r24
    9d18:	cd 01       	movw	r24, r26
    9d1a:	0f 94 ac 24 	call	0x24958	; 0x24958 <nvm_user_sig_write_buffer>
				(const void *)buffer, len, true);
		break;
    9d1e:	0c c0       	rjmp	.+24     	; 0x9d38 <nvm_write+0x92>

	case INT_EEPROM:
		nvm_eeprom_erase_and_write_buffer((eeprom_addr_t)address,
    9d20:	48 85       	ldd	r20, Y+8	; 0x08
    9d22:	59 85       	ldd	r21, Y+9	; 0x09
    9d24:	8a 81       	ldd	r24, Y+2	; 0x02
    9d26:	9b 81       	ldd	r25, Y+3	; 0x03
    9d28:	2e 81       	ldd	r18, Y+6	; 0x06
    9d2a:	3f 81       	ldd	r19, Y+7	; 0x07
    9d2c:	b9 01       	movw	r22, r18
    9d2e:	0f 94 56 23 	call	0x246ac	; 0x246ac <nvm_eeprom_erase_and_write_buffer>
				(const void *)buffer, len);
		break;
    9d32:	02 c0       	rjmp	.+4      	; 0x9d38 <nvm_write+0x92>
	}
	break;
#endif

	default:
		return ERR_INVALID_ARG;
    9d34:	88 ef       	ldi	r24, 0xF8	; 248
    9d36:	01 c0       	rjmp	.+2      	; 0x9d3a <nvm_write+0x94>
	}

	return STATUS_OK;
    9d38:	80 e0       	ldi	r24, 0x00	; 0
}
    9d3a:	2b 96       	adiw	r28, 0x0b	; 11
    9d3c:	cd bf       	out	0x3d, r28	; 61
    9d3e:	de bf       	out	0x3e, r29	; 62
    9d40:	df 91       	pop	r29
    9d42:	cf 91       	pop	r28
    9d44:	1f 91       	pop	r17
    9d46:	0f 91       	pop	r16
    9d48:	ff 90       	pop	r15
    9d4a:	ef 90       	pop	r14
    9d4c:	08 95       	ret

00009d4e <calendar_leapyear>:
				(SECS_PER_MINUTE * min)), date_out);
	} else {
		calendar_timestamp_to_date((timestamp + (SECS_PER_HOUR * hour) -
				(SECS_PER_MINUTE * min)), date_out);
	}
}
    9d4e:	cf 93       	push	r28
    9d50:	df 93       	push	r29
    9d52:	1f 92       	push	r1
    9d54:	1f 92       	push	r1
    9d56:	cd b7       	in	r28, 0x3d	; 61
    9d58:	de b7       	in	r29, 0x3e	; 62
    9d5a:	89 83       	std	Y+1, r24	; 0x01
    9d5c:	9a 83       	std	Y+2, r25	; 0x02
    9d5e:	89 81       	ldd	r24, Y+1	; 0x01
    9d60:	9a 81       	ldd	r25, Y+2	; 0x02
    9d62:	83 70       	andi	r24, 0x03	; 3
    9d64:	99 27       	eor	r25, r25
    9d66:	89 2b       	or	r24, r25
    9d68:	c9 f5       	brne	.+114    	; 0x9ddc <calendar_leapyear+0x8e>
    9d6a:	49 81       	ldd	r20, Y+1	; 0x01
    9d6c:	5a 81       	ldd	r21, Y+2	; 0x02
    9d6e:	ca 01       	movw	r24, r20
    9d70:	96 95       	lsr	r25
    9d72:	87 95       	ror	r24
    9d74:	96 95       	lsr	r25
    9d76:	87 95       	ror	r24
    9d78:	9c 01       	movw	r18, r24
    9d7a:	ab e7       	ldi	r26, 0x7B	; 123
    9d7c:	b4 e1       	ldi	r27, 0x14	; 20
    9d7e:	0f 94 f7 2e 	call	0x25dee	; 0x25dee <__umulhisi3>
    9d82:	96 95       	lsr	r25
    9d84:	87 95       	ror	r24
    9d86:	64 e6       	ldi	r22, 0x64	; 100
    9d88:	68 9f       	mul	r22, r24
    9d8a:	90 01       	movw	r18, r0
    9d8c:	69 9f       	mul	r22, r25
    9d8e:	30 0d       	add	r19, r0
    9d90:	11 24       	eor	r1, r1
    9d92:	ca 01       	movw	r24, r20
    9d94:	82 1b       	sub	r24, r18
    9d96:	93 0b       	sbc	r25, r19
    9d98:	89 2b       	or	r24, r25
    9d9a:	f1 f4       	brne	.+60     	; 0x9dd8 <calendar_leapyear+0x8a>
    9d9c:	49 81       	ldd	r20, Y+1	; 0x01
    9d9e:	5a 81       	ldd	r21, Y+2	; 0x02
    9da0:	ca 01       	movw	r24, r20
    9da2:	92 95       	swap	r25
    9da4:	82 95       	swap	r24
    9da6:	8f 70       	andi	r24, 0x0F	; 15
    9da8:	89 27       	eor	r24, r25
    9daa:	9f 70       	andi	r25, 0x0F	; 15
    9dac:	89 27       	eor	r24, r25
    9dae:	9c 01       	movw	r18, r24
    9db0:	ae e3       	ldi	r26, 0x3E	; 62
    9db2:	ba e0       	ldi	r27, 0x0A	; 10
    9db4:	0f 94 f7 2e 	call	0x25dee	; 0x25dee <__umulhisi3>
    9db8:	bc 01       	movw	r22, r24
    9dba:	20 e9       	ldi	r18, 0x90	; 144
    9dbc:	31 e0       	ldi	r19, 0x01	; 1
    9dbe:	62 9f       	mul	r22, r18
    9dc0:	c0 01       	movw	r24, r0
    9dc2:	63 9f       	mul	r22, r19
    9dc4:	90 0d       	add	r25, r0
    9dc6:	72 9f       	mul	r23, r18
    9dc8:	90 0d       	add	r25, r0
    9dca:	11 24       	eor	r1, r1
    9dcc:	9a 01       	movw	r18, r20
    9dce:	28 1b       	sub	r18, r24
    9dd0:	39 0b       	sbc	r19, r25
    9dd2:	c9 01       	movw	r24, r18
    9dd4:	89 2b       	or	r24, r25
    9dd6:	11 f4       	brne	.+4      	; 0x9ddc <calendar_leapyear+0x8e>
    9dd8:	81 e0       	ldi	r24, 0x01	; 1
    9dda:	01 c0       	rjmp	.+2      	; 0x9dde <calendar_leapyear+0x90>
    9ddc:	80 e0       	ldi	r24, 0x00	; 0
    9dde:	0f 90       	pop	r0
    9de0:	0f 90       	pop	r0
    9de2:	df 91       	pop	r29
    9de4:	cf 91       	pop	r28
    9de6:	08 95       	ret

00009de8 <calendar_yearsize>:
    9de8:	cf 93       	push	r28
    9dea:	df 93       	push	r29
    9dec:	1f 92       	push	r1
    9dee:	1f 92       	push	r1
    9df0:	cd b7       	in	r28, 0x3d	; 61
    9df2:	de b7       	in	r29, 0x3e	; 62
    9df4:	89 83       	std	Y+1, r24	; 0x01
    9df6:	9a 83       	std	Y+2, r25	; 0x02
    9df8:	89 81       	ldd	r24, Y+1	; 0x01
    9dfa:	9a 81       	ldd	r25, Y+2	; 0x02
    9dfc:	a8 df       	rcall	.-176    	; 0x9d4e <calendar_leapyear>
    9dfe:	88 23       	and	r24, r24
    9e00:	19 f0       	breq	.+6      	; 0x9e08 <calendar_yearsize+0x20>
    9e02:	8e e6       	ldi	r24, 0x6E	; 110
    9e04:	91 e0       	ldi	r25, 0x01	; 1
    9e06:	02 c0       	rjmp	.+4      	; 0x9e0c <calendar_yearsize+0x24>
    9e08:	8d e6       	ldi	r24, 0x6D	; 109
    9e0a:	91 e0       	ldi	r25, 0x01	; 1
    9e0c:	0f 90       	pop	r0
    9e0e:	0f 90       	pop	r0
    9e10:	df 91       	pop	r29
    9e12:	cf 91       	pop	r28
    9e14:	08 95       	ret

00009e16 <calendar_is_date_valid>:
    9e16:	1f 93       	push	r17
    9e18:	cf 93       	push	r28
    9e1a:	df 93       	push	r29
    9e1c:	1f 92       	push	r1
    9e1e:	1f 92       	push	r1
    9e20:	cd b7       	in	r28, 0x3d	; 61
    9e22:	de b7       	in	r29, 0x3e	; 62
    9e24:	89 83       	std	Y+1, r24	; 0x01
    9e26:	9a 83       	std	Y+2, r25	; 0x02
    9e28:	89 81       	ldd	r24, Y+1	; 0x01
    9e2a:	9a 81       	ldd	r25, Y+2	; 0x02
    9e2c:	fc 01       	movw	r30, r24
    9e2e:	80 81       	ld	r24, Z
    9e30:	8c 33       	cpi	r24, 0x3C	; 60
    9e32:	60 f4       	brcc	.+24     	; 0x9e4c <calendar_is_date_valid+0x36>
    9e34:	89 81       	ldd	r24, Y+1	; 0x01
    9e36:	9a 81       	ldd	r25, Y+2	; 0x02
    9e38:	fc 01       	movw	r30, r24
    9e3a:	81 81       	ldd	r24, Z+1	; 0x01
    9e3c:	8c 33       	cpi	r24, 0x3C	; 60
    9e3e:	30 f4       	brcc	.+12     	; 0x9e4c <calendar_is_date_valid+0x36>
    9e40:	89 81       	ldd	r24, Y+1	; 0x01
    9e42:	9a 81       	ldd	r25, Y+2	; 0x02
    9e44:	fc 01       	movw	r30, r24
    9e46:	82 81       	ldd	r24, Z+2	; 0x02
    9e48:	88 31       	cpi	r24, 0x18	; 24
    9e4a:	10 f0       	brcs	.+4      	; 0x9e50 <calendar_is_date_valid+0x3a>
    9e4c:	80 e0       	ldi	r24, 0x00	; 0
    9e4e:	46 c0       	rjmp	.+140    	; 0x9edc <calendar_is_date_valid+0xc6>
    9e50:	89 81       	ldd	r24, Y+1	; 0x01
    9e52:	9a 81       	ldd	r25, Y+2	; 0x02
    9e54:	fc 01       	movw	r30, r24
    9e56:	84 81       	ldd	r24, Z+4	; 0x04
    9e58:	8c 30       	cpi	r24, 0x0C	; 12
    9e5a:	30 f4       	brcc	.+12     	; 0x9e68 <calendar_is_date_valid+0x52>
    9e5c:	89 81       	ldd	r24, Y+1	; 0x01
    9e5e:	9a 81       	ldd	r25, Y+2	; 0x02
    9e60:	fc 01       	movw	r30, r24
    9e62:	83 81       	ldd	r24, Z+3	; 0x03
    9e64:	8f 31       	cpi	r24, 0x1F	; 31
    9e66:	10 f0       	brcs	.+4      	; 0x9e6c <calendar_is_date_valid+0x56>
    9e68:	80 e0       	ldi	r24, 0x00	; 0
    9e6a:	38 c0       	rjmp	.+112    	; 0x9edc <calendar_is_date_valid+0xc6>
    9e6c:	89 81       	ldd	r24, Y+1	; 0x01
    9e6e:	9a 81       	ldd	r25, Y+2	; 0x02
    9e70:	fc 01       	movw	r30, r24
    9e72:	13 81       	ldd	r17, Z+3	; 0x03
    9e74:	89 81       	ldd	r24, Y+1	; 0x01
    9e76:	9a 81       	ldd	r25, Y+2	; 0x02
    9e78:	fc 01       	movw	r30, r24
    9e7a:	85 81       	ldd	r24, Z+5	; 0x05
    9e7c:	96 81       	ldd	r25, Z+6	; 0x06
    9e7e:	67 df       	rcall	.-306    	; 0x9d4e <calendar_leapyear>
    9e80:	28 2f       	mov	r18, r24
    9e82:	30 e0       	ldi	r19, 0x00	; 0
    9e84:	89 81       	ldd	r24, Y+1	; 0x01
    9e86:	9a 81       	ldd	r25, Y+2	; 0x02
    9e88:	fc 01       	movw	r30, r24
    9e8a:	84 81       	ldd	r24, Z+4	; 0x04
    9e8c:	48 2f       	mov	r20, r24
    9e8e:	50 e0       	ldi	r21, 0x00	; 0
    9e90:	c9 01       	movw	r24, r18
    9e92:	88 0f       	add	r24, r24
    9e94:	99 1f       	adc	r25, r25
    9e96:	82 0f       	add	r24, r18
    9e98:	93 1f       	adc	r25, r19
    9e9a:	88 0f       	add	r24, r24
    9e9c:	99 1f       	adc	r25, r25
    9e9e:	88 0f       	add	r24, r24
    9ea0:	99 1f       	adc	r25, r25
    9ea2:	84 0f       	add	r24, r20
    9ea4:	95 1f       	adc	r25, r21
    9ea6:	8f 5b       	subi	r24, 0xBF	; 191
    9ea8:	9d 4d       	sbci	r25, 0xDD	; 221
    9eaa:	fc 01       	movw	r30, r24
    9eac:	80 81       	ld	r24, Z
    9eae:	18 17       	cp	r17, r24
    9eb0:	10 f0       	brcs	.+4      	; 0x9eb6 <calendar_is_date_valid+0xa0>
    9eb2:	80 e0       	ldi	r24, 0x00	; 0
    9eb4:	13 c0       	rjmp	.+38     	; 0x9edc <calendar_is_date_valid+0xc6>
    9eb6:	89 81       	ldd	r24, Y+1	; 0x01
    9eb8:	9a 81       	ldd	r25, Y+2	; 0x02
    9eba:	fc 01       	movw	r30, r24
    9ebc:	85 81       	ldd	r24, Z+5	; 0x05
    9ebe:	96 81       	ldd	r25, Z+6	; 0x06
    9ec0:	82 3b       	cpi	r24, 0xB2	; 178
    9ec2:	97 40       	sbci	r25, 0x07	; 7
    9ec4:	40 f0       	brcs	.+16     	; 0x9ed6 <calendar_is_date_valid+0xc0>
    9ec6:	89 81       	ldd	r24, Y+1	; 0x01
    9ec8:	9a 81       	ldd	r25, Y+2	; 0x02
    9eca:	fc 01       	movw	r30, r24
    9ecc:	85 81       	ldd	r24, Z+5	; 0x05
    9ece:	96 81       	ldd	r25, Z+6	; 0x06
    9ed0:	8a 33       	cpi	r24, 0x3A	; 58
    9ed2:	98 40       	sbci	r25, 0x08	; 8
    9ed4:	10 f0       	brcs	.+4      	; 0x9eda <calendar_is_date_valid+0xc4>
    9ed6:	80 e0       	ldi	r24, 0x00	; 0
    9ed8:	01 c0       	rjmp	.+2      	; 0x9edc <calendar_is_date_valid+0xc6>
    9eda:	81 e0       	ldi	r24, 0x01	; 1
    9edc:	0f 90       	pop	r0
    9ede:	0f 90       	pop	r0
    9ee0:	df 91       	pop	r29
    9ee2:	cf 91       	pop	r28
    9ee4:	1f 91       	pop	r17
    9ee6:	08 95       	ret

00009ee8 <calendar_timestamp_to_date>:
    9ee8:	ef 92       	push	r14
    9eea:	ff 92       	push	r15
    9eec:	0f 93       	push	r16
    9eee:	1f 93       	push	r17
    9ef0:	cf 93       	push	r28
    9ef2:	df 93       	push	r29
    9ef4:	cd b7       	in	r28, 0x3d	; 61
    9ef6:	de b7       	in	r29, 0x3e	; 62
    9ef8:	2e 97       	sbiw	r28, 0x0e	; 14
    9efa:	cd bf       	out	0x3d, r28	; 61
    9efc:	de bf       	out	0x3e, r29	; 62
    9efe:	69 87       	std	Y+9, r22	; 0x09
    9f00:	7a 87       	std	Y+10, r23	; 0x0a
    9f02:	8b 87       	std	Y+11, r24	; 0x0b
    9f04:	9c 87       	std	Y+12, r25	; 0x0c
    9f06:	4d 87       	std	Y+13, r20	; 0x0d
    9f08:	5e 87       	std	Y+14, r21	; 0x0e
    9f0a:	8d 85       	ldd	r24, Y+13	; 0x0d
    9f0c:	9e 85       	ldd	r25, Y+14	; 0x0e
    9f0e:	22 eb       	ldi	r18, 0xB2	; 178
    9f10:	37 e0       	ldi	r19, 0x07	; 7
    9f12:	fc 01       	movw	r30, r24
    9f14:	25 83       	std	Z+5, r18	; 0x05
    9f16:	36 83       	std	Z+6, r19	; 0x06
    9f18:	8d 85       	ldd	r24, Y+13	; 0x0d
    9f1a:	9e 85       	ldd	r25, Y+14	; 0x0e
    9f1c:	fc 01       	movw	r30, r24
    9f1e:	14 82       	std	Z+4, r1	; 0x04
    9f20:	89 85       	ldd	r24, Y+9	; 0x09
    9f22:	9a 85       	ldd	r25, Y+10	; 0x0a
    9f24:	ab 85       	ldd	r26, Y+11	; 0x0b
    9f26:	bc 85       	ldd	r27, Y+12	; 0x0c
    9f28:	20 e8       	ldi	r18, 0x80	; 128
    9f2a:	31 e5       	ldi	r19, 0x51	; 81
    9f2c:	41 e0       	ldi	r20, 0x01	; 1
    9f2e:	50 e0       	ldi	r21, 0x00	; 0
    9f30:	bc 01       	movw	r22, r24
    9f32:	cd 01       	movw	r24, r26
    9f34:	0f 94 b1 2e 	call	0x25d62	; 0x25d62 <__udivmodsi4>
    9f38:	dc 01       	movw	r26, r24
    9f3a:	cb 01       	movw	r24, r22
    9f3c:	8d 83       	std	Y+5, r24	; 0x05
    9f3e:	9e 83       	std	Y+6, r25	; 0x06
    9f40:	af 83       	std	Y+7, r26	; 0x07
    9f42:	b8 87       	std	Y+8, r27	; 0x08
    9f44:	89 85       	ldd	r24, Y+9	; 0x09
    9f46:	9a 85       	ldd	r25, Y+10	; 0x0a
    9f48:	ab 85       	ldd	r26, Y+11	; 0x0b
    9f4a:	bc 85       	ldd	r27, Y+12	; 0x0c
    9f4c:	20 e8       	ldi	r18, 0x80	; 128
    9f4e:	31 e5       	ldi	r19, 0x51	; 81
    9f50:	41 e0       	ldi	r20, 0x01	; 1
    9f52:	50 e0       	ldi	r21, 0x00	; 0
    9f54:	bc 01       	movw	r22, r24
    9f56:	cd 01       	movw	r24, r26
    9f58:	0f 94 b1 2e 	call	0x25d62	; 0x25d62 <__udivmodsi4>
    9f5c:	da 01       	movw	r26, r20
    9f5e:	c9 01       	movw	r24, r18
    9f60:	89 83       	std	Y+1, r24	; 0x01
    9f62:	9a 83       	std	Y+2, r25	; 0x02
    9f64:	ab 83       	std	Y+3, r26	; 0x03
    9f66:	bc 83       	std	Y+4, r27	; 0x04
    9f68:	8d 81       	ldd	r24, Y+5	; 0x05
    9f6a:	9e 81       	ldd	r25, Y+6	; 0x06
    9f6c:	af 81       	ldd	r26, Y+7	; 0x07
    9f6e:	b8 85       	ldd	r27, Y+8	; 0x08
    9f70:	2c e3       	ldi	r18, 0x3C	; 60
    9f72:	30 e0       	ldi	r19, 0x00	; 0
    9f74:	40 e0       	ldi	r20, 0x00	; 0
    9f76:	50 e0       	ldi	r21, 0x00	; 0
    9f78:	bc 01       	movw	r22, r24
    9f7a:	cd 01       	movw	r24, r26
    9f7c:	0f 94 b1 2e 	call	0x25d62	; 0x25d62 <__udivmodsi4>
    9f80:	dc 01       	movw	r26, r24
    9f82:	cb 01       	movw	r24, r22
    9f84:	28 2f       	mov	r18, r24
    9f86:	8d 85       	ldd	r24, Y+13	; 0x0d
    9f88:	9e 85       	ldd	r25, Y+14	; 0x0e
    9f8a:	fc 01       	movw	r30, r24
    9f8c:	20 83       	st	Z, r18
    9f8e:	8d 81       	ldd	r24, Y+5	; 0x05
    9f90:	9e 81       	ldd	r25, Y+6	; 0x06
    9f92:	af 81       	ldd	r26, Y+7	; 0x07
    9f94:	b8 85       	ldd	r27, Y+8	; 0x08
    9f96:	20 e1       	ldi	r18, 0x10	; 16
    9f98:	3e e0       	ldi	r19, 0x0E	; 14
    9f9a:	40 e0       	ldi	r20, 0x00	; 0
    9f9c:	50 e0       	ldi	r21, 0x00	; 0
    9f9e:	bc 01       	movw	r22, r24
    9fa0:	cd 01       	movw	r24, r26
    9fa2:	0f 94 b1 2e 	call	0x25d62	; 0x25d62 <__udivmodsi4>
    9fa6:	dc 01       	movw	r26, r24
    9fa8:	cb 01       	movw	r24, r22
    9faa:	2c e3       	ldi	r18, 0x3C	; 60
    9fac:	30 e0       	ldi	r19, 0x00	; 0
    9fae:	40 e0       	ldi	r20, 0x00	; 0
    9fb0:	50 e0       	ldi	r21, 0x00	; 0
    9fb2:	bc 01       	movw	r22, r24
    9fb4:	cd 01       	movw	r24, r26
    9fb6:	0f 94 b1 2e 	call	0x25d62	; 0x25d62 <__udivmodsi4>
    9fba:	da 01       	movw	r26, r20
    9fbc:	c9 01       	movw	r24, r18
    9fbe:	28 2f       	mov	r18, r24
    9fc0:	8d 85       	ldd	r24, Y+13	; 0x0d
    9fc2:	9e 85       	ldd	r25, Y+14	; 0x0e
    9fc4:	fc 01       	movw	r30, r24
    9fc6:	21 83       	std	Z+1, r18	; 0x01
    9fc8:	8d 81       	ldd	r24, Y+5	; 0x05
    9fca:	9e 81       	ldd	r25, Y+6	; 0x06
    9fcc:	af 81       	ldd	r26, Y+7	; 0x07
    9fce:	b8 85       	ldd	r27, Y+8	; 0x08
    9fd0:	20 e1       	ldi	r18, 0x10	; 16
    9fd2:	3e e0       	ldi	r19, 0x0E	; 14
    9fd4:	40 e0       	ldi	r20, 0x00	; 0
    9fd6:	50 e0       	ldi	r21, 0x00	; 0
    9fd8:	bc 01       	movw	r22, r24
    9fda:	cd 01       	movw	r24, r26
    9fdc:	0f 94 b1 2e 	call	0x25d62	; 0x25d62 <__udivmodsi4>
    9fe0:	da 01       	movw	r26, r20
    9fe2:	c9 01       	movw	r24, r18
    9fe4:	28 2f       	mov	r18, r24
    9fe6:	8d 85       	ldd	r24, Y+13	; 0x0d
    9fe8:	9e 85       	ldd	r25, Y+14	; 0x0e
    9fea:	fc 01       	movw	r30, r24
    9fec:	22 83       	std	Z+2, r18	; 0x02
    9fee:	89 81       	ldd	r24, Y+1	; 0x01
    9ff0:	9a 81       	ldd	r25, Y+2	; 0x02
    9ff2:	ab 81       	ldd	r26, Y+3	; 0x03
    9ff4:	bc 81       	ldd	r27, Y+4	; 0x04
    9ff6:	04 96       	adiw	r24, 0x04	; 4
    9ff8:	a1 1d       	adc	r26, r1
    9ffa:	b1 1d       	adc	r27, r1
    9ffc:	27 e0       	ldi	r18, 0x07	; 7
    9ffe:	30 e0       	ldi	r19, 0x00	; 0
    a000:	40 e0       	ldi	r20, 0x00	; 0
    a002:	50 e0       	ldi	r21, 0x00	; 0
    a004:	bc 01       	movw	r22, r24
    a006:	cd 01       	movw	r24, r26
    a008:	0f 94 b1 2e 	call	0x25d62	; 0x25d62 <__udivmodsi4>
    a00c:	dc 01       	movw	r26, r24
    a00e:	cb 01       	movw	r24, r22
    a010:	28 2f       	mov	r18, r24
    a012:	8d 85       	ldd	r24, Y+13	; 0x0d
    a014:	9e 85       	ldd	r25, Y+14	; 0x0e
    a016:	fc 01       	movw	r30, r24
    a018:	27 83       	std	Z+7, r18	; 0x07
    a01a:	26 c0       	rjmp	.+76     	; 0xa068 <calendar_timestamp_to_date+0x180>
    a01c:	8d 85       	ldd	r24, Y+13	; 0x0d
    a01e:	9e 85       	ldd	r25, Y+14	; 0x0e
    a020:	fc 01       	movw	r30, r24
    a022:	85 81       	ldd	r24, Z+5	; 0x05
    a024:	96 81       	ldd	r25, Z+6	; 0x06
    a026:	e0 de       	rcall	.-576    	; 0x9de8 <calendar_yearsize>
    a028:	cc 01       	movw	r24, r24
    a02a:	a0 e0       	ldi	r26, 0x00	; 0
    a02c:	b0 e0       	ldi	r27, 0x00	; 0
    a02e:	29 81       	ldd	r18, Y+1	; 0x01
    a030:	3a 81       	ldd	r19, Y+2	; 0x02
    a032:	4b 81       	ldd	r20, Y+3	; 0x03
    a034:	5c 81       	ldd	r21, Y+4	; 0x04
    a036:	79 01       	movw	r14, r18
    a038:	8a 01       	movw	r16, r20
    a03a:	e8 1a       	sub	r14, r24
    a03c:	f9 0a       	sbc	r15, r25
    a03e:	0a 0b       	sbc	r16, r26
    a040:	1b 0b       	sbc	r17, r27
    a042:	d8 01       	movw	r26, r16
    a044:	c7 01       	movw	r24, r14
    a046:	89 83       	std	Y+1, r24	; 0x01
    a048:	9a 83       	std	Y+2, r25	; 0x02
    a04a:	ab 83       	std	Y+3, r26	; 0x03
    a04c:	bc 83       	std	Y+4, r27	; 0x04
    a04e:	8d 85       	ldd	r24, Y+13	; 0x0d
    a050:	9e 85       	ldd	r25, Y+14	; 0x0e
    a052:	fc 01       	movw	r30, r24
    a054:	85 81       	ldd	r24, Z+5	; 0x05
    a056:	96 81       	ldd	r25, Z+6	; 0x06
    a058:	9c 01       	movw	r18, r24
    a05a:	2f 5f       	subi	r18, 0xFF	; 255
    a05c:	3f 4f       	sbci	r19, 0xFF	; 255
    a05e:	8d 85       	ldd	r24, Y+13	; 0x0d
    a060:	9e 85       	ldd	r25, Y+14	; 0x0e
    a062:	fc 01       	movw	r30, r24
    a064:	25 83       	std	Z+5, r18	; 0x05
    a066:	36 83       	std	Z+6, r19	; 0x06
    a068:	8d 85       	ldd	r24, Y+13	; 0x0d
    a06a:	9e 85       	ldd	r25, Y+14	; 0x0e
    a06c:	fc 01       	movw	r30, r24
    a06e:	85 81       	ldd	r24, Z+5	; 0x05
    a070:	96 81       	ldd	r25, Z+6	; 0x06
    a072:	ba de       	rcall	.-652    	; 0x9de8 <calendar_yearsize>
    a074:	9c 01       	movw	r18, r24
    a076:	40 e0       	ldi	r20, 0x00	; 0
    a078:	50 e0       	ldi	r21, 0x00	; 0
    a07a:	89 81       	ldd	r24, Y+1	; 0x01
    a07c:	9a 81       	ldd	r25, Y+2	; 0x02
    a07e:	ab 81       	ldd	r26, Y+3	; 0x03
    a080:	bc 81       	ldd	r27, Y+4	; 0x04
    a082:	82 17       	cp	r24, r18
    a084:	93 07       	cpc	r25, r19
    a086:	a4 07       	cpc	r26, r20
    a088:	b5 07       	cpc	r27, r21
    a08a:	40 f6       	brcc	.-112    	; 0xa01c <calendar_timestamp_to_date+0x134>
    a08c:	3b c0       	rjmp	.+118    	; 0xa104 <calendar_timestamp_to_date+0x21c>
    a08e:	8d 85       	ldd	r24, Y+13	; 0x0d
    a090:	9e 85       	ldd	r25, Y+14	; 0x0e
    a092:	fc 01       	movw	r30, r24
    a094:	85 81       	ldd	r24, Z+5	; 0x05
    a096:	96 81       	ldd	r25, Z+6	; 0x06
    a098:	5a de       	rcall	.-844    	; 0x9d4e <calendar_leapyear>
    a09a:	28 2f       	mov	r18, r24
    a09c:	30 e0       	ldi	r19, 0x00	; 0
    a09e:	8d 85       	ldd	r24, Y+13	; 0x0d
    a0a0:	9e 85       	ldd	r25, Y+14	; 0x0e
    a0a2:	fc 01       	movw	r30, r24
    a0a4:	84 81       	ldd	r24, Z+4	; 0x04
    a0a6:	48 2f       	mov	r20, r24
    a0a8:	50 e0       	ldi	r21, 0x00	; 0
    a0aa:	c9 01       	movw	r24, r18
    a0ac:	88 0f       	add	r24, r24
    a0ae:	99 1f       	adc	r25, r25
    a0b0:	82 0f       	add	r24, r18
    a0b2:	93 1f       	adc	r25, r19
    a0b4:	88 0f       	add	r24, r24
    a0b6:	99 1f       	adc	r25, r25
    a0b8:	88 0f       	add	r24, r24
    a0ba:	99 1f       	adc	r25, r25
    a0bc:	84 0f       	add	r24, r20
    a0be:	95 1f       	adc	r25, r21
    a0c0:	8f 5b       	subi	r24, 0xBF	; 191
    a0c2:	9d 4d       	sbci	r25, 0xDD	; 221
    a0c4:	fc 01       	movw	r30, r24
    a0c6:	80 81       	ld	r24, Z
    a0c8:	88 2f       	mov	r24, r24
    a0ca:	90 e0       	ldi	r25, 0x00	; 0
    a0cc:	a0 e0       	ldi	r26, 0x00	; 0
    a0ce:	b0 e0       	ldi	r27, 0x00	; 0
    a0d0:	29 81       	ldd	r18, Y+1	; 0x01
    a0d2:	3a 81       	ldd	r19, Y+2	; 0x02
    a0d4:	4b 81       	ldd	r20, Y+3	; 0x03
    a0d6:	5c 81       	ldd	r21, Y+4	; 0x04
    a0d8:	79 01       	movw	r14, r18
    a0da:	8a 01       	movw	r16, r20
    a0dc:	e8 1a       	sub	r14, r24
    a0de:	f9 0a       	sbc	r15, r25
    a0e0:	0a 0b       	sbc	r16, r26
    a0e2:	1b 0b       	sbc	r17, r27
    a0e4:	d8 01       	movw	r26, r16
    a0e6:	c7 01       	movw	r24, r14
    a0e8:	89 83       	std	Y+1, r24	; 0x01
    a0ea:	9a 83       	std	Y+2, r25	; 0x02
    a0ec:	ab 83       	std	Y+3, r26	; 0x03
    a0ee:	bc 83       	std	Y+4, r27	; 0x04
    a0f0:	8d 85       	ldd	r24, Y+13	; 0x0d
    a0f2:	9e 85       	ldd	r25, Y+14	; 0x0e
    a0f4:	fc 01       	movw	r30, r24
    a0f6:	84 81       	ldd	r24, Z+4	; 0x04
    a0f8:	21 e0       	ldi	r18, 0x01	; 1
    a0fa:	28 0f       	add	r18, r24
    a0fc:	8d 85       	ldd	r24, Y+13	; 0x0d
    a0fe:	9e 85       	ldd	r25, Y+14	; 0x0e
    a100:	fc 01       	movw	r30, r24
    a102:	24 83       	std	Z+4, r18	; 0x04
    a104:	8d 85       	ldd	r24, Y+13	; 0x0d
    a106:	9e 85       	ldd	r25, Y+14	; 0x0e
    a108:	fc 01       	movw	r30, r24
    a10a:	85 81       	ldd	r24, Z+5	; 0x05
    a10c:	96 81       	ldd	r25, Z+6	; 0x06
    a10e:	1f de       	rcall	.-962    	; 0x9d4e <calendar_leapyear>
    a110:	28 2f       	mov	r18, r24
    a112:	30 e0       	ldi	r19, 0x00	; 0
    a114:	8d 85       	ldd	r24, Y+13	; 0x0d
    a116:	9e 85       	ldd	r25, Y+14	; 0x0e
    a118:	fc 01       	movw	r30, r24
    a11a:	84 81       	ldd	r24, Z+4	; 0x04
    a11c:	48 2f       	mov	r20, r24
    a11e:	50 e0       	ldi	r21, 0x00	; 0
    a120:	c9 01       	movw	r24, r18
    a122:	88 0f       	add	r24, r24
    a124:	99 1f       	adc	r25, r25
    a126:	82 0f       	add	r24, r18
    a128:	93 1f       	adc	r25, r19
    a12a:	88 0f       	add	r24, r24
    a12c:	99 1f       	adc	r25, r25
    a12e:	88 0f       	add	r24, r24
    a130:	99 1f       	adc	r25, r25
    a132:	84 0f       	add	r24, r20
    a134:	95 1f       	adc	r25, r21
    a136:	8f 5b       	subi	r24, 0xBF	; 191
    a138:	9d 4d       	sbci	r25, 0xDD	; 221
    a13a:	fc 01       	movw	r30, r24
    a13c:	80 81       	ld	r24, Z
    a13e:	28 2f       	mov	r18, r24
    a140:	30 e0       	ldi	r19, 0x00	; 0
    a142:	40 e0       	ldi	r20, 0x00	; 0
    a144:	50 e0       	ldi	r21, 0x00	; 0
    a146:	89 81       	ldd	r24, Y+1	; 0x01
    a148:	9a 81       	ldd	r25, Y+2	; 0x02
    a14a:	ab 81       	ldd	r26, Y+3	; 0x03
    a14c:	bc 81       	ldd	r27, Y+4	; 0x04
    a14e:	82 17       	cp	r24, r18
    a150:	93 07       	cpc	r25, r19
    a152:	a4 07       	cpc	r26, r20
    a154:	b5 07       	cpc	r27, r21
    a156:	08 f0       	brcs	.+2      	; 0xa15a <calendar_timestamp_to_date+0x272>
    a158:	9a cf       	rjmp	.-204    	; 0xa08e <calendar_timestamp_to_date+0x1a6>
    a15a:	29 81       	ldd	r18, Y+1	; 0x01
    a15c:	8d 85       	ldd	r24, Y+13	; 0x0d
    a15e:	9e 85       	ldd	r25, Y+14	; 0x0e
    a160:	fc 01       	movw	r30, r24
    a162:	23 83       	std	Z+3, r18	; 0x03
    a164:	00 00       	nop
    a166:	2e 96       	adiw	r28, 0x0e	; 14
    a168:	cd bf       	out	0x3d, r28	; 61
    a16a:	de bf       	out	0x3e, r29	; 62
    a16c:	df 91       	pop	r29
    a16e:	cf 91       	pop	r28
    a170:	1f 91       	pop	r17
    a172:	0f 91       	pop	r16
    a174:	ff 90       	pop	r15
    a176:	ef 90       	pop	r14
    a178:	08 95       	ret

0000a17a <calendar_date_to_timestamp>:
 *
 * \return The corresponding UNIX timestamp
 * \retval 0 if date is not valid
 */
uint32_t calendar_date_to_timestamp(struct calendar_date *date)
{
    a17a:	ef 92       	push	r14
    a17c:	ff 92       	push	r15
    a17e:	0f 93       	push	r16
    a180:	1f 93       	push	r17
    a182:	cf 93       	push	r28
    a184:	df 93       	push	r29
    a186:	cd b7       	in	r28, 0x3d	; 61
    a188:	de b7       	in	r29, 0x3e	; 62
    a18a:	29 97       	sbiw	r28, 0x09	; 9
    a18c:	cd bf       	out	0x3d, r28	; 61
    a18e:	de bf       	out	0x3e, r29	; 62
    a190:	88 87       	std	Y+8, r24	; 0x08
    a192:	99 87       	std	Y+9, r25	; 0x09

	// Make sure date is valid
	if (!calendar_is_date_valid(date))
    a194:	88 85       	ldd	r24, Y+8	; 0x08
    a196:	99 85       	ldd	r25, Y+9	; 0x09
    a198:	3e de       	rcall	.-900    	; 0x9e16 <calendar_is_date_valid>
    a19a:	98 2f       	mov	r25, r24
    a19c:	81 e0       	ldi	r24, 0x01	; 1
    a19e:	89 27       	eor	r24, r25
    a1a0:	88 23       	and	r24, r24
    a1a2:	21 f0       	breq	.+8      	; 0xa1ac <calendar_date_to_timestamp+0x32>
		return 0;
    a1a4:	80 e0       	ldi	r24, 0x00	; 0
    a1a6:	90 e0       	ldi	r25, 0x00	; 0
    a1a8:	dc 01       	movw	r26, r24
    a1aa:	c5 c0       	rjmp	.+394    	; 0xa336 <calendar_date_to_timestamp+0x1bc>

	uint32_t timestamp = 0;
    a1ac:	19 82       	std	Y+1, r1	; 0x01
    a1ae:	1a 82       	std	Y+2, r1	; 0x02
    a1b0:	1b 82       	std	Y+3, r1	; 0x03
    a1b2:	1c 82       	std	Y+4, r1	; 0x04
	uint8_t date_month;
	uint16_t date_year;

	date_month = date->month;
    a1b4:	88 85       	ldd	r24, Y+8	; 0x08
    a1b6:	99 85       	ldd	r25, Y+9	; 0x09
    a1b8:	fc 01       	movw	r30, r24
    a1ba:	84 81       	ldd	r24, Z+4	; 0x04
    a1bc:	8d 83       	std	Y+5, r24	; 0x05
	date_year = date->year;
    a1be:	88 85       	ldd	r24, Y+8	; 0x08
    a1c0:	99 85       	ldd	r25, Y+9	; 0x09
    a1c2:	fc 01       	movw	r30, r24
    a1c4:	85 81       	ldd	r24, Z+5	; 0x05
    a1c6:	96 81       	ldd	r25, Z+6	; 0x06
    a1c8:	8e 83       	std	Y+6, r24	; 0x06
    a1ca:	9f 83       	std	Y+7, r25	; 0x07

	// Add number of seconds elapsed in current month
	timestamp += (date->date * SECS_PER_DAY) + (date->hour * SECS_PER_HOUR) +
    a1cc:	88 85       	ldd	r24, Y+8	; 0x08
    a1ce:	99 85       	ldd	r25, Y+9	; 0x09
    a1d0:	fc 01       	movw	r30, r24
    a1d2:	83 81       	ldd	r24, Z+3	; 0x03
    a1d4:	88 2f       	mov	r24, r24
    a1d6:	90 e0       	ldi	r25, 0x00	; 0
    a1d8:	a0 e0       	ldi	r26, 0x00	; 0
    a1da:	b0 e0       	ldi	r27, 0x00	; 0
    a1dc:	9c 01       	movw	r18, r24
    a1de:	ad 01       	movw	r20, r26
    a1e0:	60 e8       	ldi	r22, 0x80	; 128
    a1e2:	71 e5       	ldi	r23, 0x51	; 81
    a1e4:	81 e0       	ldi	r24, 0x01	; 1
    a1e6:	90 e0       	ldi	r25, 0x00	; 0
    a1e8:	0f 94 7b 2e 	call	0x25cf6	; 0x25cf6 <__mulsi3>
    a1ec:	7b 01       	movw	r14, r22
    a1ee:	8c 01       	movw	r16, r24
    a1f0:	88 85       	ldd	r24, Y+8	; 0x08
    a1f2:	99 85       	ldd	r25, Y+9	; 0x09
    a1f4:	fc 01       	movw	r30, r24
    a1f6:	82 81       	ldd	r24, Z+2	; 0x02
    a1f8:	28 2f       	mov	r18, r24
    a1fa:	30 e0       	ldi	r19, 0x00	; 0
    a1fc:	40 e0       	ldi	r20, 0x00	; 0
    a1fe:	50 e0       	ldi	r21, 0x00	; 0
    a200:	80 e1       	ldi	r24, 0x10	; 16
    a202:	9e e0       	ldi	r25, 0x0E	; 14
    a204:	dc 01       	movw	r26, r24
    a206:	0f 94 06 2f 	call	0x25e0c	; 0x25e0c <__muluhisi3>
    a20a:	dc 01       	movw	r26, r24
    a20c:	cb 01       	movw	r24, r22
    a20e:	e8 0e       	add	r14, r24
    a210:	f9 1e       	adc	r15, r25
    a212:	0a 1f       	adc	r16, r26
    a214:	1b 1f       	adc	r17, r27
			(date->minute * SECS_PER_MINUTE) + date->second;
    a216:	88 85       	ldd	r24, Y+8	; 0x08
    a218:	99 85       	ldd	r25, Y+9	; 0x09
    a21a:	fc 01       	movw	r30, r24
    a21c:	81 81       	ldd	r24, Z+1	; 0x01
    a21e:	28 2f       	mov	r18, r24
    a220:	30 e0       	ldi	r19, 0x00	; 0
    a222:	40 e0       	ldi	r20, 0x00	; 0
    a224:	50 e0       	ldi	r21, 0x00	; 0
    a226:	8c e3       	ldi	r24, 0x3C	; 60
    a228:	90 e0       	ldi	r25, 0x00	; 0
    a22a:	dc 01       	movw	r26, r24
    a22c:	0f 94 06 2f 	call	0x25e0c	; 0x25e0c <__muluhisi3>
    a230:	dc 01       	movw	r26, r24
    a232:	cb 01       	movw	r24, r22

	date_month = date->month;
	date_year = date->year;

	// Add number of seconds elapsed in current month
	timestamp += (date->date * SECS_PER_DAY) + (date->hour * SECS_PER_HOUR) +
    a234:	a8 01       	movw	r20, r16
    a236:	97 01       	movw	r18, r14
    a238:	28 0f       	add	r18, r24
    a23a:	39 1f       	adc	r19, r25
    a23c:	4a 1f       	adc	r20, r26
    a23e:	5b 1f       	adc	r21, r27
			(date->minute * SECS_PER_MINUTE) + date->second;
    a240:	88 85       	ldd	r24, Y+8	; 0x08
    a242:	99 85       	ldd	r25, Y+9	; 0x09
    a244:	fc 01       	movw	r30, r24
    a246:	80 81       	ld	r24, Z
    a248:	88 2f       	mov	r24, r24
    a24a:	90 e0       	ldi	r25, 0x00	; 0
    a24c:	a0 e0       	ldi	r26, 0x00	; 0
    a24e:	b0 e0       	ldi	r27, 0x00	; 0
    a250:	82 0f       	add	r24, r18
    a252:	93 1f       	adc	r25, r19
    a254:	a4 1f       	adc	r26, r20
    a256:	b5 1f       	adc	r27, r21

	date_month = date->month;
	date_year = date->year;

	// Add number of seconds elapsed in current month
	timestamp += (date->date * SECS_PER_DAY) + (date->hour * SECS_PER_HOUR) +
    a258:	29 81       	ldd	r18, Y+1	; 0x01
    a25a:	3a 81       	ldd	r19, Y+2	; 0x02
    a25c:	4b 81       	ldd	r20, Y+3	; 0x03
    a25e:	5c 81       	ldd	r21, Y+4	; 0x04
    a260:	82 0f       	add	r24, r18
    a262:	93 1f       	adc	r25, r19
    a264:	a4 1f       	adc	r26, r20
    a266:	b5 1f       	adc	r27, r21
    a268:	89 83       	std	Y+1, r24	; 0x01
    a26a:	9a 83       	std	Y+2, r25	; 0x02
    a26c:	ab 83       	std	Y+3, r26	; 0x03
    a26e:	bc 83       	std	Y+4, r27	; 0x04
			(date->minute * SECS_PER_MINUTE) + date->second;

	while (date_month != 0) {
    a270:	34 c0       	rjmp	.+104    	; 0xa2da <calendar_date_to_timestamp+0x160>
		date_month--;
    a272:	8d 81       	ldd	r24, Y+5	; 0x05
    a274:	81 50       	subi	r24, 0x01	; 1
    a276:	8d 83       	std	Y+5, r24	; 0x05
		// Add number of seconds in months of current year
		timestamp += month[calendar_leapyear(date_year)][date_month]
    a278:	8e 81       	ldd	r24, Y+6	; 0x06
    a27a:	9f 81       	ldd	r25, Y+7	; 0x07
    a27c:	68 dd       	rcall	.-1328   	; 0x9d4e <calendar_leapyear>
    a27e:	28 2f       	mov	r18, r24
    a280:	30 e0       	ldi	r19, 0x00	; 0
    a282:	8d 81       	ldd	r24, Y+5	; 0x05
    a284:	48 2f       	mov	r20, r24
    a286:	50 e0       	ldi	r21, 0x00	; 0
    a288:	c9 01       	movw	r24, r18
    a28a:	88 0f       	add	r24, r24
    a28c:	99 1f       	adc	r25, r25
    a28e:	82 0f       	add	r24, r18
    a290:	93 1f       	adc	r25, r19
    a292:	88 0f       	add	r24, r24
    a294:	99 1f       	adc	r25, r25
    a296:	88 0f       	add	r24, r24
    a298:	99 1f       	adc	r25, r25
    a29a:	84 0f       	add	r24, r20
    a29c:	95 1f       	adc	r25, r21
    a29e:	8f 5b       	subi	r24, 0xBF	; 191
    a2a0:	9d 4d       	sbci	r25, 0xDD	; 221
    a2a2:	fc 01       	movw	r30, r24
    a2a4:	80 81       	ld	r24, Z
				* SECS_PER_DAY;
    a2a6:	88 2f       	mov	r24, r24
    a2a8:	90 e0       	ldi	r25, 0x00	; 0
    a2aa:	a0 e0       	ldi	r26, 0x00	; 0
    a2ac:	b0 e0       	ldi	r27, 0x00	; 0
    a2ae:	9c 01       	movw	r18, r24
    a2b0:	ad 01       	movw	r20, r26
    a2b2:	60 e8       	ldi	r22, 0x80	; 128
    a2b4:	71 e5       	ldi	r23, 0x51	; 81
    a2b6:	81 e0       	ldi	r24, 0x01	; 1
    a2b8:	90 e0       	ldi	r25, 0x00	; 0
    a2ba:	0f 94 7b 2e 	call	0x25cf6	; 0x25cf6 <__mulsi3>
    a2be:	9b 01       	movw	r18, r22
    a2c0:	ac 01       	movw	r20, r24
			(date->minute * SECS_PER_MINUTE) + date->second;

	while (date_month != 0) {
		date_month--;
		// Add number of seconds in months of current year
		timestamp += month[calendar_leapyear(date_year)][date_month]
    a2c2:	89 81       	ldd	r24, Y+1	; 0x01
    a2c4:	9a 81       	ldd	r25, Y+2	; 0x02
    a2c6:	ab 81       	ldd	r26, Y+3	; 0x03
    a2c8:	bc 81       	ldd	r27, Y+4	; 0x04
    a2ca:	82 0f       	add	r24, r18
    a2cc:	93 1f       	adc	r25, r19
    a2ce:	a4 1f       	adc	r26, r20
    a2d0:	b5 1f       	adc	r27, r21
    a2d2:	89 83       	std	Y+1, r24	; 0x01
    a2d4:	9a 83       	std	Y+2, r25	; 0x02
    a2d6:	ab 83       	std	Y+3, r26	; 0x03
    a2d8:	bc 83       	std	Y+4, r27	; 0x04

	// Add number of seconds elapsed in current month
	timestamp += (date->date * SECS_PER_DAY) + (date->hour * SECS_PER_HOUR) +
			(date->minute * SECS_PER_MINUTE) + date->second;

	while (date_month != 0) {
    a2da:	8d 81       	ldd	r24, Y+5	; 0x05
    a2dc:	88 23       	and	r24, r24
    a2de:	49 f6       	brne	.-110    	; 0xa272 <calendar_date_to_timestamp+0xf8>
		date_month--;
		// Add number of seconds in months of current year
		timestamp += month[calendar_leapyear(date_year)][date_month]
				* SECS_PER_DAY;
	}
	while (date_year > EPOCH_YEAR) {
    a2e0:	21 c0       	rjmp	.+66     	; 0xa324 <calendar_date_to_timestamp+0x1aa>
		date_year--;
    a2e2:	8e 81       	ldd	r24, Y+6	; 0x06
    a2e4:	9f 81       	ldd	r25, Y+7	; 0x07
    a2e6:	01 97       	sbiw	r24, 0x01	; 1
    a2e8:	8e 83       	std	Y+6, r24	; 0x06
		// Add number of seconds in all years since epoch year
		timestamp += calendar_yearsize(date_year) * SECS_PER_DAY;
    a2ea:	9f 83       	std	Y+7, r25	; 0x07
    a2ec:	8e 81       	ldd	r24, Y+6	; 0x06
    a2ee:	9f 81       	ldd	r25, Y+7	; 0x07
    a2f0:	7b dd       	rcall	.-1290   	; 0x9de8 <calendar_yearsize>
    a2f2:	cc 01       	movw	r24, r24
    a2f4:	a0 e0       	ldi	r26, 0x00	; 0
    a2f6:	b0 e0       	ldi	r27, 0x00	; 0
    a2f8:	9c 01       	movw	r18, r24
    a2fa:	ad 01       	movw	r20, r26
    a2fc:	60 e8       	ldi	r22, 0x80	; 128
    a2fe:	71 e5       	ldi	r23, 0x51	; 81
    a300:	81 e0       	ldi	r24, 0x01	; 1
    a302:	90 e0       	ldi	r25, 0x00	; 0
    a304:	0f 94 7b 2e 	call	0x25cf6	; 0x25cf6 <__mulsi3>
    a308:	9b 01       	movw	r18, r22
    a30a:	ac 01       	movw	r20, r24
    a30c:	89 81       	ldd	r24, Y+1	; 0x01
    a30e:	9a 81       	ldd	r25, Y+2	; 0x02
    a310:	ab 81       	ldd	r26, Y+3	; 0x03
    a312:	bc 81       	ldd	r27, Y+4	; 0x04
    a314:	82 0f       	add	r24, r18
    a316:	93 1f       	adc	r25, r19
    a318:	a4 1f       	adc	r26, r20
    a31a:	b5 1f       	adc	r27, r21
    a31c:	89 83       	std	Y+1, r24	; 0x01
    a31e:	9a 83       	std	Y+2, r25	; 0x02
    a320:	ab 83       	std	Y+3, r26	; 0x03
		date_month--;
		// Add number of seconds in months of current year
		timestamp += month[calendar_leapyear(date_year)][date_month]
				* SECS_PER_DAY;
	}
	while (date_year > EPOCH_YEAR) {
    a322:	bc 83       	std	Y+4, r27	; 0x04
    a324:	8e 81       	ldd	r24, Y+6	; 0x06
    a326:	9f 81       	ldd	r25, Y+7	; 0x07
    a328:	83 3b       	cpi	r24, 0xB3	; 179
    a32a:	97 40       	sbci	r25, 0x07	; 7
		date_year--;
		// Add number of seconds in all years since epoch year
		timestamp += calendar_yearsize(date_year) * SECS_PER_DAY;
	}

	return timestamp;
    a32c:	d0 f6       	brcc	.-76     	; 0xa2e2 <calendar_date_to_timestamp+0x168>
    a32e:	89 81       	ldd	r24, Y+1	; 0x01
    a330:	9a 81       	ldd	r25, Y+2	; 0x02
    a332:	ab 81       	ldd	r26, Y+3	; 0x03
}
    a334:	bc 81       	ldd	r27, Y+4	; 0x04
    a336:	bc 01       	movw	r22, r24
    a338:	cd 01       	movw	r24, r26
    a33a:	29 96       	adiw	r28, 0x09	; 9
    a33c:	cd bf       	out	0x3d, r28	; 61
    a33e:	de bf       	out	0x3e, r29	; 62
    a340:	df 91       	pop	r29
    a342:	cf 91       	pop	r28
    a344:	1f 91       	pop	r17
    a346:	0f 91       	pop	r16
    a348:	ff 90       	pop	r15
    a34a:	ef 90       	pop	r14
    a34c:	08 95       	ret

0000a34e <fifo_init>:
 */

#include "fifo.h"

int fifo_init(fifo_desc_t *fifo_desc, void *buffer, uint8_t size)
{
    a34e:	cf 93       	push	r28
    a350:	df 93       	push	r29
    a352:	cd b7       	in	r28, 0x3d	; 61
    a354:	de b7       	in	r29, 0x3e	; 62
    a356:	25 97       	sbiw	r28, 0x05	; 5
    a358:	cd bf       	out	0x3d, r28	; 61
    a35a:	de bf       	out	0x3e, r29	; 62
    a35c:	89 83       	std	Y+1, r24	; 0x01
    a35e:	9a 83       	std	Y+2, r25	; 0x02
    a360:	6b 83       	std	Y+3, r22	; 0x03
    a362:	7c 83       	std	Y+4, r23	; 0x04
    a364:	4d 83       	std	Y+5, r20	; 0x05
	// ... and must fit in a uint8_t. Since the read and write indexes are using a
	// double-index range implementation, the max FIFO size is thus 128 items.
	Assert (size <= 128);

	// Fifo starts empty.
	fifo_desc->read_index  = 0;
    a366:	89 81       	ldd	r24, Y+1	; 0x01
    a368:	9a 81       	ldd	r25, Y+2	; 0x02
    a36a:	fc 01       	movw	r30, r24
    a36c:	12 82       	std	Z+2, r1	; 0x02
	fifo_desc->write_index = 0;
    a36e:	89 81       	ldd	r24, Y+1	; 0x01
    a370:	9a 81       	ldd	r25, Y+2	; 0x02
    a372:	fc 01       	movw	r30, r24
    a374:	13 82       	std	Z+3, r1	; 0x03

	// Save the size parameter.
	fifo_desc->size = size;
    a376:	89 81       	ldd	r24, Y+1	; 0x01
    a378:	9a 81       	ldd	r25, Y+2	; 0x02
    a37a:	2d 81       	ldd	r18, Y+5	; 0x05
    a37c:	fc 01       	movw	r30, r24
    a37e:	24 83       	std	Z+4, r18	; 0x04

	// Create a mask to speed up the FIFO management (index swapping).
	fifo_desc->mask = (2 * (uint16_t)size) - 1;
    a380:	8d 81       	ldd	r24, Y+5	; 0x05
    a382:	88 0f       	add	r24, r24
    a384:	2f ef       	ldi	r18, 0xFF	; 255
    a386:	28 0f       	add	r18, r24
    a388:	89 81       	ldd	r24, Y+1	; 0x01
    a38a:	9a 81       	ldd	r25, Y+2	; 0x02
    a38c:	fc 01       	movw	r30, r24
    a38e:	25 83       	std	Z+5, r18	; 0x05

	// Save the buffer pointer.
	fifo_desc->buffer.u8ptr = buffer;
    a390:	89 81       	ldd	r24, Y+1	; 0x01
    a392:	9a 81       	ldd	r25, Y+2	; 0x02
    a394:	2b 81       	ldd	r18, Y+3	; 0x03
    a396:	3c 81       	ldd	r19, Y+4	; 0x04
    a398:	fc 01       	movw	r30, r24
    a39a:	20 83       	st	Z, r18
    a39c:	31 83       	std	Z+1, r19	; 0x01

	return FIFO_OK;
    a39e:	80 e0       	ldi	r24, 0x00	; 0
    a3a0:	90 e0       	ldi	r25, 0x00	; 0
}
    a3a2:	25 96       	adiw	r28, 0x05	; 5
    a3a4:	cd bf       	out	0x3d, r28	; 61
    a3a6:	de bf       	out	0x3e, r29	; 62
    a3a8:	df 91       	pop	r29
    a3aa:	cf 91       	pop	r28
    a3ac:	08 95       	ret

0000a3ae <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
    a3ae:	cf 93       	push	r28
    a3b0:	df 93       	push	r29
    a3b2:	1f 92       	push	r1
    a3b4:	cd b7       	in	r28, 0x3d	; 61
    a3b6:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
    a3b8:	8f e3       	ldi	r24, 0x3F	; 63
    a3ba:	90 e0       	ldi	r25, 0x00	; 0
    a3bc:	fc 01       	movw	r30, r24
    a3be:	80 81       	ld	r24, Z
    a3c0:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
    a3c2:	f8 94       	cli
	return flags;
    a3c4:	89 81       	ldd	r24, Y+1	; 0x01
}
    a3c6:	0f 90       	pop	r0
    a3c8:	df 91       	pop	r29
    a3ca:	cf 91       	pop	r28
    a3cc:	08 95       	ret

0000a3ce <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
    a3ce:	cf 93       	push	r28
    a3d0:	df 93       	push	r29
    a3d2:	1f 92       	push	r1
    a3d4:	cd b7       	in	r28, 0x3d	; 61
    a3d6:	de b7       	in	r29, 0x3e	; 62
    a3d8:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
    a3da:	8f e3       	ldi	r24, 0x3F	; 63
    a3dc:	90 e0       	ldi	r25, 0x00	; 0
    a3de:	29 81       	ldd	r18, Y+1	; 0x01
    a3e0:	fc 01       	movw	r30, r24
    a3e2:	20 83       	st	Z, r18
}
    a3e4:	00 00       	nop
    a3e6:	0f 90       	pop	r0
    a3e8:	df 91       	pop	r29
    a3ea:	cf 91       	pop	r28
    a3ec:	08 95       	ret

0000a3ee <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
    a3ee:	cf 93       	push	r28
    a3f0:	df 93       	push	r29
    a3f2:	1f 92       	push	r1
    a3f4:	1f 92       	push	r1
    a3f6:	cd b7       	in	r28, 0x3d	; 61
    a3f8:	de b7       	in	r29, 0x3e	; 62
    a3fa:	8a 83       	std	Y+2, r24	; 0x02
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
    a3fc:	8a 81       	ldd	r24, Y+2	; 0x02
    a3fe:	88 2f       	mov	r24, r24
    a400:	90 e0       	ldi	r25, 0x00	; 0
    a402:	85 5e       	subi	r24, 0xE5	; 229
    a404:	9c 4c       	sbci	r25, 0xCC	; 204
    a406:	fc 01       	movw	r30, r24
    a408:	80 81       	ld	r24, Z
    a40a:	8f 3f       	cpi	r24, 0xFF	; 255
    a40c:	09 f4       	brne	.+2      	; 0xa410 <sleepmgr_lock_mode+0x22>
			// Check APP or change the data type to uint16_t.
		}
	}

	// Enter a critical section
	flags = cpu_irq_save();
    a40e:	ff cf       	rjmp	.-2      	; 0xa40e <sleepmgr_lock_mode+0x20>
    a410:	ce df       	rcall	.-100    	; 0xa3ae <cpu_irq_save>

	++sleepmgr_locks[mode];
    a412:	89 83       	std	Y+1, r24	; 0x01
    a414:	8a 81       	ldd	r24, Y+2	; 0x02
    a416:	88 2f       	mov	r24, r24
    a418:	90 e0       	ldi	r25, 0x00	; 0
    a41a:	9c 01       	movw	r18, r24
    a41c:	25 5e       	subi	r18, 0xE5	; 229
    a41e:	3c 4c       	sbci	r19, 0xCC	; 204
    a420:	f9 01       	movw	r30, r18
    a422:	20 81       	ld	r18, Z
    a424:	2f 5f       	subi	r18, 0xFF	; 255
    a426:	85 5e       	subi	r24, 0xE5	; 229
    a428:	9c 4c       	sbci	r25, 0xCC	; 204

	// Leave the critical section
	cpu_irq_restore(flags);
    a42a:	fc 01       	movw	r30, r24
    a42c:	20 83       	st	Z, r18
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
    a42e:	89 81       	ldd	r24, Y+1	; 0x01
    a430:	ce df       	rcall	.-100    	; 0xa3ce <cpu_irq_restore>
    a432:	00 00       	nop
    a434:	0f 90       	pop	r0
    a436:	0f 90       	pop	r0
    a438:	df 91       	pop	r29
    a43a:	cf 91       	pop	r28
    a43c:	08 95       	ret

0000a43e <sleepmgr_unlock_mode>:
 * manager can put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to unlock.
 */
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
    a43e:	cf 93       	push	r28
    a440:	df 93       	push	r29
    a442:	1f 92       	push	r1
    a444:	1f 92       	push	r1
    a446:	cd b7       	in	r28, 0x3d	; 61
    a448:	de b7       	in	r29, 0x3e	; 62
    a44a:	8a 83       	std	Y+2, r24	; 0x02
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
    a44c:	8a 81       	ldd	r24, Y+2	; 0x02
    a44e:	88 2f       	mov	r24, r24
    a450:	90 e0       	ldi	r25, 0x00	; 0
    a452:	85 5e       	subi	r24, 0xE5	; 229
    a454:	9c 4c       	sbci	r25, 0xCC	; 204
    a456:	fc 01       	movw	r30, r24
    a458:	80 81       	ld	r24, Z
    a45a:	88 23       	and	r24, r24
    a45c:	09 f4       	brne	.+2      	; 0xa460 <sleepmgr_unlock_mode+0x22>
			// Check APP.
		}
	}

	// Enter a critical section
	flags = cpu_irq_save();
    a45e:	ff cf       	rjmp	.-2      	; 0xa45e <sleepmgr_unlock_mode+0x20>
    a460:	a6 df       	rcall	.-180    	; 0xa3ae <cpu_irq_save>

	--sleepmgr_locks[mode];
    a462:	89 83       	std	Y+1, r24	; 0x01
    a464:	8a 81       	ldd	r24, Y+2	; 0x02
    a466:	88 2f       	mov	r24, r24
    a468:	90 e0       	ldi	r25, 0x00	; 0
    a46a:	9c 01       	movw	r18, r24
    a46c:	25 5e       	subi	r18, 0xE5	; 229
    a46e:	3c 4c       	sbci	r19, 0xCC	; 204
    a470:	f9 01       	movw	r30, r18
    a472:	20 81       	ld	r18, Z
    a474:	21 50       	subi	r18, 0x01	; 1
    a476:	85 5e       	subi	r24, 0xE5	; 229
    a478:	9c 4c       	sbci	r25, 0xCC	; 204

	// Leave the critical section
	cpu_irq_restore(flags);
    a47a:	fc 01       	movw	r30, r24
    a47c:	20 83       	st	Z, r18
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
    a47e:	89 81       	ldd	r24, Y+1	; 0x01
    a480:	a6 df       	rcall	.-180    	; 0xa3ce <cpu_irq_restore>
    a482:	00 00       	nop
    a484:	0f 90       	pop	r0
    a486:	0f 90       	pop	r0
    a488:	df 91       	pop	r29
    a48a:	cf 91       	pop	r28
    a48c:	08 95       	ret

0000a48e <dma_get_channel_status>:
 *
 * \return Channel status given by a \ref dma_channel_status
 */
static inline enum dma_channel_status dma_get_channel_status(
		dma_channel_num_t num)
{
    a48e:	cf 93       	push	r28
    a490:	df 93       	push	r29
    a492:	00 d0       	rcall	.+0      	; 0xa494 <dma_get_channel_status+0x6>
    a494:	cd b7       	in	r28, 0x3d	; 61
    a496:	de b7       	in	r29, 0x3e	; 62
    a498:	8b 83       	std	Y+3, r24	; 0x03
	uint8_t busy_pending    = DMA.STATUS;
    a49a:	80 e0       	ldi	r24, 0x00	; 0
    a49c:	91 e0       	ldi	r25, 0x01	; 1
    a49e:	fc 01       	movw	r30, r24
    a4a0:	84 81       	ldd	r24, Z+4	; 0x04
    a4a2:	89 83       	std	Y+1, r24	; 0x01
	uint8_t error_completed = DMA.INTFLAGS;
    a4a4:	80 e0       	ldi	r24, 0x00	; 0
    a4a6:	91 e0       	ldi	r25, 0x01	; 1
    a4a8:	fc 01       	movw	r30, r24
    a4aa:	83 81       	ldd	r24, Z+3	; 0x03
    a4ac:	8a 83       	std	Y+2, r24	; 0x02

	/*
	 * Check lower and upper nibble of INTFLAGS register to find possible
	 * error or transfer completed status.
	 */
	error_completed &= (1 << num) | (1 << (num + 4));
    a4ae:	8b 81       	ldd	r24, Y+3	; 0x03
    a4b0:	28 2f       	mov	r18, r24
    a4b2:	30 e0       	ldi	r19, 0x00	; 0
    a4b4:	81 e0       	ldi	r24, 0x01	; 1
    a4b6:	90 e0       	ldi	r25, 0x00	; 0
    a4b8:	02 c0       	rjmp	.+4      	; 0xa4be <dma_get_channel_status+0x30>
    a4ba:	88 0f       	add	r24, r24
    a4bc:	99 1f       	adc	r25, r25
    a4be:	2a 95       	dec	r18
    a4c0:	e2 f7       	brpl	.-8      	; 0xa4ba <dma_get_channel_status+0x2c>
    a4c2:	48 2f       	mov	r20, r24
    a4c4:	8b 81       	ldd	r24, Y+3	; 0x03
    a4c6:	88 2f       	mov	r24, r24
    a4c8:	90 e0       	ldi	r25, 0x00	; 0
    a4ca:	9c 01       	movw	r18, r24
    a4cc:	2c 5f       	subi	r18, 0xFC	; 252
    a4ce:	3f 4f       	sbci	r19, 0xFF	; 255
    a4d0:	81 e0       	ldi	r24, 0x01	; 1
    a4d2:	90 e0       	ldi	r25, 0x00	; 0
    a4d4:	02 c0       	rjmp	.+4      	; 0xa4da <dma_get_channel_status+0x4c>
    a4d6:	88 0f       	add	r24, r24
    a4d8:	99 1f       	adc	r25, r25
    a4da:	2a 95       	dec	r18
    a4dc:	e2 f7       	brpl	.-8      	; 0xa4d6 <dma_get_channel_status+0x48>
    a4de:	94 2f       	mov	r25, r20
    a4e0:	98 2b       	or	r25, r24
    a4e2:	8a 81       	ldd	r24, Y+2	; 0x02
    a4e4:	89 23       	and	r24, r25
    a4e6:	8a 83       	std	Y+2, r24	; 0x02
	if (error_completed & (1 << (num + 4))) {
    a4e8:	8a 81       	ldd	r24, Y+2	; 0x02
    a4ea:	88 2f       	mov	r24, r24
    a4ec:	90 e0       	ldi	r25, 0x00	; 0
    a4ee:	2b 81       	ldd	r18, Y+3	; 0x03
    a4f0:	22 2f       	mov	r18, r18
    a4f2:	30 e0       	ldi	r19, 0x00	; 0
    a4f4:	2c 5f       	subi	r18, 0xFC	; 252
    a4f6:	3f 4f       	sbci	r19, 0xFF	; 255
    a4f8:	02 c0       	rjmp	.+4      	; 0xa4fe <dma_get_channel_status+0x70>
    a4fa:	95 95       	asr	r25
    a4fc:	87 95       	ror	r24
    a4fe:	2a 95       	dec	r18
    a500:	e2 f7       	brpl	.-8      	; 0xa4fa <dma_get_channel_status+0x6c>
    a502:	81 70       	andi	r24, 0x01	; 1
    a504:	99 27       	eor	r25, r25
    a506:	89 2b       	or	r24, r25
    a508:	11 f0       	breq	.+4      	; 0xa50e <dma_get_channel_status+0x80>
		return DMA_CH_TRANSFER_ERROR;
    a50a:	84 e0       	ldi	r24, 0x04	; 4
    a50c:	53 c0       	rjmp	.+166    	; 0xa5b4 <dma_get_channel_status+0x126>
	} else if (error_completed & (1 << num)) {
    a50e:	8a 81       	ldd	r24, Y+2	; 0x02
    a510:	88 2f       	mov	r24, r24
    a512:	90 e0       	ldi	r25, 0x00	; 0
    a514:	2b 81       	ldd	r18, Y+3	; 0x03
    a516:	22 2f       	mov	r18, r18
    a518:	30 e0       	ldi	r19, 0x00	; 0
    a51a:	02 c0       	rjmp	.+4      	; 0xa520 <dma_get_channel_status+0x92>
    a51c:	95 95       	asr	r25
    a51e:	87 95       	ror	r24
    a520:	2a 95       	dec	r18
    a522:	e2 f7       	brpl	.-8      	; 0xa51c <dma_get_channel_status+0x8e>
    a524:	81 70       	andi	r24, 0x01	; 1
    a526:	99 27       	eor	r25, r25
    a528:	89 2b       	or	r24, r25
    a52a:	11 f0       	breq	.+4      	; 0xa530 <dma_get_channel_status+0xa2>
		return DMA_CH_TRANSFER_COMPLETED;
    a52c:	83 e0       	ldi	r24, 0x03	; 3
    a52e:	42 c0       	rjmp	.+132    	; 0xa5b4 <dma_get_channel_status+0x126>

	/*
	 * Check lower and upper nibble of STATUS register to find possible
	 * busy or pending completed status.
	 */
	busy_pending &= (1 << num) | (1 << (num + 4));
    a530:	8b 81       	ldd	r24, Y+3	; 0x03
    a532:	28 2f       	mov	r18, r24
    a534:	30 e0       	ldi	r19, 0x00	; 0
    a536:	81 e0       	ldi	r24, 0x01	; 1
    a538:	90 e0       	ldi	r25, 0x00	; 0
    a53a:	02 c0       	rjmp	.+4      	; 0xa540 <dma_get_channel_status+0xb2>
    a53c:	88 0f       	add	r24, r24
    a53e:	99 1f       	adc	r25, r25
    a540:	2a 95       	dec	r18
    a542:	e2 f7       	brpl	.-8      	; 0xa53c <dma_get_channel_status+0xae>
    a544:	48 2f       	mov	r20, r24
    a546:	8b 81       	ldd	r24, Y+3	; 0x03
    a548:	88 2f       	mov	r24, r24
    a54a:	90 e0       	ldi	r25, 0x00	; 0
    a54c:	9c 01       	movw	r18, r24
    a54e:	2c 5f       	subi	r18, 0xFC	; 252
    a550:	3f 4f       	sbci	r19, 0xFF	; 255
    a552:	81 e0       	ldi	r24, 0x01	; 1
    a554:	90 e0       	ldi	r25, 0x00	; 0
    a556:	02 c0       	rjmp	.+4      	; 0xa55c <dma_get_channel_status+0xce>
    a558:	88 0f       	add	r24, r24
    a55a:	99 1f       	adc	r25, r25
    a55c:	2a 95       	dec	r18
    a55e:	e2 f7       	brpl	.-8      	; 0xa558 <dma_get_channel_status+0xca>
    a560:	94 2f       	mov	r25, r20
    a562:	98 2b       	or	r25, r24
    a564:	89 81       	ldd	r24, Y+1	; 0x01
    a566:	89 23       	and	r24, r25
    a568:	89 83       	std	Y+1, r24	; 0x01
	if (busy_pending & (1 << (num + 4))) {
    a56a:	89 81       	ldd	r24, Y+1	; 0x01
    a56c:	88 2f       	mov	r24, r24
    a56e:	90 e0       	ldi	r25, 0x00	; 0
    a570:	2b 81       	ldd	r18, Y+3	; 0x03
    a572:	22 2f       	mov	r18, r18
    a574:	30 e0       	ldi	r19, 0x00	; 0
    a576:	2c 5f       	subi	r18, 0xFC	; 252
    a578:	3f 4f       	sbci	r19, 0xFF	; 255
    a57a:	02 c0       	rjmp	.+4      	; 0xa580 <dma_get_channel_status+0xf2>
    a57c:	95 95       	asr	r25
    a57e:	87 95       	ror	r24
    a580:	2a 95       	dec	r18
    a582:	e2 f7       	brpl	.-8      	; 0xa57c <dma_get_channel_status+0xee>
    a584:	81 70       	andi	r24, 0x01	; 1
    a586:	99 27       	eor	r25, r25
    a588:	89 2b       	or	r24, r25
    a58a:	11 f0       	breq	.+4      	; 0xa590 <dma_get_channel_status+0x102>
		return DMA_CH_BUSY;
    a58c:	82 e0       	ldi	r24, 0x02	; 2
    a58e:	12 c0       	rjmp	.+36     	; 0xa5b4 <dma_get_channel_status+0x126>
	} else if (busy_pending & (1 << num)) {
    a590:	89 81       	ldd	r24, Y+1	; 0x01
    a592:	88 2f       	mov	r24, r24
    a594:	90 e0       	ldi	r25, 0x00	; 0
    a596:	2b 81       	ldd	r18, Y+3	; 0x03
    a598:	22 2f       	mov	r18, r18
    a59a:	30 e0       	ldi	r19, 0x00	; 0
    a59c:	02 c0       	rjmp	.+4      	; 0xa5a2 <dma_get_channel_status+0x114>
    a59e:	95 95       	asr	r25
    a5a0:	87 95       	ror	r24
    a5a2:	2a 95       	dec	r18
    a5a4:	e2 f7       	brpl	.-8      	; 0xa59e <dma_get_channel_status+0x110>
    a5a6:	81 70       	andi	r24, 0x01	; 1
    a5a8:	99 27       	eor	r25, r25
    a5aa:	89 2b       	or	r24, r25
    a5ac:	11 f0       	breq	.+4      	; 0xa5b2 <dma_get_channel_status+0x124>
		return DMA_CH_PENDING;
    a5ae:	81 e0       	ldi	r24, 0x01	; 1
    a5b0:	01 c0       	rjmp	.+2      	; 0xa5b4 <dma_get_channel_status+0x126>
	}

	return DMA_CH_FREE;
    a5b2:	80 e0       	ldi	r24, 0x00	; 0
}
    a5b4:	23 96       	adiw	r28, 0x03	; 3
    a5b6:	cd bf       	out	0x3d, r28	; 61
    a5b8:	de bf       	out	0x3e, r29	; 62
    a5ba:	df 91       	pop	r29
    a5bc:	cf 91       	pop	r28
    a5be:	08 95       	ret

0000a5c0 <dma_enable>:
 *
 * \note This function will do a soft reset of the DMA controller, clearing all
 * previous configuration.
 */
void dma_enable(void)
{
    a5c0:	cf 93       	push	r28
    a5c2:	df 93       	push	r29
    a5c4:	cd b7       	in	r28, 0x3d	; 61
    a5c6:	de b7       	in	r29, 0x3e	; 62
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    a5c8:	61 e0       	ldi	r22, 0x01	; 1
    a5ca:	80 e0       	ldi	r24, 0x00	; 0
    a5cc:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
	sleepmgr_lock_mode(SLEEPMGR_IDLE);
    a5d0:	81 e0       	ldi	r24, 0x01	; 1
    a5d2:	0d df       	rcall	.-486    	; 0xa3ee <sleepmgr_lock_mode>

	/* Reset DMA controller just to make sure everything is from scratch */
	DMA.CTRL = DMA_RESET_bm;
    a5d4:	80 e0       	ldi	r24, 0x00	; 0
    a5d6:	91 e0       	ldi	r25, 0x01	; 1
    a5d8:	20 e4       	ldi	r18, 0x40	; 64
    a5da:	fc 01       	movw	r30, r24
    a5dc:	20 83       	st	Z, r18
	DMA.CTRL = DMA_ENABLE_bm;
    a5de:	80 e0       	ldi	r24, 0x00	; 0
    a5e0:	91 e0       	ldi	r25, 0x01	; 1
    a5e2:	20 e8       	ldi	r18, 0x80	; 128
    a5e4:	fc 01       	movw	r30, r24
    a5e6:	20 83       	st	Z, r18
}
    a5e8:	00 00       	nop
    a5ea:	df 91       	pop	r29
    a5ec:	cf 91       	pop	r28
    a5ee:	08 95       	ret

0000a5f0 <dma_disable>:

/**
 * \brief Disable DMA controller
 */
void dma_disable(void)
{
    a5f0:	cf 93       	push	r28
    a5f2:	df 93       	push	r29
    a5f4:	cd b7       	in	r28, 0x3d	; 61
    a5f6:	de b7       	in	r29, 0x3e	; 62
	DMA.CTRL = 0;
    a5f8:	80 e0       	ldi	r24, 0x00	; 0
    a5fa:	91 e0       	ldi	r25, 0x01	; 1
    a5fc:	fc 01       	movw	r30, r24
    a5fe:	10 82       	st	Z, r1
	sysclk_disable_module(SYSCLK_PORT_GEN, SYSCLK_DMA);
    a600:	61 e0       	ldi	r22, 0x01	; 1
    a602:	80 e0       	ldi	r24, 0x00	; 0
    a604:	0f 94 ce 11 	call	0x2239c	; 0x2239c <sysclk_disable_module>
	sleepmgr_unlock_mode(SLEEPMGR_IDLE);
    a608:	81 e0       	ldi	r24, 0x01	; 1
    a60a:	19 df       	rcall	.-462    	; 0xa43e <sleepmgr_unlock_mode>
}
    a60c:	00 00       	nop
    a60e:	df 91       	pop	r29
    a610:	cf 91       	pop	r28
    a612:	08 95       	ret

0000a614 <dma_set_callback>:
 *
 * \param num \ref dma_channel_num_t
 * \param callback \ref dma_callback_t
 */
void dma_set_callback(dma_channel_num_t num, dma_callback_t callback)
{
    a614:	cf 93       	push	r28
    a616:	df 93       	push	r29
    a618:	00 d0       	rcall	.+0      	; 0xa61a <dma_set_callback+0x6>
    a61a:	cd b7       	in	r28, 0x3d	; 61
    a61c:	de b7       	in	r29, 0x3e	; 62
    a61e:	89 83       	std	Y+1, r24	; 0x01
    a620:	6a 83       	std	Y+2, r22	; 0x02
    a622:	7b 83       	std	Y+3, r23	; 0x03
	dma_data[num].callback = callback;
    a624:	89 81       	ldd	r24, Y+1	; 0x01
    a626:	88 2f       	mov	r24, r24
    a628:	90 e0       	ldi	r25, 0x00	; 0
    a62a:	88 0f       	add	r24, r24
    a62c:	99 1f       	adc	r25, r25
    a62e:	89 50       	subi	r24, 0x09	; 9
    a630:	9d 4c       	sbci	r25, 0xCD	; 205
    a632:	2a 81       	ldd	r18, Y+2	; 0x02
    a634:	3b 81       	ldd	r19, Y+3	; 0x03
    a636:	fc 01       	movw	r30, r24
    a638:	20 83       	st	Z, r18
    a63a:	31 83       	std	Z+1, r19	; 0x01
}
    a63c:	00 00       	nop
    a63e:	23 96       	adiw	r28, 0x03	; 3
    a640:	cd bf       	out	0x3d, r28	; 61
    a642:	de bf       	out	0x3e, r29	; 62
    a644:	df 91       	pop	r29
    a646:	cf 91       	pop	r28
    a648:	08 95       	ret

0000a64a <dma_interrupt>:
 * dma_set_callback() function.
 *
 * \param num DMA channel number to handle interrupt for
 */
static void dma_interrupt(const dma_channel_num_t num)
{
    a64a:	cf 93       	push	r28
    a64c:	df 93       	push	r29
    a64e:	00 d0       	rcall	.+0      	; 0xa650 <dma_interrupt+0x6>
    a650:	1f 92       	push	r1
    a652:	cd b7       	in	r28, 0x3d	; 61
    a654:	de b7       	in	r29, 0x3e	; 62
    a656:	8c 83       	std	Y+4, r24	; 0x04
	enum dma_channel_status status;
	DMA_CH_t *channel;

	channel = dma_get_channel_address_from_num(num);
    a658:	8c 81       	ldd	r24, Y+4	; 0x04
    a65a:	88 2f       	mov	r24, r24
    a65c:	90 e0       	ldi	r25, 0x00	; 0
    a65e:	41 96       	adiw	r24, 0x11	; 17
    a660:	82 95       	swap	r24
    a662:	92 95       	swap	r25
    a664:	90 7f       	andi	r25, 0xF0	; 240
    a666:	98 27       	eor	r25, r24
    a668:	80 7f       	andi	r24, 0xF0	; 240
    a66a:	98 27       	eor	r25, r24
    a66c:	89 83       	std	Y+1, r24	; 0x01
    a66e:	9a 83       	std	Y+2, r25	; 0x02
	status  = dma_get_channel_status(num);
    a670:	8c 81       	ldd	r24, Y+4	; 0x04
    a672:	0d df       	rcall	.-486    	; 0xa48e <dma_get_channel_status>
    a674:	8b 83       	std	Y+3, r24	; 0x03

	/* Clear all interrupt flags to be sure */
	channel->CTRLB |= DMA_CH_TRNIF_bm | DMA_CH_ERRIF_bm;
    a676:	89 81       	ldd	r24, Y+1	; 0x01
    a678:	9a 81       	ldd	r25, Y+2	; 0x02
    a67a:	fc 01       	movw	r30, r24
    a67c:	81 81       	ldd	r24, Z+1	; 0x01
    a67e:	28 2f       	mov	r18, r24
    a680:	20 63       	ori	r18, 0x30	; 48
    a682:	89 81       	ldd	r24, Y+1	; 0x01
    a684:	9a 81       	ldd	r25, Y+2	; 0x02
    a686:	fc 01       	movw	r30, r24
    a688:	21 83       	std	Z+1, r18	; 0x01

	if (dma_data[num].callback) {
    a68a:	8c 81       	ldd	r24, Y+4	; 0x04
    a68c:	88 2f       	mov	r24, r24
    a68e:	90 e0       	ldi	r25, 0x00	; 0
    a690:	88 0f       	add	r24, r24
    a692:	99 1f       	adc	r25, r25
    a694:	89 50       	subi	r24, 0x09	; 9
    a696:	9d 4c       	sbci	r25, 0xCD	; 205
    a698:	fc 01       	movw	r30, r24
    a69a:	80 81       	ld	r24, Z
    a69c:	91 81       	ldd	r25, Z+1	; 0x01
    a69e:	89 2b       	or	r24, r25
    a6a0:	69 f0       	breq	.+26     	; 0xa6bc <dma_interrupt+0x72>
		dma_data[num].callback(status);
    a6a2:	8c 81       	ldd	r24, Y+4	; 0x04
    a6a4:	88 2f       	mov	r24, r24
    a6a6:	90 e0       	ldi	r25, 0x00	; 0
    a6a8:	88 0f       	add	r24, r24
    a6aa:	99 1f       	adc	r25, r25
    a6ac:	89 50       	subi	r24, 0x09	; 9
    a6ae:	9d 4c       	sbci	r25, 0xCD	; 205
    a6b0:	fc 01       	movw	r30, r24
    a6b2:	20 81       	ld	r18, Z
    a6b4:	31 81       	ldd	r19, Z+1	; 0x01
    a6b6:	8b 81       	ldd	r24, Y+3	; 0x03
    a6b8:	f9 01       	movw	r30, r18
    a6ba:	19 95       	eicall
	}
}
    a6bc:	00 00       	nop
    a6be:	24 96       	adiw	r28, 0x04	; 4
    a6c0:	cd bf       	out	0x3d, r28	; 61
    a6c2:	de bf       	out	0x3e, r29	; 62
    a6c4:	df 91       	pop	r29
    a6c6:	cf 91       	pop	r28
    a6c8:	08 95       	ret

0000a6ca <__vector_6>:
/**
 * \internal
 * \brief DMA channel 0 interrupt handler
 */
ISR(DMA_CH0_vect)
{
    a6ca:	1f 92       	push	r1
    a6cc:	0f 92       	push	r0
    a6ce:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    a6d2:	0f 92       	push	r0
    a6d4:	11 24       	eor	r1, r1
    a6d6:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    a6da:	0f 92       	push	r0
    a6dc:	2f 93       	push	r18
    a6de:	3f 93       	push	r19
    a6e0:	4f 93       	push	r20
    a6e2:	5f 93       	push	r21
    a6e4:	6f 93       	push	r22
    a6e6:	7f 93       	push	r23
    a6e8:	8f 93       	push	r24
    a6ea:	9f 93       	push	r25
    a6ec:	af 93       	push	r26
    a6ee:	bf 93       	push	r27
    a6f0:	ef 93       	push	r30
    a6f2:	ff 93       	push	r31
    a6f4:	cf 93       	push	r28
    a6f6:	df 93       	push	r29
    a6f8:	cd b7       	in	r28, 0x3d	; 61
    a6fa:	de b7       	in	r29, 0x3e	; 62
	dma_interrupt(0);
    a6fc:	80 e0       	ldi	r24, 0x00	; 0
    a6fe:	a5 df       	rcall	.-182    	; 0xa64a <dma_interrupt>
}
    a700:	00 00       	nop
    a702:	df 91       	pop	r29
    a704:	cf 91       	pop	r28
    a706:	ff 91       	pop	r31
    a708:	ef 91       	pop	r30
    a70a:	bf 91       	pop	r27
    a70c:	af 91       	pop	r26
    a70e:	9f 91       	pop	r25
    a710:	8f 91       	pop	r24
    a712:	7f 91       	pop	r23
    a714:	6f 91       	pop	r22
    a716:	5f 91       	pop	r21
    a718:	4f 91       	pop	r20
    a71a:	3f 91       	pop	r19
    a71c:	2f 91       	pop	r18
    a71e:	0f 90       	pop	r0
    a720:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    a724:	0f 90       	pop	r0
    a726:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    a72a:	0f 90       	pop	r0
    a72c:	1f 90       	pop	r1
    a72e:	18 95       	reti

0000a730 <__vector_7>:
/**
 * \internal
 * \brief DMA channel 1 interrupt handler
 */
ISR(DMA_CH1_vect)
{
    a730:	1f 92       	push	r1
    a732:	0f 92       	push	r0
    a734:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    a738:	0f 92       	push	r0
    a73a:	11 24       	eor	r1, r1
    a73c:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    a740:	0f 92       	push	r0
    a742:	2f 93       	push	r18
    a744:	3f 93       	push	r19
    a746:	4f 93       	push	r20
    a748:	5f 93       	push	r21
    a74a:	6f 93       	push	r22
    a74c:	7f 93       	push	r23
    a74e:	8f 93       	push	r24
    a750:	9f 93       	push	r25
    a752:	af 93       	push	r26
    a754:	bf 93       	push	r27
    a756:	ef 93       	push	r30
    a758:	ff 93       	push	r31
    a75a:	cf 93       	push	r28
    a75c:	df 93       	push	r29
    a75e:	cd b7       	in	r28, 0x3d	; 61
    a760:	de b7       	in	r29, 0x3e	; 62
	dma_interrupt(1);
    a762:	81 e0       	ldi	r24, 0x01	; 1
    a764:	72 df       	rcall	.-284    	; 0xa64a <dma_interrupt>
}
    a766:	00 00       	nop
    a768:	df 91       	pop	r29
    a76a:	cf 91       	pop	r28
    a76c:	ff 91       	pop	r31
    a76e:	ef 91       	pop	r30
    a770:	bf 91       	pop	r27
    a772:	af 91       	pop	r26
    a774:	9f 91       	pop	r25
    a776:	8f 91       	pop	r24
    a778:	7f 91       	pop	r23
    a77a:	6f 91       	pop	r22
    a77c:	5f 91       	pop	r21
    a77e:	4f 91       	pop	r20
    a780:	3f 91       	pop	r19
    a782:	2f 91       	pop	r18
    a784:	0f 90       	pop	r0
    a786:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    a78a:	0f 90       	pop	r0
    a78c:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    a790:	0f 90       	pop	r0
    a792:	1f 90       	pop	r1
    a794:	18 95       	reti

0000a796 <__vector_8>:
/**
 * \internal
 * \brief DMA channel 2 interrupt handler
 */
ISR(DMA_CH2_vect)
{
    a796:	1f 92       	push	r1
    a798:	0f 92       	push	r0
    a79a:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    a79e:	0f 92       	push	r0
    a7a0:	11 24       	eor	r1, r1
    a7a2:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    a7a6:	0f 92       	push	r0
    a7a8:	2f 93       	push	r18
    a7aa:	3f 93       	push	r19
    a7ac:	4f 93       	push	r20
    a7ae:	5f 93       	push	r21
    a7b0:	6f 93       	push	r22
    a7b2:	7f 93       	push	r23
    a7b4:	8f 93       	push	r24
    a7b6:	9f 93       	push	r25
    a7b8:	af 93       	push	r26
    a7ba:	bf 93       	push	r27
    a7bc:	ef 93       	push	r30
    a7be:	ff 93       	push	r31
    a7c0:	cf 93       	push	r28
    a7c2:	df 93       	push	r29
    a7c4:	cd b7       	in	r28, 0x3d	; 61
    a7c6:	de b7       	in	r29, 0x3e	; 62
	dma_interrupt(2);
    a7c8:	82 e0       	ldi	r24, 0x02	; 2
    a7ca:	3f df       	rcall	.-386    	; 0xa64a <dma_interrupt>
}
    a7cc:	00 00       	nop
    a7ce:	df 91       	pop	r29
    a7d0:	cf 91       	pop	r28
    a7d2:	ff 91       	pop	r31
    a7d4:	ef 91       	pop	r30
    a7d6:	bf 91       	pop	r27
    a7d8:	af 91       	pop	r26
    a7da:	9f 91       	pop	r25
    a7dc:	8f 91       	pop	r24
    a7de:	7f 91       	pop	r23
    a7e0:	6f 91       	pop	r22
    a7e2:	5f 91       	pop	r21
    a7e4:	4f 91       	pop	r20
    a7e6:	3f 91       	pop	r19
    a7e8:	2f 91       	pop	r18
    a7ea:	0f 90       	pop	r0
    a7ec:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    a7f0:	0f 90       	pop	r0
    a7f2:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    a7f6:	0f 90       	pop	r0
    a7f8:	1f 90       	pop	r1
    a7fa:	18 95       	reti

0000a7fc <__vector_9>:
/**
 * \internal
 * \brief DMA channel 3 interrupt handler
 */
ISR(DMA_CH3_vect)
{
    a7fc:	1f 92       	push	r1
    a7fe:	0f 92       	push	r0
    a800:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    a804:	0f 92       	push	r0
    a806:	11 24       	eor	r1, r1
    a808:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    a80c:	0f 92       	push	r0
    a80e:	2f 93       	push	r18
    a810:	3f 93       	push	r19
    a812:	4f 93       	push	r20
    a814:	5f 93       	push	r21
    a816:	6f 93       	push	r22
    a818:	7f 93       	push	r23
    a81a:	8f 93       	push	r24
    a81c:	9f 93       	push	r25
    a81e:	af 93       	push	r26
    a820:	bf 93       	push	r27
    a822:	ef 93       	push	r30
    a824:	ff 93       	push	r31
    a826:	cf 93       	push	r28
    a828:	df 93       	push	r29
    a82a:	cd b7       	in	r28, 0x3d	; 61
    a82c:	de b7       	in	r29, 0x3e	; 62
	dma_interrupt(3);
    a82e:	83 e0       	ldi	r24, 0x03	; 3
    a830:	0c df       	rcall	.-488    	; 0xa64a <dma_interrupt>
}
    a832:	00 00       	nop
    a834:	df 91       	pop	r29
    a836:	cf 91       	pop	r28
    a838:	ff 91       	pop	r31
    a83a:	ef 91       	pop	r30
    a83c:	bf 91       	pop	r27
    a83e:	af 91       	pop	r26
    a840:	9f 91       	pop	r25
    a842:	8f 91       	pop	r24
    a844:	7f 91       	pop	r23
    a846:	6f 91       	pop	r22
    a848:	5f 91       	pop	r21
    a84a:	4f 91       	pop	r20
    a84c:	3f 91       	pop	r19
    a84e:	2f 91       	pop	r18
    a850:	0f 90       	pop	r0
    a852:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    a856:	0f 90       	pop	r0
    a858:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    a85c:	0f 90       	pop	r0
    a85e:	1f 90       	pop	r1
    a860:	18 95       	reti

0000a862 <dma_channel_write_config>:
 * \param config Pointer to a DMA channel config, given by a
 *               \ref dma_channel_config
 */
void dma_channel_write_config(dma_channel_num_t num,
		struct dma_channel_config *config)
{
    a862:	cf 93       	push	r28
    a864:	df 93       	push	r29
    a866:	00 d0       	rcall	.+0      	; 0xa868 <dma_channel_write_config+0x6>
    a868:	00 d0       	rcall	.+0      	; 0xa86a <dma_channel_write_config+0x8>
    a86a:	cd b7       	in	r28, 0x3d	; 61
    a86c:	de b7       	in	r29, 0x3e	; 62
    a86e:	8c 83       	std	Y+4, r24	; 0x04
    a870:	6d 83       	std	Y+5, r22	; 0x05
    a872:	7e 83       	std	Y+6, r23	; 0x06
	DMA_CH_t *channel = dma_get_channel_address_from_num(num);
    a874:	8c 81       	ldd	r24, Y+4	; 0x04
    a876:	88 2f       	mov	r24, r24
    a878:	90 e0       	ldi	r25, 0x00	; 0
    a87a:	41 96       	adiw	r24, 0x11	; 17
    a87c:	82 95       	swap	r24
    a87e:	92 95       	swap	r25
    a880:	90 7f       	andi	r25, 0xF0	; 240
    a882:	98 27       	eor	r25, r24
    a884:	80 7f       	andi	r24, 0xF0	; 240
    a886:	98 27       	eor	r25, r24
    a888:	89 83       	std	Y+1, r24	; 0x01
	irqflags_t iflags = cpu_irq_save();
    a88a:	9a 83       	std	Y+2, r25	; 0x02
    a88c:	90 dd       	rcall	.-1248   	; 0xa3ae <cpu_irq_save>
#ifdef CONFIG_HAVE_HUGEMEM
	channel->DESTADDR0 = (uint32_t)config->destaddr;
	channel->DESTADDR1 = (uint32_t)config->destaddr >> 8;
	channel->DESTADDR2 = (uint32_t)config->destaddr >> 16;
#else
	channel->DESTADDR0 = (uint32_t)config->destaddr16;
    a88e:	8b 83       	std	Y+3, r24	; 0x03
    a890:	8d 81       	ldd	r24, Y+5	; 0x05
    a892:	9e 81       	ldd	r25, Y+6	; 0x06
    a894:	fc 01       	movw	r30, r24
    a896:	81 85       	ldd	r24, Z+9	; 0x09
    a898:	92 85       	ldd	r25, Z+10	; 0x0a
    a89a:	28 2f       	mov	r18, r24
    a89c:	89 81       	ldd	r24, Y+1	; 0x01
    a89e:	9a 81       	ldd	r25, Y+2	; 0x02
    a8a0:	fc 01       	movw	r30, r24
	channel->DESTADDR1 = (uint32_t)config->destaddr16 >> 8;
    a8a2:	24 87       	std	Z+12, r18	; 0x0c
    a8a4:	8d 81       	ldd	r24, Y+5	; 0x05
    a8a6:	9e 81       	ldd	r25, Y+6	; 0x06
    a8a8:	fc 01       	movw	r30, r24
    a8aa:	81 85       	ldd	r24, Z+9	; 0x09
    a8ac:	92 85       	ldd	r25, Z+10	; 0x0a
    a8ae:	89 2f       	mov	r24, r25
    a8b0:	99 27       	eor	r25, r25
    a8b2:	28 2f       	mov	r18, r24
    a8b4:	89 81       	ldd	r24, Y+1	; 0x01
    a8b6:	9a 81       	ldd	r25, Y+2	; 0x02
    a8b8:	fc 01       	movw	r30, r24
#  if XMEGA_A || XMEGA_AU
	channel->DESTADDR2 = 0;
    a8ba:	25 87       	std	Z+13, r18	; 0x0d
    a8bc:	89 81       	ldd	r24, Y+1	; 0x01
    a8be:	9a 81       	ldd	r25, Y+2	; 0x02
    a8c0:	fc 01       	movw	r30, r24
#ifdef CONFIG_HAVE_HUGEMEM
	channel->SRCADDR0 = (uint32_t)config->srcaddr;
	channel->SRCADDR1 = (uint32_t)config->srcaddr >> 8;
	channel->SRCADDR2 = (uint32_t)config->srcaddr >> 16;
#else
	channel->SRCADDR0 = (uint32_t)config->srcaddr16;
    a8c2:	16 86       	std	Z+14, r1	; 0x0e
    a8c4:	8d 81       	ldd	r24, Y+5	; 0x05
    a8c6:	9e 81       	ldd	r25, Y+6	; 0x06
    a8c8:	fc 01       	movw	r30, r24
    a8ca:	87 81       	ldd	r24, Z+7	; 0x07
    a8cc:	90 85       	ldd	r25, Z+8	; 0x08
    a8ce:	28 2f       	mov	r18, r24
    a8d0:	89 81       	ldd	r24, Y+1	; 0x01
    a8d2:	9a 81       	ldd	r25, Y+2	; 0x02
    a8d4:	fc 01       	movw	r30, r24
	channel->SRCADDR1 = (uint32_t)config->srcaddr16 >> 8;
    a8d6:	20 87       	std	Z+8, r18	; 0x08
    a8d8:	8d 81       	ldd	r24, Y+5	; 0x05
    a8da:	9e 81       	ldd	r25, Y+6	; 0x06
    a8dc:	fc 01       	movw	r30, r24
    a8de:	87 81       	ldd	r24, Z+7	; 0x07
    a8e0:	90 85       	ldd	r25, Z+8	; 0x08
    a8e2:	89 2f       	mov	r24, r25
    a8e4:	99 27       	eor	r25, r25
    a8e6:	28 2f       	mov	r18, r24
    a8e8:	89 81       	ldd	r24, Y+1	; 0x01
    a8ea:	9a 81       	ldd	r25, Y+2	; 0x02
    a8ec:	fc 01       	movw	r30, r24
#  if XMEGA_A || XMEGA_AU
	channel->SRCADDR2 = 0;
    a8ee:	21 87       	std	Z+9, r18	; 0x09
    a8f0:	89 81       	ldd	r24, Y+1	; 0x01
    a8f2:	9a 81       	ldd	r25, Y+2	; 0x02
    a8f4:	fc 01       	movw	r30, r24
#  endif
#endif

	channel->ADDRCTRL = config->addrctrl;
    a8f6:	12 86       	std	Z+10, r1	; 0x0a
    a8f8:	8d 81       	ldd	r24, Y+5	; 0x05
    a8fa:	9e 81       	ldd	r25, Y+6	; 0x06
    a8fc:	fc 01       	movw	r30, r24
    a8fe:	22 81       	ldd	r18, Z+2	; 0x02
    a900:	89 81       	ldd	r24, Y+1	; 0x01
    a902:	9a 81       	ldd	r25, Y+2	; 0x02
    a904:	fc 01       	movw	r30, r24
	channel->TRIGSRC = config->trigsrc;
    a906:	22 83       	std	Z+2, r18	; 0x02
    a908:	8d 81       	ldd	r24, Y+5	; 0x05
    a90a:	9e 81       	ldd	r25, Y+6	; 0x06
    a90c:	fc 01       	movw	r30, r24
    a90e:	23 81       	ldd	r18, Z+3	; 0x03
    a910:	89 81       	ldd	r24, Y+1	; 0x01
    a912:	9a 81       	ldd	r25, Y+2	; 0x02
    a914:	fc 01       	movw	r30, r24
	channel->TRFCNT = config->trfcnt;
    a916:	23 83       	std	Z+3, r18	; 0x03
    a918:	8d 81       	ldd	r24, Y+5	; 0x05
    a91a:	9e 81       	ldd	r25, Y+6	; 0x06
    a91c:	fc 01       	movw	r30, r24
    a91e:	24 81       	ldd	r18, Z+4	; 0x04
    a920:	35 81       	ldd	r19, Z+5	; 0x05
    a922:	89 81       	ldd	r24, Y+1	; 0x01
    a924:	9a 81       	ldd	r25, Y+2	; 0x02
    a926:	fc 01       	movw	r30, r24
    a928:	24 83       	std	Z+4, r18	; 0x04
	channel->REPCNT = config->repcnt;
    a92a:	35 83       	std	Z+5, r19	; 0x05
    a92c:	8d 81       	ldd	r24, Y+5	; 0x05
    a92e:	9e 81       	ldd	r25, Y+6	; 0x06
    a930:	fc 01       	movw	r30, r24
    a932:	26 81       	ldd	r18, Z+6	; 0x06
    a934:	89 81       	ldd	r24, Y+1	; 0x01
    a936:	9a 81       	ldd	r25, Y+2	; 0x02
    a938:	fc 01       	movw	r30, r24

	channel->CTRLB = config->ctrlb;
    a93a:	26 83       	std	Z+6, r18	; 0x06
    a93c:	8d 81       	ldd	r24, Y+5	; 0x05
    a93e:	9e 81       	ldd	r25, Y+6	; 0x06
    a940:	fc 01       	movw	r30, r24
    a942:	21 81       	ldd	r18, Z+1	; 0x01
    a944:	89 81       	ldd	r24, Y+1	; 0x01
    a946:	9a 81       	ldd	r25, Y+2	; 0x02
    a948:	fc 01       	movw	r30, r24

	/* Make sure the DMA channel is not enabled before dma_channel_enable()
	 * is called.
	 */
#if XMEGA_A || XMEGA_AU
	channel->CTRLA = config->ctrla & ~DMA_CH_ENABLE_bm;
    a94a:	21 83       	std	Z+1, r18	; 0x01
    a94c:	8d 81       	ldd	r24, Y+5	; 0x05
    a94e:	9e 81       	ldd	r25, Y+6	; 0x06
    a950:	fc 01       	movw	r30, r24
    a952:	80 81       	ld	r24, Z
    a954:	28 2f       	mov	r18, r24
    a956:	2f 77       	andi	r18, 0x7F	; 127
    a958:	89 81       	ldd	r24, Y+1	; 0x01
    a95a:	9a 81       	ldd	r25, Y+2	; 0x02
#else
	channel->CTRLA = config->ctrla & ~DMA_CH_CHEN_bm;
#endif

	cpu_irq_restore(iflags);
    a95c:	fc 01       	movw	r30, r24
    a95e:	20 83       	st	Z, r18
}
    a960:	8b 81       	ldd	r24, Y+3	; 0x03
    a962:	35 dd       	rcall	.-1430   	; 0xa3ce <cpu_irq_restore>
    a964:	00 00       	nop
    a966:	26 96       	adiw	r28, 0x06	; 6
    a968:	cd bf       	out	0x3d, r28	; 61
    a96a:	de bf       	out	0x3e, r29	; 62
    a96c:	df 91       	pop	r29
    a96e:	cf 91       	pop	r28
    a970:	08 95       	ret

0000a972 <osc_get_rate>:
				vbat_status = VBAT_STATUS_OK;
			}
		}
	}
	return vbat_status;
}
    a972:	cf 93       	push	r28
    a974:	df 93       	push	r29
    a976:	1f 92       	push	r1
    a978:	cd b7       	in	r28, 0x3d	; 61
    a97a:	de b7       	in	r29, 0x3e	; 62
    a97c:	89 83       	std	Y+1, r24	; 0x01
    a97e:	89 81       	ldd	r24, Y+1	; 0x01
    a980:	88 2f       	mov	r24, r24
    a982:	90 e0       	ldi	r25, 0x00	; 0
    a984:	82 30       	cpi	r24, 0x02	; 2
    a986:	91 05       	cpc	r25, r1
    a988:	89 f0       	breq	.+34     	; 0xa9ac <osc_get_rate+0x3a>
    a98a:	83 30       	cpi	r24, 0x03	; 3
    a98c:	91 05       	cpc	r25, r1
    a98e:	1c f4       	brge	.+6      	; 0xa996 <osc_get_rate+0x24>
    a990:	01 97       	sbiw	r24, 0x01	; 1
    a992:	39 f0       	breq	.+14     	; 0xa9a2 <osc_get_rate+0x30>
    a994:	1a c0       	rjmp	.+52     	; 0xa9ca <osc_get_rate+0x58>
    a996:	84 30       	cpi	r24, 0x04	; 4
    a998:	91 05       	cpc	r25, r1
    a99a:	69 f0       	breq	.+26     	; 0xa9b6 <osc_get_rate+0x44>
    a99c:	08 97       	sbiw	r24, 0x08	; 8
    a99e:	81 f0       	breq	.+32     	; 0xa9c0 <osc_get_rate+0x4e>
    a9a0:	14 c0       	rjmp	.+40     	; 0xa9ca <osc_get_rate+0x58>
    a9a2:	80 e8       	ldi	r24, 0x80	; 128
    a9a4:	94 e8       	ldi	r25, 0x84	; 132
    a9a6:	ae e1       	ldi	r26, 0x1E	; 30
    a9a8:	b0 e0       	ldi	r27, 0x00	; 0
    a9aa:	12 c0       	rjmp	.+36     	; 0xa9d0 <osc_get_rate+0x5e>
    a9ac:	80 e0       	ldi	r24, 0x00	; 0
    a9ae:	9c e6       	ldi	r25, 0x6C	; 108
    a9b0:	ac ed       	ldi	r26, 0xDC	; 220
    a9b2:	b2 e0       	ldi	r27, 0x02	; 2
    a9b4:	0d c0       	rjmp	.+26     	; 0xa9d0 <osc_get_rate+0x5e>
    a9b6:	80 e0       	ldi	r24, 0x00	; 0
    a9b8:	90 e8       	ldi	r25, 0x80	; 128
    a9ba:	a0 e0       	ldi	r26, 0x00	; 0
    a9bc:	b0 e0       	ldi	r27, 0x00	; 0
    a9be:	08 c0       	rjmp	.+16     	; 0xa9d0 <osc_get_rate+0x5e>
    a9c0:	80 e0       	ldi	r24, 0x00	; 0
    a9c2:	9d e2       	ldi	r25, 0x2D	; 45
    a9c4:	a1 e3       	ldi	r26, 0x31	; 49
    a9c6:	b1 e0       	ldi	r27, 0x01	; 1
    a9c8:	03 c0       	rjmp	.+6      	; 0xa9d0 <osc_get_rate+0x5e>
    a9ca:	80 e0       	ldi	r24, 0x00	; 0
    a9cc:	90 e0       	ldi	r25, 0x00	; 0
    a9ce:	dc 01       	movw	r26, r24
    a9d0:	bc 01       	movw	r22, r24
    a9d2:	cd 01       	movw	r24, r26
    a9d4:	0f 90       	pop	r0
    a9d6:	df 91       	pop	r29
    a9d8:	cf 91       	pop	r28
    a9da:	08 95       	ret

0000a9dc <pll_get_default_rate_priv>:
    a9dc:	cf 93       	push	r28
    a9de:	df 93       	push	r29
    a9e0:	cd b7       	in	r28, 0x3d	; 61
    a9e2:	de b7       	in	r29, 0x3e	; 62
    a9e4:	29 97       	sbiw	r28, 0x09	; 9
    a9e6:	cd bf       	out	0x3d, r28	; 61
    a9e8:	de bf       	out	0x3e, r29	; 62
    a9ea:	8d 83       	std	Y+5, r24	; 0x05
    a9ec:	6e 83       	std	Y+6, r22	; 0x06
    a9ee:	7f 83       	std	Y+7, r23	; 0x07
    a9f0:	48 87       	std	Y+8, r20	; 0x08
    a9f2:	59 87       	std	Y+9, r21	; 0x09
    a9f4:	8d 81       	ldd	r24, Y+5	; 0x05
    a9f6:	88 2f       	mov	r24, r24
    a9f8:	90 e0       	ldi	r25, 0x00	; 0
    a9fa:	80 38       	cpi	r24, 0x80	; 128
    a9fc:	91 05       	cpc	r25, r1
    a9fe:	79 f0       	breq	.+30     	; 0xaa1e <pll_get_default_rate_priv+0x42>
    aa00:	80 3c       	cpi	r24, 0xC0	; 192
    aa02:	91 05       	cpc	r25, r1
    aa04:	a9 f0       	breq	.+42     	; 0xaa30 <pll_get_default_rate_priv+0x54>
    aa06:	89 2b       	or	r24, r25
    aa08:	09 f0       	breq	.+2      	; 0xaa0c <pll_get_default_rate_priv+0x30>
    aa0a:	1b c0       	rjmp	.+54     	; 0xaa42 <pll_get_default_rate_priv+0x66>
    aa0c:	80 e8       	ldi	r24, 0x80	; 128
    aa0e:	94 e8       	ldi	r25, 0x84	; 132
    aa10:	ae e1       	ldi	r26, 0x1E	; 30
    aa12:	b0 e0       	ldi	r27, 0x00	; 0
    aa14:	89 83       	std	Y+1, r24	; 0x01
    aa16:	9a 83       	std	Y+2, r25	; 0x02
    aa18:	ab 83       	std	Y+3, r26	; 0x03
    aa1a:	bc 83       	std	Y+4, r27	; 0x04
    aa1c:	12 c0       	rjmp	.+36     	; 0xaa42 <pll_get_default_rate_priv+0x66>
    aa1e:	80 e0       	ldi	r24, 0x00	; 0
    aa20:	9b e1       	ldi	r25, 0x1B	; 27
    aa22:	a7 eb       	ldi	r26, 0xB7	; 183
    aa24:	b0 e0       	ldi	r27, 0x00	; 0
    aa26:	89 83       	std	Y+1, r24	; 0x01
    aa28:	9a 83       	std	Y+2, r25	; 0x02
    aa2a:	ab 83       	std	Y+3, r26	; 0x03
    aa2c:	bc 83       	std	Y+4, r27	; 0x04
    aa2e:	09 c0       	rjmp	.+18     	; 0xaa42 <pll_get_default_rate_priv+0x66>
    aa30:	88 e0       	ldi	r24, 0x08	; 8
    aa32:	9f df       	rcall	.-194    	; 0xa972 <osc_get_rate>
    aa34:	dc 01       	movw	r26, r24
    aa36:	cb 01       	movw	r24, r22
    aa38:	89 83       	std	Y+1, r24	; 0x01
    aa3a:	9a 83       	std	Y+2, r25	; 0x02
    aa3c:	ab 83       	std	Y+3, r26	; 0x03
    aa3e:	bc 83       	std	Y+4, r27	; 0x04
    aa40:	00 00       	nop
    aa42:	8e 81       	ldd	r24, Y+6	; 0x06
    aa44:	9f 81       	ldd	r25, Y+7	; 0x07
    aa46:	cc 01       	movw	r24, r24
    aa48:	a0 e0       	ldi	r26, 0x00	; 0
    aa4a:	b0 e0       	ldi	r27, 0x00	; 0
    aa4c:	29 81       	ldd	r18, Y+1	; 0x01
    aa4e:	3a 81       	ldd	r19, Y+2	; 0x02
    aa50:	4b 81       	ldd	r20, Y+3	; 0x03
    aa52:	5c 81       	ldd	r21, Y+4	; 0x04
    aa54:	bc 01       	movw	r22, r24
    aa56:	cd 01       	movw	r24, r26
    aa58:	0f 94 7b 2e 	call	0x25cf6	; 0x25cf6 <__mulsi3>
    aa5c:	dc 01       	movw	r26, r24
    aa5e:	cb 01       	movw	r24, r22
    aa60:	89 83       	std	Y+1, r24	; 0x01
    aa62:	9a 83       	std	Y+2, r25	; 0x02
    aa64:	ab 83       	std	Y+3, r26	; 0x03
    aa66:	bc 83       	std	Y+4, r27	; 0x04
    aa68:	89 81       	ldd	r24, Y+1	; 0x01
    aa6a:	9a 81       	ldd	r25, Y+2	; 0x02
    aa6c:	ab 81       	ldd	r26, Y+3	; 0x03
    aa6e:	bc 81       	ldd	r27, Y+4	; 0x04
    aa70:	bc 01       	movw	r22, r24
    aa72:	cd 01       	movw	r24, r26
    aa74:	29 96       	adiw	r28, 0x09	; 9
    aa76:	cd bf       	out	0x3d, r28	; 61
    aa78:	de bf       	out	0x3e, r29	; 62
    aa7a:	df 91       	pop	r29
    aa7c:	cf 91       	pop	r28
    aa7e:	08 95       	ret

0000aa80 <sysclk_get_main_hz>:
    aa80:	cf 93       	push	r28
    aa82:	df 93       	push	r29
    aa84:	cd b7       	in	r28, 0x3d	; 61
    aa86:	de b7       	in	r29, 0x3e	; 62
    aa88:	41 e0       	ldi	r20, 0x01	; 1
    aa8a:	50 e0       	ldi	r21, 0x00	; 0
    aa8c:	63 e0       	ldi	r22, 0x03	; 3
    aa8e:	70 e0       	ldi	r23, 0x00	; 0
    aa90:	80 ec       	ldi	r24, 0xC0	; 192
    aa92:	a4 df       	rcall	.-184    	; 0xa9dc <pll_get_default_rate_priv>
    aa94:	dc 01       	movw	r26, r24
    aa96:	cb 01       	movw	r24, r22
    aa98:	bc 01       	movw	r22, r24
    aa9a:	cd 01       	movw	r24, r26
    aa9c:	df 91       	pop	r29
    aa9e:	cf 91       	pop	r28
    aaa0:	08 95       	ret

0000aaa2 <sysclk_get_per4_hz>:
    aaa2:	cf 93       	push	r28
    aaa4:	df 93       	push	r29
    aaa6:	1f 92       	push	r1
    aaa8:	cd b7       	in	r28, 0x3d	; 61
    aaaa:	de b7       	in	r29, 0x3e	; 62
    aaac:	19 82       	std	Y+1, r1	; 0x01
    aaae:	e8 df       	rcall	.-48     	; 0xaa80 <sysclk_get_main_hz>
    aab0:	dc 01       	movw	r26, r24
    aab2:	cb 01       	movw	r24, r22
    aab4:	29 81       	ldd	r18, Y+1	; 0x01
    aab6:	22 2f       	mov	r18, r18
    aab8:	30 e0       	ldi	r19, 0x00	; 0
    aaba:	04 c0       	rjmp	.+8      	; 0xaac4 <sysclk_get_per4_hz+0x22>
    aabc:	b6 95       	lsr	r27
    aabe:	a7 95       	ror	r26
    aac0:	97 95       	ror	r25
    aac2:	87 95       	ror	r24
    aac4:	2a 95       	dec	r18
    aac6:	d2 f7       	brpl	.-12     	; 0xaabc <sysclk_get_per4_hz+0x1a>
    aac8:	bc 01       	movw	r22, r24
    aaca:	cd 01       	movw	r24, r26
    aacc:	0f 90       	pop	r0
    aace:	df 91       	pop	r29
    aad0:	cf 91       	pop	r28
    aad2:	08 95       	ret

0000aad4 <sysclk_get_per2_hz>:
    aad4:	cf 93       	push	r28
    aad6:	df 93       	push	r29
    aad8:	cd b7       	in	r28, 0x3d	; 61
    aada:	de b7       	in	r29, 0x3e	; 62
    aadc:	e2 df       	rcall	.-60     	; 0xaaa2 <sysclk_get_per4_hz>
    aade:	dc 01       	movw	r26, r24
    aae0:	cb 01       	movw	r24, r22
    aae2:	bc 01       	movw	r22, r24
    aae4:	cd 01       	movw	r24, r26
    aae6:	df 91       	pop	r29
    aae8:	cf 91       	pop	r28
    aaea:	08 95       	ret

0000aaec <sysclk_get_per_hz>:
    aaec:	cf 93       	push	r28
    aaee:	df 93       	push	r29
    aaf0:	cd b7       	in	r28, 0x3d	; 61
    aaf2:	de b7       	in	r29, 0x3e	; 62
    aaf4:	ef df       	rcall	.-34     	; 0xaad4 <sysclk_get_per2_hz>
    aaf6:	dc 01       	movw	r26, r24
    aaf8:	cb 01       	movw	r24, r22
    aafa:	b6 95       	lsr	r27
    aafc:	a7 95       	ror	r26
    aafe:	97 95       	ror	r25
    ab00:	87 95       	ror	r24
    ab02:	bc 01       	movw	r22, r24
    ab04:	cd 01       	movw	r24, r26
    ab06:	df 91       	pop	r29
    ab08:	cf 91       	pop	r28
    ab0a:	08 95       	ret

0000ab0c <sysclk_get_cpu_hz>:
    ab0c:	cf 93       	push	r28
    ab0e:	df 93       	push	r29
    ab10:	cd b7       	in	r28, 0x3d	; 61
    ab12:	de b7       	in	r29, 0x3e	; 62
    ab14:	eb df       	rcall	.-42     	; 0xaaec <sysclk_get_per_hz>
    ab16:	dc 01       	movw	r26, r24
    ab18:	cb 01       	movw	r24, r22
    ab1a:	bc 01       	movw	r22, r24
    ab1c:	cd 01       	movw	r24, r26
    ab1e:	df 91       	pop	r29
    ab20:	cf 91       	pop	r28
    ab22:	08 95       	ret

0000ab24 <__portable_avr_delay_cycles>:
    ab24:	04 c0       	rjmp	.+8      	; 0xab2e <__portable_avr_delay_cycles+0xa>
    ab26:	61 50       	subi	r22, 0x01	; 1
    ab28:	71 09       	sbc	r23, r1
    ab2a:	81 09       	sbc	r24, r1
    ab2c:	91 09       	sbc	r25, r1
    ab2e:	61 15       	cp	r22, r1
    ab30:	71 05       	cpc	r23, r1
    ab32:	81 05       	cpc	r24, r1
    ab34:	91 05       	cpc	r25, r1
    ab36:	b9 f7       	brne	.-18     	; 0xab26 <__portable_avr_delay_cycles+0x2>
    ab38:	08 95       	ret

0000ab3a <rtc_get_counter>:
    ab3a:	cf 93       	push	r28
    ab3c:	df 93       	push	r29
    ab3e:	cd b7       	in	r28, 0x3d	; 61
    ab40:	de b7       	in	r29, 0x3e	; 62
    ab42:	80 e2       	ldi	r24, 0x20	; 32
    ab44:	94 e0       	ldi	r25, 0x04	; 4
    ab46:	20 e1       	ldi	r18, 0x10	; 16
    ab48:	fc 01       	movw	r30, r24
    ab4a:	21 83       	std	Z+1, r18	; 0x01
    ab4c:	00 00       	nop
    ab4e:	80 e2       	ldi	r24, 0x20	; 32
    ab50:	94 e0       	ldi	r25, 0x04	; 4
    ab52:	fc 01       	movw	r30, r24
    ab54:	81 81       	ldd	r24, Z+1	; 0x01
    ab56:	88 2f       	mov	r24, r24
    ab58:	90 e0       	ldi	r25, 0x00	; 0
    ab5a:	80 71       	andi	r24, 0x10	; 16
    ab5c:	99 27       	eor	r25, r25
    ab5e:	89 2b       	or	r24, r25
    ab60:	b1 f7       	brne	.-20     	; 0xab4e <rtc_get_counter+0x14>
    ab62:	80 e2       	ldi	r24, 0x20	; 32
    ab64:	94 e0       	ldi	r25, 0x04	; 4
    ab66:	fc 01       	movw	r30, r24
    ab68:	84 81       	ldd	r24, Z+4	; 0x04
    ab6a:	95 81       	ldd	r25, Z+5	; 0x05
    ab6c:	a6 81       	ldd	r26, Z+6	; 0x06
    ab6e:	b7 81       	ldd	r27, Z+7	; 0x07
    ab70:	bc 01       	movw	r22, r24
    ab72:	cd 01       	movw	r24, r26
    ab74:	df 91       	pop	r29
    ab76:	cf 91       	pop	r28
    ab78:	08 95       	ret

0000ab7a <rtc_get_time>:
    ab7a:	cf 93       	push	r28
    ab7c:	df 93       	push	r29
    ab7e:	cd b7       	in	r28, 0x3d	; 61
    ab80:	de b7       	in	r29, 0x3e	; 62
    ab82:	db df       	rcall	.-74     	; 0xab3a <rtc_get_counter>
    ab84:	dc 01       	movw	r26, r24
    ab86:	cb 01       	movw	r24, r22
    ab88:	bc 01       	movw	r22, r24
    ab8a:	cd 01       	movw	r24, r26
    ab8c:	df 91       	pop	r29
    ab8e:	cf 91       	pop	r28
    ab90:	08 95       	ret

0000ab92 <rtc_set_alarm>:
    ab92:	cf 93       	push	r28
    ab94:	df 93       	push	r29
    ab96:	00 d0       	rcall	.+0      	; 0xab98 <rtc_set_alarm+0x6>
    ab98:	1f 92       	push	r1
    ab9a:	cd b7       	in	r28, 0x3d	; 61
    ab9c:	de b7       	in	r29, 0x3e	; 62
    ab9e:	69 83       	std	Y+1, r22	; 0x01
    aba0:	7a 83       	std	Y+2, r23	; 0x02
    aba2:	8b 83       	std	Y+3, r24	; 0x03
    aba4:	9c 83       	std	Y+4, r25	; 0x04
    aba6:	80 e2       	ldi	r24, 0x20	; 32
    aba8:	94 e0       	ldi	r25, 0x04	; 4
    abaa:	24 e0       	ldi	r18, 0x04	; 4
    abac:	fc 01       	movw	r30, r24
    abae:	22 83       	std	Z+2, r18	; 0x02
    abb0:	20 e2       	ldi	r18, 0x20	; 32
    abb2:	34 e0       	ldi	r19, 0x04	; 4
    abb4:	89 81       	ldd	r24, Y+1	; 0x01
    abb6:	9a 81       	ldd	r25, Y+2	; 0x02
    abb8:	ab 81       	ldd	r26, Y+3	; 0x03
    abba:	bc 81       	ldd	r27, Y+4	; 0x04
    abbc:	f9 01       	movw	r30, r18
    abbe:	84 87       	std	Z+12, r24	; 0x0c
    abc0:	95 87       	std	Z+13, r25	; 0x0d
    abc2:	a6 87       	std	Z+14, r26	; 0x0e
    abc4:	b7 87       	std	Z+15, r27	; 0x0f
    abc6:	80 e2       	ldi	r24, 0x20	; 32
    abc8:	94 e0       	ldi	r25, 0x04	; 4
    abca:	22 e0       	ldi	r18, 0x02	; 2
    abcc:	fc 01       	movw	r30, r24
    abce:	23 83       	std	Z+3, r18	; 0x03
    abd0:	00 00       	nop
    abd2:	24 96       	adiw	r28, 0x04	; 4
    abd4:	cd bf       	out	0x3d, r28	; 61
    abd6:	de bf       	out	0x3e, r29	; 62
    abd8:	df 91       	pop	r29
    abda:	cf 91       	pop	r28
    abdc:	08 95       	ret

0000abde <rtc_set_callback>:
    abde:	cf 93       	push	r28
    abe0:	df 93       	push	r29
    abe2:	1f 92       	push	r1
    abe4:	1f 92       	push	r1
    abe6:	cd b7       	in	r28, 0x3d	; 61
    abe8:	de b7       	in	r29, 0x3e	; 62
    abea:	89 83       	std	Y+1, r24	; 0x01
    abec:	9a 83       	std	Y+2, r25	; 0x02
    abee:	89 81       	ldd	r24, Y+1	; 0x01
    abf0:	9a 81       	ldd	r25, Y+2	; 0x02
    abf2:	80 93 ff 32 	sts	0x32FF, r24	; 0x8032ff <rtc_data>
    abf6:	90 93 00 33 	sts	0x3300, r25	; 0x803300 <rtc_data+0x1>
    abfa:	00 00       	nop
    abfc:	0f 90       	pop	r0
    abfe:	0f 90       	pop	r0
    ac00:	df 91       	pop	r29
    ac02:	cf 91       	pop	r28
    ac04:	08 95       	ret

0000ac06 <vbat_init>:
 * The default clock rate to the RTC32 is 1Hz but this can be changed to 1024Hz
 * by the user in the module configuration by defining
 * \ref CONFIG_RTC32_CLOCK_1024HZ.
 */
static void vbat_init(void)
{
    ac06:	2f 92       	push	r2
    ac08:	3f 92       	push	r3
    ac0a:	4f 92       	push	r4
    ac0c:	5f 92       	push	r5
    ac0e:	6f 92       	push	r6
    ac10:	7f 92       	push	r7
    ac12:	8f 92       	push	r8
    ac14:	9f 92       	push	r9
    ac16:	af 92       	push	r10
    ac18:	bf 92       	push	r11
    ac1a:	cf 92       	push	r12
    ac1c:	df 92       	push	r13
    ac1e:	ef 92       	push	r14
    ac20:	ff 92       	push	r15
    ac22:	0f 93       	push	r16
    ac24:	1f 93       	push	r17
    ac26:	cf 93       	push	r28
    ac28:	df 93       	push	r29
    ac2a:	cd b7       	in	r28, 0x3d	; 61
    ac2c:	de b7       	in	r29, 0x3e	; 62
    ac2e:	68 97       	sbiw	r28, 0x18	; 24
    ac30:	cd bf       	out	0x3d, r28	; 61
    ac32:	de bf       	out	0x3e, r29	; 62
	// Enable access to VBAT
	VBAT.CTRL |= VBAT_ACCEN_bm;
    ac34:	80 ef       	ldi	r24, 0xF0	; 240
    ac36:	90 e0       	ldi	r25, 0x00	; 0
    ac38:	20 ef       	ldi	r18, 0xF0	; 240
    ac3a:	30 e0       	ldi	r19, 0x00	; 0
    ac3c:	f9 01       	movw	r30, r18
    ac3e:	20 81       	ld	r18, Z
    ac40:	22 60       	ori	r18, 0x02	; 2
    ac42:	fc 01       	movw	r30, r24
    ac44:	20 83       	st	Z, r18

	ccp_write_io((void *)&VBAT.CTRL, VBAT_RESET_bm);
    ac46:	61 e0       	ldi	r22, 0x01	; 1
    ac48:	80 ef       	ldi	r24, 0xF0	; 240
    ac4a:	90 e0       	ldi	r25, 0x00	; 0
    ac4c:	0f 94 4d 26 	call	0x24c9a	; 0x24c9a <ccp_write_io>

	VBAT.CTRL |= VBAT_XOSCFDEN_bm;
    ac50:	80 ef       	ldi	r24, 0xF0	; 240
    ac52:	90 e0       	ldi	r25, 0x00	; 0
    ac54:	20 ef       	ldi	r18, 0xF0	; 240
    ac56:	30 e0       	ldi	r19, 0x00	; 0
    ac58:	f9 01       	movw	r30, r18
    ac5a:	20 81       	ld	r18, Z
    ac5c:	24 60       	ori	r18, 0x04	; 4
    ac5e:	fc 01       	movw	r30, r24
	/* This delay is needed to give the voltage in the backup system some
	* time to stabilize before we turn on the oscillator. If we do not
	* have this delay we may get a failure detection.
	*/
	delay_us(200);
    ac60:	20 83       	st	Z, r18
    ac62:	54 df       	rcall	.-344    	; 0xab0c <sysclk_get_cpu_hz>
    ac64:	dc 01       	movw	r26, r24
    ac66:	cb 01       	movw	r24, r22
    ac68:	9c 01       	movw	r18, r24
    ac6a:	ad 01       	movw	r20, r26
    ac6c:	60 e0       	ldi	r22, 0x00	; 0
    ac6e:	70 e0       	ldi	r23, 0x00	; 0
    ac70:	cb 01       	movw	r24, r22
    ac72:	82 2e       	mov	r8, r18
    ac74:	93 2e       	mov	r9, r19
    ac76:	a4 2e       	mov	r10, r20
    ac78:	b5 2e       	mov	r11, r21
    ac7a:	c6 2e       	mov	r12, r22
    ac7c:	d7 2e       	mov	r13, r23
    ac7e:	e8 2e       	mov	r14, r24
    ac80:	f9 2e       	mov	r15, r25
    ac82:	28 2d       	mov	r18, r8
    ac84:	39 2d       	mov	r19, r9
    ac86:	4a 2d       	mov	r20, r10
    ac88:	5b 2d       	mov	r21, r11
    ac8a:	6c 2d       	mov	r22, r12
    ac8c:	7d 2d       	mov	r23, r13
    ac8e:	8e 2d       	mov	r24, r14
    ac90:	9f 2d       	mov	r25, r15
    ac92:	03 e0       	ldi	r16, 0x03	; 3
    ac94:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    ac98:	29 83       	std	Y+1, r18	; 0x01
    ac9a:	3a 83       	std	Y+2, r19	; 0x02
    ac9c:	4b 83       	std	Y+3, r20	; 0x03
    ac9e:	5c 83       	std	Y+4, r21	; 0x04
    aca0:	6d 83       	std	Y+5, r22	; 0x05
    aca2:	7e 83       	std	Y+6, r23	; 0x06
    aca4:	8f 83       	std	Y+7, r24	; 0x07
    aca6:	98 87       	std	Y+8, r25	; 0x08
    aca8:	89 80       	ldd	r8, Y+1	; 0x01
    acaa:	9a 80       	ldd	r9, Y+2	; 0x02
    acac:	ab 80       	ldd	r10, Y+3	; 0x03
    acae:	bc 80       	ldd	r11, Y+4	; 0x04
    acb0:	cd 80       	ldd	r12, Y+5	; 0x05
    acb2:	de 80       	ldd	r13, Y+6	; 0x06
    acb4:	ef 80       	ldd	r14, Y+7	; 0x07
    acb6:	f8 84       	ldd	r15, Y+8	; 0x08
    acb8:	28 2d       	mov	r18, r8
    acba:	39 2d       	mov	r19, r9
    acbc:	4a 2d       	mov	r20, r10
    acbe:	5b 2d       	mov	r21, r11
    acc0:	6c 2d       	mov	r22, r12
    acc2:	7d 2d       	mov	r23, r13
    acc4:	8e 2d       	mov	r24, r14
    acc6:	9f 2d       	mov	r25, r15
    acc8:	02 e0       	ldi	r16, 0x02	; 2
    acca:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    acce:	29 87       	std	Y+9, r18	; 0x09
    acd0:	3a 87       	std	Y+10, r19	; 0x0a
    acd2:	4b 87       	std	Y+11, r20	; 0x0b
    acd4:	5c 87       	std	Y+12, r21	; 0x0c
    acd6:	6d 87       	std	Y+13, r22	; 0x0d
    acd8:	7e 87       	std	Y+14, r23	; 0x0e
    acda:	8f 87       	std	Y+15, r24	; 0x0f
    acdc:	98 8b       	std	Y+16, r25	; 0x10
    acde:	28 2d       	mov	r18, r8
    ace0:	39 2d       	mov	r19, r9
    ace2:	4a 2d       	mov	r20, r10
    ace4:	5b 2d       	mov	r21, r11
    ace6:	6c 2d       	mov	r22, r12
    ace8:	7d 2d       	mov	r23, r13
    acea:	8e 2d       	mov	r24, r14
    acec:	9f 2d       	mov	r25, r15
    acee:	a9 84       	ldd	r10, Y+9	; 0x09
    acf0:	ba 84       	ldd	r11, Y+10	; 0x0a
    acf2:	cb 84       	ldd	r12, Y+11	; 0x0b
    acf4:	dc 84       	ldd	r13, Y+12	; 0x0c
    acf6:	ed 84       	ldd	r14, Y+13	; 0x0d
    acf8:	fe 84       	ldd	r15, Y+14	; 0x0e
    acfa:	0f 85       	ldd	r16, Y+15	; 0x0f
    acfc:	18 89       	ldd	r17, Y+16	; 0x10
    acfe:	0f 94 62 30 	call	0x260c4	; 0x260c4 <__adddi3>
    ad02:	82 2e       	mov	r8, r18
    ad04:	93 2e       	mov	r9, r19
    ad06:	a4 2e       	mov	r10, r20
    ad08:	b5 2e       	mov	r11, r21
    ad0a:	c6 2e       	mov	r12, r22
    ad0c:	d7 2e       	mov	r13, r23
    ad0e:	e8 2e       	mov	r14, r24
    ad10:	f9 2e       	mov	r15, r25
    ad12:	28 2d       	mov	r18, r8
    ad14:	39 2d       	mov	r19, r9
    ad16:	4a 2d       	mov	r20, r10
    ad18:	5b 2d       	mov	r21, r11
    ad1a:	6c 2d       	mov	r22, r12
    ad1c:	7d 2d       	mov	r23, r13
    ad1e:	8e 2d       	mov	r24, r14
    ad20:	9f 2d       	mov	r25, r15
    ad22:	02 e0       	ldi	r16, 0x02	; 2
    ad24:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    ad28:	29 8b       	std	Y+17, r18	; 0x11
    ad2a:	3a 8b       	std	Y+18, r19	; 0x12
    ad2c:	4b 8b       	std	Y+19, r20	; 0x13
    ad2e:	5c 8b       	std	Y+20, r21	; 0x14
    ad30:	6d 8b       	std	Y+21, r22	; 0x15
    ad32:	7e 8b       	std	Y+22, r23	; 0x16
    ad34:	8f 8b       	std	Y+23, r24	; 0x17
    ad36:	98 8f       	std	Y+24, r25	; 0x18
    ad38:	28 2d       	mov	r18, r8
    ad3a:	39 2d       	mov	r19, r9
    ad3c:	4a 2d       	mov	r20, r10
    ad3e:	5b 2d       	mov	r21, r11
    ad40:	6c 2d       	mov	r22, r12
    ad42:	7d 2d       	mov	r23, r13
    ad44:	8e 2d       	mov	r24, r14
    ad46:	9f 2d       	mov	r25, r15
    ad48:	a9 88       	ldd	r10, Y+17	; 0x11
    ad4a:	ba 88       	ldd	r11, Y+18	; 0x12
    ad4c:	cb 88       	ldd	r12, Y+19	; 0x13
    ad4e:	dc 88       	ldd	r13, Y+20	; 0x14
    ad50:	ed 88       	ldd	r14, Y+21	; 0x15
    ad52:	fe 88       	ldd	r15, Y+22	; 0x16
    ad54:	0f 89       	ldd	r16, Y+23	; 0x17
    ad56:	18 8d       	ldd	r17, Y+24	; 0x18
    ad58:	0f 94 62 30 	call	0x260c4	; 0x260c4 <__adddi3>
    ad5c:	22 2e       	mov	r2, r18
    ad5e:	33 2e       	mov	r3, r19
    ad60:	44 2e       	mov	r4, r20
    ad62:	55 2e       	mov	r5, r21
    ad64:	66 2e       	mov	r6, r22
    ad66:	77 2e       	mov	r7, r23
    ad68:	88 2e       	mov	r8, r24
    ad6a:	99 2e       	mov	r9, r25
    ad6c:	0f 2e       	mov	r0, r31
    ad6e:	f6 e0       	ldi	r31, 0x06	; 6
    ad70:	af 2e       	mov	r10, r31
    ad72:	f0 2d       	mov	r31, r0
    ad74:	b1 2c       	mov	r11, r1
    ad76:	c1 2c       	mov	r12, r1
    ad78:	d1 2c       	mov	r13, r1
    ad7a:	e1 2c       	mov	r14, r1
    ad7c:	f1 2c       	mov	r15, r1
    ad7e:	00 e0       	ldi	r16, 0x00	; 0
    ad80:	10 e0       	ldi	r17, 0x00	; 0
    ad82:	22 2d       	mov	r18, r2
    ad84:	33 2d       	mov	r19, r3
    ad86:	44 2d       	mov	r20, r4
    ad88:	55 2d       	mov	r21, r5
    ad8a:	66 2d       	mov	r22, r6
    ad8c:	77 2d       	mov	r23, r7
    ad8e:	88 2d       	mov	r24, r8
    ad90:	99 2d       	mov	r25, r9
    ad92:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    ad96:	22 2e       	mov	r2, r18
    ad98:	33 2e       	mov	r3, r19
    ad9a:	44 2e       	mov	r4, r20
    ad9c:	55 2e       	mov	r5, r21
    ad9e:	66 2e       	mov	r6, r22
    ada0:	77 2e       	mov	r7, r23
    ada2:	88 2e       	mov	r8, r24
    ada4:	99 2e       	mov	r9, r25
    ada6:	a2 2c       	mov	r10, r2
    ada8:	b3 2c       	mov	r11, r3
    adaa:	c4 2c       	mov	r12, r4
    adac:	d5 2c       	mov	r13, r5
    adae:	e6 2c       	mov	r14, r6
    adb0:	f7 2c       	mov	r15, r7
    adb2:	08 2d       	mov	r16, r8
    adb4:	19 2d       	mov	r17, r9
    adb6:	2a 2d       	mov	r18, r10
    adb8:	3b 2d       	mov	r19, r11
    adba:	4c 2d       	mov	r20, r12
    adbc:	5d 2d       	mov	r21, r13
    adbe:	6e 2d       	mov	r22, r14
    adc0:	7f 2d       	mov	r23, r15
    adc2:	80 2f       	mov	r24, r16
    adc4:	91 2f       	mov	r25, r17
    adc6:	21 5c       	subi	r18, 0xC1	; 193
    adc8:	3d 4b       	sbci	r19, 0xBD	; 189
    adca:	40 4f       	sbci	r20, 0xF0	; 240
    adcc:	5f 4f       	sbci	r21, 0xFF	; 255
    adce:	6f 4f       	sbci	r22, 0xFF	; 255
    add0:	7f 4f       	sbci	r23, 0xFF	; 255
    add2:	8f 4f       	sbci	r24, 0xFF	; 255
    add4:	9f 4f       	sbci	r25, 0xFF	; 255
    add6:	a2 2e       	mov	r10, r18
    add8:	b3 2e       	mov	r11, r19
    adda:	c4 2e       	mov	r12, r20
    addc:	d5 2e       	mov	r13, r21
    adde:	e6 2e       	mov	r14, r22
    ade0:	f7 2e       	mov	r15, r23
    ade2:	08 2f       	mov	r16, r24
    ade4:	19 2f       	mov	r17, r25
    ade6:	2a 2d       	mov	r18, r10
    ade8:	3b 2d       	mov	r19, r11
    adea:	4c 2d       	mov	r20, r12
    adec:	5d 2d       	mov	r21, r13
    adee:	6e 2d       	mov	r22, r14
    adf0:	7f 2d       	mov	r23, r15
    adf2:	80 2f       	mov	r24, r16
    adf4:	91 2f       	mov	r25, r17
    adf6:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
    adfa:	dc 01       	movw	r26, r24
    adfc:	cb 01       	movw	r24, r22
    adfe:	20 e0       	ldi	r18, 0x00	; 0
    ae00:	34 e2       	ldi	r19, 0x24	; 36
    ae02:	44 e7       	ldi	r20, 0x74	; 116
    ae04:	59 e4       	ldi	r21, 0x49	; 73
    ae06:	bc 01       	movw	r22, r24
    ae08:	cd 01       	movw	r24, r26
    ae0a:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    ae0e:	dc 01       	movw	r26, r24
    ae10:	cb 01       	movw	r24, r22
    ae12:	bc 01       	movw	r22, r24
    ae14:	cd 01       	movw	r24, r26
    ae16:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
    ae1a:	a2 2e       	mov	r10, r18
    ae1c:	b3 2e       	mov	r11, r19
    ae1e:	c4 2e       	mov	r12, r20
    ae20:	d5 2e       	mov	r13, r21
    ae22:	e6 2e       	mov	r14, r22
    ae24:	f7 2e       	mov	r15, r23
    ae26:	08 2f       	mov	r16, r24
    ae28:	19 2f       	mov	r17, r25
    ae2a:	d6 01       	movw	r26, r12
    ae2c:	c5 01       	movw	r24, r10
    ae2e:	bc 01       	movw	r22, r24
    ae30:	cd 01       	movw	r24, r26
	VBAT.CTRL |= VBAT_XOSCEN_bm | RTC32_CLOCK | RTC32_CLOCK_HIGHESR;
    ae32:	78 de       	rcall	.-784    	; 0xab24 <__portable_avr_delay_cycles>
    ae34:	80 ef       	ldi	r24, 0xF0	; 240
    ae36:	90 e0       	ldi	r25, 0x00	; 0
    ae38:	20 ef       	ldi	r18, 0xF0	; 240
    ae3a:	30 e0       	ldi	r19, 0x00	; 0
    ae3c:	f9 01       	movw	r30, r18
    ae3e:	20 81       	ld	r18, Z
    ae40:	28 61       	ori	r18, 0x18	; 24
    ae42:	fc 01       	movw	r30, r24
	while (!(VBAT.STATUS & VBAT_XOSCRDY_bm));
    ae44:	20 83       	st	Z, r18
    ae46:	00 00       	nop
    ae48:	80 ef       	ldi	r24, 0xF0	; 240
    ae4a:	90 e0       	ldi	r25, 0x00	; 0
    ae4c:	fc 01       	movw	r30, r24
    ae4e:	81 81       	ldd	r24, Z+1	; 0x01
    ae50:	88 2f       	mov	r24, r24
    ae52:	90 e0       	ldi	r25, 0x00	; 0
    ae54:	88 70       	andi	r24, 0x08	; 8
    ae56:	99 27       	eor	r25, r25
    ae58:	89 2b       	or	r24, r25
}
    ae5a:	b1 f3       	breq	.-20     	; 0xae48 <vbat_init+0x242>
    ae5c:	00 00       	nop
    ae5e:	68 96       	adiw	r28, 0x18	; 24
    ae60:	cd bf       	out	0x3d, r28	; 61
    ae62:	de bf       	out	0x3e, r29	; 62
    ae64:	df 91       	pop	r29
    ae66:	cf 91       	pop	r28
    ae68:	1f 91       	pop	r17
    ae6a:	0f 91       	pop	r16
    ae6c:	ff 90       	pop	r15
    ae6e:	ef 90       	pop	r14
    ae70:	df 90       	pop	r13
    ae72:	cf 90       	pop	r12
    ae74:	bf 90       	pop	r11
    ae76:	af 90       	pop	r10
    ae78:	9f 90       	pop	r9
    ae7a:	8f 90       	pop	r8
    ae7c:	7f 90       	pop	r7
    ae7e:	6f 90       	pop	r6
    ae80:	5f 90       	pop	r5
    ae82:	4f 90       	pop	r4
    ae84:	3f 90       	pop	r3
    ae86:	2f 90       	pop	r2
    ae88:	08 95       	ret

0000ae8a <rtc_init>:
 * \note When the backup system is used, the function \ref
 * rtc_vbat_system_check should be called to determine if a re-initialization
 * must be done.
 */
void rtc_init(void)
{
    ae8a:	cf 93       	push	r28
    ae8c:	df 93       	push	r29
    ae8e:	cd b7       	in	r28, 0x3d	; 61
    ae90:	de b7       	in	r29, 0x3e	; 62
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_RTC);
    ae92:	64 e0       	ldi	r22, 0x04	; 4
    ae94:	80 e0       	ldi	r24, 0x00	; 0
    ae96:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
	// Set up VBAT system and start oscillator
	vbat_init();

	// Disable the RTC32 module before setting it up
	RTC32.CTRL = 0;
    ae9a:	b5 de       	rcall	.-662    	; 0xac06 <vbat_init>
    ae9c:	80 e2       	ldi	r24, 0x20	; 32
    ae9e:	94 e0       	ldi	r25, 0x04	; 4
    aea0:	fc 01       	movw	r30, r24

	while (rtc_is_busy());
    aea2:	10 82       	st	Z, r1
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    aea4:	00 00       	nop
    aea6:	80 e2       	ldi	r24, 0x20	; 32
    aea8:	94 e0       	ldi	r25, 0x04	; 4
    aeaa:	fc 01       	movw	r30, r24
    aeac:	81 81       	ldd	r24, Z+1	; 0x01
    aeae:	88 2f       	mov	r24, r24
    aeb0:	90 e0       	ldi	r25, 0x00	; 0
    aeb2:	81 70       	andi	r24, 0x01	; 1
    aeb4:	99 27       	eor	r25, r25
    aeb6:	21 e0       	ldi	r18, 0x01	; 1
    aeb8:	89 2b       	or	r24, r25
    aeba:	09 f4       	brne	.+2      	; 0xaebe <rtc_init+0x34>
	vbat_init();

	// Disable the RTC32 module before setting it up
	RTC32.CTRL = 0;

	while (rtc_is_busy());
    aebc:	20 e0       	ldi	r18, 0x00	; 0
    aebe:	22 23       	and	r18, r18

	// Set up maximum period and start at 0
	RTC32.PER = 0xffffffff;
    aec0:	91 f7       	brne	.-28     	; 0xaea6 <rtc_init+0x1c>
    aec2:	20 e2       	ldi	r18, 0x20	; 32
    aec4:	34 e0       	ldi	r19, 0x04	; 4
    aec6:	8f ef       	ldi	r24, 0xFF	; 255
    aec8:	9f ef       	ldi	r25, 0xFF	; 255
    aeca:	dc 01       	movw	r26, r24
    aecc:	f9 01       	movw	r30, r18
    aece:	80 87       	std	Z+8, r24	; 0x08
    aed0:	91 87       	std	Z+9, r25	; 0x09
    aed2:	a2 87       	std	Z+10, r26	; 0x0a
	RTC32.CNT = 0;
    aed4:	b3 87       	std	Z+11, r27	; 0x0b
    aed6:	80 e2       	ldi	r24, 0x20	; 32
    aed8:	94 e0       	ldi	r25, 0x04	; 4
    aeda:	fc 01       	movw	r30, r24
    aedc:	14 82       	std	Z+4, r1	; 0x04
    aede:	15 82       	std	Z+5, r1	; 0x05
    aee0:	16 82       	std	Z+6, r1	; 0x06

	while (rtc_is_busy());
    aee2:	17 82       	std	Z+7, r1	; 0x07
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    aee4:	00 00       	nop
    aee6:	80 e2       	ldi	r24, 0x20	; 32
    aee8:	94 e0       	ldi	r25, 0x04	; 4
    aeea:	fc 01       	movw	r30, r24
    aeec:	81 81       	ldd	r24, Z+1	; 0x01
    aeee:	88 2f       	mov	r24, r24
    aef0:	90 e0       	ldi	r25, 0x00	; 0
    aef2:	81 70       	andi	r24, 0x01	; 1
    aef4:	99 27       	eor	r25, r25
    aef6:	21 e0       	ldi	r18, 0x01	; 1
    aef8:	89 2b       	or	r24, r25
    aefa:	09 f4       	brne	.+2      	; 0xaefe <rtc_init+0x74>

	// Set up maximum period and start at 0
	RTC32.PER = 0xffffffff;
	RTC32.CNT = 0;

	while (rtc_is_busy());
    aefc:	20 e0       	ldi	r18, 0x00	; 0
    aefe:	22 23       	and	r18, r18

	RTC32.INTCTRL = 0;
    af00:	91 f7       	brne	.-28     	; 0xaee6 <rtc_init+0x5c>
    af02:	80 e2       	ldi	r24, 0x20	; 32
    af04:	94 e0       	ldi	r25, 0x04	; 4
    af06:	fc 01       	movw	r30, r24
	RTC32.CTRL = RTC32_ENABLE_bm;
    af08:	12 82       	std	Z+2, r1	; 0x02
    af0a:	80 e2       	ldi	r24, 0x20	; 32
    af0c:	94 e0       	ldi	r25, 0x04	; 4
    af0e:	21 e0       	ldi	r18, 0x01	; 1
    af10:	fc 01       	movw	r30, r24

	// Make sure it's sync'ed before return
	while (rtc_is_busy());
    af12:	20 83       	st	Z, r18
 * \retval true  Is busy
 * \retval false Is ready
 */
static __always_inline bool rtc_is_busy(void)
{
	return RTC32.SYNCCTRL & RTC32_SYNCBUSY_bm;
    af14:	00 00       	nop
    af16:	80 e2       	ldi	r24, 0x20	; 32
    af18:	94 e0       	ldi	r25, 0x04	; 4
    af1a:	fc 01       	movw	r30, r24
    af1c:	81 81       	ldd	r24, Z+1	; 0x01
    af1e:	88 2f       	mov	r24, r24
    af20:	90 e0       	ldi	r25, 0x00	; 0
    af22:	81 70       	andi	r24, 0x01	; 1
    af24:	99 27       	eor	r25, r25
    af26:	21 e0       	ldi	r18, 0x01	; 1
    af28:	89 2b       	or	r24, r25
    af2a:	09 f4       	brne	.+2      	; 0xaf2e <rtc_init+0xa4>

	RTC32.INTCTRL = 0;
	RTC32.CTRL = RTC32_ENABLE_bm;

	// Make sure it's sync'ed before return
	while (rtc_is_busy());
    af2c:	20 e0       	ldi	r18, 0x00	; 0
    af2e:	22 23       	and	r18, r18
}
    af30:	91 f7       	brne	.-28     	; 0xaf16 <rtc_init+0x8c>
    af32:	00 00       	nop
    af34:	df 91       	pop	r29
    af36:	cf 91       	pop	r28
    af38:	08 95       	ret

0000af3a <__vector_11>:
 *
 * Disables the RTC32 interrupts, then calls the alarm callback function if one
 * has been set.
 */
ISR(RTC32_COMP_vect)
{
    af3a:	1f 92       	push	r1
    af3c:	0f 92       	push	r0
    af3e:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    af42:	0f 92       	push	r0
    af44:	11 24       	eor	r1, r1
    af46:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    af4a:	0f 92       	push	r0
    af4c:	0f 93       	push	r16
    af4e:	1f 93       	push	r17
    af50:	2f 93       	push	r18
    af52:	3f 93       	push	r19
    af54:	4f 93       	push	r20
    af56:	5f 93       	push	r21
    af58:	6f 93       	push	r22
    af5a:	7f 93       	push	r23
    af5c:	8f 93       	push	r24
    af5e:	9f 93       	push	r25
    af60:	af 93       	push	r26
    af62:	bf 93       	push	r27
    af64:	ef 93       	push	r30
    af66:	ff 93       	push	r31
    af68:	cf 93       	push	r28
    af6a:	df 93       	push	r29
    af6c:	cd b7       	in	r28, 0x3d	; 61
    af6e:	de b7       	in	r29, 0x3e	; 62
	RTC32.INTCTRL = 0;
    af70:	80 e2       	ldi	r24, 0x20	; 32
    af72:	94 e0       	ldi	r25, 0x04	; 4
    af74:	fc 01       	movw	r30, r24
    af76:	12 82       	std	Z+2, r1	; 0x02
	if (rtc_data.callback)
    af78:	80 91 ff 32 	lds	r24, 0x32FF	; 0x8032ff <rtc_data>
    af7c:	90 91 00 33 	lds	r25, 0x3300	; 0x803300 <rtc_data+0x1>
    af80:	89 2b       	or	r24, r25
    af82:	59 f0       	breq	.+22     	; 0xaf9a <__vector_11+0x60>
		rtc_data.callback(rtc_get_time());
    af84:	00 91 ff 32 	lds	r16, 0x32FF	; 0x8032ff <rtc_data>
    af88:	10 91 00 33 	lds	r17, 0x3300	; 0x803300 <rtc_data+0x1>
    af8c:	f6 dd       	rcall	.-1044   	; 0xab7a <rtc_get_time>
    af8e:	dc 01       	movw	r26, r24
    af90:	cb 01       	movw	r24, r22
    af92:	bc 01       	movw	r22, r24
    af94:	cd 01       	movw	r24, r26
    af96:	f8 01       	movw	r30, r16
    af98:	19 95       	eicall
}
    af9a:	00 00       	nop
    af9c:	df 91       	pop	r29
    af9e:	cf 91       	pop	r28
    afa0:	ff 91       	pop	r31
    afa2:	ef 91       	pop	r30
    afa4:	bf 91       	pop	r27
    afa6:	af 91       	pop	r26
    afa8:	9f 91       	pop	r25
    afaa:	8f 91       	pop	r24
    afac:	7f 91       	pop	r23
    afae:	6f 91       	pop	r22
    afb0:	5f 91       	pop	r21
    afb2:	4f 91       	pop	r20
    afb4:	3f 91       	pop	r19
    afb6:	2f 91       	pop	r18
    afb8:	1f 91       	pop	r17
    afba:	0f 91       	pop	r16
    afbc:	0f 90       	pop	r0
    afbe:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
    afc2:	0f 90       	pop	r0
    afc4:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
    afc8:	0f 90       	pop	r0
    afca:	1f 90       	pop	r1
    afcc:	18 95       	reti

0000afce <get_interpolated_sine>:
PROGMEM_DECLARE(int8_t, PM_SINE_IP[PM_SINE_IP_COUNT]);


/* Linear interpolation with noise */
uint16_t get_interpolated_sine(uint16_t phase)
{
    afce:	cf 93       	push	r28
    afd0:	df 93       	push	r29
    afd2:	cd b7       	in	r28, 0x3d	; 61
    afd4:	de b7       	in	r29, 0x3e	; 62
    afd6:	69 97       	sbiw	r28, 0x19	; 25
    afd8:	cd bf       	out	0x3d, r28	; 61
    afda:	de bf       	out	0x3e, r29	; 62
    afdc:	88 8f       	std	Y+24, r24	; 0x18
    afde:	99 8f       	std	Y+25, r25	; 0x19
	/* SINE LUT */
	uint16_t left_x, rght_x, left_y, rght_y;
	rght_x = left_x = phase >> 4;
    afe0:	88 8d       	ldd	r24, Y+24	; 0x18
    afe2:	99 8d       	ldd	r25, Y+25	; 0x19
    afe4:	92 95       	swap	r25
    afe6:	82 95       	swap	r24
    afe8:	8f 70       	andi	r24, 0x0F	; 15
    afea:	89 27       	eor	r24, r25
    afec:	9f 70       	andi	r25, 0x0F	; 15
    afee:	89 27       	eor	r24, r25
    aff0:	8b 83       	std	Y+3, r24	; 0x03
    aff2:	9c 83       	std	Y+4, r25	; 0x04
    aff4:	8b 81       	ldd	r24, Y+3	; 0x03
    aff6:	9c 81       	ldd	r25, Y+4	; 0x04
    aff8:	89 83       	std	Y+1, r24	; 0x01
    affa:	9a 83       	std	Y+2, r25	; 0x02
	if (++rght_x >= PM_SINE_COUNT) {
    affc:	89 81       	ldd	r24, Y+1	; 0x01
    affe:	9a 81       	ldd	r25, Y+2	; 0x02
    b000:	01 96       	adiw	r24, 0x01	; 1
    b002:	89 83       	std	Y+1, r24	; 0x01
    b004:	9a 83       	std	Y+2, r25	; 0x02
    b006:	89 81       	ldd	r24, Y+1	; 0x01
    b008:	9a 81       	ldd	r25, Y+2	; 0x02
    b00a:	81 15       	cp	r24, r1
    b00c:	90 41       	sbci	r25, 0x10	; 16
    b00e:	28 f0       	brcs	.+10     	; 0xb01a <get_interpolated_sine+0x4c>
		rght_x -= PM_SINE_COUNT;
    b010:	89 81       	ldd	r24, Y+1	; 0x01
    b012:	9a 81       	ldd	r25, Y+2	; 0x02
    b014:	90 51       	subi	r25, 0x10	; 16
    b016:	89 83       	std	Y+1, r24	; 0x01
    b018:	9a 83       	std	Y+2, r25	; 0x02
	}
	left_y = PGM_READ_WORD(&(PM_SINE[left_x]));
    b01a:	8b 81       	ldd	r24, Y+3	; 0x03
    b01c:	9c 81       	ldd	r25, Y+4	; 0x04
    b01e:	88 0f       	add	r24, r24
    b020:	99 1f       	adc	r25, r25
    b022:	89 5b       	subi	r24, 0xB9	; 185
    b024:	95 4f       	sbci	r25, 0xF5	; 245
    b026:	8d 83       	std	Y+5, r24	; 0x05
    b028:	9e 83       	std	Y+6, r25	; 0x06
    b02a:	8d 81       	ldd	r24, Y+5	; 0x05
    b02c:	9e 81       	ldd	r25, Y+6	; 0x06
    b02e:	fc 01       	movw	r30, r24
    b030:	25 91       	lpm	r18, Z+
    b032:	34 91       	lpm	r19, Z
    b034:	cf 01       	movw	r24, r30
    b036:	2f 83       	std	Y+7, r18	; 0x07
    b038:	38 87       	std	Y+8, r19	; 0x08
    b03a:	8d 83       	std	Y+5, r24	; 0x05
    b03c:	9e 83       	std	Y+6, r25	; 0x06
    b03e:	8f 81       	ldd	r24, Y+7	; 0x07
    b040:	98 85       	ldd	r25, Y+8	; 0x08
    b042:	89 87       	std	Y+9, r24	; 0x09
    b044:	9a 87       	std	Y+10, r25	; 0x0a
	rght_y = PGM_READ_WORD(&(PM_SINE[rght_x]));
    b046:	89 81       	ldd	r24, Y+1	; 0x01
    b048:	9a 81       	ldd	r25, Y+2	; 0x02
    b04a:	88 0f       	add	r24, r24
    b04c:	99 1f       	adc	r25, r25
    b04e:	89 5b       	subi	r24, 0xB9	; 185
    b050:	95 4f       	sbci	r25, 0xF5	; 245
    b052:	8b 87       	std	Y+11, r24	; 0x0b
    b054:	9c 87       	std	Y+12, r25	; 0x0c
    b056:	8b 85       	ldd	r24, Y+11	; 0x0b
    b058:	9c 85       	ldd	r25, Y+12	; 0x0c
    b05a:	fc 01       	movw	r30, r24
    b05c:	25 91       	lpm	r18, Z+
    b05e:	34 91       	lpm	r19, Z
    b060:	cf 01       	movw	r24, r30
    b062:	2d 87       	std	Y+13, r18	; 0x0d
    b064:	3e 87       	std	Y+14, r19	; 0x0e
    b066:	8b 87       	std	Y+11, r24	; 0x0b
    b068:	9c 87       	std	Y+12, r25	; 0x0c
    b06a:	8d 85       	ldd	r24, Y+13	; 0x0d
    b06c:	9e 85       	ldd	r25, Y+14	; 0x0e
    b06e:	8f 87       	std	Y+15, r24	; 0x0f
    b070:	98 8b       	std	Y+16, r25	; 0x10

	/* INTERPOLATION LUT */
	uint16_t idx_y	= (uint16_t)((uint32_t)PM_SINE_MAX_STEP + rght_y - left_y);		// PM_SINE_MAX_STEP = +/-50
    b072:	2f 85       	ldd	r18, Y+15	; 0x0f
    b074:	38 89       	ldd	r19, Y+16	; 0x10
    b076:	89 85       	ldd	r24, Y+9	; 0x09
    b078:	9a 85       	ldd	r25, Y+10	; 0x0a
    b07a:	a9 01       	movw	r20, r18
    b07c:	48 1b       	sub	r20, r24
    b07e:	59 0b       	sbc	r21, r25
    b080:	ca 01       	movw	r24, r20
    b082:	c4 96       	adiw	r24, 0x34	; 52
    b084:	89 8b       	std	Y+17, r24	; 0x11
    b086:	9a 8b       	std	Y+18, r25	; 0x12
	uint16_t idx	= (idx_y << 4) | (phase & 0x0f);
    b088:	89 89       	ldd	r24, Y+17	; 0x11
    b08a:	9a 89       	ldd	r25, Y+18	; 0x12
    b08c:	9c 01       	movw	r18, r24
    b08e:	22 95       	swap	r18
    b090:	32 95       	swap	r19
    b092:	30 7f       	andi	r19, 0xF0	; 240
    b094:	32 27       	eor	r19, r18
    b096:	20 7f       	andi	r18, 0xF0	; 240
    b098:	32 27       	eor	r19, r18
    b09a:	88 8d       	ldd	r24, Y+24	; 0x18
    b09c:	99 8d       	ldd	r25, Y+25	; 0x19
    b09e:	8f 70       	andi	r24, 0x0F	; 15
    b0a0:	99 27       	eor	r25, r25
    b0a2:	82 2b       	or	r24, r18
    b0a4:	93 2b       	or	r25, r19
    b0a6:	8b 8b       	std	Y+19, r24	; 0x13
    b0a8:	9c 8b       	std	Y+20, r25	; 0x14
	return left_y + (int8_t)PGM_READ_BYTE(&(PM_SINE_IP[idx]));
    b0aa:	8b 89       	ldd	r24, Y+19	; 0x13
    b0ac:	9c 89       	ldd	r25, Y+20	; 0x14
    b0ae:	89 5b       	subi	r24, 0xB9	; 185
    b0b0:	95 4d       	sbci	r25, 0xD5	; 213
    b0b2:	8d 8b       	std	Y+21, r24	; 0x15
    b0b4:	9e 8b       	std	Y+22, r25	; 0x16
    b0b6:	8d 89       	ldd	r24, Y+21	; 0x15
    b0b8:	9e 89       	ldd	r25, Y+22	; 0x16
    b0ba:	fc 01       	movw	r30, r24
    b0bc:	84 91       	lpm	r24, Z
    b0be:	8f 8b       	std	Y+23, r24	; 0x17
    b0c0:	8f 89       	ldd	r24, Y+23	; 0x17
    b0c2:	28 2f       	mov	r18, r24
    b0c4:	88 0f       	add	r24, r24
    b0c6:	33 0b       	sbc	r19, r19
    b0c8:	89 85       	ldd	r24, Y+9	; 0x09
    b0ca:	9a 85       	ldd	r25, Y+10	; 0x0a
    b0cc:	82 0f       	add	r24, r18
    b0ce:	93 1f       	adc	r25, r19
}
    b0d0:	69 96       	adiw	r28, 0x19	; 25
    b0d2:	cd bf       	out	0x3d, r28	; 61
    b0d4:	de bf       	out	0x3e, r29	; 62
    b0d6:	df 91       	pop	r29
    b0d8:	cf 91       	pop	r28
    b0da:	08 95       	ret

0000b0dc <printHelp>:
PROGMEM_DECLARE(const char, PM_HELP_XO_2[]);
PROGMEM_DECLARE(const char, PM_IP_CMD_NewLine[]);
PROGMEM_DECLARE(const char, PM_IP_CMD_CmdLine[]);

void printHelp(void)
{
    b0dc:	cf 93       	push	r28
    b0de:	df 93       	push	r29
    b0e0:	cd b7       	in	r28, 0x3d	; 61
    b0e2:	de b7       	in	r29, 0x3e	; 62
	static bool s_again = false;

	udi_write_tx_msg_P(PM_HELP_HDR_1);
    b0e4:	87 ec       	ldi	r24, 0xC7	; 199
    b0e6:	90 e3       	ldi	r25, 0x30	; 48
    b0e8:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_HDR_2);
    b0ec:	8c ed       	ldi	r24, 0xDC	; 220
    b0ee:	90 e3       	ldi	r25, 0x30	; 48
    b0f0:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP__HASH_1);
    b0f4:	8b ef       	ldi	r24, 0xFB	; 251
    b0f6:	90 e3       	ldi	r25, 0x30	; 48
    b0f8:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_ADC_1);
    b0fc:	86 e2       	ldi	r24, 0x26	; 38
    b0fe:	91 e3       	ldi	r25, 0x31	; 49
    b100:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_ADC_2);
    b104:	88 e4       	ldi	r24, 0x48	; 72
    b106:	91 e3       	ldi	r25, 0x31	; 49
    b108:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_APRS_1);
    b10c:	84 e6       	ldi	r24, 0x64	; 100
    b10e:	91 e3       	ldi	r25, 0x31	; 49
    b110:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_APRS_2);
    b114:	8c e7       	ldi	r24, 0x7C	; 124
    b116:	91 e3       	ldi	r25, 0x31	; 49
    b118:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_APRS_3);
    b11c:	86 e9       	ldi	r24, 0x96	; 150
    b11e:	91 e3       	ldi	r25, 0x31	; 49
    b120:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_APRS_4);
    b124:	8e ea       	ldi	r24, 0xAE	; 174
    b126:	91 e3       	ldi	r25, 0x31	; 49
    b128:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_APRS_5);
    b12c:	83 ed       	ldi	r24, 0xD3	; 211
    b12e:	91 e3       	ldi	r25, 0x31	; 49
    b130:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_APRS_6);
    b134:	8e ef       	ldi	r24, 0xFE	; 254
    b136:	91 e3       	ldi	r25, 0x31	; 49
    b138:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_APRS_7);
    b13c:	86 e2       	ldi	r24, 0x26	; 38
    b13e:	92 e3       	ldi	r25, 0x32	; 50
    b140:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_APRS_8);
    b144:	87 e5       	ldi	r24, 0x57	; 87
    b146:	92 e3       	ldi	r25, 0x32	; 50
    b148:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_APRS_9);
    b14c:	8d e7       	ldi	r24, 0x7D	; 125
    b14e:	92 e3       	ldi	r25, 0x32	; 50
    b150:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_APRS_10);
    b154:	80 ea       	ldi	r24, 0xA0	; 160
    b156:	92 e3       	ldi	r25, 0x32	; 50
    b158:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_APRS_11);
    b15c:	88 ec       	ldi	r24, 0xC8	; 200
    b15e:	92 e3       	ldi	r25, 0x32	; 50
    b160:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_AT_1);
    b164:	8d ee       	ldi	r24, 0xED	; 237
    b166:	92 e3       	ldi	r25, 0x32	; 50
    b168:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_BIAS_1);
    b16c:	8e e0       	ldi	r24, 0x0E	; 14
    b16e:	93 e3       	ldi	r25, 0x33	; 51
    b170:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_BIAS_2);
    b174:	89 e2       	ldi	r24, 0x29	; 41
    b176:	93 e3       	ldi	r25, 0x33	; 51
    b178:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_BL_1);
    b17c:	8d e3       	ldi	r24, 0x3D	; 61
    b17e:	93 e3       	ldi	r25, 0x33	; 51
    b180:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_BL_2);
    b184:	89 e5       	ldi	r24, 0x59	; 89
    b186:	93 e3       	ldi	r25, 0x33	; 51
    b188:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_CAL_1);
    b18c:	8c e7       	ldi	r24, 0x7C	; 124
    b18e:	93 e3       	ldi	r25, 0x33	; 51
    b190:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_CAL_2);
    b194:	81 ea       	ldi	r24, 0xA1	; 161
    b196:	93 e3       	ldi	r25, 0x33	; 51
    b198:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_CAL_3);
    b19c:	8e ea       	ldi	r24, 0xAE	; 174
    b19e:	93 e3       	ldi	r25, 0x33	; 51
    b1a0:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_CAL_4);
    b1a4:	8e ed       	ldi	r24, 0xDE	; 222
    b1a6:	93 e3       	ldi	r25, 0x33	; 51
    b1a8:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_CAL_5);
    b1ac:	8e e0       	ldi	r24, 0x0E	; 14
    b1ae:	94 e3       	ldi	r25, 0x34	; 52
    b1b0:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_CAL_6);
    b1b4:	8e e3       	ldi	r24, 0x3E	; 62
    b1b6:	94 e3       	ldi	r25, 0x34	; 52
    b1b8:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_DAC_1);
    b1bc:	83 e6       	ldi	r24, 0x63	; 99
    b1be:	94 e3       	ldi	r25, 0x34	; 52
    b1c0:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_DAC_2);
    b1c4:	8c e7       	ldi	r24, 0x7C	; 124
    b1c6:	94 e3       	ldi	r25, 0x34	; 52
    b1c8:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_DDS_1);
    b1cc:	8f e8       	ldi	r24, 0x8F	; 143
    b1ce:	94 e3       	ldi	r25, 0x34	; 52
    b1d0:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_DDS_2);
    b1d4:	81 eb       	ldi	r24, 0xB1	; 177
    b1d6:	94 e3       	ldi	r25, 0x34	; 52
    b1d8:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_DDS_3);
    b1dc:	8f eb       	ldi	r24, 0xBF	; 191
    b1de:	94 e3       	ldi	r25, 0x34	; 52
    b1e0:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_EB_1);
    b1e4:	85 ee       	ldi	r24, 0xE5	; 229
    b1e6:	94 e3       	ldi	r25, 0x34	; 52
    b1e8:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_ENV_T_1);
    b1ec:	86 e0       	ldi	r24, 0x06	; 6
    b1ee:	95 e3       	ldi	r25, 0x35	; 53
    b1f0:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_GSM_1);
    b1f4:	80 e3       	ldi	r24, 0x30	; 48
    b1f6:	95 e3       	ldi	r25, 0x35	; 53
    b1f8:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_GSM_2);
    b1fc:	87 e4       	ldi	r24, 0x47	; 71
    b1fe:	95 e3       	ldi	r25, 0x35	; 53
    b200:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_GSM_3);
    b204:	8c e6       	ldi	r24, 0x6C	; 108
    b206:	95 e3       	ldi	r25, 0x35	; 53
    b208:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_HELP_1);
    b20c:	8a e9       	ldi	r24, 0x9A	; 154
    b20e:	95 e3       	ldi	r25, 0x35	; 53
    b210:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_HELP_2);
    b214:	87 eb       	ldi	r24, 0xB7	; 183
    b216:	95 e3       	ldi	r25, 0x35	; 53
    b218:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_INFO_1);
    b21c:	87 ed       	ldi	r24, 0xD7	; 215
    b21e:	95 e3       	ldi	r25, 0x35	; 53
    b220:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_INFO_2);
    b224:	8d ef       	ldi	r24, 0xFD	; 253
    b226:	95 e3       	ldi	r25, 0x35	; 53
    b228:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_INFO_3);
    b22c:	82 e1       	ldi	r24, 0x12	; 18
    b22e:	96 e3       	ldi	r25, 0x36	; 54
    b230:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_INFO_4);
    b234:	86 e2       	ldi	r24, 0x26	; 38
    b236:	96 e3       	ldi	r25, 0x36	; 54
    b238:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_KB_1);
    b23c:	8c e3       	ldi	r24, 0x3C	; 60
    b23e:	96 e3       	ldi	r25, 0x36	; 54
    b240:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_PT_1);
    b244:	8b e5       	ldi	r24, 0x5B	; 91
    b246:	96 e3       	ldi	r25, 0x36	; 54
    b248:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_PT_2);
    b24c:	84 e7       	ldi	r24, 0x74	; 116
    b24e:	96 e3       	ldi	r25, 0x36	; 54
    b250:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_QNH_AUTO_1);
    b254:	84 e9       	ldi	r24, 0x94	; 148
    b256:	96 e3       	ldi	r25, 0x36	; 54
    b258:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_QNH_M_1);
    b25c:	8c eb       	ldi	r24, 0xBC	; 188
    b25e:	96 e3       	ldi	r25, 0x36	; 54
    b260:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_RESET_1);
    b264:	85 ee       	ldi	r24, 0xE5	; 229
    b266:	96 e3       	ldi	r25, 0x36	; 54
    b268:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_SHUT_1);
    b26c:	8e ef       	ldi	r24, 0xFE	; 254
    b26e:	96 e3       	ldi	r25, 0x36	; 54
    b270:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_HELP_XO_1);
    b274:	8c e1       	ldi	r24, 0x1C	; 28
    b276:	97 e3       	ldi	r25, 0x37	; 55
    b278:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>
	udi_write_tx_msg_P(PM_HELP_XO_2);
    b27c:	80 e4       	ldi	r24, 0x40	; 64
    b27e:	97 e3       	ldi	r25, 0x37	; 55
    b280:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>

	udi_write_tx_msg_P(PM_IP_CMD_NewLine);
    b284:	8e e4       	ldi	r24, 0x4E	; 78
    b286:	97 e3       	ldi	r25, 0x37	; 55
    b288:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>

	if (!s_again) {
    b28c:	90 91 10 24 	lds	r25, 0x2410	; 0x802410 <s_again.8065>
    b290:	81 e0       	ldi	r24, 0x01	; 1
    b292:	89 27       	eor	r24, r25
    b294:	88 23       	and	r24, r24
    b296:	39 f0       	breq	.+14     	; 0xb2a6 <printHelp+0x1ca>
		s_again = true;
    b298:	81 e0       	ldi	r24, 0x01	; 1
    b29a:	80 93 10 24 	sts	0x2410, r24	; 0x802410 <s_again.8065>
		udi_write_tx_msg_P(PM_IP_CMD_CmdLine);
    b29e:	81 e5       	ldi	r24, 0x51	; 81
    b2a0:	97 e3       	ldi	r25, 0x37	; 55
    b2a2:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>
	}
}
    b2a6:	00 00       	nop
    b2a8:	df 91       	pop	r29
    b2aa:	cf 91       	pop	r28
    b2ac:	08 95       	ret

0000b2ae <executeCmdLine>:
PROGMEM_DECLARE(const char, PM_IP_CMD_shut[]);
PROGMEM_DECLARE(const char, PM_IP_CMD_xo[]);
PROGMEM_DECLARE(const char, PM_UNKNOWN_01[]);

static void executeCmdLine(char* cmdLine_buf, uint8_t cmdLine_len)
{
    b2ae:	ef 92       	push	r14
    b2b0:	ff 92       	push	r15
    b2b2:	0f 93       	push	r16
    b2b4:	1f 93       	push	r17
    b2b6:	cf 93       	push	r28
    b2b8:	df 93       	push	r29
    b2ba:	cd b7       	in	r28, 0x3d	; 61
    b2bc:	de b7       	in	r29, 0x3e	; 62
    b2be:	eb 97       	sbiw	r28, 0x3b	; 59
    b2c0:	cd bf       	out	0x3d, r28	; 61
    b2c2:	de bf       	out	0x3e, r29	; 62
    b2c4:	89 af       	std	Y+57, r24	; 0x39
    b2c6:	9a af       	std	Y+58, r25	; 0x3a
    b2c8:	6b af       	std	Y+59, r22	; 0x3b
	/* Process command */
	{
		if (cmdLine_buf[0] == '#') {
    b2ca:	89 ad       	ldd	r24, Y+57	; 0x39
    b2cc:	9a ad       	ldd	r25, Y+58	; 0x3a
    b2ce:	fc 01       	movw	r30, r24
    b2d0:	80 81       	ld	r24, Z
    b2d2:	83 32       	cpi	r24, 0x23	; 35
    b2d4:	59 f4       	brne	.+22     	; 0xb2ec <executeCmdLine+0x3e>
			/* Send every line starting with # to the SIM808 device, excluding the first character itself */
			serial_sim808_send(&(cmdLine_buf[1]), cmdLine_len - 1, false);
    b2d6:	8b ad       	ldd	r24, Y+59	; 0x3b
    b2d8:	2f ef       	ldi	r18, 0xFF	; 255
    b2da:	28 0f       	add	r18, r24
    b2dc:	89 ad       	ldd	r24, Y+57	; 0x39
    b2de:	9a ad       	ldd	r25, Y+58	; 0x3a
    b2e0:	01 96       	adiw	r24, 0x01	; 1
    b2e2:	40 e0       	ldi	r20, 0x00	; 0
    b2e4:	62 2f       	mov	r22, r18
    b2e6:	0e 94 fb 22 	call	0x45f6	; 0x45f6 <serial_sim808_send>
    b2ea:	03 c4       	rjmp	.+2054   	; 0xbaf2 <executeCmdLine+0x844>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_adc,			sizeof(PM_IP_CMD_adc) - 1)) {
    b2ec:	89 ad       	ldd	r24, Y+57	; 0x39
    b2ee:	9a ad       	ldd	r25, Y+58	; 0x3a
    b2f0:	44 e0       	ldi	r20, 0x04	; 4
    b2f2:	50 e0       	ldi	r21, 0x00	; 0
    b2f4:	66 e5       	ldi	r22, 0x56	; 86
    b2f6:	77 e3       	ldi	r23, 0x37	; 55
    b2f8:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
    b2fc:	89 2b       	or	r24, r25
    b2fe:	01 f5       	brne	.+64     	; 0xb340 <executeCmdLine+0x92>
			int val[1] = { 0 };
    b300:	19 82       	std	Y+1, r1	; 0x01
    b302:	1a 82       	std	Y+2, r1	; 0x02
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_adc) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b304:	89 ad       	ldd	r24, Y+57	; 0x39
    b306:	9a ad       	ldd	r25, Y+58	; 0x3a
    b308:	04 96       	adiw	r24, 0x04	; 4
    b30a:	9e 01       	movw	r18, r28
    b30c:	2f 5f       	subi	r18, 0xFF	; 255
    b30e:	3f 4f       	sbci	r19, 0xFF	; 255
    b310:	79 01       	movw	r14, r18
    b312:	00 e0       	ldi	r16, 0x00	; 0
    b314:	10 e0       	ldi	r17, 0x00	; 0
    b316:	20 e0       	ldi	r18, 0x00	; 0
    b318:	30 e0       	ldi	r19, 0x00	; 0
    b31a:	43 e0       	ldi	r20, 0x03	; 3
    b31c:	50 e0       	ldi	r21, 0x00	; 0
    b31e:	60 e0       	ldi	r22, 0x00	; 0
    b320:	70 e0       	ldi	r23, 0x00	; 0
    b322:	0e 94 7c dc 	call	0x1b8f8	; 0x1b8f8 <myStringToVar>
    b326:	89 2b       	or	r24, r25
    b328:	09 f4       	brne	.+2      	; 0xb32c <executeCmdLine+0x7e>
    b32a:	e3 c3       	rjmp	.+1990   	; 0xbaf2 <executeCmdLine+0x844>
				adc_app_enable(val[0] != 0);
    b32c:	89 81       	ldd	r24, Y+1	; 0x01
    b32e:	9a 81       	ldd	r25, Y+2	; 0x02
    b330:	21 e0       	ldi	r18, 0x01	; 1
    b332:	89 2b       	or	r24, r25
    b334:	09 f4       	brne	.+2      	; 0xb338 <executeCmdLine+0x8a>
    b336:	20 e0       	ldi	r18, 0x00	; 0
    b338:	82 2f       	mov	r24, r18
    b33a:	0e 94 b2 dd 	call	0x1bb64	; 0x1bb64 <adc_app_enable>
    b33e:	d9 c3       	rjmp	.+1970   	; 0xbaf2 <executeCmdLine+0x844>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_call,		sizeof(PM_IP_CMD_aprs_call) - 1)) {
    b340:	89 ad       	ldd	r24, Y+57	; 0x39
    b342:	9a ad       	ldd	r25, Y+58	; 0x3a
    b344:	4a e0       	ldi	r20, 0x0A	; 10
    b346:	50 e0       	ldi	r21, 0x00	; 0
    b348:	61 e6       	ldi	r22, 0x61	; 97
    b34a:	77 e3       	ldi	r23, 0x37	; 55
    b34c:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
    b350:	89 2b       	or	r24, r25
    b352:	31 f4       	brne	.+12     	; 0xb360 <executeCmdLine+0xb2>
			aprs_call_update(cmdLine_buf + (sizeof(PM_IP_CMD_aprs_call) - 1));
    b354:	89 ad       	ldd	r24, Y+57	; 0x39
    b356:	9a ad       	ldd	r25, Y+58	; 0x3a
    b358:	0a 96       	adiw	r24, 0x0a	; 10
    b35a:	0e 94 9a de 	call	0x1bd34	; 0x1bd34 <aprs_call_update>
    b35e:	c9 c3       	rjmp	.+1938   	; 0xbaf2 <executeCmdLine+0x844>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_ssid,		sizeof(PM_IP_CMD_aprs_ssid) - 1)) {
    b360:	89 ad       	ldd	r24, Y+57	; 0x39
    b362:	9a ad       	ldd	r25, Y+58	; 0x3a
    b364:	4a e0       	ldi	r20, 0x0A	; 10
    b366:	50 e0       	ldi	r21, 0x00	; 0
    b368:	6c e6       	ldi	r22, 0x6C	; 108
    b36a:	77 e3       	ldi	r23, 0x37	; 55
    b36c:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
    b370:	89 2b       	or	r24, r25
    b372:	31 f4       	brne	.+12     	; 0xb380 <executeCmdLine+0xd2>
			aprs_ssid_update(cmdLine_buf + (sizeof(PM_IP_CMD_aprs_ssid) - 1));
    b374:	89 ad       	ldd	r24, Y+57	; 0x39
    b376:	9a ad       	ldd	r25, Y+58	; 0x3a
    b378:	0a 96       	adiw	r24, 0x0a	; 10
    b37a:	0e 94 b4 de 	call	0x1bd68	; 0x1bd68 <aprs_ssid_update>
    b37e:	b9 c3       	rjmp	.+1906   	; 0xbaf2 <executeCmdLine+0x844>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_link_name,	sizeof(PM_IP_CMD_aprs_link_name) - 1)) {
    b380:	89 ad       	ldd	r24, Y+57	; 0x39
    b382:	9a ad       	ldd	r25, Y+58	; 0x3a
    b384:	4c e0       	ldi	r20, 0x0C	; 12
    b386:	50 e0       	ldi	r21, 0x00	; 0
    b388:	67 e7       	ldi	r22, 0x77	; 119
    b38a:	77 e3       	ldi	r23, 0x37	; 55
    b38c:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
    b390:	89 2b       	or	r24, r25
    b392:	31 f4       	brne	.+12     	; 0xb3a0 <executeCmdLine+0xf2>
			aprs_link_service_update(cmdLine_buf + (sizeof(PM_IP_CMD_aprs_link_name) - 1));
    b394:	89 ad       	ldd	r24, Y+57	; 0x39
    b396:	9a ad       	ldd	r25, Y+58	; 0x3a
    b398:	0c 96       	adiw	r24, 0x0c	; 12
    b39a:	0e 94 ec dd 	call	0x1bbd8	; 0x1bbd8 <aprs_link_service_update>
    b39e:	a9 c3       	rjmp	.+1874   	; 0xbaf2 <executeCmdLine+0x844>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_link_user,	sizeof(PM_IP_CMD_aprs_link_user) - 1)) {
    b3a0:	89 ad       	ldd	r24, Y+57	; 0x39
    b3a2:	9a ad       	ldd	r25, Y+58	; 0x3a
    b3a4:	4c e0       	ldi	r20, 0x0C	; 12
    b3a6:	50 e0       	ldi	r21, 0x00	; 0
    b3a8:	64 e8       	ldi	r22, 0x84	; 132
    b3aa:	77 e3       	ldi	r23, 0x37	; 55
    b3ac:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
    b3b0:	89 2b       	or	r24, r25
    b3b2:	31 f4       	brne	.+12     	; 0xb3c0 <executeCmdLine+0x112>
			aprs_link_user_update(cmdLine_buf + (sizeof(PM_IP_CMD_aprs_link_user) - 1));
    b3b4:	89 ad       	ldd	r24, Y+57	; 0x39
    b3b6:	9a ad       	ldd	r25, Y+58	; 0x3a
    b3b8:	0c 96       	adiw	r24, 0x0c	; 12
    b3ba:	0e 94 06 de 	call	0x1bc0c	; 0x1bc0c <aprs_link_user_update>
    b3be:	99 c3       	rjmp	.+1842   	; 0xbaf2 <executeCmdLine+0x844>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_link_pwd,	sizeof(PM_IP_CMD_aprs_link_pwd) - 1)) {
    b3c0:	89 ad       	ldd	r24, Y+57	; 0x39
    b3c2:	9a ad       	ldd	r25, Y+58	; 0x3a
    b3c4:	4b e0       	ldi	r20, 0x0B	; 11
    b3c6:	50 e0       	ldi	r21, 0x00	; 0
    b3c8:	61 e9       	ldi	r22, 0x91	; 145
    b3ca:	77 e3       	ldi	r23, 0x37	; 55
    b3cc:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
    b3d0:	89 2b       	or	r24, r25
    b3d2:	31 f4       	brne	.+12     	; 0xb3e0 <executeCmdLine+0x132>
			aprs_link_pwd_update(cmdLine_buf + (sizeof(PM_IP_CMD_aprs_link_pwd) - 1));
    b3d4:	89 ad       	ldd	r24, Y+57	; 0x39
    b3d6:	9a ad       	ldd	r25, Y+58	; 0x3a
    b3d8:	0b 96       	adiw	r24, 0x0b	; 11
    b3da:	0e 94 20 de 	call	0x1bc40	; 0x1bc40 <aprs_link_pwd_update>
    b3de:	89 c3       	rjmp	.+1810   	; 0xbaf2 <executeCmdLine+0x844>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_ip_proto,	sizeof(PM_IP_CMD_aprs_ip_proto) - 1)) {
    b3e0:	89 ad       	ldd	r24, Y+57	; 0x39
    b3e2:	9a ad       	ldd	r25, Y+58	; 0x3a
    b3e4:	4e e0       	ldi	r20, 0x0E	; 14
    b3e6:	50 e0       	ldi	r21, 0x00	; 0
    b3e8:	6d e9       	ldi	r22, 0x9D	; 157
    b3ea:	77 e3       	ldi	r23, 0x37	; 55
    b3ec:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
    b3f0:	89 2b       	or	r24, r25
    b3f2:	31 f4       	brne	.+12     	; 0xb400 <executeCmdLine+0x152>
			aprs_ip_proto_update(cmdLine_buf + (sizeof(PM_IP_CMD_aprs_ip_proto) - 1));
    b3f4:	89 ad       	ldd	r24, Y+57	; 0x39
    b3f6:	9a ad       	ldd	r25, Y+58	; 0x3a
    b3f8:	0e 96       	adiw	r24, 0x0e	; 14
    b3fa:	0e 94 3a de 	call	0x1bc74	; 0x1bc74 <aprs_ip_proto_update>
    b3fe:	79 c3       	rjmp	.+1778   	; 0xbaf2 <executeCmdLine+0x844>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_ip_name,	sizeof(PM_IP_CMD_aprs_ip_name) - 1)) {
    b400:	89 ad       	ldd	r24, Y+57	; 0x39
    b402:	9a ad       	ldd	r25, Y+58	; 0x3a
    b404:	4d e0       	ldi	r20, 0x0D	; 13
    b406:	50 e0       	ldi	r21, 0x00	; 0
    b408:	6c ea       	ldi	r22, 0xAC	; 172
    b40a:	77 e3       	ldi	r23, 0x37	; 55
    b40c:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
    b410:	89 2b       	or	r24, r25
    b412:	31 f4       	brne	.+12     	; 0xb420 <executeCmdLine+0x172>
			aprs_ip_name_update(cmdLine_buf + (sizeof(PM_IP_CMD_aprs_ip_name) - 1));
    b414:	89 ad       	ldd	r24, Y+57	; 0x39
    b416:	9a ad       	ldd	r25, Y+58	; 0x3a
    b418:	0d 96       	adiw	r24, 0x0d	; 13
    b41a:	0e 94 69 de 	call	0x1bcd2	; 0x1bcd2 <aprs_ip_name_update>
    b41e:	69 c3       	rjmp	.+1746   	; 0xbaf2 <executeCmdLine+0x844>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_ip_port,	sizeof(PM_IP_CMD_aprs_ip_port) - 1)) {
    b420:	89 ad       	ldd	r24, Y+57	; 0x39
    b422:	9a ad       	ldd	r25, Y+58	; 0x3a
    b424:	4d e0       	ldi	r20, 0x0D	; 13
    b426:	50 e0       	ldi	r21, 0x00	; 0
    b428:	6a eb       	ldi	r22, 0xBA	; 186
    b42a:	77 e3       	ldi	r23, 0x37	; 55
    b42c:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
    b430:	89 2b       	or	r24, r25
    b432:	d9 f4       	brne	.+54     	; 0xb46a <executeCmdLine+0x1bc>
			int val[1] = { 0 };
    b434:	1b 82       	std	Y+3, r1	; 0x03
    b436:	1c 82       	std	Y+4, r1	; 0x04
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_aprs_ip_port) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b438:	89 ad       	ldd	r24, Y+57	; 0x39
    b43a:	9a ad       	ldd	r25, Y+58	; 0x3a
    b43c:	0d 96       	adiw	r24, 0x0d	; 13
    b43e:	9e 01       	movw	r18, r28
    b440:	2d 5f       	subi	r18, 0xFD	; 253
    b442:	3f 4f       	sbci	r19, 0xFF	; 255
    b444:	79 01       	movw	r14, r18
    b446:	00 e0       	ldi	r16, 0x00	; 0
    b448:	10 e0       	ldi	r17, 0x00	; 0
    b44a:	20 e0       	ldi	r18, 0x00	; 0
    b44c:	30 e0       	ldi	r19, 0x00	; 0
    b44e:	43 e0       	ldi	r20, 0x03	; 3
    b450:	50 e0       	ldi	r21, 0x00	; 0
    b452:	60 e0       	ldi	r22, 0x00	; 0
    b454:	70 e0       	ldi	r23, 0x00	; 0
    b456:	0e 94 7c dc 	call	0x1b8f8	; 0x1b8f8 <myStringToVar>
    b45a:	89 2b       	or	r24, r25
    b45c:	09 f4       	brne	.+2      	; 0xb460 <executeCmdLine+0x1b2>
    b45e:	49 c3       	rjmp	.+1682   	; 0xbaf2 <executeCmdLine+0x844>
				aprs_ip_port_update(val[0]);
    b460:	8b 81       	ldd	r24, Y+3	; 0x03
    b462:	9c 81       	ldd	r25, Y+4	; 0x04
    b464:	0e 94 83 de 	call	0x1bd06	; 0x1bd06 <aprs_ip_port_update>
    b468:	44 c3       	rjmp	.+1672   	; 0xbaf2 <executeCmdLine+0x844>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_user,		sizeof(PM_IP_CMD_aprs_user) - 1)) {
    b46a:	89 ad       	ldd	r24, Y+57	; 0x39
    b46c:	9a ad       	ldd	r25, Y+58	; 0x3a
    b46e:	4a e0       	ldi	r20, 0x0A	; 10
    b470:	50 e0       	ldi	r21, 0x00	; 0
    b472:	68 ec       	ldi	r22, 0xC8	; 200
    b474:	77 e3       	ldi	r23, 0x37	; 55
    b476:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
    b47a:	89 2b       	or	r24, r25
    b47c:	31 f4       	brne	.+12     	; 0xb48a <executeCmdLine+0x1dc>
			aprs_user_update(cmdLine_buf + (sizeof(PM_IP_CMD_aprs_user) - 1));
    b47e:	89 ad       	ldd	r24, Y+57	; 0x39
    b480:	9a ad       	ldd	r25, Y+58	; 0x3a
    b482:	0a 96       	adiw	r24, 0x0a	; 10
    b484:	0e 94 26 df 	call	0x1be4c	; 0x1be4c <aprs_user_update>
    b488:	34 c3       	rjmp	.+1640   	; 0xbaf2 <executeCmdLine+0x844>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_pwd,		sizeof(PM_IP_CMD_aprs_pwd) - 1)) {
    b48a:	89 ad       	ldd	r24, Y+57	; 0x39
    b48c:	9a ad       	ldd	r25, Y+58	; 0x3a
    b48e:	49 e0       	ldi	r20, 0x09	; 9
    b490:	50 e0       	ldi	r21, 0x00	; 0
    b492:	63 ed       	ldi	r22, 0xD3	; 211
    b494:	77 e3       	ldi	r23, 0x37	; 55
    b496:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
    b49a:	89 2b       	or	r24, r25
    b49c:	31 f4       	brne	.+12     	; 0xb4aa <executeCmdLine+0x1fc>
			aprs_pwd_update(cmdLine_buf + (sizeof(PM_IP_CMD_aprs_pwd) - 1));
    b49e:	89 ad       	ldd	r24, Y+57	; 0x39
    b4a0:	9a ad       	ldd	r25, Y+58	; 0x3a
    b4a2:	09 96       	adiw	r24, 0x09	; 9
    b4a4:	0e 94 40 df 	call	0x1be80	; 0x1be80 <aprs_pwd_update>
    b4a8:	24 c3       	rjmp	.+1608   	; 0xbaf2 <executeCmdLine+0x844>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_aprs_num,		sizeof(PM_IP_CMD_aprs_num) - 1)) {
    b4aa:	89 ad       	ldd	r24, Y+57	; 0x39
    b4ac:	9a ad       	ldd	r25, Y+58	; 0x3a
    b4ae:	45 e0       	ldi	r20, 0x05	; 5
    b4b0:	50 e0       	ldi	r21, 0x00	; 0
    b4b2:	6b e5       	ldi	r22, 0x5B	; 91
    b4b4:	77 e3       	ldi	r23, 0x37	; 55
    b4b6:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
    b4ba:	89 2b       	or	r24, r25
    b4bc:	d9 f4       	brne	.+54     	; 0xb4f4 <executeCmdLine+0x246>
			int val[1] = { 0 };
    b4be:	1d 82       	std	Y+5, r1	; 0x05
    b4c0:	1e 82       	std	Y+6, r1	; 0x06
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_aprs_num) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b4c2:	89 ad       	ldd	r24, Y+57	; 0x39
    b4c4:	9a ad       	ldd	r25, Y+58	; 0x3a
    b4c6:	05 96       	adiw	r24, 0x05	; 5
    b4c8:	9e 01       	movw	r18, r28
    b4ca:	2b 5f       	subi	r18, 0xFB	; 251
    b4cc:	3f 4f       	sbci	r19, 0xFF	; 255
    b4ce:	79 01       	movw	r14, r18
    b4d0:	00 e0       	ldi	r16, 0x00	; 0
    b4d2:	10 e0       	ldi	r17, 0x00	; 0
    b4d4:	20 e0       	ldi	r18, 0x00	; 0
    b4d6:	30 e0       	ldi	r19, 0x00	; 0
    b4d8:	43 e0       	ldi	r20, 0x03	; 3
    b4da:	50 e0       	ldi	r21, 0x00	; 0
    b4dc:	60 e0       	ldi	r22, 0x00	; 0
    b4de:	70 e0       	ldi	r23, 0x00	; 0
    b4e0:	0e 94 7c dc 	call	0x1b8f8	; 0x1b8f8 <myStringToVar>
    b4e4:	89 2b       	or	r24, r25
    b4e6:	09 f4       	brne	.+2      	; 0xb4ea <executeCmdLine+0x23c>
    b4e8:	04 c3       	rjmp	.+1544   	; 0xbaf2 <executeCmdLine+0x844>
				aprs_num_update(val[0]);
    b4ea:	8d 81       	ldd	r24, Y+5	; 0x05
    b4ec:	9e 81       	ldd	r25, Y+6	; 0x06
    b4ee:	0e 94 d6 dd 	call	0x1bbac	; 0x1bbac <aprs_num_update>
    b4f2:	ff c2       	rjmp	.+1534   	; 0xbaf2 <executeCmdLine+0x844>
			}

		} else if ((!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_AT,		sizeof(PM_IP_CMD_AT) - 1))		||
    b4f4:	89 ad       	ldd	r24, Y+57	; 0x39
    b4f6:	9a ad       	ldd	r25, Y+58	; 0x3a
    b4f8:	42 e0       	ldi	r20, 0x02	; 2
    b4fa:	50 e0       	ldi	r21, 0x00	; 0
    b4fc:	6d ed       	ldi	r22, 0xDD	; 221
    b4fe:	77 e3       	ldi	r23, 0x37	; 55
    b500:	0f 94 f6 32 	call	0x265ec	; 0x265ec <strncasecmp_P>
    b504:	89 2b       	or	r24, r25
    b506:	b1 f0       	breq	.+44     	; 0xb534 <executeCmdLine+0x286>
				   (!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_A_slash,	sizeof(PM_IP_CMD_A_slash) - 1)) ||
    b508:	89 ad       	ldd	r24, Y+57	; 0x39
    b50a:	9a ad       	ldd	r25, Y+58	; 0x3a
    b50c:	42 e0       	ldi	r20, 0x02	; 2
    b50e:	50 e0       	ldi	r21, 0x00	; 0
    b510:	60 ee       	ldi	r22, 0xE0	; 224
    b512:	77 e3       	ldi	r23, 0x37	; 55
    b514:	0f 94 f6 32 	call	0x265ec	; 0x265ec <strncasecmp_P>
			int val[1] = { 0 };
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_aprs_num) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
				aprs_num_update(val[0]);
			}

		} else if ((!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_AT,		sizeof(PM_IP_CMD_AT) - 1))		||
    b518:	89 2b       	or	r24, r25
    b51a:	61 f0       	breq	.+24     	; 0xb534 <executeCmdLine+0x286>
				   (!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_A_slash,	sizeof(PM_IP_CMD_A_slash) - 1)) ||
				   ((1 <= cmdLine_buf[0]) && (cmdLine_buf[0] <= 26))) {
    b51c:	89 ad       	ldd	r24, Y+57	; 0x39
    b51e:	9a ad       	ldd	r25, Y+58	; 0x3a
    b520:	fc 01       	movw	r30, r24
    b522:	80 81       	ld	r24, Z
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_aprs_num) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
				aprs_num_update(val[0]);
			}

		} else if ((!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_AT,		sizeof(PM_IP_CMD_AT) - 1))		||
				   (!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_A_slash,	sizeof(PM_IP_CMD_A_slash) - 1)) ||
    b524:	18 16       	cp	r1, r24
    b526:	6c f4       	brge	.+26     	; 0xb542 <executeCmdLine+0x294>
				   ((1 <= cmdLine_buf[0]) && (cmdLine_buf[0] <= 26))) {
    b528:	89 ad       	ldd	r24, Y+57	; 0x39
    b52a:	9a ad       	ldd	r25, Y+58	; 0x3a
    b52c:	fc 01       	movw	r30, r24
    b52e:	80 81       	ld	r24, Z
    b530:	8b 31       	cpi	r24, 0x1B	; 27
    b532:	3c f4       	brge	.+14     	; 0xb542 <executeCmdLine+0x294>
				serial_sim808_send(cmdLine_buf, cmdLine_len, false);
    b534:	89 ad       	ldd	r24, Y+57	; 0x39
    b536:	9a ad       	ldd	r25, Y+58	; 0x3a
    b538:	40 e0       	ldi	r20, 0x00	; 0
    b53a:	6b ad       	ldd	r22, Y+59	; 0x3b
    b53c:	0e 94 fb 22 	call	0x45f6	; 0x45f6 <serial_sim808_send>
    b540:	d8 c2       	rjmp	.+1456   	; 0xbaf2 <executeCmdLine+0x844>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_bias,			sizeof(PM_IP_CMD_bias) - 1)) {
    b542:	89 ad       	ldd	r24, Y+57	; 0x39
    b544:	9a ad       	ldd	r25, Y+58	; 0x3a
    b546:	45 e0       	ldi	r20, 0x05	; 5
    b548:	50 e0       	ldi	r21, 0x00	; 0
    b54a:	63 ee       	ldi	r22, 0xE3	; 227
    b54c:	77 e3       	ldi	r23, 0x37	; 55
    b54e:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
    b552:	89 2b       	or	r24, r25
    b554:	d9 f4       	brne	.+54     	; 0xb58c <executeCmdLine+0x2de>
			int val[1] = { 0 };
    b556:	1f 82       	std	Y+7, r1	; 0x07
    b558:	18 86       	std	Y+8, r1	; 0x08
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_bias) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b55a:	89 ad       	ldd	r24, Y+57	; 0x39
    b55c:	9a ad       	ldd	r25, Y+58	; 0x3a
    b55e:	05 96       	adiw	r24, 0x05	; 5
    b560:	9e 01       	movw	r18, r28
    b562:	29 5f       	subi	r18, 0xF9	; 249
    b564:	3f 4f       	sbci	r19, 0xFF	; 255
    b566:	79 01       	movw	r14, r18
    b568:	00 e0       	ldi	r16, 0x00	; 0
    b56a:	10 e0       	ldi	r17, 0x00	; 0
    b56c:	20 e0       	ldi	r18, 0x00	; 0
    b56e:	30 e0       	ldi	r19, 0x00	; 0
    b570:	43 e0       	ldi	r20, 0x03	; 3
    b572:	50 e0       	ldi	r21, 0x00	; 0
    b574:	60 e0       	ldi	r22, 0x00	; 0
    b576:	70 e0       	ldi	r23, 0x00	; 0
    b578:	0e 94 7c dc 	call	0x1b8f8	; 0x1b8f8 <myStringToVar>
    b57c:	89 2b       	or	r24, r25
    b57e:	09 f4       	brne	.+2      	; 0xb582 <executeCmdLine+0x2d4>
    b580:	b8 c2       	rjmp	.+1392   	; 0xbaf2 <executeCmdLine+0x844>
				bias_update(val[0]);
    b582:	8f 81       	ldd	r24, Y+7	; 0x07
    b584:	98 85       	ldd	r25, Y+8	; 0x08
    b586:	0e 94 86 df 	call	0x1bf0c	; 0x1bf0c <bias_update>
    b58a:	b3 c2       	rjmp	.+1382   	; 0xbaf2 <executeCmdLine+0x844>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_bl,				sizeof(PM_IP_CMD_bl) - 1)) {
    b58c:	89 ad       	ldd	r24, Y+57	; 0x39
    b58e:	9a ad       	ldd	r25, Y+58	; 0x3a
    b590:	43 e0       	ldi	r20, 0x03	; 3
    b592:	50 e0       	ldi	r21, 0x00	; 0
    b594:	69 ee       	ldi	r22, 0xE9	; 233
    b596:	77 e3       	ldi	r23, 0x37	; 55
    b598:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
    b59c:	89 2b       	or	r24, r25
    b59e:	d9 f4       	brne	.+54     	; 0xb5d6 <executeCmdLine+0x328>
			int val[1] = { 0 };
    b5a0:	19 86       	std	Y+9, r1	; 0x09
    b5a2:	1a 86       	std	Y+10, r1	; 0x0a
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_bl) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b5a4:	89 ad       	ldd	r24, Y+57	; 0x39
    b5a6:	9a ad       	ldd	r25, Y+58	; 0x3a
    b5a8:	03 96       	adiw	r24, 0x03	; 3
    b5aa:	9e 01       	movw	r18, r28
    b5ac:	27 5f       	subi	r18, 0xF7	; 247
    b5ae:	3f 4f       	sbci	r19, 0xFF	; 255
    b5b0:	79 01       	movw	r14, r18
    b5b2:	00 e0       	ldi	r16, 0x00	; 0
    b5b4:	10 e0       	ldi	r17, 0x00	; 0
    b5b6:	20 e0       	ldi	r18, 0x00	; 0
    b5b8:	30 e0       	ldi	r19, 0x00	; 0
    b5ba:	43 e0       	ldi	r20, 0x03	; 3
    b5bc:	50 e0       	ldi	r21, 0x00	; 0
    b5be:	60 e0       	ldi	r22, 0x00	; 0
    b5c0:	70 e0       	ldi	r23, 0x00	; 0
    b5c2:	0e 94 7c dc 	call	0x1b8f8	; 0x1b8f8 <myStringToVar>
    b5c6:	89 2b       	or	r24, r25
    b5c8:	09 f4       	brne	.+2      	; 0xb5cc <executeCmdLine+0x31e>
    b5ca:	93 c2       	rjmp	.+1318   	; 0xbaf2 <executeCmdLine+0x844>
				backlight_mode_pwm(val[0]);
    b5cc:	89 85       	ldd	r24, Y+9	; 0x09
    b5ce:	9a 85       	ldd	r25, Y+10	; 0x0a
    b5d0:	0e 94 5a df 	call	0x1beb4	; 0x1beb4 <backlight_mode_pwm>
    b5d4:	8e c2       	rjmp	.+1308   	; 0xbaf2 <executeCmdLine+0x844>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_cal_defaults,	sizeof(PM_IP_CMD_cal_defaults) - 1)) {
    b5d6:	89 ad       	ldd	r24, Y+57	; 0x39
    b5d8:	9a ad       	ldd	r25, Y+58	; 0x3a
    b5da:	4c e0       	ldi	r20, 0x0C	; 12
    b5dc:	50 e0       	ldi	r21, 0x00	; 0
    b5de:	6e e0       	ldi	r22, 0x0E	; 14
    b5e0:	78 e3       	ldi	r23, 0x38	; 56
    b5e2:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
    b5e6:	89 2b       	or	r24, r25
    b5e8:	21 f4       	brne	.+8      	; 0xb5f2 <executeCmdLine+0x344>
			calibration_mode(CALIBRATION_MODE_ENUM__DEFAULTS);
    b5ea:	80 e0       	ldi	r24, 0x00	; 0
    b5ec:	0e 94 9d df 	call	0x1bf3a	; 0x1bf3a <calibration_mode>
    b5f0:	80 c2       	rjmp	.+1280   	; 0xbaf2 <executeCmdLine+0x844>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_cal_accelx,		sizeof(PM_IP_CMD_cal_accelx) - 1)) {
    b5f2:	89 ad       	ldd	r24, Y+57	; 0x39
    b5f4:	9a ad       	ldd	r25, Y+58	; 0x3a
    b5f6:	4a e0       	ldi	r20, 0x0A	; 10
    b5f8:	50 e0       	ldi	r21, 0x00	; 0
    b5fa:	6d ee       	ldi	r22, 0xED	; 237
    b5fc:	77 e3       	ldi	r23, 0x37	; 55
    b5fe:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
    b602:	89 2b       	or	r24, r25
    b604:	21 f4       	brne	.+8      	; 0xb60e <executeCmdLine+0x360>
			calibration_mode(CALIBRATION_MODE_ENUM__ACCEL_X);
    b606:	81 e0       	ldi	r24, 0x01	; 1
    b608:	0e 94 9d df 	call	0x1bf3a	; 0x1bf3a <calibration_mode>
    b60c:	72 c2       	rjmp	.+1252   	; 0xbaf2 <executeCmdLine+0x844>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_cal_accely,		sizeof(PM_IP_CMD_cal_accely) - 1)) {
    b60e:	89 ad       	ldd	r24, Y+57	; 0x39
    b610:	9a ad       	ldd	r25, Y+58	; 0x3a
    b612:	4a e0       	ldi	r20, 0x0A	; 10
    b614:	50 e0       	ldi	r21, 0x00	; 0
    b616:	68 ef       	ldi	r22, 0xF8	; 248
    b618:	77 e3       	ldi	r23, 0x37	; 55
    b61a:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
    b61e:	89 2b       	or	r24, r25
    b620:	21 f4       	brne	.+8      	; 0xb62a <executeCmdLine+0x37c>
			calibration_mode(CALIBRATION_MODE_ENUM__ACCEL_Y);
    b622:	82 e0       	ldi	r24, 0x02	; 2
    b624:	0e 94 9d df 	call	0x1bf3a	; 0x1bf3a <calibration_mode>
    b628:	64 c2       	rjmp	.+1224   	; 0xbaf2 <executeCmdLine+0x844>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_cal_accelz,		sizeof(PM_IP_CMD_cal_accelz) - 1)) {
    b62a:	89 ad       	ldd	r24, Y+57	; 0x39
    b62c:	9a ad       	ldd	r25, Y+58	; 0x3a
    b62e:	4a e0       	ldi	r20, 0x0A	; 10
    b630:	50 e0       	ldi	r21, 0x00	; 0
    b632:	63 e0       	ldi	r22, 0x03	; 3
    b634:	78 e3       	ldi	r23, 0x38	; 56
    b636:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
    b63a:	89 2b       	or	r24, r25
    b63c:	21 f4       	brne	.+8      	; 0xb646 <executeCmdLine+0x398>
			calibration_mode(CALIBRATION_MODE_ENUM__ACCEL_Z);
    b63e:	83 e0       	ldi	r24, 0x03	; 3
    b640:	0e 94 9d df 	call	0x1bf3a	; 0x1bf3a <calibration_mode>
    b644:	56 c2       	rjmp	.+1196   	; 0xbaf2 <executeCmdLine+0x844>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_cal_gyro,		sizeof(PM_IP_CMD_cal_gyro) - 1)) {
    b646:	89 ad       	ldd	r24, Y+57	; 0x39
    b648:	9a ad       	ldd	r25, Y+58	; 0x3a
    b64a:	48 e0       	ldi	r20, 0x08	; 8
    b64c:	50 e0       	ldi	r21, 0x00	; 0
    b64e:	6b e1       	ldi	r22, 0x1B	; 27
    b650:	78 e3       	ldi	r23, 0x38	; 56
    b652:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
    b656:	89 2b       	or	r24, r25
    b658:	21 f4       	brne	.+8      	; 0xb662 <executeCmdLine+0x3b4>
			calibration_mode(CALIBRATION_MODE_ENUM__GYRO);
    b65a:	84 e0       	ldi	r24, 0x04	; 4
    b65c:	0e 94 9d df 	call	0x1bf3a	; 0x1bf3a <calibration_mode>
    b660:	48 c2       	rjmp	.+1168   	; 0xbaf2 <executeCmdLine+0x844>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_dac,			sizeof(PM_IP_CMD_dac) - 1)) {
    b662:	89 ad       	ldd	r24, Y+57	; 0x39
    b664:	9a ad       	ldd	r25, Y+58	; 0x3a
    b666:	44 e0       	ldi	r20, 0x04	; 4
    b668:	50 e0       	ldi	r21, 0x00	; 0
    b66a:	64 e2       	ldi	r22, 0x24	; 36
    b66c:	78 e3       	ldi	r23, 0x38	; 56
    b66e:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
    b672:	89 2b       	or	r24, r25
    b674:	01 f5       	brne	.+64     	; 0xb6b6 <executeCmdLine+0x408>
			int val[1] = { 0 };
    b676:	1b 86       	std	Y+11, r1	; 0x0b
    b678:	1c 86       	std	Y+12, r1	; 0x0c
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_dac) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b67a:	89 ad       	ldd	r24, Y+57	; 0x39
    b67c:	9a ad       	ldd	r25, Y+58	; 0x3a
    b67e:	04 96       	adiw	r24, 0x04	; 4
    b680:	9e 01       	movw	r18, r28
    b682:	25 5f       	subi	r18, 0xF5	; 245
    b684:	3f 4f       	sbci	r19, 0xFF	; 255
    b686:	79 01       	movw	r14, r18
    b688:	00 e0       	ldi	r16, 0x00	; 0
    b68a:	10 e0       	ldi	r17, 0x00	; 0
    b68c:	20 e0       	ldi	r18, 0x00	; 0
    b68e:	30 e0       	ldi	r19, 0x00	; 0
    b690:	43 e0       	ldi	r20, 0x03	; 3
    b692:	50 e0       	ldi	r21, 0x00	; 0
    b694:	60 e0       	ldi	r22, 0x00	; 0
    b696:	70 e0       	ldi	r23, 0x00	; 0
    b698:	0e 94 7c dc 	call	0x1b8f8	; 0x1b8f8 <myStringToVar>
    b69c:	89 2b       	or	r24, r25
    b69e:	09 f4       	brne	.+2      	; 0xb6a2 <executeCmdLine+0x3f4>
    b6a0:	28 c2       	rjmp	.+1104   	; 0xbaf2 <executeCmdLine+0x844>
				dac_app_enable(val[0] != 0);
    b6a2:	8b 85       	ldd	r24, Y+11	; 0x0b
    b6a4:	9c 85       	ldd	r25, Y+12	; 0x0c
    b6a6:	21 e0       	ldi	r18, 0x01	; 1
    b6a8:	89 2b       	or	r24, r25
    b6aa:	09 f4       	brne	.+2      	; 0xb6ae <executeCmdLine+0x400>
    b6ac:	20 e0       	ldi	r18, 0x00	; 0
    b6ae:	82 2f       	mov	r24, r18
    b6b0:	0e 94 bc e1 	call	0x1c378	; 0x1c378 <dac_app_enable>
    b6b4:	1e c2       	rjmp	.+1084   	; 0xbaf2 <executeCmdLine+0x844>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_dds,			sizeof(PM_IP_CMD_dds) - 1)) {
    b6b6:	89 ad       	ldd	r24, Y+57	; 0x39
    b6b8:	9a ad       	ldd	r25, Y+58	; 0x3a
    b6ba:	44 e0       	ldi	r20, 0x04	; 4
    b6bc:	50 e0       	ldi	r21, 0x00	; 0
    b6be:	69 e2       	ldi	r22, 0x29	; 41
    b6c0:	78 e3       	ldi	r23, 0x38	; 56
    b6c2:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
    b6c6:	89 2b       	or	r24, r25
    b6c8:	69 f5       	brne	.+90     	; 0xb724 <executeCmdLine+0x476>
			float val[3] = { -1.f, -1.f, -1.f };
    b6ca:	8c e0       	ldi	r24, 0x0C	; 12
    b6cc:	e8 e0       	ldi	r30, 0x08	; 8
    b6ce:	f1 e2       	ldi	r31, 0x21	; 33
    b6d0:	de 01       	movw	r26, r28
    b6d2:	1d 96       	adiw	r26, 0x0d	; 13
    b6d4:	01 90       	ld	r0, Z+
    b6d6:	0d 92       	st	X+, r0
    b6d8:	8a 95       	dec	r24
    b6da:	e1 f7       	brne	.-8      	; 0xb6d4 <executeCmdLine+0x426>
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_dds) - 1), MY_STRING_TO_VAR_FLOAT | (MY_STRING_TO_VAR_FLOAT << 2) | (MY_STRING_TO_VAR_FLOAT << 4), &(val[0]), NULL, NULL)) {
    b6dc:	89 ad       	ldd	r24, Y+57	; 0x39
    b6de:	9a ad       	ldd	r25, Y+58	; 0x3a
    b6e0:	04 96       	adiw	r24, 0x04	; 4
    b6e2:	9e 01       	movw	r18, r28
    b6e4:	23 5f       	subi	r18, 0xF3	; 243
    b6e6:	3f 4f       	sbci	r19, 0xFF	; 255
    b6e8:	e1 2c       	mov	r14, r1
    b6ea:	f1 2c       	mov	r15, r1
    b6ec:	00 e0       	ldi	r16, 0x00	; 0
    b6ee:	10 e0       	ldi	r17, 0x00	; 0
    b6f0:	45 e1       	ldi	r20, 0x15	; 21
    b6f2:	50 e0       	ldi	r21, 0x00	; 0
    b6f4:	60 e0       	ldi	r22, 0x00	; 0
    b6f6:	70 e0       	ldi	r23, 0x00	; 0
    b6f8:	0e 94 7c dc 	call	0x1b8f8	; 0x1b8f8 <myStringToVar>
    b6fc:	89 2b       	or	r24, r25
    b6fe:	09 f4       	brne	.+2      	; 0xb702 <executeCmdLine+0x454>
    b700:	f8 c1       	rjmp	.+1008   	; 0xbaf2 <executeCmdLine+0x844>
				dds_update(val[0], val[1], val[2]);
    b702:	ed 88       	ldd	r14, Y+21	; 0x15
    b704:	fe 88       	ldd	r15, Y+22	; 0x16
    b706:	0f 89       	ldd	r16, Y+23	; 0x17
    b708:	18 8d       	ldd	r17, Y+24	; 0x18
    b70a:	29 89       	ldd	r18, Y+17	; 0x11
    b70c:	3a 89       	ldd	r19, Y+18	; 0x12
    b70e:	4b 89       	ldd	r20, Y+19	; 0x13
    b710:	5c 89       	ldd	r21, Y+20	; 0x14
    b712:	8d 85       	ldd	r24, Y+13	; 0x0d
    b714:	9e 85       	ldd	r25, Y+14	; 0x0e
    b716:	af 85       	ldd	r26, Y+15	; 0x0f
    b718:	b8 89       	ldd	r27, Y+16	; 0x10
    b71a:	bc 01       	movw	r22, r24
    b71c:	cd 01       	movw	r24, r26
    b71e:	0e 94 10 e2 	call	0x1c420	; 0x1c420 <dds_update>
    b722:	e7 c1       	rjmp	.+974    	; 0xbaf2 <executeCmdLine+0x844>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_eb,				sizeof(PM_IP_CMD_eb) - 1)) {
    b724:	89 ad       	ldd	r24, Y+57	; 0x39
    b726:	9a ad       	ldd	r25, Y+58	; 0x3a
    b728:	43 e0       	ldi	r20, 0x03	; 3
    b72a:	50 e0       	ldi	r21, 0x00	; 0
    b72c:	6e e2       	ldi	r22, 0x2E	; 46
    b72e:	78 e3       	ldi	r23, 0x38	; 56
    b730:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
    b734:	89 2b       	or	r24, r25
    b736:	01 f5       	brne	.+64     	; 0xb778 <executeCmdLine+0x4ca>
			int val[1] = { 0 };
    b738:	19 8e       	std	Y+25, r1	; 0x19
    b73a:	1a 8e       	std	Y+26, r1	; 0x1a
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_eb) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b73c:	89 ad       	ldd	r24, Y+57	; 0x39
    b73e:	9a ad       	ldd	r25, Y+58	; 0x3a
    b740:	03 96       	adiw	r24, 0x03	; 3
    b742:	9e 01       	movw	r18, r28
    b744:	27 5e       	subi	r18, 0xE7	; 231
    b746:	3f 4f       	sbci	r19, 0xFF	; 255
    b748:	79 01       	movw	r14, r18
    b74a:	00 e0       	ldi	r16, 0x00	; 0
    b74c:	10 e0       	ldi	r17, 0x00	; 0
    b74e:	20 e0       	ldi	r18, 0x00	; 0
    b750:	30 e0       	ldi	r19, 0x00	; 0
    b752:	43 e0       	ldi	r20, 0x03	; 3
    b754:	50 e0       	ldi	r21, 0x00	; 0
    b756:	60 e0       	ldi	r22, 0x00	; 0
    b758:	70 e0       	ldi	r23, 0x00	; 0
    b75a:	0e 94 7c dc 	call	0x1b8f8	; 0x1b8f8 <myStringToVar>
    b75e:	89 2b       	or	r24, r25
    b760:	09 f4       	brne	.+2      	; 0xb764 <executeCmdLine+0x4b6>
    b762:	c7 c1       	rjmp	.+910    	; 0xbaf2 <executeCmdLine+0x844>
				errorBeep_enable(val[0] != 0);
    b764:	89 8d       	ldd	r24, Y+25	; 0x19
    b766:	9a 8d       	ldd	r25, Y+26	; 0x1a
    b768:	21 e0       	ldi	r18, 0x01	; 1
    b76a:	89 2b       	or	r24, r25
    b76c:	09 f4       	brne	.+2      	; 0xb770 <executeCmdLine+0x4c2>
    b76e:	20 e0       	ldi	r18, 0x00	; 0
    b770:	82 2f       	mov	r24, r18
    b772:	0e 94 0c e3 	call	0x1c618	; 0x1c618 <errorBeep_enable>
    b776:	bd c1       	rjmp	.+890    	; 0xbaf2 <executeCmdLine+0x844>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_env_t,			sizeof(PM_IP_CMD_env_t) - 1)) {
    b778:	89 ad       	ldd	r24, Y+57	; 0x39
    b77a:	9a ad       	ldd	r25, Y+58	; 0x3a
    b77c:	46 e0       	ldi	r20, 0x06	; 6
    b77e:	50 e0       	ldi	r21, 0x00	; 0
    b780:	62 e3       	ldi	r22, 0x32	; 50
    b782:	78 e3       	ldi	r23, 0x38	; 56
    b784:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
    b788:	89 2b       	or	r24, r25
    b78a:	29 f5       	brne	.+74     	; 0xb7d6 <executeCmdLine+0x528>
			float val[3] = { -1.f, -1.f, -1.f };
    b78c:	8c e0       	ldi	r24, 0x0C	; 12
    b78e:	e8 e0       	ldi	r30, 0x08	; 8
    b790:	f1 e2       	ldi	r31, 0x21	; 33
    b792:	de 01       	movw	r26, r28
    b794:	5b 96       	adiw	r26, 0x1b	; 27
    b796:	01 90       	ld	r0, Z+
    b798:	0d 92       	st	X+, r0
    b79a:	8a 95       	dec	r24
    b79c:	e1 f7       	brne	.-8      	; 0xb796 <executeCmdLine+0x4e8>
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_env_t) - 1), MY_STRING_TO_VAR_FLOAT, &(val[0]), NULL, NULL)) {
    b79e:	89 ad       	ldd	r24, Y+57	; 0x39
    b7a0:	9a ad       	ldd	r25, Y+58	; 0x3a
    b7a2:	06 96       	adiw	r24, 0x06	; 6
    b7a4:	9e 01       	movw	r18, r28
    b7a6:	25 5e       	subi	r18, 0xE5	; 229
    b7a8:	3f 4f       	sbci	r19, 0xFF	; 255
    b7aa:	e1 2c       	mov	r14, r1
    b7ac:	f1 2c       	mov	r15, r1
    b7ae:	00 e0       	ldi	r16, 0x00	; 0
    b7b0:	10 e0       	ldi	r17, 0x00	; 0
    b7b2:	41 e0       	ldi	r20, 0x01	; 1
    b7b4:	50 e0       	ldi	r21, 0x00	; 0
    b7b6:	60 e0       	ldi	r22, 0x00	; 0
    b7b8:	70 e0       	ldi	r23, 0x00	; 0
    b7ba:	0e 94 7c dc 	call	0x1b8f8	; 0x1b8f8 <myStringToVar>
    b7be:	89 2b       	or	r24, r25
    b7c0:	09 f4       	brne	.+2      	; 0xb7c4 <executeCmdLine+0x516>
    b7c2:	97 c1       	rjmp	.+814    	; 0xbaf2 <executeCmdLine+0x844>
				env_temp(val[0]);
    b7c4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    b7c6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    b7c8:	ad 8d       	ldd	r26, Y+29	; 0x1d
    b7ca:	be 8d       	ldd	r27, Y+30	; 0x1e
    b7cc:	bc 01       	movw	r22, r24
    b7ce:	cd 01       	movw	r24, r26
    b7d0:	0e 94 1e e3 	call	0x1c63c	; 0x1c63c <env_temp>
    b7d4:	8e c1       	rjmp	.+796    	; 0xbaf2 <executeCmdLine+0x844>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_gsm_aprs,		sizeof(PM_IP_CMD_gsm_aprs) - 1)) {
    b7d6:	89 ad       	ldd	r24, Y+57	; 0x39
    b7d8:	9a ad       	ldd	r25, Y+58	; 0x3a
    b7da:	49 e0       	ldi	r20, 0x09	; 9
    b7dc:	50 e0       	ldi	r21, 0x00	; 0
    b7de:	6e e3       	ldi	r22, 0x3E	; 62
    b7e0:	78 e3       	ldi	r23, 0x38	; 56
    b7e2:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
    b7e6:	89 2b       	or	r24, r25
    b7e8:	01 f5       	brne	.+64     	; 0xb82a <executeCmdLine+0x57c>
			int val[1] = { 0 };
    b7ea:	1f a2       	std	Y+39, r1	; 0x27
    b7ec:	18 a6       	std	Y+40, r1	; 0x28
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_gsm_aprs) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b7ee:	89 ad       	ldd	r24, Y+57	; 0x39
    b7f0:	9a ad       	ldd	r25, Y+58	; 0x3a
    b7f2:	09 96       	adiw	r24, 0x09	; 9
    b7f4:	9e 01       	movw	r18, r28
    b7f6:	29 5d       	subi	r18, 0xD9	; 217
    b7f8:	3f 4f       	sbci	r19, 0xFF	; 255
    b7fa:	79 01       	movw	r14, r18
    b7fc:	00 e0       	ldi	r16, 0x00	; 0
    b7fe:	10 e0       	ldi	r17, 0x00	; 0
    b800:	20 e0       	ldi	r18, 0x00	; 0
    b802:	30 e0       	ldi	r19, 0x00	; 0
    b804:	43 e0       	ldi	r20, 0x03	; 3
    b806:	50 e0       	ldi	r21, 0x00	; 0
    b808:	60 e0       	ldi	r22, 0x00	; 0
    b80a:	70 e0       	ldi	r23, 0x00	; 0
    b80c:	0e 94 7c dc 	call	0x1b8f8	; 0x1b8f8 <myStringToVar>
    b810:	89 2b       	or	r24, r25
    b812:	09 f4       	brne	.+2      	; 0xb816 <executeCmdLine+0x568>
    b814:	6e c1       	rjmp	.+732    	; 0xbaf2 <executeCmdLine+0x844>
				gsm_aprs_enable(val[0] != 0);
    b816:	8f a1       	ldd	r24, Y+39	; 0x27
    b818:	98 a5       	ldd	r25, Y+40	; 0x28
    b81a:	21 e0       	ldi	r18, 0x01	; 1
    b81c:	89 2b       	or	r24, r25
    b81e:	09 f4       	brne	.+2      	; 0xb822 <executeCmdLine+0x574>
    b820:	20 e0       	ldi	r18, 0x00	; 0
    b822:	82 2f       	mov	r24, r18
    b824:	0e 94 86 e3 	call	0x1c70c	; 0x1c70c <gsm_aprs_enable>
    b828:	64 c1       	rjmp	.+712    	; 0xbaf2 <executeCmdLine+0x844>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_gsm_pin,		sizeof(PM_IP_CMD_gsm_pin) - 1)) {
    b82a:	89 ad       	ldd	r24, Y+57	; 0x39
    b82c:	9a ad       	ldd	r25, Y+58	; 0x3a
    b82e:	48 e0       	ldi	r20, 0x08	; 8
    b830:	50 e0       	ldi	r21, 0x00	; 0
    b832:	68 e4       	ldi	r22, 0x48	; 72
    b834:	78 e3       	ldi	r23, 0x38	; 56
    b836:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
    b83a:	89 2b       	or	r24, r25
    b83c:	31 f4       	brne	.+12     	; 0xb84a <executeCmdLine+0x59c>
			gsm_pin_update(cmdLine_buf + (sizeof(PM_IP_CMD_gsm_pin) - 1));
    b83e:	89 ad       	ldd	r24, Y+57	; 0x39
    b840:	9a ad       	ldd	r25, Y+58	; 0x3a
    b842:	08 96       	adiw	r24, 0x08	; 8
    b844:	0e 94 98 e3 	call	0x1c730	; 0x1c730 <gsm_pin_update>
    b848:	54 c1       	rjmp	.+680    	; 0xbaf2 <executeCmdLine+0x844>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_gsm_num,		sizeof(PM_IP_CMD_gsm_num) - 1)) {
    b84a:	89 ad       	ldd	r24, Y+57	; 0x39
    b84c:	9a ad       	ldd	r25, Y+58	; 0x3a
    b84e:	44 e0       	ldi	r20, 0x04	; 4
    b850:	50 e0       	ldi	r21, 0x00	; 0
    b852:	69 e3       	ldi	r22, 0x39	; 57
    b854:	78 e3       	ldi	r23, 0x38	; 56
    b856:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
    b85a:	89 2b       	or	r24, r25
    b85c:	01 f5       	brne	.+64     	; 0xb89e <executeCmdLine+0x5f0>
			int val[1] = { 0 };
    b85e:	19 a6       	std	Y+41, r1	; 0x29
    b860:	1a a6       	std	Y+42, r1	; 0x2a
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_gsm_num) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b862:	89 ad       	ldd	r24, Y+57	; 0x39
    b864:	9a ad       	ldd	r25, Y+58	; 0x3a
    b866:	04 96       	adiw	r24, 0x04	; 4
    b868:	9e 01       	movw	r18, r28
    b86a:	27 5d       	subi	r18, 0xD7	; 215
    b86c:	3f 4f       	sbci	r19, 0xFF	; 255
    b86e:	79 01       	movw	r14, r18
    b870:	00 e0       	ldi	r16, 0x00	; 0
    b872:	10 e0       	ldi	r17, 0x00	; 0
    b874:	20 e0       	ldi	r18, 0x00	; 0
    b876:	30 e0       	ldi	r19, 0x00	; 0
    b878:	43 e0       	ldi	r20, 0x03	; 3
    b87a:	50 e0       	ldi	r21, 0x00	; 0
    b87c:	60 e0       	ldi	r22, 0x00	; 0
    b87e:	70 e0       	ldi	r23, 0x00	; 0
    b880:	0e 94 7c dc 	call	0x1b8f8	; 0x1b8f8 <myStringToVar>
    b884:	89 2b       	or	r24, r25
    b886:	09 f4       	brne	.+2      	; 0xb88a <executeCmdLine+0x5dc>
    b888:	34 c1       	rjmp	.+616    	; 0xbaf2 <executeCmdLine+0x844>
				gsm_enable(val[0] != 0);
    b88a:	89 a5       	ldd	r24, Y+41	; 0x29
    b88c:	9a a5       	ldd	r25, Y+42	; 0x2a
    b88e:	21 e0       	ldi	r18, 0x01	; 1
    b890:	89 2b       	or	r24, r25
    b892:	09 f4       	brne	.+2      	; 0xb896 <executeCmdLine+0x5e8>
    b894:	20 e0       	ldi	r18, 0x00	; 0
    b896:	82 2f       	mov	r24, r18
    b898:	0e 94 b3 e3 	call	0x1c766	; 0x1c766 <gsm_enable>
    b89c:	2a c1       	rjmp	.+596    	; 0xbaf2 <executeCmdLine+0x844>
			}

		} else if (!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_help,		sizeof(PM_IP_CMD_help) - 1)) {
    b89e:	89 ad       	ldd	r24, Y+57	; 0x39
    b8a0:	9a ad       	ldd	r25, Y+58	; 0x3a
    b8a2:	44 e0       	ldi	r20, 0x04	; 4
    b8a4:	50 e0       	ldi	r21, 0x00	; 0
    b8a6:	61 e5       	ldi	r22, 0x51	; 81
    b8a8:	78 e3       	ldi	r23, 0x38	; 56
    b8aa:	0f 94 f6 32 	call	0x265ec	; 0x265ec <strncasecmp_P>
    b8ae:	89 2b       	or	r24, r25
			printHelp();
    b8b0:	11 f4       	brne	.+4      	; 0xb8b6 <executeCmdLine+0x608>
    b8b2:	14 dc       	rcall	.-2008   	; 0xb0dc <printHelp>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_info,			sizeof(PM_IP_CMD_info) - 1)) {
    b8b4:	1e c1       	rjmp	.+572    	; 0xbaf2 <executeCmdLine+0x844>
    b8b6:	89 ad       	ldd	r24, Y+57	; 0x39
    b8b8:	9a ad       	ldd	r25, Y+58	; 0x3a
    b8ba:	45 e0       	ldi	r20, 0x05	; 5
    b8bc:	50 e0       	ldi	r21, 0x00	; 0
    b8be:	66 e5       	ldi	r22, 0x56	; 86
    b8c0:	78 e3       	ldi	r23, 0x38	; 56
    b8c2:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
    b8c6:	89 2b       	or	r24, r25
			int val[1] = { 0 };
    b8c8:	d9 f4       	brne	.+54     	; 0xb900 <executeCmdLine+0x652>
    b8ca:	1b a6       	std	Y+43, r1	; 0x2b
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_info) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b8cc:	1c a6       	std	Y+44, r1	; 0x2c
    b8ce:	89 ad       	ldd	r24, Y+57	; 0x39
    b8d0:	9a ad       	ldd	r25, Y+58	; 0x3a
    b8d2:	05 96       	adiw	r24, 0x05	; 5
    b8d4:	9e 01       	movw	r18, r28
    b8d6:	25 5d       	subi	r18, 0xD5	; 213
    b8d8:	3f 4f       	sbci	r19, 0xFF	; 255
    b8da:	79 01       	movw	r14, r18
    b8dc:	00 e0       	ldi	r16, 0x00	; 0
    b8de:	10 e0       	ldi	r17, 0x00	; 0
    b8e0:	20 e0       	ldi	r18, 0x00	; 0
    b8e2:	30 e0       	ldi	r19, 0x00	; 0
    b8e4:	43 e0       	ldi	r20, 0x03	; 3
    b8e6:	50 e0       	ldi	r21, 0x00	; 0
    b8e8:	60 e0       	ldi	r22, 0x00	; 0
    b8ea:	70 e0       	ldi	r23, 0x00	; 0
    b8ec:	0e 94 7c dc 	call	0x1b8f8	; 0x1b8f8 <myStringToVar>
    b8f0:	89 2b       	or	r24, r25
    b8f2:	09 f4       	brne	.+2      	; 0xb8f6 <executeCmdLine+0x648>
				printStatusLines_bitfield(val[0]);
    b8f4:	fe c0       	rjmp	.+508    	; 0xbaf2 <executeCmdLine+0x844>
    b8f6:	8b a5       	ldd	r24, Y+43	; 0x2b
    b8f8:	9c a5       	ldd	r25, Y+44	; 0x2c
    b8fa:	0e 94 25 e4 	call	0x1c84a	; 0x1c84a <printStatusLines_bitfield>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_kb,				sizeof(PM_IP_CMD_kb) - 1)) {
    b8fe:	f9 c0       	rjmp	.+498    	; 0xbaf2 <executeCmdLine+0x844>
    b900:	89 ad       	ldd	r24, Y+57	; 0x39
    b902:	9a ad       	ldd	r25, Y+58	; 0x3a
    b904:	43 e0       	ldi	r20, 0x03	; 3
    b906:	50 e0       	ldi	r21, 0x00	; 0
    b908:	6c e5       	ldi	r22, 0x5C	; 92
    b90a:	78 e3       	ldi	r23, 0x38	; 56
    b90c:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
    b910:	89 2b       	or	r24, r25
			int val[1] = { 0 };
    b912:	01 f5       	brne	.+64     	; 0xb954 <executeCmdLine+0x6a6>
    b914:	1d a6       	std	Y+45, r1	; 0x2d
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_kb) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b916:	1e a6       	std	Y+46, r1	; 0x2e
    b918:	89 ad       	ldd	r24, Y+57	; 0x39
    b91a:	9a ad       	ldd	r25, Y+58	; 0x3a
    b91c:	03 96       	adiw	r24, 0x03	; 3
    b91e:	9e 01       	movw	r18, r28
    b920:	23 5d       	subi	r18, 0xD3	; 211
    b922:	3f 4f       	sbci	r19, 0xFF	; 255
    b924:	79 01       	movw	r14, r18
    b926:	00 e0       	ldi	r16, 0x00	; 0
    b928:	10 e0       	ldi	r17, 0x00	; 0
    b92a:	20 e0       	ldi	r18, 0x00	; 0
    b92c:	30 e0       	ldi	r19, 0x00	; 0
    b92e:	43 e0       	ldi	r20, 0x03	; 3
    b930:	50 e0       	ldi	r21, 0x00	; 0
    b932:	60 e0       	ldi	r22, 0x00	; 0
    b934:	70 e0       	ldi	r23, 0x00	; 0
    b936:	0e 94 7c dc 	call	0x1b8f8	; 0x1b8f8 <myStringToVar>
    b93a:	89 2b       	or	r24, r25
    b93c:	09 f4       	brne	.+2      	; 0xb940 <executeCmdLine+0x692>
				keyBeep_enable(val[0] != 0);
    b93e:	d9 c0       	rjmp	.+434    	; 0xbaf2 <executeCmdLine+0x844>
    b940:	8d a5       	ldd	r24, Y+45	; 0x2d
    b942:	9e a5       	ldd	r25, Y+46	; 0x2e
    b944:	21 e0       	ldi	r18, 0x01	; 1
    b946:	89 2b       	or	r24, r25
    b948:	09 f4       	brne	.+2      	; 0xb94c <executeCmdLine+0x69e>
    b94a:	20 e0       	ldi	r18, 0x00	; 0
    b94c:	82 2f       	mov	r24, r18
    b94e:	0e 94 d2 e3 	call	0x1c7a4	; 0x1c7a4 <keyBeep_enable>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_pt,				sizeof(PM_IP_CMD_pt) - 1)) {
    b952:	cf c0       	rjmp	.+414    	; 0xbaf2 <executeCmdLine+0x844>
    b954:	89 ad       	ldd	r24, Y+57	; 0x39
    b956:	9a ad       	ldd	r25, Y+58	; 0x3a
    b958:	43 e0       	ldi	r20, 0x03	; 3
    b95a:	50 e0       	ldi	r21, 0x00	; 0
    b95c:	60 e6       	ldi	r22, 0x60	; 96
    b95e:	78 e3       	ldi	r23, 0x38	; 56
    b960:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
    b964:	89 2b       	or	r24, r25
			int val[1] = { 0 };
    b966:	d9 f4       	brne	.+54     	; 0xb99e <executeCmdLine+0x6f0>
    b968:	1f a6       	std	Y+47, r1	; 0x2f
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_pt) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b96a:	18 aa       	std	Y+48, r1	; 0x30
    b96c:	89 ad       	ldd	r24, Y+57	; 0x39
    b96e:	9a ad       	ldd	r25, Y+58	; 0x3a
    b970:	03 96       	adiw	r24, 0x03	; 3
    b972:	9e 01       	movw	r18, r28
    b974:	21 5d       	subi	r18, 0xD1	; 209
    b976:	3f 4f       	sbci	r19, 0xFF	; 255
    b978:	79 01       	movw	r14, r18
    b97a:	00 e0       	ldi	r16, 0x00	; 0
    b97c:	10 e0       	ldi	r17, 0x00	; 0
    b97e:	20 e0       	ldi	r18, 0x00	; 0
    b980:	30 e0       	ldi	r19, 0x00	; 0
    b982:	43 e0       	ldi	r20, 0x03	; 3
    b984:	50 e0       	ldi	r21, 0x00	; 0
    b986:	60 e0       	ldi	r22, 0x00	; 0
    b988:	70 e0       	ldi	r23, 0x00	; 0
    b98a:	0e 94 7c dc 	call	0x1b8f8	; 0x1b8f8 <myStringToVar>
    b98e:	89 2b       	or	r24, r25
    b990:	09 f4       	brne	.+2      	; 0xb994 <executeCmdLine+0x6e6>
				pitchTone_mode(val[0]);
    b992:	af c0       	rjmp	.+350    	; 0xbaf2 <executeCmdLine+0x844>
    b994:	8f a5       	ldd	r24, Y+47	; 0x2f
    b996:	98 a9       	ldd	r25, Y+48	; 0x30
    b998:	0e 94 e4 e3 	call	0x1c7c8	; 0x1c7c8 <pitchTone_mode>
			}

		} else if (!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_qnh_auto,	sizeof(PM_IP_CMD_qnh_auto) - 1)) {
    b99c:	aa c0       	rjmp	.+340    	; 0xbaf2 <executeCmdLine+0x844>
    b99e:	89 ad       	ldd	r24, Y+57	; 0x39
    b9a0:	9a ad       	ldd	r25, Y+58	; 0x3a
    b9a2:	48 e0       	ldi	r20, 0x08	; 8
    b9a4:	50 e0       	ldi	r21, 0x00	; 0
    b9a6:	64 e6       	ldi	r22, 0x64	; 100
    b9a8:	78 e3       	ldi	r23, 0x38	; 56
    b9aa:	0f 94 f6 32 	call	0x265ec	; 0x265ec <strncasecmp_P>
    b9ae:	89 2b       	or	r24, r25
			qnh_setAuto();
    b9b0:	19 f4       	brne	.+6      	; 0xb9b8 <executeCmdLine+0x70a>
    b9b2:	0e 94 f6 e3 	call	0x1c7ec	; 0x1c7ec <qnh_setAuto>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_qnh_m,			sizeof(PM_IP_CMD_qnh_m) - 1)) {
    b9b6:	9d c0       	rjmp	.+314    	; 0xbaf2 <executeCmdLine+0x844>
    b9b8:	89 ad       	ldd	r24, Y+57	; 0x39
    b9ba:	9a ad       	ldd	r25, Y+58	; 0x3a
    b9bc:	46 e0       	ldi	r20, 0x06	; 6
    b9be:	50 e0       	ldi	r21, 0x00	; 0
    b9c0:	6d e6       	ldi	r22, 0x6D	; 109
    b9c2:	78 e3       	ldi	r23, 0x38	; 56
    b9c4:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
    b9c8:	89 2b       	or	r24, r25
			int val[1] = { 0 };
    b9ca:	d9 f4       	brne	.+54     	; 0xba02 <executeCmdLine+0x754>
    b9cc:	19 aa       	std	Y+49, r1	; 0x31
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_qnh_m) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    b9ce:	1a aa       	std	Y+50, r1	; 0x32
    b9d0:	89 ad       	ldd	r24, Y+57	; 0x39
    b9d2:	9a ad       	ldd	r25, Y+58	; 0x3a
    b9d4:	06 96       	adiw	r24, 0x06	; 6
    b9d6:	9e 01       	movw	r18, r28
    b9d8:	2f 5c       	subi	r18, 0xCF	; 207
    b9da:	3f 4f       	sbci	r19, 0xFF	; 255
    b9dc:	79 01       	movw	r14, r18
    b9de:	00 e0       	ldi	r16, 0x00	; 0
    b9e0:	10 e0       	ldi	r17, 0x00	; 0
    b9e2:	20 e0       	ldi	r18, 0x00	; 0
    b9e4:	30 e0       	ldi	r19, 0x00	; 0
    b9e6:	43 e0       	ldi	r20, 0x03	; 3
    b9e8:	50 e0       	ldi	r21, 0x00	; 0
    b9ea:	60 e0       	ldi	r22, 0x00	; 0
    b9ec:	70 e0       	ldi	r23, 0x00	; 0
    b9ee:	0e 94 7c dc 	call	0x1b8f8	; 0x1b8f8 <myStringToVar>
    b9f2:	89 2b       	or	r24, r25
    b9f4:	09 f4       	brne	.+2      	; 0xb9f8 <executeCmdLine+0x74a>
				qnh_setHeightM((int16_t)val[0]);
    b9f6:	7d c0       	rjmp	.+250    	; 0xbaf2 <executeCmdLine+0x844>
    b9f8:	89 a9       	ldd	r24, Y+49	; 0x31
    b9fa:	9a a9       	ldd	r25, Y+50	; 0x32
    b9fc:	0e 94 05 e4 	call	0x1c80a	; 0x1c80a <qnh_setHeightM>
			}

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_reset,			sizeof(PM_IP_CMD_reset) - 1)) {
    ba00:	78 c0       	rjmp	.+240    	; 0xbaf2 <executeCmdLine+0x844>
    ba02:	89 ad       	ldd	r24, Y+57	; 0x39
    ba04:	9a ad       	ldd	r25, Y+58	; 0x3a
    ba06:	46 e0       	ldi	r20, 0x06	; 6
    ba08:	50 e0       	ldi	r21, 0x00	; 0
    ba0a:	64 e7       	ldi	r22, 0x74	; 116
    ba0c:	78 e3       	ldi	r23, 0x38	; 56
    ba0e:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
    ba12:	89 2b       	or	r24, r25
			int val[1] = { 0 };
    ba14:	39 f5       	brne	.+78     	; 0xba64 <executeCmdLine+0x7b6>
    ba16:	1b aa       	std	Y+51, r1	; 0x33
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_reset) - 1), MY_STRING_TO_VAR_INT, NULL, NULL, &(val[0]))) {
    ba18:	1c aa       	std	Y+52, r1	; 0x34
    ba1a:	89 ad       	ldd	r24, Y+57	; 0x39
    ba1c:	9a ad       	ldd	r25, Y+58	; 0x3a
    ba1e:	06 96       	adiw	r24, 0x06	; 6
    ba20:	9e 01       	movw	r18, r28
    ba22:	2d 5c       	subi	r18, 0xCD	; 205
    ba24:	3f 4f       	sbci	r19, 0xFF	; 255
    ba26:	79 01       	movw	r14, r18
    ba28:	00 e0       	ldi	r16, 0x00	; 0
    ba2a:	10 e0       	ldi	r17, 0x00	; 0
    ba2c:	20 e0       	ldi	r18, 0x00	; 0
    ba2e:	30 e0       	ldi	r19, 0x00	; 0
    ba30:	43 e0       	ldi	r20, 0x03	; 3
    ba32:	50 e0       	ldi	r21, 0x00	; 0
    ba34:	60 e0       	ldi	r22, 0x00	; 0
    ba36:	70 e0       	ldi	r23, 0x00	; 0
    ba38:	0e 94 7c dc 	call	0x1b8f8	; 0x1b8f8 <myStringToVar>
    ba3c:	89 2b       	or	r24, r25
    ba3e:	09 f4       	brne	.+2      	; 0xba42 <executeCmdLine+0x794>
				if (val[0] == 1) {
    ba40:	58 c0       	rjmp	.+176    	; 0xbaf2 <executeCmdLine+0x844>
    ba42:	8b a9       	ldd	r24, Y+51	; 0x33
    ba44:	9c a9       	ldd	r25, Y+52	; 0x34
    ba46:	01 97       	sbiw	r24, 0x01	; 1
    ba48:	09 f0       	breq	.+2      	; 0xba4c <executeCmdLine+0x79e>
					/* Stop the GSM connection */
					{
						serial_sim808_gsm_setFunc(C_SERIAL_SIM808_GSM_SETFUNC_OFF);
    ba4a:	53 c0       	rjmp	.+166    	; 0xbaf2 <executeCmdLine+0x844>
    ba4c:	80 e0       	ldi	r24, 0x00	; 0
    ba4e:	0e 94 8a 23 	call	0x4714	; 0x4714 <serial_sim808_gsm_setFunc>
						serial_sim808_gsm_shutdown();
    ba52:	0e 94 3e 28 	call	0x507c	; 0x507c <serial_sim808_gsm_shutdown>
					}

					/* Terminate the USB connection */
					{
						stdio_usb_disable();
    ba56:	0f 94 ad 21 	call	0x2435a	; 0x2435a <stdio_usb_disable>
						udc_stop();
    ba5a:	0f 94 23 1c 	call	0x23846	; 0x23846 <udc_stop>
					}

					asm volatile(
    ba5e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>
						:
					);
				}
			}

		} else if (!strncasecmp_P((char*)cmdLine_buf, PM_IP_CMD_shut,		sizeof(PM_IP_CMD_shut) - 1)) {
    ba62:	47 c0       	rjmp	.+142    	; 0xbaf2 <executeCmdLine+0x844>
    ba64:	89 ad       	ldd	r24, Y+57	; 0x39
    ba66:	9a ad       	ldd	r25, Y+58	; 0x3a
    ba68:	44 e0       	ldi	r20, 0x04	; 4
    ba6a:	50 e0       	ldi	r21, 0x00	; 0
    ba6c:	6b e7       	ldi	r22, 0x7B	; 123
    ba6e:	78 e3       	ldi	r23, 0x38	; 56
    ba70:	0f 94 f6 32 	call	0x265ec	; 0x265ec <strncasecmp_P>
    ba74:	89 2b       	or	r24, r25
			shutdown();
    ba76:	19 f4       	brne	.+6      	; 0xba7e <executeCmdLine+0x7d0>
    ba78:	0e 94 55 e4 	call	0x1c8aa	; 0x1c8aa <shutdown>

		} else if (!strncmp_P((char*)cmdLine_buf, PM_IP_CMD_xo,				sizeof(PM_IP_CMD_xo) - 1)) {
    ba7c:	3a c0       	rjmp	.+116    	; 0xbaf2 <executeCmdLine+0x844>
    ba7e:	89 ad       	ldd	r24, Y+57	; 0x39
    ba80:	9a ad       	ldd	r25, Y+58	; 0x3a
    ba82:	43 e0       	ldi	r20, 0x03	; 3
    ba84:	50 e0       	ldi	r21, 0x00	; 0
    ba86:	60 e8       	ldi	r22, 0x80	; 128
    ba88:	78 e3       	ldi	r23, 0x38	; 56
    ba8a:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
    ba8e:	89 2b       	or	r24, r25
			long val[1] = { 0 };
    ba90:	01 f5       	brne	.+64     	; 0xbad2 <executeCmdLine+0x824>
    ba92:	1d aa       	std	Y+53, r1	; 0x35
    ba94:	1e aa       	std	Y+54, r1	; 0x36
    ba96:	1f aa       	std	Y+55, r1	; 0x37
			if (myStringToVar((char*)cmdLine_buf + (sizeof(PM_IP_CMD_xo) - 1), MY_STRING_TO_VAR_LONG, NULL, &(val[0]), NULL)) {
    ba98:	18 ae       	std	Y+56, r1	; 0x38
    ba9a:	89 ad       	ldd	r24, Y+57	; 0x39
    ba9c:	9a ad       	ldd	r25, Y+58	; 0x3a
    ba9e:	03 96       	adiw	r24, 0x03	; 3
    baa0:	9e 01       	movw	r18, r28
    baa2:	2b 5c       	subi	r18, 0xCB	; 203
    baa4:	3f 4f       	sbci	r19, 0xFF	; 255
    baa6:	e1 2c       	mov	r14, r1
    baa8:	f1 2c       	mov	r15, r1
    baaa:	89 01       	movw	r16, r18
    baac:	20 e0       	ldi	r18, 0x00	; 0
    baae:	30 e0       	ldi	r19, 0x00	; 0
    bab0:	42 e0       	ldi	r20, 0x02	; 2
    bab2:	50 e0       	ldi	r21, 0x00	; 0
    bab4:	60 e0       	ldi	r22, 0x00	; 0
    bab6:	70 e0       	ldi	r23, 0x00	; 0
    bab8:	0e 94 7c dc 	call	0x1b8f8	; 0x1b8f8 <myStringToVar>
    babc:	89 2b       	or	r24, r25
				xoPwm_set(val[0]);
    babe:	c9 f0       	breq	.+50     	; 0xbaf2 <executeCmdLine+0x844>
    bac0:	8d a9       	ldd	r24, Y+53	; 0x35
    bac2:	9e a9       	ldd	r25, Y+54	; 0x36
    bac4:	af a9       	ldd	r26, Y+55	; 0x37
    bac6:	b8 ad       	ldd	r27, Y+56	; 0x38
    bac8:	bc 01       	movw	r22, r24
    baca:	cd 01       	movw	r24, r26
    bacc:	0e 94 63 e4 	call	0x1c8c6	; 0x1c8c6 <xoPwm_set>
			}

		} else {
			udi_write_tx_msg_P(PM_UNKNOWN_01);
    bad0:	10 c0       	rjmp	.+32     	; 0xbaf2 <executeCmdLine+0x844>
    bad2:	84 e8       	ldi	r24, 0x84	; 132
    bad4:	98 e3       	ldi	r25, 0x38	; 56
    bad6:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>

			if (g_errorBeep_enable) {
    bada:	80 91 16 26 	lds	r24, 0x2616	; 0x802616 <g_errorBeep_enable>
    bade:	88 23       	and	r24, r24
				twi2_set_beep(100, 10);  // Bad sound
    bae0:	41 f0       	breq	.+16     	; 0xbaf2 <executeCmdLine+0x844>
    bae2:	6a e0       	ldi	r22, 0x0A	; 10
    bae4:	84 e6       	ldi	r24, 0x64	; 100
    bae6:	0e 94 31 67 	call	0xce62	; 0xce62 <twi2_set_beep>
				yield_ms(125);
    baea:	8d e7       	ldi	r24, 0x7D	; 125
    baec:	90 e0       	ldi	r25, 0x00	; 0
    baee:	0e 94 88 f2 	call	0x1e510	; 0x1e510 <yield_ms>
			}
		}
	}

	udi_write_tx_msg_P(PM_IP_CMD_CmdLine);
    baf2:	81 e5       	ldi	r24, 0x51	; 81
    baf4:	97 e3       	ldi	r25, 0x37	; 55
    baf6:	0e 94 bc 3e 	call	0x7d78	; 0x7d78 <udi_write_tx_msg_P>
}
    bafa:	00 00       	nop
    bafc:	eb 96       	adiw	r28, 0x3b	; 59
    bafe:	cd bf       	out	0x3d, r28	; 61
    bb00:	de bf       	out	0x3e, r29	; 62
    bb02:	df 91       	pop	r29
    bb04:	cf 91       	pop	r28
    bb06:	1f 91       	pop	r17
    bb08:	0f 91       	pop	r16
    bb0a:	ff 90       	pop	r15
    bb0c:	ef 90       	pop	r14
    bb0e:	08 95       	ret

0000bb10 <interpreter_doProcess>:


void interpreter_doProcess(char rx_buf[], iram_size_t rx_len)
{
    bb10:	cf 93       	push	r28
    bb12:	df 93       	push	r29
    bb14:	cd b7       	in	r28, 0x3d	; 61
    bb16:	de b7       	in	r29, 0x3e	; 62
    bb18:	27 97       	sbiw	r28, 0x07	; 7
    bb1a:	cd bf       	out	0x3d, r28	; 61
    bb1c:	de bf       	out	0x3e, r29	; 62
    bb1e:	8c 83       	std	Y+4, r24	; 0x04
    bb20:	9d 83       	std	Y+5, r25	; 0x05
    bb22:	6e 83       	std	Y+6, r22	; 0x06
    bb24:	7f 83       	std	Y+7, r23	; 0x07
	/* Sanity checks */
	if (!rx_buf || !rx_len || (rx_len >= (C_RX_CMDLINE_BUF_SIZE - 1))) {
    bb26:	8c 81       	ldd	r24, Y+4	; 0x04
    bb28:	9d 81       	ldd	r25, Y+5	; 0x05
    bb2a:	89 2b       	or	r24, r25
    bb2c:	09 f4       	brne	.+2      	; 0xbb30 <interpreter_doProcess+0x20>
    bb2e:	8e c0       	rjmp	.+284    	; 0xbc4c <interpreter_doProcess+0x13c>
    bb30:	8e 81       	ldd	r24, Y+6	; 0x06
    bb32:	9f 81       	ldd	r25, Y+7	; 0x07
    bb34:	89 2b       	or	r24, r25
    bb36:	09 f4       	brne	.+2      	; 0xbb3a <interpreter_doProcess+0x2a>
    bb38:	89 c0       	rjmp	.+274    	; 0xbc4c <interpreter_doProcess+0x13c>
    bb3a:	8e 81       	ldd	r24, Y+6	; 0x06
    bb3c:	9f 81       	ldd	r25, Y+7	; 0x07
    bb3e:	8f 3f       	cpi	r24, 0xFF	; 255
    bb40:	91 05       	cpc	r25, r1
    bb42:	08 f0       	brcs	.+2      	; 0xbb46 <interpreter_doProcess+0x36>
    bb44:	83 c0       	rjmp	.+262    	; 0xbc4c <interpreter_doProcess+0x13c>
		return;
	}

	/* Look for line termination or control characters */
	char* pos = memchr(rx_buf, '\r', rx_len);
    bb46:	2e 81       	ldd	r18, Y+6	; 0x06
    bb48:	3f 81       	ldd	r19, Y+7	; 0x07
    bb4a:	8c 81       	ldd	r24, Y+4	; 0x04
    bb4c:	9d 81       	ldd	r25, Y+5	; 0x05
    bb4e:	a9 01       	movw	r20, r18
    bb50:	6d e0       	ldi	r22, 0x0D	; 13
    bb52:	70 e0       	ldi	r23, 0x00	; 0
    bb54:	0f 94 41 33 	call	0x26682	; 0x26682 <memchr>
    bb58:	89 83       	std	Y+1, r24	; 0x01
    bb5a:	9a 83       	std	Y+2, r25	; 0x02
	if (!pos) {
    bb5c:	89 81       	ldd	r24, Y+1	; 0x01
    bb5e:	9a 81       	ldd	r25, Y+2	; 0x02
    bb60:	89 2b       	or	r24, r25
    bb62:	f9 f4       	brne	.+62     	; 0xbba2 <interpreter_doProcess+0x92>
		if (1 <= rx_buf[rx_len - 1] && rx_buf[rx_len - 1] <= 26) {
    bb64:	8e 81       	ldd	r24, Y+6	; 0x06
    bb66:	9f 81       	ldd	r25, Y+7	; 0x07
    bb68:	01 97       	sbiw	r24, 0x01	; 1
    bb6a:	2c 81       	ldd	r18, Y+4	; 0x04
    bb6c:	3d 81       	ldd	r19, Y+5	; 0x05
    bb6e:	82 0f       	add	r24, r18
    bb70:	93 1f       	adc	r25, r19
    bb72:	fc 01       	movw	r30, r24
    bb74:	80 81       	ld	r24, Z
    bb76:	18 16       	cp	r1, r24
    bb78:	a4 f4       	brge	.+40     	; 0xbba2 <interpreter_doProcess+0x92>
    bb7a:	8e 81       	ldd	r24, Y+6	; 0x06
    bb7c:	9f 81       	ldd	r25, Y+7	; 0x07
    bb7e:	01 97       	sbiw	r24, 0x01	; 1
    bb80:	2c 81       	ldd	r18, Y+4	; 0x04
    bb82:	3d 81       	ldd	r19, Y+5	; 0x05
    bb84:	82 0f       	add	r24, r18
    bb86:	93 1f       	adc	r25, r19
    bb88:	fc 01       	movw	r30, r24
    bb8a:	80 81       	ld	r24, Z
    bb8c:	8b 31       	cpi	r24, 0x1B	; 27
    bb8e:	4c f4       	brge	.+18     	; 0xbba2 <interpreter_doProcess+0x92>
			pos = &(rx_buf[rx_len - 1]);
    bb90:	8e 81       	ldd	r24, Y+6	; 0x06
    bb92:	9f 81       	ldd	r25, Y+7	; 0x07
    bb94:	01 97       	sbiw	r24, 0x01	; 1
    bb96:	2c 81       	ldd	r18, Y+4	; 0x04
    bb98:	3d 81       	ldd	r19, Y+5	; 0x05
    bb9a:	82 0f       	add	r24, r18
    bb9c:	93 1f       	adc	r25, r19
    bb9e:	89 83       	std	Y+1, r24	; 0x01
    bba0:	9a 83       	std	Y+2, r25	; 0x02
		}
	}

	/* Clipping */
	if ((s_rx_cmdLine_idx + rx_len) >= C_RX_CMDLINE_BUF_SIZE) {
    bba2:	80 91 0f 24 	lds	r24, 0x240F	; 0x80240f <s_rx_cmdLine_idx>
    bba6:	28 2f       	mov	r18, r24
    bba8:	30 e0       	ldi	r19, 0x00	; 0
    bbaa:	8e 81       	ldd	r24, Y+6	; 0x06
    bbac:	9f 81       	ldd	r25, Y+7	; 0x07
    bbae:	82 0f       	add	r24, r18
    bbb0:	93 1f       	adc	r25, r19
    bbb2:	8f 3f       	cpi	r24, 0xFF	; 255
    bbb4:	91 05       	cpc	r25, r1
    bbb6:	c9 f0       	breq	.+50     	; 0xbbea <interpreter_doProcess+0xda>
    bbb8:	c0 f0       	brcs	.+48     	; 0xbbea <interpreter_doProcess+0xda>
		/* Over sized - clip incoming data on the buffer size limit */
		rx_len = (C_RX_CMDLINE_BUF_SIZE - 1) - s_rx_cmdLine_idx;
    bbba:	80 91 0f 24 	lds	r24, 0x240F	; 0x80240f <s_rx_cmdLine_idx>
    bbbe:	88 2f       	mov	r24, r24
    bbc0:	90 e0       	ldi	r25, 0x00	; 0
    bbc2:	2f ef       	ldi	r18, 0xFF	; 255
    bbc4:	30 e0       	ldi	r19, 0x00	; 0
    bbc6:	a9 01       	movw	r20, r18
    bbc8:	48 1b       	sub	r20, r24
    bbca:	59 0b       	sbc	r21, r25
    bbcc:	ca 01       	movw	r24, r20
    bbce:	8e 83       	std	Y+6, r24	; 0x06
    bbd0:	9f 83       	std	Y+7, r25	; 0x07

		/* Adjust pos if the line ending exists */
		if (pos) {
    bbd2:	89 81       	ldd	r24, Y+1	; 0x01
    bbd4:	9a 81       	ldd	r25, Y+2	; 0x02
    bbd6:	89 2b       	or	r24, r25
    bbd8:	41 f0       	breq	.+16     	; 0xbbea <interpreter_doProcess+0xda>
			pos = rx_buf + rx_len;
    bbda:	2c 81       	ldd	r18, Y+4	; 0x04
    bbdc:	3d 81       	ldd	r19, Y+5	; 0x05
    bbde:	8e 81       	ldd	r24, Y+6	; 0x06
    bbe0:	9f 81       	ldd	r25, Y+7	; 0x07
    bbe2:	82 0f       	add	r24, r18
    bbe4:	93 1f       	adc	r25, r19
    bbe6:	89 83       	std	Y+1, r24	; 0x01
    bbe8:	9a 83       	std	Y+2, r25	; 0x02
		}
	}

	/* Add new chunk to buffer */
	uint8_t pos_len = pos ?  ((pos - rx_buf) + 1) : rx_len;
    bbea:	89 81       	ldd	r24, Y+1	; 0x01
    bbec:	9a 81       	ldd	r25, Y+2	; 0x02
    bbee:	89 2b       	or	r24, r25
    bbf0:	51 f0       	breq	.+20     	; 0xbc06 <interpreter_doProcess+0xf6>
    bbf2:	29 81       	ldd	r18, Y+1	; 0x01
    bbf4:	3a 81       	ldd	r19, Y+2	; 0x02
    bbf6:	8c 81       	ldd	r24, Y+4	; 0x04
    bbf8:	9d 81       	ldd	r25, Y+5	; 0x05
    bbfa:	f9 01       	movw	r30, r18
    bbfc:	e8 1b       	sub	r30, r24
    bbfe:	f9 0b       	sbc	r31, r25
    bc00:	cf 01       	movw	r24, r30
    bc02:	8f 5f       	subi	r24, 0xFF	; 255
    bc04:	01 c0       	rjmp	.+2      	; 0xbc08 <interpreter_doProcess+0xf8>
    bc06:	8e 81       	ldd	r24, Y+6	; 0x06
    bc08:	8b 83       	std	Y+3, r24	; 0x03
	memcpy(s_rx_cmdLine_buf + s_rx_cmdLine_idx, rx_buf, pos_len);
    bc0a:	8b 81       	ldd	r24, Y+3	; 0x03
    bc0c:	48 2f       	mov	r20, r24
    bc0e:	50 e0       	ldi	r21, 0x00	; 0
    bc10:	80 91 0f 24 	lds	r24, 0x240F	; 0x80240f <s_rx_cmdLine_idx>
    bc14:	88 2f       	mov	r24, r24
    bc16:	90 e0       	ldi	r25, 0x00	; 0
    bc18:	81 5f       	subi	r24, 0xF1	; 241
    bc1a:	9c 4d       	sbci	r25, 0xDC	; 220
    bc1c:	2c 81       	ldd	r18, Y+4	; 0x04
    bc1e:	3d 81       	ldd	r19, Y+5	; 0x05
    bc20:	b9 01       	movw	r22, r18
    bc22:	0f 94 4e 33 	call	0x2669c	; 0x2669c <memcpy>
	s_rx_cmdLine_idx += pos_len;
    bc26:	90 91 0f 24 	lds	r25, 0x240F	; 0x80240f <s_rx_cmdLine_idx>
    bc2a:	8b 81       	ldd	r24, Y+3	; 0x03
    bc2c:	89 0f       	add	r24, r25
    bc2e:	80 93 0f 24 	sts	0x240F, r24	; 0x80240f <s_rx_cmdLine_idx>

	/* Execute line */
	if (pos) {
    bc32:	89 81       	ldd	r24, Y+1	; 0x01
    bc34:	9a 81       	ldd	r25, Y+2	; 0x02
    bc36:	89 2b       	or	r24, r25
    bc38:	51 f0       	breq	.+20     	; 0xbc4e <interpreter_doProcess+0x13e>
		/* Feed interpreter with line data */
		executeCmdLine(s_rx_cmdLine_buf, s_rx_cmdLine_idx);
    bc3a:	80 91 0f 24 	lds	r24, 0x240F	; 0x80240f <s_rx_cmdLine_idx>
    bc3e:	68 2f       	mov	r22, r24
    bc40:	8f e0       	ldi	r24, 0x0F	; 15
    bc42:	93 e2       	ldi	r25, 0x23	; 35
    bc44:	34 db       	rcall	.-2456   	; 0xb2ae <executeCmdLine>
		s_rx_cmdLine_idx = 0;
    bc46:	10 92 0f 24 	sts	0x240F, r1	; 0x80240f <s_rx_cmdLine_idx>
    bc4a:	01 c0       	rjmp	.+2      	; 0xbc4e <interpreter_doProcess+0x13e>

void interpreter_doProcess(char rx_buf[], iram_size_t rx_len)
{
	/* Sanity checks */
	if (!rx_buf || !rx_len || (rx_len >= (C_RX_CMDLINE_BUF_SIZE - 1))) {
		return;
    bc4c:	00 00       	nop
	if (pos) {
		/* Feed interpreter with line data */
		executeCmdLine(s_rx_cmdLine_buf, s_rx_cmdLine_idx);
		s_rx_cmdLine_idx = 0;
	}
}
    bc4e:	27 96       	adiw	r28, 0x07	; 7
    bc50:	cd bf       	out	0x3d, r28	; 61
    bc52:	de bf       	out	0x3e, r29	; 62
    bc54:	df 91       	pop	r29
    bc56:	cf 91       	pop	r28
    bc58:	08 95       	ret

0000bc5a <cpu_irq_save>:

/* 10ms TWI1 - Gyro device */
void isr_10ms_twi1_onboard(void)
{	/* Service time slot */
	// not in use yet
}
    bc5a:	cf 93       	push	r28
    bc5c:	df 93       	push	r29
    bc5e:	1f 92       	push	r1
    bc60:	cd b7       	in	r28, 0x3d	; 61
    bc62:	de b7       	in	r29, 0x3e	; 62
    bc64:	8f e3       	ldi	r24, 0x3F	; 63
    bc66:	90 e0       	ldi	r25, 0x00	; 0
    bc68:	fc 01       	movw	r30, r24
    bc6a:	80 81       	ld	r24, Z
    bc6c:	89 83       	std	Y+1, r24	; 0x01
    bc6e:	f8 94       	cli
    bc70:	89 81       	ldd	r24, Y+1	; 0x01
    bc72:	0f 90       	pop	r0
    bc74:	df 91       	pop	r29
    bc76:	cf 91       	pop	r28
    bc78:	08 95       	ret

0000bc7a <cpu_irq_restore>:
    bc7a:	cf 93       	push	r28
    bc7c:	df 93       	push	r29
    bc7e:	1f 92       	push	r1
    bc80:	cd b7       	in	r28, 0x3d	; 61
    bc82:	de b7       	in	r29, 0x3e	; 62
    bc84:	89 83       	std	Y+1, r24	; 0x01
    bc86:	8f e3       	ldi	r24, 0x3F	; 63
    bc88:	90 e0       	ldi	r25, 0x00	; 0
    bc8a:	29 81       	ldd	r18, Y+1	; 0x01
    bc8c:	fc 01       	movw	r30, r24
    bc8e:	20 83       	st	Z, r18
    bc90:	00 00       	nop
    bc92:	0f 90       	pop	r0
    bc94:	df 91       	pop	r29
    bc96:	cf 91       	pop	r28
    bc98:	08 95       	ret

0000bc9a <osc_get_rate>:
    bc9a:	cf 93       	push	r28
    bc9c:	df 93       	push	r29
    bc9e:	1f 92       	push	r1
    bca0:	cd b7       	in	r28, 0x3d	; 61
    bca2:	de b7       	in	r29, 0x3e	; 62
    bca4:	89 83       	std	Y+1, r24	; 0x01
    bca6:	89 81       	ldd	r24, Y+1	; 0x01
    bca8:	88 2f       	mov	r24, r24
    bcaa:	90 e0       	ldi	r25, 0x00	; 0
    bcac:	82 30       	cpi	r24, 0x02	; 2
    bcae:	91 05       	cpc	r25, r1
    bcb0:	89 f0       	breq	.+34     	; 0xbcd4 <osc_get_rate+0x3a>
    bcb2:	83 30       	cpi	r24, 0x03	; 3
    bcb4:	91 05       	cpc	r25, r1
    bcb6:	1c f4       	brge	.+6      	; 0xbcbe <osc_get_rate+0x24>
    bcb8:	01 97       	sbiw	r24, 0x01	; 1
    bcba:	39 f0       	breq	.+14     	; 0xbcca <osc_get_rate+0x30>
    bcbc:	1a c0       	rjmp	.+52     	; 0xbcf2 <osc_get_rate+0x58>
    bcbe:	84 30       	cpi	r24, 0x04	; 4
    bcc0:	91 05       	cpc	r25, r1
    bcc2:	69 f0       	breq	.+26     	; 0xbcde <osc_get_rate+0x44>
    bcc4:	08 97       	sbiw	r24, 0x08	; 8
    bcc6:	81 f0       	breq	.+32     	; 0xbce8 <osc_get_rate+0x4e>
    bcc8:	14 c0       	rjmp	.+40     	; 0xbcf2 <osc_get_rate+0x58>
    bcca:	80 e8       	ldi	r24, 0x80	; 128
    bccc:	94 e8       	ldi	r25, 0x84	; 132
    bcce:	ae e1       	ldi	r26, 0x1E	; 30
    bcd0:	b0 e0       	ldi	r27, 0x00	; 0
    bcd2:	12 c0       	rjmp	.+36     	; 0xbcf8 <osc_get_rate+0x5e>
    bcd4:	80 e0       	ldi	r24, 0x00	; 0
    bcd6:	9c e6       	ldi	r25, 0x6C	; 108
    bcd8:	ac ed       	ldi	r26, 0xDC	; 220
    bcda:	b2 e0       	ldi	r27, 0x02	; 2
    bcdc:	0d c0       	rjmp	.+26     	; 0xbcf8 <osc_get_rate+0x5e>
    bcde:	80 e0       	ldi	r24, 0x00	; 0
    bce0:	90 e8       	ldi	r25, 0x80	; 128
    bce2:	a0 e0       	ldi	r26, 0x00	; 0
    bce4:	b0 e0       	ldi	r27, 0x00	; 0
    bce6:	08 c0       	rjmp	.+16     	; 0xbcf8 <osc_get_rate+0x5e>
    bce8:	80 e0       	ldi	r24, 0x00	; 0
    bcea:	9d e2       	ldi	r25, 0x2D	; 45
    bcec:	a1 e3       	ldi	r26, 0x31	; 49
    bcee:	b1 e0       	ldi	r27, 0x01	; 1
    bcf0:	03 c0       	rjmp	.+6      	; 0xbcf8 <osc_get_rate+0x5e>
    bcf2:	80 e0       	ldi	r24, 0x00	; 0
    bcf4:	90 e0       	ldi	r25, 0x00	; 0
    bcf6:	dc 01       	movw	r26, r24
    bcf8:	bc 01       	movw	r22, r24
    bcfa:	cd 01       	movw	r24, r26
    bcfc:	0f 90       	pop	r0
    bcfe:	df 91       	pop	r29
    bd00:	cf 91       	pop	r28
    bd02:	08 95       	ret

0000bd04 <pll_get_default_rate_priv>:
    bd04:	cf 93       	push	r28
    bd06:	df 93       	push	r29
    bd08:	cd b7       	in	r28, 0x3d	; 61
    bd0a:	de b7       	in	r29, 0x3e	; 62
    bd0c:	29 97       	sbiw	r28, 0x09	; 9
    bd0e:	cd bf       	out	0x3d, r28	; 61
    bd10:	de bf       	out	0x3e, r29	; 62
    bd12:	8d 83       	std	Y+5, r24	; 0x05
    bd14:	6e 83       	std	Y+6, r22	; 0x06
    bd16:	7f 83       	std	Y+7, r23	; 0x07
    bd18:	48 87       	std	Y+8, r20	; 0x08
    bd1a:	59 87       	std	Y+9, r21	; 0x09
    bd1c:	8d 81       	ldd	r24, Y+5	; 0x05
    bd1e:	88 2f       	mov	r24, r24
    bd20:	90 e0       	ldi	r25, 0x00	; 0
    bd22:	80 38       	cpi	r24, 0x80	; 128
    bd24:	91 05       	cpc	r25, r1
    bd26:	79 f0       	breq	.+30     	; 0xbd46 <pll_get_default_rate_priv+0x42>
    bd28:	80 3c       	cpi	r24, 0xC0	; 192
    bd2a:	91 05       	cpc	r25, r1
    bd2c:	a9 f0       	breq	.+42     	; 0xbd58 <pll_get_default_rate_priv+0x54>
    bd2e:	89 2b       	or	r24, r25
    bd30:	09 f0       	breq	.+2      	; 0xbd34 <pll_get_default_rate_priv+0x30>
    bd32:	1b c0       	rjmp	.+54     	; 0xbd6a <pll_get_default_rate_priv+0x66>
    bd34:	80 e8       	ldi	r24, 0x80	; 128
    bd36:	94 e8       	ldi	r25, 0x84	; 132
    bd38:	ae e1       	ldi	r26, 0x1E	; 30
    bd3a:	b0 e0       	ldi	r27, 0x00	; 0
    bd3c:	89 83       	std	Y+1, r24	; 0x01
    bd3e:	9a 83       	std	Y+2, r25	; 0x02
    bd40:	ab 83       	std	Y+3, r26	; 0x03
    bd42:	bc 83       	std	Y+4, r27	; 0x04
    bd44:	12 c0       	rjmp	.+36     	; 0xbd6a <pll_get_default_rate_priv+0x66>
    bd46:	80 e0       	ldi	r24, 0x00	; 0
    bd48:	9b e1       	ldi	r25, 0x1B	; 27
    bd4a:	a7 eb       	ldi	r26, 0xB7	; 183
    bd4c:	b0 e0       	ldi	r27, 0x00	; 0
    bd4e:	89 83       	std	Y+1, r24	; 0x01
    bd50:	9a 83       	std	Y+2, r25	; 0x02
    bd52:	ab 83       	std	Y+3, r26	; 0x03
    bd54:	bc 83       	std	Y+4, r27	; 0x04
    bd56:	09 c0       	rjmp	.+18     	; 0xbd6a <pll_get_default_rate_priv+0x66>
    bd58:	88 e0       	ldi	r24, 0x08	; 8
    bd5a:	9f df       	rcall	.-194    	; 0xbc9a <osc_get_rate>
    bd5c:	dc 01       	movw	r26, r24
    bd5e:	cb 01       	movw	r24, r22
    bd60:	89 83       	std	Y+1, r24	; 0x01
    bd62:	9a 83       	std	Y+2, r25	; 0x02
    bd64:	ab 83       	std	Y+3, r26	; 0x03
    bd66:	bc 83       	std	Y+4, r27	; 0x04
    bd68:	00 00       	nop
    bd6a:	8e 81       	ldd	r24, Y+6	; 0x06
    bd6c:	9f 81       	ldd	r25, Y+7	; 0x07
    bd6e:	cc 01       	movw	r24, r24
    bd70:	a0 e0       	ldi	r26, 0x00	; 0
    bd72:	b0 e0       	ldi	r27, 0x00	; 0
    bd74:	29 81       	ldd	r18, Y+1	; 0x01
    bd76:	3a 81       	ldd	r19, Y+2	; 0x02
    bd78:	4b 81       	ldd	r20, Y+3	; 0x03
    bd7a:	5c 81       	ldd	r21, Y+4	; 0x04
    bd7c:	bc 01       	movw	r22, r24
    bd7e:	cd 01       	movw	r24, r26
    bd80:	0f 94 7b 2e 	call	0x25cf6	; 0x25cf6 <__mulsi3>
    bd84:	dc 01       	movw	r26, r24
    bd86:	cb 01       	movw	r24, r22
    bd88:	89 83       	std	Y+1, r24	; 0x01
    bd8a:	9a 83       	std	Y+2, r25	; 0x02
    bd8c:	ab 83       	std	Y+3, r26	; 0x03
    bd8e:	bc 83       	std	Y+4, r27	; 0x04
    bd90:	89 81       	ldd	r24, Y+1	; 0x01
    bd92:	9a 81       	ldd	r25, Y+2	; 0x02
    bd94:	ab 81       	ldd	r26, Y+3	; 0x03
    bd96:	bc 81       	ldd	r27, Y+4	; 0x04
    bd98:	bc 01       	movw	r22, r24
    bd9a:	cd 01       	movw	r24, r26
    bd9c:	29 96       	adiw	r28, 0x09	; 9
    bd9e:	cd bf       	out	0x3d, r28	; 61
    bda0:	de bf       	out	0x3e, r29	; 62
    bda2:	df 91       	pop	r29
    bda4:	cf 91       	pop	r28
    bda6:	08 95       	ret

0000bda8 <sysclk_get_main_hz>:
    bda8:	cf 93       	push	r28
    bdaa:	df 93       	push	r29
    bdac:	cd b7       	in	r28, 0x3d	; 61
    bdae:	de b7       	in	r29, 0x3e	; 62
    bdb0:	41 e0       	ldi	r20, 0x01	; 1
    bdb2:	50 e0       	ldi	r21, 0x00	; 0
    bdb4:	63 e0       	ldi	r22, 0x03	; 3
    bdb6:	70 e0       	ldi	r23, 0x00	; 0
    bdb8:	80 ec       	ldi	r24, 0xC0	; 192
    bdba:	a4 df       	rcall	.-184    	; 0xbd04 <pll_get_default_rate_priv>
    bdbc:	dc 01       	movw	r26, r24
    bdbe:	cb 01       	movw	r24, r22
    bdc0:	bc 01       	movw	r22, r24
    bdc2:	cd 01       	movw	r24, r26
    bdc4:	df 91       	pop	r29
    bdc6:	cf 91       	pop	r28
    bdc8:	08 95       	ret

0000bdca <sysclk_get_per4_hz>:
    bdca:	cf 93       	push	r28
    bdcc:	df 93       	push	r29
    bdce:	1f 92       	push	r1
    bdd0:	cd b7       	in	r28, 0x3d	; 61
    bdd2:	de b7       	in	r29, 0x3e	; 62
    bdd4:	19 82       	std	Y+1, r1	; 0x01
    bdd6:	e8 df       	rcall	.-48     	; 0xbda8 <sysclk_get_main_hz>
    bdd8:	dc 01       	movw	r26, r24
    bdda:	cb 01       	movw	r24, r22
    bddc:	29 81       	ldd	r18, Y+1	; 0x01
    bdde:	22 2f       	mov	r18, r18
    bde0:	30 e0       	ldi	r19, 0x00	; 0
    bde2:	04 c0       	rjmp	.+8      	; 0xbdec <sysclk_get_per4_hz+0x22>
    bde4:	b6 95       	lsr	r27
    bde6:	a7 95       	ror	r26
    bde8:	97 95       	ror	r25
    bdea:	87 95       	ror	r24
    bdec:	2a 95       	dec	r18
    bdee:	d2 f7       	brpl	.-12     	; 0xbde4 <sysclk_get_per4_hz+0x1a>
    bdf0:	bc 01       	movw	r22, r24
    bdf2:	cd 01       	movw	r24, r26
    bdf4:	0f 90       	pop	r0
    bdf6:	df 91       	pop	r29
    bdf8:	cf 91       	pop	r28
    bdfa:	08 95       	ret

0000bdfc <sysclk_get_per2_hz>:
    bdfc:	cf 93       	push	r28
    bdfe:	df 93       	push	r29
    be00:	cd b7       	in	r28, 0x3d	; 61
    be02:	de b7       	in	r29, 0x3e	; 62
    be04:	e2 df       	rcall	.-60     	; 0xbdca <sysclk_get_per4_hz>
    be06:	dc 01       	movw	r26, r24
    be08:	cb 01       	movw	r24, r22
    be0a:	bc 01       	movw	r22, r24
    be0c:	cd 01       	movw	r24, r26
    be0e:	df 91       	pop	r29
    be10:	cf 91       	pop	r28
    be12:	08 95       	ret

0000be14 <sysclk_get_per_hz>:
    be14:	cf 93       	push	r28
    be16:	df 93       	push	r29
    be18:	cd b7       	in	r28, 0x3d	; 61
    be1a:	de b7       	in	r29, 0x3e	; 62
    be1c:	ef df       	rcall	.-34     	; 0xbdfc <sysclk_get_per2_hz>
    be1e:	dc 01       	movw	r26, r24
    be20:	cb 01       	movw	r24, r22
    be22:	b6 95       	lsr	r27
    be24:	a7 95       	ror	r26
    be26:	97 95       	ror	r25
    be28:	87 95       	ror	r24
    be2a:	bc 01       	movw	r22, r24
    be2c:	cd 01       	movw	r24, r26
    be2e:	df 91       	pop	r29
    be30:	cf 91       	pop	r28
    be32:	08 95       	ret

0000be34 <sysclk_get_cpu_hz>:
    be34:	cf 93       	push	r28
    be36:	df 93       	push	r29
    be38:	cd b7       	in	r28, 0x3d	; 61
    be3a:	de b7       	in	r29, 0x3e	; 62
    be3c:	eb df       	rcall	.-42     	; 0xbe14 <sysclk_get_per_hz>
    be3e:	dc 01       	movw	r26, r24
    be40:	cb 01       	movw	r24, r22
    be42:	bc 01       	movw	r22, r24
    be44:	cd 01       	movw	r24, r26
    be46:	df 91       	pop	r29
    be48:	cf 91       	pop	r28
    be4a:	08 95       	ret

0000be4c <sysclk_enable_peripheral_clock>:
    be4c:	cf 93       	push	r28
    be4e:	df 93       	push	r29
    be50:	1f 92       	push	r1
    be52:	1f 92       	push	r1
    be54:	cd b7       	in	r28, 0x3d	; 61
    be56:	de b7       	in	r29, 0x3e	; 62
    be58:	89 83       	std	Y+1, r24	; 0x01
    be5a:	9a 83       	std	Y+2, r25	; 0x02
    be5c:	89 81       	ldd	r24, Y+1	; 0x01
    be5e:	9a 81       	ldd	r25, Y+2	; 0x02
    be60:	89 2b       	or	r24, r25
    be62:	09 f4       	brne	.+2      	; 0xbe66 <sysclk_enable_peripheral_clock+0x1a>
    be64:	21 c1       	rjmp	.+578    	; 0xc0a8 <sysclk_enable_peripheral_clock+0x25c>
    be66:	89 81       	ldd	r24, Y+1	; 0x01
    be68:	9a 81       	ldd	r25, Y+2	; 0x02
    be6a:	80 3c       	cpi	r24, 0xC0	; 192
    be6c:	91 05       	cpc	r25, r1
    be6e:	29 f4       	brne	.+10     	; 0xbe7a <sysclk_enable_peripheral_clock+0x2e>
    be70:	60 e1       	ldi	r22, 0x10	; 16
    be72:	80 e0       	ldi	r24, 0x00	; 0
    be74:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
    be78:	17 c1       	rjmp	.+558    	; 0xc0a8 <sysclk_enable_peripheral_clock+0x25c>
    be7a:	89 81       	ldd	r24, Y+1	; 0x01
    be7c:	9a 81       	ldd	r25, Y+2	; 0x02
    be7e:	80 38       	cpi	r24, 0x80	; 128
    be80:	91 40       	sbci	r25, 0x01	; 1
    be82:	29 f4       	brne	.+10     	; 0xbe8e <sysclk_enable_peripheral_clock+0x42>
    be84:	62 e0       	ldi	r22, 0x02	; 2
    be86:	80 e0       	ldi	r24, 0x00	; 0
    be88:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
    be8c:	0d c1       	rjmp	.+538    	; 0xc0a8 <sysclk_enable_peripheral_clock+0x25c>
    be8e:	89 81       	ldd	r24, Y+1	; 0x01
    be90:	9a 81       	ldd	r25, Y+2	; 0x02
    be92:	81 15       	cp	r24, r1
    be94:	91 40       	sbci	r25, 0x01	; 1
    be96:	29 f4       	brne	.+10     	; 0xbea2 <sysclk_enable_peripheral_clock+0x56>
    be98:	61 e0       	ldi	r22, 0x01	; 1
    be9a:	80 e0       	ldi	r24, 0x00	; 0
    be9c:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
    bea0:	03 c1       	rjmp	.+518    	; 0xc0a8 <sysclk_enable_peripheral_clock+0x25c>
    bea2:	89 81       	ldd	r24, Y+1	; 0x01
    bea4:	9a 81       	ldd	r25, Y+2	; 0x02
    bea6:	80 38       	cpi	r24, 0x80	; 128
    bea8:	93 40       	sbci	r25, 0x03	; 3
    beaa:	29 f4       	brne	.+10     	; 0xbeb6 <sysclk_enable_peripheral_clock+0x6a>
    beac:	61 e0       	ldi	r22, 0x01	; 1
    beae:	81 e0       	ldi	r24, 0x01	; 1
    beb0:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
    beb4:	f9 c0       	rjmp	.+498    	; 0xc0a8 <sysclk_enable_peripheral_clock+0x25c>
    beb6:	89 81       	ldd	r24, Y+1	; 0x01
    beb8:	9a 81       	ldd	r25, Y+2	; 0x02
    beba:	80 39       	cpi	r24, 0x90	; 144
    bebc:	93 40       	sbci	r25, 0x03	; 3
    bebe:	29 f4       	brne	.+10     	; 0xbeca <sysclk_enable_peripheral_clock+0x7e>
    bec0:	61 e0       	ldi	r22, 0x01	; 1
    bec2:	82 e0       	ldi	r24, 0x02	; 2
    bec4:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
    bec8:	ef c0       	rjmp	.+478    	; 0xc0a8 <sysclk_enable_peripheral_clock+0x25c>
    beca:	89 81       	ldd	r24, Y+1	; 0x01
    becc:	9a 81       	ldd	r25, Y+2	; 0x02
    bece:	81 15       	cp	r24, r1
    bed0:	92 40       	sbci	r25, 0x02	; 2
    bed2:	29 f4       	brne	.+10     	; 0xbede <sysclk_enable_peripheral_clock+0x92>
    bed4:	62 e0       	ldi	r22, 0x02	; 2
    bed6:	81 e0       	ldi	r24, 0x01	; 1
    bed8:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
    bedc:	e5 c0       	rjmp	.+458    	; 0xc0a8 <sysclk_enable_peripheral_clock+0x25c>
    bede:	89 81       	ldd	r24, Y+1	; 0x01
    bee0:	9a 81       	ldd	r25, Y+2	; 0x02
    bee2:	80 34       	cpi	r24, 0x40	; 64
    bee4:	92 40       	sbci	r25, 0x02	; 2
    bee6:	29 f4       	brne	.+10     	; 0xbef2 <sysclk_enable_peripheral_clock+0xa6>
    bee8:	62 e0       	ldi	r22, 0x02	; 2
    beea:	82 e0       	ldi	r24, 0x02	; 2
    beec:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
    bef0:	db c0       	rjmp	.+438    	; 0xc0a8 <sysclk_enable_peripheral_clock+0x25c>
    bef2:	89 81       	ldd	r24, Y+1	; 0x01
    bef4:	9a 81       	ldd	r25, Y+2	; 0x02
    bef6:	80 32       	cpi	r24, 0x20	; 32
    bef8:	93 40       	sbci	r25, 0x03	; 3
    befa:	29 f4       	brne	.+10     	; 0xbf06 <sysclk_enable_peripheral_clock+0xba>
    befc:	64 e0       	ldi	r22, 0x04	; 4
    befe:	82 e0       	ldi	r24, 0x02	; 2
    bf00:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
    bf04:	d1 c0       	rjmp	.+418    	; 0xc0a8 <sysclk_enable_peripheral_clock+0x25c>
    bf06:	89 81       	ldd	r24, Y+1	; 0x01
    bf08:	9a 81       	ldd	r25, Y+2	; 0x02
    bf0a:	81 15       	cp	r24, r1
    bf0c:	98 40       	sbci	r25, 0x08	; 8
    bf0e:	29 f4       	brne	.+10     	; 0xbf1a <sysclk_enable_peripheral_clock+0xce>
    bf10:	61 e0       	ldi	r22, 0x01	; 1
    bf12:	83 e0       	ldi	r24, 0x03	; 3
    bf14:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
    bf18:	c7 c0       	rjmp	.+398    	; 0xc0a8 <sysclk_enable_peripheral_clock+0x25c>
    bf1a:	89 81       	ldd	r24, Y+1	; 0x01
    bf1c:	9a 81       	ldd	r25, Y+2	; 0x02
    bf1e:	81 15       	cp	r24, r1
    bf20:	99 40       	sbci	r25, 0x09	; 9
    bf22:	29 f4       	brne	.+10     	; 0xbf2e <sysclk_enable_peripheral_clock+0xe2>
    bf24:	61 e0       	ldi	r22, 0x01	; 1
    bf26:	84 e0       	ldi	r24, 0x04	; 4
    bf28:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
    bf2c:	bd c0       	rjmp	.+378    	; 0xc0a8 <sysclk_enable_peripheral_clock+0x25c>
    bf2e:	89 81       	ldd	r24, Y+1	; 0x01
    bf30:	9a 81       	ldd	r25, Y+2	; 0x02
    bf32:	81 15       	cp	r24, r1
    bf34:	9a 40       	sbci	r25, 0x0A	; 10
    bf36:	29 f4       	brne	.+10     	; 0xbf42 <sysclk_enable_peripheral_clock+0xf6>
    bf38:	61 e0       	ldi	r22, 0x01	; 1
    bf3a:	85 e0       	ldi	r24, 0x05	; 5
    bf3c:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
    bf40:	b3 c0       	rjmp	.+358    	; 0xc0a8 <sysclk_enable_peripheral_clock+0x25c>
    bf42:	89 81       	ldd	r24, Y+1	; 0x01
    bf44:	9a 81       	ldd	r25, Y+2	; 0x02
    bf46:	81 15       	cp	r24, r1
    bf48:	9b 40       	sbci	r25, 0x0B	; 11
    bf4a:	29 f4       	brne	.+10     	; 0xbf56 <sysclk_enable_peripheral_clock+0x10a>
    bf4c:	61 e0       	ldi	r22, 0x01	; 1
    bf4e:	86 e0       	ldi	r24, 0x06	; 6
    bf50:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
    bf54:	a9 c0       	rjmp	.+338    	; 0xc0a8 <sysclk_enable_peripheral_clock+0x25c>
    bf56:	89 81       	ldd	r24, Y+1	; 0x01
    bf58:	9a 81       	ldd	r25, Y+2	; 0x02
    bf5a:	80 34       	cpi	r24, 0x40	; 64
    bf5c:	98 40       	sbci	r25, 0x08	; 8
    bf5e:	29 f4       	brne	.+10     	; 0xbf6a <sysclk_enable_peripheral_clock+0x11e>
    bf60:	62 e0       	ldi	r22, 0x02	; 2
    bf62:	83 e0       	ldi	r24, 0x03	; 3
    bf64:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
    bf68:	9f c0       	rjmp	.+318    	; 0xc0a8 <sysclk_enable_peripheral_clock+0x25c>
    bf6a:	89 81       	ldd	r24, Y+1	; 0x01
    bf6c:	9a 81       	ldd	r25, Y+2	; 0x02
    bf6e:	80 34       	cpi	r24, 0x40	; 64
    bf70:	99 40       	sbci	r25, 0x09	; 9
    bf72:	29 f4       	brne	.+10     	; 0xbf7e <sysclk_enable_peripheral_clock+0x132>
    bf74:	62 e0       	ldi	r22, 0x02	; 2
    bf76:	84 e0       	ldi	r24, 0x04	; 4
    bf78:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
    bf7c:	95 c0       	rjmp	.+298    	; 0xc0a8 <sysclk_enable_peripheral_clock+0x25c>
    bf7e:	89 81       	ldd	r24, Y+1	; 0x01
    bf80:	9a 81       	ldd	r25, Y+2	; 0x02
    bf82:	80 34       	cpi	r24, 0x40	; 64
    bf84:	9a 40       	sbci	r25, 0x0A	; 10
    bf86:	29 f4       	brne	.+10     	; 0xbf92 <sysclk_enable_peripheral_clock+0x146>
    bf88:	62 e0       	ldi	r22, 0x02	; 2
    bf8a:	85 e0       	ldi	r24, 0x05	; 5
    bf8c:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
    bf90:	8b c0       	rjmp	.+278    	; 0xc0a8 <sysclk_enable_peripheral_clock+0x25c>
    bf92:	89 81       	ldd	r24, Y+1	; 0x01
    bf94:	9a 81       	ldd	r25, Y+2	; 0x02
    bf96:	80 39       	cpi	r24, 0x90	; 144
    bf98:	98 40       	sbci	r25, 0x08	; 8
    bf9a:	29 f4       	brne	.+10     	; 0xbfa6 <sysclk_enable_peripheral_clock+0x15a>
    bf9c:	64 e0       	ldi	r22, 0x04	; 4
    bf9e:	83 e0       	ldi	r24, 0x03	; 3
    bfa0:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
    bfa4:	81 c0       	rjmp	.+258    	; 0xc0a8 <sysclk_enable_peripheral_clock+0x25c>
    bfa6:	89 81       	ldd	r24, Y+1	; 0x01
    bfa8:	9a 81       	ldd	r25, Y+2	; 0x02
    bfaa:	80 39       	cpi	r24, 0x90	; 144
    bfac:	99 40       	sbci	r25, 0x09	; 9
    bfae:	29 f4       	brne	.+10     	; 0xbfba <sysclk_enable_peripheral_clock+0x16e>
    bfb0:	64 e0       	ldi	r22, 0x04	; 4
    bfb2:	84 e0       	ldi	r24, 0x04	; 4
    bfb4:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
    bfb8:	77 c0       	rjmp	.+238    	; 0xc0a8 <sysclk_enable_peripheral_clock+0x25c>
    bfba:	89 81       	ldd	r24, Y+1	; 0x01
    bfbc:	9a 81       	ldd	r25, Y+2	; 0x02
    bfbe:	80 39       	cpi	r24, 0x90	; 144
    bfc0:	9a 40       	sbci	r25, 0x0A	; 10
    bfc2:	29 f4       	brne	.+10     	; 0xbfce <sysclk_enable_peripheral_clock+0x182>
    bfc4:	64 e0       	ldi	r22, 0x04	; 4
    bfc6:	85 e0       	ldi	r24, 0x05	; 5
    bfc8:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
    bfcc:	6d c0       	rjmp	.+218    	; 0xc0a8 <sysclk_enable_peripheral_clock+0x25c>
    bfce:	89 81       	ldd	r24, Y+1	; 0x01
    bfd0:	9a 81       	ldd	r25, Y+2	; 0x02
    bfd2:	80 39       	cpi	r24, 0x90	; 144
    bfd4:	9b 40       	sbci	r25, 0x0B	; 11
    bfd6:	29 f4       	brne	.+10     	; 0xbfe2 <sysclk_enable_peripheral_clock+0x196>
    bfd8:	64 e0       	ldi	r22, 0x04	; 4
    bfda:	86 e0       	ldi	r24, 0x06	; 6
    bfdc:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
    bfe0:	63 c0       	rjmp	.+198    	; 0xc0a8 <sysclk_enable_peripheral_clock+0x25c>
    bfe2:	89 81       	ldd	r24, Y+1	; 0x01
    bfe4:	9a 81       	ldd	r25, Y+2	; 0x02
    bfe6:	80 3c       	cpi	r24, 0xC0	; 192
    bfe8:	98 40       	sbci	r25, 0x08	; 8
    bfea:	29 f4       	brne	.+10     	; 0xbff6 <sysclk_enable_peripheral_clock+0x1aa>
    bfec:	68 e0       	ldi	r22, 0x08	; 8
    bfee:	83 e0       	ldi	r24, 0x03	; 3
    bff0:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
    bff4:	59 c0       	rjmp	.+178    	; 0xc0a8 <sysclk_enable_peripheral_clock+0x25c>
    bff6:	89 81       	ldd	r24, Y+1	; 0x01
    bff8:	9a 81       	ldd	r25, Y+2	; 0x02
    bffa:	80 3c       	cpi	r24, 0xC0	; 192
    bffc:	99 40       	sbci	r25, 0x09	; 9
    bffe:	29 f4       	brne	.+10     	; 0xc00a <sysclk_enable_peripheral_clock+0x1be>
    c000:	68 e0       	ldi	r22, 0x08	; 8
    c002:	84 e0       	ldi	r24, 0x04	; 4
    c004:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
    c008:	4f c0       	rjmp	.+158    	; 0xc0a8 <sysclk_enable_peripheral_clock+0x25c>
    c00a:	89 81       	ldd	r24, Y+1	; 0x01
    c00c:	9a 81       	ldd	r25, Y+2	; 0x02
    c00e:	80 3a       	cpi	r24, 0xA0	; 160
    c010:	98 40       	sbci	r25, 0x08	; 8
    c012:	29 f4       	brne	.+10     	; 0xc01e <sysclk_enable_peripheral_clock+0x1d2>
    c014:	60 e1       	ldi	r22, 0x10	; 16
    c016:	83 e0       	ldi	r24, 0x03	; 3
    c018:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
    c01c:	45 c0       	rjmp	.+138    	; 0xc0a8 <sysclk_enable_peripheral_clock+0x25c>
    c01e:	89 81       	ldd	r24, Y+1	; 0x01
    c020:	9a 81       	ldd	r25, Y+2	; 0x02
    c022:	80 3a       	cpi	r24, 0xA0	; 160
    c024:	99 40       	sbci	r25, 0x09	; 9
    c026:	29 f4       	brne	.+10     	; 0xc032 <sysclk_enable_peripheral_clock+0x1e6>
    c028:	60 e1       	ldi	r22, 0x10	; 16
    c02a:	84 e0       	ldi	r24, 0x04	; 4
    c02c:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
    c030:	3b c0       	rjmp	.+118    	; 0xc0a8 <sysclk_enable_peripheral_clock+0x25c>
    c032:	89 81       	ldd	r24, Y+1	; 0x01
    c034:	9a 81       	ldd	r25, Y+2	; 0x02
    c036:	80 3a       	cpi	r24, 0xA0	; 160
    c038:	9a 40       	sbci	r25, 0x0A	; 10
    c03a:	29 f4       	brne	.+10     	; 0xc046 <sysclk_enable_peripheral_clock+0x1fa>
    c03c:	60 e1       	ldi	r22, 0x10	; 16
    c03e:	85 e0       	ldi	r24, 0x05	; 5
    c040:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
    c044:	31 c0       	rjmp	.+98     	; 0xc0a8 <sysclk_enable_peripheral_clock+0x25c>
    c046:	89 81       	ldd	r24, Y+1	; 0x01
    c048:	9a 81       	ldd	r25, Y+2	; 0x02
    c04a:	80 3a       	cpi	r24, 0xA0	; 160
    c04c:	9b 40       	sbci	r25, 0x0B	; 11
    c04e:	29 f4       	brne	.+10     	; 0xc05a <sysclk_enable_peripheral_clock+0x20e>
    c050:	60 e1       	ldi	r22, 0x10	; 16
    c052:	86 e0       	ldi	r24, 0x06	; 6
    c054:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
    c058:	27 c0       	rjmp	.+78     	; 0xc0a8 <sysclk_enable_peripheral_clock+0x25c>
    c05a:	89 81       	ldd	r24, Y+1	; 0x01
    c05c:	9a 81       	ldd	r25, Y+2	; 0x02
    c05e:	80 3b       	cpi	r24, 0xB0	; 176
    c060:	98 40       	sbci	r25, 0x08	; 8
    c062:	29 f4       	brne	.+10     	; 0xc06e <sysclk_enable_peripheral_clock+0x222>
    c064:	60 e2       	ldi	r22, 0x20	; 32
    c066:	83 e0       	ldi	r24, 0x03	; 3
    c068:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
    c06c:	1d c0       	rjmp	.+58     	; 0xc0a8 <sysclk_enable_peripheral_clock+0x25c>
    c06e:	89 81       	ldd	r24, Y+1	; 0x01
    c070:	9a 81       	ldd	r25, Y+2	; 0x02
    c072:	80 3b       	cpi	r24, 0xB0	; 176
    c074:	99 40       	sbci	r25, 0x09	; 9
    c076:	29 f4       	brne	.+10     	; 0xc082 <sysclk_enable_peripheral_clock+0x236>
    c078:	60 e2       	ldi	r22, 0x20	; 32
    c07a:	84 e0       	ldi	r24, 0x04	; 4
    c07c:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
    c080:	13 c0       	rjmp	.+38     	; 0xc0a8 <sysclk_enable_peripheral_clock+0x25c>
    c082:	89 81       	ldd	r24, Y+1	; 0x01
    c084:	9a 81       	ldd	r25, Y+2	; 0x02
    c086:	80 38       	cpi	r24, 0x80	; 128
    c088:	94 40       	sbci	r25, 0x04	; 4
    c08a:	29 f4       	brne	.+10     	; 0xc096 <sysclk_enable_peripheral_clock+0x24a>
    c08c:	60 e4       	ldi	r22, 0x40	; 64
    c08e:	83 e0       	ldi	r24, 0x03	; 3
    c090:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
    c094:	09 c0       	rjmp	.+18     	; 0xc0a8 <sysclk_enable_peripheral_clock+0x25c>
    c096:	89 81       	ldd	r24, Y+1	; 0x01
    c098:	9a 81       	ldd	r25, Y+2	; 0x02
    c09a:	80 3a       	cpi	r24, 0xA0	; 160
    c09c:	94 40       	sbci	r25, 0x04	; 4
    c09e:	21 f4       	brne	.+8      	; 0xc0a8 <sysclk_enable_peripheral_clock+0x25c>
    c0a0:	60 e4       	ldi	r22, 0x40	; 64
    c0a2:	85 e0       	ldi	r24, 0x05	; 5
    c0a4:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
    c0a8:	00 00       	nop
    c0aa:	0f 90       	pop	r0
    c0ac:	0f 90       	pop	r0
    c0ae:	df 91       	pop	r29
    c0b0:	cf 91       	pop	r28
    c0b2:	08 95       	ret

0000c0b4 <__portable_avr_delay_cycles>:
    c0b4:	04 c0       	rjmp	.+8      	; 0xc0be <__portable_avr_delay_cycles+0xa>
    c0b6:	61 50       	subi	r22, 0x01	; 1
    c0b8:	71 09       	sbc	r23, r1
    c0ba:	81 09       	sbc	r24, r1
    c0bc:	91 09       	sbc	r25, r1
    c0be:	61 15       	cp	r22, r1
    c0c0:	71 05       	cpc	r23, r1
    c0c2:	81 05       	cpc	r24, r1
    c0c4:	91 05       	cpc	r25, r1
    c0c6:	b9 f7       	brne	.-18     	; 0xc0b6 <__portable_avr_delay_cycles+0x2>
    c0c8:	08 95       	ret

0000c0ca <twi_master_read>:
    c0ca:	cf 93       	push	r28
    c0cc:	df 93       	push	r29
    c0ce:	00 d0       	rcall	.+0      	; 0xc0d0 <twi_master_read+0x6>
    c0d0:	1f 92       	push	r1
    c0d2:	cd b7       	in	r28, 0x3d	; 61
    c0d4:	de b7       	in	r29, 0x3e	; 62
    c0d6:	89 83       	std	Y+1, r24	; 0x01
    c0d8:	9a 83       	std	Y+2, r25	; 0x02
    c0da:	6b 83       	std	Y+3, r22	; 0x03
    c0dc:	7c 83       	std	Y+4, r23	; 0x04
    c0de:	2b 81       	ldd	r18, Y+3	; 0x03
    c0e0:	3c 81       	ldd	r19, Y+4	; 0x04
    c0e2:	89 81       	ldd	r24, Y+1	; 0x01
    c0e4:	9a 81       	ldd	r25, Y+2	; 0x02
    c0e6:	41 e0       	ldi	r20, 0x01	; 1
    c0e8:	b9 01       	movw	r22, r18
    c0ea:	0e 94 ae b8 	call	0x1715c	; 0x1715c <twi_master_transfer>
    c0ee:	24 96       	adiw	r28, 0x04	; 4
    c0f0:	cd bf       	out	0x3d, r28	; 61
    c0f2:	de bf       	out	0x3e, r29	; 62
    c0f4:	df 91       	pop	r29
    c0f6:	cf 91       	pop	r28
    c0f8:	08 95       	ret

0000c0fa <twi_master_write>:
    c0fa:	cf 93       	push	r28
    c0fc:	df 93       	push	r29
    c0fe:	00 d0       	rcall	.+0      	; 0xc100 <twi_master_write+0x6>
    c100:	1f 92       	push	r1
    c102:	cd b7       	in	r28, 0x3d	; 61
    c104:	de b7       	in	r29, 0x3e	; 62
    c106:	89 83       	std	Y+1, r24	; 0x01
    c108:	9a 83       	std	Y+2, r25	; 0x02
    c10a:	6b 83       	std	Y+3, r22	; 0x03
    c10c:	7c 83       	std	Y+4, r23	; 0x04
    c10e:	2b 81       	ldd	r18, Y+3	; 0x03
    c110:	3c 81       	ldd	r19, Y+4	; 0x04
    c112:	89 81       	ldd	r24, Y+1	; 0x01
    c114:	9a 81       	ldd	r25, Y+2	; 0x02
    c116:	40 e0       	ldi	r20, 0x00	; 0
    c118:	b9 01       	movw	r22, r18
    c11a:	0e 94 ae b8 	call	0x1715c	; 0x1715c <twi_master_transfer>
    c11e:	24 96       	adiw	r28, 0x04	; 4
    c120:	cd bf       	out	0x3d, r28	; 61
    c122:	de bf       	out	0x3e, r29	; 62
    c124:	df 91       	pop	r29
    c126:	cf 91       	pop	r28
    c128:	08 95       	ret

0000c12a <twi_master_enable>:
    c12a:	cf 93       	push	r28
    c12c:	df 93       	push	r29
    c12e:	1f 92       	push	r1
    c130:	1f 92       	push	r1
    c132:	cd b7       	in	r28, 0x3d	; 61
    c134:	de b7       	in	r29, 0x3e	; 62
    c136:	89 83       	std	Y+1, r24	; 0x01
    c138:	9a 83       	std	Y+2, r25	; 0x02
    c13a:	89 81       	ldd	r24, Y+1	; 0x01
    c13c:	9a 81       	ldd	r25, Y+2	; 0x02
    c13e:	fc 01       	movw	r30, r24
    c140:	81 81       	ldd	r24, Z+1	; 0x01
    c142:	28 2f       	mov	r18, r24
    c144:	28 60       	ori	r18, 0x08	; 8
    c146:	89 81       	ldd	r24, Y+1	; 0x01
    c148:	9a 81       	ldd	r25, Y+2	; 0x02
    c14a:	fc 01       	movw	r30, r24
    c14c:	21 83       	std	Z+1, r18	; 0x01
    c14e:	00 00       	nop
    c150:	0f 90       	pop	r0
    c152:	0f 90       	pop	r0
    c154:	df 91       	pop	r29
    c156:	cf 91       	pop	r28
    c158:	08 95       	ret

0000c15a <calc_gyro1_accel_raw2mg>:
    c15a:	2f 92       	push	r2
    c15c:	3f 92       	push	r3
    c15e:	4f 92       	push	r4
    c160:	5f 92       	push	r5
    c162:	6f 92       	push	r6
    c164:	7f 92       	push	r7
    c166:	8f 92       	push	r8
    c168:	9f 92       	push	r9
    c16a:	af 92       	push	r10
    c16c:	bf 92       	push	r11
    c16e:	cf 92       	push	r12
    c170:	df 92       	push	r13
    c172:	ef 92       	push	r14
    c174:	ff 92       	push	r15
    c176:	0f 93       	push	r16
    c178:	1f 93       	push	r17
    c17a:	cf 93       	push	r28
    c17c:	df 93       	push	r29
    c17e:	cd b7       	in	r28, 0x3d	; 61
    c180:	de b7       	in	r29, 0x3e	; 62
    c182:	64 97       	sbiw	r28, 0x14	; 20
    c184:	cd bf       	out	0x3d, r28	; 61
    c186:	de bf       	out	0x3e, r29	; 62
    c188:	89 83       	std	Y+1, r24	; 0x01
    c18a:	9a 83       	std	Y+2, r25	; 0x02
    c18c:	6b 83       	std	Y+3, r22	; 0x03
    c18e:	7c 83       	std	Y+4, r23	; 0x04
    c190:	89 81       	ldd	r24, Y+1	; 0x01
    c192:	9a 81       	ldd	r25, Y+2	; 0x02
    c194:	8d 83       	std	Y+5, r24	; 0x05
    c196:	9e 83       	std	Y+6, r25	; 0x06
    c198:	89 2f       	mov	r24, r25
    c19a:	88 0f       	add	r24, r24
    c19c:	88 0b       	sbc	r24, r24
    c19e:	8f 83       	std	Y+7, r24	; 0x07
    c1a0:	88 87       	std	Y+8, r24	; 0x08
    c1a2:	89 87       	std	Y+9, r24	; 0x09
    c1a4:	8a 87       	std	Y+10, r24	; 0x0a
    c1a6:	8b 87       	std	Y+11, r24	; 0x0b
    c1a8:	8c 87       	std	Y+12, r24	; 0x0c
    c1aa:	2d 80       	ldd	r2, Y+5	; 0x05
    c1ac:	3e 80       	ldd	r3, Y+6	; 0x06
    c1ae:	4f 80       	ldd	r4, Y+7	; 0x07
    c1b0:	58 84       	ldd	r5, Y+8	; 0x08
    c1b2:	69 84       	ldd	r6, Y+9	; 0x09
    c1b4:	7a 84       	ldd	r7, Y+10	; 0x0a
    c1b6:	8b 84       	ldd	r8, Y+11	; 0x0b
    c1b8:	9c 84       	ldd	r9, Y+12	; 0x0c
    c1ba:	22 2d       	mov	r18, r2
    c1bc:	33 2d       	mov	r19, r3
    c1be:	44 2d       	mov	r20, r4
    c1c0:	55 2d       	mov	r21, r5
    c1c2:	66 2d       	mov	r22, r6
    c1c4:	77 2d       	mov	r23, r7
    c1c6:	88 2d       	mov	r24, r8
    c1c8:	99 2d       	mov	r25, r9
    c1ca:	02 e0       	ldi	r16, 0x02	; 2
    c1cc:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    c1d0:	a2 2e       	mov	r10, r18
    c1d2:	b3 2e       	mov	r11, r19
    c1d4:	c4 2e       	mov	r12, r20
    c1d6:	d5 2e       	mov	r13, r21
    c1d8:	e6 2e       	mov	r14, r22
    c1da:	f7 2e       	mov	r15, r23
    c1dc:	08 2f       	mov	r16, r24
    c1de:	19 2f       	mov	r17, r25
    c1e0:	2a 2c       	mov	r2, r10
    c1e2:	3b 2c       	mov	r3, r11
    c1e4:	4c 2c       	mov	r4, r12
    c1e6:	5d 2c       	mov	r5, r13
    c1e8:	6e 2c       	mov	r6, r14
    c1ea:	7f 2c       	mov	r7, r15
    c1ec:	80 2e       	mov	r8, r16
    c1ee:	91 2e       	mov	r9, r17
    c1f0:	22 2d       	mov	r18, r2
    c1f2:	33 2d       	mov	r19, r3
    c1f4:	44 2d       	mov	r20, r4
    c1f6:	55 2d       	mov	r21, r5
    c1f8:	66 2d       	mov	r22, r6
    c1fa:	77 2d       	mov	r23, r7
    c1fc:	88 2d       	mov	r24, r8
    c1fe:	99 2d       	mov	r25, r9
    c200:	05 e0       	ldi	r16, 0x05	; 5
    c202:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    c206:	a2 2e       	mov	r10, r18
    c208:	b3 2e       	mov	r11, r19
    c20a:	c4 2e       	mov	r12, r20
    c20c:	d5 2e       	mov	r13, r21
    c20e:	e6 2e       	mov	r14, r22
    c210:	f7 2e       	mov	r15, r23
    c212:	08 2f       	mov	r16, r24
    c214:	19 2f       	mov	r17, r25
    c216:	2a 2d       	mov	r18, r10
    c218:	3b 2d       	mov	r19, r11
    c21a:	4c 2d       	mov	r20, r12
    c21c:	5d 2d       	mov	r21, r13
    c21e:	6e 2d       	mov	r22, r14
    c220:	7f 2d       	mov	r23, r15
    c222:	80 2f       	mov	r24, r16
    c224:	91 2f       	mov	r25, r17
    c226:	a2 2c       	mov	r10, r2
    c228:	b3 2c       	mov	r11, r3
    c22a:	c4 2c       	mov	r12, r4
    c22c:	d5 2c       	mov	r13, r5
    c22e:	e6 2c       	mov	r14, r6
    c230:	f7 2c       	mov	r15, r7
    c232:	08 2d       	mov	r16, r8
    c234:	19 2d       	mov	r17, r9
    c236:	0f 94 77 30 	call	0x260ee	; 0x260ee <__subdi3>
    c23a:	a2 2e       	mov	r10, r18
    c23c:	b3 2e       	mov	r11, r19
    c23e:	c4 2e       	mov	r12, r20
    c240:	d5 2e       	mov	r13, r21
    c242:	e6 2e       	mov	r14, r22
    c244:	f7 2e       	mov	r15, r23
    c246:	08 2f       	mov	r16, r24
    c248:	19 2f       	mov	r17, r25
    c24a:	2a 2d       	mov	r18, r10
    c24c:	3b 2d       	mov	r19, r11
    c24e:	4c 2d       	mov	r20, r12
    c250:	5d 2d       	mov	r21, r13
    c252:	6e 2d       	mov	r22, r14
    c254:	7f 2d       	mov	r23, r15
    c256:	80 2f       	mov	r24, r16
    c258:	91 2f       	mov	r25, r17
    c25a:	ad 80       	ldd	r10, Y+5	; 0x05
    c25c:	be 80       	ldd	r11, Y+6	; 0x06
    c25e:	cf 80       	ldd	r12, Y+7	; 0x07
    c260:	d8 84       	ldd	r13, Y+8	; 0x08
    c262:	e9 84       	ldd	r14, Y+9	; 0x09
    c264:	fa 84       	ldd	r15, Y+10	; 0x0a
    c266:	0b 85       	ldd	r16, Y+11	; 0x0b
    c268:	1c 85       	ldd	r17, Y+12	; 0x0c
    c26a:	0f 94 62 30 	call	0x260c4	; 0x260c4 <__adddi3>
    c26e:	a2 2e       	mov	r10, r18
    c270:	b3 2e       	mov	r11, r19
    c272:	c4 2e       	mov	r12, r20
    c274:	d5 2e       	mov	r13, r21
    c276:	e6 2e       	mov	r14, r22
    c278:	f7 2e       	mov	r15, r23
    c27a:	08 2f       	mov	r16, r24
    c27c:	19 2f       	mov	r17, r25
    c27e:	2a 2d       	mov	r18, r10
    c280:	3b 2d       	mov	r19, r11
    c282:	4c 2d       	mov	r20, r12
    c284:	5d 2d       	mov	r21, r13
    c286:	6e 2d       	mov	r22, r14
    c288:	7f 2d       	mov	r23, r15
    c28a:	80 2f       	mov	r24, r16
    c28c:	91 2f       	mov	r25, r17
    c28e:	04 e0       	ldi	r16, 0x04	; 4
    c290:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    c294:	22 2e       	mov	r2, r18
    c296:	33 2e       	mov	r3, r19
    c298:	44 2e       	mov	r4, r20
    c29a:	55 2e       	mov	r5, r21
    c29c:	66 2e       	mov	r6, r22
    c29e:	77 2e       	mov	r7, r23
    c2a0:	88 2e       	mov	r8, r24
    c2a2:	99 2e       	mov	r9, r25
    c2a4:	a2 2c       	mov	r10, r2
    c2a6:	b3 2c       	mov	r11, r3
    c2a8:	c4 2c       	mov	r12, r4
    c2aa:	d5 2c       	mov	r13, r5
    c2ac:	e6 2c       	mov	r14, r6
    c2ae:	f7 2c       	mov	r15, r7
    c2b0:	08 2d       	mov	r16, r8
    c2b2:	19 2d       	mov	r17, r9
    c2b4:	2a 2c       	mov	r2, r10
    c2b6:	3b 2c       	mov	r3, r11
    c2b8:	4c 2c       	mov	r4, r12
    c2ba:	5d 2c       	mov	r5, r13
    c2bc:	6e 2c       	mov	r6, r14
    c2be:	7f 2c       	mov	r7, r15
    c2c0:	80 2e       	mov	r8, r16
    c2c2:	91 2e       	mov	r9, r17
    c2c4:	8b 81       	ldd	r24, Y+3	; 0x03
    c2c6:	9c 81       	ldd	r25, Y+4	; 0x04
    c2c8:	8d 87       	std	Y+13, r24	; 0x0d
    c2ca:	9e 87       	std	Y+14, r25	; 0x0e
    c2cc:	89 2f       	mov	r24, r25
    c2ce:	88 0f       	add	r24, r24
    c2d0:	88 0b       	sbc	r24, r24
    c2d2:	8f 87       	std	Y+15, r24	; 0x0f
    c2d4:	88 8b       	std	Y+16, r24	; 0x10
    c2d6:	89 8b       	std	Y+17, r24	; 0x11
    c2d8:	8a 8b       	std	Y+18, r24	; 0x12
    c2da:	8b 8b       	std	Y+19, r24	; 0x13
    c2dc:	8c 8b       	std	Y+20, r24	; 0x14
    c2de:	ad 84       	ldd	r10, Y+13	; 0x0d
    c2e0:	be 84       	ldd	r11, Y+14	; 0x0e
    c2e2:	cf 84       	ldd	r12, Y+15	; 0x0f
    c2e4:	d8 88       	ldd	r13, Y+16	; 0x10
    c2e6:	e9 88       	ldd	r14, Y+17	; 0x11
    c2e8:	fa 88       	ldd	r15, Y+18	; 0x12
    c2ea:	0b 89       	ldd	r16, Y+19	; 0x13
    c2ec:	1c 89       	ldd	r17, Y+20	; 0x14
    c2ee:	22 2d       	mov	r18, r2
    c2f0:	33 2d       	mov	r19, r3
    c2f2:	44 2d       	mov	r20, r4
    c2f4:	55 2d       	mov	r21, r5
    c2f6:	66 2d       	mov	r22, r6
    c2f8:	77 2d       	mov	r23, r7
    c2fa:	88 2d       	mov	r24, r8
    c2fc:	99 2d       	mov	r25, r9
    c2fe:	0f 94 10 2f 	call	0x25e20	; 0x25e20 <__muldi3>
    c302:	a2 2e       	mov	r10, r18
    c304:	b3 2e       	mov	r11, r19
    c306:	c4 2e       	mov	r12, r20
    c308:	d5 2e       	mov	r13, r21
    c30a:	e6 2e       	mov	r14, r22
    c30c:	f7 2e       	mov	r15, r23
    c30e:	08 2f       	mov	r16, r24
    c310:	19 2f       	mov	r17, r25
    c312:	2a 2c       	mov	r2, r10
    c314:	3b 2c       	mov	r3, r11
    c316:	4c 2c       	mov	r4, r12
    c318:	5d 2c       	mov	r5, r13
    c31a:	6e 2c       	mov	r6, r14
    c31c:	7f 2c       	mov	r7, r15
    c31e:	80 2e       	mov	r8, r16
    c320:	91 2e       	mov	r9, r17
    c322:	68 94       	set
    c324:	aa 24       	eor	r10, r10
    c326:	a4 f8       	bld	r10, 4
    c328:	0f 2e       	mov	r0, r31
    c32a:	f7 e2       	ldi	r31, 0x27	; 39
    c32c:	bf 2e       	mov	r11, r31
    c32e:	f0 2d       	mov	r31, r0
    c330:	c1 2c       	mov	r12, r1
    c332:	d1 2c       	mov	r13, r1
    c334:	e1 2c       	mov	r14, r1
    c336:	f1 2c       	mov	r15, r1
    c338:	00 e0       	ldi	r16, 0x00	; 0
    c33a:	10 e0       	ldi	r17, 0x00	; 0
    c33c:	22 2d       	mov	r18, r2
    c33e:	33 2d       	mov	r19, r3
    c340:	44 2d       	mov	r20, r4
    c342:	55 2d       	mov	r21, r5
    c344:	66 2d       	mov	r22, r6
    c346:	77 2d       	mov	r23, r7
    c348:	88 2d       	mov	r24, r8
    c34a:	99 2d       	mov	r25, r9
    c34c:	0f 94 63 2f 	call	0x25ec6	; 0x25ec6 <__divdi3>
    c350:	22 2e       	mov	r2, r18
    c352:	33 2e       	mov	r3, r19
    c354:	44 2e       	mov	r4, r20
    c356:	55 2e       	mov	r5, r21
    c358:	66 2e       	mov	r6, r22
    c35a:	77 2e       	mov	r7, r23
    c35c:	88 2e       	mov	r8, r24
    c35e:	99 2e       	mov	r9, r25
    c360:	a2 2c       	mov	r10, r2
    c362:	b3 2c       	mov	r11, r3
    c364:	c4 2c       	mov	r12, r4
    c366:	d5 2c       	mov	r13, r5
    c368:	e6 2c       	mov	r14, r6
    c36a:	f7 2c       	mov	r15, r7
    c36c:	08 2d       	mov	r16, r8
    c36e:	19 2d       	mov	r17, r9
    c370:	2a 2d       	mov	r18, r10
    c372:	3b 2d       	mov	r19, r11
    c374:	4c 2d       	mov	r20, r12
    c376:	5d 2d       	mov	r21, r13
    c378:	6e 2d       	mov	r22, r14
    c37a:	7f 2d       	mov	r23, r15
    c37c:	80 2f       	mov	r24, r16
    c37e:	91 2f       	mov	r25, r17
    c380:	0f e0       	ldi	r16, 0x0F	; 15
    c382:	0f 94 44 30 	call	0x26088	; 0x26088 <__ashrdi3>
    c386:	a2 2e       	mov	r10, r18
    c388:	b3 2e       	mov	r11, r19
    c38a:	c4 2e       	mov	r12, r20
    c38c:	d5 2e       	mov	r13, r21
    c38e:	e6 2e       	mov	r14, r22
    c390:	f7 2e       	mov	r15, r23
    c392:	08 2f       	mov	r16, r24
    c394:	19 2f       	mov	r17, r25
    c396:	c5 01       	movw	r24, r10
    c398:	64 96       	adiw	r28, 0x14	; 20
    c39a:	cd bf       	out	0x3d, r28	; 61
    c39c:	de bf       	out	0x3e, r29	; 62
    c39e:	df 91       	pop	r29
    c3a0:	cf 91       	pop	r28
    c3a2:	1f 91       	pop	r17
    c3a4:	0f 91       	pop	r16
    c3a6:	ff 90       	pop	r15
    c3a8:	ef 90       	pop	r14
    c3aa:	df 90       	pop	r13
    c3ac:	cf 90       	pop	r12
    c3ae:	bf 90       	pop	r11
    c3b0:	af 90       	pop	r10
    c3b2:	9f 90       	pop	r9
    c3b4:	8f 90       	pop	r8
    c3b6:	7f 90       	pop	r7
    c3b8:	6f 90       	pop	r6
    c3ba:	5f 90       	pop	r5
    c3bc:	4f 90       	pop	r4
    c3be:	3f 90       	pop	r3
    c3c0:	2f 90       	pop	r2
    c3c2:	08 95       	ret

0000c3c4 <calc_gyro1_gyro_raw2mdps>:
    c3c4:	2f 92       	push	r2
    c3c6:	3f 92       	push	r3
    c3c8:	4f 92       	push	r4
    c3ca:	5f 92       	push	r5
    c3cc:	6f 92       	push	r6
    c3ce:	7f 92       	push	r7
    c3d0:	8f 92       	push	r8
    c3d2:	9f 92       	push	r9
    c3d4:	af 92       	push	r10
    c3d6:	bf 92       	push	r11
    c3d8:	cf 92       	push	r12
    c3da:	df 92       	push	r13
    c3dc:	ef 92       	push	r14
    c3de:	ff 92       	push	r15
    c3e0:	0f 93       	push	r16
    c3e2:	1f 93       	push	r17
    c3e4:	cf 93       	push	r28
    c3e6:	df 93       	push	r29
    c3e8:	1f 92       	push	r1
    c3ea:	1f 92       	push	r1
    c3ec:	cd b7       	in	r28, 0x3d	; 61
    c3ee:	de b7       	in	r29, 0x3e	; 62
    c3f0:	89 83       	std	Y+1, r24	; 0x01
    c3f2:	9a 83       	std	Y+2, r25	; 0x02
    c3f4:	89 81       	ldd	r24, Y+1	; 0x01
    c3f6:	9a 81       	ldd	r25, Y+2	; 0x02
    c3f8:	1c 01       	movw	r2, r24
    c3fa:	89 2f       	mov	r24, r25
    c3fc:	88 0f       	add	r24, r24
    c3fe:	88 0b       	sbc	r24, r24
    c400:	48 2e       	mov	r4, r24
    c402:	58 2e       	mov	r5, r24
    c404:	68 2e       	mov	r6, r24
    c406:	78 2e       	mov	r7, r24
    c408:	88 2e       	mov	r8, r24
    c40a:	98 2e       	mov	r9, r24
    c40c:	0f 2e       	mov	r0, r31
    c40e:	f0 e9       	ldi	r31, 0x90	; 144
    c410:	af 2e       	mov	r10, r31
    c412:	f0 2d       	mov	r31, r0
    c414:	0f 2e       	mov	r0, r31
    c416:	f0 ed       	ldi	r31, 0xD0	; 208
    c418:	bf 2e       	mov	r11, r31
    c41a:	f0 2d       	mov	r31, r0
    c41c:	0f 2e       	mov	r0, r31
    c41e:	f3 e0       	ldi	r31, 0x03	; 3
    c420:	cf 2e       	mov	r12, r31
    c422:	f0 2d       	mov	r31, r0
    c424:	d1 2c       	mov	r13, r1
    c426:	e1 2c       	mov	r14, r1
    c428:	f1 2c       	mov	r15, r1
    c42a:	00 e0       	ldi	r16, 0x00	; 0
    c42c:	10 e0       	ldi	r17, 0x00	; 0
    c42e:	22 2d       	mov	r18, r2
    c430:	33 2d       	mov	r19, r3
    c432:	44 2d       	mov	r20, r4
    c434:	55 2d       	mov	r21, r5
    c436:	66 2d       	mov	r22, r6
    c438:	77 2d       	mov	r23, r7
    c43a:	88 2d       	mov	r24, r8
    c43c:	99 2d       	mov	r25, r9
    c43e:	0f 94 10 2f 	call	0x25e20	; 0x25e20 <__muldi3>
    c442:	22 2e       	mov	r2, r18
    c444:	33 2e       	mov	r3, r19
    c446:	44 2e       	mov	r4, r20
    c448:	55 2e       	mov	r5, r21
    c44a:	66 2e       	mov	r6, r22
    c44c:	77 2e       	mov	r7, r23
    c44e:	88 2e       	mov	r8, r24
    c450:	99 2e       	mov	r9, r25
    c452:	a2 2c       	mov	r10, r2
    c454:	b3 2c       	mov	r11, r3
    c456:	c4 2c       	mov	r12, r4
    c458:	d5 2c       	mov	r13, r5
    c45a:	e6 2c       	mov	r14, r6
    c45c:	f7 2c       	mov	r15, r7
    c45e:	08 2d       	mov	r16, r8
    c460:	19 2d       	mov	r17, r9
    c462:	2a 2d       	mov	r18, r10
    c464:	3b 2d       	mov	r19, r11
    c466:	4c 2d       	mov	r20, r12
    c468:	5d 2d       	mov	r21, r13
    c46a:	6e 2d       	mov	r22, r14
    c46c:	7f 2d       	mov	r23, r15
    c46e:	80 2f       	mov	r24, r16
    c470:	91 2f       	mov	r25, r17
    c472:	0f e0       	ldi	r16, 0x0F	; 15
    c474:	0f 94 44 30 	call	0x26088	; 0x26088 <__ashrdi3>
    c478:	a2 2e       	mov	r10, r18
    c47a:	b3 2e       	mov	r11, r19
    c47c:	c4 2e       	mov	r12, r20
    c47e:	d5 2e       	mov	r13, r21
    c480:	e6 2e       	mov	r14, r22
    c482:	f7 2e       	mov	r15, r23
    c484:	08 2f       	mov	r16, r24
    c486:	19 2f       	mov	r17, r25
    c488:	d6 01       	movw	r26, r12
    c48a:	c5 01       	movw	r24, r10
    c48c:	bc 01       	movw	r22, r24
    c48e:	cd 01       	movw	r24, r26
    c490:	0f 90       	pop	r0
    c492:	0f 90       	pop	r0
    c494:	df 91       	pop	r29
    c496:	cf 91       	pop	r28
    c498:	1f 91       	pop	r17
    c49a:	0f 91       	pop	r16
    c49c:	ff 90       	pop	r15
    c49e:	ef 90       	pop	r14
    c4a0:	df 90       	pop	r13
    c4a2:	cf 90       	pop	r12
    c4a4:	bf 90       	pop	r11
    c4a6:	af 90       	pop	r10
    c4a8:	9f 90       	pop	r9
    c4aa:	8f 90       	pop	r8
    c4ac:	7f 90       	pop	r7
    c4ae:	6f 90       	pop	r6
    c4b0:	5f 90       	pop	r5
    c4b2:	4f 90       	pop	r4
    c4b4:	3f 90       	pop	r3
    c4b6:	2f 90       	pop	r2
    c4b8:	08 95       	ret

0000c4ba <calc_gyro1_temp_raw2C100>:
    c4ba:	ef 92       	push	r14
    c4bc:	ff 92       	push	r15
    c4be:	0f 93       	push	r16
    c4c0:	1f 93       	push	r17
    c4c2:	cf 93       	push	r28
    c4c4:	df 93       	push	r29
    c4c6:	1f 92       	push	r1
    c4c8:	1f 92       	push	r1
    c4ca:	cd b7       	in	r28, 0x3d	; 61
    c4cc:	de b7       	in	r29, 0x3e	; 62
    c4ce:	89 83       	std	Y+1, r24	; 0x01
    c4d0:	9a 83       	std	Y+2, r25	; 0x02
    c4d2:	80 91 ce 29 	lds	r24, 0x29CE	; 0x8029ce <g_twi1_gyro_1_temp_RTofs>
    c4d6:	90 91 cf 29 	lds	r25, 0x29CF	; 0x8029cf <g_twi1_gyro_1_temp_RTofs+0x1>
    c4da:	29 81       	ldd	r18, Y+1	; 0x01
    c4dc:	3a 81       	ldd	r19, Y+2	; 0x02
    c4de:	a9 01       	movw	r20, r18
    c4e0:	48 1b       	sub	r20, r24
    c4e2:	59 0b       	sbc	r21, r25
    c4e4:	ca 01       	movw	r24, r20
    c4e6:	9c 01       	movw	r18, r24
    c4e8:	99 0f       	add	r25, r25
    c4ea:	44 0b       	sbc	r20, r20
    c4ec:	55 0b       	sbc	r21, r21
    c4ee:	84 e6       	ldi	r24, 0x64	; 100
    c4f0:	90 e0       	ldi	r25, 0x00	; 0
    c4f2:	dc 01       	movw	r26, r24
    c4f4:	0f 94 06 2f 	call	0x25e0c	; 0x25e0c <__muluhisi3>
    c4f8:	7b 01       	movw	r14, r22
    c4fa:	8c 01       	movw	r16, r24
    c4fc:	80 91 d0 29 	lds	r24, 0x29D0	; 0x8029d0 <g_twi1_gyro_1_temp_sens>
    c500:	90 91 d1 29 	lds	r25, 0x29D1	; 0x8029d1 <g_twi1_gyro_1_temp_sens+0x1>
    c504:	9c 01       	movw	r18, r24
    c506:	99 0f       	add	r25, r25
    c508:	44 0b       	sbc	r20, r20
    c50a:	55 0b       	sbc	r21, r21
    c50c:	c8 01       	movw	r24, r16
    c50e:	b7 01       	movw	r22, r14
    c510:	0f 94 d3 2e 	call	0x25da6	; 0x25da6 <__divmodsi4>
    c514:	da 01       	movw	r26, r20
    c516:	c9 01       	movw	r24, r18
    c518:	8c 5c       	subi	r24, 0xCC	; 204
    c51a:	97 4f       	sbci	r25, 0xF7	; 247
    c51c:	0f 90       	pop	r0
    c51e:	0f 90       	pop	r0
    c520:	df 91       	pop	r29
    c522:	cf 91       	pop	r28
    c524:	1f 91       	pop	r17
    c526:	0f 91       	pop	r16
    c528:	ff 90       	pop	r15
    c52a:	ef 90       	pop	r14
    c52c:	08 95       	ret

0000c52e <calc_gyro2_correct_mag_2_nT>:
    c52e:	cf 93       	push	r28
    c530:	df 93       	push	r29
    c532:	cd b7       	in	r28, 0x3d	; 61
    c534:	de b7       	in	r29, 0x3e	; 62
    c536:	25 97       	sbiw	r28, 0x05	; 5
    c538:	cd bf       	out	0x3d, r28	; 61
    c53a:	de bf       	out	0x3e, r29	; 62
    c53c:	89 83       	std	Y+1, r24	; 0x01
    c53e:	9a 83       	std	Y+2, r25	; 0x02
    c540:	6b 83       	std	Y+3, r22	; 0x03
    c542:	4c 83       	std	Y+4, r20	; 0x04
    c544:	5d 83       	std	Y+5, r21	; 0x05
    c546:	89 81       	ldd	r24, Y+1	; 0x01
    c548:	9a 81       	ldd	r25, Y+2	; 0x02
    c54a:	99 23       	and	r25, r25
    c54c:	bc f1       	brlt	.+110    	; 0xc5bc <calc_gyro2_correct_mag_2_nT+0x8e>
    c54e:	89 81       	ldd	r24, Y+1	; 0x01
    c550:	9a 81       	ldd	r25, Y+2	; 0x02
    c552:	9c 01       	movw	r18, r24
    c554:	99 0f       	add	r25, r25
    c556:	44 0b       	sbc	r20, r20
    c558:	55 0b       	sbc	r21, r21
    c55a:	8c 81       	ldd	r24, Y+4	; 0x04
    c55c:	9d 81       	ldd	r25, Y+5	; 0x05
    c55e:	09 2e       	mov	r0, r25
    c560:	00 0c       	add	r0, r0
    c562:	aa 0b       	sbc	r26, r26
    c564:	bb 0b       	sbc	r27, r27
    c566:	bc 01       	movw	r22, r24
    c568:	cd 01       	movw	r24, r26
    c56a:	0f 94 7b 2e 	call	0x25cf6	; 0x25cf6 <__mulsi3>
    c56e:	9b 01       	movw	r18, r22
    c570:	ac 01       	movw	r20, r24
    c572:	8b 81       	ldd	r24, Y+3	; 0x03
    c574:	08 2e       	mov	r0, r24
    c576:	00 0c       	add	r0, r0
    c578:	99 0b       	sbc	r25, r25
    c57a:	aa 0b       	sbc	r26, r26
    c57c:	bb 0b       	sbc	r27, r27
    c57e:	80 58       	subi	r24, 0x80	; 128
    c580:	9f 4f       	sbci	r25, 0xFF	; 255
    c582:	af 4f       	sbci	r26, 0xFF	; 255
    c584:	bf 4f       	sbci	r27, 0xFF	; 255
    c586:	bc 01       	movw	r22, r24
    c588:	cd 01       	movw	r24, r26
    c58a:	0f 94 7b 2e 	call	0x25cf6	; 0x25cf6 <__mulsi3>
    c58e:	dc 01       	movw	r26, r24
    c590:	cb 01       	movw	r24, r22
    c592:	2a e0       	ldi	r18, 0x0A	; 10
    c594:	30 e0       	ldi	r19, 0x00	; 0
    c596:	40 e0       	ldi	r20, 0x00	; 0
    c598:	50 e0       	ldi	r21, 0x00	; 0
    c59a:	bc 01       	movw	r22, r24
    c59c:	cd 01       	movw	r24, r26
    c59e:	0f 94 d3 2e 	call	0x25da6	; 0x25da6 <__divmodsi4>
    c5a2:	da 01       	movw	r26, r20
    c5a4:	c9 01       	movw	r24, r18
    c5a6:	80 58       	subi	r24, 0x80	; 128
    c5a8:	9f 4f       	sbci	r25, 0xFF	; 255
    c5aa:	af 4f       	sbci	r26, 0xFF	; 255
    c5ac:	bf 4f       	sbci	r27, 0xFF	; 255
    c5ae:	89 2f       	mov	r24, r25
    c5b0:	9a 2f       	mov	r25, r26
    c5b2:	ab 2f       	mov	r26, r27
    c5b4:	bb 27       	eor	r27, r27
    c5b6:	a7 fd       	sbrc	r26, 7
    c5b8:	ba 95       	dec	r27
    c5ba:	36 c0       	rjmp	.+108    	; 0xc628 <calc_gyro2_correct_mag_2_nT+0xfa>
    c5bc:	89 81       	ldd	r24, Y+1	; 0x01
    c5be:	9a 81       	ldd	r25, Y+2	; 0x02
    c5c0:	9c 01       	movw	r18, r24
    c5c2:	99 0f       	add	r25, r25
    c5c4:	44 0b       	sbc	r20, r20
    c5c6:	55 0b       	sbc	r21, r21
    c5c8:	8c 81       	ldd	r24, Y+4	; 0x04
    c5ca:	9d 81       	ldd	r25, Y+5	; 0x05
    c5cc:	09 2e       	mov	r0, r25
    c5ce:	00 0c       	add	r0, r0
    c5d0:	aa 0b       	sbc	r26, r26
    c5d2:	bb 0b       	sbc	r27, r27
    c5d4:	bc 01       	movw	r22, r24
    c5d6:	cd 01       	movw	r24, r26
    c5d8:	0f 94 7b 2e 	call	0x25cf6	; 0x25cf6 <__mulsi3>
    c5dc:	9b 01       	movw	r18, r22
    c5de:	ac 01       	movw	r20, r24
    c5e0:	8b 81       	ldd	r24, Y+3	; 0x03
    c5e2:	08 2e       	mov	r0, r24
    c5e4:	00 0c       	add	r0, r0
    c5e6:	99 0b       	sbc	r25, r25
    c5e8:	aa 0b       	sbc	r26, r26
    c5ea:	bb 0b       	sbc	r27, r27
    c5ec:	80 58       	subi	r24, 0x80	; 128
    c5ee:	9f 4f       	sbci	r25, 0xFF	; 255
    c5f0:	af 4f       	sbci	r26, 0xFF	; 255
    c5f2:	bf 4f       	sbci	r27, 0xFF	; 255
    c5f4:	bc 01       	movw	r22, r24
    c5f6:	cd 01       	movw	r24, r26
    c5f8:	0f 94 7b 2e 	call	0x25cf6	; 0x25cf6 <__mulsi3>
    c5fc:	dc 01       	movw	r26, r24
    c5fe:	cb 01       	movw	r24, r22
    c600:	2a e0       	ldi	r18, 0x0A	; 10
    c602:	30 e0       	ldi	r19, 0x00	; 0
    c604:	40 e0       	ldi	r20, 0x00	; 0
    c606:	50 e0       	ldi	r21, 0x00	; 0
    c608:	bc 01       	movw	r22, r24
    c60a:	cd 01       	movw	r24, r26
    c60c:	0f 94 d3 2e 	call	0x25da6	; 0x25da6 <__divmodsi4>
    c610:	da 01       	movw	r26, r20
    c612:	c9 01       	movw	r24, r18
    c614:	80 58       	subi	r24, 0x80	; 128
    c616:	91 09       	sbc	r25, r1
    c618:	a1 09       	sbc	r26, r1
    c61a:	b1 09       	sbc	r27, r1
    c61c:	89 2f       	mov	r24, r25
    c61e:	9a 2f       	mov	r25, r26
    c620:	ab 2f       	mov	r26, r27
    c622:	bb 27       	eor	r27, r27
    c624:	a7 fd       	sbrc	r26, 7
    c626:	ba 95       	dec	r27
    c628:	bc 01       	movw	r22, r24
    c62a:	cd 01       	movw	r24, r26
    c62c:	25 96       	adiw	r28, 0x05	; 5
    c62e:	cd bf       	out	0x3d, r28	; 61
    c630:	de bf       	out	0x3e, r29	; 62
    c632:	df 91       	pop	r29
    c634:	cf 91       	pop	r28
    c636:	08 95       	ret

0000c638 <twi2_waitUntilReady>:
    c638:	2f 92       	push	r2
    c63a:	3f 92       	push	r3
    c63c:	4f 92       	push	r4
    c63e:	5f 92       	push	r5
    c640:	6f 92       	push	r6
    c642:	7f 92       	push	r7
    c644:	8f 92       	push	r8
    c646:	9f 92       	push	r9
    c648:	af 92       	push	r10
    c64a:	bf 92       	push	r11
    c64c:	cf 92       	push	r12
    c64e:	df 92       	push	r13
    c650:	ef 92       	push	r14
    c652:	ff 92       	push	r15
    c654:	0f 93       	push	r16
    c656:	1f 93       	push	r17
    c658:	cf 93       	push	r28
    c65a:	df 93       	push	r29
    c65c:	cd b7       	in	r28, 0x3d	; 61
    c65e:	de b7       	in	r29, 0x3e	; 62
    c660:	a2 97       	sbiw	r28, 0x22	; 34
    c662:	cd bf       	out	0x3d, r28	; 61
    c664:	de bf       	out	0x3e, r29	; 62
    c666:	8a 87       	std	Y+10, r24	; 0x0a
    c668:	8f ef       	ldi	r24, 0xFF	; 255
    c66a:	8a 83       	std	Y+2, r24	; 0x02
    c66c:	90 91 11 24 	lds	r25, 0x2411	; 0x802411 <s_lock.8179>
    c670:	81 e0       	ldi	r24, 0x01	; 1
    c672:	89 27       	eor	r24, r25
    c674:	88 23       	and	r24, r24
    c676:	d9 f0       	breq	.+54     	; 0xc6ae <twi2_waitUntilReady+0x76>
    c678:	80 91 12 24 	lds	r24, 0x2412	; 0x802412 <s_LCD_offline.8178>
    c67c:	88 23       	and	r24, r24
    c67e:	39 f0       	breq	.+14     	; 0xc68e <twi2_waitUntilReady+0x56>
    c680:	9a 85       	ldd	r25, Y+10	; 0x0a
    c682:	81 e0       	ldi	r24, 0x01	; 1
    c684:	89 27       	eor	r24, r25
    c686:	88 23       	and	r24, r24
    c688:	11 f0       	breq	.+4      	; 0xc68e <twi2_waitUntilReady+0x56>
    c68a:	80 e0       	ldi	r24, 0x00	; 0
    c68c:	c6 c1       	rjmp	.+908    	; 0xca1a <twi2_waitUntilReady+0x3e2>
    c68e:	80 91 12 24 	lds	r24, 0x2412	; 0x802412 <s_LCD_offline.8178>
    c692:	88 23       	and	r24, r24
    c694:	61 f0       	breq	.+24     	; 0xc6ae <twi2_waitUntilReady+0x76>
    c696:	8a 85       	ldd	r24, Y+10	; 0x0a
    c698:	88 23       	and	r24, r24
    c69a:	49 f0       	breq	.+18     	; 0xc6ae <twi2_waitUntilReady+0x76>
    c69c:	10 92 12 24 	sts	0x2412, r1	; 0x802412 <s_LCD_offline.8178>
    c6a0:	81 e0       	ldi	r24, 0x01	; 1
    c6a2:	80 93 11 24 	sts	0x2411, r24	; 0x802411 <s_lock.8179>
    c6a6:	0e 94 76 74 	call	0xe8ec	; 0xe8ec <start_twi2_lcd>
    c6aa:	10 92 11 24 	sts	0x2411, r1	; 0x802411 <s_lock.8179>
    c6ae:	0e 94 e1 f5 	call	0x1ebc2	; 0x1ebc2 <tcc1_get_time>
    c6b2:	dc 01       	movw	r26, r24
    c6b4:	cb 01       	movw	r24, r22
    c6b6:	c2 96       	adiw	r24, 0x32	; 50
    c6b8:	a1 1d       	adc	r26, r1
    c6ba:	b1 1d       	adc	r27, r1
    c6bc:	8b 83       	std	Y+3, r24	; 0x03
    c6be:	9c 83       	std	Y+4, r25	; 0x04
    c6c0:	ad 83       	std	Y+5, r26	; 0x05
    c6c2:	be 83       	std	Y+6, r27	; 0x06
    c6c4:	83 e0       	ldi	r24, 0x03	; 3
    c6c6:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    c6ca:	81 e0       	ldi	r24, 0x01	; 1
    c6cc:	90 e0       	ldi	r25, 0x00	; 0
    c6ce:	80 93 32 20 	sts	0x2032, r24	; 0x802032 <g_twi2_packet+0x4>
    c6d2:	90 93 33 20 	sts	0x2033, r25	; 0x802033 <g_twi2_packet+0x5>
    c6d6:	8a 81       	ldd	r24, Y+2	; 0x02
    c6d8:	89 83       	std	Y+1, r24	; 0x01
    c6da:	81 e0       	ldi	r24, 0x01	; 1
    c6dc:	90 e0       	ldi	r25, 0x00	; 0
    c6de:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    c6e2:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    c6e6:	6e e2       	ldi	r22, 0x2E	; 46
    c6e8:	70 e2       	ldi	r23, 0x20	; 32
    c6ea:	80 e8       	ldi	r24, 0x80	; 128
    c6ec:	94 e0       	ldi	r25, 0x04	; 4
    c6ee:	ed dc       	rcall	.-1574   	; 0xc0ca <twi_master_read>
    c6f0:	8f 83       	std	Y+7, r24	; 0x07
    c6f2:	80 91 fb 2c 	lds	r24, 0x2CFB	; 0x802cfb <g_twi2_m_data>
    c6f6:	80 78       	andi	r24, 0x80	; 128
    c6f8:	88 87       	std	Y+8, r24	; 0x08
    c6fa:	80 91 fb 2c 	lds	r24, 0x2CFB	; 0x802cfb <g_twi2_m_data>
    c6fe:	81 70       	andi	r24, 0x01	; 1
    c700:	89 87       	std	Y+9, r24	; 0x09
    c702:	8f 81       	ldd	r24, Y+7	; 0x07
    c704:	88 23       	and	r24, r24
    c706:	21 f4       	brne	.+8      	; 0xc710 <twi2_waitUntilReady+0xd8>
    c708:	88 85       	ldd	r24, Y+8	; 0x08
    c70a:	88 23       	and	r24, r24
    c70c:	09 f0       	breq	.+2      	; 0xc710 <twi2_waitUntilReady+0xd8>
    c70e:	6d c0       	rjmp	.+218    	; 0xc7ea <twi2_waitUntilReady+0x1b2>
    c710:	91 db       	rcall	.-2270   	; 0xbe34 <sysclk_get_cpu_hz>
    c712:	dc 01       	movw	r26, r24
    c714:	cb 01       	movw	r24, r22
    c716:	1c 01       	movw	r2, r24
    c718:	2d 01       	movw	r4, r26
    c71a:	61 2c       	mov	r6, r1
    c71c:	71 2c       	mov	r7, r1
    c71e:	43 01       	movw	r8, r6
    c720:	0f 2e       	mov	r0, r31
    c722:	f6 e0       	ldi	r31, 0x06	; 6
    c724:	af 2e       	mov	r10, r31
    c726:	f0 2d       	mov	r31, r0
    c728:	b1 2c       	mov	r11, r1
    c72a:	c1 2c       	mov	r12, r1
    c72c:	d1 2c       	mov	r13, r1
    c72e:	e1 2c       	mov	r14, r1
    c730:	f1 2c       	mov	r15, r1
    c732:	00 e0       	ldi	r16, 0x00	; 0
    c734:	10 e0       	ldi	r17, 0x00	; 0
    c736:	22 2d       	mov	r18, r2
    c738:	33 2d       	mov	r19, r3
    c73a:	44 2d       	mov	r20, r4
    c73c:	55 2d       	mov	r21, r5
    c73e:	66 2d       	mov	r22, r6
    c740:	77 2d       	mov	r23, r7
    c742:	88 2d       	mov	r24, r8
    c744:	99 2d       	mov	r25, r9
    c746:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    c74a:	22 2e       	mov	r2, r18
    c74c:	33 2e       	mov	r3, r19
    c74e:	44 2e       	mov	r4, r20
    c750:	55 2e       	mov	r5, r21
    c752:	66 2e       	mov	r6, r22
    c754:	77 2e       	mov	r7, r23
    c756:	88 2e       	mov	r8, r24
    c758:	99 2e       	mov	r9, r25
    c75a:	a2 2c       	mov	r10, r2
    c75c:	b3 2c       	mov	r11, r3
    c75e:	c4 2c       	mov	r12, r4
    c760:	d5 2c       	mov	r13, r5
    c762:	e6 2c       	mov	r14, r6
    c764:	f7 2c       	mov	r15, r7
    c766:	08 2d       	mov	r16, r8
    c768:	19 2d       	mov	r17, r9
    c76a:	2a 2d       	mov	r18, r10
    c76c:	3b 2d       	mov	r19, r11
    c76e:	4c 2d       	mov	r20, r12
    c770:	5d 2d       	mov	r21, r13
    c772:	6e 2d       	mov	r22, r14
    c774:	7f 2d       	mov	r23, r15
    c776:	80 2f       	mov	r24, r16
    c778:	91 2f       	mov	r25, r17
    c77a:	21 5c       	subi	r18, 0xC1	; 193
    c77c:	3d 4b       	sbci	r19, 0xBD	; 189
    c77e:	40 4f       	sbci	r20, 0xF0	; 240
    c780:	5f 4f       	sbci	r21, 0xFF	; 255
    c782:	6f 4f       	sbci	r22, 0xFF	; 255
    c784:	7f 4f       	sbci	r23, 0xFF	; 255
    c786:	8f 4f       	sbci	r24, 0xFF	; 255
    c788:	9f 4f       	sbci	r25, 0xFF	; 255
    c78a:	a2 2e       	mov	r10, r18
    c78c:	b3 2e       	mov	r11, r19
    c78e:	c4 2e       	mov	r12, r20
    c790:	d5 2e       	mov	r13, r21
    c792:	e6 2e       	mov	r14, r22
    c794:	f7 2e       	mov	r15, r23
    c796:	08 2f       	mov	r16, r24
    c798:	19 2f       	mov	r17, r25
    c79a:	2a 2d       	mov	r18, r10
    c79c:	3b 2d       	mov	r19, r11
    c79e:	4c 2d       	mov	r20, r12
    c7a0:	5d 2d       	mov	r21, r13
    c7a2:	6e 2d       	mov	r22, r14
    c7a4:	7f 2d       	mov	r23, r15
    c7a6:	80 2f       	mov	r24, r16
    c7a8:	91 2f       	mov	r25, r17
    c7aa:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
    c7ae:	dc 01       	movw	r26, r24
    c7b0:	cb 01       	movw	r24, r22
    c7b2:	20 e0       	ldi	r18, 0x00	; 0
    c7b4:	34 e2       	ldi	r19, 0x24	; 36
    c7b6:	44 e7       	ldi	r20, 0x74	; 116
    c7b8:	59 e4       	ldi	r21, 0x49	; 73
    c7ba:	bc 01       	movw	r22, r24
    c7bc:	cd 01       	movw	r24, r26
    c7be:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    c7c2:	dc 01       	movw	r26, r24
    c7c4:	cb 01       	movw	r24, r22
    c7c6:	bc 01       	movw	r22, r24
    c7c8:	cd 01       	movw	r24, r26
    c7ca:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
    c7ce:	a2 2e       	mov	r10, r18
    c7d0:	b3 2e       	mov	r11, r19
    c7d2:	c4 2e       	mov	r12, r20
    c7d4:	d5 2e       	mov	r13, r21
    c7d6:	e6 2e       	mov	r14, r22
    c7d8:	f7 2e       	mov	r15, r23
    c7da:	08 2f       	mov	r16, r24
    c7dc:	19 2f       	mov	r17, r25
    c7de:	d6 01       	movw	r26, r12
    c7e0:	c5 01       	movw	r24, r10
    c7e2:	bc 01       	movw	r22, r24
    c7e4:	cd 01       	movw	r24, r26
    c7e6:	66 dc       	rcall	.-1844   	; 0xc0b4 <__portable_avr_delay_cycles>
    c7e8:	f1 c0       	rjmp	.+482    	; 0xc9cc <twi2_waitUntilReady+0x394>
    c7ea:	89 85       	ldd	r24, Y+9	; 0x09
    c7ec:	88 23       	and	r24, r24
    c7ee:	09 f4       	brne	.+2      	; 0xc7f2 <twi2_waitUntilReady+0x1ba>
    c7f0:	ed c0       	rjmp	.+474    	; 0xc9cc <twi2_waitUntilReady+0x394>
    c7f2:	88 85       	ldd	r24, Y+8	; 0x08
    c7f4:	88 23       	and	r24, r24
    c7f6:	09 f4       	brne	.+2      	; 0xc7fa <twi2_waitUntilReady+0x1c2>
    c7f8:	e9 c0       	rjmp	.+466    	; 0xc9cc <twi2_waitUntilReady+0x394>
    c7fa:	1c db       	rcall	.-2504   	; 0xbe34 <sysclk_get_cpu_hz>
    c7fc:	dc 01       	movw	r26, r24
    c7fe:	cb 01       	movw	r24, r22
    c800:	9c 01       	movw	r18, r24
    c802:	ad 01       	movw	r20, r26
    c804:	60 e0       	ldi	r22, 0x00	; 0
    c806:	70 e0       	ldi	r23, 0x00	; 0
    c808:	cb 01       	movw	r24, r22
    c80a:	82 2e       	mov	r8, r18
    c80c:	93 2e       	mov	r9, r19
    c80e:	a4 2e       	mov	r10, r20
    c810:	b5 2e       	mov	r11, r21
    c812:	c6 2e       	mov	r12, r22
    c814:	d7 2e       	mov	r13, r23
    c816:	e8 2e       	mov	r14, r24
    c818:	f9 2e       	mov	r15, r25
    c81a:	28 2d       	mov	r18, r8
    c81c:	39 2d       	mov	r19, r9
    c81e:	4a 2d       	mov	r20, r10
    c820:	5b 2d       	mov	r21, r11
    c822:	6c 2d       	mov	r22, r12
    c824:	7d 2d       	mov	r23, r13
    c826:	8e 2d       	mov	r24, r14
    c828:	9f 2d       	mov	r25, r15
    c82a:	02 e0       	ldi	r16, 0x02	; 2
    c82c:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    c830:	2b 87       	std	Y+11, r18	; 0x0b
    c832:	3c 87       	std	Y+12, r19	; 0x0c
    c834:	4d 87       	std	Y+13, r20	; 0x0d
    c836:	5e 87       	std	Y+14, r21	; 0x0e
    c838:	6f 87       	std	Y+15, r22	; 0x0f
    c83a:	78 8b       	std	Y+16, r23	; 0x10
    c83c:	89 8b       	std	Y+17, r24	; 0x11
    c83e:	9a 8b       	std	Y+18, r25	; 0x12
    c840:	8b 84       	ldd	r8, Y+11	; 0x0b
    c842:	9c 84       	ldd	r9, Y+12	; 0x0c
    c844:	ad 84       	ldd	r10, Y+13	; 0x0d
    c846:	be 84       	ldd	r11, Y+14	; 0x0e
    c848:	cf 84       	ldd	r12, Y+15	; 0x0f
    c84a:	d8 88       	ldd	r13, Y+16	; 0x10
    c84c:	e9 88       	ldd	r14, Y+17	; 0x11
    c84e:	fa 88       	ldd	r15, Y+18	; 0x12
    c850:	28 2d       	mov	r18, r8
    c852:	39 2d       	mov	r19, r9
    c854:	4a 2d       	mov	r20, r10
    c856:	5b 2d       	mov	r21, r11
    c858:	6c 2d       	mov	r22, r12
    c85a:	7d 2d       	mov	r23, r13
    c85c:	8e 2d       	mov	r24, r14
    c85e:	9f 2d       	mov	r25, r15
    c860:	02 e0       	ldi	r16, 0x02	; 2
    c862:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    c866:	2b 8b       	std	Y+19, r18	; 0x13
    c868:	3c 8b       	std	Y+20, r19	; 0x14
    c86a:	4d 8b       	std	Y+21, r20	; 0x15
    c86c:	5e 8b       	std	Y+22, r21	; 0x16
    c86e:	6f 8b       	std	Y+23, r22	; 0x17
    c870:	78 8f       	std	Y+24, r23	; 0x18
    c872:	89 8f       	std	Y+25, r24	; 0x19
    c874:	9a 8f       	std	Y+26, r25	; 0x1a
    c876:	28 2d       	mov	r18, r8
    c878:	39 2d       	mov	r19, r9
    c87a:	4a 2d       	mov	r20, r10
    c87c:	5b 2d       	mov	r21, r11
    c87e:	6c 2d       	mov	r22, r12
    c880:	7d 2d       	mov	r23, r13
    c882:	8e 2d       	mov	r24, r14
    c884:	9f 2d       	mov	r25, r15
    c886:	ab 88       	ldd	r10, Y+19	; 0x13
    c888:	bc 88       	ldd	r11, Y+20	; 0x14
    c88a:	cd 88       	ldd	r12, Y+21	; 0x15
    c88c:	de 88       	ldd	r13, Y+22	; 0x16
    c88e:	ef 88       	ldd	r14, Y+23	; 0x17
    c890:	f8 8c       	ldd	r15, Y+24	; 0x18
    c892:	09 8d       	ldd	r16, Y+25	; 0x19
    c894:	1a 8d       	ldd	r17, Y+26	; 0x1a
    c896:	0f 94 62 30 	call	0x260c4	; 0x260c4 <__adddi3>
    c89a:	82 2e       	mov	r8, r18
    c89c:	93 2e       	mov	r9, r19
    c89e:	a4 2e       	mov	r10, r20
    c8a0:	b5 2e       	mov	r11, r21
    c8a2:	c6 2e       	mov	r12, r22
    c8a4:	d7 2e       	mov	r13, r23
    c8a6:	e8 2e       	mov	r14, r24
    c8a8:	f9 2e       	mov	r15, r25
    c8aa:	28 2d       	mov	r18, r8
    c8ac:	39 2d       	mov	r19, r9
    c8ae:	4a 2d       	mov	r20, r10
    c8b0:	5b 2d       	mov	r21, r11
    c8b2:	6c 2d       	mov	r22, r12
    c8b4:	7d 2d       	mov	r23, r13
    c8b6:	8e 2d       	mov	r24, r14
    c8b8:	9f 2d       	mov	r25, r15
    c8ba:	02 e0       	ldi	r16, 0x02	; 2
    c8bc:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    c8c0:	2b 8f       	std	Y+27, r18	; 0x1b
    c8c2:	3c 8f       	std	Y+28, r19	; 0x1c
    c8c4:	4d 8f       	std	Y+29, r20	; 0x1d
    c8c6:	5e 8f       	std	Y+30, r21	; 0x1e
    c8c8:	6f 8f       	std	Y+31, r22	; 0x1f
    c8ca:	78 a3       	std	Y+32, r23	; 0x20
    c8cc:	89 a3       	std	Y+33, r24	; 0x21
    c8ce:	9a a3       	std	Y+34, r25	; 0x22
    c8d0:	28 2d       	mov	r18, r8
    c8d2:	39 2d       	mov	r19, r9
    c8d4:	4a 2d       	mov	r20, r10
    c8d6:	5b 2d       	mov	r21, r11
    c8d8:	6c 2d       	mov	r22, r12
    c8da:	7d 2d       	mov	r23, r13
    c8dc:	8e 2d       	mov	r24, r14
    c8de:	9f 2d       	mov	r25, r15
    c8e0:	ab 8c       	ldd	r10, Y+27	; 0x1b
    c8e2:	bc 8c       	ldd	r11, Y+28	; 0x1c
    c8e4:	cd 8c       	ldd	r12, Y+29	; 0x1d
    c8e6:	de 8c       	ldd	r13, Y+30	; 0x1e
    c8e8:	ef 8c       	ldd	r14, Y+31	; 0x1f
    c8ea:	f8 a0       	ldd	r15, Y+32	; 0x20
    c8ec:	09 a1       	ldd	r16, Y+33	; 0x21
    c8ee:	1a a1       	ldd	r17, Y+34	; 0x22
    c8f0:	0f 94 62 30 	call	0x260c4	; 0x260c4 <__adddi3>
    c8f4:	22 2e       	mov	r2, r18
    c8f6:	33 2e       	mov	r3, r19
    c8f8:	44 2e       	mov	r4, r20
    c8fa:	55 2e       	mov	r5, r21
    c8fc:	66 2e       	mov	r6, r22
    c8fe:	77 2e       	mov	r7, r23
    c900:	88 2e       	mov	r8, r24
    c902:	99 2e       	mov	r9, r25
    c904:	0f 2e       	mov	r0, r31
    c906:	f6 e0       	ldi	r31, 0x06	; 6
    c908:	af 2e       	mov	r10, r31
    c90a:	f0 2d       	mov	r31, r0
    c90c:	b1 2c       	mov	r11, r1
    c90e:	c1 2c       	mov	r12, r1
    c910:	d1 2c       	mov	r13, r1
    c912:	e1 2c       	mov	r14, r1
    c914:	f1 2c       	mov	r15, r1
    c916:	00 e0       	ldi	r16, 0x00	; 0
    c918:	10 e0       	ldi	r17, 0x00	; 0
    c91a:	22 2d       	mov	r18, r2
    c91c:	33 2d       	mov	r19, r3
    c91e:	44 2d       	mov	r20, r4
    c920:	55 2d       	mov	r21, r5
    c922:	66 2d       	mov	r22, r6
    c924:	77 2d       	mov	r23, r7
    c926:	88 2d       	mov	r24, r8
    c928:	99 2d       	mov	r25, r9
    c92a:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    c92e:	22 2e       	mov	r2, r18
    c930:	33 2e       	mov	r3, r19
    c932:	44 2e       	mov	r4, r20
    c934:	55 2e       	mov	r5, r21
    c936:	66 2e       	mov	r6, r22
    c938:	77 2e       	mov	r7, r23
    c93a:	88 2e       	mov	r8, r24
    c93c:	99 2e       	mov	r9, r25
    c93e:	a2 2c       	mov	r10, r2
    c940:	b3 2c       	mov	r11, r3
    c942:	c4 2c       	mov	r12, r4
    c944:	d5 2c       	mov	r13, r5
    c946:	e6 2c       	mov	r14, r6
    c948:	f7 2c       	mov	r15, r7
    c94a:	08 2d       	mov	r16, r8
    c94c:	19 2d       	mov	r17, r9
    c94e:	2a 2d       	mov	r18, r10
    c950:	3b 2d       	mov	r19, r11
    c952:	4c 2d       	mov	r20, r12
    c954:	5d 2d       	mov	r21, r13
    c956:	6e 2d       	mov	r22, r14
    c958:	7f 2d       	mov	r23, r15
    c95a:	80 2f       	mov	r24, r16
    c95c:	91 2f       	mov	r25, r17
    c95e:	21 5c       	subi	r18, 0xC1	; 193
    c960:	3d 4b       	sbci	r19, 0xBD	; 189
    c962:	40 4f       	sbci	r20, 0xF0	; 240
    c964:	5f 4f       	sbci	r21, 0xFF	; 255
    c966:	6f 4f       	sbci	r22, 0xFF	; 255
    c968:	7f 4f       	sbci	r23, 0xFF	; 255
    c96a:	8f 4f       	sbci	r24, 0xFF	; 255
    c96c:	9f 4f       	sbci	r25, 0xFF	; 255
    c96e:	a2 2e       	mov	r10, r18
    c970:	b3 2e       	mov	r11, r19
    c972:	c4 2e       	mov	r12, r20
    c974:	d5 2e       	mov	r13, r21
    c976:	e6 2e       	mov	r14, r22
    c978:	f7 2e       	mov	r15, r23
    c97a:	08 2f       	mov	r16, r24
    c97c:	19 2f       	mov	r17, r25
    c97e:	2a 2d       	mov	r18, r10
    c980:	3b 2d       	mov	r19, r11
    c982:	4c 2d       	mov	r20, r12
    c984:	5d 2d       	mov	r21, r13
    c986:	6e 2d       	mov	r22, r14
    c988:	7f 2d       	mov	r23, r15
    c98a:	80 2f       	mov	r24, r16
    c98c:	91 2f       	mov	r25, r17
    c98e:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
    c992:	dc 01       	movw	r26, r24
    c994:	cb 01       	movw	r24, r22
    c996:	20 e0       	ldi	r18, 0x00	; 0
    c998:	34 e2       	ldi	r19, 0x24	; 36
    c99a:	44 e7       	ldi	r20, 0x74	; 116
    c99c:	59 e4       	ldi	r21, 0x49	; 73
    c99e:	bc 01       	movw	r22, r24
    c9a0:	cd 01       	movw	r24, r26
    c9a2:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    c9a6:	dc 01       	movw	r26, r24
    c9a8:	cb 01       	movw	r24, r22
    c9aa:	bc 01       	movw	r22, r24
    c9ac:	cd 01       	movw	r24, r26
    c9ae:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
    c9b2:	a2 2e       	mov	r10, r18
    c9b4:	b3 2e       	mov	r11, r19
    c9b6:	c4 2e       	mov	r12, r20
    c9b8:	d5 2e       	mov	r13, r21
    c9ba:	e6 2e       	mov	r14, r22
    c9bc:	f7 2e       	mov	r15, r23
    c9be:	08 2f       	mov	r16, r24
    c9c0:	19 2f       	mov	r17, r25
    c9c2:	d6 01       	movw	r26, r12
    c9c4:	c5 01       	movw	r24, r10
    c9c6:	bc 01       	movw	r22, r24
    c9c8:	cd 01       	movw	r24, r26
    c9ca:	74 db       	rcall	.-2328   	; 0xc0b4 <__portable_avr_delay_cycles>
    c9cc:	89 81       	ldd	r24, Y+1	; 0x01
    c9ce:	81 50       	subi	r24, 0x01	; 1
    c9d0:	89 83       	std	Y+1, r24	; 0x01
    c9d2:	89 81       	ldd	r24, Y+1	; 0x01
    c9d4:	88 23       	and	r24, r24
    c9d6:	a1 f4       	brne	.+40     	; 0xca00 <twi2_waitUntilReady+0x3c8>
    c9d8:	8a 81       	ldd	r24, Y+2	; 0x02
    c9da:	89 83       	std	Y+1, r24	; 0x01
    c9dc:	0e 94 e1 f5 	call	0x1ebc2	; 0x1ebc2 <tcc1_get_time>
    c9e0:	9b 01       	movw	r18, r22
    c9e2:	ac 01       	movw	r20, r24
    c9e4:	8b 81       	ldd	r24, Y+3	; 0x03
    c9e6:	9c 81       	ldd	r25, Y+4	; 0x04
    c9e8:	ad 81       	ldd	r26, Y+5	; 0x05
    c9ea:	be 81       	ldd	r27, Y+6	; 0x06
    c9ec:	28 17       	cp	r18, r24
    c9ee:	39 07       	cpc	r19, r25
    c9f0:	4a 07       	cpc	r20, r26
    c9f2:	5b 07       	cpc	r21, r27
    c9f4:	28 f0       	brcs	.+10     	; 0xca00 <twi2_waitUntilReady+0x3c8>
    c9f6:	81 e0       	ldi	r24, 0x01	; 1
    c9f8:	80 93 12 24 	sts	0x2412, r24	; 0x802412 <s_LCD_offline.8178>
    c9fc:	80 e0       	ldi	r24, 0x00	; 0
    c9fe:	0d c0       	rjmp	.+26     	; 0xca1a <twi2_waitUntilReady+0x3e2>
    ca00:	8f 81       	ldd	r24, Y+7	; 0x07
    ca02:	88 23       	and	r24, r24
    ca04:	09 f0       	breq	.+2      	; 0xca08 <twi2_waitUntilReady+0x3d0>
    ca06:	69 ce       	rjmp	.-814    	; 0xc6da <twi2_waitUntilReady+0xa2>
    ca08:	88 85       	ldd	r24, Y+8	; 0x08
    ca0a:	88 23       	and	r24, r24
    ca0c:	09 f4       	brne	.+2      	; 0xca10 <twi2_waitUntilReady+0x3d8>
    ca0e:	65 ce       	rjmp	.-822    	; 0xc6da <twi2_waitUntilReady+0xa2>
    ca10:	89 85       	ldd	r24, Y+9	; 0x09
    ca12:	88 23       	and	r24, r24
    ca14:	09 f0       	breq	.+2      	; 0xca18 <twi2_waitUntilReady+0x3e0>
    ca16:	61 ce       	rjmp	.-830    	; 0xc6da <twi2_waitUntilReady+0xa2>
    ca18:	81 e0       	ldi	r24, 0x01	; 1
    ca1a:	a2 96       	adiw	r28, 0x22	; 34
    ca1c:	cd bf       	out	0x3d, r28	; 61
    ca1e:	de bf       	out	0x3e, r29	; 62
    ca20:	df 91       	pop	r29
    ca22:	cf 91       	pop	r28
    ca24:	1f 91       	pop	r17
    ca26:	0f 91       	pop	r16
    ca28:	ff 90       	pop	r15
    ca2a:	ef 90       	pop	r14
    ca2c:	df 90       	pop	r13
    ca2e:	cf 90       	pop	r12
    ca30:	bf 90       	pop	r11
    ca32:	af 90       	pop	r10
    ca34:	9f 90       	pop	r9
    ca36:	8f 90       	pop	r8
    ca38:	7f 90       	pop	r7
    ca3a:	6f 90       	pop	r6
    ca3c:	5f 90       	pop	r5
    ca3e:	4f 90       	pop	r4
    ca40:	3f 90       	pop	r3
    ca42:	2f 90       	pop	r2
    ca44:	08 95       	ret

0000ca46 <twi2_set_leds>:
    ca46:	2f 92       	push	r2
    ca48:	3f 92       	push	r3
    ca4a:	4f 92       	push	r4
    ca4c:	5f 92       	push	r5
    ca4e:	6f 92       	push	r6
    ca50:	7f 92       	push	r7
    ca52:	8f 92       	push	r8
    ca54:	9f 92       	push	r9
    ca56:	af 92       	push	r10
    ca58:	bf 92       	push	r11
    ca5a:	cf 92       	push	r12
    ca5c:	df 92       	push	r13
    ca5e:	ef 92       	push	r14
    ca60:	ff 92       	push	r15
    ca62:	0f 93       	push	r16
    ca64:	1f 93       	push	r17
    ca66:	cf 93       	push	r28
    ca68:	df 93       	push	r29
    ca6a:	1f 92       	push	r1
    ca6c:	cd b7       	in	r28, 0x3d	; 61
    ca6e:	de b7       	in	r29, 0x3e	; 62
    ca70:	89 83       	std	Y+1, r24	; 0x01
    ca72:	80 e0       	ldi	r24, 0x00	; 0
    ca74:	e1 dd       	rcall	.-1086   	; 0xc638 <twi2_waitUntilReady>
    ca76:	88 23       	and	r24, r24
    ca78:	09 f4       	brne	.+2      	; 0xca7c <twi2_set_leds+0x36>
    ca7a:	7e c0       	rjmp	.+252    	; 0xcb78 <twi2_set_leds+0x132>
    ca7c:	80 e7       	ldi	r24, 0x70	; 112
    ca7e:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    ca82:	89 81       	ldd	r24, Y+1	; 0x01
    ca84:	83 70       	andi	r24, 0x03	; 3
    ca86:	80 93 fb 2c 	sts	0x2CFB, r24	; 0x802cfb <g_twi2_m_data>
    ca8a:	81 e0       	ldi	r24, 0x01	; 1
    ca8c:	90 e0       	ldi	r25, 0x00	; 0
    ca8e:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    ca92:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    ca96:	6e e2       	ldi	r22, 0x2E	; 46
    ca98:	70 e2       	ldi	r23, 0x20	; 32
    ca9a:	80 e8       	ldi	r24, 0x80	; 128
    ca9c:	94 e0       	ldi	r25, 0x04	; 4
    ca9e:	2d db       	rcall	.-2470   	; 0xc0fa <twi_master_write>
    caa0:	c9 d9       	rcall	.-3182   	; 0xbe34 <sysclk_get_cpu_hz>
    caa2:	dc 01       	movw	r26, r24
    caa4:	cb 01       	movw	r24, r22
    caa6:	1c 01       	movw	r2, r24
    caa8:	2d 01       	movw	r4, r26
    caaa:	61 2c       	mov	r6, r1
    caac:	71 2c       	mov	r7, r1
    caae:	43 01       	movw	r8, r6
    cab0:	0f 2e       	mov	r0, r31
    cab2:	f6 e0       	ldi	r31, 0x06	; 6
    cab4:	af 2e       	mov	r10, r31
    cab6:	f0 2d       	mov	r31, r0
    cab8:	b1 2c       	mov	r11, r1
    caba:	c1 2c       	mov	r12, r1
    cabc:	d1 2c       	mov	r13, r1
    cabe:	e1 2c       	mov	r14, r1
    cac0:	f1 2c       	mov	r15, r1
    cac2:	00 e0       	ldi	r16, 0x00	; 0
    cac4:	10 e0       	ldi	r17, 0x00	; 0
    cac6:	22 2d       	mov	r18, r2
    cac8:	33 2d       	mov	r19, r3
    caca:	44 2d       	mov	r20, r4
    cacc:	55 2d       	mov	r21, r5
    cace:	66 2d       	mov	r22, r6
    cad0:	77 2d       	mov	r23, r7
    cad2:	88 2d       	mov	r24, r8
    cad4:	99 2d       	mov	r25, r9
    cad6:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    cada:	22 2e       	mov	r2, r18
    cadc:	33 2e       	mov	r3, r19
    cade:	44 2e       	mov	r4, r20
    cae0:	55 2e       	mov	r5, r21
    cae2:	66 2e       	mov	r6, r22
    cae4:	77 2e       	mov	r7, r23
    cae6:	88 2e       	mov	r8, r24
    cae8:	99 2e       	mov	r9, r25
    caea:	a2 2c       	mov	r10, r2
    caec:	b3 2c       	mov	r11, r3
    caee:	c4 2c       	mov	r12, r4
    caf0:	d5 2c       	mov	r13, r5
    caf2:	e6 2c       	mov	r14, r6
    caf4:	f7 2c       	mov	r15, r7
    caf6:	08 2d       	mov	r16, r8
    caf8:	19 2d       	mov	r17, r9
    cafa:	2a 2d       	mov	r18, r10
    cafc:	3b 2d       	mov	r19, r11
    cafe:	4c 2d       	mov	r20, r12
    cb00:	5d 2d       	mov	r21, r13
    cb02:	6e 2d       	mov	r22, r14
    cb04:	7f 2d       	mov	r23, r15
    cb06:	80 2f       	mov	r24, r16
    cb08:	91 2f       	mov	r25, r17
    cb0a:	21 5c       	subi	r18, 0xC1	; 193
    cb0c:	3d 4b       	sbci	r19, 0xBD	; 189
    cb0e:	40 4f       	sbci	r20, 0xF0	; 240
    cb10:	5f 4f       	sbci	r21, 0xFF	; 255
    cb12:	6f 4f       	sbci	r22, 0xFF	; 255
    cb14:	7f 4f       	sbci	r23, 0xFF	; 255
    cb16:	8f 4f       	sbci	r24, 0xFF	; 255
    cb18:	9f 4f       	sbci	r25, 0xFF	; 255
    cb1a:	a2 2e       	mov	r10, r18
    cb1c:	b3 2e       	mov	r11, r19
    cb1e:	c4 2e       	mov	r12, r20
    cb20:	d5 2e       	mov	r13, r21
    cb22:	e6 2e       	mov	r14, r22
    cb24:	f7 2e       	mov	r15, r23
    cb26:	08 2f       	mov	r16, r24
    cb28:	19 2f       	mov	r17, r25
    cb2a:	2a 2d       	mov	r18, r10
    cb2c:	3b 2d       	mov	r19, r11
    cb2e:	4c 2d       	mov	r20, r12
    cb30:	5d 2d       	mov	r21, r13
    cb32:	6e 2d       	mov	r22, r14
    cb34:	7f 2d       	mov	r23, r15
    cb36:	80 2f       	mov	r24, r16
    cb38:	91 2f       	mov	r25, r17
    cb3a:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
    cb3e:	dc 01       	movw	r26, r24
    cb40:	cb 01       	movw	r24, r22
    cb42:	20 e0       	ldi	r18, 0x00	; 0
    cb44:	34 e2       	ldi	r19, 0x24	; 36
    cb46:	44 e7       	ldi	r20, 0x74	; 116
    cb48:	59 e4       	ldi	r21, 0x49	; 73
    cb4a:	bc 01       	movw	r22, r24
    cb4c:	cd 01       	movw	r24, r26
    cb4e:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    cb52:	dc 01       	movw	r26, r24
    cb54:	cb 01       	movw	r24, r22
    cb56:	bc 01       	movw	r22, r24
    cb58:	cd 01       	movw	r24, r26
    cb5a:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
    cb5e:	a2 2e       	mov	r10, r18
    cb60:	b3 2e       	mov	r11, r19
    cb62:	c4 2e       	mov	r12, r20
    cb64:	d5 2e       	mov	r13, r21
    cb66:	e6 2e       	mov	r14, r22
    cb68:	f7 2e       	mov	r15, r23
    cb6a:	08 2f       	mov	r16, r24
    cb6c:	19 2f       	mov	r17, r25
    cb6e:	d6 01       	movw	r26, r12
    cb70:	c5 01       	movw	r24, r10
    cb72:	bc 01       	movw	r22, r24
    cb74:	cd 01       	movw	r24, r26
    cb76:	9e da       	rcall	.-2756   	; 0xc0b4 <__portable_avr_delay_cycles>
    cb78:	00 00       	nop
    cb7a:	0f 90       	pop	r0
    cb7c:	df 91       	pop	r29
    cb7e:	cf 91       	pop	r28
    cb80:	1f 91       	pop	r17
    cb82:	0f 91       	pop	r16
    cb84:	ff 90       	pop	r15
    cb86:	ef 90       	pop	r14
    cb88:	df 90       	pop	r13
    cb8a:	cf 90       	pop	r12
    cb8c:	bf 90       	pop	r11
    cb8e:	af 90       	pop	r10
    cb90:	9f 90       	pop	r9
    cb92:	8f 90       	pop	r8
    cb94:	7f 90       	pop	r7
    cb96:	6f 90       	pop	r6
    cb98:	5f 90       	pop	r5
    cb9a:	4f 90       	pop	r4
    cb9c:	3f 90       	pop	r3
    cb9e:	2f 90       	pop	r2
    cba0:	08 95       	ret

0000cba2 <twi2_set_ledbl>:
    cba2:	2f 92       	push	r2
    cba4:	3f 92       	push	r3
    cba6:	4f 92       	push	r4
    cba8:	5f 92       	push	r5
    cbaa:	6f 92       	push	r6
    cbac:	7f 92       	push	r7
    cbae:	8f 92       	push	r8
    cbb0:	9f 92       	push	r9
    cbb2:	af 92       	push	r10
    cbb4:	bf 92       	push	r11
    cbb6:	cf 92       	push	r12
    cbb8:	df 92       	push	r13
    cbba:	ef 92       	push	r14
    cbbc:	ff 92       	push	r15
    cbbe:	0f 93       	push	r16
    cbc0:	1f 93       	push	r17
    cbc2:	cf 93       	push	r28
    cbc4:	df 93       	push	r29
    cbc6:	1f 92       	push	r1
    cbc8:	1f 92       	push	r1
    cbca:	cd b7       	in	r28, 0x3d	; 61
    cbcc:	de b7       	in	r29, 0x3e	; 62
    cbce:	89 83       	std	Y+1, r24	; 0x01
    cbd0:	6a 83       	std	Y+2, r22	; 0x02
    cbd2:	80 e0       	ldi	r24, 0x00	; 0
    cbd4:	31 dd       	rcall	.-1438   	; 0xc638 <twi2_waitUntilReady>
    cbd6:	88 23       	and	r24, r24
    cbd8:	09 f4       	brne	.+2      	; 0xcbdc <twi2_set_ledbl+0x3a>
    cbda:	80 c0       	rjmp	.+256    	; 0xccdc <twi2_set_ledbl+0x13a>
    cbdc:	84 e7       	ldi	r24, 0x74	; 116
    cbde:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    cbe2:	89 81       	ldd	r24, Y+1	; 0x01
    cbe4:	80 93 fb 2c 	sts	0x2CFB, r24	; 0x802cfb <g_twi2_m_data>
    cbe8:	8a 81       	ldd	r24, Y+2	; 0x02
    cbea:	80 93 fc 2c 	sts	0x2CFC, r24	; 0x802cfc <g_twi2_m_data+0x1>
    cbee:	82 e0       	ldi	r24, 0x02	; 2
    cbf0:	90 e0       	ldi	r25, 0x00	; 0
    cbf2:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    cbf6:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    cbfa:	6e e2       	ldi	r22, 0x2E	; 46
    cbfc:	70 e2       	ldi	r23, 0x20	; 32
    cbfe:	80 e8       	ldi	r24, 0x80	; 128
    cc00:	94 e0       	ldi	r25, 0x04	; 4
    cc02:	7b da       	rcall	.-2826   	; 0xc0fa <twi_master_write>
    cc04:	17 d9       	rcall	.-3538   	; 0xbe34 <sysclk_get_cpu_hz>
    cc06:	dc 01       	movw	r26, r24
    cc08:	cb 01       	movw	r24, r22
    cc0a:	1c 01       	movw	r2, r24
    cc0c:	2d 01       	movw	r4, r26
    cc0e:	61 2c       	mov	r6, r1
    cc10:	71 2c       	mov	r7, r1
    cc12:	43 01       	movw	r8, r6
    cc14:	0f 2e       	mov	r0, r31
    cc16:	f6 e0       	ldi	r31, 0x06	; 6
    cc18:	af 2e       	mov	r10, r31
    cc1a:	f0 2d       	mov	r31, r0
    cc1c:	b1 2c       	mov	r11, r1
    cc1e:	c1 2c       	mov	r12, r1
    cc20:	d1 2c       	mov	r13, r1
    cc22:	e1 2c       	mov	r14, r1
    cc24:	f1 2c       	mov	r15, r1
    cc26:	00 e0       	ldi	r16, 0x00	; 0
    cc28:	10 e0       	ldi	r17, 0x00	; 0
    cc2a:	22 2d       	mov	r18, r2
    cc2c:	33 2d       	mov	r19, r3
    cc2e:	44 2d       	mov	r20, r4
    cc30:	55 2d       	mov	r21, r5
    cc32:	66 2d       	mov	r22, r6
    cc34:	77 2d       	mov	r23, r7
    cc36:	88 2d       	mov	r24, r8
    cc38:	99 2d       	mov	r25, r9
    cc3a:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    cc3e:	22 2e       	mov	r2, r18
    cc40:	33 2e       	mov	r3, r19
    cc42:	44 2e       	mov	r4, r20
    cc44:	55 2e       	mov	r5, r21
    cc46:	66 2e       	mov	r6, r22
    cc48:	77 2e       	mov	r7, r23
    cc4a:	88 2e       	mov	r8, r24
    cc4c:	99 2e       	mov	r9, r25
    cc4e:	a2 2c       	mov	r10, r2
    cc50:	b3 2c       	mov	r11, r3
    cc52:	c4 2c       	mov	r12, r4
    cc54:	d5 2c       	mov	r13, r5
    cc56:	e6 2c       	mov	r14, r6
    cc58:	f7 2c       	mov	r15, r7
    cc5a:	08 2d       	mov	r16, r8
    cc5c:	19 2d       	mov	r17, r9
    cc5e:	2a 2d       	mov	r18, r10
    cc60:	3b 2d       	mov	r19, r11
    cc62:	4c 2d       	mov	r20, r12
    cc64:	5d 2d       	mov	r21, r13
    cc66:	6e 2d       	mov	r22, r14
    cc68:	7f 2d       	mov	r23, r15
    cc6a:	80 2f       	mov	r24, r16
    cc6c:	91 2f       	mov	r25, r17
    cc6e:	21 5c       	subi	r18, 0xC1	; 193
    cc70:	3d 4b       	sbci	r19, 0xBD	; 189
    cc72:	40 4f       	sbci	r20, 0xF0	; 240
    cc74:	5f 4f       	sbci	r21, 0xFF	; 255
    cc76:	6f 4f       	sbci	r22, 0xFF	; 255
    cc78:	7f 4f       	sbci	r23, 0xFF	; 255
    cc7a:	8f 4f       	sbci	r24, 0xFF	; 255
    cc7c:	9f 4f       	sbci	r25, 0xFF	; 255
    cc7e:	a2 2e       	mov	r10, r18
    cc80:	b3 2e       	mov	r11, r19
    cc82:	c4 2e       	mov	r12, r20
    cc84:	d5 2e       	mov	r13, r21
    cc86:	e6 2e       	mov	r14, r22
    cc88:	f7 2e       	mov	r15, r23
    cc8a:	08 2f       	mov	r16, r24
    cc8c:	19 2f       	mov	r17, r25
    cc8e:	2a 2d       	mov	r18, r10
    cc90:	3b 2d       	mov	r19, r11
    cc92:	4c 2d       	mov	r20, r12
    cc94:	5d 2d       	mov	r21, r13
    cc96:	6e 2d       	mov	r22, r14
    cc98:	7f 2d       	mov	r23, r15
    cc9a:	80 2f       	mov	r24, r16
    cc9c:	91 2f       	mov	r25, r17
    cc9e:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
    cca2:	dc 01       	movw	r26, r24
    cca4:	cb 01       	movw	r24, r22
    cca6:	20 e0       	ldi	r18, 0x00	; 0
    cca8:	34 e2       	ldi	r19, 0x24	; 36
    ccaa:	44 e7       	ldi	r20, 0x74	; 116
    ccac:	59 e4       	ldi	r21, 0x49	; 73
    ccae:	bc 01       	movw	r22, r24
    ccb0:	cd 01       	movw	r24, r26
    ccb2:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    ccb6:	dc 01       	movw	r26, r24
    ccb8:	cb 01       	movw	r24, r22
    ccba:	bc 01       	movw	r22, r24
    ccbc:	cd 01       	movw	r24, r26
    ccbe:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
    ccc2:	a2 2e       	mov	r10, r18
    ccc4:	b3 2e       	mov	r11, r19
    ccc6:	c4 2e       	mov	r12, r20
    ccc8:	d5 2e       	mov	r13, r21
    ccca:	e6 2e       	mov	r14, r22
    cccc:	f7 2e       	mov	r15, r23
    ccce:	08 2f       	mov	r16, r24
    ccd0:	19 2f       	mov	r17, r25
    ccd2:	d6 01       	movw	r26, r12
    ccd4:	c5 01       	movw	r24, r10
    ccd6:	bc 01       	movw	r22, r24
    ccd8:	cd 01       	movw	r24, r26
    ccda:	ec d9       	rcall	.-3112   	; 0xc0b4 <__portable_avr_delay_cycles>
    ccdc:	00 00       	nop
    ccde:	0f 90       	pop	r0
    cce0:	0f 90       	pop	r0
    cce2:	df 91       	pop	r29
    cce4:	cf 91       	pop	r28
    cce6:	1f 91       	pop	r17
    cce8:	0f 91       	pop	r16
    ccea:	ff 90       	pop	r15
    ccec:	ef 90       	pop	r14
    ccee:	df 90       	pop	r13
    ccf0:	cf 90       	pop	r12
    ccf2:	bf 90       	pop	r11
    ccf4:	af 90       	pop	r10
    ccf6:	9f 90       	pop	r9
    ccf8:	8f 90       	pop	r8
    ccfa:	7f 90       	pop	r7
    ccfc:	6f 90       	pop	r6
    ccfe:	5f 90       	pop	r5
    cd00:	4f 90       	pop	r4
    cd02:	3f 90       	pop	r3
    cd04:	2f 90       	pop	r2
    cd06:	08 95       	ret

0000cd08 <twi2_set_bias>:
    cd08:	2f 92       	push	r2
    cd0a:	3f 92       	push	r3
    cd0c:	4f 92       	push	r4
    cd0e:	5f 92       	push	r5
    cd10:	6f 92       	push	r6
    cd12:	7f 92       	push	r7
    cd14:	8f 92       	push	r8
    cd16:	9f 92       	push	r9
    cd18:	af 92       	push	r10
    cd1a:	bf 92       	push	r11
    cd1c:	cf 92       	push	r12
    cd1e:	df 92       	push	r13
    cd20:	ef 92       	push	r14
    cd22:	ff 92       	push	r15
    cd24:	0f 93       	push	r16
    cd26:	1f 93       	push	r17
    cd28:	cf 93       	push	r28
    cd2a:	df 93       	push	r29
    cd2c:	1f 92       	push	r1
    cd2e:	cd b7       	in	r28, 0x3d	; 61
    cd30:	de b7       	in	r29, 0x3e	; 62
    cd32:	89 83       	std	Y+1, r24	; 0x01
    cd34:	80 e0       	ldi	r24, 0x00	; 0
    cd36:	80 dc       	rcall	.-1792   	; 0xc638 <twi2_waitUntilReady>
    cd38:	88 23       	and	r24, r24
    cd3a:	09 f4       	brne	.+2      	; 0xcd3e <twi2_set_bias+0x36>
    cd3c:	7d c0       	rjmp	.+250    	; 0xce38 <twi2_set_bias+0x130>
    cd3e:	85 e7       	ldi	r24, 0x75	; 117
    cd40:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    cd44:	89 81       	ldd	r24, Y+1	; 0x01
    cd46:	80 93 fb 2c 	sts	0x2CFB, r24	; 0x802cfb <g_twi2_m_data>
    cd4a:	81 e0       	ldi	r24, 0x01	; 1
    cd4c:	90 e0       	ldi	r25, 0x00	; 0
    cd4e:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    cd52:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    cd56:	6e e2       	ldi	r22, 0x2E	; 46
    cd58:	70 e2       	ldi	r23, 0x20	; 32
    cd5a:	80 e8       	ldi	r24, 0x80	; 128
    cd5c:	94 e0       	ldi	r25, 0x04	; 4
    cd5e:	cd d9       	rcall	.-3174   	; 0xc0fa <twi_master_write>
    cd60:	69 d8       	rcall	.-3886   	; 0xbe34 <sysclk_get_cpu_hz>
    cd62:	dc 01       	movw	r26, r24
    cd64:	cb 01       	movw	r24, r22
    cd66:	1c 01       	movw	r2, r24
    cd68:	2d 01       	movw	r4, r26
    cd6a:	61 2c       	mov	r6, r1
    cd6c:	71 2c       	mov	r7, r1
    cd6e:	43 01       	movw	r8, r6
    cd70:	0f 2e       	mov	r0, r31
    cd72:	f6 e0       	ldi	r31, 0x06	; 6
    cd74:	af 2e       	mov	r10, r31
    cd76:	f0 2d       	mov	r31, r0
    cd78:	b1 2c       	mov	r11, r1
    cd7a:	c1 2c       	mov	r12, r1
    cd7c:	d1 2c       	mov	r13, r1
    cd7e:	e1 2c       	mov	r14, r1
    cd80:	f1 2c       	mov	r15, r1
    cd82:	00 e0       	ldi	r16, 0x00	; 0
    cd84:	10 e0       	ldi	r17, 0x00	; 0
    cd86:	22 2d       	mov	r18, r2
    cd88:	33 2d       	mov	r19, r3
    cd8a:	44 2d       	mov	r20, r4
    cd8c:	55 2d       	mov	r21, r5
    cd8e:	66 2d       	mov	r22, r6
    cd90:	77 2d       	mov	r23, r7
    cd92:	88 2d       	mov	r24, r8
    cd94:	99 2d       	mov	r25, r9
    cd96:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    cd9a:	22 2e       	mov	r2, r18
    cd9c:	33 2e       	mov	r3, r19
    cd9e:	44 2e       	mov	r4, r20
    cda0:	55 2e       	mov	r5, r21
    cda2:	66 2e       	mov	r6, r22
    cda4:	77 2e       	mov	r7, r23
    cda6:	88 2e       	mov	r8, r24
    cda8:	99 2e       	mov	r9, r25
    cdaa:	a2 2c       	mov	r10, r2
    cdac:	b3 2c       	mov	r11, r3
    cdae:	c4 2c       	mov	r12, r4
    cdb0:	d5 2c       	mov	r13, r5
    cdb2:	e6 2c       	mov	r14, r6
    cdb4:	f7 2c       	mov	r15, r7
    cdb6:	08 2d       	mov	r16, r8
    cdb8:	19 2d       	mov	r17, r9
    cdba:	2a 2d       	mov	r18, r10
    cdbc:	3b 2d       	mov	r19, r11
    cdbe:	4c 2d       	mov	r20, r12
    cdc0:	5d 2d       	mov	r21, r13
    cdc2:	6e 2d       	mov	r22, r14
    cdc4:	7f 2d       	mov	r23, r15
    cdc6:	80 2f       	mov	r24, r16
    cdc8:	91 2f       	mov	r25, r17
    cdca:	21 5c       	subi	r18, 0xC1	; 193
    cdcc:	3d 4b       	sbci	r19, 0xBD	; 189
    cdce:	40 4f       	sbci	r20, 0xF0	; 240
    cdd0:	5f 4f       	sbci	r21, 0xFF	; 255
    cdd2:	6f 4f       	sbci	r22, 0xFF	; 255
    cdd4:	7f 4f       	sbci	r23, 0xFF	; 255
    cdd6:	8f 4f       	sbci	r24, 0xFF	; 255
    cdd8:	9f 4f       	sbci	r25, 0xFF	; 255
    cdda:	a2 2e       	mov	r10, r18
    cddc:	b3 2e       	mov	r11, r19
    cdde:	c4 2e       	mov	r12, r20
    cde0:	d5 2e       	mov	r13, r21
    cde2:	e6 2e       	mov	r14, r22
    cde4:	f7 2e       	mov	r15, r23
    cde6:	08 2f       	mov	r16, r24
    cde8:	19 2f       	mov	r17, r25
    cdea:	2a 2d       	mov	r18, r10
    cdec:	3b 2d       	mov	r19, r11
    cdee:	4c 2d       	mov	r20, r12
    cdf0:	5d 2d       	mov	r21, r13
    cdf2:	6e 2d       	mov	r22, r14
    cdf4:	7f 2d       	mov	r23, r15
    cdf6:	80 2f       	mov	r24, r16
    cdf8:	91 2f       	mov	r25, r17
    cdfa:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
    cdfe:	dc 01       	movw	r26, r24
    ce00:	cb 01       	movw	r24, r22
    ce02:	20 e0       	ldi	r18, 0x00	; 0
    ce04:	34 e2       	ldi	r19, 0x24	; 36
    ce06:	44 e7       	ldi	r20, 0x74	; 116
    ce08:	59 e4       	ldi	r21, 0x49	; 73
    ce0a:	bc 01       	movw	r22, r24
    ce0c:	cd 01       	movw	r24, r26
    ce0e:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    ce12:	dc 01       	movw	r26, r24
    ce14:	cb 01       	movw	r24, r22
    ce16:	bc 01       	movw	r22, r24
    ce18:	cd 01       	movw	r24, r26
    ce1a:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
    ce1e:	a2 2e       	mov	r10, r18
    ce20:	b3 2e       	mov	r11, r19
    ce22:	c4 2e       	mov	r12, r20
    ce24:	d5 2e       	mov	r13, r21
    ce26:	e6 2e       	mov	r14, r22
    ce28:	f7 2e       	mov	r15, r23
    ce2a:	08 2f       	mov	r16, r24
    ce2c:	19 2f       	mov	r17, r25
    ce2e:	d6 01       	movw	r26, r12
    ce30:	c5 01       	movw	r24, r10
    ce32:	bc 01       	movw	r22, r24
    ce34:	cd 01       	movw	r24, r26
    ce36:	3e d9       	rcall	.-3460   	; 0xc0b4 <__portable_avr_delay_cycles>
    ce38:	00 00       	nop
    ce3a:	0f 90       	pop	r0
    ce3c:	df 91       	pop	r29
    ce3e:	cf 91       	pop	r28
    ce40:	1f 91       	pop	r17
    ce42:	0f 91       	pop	r16
    ce44:	ff 90       	pop	r15
    ce46:	ef 90       	pop	r14
    ce48:	df 90       	pop	r13
    ce4a:	cf 90       	pop	r12
    ce4c:	bf 90       	pop	r11
    ce4e:	af 90       	pop	r10
    ce50:	9f 90       	pop	r9
    ce52:	8f 90       	pop	r8
    ce54:	7f 90       	pop	r7
    ce56:	6f 90       	pop	r6
    ce58:	5f 90       	pop	r5
    ce5a:	4f 90       	pop	r4
    ce5c:	3f 90       	pop	r3
    ce5e:	2f 90       	pop	r2
    ce60:	08 95       	ret

0000ce62 <twi2_set_beep>:
    ce62:	2f 92       	push	r2
    ce64:	3f 92       	push	r3
    ce66:	4f 92       	push	r4
    ce68:	5f 92       	push	r5
    ce6a:	6f 92       	push	r6
    ce6c:	7f 92       	push	r7
    ce6e:	8f 92       	push	r8
    ce70:	9f 92       	push	r9
    ce72:	af 92       	push	r10
    ce74:	bf 92       	push	r11
    ce76:	cf 92       	push	r12
    ce78:	df 92       	push	r13
    ce7a:	ef 92       	push	r14
    ce7c:	ff 92       	push	r15
    ce7e:	0f 93       	push	r16
    ce80:	1f 93       	push	r17
    ce82:	cf 93       	push	r28
    ce84:	df 93       	push	r29
    ce86:	1f 92       	push	r1
    ce88:	1f 92       	push	r1
    ce8a:	cd b7       	in	r28, 0x3d	; 61
    ce8c:	de b7       	in	r29, 0x3e	; 62
    ce8e:	89 83       	std	Y+1, r24	; 0x01
    ce90:	6a 83       	std	Y+2, r22	; 0x02
    ce92:	80 e0       	ldi	r24, 0x00	; 0
    ce94:	d1 db       	rcall	.-2142   	; 0xc638 <twi2_waitUntilReady>
    ce96:	88 23       	and	r24, r24
    ce98:	09 f4       	brne	.+2      	; 0xce9c <twi2_set_beep+0x3a>
    ce9a:	81 c0       	rjmp	.+258    	; 0xcf9e <twi2_set_beep+0x13c>
    ce9c:	81 e7       	ldi	r24, 0x71	; 113
    ce9e:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    cea2:	8a 81       	ldd	r24, Y+2	; 0x02
    cea4:	80 93 fb 2c 	sts	0x2CFB, r24	; 0x802cfb <g_twi2_m_data>
    cea8:	89 81       	ldd	r24, Y+1	; 0x01
    ceaa:	80 93 fc 2c 	sts	0x2CFC, r24	; 0x802cfc <g_twi2_m_data+0x1>
    ceae:	82 e0       	ldi	r24, 0x02	; 2
    ceb0:	90 e0       	ldi	r25, 0x00	; 0
    ceb2:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    ceb6:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    ceba:	6e e2       	ldi	r22, 0x2E	; 46
    cebc:	70 e2       	ldi	r23, 0x20	; 32
    cebe:	80 e8       	ldi	r24, 0x80	; 128
    cec0:	94 e0       	ldi	r25, 0x04	; 4
    cec2:	1b d9       	rcall	.-3530   	; 0xc0fa <twi_master_write>
    cec4:	0e 94 1a 5f 	call	0xbe34	; 0xbe34 <sysclk_get_cpu_hz>
    cec8:	dc 01       	movw	r26, r24
    ceca:	cb 01       	movw	r24, r22
    cecc:	1c 01       	movw	r2, r24
    cece:	2d 01       	movw	r4, r26
    ced0:	61 2c       	mov	r6, r1
    ced2:	71 2c       	mov	r7, r1
    ced4:	43 01       	movw	r8, r6
    ced6:	0f 2e       	mov	r0, r31
    ced8:	f6 e0       	ldi	r31, 0x06	; 6
    ceda:	af 2e       	mov	r10, r31
    cedc:	f0 2d       	mov	r31, r0
    cede:	b1 2c       	mov	r11, r1
    cee0:	c1 2c       	mov	r12, r1
    cee2:	d1 2c       	mov	r13, r1
    cee4:	e1 2c       	mov	r14, r1
    cee6:	f1 2c       	mov	r15, r1
    cee8:	00 e0       	ldi	r16, 0x00	; 0
    ceea:	10 e0       	ldi	r17, 0x00	; 0
    ceec:	22 2d       	mov	r18, r2
    ceee:	33 2d       	mov	r19, r3
    cef0:	44 2d       	mov	r20, r4
    cef2:	55 2d       	mov	r21, r5
    cef4:	66 2d       	mov	r22, r6
    cef6:	77 2d       	mov	r23, r7
    cef8:	88 2d       	mov	r24, r8
    cefa:	99 2d       	mov	r25, r9
    cefc:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    cf00:	22 2e       	mov	r2, r18
    cf02:	33 2e       	mov	r3, r19
    cf04:	44 2e       	mov	r4, r20
    cf06:	55 2e       	mov	r5, r21
    cf08:	66 2e       	mov	r6, r22
    cf0a:	77 2e       	mov	r7, r23
    cf0c:	88 2e       	mov	r8, r24
    cf0e:	99 2e       	mov	r9, r25
    cf10:	a2 2c       	mov	r10, r2
    cf12:	b3 2c       	mov	r11, r3
    cf14:	c4 2c       	mov	r12, r4
    cf16:	d5 2c       	mov	r13, r5
    cf18:	e6 2c       	mov	r14, r6
    cf1a:	f7 2c       	mov	r15, r7
    cf1c:	08 2d       	mov	r16, r8
    cf1e:	19 2d       	mov	r17, r9
    cf20:	2a 2d       	mov	r18, r10
    cf22:	3b 2d       	mov	r19, r11
    cf24:	4c 2d       	mov	r20, r12
    cf26:	5d 2d       	mov	r21, r13
    cf28:	6e 2d       	mov	r22, r14
    cf2a:	7f 2d       	mov	r23, r15
    cf2c:	80 2f       	mov	r24, r16
    cf2e:	91 2f       	mov	r25, r17
    cf30:	21 5c       	subi	r18, 0xC1	; 193
    cf32:	3d 4b       	sbci	r19, 0xBD	; 189
    cf34:	40 4f       	sbci	r20, 0xF0	; 240
    cf36:	5f 4f       	sbci	r21, 0xFF	; 255
    cf38:	6f 4f       	sbci	r22, 0xFF	; 255
    cf3a:	7f 4f       	sbci	r23, 0xFF	; 255
    cf3c:	8f 4f       	sbci	r24, 0xFF	; 255
    cf3e:	9f 4f       	sbci	r25, 0xFF	; 255
    cf40:	a2 2e       	mov	r10, r18
    cf42:	b3 2e       	mov	r11, r19
    cf44:	c4 2e       	mov	r12, r20
    cf46:	d5 2e       	mov	r13, r21
    cf48:	e6 2e       	mov	r14, r22
    cf4a:	f7 2e       	mov	r15, r23
    cf4c:	08 2f       	mov	r16, r24
    cf4e:	19 2f       	mov	r17, r25
    cf50:	2a 2d       	mov	r18, r10
    cf52:	3b 2d       	mov	r19, r11
    cf54:	4c 2d       	mov	r20, r12
    cf56:	5d 2d       	mov	r21, r13
    cf58:	6e 2d       	mov	r22, r14
    cf5a:	7f 2d       	mov	r23, r15
    cf5c:	80 2f       	mov	r24, r16
    cf5e:	91 2f       	mov	r25, r17
    cf60:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
    cf64:	dc 01       	movw	r26, r24
    cf66:	cb 01       	movw	r24, r22
    cf68:	20 e0       	ldi	r18, 0x00	; 0
    cf6a:	34 e2       	ldi	r19, 0x24	; 36
    cf6c:	44 e7       	ldi	r20, 0x74	; 116
    cf6e:	59 e4       	ldi	r21, 0x49	; 73
    cf70:	bc 01       	movw	r22, r24
    cf72:	cd 01       	movw	r24, r26
    cf74:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    cf78:	dc 01       	movw	r26, r24
    cf7a:	cb 01       	movw	r24, r22
    cf7c:	bc 01       	movw	r22, r24
    cf7e:	cd 01       	movw	r24, r26
    cf80:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
    cf84:	a2 2e       	mov	r10, r18
    cf86:	b3 2e       	mov	r11, r19
    cf88:	c4 2e       	mov	r12, r20
    cf8a:	d5 2e       	mov	r13, r21
    cf8c:	e6 2e       	mov	r14, r22
    cf8e:	f7 2e       	mov	r15, r23
    cf90:	08 2f       	mov	r16, r24
    cf92:	19 2f       	mov	r17, r25
    cf94:	d6 01       	movw	r26, r12
    cf96:	c5 01       	movw	r24, r10
    cf98:	bc 01       	movw	r22, r24
    cf9a:	cd 01       	movw	r24, r26
    cf9c:	8b d8       	rcall	.-3818   	; 0xc0b4 <__portable_avr_delay_cycles>
    cf9e:	00 00       	nop
    cfa0:	0f 90       	pop	r0
    cfa2:	0f 90       	pop	r0
    cfa4:	df 91       	pop	r29
    cfa6:	cf 91       	pop	r28
    cfa8:	1f 91       	pop	r17
    cfaa:	0f 91       	pop	r16
    cfac:	ff 90       	pop	r15
    cfae:	ef 90       	pop	r14
    cfb0:	df 90       	pop	r13
    cfb2:	cf 90       	pop	r12
    cfb4:	bf 90       	pop	r11
    cfb6:	af 90       	pop	r10
    cfb8:	9f 90       	pop	r9
    cfba:	8f 90       	pop	r8
    cfbc:	7f 90       	pop	r7
    cfbe:	6f 90       	pop	r6
    cfc0:	5f 90       	pop	r5
    cfc2:	4f 90       	pop	r4
    cfc4:	3f 90       	pop	r3
    cfc6:	2f 90       	pop	r2
    cfc8:	08 95       	ret

0000cfca <init_twi1_hygro>:
    cfca:	2f 92       	push	r2
    cfcc:	3f 92       	push	r3
    cfce:	4f 92       	push	r4
    cfd0:	5f 92       	push	r5
    cfd2:	6f 92       	push	r6
    cfd4:	7f 92       	push	r7
    cfd6:	8f 92       	push	r8
    cfd8:	9f 92       	push	r9
    cfda:	af 92       	push	r10
    cfdc:	bf 92       	push	r11
    cfde:	cf 92       	push	r12
    cfe0:	df 92       	push	r13
    cfe2:	ef 92       	push	r14
    cfe4:	ff 92       	push	r15
    cfe6:	0f 93       	push	r16
    cfe8:	1f 93       	push	r17
    cfea:	cf 93       	push	r28
    cfec:	df 93       	push	r29
    cfee:	00 d0       	rcall	.+0      	; 0xcff0 <init_twi1_hygro+0x26>
    cff0:	cd b7       	in	r28, 0x3d	; 61
    cff2:	de b7       	in	r29, 0x3e	; 62
    cff4:	1f 92       	push	r1
    cff6:	84 e4       	ldi	r24, 0x44	; 68
    cff8:	8f 93       	push	r24
    cffa:	84 ef       	ldi	r24, 0xF4	; 244
    cffc:	98 e3       	ldi	r25, 0x38	; 56
    cffe:	89 2f       	mov	r24, r25
    d000:	8f 93       	push	r24
    d002:	84 ef       	ldi	r24, 0xF4	; 244
    d004:	98 e3       	ldi	r25, 0x38	; 56
    d006:	8f 93       	push	r24
    d008:	1f 92       	push	r1
    d00a:	80 e8       	ldi	r24, 0x80	; 128
    d00c:	8f 93       	push	r24
    d00e:	83 e7       	ldi	r24, 0x73	; 115
    d010:	9c e2       	ldi	r25, 0x2C	; 44
    d012:	89 2f       	mov	r24, r25
    d014:	8f 93       	push	r24
    d016:	83 e7       	ldi	r24, 0x73	; 115
    d018:	9c e2       	ldi	r25, 0x2C	; 44
    d01a:	8f 93       	push	r24
    d01c:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    d020:	2d b7       	in	r18, 0x3d	; 61
    d022:	3e b7       	in	r19, 0x3e	; 62
    d024:	28 5f       	subi	r18, 0xF8	; 248
    d026:	3f 4f       	sbci	r19, 0xFF	; 255
    d028:	cd bf       	out	0x3d, r28	; 61
    d02a:	de bf       	out	0x3e, r29	; 62
    d02c:	8a 83       	std	Y+2, r24	; 0x02
    d02e:	9b 83       	std	Y+3, r25	; 0x03
    d030:	8a 81       	ldd	r24, Y+2	; 0x02
    d032:	9b 81       	ldd	r25, Y+3	; 0x03
    d034:	81 38       	cpi	r24, 0x81	; 129
    d036:	91 05       	cpc	r25, r1
    d038:	10 f0       	brcs	.+4      	; 0xd03e <init_twi1_hygro+0x74>
    d03a:	80 e8       	ldi	r24, 0x80	; 128
    d03c:	90 e0       	ldi	r25, 0x00	; 0
    d03e:	40 e0       	ldi	r20, 0x00	; 0
    d040:	68 2f       	mov	r22, r24
    d042:	83 e7       	ldi	r24, 0x73	; 115
    d044:	9c e2       	ldi	r25, 0x2C	; 44
    d046:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>
    d04a:	10 92 4c 2a 	sts	0x2A4C, r1	; 0x802a4c <g_twi1_hygro_status>
    d04e:	84 e4       	ldi	r24, 0x44	; 68
    d050:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d054:	80 e3       	ldi	r24, 0x30	; 48
    d056:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d05a:	83 e9       	ldi	r24, 0x93	; 147
    d05c:	80 93 1c 20 	sts	0x201C, r24	; 0x80201c <g_twi1_packet+0x2>
    d060:	82 e0       	ldi	r24, 0x02	; 2
    d062:	90 e0       	ldi	r25, 0x00	; 0
    d064:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d068:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d06c:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <g_twi1_packet+0x8>
    d070:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <g_twi1_packet+0x9>
    d074:	6a e1       	ldi	r22, 0x1A	; 26
    d076:	70 e2       	ldi	r23, 0x20	; 32
    d078:	80 ea       	ldi	r24, 0xA0	; 160
    d07a:	94 e0       	ldi	r25, 0x04	; 4
    d07c:	3e d8       	rcall	.-3972   	; 0xc0fa <twi_master_write>
    d07e:	89 83       	std	Y+1, r24	; 0x01
    d080:	89 81       	ldd	r24, Y+1	; 0x01
    d082:	88 23       	and	r24, r24
    d084:	49 f1       	breq	.+82     	; 0xd0d8 <init_twi1_hygro+0x10e>
    d086:	8b e2       	ldi	r24, 0x2B	; 43
    d088:	99 e3       	ldi	r25, 0x39	; 57
    d08a:	89 2f       	mov	r24, r25
    d08c:	8f 93       	push	r24
    d08e:	8b e2       	ldi	r24, 0x2B	; 43
    d090:	99 e3       	ldi	r25, 0x39	; 57
    d092:	8f 93       	push	r24
    d094:	1f 92       	push	r1
    d096:	80 e8       	ldi	r24, 0x80	; 128
    d098:	8f 93       	push	r24
    d09a:	83 e7       	ldi	r24, 0x73	; 115
    d09c:	9c e2       	ldi	r25, 0x2C	; 44
    d09e:	89 2f       	mov	r24, r25
    d0a0:	8f 93       	push	r24
    d0a2:	83 e7       	ldi	r24, 0x73	; 115
    d0a4:	9c e2       	ldi	r25, 0x2C	; 44
    d0a6:	8f 93       	push	r24
    d0a8:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    d0ac:	0f 90       	pop	r0
    d0ae:	0f 90       	pop	r0
    d0b0:	0f 90       	pop	r0
    d0b2:	0f 90       	pop	r0
    d0b4:	0f 90       	pop	r0
    d0b6:	0f 90       	pop	r0
    d0b8:	8a 83       	std	Y+2, r24	; 0x02
    d0ba:	9b 83       	std	Y+3, r25	; 0x03
    d0bc:	8a 81       	ldd	r24, Y+2	; 0x02
    d0be:	9b 81       	ldd	r25, Y+3	; 0x03
    d0c0:	81 38       	cpi	r24, 0x81	; 129
    d0c2:	91 05       	cpc	r25, r1
    d0c4:	10 f0       	brcs	.+4      	; 0xd0ca <init_twi1_hygro+0x100>
    d0c6:	80 e8       	ldi	r24, 0x80	; 128
    d0c8:	90 e0       	ldi	r25, 0x00	; 0
    d0ca:	40 e0       	ldi	r20, 0x00	; 0
    d0cc:	68 2f       	mov	r22, r24
    d0ce:	83 e7       	ldi	r24, 0x73	; 115
    d0d0:	9c e2       	ldi	r25, 0x2C	; 44
    d0d2:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>
    d0d6:	ea c1       	rjmp	.+980    	; 0xd4ac <init_twi1_hygro+0x4e2>
    d0d8:	0e 94 1a 5f 	call	0xbe34	; 0xbe34 <sysclk_get_cpu_hz>
    d0dc:	dc 01       	movw	r26, r24
    d0de:	cb 01       	movw	r24, r22
    d0e0:	5c 01       	movw	r10, r24
    d0e2:	6d 01       	movw	r12, r26
    d0e4:	e1 2c       	mov	r14, r1
    d0e6:	f1 2c       	mov	r15, r1
    d0e8:	87 01       	movw	r16, r14
    d0ea:	2a 2d       	mov	r18, r10
    d0ec:	3b 2d       	mov	r19, r11
    d0ee:	4c 2d       	mov	r20, r12
    d0f0:	5d 2d       	mov	r21, r13
    d0f2:	6e 2d       	mov	r22, r14
    d0f4:	7f 2d       	mov	r23, r15
    d0f6:	80 2f       	mov	r24, r16
    d0f8:	91 2f       	mov	r25, r17
    d0fa:	01 e0       	ldi	r16, 0x01	; 1
    d0fc:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    d100:	22 2e       	mov	r2, r18
    d102:	33 2e       	mov	r3, r19
    d104:	44 2e       	mov	r4, r20
    d106:	55 2e       	mov	r5, r21
    d108:	66 2e       	mov	r6, r22
    d10a:	77 2e       	mov	r7, r23
    d10c:	88 2e       	mov	r8, r24
    d10e:	99 2e       	mov	r9, r25
    d110:	0f 2e       	mov	r0, r31
    d112:	f6 e0       	ldi	r31, 0x06	; 6
    d114:	af 2e       	mov	r10, r31
    d116:	f0 2d       	mov	r31, r0
    d118:	b1 2c       	mov	r11, r1
    d11a:	c1 2c       	mov	r12, r1
    d11c:	d1 2c       	mov	r13, r1
    d11e:	e1 2c       	mov	r14, r1
    d120:	f1 2c       	mov	r15, r1
    d122:	00 e0       	ldi	r16, 0x00	; 0
    d124:	10 e0       	ldi	r17, 0x00	; 0
    d126:	22 2d       	mov	r18, r2
    d128:	33 2d       	mov	r19, r3
    d12a:	44 2d       	mov	r20, r4
    d12c:	55 2d       	mov	r21, r5
    d12e:	66 2d       	mov	r22, r6
    d130:	77 2d       	mov	r23, r7
    d132:	88 2d       	mov	r24, r8
    d134:	99 2d       	mov	r25, r9
    d136:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    d13a:	22 2e       	mov	r2, r18
    d13c:	33 2e       	mov	r3, r19
    d13e:	44 2e       	mov	r4, r20
    d140:	55 2e       	mov	r5, r21
    d142:	66 2e       	mov	r6, r22
    d144:	77 2e       	mov	r7, r23
    d146:	88 2e       	mov	r8, r24
    d148:	99 2e       	mov	r9, r25
    d14a:	a2 2c       	mov	r10, r2
    d14c:	b3 2c       	mov	r11, r3
    d14e:	c4 2c       	mov	r12, r4
    d150:	d5 2c       	mov	r13, r5
    d152:	e6 2c       	mov	r14, r6
    d154:	f7 2c       	mov	r15, r7
    d156:	08 2d       	mov	r16, r8
    d158:	19 2d       	mov	r17, r9
    d15a:	2a 2d       	mov	r18, r10
    d15c:	3b 2d       	mov	r19, r11
    d15e:	4c 2d       	mov	r20, r12
    d160:	5d 2d       	mov	r21, r13
    d162:	6e 2d       	mov	r22, r14
    d164:	7f 2d       	mov	r23, r15
    d166:	80 2f       	mov	r24, r16
    d168:	91 2f       	mov	r25, r17
    d16a:	29 51       	subi	r18, 0x19	; 25
    d16c:	3c 4f       	sbci	r19, 0xFC	; 252
    d16e:	4f 4f       	sbci	r20, 0xFF	; 255
    d170:	5f 4f       	sbci	r21, 0xFF	; 255
    d172:	6f 4f       	sbci	r22, 0xFF	; 255
    d174:	7f 4f       	sbci	r23, 0xFF	; 255
    d176:	8f 4f       	sbci	r24, 0xFF	; 255
    d178:	9f 4f       	sbci	r25, 0xFF	; 255
    d17a:	a2 2e       	mov	r10, r18
    d17c:	b3 2e       	mov	r11, r19
    d17e:	c4 2e       	mov	r12, r20
    d180:	d5 2e       	mov	r13, r21
    d182:	e6 2e       	mov	r14, r22
    d184:	f7 2e       	mov	r15, r23
    d186:	08 2f       	mov	r16, r24
    d188:	19 2f       	mov	r17, r25
    d18a:	2a 2d       	mov	r18, r10
    d18c:	3b 2d       	mov	r19, r11
    d18e:	4c 2d       	mov	r20, r12
    d190:	5d 2d       	mov	r21, r13
    d192:	6e 2d       	mov	r22, r14
    d194:	7f 2d       	mov	r23, r15
    d196:	80 2f       	mov	r24, r16
    d198:	91 2f       	mov	r25, r17
    d19a:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
    d19e:	dc 01       	movw	r26, r24
    d1a0:	cb 01       	movw	r24, r22
    d1a2:	20 e0       	ldi	r18, 0x00	; 0
    d1a4:	30 e0       	ldi	r19, 0x00	; 0
    d1a6:	4a e7       	ldi	r20, 0x7A	; 122
    d1a8:	54 e4       	ldi	r21, 0x44	; 68
    d1aa:	bc 01       	movw	r22, r24
    d1ac:	cd 01       	movw	r24, r26
    d1ae:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    d1b2:	dc 01       	movw	r26, r24
    d1b4:	cb 01       	movw	r24, r22
    d1b6:	bc 01       	movw	r22, r24
    d1b8:	cd 01       	movw	r24, r26
    d1ba:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
    d1be:	a2 2e       	mov	r10, r18
    d1c0:	b3 2e       	mov	r11, r19
    d1c2:	c4 2e       	mov	r12, r20
    d1c4:	d5 2e       	mov	r13, r21
    d1c6:	e6 2e       	mov	r14, r22
    d1c8:	f7 2e       	mov	r15, r23
    d1ca:	08 2f       	mov	r16, r24
    d1cc:	19 2f       	mov	r17, r25
    d1ce:	d6 01       	movw	r26, r12
    d1d0:	c5 01       	movw	r24, r10
    d1d2:	bc 01       	movw	r22, r24
    d1d4:	cd 01       	movw	r24, r26
    d1d6:	0e 94 5a 60 	call	0xc0b4	; 0xc0b4 <__portable_avr_delay_cycles>
    d1da:	84 e4       	ldi	r24, 0x44	; 68
    d1dc:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d1e0:	80 e3       	ldi	r24, 0x30	; 48
    d1e2:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d1e6:	82 ea       	ldi	r24, 0xA2	; 162
    d1e8:	80 93 1c 20 	sts	0x201C, r24	; 0x80201c <g_twi1_packet+0x2>
    d1ec:	82 e0       	ldi	r24, 0x02	; 2
    d1ee:	90 e0       	ldi	r25, 0x00	; 0
    d1f0:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d1f4:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d1f8:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <g_twi1_packet+0x8>
    d1fc:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <g_twi1_packet+0x9>
    d200:	6a e1       	ldi	r22, 0x1A	; 26
    d202:	70 e2       	ldi	r23, 0x20	; 32
    d204:	80 ea       	ldi	r24, 0xA0	; 160
    d206:	94 e0       	ldi	r25, 0x04	; 4
    d208:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <twi_master_write>
    d20c:	89 83       	std	Y+1, r24	; 0x01
    d20e:	89 81       	ldd	r24, Y+1	; 0x01
    d210:	88 23       	and	r24, r24
    d212:	09 f0       	breq	.+2      	; 0xd216 <init_twi1_hygro+0x24c>
    d214:	46 c1       	rjmp	.+652    	; 0xd4a2 <init_twi1_hygro+0x4d8>
    d216:	0e 94 1a 5f 	call	0xbe34	; 0xbe34 <sysclk_get_cpu_hz>
    d21a:	dc 01       	movw	r26, r24
    d21c:	cb 01       	movw	r24, r22
    d21e:	5c 01       	movw	r10, r24
    d220:	6d 01       	movw	r12, r26
    d222:	e1 2c       	mov	r14, r1
    d224:	f1 2c       	mov	r15, r1
    d226:	87 01       	movw	r16, r14
    d228:	2a 2d       	mov	r18, r10
    d22a:	3b 2d       	mov	r19, r11
    d22c:	4c 2d       	mov	r20, r12
    d22e:	5d 2d       	mov	r21, r13
    d230:	6e 2d       	mov	r22, r14
    d232:	7f 2d       	mov	r23, r15
    d234:	80 2f       	mov	r24, r16
    d236:	91 2f       	mov	r25, r17
    d238:	01 e0       	ldi	r16, 0x01	; 1
    d23a:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    d23e:	22 2e       	mov	r2, r18
    d240:	33 2e       	mov	r3, r19
    d242:	44 2e       	mov	r4, r20
    d244:	55 2e       	mov	r5, r21
    d246:	66 2e       	mov	r6, r22
    d248:	77 2e       	mov	r7, r23
    d24a:	88 2e       	mov	r8, r24
    d24c:	99 2e       	mov	r9, r25
    d24e:	0f 2e       	mov	r0, r31
    d250:	f6 e0       	ldi	r31, 0x06	; 6
    d252:	af 2e       	mov	r10, r31
    d254:	f0 2d       	mov	r31, r0
    d256:	b1 2c       	mov	r11, r1
    d258:	c1 2c       	mov	r12, r1
    d25a:	d1 2c       	mov	r13, r1
    d25c:	e1 2c       	mov	r14, r1
    d25e:	f1 2c       	mov	r15, r1
    d260:	00 e0       	ldi	r16, 0x00	; 0
    d262:	10 e0       	ldi	r17, 0x00	; 0
    d264:	22 2d       	mov	r18, r2
    d266:	33 2d       	mov	r19, r3
    d268:	44 2d       	mov	r20, r4
    d26a:	55 2d       	mov	r21, r5
    d26c:	66 2d       	mov	r22, r6
    d26e:	77 2d       	mov	r23, r7
    d270:	88 2d       	mov	r24, r8
    d272:	99 2d       	mov	r25, r9
    d274:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    d278:	22 2e       	mov	r2, r18
    d27a:	33 2e       	mov	r3, r19
    d27c:	44 2e       	mov	r4, r20
    d27e:	55 2e       	mov	r5, r21
    d280:	66 2e       	mov	r6, r22
    d282:	77 2e       	mov	r7, r23
    d284:	88 2e       	mov	r8, r24
    d286:	99 2e       	mov	r9, r25
    d288:	a2 2c       	mov	r10, r2
    d28a:	b3 2c       	mov	r11, r3
    d28c:	c4 2c       	mov	r12, r4
    d28e:	d5 2c       	mov	r13, r5
    d290:	e6 2c       	mov	r14, r6
    d292:	f7 2c       	mov	r15, r7
    d294:	08 2d       	mov	r16, r8
    d296:	19 2d       	mov	r17, r9
    d298:	2a 2d       	mov	r18, r10
    d29a:	3b 2d       	mov	r19, r11
    d29c:	4c 2d       	mov	r20, r12
    d29e:	5d 2d       	mov	r21, r13
    d2a0:	6e 2d       	mov	r22, r14
    d2a2:	7f 2d       	mov	r23, r15
    d2a4:	80 2f       	mov	r24, r16
    d2a6:	91 2f       	mov	r25, r17
    d2a8:	29 51       	subi	r18, 0x19	; 25
    d2aa:	3c 4f       	sbci	r19, 0xFC	; 252
    d2ac:	4f 4f       	sbci	r20, 0xFF	; 255
    d2ae:	5f 4f       	sbci	r21, 0xFF	; 255
    d2b0:	6f 4f       	sbci	r22, 0xFF	; 255
    d2b2:	7f 4f       	sbci	r23, 0xFF	; 255
    d2b4:	8f 4f       	sbci	r24, 0xFF	; 255
    d2b6:	9f 4f       	sbci	r25, 0xFF	; 255
    d2b8:	a2 2e       	mov	r10, r18
    d2ba:	b3 2e       	mov	r11, r19
    d2bc:	c4 2e       	mov	r12, r20
    d2be:	d5 2e       	mov	r13, r21
    d2c0:	e6 2e       	mov	r14, r22
    d2c2:	f7 2e       	mov	r15, r23
    d2c4:	08 2f       	mov	r16, r24
    d2c6:	19 2f       	mov	r17, r25
    d2c8:	2a 2d       	mov	r18, r10
    d2ca:	3b 2d       	mov	r19, r11
    d2cc:	4c 2d       	mov	r20, r12
    d2ce:	5d 2d       	mov	r21, r13
    d2d0:	6e 2d       	mov	r22, r14
    d2d2:	7f 2d       	mov	r23, r15
    d2d4:	80 2f       	mov	r24, r16
    d2d6:	91 2f       	mov	r25, r17
    d2d8:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
    d2dc:	dc 01       	movw	r26, r24
    d2de:	cb 01       	movw	r24, r22
    d2e0:	20 e0       	ldi	r18, 0x00	; 0
    d2e2:	30 e0       	ldi	r19, 0x00	; 0
    d2e4:	4a e7       	ldi	r20, 0x7A	; 122
    d2e6:	54 e4       	ldi	r21, 0x44	; 68
    d2e8:	bc 01       	movw	r22, r24
    d2ea:	cd 01       	movw	r24, r26
    d2ec:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    d2f0:	dc 01       	movw	r26, r24
    d2f2:	cb 01       	movw	r24, r22
    d2f4:	bc 01       	movw	r22, r24
    d2f6:	cd 01       	movw	r24, r26
    d2f8:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
    d2fc:	a2 2e       	mov	r10, r18
    d2fe:	b3 2e       	mov	r11, r19
    d300:	c4 2e       	mov	r12, r20
    d302:	d5 2e       	mov	r13, r21
    d304:	e6 2e       	mov	r14, r22
    d306:	f7 2e       	mov	r15, r23
    d308:	08 2f       	mov	r16, r24
    d30a:	19 2f       	mov	r17, r25
    d30c:	d6 01       	movw	r26, r12
    d30e:	c5 01       	movw	r24, r10
    d310:	bc 01       	movw	r22, r24
    d312:	cd 01       	movw	r24, r26
    d314:	0e 94 5a 60 	call	0xc0b4	; 0xc0b4 <__portable_avr_delay_cycles>
    d318:	84 e4       	ldi	r24, 0x44	; 68
    d31a:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d31e:	83 ef       	ldi	r24, 0xF3	; 243
    d320:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d324:	8d e2       	ldi	r24, 0x2D	; 45
    d326:	80 93 1c 20 	sts	0x201C, r24	; 0x80201c <g_twi1_packet+0x2>
    d32a:	82 e0       	ldi	r24, 0x02	; 2
    d32c:	90 e0       	ldi	r25, 0x00	; 0
    d32e:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d332:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d336:	82 e0       	ldi	r24, 0x02	; 2
    d338:	90 e0       	ldi	r25, 0x00	; 0
    d33a:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    d33e:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    d342:	6a e1       	ldi	r22, 0x1A	; 26
    d344:	70 e2       	ldi	r23, 0x20	; 32
    d346:	80 ea       	ldi	r24, 0xA0	; 160
    d348:	94 e0       	ldi	r25, 0x04	; 4
    d34a:	0e 94 65 60 	call	0xc0ca	; 0xc0ca <twi_master_read>
    d34e:	89 83       	std	Y+1, r24	; 0x01
    d350:	89 81       	ldd	r24, Y+1	; 0x01
    d352:	88 23       	and	r24, r24
    d354:	09 f0       	breq	.+2      	; 0xd358 <init_twi1_hygro+0x38e>
    d356:	a7 c0       	rjmp	.+334    	; 0xd4a6 <init_twi1_hygro+0x4dc>
    d358:	80 91 f3 2c 	lds	r24, 0x2CF3	; 0x802cf3 <g_twi1_m_data>
    d35c:	88 2f       	mov	r24, r24
    d35e:	90 e0       	ldi	r25, 0x00	; 0
    d360:	98 2f       	mov	r25, r24
    d362:	88 27       	eor	r24, r24
    d364:	98 2f       	mov	r25, r24
    d366:	80 91 f4 2c 	lds	r24, 0x2CF4	; 0x802cf4 <g_twi1_m_data+0x1>
    d36a:	89 2b       	or	r24, r25
    d36c:	80 93 4c 2a 	sts	0x2A4C, r24	; 0x802a4c <g_twi1_hygro_status>
    d370:	80 91 4c 2a 	lds	r24, 0x2A4C	; 0x802a4c <g_twi1_hygro_status>
    d374:	88 2f       	mov	r24, r24
    d376:	90 e0       	ldi	r25, 0x00	; 0
    d378:	29 2f       	mov	r18, r25
    d37a:	2f 93       	push	r18
    d37c:	8f 93       	push	r24
    d37e:	82 e7       	ldi	r24, 0x72	; 114
    d380:	99 e3       	ldi	r25, 0x39	; 57
    d382:	89 2f       	mov	r24, r25
    d384:	8f 93       	push	r24
    d386:	82 e7       	ldi	r24, 0x72	; 114
    d388:	99 e3       	ldi	r25, 0x39	; 57
    d38a:	8f 93       	push	r24
    d38c:	1f 92       	push	r1
    d38e:	80 e8       	ldi	r24, 0x80	; 128
    d390:	8f 93       	push	r24
    d392:	83 e7       	ldi	r24, 0x73	; 115
    d394:	9c e2       	ldi	r25, 0x2C	; 44
    d396:	89 2f       	mov	r24, r25
    d398:	8f 93       	push	r24
    d39a:	83 e7       	ldi	r24, 0x73	; 115
    d39c:	9c e2       	ldi	r25, 0x2C	; 44
    d39e:	8f 93       	push	r24
    d3a0:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    d3a4:	2d b7       	in	r18, 0x3d	; 61
    d3a6:	3e b7       	in	r19, 0x3e	; 62
    d3a8:	28 5f       	subi	r18, 0xF8	; 248
    d3aa:	3f 4f       	sbci	r19, 0xFF	; 255
    d3ac:	cd bf       	out	0x3d, r28	; 61
    d3ae:	de bf       	out	0x3e, r29	; 62
    d3b0:	8a 83       	std	Y+2, r24	; 0x02
    d3b2:	9b 83       	std	Y+3, r25	; 0x03
    d3b4:	8a 81       	ldd	r24, Y+2	; 0x02
    d3b6:	9b 81       	ldd	r25, Y+3	; 0x03
    d3b8:	81 38       	cpi	r24, 0x81	; 129
    d3ba:	91 05       	cpc	r25, r1
    d3bc:	10 f0       	brcs	.+4      	; 0xd3c2 <init_twi1_hygro+0x3f8>
    d3be:	80 e8       	ldi	r24, 0x80	; 128
    d3c0:	90 e0       	ldi	r25, 0x00	; 0
    d3c2:	40 e0       	ldi	r20, 0x00	; 0
    d3c4:	68 2f       	mov	r22, r24
    d3c6:	83 e7       	ldi	r24, 0x73	; 115
    d3c8:	9c e2       	ldi	r25, 0x2C	; 44
    d3ca:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>
    d3ce:	84 e4       	ldi	r24, 0x44	; 68
    d3d0:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d3d4:	84 e2       	ldi	r24, 0x24	; 36
    d3d6:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d3da:	10 92 1c 20 	sts	0x201C, r1	; 0x80201c <g_twi1_packet+0x2>
    d3de:	82 e0       	ldi	r24, 0x02	; 2
    d3e0:	90 e0       	ldi	r25, 0x00	; 0
    d3e2:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d3e6:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d3ea:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <g_twi1_packet+0x8>
    d3ee:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <g_twi1_packet+0x9>
    d3f2:	6a e1       	ldi	r22, 0x1A	; 26
    d3f4:	70 e2       	ldi	r23, 0x20	; 32
    d3f6:	80 ea       	ldi	r24, 0xA0	; 160
    d3f8:	94 e0       	ldi	r25, 0x04	; 4
    d3fa:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <twi_master_write>
    d3fe:	89 83       	std	Y+1, r24	; 0x01
    d400:	89 81       	ldd	r24, Y+1	; 0x01
    d402:	88 23       	and	r24, r24
    d404:	09 f0       	breq	.+2      	; 0xd408 <init_twi1_hygro+0x43e>
    d406:	51 c0       	rjmp	.+162    	; 0xd4aa <init_twi1_hygro+0x4e0>
    d408:	81 e0       	ldi	r24, 0x01	; 1
    d40a:	80 93 4b 2a 	sts	0x2A4B, r24	; 0x802a4b <g_twi1_hygro_valid>
    d40e:	83 ef       	ldi	r24, 0xF3	; 243
    d410:	99 e3       	ldi	r25, 0x39	; 57
    d412:	89 2f       	mov	r24, r25
    d414:	8f 93       	push	r24
    d416:	83 ef       	ldi	r24, 0xF3	; 243
    d418:	99 e3       	ldi	r25, 0x39	; 57
    d41a:	8f 93       	push	r24
    d41c:	1f 92       	push	r1
    d41e:	80 e8       	ldi	r24, 0x80	; 128
    d420:	8f 93       	push	r24
    d422:	83 e7       	ldi	r24, 0x73	; 115
    d424:	9c e2       	ldi	r25, 0x2C	; 44
    d426:	89 2f       	mov	r24, r25
    d428:	8f 93       	push	r24
    d42a:	83 e7       	ldi	r24, 0x73	; 115
    d42c:	9c e2       	ldi	r25, 0x2C	; 44
    d42e:	8f 93       	push	r24
    d430:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    d434:	0f 90       	pop	r0
    d436:	0f 90       	pop	r0
    d438:	0f 90       	pop	r0
    d43a:	0f 90       	pop	r0
    d43c:	0f 90       	pop	r0
    d43e:	0f 90       	pop	r0
    d440:	8a 83       	std	Y+2, r24	; 0x02
    d442:	9b 83       	std	Y+3, r25	; 0x03
    d444:	43 e7       	ldi	r20, 0x73	; 115
    d446:	5c e2       	ldi	r21, 0x2C	; 44
    d448:	6e e1       	ldi	r22, 0x1E	; 30
    d44a:	88 e0       	ldi	r24, 0x08	; 8
    d44c:	0e 94 c9 89 	call	0x11392	; 0x11392 <task_twi2_lcd_str>
    d450:	84 ea       	ldi	r24, 0xA4	; 164
    d452:	99 e3       	ldi	r25, 0x39	; 57
    d454:	89 2f       	mov	r24, r25
    d456:	8f 93       	push	r24
    d458:	84 ea       	ldi	r24, 0xA4	; 164
    d45a:	99 e3       	ldi	r25, 0x39	; 57
    d45c:	8f 93       	push	r24
    d45e:	1f 92       	push	r1
    d460:	80 e8       	ldi	r24, 0x80	; 128
    d462:	8f 93       	push	r24
    d464:	83 e7       	ldi	r24, 0x73	; 115
    d466:	9c e2       	ldi	r25, 0x2C	; 44
    d468:	89 2f       	mov	r24, r25
    d46a:	8f 93       	push	r24
    d46c:	83 e7       	ldi	r24, 0x73	; 115
    d46e:	9c e2       	ldi	r25, 0x2C	; 44
    d470:	8f 93       	push	r24
    d472:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    d476:	0f 90       	pop	r0
    d478:	0f 90       	pop	r0
    d47a:	0f 90       	pop	r0
    d47c:	0f 90       	pop	r0
    d47e:	0f 90       	pop	r0
    d480:	0f 90       	pop	r0
    d482:	8a 83       	std	Y+2, r24	; 0x02
    d484:	9b 83       	std	Y+3, r25	; 0x03
    d486:	8a 81       	ldd	r24, Y+2	; 0x02
    d488:	9b 81       	ldd	r25, Y+3	; 0x03
    d48a:	81 38       	cpi	r24, 0x81	; 129
    d48c:	91 05       	cpc	r25, r1
    d48e:	10 f0       	brcs	.+4      	; 0xd494 <init_twi1_hygro+0x4ca>
    d490:	80 e8       	ldi	r24, 0x80	; 128
    d492:	90 e0       	ldi	r25, 0x00	; 0
    d494:	40 e0       	ldi	r20, 0x00	; 0
    d496:	68 2f       	mov	r22, r24
    d498:	83 e7       	ldi	r24, 0x73	; 115
    d49a:	9c e2       	ldi	r25, 0x2C	; 44
    d49c:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>
    d4a0:	34 c0       	rjmp	.+104    	; 0xd50a <init_twi1_hygro+0x540>
    d4a2:	00 00       	nop
    d4a4:	03 c0       	rjmp	.+6      	; 0xd4ac <init_twi1_hygro+0x4e2>
    d4a6:	00 00       	nop
    d4a8:	01 c0       	rjmp	.+2      	; 0xd4ac <init_twi1_hygro+0x4e2>
    d4aa:	00 00       	nop
    d4ac:	89 81       	ldd	r24, Y+1	; 0x01
    d4ae:	08 2e       	mov	r0, r24
    d4b0:	00 0c       	add	r0, r0
    d4b2:	99 0b       	sbc	r25, r25
    d4b4:	29 2f       	mov	r18, r25
    d4b6:	2f 93       	push	r18
    d4b8:	8f 93       	push	r24
    d4ba:	82 ec       	ldi	r24, 0xC2	; 194
    d4bc:	99 e3       	ldi	r25, 0x39	; 57
    d4be:	89 2f       	mov	r24, r25
    d4c0:	8f 93       	push	r24
    d4c2:	82 ec       	ldi	r24, 0xC2	; 194
    d4c4:	99 e3       	ldi	r25, 0x39	; 57
    d4c6:	8f 93       	push	r24
    d4c8:	1f 92       	push	r1
    d4ca:	80 e8       	ldi	r24, 0x80	; 128
    d4cc:	8f 93       	push	r24
    d4ce:	83 e7       	ldi	r24, 0x73	; 115
    d4d0:	9c e2       	ldi	r25, 0x2C	; 44
    d4d2:	89 2f       	mov	r24, r25
    d4d4:	8f 93       	push	r24
    d4d6:	83 e7       	ldi	r24, 0x73	; 115
    d4d8:	9c e2       	ldi	r25, 0x2C	; 44
    d4da:	8f 93       	push	r24
    d4dc:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    d4e0:	2d b7       	in	r18, 0x3d	; 61
    d4e2:	3e b7       	in	r19, 0x3e	; 62
    d4e4:	28 5f       	subi	r18, 0xF8	; 248
    d4e6:	3f 4f       	sbci	r19, 0xFF	; 255
    d4e8:	cd bf       	out	0x3d, r28	; 61
    d4ea:	de bf       	out	0x3e, r29	; 62
    d4ec:	8a 83       	std	Y+2, r24	; 0x02
    d4ee:	9b 83       	std	Y+3, r25	; 0x03
    d4f0:	8a 81       	ldd	r24, Y+2	; 0x02
    d4f2:	9b 81       	ldd	r25, Y+3	; 0x03
    d4f4:	81 38       	cpi	r24, 0x81	; 129
    d4f6:	91 05       	cpc	r25, r1
    d4f8:	10 f0       	brcs	.+4      	; 0xd4fe <init_twi1_hygro+0x534>
    d4fa:	80 e8       	ldi	r24, 0x80	; 128
    d4fc:	90 e0       	ldi	r25, 0x00	; 0
    d4fe:	40 e0       	ldi	r20, 0x00	; 0
    d500:	68 2f       	mov	r22, r24
    d502:	83 e7       	ldi	r24, 0x73	; 115
    d504:	9c e2       	ldi	r25, 0x2C	; 44
    d506:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>
    d50a:	23 96       	adiw	r28, 0x03	; 3
    d50c:	cd bf       	out	0x3d, r28	; 61
    d50e:	de bf       	out	0x3e, r29	; 62
    d510:	df 91       	pop	r29
    d512:	cf 91       	pop	r28
    d514:	1f 91       	pop	r17
    d516:	0f 91       	pop	r16
    d518:	ff 90       	pop	r15
    d51a:	ef 90       	pop	r14
    d51c:	df 90       	pop	r13
    d51e:	cf 90       	pop	r12
    d520:	bf 90       	pop	r11
    d522:	af 90       	pop	r10
    d524:	9f 90       	pop	r9
    d526:	8f 90       	pop	r8
    d528:	7f 90       	pop	r7
    d52a:	6f 90       	pop	r6
    d52c:	5f 90       	pop	r5
    d52e:	4f 90       	pop	r4
    d530:	3f 90       	pop	r3
    d532:	2f 90       	pop	r2
    d534:	08 95       	ret

0000d536 <twi1_gyro_gyro_offset_set>:
    d536:	cf 93       	push	r28
    d538:	df 93       	push	r29
    d53a:	cd b7       	in	r28, 0x3d	; 61
    d53c:	de b7       	in	r29, 0x3e	; 62
    d53e:	88 e6       	ldi	r24, 0x68	; 104
    d540:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d544:	83 e1       	ldi	r24, 0x13	; 19
    d546:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d54a:	81 e0       	ldi	r24, 0x01	; 1
    d54c:	90 e0       	ldi	r25, 0x00	; 0
    d54e:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d552:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d556:	80 91 f2 29 	lds	r24, 0x29F2	; 0x8029f2 <g_twi1_gyro_1_gyro_ofsx>
    d55a:	90 91 f3 29 	lds	r25, 0x29F3	; 0x8029f3 <g_twi1_gyro_1_gyro_ofsx+0x1>
    d55e:	89 2f       	mov	r24, r25
    d560:	99 0f       	add	r25, r25
    d562:	99 0b       	sbc	r25, r25
    d564:	80 93 f3 2c 	sts	0x2CF3, r24	; 0x802cf3 <g_twi1_m_data>
    d568:	80 91 f2 29 	lds	r24, 0x29F2	; 0x8029f2 <g_twi1_gyro_1_gyro_ofsx>
    d56c:	90 91 f3 29 	lds	r25, 0x29F3	; 0x8029f3 <g_twi1_gyro_1_gyro_ofsx+0x1>
    d570:	80 93 f4 2c 	sts	0x2CF4, r24	; 0x802cf4 <g_twi1_m_data+0x1>
    d574:	80 91 f4 29 	lds	r24, 0x29F4	; 0x8029f4 <g_twi1_gyro_1_gyro_ofsy>
    d578:	90 91 f5 29 	lds	r25, 0x29F5	; 0x8029f5 <g_twi1_gyro_1_gyro_ofsy+0x1>
    d57c:	89 2f       	mov	r24, r25
    d57e:	99 0f       	add	r25, r25
    d580:	99 0b       	sbc	r25, r25
    d582:	80 93 f5 2c 	sts	0x2CF5, r24	; 0x802cf5 <g_twi1_m_data+0x2>
    d586:	80 91 f4 29 	lds	r24, 0x29F4	; 0x8029f4 <g_twi1_gyro_1_gyro_ofsy>
    d58a:	90 91 f5 29 	lds	r25, 0x29F5	; 0x8029f5 <g_twi1_gyro_1_gyro_ofsy+0x1>
    d58e:	80 93 f6 2c 	sts	0x2CF6, r24	; 0x802cf6 <g_twi1_m_data+0x3>
    d592:	80 91 f6 29 	lds	r24, 0x29F6	; 0x8029f6 <g_twi1_gyro_1_gyro_ofsz>
    d596:	90 91 f7 29 	lds	r25, 0x29F7	; 0x8029f7 <g_twi1_gyro_1_gyro_ofsz+0x1>
    d59a:	89 2f       	mov	r24, r25
    d59c:	99 0f       	add	r25, r25
    d59e:	99 0b       	sbc	r25, r25
    d5a0:	80 93 f7 2c 	sts	0x2CF7, r24	; 0x802cf7 <g_twi1_m_data+0x4>
    d5a4:	80 91 f6 29 	lds	r24, 0x29F6	; 0x8029f6 <g_twi1_gyro_1_gyro_ofsz>
    d5a8:	90 91 f7 29 	lds	r25, 0x29F7	; 0x8029f7 <g_twi1_gyro_1_gyro_ofsz+0x1>
    d5ac:	80 93 f8 2c 	sts	0x2CF8, r24	; 0x802cf8 <g_twi1_m_data+0x5>
    d5b0:	86 e0       	ldi	r24, 0x06	; 6
    d5b2:	90 e0       	ldi	r25, 0x00	; 0
    d5b4:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    d5b8:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    d5bc:	6a e1       	ldi	r22, 0x1A	; 26
    d5be:	70 e2       	ldi	r23, 0x20	; 32
    d5c0:	80 ea       	ldi	r24, 0xA0	; 160
    d5c2:	94 e0       	ldi	r25, 0x04	; 4
    d5c4:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <twi_master_write>
    d5c8:	df 91       	pop	r29
    d5ca:	cf 91       	pop	r28
    d5cc:	08 95       	ret

0000d5ce <twi1_gyro_accel_offset_set>:
    d5ce:	cf 93       	push	r28
    d5d0:	df 93       	push	r29
    d5d2:	1f 92       	push	r1
    d5d4:	cd b7       	in	r28, 0x3d	; 61
    d5d6:	de b7       	in	r29, 0x3e	; 62
    d5d8:	88 e6       	ldi	r24, 0x68	; 104
    d5da:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d5de:	87 e7       	ldi	r24, 0x77	; 119
    d5e0:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d5e4:	81 e0       	ldi	r24, 0x01	; 1
    d5e6:	90 e0       	ldi	r25, 0x00	; 0
    d5e8:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d5ec:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d5f0:	80 91 da 29 	lds	r24, 0x29DA	; 0x8029da <g_twi1_gyro_1_accel_ofsx>
    d5f4:	90 91 db 29 	lds	r25, 0x29DB	; 0x8029db <g_twi1_gyro_1_accel_ofsx+0x1>
    d5f8:	80 78       	andi	r24, 0x80	; 128
    d5fa:	9f 77       	andi	r25, 0x7F	; 127
    d5fc:	88 0f       	add	r24, r24
    d5fe:	89 2f       	mov	r24, r25
    d600:	88 1f       	adc	r24, r24
    d602:	99 0b       	sbc	r25, r25
    d604:	80 93 f3 2c 	sts	0x2CF3, r24	; 0x802cf3 <g_twi1_m_data>
    d608:	80 91 da 29 	lds	r24, 0x29DA	; 0x8029da <g_twi1_gyro_1_accel_ofsx>
    d60c:	90 91 db 29 	lds	r25, 0x29DB	; 0x8029db <g_twi1_gyro_1_accel_ofsx+0x1>
    d610:	88 0f       	add	r24, r24
    d612:	80 93 f4 2c 	sts	0x2CF4, r24	; 0x802cf4 <g_twi1_m_data+0x1>
    d616:	82 e0       	ldi	r24, 0x02	; 2
    d618:	90 e0       	ldi	r25, 0x00	; 0
    d61a:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    d61e:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    d622:	6a e1       	ldi	r22, 0x1A	; 26
    d624:	70 e2       	ldi	r23, 0x20	; 32
    d626:	80 ea       	ldi	r24, 0xA0	; 160
    d628:	94 e0       	ldi	r25, 0x04	; 4
    d62a:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <twi_master_write>
    d62e:	89 83       	std	Y+1, r24	; 0x01
    d630:	89 81       	ldd	r24, Y+1	; 0x01
    d632:	88 23       	and	r24, r24
    d634:	09 f0       	breq	.+2      	; 0xd638 <twi1_gyro_accel_offset_set+0x6a>
    d636:	3e c0       	rjmp	.+124    	; 0xd6b4 <twi1_gyro_accel_offset_set+0xe6>
    d638:	8a e7       	ldi	r24, 0x7A	; 122
    d63a:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d63e:	80 91 dc 29 	lds	r24, 0x29DC	; 0x8029dc <g_twi1_gyro_1_accel_ofsy>
    d642:	90 91 dd 29 	lds	r25, 0x29DD	; 0x8029dd <g_twi1_gyro_1_accel_ofsy+0x1>
    d646:	80 78       	andi	r24, 0x80	; 128
    d648:	9f 77       	andi	r25, 0x7F	; 127
    d64a:	88 0f       	add	r24, r24
    d64c:	89 2f       	mov	r24, r25
    d64e:	88 1f       	adc	r24, r24
    d650:	99 0b       	sbc	r25, r25
    d652:	80 93 f3 2c 	sts	0x2CF3, r24	; 0x802cf3 <g_twi1_m_data>
    d656:	80 91 dc 29 	lds	r24, 0x29DC	; 0x8029dc <g_twi1_gyro_1_accel_ofsy>
    d65a:	90 91 dd 29 	lds	r25, 0x29DD	; 0x8029dd <g_twi1_gyro_1_accel_ofsy+0x1>
    d65e:	88 0f       	add	r24, r24
    d660:	80 93 f4 2c 	sts	0x2CF4, r24	; 0x802cf4 <g_twi1_m_data+0x1>
    d664:	6a e1       	ldi	r22, 0x1A	; 26
    d666:	70 e2       	ldi	r23, 0x20	; 32
    d668:	80 ea       	ldi	r24, 0xA0	; 160
    d66a:	94 e0       	ldi	r25, 0x04	; 4
    d66c:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <twi_master_write>
    d670:	89 83       	std	Y+1, r24	; 0x01
    d672:	89 81       	ldd	r24, Y+1	; 0x01
    d674:	88 23       	and	r24, r24
    d676:	01 f5       	brne	.+64     	; 0xd6b8 <twi1_gyro_accel_offset_set+0xea>
    d678:	8d e7       	ldi	r24, 0x7D	; 125
    d67a:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d67e:	80 91 de 29 	lds	r24, 0x29DE	; 0x8029de <g_twi1_gyro_1_accel_ofsz>
    d682:	90 91 df 29 	lds	r25, 0x29DF	; 0x8029df <g_twi1_gyro_1_accel_ofsz+0x1>
    d686:	80 78       	andi	r24, 0x80	; 128
    d688:	9f 77       	andi	r25, 0x7F	; 127
    d68a:	88 0f       	add	r24, r24
    d68c:	89 2f       	mov	r24, r25
    d68e:	88 1f       	adc	r24, r24
    d690:	99 0b       	sbc	r25, r25
    d692:	80 93 f3 2c 	sts	0x2CF3, r24	; 0x802cf3 <g_twi1_m_data>
    d696:	80 91 de 29 	lds	r24, 0x29DE	; 0x8029de <g_twi1_gyro_1_accel_ofsz>
    d69a:	90 91 df 29 	lds	r25, 0x29DF	; 0x8029df <g_twi1_gyro_1_accel_ofsz+0x1>
    d69e:	88 0f       	add	r24, r24
    d6a0:	80 93 f4 2c 	sts	0x2CF4, r24	; 0x802cf4 <g_twi1_m_data+0x1>
    d6a4:	6a e1       	ldi	r22, 0x1A	; 26
    d6a6:	70 e2       	ldi	r23, 0x20	; 32
    d6a8:	80 ea       	ldi	r24, 0xA0	; 160
    d6aa:	94 e0       	ldi	r25, 0x04	; 4
    d6ac:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <twi_master_write>
    d6b0:	89 83       	std	Y+1, r24	; 0x01
    d6b2:	03 c0       	rjmp	.+6      	; 0xd6ba <twi1_gyro_accel_offset_set+0xec>
    d6b4:	00 00       	nop
    d6b6:	01 c0       	rjmp	.+2      	; 0xd6ba <twi1_gyro_accel_offset_set+0xec>
    d6b8:	00 00       	nop
    d6ba:	89 81       	ldd	r24, Y+1	; 0x01
    d6bc:	0f 90       	pop	r0
    d6be:	df 91       	pop	r29
    d6c0:	cf 91       	pop	r28
    d6c2:	08 95       	ret

0000d6c4 <init_twi1_gyro>:
    d6c4:	2f 92       	push	r2
    d6c6:	3f 92       	push	r3
    d6c8:	4f 92       	push	r4
    d6ca:	5f 92       	push	r5
    d6cc:	6f 92       	push	r6
    d6ce:	7f 92       	push	r7
    d6d0:	8f 92       	push	r8
    d6d2:	9f 92       	push	r9
    d6d4:	af 92       	push	r10
    d6d6:	bf 92       	push	r11
    d6d8:	cf 92       	push	r12
    d6da:	df 92       	push	r13
    d6dc:	ef 92       	push	r14
    d6de:	ff 92       	push	r15
    d6e0:	0f 93       	push	r16
    d6e2:	1f 93       	push	r17
    d6e4:	cf 93       	push	r28
    d6e6:	df 93       	push	r29
    d6e8:	cd b7       	in	r28, 0x3d	; 61
    d6ea:	de b7       	in	r29, 0x3e	; 62
    d6ec:	c3 54       	subi	r28, 0x43	; 67
    d6ee:	d1 09       	sbc	r29, r1
    d6f0:	cd bf       	out	0x3d, r28	; 61
    d6f2:	de bf       	out	0x3e, r29	; 62
    d6f4:	1f 92       	push	r1
    d6f6:	8c e0       	ldi	r24, 0x0C	; 12
    d6f8:	8f 93       	push	r24
    d6fa:	1f 92       	push	r1
    d6fc:	88 e6       	ldi	r24, 0x68	; 104
    d6fe:	8f 93       	push	r24
    d700:	87 e0       	ldi	r24, 0x07	; 7
    d702:	9a e3       	ldi	r25, 0x3A	; 58
    d704:	89 2f       	mov	r24, r25
    d706:	8f 93       	push	r24
    d708:	87 e0       	ldi	r24, 0x07	; 7
    d70a:	9a e3       	ldi	r25, 0x3A	; 58
    d70c:	8f 93       	push	r24
    d70e:	1f 92       	push	r1
    d710:	80 e8       	ldi	r24, 0x80	; 128
    d712:	8f 93       	push	r24
    d714:	83 e7       	ldi	r24, 0x73	; 115
    d716:	9c e2       	ldi	r25, 0x2C	; 44
    d718:	89 2f       	mov	r24, r25
    d71a:	8f 93       	push	r24
    d71c:	83 e7       	ldi	r24, 0x73	; 115
    d71e:	9c e2       	ldi	r25, 0x2C	; 44
    d720:	8f 93       	push	r24
    d722:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    d726:	2d b7       	in	r18, 0x3d	; 61
    d728:	3e b7       	in	r19, 0x3e	; 62
    d72a:	26 5f       	subi	r18, 0xF6	; 246
    d72c:	3f 4f       	sbci	r19, 0xFF	; 255
    d72e:	cd bf       	out	0x3d, r28	; 61
    d730:	de bf       	out	0x3e, r29	; 62
    d732:	8a 83       	std	Y+2, r24	; 0x02
    d734:	9b 83       	std	Y+3, r25	; 0x03
    d736:	8a 81       	ldd	r24, Y+2	; 0x02
    d738:	9b 81       	ldd	r25, Y+3	; 0x03
    d73a:	81 38       	cpi	r24, 0x81	; 129
    d73c:	91 05       	cpc	r25, r1
    d73e:	10 f0       	brcs	.+4      	; 0xd744 <init_twi1_gyro+0x80>
    d740:	80 e8       	ldi	r24, 0x80	; 128
    d742:	90 e0       	ldi	r25, 0x00	; 0
    d744:	40 e0       	ldi	r20, 0x00	; 0
    d746:	68 2f       	mov	r22, r24
    d748:	83 e7       	ldi	r24, 0x73	; 115
    d74a:	9c e2       	ldi	r25, 0x2C	; 44
    d74c:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>
    d750:	10 92 cb 29 	sts	0x29CB, r1	; 0x8029cb <g_twi1_gyro_1_version>
    d754:	10 92 06 2a 	sts	0x2A06, r1	; 0x802a06 <g_twi1_gyro_2_version>
    d758:	88 e6       	ldi	r24, 0x68	; 104
    d75a:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d75e:	8b e6       	ldi	r24, 0x6B	; 107
    d760:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d764:	81 e0       	ldi	r24, 0x01	; 1
    d766:	90 e0       	ldi	r25, 0x00	; 0
    d768:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d76c:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d770:	81 e8       	ldi	r24, 0x81	; 129
    d772:	80 93 f3 2c 	sts	0x2CF3, r24	; 0x802cf3 <g_twi1_m_data>
    d776:	81 e0       	ldi	r24, 0x01	; 1
    d778:	90 e0       	ldi	r25, 0x00	; 0
    d77a:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    d77e:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    d782:	6a e1       	ldi	r22, 0x1A	; 26
    d784:	70 e2       	ldi	r23, 0x20	; 32
    d786:	80 ea       	ldi	r24, 0xA0	; 160
    d788:	94 e0       	ldi	r25, 0x04	; 4
    d78a:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <twi_master_write>
    d78e:	89 83       	std	Y+1, r24	; 0x01
    d790:	89 81       	ldd	r24, Y+1	; 0x01
    d792:	88 23       	and	r24, r24
    d794:	49 f1       	breq	.+82     	; 0xd7e8 <init_twi1_gyro+0x124>
    d796:	84 e4       	ldi	r24, 0x44	; 68
    d798:	9a e3       	ldi	r25, 0x3A	; 58
    d79a:	89 2f       	mov	r24, r25
    d79c:	8f 93       	push	r24
    d79e:	84 e4       	ldi	r24, 0x44	; 68
    d7a0:	9a e3       	ldi	r25, 0x3A	; 58
    d7a2:	8f 93       	push	r24
    d7a4:	1f 92       	push	r1
    d7a6:	80 e8       	ldi	r24, 0x80	; 128
    d7a8:	8f 93       	push	r24
    d7aa:	83 e7       	ldi	r24, 0x73	; 115
    d7ac:	9c e2       	ldi	r25, 0x2C	; 44
    d7ae:	89 2f       	mov	r24, r25
    d7b0:	8f 93       	push	r24
    d7b2:	83 e7       	ldi	r24, 0x73	; 115
    d7b4:	9c e2       	ldi	r25, 0x2C	; 44
    d7b6:	8f 93       	push	r24
    d7b8:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    d7bc:	0f 90       	pop	r0
    d7be:	0f 90       	pop	r0
    d7c0:	0f 90       	pop	r0
    d7c2:	0f 90       	pop	r0
    d7c4:	0f 90       	pop	r0
    d7c6:	0f 90       	pop	r0
    d7c8:	8a 83       	std	Y+2, r24	; 0x02
    d7ca:	9b 83       	std	Y+3, r25	; 0x03
    d7cc:	8a 81       	ldd	r24, Y+2	; 0x02
    d7ce:	9b 81       	ldd	r25, Y+3	; 0x03
    d7d0:	81 38       	cpi	r24, 0x81	; 129
    d7d2:	91 05       	cpc	r25, r1
    d7d4:	10 f0       	brcs	.+4      	; 0xd7da <init_twi1_gyro+0x116>
    d7d6:	80 e8       	ldi	r24, 0x80	; 128
    d7d8:	90 e0       	ldi	r25, 0x00	; 0
    d7da:	40 e0       	ldi	r20, 0x00	; 0
    d7dc:	68 2f       	mov	r22, r24
    d7de:	83 e7       	ldi	r24, 0x73	; 115
    d7e0:	9c e2       	ldi	r25, 0x2C	; 44
    d7e2:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>
    d7e6:	5e c5       	rjmp	.+2748   	; 0xe2a4 <init_twi1_gyro+0xbe0>
    d7e8:	0e 94 1a 5f 	call	0xbe34	; 0xbe34 <sysclk_get_cpu_hz>
    d7ec:	dc 01       	movw	r26, r24
    d7ee:	cb 01       	movw	r24, r22
    d7f0:	9c 01       	movw	r18, r24
    d7f2:	ad 01       	movw	r20, r26
    d7f4:	60 e0       	ldi	r22, 0x00	; 0
    d7f6:	70 e0       	ldi	r23, 0x00	; 0
    d7f8:	cb 01       	movw	r24, r22
    d7fa:	82 2e       	mov	r8, r18
    d7fc:	93 2e       	mov	r9, r19
    d7fe:	a4 2e       	mov	r10, r20
    d800:	b5 2e       	mov	r11, r21
    d802:	c6 2e       	mov	r12, r22
    d804:	d7 2e       	mov	r13, r23
    d806:	e8 2e       	mov	r14, r24
    d808:	f9 2e       	mov	r15, r25
    d80a:	28 2d       	mov	r18, r8
    d80c:	39 2d       	mov	r19, r9
    d80e:	4a 2d       	mov	r20, r10
    d810:	5b 2d       	mov	r21, r11
    d812:	6c 2d       	mov	r22, r12
    d814:	7d 2d       	mov	r23, r13
    d816:	8e 2d       	mov	r24, r14
    d818:	9f 2d       	mov	r25, r15
    d81a:	01 e0       	ldi	r16, 0x01	; 1
    d81c:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    d820:	2c 83       	std	Y+4, r18	; 0x04
    d822:	3d 83       	std	Y+5, r19	; 0x05
    d824:	4e 83       	std	Y+6, r20	; 0x06
    d826:	5f 83       	std	Y+7, r21	; 0x07
    d828:	68 87       	std	Y+8, r22	; 0x08
    d82a:	79 87       	std	Y+9, r23	; 0x09
    d82c:	8a 87       	std	Y+10, r24	; 0x0a
    d82e:	9b 87       	std	Y+11, r25	; 0x0b
    d830:	8c 80       	ldd	r8, Y+4	; 0x04
    d832:	9d 80       	ldd	r9, Y+5	; 0x05
    d834:	ae 80       	ldd	r10, Y+6	; 0x06
    d836:	bf 80       	ldd	r11, Y+7	; 0x07
    d838:	c8 84       	ldd	r12, Y+8	; 0x08
    d83a:	d9 84       	ldd	r13, Y+9	; 0x09
    d83c:	ea 84       	ldd	r14, Y+10	; 0x0a
    d83e:	fb 84       	ldd	r15, Y+11	; 0x0b
    d840:	28 2d       	mov	r18, r8
    d842:	39 2d       	mov	r19, r9
    d844:	4a 2d       	mov	r20, r10
    d846:	5b 2d       	mov	r21, r11
    d848:	6c 2d       	mov	r22, r12
    d84a:	7d 2d       	mov	r23, r13
    d84c:	8e 2d       	mov	r24, r14
    d84e:	9f 2d       	mov	r25, r15
    d850:	02 e0       	ldi	r16, 0x02	; 2
    d852:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    d856:	2c 87       	std	Y+12, r18	; 0x0c
    d858:	3d 87       	std	Y+13, r19	; 0x0d
    d85a:	4e 87       	std	Y+14, r20	; 0x0e
    d85c:	5f 87       	std	Y+15, r21	; 0x0f
    d85e:	68 8b       	std	Y+16, r22	; 0x10
    d860:	79 8b       	std	Y+17, r23	; 0x11
    d862:	8a 8b       	std	Y+18, r24	; 0x12
    d864:	9b 8b       	std	Y+19, r25	; 0x13
    d866:	28 2d       	mov	r18, r8
    d868:	39 2d       	mov	r19, r9
    d86a:	4a 2d       	mov	r20, r10
    d86c:	5b 2d       	mov	r21, r11
    d86e:	6c 2d       	mov	r22, r12
    d870:	7d 2d       	mov	r23, r13
    d872:	8e 2d       	mov	r24, r14
    d874:	9f 2d       	mov	r25, r15
    d876:	ac 84       	ldd	r10, Y+12	; 0x0c
    d878:	bd 84       	ldd	r11, Y+13	; 0x0d
    d87a:	ce 84       	ldd	r12, Y+14	; 0x0e
    d87c:	df 84       	ldd	r13, Y+15	; 0x0f
    d87e:	e8 88       	ldd	r14, Y+16	; 0x10
    d880:	f9 88       	ldd	r15, Y+17	; 0x11
    d882:	0a 89       	ldd	r16, Y+18	; 0x12
    d884:	1b 89       	ldd	r17, Y+19	; 0x13
    d886:	0f 94 62 30 	call	0x260c4	; 0x260c4 <__adddi3>
    d88a:	22 2e       	mov	r2, r18
    d88c:	33 2e       	mov	r3, r19
    d88e:	44 2e       	mov	r4, r20
    d890:	55 2e       	mov	r5, r21
    d892:	66 2e       	mov	r6, r22
    d894:	77 2e       	mov	r7, r23
    d896:	88 2e       	mov	r8, r24
    d898:	99 2e       	mov	r9, r25
    d89a:	0f 2e       	mov	r0, r31
    d89c:	f6 e0       	ldi	r31, 0x06	; 6
    d89e:	af 2e       	mov	r10, r31
    d8a0:	f0 2d       	mov	r31, r0
    d8a2:	b1 2c       	mov	r11, r1
    d8a4:	c1 2c       	mov	r12, r1
    d8a6:	d1 2c       	mov	r13, r1
    d8a8:	e1 2c       	mov	r14, r1
    d8aa:	f1 2c       	mov	r15, r1
    d8ac:	00 e0       	ldi	r16, 0x00	; 0
    d8ae:	10 e0       	ldi	r17, 0x00	; 0
    d8b0:	22 2d       	mov	r18, r2
    d8b2:	33 2d       	mov	r19, r3
    d8b4:	44 2d       	mov	r20, r4
    d8b6:	55 2d       	mov	r21, r5
    d8b8:	66 2d       	mov	r22, r6
    d8ba:	77 2d       	mov	r23, r7
    d8bc:	88 2d       	mov	r24, r8
    d8be:	99 2d       	mov	r25, r9
    d8c0:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    d8c4:	22 2e       	mov	r2, r18
    d8c6:	33 2e       	mov	r3, r19
    d8c8:	44 2e       	mov	r4, r20
    d8ca:	55 2e       	mov	r5, r21
    d8cc:	66 2e       	mov	r6, r22
    d8ce:	77 2e       	mov	r7, r23
    d8d0:	88 2e       	mov	r8, r24
    d8d2:	99 2e       	mov	r9, r25
    d8d4:	a2 2c       	mov	r10, r2
    d8d6:	b3 2c       	mov	r11, r3
    d8d8:	c4 2c       	mov	r12, r4
    d8da:	d5 2c       	mov	r13, r5
    d8dc:	e6 2c       	mov	r14, r6
    d8de:	f7 2c       	mov	r15, r7
    d8e0:	08 2d       	mov	r16, r8
    d8e2:	19 2d       	mov	r17, r9
    d8e4:	2a 2d       	mov	r18, r10
    d8e6:	3b 2d       	mov	r19, r11
    d8e8:	4c 2d       	mov	r20, r12
    d8ea:	5d 2d       	mov	r21, r13
    d8ec:	6e 2d       	mov	r22, r14
    d8ee:	7f 2d       	mov	r23, r15
    d8f0:	80 2f       	mov	r24, r16
    d8f2:	91 2f       	mov	r25, r17
    d8f4:	29 51       	subi	r18, 0x19	; 25
    d8f6:	3c 4f       	sbci	r19, 0xFC	; 252
    d8f8:	4f 4f       	sbci	r20, 0xFF	; 255
    d8fa:	5f 4f       	sbci	r21, 0xFF	; 255
    d8fc:	6f 4f       	sbci	r22, 0xFF	; 255
    d8fe:	7f 4f       	sbci	r23, 0xFF	; 255
    d900:	8f 4f       	sbci	r24, 0xFF	; 255
    d902:	9f 4f       	sbci	r25, 0xFF	; 255
    d904:	a2 2e       	mov	r10, r18
    d906:	b3 2e       	mov	r11, r19
    d908:	c4 2e       	mov	r12, r20
    d90a:	d5 2e       	mov	r13, r21
    d90c:	e6 2e       	mov	r14, r22
    d90e:	f7 2e       	mov	r15, r23
    d910:	08 2f       	mov	r16, r24
    d912:	19 2f       	mov	r17, r25
    d914:	2a 2d       	mov	r18, r10
    d916:	3b 2d       	mov	r19, r11
    d918:	4c 2d       	mov	r20, r12
    d91a:	5d 2d       	mov	r21, r13
    d91c:	6e 2d       	mov	r22, r14
    d91e:	7f 2d       	mov	r23, r15
    d920:	80 2f       	mov	r24, r16
    d922:	91 2f       	mov	r25, r17
    d924:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
    d928:	dc 01       	movw	r26, r24
    d92a:	cb 01       	movw	r24, r22
    d92c:	20 e0       	ldi	r18, 0x00	; 0
    d92e:	30 e0       	ldi	r19, 0x00	; 0
    d930:	4a e7       	ldi	r20, 0x7A	; 122
    d932:	54 e4       	ldi	r21, 0x44	; 68
    d934:	bc 01       	movw	r22, r24
    d936:	cd 01       	movw	r24, r26
    d938:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    d93c:	dc 01       	movw	r26, r24
    d93e:	cb 01       	movw	r24, r22
    d940:	bc 01       	movw	r22, r24
    d942:	cd 01       	movw	r24, r26
    d944:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
    d948:	a2 2e       	mov	r10, r18
    d94a:	b3 2e       	mov	r11, r19
    d94c:	c4 2e       	mov	r12, r20
    d94e:	d5 2e       	mov	r13, r21
    d950:	e6 2e       	mov	r14, r22
    d952:	f7 2e       	mov	r15, r23
    d954:	08 2f       	mov	r16, r24
    d956:	19 2f       	mov	r17, r25
    d958:	d6 01       	movw	r26, r12
    d95a:	c5 01       	movw	r24, r10
    d95c:	bc 01       	movw	r22, r24
    d95e:	cd 01       	movw	r24, r26
    d960:	0e 94 5a 60 	call	0xc0b4	; 0xc0b4 <__portable_avr_delay_cycles>
    d964:	88 e6       	ldi	r24, 0x68	; 104
    d966:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d96a:	85 e7       	ldi	r24, 0x75	; 117
    d96c:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d970:	81 e0       	ldi	r24, 0x01	; 1
    d972:	90 e0       	ldi	r25, 0x00	; 0
    d974:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d978:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d97c:	81 e0       	ldi	r24, 0x01	; 1
    d97e:	90 e0       	ldi	r25, 0x00	; 0
    d980:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    d984:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    d988:	6a e1       	ldi	r22, 0x1A	; 26
    d98a:	70 e2       	ldi	r23, 0x20	; 32
    d98c:	80 ea       	ldi	r24, 0xA0	; 160
    d98e:	94 e0       	ldi	r25, 0x04	; 4
    d990:	0e 94 65 60 	call	0xc0ca	; 0xc0ca <twi_master_read>
    d994:	89 83       	std	Y+1, r24	; 0x01
    d996:	89 81       	ldd	r24, Y+1	; 0x01
    d998:	88 23       	and	r24, r24
    d99a:	09 f0       	breq	.+2      	; 0xd99e <init_twi1_gyro+0x2da>
    d99c:	66 c4       	rjmp	.+2252   	; 0xe26a <init_twi1_gyro+0xba6>
    d99e:	80 91 f3 2c 	lds	r24, 0x2CF3	; 0x802cf3 <g_twi1_m_data>
    d9a2:	80 93 cb 29 	sts	0x29CB, r24	; 0x8029cb <g_twi1_gyro_1_version>
    d9a6:	88 e6       	ldi	r24, 0x68	; 104
    d9a8:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d9ac:	87 e3       	ldi	r24, 0x37	; 55
    d9ae:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d9b2:	81 e0       	ldi	r24, 0x01	; 1
    d9b4:	90 e0       	ldi	r25, 0x00	; 0
    d9b6:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d9ba:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d9be:	82 e0       	ldi	r24, 0x02	; 2
    d9c0:	80 93 f3 2c 	sts	0x2CF3, r24	; 0x802cf3 <g_twi1_m_data>
    d9c4:	81 e0       	ldi	r24, 0x01	; 1
    d9c6:	90 e0       	ldi	r25, 0x00	; 0
    d9c8:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    d9cc:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    d9d0:	6a e1       	ldi	r22, 0x1A	; 26
    d9d2:	70 e2       	ldi	r23, 0x20	; 32
    d9d4:	80 ea       	ldi	r24, 0xA0	; 160
    d9d6:	94 e0       	ldi	r25, 0x04	; 4
    d9d8:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <twi_master_write>
    d9dc:	89 83       	std	Y+1, r24	; 0x01
    d9de:	89 81       	ldd	r24, Y+1	; 0x01
    d9e0:	88 23       	and	r24, r24
    d9e2:	09 f0       	breq	.+2      	; 0xd9e6 <init_twi1_gyro+0x322>
    d9e4:	44 c4       	rjmp	.+2184   	; 0xe26e <init_twi1_gyro+0xbaa>
    d9e6:	8c e0       	ldi	r24, 0x0C	; 12
    d9e8:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    d9ec:	8b e0       	ldi	r24, 0x0B	; 11
    d9ee:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    d9f2:	81 e0       	ldi	r24, 0x01	; 1
    d9f4:	90 e0       	ldi	r25, 0x00	; 0
    d9f6:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    d9fa:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    d9fe:	81 e0       	ldi	r24, 0x01	; 1
    da00:	80 93 f3 2c 	sts	0x2CF3, r24	; 0x802cf3 <g_twi1_m_data>
    da04:	81 e0       	ldi	r24, 0x01	; 1
    da06:	90 e0       	ldi	r25, 0x00	; 0
    da08:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    da0c:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    da10:	6a e1       	ldi	r22, 0x1A	; 26
    da12:	70 e2       	ldi	r23, 0x20	; 32
    da14:	80 ea       	ldi	r24, 0xA0	; 160
    da16:	94 e0       	ldi	r25, 0x04	; 4
    da18:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <twi_master_write>
    da1c:	89 83       	std	Y+1, r24	; 0x01
    da1e:	89 81       	ldd	r24, Y+1	; 0x01
    da20:	88 23       	and	r24, r24
    da22:	09 f0       	breq	.+2      	; 0xda26 <init_twi1_gyro+0x362>
    da24:	26 c4       	rjmp	.+2124   	; 0xe272 <init_twi1_gyro+0xbae>
    da26:	0e 94 1a 5f 	call	0xbe34	; 0xbe34 <sysclk_get_cpu_hz>
    da2a:	dc 01       	movw	r26, r24
    da2c:	cb 01       	movw	r24, r22
    da2e:	9c 01       	movw	r18, r24
    da30:	ad 01       	movw	r20, r26
    da32:	60 e0       	ldi	r22, 0x00	; 0
    da34:	70 e0       	ldi	r23, 0x00	; 0
    da36:	cb 01       	movw	r24, r22
    da38:	82 2e       	mov	r8, r18
    da3a:	93 2e       	mov	r9, r19
    da3c:	a4 2e       	mov	r10, r20
    da3e:	b5 2e       	mov	r11, r21
    da40:	c6 2e       	mov	r12, r22
    da42:	d7 2e       	mov	r13, r23
    da44:	e8 2e       	mov	r14, r24
    da46:	f9 2e       	mov	r15, r25
    da48:	28 2d       	mov	r18, r8
    da4a:	39 2d       	mov	r19, r9
    da4c:	4a 2d       	mov	r20, r10
    da4e:	5b 2d       	mov	r21, r11
    da50:	6c 2d       	mov	r22, r12
    da52:	7d 2d       	mov	r23, r13
    da54:	8e 2d       	mov	r24, r14
    da56:	9f 2d       	mov	r25, r15
    da58:	01 e0       	ldi	r16, 0x01	; 1
    da5a:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    da5e:	2c 8b       	std	Y+20, r18	; 0x14
    da60:	3d 8b       	std	Y+21, r19	; 0x15
    da62:	4e 8b       	std	Y+22, r20	; 0x16
    da64:	5f 8b       	std	Y+23, r21	; 0x17
    da66:	68 8f       	std	Y+24, r22	; 0x18
    da68:	79 8f       	std	Y+25, r23	; 0x19
    da6a:	8a 8f       	std	Y+26, r24	; 0x1a
    da6c:	9b 8f       	std	Y+27, r25	; 0x1b
    da6e:	8c 88       	ldd	r8, Y+20	; 0x14
    da70:	9d 88       	ldd	r9, Y+21	; 0x15
    da72:	ae 88       	ldd	r10, Y+22	; 0x16
    da74:	bf 88       	ldd	r11, Y+23	; 0x17
    da76:	c8 8c       	ldd	r12, Y+24	; 0x18
    da78:	d9 8c       	ldd	r13, Y+25	; 0x19
    da7a:	ea 8c       	ldd	r14, Y+26	; 0x1a
    da7c:	fb 8c       	ldd	r15, Y+27	; 0x1b
    da7e:	28 2d       	mov	r18, r8
    da80:	39 2d       	mov	r19, r9
    da82:	4a 2d       	mov	r20, r10
    da84:	5b 2d       	mov	r21, r11
    da86:	6c 2d       	mov	r22, r12
    da88:	7d 2d       	mov	r23, r13
    da8a:	8e 2d       	mov	r24, r14
    da8c:	9f 2d       	mov	r25, r15
    da8e:	02 e0       	ldi	r16, 0x02	; 2
    da90:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    da94:	2c 8f       	std	Y+28, r18	; 0x1c
    da96:	3d 8f       	std	Y+29, r19	; 0x1d
    da98:	4e 8f       	std	Y+30, r20	; 0x1e
    da9a:	5f 8f       	std	Y+31, r21	; 0x1f
    da9c:	68 a3       	std	Y+32, r22	; 0x20
    da9e:	79 a3       	std	Y+33, r23	; 0x21
    daa0:	8a a3       	std	Y+34, r24	; 0x22
    daa2:	9b a3       	std	Y+35, r25	; 0x23
    daa4:	28 2d       	mov	r18, r8
    daa6:	39 2d       	mov	r19, r9
    daa8:	4a 2d       	mov	r20, r10
    daaa:	5b 2d       	mov	r21, r11
    daac:	6c 2d       	mov	r22, r12
    daae:	7d 2d       	mov	r23, r13
    dab0:	8e 2d       	mov	r24, r14
    dab2:	9f 2d       	mov	r25, r15
    dab4:	ac 8c       	ldd	r10, Y+28	; 0x1c
    dab6:	bd 8c       	ldd	r11, Y+29	; 0x1d
    dab8:	ce 8c       	ldd	r12, Y+30	; 0x1e
    daba:	df 8c       	ldd	r13, Y+31	; 0x1f
    dabc:	e8 a0       	ldd	r14, Y+32	; 0x20
    dabe:	f9 a0       	ldd	r15, Y+33	; 0x21
    dac0:	0a a1       	ldd	r16, Y+34	; 0x22
    dac2:	1b a1       	ldd	r17, Y+35	; 0x23
    dac4:	0f 94 62 30 	call	0x260c4	; 0x260c4 <__adddi3>
    dac8:	22 2e       	mov	r2, r18
    daca:	33 2e       	mov	r3, r19
    dacc:	44 2e       	mov	r4, r20
    dace:	55 2e       	mov	r5, r21
    dad0:	66 2e       	mov	r6, r22
    dad2:	77 2e       	mov	r7, r23
    dad4:	88 2e       	mov	r8, r24
    dad6:	99 2e       	mov	r9, r25
    dad8:	0f 2e       	mov	r0, r31
    dada:	f6 e0       	ldi	r31, 0x06	; 6
    dadc:	af 2e       	mov	r10, r31
    dade:	f0 2d       	mov	r31, r0
    dae0:	b1 2c       	mov	r11, r1
    dae2:	c1 2c       	mov	r12, r1
    dae4:	d1 2c       	mov	r13, r1
    dae6:	e1 2c       	mov	r14, r1
    dae8:	f1 2c       	mov	r15, r1
    daea:	00 e0       	ldi	r16, 0x00	; 0
    daec:	10 e0       	ldi	r17, 0x00	; 0
    daee:	22 2d       	mov	r18, r2
    daf0:	33 2d       	mov	r19, r3
    daf2:	44 2d       	mov	r20, r4
    daf4:	55 2d       	mov	r21, r5
    daf6:	66 2d       	mov	r22, r6
    daf8:	77 2d       	mov	r23, r7
    dafa:	88 2d       	mov	r24, r8
    dafc:	99 2d       	mov	r25, r9
    dafe:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    db02:	22 2e       	mov	r2, r18
    db04:	33 2e       	mov	r3, r19
    db06:	44 2e       	mov	r4, r20
    db08:	55 2e       	mov	r5, r21
    db0a:	66 2e       	mov	r6, r22
    db0c:	77 2e       	mov	r7, r23
    db0e:	88 2e       	mov	r8, r24
    db10:	99 2e       	mov	r9, r25
    db12:	a2 2c       	mov	r10, r2
    db14:	b3 2c       	mov	r11, r3
    db16:	c4 2c       	mov	r12, r4
    db18:	d5 2c       	mov	r13, r5
    db1a:	e6 2c       	mov	r14, r6
    db1c:	f7 2c       	mov	r15, r7
    db1e:	08 2d       	mov	r16, r8
    db20:	19 2d       	mov	r17, r9
    db22:	2a 2d       	mov	r18, r10
    db24:	3b 2d       	mov	r19, r11
    db26:	4c 2d       	mov	r20, r12
    db28:	5d 2d       	mov	r21, r13
    db2a:	6e 2d       	mov	r22, r14
    db2c:	7f 2d       	mov	r23, r15
    db2e:	80 2f       	mov	r24, r16
    db30:	91 2f       	mov	r25, r17
    db32:	29 51       	subi	r18, 0x19	; 25
    db34:	3c 4f       	sbci	r19, 0xFC	; 252
    db36:	4f 4f       	sbci	r20, 0xFF	; 255
    db38:	5f 4f       	sbci	r21, 0xFF	; 255
    db3a:	6f 4f       	sbci	r22, 0xFF	; 255
    db3c:	7f 4f       	sbci	r23, 0xFF	; 255
    db3e:	8f 4f       	sbci	r24, 0xFF	; 255
    db40:	9f 4f       	sbci	r25, 0xFF	; 255
    db42:	a2 2e       	mov	r10, r18
    db44:	b3 2e       	mov	r11, r19
    db46:	c4 2e       	mov	r12, r20
    db48:	d5 2e       	mov	r13, r21
    db4a:	e6 2e       	mov	r14, r22
    db4c:	f7 2e       	mov	r15, r23
    db4e:	08 2f       	mov	r16, r24
    db50:	19 2f       	mov	r17, r25
    db52:	2a 2d       	mov	r18, r10
    db54:	3b 2d       	mov	r19, r11
    db56:	4c 2d       	mov	r20, r12
    db58:	5d 2d       	mov	r21, r13
    db5a:	6e 2d       	mov	r22, r14
    db5c:	7f 2d       	mov	r23, r15
    db5e:	80 2f       	mov	r24, r16
    db60:	91 2f       	mov	r25, r17
    db62:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
    db66:	dc 01       	movw	r26, r24
    db68:	cb 01       	movw	r24, r22
    db6a:	20 e0       	ldi	r18, 0x00	; 0
    db6c:	30 e0       	ldi	r19, 0x00	; 0
    db6e:	4a e7       	ldi	r20, 0x7A	; 122
    db70:	54 e4       	ldi	r21, 0x44	; 68
    db72:	bc 01       	movw	r22, r24
    db74:	cd 01       	movw	r24, r26
    db76:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    db7a:	dc 01       	movw	r26, r24
    db7c:	cb 01       	movw	r24, r22
    db7e:	bc 01       	movw	r22, r24
    db80:	cd 01       	movw	r24, r26
    db82:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
    db86:	a2 2e       	mov	r10, r18
    db88:	b3 2e       	mov	r11, r19
    db8a:	c4 2e       	mov	r12, r20
    db8c:	d5 2e       	mov	r13, r21
    db8e:	e6 2e       	mov	r14, r22
    db90:	f7 2e       	mov	r15, r23
    db92:	08 2f       	mov	r16, r24
    db94:	19 2f       	mov	r17, r25
    db96:	d6 01       	movw	r26, r12
    db98:	c5 01       	movw	r24, r10
    db9a:	bc 01       	movw	r22, r24
    db9c:	cd 01       	movw	r24, r26
    db9e:	0e 94 5a 60 	call	0xc0b4	; 0xc0b4 <__portable_avr_delay_cycles>
    dba2:	8c e0       	ldi	r24, 0x0C	; 12
    dba4:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    dba8:	10 92 1b 20 	sts	0x201B, r1	; 0x80201b <g_twi1_packet+0x1>
    dbac:	81 e0       	ldi	r24, 0x01	; 1
    dbae:	90 e0       	ldi	r25, 0x00	; 0
    dbb0:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    dbb4:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    dbb8:	81 e0       	ldi	r24, 0x01	; 1
    dbba:	90 e0       	ldi	r25, 0x00	; 0
    dbbc:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    dbc0:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    dbc4:	6a e1       	ldi	r22, 0x1A	; 26
    dbc6:	70 e2       	ldi	r23, 0x20	; 32
    dbc8:	80 ea       	ldi	r24, 0xA0	; 160
    dbca:	94 e0       	ldi	r25, 0x04	; 4
    dbcc:	0e 94 65 60 	call	0xc0ca	; 0xc0ca <twi_master_read>
    dbd0:	89 83       	std	Y+1, r24	; 0x01
    dbd2:	89 81       	ldd	r24, Y+1	; 0x01
    dbd4:	88 23       	and	r24, r24
    dbd6:	09 f0       	breq	.+2      	; 0xdbda <init_twi1_gyro+0x516>
    dbd8:	4e c3       	rjmp	.+1692   	; 0xe276 <init_twi1_gyro+0xbb2>
    dbda:	80 91 f3 2c 	lds	r24, 0x2CF3	; 0x802cf3 <g_twi1_m_data>
    dbde:	80 93 06 2a 	sts	0x2A06, r24	; 0x802a06 <g_twi1_gyro_2_version>
    dbe2:	80 91 06 2a 	lds	r24, 0x2A06	; 0x802a06 <g_twi1_gyro_2_version>
    dbe6:	28 2f       	mov	r18, r24
    dbe8:	30 e0       	ldi	r19, 0x00	; 0
    dbea:	80 91 cb 29 	lds	r24, 0x29CB	; 0x8029cb <g_twi1_gyro_1_version>
    dbee:	88 2f       	mov	r24, r24
    dbf0:	90 e0       	ldi	r25, 0x00	; 0
    dbf2:	43 2f       	mov	r20, r19
    dbf4:	4f 93       	push	r20
    dbf6:	2f 93       	push	r18
    dbf8:	29 2f       	mov	r18, r25
    dbfa:	2f 93       	push	r18
    dbfc:	8f 93       	push	r24
    dbfe:	8e e7       	ldi	r24, 0x7E	; 126
    dc00:	9a e3       	ldi	r25, 0x3A	; 58
    dc02:	89 2f       	mov	r24, r25
    dc04:	8f 93       	push	r24
    dc06:	8e e7       	ldi	r24, 0x7E	; 126
    dc08:	9a e3       	ldi	r25, 0x3A	; 58
    dc0a:	8f 93       	push	r24
    dc0c:	1f 92       	push	r1
    dc0e:	80 e8       	ldi	r24, 0x80	; 128
    dc10:	8f 93       	push	r24
    dc12:	83 e7       	ldi	r24, 0x73	; 115
    dc14:	9c e2       	ldi	r25, 0x2C	; 44
    dc16:	89 2f       	mov	r24, r25
    dc18:	8f 93       	push	r24
    dc1a:	83 e7       	ldi	r24, 0x73	; 115
    dc1c:	9c e2       	ldi	r25, 0x2C	; 44
    dc1e:	8f 93       	push	r24
    dc20:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    dc24:	2d b7       	in	r18, 0x3d	; 61
    dc26:	3e b7       	in	r19, 0x3e	; 62
    dc28:	26 5f       	subi	r18, 0xF6	; 246
    dc2a:	3f 4f       	sbci	r19, 0xFF	; 255
    dc2c:	cd bf       	out	0x3d, r28	; 61
    dc2e:	de bf       	out	0x3e, r29	; 62
    dc30:	8a 83       	std	Y+2, r24	; 0x02
    dc32:	9b 83       	std	Y+3, r25	; 0x03
    dc34:	8a 81       	ldd	r24, Y+2	; 0x02
    dc36:	9b 81       	ldd	r25, Y+3	; 0x03
    dc38:	81 38       	cpi	r24, 0x81	; 129
    dc3a:	91 05       	cpc	r25, r1
    dc3c:	10 f0       	brcs	.+4      	; 0xdc42 <init_twi1_gyro+0x57e>
    dc3e:	80 e8       	ldi	r24, 0x80	; 128
    dc40:	90 e0       	ldi	r25, 0x00	; 0
    dc42:	40 e0       	ldi	r20, 0x00	; 0
    dc44:	68 2f       	mov	r22, r24
    dc46:	83 e7       	ldi	r24, 0x73	; 115
    dc48:	9c e2       	ldi	r25, 0x2C	; 44
    dc4a:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>
    dc4e:	8c e0       	ldi	r24, 0x0C	; 12
    dc50:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    dc54:	8a e0       	ldi	r24, 0x0A	; 10
    dc56:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    dc5a:	81 e0       	ldi	r24, 0x01	; 1
    dc5c:	90 e0       	ldi	r25, 0x00	; 0
    dc5e:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    dc62:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    dc66:	8f e1       	ldi	r24, 0x1F	; 31
    dc68:	80 93 f3 2c 	sts	0x2CF3, r24	; 0x802cf3 <g_twi1_m_data>
    dc6c:	81 e0       	ldi	r24, 0x01	; 1
    dc6e:	90 e0       	ldi	r25, 0x00	; 0
    dc70:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    dc74:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    dc78:	6a e1       	ldi	r22, 0x1A	; 26
    dc7a:	70 e2       	ldi	r23, 0x20	; 32
    dc7c:	80 ea       	ldi	r24, 0xA0	; 160
    dc7e:	94 e0       	ldi	r25, 0x04	; 4
    dc80:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <twi_master_write>
    dc84:	89 83       	std	Y+1, r24	; 0x01
    dc86:	89 81       	ldd	r24, Y+1	; 0x01
    dc88:	88 23       	and	r24, r24
    dc8a:	09 f0       	breq	.+2      	; 0xdc8e <init_twi1_gyro+0x5ca>
    dc8c:	f6 c2       	rjmp	.+1516   	; 0xe27a <init_twi1_gyro+0xbb6>
    dc8e:	8c e0       	ldi	r24, 0x0C	; 12
    dc90:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    dc94:	80 e1       	ldi	r24, 0x10	; 16
    dc96:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    dc9a:	81 e0       	ldi	r24, 0x01	; 1
    dc9c:	90 e0       	ldi	r25, 0x00	; 0
    dc9e:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    dca2:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    dca6:	83 e0       	ldi	r24, 0x03	; 3
    dca8:	90 e0       	ldi	r25, 0x00	; 0
    dcaa:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    dcae:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    dcb2:	6a e1       	ldi	r22, 0x1A	; 26
    dcb4:	70 e2       	ldi	r23, 0x20	; 32
    dcb6:	80 ea       	ldi	r24, 0xA0	; 160
    dcb8:	94 e0       	ldi	r25, 0x04	; 4
    dcba:	0e 94 65 60 	call	0xc0ca	; 0xc0ca <twi_master_read>
    dcbe:	89 83       	std	Y+1, r24	; 0x01
    dcc0:	89 81       	ldd	r24, Y+1	; 0x01
    dcc2:	88 23       	and	r24, r24
    dcc4:	09 f0       	breq	.+2      	; 0xdcc8 <init_twi1_gyro+0x604>
    dcc6:	db c2       	rjmp	.+1462   	; 0xe27e <init_twi1_gyro+0xbba>
    dcc8:	80 91 f3 2c 	lds	r24, 0x2CF3	; 0x802cf3 <g_twi1_m_data>
    dccc:	80 93 07 2a 	sts	0x2A07, r24	; 0x802a07 <g_twi1_gyro_2_asax>
    dcd0:	80 91 f4 2c 	lds	r24, 0x2CF4	; 0x802cf4 <g_twi1_m_data+0x1>
    dcd4:	80 93 08 2a 	sts	0x2A08, r24	; 0x802a08 <g_twi1_gyro_2_asay>
    dcd8:	80 91 f5 2c 	lds	r24, 0x2CF5	; 0x802cf5 <g_twi1_m_data+0x2>
    dcdc:	80 93 09 2a 	sts	0x2A09, r24	; 0x802a09 <g_twi1_gyro_2_asaz>
    dce0:	8c e0       	ldi	r24, 0x0C	; 12
    dce2:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    dce6:	8a e0       	ldi	r24, 0x0A	; 10
    dce8:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    dcec:	81 e0       	ldi	r24, 0x01	; 1
    dcee:	90 e0       	ldi	r25, 0x00	; 0
    dcf0:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    dcf4:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    dcf8:	80 e1       	ldi	r24, 0x10	; 16
    dcfa:	80 93 f3 2c 	sts	0x2CF3, r24	; 0x802cf3 <g_twi1_m_data>
    dcfe:	81 e0       	ldi	r24, 0x01	; 1
    dd00:	90 e0       	ldi	r25, 0x00	; 0
    dd02:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    dd06:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    dd0a:	6a e1       	ldi	r22, 0x1A	; 26
    dd0c:	70 e2       	ldi	r23, 0x20	; 32
    dd0e:	80 ea       	ldi	r24, 0xA0	; 160
    dd10:	94 e0       	ldi	r25, 0x04	; 4
    dd12:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <twi_master_write>
    dd16:	89 83       	std	Y+1, r24	; 0x01
    dd18:	89 81       	ldd	r24, Y+1	; 0x01
    dd1a:	88 23       	and	r24, r24
    dd1c:	09 f0       	breq	.+2      	; 0xdd20 <init_twi1_gyro+0x65c>
    dd1e:	b1 c2       	rjmp	.+1378   	; 0xe282 <init_twi1_gyro+0xbbe>
    dd20:	0e 94 1a 5f 	call	0xbe34	; 0xbe34 <sysclk_get_cpu_hz>
    dd24:	dc 01       	movw	r26, r24
    dd26:	cb 01       	movw	r24, r22
    dd28:	9c 01       	movw	r18, r24
    dd2a:	ad 01       	movw	r20, r26
    dd2c:	60 e0       	ldi	r22, 0x00	; 0
    dd2e:	70 e0       	ldi	r23, 0x00	; 0
    dd30:	cb 01       	movw	r24, r22
    dd32:	82 2e       	mov	r8, r18
    dd34:	93 2e       	mov	r9, r19
    dd36:	a4 2e       	mov	r10, r20
    dd38:	b5 2e       	mov	r11, r21
    dd3a:	c6 2e       	mov	r12, r22
    dd3c:	d7 2e       	mov	r13, r23
    dd3e:	e8 2e       	mov	r14, r24
    dd40:	f9 2e       	mov	r15, r25
    dd42:	28 2d       	mov	r18, r8
    dd44:	39 2d       	mov	r19, r9
    dd46:	4a 2d       	mov	r20, r10
    dd48:	5b 2d       	mov	r21, r11
    dd4a:	6c 2d       	mov	r22, r12
    dd4c:	7d 2d       	mov	r23, r13
    dd4e:	8e 2d       	mov	r24, r14
    dd50:	9f 2d       	mov	r25, r15
    dd52:	01 e0       	ldi	r16, 0x01	; 1
    dd54:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    dd58:	2c a3       	std	Y+36, r18	; 0x24
    dd5a:	3d a3       	std	Y+37, r19	; 0x25
    dd5c:	4e a3       	std	Y+38, r20	; 0x26
    dd5e:	5f a3       	std	Y+39, r21	; 0x27
    dd60:	68 a7       	std	Y+40, r22	; 0x28
    dd62:	79 a7       	std	Y+41, r23	; 0x29
    dd64:	8a a7       	std	Y+42, r24	; 0x2a
    dd66:	9b a7       	std	Y+43, r25	; 0x2b
    dd68:	8c a0       	ldd	r8, Y+36	; 0x24
    dd6a:	9d a0       	ldd	r9, Y+37	; 0x25
    dd6c:	ae a0       	ldd	r10, Y+38	; 0x26
    dd6e:	bf a0       	ldd	r11, Y+39	; 0x27
    dd70:	c8 a4       	ldd	r12, Y+40	; 0x28
    dd72:	d9 a4       	ldd	r13, Y+41	; 0x29
    dd74:	ea a4       	ldd	r14, Y+42	; 0x2a
    dd76:	fb a4       	ldd	r15, Y+43	; 0x2b
    dd78:	28 2d       	mov	r18, r8
    dd7a:	39 2d       	mov	r19, r9
    dd7c:	4a 2d       	mov	r20, r10
    dd7e:	5b 2d       	mov	r21, r11
    dd80:	6c 2d       	mov	r22, r12
    dd82:	7d 2d       	mov	r23, r13
    dd84:	8e 2d       	mov	r24, r14
    dd86:	9f 2d       	mov	r25, r15
    dd88:	02 e0       	ldi	r16, 0x02	; 2
    dd8a:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    dd8e:	2c a7       	std	Y+44, r18	; 0x2c
    dd90:	3d a7       	std	Y+45, r19	; 0x2d
    dd92:	4e a7       	std	Y+46, r20	; 0x2e
    dd94:	5f a7       	std	Y+47, r21	; 0x2f
    dd96:	68 ab       	std	Y+48, r22	; 0x30
    dd98:	79 ab       	std	Y+49, r23	; 0x31
    dd9a:	8a ab       	std	Y+50, r24	; 0x32
    dd9c:	9b ab       	std	Y+51, r25	; 0x33
    dd9e:	28 2d       	mov	r18, r8
    dda0:	39 2d       	mov	r19, r9
    dda2:	4a 2d       	mov	r20, r10
    dda4:	5b 2d       	mov	r21, r11
    dda6:	6c 2d       	mov	r22, r12
    dda8:	7d 2d       	mov	r23, r13
    ddaa:	8e 2d       	mov	r24, r14
    ddac:	9f 2d       	mov	r25, r15
    ddae:	ac a4       	ldd	r10, Y+44	; 0x2c
    ddb0:	bd a4       	ldd	r11, Y+45	; 0x2d
    ddb2:	ce a4       	ldd	r12, Y+46	; 0x2e
    ddb4:	df a4       	ldd	r13, Y+47	; 0x2f
    ddb6:	e8 a8       	ldd	r14, Y+48	; 0x30
    ddb8:	f9 a8       	ldd	r15, Y+49	; 0x31
    ddba:	0a a9       	ldd	r16, Y+50	; 0x32
    ddbc:	1b a9       	ldd	r17, Y+51	; 0x33
    ddbe:	0f 94 62 30 	call	0x260c4	; 0x260c4 <__adddi3>
    ddc2:	22 2e       	mov	r2, r18
    ddc4:	33 2e       	mov	r3, r19
    ddc6:	44 2e       	mov	r4, r20
    ddc8:	55 2e       	mov	r5, r21
    ddca:	66 2e       	mov	r6, r22
    ddcc:	77 2e       	mov	r7, r23
    ddce:	88 2e       	mov	r8, r24
    ddd0:	99 2e       	mov	r9, r25
    ddd2:	0f 2e       	mov	r0, r31
    ddd4:	f6 e0       	ldi	r31, 0x06	; 6
    ddd6:	af 2e       	mov	r10, r31
    ddd8:	f0 2d       	mov	r31, r0
    ddda:	b1 2c       	mov	r11, r1
    dddc:	c1 2c       	mov	r12, r1
    ddde:	d1 2c       	mov	r13, r1
    dde0:	e1 2c       	mov	r14, r1
    dde2:	f1 2c       	mov	r15, r1
    dde4:	00 e0       	ldi	r16, 0x00	; 0
    dde6:	10 e0       	ldi	r17, 0x00	; 0
    dde8:	22 2d       	mov	r18, r2
    ddea:	33 2d       	mov	r19, r3
    ddec:	44 2d       	mov	r20, r4
    ddee:	55 2d       	mov	r21, r5
    ddf0:	66 2d       	mov	r22, r6
    ddf2:	77 2d       	mov	r23, r7
    ddf4:	88 2d       	mov	r24, r8
    ddf6:	99 2d       	mov	r25, r9
    ddf8:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    ddfc:	22 2e       	mov	r2, r18
    ddfe:	33 2e       	mov	r3, r19
    de00:	44 2e       	mov	r4, r20
    de02:	55 2e       	mov	r5, r21
    de04:	66 2e       	mov	r6, r22
    de06:	77 2e       	mov	r7, r23
    de08:	88 2e       	mov	r8, r24
    de0a:	99 2e       	mov	r9, r25
    de0c:	a2 2c       	mov	r10, r2
    de0e:	b3 2c       	mov	r11, r3
    de10:	c4 2c       	mov	r12, r4
    de12:	d5 2c       	mov	r13, r5
    de14:	e6 2c       	mov	r14, r6
    de16:	f7 2c       	mov	r15, r7
    de18:	08 2d       	mov	r16, r8
    de1a:	19 2d       	mov	r17, r9
    de1c:	2a 2d       	mov	r18, r10
    de1e:	3b 2d       	mov	r19, r11
    de20:	4c 2d       	mov	r20, r12
    de22:	5d 2d       	mov	r21, r13
    de24:	6e 2d       	mov	r22, r14
    de26:	7f 2d       	mov	r23, r15
    de28:	80 2f       	mov	r24, r16
    de2a:	91 2f       	mov	r25, r17
    de2c:	29 51       	subi	r18, 0x19	; 25
    de2e:	3c 4f       	sbci	r19, 0xFC	; 252
    de30:	4f 4f       	sbci	r20, 0xFF	; 255
    de32:	5f 4f       	sbci	r21, 0xFF	; 255
    de34:	6f 4f       	sbci	r22, 0xFF	; 255
    de36:	7f 4f       	sbci	r23, 0xFF	; 255
    de38:	8f 4f       	sbci	r24, 0xFF	; 255
    de3a:	9f 4f       	sbci	r25, 0xFF	; 255
    de3c:	a2 2e       	mov	r10, r18
    de3e:	b3 2e       	mov	r11, r19
    de40:	c4 2e       	mov	r12, r20
    de42:	d5 2e       	mov	r13, r21
    de44:	e6 2e       	mov	r14, r22
    de46:	f7 2e       	mov	r15, r23
    de48:	08 2f       	mov	r16, r24
    de4a:	19 2f       	mov	r17, r25
    de4c:	2a 2d       	mov	r18, r10
    de4e:	3b 2d       	mov	r19, r11
    de50:	4c 2d       	mov	r20, r12
    de52:	5d 2d       	mov	r21, r13
    de54:	6e 2d       	mov	r22, r14
    de56:	7f 2d       	mov	r23, r15
    de58:	80 2f       	mov	r24, r16
    de5a:	91 2f       	mov	r25, r17
    de5c:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
    de60:	dc 01       	movw	r26, r24
    de62:	cb 01       	movw	r24, r22
    de64:	20 e0       	ldi	r18, 0x00	; 0
    de66:	30 e0       	ldi	r19, 0x00	; 0
    de68:	4a e7       	ldi	r20, 0x7A	; 122
    de6a:	54 e4       	ldi	r21, 0x44	; 68
    de6c:	bc 01       	movw	r22, r24
    de6e:	cd 01       	movw	r24, r26
    de70:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    de74:	dc 01       	movw	r26, r24
    de76:	cb 01       	movw	r24, r22
    de78:	bc 01       	movw	r22, r24
    de7a:	cd 01       	movw	r24, r26
    de7c:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
    de80:	a2 2e       	mov	r10, r18
    de82:	b3 2e       	mov	r11, r19
    de84:	c4 2e       	mov	r12, r20
    de86:	d5 2e       	mov	r13, r21
    de88:	e6 2e       	mov	r14, r22
    de8a:	f7 2e       	mov	r15, r23
    de8c:	08 2f       	mov	r16, r24
    de8e:	19 2f       	mov	r17, r25
    de90:	d6 01       	movw	r26, r12
    de92:	c5 01       	movw	r24, r10
    de94:	bc 01       	movw	r22, r24
    de96:	cd 01       	movw	r24, r26
    de98:	0e 94 5a 60 	call	0xc0b4	; 0xc0b4 <__portable_avr_delay_cycles>
    de9c:	8c e0       	ldi	r24, 0x0C	; 12
    de9e:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    dea2:	8a e0       	ldi	r24, 0x0A	; 10
    dea4:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    dea8:	81 e0       	ldi	r24, 0x01	; 1
    deaa:	90 e0       	ldi	r25, 0x00	; 0
    deac:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    deb0:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    deb4:	82 e1       	ldi	r24, 0x12	; 18
    deb6:	80 93 f3 2c 	sts	0x2CF3, r24	; 0x802cf3 <g_twi1_m_data>
    deba:	81 e0       	ldi	r24, 0x01	; 1
    debc:	90 e0       	ldi	r25, 0x00	; 0
    debe:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    dec2:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    dec6:	6a e1       	ldi	r22, 0x1A	; 26
    dec8:	70 e2       	ldi	r23, 0x20	; 32
    deca:	80 ea       	ldi	r24, 0xA0	; 160
    decc:	94 e0       	ldi	r25, 0x04	; 4
    dece:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <twi_master_write>
    ded2:	89 83       	std	Y+1, r24	; 0x01
    ded4:	89 81       	ldd	r24, Y+1	; 0x01
    ded6:	88 23       	and	r24, r24
    ded8:	09 f0       	breq	.+2      	; 0xdedc <init_twi1_gyro+0x818>
    deda:	d5 c1       	rjmp	.+938    	; 0xe286 <init_twi1_gyro+0xbc2>
    dedc:	2c db       	rcall	.-2472   	; 0xd536 <twi1_gyro_gyro_offset_set>
    dede:	89 83       	std	Y+1, r24	; 0x01
    dee0:	89 81       	ldd	r24, Y+1	; 0x01
    dee2:	88 23       	and	r24, r24
    dee4:	09 f0       	breq	.+2      	; 0xdee8 <init_twi1_gyro+0x824>
    dee6:	d1 c1       	rjmp	.+930    	; 0xe28a <init_twi1_gyro+0xbc6>
    dee8:	72 db       	rcall	.-2332   	; 0xd5ce <twi1_gyro_accel_offset_set>
    deea:	89 83       	std	Y+1, r24	; 0x01
    deec:	89 81       	ldd	r24, Y+1	; 0x01
    deee:	88 23       	and	r24, r24
    def0:	09 f0       	breq	.+2      	; 0xdef4 <init_twi1_gyro+0x830>
    def2:	cd c1       	rjmp	.+922    	; 0xe28e <init_twi1_gyro+0xbca>
    def4:	88 e6       	ldi	r24, 0x68	; 104
    def6:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    defa:	89 e1       	ldi	r24, 0x19	; 25
    defc:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    df00:	81 e0       	ldi	r24, 0x01	; 1
    df02:	90 e0       	ldi	r25, 0x00	; 0
    df04:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    df08:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    df0c:	83 e6       	ldi	r24, 0x63	; 99
    df0e:	80 93 f3 2c 	sts	0x2CF3, r24	; 0x802cf3 <g_twi1_m_data>
    df12:	81 e0       	ldi	r24, 0x01	; 1
    df14:	90 e0       	ldi	r25, 0x00	; 0
    df16:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    df1a:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    df1e:	6a e1       	ldi	r22, 0x1A	; 26
    df20:	70 e2       	ldi	r23, 0x20	; 32
    df22:	80 ea       	ldi	r24, 0xA0	; 160
    df24:	94 e0       	ldi	r25, 0x04	; 4
    df26:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <twi_master_write>
    df2a:	89 83       	std	Y+1, r24	; 0x01
    df2c:	89 81       	ldd	r24, Y+1	; 0x01
    df2e:	88 23       	and	r24, r24
    df30:	09 f0       	breq	.+2      	; 0xdf34 <init_twi1_gyro+0x870>
    df32:	af c1       	rjmp	.+862    	; 0xe292 <init_twi1_gyro+0xbce>
    df34:	88 e6       	ldi	r24, 0x68	; 104
    df36:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    df3a:	8a e1       	ldi	r24, 0x1A	; 26
    df3c:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    df40:	81 e0       	ldi	r24, 0x01	; 1
    df42:	90 e0       	ldi	r25, 0x00	; 0
    df44:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    df48:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    df4c:	86 e0       	ldi	r24, 0x06	; 6
    df4e:	80 93 f3 2c 	sts	0x2CF3, r24	; 0x802cf3 <g_twi1_m_data>
    df52:	81 e0       	ldi	r24, 0x01	; 1
    df54:	90 e0       	ldi	r25, 0x00	; 0
    df56:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    df5a:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    df5e:	6a e1       	ldi	r22, 0x1A	; 26
    df60:	70 e2       	ldi	r23, 0x20	; 32
    df62:	80 ea       	ldi	r24, 0xA0	; 160
    df64:	94 e0       	ldi	r25, 0x04	; 4
    df66:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <twi_master_write>
    df6a:	89 83       	std	Y+1, r24	; 0x01
    df6c:	89 81       	ldd	r24, Y+1	; 0x01
    df6e:	88 23       	and	r24, r24
    df70:	09 f0       	breq	.+2      	; 0xdf74 <init_twi1_gyro+0x8b0>
    df72:	91 c1       	rjmp	.+802    	; 0xe296 <init_twi1_gyro+0xbd2>
    df74:	88 e6       	ldi	r24, 0x68	; 104
    df76:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    df7a:	8d e1       	ldi	r24, 0x1D	; 29
    df7c:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    df80:	81 e0       	ldi	r24, 0x01	; 1
    df82:	90 e0       	ldi	r25, 0x00	; 0
    df84:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    df88:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    df8c:	86 e0       	ldi	r24, 0x06	; 6
    df8e:	80 93 f3 2c 	sts	0x2CF3, r24	; 0x802cf3 <g_twi1_m_data>
    df92:	81 e0       	ldi	r24, 0x01	; 1
    df94:	90 e0       	ldi	r25, 0x00	; 0
    df96:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    df9a:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    df9e:	6a e1       	ldi	r22, 0x1A	; 26
    dfa0:	70 e2       	ldi	r23, 0x20	; 32
    dfa2:	80 ea       	ldi	r24, 0xA0	; 160
    dfa4:	94 e0       	ldi	r25, 0x04	; 4
    dfa6:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <twi_master_write>
    dfaa:	89 83       	std	Y+1, r24	; 0x01
    dfac:	89 81       	ldd	r24, Y+1	; 0x01
    dfae:	88 23       	and	r24, r24
    dfb0:	09 f0       	breq	.+2      	; 0xdfb4 <init_twi1_gyro+0x8f0>
    dfb2:	73 c1       	rjmp	.+742    	; 0xe29a <init_twi1_gyro+0xbd6>
    dfb4:	88 e6       	ldi	r24, 0x68	; 104
    dfb6:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    dfba:	8f e1       	ldi	r24, 0x1F	; 31
    dfbc:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    dfc0:	81 e0       	ldi	r24, 0x01	; 1
    dfc2:	90 e0       	ldi	r25, 0x00	; 0
    dfc4:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    dfc8:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    dfcc:	89 e1       	ldi	r24, 0x19	; 25
    dfce:	80 93 f3 2c 	sts	0x2CF3, r24	; 0x802cf3 <g_twi1_m_data>
    dfd2:	81 e0       	ldi	r24, 0x01	; 1
    dfd4:	90 e0       	ldi	r25, 0x00	; 0
    dfd6:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    dfda:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    dfde:	6a e1       	ldi	r22, 0x1A	; 26
    dfe0:	70 e2       	ldi	r23, 0x20	; 32
    dfe2:	80 ea       	ldi	r24, 0xA0	; 160
    dfe4:	94 e0       	ldi	r25, 0x04	; 4
    dfe6:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <twi_master_write>
    dfea:	89 83       	std	Y+1, r24	; 0x01
    dfec:	89 81       	ldd	r24, Y+1	; 0x01
    dfee:	88 23       	and	r24, r24
    dff0:	09 f0       	breq	.+2      	; 0xdff4 <init_twi1_gyro+0x930>
    dff2:	55 c1       	rjmp	.+682    	; 0xe29e <init_twi1_gyro+0xbda>
    dff4:	88 e6       	ldi	r24, 0x68	; 104
    dff6:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    dffa:	8a e6       	ldi	r24, 0x6A	; 106
    dffc:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    e000:	81 e0       	ldi	r24, 0x01	; 1
    e002:	90 e0       	ldi	r25, 0x00	; 0
    e004:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    e008:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    e00c:	81 e0       	ldi	r24, 0x01	; 1
    e00e:	80 93 f3 2c 	sts	0x2CF3, r24	; 0x802cf3 <g_twi1_m_data>
    e012:	81 e0       	ldi	r24, 0x01	; 1
    e014:	90 e0       	ldi	r25, 0x00	; 0
    e016:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    e01a:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    e01e:	6a e1       	ldi	r22, 0x1A	; 26
    e020:	70 e2       	ldi	r23, 0x20	; 32
    e022:	80 ea       	ldi	r24, 0xA0	; 160
    e024:	94 e0       	ldi	r25, 0x04	; 4
    e026:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <twi_master_write>
    e02a:	89 83       	std	Y+1, r24	; 0x01
    e02c:	89 81       	ldd	r24, Y+1	; 0x01
    e02e:	88 23       	and	r24, r24
    e030:	09 f0       	breq	.+2      	; 0xe034 <init_twi1_gyro+0x970>
    e032:	37 c1       	rjmp	.+622    	; 0xe2a2 <init_twi1_gyro+0xbde>
    e034:	0e 94 1a 5f 	call	0xbe34	; 0xbe34 <sysclk_get_cpu_hz>
    e038:	dc 01       	movw	r26, r24
    e03a:	cb 01       	movw	r24, r22
    e03c:	9c 01       	movw	r18, r24
    e03e:	ad 01       	movw	r20, r26
    e040:	60 e0       	ldi	r22, 0x00	; 0
    e042:	70 e0       	ldi	r23, 0x00	; 0
    e044:	cb 01       	movw	r24, r22
    e046:	82 2e       	mov	r8, r18
    e048:	93 2e       	mov	r9, r19
    e04a:	a4 2e       	mov	r10, r20
    e04c:	b5 2e       	mov	r11, r21
    e04e:	c6 2e       	mov	r12, r22
    e050:	d7 2e       	mov	r13, r23
    e052:	e8 2e       	mov	r14, r24
    e054:	f9 2e       	mov	r15, r25
    e056:	28 2d       	mov	r18, r8
    e058:	39 2d       	mov	r19, r9
    e05a:	4a 2d       	mov	r20, r10
    e05c:	5b 2d       	mov	r21, r11
    e05e:	6c 2d       	mov	r22, r12
    e060:	7d 2d       	mov	r23, r13
    e062:	8e 2d       	mov	r24, r14
    e064:	9f 2d       	mov	r25, r15
    e066:	01 e0       	ldi	r16, 0x01	; 1
    e068:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    e06c:	2c ab       	std	Y+52, r18	; 0x34
    e06e:	3d ab       	std	Y+53, r19	; 0x35
    e070:	4e ab       	std	Y+54, r20	; 0x36
    e072:	5f ab       	std	Y+55, r21	; 0x37
    e074:	68 af       	std	Y+56, r22	; 0x38
    e076:	79 af       	std	Y+57, r23	; 0x39
    e078:	8a af       	std	Y+58, r24	; 0x3a
    e07a:	9b af       	std	Y+59, r25	; 0x3b
    e07c:	8c a8       	ldd	r8, Y+52	; 0x34
    e07e:	9d a8       	ldd	r9, Y+53	; 0x35
    e080:	ae a8       	ldd	r10, Y+54	; 0x36
    e082:	bf a8       	ldd	r11, Y+55	; 0x37
    e084:	c8 ac       	ldd	r12, Y+56	; 0x38
    e086:	d9 ac       	ldd	r13, Y+57	; 0x39
    e088:	ea ac       	ldd	r14, Y+58	; 0x3a
    e08a:	fb ac       	ldd	r15, Y+59	; 0x3b
    e08c:	28 2d       	mov	r18, r8
    e08e:	39 2d       	mov	r19, r9
    e090:	4a 2d       	mov	r20, r10
    e092:	5b 2d       	mov	r21, r11
    e094:	6c 2d       	mov	r22, r12
    e096:	7d 2d       	mov	r23, r13
    e098:	8e 2d       	mov	r24, r14
    e09a:	9f 2d       	mov	r25, r15
    e09c:	02 e0       	ldi	r16, 0x02	; 2
    e09e:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    e0a2:	2c af       	std	Y+60, r18	; 0x3c
    e0a4:	3d af       	std	Y+61, r19	; 0x3d
    e0a6:	4e af       	std	Y+62, r20	; 0x3e
    e0a8:	5f af       	std	Y+63, r21	; 0x3f
    e0aa:	21 96       	adiw	r28, 0x01	; 1
    e0ac:	6f af       	std	Y+63, r22	; 0x3f
    e0ae:	21 97       	sbiw	r28, 0x01	; 1
    e0b0:	22 96       	adiw	r28, 0x02	; 2
    e0b2:	7f af       	std	Y+63, r23	; 0x3f
    e0b4:	22 97       	sbiw	r28, 0x02	; 2
    e0b6:	23 96       	adiw	r28, 0x03	; 3
    e0b8:	8f af       	std	Y+63, r24	; 0x3f
    e0ba:	23 97       	sbiw	r28, 0x03	; 3
    e0bc:	24 96       	adiw	r28, 0x04	; 4
    e0be:	9f af       	std	Y+63, r25	; 0x3f
    e0c0:	24 97       	sbiw	r28, 0x04	; 4
    e0c2:	28 2d       	mov	r18, r8
    e0c4:	39 2d       	mov	r19, r9
    e0c6:	4a 2d       	mov	r20, r10
    e0c8:	5b 2d       	mov	r21, r11
    e0ca:	6c 2d       	mov	r22, r12
    e0cc:	7d 2d       	mov	r23, r13
    e0ce:	8e 2d       	mov	r24, r14
    e0d0:	9f 2d       	mov	r25, r15
    e0d2:	ac ac       	ldd	r10, Y+60	; 0x3c
    e0d4:	bd ac       	ldd	r11, Y+61	; 0x3d
    e0d6:	ce ac       	ldd	r12, Y+62	; 0x3e
    e0d8:	df ac       	ldd	r13, Y+63	; 0x3f
    e0da:	21 96       	adiw	r28, 0x01	; 1
    e0dc:	ef ac       	ldd	r14, Y+63	; 0x3f
    e0de:	21 97       	sbiw	r28, 0x01	; 1
    e0e0:	22 96       	adiw	r28, 0x02	; 2
    e0e2:	ff ac       	ldd	r15, Y+63	; 0x3f
    e0e4:	22 97       	sbiw	r28, 0x02	; 2
    e0e6:	23 96       	adiw	r28, 0x03	; 3
    e0e8:	0f ad       	ldd	r16, Y+63	; 0x3f
    e0ea:	23 97       	sbiw	r28, 0x03	; 3
    e0ec:	24 96       	adiw	r28, 0x04	; 4
    e0ee:	1f ad       	ldd	r17, Y+63	; 0x3f
    e0f0:	24 97       	sbiw	r28, 0x04	; 4
    e0f2:	0f 94 62 30 	call	0x260c4	; 0x260c4 <__adddi3>
    e0f6:	22 2e       	mov	r2, r18
    e0f8:	33 2e       	mov	r3, r19
    e0fa:	44 2e       	mov	r4, r20
    e0fc:	55 2e       	mov	r5, r21
    e0fe:	66 2e       	mov	r6, r22
    e100:	77 2e       	mov	r7, r23
    e102:	88 2e       	mov	r8, r24
    e104:	99 2e       	mov	r9, r25
    e106:	0f 2e       	mov	r0, r31
    e108:	f6 e0       	ldi	r31, 0x06	; 6
    e10a:	af 2e       	mov	r10, r31
    e10c:	f0 2d       	mov	r31, r0
    e10e:	b1 2c       	mov	r11, r1
    e110:	c1 2c       	mov	r12, r1
    e112:	d1 2c       	mov	r13, r1
    e114:	e1 2c       	mov	r14, r1
    e116:	f1 2c       	mov	r15, r1
    e118:	00 e0       	ldi	r16, 0x00	; 0
    e11a:	10 e0       	ldi	r17, 0x00	; 0
    e11c:	22 2d       	mov	r18, r2
    e11e:	33 2d       	mov	r19, r3
    e120:	44 2d       	mov	r20, r4
    e122:	55 2d       	mov	r21, r5
    e124:	66 2d       	mov	r22, r6
    e126:	77 2d       	mov	r23, r7
    e128:	88 2d       	mov	r24, r8
    e12a:	99 2d       	mov	r25, r9
    e12c:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    e130:	22 2e       	mov	r2, r18
    e132:	33 2e       	mov	r3, r19
    e134:	44 2e       	mov	r4, r20
    e136:	55 2e       	mov	r5, r21
    e138:	66 2e       	mov	r6, r22
    e13a:	77 2e       	mov	r7, r23
    e13c:	88 2e       	mov	r8, r24
    e13e:	99 2e       	mov	r9, r25
    e140:	a2 2c       	mov	r10, r2
    e142:	b3 2c       	mov	r11, r3
    e144:	c4 2c       	mov	r12, r4
    e146:	d5 2c       	mov	r13, r5
    e148:	e6 2c       	mov	r14, r6
    e14a:	f7 2c       	mov	r15, r7
    e14c:	08 2d       	mov	r16, r8
    e14e:	19 2d       	mov	r17, r9
    e150:	2a 2d       	mov	r18, r10
    e152:	3b 2d       	mov	r19, r11
    e154:	4c 2d       	mov	r20, r12
    e156:	5d 2d       	mov	r21, r13
    e158:	6e 2d       	mov	r22, r14
    e15a:	7f 2d       	mov	r23, r15
    e15c:	80 2f       	mov	r24, r16
    e15e:	91 2f       	mov	r25, r17
    e160:	29 51       	subi	r18, 0x19	; 25
    e162:	3c 4f       	sbci	r19, 0xFC	; 252
    e164:	4f 4f       	sbci	r20, 0xFF	; 255
    e166:	5f 4f       	sbci	r21, 0xFF	; 255
    e168:	6f 4f       	sbci	r22, 0xFF	; 255
    e16a:	7f 4f       	sbci	r23, 0xFF	; 255
    e16c:	8f 4f       	sbci	r24, 0xFF	; 255
    e16e:	9f 4f       	sbci	r25, 0xFF	; 255
    e170:	a2 2e       	mov	r10, r18
    e172:	b3 2e       	mov	r11, r19
    e174:	c4 2e       	mov	r12, r20
    e176:	d5 2e       	mov	r13, r21
    e178:	e6 2e       	mov	r14, r22
    e17a:	f7 2e       	mov	r15, r23
    e17c:	08 2f       	mov	r16, r24
    e17e:	19 2f       	mov	r17, r25
    e180:	2a 2d       	mov	r18, r10
    e182:	3b 2d       	mov	r19, r11
    e184:	4c 2d       	mov	r20, r12
    e186:	5d 2d       	mov	r21, r13
    e188:	6e 2d       	mov	r22, r14
    e18a:	7f 2d       	mov	r23, r15
    e18c:	80 2f       	mov	r24, r16
    e18e:	91 2f       	mov	r25, r17
    e190:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
    e194:	dc 01       	movw	r26, r24
    e196:	cb 01       	movw	r24, r22
    e198:	20 e0       	ldi	r18, 0x00	; 0
    e19a:	30 e0       	ldi	r19, 0x00	; 0
    e19c:	4a e7       	ldi	r20, 0x7A	; 122
    e19e:	54 e4       	ldi	r21, 0x44	; 68
    e1a0:	bc 01       	movw	r22, r24
    e1a2:	cd 01       	movw	r24, r26
    e1a4:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    e1a8:	dc 01       	movw	r26, r24
    e1aa:	cb 01       	movw	r24, r22
    e1ac:	bc 01       	movw	r22, r24
    e1ae:	cd 01       	movw	r24, r26
    e1b0:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
    e1b4:	a2 2e       	mov	r10, r18
    e1b6:	b3 2e       	mov	r11, r19
    e1b8:	c4 2e       	mov	r12, r20
    e1ba:	d5 2e       	mov	r13, r21
    e1bc:	e6 2e       	mov	r14, r22
    e1be:	f7 2e       	mov	r15, r23
    e1c0:	08 2f       	mov	r16, r24
    e1c2:	19 2f       	mov	r17, r25
    e1c4:	d6 01       	movw	r26, r12
    e1c6:	c5 01       	movw	r24, r10
    e1c8:	bc 01       	movw	r22, r24
    e1ca:	cd 01       	movw	r24, r26
    e1cc:	0e 94 5a 60 	call	0xc0b4	; 0xc0b4 <__portable_avr_delay_cycles>
    e1d0:	81 e0       	ldi	r24, 0x01	; 1
    e1d2:	80 93 ca 29 	sts	0x29CA, r24	; 0x8029ca <g_twi1_gyro_valid>
    e1d6:	88 e0       	ldi	r24, 0x08	; 8
    e1d8:	9b e3       	ldi	r25, 0x3B	; 59
    e1da:	89 2f       	mov	r24, r25
    e1dc:	8f 93       	push	r24
    e1de:	88 e0       	ldi	r24, 0x08	; 8
    e1e0:	9b e3       	ldi	r25, 0x3B	; 59
    e1e2:	8f 93       	push	r24
    e1e4:	1f 92       	push	r1
    e1e6:	80 e8       	ldi	r24, 0x80	; 128
    e1e8:	8f 93       	push	r24
    e1ea:	83 e7       	ldi	r24, 0x73	; 115
    e1ec:	9c e2       	ldi	r25, 0x2C	; 44
    e1ee:	89 2f       	mov	r24, r25
    e1f0:	8f 93       	push	r24
    e1f2:	83 e7       	ldi	r24, 0x73	; 115
    e1f4:	9c e2       	ldi	r25, 0x2C	; 44
    e1f6:	8f 93       	push	r24
    e1f8:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    e1fc:	0f 90       	pop	r0
    e1fe:	0f 90       	pop	r0
    e200:	0f 90       	pop	r0
    e202:	0f 90       	pop	r0
    e204:	0f 90       	pop	r0
    e206:	0f 90       	pop	r0
    e208:	8a 83       	std	Y+2, r24	; 0x02
    e20a:	9b 83       	std	Y+3, r25	; 0x03
    e20c:	43 e7       	ldi	r20, 0x73	; 115
    e20e:	5c e2       	ldi	r21, 0x2C	; 44
    e210:	68 e2       	ldi	r22, 0x28	; 40
    e212:	88 e0       	ldi	r24, 0x08	; 8
    e214:	0e 94 c9 89 	call	0x11392	; 0x11392 <task_twi2_lcd_str>
    e218:	89 eb       	ldi	r24, 0xB9	; 185
    e21a:	9a e3       	ldi	r25, 0x3A	; 58
    e21c:	89 2f       	mov	r24, r25
    e21e:	8f 93       	push	r24
    e220:	89 eb       	ldi	r24, 0xB9	; 185
    e222:	9a e3       	ldi	r25, 0x3A	; 58
    e224:	8f 93       	push	r24
    e226:	1f 92       	push	r1
    e228:	80 e8       	ldi	r24, 0x80	; 128
    e22a:	8f 93       	push	r24
    e22c:	83 e7       	ldi	r24, 0x73	; 115
    e22e:	9c e2       	ldi	r25, 0x2C	; 44
    e230:	89 2f       	mov	r24, r25
    e232:	8f 93       	push	r24
    e234:	83 e7       	ldi	r24, 0x73	; 115
    e236:	9c e2       	ldi	r25, 0x2C	; 44
    e238:	8f 93       	push	r24
    e23a:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    e23e:	0f 90       	pop	r0
    e240:	0f 90       	pop	r0
    e242:	0f 90       	pop	r0
    e244:	0f 90       	pop	r0
    e246:	0f 90       	pop	r0
    e248:	0f 90       	pop	r0
    e24a:	8a 83       	std	Y+2, r24	; 0x02
    e24c:	9b 83       	std	Y+3, r25	; 0x03
    e24e:	8a 81       	ldd	r24, Y+2	; 0x02
    e250:	9b 81       	ldd	r25, Y+3	; 0x03
    e252:	81 38       	cpi	r24, 0x81	; 129
    e254:	91 05       	cpc	r25, r1
    e256:	10 f0       	brcs	.+4      	; 0xe25c <init_twi1_gyro+0xb98>
    e258:	80 e8       	ldi	r24, 0x80	; 128
    e25a:	90 e0       	ldi	r25, 0x00	; 0
    e25c:	40 e0       	ldi	r20, 0x00	; 0
    e25e:	68 2f       	mov	r22, r24
    e260:	83 e7       	ldi	r24, 0x73	; 115
    e262:	9c e2       	ldi	r25, 0x2C	; 44
    e264:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>
    e268:	4c c0       	rjmp	.+152    	; 0xe302 <init_twi1_gyro+0xc3e>
    e26a:	00 00       	nop
    e26c:	1b c0       	rjmp	.+54     	; 0xe2a4 <init_twi1_gyro+0xbe0>
    e26e:	00 00       	nop
    e270:	19 c0       	rjmp	.+50     	; 0xe2a4 <init_twi1_gyro+0xbe0>
    e272:	00 00       	nop
    e274:	17 c0       	rjmp	.+46     	; 0xe2a4 <init_twi1_gyro+0xbe0>
    e276:	00 00       	nop
    e278:	15 c0       	rjmp	.+42     	; 0xe2a4 <init_twi1_gyro+0xbe0>
    e27a:	00 00       	nop
    e27c:	13 c0       	rjmp	.+38     	; 0xe2a4 <init_twi1_gyro+0xbe0>
    e27e:	00 00       	nop
    e280:	11 c0       	rjmp	.+34     	; 0xe2a4 <init_twi1_gyro+0xbe0>
    e282:	00 00       	nop
    e284:	0f c0       	rjmp	.+30     	; 0xe2a4 <init_twi1_gyro+0xbe0>
    e286:	00 00       	nop
    e288:	0d c0       	rjmp	.+26     	; 0xe2a4 <init_twi1_gyro+0xbe0>
    e28a:	00 00       	nop
    e28c:	0b c0       	rjmp	.+22     	; 0xe2a4 <init_twi1_gyro+0xbe0>
    e28e:	00 00       	nop
    e290:	09 c0       	rjmp	.+18     	; 0xe2a4 <init_twi1_gyro+0xbe0>
    e292:	00 00       	nop
    e294:	07 c0       	rjmp	.+14     	; 0xe2a4 <init_twi1_gyro+0xbe0>
    e296:	00 00       	nop
    e298:	05 c0       	rjmp	.+10     	; 0xe2a4 <init_twi1_gyro+0xbe0>
    e29a:	00 00       	nop
    e29c:	03 c0       	rjmp	.+6      	; 0xe2a4 <init_twi1_gyro+0xbe0>
    e29e:	00 00       	nop
    e2a0:	01 c0       	rjmp	.+2      	; 0xe2a4 <init_twi1_gyro+0xbe0>
    e2a2:	00 00       	nop
    e2a4:	89 81       	ldd	r24, Y+1	; 0x01
    e2a6:	08 2e       	mov	r0, r24
    e2a8:	00 0c       	add	r0, r0
    e2aa:	99 0b       	sbc	r25, r25
    e2ac:	29 2f       	mov	r18, r25
    e2ae:	2f 93       	push	r18
    e2b0:	8f 93       	push	r24
    e2b2:	87 ed       	ldi	r24, 0xD7	; 215
    e2b4:	9a e3       	ldi	r25, 0x3A	; 58
    e2b6:	89 2f       	mov	r24, r25
    e2b8:	8f 93       	push	r24
    e2ba:	87 ed       	ldi	r24, 0xD7	; 215
    e2bc:	9a e3       	ldi	r25, 0x3A	; 58
    e2be:	8f 93       	push	r24
    e2c0:	1f 92       	push	r1
    e2c2:	80 e8       	ldi	r24, 0x80	; 128
    e2c4:	8f 93       	push	r24
    e2c6:	83 e7       	ldi	r24, 0x73	; 115
    e2c8:	9c e2       	ldi	r25, 0x2C	; 44
    e2ca:	89 2f       	mov	r24, r25
    e2cc:	8f 93       	push	r24
    e2ce:	83 e7       	ldi	r24, 0x73	; 115
    e2d0:	9c e2       	ldi	r25, 0x2C	; 44
    e2d2:	8f 93       	push	r24
    e2d4:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    e2d8:	2d b7       	in	r18, 0x3d	; 61
    e2da:	3e b7       	in	r19, 0x3e	; 62
    e2dc:	28 5f       	subi	r18, 0xF8	; 248
    e2de:	3f 4f       	sbci	r19, 0xFF	; 255
    e2e0:	cd bf       	out	0x3d, r28	; 61
    e2e2:	de bf       	out	0x3e, r29	; 62
    e2e4:	8a 83       	std	Y+2, r24	; 0x02
    e2e6:	9b 83       	std	Y+3, r25	; 0x03
    e2e8:	8a 81       	ldd	r24, Y+2	; 0x02
    e2ea:	9b 81       	ldd	r25, Y+3	; 0x03
    e2ec:	81 38       	cpi	r24, 0x81	; 129
    e2ee:	91 05       	cpc	r25, r1
    e2f0:	10 f0       	brcs	.+4      	; 0xe2f6 <init_twi1_gyro+0xc32>
    e2f2:	80 e8       	ldi	r24, 0x80	; 128
    e2f4:	90 e0       	ldi	r25, 0x00	; 0
    e2f6:	40 e0       	ldi	r20, 0x00	; 0
    e2f8:	68 2f       	mov	r22, r24
    e2fa:	83 e7       	ldi	r24, 0x73	; 115
    e2fc:	9c e2       	ldi	r25, 0x2C	; 44
    e2fe:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>
    e302:	cd 5b       	subi	r28, 0xBD	; 189
    e304:	df 4f       	sbci	r29, 0xFF	; 255
    e306:	cd bf       	out	0x3d, r28	; 61
    e308:	de bf       	out	0x3e, r29	; 62
    e30a:	df 91       	pop	r29
    e30c:	cf 91       	pop	r28
    e30e:	1f 91       	pop	r17
    e310:	0f 91       	pop	r16
    e312:	ff 90       	pop	r15
    e314:	ef 90       	pop	r14
    e316:	df 90       	pop	r13
    e318:	cf 90       	pop	r12
    e31a:	bf 90       	pop	r11
    e31c:	af 90       	pop	r10
    e31e:	9f 90       	pop	r9
    e320:	8f 90       	pop	r8
    e322:	7f 90       	pop	r7
    e324:	6f 90       	pop	r6
    e326:	5f 90       	pop	r5
    e328:	4f 90       	pop	r4
    e32a:	3f 90       	pop	r3
    e32c:	2f 90       	pop	r2
    e32e:	08 95       	ret

0000e330 <init_twi1_baro>:
    e330:	2f 92       	push	r2
    e332:	3f 92       	push	r3
    e334:	4f 92       	push	r4
    e336:	5f 92       	push	r5
    e338:	6f 92       	push	r6
    e33a:	7f 92       	push	r7
    e33c:	8f 92       	push	r8
    e33e:	9f 92       	push	r9
    e340:	af 92       	push	r10
    e342:	bf 92       	push	r11
    e344:	cf 92       	push	r12
    e346:	df 92       	push	r13
    e348:	ef 92       	push	r14
    e34a:	ff 92       	push	r15
    e34c:	0f 93       	push	r16
    e34e:	1f 93       	push	r17
    e350:	cf 93       	push	r28
    e352:	df 93       	push	r29
    e354:	cd b7       	in	r28, 0x3d	; 61
    e356:	de b7       	in	r29, 0x3e	; 62
    e358:	2d 97       	sbiw	r28, 0x0d	; 13
    e35a:	cd bf       	out	0x3d, r28	; 61
    e35c:	de bf       	out	0x3e, r29	; 62
    e35e:	1f 92       	push	r1
    e360:	86 e7       	ldi	r24, 0x76	; 118
    e362:	8f 93       	push	r24
    e364:	8c e1       	ldi	r24, 0x1C	; 28
    e366:	9b e3       	ldi	r25, 0x3B	; 59
    e368:	89 2f       	mov	r24, r25
    e36a:	8f 93       	push	r24
    e36c:	8c e1       	ldi	r24, 0x1C	; 28
    e36e:	9b e3       	ldi	r25, 0x3B	; 59
    e370:	8f 93       	push	r24
    e372:	1f 92       	push	r1
    e374:	80 e8       	ldi	r24, 0x80	; 128
    e376:	8f 93       	push	r24
    e378:	83 e7       	ldi	r24, 0x73	; 115
    e37a:	9c e2       	ldi	r25, 0x2C	; 44
    e37c:	89 2f       	mov	r24, r25
    e37e:	8f 93       	push	r24
    e380:	83 e7       	ldi	r24, 0x73	; 115
    e382:	9c e2       	ldi	r25, 0x2C	; 44
    e384:	8f 93       	push	r24
    e386:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    e38a:	2d b7       	in	r18, 0x3d	; 61
    e38c:	3e b7       	in	r19, 0x3e	; 62
    e38e:	28 5f       	subi	r18, 0xF8	; 248
    e390:	3f 4f       	sbci	r19, 0xFF	; 255
    e392:	cd bf       	out	0x3d, r28	; 61
    e394:	de bf       	out	0x3e, r29	; 62
    e396:	8c 83       	std	Y+4, r24	; 0x04
    e398:	9d 83       	std	Y+5, r25	; 0x05
    e39a:	8c 81       	ldd	r24, Y+4	; 0x04
    e39c:	9d 81       	ldd	r25, Y+5	; 0x05
    e39e:	81 38       	cpi	r24, 0x81	; 129
    e3a0:	91 05       	cpc	r25, r1
    e3a2:	10 f0       	brcs	.+4      	; 0xe3a8 <init_twi1_baro+0x78>
    e3a4:	80 e8       	ldi	r24, 0x80	; 128
    e3a6:	90 e0       	ldi	r25, 0x00	; 0
    e3a8:	40 e0       	ldi	r20, 0x00	; 0
    e3aa:	68 2f       	mov	r22, r24
    e3ac:	83 e7       	ldi	r24, 0x73	; 115
    e3ae:	9c e2       	ldi	r25, 0x2C	; 44
    e3b0:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>
    e3b4:	86 e7       	ldi	r24, 0x76	; 118
    e3b6:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    e3ba:	8e e1       	ldi	r24, 0x1E	; 30
    e3bc:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    e3c0:	81 e0       	ldi	r24, 0x01	; 1
    e3c2:	90 e0       	ldi	r25, 0x00	; 0
    e3c4:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    e3c8:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    e3cc:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <g_twi1_packet+0x8>
    e3d0:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <g_twi1_packet+0x9>
    e3d4:	6a e1       	ldi	r22, 0x1A	; 26
    e3d6:	70 e2       	ldi	r23, 0x20	; 32
    e3d8:	80 ea       	ldi	r24, 0xA0	; 160
    e3da:	94 e0       	ldi	r25, 0x04	; 4
    e3dc:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <twi_master_write>
    e3e0:	89 83       	std	Y+1, r24	; 0x01
    e3e2:	89 81       	ldd	r24, Y+1	; 0x01
    e3e4:	88 23       	and	r24, r24
    e3e6:	09 f0       	breq	.+2      	; 0xe3ea <init_twi1_baro+0xba>
    e3e8:	00 c2       	rjmp	.+1024   	; 0xe7ea <init_twi1_baro+0x4ba>
    e3ea:	0e 94 1a 5f 	call	0xbe34	; 0xbe34 <sysclk_get_cpu_hz>
    e3ee:	dc 01       	movw	r26, r24
    e3f0:	cb 01       	movw	r24, r22
    e3f2:	1c 01       	movw	r2, r24
    e3f4:	2d 01       	movw	r4, r26
    e3f6:	61 2c       	mov	r6, r1
    e3f8:	71 2c       	mov	r7, r1
    e3fa:	43 01       	movw	r8, r6
    e3fc:	a2 2c       	mov	r10, r2
    e3fe:	b3 2c       	mov	r11, r3
    e400:	c4 2c       	mov	r12, r4
    e402:	d5 2c       	mov	r13, r5
    e404:	e6 2c       	mov	r14, r6
    e406:	f7 2c       	mov	r15, r7
    e408:	08 2d       	mov	r16, r8
    e40a:	19 2d       	mov	r17, r9
    e40c:	2a 2d       	mov	r18, r10
    e40e:	3b 2d       	mov	r19, r11
    e410:	4c 2d       	mov	r20, r12
    e412:	5d 2d       	mov	r21, r13
    e414:	6e 2d       	mov	r22, r14
    e416:	7f 2d       	mov	r23, r15
    e418:	80 2f       	mov	r24, r16
    e41a:	91 2f       	mov	r25, r17
    e41c:	01 e0       	ldi	r16, 0x01	; 1
    e41e:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    e422:	2e 83       	std	Y+6, r18	; 0x06
    e424:	3f 83       	std	Y+7, r19	; 0x07
    e426:	48 87       	std	Y+8, r20	; 0x08
    e428:	59 87       	std	Y+9, r21	; 0x09
    e42a:	6a 87       	std	Y+10, r22	; 0x0a
    e42c:	7b 87       	std	Y+11, r23	; 0x0b
    e42e:	8c 87       	std	Y+12, r24	; 0x0c
    e430:	9d 87       	std	Y+13, r25	; 0x0d
    e432:	ae 80       	ldd	r10, Y+6	; 0x06
    e434:	bf 80       	ldd	r11, Y+7	; 0x07
    e436:	c8 84       	ldd	r12, Y+8	; 0x08
    e438:	d9 84       	ldd	r13, Y+9	; 0x09
    e43a:	ea 84       	ldd	r14, Y+10	; 0x0a
    e43c:	fb 84       	ldd	r15, Y+11	; 0x0b
    e43e:	0c 85       	ldd	r16, Y+12	; 0x0c
    e440:	1d 85       	ldd	r17, Y+13	; 0x0d
    e442:	2a 2d       	mov	r18, r10
    e444:	3b 2d       	mov	r19, r11
    e446:	4c 2d       	mov	r20, r12
    e448:	5d 2d       	mov	r21, r13
    e44a:	6e 2d       	mov	r22, r14
    e44c:	7f 2d       	mov	r23, r15
    e44e:	80 2f       	mov	r24, r16
    e450:	91 2f       	mov	r25, r17
    e452:	a2 2c       	mov	r10, r2
    e454:	b3 2c       	mov	r11, r3
    e456:	c4 2c       	mov	r12, r4
    e458:	d5 2c       	mov	r13, r5
    e45a:	e6 2c       	mov	r14, r6
    e45c:	f7 2c       	mov	r15, r7
    e45e:	08 2d       	mov	r16, r8
    e460:	19 2d       	mov	r17, r9
    e462:	0f 94 62 30 	call	0x260c4	; 0x260c4 <__adddi3>
    e466:	22 2e       	mov	r2, r18
    e468:	33 2e       	mov	r3, r19
    e46a:	44 2e       	mov	r4, r20
    e46c:	55 2e       	mov	r5, r21
    e46e:	66 2e       	mov	r6, r22
    e470:	77 2e       	mov	r7, r23
    e472:	88 2e       	mov	r8, r24
    e474:	99 2e       	mov	r9, r25
    e476:	0f 2e       	mov	r0, r31
    e478:	f6 e0       	ldi	r31, 0x06	; 6
    e47a:	af 2e       	mov	r10, r31
    e47c:	f0 2d       	mov	r31, r0
    e47e:	b1 2c       	mov	r11, r1
    e480:	c1 2c       	mov	r12, r1
    e482:	d1 2c       	mov	r13, r1
    e484:	e1 2c       	mov	r14, r1
    e486:	f1 2c       	mov	r15, r1
    e488:	00 e0       	ldi	r16, 0x00	; 0
    e48a:	10 e0       	ldi	r17, 0x00	; 0
    e48c:	22 2d       	mov	r18, r2
    e48e:	33 2d       	mov	r19, r3
    e490:	44 2d       	mov	r20, r4
    e492:	55 2d       	mov	r21, r5
    e494:	66 2d       	mov	r22, r6
    e496:	77 2d       	mov	r23, r7
    e498:	88 2d       	mov	r24, r8
    e49a:	99 2d       	mov	r25, r9
    e49c:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    e4a0:	22 2e       	mov	r2, r18
    e4a2:	33 2e       	mov	r3, r19
    e4a4:	44 2e       	mov	r4, r20
    e4a6:	55 2e       	mov	r5, r21
    e4a8:	66 2e       	mov	r6, r22
    e4aa:	77 2e       	mov	r7, r23
    e4ac:	88 2e       	mov	r8, r24
    e4ae:	99 2e       	mov	r9, r25
    e4b0:	a2 2c       	mov	r10, r2
    e4b2:	b3 2c       	mov	r11, r3
    e4b4:	c4 2c       	mov	r12, r4
    e4b6:	d5 2c       	mov	r13, r5
    e4b8:	e6 2c       	mov	r14, r6
    e4ba:	f7 2c       	mov	r15, r7
    e4bc:	08 2d       	mov	r16, r8
    e4be:	19 2d       	mov	r17, r9
    e4c0:	2a 2d       	mov	r18, r10
    e4c2:	3b 2d       	mov	r19, r11
    e4c4:	4c 2d       	mov	r20, r12
    e4c6:	5d 2d       	mov	r21, r13
    e4c8:	6e 2d       	mov	r22, r14
    e4ca:	7f 2d       	mov	r23, r15
    e4cc:	80 2f       	mov	r24, r16
    e4ce:	91 2f       	mov	r25, r17
    e4d0:	29 51       	subi	r18, 0x19	; 25
    e4d2:	3c 4f       	sbci	r19, 0xFC	; 252
    e4d4:	4f 4f       	sbci	r20, 0xFF	; 255
    e4d6:	5f 4f       	sbci	r21, 0xFF	; 255
    e4d8:	6f 4f       	sbci	r22, 0xFF	; 255
    e4da:	7f 4f       	sbci	r23, 0xFF	; 255
    e4dc:	8f 4f       	sbci	r24, 0xFF	; 255
    e4de:	9f 4f       	sbci	r25, 0xFF	; 255
    e4e0:	a2 2e       	mov	r10, r18
    e4e2:	b3 2e       	mov	r11, r19
    e4e4:	c4 2e       	mov	r12, r20
    e4e6:	d5 2e       	mov	r13, r21
    e4e8:	e6 2e       	mov	r14, r22
    e4ea:	f7 2e       	mov	r15, r23
    e4ec:	08 2f       	mov	r16, r24
    e4ee:	19 2f       	mov	r17, r25
    e4f0:	2a 2d       	mov	r18, r10
    e4f2:	3b 2d       	mov	r19, r11
    e4f4:	4c 2d       	mov	r20, r12
    e4f6:	5d 2d       	mov	r21, r13
    e4f8:	6e 2d       	mov	r22, r14
    e4fa:	7f 2d       	mov	r23, r15
    e4fc:	80 2f       	mov	r24, r16
    e4fe:	91 2f       	mov	r25, r17
    e500:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
    e504:	dc 01       	movw	r26, r24
    e506:	cb 01       	movw	r24, r22
    e508:	20 e0       	ldi	r18, 0x00	; 0
    e50a:	30 e0       	ldi	r19, 0x00	; 0
    e50c:	4a e7       	ldi	r20, 0x7A	; 122
    e50e:	54 e4       	ldi	r21, 0x44	; 68
    e510:	bc 01       	movw	r22, r24
    e512:	cd 01       	movw	r24, r26
    e514:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    e518:	dc 01       	movw	r26, r24
    e51a:	cb 01       	movw	r24, r22
    e51c:	bc 01       	movw	r22, r24
    e51e:	cd 01       	movw	r24, r26
    e520:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
    e524:	a2 2e       	mov	r10, r18
    e526:	b3 2e       	mov	r11, r19
    e528:	c4 2e       	mov	r12, r20
    e52a:	d5 2e       	mov	r13, r21
    e52c:	e6 2e       	mov	r14, r22
    e52e:	f7 2e       	mov	r15, r23
    e530:	08 2f       	mov	r16, r24
    e532:	19 2f       	mov	r17, r25
    e534:	d6 01       	movw	r26, r12
    e536:	c5 01       	movw	r24, r10
    e538:	bc 01       	movw	r22, r24
    e53a:	cd 01       	movw	r24, r26
    e53c:	0e 94 5a 60 	call	0xc0b4	; 0xc0b4 <__portable_avr_delay_cycles>
    e540:	86 e7       	ldi	r24, 0x76	; 118
    e542:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    e546:	8e ea       	ldi	r24, 0xAE	; 174
    e548:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    e54c:	81 e0       	ldi	r24, 0x01	; 1
    e54e:	90 e0       	ldi	r25, 0x00	; 0
    e550:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    e554:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    e558:	82 e0       	ldi	r24, 0x02	; 2
    e55a:	90 e0       	ldi	r25, 0x00	; 0
    e55c:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    e560:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    e564:	6a e1       	ldi	r22, 0x1A	; 26
    e566:	70 e2       	ldi	r23, 0x20	; 32
    e568:	80 ea       	ldi	r24, 0xA0	; 160
    e56a:	94 e0       	ldi	r25, 0x04	; 4
    e56c:	0e 94 65 60 	call	0xc0ca	; 0xc0ca <twi_master_read>
    e570:	89 83       	std	Y+1, r24	; 0x01
    e572:	89 81       	ldd	r24, Y+1	; 0x01
    e574:	88 23       	and	r24, r24
    e576:	79 f1       	breq	.+94     	; 0xe5d6 <init_twi1_baro+0x2a6>
    e578:	89 81       	ldd	r24, Y+1	; 0x01
    e57a:	08 2e       	mov	r0, r24
    e57c:	00 0c       	add	r0, r0
    e57e:	99 0b       	sbc	r25, r25
    e580:	29 2f       	mov	r18, r25
    e582:	2f 93       	push	r18
    e584:	8f 93       	push	r24
    e586:	88 e5       	ldi	r24, 0x58	; 88
    e588:	9b e3       	ldi	r25, 0x3B	; 59
    e58a:	89 2f       	mov	r24, r25
    e58c:	8f 93       	push	r24
    e58e:	88 e5       	ldi	r24, 0x58	; 88
    e590:	9b e3       	ldi	r25, 0x3B	; 59
    e592:	8f 93       	push	r24
    e594:	1f 92       	push	r1
    e596:	80 e8       	ldi	r24, 0x80	; 128
    e598:	8f 93       	push	r24
    e59a:	83 e7       	ldi	r24, 0x73	; 115
    e59c:	9c e2       	ldi	r25, 0x2C	; 44
    e59e:	89 2f       	mov	r24, r25
    e5a0:	8f 93       	push	r24
    e5a2:	83 e7       	ldi	r24, 0x73	; 115
    e5a4:	9c e2       	ldi	r25, 0x2C	; 44
    e5a6:	8f 93       	push	r24
    e5a8:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    e5ac:	ed b7       	in	r30, 0x3d	; 61
    e5ae:	fe b7       	in	r31, 0x3e	; 62
    e5b0:	38 96       	adiw	r30, 0x08	; 8
    e5b2:	cd bf       	out	0x3d, r28	; 61
    e5b4:	de bf       	out	0x3e, r29	; 62
    e5b6:	8c 83       	std	Y+4, r24	; 0x04
    e5b8:	9d 83       	std	Y+5, r25	; 0x05
    e5ba:	8c 81       	ldd	r24, Y+4	; 0x04
    e5bc:	9d 81       	ldd	r25, Y+5	; 0x05
    e5be:	81 38       	cpi	r24, 0x81	; 129
    e5c0:	91 05       	cpc	r25, r1
    e5c2:	10 f0       	brcs	.+4      	; 0xe5c8 <init_twi1_baro+0x298>
    e5c4:	80 e8       	ldi	r24, 0x80	; 128
    e5c6:	90 e0       	ldi	r25, 0x00	; 0
    e5c8:	40 e0       	ldi	r20, 0x00	; 0
    e5ca:	68 2f       	mov	r22, r24
    e5cc:	83 e7       	ldi	r24, 0x73	; 115
    e5ce:	9c e2       	ldi	r25, 0x2C	; 44
    e5d0:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>
    e5d4:	0b c1       	rjmp	.+534    	; 0xe7ec <init_twi1_baro+0x4bc>
    e5d6:	80 91 f3 2c 	lds	r24, 0x2CF3	; 0x802cf3 <g_twi1_m_data>
    e5da:	88 2f       	mov	r24, r24
    e5dc:	90 e0       	ldi	r25, 0x00	; 0
    e5de:	38 2f       	mov	r19, r24
    e5e0:	22 27       	eor	r18, r18
    e5e2:	80 91 f4 2c 	lds	r24, 0x2CF4	; 0x802cf4 <g_twi1_m_data+0x1>
    e5e6:	88 2f       	mov	r24, r24
    e5e8:	90 e0       	ldi	r25, 0x00	; 0
    e5ea:	82 2b       	or	r24, r18
    e5ec:	93 2b       	or	r25, r19
    e5ee:	92 95       	swap	r25
    e5f0:	82 95       	swap	r24
    e5f2:	8f 70       	andi	r24, 0x0F	; 15
    e5f4:	89 27       	eor	r24, r25
    e5f6:	9f 70       	andi	r25, 0x0F	; 15
    e5f8:	89 27       	eor	r24, r25
    e5fa:	80 93 29 2a 	sts	0x2A29, r24	; 0x802a29 <g_twi1_baro_version>
    e5fe:	90 93 2a 2a 	sts	0x2A2A, r25	; 0x802a2a <g_twi1_baro_version+0x1>
    e602:	80 91 29 2a 	lds	r24, 0x2A29	; 0x802a29 <g_twi1_baro_version>
    e606:	90 91 2a 2a 	lds	r25, 0x2A2A	; 0x802a2a <g_twi1_baro_version+0x1>
    e60a:	29 2f       	mov	r18, r25
    e60c:	2f 93       	push	r18
    e60e:	8f 93       	push	r24
    e610:	8d e8       	ldi	r24, 0x8D	; 141
    e612:	9b e3       	ldi	r25, 0x3B	; 59
    e614:	89 2f       	mov	r24, r25
    e616:	8f 93       	push	r24
    e618:	8d e8       	ldi	r24, 0x8D	; 141
    e61a:	9b e3       	ldi	r25, 0x3B	; 59
    e61c:	8f 93       	push	r24
    e61e:	1f 92       	push	r1
    e620:	80 e8       	ldi	r24, 0x80	; 128
    e622:	8f 93       	push	r24
    e624:	83 e7       	ldi	r24, 0x73	; 115
    e626:	9c e2       	ldi	r25, 0x2C	; 44
    e628:	89 2f       	mov	r24, r25
    e62a:	8f 93       	push	r24
    e62c:	83 e7       	ldi	r24, 0x73	; 115
    e62e:	9c e2       	ldi	r25, 0x2C	; 44
    e630:	8f 93       	push	r24
    e632:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    e636:	2d b7       	in	r18, 0x3d	; 61
    e638:	3e b7       	in	r19, 0x3e	; 62
    e63a:	28 5f       	subi	r18, 0xF8	; 248
    e63c:	3f 4f       	sbci	r19, 0xFF	; 255
    e63e:	cd bf       	out	0x3d, r28	; 61
    e640:	de bf       	out	0x3e, r29	; 62
    e642:	8c 83       	std	Y+4, r24	; 0x04
    e644:	9d 83       	std	Y+5, r25	; 0x05
    e646:	8c 81       	ldd	r24, Y+4	; 0x04
    e648:	9d 81       	ldd	r25, Y+5	; 0x05
    e64a:	81 38       	cpi	r24, 0x81	; 129
    e64c:	91 05       	cpc	r25, r1
    e64e:	10 f0       	brcs	.+4      	; 0xe654 <init_twi1_baro+0x324>
    e650:	80 e8       	ldi	r24, 0x80	; 128
    e652:	90 e0       	ldi	r25, 0x00	; 0
    e654:	40 e0       	ldi	r20, 0x00	; 0
    e656:	68 2f       	mov	r22, r24
    e658:	83 e7       	ldi	r24, 0x73	; 115
    e65a:	9c e2       	ldi	r25, 0x2C	; 44
    e65c:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>
    e660:	81 e0       	ldi	r24, 0x01	; 1
    e662:	90 e0       	ldi	r25, 0x00	; 0
    e664:	8a 83       	std	Y+2, r24	; 0x02
    e666:	9b 83       	std	Y+3, r25	; 0x03
    e668:	6e c0       	rjmp	.+220    	; 0xe746 <init_twi1_baro+0x416>
    e66a:	86 e7       	ldi	r24, 0x76	; 118
    e66c:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    e670:	8a 81       	ldd	r24, Y+2	; 0x02
    e672:	9b 81       	ldd	r25, Y+3	; 0x03
    e674:	88 0f       	add	r24, r24
    e676:	99 1f       	adc	r25, r25
    e678:	80 6a       	ori	r24, 0xA0	; 160
    e67a:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    e67e:	81 e0       	ldi	r24, 0x01	; 1
    e680:	90 e0       	ldi	r25, 0x00	; 0
    e682:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    e686:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    e68a:	82 e0       	ldi	r24, 0x02	; 2
    e68c:	90 e0       	ldi	r25, 0x00	; 0
    e68e:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    e692:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    e696:	6a e1       	ldi	r22, 0x1A	; 26
    e698:	70 e2       	ldi	r23, 0x20	; 32
    e69a:	80 ea       	ldi	r24, 0xA0	; 160
    e69c:	94 e0       	ldi	r25, 0x04	; 4
    e69e:	0e 94 65 60 	call	0xc0ca	; 0xc0ca <twi_master_read>
    e6a2:	89 83       	std	Y+1, r24	; 0x01
    e6a4:	89 81       	ldd	r24, Y+1	; 0x01
    e6a6:	88 23       	and	r24, r24
    e6a8:	99 f1       	breq	.+102    	; 0xe710 <init_twi1_baro+0x3e0>
    e6aa:	89 81       	ldd	r24, Y+1	; 0x01
    e6ac:	08 2e       	mov	r0, r24
    e6ae:	00 0c       	add	r0, r0
    e6b0:	99 0b       	sbc	r25, r25
    e6b2:	29 2f       	mov	r18, r25
    e6b4:	2f 93       	push	r18
    e6b6:	8f 93       	push	r24
    e6b8:	8b 81       	ldd	r24, Y+3	; 0x03
    e6ba:	8f 93       	push	r24
    e6bc:	8a 81       	ldd	r24, Y+2	; 0x02
    e6be:	8f 93       	push	r24
    e6c0:	83 ec       	ldi	r24, 0xC3	; 195
    e6c2:	9b e3       	ldi	r25, 0x3B	; 59
    e6c4:	89 2f       	mov	r24, r25
    e6c6:	8f 93       	push	r24
    e6c8:	83 ec       	ldi	r24, 0xC3	; 195
    e6ca:	9b e3       	ldi	r25, 0x3B	; 59
    e6cc:	8f 93       	push	r24
    e6ce:	1f 92       	push	r1
    e6d0:	80 e8       	ldi	r24, 0x80	; 128
    e6d2:	8f 93       	push	r24
    e6d4:	83 e7       	ldi	r24, 0x73	; 115
    e6d6:	9c e2       	ldi	r25, 0x2C	; 44
    e6d8:	89 2f       	mov	r24, r25
    e6da:	8f 93       	push	r24
    e6dc:	83 e7       	ldi	r24, 0x73	; 115
    e6de:	9c e2       	ldi	r25, 0x2C	; 44
    e6e0:	8f 93       	push	r24
    e6e2:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    e6e6:	ed b7       	in	r30, 0x3d	; 61
    e6e8:	fe b7       	in	r31, 0x3e	; 62
    e6ea:	3a 96       	adiw	r30, 0x0a	; 10
    e6ec:	cd bf       	out	0x3d, r28	; 61
    e6ee:	de bf       	out	0x3e, r29	; 62
    e6f0:	8c 83       	std	Y+4, r24	; 0x04
    e6f2:	9d 83       	std	Y+5, r25	; 0x05
    e6f4:	8c 81       	ldd	r24, Y+4	; 0x04
    e6f6:	9d 81       	ldd	r25, Y+5	; 0x05
    e6f8:	81 38       	cpi	r24, 0x81	; 129
    e6fa:	91 05       	cpc	r25, r1
    e6fc:	10 f0       	brcs	.+4      	; 0xe702 <init_twi1_baro+0x3d2>
    e6fe:	80 e8       	ldi	r24, 0x80	; 128
    e700:	90 e0       	ldi	r25, 0x00	; 0
    e702:	40 e0       	ldi	r20, 0x00	; 0
    e704:	68 2f       	mov	r22, r24
    e706:	83 e7       	ldi	r24, 0x73	; 115
    e708:	9c e2       	ldi	r25, 0x2C	; 44
    e70a:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>
    e70e:	20 c0       	rjmp	.+64     	; 0xe750 <init_twi1_baro+0x420>
    e710:	80 91 f3 2c 	lds	r24, 0x2CF3	; 0x802cf3 <g_twi1_m_data>
    e714:	88 2f       	mov	r24, r24
    e716:	90 e0       	ldi	r25, 0x00	; 0
    e718:	38 2f       	mov	r19, r24
    e71a:	22 27       	eor	r18, r18
    e71c:	80 91 f4 2c 	lds	r24, 0x2CF4	; 0x802cf4 <g_twi1_m_data+0x1>
    e720:	88 2f       	mov	r24, r24
    e722:	90 e0       	ldi	r25, 0x00	; 0
    e724:	82 2b       	or	r24, r18
    e726:	93 2b       	or	r25, r19
    e728:	9c 01       	movw	r18, r24
    e72a:	8a 81       	ldd	r24, Y+2	; 0x02
    e72c:	9b 81       	ldd	r25, Y+3	; 0x03
    e72e:	88 0f       	add	r24, r24
    e730:	99 1f       	adc	r25, r25
    e732:	85 5d       	subi	r24, 0xD5	; 213
    e734:	95 4d       	sbci	r25, 0xD5	; 213
    e736:	fc 01       	movw	r30, r24
    e738:	20 83       	st	Z, r18
    e73a:	31 83       	std	Z+1, r19	; 0x01
    e73c:	8a 81       	ldd	r24, Y+2	; 0x02
    e73e:	9b 81       	ldd	r25, Y+3	; 0x03
    e740:	01 96       	adiw	r24, 0x01	; 1
    e742:	8a 83       	std	Y+2, r24	; 0x02
    e744:	9b 83       	std	Y+3, r25	; 0x03
    e746:	8a 81       	ldd	r24, Y+2	; 0x02
    e748:	9b 81       	ldd	r25, Y+3	; 0x03
    e74a:	08 97       	sbiw	r24, 0x08	; 8
    e74c:	0c f4       	brge	.+2      	; 0xe750 <init_twi1_baro+0x420>
    e74e:	8d cf       	rjmp	.-230    	; 0xe66a <init_twi1_baro+0x33a>
    e750:	81 e0       	ldi	r24, 0x01	; 1
    e752:	80 93 28 2a 	sts	0x2A28, r24	; 0x802a28 <g_twi1_baro_valid>
    e756:	87 e4       	ldi	r24, 0x47	; 71
    e758:	9c e3       	ldi	r25, 0x3C	; 60
    e75a:	89 2f       	mov	r24, r25
    e75c:	8f 93       	push	r24
    e75e:	87 e4       	ldi	r24, 0x47	; 71
    e760:	9c e3       	ldi	r25, 0x3C	; 60
    e762:	8f 93       	push	r24
    e764:	1f 92       	push	r1
    e766:	80 e8       	ldi	r24, 0x80	; 128
    e768:	8f 93       	push	r24
    e76a:	83 e7       	ldi	r24, 0x73	; 115
    e76c:	9c e2       	ldi	r25, 0x2C	; 44
    e76e:	89 2f       	mov	r24, r25
    e770:	8f 93       	push	r24
    e772:	83 e7       	ldi	r24, 0x73	; 115
    e774:	9c e2       	ldi	r25, 0x2C	; 44
    e776:	8f 93       	push	r24
    e778:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    e77c:	0f 90       	pop	r0
    e77e:	0f 90       	pop	r0
    e780:	0f 90       	pop	r0
    e782:	0f 90       	pop	r0
    e784:	0f 90       	pop	r0
    e786:	0f 90       	pop	r0
    e788:	8c 83       	std	Y+4, r24	; 0x04
    e78a:	9d 83       	std	Y+5, r25	; 0x05
    e78c:	43 e7       	ldi	r20, 0x73	; 115
    e78e:	5c e2       	ldi	r21, 0x2C	; 44
    e790:	62 e3       	ldi	r22, 0x32	; 50
    e792:	88 e0       	ldi	r24, 0x08	; 8
    e794:	0e 94 c9 89 	call	0x11392	; 0x11392 <task_twi2_lcd_str>
    e798:	88 ef       	ldi	r24, 0xF8	; 248
    e79a:	9b e3       	ldi	r25, 0x3B	; 59
    e79c:	89 2f       	mov	r24, r25
    e79e:	8f 93       	push	r24
    e7a0:	88 ef       	ldi	r24, 0xF8	; 248
    e7a2:	9b e3       	ldi	r25, 0x3B	; 59
    e7a4:	8f 93       	push	r24
    e7a6:	1f 92       	push	r1
    e7a8:	80 e8       	ldi	r24, 0x80	; 128
    e7aa:	8f 93       	push	r24
    e7ac:	83 e7       	ldi	r24, 0x73	; 115
    e7ae:	9c e2       	ldi	r25, 0x2C	; 44
    e7b0:	89 2f       	mov	r24, r25
    e7b2:	8f 93       	push	r24
    e7b4:	83 e7       	ldi	r24, 0x73	; 115
    e7b6:	9c e2       	ldi	r25, 0x2C	; 44
    e7b8:	8f 93       	push	r24
    e7ba:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    e7be:	0f 90       	pop	r0
    e7c0:	0f 90       	pop	r0
    e7c2:	0f 90       	pop	r0
    e7c4:	0f 90       	pop	r0
    e7c6:	0f 90       	pop	r0
    e7c8:	0f 90       	pop	r0
    e7ca:	8c 83       	std	Y+4, r24	; 0x04
    e7cc:	9d 83       	std	Y+5, r25	; 0x05
    e7ce:	8c 81       	ldd	r24, Y+4	; 0x04
    e7d0:	9d 81       	ldd	r25, Y+5	; 0x05
    e7d2:	81 38       	cpi	r24, 0x81	; 129
    e7d4:	91 05       	cpc	r25, r1
    e7d6:	10 f0       	brcs	.+4      	; 0xe7dc <init_twi1_baro+0x4ac>
    e7d8:	80 e8       	ldi	r24, 0x80	; 128
    e7da:	90 e0       	ldi	r25, 0x00	; 0
    e7dc:	40 e0       	ldi	r20, 0x00	; 0
    e7de:	68 2f       	mov	r22, r24
    e7e0:	83 e7       	ldi	r24, 0x73	; 115
    e7e2:	9c e2       	ldi	r25, 0x2C	; 44
    e7e4:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>
    e7e8:	30 c0       	rjmp	.+96     	; 0xe84a <init_twi1_baro+0x51a>
    e7ea:	00 00       	nop
    e7ec:	89 81       	ldd	r24, Y+1	; 0x01
    e7ee:	08 2e       	mov	r0, r24
    e7f0:	00 0c       	add	r0, r0
    e7f2:	99 0b       	sbc	r25, r25
    e7f4:	29 2f       	mov	r18, r25
    e7f6:	2f 93       	push	r18
    e7f8:	8f 93       	push	r24
    e7fa:	86 e1       	ldi	r24, 0x16	; 22
    e7fc:	9c e3       	ldi	r25, 0x3C	; 60
    e7fe:	89 2f       	mov	r24, r25
    e800:	8f 93       	push	r24
    e802:	86 e1       	ldi	r24, 0x16	; 22
    e804:	9c e3       	ldi	r25, 0x3C	; 60
    e806:	8f 93       	push	r24
    e808:	1f 92       	push	r1
    e80a:	80 e8       	ldi	r24, 0x80	; 128
    e80c:	8f 93       	push	r24
    e80e:	83 e7       	ldi	r24, 0x73	; 115
    e810:	9c e2       	ldi	r25, 0x2C	; 44
    e812:	89 2f       	mov	r24, r25
    e814:	8f 93       	push	r24
    e816:	83 e7       	ldi	r24, 0x73	; 115
    e818:	9c e2       	ldi	r25, 0x2C	; 44
    e81a:	8f 93       	push	r24
    e81c:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    e820:	2d b7       	in	r18, 0x3d	; 61
    e822:	3e b7       	in	r19, 0x3e	; 62
    e824:	28 5f       	subi	r18, 0xF8	; 248
    e826:	3f 4f       	sbci	r19, 0xFF	; 255
    e828:	cd bf       	out	0x3d, r28	; 61
    e82a:	de bf       	out	0x3e, r29	; 62
    e82c:	8c 83       	std	Y+4, r24	; 0x04
    e82e:	9d 83       	std	Y+5, r25	; 0x05
    e830:	8c 81       	ldd	r24, Y+4	; 0x04
    e832:	9d 81       	ldd	r25, Y+5	; 0x05
    e834:	81 38       	cpi	r24, 0x81	; 129
    e836:	91 05       	cpc	r25, r1
    e838:	10 f0       	brcs	.+4      	; 0xe83e <init_twi1_baro+0x50e>
    e83a:	80 e8       	ldi	r24, 0x80	; 128
    e83c:	90 e0       	ldi	r25, 0x00	; 0
    e83e:	40 e0       	ldi	r20, 0x00	; 0
    e840:	68 2f       	mov	r22, r24
    e842:	83 e7       	ldi	r24, 0x73	; 115
    e844:	9c e2       	ldi	r25, 0x2C	; 44
    e846:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>
    e84a:	2d 96       	adiw	r28, 0x0d	; 13
    e84c:	cd bf       	out	0x3d, r28	; 61
    e84e:	de bf       	out	0x3e, r29	; 62
    e850:	df 91       	pop	r29
    e852:	cf 91       	pop	r28
    e854:	1f 91       	pop	r17
    e856:	0f 91       	pop	r16
    e858:	ff 90       	pop	r15
    e85a:	ef 90       	pop	r14
    e85c:	df 90       	pop	r13
    e85e:	cf 90       	pop	r12
    e860:	bf 90       	pop	r11
    e862:	af 90       	pop	r10
    e864:	9f 90       	pop	r9
    e866:	8f 90       	pop	r8
    e868:	7f 90       	pop	r7
    e86a:	6f 90       	pop	r6
    e86c:	5f 90       	pop	r5
    e86e:	4f 90       	pop	r4
    e870:	3f 90       	pop	r3
    e872:	2f 90       	pop	r2
    e874:	08 95       	ret

0000e876 <start_twi1_onboard>:
    e876:	cf 93       	push	r28
    e878:	df 93       	push	r29
    e87a:	1f 92       	push	r1
    e87c:	1f 92       	push	r1
    e87e:	cd b7       	in	r28, 0x3d	; 61
    e880:	de b7       	in	r29, 0x3e	; 62
    e882:	0e 94 17 8d 	call	0x11a2e	; 0x11a2e <task_twi2_lcd_header>
    e886:	0e 94 e5 67 	call	0xcfca	; 0xcfca <init_twi1_hygro>
    e88a:	0e 94 62 6b 	call	0xd6c4	; 0xd6c4 <init_twi1_gyro>
    e88e:	50 dd       	rcall	.-1376   	; 0xe330 <init_twi1_baro>
    e890:	8b e5       	ldi	r24, 0x5B	; 91
    e892:	9c e3       	ldi	r25, 0x3C	; 60
    e894:	89 2f       	mov	r24, r25
    e896:	8f 93       	push	r24
    e898:	8b e5       	ldi	r24, 0x5B	; 91
    e89a:	9c e3       	ldi	r25, 0x3C	; 60
    e89c:	8f 93       	push	r24
    e89e:	1f 92       	push	r1
    e8a0:	80 e8       	ldi	r24, 0x80	; 128
    e8a2:	8f 93       	push	r24
    e8a4:	83 e7       	ldi	r24, 0x73	; 115
    e8a6:	9c e2       	ldi	r25, 0x2C	; 44
    e8a8:	89 2f       	mov	r24, r25
    e8aa:	8f 93       	push	r24
    e8ac:	83 e7       	ldi	r24, 0x73	; 115
    e8ae:	9c e2       	ldi	r25, 0x2C	; 44
    e8b0:	8f 93       	push	r24
    e8b2:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
    e8b6:	0f 90       	pop	r0
    e8b8:	0f 90       	pop	r0
    e8ba:	0f 90       	pop	r0
    e8bc:	0f 90       	pop	r0
    e8be:	0f 90       	pop	r0
    e8c0:	0f 90       	pop	r0
    e8c2:	89 83       	std	Y+1, r24	; 0x01
    e8c4:	9a 83       	std	Y+2, r25	; 0x02
    e8c6:	89 81       	ldd	r24, Y+1	; 0x01
    e8c8:	9a 81       	ldd	r25, Y+2	; 0x02
    e8ca:	81 38       	cpi	r24, 0x81	; 129
    e8cc:	91 05       	cpc	r25, r1
    e8ce:	10 f0       	brcs	.+4      	; 0xe8d4 <start_twi1_onboard+0x5e>
    e8d0:	80 e8       	ldi	r24, 0x80	; 128
    e8d2:	90 e0       	ldi	r25, 0x00	; 0
    e8d4:	40 e0       	ldi	r20, 0x00	; 0
    e8d6:	68 2f       	mov	r22, r24
    e8d8:	83 e7       	ldi	r24, 0x73	; 115
    e8da:	9c e2       	ldi	r25, 0x2C	; 44
    e8dc:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>
    e8e0:	00 00       	nop
    e8e2:	0f 90       	pop	r0
    e8e4:	0f 90       	pop	r0
    e8e6:	df 91       	pop	r29
    e8e8:	cf 91       	pop	r28
    e8ea:	08 95       	ret

0000e8ec <start_twi2_lcd>:
    e8ec:	2f 92       	push	r2
    e8ee:	3f 92       	push	r3
    e8f0:	4f 92       	push	r4
    e8f2:	5f 92       	push	r5
    e8f4:	6f 92       	push	r6
    e8f6:	7f 92       	push	r7
    e8f8:	8f 92       	push	r8
    e8fa:	9f 92       	push	r9
    e8fc:	af 92       	push	r10
    e8fe:	bf 92       	push	r11
    e900:	cf 92       	push	r12
    e902:	df 92       	push	r13
    e904:	ef 92       	push	r14
    e906:	ff 92       	push	r15
    e908:	0f 93       	push	r16
    e90a:	1f 93       	push	r17
    e90c:	cf 93       	push	r28
    e90e:	df 93       	push	r29
    e910:	cd b7       	in	r28, 0x3d	; 61
    e912:	de b7       	in	r29, 0x3e	; 62
    e914:	eb 97       	sbiw	r28, 0x3b	; 59
    e916:	cd bf       	out	0x3d, r28	; 61
    e918:	de bf       	out	0x3e, r29	; 62
    e91a:	81 e0       	ldi	r24, 0x01	; 1
    e91c:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    e920:	81 e0       	ldi	r24, 0x01	; 1
    e922:	90 e0       	ldi	r25, 0x00	; 0
    e924:	80 93 32 20 	sts	0x2032, r24	; 0x802032 <g_twi2_packet+0x4>
    e928:	90 93 33 20 	sts	0x2033, r25	; 0x802033 <g_twi2_packet+0x5>
    e92c:	81 e0       	ldi	r24, 0x01	; 1
    e92e:	90 e0       	ldi	r25, 0x00	; 0
    e930:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    e934:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    e938:	6e e2       	ldi	r22, 0x2E	; 46
    e93a:	70 e2       	ldi	r23, 0x20	; 32
    e93c:	80 e8       	ldi	r24, 0x80	; 128
    e93e:	94 e0       	ldi	r25, 0x04	; 4
    e940:	0e 94 65 60 	call	0xc0ca	; 0xc0ca <twi_master_read>
    e944:	80 91 fb 2c 	lds	r24, 0x2CFB	; 0x802cfb <g_twi2_m_data>
    e948:	80 93 57 2a 	sts	0x2A57, r24	; 0x802a57 <g_twi2_lcd_version>
    e94c:	80 91 57 2a 	lds	r24, 0x2A57	; 0x802a57 <g_twi2_lcd_version>
    e950:	81 31       	cpi	r24, 0x11	; 17
    e952:	08 f4       	brcc	.+2      	; 0xe956 <start_twi2_lcd+0x6a>
    e954:	e8 c4       	rjmp	.+2512   	; 0xf326 <start_twi2_lcd+0xa3a>
    e956:	60 e0       	ldi	r22, 0x00	; 0
    e958:	80 e0       	ldi	r24, 0x00	; 0
    e95a:	0e 94 d1 65 	call	0xcba2	; 0xcba2 <twi2_set_ledbl>
    e95e:	82 e0       	ldi	r24, 0x02	; 2
    e960:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    e964:	80 e1       	ldi	r24, 0x10	; 16
    e966:	80 93 fb 2c 	sts	0x2CFB, r24	; 0x802cfb <g_twi2_m_data>
    e96a:	81 e0       	ldi	r24, 0x01	; 1
    e96c:	90 e0       	ldi	r25, 0x00	; 0
    e96e:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    e972:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    e976:	6e e2       	ldi	r22, 0x2E	; 46
    e978:	70 e2       	ldi	r23, 0x20	; 32
    e97a:	80 e8       	ldi	r24, 0x80	; 128
    e97c:	94 e0       	ldi	r25, 0x04	; 4
    e97e:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <twi_master_write>
    e982:	0e 94 1a 5f 	call	0xbe34	; 0xbe34 <sysclk_get_cpu_hz>
    e986:	dc 01       	movw	r26, r24
    e988:	cb 01       	movw	r24, r22
    e98a:	1c 01       	movw	r2, r24
    e98c:	2d 01       	movw	r4, r26
    e98e:	61 2c       	mov	r6, r1
    e990:	71 2c       	mov	r7, r1
    e992:	43 01       	movw	r8, r6
    e994:	0f 2e       	mov	r0, r31
    e996:	f6 e0       	ldi	r31, 0x06	; 6
    e998:	af 2e       	mov	r10, r31
    e99a:	f0 2d       	mov	r31, r0
    e99c:	b1 2c       	mov	r11, r1
    e99e:	c1 2c       	mov	r12, r1
    e9a0:	d1 2c       	mov	r13, r1
    e9a2:	e1 2c       	mov	r14, r1
    e9a4:	f1 2c       	mov	r15, r1
    e9a6:	00 e0       	ldi	r16, 0x00	; 0
    e9a8:	10 e0       	ldi	r17, 0x00	; 0
    e9aa:	22 2d       	mov	r18, r2
    e9ac:	33 2d       	mov	r19, r3
    e9ae:	44 2d       	mov	r20, r4
    e9b0:	55 2d       	mov	r21, r5
    e9b2:	66 2d       	mov	r22, r6
    e9b4:	77 2d       	mov	r23, r7
    e9b6:	88 2d       	mov	r24, r8
    e9b8:	99 2d       	mov	r25, r9
    e9ba:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    e9be:	22 2e       	mov	r2, r18
    e9c0:	33 2e       	mov	r3, r19
    e9c2:	44 2e       	mov	r4, r20
    e9c4:	55 2e       	mov	r5, r21
    e9c6:	66 2e       	mov	r6, r22
    e9c8:	77 2e       	mov	r7, r23
    e9ca:	88 2e       	mov	r8, r24
    e9cc:	99 2e       	mov	r9, r25
    e9ce:	a2 2c       	mov	r10, r2
    e9d0:	b3 2c       	mov	r11, r3
    e9d2:	c4 2c       	mov	r12, r4
    e9d4:	d5 2c       	mov	r13, r5
    e9d6:	e6 2c       	mov	r14, r6
    e9d8:	f7 2c       	mov	r15, r7
    e9da:	08 2d       	mov	r16, r8
    e9dc:	19 2d       	mov	r17, r9
    e9de:	2a 2d       	mov	r18, r10
    e9e0:	3b 2d       	mov	r19, r11
    e9e2:	4c 2d       	mov	r20, r12
    e9e4:	5d 2d       	mov	r21, r13
    e9e6:	6e 2d       	mov	r22, r14
    e9e8:	7f 2d       	mov	r23, r15
    e9ea:	80 2f       	mov	r24, r16
    e9ec:	91 2f       	mov	r25, r17
    e9ee:	21 5c       	subi	r18, 0xC1	; 193
    e9f0:	3d 4b       	sbci	r19, 0xBD	; 189
    e9f2:	40 4f       	sbci	r20, 0xF0	; 240
    e9f4:	5f 4f       	sbci	r21, 0xFF	; 255
    e9f6:	6f 4f       	sbci	r22, 0xFF	; 255
    e9f8:	7f 4f       	sbci	r23, 0xFF	; 255
    e9fa:	8f 4f       	sbci	r24, 0xFF	; 255
    e9fc:	9f 4f       	sbci	r25, 0xFF	; 255
    e9fe:	a2 2e       	mov	r10, r18
    ea00:	b3 2e       	mov	r11, r19
    ea02:	c4 2e       	mov	r12, r20
    ea04:	d5 2e       	mov	r13, r21
    ea06:	e6 2e       	mov	r14, r22
    ea08:	f7 2e       	mov	r15, r23
    ea0a:	08 2f       	mov	r16, r24
    ea0c:	19 2f       	mov	r17, r25
    ea0e:	2a 2d       	mov	r18, r10
    ea10:	3b 2d       	mov	r19, r11
    ea12:	4c 2d       	mov	r20, r12
    ea14:	5d 2d       	mov	r21, r13
    ea16:	6e 2d       	mov	r22, r14
    ea18:	7f 2d       	mov	r23, r15
    ea1a:	80 2f       	mov	r24, r16
    ea1c:	91 2f       	mov	r25, r17
    ea1e:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
    ea22:	dc 01       	movw	r26, r24
    ea24:	cb 01       	movw	r24, r22
    ea26:	20 e0       	ldi	r18, 0x00	; 0
    ea28:	34 e2       	ldi	r19, 0x24	; 36
    ea2a:	44 e7       	ldi	r20, 0x74	; 116
    ea2c:	59 e4       	ldi	r21, 0x49	; 73
    ea2e:	bc 01       	movw	r22, r24
    ea30:	cd 01       	movw	r24, r26
    ea32:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    ea36:	dc 01       	movw	r26, r24
    ea38:	cb 01       	movw	r24, r22
    ea3a:	bc 01       	movw	r22, r24
    ea3c:	cd 01       	movw	r24, r26
    ea3e:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
    ea42:	a2 2e       	mov	r10, r18
    ea44:	b3 2e       	mov	r11, r19
    ea46:	c4 2e       	mov	r12, r20
    ea48:	d5 2e       	mov	r13, r21
    ea4a:	e6 2e       	mov	r14, r22
    ea4c:	f7 2e       	mov	r15, r23
    ea4e:	08 2f       	mov	r16, r24
    ea50:	19 2f       	mov	r17, r25
    ea52:	d6 01       	movw	r26, r12
    ea54:	c5 01       	movw	r24, r10
    ea56:	bc 01       	movw	r22, r24
    ea58:	cd 01       	movw	r24, r26
    ea5a:	0e 94 5a 60 	call	0xc0b4	; 0xc0b4 <__portable_avr_delay_cycles>
    ea5e:	81 e0       	ldi	r24, 0x01	; 1
    ea60:	0e 94 1c 63 	call	0xc638	; 0xc638 <twi2_waitUntilReady>
    ea64:	80 e1       	ldi	r24, 0x10	; 16
    ea66:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    ea6a:	10 92 36 20 	sts	0x2036, r1	; 0x802036 <g_twi2_packet+0x8>
    ea6e:	10 92 37 20 	sts	0x2037, r1	; 0x802037 <g_twi2_packet+0x9>
    ea72:	6e e2       	ldi	r22, 0x2E	; 46
    ea74:	70 e2       	ldi	r23, 0x20	; 32
    ea76:	80 e8       	ldi	r24, 0x80	; 128
    ea78:	94 e0       	ldi	r25, 0x04	; 4
    ea7a:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <twi_master_write>
    ea7e:	0e 94 1a 5f 	call	0xbe34	; 0xbe34 <sysclk_get_cpu_hz>
    ea82:	dc 01       	movw	r26, r24
    ea84:	cb 01       	movw	r24, r22
    ea86:	9c 01       	movw	r18, r24
    ea88:	ad 01       	movw	r20, r26
    ea8a:	60 e0       	ldi	r22, 0x00	; 0
    ea8c:	70 e0       	ldi	r23, 0x00	; 0
    ea8e:	cb 01       	movw	r24, r22
    ea90:	82 2e       	mov	r8, r18
    ea92:	93 2e       	mov	r9, r19
    ea94:	a4 2e       	mov	r10, r20
    ea96:	b5 2e       	mov	r11, r21
    ea98:	c6 2e       	mov	r12, r22
    ea9a:	d7 2e       	mov	r13, r23
    ea9c:	e8 2e       	mov	r14, r24
    ea9e:	f9 2e       	mov	r15, r25
    eaa0:	28 2d       	mov	r18, r8
    eaa2:	39 2d       	mov	r19, r9
    eaa4:	4a 2d       	mov	r20, r10
    eaa6:	5b 2d       	mov	r21, r11
    eaa8:	6c 2d       	mov	r22, r12
    eaaa:	7d 2d       	mov	r23, r13
    eaac:	8e 2d       	mov	r24, r14
    eaae:	9f 2d       	mov	r25, r15
    eab0:	01 e0       	ldi	r16, 0x01	; 1
    eab2:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    eab6:	2c 83       	std	Y+4, r18	; 0x04
    eab8:	3d 83       	std	Y+5, r19	; 0x05
    eaba:	4e 83       	std	Y+6, r20	; 0x06
    eabc:	5f 83       	std	Y+7, r21	; 0x07
    eabe:	68 87       	std	Y+8, r22	; 0x08
    eac0:	79 87       	std	Y+9, r23	; 0x09
    eac2:	8a 87       	std	Y+10, r24	; 0x0a
    eac4:	9b 87       	std	Y+11, r25	; 0x0b
    eac6:	8c 80       	ldd	r8, Y+4	; 0x04
    eac8:	9d 80       	ldd	r9, Y+5	; 0x05
    eaca:	ae 80       	ldd	r10, Y+6	; 0x06
    eacc:	bf 80       	ldd	r11, Y+7	; 0x07
    eace:	c8 84       	ldd	r12, Y+8	; 0x08
    ead0:	d9 84       	ldd	r13, Y+9	; 0x09
    ead2:	ea 84       	ldd	r14, Y+10	; 0x0a
    ead4:	fb 84       	ldd	r15, Y+11	; 0x0b
    ead6:	28 2d       	mov	r18, r8
    ead8:	39 2d       	mov	r19, r9
    eada:	4a 2d       	mov	r20, r10
    eadc:	5b 2d       	mov	r21, r11
    eade:	6c 2d       	mov	r22, r12
    eae0:	7d 2d       	mov	r23, r13
    eae2:	8e 2d       	mov	r24, r14
    eae4:	9f 2d       	mov	r25, r15
    eae6:	02 e0       	ldi	r16, 0x02	; 2
    eae8:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    eaec:	2c 87       	std	Y+12, r18	; 0x0c
    eaee:	3d 87       	std	Y+13, r19	; 0x0d
    eaf0:	4e 87       	std	Y+14, r20	; 0x0e
    eaf2:	5f 87       	std	Y+15, r21	; 0x0f
    eaf4:	68 8b       	std	Y+16, r22	; 0x10
    eaf6:	79 8b       	std	Y+17, r23	; 0x11
    eaf8:	8a 8b       	std	Y+18, r24	; 0x12
    eafa:	9b 8b       	std	Y+19, r25	; 0x13
    eafc:	28 2d       	mov	r18, r8
    eafe:	39 2d       	mov	r19, r9
    eb00:	4a 2d       	mov	r20, r10
    eb02:	5b 2d       	mov	r21, r11
    eb04:	6c 2d       	mov	r22, r12
    eb06:	7d 2d       	mov	r23, r13
    eb08:	8e 2d       	mov	r24, r14
    eb0a:	9f 2d       	mov	r25, r15
    eb0c:	ac 84       	ldd	r10, Y+12	; 0x0c
    eb0e:	bd 84       	ldd	r11, Y+13	; 0x0d
    eb10:	ce 84       	ldd	r12, Y+14	; 0x0e
    eb12:	df 84       	ldd	r13, Y+15	; 0x0f
    eb14:	e8 88       	ldd	r14, Y+16	; 0x10
    eb16:	f9 88       	ldd	r15, Y+17	; 0x11
    eb18:	0a 89       	ldd	r16, Y+18	; 0x12
    eb1a:	1b 89       	ldd	r17, Y+19	; 0x13
    eb1c:	0f 94 62 30 	call	0x260c4	; 0x260c4 <__adddi3>
    eb20:	82 2e       	mov	r8, r18
    eb22:	93 2e       	mov	r9, r19
    eb24:	a4 2e       	mov	r10, r20
    eb26:	b5 2e       	mov	r11, r21
    eb28:	c6 2e       	mov	r12, r22
    eb2a:	d7 2e       	mov	r13, r23
    eb2c:	e8 2e       	mov	r14, r24
    eb2e:	f9 2e       	mov	r15, r25
    eb30:	28 2d       	mov	r18, r8
    eb32:	39 2d       	mov	r19, r9
    eb34:	4a 2d       	mov	r20, r10
    eb36:	5b 2d       	mov	r21, r11
    eb38:	6c 2d       	mov	r22, r12
    eb3a:	7d 2d       	mov	r23, r13
    eb3c:	8e 2d       	mov	r24, r14
    eb3e:	9f 2d       	mov	r25, r15
    eb40:	02 e0       	ldi	r16, 0x02	; 2
    eb42:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    eb46:	2c 8b       	std	Y+20, r18	; 0x14
    eb48:	3d 8b       	std	Y+21, r19	; 0x15
    eb4a:	4e 8b       	std	Y+22, r20	; 0x16
    eb4c:	5f 8b       	std	Y+23, r21	; 0x17
    eb4e:	68 8f       	std	Y+24, r22	; 0x18
    eb50:	79 8f       	std	Y+25, r23	; 0x19
    eb52:	8a 8f       	std	Y+26, r24	; 0x1a
    eb54:	9b 8f       	std	Y+27, r25	; 0x1b
    eb56:	28 2d       	mov	r18, r8
    eb58:	39 2d       	mov	r19, r9
    eb5a:	4a 2d       	mov	r20, r10
    eb5c:	5b 2d       	mov	r21, r11
    eb5e:	6c 2d       	mov	r22, r12
    eb60:	7d 2d       	mov	r23, r13
    eb62:	8e 2d       	mov	r24, r14
    eb64:	9f 2d       	mov	r25, r15
    eb66:	ac 88       	ldd	r10, Y+20	; 0x14
    eb68:	bd 88       	ldd	r11, Y+21	; 0x15
    eb6a:	ce 88       	ldd	r12, Y+22	; 0x16
    eb6c:	df 88       	ldd	r13, Y+23	; 0x17
    eb6e:	e8 8c       	ldd	r14, Y+24	; 0x18
    eb70:	f9 8c       	ldd	r15, Y+25	; 0x19
    eb72:	0a 8d       	ldd	r16, Y+26	; 0x1a
    eb74:	1b 8d       	ldd	r17, Y+27	; 0x1b
    eb76:	0f 94 62 30 	call	0x260c4	; 0x260c4 <__adddi3>
    eb7a:	22 2e       	mov	r2, r18
    eb7c:	33 2e       	mov	r3, r19
    eb7e:	44 2e       	mov	r4, r20
    eb80:	55 2e       	mov	r5, r21
    eb82:	66 2e       	mov	r6, r22
    eb84:	77 2e       	mov	r7, r23
    eb86:	88 2e       	mov	r8, r24
    eb88:	99 2e       	mov	r9, r25
    eb8a:	0f 2e       	mov	r0, r31
    eb8c:	f6 e0       	ldi	r31, 0x06	; 6
    eb8e:	af 2e       	mov	r10, r31
    eb90:	f0 2d       	mov	r31, r0
    eb92:	b1 2c       	mov	r11, r1
    eb94:	c1 2c       	mov	r12, r1
    eb96:	d1 2c       	mov	r13, r1
    eb98:	e1 2c       	mov	r14, r1
    eb9a:	f1 2c       	mov	r15, r1
    eb9c:	00 e0       	ldi	r16, 0x00	; 0
    eb9e:	10 e0       	ldi	r17, 0x00	; 0
    eba0:	22 2d       	mov	r18, r2
    eba2:	33 2d       	mov	r19, r3
    eba4:	44 2d       	mov	r20, r4
    eba6:	55 2d       	mov	r21, r5
    eba8:	66 2d       	mov	r22, r6
    ebaa:	77 2d       	mov	r23, r7
    ebac:	88 2d       	mov	r24, r8
    ebae:	99 2d       	mov	r25, r9
    ebb0:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    ebb4:	22 2e       	mov	r2, r18
    ebb6:	33 2e       	mov	r3, r19
    ebb8:	44 2e       	mov	r4, r20
    ebba:	55 2e       	mov	r5, r21
    ebbc:	66 2e       	mov	r6, r22
    ebbe:	77 2e       	mov	r7, r23
    ebc0:	88 2e       	mov	r8, r24
    ebc2:	99 2e       	mov	r9, r25
    ebc4:	a2 2c       	mov	r10, r2
    ebc6:	b3 2c       	mov	r11, r3
    ebc8:	c4 2c       	mov	r12, r4
    ebca:	d5 2c       	mov	r13, r5
    ebcc:	e6 2c       	mov	r14, r6
    ebce:	f7 2c       	mov	r15, r7
    ebd0:	08 2d       	mov	r16, r8
    ebd2:	19 2d       	mov	r17, r9
    ebd4:	2a 2d       	mov	r18, r10
    ebd6:	3b 2d       	mov	r19, r11
    ebd8:	4c 2d       	mov	r20, r12
    ebda:	5d 2d       	mov	r21, r13
    ebdc:	6e 2d       	mov	r22, r14
    ebde:	7f 2d       	mov	r23, r15
    ebe0:	80 2f       	mov	r24, r16
    ebe2:	91 2f       	mov	r25, r17
    ebe4:	29 51       	subi	r18, 0x19	; 25
    ebe6:	3c 4f       	sbci	r19, 0xFC	; 252
    ebe8:	4f 4f       	sbci	r20, 0xFF	; 255
    ebea:	5f 4f       	sbci	r21, 0xFF	; 255
    ebec:	6f 4f       	sbci	r22, 0xFF	; 255
    ebee:	7f 4f       	sbci	r23, 0xFF	; 255
    ebf0:	8f 4f       	sbci	r24, 0xFF	; 255
    ebf2:	9f 4f       	sbci	r25, 0xFF	; 255
    ebf4:	a2 2e       	mov	r10, r18
    ebf6:	b3 2e       	mov	r11, r19
    ebf8:	c4 2e       	mov	r12, r20
    ebfa:	d5 2e       	mov	r13, r21
    ebfc:	e6 2e       	mov	r14, r22
    ebfe:	f7 2e       	mov	r15, r23
    ec00:	08 2f       	mov	r16, r24
    ec02:	19 2f       	mov	r17, r25
    ec04:	2a 2d       	mov	r18, r10
    ec06:	3b 2d       	mov	r19, r11
    ec08:	4c 2d       	mov	r20, r12
    ec0a:	5d 2d       	mov	r21, r13
    ec0c:	6e 2d       	mov	r22, r14
    ec0e:	7f 2d       	mov	r23, r15
    ec10:	80 2f       	mov	r24, r16
    ec12:	91 2f       	mov	r25, r17
    ec14:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
    ec18:	dc 01       	movw	r26, r24
    ec1a:	cb 01       	movw	r24, r22
    ec1c:	20 e0       	ldi	r18, 0x00	; 0
    ec1e:	30 e0       	ldi	r19, 0x00	; 0
    ec20:	4a e7       	ldi	r20, 0x7A	; 122
    ec22:	54 e4       	ldi	r21, 0x44	; 68
    ec24:	bc 01       	movw	r22, r24
    ec26:	cd 01       	movw	r24, r26
    ec28:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    ec2c:	dc 01       	movw	r26, r24
    ec2e:	cb 01       	movw	r24, r22
    ec30:	bc 01       	movw	r22, r24
    ec32:	cd 01       	movw	r24, r26
    ec34:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
    ec38:	a2 2e       	mov	r10, r18
    ec3a:	b3 2e       	mov	r11, r19
    ec3c:	c4 2e       	mov	r12, r20
    ec3e:	d5 2e       	mov	r13, r21
    ec40:	e6 2e       	mov	r14, r22
    ec42:	f7 2e       	mov	r15, r23
    ec44:	08 2f       	mov	r16, r24
    ec46:	19 2f       	mov	r17, r25
    ec48:	d6 01       	movw	r26, r12
    ec4a:	c5 01       	movw	r24, r10
    ec4c:	bc 01       	movw	r22, r24
    ec4e:	cd 01       	movw	r24, r26
    ec50:	0e 94 5a 60 	call	0xc0b4	; 0xc0b4 <__portable_avr_delay_cycles>
    ec54:	81 e0       	ldi	r24, 0x01	; 1
    ec56:	0e 94 23 65 	call	0xca46	; 0xca46 <twi2_set_leds>
    ec5a:	80 e0       	ldi	r24, 0x00	; 0
    ec5c:	0e 94 1c 63 	call	0xc638	; 0xc638 <twi2_waitUntilReady>
    ec60:	84 e1       	ldi	r24, 0x14	; 20
    ec62:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
    ec66:	81 e0       	ldi	r24, 0x01	; 1
    ec68:	80 93 fb 2c 	sts	0x2CFB, r24	; 0x802cfb <g_twi2_m_data>
    ec6c:	81 e0       	ldi	r24, 0x01	; 1
    ec6e:	90 e0       	ldi	r25, 0x00	; 0
    ec70:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
    ec74:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
    ec78:	6e e2       	ldi	r22, 0x2E	; 46
    ec7a:	70 e2       	ldi	r23, 0x20	; 32
    ec7c:	80 e8       	ldi	r24, 0x80	; 128
    ec7e:	94 e0       	ldi	r25, 0x04	; 4
    ec80:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <twi_master_write>
    ec84:	0e 94 1a 5f 	call	0xbe34	; 0xbe34 <sysclk_get_cpu_hz>
    ec88:	dc 01       	movw	r26, r24
    ec8a:	cb 01       	movw	r24, r22
    ec8c:	1c 01       	movw	r2, r24
    ec8e:	2d 01       	movw	r4, r26
    ec90:	61 2c       	mov	r6, r1
    ec92:	71 2c       	mov	r7, r1
    ec94:	43 01       	movw	r8, r6
    ec96:	0f 2e       	mov	r0, r31
    ec98:	f6 e0       	ldi	r31, 0x06	; 6
    ec9a:	af 2e       	mov	r10, r31
    ec9c:	f0 2d       	mov	r31, r0
    ec9e:	b1 2c       	mov	r11, r1
    eca0:	c1 2c       	mov	r12, r1
    eca2:	d1 2c       	mov	r13, r1
    eca4:	e1 2c       	mov	r14, r1
    eca6:	f1 2c       	mov	r15, r1
    eca8:	00 e0       	ldi	r16, 0x00	; 0
    ecaa:	10 e0       	ldi	r17, 0x00	; 0
    ecac:	22 2d       	mov	r18, r2
    ecae:	33 2d       	mov	r19, r3
    ecb0:	44 2d       	mov	r20, r4
    ecb2:	55 2d       	mov	r21, r5
    ecb4:	66 2d       	mov	r22, r6
    ecb6:	77 2d       	mov	r23, r7
    ecb8:	88 2d       	mov	r24, r8
    ecba:	99 2d       	mov	r25, r9
    ecbc:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    ecc0:	22 2e       	mov	r2, r18
    ecc2:	33 2e       	mov	r3, r19
    ecc4:	44 2e       	mov	r4, r20
    ecc6:	55 2e       	mov	r5, r21
    ecc8:	66 2e       	mov	r6, r22
    ecca:	77 2e       	mov	r7, r23
    eccc:	88 2e       	mov	r8, r24
    ecce:	99 2e       	mov	r9, r25
    ecd0:	a2 2c       	mov	r10, r2
    ecd2:	b3 2c       	mov	r11, r3
    ecd4:	c4 2c       	mov	r12, r4
    ecd6:	d5 2c       	mov	r13, r5
    ecd8:	e6 2c       	mov	r14, r6
    ecda:	f7 2c       	mov	r15, r7
    ecdc:	08 2d       	mov	r16, r8
    ecde:	19 2d       	mov	r17, r9
    ece0:	2a 2d       	mov	r18, r10
    ece2:	3b 2d       	mov	r19, r11
    ece4:	4c 2d       	mov	r20, r12
    ece6:	5d 2d       	mov	r21, r13
    ece8:	6e 2d       	mov	r22, r14
    ecea:	7f 2d       	mov	r23, r15
    ecec:	80 2f       	mov	r24, r16
    ecee:	91 2f       	mov	r25, r17
    ecf0:	21 5c       	subi	r18, 0xC1	; 193
    ecf2:	3d 4b       	sbci	r19, 0xBD	; 189
    ecf4:	40 4f       	sbci	r20, 0xF0	; 240
    ecf6:	5f 4f       	sbci	r21, 0xFF	; 255
    ecf8:	6f 4f       	sbci	r22, 0xFF	; 255
    ecfa:	7f 4f       	sbci	r23, 0xFF	; 255
    ecfc:	8f 4f       	sbci	r24, 0xFF	; 255
    ecfe:	9f 4f       	sbci	r25, 0xFF	; 255
    ed00:	a2 2e       	mov	r10, r18
    ed02:	b3 2e       	mov	r11, r19
    ed04:	c4 2e       	mov	r12, r20
    ed06:	d5 2e       	mov	r13, r21
    ed08:	e6 2e       	mov	r14, r22
    ed0a:	f7 2e       	mov	r15, r23
    ed0c:	08 2f       	mov	r16, r24
    ed0e:	19 2f       	mov	r17, r25
    ed10:	2a 2d       	mov	r18, r10
    ed12:	3b 2d       	mov	r19, r11
    ed14:	4c 2d       	mov	r20, r12
    ed16:	5d 2d       	mov	r21, r13
    ed18:	6e 2d       	mov	r22, r14
    ed1a:	7f 2d       	mov	r23, r15
    ed1c:	80 2f       	mov	r24, r16
    ed1e:	91 2f       	mov	r25, r17
    ed20:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
    ed24:	dc 01       	movw	r26, r24
    ed26:	cb 01       	movw	r24, r22
    ed28:	20 e0       	ldi	r18, 0x00	; 0
    ed2a:	34 e2       	ldi	r19, 0x24	; 36
    ed2c:	44 e7       	ldi	r20, 0x74	; 116
    ed2e:	59 e4       	ldi	r21, 0x49	; 73
    ed30:	bc 01       	movw	r22, r24
    ed32:	cd 01       	movw	r24, r26
    ed34:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    ed38:	dc 01       	movw	r26, r24
    ed3a:	cb 01       	movw	r24, r22
    ed3c:	bc 01       	movw	r22, r24
    ed3e:	cd 01       	movw	r24, r26
    ed40:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
    ed44:	a2 2e       	mov	r10, r18
    ed46:	b3 2e       	mov	r11, r19
    ed48:	c4 2e       	mov	r12, r20
    ed4a:	d5 2e       	mov	r13, r21
    ed4c:	e6 2e       	mov	r14, r22
    ed4e:	f7 2e       	mov	r15, r23
    ed50:	08 2f       	mov	r16, r24
    ed52:	19 2f       	mov	r17, r25
    ed54:	d6 01       	movw	r26, r12
    ed56:	c5 01       	movw	r24, r10
    ed58:	bc 01       	movw	r22, r24
    ed5a:	cd 01       	movw	r24, r26
    ed5c:	0e 94 5a 60 	call	0xc0b4	; 0xc0b4 <__portable_avr_delay_cycles>
    ed60:	80 91 10 20 	lds	r24, 0x2010	; 0x802010 <g_bias_pm>
    ed64:	0e 94 84 66 	call	0xcd08	; 0xcd08 <twi2_set_bias>
    ed68:	69 e1       	ldi	r22, 0x19	; 25
    ed6a:	8c e2       	ldi	r24, 0x2C	; 44
    ed6c:	0e 94 31 67 	call	0xce62	; 0xce62 <twi2_set_beep>
    ed70:	0e 94 1a 5f 	call	0xbe34	; 0xbe34 <sysclk_get_cpu_hz>
    ed74:	dc 01       	movw	r26, r24
    ed76:	cb 01       	movw	r24, r22
    ed78:	9c 01       	movw	r18, r24
    ed7a:	ad 01       	movw	r20, r26
    ed7c:	60 e0       	ldi	r22, 0x00	; 0
    ed7e:	70 e0       	ldi	r23, 0x00	; 0
    ed80:	cb 01       	movw	r24, r22
    ed82:	82 2e       	mov	r8, r18
    ed84:	93 2e       	mov	r9, r19
    ed86:	a4 2e       	mov	r10, r20
    ed88:	b5 2e       	mov	r11, r21
    ed8a:	c6 2e       	mov	r12, r22
    ed8c:	d7 2e       	mov	r13, r23
    ed8e:	e8 2e       	mov	r14, r24
    ed90:	f9 2e       	mov	r15, r25
    ed92:	28 2d       	mov	r18, r8
    ed94:	39 2d       	mov	r19, r9
    ed96:	4a 2d       	mov	r20, r10
    ed98:	5b 2d       	mov	r21, r11
    ed9a:	6c 2d       	mov	r22, r12
    ed9c:	7d 2d       	mov	r23, r13
    ed9e:	8e 2d       	mov	r24, r14
    eda0:	9f 2d       	mov	r25, r15
    eda2:	02 e0       	ldi	r16, 0x02	; 2
    eda4:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    eda8:	2c 8f       	std	Y+28, r18	; 0x1c
    edaa:	3d 8f       	std	Y+29, r19	; 0x1d
    edac:	4e 8f       	std	Y+30, r20	; 0x1e
    edae:	5f 8f       	std	Y+31, r21	; 0x1f
    edb0:	68 a3       	std	Y+32, r22	; 0x20
    edb2:	79 a3       	std	Y+33, r23	; 0x21
    edb4:	8a a3       	std	Y+34, r24	; 0x22
    edb6:	9b a3       	std	Y+35, r25	; 0x23
    edb8:	8c 8c       	ldd	r8, Y+28	; 0x1c
    edba:	9d 8c       	ldd	r9, Y+29	; 0x1d
    edbc:	ae 8c       	ldd	r10, Y+30	; 0x1e
    edbe:	bf 8c       	ldd	r11, Y+31	; 0x1f
    edc0:	c8 a0       	ldd	r12, Y+32	; 0x20
    edc2:	d9 a0       	ldd	r13, Y+33	; 0x21
    edc4:	ea a0       	ldd	r14, Y+34	; 0x22
    edc6:	fb a0       	ldd	r15, Y+35	; 0x23
    edc8:	28 2d       	mov	r18, r8
    edca:	39 2d       	mov	r19, r9
    edcc:	4a 2d       	mov	r20, r10
    edce:	5b 2d       	mov	r21, r11
    edd0:	6c 2d       	mov	r22, r12
    edd2:	7d 2d       	mov	r23, r13
    edd4:	8e 2d       	mov	r24, r14
    edd6:	9f 2d       	mov	r25, r15
    edd8:	02 e0       	ldi	r16, 0x02	; 2
    edda:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    edde:	2c a3       	std	Y+36, r18	; 0x24
    ede0:	3d a3       	std	Y+37, r19	; 0x25
    ede2:	4e a3       	std	Y+38, r20	; 0x26
    ede4:	5f a3       	std	Y+39, r21	; 0x27
    ede6:	68 a7       	std	Y+40, r22	; 0x28
    ede8:	79 a7       	std	Y+41, r23	; 0x29
    edea:	8a a7       	std	Y+42, r24	; 0x2a
    edec:	9b a7       	std	Y+43, r25	; 0x2b
    edee:	28 2d       	mov	r18, r8
    edf0:	39 2d       	mov	r19, r9
    edf2:	4a 2d       	mov	r20, r10
    edf4:	5b 2d       	mov	r21, r11
    edf6:	6c 2d       	mov	r22, r12
    edf8:	7d 2d       	mov	r23, r13
    edfa:	8e 2d       	mov	r24, r14
    edfc:	9f 2d       	mov	r25, r15
    edfe:	ac a0       	ldd	r10, Y+36	; 0x24
    ee00:	bd a0       	ldd	r11, Y+37	; 0x25
    ee02:	ce a0       	ldd	r12, Y+38	; 0x26
    ee04:	df a0       	ldd	r13, Y+39	; 0x27
    ee06:	e8 a4       	ldd	r14, Y+40	; 0x28
    ee08:	f9 a4       	ldd	r15, Y+41	; 0x29
    ee0a:	0a a5       	ldd	r16, Y+42	; 0x2a
    ee0c:	1b a5       	ldd	r17, Y+43	; 0x2b
    ee0e:	0f 94 62 30 	call	0x260c4	; 0x260c4 <__adddi3>
    ee12:	22 2e       	mov	r2, r18
    ee14:	33 2e       	mov	r3, r19
    ee16:	44 2e       	mov	r4, r20
    ee18:	55 2e       	mov	r5, r21
    ee1a:	66 2e       	mov	r6, r22
    ee1c:	77 2e       	mov	r7, r23
    ee1e:	88 2e       	mov	r8, r24
    ee20:	99 2e       	mov	r9, r25
    ee22:	22 2d       	mov	r18, r2
    ee24:	33 2d       	mov	r19, r3
    ee26:	44 2d       	mov	r20, r4
    ee28:	55 2d       	mov	r21, r5
    ee2a:	66 2d       	mov	r22, r6
    ee2c:	77 2d       	mov	r23, r7
    ee2e:	88 2d       	mov	r24, r8
    ee30:	99 2d       	mov	r25, r9
    ee32:	04 e0       	ldi	r16, 0x04	; 4
    ee34:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    ee38:	a2 2e       	mov	r10, r18
    ee3a:	b3 2e       	mov	r11, r19
    ee3c:	c4 2e       	mov	r12, r20
    ee3e:	d5 2e       	mov	r13, r21
    ee40:	e6 2e       	mov	r14, r22
    ee42:	f7 2e       	mov	r15, r23
    ee44:	08 2f       	mov	r16, r24
    ee46:	19 2f       	mov	r17, r25
    ee48:	2a 2d       	mov	r18, r10
    ee4a:	3b 2d       	mov	r19, r11
    ee4c:	4c 2d       	mov	r20, r12
    ee4e:	5d 2d       	mov	r21, r13
    ee50:	6e 2d       	mov	r22, r14
    ee52:	7f 2d       	mov	r23, r15
    ee54:	80 2f       	mov	r24, r16
    ee56:	91 2f       	mov	r25, r17
    ee58:	a2 2c       	mov	r10, r2
    ee5a:	b3 2c       	mov	r11, r3
    ee5c:	c4 2c       	mov	r12, r4
    ee5e:	d5 2c       	mov	r13, r5
    ee60:	e6 2c       	mov	r14, r6
    ee62:	f7 2c       	mov	r15, r7
    ee64:	08 2d       	mov	r16, r8
    ee66:	19 2d       	mov	r17, r9
    ee68:	0f 94 77 30 	call	0x260ee	; 0x260ee <__subdi3>
    ee6c:	22 2e       	mov	r2, r18
    ee6e:	33 2e       	mov	r3, r19
    ee70:	44 2e       	mov	r4, r20
    ee72:	55 2e       	mov	r5, r21
    ee74:	66 2e       	mov	r6, r22
    ee76:	77 2e       	mov	r7, r23
    ee78:	88 2e       	mov	r8, r24
    ee7a:	99 2e       	mov	r9, r25
    ee7c:	0f 2e       	mov	r0, r31
    ee7e:	f6 e0       	ldi	r31, 0x06	; 6
    ee80:	af 2e       	mov	r10, r31
    ee82:	f0 2d       	mov	r31, r0
    ee84:	b1 2c       	mov	r11, r1
    ee86:	c1 2c       	mov	r12, r1
    ee88:	d1 2c       	mov	r13, r1
    ee8a:	e1 2c       	mov	r14, r1
    ee8c:	f1 2c       	mov	r15, r1
    ee8e:	00 e0       	ldi	r16, 0x00	; 0
    ee90:	10 e0       	ldi	r17, 0x00	; 0
    ee92:	22 2d       	mov	r18, r2
    ee94:	33 2d       	mov	r19, r3
    ee96:	44 2d       	mov	r20, r4
    ee98:	55 2d       	mov	r21, r5
    ee9a:	66 2d       	mov	r22, r6
    ee9c:	77 2d       	mov	r23, r7
    ee9e:	88 2d       	mov	r24, r8
    eea0:	99 2d       	mov	r25, r9
    eea2:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    eea6:	22 2e       	mov	r2, r18
    eea8:	33 2e       	mov	r3, r19
    eeaa:	44 2e       	mov	r4, r20
    eeac:	55 2e       	mov	r5, r21
    eeae:	66 2e       	mov	r6, r22
    eeb0:	77 2e       	mov	r7, r23
    eeb2:	88 2e       	mov	r8, r24
    eeb4:	99 2e       	mov	r9, r25
    eeb6:	a2 2c       	mov	r10, r2
    eeb8:	b3 2c       	mov	r11, r3
    eeba:	c4 2c       	mov	r12, r4
    eebc:	d5 2c       	mov	r13, r5
    eebe:	e6 2c       	mov	r14, r6
    eec0:	f7 2c       	mov	r15, r7
    eec2:	08 2d       	mov	r16, r8
    eec4:	19 2d       	mov	r17, r9
    eec6:	2a 2d       	mov	r18, r10
    eec8:	3b 2d       	mov	r19, r11
    eeca:	4c 2d       	mov	r20, r12
    eecc:	5d 2d       	mov	r21, r13
    eece:	6e 2d       	mov	r22, r14
    eed0:	7f 2d       	mov	r23, r15
    eed2:	80 2f       	mov	r24, r16
    eed4:	91 2f       	mov	r25, r17
    eed6:	29 51       	subi	r18, 0x19	; 25
    eed8:	3c 4f       	sbci	r19, 0xFC	; 252
    eeda:	4f 4f       	sbci	r20, 0xFF	; 255
    eedc:	5f 4f       	sbci	r21, 0xFF	; 255
    eede:	6f 4f       	sbci	r22, 0xFF	; 255
    eee0:	7f 4f       	sbci	r23, 0xFF	; 255
    eee2:	8f 4f       	sbci	r24, 0xFF	; 255
    eee4:	9f 4f       	sbci	r25, 0xFF	; 255
    eee6:	a2 2e       	mov	r10, r18
    eee8:	b3 2e       	mov	r11, r19
    eeea:	c4 2e       	mov	r12, r20
    eeec:	d5 2e       	mov	r13, r21
    eeee:	e6 2e       	mov	r14, r22
    eef0:	f7 2e       	mov	r15, r23
    eef2:	08 2f       	mov	r16, r24
    eef4:	19 2f       	mov	r17, r25
    eef6:	2a 2d       	mov	r18, r10
    eef8:	3b 2d       	mov	r19, r11
    eefa:	4c 2d       	mov	r20, r12
    eefc:	5d 2d       	mov	r21, r13
    eefe:	6e 2d       	mov	r22, r14
    ef00:	7f 2d       	mov	r23, r15
    ef02:	80 2f       	mov	r24, r16
    ef04:	91 2f       	mov	r25, r17
    ef06:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
    ef0a:	dc 01       	movw	r26, r24
    ef0c:	cb 01       	movw	r24, r22
    ef0e:	20 e0       	ldi	r18, 0x00	; 0
    ef10:	30 e0       	ldi	r19, 0x00	; 0
    ef12:	4a e7       	ldi	r20, 0x7A	; 122
    ef14:	54 e4       	ldi	r21, 0x44	; 68
    ef16:	bc 01       	movw	r22, r24
    ef18:	cd 01       	movw	r24, r26
    ef1a:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    ef1e:	dc 01       	movw	r26, r24
    ef20:	cb 01       	movw	r24, r22
    ef22:	bc 01       	movw	r22, r24
    ef24:	cd 01       	movw	r24, r26
    ef26:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
    ef2a:	a2 2e       	mov	r10, r18
    ef2c:	b3 2e       	mov	r11, r19
    ef2e:	c4 2e       	mov	r12, r20
    ef30:	d5 2e       	mov	r13, r21
    ef32:	e6 2e       	mov	r14, r22
    ef34:	f7 2e       	mov	r15, r23
    ef36:	08 2f       	mov	r16, r24
    ef38:	19 2f       	mov	r17, r25
    ef3a:	d6 01       	movw	r26, r12
    ef3c:	c5 01       	movw	r24, r10
    ef3e:	bc 01       	movw	r22, r24
    ef40:	cd 01       	movw	r24, r26
    ef42:	0e 94 5a 60 	call	0xc0b4	; 0xc0b4 <__portable_avr_delay_cycles>
    ef46:	19 82       	std	Y+1, r1	; 0x01
    ef48:	75 c0       	rjmp	.+234    	; 0xf034 <start_twi2_lcd+0x748>
    ef4a:	69 81       	ldd	r22, Y+1	; 0x01
    ef4c:	80 e0       	ldi	r24, 0x00	; 0
    ef4e:	0e 94 d1 65 	call	0xcba2	; 0xcba2 <twi2_set_ledbl>
    ef52:	0e 94 1a 5f 	call	0xbe34	; 0xbe34 <sysclk_get_cpu_hz>
    ef56:	dc 01       	movw	r26, r24
    ef58:	cb 01       	movw	r24, r22
    ef5a:	1c 01       	movw	r2, r24
    ef5c:	2d 01       	movw	r4, r26
    ef5e:	61 2c       	mov	r6, r1
    ef60:	71 2c       	mov	r7, r1
    ef62:	43 01       	movw	r8, r6
    ef64:	0f 2e       	mov	r0, r31
    ef66:	f6 e0       	ldi	r31, 0x06	; 6
    ef68:	af 2e       	mov	r10, r31
    ef6a:	f0 2d       	mov	r31, r0
    ef6c:	b1 2c       	mov	r11, r1
    ef6e:	c1 2c       	mov	r12, r1
    ef70:	d1 2c       	mov	r13, r1
    ef72:	e1 2c       	mov	r14, r1
    ef74:	f1 2c       	mov	r15, r1
    ef76:	00 e0       	ldi	r16, 0x00	; 0
    ef78:	10 e0       	ldi	r17, 0x00	; 0
    ef7a:	22 2d       	mov	r18, r2
    ef7c:	33 2d       	mov	r19, r3
    ef7e:	44 2d       	mov	r20, r4
    ef80:	55 2d       	mov	r21, r5
    ef82:	66 2d       	mov	r22, r6
    ef84:	77 2d       	mov	r23, r7
    ef86:	88 2d       	mov	r24, r8
    ef88:	99 2d       	mov	r25, r9
    ef8a:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    ef8e:	22 2e       	mov	r2, r18
    ef90:	33 2e       	mov	r3, r19
    ef92:	44 2e       	mov	r4, r20
    ef94:	55 2e       	mov	r5, r21
    ef96:	66 2e       	mov	r6, r22
    ef98:	77 2e       	mov	r7, r23
    ef9a:	88 2e       	mov	r8, r24
    ef9c:	99 2e       	mov	r9, r25
    ef9e:	a2 2c       	mov	r10, r2
    efa0:	b3 2c       	mov	r11, r3
    efa2:	c4 2c       	mov	r12, r4
    efa4:	d5 2c       	mov	r13, r5
    efa6:	e6 2c       	mov	r14, r6
    efa8:	f7 2c       	mov	r15, r7
    efaa:	08 2d       	mov	r16, r8
    efac:	19 2d       	mov	r17, r9
    efae:	2a 2d       	mov	r18, r10
    efb0:	3b 2d       	mov	r19, r11
    efb2:	4c 2d       	mov	r20, r12
    efb4:	5d 2d       	mov	r21, r13
    efb6:	6e 2d       	mov	r22, r14
    efb8:	7f 2d       	mov	r23, r15
    efba:	80 2f       	mov	r24, r16
    efbc:	91 2f       	mov	r25, r17
    efbe:	29 51       	subi	r18, 0x19	; 25
    efc0:	3c 4f       	sbci	r19, 0xFC	; 252
    efc2:	4f 4f       	sbci	r20, 0xFF	; 255
    efc4:	5f 4f       	sbci	r21, 0xFF	; 255
    efc6:	6f 4f       	sbci	r22, 0xFF	; 255
    efc8:	7f 4f       	sbci	r23, 0xFF	; 255
    efca:	8f 4f       	sbci	r24, 0xFF	; 255
    efcc:	9f 4f       	sbci	r25, 0xFF	; 255
    efce:	a2 2e       	mov	r10, r18
    efd0:	b3 2e       	mov	r11, r19
    efd2:	c4 2e       	mov	r12, r20
    efd4:	d5 2e       	mov	r13, r21
    efd6:	e6 2e       	mov	r14, r22
    efd8:	f7 2e       	mov	r15, r23
    efda:	08 2f       	mov	r16, r24
    efdc:	19 2f       	mov	r17, r25
    efde:	2a 2d       	mov	r18, r10
    efe0:	3b 2d       	mov	r19, r11
    efe2:	4c 2d       	mov	r20, r12
    efe4:	5d 2d       	mov	r21, r13
    efe6:	6e 2d       	mov	r22, r14
    efe8:	7f 2d       	mov	r23, r15
    efea:	80 2f       	mov	r24, r16
    efec:	91 2f       	mov	r25, r17
    efee:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
    eff2:	dc 01       	movw	r26, r24
    eff4:	cb 01       	movw	r24, r22
    eff6:	20 e0       	ldi	r18, 0x00	; 0
    eff8:	30 e0       	ldi	r19, 0x00	; 0
    effa:	4a e7       	ldi	r20, 0x7A	; 122
    effc:	54 e4       	ldi	r21, 0x44	; 68
    effe:	bc 01       	movw	r22, r24
    f000:	cd 01       	movw	r24, r26
    f002:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    f006:	dc 01       	movw	r26, r24
    f008:	cb 01       	movw	r24, r22
    f00a:	bc 01       	movw	r22, r24
    f00c:	cd 01       	movw	r24, r26
    f00e:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
    f012:	a2 2e       	mov	r10, r18
    f014:	b3 2e       	mov	r11, r19
    f016:	c4 2e       	mov	r12, r20
    f018:	d5 2e       	mov	r13, r21
    f01a:	e6 2e       	mov	r14, r22
    f01c:	f7 2e       	mov	r15, r23
    f01e:	08 2f       	mov	r16, r24
    f020:	19 2f       	mov	r17, r25
    f022:	d6 01       	movw	r26, r12
    f024:	c5 01       	movw	r24, r10
    f026:	bc 01       	movw	r22, r24
    f028:	cd 01       	movw	r24, r26
    f02a:	0e 94 5a 60 	call	0xc0b4	; 0xc0b4 <__portable_avr_delay_cycles>
    f02e:	89 81       	ldd	r24, Y+1	; 0x01
    f030:	8c 5f       	subi	r24, 0xFC	; 252
    f032:	89 83       	std	Y+1, r24	; 0x01
    f034:	89 81       	ldd	r24, Y+1	; 0x01
    f036:	8c 3f       	cpi	r24, 0xFC	; 252
    f038:	08 f4       	brcc	.+2      	; 0xf03c <start_twi2_lcd+0x750>
    f03a:	87 cf       	rjmp	.-242    	; 0xef4a <start_twi2_lcd+0x65e>
    f03c:	69 e1       	ldi	r22, 0x19	; 25
    f03e:	88 e5       	ldi	r24, 0x58	; 88
    f040:	0e 94 31 67 	call	0xce62	; 0xce62 <twi2_set_beep>
    f044:	0e 94 1a 5f 	call	0xbe34	; 0xbe34 <sysclk_get_cpu_hz>
    f048:	dc 01       	movw	r26, r24
    f04a:	cb 01       	movw	r24, r22
    f04c:	9c 01       	movw	r18, r24
    f04e:	ad 01       	movw	r20, r26
    f050:	60 e0       	ldi	r22, 0x00	; 0
    f052:	70 e0       	ldi	r23, 0x00	; 0
    f054:	cb 01       	movw	r24, r22
    f056:	82 2e       	mov	r8, r18
    f058:	93 2e       	mov	r9, r19
    f05a:	a4 2e       	mov	r10, r20
    f05c:	b5 2e       	mov	r11, r21
    f05e:	c6 2e       	mov	r12, r22
    f060:	d7 2e       	mov	r13, r23
    f062:	e8 2e       	mov	r14, r24
    f064:	f9 2e       	mov	r15, r25
    f066:	28 2d       	mov	r18, r8
    f068:	39 2d       	mov	r19, r9
    f06a:	4a 2d       	mov	r20, r10
    f06c:	5b 2d       	mov	r21, r11
    f06e:	6c 2d       	mov	r22, r12
    f070:	7d 2d       	mov	r23, r13
    f072:	8e 2d       	mov	r24, r14
    f074:	9f 2d       	mov	r25, r15
    f076:	02 e0       	ldi	r16, 0x02	; 2
    f078:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    f07c:	2c a7       	std	Y+44, r18	; 0x2c
    f07e:	3d a7       	std	Y+45, r19	; 0x2d
    f080:	4e a7       	std	Y+46, r20	; 0x2e
    f082:	5f a7       	std	Y+47, r21	; 0x2f
    f084:	68 ab       	std	Y+48, r22	; 0x30
    f086:	79 ab       	std	Y+49, r23	; 0x31
    f088:	8a ab       	std	Y+50, r24	; 0x32
    f08a:	9b ab       	std	Y+51, r25	; 0x33
    f08c:	8c a4       	ldd	r8, Y+44	; 0x2c
    f08e:	9d a4       	ldd	r9, Y+45	; 0x2d
    f090:	ae a4       	ldd	r10, Y+46	; 0x2e
    f092:	bf a4       	ldd	r11, Y+47	; 0x2f
    f094:	c8 a8       	ldd	r12, Y+48	; 0x30
    f096:	d9 a8       	ldd	r13, Y+49	; 0x31
    f098:	ea a8       	ldd	r14, Y+50	; 0x32
    f09a:	fb a8       	ldd	r15, Y+51	; 0x33
    f09c:	28 2d       	mov	r18, r8
    f09e:	39 2d       	mov	r19, r9
    f0a0:	4a 2d       	mov	r20, r10
    f0a2:	5b 2d       	mov	r21, r11
    f0a4:	6c 2d       	mov	r22, r12
    f0a6:	7d 2d       	mov	r23, r13
    f0a8:	8e 2d       	mov	r24, r14
    f0aa:	9f 2d       	mov	r25, r15
    f0ac:	02 e0       	ldi	r16, 0x02	; 2
    f0ae:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    f0b2:	2c ab       	std	Y+52, r18	; 0x34
    f0b4:	3d ab       	std	Y+53, r19	; 0x35
    f0b6:	4e ab       	std	Y+54, r20	; 0x36
    f0b8:	5f ab       	std	Y+55, r21	; 0x37
    f0ba:	68 af       	std	Y+56, r22	; 0x38
    f0bc:	79 af       	std	Y+57, r23	; 0x39
    f0be:	8a af       	std	Y+58, r24	; 0x3a
    f0c0:	9b af       	std	Y+59, r25	; 0x3b
    f0c2:	28 2d       	mov	r18, r8
    f0c4:	39 2d       	mov	r19, r9
    f0c6:	4a 2d       	mov	r20, r10
    f0c8:	5b 2d       	mov	r21, r11
    f0ca:	6c 2d       	mov	r22, r12
    f0cc:	7d 2d       	mov	r23, r13
    f0ce:	8e 2d       	mov	r24, r14
    f0d0:	9f 2d       	mov	r25, r15
    f0d2:	ac a8       	ldd	r10, Y+52	; 0x34
    f0d4:	bd a8       	ldd	r11, Y+53	; 0x35
    f0d6:	ce a8       	ldd	r12, Y+54	; 0x36
    f0d8:	df a8       	ldd	r13, Y+55	; 0x37
    f0da:	e8 ac       	ldd	r14, Y+56	; 0x38
    f0dc:	f9 ac       	ldd	r15, Y+57	; 0x39
    f0de:	0a ad       	ldd	r16, Y+58	; 0x3a
    f0e0:	1b ad       	ldd	r17, Y+59	; 0x3b
    f0e2:	0f 94 62 30 	call	0x260c4	; 0x260c4 <__adddi3>
    f0e6:	22 2e       	mov	r2, r18
    f0e8:	33 2e       	mov	r3, r19
    f0ea:	44 2e       	mov	r4, r20
    f0ec:	55 2e       	mov	r5, r21
    f0ee:	66 2e       	mov	r6, r22
    f0f0:	77 2e       	mov	r7, r23
    f0f2:	88 2e       	mov	r8, r24
    f0f4:	99 2e       	mov	r9, r25
    f0f6:	22 2d       	mov	r18, r2
    f0f8:	33 2d       	mov	r19, r3
    f0fa:	44 2d       	mov	r20, r4
    f0fc:	55 2d       	mov	r21, r5
    f0fe:	66 2d       	mov	r22, r6
    f100:	77 2d       	mov	r23, r7
    f102:	88 2d       	mov	r24, r8
    f104:	99 2d       	mov	r25, r9
    f106:	04 e0       	ldi	r16, 0x04	; 4
    f108:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    f10c:	a2 2e       	mov	r10, r18
    f10e:	b3 2e       	mov	r11, r19
    f110:	c4 2e       	mov	r12, r20
    f112:	d5 2e       	mov	r13, r21
    f114:	e6 2e       	mov	r14, r22
    f116:	f7 2e       	mov	r15, r23
    f118:	08 2f       	mov	r16, r24
    f11a:	19 2f       	mov	r17, r25
    f11c:	2a 2d       	mov	r18, r10
    f11e:	3b 2d       	mov	r19, r11
    f120:	4c 2d       	mov	r20, r12
    f122:	5d 2d       	mov	r21, r13
    f124:	6e 2d       	mov	r22, r14
    f126:	7f 2d       	mov	r23, r15
    f128:	80 2f       	mov	r24, r16
    f12a:	91 2f       	mov	r25, r17
    f12c:	a2 2c       	mov	r10, r2
    f12e:	b3 2c       	mov	r11, r3
    f130:	c4 2c       	mov	r12, r4
    f132:	d5 2c       	mov	r13, r5
    f134:	e6 2c       	mov	r14, r6
    f136:	f7 2c       	mov	r15, r7
    f138:	08 2d       	mov	r16, r8
    f13a:	19 2d       	mov	r17, r9
    f13c:	0f 94 77 30 	call	0x260ee	; 0x260ee <__subdi3>
    f140:	22 2e       	mov	r2, r18
    f142:	33 2e       	mov	r3, r19
    f144:	44 2e       	mov	r4, r20
    f146:	55 2e       	mov	r5, r21
    f148:	66 2e       	mov	r6, r22
    f14a:	77 2e       	mov	r7, r23
    f14c:	88 2e       	mov	r8, r24
    f14e:	99 2e       	mov	r9, r25
    f150:	0f 2e       	mov	r0, r31
    f152:	f6 e0       	ldi	r31, 0x06	; 6
    f154:	af 2e       	mov	r10, r31
    f156:	f0 2d       	mov	r31, r0
    f158:	b1 2c       	mov	r11, r1
    f15a:	c1 2c       	mov	r12, r1
    f15c:	d1 2c       	mov	r13, r1
    f15e:	e1 2c       	mov	r14, r1
    f160:	f1 2c       	mov	r15, r1
    f162:	00 e0       	ldi	r16, 0x00	; 0
    f164:	10 e0       	ldi	r17, 0x00	; 0
    f166:	22 2d       	mov	r18, r2
    f168:	33 2d       	mov	r19, r3
    f16a:	44 2d       	mov	r20, r4
    f16c:	55 2d       	mov	r21, r5
    f16e:	66 2d       	mov	r22, r6
    f170:	77 2d       	mov	r23, r7
    f172:	88 2d       	mov	r24, r8
    f174:	99 2d       	mov	r25, r9
    f176:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    f17a:	22 2e       	mov	r2, r18
    f17c:	33 2e       	mov	r3, r19
    f17e:	44 2e       	mov	r4, r20
    f180:	55 2e       	mov	r5, r21
    f182:	66 2e       	mov	r6, r22
    f184:	77 2e       	mov	r7, r23
    f186:	88 2e       	mov	r8, r24
    f188:	99 2e       	mov	r9, r25
    f18a:	a2 2c       	mov	r10, r2
    f18c:	b3 2c       	mov	r11, r3
    f18e:	c4 2c       	mov	r12, r4
    f190:	d5 2c       	mov	r13, r5
    f192:	e6 2c       	mov	r14, r6
    f194:	f7 2c       	mov	r15, r7
    f196:	08 2d       	mov	r16, r8
    f198:	19 2d       	mov	r17, r9
    f19a:	2a 2d       	mov	r18, r10
    f19c:	3b 2d       	mov	r19, r11
    f19e:	4c 2d       	mov	r20, r12
    f1a0:	5d 2d       	mov	r21, r13
    f1a2:	6e 2d       	mov	r22, r14
    f1a4:	7f 2d       	mov	r23, r15
    f1a6:	80 2f       	mov	r24, r16
    f1a8:	91 2f       	mov	r25, r17
    f1aa:	29 51       	subi	r18, 0x19	; 25
    f1ac:	3c 4f       	sbci	r19, 0xFC	; 252
    f1ae:	4f 4f       	sbci	r20, 0xFF	; 255
    f1b0:	5f 4f       	sbci	r21, 0xFF	; 255
    f1b2:	6f 4f       	sbci	r22, 0xFF	; 255
    f1b4:	7f 4f       	sbci	r23, 0xFF	; 255
    f1b6:	8f 4f       	sbci	r24, 0xFF	; 255
    f1b8:	9f 4f       	sbci	r25, 0xFF	; 255
    f1ba:	a2 2e       	mov	r10, r18
    f1bc:	b3 2e       	mov	r11, r19
    f1be:	c4 2e       	mov	r12, r20
    f1c0:	d5 2e       	mov	r13, r21
    f1c2:	e6 2e       	mov	r14, r22
    f1c4:	f7 2e       	mov	r15, r23
    f1c6:	08 2f       	mov	r16, r24
    f1c8:	19 2f       	mov	r17, r25
    f1ca:	2a 2d       	mov	r18, r10
    f1cc:	3b 2d       	mov	r19, r11
    f1ce:	4c 2d       	mov	r20, r12
    f1d0:	5d 2d       	mov	r21, r13
    f1d2:	6e 2d       	mov	r22, r14
    f1d4:	7f 2d       	mov	r23, r15
    f1d6:	80 2f       	mov	r24, r16
    f1d8:	91 2f       	mov	r25, r17
    f1da:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
    f1de:	dc 01       	movw	r26, r24
    f1e0:	cb 01       	movw	r24, r22
    f1e2:	20 e0       	ldi	r18, 0x00	; 0
    f1e4:	30 e0       	ldi	r19, 0x00	; 0
    f1e6:	4a e7       	ldi	r20, 0x7A	; 122
    f1e8:	54 e4       	ldi	r21, 0x44	; 68
    f1ea:	bc 01       	movw	r22, r24
    f1ec:	cd 01       	movw	r24, r26
    f1ee:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    f1f2:	dc 01       	movw	r26, r24
    f1f4:	cb 01       	movw	r24, r22
    f1f6:	bc 01       	movw	r22, r24
    f1f8:	cd 01       	movw	r24, r26
    f1fa:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
    f1fe:	a2 2e       	mov	r10, r18
    f200:	b3 2e       	mov	r11, r19
    f202:	c4 2e       	mov	r12, r20
    f204:	d5 2e       	mov	r13, r21
    f206:	e6 2e       	mov	r14, r22
    f208:	f7 2e       	mov	r15, r23
    f20a:	08 2f       	mov	r16, r24
    f20c:	19 2f       	mov	r17, r25
    f20e:	d6 01       	movw	r26, r12
    f210:	c5 01       	movw	r24, r10
    f212:	bc 01       	movw	r22, r24
    f214:	cd 01       	movw	r24, r26
    f216:	0e 94 5a 60 	call	0xc0b4	; 0xc0b4 <__portable_avr_delay_cycles>
    f21a:	80 91 13 26 	lds	r24, 0x2613	; 0x802613 <g_backlight_mode_pwm>
    f21e:	90 91 14 26 	lds	r25, 0x2614	; 0x802614 <g_backlight_mode_pwm+0x1>
    f222:	8b 83       	std	Y+3, r24	; 0x03
    f224:	8f ef       	ldi	r24, 0xFF	; 255
    f226:	8a 83       	std	Y+2, r24	; 0x02
    f228:	75 c0       	rjmp	.+234    	; 0xf314 <start_twi2_lcd+0xa28>
    f22a:	6a 81       	ldd	r22, Y+2	; 0x02
    f22c:	80 e0       	ldi	r24, 0x00	; 0
    f22e:	0e 94 d1 65 	call	0xcba2	; 0xcba2 <twi2_set_ledbl>
    f232:	0e 94 1a 5f 	call	0xbe34	; 0xbe34 <sysclk_get_cpu_hz>
    f236:	dc 01       	movw	r26, r24
    f238:	cb 01       	movw	r24, r22
    f23a:	1c 01       	movw	r2, r24
    f23c:	2d 01       	movw	r4, r26
    f23e:	61 2c       	mov	r6, r1
    f240:	71 2c       	mov	r7, r1
    f242:	43 01       	movw	r8, r6
    f244:	0f 2e       	mov	r0, r31
    f246:	f6 e0       	ldi	r31, 0x06	; 6
    f248:	af 2e       	mov	r10, r31
    f24a:	f0 2d       	mov	r31, r0
    f24c:	b1 2c       	mov	r11, r1
    f24e:	c1 2c       	mov	r12, r1
    f250:	d1 2c       	mov	r13, r1
    f252:	e1 2c       	mov	r14, r1
    f254:	f1 2c       	mov	r15, r1
    f256:	00 e0       	ldi	r16, 0x00	; 0
    f258:	10 e0       	ldi	r17, 0x00	; 0
    f25a:	22 2d       	mov	r18, r2
    f25c:	33 2d       	mov	r19, r3
    f25e:	44 2d       	mov	r20, r4
    f260:	55 2d       	mov	r21, r5
    f262:	66 2d       	mov	r22, r6
    f264:	77 2d       	mov	r23, r7
    f266:	88 2d       	mov	r24, r8
    f268:	99 2d       	mov	r25, r9
    f26a:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    f26e:	22 2e       	mov	r2, r18
    f270:	33 2e       	mov	r3, r19
    f272:	44 2e       	mov	r4, r20
    f274:	55 2e       	mov	r5, r21
    f276:	66 2e       	mov	r6, r22
    f278:	77 2e       	mov	r7, r23
    f27a:	88 2e       	mov	r8, r24
    f27c:	99 2e       	mov	r9, r25
    f27e:	a2 2c       	mov	r10, r2
    f280:	b3 2c       	mov	r11, r3
    f282:	c4 2c       	mov	r12, r4
    f284:	d5 2c       	mov	r13, r5
    f286:	e6 2c       	mov	r14, r6
    f288:	f7 2c       	mov	r15, r7
    f28a:	08 2d       	mov	r16, r8
    f28c:	19 2d       	mov	r17, r9
    f28e:	2a 2d       	mov	r18, r10
    f290:	3b 2d       	mov	r19, r11
    f292:	4c 2d       	mov	r20, r12
    f294:	5d 2d       	mov	r21, r13
    f296:	6e 2d       	mov	r22, r14
    f298:	7f 2d       	mov	r23, r15
    f29a:	80 2f       	mov	r24, r16
    f29c:	91 2f       	mov	r25, r17
    f29e:	29 51       	subi	r18, 0x19	; 25
    f2a0:	3c 4f       	sbci	r19, 0xFC	; 252
    f2a2:	4f 4f       	sbci	r20, 0xFF	; 255
    f2a4:	5f 4f       	sbci	r21, 0xFF	; 255
    f2a6:	6f 4f       	sbci	r22, 0xFF	; 255
    f2a8:	7f 4f       	sbci	r23, 0xFF	; 255
    f2aa:	8f 4f       	sbci	r24, 0xFF	; 255
    f2ac:	9f 4f       	sbci	r25, 0xFF	; 255
    f2ae:	a2 2e       	mov	r10, r18
    f2b0:	b3 2e       	mov	r11, r19
    f2b2:	c4 2e       	mov	r12, r20
    f2b4:	d5 2e       	mov	r13, r21
    f2b6:	e6 2e       	mov	r14, r22
    f2b8:	f7 2e       	mov	r15, r23
    f2ba:	08 2f       	mov	r16, r24
    f2bc:	19 2f       	mov	r17, r25
    f2be:	2a 2d       	mov	r18, r10
    f2c0:	3b 2d       	mov	r19, r11
    f2c2:	4c 2d       	mov	r20, r12
    f2c4:	5d 2d       	mov	r21, r13
    f2c6:	6e 2d       	mov	r22, r14
    f2c8:	7f 2d       	mov	r23, r15
    f2ca:	80 2f       	mov	r24, r16
    f2cc:	91 2f       	mov	r25, r17
    f2ce:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
    f2d2:	dc 01       	movw	r26, r24
    f2d4:	cb 01       	movw	r24, r22
    f2d6:	20 e0       	ldi	r18, 0x00	; 0
    f2d8:	30 e0       	ldi	r19, 0x00	; 0
    f2da:	4a e7       	ldi	r20, 0x7A	; 122
    f2dc:	54 e4       	ldi	r21, 0x44	; 68
    f2de:	bc 01       	movw	r22, r24
    f2e0:	cd 01       	movw	r24, r26
    f2e2:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    f2e6:	dc 01       	movw	r26, r24
    f2e8:	cb 01       	movw	r24, r22
    f2ea:	bc 01       	movw	r22, r24
    f2ec:	cd 01       	movw	r24, r26
    f2ee:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
    f2f2:	a2 2e       	mov	r10, r18
    f2f4:	b3 2e       	mov	r11, r19
    f2f6:	c4 2e       	mov	r12, r20
    f2f8:	d5 2e       	mov	r13, r21
    f2fa:	e6 2e       	mov	r14, r22
    f2fc:	f7 2e       	mov	r15, r23
    f2fe:	08 2f       	mov	r16, r24
    f300:	19 2f       	mov	r17, r25
    f302:	d6 01       	movw	r26, r12
    f304:	c5 01       	movw	r24, r10
    f306:	bc 01       	movw	r22, r24
    f308:	cd 01       	movw	r24, r26
    f30a:	0e 94 5a 60 	call	0xc0b4	; 0xc0b4 <__portable_avr_delay_cycles>
    f30e:	8a 81       	ldd	r24, Y+2	; 0x02
    f310:	84 50       	subi	r24, 0x04	; 4
    f312:	8a 83       	std	Y+2, r24	; 0x02
    f314:	9a 81       	ldd	r25, Y+2	; 0x02
    f316:	8b 81       	ldd	r24, Y+3	; 0x03
    f318:	98 17       	cp	r25, r24
    f31a:	08 f0       	brcs	.+2      	; 0xf31e <start_twi2_lcd+0xa32>
    f31c:	86 cf       	rjmp	.-244    	; 0xf22a <start_twi2_lcd+0x93e>
    f31e:	6b 81       	ldd	r22, Y+3	; 0x03
    f320:	80 e0       	ldi	r24, 0x00	; 0
    f322:	0e 94 d1 65 	call	0xcba2	; 0xcba2 <twi2_set_ledbl>
    f326:	00 00       	nop
    f328:	eb 96       	adiw	r28, 0x3b	; 59
    f32a:	cd bf       	out	0x3d, r28	; 61
    f32c:	de bf       	out	0x3e, r29	; 62
    f32e:	df 91       	pop	r29
    f330:	cf 91       	pop	r28
    f332:	1f 91       	pop	r17
    f334:	0f 91       	pop	r16
    f336:	ff 90       	pop	r15
    f338:	ef 90       	pop	r14
    f33a:	df 90       	pop	r13
    f33c:	cf 90       	pop	r12
    f33e:	bf 90       	pop	r11
    f340:	af 90       	pop	r10
    f342:	9f 90       	pop	r9
    f344:	8f 90       	pop	r8
    f346:	7f 90       	pop	r7
    f348:	6f 90       	pop	r6
    f34a:	5f 90       	pop	r5
    f34c:	4f 90       	pop	r4
    f34e:	3f 90       	pop	r3
    f350:	2f 90       	pop	r2
    f352:	08 95       	ret

0000f354 <twi_init>:
    f354:	cf 93       	push	r28
    f356:	df 93       	push	r29
    f358:	cd b7       	in	r28, 0x3d	; 61
    f35a:	de b7       	in	r29, 0x3e	; 62
    f35c:	80 e8       	ldi	r24, 0x80	; 128
    f35e:	96 e0       	ldi	r25, 0x06	; 6
    f360:	28 e3       	ldi	r18, 0x38	; 56
    f362:	fc 01       	movw	r30, r24
    f364:	20 8b       	std	Z+16, r18	; 0x10
    f366:	80 e8       	ldi	r24, 0x80	; 128
    f368:	96 e0       	ldi	r25, 0x06	; 6
    f36a:	28 e3       	ldi	r18, 0x38	; 56
    f36c:	fc 01       	movw	r30, r24
    f36e:	21 8b       	std	Z+17, r18	; 0x11
    f370:	80 e4       	ldi	r24, 0x40	; 64
    f372:	96 e0       	ldi	r25, 0x06	; 6
    f374:	28 e3       	ldi	r18, 0x38	; 56
    f376:	fc 01       	movw	r30, r24
    f378:	20 8b       	std	Z+16, r18	; 0x10
    f37a:	80 e4       	ldi	r24, 0x40	; 64
    f37c:	96 e0       	ldi	r25, 0x06	; 6
    f37e:	28 e3       	ldi	r18, 0x38	; 56
    f380:	fc 01       	movw	r30, r24
    f382:	21 8b       	std	Z+17, r18	; 0x11
    f384:	00 00       	nop
    f386:	df 91       	pop	r29
    f388:	cf 91       	pop	r28
    f38a:	08 95       	ret

0000f38c <twi_start>:
    f38c:	2f 92       	push	r2
    f38e:	3f 92       	push	r3
    f390:	4f 92       	push	r4
    f392:	5f 92       	push	r5
    f394:	6f 92       	push	r6
    f396:	7f 92       	push	r7
    f398:	8f 92       	push	r8
    f39a:	9f 92       	push	r9
    f39c:	af 92       	push	r10
    f39e:	bf 92       	push	r11
    f3a0:	cf 92       	push	r12
    f3a2:	df 92       	push	r13
    f3a4:	ef 92       	push	r14
    f3a6:	ff 92       	push	r15
    f3a8:	0f 93       	push	r16
    f3aa:	1f 93       	push	r17
    f3ac:	cf 93       	push	r28
    f3ae:	df 93       	push	r29
    f3b0:	cd b7       	in	r28, 0x3d	; 61
    f3b2:	de b7       	in	r29, 0x3e	; 62
    f3b4:	28 97       	sbiw	r28, 0x08	; 8
    f3b6:	cd bf       	out	0x3d, r28	; 61
    f3b8:	de bf       	out	0x3e, r29	; 62
    f3ba:	80 ea       	ldi	r24, 0xA0	; 160
    f3bc:	94 e0       	ldi	r25, 0x04	; 4
    f3be:	0e 94 26 5f 	call	0xbe4c	; 0xbe4c <sysclk_enable_peripheral_clock>
    f3c2:	61 e1       	ldi	r22, 0x11	; 17
    f3c4:	70 e2       	ldi	r23, 0x20	; 32
    f3c6:	80 ea       	ldi	r24, 0xA0	; 160
    f3c8:	94 e0       	ldi	r25, 0x04	; 4
    f3ca:	0e 94 76 b8 	call	0x170ec	; 0x170ec <twi_master_init>
    f3ce:	80 ea       	ldi	r24, 0xA0	; 160
    f3d0:	94 e0       	ldi	r25, 0x04	; 4
    f3d2:	0e 94 95 60 	call	0xc12a	; 0xc12a <twi_master_enable>
    f3d6:	80 e8       	ldi	r24, 0x80	; 128
    f3d8:	94 e0       	ldi	r25, 0x04	; 4
    f3da:	0e 94 26 5f 	call	0xbe4c	; 0xbe4c <sysclk_enable_peripheral_clock>
    f3de:	65 e2       	ldi	r22, 0x25	; 37
    f3e0:	70 e2       	ldi	r23, 0x20	; 32
    f3e2:	80 e8       	ldi	r24, 0x80	; 128
    f3e4:	94 e0       	ldi	r25, 0x04	; 4
    f3e6:	0e 94 76 b8 	call	0x170ec	; 0x170ec <twi_master_init>
    f3ea:	80 e8       	ldi	r24, 0x80	; 128
    f3ec:	94 e0       	ldi	r25, 0x04	; 4
    f3ee:	0e 94 95 60 	call	0xc12a	; 0xc12a <twi_master_enable>
    f3f2:	0e 94 1a 5f 	call	0xbe34	; 0xbe34 <sysclk_get_cpu_hz>
    f3f6:	dc 01       	movw	r26, r24
    f3f8:	cb 01       	movw	r24, r22
    f3fa:	8c 01       	movw	r16, r24
    f3fc:	9d 01       	movw	r18, r26
    f3fe:	40 e0       	ldi	r20, 0x00	; 0
    f400:	50 e0       	ldi	r21, 0x00	; 0
    f402:	ba 01       	movw	r22, r20
    f404:	09 83       	std	Y+1, r16	; 0x01
    f406:	1a 83       	std	Y+2, r17	; 0x02
    f408:	2b 83       	std	Y+3, r18	; 0x03
    f40a:	3c 83       	std	Y+4, r19	; 0x04
    f40c:	4d 83       	std	Y+5, r20	; 0x05
    f40e:	5e 83       	std	Y+6, r21	; 0x06
    f410:	6f 83       	std	Y+7, r22	; 0x07
    f412:	78 87       	std	Y+8, r23	; 0x08
    f414:	29 80       	ldd	r2, Y+1	; 0x01
    f416:	3a 80       	ldd	r3, Y+2	; 0x02
    f418:	4b 80       	ldd	r4, Y+3	; 0x03
    f41a:	5c 80       	ldd	r5, Y+4	; 0x04
    f41c:	6d 80       	ldd	r6, Y+5	; 0x05
    f41e:	7e 80       	ldd	r7, Y+6	; 0x06
    f420:	8f 80       	ldd	r8, Y+7	; 0x07
    f422:	98 84       	ldd	r9, Y+8	; 0x08
    f424:	22 2d       	mov	r18, r2
    f426:	33 2d       	mov	r19, r3
    f428:	44 2d       	mov	r20, r4
    f42a:	55 2d       	mov	r21, r5
    f42c:	66 2d       	mov	r22, r6
    f42e:	77 2d       	mov	r23, r7
    f430:	88 2d       	mov	r24, r8
    f432:	99 2d       	mov	r25, r9
    f434:	02 e0       	ldi	r16, 0x02	; 2
    f436:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    f43a:	a2 2e       	mov	r10, r18
    f43c:	b3 2e       	mov	r11, r19
    f43e:	c4 2e       	mov	r12, r20
    f440:	d5 2e       	mov	r13, r21
    f442:	e6 2e       	mov	r14, r22
    f444:	f7 2e       	mov	r15, r23
    f446:	08 2f       	mov	r16, r24
    f448:	19 2f       	mov	r17, r25
    f44a:	2a 2c       	mov	r2, r10
    f44c:	3b 2c       	mov	r3, r11
    f44e:	4c 2c       	mov	r4, r12
    f450:	5d 2c       	mov	r5, r13
    f452:	6e 2c       	mov	r6, r14
    f454:	7f 2c       	mov	r7, r15
    f456:	80 2e       	mov	r8, r16
    f458:	91 2e       	mov	r9, r17
    f45a:	22 2d       	mov	r18, r2
    f45c:	33 2d       	mov	r19, r3
    f45e:	44 2d       	mov	r20, r4
    f460:	55 2d       	mov	r21, r5
    f462:	66 2d       	mov	r22, r6
    f464:	77 2d       	mov	r23, r7
    f466:	88 2d       	mov	r24, r8
    f468:	99 2d       	mov	r25, r9
    f46a:	05 e0       	ldi	r16, 0x05	; 5
    f46c:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    f470:	a2 2e       	mov	r10, r18
    f472:	b3 2e       	mov	r11, r19
    f474:	c4 2e       	mov	r12, r20
    f476:	d5 2e       	mov	r13, r21
    f478:	e6 2e       	mov	r14, r22
    f47a:	f7 2e       	mov	r15, r23
    f47c:	08 2f       	mov	r16, r24
    f47e:	19 2f       	mov	r17, r25
    f480:	2a 2d       	mov	r18, r10
    f482:	3b 2d       	mov	r19, r11
    f484:	4c 2d       	mov	r20, r12
    f486:	5d 2d       	mov	r21, r13
    f488:	6e 2d       	mov	r22, r14
    f48a:	7f 2d       	mov	r23, r15
    f48c:	80 2f       	mov	r24, r16
    f48e:	91 2f       	mov	r25, r17
    f490:	a2 2c       	mov	r10, r2
    f492:	b3 2c       	mov	r11, r3
    f494:	c4 2c       	mov	r12, r4
    f496:	d5 2c       	mov	r13, r5
    f498:	e6 2c       	mov	r14, r6
    f49a:	f7 2c       	mov	r15, r7
    f49c:	08 2d       	mov	r16, r8
    f49e:	19 2d       	mov	r17, r9
    f4a0:	0f 94 77 30 	call	0x260ee	; 0x260ee <__subdi3>
    f4a4:	a2 2e       	mov	r10, r18
    f4a6:	b3 2e       	mov	r11, r19
    f4a8:	c4 2e       	mov	r12, r20
    f4aa:	d5 2e       	mov	r13, r21
    f4ac:	e6 2e       	mov	r14, r22
    f4ae:	f7 2e       	mov	r15, r23
    f4b0:	08 2f       	mov	r16, r24
    f4b2:	19 2f       	mov	r17, r25
    f4b4:	2a 2d       	mov	r18, r10
    f4b6:	3b 2d       	mov	r19, r11
    f4b8:	4c 2d       	mov	r20, r12
    f4ba:	5d 2d       	mov	r21, r13
    f4bc:	6e 2d       	mov	r22, r14
    f4be:	7f 2d       	mov	r23, r15
    f4c0:	80 2f       	mov	r24, r16
    f4c2:	91 2f       	mov	r25, r17
    f4c4:	a9 80       	ldd	r10, Y+1	; 0x01
    f4c6:	ba 80       	ldd	r11, Y+2	; 0x02
    f4c8:	cb 80       	ldd	r12, Y+3	; 0x03
    f4ca:	dc 80       	ldd	r13, Y+4	; 0x04
    f4cc:	ed 80       	ldd	r14, Y+5	; 0x05
    f4ce:	fe 80       	ldd	r15, Y+6	; 0x06
    f4d0:	0f 81       	ldd	r16, Y+7	; 0x07
    f4d2:	18 85       	ldd	r17, Y+8	; 0x08
    f4d4:	0f 94 62 30 	call	0x260c4	; 0x260c4 <__adddi3>
    f4d8:	a2 2e       	mov	r10, r18
    f4da:	b3 2e       	mov	r11, r19
    f4dc:	c4 2e       	mov	r12, r20
    f4de:	d5 2e       	mov	r13, r21
    f4e0:	e6 2e       	mov	r14, r22
    f4e2:	f7 2e       	mov	r15, r23
    f4e4:	08 2f       	mov	r16, r24
    f4e6:	19 2f       	mov	r17, r25
    f4e8:	2a 2d       	mov	r18, r10
    f4ea:	3b 2d       	mov	r19, r11
    f4ec:	4c 2d       	mov	r20, r12
    f4ee:	5d 2d       	mov	r21, r13
    f4f0:	6e 2d       	mov	r22, r14
    f4f2:	7f 2d       	mov	r23, r15
    f4f4:	80 2f       	mov	r24, r16
    f4f6:	91 2f       	mov	r25, r17
    f4f8:	03 e0       	ldi	r16, 0x03	; 3
    f4fa:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
    f4fe:	22 2e       	mov	r2, r18
    f500:	33 2e       	mov	r3, r19
    f502:	44 2e       	mov	r4, r20
    f504:	55 2e       	mov	r5, r21
    f506:	66 2e       	mov	r6, r22
    f508:	77 2e       	mov	r7, r23
    f50a:	88 2e       	mov	r8, r24
    f50c:	99 2e       	mov	r9, r25
    f50e:	a2 2c       	mov	r10, r2
    f510:	b3 2c       	mov	r11, r3
    f512:	c4 2c       	mov	r12, r4
    f514:	d5 2c       	mov	r13, r5
    f516:	e6 2c       	mov	r14, r6
    f518:	f7 2c       	mov	r15, r7
    f51a:	08 2d       	mov	r16, r8
    f51c:	19 2d       	mov	r17, r9
    f51e:	2a 2c       	mov	r2, r10
    f520:	3b 2c       	mov	r3, r11
    f522:	4c 2c       	mov	r4, r12
    f524:	5d 2c       	mov	r5, r13
    f526:	6e 2c       	mov	r6, r14
    f528:	7f 2c       	mov	r7, r15
    f52a:	80 2e       	mov	r8, r16
    f52c:	91 2e       	mov	r9, r17
    f52e:	0f 2e       	mov	r0, r31
    f530:	f6 e0       	ldi	r31, 0x06	; 6
    f532:	af 2e       	mov	r10, r31
    f534:	f0 2d       	mov	r31, r0
    f536:	b1 2c       	mov	r11, r1
    f538:	c1 2c       	mov	r12, r1
    f53a:	d1 2c       	mov	r13, r1
    f53c:	e1 2c       	mov	r14, r1
    f53e:	f1 2c       	mov	r15, r1
    f540:	00 e0       	ldi	r16, 0x00	; 0
    f542:	10 e0       	ldi	r17, 0x00	; 0
    f544:	22 2d       	mov	r18, r2
    f546:	33 2d       	mov	r19, r3
    f548:	44 2d       	mov	r20, r4
    f54a:	55 2d       	mov	r21, r5
    f54c:	66 2d       	mov	r22, r6
    f54e:	77 2d       	mov	r23, r7
    f550:	88 2d       	mov	r24, r8
    f552:	99 2d       	mov	r25, r9
    f554:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
    f558:	22 2e       	mov	r2, r18
    f55a:	33 2e       	mov	r3, r19
    f55c:	44 2e       	mov	r4, r20
    f55e:	55 2e       	mov	r5, r21
    f560:	66 2e       	mov	r6, r22
    f562:	77 2e       	mov	r7, r23
    f564:	88 2e       	mov	r8, r24
    f566:	99 2e       	mov	r9, r25
    f568:	a2 2c       	mov	r10, r2
    f56a:	b3 2c       	mov	r11, r3
    f56c:	c4 2c       	mov	r12, r4
    f56e:	d5 2c       	mov	r13, r5
    f570:	e6 2c       	mov	r14, r6
    f572:	f7 2c       	mov	r15, r7
    f574:	08 2d       	mov	r16, r8
    f576:	19 2d       	mov	r17, r9
    f578:	2a 2d       	mov	r18, r10
    f57a:	3b 2d       	mov	r19, r11
    f57c:	4c 2d       	mov	r20, r12
    f57e:	5d 2d       	mov	r21, r13
    f580:	6e 2d       	mov	r22, r14
    f582:	7f 2d       	mov	r23, r15
    f584:	80 2f       	mov	r24, r16
    f586:	91 2f       	mov	r25, r17
    f588:	29 51       	subi	r18, 0x19	; 25
    f58a:	3c 4f       	sbci	r19, 0xFC	; 252
    f58c:	4f 4f       	sbci	r20, 0xFF	; 255
    f58e:	5f 4f       	sbci	r21, 0xFF	; 255
    f590:	6f 4f       	sbci	r22, 0xFF	; 255
    f592:	7f 4f       	sbci	r23, 0xFF	; 255
    f594:	8f 4f       	sbci	r24, 0xFF	; 255
    f596:	9f 4f       	sbci	r25, 0xFF	; 255
    f598:	a2 2e       	mov	r10, r18
    f59a:	b3 2e       	mov	r11, r19
    f59c:	c4 2e       	mov	r12, r20
    f59e:	d5 2e       	mov	r13, r21
    f5a0:	e6 2e       	mov	r14, r22
    f5a2:	f7 2e       	mov	r15, r23
    f5a4:	08 2f       	mov	r16, r24
    f5a6:	19 2f       	mov	r17, r25
    f5a8:	2a 2d       	mov	r18, r10
    f5aa:	3b 2d       	mov	r19, r11
    f5ac:	4c 2d       	mov	r20, r12
    f5ae:	5d 2d       	mov	r21, r13
    f5b0:	6e 2d       	mov	r22, r14
    f5b2:	7f 2d       	mov	r23, r15
    f5b4:	80 2f       	mov	r24, r16
    f5b6:	91 2f       	mov	r25, r17
    f5b8:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
    f5bc:	dc 01       	movw	r26, r24
    f5be:	cb 01       	movw	r24, r22
    f5c0:	20 e0       	ldi	r18, 0x00	; 0
    f5c2:	30 e0       	ldi	r19, 0x00	; 0
    f5c4:	4a e7       	ldi	r20, 0x7A	; 122
    f5c6:	54 e4       	ldi	r21, 0x44	; 68
    f5c8:	bc 01       	movw	r22, r24
    f5ca:	cd 01       	movw	r24, r26
    f5cc:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    f5d0:	dc 01       	movw	r26, r24
    f5d2:	cb 01       	movw	r24, r22
    f5d4:	bc 01       	movw	r22, r24
    f5d6:	cd 01       	movw	r24, r26
    f5d8:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
    f5dc:	a2 2e       	mov	r10, r18
    f5de:	b3 2e       	mov	r11, r19
    f5e0:	c4 2e       	mov	r12, r20
    f5e2:	d5 2e       	mov	r13, r21
    f5e4:	e6 2e       	mov	r14, r22
    f5e6:	f7 2e       	mov	r15, r23
    f5e8:	08 2f       	mov	r16, r24
    f5ea:	19 2f       	mov	r17, r25
    f5ec:	d6 01       	movw	r26, r12
    f5ee:	c5 01       	movw	r24, r10
    f5f0:	bc 01       	movw	r22, r24
    f5f2:	cd 01       	movw	r24, r26
    f5f4:	0e 94 5a 60 	call	0xc0b4	; 0xc0b4 <__portable_avr_delay_cycles>
    f5f8:	79 d9       	rcall	.-3342   	; 0xe8ec <start_twi2_lcd>
    f5fa:	3d d9       	rcall	.-3462   	; 0xe876 <start_twi1_onboard>
    f5fc:	00 00       	nop
    f5fe:	28 96       	adiw	r28, 0x08	; 8
    f600:	cd bf       	out	0x3d, r28	; 61
    f602:	de bf       	out	0x3e, r29	; 62
    f604:	df 91       	pop	r29
    f606:	cf 91       	pop	r28
    f608:	1f 91       	pop	r17
    f60a:	0f 91       	pop	r16
    f60c:	ff 90       	pop	r15
    f60e:	ef 90       	pop	r14
    f610:	df 90       	pop	r13
    f612:	cf 90       	pop	r12
    f614:	bf 90       	pop	r11
    f616:	af 90       	pop	r10
    f618:	9f 90       	pop	r9
    f61a:	8f 90       	pop	r8
    f61c:	7f 90       	pop	r7
    f61e:	6f 90       	pop	r6
    f620:	5f 90       	pop	r5
    f622:	4f 90       	pop	r4
    f624:	3f 90       	pop	r3
    f626:	2f 90       	pop	r2
    f628:	08 95       	ret

0000f62a <service_twi1_hygro>:
    f62a:	cf 93       	push	r28
    f62c:	df 93       	push	r29
    f62e:	1f 92       	push	r1
    f630:	1f 92       	push	r1
    f632:	cd b7       	in	r28, 0x3d	; 61
    f634:	de b7       	in	r29, 0x3e	; 62
    f636:	8a 83       	std	Y+2, r24	; 0x02
    f638:	9a 81       	ldd	r25, Y+2	; 0x02
    f63a:	81 e0       	ldi	r24, 0x01	; 1
    f63c:	89 27       	eor	r24, r25
    f63e:	88 23       	and	r24, r24
    f640:	11 f0       	breq	.+4      	; 0xf646 <service_twi1_hygro+0x1c>
    f642:	80 e0       	ldi	r24, 0x00	; 0
    f644:	63 c0       	rjmp	.+198    	; 0xf70c <service_twi1_hygro+0xe2>
    f646:	80 91 70 2b 	lds	r24, 0x2B70	; 0x802b70 <g_twi1_lock>
    f64a:	88 23       	and	r24, r24
    f64c:	11 f0       	breq	.+4      	; 0xf652 <service_twi1_hygro+0x28>
    f64e:	80 e0       	ldi	r24, 0x00	; 0
    f650:	5d c0       	rjmp	.+186    	; 0xf70c <service_twi1_hygro+0xe2>
    f652:	84 e4       	ldi	r24, 0x44	; 68
    f654:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    f658:	80 ee       	ldi	r24, 0xE0	; 224
    f65a:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    f65e:	10 92 1c 20 	sts	0x201C, r1	; 0x80201c <g_twi1_packet+0x2>
    f662:	82 e0       	ldi	r24, 0x02	; 2
    f664:	90 e0       	ldi	r25, 0x00	; 0
    f666:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    f66a:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    f66e:	85 e0       	ldi	r24, 0x05	; 5
    f670:	90 e0       	ldi	r25, 0x00	; 0
    f672:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    f676:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    f67a:	6a e1       	ldi	r22, 0x1A	; 26
    f67c:	70 e2       	ldi	r23, 0x20	; 32
    f67e:	80 ea       	ldi	r24, 0xA0	; 160
    f680:	94 e0       	ldi	r25, 0x04	; 4
    f682:	0e 94 65 60 	call	0xc0ca	; 0xc0ca <twi_master_read>
    f686:	89 83       	std	Y+1, r24	; 0x01
    f688:	89 81       	ldd	r24, Y+1	; 0x01
    f68a:	88 23       	and	r24, r24
    f68c:	01 f5       	brne	.+64     	; 0xf6ce <service_twi1_hygro+0xa4>
    f68e:	80 91 f3 2c 	lds	r24, 0x2CF3	; 0x802cf3 <g_twi1_m_data>
    f692:	88 2f       	mov	r24, r24
    f694:	90 e0       	ldi	r25, 0x00	; 0
    f696:	38 2f       	mov	r19, r24
    f698:	22 27       	eor	r18, r18
    f69a:	80 91 f4 2c 	lds	r24, 0x2CF4	; 0x802cf4 <g_twi1_m_data+0x1>
    f69e:	88 2f       	mov	r24, r24
    f6a0:	90 e0       	ldi	r25, 0x00	; 0
    f6a2:	82 2b       	or	r24, r18
    f6a4:	93 2b       	or	r25, r19
    f6a6:	80 93 4d 2a 	sts	0x2A4D, r24	; 0x802a4d <g_twi1_hygro_S_T>
    f6aa:	90 93 4e 2a 	sts	0x2A4E, r25	; 0x802a4e <g_twi1_hygro_S_T+0x1>
    f6ae:	80 91 f6 2c 	lds	r24, 0x2CF6	; 0x802cf6 <g_twi1_m_data+0x3>
    f6b2:	88 2f       	mov	r24, r24
    f6b4:	90 e0       	ldi	r25, 0x00	; 0
    f6b6:	38 2f       	mov	r19, r24
    f6b8:	22 27       	eor	r18, r18
    f6ba:	80 91 f7 2c 	lds	r24, 0x2CF7	; 0x802cf7 <g_twi1_m_data+0x4>
    f6be:	88 2f       	mov	r24, r24
    f6c0:	90 e0       	ldi	r25, 0x00	; 0
    f6c2:	82 2b       	or	r24, r18
    f6c4:	93 2b       	or	r25, r19
    f6c6:	80 93 4f 2a 	sts	0x2A4F, r24	; 0x802a4f <g_twi1_hygro_S_RH>
    f6ca:	90 93 50 2a 	sts	0x2A50, r25	; 0x802a50 <g_twi1_hygro_S_RH+0x1>
    f6ce:	84 e4       	ldi	r24, 0x44	; 68
    f6d0:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    f6d4:	84 e2       	ldi	r24, 0x24	; 36
    f6d6:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    f6da:	10 92 1c 20 	sts	0x201C, r1	; 0x80201c <g_twi1_packet+0x2>
    f6de:	82 e0       	ldi	r24, 0x02	; 2
    f6e0:	90 e0       	ldi	r25, 0x00	; 0
    f6e2:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    f6e6:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    f6ea:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <g_twi1_packet+0x8>
    f6ee:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <g_twi1_packet+0x9>
    f6f2:	6a e1       	ldi	r22, 0x1A	; 26
    f6f4:	70 e2       	ldi	r23, 0x20	; 32
    f6f6:	80 ea       	ldi	r24, 0xA0	; 160
    f6f8:	94 e0       	ldi	r25, 0x04	; 4
    f6fa:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <twi_master_write>
    f6fe:	89 83       	std	Y+1, r24	; 0x01
    f700:	89 81       	ldd	r24, Y+1	; 0x01
    f702:	88 23       	and	r24, r24
    f704:	11 f4       	brne	.+4      	; 0xf70a <service_twi1_hygro+0xe0>
    f706:	81 e0       	ldi	r24, 0x01	; 1
    f708:	01 c0       	rjmp	.+2      	; 0xf70c <service_twi1_hygro+0xe2>
    f70a:	80 e0       	ldi	r24, 0x00	; 0
    f70c:	0f 90       	pop	r0
    f70e:	0f 90       	pop	r0
    f710:	df 91       	pop	r29
    f712:	cf 91       	pop	r28
    f714:	08 95       	ret

0000f716 <service_twi1_gyro>:
    f716:	cf 93       	push	r28
    f718:	df 93       	push	r29
    f71a:	1f 92       	push	r1
    f71c:	1f 92       	push	r1
    f71e:	cd b7       	in	r28, 0x3d	; 61
    f720:	de b7       	in	r29, 0x3e	; 62
    f722:	8a 83       	std	Y+2, r24	; 0x02
    f724:	9a 81       	ldd	r25, Y+2	; 0x02
    f726:	81 e0       	ldi	r24, 0x01	; 1
    f728:	89 27       	eor	r24, r25
    f72a:	88 23       	and	r24, r24
    f72c:	11 f0       	breq	.+4      	; 0xf732 <service_twi1_gyro+0x1c>
    f72e:	80 e0       	ldi	r24, 0x00	; 0
    f730:	88 c1       	rjmp	.+784    	; 0xfa42 <service_twi1_gyro+0x32c>
    f732:	80 91 70 2b 	lds	r24, 0x2B70	; 0x802b70 <g_twi1_lock>
    f736:	88 23       	and	r24, r24
    f738:	11 f0       	breq	.+4      	; 0xf73e <service_twi1_gyro+0x28>
    f73a:	80 e0       	ldi	r24, 0x00	; 0
    f73c:	82 c1       	rjmp	.+772    	; 0xfa42 <service_twi1_gyro+0x32c>
    f73e:	88 e6       	ldi	r24, 0x68	; 104
    f740:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    f744:	8b e3       	ldi	r24, 0x3B	; 59
    f746:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    f74a:	81 e0       	ldi	r24, 0x01	; 1
    f74c:	90 e0       	ldi	r25, 0x00	; 0
    f74e:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    f752:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    f756:	88 e0       	ldi	r24, 0x08	; 8
    f758:	90 e0       	ldi	r25, 0x00	; 0
    f75a:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    f75e:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    f762:	6a e1       	ldi	r22, 0x1A	; 26
    f764:	70 e2       	ldi	r23, 0x20	; 32
    f766:	80 ea       	ldi	r24, 0xA0	; 160
    f768:	94 e0       	ldi	r25, 0x04	; 4
    f76a:	0e 94 65 60 	call	0xc0ca	; 0xc0ca <twi_master_read>
    f76e:	89 83       	std	Y+1, r24	; 0x01
    f770:	89 81       	ldd	r24, Y+1	; 0x01
    f772:	88 23       	and	r24, r24
    f774:	11 f0       	breq	.+4      	; 0xf77a <service_twi1_gyro+0x64>
    f776:	80 e0       	ldi	r24, 0x00	; 0
    f778:	64 c1       	rjmp	.+712    	; 0xfa42 <service_twi1_gyro+0x32c>
    f77a:	80 91 f3 2c 	lds	r24, 0x2CF3	; 0x802cf3 <g_twi1_m_data>
    f77e:	88 2f       	mov	r24, r24
    f780:	90 e0       	ldi	r25, 0x00	; 0
    f782:	38 2f       	mov	r19, r24
    f784:	22 27       	eor	r18, r18
    f786:	80 91 f4 2c 	lds	r24, 0x2CF4	; 0x802cf4 <g_twi1_m_data+0x1>
    f78a:	88 2f       	mov	r24, r24
    f78c:	90 e0       	ldi	r25, 0x00	; 0
    f78e:	82 2b       	or	r24, r18
    f790:	93 2b       	or	r25, r19
    f792:	80 93 d4 29 	sts	0x29D4, r24	; 0x8029d4 <g_twi1_gyro_1_accel_x>
    f796:	90 93 d5 29 	sts	0x29D5, r25	; 0x8029d5 <g_twi1_gyro_1_accel_x+0x1>
    f79a:	80 91 f5 2c 	lds	r24, 0x2CF5	; 0x802cf5 <g_twi1_m_data+0x2>
    f79e:	88 2f       	mov	r24, r24
    f7a0:	90 e0       	ldi	r25, 0x00	; 0
    f7a2:	38 2f       	mov	r19, r24
    f7a4:	22 27       	eor	r18, r18
    f7a6:	80 91 f6 2c 	lds	r24, 0x2CF6	; 0x802cf6 <g_twi1_m_data+0x3>
    f7aa:	88 2f       	mov	r24, r24
    f7ac:	90 e0       	ldi	r25, 0x00	; 0
    f7ae:	82 2b       	or	r24, r18
    f7b0:	93 2b       	or	r25, r19
    f7b2:	80 93 d6 29 	sts	0x29D6, r24	; 0x8029d6 <g_twi1_gyro_1_accel_y>
    f7b6:	90 93 d7 29 	sts	0x29D7, r25	; 0x8029d7 <g_twi1_gyro_1_accel_y+0x1>
    f7ba:	80 91 f7 2c 	lds	r24, 0x2CF7	; 0x802cf7 <g_twi1_m_data+0x4>
    f7be:	88 2f       	mov	r24, r24
    f7c0:	90 e0       	ldi	r25, 0x00	; 0
    f7c2:	38 2f       	mov	r19, r24
    f7c4:	22 27       	eor	r18, r18
    f7c6:	80 91 f8 2c 	lds	r24, 0x2CF8	; 0x802cf8 <g_twi1_m_data+0x5>
    f7ca:	88 2f       	mov	r24, r24
    f7cc:	90 e0       	ldi	r25, 0x00	; 0
    f7ce:	82 2b       	or	r24, r18
    f7d0:	93 2b       	or	r25, r19
    f7d2:	80 93 d8 29 	sts	0x29D8, r24	; 0x8029d8 <g_twi1_gyro_1_accel_z>
    f7d6:	90 93 d9 29 	sts	0x29D9, r25	; 0x8029d9 <g_twi1_gyro_1_accel_z+0x1>
    f7da:	80 91 f9 2c 	lds	r24, 0x2CF9	; 0x802cf9 <g_twi1_m_data+0x6>
    f7de:	88 2f       	mov	r24, r24
    f7e0:	90 e0       	ldi	r25, 0x00	; 0
    f7e2:	38 2f       	mov	r19, r24
    f7e4:	22 27       	eor	r18, r18
    f7e6:	80 91 fa 2c 	lds	r24, 0x2CFA	; 0x802cfa <g_twi1_m_data+0x7>
    f7ea:	88 2f       	mov	r24, r24
    f7ec:	90 e0       	ldi	r25, 0x00	; 0
    f7ee:	82 2b       	or	r24, r18
    f7f0:	93 2b       	or	r25, r19
    f7f2:	80 93 cc 29 	sts	0x29CC, r24	; 0x8029cc <g_twi1_gyro_1_temp>
    f7f6:	90 93 cd 29 	sts	0x29CD, r25	; 0x8029cd <g_twi1_gyro_1_temp+0x1>
    f7fa:	88 e6       	ldi	r24, 0x68	; 104
    f7fc:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    f800:	83 e4       	ldi	r24, 0x43	; 67
    f802:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    f806:	81 e0       	ldi	r24, 0x01	; 1
    f808:	90 e0       	ldi	r25, 0x00	; 0
    f80a:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    f80e:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    f812:	86 e0       	ldi	r24, 0x06	; 6
    f814:	90 e0       	ldi	r25, 0x00	; 0
    f816:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    f81a:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    f81e:	6a e1       	ldi	r22, 0x1A	; 26
    f820:	70 e2       	ldi	r23, 0x20	; 32
    f822:	80 ea       	ldi	r24, 0xA0	; 160
    f824:	94 e0       	ldi	r25, 0x04	; 4
    f826:	0e 94 65 60 	call	0xc0ca	; 0xc0ca <twi_master_read>
    f82a:	89 83       	std	Y+1, r24	; 0x01
    f82c:	89 81       	ldd	r24, Y+1	; 0x01
    f82e:	88 23       	and	r24, r24
    f830:	11 f0       	breq	.+4      	; 0xf836 <service_twi1_gyro+0x120>
    f832:	80 e0       	ldi	r24, 0x00	; 0
    f834:	06 c1       	rjmp	.+524    	; 0xfa42 <service_twi1_gyro+0x32c>
    f836:	80 91 f3 2c 	lds	r24, 0x2CF3	; 0x802cf3 <g_twi1_m_data>
    f83a:	88 2f       	mov	r24, r24
    f83c:	90 e0       	ldi	r25, 0x00	; 0
    f83e:	38 2f       	mov	r19, r24
    f840:	22 27       	eor	r18, r18
    f842:	80 91 f4 2c 	lds	r24, 0x2CF4	; 0x802cf4 <g_twi1_m_data+0x1>
    f846:	88 2f       	mov	r24, r24
    f848:	90 e0       	ldi	r25, 0x00	; 0
    f84a:	82 2b       	or	r24, r18
    f84c:	93 2b       	or	r25, r19
    f84e:	80 93 ec 29 	sts	0x29EC, r24	; 0x8029ec <g_twi1_gyro_1_gyro_x>
    f852:	90 93 ed 29 	sts	0x29ED, r25	; 0x8029ed <g_twi1_gyro_1_gyro_x+0x1>
    f856:	80 91 f5 2c 	lds	r24, 0x2CF5	; 0x802cf5 <g_twi1_m_data+0x2>
    f85a:	88 2f       	mov	r24, r24
    f85c:	90 e0       	ldi	r25, 0x00	; 0
    f85e:	38 2f       	mov	r19, r24
    f860:	22 27       	eor	r18, r18
    f862:	80 91 f6 2c 	lds	r24, 0x2CF6	; 0x802cf6 <g_twi1_m_data+0x3>
    f866:	88 2f       	mov	r24, r24
    f868:	90 e0       	ldi	r25, 0x00	; 0
    f86a:	82 2b       	or	r24, r18
    f86c:	93 2b       	or	r25, r19
    f86e:	80 93 ee 29 	sts	0x29EE, r24	; 0x8029ee <g_twi1_gyro_1_gyro_y>
    f872:	90 93 ef 29 	sts	0x29EF, r25	; 0x8029ef <g_twi1_gyro_1_gyro_y+0x1>
    f876:	80 91 f7 2c 	lds	r24, 0x2CF7	; 0x802cf7 <g_twi1_m_data+0x4>
    f87a:	88 2f       	mov	r24, r24
    f87c:	90 e0       	ldi	r25, 0x00	; 0
    f87e:	38 2f       	mov	r19, r24
    f880:	22 27       	eor	r18, r18
    f882:	80 91 f8 2c 	lds	r24, 0x2CF8	; 0x802cf8 <g_twi1_m_data+0x5>
    f886:	88 2f       	mov	r24, r24
    f888:	90 e0       	ldi	r25, 0x00	; 0
    f88a:	82 2b       	or	r24, r18
    f88c:	93 2b       	or	r25, r19
    f88e:	80 93 f0 29 	sts	0x29F0, r24	; 0x8029f0 <g_twi1_gyro_1_gyro_z>
    f892:	90 93 f1 29 	sts	0x29F1, r25	; 0x8029f1 <g_twi1_gyro_1_gyro_z+0x1>
    f896:	80 91 04 2a 	lds	r24, 0x2A04	; 0x802a04 <g_twi1_gyro_gyro_offset_set__flag>
    f89a:	88 23       	and	r24, r24
    f89c:	21 f0       	breq	.+8      	; 0xf8a6 <service_twi1_gyro+0x190>
    f89e:	10 92 04 2a 	sts	0x2A04, r1	; 0x802a04 <g_twi1_gyro_gyro_offset_set__flag>
    f8a2:	0e 94 9b 6a 	call	0xd536	; 0xd536 <twi1_gyro_gyro_offset_set>
    f8a6:	80 91 05 2a 	lds	r24, 0x2A05	; 0x802a05 <g_twi1_gyro_accel_offset_set__flag>
    f8aa:	88 23       	and	r24, r24
    f8ac:	21 f0       	breq	.+8      	; 0xf8b6 <service_twi1_gyro+0x1a0>
    f8ae:	10 92 05 2a 	sts	0x2A05, r1	; 0x802a05 <g_twi1_gyro_accel_offset_set__flag>
    f8b2:	0e 94 e7 6a 	call	0xd5ce	; 0xd5ce <twi1_gyro_accel_offset_set>
    f8b6:	8c e0       	ldi	r24, 0x0C	; 12
    f8b8:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    f8bc:	82 e0       	ldi	r24, 0x02	; 2
    f8be:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    f8c2:	81 e0       	ldi	r24, 0x01	; 1
    f8c4:	90 e0       	ldi	r25, 0x00	; 0
    f8c6:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    f8ca:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    f8ce:	81 e0       	ldi	r24, 0x01	; 1
    f8d0:	90 e0       	ldi	r25, 0x00	; 0
    f8d2:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    f8d6:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    f8da:	6a e1       	ldi	r22, 0x1A	; 26
    f8dc:	70 e2       	ldi	r23, 0x20	; 32
    f8de:	80 ea       	ldi	r24, 0xA0	; 160
    f8e0:	94 e0       	ldi	r25, 0x04	; 4
    f8e2:	0e 94 65 60 	call	0xc0ca	; 0xc0ca <twi_master_read>
    f8e6:	89 83       	std	Y+1, r24	; 0x01
    f8e8:	89 81       	ldd	r24, Y+1	; 0x01
    f8ea:	88 23       	and	r24, r24
    f8ec:	11 f0       	breq	.+4      	; 0xf8f2 <service_twi1_gyro+0x1dc>
    f8ee:	80 e0       	ldi	r24, 0x00	; 0
    f8f0:	a8 c0       	rjmp	.+336    	; 0xfa42 <service_twi1_gyro+0x32c>
    f8f2:	80 91 f3 2c 	lds	r24, 0x2CF3	; 0x802cf3 <g_twi1_m_data>
    f8f6:	88 2f       	mov	r24, r24
    f8f8:	90 e0       	ldi	r25, 0x00	; 0
    f8fa:	81 70       	andi	r24, 0x01	; 1
    f8fc:	99 27       	eor	r25, r25
    f8fe:	89 2b       	or	r24, r25
    f900:	11 f4       	brne	.+4      	; 0xf906 <service_twi1_gyro+0x1f0>
    f902:	80 e0       	ldi	r24, 0x00	; 0
    f904:	9e c0       	rjmp	.+316    	; 0xfa42 <service_twi1_gyro+0x32c>
    f906:	8c e0       	ldi	r24, 0x0C	; 12
    f908:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    f90c:	83 e0       	ldi	r24, 0x03	; 3
    f90e:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    f912:	81 e0       	ldi	r24, 0x01	; 1
    f914:	90 e0       	ldi	r25, 0x00	; 0
    f916:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    f91a:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    f91e:	86 e0       	ldi	r24, 0x06	; 6
    f920:	90 e0       	ldi	r25, 0x00	; 0
    f922:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    f926:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    f92a:	6a e1       	ldi	r22, 0x1A	; 26
    f92c:	70 e2       	ldi	r23, 0x20	; 32
    f92e:	80 ea       	ldi	r24, 0xA0	; 160
    f930:	94 e0       	ldi	r25, 0x04	; 4
    f932:	0e 94 65 60 	call	0xc0ca	; 0xc0ca <twi_master_read>
    f936:	89 83       	std	Y+1, r24	; 0x01
    f938:	89 81       	ldd	r24, Y+1	; 0x01
    f93a:	88 23       	and	r24, r24
    f93c:	11 f0       	breq	.+4      	; 0xf942 <service_twi1_gyro+0x22c>
    f93e:	80 e0       	ldi	r24, 0x00	; 0
    f940:	80 c0       	rjmp	.+256    	; 0xfa42 <service_twi1_gyro+0x32c>
    f942:	80 91 f4 2c 	lds	r24, 0x2CF4	; 0x802cf4 <g_twi1_m_data+0x1>
    f946:	88 2f       	mov	r24, r24
    f948:	90 e0       	ldi	r25, 0x00	; 0
    f94a:	38 2f       	mov	r19, r24
    f94c:	22 27       	eor	r18, r18
    f94e:	80 91 f3 2c 	lds	r24, 0x2CF3	; 0x802cf3 <g_twi1_m_data>
    f952:	88 2f       	mov	r24, r24
    f954:	90 e0       	ldi	r25, 0x00	; 0
    f956:	82 2b       	or	r24, r18
    f958:	93 2b       	or	r25, r19
    f95a:	9c 01       	movw	r18, r24
    f95c:	80 91 0a 2a 	lds	r24, 0x2A0A	; 0x802a0a <g_twi1_gyro_2_ofsx>
    f960:	90 91 0b 2a 	lds	r25, 0x2A0B	; 0x802a0b <g_twi1_gyro_2_ofsx+0x1>
    f964:	82 0f       	add	r24, r18
    f966:	93 1f       	adc	r25, r19
    f968:	80 93 10 2a 	sts	0x2A10, r24	; 0x802a10 <g_twi1_gyro_2_mag_x>
    f96c:	90 93 11 2a 	sts	0x2A11, r25	; 0x802a11 <g_twi1_gyro_2_mag_x+0x1>
    f970:	80 91 f6 2c 	lds	r24, 0x2CF6	; 0x802cf6 <g_twi1_m_data+0x3>
    f974:	88 2f       	mov	r24, r24
    f976:	90 e0       	ldi	r25, 0x00	; 0
    f978:	38 2f       	mov	r19, r24
    f97a:	22 27       	eor	r18, r18
    f97c:	80 91 f5 2c 	lds	r24, 0x2CF5	; 0x802cf5 <g_twi1_m_data+0x2>
    f980:	88 2f       	mov	r24, r24
    f982:	90 e0       	ldi	r25, 0x00	; 0
    f984:	82 2b       	or	r24, r18
    f986:	93 2b       	or	r25, r19
    f988:	9c 01       	movw	r18, r24
    f98a:	80 91 0c 2a 	lds	r24, 0x2A0C	; 0x802a0c <g_twi1_gyro_2_ofsy>
    f98e:	90 91 0d 2a 	lds	r25, 0x2A0D	; 0x802a0d <g_twi1_gyro_2_ofsy+0x1>
    f992:	82 0f       	add	r24, r18
    f994:	93 1f       	adc	r25, r19
    f996:	80 93 12 2a 	sts	0x2A12, r24	; 0x802a12 <g_twi1_gyro_2_mag_y>
    f99a:	90 93 13 2a 	sts	0x2A13, r25	; 0x802a13 <g_twi1_gyro_2_mag_y+0x1>
    f99e:	80 91 f8 2c 	lds	r24, 0x2CF8	; 0x802cf8 <g_twi1_m_data+0x5>
    f9a2:	88 2f       	mov	r24, r24
    f9a4:	90 e0       	ldi	r25, 0x00	; 0
    f9a6:	38 2f       	mov	r19, r24
    f9a8:	22 27       	eor	r18, r18
    f9aa:	80 91 f7 2c 	lds	r24, 0x2CF7	; 0x802cf7 <g_twi1_m_data+0x4>
    f9ae:	88 2f       	mov	r24, r24
    f9b0:	90 e0       	ldi	r25, 0x00	; 0
    f9b2:	82 2b       	or	r24, r18
    f9b4:	93 2b       	or	r25, r19
    f9b6:	9c 01       	movw	r18, r24
    f9b8:	80 91 0e 2a 	lds	r24, 0x2A0E	; 0x802a0e <g_twi1_gyro_2_ofsz>
    f9bc:	90 91 0f 2a 	lds	r25, 0x2A0F	; 0x802a0f <g_twi1_gyro_2_ofsz+0x1>
    f9c0:	82 0f       	add	r24, r18
    f9c2:	93 1f       	adc	r25, r19
    f9c4:	80 93 14 2a 	sts	0x2A14, r24	; 0x802a14 <g_twi1_gyro_2_mag_z>
    f9c8:	90 93 15 2a 	sts	0x2A15, r25	; 0x802a15 <g_twi1_gyro_2_mag_z+0x1>
    f9cc:	8c e0       	ldi	r24, 0x0C	; 12
    f9ce:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    f9d2:	89 e0       	ldi	r24, 0x09	; 9
    f9d4:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    f9d8:	81 e0       	ldi	r24, 0x01	; 1
    f9da:	90 e0       	ldi	r25, 0x00	; 0
    f9dc:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    f9e0:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    f9e4:	81 e0       	ldi	r24, 0x01	; 1
    f9e6:	90 e0       	ldi	r25, 0x00	; 0
    f9e8:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    f9ec:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    f9f0:	6a e1       	ldi	r22, 0x1A	; 26
    f9f2:	70 e2       	ldi	r23, 0x20	; 32
    f9f4:	80 ea       	ldi	r24, 0xA0	; 160
    f9f6:	94 e0       	ldi	r25, 0x04	; 4
    f9f8:	0e 94 65 60 	call	0xc0ca	; 0xc0ca <twi_master_read>
    f9fc:	89 83       	std	Y+1, r24	; 0x01
    f9fe:	89 81       	ldd	r24, Y+1	; 0x01
    fa00:	88 23       	and	r24, r24
    fa02:	11 f0       	breq	.+4      	; 0xfa08 <service_twi1_gyro+0x2f2>
    fa04:	80 e0       	ldi	r24, 0x00	; 0
    fa06:	1d c0       	rjmp	.+58     	; 0xfa42 <service_twi1_gyro+0x32c>
    fa08:	80 91 f3 2c 	lds	r24, 0x2CF3	; 0x802cf3 <g_twi1_m_data>
    fa0c:	88 2f       	mov	r24, r24
    fa0e:	90 e0       	ldi	r25, 0x00	; 0
    fa10:	88 70       	andi	r24, 0x08	; 8
    fa12:	99 27       	eor	r25, r25
    fa14:	89 2b       	or	r24, r25
    fa16:	a1 f0       	breq	.+40     	; 0xfa40 <service_twi1_gyro+0x32a>
    fa18:	10 92 10 2a 	sts	0x2A10, r1	; 0x802a10 <g_twi1_gyro_2_mag_x>
    fa1c:	10 92 11 2a 	sts	0x2A11, r1	; 0x802a11 <g_twi1_gyro_2_mag_x+0x1>
    fa20:	80 91 10 2a 	lds	r24, 0x2A10	; 0x802a10 <g_twi1_gyro_2_mag_x>
    fa24:	90 91 11 2a 	lds	r25, 0x2A11	; 0x802a11 <g_twi1_gyro_2_mag_x+0x1>
    fa28:	80 93 12 2a 	sts	0x2A12, r24	; 0x802a12 <g_twi1_gyro_2_mag_y>
    fa2c:	90 93 13 2a 	sts	0x2A13, r25	; 0x802a13 <g_twi1_gyro_2_mag_y+0x1>
    fa30:	80 91 12 2a 	lds	r24, 0x2A12	; 0x802a12 <g_twi1_gyro_2_mag_y>
    fa34:	90 91 13 2a 	lds	r25, 0x2A13	; 0x802a13 <g_twi1_gyro_2_mag_y+0x1>
    fa38:	80 93 14 2a 	sts	0x2A14, r24	; 0x802a14 <g_twi1_gyro_2_mag_z>
    fa3c:	90 93 15 2a 	sts	0x2A15, r25	; 0x802a15 <g_twi1_gyro_2_mag_z+0x1>
    fa40:	81 e0       	ldi	r24, 0x01	; 1
    fa42:	0f 90       	pop	r0
    fa44:	0f 90       	pop	r0
    fa46:	df 91       	pop	r29
    fa48:	cf 91       	pop	r28
    fa4a:	08 95       	ret

0000fa4c <service_twi1_baro>:
    fa4c:	cf 93       	push	r28
    fa4e:	df 93       	push	r29
    fa50:	00 d0       	rcall	.+0      	; 0xfa52 <service_twi1_baro+0x6>
    fa52:	cd b7       	in	r28, 0x3d	; 61
    fa54:	de b7       	in	r29, 0x3e	; 62
    fa56:	8b 83       	std	Y+3, r24	; 0x03
    fa58:	8b 81       	ldd	r24, Y+3	; 0x03
    fa5a:	88 23       	and	r24, r24
    fa5c:	49 f0       	breq	.+18     	; 0xfa70 <service_twi1_baro+0x24>
    fa5e:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <s_step.8264>
    fa62:	84 36       	cpi	r24, 0x64	; 100
    fa64:	28 f0       	brcs	.+10     	; 0xfa70 <service_twi1_baro+0x24>
    fa66:	10 92 06 20 	sts	0x2006, r1	; 0x802006 <s_step.8264>
    fa6a:	81 e0       	ldi	r24, 0x01	; 1
    fa6c:	80 93 70 2b 	sts	0x2B70, r24	; 0x802b70 <g_twi1_lock>
    fa70:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <s_step.8264>
    fa74:	88 2f       	mov	r24, r24
    fa76:	90 e0       	ldi	r25, 0x00	; 0
    fa78:	85 31       	cpi	r24, 0x15	; 21
    fa7a:	91 05       	cpc	r25, r1
    fa7c:	59 f1       	breq	.+86     	; 0xfad4 <service_twi1_baro+0x88>
    fa7e:	8b 32       	cpi	r24, 0x2B	; 43
    fa80:	91 05       	cpc	r25, r1
    fa82:	09 f4       	brne	.+2      	; 0xfa86 <service_twi1_baro+0x3a>
    fa84:	7e c0       	rjmp	.+252    	; 0xfb82 <service_twi1_baro+0x136>
    fa86:	89 2b       	or	r24, r25
    fa88:	09 f0       	breq	.+2      	; 0xfa8c <service_twi1_baro+0x40>
    fa8a:	e9 c0       	rjmp	.+466    	; 0xfc5e <service_twi1_baro+0x212>
    fa8c:	86 e7       	ldi	r24, 0x76	; 118
    fa8e:	80 93 1a 20 	sts	0x201A, r24	; 0x80201a <g_twi1_packet>
    fa92:	88 e4       	ldi	r24, 0x48	; 72
    fa94:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    fa98:	81 e0       	ldi	r24, 0x01	; 1
    fa9a:	90 e0       	ldi	r25, 0x00	; 0
    fa9c:	80 93 1e 20 	sts	0x201E, r24	; 0x80201e <g_twi1_packet+0x4>
    faa0:	90 93 1f 20 	sts	0x201F, r25	; 0x80201f <g_twi1_packet+0x5>
    faa4:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <g_twi1_packet+0x8>
    faa8:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <g_twi1_packet+0x9>
    faac:	6a e1       	ldi	r22, 0x1A	; 26
    faae:	70 e2       	ldi	r23, 0x20	; 32
    fab0:	80 ea       	ldi	r24, 0xA0	; 160
    fab2:	94 e0       	ldi	r25, 0x04	; 4
    fab4:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <twi_master_write>
    fab8:	89 83       	std	Y+1, r24	; 0x01
    faba:	89 81       	ldd	r24, Y+1	; 0x01
    fabc:	88 23       	and	r24, r24
    fabe:	29 f4       	brne	.+10     	; 0xfaca <service_twi1_baro+0x7e>
    fac0:	81 e0       	ldi	r24, 0x01	; 1
    fac2:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_step.8264>
    fac6:	80 e0       	ldi	r24, 0x00	; 0
    fac8:	d7 c0       	rjmp	.+430    	; 0xfc78 <service_twi1_baro+0x22c>
    faca:	88 ec       	ldi	r24, 0xC8	; 200
    facc:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_step.8264>
    fad0:	80 e0       	ldi	r24, 0x00	; 0
    fad2:	d2 c0       	rjmp	.+420    	; 0xfc78 <service_twi1_baro+0x22c>
    fad4:	10 92 1b 20 	sts	0x201B, r1	; 0x80201b <g_twi1_packet+0x1>
    fad8:	83 e0       	ldi	r24, 0x03	; 3
    fada:	90 e0       	ldi	r25, 0x00	; 0
    fadc:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    fae0:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    fae4:	6a e1       	ldi	r22, 0x1A	; 26
    fae6:	70 e2       	ldi	r23, 0x20	; 32
    fae8:	80 ea       	ldi	r24, 0xA0	; 160
    faea:	94 e0       	ldi	r25, 0x04	; 4
    faec:	0e 94 65 60 	call	0xc0ca	; 0xc0ca <twi_master_read>
    faf0:	89 83       	std	Y+1, r24	; 0x01
    faf2:	89 81       	ldd	r24, Y+1	; 0x01
    faf4:	88 23       	and	r24, r24
    faf6:	09 f0       	breq	.+2      	; 0xfafa <service_twi1_baro+0xae>
    faf8:	3f c0       	rjmp	.+126    	; 0xfb78 <service_twi1_baro+0x12c>
    fafa:	80 91 f3 2c 	lds	r24, 0x2CF3	; 0x802cf3 <g_twi1_m_data>
    fafe:	88 2f       	mov	r24, r24
    fb00:	90 e0       	ldi	r25, 0x00	; 0
    fb02:	a0 e0       	ldi	r26, 0x00	; 0
    fb04:	b0 e0       	ldi	r27, 0x00	; 0
    fb06:	ac 01       	movw	r20, r24
    fb08:	33 27       	eor	r19, r19
    fb0a:	22 27       	eor	r18, r18
    fb0c:	80 91 f4 2c 	lds	r24, 0x2CF4	; 0x802cf4 <g_twi1_m_data+0x1>
    fb10:	88 2f       	mov	r24, r24
    fb12:	90 e0       	ldi	r25, 0x00	; 0
    fb14:	a0 e0       	ldi	r26, 0x00	; 0
    fb16:	b0 e0       	ldi	r27, 0x00	; 0
    fb18:	ba 2f       	mov	r27, r26
    fb1a:	a9 2f       	mov	r26, r25
    fb1c:	98 2f       	mov	r25, r24
    fb1e:	88 27       	eor	r24, r24
    fb20:	28 2b       	or	r18, r24
    fb22:	39 2b       	or	r19, r25
    fb24:	4a 2b       	or	r20, r26
    fb26:	5b 2b       	or	r21, r27
    fb28:	80 91 f5 2c 	lds	r24, 0x2CF5	; 0x802cf5 <g_twi1_m_data+0x2>
    fb2c:	88 2f       	mov	r24, r24
    fb2e:	90 e0       	ldi	r25, 0x00	; 0
    fb30:	a0 e0       	ldi	r26, 0x00	; 0
    fb32:	b0 e0       	ldi	r27, 0x00	; 0
    fb34:	82 2b       	or	r24, r18
    fb36:	93 2b       	or	r25, r19
    fb38:	a4 2b       	or	r26, r20
    fb3a:	b5 2b       	or	r27, r21
    fb3c:	80 93 13 24 	sts	0x2413, r24	; 0x802413 <s_twi1_baro_d1.8265>
    fb40:	90 93 14 24 	sts	0x2414, r25	; 0x802414 <s_twi1_baro_d1.8265+0x1>
    fb44:	a0 93 15 24 	sts	0x2415, r26	; 0x802415 <s_twi1_baro_d1.8265+0x2>
    fb48:	b0 93 16 24 	sts	0x2416, r27	; 0x802416 <s_twi1_baro_d1.8265+0x3>
    fb4c:	88 e5       	ldi	r24, 0x58	; 88
    fb4e:	80 93 1b 20 	sts	0x201B, r24	; 0x80201b <g_twi1_packet+0x1>
    fb52:	10 92 22 20 	sts	0x2022, r1	; 0x802022 <g_twi1_packet+0x8>
    fb56:	10 92 23 20 	sts	0x2023, r1	; 0x802023 <g_twi1_packet+0x9>
    fb5a:	6a e1       	ldi	r22, 0x1A	; 26
    fb5c:	70 e2       	ldi	r23, 0x20	; 32
    fb5e:	80 ea       	ldi	r24, 0xA0	; 160
    fb60:	94 e0       	ldi	r25, 0x04	; 4
    fb62:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <twi_master_write>
    fb66:	89 83       	std	Y+1, r24	; 0x01
    fb68:	89 81       	ldd	r24, Y+1	; 0x01
    fb6a:	88 23       	and	r24, r24
    fb6c:	29 f4       	brne	.+10     	; 0xfb78 <service_twi1_baro+0x12c>
    fb6e:	86 e1       	ldi	r24, 0x16	; 22
    fb70:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_step.8264>
    fb74:	80 e0       	ldi	r24, 0x00	; 0
    fb76:	80 c0       	rjmp	.+256    	; 0xfc78 <service_twi1_baro+0x22c>
    fb78:	83 ed       	ldi	r24, 0xD3	; 211
    fb7a:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_step.8264>
    fb7e:	80 e0       	ldi	r24, 0x00	; 0
    fb80:	7b c0       	rjmp	.+246    	; 0xfc78 <service_twi1_baro+0x22c>
    fb82:	10 92 1b 20 	sts	0x201B, r1	; 0x80201b <g_twi1_packet+0x1>
    fb86:	83 e0       	ldi	r24, 0x03	; 3
    fb88:	90 e0       	ldi	r25, 0x00	; 0
    fb8a:	80 93 22 20 	sts	0x2022, r24	; 0x802022 <g_twi1_packet+0x8>
    fb8e:	90 93 23 20 	sts	0x2023, r25	; 0x802023 <g_twi1_packet+0x9>
    fb92:	6a e1       	ldi	r22, 0x1A	; 26
    fb94:	70 e2       	ldi	r23, 0x20	; 32
    fb96:	80 ea       	ldi	r24, 0xA0	; 160
    fb98:	94 e0       	ldi	r25, 0x04	; 4
    fb9a:	0e 94 65 60 	call	0xc0ca	; 0xc0ca <twi_master_read>
    fb9e:	89 83       	std	Y+1, r24	; 0x01
    fba0:	89 81       	ldd	r24, Y+1	; 0x01
    fba2:	88 23       	and	r24, r24
    fba4:	09 f0       	breq	.+2      	; 0xfba8 <service_twi1_baro+0x15c>
    fba6:	56 c0       	rjmp	.+172    	; 0xfc54 <service_twi1_baro+0x208>
    fba8:	80 91 f3 2c 	lds	r24, 0x2CF3	; 0x802cf3 <g_twi1_m_data>
    fbac:	88 2f       	mov	r24, r24
    fbae:	90 e0       	ldi	r25, 0x00	; 0
    fbb0:	a0 e0       	ldi	r26, 0x00	; 0
    fbb2:	b0 e0       	ldi	r27, 0x00	; 0
    fbb4:	ac 01       	movw	r20, r24
    fbb6:	33 27       	eor	r19, r19
    fbb8:	22 27       	eor	r18, r18
    fbba:	80 91 f4 2c 	lds	r24, 0x2CF4	; 0x802cf4 <g_twi1_m_data+0x1>
    fbbe:	88 2f       	mov	r24, r24
    fbc0:	90 e0       	ldi	r25, 0x00	; 0
    fbc2:	a0 e0       	ldi	r26, 0x00	; 0
    fbc4:	b0 e0       	ldi	r27, 0x00	; 0
    fbc6:	ba 2f       	mov	r27, r26
    fbc8:	a9 2f       	mov	r26, r25
    fbca:	98 2f       	mov	r25, r24
    fbcc:	88 27       	eor	r24, r24
    fbce:	28 2b       	or	r18, r24
    fbd0:	39 2b       	or	r19, r25
    fbd2:	4a 2b       	or	r20, r26
    fbd4:	5b 2b       	or	r21, r27
    fbd6:	80 91 f5 2c 	lds	r24, 0x2CF5	; 0x802cf5 <g_twi1_m_data+0x2>
    fbda:	88 2f       	mov	r24, r24
    fbdc:	90 e0       	ldi	r25, 0x00	; 0
    fbde:	a0 e0       	ldi	r26, 0x00	; 0
    fbe0:	b0 e0       	ldi	r27, 0x00	; 0
    fbe2:	82 2b       	or	r24, r18
    fbe4:	93 2b       	or	r25, r19
    fbe6:	a4 2b       	or	r26, r20
    fbe8:	b5 2b       	or	r27, r21
    fbea:	80 93 17 24 	sts	0x2417, r24	; 0x802417 <s_twi1_baro_d2.8266>
    fbee:	90 93 18 24 	sts	0x2418, r25	; 0x802418 <s_twi1_baro_d2.8266+0x1>
    fbf2:	a0 93 19 24 	sts	0x2419, r26	; 0x802419 <s_twi1_baro_d2.8266+0x2>
    fbf6:	b0 93 1a 24 	sts	0x241A, r27	; 0x80241a <s_twi1_baro_d2.8266+0x3>
    fbfa:	0e 94 2d 5e 	call	0xbc5a	; 0xbc5a <cpu_irq_save>
    fbfe:	8a 83       	std	Y+2, r24	; 0x02
    fc00:	80 91 13 24 	lds	r24, 0x2413	; 0x802413 <s_twi1_baro_d1.8265>
    fc04:	90 91 14 24 	lds	r25, 0x2414	; 0x802414 <s_twi1_baro_d1.8265+0x1>
    fc08:	a0 91 15 24 	lds	r26, 0x2415	; 0x802415 <s_twi1_baro_d1.8265+0x2>
    fc0c:	b0 91 16 24 	lds	r27, 0x2416	; 0x802416 <s_twi1_baro_d1.8265+0x3>
    fc10:	80 93 3b 2a 	sts	0x2A3B, r24	; 0x802a3b <g_twi1_baro_d1>
    fc14:	90 93 3c 2a 	sts	0x2A3C, r25	; 0x802a3c <g_twi1_baro_d1+0x1>
    fc18:	a0 93 3d 2a 	sts	0x2A3D, r26	; 0x802a3d <g_twi1_baro_d1+0x2>
    fc1c:	b0 93 3e 2a 	sts	0x2A3E, r27	; 0x802a3e <g_twi1_baro_d1+0x3>
    fc20:	80 91 17 24 	lds	r24, 0x2417	; 0x802417 <s_twi1_baro_d2.8266>
    fc24:	90 91 18 24 	lds	r25, 0x2418	; 0x802418 <s_twi1_baro_d2.8266+0x1>
    fc28:	a0 91 19 24 	lds	r26, 0x2419	; 0x802419 <s_twi1_baro_d2.8266+0x2>
    fc2c:	b0 91 1a 24 	lds	r27, 0x241A	; 0x80241a <s_twi1_baro_d2.8266+0x3>
    fc30:	80 93 3f 2a 	sts	0x2A3F, r24	; 0x802a3f <g_twi1_baro_d2>
    fc34:	90 93 40 2a 	sts	0x2A40, r25	; 0x802a40 <g_twi1_baro_d2+0x1>
    fc38:	a0 93 41 2a 	sts	0x2A41, r26	; 0x802a41 <g_twi1_baro_d2+0x2>
    fc3c:	b0 93 42 2a 	sts	0x2A42, r27	; 0x802a42 <g_twi1_baro_d2+0x3>
    fc40:	8a 81       	ldd	r24, Y+2	; 0x02
    fc42:	0e 94 3d 5e 	call	0xbc7a	; 0xbc7a <cpu_irq_restore>
    fc46:	8b e7       	ldi	r24, 0x7B	; 123
    fc48:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_step.8264>
    fc4c:	10 92 70 2b 	sts	0x2B70, r1	; 0x802b70 <g_twi1_lock>
    fc50:	81 e0       	ldi	r24, 0x01	; 1
    fc52:	12 c0       	rjmp	.+36     	; 0xfc78 <service_twi1_baro+0x22c>
    fc54:	8f ed       	ldi	r24, 0xDF	; 223
    fc56:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_step.8264>
    fc5a:	80 e0       	ldi	r24, 0x00	; 0
    fc5c:	0d c0       	rjmp	.+26     	; 0xfc78 <service_twi1_baro+0x22c>
    fc5e:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <s_step.8264>
    fc62:	84 36       	cpi	r24, 0x64	; 100
    fc64:	30 f4       	brcc	.+12     	; 0xfc72 <service_twi1_baro+0x226>
    fc66:	80 91 06 20 	lds	r24, 0x2006	; 0x802006 <s_step.8264>
    fc6a:	8f 5f       	subi	r24, 0xFF	; 255
    fc6c:	80 93 06 20 	sts	0x2006, r24	; 0x802006 <s_step.8264>
    fc70:	02 c0       	rjmp	.+4      	; 0xfc76 <service_twi1_baro+0x22a>
    fc72:	10 92 70 2b 	sts	0x2B70, r1	; 0x802b70 <g_twi1_lock>
    fc76:	80 e0       	ldi	r24, 0x00	; 0
    fc78:	23 96       	adiw	r28, 0x03	; 3
    fc7a:	cd bf       	out	0x3d, r28	; 61
    fc7c:	de bf       	out	0x3e, r29	; 62
    fc7e:	df 91       	pop	r29
    fc80:	cf 91       	pop	r28
    fc82:	08 95       	ret

0000fc84 <isr_100ms_twi1_onboard>:

/* 100ms TWI1 - Gyro device */
void isr_100ms_twi1_onboard(void)
{	/* Service time slot */
    fc84:	cf 92       	push	r12
    fc86:	ef 92       	push	r14
    fc88:	0f 93       	push	r16
    fc8a:	cf 93       	push	r28
    fc8c:	df 93       	push	r29
    fc8e:	cd b7       	in	r28, 0x3d	; 61
    fc90:	de b7       	in	r29, 0x3e	; 62
	cpu_irq_enable();
    fc92:	78 94       	sei

	if (g_twi1_gyro_valid) {
    fc94:	80 91 ca 29 	lds	r24, 0x29CA	; 0x8029ca <g_twi1_gyro_valid>
    fc98:	88 23       	and	r24, r24
    fc9a:	79 f0       	breq	.+30     	; 0xfcba <isr_100ms_twi1_onboard+0x36>
		if (service_twi1_gyro(true)) {
    fc9c:	81 e0       	ldi	r24, 0x01	; 1
    fc9e:	3b dd       	rcall	.-1418   	; 0xf716 <service_twi1_gyro>
    fca0:	88 23       	and	r24, r24
    fca2:	59 f0       	breq	.+22     	; 0xfcba <isr_100ms_twi1_onboard+0x36>
			sched_push(task_twi1_gyro, SCHED_ENTRY_CB_TYPE__LISTTIME, 0, true, false, false);
    fca4:	c1 2c       	mov	r12, r1
    fca6:	e1 2c       	mov	r14, r1
    fca8:	01 e0       	ldi	r16, 0x01	; 1
    fcaa:	20 e0       	ldi	r18, 0x00	; 0
    fcac:	30 e0       	ldi	r19, 0x00	; 0
    fcae:	a9 01       	movw	r20, r18
    fcb0:	60 e0       	ldi	r22, 0x00	; 0
    fcb2:	89 e4       	ldi	r24, 0x49	; 73
    fcb4:	90 e8       	ldi	r25, 0x80	; 128
    fcb6:	0e 94 2e ee 	call	0x1dc5c	; 0x1dc5c <sched_push>
		}
	}
}
    fcba:	00 00       	nop
    fcbc:	df 91       	pop	r29
    fcbe:	cf 91       	pop	r28
    fcc0:	0f 91       	pop	r16
    fcc2:	ef 90       	pop	r14
    fcc4:	cf 90       	pop	r12
    fcc6:	08 95       	ret

0000fcc8 <isr_500ms_twi1_onboard>:

/* 500ms TWI1 - Baro, Hygro devices */
void isr_500ms_twi1_onboard(void)
{	/* Service time slot */
    fcc8:	cf 92       	push	r12
    fcca:	ef 92       	push	r14
    fccc:	0f 93       	push	r16
    fcce:	cf 93       	push	r28
    fcd0:	df 93       	push	r29
    fcd2:	cd b7       	in	r28, 0x3d	; 61
    fcd4:	de b7       	in	r29, 0x3e	; 62
	cpu_irq_enable();
    fcd6:	78 94       	sei

	if (g_twi1_hygro_valid) {
    fcd8:	80 91 4b 2a 	lds	r24, 0x2A4B	; 0x802a4b <g_twi1_hygro_valid>
    fcdc:	88 23       	and	r24, r24
    fcde:	81 f0       	breq	.+32     	; 0xfd00 <isr_500ms_twi1_onboard+0x38>
		if (service_twi1_hygro(true)) {
    fce0:	81 e0       	ldi	r24, 0x01	; 1
    fce2:	a3 dc       	rcall	.-1722   	; 0xf62a <service_twi1_hygro>
    fce4:	88 23       	and	r24, r24
    fce6:	61 f0       	breq	.+24     	; 0xfd00 <isr_500ms_twi1_onboard+0x38>
			sched_push(task_twi1_hygro, SCHED_ENTRY_CB_TYPE__LISTTIME,  70, true, false, false);
    fce8:	c1 2c       	mov	r12, r1
    fcea:	e1 2c       	mov	r14, r1
    fcec:	01 e0       	ldi	r16, 0x01	; 1
    fcee:	26 e4       	ldi	r18, 0x46	; 70
    fcf0:	30 e0       	ldi	r19, 0x00	; 0
    fcf2:	40 e0       	ldi	r20, 0x00	; 0
    fcf4:	50 e0       	ldi	r21, 0x00	; 0
    fcf6:	60 e0       	ldi	r22, 0x00	; 0
    fcf8:	80 eb       	ldi	r24, 0xB0	; 176
    fcfa:	9e e7       	ldi	r25, 0x7E	; 126
    fcfc:	0e 94 2e ee 	call	0x1dc5c	; 0x1dc5c <sched_push>
		}
	}

	if (g_twi1_baro_valid) {
    fd00:	80 91 28 2a 	lds	r24, 0x2A28	; 0x802a28 <g_twi1_baro_valid>
    fd04:	88 23       	and	r24, r24
		service_twi1_baro(true);
    fd06:	11 f0       	breq	.+4      	; 0xfd0c <isr_500ms_twi1_onboard+0x44>
    fd08:	81 e0       	ldi	r24, 0x01	; 1
	}
}
    fd0a:	a0 de       	rcall	.-704    	; 0xfa4c <service_twi1_baro>
    fd0c:	00 00       	nop
    fd0e:	df 91       	pop	r29
    fd10:	cf 91       	pop	r28
    fd12:	0f 91       	pop	r16
    fd14:	ef 90       	pop	r14
    fd16:	cf 90       	pop	r12
    fd18:	08 95       	ret

0000fd1a <isr_sparetime_twi1_onboard>:

/* 2560 cycles per second */
void isr_sparetime_twi1_onboard(void)
{	/* Service time slot */
    fd1a:	cf 92       	push	r12
    fd1c:	ef 92       	push	r14
    fd1e:	0f 93       	push	r16
    fd20:	cf 93       	push	r28
    fd22:	df 93       	push	r29
    fd24:	cd b7       	in	r28, 0x3d	; 61
    fd26:	de b7       	in	r29, 0x3e	; 62
	cpu_irq_enable();
    fd28:	78 94       	sei

	if (g_twi1_baro_valid) {
    fd2a:	80 91 28 2a 	lds	r24, 0x2A28	; 0x802a28 <g_twi1_baro_valid>
    fd2e:	88 23       	and	r24, r24
    fd30:	81 f0       	breq	.+32     	; 0xfd52 <isr_sparetime_twi1_onboard+0x38>
		if (service_twi1_baro(false)) {
    fd32:	80 e0       	ldi	r24, 0x00	; 0
    fd34:	8b de       	rcall	.-746    	; 0xfa4c <service_twi1_baro>
    fd36:	88 23       	and	r24, r24
    fd38:	61 f0       	breq	.+24     	; 0xfd52 <isr_sparetime_twi1_onboard+0x38>
			/* Every 500ms */
			sched_push(task_twi1_baro, SCHED_ENTRY_CB_TYPE__LISTTIME, 70, true, false, false);
    fd3a:	c1 2c       	mov	r12, r1
    fd3c:	e1 2c       	mov	r14, r1
    fd3e:	01 e0       	ldi	r16, 0x01	; 1
    fd40:	26 e4       	ldi	r18, 0x46	; 70
    fd42:	30 e0       	ldi	r19, 0x00	; 0
    fd44:	40 e0       	ldi	r20, 0x00	; 0
    fd46:	50 e0       	ldi	r21, 0x00	; 0
    fd48:	60 e0       	ldi	r22, 0x00	; 0
    fd4a:	86 ee       	ldi	r24, 0xE6	; 230
    fd4c:	91 e8       	ldi	r25, 0x81	; 129
    fd4e:	0e 94 2e ee 	call	0x1dc5c	; 0x1dc5c <sched_push>
		}
	}
}
    fd52:	00 00       	nop
    fd54:	df 91       	pop	r29
    fd56:	cf 91       	pop	r28
    fd58:	0f 91       	pop	r16
    fd5a:	ef 90       	pop	r14
    fd5c:	cf 90       	pop	r12
    fd5e:	08 95       	ret

0000fd60 <task_twi1_hygro>:

static void task_twi1_hygro(void)
{	// Calculations for the presentation layer
    fd60:	cf 93       	push	r28
    fd62:	df 93       	push	r29
    fd64:	cd b7       	in	r28, 0x3d	; 61
    fd66:	de b7       	in	r29, 0x3e	; 62
    fd68:	e5 97       	sbiw	r28, 0x35	; 53
    fd6a:	cd bf       	out	0x3d, r28	; 61
    fd6c:	de bf       	out	0x3e, r29	; 62
	static uint16_t s_twi1_hygro_S_T	= 0UL;
	static uint16_t s_twi1_hygro_S_RH	= 0UL;
	int16_t l_twi1_hygro_T_100, l_twi1_hygro_RH_100;
	uint16_t l_twi1_hygro_S_T, l_twi1_hygro_S_RH;
	bool hasChanged = false;
    fd6e:	19 82       	std	Y+1, r1	; 0x01

	/* Getting the global values */
	{
		irqflags_t flags = cpu_irq_save();
    fd70:	0e 94 2d 5e 	call	0xbc5a	; 0xbc5a <cpu_irq_save>
    fd74:	8e 83       	std	Y+6, r24	; 0x06
		l_twi1_hygro_T_100	= g_twi1_hygro_T_100;	// last value
    fd76:	80 91 51 2a 	lds	r24, 0x2A51	; 0x802a51 <g_twi1_hygro_T_100>
    fd7a:	90 91 52 2a 	lds	r25, 0x2A52	; 0x802a52 <g_twi1_hygro_T_100+0x1>
    fd7e:	8f 83       	std	Y+7, r24	; 0x07
    fd80:	98 87       	std	Y+8, r25	; 0x08
		l_twi1_hygro_RH_100	= g_twi1_hygro_RH_100;	// last value
    fd82:	80 91 53 2a 	lds	r24, 0x2A53	; 0x802a53 <g_twi1_hygro_RH_100>
    fd86:	90 91 54 2a 	lds	r25, 0x2A54	; 0x802a54 <g_twi1_hygro_RH_100+0x1>
    fd8a:	89 87       	std	Y+9, r24	; 0x09
    fd8c:	9a 87       	std	Y+10, r25	; 0x0a
		l_twi1_hygro_S_T	= g_twi1_hygro_S_T;
    fd8e:	80 91 4d 2a 	lds	r24, 0x2A4D	; 0x802a4d <g_twi1_hygro_S_T>
    fd92:	90 91 4e 2a 	lds	r25, 0x2A4E	; 0x802a4e <g_twi1_hygro_S_T+0x1>
    fd96:	8b 87       	std	Y+11, r24	; 0x0b
    fd98:	9c 87       	std	Y+12, r25	; 0x0c
		l_twi1_hygro_S_RH	= g_twi1_hygro_S_RH;
    fd9a:	80 91 4f 2a 	lds	r24, 0x2A4F	; 0x802a4f <g_twi1_hygro_S_RH>
    fd9e:	90 91 50 2a 	lds	r25, 0x2A50	; 0x802a50 <g_twi1_hygro_S_RH+0x1>
    fda2:	8d 87       	std	Y+13, r24	; 0x0d
    fda4:	9e 87       	std	Y+14, r25	; 0x0e
		cpu_irq_restore(flags);
    fda6:	8e 81       	ldd	r24, Y+6	; 0x06
    fda8:	0e 94 3d 5e 	call	0xbc7a	; 0xbc7a <cpu_irq_restore>
	}

	/* Calculate and present Temp value when a different measurement has arrived */
	int16_t temp_100 = l_twi1_hygro_T_100;
    fdac:	8f 81       	ldd	r24, Y+7	; 0x07
    fdae:	98 85       	ldd	r25, Y+8	; 0x08
    fdb0:	8a 83       	std	Y+2, r24	; 0x02
    fdb2:	9b 83       	std	Y+3, r25	; 0x03
	if (s_twi1_hygro_S_T != l_twi1_hygro_S_T) {
    fdb4:	20 91 1b 24 	lds	r18, 0x241B	; 0x80241b <s_twi1_hygro_S_T.8288>
    fdb8:	30 91 1c 24 	lds	r19, 0x241C	; 0x80241c <s_twi1_hygro_S_T.8288+0x1>
    fdbc:	8b 85       	ldd	r24, Y+11	; 0x0b
    fdbe:	9c 85       	ldd	r25, Y+12	; 0x0c
    fdc0:	28 17       	cp	r18, r24
    fdc2:	39 07       	cpc	r19, r25
    fdc4:	71 f1       	breq	.+92     	; 0xfe22 <task_twi1_hygro+0xc2>
		temp_100 = (int16_t)((((int32_t)l_twi1_hygro_S_T  * 17500) / 0xFFFF) - 4500);
    fdc6:	8b 85       	ldd	r24, Y+11	; 0x0b
    fdc8:	9c 85       	ldd	r25, Y+12	; 0x0c
    fdca:	9c 01       	movw	r18, r24
    fdcc:	40 e0       	ldi	r20, 0x00	; 0
    fdce:	50 e0       	ldi	r21, 0x00	; 0
    fdd0:	8c e5       	ldi	r24, 0x5C	; 92
    fdd2:	94 e4       	ldi	r25, 0x44	; 68
    fdd4:	dc 01       	movw	r26, r24
    fdd6:	0f 94 06 2f 	call	0x25e0c	; 0x25e0c <__muluhisi3>
    fdda:	dc 01       	movw	r26, r24
    fddc:	cb 01       	movw	r24, r22
    fdde:	2f ef       	ldi	r18, 0xFF	; 255
    fde0:	3f ef       	ldi	r19, 0xFF	; 255
    fde2:	40 e0       	ldi	r20, 0x00	; 0
    fde4:	50 e0       	ldi	r21, 0x00	; 0
    fde6:	bc 01       	movw	r22, r24
    fde8:	cd 01       	movw	r24, r26
    fdea:	0f 94 d3 2e 	call	0x25da6	; 0x25da6 <__divmodsi4>
    fdee:	da 01       	movw	r26, r20
    fdf0:	c9 01       	movw	r24, r18
    fdf2:	84 59       	subi	r24, 0x94	; 148
    fdf4:	91 41       	sbci	r25, 0x11	; 17
    fdf6:	8a 83       	std	Y+2, r24	; 0x02
    fdf8:	9b 83       	std	Y+3, r25	; 0x03

		/* Setting the global value */
		{
			irqflags_t flags = cpu_irq_save();
    fdfa:	0e 94 2d 5e 	call	0xbc5a	; 0xbc5a <cpu_irq_save>
    fdfe:	8f 87       	std	Y+15, r24	; 0x0f
			g_twi1_hygro_T_100 = temp_100;
    fe00:	8a 81       	ldd	r24, Y+2	; 0x02
    fe02:	9b 81       	ldd	r25, Y+3	; 0x03
    fe04:	80 93 51 2a 	sts	0x2A51, r24	; 0x802a51 <g_twi1_hygro_T_100>
    fe08:	90 93 52 2a 	sts	0x2A52, r25	; 0x802a52 <g_twi1_hygro_T_100+0x1>
			cpu_irq_restore(flags);
    fe0c:	8f 85       	ldd	r24, Y+15	; 0x0f
    fe0e:	0e 94 3d 5e 	call	0xbc7a	; 0xbc7a <cpu_irq_restore>
		}

		hasChanged = true;
    fe12:	81 e0       	ldi	r24, 0x01	; 1
    fe14:	89 83       	std	Y+1, r24	; 0x01
		s_twi1_hygro_S_T = l_twi1_hygro_S_T;
    fe16:	8b 85       	ldd	r24, Y+11	; 0x0b
    fe18:	9c 85       	ldd	r25, Y+12	; 0x0c
    fe1a:	80 93 1b 24 	sts	0x241B, r24	; 0x80241b <s_twi1_hygro_S_T.8288>
    fe1e:	90 93 1c 24 	sts	0x241C, r25	; 0x80241c <s_twi1_hygro_S_T.8288+0x1>
	}

	/* Calculate and present Hygro value when a different measurement has arrived */
	int16_t rh_100 = l_twi1_hygro_RH_100;
    fe22:	89 85       	ldd	r24, Y+9	; 0x09
    fe24:	9a 85       	ldd	r25, Y+10	; 0x0a
    fe26:	8c 83       	std	Y+4, r24	; 0x04
    fe28:	9d 83       	std	Y+5, r25	; 0x05
	if (s_twi1_hygro_S_RH != l_twi1_hygro_S_RH) {
    fe2a:	20 91 1d 24 	lds	r18, 0x241D	; 0x80241d <s_twi1_hygro_S_RH.8289>
    fe2e:	30 91 1e 24 	lds	r19, 0x241E	; 0x80241e <s_twi1_hygro_S_RH.8289+0x1>
    fe32:	8d 85       	ldd	r24, Y+13	; 0x0d
    fe34:	9e 85       	ldd	r25, Y+14	; 0x0e
    fe36:	28 17       	cp	r18, r24
    fe38:	39 07       	cpc	r19, r25
    fe3a:	61 f1       	breq	.+88     	; 0xfe94 <task_twi1_hygro+0x134>
		rh_100 = (int16_t)( ((int32_t)l_twi1_hygro_S_RH * 10000) / 0xFFFF);
    fe3c:	8d 85       	ldd	r24, Y+13	; 0x0d
    fe3e:	9e 85       	ldd	r25, Y+14	; 0x0e
    fe40:	9c 01       	movw	r18, r24
    fe42:	40 e0       	ldi	r20, 0x00	; 0
    fe44:	50 e0       	ldi	r21, 0x00	; 0
    fe46:	80 e1       	ldi	r24, 0x10	; 16
    fe48:	97 e2       	ldi	r25, 0x27	; 39
    fe4a:	dc 01       	movw	r26, r24
    fe4c:	0f 94 06 2f 	call	0x25e0c	; 0x25e0c <__muluhisi3>
    fe50:	dc 01       	movw	r26, r24
    fe52:	cb 01       	movw	r24, r22
    fe54:	2f ef       	ldi	r18, 0xFF	; 255
    fe56:	3f ef       	ldi	r19, 0xFF	; 255
    fe58:	40 e0       	ldi	r20, 0x00	; 0
    fe5a:	50 e0       	ldi	r21, 0x00	; 0
    fe5c:	bc 01       	movw	r22, r24
    fe5e:	cd 01       	movw	r24, r26
    fe60:	0f 94 d3 2e 	call	0x25da6	; 0x25da6 <__divmodsi4>
    fe64:	da 01       	movw	r26, r20
    fe66:	c9 01       	movw	r24, r18
    fe68:	8c 83       	std	Y+4, r24	; 0x04
    fe6a:	9d 83       	std	Y+5, r25	; 0x05

		/* Setting the global value */
		{
			irqflags_t flags = cpu_irq_save();
    fe6c:	0e 94 2d 5e 	call	0xbc5a	; 0xbc5a <cpu_irq_save>
    fe70:	88 8b       	std	Y+16, r24	; 0x10
			g_twi1_hygro_RH_100 = rh_100;
    fe72:	8c 81       	ldd	r24, Y+4	; 0x04
    fe74:	9d 81       	ldd	r25, Y+5	; 0x05
    fe76:	80 93 53 2a 	sts	0x2A53, r24	; 0x802a53 <g_twi1_hygro_RH_100>
    fe7a:	90 93 54 2a 	sts	0x2A54, r25	; 0x802a54 <g_twi1_hygro_RH_100+0x1>
			cpu_irq_restore(flags);
    fe7e:	88 89       	ldd	r24, Y+16	; 0x10
    fe80:	0e 94 3d 5e 	call	0xbc7a	; 0xbc7a <cpu_irq_restore>
		}

		hasChanged = true;
    fe84:	81 e0       	ldi	r24, 0x01	; 1
    fe86:	89 83       	std	Y+1, r24	; 0x01
		s_twi1_hygro_S_RH = l_twi1_hygro_S_RH;
    fe88:	8d 85       	ldd	r24, Y+13	; 0x0d
    fe8a:	9e 85       	ldd	r25, Y+14	; 0x0e
    fe8c:	80 93 1d 24 	sts	0x241D, r24	; 0x80241d <s_twi1_hygro_S_RH.8289>
    fe90:	90 93 1e 24 	sts	0x241E, r25	; 0x80241e <s_twi1_hygro_S_RH.8289+0x1>
	}

	/* Calculate the dew point temperature */
	/* @see https://de.wikipedia.org/wiki/Taupunkt  formula (15) */
	if (hasChanged)
    fe94:	89 81       	ldd	r24, Y+1	; 0x01
    fe96:	88 23       	and	r24, r24
    fe98:	09 f4       	brne	.+2      	; 0xfe9c <task_twi1_hygro+0x13c>
    fe9a:	f4 c0       	rjmp	.+488    	; 0x10084 <__EEPROM_REGION_LENGTH__+0x84>
	{
		//const float K1	= 6.112f;
		const float K2		= 17.62f;
    fe9c:	83 ec       	ldi	r24, 0xC3	; 195
    fe9e:	95 ef       	ldi	r25, 0xF5	; 245
    fea0:	ac e8       	ldi	r26, 0x8C	; 140
    fea2:	b1 e4       	ldi	r27, 0x41	; 65
    fea4:	89 8b       	std	Y+17, r24	; 0x11
    fea6:	9a 8b       	std	Y+18, r25	; 0x12
    fea8:	ab 8b       	std	Y+19, r26	; 0x13
    feaa:	bc 8b       	std	Y+20, r27	; 0x14
		const float K3		= 243.12f;
    feac:	88 eb       	ldi	r24, 0xB8	; 184
    feae:	9e e1       	ldi	r25, 0x1E	; 30
    feb0:	a3 e7       	ldi	r26, 0x73	; 115
    feb2:	b3 e4       	ldi	r27, 0x43	; 67
    feb4:	8d 8b       	std	Y+21, r24	; 0x15
    feb6:	9e 8b       	std	Y+22, r25	; 0x16
    feb8:	af 8b       	std	Y+23, r26	; 0x17
    feba:	b8 8f       	std	Y+24, r27	; 0x18
		const float K2_m_K3 = 4283.7744f;	// = K2 * K3;
    febc:	82 e3       	ldi	r24, 0x32	; 50
    febe:	9e ed       	ldi	r25, 0xDE	; 222
    fec0:	a5 e8       	ldi	r26, 0x85	; 133
    fec2:	b5 e4       	ldi	r27, 0x45	; 69
    fec4:	89 8f       	std	Y+25, r24	; 0x19
    fec6:	9a 8f       	std	Y+26, r25	; 0x1a
    fec8:	ab 8f       	std	Y+27, r26	; 0x1b
    feca:	bc 8f       	std	Y+28, r27	; 0x1c
		float ln_phi		= log(rh_100 / 10000.f);
    fecc:	8c 81       	ldd	r24, Y+4	; 0x04
    fece:	9d 81       	ldd	r25, Y+5	; 0x05
    fed0:	09 2e       	mov	r0, r25
    fed2:	00 0c       	add	r0, r0
    fed4:	aa 0b       	sbc	r26, r26
    fed6:	bb 0b       	sbc	r27, r27
    fed8:	bc 01       	movw	r22, r24
    feda:	cd 01       	movw	r24, r26
    fedc:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
    fee0:	dc 01       	movw	r26, r24
    fee2:	cb 01       	movw	r24, r22
    fee4:	20 e0       	ldi	r18, 0x00	; 0
    fee6:	30 e4       	ldi	r19, 0x40	; 64
    fee8:	4c e1       	ldi	r20, 0x1C	; 28
    feea:	56 e4       	ldi	r21, 0x46	; 70
    feec:	bc 01       	movw	r22, r24
    feee:	cd 01       	movw	r24, r26
    fef0:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    fef4:	dc 01       	movw	r26, r24
    fef6:	cb 01       	movw	r24, r22
    fef8:	bc 01       	movw	r22, r24
    fefa:	cd 01       	movw	r24, r26
    fefc:	0f 94 d4 28 	call	0x251a8	; 0x251a8 <log>
    ff00:	dc 01       	movw	r26, r24
    ff02:	cb 01       	movw	r24, r22
    ff04:	8d 8f       	std	Y+29, r24	; 0x1d
    ff06:	9e 8f       	std	Y+30, r25	; 0x1e
    ff08:	af 8f       	std	Y+31, r26	; 0x1f
    ff0a:	b8 a3       	std	Y+32, r27	; 0x20
		float k2_m_theta	= K2 * (temp_100 / 100.f);
    ff0c:	8a 81       	ldd	r24, Y+2	; 0x02
    ff0e:	9b 81       	ldd	r25, Y+3	; 0x03
    ff10:	09 2e       	mov	r0, r25
    ff12:	00 0c       	add	r0, r0
    ff14:	aa 0b       	sbc	r26, r26
    ff16:	bb 0b       	sbc	r27, r27
    ff18:	bc 01       	movw	r22, r24
    ff1a:	cd 01       	movw	r24, r26
    ff1c:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
    ff20:	dc 01       	movw	r26, r24
    ff22:	cb 01       	movw	r24, r22
    ff24:	20 e0       	ldi	r18, 0x00	; 0
    ff26:	30 e0       	ldi	r19, 0x00	; 0
    ff28:	48 ec       	ldi	r20, 0xC8	; 200
    ff2a:	52 e4       	ldi	r21, 0x42	; 66
    ff2c:	bc 01       	movw	r22, r24
    ff2e:	cd 01       	movw	r24, r26
    ff30:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    ff34:	dc 01       	movw	r26, r24
    ff36:	cb 01       	movw	r24, r22
    ff38:	29 89       	ldd	r18, Y+17	; 0x11
    ff3a:	3a 89       	ldd	r19, Y+18	; 0x12
    ff3c:	4b 89       	ldd	r20, Y+19	; 0x13
    ff3e:	5c 89       	ldd	r21, Y+20	; 0x14
    ff40:	bc 01       	movw	r22, r24
    ff42:	cd 01       	movw	r24, r26
    ff44:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
    ff48:	dc 01       	movw	r26, r24
    ff4a:	cb 01       	movw	r24, r22
    ff4c:	89 a3       	std	Y+33, r24	; 0x21
    ff4e:	9a a3       	std	Y+34, r25	; 0x22
    ff50:	ab a3       	std	Y+35, r26	; 0x23
    ff52:	bc a3       	std	Y+36, r27	; 0x24
		float k3_p_theta	= K3 + (temp_100 / 100.f);
    ff54:	8a 81       	ldd	r24, Y+2	; 0x02
    ff56:	9b 81       	ldd	r25, Y+3	; 0x03
    ff58:	09 2e       	mov	r0, r25
    ff5a:	00 0c       	add	r0, r0
    ff5c:	aa 0b       	sbc	r26, r26
    ff5e:	bb 0b       	sbc	r27, r27
    ff60:	bc 01       	movw	r22, r24
    ff62:	cd 01       	movw	r24, r26
    ff64:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
    ff68:	dc 01       	movw	r26, r24
    ff6a:	cb 01       	movw	r24, r22
    ff6c:	20 e0       	ldi	r18, 0x00	; 0
    ff6e:	30 e0       	ldi	r19, 0x00	; 0
    ff70:	48 ec       	ldi	r20, 0xC8	; 200
    ff72:	52 e4       	ldi	r21, 0x42	; 66
    ff74:	bc 01       	movw	r22, r24
    ff76:	cd 01       	movw	r24, r26
    ff78:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    ff7c:	dc 01       	movw	r26, r24
    ff7e:	cb 01       	movw	r24, r22
    ff80:	2d 89       	ldd	r18, Y+21	; 0x15
    ff82:	3e 89       	ldd	r19, Y+22	; 0x16
    ff84:	4f 89       	ldd	r20, Y+23	; 0x17
    ff86:	58 8d       	ldd	r21, Y+24	; 0x18
    ff88:	bc 01       	movw	r22, r24
    ff8a:	cd 01       	movw	r24, r26
    ff8c:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
    ff90:	dc 01       	movw	r26, r24
    ff92:	cb 01       	movw	r24, r22
    ff94:	8d a3       	std	Y+37, r24	; 0x25
    ff96:	9e a3       	std	Y+38, r25	; 0x26
    ff98:	af a3       	std	Y+39, r26	; 0x27
    ff9a:	b8 a7       	std	Y+40, r27	; 0x28
		float term_z		= k2_m_theta / k3_p_theta + ln_phi;
    ff9c:	2d a1       	ldd	r18, Y+37	; 0x25
    ff9e:	3e a1       	ldd	r19, Y+38	; 0x26
    ffa0:	4f a1       	ldd	r20, Y+39	; 0x27
    ffa2:	58 a5       	ldd	r21, Y+40	; 0x28
    ffa4:	69 a1       	ldd	r22, Y+33	; 0x21
    ffa6:	7a a1       	ldd	r23, Y+34	; 0x22
    ffa8:	8b a1       	ldd	r24, Y+35	; 0x23
    ffaa:	9c a1       	ldd	r25, Y+36	; 0x24
    ffac:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    ffb0:	dc 01       	movw	r26, r24
    ffb2:	cb 01       	movw	r24, r22
    ffb4:	2d 8d       	ldd	r18, Y+29	; 0x1d
    ffb6:	3e 8d       	ldd	r19, Y+30	; 0x1e
    ffb8:	4f 8d       	ldd	r20, Y+31	; 0x1f
    ffba:	58 a1       	ldd	r21, Y+32	; 0x20
    ffbc:	bc 01       	movw	r22, r24
    ffbe:	cd 01       	movw	r24, r26
    ffc0:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
    ffc4:	dc 01       	movw	r26, r24
    ffc6:	cb 01       	movw	r24, r22
    ffc8:	89 a7       	std	Y+41, r24	; 0x29
    ffca:	9a a7       	std	Y+42, r25	; 0x2a
    ffcc:	ab a7       	std	Y+43, r26	; 0x2b
    ffce:	bc a7       	std	Y+44, r27	; 0x2c
		float term_n		= K2_m_K3    / k3_p_theta - ln_phi;
    ffd0:	2d a1       	ldd	r18, Y+37	; 0x25
    ffd2:	3e a1       	ldd	r19, Y+38	; 0x26
    ffd4:	4f a1       	ldd	r20, Y+39	; 0x27
    ffd6:	58 a5       	ldd	r21, Y+40	; 0x28
    ffd8:	69 8d       	ldd	r22, Y+25	; 0x19
    ffda:	7a 8d       	ldd	r23, Y+26	; 0x1a
    ffdc:	8b 8d       	ldd	r24, Y+27	; 0x1b
    ffde:	9c 8d       	ldd	r25, Y+28	; 0x1c
    ffe0:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
    ffe4:	dc 01       	movw	r26, r24
    ffe6:	cb 01       	movw	r24, r22
    ffe8:	2d 8d       	ldd	r18, Y+29	; 0x1d
    ffea:	3e 8d       	ldd	r19, Y+30	; 0x1e
    ffec:	4f 8d       	ldd	r20, Y+31	; 0x1f
    ffee:	58 a1       	ldd	r21, Y+32	; 0x20
    fff0:	bc 01       	movw	r22, r24
    fff2:	cd 01       	movw	r24, r26
    fff4:	0f 94 53 26 	call	0x24ca6	; 0x24ca6 <__subsf3>
    fff8:	dc 01       	movw	r26, r24
    fffa:	cb 01       	movw	r24, r22
    fffc:	8d a7       	std	Y+45, r24	; 0x2d
    fffe:	9e a7       	std	Y+46, r25	; 0x2e
   10000:	af a7       	std	Y+47, r26	; 0x2f
   10002:	b8 ab       	std	Y+48, r27	; 0x30
		float tau_100		= 0.5f + ((100.f * K3) * term_z) / term_n;
   10004:	20 e0       	ldi	r18, 0x00	; 0
   10006:	30 e0       	ldi	r19, 0x00	; 0
   10008:	48 ec       	ldi	r20, 0xC8	; 200
   1000a:	52 e4       	ldi	r21, 0x42	; 66
   1000c:	6d 89       	ldd	r22, Y+21	; 0x15
   1000e:	7e 89       	ldd	r23, Y+22	; 0x16
   10010:	8f 89       	ldd	r24, Y+23	; 0x17
   10012:	98 8d       	ldd	r25, Y+24	; 0x18
   10014:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   10018:	dc 01       	movw	r26, r24
   1001a:	cb 01       	movw	r24, r22
   1001c:	29 a5       	ldd	r18, Y+41	; 0x29
   1001e:	3a a5       	ldd	r19, Y+42	; 0x2a
   10020:	4b a5       	ldd	r20, Y+43	; 0x2b
   10022:	5c a5       	ldd	r21, Y+44	; 0x2c
   10024:	bc 01       	movw	r22, r24
   10026:	cd 01       	movw	r24, r26
   10028:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   1002c:	dc 01       	movw	r26, r24
   1002e:	cb 01       	movw	r24, r22
   10030:	2d a5       	ldd	r18, Y+45	; 0x2d
   10032:	3e a5       	ldd	r19, Y+46	; 0x2e
   10034:	4f a5       	ldd	r20, Y+47	; 0x2f
   10036:	58 a9       	ldd	r21, Y+48	; 0x30
   10038:	bc 01       	movw	r22, r24
   1003a:	cd 01       	movw	r24, r26
   1003c:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   10040:	dc 01       	movw	r26, r24
   10042:	cb 01       	movw	r24, r22
   10044:	20 e0       	ldi	r18, 0x00	; 0
   10046:	30 e0       	ldi	r19, 0x00	; 0
   10048:	40 e0       	ldi	r20, 0x00	; 0
   1004a:	5f e3       	ldi	r21, 0x3F	; 63
   1004c:	bc 01       	movw	r22, r24
   1004e:	cd 01       	movw	r24, r26
   10050:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
   10054:	dc 01       	movw	r26, r24
   10056:	cb 01       	movw	r24, r22
   10058:	89 ab       	std	Y+49, r24	; 0x31
   1005a:	9a ab       	std	Y+50, r25	; 0x32
   1005c:	ab ab       	std	Y+51, r26	; 0x33
   1005e:	bc ab       	std	Y+52, r27	; 0x34

		/* Setting the global value */
		{
			irqflags_t flags = cpu_irq_save();
   10060:	0e 94 2d 5e 	call	0xbc5a	; 0xbc5a <cpu_irq_save>
   10064:	8d ab       	std	Y+53, r24	; 0x35
			g_twi1_hygro_DP_100 = (int16_t)tau_100;
   10066:	69 a9       	ldd	r22, Y+49	; 0x31
   10068:	7a a9       	ldd	r23, Y+50	; 0x32
   1006a:	8b a9       	ldd	r24, Y+51	; 0x33
   1006c:	9c a9       	ldd	r25, Y+52	; 0x34
   1006e:	0f 94 61 27 	call	0x24ec2	; 0x24ec2 <__fixsfsi>
   10072:	dc 01       	movw	r26, r24
   10074:	cb 01       	movw	r24, r22
   10076:	80 93 55 2a 	sts	0x2A55, r24	; 0x802a55 <g_twi1_hygro_DP_100>
   1007a:	90 93 56 2a 	sts	0x2A56, r25	; 0x802a56 <g_twi1_hygro_DP_100+0x1>
			cpu_irq_restore(flags);
   1007e:	8d a9       	ldd	r24, Y+53	; 0x35
   10080:	0e 94 3d 5e 	call	0xbc7a	; 0xbc7a <cpu_irq_restore>
		}
	}
}
   10084:	00 00       	nop
   10086:	e5 96       	adiw	r28, 0x35	; 53
   10088:	cd bf       	out	0x3d, r28	; 61
   1008a:	de bf       	out	0x3e, r29	; 62
   1008c:	df 91       	pop	r29
   1008e:	cf 91       	pop	r28
   10090:	08 95       	ret

00010092 <task_twi1_gyro>:

static void task_twi1_gyro(void)
{	// Calculations for the presentation layer
   10092:	0f 93       	push	r16
   10094:	1f 93       	push	r17
   10096:	cf 93       	push	r28
   10098:	df 93       	push	r29
   1009a:	cd b7       	in	r28, 0x3d	; 61
   1009c:	de b7       	in	r29, 0x3e	; 62
   1009e:	cc 54       	subi	r28, 0x4C	; 76
   100a0:	d1 09       	sbc	r29, r1
   100a2:	cd bf       	out	0x3d, r28	; 61
   100a4:	de bf       	out	0x3e, r29	; 62
		int16_t l_twi1_gyro_1_accel_x, l_twi1_gyro_1_accel_y, l_twi1_gyro_1_accel_z;
		int16_t l_twi1_gyro_1_accel_factx, l_twi1_gyro_1_accel_facty, l_twi1_gyro_1_accel_factz;

		/* Getting the global values */
		{
			irqflags_t flags = cpu_irq_save();
   100a6:	0e 94 2d 5e 	call	0xbc5a	; 0xbc5a <cpu_irq_save>
   100aa:	89 83       	std	Y+1, r24	; 0x01
			l_twi1_gyro_1_accel_x					= g_twi1_gyro_1_accel_x;
   100ac:	80 91 d4 29 	lds	r24, 0x29D4	; 0x8029d4 <g_twi1_gyro_1_accel_x>
   100b0:	90 91 d5 29 	lds	r25, 0x29D5	; 0x8029d5 <g_twi1_gyro_1_accel_x+0x1>
   100b4:	8a 83       	std	Y+2, r24	; 0x02
   100b6:	9b 83       	std	Y+3, r25	; 0x03
			l_twi1_gyro_1_accel_y					= g_twi1_gyro_1_accel_y;
   100b8:	80 91 d6 29 	lds	r24, 0x29D6	; 0x8029d6 <g_twi1_gyro_1_accel_y>
   100bc:	90 91 d7 29 	lds	r25, 0x29D7	; 0x8029d7 <g_twi1_gyro_1_accel_y+0x1>
   100c0:	8c 83       	std	Y+4, r24	; 0x04
   100c2:	9d 83       	std	Y+5, r25	; 0x05
			l_twi1_gyro_1_accel_z					= g_twi1_gyro_1_accel_z;
   100c4:	80 91 d8 29 	lds	r24, 0x29D8	; 0x8029d8 <g_twi1_gyro_1_accel_z>
   100c8:	90 91 d9 29 	lds	r25, 0x29D9	; 0x8029d9 <g_twi1_gyro_1_accel_z+0x1>
   100cc:	8e 83       	std	Y+6, r24	; 0x06
   100ce:	9f 83       	std	Y+7, r25	; 0x07

			l_twi1_gyro_1_accel_factx				= g_twi1_gyro_1_accel_factx;
   100d0:	80 91 e0 29 	lds	r24, 0x29E0	; 0x8029e0 <g_twi1_gyro_1_accel_factx>
   100d4:	90 91 e1 29 	lds	r25, 0x29E1	; 0x8029e1 <g_twi1_gyro_1_accel_factx+0x1>
   100d8:	88 87       	std	Y+8, r24	; 0x08
   100da:	99 87       	std	Y+9, r25	; 0x09
			l_twi1_gyro_1_accel_facty				= g_twi1_gyro_1_accel_facty;
   100dc:	80 91 e2 29 	lds	r24, 0x29E2	; 0x8029e2 <g_twi1_gyro_1_accel_facty>
   100e0:	90 91 e3 29 	lds	r25, 0x29E3	; 0x8029e3 <g_twi1_gyro_1_accel_facty+0x1>
   100e4:	8a 87       	std	Y+10, r24	; 0x0a
   100e6:	9b 87       	std	Y+11, r25	; 0x0b
			l_twi1_gyro_1_accel_factz				= g_twi1_gyro_1_accel_factz;
   100e8:	80 91 e4 29 	lds	r24, 0x29E4	; 0x8029e4 <g_twi1_gyro_1_accel_factz>
   100ec:	90 91 e5 29 	lds	r25, 0x29E5	; 0x8029e5 <g_twi1_gyro_1_accel_factz+0x1>
   100f0:	8c 87       	std	Y+12, r24	; 0x0c
   100f2:	9d 87       	std	Y+13, r25	; 0x0d
			cpu_irq_restore(flags);
   100f4:	89 81       	ldd	r24, Y+1	; 0x01
   100f6:	0e 94 3d 5e 	call	0xbc7a	; 0xbc7a <cpu_irq_restore>
		}

		int16_t l_twi1_gyro_1_accel_x_mg	= calc_gyro1_accel_raw2mg(l_twi1_gyro_1_accel_x, l_twi1_gyro_1_accel_factx);
   100fa:	28 85       	ldd	r18, Y+8	; 0x08
   100fc:	39 85       	ldd	r19, Y+9	; 0x09
   100fe:	8a 81       	ldd	r24, Y+2	; 0x02
   10100:	9b 81       	ldd	r25, Y+3	; 0x03
   10102:	b9 01       	movw	r22, r18
   10104:	0e 94 ad 60 	call	0xc15a	; 0xc15a <calc_gyro1_accel_raw2mg>
   10108:	8e 87       	std	Y+14, r24	; 0x0e
   1010a:	9f 87       	std	Y+15, r25	; 0x0f
		int16_t l_twi1_gyro_1_accel_y_mg	= calc_gyro1_accel_raw2mg(l_twi1_gyro_1_accel_y, l_twi1_gyro_1_accel_facty);
   1010c:	2a 85       	ldd	r18, Y+10	; 0x0a
   1010e:	3b 85       	ldd	r19, Y+11	; 0x0b
   10110:	8c 81       	ldd	r24, Y+4	; 0x04
   10112:	9d 81       	ldd	r25, Y+5	; 0x05
   10114:	b9 01       	movw	r22, r18
   10116:	0e 94 ad 60 	call	0xc15a	; 0xc15a <calc_gyro1_accel_raw2mg>
   1011a:	88 8b       	std	Y+16, r24	; 0x10
   1011c:	99 8b       	std	Y+17, r25	; 0x11
		int16_t l_twi1_gyro_1_accel_z_mg	= calc_gyro1_accel_raw2mg(l_twi1_gyro_1_accel_z, l_twi1_gyro_1_accel_factz);
   1011e:	2c 85       	ldd	r18, Y+12	; 0x0c
   10120:	3d 85       	ldd	r19, Y+13	; 0x0d
   10122:	8e 81       	ldd	r24, Y+6	; 0x06
   10124:	9f 81       	ldd	r25, Y+7	; 0x07
   10126:	b9 01       	movw	r22, r18
   10128:	0e 94 ad 60 	call	0xc15a	; 0xc15a <calc_gyro1_accel_raw2mg>
   1012c:	8a 8b       	std	Y+18, r24	; 0x12
   1012e:	9b 8b       	std	Y+19, r25	; 0x13

		/* Setting the global values */
		{
			irqflags_t flags = cpu_irq_save();
   10130:	0e 94 2d 5e 	call	0xbc5a	; 0xbc5a <cpu_irq_save>
   10134:	8c 8b       	std	Y+20, r24	; 0x14
			g_twi1_gyro_1_accel_x_mg				= l_twi1_gyro_1_accel_x_mg;
   10136:	8e 85       	ldd	r24, Y+14	; 0x0e
   10138:	9f 85       	ldd	r25, Y+15	; 0x0f
   1013a:	80 93 e6 29 	sts	0x29E6, r24	; 0x8029e6 <g_twi1_gyro_1_accel_x_mg>
   1013e:	90 93 e7 29 	sts	0x29E7, r25	; 0x8029e7 <g_twi1_gyro_1_accel_x_mg+0x1>
			g_twi1_gyro_1_accel_y_mg				= l_twi1_gyro_1_accel_y_mg;
   10142:	88 89       	ldd	r24, Y+16	; 0x10
   10144:	99 89       	ldd	r25, Y+17	; 0x11
   10146:	80 93 e8 29 	sts	0x29E8, r24	; 0x8029e8 <g_twi1_gyro_1_accel_y_mg>
   1014a:	90 93 e9 29 	sts	0x29E9, r25	; 0x8029e9 <g_twi1_gyro_1_accel_y_mg+0x1>
			g_twi1_gyro_1_accel_z_mg				= l_twi1_gyro_1_accel_z_mg;
   1014e:	8a 89       	ldd	r24, Y+18	; 0x12
   10150:	9b 89       	ldd	r25, Y+19	; 0x13
   10152:	80 93 ea 29 	sts	0x29EA, r24	; 0x8029ea <g_twi1_gyro_1_accel_z_mg>
   10156:	90 93 eb 29 	sts	0x29EB, r25	; 0x8029eb <g_twi1_gyro_1_accel_z_mg+0x1>
			cpu_irq_restore(flags);
   1015a:	8c 89       	ldd	r24, Y+20	; 0x14
   1015c:	0e 94 3d 5e 	call	0xbc7a	; 0xbc7a <cpu_irq_restore>
	{
		int16_t l_twi1_gyro_1_gyro_x, l_twi1_gyro_1_gyro_y, l_twi1_gyro_1_gyro_z;

		/* Getting the global values */
		{
			irqflags_t flags = cpu_irq_save();
   10160:	0e 94 2d 5e 	call	0xbc5a	; 0xbc5a <cpu_irq_save>
   10164:	8d 8b       	std	Y+21, r24	; 0x15
			l_twi1_gyro_1_gyro_x					= g_twi1_gyro_1_gyro_x;
   10166:	80 91 ec 29 	lds	r24, 0x29EC	; 0x8029ec <g_twi1_gyro_1_gyro_x>
   1016a:	90 91 ed 29 	lds	r25, 0x29ED	; 0x8029ed <g_twi1_gyro_1_gyro_x+0x1>
   1016e:	8e 8b       	std	Y+22, r24	; 0x16
   10170:	9f 8b       	std	Y+23, r25	; 0x17
			l_twi1_gyro_1_gyro_y					= g_twi1_gyro_1_gyro_y;
   10172:	80 91 ee 29 	lds	r24, 0x29EE	; 0x8029ee <g_twi1_gyro_1_gyro_y>
   10176:	90 91 ef 29 	lds	r25, 0x29EF	; 0x8029ef <g_twi1_gyro_1_gyro_y+0x1>
   1017a:	88 8f       	std	Y+24, r24	; 0x18
   1017c:	99 8f       	std	Y+25, r25	; 0x19
			l_twi1_gyro_1_gyro_z					= g_twi1_gyro_1_gyro_z;
   1017e:	80 91 f0 29 	lds	r24, 0x29F0	; 0x8029f0 <g_twi1_gyro_1_gyro_z>
   10182:	90 91 f1 29 	lds	r25, 0x29F1	; 0x8029f1 <g_twi1_gyro_1_gyro_z+0x1>
   10186:	8a 8f       	std	Y+26, r24	; 0x1a
   10188:	9b 8f       	std	Y+27, r25	; 0x1b
			cpu_irq_restore(flags);
   1018a:	8d 89       	ldd	r24, Y+21	; 0x15
   1018c:	0e 94 3d 5e 	call	0xbc7a	; 0xbc7a <cpu_irq_restore>
		}

		int32_t l_twi1_gyro_1_gyro_x_mdps	= calc_gyro1_gyro_raw2mdps(l_twi1_gyro_1_gyro_x);
   10190:	8e 89       	ldd	r24, Y+22	; 0x16
   10192:	9f 89       	ldd	r25, Y+23	; 0x17
   10194:	0e 94 e2 61 	call	0xc3c4	; 0xc3c4 <calc_gyro1_gyro_raw2mdps>
   10198:	dc 01       	movw	r26, r24
   1019a:	cb 01       	movw	r24, r22
   1019c:	8c 8f       	std	Y+28, r24	; 0x1c
   1019e:	9d 8f       	std	Y+29, r25	; 0x1d
   101a0:	ae 8f       	std	Y+30, r26	; 0x1e
   101a2:	bf 8f       	std	Y+31, r27	; 0x1f
		int32_t l_twi1_gyro_1_gyro_y_mdps	= calc_gyro1_gyro_raw2mdps(l_twi1_gyro_1_gyro_y);
   101a4:	88 8d       	ldd	r24, Y+24	; 0x18
   101a6:	99 8d       	ldd	r25, Y+25	; 0x19
   101a8:	0e 94 e2 61 	call	0xc3c4	; 0xc3c4 <calc_gyro1_gyro_raw2mdps>
   101ac:	dc 01       	movw	r26, r24
   101ae:	cb 01       	movw	r24, r22
   101b0:	88 a3       	std	Y+32, r24	; 0x20
   101b2:	99 a3       	std	Y+33, r25	; 0x21
   101b4:	aa a3       	std	Y+34, r26	; 0x22
   101b6:	bb a3       	std	Y+35, r27	; 0x23
		int32_t l_twi1_gyro_1_gyro_z_mdps	= calc_gyro1_gyro_raw2mdps(l_twi1_gyro_1_gyro_z);
   101b8:	8a 8d       	ldd	r24, Y+26	; 0x1a
   101ba:	9b 8d       	ldd	r25, Y+27	; 0x1b
   101bc:	0e 94 e2 61 	call	0xc3c4	; 0xc3c4 <calc_gyro1_gyro_raw2mdps>
   101c0:	dc 01       	movw	r26, r24
   101c2:	cb 01       	movw	r24, r22
   101c4:	8c a3       	std	Y+36, r24	; 0x24
   101c6:	9d a3       	std	Y+37, r25	; 0x25
   101c8:	ae a3       	std	Y+38, r26	; 0x26
   101ca:	bf a3       	std	Y+39, r27	; 0x27

		/* Setting the global values */
		{
			irqflags_t flags = cpu_irq_save();
   101cc:	0e 94 2d 5e 	call	0xbc5a	; 0xbc5a <cpu_irq_save>
   101d0:	88 a7       	std	Y+40, r24	; 0x28
			g_twi1_gyro_1_gyro_x_mdps				= l_twi1_gyro_1_gyro_x_mdps;
   101d2:	8c 8d       	ldd	r24, Y+28	; 0x1c
   101d4:	9d 8d       	ldd	r25, Y+29	; 0x1d
   101d6:	ae 8d       	ldd	r26, Y+30	; 0x1e
   101d8:	bf 8d       	ldd	r27, Y+31	; 0x1f
   101da:	80 93 f8 29 	sts	0x29F8, r24	; 0x8029f8 <g_twi1_gyro_1_gyro_x_mdps>
   101de:	90 93 f9 29 	sts	0x29F9, r25	; 0x8029f9 <g_twi1_gyro_1_gyro_x_mdps+0x1>
   101e2:	a0 93 fa 29 	sts	0x29FA, r26	; 0x8029fa <g_twi1_gyro_1_gyro_x_mdps+0x2>
   101e6:	b0 93 fb 29 	sts	0x29FB, r27	; 0x8029fb <g_twi1_gyro_1_gyro_x_mdps+0x3>
			g_twi1_gyro_1_gyro_y_mdps				= l_twi1_gyro_1_gyro_y_mdps;
   101ea:	88 a1       	ldd	r24, Y+32	; 0x20
   101ec:	99 a1       	ldd	r25, Y+33	; 0x21
   101ee:	aa a1       	ldd	r26, Y+34	; 0x22
   101f0:	bb a1       	ldd	r27, Y+35	; 0x23
   101f2:	80 93 fc 29 	sts	0x29FC, r24	; 0x8029fc <g_twi1_gyro_1_gyro_y_mdps>
   101f6:	90 93 fd 29 	sts	0x29FD, r25	; 0x8029fd <g_twi1_gyro_1_gyro_y_mdps+0x1>
   101fa:	a0 93 fe 29 	sts	0x29FE, r26	; 0x8029fe <g_twi1_gyro_1_gyro_y_mdps+0x2>
   101fe:	b0 93 ff 29 	sts	0x29FF, r27	; 0x8029ff <g_twi1_gyro_1_gyro_y_mdps+0x3>
			g_twi1_gyro_1_gyro_z_mdps				= l_twi1_gyro_1_gyro_z_mdps;
   10202:	8c a1       	ldd	r24, Y+36	; 0x24
   10204:	9d a1       	ldd	r25, Y+37	; 0x25
   10206:	ae a1       	ldd	r26, Y+38	; 0x26
   10208:	bf a1       	ldd	r27, Y+39	; 0x27
   1020a:	80 93 00 2a 	sts	0x2A00, r24	; 0x802a00 <g_twi1_gyro_1_gyro_z_mdps>
   1020e:	90 93 01 2a 	sts	0x2A01, r25	; 0x802a01 <g_twi1_gyro_1_gyro_z_mdps+0x1>
   10212:	a0 93 02 2a 	sts	0x2A02, r26	; 0x802a02 <g_twi1_gyro_1_gyro_z_mdps+0x2>
   10216:	b0 93 03 2a 	sts	0x2A03, r27	; 0x802a03 <g_twi1_gyro_1_gyro_z_mdps+0x3>
			cpu_irq_restore(flags);
   1021a:	88 a5       	ldd	r24, Y+40	; 0x28
   1021c:	0e 94 3d 5e 	call	0xbc7a	; 0xbc7a <cpu_irq_restore>
		int16_t l_twi1_gyro_2_mag_factx, l_twi1_gyro_2_mag_facty, l_twi1_gyro_2_mag_factz;
		int16_t l_twi1_gyro_1_temp;

		/* Getting the global values */
		{
			irqflags_t flags = cpu_irq_save();
   10220:	0e 94 2d 5e 	call	0xbc5a	; 0xbc5a <cpu_irq_save>
   10224:	89 a7       	std	Y+41, r24	; 0x29
			l_twi1_gyro_2_mag_x						= g_twi1_gyro_2_mag_x;
   10226:	80 91 10 2a 	lds	r24, 0x2A10	; 0x802a10 <g_twi1_gyro_2_mag_x>
   1022a:	90 91 11 2a 	lds	r25, 0x2A11	; 0x802a11 <g_twi1_gyro_2_mag_x+0x1>
   1022e:	8a a7       	std	Y+42, r24	; 0x2a
   10230:	9b a7       	std	Y+43, r25	; 0x2b
			l_twi1_gyro_2_mag_y						= g_twi1_gyro_2_mag_y;
   10232:	80 91 12 2a 	lds	r24, 0x2A12	; 0x802a12 <g_twi1_gyro_2_mag_y>
   10236:	90 91 13 2a 	lds	r25, 0x2A13	; 0x802a13 <g_twi1_gyro_2_mag_y+0x1>
   1023a:	8c a7       	std	Y+44, r24	; 0x2c
   1023c:	9d a7       	std	Y+45, r25	; 0x2d
			l_twi1_gyro_2_mag_z						= g_twi1_gyro_2_mag_z;
   1023e:	80 91 14 2a 	lds	r24, 0x2A14	; 0x802a14 <g_twi1_gyro_2_mag_z>
   10242:	90 91 15 2a 	lds	r25, 0x2A15	; 0x802a15 <g_twi1_gyro_2_mag_z+0x1>
   10246:	8e a7       	std	Y+46, r24	; 0x2e
   10248:	9f a7       	std	Y+47, r25	; 0x2f

			l_twi1_gyro_2_asax						= g_twi1_gyro_2_asax;
   1024a:	80 91 07 2a 	lds	r24, 0x2A07	; 0x802a07 <g_twi1_gyro_2_asax>
   1024e:	08 2e       	mov	r0, r24
   10250:	00 0c       	add	r0, r0
   10252:	99 0b       	sbc	r25, r25
   10254:	88 ab       	std	Y+48, r24	; 0x30
   10256:	99 ab       	std	Y+49, r25	; 0x31
			l_twi1_gyro_2_asay						= g_twi1_gyro_2_asay;
   10258:	80 91 08 2a 	lds	r24, 0x2A08	; 0x802a08 <g_twi1_gyro_2_asay>
   1025c:	08 2e       	mov	r0, r24
   1025e:	00 0c       	add	r0, r0
   10260:	99 0b       	sbc	r25, r25
   10262:	8a ab       	std	Y+50, r24	; 0x32
   10264:	9b ab       	std	Y+51, r25	; 0x33
			l_twi1_gyro_2_asaz						= g_twi1_gyro_2_asaz;
   10266:	80 91 09 2a 	lds	r24, 0x2A09	; 0x802a09 <g_twi1_gyro_2_asaz>
   1026a:	08 2e       	mov	r0, r24
   1026c:	00 0c       	add	r0, r0
   1026e:	99 0b       	sbc	r25, r25
   10270:	8c ab       	std	Y+52, r24	; 0x34
   10272:	9d ab       	std	Y+53, r25	; 0x35

			l_twi1_gyro_2_mag_factx					= g_twi1_gyro_2_mag_factx;
   10274:	80 91 16 2a 	lds	r24, 0x2A16	; 0x802a16 <g_twi1_gyro_2_mag_factx>
   10278:	90 91 17 2a 	lds	r25, 0x2A17	; 0x802a17 <g_twi1_gyro_2_mag_factx+0x1>
   1027c:	8e ab       	std	Y+54, r24	; 0x36
   1027e:	9f ab       	std	Y+55, r25	; 0x37
			l_twi1_gyro_2_mag_facty					= g_twi1_gyro_2_mag_facty;
   10280:	80 91 18 2a 	lds	r24, 0x2A18	; 0x802a18 <g_twi1_gyro_2_mag_facty>
   10284:	90 91 19 2a 	lds	r25, 0x2A19	; 0x802a19 <g_twi1_gyro_2_mag_facty+0x1>
   10288:	88 af       	std	Y+56, r24	; 0x38
   1028a:	99 af       	std	Y+57, r25	; 0x39
			l_twi1_gyro_2_mag_factz					= g_twi1_gyro_2_mag_factz;
   1028c:	80 91 1a 2a 	lds	r24, 0x2A1A	; 0x802a1a <g_twi1_gyro_2_mag_factz>
   10290:	90 91 1b 2a 	lds	r25, 0x2A1B	; 0x802a1b <g_twi1_gyro_2_mag_factz+0x1>
   10294:	8a af       	std	Y+58, r24	; 0x3a
   10296:	9b af       	std	Y+59, r25	; 0x3b

			l_twi1_gyro_1_temp						= g_twi1_gyro_1_temp;
   10298:	80 91 cc 29 	lds	r24, 0x29CC	; 0x8029cc <g_twi1_gyro_1_temp>
   1029c:	90 91 cd 29 	lds	r25, 0x29CD	; 0x8029cd <g_twi1_gyro_1_temp+0x1>
   102a0:	8c af       	std	Y+60, r24	; 0x3c
   102a2:	9d af       	std	Y+61, r25	; 0x3d
			cpu_irq_restore(flags);
   102a4:	89 a5       	ldd	r24, Y+41	; 0x29
   102a6:	0e 94 3d 5e 	call	0xbc7a	; 0xbc7a <cpu_irq_restore>
		}

		int32_t l_twi1_gyro_2_mag_x_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_x, l_twi1_gyro_2_asax, l_twi1_gyro_2_mag_factx);
   102aa:	68 a9       	ldd	r22, Y+48	; 0x30
   102ac:	8e 01       	movw	r16, r28
   102ae:	02 5c       	subi	r16, 0xC2	; 194
   102b0:	1f 4f       	sbci	r17, 0xFF	; 255
   102b2:	2e a9       	ldd	r18, Y+54	; 0x36
   102b4:	3f a9       	ldd	r19, Y+55	; 0x37
   102b6:	8a a5       	ldd	r24, Y+42	; 0x2a
   102b8:	9b a5       	ldd	r25, Y+43	; 0x2b
   102ba:	a9 01       	movw	r20, r18
   102bc:	0e 94 97 62 	call	0xc52e	; 0xc52e <calc_gyro2_correct_mag_2_nT>
   102c0:	dc 01       	movw	r26, r24
   102c2:	cb 01       	movw	r24, r22
   102c4:	f8 01       	movw	r30, r16
   102c6:	80 83       	st	Z, r24
   102c8:	91 83       	std	Z+1, r25	; 0x01
   102ca:	a2 83       	std	Z+2, r26	; 0x02
   102cc:	b3 83       	std	Z+3, r27	; 0x03
		int32_t l_twi1_gyro_2_mag_y_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_y, l_twi1_gyro_2_asay, l_twi1_gyro_2_mag_facty);
   102ce:	6a a9       	ldd	r22, Y+50	; 0x32
   102d0:	8e 01       	movw	r16, r28
   102d2:	0e 5b       	subi	r16, 0xBE	; 190
   102d4:	1f 4f       	sbci	r17, 0xFF	; 255
   102d6:	28 ad       	ldd	r18, Y+56	; 0x38
   102d8:	39 ad       	ldd	r19, Y+57	; 0x39
   102da:	8c a5       	ldd	r24, Y+44	; 0x2c
   102dc:	9d a5       	ldd	r25, Y+45	; 0x2d
   102de:	a9 01       	movw	r20, r18
   102e0:	0e 94 97 62 	call	0xc52e	; 0xc52e <calc_gyro2_correct_mag_2_nT>
   102e4:	dc 01       	movw	r26, r24
   102e6:	cb 01       	movw	r24, r22
   102e8:	f8 01       	movw	r30, r16
   102ea:	80 83       	st	Z, r24
   102ec:	91 83       	std	Z+1, r25	; 0x01
   102ee:	a2 83       	std	Z+2, r26	; 0x02
   102f0:	b3 83       	std	Z+3, r27	; 0x03
		int32_t l_twi1_gyro_2_mag_z_nT		= calc_gyro2_correct_mag_2_nT(l_twi1_gyro_2_mag_z, l_twi1_gyro_2_asaz, l_twi1_gyro_2_mag_factz);
   102f2:	6c a9       	ldd	r22, Y+52	; 0x34
   102f4:	8e 01       	movw	r16, r28
   102f6:	0a 5b       	subi	r16, 0xBA	; 186
   102f8:	1f 4f       	sbci	r17, 0xFF	; 255
   102fa:	2a ad       	ldd	r18, Y+58	; 0x3a
   102fc:	3b ad       	ldd	r19, Y+59	; 0x3b
   102fe:	8e a5       	ldd	r24, Y+46	; 0x2e
   10300:	9f a5       	ldd	r25, Y+47	; 0x2f
   10302:	a9 01       	movw	r20, r18
   10304:	0e 94 97 62 	call	0xc52e	; 0xc52e <calc_gyro2_correct_mag_2_nT>
   10308:	dc 01       	movw	r26, r24
   1030a:	cb 01       	movw	r24, r22
   1030c:	f8 01       	movw	r30, r16
   1030e:	80 83       	st	Z, r24
   10310:	91 83       	std	Z+1, r25	; 0x01
   10312:	a2 83       	std	Z+2, r26	; 0x02
   10314:	b3 83       	std	Z+3, r27	; 0x03
		int16_t	l_twi1_gyro_1_temp_deg_100	= calc_gyro1_temp_raw2C100(l_twi1_gyro_1_temp);
   10316:	8e 01       	movw	r16, r28
   10318:	06 5b       	subi	r16, 0xB6	; 182
   1031a:	1f 4f       	sbci	r17, 0xFF	; 255
   1031c:	8c ad       	ldd	r24, Y+60	; 0x3c
   1031e:	9d ad       	ldd	r25, Y+61	; 0x3d
   10320:	0e 94 5d 62 	call	0xc4ba	; 0xc4ba <calc_gyro1_temp_raw2C100>
   10324:	f8 01       	movw	r30, r16
   10326:	80 83       	st	Z, r24
   10328:	91 83       	std	Z+1, r25	; 0x01

		/* Setting the global values */
		{
			irqflags_t flags = cpu_irq_save();
   1032a:	8e 01       	movw	r16, r28
   1032c:	04 5b       	subi	r16, 0xB4	; 180
   1032e:	1f 4f       	sbci	r17, 0xFF	; 255
   10330:	0e 94 2d 5e 	call	0xbc5a	; 0xbc5a <cpu_irq_save>
   10334:	f8 01       	movw	r30, r16
   10336:	80 83       	st	Z, r24
			g_twi1_gyro_2_mag_x_nT					= l_twi1_gyro_2_mag_x_nT;
   10338:	ce 01       	movw	r24, r28
   1033a:	ce 96       	adiw	r24, 0x3e	; 62
   1033c:	fc 01       	movw	r30, r24
   1033e:	80 81       	ld	r24, Z
   10340:	91 81       	ldd	r25, Z+1	; 0x01
   10342:	a2 81       	ldd	r26, Z+2	; 0x02
   10344:	b3 81       	ldd	r27, Z+3	; 0x03
   10346:	80 93 1c 2a 	sts	0x2A1C, r24	; 0x802a1c <g_twi1_gyro_2_mag_x_nT>
   1034a:	90 93 1d 2a 	sts	0x2A1D, r25	; 0x802a1d <g_twi1_gyro_2_mag_x_nT+0x1>
   1034e:	a0 93 1e 2a 	sts	0x2A1E, r26	; 0x802a1e <g_twi1_gyro_2_mag_x_nT+0x2>
   10352:	b0 93 1f 2a 	sts	0x2A1F, r27	; 0x802a1f <g_twi1_gyro_2_mag_x_nT+0x3>
			g_twi1_gyro_2_mag_y_nT					= l_twi1_gyro_2_mag_y_nT;
   10356:	ce 01       	movw	r24, r28
   10358:	8e 5b       	subi	r24, 0xBE	; 190
   1035a:	9f 4f       	sbci	r25, 0xFF	; 255
   1035c:	fc 01       	movw	r30, r24
   1035e:	80 81       	ld	r24, Z
   10360:	91 81       	ldd	r25, Z+1	; 0x01
   10362:	a2 81       	ldd	r26, Z+2	; 0x02
   10364:	b3 81       	ldd	r27, Z+3	; 0x03
   10366:	80 93 20 2a 	sts	0x2A20, r24	; 0x802a20 <g_twi1_gyro_2_mag_y_nT>
   1036a:	90 93 21 2a 	sts	0x2A21, r25	; 0x802a21 <g_twi1_gyro_2_mag_y_nT+0x1>
   1036e:	a0 93 22 2a 	sts	0x2A22, r26	; 0x802a22 <g_twi1_gyro_2_mag_y_nT+0x2>
   10372:	b0 93 23 2a 	sts	0x2A23, r27	; 0x802a23 <g_twi1_gyro_2_mag_y_nT+0x3>
			g_twi1_gyro_2_mag_z_nT					= l_twi1_gyro_2_mag_z_nT;
   10376:	ce 01       	movw	r24, r28
   10378:	8a 5b       	subi	r24, 0xBA	; 186
   1037a:	9f 4f       	sbci	r25, 0xFF	; 255
   1037c:	fc 01       	movw	r30, r24
   1037e:	80 81       	ld	r24, Z
   10380:	91 81       	ldd	r25, Z+1	; 0x01
   10382:	a2 81       	ldd	r26, Z+2	; 0x02
   10384:	b3 81       	ldd	r27, Z+3	; 0x03
   10386:	80 93 24 2a 	sts	0x2A24, r24	; 0x802a24 <g_twi1_gyro_2_mag_z_nT>
   1038a:	90 93 25 2a 	sts	0x2A25, r25	; 0x802a25 <g_twi1_gyro_2_mag_z_nT+0x1>
   1038e:	a0 93 26 2a 	sts	0x2A26, r26	; 0x802a26 <g_twi1_gyro_2_mag_z_nT+0x2>
   10392:	b0 93 27 2a 	sts	0x2A27, r27	; 0x802a27 <g_twi1_gyro_2_mag_z_nT+0x3>
			g_twi1_gyro_1_temp_deg_100				= l_twi1_gyro_1_temp_deg_100;
   10396:	ce 01       	movw	r24, r28
   10398:	86 5b       	subi	r24, 0xB6	; 182
   1039a:	9f 4f       	sbci	r25, 0xFF	; 255
   1039c:	fc 01       	movw	r30, r24
   1039e:	80 81       	ld	r24, Z
   103a0:	91 81       	ldd	r25, Z+1	; 0x01
   103a2:	80 93 d2 29 	sts	0x29D2, r24	; 0x8029d2 <g_twi1_gyro_1_temp_deg_100>
   103a6:	90 93 d3 29 	sts	0x29D3, r25	; 0x8029d3 <g_twi1_gyro_1_temp_deg_100+0x1>
			cpu_irq_restore(flags);
   103aa:	ce 01       	movw	r24, r28
   103ac:	84 5b       	subi	r24, 0xB4	; 180
   103ae:	9f 4f       	sbci	r25, 0xFF	; 255
   103b0:	fc 01       	movw	r30, r24
   103b2:	80 81       	ld	r24, Z
   103b4:	0e 94 3d 5e 	call	0xbc7a	; 0xbc7a <cpu_irq_restore>
		}
	}
}
   103b8:	00 00       	nop
   103ba:	c4 5b       	subi	r28, 0xB4	; 180
   103bc:	df 4f       	sbci	r29, 0xFF	; 255
   103be:	cd bf       	out	0x3d, r28	; 61
   103c0:	de bf       	out	0x3e, r29	; 62
   103c2:	df 91       	pop	r29
   103c4:	cf 91       	pop	r28
   103c6:	1f 91       	pop	r17
   103c8:	0f 91       	pop	r16
   103ca:	08 95       	ret

000103cc <task_twi1_baro>:

static void task_twi1_baro(void)
{	// Calculations for the presentation layer
   103cc:	2f 92       	push	r2
   103ce:	3f 92       	push	r3
   103d0:	4f 92       	push	r4
   103d2:	5f 92       	push	r5
   103d4:	6f 92       	push	r6
   103d6:	7f 92       	push	r7
   103d8:	8f 92       	push	r8
   103da:	9f 92       	push	r9
   103dc:	af 92       	push	r10
   103de:	bf 92       	push	r11
   103e0:	cf 92       	push	r12
   103e2:	df 92       	push	r13
   103e4:	ef 92       	push	r14
   103e6:	ff 92       	push	r15
   103e8:	0f 93       	push	r16
   103ea:	1f 93       	push	r17
   103ec:	cf 93       	push	r28
   103ee:	df 93       	push	r29
   103f0:	cd b7       	in	r28, 0x3d	; 61
   103f2:	de b7       	in	r29, 0x3e	; 62
   103f4:	ca 59       	subi	r28, 0x9A	; 154
   103f6:	d1 09       	sbc	r29, r1
   103f8:	cd bf       	out	0x3d, r28	; 61
   103fa:	de bf       	out	0x3e, r29	; 62
	uint32_t		l_twi1_baro_d1, l_twi1_baro_d2;
	int32_t			l_p_h;

	/* Getting the global values */
	{
		irqflags_t flags = cpu_irq_save();
   103fc:	0e 94 2d 5e 	call	0xbc5a	; 0xbc5a <cpu_irq_save>
   10400:	8d 8f       	std	Y+29, r24	; 0x1d
		l_twi1_baro_d1								= g_twi1_baro_d1;
   10402:	80 91 3b 2a 	lds	r24, 0x2A3B	; 0x802a3b <g_twi1_baro_d1>
   10406:	90 91 3c 2a 	lds	r25, 0x2A3C	; 0x802a3c <g_twi1_baro_d1+0x1>
   1040a:	a0 91 3d 2a 	lds	r26, 0x2A3D	; 0x802a3d <g_twi1_baro_d1+0x2>
   1040e:	b0 91 3e 2a 	lds	r27, 0x2A3E	; 0x802a3e <g_twi1_baro_d1+0x3>
   10412:	8e 8f       	std	Y+30, r24	; 0x1e
   10414:	9f 8f       	std	Y+31, r25	; 0x1f
   10416:	a8 a3       	std	Y+32, r26	; 0x20
   10418:	b9 a3       	std	Y+33, r27	; 0x21
		l_twi1_baro_d2								= g_twi1_baro_d2;
   1041a:	80 91 3f 2a 	lds	r24, 0x2A3F	; 0x802a3f <g_twi1_baro_d2>
   1041e:	90 91 40 2a 	lds	r25, 0x2A40	; 0x802a40 <g_twi1_baro_d2+0x1>
   10422:	a0 91 41 2a 	lds	r26, 0x2A41	; 0x802a41 <g_twi1_baro_d2+0x2>
   10426:	b0 91 42 2a 	lds	r27, 0x2A42	; 0x802a42 <g_twi1_baro_d2+0x3>
   1042a:	8a a3       	std	Y+34, r24	; 0x22
   1042c:	9b a3       	std	Y+35, r25	; 0x23
   1042e:	ac a3       	std	Y+36, r26	; 0x24
   10430:	bd a3       	std	Y+37, r27	; 0x25
		cpu_irq_restore(flags);
   10432:	8d 8d       	ldd	r24, Y+29	; 0x1d
   10434:	0e 94 3d 5e 	call	0xbc7a	; 0xbc7a <cpu_irq_restore>
	}

	/* Calculate and present Baro and Temp values when a different measurement has arrived */
	if ((l_twi1_baro_d1 != s_twi1_baro_d1) || (l_twi1_baro_d2 != s_twi1_baro_d2)) {
   10438:	20 91 1f 24 	lds	r18, 0x241F	; 0x80241f <s_twi1_baro_d1.8351>
   1043c:	30 91 20 24 	lds	r19, 0x2420	; 0x802420 <s_twi1_baro_d1.8351+0x1>
   10440:	40 91 21 24 	lds	r20, 0x2421	; 0x802421 <s_twi1_baro_d1.8351+0x2>
   10444:	50 91 22 24 	lds	r21, 0x2422	; 0x802422 <s_twi1_baro_d1.8351+0x3>
   10448:	8e 8d       	ldd	r24, Y+30	; 0x1e
   1044a:	9f 8d       	ldd	r25, Y+31	; 0x1f
   1044c:	a8 a1       	ldd	r26, Y+32	; 0x20
   1044e:	b9 a1       	ldd	r27, Y+33	; 0x21
   10450:	82 17       	cp	r24, r18
   10452:	93 07       	cpc	r25, r19
   10454:	a4 07       	cpc	r26, r20
   10456:	b5 07       	cpc	r27, r21
   10458:	91 f4       	brne	.+36     	; 0x1047e <task_twi1_baro+0xb2>
   1045a:	20 91 23 24 	lds	r18, 0x2423	; 0x802423 <s_twi1_baro_d2.8352>
   1045e:	30 91 24 24 	lds	r19, 0x2424	; 0x802424 <s_twi1_baro_d2.8352+0x1>
   10462:	40 91 25 24 	lds	r20, 0x2425	; 0x802425 <s_twi1_baro_d2.8352+0x2>
   10466:	50 91 26 24 	lds	r21, 0x2426	; 0x802426 <s_twi1_baro_d2.8352+0x3>
   1046a:	8a a1       	ldd	r24, Y+34	; 0x22
   1046c:	9b a1       	ldd	r25, Y+35	; 0x23
   1046e:	ac a1       	ldd	r26, Y+36	; 0x24
   10470:	bd a1       	ldd	r27, Y+37	; 0x25
   10472:	82 17       	cp	r24, r18
   10474:	93 07       	cpc	r25, r19
   10476:	a4 07       	cpc	r26, r20
   10478:	b5 07       	cpc	r27, r21
   1047a:	09 f4       	brne	.+2      	; 0x1047e <task_twi1_baro+0xb2>
   1047c:	12 c6       	rjmp	.+3108   	; 0x110a2 <task_twi1_baro+0xcd6>
		int32_t dT = (int32_t)l_twi1_baro_d2 - ((int32_t)g_twi1_baro_c[5] << 8);
   1047e:	2a a1       	ldd	r18, Y+34	; 0x22
   10480:	3b a1       	ldd	r19, Y+35	; 0x23
   10482:	4c a1       	ldd	r20, Y+36	; 0x24
   10484:	5d a1       	ldd	r21, Y+37	; 0x25
   10486:	80 91 35 2a 	lds	r24, 0x2A35	; 0x802a35 <g_twi1_baro_c+0xa>
   1048a:	90 91 36 2a 	lds	r25, 0x2A36	; 0x802a36 <g_twi1_baro_c+0xb>
   1048e:	cc 01       	movw	r24, r24
   10490:	a0 e0       	ldi	r26, 0x00	; 0
   10492:	b0 e0       	ldi	r27, 0x00	; 0
   10494:	ba 2f       	mov	r27, r26
   10496:	a9 2f       	mov	r26, r25
   10498:	98 2f       	mov	r25, r24
   1049a:	88 27       	eor	r24, r24
   1049c:	79 01       	movw	r14, r18
   1049e:	8a 01       	movw	r16, r20
   104a0:	e8 1a       	sub	r14, r24
   104a2:	f9 0a       	sbc	r15, r25
   104a4:	0a 0b       	sbc	r16, r26
   104a6:	1b 0b       	sbc	r17, r27
   104a8:	d8 01       	movw	r26, r16
   104aa:	c7 01       	movw	r24, r14
   104ac:	8e a3       	std	Y+38, r24	; 0x26
   104ae:	9f a3       	std	Y+39, r25	; 0x27
   104b0:	a8 a7       	std	Y+40, r26	; 0x28
   104b2:	b9 a7       	std	Y+41, r27	; 0x29
		int32_t temp_p20 = (int32_t)(((int64_t)dT * g_twi1_baro_c[6]) >> 23);
   104b4:	8e a1       	ldd	r24, Y+38	; 0x26
   104b6:	9f a1       	ldd	r25, Y+39	; 0x27
   104b8:	a8 a5       	ldd	r26, Y+40	; 0x28
   104ba:	b9 a5       	ldd	r27, Y+41	; 0x29
   104bc:	1c 01       	movw	r2, r24
   104be:	2d 01       	movw	r4, r26
   104c0:	bb 0f       	add	r27, r27
   104c2:	88 0b       	sbc	r24, r24
   104c4:	98 2f       	mov	r25, r24
   104c6:	dc 01       	movw	r26, r24
   104c8:	68 2e       	mov	r6, r24
   104ca:	78 2e       	mov	r7, r24
   104cc:	88 2e       	mov	r8, r24
   104ce:	98 2e       	mov	r9, r24
   104d0:	80 91 37 2a 	lds	r24, 0x2A37	; 0x802a37 <g_twi1_baro_c+0xc>
   104d4:	90 91 38 2a 	lds	r25, 0x2A38	; 0x802a38 <g_twi1_baro_c+0xd>
   104d8:	9c 01       	movw	r18, r24
   104da:	40 e0       	ldi	r20, 0x00	; 0
   104dc:	50 e0       	ldi	r21, 0x00	; 0
   104de:	60 e0       	ldi	r22, 0x00	; 0
   104e0:	70 e0       	ldi	r23, 0x00	; 0
   104e2:	cb 01       	movw	r24, r22
   104e4:	a2 2e       	mov	r10, r18
   104e6:	b3 2e       	mov	r11, r19
   104e8:	c4 2e       	mov	r12, r20
   104ea:	d5 2e       	mov	r13, r21
   104ec:	e6 2e       	mov	r14, r22
   104ee:	f7 2e       	mov	r15, r23
   104f0:	08 2f       	mov	r16, r24
   104f2:	19 2f       	mov	r17, r25
   104f4:	22 2d       	mov	r18, r2
   104f6:	33 2d       	mov	r19, r3
   104f8:	44 2d       	mov	r20, r4
   104fa:	55 2d       	mov	r21, r5
   104fc:	66 2d       	mov	r22, r6
   104fe:	77 2d       	mov	r23, r7
   10500:	88 2d       	mov	r24, r8
   10502:	99 2d       	mov	r25, r9
   10504:	0f 94 10 2f 	call	0x25e20	; 0x25e20 <__muldi3>
   10508:	22 2e       	mov	r2, r18
   1050a:	33 2e       	mov	r3, r19
   1050c:	44 2e       	mov	r4, r20
   1050e:	55 2e       	mov	r5, r21
   10510:	66 2e       	mov	r6, r22
   10512:	77 2e       	mov	r7, r23
   10514:	88 2e       	mov	r8, r24
   10516:	99 2e       	mov	r9, r25
   10518:	a2 2c       	mov	r10, r2
   1051a:	b3 2c       	mov	r11, r3
   1051c:	c4 2c       	mov	r12, r4
   1051e:	d5 2c       	mov	r13, r5
   10520:	e6 2c       	mov	r14, r6
   10522:	f7 2c       	mov	r15, r7
   10524:	08 2d       	mov	r16, r8
   10526:	19 2d       	mov	r17, r9
   10528:	2a 2d       	mov	r18, r10
   1052a:	3b 2d       	mov	r19, r11
   1052c:	4c 2d       	mov	r20, r12
   1052e:	5d 2d       	mov	r21, r13
   10530:	6e 2d       	mov	r22, r14
   10532:	7f 2d       	mov	r23, r15
   10534:	80 2f       	mov	r24, r16
   10536:	91 2f       	mov	r25, r17
   10538:	07 e1       	ldi	r16, 0x17	; 23
   1053a:	0f 94 44 30 	call	0x26088	; 0x26088 <__ashrdi3>
   1053e:	a2 2e       	mov	r10, r18
   10540:	b3 2e       	mov	r11, r19
   10542:	c4 2e       	mov	r12, r20
   10544:	d5 2e       	mov	r13, r21
   10546:	e6 2e       	mov	r14, r22
   10548:	f7 2e       	mov	r15, r23
   1054a:	08 2f       	mov	r16, r24
   1054c:	19 2f       	mov	r17, r25
   1054e:	aa a6       	std	Y+42, r10	; 0x2a
   10550:	bb a6       	std	Y+43, r11	; 0x2b
   10552:	cc a6       	std	Y+44, r12	; 0x2c
   10554:	dd a6       	std	Y+45, r13	; 0x2d
		int32_t temp = temp_p20 + 2000L;
   10556:	8a a5       	ldd	r24, Y+42	; 0x2a
   10558:	9b a5       	ldd	r25, Y+43	; 0x2b
   1055a:	ac a5       	ldd	r26, Y+44	; 0x2c
   1055c:	bd a5       	ldd	r27, Y+45	; 0x2d
   1055e:	80 53       	subi	r24, 0x30	; 48
   10560:	98 4f       	sbci	r25, 0xF8	; 248
   10562:	af 4f       	sbci	r26, 0xFF	; 255
   10564:	bf 4f       	sbci	r27, 0xFF	; 255
   10566:	89 83       	std	Y+1, r24	; 0x01
   10568:	9a 83       	std	Y+2, r25	; 0x02
   1056a:	ab 83       	std	Y+3, r26	; 0x03
   1056c:	bc 83       	std	Y+4, r27	; 0x04
		int64_t off  = ((int64_t)g_twi1_baro_c[2] << 17) + (((int64_t)g_twi1_baro_c[4] * dT) >> 6);
   1056e:	80 91 2f 2a 	lds	r24, 0x2A2F	; 0x802a2f <g_twi1_baro_c+0x4>
   10572:	90 91 30 2a 	lds	r25, 0x2A30	; 0x802a30 <g_twi1_baro_c+0x5>
   10576:	5c 01       	movw	r10, r24
   10578:	c1 2c       	mov	r12, r1
   1057a:	d1 2c       	mov	r13, r1
   1057c:	e1 2c       	mov	r14, r1
   1057e:	f1 2c       	mov	r15, r1
   10580:	87 01       	movw	r16, r14
   10582:	2a 2d       	mov	r18, r10
   10584:	3b 2d       	mov	r19, r11
   10586:	4c 2d       	mov	r20, r12
   10588:	5d 2d       	mov	r21, r13
   1058a:	6e 2d       	mov	r22, r14
   1058c:	7f 2d       	mov	r23, r15
   1058e:	80 2f       	mov	r24, r16
   10590:	91 2f       	mov	r25, r17
   10592:	01 e1       	ldi	r16, 0x11	; 17
   10594:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
   10598:	6c 96       	adiw	r28, 0x1c	; 28
   1059a:	2f af       	std	Y+63, r18	; 0x3f
   1059c:	6c 97       	sbiw	r28, 0x1c	; 28
   1059e:	6d 96       	adiw	r28, 0x1d	; 29
   105a0:	3f af       	std	Y+63, r19	; 0x3f
   105a2:	6d 97       	sbiw	r28, 0x1d	; 29
   105a4:	6e 96       	adiw	r28, 0x1e	; 30
   105a6:	4f af       	std	Y+63, r20	; 0x3f
   105a8:	6e 97       	sbiw	r28, 0x1e	; 30
   105aa:	6f 96       	adiw	r28, 0x1f	; 31
   105ac:	5f af       	std	Y+63, r21	; 0x3f
   105ae:	6f 97       	sbiw	r28, 0x1f	; 31
   105b0:	a0 96       	adiw	r28, 0x20	; 32
   105b2:	6f af       	std	Y+63, r22	; 0x3f
   105b4:	a0 97       	sbiw	r28, 0x20	; 32
   105b6:	a1 96       	adiw	r28, 0x21	; 33
   105b8:	7f af       	std	Y+63, r23	; 0x3f
   105ba:	a1 97       	sbiw	r28, 0x21	; 33
   105bc:	a2 96       	adiw	r28, 0x22	; 34
   105be:	8f af       	std	Y+63, r24	; 0x3f
   105c0:	a2 97       	sbiw	r28, 0x22	; 34
   105c2:	a3 96       	adiw	r28, 0x23	; 35
   105c4:	9f af       	std	Y+63, r25	; 0x3f
   105c6:	a3 97       	sbiw	r28, 0x23	; 35
   105c8:	80 91 33 2a 	lds	r24, 0x2A33	; 0x802a33 <g_twi1_baro_c+0x8>
   105cc:	90 91 34 2a 	lds	r25, 0x2A34	; 0x802a34 <g_twi1_baro_c+0x9>
   105d0:	1c 01       	movw	r2, r24
   105d2:	41 2c       	mov	r4, r1
   105d4:	51 2c       	mov	r5, r1
   105d6:	61 2c       	mov	r6, r1
   105d8:	71 2c       	mov	r7, r1
   105da:	43 01       	movw	r8, r6
   105dc:	8e a1       	ldd	r24, Y+38	; 0x26
   105de:	9f a1       	ldd	r25, Y+39	; 0x27
   105e0:	a8 a5       	ldd	r26, Y+40	; 0x28
   105e2:	b9 a5       	ldd	r27, Y+41	; 0x29
   105e4:	a7 96       	adiw	r28, 0x27	; 39
   105e6:	8c af       	std	Y+60, r24	; 0x3c
   105e8:	9d af       	std	Y+61, r25	; 0x3d
   105ea:	ae af       	std	Y+62, r26	; 0x3e
   105ec:	bf af       	std	Y+63, r27	; 0x3f
   105ee:	a7 97       	sbiw	r28, 0x27	; 39
   105f0:	bb 0f       	add	r27, r27
   105f2:	88 0b       	sbc	r24, r24
   105f4:	98 2f       	mov	r25, r24
   105f6:	dc 01       	movw	r26, r24
   105f8:	a8 96       	adiw	r28, 0x28	; 40
   105fa:	8f af       	std	Y+63, r24	; 0x3f
   105fc:	a8 97       	sbiw	r28, 0x28	; 40
   105fe:	a9 96       	adiw	r28, 0x29	; 41
   10600:	8f af       	std	Y+63, r24	; 0x3f
   10602:	a9 97       	sbiw	r28, 0x29	; 41
   10604:	aa 96       	adiw	r28, 0x2a	; 42
   10606:	8f af       	std	Y+63, r24	; 0x3f
   10608:	aa 97       	sbiw	r28, 0x2a	; 42
   1060a:	ab 96       	adiw	r28, 0x2b	; 43
   1060c:	8f af       	std	Y+63, r24	; 0x3f
   1060e:	ab 97       	sbiw	r28, 0x2b	; 43
   10610:	a4 96       	adiw	r28, 0x24	; 36
   10612:	af ac       	ldd	r10, Y+63	; 0x3f
   10614:	a4 97       	sbiw	r28, 0x24	; 36
   10616:	a5 96       	adiw	r28, 0x25	; 37
   10618:	bf ac       	ldd	r11, Y+63	; 0x3f
   1061a:	a5 97       	sbiw	r28, 0x25	; 37
   1061c:	a6 96       	adiw	r28, 0x26	; 38
   1061e:	cf ac       	ldd	r12, Y+63	; 0x3f
   10620:	a6 97       	sbiw	r28, 0x26	; 38
   10622:	a7 96       	adiw	r28, 0x27	; 39
   10624:	df ac       	ldd	r13, Y+63	; 0x3f
   10626:	a7 97       	sbiw	r28, 0x27	; 39
   10628:	a8 96       	adiw	r28, 0x28	; 40
   1062a:	ef ac       	ldd	r14, Y+63	; 0x3f
   1062c:	a8 97       	sbiw	r28, 0x28	; 40
   1062e:	a9 96       	adiw	r28, 0x29	; 41
   10630:	ff ac       	ldd	r15, Y+63	; 0x3f
   10632:	a9 97       	sbiw	r28, 0x29	; 41
   10634:	aa 96       	adiw	r28, 0x2a	; 42
   10636:	0f ad       	ldd	r16, Y+63	; 0x3f
   10638:	aa 97       	sbiw	r28, 0x2a	; 42
   1063a:	ab 96       	adiw	r28, 0x2b	; 43
   1063c:	1f ad       	ldd	r17, Y+63	; 0x3f
   1063e:	ab 97       	sbiw	r28, 0x2b	; 43
   10640:	22 2d       	mov	r18, r2
   10642:	33 2d       	mov	r19, r3
   10644:	44 2d       	mov	r20, r4
   10646:	55 2d       	mov	r21, r5
   10648:	66 2d       	mov	r22, r6
   1064a:	77 2d       	mov	r23, r7
   1064c:	88 2d       	mov	r24, r8
   1064e:	99 2d       	mov	r25, r9
   10650:	0f 94 10 2f 	call	0x25e20	; 0x25e20 <__muldi3>
   10654:	22 2e       	mov	r2, r18
   10656:	33 2e       	mov	r3, r19
   10658:	44 2e       	mov	r4, r20
   1065a:	55 2e       	mov	r5, r21
   1065c:	66 2e       	mov	r6, r22
   1065e:	77 2e       	mov	r7, r23
   10660:	88 2e       	mov	r8, r24
   10662:	99 2e       	mov	r9, r25
   10664:	a2 2c       	mov	r10, r2
   10666:	b3 2c       	mov	r11, r3
   10668:	c4 2c       	mov	r12, r4
   1066a:	d5 2c       	mov	r13, r5
   1066c:	e6 2c       	mov	r14, r6
   1066e:	f7 2c       	mov	r15, r7
   10670:	08 2d       	mov	r16, r8
   10672:	19 2d       	mov	r17, r9
   10674:	2a 2d       	mov	r18, r10
   10676:	3b 2d       	mov	r19, r11
   10678:	4c 2d       	mov	r20, r12
   1067a:	5d 2d       	mov	r21, r13
   1067c:	6e 2d       	mov	r22, r14
   1067e:	7f 2d       	mov	r23, r15
   10680:	80 2f       	mov	r24, r16
   10682:	91 2f       	mov	r25, r17
   10684:	06 e0       	ldi	r16, 0x06	; 6
   10686:	0f 94 44 30 	call	0x26088	; 0x26088 <__ashrdi3>
   1068a:	22 2e       	mov	r2, r18
   1068c:	33 2e       	mov	r3, r19
   1068e:	44 2e       	mov	r4, r20
   10690:	55 2e       	mov	r5, r21
   10692:	66 2e       	mov	r6, r22
   10694:	77 2e       	mov	r7, r23
   10696:	88 2e       	mov	r8, r24
   10698:	99 2e       	mov	r9, r25
   1069a:	6c 96       	adiw	r28, 0x1c	; 28
   1069c:	2f ad       	ldd	r18, Y+63	; 0x3f
   1069e:	6c 97       	sbiw	r28, 0x1c	; 28
   106a0:	6d 96       	adiw	r28, 0x1d	; 29
   106a2:	3f ad       	ldd	r19, Y+63	; 0x3f
   106a4:	6d 97       	sbiw	r28, 0x1d	; 29
   106a6:	6e 96       	adiw	r28, 0x1e	; 30
   106a8:	4f ad       	ldd	r20, Y+63	; 0x3f
   106aa:	6e 97       	sbiw	r28, 0x1e	; 30
   106ac:	6f 96       	adiw	r28, 0x1f	; 31
   106ae:	5f ad       	ldd	r21, Y+63	; 0x3f
   106b0:	6f 97       	sbiw	r28, 0x1f	; 31
   106b2:	a0 96       	adiw	r28, 0x20	; 32
   106b4:	6f ad       	ldd	r22, Y+63	; 0x3f
   106b6:	a0 97       	sbiw	r28, 0x20	; 32
   106b8:	a1 96       	adiw	r28, 0x21	; 33
   106ba:	7f ad       	ldd	r23, Y+63	; 0x3f
   106bc:	a1 97       	sbiw	r28, 0x21	; 33
   106be:	a2 96       	adiw	r28, 0x22	; 34
   106c0:	8f ad       	ldd	r24, Y+63	; 0x3f
   106c2:	a2 97       	sbiw	r28, 0x22	; 34
   106c4:	a3 96       	adiw	r28, 0x23	; 35
   106c6:	9f ad       	ldd	r25, Y+63	; 0x3f
   106c8:	a3 97       	sbiw	r28, 0x23	; 35
   106ca:	a2 2c       	mov	r10, r2
   106cc:	b3 2c       	mov	r11, r3
   106ce:	c4 2c       	mov	r12, r4
   106d0:	d5 2c       	mov	r13, r5
   106d2:	e6 2c       	mov	r14, r6
   106d4:	f7 2c       	mov	r15, r7
   106d6:	08 2d       	mov	r16, r8
   106d8:	19 2d       	mov	r17, r9
   106da:	0f 94 62 30 	call	0x260c4	; 0x260c4 <__adddi3>
   106de:	2d 83       	std	Y+5, r18	; 0x05
   106e0:	3e 83       	std	Y+6, r19	; 0x06
   106e2:	4f 83       	std	Y+7, r20	; 0x07
   106e4:	58 87       	std	Y+8, r21	; 0x08
   106e6:	69 87       	std	Y+9, r22	; 0x09
   106e8:	7a 87       	std	Y+10, r23	; 0x0a
   106ea:	8b 87       	std	Y+11, r24	; 0x0b
   106ec:	9c 87       	std	Y+12, r25	; 0x0c
		int64_t sens = ((int64_t)g_twi1_baro_c[1] << 16) + (((int64_t)g_twi1_baro_c[3] * dT) >> 7);
   106ee:	80 91 2d 2a 	lds	r24, 0x2A2D	; 0x802a2d <g_twi1_baro_c+0x2>
   106f2:	90 91 2e 2a 	lds	r25, 0x2A2E	; 0x802a2e <g_twi1_baro_c+0x3>
   106f6:	5c 01       	movw	r10, r24
   106f8:	c1 2c       	mov	r12, r1
   106fa:	d1 2c       	mov	r13, r1
   106fc:	e1 2c       	mov	r14, r1
   106fe:	f1 2c       	mov	r15, r1
   10700:	87 01       	movw	r16, r14
   10702:	2a 2d       	mov	r18, r10
   10704:	3b 2d       	mov	r19, r11
   10706:	4c 2d       	mov	r20, r12
   10708:	5d 2d       	mov	r21, r13
   1070a:	6e 2d       	mov	r22, r14
   1070c:	7f 2d       	mov	r23, r15
   1070e:	80 2f       	mov	r24, r16
   10710:	91 2f       	mov	r25, r17
   10712:	00 e1       	ldi	r16, 0x10	; 16
   10714:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
   10718:	ac 96       	adiw	r28, 0x2c	; 44
   1071a:	2f af       	std	Y+63, r18	; 0x3f
   1071c:	ac 97       	sbiw	r28, 0x2c	; 44
   1071e:	ad 96       	adiw	r28, 0x2d	; 45
   10720:	3f af       	std	Y+63, r19	; 0x3f
   10722:	ad 97       	sbiw	r28, 0x2d	; 45
   10724:	ae 96       	adiw	r28, 0x2e	; 46
   10726:	4f af       	std	Y+63, r20	; 0x3f
   10728:	ae 97       	sbiw	r28, 0x2e	; 46
   1072a:	af 96       	adiw	r28, 0x2f	; 47
   1072c:	5f af       	std	Y+63, r21	; 0x3f
   1072e:	af 97       	sbiw	r28, 0x2f	; 47
   10730:	e0 96       	adiw	r28, 0x30	; 48
   10732:	6f af       	std	Y+63, r22	; 0x3f
   10734:	e0 97       	sbiw	r28, 0x30	; 48
   10736:	e1 96       	adiw	r28, 0x31	; 49
   10738:	7f af       	std	Y+63, r23	; 0x3f
   1073a:	e1 97       	sbiw	r28, 0x31	; 49
   1073c:	e2 96       	adiw	r28, 0x32	; 50
   1073e:	8f af       	std	Y+63, r24	; 0x3f
   10740:	e2 97       	sbiw	r28, 0x32	; 50
   10742:	e3 96       	adiw	r28, 0x33	; 51
   10744:	9f af       	std	Y+63, r25	; 0x3f
   10746:	e3 97       	sbiw	r28, 0x33	; 51
   10748:	80 91 31 2a 	lds	r24, 0x2A31	; 0x802a31 <g_twi1_baro_c+0x6>
   1074c:	90 91 32 2a 	lds	r25, 0x2A32	; 0x802a32 <g_twi1_baro_c+0x7>
   10750:	1c 01       	movw	r2, r24
   10752:	41 2c       	mov	r4, r1
   10754:	51 2c       	mov	r5, r1
   10756:	61 2c       	mov	r6, r1
   10758:	71 2c       	mov	r7, r1
   1075a:	43 01       	movw	r8, r6
   1075c:	8e a1       	ldd	r24, Y+38	; 0x26
   1075e:	9f a1       	ldd	r25, Y+39	; 0x27
   10760:	a8 a5       	ldd	r26, Y+40	; 0x28
   10762:	b9 a5       	ldd	r27, Y+41	; 0x29
   10764:	e7 96       	adiw	r28, 0x37	; 55
   10766:	8c af       	std	Y+60, r24	; 0x3c
   10768:	9d af       	std	Y+61, r25	; 0x3d
   1076a:	ae af       	std	Y+62, r26	; 0x3e
   1076c:	bf af       	std	Y+63, r27	; 0x3f
   1076e:	e7 97       	sbiw	r28, 0x37	; 55
   10770:	bb 0f       	add	r27, r27
   10772:	88 0b       	sbc	r24, r24
   10774:	98 2f       	mov	r25, r24
   10776:	dc 01       	movw	r26, r24
   10778:	e8 96       	adiw	r28, 0x38	; 56
   1077a:	8f af       	std	Y+63, r24	; 0x3f
   1077c:	e8 97       	sbiw	r28, 0x38	; 56
   1077e:	e9 96       	adiw	r28, 0x39	; 57
   10780:	8f af       	std	Y+63, r24	; 0x3f
   10782:	e9 97       	sbiw	r28, 0x39	; 57
   10784:	ea 96       	adiw	r28, 0x3a	; 58
   10786:	8f af       	std	Y+63, r24	; 0x3f
   10788:	ea 97       	sbiw	r28, 0x3a	; 58
   1078a:	eb 96       	adiw	r28, 0x3b	; 59
   1078c:	8f af       	std	Y+63, r24	; 0x3f
   1078e:	eb 97       	sbiw	r28, 0x3b	; 59
   10790:	e4 96       	adiw	r28, 0x34	; 52
   10792:	af ac       	ldd	r10, Y+63	; 0x3f
   10794:	e4 97       	sbiw	r28, 0x34	; 52
   10796:	e5 96       	adiw	r28, 0x35	; 53
   10798:	bf ac       	ldd	r11, Y+63	; 0x3f
   1079a:	e5 97       	sbiw	r28, 0x35	; 53
   1079c:	e6 96       	adiw	r28, 0x36	; 54
   1079e:	cf ac       	ldd	r12, Y+63	; 0x3f
   107a0:	e6 97       	sbiw	r28, 0x36	; 54
   107a2:	e7 96       	adiw	r28, 0x37	; 55
   107a4:	df ac       	ldd	r13, Y+63	; 0x3f
   107a6:	e7 97       	sbiw	r28, 0x37	; 55
   107a8:	e8 96       	adiw	r28, 0x38	; 56
   107aa:	ef ac       	ldd	r14, Y+63	; 0x3f
   107ac:	e8 97       	sbiw	r28, 0x38	; 56
   107ae:	e9 96       	adiw	r28, 0x39	; 57
   107b0:	ff ac       	ldd	r15, Y+63	; 0x3f
   107b2:	e9 97       	sbiw	r28, 0x39	; 57
   107b4:	ea 96       	adiw	r28, 0x3a	; 58
   107b6:	0f ad       	ldd	r16, Y+63	; 0x3f
   107b8:	ea 97       	sbiw	r28, 0x3a	; 58
   107ba:	eb 96       	adiw	r28, 0x3b	; 59
   107bc:	1f ad       	ldd	r17, Y+63	; 0x3f
   107be:	eb 97       	sbiw	r28, 0x3b	; 59
   107c0:	22 2d       	mov	r18, r2
   107c2:	33 2d       	mov	r19, r3
   107c4:	44 2d       	mov	r20, r4
   107c6:	55 2d       	mov	r21, r5
   107c8:	66 2d       	mov	r22, r6
   107ca:	77 2d       	mov	r23, r7
   107cc:	88 2d       	mov	r24, r8
   107ce:	99 2d       	mov	r25, r9
   107d0:	0f 94 10 2f 	call	0x25e20	; 0x25e20 <__muldi3>
   107d4:	22 2e       	mov	r2, r18
   107d6:	33 2e       	mov	r3, r19
   107d8:	44 2e       	mov	r4, r20
   107da:	55 2e       	mov	r5, r21
   107dc:	66 2e       	mov	r6, r22
   107de:	77 2e       	mov	r7, r23
   107e0:	88 2e       	mov	r8, r24
   107e2:	99 2e       	mov	r9, r25
   107e4:	a2 2c       	mov	r10, r2
   107e6:	b3 2c       	mov	r11, r3
   107e8:	c4 2c       	mov	r12, r4
   107ea:	d5 2c       	mov	r13, r5
   107ec:	e6 2c       	mov	r14, r6
   107ee:	f7 2c       	mov	r15, r7
   107f0:	08 2d       	mov	r16, r8
   107f2:	19 2d       	mov	r17, r9
   107f4:	2a 2d       	mov	r18, r10
   107f6:	3b 2d       	mov	r19, r11
   107f8:	4c 2d       	mov	r20, r12
   107fa:	5d 2d       	mov	r21, r13
   107fc:	6e 2d       	mov	r22, r14
   107fe:	7f 2d       	mov	r23, r15
   10800:	80 2f       	mov	r24, r16
   10802:	91 2f       	mov	r25, r17
   10804:	07 e0       	ldi	r16, 0x07	; 7
   10806:	0f 94 44 30 	call	0x26088	; 0x26088 <__ashrdi3>
   1080a:	22 2e       	mov	r2, r18
   1080c:	33 2e       	mov	r3, r19
   1080e:	44 2e       	mov	r4, r20
   10810:	55 2e       	mov	r5, r21
   10812:	66 2e       	mov	r6, r22
   10814:	77 2e       	mov	r7, r23
   10816:	88 2e       	mov	r8, r24
   10818:	99 2e       	mov	r9, r25
   1081a:	ac 96       	adiw	r28, 0x2c	; 44
   1081c:	2f ad       	ldd	r18, Y+63	; 0x3f
   1081e:	ac 97       	sbiw	r28, 0x2c	; 44
   10820:	ad 96       	adiw	r28, 0x2d	; 45
   10822:	3f ad       	ldd	r19, Y+63	; 0x3f
   10824:	ad 97       	sbiw	r28, 0x2d	; 45
   10826:	ae 96       	adiw	r28, 0x2e	; 46
   10828:	4f ad       	ldd	r20, Y+63	; 0x3f
   1082a:	ae 97       	sbiw	r28, 0x2e	; 46
   1082c:	af 96       	adiw	r28, 0x2f	; 47
   1082e:	5f ad       	ldd	r21, Y+63	; 0x3f
   10830:	af 97       	sbiw	r28, 0x2f	; 47
   10832:	e0 96       	adiw	r28, 0x30	; 48
   10834:	6f ad       	ldd	r22, Y+63	; 0x3f
   10836:	e0 97       	sbiw	r28, 0x30	; 48
   10838:	e1 96       	adiw	r28, 0x31	; 49
   1083a:	7f ad       	ldd	r23, Y+63	; 0x3f
   1083c:	e1 97       	sbiw	r28, 0x31	; 49
   1083e:	e2 96       	adiw	r28, 0x32	; 50
   10840:	8f ad       	ldd	r24, Y+63	; 0x3f
   10842:	e2 97       	sbiw	r28, 0x32	; 50
   10844:	e3 96       	adiw	r28, 0x33	; 51
   10846:	9f ad       	ldd	r25, Y+63	; 0x3f
   10848:	e3 97       	sbiw	r28, 0x33	; 51
   1084a:	a2 2c       	mov	r10, r2
   1084c:	b3 2c       	mov	r11, r3
   1084e:	c4 2c       	mov	r12, r4
   10850:	d5 2c       	mov	r13, r5
   10852:	e6 2c       	mov	r14, r6
   10854:	f7 2c       	mov	r15, r7
   10856:	08 2d       	mov	r16, r8
   10858:	19 2d       	mov	r17, r9
   1085a:	0f 94 62 30 	call	0x260c4	; 0x260c4 <__adddi3>
   1085e:	2d 87       	std	Y+13, r18	; 0x0d
   10860:	3e 87       	std	Y+14, r19	; 0x0e
   10862:	4f 87       	std	Y+15, r20	; 0x0f
   10864:	58 8b       	std	Y+16, r21	; 0x10
   10866:	69 8b       	std	Y+17, r22	; 0x11
   10868:	7a 8b       	std	Y+18, r23	; 0x12
   1086a:	8b 8b       	std	Y+19, r24	; 0x13
   1086c:	9c 8b       	std	Y+20, r25	; 0x14

		/* Low temp and very low temp corrections */
		if (temp < 2000L) {
   1086e:	89 81       	ldd	r24, Y+1	; 0x01
   10870:	9a 81       	ldd	r25, Y+2	; 0x02
   10872:	ab 81       	ldd	r26, Y+3	; 0x03
   10874:	bc 81       	ldd	r27, Y+4	; 0x04
   10876:	80 3d       	cpi	r24, 0xD0	; 208
   10878:	97 40       	sbci	r25, 0x07	; 7
   1087a:	a1 05       	cpc	r26, r1
   1087c:	b1 05       	cpc	r27, r1
   1087e:	0c f0       	brlt	.+2      	; 0x10882 <task_twi1_baro+0x4b6>
   10880:	3a c2       	rjmp	.+1140   	; 0x10cf6 <task_twi1_baro+0x92a>
			int32_t t2 = (int32_t)(((int64_t)dT * (int64_t)dT) >> 31);
   10882:	8e a1       	ldd	r24, Y+38	; 0x26
   10884:	9f a1       	ldd	r25, Y+39	; 0x27
   10886:	a8 a5       	ldd	r26, Y+40	; 0x28
   10888:	b9 a5       	ldd	r27, Y+41	; 0x29
   1088a:	ef 96       	adiw	r28, 0x3f	; 63
   1088c:	8c af       	std	Y+60, r24	; 0x3c
   1088e:	9d af       	std	Y+61, r25	; 0x3d
   10890:	ae af       	std	Y+62, r26	; 0x3e
   10892:	bf af       	std	Y+63, r27	; 0x3f
   10894:	ef 97       	sbiw	r28, 0x3f	; 63
   10896:	bb 0f       	add	r27, r27
   10898:	88 0b       	sbc	r24, r24
   1089a:	98 2f       	mov	r25, r24
   1089c:	dc 01       	movw	r26, r24
   1089e:	c1 58       	subi	r28, 0x81	; 129
   108a0:	df 4f       	sbci	r29, 0xFF	; 255
   108a2:	88 83       	st	Y, r24
   108a4:	cf 57       	subi	r28, 0x7F	; 127
   108a6:	d0 40       	sbci	r29, 0x00	; 0
   108a8:	c0 58       	subi	r28, 0x80	; 128
   108aa:	df 4f       	sbci	r29, 0xFF	; 255
   108ac:	88 83       	st	Y, r24
   108ae:	c0 58       	subi	r28, 0x80	; 128
   108b0:	d0 40       	sbci	r29, 0x00	; 0
   108b2:	cf 57       	subi	r28, 0x7F	; 127
   108b4:	df 4f       	sbci	r29, 0xFF	; 255
   108b6:	88 83       	st	Y, r24
   108b8:	c1 58       	subi	r28, 0x81	; 129
   108ba:	d0 40       	sbci	r29, 0x00	; 0
   108bc:	ce 57       	subi	r28, 0x7E	; 126
   108be:	df 4f       	sbci	r29, 0xFF	; 255
   108c0:	88 83       	st	Y, r24
   108c2:	c2 58       	subi	r28, 0x82	; 130
   108c4:	d0 40       	sbci	r29, 0x00	; 0
   108c6:	8e a1       	ldd	r24, Y+38	; 0x26
   108c8:	9f a1       	ldd	r25, Y+39	; 0x27
   108ca:	a8 a5       	ldd	r26, Y+40	; 0x28
   108cc:	b9 a5       	ldd	r27, Y+41	; 0x29
   108ce:	cd 57       	subi	r28, 0x7D	; 125
   108d0:	df 4f       	sbci	r29, 0xFF	; 255
   108d2:	88 83       	st	Y, r24
   108d4:	99 83       	std	Y+1, r25	; 0x01
   108d6:	aa 83       	std	Y+2, r26	; 0x02
   108d8:	bb 83       	std	Y+3, r27	; 0x03
   108da:	c3 58       	subi	r28, 0x83	; 131
   108dc:	d0 40       	sbci	r29, 0x00	; 0
   108de:	bb 0f       	add	r27, r27
   108e0:	88 0b       	sbc	r24, r24
   108e2:	98 2f       	mov	r25, r24
   108e4:	dc 01       	movw	r26, r24
   108e6:	c9 57       	subi	r28, 0x79	; 121
   108e8:	df 4f       	sbci	r29, 0xFF	; 255
   108ea:	88 83       	st	Y, r24
   108ec:	c7 58       	subi	r28, 0x87	; 135
   108ee:	d0 40       	sbci	r29, 0x00	; 0
   108f0:	c8 57       	subi	r28, 0x78	; 120
   108f2:	df 4f       	sbci	r29, 0xFF	; 255
   108f4:	88 83       	st	Y, r24
   108f6:	c8 58       	subi	r28, 0x88	; 136
   108f8:	d0 40       	sbci	r29, 0x00	; 0
   108fa:	c7 57       	subi	r28, 0x77	; 119
   108fc:	df 4f       	sbci	r29, 0xFF	; 255
   108fe:	88 83       	st	Y, r24
   10900:	c9 58       	subi	r28, 0x89	; 137
   10902:	d0 40       	sbci	r29, 0x00	; 0
   10904:	c6 57       	subi	r28, 0x76	; 118
   10906:	df 4f       	sbci	r29, 0xFF	; 255
   10908:	88 83       	st	Y, r24
   1090a:	ca 58       	subi	r28, 0x8A	; 138
   1090c:	d0 40       	sbci	r29, 0x00	; 0
   1090e:	cd 57       	subi	r28, 0x7D	; 125
   10910:	df 4f       	sbci	r29, 0xFF	; 255
   10912:	a8 80       	ld	r10, Y
   10914:	c3 58       	subi	r28, 0x83	; 131
   10916:	d0 40       	sbci	r29, 0x00	; 0
   10918:	cc 57       	subi	r28, 0x7C	; 124
   1091a:	df 4f       	sbci	r29, 0xFF	; 255
   1091c:	b8 80       	ld	r11, Y
   1091e:	c4 58       	subi	r28, 0x84	; 132
   10920:	d0 40       	sbci	r29, 0x00	; 0
   10922:	cb 57       	subi	r28, 0x7B	; 123
   10924:	df 4f       	sbci	r29, 0xFF	; 255
   10926:	c8 80       	ld	r12, Y
   10928:	c5 58       	subi	r28, 0x85	; 133
   1092a:	d0 40       	sbci	r29, 0x00	; 0
   1092c:	ca 57       	subi	r28, 0x7A	; 122
   1092e:	df 4f       	sbci	r29, 0xFF	; 255
   10930:	d8 80       	ld	r13, Y
   10932:	c6 58       	subi	r28, 0x86	; 134
   10934:	d0 40       	sbci	r29, 0x00	; 0
   10936:	c9 57       	subi	r28, 0x79	; 121
   10938:	df 4f       	sbci	r29, 0xFF	; 255
   1093a:	e8 80       	ld	r14, Y
   1093c:	c7 58       	subi	r28, 0x87	; 135
   1093e:	d0 40       	sbci	r29, 0x00	; 0
   10940:	c8 57       	subi	r28, 0x78	; 120
   10942:	df 4f       	sbci	r29, 0xFF	; 255
   10944:	f8 80       	ld	r15, Y
   10946:	c8 58       	subi	r28, 0x88	; 136
   10948:	d0 40       	sbci	r29, 0x00	; 0
   1094a:	c7 57       	subi	r28, 0x77	; 119
   1094c:	df 4f       	sbci	r29, 0xFF	; 255
   1094e:	08 81       	ld	r16, Y
   10950:	c9 58       	subi	r28, 0x89	; 137
   10952:	d0 40       	sbci	r29, 0x00	; 0
   10954:	c6 57       	subi	r28, 0x76	; 118
   10956:	df 4f       	sbci	r29, 0xFF	; 255
   10958:	18 81       	ld	r17, Y
   1095a:	ca 58       	subi	r28, 0x8A	; 138
   1095c:	d0 40       	sbci	r29, 0x00	; 0
   1095e:	ec 96       	adiw	r28, 0x3c	; 60
   10960:	2f ad       	ldd	r18, Y+63	; 0x3f
   10962:	ec 97       	sbiw	r28, 0x3c	; 60
   10964:	ed 96       	adiw	r28, 0x3d	; 61
   10966:	3f ad       	ldd	r19, Y+63	; 0x3f
   10968:	ed 97       	sbiw	r28, 0x3d	; 61
   1096a:	ee 96       	adiw	r28, 0x3e	; 62
   1096c:	4f ad       	ldd	r20, Y+63	; 0x3f
   1096e:	ee 97       	sbiw	r28, 0x3e	; 62
   10970:	ef 96       	adiw	r28, 0x3f	; 63
   10972:	5f ad       	ldd	r21, Y+63	; 0x3f
   10974:	ef 97       	sbiw	r28, 0x3f	; 63
   10976:	c1 58       	subi	r28, 0x81	; 129
   10978:	df 4f       	sbci	r29, 0xFF	; 255
   1097a:	68 81       	ld	r22, Y
   1097c:	cf 57       	subi	r28, 0x7F	; 127
   1097e:	d0 40       	sbci	r29, 0x00	; 0
   10980:	c0 58       	subi	r28, 0x80	; 128
   10982:	df 4f       	sbci	r29, 0xFF	; 255
   10984:	78 81       	ld	r23, Y
   10986:	c0 58       	subi	r28, 0x80	; 128
   10988:	d0 40       	sbci	r29, 0x00	; 0
   1098a:	cf 57       	subi	r28, 0x7F	; 127
   1098c:	df 4f       	sbci	r29, 0xFF	; 255
   1098e:	88 81       	ld	r24, Y
   10990:	c1 58       	subi	r28, 0x81	; 129
   10992:	d0 40       	sbci	r29, 0x00	; 0
   10994:	ce 57       	subi	r28, 0x7E	; 126
   10996:	df 4f       	sbci	r29, 0xFF	; 255
   10998:	98 81       	ld	r25, Y
   1099a:	c2 58       	subi	r28, 0x82	; 130
   1099c:	d0 40       	sbci	r29, 0x00	; 0
   1099e:	0f 94 10 2f 	call	0x25e20	; 0x25e20 <__muldi3>
   109a2:	22 2e       	mov	r2, r18
   109a4:	33 2e       	mov	r3, r19
   109a6:	44 2e       	mov	r4, r20
   109a8:	55 2e       	mov	r5, r21
   109aa:	66 2e       	mov	r6, r22
   109ac:	77 2e       	mov	r7, r23
   109ae:	88 2e       	mov	r8, r24
   109b0:	99 2e       	mov	r9, r25
   109b2:	a2 2c       	mov	r10, r2
   109b4:	b3 2c       	mov	r11, r3
   109b6:	c4 2c       	mov	r12, r4
   109b8:	d5 2c       	mov	r13, r5
   109ba:	e6 2c       	mov	r14, r6
   109bc:	f7 2c       	mov	r15, r7
   109be:	08 2d       	mov	r16, r8
   109c0:	19 2d       	mov	r17, r9
   109c2:	2a 2d       	mov	r18, r10
   109c4:	3b 2d       	mov	r19, r11
   109c6:	4c 2d       	mov	r20, r12
   109c8:	5d 2d       	mov	r21, r13
   109ca:	6e 2d       	mov	r22, r14
   109cc:	7f 2d       	mov	r23, r15
   109ce:	80 2f       	mov	r24, r16
   109d0:	91 2f       	mov	r25, r17
   109d2:	0f e1       	ldi	r16, 0x1F	; 31
   109d4:	0f 94 44 30 	call	0x26088	; 0x26088 <__ashrdi3>
   109d8:	a2 2e       	mov	r10, r18
   109da:	b3 2e       	mov	r11, r19
   109dc:	c4 2e       	mov	r12, r20
   109de:	d5 2e       	mov	r13, r21
   109e0:	e6 2e       	mov	r14, r22
   109e2:	f7 2e       	mov	r15, r23
   109e4:	08 2f       	mov	r16, r24
   109e6:	19 2f       	mov	r17, r25
   109e8:	ae a6       	std	Y+46, r10	; 0x2e
   109ea:	bf a6       	std	Y+47, r11	; 0x2f
   109ec:	c8 aa       	std	Y+48, r12	; 0x30
   109ee:	d9 aa       	std	Y+49, r13	; 0x31
			int32_t temp_p20_2 = temp_p20 * temp_p20;
   109f0:	2a a5       	ldd	r18, Y+42	; 0x2a
   109f2:	3b a5       	ldd	r19, Y+43	; 0x2b
   109f4:	4c a5       	ldd	r20, Y+44	; 0x2c
   109f6:	5d a5       	ldd	r21, Y+45	; 0x2d
   109f8:	8a a5       	ldd	r24, Y+42	; 0x2a
   109fa:	9b a5       	ldd	r25, Y+43	; 0x2b
   109fc:	ac a5       	ldd	r26, Y+44	; 0x2c
   109fe:	bd a5       	ldd	r27, Y+45	; 0x2d
   10a00:	bc 01       	movw	r22, r24
   10a02:	cd 01       	movw	r24, r26
   10a04:	0f 94 7b 2e 	call	0x25cf6	; 0x25cf6 <__mulsi3>
   10a08:	dc 01       	movw	r26, r24
   10a0a:	cb 01       	movw	r24, r22
   10a0c:	8a ab       	std	Y+50, r24	; 0x32
   10a0e:	9b ab       	std	Y+51, r25	; 0x33
   10a10:	ac ab       	std	Y+52, r26	; 0x34
   10a12:	bd ab       	std	Y+53, r27	; 0x35
			int32_t off2 = (61 * temp_p20_2) >> 4;
   10a14:	2a a9       	ldd	r18, Y+50	; 0x32
   10a16:	3b a9       	ldd	r19, Y+51	; 0x33
   10a18:	4c a9       	ldd	r20, Y+52	; 0x34
   10a1a:	5d a9       	ldd	r21, Y+53	; 0x35
   10a1c:	8d e3       	ldi	r24, 0x3D	; 61
   10a1e:	90 e0       	ldi	r25, 0x00	; 0
   10a20:	dc 01       	movw	r26, r24
   10a22:	0f 94 06 2f 	call	0x25e0c	; 0x25e0c <__muluhisi3>
   10a26:	dc 01       	movw	r26, r24
   10a28:	cb 01       	movw	r24, r22
   10a2a:	68 94       	set
   10a2c:	13 f8       	bld	r1, 3
   10a2e:	b5 95       	asr	r27
   10a30:	a7 95       	ror	r26
   10a32:	97 95       	ror	r25
   10a34:	87 95       	ror	r24
   10a36:	16 94       	lsr	r1
   10a38:	d1 f7       	brne	.-12     	; 0x10a2e <task_twi1_baro+0x662>
   10a3a:	8d 8b       	std	Y+21, r24	; 0x15
   10a3c:	9e 8b       	std	Y+22, r25	; 0x16
   10a3e:	af 8b       	std	Y+23, r26	; 0x17
   10a40:	b8 8f       	std	Y+24, r27	; 0x18
			int32_t sens2 = temp_p20_2 << 1;
   10a42:	8a a9       	ldd	r24, Y+50	; 0x32
   10a44:	9b a9       	ldd	r25, Y+51	; 0x33
   10a46:	ac a9       	ldd	r26, Y+52	; 0x34
   10a48:	bd a9       	ldd	r27, Y+53	; 0x35
   10a4a:	88 0f       	add	r24, r24
   10a4c:	99 1f       	adc	r25, r25
   10a4e:	aa 1f       	adc	r26, r26
   10a50:	bb 1f       	adc	r27, r27
   10a52:	89 8f       	std	Y+25, r24	; 0x19
   10a54:	9a 8f       	std	Y+26, r25	; 0x1a
   10a56:	ab 8f       	std	Y+27, r26	; 0x1b
   10a58:	bc 8f       	std	Y+28, r27	; 0x1c

			if (temp < -1500L) {
   10a5a:	89 81       	ldd	r24, Y+1	; 0x01
   10a5c:	9a 81       	ldd	r25, Y+2	; 0x02
   10a5e:	ab 81       	ldd	r26, Y+3	; 0x03
   10a60:	bc 81       	ldd	r27, Y+4	; 0x04
   10a62:	84 32       	cpi	r24, 0x24	; 36
   10a64:	9a 4f       	sbci	r25, 0xFA	; 250
   10a66:	af 4f       	sbci	r26, 0xFF	; 255
   10a68:	bf 4f       	sbci	r27, 0xFF	; 255
   10a6a:	0c f0       	brlt	.+2      	; 0x10a6e <task_twi1_baro+0x6a2>
   10a6c:	64 c0       	rjmp	.+200    	; 0x10b36 <task_twi1_baro+0x76a>
				int32_t temp_m15 = temp + 1500L;
   10a6e:	89 81       	ldd	r24, Y+1	; 0x01
   10a70:	9a 81       	ldd	r25, Y+2	; 0x02
   10a72:	ab 81       	ldd	r26, Y+3	; 0x03
   10a74:	bc 81       	ldd	r27, Y+4	; 0x04
   10a76:	84 52       	subi	r24, 0x24	; 36
   10a78:	9a 4f       	sbci	r25, 0xFA	; 250
   10a7a:	af 4f       	sbci	r26, 0xFF	; 255
   10a7c:	bf 4f       	sbci	r27, 0xFF	; 255
   10a7e:	8e ab       	std	Y+54, r24	; 0x36
   10a80:	9f ab       	std	Y+55, r25	; 0x37
   10a82:	a8 af       	std	Y+56, r26	; 0x38
   10a84:	b9 af       	std	Y+57, r27	; 0x39
				int32_t temp_m15_2 = temp_m15 * temp_m15;
   10a86:	2e a9       	ldd	r18, Y+54	; 0x36
   10a88:	3f a9       	ldd	r19, Y+55	; 0x37
   10a8a:	48 ad       	ldd	r20, Y+56	; 0x38
   10a8c:	59 ad       	ldd	r21, Y+57	; 0x39
   10a8e:	8e a9       	ldd	r24, Y+54	; 0x36
   10a90:	9f a9       	ldd	r25, Y+55	; 0x37
   10a92:	a8 ad       	ldd	r26, Y+56	; 0x38
   10a94:	b9 ad       	ldd	r27, Y+57	; 0x39
   10a96:	bc 01       	movw	r22, r24
   10a98:	cd 01       	movw	r24, r26
   10a9a:	0f 94 7b 2e 	call	0x25cf6	; 0x25cf6 <__mulsi3>
   10a9e:	dc 01       	movw	r26, r24
   10aa0:	cb 01       	movw	r24, r22
   10aa2:	8a af       	std	Y+58, r24	; 0x3a
   10aa4:	9b af       	std	Y+59, r25	; 0x3b
   10aa6:	ac af       	std	Y+60, r26	; 0x3c
   10aa8:	bd af       	std	Y+61, r27	; 0x3d
				off2  += 15 * temp_m15_2;
   10aaa:	2a ad       	ldd	r18, Y+58	; 0x3a
   10aac:	3b ad       	ldd	r19, Y+59	; 0x3b
   10aae:	4c ad       	ldd	r20, Y+60	; 0x3c
   10ab0:	5d ad       	ldd	r21, Y+61	; 0x3d
   10ab2:	da 01       	movw	r26, r20
   10ab4:	c9 01       	movw	r24, r18
   10ab6:	88 0f       	add	r24, r24
   10ab8:	99 1f       	adc	r25, r25
   10aba:	aa 1f       	adc	r26, r26
   10abc:	bb 1f       	adc	r27, r27
   10abe:	82 0f       	add	r24, r18
   10ac0:	93 1f       	adc	r25, r19
   10ac2:	a4 1f       	adc	r26, r20
   10ac4:	b5 1f       	adc	r27, r21
   10ac6:	9c 01       	movw	r18, r24
   10ac8:	ad 01       	movw	r20, r26
   10aca:	22 0f       	add	r18, r18
   10acc:	33 1f       	adc	r19, r19
   10ace:	44 1f       	adc	r20, r20
   10ad0:	55 1f       	adc	r21, r21
   10ad2:	22 0f       	add	r18, r18
   10ad4:	33 1f       	adc	r19, r19
   10ad6:	44 1f       	adc	r20, r20
   10ad8:	55 1f       	adc	r21, r21
   10ada:	82 0f       	add	r24, r18
   10adc:	93 1f       	adc	r25, r19
   10ade:	a4 1f       	adc	r26, r20
   10ae0:	b5 1f       	adc	r27, r21
   10ae2:	2d 89       	ldd	r18, Y+21	; 0x15
   10ae4:	3e 89       	ldd	r19, Y+22	; 0x16
   10ae6:	4f 89       	ldd	r20, Y+23	; 0x17
   10ae8:	58 8d       	ldd	r21, Y+24	; 0x18
   10aea:	82 0f       	add	r24, r18
   10aec:	93 1f       	adc	r25, r19
   10aee:	a4 1f       	adc	r26, r20
   10af0:	b5 1f       	adc	r27, r21
   10af2:	8d 8b       	std	Y+21, r24	; 0x15
   10af4:	9e 8b       	std	Y+22, r25	; 0x16
   10af6:	af 8b       	std	Y+23, r26	; 0x17
   10af8:	b8 8f       	std	Y+24, r27	; 0x18
				sens2 +=  8 * temp_m15_2;
   10afa:	8a ad       	ldd	r24, Y+58	; 0x3a
   10afc:	9b ad       	ldd	r25, Y+59	; 0x3b
   10afe:	ac ad       	ldd	r26, Y+60	; 0x3c
   10b00:	bd ad       	ldd	r27, Y+61	; 0x3d
   10b02:	88 0f       	add	r24, r24
   10b04:	99 1f       	adc	r25, r25
   10b06:	aa 1f       	adc	r26, r26
   10b08:	bb 1f       	adc	r27, r27
   10b0a:	88 0f       	add	r24, r24
   10b0c:	99 1f       	adc	r25, r25
   10b0e:	aa 1f       	adc	r26, r26
   10b10:	bb 1f       	adc	r27, r27
   10b12:	88 0f       	add	r24, r24
   10b14:	99 1f       	adc	r25, r25
   10b16:	aa 1f       	adc	r26, r26
   10b18:	bb 1f       	adc	r27, r27
   10b1a:	9c 01       	movw	r18, r24
   10b1c:	ad 01       	movw	r20, r26
   10b1e:	89 8d       	ldd	r24, Y+25	; 0x19
   10b20:	9a 8d       	ldd	r25, Y+26	; 0x1a
   10b22:	ab 8d       	ldd	r26, Y+27	; 0x1b
   10b24:	bc 8d       	ldd	r27, Y+28	; 0x1c
   10b26:	82 0f       	add	r24, r18
   10b28:	93 1f       	adc	r25, r19
   10b2a:	a4 1f       	adc	r26, r20
   10b2c:	b5 1f       	adc	r27, r21
   10b2e:	89 8f       	std	Y+25, r24	; 0x19
   10b30:	9a 8f       	std	Y+26, r25	; 0x1a
   10b32:	ab 8f       	std	Y+27, r26	; 0x1b
   10b34:	bc 8f       	std	Y+28, r27	; 0x1c
			}
			temp -= t2;
   10b36:	29 81       	ldd	r18, Y+1	; 0x01
   10b38:	3a 81       	ldd	r19, Y+2	; 0x02
   10b3a:	4b 81       	ldd	r20, Y+3	; 0x03
   10b3c:	5c 81       	ldd	r21, Y+4	; 0x04
   10b3e:	8e a5       	ldd	r24, Y+46	; 0x2e
   10b40:	9f a5       	ldd	r25, Y+47	; 0x2f
   10b42:	a8 a9       	ldd	r26, Y+48	; 0x30
   10b44:	b9 a9       	ldd	r27, Y+49	; 0x31
   10b46:	79 01       	movw	r14, r18
   10b48:	8a 01       	movw	r16, r20
   10b4a:	e8 1a       	sub	r14, r24
   10b4c:	f9 0a       	sbc	r15, r25
   10b4e:	0a 0b       	sbc	r16, r26
   10b50:	1b 0b       	sbc	r17, r27
   10b52:	d8 01       	movw	r26, r16
   10b54:	c7 01       	movw	r24, r14
   10b56:	89 83       	std	Y+1, r24	; 0x01
   10b58:	9a 83       	std	Y+2, r25	; 0x02
   10b5a:	ab 83       	std	Y+3, r26	; 0x03
   10b5c:	bc 83       	std	Y+4, r27	; 0x04
			off  -= off2;
   10b5e:	8d 89       	ldd	r24, Y+21	; 0x15
   10b60:	9e 89       	ldd	r25, Y+22	; 0x16
   10b62:	af 89       	ldd	r26, Y+23	; 0x17
   10b64:	b8 8d       	ldd	r27, Y+24	; 0x18
   10b66:	c5 57       	subi	r28, 0x75	; 117
   10b68:	df 4f       	sbci	r29, 0xFF	; 255
   10b6a:	88 83       	st	Y, r24
   10b6c:	99 83       	std	Y+1, r25	; 0x01
   10b6e:	aa 83       	std	Y+2, r26	; 0x02
   10b70:	bb 83       	std	Y+3, r27	; 0x03
   10b72:	cb 58       	subi	r28, 0x8B	; 139
   10b74:	d0 40       	sbci	r29, 0x00	; 0
   10b76:	bb 0f       	add	r27, r27
   10b78:	88 0b       	sbc	r24, r24
   10b7a:	98 2f       	mov	r25, r24
   10b7c:	dc 01       	movw	r26, r24
   10b7e:	c1 57       	subi	r28, 0x71	; 113
   10b80:	df 4f       	sbci	r29, 0xFF	; 255
   10b82:	88 83       	st	Y, r24
   10b84:	cf 58       	subi	r28, 0x8F	; 143
   10b86:	d0 40       	sbci	r29, 0x00	; 0
   10b88:	c0 57       	subi	r28, 0x70	; 112
   10b8a:	df 4f       	sbci	r29, 0xFF	; 255
   10b8c:	88 83       	st	Y, r24
   10b8e:	c0 59       	subi	r28, 0x90	; 144
   10b90:	d0 40       	sbci	r29, 0x00	; 0
   10b92:	cf 56       	subi	r28, 0x6F	; 111
   10b94:	df 4f       	sbci	r29, 0xFF	; 255
   10b96:	88 83       	st	Y, r24
   10b98:	c1 59       	subi	r28, 0x91	; 145
   10b9a:	d0 40       	sbci	r29, 0x00	; 0
   10b9c:	ce 56       	subi	r28, 0x6E	; 110
   10b9e:	df 4f       	sbci	r29, 0xFF	; 255
   10ba0:	88 83       	st	Y, r24
   10ba2:	c2 59       	subi	r28, 0x92	; 146
   10ba4:	d0 40       	sbci	r29, 0x00	; 0
   10ba6:	2d 81       	ldd	r18, Y+5	; 0x05
   10ba8:	3e 81       	ldd	r19, Y+6	; 0x06
   10baa:	4f 81       	ldd	r20, Y+7	; 0x07
   10bac:	58 85       	ldd	r21, Y+8	; 0x08
   10bae:	69 85       	ldd	r22, Y+9	; 0x09
   10bb0:	7a 85       	ldd	r23, Y+10	; 0x0a
   10bb2:	8b 85       	ldd	r24, Y+11	; 0x0b
   10bb4:	9c 85       	ldd	r25, Y+12	; 0x0c
   10bb6:	c5 57       	subi	r28, 0x75	; 117
   10bb8:	df 4f       	sbci	r29, 0xFF	; 255
   10bba:	a8 80       	ld	r10, Y
   10bbc:	cb 58       	subi	r28, 0x8B	; 139
   10bbe:	d0 40       	sbci	r29, 0x00	; 0
   10bc0:	c4 57       	subi	r28, 0x74	; 116
   10bc2:	df 4f       	sbci	r29, 0xFF	; 255
   10bc4:	b8 80       	ld	r11, Y
   10bc6:	cc 58       	subi	r28, 0x8C	; 140
   10bc8:	d0 40       	sbci	r29, 0x00	; 0
   10bca:	c3 57       	subi	r28, 0x73	; 115
   10bcc:	df 4f       	sbci	r29, 0xFF	; 255
   10bce:	c8 80       	ld	r12, Y
   10bd0:	cd 58       	subi	r28, 0x8D	; 141
   10bd2:	d0 40       	sbci	r29, 0x00	; 0
   10bd4:	c2 57       	subi	r28, 0x72	; 114
   10bd6:	df 4f       	sbci	r29, 0xFF	; 255
   10bd8:	d8 80       	ld	r13, Y
   10bda:	ce 58       	subi	r28, 0x8E	; 142
   10bdc:	d0 40       	sbci	r29, 0x00	; 0
   10bde:	c1 57       	subi	r28, 0x71	; 113
   10be0:	df 4f       	sbci	r29, 0xFF	; 255
   10be2:	e8 80       	ld	r14, Y
   10be4:	cf 58       	subi	r28, 0x8F	; 143
   10be6:	d0 40       	sbci	r29, 0x00	; 0
   10be8:	c0 57       	subi	r28, 0x70	; 112
   10bea:	df 4f       	sbci	r29, 0xFF	; 255
   10bec:	f8 80       	ld	r15, Y
   10bee:	c0 59       	subi	r28, 0x90	; 144
   10bf0:	d0 40       	sbci	r29, 0x00	; 0
   10bf2:	cf 56       	subi	r28, 0x6F	; 111
   10bf4:	df 4f       	sbci	r29, 0xFF	; 255
   10bf6:	08 81       	ld	r16, Y
   10bf8:	c1 59       	subi	r28, 0x91	; 145
   10bfa:	d0 40       	sbci	r29, 0x00	; 0
   10bfc:	ce 56       	subi	r28, 0x6E	; 110
   10bfe:	df 4f       	sbci	r29, 0xFF	; 255
   10c00:	18 81       	ld	r17, Y
   10c02:	c2 59       	subi	r28, 0x92	; 146
   10c04:	d0 40       	sbci	r29, 0x00	; 0
   10c06:	0f 94 77 30 	call	0x260ee	; 0x260ee <__subdi3>
   10c0a:	a2 2e       	mov	r10, r18
   10c0c:	b3 2e       	mov	r11, r19
   10c0e:	c4 2e       	mov	r12, r20
   10c10:	d5 2e       	mov	r13, r21
   10c12:	e6 2e       	mov	r14, r22
   10c14:	f7 2e       	mov	r15, r23
   10c16:	08 2f       	mov	r16, r24
   10c18:	19 2f       	mov	r17, r25
   10c1a:	ad 82       	std	Y+5, r10	; 0x05
   10c1c:	be 82       	std	Y+6, r11	; 0x06
   10c1e:	cf 82       	std	Y+7, r12	; 0x07
   10c20:	d8 86       	std	Y+8, r13	; 0x08
   10c22:	e9 86       	std	Y+9, r14	; 0x09
   10c24:	fa 86       	std	Y+10, r15	; 0x0a
   10c26:	0b 87       	std	Y+11, r16	; 0x0b
   10c28:	1c 87       	std	Y+12, r17	; 0x0c
			sens -= sens2;
   10c2a:	89 8d       	ldd	r24, Y+25	; 0x19
   10c2c:	9a 8d       	ldd	r25, Y+26	; 0x1a
   10c2e:	ab 8d       	ldd	r26, Y+27	; 0x1b
   10c30:	bc 8d       	ldd	r27, Y+28	; 0x1c
   10c32:	cd 56       	subi	r28, 0x6D	; 109
   10c34:	df 4f       	sbci	r29, 0xFF	; 255
   10c36:	88 83       	st	Y, r24
   10c38:	99 83       	std	Y+1, r25	; 0x01
   10c3a:	aa 83       	std	Y+2, r26	; 0x02
   10c3c:	bb 83       	std	Y+3, r27	; 0x03
   10c3e:	c3 59       	subi	r28, 0x93	; 147
   10c40:	d0 40       	sbci	r29, 0x00	; 0
   10c42:	bb 0f       	add	r27, r27
   10c44:	88 0b       	sbc	r24, r24
   10c46:	98 2f       	mov	r25, r24
   10c48:	dc 01       	movw	r26, r24
   10c4a:	c9 56       	subi	r28, 0x69	; 105
   10c4c:	df 4f       	sbci	r29, 0xFF	; 255
   10c4e:	88 83       	st	Y, r24
   10c50:	c7 59       	subi	r28, 0x97	; 151
   10c52:	d0 40       	sbci	r29, 0x00	; 0
   10c54:	c8 56       	subi	r28, 0x68	; 104
   10c56:	df 4f       	sbci	r29, 0xFF	; 255
   10c58:	88 83       	st	Y, r24
   10c5a:	c8 59       	subi	r28, 0x98	; 152
   10c5c:	d0 40       	sbci	r29, 0x00	; 0
   10c5e:	c7 56       	subi	r28, 0x67	; 103
   10c60:	df 4f       	sbci	r29, 0xFF	; 255
   10c62:	88 83       	st	Y, r24
   10c64:	c9 59       	subi	r28, 0x99	; 153
   10c66:	d0 40       	sbci	r29, 0x00	; 0
   10c68:	c6 56       	subi	r28, 0x66	; 102
   10c6a:	df 4f       	sbci	r29, 0xFF	; 255
   10c6c:	88 83       	st	Y, r24
   10c6e:	ca 59       	subi	r28, 0x9A	; 154
   10c70:	d0 40       	sbci	r29, 0x00	; 0
   10c72:	2d 85       	ldd	r18, Y+13	; 0x0d
   10c74:	3e 85       	ldd	r19, Y+14	; 0x0e
   10c76:	4f 85       	ldd	r20, Y+15	; 0x0f
   10c78:	58 89       	ldd	r21, Y+16	; 0x10
   10c7a:	69 89       	ldd	r22, Y+17	; 0x11
   10c7c:	7a 89       	ldd	r23, Y+18	; 0x12
   10c7e:	8b 89       	ldd	r24, Y+19	; 0x13
   10c80:	9c 89       	ldd	r25, Y+20	; 0x14
   10c82:	cd 56       	subi	r28, 0x6D	; 109
   10c84:	df 4f       	sbci	r29, 0xFF	; 255
   10c86:	a8 80       	ld	r10, Y
   10c88:	c3 59       	subi	r28, 0x93	; 147
   10c8a:	d0 40       	sbci	r29, 0x00	; 0
   10c8c:	cc 56       	subi	r28, 0x6C	; 108
   10c8e:	df 4f       	sbci	r29, 0xFF	; 255
   10c90:	b8 80       	ld	r11, Y
   10c92:	c4 59       	subi	r28, 0x94	; 148
   10c94:	d0 40       	sbci	r29, 0x00	; 0
   10c96:	cb 56       	subi	r28, 0x6B	; 107
   10c98:	df 4f       	sbci	r29, 0xFF	; 255
   10c9a:	c8 80       	ld	r12, Y
   10c9c:	c5 59       	subi	r28, 0x95	; 149
   10c9e:	d0 40       	sbci	r29, 0x00	; 0
   10ca0:	ca 56       	subi	r28, 0x6A	; 106
   10ca2:	df 4f       	sbci	r29, 0xFF	; 255
   10ca4:	d8 80       	ld	r13, Y
   10ca6:	c6 59       	subi	r28, 0x96	; 150
   10ca8:	d0 40       	sbci	r29, 0x00	; 0
   10caa:	c9 56       	subi	r28, 0x69	; 105
   10cac:	df 4f       	sbci	r29, 0xFF	; 255
   10cae:	e8 80       	ld	r14, Y
   10cb0:	c7 59       	subi	r28, 0x97	; 151
   10cb2:	d0 40       	sbci	r29, 0x00	; 0
   10cb4:	c8 56       	subi	r28, 0x68	; 104
   10cb6:	df 4f       	sbci	r29, 0xFF	; 255
   10cb8:	f8 80       	ld	r15, Y
   10cba:	c8 59       	subi	r28, 0x98	; 152
   10cbc:	d0 40       	sbci	r29, 0x00	; 0
   10cbe:	c7 56       	subi	r28, 0x67	; 103
   10cc0:	df 4f       	sbci	r29, 0xFF	; 255
   10cc2:	08 81       	ld	r16, Y
   10cc4:	c9 59       	subi	r28, 0x99	; 153
   10cc6:	d0 40       	sbci	r29, 0x00	; 0
   10cc8:	c6 56       	subi	r28, 0x66	; 102
   10cca:	df 4f       	sbci	r29, 0xFF	; 255
   10ccc:	18 81       	ld	r17, Y
   10cce:	ca 59       	subi	r28, 0x9A	; 154
   10cd0:	d0 40       	sbci	r29, 0x00	; 0
   10cd2:	0f 94 77 30 	call	0x260ee	; 0x260ee <__subdi3>
   10cd6:	a2 2e       	mov	r10, r18
   10cd8:	b3 2e       	mov	r11, r19
   10cda:	c4 2e       	mov	r12, r20
   10cdc:	d5 2e       	mov	r13, r21
   10cde:	e6 2e       	mov	r14, r22
   10ce0:	f7 2e       	mov	r15, r23
   10ce2:	08 2f       	mov	r16, r24
   10ce4:	19 2f       	mov	r17, r25
   10ce6:	ad 86       	std	Y+13, r10	; 0x0d
   10ce8:	be 86       	std	Y+14, r11	; 0x0e
   10cea:	cf 86       	std	Y+15, r12	; 0x0f
   10cec:	d8 8a       	std	Y+16, r13	; 0x10
   10cee:	e9 8a       	std	Y+17, r14	; 0x11
   10cf0:	fa 8a       	std	Y+18, r15	; 0x12
   10cf2:	0b 8b       	std	Y+19, r16	; 0x13
   10cf4:	1c 8b       	std	Y+20, r17	; 0x14
		}
		int32_t l_p = (int32_t)((((l_twi1_baro_d1 * sens) >> 21) - off) >> 15);
   10cf6:	8e 8d       	ldd	r24, Y+30	; 0x1e
   10cf8:	9f 8d       	ldd	r25, Y+31	; 0x1f
   10cfa:	a8 a1       	ldd	r26, Y+32	; 0x20
   10cfc:	b9 a1       	ldd	r27, Y+33	; 0x21
   10cfe:	1c 01       	movw	r2, r24
   10d00:	2d 01       	movw	r4, r26
   10d02:	61 2c       	mov	r6, r1
   10d04:	71 2c       	mov	r7, r1
   10d06:	43 01       	movw	r8, r6
   10d08:	ad 84       	ldd	r10, Y+13	; 0x0d
   10d0a:	be 84       	ldd	r11, Y+14	; 0x0e
   10d0c:	cf 84       	ldd	r12, Y+15	; 0x0f
   10d0e:	d8 88       	ldd	r13, Y+16	; 0x10
   10d10:	e9 88       	ldd	r14, Y+17	; 0x11
   10d12:	fa 88       	ldd	r15, Y+18	; 0x12
   10d14:	0b 89       	ldd	r16, Y+19	; 0x13
   10d16:	1c 89       	ldd	r17, Y+20	; 0x14
   10d18:	22 2d       	mov	r18, r2
   10d1a:	33 2d       	mov	r19, r3
   10d1c:	44 2d       	mov	r20, r4
   10d1e:	55 2d       	mov	r21, r5
   10d20:	66 2d       	mov	r22, r6
   10d22:	77 2d       	mov	r23, r7
   10d24:	88 2d       	mov	r24, r8
   10d26:	99 2d       	mov	r25, r9
   10d28:	0f 94 10 2f 	call	0x25e20	; 0x25e20 <__muldi3>
   10d2c:	22 2e       	mov	r2, r18
   10d2e:	33 2e       	mov	r3, r19
   10d30:	44 2e       	mov	r4, r20
   10d32:	55 2e       	mov	r5, r21
   10d34:	66 2e       	mov	r6, r22
   10d36:	77 2e       	mov	r7, r23
   10d38:	88 2e       	mov	r8, r24
   10d3a:	99 2e       	mov	r9, r25
   10d3c:	a2 2c       	mov	r10, r2
   10d3e:	b3 2c       	mov	r11, r3
   10d40:	c4 2c       	mov	r12, r4
   10d42:	d5 2c       	mov	r13, r5
   10d44:	e6 2c       	mov	r14, r6
   10d46:	f7 2c       	mov	r15, r7
   10d48:	08 2d       	mov	r16, r8
   10d4a:	19 2d       	mov	r17, r9
   10d4c:	2a 2d       	mov	r18, r10
   10d4e:	3b 2d       	mov	r19, r11
   10d50:	4c 2d       	mov	r20, r12
   10d52:	5d 2d       	mov	r21, r13
   10d54:	6e 2d       	mov	r22, r14
   10d56:	7f 2d       	mov	r23, r15
   10d58:	80 2f       	mov	r24, r16
   10d5a:	91 2f       	mov	r25, r17
   10d5c:	05 e1       	ldi	r16, 0x15	; 21
   10d5e:	0f 94 44 30 	call	0x26088	; 0x26088 <__ashrdi3>
   10d62:	a2 2e       	mov	r10, r18
   10d64:	b3 2e       	mov	r11, r19
   10d66:	c4 2e       	mov	r12, r20
   10d68:	d5 2e       	mov	r13, r21
   10d6a:	e6 2e       	mov	r14, r22
   10d6c:	f7 2e       	mov	r15, r23
   10d6e:	08 2f       	mov	r16, r24
   10d70:	19 2f       	mov	r17, r25
   10d72:	2a 2d       	mov	r18, r10
   10d74:	3b 2d       	mov	r19, r11
   10d76:	4c 2d       	mov	r20, r12
   10d78:	5d 2d       	mov	r21, r13
   10d7a:	6e 2d       	mov	r22, r14
   10d7c:	7f 2d       	mov	r23, r15
   10d7e:	80 2f       	mov	r24, r16
   10d80:	91 2f       	mov	r25, r17
   10d82:	ad 80       	ldd	r10, Y+5	; 0x05
   10d84:	be 80       	ldd	r11, Y+6	; 0x06
   10d86:	cf 80       	ldd	r12, Y+7	; 0x07
   10d88:	d8 84       	ldd	r13, Y+8	; 0x08
   10d8a:	e9 84       	ldd	r14, Y+9	; 0x09
   10d8c:	fa 84       	ldd	r15, Y+10	; 0x0a
   10d8e:	0b 85       	ldd	r16, Y+11	; 0x0b
   10d90:	1c 85       	ldd	r17, Y+12	; 0x0c
   10d92:	0f 94 77 30 	call	0x260ee	; 0x260ee <__subdi3>
   10d96:	a2 2e       	mov	r10, r18
   10d98:	b3 2e       	mov	r11, r19
   10d9a:	c4 2e       	mov	r12, r20
   10d9c:	d5 2e       	mov	r13, r21
   10d9e:	e6 2e       	mov	r14, r22
   10da0:	f7 2e       	mov	r15, r23
   10da2:	08 2f       	mov	r16, r24
   10da4:	19 2f       	mov	r17, r25
   10da6:	2a 2d       	mov	r18, r10
   10da8:	3b 2d       	mov	r19, r11
   10daa:	4c 2d       	mov	r20, r12
   10dac:	5d 2d       	mov	r21, r13
   10dae:	6e 2d       	mov	r22, r14
   10db0:	7f 2d       	mov	r23, r15
   10db2:	80 2f       	mov	r24, r16
   10db4:	91 2f       	mov	r25, r17
   10db6:	0f e0       	ldi	r16, 0x0F	; 15
   10db8:	0f 94 44 30 	call	0x26088	; 0x26088 <__ashrdi3>
   10dbc:	a2 2e       	mov	r10, r18
   10dbe:	b3 2e       	mov	r11, r19
   10dc0:	c4 2e       	mov	r12, r20
   10dc2:	d5 2e       	mov	r13, r21
   10dc4:	e6 2e       	mov	r14, r22
   10dc6:	f7 2e       	mov	r15, r23
   10dc8:	08 2f       	mov	r16, r24
   10dca:	19 2f       	mov	r17, r25
   10dcc:	ce 01       	movw	r24, r28
   10dce:	ce 96       	adiw	r24, 0x3e	; 62
   10dd0:	fc 01       	movw	r30, r24
   10dd2:	a0 82       	st	Z, r10
   10dd4:	b1 82       	std	Z+1, r11	; 0x01
   10dd6:	c2 82       	std	Z+2, r12	; 0x02
   10dd8:	d3 82       	std	Z+3, r13	; 0x03

		/* Store data and calculate QNH within valid data range, only */
		if ((-3000 < temp) && (temp < 8000) && (30000L < l_p) && (l_p < 120000L)) {
   10dda:	89 81       	ldd	r24, Y+1	; 0x01
   10ddc:	9a 81       	ldd	r25, Y+2	; 0x02
   10dde:	ab 81       	ldd	r26, Y+3	; 0x03
   10de0:	bc 81       	ldd	r27, Y+4	; 0x04
   10de2:	89 34       	cpi	r24, 0x49	; 73
   10de4:	94 4f       	sbci	r25, 0xF4	; 244
   10de6:	af 4f       	sbci	r26, 0xFF	; 255
   10de8:	bf 4f       	sbci	r27, 0xFF	; 255
   10dea:	0c f4       	brge	.+2      	; 0x10dee <task_twi1_baro+0xa22>
   10dec:	5a c1       	rjmp	.+692    	; 0x110a2 <task_twi1_baro+0xcd6>
   10dee:	89 81       	ldd	r24, Y+1	; 0x01
   10df0:	9a 81       	ldd	r25, Y+2	; 0x02
   10df2:	ab 81       	ldd	r26, Y+3	; 0x03
   10df4:	bc 81       	ldd	r27, Y+4	; 0x04
   10df6:	80 34       	cpi	r24, 0x40	; 64
   10df8:	9f 41       	sbci	r25, 0x1F	; 31
   10dfa:	a1 05       	cpc	r26, r1
   10dfc:	b1 05       	cpc	r27, r1
   10dfe:	0c f0       	brlt	.+2      	; 0x10e02 <task_twi1_baro+0xa36>
   10e00:	50 c1       	rjmp	.+672    	; 0x110a2 <task_twi1_baro+0xcd6>
   10e02:	ce 01       	movw	r24, r28
   10e04:	ce 96       	adiw	r24, 0x3e	; 62
   10e06:	fc 01       	movw	r30, r24
   10e08:	80 81       	ld	r24, Z
   10e0a:	91 81       	ldd	r25, Z+1	; 0x01
   10e0c:	a2 81       	ldd	r26, Z+2	; 0x02
   10e0e:	b3 81       	ldd	r27, Z+3	; 0x03
   10e10:	81 33       	cpi	r24, 0x31	; 49
   10e12:	95 47       	sbci	r25, 0x75	; 117
   10e14:	a1 05       	cpc	r26, r1
   10e16:	b1 05       	cpc	r27, r1
   10e18:	0c f4       	brge	.+2      	; 0x10e1c <task_twi1_baro+0xa50>
   10e1a:	43 c1       	rjmp	.+646    	; 0x110a2 <task_twi1_baro+0xcd6>
   10e1c:	ce 01       	movw	r24, r28
   10e1e:	ce 96       	adiw	r24, 0x3e	; 62
   10e20:	fc 01       	movw	r30, r24
   10e22:	80 81       	ld	r24, Z
   10e24:	91 81       	ldd	r25, Z+1	; 0x01
   10e26:	a2 81       	ldd	r26, Z+2	; 0x02
   10e28:	b3 81       	ldd	r27, Z+3	; 0x03
   10e2a:	80 3c       	cpi	r24, 0xC0	; 192
   10e2c:	94 4d       	sbci	r25, 0xD4	; 212
   10e2e:	a1 40       	sbci	r26, 0x01	; 1
   10e30:	b1 05       	cpc	r27, r1
   10e32:	0c f0       	brlt	.+2      	; 0x10e36 <task_twi1_baro+0xa6a>
   10e34:	36 c1       	rjmp	.+620    	; 0x110a2 <task_twi1_baro+0xcd6>
			/* Setting the global values */
			{
				irqflags_t flags = cpu_irq_save();
   10e36:	8e 01       	movw	r16, r28
   10e38:	0e 5b       	subi	r16, 0xBE	; 190
   10e3a:	1f 4f       	sbci	r17, 0xFF	; 255
   10e3c:	0e 94 2d 5e 	call	0xbc5a	; 0xbc5a <cpu_irq_save>
   10e40:	f8 01       	movw	r30, r16
   10e42:	80 83       	st	Z, r24
				g_twi1_baro_temp_100	= temp;
   10e44:	89 81       	ldd	r24, Y+1	; 0x01
   10e46:	9a 81       	ldd	r25, Y+2	; 0x02
   10e48:	ab 81       	ldd	r26, Y+3	; 0x03
   10e4a:	bc 81       	ldd	r27, Y+4	; 0x04
   10e4c:	80 93 43 2a 	sts	0x2A43, r24	; 0x802a43 <g_twi1_baro_temp_100>
   10e50:	90 93 44 2a 	sts	0x2A44, r25	; 0x802a44 <g_twi1_baro_temp_100+0x1>
   10e54:	a0 93 45 2a 	sts	0x2A45, r26	; 0x802a45 <g_twi1_baro_temp_100+0x2>
   10e58:	b0 93 46 2a 	sts	0x2A46, r27	; 0x802a46 <g_twi1_baro_temp_100+0x3>
				g_twi1_baro_p_100		= l_p;
   10e5c:	ce 01       	movw	r24, r28
   10e5e:	ce 96       	adiw	r24, 0x3e	; 62
   10e60:	fc 01       	movw	r30, r24
   10e62:	80 81       	ld	r24, Z
   10e64:	91 81       	ldd	r25, Z+1	; 0x01
   10e66:	a2 81       	ldd	r26, Z+2	; 0x02
   10e68:	b3 81       	ldd	r27, Z+3	; 0x03
   10e6a:	80 93 47 2a 	sts	0x2A47, r24	; 0x802a47 <g_twi1_baro_p_100>
   10e6e:	90 93 48 2a 	sts	0x2A48, r25	; 0x802a48 <g_twi1_baro_p_100+0x1>
   10e72:	a0 93 49 2a 	sts	0x2A49, r26	; 0x802a49 <g_twi1_baro_p_100+0x2>
   10e76:	b0 93 4a 2a 	sts	0x2A4A, r27	; 0x802a4a <g_twi1_baro_p_100+0x3>
				cpu_irq_restore(flags);
   10e7a:	ce 01       	movw	r24, r28
   10e7c:	8e 5b       	subi	r24, 0xBE	; 190
   10e7e:	9f 4f       	sbci	r25, 0xFF	; 255
   10e80:	fc 01       	movw	r30, r24
   10e82:	80 81       	ld	r24, Z
   10e84:	0e 94 3d 5e 	call	0xbc7a	; 0xbc7a <cpu_irq_restore>
			}

			irqflags_t flags = cpu_irq_save();
   10e88:	8e 01       	movw	r16, r28
   10e8a:	0d 5b       	subi	r16, 0xBD	; 189
   10e8c:	1f 4f       	sbci	r17, 0xFF	; 255
   10e8e:	0e 94 2d 5e 	call	0xbc5a	; 0xbc5a <cpu_irq_save>
   10e92:	f8 01       	movw	r30, r16
   10e94:	80 83       	st	Z, r24
			int16_t l_qnh_height_m			= g_qnh_height_m;
   10e96:	ce 01       	movw	r24, r28
   10e98:	8c 5b       	subi	r24, 0xBC	; 188
   10e9a:	9f 4f       	sbci	r25, 0xFF	; 255
   10e9c:	20 91 da 2a 	lds	r18, 0x2ADA	; 0x802ada <g_qnh_height_m>
   10ea0:	30 91 db 2a 	lds	r19, 0x2ADB	; 0x802adb <g_qnh_height_m+0x1>
   10ea4:	fc 01       	movw	r30, r24
   10ea6:	20 83       	st	Z, r18
   10ea8:	31 83       	std	Z+1, r19	; 0x01
			int32_t l_twi1_baro_temp_100	= g_twi1_baro_temp_100;
   10eaa:	9e 01       	movw	r18, r28
   10eac:	2a 5b       	subi	r18, 0xBA	; 186
   10eae:	3f 4f       	sbci	r19, 0xFF	; 255
   10eb0:	80 91 43 2a 	lds	r24, 0x2A43	; 0x802a43 <g_twi1_baro_temp_100>
   10eb4:	90 91 44 2a 	lds	r25, 0x2A44	; 0x802a44 <g_twi1_baro_temp_100+0x1>
   10eb8:	a0 91 45 2a 	lds	r26, 0x2A45	; 0x802a45 <g_twi1_baro_temp_100+0x2>
   10ebc:	b0 91 46 2a 	lds	r27, 0x2A46	; 0x802a46 <g_twi1_baro_temp_100+0x3>
   10ec0:	f9 01       	movw	r30, r18
   10ec2:	80 83       	st	Z, r24
   10ec4:	91 83       	std	Z+1, r25	; 0x01
   10ec6:	a2 83       	std	Z+2, r26	; 0x02
   10ec8:	b3 83       	std	Z+3, r27	; 0x03
			cpu_irq_restore(flags);
   10eca:	ce 01       	movw	r24, r28
   10ecc:	8d 5b       	subi	r24, 0xBD	; 189
   10ece:	9f 4f       	sbci	r25, 0xFF	; 255
   10ed0:	fc 01       	movw	r30, r24
   10ed2:	80 81       	ld	r24, Z
   10ed4:	0e 94 3d 5e 	call	0xbc7a	; 0xbc7a <cpu_irq_restore>

			/* A valid height value (3D navigation) seems to be access able */
			if (s_p != l_p) {
   10ed8:	20 91 27 24 	lds	r18, 0x2427	; 0x802427 <s_p.8353>
   10edc:	30 91 28 24 	lds	r19, 0x2428	; 0x802428 <s_p.8353+0x1>
   10ee0:	40 91 29 24 	lds	r20, 0x2429	; 0x802429 <s_p.8353+0x2>
   10ee4:	50 91 2a 24 	lds	r21, 0x242A	; 0x80242a <s_p.8353+0x3>
   10ee8:	ce 01       	movw	r24, r28
   10eea:	ce 96       	adiw	r24, 0x3e	; 62
   10eec:	fc 01       	movw	r30, r24
   10eee:	80 81       	ld	r24, Z
   10ef0:	91 81       	ldd	r25, Z+1	; 0x01
   10ef2:	a2 81       	ldd	r26, Z+2	; 0x02
   10ef4:	b3 81       	ldd	r27, Z+3	; 0x03
   10ef6:	28 17       	cp	r18, r24
   10ef8:	39 07       	cpc	r19, r25
   10efa:	4a 07       	cpc	r20, r26
   10efc:	5b 07       	cpc	r21, r27
   10efe:	09 f4       	brne	.+2      	; 0x10f02 <task_twi1_baro+0xb36>
   10f00:	d0 c0       	rjmp	.+416    	; 0x110a2 <task_twi1_baro+0xcd6>
				float a_m_h		= 0.0065f * l_qnh_height_m;
   10f02:	ce 01       	movw	r24, r28
   10f04:	8c 5b       	subi	r24, 0xBC	; 188
   10f06:	9f 4f       	sbci	r25, 0xFF	; 255
   10f08:	fc 01       	movw	r30, r24
   10f0a:	80 81       	ld	r24, Z
   10f0c:	91 81       	ldd	r25, Z+1	; 0x01
   10f0e:	09 2e       	mov	r0, r25
   10f10:	00 0c       	add	r0, r0
   10f12:	aa 0b       	sbc	r26, r26
   10f14:	bb 0b       	sbc	r27, r27
   10f16:	bc 01       	movw	r22, r24
   10f18:	cd 01       	movw	r24, r26
   10f1a:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   10f1e:	dc 01       	movw	r26, r24
   10f20:	cb 01       	movw	r24, r22
   10f22:	8e 01       	movw	r16, r28
   10f24:	06 5b       	subi	r16, 0xB6	; 182
   10f26:	1f 4f       	sbci	r17, 0xFF	; 255
   10f28:	24 ef       	ldi	r18, 0xF4	; 244
   10f2a:	3d ef       	ldi	r19, 0xFD	; 253
   10f2c:	44 ed       	ldi	r20, 0xD4	; 212
   10f2e:	5b e3       	ldi	r21, 0x3B	; 59
   10f30:	bc 01       	movw	r22, r24
   10f32:	cd 01       	movw	r24, r26
   10f34:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   10f38:	dc 01       	movw	r26, r24
   10f3a:	cb 01       	movw	r24, r22
   10f3c:	f8 01       	movw	r30, r16
   10f3e:	80 83       	st	Z, r24
   10f40:	91 83       	std	Z+1, r25	; 0x01
   10f42:	a2 83       	std	Z+2, r26	; 0x02
   10f44:	b3 83       	std	Z+3, r27	; 0x03
				float Th0		= C_0DEGC_K + (l_twi1_baro_temp_100 / 100.f);
   10f46:	ce 01       	movw	r24, r28
   10f48:	8a 5b       	subi	r24, 0xBA	; 186
   10f4a:	9f 4f       	sbci	r25, 0xFF	; 255
   10f4c:	fc 01       	movw	r30, r24
   10f4e:	60 81       	ld	r22, Z
   10f50:	71 81       	ldd	r23, Z+1	; 0x01
   10f52:	82 81       	ldd	r24, Z+2	; 0x02
   10f54:	93 81       	ldd	r25, Z+3	; 0x03
   10f56:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   10f5a:	dc 01       	movw	r26, r24
   10f5c:	cb 01       	movw	r24, r22
   10f5e:	20 e0       	ldi	r18, 0x00	; 0
   10f60:	30 e0       	ldi	r19, 0x00	; 0
   10f62:	48 ec       	ldi	r20, 0xC8	; 200
   10f64:	52 e4       	ldi	r21, 0x42	; 66
   10f66:	bc 01       	movw	r22, r24
   10f68:	cd 01       	movw	r24, r26
   10f6a:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   10f6e:	dc 01       	movw	r26, r24
   10f70:	cb 01       	movw	r24, r22
   10f72:	8e 01       	movw	r16, r28
   10f74:	02 5b       	subi	r16, 0xB2	; 178
   10f76:	1f 4f       	sbci	r17, 0xFF	; 255
   10f78:	23 e3       	ldi	r18, 0x33	; 51
   10f7a:	33 e9       	ldi	r19, 0x93	; 147
   10f7c:	48 e8       	ldi	r20, 0x88	; 136
   10f7e:	53 e4       	ldi	r21, 0x43	; 67
   10f80:	bc 01       	movw	r22, r24
   10f82:	cd 01       	movw	r24, r26
   10f84:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
   10f88:	dc 01       	movw	r26, r24
   10f8a:	cb 01       	movw	r24, r22
   10f8c:	f8 01       	movw	r30, r16
   10f8e:	80 83       	st	Z, r24
   10f90:	91 83       	std	Z+1, r25	; 0x01
   10f92:	a2 83       	std	Z+2, r26	; 0x02
   10f94:	b3 83       	std	Z+3, r27	; 0x03
				float term		= 1.f + (a_m_h / Th0);
   10f96:	ce 01       	movw	r24, r28
   10f98:	86 5b       	subi	r24, 0xB6	; 182
   10f9a:	9f 4f       	sbci	r25, 0xFF	; 255
   10f9c:	9e 01       	movw	r18, r28
   10f9e:	22 5b       	subi	r18, 0xB2	; 178
   10fa0:	3f 4f       	sbci	r19, 0xFF	; 255
   10fa2:	f9 01       	movw	r30, r18
   10fa4:	20 81       	ld	r18, Z
   10fa6:	31 81       	ldd	r19, Z+1	; 0x01
   10fa8:	42 81       	ldd	r20, Z+2	; 0x02
   10faa:	53 81       	ldd	r21, Z+3	; 0x03
   10fac:	fc 01       	movw	r30, r24
   10fae:	60 81       	ld	r22, Z
   10fb0:	71 81       	ldd	r23, Z+1	; 0x01
   10fb2:	82 81       	ldd	r24, Z+2	; 0x02
   10fb4:	93 81       	ldd	r25, Z+3	; 0x03
   10fb6:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   10fba:	dc 01       	movw	r26, r24
   10fbc:	cb 01       	movw	r24, r22
   10fbe:	8e 01       	movw	r16, r28
   10fc0:	0e 5a       	subi	r16, 0xAE	; 174
   10fc2:	1f 4f       	sbci	r17, 0xFF	; 255
   10fc4:	20 e0       	ldi	r18, 0x00	; 0
   10fc6:	30 e0       	ldi	r19, 0x00	; 0
   10fc8:	40 e8       	ldi	r20, 0x80	; 128
   10fca:	5f e3       	ldi	r21, 0x3F	; 63
   10fcc:	bc 01       	movw	r22, r24
   10fce:	cd 01       	movw	r24, r26
   10fd0:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
   10fd4:	dc 01       	movw	r26, r24
   10fd6:	cb 01       	movw	r24, r22
   10fd8:	f8 01       	movw	r30, r16
   10fda:	80 83       	st	Z, r24
   10fdc:	91 83       	std	Z+1, r25	; 0x01
   10fde:	a2 83       	std	Z+2, r26	; 0x02
   10fe0:	b3 83       	std	Z+3, r27	; 0x03
				l_p_h			= l_p * pow(term, 5.255f);
   10fe2:	ce 01       	movw	r24, r28
   10fe4:	ce 96       	adiw	r24, 0x3e	; 62
   10fe6:	fc 01       	movw	r30, r24
   10fe8:	60 81       	ld	r22, Z
   10fea:	71 81       	ldd	r23, Z+1	; 0x01
   10fec:	82 81       	ldd	r24, Z+2	; 0x02
   10fee:	93 81       	ldd	r25, Z+3	; 0x03
   10ff0:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   10ff4:	6b 01       	movw	r12, r22
   10ff6:	7c 01       	movw	r14, r24
   10ff8:	ce 01       	movw	r24, r28
   10ffa:	8e 5a       	subi	r24, 0xAE	; 174
   10ffc:	9f 4f       	sbci	r25, 0xFF	; 255
   10ffe:	fc 01       	movw	r30, r24
   11000:	80 81       	ld	r24, Z
   11002:	91 81       	ldd	r25, Z+1	; 0x01
   11004:	a2 81       	ldd	r26, Z+2	; 0x02
   11006:	b3 81       	ldd	r27, Z+3	; 0x03
   11008:	26 ef       	ldi	r18, 0xF6	; 246
   1100a:	38 e2       	ldi	r19, 0x28	; 40
   1100c:	48 ea       	ldi	r20, 0xA8	; 168
   1100e:	50 e4       	ldi	r21, 0x40	; 64
   11010:	bc 01       	movw	r22, r24
   11012:	cd 01       	movw	r24, r26
   11014:	0f 94 77 29 	call	0x252ee	; 0x252ee <pow>
   11018:	dc 01       	movw	r26, r24
   1101a:	cb 01       	movw	r24, r22
   1101c:	9c 01       	movw	r18, r24
   1101e:	ad 01       	movw	r20, r26
   11020:	c7 01       	movw	r24, r14
   11022:	b6 01       	movw	r22, r12
   11024:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   11028:	dc 01       	movw	r26, r24
   1102a:	cb 01       	movw	r24, r22
   1102c:	8e 01       	movw	r16, r28
   1102e:	0a 5a       	subi	r16, 0xAA	; 170
   11030:	1f 4f       	sbci	r17, 0xFF	; 255
   11032:	bc 01       	movw	r22, r24
   11034:	cd 01       	movw	r24, r26
   11036:	0f 94 61 27 	call	0x24ec2	; 0x24ec2 <__fixsfsi>
   1103a:	dc 01       	movw	r26, r24
   1103c:	cb 01       	movw	r24, r22
   1103e:	f8 01       	movw	r30, r16
   11040:	80 83       	st	Z, r24
   11042:	91 83       	std	Z+1, r25	; 0x01
   11044:	a2 83       	std	Z+2, r26	; 0x02
   11046:	b3 83       	std	Z+3, r27	; 0x03

				/* Setting the global values */
				{
					irqflags_t flags = cpu_irq_save();
   11048:	8e 01       	movw	r16, r28
   1104a:	06 5a       	subi	r16, 0xA6	; 166
   1104c:	1f 4f       	sbci	r17, 0xFF	; 255
   1104e:	0e 94 2d 5e 	call	0xbc5a	; 0xbc5a <cpu_irq_save>
   11052:	f8 01       	movw	r30, r16
   11054:	80 83       	st	Z, r24
					g_qnh_p_h_100 = l_p_h;
   11056:	ce 01       	movw	r24, r28
   11058:	8a 5a       	subi	r24, 0xAA	; 170
   1105a:	9f 4f       	sbci	r25, 0xFF	; 255
   1105c:	fc 01       	movw	r30, r24
   1105e:	80 81       	ld	r24, Z
   11060:	91 81       	ldd	r25, Z+1	; 0x01
   11062:	a2 81       	ldd	r26, Z+2	; 0x02
   11064:	b3 81       	ldd	r27, Z+3	; 0x03
   11066:	80 93 dc 2a 	sts	0x2ADC, r24	; 0x802adc <g_qnh_p_h_100>
   1106a:	90 93 dd 2a 	sts	0x2ADD, r25	; 0x802add <g_qnh_p_h_100+0x1>
   1106e:	a0 93 de 2a 	sts	0x2ADE, r26	; 0x802ade <g_qnh_p_h_100+0x2>
   11072:	b0 93 df 2a 	sts	0x2ADF, r27	; 0x802adf <g_qnh_p_h_100+0x3>
					cpu_irq_restore(flags);
   11076:	ce 01       	movw	r24, r28
   11078:	86 5a       	subi	r24, 0xA6	; 166
   1107a:	9f 4f       	sbci	r25, 0xFF	; 255
   1107c:	fc 01       	movw	r30, r24
   1107e:	80 81       	ld	r24, Z
   11080:	0e 94 3d 5e 	call	0xbc7a	; 0xbc7a <cpu_irq_restore>
				}

				s_p = l_p;
   11084:	ce 01       	movw	r24, r28
   11086:	ce 96       	adiw	r24, 0x3e	; 62
   11088:	fc 01       	movw	r30, r24
   1108a:	80 81       	ld	r24, Z
   1108c:	91 81       	ldd	r25, Z+1	; 0x01
   1108e:	a2 81       	ldd	r26, Z+2	; 0x02
   11090:	b3 81       	ldd	r27, Z+3	; 0x03
   11092:	80 93 27 24 	sts	0x2427, r24	; 0x802427 <s_p.8353>
   11096:	90 93 28 24 	sts	0x2428, r25	; 0x802428 <s_p.8353+0x1>
   1109a:	a0 93 29 24 	sts	0x2429, r26	; 0x802429 <s_p.8353+0x2>
   1109e:	b0 93 2a 24 	sts	0x242A, r27	; 0x80242a <s_p.8353+0x3>
			}
		}
	}
}
   110a2:	00 00       	nop
   110a4:	c6 56       	subi	r28, 0x66	; 102
   110a6:	df 4f       	sbci	r29, 0xFF	; 255
   110a8:	cd bf       	out	0x3d, r28	; 61
   110aa:	de bf       	out	0x3e, r29	; 62
   110ac:	df 91       	pop	r29
   110ae:	cf 91       	pop	r28
   110b0:	1f 91       	pop	r17
   110b2:	0f 91       	pop	r16
   110b4:	ff 90       	pop	r15
   110b6:	ef 90       	pop	r14
   110b8:	df 90       	pop	r13
   110ba:	cf 90       	pop	r12
   110bc:	bf 90       	pop	r11
   110be:	af 90       	pop	r10
   110c0:	9f 90       	pop	r9
   110c2:	8f 90       	pop	r8
   110c4:	7f 90       	pop	r7
   110c6:	6f 90       	pop	r6
   110c8:	5f 90       	pop	r5
   110ca:	4f 90       	pop	r4
   110cc:	3f 90       	pop	r3
   110ce:	2f 90       	pop	r2
   110d0:	08 95       	ret

000110d2 <task_twi2_lcd_cls>:
	}
}
#endif

void task_twi2_lcd_cls(void)
{
   110d2:	2f 92       	push	r2
   110d4:	3f 92       	push	r3
   110d6:	4f 92       	push	r4
   110d8:	5f 92       	push	r5
   110da:	6f 92       	push	r6
   110dc:	7f 92       	push	r7
   110de:	8f 92       	push	r8
   110e0:	9f 92       	push	r9
   110e2:	af 92       	push	r10
   110e4:	bf 92       	push	r11
   110e6:	cf 92       	push	r12
   110e8:	df 92       	push	r13
   110ea:	ef 92       	push	r14
   110ec:	ff 92       	push	r15
   110ee:	0f 93       	push	r16
   110f0:	1f 93       	push	r17
   110f2:	cf 93       	push	r28
   110f4:	df 93       	push	r29
   110f6:	cd b7       	in	r28, 0x3d	; 61
   110f8:	de b7       	in	r29, 0x3e	; 62
	if (twi2_waitUntilReady(true)) {
   110fa:	81 e0       	ldi	r24, 0x01	; 1
   110fc:	0e 94 1c 63 	call	0xc638	; 0xc638 <twi2_waitUntilReady>
   11100:	88 23       	and	r24, r24
   11102:	09 f4       	brne	.+2      	; 0x11106 <task_twi2_lcd_cls+0x34>
   11104:	7b c0       	rjmp	.+246    	; 0x111fc <task_twi2_lcd_cls+0x12a>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_CLS;
   11106:	81 e1       	ldi	r24, 0x11	; 17
   11108:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_packet.length = 0;
   1110c:	10 92 36 20 	sts	0x2036, r1	; 0x802036 <g_twi2_packet+0x8>
   11110:	10 92 37 20 	sts	0x2037, r1	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   11114:	6e e2       	ldi	r22, 0x2E	; 46
   11116:	70 e2       	ldi	r23, 0x20	; 32
   11118:	80 e8       	ldi	r24, 0x80	; 128
   1111a:	94 e0       	ldi	r25, 0x04	; 4
   1111c:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   11120:	0e 94 1a 5f 	call	0xbe34	; 0xbe34 <sysclk_get_cpu_hz>
   11124:	dc 01       	movw	r26, r24
   11126:	cb 01       	movw	r24, r22
   11128:	1c 01       	movw	r2, r24
   1112a:	2d 01       	movw	r4, r26
   1112c:	61 2c       	mov	r6, r1
   1112e:	71 2c       	mov	r7, r1
   11130:	43 01       	movw	r8, r6
   11132:	0f 2e       	mov	r0, r31
   11134:	f6 e0       	ldi	r31, 0x06	; 6
   11136:	af 2e       	mov	r10, r31
   11138:	f0 2d       	mov	r31, r0
   1113a:	b1 2c       	mov	r11, r1
   1113c:	c1 2c       	mov	r12, r1
   1113e:	d1 2c       	mov	r13, r1
   11140:	e1 2c       	mov	r14, r1
   11142:	f1 2c       	mov	r15, r1
   11144:	00 e0       	ldi	r16, 0x00	; 0
   11146:	10 e0       	ldi	r17, 0x00	; 0
   11148:	22 2d       	mov	r18, r2
   1114a:	33 2d       	mov	r19, r3
   1114c:	44 2d       	mov	r20, r4
   1114e:	55 2d       	mov	r21, r5
   11150:	66 2d       	mov	r22, r6
   11152:	77 2d       	mov	r23, r7
   11154:	88 2d       	mov	r24, r8
   11156:	99 2d       	mov	r25, r9
   11158:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
   1115c:	22 2e       	mov	r2, r18
   1115e:	33 2e       	mov	r3, r19
   11160:	44 2e       	mov	r4, r20
   11162:	55 2e       	mov	r5, r21
   11164:	66 2e       	mov	r6, r22
   11166:	77 2e       	mov	r7, r23
   11168:	88 2e       	mov	r8, r24
   1116a:	99 2e       	mov	r9, r25
   1116c:	a2 2c       	mov	r10, r2
   1116e:	b3 2c       	mov	r11, r3
   11170:	c4 2c       	mov	r12, r4
   11172:	d5 2c       	mov	r13, r5
   11174:	e6 2c       	mov	r14, r6
   11176:	f7 2c       	mov	r15, r7
   11178:	08 2d       	mov	r16, r8
   1117a:	19 2d       	mov	r17, r9
   1117c:	2a 2d       	mov	r18, r10
   1117e:	3b 2d       	mov	r19, r11
   11180:	4c 2d       	mov	r20, r12
   11182:	5d 2d       	mov	r21, r13
   11184:	6e 2d       	mov	r22, r14
   11186:	7f 2d       	mov	r23, r15
   11188:	80 2f       	mov	r24, r16
   1118a:	91 2f       	mov	r25, r17
   1118c:	21 5c       	subi	r18, 0xC1	; 193
   1118e:	3d 4b       	sbci	r19, 0xBD	; 189
   11190:	40 4f       	sbci	r20, 0xF0	; 240
   11192:	5f 4f       	sbci	r21, 0xFF	; 255
   11194:	6f 4f       	sbci	r22, 0xFF	; 255
   11196:	7f 4f       	sbci	r23, 0xFF	; 255
   11198:	8f 4f       	sbci	r24, 0xFF	; 255
   1119a:	9f 4f       	sbci	r25, 0xFF	; 255
   1119c:	a2 2e       	mov	r10, r18
   1119e:	b3 2e       	mov	r11, r19
   111a0:	c4 2e       	mov	r12, r20
   111a2:	d5 2e       	mov	r13, r21
   111a4:	e6 2e       	mov	r14, r22
   111a6:	f7 2e       	mov	r15, r23
   111a8:	08 2f       	mov	r16, r24
   111aa:	19 2f       	mov	r17, r25
   111ac:	2a 2d       	mov	r18, r10
   111ae:	3b 2d       	mov	r19, r11
   111b0:	4c 2d       	mov	r20, r12
   111b2:	5d 2d       	mov	r21, r13
   111b4:	6e 2d       	mov	r22, r14
   111b6:	7f 2d       	mov	r23, r15
   111b8:	80 2f       	mov	r24, r16
   111ba:	91 2f       	mov	r25, r17
   111bc:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
   111c0:	dc 01       	movw	r26, r24
   111c2:	cb 01       	movw	r24, r22
   111c4:	20 e0       	ldi	r18, 0x00	; 0
   111c6:	34 e2       	ldi	r19, 0x24	; 36
   111c8:	44 e7       	ldi	r20, 0x74	; 116
   111ca:	59 e4       	ldi	r21, 0x49	; 73
   111cc:	bc 01       	movw	r22, r24
   111ce:	cd 01       	movw	r24, r26
   111d0:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   111d4:	dc 01       	movw	r26, r24
   111d6:	cb 01       	movw	r24, r22
   111d8:	bc 01       	movw	r22, r24
   111da:	cd 01       	movw	r24, r26
   111dc:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
   111e0:	a2 2e       	mov	r10, r18
   111e2:	b3 2e       	mov	r11, r19
   111e4:	c4 2e       	mov	r12, r20
   111e6:	d5 2e       	mov	r13, r21
   111e8:	e6 2e       	mov	r14, r22
   111ea:	f7 2e       	mov	r15, r23
   111ec:	08 2f       	mov	r16, r24
   111ee:	19 2f       	mov	r17, r25
   111f0:	d6 01       	movw	r26, r12
   111f2:	c5 01       	movw	r24, r10
   111f4:	bc 01       	movw	r22, r24
   111f6:	cd 01       	movw	r24, r26
   111f8:	0e 94 5a 60 	call	0xc0b4	; 0xc0b4 <__portable_avr_delay_cycles>
	}
}
   111fc:	00 00       	nop
   111fe:	df 91       	pop	r29
   11200:	cf 91       	pop	r28
   11202:	1f 91       	pop	r17
   11204:	0f 91       	pop	r16
   11206:	ff 90       	pop	r15
   11208:	ef 90       	pop	r14
   1120a:	df 90       	pop	r13
   1120c:	cf 90       	pop	r12
   1120e:	bf 90       	pop	r11
   11210:	af 90       	pop	r10
   11212:	9f 90       	pop	r9
   11214:	8f 90       	pop	r8
   11216:	7f 90       	pop	r7
   11218:	6f 90       	pop	r6
   1121a:	5f 90       	pop	r5
   1121c:	4f 90       	pop	r4
   1121e:	3f 90       	pop	r3
   11220:	2f 90       	pop	r2
   11222:	08 95       	ret

00011224 <task_twi2_lcd_pos_xy>:

void task_twi2_lcd_pos_xy(uint8_t x, uint8_t y)
{
   11224:	2f 92       	push	r2
   11226:	3f 92       	push	r3
   11228:	4f 92       	push	r4
   1122a:	5f 92       	push	r5
   1122c:	6f 92       	push	r6
   1122e:	7f 92       	push	r7
   11230:	8f 92       	push	r8
   11232:	9f 92       	push	r9
   11234:	af 92       	push	r10
   11236:	bf 92       	push	r11
   11238:	cf 92       	push	r12
   1123a:	df 92       	push	r13
   1123c:	ef 92       	push	r14
   1123e:	ff 92       	push	r15
   11240:	0f 93       	push	r16
   11242:	1f 93       	push	r17
   11244:	cf 93       	push	r28
   11246:	df 93       	push	r29
   11248:	1f 92       	push	r1
   1124a:	1f 92       	push	r1
   1124c:	cd b7       	in	r28, 0x3d	; 61
   1124e:	de b7       	in	r29, 0x3e	; 62
   11250:	89 83       	std	Y+1, r24	; 0x01
   11252:	6a 83       	std	Y+2, r22	; 0x02
	if (twi2_waitUntilReady(false)) {
   11254:	80 e0       	ldi	r24, 0x00	; 0
   11256:	0e 94 1c 63 	call	0xc638	; 0xc638 <twi2_waitUntilReady>
   1125a:	88 23       	and	r24, r24
   1125c:	09 f4       	brne	.+2      	; 0x11260 <task_twi2_lcd_pos_xy+0x3c>
   1125e:	83 c0       	rjmp	.+262    	; 0x11366 <task_twi2_lcd_pos_xy+0x142>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_SET_POS_X_Y;
   11260:	80 e2       	ldi	r24, 0x20	; 32
   11262:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = x;
   11266:	89 81       	ldd	r24, Y+1	; 0x01
   11268:	80 93 fb 2c 	sts	0x2CFB, r24	; 0x802cfb <g_twi2_m_data>
		g_twi2_m_data[1] = y;
   1126c:	8a 81       	ldd	r24, Y+2	; 0x02
   1126e:	80 93 fc 2c 	sts	0x2CFC, r24	; 0x802cfc <g_twi2_m_data+0x1>
		g_twi2_packet.length = 2;
   11272:	82 e0       	ldi	r24, 0x02	; 2
   11274:	90 e0       	ldi	r25, 0x00	; 0
   11276:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   1127a:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   1127e:	6e e2       	ldi	r22, 0x2E	; 46
   11280:	70 e2       	ldi	r23, 0x20	; 32
   11282:	80 e8       	ldi	r24, 0x80	; 128
   11284:	94 e0       	ldi	r25, 0x04	; 4
   11286:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   1128a:	0e 94 1a 5f 	call	0xbe34	; 0xbe34 <sysclk_get_cpu_hz>
   1128e:	dc 01       	movw	r26, r24
   11290:	cb 01       	movw	r24, r22
   11292:	1c 01       	movw	r2, r24
   11294:	2d 01       	movw	r4, r26
   11296:	61 2c       	mov	r6, r1
   11298:	71 2c       	mov	r7, r1
   1129a:	43 01       	movw	r8, r6
   1129c:	0f 2e       	mov	r0, r31
   1129e:	f6 e0       	ldi	r31, 0x06	; 6
   112a0:	af 2e       	mov	r10, r31
   112a2:	f0 2d       	mov	r31, r0
   112a4:	b1 2c       	mov	r11, r1
   112a6:	c1 2c       	mov	r12, r1
   112a8:	d1 2c       	mov	r13, r1
   112aa:	e1 2c       	mov	r14, r1
   112ac:	f1 2c       	mov	r15, r1
   112ae:	00 e0       	ldi	r16, 0x00	; 0
   112b0:	10 e0       	ldi	r17, 0x00	; 0
   112b2:	22 2d       	mov	r18, r2
   112b4:	33 2d       	mov	r19, r3
   112b6:	44 2d       	mov	r20, r4
   112b8:	55 2d       	mov	r21, r5
   112ba:	66 2d       	mov	r22, r6
   112bc:	77 2d       	mov	r23, r7
   112be:	88 2d       	mov	r24, r8
   112c0:	99 2d       	mov	r25, r9
   112c2:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
   112c6:	22 2e       	mov	r2, r18
   112c8:	33 2e       	mov	r3, r19
   112ca:	44 2e       	mov	r4, r20
   112cc:	55 2e       	mov	r5, r21
   112ce:	66 2e       	mov	r6, r22
   112d0:	77 2e       	mov	r7, r23
   112d2:	88 2e       	mov	r8, r24
   112d4:	99 2e       	mov	r9, r25
   112d6:	a2 2c       	mov	r10, r2
   112d8:	b3 2c       	mov	r11, r3
   112da:	c4 2c       	mov	r12, r4
   112dc:	d5 2c       	mov	r13, r5
   112de:	e6 2c       	mov	r14, r6
   112e0:	f7 2c       	mov	r15, r7
   112e2:	08 2d       	mov	r16, r8
   112e4:	19 2d       	mov	r17, r9
   112e6:	2a 2d       	mov	r18, r10
   112e8:	3b 2d       	mov	r19, r11
   112ea:	4c 2d       	mov	r20, r12
   112ec:	5d 2d       	mov	r21, r13
   112ee:	6e 2d       	mov	r22, r14
   112f0:	7f 2d       	mov	r23, r15
   112f2:	80 2f       	mov	r24, r16
   112f4:	91 2f       	mov	r25, r17
   112f6:	21 5c       	subi	r18, 0xC1	; 193
   112f8:	3d 4b       	sbci	r19, 0xBD	; 189
   112fa:	40 4f       	sbci	r20, 0xF0	; 240
   112fc:	5f 4f       	sbci	r21, 0xFF	; 255
   112fe:	6f 4f       	sbci	r22, 0xFF	; 255
   11300:	7f 4f       	sbci	r23, 0xFF	; 255
   11302:	8f 4f       	sbci	r24, 0xFF	; 255
   11304:	9f 4f       	sbci	r25, 0xFF	; 255
   11306:	a2 2e       	mov	r10, r18
   11308:	b3 2e       	mov	r11, r19
   1130a:	c4 2e       	mov	r12, r20
   1130c:	d5 2e       	mov	r13, r21
   1130e:	e6 2e       	mov	r14, r22
   11310:	f7 2e       	mov	r15, r23
   11312:	08 2f       	mov	r16, r24
   11314:	19 2f       	mov	r17, r25
   11316:	2a 2d       	mov	r18, r10
   11318:	3b 2d       	mov	r19, r11
   1131a:	4c 2d       	mov	r20, r12
   1131c:	5d 2d       	mov	r21, r13
   1131e:	6e 2d       	mov	r22, r14
   11320:	7f 2d       	mov	r23, r15
   11322:	80 2f       	mov	r24, r16
   11324:	91 2f       	mov	r25, r17
   11326:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
   1132a:	dc 01       	movw	r26, r24
   1132c:	cb 01       	movw	r24, r22
   1132e:	20 e0       	ldi	r18, 0x00	; 0
   11330:	34 e2       	ldi	r19, 0x24	; 36
   11332:	44 e7       	ldi	r20, 0x74	; 116
   11334:	59 e4       	ldi	r21, 0x49	; 73
   11336:	bc 01       	movw	r22, r24
   11338:	cd 01       	movw	r24, r26
   1133a:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   1133e:	dc 01       	movw	r26, r24
   11340:	cb 01       	movw	r24, r22
   11342:	bc 01       	movw	r22, r24
   11344:	cd 01       	movw	r24, r26
   11346:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
   1134a:	a2 2e       	mov	r10, r18
   1134c:	b3 2e       	mov	r11, r19
   1134e:	c4 2e       	mov	r12, r20
   11350:	d5 2e       	mov	r13, r21
   11352:	e6 2e       	mov	r14, r22
   11354:	f7 2e       	mov	r15, r23
   11356:	08 2f       	mov	r16, r24
   11358:	19 2f       	mov	r17, r25
   1135a:	d6 01       	movw	r26, r12
   1135c:	c5 01       	movw	r24, r10
   1135e:	bc 01       	movw	r22, r24
   11360:	cd 01       	movw	r24, r26
   11362:	0e 94 5a 60 	call	0xc0b4	; 0xc0b4 <__portable_avr_delay_cycles>
	}
}
   11366:	00 00       	nop
   11368:	0f 90       	pop	r0
   1136a:	0f 90       	pop	r0
   1136c:	df 91       	pop	r29
   1136e:	cf 91       	pop	r28
   11370:	1f 91       	pop	r17
   11372:	0f 91       	pop	r16
   11374:	ff 90       	pop	r15
   11376:	ef 90       	pop	r14
   11378:	df 90       	pop	r13
   1137a:	cf 90       	pop	r12
   1137c:	bf 90       	pop	r11
   1137e:	af 90       	pop	r10
   11380:	9f 90       	pop	r9
   11382:	8f 90       	pop	r8
   11384:	7f 90       	pop	r7
   11386:	6f 90       	pop	r6
   11388:	5f 90       	pop	r5
   1138a:	4f 90       	pop	r4
   1138c:	3f 90       	pop	r3
   1138e:	2f 90       	pop	r2
   11390:	08 95       	ret

00011392 <task_twi2_lcd_str>:

void task_twi2_lcd_str(uint8_t x, uint8_t y, const char* str)
{
   11392:	2f 92       	push	r2
   11394:	3f 92       	push	r3
   11396:	4f 92       	push	r4
   11398:	5f 92       	push	r5
   1139a:	6f 92       	push	r6
   1139c:	7f 92       	push	r7
   1139e:	8f 92       	push	r8
   113a0:	9f 92       	push	r9
   113a2:	af 92       	push	r10
   113a4:	bf 92       	push	r11
   113a6:	cf 92       	push	r12
   113a8:	df 92       	push	r13
   113aa:	ef 92       	push	r14
   113ac:	ff 92       	push	r15
   113ae:	0f 93       	push	r16
   113b0:	1f 93       	push	r17
   113b2:	cf 93       	push	r28
   113b4:	df 93       	push	r29
   113b6:	cd b7       	in	r28, 0x3d	; 61
   113b8:	de b7       	in	r29, 0x3e	; 62
   113ba:	27 97       	sbiw	r28, 0x07	; 7
   113bc:	cd bf       	out	0x3d, r28	; 61
   113be:	de bf       	out	0x3e, r29	; 62
   113c0:	8c 83       	std	Y+4, r24	; 0x04
   113c2:	6d 83       	std	Y+5, r22	; 0x05
   113c4:	4e 83       	std	Y+6, r20	; 0x06
   113c6:	5f 83       	std	Y+7, r21	; 0x07
	uint8_t slen = strlen(str);
   113c8:	8e 81       	ldd	r24, Y+6	; 0x06
   113ca:	9f 81       	ldd	r25, Y+7	; 0x07
   113cc:	0f 94 69 33 	call	0x266d2	; 0x266d2 <strlen>
   113d0:	89 83       	std	Y+1, r24	; 0x01
	if (!slen) {
   113d2:	89 81       	ldd	r24, Y+1	; 0x01
   113d4:	88 23       	and	r24, r24
   113d6:	09 f4       	brne	.+2      	; 0x113da <task_twi2_lcd_str+0x48>
   113d8:	c6 c0       	rjmp	.+396    	; 0x11566 <task_twi2_lcd_str+0x1d4>
		return;
	}

	if (twi2_waitUntilReady(false)) {
   113da:	80 e0       	ldi	r24, 0x00	; 0
   113dc:	0e 94 1c 63 	call	0xc638	; 0xc638 <twi2_waitUntilReady>
   113e0:	88 23       	and	r24, r24
   113e2:	09 f4       	brne	.+2      	; 0x113e6 <task_twi2_lcd_str+0x54>
   113e4:	c1 c0       	rjmp	.+386    	; 0x11568 <task_twi2_lcd_str+0x1d6>
		while (slen) {
   113e6:	ba c0       	rjmp	.+372    	; 0x1155c <task_twi2_lcd_str+0x1ca>
			uint8_t this_len = slen;
   113e8:	89 81       	ldd	r24, Y+1	; 0x01
   113ea:	8a 83       	std	Y+2, r24	; 0x02
			if (this_len > TWI2_STR_MAXLEN) {
   113ec:	8a 81       	ldd	r24, Y+2	; 0x02
   113ee:	87 30       	cpi	r24, 0x07	; 7
   113f0:	10 f0       	brcs	.+4      	; 0x113f6 <task_twi2_lcd_str+0x64>
				this_len = TWI2_STR_MAXLEN;
   113f2:	86 e0       	ldi	r24, 0x06	; 6
   113f4:	8a 83       	std	Y+2, r24	; 0x02
			}

			/* Chunk of the string */
			{
				task_twi2_lcd_pos_xy(x, y);
   113f6:	6d 81       	ldd	r22, Y+5	; 0x05
   113f8:	8c 81       	ldd	r24, Y+4	; 0x04
   113fa:	14 df       	rcall	.-472    	; 0x11224 <task_twi2_lcd_pos_xy>

				twi2_waitUntilReady(false);
   113fc:	80 e0       	ldi	r24, 0x00	; 0
   113fe:	0e 94 1c 63 	call	0xc638	; 0xc638 <twi2_waitUntilReady>
				g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
   11402:	80 e3       	ldi	r24, 0x30	; 48
   11404:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
				g_twi2_m_data[0] = this_len;
   11408:	8a 81       	ldd	r24, Y+2	; 0x02
   1140a:	80 93 fb 2c 	sts	0x2CFB, r24	; 0x802cfb <g_twi2_m_data>
				for (uint8_t idx = 1; idx <= this_len; ++idx) {
   1140e:	81 e0       	ldi	r24, 0x01	; 1
   11410:	8b 83       	std	Y+3, r24	; 0x03
   11412:	15 c0       	rjmp	.+42     	; 0x1143e <task_twi2_lcd_str+0xac>
					g_twi2_m_data[idx] = *(str++);
   11414:	8b 81       	ldd	r24, Y+3	; 0x03
   11416:	28 2f       	mov	r18, r24
   11418:	30 e0       	ldi	r19, 0x00	; 0
   1141a:	8e 81       	ldd	r24, Y+6	; 0x06
   1141c:	9f 81       	ldd	r25, Y+7	; 0x07
   1141e:	ac 01       	movw	r20, r24
   11420:	4f 5f       	subi	r20, 0xFF	; 255
   11422:	5f 4f       	sbci	r21, 0xFF	; 255
   11424:	4e 83       	std	Y+6, r20	; 0x06
   11426:	5f 83       	std	Y+7, r21	; 0x07
   11428:	fc 01       	movw	r30, r24
   1142a:	80 81       	ld	r24, Z
   1142c:	48 2f       	mov	r20, r24
   1142e:	c9 01       	movw	r24, r18
   11430:	85 50       	subi	r24, 0x05	; 5
   11432:	93 4d       	sbci	r25, 0xD3	; 211
   11434:	fc 01       	movw	r30, r24
   11436:	40 83       	st	Z, r20
				task_twi2_lcd_pos_xy(x, y);

				twi2_waitUntilReady(false);
				g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
				g_twi2_m_data[0] = this_len;
				for (uint8_t idx = 1; idx <= this_len; ++idx) {
   11438:	8b 81       	ldd	r24, Y+3	; 0x03
   1143a:	8f 5f       	subi	r24, 0xFF	; 255
   1143c:	8b 83       	std	Y+3, r24	; 0x03
   1143e:	9b 81       	ldd	r25, Y+3	; 0x03
   11440:	8a 81       	ldd	r24, Y+2	; 0x02
   11442:	89 17       	cp	r24, r25
   11444:	38 f7       	brcc	.-50     	; 0x11414 <task_twi2_lcd_str+0x82>
					g_twi2_m_data[idx] = *(str++);
				}
				g_twi2_packet.length = this_len + 1;
   11446:	8a 81       	ldd	r24, Y+2	; 0x02
   11448:	88 2f       	mov	r24, r24
   1144a:	90 e0       	ldi	r25, 0x00	; 0
   1144c:	01 96       	adiw	r24, 0x01	; 1
   1144e:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   11452:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
				twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   11456:	6e e2       	ldi	r22, 0x2E	; 46
   11458:	70 e2       	ldi	r23, 0x20	; 32
   1145a:	80 e8       	ldi	r24, 0x80	; 128
   1145c:	94 e0       	ldi	r25, 0x04	; 4
   1145e:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <twi_master_write>
				delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   11462:	0e 94 1a 5f 	call	0xbe34	; 0xbe34 <sysclk_get_cpu_hz>
   11466:	dc 01       	movw	r26, r24
   11468:	cb 01       	movw	r24, r22
   1146a:	1c 01       	movw	r2, r24
   1146c:	2d 01       	movw	r4, r26
   1146e:	61 2c       	mov	r6, r1
   11470:	71 2c       	mov	r7, r1
   11472:	43 01       	movw	r8, r6
   11474:	0f 2e       	mov	r0, r31
   11476:	f6 e0       	ldi	r31, 0x06	; 6
   11478:	af 2e       	mov	r10, r31
   1147a:	f0 2d       	mov	r31, r0
   1147c:	b1 2c       	mov	r11, r1
   1147e:	c1 2c       	mov	r12, r1
   11480:	d1 2c       	mov	r13, r1
   11482:	e1 2c       	mov	r14, r1
   11484:	f1 2c       	mov	r15, r1
   11486:	00 e0       	ldi	r16, 0x00	; 0
   11488:	10 e0       	ldi	r17, 0x00	; 0
   1148a:	22 2d       	mov	r18, r2
   1148c:	33 2d       	mov	r19, r3
   1148e:	44 2d       	mov	r20, r4
   11490:	55 2d       	mov	r21, r5
   11492:	66 2d       	mov	r22, r6
   11494:	77 2d       	mov	r23, r7
   11496:	88 2d       	mov	r24, r8
   11498:	99 2d       	mov	r25, r9
   1149a:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
   1149e:	22 2e       	mov	r2, r18
   114a0:	33 2e       	mov	r3, r19
   114a2:	44 2e       	mov	r4, r20
   114a4:	55 2e       	mov	r5, r21
   114a6:	66 2e       	mov	r6, r22
   114a8:	77 2e       	mov	r7, r23
   114aa:	88 2e       	mov	r8, r24
   114ac:	99 2e       	mov	r9, r25
   114ae:	a2 2c       	mov	r10, r2
   114b0:	b3 2c       	mov	r11, r3
   114b2:	c4 2c       	mov	r12, r4
   114b4:	d5 2c       	mov	r13, r5
   114b6:	e6 2c       	mov	r14, r6
   114b8:	f7 2c       	mov	r15, r7
   114ba:	08 2d       	mov	r16, r8
   114bc:	19 2d       	mov	r17, r9
   114be:	2a 2d       	mov	r18, r10
   114c0:	3b 2d       	mov	r19, r11
   114c2:	4c 2d       	mov	r20, r12
   114c4:	5d 2d       	mov	r21, r13
   114c6:	6e 2d       	mov	r22, r14
   114c8:	7f 2d       	mov	r23, r15
   114ca:	80 2f       	mov	r24, r16
   114cc:	91 2f       	mov	r25, r17
   114ce:	21 5c       	subi	r18, 0xC1	; 193
   114d0:	3d 4b       	sbci	r19, 0xBD	; 189
   114d2:	40 4f       	sbci	r20, 0xF0	; 240
   114d4:	5f 4f       	sbci	r21, 0xFF	; 255
   114d6:	6f 4f       	sbci	r22, 0xFF	; 255
   114d8:	7f 4f       	sbci	r23, 0xFF	; 255
   114da:	8f 4f       	sbci	r24, 0xFF	; 255
   114dc:	9f 4f       	sbci	r25, 0xFF	; 255
   114de:	a2 2e       	mov	r10, r18
   114e0:	b3 2e       	mov	r11, r19
   114e2:	c4 2e       	mov	r12, r20
   114e4:	d5 2e       	mov	r13, r21
   114e6:	e6 2e       	mov	r14, r22
   114e8:	f7 2e       	mov	r15, r23
   114ea:	08 2f       	mov	r16, r24
   114ec:	19 2f       	mov	r17, r25
   114ee:	2a 2d       	mov	r18, r10
   114f0:	3b 2d       	mov	r19, r11
   114f2:	4c 2d       	mov	r20, r12
   114f4:	5d 2d       	mov	r21, r13
   114f6:	6e 2d       	mov	r22, r14
   114f8:	7f 2d       	mov	r23, r15
   114fa:	80 2f       	mov	r24, r16
   114fc:	91 2f       	mov	r25, r17
   114fe:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
   11502:	dc 01       	movw	r26, r24
   11504:	cb 01       	movw	r24, r22
   11506:	20 e0       	ldi	r18, 0x00	; 0
   11508:	34 e2       	ldi	r19, 0x24	; 36
   1150a:	44 e7       	ldi	r20, 0x74	; 116
   1150c:	59 e4       	ldi	r21, 0x49	; 73
   1150e:	bc 01       	movw	r22, r24
   11510:	cd 01       	movw	r24, r26
   11512:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   11516:	dc 01       	movw	r26, r24
   11518:	cb 01       	movw	r24, r22
   1151a:	bc 01       	movw	r22, r24
   1151c:	cd 01       	movw	r24, r26
   1151e:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
   11522:	a2 2e       	mov	r10, r18
   11524:	b3 2e       	mov	r11, r19
   11526:	c4 2e       	mov	r12, r20
   11528:	d5 2e       	mov	r13, r21
   1152a:	e6 2e       	mov	r14, r22
   1152c:	f7 2e       	mov	r15, r23
   1152e:	08 2f       	mov	r16, r24
   11530:	19 2f       	mov	r17, r25
   11532:	d6 01       	movw	r26, r12
   11534:	c5 01       	movw	r24, r10
   11536:	bc 01       	movw	r22, r24
   11538:	cd 01       	movw	r24, r26
   1153a:	0e 94 5a 60 	call	0xc0b4	; 0xc0b4 <__portable_avr_delay_cycles>
			}

			x    += this_len * 6;
   1153e:	9a 81       	ldd	r25, Y+2	; 0x02
   11540:	89 2f       	mov	r24, r25
   11542:	88 0f       	add	r24, r24
   11544:	89 0f       	add	r24, r25
   11546:	88 0f       	add	r24, r24
   11548:	98 2f       	mov	r25, r24
   1154a:	8c 81       	ldd	r24, Y+4	; 0x04
   1154c:	89 0f       	add	r24, r25
   1154e:	8c 83       	std	Y+4, r24	; 0x04
			slen -= this_len;
   11550:	99 81       	ldd	r25, Y+1	; 0x01
   11552:	8a 81       	ldd	r24, Y+2	; 0x02
   11554:	f9 2f       	mov	r31, r25
   11556:	f8 1b       	sub	r31, r24
   11558:	8f 2f       	mov	r24, r31
   1155a:	89 83       	std	Y+1, r24	; 0x01
	if (!slen) {
		return;
	}

	if (twi2_waitUntilReady(false)) {
		while (slen) {
   1155c:	89 81       	ldd	r24, Y+1	; 0x01
   1155e:	88 23       	and	r24, r24
   11560:	09 f0       	breq	.+2      	; 0x11564 <task_twi2_lcd_str+0x1d2>
   11562:	42 cf       	rjmp	.-380    	; 0x113e8 <task_twi2_lcd_str+0x56>
   11564:	01 c0       	rjmp	.+2      	; 0x11568 <task_twi2_lcd_str+0x1d6>

void task_twi2_lcd_str(uint8_t x, uint8_t y, const char* str)
{
	uint8_t slen = strlen(str);
	if (!slen) {
		return;
   11566:	00 00       	nop

			x    += this_len * 6;
			slen -= this_len;
		}
	}
}
   11568:	27 96       	adiw	r28, 0x07	; 7
   1156a:	cd bf       	out	0x3d, r28	; 61
   1156c:	de bf       	out	0x3e, r29	; 62
   1156e:	df 91       	pop	r29
   11570:	cf 91       	pop	r28
   11572:	1f 91       	pop	r17
   11574:	0f 91       	pop	r16
   11576:	ff 90       	pop	r15
   11578:	ef 90       	pop	r14
   1157a:	df 90       	pop	r13
   1157c:	cf 90       	pop	r12
   1157e:	bf 90       	pop	r11
   11580:	af 90       	pop	r10
   11582:	9f 90       	pop	r9
   11584:	8f 90       	pop	r8
   11586:	7f 90       	pop	r7
   11588:	6f 90       	pop	r6
   1158a:	5f 90       	pop	r5
   1158c:	4f 90       	pop	r4
   1158e:	3f 90       	pop	r3
   11590:	2f 90       	pop	r2
   11592:	08 95       	ret

00011594 <task_twi2_lcd_line>:

void task_twi2_lcd_line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, uint8_t color)
{
   11594:	2f 92       	push	r2
   11596:	3f 92       	push	r3
   11598:	4f 92       	push	r4
   1159a:	5f 92       	push	r5
   1159c:	6f 92       	push	r6
   1159e:	7f 92       	push	r7
   115a0:	8f 92       	push	r8
   115a2:	9f 92       	push	r9
   115a4:	af 92       	push	r10
   115a6:	bf 92       	push	r11
   115a8:	cf 92       	push	r12
   115aa:	df 92       	push	r13
   115ac:	ef 92       	push	r14
   115ae:	ff 92       	push	r15
   115b0:	0f 93       	push	r16
   115b2:	1f 93       	push	r17
   115b4:	cf 93       	push	r28
   115b6:	df 93       	push	r29
   115b8:	cd b7       	in	r28, 0x3d	; 61
   115ba:	de b7       	in	r29, 0x3e	; 62
   115bc:	25 97       	sbiw	r28, 0x05	; 5
   115be:	cd bf       	out	0x3d, r28	; 61
   115c0:	de bf       	out	0x3e, r29	; 62
   115c2:	89 83       	std	Y+1, r24	; 0x01
   115c4:	6a 83       	std	Y+2, r22	; 0x02
   115c6:	4b 83       	std	Y+3, r20	; 0x03
   115c8:	2c 83       	std	Y+4, r18	; 0x04
   115ca:	0d 83       	std	Y+5, r16	; 0x05
	task_twi2_lcd_pos_xy(x1, y1);
   115cc:	6a 81       	ldd	r22, Y+2	; 0x02
   115ce:	89 81       	ldd	r24, Y+1	; 0x01
   115d0:	29 de       	rcall	.-942    	; 0x11224 <task_twi2_lcd_pos_xy>

	if (twi2_waitUntilReady(false)) {
   115d2:	80 e0       	ldi	r24, 0x00	; 0
   115d4:	0e 94 1c 63 	call	0xc638	; 0xc638 <twi2_waitUntilReady>
   115d8:	88 23       	and	r24, r24
   115da:	09 f4       	brne	.+2      	; 0x115de <task_twi2_lcd_line+0x4a>
   115dc:	86 c0       	rjmp	.+268    	; 0x116ea <task_twi2_lcd_line+0x156>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_DRAW_LINE;
   115de:	82 e3       	ldi	r24, 0x32	; 50
   115e0:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = x2;
   115e4:	8b 81       	ldd	r24, Y+3	; 0x03
   115e6:	80 93 fb 2c 	sts	0x2CFB, r24	; 0x802cfb <g_twi2_m_data>
		g_twi2_m_data[1] = y2;
   115ea:	8c 81       	ldd	r24, Y+4	; 0x04
   115ec:	80 93 fc 2c 	sts	0x2CFC, r24	; 0x802cfc <g_twi2_m_data+0x1>
		g_twi2_m_data[2] = color;
   115f0:	8d 81       	ldd	r24, Y+5	; 0x05
   115f2:	80 93 fd 2c 	sts	0x2CFD, r24	; 0x802cfd <g_twi2_m_data+0x2>
		g_twi2_packet.length = 3;
   115f6:	83 e0       	ldi	r24, 0x03	; 3
   115f8:	90 e0       	ldi	r25, 0x00	; 0
   115fa:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   115fe:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   11602:	6e e2       	ldi	r22, 0x2E	; 46
   11604:	70 e2       	ldi	r23, 0x20	; 32
   11606:	80 e8       	ldi	r24, 0x80	; 128
   11608:	94 e0       	ldi	r25, 0x04	; 4
   1160a:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   1160e:	0e 94 1a 5f 	call	0xbe34	; 0xbe34 <sysclk_get_cpu_hz>
   11612:	dc 01       	movw	r26, r24
   11614:	cb 01       	movw	r24, r22
   11616:	1c 01       	movw	r2, r24
   11618:	2d 01       	movw	r4, r26
   1161a:	61 2c       	mov	r6, r1
   1161c:	71 2c       	mov	r7, r1
   1161e:	43 01       	movw	r8, r6
   11620:	0f 2e       	mov	r0, r31
   11622:	f6 e0       	ldi	r31, 0x06	; 6
   11624:	af 2e       	mov	r10, r31
   11626:	f0 2d       	mov	r31, r0
   11628:	b1 2c       	mov	r11, r1
   1162a:	c1 2c       	mov	r12, r1
   1162c:	d1 2c       	mov	r13, r1
   1162e:	e1 2c       	mov	r14, r1
   11630:	f1 2c       	mov	r15, r1
   11632:	00 e0       	ldi	r16, 0x00	; 0
   11634:	10 e0       	ldi	r17, 0x00	; 0
   11636:	22 2d       	mov	r18, r2
   11638:	33 2d       	mov	r19, r3
   1163a:	44 2d       	mov	r20, r4
   1163c:	55 2d       	mov	r21, r5
   1163e:	66 2d       	mov	r22, r6
   11640:	77 2d       	mov	r23, r7
   11642:	88 2d       	mov	r24, r8
   11644:	99 2d       	mov	r25, r9
   11646:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
   1164a:	22 2e       	mov	r2, r18
   1164c:	33 2e       	mov	r3, r19
   1164e:	44 2e       	mov	r4, r20
   11650:	55 2e       	mov	r5, r21
   11652:	66 2e       	mov	r6, r22
   11654:	77 2e       	mov	r7, r23
   11656:	88 2e       	mov	r8, r24
   11658:	99 2e       	mov	r9, r25
   1165a:	a2 2c       	mov	r10, r2
   1165c:	b3 2c       	mov	r11, r3
   1165e:	c4 2c       	mov	r12, r4
   11660:	d5 2c       	mov	r13, r5
   11662:	e6 2c       	mov	r14, r6
   11664:	f7 2c       	mov	r15, r7
   11666:	08 2d       	mov	r16, r8
   11668:	19 2d       	mov	r17, r9
   1166a:	2a 2d       	mov	r18, r10
   1166c:	3b 2d       	mov	r19, r11
   1166e:	4c 2d       	mov	r20, r12
   11670:	5d 2d       	mov	r21, r13
   11672:	6e 2d       	mov	r22, r14
   11674:	7f 2d       	mov	r23, r15
   11676:	80 2f       	mov	r24, r16
   11678:	91 2f       	mov	r25, r17
   1167a:	21 5c       	subi	r18, 0xC1	; 193
   1167c:	3d 4b       	sbci	r19, 0xBD	; 189
   1167e:	40 4f       	sbci	r20, 0xF0	; 240
   11680:	5f 4f       	sbci	r21, 0xFF	; 255
   11682:	6f 4f       	sbci	r22, 0xFF	; 255
   11684:	7f 4f       	sbci	r23, 0xFF	; 255
   11686:	8f 4f       	sbci	r24, 0xFF	; 255
   11688:	9f 4f       	sbci	r25, 0xFF	; 255
   1168a:	a2 2e       	mov	r10, r18
   1168c:	b3 2e       	mov	r11, r19
   1168e:	c4 2e       	mov	r12, r20
   11690:	d5 2e       	mov	r13, r21
   11692:	e6 2e       	mov	r14, r22
   11694:	f7 2e       	mov	r15, r23
   11696:	08 2f       	mov	r16, r24
   11698:	19 2f       	mov	r17, r25
   1169a:	2a 2d       	mov	r18, r10
   1169c:	3b 2d       	mov	r19, r11
   1169e:	4c 2d       	mov	r20, r12
   116a0:	5d 2d       	mov	r21, r13
   116a2:	6e 2d       	mov	r22, r14
   116a4:	7f 2d       	mov	r23, r15
   116a6:	80 2f       	mov	r24, r16
   116a8:	91 2f       	mov	r25, r17
   116aa:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
   116ae:	dc 01       	movw	r26, r24
   116b0:	cb 01       	movw	r24, r22
   116b2:	20 e0       	ldi	r18, 0x00	; 0
   116b4:	34 e2       	ldi	r19, 0x24	; 36
   116b6:	44 e7       	ldi	r20, 0x74	; 116
   116b8:	59 e4       	ldi	r21, 0x49	; 73
   116ba:	bc 01       	movw	r22, r24
   116bc:	cd 01       	movw	r24, r26
   116be:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   116c2:	dc 01       	movw	r26, r24
   116c4:	cb 01       	movw	r24, r22
   116c6:	bc 01       	movw	r22, r24
   116c8:	cd 01       	movw	r24, r26
   116ca:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
   116ce:	a2 2e       	mov	r10, r18
   116d0:	b3 2e       	mov	r11, r19
   116d2:	c4 2e       	mov	r12, r20
   116d4:	d5 2e       	mov	r13, r21
   116d6:	e6 2e       	mov	r14, r22
   116d8:	f7 2e       	mov	r15, r23
   116da:	08 2f       	mov	r16, r24
   116dc:	19 2f       	mov	r17, r25
   116de:	d6 01       	movw	r26, r12
   116e0:	c5 01       	movw	r24, r10
   116e2:	bc 01       	movw	r22, r24
   116e4:	cd 01       	movw	r24, r26
   116e6:	0e 94 5a 60 	call	0xc0b4	; 0xc0b4 <__portable_avr_delay_cycles>
	}
}
   116ea:	00 00       	nop
   116ec:	25 96       	adiw	r28, 0x05	; 5
   116ee:	cd bf       	out	0x3d, r28	; 61
   116f0:	de bf       	out	0x3e, r29	; 62
   116f2:	df 91       	pop	r29
   116f4:	cf 91       	pop	r28
   116f6:	1f 91       	pop	r17
   116f8:	0f 91       	pop	r16
   116fa:	ff 90       	pop	r15
   116fc:	ef 90       	pop	r14
   116fe:	df 90       	pop	r13
   11700:	cf 90       	pop	r12
   11702:	bf 90       	pop	r11
   11704:	af 90       	pop	r10
   11706:	9f 90       	pop	r9
   11708:	8f 90       	pop	r8
   1170a:	7f 90       	pop	r7
   1170c:	6f 90       	pop	r6
   1170e:	5f 90       	pop	r5
   11710:	4f 90       	pop	r4
   11712:	3f 90       	pop	r3
   11714:	2f 90       	pop	r2
   11716:	08 95       	ret

00011718 <task_twi2_lcd_rect>:

void task_twi2_lcd_rect(uint8_t x, uint8_t y, uint8_t width, uint8_t height, bool filled, uint8_t color)
{
   11718:	2f 92       	push	r2
   1171a:	3f 92       	push	r3
   1171c:	4f 92       	push	r4
   1171e:	5f 92       	push	r5
   11720:	6f 92       	push	r6
   11722:	7f 92       	push	r7
   11724:	8f 92       	push	r8
   11726:	9f 92       	push	r9
   11728:	af 92       	push	r10
   1172a:	bf 92       	push	r11
   1172c:	cf 92       	push	r12
   1172e:	df 92       	push	r13
   11730:	ef 92       	push	r14
   11732:	ff 92       	push	r15
   11734:	0f 93       	push	r16
   11736:	1f 93       	push	r17
   11738:	cf 93       	push	r28
   1173a:	df 93       	push	r29
   1173c:	00 d0       	rcall	.+0      	; 0x1173e <task_twi2_lcd_rect+0x26>
   1173e:	00 d0       	rcall	.+0      	; 0x11740 <task_twi2_lcd_rect+0x28>
   11740:	cd b7       	in	r28, 0x3d	; 61
   11742:	de b7       	in	r29, 0x3e	; 62
   11744:	89 83       	std	Y+1, r24	; 0x01
   11746:	6a 83       	std	Y+2, r22	; 0x02
   11748:	4b 83       	std	Y+3, r20	; 0x03
   1174a:	2c 83       	std	Y+4, r18	; 0x04
   1174c:	0d 83       	std	Y+5, r16	; 0x05
   1174e:	ee 82       	std	Y+6, r14	; 0x06
	task_twi2_lcd_pos_xy(x, y);
   11750:	6a 81       	ldd	r22, Y+2	; 0x02
   11752:	89 81       	ldd	r24, Y+1	; 0x01
   11754:	67 dd       	rcall	.-1330   	; 0x11224 <task_twi2_lcd_pos_xy>

	if (twi2_waitUntilReady(false)) {
   11756:	80 e0       	ldi	r24, 0x00	; 0
   11758:	0e 94 1c 63 	call	0xc638	; 0xc638 <twi2_waitUntilReady>
   1175c:	88 23       	and	r24, r24
   1175e:	09 f4       	brne	.+2      	; 0x11762 <task_twi2_lcd_rect+0x4a>
   11760:	8b c0       	rjmp	.+278    	; 0x11878 <task_twi2_lcd_rect+0x160>
		g_twi2_packet.addr[0] = filled ?  TWI_SMART_LCD_CMD_DRAW_FILLED_RECT : TWI_SMART_LCD_CMD_DRAW_RECT;
   11762:	8d 81       	ldd	r24, Y+5	; 0x05
   11764:	88 23       	and	r24, r24
   11766:	11 f0       	breq	.+4      	; 0x1176c <task_twi2_lcd_rect+0x54>
   11768:	86 e3       	ldi	r24, 0x36	; 54
   1176a:	01 c0       	rjmp	.+2      	; 0x1176e <task_twi2_lcd_rect+0x56>
   1176c:	84 e3       	ldi	r24, 0x34	; 52
   1176e:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = width;
   11772:	8b 81       	ldd	r24, Y+3	; 0x03
   11774:	80 93 fb 2c 	sts	0x2CFB, r24	; 0x802cfb <g_twi2_m_data>
		g_twi2_m_data[1] = height;
   11778:	8c 81       	ldd	r24, Y+4	; 0x04
   1177a:	80 93 fc 2c 	sts	0x2CFC, r24	; 0x802cfc <g_twi2_m_data+0x1>
		g_twi2_m_data[2] = color;
   1177e:	8e 81       	ldd	r24, Y+6	; 0x06
   11780:	80 93 fd 2c 	sts	0x2CFD, r24	; 0x802cfd <g_twi2_m_data+0x2>
		g_twi2_packet.length = 3;
   11784:	83 e0       	ldi	r24, 0x03	; 3
   11786:	90 e0       	ldi	r25, 0x00	; 0
   11788:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   1178c:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   11790:	6e e2       	ldi	r22, 0x2E	; 46
   11792:	70 e2       	ldi	r23, 0x20	; 32
   11794:	80 e8       	ldi	r24, 0x80	; 128
   11796:	94 e0       	ldi	r25, 0x04	; 4
   11798:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   1179c:	0e 94 1a 5f 	call	0xbe34	; 0xbe34 <sysclk_get_cpu_hz>
   117a0:	dc 01       	movw	r26, r24
   117a2:	cb 01       	movw	r24, r22
   117a4:	1c 01       	movw	r2, r24
   117a6:	2d 01       	movw	r4, r26
   117a8:	61 2c       	mov	r6, r1
   117aa:	71 2c       	mov	r7, r1
   117ac:	43 01       	movw	r8, r6
   117ae:	0f 2e       	mov	r0, r31
   117b0:	f6 e0       	ldi	r31, 0x06	; 6
   117b2:	af 2e       	mov	r10, r31
   117b4:	f0 2d       	mov	r31, r0
   117b6:	b1 2c       	mov	r11, r1
   117b8:	c1 2c       	mov	r12, r1
   117ba:	d1 2c       	mov	r13, r1
   117bc:	e1 2c       	mov	r14, r1
   117be:	f1 2c       	mov	r15, r1
   117c0:	00 e0       	ldi	r16, 0x00	; 0
   117c2:	10 e0       	ldi	r17, 0x00	; 0
   117c4:	22 2d       	mov	r18, r2
   117c6:	33 2d       	mov	r19, r3
   117c8:	44 2d       	mov	r20, r4
   117ca:	55 2d       	mov	r21, r5
   117cc:	66 2d       	mov	r22, r6
   117ce:	77 2d       	mov	r23, r7
   117d0:	88 2d       	mov	r24, r8
   117d2:	99 2d       	mov	r25, r9
   117d4:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
   117d8:	22 2e       	mov	r2, r18
   117da:	33 2e       	mov	r3, r19
   117dc:	44 2e       	mov	r4, r20
   117de:	55 2e       	mov	r5, r21
   117e0:	66 2e       	mov	r6, r22
   117e2:	77 2e       	mov	r7, r23
   117e4:	88 2e       	mov	r8, r24
   117e6:	99 2e       	mov	r9, r25
   117e8:	a2 2c       	mov	r10, r2
   117ea:	b3 2c       	mov	r11, r3
   117ec:	c4 2c       	mov	r12, r4
   117ee:	d5 2c       	mov	r13, r5
   117f0:	e6 2c       	mov	r14, r6
   117f2:	f7 2c       	mov	r15, r7
   117f4:	08 2d       	mov	r16, r8
   117f6:	19 2d       	mov	r17, r9
   117f8:	2a 2d       	mov	r18, r10
   117fa:	3b 2d       	mov	r19, r11
   117fc:	4c 2d       	mov	r20, r12
   117fe:	5d 2d       	mov	r21, r13
   11800:	6e 2d       	mov	r22, r14
   11802:	7f 2d       	mov	r23, r15
   11804:	80 2f       	mov	r24, r16
   11806:	91 2f       	mov	r25, r17
   11808:	21 5c       	subi	r18, 0xC1	; 193
   1180a:	3d 4b       	sbci	r19, 0xBD	; 189
   1180c:	40 4f       	sbci	r20, 0xF0	; 240
   1180e:	5f 4f       	sbci	r21, 0xFF	; 255
   11810:	6f 4f       	sbci	r22, 0xFF	; 255
   11812:	7f 4f       	sbci	r23, 0xFF	; 255
   11814:	8f 4f       	sbci	r24, 0xFF	; 255
   11816:	9f 4f       	sbci	r25, 0xFF	; 255
   11818:	a2 2e       	mov	r10, r18
   1181a:	b3 2e       	mov	r11, r19
   1181c:	c4 2e       	mov	r12, r20
   1181e:	d5 2e       	mov	r13, r21
   11820:	e6 2e       	mov	r14, r22
   11822:	f7 2e       	mov	r15, r23
   11824:	08 2f       	mov	r16, r24
   11826:	19 2f       	mov	r17, r25
   11828:	2a 2d       	mov	r18, r10
   1182a:	3b 2d       	mov	r19, r11
   1182c:	4c 2d       	mov	r20, r12
   1182e:	5d 2d       	mov	r21, r13
   11830:	6e 2d       	mov	r22, r14
   11832:	7f 2d       	mov	r23, r15
   11834:	80 2f       	mov	r24, r16
   11836:	91 2f       	mov	r25, r17
   11838:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
   1183c:	dc 01       	movw	r26, r24
   1183e:	cb 01       	movw	r24, r22
   11840:	20 e0       	ldi	r18, 0x00	; 0
   11842:	34 e2       	ldi	r19, 0x24	; 36
   11844:	44 e7       	ldi	r20, 0x74	; 116
   11846:	59 e4       	ldi	r21, 0x49	; 73
   11848:	bc 01       	movw	r22, r24
   1184a:	cd 01       	movw	r24, r26
   1184c:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   11850:	dc 01       	movw	r26, r24
   11852:	cb 01       	movw	r24, r22
   11854:	bc 01       	movw	r22, r24
   11856:	cd 01       	movw	r24, r26
   11858:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
   1185c:	a2 2e       	mov	r10, r18
   1185e:	b3 2e       	mov	r11, r19
   11860:	c4 2e       	mov	r12, r20
   11862:	d5 2e       	mov	r13, r21
   11864:	e6 2e       	mov	r14, r22
   11866:	f7 2e       	mov	r15, r23
   11868:	08 2f       	mov	r16, r24
   1186a:	19 2f       	mov	r17, r25
   1186c:	d6 01       	movw	r26, r12
   1186e:	c5 01       	movw	r24, r10
   11870:	bc 01       	movw	r22, r24
   11872:	cd 01       	movw	r24, r26
   11874:	0e 94 5a 60 	call	0xc0b4	; 0xc0b4 <__portable_avr_delay_cycles>
	}
}
   11878:	00 00       	nop
   1187a:	26 96       	adiw	r28, 0x06	; 6
   1187c:	cd bf       	out	0x3d, r28	; 61
   1187e:	de bf       	out	0x3e, r29	; 62
   11880:	df 91       	pop	r29
   11882:	cf 91       	pop	r28
   11884:	1f 91       	pop	r17
   11886:	0f 91       	pop	r16
   11888:	ff 90       	pop	r15
   1188a:	ef 90       	pop	r14
   1188c:	df 90       	pop	r13
   1188e:	cf 90       	pop	r12
   11890:	bf 90       	pop	r11
   11892:	af 90       	pop	r10
   11894:	9f 90       	pop	r9
   11896:	8f 90       	pop	r8
   11898:	7f 90       	pop	r7
   1189a:	6f 90       	pop	r6
   1189c:	5f 90       	pop	r5
   1189e:	4f 90       	pop	r4
   118a0:	3f 90       	pop	r3
   118a2:	2f 90       	pop	r2
   118a4:	08 95       	ret

000118a6 <task_twi2_lcd_circ>:

void task_twi2_lcd_circ(uint8_t x, uint8_t y, uint8_t radius, bool filled, uint8_t color)
{
   118a6:	2f 92       	push	r2
   118a8:	3f 92       	push	r3
   118aa:	4f 92       	push	r4
   118ac:	5f 92       	push	r5
   118ae:	6f 92       	push	r6
   118b0:	7f 92       	push	r7
   118b2:	8f 92       	push	r8
   118b4:	9f 92       	push	r9
   118b6:	af 92       	push	r10
   118b8:	bf 92       	push	r11
   118ba:	cf 92       	push	r12
   118bc:	df 92       	push	r13
   118be:	ef 92       	push	r14
   118c0:	ff 92       	push	r15
   118c2:	0f 93       	push	r16
   118c4:	1f 93       	push	r17
   118c6:	cf 93       	push	r28
   118c8:	df 93       	push	r29
   118ca:	cd b7       	in	r28, 0x3d	; 61
   118cc:	de b7       	in	r29, 0x3e	; 62
   118ce:	25 97       	sbiw	r28, 0x05	; 5
   118d0:	cd bf       	out	0x3d, r28	; 61
   118d2:	de bf       	out	0x3e, r29	; 62
   118d4:	89 83       	std	Y+1, r24	; 0x01
   118d6:	6a 83       	std	Y+2, r22	; 0x02
   118d8:	4b 83       	std	Y+3, r20	; 0x03
   118da:	2c 83       	std	Y+4, r18	; 0x04
   118dc:	0d 83       	std	Y+5, r16	; 0x05
	task_twi2_lcd_pos_xy(x, y);
   118de:	6a 81       	ldd	r22, Y+2	; 0x02
   118e0:	89 81       	ldd	r24, Y+1	; 0x01
   118e2:	a0 dc       	rcall	.-1728   	; 0x11224 <task_twi2_lcd_pos_xy>

	if (twi2_waitUntilReady(false)) {
   118e4:	80 e0       	ldi	r24, 0x00	; 0
   118e6:	0e 94 1c 63 	call	0xc638	; 0xc638 <twi2_waitUntilReady>
   118ea:	88 23       	and	r24, r24
   118ec:	09 f4       	brne	.+2      	; 0x118f0 <task_twi2_lcd_circ+0x4a>
   118ee:	88 c0       	rjmp	.+272    	; 0x11a00 <task_twi2_lcd_circ+0x15a>
		g_twi2_packet.addr[0] = filled ?  TWI_SMART_LCD_CMD_DRAW_FILLED_CIRC : TWI_SMART_LCD_CMD_DRAW_CIRC;
   118f0:	8c 81       	ldd	r24, Y+4	; 0x04
   118f2:	88 23       	and	r24, r24
   118f4:	11 f0       	breq	.+4      	; 0x118fa <task_twi2_lcd_circ+0x54>
   118f6:	8a e3       	ldi	r24, 0x3A	; 58
   118f8:	01 c0       	rjmp	.+2      	; 0x118fc <task_twi2_lcd_circ+0x56>
   118fa:	88 e3       	ldi	r24, 0x38	; 56
   118fc:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = radius;
   11900:	8b 81       	ldd	r24, Y+3	; 0x03
   11902:	80 93 fb 2c 	sts	0x2CFB, r24	; 0x802cfb <g_twi2_m_data>
		g_twi2_m_data[1] = color;
   11906:	8d 81       	ldd	r24, Y+5	; 0x05
   11908:	80 93 fc 2c 	sts	0x2CFC, r24	; 0x802cfc <g_twi2_m_data+0x1>
		g_twi2_packet.length = 2;
   1190c:	82 e0       	ldi	r24, 0x02	; 2
   1190e:	90 e0       	ldi	r25, 0x00	; 0
   11910:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   11914:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   11918:	6e e2       	ldi	r22, 0x2E	; 46
   1191a:	70 e2       	ldi	r23, 0x20	; 32
   1191c:	80 e8       	ldi	r24, 0x80	; 128
   1191e:	94 e0       	ldi	r25, 0x04	; 4
   11920:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   11924:	0e 94 1a 5f 	call	0xbe34	; 0xbe34 <sysclk_get_cpu_hz>
   11928:	dc 01       	movw	r26, r24
   1192a:	cb 01       	movw	r24, r22
   1192c:	1c 01       	movw	r2, r24
   1192e:	2d 01       	movw	r4, r26
   11930:	61 2c       	mov	r6, r1
   11932:	71 2c       	mov	r7, r1
   11934:	43 01       	movw	r8, r6
   11936:	0f 2e       	mov	r0, r31
   11938:	f6 e0       	ldi	r31, 0x06	; 6
   1193a:	af 2e       	mov	r10, r31
   1193c:	f0 2d       	mov	r31, r0
   1193e:	b1 2c       	mov	r11, r1
   11940:	c1 2c       	mov	r12, r1
   11942:	d1 2c       	mov	r13, r1
   11944:	e1 2c       	mov	r14, r1
   11946:	f1 2c       	mov	r15, r1
   11948:	00 e0       	ldi	r16, 0x00	; 0
   1194a:	10 e0       	ldi	r17, 0x00	; 0
   1194c:	22 2d       	mov	r18, r2
   1194e:	33 2d       	mov	r19, r3
   11950:	44 2d       	mov	r20, r4
   11952:	55 2d       	mov	r21, r5
   11954:	66 2d       	mov	r22, r6
   11956:	77 2d       	mov	r23, r7
   11958:	88 2d       	mov	r24, r8
   1195a:	99 2d       	mov	r25, r9
   1195c:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
   11960:	22 2e       	mov	r2, r18
   11962:	33 2e       	mov	r3, r19
   11964:	44 2e       	mov	r4, r20
   11966:	55 2e       	mov	r5, r21
   11968:	66 2e       	mov	r6, r22
   1196a:	77 2e       	mov	r7, r23
   1196c:	88 2e       	mov	r8, r24
   1196e:	99 2e       	mov	r9, r25
   11970:	a2 2c       	mov	r10, r2
   11972:	b3 2c       	mov	r11, r3
   11974:	c4 2c       	mov	r12, r4
   11976:	d5 2c       	mov	r13, r5
   11978:	e6 2c       	mov	r14, r6
   1197a:	f7 2c       	mov	r15, r7
   1197c:	08 2d       	mov	r16, r8
   1197e:	19 2d       	mov	r17, r9
   11980:	2a 2d       	mov	r18, r10
   11982:	3b 2d       	mov	r19, r11
   11984:	4c 2d       	mov	r20, r12
   11986:	5d 2d       	mov	r21, r13
   11988:	6e 2d       	mov	r22, r14
   1198a:	7f 2d       	mov	r23, r15
   1198c:	80 2f       	mov	r24, r16
   1198e:	91 2f       	mov	r25, r17
   11990:	21 5c       	subi	r18, 0xC1	; 193
   11992:	3d 4b       	sbci	r19, 0xBD	; 189
   11994:	40 4f       	sbci	r20, 0xF0	; 240
   11996:	5f 4f       	sbci	r21, 0xFF	; 255
   11998:	6f 4f       	sbci	r22, 0xFF	; 255
   1199a:	7f 4f       	sbci	r23, 0xFF	; 255
   1199c:	8f 4f       	sbci	r24, 0xFF	; 255
   1199e:	9f 4f       	sbci	r25, 0xFF	; 255
   119a0:	a2 2e       	mov	r10, r18
   119a2:	b3 2e       	mov	r11, r19
   119a4:	c4 2e       	mov	r12, r20
   119a6:	d5 2e       	mov	r13, r21
   119a8:	e6 2e       	mov	r14, r22
   119aa:	f7 2e       	mov	r15, r23
   119ac:	08 2f       	mov	r16, r24
   119ae:	19 2f       	mov	r17, r25
   119b0:	2a 2d       	mov	r18, r10
   119b2:	3b 2d       	mov	r19, r11
   119b4:	4c 2d       	mov	r20, r12
   119b6:	5d 2d       	mov	r21, r13
   119b8:	6e 2d       	mov	r22, r14
   119ba:	7f 2d       	mov	r23, r15
   119bc:	80 2f       	mov	r24, r16
   119be:	91 2f       	mov	r25, r17
   119c0:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
   119c4:	dc 01       	movw	r26, r24
   119c6:	cb 01       	movw	r24, r22
   119c8:	20 e0       	ldi	r18, 0x00	; 0
   119ca:	34 e2       	ldi	r19, 0x24	; 36
   119cc:	44 e7       	ldi	r20, 0x74	; 116
   119ce:	59 e4       	ldi	r21, 0x49	; 73
   119d0:	bc 01       	movw	r22, r24
   119d2:	cd 01       	movw	r24, r26
   119d4:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   119d8:	dc 01       	movw	r26, r24
   119da:	cb 01       	movw	r24, r22
   119dc:	bc 01       	movw	r22, r24
   119de:	cd 01       	movw	r24, r26
   119e0:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
   119e4:	a2 2e       	mov	r10, r18
   119e6:	b3 2e       	mov	r11, r19
   119e8:	c4 2e       	mov	r12, r20
   119ea:	d5 2e       	mov	r13, r21
   119ec:	e6 2e       	mov	r14, r22
   119ee:	f7 2e       	mov	r15, r23
   119f0:	08 2f       	mov	r16, r24
   119f2:	19 2f       	mov	r17, r25
   119f4:	d6 01       	movw	r26, r12
   119f6:	c5 01       	movw	r24, r10
   119f8:	bc 01       	movw	r22, r24
   119fa:	cd 01       	movw	r24, r26
   119fc:	0e 94 5a 60 	call	0xc0b4	; 0xc0b4 <__portable_avr_delay_cycles>
	}
}
   11a00:	00 00       	nop
   11a02:	25 96       	adiw	r28, 0x05	; 5
   11a04:	cd bf       	out	0x3d, r28	; 61
   11a06:	de bf       	out	0x3e, r29	; 62
   11a08:	df 91       	pop	r29
   11a0a:	cf 91       	pop	r28
   11a0c:	1f 91       	pop	r17
   11a0e:	0f 91       	pop	r16
   11a10:	ff 90       	pop	r15
   11a12:	ef 90       	pop	r14
   11a14:	df 90       	pop	r13
   11a16:	cf 90       	pop	r12
   11a18:	bf 90       	pop	r11
   11a1a:	af 90       	pop	r10
   11a1c:	9f 90       	pop	r9
   11a1e:	8f 90       	pop	r8
   11a20:	7f 90       	pop	r7
   11a22:	6f 90       	pop	r6
   11a24:	5f 90       	pop	r5
   11a26:	4f 90       	pop	r4
   11a28:	3f 90       	pop	r3
   11a2a:	2f 90       	pop	r2
   11a2c:	08 95       	ret

00011a2e <task_twi2_lcd_header>:

void task_twi2_lcd_header(void)
{
   11a2e:	ef 92       	push	r14
   11a30:	0f 93       	push	r16
   11a32:	cf 93       	push	r28
   11a34:	df 93       	push	r29
   11a36:	cd b7       	in	r28, 0x3d	; 61
   11a38:	de b7       	in	r29, 0x3e	; 62
	if (twi2_waitUntilReady(true)) {
   11a3a:	81 e0       	ldi	r24, 0x01	; 1
   11a3c:	0e 94 1c 63 	call	0xc638	; 0xc638 <twi2_waitUntilReady>
   11a40:	88 23       	and	r24, r24
		/* The header line */
		task_twi2_lcd_cls();
   11a42:	89 f1       	breq	.+98     	; 0x11aa6 <task_twi2_lcd_header+0x78>
		task_twi2_lcd_str(6 * 10, 2, strcpy_P(g_prepare_buf, PM_TWIHEADER_FINDMESAT));
   11a44:	46 db       	rcall	.-2420   	; 0x110d2 <task_twi2_lcd_cls>
   11a46:	6b e6       	ldi	r22, 0x6B	; 107
   11a48:	7c e3       	ldi	r23, 0x3C	; 60
   11a4a:	83 e7       	ldi	r24, 0x73	; 115
   11a4c:	9c e2       	ldi	r25, 0x2C	; 44
   11a4e:	0f 94 e6 32 	call	0x265cc	; 0x265cc <strcpy_P>
   11a52:	ac 01       	movw	r20, r24
   11a54:	62 e0       	ldi	r22, 0x02	; 2
   11a56:	8c e3       	ldi	r24, 0x3C	; 60
		task_twi2_lcd_str(6 * 30, 2, strcpy_P(g_prepare_buf, PM_TWIHEADER_BY_DF4IAH));
   11a58:	9c dc       	rcall	.-1736   	; 0x11392 <task_twi2_lcd_str>
   11a5a:	65 e7       	ldi	r22, 0x75	; 117
   11a5c:	7c e3       	ldi	r23, 0x3C	; 60
   11a5e:	83 e7       	ldi	r24, 0x73	; 115
   11a60:	9c e2       	ldi	r25, 0x2C	; 44
   11a62:	0f 94 e6 32 	call	0x265cc	; 0x265cc <strcpy_P>
   11a66:	ac 01       	movw	r20, r24
   11a68:	62 e0       	ldi	r22, 0x02	; 2
   11a6a:	84 eb       	ldi	r24, 0xB4	; 180

		/* A tiny satellite */
		task_twi2_lcd_circ( 9, 4, 3, true, 1);
   11a6c:	92 dc       	rcall	.-1756   	; 0x11392 <task_twi2_lcd_str>
   11a6e:	01 e0       	ldi	r16, 0x01	; 1
   11a70:	21 e0       	ldi	r18, 0x01	; 1
   11a72:	43 e0       	ldi	r20, 0x03	; 3
   11a74:	64 e0       	ldi	r22, 0x04	; 4
   11a76:	89 e0       	ldi	r24, 0x09	; 9
		task_twi2_lcd_rect( 1, 2, 6, 4, false, 1);
   11a78:	16 df       	rcall	.-468    	; 0x118a6 <task_twi2_lcd_circ>
   11a7a:	ee 24       	eor	r14, r14
   11a7c:	e3 94       	inc	r14
   11a7e:	00 e0       	ldi	r16, 0x00	; 0
   11a80:	24 e0       	ldi	r18, 0x04	; 4
   11a82:	46 e0       	ldi	r20, 0x06	; 6
   11a84:	62 e0       	ldi	r22, 0x02	; 2
   11a86:	81 e0       	ldi	r24, 0x01	; 1
		task_twi2_lcd_rect(12, 2, 6, 4, false, 1);
   11a88:	47 de       	rcall	.-882    	; 0x11718 <task_twi2_lcd_rect>
   11a8a:	ee 24       	eor	r14, r14
   11a8c:	e3 94       	inc	r14
   11a8e:	00 e0       	ldi	r16, 0x00	; 0
   11a90:	24 e0       	ldi	r18, 0x04	; 4
   11a92:	46 e0       	ldi	r20, 0x06	; 6
   11a94:	62 e0       	ldi	r22, 0x02	; 2

		/* Header line separator */
		task_twi2_lcd_line(0, 11, 239, 11, 1);
   11a96:	8c e0       	ldi	r24, 0x0C	; 12
   11a98:	3f de       	rcall	.-898    	; 0x11718 <task_twi2_lcd_rect>
   11a9a:	01 e0       	ldi	r16, 0x01	; 1
   11a9c:	2b e0       	ldi	r18, 0x0B	; 11
   11a9e:	4f ee       	ldi	r20, 0xEF	; 239
   11aa0:	6b e0       	ldi	r22, 0x0B	; 11
   11aa2:	80 e0       	ldi	r24, 0x00	; 0
	}
}
   11aa4:	77 dd       	rcall	.-1298   	; 0x11594 <task_twi2_lcd_line>
   11aa6:	00 00       	nop
   11aa8:	df 91       	pop	r29
   11aaa:	cf 91       	pop	r28
   11aac:	0f 91       	pop	r16
   11aae:	ef 90       	pop	r14
   11ab0:	08 95       	ret

00011ab2 <task_twi2_lcd_template>:


static void task_twi2_lcd_template(void)
{
   11ab2:	0f 93       	push	r16
   11ab4:	cf 93       	push	r28
   11ab6:	df 93       	push	r29
   11ab8:	00 d0       	rcall	.+0      	; 0x11aba <task_twi2_lcd_template+0x8>
   11aba:	00 d0       	rcall	.+0      	; 0x11abc <task_twi2_lcd_template+0xa>
   11abc:	cd b7       	in	r28, 0x3d	; 61
   11abe:	de b7       	in	r29, 0x3e	; 62
	uint8_t line;

	if (twi2_waitUntilReady(false)) {
   11ac0:	80 e0       	ldi	r24, 0x00	; 0
   11ac2:	0e 94 1c 63 	call	0xc638	; 0xc638 <twi2_waitUntilReady>
   11ac6:	88 23       	and	r24, r24
   11ac8:	09 f4       	brne	.+2      	; 0x11acc <task_twi2_lcd_template+0x1a>
   11aca:	b6 c1       	rjmp	.+876    	; 0x11e38 <task_twi2_lcd_template+0x386>
		if (g_adc_enabled) {
   11acc:	80 91 0f 20 	lds	r24, 0x200F	; 0x80200f <g_adc_enabled>
   11ad0:	88 23       	and	r24, r24
   11ad2:	09 f4       	brne	.+2      	; 0x11ad6 <task_twi2_lcd_template+0x24>
   11ad4:	67 c0       	rjmp	.+206    	; 0x11ba4 <task_twi2_lcd_template+0xf2>
			/* Left measurement names */
			line = 2;
   11ad6:	82 e0       	ldi	r24, 0x02	; 2
   11ad8:	89 83       	std	Y+1, r24	; 0x01
			task_twi2_lcd_str(6 *  0, (line++) * 10 -4, strcpy_P(g_prepare_buf, PM_TWIINIT_DATE_TIME));
   11ada:	6f e7       	ldi	r22, 0x7F	; 127
   11adc:	7c e3       	ldi	r23, 0x3C	; 60
   11ade:	83 e7       	ldi	r24, 0x73	; 115
   11ae0:	9c e2       	ldi	r25, 0x2C	; 44
   11ae2:	0f 94 e6 32 	call	0x265cc	; 0x265cc <strcpy_P>
   11ae6:	9c 01       	movw	r18, r24
   11ae8:	89 81       	ldd	r24, Y+1	; 0x01
   11aea:	91 e0       	ldi	r25, 0x01	; 1
   11aec:	98 0f       	add	r25, r24
   11aee:	99 83       	std	Y+1, r25	; 0x01
   11af0:	88 0f       	add	r24, r24
   11af2:	98 2f       	mov	r25, r24
   11af4:	99 0f       	add	r25, r25
   11af6:	99 0f       	add	r25, r25
   11af8:	89 0f       	add	r24, r25
   11afa:	84 50       	subi	r24, 0x04	; 4
   11afc:	a9 01       	movw	r20, r18
   11afe:	68 2f       	mov	r22, r24
   11b00:	80 e0       	ldi	r24, 0x00	; 0
   11b02:	47 dc       	rcall	.-1906   	; 0x11392 <task_twi2_lcd_str>
			task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_MP_TEMP));
   11b04:	67 e9       	ldi	r22, 0x97	; 151
   11b06:	7c e3       	ldi	r23, 0x3C	; 60
   11b08:	83 e7       	ldi	r24, 0x73	; 115
   11b0a:	9c e2       	ldi	r25, 0x2C	; 44
   11b0c:	0f 94 e6 32 	call	0x265cc	; 0x265cc <strcpy_P>
   11b10:	9c 01       	movw	r18, r24
   11b12:	89 81       	ldd	r24, Y+1	; 0x01
   11b14:	91 e0       	ldi	r25, 0x01	; 1
   11b16:	98 0f       	add	r25, r24
   11b18:	99 83       	std	Y+1, r25	; 0x01
   11b1a:	88 0f       	add	r24, r24
   11b1c:	98 2f       	mov	r25, r24
   11b1e:	99 0f       	add	r25, r25
   11b20:	99 0f       	add	r25, r25
   11b22:	89 0f       	add	r24, r25
   11b24:	a9 01       	movw	r20, r18
   11b26:	68 2f       	mov	r22, r24
   11b28:	80 e0       	ldi	r24, 0x00	; 0
   11b2a:	33 dc       	rcall	.-1946   	; 0x11392 <task_twi2_lcd_str>
			task_twi2_lcd_str(6 *  3, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_MP_UUSB));
   11b2c:	61 ea       	ldi	r22, 0xA1	; 161
   11b2e:	7c e3       	ldi	r23, 0x3C	; 60
   11b30:	83 e7       	ldi	r24, 0x73	; 115
   11b32:	9c e2       	ldi	r25, 0x2C	; 44
   11b34:	0f 94 e6 32 	call	0x265cc	; 0x265cc <strcpy_P>
   11b38:	9c 01       	movw	r18, r24
   11b3a:	89 81       	ldd	r24, Y+1	; 0x01
   11b3c:	91 e0       	ldi	r25, 0x01	; 1
   11b3e:	98 0f       	add	r25, r24
   11b40:	99 83       	std	Y+1, r25	; 0x01
   11b42:	88 0f       	add	r24, r24
   11b44:	98 2f       	mov	r25, r24
   11b46:	99 0f       	add	r25, r25
   11b48:	99 0f       	add	r25, r25
   11b4a:	89 0f       	add	r24, r25
   11b4c:	a9 01       	movw	r20, r18
   11b4e:	68 2f       	mov	r22, r24
   11b50:	82 e1       	ldi	r24, 0x12	; 18
   11b52:	1f dc       	rcall	.-1986   	; 0x11392 <task_twi2_lcd_str>
			task_twi2_lcd_str(6 *  3, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_MP_UBAT));
   11b54:	68 ea       	ldi	r22, 0xA8	; 168
   11b56:	7c e3       	ldi	r23, 0x3C	; 60
   11b58:	83 e7       	ldi	r24, 0x73	; 115
   11b5a:	9c e2       	ldi	r25, 0x2C	; 44
   11b5c:	0f 94 e6 32 	call	0x265cc	; 0x265cc <strcpy_P>
   11b60:	9c 01       	movw	r18, r24
   11b62:	89 81       	ldd	r24, Y+1	; 0x01
   11b64:	91 e0       	ldi	r25, 0x01	; 1
   11b66:	98 0f       	add	r25, r24
   11b68:	99 83       	std	Y+1, r25	; 0x01
   11b6a:	88 0f       	add	r24, r24
   11b6c:	98 2f       	mov	r25, r24
   11b6e:	99 0f       	add	r25, r25
   11b70:	99 0f       	add	r25, r25
   11b72:	89 0f       	add	r24, r25
   11b74:	a9 01       	movw	r20, r18
   11b76:	68 2f       	mov	r22, r24
   11b78:	82 e1       	ldi	r24, 0x12	; 18
   11b7a:	0b dc       	rcall	.-2026   	; 0x11392 <task_twi2_lcd_str>
			task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_MP_UVCTCXO));
   11b7c:	6f ea       	ldi	r22, 0xAF	; 175
   11b7e:	7c e3       	ldi	r23, 0x3C	; 60
   11b80:	83 e7       	ldi	r24, 0x73	; 115
   11b82:	9c e2       	ldi	r25, 0x2C	; 44
   11b84:	0f 94 e6 32 	call	0x265cc	; 0x265cc <strcpy_P>
   11b88:	9c 01       	movw	r18, r24
   11b8a:	89 81       	ldd	r24, Y+1	; 0x01
   11b8c:	91 e0       	ldi	r25, 0x01	; 1
   11b8e:	98 0f       	add	r25, r24
   11b90:	99 83       	std	Y+1, r25	; 0x01
   11b92:	88 0f       	add	r24, r24
   11b94:	98 2f       	mov	r25, r24
   11b96:	99 0f       	add	r25, r25
   11b98:	99 0f       	add	r25, r25
   11b9a:	89 0f       	add	r24, r25
   11b9c:	a9 01       	movw	r20, r18
   11b9e:	68 2f       	mov	r22, r24
   11ba0:	80 e0       	ldi	r24, 0x00	; 0
   11ba2:	f7 db       	rcall	.-2066   	; 0x11392 <task_twi2_lcd_str>
			//task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_MP_UIOADC4));
			//task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_MP_UIOADC5));
			//task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_MP_USILEN));
		}

		line = 9;
   11ba4:	89 e0       	ldi	r24, 0x09	; 9
   11ba6:	89 83       	std	Y+1, r24	; 0x01
		task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_ENV_TEMP));
   11ba8:	69 eb       	ldi	r22, 0xB9	; 185
   11baa:	7c e3       	ldi	r23, 0x3C	; 60
   11bac:	83 e7       	ldi	r24, 0x73	; 115
   11bae:	9c e2       	ldi	r25, 0x2C	; 44
   11bb0:	0f 94 e6 32 	call	0x265cc	; 0x265cc <strcpy_P>
   11bb4:	9c 01       	movw	r18, r24
   11bb6:	89 81       	ldd	r24, Y+1	; 0x01
   11bb8:	91 e0       	ldi	r25, 0x01	; 1
   11bba:	98 0f       	add	r25, r24
   11bbc:	99 83       	std	Y+1, r25	; 0x01
   11bbe:	88 0f       	add	r24, r24
   11bc0:	98 2f       	mov	r25, r24
   11bc2:	99 0f       	add	r25, r25
   11bc4:	99 0f       	add	r25, r25
   11bc6:	89 0f       	add	r24, r25
   11bc8:	a9 01       	movw	r20, r18
   11bca:	68 2f       	mov	r22, r24
   11bcc:	80 e0       	ldi	r24, 0x00	; 0
   11bce:	e1 db       	rcall	.-2110   	; 0x11392 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_ENV_RELH));
   11bd0:	63 ec       	ldi	r22, 0xC3	; 195
   11bd2:	7c e3       	ldi	r23, 0x3C	; 60
   11bd4:	83 e7       	ldi	r24, 0x73	; 115
   11bd6:	9c e2       	ldi	r25, 0x2C	; 44
   11bd8:	0f 94 e6 32 	call	0x265cc	; 0x265cc <strcpy_P>
   11bdc:	9c 01       	movw	r18, r24
   11bde:	89 81       	ldd	r24, Y+1	; 0x01
   11be0:	91 e0       	ldi	r25, 0x01	; 1
   11be2:	98 0f       	add	r25, r24
   11be4:	99 83       	std	Y+1, r25	; 0x01
   11be6:	88 0f       	add	r24, r24
   11be8:	98 2f       	mov	r25, r24
   11bea:	99 0f       	add	r25, r25
   11bec:	99 0f       	add	r25, r25
   11bee:	89 0f       	add	r24, r25
   11bf0:	a9 01       	movw	r20, r18
   11bf2:	68 2f       	mov	r22, r24
   11bf4:	80 e0       	ldi	r24, 0x00	; 0
   11bf6:	cd db       	rcall	.-2150   	; 0x11392 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_DP_TEMP));
   11bf8:	6d ec       	ldi	r22, 0xCD	; 205
   11bfa:	7c e3       	ldi	r23, 0x3C	; 60
   11bfc:	83 e7       	ldi	r24, 0x73	; 115
   11bfe:	9c e2       	ldi	r25, 0x2C	; 44
   11c00:	0f 94 e6 32 	call	0x265cc	; 0x265cc <strcpy_P>
   11c04:	9c 01       	movw	r18, r24
   11c06:	89 81       	ldd	r24, Y+1	; 0x01
   11c08:	91 e0       	ldi	r25, 0x01	; 1
   11c0a:	98 0f       	add	r25, r24
   11c0c:	99 83       	std	Y+1, r25	; 0x01
   11c0e:	88 0f       	add	r24, r24
   11c10:	98 2f       	mov	r25, r24
   11c12:	99 0f       	add	r25, r25
   11c14:	99 0f       	add	r25, r25
   11c16:	89 0f       	add	r24, r25
   11c18:	a9 01       	movw	r20, r18
   11c1a:	68 2f       	mov	r22, r24
   11c1c:	80 e0       	ldi	r24, 0x00	; 0
   11c1e:	b9 db       	rcall	.-2190   	; 0x11392 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 *  0, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_QNH));
   11c20:	67 ed       	ldi	r22, 0xD7	; 215
   11c22:	7c e3       	ldi	r23, 0x3C	; 60
   11c24:	83 e7       	ldi	r24, 0x73	; 115
   11c26:	9c e2       	ldi	r25, 0x2C	; 44
   11c28:	0f 94 e6 32 	call	0x265cc	; 0x265cc <strcpy_P>
   11c2c:	9c 01       	movw	r18, r24
   11c2e:	89 81       	ldd	r24, Y+1	; 0x01
   11c30:	91 e0       	ldi	r25, 0x01	; 1
   11c32:	98 0f       	add	r25, r24
   11c34:	99 83       	std	Y+1, r25	; 0x01
   11c36:	88 0f       	add	r24, r24
   11c38:	98 2f       	mov	r25, r24
   11c3a:	99 0f       	add	r25, r25
   11c3c:	99 0f       	add	r25, r25
   11c3e:	89 0f       	add	r24, r25
   11c40:	a9 01       	movw	r20, r18
   11c42:	68 2f       	mov	r22, r24
   11c44:	80 e0       	ldi	r24, 0x00	; 0
   11c46:	a5 db       	rcall	.-2230   	; 0x11392 <task_twi2_lcd_str>

		if (g_adc_enabled) {
   11c48:	80 91 0f 20 	lds	r24, 0x200F	; 0x80200f <g_adc_enabled>
   11c4c:	88 23       	and	r24, r24
   11c4e:	09 f4       	brne	.+2      	; 0x11c52 <task_twi2_lcd_template+0x1a0>
   11c50:	52 c0       	rjmp	.+164    	; 0x11cf6 <task_twi2_lcd_template+0x244>
			/* Left measurement units */
			line = 3;
   11c52:	83 e0       	ldi	r24, 0x03	; 3
   11c54:	89 83       	std	Y+1, r24	; 0x01
			task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_C));
   11c56:	61 ee       	ldi	r22, 0xE1	; 225
   11c58:	7c e3       	ldi	r23, 0x3C	; 60
   11c5a:	83 e7       	ldi	r24, 0x73	; 115
   11c5c:	9c e2       	ldi	r25, 0x2C	; 44
   11c5e:	0f 94 e6 32 	call	0x265cc	; 0x265cc <strcpy_P>
   11c62:	9c 01       	movw	r18, r24
   11c64:	89 81       	ldd	r24, Y+1	; 0x01
   11c66:	91 e0       	ldi	r25, 0x01	; 1
   11c68:	98 0f       	add	r25, r24
   11c6a:	99 83       	std	Y+1, r25	; 0x01
   11c6c:	88 0f       	add	r24, r24
   11c6e:	98 2f       	mov	r25, r24
   11c70:	99 0f       	add	r25, r25
   11c72:	99 0f       	add	r25, r25
   11c74:	89 0f       	add	r24, r25
   11c76:	a9 01       	movw	r20, r18
   11c78:	68 2f       	mov	r22, r24
   11c7a:	80 e6       	ldi	r24, 0x60	; 96
   11c7c:	8a db       	rcall	.-2284   	; 0x11392 <task_twi2_lcd_str>
			task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_V));
   11c7e:	63 ee       	ldi	r22, 0xE3	; 227
   11c80:	7c e3       	ldi	r23, 0x3C	; 60
   11c82:	83 e7       	ldi	r24, 0x73	; 115
   11c84:	9c e2       	ldi	r25, 0x2C	; 44
   11c86:	0f 94 e6 32 	call	0x265cc	; 0x265cc <strcpy_P>
   11c8a:	9c 01       	movw	r18, r24
   11c8c:	89 81       	ldd	r24, Y+1	; 0x01
   11c8e:	91 e0       	ldi	r25, 0x01	; 1
   11c90:	98 0f       	add	r25, r24
   11c92:	99 83       	std	Y+1, r25	; 0x01
   11c94:	88 0f       	add	r24, r24
   11c96:	98 2f       	mov	r25, r24
   11c98:	99 0f       	add	r25, r25
   11c9a:	99 0f       	add	r25, r25
   11c9c:	89 0f       	add	r24, r25
   11c9e:	a9 01       	movw	r20, r18
   11ca0:	68 2f       	mov	r22, r24
   11ca2:	80 e6       	ldi	r24, 0x60	; 96
   11ca4:	76 db       	rcall	.-2324   	; 0x11392 <task_twi2_lcd_str>
			task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_V));
   11ca6:	63 ee       	ldi	r22, 0xE3	; 227
   11ca8:	7c e3       	ldi	r23, 0x3C	; 60
   11caa:	83 e7       	ldi	r24, 0x73	; 115
   11cac:	9c e2       	ldi	r25, 0x2C	; 44
   11cae:	0f 94 e6 32 	call	0x265cc	; 0x265cc <strcpy_P>
   11cb2:	9c 01       	movw	r18, r24
   11cb4:	89 81       	ldd	r24, Y+1	; 0x01
   11cb6:	91 e0       	ldi	r25, 0x01	; 1
   11cb8:	98 0f       	add	r25, r24
   11cba:	99 83       	std	Y+1, r25	; 0x01
   11cbc:	88 0f       	add	r24, r24
   11cbe:	98 2f       	mov	r25, r24
   11cc0:	99 0f       	add	r25, r25
   11cc2:	99 0f       	add	r25, r25
   11cc4:	89 0f       	add	r24, r25
   11cc6:	a9 01       	movw	r20, r18
   11cc8:	68 2f       	mov	r22, r24
   11cca:	80 e6       	ldi	r24, 0x60	; 96
   11ccc:	62 db       	rcall	.-2364   	; 0x11392 <task_twi2_lcd_str>
			task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_V));
   11cce:	63 ee       	ldi	r22, 0xE3	; 227
   11cd0:	7c e3       	ldi	r23, 0x3C	; 60
   11cd2:	83 e7       	ldi	r24, 0x73	; 115
   11cd4:	9c e2       	ldi	r25, 0x2C	; 44
   11cd6:	0f 94 e6 32 	call	0x265cc	; 0x265cc <strcpy_P>
   11cda:	9c 01       	movw	r18, r24
   11cdc:	89 81       	ldd	r24, Y+1	; 0x01
   11cde:	91 e0       	ldi	r25, 0x01	; 1
   11ce0:	98 0f       	add	r25, r24
   11ce2:	99 83       	std	Y+1, r25	; 0x01
   11ce4:	88 0f       	add	r24, r24
   11ce6:	98 2f       	mov	r25, r24
   11ce8:	99 0f       	add	r25, r25
   11cea:	99 0f       	add	r25, r25
   11cec:	89 0f       	add	r24, r25
   11cee:	a9 01       	movw	r20, r18
   11cf0:	68 2f       	mov	r22, r24
   11cf2:	80 e6       	ldi	r24, 0x60	; 96
   11cf4:	4e db       	rcall	.-2404   	; 0x11392 <task_twi2_lcd_str>
			//task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_V));
			//task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_V));
			//task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_V));
		}

		line = 9;
   11cf6:	89 e0       	ldi	r24, 0x09	; 9
   11cf8:	89 83       	std	Y+1, r24	; 0x01
		task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_C));
   11cfa:	61 ee       	ldi	r22, 0xE1	; 225
   11cfc:	7c e3       	ldi	r23, 0x3C	; 60
   11cfe:	83 e7       	ldi	r24, 0x73	; 115
   11d00:	9c e2       	ldi	r25, 0x2C	; 44
   11d02:	0f 94 e6 32 	call	0x265cc	; 0x265cc <strcpy_P>
   11d06:	9c 01       	movw	r18, r24
   11d08:	89 81       	ldd	r24, Y+1	; 0x01
   11d0a:	91 e0       	ldi	r25, 0x01	; 1
   11d0c:	98 0f       	add	r25, r24
   11d0e:	99 83       	std	Y+1, r25	; 0x01
   11d10:	88 0f       	add	r24, r24
   11d12:	98 2f       	mov	r25, r24
   11d14:	99 0f       	add	r25, r25
   11d16:	99 0f       	add	r25, r25
   11d18:	89 0f       	add	r24, r25
   11d1a:	a9 01       	movw	r20, r18
   11d1c:	68 2f       	mov	r22, r24
   11d1e:	80 e6       	ldi	r24, 0x60	; 96
   11d20:	38 db       	rcall	.-2448   	; 0x11392 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_P100));
   11d22:	65 ee       	ldi	r22, 0xE5	; 229
   11d24:	7c e3       	ldi	r23, 0x3C	; 60
   11d26:	83 e7       	ldi	r24, 0x73	; 115
   11d28:	9c e2       	ldi	r25, 0x2C	; 44
   11d2a:	0f 94 e6 32 	call	0x265cc	; 0x265cc <strcpy_P>
   11d2e:	9c 01       	movw	r18, r24
   11d30:	89 81       	ldd	r24, Y+1	; 0x01
   11d32:	91 e0       	ldi	r25, 0x01	; 1
   11d34:	98 0f       	add	r25, r24
   11d36:	99 83       	std	Y+1, r25	; 0x01
   11d38:	88 0f       	add	r24, r24
   11d3a:	98 2f       	mov	r25, r24
   11d3c:	99 0f       	add	r25, r25
   11d3e:	99 0f       	add	r25, r25
   11d40:	89 0f       	add	r24, r25
   11d42:	a9 01       	movw	r20, r18
   11d44:	68 2f       	mov	r22, r24
   11d46:	80 e6       	ldi	r24, 0x60	; 96
   11d48:	24 db       	rcall	.-2488   	; 0x11392 <task_twi2_lcd_str>
		task_twi2_lcd_str(6 * 16, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_C));
   11d4a:	61 ee       	ldi	r22, 0xE1	; 225
   11d4c:	7c e3       	ldi	r23, 0x3C	; 60
   11d4e:	83 e7       	ldi	r24, 0x73	; 115
   11d50:	9c e2       	ldi	r25, 0x2C	; 44
   11d52:	0f 94 e6 32 	call	0x265cc	; 0x265cc <strcpy_P>
   11d56:	9c 01       	movw	r18, r24
   11d58:	89 81       	ldd	r24, Y+1	; 0x01
   11d5a:	91 e0       	ldi	r25, 0x01	; 1
   11d5c:	98 0f       	add	r25, r24
   11d5e:	99 83       	std	Y+1, r25	; 0x01
   11d60:	88 0f       	add	r24, r24
   11d62:	98 2f       	mov	r25, r24
   11d64:	99 0f       	add	r25, r25
   11d66:	99 0f       	add	r25, r25
   11d68:	89 0f       	add	r24, r25
   11d6a:	a9 01       	movw	r20, r18
   11d6c:	68 2f       	mov	r22, r24
   11d6e:	80 e6       	ldi	r24, 0x60	; 96
		//task_twi2_lcd_str(6 * 18, (line++) * 10, strcpy_P(g_prepare_buf, PM_TWIINIT_HPA));

		/* Gyro: plot circles */
		{
			const uint8_t plot_gyro_center_x_X	= 150;
   11d70:	10 db       	rcall	.-2528   	; 0x11392 <task_twi2_lcd_str>
   11d72:	86 e9       	ldi	r24, 0x96	; 150
			const uint8_t plot_gyro_center_x_Y	= 150 + 30;
   11d74:	8a 83       	std	Y+2, r24	; 0x02
   11d76:	84 eb       	ldi	r24, 0xB4	; 180
			const uint8_t plot_gyro_center_x_Z	= 150 + 60;
   11d78:	8b 83       	std	Y+3, r24	; 0x03
			const uint8_t plot_gyro_center_y	= 100;
   11d7a:	82 ed       	ldi	r24, 0xD2	; 210
   11d7c:	8c 83       	std	Y+4, r24	; 0x04
			const uint8_t plot_gyro_radius		= 14;
   11d7e:	84 e6       	ldi	r24, 0x64	; 100
   11d80:	8d 83       	std	Y+5, r24	; 0x05

			task_twi2_lcd_circ(plot_gyro_center_x_X, plot_gyro_center_y, plot_gyro_radius, false, 1);
   11d82:	8e e0       	ldi	r24, 0x0E	; 14
   11d84:	8e 83       	std	Y+6, r24	; 0x06
   11d86:	01 e0       	ldi	r16, 0x01	; 1
   11d88:	20 e0       	ldi	r18, 0x00	; 0
   11d8a:	4e 81       	ldd	r20, Y+6	; 0x06
   11d8c:	6d 81       	ldd	r22, Y+5	; 0x05
			task_twi2_lcd_circ(plot_gyro_center_x_Y, plot_gyro_center_y, plot_gyro_radius, false, 1);
   11d8e:	8a 81       	ldd	r24, Y+2	; 0x02
   11d90:	8a dd       	rcall	.-1260   	; 0x118a6 <task_twi2_lcd_circ>
   11d92:	01 e0       	ldi	r16, 0x01	; 1
   11d94:	20 e0       	ldi	r18, 0x00	; 0
   11d96:	4e 81       	ldd	r20, Y+6	; 0x06
   11d98:	6d 81       	ldd	r22, Y+5	; 0x05
   11d9a:	8b 81       	ldd	r24, Y+3	; 0x03
			task_twi2_lcd_circ(plot_gyro_center_x_Z, plot_gyro_center_y, plot_gyro_radius, false, 1);
   11d9c:	84 dd       	rcall	.-1272   	; 0x118a6 <task_twi2_lcd_circ>
   11d9e:	01 e0       	ldi	r16, 0x01	; 1
   11da0:	20 e0       	ldi	r18, 0x00	; 0
   11da2:	4e 81       	ldd	r20, Y+6	; 0x06
   11da4:	6d 81       	ldd	r22, Y+5	; 0x05
   11da6:	8c 81       	ldd	r24, Y+4	; 0x04

			task_twi2_lcd_str(plot_gyro_center_x_X - 4, plot_gyro_center_y + plot_gyro_radius + 4, strcpy_P(g_prepare_buf, PM_TWIINIT_GX));
   11da8:	7e dd       	rcall	.-1284   	; 0x118a6 <task_twi2_lcd_circ>
   11daa:	67 ee       	ldi	r22, 0xE7	; 231
   11dac:	7c e3       	ldi	r23, 0x3C	; 60
   11dae:	83 e7       	ldi	r24, 0x73	; 115
   11db0:	9c e2       	ldi	r25, 0x2C	; 44
   11db2:	0f 94 e6 32 	call	0x265cc	; 0x265cc <strcpy_P>
   11db6:	3d 81       	ldd	r19, Y+5	; 0x05
   11db8:	2e 81       	ldd	r18, Y+6	; 0x06
   11dba:	23 0f       	add	r18, r19
   11dbc:	34 e0       	ldi	r19, 0x04	; 4
   11dbe:	32 0f       	add	r19, r18
   11dc0:	2a 81       	ldd	r18, Y+2	; 0x02
   11dc2:	24 50       	subi	r18, 0x04	; 4
   11dc4:	ac 01       	movw	r20, r24
   11dc6:	63 2f       	mov	r22, r19
   11dc8:	82 2f       	mov	r24, r18
			task_twi2_lcd_str(plot_gyro_center_x_Y - 4, plot_gyro_center_y + plot_gyro_radius + 4, strcpy_P(g_prepare_buf, PM_TWIINIT_GY));
   11dca:	e3 da       	rcall	.-2618   	; 0x11392 <task_twi2_lcd_str>
   11dcc:	6a ee       	ldi	r22, 0xEA	; 234
   11dce:	7c e3       	ldi	r23, 0x3C	; 60
   11dd0:	83 e7       	ldi	r24, 0x73	; 115
   11dd2:	9c e2       	ldi	r25, 0x2C	; 44
   11dd4:	0f 94 e6 32 	call	0x265cc	; 0x265cc <strcpy_P>
   11dd8:	3d 81       	ldd	r19, Y+5	; 0x05
   11dda:	2e 81       	ldd	r18, Y+6	; 0x06
   11ddc:	23 0f       	add	r18, r19
   11dde:	34 e0       	ldi	r19, 0x04	; 4
   11de0:	32 0f       	add	r19, r18
   11de2:	2b 81       	ldd	r18, Y+3	; 0x03
   11de4:	24 50       	subi	r18, 0x04	; 4
   11de6:	ac 01       	movw	r20, r24
   11de8:	63 2f       	mov	r22, r19
   11dea:	82 2f       	mov	r24, r18
			task_twi2_lcd_str(plot_gyro_center_x_Z - 4, plot_gyro_center_y + plot_gyro_radius + 4, strcpy_P(g_prepare_buf, PM_TWIINIT_GZ));
   11dec:	d2 da       	rcall	.-2652   	; 0x11392 <task_twi2_lcd_str>
   11dee:	6d ee       	ldi	r22, 0xED	; 237
   11df0:	7c e3       	ldi	r23, 0x3C	; 60
   11df2:	83 e7       	ldi	r24, 0x73	; 115
   11df4:	9c e2       	ldi	r25, 0x2C	; 44
   11df6:	0f 94 e6 32 	call	0x265cc	; 0x265cc <strcpy_P>
   11dfa:	3d 81       	ldd	r19, Y+5	; 0x05
   11dfc:	2e 81       	ldd	r18, Y+6	; 0x06
   11dfe:	23 0f       	add	r18, r19
   11e00:	34 e0       	ldi	r19, 0x04	; 4
   11e02:	32 0f       	add	r19, r18
   11e04:	2c 81       	ldd	r18, Y+4	; 0x04
   11e06:	24 50       	subi	r18, 0x04	; 4
   11e08:	ac 01       	movw	r20, r24
   11e0a:	63 2f       	mov	r22, r19
		}

		/* Magnetic & Accel */
		{
			task_twi2_lcd_str(18 * 6, 72, strcpy_P(g_prepare_buf, PM_TWIINIT_MAGNETICS));
   11e0c:	82 2f       	mov	r24, r18
   11e0e:	c1 da       	rcall	.-2686   	; 0x11392 <task_twi2_lcd_str>
   11e10:	60 ef       	ldi	r22, 0xF0	; 240
   11e12:	7c e3       	ldi	r23, 0x3C	; 60
   11e14:	83 e7       	ldi	r24, 0x73	; 115
   11e16:	9c e2       	ldi	r25, 0x2C	; 44
   11e18:	0f 94 e6 32 	call	0x265cc	; 0x265cc <strcpy_P>
   11e1c:	ac 01       	movw	r20, r24
   11e1e:	68 e4       	ldi	r22, 0x48	; 72
   11e20:	8c e6       	ldi	r24, 0x6C	; 108
			task_twi2_lcd_str(196, 72, strcpy_P(g_prepare_buf, PM_TWIINIT_ACCEL));
   11e22:	b7 da       	rcall	.-2706   	; 0x11392 <task_twi2_lcd_str>
   11e24:	6a ef       	ldi	r22, 0xFA	; 250
   11e26:	7c e3       	ldi	r23, 0x3C	; 60
   11e28:	83 e7       	ldi	r24, 0x73	; 115
   11e2a:	9c e2       	ldi	r25, 0x2C	; 44
   11e2c:	0f 94 e6 32 	call	0x265cc	; 0x265cc <strcpy_P>
   11e30:	ac 01       	movw	r20, r24
   11e32:	68 e4       	ldi	r22, 0x48	; 72
   11e34:	84 ec       	ldi	r24, 0xC4	; 196
   11e36:	ad da       	rcall	.-2726   	; 0x11392 <task_twi2_lcd_str>
		}
	}
}
   11e38:	00 00       	nop
   11e3a:	26 96       	adiw	r28, 0x06	; 6
   11e3c:	cd bf       	out	0x3d, r28	; 61
   11e3e:	de bf       	out	0x3e, r29	; 62
   11e40:	df 91       	pop	r29
   11e42:	cf 91       	pop	r28
   11e44:	0f 91       	pop	r16
   11e46:	08 95       	ret

00011e48 <task_twi2_lcd_print_format_P>:

void task_twi2_lcd_print_format_P(uint8_t x, uint8_t y, const char* fmt_P)
{
   11e48:	2f 92       	push	r2
   11e4a:	3f 92       	push	r3
   11e4c:	4f 92       	push	r4
   11e4e:	5f 92       	push	r5
   11e50:	6f 92       	push	r6
   11e52:	7f 92       	push	r7
   11e54:	8f 92       	push	r8
   11e56:	9f 92       	push	r9
   11e58:	af 92       	push	r10
   11e5a:	bf 92       	push	r11
   11e5c:	cf 92       	push	r12
   11e5e:	df 92       	push	r13
   11e60:	ef 92       	push	r14
   11e62:	ff 92       	push	r15
   11e64:	0f 93       	push	r16
   11e66:	1f 93       	push	r17
   11e68:	cf 93       	push	r28
   11e6a:	df 93       	push	r29
   11e6c:	00 d0       	rcall	.+0      	; 0x11e6e <task_twi2_lcd_print_format_P+0x26>
   11e6e:	1f 92       	push	r1
   11e70:	cd b7       	in	r28, 0x3d	; 61
   11e72:	de b7       	in	r29, 0x3e	; 62
   11e74:	89 83       	std	Y+1, r24	; 0x01
   11e76:	6a 83       	std	Y+2, r22	; 0x02
   11e78:	4b 83       	std	Y+3, r20	; 0x03
   11e7a:	5c 83       	std	Y+4, r21	; 0x04
	task_twi2_lcd_pos_xy(x, y);
   11e7c:	6a 81       	ldd	r22, Y+2	; 0x02
   11e7e:	89 81       	ldd	r24, Y+1	; 0x01
   11e80:	d1 d9       	rcall	.-3166   	; 0x11224 <task_twi2_lcd_pos_xy>

	if (twi2_waitUntilReady(false)) {
   11e82:	80 e0       	ldi	r24, 0x00	; 0
   11e84:	0e 94 1c 63 	call	0xc638	; 0xc638 <twi2_waitUntilReady>
   11e88:	88 23       	and	r24, r24
   11e8a:	09 f4       	brne	.+2      	; 0x11e8e <task_twi2_lcd_print_format_P+0x46>
   11e8c:	93 c0       	rjmp	.+294    	; 0x11fb4 <task_twi2_lcd_print_format_P+0x16c>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
   11e8e:	80 e3       	ldi	r24, 0x30	; 48
   11e90:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = sprintf_P((char*)&(g_twi2_m_data[1]), fmt_P);
   11e94:	8c 81       	ldd	r24, Y+4	; 0x04
   11e96:	8f 93       	push	r24
   11e98:	8b 81       	ldd	r24, Y+3	; 0x03
   11e9a:	8f 93       	push	r24
   11e9c:	8c ef       	ldi	r24, 0xFC	; 252
   11e9e:	9c e2       	ldi	r25, 0x2C	; 44
   11ea0:	89 2f       	mov	r24, r25
   11ea2:	8f 93       	push	r24
   11ea4:	8c ef       	ldi	r24, 0xFC	; 252
   11ea6:	9c e2       	ldi	r25, 0x2C	; 44
   11ea8:	8f 93       	push	r24
   11eaa:	0f 94 57 34 	call	0x268ae	; 0x268ae <sprintf_P>
   11eae:	0f 90       	pop	r0
   11eb0:	0f 90       	pop	r0
   11eb2:	0f 90       	pop	r0
   11eb4:	0f 90       	pop	r0
   11eb6:	80 93 fb 2c 	sts	0x2CFB, r24	; 0x802cfb <g_twi2_m_data>
		g_twi2_packet.length = g_twi2_m_data[0] + 1;
   11eba:	80 91 fb 2c 	lds	r24, 0x2CFB	; 0x802cfb <g_twi2_m_data>
   11ebe:	88 2f       	mov	r24, r24
   11ec0:	90 e0       	ldi	r25, 0x00	; 0
   11ec2:	01 96       	adiw	r24, 0x01	; 1
   11ec4:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   11ec8:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   11ecc:	6e e2       	ldi	r22, 0x2E	; 46
   11ece:	70 e2       	ldi	r23, 0x20	; 32
   11ed0:	80 e8       	ldi	r24, 0x80	; 128
   11ed2:	94 e0       	ldi	r25, 0x04	; 4
   11ed4:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   11ed8:	0e 94 1a 5f 	call	0xbe34	; 0xbe34 <sysclk_get_cpu_hz>
   11edc:	dc 01       	movw	r26, r24
   11ede:	cb 01       	movw	r24, r22
   11ee0:	1c 01       	movw	r2, r24
   11ee2:	2d 01       	movw	r4, r26
   11ee4:	61 2c       	mov	r6, r1
   11ee6:	71 2c       	mov	r7, r1
   11ee8:	43 01       	movw	r8, r6
   11eea:	0f 2e       	mov	r0, r31
   11eec:	f6 e0       	ldi	r31, 0x06	; 6
   11eee:	af 2e       	mov	r10, r31
   11ef0:	f0 2d       	mov	r31, r0
   11ef2:	b1 2c       	mov	r11, r1
   11ef4:	c1 2c       	mov	r12, r1
   11ef6:	d1 2c       	mov	r13, r1
   11ef8:	e1 2c       	mov	r14, r1
   11efa:	f1 2c       	mov	r15, r1
   11efc:	00 e0       	ldi	r16, 0x00	; 0
   11efe:	10 e0       	ldi	r17, 0x00	; 0
   11f00:	22 2d       	mov	r18, r2
   11f02:	33 2d       	mov	r19, r3
   11f04:	44 2d       	mov	r20, r4
   11f06:	55 2d       	mov	r21, r5
   11f08:	66 2d       	mov	r22, r6
   11f0a:	77 2d       	mov	r23, r7
   11f0c:	88 2d       	mov	r24, r8
   11f0e:	99 2d       	mov	r25, r9
   11f10:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
   11f14:	22 2e       	mov	r2, r18
   11f16:	33 2e       	mov	r3, r19
   11f18:	44 2e       	mov	r4, r20
   11f1a:	55 2e       	mov	r5, r21
   11f1c:	66 2e       	mov	r6, r22
   11f1e:	77 2e       	mov	r7, r23
   11f20:	88 2e       	mov	r8, r24
   11f22:	99 2e       	mov	r9, r25
   11f24:	a2 2c       	mov	r10, r2
   11f26:	b3 2c       	mov	r11, r3
   11f28:	c4 2c       	mov	r12, r4
   11f2a:	d5 2c       	mov	r13, r5
   11f2c:	e6 2c       	mov	r14, r6
   11f2e:	f7 2c       	mov	r15, r7
   11f30:	08 2d       	mov	r16, r8
   11f32:	19 2d       	mov	r17, r9
   11f34:	2a 2d       	mov	r18, r10
   11f36:	3b 2d       	mov	r19, r11
   11f38:	4c 2d       	mov	r20, r12
   11f3a:	5d 2d       	mov	r21, r13
   11f3c:	6e 2d       	mov	r22, r14
   11f3e:	7f 2d       	mov	r23, r15
   11f40:	80 2f       	mov	r24, r16
   11f42:	91 2f       	mov	r25, r17
   11f44:	21 5c       	subi	r18, 0xC1	; 193
   11f46:	3d 4b       	sbci	r19, 0xBD	; 189
   11f48:	40 4f       	sbci	r20, 0xF0	; 240
   11f4a:	5f 4f       	sbci	r21, 0xFF	; 255
   11f4c:	6f 4f       	sbci	r22, 0xFF	; 255
   11f4e:	7f 4f       	sbci	r23, 0xFF	; 255
   11f50:	8f 4f       	sbci	r24, 0xFF	; 255
   11f52:	9f 4f       	sbci	r25, 0xFF	; 255
   11f54:	a2 2e       	mov	r10, r18
   11f56:	b3 2e       	mov	r11, r19
   11f58:	c4 2e       	mov	r12, r20
   11f5a:	d5 2e       	mov	r13, r21
   11f5c:	e6 2e       	mov	r14, r22
   11f5e:	f7 2e       	mov	r15, r23
   11f60:	08 2f       	mov	r16, r24
   11f62:	19 2f       	mov	r17, r25
   11f64:	2a 2d       	mov	r18, r10
   11f66:	3b 2d       	mov	r19, r11
   11f68:	4c 2d       	mov	r20, r12
   11f6a:	5d 2d       	mov	r21, r13
   11f6c:	6e 2d       	mov	r22, r14
   11f6e:	7f 2d       	mov	r23, r15
   11f70:	80 2f       	mov	r24, r16
   11f72:	91 2f       	mov	r25, r17
   11f74:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
   11f78:	dc 01       	movw	r26, r24
   11f7a:	cb 01       	movw	r24, r22
   11f7c:	20 e0       	ldi	r18, 0x00	; 0
   11f7e:	34 e2       	ldi	r19, 0x24	; 36
   11f80:	44 e7       	ldi	r20, 0x74	; 116
   11f82:	59 e4       	ldi	r21, 0x49	; 73
   11f84:	bc 01       	movw	r22, r24
   11f86:	cd 01       	movw	r24, r26
   11f88:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   11f8c:	dc 01       	movw	r26, r24
   11f8e:	cb 01       	movw	r24, r22
   11f90:	bc 01       	movw	r22, r24
   11f92:	cd 01       	movw	r24, r26
   11f94:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
   11f98:	a2 2e       	mov	r10, r18
   11f9a:	b3 2e       	mov	r11, r19
   11f9c:	c4 2e       	mov	r12, r20
   11f9e:	d5 2e       	mov	r13, r21
   11fa0:	e6 2e       	mov	r14, r22
   11fa2:	f7 2e       	mov	r15, r23
   11fa4:	08 2f       	mov	r16, r24
   11fa6:	19 2f       	mov	r17, r25
   11fa8:	d6 01       	movw	r26, r12
   11faa:	c5 01       	movw	r24, r10
   11fac:	bc 01       	movw	r22, r24
   11fae:	cd 01       	movw	r24, r26
   11fb0:	0e 94 5a 60 	call	0xc0b4	; 0xc0b4 <__portable_avr_delay_cycles>
	}
}
   11fb4:	00 00       	nop
   11fb6:	24 96       	adiw	r28, 0x04	; 4
   11fb8:	cd bf       	out	0x3d, r28	; 61
   11fba:	de bf       	out	0x3e, r29	; 62
   11fbc:	df 91       	pop	r29
   11fbe:	cf 91       	pop	r28
   11fc0:	1f 91       	pop	r17
   11fc2:	0f 91       	pop	r16
   11fc4:	ff 90       	pop	r15
   11fc6:	ef 90       	pop	r14
   11fc8:	df 90       	pop	r13
   11fca:	cf 90       	pop	r12
   11fcc:	bf 90       	pop	r11
   11fce:	af 90       	pop	r10
   11fd0:	9f 90       	pop	r9
   11fd2:	8f 90       	pop	r8
   11fd4:	7f 90       	pop	r7
   11fd6:	6f 90       	pop	r6
   11fd8:	5f 90       	pop	r5
   11fda:	4f 90       	pop	r4
   11fdc:	3f 90       	pop	r3
   11fde:	2f 90       	pop	r2
   11fe0:	08 95       	ret

00011fe2 <task_twi2_lcd_print_format_c>:

static void task_twi2_lcd_print_format_c(uint8_t x, uint8_t y, char val)
{
   11fe2:	2f 92       	push	r2
   11fe4:	3f 92       	push	r3
   11fe6:	4f 92       	push	r4
   11fe8:	5f 92       	push	r5
   11fea:	6f 92       	push	r6
   11fec:	7f 92       	push	r7
   11fee:	8f 92       	push	r8
   11ff0:	9f 92       	push	r9
   11ff2:	af 92       	push	r10
   11ff4:	bf 92       	push	r11
   11ff6:	cf 92       	push	r12
   11ff8:	df 92       	push	r13
   11ffa:	ef 92       	push	r14
   11ffc:	ff 92       	push	r15
   11ffe:	0f 93       	push	r16
   12000:	1f 93       	push	r17
   12002:	cf 93       	push	r28
   12004:	df 93       	push	r29
   12006:	00 d0       	rcall	.+0      	; 0x12008 <task_twi2_lcd_print_format_c+0x26>
   12008:	cd b7       	in	r28, 0x3d	; 61
   1200a:	de b7       	in	r29, 0x3e	; 62
   1200c:	89 83       	std	Y+1, r24	; 0x01
   1200e:	6a 83       	std	Y+2, r22	; 0x02
   12010:	4b 83       	std	Y+3, r20	; 0x03
	task_twi2_lcd_pos_xy(x, y);
   12012:	6a 81       	ldd	r22, Y+2	; 0x02
   12014:	89 81       	ldd	r24, Y+1	; 0x01
   12016:	06 d9       	rcall	.-3572   	; 0x11224 <task_twi2_lcd_pos_xy>

	if (twi2_waitUntilReady(false)) {
   12018:	80 e0       	ldi	r24, 0x00	; 0
   1201a:	0e 94 1c 63 	call	0xc638	; 0xc638 <twi2_waitUntilReady>
   1201e:	88 23       	and	r24, r24
   12020:	09 f4       	brne	.+2      	; 0x12024 <task_twi2_lcd_print_format_c+0x42>
   12022:	86 c0       	rjmp	.+268    	; 0x12130 <task_twi2_lcd_print_format_c+0x14e>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
   12024:	80 e3       	ldi	r24, 0x30	; 48
   12026:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = 1;
   1202a:	81 e0       	ldi	r24, 0x01	; 1
   1202c:	80 93 fb 2c 	sts	0x2CFB, r24	; 0x802cfb <g_twi2_m_data>
		g_twi2_m_data[1] = (uint8_t)val;
   12030:	8b 81       	ldd	r24, Y+3	; 0x03
   12032:	80 93 fc 2c 	sts	0x2CFC, r24	; 0x802cfc <g_twi2_m_data+0x1>
		g_twi2_packet.length = g_twi2_m_data[0] + 1;
   12036:	80 91 fb 2c 	lds	r24, 0x2CFB	; 0x802cfb <g_twi2_m_data>
   1203a:	88 2f       	mov	r24, r24
   1203c:	90 e0       	ldi	r25, 0x00	; 0
   1203e:	01 96       	adiw	r24, 0x01	; 1
   12040:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   12044:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   12048:	6e e2       	ldi	r22, 0x2E	; 46
   1204a:	70 e2       	ldi	r23, 0x20	; 32
   1204c:	80 e8       	ldi	r24, 0x80	; 128
   1204e:	94 e0       	ldi	r25, 0x04	; 4
   12050:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   12054:	0e 94 1a 5f 	call	0xbe34	; 0xbe34 <sysclk_get_cpu_hz>
   12058:	dc 01       	movw	r26, r24
   1205a:	cb 01       	movw	r24, r22
   1205c:	1c 01       	movw	r2, r24
   1205e:	2d 01       	movw	r4, r26
   12060:	61 2c       	mov	r6, r1
   12062:	71 2c       	mov	r7, r1
   12064:	43 01       	movw	r8, r6
   12066:	0f 2e       	mov	r0, r31
   12068:	f6 e0       	ldi	r31, 0x06	; 6
   1206a:	af 2e       	mov	r10, r31
   1206c:	f0 2d       	mov	r31, r0
   1206e:	b1 2c       	mov	r11, r1
   12070:	c1 2c       	mov	r12, r1
   12072:	d1 2c       	mov	r13, r1
   12074:	e1 2c       	mov	r14, r1
   12076:	f1 2c       	mov	r15, r1
   12078:	00 e0       	ldi	r16, 0x00	; 0
   1207a:	10 e0       	ldi	r17, 0x00	; 0
   1207c:	22 2d       	mov	r18, r2
   1207e:	33 2d       	mov	r19, r3
   12080:	44 2d       	mov	r20, r4
   12082:	55 2d       	mov	r21, r5
   12084:	66 2d       	mov	r22, r6
   12086:	77 2d       	mov	r23, r7
   12088:	88 2d       	mov	r24, r8
   1208a:	99 2d       	mov	r25, r9
   1208c:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
   12090:	22 2e       	mov	r2, r18
   12092:	33 2e       	mov	r3, r19
   12094:	44 2e       	mov	r4, r20
   12096:	55 2e       	mov	r5, r21
   12098:	66 2e       	mov	r6, r22
   1209a:	77 2e       	mov	r7, r23
   1209c:	88 2e       	mov	r8, r24
   1209e:	99 2e       	mov	r9, r25
   120a0:	a2 2c       	mov	r10, r2
   120a2:	b3 2c       	mov	r11, r3
   120a4:	c4 2c       	mov	r12, r4
   120a6:	d5 2c       	mov	r13, r5
   120a8:	e6 2c       	mov	r14, r6
   120aa:	f7 2c       	mov	r15, r7
   120ac:	08 2d       	mov	r16, r8
   120ae:	19 2d       	mov	r17, r9
   120b0:	2a 2d       	mov	r18, r10
   120b2:	3b 2d       	mov	r19, r11
   120b4:	4c 2d       	mov	r20, r12
   120b6:	5d 2d       	mov	r21, r13
   120b8:	6e 2d       	mov	r22, r14
   120ba:	7f 2d       	mov	r23, r15
   120bc:	80 2f       	mov	r24, r16
   120be:	91 2f       	mov	r25, r17
   120c0:	21 5c       	subi	r18, 0xC1	; 193
   120c2:	3d 4b       	sbci	r19, 0xBD	; 189
   120c4:	40 4f       	sbci	r20, 0xF0	; 240
   120c6:	5f 4f       	sbci	r21, 0xFF	; 255
   120c8:	6f 4f       	sbci	r22, 0xFF	; 255
   120ca:	7f 4f       	sbci	r23, 0xFF	; 255
   120cc:	8f 4f       	sbci	r24, 0xFF	; 255
   120ce:	9f 4f       	sbci	r25, 0xFF	; 255
   120d0:	a2 2e       	mov	r10, r18
   120d2:	b3 2e       	mov	r11, r19
   120d4:	c4 2e       	mov	r12, r20
   120d6:	d5 2e       	mov	r13, r21
   120d8:	e6 2e       	mov	r14, r22
   120da:	f7 2e       	mov	r15, r23
   120dc:	08 2f       	mov	r16, r24
   120de:	19 2f       	mov	r17, r25
   120e0:	2a 2d       	mov	r18, r10
   120e2:	3b 2d       	mov	r19, r11
   120e4:	4c 2d       	mov	r20, r12
   120e6:	5d 2d       	mov	r21, r13
   120e8:	6e 2d       	mov	r22, r14
   120ea:	7f 2d       	mov	r23, r15
   120ec:	80 2f       	mov	r24, r16
   120ee:	91 2f       	mov	r25, r17
   120f0:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
   120f4:	dc 01       	movw	r26, r24
   120f6:	cb 01       	movw	r24, r22
   120f8:	20 e0       	ldi	r18, 0x00	; 0
   120fa:	34 e2       	ldi	r19, 0x24	; 36
   120fc:	44 e7       	ldi	r20, 0x74	; 116
   120fe:	59 e4       	ldi	r21, 0x49	; 73
   12100:	bc 01       	movw	r22, r24
   12102:	cd 01       	movw	r24, r26
   12104:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   12108:	dc 01       	movw	r26, r24
   1210a:	cb 01       	movw	r24, r22
   1210c:	bc 01       	movw	r22, r24
   1210e:	cd 01       	movw	r24, r26
   12110:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
   12114:	a2 2e       	mov	r10, r18
   12116:	b3 2e       	mov	r11, r19
   12118:	c4 2e       	mov	r12, r20
   1211a:	d5 2e       	mov	r13, r21
   1211c:	e6 2e       	mov	r14, r22
   1211e:	f7 2e       	mov	r15, r23
   12120:	08 2f       	mov	r16, r24
   12122:	19 2f       	mov	r17, r25
   12124:	d6 01       	movw	r26, r12
   12126:	c5 01       	movw	r24, r10
   12128:	bc 01       	movw	r22, r24
   1212a:	cd 01       	movw	r24, r26
   1212c:	0e 94 5a 60 	call	0xc0b4	; 0xc0b4 <__portable_avr_delay_cycles>
	}
}
   12130:	00 00       	nop
   12132:	23 96       	adiw	r28, 0x03	; 3
   12134:	cd bf       	out	0x3d, r28	; 61
   12136:	de bf       	out	0x3e, r29	; 62
   12138:	df 91       	pop	r29
   1213a:	cf 91       	pop	r28
   1213c:	1f 91       	pop	r17
   1213e:	0f 91       	pop	r16
   12140:	ff 90       	pop	r15
   12142:	ef 90       	pop	r14
   12144:	df 90       	pop	r13
   12146:	cf 90       	pop	r12
   12148:	bf 90       	pop	r11
   1214a:	af 90       	pop	r10
   1214c:	9f 90       	pop	r9
   1214e:	8f 90       	pop	r8
   12150:	7f 90       	pop	r7
   12152:	6f 90       	pop	r6
   12154:	5f 90       	pop	r5
   12156:	4f 90       	pop	r4
   12158:	3f 90       	pop	r3
   1215a:	2f 90       	pop	r2
   1215c:	08 95       	ret

0001215e <task_twi2_lcd_print_format_long_P>:

static void task_twi2_lcd_print_format_long_P(uint8_t x, uint8_t y, long val, const char* fmt_P)
{
   1215e:	2f 92       	push	r2
   12160:	3f 92       	push	r3
   12162:	4f 92       	push	r4
   12164:	5f 92       	push	r5
   12166:	6f 92       	push	r6
   12168:	7f 92       	push	r7
   1216a:	8f 92       	push	r8
   1216c:	9f 92       	push	r9
   1216e:	af 92       	push	r10
   12170:	bf 92       	push	r11
   12172:	cf 92       	push	r12
   12174:	df 92       	push	r13
   12176:	ef 92       	push	r14
   12178:	ff 92       	push	r15
   1217a:	0f 93       	push	r16
   1217c:	1f 93       	push	r17
   1217e:	cf 93       	push	r28
   12180:	df 93       	push	r29
   12182:	cd b7       	in	r28, 0x3d	; 61
   12184:	de b7       	in	r29, 0x3e	; 62
   12186:	28 97       	sbiw	r28, 0x08	; 8
   12188:	cd bf       	out	0x3d, r28	; 61
   1218a:	de bf       	out	0x3e, r29	; 62
   1218c:	89 83       	std	Y+1, r24	; 0x01
   1218e:	6a 83       	std	Y+2, r22	; 0x02
   12190:	2b 83       	std	Y+3, r18	; 0x03
   12192:	3c 83       	std	Y+4, r19	; 0x04
   12194:	4d 83       	std	Y+5, r20	; 0x05
   12196:	5e 83       	std	Y+6, r21	; 0x06
   12198:	0f 83       	std	Y+7, r16	; 0x07
   1219a:	18 87       	std	Y+8, r17	; 0x08
	task_twi2_lcd_pos_xy(x, y);
   1219c:	6a 81       	ldd	r22, Y+2	; 0x02
   1219e:	89 81       	ldd	r24, Y+1	; 0x01
   121a0:	41 d8       	rcall	.-3966   	; 0x11224 <task_twi2_lcd_pos_xy>

	if (twi2_waitUntilReady(false)) {
   121a2:	80 e0       	ldi	r24, 0x00	; 0
   121a4:	0e 94 1c 63 	call	0xc638	; 0xc638 <twi2_waitUntilReady>
   121a8:	88 23       	and	r24, r24
   121aa:	09 f4       	brne	.+2      	; 0x121ae <task_twi2_lcd_print_format_long_P+0x50>
   121ac:	9d c0       	rjmp	.+314    	; 0x122e8 <task_twi2_lcd_print_format_long_P+0x18a>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
   121ae:	80 e3       	ldi	r24, 0x30	; 48
   121b0:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = sprintf_P((char*)&(g_twi2_m_data[1]), fmt_P, val);
   121b4:	8e 81       	ldd	r24, Y+6	; 0x06
   121b6:	8f 93       	push	r24
   121b8:	8d 81       	ldd	r24, Y+5	; 0x05
   121ba:	8f 93       	push	r24
   121bc:	8c 81       	ldd	r24, Y+4	; 0x04
   121be:	8f 93       	push	r24
   121c0:	8b 81       	ldd	r24, Y+3	; 0x03
   121c2:	8f 93       	push	r24
   121c4:	88 85       	ldd	r24, Y+8	; 0x08
   121c6:	8f 93       	push	r24
   121c8:	8f 81       	ldd	r24, Y+7	; 0x07
   121ca:	8f 93       	push	r24
   121cc:	8c ef       	ldi	r24, 0xFC	; 252
   121ce:	9c e2       	ldi	r25, 0x2C	; 44
   121d0:	89 2f       	mov	r24, r25
   121d2:	8f 93       	push	r24
   121d4:	8c ef       	ldi	r24, 0xFC	; 252
   121d6:	9c e2       	ldi	r25, 0x2C	; 44
   121d8:	8f 93       	push	r24
   121da:	0f 94 57 34 	call	0x268ae	; 0x268ae <sprintf_P>
   121de:	2d b7       	in	r18, 0x3d	; 61
   121e0:	3e b7       	in	r19, 0x3e	; 62
   121e2:	28 5f       	subi	r18, 0xF8	; 248
   121e4:	3f 4f       	sbci	r19, 0xFF	; 255
   121e6:	cd bf       	out	0x3d, r28	; 61
   121e8:	de bf       	out	0x3e, r29	; 62
   121ea:	80 93 fb 2c 	sts	0x2CFB, r24	; 0x802cfb <g_twi2_m_data>
		g_twi2_packet.length = g_twi2_m_data[0] + 1;
   121ee:	80 91 fb 2c 	lds	r24, 0x2CFB	; 0x802cfb <g_twi2_m_data>
   121f2:	88 2f       	mov	r24, r24
   121f4:	90 e0       	ldi	r25, 0x00	; 0
   121f6:	01 96       	adiw	r24, 0x01	; 1
   121f8:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   121fc:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   12200:	6e e2       	ldi	r22, 0x2E	; 46
   12202:	70 e2       	ldi	r23, 0x20	; 32
   12204:	80 e8       	ldi	r24, 0x80	; 128
   12206:	94 e0       	ldi	r25, 0x04	; 4
   12208:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   1220c:	0e 94 1a 5f 	call	0xbe34	; 0xbe34 <sysclk_get_cpu_hz>
   12210:	dc 01       	movw	r26, r24
   12212:	cb 01       	movw	r24, r22
   12214:	1c 01       	movw	r2, r24
   12216:	2d 01       	movw	r4, r26
   12218:	61 2c       	mov	r6, r1
   1221a:	71 2c       	mov	r7, r1
   1221c:	43 01       	movw	r8, r6
   1221e:	0f 2e       	mov	r0, r31
   12220:	f6 e0       	ldi	r31, 0x06	; 6
   12222:	af 2e       	mov	r10, r31
   12224:	f0 2d       	mov	r31, r0
   12226:	b1 2c       	mov	r11, r1
   12228:	c1 2c       	mov	r12, r1
   1222a:	d1 2c       	mov	r13, r1
   1222c:	e1 2c       	mov	r14, r1
   1222e:	f1 2c       	mov	r15, r1
   12230:	00 e0       	ldi	r16, 0x00	; 0
   12232:	10 e0       	ldi	r17, 0x00	; 0
   12234:	22 2d       	mov	r18, r2
   12236:	33 2d       	mov	r19, r3
   12238:	44 2d       	mov	r20, r4
   1223a:	55 2d       	mov	r21, r5
   1223c:	66 2d       	mov	r22, r6
   1223e:	77 2d       	mov	r23, r7
   12240:	88 2d       	mov	r24, r8
   12242:	99 2d       	mov	r25, r9
   12244:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
   12248:	22 2e       	mov	r2, r18
   1224a:	33 2e       	mov	r3, r19
   1224c:	44 2e       	mov	r4, r20
   1224e:	55 2e       	mov	r5, r21
   12250:	66 2e       	mov	r6, r22
   12252:	77 2e       	mov	r7, r23
   12254:	88 2e       	mov	r8, r24
   12256:	99 2e       	mov	r9, r25
   12258:	a2 2c       	mov	r10, r2
   1225a:	b3 2c       	mov	r11, r3
   1225c:	c4 2c       	mov	r12, r4
   1225e:	d5 2c       	mov	r13, r5
   12260:	e6 2c       	mov	r14, r6
   12262:	f7 2c       	mov	r15, r7
   12264:	08 2d       	mov	r16, r8
   12266:	19 2d       	mov	r17, r9
   12268:	2a 2d       	mov	r18, r10
   1226a:	3b 2d       	mov	r19, r11
   1226c:	4c 2d       	mov	r20, r12
   1226e:	5d 2d       	mov	r21, r13
   12270:	6e 2d       	mov	r22, r14
   12272:	7f 2d       	mov	r23, r15
   12274:	80 2f       	mov	r24, r16
   12276:	91 2f       	mov	r25, r17
   12278:	21 5c       	subi	r18, 0xC1	; 193
   1227a:	3d 4b       	sbci	r19, 0xBD	; 189
   1227c:	40 4f       	sbci	r20, 0xF0	; 240
   1227e:	5f 4f       	sbci	r21, 0xFF	; 255
   12280:	6f 4f       	sbci	r22, 0xFF	; 255
   12282:	7f 4f       	sbci	r23, 0xFF	; 255
   12284:	8f 4f       	sbci	r24, 0xFF	; 255
   12286:	9f 4f       	sbci	r25, 0xFF	; 255
   12288:	a2 2e       	mov	r10, r18
   1228a:	b3 2e       	mov	r11, r19
   1228c:	c4 2e       	mov	r12, r20
   1228e:	d5 2e       	mov	r13, r21
   12290:	e6 2e       	mov	r14, r22
   12292:	f7 2e       	mov	r15, r23
   12294:	08 2f       	mov	r16, r24
   12296:	19 2f       	mov	r17, r25
   12298:	2a 2d       	mov	r18, r10
   1229a:	3b 2d       	mov	r19, r11
   1229c:	4c 2d       	mov	r20, r12
   1229e:	5d 2d       	mov	r21, r13
   122a0:	6e 2d       	mov	r22, r14
   122a2:	7f 2d       	mov	r23, r15
   122a4:	80 2f       	mov	r24, r16
   122a6:	91 2f       	mov	r25, r17
   122a8:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
   122ac:	dc 01       	movw	r26, r24
   122ae:	cb 01       	movw	r24, r22
   122b0:	20 e0       	ldi	r18, 0x00	; 0
   122b2:	34 e2       	ldi	r19, 0x24	; 36
   122b4:	44 e7       	ldi	r20, 0x74	; 116
   122b6:	59 e4       	ldi	r21, 0x49	; 73
   122b8:	bc 01       	movw	r22, r24
   122ba:	cd 01       	movw	r24, r26
   122bc:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   122c0:	dc 01       	movw	r26, r24
   122c2:	cb 01       	movw	r24, r22
   122c4:	bc 01       	movw	r22, r24
   122c6:	cd 01       	movw	r24, r26
   122c8:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
   122cc:	a2 2e       	mov	r10, r18
   122ce:	b3 2e       	mov	r11, r19
   122d0:	c4 2e       	mov	r12, r20
   122d2:	d5 2e       	mov	r13, r21
   122d4:	e6 2e       	mov	r14, r22
   122d6:	f7 2e       	mov	r15, r23
   122d8:	08 2f       	mov	r16, r24
   122da:	19 2f       	mov	r17, r25
   122dc:	d6 01       	movw	r26, r12
   122de:	c5 01       	movw	r24, r10
   122e0:	bc 01       	movw	r22, r24
   122e2:	cd 01       	movw	r24, r26
   122e4:	0e 94 5a 60 	call	0xc0b4	; 0xc0b4 <__portable_avr_delay_cycles>
	}
}
   122e8:	00 00       	nop
   122ea:	28 96       	adiw	r28, 0x08	; 8
   122ec:	cd bf       	out	0x3d, r28	; 61
   122ee:	de bf       	out	0x3e, r29	; 62
   122f0:	df 91       	pop	r29
   122f2:	cf 91       	pop	r28
   122f4:	1f 91       	pop	r17
   122f6:	0f 91       	pop	r16
   122f8:	ff 90       	pop	r15
   122fa:	ef 90       	pop	r14
   122fc:	df 90       	pop	r13
   122fe:	cf 90       	pop	r12
   12300:	bf 90       	pop	r11
   12302:	af 90       	pop	r10
   12304:	9f 90       	pop	r9
   12306:	8f 90       	pop	r8
   12308:	7f 90       	pop	r7
   1230a:	6f 90       	pop	r6
   1230c:	5f 90       	pop	r5
   1230e:	4f 90       	pop	r4
   12310:	3f 90       	pop	r3
   12312:	2f 90       	pop	r2
   12314:	08 95       	ret

00012316 <task_twi2_lcd_print_format_float_P>:

static void task_twi2_lcd_print_format_float_P(uint8_t x, uint8_t y, float flt, const char* fmt_P)
{
   12316:	2f 92       	push	r2
   12318:	3f 92       	push	r3
   1231a:	4f 92       	push	r4
   1231c:	5f 92       	push	r5
   1231e:	6f 92       	push	r6
   12320:	7f 92       	push	r7
   12322:	8f 92       	push	r8
   12324:	9f 92       	push	r9
   12326:	af 92       	push	r10
   12328:	bf 92       	push	r11
   1232a:	cf 92       	push	r12
   1232c:	df 92       	push	r13
   1232e:	ef 92       	push	r14
   12330:	ff 92       	push	r15
   12332:	0f 93       	push	r16
   12334:	1f 93       	push	r17
   12336:	cf 93       	push	r28
   12338:	df 93       	push	r29
   1233a:	cd b7       	in	r28, 0x3d	; 61
   1233c:	de b7       	in	r29, 0x3e	; 62
   1233e:	28 97       	sbiw	r28, 0x08	; 8
   12340:	cd bf       	out	0x3d, r28	; 61
   12342:	de bf       	out	0x3e, r29	; 62
   12344:	89 83       	std	Y+1, r24	; 0x01
   12346:	6a 83       	std	Y+2, r22	; 0x02
   12348:	2b 83       	std	Y+3, r18	; 0x03
   1234a:	3c 83       	std	Y+4, r19	; 0x04
   1234c:	4d 83       	std	Y+5, r20	; 0x05
   1234e:	5e 83       	std	Y+6, r21	; 0x06
   12350:	0f 83       	std	Y+7, r16	; 0x07
   12352:	18 87       	std	Y+8, r17	; 0x08
	task_twi2_lcd_pos_xy(x, y);
   12354:	6a 81       	ldd	r22, Y+2	; 0x02
   12356:	89 81       	ldd	r24, Y+1	; 0x01
   12358:	0e 94 12 89 	call	0x11224	; 0x11224 <task_twi2_lcd_pos_xy>

	if (twi2_waitUntilReady(false)) {
   1235c:	80 e0       	ldi	r24, 0x00	; 0
   1235e:	0e 94 1c 63 	call	0xc638	; 0xc638 <twi2_waitUntilReady>
   12362:	88 23       	and	r24, r24
   12364:	09 f4       	brne	.+2      	; 0x12368 <task_twi2_lcd_print_format_float_P+0x52>
   12366:	9d c0       	rjmp	.+314    	; 0x124a2 <task_twi2_lcd_print_format_float_P+0x18c>
		g_twi2_packet.addr[0] = TWI_SMART_LCD_CMD_WRITE;
   12368:	80 e3       	ldi	r24, 0x30	; 48
   1236a:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
		g_twi2_m_data[0] = sprintf_P((char*)&(g_twi2_m_data[1]), fmt_P, flt);
   1236e:	8e 81       	ldd	r24, Y+6	; 0x06
   12370:	8f 93       	push	r24
   12372:	8d 81       	ldd	r24, Y+5	; 0x05
   12374:	8f 93       	push	r24
   12376:	8c 81       	ldd	r24, Y+4	; 0x04
   12378:	8f 93       	push	r24
   1237a:	8b 81       	ldd	r24, Y+3	; 0x03
   1237c:	8f 93       	push	r24
   1237e:	88 85       	ldd	r24, Y+8	; 0x08
   12380:	8f 93       	push	r24
   12382:	8f 81       	ldd	r24, Y+7	; 0x07
   12384:	8f 93       	push	r24
   12386:	8c ef       	ldi	r24, 0xFC	; 252
   12388:	9c e2       	ldi	r25, 0x2C	; 44
   1238a:	89 2f       	mov	r24, r25
   1238c:	8f 93       	push	r24
   1238e:	8c ef       	ldi	r24, 0xFC	; 252
   12390:	9c e2       	ldi	r25, 0x2C	; 44
   12392:	8f 93       	push	r24
   12394:	0f 94 57 34 	call	0x268ae	; 0x268ae <sprintf_P>
   12398:	2d b7       	in	r18, 0x3d	; 61
   1239a:	3e b7       	in	r19, 0x3e	; 62
   1239c:	28 5f       	subi	r18, 0xF8	; 248
   1239e:	3f 4f       	sbci	r19, 0xFF	; 255
   123a0:	cd bf       	out	0x3d, r28	; 61
   123a2:	de bf       	out	0x3e, r29	; 62
   123a4:	80 93 fb 2c 	sts	0x2CFB, r24	; 0x802cfb <g_twi2_m_data>
		g_twi2_packet.length = g_twi2_m_data[0] + 1;
   123a8:	80 91 fb 2c 	lds	r24, 0x2CFB	; 0x802cfb <g_twi2_m_data>
   123ac:	88 2f       	mov	r24, r24
   123ae:	90 e0       	ldi	r25, 0x00	; 0
   123b0:	01 96       	adiw	r24, 0x01	; 1
   123b2:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   123b6:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
		twi_master_write(&TWI2_MASTER, &g_twi2_packet);
   123ba:	6e e2       	ldi	r22, 0x2E	; 46
   123bc:	70 e2       	ldi	r23, 0x20	; 32
   123be:	80 e8       	ldi	r24, 0x80	; 128
   123c0:	94 e0       	ldi	r25, 0x04	; 4
   123c2:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <twi_master_write>
		delay_us(TWI_SMART_LCD_DEVICE_SIMPLE_DELAY_MIN_US);
   123c6:	0e 94 1a 5f 	call	0xbe34	; 0xbe34 <sysclk_get_cpu_hz>
   123ca:	dc 01       	movw	r26, r24
   123cc:	cb 01       	movw	r24, r22
   123ce:	1c 01       	movw	r2, r24
   123d0:	2d 01       	movw	r4, r26
   123d2:	61 2c       	mov	r6, r1
   123d4:	71 2c       	mov	r7, r1
   123d6:	43 01       	movw	r8, r6
   123d8:	0f 2e       	mov	r0, r31
   123da:	f6 e0       	ldi	r31, 0x06	; 6
   123dc:	af 2e       	mov	r10, r31
   123de:	f0 2d       	mov	r31, r0
   123e0:	b1 2c       	mov	r11, r1
   123e2:	c1 2c       	mov	r12, r1
   123e4:	d1 2c       	mov	r13, r1
   123e6:	e1 2c       	mov	r14, r1
   123e8:	f1 2c       	mov	r15, r1
   123ea:	00 e0       	ldi	r16, 0x00	; 0
   123ec:	10 e0       	ldi	r17, 0x00	; 0
   123ee:	22 2d       	mov	r18, r2
   123f0:	33 2d       	mov	r19, r3
   123f2:	44 2d       	mov	r20, r4
   123f4:	55 2d       	mov	r21, r5
   123f6:	66 2d       	mov	r22, r6
   123f8:	77 2d       	mov	r23, r7
   123fa:	88 2d       	mov	r24, r8
   123fc:	99 2d       	mov	r25, r9
   123fe:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
   12402:	22 2e       	mov	r2, r18
   12404:	33 2e       	mov	r3, r19
   12406:	44 2e       	mov	r4, r20
   12408:	55 2e       	mov	r5, r21
   1240a:	66 2e       	mov	r6, r22
   1240c:	77 2e       	mov	r7, r23
   1240e:	88 2e       	mov	r8, r24
   12410:	99 2e       	mov	r9, r25
   12412:	a2 2c       	mov	r10, r2
   12414:	b3 2c       	mov	r11, r3
   12416:	c4 2c       	mov	r12, r4
   12418:	d5 2c       	mov	r13, r5
   1241a:	e6 2c       	mov	r14, r6
   1241c:	f7 2c       	mov	r15, r7
   1241e:	08 2d       	mov	r16, r8
   12420:	19 2d       	mov	r17, r9
   12422:	2a 2d       	mov	r18, r10
   12424:	3b 2d       	mov	r19, r11
   12426:	4c 2d       	mov	r20, r12
   12428:	5d 2d       	mov	r21, r13
   1242a:	6e 2d       	mov	r22, r14
   1242c:	7f 2d       	mov	r23, r15
   1242e:	80 2f       	mov	r24, r16
   12430:	91 2f       	mov	r25, r17
   12432:	21 5c       	subi	r18, 0xC1	; 193
   12434:	3d 4b       	sbci	r19, 0xBD	; 189
   12436:	40 4f       	sbci	r20, 0xF0	; 240
   12438:	5f 4f       	sbci	r21, 0xFF	; 255
   1243a:	6f 4f       	sbci	r22, 0xFF	; 255
   1243c:	7f 4f       	sbci	r23, 0xFF	; 255
   1243e:	8f 4f       	sbci	r24, 0xFF	; 255
   12440:	9f 4f       	sbci	r25, 0xFF	; 255
   12442:	a2 2e       	mov	r10, r18
   12444:	b3 2e       	mov	r11, r19
   12446:	c4 2e       	mov	r12, r20
   12448:	d5 2e       	mov	r13, r21
   1244a:	e6 2e       	mov	r14, r22
   1244c:	f7 2e       	mov	r15, r23
   1244e:	08 2f       	mov	r16, r24
   12450:	19 2f       	mov	r17, r25
   12452:	2a 2d       	mov	r18, r10
   12454:	3b 2d       	mov	r19, r11
   12456:	4c 2d       	mov	r20, r12
   12458:	5d 2d       	mov	r21, r13
   1245a:	6e 2d       	mov	r22, r14
   1245c:	7f 2d       	mov	r23, r15
   1245e:	80 2f       	mov	r24, r16
   12460:	91 2f       	mov	r25, r17
   12462:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
   12466:	dc 01       	movw	r26, r24
   12468:	cb 01       	movw	r24, r22
   1246a:	20 e0       	ldi	r18, 0x00	; 0
   1246c:	34 e2       	ldi	r19, 0x24	; 36
   1246e:	44 e7       	ldi	r20, 0x74	; 116
   12470:	59 e4       	ldi	r21, 0x49	; 73
   12472:	bc 01       	movw	r22, r24
   12474:	cd 01       	movw	r24, r26
   12476:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   1247a:	dc 01       	movw	r26, r24
   1247c:	cb 01       	movw	r24, r22
   1247e:	bc 01       	movw	r22, r24
   12480:	cd 01       	movw	r24, r26
   12482:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
   12486:	a2 2e       	mov	r10, r18
   12488:	b3 2e       	mov	r11, r19
   1248a:	c4 2e       	mov	r12, r20
   1248c:	d5 2e       	mov	r13, r21
   1248e:	e6 2e       	mov	r14, r22
   12490:	f7 2e       	mov	r15, r23
   12492:	08 2f       	mov	r16, r24
   12494:	19 2f       	mov	r17, r25
   12496:	d6 01       	movw	r26, r12
   12498:	c5 01       	movw	r24, r10
   1249a:	bc 01       	movw	r22, r24
   1249c:	cd 01       	movw	r24, r26
   1249e:	0e 94 5a 60 	call	0xc0b4	; 0xc0b4 <__portable_avr_delay_cycles>
	}
}
   124a2:	00 00       	nop
   124a4:	28 96       	adiw	r28, 0x08	; 8
   124a6:	cd bf       	out	0x3d, r28	; 61
   124a8:	de bf       	out	0x3e, r29	; 62
   124aa:	df 91       	pop	r29
   124ac:	cf 91       	pop	r28
   124ae:	1f 91       	pop	r17
   124b0:	0f 91       	pop	r16
   124b2:	ff 90       	pop	r15
   124b4:	ef 90       	pop	r14
   124b6:	df 90       	pop	r13
   124b8:	cf 90       	pop	r12
   124ba:	bf 90       	pop	r11
   124bc:	af 90       	pop	r10
   124be:	9f 90       	pop	r9
   124c0:	8f 90       	pop	r8
   124c2:	7f 90       	pop	r7
   124c4:	6f 90       	pop	r6
   124c6:	5f 90       	pop	r5
   124c8:	4f 90       	pop	r4
   124ca:	3f 90       	pop	r3
   124cc:	2f 90       	pop	r2
   124ce:	08 95       	ret

000124d0 <task_twi2_lcd__pll>:


static void task_twi2_lcd__pll(void)
{
   124d0:	ef 92       	push	r14
   124d2:	0f 93       	push	r16
   124d4:	cf 93       	push	r28
   124d6:	df 93       	push	r29
   124d8:	cd b7       	in	r28, 0x3d	; 61
   124da:	de b7       	in	r29, 0x3e	; 62
   124dc:	2b 97       	sbiw	r28, 0x0b	; 11
   124de:	cd bf       	out	0x3d, r28	; 61
   124e0:	de bf       	out	0x3e, r29	; 62
	const uint8_t size_x	= 240U;
   124e2:	80 ef       	ldi	r24, 0xF0	; 240
   124e4:	89 83       	std	Y+1, r24	; 0x01
	const uint8_t size_y	= 128U;
   124e6:	80 e8       	ldi	r24, 0x80	; 128
   124e8:	8a 83       	std	Y+2, r24	; 0x02
	const uint8_t width		= 3U;
   124ea:	83 e0       	ldi	r24, 0x03	; 3
   124ec:	8b 83       	std	Y+3, r24	; 0x03
	const uint8_t pos_y_top	= 13U;
   124ee:	8d e0       	ldi	r24, 0x0D	; 13
   124f0:	8c 83       	std	Y+4, r24	; 0x04
	const uint8_t pos_y_mul	= (size_y - pos_y_top) >> 1;
   124f2:	8a 81       	ldd	r24, Y+2	; 0x02
   124f4:	28 2f       	mov	r18, r24
   124f6:	30 e0       	ldi	r19, 0x00	; 0
   124f8:	8c 81       	ldd	r24, Y+4	; 0x04
   124fa:	88 2f       	mov	r24, r24
   124fc:	90 e0       	ldi	r25, 0x00	; 0
   124fe:	a9 01       	movw	r20, r18
   12500:	48 1b       	sub	r20, r24
   12502:	59 0b       	sbc	r21, r25
   12504:	ca 01       	movw	r24, r20
   12506:	95 95       	asr	r25
   12508:	87 95       	ror	r24
   1250a:	8d 83       	std	Y+5, r24	; 0x05
	const uint8_t pos_y_mid	= pos_y_mul + pos_y_top;
   1250c:	9d 81       	ldd	r25, Y+5	; 0x05
   1250e:	8c 81       	ldd	r24, Y+4	; 0x04
   12510:	89 0f       	add	r24, r25
   12512:	8e 83       	std	Y+6, r24	; 0x06

	if (twi2_waitUntilReady(false)) {
   12514:	80 e0       	ldi	r24, 0x00	; 0
   12516:	0e 94 1c 63 	call	0xc638	; 0xc638 <twi2_waitUntilReady>
   1251a:	88 23       	and	r24, r24
   1251c:	09 f4       	brne	.+2      	; 0x12520 <task_twi2_lcd__pll+0x50>
   1251e:	78 c0       	rjmp	.+240    	; 0x12610 <task_twi2_lcd__pll+0x140>
		if (g_1pps_printtwi_avail) {
   12520:	80 91 41 26 	lds	r24, 0x2641	; 0x802641 <g_1pps_printtwi_avail>
   12524:	88 23       	and	r24, r24
   12526:	09 f4       	brne	.+2      	; 0x1252a <task_twi2_lcd__pll+0x5a>
   12528:	73 c0       	rjmp	.+230    	; 0x12610 <task_twi2_lcd__pll+0x140>
			/* Get timer for phase */
			int16_t l_pll_lo;
			{
				irqflags_t flags = cpu_irq_save();
   1252a:	0e 94 2d 5e 	call	0xbc5a	; 0xbc5a <cpu_irq_save>
   1252e:	8f 83       	std	Y+7, r24	; 0x07
				l_pll_lo = g_1pps_last_lo - C_TCC1_MEAN_OFFSET;
   12530:	80 91 24 26 	lds	r24, 0x2624	; 0x802624 <g_1pps_last_lo>
   12534:	90 91 25 26 	lds	r25, 0x2625	; 0x802625 <g_1pps_last_lo+0x1>
   12538:	88 5e       	subi	r24, 0xE8	; 232
   1253a:	93 40       	sbci	r25, 0x03	; 3
   1253c:	88 87       	std	Y+8, r24	; 0x08
   1253e:	99 87       	std	Y+9, r25	; 0x09
				cpu_irq_restore(flags);
   12540:	8f 81       	ldd	r24, Y+7	; 0x07
   12542:	0e 94 3d 5e 	call	0xbc7a	; 0xbc7a <cpu_irq_restore>

				g_1pps_printtwi_avail = false;
   12546:	10 92 41 26 	sts	0x2641, r1	; 0x802641 <g_1pps_printtwi_avail>
			}

			/* LED green/red */
			twi2_set_leds(g_1pps_led);
   1254a:	80 91 44 26 	lds	r24, 0x2644	; 0x802644 <g_1pps_led>
   1254e:	0e 94 23 65 	call	0xca46	; 0xca46 <twi2_set_leds>

			/* Clear old line */
			task_twi2_lcd_rect(size_x - width, pos_y_top, width, size_y - pos_y_top, true, GFX_PIXEL_CLR);
   12552:	9a 81       	ldd	r25, Y+2	; 0x02
   12554:	8c 81       	ldd	r24, Y+4	; 0x04
   12556:	29 2f       	mov	r18, r25
   12558:	28 1b       	sub	r18, r24
   1255a:	99 81       	ldd	r25, Y+1	; 0x01
   1255c:	8b 81       	ldd	r24, Y+3	; 0x03
   1255e:	59 2f       	mov	r21, r25
   12560:	58 1b       	sub	r21, r24
   12562:	85 2f       	mov	r24, r21
   12564:	e1 2c       	mov	r14, r1
   12566:	01 e0       	ldi	r16, 0x01	; 1
   12568:	4b 81       	ldd	r20, Y+3	; 0x03
   1256a:	6c 81       	ldd	r22, Y+4	; 0x04
   1256c:	d5 d8       	rcall	.-3670   	; 0x11718 <task_twi2_lcd_rect>

			/* Draw new line */
			if (l_pll_lo >= 0) {
   1256e:	88 85       	ldd	r24, Y+8	; 0x08
   12570:	99 85       	ldd	r25, Y+9	; 0x09
   12572:	99 23       	and	r25, r25
   12574:	44 f1       	brlt	.+80     	; 0x125c6 <task_twi2_lcd__pll+0xf6>
				/* Positive phase */
				uint8_t len_y = (uint8_t) (((uint32_t) (pos_y_mul + l_pll_lo)) % pos_y_mul);
   12576:	8d 81       	ldd	r24, Y+5	; 0x05
   12578:	28 2f       	mov	r18, r24
   1257a:	30 e0       	ldi	r19, 0x00	; 0
   1257c:	88 85       	ldd	r24, Y+8	; 0x08
   1257e:	99 85       	ldd	r25, Y+9	; 0x09
   12580:	82 0f       	add	r24, r18
   12582:	93 1f       	adc	r25, r19
   12584:	09 2e       	mov	r0, r25
   12586:	00 0c       	add	r0, r0
   12588:	aa 0b       	sbc	r26, r26
   1258a:	bb 0b       	sbc	r27, r27
   1258c:	2d 81       	ldd	r18, Y+5	; 0x05
   1258e:	22 2f       	mov	r18, r18
   12590:	30 e0       	ldi	r19, 0x00	; 0
   12592:	40 e0       	ldi	r20, 0x00	; 0
   12594:	50 e0       	ldi	r21, 0x00	; 0
   12596:	bc 01       	movw	r22, r24
   12598:	cd 01       	movw	r24, r26
   1259a:	0f 94 b1 2e 	call	0x25d62	; 0x25d62 <__udivmodsi4>
   1259e:	dc 01       	movw	r26, r24
   125a0:	cb 01       	movw	r24, r22
   125a2:	8a 87       	std	Y+10, r24	; 0x0a
				task_twi2_lcd_rect(size_x - width, pos_y_mid - len_y, width, len_y, false, GFX_PIXEL_SET);
   125a4:	9e 81       	ldd	r25, Y+6	; 0x06
   125a6:	8a 85       	ldd	r24, Y+10	; 0x0a
   125a8:	39 2f       	mov	r19, r25
   125aa:	38 1b       	sub	r19, r24
   125ac:	99 81       	ldd	r25, Y+1	; 0x01
   125ae:	8b 81       	ldd	r24, Y+3	; 0x03
   125b0:	29 2f       	mov	r18, r25
   125b2:	28 1b       	sub	r18, r24
   125b4:	82 2f       	mov	r24, r18
   125b6:	ee 24       	eor	r14, r14
   125b8:	e3 94       	inc	r14
   125ba:	00 e0       	ldi	r16, 0x00	; 0
   125bc:	2a 85       	ldd	r18, Y+10	; 0x0a
   125be:	4b 81       	ldd	r20, Y+3	; 0x03
   125c0:	63 2f       	mov	r22, r19
   125c2:	aa d8       	rcall	.-3756   	; 0x11718 <task_twi2_lcd_rect>
				uint8_t len_y = (uint8_t) (((uint32_t) (pos_y_mul - l_pll_lo)) % pos_y_mul);
				task_twi2_lcd_rect(size_x - width, pos_y_mid, width, len_y, false, GFX_PIXEL_SET);
			}
		}
	}
}
   125c4:	25 c0       	rjmp	.+74     	; 0x12610 <task_twi2_lcd__pll+0x140>
				uint8_t len_y = (uint8_t) (((uint32_t) (pos_y_mul + l_pll_lo)) % pos_y_mul);
				task_twi2_lcd_rect(size_x - width, pos_y_mid - len_y, width, len_y, false, GFX_PIXEL_SET);

			} else {
				/* Negative phase */
				uint8_t len_y = (uint8_t) (((uint32_t) (pos_y_mul - l_pll_lo)) % pos_y_mul);
   125c6:	8d 81       	ldd	r24, Y+5	; 0x05
   125c8:	28 2f       	mov	r18, r24
   125ca:	30 e0       	ldi	r19, 0x00	; 0
   125cc:	88 85       	ldd	r24, Y+8	; 0x08
   125ce:	99 85       	ldd	r25, Y+9	; 0x09
   125d0:	a9 01       	movw	r20, r18
   125d2:	48 1b       	sub	r20, r24
   125d4:	59 0b       	sbc	r21, r25
   125d6:	ca 01       	movw	r24, r20
   125d8:	09 2e       	mov	r0, r25
   125da:	00 0c       	add	r0, r0
   125dc:	aa 0b       	sbc	r26, r26
   125de:	bb 0b       	sbc	r27, r27
   125e0:	2d 81       	ldd	r18, Y+5	; 0x05
   125e2:	22 2f       	mov	r18, r18
   125e4:	30 e0       	ldi	r19, 0x00	; 0
   125e6:	40 e0       	ldi	r20, 0x00	; 0
   125e8:	50 e0       	ldi	r21, 0x00	; 0
   125ea:	bc 01       	movw	r22, r24
   125ec:	cd 01       	movw	r24, r26
   125ee:	0f 94 b1 2e 	call	0x25d62	; 0x25d62 <__udivmodsi4>
   125f2:	dc 01       	movw	r26, r24
   125f4:	cb 01       	movw	r24, r22
   125f6:	8b 87       	std	Y+11, r24	; 0x0b
				task_twi2_lcd_rect(size_x - width, pos_y_mid, width, len_y, false, GFX_PIXEL_SET);
   125f8:	99 81       	ldd	r25, Y+1	; 0x01
   125fa:	8b 81       	ldd	r24, Y+3	; 0x03
   125fc:	59 2f       	mov	r21, r25
   125fe:	58 1b       	sub	r21, r24
   12600:	85 2f       	mov	r24, r21
   12602:	ee 24       	eor	r14, r14
   12604:	e3 94       	inc	r14
   12606:	00 e0       	ldi	r16, 0x00	; 0
   12608:	2b 85       	ldd	r18, Y+11	; 0x0b
   1260a:	4b 81       	ldd	r20, Y+3	; 0x03
   1260c:	6e 81       	ldd	r22, Y+6	; 0x06
   1260e:	84 d8       	rcall	.-3832   	; 0x11718 <task_twi2_lcd_rect>
			}
		}
	}
}
   12610:	00 00       	nop
   12612:	2b 96       	adiw	r28, 0x0b	; 11
   12614:	cd bf       	out	0x3d, r28	; 61
   12616:	de bf       	out	0x3e, r29	; 62
   12618:	df 91       	pop	r29
   1261a:	cf 91       	pop	r28
   1261c:	0f 91       	pop	r16
   1261e:	ef 90       	pop	r14
   12620:	08 95       	ret

00012622 <task_twi2_lcd__cpu1>:


/* TWI2 - LCD Port */
void task_twi2_lcd__cpu1(uint8_t col_left)
{
   12622:	2f 92       	push	r2
   12624:	3f 92       	push	r3
   12626:	4f 92       	push	r4
   12628:	5f 92       	push	r5
   1262a:	6f 92       	push	r6
   1262c:	7f 92       	push	r7
   1262e:	8f 92       	push	r8
   12630:	9f 92       	push	r9
   12632:	af 92       	push	r10
   12634:	bf 92       	push	r11
   12636:	cf 92       	push	r12
   12638:	df 92       	push	r13
   1263a:	ef 92       	push	r14
   1263c:	ff 92       	push	r15
   1263e:	0f 93       	push	r16
   12640:	1f 93       	push	r17
   12642:	cf 93       	push	r28
   12644:	df 93       	push	r29
   12646:	cd b7       	in	r28, 0x3d	; 61
   12648:	de b7       	in	r29, 0x3e	; 62
   1264a:	63 97       	sbiw	r28, 0x13	; 19
   1264c:	cd bf       	out	0x3d, r28	; 61
   1264e:	de bf       	out	0x3e, r29	; 62
   12650:	8b 8b       	std	Y+19, r24	; 0x13
	static uint8_t	s_month				= 255;
	static uint16_t	s_year				= 0;
	static int16_t	s_adc_temp_deg_100	= 0;
	static int16_t	s_adc_5v0_volt_1000	= 0;

	if (twi2_waitUntilReady(false)) {
   12652:	80 e0       	ldi	r24, 0x00	; 0
   12654:	0e 94 1c 63 	call	0xc638	; 0xc638 <twi2_waitUntilReady>
   12658:	88 23       	and	r24, r24
   1265a:	09 f4       	brne	.+2      	; 0x1265e <task_twi2_lcd__cpu1+0x3c>
   1265c:	b8 c1       	rjmp	.+880    	; 0x129ce <task_twi2_lcd__cpu1+0x3ac>
		int16_t l_adc_temp_deg_100;
		int16_t l_adc_5v0_volt_1000;

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   1265e:	0e 94 2d 5e 	call	0xbc5a	; 0xbc5a <cpu_irq_save>
   12662:	89 83       	std	Y+1, r24	; 0x01
			l_seconds		= g_boot_time_ts;
   12664:	80 91 20 26 	lds	r24, 0x2620	; 0x802620 <g_boot_time_ts>
   12668:	90 91 21 26 	lds	r25, 0x2621	; 0x802621 <g_boot_time_ts+0x1>
   1266c:	a0 91 22 26 	lds	r26, 0x2622	; 0x802622 <g_boot_time_ts+0x2>
   12670:	b0 91 23 26 	lds	r27, 0x2623	; 0x802623 <g_boot_time_ts+0x3>
   12674:	8a 83       	std	Y+2, r24	; 0x02
   12676:	9b 83       	std	Y+3, r25	; 0x03
   12678:	ac 83       	std	Y+4, r26	; 0x04
   1267a:	bd 83       	std	Y+5, r27	; 0x05
			l_seconds	   += (uint32_t)(g_milliseconds_cnt64 / 1000);
   1267c:	20 90 18 26 	lds	r2, 0x2618	; 0x802618 <g_milliseconds_cnt64>
   12680:	30 90 19 26 	lds	r3, 0x2619	; 0x802619 <g_milliseconds_cnt64+0x1>
   12684:	40 90 1a 26 	lds	r4, 0x261A	; 0x80261a <g_milliseconds_cnt64+0x2>
   12688:	50 90 1b 26 	lds	r5, 0x261B	; 0x80261b <g_milliseconds_cnt64+0x3>
   1268c:	60 90 1c 26 	lds	r6, 0x261C	; 0x80261c <g_milliseconds_cnt64+0x4>
   12690:	70 90 1d 26 	lds	r7, 0x261D	; 0x80261d <g_milliseconds_cnt64+0x5>
   12694:	80 90 1e 26 	lds	r8, 0x261E	; 0x80261e <g_milliseconds_cnt64+0x6>
   12698:	90 90 1f 26 	lds	r9, 0x261F	; 0x80261f <g_milliseconds_cnt64+0x7>
   1269c:	0f 2e       	mov	r0, r31
   1269e:	f8 ee       	ldi	r31, 0xE8	; 232
   126a0:	af 2e       	mov	r10, r31
   126a2:	f0 2d       	mov	r31, r0
   126a4:	0f 2e       	mov	r0, r31
   126a6:	f3 e0       	ldi	r31, 0x03	; 3
   126a8:	bf 2e       	mov	r11, r31
   126aa:	f0 2d       	mov	r31, r0
   126ac:	c1 2c       	mov	r12, r1
   126ae:	d1 2c       	mov	r13, r1
   126b0:	e1 2c       	mov	r14, r1
   126b2:	f1 2c       	mov	r15, r1
   126b4:	00 e0       	ldi	r16, 0x00	; 0
   126b6:	10 e0       	ldi	r17, 0x00	; 0
   126b8:	22 2d       	mov	r18, r2
   126ba:	33 2d       	mov	r19, r3
   126bc:	44 2d       	mov	r20, r4
   126be:	55 2d       	mov	r21, r5
   126c0:	66 2d       	mov	r22, r6
   126c2:	77 2d       	mov	r23, r7
   126c4:	88 2d       	mov	r24, r8
   126c6:	99 2d       	mov	r25, r9
   126c8:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
   126cc:	a2 2e       	mov	r10, r18
   126ce:	b3 2e       	mov	r11, r19
   126d0:	c4 2e       	mov	r12, r20
   126d2:	d5 2e       	mov	r13, r21
   126d4:	e6 2e       	mov	r14, r22
   126d6:	f7 2e       	mov	r15, r23
   126d8:	08 2f       	mov	r16, r24
   126da:	19 2f       	mov	r17, r25
   126dc:	2a 2d       	mov	r18, r10
   126de:	3b 2d       	mov	r19, r11
   126e0:	4c 2d       	mov	r20, r12
   126e2:	5d 2d       	mov	r21, r13
   126e4:	6e 2d       	mov	r22, r14
   126e6:	7f 2d       	mov	r23, r15
   126e8:	80 2f       	mov	r24, r16
   126ea:	91 2f       	mov	r25, r17
   126ec:	8a 81       	ldd	r24, Y+2	; 0x02
   126ee:	9b 81       	ldd	r25, Y+3	; 0x03
   126f0:	ac 81       	ldd	r26, Y+4	; 0x04
   126f2:	bd 81       	ldd	r27, Y+5	; 0x05
   126f4:	82 0f       	add	r24, r18
   126f6:	93 1f       	adc	r25, r19
   126f8:	a4 1f       	adc	r26, r20
   126fa:	b5 1f       	adc	r27, r21
   126fc:	8a 83       	std	Y+2, r24	; 0x02
   126fe:	9b 83       	std	Y+3, r25	; 0x03
   12700:	ac 83       	std	Y+4, r26	; 0x04
   12702:	bd 83       	std	Y+5, r27	; 0x05
			cpu_irq_restore(flags);
   12704:	89 81       	ldd	r24, Y+1	; 0x01
   12706:	0e 94 3d 5e 	call	0xbc7a	; 0xbc7a <cpu_irq_restore>
		}

		if ((s_epoch_secs != l_seconds) && (1000000000UL < l_seconds && l_seconds < 2000000000UL)) {
   1270a:	20 91 2b 24 	lds	r18, 0x242B	; 0x80242b <s_epoch_secs.8471>
   1270e:	30 91 2c 24 	lds	r19, 0x242C	; 0x80242c <s_epoch_secs.8471+0x1>
   12712:	40 91 2d 24 	lds	r20, 0x242D	; 0x80242d <s_epoch_secs.8471+0x2>
   12716:	50 91 2e 24 	lds	r21, 0x242E	; 0x80242e <s_epoch_secs.8471+0x3>
   1271a:	8a 81       	ldd	r24, Y+2	; 0x02
   1271c:	9b 81       	ldd	r25, Y+3	; 0x03
   1271e:	ac 81       	ldd	r26, Y+4	; 0x04
   12720:	bd 81       	ldd	r27, Y+5	; 0x05
   12722:	28 17       	cp	r18, r24
   12724:	39 07       	cpc	r19, r25
   12726:	4a 07       	cpc	r20, r26
   12728:	5b 07       	cpc	r21, r27
   1272a:	09 f4       	brne	.+2      	; 0x1272e <task_twi2_lcd__cpu1+0x10c>
   1272c:	c3 c0       	rjmp	.+390    	; 0x128b4 <task_twi2_lcd__cpu1+0x292>
   1272e:	8a 81       	ldd	r24, Y+2	; 0x02
   12730:	9b 81       	ldd	r25, Y+3	; 0x03
   12732:	ac 81       	ldd	r26, Y+4	; 0x04
   12734:	bd 81       	ldd	r27, Y+5	; 0x05
   12736:	81 30       	cpi	r24, 0x01	; 1
   12738:	9a 4c       	sbci	r25, 0xCA	; 202
   1273a:	aa 49       	sbci	r26, 0x9A	; 154
   1273c:	bb 43       	sbci	r27, 0x3B	; 59
   1273e:	08 f4       	brcc	.+2      	; 0x12742 <task_twi2_lcd__cpu1+0x120>
   12740:	b9 c0       	rjmp	.+370    	; 0x128b4 <task_twi2_lcd__cpu1+0x292>
   12742:	8a 81       	ldd	r24, Y+2	; 0x02
   12744:	9b 81       	ldd	r25, Y+3	; 0x03
   12746:	ac 81       	ldd	r26, Y+4	; 0x04
   12748:	bd 81       	ldd	r27, Y+5	; 0x05
   1274a:	81 15       	cp	r24, r1
   1274c:	94 49       	sbci	r25, 0x94	; 148
   1274e:	a5 43       	sbci	r26, 0x35	; 53
   12750:	b7 47       	sbci	r27, 0x77	; 119
   12752:	08 f0       	brcs	.+2      	; 0x12756 <task_twi2_lcd__cpu1+0x134>
   12754:	af c0       	rjmp	.+350    	; 0x128b4 <task_twi2_lcd__cpu1+0x292>
			s_epoch_secs = l_seconds;
   12756:	8a 81       	ldd	r24, Y+2	; 0x02
   12758:	9b 81       	ldd	r25, Y+3	; 0x03
   1275a:	ac 81       	ldd	r26, Y+4	; 0x04
   1275c:	bd 81       	ldd	r27, Y+5	; 0x05
   1275e:	80 93 2b 24 	sts	0x242B, r24	; 0x80242b <s_epoch_secs.8471>
   12762:	90 93 2c 24 	sts	0x242C, r25	; 0x80242c <s_epoch_secs.8471+0x1>
   12766:	a0 93 2d 24 	sts	0x242D, r26	; 0x80242d <s_epoch_secs.8471+0x2>
   1276a:	b0 93 2e 24 	sts	0x242E, r27	; 0x80242e <s_epoch_secs.8471+0x3>

			struct calendar_date calDat;
			calendar_timestamp_to_date(l_seconds, &calDat);
   1276e:	9e 01       	movw	r18, r28
   12770:	25 5f       	subi	r18, 0xF5	; 245
   12772:	3f 4f       	sbci	r19, 0xFF	; 255
   12774:	8a 81       	ldd	r24, Y+2	; 0x02
   12776:	9b 81       	ldd	r25, Y+3	; 0x03
   12778:	ac 81       	ldd	r26, Y+4	; 0x04
   1277a:	bd 81       	ldd	r27, Y+5	; 0x05
   1277c:	a9 01       	movw	r20, r18
   1277e:	bc 01       	movw	r22, r24
   12780:	cd 01       	movw	r24, r26
   12782:	0e 94 74 4f 	call	0x9ee8	; 0x9ee8 <calendar_timestamp_to_date>

			if (calDat.second <= 60) {
   12786:	8b 85       	ldd	r24, Y+11	; 0x0b
   12788:	8d 33       	cpi	r24, 0x3D	; 61
   1278a:	60 f4       	brcc	.+24     	; 0x127a4 <task_twi2_lcd__cpu1+0x182>
				task_twi2_lcd_print_format_long_P(17 * 6,  2 * 10 -4, calDat.second,		PM_FORMAT_02LD);
   1278c:	8b 85       	ldd	r24, Y+11	; 0x0b
   1278e:	88 2f       	mov	r24, r24
   12790:	90 e0       	ldi	r25, 0x00	; 0
   12792:	a0 e0       	ldi	r26, 0x00	; 0
   12794:	b0 e0       	ldi	r27, 0x00	; 0
   12796:	09 eb       	ldi	r16, 0xB9	; 185
   12798:	18 e3       	ldi	r17, 0x38	; 56
   1279a:	9c 01       	movw	r18, r24
   1279c:	ad 01       	movw	r20, r26
   1279e:	60 e1       	ldi	r22, 0x10	; 16
   127a0:	86 e6       	ldi	r24, 0x66	; 102
   127a2:	dd dc       	rcall	.-1606   	; 0x1215e <task_twi2_lcd_print_format_long_P>
			}

			if ((s_minute != calDat.minute) && (calDat.minute <= 59)) {
   127a4:	9c 85       	ldd	r25, Y+12	; 0x0c
   127a6:	80 91 07 20 	lds	r24, 0x2007	; 0x802007 <s_minute.8472>
   127aa:	98 17       	cp	r25, r24
   127ac:	91 f0       	breq	.+36     	; 0x127d2 <task_twi2_lcd__cpu1+0x1b0>
   127ae:	8c 85       	ldd	r24, Y+12	; 0x0c
   127b0:	8c 33       	cpi	r24, 0x3C	; 60
   127b2:	78 f4       	brcc	.+30     	; 0x127d2 <task_twi2_lcd__cpu1+0x1b0>
				s_minute = calDat.minute;
   127b4:	8c 85       	ldd	r24, Y+12	; 0x0c
   127b6:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_minute.8472>
				task_twi2_lcd_print_format_long_P(14 * 6,  2 * 10 -4, calDat.minute,		PM_FORMAT_02LD);
   127ba:	8c 85       	ldd	r24, Y+12	; 0x0c
   127bc:	88 2f       	mov	r24, r24
   127be:	90 e0       	ldi	r25, 0x00	; 0
   127c0:	a0 e0       	ldi	r26, 0x00	; 0
   127c2:	b0 e0       	ldi	r27, 0x00	; 0
   127c4:	09 eb       	ldi	r16, 0xB9	; 185
   127c6:	18 e3       	ldi	r17, 0x38	; 56
   127c8:	9c 01       	movw	r18, r24
   127ca:	ad 01       	movw	r20, r26
   127cc:	60 e1       	ldi	r22, 0x10	; 16
   127ce:	84 e5       	ldi	r24, 0x54	; 84
   127d0:	c6 dc       	rcall	.-1652   	; 0x1215e <task_twi2_lcd_print_format_long_P>
			}

			if ((s_hour != calDat.hour) && (calDat.hour <= 23)) {
   127d2:	9d 85       	ldd	r25, Y+13	; 0x0d
   127d4:	80 91 08 20 	lds	r24, 0x2008	; 0x802008 <s_hour.8473>
   127d8:	98 17       	cp	r25, r24
   127da:	91 f0       	breq	.+36     	; 0x12800 <task_twi2_lcd__cpu1+0x1de>
   127dc:	8d 85       	ldd	r24, Y+13	; 0x0d
   127de:	88 31       	cpi	r24, 0x18	; 24
   127e0:	78 f4       	brcc	.+30     	; 0x12800 <task_twi2_lcd__cpu1+0x1de>
				s_hour = calDat.hour;
   127e2:	8d 85       	ldd	r24, Y+13	; 0x0d
   127e4:	80 93 08 20 	sts	0x2008, r24	; 0x802008 <s_hour.8473>
				task_twi2_lcd_print_format_long_P(11 * 6,  2 * 10 -4, calDat.hour,			PM_FORMAT_02LD);
   127e8:	8d 85       	ldd	r24, Y+13	; 0x0d
   127ea:	88 2f       	mov	r24, r24
   127ec:	90 e0       	ldi	r25, 0x00	; 0
   127ee:	a0 e0       	ldi	r26, 0x00	; 0
   127f0:	b0 e0       	ldi	r27, 0x00	; 0
   127f2:	09 eb       	ldi	r16, 0xB9	; 185
   127f4:	18 e3       	ldi	r17, 0x38	; 56
   127f6:	9c 01       	movw	r18, r24
   127f8:	ad 01       	movw	r20, r26
   127fa:	60 e1       	ldi	r22, 0x10	; 16
   127fc:	82 e4       	ldi	r24, 0x42	; 66
   127fe:	af dc       	rcall	.-1698   	; 0x1215e <task_twi2_lcd_print_format_long_P>
			}

			if ((s_date != calDat.date) && (calDat.date <= 30)) {
   12800:	9e 85       	ldd	r25, Y+14	; 0x0e
   12802:	80 91 09 20 	lds	r24, 0x2009	; 0x802009 <s_date.8474>
   12806:	98 17       	cp	r25, r24
   12808:	a9 f0       	breq	.+42     	; 0x12834 <task_twi2_lcd__cpu1+0x212>
   1280a:	8e 85       	ldd	r24, Y+14	; 0x0e
   1280c:	8f 31       	cpi	r24, 0x1F	; 31
   1280e:	90 f4       	brcc	.+36     	; 0x12834 <task_twi2_lcd__cpu1+0x212>
				s_date = calDat.date;
   12810:	8e 85       	ldd	r24, Y+14	; 0x0e
   12812:	80 93 09 20 	sts	0x2009, r24	; 0x802009 <s_date.8474>
				task_twi2_lcd_print_format_long_P( 8 * 6,  2 * 10 -4, calDat.date  + 1,		PM_FORMAT_02LD);
   12816:	8e 85       	ldd	r24, Y+14	; 0x0e
   12818:	88 2f       	mov	r24, r24
   1281a:	90 e0       	ldi	r25, 0x00	; 0
   1281c:	01 96       	adiw	r24, 0x01	; 1
   1281e:	09 2e       	mov	r0, r25
   12820:	00 0c       	add	r0, r0
   12822:	aa 0b       	sbc	r26, r26
   12824:	bb 0b       	sbc	r27, r27
   12826:	09 eb       	ldi	r16, 0xB9	; 185
   12828:	18 e3       	ldi	r17, 0x38	; 56
   1282a:	9c 01       	movw	r18, r24
   1282c:	ad 01       	movw	r20, r26
   1282e:	60 e1       	ldi	r22, 0x10	; 16
   12830:	80 e3       	ldi	r24, 0x30	; 48
   12832:	95 dc       	rcall	.-1750   	; 0x1215e <task_twi2_lcd_print_format_long_P>
			}

			if ((s_month != calDat.month) && (calDat.month <= 11)) {
   12834:	9f 85       	ldd	r25, Y+15	; 0x0f
   12836:	80 91 0a 20 	lds	r24, 0x200A	; 0x80200a <s_month.8475>
   1283a:	98 17       	cp	r25, r24
   1283c:	a9 f0       	breq	.+42     	; 0x12868 <task_twi2_lcd__cpu1+0x246>
   1283e:	8f 85       	ldd	r24, Y+15	; 0x0f
   12840:	8c 30       	cpi	r24, 0x0C	; 12
   12842:	90 f4       	brcc	.+36     	; 0x12868 <task_twi2_lcd__cpu1+0x246>
				s_month = calDat.month;
   12844:	8f 85       	ldd	r24, Y+15	; 0x0f
   12846:	80 93 0a 20 	sts	0x200A, r24	; 0x80200a <s_month.8475>
				task_twi2_lcd_print_format_long_P( 5 * 6,  2 * 10 -4, calDat.month + 1,		PM_FORMAT_02LD);
   1284a:	8f 85       	ldd	r24, Y+15	; 0x0f
   1284c:	88 2f       	mov	r24, r24
   1284e:	90 e0       	ldi	r25, 0x00	; 0
   12850:	01 96       	adiw	r24, 0x01	; 1
   12852:	09 2e       	mov	r0, r25
   12854:	00 0c       	add	r0, r0
   12856:	aa 0b       	sbc	r26, r26
   12858:	bb 0b       	sbc	r27, r27
   1285a:	09 eb       	ldi	r16, 0xB9	; 185
   1285c:	18 e3       	ldi	r17, 0x38	; 56
   1285e:	9c 01       	movw	r18, r24
   12860:	ad 01       	movw	r20, r26
   12862:	60 e1       	ldi	r22, 0x10	; 16
   12864:	8e e1       	ldi	r24, 0x1E	; 30
   12866:	7b dc       	rcall	.-1802   	; 0x1215e <task_twi2_lcd_print_format_long_P>
			}

			if ((s_year != calDat.year) && (2017 <= calDat.year) && (calDat.year <= 2100)) {
   12868:	28 89       	ldd	r18, Y+16	; 0x10
   1286a:	39 89       	ldd	r19, Y+17	; 0x11
   1286c:	80 91 2f 24 	lds	r24, 0x242F	; 0x80242f <s_year.8476>
   12870:	90 91 30 24 	lds	r25, 0x2430	; 0x802430 <s_year.8476+0x1>
   12874:	28 17       	cp	r18, r24
   12876:	39 07       	cpc	r19, r25
   12878:	b1 f1       	breq	.+108    	; 0x128e6 <task_twi2_lcd__cpu1+0x2c4>
   1287a:	88 89       	ldd	r24, Y+16	; 0x10
   1287c:	99 89       	ldd	r25, Y+17	; 0x11
   1287e:	81 3e       	cpi	r24, 0xE1	; 225
   12880:	97 40       	sbci	r25, 0x07	; 7
   12882:	88 f1       	brcs	.+98     	; 0x128e6 <task_twi2_lcd__cpu1+0x2c4>
   12884:	88 89       	ldd	r24, Y+16	; 0x10
   12886:	99 89       	ldd	r25, Y+17	; 0x11
   12888:	85 33       	cpi	r24, 0x35	; 53
   1288a:	98 40       	sbci	r25, 0x08	; 8
   1288c:	60 f5       	brcc	.+88     	; 0x128e6 <task_twi2_lcd__cpu1+0x2c4>
				s_year = calDat.year;
   1288e:	88 89       	ldd	r24, Y+16	; 0x10
   12890:	99 89       	ldd	r25, Y+17	; 0x11
   12892:	80 93 2f 24 	sts	0x242F, r24	; 0x80242f <s_year.8476>
   12896:	90 93 30 24 	sts	0x2430, r25	; 0x802430 <s_year.8476+0x1>
				task_twi2_lcd_print_format_long_P( 0 * 6,  2 * 10 -4, calDat.year,			PM_FORMAT_4LD);
   1289a:	88 89       	ldd	r24, Y+16	; 0x10
   1289c:	99 89       	ldd	r25, Y+17	; 0x11
   1289e:	cc 01       	movw	r24, r24
   128a0:	a0 e0       	ldi	r26, 0x00	; 0
   128a2:	b0 e0       	ldi	r27, 0x00	; 0
   128a4:	05 ec       	ldi	r16, 0xC5	; 197
   128a6:	18 e3       	ldi	r17, 0x38	; 56
   128a8:	9c 01       	movw	r18, r24
   128aa:	ad 01       	movw	r20, r26
   128ac:	60 e1       	ldi	r22, 0x10	; 16
   128ae:	80 e0       	ldi	r24, 0x00	; 0
   128b0:	56 dc       	rcall	.-1876   	; 0x1215e <task_twi2_lcd_print_format_long_P>
			l_seconds		= g_boot_time_ts;
			l_seconds	   += (uint32_t)(g_milliseconds_cnt64 / 1000);
			cpu_irq_restore(flags);
		}

		if ((s_epoch_secs != l_seconds) && (1000000000UL < l_seconds && l_seconds < 2000000000UL)) {
   128b2:	19 c0       	rjmp	.+50     	; 0x128e6 <task_twi2_lcd__cpu1+0x2c4>
				task_twi2_lcd_print_format_long_P( 0 * 6,  2 * 10 -4, calDat.year,			PM_FORMAT_4LD);
			}

		} else {
			/* Reset static vars */
			s_epoch_secs	= 0UL;
   128b4:	10 92 2b 24 	sts	0x242B, r1	; 0x80242b <s_epoch_secs.8471>
   128b8:	10 92 2c 24 	sts	0x242C, r1	; 0x80242c <s_epoch_secs.8471+0x1>
   128bc:	10 92 2d 24 	sts	0x242D, r1	; 0x80242d <s_epoch_secs.8471+0x2>
   128c0:	10 92 2e 24 	sts	0x242E, r1	; 0x80242e <s_epoch_secs.8471+0x3>
			s_minute		= 255;
   128c4:	8f ef       	ldi	r24, 0xFF	; 255
   128c6:	80 93 07 20 	sts	0x2007, r24	; 0x802007 <s_minute.8472>
			s_hour			= 255;
   128ca:	8f ef       	ldi	r24, 0xFF	; 255
   128cc:	80 93 08 20 	sts	0x2008, r24	; 0x802008 <s_hour.8473>
			s_date			= 255;
   128d0:	8f ef       	ldi	r24, 0xFF	; 255
   128d2:	80 93 09 20 	sts	0x2009, r24	; 0x802009 <s_date.8474>
			s_month			= 255;
   128d6:	8f ef       	ldi	r24, 0xFF	; 255
   128d8:	80 93 0a 20 	sts	0x200A, r24	; 0x80200a <s_month.8475>
			s_year			= 0;
   128dc:	10 92 2f 24 	sts	0x242F, r1	; 0x80242f <s_year.8476>
   128e0:	10 92 30 24 	sts	0x2430, r1	; 0x802430 <s_year.8476+0x1>
   128e4:	01 c0       	rjmp	.+2      	; 0x128e8 <task_twi2_lcd__cpu1+0x2c6>
			l_seconds		= g_boot_time_ts;
			l_seconds	   += (uint32_t)(g_milliseconds_cnt64 / 1000);
			cpu_irq_restore(flags);
		}

		if ((s_epoch_secs != l_seconds) && (1000000000UL < l_seconds && l_seconds < 2000000000UL)) {
   128e6:	00 00       	nop
			s_date			= 255;
			s_month			= 255;
			s_year			= 0;
		}

		if (!g_adc_enabled) {
   128e8:	90 91 0f 20 	lds	r25, 0x200F	; 0x80200f <g_adc_enabled>
   128ec:	81 e0       	ldi	r24, 0x01	; 1
   128ee:	89 27       	eor	r24, r25
   128f0:	88 23       	and	r24, r24
   128f2:	09 f0       	breq	.+2      	; 0x128f6 <task_twi2_lcd__cpu1+0x2d4>
   128f4:	6b c0       	rjmp	.+214    	; 0x129cc <task_twi2_lcd__cpu1+0x3aa>
			return;
		}

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   128f6:	0e 94 2d 5e 	call	0xbc5a	; 0xbc5a <cpu_irq_save>
   128fa:	8e 83       	std	Y+6, r24	; 0x06
			l_adc_temp_deg_100	= g_adc_temp_deg_100;
   128fc:	80 91 d1 2a 	lds	r24, 0x2AD1	; 0x802ad1 <g_adc_temp_deg_100>
   12900:	90 91 d2 2a 	lds	r25, 0x2AD2	; 0x802ad2 <g_adc_temp_deg_100+0x1>
   12904:	8f 83       	std	Y+7, r24	; 0x07
   12906:	98 87       	std	Y+8, r25	; 0x08
			l_adc_5v0_volt_1000	= g_adc_5v0_volt_1000;
   12908:	80 91 c7 2a 	lds	r24, 0x2AC7	; 0x802ac7 <g_adc_5v0_volt_1000>
   1290c:	90 91 c8 2a 	lds	r25, 0x2AC8	; 0x802ac8 <g_adc_5v0_volt_1000+0x1>
   12910:	89 87       	std	Y+9, r24	; 0x09
   12912:	9a 87       	std	Y+10, r25	; 0x0a
			cpu_irq_restore(flags);
   12914:	8e 81       	ldd	r24, Y+6	; 0x06
   12916:	0e 94 3d 5e 	call	0xbc7a	; 0xbc7a <cpu_irq_restore>
		}

		if (s_adc_temp_deg_100 != l_adc_temp_deg_100) {
   1291a:	20 91 31 24 	lds	r18, 0x2431	; 0x802431 <s_adc_temp_deg_100.8477>
   1291e:	30 91 32 24 	lds	r19, 0x2432	; 0x802432 <s_adc_temp_deg_100.8477+0x1>
   12922:	8f 81       	ldd	r24, Y+7	; 0x07
   12924:	98 85       	ldd	r25, Y+8	; 0x08
   12926:	28 17       	cp	r18, r24
   12928:	39 07       	cpc	r19, r25
   1292a:	19 f1       	breq	.+70     	; 0x12972 <task_twi2_lcd__cpu1+0x350>
			s_adc_temp_deg_100 = l_adc_temp_deg_100;
   1292c:	8f 81       	ldd	r24, Y+7	; 0x07
   1292e:	98 85       	ldd	r25, Y+8	; 0x08
   12930:	80 93 31 24 	sts	0x2431, r24	; 0x802431 <s_adc_temp_deg_100.8477>
   12934:	90 93 32 24 	sts	0x2432, r25	; 0x802432 <s_adc_temp_deg_100.8477+0x1>

			/* ADC_TEMP */
			task_twi2_lcd_print_format_float_P(col_left,  3 * 10, l_adc_temp_deg_100 / 100.f, PM_FORMAT_4F1);
   12938:	8f 81       	ldd	r24, Y+7	; 0x07
   1293a:	98 85       	ldd	r25, Y+8	; 0x08
   1293c:	09 2e       	mov	r0, r25
   1293e:	00 0c       	add	r0, r0
   12940:	aa 0b       	sbc	r26, r26
   12942:	bb 0b       	sbc	r27, r27
   12944:	bc 01       	movw	r22, r24
   12946:	cd 01       	movw	r24, r26
   12948:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   1294c:	dc 01       	movw	r26, r24
   1294e:	cb 01       	movw	r24, r22
   12950:	20 e0       	ldi	r18, 0x00	; 0
   12952:	30 e0       	ldi	r19, 0x00	; 0
   12954:	48 ec       	ldi	r20, 0xC8	; 200
   12956:	52 e4       	ldi	r21, 0x42	; 66
   12958:	bc 01       	movw	r22, r24
   1295a:	cd 01       	movw	r24, r26
   1295c:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   12960:	dc 01       	movw	r26, r24
   12962:	cb 01       	movw	r24, r22
   12964:	0a ec       	ldi	r16, 0xCA	; 202
   12966:	18 e3       	ldi	r17, 0x38	; 56
   12968:	9c 01       	movw	r18, r24
   1296a:	ad 01       	movw	r20, r26
   1296c:	6e e1       	ldi	r22, 0x1E	; 30
   1296e:	8b 89       	ldd	r24, Y+19	; 0x13
   12970:	d2 dc       	rcall	.-1628   	; 0x12316 <task_twi2_lcd_print_format_float_P>
		}

		if (s_adc_5v0_volt_1000 != l_adc_5v0_volt_1000) {
   12972:	20 91 33 24 	lds	r18, 0x2433	; 0x802433 <s_adc_5v0_volt_1000.8478>
   12976:	30 91 34 24 	lds	r19, 0x2434	; 0x802434 <s_adc_5v0_volt_1000.8478+0x1>
   1297a:	89 85       	ldd	r24, Y+9	; 0x09
   1297c:	9a 85       	ldd	r25, Y+10	; 0x0a
   1297e:	28 17       	cp	r18, r24
   12980:	39 07       	cpc	r19, r25
   12982:	29 f1       	breq	.+74     	; 0x129ce <task_twi2_lcd__cpu1+0x3ac>
			s_adc_5v0_volt_1000 = l_adc_5v0_volt_1000;
   12984:	89 85       	ldd	r24, Y+9	; 0x09
   12986:	9a 85       	ldd	r25, Y+10	; 0x0a
   12988:	80 93 33 24 	sts	0x2433, r24	; 0x802433 <s_adc_5v0_volt_1000.8478>
   1298c:	90 93 34 24 	sts	0x2434, r25	; 0x802434 <s_adc_5v0_volt_1000.8478+0x1>

			/* ADC_5V0 */
			task_twi2_lcd_print_format_float_P(col_left,  4 * 10, l_adc_5v0_volt_1000 / 1000.f, PM_FORMAT_5F3);
   12990:	89 85       	ldd	r24, Y+9	; 0x09
   12992:	9a 85       	ldd	r25, Y+10	; 0x0a
   12994:	09 2e       	mov	r0, r25
   12996:	00 0c       	add	r0, r0
   12998:	aa 0b       	sbc	r26, r26
   1299a:	bb 0b       	sbc	r27, r27
   1299c:	bc 01       	movw	r22, r24
   1299e:	cd 01       	movw	r24, r26
   129a0:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   129a4:	dc 01       	movw	r26, r24
   129a6:	cb 01       	movw	r24, r22
   129a8:	20 e0       	ldi	r18, 0x00	; 0
   129aa:	30 e0       	ldi	r19, 0x00	; 0
   129ac:	4a e7       	ldi	r20, 0x7A	; 122
   129ae:	54 e4       	ldi	r21, 0x44	; 68
   129b0:	bc 01       	movw	r22, r24
   129b2:	cd 01       	movw	r24, r26
   129b4:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   129b8:	dc 01       	movw	r26, r24
   129ba:	cb 01       	movw	r24, r22
   129bc:	06 ed       	ldi	r16, 0xD6	; 214
   129be:	18 e3       	ldi	r17, 0x38	; 56
   129c0:	9c 01       	movw	r18, r24
   129c2:	ad 01       	movw	r20, r26
   129c4:	68 e2       	ldi	r22, 0x28	; 40
   129c6:	8b 89       	ldd	r24, Y+19	; 0x13
   129c8:	a6 dc       	rcall	.-1716   	; 0x12316 <task_twi2_lcd_print_format_float_P>
   129ca:	01 c0       	rjmp	.+2      	; 0x129ce <task_twi2_lcd__cpu1+0x3ac>
			s_month			= 255;
			s_year			= 0;
		}

		if (!g_adc_enabled) {
			return;
   129cc:	00 00       	nop

			/* ADC_5V0 */
			task_twi2_lcd_print_format_float_P(col_left,  4 * 10, l_adc_5v0_volt_1000 / 1000.f, PM_FORMAT_5F3);
		}
	}
}
   129ce:	63 96       	adiw	r28, 0x13	; 19
   129d0:	cd bf       	out	0x3d, r28	; 61
   129d2:	de bf       	out	0x3e, r29	; 62
   129d4:	df 91       	pop	r29
   129d6:	cf 91       	pop	r28
   129d8:	1f 91       	pop	r17
   129da:	0f 91       	pop	r16
   129dc:	ff 90       	pop	r15
   129de:	ef 90       	pop	r14
   129e0:	df 90       	pop	r13
   129e2:	cf 90       	pop	r12
   129e4:	bf 90       	pop	r11
   129e6:	af 90       	pop	r10
   129e8:	9f 90       	pop	r9
   129ea:	8f 90       	pop	r8
   129ec:	7f 90       	pop	r7
   129ee:	6f 90       	pop	r6
   129f0:	5f 90       	pop	r5
   129f2:	4f 90       	pop	r4
   129f4:	3f 90       	pop	r3
   129f6:	2f 90       	pop	r2
   129f8:	08 95       	ret

000129fa <task_twi2_lcd__cpu2>:

void task_twi2_lcd__cpu2(uint8_t col_left)
{
   129fa:	0f 93       	push	r16
   129fc:	1f 93       	push	r17
   129fe:	cf 93       	push	r28
   12a00:	df 93       	push	r29
   12a02:	00 d0       	rcall	.+0      	; 0x12a04 <task_twi2_lcd__cpu2+0xa>
   12a04:	00 d0       	rcall	.+0      	; 0x12a06 <task_twi2_lcd__cpu2+0xc>
   12a06:	cd b7       	in	r28, 0x3d	; 61
   12a08:	de b7       	in	r29, 0x3e	; 62
   12a0a:	8e 83       	std	Y+6, r24	; 0x06
	static int16_t s_adc_vbat_volt_1000 = 0;
	static int16_t s_adc_vctcxo_volt_1000 = 0;

	if (twi2_waitUntilReady(false)) {
   12a0c:	80 e0       	ldi	r24, 0x00	; 0
   12a0e:	0e 94 1c 63 	call	0xc638	; 0xc638 <twi2_waitUntilReady>
   12a12:	88 23       	and	r24, r24
   12a14:	09 f4       	brne	.+2      	; 0x12a18 <task_twi2_lcd__cpu2+0x1e>
   12a16:	6a c0       	rjmp	.+212    	; 0x12aec <task_twi2_lcd__cpu2+0xf2>
		int16_t l_adc_vbat_volt_1000;
		int16_t l_adc_vctcxo_volt_1000;

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   12a18:	0e 94 2d 5e 	call	0xbc5a	; 0xbc5a <cpu_irq_save>
   12a1c:	89 83       	std	Y+1, r24	; 0x01
			l_adc_vbat_volt_1000		= g_adc_vbat_volt_1000;
   12a1e:	80 91 c9 2a 	lds	r24, 0x2AC9	; 0x802ac9 <g_adc_vbat_volt_1000>
   12a22:	90 91 ca 2a 	lds	r25, 0x2ACA	; 0x802aca <g_adc_vbat_volt_1000+0x1>
   12a26:	8a 83       	std	Y+2, r24	; 0x02
   12a28:	9b 83       	std	Y+3, r25	; 0x03
			l_adc_vctcxo_volt_1000		= g_adc_vctcxo_volt_1000;
   12a2a:	80 91 c5 2a 	lds	r24, 0x2AC5	; 0x802ac5 <g_adc_vctcxo_volt_1000>
   12a2e:	90 91 c6 2a 	lds	r25, 0x2AC6	; 0x802ac6 <g_adc_vctcxo_volt_1000+0x1>
   12a32:	8c 83       	std	Y+4, r24	; 0x04
   12a34:	9d 83       	std	Y+5, r25	; 0x05
			cpu_irq_restore(flags);
   12a36:	89 81       	ldd	r24, Y+1	; 0x01
   12a38:	0e 94 3d 5e 	call	0xbc7a	; 0xbc7a <cpu_irq_restore>
		}

		if (s_adc_vbat_volt_1000 != l_adc_vbat_volt_1000) {
   12a3c:	20 91 35 24 	lds	r18, 0x2435	; 0x802435 <s_adc_vbat_volt_1000.8488>
   12a40:	30 91 36 24 	lds	r19, 0x2436	; 0x802436 <s_adc_vbat_volt_1000.8488+0x1>
   12a44:	8a 81       	ldd	r24, Y+2	; 0x02
   12a46:	9b 81       	ldd	r25, Y+3	; 0x03
   12a48:	28 17       	cp	r18, r24
   12a4a:	39 07       	cpc	r19, r25
   12a4c:	19 f1       	breq	.+70     	; 0x12a94 <task_twi2_lcd__cpu2+0x9a>
			s_adc_vbat_volt_1000 = l_adc_vbat_volt_1000;
   12a4e:	8a 81       	ldd	r24, Y+2	; 0x02
   12a50:	9b 81       	ldd	r25, Y+3	; 0x03
   12a52:	80 93 35 24 	sts	0x2435, r24	; 0x802435 <s_adc_vbat_volt_1000.8488>
   12a56:	90 93 36 24 	sts	0x2436, r25	; 0x802436 <s_adc_vbat_volt_1000.8488+0x1>

			/* ADC_VBAT */
			task_twi2_lcd_print_format_float_P(col_left,  5 * 10, l_adc_vbat_volt_1000 / 1000.f, PM_FORMAT_5F3);
   12a5a:	8a 81       	ldd	r24, Y+2	; 0x02
   12a5c:	9b 81       	ldd	r25, Y+3	; 0x03
   12a5e:	09 2e       	mov	r0, r25
   12a60:	00 0c       	add	r0, r0
   12a62:	aa 0b       	sbc	r26, r26
   12a64:	bb 0b       	sbc	r27, r27
   12a66:	bc 01       	movw	r22, r24
   12a68:	cd 01       	movw	r24, r26
   12a6a:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   12a6e:	dc 01       	movw	r26, r24
   12a70:	cb 01       	movw	r24, r22
   12a72:	20 e0       	ldi	r18, 0x00	; 0
   12a74:	30 e0       	ldi	r19, 0x00	; 0
   12a76:	4a e7       	ldi	r20, 0x7A	; 122
   12a78:	54 e4       	ldi	r21, 0x44	; 68
   12a7a:	bc 01       	movw	r22, r24
   12a7c:	cd 01       	movw	r24, r26
   12a7e:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   12a82:	dc 01       	movw	r26, r24
   12a84:	cb 01       	movw	r24, r22
   12a86:	06 ed       	ldi	r16, 0xD6	; 214
   12a88:	18 e3       	ldi	r17, 0x38	; 56
   12a8a:	9c 01       	movw	r18, r24
   12a8c:	ad 01       	movw	r20, r26
   12a8e:	62 e3       	ldi	r22, 0x32	; 50
   12a90:	8e 81       	ldd	r24, Y+6	; 0x06
   12a92:	41 dc       	rcall	.-1918   	; 0x12316 <task_twi2_lcd_print_format_float_P>
		}

		if (s_adc_vctcxo_volt_1000 != l_adc_vctcxo_volt_1000) {
   12a94:	20 91 37 24 	lds	r18, 0x2437	; 0x802437 <s_adc_vctcxo_volt_1000.8489>
   12a98:	30 91 38 24 	lds	r19, 0x2438	; 0x802438 <s_adc_vctcxo_volt_1000.8489+0x1>
   12a9c:	8c 81       	ldd	r24, Y+4	; 0x04
   12a9e:	9d 81       	ldd	r25, Y+5	; 0x05
   12aa0:	28 17       	cp	r18, r24
   12aa2:	39 07       	cpc	r19, r25
   12aa4:	19 f1       	breq	.+70     	; 0x12aec <task_twi2_lcd__cpu2+0xf2>
			s_adc_vctcxo_volt_1000 = l_adc_vctcxo_volt_1000;
   12aa6:	8c 81       	ldd	r24, Y+4	; 0x04
   12aa8:	9d 81       	ldd	r25, Y+5	; 0x05
   12aaa:	80 93 37 24 	sts	0x2437, r24	; 0x802437 <s_adc_vctcxo_volt_1000.8489>
   12aae:	90 93 38 24 	sts	0x2438, r25	; 0x802438 <s_adc_vctcxo_volt_1000.8489+0x1>

			/* ADC_VCTCXO */
			task_twi2_lcd_print_format_float_P(col_left,  6 * 10, l_adc_vctcxo_volt_1000 / 1000.f, PM_FORMAT_5F3);
   12ab2:	8c 81       	ldd	r24, Y+4	; 0x04
   12ab4:	9d 81       	ldd	r25, Y+5	; 0x05
   12ab6:	09 2e       	mov	r0, r25
   12ab8:	00 0c       	add	r0, r0
   12aba:	aa 0b       	sbc	r26, r26
   12abc:	bb 0b       	sbc	r27, r27
   12abe:	bc 01       	movw	r22, r24
   12ac0:	cd 01       	movw	r24, r26
   12ac2:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   12ac6:	dc 01       	movw	r26, r24
   12ac8:	cb 01       	movw	r24, r22
   12aca:	20 e0       	ldi	r18, 0x00	; 0
   12acc:	30 e0       	ldi	r19, 0x00	; 0
   12ace:	4a e7       	ldi	r20, 0x7A	; 122
   12ad0:	54 e4       	ldi	r21, 0x44	; 68
   12ad2:	bc 01       	movw	r22, r24
   12ad4:	cd 01       	movw	r24, r26
   12ad6:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   12ada:	dc 01       	movw	r26, r24
   12adc:	cb 01       	movw	r24, r22
   12ade:	06 ed       	ldi	r16, 0xD6	; 214
   12ae0:	18 e3       	ldi	r17, 0x38	; 56
   12ae2:	9c 01       	movw	r18, r24
   12ae4:	ad 01       	movw	r20, r26
   12ae6:	6c e3       	ldi	r22, 0x3C	; 60
   12ae8:	8e 81       	ldd	r24, Y+6	; 0x06
   12aea:	15 dc       	rcall	.-2006   	; 0x12316 <task_twi2_lcd_print_format_float_P>
		}
	}
}
   12aec:	00 00       	nop
   12aee:	26 96       	adiw	r28, 0x06	; 6
   12af0:	cd bf       	out	0x3d, r28	; 61
   12af2:	de bf       	out	0x3e, r29	; 62
   12af4:	df 91       	pop	r29
   12af6:	cf 91       	pop	r28
   12af8:	1f 91       	pop	r17
   12afa:	0f 91       	pop	r16
   12afc:	08 95       	ret

00012afe <task_twi2_lcd__sim1>:
	}
}
#endif

void task_twi2_lcd__sim1(uint8_t col_left)
{
   12afe:	0f 93       	push	r16
   12b00:	1f 93       	push	r17
   12b02:	cf 93       	push	r28
   12b04:	df 93       	push	r29
   12b06:	cd b7       	in	r28, 0x3d	; 61
   12b08:	de b7       	in	r29, 0x3e	; 62
   12b0a:	a4 97       	sbiw	r28, 0x24	; 36
   12b0c:	cd bf       	out	0x3d, r28	; 61
   12b0e:	de bf       	out	0x3e, r29	; 62
   12b10:	8c a3       	std	Y+36, r24	; 0x24
	static float	s_gns_lat		= 0.f;
	static float	s_gns_lon		= 0.f;
	static float	s_gns_msl		= 0.f;
	static float	s_gns_speed		= 0.f;

	if (twi2_waitUntilReady(false)) {
   12b12:	80 e0       	ldi	r24, 0x00	; 0
   12b14:	0e 94 1c 63 	call	0xc638	; 0xc638 <twi2_waitUntilReady>
   12b18:	88 23       	and	r24, r24
   12b1a:	09 f4       	brne	.+2      	; 0x12b1e <task_twi2_lcd__sim1+0x20>
   12b1c:	43 c2       	rjmp	.+1158   	; 0x12fa4 <task_twi2_lcd__sim1+0x4a6>
		char			l_lat_prefix;
		char			l_lon_prefix;

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   12b1e:	0e 94 2d 5e 	call	0xbc5a	; 0xbc5a <cpu_irq_save>
   12b22:	89 83       	std	Y+1, r24	; 0x01
			l_gns_lat			= g_gns_lat;
   12b24:	80 91 48 26 	lds	r24, 0x2648	; 0x802648 <g_gns_lat>
   12b28:	90 91 49 26 	lds	r25, 0x2649	; 0x802649 <g_gns_lat+0x1>
   12b2c:	a0 91 4a 26 	lds	r26, 0x264A	; 0x80264a <g_gns_lat+0x2>
   12b30:	b0 91 4b 26 	lds	r27, 0x264B	; 0x80264b <g_gns_lat+0x3>
   12b34:	8a 83       	std	Y+2, r24	; 0x02
   12b36:	9b 83       	std	Y+3, r25	; 0x03
   12b38:	ac 83       	std	Y+4, r26	; 0x04
   12b3a:	bd 83       	std	Y+5, r27	; 0x05
			l_gns_lon			= g_gns_lon;
   12b3c:	80 91 4c 26 	lds	r24, 0x264C	; 0x80264c <g_gns_lon>
   12b40:	90 91 4d 26 	lds	r25, 0x264D	; 0x80264d <g_gns_lon+0x1>
   12b44:	a0 91 4e 26 	lds	r26, 0x264E	; 0x80264e <g_gns_lon+0x2>
   12b48:	b0 91 4f 26 	lds	r27, 0x264F	; 0x80264f <g_gns_lon+0x3>
   12b4c:	8e 83       	std	Y+6, r24	; 0x06
   12b4e:	9f 83       	std	Y+7, r25	; 0x07
   12b50:	a8 87       	std	Y+8, r26	; 0x08
   12b52:	b9 87       	std	Y+9, r27	; 0x09
			l_gns_msl_alt_m		= g_gns_msl_alt_m;
   12b54:	80 91 50 26 	lds	r24, 0x2650	; 0x802650 <g_gns_msl_alt_m>
   12b58:	90 91 51 26 	lds	r25, 0x2651	; 0x802651 <g_gns_msl_alt_m+0x1>
   12b5c:	a0 91 52 26 	lds	r26, 0x2652	; 0x802652 <g_gns_msl_alt_m+0x2>
   12b60:	b0 91 53 26 	lds	r27, 0x2653	; 0x802653 <g_gns_msl_alt_m+0x3>
   12b64:	8a 87       	std	Y+10, r24	; 0x0a
   12b66:	9b 87       	std	Y+11, r25	; 0x0b
   12b68:	ac 87       	std	Y+12, r26	; 0x0c
   12b6a:	bd 87       	std	Y+13, r27	; 0x0d
			l_gns_speed_kmPh	= g_gns_speed_kmPh;
   12b6c:	80 91 54 26 	lds	r24, 0x2654	; 0x802654 <g_gns_speed_kmPh>
   12b70:	90 91 55 26 	lds	r25, 0x2655	; 0x802655 <g_gns_speed_kmPh+0x1>
   12b74:	a0 91 56 26 	lds	r26, 0x2656	; 0x802656 <g_gns_speed_kmPh+0x2>
   12b78:	b0 91 57 26 	lds	r27, 0x2657	; 0x802657 <g_gns_speed_kmPh+0x3>
   12b7c:	8e 87       	std	Y+14, r24	; 0x0e
   12b7e:	9f 87       	std	Y+15, r25	; 0x0f
   12b80:	a8 8b       	std	Y+16, r26	; 0x10
   12b82:	b9 8b       	std	Y+17, r27	; 0x11
			cpu_irq_restore(flags);
   12b84:	89 81       	ldd	r24, Y+1	; 0x01
   12b86:	0e 94 3d 5e 	call	0xbc7a	; 0xbc7a <cpu_irq_restore>
		}

		/* Latitude */
		if (s_gns_lat != l_gns_lat) {
   12b8a:	80 91 39 24 	lds	r24, 0x2439	; 0x802439 <s_gns_lat.8496>
   12b8e:	90 91 3a 24 	lds	r25, 0x243A	; 0x80243a <s_gns_lat.8496+0x1>
   12b92:	a0 91 3b 24 	lds	r26, 0x243B	; 0x80243b <s_gns_lat.8496+0x2>
   12b96:	b0 91 3c 24 	lds	r27, 0x243C	; 0x80243c <s_gns_lat.8496+0x3>
   12b9a:	2a 81       	ldd	r18, Y+2	; 0x02
   12b9c:	3b 81       	ldd	r19, Y+3	; 0x03
   12b9e:	4c 81       	ldd	r20, Y+4	; 0x04
   12ba0:	5d 81       	ldd	r21, Y+5	; 0x05
   12ba2:	bc 01       	movw	r22, r24
   12ba4:	cd 01       	movw	r24, r26
   12ba6:	0f 94 b8 26 	call	0x24d70	; 0x24d70 <__cmpsf2>
   12baa:	88 23       	and	r24, r24
   12bac:	09 f4       	brne	.+2      	; 0x12bb0 <task_twi2_lcd__sim1+0xb2>
   12bae:	a1 c0       	rjmp	.+322    	; 0x12cf2 <task_twi2_lcd__sim1+0x1f4>
			s_gns_lat  = l_gns_lat;
   12bb0:	8a 81       	ldd	r24, Y+2	; 0x02
   12bb2:	9b 81       	ldd	r25, Y+3	; 0x03
   12bb4:	ac 81       	ldd	r26, Y+4	; 0x04
   12bb6:	bd 81       	ldd	r27, Y+5	; 0x05
   12bb8:	80 93 39 24 	sts	0x2439, r24	; 0x802439 <s_gns_lat.8496>
   12bbc:	90 93 3a 24 	sts	0x243A, r25	; 0x80243a <s_gns_lat.8496+0x1>
   12bc0:	a0 93 3b 24 	sts	0x243B, r26	; 0x80243b <s_gns_lat.8496+0x2>
   12bc4:	b0 93 3c 24 	sts	0x243C, r27	; 0x80243c <s_gns_lat.8496+0x3>
			l_lat_prefix = l_gns_lat >= 0.f ?  'N' : 'S';
   12bc8:	20 e0       	ldi	r18, 0x00	; 0
   12bca:	30 e0       	ldi	r19, 0x00	; 0
   12bcc:	a9 01       	movw	r20, r18
   12bce:	6a 81       	ldd	r22, Y+2	; 0x02
   12bd0:	7b 81       	ldd	r23, Y+3	; 0x03
   12bd2:	8c 81       	ldd	r24, Y+4	; 0x04
   12bd4:	9d 81       	ldd	r25, Y+5	; 0x05
   12bd6:	0f 94 cb 28 	call	0x25196	; 0x25196 <__gesf2>
   12bda:	88 23       	and	r24, r24
   12bdc:	14 f0       	brlt	.+4      	; 0x12be2 <task_twi2_lcd__sim1+0xe4>
   12bde:	8e e4       	ldi	r24, 0x4E	; 78
   12be0:	01 c0       	rjmp	.+2      	; 0x12be4 <task_twi2_lcd__sim1+0xe6>
   12be2:	83 e5       	ldi	r24, 0x53	; 83
   12be4:	8a 8b       	std	Y+18, r24	; 0x12
			l_gns_lat += 0.000005f;
   12be6:	2c ea       	ldi	r18, 0xAC	; 172
   12be8:	35 ec       	ldi	r19, 0xC5	; 197
   12bea:	47 ea       	ldi	r20, 0xA7	; 167
   12bec:	56 e3       	ldi	r21, 0x36	; 54
   12bee:	6a 81       	ldd	r22, Y+2	; 0x02
   12bf0:	7b 81       	ldd	r23, Y+3	; 0x03
   12bf2:	8c 81       	ldd	r24, Y+4	; 0x04
   12bf4:	9d 81       	ldd	r25, Y+5	; 0x05
   12bf6:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
   12bfa:	dc 01       	movw	r26, r24
   12bfc:	cb 01       	movw	r24, r22
   12bfe:	8a 83       	std	Y+2, r24	; 0x02
   12c00:	9b 83       	std	Y+3, r25	; 0x03
   12c02:	ac 83       	std	Y+4, r26	; 0x04
   12c04:	bd 83       	std	Y+5, r27	; 0x05
			task_twi2_lcd_print_format_c(       0 * 6,  7 * 10, l_lat_prefix);
   12c06:	4a 89       	ldd	r20, Y+18	; 0x12
   12c08:	66 e4       	ldi	r22, 0x46	; 70
   12c0a:	80 e0       	ldi	r24, 0x00	; 0
   12c0c:	ea d9       	rcall	.-3116   	; 0x11fe2 <task_twi2_lcd_print_format_c>
			task_twi2_lcd_print_format_long_P(  2 * 6,  7 * 10, (long) abs(l_gns_lat), PM_FORMAT_02LD);
   12c0e:	6a 81       	ldd	r22, Y+2	; 0x02
   12c10:	7b 81       	ldd	r23, Y+3	; 0x03
   12c12:	8c 81       	ldd	r24, Y+4	; 0x04
   12c14:	9d 81       	ldd	r25, Y+5	; 0x05
   12c16:	0f 94 61 27 	call	0x24ec2	; 0x24ec2 <__fixsfsi>
   12c1a:	dc 01       	movw	r26, r24
   12c1c:	cb 01       	movw	r24, r22
   12c1e:	99 23       	and	r25, r25
   12c20:	1c f4       	brge	.+6      	; 0x12c28 <task_twi2_lcd__sim1+0x12a>
   12c22:	91 95       	neg	r25
   12c24:	81 95       	neg	r24
   12c26:	91 09       	sbc	r25, r1
   12c28:	09 2e       	mov	r0, r25
   12c2a:	00 0c       	add	r0, r0
   12c2c:	aa 0b       	sbc	r26, r26
   12c2e:	bb 0b       	sbc	r27, r27
   12c30:	09 eb       	ldi	r16, 0xB9	; 185
   12c32:	18 e3       	ldi	r17, 0x38	; 56
   12c34:	9c 01       	movw	r18, r24
   12c36:	ad 01       	movw	r20, r26
   12c38:	66 e4       	ldi	r22, 0x46	; 70
   12c3a:	8c e0       	ldi	r24, 0x0C	; 12
   12c3c:	90 da       	rcall	.-2784   	; 0x1215e <task_twi2_lcd_print_format_long_P>
			task_twi2_lcd_print_format_c(       4 * 6,  7 * 10, '.');
   12c3e:	4e e2       	ldi	r20, 0x2E	; 46
   12c40:	66 e4       	ldi	r22, 0x46	; 70
   12c42:	88 e1       	ldi	r24, 0x18	; 24
   12c44:	ce d9       	rcall	.-3172   	; 0x11fe2 <task_twi2_lcd_print_format_c>
			float f_abs = l_gns_lat >= 0.f ?  l_gns_lat : -l_gns_lat;
   12c46:	20 e0       	ldi	r18, 0x00	; 0
   12c48:	30 e0       	ldi	r19, 0x00	; 0
   12c4a:	a9 01       	movw	r20, r18
   12c4c:	6a 81       	ldd	r22, Y+2	; 0x02
   12c4e:	7b 81       	ldd	r23, Y+3	; 0x03
   12c50:	8c 81       	ldd	r24, Y+4	; 0x04
   12c52:	9d 81       	ldd	r25, Y+5	; 0x05
   12c54:	0f 94 cb 28 	call	0x25196	; 0x25196 <__gesf2>
   12c58:	88 23       	and	r24, r24
   12c5a:	2c f0       	brlt	.+10     	; 0x12c66 <task_twi2_lcd__sim1+0x168>
   12c5c:	8a 81       	ldd	r24, Y+2	; 0x02
   12c5e:	9b 81       	ldd	r25, Y+3	; 0x03
   12c60:	ac 81       	ldd	r26, Y+4	; 0x04
   12c62:	bd 81       	ldd	r27, Y+5	; 0x05
   12c64:	05 c0       	rjmp	.+10     	; 0x12c70 <task_twi2_lcd__sim1+0x172>
   12c66:	8a 81       	ldd	r24, Y+2	; 0x02
   12c68:	9b 81       	ldd	r25, Y+3	; 0x03
   12c6a:	ac 81       	ldd	r26, Y+4	; 0x04
   12c6c:	bd 81       	ldd	r27, Y+5	; 0x05
   12c6e:	b0 58       	subi	r27, 0x80	; 128
   12c70:	8b 8b       	std	Y+19, r24	; 0x13
   12c72:	9c 8b       	std	Y+20, r25	; 0x14
   12c74:	ad 8b       	std	Y+21, r26	; 0x15
   12c76:	be 8b       	std	Y+22, r27	; 0x16
			float f_frac = (f_abs - (int)f_abs) * 1e5;
   12c78:	6b 89       	ldd	r22, Y+19	; 0x13
   12c7a:	7c 89       	ldd	r23, Y+20	; 0x14
   12c7c:	8d 89       	ldd	r24, Y+21	; 0x15
   12c7e:	9e 89       	ldd	r25, Y+22	; 0x16
   12c80:	0f 94 61 27 	call	0x24ec2	; 0x24ec2 <__fixsfsi>
   12c84:	dc 01       	movw	r26, r24
   12c86:	cb 01       	movw	r24, r22
   12c88:	09 2e       	mov	r0, r25
   12c8a:	00 0c       	add	r0, r0
   12c8c:	aa 0b       	sbc	r26, r26
   12c8e:	bb 0b       	sbc	r27, r27
   12c90:	bc 01       	movw	r22, r24
   12c92:	cd 01       	movw	r24, r26
   12c94:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   12c98:	dc 01       	movw	r26, r24
   12c9a:	cb 01       	movw	r24, r22
   12c9c:	9c 01       	movw	r18, r24
   12c9e:	ad 01       	movw	r20, r26
   12ca0:	6b 89       	ldd	r22, Y+19	; 0x13
   12ca2:	7c 89       	ldd	r23, Y+20	; 0x14
   12ca4:	8d 89       	ldd	r24, Y+21	; 0x15
   12ca6:	9e 89       	ldd	r25, Y+22	; 0x16
   12ca8:	0f 94 53 26 	call	0x24ca6	; 0x24ca6 <__subsf3>
   12cac:	dc 01       	movw	r26, r24
   12cae:	cb 01       	movw	r24, r22
   12cb0:	20 e0       	ldi	r18, 0x00	; 0
   12cb2:	30 e5       	ldi	r19, 0x50	; 80
   12cb4:	43 ec       	ldi	r20, 0xC3	; 195
   12cb6:	57 e4       	ldi	r21, 0x47	; 71
   12cb8:	bc 01       	movw	r22, r24
   12cba:	cd 01       	movw	r24, r26
   12cbc:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   12cc0:	dc 01       	movw	r26, r24
   12cc2:	cb 01       	movw	r24, r22
   12cc4:	8f 8b       	std	Y+23, r24	; 0x17
   12cc6:	98 8f       	std	Y+24, r25	; 0x18
   12cc8:	a9 8f       	std	Y+25, r26	; 0x19
   12cca:	ba 8f       	std	Y+26, r27	; 0x1a
			task_twi2_lcd_print_format_long_P(  5 * 6,  7 * 10, (long) f_frac, PM_FORMAT_05LD);
   12ccc:	6f 89       	ldd	r22, Y+23	; 0x17
   12cce:	78 8d       	ldd	r23, Y+24	; 0x18
   12cd0:	89 8d       	ldd	r24, Y+25	; 0x19
   12cd2:	9a 8d       	ldd	r25, Y+26	; 0x1a
   12cd4:	0f 94 61 27 	call	0x24ec2	; 0x24ec2 <__fixsfsi>
   12cd8:	dc 01       	movw	r26, r24
   12cda:	cb 01       	movw	r24, r22
   12cdc:	0c ed       	ldi	r16, 0xDC	; 220
   12cde:	18 e3       	ldi	r17, 0x38	; 56
   12ce0:	9c 01       	movw	r18, r24
   12ce2:	ad 01       	movw	r20, r26
   12ce4:	66 e4       	ldi	r22, 0x46	; 70
   12ce6:	8e e1       	ldi	r24, 0x1E	; 30
			task_twi2_lcd_print_format_c(      10 * 6,  7 * 10, 0x7e);		// 
   12ce8:	3a da       	rcall	.-2956   	; 0x1215e <task_twi2_lcd_print_format_long_P>
   12cea:	4e e7       	ldi	r20, 0x7E	; 126
   12cec:	66 e4       	ldi	r22, 0x46	; 70
   12cee:	8c e3       	ldi	r24, 0x3C	; 60
   12cf0:	78 d9       	rcall	.-3344   	; 0x11fe2 <task_twi2_lcd_print_format_c>
		}

		/* Longitude */
		if (s_gns_lon != l_gns_lon) {
   12cf2:	80 91 3d 24 	lds	r24, 0x243D	; 0x80243d <s_gns_lon.8497>
   12cf6:	90 91 3e 24 	lds	r25, 0x243E	; 0x80243e <s_gns_lon.8497+0x1>
   12cfa:	a0 91 3f 24 	lds	r26, 0x243F	; 0x80243f <s_gns_lon.8497+0x2>
   12cfe:	b0 91 40 24 	lds	r27, 0x2440	; 0x802440 <s_gns_lon.8497+0x3>
   12d02:	2e 81       	ldd	r18, Y+6	; 0x06
   12d04:	3f 81       	ldd	r19, Y+7	; 0x07
   12d06:	48 85       	ldd	r20, Y+8	; 0x08
   12d08:	59 85       	ldd	r21, Y+9	; 0x09
   12d0a:	bc 01       	movw	r22, r24
   12d0c:	cd 01       	movw	r24, r26
   12d0e:	0f 94 b8 26 	call	0x24d70	; 0x24d70 <__cmpsf2>
   12d12:	88 23       	and	r24, r24
   12d14:	09 f4       	brne	.+2      	; 0x12d18 <task_twi2_lcd__sim1+0x21a>
   12d16:	a1 c0       	rjmp	.+322    	; 0x12e5a <task_twi2_lcd__sim1+0x35c>
			s_gns_lon  = l_gns_lon;
   12d18:	8e 81       	ldd	r24, Y+6	; 0x06
   12d1a:	9f 81       	ldd	r25, Y+7	; 0x07
   12d1c:	a8 85       	ldd	r26, Y+8	; 0x08
   12d1e:	b9 85       	ldd	r27, Y+9	; 0x09
   12d20:	80 93 3d 24 	sts	0x243D, r24	; 0x80243d <s_gns_lon.8497>
   12d24:	90 93 3e 24 	sts	0x243E, r25	; 0x80243e <s_gns_lon.8497+0x1>
   12d28:	a0 93 3f 24 	sts	0x243F, r26	; 0x80243f <s_gns_lon.8497+0x2>
   12d2c:	b0 93 40 24 	sts	0x2440, r27	; 0x802440 <s_gns_lon.8497+0x3>
			l_lon_prefix = l_gns_lon >= 0.f ?  'E' : 'W';
   12d30:	20 e0       	ldi	r18, 0x00	; 0
   12d32:	30 e0       	ldi	r19, 0x00	; 0
   12d34:	a9 01       	movw	r20, r18
   12d36:	6e 81       	ldd	r22, Y+6	; 0x06
   12d38:	7f 81       	ldd	r23, Y+7	; 0x07
   12d3a:	88 85       	ldd	r24, Y+8	; 0x08
   12d3c:	99 85       	ldd	r25, Y+9	; 0x09
   12d3e:	0f 94 cb 28 	call	0x25196	; 0x25196 <__gesf2>
   12d42:	88 23       	and	r24, r24
   12d44:	14 f0       	brlt	.+4      	; 0x12d4a <task_twi2_lcd__sim1+0x24c>
   12d46:	85 e4       	ldi	r24, 0x45	; 69
   12d48:	01 c0       	rjmp	.+2      	; 0x12d4c <task_twi2_lcd__sim1+0x24e>
   12d4a:	87 e5       	ldi	r24, 0x57	; 87
   12d4c:	8b 8f       	std	Y+27, r24	; 0x1b
			l_gns_lon += 0.000005f;
   12d4e:	2c ea       	ldi	r18, 0xAC	; 172
   12d50:	35 ec       	ldi	r19, 0xC5	; 197
   12d52:	47 ea       	ldi	r20, 0xA7	; 167
   12d54:	56 e3       	ldi	r21, 0x36	; 54
   12d56:	6e 81       	ldd	r22, Y+6	; 0x06
   12d58:	7f 81       	ldd	r23, Y+7	; 0x07
   12d5a:	88 85       	ldd	r24, Y+8	; 0x08
   12d5c:	99 85       	ldd	r25, Y+9	; 0x09
   12d5e:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
   12d62:	dc 01       	movw	r26, r24
   12d64:	cb 01       	movw	r24, r22
   12d66:	8e 83       	std	Y+6, r24	; 0x06
   12d68:	9f 83       	std	Y+7, r25	; 0x07
   12d6a:	a8 87       	std	Y+8, r26	; 0x08
			task_twi2_lcd_print_format_c(       0 * 6,  8 * 10, l_lon_prefix);
   12d6c:	b9 87       	std	Y+9, r27	; 0x09
   12d6e:	4b 8d       	ldd	r20, Y+27	; 0x1b
   12d70:	60 e5       	ldi	r22, 0x50	; 80
   12d72:	80 e0       	ldi	r24, 0x00	; 0
   12d74:	36 d9       	rcall	.-3476   	; 0x11fe2 <task_twi2_lcd_print_format_c>
			task_twi2_lcd_print_format_long_P(  1 * 6,  8 * 10, (long) abs(l_gns_lon), PM_FORMAT_03LD);
   12d76:	6e 81       	ldd	r22, Y+6	; 0x06
   12d78:	7f 81       	ldd	r23, Y+7	; 0x07
   12d7a:	88 85       	ldd	r24, Y+8	; 0x08
   12d7c:	99 85       	ldd	r25, Y+9	; 0x09
   12d7e:	0f 94 61 27 	call	0x24ec2	; 0x24ec2 <__fixsfsi>
   12d82:	dc 01       	movw	r26, r24
   12d84:	cb 01       	movw	r24, r22
   12d86:	99 23       	and	r25, r25
   12d88:	1c f4       	brge	.+6      	; 0x12d90 <task_twi2_lcd__sim1+0x292>
   12d8a:	91 95       	neg	r25
   12d8c:	81 95       	neg	r24
   12d8e:	91 09       	sbc	r25, r1
   12d90:	09 2e       	mov	r0, r25
   12d92:	00 0c       	add	r0, r0
   12d94:	aa 0b       	sbc	r26, r26
   12d96:	bb 0b       	sbc	r27, r27
   12d98:	0f eb       	ldi	r16, 0xBF	; 191
   12d9a:	18 e3       	ldi	r17, 0x38	; 56
   12d9c:	9c 01       	movw	r18, r24
   12d9e:	ad 01       	movw	r20, r26
   12da0:	60 e5       	ldi	r22, 0x50	; 80
   12da2:	86 e0       	ldi	r24, 0x06	; 6
			task_twi2_lcd_print_format_c(       4 * 6,  8 * 10, '.');
   12da4:	dc d9       	rcall	.-3144   	; 0x1215e <task_twi2_lcd_print_format_long_P>
   12da6:	4e e2       	ldi	r20, 0x2E	; 46
   12da8:	60 e5       	ldi	r22, 0x50	; 80
   12daa:	88 e1       	ldi	r24, 0x18	; 24
   12dac:	1a d9       	rcall	.-3532   	; 0x11fe2 <task_twi2_lcd_print_format_c>
			float f_abs = l_gns_lon >= 0.f ?  l_gns_lon : -l_gns_lon;
   12dae:	20 e0       	ldi	r18, 0x00	; 0
   12db0:	30 e0       	ldi	r19, 0x00	; 0
   12db2:	a9 01       	movw	r20, r18
   12db4:	6e 81       	ldd	r22, Y+6	; 0x06
   12db6:	7f 81       	ldd	r23, Y+7	; 0x07
   12db8:	88 85       	ldd	r24, Y+8	; 0x08
   12dba:	99 85       	ldd	r25, Y+9	; 0x09
   12dbc:	0f 94 cb 28 	call	0x25196	; 0x25196 <__gesf2>
   12dc0:	88 23       	and	r24, r24
   12dc2:	2c f0       	brlt	.+10     	; 0x12dce <task_twi2_lcd__sim1+0x2d0>
   12dc4:	8e 81       	ldd	r24, Y+6	; 0x06
   12dc6:	9f 81       	ldd	r25, Y+7	; 0x07
   12dc8:	a8 85       	ldd	r26, Y+8	; 0x08
   12dca:	b9 85       	ldd	r27, Y+9	; 0x09
   12dcc:	05 c0       	rjmp	.+10     	; 0x12dd8 <task_twi2_lcd__sim1+0x2da>
   12dce:	8e 81       	ldd	r24, Y+6	; 0x06
   12dd0:	9f 81       	ldd	r25, Y+7	; 0x07
   12dd2:	a8 85       	ldd	r26, Y+8	; 0x08
   12dd4:	b9 85       	ldd	r27, Y+9	; 0x09
   12dd6:	b0 58       	subi	r27, 0x80	; 128
   12dd8:	8c 8f       	std	Y+28, r24	; 0x1c
   12dda:	9d 8f       	std	Y+29, r25	; 0x1d
   12ddc:	ae 8f       	std	Y+30, r26	; 0x1e
   12dde:	bf 8f       	std	Y+31, r27	; 0x1f
			float f_frac = (f_abs - (int)f_abs) * 1e5;
   12de0:	6c 8d       	ldd	r22, Y+28	; 0x1c
   12de2:	7d 8d       	ldd	r23, Y+29	; 0x1d
   12de4:	8e 8d       	ldd	r24, Y+30	; 0x1e
   12de6:	9f 8d       	ldd	r25, Y+31	; 0x1f
   12de8:	0f 94 61 27 	call	0x24ec2	; 0x24ec2 <__fixsfsi>
   12dec:	dc 01       	movw	r26, r24
   12dee:	cb 01       	movw	r24, r22
   12df0:	09 2e       	mov	r0, r25
   12df2:	00 0c       	add	r0, r0
   12df4:	aa 0b       	sbc	r26, r26
   12df6:	bb 0b       	sbc	r27, r27
   12df8:	bc 01       	movw	r22, r24
   12dfa:	cd 01       	movw	r24, r26
   12dfc:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   12e00:	dc 01       	movw	r26, r24
   12e02:	cb 01       	movw	r24, r22
   12e04:	9c 01       	movw	r18, r24
   12e06:	ad 01       	movw	r20, r26
   12e08:	6c 8d       	ldd	r22, Y+28	; 0x1c
   12e0a:	7d 8d       	ldd	r23, Y+29	; 0x1d
   12e0c:	8e 8d       	ldd	r24, Y+30	; 0x1e
   12e0e:	9f 8d       	ldd	r25, Y+31	; 0x1f
   12e10:	0f 94 53 26 	call	0x24ca6	; 0x24ca6 <__subsf3>
   12e14:	dc 01       	movw	r26, r24
   12e16:	cb 01       	movw	r24, r22
   12e18:	20 e0       	ldi	r18, 0x00	; 0
   12e1a:	30 e5       	ldi	r19, 0x50	; 80
   12e1c:	43 ec       	ldi	r20, 0xC3	; 195
   12e1e:	57 e4       	ldi	r21, 0x47	; 71
   12e20:	bc 01       	movw	r22, r24
   12e22:	cd 01       	movw	r24, r26
   12e24:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   12e28:	dc 01       	movw	r26, r24
   12e2a:	cb 01       	movw	r24, r22
   12e2c:	88 a3       	std	Y+32, r24	; 0x20
   12e2e:	99 a3       	std	Y+33, r25	; 0x21
   12e30:	aa a3       	std	Y+34, r26	; 0x22
   12e32:	bb a3       	std	Y+35, r27	; 0x23
			task_twi2_lcd_print_format_long_P(  5 * 6,  8 * 10, (long) f_frac, PM_FORMAT_05LD);
   12e34:	68 a1       	ldd	r22, Y+32	; 0x20
   12e36:	79 a1       	ldd	r23, Y+33	; 0x21
   12e38:	8a a1       	ldd	r24, Y+34	; 0x22
   12e3a:	9b a1       	ldd	r25, Y+35	; 0x23
   12e3c:	0f 94 61 27 	call	0x24ec2	; 0x24ec2 <__fixsfsi>
   12e40:	dc 01       	movw	r26, r24
   12e42:	cb 01       	movw	r24, r22
   12e44:	0c ed       	ldi	r16, 0xDC	; 220
   12e46:	18 e3       	ldi	r17, 0x38	; 56
   12e48:	9c 01       	movw	r18, r24
   12e4a:	ad 01       	movw	r20, r26
   12e4c:	60 e5       	ldi	r22, 0x50	; 80
   12e4e:	8e e1       	ldi	r24, 0x1E	; 30
			task_twi2_lcd_print_format_c(      10 * 6,  8 * 10, 0x7e);		// 
   12e50:	86 d9       	rcall	.-3316   	; 0x1215e <task_twi2_lcd_print_format_long_P>
   12e52:	4e e7       	ldi	r20, 0x7E	; 126
   12e54:	60 e5       	ldi	r22, 0x50	; 80
   12e56:	8c e3       	ldi	r24, 0x3C	; 60
   12e58:	c4 d8       	rcall	.-3704   	; 0x11fe2 <task_twi2_lcd_print_format_c>
		}

		/* Height */
		if ((s_gns_msl != l_gns_msl_alt_m) && (-1000.f < l_gns_msl_alt_m) && (l_gns_msl_alt_m < 10000.f)) {
   12e5a:	80 91 41 24 	lds	r24, 0x2441	; 0x802441 <s_gns_msl.8498>
   12e5e:	90 91 42 24 	lds	r25, 0x2442	; 0x802442 <s_gns_msl.8498+0x1>
   12e62:	a0 91 43 24 	lds	r26, 0x2443	; 0x802443 <s_gns_msl.8498+0x2>
   12e66:	b0 91 44 24 	lds	r27, 0x2444	; 0x802444 <s_gns_msl.8498+0x3>
   12e6a:	2a 85       	ldd	r18, Y+10	; 0x0a
   12e6c:	3b 85       	ldd	r19, Y+11	; 0x0b
   12e6e:	4c 85       	ldd	r20, Y+12	; 0x0c
   12e70:	5d 85       	ldd	r21, Y+13	; 0x0d
   12e72:	bc 01       	movw	r22, r24
   12e74:	cd 01       	movw	r24, r26
   12e76:	0f 94 b8 26 	call	0x24d70	; 0x24d70 <__cmpsf2>
   12e7a:	88 23       	and	r24, r24
   12e7c:	09 f4       	brne	.+2      	; 0x12e80 <task_twi2_lcd__sim1+0x382>
   12e7e:	41 c0       	rjmp	.+130    	; 0x12f02 <task_twi2_lcd__sim1+0x404>
   12e80:	20 e0       	ldi	r18, 0x00	; 0
   12e82:	30 e0       	ldi	r19, 0x00	; 0
   12e84:	4a e7       	ldi	r20, 0x7A	; 122
   12e86:	54 ec       	ldi	r21, 0xC4	; 196
   12e88:	6a 85       	ldd	r22, Y+10	; 0x0a
   12e8a:	7b 85       	ldd	r23, Y+11	; 0x0b
   12e8c:	8c 85       	ldd	r24, Y+12	; 0x0c
   12e8e:	9d 85       	ldd	r25, Y+13	; 0x0d
   12e90:	0f 94 cb 28 	call	0x25196	; 0x25196 <__gesf2>
   12e94:	18 16       	cp	r1, r24
   12e96:	ac f5       	brge	.+106    	; 0x12f02 <task_twi2_lcd__sim1+0x404>
   12e98:	20 e0       	ldi	r18, 0x00	; 0
   12e9a:	30 e4       	ldi	r19, 0x40	; 64
   12e9c:	4c e1       	ldi	r20, 0x1C	; 28
   12e9e:	56 e4       	ldi	r21, 0x46	; 70
   12ea0:	6a 85       	ldd	r22, Y+10	; 0x0a
   12ea2:	7b 85       	ldd	r23, Y+11	; 0x0b
   12ea4:	8c 85       	ldd	r24, Y+12	; 0x0c
   12ea6:	9d 85       	ldd	r25, Y+13	; 0x0d
   12ea8:	0f 94 b8 26 	call	0x24d70	; 0x24d70 <__cmpsf2>
   12eac:	88 23       	and	r24, r24
   12eae:	4c f5       	brge	.+82     	; 0x12f02 <task_twi2_lcd__sim1+0x404>
			s_gns_msl  = l_gns_msl_alt_m;
   12eb0:	8a 85       	ldd	r24, Y+10	; 0x0a
   12eb2:	9b 85       	ldd	r25, Y+11	; 0x0b
   12eb4:	ac 85       	ldd	r26, Y+12	; 0x0c
   12eb6:	bd 85       	ldd	r27, Y+13	; 0x0d
   12eb8:	80 93 41 24 	sts	0x2441, r24	; 0x802441 <s_gns_msl.8498>
   12ebc:	90 93 42 24 	sts	0x2442, r25	; 0x802442 <s_gns_msl.8498+0x1>
   12ec0:	a0 93 43 24 	sts	0x2443, r26	; 0x802443 <s_gns_msl.8498+0x2>
   12ec4:	b0 93 44 24 	sts	0x2444, r27	; 0x802444 <s_gns_msl.8498+0x3>
			task_twi2_lcd_print_format_long_P( 11 * 6,  7 * 10, (long)(l_gns_msl_alt_m + 0.5f), PM_FORMAT_4LD);
   12ec8:	20 e0       	ldi	r18, 0x00	; 0
   12eca:	30 e0       	ldi	r19, 0x00	; 0
   12ecc:	40 e0       	ldi	r20, 0x00	; 0
   12ece:	5f e3       	ldi	r21, 0x3F	; 63
   12ed0:	6a 85       	ldd	r22, Y+10	; 0x0a
   12ed2:	7b 85       	ldd	r23, Y+11	; 0x0b
   12ed4:	8c 85       	ldd	r24, Y+12	; 0x0c
   12ed6:	9d 85       	ldd	r25, Y+13	; 0x0d
   12ed8:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
   12edc:	dc 01       	movw	r26, r24
   12ede:	cb 01       	movw	r24, r22
   12ee0:	bc 01       	movw	r22, r24
   12ee2:	cd 01       	movw	r24, r26
   12ee4:	0f 94 61 27 	call	0x24ec2	; 0x24ec2 <__fixsfsi>
   12ee8:	dc 01       	movw	r26, r24
   12eea:	cb 01       	movw	r24, r22
   12eec:	05 ec       	ldi	r16, 0xC5	; 197
   12eee:	18 e3       	ldi	r17, 0x38	; 56
   12ef0:	9c 01       	movw	r18, r24
   12ef2:	ad 01       	movw	r20, r26
   12ef4:	66 e4       	ldi	r22, 0x46	; 70
   12ef6:	82 e4       	ldi	r24, 0x42	; 66
			task_twi2_lcd_print_format_c(      16 * 6,  7 * 10, 'm');
   12ef8:	32 d9       	rcall	.-3484   	; 0x1215e <task_twi2_lcd_print_format_long_P>
   12efa:	4d e6       	ldi	r20, 0x6D	; 109
   12efc:	66 e4       	ldi	r22, 0x46	; 70
   12efe:	80 e6       	ldi	r24, 0x60	; 96
   12f00:	70 d8       	rcall	.-3872   	; 0x11fe2 <task_twi2_lcd_print_format_c>
		}

		/* Speed */
		if ((s_gns_speed != l_gns_speed_kmPh) && (0.f <= l_gns_speed_kmPh) && (l_gns_speed_kmPh < 1000.f)) {
   12f02:	80 91 45 24 	lds	r24, 0x2445	; 0x802445 <s_gns_speed.8499>
   12f06:	90 91 46 24 	lds	r25, 0x2446	; 0x802446 <s_gns_speed.8499+0x1>
   12f0a:	a0 91 47 24 	lds	r26, 0x2447	; 0x802447 <s_gns_speed.8499+0x2>
   12f0e:	b0 91 48 24 	lds	r27, 0x2448	; 0x802448 <s_gns_speed.8499+0x3>
   12f12:	2e 85       	ldd	r18, Y+14	; 0x0e
   12f14:	3f 85       	ldd	r19, Y+15	; 0x0f
   12f16:	48 89       	ldd	r20, Y+16	; 0x10
   12f18:	59 89       	ldd	r21, Y+17	; 0x11
   12f1a:	bc 01       	movw	r22, r24
   12f1c:	cd 01       	movw	r24, r26
   12f1e:	0f 94 b8 26 	call	0x24d70	; 0x24d70 <__cmpsf2>
   12f22:	88 23       	and	r24, r24
   12f24:	09 f4       	brne	.+2      	; 0x12f28 <task_twi2_lcd__sim1+0x42a>
			s_gns_speed  = l_gns_speed_kmPh;
			task_twi2_lcd_print_format_float_P(12 * 6,  8 * 10, l_gns_speed_kmPh + 0.05f, PM_FORMAT_5F1);
			task_twi2_lcd_print_format_P(      18 * 6,  8 * 10, PM_FORMAT_KMPH);
		}
	}
}
   12f26:	3e c0       	rjmp	.+124    	; 0x12fa4 <task_twi2_lcd__sim1+0x4a6>
			task_twi2_lcd_print_format_long_P( 11 * 6,  7 * 10, (long)(l_gns_msl_alt_m + 0.5f), PM_FORMAT_4LD);
			task_twi2_lcd_print_format_c(      16 * 6,  7 * 10, 'm');
		}

		/* Speed */
		if ((s_gns_speed != l_gns_speed_kmPh) && (0.f <= l_gns_speed_kmPh) && (l_gns_speed_kmPh < 1000.f)) {
   12f28:	20 e0       	ldi	r18, 0x00	; 0
   12f2a:	30 e0       	ldi	r19, 0x00	; 0
   12f2c:	a9 01       	movw	r20, r18
   12f2e:	6e 85       	ldd	r22, Y+14	; 0x0e
   12f30:	7f 85       	ldd	r23, Y+15	; 0x0f
   12f32:	88 89       	ldd	r24, Y+16	; 0x10
   12f34:	99 89       	ldd	r25, Y+17	; 0x11
   12f36:	0f 94 cb 28 	call	0x25196	; 0x25196 <__gesf2>
   12f3a:	88 23       	and	r24, r24
   12f3c:	0c f4       	brge	.+2      	; 0x12f40 <task_twi2_lcd__sim1+0x442>
			s_gns_speed  = l_gns_speed_kmPh;
			task_twi2_lcd_print_format_float_P(12 * 6,  8 * 10, l_gns_speed_kmPh + 0.05f, PM_FORMAT_5F1);
			task_twi2_lcd_print_format_P(      18 * 6,  8 * 10, PM_FORMAT_KMPH);
		}
	}
}
   12f3e:	32 c0       	rjmp	.+100    	; 0x12fa4 <task_twi2_lcd__sim1+0x4a6>
			task_twi2_lcd_print_format_long_P( 11 * 6,  7 * 10, (long)(l_gns_msl_alt_m + 0.5f), PM_FORMAT_4LD);
			task_twi2_lcd_print_format_c(      16 * 6,  7 * 10, 'm');
		}

		/* Speed */
		if ((s_gns_speed != l_gns_speed_kmPh) && (0.f <= l_gns_speed_kmPh) && (l_gns_speed_kmPh < 1000.f)) {
   12f40:	20 e0       	ldi	r18, 0x00	; 0
   12f42:	30 e0       	ldi	r19, 0x00	; 0
   12f44:	4a e7       	ldi	r20, 0x7A	; 122
   12f46:	54 e4       	ldi	r21, 0x44	; 68
   12f48:	6e 85       	ldd	r22, Y+14	; 0x0e
   12f4a:	7f 85       	ldd	r23, Y+15	; 0x0f
   12f4c:	88 89       	ldd	r24, Y+16	; 0x10
   12f4e:	99 89       	ldd	r25, Y+17	; 0x11
   12f50:	0f 94 b8 26 	call	0x24d70	; 0x24d70 <__cmpsf2>
   12f54:	88 23       	and	r24, r24
   12f56:	0c f0       	brlt	.+2      	; 0x12f5a <task_twi2_lcd__sim1+0x45c>
			s_gns_speed  = l_gns_speed_kmPh;
			task_twi2_lcd_print_format_float_P(12 * 6,  8 * 10, l_gns_speed_kmPh + 0.05f, PM_FORMAT_5F1);
			task_twi2_lcd_print_format_P(      18 * 6,  8 * 10, PM_FORMAT_KMPH);
		}
	}
}
   12f58:	25 c0       	rjmp	.+74     	; 0x12fa4 <task_twi2_lcd__sim1+0x4a6>
			task_twi2_lcd_print_format_c(      16 * 6,  7 * 10, 'm');
		}

		/* Speed */
		if ((s_gns_speed != l_gns_speed_kmPh) && (0.f <= l_gns_speed_kmPh) && (l_gns_speed_kmPh < 1000.f)) {
			s_gns_speed  = l_gns_speed_kmPh;
   12f5a:	8e 85       	ldd	r24, Y+14	; 0x0e
   12f5c:	9f 85       	ldd	r25, Y+15	; 0x0f
   12f5e:	a8 89       	ldd	r26, Y+16	; 0x10
   12f60:	b9 89       	ldd	r27, Y+17	; 0x11
   12f62:	80 93 45 24 	sts	0x2445, r24	; 0x802445 <s_gns_speed.8499>
   12f66:	90 93 46 24 	sts	0x2446, r25	; 0x802446 <s_gns_speed.8499+0x1>
   12f6a:	a0 93 47 24 	sts	0x2447, r26	; 0x802447 <s_gns_speed.8499+0x2>
   12f6e:	b0 93 48 24 	sts	0x2448, r27	; 0x802448 <s_gns_speed.8499+0x3>
			task_twi2_lcd_print_format_float_P(12 * 6,  8 * 10, l_gns_speed_kmPh + 0.05f, PM_FORMAT_5F1);
   12f72:	2d ec       	ldi	r18, 0xCD	; 205
   12f74:	3c ec       	ldi	r19, 0xCC	; 204
   12f76:	4c e4       	ldi	r20, 0x4C	; 76
   12f78:	5d e3       	ldi	r21, 0x3D	; 61
   12f7a:	6e 85       	ldd	r22, Y+14	; 0x0e
   12f7c:	7f 85       	ldd	r23, Y+15	; 0x0f
   12f7e:	88 89       	ldd	r24, Y+16	; 0x10
   12f80:	99 89       	ldd	r25, Y+17	; 0x11
   12f82:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
   12f86:	dc 01       	movw	r26, r24
   12f88:	cb 01       	movw	r24, r22
   12f8a:	00 ed       	ldi	r16, 0xD0	; 208
   12f8c:	18 e3       	ldi	r17, 0x38	; 56
   12f8e:	9c 01       	movw	r18, r24
   12f90:	ad 01       	movw	r20, r26
   12f92:	60 e5       	ldi	r22, 0x50	; 80
   12f94:	88 e4       	ldi	r24, 0x48	; 72
   12f96:	bf d9       	rcall	.-3202   	; 0x12316 <task_twi2_lcd_print_format_float_P>
			task_twi2_lcd_print_format_P(      18 * 6,  8 * 10, PM_FORMAT_KMPH);
   12f98:	40 ef       	ldi	r20, 0xF0	; 240
   12f9a:	58 e3       	ldi	r21, 0x38	; 56
   12f9c:	60 e5       	ldi	r22, 0x50	; 80
   12f9e:	8c e6       	ldi	r24, 0x6C	; 108
   12fa0:	0e 94 24 8f 	call	0x11e48	; 0x11e48 <task_twi2_lcd_print_format_P>
		}
	}
}
   12fa4:	00 00       	nop
   12fa6:	a4 96       	adiw	r28, 0x24	; 36
   12fa8:	cd bf       	out	0x3d, r28	; 61
   12faa:	de bf       	out	0x3e, r29	; 62
   12fac:	df 91       	pop	r29
   12fae:	cf 91       	pop	r28
   12fb0:	1f 91       	pop	r17
   12fb2:	0f 91       	pop	r16
   12fb4:	08 95       	ret

00012fb6 <task_twi2_lcd__hygro>:

void task_twi2_lcd__hygro(uint8_t col_left)
{
   12fb6:	0f 93       	push	r16
   12fb8:	1f 93       	push	r17
   12fba:	cf 93       	push	r28
   12fbc:	df 93       	push	r29
   12fbe:	00 d0       	rcall	.+0      	; 0x12fc0 <task_twi2_lcd__hygro+0xa>
   12fc0:	1f 92       	push	r1
   12fc2:	cd b7       	in	r28, 0x3d	; 61
   12fc4:	de b7       	in	r29, 0x3e	; 62
   12fc6:	8c 83       	std	Y+4, r24	; 0x04
	static int16_t s_twi1_hygro_DP_100 = 0;

	if (twi2_waitUntilReady(false)) {
   12fc8:	80 e0       	ldi	r24, 0x00	; 0
   12fca:	0e 94 1c 63 	call	0xc638	; 0xc638 <twi2_waitUntilReady>
   12fce:	88 23       	and	r24, r24
   12fd0:	c1 f1       	breq	.+112    	; 0x13042 <task_twi2_lcd__hygro+0x8c>
		int16_t l_twi1_hygro_DP_100;

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   12fd2:	0e 94 2d 5e 	call	0xbc5a	; 0xbc5a <cpu_irq_save>
   12fd6:	89 83       	std	Y+1, r24	; 0x01
			l_twi1_hygro_DP_100				= g_twi1_hygro_DP_100;
   12fd8:	80 91 55 2a 	lds	r24, 0x2A55	; 0x802a55 <g_twi1_hygro_DP_100>
   12fdc:	90 91 56 2a 	lds	r25, 0x2A56	; 0x802a56 <g_twi1_hygro_DP_100+0x1>
   12fe0:	8a 83       	std	Y+2, r24	; 0x02
   12fe2:	9b 83       	std	Y+3, r25	; 0x03
			cpu_irq_restore(flags);
   12fe4:	89 81       	ldd	r24, Y+1	; 0x01
   12fe6:	0e 94 3d 5e 	call	0xbc7a	; 0xbc7a <cpu_irq_restore>
		}

		/* Dew Point temperature */
		if (s_twi1_hygro_DP_100 != l_twi1_hygro_DP_100) {
   12fea:	20 91 49 24 	lds	r18, 0x2449	; 0x802449 <s_twi1_hygro_DP_100.8514>
   12fee:	30 91 4a 24 	lds	r19, 0x244A	; 0x80244a <s_twi1_hygro_DP_100.8514+0x1>
   12ff2:	8a 81       	ldd	r24, Y+2	; 0x02
   12ff4:	9b 81       	ldd	r25, Y+3	; 0x03
   12ff6:	28 17       	cp	r18, r24
   12ff8:	39 07       	cpc	r19, r25
   12ffa:	19 f1       	breq	.+70     	; 0x13042 <task_twi2_lcd__hygro+0x8c>
			s_twi1_hygro_DP_100 = l_twi1_hygro_DP_100;
   12ffc:	8a 81       	ldd	r24, Y+2	; 0x02
   12ffe:	9b 81       	ldd	r25, Y+3	; 0x03
   13000:	80 93 49 24 	sts	0x2449, r24	; 0x802449 <s_twi1_hygro_DP_100.8514>
   13004:	90 93 4a 24 	sts	0x244A, r25	; 0x80244a <s_twi1_hygro_DP_100.8514+0x1>
			task_twi2_lcd_print_format_float_P(col_left, 11 * 10, l_twi1_hygro_DP_100 / 100.f, PM_FORMAT_05F2);
   13008:	8a 81       	ldd	r24, Y+2	; 0x02
   1300a:	9b 81       	ldd	r25, Y+3	; 0x03
   1300c:	09 2e       	mov	r0, r25
   1300e:	00 0c       	add	r0, r0
   13010:	aa 0b       	sbc	r26, r26
   13012:	bb 0b       	sbc	r27, r27
   13014:	bc 01       	movw	r22, r24
   13016:	cd 01       	movw	r24, r26
   13018:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   1301c:	dc 01       	movw	r26, r24
   1301e:	cb 01       	movw	r24, r22
   13020:	20 e0       	ldi	r18, 0x00	; 0
   13022:	30 e0       	ldi	r19, 0x00	; 0
   13024:	48 ec       	ldi	r20, 0xC8	; 200
   13026:	52 e4       	ldi	r21, 0x42	; 66
   13028:	bc 01       	movw	r22, r24
   1302a:	cd 01       	movw	r24, r26
   1302c:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   13030:	dc 01       	movw	r26, r24
   13032:	cb 01       	movw	r24, r22
   13034:	02 ee       	ldi	r16, 0xE2	; 226
   13036:	18 e3       	ldi	r17, 0x38	; 56
   13038:	9c 01       	movw	r18, r24
   1303a:	ad 01       	movw	r20, r26
   1303c:	6e e6       	ldi	r22, 0x6E	; 110
   1303e:	8c 81       	ldd	r24, Y+4	; 0x04
   13040:	6a d9       	rcall	.-3372   	; 0x12316 <task_twi2_lcd_print_format_float_P>
		}
	}
}
   13042:	00 00       	nop
   13044:	24 96       	adiw	r28, 0x04	; 4
   13046:	cd bf       	out	0x3d, r28	; 61
   13048:	de bf       	out	0x3e, r29	; 62
   1304a:	df 91       	pop	r29
   1304c:	cf 91       	pop	r28
   1304e:	1f 91       	pop	r17
   13050:	0f 91       	pop	r16
   13052:	08 95       	ret

00013054 <task_twi2_lcd__gyro_gfxmag>:

void task_twi2_lcd__gyro_gfxmag(void)
{
   13054:	cf 92       	push	r12
   13056:	df 92       	push	r13
   13058:	ef 92       	push	r14
   1305a:	ff 92       	push	r15
   1305c:	0f 93       	push	r16
   1305e:	1f 93       	push	r17
   13060:	cf 93       	push	r28
   13062:	df 93       	push	r29
   13064:	cd b7       	in	r28, 0x3d	; 61
   13066:	de b7       	in	r29, 0x3e	; 62
   13068:	a7 97       	sbiw	r28, 0x27	; 39
   1306a:	cd bf       	out	0x3d, r28	; 61
   1306c:	de bf       	out	0x3e, r29	; 62
	const uint8_t plot_intensity_center_x = 115;
   1306e:	83 e7       	ldi	r24, 0x73	; 115
   13070:	8d 83       	std	Y+5, r24	; 0x05
	const uint8_t plot_intensity_center_y =  64;
   13072:	80 e4       	ldi	r24, 0x40	; 64
   13074:	8e 83       	std	Y+6, r24	; 0x06
	const uint8_t plot_mag_center_x = 150;
   13076:	86 e9       	ldi	r24, 0x96	; 150
   13078:	8f 83       	std	Y+7, r24	; 0x07
	const uint8_t plot_mag_center_y =  40;
   1307a:	88 e2       	ldi	r24, 0x28	; 40
   1307c:	88 87       	std	Y+8, r24	; 0x08
	static int8_t s_p2x = 0;
	static int8_t s_p2y = 0;
	static int8_t s_p3x = 0;
	static int8_t s_p3y = 0;

	if (twi2_waitUntilReady(false)) {
   1307e:	80 e0       	ldi	r24, 0x00	; 0
   13080:	0e 94 1c 63 	call	0xc638	; 0xc638 <twi2_waitUntilReady>
   13084:	88 23       	and	r24, r24
   13086:	09 f4       	brne	.+2      	; 0x1308a <task_twi2_lcd__gyro_gfxmag+0x36>
   13088:	f7 c2       	rjmp	.+1518   	; 0x13678 <task_twi2_lcd__gyro_gfxmag+0x624>
		int32_t l_twi1_gyro_2_mag_y_nT;
		int32_t l_twi1_gyro_2_mag_z_nT;

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   1308a:	0e 94 2d 5e 	call	0xbc5a	; 0xbc5a <cpu_irq_save>
   1308e:	89 87       	std	Y+9, r24	; 0x09
			l_twi1_gyro_2_mag_x_nT		= g_twi1_gyro_2_mag_x_nT;
   13090:	80 91 1c 2a 	lds	r24, 0x2A1C	; 0x802a1c <g_twi1_gyro_2_mag_x_nT>
   13094:	90 91 1d 2a 	lds	r25, 0x2A1D	; 0x802a1d <g_twi1_gyro_2_mag_x_nT+0x1>
   13098:	a0 91 1e 2a 	lds	r26, 0x2A1E	; 0x802a1e <g_twi1_gyro_2_mag_x_nT+0x2>
   1309c:	b0 91 1f 2a 	lds	r27, 0x2A1F	; 0x802a1f <g_twi1_gyro_2_mag_x_nT+0x3>
   130a0:	8a 87       	std	Y+10, r24	; 0x0a
   130a2:	9b 87       	std	Y+11, r25	; 0x0b
   130a4:	ac 87       	std	Y+12, r26	; 0x0c
   130a6:	bd 87       	std	Y+13, r27	; 0x0d
			l_twi1_gyro_2_mag_y_nT		= g_twi1_gyro_2_mag_y_nT;
   130a8:	80 91 20 2a 	lds	r24, 0x2A20	; 0x802a20 <g_twi1_gyro_2_mag_y_nT>
   130ac:	90 91 21 2a 	lds	r25, 0x2A21	; 0x802a21 <g_twi1_gyro_2_mag_y_nT+0x1>
   130b0:	a0 91 22 2a 	lds	r26, 0x2A22	; 0x802a22 <g_twi1_gyro_2_mag_y_nT+0x2>
   130b4:	b0 91 23 2a 	lds	r27, 0x2A23	; 0x802a23 <g_twi1_gyro_2_mag_y_nT+0x3>
   130b8:	8e 87       	std	Y+14, r24	; 0x0e
   130ba:	9f 87       	std	Y+15, r25	; 0x0f
   130bc:	a8 8b       	std	Y+16, r26	; 0x10
   130be:	b9 8b       	std	Y+17, r27	; 0x11
			l_twi1_gyro_2_mag_z_nT		= g_twi1_gyro_2_mag_z_nT;
   130c0:	80 91 24 2a 	lds	r24, 0x2A24	; 0x802a24 <g_twi1_gyro_2_mag_z_nT>
   130c4:	90 91 25 2a 	lds	r25, 0x2A25	; 0x802a25 <g_twi1_gyro_2_mag_z_nT+0x1>
   130c8:	a0 91 26 2a 	lds	r26, 0x2A26	; 0x802a26 <g_twi1_gyro_2_mag_z_nT+0x2>
   130cc:	b0 91 27 2a 	lds	r27, 0x2A27	; 0x802a27 <g_twi1_gyro_2_mag_z_nT+0x3>
   130d0:	8a 8b       	std	Y+18, r24	; 0x12
   130d2:	9b 8b       	std	Y+19, r25	; 0x13
   130d4:	ac 8b       	std	Y+20, r26	; 0x14
   130d6:	bd 8b       	std	Y+21, r27	; 0x15
			cpu_irq_restore(flags);
   130d8:	89 85       	ldd	r24, Y+9	; 0x09
   130da:	0e 94 3d 5e 	call	0xbc7a	; 0xbc7a <cpu_irq_restore>
		}

		if ((s_twi1_gyro_2_mag_x_nT != l_twi1_gyro_2_mag_x_nT) || (s_twi1_gyro_2_mag_y_nT != l_twi1_gyro_2_mag_y_nT) || (s_twi1_gyro_2_mag_z_nT != l_twi1_gyro_2_mag_z_nT)) {
   130de:	20 91 4b 24 	lds	r18, 0x244B	; 0x80244b <s_twi1_gyro_2_mag_x_nT.8524>
   130e2:	30 91 4c 24 	lds	r19, 0x244C	; 0x80244c <s_twi1_gyro_2_mag_x_nT.8524+0x1>
   130e6:	40 91 4d 24 	lds	r20, 0x244D	; 0x80244d <s_twi1_gyro_2_mag_x_nT.8524+0x2>
   130ea:	50 91 4e 24 	lds	r21, 0x244E	; 0x80244e <s_twi1_gyro_2_mag_x_nT.8524+0x3>
   130ee:	8a 85       	ldd	r24, Y+10	; 0x0a
   130f0:	9b 85       	ldd	r25, Y+11	; 0x0b
   130f2:	ac 85       	ldd	r26, Y+12	; 0x0c
   130f4:	bd 85       	ldd	r27, Y+13	; 0x0d
   130f6:	28 17       	cp	r18, r24
   130f8:	39 07       	cpc	r19, r25
   130fa:	4a 07       	cpc	r20, r26
   130fc:	5b 07       	cpc	r21, r27
   130fe:	19 f5       	brne	.+70     	; 0x13146 <task_twi2_lcd__gyro_gfxmag+0xf2>
   13100:	20 91 4f 24 	lds	r18, 0x244F	; 0x80244f <s_twi1_gyro_2_mag_y_nT.8525>
   13104:	30 91 50 24 	lds	r19, 0x2450	; 0x802450 <s_twi1_gyro_2_mag_y_nT.8525+0x1>
   13108:	40 91 51 24 	lds	r20, 0x2451	; 0x802451 <s_twi1_gyro_2_mag_y_nT.8525+0x2>
   1310c:	50 91 52 24 	lds	r21, 0x2452	; 0x802452 <s_twi1_gyro_2_mag_y_nT.8525+0x3>
   13110:	8e 85       	ldd	r24, Y+14	; 0x0e
   13112:	9f 85       	ldd	r25, Y+15	; 0x0f
   13114:	a8 89       	ldd	r26, Y+16	; 0x10
   13116:	b9 89       	ldd	r27, Y+17	; 0x11
   13118:	28 17       	cp	r18, r24
   1311a:	39 07       	cpc	r19, r25
   1311c:	4a 07       	cpc	r20, r26
   1311e:	5b 07       	cpc	r21, r27
   13120:	91 f4       	brne	.+36     	; 0x13146 <task_twi2_lcd__gyro_gfxmag+0xf2>
   13122:	20 91 53 24 	lds	r18, 0x2453	; 0x802453 <s_twi1_gyro_2_mag_z_nT.8526>
   13126:	30 91 54 24 	lds	r19, 0x2454	; 0x802454 <s_twi1_gyro_2_mag_z_nT.8526+0x1>
   1312a:	40 91 55 24 	lds	r20, 0x2455	; 0x802455 <s_twi1_gyro_2_mag_z_nT.8526+0x2>
   1312e:	50 91 56 24 	lds	r21, 0x2456	; 0x802456 <s_twi1_gyro_2_mag_z_nT.8526+0x3>
   13132:	8a 89       	ldd	r24, Y+18	; 0x12
   13134:	9b 89       	ldd	r25, Y+19	; 0x13
   13136:	ac 89       	ldd	r26, Y+20	; 0x14
   13138:	bd 89       	ldd	r27, Y+21	; 0x15
   1313a:	28 17       	cp	r18, r24
   1313c:	39 07       	cpc	r19, r25
   1313e:	4a 07       	cpc	r20, r26
   13140:	5b 07       	cpc	r21, r27
   13142:	09 f4       	brne	.+2      	; 0x13146 <task_twi2_lcd__gyro_gfxmag+0xf2>
   13144:	99 c2       	rjmp	.+1330   	; 0x13678 <task_twi2_lcd__gyro_gfxmag+0x624>
			s_twi1_gyro_2_mag_x_nT = l_twi1_gyro_2_mag_x_nT;
   13146:	8a 85       	ldd	r24, Y+10	; 0x0a
   13148:	9b 85       	ldd	r25, Y+11	; 0x0b
   1314a:	ac 85       	ldd	r26, Y+12	; 0x0c
   1314c:	bd 85       	ldd	r27, Y+13	; 0x0d
   1314e:	80 93 4b 24 	sts	0x244B, r24	; 0x80244b <s_twi1_gyro_2_mag_x_nT.8524>
   13152:	90 93 4c 24 	sts	0x244C, r25	; 0x80244c <s_twi1_gyro_2_mag_x_nT.8524+0x1>
   13156:	a0 93 4d 24 	sts	0x244D, r26	; 0x80244d <s_twi1_gyro_2_mag_x_nT.8524+0x2>
   1315a:	b0 93 4e 24 	sts	0x244E, r27	; 0x80244e <s_twi1_gyro_2_mag_x_nT.8524+0x3>
			s_twi1_gyro_2_mag_y_nT = l_twi1_gyro_2_mag_y_nT;
   1315e:	8e 85       	ldd	r24, Y+14	; 0x0e
   13160:	9f 85       	ldd	r25, Y+15	; 0x0f
   13162:	a8 89       	ldd	r26, Y+16	; 0x10
   13164:	b9 89       	ldd	r27, Y+17	; 0x11
   13166:	80 93 4f 24 	sts	0x244F, r24	; 0x80244f <s_twi1_gyro_2_mag_y_nT.8525>
   1316a:	90 93 50 24 	sts	0x2450, r25	; 0x802450 <s_twi1_gyro_2_mag_y_nT.8525+0x1>
   1316e:	a0 93 51 24 	sts	0x2451, r26	; 0x802451 <s_twi1_gyro_2_mag_y_nT.8525+0x2>
   13172:	b0 93 52 24 	sts	0x2452, r27	; 0x802452 <s_twi1_gyro_2_mag_y_nT.8525+0x3>
			s_twi1_gyro_2_mag_z_nT = l_twi1_gyro_2_mag_z_nT;
   13176:	8a 89       	ldd	r24, Y+18	; 0x12
   13178:	9b 89       	ldd	r25, Y+19	; 0x13
   1317a:	ac 89       	ldd	r26, Y+20	; 0x14
   1317c:	bd 89       	ldd	r27, Y+21	; 0x15
   1317e:	80 93 53 24 	sts	0x2453, r24	; 0x802453 <s_twi1_gyro_2_mag_z_nT.8526>
   13182:	90 93 54 24 	sts	0x2454, r25	; 0x802454 <s_twi1_gyro_2_mag_z_nT.8526+0x1>
   13186:	a0 93 55 24 	sts	0x2455, r26	; 0x802455 <s_twi1_gyro_2_mag_z_nT.8526+0x2>
   1318a:	b0 93 56 24 	sts	0x2456, r27	; 0x802456 <s_twi1_gyro_2_mag_z_nT.8526+0x3>

			/* Removing old lines first */
			task_twi2_lcd_rect(plot_intensity_center_x - 1,	plot_intensity_center_y - s_length / 3000.f, 3, s_length / 3000.f, true, 0);
   1318e:	80 91 57 24 	lds	r24, 0x2457	; 0x802457 <s_length.8527>
   13192:	90 91 58 24 	lds	r25, 0x2458	; 0x802458 <s_length.8527+0x1>
   13196:	a0 91 59 24 	lds	r26, 0x2459	; 0x802459 <s_length.8527+0x2>
   1319a:	b0 91 5a 24 	lds	r27, 0x245A	; 0x80245a <s_length.8527+0x3>
   1319e:	20 e0       	ldi	r18, 0x00	; 0
   131a0:	30 e8       	ldi	r19, 0x80	; 128
   131a2:	4b e3       	ldi	r20, 0x3B	; 59
   131a4:	55 e4       	ldi	r21, 0x45	; 69
   131a6:	bc 01       	movw	r22, r24
   131a8:	cd 01       	movw	r24, r26
   131aa:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   131ae:	dc 01       	movw	r26, r24
   131b0:	cb 01       	movw	r24, r22
   131b2:	bc 01       	movw	r22, r24
   131b4:	cd 01       	movw	r24, r26
   131b6:	0f 94 66 27 	call	0x24ecc	; 0x24ecc <__fixunssfsi>
   131ba:	dc 01       	movw	r26, r24
   131bc:	cb 01       	movw	r24, r22
   131be:	18 2f       	mov	r17, r24
   131c0:	8e 81       	ldd	r24, Y+6	; 0x06
   131c2:	88 2f       	mov	r24, r24
   131c4:	90 e0       	ldi	r25, 0x00	; 0
   131c6:	09 2e       	mov	r0, r25
   131c8:	00 0c       	add	r0, r0
   131ca:	aa 0b       	sbc	r26, r26
   131cc:	bb 0b       	sbc	r27, r27
   131ce:	bc 01       	movw	r22, r24
   131d0:	cd 01       	movw	r24, r26
   131d2:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   131d6:	6b 01       	movw	r12, r22
   131d8:	7c 01       	movw	r14, r24
   131da:	80 91 57 24 	lds	r24, 0x2457	; 0x802457 <s_length.8527>
   131de:	90 91 58 24 	lds	r25, 0x2458	; 0x802458 <s_length.8527+0x1>
   131e2:	a0 91 59 24 	lds	r26, 0x2459	; 0x802459 <s_length.8527+0x2>
   131e6:	b0 91 5a 24 	lds	r27, 0x245A	; 0x80245a <s_length.8527+0x3>
   131ea:	20 e0       	ldi	r18, 0x00	; 0
   131ec:	30 e8       	ldi	r19, 0x80	; 128
   131ee:	4b e3       	ldi	r20, 0x3B	; 59
   131f0:	55 e4       	ldi	r21, 0x45	; 69
   131f2:	bc 01       	movw	r22, r24
   131f4:	cd 01       	movw	r24, r26
   131f6:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   131fa:	dc 01       	movw	r26, r24
   131fc:	cb 01       	movw	r24, r22
   131fe:	9c 01       	movw	r18, r24
   13200:	ad 01       	movw	r20, r26
   13202:	c7 01       	movw	r24, r14
   13204:	b6 01       	movw	r22, r12
   13206:	0f 94 53 26 	call	0x24ca6	; 0x24ca6 <__subsf3>
   1320a:	dc 01       	movw	r26, r24
   1320c:	cb 01       	movw	r24, r22
   1320e:	bc 01       	movw	r22, r24
   13210:	cd 01       	movw	r24, r26
   13212:	0f 94 66 27 	call	0x24ecc	; 0x24ecc <__fixunssfsi>
   13216:	dc 01       	movw	r26, r24
   13218:	cb 01       	movw	r24, r22
   1321a:	98 2f       	mov	r25, r24
   1321c:	8d 81       	ldd	r24, Y+5	; 0x05
   1321e:	81 50       	subi	r24, 0x01	; 1
   13220:	e1 2c       	mov	r14, r1
   13222:	01 e0       	ldi	r16, 0x01	; 1
   13224:	21 2f       	mov	r18, r17
   13226:	43 e0       	ldi	r20, 0x03	; 3
   13228:	69 2f       	mov	r22, r25
   1322a:	0e 94 8c 8b 	call	0x11718	; 0x11718 <task_twi2_lcd_rect>
			task_twi2_lcd_line(plot_mag_center_x,			plot_mag_center_y,			plot_mag_center_x + s_p1x, plot_mag_center_y + s_p1y, 0);
   1322e:	80 91 5b 24 	lds	r24, 0x245B	; 0x80245b <s_p1y.8529>
   13232:	98 2f       	mov	r25, r24
   13234:	88 85       	ldd	r24, Y+8	; 0x08
   13236:	98 0f       	add	r25, r24
   13238:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <s_p1x.8528>
   1323c:	28 2f       	mov	r18, r24
   1323e:	8f 81       	ldd	r24, Y+7	; 0x07
   13240:	82 0f       	add	r24, r18
   13242:	00 e0       	ldi	r16, 0x00	; 0
   13244:	29 2f       	mov	r18, r25
   13246:	48 2f       	mov	r20, r24
   13248:	68 85       	ldd	r22, Y+8	; 0x08
   1324a:	8f 81       	ldd	r24, Y+7	; 0x07
   1324c:	0e 94 ca 8a 	call	0x11594	; 0x11594 <task_twi2_lcd_line>
			task_twi2_lcd_line(plot_mag_center_x + s_p1x,	plot_mag_center_y + s_p1y,	plot_mag_center_x + s_p2x, plot_mag_center_y + s_p2y, 0);
   13250:	80 91 5d 24 	lds	r24, 0x245D	; 0x80245d <s_p2y.8531>
   13254:	98 2f       	mov	r25, r24
   13256:	88 85       	ldd	r24, Y+8	; 0x08
   13258:	29 2f       	mov	r18, r25
   1325a:	28 0f       	add	r18, r24
   1325c:	80 91 5e 24 	lds	r24, 0x245E	; 0x80245e <s_p2x.8530>
   13260:	98 2f       	mov	r25, r24
   13262:	8f 81       	ldd	r24, Y+7	; 0x07
   13264:	39 2f       	mov	r19, r25
   13266:	38 0f       	add	r19, r24
   13268:	80 91 5b 24 	lds	r24, 0x245B	; 0x80245b <s_p1y.8529>
   1326c:	98 2f       	mov	r25, r24
   1326e:	88 85       	ldd	r24, Y+8	; 0x08
   13270:	98 0f       	add	r25, r24
   13272:	80 91 5c 24 	lds	r24, 0x245C	; 0x80245c <s_p1x.8528>
   13276:	48 2f       	mov	r20, r24
   13278:	8f 81       	ldd	r24, Y+7	; 0x07
   1327a:	84 0f       	add	r24, r20
   1327c:	00 e0       	ldi	r16, 0x00	; 0
   1327e:	43 2f       	mov	r20, r19
   13280:	69 2f       	mov	r22, r25
   13282:	0e 94 ca 8a 	call	0x11594	; 0x11594 <task_twi2_lcd_line>
			task_twi2_lcd_line(plot_mag_center_x + s_p2x,	plot_mag_center_y + s_p2y,	plot_mag_center_x + s_p3x, plot_mag_center_y + s_p3y, 0);
   13286:	80 91 5f 24 	lds	r24, 0x245F	; 0x80245f <s_p3y.8533>
   1328a:	98 2f       	mov	r25, r24
   1328c:	88 85       	ldd	r24, Y+8	; 0x08
   1328e:	29 2f       	mov	r18, r25
   13290:	28 0f       	add	r18, r24
   13292:	80 91 60 24 	lds	r24, 0x2460	; 0x802460 <s_p3x.8532>
   13296:	98 2f       	mov	r25, r24
   13298:	8f 81       	ldd	r24, Y+7	; 0x07
   1329a:	39 2f       	mov	r19, r25
   1329c:	38 0f       	add	r19, r24
   1329e:	80 91 5d 24 	lds	r24, 0x245D	; 0x80245d <s_p2y.8531>
   132a2:	98 2f       	mov	r25, r24
   132a4:	88 85       	ldd	r24, Y+8	; 0x08
   132a6:	98 0f       	add	r25, r24
   132a8:	80 91 5e 24 	lds	r24, 0x245E	; 0x80245e <s_p2x.8530>
   132ac:	48 2f       	mov	r20, r24
   132ae:	8f 81       	ldd	r24, Y+7	; 0x07
   132b0:	84 0f       	add	r24, r20
   132b2:	00 e0       	ldi	r16, 0x00	; 0
   132b4:	43 2f       	mov	r20, r19
   132b6:	69 2f       	mov	r22, r25
   132b8:	0e 94 ca 8a 	call	0x11594	; 0x11594 <task_twi2_lcd_line>

			/* Draw center point */
			task_twi2_lcd_circ(plot_mag_center_x, plot_mag_center_y, 1, true, 1);
   132bc:	01 e0       	ldi	r16, 0x01	; 1
   132be:	21 e0       	ldi	r18, 0x01	; 1
   132c0:	41 e0       	ldi	r20, 0x01	; 1
   132c2:	68 85       	ldd	r22, Y+8	; 0x08
   132c4:	8f 81       	ldd	r24, Y+7	; 0x07
   132c6:	0e 94 53 8c 	call	0x118a6	; 0x118a6 <task_twi2_lcd_circ>

			/* Draw new lines */
			{
				float l_length = pow(pow(l_twi1_gyro_2_mag_x_nT, 2.0) + pow(l_twi1_gyro_2_mag_y_nT, 2.0) + pow(l_twi1_gyro_2_mag_z_nT, 2.0), 0.5);
   132ca:	6a 85       	ldd	r22, Y+10	; 0x0a
   132cc:	7b 85       	ldd	r23, Y+11	; 0x0b
   132ce:	8c 85       	ldd	r24, Y+12	; 0x0c
   132d0:	9d 85       	ldd	r25, Y+13	; 0x0d
   132d2:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   132d6:	dc 01       	movw	r26, r24
   132d8:	cb 01       	movw	r24, r22
   132da:	20 e0       	ldi	r18, 0x00	; 0
   132dc:	30 e0       	ldi	r19, 0x00	; 0
   132de:	40 e0       	ldi	r20, 0x00	; 0
   132e0:	50 e4       	ldi	r21, 0x40	; 64
   132e2:	bc 01       	movw	r22, r24
   132e4:	cd 01       	movw	r24, r26
   132e6:	0f 94 77 29 	call	0x252ee	; 0x252ee <pow>
   132ea:	6b 01       	movw	r12, r22
   132ec:	7c 01       	movw	r14, r24
   132ee:	6e 85       	ldd	r22, Y+14	; 0x0e
   132f0:	7f 85       	ldd	r23, Y+15	; 0x0f
   132f2:	88 89       	ldd	r24, Y+16	; 0x10
   132f4:	99 89       	ldd	r25, Y+17	; 0x11
   132f6:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   132fa:	dc 01       	movw	r26, r24
   132fc:	cb 01       	movw	r24, r22
   132fe:	20 e0       	ldi	r18, 0x00	; 0
   13300:	30 e0       	ldi	r19, 0x00	; 0
   13302:	40 e0       	ldi	r20, 0x00	; 0
   13304:	50 e4       	ldi	r21, 0x40	; 64
   13306:	bc 01       	movw	r22, r24
   13308:	cd 01       	movw	r24, r26
   1330a:	0f 94 77 29 	call	0x252ee	; 0x252ee <pow>
   1330e:	dc 01       	movw	r26, r24
   13310:	cb 01       	movw	r24, r22
   13312:	9c 01       	movw	r18, r24
   13314:	ad 01       	movw	r20, r26
   13316:	c7 01       	movw	r24, r14
   13318:	b6 01       	movw	r22, r12
   1331a:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
   1331e:	dc 01       	movw	r26, r24
   13320:	cb 01       	movw	r24, r22
   13322:	6c 01       	movw	r12, r24
   13324:	7d 01       	movw	r14, r26
   13326:	6a 89       	ldd	r22, Y+18	; 0x12
   13328:	7b 89       	ldd	r23, Y+19	; 0x13
   1332a:	8c 89       	ldd	r24, Y+20	; 0x14
   1332c:	9d 89       	ldd	r25, Y+21	; 0x15
   1332e:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   13332:	dc 01       	movw	r26, r24
   13334:	cb 01       	movw	r24, r22
   13336:	20 e0       	ldi	r18, 0x00	; 0
   13338:	30 e0       	ldi	r19, 0x00	; 0
   1333a:	40 e0       	ldi	r20, 0x00	; 0
   1333c:	50 e4       	ldi	r21, 0x40	; 64
   1333e:	bc 01       	movw	r22, r24
   13340:	cd 01       	movw	r24, r26
   13342:	0f 94 77 29 	call	0x252ee	; 0x252ee <pow>
   13346:	dc 01       	movw	r26, r24
   13348:	cb 01       	movw	r24, r22
   1334a:	9c 01       	movw	r18, r24
   1334c:	ad 01       	movw	r20, r26
   1334e:	c7 01       	movw	r24, r14
   13350:	b6 01       	movw	r22, r12
   13352:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
   13356:	dc 01       	movw	r26, r24
   13358:	cb 01       	movw	r24, r22
   1335a:	20 e0       	ldi	r18, 0x00	; 0
   1335c:	30 e0       	ldi	r19, 0x00	; 0
   1335e:	40 e0       	ldi	r20, 0x00	; 0
   13360:	5f e3       	ldi	r21, 0x3F	; 63
   13362:	bc 01       	movw	r22, r24
   13364:	cd 01       	movw	r24, r26
   13366:	0f 94 77 29 	call	0x252ee	; 0x252ee <pow>
   1336a:	dc 01       	movw	r26, r24
   1336c:	cb 01       	movw	r24, r22
   1336e:	89 83       	std	Y+1, r24	; 0x01
   13370:	9a 83       	std	Y+2, r25	; 0x02
   13372:	ab 83       	std	Y+3, r26	; 0x03
   13374:	bc 83       	std	Y+4, r27	; 0x04
				if (!l_length) {
   13376:	20 e0       	ldi	r18, 0x00	; 0
   13378:	30 e0       	ldi	r19, 0x00	; 0
   1337a:	a9 01       	movw	r20, r18
   1337c:	69 81       	ldd	r22, Y+1	; 0x01
   1337e:	7a 81       	ldd	r23, Y+2	; 0x02
   13380:	8b 81       	ldd	r24, Y+3	; 0x03
   13382:	9c 81       	ldd	r25, Y+4	; 0x04
   13384:	0f 94 b8 26 	call	0x24d70	; 0x24d70 <__cmpsf2>
   13388:	88 23       	and	r24, r24
   1338a:	41 f4       	brne	.+16     	; 0x1339c <task_twi2_lcd__gyro_gfxmag+0x348>
					l_length = 1.f;
   1338c:	80 e0       	ldi	r24, 0x00	; 0
   1338e:	90 e0       	ldi	r25, 0x00	; 0
   13390:	a0 e8       	ldi	r26, 0x80	; 128
   13392:	bf e3       	ldi	r27, 0x3F	; 63
   13394:	89 83       	std	Y+1, r24	; 0x01
   13396:	9a 83       	std	Y+2, r25	; 0x02
   13398:	ab 83       	std	Y+3, r26	; 0x03
   1339a:	bc 83       	std	Y+4, r27	; 0x04
				}

				float l_twi1_gyro_2_mag_x_norm = l_twi1_gyro_2_mag_x_nT / l_length;
   1339c:	6a 85       	ldd	r22, Y+10	; 0x0a
   1339e:	7b 85       	ldd	r23, Y+11	; 0x0b
   133a0:	8c 85       	ldd	r24, Y+12	; 0x0c
   133a2:	9d 85       	ldd	r25, Y+13	; 0x0d
   133a4:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   133a8:	dc 01       	movw	r26, r24
   133aa:	cb 01       	movw	r24, r22
   133ac:	29 81       	ldd	r18, Y+1	; 0x01
   133ae:	3a 81       	ldd	r19, Y+2	; 0x02
   133b0:	4b 81       	ldd	r20, Y+3	; 0x03
   133b2:	5c 81       	ldd	r21, Y+4	; 0x04
   133b4:	bc 01       	movw	r22, r24
   133b6:	cd 01       	movw	r24, r26
   133b8:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   133bc:	dc 01       	movw	r26, r24
   133be:	cb 01       	movw	r24, r22
   133c0:	8e 8b       	std	Y+22, r24	; 0x16
   133c2:	9f 8b       	std	Y+23, r25	; 0x17
   133c4:	a8 8f       	std	Y+24, r26	; 0x18
   133c6:	b9 8f       	std	Y+25, r27	; 0x19
				float l_twi1_gyro_2_mag_y_norm = l_twi1_gyro_2_mag_y_nT / l_length;
   133c8:	6e 85       	ldd	r22, Y+14	; 0x0e
   133ca:	7f 85       	ldd	r23, Y+15	; 0x0f
   133cc:	88 89       	ldd	r24, Y+16	; 0x10
   133ce:	99 89       	ldd	r25, Y+17	; 0x11
   133d0:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   133d4:	dc 01       	movw	r26, r24
   133d6:	cb 01       	movw	r24, r22
   133d8:	29 81       	ldd	r18, Y+1	; 0x01
   133da:	3a 81       	ldd	r19, Y+2	; 0x02
   133dc:	4b 81       	ldd	r20, Y+3	; 0x03
   133de:	5c 81       	ldd	r21, Y+4	; 0x04
   133e0:	bc 01       	movw	r22, r24
   133e2:	cd 01       	movw	r24, r26
   133e4:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   133e8:	dc 01       	movw	r26, r24
   133ea:	cb 01       	movw	r24, r22
   133ec:	8a 8f       	std	Y+26, r24	; 0x1a
   133ee:	9b 8f       	std	Y+27, r25	; 0x1b
   133f0:	ac 8f       	std	Y+28, r26	; 0x1c
   133f2:	bd 8f       	std	Y+29, r27	; 0x1d
				float l_twi1_gyro_2_mag_z_norm = l_twi1_gyro_2_mag_z_nT / l_length;
   133f4:	6a 89       	ldd	r22, Y+18	; 0x12
   133f6:	7b 89       	ldd	r23, Y+19	; 0x13
   133f8:	8c 89       	ldd	r24, Y+20	; 0x14
   133fa:	9d 89       	ldd	r25, Y+21	; 0x15
   133fc:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   13400:	dc 01       	movw	r26, r24
   13402:	cb 01       	movw	r24, r22
   13404:	29 81       	ldd	r18, Y+1	; 0x01
   13406:	3a 81       	ldd	r19, Y+2	; 0x02
   13408:	4b 81       	ldd	r20, Y+3	; 0x03
   1340a:	5c 81       	ldd	r21, Y+4	; 0x04
   1340c:	bc 01       	movw	r22, r24
   1340e:	cd 01       	movw	r24, r26
   13410:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   13414:	dc 01       	movw	r26, r24
   13416:	cb 01       	movw	r24, r22
   13418:	8e 8f       	std	Y+30, r24	; 0x1e
   1341a:	9f 8f       	std	Y+31, r25	; 0x1f
   1341c:	a8 a3       	std	Y+32, r26	; 0x20
   1341e:	b9 a3       	std	Y+33, r27	; 0x21
				uint8_t p1x =       (l_twi1_gyro_2_mag_x_norm * 12.5);
   13420:	20 e0       	ldi	r18, 0x00	; 0
   13422:	30 e0       	ldi	r19, 0x00	; 0
   13424:	48 e4       	ldi	r20, 0x48	; 72
   13426:	51 e4       	ldi	r21, 0x41	; 65
   13428:	6e 89       	ldd	r22, Y+22	; 0x16
   1342a:	7f 89       	ldd	r23, Y+23	; 0x17
   1342c:	88 8d       	ldd	r24, Y+24	; 0x18
   1342e:	99 8d       	ldd	r25, Y+25	; 0x19
   13430:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   13434:	dc 01       	movw	r26, r24
   13436:	cb 01       	movw	r24, r22
   13438:	bc 01       	movw	r22, r24
   1343a:	cd 01       	movw	r24, r26
   1343c:	0f 94 66 27 	call	0x24ecc	; 0x24ecc <__fixunssfsi>
   13440:	dc 01       	movw	r26, r24
   13442:	cb 01       	movw	r24, r22
   13444:	8a a3       	std	Y+34, r24	; 0x22
				uint8_t p1y =      -(l_twi1_gyro_2_mag_x_norm * 12.5);
   13446:	20 e0       	ldi	r18, 0x00	; 0
   13448:	30 e0       	ldi	r19, 0x00	; 0
   1344a:	48 e4       	ldi	r20, 0x48	; 72
   1344c:	51 e4       	ldi	r21, 0x41	; 65
   1344e:	6e 89       	ldd	r22, Y+22	; 0x16
   13450:	7f 89       	ldd	r23, Y+23	; 0x17
   13452:	88 8d       	ldd	r24, Y+24	; 0x18
   13454:	99 8d       	ldd	r25, Y+25	; 0x19
   13456:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   1345a:	dc 01       	movw	r26, r24
   1345c:	cb 01       	movw	r24, r22
   1345e:	b0 58       	subi	r27, 0x80	; 128
   13460:	bc 01       	movw	r22, r24
   13462:	cd 01       	movw	r24, r26
   13464:	0f 94 66 27 	call	0x24ecc	; 0x24ecc <__fixunssfsi>
   13468:	dc 01       	movw	r26, r24
   1346a:	cb 01       	movw	r24, r22
   1346c:	8b a3       	std	Y+35, r24	; 0x23
				uint8_t p2x = p1x + (l_twi1_gyro_2_mag_y_norm * 25);
   1346e:	8a a1       	ldd	r24, Y+34	; 0x22
   13470:	88 2f       	mov	r24, r24
   13472:	90 e0       	ldi	r25, 0x00	; 0
   13474:	09 2e       	mov	r0, r25
   13476:	00 0c       	add	r0, r0
   13478:	aa 0b       	sbc	r26, r26
   1347a:	bb 0b       	sbc	r27, r27
   1347c:	bc 01       	movw	r22, r24
   1347e:	cd 01       	movw	r24, r26
   13480:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   13484:	6b 01       	movw	r12, r22
   13486:	7c 01       	movw	r14, r24
   13488:	20 e0       	ldi	r18, 0x00	; 0
   1348a:	30 e0       	ldi	r19, 0x00	; 0
   1348c:	48 ec       	ldi	r20, 0xC8	; 200
   1348e:	51 e4       	ldi	r21, 0x41	; 65
   13490:	6a 8d       	ldd	r22, Y+26	; 0x1a
   13492:	7b 8d       	ldd	r23, Y+27	; 0x1b
   13494:	8c 8d       	ldd	r24, Y+28	; 0x1c
   13496:	9d 8d       	ldd	r25, Y+29	; 0x1d
   13498:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   1349c:	dc 01       	movw	r26, r24
   1349e:	cb 01       	movw	r24, r22
   134a0:	9c 01       	movw	r18, r24
   134a2:	ad 01       	movw	r20, r26
   134a4:	c7 01       	movw	r24, r14
   134a6:	b6 01       	movw	r22, r12
   134a8:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
   134ac:	dc 01       	movw	r26, r24
   134ae:	cb 01       	movw	r24, r22
   134b0:	bc 01       	movw	r22, r24
   134b2:	cd 01       	movw	r24, r26
   134b4:	0f 94 66 27 	call	0x24ecc	; 0x24ecc <__fixunssfsi>
   134b8:	dc 01       	movw	r26, r24
   134ba:	cb 01       	movw	r24, r22
   134bc:	8c a3       	std	Y+36, r24	; 0x24
				uint8_t p2y = p1y;
   134be:	8b a1       	ldd	r24, Y+35	; 0x23
   134c0:	8d a3       	std	Y+37, r24	; 0x25
				uint8_t p3x = p2x;
   134c2:	8c a1       	ldd	r24, Y+36	; 0x24
   134c4:	8e a3       	std	Y+38, r24	; 0x26
				uint8_t p3y = p2y + (l_twi1_gyro_2_mag_z_norm * 25);
   134c6:	8d a1       	ldd	r24, Y+37	; 0x25
   134c8:	88 2f       	mov	r24, r24
   134ca:	90 e0       	ldi	r25, 0x00	; 0
   134cc:	09 2e       	mov	r0, r25
   134ce:	00 0c       	add	r0, r0
   134d0:	aa 0b       	sbc	r26, r26
   134d2:	bb 0b       	sbc	r27, r27
   134d4:	bc 01       	movw	r22, r24
   134d6:	cd 01       	movw	r24, r26
   134d8:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   134dc:	6b 01       	movw	r12, r22
   134de:	7c 01       	movw	r14, r24
   134e0:	20 e0       	ldi	r18, 0x00	; 0
   134e2:	30 e0       	ldi	r19, 0x00	; 0
   134e4:	48 ec       	ldi	r20, 0xC8	; 200
   134e6:	51 e4       	ldi	r21, 0x41	; 65
   134e8:	6e 8d       	ldd	r22, Y+30	; 0x1e
   134ea:	7f 8d       	ldd	r23, Y+31	; 0x1f
   134ec:	88 a1       	ldd	r24, Y+32	; 0x20
   134ee:	99 a1       	ldd	r25, Y+33	; 0x21
   134f0:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   134f4:	dc 01       	movw	r26, r24
   134f6:	cb 01       	movw	r24, r22
   134f8:	9c 01       	movw	r18, r24
   134fa:	ad 01       	movw	r20, r26
   134fc:	c7 01       	movw	r24, r14
   134fe:	b6 01       	movw	r22, r12
   13500:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
   13504:	dc 01       	movw	r26, r24
   13506:	cb 01       	movw	r24, r22
   13508:	bc 01       	movw	r22, r24
   1350a:	cd 01       	movw	r24, r26
   1350c:	0f 94 66 27 	call	0x24ecc	; 0x24ecc <__fixunssfsi>
   13510:	dc 01       	movw	r26, r24
   13512:	cb 01       	movw	r24, r22
   13514:	8f a3       	std	Y+39, r24	; 0x27

				// Saturation at 100T
				if (l_length > 100000.f) {
   13516:	20 e0       	ldi	r18, 0x00	; 0
   13518:	30 e5       	ldi	r19, 0x50	; 80
   1351a:	43 ec       	ldi	r20, 0xC3	; 195
   1351c:	57 e4       	ldi	r21, 0x47	; 71
   1351e:	69 81       	ldd	r22, Y+1	; 0x01
   13520:	7a 81       	ldd	r23, Y+2	; 0x02
   13522:	8b 81       	ldd	r24, Y+3	; 0x03
   13524:	9c 81       	ldd	r25, Y+4	; 0x04
   13526:	0f 94 cb 28 	call	0x25196	; 0x25196 <__gesf2>
   1352a:	18 16       	cp	r1, r24
   1352c:	44 f4       	brge	.+16     	; 0x1353e <task_twi2_lcd__gyro_gfxmag+0x4ea>
					l_length = 100000.f;
   1352e:	80 e0       	ldi	r24, 0x00	; 0
   13530:	90 e5       	ldi	r25, 0x50	; 80
   13532:	a3 ec       	ldi	r26, 0xC3	; 195
   13534:	b7 e4       	ldi	r27, 0x47	; 71
   13536:	89 83       	std	Y+1, r24	; 0x01
   13538:	9a 83       	std	Y+2, r25	; 0x02
   1353a:	ab 83       	std	Y+3, r26	; 0x03
   1353c:	bc 83       	std	Y+4, r27	; 0x04
				}

				task_twi2_lcd_circ(plot_intensity_center_x,		plot_intensity_center_y,	2, false, 1);
   1353e:	01 e0       	ldi	r16, 0x01	; 1
   13540:	20 e0       	ldi	r18, 0x00	; 0
   13542:	42 e0       	ldi	r20, 0x02	; 2
   13544:	6e 81       	ldd	r22, Y+6	; 0x06
   13546:	8d 81       	ldd	r24, Y+5	; 0x05
   13548:	0e 94 53 8c 	call	0x118a6	; 0x118a6 <task_twi2_lcd_circ>
				task_twi2_lcd_rect(plot_intensity_center_x - 1,	plot_intensity_center_y - l_length / 3000.f, 3, l_length / 3000.f, true, 1);
   1354c:	20 e0       	ldi	r18, 0x00	; 0
   1354e:	30 e8       	ldi	r19, 0x80	; 128
   13550:	4b e3       	ldi	r20, 0x3B	; 59
   13552:	55 e4       	ldi	r21, 0x45	; 69
   13554:	69 81       	ldd	r22, Y+1	; 0x01
   13556:	7a 81       	ldd	r23, Y+2	; 0x02
   13558:	8b 81       	ldd	r24, Y+3	; 0x03
   1355a:	9c 81       	ldd	r25, Y+4	; 0x04
   1355c:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   13560:	dc 01       	movw	r26, r24
   13562:	cb 01       	movw	r24, r22
   13564:	bc 01       	movw	r22, r24
   13566:	cd 01       	movw	r24, r26
   13568:	0f 94 66 27 	call	0x24ecc	; 0x24ecc <__fixunssfsi>
   1356c:	dc 01       	movw	r26, r24
   1356e:	cb 01       	movw	r24, r22
   13570:	18 2f       	mov	r17, r24
   13572:	8e 81       	ldd	r24, Y+6	; 0x06
   13574:	88 2f       	mov	r24, r24
   13576:	90 e0       	ldi	r25, 0x00	; 0
   13578:	09 2e       	mov	r0, r25
   1357a:	00 0c       	add	r0, r0
   1357c:	aa 0b       	sbc	r26, r26
   1357e:	bb 0b       	sbc	r27, r27
   13580:	bc 01       	movw	r22, r24
   13582:	cd 01       	movw	r24, r26
   13584:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   13588:	6b 01       	movw	r12, r22
   1358a:	7c 01       	movw	r14, r24
   1358c:	20 e0       	ldi	r18, 0x00	; 0
   1358e:	30 e8       	ldi	r19, 0x80	; 128
   13590:	4b e3       	ldi	r20, 0x3B	; 59
   13592:	55 e4       	ldi	r21, 0x45	; 69
   13594:	69 81       	ldd	r22, Y+1	; 0x01
   13596:	7a 81       	ldd	r23, Y+2	; 0x02
   13598:	8b 81       	ldd	r24, Y+3	; 0x03
   1359a:	9c 81       	ldd	r25, Y+4	; 0x04
   1359c:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   135a0:	dc 01       	movw	r26, r24
   135a2:	cb 01       	movw	r24, r22
   135a4:	9c 01       	movw	r18, r24
   135a6:	ad 01       	movw	r20, r26
   135a8:	c7 01       	movw	r24, r14
   135aa:	b6 01       	movw	r22, r12
   135ac:	0f 94 53 26 	call	0x24ca6	; 0x24ca6 <__subsf3>
   135b0:	dc 01       	movw	r26, r24
   135b2:	cb 01       	movw	r24, r22
   135b4:	bc 01       	movw	r22, r24
   135b6:	cd 01       	movw	r24, r26
   135b8:	0f 94 66 27 	call	0x24ecc	; 0x24ecc <__fixunssfsi>
   135bc:	dc 01       	movw	r26, r24
   135be:	cb 01       	movw	r24, r22
   135c0:	98 2f       	mov	r25, r24
   135c2:	8d 81       	ldd	r24, Y+5	; 0x05
   135c4:	81 50       	subi	r24, 0x01	; 1
   135c6:	ee 24       	eor	r14, r14
   135c8:	e3 94       	inc	r14
   135ca:	01 e0       	ldi	r16, 0x01	; 1
   135cc:	21 2f       	mov	r18, r17
   135ce:	43 e0       	ldi	r20, 0x03	; 3
   135d0:	69 2f       	mov	r22, r25
   135d2:	0e 94 8c 8b 	call	0x11718	; 0x11718 <task_twi2_lcd_rect>
				task_twi2_lcd_line(plot_mag_center_x,			plot_mag_center_y,			plot_mag_center_x + p1x, plot_mag_center_y + p1y, 1);
   135d6:	98 85       	ldd	r25, Y+8	; 0x08
   135d8:	8b a1       	ldd	r24, Y+35	; 0x23
   135da:	29 2f       	mov	r18, r25
   135dc:	28 0f       	add	r18, r24
   135de:	9f 81       	ldd	r25, Y+7	; 0x07
   135e0:	8a a1       	ldd	r24, Y+34	; 0x22
   135e2:	89 0f       	add	r24, r25
   135e4:	01 e0       	ldi	r16, 0x01	; 1
   135e6:	48 2f       	mov	r20, r24
   135e8:	68 85       	ldd	r22, Y+8	; 0x08
   135ea:	8f 81       	ldd	r24, Y+7	; 0x07
   135ec:	0e 94 ca 8a 	call	0x11594	; 0x11594 <task_twi2_lcd_line>
				task_twi2_lcd_line(plot_mag_center_x + p1x,		plot_mag_center_y + p1y,	plot_mag_center_x + p2x, plot_mag_center_y + p2y, 1);
   135f0:	98 85       	ldd	r25, Y+8	; 0x08
   135f2:	8d a1       	ldd	r24, Y+37	; 0x25
   135f4:	29 2f       	mov	r18, r25
   135f6:	28 0f       	add	r18, r24
   135f8:	9f 81       	ldd	r25, Y+7	; 0x07
   135fa:	8c a1       	ldd	r24, Y+36	; 0x24
   135fc:	49 2f       	mov	r20, r25
   135fe:	48 0f       	add	r20, r24
   13600:	98 85       	ldd	r25, Y+8	; 0x08
   13602:	8b a1       	ldd	r24, Y+35	; 0x23
   13604:	39 2f       	mov	r19, r25
   13606:	38 0f       	add	r19, r24
   13608:	9f 81       	ldd	r25, Y+7	; 0x07
   1360a:	8a a1       	ldd	r24, Y+34	; 0x22
   1360c:	89 0f       	add	r24, r25
   1360e:	01 e0       	ldi	r16, 0x01	; 1
   13610:	63 2f       	mov	r22, r19
   13612:	0e 94 ca 8a 	call	0x11594	; 0x11594 <task_twi2_lcd_line>
				task_twi2_lcd_line(plot_mag_center_x + p2x,		plot_mag_center_y + p2y,	plot_mag_center_x + p3x, plot_mag_center_y + p3y, 1);
   13616:	98 85       	ldd	r25, Y+8	; 0x08
   13618:	8f a1       	ldd	r24, Y+39	; 0x27
   1361a:	29 2f       	mov	r18, r25
   1361c:	28 0f       	add	r18, r24
   1361e:	9f 81       	ldd	r25, Y+7	; 0x07
   13620:	8e a1       	ldd	r24, Y+38	; 0x26
   13622:	49 2f       	mov	r20, r25
   13624:	48 0f       	add	r20, r24
   13626:	98 85       	ldd	r25, Y+8	; 0x08
   13628:	8d a1       	ldd	r24, Y+37	; 0x25
   1362a:	39 2f       	mov	r19, r25
   1362c:	38 0f       	add	r19, r24
   1362e:	9f 81       	ldd	r25, Y+7	; 0x07
   13630:	8c a1       	ldd	r24, Y+36	; 0x24
   13632:	89 0f       	add	r24, r25
   13634:	01 e0       	ldi	r16, 0x01	; 1
   13636:	63 2f       	mov	r22, r19
   13638:	0e 94 ca 8a 	call	0x11594	; 0x11594 <task_twi2_lcd_line>

				/* Store new set */
				s_length = l_length;
   1363c:	89 81       	ldd	r24, Y+1	; 0x01
   1363e:	9a 81       	ldd	r25, Y+2	; 0x02
   13640:	ab 81       	ldd	r26, Y+3	; 0x03
   13642:	bc 81       	ldd	r27, Y+4	; 0x04
   13644:	80 93 57 24 	sts	0x2457, r24	; 0x802457 <s_length.8527>
   13648:	90 93 58 24 	sts	0x2458, r25	; 0x802458 <s_length.8527+0x1>
   1364c:	a0 93 59 24 	sts	0x2459, r26	; 0x802459 <s_length.8527+0x2>
   13650:	b0 93 5a 24 	sts	0x245A, r27	; 0x80245a <s_length.8527+0x3>
				s_p1x = p1x;
   13654:	8a a1       	ldd	r24, Y+34	; 0x22
   13656:	80 93 5c 24 	sts	0x245C, r24	; 0x80245c <s_p1x.8528>
				s_p1y = p1y;
   1365a:	8b a1       	ldd	r24, Y+35	; 0x23
   1365c:	80 93 5b 24 	sts	0x245B, r24	; 0x80245b <s_p1y.8529>
				s_p2x = p2x;
   13660:	8c a1       	ldd	r24, Y+36	; 0x24
   13662:	80 93 5e 24 	sts	0x245E, r24	; 0x80245e <s_p2x.8530>
				s_p2y = p2y;
   13666:	8d a1       	ldd	r24, Y+37	; 0x25
   13668:	80 93 5d 24 	sts	0x245D, r24	; 0x80245d <s_p2y.8531>
				s_p3x = p3x;
   1366c:	8e a1       	ldd	r24, Y+38	; 0x26
   1366e:	80 93 60 24 	sts	0x2460, r24	; 0x802460 <s_p3x.8532>
				s_p3y = p3y;
   13672:	8f a1       	ldd	r24, Y+39	; 0x27
   13674:	80 93 5f 24 	sts	0x245F, r24	; 0x80245f <s_p3y.8533>
			}
		}
	}
}
   13678:	00 00       	nop
   1367a:	a7 96       	adiw	r28, 0x27	; 39
   1367c:	cd bf       	out	0x3d, r28	; 61
   1367e:	de bf       	out	0x3e, r29	; 62
   13680:	df 91       	pop	r29
   13682:	cf 91       	pop	r28
   13684:	1f 91       	pop	r17
   13686:	0f 91       	pop	r16
   13688:	ff 90       	pop	r15
   1368a:	ef 90       	pop	r14
   1368c:	df 90       	pop	r13
   1368e:	cf 90       	pop	r12
   13690:	08 95       	ret

00013692 <task_twi2_lcd__gyro_gfxaccel>:

void task_twi2_lcd__gyro_gfxaccel(void)
{
   13692:	0f 93       	push	r16
   13694:	cf 93       	push	r28
   13696:	df 93       	push	r29
   13698:	cd b7       	in	r28, 0x3d	; 61
   1369a:	de b7       	in	r29, 0x3e	; 62
   1369c:	65 97       	sbiw	r28, 0x15	; 21
   1369e:	cd bf       	out	0x3d, r28	; 61
   136a0:	de bf       	out	0x3e, r29	; 62
	const uint8_t plot_accel_center_x = 210;
   136a2:	82 ed       	ldi	r24, 0xD2	; 210
   136a4:	8d 83       	std	Y+5, r24	; 0x05
	const uint8_t plot_accel_center_y =  40;
   136a6:	88 e2       	ldi	r24, 0x28	; 40
   136a8:	8e 83       	std	Y+6, r24	; 0x06
	static int8_t s_p2x = 0;
	static int8_t s_p2y = 0;
	static int8_t s_p3x = 0;
	static int8_t s_p3y = 0;

	if (twi2_waitUntilReady(false)) {
   136aa:	80 e0       	ldi	r24, 0x00	; 0
   136ac:	0e 94 1c 63 	call	0xc638	; 0xc638 <twi2_waitUntilReady>
   136b0:	88 23       	and	r24, r24
   136b2:	09 f4       	brne	.+2      	; 0x136b6 <task_twi2_lcd__gyro_gfxaccel+0x24>
   136b4:	54 c1       	rjmp	.+680    	; 0x1395e <task_twi2_lcd__gyro_gfxaccel+0x2cc>
		int16_t l_twi1_gyro_1_accel_z_mg;
		int16_t l_backlight_mode_pwm;

		/* Get up-to-date global data */
		{
			irqflags_t flags = cpu_irq_save();
   136b6:	0e 94 2d 5e 	call	0xbc5a	; 0xbc5a <cpu_irq_save>
   136ba:	8f 83       	std	Y+7, r24	; 0x07
			l_twi1_gyro_1_accel_x_mg	= g_twi1_gyro_1_accel_x_mg;
   136bc:	80 91 e6 29 	lds	r24, 0x29E6	; 0x8029e6 <g_twi1_gyro_1_accel_x_mg>
   136c0:	90 91 e7 29 	lds	r25, 0x29E7	; 0x8029e7 <g_twi1_gyro_1_accel_x_mg+0x1>
   136c4:	88 87       	std	Y+8, r24	; 0x08
   136c6:	99 87       	std	Y+9, r25	; 0x09
			l_twi1_gyro_1_accel_y_mg	= g_twi1_gyro_1_accel_y_mg;
   136c8:	80 91 e8 29 	lds	r24, 0x29E8	; 0x8029e8 <g_twi1_gyro_1_accel_y_mg>
   136cc:	90 91 e9 29 	lds	r25, 0x29E9	; 0x8029e9 <g_twi1_gyro_1_accel_y_mg+0x1>
   136d0:	8a 87       	std	Y+10, r24	; 0x0a
   136d2:	9b 87       	std	Y+11, r25	; 0x0b
			l_twi1_gyro_1_accel_z_mg	= g_twi1_gyro_1_accel_z_mg;
   136d4:	80 91 ea 29 	lds	r24, 0x29EA	; 0x8029ea <g_twi1_gyro_1_accel_z_mg>
   136d8:	90 91 eb 29 	lds	r25, 0x29EB	; 0x8029eb <g_twi1_gyro_1_accel_z_mg+0x1>
   136dc:	8c 87       	std	Y+12, r24	; 0x0c
   136de:	9d 87       	std	Y+13, r25	; 0x0d
			l_backlight_mode_pwm		= g_backlight_mode_pwm;
   136e0:	80 91 13 26 	lds	r24, 0x2613	; 0x802613 <g_backlight_mode_pwm>
   136e4:	90 91 14 26 	lds	r25, 0x2614	; 0x802614 <g_backlight_mode_pwm+0x1>
   136e8:	8e 87       	std	Y+14, r24	; 0x0e
   136ea:	9f 87       	std	Y+15, r25	; 0x0f
			cpu_irq_restore(flags);
   136ec:	8f 81       	ldd	r24, Y+7	; 0x07
   136ee:	0e 94 3d 5e 	call	0xbc7a	; 0xbc7a <cpu_irq_restore>
		}

		if ((s_twi1_gyro_1_accel_x_mg != l_twi1_gyro_1_accel_x_mg) || (s_twi1_gyro_1_accel_y_mg != l_twi1_gyro_1_accel_y_mg) || (s_twi1_gyro_1_accel_z_mg != l_twi1_gyro_1_accel_z_mg)) {
   136f2:	20 91 61 24 	lds	r18, 0x2461	; 0x802461 <s_twi1_gyro_1_accel_x_mg.8553>
   136f6:	30 91 62 24 	lds	r19, 0x2462	; 0x802462 <s_twi1_gyro_1_accel_x_mg.8553+0x1>
   136fa:	88 85       	ldd	r24, Y+8	; 0x08
   136fc:	99 85       	ldd	r25, Y+9	; 0x09
   136fe:	28 17       	cp	r18, r24
   13700:	39 07       	cpc	r19, r25
   13702:	99 f4       	brne	.+38     	; 0x1372a <task_twi2_lcd__gyro_gfxaccel+0x98>
   13704:	20 91 63 24 	lds	r18, 0x2463	; 0x802463 <s_twi1_gyro_1_accel_y_mg.8554>
   13708:	30 91 64 24 	lds	r19, 0x2464	; 0x802464 <s_twi1_gyro_1_accel_y_mg.8554+0x1>
   1370c:	8a 85       	ldd	r24, Y+10	; 0x0a
   1370e:	9b 85       	ldd	r25, Y+11	; 0x0b
   13710:	28 17       	cp	r18, r24
   13712:	39 07       	cpc	r19, r25
   13714:	51 f4       	brne	.+20     	; 0x1372a <task_twi2_lcd__gyro_gfxaccel+0x98>
   13716:	20 91 65 24 	lds	r18, 0x2465	; 0x802465 <s_twi1_gyro_1_accel_z_mg.8555>
   1371a:	30 91 66 24 	lds	r19, 0x2466	; 0x802466 <s_twi1_gyro_1_accel_z_mg.8555+0x1>
   1371e:	8c 85       	ldd	r24, Y+12	; 0x0c
   13720:	9d 85       	ldd	r25, Y+13	; 0x0d
   13722:	28 17       	cp	r18, r24
   13724:	39 07       	cpc	r19, r25
   13726:	09 f4       	brne	.+2      	; 0x1372a <task_twi2_lcd__gyro_gfxaccel+0x98>
   13728:	1a c1       	rjmp	.+564    	; 0x1395e <task_twi2_lcd__gyro_gfxaccel+0x2cc>
			s_twi1_gyro_1_accel_x_mg = l_twi1_gyro_1_accel_x_mg;
   1372a:	88 85       	ldd	r24, Y+8	; 0x08
   1372c:	99 85       	ldd	r25, Y+9	; 0x09
   1372e:	80 93 61 24 	sts	0x2461, r24	; 0x802461 <s_twi1_gyro_1_accel_x_mg.8553>
   13732:	90 93 62 24 	sts	0x2462, r25	; 0x802462 <s_twi1_gyro_1_accel_x_mg.8553+0x1>
			s_twi1_gyro_1_accel_y_mg = l_twi1_gyro_1_accel_y_mg;
   13736:	8a 85       	ldd	r24, Y+10	; 0x0a
   13738:	9b 85       	ldd	r25, Y+11	; 0x0b
   1373a:	80 93 63 24 	sts	0x2463, r24	; 0x802463 <s_twi1_gyro_1_accel_y_mg.8554>
   1373e:	90 93 64 24 	sts	0x2464, r25	; 0x802464 <s_twi1_gyro_1_accel_y_mg.8554+0x1>
			s_twi1_gyro_1_accel_z_mg = l_twi1_gyro_1_accel_z_mg;
   13742:	8c 85       	ldd	r24, Y+12	; 0x0c
   13744:	9d 85       	ldd	r25, Y+13	; 0x0d
   13746:	80 93 65 24 	sts	0x2465, r24	; 0x802465 <s_twi1_gyro_1_accel_z_mg.8555>
   1374a:	90 93 66 24 	sts	0x2466, r25	; 0x802466 <s_twi1_gyro_1_accel_z_mg.8555+0x1>

			/* Removing old lines first */
			{
				task_twi2_lcd_line(plot_accel_center_x,			plot_accel_center_y,			plot_accel_center_x + s_p1x, plot_accel_center_y + s_p1y, 0);
   1374e:	80 91 67 24 	lds	r24, 0x2467	; 0x802467 <s_p1y.8557>
   13752:	98 2f       	mov	r25, r24
   13754:	8e 81       	ldd	r24, Y+6	; 0x06
   13756:	98 0f       	add	r25, r24
   13758:	80 91 68 24 	lds	r24, 0x2468	; 0x802468 <s_p1x.8556>
   1375c:	28 2f       	mov	r18, r24
   1375e:	8d 81       	ldd	r24, Y+5	; 0x05
   13760:	82 0f       	add	r24, r18
   13762:	00 e0       	ldi	r16, 0x00	; 0
   13764:	29 2f       	mov	r18, r25
   13766:	48 2f       	mov	r20, r24
   13768:	6e 81       	ldd	r22, Y+6	; 0x06
   1376a:	8d 81       	ldd	r24, Y+5	; 0x05
   1376c:	0e 94 ca 8a 	call	0x11594	; 0x11594 <task_twi2_lcd_line>
				task_twi2_lcd_line(plot_accel_center_x + s_p1x,	plot_accel_center_y + s_p1y,	plot_accel_center_x + s_p2x, plot_accel_center_y + s_p2y, 0);
   13770:	80 91 69 24 	lds	r24, 0x2469	; 0x802469 <s_p2y.8559>
   13774:	98 2f       	mov	r25, r24
   13776:	8e 81       	ldd	r24, Y+6	; 0x06
   13778:	29 2f       	mov	r18, r25
   1377a:	28 0f       	add	r18, r24
   1377c:	80 91 6a 24 	lds	r24, 0x246A	; 0x80246a <s_p2x.8558>
   13780:	98 2f       	mov	r25, r24
   13782:	8d 81       	ldd	r24, Y+5	; 0x05
   13784:	39 2f       	mov	r19, r25
   13786:	38 0f       	add	r19, r24
   13788:	80 91 67 24 	lds	r24, 0x2467	; 0x802467 <s_p1y.8557>
   1378c:	98 2f       	mov	r25, r24
   1378e:	8e 81       	ldd	r24, Y+6	; 0x06
   13790:	98 0f       	add	r25, r24
   13792:	80 91 68 24 	lds	r24, 0x2468	; 0x802468 <s_p1x.8556>
   13796:	48 2f       	mov	r20, r24
   13798:	8d 81       	ldd	r24, Y+5	; 0x05
   1379a:	84 0f       	add	r24, r20
   1379c:	00 e0       	ldi	r16, 0x00	; 0
   1379e:	43 2f       	mov	r20, r19
   137a0:	69 2f       	mov	r22, r25
   137a2:	0e 94 ca 8a 	call	0x11594	; 0x11594 <task_twi2_lcd_line>
				task_twi2_lcd_line(plot_accel_center_x + s_p2x,	plot_accel_center_y + s_p2y,	plot_accel_center_x + s_p3x, plot_accel_center_y + s_p3y, 0);
   137a6:	80 91 6b 24 	lds	r24, 0x246B	; 0x80246b <s_p3y.8561>
   137aa:	98 2f       	mov	r25, r24
   137ac:	8e 81       	ldd	r24, Y+6	; 0x06
   137ae:	29 2f       	mov	r18, r25
   137b0:	28 0f       	add	r18, r24
   137b2:	80 91 6c 24 	lds	r24, 0x246C	; 0x80246c <s_p3x.8560>
   137b6:	98 2f       	mov	r25, r24
   137b8:	8d 81       	ldd	r24, Y+5	; 0x05
   137ba:	39 2f       	mov	r19, r25
   137bc:	38 0f       	add	r19, r24
   137be:	80 91 69 24 	lds	r24, 0x2469	; 0x802469 <s_p2y.8559>
   137c2:	98 2f       	mov	r25, r24
   137c4:	8e 81       	ldd	r24, Y+6	; 0x06
   137c6:	98 0f       	add	r25, r24
   137c8:	80 91 6a 24 	lds	r24, 0x246A	; 0x80246a <s_p2x.8558>
   137cc:	48 2f       	mov	r20, r24
   137ce:	8d 81       	ldd	r24, Y+5	; 0x05
   137d0:	84 0f       	add	r24, r20
   137d2:	00 e0       	ldi	r16, 0x00	; 0
   137d4:	43 2f       	mov	r20, r19
   137d6:	69 2f       	mov	r22, r25
   137d8:	0e 94 ca 8a 	call	0x11594	; 0x11594 <task_twi2_lcd_line>
			}

			/* Center point */
			task_twi2_lcd_circ(plot_accel_center_x, plot_accel_center_y, 1, true, 1);
   137dc:	01 e0       	ldi	r16, 0x01	; 1
   137de:	21 e0       	ldi	r18, 0x01	; 1
   137e0:	41 e0       	ldi	r20, 0x01	; 1
   137e2:	6e 81       	ldd	r22, Y+6	; 0x06
   137e4:	8d 81       	ldd	r24, Y+5	; 0x05
   137e6:	0e 94 53 8c 	call	0x118a6	; 0x118a6 <task_twi2_lcd_circ>

			/* Draw new lines */
			{
				uint8_t p1x =      -(l_twi1_gyro_1_accel_y_mg / 80);
   137ea:	8a 85       	ldd	r24, Y+10	; 0x0a
   137ec:	9b 85       	ldd	r25, Y+11	; 0x0b
   137ee:	20 e5       	ldi	r18, 0x50	; 80
   137f0:	30 e0       	ldi	r19, 0x00	; 0
   137f2:	b9 01       	movw	r22, r18
   137f4:	0f 94 9e 2e 	call	0x25d3c	; 0x25d3c <__divmodhi4>
   137f8:	cb 01       	movw	r24, r22
   137fa:	81 95       	neg	r24
   137fc:	88 8b       	std	Y+16, r24	; 0x10
				uint8_t p1y =       (l_twi1_gyro_1_accel_y_mg / 80);
   137fe:	8a 85       	ldd	r24, Y+10	; 0x0a
   13800:	9b 85       	ldd	r25, Y+11	; 0x0b
   13802:	20 e5       	ldi	r18, 0x50	; 80
   13804:	30 e0       	ldi	r19, 0x00	; 0
   13806:	b9 01       	movw	r22, r18
   13808:	0f 94 9e 2e 	call	0x25d3c	; 0x25d3c <__divmodhi4>
   1380c:	cb 01       	movw	r24, r22
   1380e:	89 8b       	std	Y+17, r24	; 0x11
				uint8_t p2x = p1x - (l_twi1_gyro_1_accel_x_mg / 40);
   13810:	88 85       	ldd	r24, Y+8	; 0x08
   13812:	99 85       	ldd	r25, Y+9	; 0x09
   13814:	28 e2       	ldi	r18, 0x28	; 40
   13816:	30 e0       	ldi	r19, 0x00	; 0
   13818:	b9 01       	movw	r22, r18
   1381a:	0f 94 9e 2e 	call	0x25d3c	; 0x25d3c <__divmodhi4>
   1381e:	cb 01       	movw	r24, r22
   13820:	98 2f       	mov	r25, r24
   13822:	88 89       	ldd	r24, Y+16	; 0x10
   13824:	89 1b       	sub	r24, r25
   13826:	8a 8b       	std	Y+18, r24	; 0x12
				uint8_t p2y = p1y;
   13828:	89 89       	ldd	r24, Y+17	; 0x11
   1382a:	8b 8b       	std	Y+19, r24	; 0x13
				uint8_t p3x = p2x;
   1382c:	8a 89       	ldd	r24, Y+18	; 0x12
   1382e:	8c 8b       	std	Y+20, r24	; 0x14
				uint8_t p3y = p2y + (l_twi1_gyro_1_accel_z_mg / 40);
   13830:	8c 85       	ldd	r24, Y+12	; 0x0c
   13832:	9d 85       	ldd	r25, Y+13	; 0x0d
   13834:	28 e2       	ldi	r18, 0x28	; 40
   13836:	30 e0       	ldi	r19, 0x00	; 0
   13838:	b9 01       	movw	r22, r18
   1383a:	0f 94 9e 2e 	call	0x25d3c	; 0x25d3c <__divmodhi4>
   1383e:	cb 01       	movw	r24, r22
   13840:	98 2f       	mov	r25, r24
   13842:	8b 89       	ldd	r24, Y+19	; 0x13
   13844:	89 0f       	add	r24, r25
   13846:	8d 8b       	std	Y+21, r24	; 0x15

				task_twi2_lcd_line(plot_accel_center_x,			plot_accel_center_y,		plot_accel_center_x + p1x, plot_accel_center_y + p1y, 1);
   13848:	9e 81       	ldd	r25, Y+6	; 0x06
   1384a:	89 89       	ldd	r24, Y+17	; 0x11
   1384c:	29 2f       	mov	r18, r25
   1384e:	28 0f       	add	r18, r24
   13850:	9d 81       	ldd	r25, Y+5	; 0x05
   13852:	88 89       	ldd	r24, Y+16	; 0x10
   13854:	89 0f       	add	r24, r25
   13856:	01 e0       	ldi	r16, 0x01	; 1
   13858:	48 2f       	mov	r20, r24
   1385a:	6e 81       	ldd	r22, Y+6	; 0x06
   1385c:	8d 81       	ldd	r24, Y+5	; 0x05
   1385e:	0e 94 ca 8a 	call	0x11594	; 0x11594 <task_twi2_lcd_line>
				task_twi2_lcd_line(plot_accel_center_x + p1x,	plot_accel_center_y + p1y,	plot_accel_center_x + p2x, plot_accel_center_y + p2y, 1);
   13862:	9e 81       	ldd	r25, Y+6	; 0x06
   13864:	8b 89       	ldd	r24, Y+19	; 0x13
   13866:	29 2f       	mov	r18, r25
   13868:	28 0f       	add	r18, r24
   1386a:	9d 81       	ldd	r25, Y+5	; 0x05
   1386c:	8a 89       	ldd	r24, Y+18	; 0x12
   1386e:	49 2f       	mov	r20, r25
   13870:	48 0f       	add	r20, r24
   13872:	9e 81       	ldd	r25, Y+6	; 0x06
   13874:	89 89       	ldd	r24, Y+17	; 0x11
   13876:	39 2f       	mov	r19, r25
   13878:	38 0f       	add	r19, r24
   1387a:	9d 81       	ldd	r25, Y+5	; 0x05
   1387c:	88 89       	ldd	r24, Y+16	; 0x10
   1387e:	89 0f       	add	r24, r25
   13880:	01 e0       	ldi	r16, 0x01	; 1
   13882:	63 2f       	mov	r22, r19
   13884:	0e 94 ca 8a 	call	0x11594	; 0x11594 <task_twi2_lcd_line>
				task_twi2_lcd_line(plot_accel_center_x + p2x,	plot_accel_center_y + p2y,	plot_accel_center_x + p3x, plot_accel_center_y + p3y, 1);
   13888:	9e 81       	ldd	r25, Y+6	; 0x06
   1388a:	8d 89       	ldd	r24, Y+21	; 0x15
   1388c:	29 2f       	mov	r18, r25
   1388e:	28 0f       	add	r18, r24
   13890:	9d 81       	ldd	r25, Y+5	; 0x05
   13892:	8c 89       	ldd	r24, Y+20	; 0x14
   13894:	49 2f       	mov	r20, r25
   13896:	48 0f       	add	r20, r24
   13898:	9e 81       	ldd	r25, Y+6	; 0x06
   1389a:	8b 89       	ldd	r24, Y+19	; 0x13
   1389c:	39 2f       	mov	r19, r25
   1389e:	38 0f       	add	r19, r24
   138a0:	9d 81       	ldd	r25, Y+5	; 0x05
   138a2:	8a 89       	ldd	r24, Y+18	; 0x12
   138a4:	89 0f       	add	r24, r25
   138a6:	01 e0       	ldi	r16, 0x01	; 1
   138a8:	63 2f       	mov	r22, r19
   138aa:	0e 94 ca 8a 	call	0x11594	; 0x11594 <task_twi2_lcd_line>

				/* Store new set */
				s_p1x = p1x;
   138ae:	88 89       	ldd	r24, Y+16	; 0x10
   138b0:	80 93 68 24 	sts	0x2468, r24	; 0x802468 <s_p1x.8556>
				s_p1y = p1y;
   138b4:	89 89       	ldd	r24, Y+17	; 0x11
   138b6:	80 93 67 24 	sts	0x2467, r24	; 0x802467 <s_p1y.8557>
				s_p2x = p2x;
   138ba:	8a 89       	ldd	r24, Y+18	; 0x12
   138bc:	80 93 6a 24 	sts	0x246A, r24	; 0x80246a <s_p2x.8558>
				s_p2y = p2y;
   138c0:	8b 89       	ldd	r24, Y+19	; 0x13
   138c2:	80 93 69 24 	sts	0x2469, r24	; 0x802469 <s_p2y.8559>
				s_p3x = p3x;
   138c6:	8c 89       	ldd	r24, Y+20	; 0x14
   138c8:	80 93 6c 24 	sts	0x246C, r24	; 0x80246c <s_p3x.8560>
				s_p3y = p3y;
   138cc:	8d 89       	ldd	r24, Y+21	; 0x15
   138ce:	80 93 6b 24 	sts	0x246B, r24	; 0x80246b <s_p3y.8561>
			}

			/* Calculate the luminance (sunshine on the surface) */
			if (l_backlight_mode_pwm == -2) {
   138d2:	8e 85       	ldd	r24, Y+14	; 0x0e
   138d4:	9f 85       	ldd	r25, Y+15	; 0x0f
   138d6:	02 96       	adiw	r24, 0x02	; 2
   138d8:	09 f0       	breq	.+2      	; 0x138dc <task_twi2_lcd__gyro_gfxaccel+0x24a>
   138da:	41 c0       	rjmp	.+130    	; 0x1395e <task_twi2_lcd__gyro_gfxaccel+0x2cc>
				int32_t lum = 1000 + l_twi1_gyro_1_accel_z_mg;
   138dc:	8c 85       	ldd	r24, Y+12	; 0x0c
   138de:	9d 85       	ldd	r25, Y+13	; 0x0d
   138e0:	88 51       	subi	r24, 0x18	; 24
   138e2:	9c 4f       	sbci	r25, 0xFC	; 252
   138e4:	09 2e       	mov	r0, r25
   138e6:	00 0c       	add	r0, r0
   138e8:	aa 0b       	sbc	r26, r26
   138ea:	bb 0b       	sbc	r27, r27
   138ec:	89 83       	std	Y+1, r24	; 0x01
   138ee:	9a 83       	std	Y+2, r25	; 0x02
   138f0:	ab 83       	std	Y+3, r26	; 0x03
   138f2:	bc 83       	std	Y+4, r27	; 0x04
				if (lum < 0) {
   138f4:	89 81       	ldd	r24, Y+1	; 0x01
   138f6:	9a 81       	ldd	r25, Y+2	; 0x02
   138f8:	ab 81       	ldd	r26, Y+3	; 0x03
   138fa:	bc 81       	ldd	r27, Y+4	; 0x04
   138fc:	bb 23       	and	r27, r27
   138fe:	2c f4       	brge	.+10     	; 0x1390a <task_twi2_lcd__gyro_gfxaccel+0x278>
					lum = 0;
   13900:	19 82       	std	Y+1, r1	; 0x01
   13902:	1a 82       	std	Y+2, r1	; 0x02
   13904:	1b 82       	std	Y+3, r1	; 0x03
   13906:	1c 82       	std	Y+4, r1	; 0x04
   13908:	11 c0       	rjmp	.+34     	; 0x1392c <task_twi2_lcd__gyro_gfxaccel+0x29a>
				} else if (lum > 2000) {
   1390a:	89 81       	ldd	r24, Y+1	; 0x01
   1390c:	9a 81       	ldd	r25, Y+2	; 0x02
   1390e:	ab 81       	ldd	r26, Y+3	; 0x03
   13910:	bc 81       	ldd	r27, Y+4	; 0x04
   13912:	81 3d       	cpi	r24, 0xD1	; 209
   13914:	97 40       	sbci	r25, 0x07	; 7
   13916:	a1 05       	cpc	r26, r1
   13918:	b1 05       	cpc	r27, r1
   1391a:	44 f0       	brlt	.+16     	; 0x1392c <task_twi2_lcd__gyro_gfxaccel+0x29a>
					lum = 2000;
   1391c:	80 ed       	ldi	r24, 0xD0	; 208
   1391e:	97 e0       	ldi	r25, 0x07	; 7
   13920:	a0 e0       	ldi	r26, 0x00	; 0
   13922:	b0 e0       	ldi	r27, 0x00	; 0
   13924:	89 83       	std	Y+1, r24	; 0x01
   13926:	9a 83       	std	Y+2, r25	; 0x02
   13928:	ab 83       	std	Y+3, r26	; 0x03
   1392a:	bc 83       	std	Y+4, r27	; 0x04
				}

				twi2_set_ledbl(0, (uint8_t)(lum * 255 / 2000));
   1392c:	29 81       	ldd	r18, Y+1	; 0x01
   1392e:	3a 81       	ldd	r19, Y+2	; 0x02
   13930:	4b 81       	ldd	r20, Y+3	; 0x03
   13932:	5c 81       	ldd	r21, Y+4	; 0x04
   13934:	8f ef       	ldi	r24, 0xFF	; 255
   13936:	90 e0       	ldi	r25, 0x00	; 0
   13938:	dc 01       	movw	r26, r24
   1393a:	0f 94 06 2f 	call	0x25e0c	; 0x25e0c <__muluhisi3>
   1393e:	dc 01       	movw	r26, r24
   13940:	cb 01       	movw	r24, r22
   13942:	20 ed       	ldi	r18, 0xD0	; 208
   13944:	37 e0       	ldi	r19, 0x07	; 7
   13946:	40 e0       	ldi	r20, 0x00	; 0
   13948:	50 e0       	ldi	r21, 0x00	; 0
   1394a:	bc 01       	movw	r22, r24
   1394c:	cd 01       	movw	r24, r26
   1394e:	0f 94 d3 2e 	call	0x25da6	; 0x25da6 <__divmodsi4>
   13952:	da 01       	movw	r26, r20
   13954:	c9 01       	movw	r24, r18
   13956:	68 2f       	mov	r22, r24
   13958:	80 e0       	ldi	r24, 0x00	; 0
   1395a:	0e 94 d1 65 	call	0xcba2	; 0xcba2 <twi2_set_ledbl>
			}
		}
	}
}
   1395e:	00 00       	nop
   13960:	65 96       	adiw	r28, 0x15	; 21
   13962:	cd bf       	out	0x3d, r28	; 61
   13964:	de bf       	out	0x3e, r29	; 62
   13966:	df 91       	pop	r29
   13968:	cf 91       	pop	r28
   1396a:	0f 91       	pop	r16
   1396c:	08 95       	ret

0001396e <task_twi2_lcd__gyro_gfxgyro>:

void task_twi2_lcd__gyro_gfxgyro(void)
{
   1396e:	cf 92       	push	r12
   13970:	df 92       	push	r13
   13972:	ef 92       	push	r14
   13974:	ff 92       	push	r15
   13976:	0f 93       	push	r16
   13978:	1f 93       	push	r17
   1397a:	cf 93       	push	r28
   1397c:	df 93       	push	r29
   1397e:	cd b7       	in	r28, 0x3d	; 61
   13980:	de b7       	in	r29, 0x3e	; 62
   13982:	a2 97       	sbiw	r28, 0x22	; 34
   13984:	cd bf       	out	0x3d, r28	; 61
   13986:	de bf       	out	0x3e, r29	; 62
	const uint8_t plot_gyro_center_x_X	= 150;
   13988:	86 e9       	ldi	r24, 0x96	; 150
   1398a:	8d 83       	std	Y+5, r24	; 0x05
	const uint8_t plot_gyro_center_x_Y	= 150 + 30;
   1398c:	84 eb       	ldi	r24, 0xB4	; 180
   1398e:	8e 83       	std	Y+6, r24	; 0x06
	const uint8_t plot_gyro_center_x_Z	= 150 + 60;
   13990:	82 ed       	ldi	r24, 0xD2	; 210
   13992:	8f 83       	std	Y+7, r24	; 0x07
	const uint8_t plot_gyro_center_y	= 100;
   13994:	84 e6       	ldi	r24, 0x64	; 100
   13996:	88 87       	std	Y+8, r24	; 0x08
	const uint8_t plot_gyro_radius		= 12;
   13998:	8c e0       	ldi	r24, 0x0C	; 12
   1399a:	89 87       	std	Y+9, r24	; 0x09
	static float s_rads_z = 0.f;
	static int32_t s_twi1_gyro_1_gyro_x_mdps = 0;
	static int32_t s_twi1_gyro_1_gyro_y_mdps = 0;
	static int32_t s_twi1_gyro_1_gyro_z_mdps = 0;

	if (twi2_waitUntilReady(false)) {
   1399c:	80 e0       	ldi	r24, 0x00	; 0
   1399e:	0e 94 1c 63 	call	0xc638	; 0xc638 <twi2_waitUntilReady>
   139a2:	88 23       	and	r24, r24
   139a4:	09 f4       	brne	.+2      	; 0x139a8 <task_twi2_lcd__gyro_gfxgyro+0x3a>
   139a6:	7f c3       	rjmp	.+1790   	; 0x140a6 <task_twi2_lcd__gyro_gfxgyro+0x738>
		int32_t l_twi1_gyro_1_gyro_y_mdps;
		int32_t l_twi1_gyro_1_gyro_z_mdps;

		/* Get up-to-date global data */
		{
			irqflags_t flags			= cpu_irq_save();
   139a8:	0e 94 2d 5e 	call	0xbc5a	; 0xbc5a <cpu_irq_save>
   139ac:	8a 87       	std	Y+10, r24	; 0x0a
			l_twi1_gyro_1_gyro_x_mdps	= g_twi1_gyro_1_gyro_x_mdps;
   139ae:	80 91 f8 29 	lds	r24, 0x29F8	; 0x8029f8 <g_twi1_gyro_1_gyro_x_mdps>
   139b2:	90 91 f9 29 	lds	r25, 0x29F9	; 0x8029f9 <g_twi1_gyro_1_gyro_x_mdps+0x1>
   139b6:	a0 91 fa 29 	lds	r26, 0x29FA	; 0x8029fa <g_twi1_gyro_1_gyro_x_mdps+0x2>
   139ba:	b0 91 fb 29 	lds	r27, 0x29FB	; 0x8029fb <g_twi1_gyro_1_gyro_x_mdps+0x3>
   139be:	8b 87       	std	Y+11, r24	; 0x0b
   139c0:	9c 87       	std	Y+12, r25	; 0x0c
   139c2:	ad 87       	std	Y+13, r26	; 0x0d
   139c4:	be 87       	std	Y+14, r27	; 0x0e
			l_twi1_gyro_1_gyro_y_mdps	= g_twi1_gyro_1_gyro_y_mdps;
   139c6:	80 91 fc 29 	lds	r24, 0x29FC	; 0x8029fc <g_twi1_gyro_1_gyro_y_mdps>
   139ca:	90 91 fd 29 	lds	r25, 0x29FD	; 0x8029fd <g_twi1_gyro_1_gyro_y_mdps+0x1>
   139ce:	a0 91 fe 29 	lds	r26, 0x29FE	; 0x8029fe <g_twi1_gyro_1_gyro_y_mdps+0x2>
   139d2:	b0 91 ff 29 	lds	r27, 0x29FF	; 0x8029ff <g_twi1_gyro_1_gyro_y_mdps+0x3>
   139d6:	8f 87       	std	Y+15, r24	; 0x0f
   139d8:	98 8b       	std	Y+16, r25	; 0x10
   139da:	a9 8b       	std	Y+17, r26	; 0x11
   139dc:	ba 8b       	std	Y+18, r27	; 0x12
			l_twi1_gyro_1_gyro_z_mdps	= g_twi1_gyro_1_gyro_z_mdps;
   139de:	80 91 00 2a 	lds	r24, 0x2A00	; 0x802a00 <g_twi1_gyro_1_gyro_z_mdps>
   139e2:	90 91 01 2a 	lds	r25, 0x2A01	; 0x802a01 <g_twi1_gyro_1_gyro_z_mdps+0x1>
   139e6:	a0 91 02 2a 	lds	r26, 0x2A02	; 0x802a02 <g_twi1_gyro_1_gyro_z_mdps+0x2>
   139ea:	b0 91 03 2a 	lds	r27, 0x2A03	; 0x802a03 <g_twi1_gyro_1_gyro_z_mdps+0x3>
   139ee:	8b 8b       	std	Y+19, r24	; 0x13
   139f0:	9c 8b       	std	Y+20, r25	; 0x14
   139f2:	ad 8b       	std	Y+21, r26	; 0x15
   139f4:	be 8b       	std	Y+22, r27	; 0x16
			cpu_irq_restore(flags);
   139f6:	8a 85       	ldd	r24, Y+10	; 0x0a
   139f8:	0e 94 3d 5e 	call	0xbc7a	; 0xbc7a <cpu_irq_restore>
		}

		if ((s_twi1_gyro_1_gyro_x_mdps != l_twi1_gyro_1_gyro_x_mdps) || (s_twi1_gyro_1_gyro_y_mdps != l_twi1_gyro_1_gyro_y_mdps) || (s_twi1_gyro_1_gyro_z_mdps != l_twi1_gyro_1_gyro_z_mdps)) {
   139fc:	20 91 6d 24 	lds	r18, 0x246D	; 0x80246d <s_twi1_gyro_1_gyro_x_mdps.8585>
   13a00:	30 91 6e 24 	lds	r19, 0x246E	; 0x80246e <s_twi1_gyro_1_gyro_x_mdps.8585+0x1>
   13a04:	40 91 6f 24 	lds	r20, 0x246F	; 0x80246f <s_twi1_gyro_1_gyro_x_mdps.8585+0x2>
   13a08:	50 91 70 24 	lds	r21, 0x2470	; 0x802470 <s_twi1_gyro_1_gyro_x_mdps.8585+0x3>
   13a0c:	8b 85       	ldd	r24, Y+11	; 0x0b
   13a0e:	9c 85       	ldd	r25, Y+12	; 0x0c
   13a10:	ad 85       	ldd	r26, Y+13	; 0x0d
   13a12:	be 85       	ldd	r27, Y+14	; 0x0e
   13a14:	28 17       	cp	r18, r24
   13a16:	39 07       	cpc	r19, r25
   13a18:	4a 07       	cpc	r20, r26
   13a1a:	5b 07       	cpc	r21, r27
   13a1c:	19 f5       	brne	.+70     	; 0x13a64 <task_twi2_lcd__gyro_gfxgyro+0xf6>
   13a1e:	20 91 71 24 	lds	r18, 0x2471	; 0x802471 <s_twi1_gyro_1_gyro_y_mdps.8586>
   13a22:	30 91 72 24 	lds	r19, 0x2472	; 0x802472 <s_twi1_gyro_1_gyro_y_mdps.8586+0x1>
   13a26:	40 91 73 24 	lds	r20, 0x2473	; 0x802473 <s_twi1_gyro_1_gyro_y_mdps.8586+0x2>
   13a2a:	50 91 74 24 	lds	r21, 0x2474	; 0x802474 <s_twi1_gyro_1_gyro_y_mdps.8586+0x3>
   13a2e:	8f 85       	ldd	r24, Y+15	; 0x0f
   13a30:	98 89       	ldd	r25, Y+16	; 0x10
   13a32:	a9 89       	ldd	r26, Y+17	; 0x11
   13a34:	ba 89       	ldd	r27, Y+18	; 0x12
   13a36:	28 17       	cp	r18, r24
   13a38:	39 07       	cpc	r19, r25
   13a3a:	4a 07       	cpc	r20, r26
   13a3c:	5b 07       	cpc	r21, r27
   13a3e:	91 f4       	brne	.+36     	; 0x13a64 <task_twi2_lcd__gyro_gfxgyro+0xf6>
   13a40:	20 91 75 24 	lds	r18, 0x2475	; 0x802475 <s_twi1_gyro_1_gyro_z_mdps.8587>
   13a44:	30 91 76 24 	lds	r19, 0x2476	; 0x802476 <s_twi1_gyro_1_gyro_z_mdps.8587+0x1>
   13a48:	40 91 77 24 	lds	r20, 0x2477	; 0x802477 <s_twi1_gyro_1_gyro_z_mdps.8587+0x2>
   13a4c:	50 91 78 24 	lds	r21, 0x2478	; 0x802478 <s_twi1_gyro_1_gyro_z_mdps.8587+0x3>
   13a50:	8b 89       	ldd	r24, Y+19	; 0x13
   13a52:	9c 89       	ldd	r25, Y+20	; 0x14
   13a54:	ad 89       	ldd	r26, Y+21	; 0x15
   13a56:	be 89       	ldd	r27, Y+22	; 0x16
   13a58:	28 17       	cp	r18, r24
   13a5a:	39 07       	cpc	r19, r25
   13a5c:	4a 07       	cpc	r20, r26
   13a5e:	5b 07       	cpc	r21, r27
   13a60:	09 f4       	brne	.+2      	; 0x13a64 <task_twi2_lcd__gyro_gfxgyro+0xf6>
   13a62:	d0 c2       	rjmp	.+1440   	; 0x14004 <task_twi2_lcd__gyro_gfxgyro+0x696>
			s_twi1_gyro_1_gyro_x_mdps = l_twi1_gyro_1_gyro_x_mdps;
   13a64:	8b 85       	ldd	r24, Y+11	; 0x0b
   13a66:	9c 85       	ldd	r25, Y+12	; 0x0c
   13a68:	ad 85       	ldd	r26, Y+13	; 0x0d
   13a6a:	be 85       	ldd	r27, Y+14	; 0x0e
   13a6c:	80 93 6d 24 	sts	0x246D, r24	; 0x80246d <s_twi1_gyro_1_gyro_x_mdps.8585>
   13a70:	90 93 6e 24 	sts	0x246E, r25	; 0x80246e <s_twi1_gyro_1_gyro_x_mdps.8585+0x1>
   13a74:	a0 93 6f 24 	sts	0x246F, r26	; 0x80246f <s_twi1_gyro_1_gyro_x_mdps.8585+0x2>
   13a78:	b0 93 70 24 	sts	0x2470, r27	; 0x802470 <s_twi1_gyro_1_gyro_x_mdps.8585+0x3>
			s_twi1_gyro_1_gyro_y_mdps = l_twi1_gyro_1_gyro_y_mdps;
   13a7c:	8f 85       	ldd	r24, Y+15	; 0x0f
   13a7e:	98 89       	ldd	r25, Y+16	; 0x10
   13a80:	a9 89       	ldd	r26, Y+17	; 0x11
   13a82:	ba 89       	ldd	r27, Y+18	; 0x12
   13a84:	80 93 71 24 	sts	0x2471, r24	; 0x802471 <s_twi1_gyro_1_gyro_y_mdps.8586>
   13a88:	90 93 72 24 	sts	0x2472, r25	; 0x802472 <s_twi1_gyro_1_gyro_y_mdps.8586+0x1>
   13a8c:	a0 93 73 24 	sts	0x2473, r26	; 0x802473 <s_twi1_gyro_1_gyro_y_mdps.8586+0x2>
   13a90:	b0 93 74 24 	sts	0x2474, r27	; 0x802474 <s_twi1_gyro_1_gyro_y_mdps.8586+0x3>
			s_twi1_gyro_1_gyro_z_mdps = l_twi1_gyro_1_gyro_z_mdps;
   13a94:	8b 89       	ldd	r24, Y+19	; 0x13
   13a96:	9c 89       	ldd	r25, Y+20	; 0x14
   13a98:	ad 89       	ldd	r26, Y+21	; 0x15
   13a9a:	be 89       	ldd	r27, Y+22	; 0x16
   13a9c:	80 93 75 24 	sts	0x2475, r24	; 0x802475 <s_twi1_gyro_1_gyro_z_mdps.8587>
   13aa0:	90 93 76 24 	sts	0x2476, r25	; 0x802476 <s_twi1_gyro_1_gyro_z_mdps.8587+0x1>
   13aa4:	a0 93 77 24 	sts	0x2477, r26	; 0x802477 <s_twi1_gyro_1_gyro_z_mdps.8587+0x2>
   13aa8:	b0 93 78 24 	sts	0x2478, r27	; 0x802478 <s_twi1_gyro_1_gyro_z_mdps.8587+0x3>

			float rads_x = ((float)l_twi1_gyro_1_gyro_x_mdps * M_PI) / 180000.f;
   13aac:	6b 85       	ldd	r22, Y+11	; 0x0b
   13aae:	7c 85       	ldd	r23, Y+12	; 0x0c
   13ab0:	8d 85       	ldd	r24, Y+13	; 0x0d
   13ab2:	9e 85       	ldd	r25, Y+14	; 0x0e
   13ab4:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   13ab8:	dc 01       	movw	r26, r24
   13aba:	cb 01       	movw	r24, r22
   13abc:	2b ed       	ldi	r18, 0xDB	; 219
   13abe:	3f e0       	ldi	r19, 0x0F	; 15
   13ac0:	49 e4       	ldi	r20, 0x49	; 73
   13ac2:	50 e4       	ldi	r21, 0x40	; 64
   13ac4:	bc 01       	movw	r22, r24
   13ac6:	cd 01       	movw	r24, r26
   13ac8:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   13acc:	dc 01       	movw	r26, r24
   13ace:	cb 01       	movw	r24, r22
   13ad0:	20 e0       	ldi	r18, 0x00	; 0
   13ad2:	38 ec       	ldi	r19, 0xC8	; 200
   13ad4:	4f e2       	ldi	r20, 0x2F	; 47
   13ad6:	58 e4       	ldi	r21, 0x48	; 72
   13ad8:	bc 01       	movw	r22, r24
   13ada:	cd 01       	movw	r24, r26
   13adc:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   13ae0:	dc 01       	movw	r26, r24
   13ae2:	cb 01       	movw	r24, r22
   13ae4:	8f 8b       	std	Y+23, r24	; 0x17
   13ae6:	98 8f       	std	Y+24, r25	; 0x18
   13ae8:	a9 8f       	std	Y+25, r26	; 0x19
   13aea:	ba 8f       	std	Y+26, r27	; 0x1a
			float rads_y = ((float)l_twi1_gyro_1_gyro_y_mdps * M_PI) / 180000.f;
   13aec:	6f 85       	ldd	r22, Y+15	; 0x0f
   13aee:	78 89       	ldd	r23, Y+16	; 0x10
   13af0:	89 89       	ldd	r24, Y+17	; 0x11
   13af2:	9a 89       	ldd	r25, Y+18	; 0x12
   13af4:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   13af8:	dc 01       	movw	r26, r24
   13afa:	cb 01       	movw	r24, r22
   13afc:	2b ed       	ldi	r18, 0xDB	; 219
   13afe:	3f e0       	ldi	r19, 0x0F	; 15
   13b00:	49 e4       	ldi	r20, 0x49	; 73
   13b02:	50 e4       	ldi	r21, 0x40	; 64
   13b04:	bc 01       	movw	r22, r24
   13b06:	cd 01       	movw	r24, r26
   13b08:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   13b0c:	dc 01       	movw	r26, r24
   13b0e:	cb 01       	movw	r24, r22
   13b10:	20 e0       	ldi	r18, 0x00	; 0
   13b12:	38 ec       	ldi	r19, 0xC8	; 200
   13b14:	4f e2       	ldi	r20, 0x2F	; 47
   13b16:	58 e4       	ldi	r21, 0x48	; 72
   13b18:	bc 01       	movw	r22, r24
   13b1a:	cd 01       	movw	r24, r26
   13b1c:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   13b20:	dc 01       	movw	r26, r24
   13b22:	cb 01       	movw	r24, r22
   13b24:	8b 8f       	std	Y+27, r24	; 0x1b
   13b26:	9c 8f       	std	Y+28, r25	; 0x1c
   13b28:	ad 8f       	std	Y+29, r26	; 0x1d
   13b2a:	be 8f       	std	Y+30, r27	; 0x1e
			float rads_z = ((float)l_twi1_gyro_1_gyro_z_mdps * M_PI) / 180000.f;
   13b2c:	6b 89       	ldd	r22, Y+19	; 0x13
   13b2e:	7c 89       	ldd	r23, Y+20	; 0x14
   13b30:	8d 89       	ldd	r24, Y+21	; 0x15
   13b32:	9e 89       	ldd	r25, Y+22	; 0x16
   13b34:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   13b38:	dc 01       	movw	r26, r24
   13b3a:	cb 01       	movw	r24, r22
   13b3c:	2b ed       	ldi	r18, 0xDB	; 219
   13b3e:	3f e0       	ldi	r19, 0x0F	; 15
   13b40:	49 e4       	ldi	r20, 0x49	; 73
   13b42:	50 e4       	ldi	r21, 0x40	; 64
   13b44:	bc 01       	movw	r22, r24
   13b46:	cd 01       	movw	r24, r26
   13b48:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   13b4c:	dc 01       	movw	r26, r24
   13b4e:	cb 01       	movw	r24, r22
   13b50:	20 e0       	ldi	r18, 0x00	; 0
   13b52:	38 ec       	ldi	r19, 0xC8	; 200
   13b54:	4f e2       	ldi	r20, 0x2F	; 47
   13b56:	58 e4       	ldi	r21, 0x48	; 72
   13b58:	bc 01       	movw	r22, r24
   13b5a:	cd 01       	movw	r24, r26
   13b5c:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   13b60:	dc 01       	movw	r26, r24
   13b62:	cb 01       	movw	r24, r22
   13b64:	8f 8f       	std	Y+31, r24	; 0x1f
   13b66:	98 a3       	std	Y+32, r25	; 0x20
   13b68:	a9 a3       	std	Y+33, r26	; 0x21
   13b6a:	ba a3       	std	Y+34, r27	; 0x22

			/* Remove old lines */
			task_twi2_lcd_line(plot_gyro_center_x_X, plot_gyro_center_y, plot_gyro_center_x_X - (int8_t)(plot_gyro_radius * sin(s_rads_x)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(s_rads_x)), 0);
   13b6c:	89 85       	ldd	r24, Y+9	; 0x09
   13b6e:	88 2f       	mov	r24, r24
   13b70:	90 e0       	ldi	r25, 0x00	; 0
   13b72:	09 2e       	mov	r0, r25
   13b74:	00 0c       	add	r0, r0
   13b76:	aa 0b       	sbc	r26, r26
   13b78:	bb 0b       	sbc	r27, r27
   13b7a:	bc 01       	movw	r22, r24
   13b7c:	cd 01       	movw	r24, r26
   13b7e:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   13b82:	6b 01       	movw	r12, r22
   13b84:	7c 01       	movw	r14, r24
   13b86:	80 91 79 24 	lds	r24, 0x2479	; 0x802479 <s_rads_x.8582>
   13b8a:	90 91 7a 24 	lds	r25, 0x247A	; 0x80247a <s_rads_x.8582+0x1>
   13b8e:	a0 91 7b 24 	lds	r26, 0x247B	; 0x80247b <s_rads_x.8582+0x2>
   13b92:	b0 91 7c 24 	lds	r27, 0x247C	; 0x80247c <s_rads_x.8582+0x3>
   13b96:	bc 01       	movw	r22, r24
   13b98:	cd 01       	movw	r24, r26
   13b9a:	0f 94 bc 26 	call	0x24d78	; 0x24d78 <cos>
   13b9e:	dc 01       	movw	r26, r24
   13ba0:	cb 01       	movw	r24, r22
   13ba2:	9c 01       	movw	r18, r24
   13ba4:	ad 01       	movw	r20, r26
   13ba6:	c7 01       	movw	r24, r14
   13ba8:	b6 01       	movw	r22, r12
   13baa:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   13bae:	dc 01       	movw	r26, r24
   13bb0:	cb 01       	movw	r24, r22
   13bb2:	bc 01       	movw	r22, r24
   13bb4:	cd 01       	movw	r24, r26
   13bb6:	0f 94 61 27 	call	0x24ec2	; 0x24ec2 <__fixsfsi>
   13bba:	dc 01       	movw	r26, r24
   13bbc:	cb 01       	movw	r24, r22
   13bbe:	98 2f       	mov	r25, r24
   13bc0:	88 85       	ldd	r24, Y+8	; 0x08
   13bc2:	18 2f       	mov	r17, r24
   13bc4:	19 1b       	sub	r17, r25
   13bc6:	89 85       	ldd	r24, Y+9	; 0x09
   13bc8:	88 2f       	mov	r24, r24
   13bca:	90 e0       	ldi	r25, 0x00	; 0
   13bcc:	09 2e       	mov	r0, r25
   13bce:	00 0c       	add	r0, r0
   13bd0:	aa 0b       	sbc	r26, r26
   13bd2:	bb 0b       	sbc	r27, r27
   13bd4:	bc 01       	movw	r22, r24
   13bd6:	cd 01       	movw	r24, r26
   13bd8:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   13bdc:	6b 01       	movw	r12, r22
   13bde:	7c 01       	movw	r14, r24
   13be0:	80 91 79 24 	lds	r24, 0x2479	; 0x802479 <s_rads_x.8582>
   13be4:	90 91 7a 24 	lds	r25, 0x247A	; 0x80247a <s_rads_x.8582+0x1>
   13be8:	a0 91 7b 24 	lds	r26, 0x247B	; 0x80247b <s_rads_x.8582+0x2>
   13bec:	b0 91 7c 24 	lds	r27, 0x247C	; 0x80247c <s_rads_x.8582+0x3>
   13bf0:	bc 01       	movw	r22, r24
   13bf2:	cd 01       	movw	r24, r26
   13bf4:	0f 94 c3 29 	call	0x25386	; 0x25386 <sin>
   13bf8:	dc 01       	movw	r26, r24
   13bfa:	cb 01       	movw	r24, r22
   13bfc:	9c 01       	movw	r18, r24
   13bfe:	ad 01       	movw	r20, r26
   13c00:	c7 01       	movw	r24, r14
   13c02:	b6 01       	movw	r22, r12
   13c04:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   13c08:	dc 01       	movw	r26, r24
   13c0a:	cb 01       	movw	r24, r22
   13c0c:	bc 01       	movw	r22, r24
   13c0e:	cd 01       	movw	r24, r26
   13c10:	0f 94 61 27 	call	0x24ec2	; 0x24ec2 <__fixsfsi>
   13c14:	dc 01       	movw	r26, r24
   13c16:	cb 01       	movw	r24, r22
   13c18:	98 2f       	mov	r25, r24
   13c1a:	8d 81       	ldd	r24, Y+5	; 0x05
   13c1c:	89 1b       	sub	r24, r25
   13c1e:	00 e0       	ldi	r16, 0x00	; 0
   13c20:	21 2f       	mov	r18, r17
   13c22:	48 2f       	mov	r20, r24
   13c24:	68 85       	ldd	r22, Y+8	; 0x08
   13c26:	8d 81       	ldd	r24, Y+5	; 0x05
   13c28:	0e 94 ca 8a 	call	0x11594	; 0x11594 <task_twi2_lcd_line>
			task_twi2_lcd_line(plot_gyro_center_x_Y, plot_gyro_center_y, plot_gyro_center_x_Y + (int8_t)(plot_gyro_radius * sin(s_rads_y)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(s_rads_y)), 0);
   13c2c:	89 85       	ldd	r24, Y+9	; 0x09
   13c2e:	88 2f       	mov	r24, r24
   13c30:	90 e0       	ldi	r25, 0x00	; 0
   13c32:	09 2e       	mov	r0, r25
   13c34:	00 0c       	add	r0, r0
   13c36:	aa 0b       	sbc	r26, r26
   13c38:	bb 0b       	sbc	r27, r27
   13c3a:	bc 01       	movw	r22, r24
   13c3c:	cd 01       	movw	r24, r26
   13c3e:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   13c42:	6b 01       	movw	r12, r22
   13c44:	7c 01       	movw	r14, r24
   13c46:	80 91 7d 24 	lds	r24, 0x247D	; 0x80247d <s_rads_y.8583>
   13c4a:	90 91 7e 24 	lds	r25, 0x247E	; 0x80247e <s_rads_y.8583+0x1>
   13c4e:	a0 91 7f 24 	lds	r26, 0x247F	; 0x80247f <s_rads_y.8583+0x2>
   13c52:	b0 91 80 24 	lds	r27, 0x2480	; 0x802480 <s_rads_y.8583+0x3>
   13c56:	bc 01       	movw	r22, r24
   13c58:	cd 01       	movw	r24, r26
   13c5a:	0f 94 bc 26 	call	0x24d78	; 0x24d78 <cos>
   13c5e:	dc 01       	movw	r26, r24
   13c60:	cb 01       	movw	r24, r22
   13c62:	9c 01       	movw	r18, r24
   13c64:	ad 01       	movw	r20, r26
   13c66:	c7 01       	movw	r24, r14
   13c68:	b6 01       	movw	r22, r12
   13c6a:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   13c6e:	dc 01       	movw	r26, r24
   13c70:	cb 01       	movw	r24, r22
   13c72:	bc 01       	movw	r22, r24
   13c74:	cd 01       	movw	r24, r26
   13c76:	0f 94 61 27 	call	0x24ec2	; 0x24ec2 <__fixsfsi>
   13c7a:	dc 01       	movw	r26, r24
   13c7c:	cb 01       	movw	r24, r22
   13c7e:	98 2f       	mov	r25, r24
   13c80:	88 85       	ldd	r24, Y+8	; 0x08
   13c82:	18 2f       	mov	r17, r24
   13c84:	19 1b       	sub	r17, r25
   13c86:	89 85       	ldd	r24, Y+9	; 0x09
   13c88:	88 2f       	mov	r24, r24
   13c8a:	90 e0       	ldi	r25, 0x00	; 0
   13c8c:	09 2e       	mov	r0, r25
   13c8e:	00 0c       	add	r0, r0
   13c90:	aa 0b       	sbc	r26, r26
   13c92:	bb 0b       	sbc	r27, r27
   13c94:	bc 01       	movw	r22, r24
   13c96:	cd 01       	movw	r24, r26
   13c98:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   13c9c:	6b 01       	movw	r12, r22
   13c9e:	7c 01       	movw	r14, r24
   13ca0:	80 91 7d 24 	lds	r24, 0x247D	; 0x80247d <s_rads_y.8583>
   13ca4:	90 91 7e 24 	lds	r25, 0x247E	; 0x80247e <s_rads_y.8583+0x1>
   13ca8:	a0 91 7f 24 	lds	r26, 0x247F	; 0x80247f <s_rads_y.8583+0x2>
   13cac:	b0 91 80 24 	lds	r27, 0x2480	; 0x802480 <s_rads_y.8583+0x3>
   13cb0:	bc 01       	movw	r22, r24
   13cb2:	cd 01       	movw	r24, r26
   13cb4:	0f 94 c3 29 	call	0x25386	; 0x25386 <sin>
   13cb8:	dc 01       	movw	r26, r24
   13cba:	cb 01       	movw	r24, r22
   13cbc:	9c 01       	movw	r18, r24
   13cbe:	ad 01       	movw	r20, r26
   13cc0:	c7 01       	movw	r24, r14
   13cc2:	b6 01       	movw	r22, r12
   13cc4:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   13cc8:	dc 01       	movw	r26, r24
   13cca:	cb 01       	movw	r24, r22
   13ccc:	bc 01       	movw	r22, r24
   13cce:	cd 01       	movw	r24, r26
   13cd0:	0f 94 61 27 	call	0x24ec2	; 0x24ec2 <__fixsfsi>
   13cd4:	dc 01       	movw	r26, r24
   13cd6:	cb 01       	movw	r24, r22
   13cd8:	98 2f       	mov	r25, r24
   13cda:	8e 81       	ldd	r24, Y+6	; 0x06
   13cdc:	89 0f       	add	r24, r25
   13cde:	00 e0       	ldi	r16, 0x00	; 0
   13ce0:	21 2f       	mov	r18, r17
   13ce2:	48 2f       	mov	r20, r24
   13ce4:	68 85       	ldd	r22, Y+8	; 0x08
   13ce6:	8e 81       	ldd	r24, Y+6	; 0x06
   13ce8:	0e 94 ca 8a 	call	0x11594	; 0x11594 <task_twi2_lcd_line>
			task_twi2_lcd_line(plot_gyro_center_x_Z, plot_gyro_center_y, plot_gyro_center_x_Z - (int8_t)(plot_gyro_radius * sin(s_rads_z)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(s_rads_z)), 0);
   13cec:	89 85       	ldd	r24, Y+9	; 0x09
   13cee:	88 2f       	mov	r24, r24
   13cf0:	90 e0       	ldi	r25, 0x00	; 0
   13cf2:	09 2e       	mov	r0, r25
   13cf4:	00 0c       	add	r0, r0
   13cf6:	aa 0b       	sbc	r26, r26
   13cf8:	bb 0b       	sbc	r27, r27
   13cfa:	bc 01       	movw	r22, r24
   13cfc:	cd 01       	movw	r24, r26
   13cfe:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   13d02:	6b 01       	movw	r12, r22
   13d04:	7c 01       	movw	r14, r24
   13d06:	80 91 81 24 	lds	r24, 0x2481	; 0x802481 <s_rads_z.8584>
   13d0a:	90 91 82 24 	lds	r25, 0x2482	; 0x802482 <s_rads_z.8584+0x1>
   13d0e:	a0 91 83 24 	lds	r26, 0x2483	; 0x802483 <s_rads_z.8584+0x2>
   13d12:	b0 91 84 24 	lds	r27, 0x2484	; 0x802484 <s_rads_z.8584+0x3>
   13d16:	bc 01       	movw	r22, r24
   13d18:	cd 01       	movw	r24, r26
   13d1a:	0f 94 bc 26 	call	0x24d78	; 0x24d78 <cos>
   13d1e:	dc 01       	movw	r26, r24
   13d20:	cb 01       	movw	r24, r22
   13d22:	9c 01       	movw	r18, r24
   13d24:	ad 01       	movw	r20, r26
   13d26:	c7 01       	movw	r24, r14
   13d28:	b6 01       	movw	r22, r12
   13d2a:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   13d2e:	dc 01       	movw	r26, r24
   13d30:	cb 01       	movw	r24, r22
   13d32:	bc 01       	movw	r22, r24
   13d34:	cd 01       	movw	r24, r26
   13d36:	0f 94 61 27 	call	0x24ec2	; 0x24ec2 <__fixsfsi>
   13d3a:	dc 01       	movw	r26, r24
   13d3c:	cb 01       	movw	r24, r22
   13d3e:	98 2f       	mov	r25, r24
   13d40:	88 85       	ldd	r24, Y+8	; 0x08
   13d42:	18 2f       	mov	r17, r24
   13d44:	19 1b       	sub	r17, r25
   13d46:	89 85       	ldd	r24, Y+9	; 0x09
   13d48:	88 2f       	mov	r24, r24
   13d4a:	90 e0       	ldi	r25, 0x00	; 0
   13d4c:	09 2e       	mov	r0, r25
   13d4e:	00 0c       	add	r0, r0
   13d50:	aa 0b       	sbc	r26, r26
   13d52:	bb 0b       	sbc	r27, r27
   13d54:	bc 01       	movw	r22, r24
   13d56:	cd 01       	movw	r24, r26
   13d58:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   13d5c:	6b 01       	movw	r12, r22
   13d5e:	7c 01       	movw	r14, r24
   13d60:	80 91 81 24 	lds	r24, 0x2481	; 0x802481 <s_rads_z.8584>
   13d64:	90 91 82 24 	lds	r25, 0x2482	; 0x802482 <s_rads_z.8584+0x1>
   13d68:	a0 91 83 24 	lds	r26, 0x2483	; 0x802483 <s_rads_z.8584+0x2>
   13d6c:	b0 91 84 24 	lds	r27, 0x2484	; 0x802484 <s_rads_z.8584+0x3>
   13d70:	bc 01       	movw	r22, r24
   13d72:	cd 01       	movw	r24, r26
   13d74:	0f 94 c3 29 	call	0x25386	; 0x25386 <sin>
   13d78:	dc 01       	movw	r26, r24
   13d7a:	cb 01       	movw	r24, r22
   13d7c:	9c 01       	movw	r18, r24
   13d7e:	ad 01       	movw	r20, r26
   13d80:	c7 01       	movw	r24, r14
   13d82:	b6 01       	movw	r22, r12
   13d84:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   13d88:	dc 01       	movw	r26, r24
   13d8a:	cb 01       	movw	r24, r22
   13d8c:	bc 01       	movw	r22, r24
   13d8e:	cd 01       	movw	r24, r26
   13d90:	0f 94 61 27 	call	0x24ec2	; 0x24ec2 <__fixsfsi>
   13d94:	dc 01       	movw	r26, r24
   13d96:	cb 01       	movw	r24, r22
   13d98:	98 2f       	mov	r25, r24
   13d9a:	8f 81       	ldd	r24, Y+7	; 0x07
   13d9c:	89 1b       	sub	r24, r25
   13d9e:	00 e0       	ldi	r16, 0x00	; 0
   13da0:	21 2f       	mov	r18, r17
   13da2:	48 2f       	mov	r20, r24
   13da4:	68 85       	ldd	r22, Y+8	; 0x08
   13da6:	8f 81       	ldd	r24, Y+7	; 0x07
   13da8:	0e 94 ca 8a 	call	0x11594	; 0x11594 <task_twi2_lcd_line>

			/* Draw new lines */
			task_twi2_lcd_line(plot_gyro_center_x_X, plot_gyro_center_y, plot_gyro_center_x_X - (int8_t)(plot_gyro_radius * sin(  rads_x)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(  rads_x)), 1);
   13dac:	89 85       	ldd	r24, Y+9	; 0x09
   13dae:	88 2f       	mov	r24, r24
   13db0:	90 e0       	ldi	r25, 0x00	; 0
   13db2:	09 2e       	mov	r0, r25
   13db4:	00 0c       	add	r0, r0
   13db6:	aa 0b       	sbc	r26, r26
   13db8:	bb 0b       	sbc	r27, r27
   13dba:	bc 01       	movw	r22, r24
   13dbc:	cd 01       	movw	r24, r26
   13dbe:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   13dc2:	6b 01       	movw	r12, r22
   13dc4:	7c 01       	movw	r14, r24
   13dc6:	8f 89       	ldd	r24, Y+23	; 0x17
   13dc8:	98 8d       	ldd	r25, Y+24	; 0x18
   13dca:	a9 8d       	ldd	r26, Y+25	; 0x19
   13dcc:	ba 8d       	ldd	r27, Y+26	; 0x1a
   13dce:	bc 01       	movw	r22, r24
   13dd0:	cd 01       	movw	r24, r26
   13dd2:	0f 94 bc 26 	call	0x24d78	; 0x24d78 <cos>
   13dd6:	dc 01       	movw	r26, r24
   13dd8:	cb 01       	movw	r24, r22
   13dda:	9c 01       	movw	r18, r24
   13ddc:	ad 01       	movw	r20, r26
   13dde:	c7 01       	movw	r24, r14
   13de0:	b6 01       	movw	r22, r12
   13de2:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   13de6:	dc 01       	movw	r26, r24
   13de8:	cb 01       	movw	r24, r22
   13dea:	bc 01       	movw	r22, r24
   13dec:	cd 01       	movw	r24, r26
   13dee:	0f 94 61 27 	call	0x24ec2	; 0x24ec2 <__fixsfsi>
   13df2:	dc 01       	movw	r26, r24
   13df4:	cb 01       	movw	r24, r22
   13df6:	98 2f       	mov	r25, r24
   13df8:	88 85       	ldd	r24, Y+8	; 0x08
   13dfa:	18 2f       	mov	r17, r24
   13dfc:	19 1b       	sub	r17, r25
   13dfe:	89 85       	ldd	r24, Y+9	; 0x09
   13e00:	88 2f       	mov	r24, r24
   13e02:	90 e0       	ldi	r25, 0x00	; 0
   13e04:	09 2e       	mov	r0, r25
   13e06:	00 0c       	add	r0, r0
   13e08:	aa 0b       	sbc	r26, r26
   13e0a:	bb 0b       	sbc	r27, r27
   13e0c:	bc 01       	movw	r22, r24
   13e0e:	cd 01       	movw	r24, r26
   13e10:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   13e14:	6b 01       	movw	r12, r22
   13e16:	7c 01       	movw	r14, r24
   13e18:	8f 89       	ldd	r24, Y+23	; 0x17
   13e1a:	98 8d       	ldd	r25, Y+24	; 0x18
   13e1c:	a9 8d       	ldd	r26, Y+25	; 0x19
   13e1e:	ba 8d       	ldd	r27, Y+26	; 0x1a
   13e20:	bc 01       	movw	r22, r24
   13e22:	cd 01       	movw	r24, r26
   13e24:	0f 94 c3 29 	call	0x25386	; 0x25386 <sin>
   13e28:	dc 01       	movw	r26, r24
   13e2a:	cb 01       	movw	r24, r22
   13e2c:	9c 01       	movw	r18, r24
   13e2e:	ad 01       	movw	r20, r26
   13e30:	c7 01       	movw	r24, r14
   13e32:	b6 01       	movw	r22, r12
   13e34:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   13e38:	dc 01       	movw	r26, r24
   13e3a:	cb 01       	movw	r24, r22
   13e3c:	bc 01       	movw	r22, r24
   13e3e:	cd 01       	movw	r24, r26
   13e40:	0f 94 61 27 	call	0x24ec2	; 0x24ec2 <__fixsfsi>
   13e44:	dc 01       	movw	r26, r24
   13e46:	cb 01       	movw	r24, r22
   13e48:	98 2f       	mov	r25, r24
   13e4a:	8d 81       	ldd	r24, Y+5	; 0x05
   13e4c:	89 1b       	sub	r24, r25
   13e4e:	01 e0       	ldi	r16, 0x01	; 1
   13e50:	21 2f       	mov	r18, r17
   13e52:	48 2f       	mov	r20, r24
   13e54:	68 85       	ldd	r22, Y+8	; 0x08
   13e56:	8d 81       	ldd	r24, Y+5	; 0x05
   13e58:	0e 94 ca 8a 	call	0x11594	; 0x11594 <task_twi2_lcd_line>
			task_twi2_lcd_line(plot_gyro_center_x_Y, plot_gyro_center_y, plot_gyro_center_x_Y + (int8_t)(plot_gyro_radius * sin(  rads_y)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(  rads_y)), 1);
   13e5c:	89 85       	ldd	r24, Y+9	; 0x09
   13e5e:	88 2f       	mov	r24, r24
   13e60:	90 e0       	ldi	r25, 0x00	; 0
   13e62:	09 2e       	mov	r0, r25
   13e64:	00 0c       	add	r0, r0
   13e66:	aa 0b       	sbc	r26, r26
   13e68:	bb 0b       	sbc	r27, r27
   13e6a:	bc 01       	movw	r22, r24
   13e6c:	cd 01       	movw	r24, r26
   13e6e:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   13e72:	6b 01       	movw	r12, r22
   13e74:	7c 01       	movw	r14, r24
   13e76:	8b 8d       	ldd	r24, Y+27	; 0x1b
   13e78:	9c 8d       	ldd	r25, Y+28	; 0x1c
   13e7a:	ad 8d       	ldd	r26, Y+29	; 0x1d
   13e7c:	be 8d       	ldd	r27, Y+30	; 0x1e
   13e7e:	bc 01       	movw	r22, r24
   13e80:	cd 01       	movw	r24, r26
   13e82:	0f 94 bc 26 	call	0x24d78	; 0x24d78 <cos>
   13e86:	dc 01       	movw	r26, r24
   13e88:	cb 01       	movw	r24, r22
   13e8a:	9c 01       	movw	r18, r24
   13e8c:	ad 01       	movw	r20, r26
   13e8e:	c7 01       	movw	r24, r14
   13e90:	b6 01       	movw	r22, r12
   13e92:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   13e96:	dc 01       	movw	r26, r24
   13e98:	cb 01       	movw	r24, r22
   13e9a:	bc 01       	movw	r22, r24
   13e9c:	cd 01       	movw	r24, r26
   13e9e:	0f 94 61 27 	call	0x24ec2	; 0x24ec2 <__fixsfsi>
   13ea2:	dc 01       	movw	r26, r24
   13ea4:	cb 01       	movw	r24, r22
   13ea6:	98 2f       	mov	r25, r24
   13ea8:	88 85       	ldd	r24, Y+8	; 0x08
   13eaa:	18 2f       	mov	r17, r24
   13eac:	19 1b       	sub	r17, r25
   13eae:	89 85       	ldd	r24, Y+9	; 0x09
   13eb0:	88 2f       	mov	r24, r24
   13eb2:	90 e0       	ldi	r25, 0x00	; 0
   13eb4:	09 2e       	mov	r0, r25
   13eb6:	00 0c       	add	r0, r0
   13eb8:	aa 0b       	sbc	r26, r26
   13eba:	bb 0b       	sbc	r27, r27
   13ebc:	bc 01       	movw	r22, r24
   13ebe:	cd 01       	movw	r24, r26
   13ec0:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   13ec4:	6b 01       	movw	r12, r22
   13ec6:	7c 01       	movw	r14, r24
   13ec8:	8b 8d       	ldd	r24, Y+27	; 0x1b
   13eca:	9c 8d       	ldd	r25, Y+28	; 0x1c
   13ecc:	ad 8d       	ldd	r26, Y+29	; 0x1d
   13ece:	be 8d       	ldd	r27, Y+30	; 0x1e
   13ed0:	bc 01       	movw	r22, r24
   13ed2:	cd 01       	movw	r24, r26
   13ed4:	0f 94 c3 29 	call	0x25386	; 0x25386 <sin>
   13ed8:	dc 01       	movw	r26, r24
   13eda:	cb 01       	movw	r24, r22
   13edc:	9c 01       	movw	r18, r24
   13ede:	ad 01       	movw	r20, r26
   13ee0:	c7 01       	movw	r24, r14
   13ee2:	b6 01       	movw	r22, r12
   13ee4:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   13ee8:	dc 01       	movw	r26, r24
   13eea:	cb 01       	movw	r24, r22
   13eec:	bc 01       	movw	r22, r24
   13eee:	cd 01       	movw	r24, r26
   13ef0:	0f 94 61 27 	call	0x24ec2	; 0x24ec2 <__fixsfsi>
   13ef4:	dc 01       	movw	r26, r24
   13ef6:	cb 01       	movw	r24, r22
   13ef8:	98 2f       	mov	r25, r24
   13efa:	8e 81       	ldd	r24, Y+6	; 0x06
   13efc:	89 0f       	add	r24, r25
   13efe:	01 e0       	ldi	r16, 0x01	; 1
   13f00:	21 2f       	mov	r18, r17
   13f02:	48 2f       	mov	r20, r24
   13f04:	68 85       	ldd	r22, Y+8	; 0x08
   13f06:	8e 81       	ldd	r24, Y+6	; 0x06
   13f08:	0e 94 ca 8a 	call	0x11594	; 0x11594 <task_twi2_lcd_line>
			task_twi2_lcd_line(plot_gyro_center_x_Z, plot_gyro_center_y, plot_gyro_center_x_Z - (int8_t)(plot_gyro_radius * sin(  rads_z)), plot_gyro_center_y - (int8_t)(plot_gyro_radius * cos(  rads_z)), 1);
   13f0c:	89 85       	ldd	r24, Y+9	; 0x09
   13f0e:	88 2f       	mov	r24, r24
   13f10:	90 e0       	ldi	r25, 0x00	; 0
   13f12:	09 2e       	mov	r0, r25
   13f14:	00 0c       	add	r0, r0
   13f16:	aa 0b       	sbc	r26, r26
   13f18:	bb 0b       	sbc	r27, r27
   13f1a:	bc 01       	movw	r22, r24
   13f1c:	cd 01       	movw	r24, r26
   13f1e:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   13f22:	6b 01       	movw	r12, r22
   13f24:	7c 01       	movw	r14, r24
   13f26:	8f 8d       	ldd	r24, Y+31	; 0x1f
   13f28:	98 a1       	ldd	r25, Y+32	; 0x20
   13f2a:	a9 a1       	ldd	r26, Y+33	; 0x21
   13f2c:	ba a1       	ldd	r27, Y+34	; 0x22
   13f2e:	bc 01       	movw	r22, r24
   13f30:	cd 01       	movw	r24, r26
   13f32:	0f 94 bc 26 	call	0x24d78	; 0x24d78 <cos>
   13f36:	dc 01       	movw	r26, r24
   13f38:	cb 01       	movw	r24, r22
   13f3a:	9c 01       	movw	r18, r24
   13f3c:	ad 01       	movw	r20, r26
   13f3e:	c7 01       	movw	r24, r14
   13f40:	b6 01       	movw	r22, r12
   13f42:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   13f46:	dc 01       	movw	r26, r24
   13f48:	cb 01       	movw	r24, r22
   13f4a:	bc 01       	movw	r22, r24
   13f4c:	cd 01       	movw	r24, r26
   13f4e:	0f 94 61 27 	call	0x24ec2	; 0x24ec2 <__fixsfsi>
   13f52:	dc 01       	movw	r26, r24
   13f54:	cb 01       	movw	r24, r22
   13f56:	98 2f       	mov	r25, r24
   13f58:	88 85       	ldd	r24, Y+8	; 0x08
   13f5a:	18 2f       	mov	r17, r24
   13f5c:	19 1b       	sub	r17, r25
   13f5e:	89 85       	ldd	r24, Y+9	; 0x09
   13f60:	88 2f       	mov	r24, r24
   13f62:	90 e0       	ldi	r25, 0x00	; 0
   13f64:	09 2e       	mov	r0, r25
   13f66:	00 0c       	add	r0, r0
   13f68:	aa 0b       	sbc	r26, r26
   13f6a:	bb 0b       	sbc	r27, r27
   13f6c:	bc 01       	movw	r22, r24
   13f6e:	cd 01       	movw	r24, r26
   13f70:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   13f74:	6b 01       	movw	r12, r22
   13f76:	7c 01       	movw	r14, r24
   13f78:	8f 8d       	ldd	r24, Y+31	; 0x1f
   13f7a:	98 a1       	ldd	r25, Y+32	; 0x20
   13f7c:	a9 a1       	ldd	r26, Y+33	; 0x21
   13f7e:	ba a1       	ldd	r27, Y+34	; 0x22
   13f80:	bc 01       	movw	r22, r24
   13f82:	cd 01       	movw	r24, r26
   13f84:	0f 94 c3 29 	call	0x25386	; 0x25386 <sin>
   13f88:	dc 01       	movw	r26, r24
   13f8a:	cb 01       	movw	r24, r22
   13f8c:	9c 01       	movw	r18, r24
   13f8e:	ad 01       	movw	r20, r26
   13f90:	c7 01       	movw	r24, r14
   13f92:	b6 01       	movw	r22, r12
   13f94:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   13f98:	dc 01       	movw	r26, r24
   13f9a:	cb 01       	movw	r24, r22
   13f9c:	bc 01       	movw	r22, r24
   13f9e:	cd 01       	movw	r24, r26
   13fa0:	0f 94 61 27 	call	0x24ec2	; 0x24ec2 <__fixsfsi>
   13fa4:	dc 01       	movw	r26, r24
   13fa6:	cb 01       	movw	r24, r22
   13fa8:	98 2f       	mov	r25, r24
   13faa:	8f 81       	ldd	r24, Y+7	; 0x07
   13fac:	89 1b       	sub	r24, r25
   13fae:	01 e0       	ldi	r16, 0x01	; 1
   13fb0:	21 2f       	mov	r18, r17
   13fb2:	48 2f       	mov	r20, r24
   13fb4:	68 85       	ldd	r22, Y+8	; 0x08
   13fb6:	8f 81       	ldd	r24, Y+7	; 0x07
   13fb8:	0e 94 ca 8a 	call	0x11594	; 0x11594 <task_twi2_lcd_line>

			/* Store new set */
			s_rads_x = rads_x;
   13fbc:	8f 89       	ldd	r24, Y+23	; 0x17
   13fbe:	98 8d       	ldd	r25, Y+24	; 0x18
   13fc0:	a9 8d       	ldd	r26, Y+25	; 0x19
   13fc2:	ba 8d       	ldd	r27, Y+26	; 0x1a
   13fc4:	80 93 79 24 	sts	0x2479, r24	; 0x802479 <s_rads_x.8582>
   13fc8:	90 93 7a 24 	sts	0x247A, r25	; 0x80247a <s_rads_x.8582+0x1>
   13fcc:	a0 93 7b 24 	sts	0x247B, r26	; 0x80247b <s_rads_x.8582+0x2>
   13fd0:	b0 93 7c 24 	sts	0x247C, r27	; 0x80247c <s_rads_x.8582+0x3>
			s_rads_y = rads_y;
   13fd4:	8b 8d       	ldd	r24, Y+27	; 0x1b
   13fd6:	9c 8d       	ldd	r25, Y+28	; 0x1c
   13fd8:	ad 8d       	ldd	r26, Y+29	; 0x1d
   13fda:	be 8d       	ldd	r27, Y+30	; 0x1e
   13fdc:	80 93 7d 24 	sts	0x247D, r24	; 0x80247d <s_rads_y.8583>
   13fe0:	90 93 7e 24 	sts	0x247E, r25	; 0x80247e <s_rads_y.8583+0x1>
   13fe4:	a0 93 7f 24 	sts	0x247F, r26	; 0x80247f <s_rads_y.8583+0x2>
   13fe8:	b0 93 80 24 	sts	0x2480, r27	; 0x802480 <s_rads_y.8583+0x3>
			s_rads_z = rads_z;
   13fec:	8f 8d       	ldd	r24, Y+31	; 0x1f
   13fee:	98 a1       	ldd	r25, Y+32	; 0x20
   13ff0:	a9 a1       	ldd	r26, Y+33	; 0x21
   13ff2:	ba a1       	ldd	r27, Y+34	; 0x22
   13ff4:	80 93 81 24 	sts	0x2481, r24	; 0x802481 <s_rads_z.8584>
   13ff8:	90 93 82 24 	sts	0x2482, r25	; 0x802482 <s_rads_z.8584+0x1>
   13ffc:	a0 93 83 24 	sts	0x2483, r26	; 0x802483 <s_rads_z.8584+0x2>
   14000:	b0 93 84 24 	sts	0x2484, r27	; 0x802484 <s_rads_z.8584+0x3>
		}

		/* Calculate speed of rotation */
		if (g_pitch_tone_mode == 1) {
   14004:	80 91 15 26 	lds	r24, 0x2615	; 0x802615 <g_pitch_tone_mode>
   14008:	81 30       	cpi	r24, 0x01	; 1
   1400a:	09 f0       	breq	.+2      	; 0x1400e <task_twi2_lcd__gyro_gfxgyro+0x6a0>
   1400c:	4c c0       	rjmp	.+152    	; 0x140a6 <task_twi2_lcd__gyro_gfxgyro+0x738>
			int32_t speed = l_twi1_gyro_1_gyro_x_mdps + l_twi1_gyro_1_gyro_y_mdps + l_twi1_gyro_1_gyro_z_mdps;
   1400e:	2b 85       	ldd	r18, Y+11	; 0x0b
   14010:	3c 85       	ldd	r19, Y+12	; 0x0c
   14012:	4d 85       	ldd	r20, Y+13	; 0x0d
   14014:	5e 85       	ldd	r21, Y+14	; 0x0e
   14016:	8f 85       	ldd	r24, Y+15	; 0x0f
   14018:	98 89       	ldd	r25, Y+16	; 0x10
   1401a:	a9 89       	ldd	r26, Y+17	; 0x11
   1401c:	ba 89       	ldd	r27, Y+18	; 0x12
   1401e:	28 0f       	add	r18, r24
   14020:	39 1f       	adc	r19, r25
   14022:	4a 1f       	adc	r20, r26
   14024:	5b 1f       	adc	r21, r27
   14026:	8b 89       	ldd	r24, Y+19	; 0x13
   14028:	9c 89       	ldd	r25, Y+20	; 0x14
   1402a:	ad 89       	ldd	r26, Y+21	; 0x15
   1402c:	be 89       	ldd	r27, Y+22	; 0x16
   1402e:	82 0f       	add	r24, r18
   14030:	93 1f       	adc	r25, r19
   14032:	a4 1f       	adc	r26, r20
   14034:	b5 1f       	adc	r27, r21
   14036:	89 83       	std	Y+1, r24	; 0x01
   14038:	9a 83       	std	Y+2, r25	; 0x02
   1403a:	ab 83       	std	Y+3, r26	; 0x03
   1403c:	bc 83       	std	Y+4, r27	; 0x04
			if (speed < 0) {
   1403e:	89 81       	ldd	r24, Y+1	; 0x01
   14040:	9a 81       	ldd	r25, Y+2	; 0x02
   14042:	ab 81       	ldd	r26, Y+3	; 0x03
   14044:	bc 81       	ldd	r27, Y+4	; 0x04
   14046:	bb 23       	and	r27, r27
   14048:	7c f4       	brge	.+30     	; 0x14068 <task_twi2_lcd__gyro_gfxgyro+0x6fa>
				speed = -speed;
   1404a:	89 81       	ldd	r24, Y+1	; 0x01
   1404c:	9a 81       	ldd	r25, Y+2	; 0x02
   1404e:	ab 81       	ldd	r26, Y+3	; 0x03
   14050:	bc 81       	ldd	r27, Y+4	; 0x04
   14052:	b0 95       	com	r27
   14054:	a0 95       	com	r26
   14056:	90 95       	com	r25
   14058:	81 95       	neg	r24
   1405a:	9f 4f       	sbci	r25, 0xFF	; 255
   1405c:	af 4f       	sbci	r26, 0xFF	; 255
   1405e:	bf 4f       	sbci	r27, 0xFF	; 255
   14060:	89 83       	std	Y+1, r24	; 0x01
   14062:	9a 83       	std	Y+2, r25	; 0x02
   14064:	ab 83       	std	Y+3, r26	; 0x03
   14066:	bc 83       	std	Y+4, r27	; 0x04
			}
			if (speed > 400) {
   14068:	89 81       	ldd	r24, Y+1	; 0x01
   1406a:	9a 81       	ldd	r25, Y+2	; 0x02
   1406c:	ab 81       	ldd	r26, Y+3	; 0x03
   1406e:	bc 81       	ldd	r27, Y+4	; 0x04
   14070:	81 39       	cpi	r24, 0x91	; 145
   14072:	91 40       	sbci	r25, 0x01	; 1
   14074:	a1 05       	cpc	r26, r1
   14076:	b1 05       	cpc	r27, r1
   14078:	b4 f0       	brlt	.+44     	; 0x140a6 <task_twi2_lcd__gyro_gfxgyro+0x738>
				twi2_set_beep(18 + (uint8_t)(speed / 700), 10);
   1407a:	89 81       	ldd	r24, Y+1	; 0x01
   1407c:	9a 81       	ldd	r25, Y+2	; 0x02
   1407e:	ab 81       	ldd	r26, Y+3	; 0x03
   14080:	bc 81       	ldd	r27, Y+4	; 0x04
   14082:	2c eb       	ldi	r18, 0xBC	; 188
   14084:	32 e0       	ldi	r19, 0x02	; 2
   14086:	40 e0       	ldi	r20, 0x00	; 0
   14088:	50 e0       	ldi	r21, 0x00	; 0
   1408a:	bc 01       	movw	r22, r24
   1408c:	cd 01       	movw	r24, r26
   1408e:	0f 94 d3 2e 	call	0x25da6	; 0x25da6 <__divmodsi4>
   14092:	da 01       	movw	r26, r20
   14094:	c9 01       	movw	r24, r18
   14096:	8e 5e       	subi	r24, 0xEE	; 238
   14098:	6a e0       	ldi	r22, 0x0A	; 10
   1409a:	0e 94 31 67 	call	0xce62	; 0xce62 <twi2_set_beep>
				yield_ms(125);
   1409e:	8d e7       	ldi	r24, 0x7D	; 125
   140a0:	90 e0       	ldi	r25, 0x00	; 0
   140a2:	0e 94 88 f2 	call	0x1e510	; 0x1e510 <yield_ms>
			}
		}
	}
}
   140a6:	00 00       	nop
   140a8:	a2 96       	adiw	r28, 0x22	; 34
   140aa:	cd bf       	out	0x3d, r28	; 61
   140ac:	de bf       	out	0x3e, r29	; 62
   140ae:	df 91       	pop	r29
   140b0:	cf 91       	pop	r28
   140b2:	1f 91       	pop	r17
   140b4:	0f 91       	pop	r16
   140b6:	ff 90       	pop	r15
   140b8:	ef 90       	pop	r14
   140ba:	df 90       	pop	r13
   140bc:	cf 90       	pop	r12
   140be:	08 95       	ret

000140c0 <task_twi2_lcd__gyro_beepvario>:

void task_twi2_lcd__gyro_beepvario(void)
{
   140c0:	ef 92       	push	r14
   140c2:	ff 92       	push	r15
   140c4:	0f 93       	push	r16
   140c6:	1f 93       	push	r17
   140c8:	cf 93       	push	r28
   140ca:	df 93       	push	r29
   140cc:	cd b7       	in	r28, 0x3d	; 61
   140ce:	de b7       	in	r29, 0x3e	; 62
   140d0:	2d 97       	sbiw	r28, 0x0d	; 13
   140d2:	cd bf       	out	0x3d, r28	; 61
   140d4:	de bf       	out	0x3e, r29	; 62
	static uint32_t s_twi1_baro_p_100 = 100000UL;

	if (twi2_waitUntilReady(false)) {
   140d6:	80 e0       	ldi	r24, 0x00	; 0
   140d8:	0e 94 1c 63 	call	0xc638	; 0xc638 <twi2_waitUntilReady>
   140dc:	88 23       	and	r24, r24
   140de:	09 f4       	brne	.+2      	; 0x140e2 <task_twi2_lcd__gyro_beepvario+0x22>
   140e0:	80 c0       	rjmp	.+256    	; 0x141e2 <task_twi2_lcd__gyro_beepvario+0x122>
		/* Calculate variometer */
		int32_t l_twi1_baro_p_100;

		/* Get up-to-date global data */
		{
			irqflags_t flags			= cpu_irq_save();
   140e2:	0e 94 2d 5e 	call	0xbc5a	; 0xbc5a <cpu_irq_save>
   140e6:	8d 83       	std	Y+5, r24	; 0x05
			l_twi1_baro_p_100			= g_twi1_baro_p_100;
   140e8:	80 91 47 2a 	lds	r24, 0x2A47	; 0x802a47 <g_twi1_baro_p_100>
   140ec:	90 91 48 2a 	lds	r25, 0x2A48	; 0x802a48 <g_twi1_baro_p_100+0x1>
   140f0:	a0 91 49 2a 	lds	r26, 0x2A49	; 0x802a49 <g_twi1_baro_p_100+0x2>
   140f4:	b0 91 4a 2a 	lds	r27, 0x2A4A	; 0x802a4a <g_twi1_baro_p_100+0x3>
   140f8:	8e 83       	std	Y+6, r24	; 0x06
   140fa:	9f 83       	std	Y+7, r25	; 0x07
   140fc:	a8 87       	std	Y+8, r26	; 0x08
   140fe:	b9 87       	std	Y+9, r27	; 0x09
			cpu_irq_restore(flags);
   14100:	8d 81       	ldd	r24, Y+5	; 0x05
   14102:	0e 94 3d 5e 	call	0xbc7a	; 0xbc7a <cpu_irq_restore>
		}

		/* Calculate variometer tone */
		if (g_pitch_tone_mode == 2) {
   14106:	80 91 15 26 	lds	r24, 0x2615	; 0x802615 <g_pitch_tone_mode>
   1410a:	82 30       	cpi	r24, 0x02	; 2
   1410c:	09 f0       	breq	.+2      	; 0x14110 <task_twi2_lcd__gyro_beepvario+0x50>
   1410e:	5d c0       	rjmp	.+186    	; 0x141ca <task_twi2_lcd__gyro_beepvario+0x10a>
			int32_t vario = g_twi1_baro_p_100 - s_twi1_baro_p_100;
   14110:	80 91 47 2a 	lds	r24, 0x2A47	; 0x802a47 <g_twi1_baro_p_100>
   14114:	90 91 48 2a 	lds	r25, 0x2A48	; 0x802a48 <g_twi1_baro_p_100+0x1>
   14118:	a0 91 49 2a 	lds	r26, 0x2A49	; 0x802a49 <g_twi1_baro_p_100+0x2>
   1411c:	b0 91 4a 2a 	lds	r27, 0x2A4A	; 0x802a4a <g_twi1_baro_p_100+0x3>
   14120:	9c 01       	movw	r18, r24
   14122:	ad 01       	movw	r20, r26
   14124:	80 91 0b 20 	lds	r24, 0x200B	; 0x80200b <s_twi1_baro_p_100.8599>
   14128:	90 91 0c 20 	lds	r25, 0x200C	; 0x80200c <s_twi1_baro_p_100.8599+0x1>
   1412c:	a0 91 0d 20 	lds	r26, 0x200D	; 0x80200d <s_twi1_baro_p_100.8599+0x2>
   14130:	b0 91 0e 20 	lds	r27, 0x200E	; 0x80200e <s_twi1_baro_p_100.8599+0x3>
   14134:	79 01       	movw	r14, r18
   14136:	8a 01       	movw	r16, r20
   14138:	e8 1a       	sub	r14, r24
   1413a:	f9 0a       	sbc	r15, r25
   1413c:	0a 0b       	sbc	r16, r26
   1413e:	1b 0b       	sbc	r17, r27
   14140:	d8 01       	movw	r26, r16
   14142:	c7 01       	movw	r24, r14
   14144:	8a 87       	std	Y+10, r24	; 0x0a
   14146:	9b 87       	std	Y+11, r25	; 0x0b
   14148:	ac 87       	std	Y+12, r26	; 0x0c
   1414a:	bd 87       	std	Y+13, r27	; 0x0d
			uint32_t pitch = 100 - vario;
   1414c:	24 e6       	ldi	r18, 0x64	; 100
   1414e:	30 e0       	ldi	r19, 0x00	; 0
   14150:	40 e0       	ldi	r20, 0x00	; 0
   14152:	50 e0       	ldi	r21, 0x00	; 0
   14154:	8a 85       	ldd	r24, Y+10	; 0x0a
   14156:	9b 85       	ldd	r25, Y+11	; 0x0b
   14158:	ac 85       	ldd	r26, Y+12	; 0x0c
   1415a:	bd 85       	ldd	r27, Y+13	; 0x0d
   1415c:	79 01       	movw	r14, r18
   1415e:	8a 01       	movw	r16, r20
   14160:	e8 1a       	sub	r14, r24
   14162:	f9 0a       	sbc	r15, r25
   14164:	0a 0b       	sbc	r16, r26
   14166:	1b 0b       	sbc	r17, r27
   14168:	d8 01       	movw	r26, r16
   1416a:	c7 01       	movw	r24, r14
   1416c:	89 83       	std	Y+1, r24	; 0x01
   1416e:	9a 83       	std	Y+2, r25	; 0x02
   14170:	ab 83       	std	Y+3, r26	; 0x03
   14172:	bc 83       	std	Y+4, r27	; 0x04

			if (pitch < 10) {
   14174:	89 81       	ldd	r24, Y+1	; 0x01
   14176:	9a 81       	ldd	r25, Y+2	; 0x02
   14178:	ab 81       	ldd	r26, Y+3	; 0x03
   1417a:	bc 81       	ldd	r27, Y+4	; 0x04
   1417c:	0a 97       	sbiw	r24, 0x0a	; 10
   1417e:	a1 05       	cpc	r26, r1
   14180:	b1 05       	cpc	r27, r1
   14182:	48 f4       	brcc	.+18     	; 0x14196 <task_twi2_lcd__gyro_beepvario+0xd6>
				pitch = 10;
   14184:	8a e0       	ldi	r24, 0x0A	; 10
   14186:	90 e0       	ldi	r25, 0x00	; 0
   14188:	a0 e0       	ldi	r26, 0x00	; 0
   1418a:	b0 e0       	ldi	r27, 0x00	; 0
   1418c:	89 83       	std	Y+1, r24	; 0x01
   1418e:	9a 83       	std	Y+2, r25	; 0x02
   14190:	ab 83       	std	Y+3, r26	; 0x03
   14192:	bc 83       	std	Y+4, r27	; 0x04
   14194:	12 c0       	rjmp	.+36     	; 0x141ba <task_twi2_lcd__gyro_beepvario+0xfa>
			} else if (pitch > 255) {
   14196:	89 81       	ldd	r24, Y+1	; 0x01
   14198:	9a 81       	ldd	r25, Y+2	; 0x02
   1419a:	ab 81       	ldd	r26, Y+3	; 0x03
   1419c:	bc 81       	ldd	r27, Y+4	; 0x04
   1419e:	8f 3f       	cpi	r24, 0xFF	; 255
   141a0:	91 05       	cpc	r25, r1
   141a2:	a1 05       	cpc	r26, r1
   141a4:	b1 05       	cpc	r27, r1
   141a6:	49 f0       	breq	.+18     	; 0x141ba <task_twi2_lcd__gyro_beepvario+0xfa>
   141a8:	40 f0       	brcs	.+16     	; 0x141ba <task_twi2_lcd__gyro_beepvario+0xfa>
				pitch = 255;
   141aa:	8f ef       	ldi	r24, 0xFF	; 255
   141ac:	90 e0       	ldi	r25, 0x00	; 0
   141ae:	a0 e0       	ldi	r26, 0x00	; 0
   141b0:	b0 e0       	ldi	r27, 0x00	; 0
   141b2:	89 83       	std	Y+1, r24	; 0x01
   141b4:	9a 83       	std	Y+2, r25	; 0x02
   141b6:	ab 83       	std	Y+3, r26	; 0x03
   141b8:	bc 83       	std	Y+4, r27	; 0x04
			}

			twi2_set_beep(pitch, 10);
   141ba:	89 81       	ldd	r24, Y+1	; 0x01
   141bc:	6a e0       	ldi	r22, 0x0A	; 10
   141be:	0e 94 31 67 	call	0xce62	; 0xce62 <twi2_set_beep>
			yield_ms(125);
   141c2:	8d e7       	ldi	r24, 0x7D	; 125
   141c4:	90 e0       	ldi	r25, 0x00	; 0
   141c6:	0e 94 88 f2 	call	0x1e510	; 0x1e510 <yield_ms>
		}

		/* Update static value */
		s_twi1_baro_p_100 = l_twi1_baro_p_100;
   141ca:	8e 81       	ldd	r24, Y+6	; 0x06
   141cc:	9f 81       	ldd	r25, Y+7	; 0x07
   141ce:	a8 85       	ldd	r26, Y+8	; 0x08
   141d0:	b9 85       	ldd	r27, Y+9	; 0x09
   141d2:	80 93 0b 20 	sts	0x200B, r24	; 0x80200b <s_twi1_baro_p_100.8599>
   141d6:	90 93 0c 20 	sts	0x200C, r25	; 0x80200c <s_twi1_baro_p_100.8599+0x1>
   141da:	a0 93 0d 20 	sts	0x200D, r26	; 0x80200d <s_twi1_baro_p_100.8599+0x2>
   141de:	b0 93 0e 20 	sts	0x200E, r27	; 0x80200e <s_twi1_baro_p_100.8599+0x3>
	}
}
   141e2:	00 00       	nop
   141e4:	2d 96       	adiw	r28, 0x0d	; 13
   141e6:	cd bf       	out	0x3d, r28	; 61
   141e8:	de bf       	out	0x3e, r29	; 62
   141ea:	df 91       	pop	r29
   141ec:	cf 91       	pop	r28
   141ee:	1f 91       	pop	r17
   141f0:	0f 91       	pop	r16
   141f2:	ff 90       	pop	r15
   141f4:	ef 90       	pop	r14
   141f6:	08 95       	ret

000141f8 <task_twi2_lcd__gyro>:

void task_twi2_lcd__gyro(void)
{
   141f8:	cf 93       	push	r28
   141fa:	df 93       	push	r29
   141fc:	cd b7       	in	r28, 0x3d	; 61
   141fe:	de b7       	in	r29, 0x3e	; 62
	/* Mag lines */
	task_twi2_lcd__gyro_gfxmag();
   14200:	0e 94 2a 98 	call	0x13054	; 0x13054 <task_twi2_lcd__gyro_gfxmag>

	/* Accel lines */
	task_twi2_lcd__gyro_gfxaccel();
   14204:	46 da       	rcall	.-2932   	; 0x13692 <task_twi2_lcd__gyro_gfxaccel>
   14206:	b3 db       	rcall	.-2202   	; 0x1396e <task_twi2_lcd__gyro_gfxgyro>
   14208:	5b df       	rcall	.-330    	; 0x140c0 <task_twi2_lcd__gyro_beepvario>
   1420a:	00 00       	nop
   1420c:	df 91       	pop	r29
   1420e:	cf 91       	pop	r28
   14210:	08 95       	ret

00014212 <task_twi2_lcd__baro>:
   14212:	0f 93       	push	r16
   14214:	1f 93       	push	r17
   14216:	cf 93       	push	r28
   14218:	df 93       	push	r29
   1421a:	00 d0       	rcall	.+0      	; 0x1421c <task_twi2_lcd__baro+0xa>
   1421c:	00 d0       	rcall	.+0      	; 0x1421e <task_twi2_lcd__baro+0xc>
   1421e:	cd b7       	in	r28, 0x3d	; 61
   14220:	de b7       	in	r29, 0x3e	; 62
   14222:	8e 83       	std	Y+6, r24	; 0x06
   14224:	80 e0       	ldi	r24, 0x00	; 0
   14226:	0e 94 1c 63 	call	0xc638	; 0xc638 <twi2_waitUntilReady>
   1422a:	88 23       	and	r24, r24
   1422c:	09 f4       	brne	.+2      	; 0x14230 <task_twi2_lcd__baro+0x1e>
   1422e:	5d c0       	rjmp	.+186    	; 0x142ea <task_twi2_lcd__baro+0xd8>
   14230:	0e 94 2d 5e 	call	0xbc5a	; 0xbc5a <cpu_irq_save>
   14234:	8d 83       	std	Y+5, r24	; 0x05
   14236:	80 91 dc 2a 	lds	r24, 0x2ADC	; 0x802adc <g_qnh_p_h_100>
   1423a:	90 91 dd 2a 	lds	r25, 0x2ADD	; 0x802add <g_qnh_p_h_100+0x1>
   1423e:	a0 91 de 2a 	lds	r26, 0x2ADE	; 0x802ade <g_qnh_p_h_100+0x2>
   14242:	b0 91 df 2a 	lds	r27, 0x2ADF	; 0x802adf <g_qnh_p_h_100+0x3>
   14246:	89 83       	std	Y+1, r24	; 0x01
   14248:	9a 83       	std	Y+2, r25	; 0x02
   1424a:	ab 83       	std	Y+3, r26	; 0x03
   1424c:	bc 83       	std	Y+4, r27	; 0x04
   1424e:	89 81       	ldd	r24, Y+1	; 0x01
   14250:	9a 81       	ldd	r25, Y+2	; 0x02
   14252:	ab 81       	ldd	r26, Y+3	; 0x03
   14254:	bc 81       	ldd	r27, Y+4	; 0x04
   14256:	89 2b       	or	r24, r25
   14258:	8a 2b       	or	r24, r26
   1425a:	8b 2b       	or	r24, r27
   1425c:	61 f4       	brne	.+24     	; 0x14276 <task_twi2_lcd__baro+0x64>
   1425e:	80 91 47 2a 	lds	r24, 0x2A47	; 0x802a47 <g_twi1_baro_p_100>
   14262:	90 91 48 2a 	lds	r25, 0x2A48	; 0x802a48 <g_twi1_baro_p_100+0x1>
   14266:	a0 91 49 2a 	lds	r26, 0x2A49	; 0x802a49 <g_twi1_baro_p_100+0x2>
   1426a:	b0 91 4a 2a 	lds	r27, 0x2A4A	; 0x802a4a <g_twi1_baro_p_100+0x3>
   1426e:	89 83       	std	Y+1, r24	; 0x01
   14270:	9a 83       	std	Y+2, r25	; 0x02
   14272:	ab 83       	std	Y+3, r26	; 0x03
   14274:	bc 83       	std	Y+4, r27	; 0x04
   14276:	8d 81       	ldd	r24, Y+5	; 0x05
   14278:	0e 94 3d 5e 	call	0xbc7a	; 0xbc7a <cpu_irq_restore>
   1427c:	20 91 85 24 	lds	r18, 0x2485	; 0x802485 <s_twi1_baro_p_h_100.8610>
   14280:	30 91 86 24 	lds	r19, 0x2486	; 0x802486 <s_twi1_baro_p_h_100.8610+0x1>
   14284:	40 91 87 24 	lds	r20, 0x2487	; 0x802487 <s_twi1_baro_p_h_100.8610+0x2>
   14288:	50 91 88 24 	lds	r21, 0x2488	; 0x802488 <s_twi1_baro_p_h_100.8610+0x3>
   1428c:	89 81       	ldd	r24, Y+1	; 0x01
   1428e:	9a 81       	ldd	r25, Y+2	; 0x02
   14290:	ab 81       	ldd	r26, Y+3	; 0x03
   14292:	bc 81       	ldd	r27, Y+4	; 0x04
   14294:	28 17       	cp	r18, r24
   14296:	39 07       	cpc	r19, r25
   14298:	4a 07       	cpc	r20, r26
   1429a:	5b 07       	cpc	r21, r27
   1429c:	31 f1       	breq	.+76     	; 0x142ea <task_twi2_lcd__baro+0xd8>
   1429e:	89 81       	ldd	r24, Y+1	; 0x01
   142a0:	9a 81       	ldd	r25, Y+2	; 0x02
   142a2:	ab 81       	ldd	r26, Y+3	; 0x03
   142a4:	bc 81       	ldd	r27, Y+4	; 0x04
   142a6:	80 93 85 24 	sts	0x2485, r24	; 0x802485 <s_twi1_baro_p_h_100.8610>
   142aa:	90 93 86 24 	sts	0x2486, r25	; 0x802486 <s_twi1_baro_p_h_100.8610+0x1>
   142ae:	a0 93 87 24 	sts	0x2487, r26	; 0x802487 <s_twi1_baro_p_h_100.8610+0x2>
   142b2:	b0 93 88 24 	sts	0x2488, r27	; 0x802488 <s_twi1_baro_p_h_100.8610+0x3>
   142b6:	69 81       	ldd	r22, Y+1	; 0x01
   142b8:	7a 81       	ldd	r23, Y+2	; 0x02
   142ba:	8b 81       	ldd	r24, Y+3	; 0x03
   142bc:	9c 81       	ldd	r25, Y+4	; 0x04
   142be:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   142c2:	dc 01       	movw	r26, r24
   142c4:	cb 01       	movw	r24, r22
   142c6:	20 e0       	ldi	r18, 0x00	; 0
   142c8:	30 e0       	ldi	r19, 0x00	; 0
   142ca:	48 ec       	ldi	r20, 0xC8	; 200
   142cc:	52 e4       	ldi	r21, 0x42	; 66
   142ce:	bc 01       	movw	r22, r24
   142d0:	cd 01       	movw	r24, r26
   142d2:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   142d6:	dc 01       	movw	r26, r24
   142d8:	cb 01       	movw	r24, r22
   142da:	09 ee       	ldi	r16, 0xE9	; 233
   142dc:	18 e3       	ldi	r17, 0x38	; 56
   142de:	9c 01       	movw	r18, r24
   142e0:	ad 01       	movw	r20, r26
   142e2:	68 e7       	ldi	r22, 0x78	; 120
   142e4:	8e 81       	ldd	r24, Y+6	; 0x06
   142e6:	0e 94 8b 91 	call	0x12316	; 0x12316 <task_twi2_lcd_print_format_float_P>
   142ea:	00 00       	nop
   142ec:	26 96       	adiw	r28, 0x06	; 6
   142ee:	cd bf       	out	0x3d, r28	; 61
   142f0:	de bf       	out	0x3e, r29	; 62
   142f2:	df 91       	pop	r29
   142f4:	cf 91       	pop	r28
   142f6:	1f 91       	pop	r17
   142f8:	0f 91       	pop	r16
   142fa:	08 95       	ret

000142fc <task_twi2_lcd__environment>:
   142fc:	0f 93       	push	r16
   142fe:	1f 93       	push	r17
   14300:	cf 93       	push	r28
   14302:	df 93       	push	r29
   14304:	00 d0       	rcall	.+0      	; 0x14306 <task_twi2_lcd__environment+0xa>
   14306:	00 d0       	rcall	.+0      	; 0x14308 <task_twi2_lcd__environment+0xc>
   14308:	cd b7       	in	r28, 0x3d	; 61
   1430a:	de b7       	in	r29, 0x3e	; 62
   1430c:	8e 83       	std	Y+6, r24	; 0x06
   1430e:	80 e0       	ldi	r24, 0x00	; 0
   14310:	0e 94 1c 63 	call	0xc638	; 0xc638 <twi2_waitUntilReady>
   14314:	88 23       	and	r24, r24
   14316:	09 f4       	brne	.+2      	; 0x1431a <task_twi2_lcd__environment+0x1e>
   14318:	6c c0       	rjmp	.+216    	; 0x143f2 <task_twi2_lcd__environment+0xf6>
   1431a:	0e 94 2d 5e 	call	0xbc5a	; 0xbc5a <cpu_irq_save>
   1431e:	89 83       	std	Y+1, r24	; 0x01
   14320:	80 91 d5 2a 	lds	r24, 0x2AD5	; 0x802ad5 <g_env_temp_deg_100>
   14324:	90 91 d6 2a 	lds	r25, 0x2AD6	; 0x802ad6 <g_env_temp_deg_100+0x1>
   14328:	8a 83       	std	Y+2, r24	; 0x02
   1432a:	9b 83       	std	Y+3, r25	; 0x03
   1432c:	80 91 d7 2a 	lds	r24, 0x2AD7	; 0x802ad7 <g_env_hygro_RH_100>
   14330:	90 91 d8 2a 	lds	r25, 0x2AD8	; 0x802ad8 <g_env_hygro_RH_100+0x1>
   14334:	8c 83       	std	Y+4, r24	; 0x04
   14336:	9d 83       	std	Y+5, r25	; 0x05
   14338:	89 81       	ldd	r24, Y+1	; 0x01
   1433a:	0e 94 3d 5e 	call	0xbc7a	; 0xbc7a <cpu_irq_restore>
   1433e:	20 91 89 24 	lds	r18, 0x2489	; 0x802489 <s_env_temp_deg_100.8616>
   14342:	30 91 8a 24 	lds	r19, 0x248A	; 0x80248a <s_env_temp_deg_100.8616+0x1>
   14346:	8a 81       	ldd	r24, Y+2	; 0x02
   14348:	9b 81       	ldd	r25, Y+3	; 0x03
   1434a:	28 17       	cp	r18, r24
   1434c:	39 07       	cpc	r19, r25
   1434e:	21 f1       	breq	.+72     	; 0x14398 <task_twi2_lcd__environment+0x9c>
   14350:	8a 81       	ldd	r24, Y+2	; 0x02
   14352:	9b 81       	ldd	r25, Y+3	; 0x03
   14354:	80 93 89 24 	sts	0x2489, r24	; 0x802489 <s_env_temp_deg_100.8616>
   14358:	90 93 8a 24 	sts	0x248A, r25	; 0x80248a <s_env_temp_deg_100.8616+0x1>
   1435c:	8a 81       	ldd	r24, Y+2	; 0x02
   1435e:	9b 81       	ldd	r25, Y+3	; 0x03
   14360:	09 2e       	mov	r0, r25
   14362:	00 0c       	add	r0, r0
   14364:	aa 0b       	sbc	r26, r26
   14366:	bb 0b       	sbc	r27, r27
   14368:	bc 01       	movw	r22, r24
   1436a:	cd 01       	movw	r24, r26
   1436c:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   14370:	dc 01       	movw	r26, r24
   14372:	cb 01       	movw	r24, r22
   14374:	20 e0       	ldi	r18, 0x00	; 0
   14376:	30 e0       	ldi	r19, 0x00	; 0
   14378:	48 ec       	ldi	r20, 0xC8	; 200
   1437a:	52 e4       	ldi	r21, 0x42	; 66
   1437c:	bc 01       	movw	r22, r24
   1437e:	cd 01       	movw	r24, r26
   14380:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   14384:	dc 01       	movw	r26, r24
   14386:	cb 01       	movw	r24, r22
   14388:	02 ee       	ldi	r16, 0xE2	; 226
   1438a:	18 e3       	ldi	r17, 0x38	; 56
   1438c:	9c 01       	movw	r18, r24
   1438e:	ad 01       	movw	r20, r26
   14390:	6a e5       	ldi	r22, 0x5A	; 90
   14392:	8e 81       	ldd	r24, Y+6	; 0x06
   14394:	0e 94 8b 91 	call	0x12316	; 0x12316 <task_twi2_lcd_print_format_float_P>
   14398:	20 91 8b 24 	lds	r18, 0x248B	; 0x80248b <s_env_hygro_RH_100.8617>
   1439c:	30 91 8c 24 	lds	r19, 0x248C	; 0x80248c <s_env_hygro_RH_100.8617+0x1>
   143a0:	8c 81       	ldd	r24, Y+4	; 0x04
   143a2:	9d 81       	ldd	r25, Y+5	; 0x05
   143a4:	28 17       	cp	r18, r24
   143a6:	39 07       	cpc	r19, r25
   143a8:	21 f1       	breq	.+72     	; 0x143f2 <task_twi2_lcd__environment+0xf6>
   143aa:	8c 81       	ldd	r24, Y+4	; 0x04
   143ac:	9d 81       	ldd	r25, Y+5	; 0x05
   143ae:	80 93 8b 24 	sts	0x248B, r24	; 0x80248b <s_env_hygro_RH_100.8617>
   143b2:	90 93 8c 24 	sts	0x248C, r25	; 0x80248c <s_env_hygro_RH_100.8617+0x1>
   143b6:	8c 81       	ldd	r24, Y+4	; 0x04
   143b8:	9d 81       	ldd	r25, Y+5	; 0x05
   143ba:	09 2e       	mov	r0, r25
   143bc:	00 0c       	add	r0, r0
   143be:	aa 0b       	sbc	r26, r26
   143c0:	bb 0b       	sbc	r27, r27
   143c2:	bc 01       	movw	r22, r24
   143c4:	cd 01       	movw	r24, r26
   143c6:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   143ca:	dc 01       	movw	r26, r24
   143cc:	cb 01       	movw	r24, r22
   143ce:	20 e0       	ldi	r18, 0x00	; 0
   143d0:	30 e0       	ldi	r19, 0x00	; 0
   143d2:	48 ec       	ldi	r20, 0xC8	; 200
   143d4:	52 e4       	ldi	r21, 0x42	; 66
   143d6:	bc 01       	movw	r22, r24
   143d8:	cd 01       	movw	r24, r26
   143da:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   143de:	dc 01       	movw	r26, r24
   143e0:	cb 01       	movw	r24, r22
   143e2:	02 ee       	ldi	r16, 0xE2	; 226
   143e4:	18 e3       	ldi	r17, 0x38	; 56
   143e6:	9c 01       	movw	r18, r24
   143e8:	ad 01       	movw	r20, r26
   143ea:	64 e6       	ldi	r22, 0x64	; 100
   143ec:	8e 81       	ldd	r24, Y+6	; 0x06
   143ee:	0e 94 8b 91 	call	0x12316	; 0x12316 <task_twi2_lcd_print_format_float_P>
   143f2:	00 00       	nop
   143f4:	26 96       	adiw	r28, 0x06	; 6
   143f6:	cd bf       	out	0x3d, r28	; 61
   143f8:	de bf       	out	0x3e, r29	; 62
   143fa:	df 91       	pop	r29
   143fc:	cf 91       	pop	r28
   143fe:	1f 91       	pop	r17
   14400:	0f 91       	pop	r16
   14402:	08 95       	ret

00014404 <task_twi2_lcd>:
   14404:	2f 92       	push	r2
   14406:	3f 92       	push	r3
   14408:	4f 92       	push	r4
   1440a:	5f 92       	push	r5
   1440c:	6f 92       	push	r6
   1440e:	7f 92       	push	r7
   14410:	8f 92       	push	r8
   14412:	9f 92       	push	r9
   14414:	af 92       	push	r10
   14416:	bf 92       	push	r11
   14418:	cf 92       	push	r12
   1441a:	df 92       	push	r13
   1441c:	ef 92       	push	r14
   1441e:	ff 92       	push	r15
   14420:	0f 93       	push	r16
   14422:	1f 93       	push	r17
   14424:	cf 93       	push	r28
   14426:	df 93       	push	r29
   14428:	cd b7       	in	r28, 0x3d	; 61
   1442a:	de b7       	in	r29, 0x3e	; 62
   1442c:	29 97       	sbiw	r28, 0x09	; 9
   1442e:	cd bf       	out	0x3d, r28	; 61
   14430:	de bf       	out	0x3e, r29	; 62
   14432:	80 91 57 2a 	lds	r24, 0x2A57	; 0x802a57 <g_twi2_lcd_version>
   14436:	81 31       	cpi	r24, 0x11	; 17
   14438:	08 f4       	brcc	.+2      	; 0x1443c <task_twi2_lcd+0x38>
   1443a:	62 c0       	rjmp	.+196    	; 0x14500 <task_twi2_lcd+0xfc>
   1443c:	8c e3       	ldi	r24, 0x3C	; 60
   1443e:	89 83       	std	Y+1, r24	; 0x01
   14440:	80 91 45 26 	lds	r24, 0x2645	; 0x802645 <g_1pps_twi_new>
   14444:	88 23       	and	r24, r24
   14446:	21 f0       	breq	.+8      	; 0x14450 <task_twi2_lcd+0x4c>
   14448:	10 92 45 26 	sts	0x2645, r1	; 0x802645 <g_1pps_twi_new>
   1444c:	10 92 8d 24 	sts	0x248D, r1	; 0x80248d <s_lcd_entry_state.8624>
   14450:	80 91 8d 24 	lds	r24, 0x248D	; 0x80248d <s_lcd_entry_state.8624>
   14454:	88 2f       	mov	r24, r24
   14456:	90 e0       	ldi	r25, 0x00	; 0
   14458:	82 30       	cpi	r24, 0x02	; 2
   1445a:	91 05       	cpc	r25, r1
   1445c:	21 f1       	breq	.+72     	; 0x144a6 <task_twi2_lcd+0xa2>
   1445e:	83 30       	cpi	r24, 0x03	; 3
   14460:	91 05       	cpc	r25, r1
   14462:	2c f4       	brge	.+10     	; 0x1446e <task_twi2_lcd+0x6a>
   14464:	00 97       	sbiw	r24, 0x00	; 0
   14466:	49 f0       	breq	.+18     	; 0x1447a <task_twi2_lcd+0x76>
   14468:	01 97       	sbiw	r24, 0x01	; 1
   1446a:	81 f0       	breq	.+32     	; 0x1448c <task_twi2_lcd+0x88>
   1446c:	38 c0       	rjmp	.+112    	; 0x144de <task_twi2_lcd+0xda>
   1446e:	83 30       	cpi	r24, 0x03	; 3
   14470:	91 05       	cpc	r25, r1
   14472:	11 f1       	breq	.+68     	; 0x144b8 <task_twi2_lcd+0xb4>
   14474:	04 97       	sbiw	r24, 0x04	; 4
   14476:	51 f1       	breq	.+84     	; 0x144cc <task_twi2_lcd+0xc8>
   14478:	32 c0       	rjmp	.+100    	; 0x144de <task_twi2_lcd+0xda>
   1447a:	89 81       	ldd	r24, Y+1	; 0x01
   1447c:	0e 94 11 93 	call	0x12622	; 0x12622 <task_twi2_lcd__cpu1>
   14480:	80 91 8d 24 	lds	r24, 0x248D	; 0x80248d <s_lcd_entry_state.8624>
   14484:	8f 5f       	subi	r24, 0xFF	; 255
   14486:	80 93 8d 24 	sts	0x248D, r24	; 0x80248d <s_lcd_entry_state.8624>
   1448a:	2b c0       	rjmp	.+86     	; 0x144e2 <task_twi2_lcd+0xde>
   1448c:	80 91 0f 20 	lds	r24, 0x200F	; 0x80200f <g_adc_enabled>
   14490:	88 23       	and	r24, r24
   14492:	19 f0       	breq	.+6      	; 0x1449a <task_twi2_lcd+0x96>
   14494:	89 81       	ldd	r24, Y+1	; 0x01
   14496:	0e 94 fd 94 	call	0x129fa	; 0x129fa <task_twi2_lcd__cpu2>
   1449a:	80 91 8d 24 	lds	r24, 0x248D	; 0x80248d <s_lcd_entry_state.8624>
   1449e:	8f 5f       	subi	r24, 0xFF	; 255
   144a0:	80 93 8d 24 	sts	0x248D, r24	; 0x80248d <s_lcd_entry_state.8624>
   144a4:	1e c0       	rjmp	.+60     	; 0x144e2 <task_twi2_lcd+0xde>
   144a6:	89 81       	ldd	r24, Y+1	; 0x01
   144a8:	0e 94 7f 95 	call	0x12afe	; 0x12afe <task_twi2_lcd__sim1>
   144ac:	80 91 8d 24 	lds	r24, 0x248D	; 0x80248d <s_lcd_entry_state.8624>
   144b0:	8f 5f       	subi	r24, 0xFF	; 255
   144b2:	80 93 8d 24 	sts	0x248D, r24	; 0x80248d <s_lcd_entry_state.8624>
   144b6:	15 c0       	rjmp	.+42     	; 0x144e2 <task_twi2_lcd+0xde>
   144b8:	89 81       	ldd	r24, Y+1	; 0x01
   144ba:	20 df       	rcall	.-448    	; 0x142fc <task_twi2_lcd__environment>
   144bc:	89 81       	ldd	r24, Y+1	; 0x01
   144be:	a9 de       	rcall	.-686    	; 0x14212 <task_twi2_lcd__baro>
   144c0:	80 91 8d 24 	lds	r24, 0x248D	; 0x80248d <s_lcd_entry_state.8624>
   144c4:	8f 5f       	subi	r24, 0xFF	; 255
   144c6:	80 93 8d 24 	sts	0x248D, r24	; 0x80248d <s_lcd_entry_state.8624>
   144ca:	0b c0       	rjmp	.+22     	; 0x144e2 <task_twi2_lcd+0xde>
   144cc:	89 81       	ldd	r24, Y+1	; 0x01
   144ce:	0e 94 db 97 	call	0x12fb6	; 0x12fb6 <task_twi2_lcd__hygro>
   144d2:	10 92 8d 24 	sts	0x248D, r1	; 0x80248d <s_lcd_entry_state.8624>
   144d6:	81 e0       	ldi	r24, 0x01	; 1
   144d8:	0e 94 1c 63 	call	0xc638	; 0xc638 <twi2_waitUntilReady>
   144dc:	02 c0       	rjmp	.+4      	; 0x144e2 <task_twi2_lcd+0xde>
   144de:	10 92 8d 24 	sts	0x248D, r1	; 0x80248d <s_lcd_entry_state.8624>
   144e2:	8a de       	rcall	.-748    	; 0x141f8 <task_twi2_lcd__gyro>
   144e4:	0e 94 68 92 	call	0x124d0	; 0x124d0 <task_twi2_lcd__pll>
   144e8:	80 91 58 2a 	lds	r24, 0x2A58	; 0x802a58 <g_twi2_lcd_repaint>
   144ec:	88 23       	and	r24, r24
   144ee:	09 f4       	brne	.+2      	; 0x144f2 <task_twi2_lcd+0xee>
   144f0:	2a c1       	rjmp	.+596    	; 0x14746 <task_twi2_lcd+0x342>
   144f2:	10 92 58 2a 	sts	0x2A58, r1	; 0x802a58 <g_twi2_lcd_repaint>
   144f6:	0e 94 17 8d 	call	0x11a2e	; 0x11a2e <task_twi2_lcd_header>
   144fa:	0e 94 59 8d 	call	0x11ab2	; 0x11ab2 <task_twi2_lcd_template>
   144fe:	23 c1       	rjmp	.+582    	; 0x14746 <task_twi2_lcd+0x342>
   14500:	80 91 57 2a 	lds	r24, 0x2A57	; 0x802a57 <g_twi2_lcd_version>
   14504:	80 31       	cpi	r24, 0x10	; 16
   14506:	09 f0       	breq	.+2      	; 0x1450a <task_twi2_lcd+0x106>
   14508:	1e c1       	rjmp	.+572    	; 0x14746 <task_twi2_lcd+0x342>
   1450a:	81 e0       	ldi	r24, 0x01	; 1
   1450c:	0e 94 1c 63 	call	0xc638	; 0xc638 <twi2_waitUntilReady>
   14510:	88 23       	and	r24, r24
   14512:	09 f4       	brne	.+2      	; 0x14516 <task_twi2_lcd+0x112>
   14514:	18 c1       	rjmp	.+560    	; 0x14746 <task_twi2_lcd+0x342>
   14516:	84 e8       	ldi	r24, 0x84	; 132
   14518:	80 93 2f 20 	sts	0x202F, r24	; 0x80202f <g_twi2_packet+0x1>
   1451c:	81 e0       	ldi	r24, 0x01	; 1
   1451e:	80 93 fb 2c 	sts	0x2CFB, r24	; 0x802cfb <g_twi2_m_data>
   14522:	80 e8       	ldi	r24, 0x80	; 128
   14524:	80 93 fc 2c 	sts	0x2CFC, r24	; 0x802cfc <g_twi2_m_data+0x1>
   14528:	82 e0       	ldi	r24, 0x02	; 2
   1452a:	90 e0       	ldi	r25, 0x00	; 0
   1452c:	80 93 36 20 	sts	0x2036, r24	; 0x802036 <g_twi2_packet+0x8>
   14530:	90 93 37 20 	sts	0x2037, r25	; 0x802037 <g_twi2_packet+0x9>
   14534:	6e e2       	ldi	r22, 0x2E	; 46
   14536:	70 e2       	ldi	r23, 0x20	; 32
   14538:	80 e8       	ldi	r24, 0x80	; 128
   1453a:	94 e0       	ldi	r25, 0x04	; 4
   1453c:	0e 94 7d 60 	call	0xc0fa	; 0xc0fa <twi_master_write>
   14540:	0e 94 1a 5f 	call	0xbe34	; 0xbe34 <sysclk_get_cpu_hz>
   14544:	dc 01       	movw	r26, r24
   14546:	cb 01       	movw	r24, r22
   14548:	8c 01       	movw	r16, r24
   1454a:	9d 01       	movw	r18, r26
   1454c:	40 e0       	ldi	r20, 0x00	; 0
   1454e:	50 e0       	ldi	r21, 0x00	; 0
   14550:	ba 01       	movw	r22, r20
   14552:	0a 83       	std	Y+2, r16	; 0x02
   14554:	1b 83       	std	Y+3, r17	; 0x03
   14556:	2c 83       	std	Y+4, r18	; 0x04
   14558:	3d 83       	std	Y+5, r19	; 0x05
   1455a:	4e 83       	std	Y+6, r20	; 0x06
   1455c:	5f 83       	std	Y+7, r21	; 0x07
   1455e:	68 87       	std	Y+8, r22	; 0x08
   14560:	79 87       	std	Y+9, r23	; 0x09
   14562:	2a 80       	ldd	r2, Y+2	; 0x02
   14564:	3b 80       	ldd	r3, Y+3	; 0x03
   14566:	4c 80       	ldd	r4, Y+4	; 0x04
   14568:	5d 80       	ldd	r5, Y+5	; 0x05
   1456a:	6e 80       	ldd	r6, Y+6	; 0x06
   1456c:	7f 80       	ldd	r7, Y+7	; 0x07
   1456e:	88 84       	ldd	r8, Y+8	; 0x08
   14570:	99 84       	ldd	r9, Y+9	; 0x09
   14572:	22 2d       	mov	r18, r2
   14574:	33 2d       	mov	r19, r3
   14576:	44 2d       	mov	r20, r4
   14578:	55 2d       	mov	r21, r5
   1457a:	66 2d       	mov	r22, r6
   1457c:	77 2d       	mov	r23, r7
   1457e:	88 2d       	mov	r24, r8
   14580:	99 2d       	mov	r25, r9
   14582:	02 e0       	ldi	r16, 0x02	; 2
   14584:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
   14588:	a2 2e       	mov	r10, r18
   1458a:	b3 2e       	mov	r11, r19
   1458c:	c4 2e       	mov	r12, r20
   1458e:	d5 2e       	mov	r13, r21
   14590:	e6 2e       	mov	r14, r22
   14592:	f7 2e       	mov	r15, r23
   14594:	08 2f       	mov	r16, r24
   14596:	19 2f       	mov	r17, r25
   14598:	2a 2c       	mov	r2, r10
   1459a:	3b 2c       	mov	r3, r11
   1459c:	4c 2c       	mov	r4, r12
   1459e:	5d 2c       	mov	r5, r13
   145a0:	6e 2c       	mov	r6, r14
   145a2:	7f 2c       	mov	r7, r15
   145a4:	80 2e       	mov	r8, r16
   145a6:	91 2e       	mov	r9, r17
   145a8:	22 2d       	mov	r18, r2
   145aa:	33 2d       	mov	r19, r3
   145ac:	44 2d       	mov	r20, r4
   145ae:	55 2d       	mov	r21, r5
   145b0:	66 2d       	mov	r22, r6
   145b2:	77 2d       	mov	r23, r7
   145b4:	88 2d       	mov	r24, r8
   145b6:	99 2d       	mov	r25, r9
   145b8:	05 e0       	ldi	r16, 0x05	; 5
   145ba:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
   145be:	a2 2e       	mov	r10, r18
   145c0:	b3 2e       	mov	r11, r19
   145c2:	c4 2e       	mov	r12, r20
   145c4:	d5 2e       	mov	r13, r21
   145c6:	e6 2e       	mov	r14, r22
   145c8:	f7 2e       	mov	r15, r23
   145ca:	08 2f       	mov	r16, r24
   145cc:	19 2f       	mov	r17, r25
   145ce:	2a 2d       	mov	r18, r10
   145d0:	3b 2d       	mov	r19, r11
   145d2:	4c 2d       	mov	r20, r12
   145d4:	5d 2d       	mov	r21, r13
   145d6:	6e 2d       	mov	r22, r14
   145d8:	7f 2d       	mov	r23, r15
   145da:	80 2f       	mov	r24, r16
   145dc:	91 2f       	mov	r25, r17
   145de:	a2 2c       	mov	r10, r2
   145e0:	b3 2c       	mov	r11, r3
   145e2:	c4 2c       	mov	r12, r4
   145e4:	d5 2c       	mov	r13, r5
   145e6:	e6 2c       	mov	r14, r6
   145e8:	f7 2c       	mov	r15, r7
   145ea:	08 2d       	mov	r16, r8
   145ec:	19 2d       	mov	r17, r9
   145ee:	0f 94 77 30 	call	0x260ee	; 0x260ee <__subdi3>
   145f2:	a2 2e       	mov	r10, r18
   145f4:	b3 2e       	mov	r11, r19
   145f6:	c4 2e       	mov	r12, r20
   145f8:	d5 2e       	mov	r13, r21
   145fa:	e6 2e       	mov	r14, r22
   145fc:	f7 2e       	mov	r15, r23
   145fe:	08 2f       	mov	r16, r24
   14600:	19 2f       	mov	r17, r25
   14602:	2a 2d       	mov	r18, r10
   14604:	3b 2d       	mov	r19, r11
   14606:	4c 2d       	mov	r20, r12
   14608:	5d 2d       	mov	r21, r13
   1460a:	6e 2d       	mov	r22, r14
   1460c:	7f 2d       	mov	r23, r15
   1460e:	80 2f       	mov	r24, r16
   14610:	91 2f       	mov	r25, r17
   14612:	aa 80       	ldd	r10, Y+2	; 0x02
   14614:	bb 80       	ldd	r11, Y+3	; 0x03
   14616:	cc 80       	ldd	r12, Y+4	; 0x04
   14618:	dd 80       	ldd	r13, Y+5	; 0x05
   1461a:	ee 80       	ldd	r14, Y+6	; 0x06
   1461c:	ff 80       	ldd	r15, Y+7	; 0x07
   1461e:	08 85       	ldd	r16, Y+8	; 0x08
   14620:	19 85       	ldd	r17, Y+9	; 0x09
   14622:	0f 94 62 30 	call	0x260c4	; 0x260c4 <__adddi3>
   14626:	a2 2e       	mov	r10, r18
   14628:	b3 2e       	mov	r11, r19
   1462a:	c4 2e       	mov	r12, r20
   1462c:	d5 2e       	mov	r13, r21
   1462e:	e6 2e       	mov	r14, r22
   14630:	f7 2e       	mov	r15, r23
   14632:	08 2f       	mov	r16, r24
   14634:	19 2f       	mov	r17, r25
   14636:	2a 2d       	mov	r18, r10
   14638:	3b 2d       	mov	r19, r11
   1463a:	4c 2d       	mov	r20, r12
   1463c:	5d 2d       	mov	r21, r13
   1463e:	6e 2d       	mov	r22, r14
   14640:	7f 2d       	mov	r23, r15
   14642:	80 2f       	mov	r24, r16
   14644:	91 2f       	mov	r25, r17
   14646:	03 e0       	ldi	r16, 0x03	; 3
   14648:	0f 94 2b 30 	call	0x26056	; 0x26056 <__ashldi3>
   1464c:	22 2e       	mov	r2, r18
   1464e:	33 2e       	mov	r3, r19
   14650:	44 2e       	mov	r4, r20
   14652:	55 2e       	mov	r5, r21
   14654:	66 2e       	mov	r6, r22
   14656:	77 2e       	mov	r7, r23
   14658:	88 2e       	mov	r8, r24
   1465a:	99 2e       	mov	r9, r25
   1465c:	a2 2c       	mov	r10, r2
   1465e:	b3 2c       	mov	r11, r3
   14660:	c4 2c       	mov	r12, r4
   14662:	d5 2c       	mov	r13, r5
   14664:	e6 2c       	mov	r14, r6
   14666:	f7 2c       	mov	r15, r7
   14668:	08 2d       	mov	r16, r8
   1466a:	19 2d       	mov	r17, r9
   1466c:	2a 2c       	mov	r2, r10
   1466e:	3b 2c       	mov	r3, r11
   14670:	4c 2c       	mov	r4, r12
   14672:	5d 2c       	mov	r5, r13
   14674:	6e 2c       	mov	r6, r14
   14676:	7f 2c       	mov	r7, r15
   14678:	80 2e       	mov	r8, r16
   1467a:	91 2e       	mov	r9, r17
   1467c:	0f 2e       	mov	r0, r31
   1467e:	f6 e0       	ldi	r31, 0x06	; 6
   14680:	af 2e       	mov	r10, r31
   14682:	f0 2d       	mov	r31, r0
   14684:	b1 2c       	mov	r11, r1
   14686:	c1 2c       	mov	r12, r1
   14688:	d1 2c       	mov	r13, r1
   1468a:	e1 2c       	mov	r14, r1
   1468c:	f1 2c       	mov	r15, r1
   1468e:	00 e0       	ldi	r16, 0x00	; 0
   14690:	10 e0       	ldi	r17, 0x00	; 0
   14692:	22 2d       	mov	r18, r2
   14694:	33 2d       	mov	r19, r3
   14696:	44 2d       	mov	r20, r4
   14698:	55 2d       	mov	r21, r5
   1469a:	66 2d       	mov	r22, r6
   1469c:	77 2d       	mov	r23, r7
   1469e:	88 2d       	mov	r24, r8
   146a0:	99 2d       	mov	r25, r9
   146a2:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
   146a6:	22 2e       	mov	r2, r18
   146a8:	33 2e       	mov	r3, r19
   146aa:	44 2e       	mov	r4, r20
   146ac:	55 2e       	mov	r5, r21
   146ae:	66 2e       	mov	r6, r22
   146b0:	77 2e       	mov	r7, r23
   146b2:	88 2e       	mov	r8, r24
   146b4:	99 2e       	mov	r9, r25
   146b6:	a2 2c       	mov	r10, r2
   146b8:	b3 2c       	mov	r11, r3
   146ba:	c4 2c       	mov	r12, r4
   146bc:	d5 2c       	mov	r13, r5
   146be:	e6 2c       	mov	r14, r6
   146c0:	f7 2c       	mov	r15, r7
   146c2:	08 2d       	mov	r16, r8
   146c4:	19 2d       	mov	r17, r9
   146c6:	2a 2d       	mov	r18, r10
   146c8:	3b 2d       	mov	r19, r11
   146ca:	4c 2d       	mov	r20, r12
   146cc:	5d 2d       	mov	r21, r13
   146ce:	6e 2d       	mov	r22, r14
   146d0:	7f 2d       	mov	r23, r15
   146d2:	80 2f       	mov	r24, r16
   146d4:	91 2f       	mov	r25, r17
   146d6:	21 5c       	subi	r18, 0xC1	; 193
   146d8:	3d 4b       	sbci	r19, 0xBD	; 189
   146da:	40 4f       	sbci	r20, 0xF0	; 240
   146dc:	5f 4f       	sbci	r21, 0xFF	; 255
   146de:	6f 4f       	sbci	r22, 0xFF	; 255
   146e0:	7f 4f       	sbci	r23, 0xFF	; 255
   146e2:	8f 4f       	sbci	r24, 0xFF	; 255
   146e4:	9f 4f       	sbci	r25, 0xFF	; 255
   146e6:	a2 2e       	mov	r10, r18
   146e8:	b3 2e       	mov	r11, r19
   146ea:	c4 2e       	mov	r12, r20
   146ec:	d5 2e       	mov	r13, r21
   146ee:	e6 2e       	mov	r14, r22
   146f0:	f7 2e       	mov	r15, r23
   146f2:	08 2f       	mov	r16, r24
   146f4:	19 2f       	mov	r17, r25
   146f6:	2a 2d       	mov	r18, r10
   146f8:	3b 2d       	mov	r19, r11
   146fa:	4c 2d       	mov	r20, r12
   146fc:	5d 2d       	mov	r21, r13
   146fe:	6e 2d       	mov	r22, r14
   14700:	7f 2d       	mov	r23, r15
   14702:	80 2f       	mov	r24, r16
   14704:	91 2f       	mov	r25, r17
   14706:	0f 94 cf 27 	call	0x24f9e	; 0x24f9e <__floatundisf>
   1470a:	dc 01       	movw	r26, r24
   1470c:	cb 01       	movw	r24, r22
   1470e:	20 e0       	ldi	r18, 0x00	; 0
   14710:	34 e2       	ldi	r19, 0x24	; 36
   14712:	44 e7       	ldi	r20, 0x74	; 116
   14714:	59 e4       	ldi	r21, 0x49	; 73
   14716:	bc 01       	movw	r22, r24
   14718:	cd 01       	movw	r24, r26
   1471a:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   1471e:	dc 01       	movw	r26, r24
   14720:	cb 01       	movw	r24, r22
   14722:	bc 01       	movw	r22, r24
   14724:	cd 01       	movw	r24, r26
   14726:	0f 94 2c 27 	call	0x24e58	; 0x24e58 <__fixunssfdi>
   1472a:	a2 2e       	mov	r10, r18
   1472c:	b3 2e       	mov	r11, r19
   1472e:	c4 2e       	mov	r12, r20
   14730:	d5 2e       	mov	r13, r21
   14732:	e6 2e       	mov	r14, r22
   14734:	f7 2e       	mov	r15, r23
   14736:	08 2f       	mov	r16, r24
   14738:	19 2f       	mov	r17, r25
   1473a:	d6 01       	movw	r26, r12
   1473c:	c5 01       	movw	r24, r10
   1473e:	bc 01       	movw	r22, r24
   14740:	cd 01       	movw	r24, r26
   14742:	0e 94 5a 60 	call	0xc0b4	; 0xc0b4 <__portable_avr_delay_cycles>
   14746:	00 00       	nop
   14748:	29 96       	adiw	r28, 0x09	; 9
   1474a:	cd bf       	out	0x3d, r28	; 61
   1474c:	de bf       	out	0x3e, r29	; 62
   1474e:	df 91       	pop	r29
   14750:	cf 91       	pop	r28
   14752:	1f 91       	pop	r17
   14754:	0f 91       	pop	r16
   14756:	ff 90       	pop	r15
   14758:	ef 90       	pop	r14
   1475a:	df 90       	pop	r13
   1475c:	cf 90       	pop	r12
   1475e:	bf 90       	pop	r11
   14760:	af 90       	pop	r10
   14762:	9f 90       	pop	r9
   14764:	8f 90       	pop	r8
   14766:	7f 90       	pop	r7
   14768:	6f 90       	pop	r6
   1476a:	5f 90       	pop	r5
   1476c:	4f 90       	pop	r4
   1476e:	3f 90       	pop	r3
   14770:	2f 90       	pop	r2
   14772:	08 95       	ret

00014774 <task_twi>:
   14774:	cf 93       	push	r28
   14776:	df 93       	push	r29
   14778:	cd b7       	in	r28, 0x3d	; 61
   1477a:	de b7       	in	r29, 0x3e	; 62
   1477c:	80 91 28 27 	lds	r24, 0x2728	; 0x802728 <g_workmode>
   14780:	82 30       	cpi	r24, 0x02	; 2
   14782:	09 f4       	brne	.+2      	; 0x14786 <task_twi+0x12>
   14784:	3f de       	rcall	.-898    	; 0x14404 <task_twi2_lcd>
   14786:	80 e0       	ldi	r24, 0x00	; 0
   14788:	0e 94 23 65 	call	0xca46	; 0xca46 <twi2_set_leds>
   1478c:	00 00       	nop
   1478e:	df 91       	pop	r29
   14790:	cf 91       	pop	r28
   14792:	08 95       	ret

00014794 <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
   14794:	cf 93       	push	r28
   14796:	df 93       	push	r29
   14798:	cd b7       	in	r28, 0x3d	; 61
   1479a:	de b7       	in	r29, 0x3e	; 62
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
}
   1479c:	00 00       	nop
   1479e:	df 91       	pop	r29
   147a0:	cf 91       	pop	r28
   147a2:	08 95       	ret

000147a4 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
   147a4:	cf 93       	push	r28
   147a6:	df 93       	push	r29
   147a8:	1f 92       	push	r1
   147aa:	cd b7       	in	r28, 0x3d	; 61
   147ac:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
   147ae:	8f e3       	ldi	r24, 0x3F	; 63
   147b0:	90 e0       	ldi	r25, 0x00	; 0
   147b2:	fc 01       	movw	r30, r24
   147b4:	80 81       	ld	r24, Z
   147b6:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
   147b8:	f8 94       	cli
	return flags;
   147ba:	89 81       	ldd	r24, Y+1	; 0x01
}
   147bc:	0f 90       	pop	r0
   147be:	df 91       	pop	r29
   147c0:	cf 91       	pop	r28
   147c2:	08 95       	ret

000147c4 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
   147c4:	cf 93       	push	r28
   147c6:	df 93       	push	r29
   147c8:	1f 92       	push	r1
   147ca:	cd b7       	in	r28, 0x3d	; 61
   147cc:	de b7       	in	r29, 0x3e	; 62
   147ce:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
   147d0:	8f e3       	ldi	r24, 0x3F	; 63
   147d2:	90 e0       	ldi	r25, 0x00	; 0
   147d4:	29 81       	ldd	r18, Y+1	; 0x01
   147d6:	fc 01       	movw	r30, r24
   147d8:	20 83       	st	Z, r18
}
   147da:	00 00       	nop
   147dc:	0f 90       	pop	r0
   147de:	df 91       	pop	r29
   147e0:	cf 91       	pop	r28
   147e2:	08 95       	ret

000147e4 <sleepmgr_lock_mode>:
 * not put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to lock.
 */
static inline void sleepmgr_lock_mode(enum sleepmgr_mode mode)
{
   147e4:	cf 93       	push	r28
   147e6:	df 93       	push	r29
   147e8:	1f 92       	push	r1
   147ea:	1f 92       	push	r1
   147ec:	cd b7       	in	r28, 0x3d	; 61
   147ee:	de b7       	in	r29, 0x3e	; 62
   147f0:	8a 83       	std	Y+2, r24	; 0x02
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] >= 0xff) {
   147f2:	8a 81       	ldd	r24, Y+2	; 0x02
   147f4:	88 2f       	mov	r24, r24
   147f6:	90 e0       	ldi	r25, 0x00	; 0
   147f8:	85 5e       	subi	r24, 0xE5	; 229
   147fa:	9c 4c       	sbci	r25, 0xCC	; 204
   147fc:	fc 01       	movw	r30, r24
   147fe:	80 81       	ld	r24, Z
   14800:	8f 3f       	cpi	r24, 0xFF	; 255
   14802:	09 f4       	brne	.+2      	; 0x14806 <sleepmgr_lock_mode+0x22>
			// Check APP or change the data type to uint16_t.
		}
	}

	// Enter a critical section
	flags = cpu_irq_save();
   14804:	ff cf       	rjmp	.-2      	; 0x14804 <sleepmgr_lock_mode+0x20>
   14806:	ce df       	rcall	.-100    	; 0x147a4 <cpu_irq_save>

	++sleepmgr_locks[mode];
   14808:	89 83       	std	Y+1, r24	; 0x01
   1480a:	8a 81       	ldd	r24, Y+2	; 0x02
   1480c:	88 2f       	mov	r24, r24
   1480e:	90 e0       	ldi	r25, 0x00	; 0
   14810:	9c 01       	movw	r18, r24
   14812:	25 5e       	subi	r18, 0xE5	; 229
   14814:	3c 4c       	sbci	r19, 0xCC	; 204
   14816:	f9 01       	movw	r30, r18
   14818:	20 81       	ld	r18, Z
   1481a:	2f 5f       	subi	r18, 0xFF	; 255
   1481c:	85 5e       	subi	r24, 0xE5	; 229
   1481e:	9c 4c       	sbci	r25, 0xCC	; 204

	// Leave the critical section
	cpu_irq_restore(flags);
   14820:	fc 01       	movw	r30, r24
   14822:	20 83       	st	Z, r18
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
   14824:	89 81       	ldd	r24, Y+1	; 0x01
   14826:	ce df       	rcall	.-100    	; 0x147c4 <cpu_irq_restore>
   14828:	00 00       	nop
   1482a:	0f 90       	pop	r0
   1482c:	0f 90       	pop	r0
   1482e:	df 91       	pop	r29
   14830:	cf 91       	pop	r28
   14832:	08 95       	ret

00014834 <sleepmgr_unlock_mode>:
 * manager can put the device to sleep in the deeper sleep modes.
 *
 * \param mode Sleep mode to unlock.
 */
static inline void sleepmgr_unlock_mode(enum sleepmgr_mode mode)
{
   14834:	cf 93       	push	r28
   14836:	df 93       	push	r29
   14838:	1f 92       	push	r1
   1483a:	1f 92       	push	r1
   1483c:	cd b7       	in	r28, 0x3d	; 61
   1483e:	de b7       	in	r29, 0x3e	; 62
   14840:	8a 83       	std	Y+2, r24	; 0x02
#ifdef CONFIG_SLEEPMGR_ENABLE
	irqflags_t flags;

	if(sleepmgr_locks[mode] == 0) {
   14842:	8a 81       	ldd	r24, Y+2	; 0x02
   14844:	88 2f       	mov	r24, r24
   14846:	90 e0       	ldi	r25, 0x00	; 0
   14848:	85 5e       	subi	r24, 0xE5	; 229
   1484a:	9c 4c       	sbci	r25, 0xCC	; 204
   1484c:	fc 01       	movw	r30, r24
   1484e:	80 81       	ld	r24, Z
   14850:	88 23       	and	r24, r24
   14852:	09 f4       	brne	.+2      	; 0x14856 <sleepmgr_unlock_mode+0x22>
			// Check APP.
		}
	}

	// Enter a critical section
	flags = cpu_irq_save();
   14854:	ff cf       	rjmp	.-2      	; 0x14854 <sleepmgr_unlock_mode+0x20>
   14856:	a6 df       	rcall	.-180    	; 0x147a4 <cpu_irq_save>

	--sleepmgr_locks[mode];
   14858:	89 83       	std	Y+1, r24	; 0x01
   1485a:	8a 81       	ldd	r24, Y+2	; 0x02
   1485c:	88 2f       	mov	r24, r24
   1485e:	90 e0       	ldi	r25, 0x00	; 0
   14860:	9c 01       	movw	r18, r24
   14862:	25 5e       	subi	r18, 0xE5	; 229
   14864:	3c 4c       	sbci	r19, 0xCC	; 204
   14866:	f9 01       	movw	r30, r18
   14868:	20 81       	ld	r18, Z
   1486a:	21 50       	subi	r18, 0x01	; 1
   1486c:	85 5e       	subi	r24, 0xE5	; 229
   1486e:	9c 4c       	sbci	r25, 0xCC	; 204

	// Leave the critical section
	cpu_irq_restore(flags);
   14870:	fc 01       	movw	r30, r24
   14872:	20 83       	st	Z, r18
#else
	UNUSED(mode);
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
   14874:	89 81       	ldd	r24, Y+1	; 0x01
   14876:	a6 df       	rcall	.-180    	; 0x147c4 <cpu_irq_restore>
   14878:	00 00       	nop
   1487a:	0f 90       	pop	r0
   1487c:	0f 90       	pop	r0
   1487e:	df 91       	pop	r29
   14880:	cf 91       	pop	r28
   14882:	08 95       	ret

00014884 <adc_set_callback>:
 *
 * \param adc Pointer to ADC module.
 * \param callback Pointer to the callback function to set.
 */
void adc_set_callback(ADC_t *adc, adc_callback_t callback)
{
   14884:	cf 93       	push	r28
   14886:	df 93       	push	r29
   14888:	cd b7       	in	r28, 0x3d	; 61
   1488a:	de b7       	in	r29, 0x3e	; 62
   1488c:	25 97       	sbiw	r28, 0x05	; 5
   1488e:	cd bf       	out	0x3d, r28	; 61
   14890:	de bf       	out	0x3e, r29	; 62
   14892:	8a 83       	std	Y+2, r24	; 0x02
   14894:	9b 83       	std	Y+3, r25	; 0x03
   14896:	6c 83       	std	Y+4, r22	; 0x04
	irqflags_t flags;

	Assert(callback);

	flags = cpu_irq_save();
   14898:	7d 83       	std	Y+5, r23	; 0x05
   1489a:	84 df       	rcall	.-248    	; 0x147a4 <cpu_irq_save>

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
   1489c:	89 83       	std	Y+1, r24	; 0x01
   1489e:	8a 81       	ldd	r24, Y+2	; 0x02
   148a0:	9b 81       	ldd	r25, Y+3	; 0x03
   148a2:	81 15       	cp	r24, r1
   148a4:	92 40       	sbci	r25, 0x02	; 2
		adca_callback = callback;
   148a6:	39 f4       	brne	.+14     	; 0x148b6 <adc_set_callback+0x32>
   148a8:	8c 81       	ldd	r24, Y+4	; 0x04
   148aa:	9d 81       	ldd	r25, Y+5	; 0x05
   148ac:	80 93 03 33 	sts	0x3303, r24	; 0x803303 <adca_callback>
   148b0:	90 93 04 33 	sts	0x3304, r25	; 0x803304 <adca_callback+0x1>
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
   148b4:	0b c0       	rjmp	.+22     	; 0x148cc <adc_set_callback+0x48>
   148b6:	8a 81       	ldd	r24, Y+2	; 0x02
   148b8:	9b 81       	ldd	r25, Y+3	; 0x03
   148ba:	80 34       	cpi	r24, 0x40	; 64
   148bc:	92 40       	sbci	r25, 0x02	; 2
		adcb_callback = callback;
   148be:	31 f4       	brne	.+12     	; 0x148cc <adc_set_callback+0x48>
   148c0:	8c 81       	ldd	r24, Y+4	; 0x04
   148c2:	9d 81       	ldd	r25, Y+5	; 0x05
   148c4:	80 93 01 33 	sts	0x3301, r24	; 0x803301 <adcb_callback>

	{
		Assert(0);
	}

	cpu_irq_restore(flags);
   148c8:	90 93 02 33 	sts	0x3302, r25	; 0x803302 <adcb_callback+0x1>
}
   148cc:	89 81       	ldd	r24, Y+1	; 0x01
   148ce:	7a df       	rcall	.-268    	; 0x147c4 <cpu_irq_restore>
   148d0:	00 00       	nop
   148d2:	25 96       	adiw	r28, 0x05	; 5
   148d4:	cd bf       	out	0x3d, r28	; 61
   148d6:	de bf       	out	0x3e, r29	; 62
   148d8:	df 91       	pop	r29
   148da:	cf 91       	pop	r28
   148dc:	08 95       	ret

000148de <adc_enable_clock>:
 * \param adc Pointer to ADC module.
 */
void adc_enable_clock(ADC_t *adc);

void adc_enable_clock(ADC_t *adc)
{
   148de:	cf 93       	push	r28
   148e0:	df 93       	push	r29
   148e2:	1f 92       	push	r1
   148e4:	1f 92       	push	r1
   148e6:	cd b7       	in	r28, 0x3d	; 61
   148e8:	de b7       	in	r29, 0x3e	; 62
   148ea:	89 83       	std	Y+1, r24	; 0x01
   148ec:	9a 83       	std	Y+2, r25	; 0x02
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
   148ee:	89 81       	ldd	r24, Y+1	; 0x01
   148f0:	9a 81       	ldd	r25, Y+2	; 0x02
   148f2:	81 15       	cp	r24, r1
   148f4:	92 40       	sbci	r25, 0x02	; 2
   148f6:	69 f4       	brne	.+26     	; 0x14912 <adc_enable_clock+0x34>
		Assert(adca_enable_count < 0xff);
		if (!adca_enable_count++) {
   148f8:	80 91 8e 24 	lds	r24, 0x248E	; 0x80248e <adca_enable_count>
   148fc:	91 e0       	ldi	r25, 0x01	; 1
   148fe:	98 0f       	add	r25, r24
   14900:	90 93 8e 24 	sts	0x248E, r25	; 0x80248e <adca_enable_count>
   14904:	88 23       	and	r24, r24
   14906:	b1 f4       	brne	.+44     	; 0x14934 <adc_enable_clock+0x56>
			sysclk_enable_module(SYSCLK_PORT_A, SYSCLK_ADC);
   14908:	62 e0       	ldi	r22, 0x02	; 2
   1490a:	81 e0       	ldi	r24, 0x01	; 1
   1490c:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
#endif

	{
		Assert(0);
	}
}
   14910:	11 c0       	rjmp	.+34     	; 0x14934 <adc_enable_clock+0x56>
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
   14912:	89 81       	ldd	r24, Y+1	; 0x01
   14914:	9a 81       	ldd	r25, Y+2	; 0x02
   14916:	80 34       	cpi	r24, 0x40	; 64
   14918:	92 40       	sbci	r25, 0x02	; 2
   1491a:	61 f4       	brne	.+24     	; 0x14934 <adc_enable_clock+0x56>
		Assert(adcb_enable_count < 0xff);
		if (!adcb_enable_count++) {
   1491c:	80 91 8f 24 	lds	r24, 0x248F	; 0x80248f <adcb_enable_count>
   14920:	91 e0       	ldi	r25, 0x01	; 1
   14922:	98 0f       	add	r25, r24
   14924:	90 93 8f 24 	sts	0x248F, r25	; 0x80248f <adcb_enable_count>
   14928:	88 23       	and	r24, r24
   1492a:	21 f4       	brne	.+8      	; 0x14934 <adc_enable_clock+0x56>
			sysclk_enable_module(SYSCLK_PORT_B, SYSCLK_ADC);
   1492c:	62 e0       	ldi	r22, 0x02	; 2
   1492e:	82 e0       	ldi	r24, 0x02	; 2
   14930:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
#endif

	{
		Assert(0);
	}
}
   14934:	00 00       	nop
   14936:	0f 90       	pop	r0
   14938:	0f 90       	pop	r0
   1493a:	df 91       	pop	r29
   1493c:	cf 91       	pop	r28
   1493e:	08 95       	ret

00014940 <adc_disable_clock>:
 * \param adc Pointer to ADC module
 */
void adc_disable_clock(ADC_t *adc);

void adc_disable_clock(ADC_t *adc)
{
   14940:	cf 93       	push	r28
   14942:	df 93       	push	r29
   14944:	1f 92       	push	r1
   14946:	1f 92       	push	r1
   14948:	cd b7       	in	r28, 0x3d	; 61
   1494a:	de b7       	in	r29, 0x3e	; 62
   1494c:	89 83       	std	Y+1, r24	; 0x01
   1494e:	9a 83       	std	Y+2, r25	; 0x02
#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)(&ADCA)) {
   14950:	89 81       	ldd	r24, Y+1	; 0x01
   14952:	9a 81       	ldd	r25, Y+2	; 0x02
   14954:	81 15       	cp	r24, r1
   14956:	92 40       	sbci	r25, 0x02	; 2
   14958:	71 f4       	brne	.+28     	; 0x14976 <adc_disable_clock+0x36>
		Assert(adca_enable_count);
		if (!--adca_enable_count) {
   1495a:	80 91 8e 24 	lds	r24, 0x248E	; 0x80248e <adca_enable_count>
   1495e:	81 50       	subi	r24, 0x01	; 1
   14960:	80 93 8e 24 	sts	0x248E, r24	; 0x80248e <adca_enable_count>
   14964:	80 91 8e 24 	lds	r24, 0x248E	; 0x80248e <adca_enable_count>
   14968:	88 23       	and	r24, r24
   1496a:	b9 f4       	brne	.+46     	; 0x1499a <adc_disable_clock+0x5a>
			sysclk_disable_module(SYSCLK_PORT_A, SYSCLK_ADC);
   1496c:	62 e0       	ldi	r22, 0x02	; 2
   1496e:	81 e0       	ldi	r24, 0x01	; 1
   14970:	0f 94 ce 11 	call	0x2239c	; 0x2239c <sysclk_disable_module>
#endif

	{
		Assert(0);
	}
}
   14974:	12 c0       	rjmp	.+36     	; 0x1499a <adc_disable_clock+0x5a>
		}
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)(&ADCB)) {
   14976:	89 81       	ldd	r24, Y+1	; 0x01
   14978:	9a 81       	ldd	r25, Y+2	; 0x02
   1497a:	80 34       	cpi	r24, 0x40	; 64
   1497c:	92 40       	sbci	r25, 0x02	; 2
   1497e:	69 f4       	brne	.+26     	; 0x1499a <adc_disable_clock+0x5a>
		Assert(adcb_enable_count);
		if (!--adcb_enable_count) {
   14980:	80 91 8f 24 	lds	r24, 0x248F	; 0x80248f <adcb_enable_count>
   14984:	81 50       	subi	r24, 0x01	; 1
   14986:	80 93 8f 24 	sts	0x248F, r24	; 0x80248f <adcb_enable_count>
   1498a:	80 91 8f 24 	lds	r24, 0x248F	; 0x80248f <adcb_enable_count>
   1498e:	88 23       	and	r24, r24
   14990:	21 f4       	brne	.+8      	; 0x1499a <adc_disable_clock+0x5a>
			sysclk_disable_module(SYSCLK_PORT_B, SYSCLK_ADC);
   14992:	62 e0       	ldi	r22, 0x02	; 2
   14994:	82 e0       	ldi	r24, 0x02	; 2
   14996:	0f 94 ce 11 	call	0x2239c	; 0x2239c <sysclk_disable_module>
#endif

	{
		Assert(0);
	}
}
   1499a:	00 00       	nop
   1499c:	0f 90       	pop	r0
   1499e:	0f 90       	pop	r0
   149a0:	df 91       	pop	r29
   149a2:	cf 91       	pop	r28
   149a4:	08 95       	ret

000149a6 <adc_enable>:
 * a conversion. For most XMEGA devices the start-up time is specified
 * to be a maximum of 24 ADC clock cycles. Please verify the start-up time for
 * the device in use.
 */
void adc_enable(ADC_t *adc)
{
   149a6:	cf 93       	push	r28
   149a8:	df 93       	push	r29
   149aa:	00 d0       	rcall	.+0      	; 0x149ac <adc_enable+0x6>
   149ac:	cd b7       	in	r28, 0x3d	; 61
   149ae:	de b7       	in	r29, 0x3e	; 62
   149b0:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t flags = cpu_irq_save();
   149b2:	9b 83       	std	Y+3, r25	; 0x03
   149b4:	f7 de       	rcall	.-530    	; 0x147a4 <cpu_irq_save>
	adc_enable_clock(adc);
   149b6:	89 83       	std	Y+1, r24	; 0x01
   149b8:	8a 81       	ldd	r24, Y+2	; 0x02
   149ba:	9b 81       	ldd	r25, Y+3	; 0x03
	adc->CTRLA |= ADC_ENABLE_bm;
   149bc:	90 df       	rcall	.-224    	; 0x148de <adc_enable_clock>
   149be:	8a 81       	ldd	r24, Y+2	; 0x02
   149c0:	9b 81       	ldd	r25, Y+3	; 0x03
   149c2:	fc 01       	movw	r30, r24
   149c4:	80 81       	ld	r24, Z
   149c6:	28 2f       	mov	r18, r24
   149c8:	21 60       	ori	r18, 0x01	; 1
   149ca:	8a 81       	ldd	r24, Y+2	; 0x02
   149cc:	9b 81       	ldd	r25, Y+3	; 0x03
	cpu_irq_restore(flags);
   149ce:	fc 01       	movw	r30, r24
   149d0:	20 83       	st	Z, r18

	sleepmgr_lock_mode(SLEEPMGR_IDLE);
   149d2:	89 81       	ldd	r24, Y+1	; 0x01
   149d4:	f7 de       	rcall	.-530    	; 0x147c4 <cpu_irq_restore>
   149d6:	81 e0       	ldi	r24, 0x01	; 1
}
   149d8:	05 df       	rcall	.-502    	; 0x147e4 <sleepmgr_lock_mode>
   149da:	00 00       	nop
   149dc:	23 96       	adiw	r28, 0x03	; 3
   149de:	cd bf       	out	0x3d, r28	; 61
   149e0:	de bf       	out	0x3e, r29	; 62
   149e2:	df 91       	pop	r29
   149e4:	cf 91       	pop	r28
   149e6:	08 95       	ret

000149e8 <adc_disable>:
 * Disables the ADC and unlocks IDLE mode for the sleep manager.
 *
 * \param adc Pointer to ADC module
 */
void adc_disable(ADC_t *adc)
{
   149e8:	cf 93       	push	r28
   149ea:	df 93       	push	r29
   149ec:	00 d0       	rcall	.+0      	; 0x149ee <adc_disable+0x6>
   149ee:	cd b7       	in	r28, 0x3d	; 61
   149f0:	de b7       	in	r29, 0x3e	; 62
   149f2:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t flags = cpu_irq_save();
   149f4:	9b 83       	std	Y+3, r25	; 0x03
   149f6:	d6 de       	rcall	.-596    	; 0x147a4 <cpu_irq_save>
	adc->CTRLA &= ~ADC_ENABLE_bm;
   149f8:	89 83       	std	Y+1, r24	; 0x01
   149fa:	8a 81       	ldd	r24, Y+2	; 0x02
   149fc:	9b 81       	ldd	r25, Y+3	; 0x03
   149fe:	fc 01       	movw	r30, r24
   14a00:	80 81       	ld	r24, Z
   14a02:	28 2f       	mov	r18, r24
   14a04:	2e 7f       	andi	r18, 0xFE	; 254
   14a06:	8a 81       	ldd	r24, Y+2	; 0x02
   14a08:	9b 81       	ldd	r25, Y+3	; 0x03
   14a0a:	fc 01       	movw	r30, r24
	adc_disable_clock(adc);
   14a0c:	20 83       	st	Z, r18
   14a0e:	8a 81       	ldd	r24, Y+2	; 0x02
	cpu_irq_restore(flags);
   14a10:	9b 81       	ldd	r25, Y+3	; 0x03
   14a12:	96 df       	rcall	.-212    	; 0x14940 <adc_disable_clock>

	sleepmgr_unlock_mode(SLEEPMGR_IDLE);
   14a14:	89 81       	ldd	r24, Y+1	; 0x01
   14a16:	d6 de       	rcall	.-596    	; 0x147c4 <cpu_irq_restore>
   14a18:	81 e0       	ldi	r24, 0x01	; 1
}
   14a1a:	0c df       	rcall	.-488    	; 0x14834 <sleepmgr_unlock_mode>
   14a1c:	00 00       	nop
   14a1e:	23 96       	adiw	r28, 0x03	; 3
   14a20:	cd bf       	out	0x3d, r28	; 61
   14a22:	de bf       	out	0x3e, r29	; 62
   14a24:	df 91       	pop	r29
   14a26:	cf 91       	pop	r28
   14a28:	08 95       	ret

00014a2a <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
   14a2a:	cf 93       	push	r28
   14a2c:	df 93       	push	r29
   14a2e:	1f 92       	push	r1
   14a30:	cd b7       	in	r28, 0x3d	; 61
   14a32:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
   14a34:	8f e3       	ldi	r24, 0x3F	; 63
   14a36:	90 e0       	ldi	r25, 0x00	; 0
   14a38:	fc 01       	movw	r30, r24
   14a3a:	80 81       	ld	r24, Z
   14a3c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
   14a3e:	f8 94       	cli
	return flags;
   14a40:	89 81       	ldd	r24, Y+1	; 0x01
}
   14a42:	0f 90       	pop	r0
   14a44:	df 91       	pop	r29
   14a46:	cf 91       	pop	r28
   14a48:	08 95       	ret

00014a4a <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
   14a4a:	cf 93       	push	r28
   14a4c:	df 93       	push	r29
   14a4e:	1f 92       	push	r1
   14a50:	cd b7       	in	r28, 0x3d	; 61
   14a52:	de b7       	in	r29, 0x3e	; 62
   14a54:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
   14a56:	8f e3       	ldi	r24, 0x3F	; 63
   14a58:	90 e0       	ldi	r25, 0x00	; 0
   14a5a:	29 81       	ldd	r18, Y+1	; 0x01
   14a5c:	fc 01       	movw	r30, r24
   14a5e:	20 83       	st	Z, r18
}
   14a60:	00 00       	nop
   14a62:	0f 90       	pop	r0
   14a64:	df 91       	pop	r29
   14a66:	cf 91       	pop	r28
   14a68:	08 95       	ret

00014a6a <nvm_read_production_signature_row>:
 *       the program space reads will be corrupted.
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
   14a6a:	cf 93       	push	r28
   14a6c:	df 93       	push	r29
   14a6e:	1f 92       	push	r1
   14a70:	cd b7       	in	r28, 0x3d	; 61
   14a72:	de b7       	in	r29, 0x3e	; 62
   14a74:	89 83       	std	Y+1, r24	; 0x01
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
   14a76:	89 81       	ldd	r24, Y+1	; 0x01
   14a78:	88 2f       	mov	r24, r24
   14a7a:	90 e0       	ldi	r25, 0x00	; 0
   14a7c:	bc 01       	movw	r22, r24
   14a7e:	82 e0       	ldi	r24, 0x02	; 2
   14a80:	0f 94 43 26 	call	0x24c86	; 0x24c86 <nvm_read_byte>
}
   14a84:	0f 90       	pop	r0
   14a86:	df 91       	pop	r29
   14a88:	cf 91       	pop	r28
   14a8a:	08 95       	ret

00014a8c <adc_get_calibration_data>:
 * \brief Get calibration data
 *
 * \param cal Identifier for calibration data to get.
 */
static inline uint16_t adc_get_calibration_data(enum adc_calibration_data cal)
{
   14a8c:	cf 93       	push	r28
   14a8e:	df 93       	push	r29
   14a90:	00 d0       	rcall	.+0      	; 0x14a92 <adc_get_calibration_data+0x6>
   14a92:	cd b7       	in	r28, 0x3d	; 61
   14a94:	de b7       	in	r29, 0x3e	; 62
   14a96:	8b 83       	std	Y+3, r24	; 0x03
	uint16_t data;

	switch (cal) {
   14a98:	8b 81       	ldd	r24, Y+3	; 0x03
   14a9a:	88 2f       	mov	r24, r24
   14a9c:	90 e0       	ldi	r25, 0x00	; 0
   14a9e:	81 30       	cpi	r24, 0x01	; 1
   14aa0:	91 05       	cpc	r25, r1
   14aa2:	e9 f0       	breq	.+58     	; 0x14ade <adc_get_calibration_data+0x52>
   14aa4:	82 30       	cpi	r24, 0x02	; 2
   14aa6:	91 05       	cpc	r25, r1
   14aa8:	89 f1       	breq	.+98     	; 0x14b0c <adc_get_calibration_data+0x80>
   14aaa:	89 2b       	or	r24, r25
   14aac:	09 f0       	breq	.+2      	; 0x14ab0 <adc_get_calibration_data+0x24>
   14aae:	45 c0       	rjmp	.+138    	; 0x14b3a <adc_get_calibration_data+0xae>
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
   14ab0:	81 e2       	ldi	r24, 0x21	; 33
   14ab2:	db df       	rcall	.-74     	; 0x14a6a <nvm_read_production_signature_row>
   14ab4:	88 2f       	mov	r24, r24
   14ab6:	90 e0       	ldi	r25, 0x00	; 0
   14ab8:	89 83       	std	Y+1, r24	; 0x01
   14aba:	9a 83       	std	Y+2, r25	; 0x02
		data <<= 8;
   14abc:	89 81       	ldd	r24, Y+1	; 0x01
   14abe:	9a 81       	ldd	r25, Y+2	; 0x02
   14ac0:	98 2f       	mov	r25, r24
   14ac2:	88 27       	eor	r24, r24
   14ac4:	89 83       	std	Y+1, r24	; 0x01
		data |= nvm_read_production_signature_row(ADCACAL0);
   14ac6:	9a 83       	std	Y+2, r25	; 0x02
   14ac8:	80 e2       	ldi	r24, 0x20	; 32
   14aca:	cf df       	rcall	.-98     	; 0x14a6a <nvm_read_production_signature_row>
   14acc:	88 2f       	mov	r24, r24
   14ace:	90 e0       	ldi	r25, 0x00	; 0
   14ad0:	29 81       	ldd	r18, Y+1	; 0x01
   14ad2:	3a 81       	ldd	r19, Y+2	; 0x02
   14ad4:	82 2b       	or	r24, r18
   14ad6:	93 2b       	or	r25, r19
		break;
#endif

#ifdef ADCB
	case ADC_CAL_ADCB:
		data = nvm_read_production_signature_row(ADCBCAL1);
   14ad8:	89 83       	std	Y+1, r24	; 0x01
   14ada:	9a 83       	std	Y+2, r25	; 0x02
   14adc:	30 c0       	rjmp	.+96     	; 0x14b3e <adc_get_calibration_data+0xb2>
   14ade:	85 e2       	ldi	r24, 0x25	; 37
   14ae0:	c4 df       	rcall	.-120    	; 0x14a6a <nvm_read_production_signature_row>
   14ae2:	88 2f       	mov	r24, r24
   14ae4:	90 e0       	ldi	r25, 0x00	; 0
		data <<= 8;
   14ae6:	89 83       	std	Y+1, r24	; 0x01
   14ae8:	9a 83       	std	Y+2, r25	; 0x02
   14aea:	89 81       	ldd	r24, Y+1	; 0x01
   14aec:	9a 81       	ldd	r25, Y+2	; 0x02
   14aee:	98 2f       	mov	r25, r24
		data |= nvm_read_production_signature_row(ADCBCAL0);
   14af0:	88 27       	eor	r24, r24
   14af2:	89 83       	std	Y+1, r24	; 0x01
   14af4:	9a 83       	std	Y+2, r25	; 0x02
   14af6:	84 e2       	ldi	r24, 0x24	; 36
   14af8:	b8 df       	rcall	.-144    	; 0x14a6a <nvm_read_production_signature_row>
   14afa:	88 2f       	mov	r24, r24
   14afc:	90 e0       	ldi	r25, 0x00	; 0
   14afe:	29 81       	ldd	r18, Y+1	; 0x01
   14b00:	3a 81       	ldd	r19, Y+2	; 0x02
   14b02:	82 2b       	or	r24, r18
		break;
   14b04:	93 2b       	or	r25, r19
#endif

#if defined(ADCA) || defined(ADCB)
	case ADC_CAL_TEMPSENSE:
		data = nvm_read_production_signature_row(TEMPSENSE1);
   14b06:	89 83       	std	Y+1, r24	; 0x01
   14b08:	9a 83       	std	Y+2, r25	; 0x02
   14b0a:	19 c0       	rjmp	.+50     	; 0x14b3e <adc_get_calibration_data+0xb2>
   14b0c:	8f e2       	ldi	r24, 0x2F	; 47
   14b0e:	ad df       	rcall	.-166    	; 0x14a6a <nvm_read_production_signature_row>
   14b10:	88 2f       	mov	r24, r24
   14b12:	90 e0       	ldi	r25, 0x00	; 0
		data <<= 8;
   14b14:	89 83       	std	Y+1, r24	; 0x01
   14b16:	9a 83       	std	Y+2, r25	; 0x02
   14b18:	89 81       	ldd	r24, Y+1	; 0x01
   14b1a:	9a 81       	ldd	r25, Y+2	; 0x02
   14b1c:	98 2f       	mov	r25, r24
		data |= nvm_read_production_signature_row(TEMPSENSE0);
   14b1e:	88 27       	eor	r24, r24
   14b20:	89 83       	std	Y+1, r24	; 0x01
   14b22:	9a 83       	std	Y+2, r25	; 0x02
   14b24:	8e e2       	ldi	r24, 0x2E	; 46
   14b26:	a1 df       	rcall	.-190    	; 0x14a6a <nvm_read_production_signature_row>
   14b28:	88 2f       	mov	r24, r24
   14b2a:	90 e0       	ldi	r25, 0x00	; 0
   14b2c:	29 81       	ldd	r18, Y+1	; 0x01
   14b2e:	3a 81       	ldd	r19, Y+2	; 0x02
   14b30:	82 2b       	or	r24, r18
   14b32:	93 2b       	or	r25, r19
		break;
   14b34:	89 83       	std	Y+1, r24	; 0x01
		break;
#endif

	default:
		Assert(0);
		data = 0;
   14b36:	9a 83       	std	Y+2, r25	; 0x02
   14b38:	02 c0       	rjmp	.+4      	; 0x14b3e <adc_get_calibration_data+0xb2>
	}

	return data;
   14b3a:	19 82       	std	Y+1, r1	; 0x01
   14b3c:	1a 82       	std	Y+2, r1	; 0x02
}
   14b3e:	89 81       	ldd	r24, Y+1	; 0x01
   14b40:	9a 81       	ldd	r25, Y+2	; 0x02
   14b42:	23 96       	adiw	r28, 0x03	; 3
   14b44:	cd bf       	out	0x3d, r28	; 61
   14b46:	de bf       	out	0x3e, r29	; 62
   14b48:	df 91       	pop	r29
   14b4a:	cf 91       	pop	r28
   14b4c:	08 95       	ret

00014b4e <__vector_71>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH0_vect)
{
   14b4e:	1f 92       	push	r1
   14b50:	0f 92       	push	r0
   14b52:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14b56:	0f 92       	push	r0
   14b58:	11 24       	eor	r1, r1
   14b5a:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14b5e:	0f 92       	push	r0
   14b60:	2f 93       	push	r18
   14b62:	3f 93       	push	r19
   14b64:	4f 93       	push	r20
   14b66:	5f 93       	push	r21
   14b68:	6f 93       	push	r22
   14b6a:	7f 93       	push	r23
   14b6c:	8f 93       	push	r24
   14b6e:	9f 93       	push	r25
   14b70:	af 93       	push	r26
   14b72:	bf 93       	push	r27
   14b74:	ef 93       	push	r30
   14b76:	ff 93       	push	r31
   14b78:	cf 93       	push	r28
   14b7a:	df 93       	push	r29
   14b7c:	00 d0       	rcall	.+0      	; 0x14b7e <__vector_71+0x30>
   14b7e:	1f 92       	push	r1
   14b80:	cd b7       	in	r28, 0x3d	; 61
   14b82:	de b7       	in	r29, 0x3e	; 62
	adca_callback(&ADCA, ADC_CH0, adc_get_result(&ADCA, ADC_CH0));
   14b84:	20 91 03 33 	lds	r18, 0x3303	; 0x803303 <adca_callback>
   14b88:	30 91 04 33 	lds	r19, 0x3304	; 0x803304 <adca_callback+0x1>
   14b8c:	80 e0       	ldi	r24, 0x00	; 0
   14b8e:	92 e0       	ldi	r25, 0x02	; 2
   14b90:	89 83       	std	Y+1, r24	; 0x01
   14b92:	9a 83       	std	Y+2, r25	; 0x02
   14b94:	81 e0       	ldi	r24, 0x01	; 1
   14b96:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   14b98:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   14b9a:	8b 81       	ldd	r24, Y+3	; 0x03
   14b9c:	88 2f       	mov	r24, r24
   14b9e:	90 e0       	ldi	r25, 0x00	; 0
   14ba0:	83 70       	andi	r24, 0x03	; 3
   14ba2:	99 27       	eor	r25, r25
   14ba4:	89 2b       	or	r24, r25
   14ba6:	39 f4       	brne	.+14     	; 0x14bb6 <__vector_71+0x68>
		index += 2;
   14ba8:	8c 81       	ldd	r24, Y+4	; 0x04
   14baa:	8e 5f       	subi	r24, 0xFE	; 254
   14bac:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   14bae:	8b 81       	ldd	r24, Y+3	; 0x03
   14bb0:	86 95       	lsr	r24
   14bb2:	86 95       	lsr	r24
   14bb4:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   14bb6:	8b 81       	ldd	r24, Y+3	; 0x03
   14bb8:	88 2f       	mov	r24, r24
   14bba:	90 e0       	ldi	r25, 0x00	; 0
   14bbc:	81 70       	andi	r24, 0x01	; 1
   14bbe:	99 27       	eor	r25, r25
   14bc0:	89 2b       	or	r24, r25
   14bc2:	19 f4       	brne	.+6      	; 0x14bca <__vector_71+0x7c>
		index++;
   14bc4:	8c 81       	ldd	r24, Y+4	; 0x04
   14bc6:	8f 5f       	subi	r24, 0xFF	; 255
   14bc8:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   14bca:	89 81       	ldd	r24, Y+1	; 0x01
   14bcc:	9a 81       	ldd	r25, Y+2	; 0x02
   14bce:	ac 01       	movw	r20, r24
   14bd0:	40 5e       	subi	r20, 0xE0	; 224
   14bd2:	5f 4f       	sbci	r21, 0xFF	; 255
   14bd4:	8c 81       	ldd	r24, Y+4	; 0x04
   14bd6:	88 2f       	mov	r24, r24
   14bd8:	90 e0       	ldi	r25, 0x00	; 0
   14bda:	88 0f       	add	r24, r24
   14bdc:	99 1f       	adc	r25, r25
   14bde:	88 0f       	add	r24, r24
   14be0:	99 1f       	adc	r25, r25
   14be2:	88 0f       	add	r24, r24
   14be4:	99 1f       	adc	r25, r25
   14be6:	84 0f       	add	r24, r20
   14be8:	95 1f       	adc	r25, r21
   14bea:	fc 01       	movw	r30, r24
   14bec:	84 81       	ldd	r24, Z+4	; 0x04
   14bee:	95 81       	ldd	r25, Z+5	; 0x05
   14bf0:	ac 01       	movw	r20, r24
   14bf2:	61 e0       	ldi	r22, 0x01	; 1
   14bf4:	80 e0       	ldi	r24, 0x00	; 0
   14bf6:	92 e0       	ldi	r25, 0x02	; 2
   14bf8:	f9 01       	movw	r30, r18
   14bfa:	19 95       	eicall
}
   14bfc:	00 00       	nop
   14bfe:	24 96       	adiw	r28, 0x04	; 4
   14c00:	cd bf       	out	0x3d, r28	; 61
   14c02:	de bf       	out	0x3e, r29	; 62
   14c04:	df 91       	pop	r29
   14c06:	cf 91       	pop	r28
   14c08:	ff 91       	pop	r31
   14c0a:	ef 91       	pop	r30
   14c0c:	bf 91       	pop	r27
   14c0e:	af 91       	pop	r26
   14c10:	9f 91       	pop	r25
   14c12:	8f 91       	pop	r24
   14c14:	7f 91       	pop	r23
   14c16:	6f 91       	pop	r22
   14c18:	5f 91       	pop	r21
   14c1a:	4f 91       	pop	r20
   14c1c:	3f 91       	pop	r19
   14c1e:	2f 91       	pop	r18
   14c20:	0f 90       	pop	r0
   14c22:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14c26:	0f 90       	pop	r0
   14c28:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14c2c:	0f 90       	pop	r0
   14c2e:	1f 90       	pop	r1
   14c30:	18 95       	reti

00014c32 <__vector_72>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH1_vect)
{
   14c32:	1f 92       	push	r1
   14c34:	0f 92       	push	r0
   14c36:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14c3a:	0f 92       	push	r0
   14c3c:	11 24       	eor	r1, r1
   14c3e:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14c42:	0f 92       	push	r0
   14c44:	2f 93       	push	r18
   14c46:	3f 93       	push	r19
   14c48:	4f 93       	push	r20
   14c4a:	5f 93       	push	r21
   14c4c:	6f 93       	push	r22
   14c4e:	7f 93       	push	r23
   14c50:	8f 93       	push	r24
   14c52:	9f 93       	push	r25
   14c54:	af 93       	push	r26
   14c56:	bf 93       	push	r27
   14c58:	ef 93       	push	r30
   14c5a:	ff 93       	push	r31
   14c5c:	cf 93       	push	r28
   14c5e:	df 93       	push	r29
   14c60:	00 d0       	rcall	.+0      	; 0x14c62 <__vector_72+0x30>
   14c62:	1f 92       	push	r1
   14c64:	cd b7       	in	r28, 0x3d	; 61
   14c66:	de b7       	in	r29, 0x3e	; 62
	adca_callback(&ADCA, ADC_CH1, adc_get_result(&ADCA, ADC_CH1));
   14c68:	20 91 03 33 	lds	r18, 0x3303	; 0x803303 <adca_callback>
   14c6c:	30 91 04 33 	lds	r19, 0x3304	; 0x803304 <adca_callback+0x1>
   14c70:	80 e0       	ldi	r24, 0x00	; 0
   14c72:	92 e0       	ldi	r25, 0x02	; 2
   14c74:	89 83       	std	Y+1, r24	; 0x01
   14c76:	9a 83       	std	Y+2, r25	; 0x02
   14c78:	82 e0       	ldi	r24, 0x02	; 2
   14c7a:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   14c7c:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   14c7e:	8b 81       	ldd	r24, Y+3	; 0x03
   14c80:	88 2f       	mov	r24, r24
   14c82:	90 e0       	ldi	r25, 0x00	; 0
   14c84:	83 70       	andi	r24, 0x03	; 3
   14c86:	99 27       	eor	r25, r25
   14c88:	89 2b       	or	r24, r25
   14c8a:	39 f4       	brne	.+14     	; 0x14c9a <__vector_72+0x68>
		index += 2;
   14c8c:	8c 81       	ldd	r24, Y+4	; 0x04
   14c8e:	8e 5f       	subi	r24, 0xFE	; 254
   14c90:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   14c92:	8b 81       	ldd	r24, Y+3	; 0x03
   14c94:	86 95       	lsr	r24
   14c96:	86 95       	lsr	r24
   14c98:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   14c9a:	8b 81       	ldd	r24, Y+3	; 0x03
   14c9c:	88 2f       	mov	r24, r24
   14c9e:	90 e0       	ldi	r25, 0x00	; 0
   14ca0:	81 70       	andi	r24, 0x01	; 1
   14ca2:	99 27       	eor	r25, r25
   14ca4:	89 2b       	or	r24, r25
   14ca6:	19 f4       	brne	.+6      	; 0x14cae <__vector_72+0x7c>
		index++;
   14ca8:	8c 81       	ldd	r24, Y+4	; 0x04
   14caa:	8f 5f       	subi	r24, 0xFF	; 255
   14cac:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   14cae:	89 81       	ldd	r24, Y+1	; 0x01
   14cb0:	9a 81       	ldd	r25, Y+2	; 0x02
   14cb2:	ac 01       	movw	r20, r24
   14cb4:	40 5e       	subi	r20, 0xE0	; 224
   14cb6:	5f 4f       	sbci	r21, 0xFF	; 255
   14cb8:	8c 81       	ldd	r24, Y+4	; 0x04
   14cba:	88 2f       	mov	r24, r24
   14cbc:	90 e0       	ldi	r25, 0x00	; 0
   14cbe:	88 0f       	add	r24, r24
   14cc0:	99 1f       	adc	r25, r25
   14cc2:	88 0f       	add	r24, r24
   14cc4:	99 1f       	adc	r25, r25
   14cc6:	88 0f       	add	r24, r24
   14cc8:	99 1f       	adc	r25, r25
   14cca:	84 0f       	add	r24, r20
   14ccc:	95 1f       	adc	r25, r21
   14cce:	fc 01       	movw	r30, r24
   14cd0:	84 81       	ldd	r24, Z+4	; 0x04
   14cd2:	95 81       	ldd	r25, Z+5	; 0x05
   14cd4:	ac 01       	movw	r20, r24
   14cd6:	62 e0       	ldi	r22, 0x02	; 2
   14cd8:	80 e0       	ldi	r24, 0x00	; 0
   14cda:	92 e0       	ldi	r25, 0x02	; 2
   14cdc:	f9 01       	movw	r30, r18
   14cde:	19 95       	eicall
}
   14ce0:	00 00       	nop
   14ce2:	24 96       	adiw	r28, 0x04	; 4
   14ce4:	cd bf       	out	0x3d, r28	; 61
   14ce6:	de bf       	out	0x3e, r29	; 62
   14ce8:	df 91       	pop	r29
   14cea:	cf 91       	pop	r28
   14cec:	ff 91       	pop	r31
   14cee:	ef 91       	pop	r30
   14cf0:	bf 91       	pop	r27
   14cf2:	af 91       	pop	r26
   14cf4:	9f 91       	pop	r25
   14cf6:	8f 91       	pop	r24
   14cf8:	7f 91       	pop	r23
   14cfa:	6f 91       	pop	r22
   14cfc:	5f 91       	pop	r21
   14cfe:	4f 91       	pop	r20
   14d00:	3f 91       	pop	r19
   14d02:	2f 91       	pop	r18
   14d04:	0f 90       	pop	r0
   14d06:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14d0a:	0f 90       	pop	r0
   14d0c:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14d10:	0f 90       	pop	r0
   14d12:	1f 90       	pop	r1
   14d14:	18 95       	reti

00014d16 <__vector_73>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH2_vect)
{
   14d16:	1f 92       	push	r1
   14d18:	0f 92       	push	r0
   14d1a:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14d1e:	0f 92       	push	r0
   14d20:	11 24       	eor	r1, r1
   14d22:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14d26:	0f 92       	push	r0
   14d28:	2f 93       	push	r18
   14d2a:	3f 93       	push	r19
   14d2c:	4f 93       	push	r20
   14d2e:	5f 93       	push	r21
   14d30:	6f 93       	push	r22
   14d32:	7f 93       	push	r23
   14d34:	8f 93       	push	r24
   14d36:	9f 93       	push	r25
   14d38:	af 93       	push	r26
   14d3a:	bf 93       	push	r27
   14d3c:	ef 93       	push	r30
   14d3e:	ff 93       	push	r31
   14d40:	cf 93       	push	r28
   14d42:	df 93       	push	r29
   14d44:	00 d0       	rcall	.+0      	; 0x14d46 <__vector_73+0x30>
   14d46:	1f 92       	push	r1
   14d48:	cd b7       	in	r28, 0x3d	; 61
   14d4a:	de b7       	in	r29, 0x3e	; 62
	adca_callback(&ADCA, ADC_CH2, adc_get_result(&ADCA, ADC_CH2));
   14d4c:	20 91 03 33 	lds	r18, 0x3303	; 0x803303 <adca_callback>
   14d50:	30 91 04 33 	lds	r19, 0x3304	; 0x803304 <adca_callback+0x1>
   14d54:	80 e0       	ldi	r24, 0x00	; 0
   14d56:	92 e0       	ldi	r25, 0x02	; 2
   14d58:	89 83       	std	Y+1, r24	; 0x01
   14d5a:	9a 83       	std	Y+2, r25	; 0x02
   14d5c:	84 e0       	ldi	r24, 0x04	; 4
   14d5e:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   14d60:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   14d62:	8b 81       	ldd	r24, Y+3	; 0x03
   14d64:	88 2f       	mov	r24, r24
   14d66:	90 e0       	ldi	r25, 0x00	; 0
   14d68:	83 70       	andi	r24, 0x03	; 3
   14d6a:	99 27       	eor	r25, r25
   14d6c:	89 2b       	or	r24, r25
   14d6e:	39 f4       	brne	.+14     	; 0x14d7e <__vector_73+0x68>
		index += 2;
   14d70:	8c 81       	ldd	r24, Y+4	; 0x04
   14d72:	8e 5f       	subi	r24, 0xFE	; 254
   14d74:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   14d76:	8b 81       	ldd	r24, Y+3	; 0x03
   14d78:	86 95       	lsr	r24
   14d7a:	86 95       	lsr	r24
   14d7c:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   14d7e:	8b 81       	ldd	r24, Y+3	; 0x03
   14d80:	88 2f       	mov	r24, r24
   14d82:	90 e0       	ldi	r25, 0x00	; 0
   14d84:	81 70       	andi	r24, 0x01	; 1
   14d86:	99 27       	eor	r25, r25
   14d88:	89 2b       	or	r24, r25
   14d8a:	19 f4       	brne	.+6      	; 0x14d92 <__vector_73+0x7c>
		index++;
   14d8c:	8c 81       	ldd	r24, Y+4	; 0x04
   14d8e:	8f 5f       	subi	r24, 0xFF	; 255
   14d90:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   14d92:	89 81       	ldd	r24, Y+1	; 0x01
   14d94:	9a 81       	ldd	r25, Y+2	; 0x02
   14d96:	ac 01       	movw	r20, r24
   14d98:	40 5e       	subi	r20, 0xE0	; 224
   14d9a:	5f 4f       	sbci	r21, 0xFF	; 255
   14d9c:	8c 81       	ldd	r24, Y+4	; 0x04
   14d9e:	88 2f       	mov	r24, r24
   14da0:	90 e0       	ldi	r25, 0x00	; 0
   14da2:	88 0f       	add	r24, r24
   14da4:	99 1f       	adc	r25, r25
   14da6:	88 0f       	add	r24, r24
   14da8:	99 1f       	adc	r25, r25
   14daa:	88 0f       	add	r24, r24
   14dac:	99 1f       	adc	r25, r25
   14dae:	84 0f       	add	r24, r20
   14db0:	95 1f       	adc	r25, r21
   14db2:	fc 01       	movw	r30, r24
   14db4:	84 81       	ldd	r24, Z+4	; 0x04
   14db6:	95 81       	ldd	r25, Z+5	; 0x05
   14db8:	ac 01       	movw	r20, r24
   14dba:	64 e0       	ldi	r22, 0x04	; 4
   14dbc:	80 e0       	ldi	r24, 0x00	; 0
   14dbe:	92 e0       	ldi	r25, 0x02	; 2
   14dc0:	f9 01       	movw	r30, r18
   14dc2:	19 95       	eicall
}
   14dc4:	00 00       	nop
   14dc6:	24 96       	adiw	r28, 0x04	; 4
   14dc8:	cd bf       	out	0x3d, r28	; 61
   14dca:	de bf       	out	0x3e, r29	; 62
   14dcc:	df 91       	pop	r29
   14dce:	cf 91       	pop	r28
   14dd0:	ff 91       	pop	r31
   14dd2:	ef 91       	pop	r30
   14dd4:	bf 91       	pop	r27
   14dd6:	af 91       	pop	r26
   14dd8:	9f 91       	pop	r25
   14dda:	8f 91       	pop	r24
   14ddc:	7f 91       	pop	r23
   14dde:	6f 91       	pop	r22
   14de0:	5f 91       	pop	r21
   14de2:	4f 91       	pop	r20
   14de4:	3f 91       	pop	r19
   14de6:	2f 91       	pop	r18
   14de8:	0f 90       	pop	r0
   14dea:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14dee:	0f 90       	pop	r0
   14df0:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14df4:	0f 90       	pop	r0
   14df6:	1f 90       	pop	r1
   14df8:	18 95       	reti

00014dfa <__vector_74>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCA_CH3_vect)
{
   14dfa:	1f 92       	push	r1
   14dfc:	0f 92       	push	r0
   14dfe:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14e02:	0f 92       	push	r0
   14e04:	11 24       	eor	r1, r1
   14e06:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14e0a:	0f 92       	push	r0
   14e0c:	2f 93       	push	r18
   14e0e:	3f 93       	push	r19
   14e10:	4f 93       	push	r20
   14e12:	5f 93       	push	r21
   14e14:	6f 93       	push	r22
   14e16:	7f 93       	push	r23
   14e18:	8f 93       	push	r24
   14e1a:	9f 93       	push	r25
   14e1c:	af 93       	push	r26
   14e1e:	bf 93       	push	r27
   14e20:	ef 93       	push	r30
   14e22:	ff 93       	push	r31
   14e24:	cf 93       	push	r28
   14e26:	df 93       	push	r29
   14e28:	00 d0       	rcall	.+0      	; 0x14e2a <__vector_74+0x30>
   14e2a:	1f 92       	push	r1
   14e2c:	cd b7       	in	r28, 0x3d	; 61
   14e2e:	de b7       	in	r29, 0x3e	; 62
	adca_callback(&ADCA, ADC_CH3, adc_get_result(&ADCA, ADC_CH3));
   14e30:	20 91 03 33 	lds	r18, 0x3303	; 0x803303 <adca_callback>
   14e34:	30 91 04 33 	lds	r19, 0x3304	; 0x803304 <adca_callback+0x1>
   14e38:	80 e0       	ldi	r24, 0x00	; 0
   14e3a:	92 e0       	ldi	r25, 0x02	; 2
   14e3c:	89 83       	std	Y+1, r24	; 0x01
   14e3e:	9a 83       	std	Y+2, r25	; 0x02
   14e40:	88 e0       	ldi	r24, 0x08	; 8
   14e42:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   14e44:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   14e46:	8b 81       	ldd	r24, Y+3	; 0x03
   14e48:	88 2f       	mov	r24, r24
   14e4a:	90 e0       	ldi	r25, 0x00	; 0
   14e4c:	83 70       	andi	r24, 0x03	; 3
   14e4e:	99 27       	eor	r25, r25
   14e50:	89 2b       	or	r24, r25
   14e52:	39 f4       	brne	.+14     	; 0x14e62 <__vector_74+0x68>
		index += 2;
   14e54:	8c 81       	ldd	r24, Y+4	; 0x04
   14e56:	8e 5f       	subi	r24, 0xFE	; 254
   14e58:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   14e5a:	8b 81       	ldd	r24, Y+3	; 0x03
   14e5c:	86 95       	lsr	r24
   14e5e:	86 95       	lsr	r24
   14e60:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   14e62:	8b 81       	ldd	r24, Y+3	; 0x03
   14e64:	88 2f       	mov	r24, r24
   14e66:	90 e0       	ldi	r25, 0x00	; 0
   14e68:	81 70       	andi	r24, 0x01	; 1
   14e6a:	99 27       	eor	r25, r25
   14e6c:	89 2b       	or	r24, r25
   14e6e:	19 f4       	brne	.+6      	; 0x14e76 <__vector_74+0x7c>
		index++;
   14e70:	8c 81       	ldd	r24, Y+4	; 0x04
   14e72:	8f 5f       	subi	r24, 0xFF	; 255
   14e74:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   14e76:	89 81       	ldd	r24, Y+1	; 0x01
   14e78:	9a 81       	ldd	r25, Y+2	; 0x02
   14e7a:	ac 01       	movw	r20, r24
   14e7c:	40 5e       	subi	r20, 0xE0	; 224
   14e7e:	5f 4f       	sbci	r21, 0xFF	; 255
   14e80:	8c 81       	ldd	r24, Y+4	; 0x04
   14e82:	88 2f       	mov	r24, r24
   14e84:	90 e0       	ldi	r25, 0x00	; 0
   14e86:	88 0f       	add	r24, r24
   14e88:	99 1f       	adc	r25, r25
   14e8a:	88 0f       	add	r24, r24
   14e8c:	99 1f       	adc	r25, r25
   14e8e:	88 0f       	add	r24, r24
   14e90:	99 1f       	adc	r25, r25
   14e92:	84 0f       	add	r24, r20
   14e94:	95 1f       	adc	r25, r21
   14e96:	fc 01       	movw	r30, r24
   14e98:	84 81       	ldd	r24, Z+4	; 0x04
   14e9a:	95 81       	ldd	r25, Z+5	; 0x05
   14e9c:	ac 01       	movw	r20, r24
   14e9e:	68 e0       	ldi	r22, 0x08	; 8
   14ea0:	80 e0       	ldi	r24, 0x00	; 0
   14ea2:	92 e0       	ldi	r25, 0x02	; 2
   14ea4:	f9 01       	movw	r30, r18
   14ea6:	19 95       	eicall
}
   14ea8:	00 00       	nop
   14eaa:	24 96       	adiw	r28, 0x04	; 4
   14eac:	cd bf       	out	0x3d, r28	; 61
   14eae:	de bf       	out	0x3e, r29	; 62
   14eb0:	df 91       	pop	r29
   14eb2:	cf 91       	pop	r28
   14eb4:	ff 91       	pop	r31
   14eb6:	ef 91       	pop	r30
   14eb8:	bf 91       	pop	r27
   14eba:	af 91       	pop	r26
   14ebc:	9f 91       	pop	r25
   14ebe:	8f 91       	pop	r24
   14ec0:	7f 91       	pop	r23
   14ec2:	6f 91       	pop	r22
   14ec4:	5f 91       	pop	r21
   14ec6:	4f 91       	pop	r20
   14ec8:	3f 91       	pop	r19
   14eca:	2f 91       	pop	r18
   14ecc:	0f 90       	pop	r0
   14ece:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14ed2:	0f 90       	pop	r0
   14ed4:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14ed8:	0f 90       	pop	r0
   14eda:	1f 90       	pop	r1
   14edc:	18 95       	reti

00014ede <__vector_39>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH0_vect)
{
   14ede:	1f 92       	push	r1
   14ee0:	0f 92       	push	r0
   14ee2:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14ee6:	0f 92       	push	r0
   14ee8:	11 24       	eor	r1, r1
   14eea:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14eee:	0f 92       	push	r0
   14ef0:	2f 93       	push	r18
   14ef2:	3f 93       	push	r19
   14ef4:	4f 93       	push	r20
   14ef6:	5f 93       	push	r21
   14ef8:	6f 93       	push	r22
   14efa:	7f 93       	push	r23
   14efc:	8f 93       	push	r24
   14efe:	9f 93       	push	r25
   14f00:	af 93       	push	r26
   14f02:	bf 93       	push	r27
   14f04:	ef 93       	push	r30
   14f06:	ff 93       	push	r31
   14f08:	cf 93       	push	r28
   14f0a:	df 93       	push	r29
   14f0c:	00 d0       	rcall	.+0      	; 0x14f0e <__vector_39+0x30>
   14f0e:	1f 92       	push	r1
   14f10:	cd b7       	in	r28, 0x3d	; 61
   14f12:	de b7       	in	r29, 0x3e	; 62
	adcb_callback(&ADCB, ADC_CH0, adc_get_result(&ADCB, ADC_CH0));
   14f14:	20 91 01 33 	lds	r18, 0x3301	; 0x803301 <adcb_callback>
   14f18:	30 91 02 33 	lds	r19, 0x3302	; 0x803302 <adcb_callback+0x1>
   14f1c:	80 e4       	ldi	r24, 0x40	; 64
   14f1e:	92 e0       	ldi	r25, 0x02	; 2
   14f20:	89 83       	std	Y+1, r24	; 0x01
   14f22:	9a 83       	std	Y+2, r25	; 0x02
   14f24:	81 e0       	ldi	r24, 0x01	; 1
   14f26:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   14f28:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   14f2a:	8b 81       	ldd	r24, Y+3	; 0x03
   14f2c:	88 2f       	mov	r24, r24
   14f2e:	90 e0       	ldi	r25, 0x00	; 0
   14f30:	83 70       	andi	r24, 0x03	; 3
   14f32:	99 27       	eor	r25, r25
   14f34:	89 2b       	or	r24, r25
   14f36:	39 f4       	brne	.+14     	; 0x14f46 <__vector_39+0x68>
		index += 2;
   14f38:	8c 81       	ldd	r24, Y+4	; 0x04
   14f3a:	8e 5f       	subi	r24, 0xFE	; 254
   14f3c:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   14f3e:	8b 81       	ldd	r24, Y+3	; 0x03
   14f40:	86 95       	lsr	r24
   14f42:	86 95       	lsr	r24
   14f44:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   14f46:	8b 81       	ldd	r24, Y+3	; 0x03
   14f48:	88 2f       	mov	r24, r24
   14f4a:	90 e0       	ldi	r25, 0x00	; 0
   14f4c:	81 70       	andi	r24, 0x01	; 1
   14f4e:	99 27       	eor	r25, r25
   14f50:	89 2b       	or	r24, r25
   14f52:	19 f4       	brne	.+6      	; 0x14f5a <__vector_39+0x7c>
		index++;
   14f54:	8c 81       	ldd	r24, Y+4	; 0x04
   14f56:	8f 5f       	subi	r24, 0xFF	; 255
   14f58:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   14f5a:	89 81       	ldd	r24, Y+1	; 0x01
   14f5c:	9a 81       	ldd	r25, Y+2	; 0x02
   14f5e:	ac 01       	movw	r20, r24
   14f60:	40 5e       	subi	r20, 0xE0	; 224
   14f62:	5f 4f       	sbci	r21, 0xFF	; 255
   14f64:	8c 81       	ldd	r24, Y+4	; 0x04
   14f66:	88 2f       	mov	r24, r24
   14f68:	90 e0       	ldi	r25, 0x00	; 0
   14f6a:	88 0f       	add	r24, r24
   14f6c:	99 1f       	adc	r25, r25
   14f6e:	88 0f       	add	r24, r24
   14f70:	99 1f       	adc	r25, r25
   14f72:	88 0f       	add	r24, r24
   14f74:	99 1f       	adc	r25, r25
   14f76:	84 0f       	add	r24, r20
   14f78:	95 1f       	adc	r25, r21
   14f7a:	fc 01       	movw	r30, r24
   14f7c:	84 81       	ldd	r24, Z+4	; 0x04
   14f7e:	95 81       	ldd	r25, Z+5	; 0x05
   14f80:	ac 01       	movw	r20, r24
   14f82:	61 e0       	ldi	r22, 0x01	; 1
   14f84:	80 e4       	ldi	r24, 0x40	; 64
   14f86:	92 e0       	ldi	r25, 0x02	; 2
   14f88:	f9 01       	movw	r30, r18
   14f8a:	19 95       	eicall
}
   14f8c:	00 00       	nop
   14f8e:	24 96       	adiw	r28, 0x04	; 4
   14f90:	cd bf       	out	0x3d, r28	; 61
   14f92:	de bf       	out	0x3e, r29	; 62
   14f94:	df 91       	pop	r29
   14f96:	cf 91       	pop	r28
   14f98:	ff 91       	pop	r31
   14f9a:	ef 91       	pop	r30
   14f9c:	bf 91       	pop	r27
   14f9e:	af 91       	pop	r26
   14fa0:	9f 91       	pop	r25
   14fa2:	8f 91       	pop	r24
   14fa4:	7f 91       	pop	r23
   14fa6:	6f 91       	pop	r22
   14fa8:	5f 91       	pop	r21
   14faa:	4f 91       	pop	r20
   14fac:	3f 91       	pop	r19
   14fae:	2f 91       	pop	r18
   14fb0:	0f 90       	pop	r0
   14fb2:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14fb6:	0f 90       	pop	r0
   14fb8:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14fbc:	0f 90       	pop	r0
   14fbe:	1f 90       	pop	r1
   14fc0:	18 95       	reti

00014fc2 <__vector_40>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH1_vect)
{
   14fc2:	1f 92       	push	r1
   14fc4:	0f 92       	push	r0
   14fc6:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   14fca:	0f 92       	push	r0
   14fcc:	11 24       	eor	r1, r1
   14fce:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   14fd2:	0f 92       	push	r0
   14fd4:	2f 93       	push	r18
   14fd6:	3f 93       	push	r19
   14fd8:	4f 93       	push	r20
   14fda:	5f 93       	push	r21
   14fdc:	6f 93       	push	r22
   14fde:	7f 93       	push	r23
   14fe0:	8f 93       	push	r24
   14fe2:	9f 93       	push	r25
   14fe4:	af 93       	push	r26
   14fe6:	bf 93       	push	r27
   14fe8:	ef 93       	push	r30
   14fea:	ff 93       	push	r31
   14fec:	cf 93       	push	r28
   14fee:	df 93       	push	r29
   14ff0:	00 d0       	rcall	.+0      	; 0x14ff2 <__vector_40+0x30>
   14ff2:	1f 92       	push	r1
   14ff4:	cd b7       	in	r28, 0x3d	; 61
   14ff6:	de b7       	in	r29, 0x3e	; 62
	adcb_callback(&ADCB, ADC_CH1, adc_get_result(&ADCB, ADC_CH1));
   14ff8:	20 91 01 33 	lds	r18, 0x3301	; 0x803301 <adcb_callback>
   14ffc:	30 91 02 33 	lds	r19, 0x3302	; 0x803302 <adcb_callback+0x1>
   15000:	80 e4       	ldi	r24, 0x40	; 64
   15002:	92 e0       	ldi	r25, 0x02	; 2
   15004:	89 83       	std	Y+1, r24	; 0x01
   15006:	9a 83       	std	Y+2, r25	; 0x02
   15008:	82 e0       	ldi	r24, 0x02	; 2
   1500a:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   1500c:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   1500e:	8b 81       	ldd	r24, Y+3	; 0x03
   15010:	88 2f       	mov	r24, r24
   15012:	90 e0       	ldi	r25, 0x00	; 0
   15014:	83 70       	andi	r24, 0x03	; 3
   15016:	99 27       	eor	r25, r25
   15018:	89 2b       	or	r24, r25
   1501a:	39 f4       	brne	.+14     	; 0x1502a <__vector_40+0x68>
		index += 2;
   1501c:	8c 81       	ldd	r24, Y+4	; 0x04
   1501e:	8e 5f       	subi	r24, 0xFE	; 254
   15020:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   15022:	8b 81       	ldd	r24, Y+3	; 0x03
   15024:	86 95       	lsr	r24
   15026:	86 95       	lsr	r24
   15028:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   1502a:	8b 81       	ldd	r24, Y+3	; 0x03
   1502c:	88 2f       	mov	r24, r24
   1502e:	90 e0       	ldi	r25, 0x00	; 0
   15030:	81 70       	andi	r24, 0x01	; 1
   15032:	99 27       	eor	r25, r25
   15034:	89 2b       	or	r24, r25
   15036:	19 f4       	brne	.+6      	; 0x1503e <__vector_40+0x7c>
		index++;
   15038:	8c 81       	ldd	r24, Y+4	; 0x04
   1503a:	8f 5f       	subi	r24, 0xFF	; 255
   1503c:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   1503e:	89 81       	ldd	r24, Y+1	; 0x01
   15040:	9a 81       	ldd	r25, Y+2	; 0x02
   15042:	ac 01       	movw	r20, r24
   15044:	40 5e       	subi	r20, 0xE0	; 224
   15046:	5f 4f       	sbci	r21, 0xFF	; 255
   15048:	8c 81       	ldd	r24, Y+4	; 0x04
   1504a:	88 2f       	mov	r24, r24
   1504c:	90 e0       	ldi	r25, 0x00	; 0
   1504e:	88 0f       	add	r24, r24
   15050:	99 1f       	adc	r25, r25
   15052:	88 0f       	add	r24, r24
   15054:	99 1f       	adc	r25, r25
   15056:	88 0f       	add	r24, r24
   15058:	99 1f       	adc	r25, r25
   1505a:	84 0f       	add	r24, r20
   1505c:	95 1f       	adc	r25, r21
   1505e:	fc 01       	movw	r30, r24
   15060:	84 81       	ldd	r24, Z+4	; 0x04
   15062:	95 81       	ldd	r25, Z+5	; 0x05
   15064:	ac 01       	movw	r20, r24
   15066:	62 e0       	ldi	r22, 0x02	; 2
   15068:	80 e4       	ldi	r24, 0x40	; 64
   1506a:	92 e0       	ldi	r25, 0x02	; 2
   1506c:	f9 01       	movw	r30, r18
   1506e:	19 95       	eicall
}
   15070:	00 00       	nop
   15072:	24 96       	adiw	r28, 0x04	; 4
   15074:	cd bf       	out	0x3d, r28	; 61
   15076:	de bf       	out	0x3e, r29	; 62
   15078:	df 91       	pop	r29
   1507a:	cf 91       	pop	r28
   1507c:	ff 91       	pop	r31
   1507e:	ef 91       	pop	r30
   15080:	bf 91       	pop	r27
   15082:	af 91       	pop	r26
   15084:	9f 91       	pop	r25
   15086:	8f 91       	pop	r24
   15088:	7f 91       	pop	r23
   1508a:	6f 91       	pop	r22
   1508c:	5f 91       	pop	r21
   1508e:	4f 91       	pop	r20
   15090:	3f 91       	pop	r19
   15092:	2f 91       	pop	r18
   15094:	0f 90       	pop	r0
   15096:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1509a:	0f 90       	pop	r0
   1509c:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   150a0:	0f 90       	pop	r0
   150a2:	1f 90       	pop	r1
   150a4:	18 95       	reti

000150a6 <__vector_41>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH2_vect)
{
   150a6:	1f 92       	push	r1
   150a8:	0f 92       	push	r0
   150aa:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   150ae:	0f 92       	push	r0
   150b0:	11 24       	eor	r1, r1
   150b2:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   150b6:	0f 92       	push	r0
   150b8:	2f 93       	push	r18
   150ba:	3f 93       	push	r19
   150bc:	4f 93       	push	r20
   150be:	5f 93       	push	r21
   150c0:	6f 93       	push	r22
   150c2:	7f 93       	push	r23
   150c4:	8f 93       	push	r24
   150c6:	9f 93       	push	r25
   150c8:	af 93       	push	r26
   150ca:	bf 93       	push	r27
   150cc:	ef 93       	push	r30
   150ce:	ff 93       	push	r31
   150d0:	cf 93       	push	r28
   150d2:	df 93       	push	r29
   150d4:	00 d0       	rcall	.+0      	; 0x150d6 <__vector_41+0x30>
   150d6:	1f 92       	push	r1
   150d8:	cd b7       	in	r28, 0x3d	; 61
   150da:	de b7       	in	r29, 0x3e	; 62
	adcb_callback(&ADCB, ADC_CH2, adc_get_result(&ADCB, ADC_CH2));
   150dc:	20 91 01 33 	lds	r18, 0x3301	; 0x803301 <adcb_callback>
   150e0:	30 91 02 33 	lds	r19, 0x3302	; 0x803302 <adcb_callback+0x1>
   150e4:	80 e4       	ldi	r24, 0x40	; 64
   150e6:	92 e0       	ldi	r25, 0x02	; 2
   150e8:	89 83       	std	Y+1, r24	; 0x01
   150ea:	9a 83       	std	Y+2, r25	; 0x02
   150ec:	84 e0       	ldi	r24, 0x04	; 4
   150ee:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   150f0:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   150f2:	8b 81       	ldd	r24, Y+3	; 0x03
   150f4:	88 2f       	mov	r24, r24
   150f6:	90 e0       	ldi	r25, 0x00	; 0
   150f8:	83 70       	andi	r24, 0x03	; 3
   150fa:	99 27       	eor	r25, r25
   150fc:	89 2b       	or	r24, r25
   150fe:	39 f4       	brne	.+14     	; 0x1510e <__vector_41+0x68>
		index += 2;
   15100:	8c 81       	ldd	r24, Y+4	; 0x04
   15102:	8e 5f       	subi	r24, 0xFE	; 254
   15104:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   15106:	8b 81       	ldd	r24, Y+3	; 0x03
   15108:	86 95       	lsr	r24
   1510a:	86 95       	lsr	r24
   1510c:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   1510e:	8b 81       	ldd	r24, Y+3	; 0x03
   15110:	88 2f       	mov	r24, r24
   15112:	90 e0       	ldi	r25, 0x00	; 0
   15114:	81 70       	andi	r24, 0x01	; 1
   15116:	99 27       	eor	r25, r25
   15118:	89 2b       	or	r24, r25
   1511a:	19 f4       	brne	.+6      	; 0x15122 <__vector_41+0x7c>
		index++;
   1511c:	8c 81       	ldd	r24, Y+4	; 0x04
   1511e:	8f 5f       	subi	r24, 0xFF	; 255
   15120:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   15122:	89 81       	ldd	r24, Y+1	; 0x01
   15124:	9a 81       	ldd	r25, Y+2	; 0x02
   15126:	ac 01       	movw	r20, r24
   15128:	40 5e       	subi	r20, 0xE0	; 224
   1512a:	5f 4f       	sbci	r21, 0xFF	; 255
   1512c:	8c 81       	ldd	r24, Y+4	; 0x04
   1512e:	88 2f       	mov	r24, r24
   15130:	90 e0       	ldi	r25, 0x00	; 0
   15132:	88 0f       	add	r24, r24
   15134:	99 1f       	adc	r25, r25
   15136:	88 0f       	add	r24, r24
   15138:	99 1f       	adc	r25, r25
   1513a:	88 0f       	add	r24, r24
   1513c:	99 1f       	adc	r25, r25
   1513e:	84 0f       	add	r24, r20
   15140:	95 1f       	adc	r25, r21
   15142:	fc 01       	movw	r30, r24
   15144:	84 81       	ldd	r24, Z+4	; 0x04
   15146:	95 81       	ldd	r25, Z+5	; 0x05
   15148:	ac 01       	movw	r20, r24
   1514a:	64 e0       	ldi	r22, 0x04	; 4
   1514c:	80 e4       	ldi	r24, 0x40	; 64
   1514e:	92 e0       	ldi	r25, 0x02	; 2
   15150:	f9 01       	movw	r30, r18
   15152:	19 95       	eicall
}
   15154:	00 00       	nop
   15156:	24 96       	adiw	r28, 0x04	; 4
   15158:	cd bf       	out	0x3d, r28	; 61
   1515a:	de bf       	out	0x3e, r29	; 62
   1515c:	df 91       	pop	r29
   1515e:	cf 91       	pop	r28
   15160:	ff 91       	pop	r31
   15162:	ef 91       	pop	r30
   15164:	bf 91       	pop	r27
   15166:	af 91       	pop	r26
   15168:	9f 91       	pop	r25
   1516a:	8f 91       	pop	r24
   1516c:	7f 91       	pop	r23
   1516e:	6f 91       	pop	r22
   15170:	5f 91       	pop	r21
   15172:	4f 91       	pop	r20
   15174:	3f 91       	pop	r19
   15176:	2f 91       	pop	r18
   15178:	0f 90       	pop	r0
   1517a:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1517e:	0f 90       	pop	r0
   15180:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15184:	0f 90       	pop	r0
   15186:	1f 90       	pop	r1
   15188:	18 95       	reti

0001518a <__vector_42>:
 *
 * Calls the callback function that has been set for the ADC when the channel's
 * interrupt flag is set, if its interrupt has been enabled.
 */
ISR(ADCB_CH3_vect)
{
   1518a:	1f 92       	push	r1
   1518c:	0f 92       	push	r0
   1518e:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15192:	0f 92       	push	r0
   15194:	11 24       	eor	r1, r1
   15196:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1519a:	0f 92       	push	r0
   1519c:	2f 93       	push	r18
   1519e:	3f 93       	push	r19
   151a0:	4f 93       	push	r20
   151a2:	5f 93       	push	r21
   151a4:	6f 93       	push	r22
   151a6:	7f 93       	push	r23
   151a8:	8f 93       	push	r24
   151aa:	9f 93       	push	r25
   151ac:	af 93       	push	r26
   151ae:	bf 93       	push	r27
   151b0:	ef 93       	push	r30
   151b2:	ff 93       	push	r31
   151b4:	cf 93       	push	r28
   151b6:	df 93       	push	r29
   151b8:	00 d0       	rcall	.+0      	; 0x151ba <__vector_42+0x30>
   151ba:	1f 92       	push	r1
   151bc:	cd b7       	in	r28, 0x3d	; 61
   151be:	de b7       	in	r29, 0x3e	; 62
	adcb_callback(&ADCB, ADC_CH3, adc_get_result(&ADCB, ADC_CH3));
   151c0:	20 91 01 33 	lds	r18, 0x3301	; 0x803301 <adcb_callback>
   151c4:	30 91 02 33 	lds	r19, 0x3302	; 0x803302 <adcb_callback+0x1>
   151c8:	80 e4       	ldi	r24, 0x40	; 64
   151ca:	92 e0       	ldi	r25, 0x02	; 2
   151cc:	89 83       	std	Y+1, r24	; 0x01
   151ce:	9a 83       	std	Y+2, r25	; 0x02
   151d0:	88 e0       	ldi	r24, 0x08	; 8
   151d2:	8b 83       	std	Y+3, r24	; 0x03
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   151d4:	1c 82       	std	Y+4, r1	; 0x04
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   151d6:	8b 81       	ldd	r24, Y+3	; 0x03
   151d8:	88 2f       	mov	r24, r24
   151da:	90 e0       	ldi	r25, 0x00	; 0
   151dc:	83 70       	andi	r24, 0x03	; 3
   151de:	99 27       	eor	r25, r25
   151e0:	89 2b       	or	r24, r25
   151e2:	39 f4       	brne	.+14     	; 0x151f2 <__vector_42+0x68>
		index += 2;
   151e4:	8c 81       	ldd	r24, Y+4	; 0x04
   151e6:	8e 5f       	subi	r24, 0xFE	; 254
   151e8:	8c 83       	std	Y+4, r24	; 0x04
		ch_mask >>= 2;
   151ea:	8b 81       	ldd	r24, Y+3	; 0x03
   151ec:	86 95       	lsr	r24
   151ee:	86 95       	lsr	r24
   151f0:	8b 83       	std	Y+3, r24	; 0x03
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   151f2:	8b 81       	ldd	r24, Y+3	; 0x03
   151f4:	88 2f       	mov	r24, r24
   151f6:	90 e0       	ldi	r25, 0x00	; 0
   151f8:	81 70       	andi	r24, 0x01	; 1
   151fa:	99 27       	eor	r25, r25
   151fc:	89 2b       	or	r24, r25
   151fe:	19 f4       	brne	.+6      	; 0x15206 <__vector_42+0x7c>
		index++;
   15200:	8c 81       	ldd	r24, Y+4	; 0x04
   15202:	8f 5f       	subi	r24, 0xFF	; 255
   15204:	8c 83       	std	Y+4, r24	; 0x04
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   15206:	89 81       	ldd	r24, Y+1	; 0x01
   15208:	9a 81       	ldd	r25, Y+2	; 0x02
   1520a:	ac 01       	movw	r20, r24
   1520c:	40 5e       	subi	r20, 0xE0	; 224
   1520e:	5f 4f       	sbci	r21, 0xFF	; 255
   15210:	8c 81       	ldd	r24, Y+4	; 0x04
   15212:	88 2f       	mov	r24, r24
   15214:	90 e0       	ldi	r25, 0x00	; 0
   15216:	88 0f       	add	r24, r24
   15218:	99 1f       	adc	r25, r25
   1521a:	88 0f       	add	r24, r24
   1521c:	99 1f       	adc	r25, r25
   1521e:	88 0f       	add	r24, r24
   15220:	99 1f       	adc	r25, r25
   15222:	84 0f       	add	r24, r20
   15224:	95 1f       	adc	r25, r21
   15226:	fc 01       	movw	r30, r24
   15228:	84 81       	ldd	r24, Z+4	; 0x04
   1522a:	95 81       	ldd	r25, Z+5	; 0x05
   1522c:	ac 01       	movw	r20, r24
   1522e:	68 e0       	ldi	r22, 0x08	; 8
   15230:	80 e4       	ldi	r24, 0x40	; 64
   15232:	92 e0       	ldi	r25, 0x02	; 2
   15234:	f9 01       	movw	r30, r18
   15236:	19 95       	eicall
}
   15238:	00 00       	nop
   1523a:	24 96       	adiw	r28, 0x04	; 4
   1523c:	cd bf       	out	0x3d, r28	; 61
   1523e:	de bf       	out	0x3e, r29	; 62
   15240:	df 91       	pop	r29
   15242:	cf 91       	pop	r28
   15244:	ff 91       	pop	r31
   15246:	ef 91       	pop	r30
   15248:	bf 91       	pop	r27
   1524a:	af 91       	pop	r26
   1524c:	9f 91       	pop	r25
   1524e:	8f 91       	pop	r24
   15250:	7f 91       	pop	r23
   15252:	6f 91       	pop	r22
   15254:	5f 91       	pop	r21
   15256:	4f 91       	pop	r20
   15258:	3f 91       	pop	r19
   1525a:	2f 91       	pop	r18
   1525c:	0f 90       	pop	r0
   1525e:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15262:	0f 90       	pop	r0
   15264:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15268:	0f 90       	pop	r0
   1526a:	1f 90       	pop	r1
   1526c:	18 95       	reti

0001526e <adc_write_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_write_configuration(ADC_t *adc, const struct adc_config *conf)
{
   1526e:	cf 93       	push	r28
   15270:	df 93       	push	r29
   15272:	cd b7       	in	r28, 0x3d	; 61
   15274:	de b7       	in	r29, 0x3e	; 62
   15276:	28 97       	sbiw	r28, 0x08	; 8
   15278:	cd bf       	out	0x3d, r28	; 61
   1527a:	de bf       	out	0x3e, r29	; 62
   1527c:	8d 83       	std	Y+5, r24	; 0x05
   1527e:	9e 83       	std	Y+6, r25	; 0x06
   15280:	6f 83       	std	Y+7, r22	; 0x07
   15282:	78 87       	std	Y+8, r23	; 0x08
	uint16_t cal;
	uint8_t enable;
	irqflags_t flags;

#ifdef ADCA
	if ((uintptr_t)adc == (uintptr_t)&ADCA) {
   15284:	8d 81       	ldd	r24, Y+5	; 0x05
   15286:	9e 81       	ldd	r25, Y+6	; 0x06
   15288:	81 15       	cp	r24, r1
   1528a:	92 40       	sbci	r25, 0x02	; 2
   1528c:	29 f4       	brne	.+10     	; 0x15298 <adc_write_configuration+0x2a>
		cal = adc_get_calibration_data(ADC_CAL_ADCA);
   1528e:	80 e0       	ldi	r24, 0x00	; 0
   15290:	fd db       	rcall	.-2054   	; 0x14a8c <adc_get_calibration_data>
   15292:	89 83       	std	Y+1, r24	; 0x01
   15294:	9a 83       	std	Y+2, r25	; 0x02
   15296:	0a c0       	rjmp	.+20     	; 0x152ac <adc_write_configuration+0x3e>
	} else
#endif

#ifdef ADCB
	if ((uintptr_t)adc == (uintptr_t)&ADCB) {
   15298:	8d 81       	ldd	r24, Y+5	; 0x05
   1529a:	9e 81       	ldd	r25, Y+6	; 0x06
   1529c:	80 34       	cpi	r24, 0x40	; 64
   1529e:	92 40       	sbci	r25, 0x02	; 2
   152a0:	09 f0       	breq	.+2      	; 0x152a4 <adc_write_configuration+0x36>
		cal = adc_get_calibration_data(ADC_CAL_ADCB);
   152a2:	56 c0       	rjmp	.+172    	; 0x15350 <adc_write_configuration+0xe2>
   152a4:	81 e0       	ldi	r24, 0x01	; 1
   152a6:	f2 db       	rcall	.-2076   	; 0x14a8c <adc_get_calibration_data>
	{
		Assert(0);
		return;
	}

	flags = cpu_irq_save();
   152a8:	89 83       	std	Y+1, r24	; 0x01
   152aa:	9a 83       	std	Y+2, r25	; 0x02
	adc_enable_clock(adc);
   152ac:	be db       	rcall	.-2180   	; 0x14a2a <cpu_irq_save>
   152ae:	8b 83       	std	Y+3, r24	; 0x03
   152b0:	8d 81       	ldd	r24, Y+5	; 0x05
   152b2:	9e 81       	ldd	r25, Y+6	; 0x06
	enable = adc->CTRLA & ADC_ENABLE_bm;
   152b4:	14 db       	rcall	.-2520   	; 0x148de <adc_enable_clock>
   152b6:	8d 81       	ldd	r24, Y+5	; 0x05
   152b8:	9e 81       	ldd	r25, Y+6	; 0x06
   152ba:	fc 01       	movw	r30, r24
   152bc:	80 81       	ld	r24, Z
   152be:	81 70       	andi	r24, 0x01	; 1

	adc->CTRLA = ADC_FLUSH_bm;
   152c0:	8c 83       	std	Y+4, r24	; 0x04
   152c2:	8d 81       	ldd	r24, Y+5	; 0x05
   152c4:	9e 81       	ldd	r25, Y+6	; 0x06
   152c6:	22 e0       	ldi	r18, 0x02	; 2
   152c8:	fc 01       	movw	r30, r24
	adc->CAL = cal;
   152ca:	20 83       	st	Z, r18
   152cc:	8d 81       	ldd	r24, Y+5	; 0x05
   152ce:	9e 81       	ldd	r25, Y+6	; 0x06
   152d0:	29 81       	ldd	r18, Y+1	; 0x01
   152d2:	3a 81       	ldd	r19, Y+2	; 0x02
   152d4:	fc 01       	movw	r30, r24
   152d6:	24 87       	std	Z+12, r18	; 0x0c
	adc->CMP = conf->cmp;
   152d8:	35 87       	std	Z+13, r19	; 0x0d
   152da:	8f 81       	ldd	r24, Y+7	; 0x07
   152dc:	98 85       	ldd	r25, Y+8	; 0x08
   152de:	fc 01       	movw	r30, r24
   152e0:	25 81       	ldd	r18, Z+5	; 0x05
   152e2:	36 81       	ldd	r19, Z+6	; 0x06
   152e4:	8d 81       	ldd	r24, Y+5	; 0x05
   152e6:	9e 81       	ldd	r25, Y+6	; 0x06
   152e8:	fc 01       	movw	r30, r24
   152ea:	20 8f       	std	Z+24, r18	; 0x18
	adc->REFCTRL = conf->refctrl;
   152ec:	31 8f       	std	Z+25, r19	; 0x19
   152ee:	8f 81       	ldd	r24, Y+7	; 0x07
   152f0:	98 85       	ldd	r25, Y+8	; 0x08
   152f2:	fc 01       	movw	r30, r24
   152f4:	22 81       	ldd	r18, Z+2	; 0x02
   152f6:	8d 81       	ldd	r24, Y+5	; 0x05
   152f8:	9e 81       	ldd	r25, Y+6	; 0x06
   152fa:	fc 01       	movw	r30, r24
	adc->PRESCALER = conf->prescaler;
   152fc:	22 83       	std	Z+2, r18	; 0x02
   152fe:	8f 81       	ldd	r24, Y+7	; 0x07
   15300:	98 85       	ldd	r25, Y+8	; 0x08
   15302:	fc 01       	movw	r30, r24
   15304:	24 81       	ldd	r18, Z+4	; 0x04
   15306:	8d 81       	ldd	r24, Y+5	; 0x05
   15308:	9e 81       	ldd	r25, Y+6	; 0x06
   1530a:	fc 01       	movw	r30, r24
	adc->EVCTRL = conf->evctrl;
   1530c:	24 83       	std	Z+4, r18	; 0x04
   1530e:	8f 81       	ldd	r24, Y+7	; 0x07
   15310:	98 85       	ldd	r25, Y+8	; 0x08
   15312:	fc 01       	movw	r30, r24
   15314:	23 81       	ldd	r18, Z+3	; 0x03
   15316:	8d 81       	ldd	r24, Y+5	; 0x05
   15318:	9e 81       	ldd	r25, Y+6	; 0x06
   1531a:	fc 01       	movw	r30, r24
	adc->CTRLB = conf->ctrlb;
   1531c:	23 83       	std	Z+3, r18	; 0x03
   1531e:	8f 81       	ldd	r24, Y+7	; 0x07
   15320:	98 85       	ldd	r25, Y+8	; 0x08
   15322:	fc 01       	movw	r30, r24
   15324:	21 81       	ldd	r18, Z+1	; 0x01
   15326:	8d 81       	ldd	r24, Y+5	; 0x05
   15328:	9e 81       	ldd	r25, Y+6	; 0x06
   1532a:	fc 01       	movw	r30, r24

	adc->CTRLA = enable | conf->ctrla;
   1532c:	21 83       	std	Z+1, r18	; 0x01
   1532e:	8f 81       	ldd	r24, Y+7	; 0x07
   15330:	98 85       	ldd	r25, Y+8	; 0x08
   15332:	fc 01       	movw	r30, r24
   15334:	90 81       	ld	r25, Z
   15336:	8c 81       	ldd	r24, Y+4	; 0x04
   15338:	29 2f       	mov	r18, r25
   1533a:	28 2b       	or	r18, r24
   1533c:	8d 81       	ldd	r24, Y+5	; 0x05

	adc_disable_clock(adc);
   1533e:	9e 81       	ldd	r25, Y+6	; 0x06
   15340:	fc 01       	movw	r30, r24
   15342:	20 83       	st	Z, r18

	cpu_irq_restore(flags);
   15344:	8d 81       	ldd	r24, Y+5	; 0x05
   15346:	9e 81       	ldd	r25, Y+6	; 0x06
   15348:	fb da       	rcall	.-2570   	; 0x14940 <adc_disable_clock>
   1534a:	8b 81       	ldd	r24, Y+3	; 0x03
	} else
#endif

	{
		Assert(0);
		return;
   1534c:	7e db       	rcall	.-2308   	; 0x14a4a <cpu_irq_restore>
	adc->CTRLA = enable | conf->ctrla;

	adc_disable_clock(adc);

	cpu_irq_restore(flags);
}
   1534e:	01 c0       	rjmp	.+2      	; 0x15352 <adc_write_configuration+0xe4>
   15350:	00 00       	nop
   15352:	28 96       	adiw	r28, 0x08	; 8
   15354:	cd bf       	out	0x3d, r28	; 61
   15356:	de bf       	out	0x3e, r29	; 62
   15358:	df 91       	pop	r29
   1535a:	cf 91       	pop	r28
   1535c:	08 95       	ret

0001535e <adc_read_configuration>:
 *
 * \param adc Pointer to ADC module.
 * \param conf Pointer to ADC module configuration.
 */
void adc_read_configuration(ADC_t *adc, struct adc_config *conf)
{
   1535e:	cf 93       	push	r28
   15360:	df 93       	push	r29
   15362:	cd b7       	in	r28, 0x3d	; 61
   15364:	de b7       	in	r29, 0x3e	; 62
   15366:	25 97       	sbiw	r28, 0x05	; 5
   15368:	cd bf       	out	0x3d, r28	; 61
   1536a:	de bf       	out	0x3e, r29	; 62
   1536c:	8a 83       	std	Y+2, r24	; 0x02
   1536e:	9b 83       	std	Y+3, r25	; 0x03
   15370:	6c 83       	std	Y+4, r22	; 0x04
	irqflags_t flags = cpu_irq_save();
   15372:	7d 83       	std	Y+5, r23	; 0x05
   15374:	5a db       	rcall	.-2380   	; 0x14a2a <cpu_irq_save>

	adc_enable_clock(adc);
   15376:	89 83       	std	Y+1, r24	; 0x01
   15378:	8a 81       	ldd	r24, Y+2	; 0x02
   1537a:	9b 81       	ldd	r25, Y+3	; 0x03

	conf->ctrla = adc->CTRLA & ADC_DMASEL_gm;
   1537c:	b0 da       	rcall	.-2720   	; 0x148de <adc_enable_clock>
   1537e:	8a 81       	ldd	r24, Y+2	; 0x02
   15380:	9b 81       	ldd	r25, Y+3	; 0x03
   15382:	fc 01       	movw	r30, r24
   15384:	80 81       	ld	r24, Z
   15386:	28 2f       	mov	r18, r24
   15388:	20 7c       	andi	r18, 0xC0	; 192
   1538a:	8c 81       	ldd	r24, Y+4	; 0x04
   1538c:	9d 81       	ldd	r25, Y+5	; 0x05
   1538e:	fc 01       	movw	r30, r24

	conf->cmp = adc->CMP;
   15390:	20 83       	st	Z, r18
   15392:	8a 81       	ldd	r24, Y+2	; 0x02
   15394:	9b 81       	ldd	r25, Y+3	; 0x03
   15396:	fc 01       	movw	r30, r24
   15398:	20 8d       	ldd	r18, Z+24	; 0x18
   1539a:	31 8d       	ldd	r19, Z+25	; 0x19
   1539c:	8c 81       	ldd	r24, Y+4	; 0x04
   1539e:	9d 81       	ldd	r25, Y+5	; 0x05
   153a0:	fc 01       	movw	r30, r24
   153a2:	25 83       	std	Z+5, r18	; 0x05
	conf->refctrl = adc->REFCTRL;
   153a4:	36 83       	std	Z+6, r19	; 0x06
   153a6:	8a 81       	ldd	r24, Y+2	; 0x02
   153a8:	9b 81       	ldd	r25, Y+3	; 0x03
   153aa:	fc 01       	movw	r30, r24
   153ac:	22 81       	ldd	r18, Z+2	; 0x02
   153ae:	8c 81       	ldd	r24, Y+4	; 0x04
   153b0:	9d 81       	ldd	r25, Y+5	; 0x05
   153b2:	fc 01       	movw	r30, r24
	conf->prescaler = adc->PRESCALER;
   153b4:	22 83       	std	Z+2, r18	; 0x02
   153b6:	8a 81       	ldd	r24, Y+2	; 0x02
   153b8:	9b 81       	ldd	r25, Y+3	; 0x03
   153ba:	fc 01       	movw	r30, r24
   153bc:	24 81       	ldd	r18, Z+4	; 0x04
   153be:	8c 81       	ldd	r24, Y+4	; 0x04
   153c0:	9d 81       	ldd	r25, Y+5	; 0x05
   153c2:	fc 01       	movw	r30, r24
	conf->evctrl = adc->EVCTRL;
   153c4:	24 83       	std	Z+4, r18	; 0x04
   153c6:	8a 81       	ldd	r24, Y+2	; 0x02
   153c8:	9b 81       	ldd	r25, Y+3	; 0x03
   153ca:	fc 01       	movw	r30, r24
   153cc:	23 81       	ldd	r18, Z+3	; 0x03
   153ce:	8c 81       	ldd	r24, Y+4	; 0x04
   153d0:	9d 81       	ldd	r25, Y+5	; 0x05
   153d2:	fc 01       	movw	r30, r24
	conf->ctrlb = adc->CTRLB;
   153d4:	23 83       	std	Z+3, r18	; 0x03
   153d6:	8a 81       	ldd	r24, Y+2	; 0x02
   153d8:	9b 81       	ldd	r25, Y+3	; 0x03
   153da:	fc 01       	movw	r30, r24
   153dc:	21 81       	ldd	r18, Z+1	; 0x01
   153de:	8c 81       	ldd	r24, Y+4	; 0x04
   153e0:	9d 81       	ldd	r25, Y+5	; 0x05

	adc_disable_clock(adc);
   153e2:	fc 01       	movw	r30, r24
   153e4:	21 83       	std	Z+1, r18	; 0x01

	cpu_irq_restore(flags);
   153e6:	8a 81       	ldd	r24, Y+2	; 0x02
   153e8:	9b 81       	ldd	r25, Y+3	; 0x03
   153ea:	aa da       	rcall	.-2732   	; 0x14940 <adc_disable_clock>
}
   153ec:	89 81       	ldd	r24, Y+1	; 0x01
   153ee:	2d db       	rcall	.-2470   	; 0x14a4a <cpu_irq_restore>
   153f0:	00 00       	nop
   153f2:	25 96       	adiw	r28, 0x05	; 5
   153f4:	cd bf       	out	0x3d, r28	; 61
   153f6:	de bf       	out	0x3e, r29	; 62
   153f8:	df 91       	pop	r29
   153fa:	cf 91       	pop	r28
   153fc:	08 95       	ret

000153fe <adcch_write_configuration>:
 * is called if callbacks are enabled and interrupts are enabled in the
 * channel configuration.
 */
void adcch_write_configuration(ADC_t *adc, uint8_t ch_mask,
		const struct adc_channel_config *ch_conf)
{
   153fe:	cf 93       	push	r28
   15400:	df 93       	push	r29
   15402:	cd b7       	in	r28, 0x3d	; 61
   15404:	de b7       	in	r29, 0x3e	; 62
   15406:	2c 97       	sbiw	r28, 0x0c	; 12
   15408:	cd bf       	out	0x3d, r28	; 61
   1540a:	de bf       	out	0x3e, r29	; 62
   1540c:	88 87       	std	Y+8, r24	; 0x08
   1540e:	99 87       	std	Y+9, r25	; 0x09
   15410:	6a 87       	std	Y+10, r22	; 0x0a
   15412:	4b 87       	std	Y+11, r20	; 0x0b
   15414:	5c 87       	std	Y+12, r21	; 0x0c
   15416:	88 85       	ldd	r24, Y+8	; 0x08
   15418:	99 85       	ldd	r25, Y+9	; 0x09
   1541a:	8c 83       	std	Y+4, r24	; 0x04
   1541c:	9d 83       	std	Y+5, r25	; 0x05
   1541e:	8a 85       	ldd	r24, Y+10	; 0x0a
   15420:	8e 83       	std	Y+6, r24	; 0x06
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   15422:	1f 82       	std	Y+7, r1	; 0x07
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   15424:	8e 81       	ldd	r24, Y+6	; 0x06
   15426:	88 2f       	mov	r24, r24
   15428:	90 e0       	ldi	r25, 0x00	; 0
   1542a:	83 70       	andi	r24, 0x03	; 3
   1542c:	99 27       	eor	r25, r25
   1542e:	89 2b       	or	r24, r25
   15430:	39 f4       	brne	.+14     	; 0x15440 <adcch_write_configuration+0x42>
		index += 2;
   15432:	8f 81       	ldd	r24, Y+7	; 0x07
   15434:	8e 5f       	subi	r24, 0xFE	; 254
   15436:	8f 83       	std	Y+7, r24	; 0x07
		ch_mask >>= 2;
   15438:	8e 81       	ldd	r24, Y+6	; 0x06
   1543a:	86 95       	lsr	r24
   1543c:	86 95       	lsr	r24
   1543e:	8e 83       	std	Y+6, r24	; 0x06
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   15440:	8e 81       	ldd	r24, Y+6	; 0x06
   15442:	88 2f       	mov	r24, r24
   15444:	90 e0       	ldi	r25, 0x00	; 0
   15446:	81 70       	andi	r24, 0x01	; 1
   15448:	99 27       	eor	r25, r25
   1544a:	89 2b       	or	r24, r25
   1544c:	19 f4       	brne	.+6      	; 0x15454 <adcch_write_configuration+0x56>
		index++;
   1544e:	8f 81       	ldd	r24, Y+7	; 0x07
   15450:	8f 5f       	subi	r24, 0xFF	; 255
   15452:	8f 83       	std	Y+7, r24	; 0x07
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   15454:	8c 81       	ldd	r24, Y+4	; 0x04
   15456:	9d 81       	ldd	r25, Y+5	; 0x05
   15458:	9c 01       	movw	r18, r24
   1545a:	20 5e       	subi	r18, 0xE0	; 224
   1545c:	3f 4f       	sbci	r19, 0xFF	; 255
   1545e:	8f 81       	ldd	r24, Y+7	; 0x07
   15460:	88 2f       	mov	r24, r24
   15462:	90 e0       	ldi	r25, 0x00	; 0
   15464:	88 0f       	add	r24, r24
   15466:	99 1f       	adc	r25, r25
   15468:	88 0f       	add	r24, r24
   1546a:	99 1f       	adc	r25, r25
   1546c:	88 0f       	add	r24, r24
   1546e:	99 1f       	adc	r25, r25
   15470:	82 0f       	add	r24, r18
   15472:	93 1f       	adc	r25, r19
	ADC_CH_t *adc_ch;
	irqflags_t flags;

	adc_ch = adc_get_channel(adc, ch_mask);
   15474:	89 83       	std	Y+1, r24	; 0x01

	flags = cpu_irq_save();
   15476:	9a 83       	std	Y+2, r25	; 0x02
   15478:	d8 da       	rcall	.-2640   	; 0x14a2a <cpu_irq_save>
			return;
		}
	}
#endif

	adc_enable_clock(adc);
   1547a:	8b 83       	std	Y+3, r24	; 0x03
   1547c:	88 85       	ldd	r24, Y+8	; 0x08
   1547e:	99 85       	ldd	r25, Y+9	; 0x09
	adc_ch->CTRL = ch_conf->ctrl;
   15480:	2e da       	rcall	.-2980   	; 0x148de <adc_enable_clock>
   15482:	8b 85       	ldd	r24, Y+11	; 0x0b
   15484:	9c 85       	ldd	r25, Y+12	; 0x0c
   15486:	fc 01       	movw	r30, r24
   15488:	20 81       	ld	r18, Z
   1548a:	89 81       	ldd	r24, Y+1	; 0x01
   1548c:	9a 81       	ldd	r25, Y+2	; 0x02
   1548e:	fc 01       	movw	r30, r24
	adc_ch->INTCTRL = ch_conf->intctrl;
   15490:	20 83       	st	Z, r18
   15492:	8b 85       	ldd	r24, Y+11	; 0x0b
   15494:	9c 85       	ldd	r25, Y+12	; 0x0c
   15496:	fc 01       	movw	r30, r24
   15498:	22 81       	ldd	r18, Z+2	; 0x02
   1549a:	89 81       	ldd	r24, Y+1	; 0x01
   1549c:	9a 81       	ldd	r25, Y+2	; 0x02
   1549e:	fc 01       	movw	r30, r24
	adc_ch->MUXCTRL = ch_conf->muxctrl;
   154a0:	22 83       	std	Z+2, r18	; 0x02
   154a2:	8b 85       	ldd	r24, Y+11	; 0x0b
   154a4:	9c 85       	ldd	r25, Y+12	; 0x0c
   154a6:	fc 01       	movw	r30, r24
   154a8:	21 81       	ldd	r18, Z+1	; 0x01
   154aa:	89 81       	ldd	r24, Y+1	; 0x01
   154ac:	9a 81       	ldd	r25, Y+2	; 0x02
   154ae:	fc 01       	movw	r30, r24
	if (ch_mask & ADC_CH0) {
   154b0:	21 83       	std	Z+1, r18	; 0x01
   154b2:	8a 85       	ldd	r24, Y+10	; 0x0a
   154b4:	88 2f       	mov	r24, r24
   154b6:	90 e0       	ldi	r25, 0x00	; 0
   154b8:	81 70       	andi	r24, 0x01	; 1
   154ba:	99 27       	eor	r25, r25
   154bc:	89 2b       	or	r24, r25
		/* USB devices has channel scan available on ADC channel 0 */
		adc_ch->SCAN = ch_conf->scan;
   154be:	41 f0       	breq	.+16     	; 0x154d0 <adcch_write_configuration+0xd2>
   154c0:	8b 85       	ldd	r24, Y+11	; 0x0b
   154c2:	9c 85       	ldd	r25, Y+12	; 0x0c
   154c4:	fc 01       	movw	r30, r24
   154c6:	23 81       	ldd	r18, Z+3	; 0x03
   154c8:	89 81       	ldd	r24, Y+1	; 0x01
   154ca:	9a 81       	ldd	r25, Y+2	; 0x02
	}
	adc_disable_clock(adc);
   154cc:	fc 01       	movw	r30, r24
   154ce:	26 83       	std	Z+6, r18	; 0x06

	cpu_irq_restore(flags);
   154d0:	88 85       	ldd	r24, Y+8	; 0x08
   154d2:	99 85       	ldd	r25, Y+9	; 0x09
   154d4:	35 da       	rcall	.-2966   	; 0x14940 <adc_disable_clock>
}
   154d6:	8b 81       	ldd	r24, Y+3	; 0x03
   154d8:	b8 da       	rcall	.-2704   	; 0x14a4a <cpu_irq_restore>
   154da:	00 00       	nop
   154dc:	2c 96       	adiw	r28, 0x0c	; 12
   154de:	cd bf       	out	0x3d, r28	; 61
   154e0:	de bf       	out	0x3e, r29	; 62
   154e2:	df 91       	pop	r29
   154e4:	cf 91       	pop	r28
   154e6:	08 95       	ret

000154e8 <adcch_read_configuration>:
 * can be given in mask)
 * \param ch_conf Pointer to ADC channel configuration.
 */
void adcch_read_configuration(ADC_t *adc, uint8_t ch_mask,
		struct adc_channel_config *ch_conf)
{
   154e8:	cf 93       	push	r28
   154ea:	df 93       	push	r29
   154ec:	cd b7       	in	r28, 0x3d	; 61
   154ee:	de b7       	in	r29, 0x3e	; 62
   154f0:	2c 97       	sbiw	r28, 0x0c	; 12
   154f2:	cd bf       	out	0x3d, r28	; 61
   154f4:	de bf       	out	0x3e, r29	; 62
   154f6:	88 87       	std	Y+8, r24	; 0x08
   154f8:	99 87       	std	Y+9, r25	; 0x09
   154fa:	6a 87       	std	Y+10, r22	; 0x0a
   154fc:	4b 87       	std	Y+11, r20	; 0x0b
   154fe:	5c 87       	std	Y+12, r21	; 0x0c
   15500:	88 85       	ldd	r24, Y+8	; 0x08
   15502:	99 85       	ldd	r25, Y+9	; 0x09
   15504:	8c 83       	std	Y+4, r24	; 0x04
   15506:	9d 83       	std	Y+5, r25	; 0x05
   15508:	8a 85       	ldd	r24, Y+10	; 0x0a
   1550a:	8e 83       	std	Y+6, r24	; 0x06
 * \return Pointer to ADC channel
 */
__always_inline static  ADC_CH_t *adc_get_channel(
		ADC_t *adc, uint8_t ch_mask)
{
	uint8_t index = 0;
   1550c:	1f 82       	std	Y+7, r1	; 0x07
		index += 4;
		ch_mask >>= 4;
	}
#endif
#if ADC_NR_OF_CHANNELS > 2
	if (!(ch_mask & 0x03)) {
   1550e:	8e 81       	ldd	r24, Y+6	; 0x06
   15510:	88 2f       	mov	r24, r24
   15512:	90 e0       	ldi	r25, 0x00	; 0
   15514:	83 70       	andi	r24, 0x03	; 3
   15516:	99 27       	eor	r25, r25
   15518:	89 2b       	or	r24, r25
   1551a:	39 f4       	brne	.+14     	; 0x1552a <adcch_read_configuration+0x42>
		index += 2;
   1551c:	8f 81       	ldd	r24, Y+7	; 0x07
   1551e:	8e 5f       	subi	r24, 0xFE	; 254
   15520:	8f 83       	std	Y+7, r24	; 0x07
		ch_mask >>= 2;
   15522:	8e 81       	ldd	r24, Y+6	; 0x06
   15524:	86 95       	lsr	r24
   15526:	86 95       	lsr	r24
   15528:	8e 83       	std	Y+6, r24	; 0x06
	}
#endif
#if ADC_NR_OF_CHANNELS > 1
	if (!(ch_mask & 0x01)) {
   1552a:	8e 81       	ldd	r24, Y+6	; 0x06
   1552c:	88 2f       	mov	r24, r24
   1552e:	90 e0       	ldi	r25, 0x00	; 0
   15530:	81 70       	andi	r24, 0x01	; 1
   15532:	99 27       	eor	r25, r25
   15534:	89 2b       	or	r24, r25
   15536:	19 f4       	brne	.+6      	; 0x1553e <adcch_read_configuration+0x56>
		index++;
   15538:	8f 81       	ldd	r24, Y+7	; 0x07
   1553a:	8f 5f       	subi	r24, 0xFF	; 255
   1553c:	8f 83       	std	Y+7, r24	; 0x07
	}
#endif

	return (ADC_CH_t *)(&adc->CH0 + index);
   1553e:	8c 81       	ldd	r24, Y+4	; 0x04
   15540:	9d 81       	ldd	r25, Y+5	; 0x05
   15542:	9c 01       	movw	r18, r24
   15544:	20 5e       	subi	r18, 0xE0	; 224
   15546:	3f 4f       	sbci	r19, 0xFF	; 255
   15548:	8f 81       	ldd	r24, Y+7	; 0x07
   1554a:	88 2f       	mov	r24, r24
   1554c:	90 e0       	ldi	r25, 0x00	; 0
   1554e:	88 0f       	add	r24, r24
   15550:	99 1f       	adc	r25, r25
   15552:	88 0f       	add	r24, r24
   15554:	99 1f       	adc	r25, r25
   15556:	88 0f       	add	r24, r24
   15558:	99 1f       	adc	r25, r25
   1555a:	82 0f       	add	r24, r18
   1555c:	93 1f       	adc	r25, r19
	ADC_CH_t *adc_ch;
	irqflags_t flags;

	adc_ch = adc_get_channel(adc, ch_mask);
   1555e:	89 83       	std	Y+1, r24	; 0x01

	flags = cpu_irq_save();
   15560:	9a 83       	std	Y+2, r25	; 0x02
   15562:	63 da       	rcall	.-2874   	; 0x14a2a <cpu_irq_save>

	adc_enable_clock(adc);
   15564:	8b 83       	std	Y+3, r24	; 0x03
   15566:	88 85       	ldd	r24, Y+8	; 0x08
   15568:	99 85       	ldd	r25, Y+9	; 0x09
	ch_conf->ctrl = adc_ch->CTRL;
   1556a:	b9 d9       	rcall	.-3214   	; 0x148de <adc_enable_clock>
   1556c:	89 81       	ldd	r24, Y+1	; 0x01
   1556e:	9a 81       	ldd	r25, Y+2	; 0x02
   15570:	fc 01       	movw	r30, r24
   15572:	20 81       	ld	r18, Z
   15574:	8b 85       	ldd	r24, Y+11	; 0x0b
   15576:	9c 85       	ldd	r25, Y+12	; 0x0c
   15578:	fc 01       	movw	r30, r24
	ch_conf->intctrl = adc_ch->INTCTRL;
   1557a:	20 83       	st	Z, r18
   1557c:	89 81       	ldd	r24, Y+1	; 0x01
   1557e:	9a 81       	ldd	r25, Y+2	; 0x02
   15580:	fc 01       	movw	r30, r24
   15582:	22 81       	ldd	r18, Z+2	; 0x02
   15584:	8b 85       	ldd	r24, Y+11	; 0x0b
   15586:	9c 85       	ldd	r25, Y+12	; 0x0c
   15588:	fc 01       	movw	r30, r24
	ch_conf->muxctrl = adc_ch->MUXCTRL;
   1558a:	22 83       	std	Z+2, r18	; 0x02
   1558c:	89 81       	ldd	r24, Y+1	; 0x01
   1558e:	9a 81       	ldd	r25, Y+2	; 0x02
   15590:	fc 01       	movw	r30, r24
   15592:	21 81       	ldd	r18, Z+1	; 0x01
   15594:	8b 85       	ldd	r24, Y+11	; 0x0b
   15596:	9c 85       	ldd	r25, Y+12	; 0x0c
   15598:	fc 01       	movw	r30, r24
	if (ch_mask & ADC_CH0) {
   1559a:	21 83       	std	Z+1, r18	; 0x01
   1559c:	8a 85       	ldd	r24, Y+10	; 0x0a
   1559e:	88 2f       	mov	r24, r24
   155a0:	90 e0       	ldi	r25, 0x00	; 0
   155a2:	81 70       	andi	r24, 0x01	; 1
   155a4:	99 27       	eor	r25, r25
   155a6:	89 2b       	or	r24, r25
		/* USB devices has channel scan available on ADC channel 0 */
		ch_conf->scan = adc_ch->SCAN;
   155a8:	41 f0       	breq	.+16     	; 0x155ba <adcch_read_configuration+0xd2>
   155aa:	89 81       	ldd	r24, Y+1	; 0x01
   155ac:	9a 81       	ldd	r25, Y+2	; 0x02
   155ae:	fc 01       	movw	r30, r24
   155b0:	26 81       	ldd	r18, Z+6	; 0x06
   155b2:	8b 85       	ldd	r24, Y+11	; 0x0b
   155b4:	9c 85       	ldd	r25, Y+12	; 0x0c
	}
	adc_disable_clock(adc);
   155b6:	fc 01       	movw	r30, r24
   155b8:	23 83       	std	Z+3, r18	; 0x03

	cpu_irq_restore(flags);
   155ba:	88 85       	ldd	r24, Y+8	; 0x08
   155bc:	99 85       	ldd	r25, Y+9	; 0x09
   155be:	c0 d9       	rcall	.-3200   	; 0x14940 <adc_disable_clock>
}
   155c0:	8b 81       	ldd	r24, Y+3	; 0x03
   155c2:	43 da       	rcall	.-2938   	; 0x14a4a <cpu_irq_restore>
   155c4:	00 00       	nop
   155c6:	2c 96       	adiw	r28, 0x0c	; 12
   155c8:	cd bf       	out	0x3d, r28	; 61
   155ca:	de bf       	out	0x3e, r29	; 62
   155cc:	df 91       	pop	r29
   155ce:	cf 91       	pop	r28
   155d0:	08 95       	ret

000155d2 <cpu_irq_save>:
   155d2:	cf 93       	push	r28
   155d4:	df 93       	push	r29
   155d6:	1f 92       	push	r1
   155d8:	cd b7       	in	r28, 0x3d	; 61
   155da:	de b7       	in	r29, 0x3e	; 62
   155dc:	8f e3       	ldi	r24, 0x3F	; 63
   155de:	90 e0       	ldi	r25, 0x00	; 0
   155e0:	fc 01       	movw	r30, r24
   155e2:	80 81       	ld	r24, Z
   155e4:	89 83       	std	Y+1, r24	; 0x01
   155e6:	f8 94       	cli
   155e8:	89 81       	ldd	r24, Y+1	; 0x01
   155ea:	0f 90       	pop	r0
   155ec:	df 91       	pop	r29
   155ee:	cf 91       	pop	r28
   155f0:	08 95       	ret

000155f2 <cpu_irq_restore>:
   155f2:	cf 93       	push	r28
   155f4:	df 93       	push	r29
   155f6:	1f 92       	push	r1
   155f8:	cd b7       	in	r28, 0x3d	; 61
   155fa:	de b7       	in	r29, 0x3e	; 62
   155fc:	89 83       	std	Y+1, r24	; 0x01
   155fe:	8f e3       	ldi	r24, 0x3F	; 63
   15600:	90 e0       	ldi	r25, 0x00	; 0
   15602:	29 81       	ldd	r18, Y+1	; 0x01
   15604:	fc 01       	movw	r30, r24
   15606:	20 83       	st	Z, r18
   15608:	00 00       	nop
   1560a:	0f 90       	pop	r0
   1560c:	df 91       	pop	r29
   1560e:	cf 91       	pop	r28
   15610:	08 95       	ret

00015612 <nvm_read_production_signature_row>:
   15612:	cf 93       	push	r28
   15614:	df 93       	push	r29
   15616:	1f 92       	push	r1
   15618:	cd b7       	in	r28, 0x3d	; 61
   1561a:	de b7       	in	r29, 0x3e	; 62
   1561c:	89 83       	std	Y+1, r24	; 0x01
   1561e:	89 81       	ldd	r24, Y+1	; 0x01
   15620:	88 2f       	mov	r24, r24
   15622:	90 e0       	ldi	r25, 0x00	; 0
   15624:	bc 01       	movw	r22, r24
   15626:	82 e0       	ldi	r24, 0x02	; 2
   15628:	0f 94 43 26 	call	0x24c86	; 0x24c86 <nvm_read_byte>
   1562c:	0f 90       	pop	r0
   1562e:	df 91       	pop	r29
   15630:	cf 91       	pop	r28
   15632:	08 95       	ret

00015634 <sleepmgr_lock_mode>:
   15634:	cf 93       	push	r28
   15636:	df 93       	push	r29
   15638:	1f 92       	push	r1
   1563a:	1f 92       	push	r1
   1563c:	cd b7       	in	r28, 0x3d	; 61
   1563e:	de b7       	in	r29, 0x3e	; 62
   15640:	8a 83       	std	Y+2, r24	; 0x02
   15642:	8a 81       	ldd	r24, Y+2	; 0x02
   15644:	88 2f       	mov	r24, r24
   15646:	90 e0       	ldi	r25, 0x00	; 0
   15648:	85 5e       	subi	r24, 0xE5	; 229
   1564a:	9c 4c       	sbci	r25, 0xCC	; 204
   1564c:	fc 01       	movw	r30, r24
   1564e:	80 81       	ld	r24, Z
   15650:	8f 3f       	cpi	r24, 0xFF	; 255
   15652:	09 f4       	brne	.+2      	; 0x15656 <sleepmgr_lock_mode+0x22>
   15654:	ff cf       	rjmp	.-2      	; 0x15654 <sleepmgr_lock_mode+0x20>
   15656:	bd df       	rcall	.-134    	; 0x155d2 <cpu_irq_save>
   15658:	89 83       	std	Y+1, r24	; 0x01
   1565a:	8a 81       	ldd	r24, Y+2	; 0x02
   1565c:	88 2f       	mov	r24, r24
   1565e:	90 e0       	ldi	r25, 0x00	; 0
   15660:	9c 01       	movw	r18, r24
   15662:	25 5e       	subi	r18, 0xE5	; 229
   15664:	3c 4c       	sbci	r19, 0xCC	; 204
   15666:	f9 01       	movw	r30, r18
   15668:	20 81       	ld	r18, Z
   1566a:	2f 5f       	subi	r18, 0xFF	; 255
   1566c:	85 5e       	subi	r24, 0xE5	; 229
   1566e:	9c 4c       	sbci	r25, 0xCC	; 204
   15670:	fc 01       	movw	r30, r24
   15672:	20 83       	st	Z, r18
   15674:	89 81       	ldd	r24, Y+1	; 0x01
   15676:	bd df       	rcall	.-134    	; 0x155f2 <cpu_irq_restore>
   15678:	00 00       	nop
   1567a:	0f 90       	pop	r0
   1567c:	0f 90       	pop	r0
   1567e:	df 91       	pop	r29
   15680:	cf 91       	pop	r28
   15682:	08 95       	ret

00015684 <sleepmgr_unlock_mode>:
   15684:	cf 93       	push	r28
   15686:	df 93       	push	r29
   15688:	1f 92       	push	r1
   1568a:	1f 92       	push	r1
   1568c:	cd b7       	in	r28, 0x3d	; 61
   1568e:	de b7       	in	r29, 0x3e	; 62
   15690:	8a 83       	std	Y+2, r24	; 0x02
   15692:	8a 81       	ldd	r24, Y+2	; 0x02
   15694:	88 2f       	mov	r24, r24
   15696:	90 e0       	ldi	r25, 0x00	; 0
   15698:	85 5e       	subi	r24, 0xE5	; 229
   1569a:	9c 4c       	sbci	r25, 0xCC	; 204
   1569c:	fc 01       	movw	r30, r24
   1569e:	80 81       	ld	r24, Z
   156a0:	88 23       	and	r24, r24
   156a2:	09 f4       	brne	.+2      	; 0x156a6 <sleepmgr_unlock_mode+0x22>
   156a4:	ff cf       	rjmp	.-2      	; 0x156a4 <sleepmgr_unlock_mode+0x20>
   156a6:	95 df       	rcall	.-214    	; 0x155d2 <cpu_irq_save>
   156a8:	89 83       	std	Y+1, r24	; 0x01
   156aa:	8a 81       	ldd	r24, Y+2	; 0x02
   156ac:	88 2f       	mov	r24, r24
   156ae:	90 e0       	ldi	r25, 0x00	; 0
   156b0:	9c 01       	movw	r18, r24
   156b2:	25 5e       	subi	r18, 0xE5	; 229
   156b4:	3c 4c       	sbci	r19, 0xCC	; 204
   156b6:	f9 01       	movw	r30, r18
   156b8:	20 81       	ld	r18, Z
   156ba:	21 50       	subi	r18, 0x01	; 1
   156bc:	85 5e       	subi	r24, 0xE5	; 229
   156be:	9c 4c       	sbci	r25, 0xCC	; 204
   156c0:	fc 01       	movw	r30, r24
   156c2:	20 83       	st	Z, r18
   156c4:	89 81       	ldd	r24, Y+1	; 0x01
   156c6:	95 df       	rcall	.-214    	; 0x155f2 <cpu_irq_restore>
   156c8:	00 00       	nop
   156ca:	0f 90       	pop	r0
   156cc:	0f 90       	pop	r0
   156ce:	df 91       	pop	r29
   156d0:	cf 91       	pop	r28
   156d2:	08 95       	ret

000156d4 <dac_enable_clock>:
   156d4:	cf 93       	push	r28
   156d6:	df 93       	push	r29
   156d8:	1f 92       	push	r1
   156da:	1f 92       	push	r1
   156dc:	cd b7       	in	r28, 0x3d	; 61
   156de:	de b7       	in	r29, 0x3e	; 62
   156e0:	89 83       	std	Y+1, r24	; 0x01
   156e2:	9a 83       	std	Y+2, r25	; 0x02
   156e4:	89 81       	ldd	r24, Y+1	; 0x01
   156e6:	9a 81       	ldd	r25, Y+2	; 0x02
   156e8:	80 32       	cpi	r24, 0x20	; 32
   156ea:	93 40       	sbci	r25, 0x03	; 3
   156ec:	69 f4       	brne	.+26     	; 0x15708 <dac_enable_clock+0x34>
   156ee:	80 91 90 24 	lds	r24, 0x2490	; 0x802490 <dacb_enable_count>
   156f2:	91 e0       	ldi	r25, 0x01	; 1
   156f4:	98 0f       	add	r25, r24
   156f6:	90 93 90 24 	sts	0x2490, r25	; 0x802490 <dacb_enable_count>
   156fa:	88 23       	and	r24, r24
   156fc:	31 f4       	brne	.+12     	; 0x1570a <dac_enable_clock+0x36>
   156fe:	64 e0       	ldi	r22, 0x04	; 4
   15700:	82 e0       	ldi	r24, 0x02	; 2
   15702:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
   15706:	01 c0       	rjmp	.+2      	; 0x1570a <dac_enable_clock+0x36>
   15708:	00 00       	nop
   1570a:	0f 90       	pop	r0
   1570c:	0f 90       	pop	r0
   1570e:	df 91       	pop	r29
   15710:	cf 91       	pop	r28
   15712:	08 95       	ret

00015714 <dac_disable_clock>:
   15714:	cf 93       	push	r28
   15716:	df 93       	push	r29
   15718:	1f 92       	push	r1
   1571a:	1f 92       	push	r1
   1571c:	cd b7       	in	r28, 0x3d	; 61
   1571e:	de b7       	in	r29, 0x3e	; 62
   15720:	89 83       	std	Y+1, r24	; 0x01
   15722:	9a 83       	std	Y+2, r25	; 0x02
   15724:	89 81       	ldd	r24, Y+1	; 0x01
   15726:	9a 81       	ldd	r25, Y+2	; 0x02
   15728:	80 32       	cpi	r24, 0x20	; 32
   1572a:	93 40       	sbci	r25, 0x03	; 3
   1572c:	71 f4       	brne	.+28     	; 0x1574a <dac_disable_clock+0x36>
   1572e:	80 91 90 24 	lds	r24, 0x2490	; 0x802490 <dacb_enable_count>
   15732:	81 50       	subi	r24, 0x01	; 1
   15734:	80 93 90 24 	sts	0x2490, r24	; 0x802490 <dacb_enable_count>
   15738:	80 91 90 24 	lds	r24, 0x2490	; 0x802490 <dacb_enable_count>
   1573c:	88 23       	and	r24, r24
   1573e:	31 f4       	brne	.+12     	; 0x1574c <dac_disable_clock+0x38>
   15740:	64 e0       	ldi	r22, 0x04	; 4
   15742:	82 e0       	ldi	r24, 0x02	; 2
   15744:	0f 94 ce 11 	call	0x2239c	; 0x2239c <sysclk_disable_module>
   15748:	01 c0       	rjmp	.+2      	; 0x1574c <dac_disable_clock+0x38>
   1574a:	00 00       	nop
   1574c:	0f 90       	pop	r0
   1574e:	0f 90       	pop	r0
   15750:	df 91       	pop	r29
   15752:	cf 91       	pop	r28
   15754:	08 95       	ret

00015756 <dac_enable>:
   15756:	cf 93       	push	r28
   15758:	df 93       	push	r29
   1575a:	00 d0       	rcall	.+0      	; 0x1575c <dac_enable+0x6>
   1575c:	cd b7       	in	r28, 0x3d	; 61
   1575e:	de b7       	in	r29, 0x3e	; 62
   15760:	8a 83       	std	Y+2, r24	; 0x02
   15762:	9b 83       	std	Y+3, r25	; 0x03
   15764:	36 df       	rcall	.-404    	; 0x155d2 <cpu_irq_save>
   15766:	89 83       	std	Y+1, r24	; 0x01
   15768:	81 e0       	ldi	r24, 0x01	; 1
   1576a:	64 df       	rcall	.-312    	; 0x15634 <sleepmgr_lock_mode>
   1576c:	8a 81       	ldd	r24, Y+2	; 0x02
   1576e:	9b 81       	ldd	r25, Y+3	; 0x03
   15770:	b1 df       	rcall	.-158    	; 0x156d4 <dac_enable_clock>
   15772:	8a 81       	ldd	r24, Y+2	; 0x02
   15774:	9b 81       	ldd	r25, Y+3	; 0x03
   15776:	fc 01       	movw	r30, r24
   15778:	80 81       	ld	r24, Z
   1577a:	28 2f       	mov	r18, r24
   1577c:	21 60       	ori	r18, 0x01	; 1
   1577e:	8a 81       	ldd	r24, Y+2	; 0x02
   15780:	9b 81       	ldd	r25, Y+3	; 0x03
   15782:	fc 01       	movw	r30, r24
   15784:	20 83       	st	Z, r18
   15786:	89 81       	ldd	r24, Y+1	; 0x01
   15788:	34 df       	rcall	.-408    	; 0x155f2 <cpu_irq_restore>
   1578a:	00 00       	nop
   1578c:	23 96       	adiw	r28, 0x03	; 3
   1578e:	cd bf       	out	0x3d, r28	; 61
   15790:	de bf       	out	0x3e, r29	; 62
   15792:	df 91       	pop	r29
   15794:	cf 91       	pop	r28
   15796:	08 95       	ret

00015798 <dac_disable>:
   15798:	cf 93       	push	r28
   1579a:	df 93       	push	r29
   1579c:	00 d0       	rcall	.+0      	; 0x1579e <dac_disable+0x6>
   1579e:	cd b7       	in	r28, 0x3d	; 61
   157a0:	de b7       	in	r29, 0x3e	; 62
   157a2:	8a 83       	std	Y+2, r24	; 0x02
   157a4:	9b 83       	std	Y+3, r25	; 0x03
   157a6:	15 df       	rcall	.-470    	; 0x155d2 <cpu_irq_save>
   157a8:	89 83       	std	Y+1, r24	; 0x01
   157aa:	8a 81       	ldd	r24, Y+2	; 0x02
   157ac:	9b 81       	ldd	r25, Y+3	; 0x03
   157ae:	fc 01       	movw	r30, r24
   157b0:	80 81       	ld	r24, Z
   157b2:	28 2f       	mov	r18, r24
   157b4:	2e 7f       	andi	r18, 0xFE	; 254
   157b6:	8a 81       	ldd	r24, Y+2	; 0x02
   157b8:	9b 81       	ldd	r25, Y+3	; 0x03
   157ba:	fc 01       	movw	r30, r24
   157bc:	20 83       	st	Z, r18
   157be:	8a 81       	ldd	r24, Y+2	; 0x02
   157c0:	9b 81       	ldd	r25, Y+3	; 0x03
   157c2:	a8 df       	rcall	.-176    	; 0x15714 <dac_disable_clock>
   157c4:	81 e0       	ldi	r24, 0x01	; 1
   157c6:	5e df       	rcall	.-324    	; 0x15684 <sleepmgr_unlock_mode>
   157c8:	89 81       	ldd	r24, Y+1	; 0x01
   157ca:	13 df       	rcall	.-474    	; 0x155f2 <cpu_irq_restore>
   157cc:	00 00       	nop
   157ce:	23 96       	adiw	r28, 0x03	; 3
   157d0:	cd bf       	out	0x3d, r28	; 61
   157d2:	de bf       	out	0x3e, r29	; 62
   157d4:	df 91       	pop	r29
   157d6:	cf 91       	pop	r28
   157d8:	08 95       	ret

000157da <dac_write_configuration>:
   157da:	cf 93       	push	r28
   157dc:	df 93       	push	r29
   157de:	cd b7       	in	r28, 0x3d	; 61
   157e0:	de b7       	in	r29, 0x3e	; 62
   157e2:	2e 97       	sbiw	r28, 0x0e	; 14
   157e4:	cd bf       	out	0x3d, r28	; 61
   157e6:	de bf       	out	0x3e, r29	; 62
   157e8:	8b 87       	std	Y+11, r24	; 0x0b
   157ea:	9c 87       	std	Y+12, r25	; 0x0c
   157ec:	6d 87       	std	Y+13, r22	; 0x0d
   157ee:	7e 87       	std	Y+14, r23	; 0x0e
   157f0:	8b 85       	ldd	r24, Y+11	; 0x0b
   157f2:	9c 85       	ldd	r25, Y+12	; 0x0c
   157f4:	80 32       	cpi	r24, 0x20	; 32
   157f6:	93 40       	sbci	r25, 0x03	; 3
   157f8:	09 f0       	breq	.+2      	; 0x157fc <dac_write_configuration+0x22>
   157fa:	60 c0       	rjmp	.+192    	; 0x158bc <dac_write_configuration+0xe2>
   157fc:	83 e3       	ldi	r24, 0x33	; 51
   157fe:	8a 83       	std	Y+2, r24	; 0x02
   15800:	8a 81       	ldd	r24, Y+2	; 0x02
   15802:	07 df       	rcall	.-498    	; 0x15612 <nvm_read_production_signature_row>
   15804:	89 83       	std	Y+1, r24	; 0x01
   15806:	82 e3       	ldi	r24, 0x32	; 50
   15808:	8c 83       	std	Y+4, r24	; 0x04
   1580a:	8c 81       	ldd	r24, Y+4	; 0x04
   1580c:	02 df       	rcall	.-508    	; 0x15612 <nvm_read_production_signature_row>
   1580e:	8b 83       	std	Y+3, r24	; 0x03
   15810:	87 e3       	ldi	r24, 0x37	; 55
   15812:	8e 83       	std	Y+6, r24	; 0x06
   15814:	8e 81       	ldd	r24, Y+6	; 0x06
   15816:	fd de       	rcall	.-518    	; 0x15612 <nvm_read_production_signature_row>
   15818:	8d 83       	std	Y+5, r24	; 0x05
   1581a:	86 e3       	ldi	r24, 0x36	; 54
   1581c:	8a 87       	std	Y+10, r24	; 0x0a
   1581e:	8a 85       	ldd	r24, Y+10	; 0x0a
   15820:	f8 de       	rcall	.-528    	; 0x15612 <nvm_read_production_signature_row>
   15822:	8f 83       	std	Y+7, r24	; 0x07
   15824:	d6 de       	rcall	.-596    	; 0x155d2 <cpu_irq_save>
   15826:	88 87       	std	Y+8, r24	; 0x08
   15828:	8b 85       	ldd	r24, Y+11	; 0x0b
   1582a:	9c 85       	ldd	r25, Y+12	; 0x0c
   1582c:	53 df       	rcall	.-346    	; 0x156d4 <dac_enable_clock>
   1582e:	8b 85       	ldd	r24, Y+11	; 0x0b
   15830:	9c 85       	ldd	r25, Y+12	; 0x0c
   15832:	fc 01       	movw	r30, r24
   15834:	80 81       	ld	r24, Z
   15836:	81 70       	andi	r24, 0x01	; 1
   15838:	89 87       	std	Y+9, r24	; 0x09
   1583a:	8b 85       	ldd	r24, Y+11	; 0x0b
   1583c:	9c 85       	ldd	r25, Y+12	; 0x0c
   1583e:	fc 01       	movw	r30, r24
   15840:	10 82       	st	Z, r1
   15842:	8d 85       	ldd	r24, Y+13	; 0x0d
   15844:	9e 85       	ldd	r25, Y+14	; 0x0e
   15846:	fc 01       	movw	r30, r24
   15848:	21 81       	ldd	r18, Z+1	; 0x01
   1584a:	8b 85       	ldd	r24, Y+11	; 0x0b
   1584c:	9c 85       	ldd	r25, Y+12	; 0x0c
   1584e:	fc 01       	movw	r30, r24
   15850:	21 83       	std	Z+1, r18	; 0x01
   15852:	8d 85       	ldd	r24, Y+13	; 0x0d
   15854:	9e 85       	ldd	r25, Y+14	; 0x0e
   15856:	fc 01       	movw	r30, r24
   15858:	22 81       	ldd	r18, Z+2	; 0x02
   1585a:	8b 85       	ldd	r24, Y+11	; 0x0b
   1585c:	9c 85       	ldd	r25, Y+12	; 0x0c
   1585e:	fc 01       	movw	r30, r24
   15860:	22 83       	std	Z+2, r18	; 0x02
   15862:	8d 85       	ldd	r24, Y+13	; 0x0d
   15864:	9e 85       	ldd	r25, Y+14	; 0x0e
   15866:	fc 01       	movw	r30, r24
   15868:	23 81       	ldd	r18, Z+3	; 0x03
   1586a:	8b 85       	ldd	r24, Y+11	; 0x0b
   1586c:	9c 85       	ldd	r25, Y+12	; 0x0c
   1586e:	fc 01       	movw	r30, r24
   15870:	23 83       	std	Z+3, r18	; 0x03
   15872:	8b 85       	ldd	r24, Y+11	; 0x0b
   15874:	9c 85       	ldd	r25, Y+12	; 0x0c
   15876:	29 81       	ldd	r18, Y+1	; 0x01
   15878:	fc 01       	movw	r30, r24
   1587a:	20 87       	std	Z+8, r18	; 0x08
   1587c:	8b 85       	ldd	r24, Y+11	; 0x0b
   1587e:	9c 85       	ldd	r25, Y+12	; 0x0c
   15880:	2b 81       	ldd	r18, Y+3	; 0x03
   15882:	fc 01       	movw	r30, r24
   15884:	21 87       	std	Z+9, r18	; 0x09
   15886:	8b 85       	ldd	r24, Y+11	; 0x0b
   15888:	9c 85       	ldd	r25, Y+12	; 0x0c
   1588a:	2d 81       	ldd	r18, Y+5	; 0x05
   1588c:	fc 01       	movw	r30, r24
   1588e:	22 87       	std	Z+10, r18	; 0x0a
   15890:	8b 85       	ldd	r24, Y+11	; 0x0b
   15892:	9c 85       	ldd	r25, Y+12	; 0x0c
   15894:	2f 81       	ldd	r18, Y+7	; 0x07
   15896:	fc 01       	movw	r30, r24
   15898:	23 87       	std	Z+11, r18	; 0x0b
   1589a:	8d 85       	ldd	r24, Y+13	; 0x0d
   1589c:	9e 85       	ldd	r25, Y+14	; 0x0e
   1589e:	fc 01       	movw	r30, r24
   158a0:	90 81       	ld	r25, Z
   158a2:	89 85       	ldd	r24, Y+9	; 0x09
   158a4:	29 2f       	mov	r18, r25
   158a6:	28 2b       	or	r18, r24
   158a8:	8b 85       	ldd	r24, Y+11	; 0x0b
   158aa:	9c 85       	ldd	r25, Y+12	; 0x0c
   158ac:	fc 01       	movw	r30, r24
   158ae:	20 83       	st	Z, r18
   158b0:	8b 85       	ldd	r24, Y+11	; 0x0b
   158b2:	9c 85       	ldd	r25, Y+12	; 0x0c
   158b4:	2f df       	rcall	.-418    	; 0x15714 <dac_disable_clock>
   158b6:	88 85       	ldd	r24, Y+8	; 0x08
   158b8:	9c de       	rcall	.-712    	; 0x155f2 <cpu_irq_restore>
   158ba:	01 c0       	rjmp	.+2      	; 0x158be <dac_write_configuration+0xe4>
   158bc:	00 00       	nop
   158be:	2e 96       	adiw	r28, 0x0e	; 14
   158c0:	cd bf       	out	0x3d, r28	; 61
   158c2:	de bf       	out	0x3e, r29	; 62
   158c4:	df 91       	pop	r29
   158c6:	cf 91       	pop	r28
   158c8:	08 95       	ret

000158ca <dac_read_configuration>:
 *
 * \param dac Pointer to DAC module.
 * \param conf Pointer to DAC configuration.
 */
void dac_read_configuration(DAC_t *dac, struct dac_config *conf)
{
   158ca:	cf 93       	push	r28
   158cc:	df 93       	push	r29
   158ce:	cd b7       	in	r28, 0x3d	; 61
   158d0:	de b7       	in	r29, 0x3e	; 62
   158d2:	25 97       	sbiw	r28, 0x05	; 5
   158d4:	cd bf       	out	0x3d, r28	; 61
   158d6:	de bf       	out	0x3e, r29	; 62
   158d8:	8a 83       	std	Y+2, r24	; 0x02
   158da:	9b 83       	std	Y+3, r25	; 0x03
   158dc:	6c 83       	std	Y+4, r22	; 0x04
	irqflags_t flags;

	flags = cpu_irq_save();
   158de:	7d 83       	std	Y+5, r23	; 0x05
   158e0:	78 de       	rcall	.-784    	; 0x155d2 <cpu_irq_save>
	dac_enable_clock(dac);
   158e2:	89 83       	std	Y+1, r24	; 0x01
   158e4:	8a 81       	ldd	r24, Y+2	; 0x02
   158e6:	9b 81       	ldd	r25, Y+3	; 0x03

	conf->ctrla = dac->CTRLA & ~DAC_ENABLE_bm;
   158e8:	f5 de       	rcall	.-534    	; 0x156d4 <dac_enable_clock>
   158ea:	8a 81       	ldd	r24, Y+2	; 0x02
   158ec:	9b 81       	ldd	r25, Y+3	; 0x03
   158ee:	fc 01       	movw	r30, r24
   158f0:	80 81       	ld	r24, Z
   158f2:	28 2f       	mov	r18, r24
   158f4:	2e 7f       	andi	r18, 0xFE	; 254
   158f6:	8c 81       	ldd	r24, Y+4	; 0x04
   158f8:	9d 81       	ldd	r25, Y+5	; 0x05
   158fa:	fc 01       	movw	r30, r24
	conf->ctrlb = dac->CTRLB;
   158fc:	20 83       	st	Z, r18
   158fe:	8a 81       	ldd	r24, Y+2	; 0x02
   15900:	9b 81       	ldd	r25, Y+3	; 0x03
   15902:	fc 01       	movw	r30, r24
   15904:	21 81       	ldd	r18, Z+1	; 0x01
   15906:	8c 81       	ldd	r24, Y+4	; 0x04
   15908:	9d 81       	ldd	r25, Y+5	; 0x05
   1590a:	fc 01       	movw	r30, r24
	conf->ctrlc = dac->CTRLC;
   1590c:	21 83       	std	Z+1, r18	; 0x01
   1590e:	8a 81       	ldd	r24, Y+2	; 0x02
   15910:	9b 81       	ldd	r25, Y+3	; 0x03
   15912:	fc 01       	movw	r30, r24
   15914:	22 81       	ldd	r18, Z+2	; 0x02
   15916:	8c 81       	ldd	r24, Y+4	; 0x04
   15918:	9d 81       	ldd	r25, Y+5	; 0x05
   1591a:	fc 01       	movw	r30, r24
	conf->evctrl = dac->EVCTRL;
   1591c:	22 83       	std	Z+2, r18	; 0x02
   1591e:	8a 81       	ldd	r24, Y+2	; 0x02
   15920:	9b 81       	ldd	r25, Y+3	; 0x03
   15922:	fc 01       	movw	r30, r24
   15924:	23 81       	ldd	r18, Z+3	; 0x03
   15926:	8c 81       	ldd	r24, Y+4	; 0x04
   15928:	9d 81       	ldd	r25, Y+5	; 0x05

#if XMEGA_DAC_VERSION_1
	conf->timctrl = dac->TIMCTRL;
#endif

	dac_disable_clock(dac);
   1592a:	fc 01       	movw	r30, r24
   1592c:	23 83       	std	Z+3, r18	; 0x03
	cpu_irq_restore(flags);
   1592e:	8a 81       	ldd	r24, Y+2	; 0x02
   15930:	9b 81       	ldd	r25, Y+3	; 0x03
   15932:	f0 de       	rcall	.-544    	; 0x15714 <dac_disable_clock>
}
   15934:	89 81       	ldd	r24, Y+1	; 0x01
   15936:	5d de       	rcall	.-838    	; 0x155f2 <cpu_irq_restore>
   15938:	00 00       	nop
   1593a:	25 96       	adiw	r28, 0x05	; 5
   1593c:	cd bf       	out	0x3d, r28	; 61
   1593e:	de bf       	out	0x3e, r29	; 62
   15940:	df 91       	pop	r29
   15942:	cf 91       	pop	r28
   15944:	08 95       	ret

00015946 <cpu_irq_save>:
   15946:	cf 93       	push	r28
   15948:	df 93       	push	r29
   1594a:	1f 92       	push	r1
   1594c:	cd b7       	in	r28, 0x3d	; 61
   1594e:	de b7       	in	r29, 0x3e	; 62
   15950:	8f e3       	ldi	r24, 0x3F	; 63
   15952:	90 e0       	ldi	r25, 0x00	; 0
   15954:	fc 01       	movw	r30, r24
   15956:	80 81       	ld	r24, Z
   15958:	89 83       	std	Y+1, r24	; 0x01
   1595a:	f8 94       	cli
   1595c:	89 81       	ldd	r24, Y+1	; 0x01
   1595e:	0f 90       	pop	r0
   15960:	df 91       	pop	r29
   15962:	cf 91       	pop	r28
   15964:	08 95       	ret

00015966 <cpu_irq_restore>:
   15966:	cf 93       	push	r28
   15968:	df 93       	push	r29
   1596a:	1f 92       	push	r1
   1596c:	cd b7       	in	r28, 0x3d	; 61
   1596e:	de b7       	in	r29, 0x3e	; 62
   15970:	89 83       	std	Y+1, r24	; 0x01
   15972:	8f e3       	ldi	r24, 0x3F	; 63
   15974:	90 e0       	ldi	r25, 0x00	; 0
   15976:	29 81       	ldd	r18, Y+1	; 0x01
   15978:	fc 01       	movw	r30, r24
   1597a:	20 83       	st	Z, r18
   1597c:	00 00       	nop
   1597e:	0f 90       	pop	r0
   15980:	df 91       	pop	r29
   15982:	cf 91       	pop	r28
   15984:	08 95       	ret

00015986 <sleepmgr_lock_mode>:
   15986:	cf 93       	push	r28
   15988:	df 93       	push	r29
   1598a:	1f 92       	push	r1
   1598c:	1f 92       	push	r1
   1598e:	cd b7       	in	r28, 0x3d	; 61
   15990:	de b7       	in	r29, 0x3e	; 62
   15992:	8a 83       	std	Y+2, r24	; 0x02
   15994:	8a 81       	ldd	r24, Y+2	; 0x02
   15996:	88 2f       	mov	r24, r24
   15998:	90 e0       	ldi	r25, 0x00	; 0
   1599a:	85 5e       	subi	r24, 0xE5	; 229
   1599c:	9c 4c       	sbci	r25, 0xCC	; 204
   1599e:	fc 01       	movw	r30, r24
   159a0:	80 81       	ld	r24, Z
   159a2:	8f 3f       	cpi	r24, 0xFF	; 255
   159a4:	09 f4       	brne	.+2      	; 0x159a8 <sleepmgr_lock_mode+0x22>
   159a6:	ff cf       	rjmp	.-2      	; 0x159a6 <sleepmgr_lock_mode+0x20>
   159a8:	ce df       	rcall	.-100    	; 0x15946 <cpu_irq_save>
   159aa:	89 83       	std	Y+1, r24	; 0x01
   159ac:	8a 81       	ldd	r24, Y+2	; 0x02
   159ae:	88 2f       	mov	r24, r24
   159b0:	90 e0       	ldi	r25, 0x00	; 0
   159b2:	9c 01       	movw	r18, r24
   159b4:	25 5e       	subi	r18, 0xE5	; 229
   159b6:	3c 4c       	sbci	r19, 0xCC	; 204
   159b8:	f9 01       	movw	r30, r18
   159ba:	20 81       	ld	r18, Z
   159bc:	2f 5f       	subi	r18, 0xFF	; 255
   159be:	85 5e       	subi	r24, 0xE5	; 229
   159c0:	9c 4c       	sbci	r25, 0xCC	; 204
   159c2:	fc 01       	movw	r30, r24
   159c4:	20 83       	st	Z, r18
   159c6:	89 81       	ldd	r24, Y+1	; 0x01
   159c8:	ce df       	rcall	.-100    	; 0x15966 <cpu_irq_restore>
   159ca:	00 00       	nop
   159cc:	0f 90       	pop	r0
   159ce:	0f 90       	pop	r0
   159d0:	df 91       	pop	r29
   159d2:	cf 91       	pop	r28
   159d4:	08 95       	ret

000159d6 <__vector_14>:
   159d6:	1f 92       	push	r1
   159d8:	0f 92       	push	r0
   159da:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   159de:	0f 92       	push	r0
   159e0:	11 24       	eor	r1, r1
   159e2:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   159e6:	0f 92       	push	r0
   159e8:	2f 93       	push	r18
   159ea:	3f 93       	push	r19
   159ec:	4f 93       	push	r20
   159ee:	5f 93       	push	r21
   159f0:	6f 93       	push	r22
   159f2:	7f 93       	push	r23
   159f4:	8f 93       	push	r24
   159f6:	9f 93       	push	r25
   159f8:	af 93       	push	r26
   159fa:	bf 93       	push	r27
   159fc:	ef 93       	push	r30
   159fe:	ff 93       	push	r31
   15a00:	cf 93       	push	r28
   15a02:	df 93       	push	r29
   15a04:	cd b7       	in	r28, 0x3d	; 61
   15a06:	de b7       	in	r29, 0x3e	; 62
   15a08:	80 91 91 24 	lds	r24, 0x2491	; 0x802491 <tc_tcc0_ovf_callback>
   15a0c:	90 91 92 24 	lds	r25, 0x2492	; 0x802492 <tc_tcc0_ovf_callback+0x1>
   15a10:	89 2b       	or	r24, r25
   15a12:	31 f0       	breq	.+12     	; 0x15a20 <__vector_14+0x4a>
   15a14:	80 91 91 24 	lds	r24, 0x2491	; 0x802491 <tc_tcc0_ovf_callback>
   15a18:	90 91 92 24 	lds	r25, 0x2492	; 0x802492 <tc_tcc0_ovf_callback+0x1>
   15a1c:	fc 01       	movw	r30, r24
   15a1e:	19 95       	eicall
   15a20:	00 00       	nop
   15a22:	df 91       	pop	r29
   15a24:	cf 91       	pop	r28
   15a26:	ff 91       	pop	r31
   15a28:	ef 91       	pop	r30
   15a2a:	bf 91       	pop	r27
   15a2c:	af 91       	pop	r26
   15a2e:	9f 91       	pop	r25
   15a30:	8f 91       	pop	r24
   15a32:	7f 91       	pop	r23
   15a34:	6f 91       	pop	r22
   15a36:	5f 91       	pop	r21
   15a38:	4f 91       	pop	r20
   15a3a:	3f 91       	pop	r19
   15a3c:	2f 91       	pop	r18
   15a3e:	0f 90       	pop	r0
   15a40:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15a44:	0f 90       	pop	r0
   15a46:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15a4a:	0f 90       	pop	r0
   15a4c:	1f 90       	pop	r1
   15a4e:	18 95       	reti

00015a50 <__vector_15>:
   15a50:	1f 92       	push	r1
   15a52:	0f 92       	push	r0
   15a54:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15a58:	0f 92       	push	r0
   15a5a:	11 24       	eor	r1, r1
   15a5c:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15a60:	0f 92       	push	r0
   15a62:	2f 93       	push	r18
   15a64:	3f 93       	push	r19
   15a66:	4f 93       	push	r20
   15a68:	5f 93       	push	r21
   15a6a:	6f 93       	push	r22
   15a6c:	7f 93       	push	r23
   15a6e:	8f 93       	push	r24
   15a70:	9f 93       	push	r25
   15a72:	af 93       	push	r26
   15a74:	bf 93       	push	r27
   15a76:	ef 93       	push	r30
   15a78:	ff 93       	push	r31
   15a7a:	cf 93       	push	r28
   15a7c:	df 93       	push	r29
   15a7e:	cd b7       	in	r28, 0x3d	; 61
   15a80:	de b7       	in	r29, 0x3e	; 62
   15a82:	80 91 93 24 	lds	r24, 0x2493	; 0x802493 <tc_tcc0_err_callback>
   15a86:	90 91 94 24 	lds	r25, 0x2494	; 0x802494 <tc_tcc0_err_callback+0x1>
   15a8a:	89 2b       	or	r24, r25
   15a8c:	31 f0       	breq	.+12     	; 0x15a9a <__vector_15+0x4a>
   15a8e:	80 91 93 24 	lds	r24, 0x2493	; 0x802493 <tc_tcc0_err_callback>
   15a92:	90 91 94 24 	lds	r25, 0x2494	; 0x802494 <tc_tcc0_err_callback+0x1>
   15a96:	fc 01       	movw	r30, r24
   15a98:	19 95       	eicall
   15a9a:	00 00       	nop
   15a9c:	df 91       	pop	r29
   15a9e:	cf 91       	pop	r28
   15aa0:	ff 91       	pop	r31
   15aa2:	ef 91       	pop	r30
   15aa4:	bf 91       	pop	r27
   15aa6:	af 91       	pop	r26
   15aa8:	9f 91       	pop	r25
   15aaa:	8f 91       	pop	r24
   15aac:	7f 91       	pop	r23
   15aae:	6f 91       	pop	r22
   15ab0:	5f 91       	pop	r21
   15ab2:	4f 91       	pop	r20
   15ab4:	3f 91       	pop	r19
   15ab6:	2f 91       	pop	r18
   15ab8:	0f 90       	pop	r0
   15aba:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15abe:	0f 90       	pop	r0
   15ac0:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15ac4:	0f 90       	pop	r0
   15ac6:	1f 90       	pop	r1
   15ac8:	18 95       	reti

00015aca <__vector_16>:
   15aca:	1f 92       	push	r1
   15acc:	0f 92       	push	r0
   15ace:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15ad2:	0f 92       	push	r0
   15ad4:	11 24       	eor	r1, r1
   15ad6:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15ada:	0f 92       	push	r0
   15adc:	2f 93       	push	r18
   15ade:	3f 93       	push	r19
   15ae0:	4f 93       	push	r20
   15ae2:	5f 93       	push	r21
   15ae4:	6f 93       	push	r22
   15ae6:	7f 93       	push	r23
   15ae8:	8f 93       	push	r24
   15aea:	9f 93       	push	r25
   15aec:	af 93       	push	r26
   15aee:	bf 93       	push	r27
   15af0:	ef 93       	push	r30
   15af2:	ff 93       	push	r31
   15af4:	cf 93       	push	r28
   15af6:	df 93       	push	r29
   15af8:	cd b7       	in	r28, 0x3d	; 61
   15afa:	de b7       	in	r29, 0x3e	; 62
   15afc:	80 91 95 24 	lds	r24, 0x2495	; 0x802495 <tc_tcc0_cca_callback>
   15b00:	90 91 96 24 	lds	r25, 0x2496	; 0x802496 <tc_tcc0_cca_callback+0x1>
   15b04:	89 2b       	or	r24, r25
   15b06:	31 f0       	breq	.+12     	; 0x15b14 <__vector_16+0x4a>
   15b08:	80 91 95 24 	lds	r24, 0x2495	; 0x802495 <tc_tcc0_cca_callback>
   15b0c:	90 91 96 24 	lds	r25, 0x2496	; 0x802496 <tc_tcc0_cca_callback+0x1>
   15b10:	fc 01       	movw	r30, r24
   15b12:	19 95       	eicall
   15b14:	00 00       	nop
   15b16:	df 91       	pop	r29
   15b18:	cf 91       	pop	r28
   15b1a:	ff 91       	pop	r31
   15b1c:	ef 91       	pop	r30
   15b1e:	bf 91       	pop	r27
   15b20:	af 91       	pop	r26
   15b22:	9f 91       	pop	r25
   15b24:	8f 91       	pop	r24
   15b26:	7f 91       	pop	r23
   15b28:	6f 91       	pop	r22
   15b2a:	5f 91       	pop	r21
   15b2c:	4f 91       	pop	r20
   15b2e:	3f 91       	pop	r19
   15b30:	2f 91       	pop	r18
   15b32:	0f 90       	pop	r0
   15b34:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15b38:	0f 90       	pop	r0
   15b3a:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15b3e:	0f 90       	pop	r0
   15b40:	1f 90       	pop	r1
   15b42:	18 95       	reti

00015b44 <__vector_17>:
   15b44:	1f 92       	push	r1
   15b46:	0f 92       	push	r0
   15b48:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15b4c:	0f 92       	push	r0
   15b4e:	11 24       	eor	r1, r1
   15b50:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15b54:	0f 92       	push	r0
   15b56:	2f 93       	push	r18
   15b58:	3f 93       	push	r19
   15b5a:	4f 93       	push	r20
   15b5c:	5f 93       	push	r21
   15b5e:	6f 93       	push	r22
   15b60:	7f 93       	push	r23
   15b62:	8f 93       	push	r24
   15b64:	9f 93       	push	r25
   15b66:	af 93       	push	r26
   15b68:	bf 93       	push	r27
   15b6a:	ef 93       	push	r30
   15b6c:	ff 93       	push	r31
   15b6e:	cf 93       	push	r28
   15b70:	df 93       	push	r29
   15b72:	cd b7       	in	r28, 0x3d	; 61
   15b74:	de b7       	in	r29, 0x3e	; 62
   15b76:	80 91 97 24 	lds	r24, 0x2497	; 0x802497 <tc_tcc0_ccb_callback>
   15b7a:	90 91 98 24 	lds	r25, 0x2498	; 0x802498 <tc_tcc0_ccb_callback+0x1>
   15b7e:	89 2b       	or	r24, r25
   15b80:	31 f0       	breq	.+12     	; 0x15b8e <__vector_17+0x4a>
   15b82:	80 91 97 24 	lds	r24, 0x2497	; 0x802497 <tc_tcc0_ccb_callback>
   15b86:	90 91 98 24 	lds	r25, 0x2498	; 0x802498 <tc_tcc0_ccb_callback+0x1>
   15b8a:	fc 01       	movw	r30, r24
   15b8c:	19 95       	eicall
   15b8e:	00 00       	nop
   15b90:	df 91       	pop	r29
   15b92:	cf 91       	pop	r28
   15b94:	ff 91       	pop	r31
   15b96:	ef 91       	pop	r30
   15b98:	bf 91       	pop	r27
   15b9a:	af 91       	pop	r26
   15b9c:	9f 91       	pop	r25
   15b9e:	8f 91       	pop	r24
   15ba0:	7f 91       	pop	r23
   15ba2:	6f 91       	pop	r22
   15ba4:	5f 91       	pop	r21
   15ba6:	4f 91       	pop	r20
   15ba8:	3f 91       	pop	r19
   15baa:	2f 91       	pop	r18
   15bac:	0f 90       	pop	r0
   15bae:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15bb2:	0f 90       	pop	r0
   15bb4:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15bb8:	0f 90       	pop	r0
   15bba:	1f 90       	pop	r1
   15bbc:	18 95       	reti

00015bbe <__vector_18>:
   15bbe:	1f 92       	push	r1
   15bc0:	0f 92       	push	r0
   15bc2:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15bc6:	0f 92       	push	r0
   15bc8:	11 24       	eor	r1, r1
   15bca:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15bce:	0f 92       	push	r0
   15bd0:	2f 93       	push	r18
   15bd2:	3f 93       	push	r19
   15bd4:	4f 93       	push	r20
   15bd6:	5f 93       	push	r21
   15bd8:	6f 93       	push	r22
   15bda:	7f 93       	push	r23
   15bdc:	8f 93       	push	r24
   15bde:	9f 93       	push	r25
   15be0:	af 93       	push	r26
   15be2:	bf 93       	push	r27
   15be4:	ef 93       	push	r30
   15be6:	ff 93       	push	r31
   15be8:	cf 93       	push	r28
   15bea:	df 93       	push	r29
   15bec:	cd b7       	in	r28, 0x3d	; 61
   15bee:	de b7       	in	r29, 0x3e	; 62
   15bf0:	80 91 99 24 	lds	r24, 0x2499	; 0x802499 <tc_tcc0_ccc_callback>
   15bf4:	90 91 9a 24 	lds	r25, 0x249A	; 0x80249a <tc_tcc0_ccc_callback+0x1>
   15bf8:	89 2b       	or	r24, r25
   15bfa:	31 f0       	breq	.+12     	; 0x15c08 <__vector_18+0x4a>
   15bfc:	80 91 99 24 	lds	r24, 0x2499	; 0x802499 <tc_tcc0_ccc_callback>
   15c00:	90 91 9a 24 	lds	r25, 0x249A	; 0x80249a <tc_tcc0_ccc_callback+0x1>
   15c04:	fc 01       	movw	r30, r24
   15c06:	19 95       	eicall
   15c08:	00 00       	nop
   15c0a:	df 91       	pop	r29
   15c0c:	cf 91       	pop	r28
   15c0e:	ff 91       	pop	r31
   15c10:	ef 91       	pop	r30
   15c12:	bf 91       	pop	r27
   15c14:	af 91       	pop	r26
   15c16:	9f 91       	pop	r25
   15c18:	8f 91       	pop	r24
   15c1a:	7f 91       	pop	r23
   15c1c:	6f 91       	pop	r22
   15c1e:	5f 91       	pop	r21
   15c20:	4f 91       	pop	r20
   15c22:	3f 91       	pop	r19
   15c24:	2f 91       	pop	r18
   15c26:	0f 90       	pop	r0
   15c28:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15c2c:	0f 90       	pop	r0
   15c2e:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15c32:	0f 90       	pop	r0
   15c34:	1f 90       	pop	r1
   15c36:	18 95       	reti

00015c38 <__vector_19>:
   15c38:	1f 92       	push	r1
   15c3a:	0f 92       	push	r0
   15c3c:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15c40:	0f 92       	push	r0
   15c42:	11 24       	eor	r1, r1
   15c44:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15c48:	0f 92       	push	r0
   15c4a:	2f 93       	push	r18
   15c4c:	3f 93       	push	r19
   15c4e:	4f 93       	push	r20
   15c50:	5f 93       	push	r21
   15c52:	6f 93       	push	r22
   15c54:	7f 93       	push	r23
   15c56:	8f 93       	push	r24
   15c58:	9f 93       	push	r25
   15c5a:	af 93       	push	r26
   15c5c:	bf 93       	push	r27
   15c5e:	ef 93       	push	r30
   15c60:	ff 93       	push	r31
   15c62:	cf 93       	push	r28
   15c64:	df 93       	push	r29
   15c66:	cd b7       	in	r28, 0x3d	; 61
   15c68:	de b7       	in	r29, 0x3e	; 62
   15c6a:	80 91 9b 24 	lds	r24, 0x249B	; 0x80249b <tc_tcc0_ccd_callback>
   15c6e:	90 91 9c 24 	lds	r25, 0x249C	; 0x80249c <tc_tcc0_ccd_callback+0x1>
   15c72:	89 2b       	or	r24, r25
   15c74:	31 f0       	breq	.+12     	; 0x15c82 <__vector_19+0x4a>
   15c76:	80 91 9b 24 	lds	r24, 0x249B	; 0x80249b <tc_tcc0_ccd_callback>
   15c7a:	90 91 9c 24 	lds	r25, 0x249C	; 0x80249c <tc_tcc0_ccd_callback+0x1>
   15c7e:	fc 01       	movw	r30, r24
   15c80:	19 95       	eicall
   15c82:	00 00       	nop
   15c84:	df 91       	pop	r29
   15c86:	cf 91       	pop	r28
   15c88:	ff 91       	pop	r31
   15c8a:	ef 91       	pop	r30
   15c8c:	bf 91       	pop	r27
   15c8e:	af 91       	pop	r26
   15c90:	9f 91       	pop	r25
   15c92:	8f 91       	pop	r24
   15c94:	7f 91       	pop	r23
   15c96:	6f 91       	pop	r22
   15c98:	5f 91       	pop	r21
   15c9a:	4f 91       	pop	r20
   15c9c:	3f 91       	pop	r19
   15c9e:	2f 91       	pop	r18
   15ca0:	0f 90       	pop	r0
   15ca2:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15ca6:	0f 90       	pop	r0
   15ca8:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15cac:	0f 90       	pop	r0
   15cae:	1f 90       	pop	r1
   15cb0:	18 95       	reti

00015cb2 <__vector_20>:
   15cb2:	1f 92       	push	r1
   15cb4:	0f 92       	push	r0
   15cb6:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15cba:	0f 92       	push	r0
   15cbc:	11 24       	eor	r1, r1
   15cbe:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15cc2:	0f 92       	push	r0
   15cc4:	2f 93       	push	r18
   15cc6:	3f 93       	push	r19
   15cc8:	4f 93       	push	r20
   15cca:	5f 93       	push	r21
   15ccc:	6f 93       	push	r22
   15cce:	7f 93       	push	r23
   15cd0:	8f 93       	push	r24
   15cd2:	9f 93       	push	r25
   15cd4:	af 93       	push	r26
   15cd6:	bf 93       	push	r27
   15cd8:	ef 93       	push	r30
   15cda:	ff 93       	push	r31
   15cdc:	cf 93       	push	r28
   15cde:	df 93       	push	r29
   15ce0:	cd b7       	in	r28, 0x3d	; 61
   15ce2:	de b7       	in	r29, 0x3e	; 62
   15ce4:	80 91 9d 24 	lds	r24, 0x249D	; 0x80249d <tc_tcc1_ovf_callback>
   15ce8:	90 91 9e 24 	lds	r25, 0x249E	; 0x80249e <tc_tcc1_ovf_callback+0x1>
   15cec:	89 2b       	or	r24, r25
   15cee:	31 f0       	breq	.+12     	; 0x15cfc <__vector_20+0x4a>
   15cf0:	80 91 9d 24 	lds	r24, 0x249D	; 0x80249d <tc_tcc1_ovf_callback>
   15cf4:	90 91 9e 24 	lds	r25, 0x249E	; 0x80249e <tc_tcc1_ovf_callback+0x1>
   15cf8:	fc 01       	movw	r30, r24
   15cfa:	19 95       	eicall
   15cfc:	00 00       	nop
   15cfe:	df 91       	pop	r29
   15d00:	cf 91       	pop	r28
   15d02:	ff 91       	pop	r31
   15d04:	ef 91       	pop	r30
   15d06:	bf 91       	pop	r27
   15d08:	af 91       	pop	r26
   15d0a:	9f 91       	pop	r25
   15d0c:	8f 91       	pop	r24
   15d0e:	7f 91       	pop	r23
   15d10:	6f 91       	pop	r22
   15d12:	5f 91       	pop	r21
   15d14:	4f 91       	pop	r20
   15d16:	3f 91       	pop	r19
   15d18:	2f 91       	pop	r18
   15d1a:	0f 90       	pop	r0
   15d1c:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15d20:	0f 90       	pop	r0
   15d22:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15d26:	0f 90       	pop	r0
   15d28:	1f 90       	pop	r1
   15d2a:	18 95       	reti

00015d2c <__vector_21>:
   15d2c:	1f 92       	push	r1
   15d2e:	0f 92       	push	r0
   15d30:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15d34:	0f 92       	push	r0
   15d36:	11 24       	eor	r1, r1
   15d38:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15d3c:	0f 92       	push	r0
   15d3e:	2f 93       	push	r18
   15d40:	3f 93       	push	r19
   15d42:	4f 93       	push	r20
   15d44:	5f 93       	push	r21
   15d46:	6f 93       	push	r22
   15d48:	7f 93       	push	r23
   15d4a:	8f 93       	push	r24
   15d4c:	9f 93       	push	r25
   15d4e:	af 93       	push	r26
   15d50:	bf 93       	push	r27
   15d52:	ef 93       	push	r30
   15d54:	ff 93       	push	r31
   15d56:	cf 93       	push	r28
   15d58:	df 93       	push	r29
   15d5a:	cd b7       	in	r28, 0x3d	; 61
   15d5c:	de b7       	in	r29, 0x3e	; 62
   15d5e:	80 91 9f 24 	lds	r24, 0x249F	; 0x80249f <tc_tcc1_err_callback>
   15d62:	90 91 a0 24 	lds	r25, 0x24A0	; 0x8024a0 <tc_tcc1_err_callback+0x1>
   15d66:	89 2b       	or	r24, r25
   15d68:	31 f0       	breq	.+12     	; 0x15d76 <__vector_21+0x4a>
   15d6a:	80 91 9f 24 	lds	r24, 0x249F	; 0x80249f <tc_tcc1_err_callback>
   15d6e:	90 91 a0 24 	lds	r25, 0x24A0	; 0x8024a0 <tc_tcc1_err_callback+0x1>
   15d72:	fc 01       	movw	r30, r24
   15d74:	19 95       	eicall
   15d76:	00 00       	nop
   15d78:	df 91       	pop	r29
   15d7a:	cf 91       	pop	r28
   15d7c:	ff 91       	pop	r31
   15d7e:	ef 91       	pop	r30
   15d80:	bf 91       	pop	r27
   15d82:	af 91       	pop	r26
   15d84:	9f 91       	pop	r25
   15d86:	8f 91       	pop	r24
   15d88:	7f 91       	pop	r23
   15d8a:	6f 91       	pop	r22
   15d8c:	5f 91       	pop	r21
   15d8e:	4f 91       	pop	r20
   15d90:	3f 91       	pop	r19
   15d92:	2f 91       	pop	r18
   15d94:	0f 90       	pop	r0
   15d96:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15d9a:	0f 90       	pop	r0
   15d9c:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15da0:	0f 90       	pop	r0
   15da2:	1f 90       	pop	r1
   15da4:	18 95       	reti

00015da6 <__vector_22>:
   15da6:	1f 92       	push	r1
   15da8:	0f 92       	push	r0
   15daa:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15dae:	0f 92       	push	r0
   15db0:	11 24       	eor	r1, r1
   15db2:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15db6:	0f 92       	push	r0
   15db8:	2f 93       	push	r18
   15dba:	3f 93       	push	r19
   15dbc:	4f 93       	push	r20
   15dbe:	5f 93       	push	r21
   15dc0:	6f 93       	push	r22
   15dc2:	7f 93       	push	r23
   15dc4:	8f 93       	push	r24
   15dc6:	9f 93       	push	r25
   15dc8:	af 93       	push	r26
   15dca:	bf 93       	push	r27
   15dcc:	ef 93       	push	r30
   15dce:	ff 93       	push	r31
   15dd0:	cf 93       	push	r28
   15dd2:	df 93       	push	r29
   15dd4:	cd b7       	in	r28, 0x3d	; 61
   15dd6:	de b7       	in	r29, 0x3e	; 62
   15dd8:	80 91 a1 24 	lds	r24, 0x24A1	; 0x8024a1 <tc_tcc1_cca_callback>
   15ddc:	90 91 a2 24 	lds	r25, 0x24A2	; 0x8024a2 <tc_tcc1_cca_callback+0x1>
   15de0:	89 2b       	or	r24, r25
   15de2:	31 f0       	breq	.+12     	; 0x15df0 <__vector_22+0x4a>
   15de4:	80 91 a1 24 	lds	r24, 0x24A1	; 0x8024a1 <tc_tcc1_cca_callback>
   15de8:	90 91 a2 24 	lds	r25, 0x24A2	; 0x8024a2 <tc_tcc1_cca_callback+0x1>
   15dec:	fc 01       	movw	r30, r24
   15dee:	19 95       	eicall
   15df0:	00 00       	nop
   15df2:	df 91       	pop	r29
   15df4:	cf 91       	pop	r28
   15df6:	ff 91       	pop	r31
   15df8:	ef 91       	pop	r30
   15dfa:	bf 91       	pop	r27
   15dfc:	af 91       	pop	r26
   15dfe:	9f 91       	pop	r25
   15e00:	8f 91       	pop	r24
   15e02:	7f 91       	pop	r23
   15e04:	6f 91       	pop	r22
   15e06:	5f 91       	pop	r21
   15e08:	4f 91       	pop	r20
   15e0a:	3f 91       	pop	r19
   15e0c:	2f 91       	pop	r18
   15e0e:	0f 90       	pop	r0
   15e10:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15e14:	0f 90       	pop	r0
   15e16:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15e1a:	0f 90       	pop	r0
   15e1c:	1f 90       	pop	r1
   15e1e:	18 95       	reti

00015e20 <__vector_23>:
   15e20:	1f 92       	push	r1
   15e22:	0f 92       	push	r0
   15e24:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15e28:	0f 92       	push	r0
   15e2a:	11 24       	eor	r1, r1
   15e2c:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15e30:	0f 92       	push	r0
   15e32:	2f 93       	push	r18
   15e34:	3f 93       	push	r19
   15e36:	4f 93       	push	r20
   15e38:	5f 93       	push	r21
   15e3a:	6f 93       	push	r22
   15e3c:	7f 93       	push	r23
   15e3e:	8f 93       	push	r24
   15e40:	9f 93       	push	r25
   15e42:	af 93       	push	r26
   15e44:	bf 93       	push	r27
   15e46:	ef 93       	push	r30
   15e48:	ff 93       	push	r31
   15e4a:	cf 93       	push	r28
   15e4c:	df 93       	push	r29
   15e4e:	cd b7       	in	r28, 0x3d	; 61
   15e50:	de b7       	in	r29, 0x3e	; 62
   15e52:	80 91 a3 24 	lds	r24, 0x24A3	; 0x8024a3 <tc_tcc1_ccb_callback>
   15e56:	90 91 a4 24 	lds	r25, 0x24A4	; 0x8024a4 <tc_tcc1_ccb_callback+0x1>
   15e5a:	89 2b       	or	r24, r25
   15e5c:	31 f0       	breq	.+12     	; 0x15e6a <__vector_23+0x4a>
   15e5e:	80 91 a3 24 	lds	r24, 0x24A3	; 0x8024a3 <tc_tcc1_ccb_callback>
   15e62:	90 91 a4 24 	lds	r25, 0x24A4	; 0x8024a4 <tc_tcc1_ccb_callback+0x1>
   15e66:	fc 01       	movw	r30, r24
   15e68:	19 95       	eicall
   15e6a:	00 00       	nop
   15e6c:	df 91       	pop	r29
   15e6e:	cf 91       	pop	r28
   15e70:	ff 91       	pop	r31
   15e72:	ef 91       	pop	r30
   15e74:	bf 91       	pop	r27
   15e76:	af 91       	pop	r26
   15e78:	9f 91       	pop	r25
   15e7a:	8f 91       	pop	r24
   15e7c:	7f 91       	pop	r23
   15e7e:	6f 91       	pop	r22
   15e80:	5f 91       	pop	r21
   15e82:	4f 91       	pop	r20
   15e84:	3f 91       	pop	r19
   15e86:	2f 91       	pop	r18
   15e88:	0f 90       	pop	r0
   15e8a:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15e8e:	0f 90       	pop	r0
   15e90:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15e94:	0f 90       	pop	r0
   15e96:	1f 90       	pop	r1
   15e98:	18 95       	reti

00015e9a <__vector_77>:
   15e9a:	1f 92       	push	r1
   15e9c:	0f 92       	push	r0
   15e9e:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15ea2:	0f 92       	push	r0
   15ea4:	11 24       	eor	r1, r1
   15ea6:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15eaa:	0f 92       	push	r0
   15eac:	2f 93       	push	r18
   15eae:	3f 93       	push	r19
   15eb0:	4f 93       	push	r20
   15eb2:	5f 93       	push	r21
   15eb4:	6f 93       	push	r22
   15eb6:	7f 93       	push	r23
   15eb8:	8f 93       	push	r24
   15eba:	9f 93       	push	r25
   15ebc:	af 93       	push	r26
   15ebe:	bf 93       	push	r27
   15ec0:	ef 93       	push	r30
   15ec2:	ff 93       	push	r31
   15ec4:	cf 93       	push	r28
   15ec6:	df 93       	push	r29
   15ec8:	cd b7       	in	r28, 0x3d	; 61
   15eca:	de b7       	in	r29, 0x3e	; 62
   15ecc:	80 91 a5 24 	lds	r24, 0x24A5	; 0x8024a5 <tc_tcd0_ovf_callback>
   15ed0:	90 91 a6 24 	lds	r25, 0x24A6	; 0x8024a6 <tc_tcd0_ovf_callback+0x1>
   15ed4:	89 2b       	or	r24, r25
   15ed6:	31 f0       	breq	.+12     	; 0x15ee4 <__vector_77+0x4a>
   15ed8:	80 91 a5 24 	lds	r24, 0x24A5	; 0x8024a5 <tc_tcd0_ovf_callback>
   15edc:	90 91 a6 24 	lds	r25, 0x24A6	; 0x8024a6 <tc_tcd0_ovf_callback+0x1>
   15ee0:	fc 01       	movw	r30, r24
   15ee2:	19 95       	eicall
   15ee4:	00 00       	nop
   15ee6:	df 91       	pop	r29
   15ee8:	cf 91       	pop	r28
   15eea:	ff 91       	pop	r31
   15eec:	ef 91       	pop	r30
   15eee:	bf 91       	pop	r27
   15ef0:	af 91       	pop	r26
   15ef2:	9f 91       	pop	r25
   15ef4:	8f 91       	pop	r24
   15ef6:	7f 91       	pop	r23
   15ef8:	6f 91       	pop	r22
   15efa:	5f 91       	pop	r21
   15efc:	4f 91       	pop	r20
   15efe:	3f 91       	pop	r19
   15f00:	2f 91       	pop	r18
   15f02:	0f 90       	pop	r0
   15f04:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15f08:	0f 90       	pop	r0
   15f0a:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15f0e:	0f 90       	pop	r0
   15f10:	1f 90       	pop	r1
   15f12:	18 95       	reti

00015f14 <__vector_78>:
   15f14:	1f 92       	push	r1
   15f16:	0f 92       	push	r0
   15f18:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15f1c:	0f 92       	push	r0
   15f1e:	11 24       	eor	r1, r1
   15f20:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15f24:	0f 92       	push	r0
   15f26:	2f 93       	push	r18
   15f28:	3f 93       	push	r19
   15f2a:	4f 93       	push	r20
   15f2c:	5f 93       	push	r21
   15f2e:	6f 93       	push	r22
   15f30:	7f 93       	push	r23
   15f32:	8f 93       	push	r24
   15f34:	9f 93       	push	r25
   15f36:	af 93       	push	r26
   15f38:	bf 93       	push	r27
   15f3a:	ef 93       	push	r30
   15f3c:	ff 93       	push	r31
   15f3e:	cf 93       	push	r28
   15f40:	df 93       	push	r29
   15f42:	cd b7       	in	r28, 0x3d	; 61
   15f44:	de b7       	in	r29, 0x3e	; 62
   15f46:	80 91 a7 24 	lds	r24, 0x24A7	; 0x8024a7 <tc_tcd0_err_callback>
   15f4a:	90 91 a8 24 	lds	r25, 0x24A8	; 0x8024a8 <tc_tcd0_err_callback+0x1>
   15f4e:	89 2b       	or	r24, r25
   15f50:	31 f0       	breq	.+12     	; 0x15f5e <__vector_78+0x4a>
   15f52:	80 91 a7 24 	lds	r24, 0x24A7	; 0x8024a7 <tc_tcd0_err_callback>
   15f56:	90 91 a8 24 	lds	r25, 0x24A8	; 0x8024a8 <tc_tcd0_err_callback+0x1>
   15f5a:	fc 01       	movw	r30, r24
   15f5c:	19 95       	eicall
   15f5e:	00 00       	nop
   15f60:	df 91       	pop	r29
   15f62:	cf 91       	pop	r28
   15f64:	ff 91       	pop	r31
   15f66:	ef 91       	pop	r30
   15f68:	bf 91       	pop	r27
   15f6a:	af 91       	pop	r26
   15f6c:	9f 91       	pop	r25
   15f6e:	8f 91       	pop	r24
   15f70:	7f 91       	pop	r23
   15f72:	6f 91       	pop	r22
   15f74:	5f 91       	pop	r21
   15f76:	4f 91       	pop	r20
   15f78:	3f 91       	pop	r19
   15f7a:	2f 91       	pop	r18
   15f7c:	0f 90       	pop	r0
   15f7e:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15f82:	0f 90       	pop	r0
   15f84:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15f88:	0f 90       	pop	r0
   15f8a:	1f 90       	pop	r1
   15f8c:	18 95       	reti

00015f8e <__vector_79>:
   15f8e:	1f 92       	push	r1
   15f90:	0f 92       	push	r0
   15f92:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   15f96:	0f 92       	push	r0
   15f98:	11 24       	eor	r1, r1
   15f9a:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15f9e:	0f 92       	push	r0
   15fa0:	2f 93       	push	r18
   15fa2:	3f 93       	push	r19
   15fa4:	4f 93       	push	r20
   15fa6:	5f 93       	push	r21
   15fa8:	6f 93       	push	r22
   15faa:	7f 93       	push	r23
   15fac:	8f 93       	push	r24
   15fae:	9f 93       	push	r25
   15fb0:	af 93       	push	r26
   15fb2:	bf 93       	push	r27
   15fb4:	ef 93       	push	r30
   15fb6:	ff 93       	push	r31
   15fb8:	cf 93       	push	r28
   15fba:	df 93       	push	r29
   15fbc:	cd b7       	in	r28, 0x3d	; 61
   15fbe:	de b7       	in	r29, 0x3e	; 62
   15fc0:	80 91 a9 24 	lds	r24, 0x24A9	; 0x8024a9 <tc_tcd0_cca_callback>
   15fc4:	90 91 aa 24 	lds	r25, 0x24AA	; 0x8024aa <tc_tcd0_cca_callback+0x1>
   15fc8:	89 2b       	or	r24, r25
   15fca:	31 f0       	breq	.+12     	; 0x15fd8 <__vector_79+0x4a>
   15fcc:	80 91 a9 24 	lds	r24, 0x24A9	; 0x8024a9 <tc_tcd0_cca_callback>
   15fd0:	90 91 aa 24 	lds	r25, 0x24AA	; 0x8024aa <tc_tcd0_cca_callback+0x1>
   15fd4:	fc 01       	movw	r30, r24
   15fd6:	19 95       	eicall
   15fd8:	00 00       	nop
   15fda:	df 91       	pop	r29
   15fdc:	cf 91       	pop	r28
   15fde:	ff 91       	pop	r31
   15fe0:	ef 91       	pop	r30
   15fe2:	bf 91       	pop	r27
   15fe4:	af 91       	pop	r26
   15fe6:	9f 91       	pop	r25
   15fe8:	8f 91       	pop	r24
   15fea:	7f 91       	pop	r23
   15fec:	6f 91       	pop	r22
   15fee:	5f 91       	pop	r21
   15ff0:	4f 91       	pop	r20
   15ff2:	3f 91       	pop	r19
   15ff4:	2f 91       	pop	r18
   15ff6:	0f 90       	pop	r0
   15ff8:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   15ffc:	0f 90       	pop	r0
   15ffe:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16002:	0f 90       	pop	r0
   16004:	1f 90       	pop	r1
   16006:	18 95       	reti

00016008 <__vector_80>:
   16008:	1f 92       	push	r1
   1600a:	0f 92       	push	r0
   1600c:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16010:	0f 92       	push	r0
   16012:	11 24       	eor	r1, r1
   16014:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16018:	0f 92       	push	r0
   1601a:	2f 93       	push	r18
   1601c:	3f 93       	push	r19
   1601e:	4f 93       	push	r20
   16020:	5f 93       	push	r21
   16022:	6f 93       	push	r22
   16024:	7f 93       	push	r23
   16026:	8f 93       	push	r24
   16028:	9f 93       	push	r25
   1602a:	af 93       	push	r26
   1602c:	bf 93       	push	r27
   1602e:	ef 93       	push	r30
   16030:	ff 93       	push	r31
   16032:	cf 93       	push	r28
   16034:	df 93       	push	r29
   16036:	cd b7       	in	r28, 0x3d	; 61
   16038:	de b7       	in	r29, 0x3e	; 62
   1603a:	80 91 ab 24 	lds	r24, 0x24AB	; 0x8024ab <tc_tcd0_ccb_callback>
   1603e:	90 91 ac 24 	lds	r25, 0x24AC	; 0x8024ac <tc_tcd0_ccb_callback+0x1>
   16042:	89 2b       	or	r24, r25
   16044:	31 f0       	breq	.+12     	; 0x16052 <__vector_80+0x4a>
   16046:	80 91 ab 24 	lds	r24, 0x24AB	; 0x8024ab <tc_tcd0_ccb_callback>
   1604a:	90 91 ac 24 	lds	r25, 0x24AC	; 0x8024ac <tc_tcd0_ccb_callback+0x1>
   1604e:	fc 01       	movw	r30, r24
   16050:	19 95       	eicall
   16052:	00 00       	nop
   16054:	df 91       	pop	r29
   16056:	cf 91       	pop	r28
   16058:	ff 91       	pop	r31
   1605a:	ef 91       	pop	r30
   1605c:	bf 91       	pop	r27
   1605e:	af 91       	pop	r26
   16060:	9f 91       	pop	r25
   16062:	8f 91       	pop	r24
   16064:	7f 91       	pop	r23
   16066:	6f 91       	pop	r22
   16068:	5f 91       	pop	r21
   1606a:	4f 91       	pop	r20
   1606c:	3f 91       	pop	r19
   1606e:	2f 91       	pop	r18
   16070:	0f 90       	pop	r0
   16072:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16076:	0f 90       	pop	r0
   16078:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1607c:	0f 90       	pop	r0
   1607e:	1f 90       	pop	r1
   16080:	18 95       	reti

00016082 <__vector_81>:
   16082:	1f 92       	push	r1
   16084:	0f 92       	push	r0
   16086:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1608a:	0f 92       	push	r0
   1608c:	11 24       	eor	r1, r1
   1608e:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16092:	0f 92       	push	r0
   16094:	2f 93       	push	r18
   16096:	3f 93       	push	r19
   16098:	4f 93       	push	r20
   1609a:	5f 93       	push	r21
   1609c:	6f 93       	push	r22
   1609e:	7f 93       	push	r23
   160a0:	8f 93       	push	r24
   160a2:	9f 93       	push	r25
   160a4:	af 93       	push	r26
   160a6:	bf 93       	push	r27
   160a8:	ef 93       	push	r30
   160aa:	ff 93       	push	r31
   160ac:	cf 93       	push	r28
   160ae:	df 93       	push	r29
   160b0:	cd b7       	in	r28, 0x3d	; 61
   160b2:	de b7       	in	r29, 0x3e	; 62
   160b4:	80 91 ad 24 	lds	r24, 0x24AD	; 0x8024ad <tc_tcd0_ccc_callback>
   160b8:	90 91 ae 24 	lds	r25, 0x24AE	; 0x8024ae <tc_tcd0_ccc_callback+0x1>
   160bc:	89 2b       	or	r24, r25
   160be:	31 f0       	breq	.+12     	; 0x160cc <__vector_81+0x4a>
   160c0:	80 91 ad 24 	lds	r24, 0x24AD	; 0x8024ad <tc_tcd0_ccc_callback>
   160c4:	90 91 ae 24 	lds	r25, 0x24AE	; 0x8024ae <tc_tcd0_ccc_callback+0x1>
   160c8:	fc 01       	movw	r30, r24
   160ca:	19 95       	eicall
   160cc:	00 00       	nop
   160ce:	df 91       	pop	r29
   160d0:	cf 91       	pop	r28
   160d2:	ff 91       	pop	r31
   160d4:	ef 91       	pop	r30
   160d6:	bf 91       	pop	r27
   160d8:	af 91       	pop	r26
   160da:	9f 91       	pop	r25
   160dc:	8f 91       	pop	r24
   160de:	7f 91       	pop	r23
   160e0:	6f 91       	pop	r22
   160e2:	5f 91       	pop	r21
   160e4:	4f 91       	pop	r20
   160e6:	3f 91       	pop	r19
   160e8:	2f 91       	pop	r18
   160ea:	0f 90       	pop	r0
   160ec:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   160f0:	0f 90       	pop	r0
   160f2:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   160f6:	0f 90       	pop	r0
   160f8:	1f 90       	pop	r1
   160fa:	18 95       	reti

000160fc <__vector_82>:
   160fc:	1f 92       	push	r1
   160fe:	0f 92       	push	r0
   16100:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16104:	0f 92       	push	r0
   16106:	11 24       	eor	r1, r1
   16108:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1610c:	0f 92       	push	r0
   1610e:	2f 93       	push	r18
   16110:	3f 93       	push	r19
   16112:	4f 93       	push	r20
   16114:	5f 93       	push	r21
   16116:	6f 93       	push	r22
   16118:	7f 93       	push	r23
   1611a:	8f 93       	push	r24
   1611c:	9f 93       	push	r25
   1611e:	af 93       	push	r26
   16120:	bf 93       	push	r27
   16122:	ef 93       	push	r30
   16124:	ff 93       	push	r31
   16126:	cf 93       	push	r28
   16128:	df 93       	push	r29
   1612a:	cd b7       	in	r28, 0x3d	; 61
   1612c:	de b7       	in	r29, 0x3e	; 62
   1612e:	80 91 af 24 	lds	r24, 0x24AF	; 0x8024af <tc_tcd0_ccd_callback>
   16132:	90 91 b0 24 	lds	r25, 0x24B0	; 0x8024b0 <tc_tcd0_ccd_callback+0x1>
   16136:	89 2b       	or	r24, r25
   16138:	31 f0       	breq	.+12     	; 0x16146 <__vector_82+0x4a>
   1613a:	80 91 af 24 	lds	r24, 0x24AF	; 0x8024af <tc_tcd0_ccd_callback>
   1613e:	90 91 b0 24 	lds	r25, 0x24B0	; 0x8024b0 <tc_tcd0_ccd_callback+0x1>
   16142:	fc 01       	movw	r30, r24
   16144:	19 95       	eicall
   16146:	00 00       	nop
   16148:	df 91       	pop	r29
   1614a:	cf 91       	pop	r28
   1614c:	ff 91       	pop	r31
   1614e:	ef 91       	pop	r30
   16150:	bf 91       	pop	r27
   16152:	af 91       	pop	r26
   16154:	9f 91       	pop	r25
   16156:	8f 91       	pop	r24
   16158:	7f 91       	pop	r23
   1615a:	6f 91       	pop	r22
   1615c:	5f 91       	pop	r21
   1615e:	4f 91       	pop	r20
   16160:	3f 91       	pop	r19
   16162:	2f 91       	pop	r18
   16164:	0f 90       	pop	r0
   16166:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1616a:	0f 90       	pop	r0
   1616c:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16170:	0f 90       	pop	r0
   16172:	1f 90       	pop	r1
   16174:	18 95       	reti

00016176 <__vector_83>:
   16176:	1f 92       	push	r1
   16178:	0f 92       	push	r0
   1617a:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1617e:	0f 92       	push	r0
   16180:	11 24       	eor	r1, r1
   16182:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16186:	0f 92       	push	r0
   16188:	2f 93       	push	r18
   1618a:	3f 93       	push	r19
   1618c:	4f 93       	push	r20
   1618e:	5f 93       	push	r21
   16190:	6f 93       	push	r22
   16192:	7f 93       	push	r23
   16194:	8f 93       	push	r24
   16196:	9f 93       	push	r25
   16198:	af 93       	push	r26
   1619a:	bf 93       	push	r27
   1619c:	ef 93       	push	r30
   1619e:	ff 93       	push	r31
   161a0:	cf 93       	push	r28
   161a2:	df 93       	push	r29
   161a4:	cd b7       	in	r28, 0x3d	; 61
   161a6:	de b7       	in	r29, 0x3e	; 62
   161a8:	80 91 b1 24 	lds	r24, 0x24B1	; 0x8024b1 <tc_tcd1_ovf_callback>
   161ac:	90 91 b2 24 	lds	r25, 0x24B2	; 0x8024b2 <tc_tcd1_ovf_callback+0x1>
   161b0:	89 2b       	or	r24, r25
   161b2:	31 f0       	breq	.+12     	; 0x161c0 <__vector_83+0x4a>
   161b4:	80 91 b1 24 	lds	r24, 0x24B1	; 0x8024b1 <tc_tcd1_ovf_callback>
   161b8:	90 91 b2 24 	lds	r25, 0x24B2	; 0x8024b2 <tc_tcd1_ovf_callback+0x1>
   161bc:	fc 01       	movw	r30, r24
   161be:	19 95       	eicall
   161c0:	00 00       	nop
   161c2:	df 91       	pop	r29
   161c4:	cf 91       	pop	r28
   161c6:	ff 91       	pop	r31
   161c8:	ef 91       	pop	r30
   161ca:	bf 91       	pop	r27
   161cc:	af 91       	pop	r26
   161ce:	9f 91       	pop	r25
   161d0:	8f 91       	pop	r24
   161d2:	7f 91       	pop	r23
   161d4:	6f 91       	pop	r22
   161d6:	5f 91       	pop	r21
   161d8:	4f 91       	pop	r20
   161da:	3f 91       	pop	r19
   161dc:	2f 91       	pop	r18
   161de:	0f 90       	pop	r0
   161e0:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   161e4:	0f 90       	pop	r0
   161e6:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   161ea:	0f 90       	pop	r0
   161ec:	1f 90       	pop	r1
   161ee:	18 95       	reti

000161f0 <__vector_84>:
   161f0:	1f 92       	push	r1
   161f2:	0f 92       	push	r0
   161f4:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   161f8:	0f 92       	push	r0
   161fa:	11 24       	eor	r1, r1
   161fc:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16200:	0f 92       	push	r0
   16202:	2f 93       	push	r18
   16204:	3f 93       	push	r19
   16206:	4f 93       	push	r20
   16208:	5f 93       	push	r21
   1620a:	6f 93       	push	r22
   1620c:	7f 93       	push	r23
   1620e:	8f 93       	push	r24
   16210:	9f 93       	push	r25
   16212:	af 93       	push	r26
   16214:	bf 93       	push	r27
   16216:	ef 93       	push	r30
   16218:	ff 93       	push	r31
   1621a:	cf 93       	push	r28
   1621c:	df 93       	push	r29
   1621e:	cd b7       	in	r28, 0x3d	; 61
   16220:	de b7       	in	r29, 0x3e	; 62
   16222:	80 91 b3 24 	lds	r24, 0x24B3	; 0x8024b3 <tc_tcd1_err_callback>
   16226:	90 91 b4 24 	lds	r25, 0x24B4	; 0x8024b4 <tc_tcd1_err_callback+0x1>
   1622a:	89 2b       	or	r24, r25
   1622c:	31 f0       	breq	.+12     	; 0x1623a <__vector_84+0x4a>
   1622e:	80 91 b3 24 	lds	r24, 0x24B3	; 0x8024b3 <tc_tcd1_err_callback>
   16232:	90 91 b4 24 	lds	r25, 0x24B4	; 0x8024b4 <tc_tcd1_err_callback+0x1>
   16236:	fc 01       	movw	r30, r24
   16238:	19 95       	eicall
   1623a:	00 00       	nop
   1623c:	df 91       	pop	r29
   1623e:	cf 91       	pop	r28
   16240:	ff 91       	pop	r31
   16242:	ef 91       	pop	r30
   16244:	bf 91       	pop	r27
   16246:	af 91       	pop	r26
   16248:	9f 91       	pop	r25
   1624a:	8f 91       	pop	r24
   1624c:	7f 91       	pop	r23
   1624e:	6f 91       	pop	r22
   16250:	5f 91       	pop	r21
   16252:	4f 91       	pop	r20
   16254:	3f 91       	pop	r19
   16256:	2f 91       	pop	r18
   16258:	0f 90       	pop	r0
   1625a:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1625e:	0f 90       	pop	r0
   16260:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16264:	0f 90       	pop	r0
   16266:	1f 90       	pop	r1
   16268:	18 95       	reti

0001626a <__vector_85>:
   1626a:	1f 92       	push	r1
   1626c:	0f 92       	push	r0
   1626e:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16272:	0f 92       	push	r0
   16274:	11 24       	eor	r1, r1
   16276:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1627a:	0f 92       	push	r0
   1627c:	2f 93       	push	r18
   1627e:	3f 93       	push	r19
   16280:	4f 93       	push	r20
   16282:	5f 93       	push	r21
   16284:	6f 93       	push	r22
   16286:	7f 93       	push	r23
   16288:	8f 93       	push	r24
   1628a:	9f 93       	push	r25
   1628c:	af 93       	push	r26
   1628e:	bf 93       	push	r27
   16290:	ef 93       	push	r30
   16292:	ff 93       	push	r31
   16294:	cf 93       	push	r28
   16296:	df 93       	push	r29
   16298:	cd b7       	in	r28, 0x3d	; 61
   1629a:	de b7       	in	r29, 0x3e	; 62
   1629c:	80 91 b5 24 	lds	r24, 0x24B5	; 0x8024b5 <tc_tcd1_cca_callback>
   162a0:	90 91 b6 24 	lds	r25, 0x24B6	; 0x8024b6 <tc_tcd1_cca_callback+0x1>
   162a4:	89 2b       	or	r24, r25
   162a6:	31 f0       	breq	.+12     	; 0x162b4 <__vector_85+0x4a>
   162a8:	80 91 b5 24 	lds	r24, 0x24B5	; 0x8024b5 <tc_tcd1_cca_callback>
   162ac:	90 91 b6 24 	lds	r25, 0x24B6	; 0x8024b6 <tc_tcd1_cca_callback+0x1>
   162b0:	fc 01       	movw	r30, r24
   162b2:	19 95       	eicall
   162b4:	00 00       	nop
   162b6:	df 91       	pop	r29
   162b8:	cf 91       	pop	r28
   162ba:	ff 91       	pop	r31
   162bc:	ef 91       	pop	r30
   162be:	bf 91       	pop	r27
   162c0:	af 91       	pop	r26
   162c2:	9f 91       	pop	r25
   162c4:	8f 91       	pop	r24
   162c6:	7f 91       	pop	r23
   162c8:	6f 91       	pop	r22
   162ca:	5f 91       	pop	r21
   162cc:	4f 91       	pop	r20
   162ce:	3f 91       	pop	r19
   162d0:	2f 91       	pop	r18
   162d2:	0f 90       	pop	r0
   162d4:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   162d8:	0f 90       	pop	r0
   162da:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   162de:	0f 90       	pop	r0
   162e0:	1f 90       	pop	r1
   162e2:	18 95       	reti

000162e4 <__vector_86>:
   162e4:	1f 92       	push	r1
   162e6:	0f 92       	push	r0
   162e8:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   162ec:	0f 92       	push	r0
   162ee:	11 24       	eor	r1, r1
   162f0:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   162f4:	0f 92       	push	r0
   162f6:	2f 93       	push	r18
   162f8:	3f 93       	push	r19
   162fa:	4f 93       	push	r20
   162fc:	5f 93       	push	r21
   162fe:	6f 93       	push	r22
   16300:	7f 93       	push	r23
   16302:	8f 93       	push	r24
   16304:	9f 93       	push	r25
   16306:	af 93       	push	r26
   16308:	bf 93       	push	r27
   1630a:	ef 93       	push	r30
   1630c:	ff 93       	push	r31
   1630e:	cf 93       	push	r28
   16310:	df 93       	push	r29
   16312:	cd b7       	in	r28, 0x3d	; 61
   16314:	de b7       	in	r29, 0x3e	; 62
   16316:	80 91 b7 24 	lds	r24, 0x24B7	; 0x8024b7 <tc_tcd1_ccb_callback>
   1631a:	90 91 b8 24 	lds	r25, 0x24B8	; 0x8024b8 <tc_tcd1_ccb_callback+0x1>
   1631e:	89 2b       	or	r24, r25
   16320:	31 f0       	breq	.+12     	; 0x1632e <__vector_86+0x4a>
   16322:	80 91 b7 24 	lds	r24, 0x24B7	; 0x8024b7 <tc_tcd1_ccb_callback>
   16326:	90 91 b8 24 	lds	r25, 0x24B8	; 0x8024b8 <tc_tcd1_ccb_callback+0x1>
   1632a:	fc 01       	movw	r30, r24
   1632c:	19 95       	eicall
   1632e:	00 00       	nop
   16330:	df 91       	pop	r29
   16332:	cf 91       	pop	r28
   16334:	ff 91       	pop	r31
   16336:	ef 91       	pop	r30
   16338:	bf 91       	pop	r27
   1633a:	af 91       	pop	r26
   1633c:	9f 91       	pop	r25
   1633e:	8f 91       	pop	r24
   16340:	7f 91       	pop	r23
   16342:	6f 91       	pop	r22
   16344:	5f 91       	pop	r21
   16346:	4f 91       	pop	r20
   16348:	3f 91       	pop	r19
   1634a:	2f 91       	pop	r18
   1634c:	0f 90       	pop	r0
   1634e:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16352:	0f 90       	pop	r0
   16354:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16358:	0f 90       	pop	r0
   1635a:	1f 90       	pop	r1
   1635c:	18 95       	reti

0001635e <__vector_47>:
   1635e:	1f 92       	push	r1
   16360:	0f 92       	push	r0
   16362:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16366:	0f 92       	push	r0
   16368:	11 24       	eor	r1, r1
   1636a:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1636e:	0f 92       	push	r0
   16370:	2f 93       	push	r18
   16372:	3f 93       	push	r19
   16374:	4f 93       	push	r20
   16376:	5f 93       	push	r21
   16378:	6f 93       	push	r22
   1637a:	7f 93       	push	r23
   1637c:	8f 93       	push	r24
   1637e:	9f 93       	push	r25
   16380:	af 93       	push	r26
   16382:	bf 93       	push	r27
   16384:	ef 93       	push	r30
   16386:	ff 93       	push	r31
   16388:	cf 93       	push	r28
   1638a:	df 93       	push	r29
   1638c:	cd b7       	in	r28, 0x3d	; 61
   1638e:	de b7       	in	r29, 0x3e	; 62
   16390:	80 91 b9 24 	lds	r24, 0x24B9	; 0x8024b9 <tc_tce0_ovf_callback>
   16394:	90 91 ba 24 	lds	r25, 0x24BA	; 0x8024ba <tc_tce0_ovf_callback+0x1>
   16398:	89 2b       	or	r24, r25
   1639a:	31 f0       	breq	.+12     	; 0x163a8 <__vector_47+0x4a>
   1639c:	80 91 b9 24 	lds	r24, 0x24B9	; 0x8024b9 <tc_tce0_ovf_callback>
   163a0:	90 91 ba 24 	lds	r25, 0x24BA	; 0x8024ba <tc_tce0_ovf_callback+0x1>
   163a4:	fc 01       	movw	r30, r24
   163a6:	19 95       	eicall
   163a8:	00 00       	nop
   163aa:	df 91       	pop	r29
   163ac:	cf 91       	pop	r28
   163ae:	ff 91       	pop	r31
   163b0:	ef 91       	pop	r30
   163b2:	bf 91       	pop	r27
   163b4:	af 91       	pop	r26
   163b6:	9f 91       	pop	r25
   163b8:	8f 91       	pop	r24
   163ba:	7f 91       	pop	r23
   163bc:	6f 91       	pop	r22
   163be:	5f 91       	pop	r21
   163c0:	4f 91       	pop	r20
   163c2:	3f 91       	pop	r19
   163c4:	2f 91       	pop	r18
   163c6:	0f 90       	pop	r0
   163c8:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   163cc:	0f 90       	pop	r0
   163ce:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   163d2:	0f 90       	pop	r0
   163d4:	1f 90       	pop	r1
   163d6:	18 95       	reti

000163d8 <__vector_48>:
   163d8:	1f 92       	push	r1
   163da:	0f 92       	push	r0
   163dc:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   163e0:	0f 92       	push	r0
   163e2:	11 24       	eor	r1, r1
   163e4:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   163e8:	0f 92       	push	r0
   163ea:	2f 93       	push	r18
   163ec:	3f 93       	push	r19
   163ee:	4f 93       	push	r20
   163f0:	5f 93       	push	r21
   163f2:	6f 93       	push	r22
   163f4:	7f 93       	push	r23
   163f6:	8f 93       	push	r24
   163f8:	9f 93       	push	r25
   163fa:	af 93       	push	r26
   163fc:	bf 93       	push	r27
   163fe:	ef 93       	push	r30
   16400:	ff 93       	push	r31
   16402:	cf 93       	push	r28
   16404:	df 93       	push	r29
   16406:	cd b7       	in	r28, 0x3d	; 61
   16408:	de b7       	in	r29, 0x3e	; 62
   1640a:	80 91 bb 24 	lds	r24, 0x24BB	; 0x8024bb <tc_tce0_err_callback>
   1640e:	90 91 bc 24 	lds	r25, 0x24BC	; 0x8024bc <tc_tce0_err_callback+0x1>
   16412:	89 2b       	or	r24, r25
   16414:	31 f0       	breq	.+12     	; 0x16422 <__vector_48+0x4a>
   16416:	80 91 bb 24 	lds	r24, 0x24BB	; 0x8024bb <tc_tce0_err_callback>
   1641a:	90 91 bc 24 	lds	r25, 0x24BC	; 0x8024bc <tc_tce0_err_callback+0x1>
   1641e:	fc 01       	movw	r30, r24
   16420:	19 95       	eicall
   16422:	00 00       	nop
   16424:	df 91       	pop	r29
   16426:	cf 91       	pop	r28
   16428:	ff 91       	pop	r31
   1642a:	ef 91       	pop	r30
   1642c:	bf 91       	pop	r27
   1642e:	af 91       	pop	r26
   16430:	9f 91       	pop	r25
   16432:	8f 91       	pop	r24
   16434:	7f 91       	pop	r23
   16436:	6f 91       	pop	r22
   16438:	5f 91       	pop	r21
   1643a:	4f 91       	pop	r20
   1643c:	3f 91       	pop	r19
   1643e:	2f 91       	pop	r18
   16440:	0f 90       	pop	r0
   16442:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16446:	0f 90       	pop	r0
   16448:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1644c:	0f 90       	pop	r0
   1644e:	1f 90       	pop	r1
   16450:	18 95       	reti

00016452 <__vector_49>:
   16452:	1f 92       	push	r1
   16454:	0f 92       	push	r0
   16456:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1645a:	0f 92       	push	r0
   1645c:	11 24       	eor	r1, r1
   1645e:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16462:	0f 92       	push	r0
   16464:	2f 93       	push	r18
   16466:	3f 93       	push	r19
   16468:	4f 93       	push	r20
   1646a:	5f 93       	push	r21
   1646c:	6f 93       	push	r22
   1646e:	7f 93       	push	r23
   16470:	8f 93       	push	r24
   16472:	9f 93       	push	r25
   16474:	af 93       	push	r26
   16476:	bf 93       	push	r27
   16478:	ef 93       	push	r30
   1647a:	ff 93       	push	r31
   1647c:	cf 93       	push	r28
   1647e:	df 93       	push	r29
   16480:	cd b7       	in	r28, 0x3d	; 61
   16482:	de b7       	in	r29, 0x3e	; 62
   16484:	80 91 bd 24 	lds	r24, 0x24BD	; 0x8024bd <tc_tce0_cca_callback>
   16488:	90 91 be 24 	lds	r25, 0x24BE	; 0x8024be <tc_tce0_cca_callback+0x1>
   1648c:	89 2b       	or	r24, r25
   1648e:	31 f0       	breq	.+12     	; 0x1649c <__vector_49+0x4a>
   16490:	80 91 bd 24 	lds	r24, 0x24BD	; 0x8024bd <tc_tce0_cca_callback>
   16494:	90 91 be 24 	lds	r25, 0x24BE	; 0x8024be <tc_tce0_cca_callback+0x1>
   16498:	fc 01       	movw	r30, r24
   1649a:	19 95       	eicall
   1649c:	00 00       	nop
   1649e:	df 91       	pop	r29
   164a0:	cf 91       	pop	r28
   164a2:	ff 91       	pop	r31
   164a4:	ef 91       	pop	r30
   164a6:	bf 91       	pop	r27
   164a8:	af 91       	pop	r26
   164aa:	9f 91       	pop	r25
   164ac:	8f 91       	pop	r24
   164ae:	7f 91       	pop	r23
   164b0:	6f 91       	pop	r22
   164b2:	5f 91       	pop	r21
   164b4:	4f 91       	pop	r20
   164b6:	3f 91       	pop	r19
   164b8:	2f 91       	pop	r18
   164ba:	0f 90       	pop	r0
   164bc:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   164c0:	0f 90       	pop	r0
   164c2:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   164c6:	0f 90       	pop	r0
   164c8:	1f 90       	pop	r1
   164ca:	18 95       	reti

000164cc <__vector_50>:
   164cc:	1f 92       	push	r1
   164ce:	0f 92       	push	r0
   164d0:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   164d4:	0f 92       	push	r0
   164d6:	11 24       	eor	r1, r1
   164d8:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   164dc:	0f 92       	push	r0
   164de:	2f 93       	push	r18
   164e0:	3f 93       	push	r19
   164e2:	4f 93       	push	r20
   164e4:	5f 93       	push	r21
   164e6:	6f 93       	push	r22
   164e8:	7f 93       	push	r23
   164ea:	8f 93       	push	r24
   164ec:	9f 93       	push	r25
   164ee:	af 93       	push	r26
   164f0:	bf 93       	push	r27
   164f2:	ef 93       	push	r30
   164f4:	ff 93       	push	r31
   164f6:	cf 93       	push	r28
   164f8:	df 93       	push	r29
   164fa:	cd b7       	in	r28, 0x3d	; 61
   164fc:	de b7       	in	r29, 0x3e	; 62
   164fe:	80 91 bf 24 	lds	r24, 0x24BF	; 0x8024bf <tc_tce0_ccb_callback>
   16502:	90 91 c0 24 	lds	r25, 0x24C0	; 0x8024c0 <tc_tce0_ccb_callback+0x1>
   16506:	89 2b       	or	r24, r25
   16508:	31 f0       	breq	.+12     	; 0x16516 <__vector_50+0x4a>
   1650a:	80 91 bf 24 	lds	r24, 0x24BF	; 0x8024bf <tc_tce0_ccb_callback>
   1650e:	90 91 c0 24 	lds	r25, 0x24C0	; 0x8024c0 <tc_tce0_ccb_callback+0x1>
   16512:	fc 01       	movw	r30, r24
   16514:	19 95       	eicall
   16516:	00 00       	nop
   16518:	df 91       	pop	r29
   1651a:	cf 91       	pop	r28
   1651c:	ff 91       	pop	r31
   1651e:	ef 91       	pop	r30
   16520:	bf 91       	pop	r27
   16522:	af 91       	pop	r26
   16524:	9f 91       	pop	r25
   16526:	8f 91       	pop	r24
   16528:	7f 91       	pop	r23
   1652a:	6f 91       	pop	r22
   1652c:	5f 91       	pop	r21
   1652e:	4f 91       	pop	r20
   16530:	3f 91       	pop	r19
   16532:	2f 91       	pop	r18
   16534:	0f 90       	pop	r0
   16536:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1653a:	0f 90       	pop	r0
   1653c:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16540:	0f 90       	pop	r0
   16542:	1f 90       	pop	r1
   16544:	18 95       	reti

00016546 <__vector_51>:
   16546:	1f 92       	push	r1
   16548:	0f 92       	push	r0
   1654a:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1654e:	0f 92       	push	r0
   16550:	11 24       	eor	r1, r1
   16552:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16556:	0f 92       	push	r0
   16558:	2f 93       	push	r18
   1655a:	3f 93       	push	r19
   1655c:	4f 93       	push	r20
   1655e:	5f 93       	push	r21
   16560:	6f 93       	push	r22
   16562:	7f 93       	push	r23
   16564:	8f 93       	push	r24
   16566:	9f 93       	push	r25
   16568:	af 93       	push	r26
   1656a:	bf 93       	push	r27
   1656c:	ef 93       	push	r30
   1656e:	ff 93       	push	r31
   16570:	cf 93       	push	r28
   16572:	df 93       	push	r29
   16574:	cd b7       	in	r28, 0x3d	; 61
   16576:	de b7       	in	r29, 0x3e	; 62
   16578:	80 91 c1 24 	lds	r24, 0x24C1	; 0x8024c1 <tc_tce0_ccc_callback>
   1657c:	90 91 c2 24 	lds	r25, 0x24C2	; 0x8024c2 <tc_tce0_ccc_callback+0x1>
   16580:	89 2b       	or	r24, r25
   16582:	31 f0       	breq	.+12     	; 0x16590 <__vector_51+0x4a>
   16584:	80 91 c1 24 	lds	r24, 0x24C1	; 0x8024c1 <tc_tce0_ccc_callback>
   16588:	90 91 c2 24 	lds	r25, 0x24C2	; 0x8024c2 <tc_tce0_ccc_callback+0x1>
   1658c:	fc 01       	movw	r30, r24
   1658e:	19 95       	eicall
   16590:	00 00       	nop
   16592:	df 91       	pop	r29
   16594:	cf 91       	pop	r28
   16596:	ff 91       	pop	r31
   16598:	ef 91       	pop	r30
   1659a:	bf 91       	pop	r27
   1659c:	af 91       	pop	r26
   1659e:	9f 91       	pop	r25
   165a0:	8f 91       	pop	r24
   165a2:	7f 91       	pop	r23
   165a4:	6f 91       	pop	r22
   165a6:	5f 91       	pop	r21
   165a8:	4f 91       	pop	r20
   165aa:	3f 91       	pop	r19
   165ac:	2f 91       	pop	r18
   165ae:	0f 90       	pop	r0
   165b0:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   165b4:	0f 90       	pop	r0
   165b6:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   165ba:	0f 90       	pop	r0
   165bc:	1f 90       	pop	r1
   165be:	18 95       	reti

000165c0 <__vector_52>:
   165c0:	1f 92       	push	r1
   165c2:	0f 92       	push	r0
   165c4:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   165c8:	0f 92       	push	r0
   165ca:	11 24       	eor	r1, r1
   165cc:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   165d0:	0f 92       	push	r0
   165d2:	2f 93       	push	r18
   165d4:	3f 93       	push	r19
   165d6:	4f 93       	push	r20
   165d8:	5f 93       	push	r21
   165da:	6f 93       	push	r22
   165dc:	7f 93       	push	r23
   165de:	8f 93       	push	r24
   165e0:	9f 93       	push	r25
   165e2:	af 93       	push	r26
   165e4:	bf 93       	push	r27
   165e6:	ef 93       	push	r30
   165e8:	ff 93       	push	r31
   165ea:	cf 93       	push	r28
   165ec:	df 93       	push	r29
   165ee:	cd b7       	in	r28, 0x3d	; 61
   165f0:	de b7       	in	r29, 0x3e	; 62
   165f2:	80 91 c3 24 	lds	r24, 0x24C3	; 0x8024c3 <tc_tce0_ccd_callback>
   165f6:	90 91 c4 24 	lds	r25, 0x24C4	; 0x8024c4 <tc_tce0_ccd_callback+0x1>
   165fa:	89 2b       	or	r24, r25
   165fc:	31 f0       	breq	.+12     	; 0x1660a <__vector_52+0x4a>
   165fe:	80 91 c3 24 	lds	r24, 0x24C3	; 0x8024c3 <tc_tce0_ccd_callback>
   16602:	90 91 c4 24 	lds	r25, 0x24C4	; 0x8024c4 <tc_tce0_ccd_callback+0x1>
   16606:	fc 01       	movw	r30, r24
   16608:	19 95       	eicall
   1660a:	00 00       	nop
   1660c:	df 91       	pop	r29
   1660e:	cf 91       	pop	r28
   16610:	ff 91       	pop	r31
   16612:	ef 91       	pop	r30
   16614:	bf 91       	pop	r27
   16616:	af 91       	pop	r26
   16618:	9f 91       	pop	r25
   1661a:	8f 91       	pop	r24
   1661c:	7f 91       	pop	r23
   1661e:	6f 91       	pop	r22
   16620:	5f 91       	pop	r21
   16622:	4f 91       	pop	r20
   16624:	3f 91       	pop	r19
   16626:	2f 91       	pop	r18
   16628:	0f 90       	pop	r0
   1662a:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1662e:	0f 90       	pop	r0
   16630:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16634:	0f 90       	pop	r0
   16636:	1f 90       	pop	r1
   16638:	18 95       	reti

0001663a <__vector_53>:
   1663a:	1f 92       	push	r1
   1663c:	0f 92       	push	r0
   1663e:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16642:	0f 92       	push	r0
   16644:	11 24       	eor	r1, r1
   16646:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1664a:	0f 92       	push	r0
   1664c:	2f 93       	push	r18
   1664e:	3f 93       	push	r19
   16650:	4f 93       	push	r20
   16652:	5f 93       	push	r21
   16654:	6f 93       	push	r22
   16656:	7f 93       	push	r23
   16658:	8f 93       	push	r24
   1665a:	9f 93       	push	r25
   1665c:	af 93       	push	r26
   1665e:	bf 93       	push	r27
   16660:	ef 93       	push	r30
   16662:	ff 93       	push	r31
   16664:	cf 93       	push	r28
   16666:	df 93       	push	r29
   16668:	cd b7       	in	r28, 0x3d	; 61
   1666a:	de b7       	in	r29, 0x3e	; 62
   1666c:	80 91 c5 24 	lds	r24, 0x24C5	; 0x8024c5 <tc_tce1_ovf_callback>
   16670:	90 91 c6 24 	lds	r25, 0x24C6	; 0x8024c6 <tc_tce1_ovf_callback+0x1>
   16674:	89 2b       	or	r24, r25
   16676:	31 f0       	breq	.+12     	; 0x16684 <__vector_53+0x4a>
   16678:	80 91 c5 24 	lds	r24, 0x24C5	; 0x8024c5 <tc_tce1_ovf_callback>
   1667c:	90 91 c6 24 	lds	r25, 0x24C6	; 0x8024c6 <tc_tce1_ovf_callback+0x1>
   16680:	fc 01       	movw	r30, r24
   16682:	19 95       	eicall
   16684:	00 00       	nop
   16686:	df 91       	pop	r29
   16688:	cf 91       	pop	r28
   1668a:	ff 91       	pop	r31
   1668c:	ef 91       	pop	r30
   1668e:	bf 91       	pop	r27
   16690:	af 91       	pop	r26
   16692:	9f 91       	pop	r25
   16694:	8f 91       	pop	r24
   16696:	7f 91       	pop	r23
   16698:	6f 91       	pop	r22
   1669a:	5f 91       	pop	r21
   1669c:	4f 91       	pop	r20
   1669e:	3f 91       	pop	r19
   166a0:	2f 91       	pop	r18
   166a2:	0f 90       	pop	r0
   166a4:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   166a8:	0f 90       	pop	r0
   166aa:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   166ae:	0f 90       	pop	r0
   166b0:	1f 90       	pop	r1
   166b2:	18 95       	reti

000166b4 <__vector_54>:
   166b4:	1f 92       	push	r1
   166b6:	0f 92       	push	r0
   166b8:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   166bc:	0f 92       	push	r0
   166be:	11 24       	eor	r1, r1
   166c0:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   166c4:	0f 92       	push	r0
   166c6:	2f 93       	push	r18
   166c8:	3f 93       	push	r19
   166ca:	4f 93       	push	r20
   166cc:	5f 93       	push	r21
   166ce:	6f 93       	push	r22
   166d0:	7f 93       	push	r23
   166d2:	8f 93       	push	r24
   166d4:	9f 93       	push	r25
   166d6:	af 93       	push	r26
   166d8:	bf 93       	push	r27
   166da:	ef 93       	push	r30
   166dc:	ff 93       	push	r31
   166de:	cf 93       	push	r28
   166e0:	df 93       	push	r29
   166e2:	cd b7       	in	r28, 0x3d	; 61
   166e4:	de b7       	in	r29, 0x3e	; 62
   166e6:	80 91 c7 24 	lds	r24, 0x24C7	; 0x8024c7 <tc_tce1_err_callback>
   166ea:	90 91 c8 24 	lds	r25, 0x24C8	; 0x8024c8 <tc_tce1_err_callback+0x1>
   166ee:	89 2b       	or	r24, r25
   166f0:	31 f0       	breq	.+12     	; 0x166fe <__vector_54+0x4a>
   166f2:	80 91 c7 24 	lds	r24, 0x24C7	; 0x8024c7 <tc_tce1_err_callback>
   166f6:	90 91 c8 24 	lds	r25, 0x24C8	; 0x8024c8 <tc_tce1_err_callback+0x1>
   166fa:	fc 01       	movw	r30, r24
   166fc:	19 95       	eicall
   166fe:	00 00       	nop
   16700:	df 91       	pop	r29
   16702:	cf 91       	pop	r28
   16704:	ff 91       	pop	r31
   16706:	ef 91       	pop	r30
   16708:	bf 91       	pop	r27
   1670a:	af 91       	pop	r26
   1670c:	9f 91       	pop	r25
   1670e:	8f 91       	pop	r24
   16710:	7f 91       	pop	r23
   16712:	6f 91       	pop	r22
   16714:	5f 91       	pop	r21
   16716:	4f 91       	pop	r20
   16718:	3f 91       	pop	r19
   1671a:	2f 91       	pop	r18
   1671c:	0f 90       	pop	r0
   1671e:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16722:	0f 90       	pop	r0
   16724:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16728:	0f 90       	pop	r0
   1672a:	1f 90       	pop	r1
   1672c:	18 95       	reti

0001672e <__vector_55>:
   1672e:	1f 92       	push	r1
   16730:	0f 92       	push	r0
   16732:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16736:	0f 92       	push	r0
   16738:	11 24       	eor	r1, r1
   1673a:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1673e:	0f 92       	push	r0
   16740:	2f 93       	push	r18
   16742:	3f 93       	push	r19
   16744:	4f 93       	push	r20
   16746:	5f 93       	push	r21
   16748:	6f 93       	push	r22
   1674a:	7f 93       	push	r23
   1674c:	8f 93       	push	r24
   1674e:	9f 93       	push	r25
   16750:	af 93       	push	r26
   16752:	bf 93       	push	r27
   16754:	ef 93       	push	r30
   16756:	ff 93       	push	r31
   16758:	cf 93       	push	r28
   1675a:	df 93       	push	r29
   1675c:	cd b7       	in	r28, 0x3d	; 61
   1675e:	de b7       	in	r29, 0x3e	; 62
   16760:	80 91 c9 24 	lds	r24, 0x24C9	; 0x8024c9 <tc_tce1_cca_callback>
   16764:	90 91 ca 24 	lds	r25, 0x24CA	; 0x8024ca <tc_tce1_cca_callback+0x1>
   16768:	89 2b       	or	r24, r25
   1676a:	31 f0       	breq	.+12     	; 0x16778 <__vector_55+0x4a>
   1676c:	80 91 c9 24 	lds	r24, 0x24C9	; 0x8024c9 <tc_tce1_cca_callback>
   16770:	90 91 ca 24 	lds	r25, 0x24CA	; 0x8024ca <tc_tce1_cca_callback+0x1>
   16774:	fc 01       	movw	r30, r24
   16776:	19 95       	eicall
   16778:	00 00       	nop
   1677a:	df 91       	pop	r29
   1677c:	cf 91       	pop	r28
   1677e:	ff 91       	pop	r31
   16780:	ef 91       	pop	r30
   16782:	bf 91       	pop	r27
   16784:	af 91       	pop	r26
   16786:	9f 91       	pop	r25
   16788:	8f 91       	pop	r24
   1678a:	7f 91       	pop	r23
   1678c:	6f 91       	pop	r22
   1678e:	5f 91       	pop	r21
   16790:	4f 91       	pop	r20
   16792:	3f 91       	pop	r19
   16794:	2f 91       	pop	r18
   16796:	0f 90       	pop	r0
   16798:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1679c:	0f 90       	pop	r0
   1679e:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   167a2:	0f 90       	pop	r0
   167a4:	1f 90       	pop	r1
   167a6:	18 95       	reti

000167a8 <__vector_56>:
   167a8:	1f 92       	push	r1
   167aa:	0f 92       	push	r0
   167ac:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   167b0:	0f 92       	push	r0
   167b2:	11 24       	eor	r1, r1
   167b4:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   167b8:	0f 92       	push	r0
   167ba:	2f 93       	push	r18
   167bc:	3f 93       	push	r19
   167be:	4f 93       	push	r20
   167c0:	5f 93       	push	r21
   167c2:	6f 93       	push	r22
   167c4:	7f 93       	push	r23
   167c6:	8f 93       	push	r24
   167c8:	9f 93       	push	r25
   167ca:	af 93       	push	r26
   167cc:	bf 93       	push	r27
   167ce:	ef 93       	push	r30
   167d0:	ff 93       	push	r31
   167d2:	cf 93       	push	r28
   167d4:	df 93       	push	r29
   167d6:	cd b7       	in	r28, 0x3d	; 61
   167d8:	de b7       	in	r29, 0x3e	; 62
   167da:	80 91 cb 24 	lds	r24, 0x24CB	; 0x8024cb <tc_tce1_ccb_callback>
   167de:	90 91 cc 24 	lds	r25, 0x24CC	; 0x8024cc <tc_tce1_ccb_callback+0x1>
   167e2:	89 2b       	or	r24, r25
   167e4:	31 f0       	breq	.+12     	; 0x167f2 <__vector_56+0x4a>
   167e6:	80 91 cb 24 	lds	r24, 0x24CB	; 0x8024cb <tc_tce1_ccb_callback>
   167ea:	90 91 cc 24 	lds	r25, 0x24CC	; 0x8024cc <tc_tce1_ccb_callback+0x1>
   167ee:	fc 01       	movw	r30, r24
   167f0:	19 95       	eicall
   167f2:	00 00       	nop
   167f4:	df 91       	pop	r29
   167f6:	cf 91       	pop	r28
   167f8:	ff 91       	pop	r31
   167fa:	ef 91       	pop	r30
   167fc:	bf 91       	pop	r27
   167fe:	af 91       	pop	r26
   16800:	9f 91       	pop	r25
   16802:	8f 91       	pop	r24
   16804:	7f 91       	pop	r23
   16806:	6f 91       	pop	r22
   16808:	5f 91       	pop	r21
   1680a:	4f 91       	pop	r20
   1680c:	3f 91       	pop	r19
   1680e:	2f 91       	pop	r18
   16810:	0f 90       	pop	r0
   16812:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16816:	0f 90       	pop	r0
   16818:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1681c:	0f 90       	pop	r0
   1681e:	1f 90       	pop	r1
   16820:	18 95       	reti

00016822 <__vector_108>:
   16822:	1f 92       	push	r1
   16824:	0f 92       	push	r0
   16826:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1682a:	0f 92       	push	r0
   1682c:	11 24       	eor	r1, r1
   1682e:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16832:	0f 92       	push	r0
   16834:	2f 93       	push	r18
   16836:	3f 93       	push	r19
   16838:	4f 93       	push	r20
   1683a:	5f 93       	push	r21
   1683c:	6f 93       	push	r22
   1683e:	7f 93       	push	r23
   16840:	8f 93       	push	r24
   16842:	9f 93       	push	r25
   16844:	af 93       	push	r26
   16846:	bf 93       	push	r27
   16848:	ef 93       	push	r30
   1684a:	ff 93       	push	r31
   1684c:	cf 93       	push	r28
   1684e:	df 93       	push	r29
   16850:	cd b7       	in	r28, 0x3d	; 61
   16852:	de b7       	in	r29, 0x3e	; 62
   16854:	80 91 cd 24 	lds	r24, 0x24CD	; 0x8024cd <tc_tcf0_ovf_callback>
   16858:	90 91 ce 24 	lds	r25, 0x24CE	; 0x8024ce <tc_tcf0_ovf_callback+0x1>
   1685c:	89 2b       	or	r24, r25
   1685e:	31 f0       	breq	.+12     	; 0x1686c <__vector_108+0x4a>
   16860:	80 91 cd 24 	lds	r24, 0x24CD	; 0x8024cd <tc_tcf0_ovf_callback>
   16864:	90 91 ce 24 	lds	r25, 0x24CE	; 0x8024ce <tc_tcf0_ovf_callback+0x1>
   16868:	fc 01       	movw	r30, r24
   1686a:	19 95       	eicall
   1686c:	00 00       	nop
   1686e:	df 91       	pop	r29
   16870:	cf 91       	pop	r28
   16872:	ff 91       	pop	r31
   16874:	ef 91       	pop	r30
   16876:	bf 91       	pop	r27
   16878:	af 91       	pop	r26
   1687a:	9f 91       	pop	r25
   1687c:	8f 91       	pop	r24
   1687e:	7f 91       	pop	r23
   16880:	6f 91       	pop	r22
   16882:	5f 91       	pop	r21
   16884:	4f 91       	pop	r20
   16886:	3f 91       	pop	r19
   16888:	2f 91       	pop	r18
   1688a:	0f 90       	pop	r0
   1688c:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16890:	0f 90       	pop	r0
   16892:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16896:	0f 90       	pop	r0
   16898:	1f 90       	pop	r1
   1689a:	18 95       	reti

0001689c <__vector_109>:
   1689c:	1f 92       	push	r1
   1689e:	0f 92       	push	r0
   168a0:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   168a4:	0f 92       	push	r0
   168a6:	11 24       	eor	r1, r1
   168a8:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   168ac:	0f 92       	push	r0
   168ae:	2f 93       	push	r18
   168b0:	3f 93       	push	r19
   168b2:	4f 93       	push	r20
   168b4:	5f 93       	push	r21
   168b6:	6f 93       	push	r22
   168b8:	7f 93       	push	r23
   168ba:	8f 93       	push	r24
   168bc:	9f 93       	push	r25
   168be:	af 93       	push	r26
   168c0:	bf 93       	push	r27
   168c2:	ef 93       	push	r30
   168c4:	ff 93       	push	r31
   168c6:	cf 93       	push	r28
   168c8:	df 93       	push	r29
   168ca:	cd b7       	in	r28, 0x3d	; 61
   168cc:	de b7       	in	r29, 0x3e	; 62
   168ce:	80 91 cf 24 	lds	r24, 0x24CF	; 0x8024cf <tc_tcf0_err_callback>
   168d2:	90 91 d0 24 	lds	r25, 0x24D0	; 0x8024d0 <tc_tcf0_err_callback+0x1>
   168d6:	89 2b       	or	r24, r25
   168d8:	31 f0       	breq	.+12     	; 0x168e6 <__vector_109+0x4a>
   168da:	80 91 cf 24 	lds	r24, 0x24CF	; 0x8024cf <tc_tcf0_err_callback>
   168de:	90 91 d0 24 	lds	r25, 0x24D0	; 0x8024d0 <tc_tcf0_err_callback+0x1>
   168e2:	fc 01       	movw	r30, r24
   168e4:	19 95       	eicall
   168e6:	00 00       	nop
   168e8:	df 91       	pop	r29
   168ea:	cf 91       	pop	r28
   168ec:	ff 91       	pop	r31
   168ee:	ef 91       	pop	r30
   168f0:	bf 91       	pop	r27
   168f2:	af 91       	pop	r26
   168f4:	9f 91       	pop	r25
   168f6:	8f 91       	pop	r24
   168f8:	7f 91       	pop	r23
   168fa:	6f 91       	pop	r22
   168fc:	5f 91       	pop	r21
   168fe:	4f 91       	pop	r20
   16900:	3f 91       	pop	r19
   16902:	2f 91       	pop	r18
   16904:	0f 90       	pop	r0
   16906:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1690a:	0f 90       	pop	r0
   1690c:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16910:	0f 90       	pop	r0
   16912:	1f 90       	pop	r1
   16914:	18 95       	reti

00016916 <__vector_110>:
   16916:	1f 92       	push	r1
   16918:	0f 92       	push	r0
   1691a:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1691e:	0f 92       	push	r0
   16920:	11 24       	eor	r1, r1
   16922:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16926:	0f 92       	push	r0
   16928:	2f 93       	push	r18
   1692a:	3f 93       	push	r19
   1692c:	4f 93       	push	r20
   1692e:	5f 93       	push	r21
   16930:	6f 93       	push	r22
   16932:	7f 93       	push	r23
   16934:	8f 93       	push	r24
   16936:	9f 93       	push	r25
   16938:	af 93       	push	r26
   1693a:	bf 93       	push	r27
   1693c:	ef 93       	push	r30
   1693e:	ff 93       	push	r31
   16940:	cf 93       	push	r28
   16942:	df 93       	push	r29
   16944:	cd b7       	in	r28, 0x3d	; 61
   16946:	de b7       	in	r29, 0x3e	; 62
   16948:	80 91 d1 24 	lds	r24, 0x24D1	; 0x8024d1 <tc_tcf0_cca_callback>
   1694c:	90 91 d2 24 	lds	r25, 0x24D2	; 0x8024d2 <tc_tcf0_cca_callback+0x1>
   16950:	89 2b       	or	r24, r25
   16952:	31 f0       	breq	.+12     	; 0x16960 <__vector_110+0x4a>
   16954:	80 91 d1 24 	lds	r24, 0x24D1	; 0x8024d1 <tc_tcf0_cca_callback>
   16958:	90 91 d2 24 	lds	r25, 0x24D2	; 0x8024d2 <tc_tcf0_cca_callback+0x1>
   1695c:	fc 01       	movw	r30, r24
   1695e:	19 95       	eicall
   16960:	00 00       	nop
   16962:	df 91       	pop	r29
   16964:	cf 91       	pop	r28
   16966:	ff 91       	pop	r31
   16968:	ef 91       	pop	r30
   1696a:	bf 91       	pop	r27
   1696c:	af 91       	pop	r26
   1696e:	9f 91       	pop	r25
   16970:	8f 91       	pop	r24
   16972:	7f 91       	pop	r23
   16974:	6f 91       	pop	r22
   16976:	5f 91       	pop	r21
   16978:	4f 91       	pop	r20
   1697a:	3f 91       	pop	r19
   1697c:	2f 91       	pop	r18
   1697e:	0f 90       	pop	r0
   16980:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16984:	0f 90       	pop	r0
   16986:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1698a:	0f 90       	pop	r0
   1698c:	1f 90       	pop	r1
   1698e:	18 95       	reti

00016990 <__vector_111>:
   16990:	1f 92       	push	r1
   16992:	0f 92       	push	r0
   16994:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16998:	0f 92       	push	r0
   1699a:	11 24       	eor	r1, r1
   1699c:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   169a0:	0f 92       	push	r0
   169a2:	2f 93       	push	r18
   169a4:	3f 93       	push	r19
   169a6:	4f 93       	push	r20
   169a8:	5f 93       	push	r21
   169aa:	6f 93       	push	r22
   169ac:	7f 93       	push	r23
   169ae:	8f 93       	push	r24
   169b0:	9f 93       	push	r25
   169b2:	af 93       	push	r26
   169b4:	bf 93       	push	r27
   169b6:	ef 93       	push	r30
   169b8:	ff 93       	push	r31
   169ba:	cf 93       	push	r28
   169bc:	df 93       	push	r29
   169be:	cd b7       	in	r28, 0x3d	; 61
   169c0:	de b7       	in	r29, 0x3e	; 62
   169c2:	80 91 d3 24 	lds	r24, 0x24D3	; 0x8024d3 <tc_tcf0_ccb_callback>
   169c6:	90 91 d4 24 	lds	r25, 0x24D4	; 0x8024d4 <tc_tcf0_ccb_callback+0x1>
   169ca:	89 2b       	or	r24, r25
   169cc:	31 f0       	breq	.+12     	; 0x169da <__vector_111+0x4a>
   169ce:	80 91 d3 24 	lds	r24, 0x24D3	; 0x8024d3 <tc_tcf0_ccb_callback>
   169d2:	90 91 d4 24 	lds	r25, 0x24D4	; 0x8024d4 <tc_tcf0_ccb_callback+0x1>
   169d6:	fc 01       	movw	r30, r24
   169d8:	19 95       	eicall
   169da:	00 00       	nop
   169dc:	df 91       	pop	r29
   169de:	cf 91       	pop	r28
   169e0:	ff 91       	pop	r31
   169e2:	ef 91       	pop	r30
   169e4:	bf 91       	pop	r27
   169e6:	af 91       	pop	r26
   169e8:	9f 91       	pop	r25
   169ea:	8f 91       	pop	r24
   169ec:	7f 91       	pop	r23
   169ee:	6f 91       	pop	r22
   169f0:	5f 91       	pop	r21
   169f2:	4f 91       	pop	r20
   169f4:	3f 91       	pop	r19
   169f6:	2f 91       	pop	r18
   169f8:	0f 90       	pop	r0
   169fa:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   169fe:	0f 90       	pop	r0
   16a00:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16a04:	0f 90       	pop	r0
   16a06:	1f 90       	pop	r1
   16a08:	18 95       	reti

00016a0a <__vector_112>:
   16a0a:	1f 92       	push	r1
   16a0c:	0f 92       	push	r0
   16a0e:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16a12:	0f 92       	push	r0
   16a14:	11 24       	eor	r1, r1
   16a16:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16a1a:	0f 92       	push	r0
   16a1c:	2f 93       	push	r18
   16a1e:	3f 93       	push	r19
   16a20:	4f 93       	push	r20
   16a22:	5f 93       	push	r21
   16a24:	6f 93       	push	r22
   16a26:	7f 93       	push	r23
   16a28:	8f 93       	push	r24
   16a2a:	9f 93       	push	r25
   16a2c:	af 93       	push	r26
   16a2e:	bf 93       	push	r27
   16a30:	ef 93       	push	r30
   16a32:	ff 93       	push	r31
   16a34:	cf 93       	push	r28
   16a36:	df 93       	push	r29
   16a38:	cd b7       	in	r28, 0x3d	; 61
   16a3a:	de b7       	in	r29, 0x3e	; 62
   16a3c:	80 91 d5 24 	lds	r24, 0x24D5	; 0x8024d5 <tc_tcf0_ccc_callback>
   16a40:	90 91 d6 24 	lds	r25, 0x24D6	; 0x8024d6 <tc_tcf0_ccc_callback+0x1>
   16a44:	89 2b       	or	r24, r25
   16a46:	31 f0       	breq	.+12     	; 0x16a54 <__vector_112+0x4a>
   16a48:	80 91 d5 24 	lds	r24, 0x24D5	; 0x8024d5 <tc_tcf0_ccc_callback>
   16a4c:	90 91 d6 24 	lds	r25, 0x24D6	; 0x8024d6 <tc_tcf0_ccc_callback+0x1>
   16a50:	fc 01       	movw	r30, r24
   16a52:	19 95       	eicall
   16a54:	00 00       	nop
   16a56:	df 91       	pop	r29
   16a58:	cf 91       	pop	r28
   16a5a:	ff 91       	pop	r31
   16a5c:	ef 91       	pop	r30
   16a5e:	bf 91       	pop	r27
   16a60:	af 91       	pop	r26
   16a62:	9f 91       	pop	r25
   16a64:	8f 91       	pop	r24
   16a66:	7f 91       	pop	r23
   16a68:	6f 91       	pop	r22
   16a6a:	5f 91       	pop	r21
   16a6c:	4f 91       	pop	r20
   16a6e:	3f 91       	pop	r19
   16a70:	2f 91       	pop	r18
   16a72:	0f 90       	pop	r0
   16a74:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16a78:	0f 90       	pop	r0
   16a7a:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16a7e:	0f 90       	pop	r0
   16a80:	1f 90       	pop	r1
   16a82:	18 95       	reti

00016a84 <__vector_113>:
   16a84:	1f 92       	push	r1
   16a86:	0f 92       	push	r0
   16a88:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16a8c:	0f 92       	push	r0
   16a8e:	11 24       	eor	r1, r1
   16a90:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16a94:	0f 92       	push	r0
   16a96:	2f 93       	push	r18
   16a98:	3f 93       	push	r19
   16a9a:	4f 93       	push	r20
   16a9c:	5f 93       	push	r21
   16a9e:	6f 93       	push	r22
   16aa0:	7f 93       	push	r23
   16aa2:	8f 93       	push	r24
   16aa4:	9f 93       	push	r25
   16aa6:	af 93       	push	r26
   16aa8:	bf 93       	push	r27
   16aaa:	ef 93       	push	r30
   16aac:	ff 93       	push	r31
   16aae:	cf 93       	push	r28
   16ab0:	df 93       	push	r29
   16ab2:	cd b7       	in	r28, 0x3d	; 61
   16ab4:	de b7       	in	r29, 0x3e	; 62
   16ab6:	80 91 d7 24 	lds	r24, 0x24D7	; 0x8024d7 <tc_tcf0_ccd_callback>
   16aba:	90 91 d8 24 	lds	r25, 0x24D8	; 0x8024d8 <tc_tcf0_ccd_callback+0x1>
   16abe:	89 2b       	or	r24, r25
   16ac0:	31 f0       	breq	.+12     	; 0x16ace <__vector_113+0x4a>
   16ac2:	80 91 d7 24 	lds	r24, 0x24D7	; 0x8024d7 <tc_tcf0_ccd_callback>
   16ac6:	90 91 d8 24 	lds	r25, 0x24D8	; 0x8024d8 <tc_tcf0_ccd_callback+0x1>
   16aca:	fc 01       	movw	r30, r24
   16acc:	19 95       	eicall
   16ace:	00 00       	nop
   16ad0:	df 91       	pop	r29
   16ad2:	cf 91       	pop	r28
   16ad4:	ff 91       	pop	r31
   16ad6:	ef 91       	pop	r30
   16ad8:	bf 91       	pop	r27
   16ada:	af 91       	pop	r26
   16adc:	9f 91       	pop	r25
   16ade:	8f 91       	pop	r24
   16ae0:	7f 91       	pop	r23
   16ae2:	6f 91       	pop	r22
   16ae4:	5f 91       	pop	r21
   16ae6:	4f 91       	pop	r20
   16ae8:	3f 91       	pop	r19
   16aea:	2f 91       	pop	r18
   16aec:	0f 90       	pop	r0
   16aee:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16af2:	0f 90       	pop	r0
   16af4:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16af8:	0f 90       	pop	r0
   16afa:	1f 90       	pop	r1
   16afc:	18 95       	reti

00016afe <tc_enable>:
   16afe:	cf 93       	push	r28
   16b00:	df 93       	push	r29
   16b02:	00 d0       	rcall	.+0      	; 0x16b04 <tc_enable+0x6>
   16b04:	cd b7       	in	r28, 0x3d	; 61
   16b06:	de b7       	in	r29, 0x3e	; 62
   16b08:	8a 83       	std	Y+2, r24	; 0x02
   16b0a:	9b 83       	std	Y+3, r25	; 0x03
   16b0c:	0e 94 a3 ac 	call	0x15946	; 0x15946 <cpu_irq_save>
   16b10:	89 83       	std	Y+1, r24	; 0x01
   16b12:	8a 81       	ldd	r24, Y+2	; 0x02
   16b14:	9b 81       	ldd	r25, Y+3	; 0x03
   16b16:	81 15       	cp	r24, r1
   16b18:	98 40       	sbci	r25, 0x08	; 8
   16b1a:	49 f4       	brne	.+18     	; 0x16b2e <tc_enable+0x30>
   16b1c:	61 e0       	ldi	r22, 0x01	; 1
   16b1e:	83 e0       	ldi	r24, 0x03	; 3
   16b20:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
   16b24:	64 e0       	ldi	r22, 0x04	; 4
   16b26:	83 e0       	ldi	r24, 0x03	; 3
   16b28:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
   16b2c:	58 c0       	rjmp	.+176    	; 0x16bde <tc_enable+0xe0>
   16b2e:	8a 81       	ldd	r24, Y+2	; 0x02
   16b30:	9b 81       	ldd	r25, Y+3	; 0x03
   16b32:	80 34       	cpi	r24, 0x40	; 64
   16b34:	98 40       	sbci	r25, 0x08	; 8
   16b36:	49 f4       	brne	.+18     	; 0x16b4a <tc_enable+0x4c>
   16b38:	62 e0       	ldi	r22, 0x02	; 2
   16b3a:	83 e0       	ldi	r24, 0x03	; 3
   16b3c:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
   16b40:	64 e0       	ldi	r22, 0x04	; 4
   16b42:	83 e0       	ldi	r24, 0x03	; 3
   16b44:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
   16b48:	4a c0       	rjmp	.+148    	; 0x16bde <tc_enable+0xe0>
   16b4a:	8a 81       	ldd	r24, Y+2	; 0x02
   16b4c:	9b 81       	ldd	r25, Y+3	; 0x03
   16b4e:	81 15       	cp	r24, r1
   16b50:	99 40       	sbci	r25, 0x09	; 9
   16b52:	49 f4       	brne	.+18     	; 0x16b66 <tc_enable+0x68>
   16b54:	61 e0       	ldi	r22, 0x01	; 1
   16b56:	84 e0       	ldi	r24, 0x04	; 4
   16b58:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
   16b5c:	64 e0       	ldi	r22, 0x04	; 4
   16b5e:	84 e0       	ldi	r24, 0x04	; 4
   16b60:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
   16b64:	3c c0       	rjmp	.+120    	; 0x16bde <tc_enable+0xe0>
   16b66:	8a 81       	ldd	r24, Y+2	; 0x02
   16b68:	9b 81       	ldd	r25, Y+3	; 0x03
   16b6a:	80 34       	cpi	r24, 0x40	; 64
   16b6c:	99 40       	sbci	r25, 0x09	; 9
   16b6e:	49 f4       	brne	.+18     	; 0x16b82 <tc_enable+0x84>
   16b70:	62 e0       	ldi	r22, 0x02	; 2
   16b72:	84 e0       	ldi	r24, 0x04	; 4
   16b74:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
   16b78:	64 e0       	ldi	r22, 0x04	; 4
   16b7a:	84 e0       	ldi	r24, 0x04	; 4
   16b7c:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
   16b80:	2e c0       	rjmp	.+92     	; 0x16bde <tc_enable+0xe0>
   16b82:	8a 81       	ldd	r24, Y+2	; 0x02
   16b84:	9b 81       	ldd	r25, Y+3	; 0x03
   16b86:	81 15       	cp	r24, r1
   16b88:	9a 40       	sbci	r25, 0x0A	; 10
   16b8a:	49 f4       	brne	.+18     	; 0x16b9e <tc_enable+0xa0>
   16b8c:	61 e0       	ldi	r22, 0x01	; 1
   16b8e:	85 e0       	ldi	r24, 0x05	; 5
   16b90:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
   16b94:	64 e0       	ldi	r22, 0x04	; 4
   16b96:	85 e0       	ldi	r24, 0x05	; 5
   16b98:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
   16b9c:	20 c0       	rjmp	.+64     	; 0x16bde <tc_enable+0xe0>
   16b9e:	8a 81       	ldd	r24, Y+2	; 0x02
   16ba0:	9b 81       	ldd	r25, Y+3	; 0x03
   16ba2:	80 34       	cpi	r24, 0x40	; 64
   16ba4:	9a 40       	sbci	r25, 0x0A	; 10
   16ba6:	49 f4       	brne	.+18     	; 0x16bba <tc_enable+0xbc>
   16ba8:	62 e0       	ldi	r22, 0x02	; 2
   16baa:	85 e0       	ldi	r24, 0x05	; 5
   16bac:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
   16bb0:	64 e0       	ldi	r22, 0x04	; 4
   16bb2:	85 e0       	ldi	r24, 0x05	; 5
   16bb4:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
   16bb8:	12 c0       	rjmp	.+36     	; 0x16bde <tc_enable+0xe0>
   16bba:	8a 81       	ldd	r24, Y+2	; 0x02
   16bbc:	9b 81       	ldd	r25, Y+3	; 0x03
   16bbe:	81 15       	cp	r24, r1
   16bc0:	9b 40       	sbci	r25, 0x0B	; 11
   16bc2:	49 f4       	brne	.+18     	; 0x16bd6 <tc_enable+0xd8>
   16bc4:	61 e0       	ldi	r22, 0x01	; 1
   16bc6:	86 e0       	ldi	r24, 0x06	; 6
   16bc8:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
   16bcc:	64 e0       	ldi	r22, 0x04	; 4
   16bce:	86 e0       	ldi	r24, 0x06	; 6
   16bd0:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>
   16bd4:	04 c0       	rjmp	.+8      	; 0x16bde <tc_enable+0xe0>
   16bd6:	89 81       	ldd	r24, Y+1	; 0x01
   16bd8:	0e 94 b3 ac 	call	0x15966	; 0x15966 <cpu_irq_restore>
   16bdc:	06 c0       	rjmp	.+12     	; 0x16bea <tc_enable+0xec>
   16bde:	81 e0       	ldi	r24, 0x01	; 1
   16be0:	0e 94 c3 ac 	call	0x15986	; 0x15986 <sleepmgr_lock_mode>
   16be4:	89 81       	ldd	r24, Y+1	; 0x01
   16be6:	0e 94 b3 ac 	call	0x15966	; 0x15966 <cpu_irq_restore>
   16bea:	23 96       	adiw	r28, 0x03	; 3
   16bec:	cd bf       	out	0x3d, r28	; 61
   16bee:	de bf       	out	0x3e, r29	; 62
   16bf0:	df 91       	pop	r29
   16bf2:	cf 91       	pop	r28
   16bf4:	08 95       	ret

00016bf6 <tc_set_overflow_interrupt_callback>:
   16bf6:	cf 93       	push	r28
   16bf8:	df 93       	push	r29
   16bfa:	00 d0       	rcall	.+0      	; 0x16bfc <tc_set_overflow_interrupt_callback+0x6>
   16bfc:	1f 92       	push	r1
   16bfe:	cd b7       	in	r28, 0x3d	; 61
   16c00:	de b7       	in	r29, 0x3e	; 62
   16c02:	89 83       	std	Y+1, r24	; 0x01
   16c04:	9a 83       	std	Y+2, r25	; 0x02
   16c06:	6b 83       	std	Y+3, r22	; 0x03
   16c08:	7c 83       	std	Y+4, r23	; 0x04
   16c0a:	89 81       	ldd	r24, Y+1	; 0x01
   16c0c:	9a 81       	ldd	r25, Y+2	; 0x02
   16c0e:	81 15       	cp	r24, r1
   16c10:	98 40       	sbci	r25, 0x08	; 8
   16c12:	39 f4       	brne	.+14     	; 0x16c22 <tc_set_overflow_interrupt_callback+0x2c>
   16c14:	8b 81       	ldd	r24, Y+3	; 0x03
   16c16:	9c 81       	ldd	r25, Y+4	; 0x04
   16c18:	80 93 91 24 	sts	0x2491, r24	; 0x802491 <tc_tcc0_ovf_callback>
   16c1c:	90 93 92 24 	sts	0x2492, r25	; 0x802492 <tc_tcc0_ovf_callback+0x1>
   16c20:	47 c0       	rjmp	.+142    	; 0x16cb0 <tc_set_overflow_interrupt_callback+0xba>
   16c22:	89 81       	ldd	r24, Y+1	; 0x01
   16c24:	9a 81       	ldd	r25, Y+2	; 0x02
   16c26:	80 34       	cpi	r24, 0x40	; 64
   16c28:	98 40       	sbci	r25, 0x08	; 8
   16c2a:	39 f4       	brne	.+14     	; 0x16c3a <tc_set_overflow_interrupt_callback+0x44>
   16c2c:	8b 81       	ldd	r24, Y+3	; 0x03
   16c2e:	9c 81       	ldd	r25, Y+4	; 0x04
   16c30:	80 93 9d 24 	sts	0x249D, r24	; 0x80249d <tc_tcc1_ovf_callback>
   16c34:	90 93 9e 24 	sts	0x249E, r25	; 0x80249e <tc_tcc1_ovf_callback+0x1>
   16c38:	3b c0       	rjmp	.+118    	; 0x16cb0 <tc_set_overflow_interrupt_callback+0xba>
   16c3a:	89 81       	ldd	r24, Y+1	; 0x01
   16c3c:	9a 81       	ldd	r25, Y+2	; 0x02
   16c3e:	81 15       	cp	r24, r1
   16c40:	99 40       	sbci	r25, 0x09	; 9
   16c42:	39 f4       	brne	.+14     	; 0x16c52 <tc_set_overflow_interrupt_callback+0x5c>
   16c44:	8b 81       	ldd	r24, Y+3	; 0x03
   16c46:	9c 81       	ldd	r25, Y+4	; 0x04
   16c48:	80 93 a5 24 	sts	0x24A5, r24	; 0x8024a5 <tc_tcd0_ovf_callback>
   16c4c:	90 93 a6 24 	sts	0x24A6, r25	; 0x8024a6 <tc_tcd0_ovf_callback+0x1>
   16c50:	2f c0       	rjmp	.+94     	; 0x16cb0 <tc_set_overflow_interrupt_callback+0xba>
   16c52:	89 81       	ldd	r24, Y+1	; 0x01
   16c54:	9a 81       	ldd	r25, Y+2	; 0x02
   16c56:	80 34       	cpi	r24, 0x40	; 64
   16c58:	99 40       	sbci	r25, 0x09	; 9
   16c5a:	39 f4       	brne	.+14     	; 0x16c6a <tc_set_overflow_interrupt_callback+0x74>
   16c5c:	8b 81       	ldd	r24, Y+3	; 0x03
   16c5e:	9c 81       	ldd	r25, Y+4	; 0x04
   16c60:	80 93 b1 24 	sts	0x24B1, r24	; 0x8024b1 <tc_tcd1_ovf_callback>
   16c64:	90 93 b2 24 	sts	0x24B2, r25	; 0x8024b2 <tc_tcd1_ovf_callback+0x1>
   16c68:	23 c0       	rjmp	.+70     	; 0x16cb0 <tc_set_overflow_interrupt_callback+0xba>
   16c6a:	89 81       	ldd	r24, Y+1	; 0x01
   16c6c:	9a 81       	ldd	r25, Y+2	; 0x02
   16c6e:	81 15       	cp	r24, r1
   16c70:	9a 40       	sbci	r25, 0x0A	; 10
   16c72:	39 f4       	brne	.+14     	; 0x16c82 <tc_set_overflow_interrupt_callback+0x8c>
   16c74:	8b 81       	ldd	r24, Y+3	; 0x03
   16c76:	9c 81       	ldd	r25, Y+4	; 0x04
   16c78:	80 93 b9 24 	sts	0x24B9, r24	; 0x8024b9 <tc_tce0_ovf_callback>
   16c7c:	90 93 ba 24 	sts	0x24BA, r25	; 0x8024ba <tc_tce0_ovf_callback+0x1>
   16c80:	17 c0       	rjmp	.+46     	; 0x16cb0 <tc_set_overflow_interrupt_callback+0xba>
   16c82:	89 81       	ldd	r24, Y+1	; 0x01
   16c84:	9a 81       	ldd	r25, Y+2	; 0x02
   16c86:	80 34       	cpi	r24, 0x40	; 64
   16c88:	9a 40       	sbci	r25, 0x0A	; 10
   16c8a:	39 f4       	brne	.+14     	; 0x16c9a <tc_set_overflow_interrupt_callback+0xa4>
   16c8c:	8b 81       	ldd	r24, Y+3	; 0x03
   16c8e:	9c 81       	ldd	r25, Y+4	; 0x04
   16c90:	80 93 c5 24 	sts	0x24C5, r24	; 0x8024c5 <tc_tce1_ovf_callback>
   16c94:	90 93 c6 24 	sts	0x24C6, r25	; 0x8024c6 <tc_tce1_ovf_callback+0x1>
   16c98:	0b c0       	rjmp	.+22     	; 0x16cb0 <tc_set_overflow_interrupt_callback+0xba>
   16c9a:	89 81       	ldd	r24, Y+1	; 0x01
   16c9c:	9a 81       	ldd	r25, Y+2	; 0x02
   16c9e:	81 15       	cp	r24, r1
   16ca0:	9b 40       	sbci	r25, 0x0B	; 11
   16ca2:	31 f4       	brne	.+12     	; 0x16cb0 <tc_set_overflow_interrupt_callback+0xba>
   16ca4:	8b 81       	ldd	r24, Y+3	; 0x03
   16ca6:	9c 81       	ldd	r25, Y+4	; 0x04
   16ca8:	80 93 cd 24 	sts	0x24CD, r24	; 0x8024cd <tc_tcf0_ovf_callback>
   16cac:	90 93 ce 24 	sts	0x24CE, r25	; 0x8024ce <tc_tcf0_ovf_callback+0x1>
   16cb0:	00 00       	nop
   16cb2:	24 96       	adiw	r28, 0x04	; 4
   16cb4:	cd bf       	out	0x3d, r28	; 61
   16cb6:	de bf       	out	0x3e, r29	; 62
   16cb8:	df 91       	pop	r29
   16cba:	cf 91       	pop	r28
   16cbc:	08 95       	ret

00016cbe <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
   16cbe:	cf 93       	push	r28
   16cc0:	df 93       	push	r29
   16cc2:	1f 92       	push	r1
   16cc4:	cd b7       	in	r28, 0x3d	; 61
   16cc6:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
   16cc8:	8f e3       	ldi	r24, 0x3F	; 63
   16cca:	90 e0       	ldi	r25, 0x00	; 0
   16ccc:	fc 01       	movw	r30, r24
   16cce:	80 81       	ld	r24, Z
   16cd0:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
   16cd2:	f8 94       	cli
	return flags;
   16cd4:	89 81       	ldd	r24, Y+1	; 0x01
}
   16cd6:	0f 90       	pop	r0
   16cd8:	df 91       	pop	r29
   16cda:	cf 91       	pop	r28
   16cdc:	08 95       	ret

00016cde <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
   16cde:	cf 93       	push	r28
   16ce0:	df 93       	push	r29
   16ce2:	1f 92       	push	r1
   16ce4:	cd b7       	in	r28, 0x3d	; 61
   16ce6:	de b7       	in	r29, 0x3e	; 62
   16ce8:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
   16cea:	8f e3       	ldi	r24, 0x3F	; 63
   16cec:	90 e0       	ldi	r25, 0x00	; 0
   16cee:	29 81       	ldd	r18, Y+1	; 0x01
   16cf0:	fc 01       	movw	r30, r24
   16cf2:	20 83       	st	Z, r18
}
   16cf4:	00 00       	nop
   16cf6:	0f 90       	pop	r0
   16cf8:	df 91       	pop	r29
   16cfa:	cf 91       	pop	r28
   16cfc:	08 95       	ret

00016cfe <__vector_13>:
 * parameters specified in the global \c transfer structure.
 */
static void twim_interrupt_handler(void);

#ifdef TWIC
ISR(TWIC_TWIM_vect) { twim_interrupt_handler(); }
   16cfe:	1f 92       	push	r1
   16d00:	0f 92       	push	r0
   16d02:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16d06:	0f 92       	push	r0
   16d08:	11 24       	eor	r1, r1
   16d0a:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16d0e:	0f 92       	push	r0
   16d10:	2f 93       	push	r18
   16d12:	3f 93       	push	r19
   16d14:	4f 93       	push	r20
   16d16:	5f 93       	push	r21
   16d18:	6f 93       	push	r22
   16d1a:	7f 93       	push	r23
   16d1c:	8f 93       	push	r24
   16d1e:	9f 93       	push	r25
   16d20:	af 93       	push	r26
   16d22:	bf 93       	push	r27
   16d24:	ef 93       	push	r30
   16d26:	ff 93       	push	r31
   16d28:	cf 93       	push	r28
   16d2a:	df 93       	push	r29
   16d2c:	cd b7       	in	r28, 0x3d	; 61
   16d2e:	de b7       	in	r29, 0x3e	; 62
   16d30:	88 d1       	rcall	.+784    	; 0x17042 <twim_interrupt_handler>
   16d32:	00 00       	nop
   16d34:	df 91       	pop	r29
   16d36:	cf 91       	pop	r28
   16d38:	ff 91       	pop	r31
   16d3a:	ef 91       	pop	r30
   16d3c:	bf 91       	pop	r27
   16d3e:	af 91       	pop	r26
   16d40:	9f 91       	pop	r25
   16d42:	8f 91       	pop	r24
   16d44:	7f 91       	pop	r23
   16d46:	6f 91       	pop	r22
   16d48:	5f 91       	pop	r21
   16d4a:	4f 91       	pop	r20
   16d4c:	3f 91       	pop	r19
   16d4e:	2f 91       	pop	r18
   16d50:	0f 90       	pop	r0
   16d52:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16d56:	0f 90       	pop	r0
   16d58:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16d5c:	0f 90       	pop	r0
   16d5e:	1f 90       	pop	r1
   16d60:	18 95       	reti

00016d62 <__vector_46>:
#endif
#ifdef TWID
ISR(TWID_TWIM_vect) { twim_interrupt_handler(); }
#endif
#ifdef TWIE
ISR(TWIE_TWIM_vect) { twim_interrupt_handler(); }
   16d62:	1f 92       	push	r1
   16d64:	0f 92       	push	r0
   16d66:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16d6a:	0f 92       	push	r0
   16d6c:	11 24       	eor	r1, r1
   16d6e:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16d72:	0f 92       	push	r0
   16d74:	2f 93       	push	r18
   16d76:	3f 93       	push	r19
   16d78:	4f 93       	push	r20
   16d7a:	5f 93       	push	r21
   16d7c:	6f 93       	push	r22
   16d7e:	7f 93       	push	r23
   16d80:	8f 93       	push	r24
   16d82:	9f 93       	push	r25
   16d84:	af 93       	push	r26
   16d86:	bf 93       	push	r27
   16d88:	ef 93       	push	r30
   16d8a:	ff 93       	push	r31
   16d8c:	cf 93       	push	r28
   16d8e:	df 93       	push	r29
   16d90:	cd b7       	in	r28, 0x3d	; 61
   16d92:	de b7       	in	r29, 0x3e	; 62
   16d94:	56 d1       	rcall	.+684    	; 0x17042 <twim_interrupt_handler>
   16d96:	00 00       	nop
   16d98:	df 91       	pop	r29
   16d9a:	cf 91       	pop	r28
   16d9c:	ff 91       	pop	r31
   16d9e:	ef 91       	pop	r30
   16da0:	bf 91       	pop	r27
   16da2:	af 91       	pop	r26
   16da4:	9f 91       	pop	r25
   16da6:	8f 91       	pop	r24
   16da8:	7f 91       	pop	r23
   16daa:	6f 91       	pop	r22
   16dac:	5f 91       	pop	r21
   16dae:	4f 91       	pop	r20
   16db0:	3f 91       	pop	r19
   16db2:	2f 91       	pop	r18
   16db4:	0f 90       	pop	r0
   16db6:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   16dba:	0f 90       	pop	r0
   16dbc:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   16dc0:	0f 90       	pop	r0
   16dc2:	1f 90       	pop	r1
   16dc4:	18 95       	reti

00016dc6 <twim_idle>:
 *
 * \retval  true    The bus is currently idle.
 * \retval  false   The bus is currently busy.
 */
static inline bool twim_idle (const TWI_t * twi)
{
   16dc6:	cf 93       	push	r28
   16dc8:	df 93       	push	r29
   16dca:	1f 92       	push	r1
   16dcc:	1f 92       	push	r1
   16dce:	cd b7       	in	r28, 0x3d	; 61
   16dd0:	de b7       	in	r29, 0x3e	; 62
   16dd2:	89 83       	std	Y+1, r24	; 0x01
   16dd4:	9a 83       	std	Y+2, r25	; 0x02

	return ((twi->MASTER.STATUS & TWI_MASTER_BUSSTATE_gm)
   16dd6:	89 81       	ldd	r24, Y+1	; 0x01
   16dd8:	9a 81       	ldd	r25, Y+2	; 0x02
   16dda:	fc 01       	movw	r30, r24
   16ddc:	84 81       	ldd	r24, Z+4	; 0x04
   16dde:	88 2f       	mov	r24, r24
   16de0:	90 e0       	ldi	r25, 0x00	; 0
   16de2:	83 70       	andi	r24, 0x03	; 3
   16de4:	99 27       	eor	r25, r25
   16de6:	21 e0       	ldi	r18, 0x01	; 1
   16de8:	01 97       	sbiw	r24, 0x01	; 1
   16dea:	09 f0       	breq	.+2      	; 0x16dee <twim_idle+0x28>
   16dec:	20 e0       	ldi	r18, 0x00	; 0
   16dee:	82 2f       	mov	r24, r18
			== TWI_MASTER_BUSSTATE_IDLE_gc);
}
   16df0:	0f 90       	pop	r0
   16df2:	0f 90       	pop	r0
   16df4:	df 91       	pop	r29
   16df6:	cf 91       	pop	r28
   16df8:	08 95       	ret

00016dfa <twim_acquire>:
 * \param no_wait  Set \c true to return instead of doing busy-wait (spin-lock).
 *
 * \return STATUS_OK if the bus is acquired, else ERR_BUSY.
 */
static inline status_code_t twim_acquire(bool no_wait)
{
   16dfa:	cf 93       	push	r28
   16dfc:	df 93       	push	r29
   16dfe:	1f 92       	push	r1
   16e00:	1f 92       	push	r1
   16e02:	cd b7       	in	r28, 0x3d	; 61
   16e04:	de b7       	in	r29, 0x3e	; 62
   16e06:	8a 83       	std	Y+2, r24	; 0x02
	while (transfer.locked) {
   16e08:	05 c0       	rjmp	.+10     	; 0x16e14 <twim_acquire+0x1a>

		if (no_wait) { return ERR_BUSY; }
   16e0a:	8a 81       	ldd	r24, Y+2	; 0x02
   16e0c:	88 23       	and	r24, r24
   16e0e:	11 f0       	breq	.+4      	; 0x16e14 <twim_acquire+0x1a>
   16e10:	86 ef       	ldi	r24, 0xF6	; 246
   16e12:	0f c0       	rjmp	.+30     	; 0x16e32 <twim_acquire+0x38>
 *
 * \return STATUS_OK if the bus is acquired, else ERR_BUSY.
 */
static inline status_code_t twim_acquire(bool no_wait)
{
	while (transfer.locked) {
   16e14:	80 91 e2 24 	lds	r24, 0x24E2	; 0x8024e2 <transfer+0x9>
   16e18:	88 23       	and	r24, r24

		if (no_wait) { return ERR_BUSY; }
	}

	irqflags_t const flags = cpu_irq_save ();
   16e1a:	b9 f7       	brne	.-18     	; 0x16e0a <twim_acquire+0x10>
   16e1c:	50 df       	rcall	.-352    	; 0x16cbe <cpu_irq_save>

	transfer.locked = true;
   16e1e:	89 83       	std	Y+1, r24	; 0x01
   16e20:	81 e0       	ldi	r24, 0x01	; 1
   16e22:	80 93 e2 24 	sts	0x24E2, r24	; 0x8024e2 <transfer+0x9>
	transfer.status = OPERATION_IN_PROGRESS;
   16e26:	80 e8       	ldi	r24, 0x80	; 128

	cpu_irq_restore (flags);
   16e28:	80 93 e3 24 	sts	0x24E3, r24	; 0x8024e3 <transfer+0xa>

	return STATUS_OK;
   16e2c:	89 81       	ldd	r24, Y+1	; 0x01
}
   16e2e:	57 df       	rcall	.-338    	; 0x16cde <cpu_irq_restore>
   16e30:	80 e0       	ldi	r24, 0x00	; 0
   16e32:	0f 90       	pop	r0
   16e34:	0f 90       	pop	r0
   16e36:	df 91       	pop	r29
   16e38:	cf 91       	pop	r28
   16e3a:	08 95       	ret

00016e3c <twim_release>:
 *      - ERR_IO_ERROR to indicate a bus transaction error
 *      - ERR_NO_MEMORY to indicate buffer errors
 *      - ERR_PROTOCOL to indicate an unexpected bus state
 */
static inline status_code_t twim_release(void)
{
   16e3c:	cf 93       	push	r28
   16e3e:	df 93       	push	r29
   16e40:	1f 92       	push	r1
   16e42:	cd b7       	in	r28, 0x3d	; 61
   16e44:	de b7       	in	r29, 0x3e	; 62
	/* First wait for the driver event handler to indicate something
	 * other than a transfer in-progress, then test the bus interface
	 * for an Idle bus state.
	 */
	while (OPERATION_IN_PROGRESS == transfer.status);
   16e46:	00 00       	nop
   16e48:	80 91 e3 24 	lds	r24, 0x24E3	; 0x8024e3 <transfer+0xa>
   16e4c:	80 38       	cpi	r24, 0x80	; 128
   16e4e:	e1 f3       	breq	.-8      	; 0x16e48 <twim_release+0xc>

	while (! twim_idle(transfer.bus)) { barrier(); }
   16e50:	00 c0       	rjmp	.+0      	; 0x16e52 <twim_release+0x16>
   16e52:	80 91 d9 24 	lds	r24, 0x24D9	; 0x8024d9 <transfer>
   16e56:	90 91 da 24 	lds	r25, 0x24DA	; 0x8024da <transfer+0x1>
   16e5a:	b5 df       	rcall	.-150    	; 0x16dc6 <twim_idle>
   16e5c:	98 2f       	mov	r25, r24
   16e5e:	81 e0       	ldi	r24, 0x01	; 1
   16e60:	89 27       	eor	r24, r25
   16e62:	88 23       	and	r24, r24
   16e64:	b1 f7       	brne	.-20     	; 0x16e52 <twim_release+0x16>

	status_code_t const status = transfer.status;
   16e66:	80 91 e3 24 	lds	r24, 0x24E3	; 0x8024e3 <transfer+0xa>
   16e6a:	89 83       	std	Y+1, r24	; 0x01

	transfer.locked = false;
   16e6c:	10 92 e2 24 	sts	0x24E2, r1	; 0x8024e2 <transfer+0x9>

	return status;
   16e70:	89 81       	ldd	r24, Y+1	; 0x01
}
   16e72:	0f 90       	pop	r0
   16e74:	df 91       	pop	r29
   16e76:	cf 91       	pop	r28
   16e78:	08 95       	ret

00016e7a <twim_write_handler>:
 * \brief TWI master write interrupt handler.
 *
 *  Handles TWI transactions (master write) and responses to (N)ACK.
 */
static inline void twim_write_handler(void)
{
   16e7a:	cf 93       	push	r28
   16e7c:	df 93       	push	r29
   16e7e:	cd b7       	in	r28, 0x3d	; 61
   16e80:	de b7       	in	r29, 0x3e	; 62
   16e82:	28 97       	sbiw	r28, 0x08	; 8
   16e84:	cd bf       	out	0x3d, r28	; 61
   16e86:	de bf       	out	0x3e, r29	; 62
	TWI_t * const         bus = transfer.bus;
   16e88:	80 91 d9 24 	lds	r24, 0x24D9	; 0x8024d9 <transfer>
   16e8c:	90 91 da 24 	lds	r25, 0x24DA	; 0x8024da <transfer+0x1>
   16e90:	89 83       	std	Y+1, r24	; 0x01
   16e92:	9a 83       	std	Y+2, r25	; 0x02
	twi_package_t * const pkg = transfer.pkg;
   16e94:	80 91 db 24 	lds	r24, 0x24DB	; 0x8024db <transfer+0x2>
   16e98:	90 91 dc 24 	lds	r25, 0x24DC	; 0x8024dc <transfer+0x3>
   16e9c:	8b 83       	std	Y+3, r24	; 0x03
   16e9e:	9c 83       	std	Y+4, r25	; 0x04

	if (transfer.addr_count < pkg->addr_length) {
   16ea0:	20 91 dd 24 	lds	r18, 0x24DD	; 0x8024dd <transfer+0x4>
   16ea4:	30 91 de 24 	lds	r19, 0x24DE	; 0x8024de <transfer+0x5>
   16ea8:	8b 81       	ldd	r24, Y+3	; 0x03
   16eaa:	9c 81       	ldd	r25, Y+4	; 0x04
   16eac:	fc 01       	movw	r30, r24
   16eae:	84 81       	ldd	r24, Z+4	; 0x04
   16eb0:	95 81       	ldd	r25, Z+5	; 0x05
   16eb2:	28 17       	cp	r18, r24
   16eb4:	39 07       	cpc	r19, r25
   16eb6:	e4 f4       	brge	.+56     	; 0x16ef0 <twim_write_handler+0x76>

		const uint8_t * const data = pkg->addr;
   16eb8:	8b 81       	ldd	r24, Y+3	; 0x03
   16eba:	9c 81       	ldd	r25, Y+4	; 0x04
   16ebc:	01 96       	adiw	r24, 0x01	; 1
   16ebe:	8d 83       	std	Y+5, r24	; 0x05
   16ec0:	9e 83       	std	Y+6, r25	; 0x06
		bus->MASTER.DATA = data[transfer.addr_count++];
   16ec2:	80 91 dd 24 	lds	r24, 0x24DD	; 0x8024dd <transfer+0x4>
   16ec6:	90 91 de 24 	lds	r25, 0x24DE	; 0x8024de <transfer+0x5>
   16eca:	9c 01       	movw	r18, r24
   16ecc:	2f 5f       	subi	r18, 0xFF	; 255
   16ece:	3f 4f       	sbci	r19, 0xFF	; 255
   16ed0:	20 93 dd 24 	sts	0x24DD, r18	; 0x8024dd <transfer+0x4>
   16ed4:	30 93 de 24 	sts	0x24DE, r19	; 0x8024de <transfer+0x5>
   16ed8:	9c 01       	movw	r18, r24
   16eda:	8d 81       	ldd	r24, Y+5	; 0x05
   16edc:	9e 81       	ldd	r25, Y+6	; 0x06
   16ede:	82 0f       	add	r24, r18
   16ee0:	93 1f       	adc	r25, r19
   16ee2:	fc 01       	movw	r30, r24
   16ee4:	20 81       	ld	r18, Z
   16ee6:	89 81       	ldd	r24, Y+1	; 0x01
   16ee8:	9a 81       	ldd	r25, Y+2	; 0x02
   16eea:	fc 01       	movw	r30, r24
   16eec:	27 83       	std	Z+7, r18	; 0x07
		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		transfer.status = STATUS_OK;
	}
}
   16eee:	3f c0       	rjmp	.+126    	; 0x16f6e <twim_write_handler+0xf4>
	if (transfer.addr_count < pkg->addr_length) {

		const uint8_t * const data = pkg->addr;
		bus->MASTER.DATA = data[transfer.addr_count++];

	} else if (transfer.data_count < pkg->length) {
   16ef0:	20 91 df 24 	lds	r18, 0x24DF	; 0x8024df <transfer+0x6>
   16ef4:	30 91 e0 24 	lds	r19, 0x24E0	; 0x8024e0 <transfer+0x7>
   16ef8:	8b 81       	ldd	r24, Y+3	; 0x03
   16efa:	9c 81       	ldd	r25, Y+4	; 0x04
   16efc:	fc 01       	movw	r30, r24
   16efe:	80 85       	ldd	r24, Z+8	; 0x08
   16f00:	91 85       	ldd	r25, Z+9	; 0x09
   16f02:	28 17       	cp	r18, r24
   16f04:	39 07       	cpc	r19, r25
   16f06:	60 f5       	brcc	.+88     	; 0x16f60 <twim_write_handler+0xe6>

		if (transfer.read) {
   16f08:	80 91 e1 24 	lds	r24, 0x24E1	; 0x8024e1 <transfer+0x8>
   16f0c:	88 23       	and	r24, r24
   16f0e:	59 f0       	breq	.+22     	; 0x16f26 <twim_write_handler+0xac>

			/* Send repeated START condition (Address|R/W=1). */

			bus->MASTER.ADDR |= 0x01;
   16f10:	89 81       	ldd	r24, Y+1	; 0x01
   16f12:	9a 81       	ldd	r25, Y+2	; 0x02
   16f14:	fc 01       	movw	r30, r24
   16f16:	86 81       	ldd	r24, Z+6	; 0x06
   16f18:	28 2f       	mov	r18, r24
   16f1a:	21 60       	ori	r18, 0x01	; 1
   16f1c:	89 81       	ldd	r24, Y+1	; 0x01
   16f1e:	9a 81       	ldd	r25, Y+2	; 0x02
   16f20:	fc 01       	movw	r30, r24
   16f22:	26 83       	std	Z+6, r18	; 0x06
		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		transfer.status = STATUS_OK;
	}
}
   16f24:	24 c0       	rjmp	.+72     	; 0x16f6e <twim_write_handler+0xf4>
			/* Send repeated START condition (Address|R/W=1). */

			bus->MASTER.ADDR |= 0x01;

		} else {
			const uint8_t * const data = pkg->buffer;
   16f26:	8b 81       	ldd	r24, Y+3	; 0x03
   16f28:	9c 81       	ldd	r25, Y+4	; 0x04
   16f2a:	fc 01       	movw	r30, r24
   16f2c:	86 81       	ldd	r24, Z+6	; 0x06
   16f2e:	97 81       	ldd	r25, Z+7	; 0x07
   16f30:	8f 83       	std	Y+7, r24	; 0x07
   16f32:	98 87       	std	Y+8, r25	; 0x08
			bus->MASTER.DATA = data[transfer.data_count++];
   16f34:	80 91 df 24 	lds	r24, 0x24DF	; 0x8024df <transfer+0x6>
   16f38:	90 91 e0 24 	lds	r25, 0x24E0	; 0x8024e0 <transfer+0x7>
   16f3c:	9c 01       	movw	r18, r24
   16f3e:	2f 5f       	subi	r18, 0xFF	; 255
   16f40:	3f 4f       	sbci	r19, 0xFF	; 255
   16f42:	20 93 df 24 	sts	0x24DF, r18	; 0x8024df <transfer+0x6>
   16f46:	30 93 e0 24 	sts	0x24E0, r19	; 0x8024e0 <transfer+0x7>
   16f4a:	2f 81       	ldd	r18, Y+7	; 0x07
   16f4c:	38 85       	ldd	r19, Y+8	; 0x08
   16f4e:	82 0f       	add	r24, r18
   16f50:	93 1f       	adc	r25, r19
   16f52:	fc 01       	movw	r30, r24
   16f54:	20 81       	ld	r18, Z
   16f56:	89 81       	ldd	r24, Y+1	; 0x01
   16f58:	9a 81       	ldd	r25, Y+2	; 0x02
   16f5a:	fc 01       	movw	r30, r24
   16f5c:	27 83       	std	Z+7, r18	; 0x07
		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		transfer.status = STATUS_OK;
	}
}
   16f5e:	07 c0       	rjmp	.+14     	; 0x16f6e <twim_write_handler+0xf4>

	} else {

		/* Send STOP condition to complete the transaction. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
   16f60:	89 81       	ldd	r24, Y+1	; 0x01
   16f62:	9a 81       	ldd	r25, Y+2	; 0x02
   16f64:	23 e0       	ldi	r18, 0x03	; 3
   16f66:	fc 01       	movw	r30, r24
   16f68:	23 83       	std	Z+3, r18	; 0x03
		transfer.status = STATUS_OK;
   16f6a:	10 92 e3 24 	sts	0x24E3, r1	; 0x8024e3 <transfer+0xa>
	}
}
   16f6e:	00 00       	nop
   16f70:	28 96       	adiw	r28, 0x08	; 8
   16f72:	cd bf       	out	0x3d, r28	; 61
   16f74:	de bf       	out	0x3e, r29	; 62
   16f76:	df 91       	pop	r29
   16f78:	cf 91       	pop	r28
   16f7a:	08 95       	ret

00016f7c <twim_read_handler>:
 *
 *  This is the master read interrupt handler that takes care of
 *  reading bytes from the TWI slave.
 */
static inline void twim_read_handler(void)
{
   16f7c:	cf 93       	push	r28
   16f7e:	df 93       	push	r29
   16f80:	00 d0       	rcall	.+0      	; 0x16f82 <twim_read_handler+0x6>
   16f82:	00 d0       	rcall	.+0      	; 0x16f84 <twim_read_handler+0x8>
   16f84:	cd b7       	in	r28, 0x3d	; 61
   16f86:	de b7       	in	r29, 0x3e	; 62
	TWI_t * const         bus = transfer.bus;
   16f88:	80 91 d9 24 	lds	r24, 0x24D9	; 0x8024d9 <transfer>
   16f8c:	90 91 da 24 	lds	r25, 0x24DA	; 0x8024da <transfer+0x1>
   16f90:	89 83       	std	Y+1, r24	; 0x01
   16f92:	9a 83       	std	Y+2, r25	; 0x02
	twi_package_t * const pkg = transfer.pkg;
   16f94:	80 91 db 24 	lds	r24, 0x24DB	; 0x8024db <transfer+0x2>
   16f98:	90 91 dc 24 	lds	r25, 0x24DC	; 0x8024dc <transfer+0x3>
   16f9c:	8b 83       	std	Y+3, r24	; 0x03
   16f9e:	9c 83       	std	Y+4, r25	; 0x04

	if (transfer.data_count < pkg->length) {
   16fa0:	20 91 df 24 	lds	r18, 0x24DF	; 0x8024df <transfer+0x6>
   16fa4:	30 91 e0 24 	lds	r19, 0x24E0	; 0x8024e0 <transfer+0x7>
   16fa8:	8b 81       	ldd	r24, Y+3	; 0x03
   16faa:	9c 81       	ldd	r25, Y+4	; 0x04
   16fac:	fc 01       	movw	r30, r24
   16fae:	80 85       	ldd	r24, Z+8	; 0x08
   16fb0:	91 85       	ldd	r25, Z+9	; 0x09
   16fb2:	28 17       	cp	r18, r24
   16fb4:	39 07       	cpc	r19, r25
   16fb6:	b0 f5       	brcc	.+108    	; 0x17024 <twim_read_handler+0xa8>

		uint8_t * const data = pkg->buffer;
   16fb8:	8b 81       	ldd	r24, Y+3	; 0x03
   16fba:	9c 81       	ldd	r25, Y+4	; 0x04
   16fbc:	fc 01       	movw	r30, r24
   16fbe:	86 81       	ldd	r24, Z+6	; 0x06
   16fc0:	97 81       	ldd	r25, Z+7	; 0x07
   16fc2:	8d 83       	std	Y+5, r24	; 0x05
   16fc4:	9e 83       	std	Y+6, r25	; 0x06
		data[transfer.data_count++] = bus->MASTER.DATA;
   16fc6:	80 91 df 24 	lds	r24, 0x24DF	; 0x8024df <transfer+0x6>
   16fca:	90 91 e0 24 	lds	r25, 0x24E0	; 0x8024e0 <transfer+0x7>
   16fce:	9c 01       	movw	r18, r24
   16fd0:	2f 5f       	subi	r18, 0xFF	; 255
   16fd2:	3f 4f       	sbci	r19, 0xFF	; 255
   16fd4:	20 93 df 24 	sts	0x24DF, r18	; 0x8024df <transfer+0x6>
   16fd8:	30 93 e0 24 	sts	0x24E0, r19	; 0x8024e0 <transfer+0x7>
   16fdc:	2d 81       	ldd	r18, Y+5	; 0x05
   16fde:	3e 81       	ldd	r19, Y+6	; 0x06
   16fe0:	82 0f       	add	r24, r18
   16fe2:	93 1f       	adc	r25, r19
   16fe4:	29 81       	ldd	r18, Y+1	; 0x01
   16fe6:	3a 81       	ldd	r19, Y+2	; 0x02
   16fe8:	f9 01       	movw	r30, r18
   16fea:	27 81       	ldd	r18, Z+7	; 0x07
   16fec:	fc 01       	movw	r30, r24
   16fee:	20 83       	st	Z, r18

		/* If there is more to read, issue ACK and start a byte read.
		 * Otherwise, issue NACK and STOP to complete the transaction.
		 */
		if (transfer.data_count < pkg->length) {
   16ff0:	20 91 df 24 	lds	r18, 0x24DF	; 0x8024df <transfer+0x6>
   16ff4:	30 91 e0 24 	lds	r19, 0x24E0	; 0x8024e0 <transfer+0x7>
   16ff8:	8b 81       	ldd	r24, Y+3	; 0x03
   16ffa:	9c 81       	ldd	r25, Y+4	; 0x04
   16ffc:	fc 01       	movw	r30, r24
   16ffe:	80 85       	ldd	r24, Z+8	; 0x08
   17000:	91 85       	ldd	r25, Z+9	; 0x09
   17002:	28 17       	cp	r18, r24
   17004:	39 07       	cpc	r19, r25
   17006:	30 f4       	brcc	.+12     	; 0x17014 <twim_read_handler+0x98>

			bus->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;
   17008:	89 81       	ldd	r24, Y+1	; 0x01
   1700a:	9a 81       	ldd	r25, Y+2	; 0x02
   1700c:	22 e0       	ldi	r18, 0x02	; 2
   1700e:	fc 01       	movw	r30, r24
   17010:	23 83       	std	Z+3, r18	; 0x03
		/* Issue STOP and buffer overflow condition. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		transfer.status = ERR_NO_MEMORY;
	}
}
   17012:	10 c0       	rjmp	.+32     	; 0x17034 <twim_read_handler+0xb8>

			bus->MASTER.CTRLC = TWI_MASTER_CMD_RECVTRANS_gc;

		} else {

			bus->MASTER.CTRLC = TWI_MASTER_ACKACT_bm | TWI_MASTER_CMD_STOP_gc;
   17014:	89 81       	ldd	r24, Y+1	; 0x01
   17016:	9a 81       	ldd	r25, Y+2	; 0x02
   17018:	27 e0       	ldi	r18, 0x07	; 7
   1701a:	fc 01       	movw	r30, r24
   1701c:	23 83       	std	Z+3, r18	; 0x03
			transfer.status = STATUS_OK;
   1701e:	10 92 e3 24 	sts	0x24E3, r1	; 0x8024e3 <transfer+0xa>
		/* Issue STOP and buffer overflow condition. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		transfer.status = ERR_NO_MEMORY;
	}
}
   17022:	08 c0       	rjmp	.+16     	; 0x17034 <twim_read_handler+0xb8>

	} else {

		/* Issue STOP and buffer overflow condition. */

		bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
   17024:	89 81       	ldd	r24, Y+1	; 0x01
   17026:	9a 81       	ldd	r25, Y+2	; 0x02
   17028:	23 e0       	ldi	r18, 0x03	; 3
   1702a:	fc 01       	movw	r30, r24
   1702c:	23 83       	std	Z+3, r18	; 0x03
		transfer.status = ERR_NO_MEMORY;
   1702e:	89 ef       	ldi	r24, 0xF9	; 249
   17030:	80 93 e3 24 	sts	0x24E3, r24	; 0x8024e3 <transfer+0xa>
	}
}
   17034:	00 00       	nop
   17036:	26 96       	adiw	r28, 0x06	; 6
   17038:	cd bf       	out	0x3d, r28	; 61
   1703a:	de bf       	out	0x3e, r29	; 62
   1703c:	df 91       	pop	r29
   1703e:	cf 91       	pop	r28
   17040:	08 95       	ret

00017042 <twim_interrupt_handler>:
 * \brief Common TWI master interrupt service routine.
 *
 *  Check current status and calls the appropriate handler.
 */
static void twim_interrupt_handler(void)
{
   17042:	cf 93       	push	r28
   17044:	df 93       	push	r29
   17046:	1f 92       	push	r1
   17048:	cd b7       	in	r28, 0x3d	; 61
   1704a:	de b7       	in	r29, 0x3e	; 62
	uint8_t const master_status = transfer.bus->MASTER.STATUS;
   1704c:	80 91 d9 24 	lds	r24, 0x24D9	; 0x8024d9 <transfer>
   17050:	90 91 da 24 	lds	r25, 0x24DA	; 0x8024da <transfer+0x1>
   17054:	fc 01       	movw	r30, r24
   17056:	84 81       	ldd	r24, Z+4	; 0x04
   17058:	89 83       	std	Y+1, r24	; 0x01

	if (master_status & TWI_MASTER_ARBLOST_bm) {
   1705a:	89 81       	ldd	r24, Y+1	; 0x01
   1705c:	88 2f       	mov	r24, r24
   1705e:	90 e0       	ldi	r25, 0x00	; 0
   17060:	88 70       	andi	r24, 0x08	; 8
   17062:	99 27       	eor	r25, r25
   17064:	89 2b       	or	r24, r25
   17066:	99 f0       	breq	.+38     	; 0x1708e <twim_interrupt_handler+0x4c>

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
   17068:	80 91 d9 24 	lds	r24, 0x24D9	; 0x8024d9 <transfer>
   1706c:	90 91 da 24 	lds	r25, 0x24DA	; 0x8024da <transfer+0x1>
   17070:	29 81       	ldd	r18, Y+1	; 0x01
   17072:	28 60       	ori	r18, 0x08	; 8
   17074:	fc 01       	movw	r30, r24
   17076:	24 83       	std	Z+4, r18	; 0x04
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
   17078:	80 91 d9 24 	lds	r24, 0x24D9	; 0x8024d9 <transfer>
   1707c:	90 91 da 24 	lds	r25, 0x24DA	; 0x8024da <transfer+0x1>
   17080:	23 e0       	ldi	r18, 0x03	; 3
   17082:	fc 01       	movw	r30, r24
   17084:	23 83       	std	Z+3, r18	; 0x03
		transfer.status = ERR_BUSY;
   17086:	86 ef       	ldi	r24, 0xF6	; 246
   17088:	80 93 e3 24 	sts	0x24E3, r24	; 0x8024e3 <transfer+0xa>

	} else {

		transfer.status = ERR_PROTOCOL;
	}
}
   1708c:	2a c0       	rjmp	.+84     	; 0x170e2 <twim_interrupt_handler+0xa0>

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
		transfer.status = ERR_BUSY;

	} else if ((master_status & TWI_MASTER_BUSERR_bm) ||
   1708e:	89 81       	ldd	r24, Y+1	; 0x01
   17090:	88 2f       	mov	r24, r24
   17092:	90 e0       	ldi	r25, 0x00	; 0
   17094:	84 70       	andi	r24, 0x04	; 4
   17096:	99 27       	eor	r25, r25
   17098:	89 2b       	or	r24, r25
   1709a:	39 f4       	brne	.+14     	; 0x170aa <twim_interrupt_handler+0x68>
		(master_status & TWI_MASTER_RXACK_bm)) {
   1709c:	89 81       	ldd	r24, Y+1	; 0x01
   1709e:	88 2f       	mov	r24, r24
   170a0:	90 e0       	ldi	r25, 0x00	; 0
   170a2:	80 71       	andi	r24, 0x10	; 16
   170a4:	99 27       	eor	r25, r25

		transfer.bus->MASTER.STATUS = master_status | TWI_MASTER_ARBLOST_bm;
		transfer.bus->MASTER.CTRLC  = TWI_MASTER_CMD_STOP_gc;
		transfer.status = ERR_BUSY;

	} else if ((master_status & TWI_MASTER_BUSERR_bm) ||
   170a6:	89 2b       	or	r24, r25
   170a8:	59 f0       	breq	.+22     	; 0x170c0 <twim_interrupt_handler+0x7e>
		(master_status & TWI_MASTER_RXACK_bm)) {

		transfer.bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
   170aa:	80 91 d9 24 	lds	r24, 0x24D9	; 0x8024d9 <transfer>
   170ae:	90 91 da 24 	lds	r25, 0x24DA	; 0x8024da <transfer+0x1>
   170b2:	23 e0       	ldi	r18, 0x03	; 3
   170b4:	fc 01       	movw	r30, r24
   170b6:	23 83       	std	Z+3, r18	; 0x03
		transfer.status = ERR_IO_ERROR;
   170b8:	8f ef       	ldi	r24, 0xFF	; 255
   170ba:	80 93 e3 24 	sts	0x24E3, r24	; 0x8024e3 <transfer+0xa>

	} else {

		transfer.status = ERR_PROTOCOL;
	}
}
   170be:	11 c0       	rjmp	.+34     	; 0x170e2 <twim_interrupt_handler+0xa0>
		(master_status & TWI_MASTER_RXACK_bm)) {

		transfer.bus->MASTER.CTRLC = TWI_MASTER_CMD_STOP_gc;
		transfer.status = ERR_IO_ERROR;

	} else if (master_status & TWI_MASTER_WIF_bm) {
   170c0:	89 81       	ldd	r24, Y+1	; 0x01
   170c2:	88 2f       	mov	r24, r24
   170c4:	90 e0       	ldi	r25, 0x00	; 0
   170c6:	80 74       	andi	r24, 0x40	; 64
   170c8:	99 27       	eor	r25, r25
   170ca:	89 2b       	or	r24, r25

		twim_write_handler();
   170cc:	11 f0       	breq	.+4      	; 0x170d2 <twim_interrupt_handler+0x90>

	} else {

		transfer.status = ERR_PROTOCOL;
	}
}
   170ce:	d5 de       	rcall	.-598    	; 0x16e7a <twim_write_handler>

	} else if (master_status & TWI_MASTER_WIF_bm) {

		twim_write_handler();

	} else if (master_status & TWI_MASTER_RIF_bm) {
   170d0:	08 c0       	rjmp	.+16     	; 0x170e2 <twim_interrupt_handler+0xa0>
   170d2:	89 81       	ldd	r24, Y+1	; 0x01

		twim_read_handler();
   170d4:	88 23       	and	r24, r24
   170d6:	14 f4       	brge	.+4      	; 0x170dc <twim_interrupt_handler+0x9a>

	} else {

		transfer.status = ERR_PROTOCOL;
	}
}
   170d8:	51 df       	rcall	.-350    	; 0x16f7c <twim_read_handler>

		twim_read_handler();

	} else {

		transfer.status = ERR_PROTOCOL;
   170da:	03 c0       	rjmp	.+6      	; 0x170e2 <twim_interrupt_handler+0xa0>
   170dc:	8b ef       	ldi	r24, 0xFB	; 251
   170de:	80 93 e3 24 	sts	0x24E3, r24	; 0x8024e3 <transfer+0xa>
	}
}
   170e2:	00 00       	nop
   170e4:	0f 90       	pop	r0
   170e6:	df 91       	pop	r29
   170e8:	cf 91       	pop	r28
   170ea:	08 95       	ret

000170ec <twi_master_init>:
 *                  (see \ref twi_options_t)
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arguments in \c opt.
 */
status_code_t twi_master_init(TWI_t *twi, const twi_options_t *opt)
{
   170ec:	cf 93       	push	r28
   170ee:	df 93       	push	r29
   170f0:	cd b7       	in	r28, 0x3d	; 61
   170f2:	de b7       	in	r29, 0x3e	; 62
   170f4:	25 97       	sbiw	r28, 0x05	; 5
   170f6:	cd bf       	out	0x3d, r28	; 61
   170f8:	de bf       	out	0x3e, r29	; 62
   170fa:	8a 83       	std	Y+2, r24	; 0x02
   170fc:	9b 83       	std	Y+3, r25	; 0x03
   170fe:	6c 83       	std	Y+4, r22	; 0x04
   17100:	7d 83       	std	Y+5, r23	; 0x05
	uint8_t const ctrla = CONF_TWIM_INTLVL | TWI_MASTER_RIEN_bm |
   17102:	88 eb       	ldi	r24, 0xB8	; 184
   17104:	89 83       	std	Y+1, r24	; 0x01
		TWI_MASTER_WIEN_bm | TWI_MASTER_ENABLE_bm;

	twi->MASTER.BAUD   = opt->speed_reg;
   17106:	8c 81       	ldd	r24, Y+4	; 0x04
   17108:	9d 81       	ldd	r25, Y+5	; 0x05
   1710a:	fc 01       	movw	r30, r24
   1710c:	84 81       	ldd	r24, Z+4	; 0x04
   1710e:	95 81       	ldd	r25, Z+5	; 0x05
   17110:	a6 81       	ldd	r26, Z+6	; 0x06
   17112:	b7 81       	ldd	r27, Z+7	; 0x07
   17114:	28 2f       	mov	r18, r24
   17116:	8a 81       	ldd	r24, Y+2	; 0x02
   17118:	9b 81       	ldd	r25, Y+3	; 0x03
   1711a:	fc 01       	movw	r30, r24
   1711c:	25 83       	std	Z+5, r18	; 0x05
	twi->MASTER.CTRLA  = ctrla;
   1711e:	8a 81       	ldd	r24, Y+2	; 0x02
   17120:	9b 81       	ldd	r25, Y+3	; 0x03
   17122:	29 81       	ldd	r18, Y+1	; 0x01
   17124:	fc 01       	movw	r30, r24
   17126:	21 83       	std	Z+1, r18	; 0x01
	twi->MASTER.STATUS = TWI_MASTER_BUSSTATE_IDLE_gc;
   17128:	8a 81       	ldd	r24, Y+2	; 0x02
   1712a:	9b 81       	ldd	r25, Y+3	; 0x03
   1712c:	21 e0       	ldi	r18, 0x01	; 1
   1712e:	fc 01       	movw	r30, r24
   17130:	24 83       	std	Z+4, r18	; 0x04

	transfer.locked    = false;
   17132:	10 92 e2 24 	sts	0x24E2, r1	; 0x8024e2 <transfer+0x9>
	transfer.status    = STATUS_OK;
   17136:	10 92 e3 24 	sts	0x24E3, r1	; 0x8024e3 <transfer+0xa>

	/* Enable configured PMIC interrupt level. */

	PMIC.CTRL |= CONF_PMIC_INTLVL;
   1713a:	80 ea       	ldi	r24, 0xA0	; 160
   1713c:	90 e0       	ldi	r25, 0x00	; 0
   1713e:	20 ea       	ldi	r18, 0xA0	; 160
   17140:	30 e0       	ldi	r19, 0x00	; 0
   17142:	f9 01       	movw	r30, r18
   17144:	22 81       	ldd	r18, Z+2	; 0x02
   17146:	22 60       	ori	r18, 0x02	; 2
   17148:	fc 01       	movw	r30, r24
   1714a:	22 83       	std	Z+2, r18	; 0x02

	cpu_irq_enable();
   1714c:	78 94       	sei

	return STATUS_OK;
   1714e:	80 e0       	ldi	r24, 0x00	; 0
}
   17150:	25 96       	adiw	r28, 0x05	; 5
   17152:	cd bf       	out	0x3d, r28	; 61
   17154:	de bf       	out	0x3e, r29	; 62
   17156:	df 91       	pop	r29
   17158:	cf 91       	pop	r28
   1715a:	08 95       	ret

0001715c <twi_master_transfer>:
 *      - ERR_PROTOCOL to indicate an unexpected bus state
 *      - ERR_INVALID_ARG to indicate invalid arguments.
 */
status_code_t twi_master_transfer(TWI_t *twi,
		const twi_package_t *package, bool read)
{
   1715c:	cf 93       	push	r28
   1715e:	df 93       	push	r29
   17160:	cd b7       	in	r28, 0x3d	; 61
   17162:	de b7       	in	r29, 0x3e	; 62
   17164:	27 97       	sbiw	r28, 0x07	; 7
   17166:	cd bf       	out	0x3d, r28	; 61
   17168:	de bf       	out	0x3e, r29	; 62
   1716a:	8b 83       	std	Y+3, r24	; 0x03
   1716c:	9c 83       	std	Y+4, r25	; 0x04
   1716e:	6d 83       	std	Y+5, r22	; 0x05
   17170:	7e 83       	std	Y+6, r23	; 0x06
   17172:	4f 83       	std	Y+7, r20	; 0x07
	/* Do a sanity check on the arguments. */

	if ((twi == NULL) || (package == NULL)) {
   17174:	8b 81       	ldd	r24, Y+3	; 0x03
   17176:	9c 81       	ldd	r25, Y+4	; 0x04
   17178:	89 2b       	or	r24, r25
   1717a:	21 f0       	breq	.+8      	; 0x17184 <twi_master_transfer+0x28>
   1717c:	8d 81       	ldd	r24, Y+5	; 0x05
   1717e:	9e 81       	ldd	r25, Y+6	; 0x06
   17180:	89 2b       	or	r24, r25
   17182:	11 f4       	brne	.+4      	; 0x17188 <twi_master_transfer+0x2c>
		return ERR_INVALID_ARG;
   17184:	88 ef       	ldi	r24, 0xF8	; 248
   17186:	49 c0       	rjmp	.+146    	; 0x1721a <twi_master_transfer+0xbe>
	}

	/* Initiate a transaction when the bus is ready. */

	status_code_t status = twim_acquire(package->no_wait);
   17188:	8d 81       	ldd	r24, Y+5	; 0x05
   1718a:	9e 81       	ldd	r25, Y+6	; 0x06
   1718c:	fc 01       	movw	r30, r24
   1718e:	82 85       	ldd	r24, Z+10	; 0x0a
   17190:	34 de       	rcall	.-920    	; 0x16dfa <twim_acquire>
   17192:	89 83       	std	Y+1, r24	; 0x01

	if (STATUS_OK == status) {
   17194:	89 81       	ldd	r24, Y+1	; 0x01
   17196:	88 23       	and	r24, r24
   17198:	09 f0       	breq	.+2      	; 0x1719c <twi_master_transfer+0x40>
   1719a:	3e c0       	rjmp	.+124    	; 0x17218 <twi_master_transfer+0xbc>
		transfer.bus         = (TWI_t *) twi;
   1719c:	8b 81       	ldd	r24, Y+3	; 0x03
   1719e:	9c 81       	ldd	r25, Y+4	; 0x04
   171a0:	80 93 d9 24 	sts	0x24D9, r24	; 0x8024d9 <transfer>
   171a4:	90 93 da 24 	sts	0x24DA, r25	; 0x8024da <transfer+0x1>
		transfer.pkg         = (twi_package_t *) package;
   171a8:	8d 81       	ldd	r24, Y+5	; 0x05
   171aa:	9e 81       	ldd	r25, Y+6	; 0x06
   171ac:	80 93 db 24 	sts	0x24DB, r24	; 0x8024db <transfer+0x2>
   171b0:	90 93 dc 24 	sts	0x24DC, r25	; 0x8024dc <transfer+0x3>
		transfer.addr_count  = 0;
   171b4:	10 92 dd 24 	sts	0x24DD, r1	; 0x8024dd <transfer+0x4>
   171b8:	10 92 de 24 	sts	0x24DE, r1	; 0x8024de <transfer+0x5>
		transfer.data_count  = 0;
   171bc:	10 92 df 24 	sts	0x24DF, r1	; 0x8024df <transfer+0x6>
   171c0:	10 92 e0 24 	sts	0x24E0, r1	; 0x8024e0 <transfer+0x7>
		transfer.read        = read;
   171c4:	8f 81       	ldd	r24, Y+7	; 0x07
   171c6:	80 93 e1 24 	sts	0x24E1, r24	; 0x8024e1 <transfer+0x8>

		uint8_t const chip = (package->chip) << 1;
   171ca:	8d 81       	ldd	r24, Y+5	; 0x05
   171cc:	9e 81       	ldd	r25, Y+6	; 0x06
   171ce:	fc 01       	movw	r30, r24
   171d0:	80 81       	ld	r24, Z
   171d2:	88 0f       	add	r24, r24
   171d4:	8a 83       	std	Y+2, r24	; 0x02

		if (package->addr_length || (false == read)) {
   171d6:	8d 81       	ldd	r24, Y+5	; 0x05
   171d8:	9e 81       	ldd	r25, Y+6	; 0x06
   171da:	fc 01       	movw	r30, r24
   171dc:	84 81       	ldd	r24, Z+4	; 0x04
   171de:	95 81       	ldd	r25, Z+5	; 0x05
   171e0:	89 2b       	or	r24, r25
   171e2:	29 f4       	brne	.+10     	; 0x171ee <twi_master_transfer+0x92>
   171e4:	9f 81       	ldd	r25, Y+7	; 0x07
   171e6:	81 e0       	ldi	r24, 0x01	; 1
   171e8:	89 27       	eor	r24, r25
   171ea:	88 23       	and	r24, r24
   171ec:	41 f0       	breq	.+16     	; 0x171fe <twi_master_transfer+0xa2>
			transfer.bus->MASTER.ADDR = chip;
   171ee:	80 91 d9 24 	lds	r24, 0x24D9	; 0x8024d9 <transfer>
   171f2:	90 91 da 24 	lds	r25, 0x24DA	; 0x8024da <transfer+0x1>
   171f6:	2a 81       	ldd	r18, Y+2	; 0x02
   171f8:	fc 01       	movw	r30, r24
   171fa:	26 83       	std	Z+6, r18	; 0x06
   171fc:	0b c0       	rjmp	.+22     	; 0x17214 <twi_master_transfer+0xb8>
		} else if (read) {
   171fe:	8f 81       	ldd	r24, Y+7	; 0x07
   17200:	88 23       	and	r24, r24
   17202:	41 f0       	breq	.+16     	; 0x17214 <twi_master_transfer+0xb8>
			transfer.bus->MASTER.ADDR = chip | 0x01;
   17204:	80 91 d9 24 	lds	r24, 0x24D9	; 0x8024d9 <transfer>
   17208:	90 91 da 24 	lds	r25, 0x24DA	; 0x8024da <transfer+0x1>
   1720c:	2a 81       	ldd	r18, Y+2	; 0x02
   1720e:	21 60       	ori	r18, 0x01	; 1
   17210:	fc 01       	movw	r30, r24
		}

		status = twim_release();
   17212:	26 83       	std	Z+6, r18	; 0x06
   17214:	13 de       	rcall	.-986    	; 0x16e3c <twim_release>
   17216:	89 83       	std	Y+1, r24	; 0x01
	}

	return status;
   17218:	89 81       	ldd	r24, Y+1	; 0x01
}
   1721a:	27 96       	adiw	r28, 0x07	; 7
   1721c:	cd bf       	out	0x3d, r28	; 61
   1721e:	de bf       	out	0x3e, r29	; 62
   17220:	df 91       	pop	r29
   17222:	cf 91       	pop	r28
   17224:	08 95       	ret

00017226 <cpu_irq_save>:
   17226:	cf 93       	push	r28
   17228:	df 93       	push	r29
   1722a:	1f 92       	push	r1
   1722c:	cd b7       	in	r28, 0x3d	; 61
   1722e:	de b7       	in	r29, 0x3e	; 62
   17230:	8f e3       	ldi	r24, 0x3F	; 63
   17232:	90 e0       	ldi	r25, 0x00	; 0
   17234:	fc 01       	movw	r30, r24
   17236:	80 81       	ld	r24, Z
   17238:	89 83       	std	Y+1, r24	; 0x01
   1723a:	f8 94       	cli
   1723c:	89 81       	ldd	r24, Y+1	; 0x01
   1723e:	0f 90       	pop	r0
   17240:	df 91       	pop	r29
   17242:	cf 91       	pop	r28
   17244:	08 95       	ret

00017246 <cpu_irq_restore>:
   17246:	cf 93       	push	r28
   17248:	df 93       	push	r29
   1724a:	1f 92       	push	r1
   1724c:	cd b7       	in	r28, 0x3d	; 61
   1724e:	de b7       	in	r29, 0x3e	; 62
   17250:	89 83       	std	Y+1, r24	; 0x01
   17252:	8f e3       	ldi	r24, 0x3F	; 63
   17254:	90 e0       	ldi	r25, 0x00	; 0
   17256:	29 81       	ldd	r18, Y+1	; 0x01
   17258:	fc 01       	movw	r30, r24
   1725a:	20 83       	st	Z, r18
   1725c:	00 00       	nop
   1725e:	0f 90       	pop	r0
   17260:	df 91       	pop	r29
   17262:	cf 91       	pop	r28
   17264:	08 95       	ret

00017266 <nvm_read_production_signature_row>:
   17266:	cf 93       	push	r28
   17268:	df 93       	push	r29
   1726a:	1f 92       	push	r1
   1726c:	cd b7       	in	r28, 0x3d	; 61
   1726e:	de b7       	in	r29, 0x3e	; 62
   17270:	89 83       	std	Y+1, r24	; 0x01
   17272:	89 81       	ldd	r24, Y+1	; 0x01
   17274:	88 2f       	mov	r24, r24
   17276:	90 e0       	ldi	r25, 0x00	; 0
   17278:	bc 01       	movw	r22, r24
   1727a:	82 e0       	ldi	r24, 0x02	; 2
   1727c:	0f 94 43 26 	call	0x24c86	; 0x24c86 <nvm_read_byte>
   17280:	0f 90       	pop	r0
   17282:	df 91       	pop	r29
   17284:	cf 91       	pop	r28
   17286:	08 95       	ret

00017288 <usb_pad_init>:
   17288:	cf 93       	push	r28
   1728a:	df 93       	push	r29
   1728c:	1f 92       	push	r1
   1728e:	cd b7       	in	r28, 0x3d	; 61
   17290:	de b7       	in	r29, 0x3e	; 62
   17292:	8a e1       	ldi	r24, 0x1A	; 26
   17294:	e8 df       	rcall	.-48     	; 0x17266 <nvm_read_production_signature_row>
   17296:	89 83       	std	Y+1, r24	; 0x01
   17298:	89 81       	ldd	r24, Y+1	; 0x01
   1729a:	8f 3f       	cpi	r24, 0xFF	; 255
   1729c:	31 f0       	breq	.+12     	; 0x172aa <usb_pad_init+0x22>
   1729e:	8a ef       	ldi	r24, 0xFA	; 250
   172a0:	94 e0       	ldi	r25, 0x04	; 4
   172a2:	29 81       	ldd	r18, Y+1	; 0x01
   172a4:	fc 01       	movw	r30, r24
   172a6:	20 83       	st	Z, r18
   172a8:	05 c0       	rjmp	.+10     	; 0x172b4 <usb_pad_init+0x2c>
   172aa:	8a ef       	ldi	r24, 0xFA	; 250
   172ac:	94 e0       	ldi	r25, 0x04	; 4
   172ae:	2f e1       	ldi	r18, 0x1F	; 31
   172b0:	fc 01       	movw	r30, r24
   172b2:	20 83       	st	Z, r18
   172b4:	8b e1       	ldi	r24, 0x1B	; 27
   172b6:	d7 df       	rcall	.-82     	; 0x17266 <nvm_read_production_signature_row>
   172b8:	89 83       	std	Y+1, r24	; 0x01
   172ba:	89 81       	ldd	r24, Y+1	; 0x01
   172bc:	8f 3f       	cpi	r24, 0xFF	; 255
   172be:	31 f0       	breq	.+12     	; 0x172cc <usb_pad_init+0x44>
   172c0:	8b ef       	ldi	r24, 0xFB	; 251
   172c2:	94 e0       	ldi	r25, 0x04	; 4
   172c4:	29 81       	ldd	r18, Y+1	; 0x01
   172c6:	fc 01       	movw	r30, r24
   172c8:	20 83       	st	Z, r18
   172ca:	05 c0       	rjmp	.+10     	; 0x172d6 <usb_pad_init+0x4e>
   172cc:	8b ef       	ldi	r24, 0xFB	; 251
   172ce:	94 e0       	ldi	r25, 0x04	; 4
   172d0:	2f e1       	ldi	r18, 0x1F	; 31
   172d2:	fc 01       	movw	r30, r24
   172d4:	20 83       	st	Z, r18
   172d6:	00 00       	nop
   172d8:	0f 90       	pop	r0
   172da:	df 91       	pop	r29
   172dc:	cf 91       	pop	r28
   172de:	08 95       	ret

000172e0 <sleepmgr_lock_mode>:
   172e0:	cf 93       	push	r28
   172e2:	df 93       	push	r29
   172e4:	1f 92       	push	r1
   172e6:	1f 92       	push	r1
   172e8:	cd b7       	in	r28, 0x3d	; 61
   172ea:	de b7       	in	r29, 0x3e	; 62
   172ec:	8a 83       	std	Y+2, r24	; 0x02
   172ee:	8a 81       	ldd	r24, Y+2	; 0x02
   172f0:	88 2f       	mov	r24, r24
   172f2:	90 e0       	ldi	r25, 0x00	; 0
   172f4:	85 5e       	subi	r24, 0xE5	; 229
   172f6:	9c 4c       	sbci	r25, 0xCC	; 204
   172f8:	fc 01       	movw	r30, r24
   172fa:	80 81       	ld	r24, Z
   172fc:	8f 3f       	cpi	r24, 0xFF	; 255
   172fe:	09 f4       	brne	.+2      	; 0x17302 <sleepmgr_lock_mode+0x22>
   17300:	ff cf       	rjmp	.-2      	; 0x17300 <sleepmgr_lock_mode+0x20>
   17302:	91 df       	rcall	.-222    	; 0x17226 <cpu_irq_save>
   17304:	89 83       	std	Y+1, r24	; 0x01
   17306:	8a 81       	ldd	r24, Y+2	; 0x02
   17308:	88 2f       	mov	r24, r24
   1730a:	90 e0       	ldi	r25, 0x00	; 0
   1730c:	9c 01       	movw	r18, r24
   1730e:	25 5e       	subi	r18, 0xE5	; 229
   17310:	3c 4c       	sbci	r19, 0xCC	; 204
   17312:	f9 01       	movw	r30, r18
   17314:	20 81       	ld	r18, Z
   17316:	2f 5f       	subi	r18, 0xFF	; 255
   17318:	85 5e       	subi	r24, 0xE5	; 229
   1731a:	9c 4c       	sbci	r25, 0xCC	; 204
   1731c:	fc 01       	movw	r30, r24
   1731e:	20 83       	st	Z, r18
   17320:	89 81       	ldd	r24, Y+1	; 0x01
   17322:	91 df       	rcall	.-222    	; 0x17246 <cpu_irq_restore>
   17324:	00 00       	nop
   17326:	0f 90       	pop	r0
   17328:	0f 90       	pop	r0
   1732a:	df 91       	pop	r29
   1732c:	cf 91       	pop	r28
   1732e:	08 95       	ret

00017330 <sleepmgr_unlock_mode>:
   17330:	cf 93       	push	r28
   17332:	df 93       	push	r29
   17334:	1f 92       	push	r1
   17336:	1f 92       	push	r1
   17338:	cd b7       	in	r28, 0x3d	; 61
   1733a:	de b7       	in	r29, 0x3e	; 62
   1733c:	8a 83       	std	Y+2, r24	; 0x02
   1733e:	8a 81       	ldd	r24, Y+2	; 0x02
   17340:	88 2f       	mov	r24, r24
   17342:	90 e0       	ldi	r25, 0x00	; 0
   17344:	85 5e       	subi	r24, 0xE5	; 229
   17346:	9c 4c       	sbci	r25, 0xCC	; 204
   17348:	fc 01       	movw	r30, r24
   1734a:	80 81       	ld	r24, Z
   1734c:	88 23       	and	r24, r24
   1734e:	09 f4       	brne	.+2      	; 0x17352 <sleepmgr_unlock_mode+0x22>
   17350:	ff cf       	rjmp	.-2      	; 0x17350 <sleepmgr_unlock_mode+0x20>
   17352:	69 df       	rcall	.-302    	; 0x17226 <cpu_irq_save>
   17354:	89 83       	std	Y+1, r24	; 0x01
   17356:	8a 81       	ldd	r24, Y+2	; 0x02
   17358:	88 2f       	mov	r24, r24
   1735a:	90 e0       	ldi	r25, 0x00	; 0
   1735c:	9c 01       	movw	r18, r24
   1735e:	25 5e       	subi	r18, 0xE5	; 229
   17360:	3c 4c       	sbci	r19, 0xCC	; 204
   17362:	f9 01       	movw	r30, r18
   17364:	20 81       	ld	r18, Z
   17366:	21 50       	subi	r18, 0x01	; 1
   17368:	85 5e       	subi	r24, 0xE5	; 229
   1736a:	9c 4c       	sbci	r25, 0xCC	; 204
   1736c:	fc 01       	movw	r30, r24
   1736e:	20 83       	st	Z, r18
   17370:	89 81       	ldd	r24, Y+1	; 0x01
   17372:	69 df       	rcall	.-302    	; 0x17246 <cpu_irq_restore>
   17374:	00 00       	nop
   17376:	0f 90       	pop	r0
   17378:	0f 90       	pop	r0
   1737a:	df 91       	pop	r29
   1737c:	cf 91       	pop	r28
   1737e:	08 95       	ret

00017380 <udd_sleep_mode>:
   17380:	cf 93       	push	r28
   17382:	df 93       	push	r29
   17384:	1f 92       	push	r1
   17386:	cd b7       	in	r28, 0x3d	; 61
   17388:	de b7       	in	r29, 0x3e	; 62
   1738a:	89 83       	std	Y+1, r24	; 0x01
   1738c:	99 81       	ldd	r25, Y+1	; 0x01
   1738e:	81 e0       	ldi	r24, 0x01	; 1
   17390:	89 27       	eor	r24, r25
   17392:	88 23       	and	r24, r24
   17394:	31 f0       	breq	.+12     	; 0x173a2 <udd_sleep_mode+0x22>
   17396:	80 91 e4 24 	lds	r24, 0x24E4	; 0x8024e4 <udd_b_idle>
   1739a:	88 23       	and	r24, r24
   1739c:	11 f0       	breq	.+4      	; 0x173a2 <udd_sleep_mode+0x22>
   1739e:	81 e0       	ldi	r24, 0x01	; 1
   173a0:	c7 df       	rcall	.-114    	; 0x17330 <sleepmgr_unlock_mode>
   173a2:	89 81       	ldd	r24, Y+1	; 0x01
   173a4:	88 23       	and	r24, r24
   173a6:	41 f0       	breq	.+16     	; 0x173b8 <udd_sleep_mode+0x38>
   173a8:	90 91 e4 24 	lds	r25, 0x24E4	; 0x8024e4 <udd_b_idle>
   173ac:	81 e0       	ldi	r24, 0x01	; 1
   173ae:	89 27       	eor	r24, r25
   173b0:	88 23       	and	r24, r24
   173b2:	11 f0       	breq	.+4      	; 0x173b8 <udd_sleep_mode+0x38>
   173b4:	81 e0       	ldi	r24, 0x01	; 1
   173b6:	94 df       	rcall	.-216    	; 0x172e0 <sleepmgr_lock_mode>
   173b8:	89 81       	ldd	r24, Y+1	; 0x01
   173ba:	80 93 e4 24 	sts	0x24E4, r24	; 0x8024e4 <udd_b_idle>
   173be:	00 00       	nop
   173c0:	0f 90       	pop	r0
   173c2:	df 91       	pop	r29
   173c4:	cf 91       	pop	r28
   173c6:	08 95       	ret

000173c8 <udd_enable>:
   173c8:	cf 93       	push	r28
   173ca:	df 93       	push	r29
   173cc:	1f 92       	push	r1
   173ce:	1f 92       	push	r1
   173d0:	cd b7       	in	r28, 0x3d	; 61
   173d2:	de b7       	in	r29, 0x3e	; 62
   173d4:	80 e6       	ldi	r24, 0x60	; 96
   173d6:	90 e0       	ldi	r25, 0x00	; 0
   173d8:	fc 01       	movw	r30, r24
   173da:	10 82       	st	Z, r1
   173dc:	80 e3       	ldi	r24, 0x30	; 48
   173de:	0f 94 f0 11 	call	0x223e0	; 0x223e0 <sysclk_enable_usb>
   173e2:	80 ec       	ldi	r24, 0xC0	; 192
   173e4:	94 e0       	ldi	r25, 0x04	; 4
   173e6:	20 ec       	ldi	r18, 0xC0	; 192
   173e8:	34 e0       	ldi	r19, 0x04	; 4
   173ea:	f9 01       	movw	r30, r18
   173ec:	20 81       	ld	r18, Z
   173ee:	20 64       	ori	r18, 0x40	; 64
   173f0:	fc 01       	movw	r30, r24
   173f2:	20 83       	st	Z, r18
   173f4:	80 e6       	ldi	r24, 0x60	; 96
   173f6:	90 e0       	ldi	r25, 0x00	; 0
   173f8:	21 e0       	ldi	r18, 0x01	; 1
   173fa:	fc 01       	movw	r30, r24
   173fc:	20 83       	st	Z, r18
   173fe:	13 df       	rcall	.-474    	; 0x17226 <cpu_irq_save>
   17400:	8a 83       	std	Y+2, r24	; 0x02
   17402:	19 82       	std	Y+1, r1	; 0x01
   17404:	10 c0       	rjmp	.+32     	; 0x17426 <udd_enable+0x5e>
   17406:	89 81       	ldd	r24, Y+1	; 0x01
   17408:	88 2f       	mov	r24, r24
   1740a:	90 e0       	ldi	r25, 0x00	; 0
   1740c:	88 0f       	add	r24, r24
   1740e:	99 1f       	adc	r25, r25
   17410:	88 0f       	add	r24, r24
   17412:	99 1f       	adc	r25, r25
   17414:	88 0f       	add	r24, r24
   17416:	99 1f       	adc	r25, r25
   17418:	8b 50       	subi	r24, 0x0B	; 11
   1741a:	9b 4d       	sbci	r25, 0xDB	; 219
   1741c:	fc 01       	movw	r30, r24
   1741e:	10 82       	st	Z, r1
   17420:	89 81       	ldd	r24, Y+1	; 0x01
   17422:	8f 5f       	subi	r24, 0xFF	; 255
   17424:	89 83       	std	Y+1, r24	; 0x01
   17426:	89 81       	ldd	r24, Y+1	; 0x01
   17428:	86 30       	cpi	r24, 0x06	; 6
   1742a:	68 f3       	brcs	.-38     	; 0x17406 <udd_enable+0x3e>
   1742c:	19 82       	std	Y+1, r1	; 0x01
   1742e:	16 c0       	rjmp	.+44     	; 0x1745c <udd_enable+0x94>
   17430:	89 81       	ldd	r24, Y+1	; 0x01
   17432:	28 2f       	mov	r18, r24
   17434:	30 e0       	ldi	r19, 0x00	; 0
   17436:	c9 01       	movw	r24, r18
   17438:	88 0f       	add	r24, r24
   1743a:	99 1f       	adc	r25, r25
   1743c:	88 0f       	add	r24, r24
   1743e:	99 1f       	adc	r25, r25
   17440:	88 0f       	add	r24, r24
   17442:	99 1f       	adc	r25, r25
   17444:	82 0f       	add	r24, r18
   17446:	93 1f       	adc	r25, r19
   17448:	83 59       	subi	r24, 0x93	; 147
   1744a:	9a 4d       	sbci	r25, 0xDA	; 218
   1744c:	fc 01       	movw	r30, r24
   1744e:	20 81       	ld	r18, Z
   17450:	2e 7f       	andi	r18, 0xFE	; 254
   17452:	fc 01       	movw	r30, r24
   17454:	20 83       	st	Z, r18
   17456:	89 81       	ldd	r24, Y+1	; 0x01
   17458:	8f 5f       	subi	r24, 0xFF	; 255
   1745a:	89 83       	std	Y+1, r24	; 0x01
   1745c:	89 81       	ldd	r24, Y+1	; 0x01
   1745e:	84 30       	cpi	r24, 0x04	; 4
   17460:	38 f3       	brcs	.-50     	; 0x17430 <udd_enable+0x68>
   17462:	12 df       	rcall	.-476    	; 0x17288 <usb_pad_init>
   17464:	80 ec       	ldi	r24, 0xC0	; 192
   17466:	94 e0       	ldi	r25, 0x04	; 4
   17468:	20 ec       	ldi	r18, 0xC0	; 192
   1746a:	34 e0       	ldi	r19, 0x04	; 4
   1746c:	f9 01       	movw	r30, r18
   1746e:	20 81       	ld	r18, Z
   17470:	22 60       	ori	r18, 0x02	; 2
   17472:	fc 01       	movw	r30, r24
   17474:	20 83       	st	Z, r18
   17476:	80 ec       	ldi	r24, 0xC0	; 192
   17478:	94 e0       	ldi	r25, 0x04	; 4
   1747a:	20 ec       	ldi	r18, 0xC0	; 192
   1747c:	34 e0       	ldi	r19, 0x04	; 4
   1747e:	f9 01       	movw	r30, r18
   17480:	20 81       	ld	r18, Z
   17482:	20 68       	ori	r18, 0x80	; 128
   17484:	fc 01       	movw	r30, r24
   17486:	20 83       	st	Z, r18
   17488:	80 ec       	ldi	r24, 0xC0	; 192
   1748a:	94 e0       	ldi	r25, 0x04	; 4
   1748c:	20 ec       	ldi	r18, 0xC0	; 192
   1748e:	34 e0       	ldi	r19, 0x04	; 4
   17490:	f9 01       	movw	r30, r18
   17492:	20 81       	ld	r18, Z
   17494:	20 61       	ori	r18, 0x10	; 16
   17496:	fc 01       	movw	r30, r24
   17498:	20 83       	st	Z, r18
   1749a:	80 ec       	ldi	r24, 0xC0	; 192
   1749c:	94 e0       	ldi	r25, 0x04	; 4
   1749e:	24 ef       	ldi	r18, 0xF4	; 244
   174a0:	34 e2       	ldi	r19, 0x24	; 36
   174a2:	fc 01       	movw	r30, r24
   174a4:	26 83       	std	Z+6, r18	; 0x06
   174a6:	37 83       	std	Z+7, r19	; 0x07
   174a8:	80 ec       	ldi	r24, 0xC0	; 192
   174aa:	94 e0       	ldi	r25, 0x04	; 4
   174ac:	20 ec       	ldi	r18, 0xC0	; 192
   174ae:	34 e0       	ldi	r19, 0x04	; 4
   174b0:	f9 01       	movw	r30, r18
   174b2:	20 81       	ld	r18, Z
   174b4:	20 62       	ori	r18, 0x20	; 32
   174b6:	fc 01       	movw	r30, r24
   174b8:	20 83       	st	Z, r18
   174ba:	85 ec       	ldi	r24, 0xC5	; 197
   174bc:	94 e0       	ldi	r25, 0x04	; 4
   174be:	2f ef       	ldi	r18, 0xFF	; 255
   174c0:	fc 01       	movw	r30, r24
   174c2:	20 83       	st	Z, r18
   174c4:	88 ec       	ldi	r24, 0xC8	; 200
   174c6:	94 e0       	ldi	r25, 0x04	; 4
   174c8:	28 ec       	ldi	r18, 0xC8	; 200
   174ca:	34 e0       	ldi	r19, 0x04	; 4
   174cc:	f9 01       	movw	r30, r18
   174ce:	20 81       	ld	r18, Z
   174d0:	22 60       	ori	r18, 0x02	; 2
   174d2:	fc 01       	movw	r30, r24
   174d4:	20 83       	st	Z, r18
   174d6:	10 92 e4 24 	sts	0x24E4, r1	; 0x8024e4 <udd_b_idle>
   174da:	85 e0       	ldi	r24, 0x05	; 5
   174dc:	01 df       	rcall	.-510    	; 0x172e0 <sleepmgr_lock_mode>
   174de:	2d d0       	rcall	.+90     	; 0x1753a <udd_attach>
   174e0:	8a 81       	ldd	r24, Y+2	; 0x02
   174e2:	b1 de       	rcall	.-670    	; 0x17246 <cpu_irq_restore>
   174e4:	00 00       	nop
   174e6:	0f 90       	pop	r0
   174e8:	0f 90       	pop	r0
   174ea:	df 91       	pop	r29
   174ec:	cf 91       	pop	r28
   174ee:	08 95       	ret

000174f0 <udd_disable>:
   174f0:	cf 93       	push	r28
   174f2:	df 93       	push	r29
   174f4:	1f 92       	push	r1
   174f6:	cd b7       	in	r28, 0x3d	; 61
   174f8:	de b7       	in	r29, 0x3e	; 62
   174fa:	95 de       	rcall	.-726    	; 0x17226 <cpu_irq_save>
   174fc:	89 83       	std	Y+1, r24	; 0x01
   174fe:	81 ec       	ldi	r24, 0xC1	; 193
   17500:	94 e0       	ldi	r25, 0x04	; 4
   17502:	21 ec       	ldi	r18, 0xC1	; 193
   17504:	34 e0       	ldi	r19, 0x04	; 4
   17506:	f9 01       	movw	r30, r18
   17508:	20 81       	ld	r18, Z
   1750a:	2e 7f       	andi	r18, 0xFE	; 254
   1750c:	fc 01       	movw	r30, r24
   1750e:	20 83       	st	Z, r18
   17510:	80 ec       	ldi	r24, 0xC0	; 192
   17512:	94 e0       	ldi	r25, 0x04	; 4
   17514:	fc 01       	movw	r30, r24
   17516:	10 82       	st	Z, r1
   17518:	81 ec       	ldi	r24, 0xC1	; 193
   1751a:	94 e0       	ldi	r25, 0x04	; 4
   1751c:	fc 01       	movw	r30, r24
   1751e:	10 82       	st	Z, r1
   17520:	0f 94 1d 12 	call	0x2243a	; 0x2243a <sysclk_disable_usb>
   17524:	80 e0       	ldi	r24, 0x00	; 0
   17526:	2c df       	rcall	.-424    	; 0x17380 <udd_sleep_mode>
   17528:	85 e0       	ldi	r24, 0x05	; 5
   1752a:	02 df       	rcall	.-508    	; 0x17330 <sleepmgr_unlock_mode>
   1752c:	89 81       	ldd	r24, Y+1	; 0x01
   1752e:	8b de       	rcall	.-746    	; 0x17246 <cpu_irq_restore>
   17530:	00 00       	nop
   17532:	0f 90       	pop	r0
   17534:	df 91       	pop	r29
   17536:	cf 91       	pop	r28
   17538:	08 95       	ret

0001753a <udd_attach>:
   1753a:	cf 93       	push	r28
   1753c:	df 93       	push	r29
   1753e:	1f 92       	push	r1
   17540:	cd b7       	in	r28, 0x3d	; 61
   17542:	de b7       	in	r29, 0x3e	; 62
   17544:	70 de       	rcall	.-800    	; 0x17226 <cpu_irq_save>
   17546:	89 83       	std	Y+1, r24	; 0x01
   17548:	81 e0       	ldi	r24, 0x01	; 1
   1754a:	1a df       	rcall	.-460    	; 0x17380 <udd_sleep_mode>
   1754c:	8a ec       	ldi	r24, 0xCA	; 202
   1754e:	94 e0       	ldi	r25, 0x04	; 4
   17550:	20 e4       	ldi	r18, 0x40	; 64
   17552:	fc 01       	movw	r30, r24
   17554:	20 83       	st	Z, r18
   17556:	8a ec       	ldi	r24, 0xCA	; 202
   17558:	94 e0       	ldi	r25, 0x04	; 4
   1755a:	20 e2       	ldi	r18, 0x20	; 32
   1755c:	fc 01       	movw	r30, r24
   1755e:	20 83       	st	Z, r18
   17560:	81 ec       	ldi	r24, 0xC1	; 193
   17562:	94 e0       	ldi	r25, 0x04	; 4
   17564:	21 ec       	ldi	r18, 0xC1	; 193
   17566:	34 e0       	ldi	r19, 0x04	; 4
   17568:	f9 01       	movw	r30, r18
   1756a:	20 81       	ld	r18, Z
   1756c:	21 60       	ori	r18, 0x01	; 1
   1756e:	fc 01       	movw	r30, r24
   17570:	20 83       	st	Z, r18
   17572:	89 ec       	ldi	r24, 0xC9	; 201
   17574:	94 e0       	ldi	r25, 0x04	; 4
   17576:	29 ec       	ldi	r18, 0xC9	; 201
   17578:	34 e0       	ldi	r19, 0x04	; 4
   1757a:	f9 01       	movw	r30, r18
   1757c:	20 81       	ld	r18, Z
   1757e:	22 60       	ori	r18, 0x02	; 2
   17580:	fc 01       	movw	r30, r24
   17582:	20 83       	st	Z, r18
   17584:	88 ec       	ldi	r24, 0xC8	; 200
   17586:	94 e0       	ldi	r25, 0x04	; 4
   17588:	28 ec       	ldi	r18, 0xC8	; 200
   1758a:	34 e0       	ldi	r19, 0x04	; 4
   1758c:	f9 01       	movw	r30, r18
   1758e:	20 81       	ld	r18, Z
   17590:	20 64       	ori	r18, 0x40	; 64
   17592:	fc 01       	movw	r30, r24
   17594:	20 83       	st	Z, r18
   17596:	89 ec       	ldi	r24, 0xC9	; 201
   17598:	94 e0       	ldi	r25, 0x04	; 4
   1759a:	29 ec       	ldi	r18, 0xC9	; 201
   1759c:	34 e0       	ldi	r19, 0x04	; 4
   1759e:	f9 01       	movw	r30, r18
   175a0:	20 81       	ld	r18, Z
   175a2:	21 60       	ori	r18, 0x01	; 1
   175a4:	fc 01       	movw	r30, r24
   175a6:	20 83       	st	Z, r18
   175a8:	88 ec       	ldi	r24, 0xC8	; 200
   175aa:	94 e0       	ldi	r25, 0x04	; 4
   175ac:	28 ec       	ldi	r18, 0xC8	; 200
   175ae:	34 e0       	ldi	r19, 0x04	; 4
   175b0:	f9 01       	movw	r30, r18
   175b2:	20 81       	ld	r18, Z
   175b4:	20 68       	ori	r18, 0x80	; 128
   175b6:	fc 01       	movw	r30, r24
   175b8:	20 83       	st	Z, r18
   175ba:	89 81       	ldd	r24, Y+1	; 0x01
   175bc:	44 de       	rcall	.-888    	; 0x17246 <cpu_irq_restore>
   175be:	00 00       	nop
   175c0:	0f 90       	pop	r0
   175c2:	df 91       	pop	r29
   175c4:	cf 91       	pop	r28
   175c6:	08 95       	ret

000175c8 <udd_is_high_speed>:
   175c8:	cf 93       	push	r28
   175ca:	df 93       	push	r29
   175cc:	cd b7       	in	r28, 0x3d	; 61
   175ce:	de b7       	in	r29, 0x3e	; 62
   175d0:	80 e0       	ldi	r24, 0x00	; 0
   175d2:	df 91       	pop	r29
   175d4:	cf 91       	pop	r28
   175d6:	08 95       	ret

000175d8 <udd_set_address>:
   175d8:	cf 93       	push	r28
   175da:	df 93       	push	r29
   175dc:	1f 92       	push	r1
   175de:	cd b7       	in	r28, 0x3d	; 61
   175e0:	de b7       	in	r29, 0x3e	; 62
   175e2:	89 83       	std	Y+1, r24	; 0x01
   175e4:	83 ec       	ldi	r24, 0xC3	; 195
   175e6:	94 e0       	ldi	r25, 0x04	; 4
   175e8:	29 81       	ldd	r18, Y+1	; 0x01
   175ea:	fc 01       	movw	r30, r24
   175ec:	20 83       	st	Z, r18
   175ee:	00 00       	nop
   175f0:	0f 90       	pop	r0
   175f2:	df 91       	pop	r29
   175f4:	cf 91       	pop	r28
   175f6:	08 95       	ret

000175f8 <udd_getaddress>:
   175f8:	cf 93       	push	r28
   175fa:	df 93       	push	r29
   175fc:	cd b7       	in	r28, 0x3d	; 61
   175fe:	de b7       	in	r29, 0x3e	; 62
   17600:	83 ec       	ldi	r24, 0xC3	; 195
   17602:	94 e0       	ldi	r25, 0x04	; 4
   17604:	fc 01       	movw	r30, r24
   17606:	80 81       	ld	r24, Z
   17608:	df 91       	pop	r29
   1760a:	cf 91       	pop	r28
   1760c:	08 95       	ret

0001760e <udd_get_frame_number>:
   1760e:	cf 93       	push	r28
   17610:	df 93       	push	r29
   17612:	cd b7       	in	r28, 0x3d	; 61
   17614:	de b7       	in	r29, 0x3e	; 62
   17616:	80 91 24 25 	lds	r24, 0x2524	; 0x802524 <udd_sram+0x3c>
   1761a:	90 91 25 25 	lds	r25, 0x2525	; 0x802525 <udd_sram+0x3d>
   1761e:	df 91       	pop	r29
   17620:	cf 91       	pop	r28
   17622:	08 95       	ret

00017624 <udd_get_micro_frame_number>:
   17624:	cf 93       	push	r28
   17626:	df 93       	push	r29
   17628:	cd b7       	in	r28, 0x3d	; 61
   1762a:	de b7       	in	r29, 0x3e	; 62
   1762c:	80 e0       	ldi	r24, 0x00	; 0
   1762e:	90 e0       	ldi	r25, 0x00	; 0
   17630:	df 91       	pop	r29
   17632:	cf 91       	pop	r28
   17634:	08 95       	ret

00017636 <udd_set_setup_payload>:
   17636:	cf 93       	push	r28
   17638:	df 93       	push	r29
   1763a:	00 d0       	rcall	.+0      	; 0x1763c <udd_set_setup_payload+0x6>
   1763c:	1f 92       	push	r1
   1763e:	cd b7       	in	r28, 0x3d	; 61
   17640:	de b7       	in	r29, 0x3e	; 62
   17642:	89 83       	std	Y+1, r24	; 0x01
   17644:	9a 83       	std	Y+2, r25	; 0x02
   17646:	6b 83       	std	Y+3, r22	; 0x03
   17648:	7c 83       	std	Y+4, r23	; 0x04
   1764a:	89 81       	ldd	r24, Y+1	; 0x01
   1764c:	9a 81       	ldd	r25, Y+2	; 0x02
   1764e:	80 93 0d 33 	sts	0x330D, r24	; 0x80330d <udd_g_ctrlreq+0x8>
   17652:	90 93 0e 33 	sts	0x330E, r25	; 0x80330e <udd_g_ctrlreq+0x9>
   17656:	8b 81       	ldd	r24, Y+3	; 0x03
   17658:	9c 81       	ldd	r25, Y+4	; 0x04
   1765a:	80 93 0f 33 	sts	0x330F, r24	; 0x80330f <udd_g_ctrlreq+0xa>
   1765e:	90 93 10 33 	sts	0x3310, r25	; 0x803310 <udd_g_ctrlreq+0xb>
   17662:	00 00       	nop
   17664:	24 96       	adiw	r28, 0x04	; 4
   17666:	cd bf       	out	0x3d, r28	; 61
   17668:	de bf       	out	0x3e, r29	; 62
   1766a:	df 91       	pop	r29
   1766c:	cf 91       	pop	r28
   1766e:	08 95       	ret

00017670 <udd_ep_alloc>:
   17670:	cf 93       	push	r28
   17672:	df 93       	push	r29
   17674:	00 d0       	rcall	.+0      	; 0x17676 <udd_ep_alloc+0x6>
   17676:	00 d0       	rcall	.+0      	; 0x17678 <udd_ep_alloc+0x8>
   17678:	cd b7       	in	r28, 0x3d	; 61
   1767a:	de b7       	in	r29, 0x3e	; 62
   1767c:	8b 83       	std	Y+3, r24	; 0x03
   1767e:	6c 83       	std	Y+4, r22	; 0x04
   17680:	4d 83       	std	Y+5, r20	; 0x05
   17682:	5e 83       	std	Y+6, r21	; 0x06
   17684:	8b 81       	ldd	r24, Y+3	; 0x03
   17686:	ad d3       	rcall	.+1882   	; 0x17de2 <udd_ep_get_ctrl>
   17688:	89 83       	std	Y+1, r24	; 0x01
   1768a:	9a 83       	std	Y+2, r25	; 0x02
   1768c:	89 81       	ldd	r24, Y+1	; 0x01
   1768e:	9a 81       	ldd	r25, Y+2	; 0x02
   17690:	fc 01       	movw	r30, r24
   17692:	81 81       	ldd	r24, Z+1	; 0x01
   17694:	88 2f       	mov	r24, r24
   17696:	90 e0       	ldi	r25, 0x00	; 0
   17698:	80 7c       	andi	r24, 0xC0	; 192
   1769a:	99 27       	eor	r25, r25
   1769c:	89 2b       	or	r24, r25
   1769e:	11 f0       	breq	.+4      	; 0x176a4 <udd_ep_alloc+0x34>
   176a0:	80 e0       	ldi	r24, 0x00	; 0
   176a2:	28 c0       	rjmp	.+80     	; 0x176f4 <udd_ep_alloc+0x84>
   176a4:	8d 81       	ldd	r24, Y+5	; 0x05
   176a6:	9e 81       	ldd	r25, Y+6	; 0x06
   176a8:	ac 01       	movw	r20, r24
   176aa:	6c 81       	ldd	r22, Y+4	; 0x04
   176ac:	8b 81       	ldd	r24, Y+3	; 0x03
   176ae:	23 d3       	rcall	.+1606   	; 0x17cf6 <udd_ep_init>
   176b0:	89 81       	ldd	r24, Y+1	; 0x01
   176b2:	9a 81       	ldd	r25, Y+2	; 0x02
   176b4:	fc 01       	movw	r30, r24
   176b6:	81 81       	ldd	r24, Z+1	; 0x01
   176b8:	88 2f       	mov	r24, r24
   176ba:	90 e0       	ldi	r25, 0x00	; 0
   176bc:	80 7c       	andi	r24, 0xC0	; 192
   176be:	99 27       	eor	r25, r25
   176c0:	80 3c       	cpi	r24, 0xC0	; 192
   176c2:	91 05       	cpc	r25, r1
   176c4:	61 f4       	brne	.+24     	; 0x176de <udd_ep_alloc+0x6e>
   176c6:	89 81       	ldd	r24, Y+1	; 0x01
   176c8:	9a 81       	ldd	r25, Y+2	; 0x02
   176ca:	fc 01       	movw	r30, r24
   176cc:	81 81       	ldd	r24, Z+1	; 0x01
   176ce:	88 2f       	mov	r24, r24
   176d0:	90 e0       	ldi	r25, 0x00	; 0
   176d2:	87 70       	andi	r24, 0x07	; 7
   176d4:	99 27       	eor	r25, r25
   176d6:	07 97       	sbiw	r24, 0x07	; 7
   176d8:	11 f4       	brne	.+4      	; 0x176de <udd_ep_alloc+0x6e>
   176da:	81 e0       	ldi	r24, 0x01	; 1
   176dc:	0b c0       	rjmp	.+22     	; 0x176f4 <udd_ep_alloc+0x84>
   176de:	89 81       	ldd	r24, Y+1	; 0x01
   176e0:	9a 81       	ldd	r25, Y+2	; 0x02
   176e2:	fc 01       	movw	r30, r24
   176e4:	81 81       	ldd	r24, Z+1	; 0x01
   176e6:	28 2f       	mov	r18, r24
   176e8:	20 62       	ori	r18, 0x20	; 32
   176ea:	89 81       	ldd	r24, Y+1	; 0x01
   176ec:	9a 81       	ldd	r25, Y+2	; 0x02
   176ee:	fc 01       	movw	r30, r24
   176f0:	21 83       	std	Z+1, r18	; 0x01
   176f2:	81 e0       	ldi	r24, 0x01	; 1
   176f4:	26 96       	adiw	r28, 0x06	; 6
   176f6:	cd bf       	out	0x3d, r28	; 61
   176f8:	de bf       	out	0x3e, r29	; 62
   176fa:	df 91       	pop	r29
   176fc:	cf 91       	pop	r28
   176fe:	08 95       	ret

00017700 <udd_ep_free>:
   17700:	cf 93       	push	r28
   17702:	df 93       	push	r29
   17704:	00 d0       	rcall	.+0      	; 0x17706 <udd_ep_free+0x6>
   17706:	cd b7       	in	r28, 0x3d	; 61
   17708:	de b7       	in	r29, 0x3e	; 62
   1770a:	8b 83       	std	Y+3, r24	; 0x03
   1770c:	8b 81       	ldd	r24, Y+3	; 0x03
   1770e:	5a d1       	rcall	.+692    	; 0x179c4 <udd_ep_abort>
   17710:	8b 81       	ldd	r24, Y+3	; 0x03
   17712:	67 d3       	rcall	.+1742   	; 0x17de2 <udd_ep_get_ctrl>
   17714:	89 83       	std	Y+1, r24	; 0x01
   17716:	9a 83       	std	Y+2, r25	; 0x02
   17718:	89 81       	ldd	r24, Y+1	; 0x01
   1771a:	9a 81       	ldd	r25, Y+2	; 0x02
   1771c:	fc 01       	movw	r30, r24
   1771e:	11 82       	std	Z+1, r1	; 0x01
   17720:	00 00       	nop
   17722:	23 96       	adiw	r28, 0x03	; 3
   17724:	cd bf       	out	0x3d, r28	; 61
   17726:	de bf       	out	0x3e, r29	; 62
   17728:	df 91       	pop	r29
   1772a:	cf 91       	pop	r28
   1772c:	08 95       	ret

0001772e <udd_ep_is_halted>:
   1772e:	cf 93       	push	r28
   17730:	df 93       	push	r29
   17732:	00 d0       	rcall	.+0      	; 0x17734 <udd_ep_is_halted+0x6>
   17734:	cd b7       	in	r28, 0x3d	; 61
   17736:	de b7       	in	r29, 0x3e	; 62
   17738:	8b 83       	std	Y+3, r24	; 0x03
   1773a:	8b 81       	ldd	r24, Y+3	; 0x03
   1773c:	52 d3       	rcall	.+1700   	; 0x17de2 <udd_ep_get_ctrl>
   1773e:	89 83       	std	Y+1, r24	; 0x01
   17740:	9a 83       	std	Y+2, r25	; 0x02
   17742:	89 81       	ldd	r24, Y+1	; 0x01
   17744:	9a 81       	ldd	r25, Y+2	; 0x02
   17746:	fc 01       	movw	r30, r24
   17748:	81 81       	ldd	r24, Z+1	; 0x01
   1774a:	88 2f       	mov	r24, r24
   1774c:	90 e0       	ldi	r25, 0x00	; 0
   1774e:	84 70       	andi	r24, 0x04	; 4
   17750:	99 27       	eor	r25, r25
   17752:	21 e0       	ldi	r18, 0x01	; 1
   17754:	89 2b       	or	r24, r25
   17756:	09 f4       	brne	.+2      	; 0x1775a <udd_ep_is_halted+0x2c>
   17758:	20 e0       	ldi	r18, 0x00	; 0
   1775a:	82 2f       	mov	r24, r18
   1775c:	23 96       	adiw	r28, 0x03	; 3
   1775e:	cd bf       	out	0x3d, r28	; 61
   17760:	de bf       	out	0x3e, r29	; 62
   17762:	df 91       	pop	r29
   17764:	cf 91       	pop	r28
   17766:	08 95       	ret

00017768 <udd_ep_set_halt>:
   17768:	cf 93       	push	r28
   1776a:	df 93       	push	r29
   1776c:	00 d0       	rcall	.+0      	; 0x1776e <udd_ep_set_halt+0x6>
   1776e:	cd b7       	in	r28, 0x3d	; 61
   17770:	de b7       	in	r29, 0x3e	; 62
   17772:	8b 83       	std	Y+3, r24	; 0x03
   17774:	8b 81       	ldd	r24, Y+3	; 0x03
   17776:	35 d3       	rcall	.+1642   	; 0x17de2 <udd_ep_get_ctrl>
   17778:	89 83       	std	Y+1, r24	; 0x01
   1777a:	9a 83       	std	Y+2, r25	; 0x02
   1777c:	89 81       	ldd	r24, Y+1	; 0x01
   1777e:	9a 81       	ldd	r25, Y+2	; 0x02
   17780:	fc 01       	movw	r30, r24
   17782:	81 81       	ldd	r24, Z+1	; 0x01
   17784:	28 2f       	mov	r18, r24
   17786:	24 60       	ori	r18, 0x04	; 4
   17788:	89 81       	ldd	r24, Y+1	; 0x01
   1778a:	9a 81       	ldd	r25, Y+2	; 0x02
   1778c:	fc 01       	movw	r30, r24
   1778e:	21 83       	std	Z+1, r18	; 0x01
   17790:	8b 81       	ldd	r24, Y+3	; 0x03
   17792:	18 d1       	rcall	.+560    	; 0x179c4 <udd_ep_abort>
   17794:	81 e0       	ldi	r24, 0x01	; 1
   17796:	23 96       	adiw	r28, 0x03	; 3
   17798:	cd bf       	out	0x3d, r28	; 61
   1779a:	de bf       	out	0x3e, r29	; 62
   1779c:	df 91       	pop	r29
   1779e:	cf 91       	pop	r28
   177a0:	08 95       	ret

000177a2 <udd_ep_clear_halt>:
   177a2:	0f 93       	push	r16
   177a4:	cf 93       	push	r28
   177a6:	df 93       	push	r29
   177a8:	cd b7       	in	r28, 0x3d	; 61
   177aa:	de b7       	in	r29, 0x3e	; 62
   177ac:	25 97       	sbiw	r28, 0x05	; 5
   177ae:	cd bf       	out	0x3d, r28	; 61
   177b0:	de bf       	out	0x3e, r29	; 62
   177b2:	8d 83       	std	Y+5, r24	; 0x05
   177b4:	8d 81       	ldd	r24, Y+5	; 0x05
   177b6:	15 d3       	rcall	.+1578   	; 0x17de2 <udd_ep_get_ctrl>
   177b8:	89 83       	std	Y+1, r24	; 0x01
   177ba:	9a 83       	std	Y+2, r25	; 0x02
   177bc:	89 81       	ldd	r24, Y+1	; 0x01
   177be:	9a 81       	ldd	r25, Y+2	; 0x02
   177c0:	fc 01       	movw	r30, r24
   177c2:	01 e0       	ldi	r16, 0x01	; 1
   177c4:	06 93       	lac	Z, r16
   177c6:	89 81       	ldd	r24, Y+1	; 0x01
   177c8:	9a 81       	ldd	r25, Y+2	; 0x02
   177ca:	fc 01       	movw	r30, r24
   177cc:	81 81       	ldd	r24, Z+1	; 0x01
   177ce:	88 2f       	mov	r24, r24
   177d0:	90 e0       	ldi	r25, 0x00	; 0
   177d2:	84 70       	andi	r24, 0x04	; 4
   177d4:	99 27       	eor	r25, r25
   177d6:	89 2b       	or	r24, r25
   177d8:	11 f4       	brne	.+4      	; 0x177de <udd_ep_clear_halt+0x3c>
   177da:	81 e0       	ldi	r24, 0x01	; 1
   177dc:	24 c0       	rjmp	.+72     	; 0x17826 <udd_ep_clear_halt+0x84>
   177de:	89 81       	ldd	r24, Y+1	; 0x01
   177e0:	9a 81       	ldd	r25, Y+2	; 0x02
   177e2:	fc 01       	movw	r30, r24
   177e4:	81 81       	ldd	r24, Z+1	; 0x01
   177e6:	28 2f       	mov	r18, r24
   177e8:	2b 7f       	andi	r18, 0xFB	; 251
   177ea:	89 81       	ldd	r24, Y+1	; 0x01
   177ec:	9a 81       	ldd	r25, Y+2	; 0x02
   177ee:	fc 01       	movw	r30, r24
   177f0:	21 83       	std	Z+1, r18	; 0x01
   177f2:	8d 81       	ldd	r24, Y+5	; 0x05
   177f4:	7c d6       	rcall	.+3320   	; 0x184ee <udd_ep_get_job>
   177f6:	8b 83       	std	Y+3, r24	; 0x03
   177f8:	9c 83       	std	Y+4, r25	; 0x04
   177fa:	8b 81       	ldd	r24, Y+3	; 0x03
   177fc:	9c 81       	ldd	r25, Y+4	; 0x04
   177fe:	fc 01       	movw	r30, r24
   17800:	80 81       	ld	r24, Z
   17802:	81 70       	andi	r24, 0x01	; 1
   17804:	88 23       	and	r24, r24
   17806:	71 f0       	breq	.+28     	; 0x17824 <udd_ep_clear_halt+0x82>
   17808:	8b 81       	ldd	r24, Y+3	; 0x03
   1780a:	9c 81       	ldd	r25, Y+4	; 0x04
   1780c:	fc 01       	movw	r30, r24
   1780e:	20 81       	ld	r18, Z
   17810:	2e 7f       	andi	r18, 0xFE	; 254
   17812:	fc 01       	movw	r30, r24
   17814:	20 83       	st	Z, r18
   17816:	8b 81       	ldd	r24, Y+3	; 0x03
   17818:	9c 81       	ldd	r25, Y+4	; 0x04
   1781a:	fc 01       	movw	r30, r24
   1781c:	87 81       	ldd	r24, Z+7	; 0x07
   1781e:	90 85       	ldd	r25, Z+8	; 0x08
   17820:	fc 01       	movw	r30, r24
   17822:	19 95       	eicall
   17824:	81 e0       	ldi	r24, 0x01	; 1
   17826:	25 96       	adiw	r28, 0x05	; 5
   17828:	cd bf       	out	0x3d, r28	; 61
   1782a:	de bf       	out	0x3e, r29	; 62
   1782c:	df 91       	pop	r29
   1782e:	cf 91       	pop	r28
   17830:	0f 91       	pop	r16
   17832:	08 95       	ret

00017834 <udd_ep_run>:
   17834:	0f 93       	push	r16
   17836:	1f 93       	push	r17
   17838:	cf 93       	push	r28
   1783a:	df 93       	push	r29
   1783c:	cd b7       	in	r28, 0x3d	; 61
   1783e:	de b7       	in	r29, 0x3e	; 62
   17840:	2d 97       	sbiw	r28, 0x0d	; 13
   17842:	cd bf       	out	0x3d, r28	; 61
   17844:	de bf       	out	0x3e, r29	; 62
   17846:	8e 83       	std	Y+6, r24	; 0x06
   17848:	6f 83       	std	Y+7, r22	; 0x07
   1784a:	48 87       	std	Y+8, r20	; 0x08
   1784c:	59 87       	std	Y+9, r21	; 0x09
   1784e:	2a 87       	std	Y+10, r18	; 0x0a
   17850:	3b 87       	std	Y+11, r19	; 0x0b
   17852:	0c 87       	std	Y+12, r16	; 0x0c
   17854:	1d 87       	std	Y+13, r17	; 0x0d
   17856:	8e 81       	ldd	r24, Y+6	; 0x06
   17858:	4a d6       	rcall	.+3220   	; 0x184ee <udd_ep_get_job>
   1785a:	89 83       	std	Y+1, r24	; 0x01
   1785c:	9a 83       	std	Y+2, r25	; 0x02
   1785e:	8e 81       	ldd	r24, Y+6	; 0x06
   17860:	c0 d2       	rcall	.+1408   	; 0x17de2 <udd_ep_get_ctrl>
   17862:	8b 83       	std	Y+3, r24	; 0x03
   17864:	9c 83       	std	Y+4, r25	; 0x04
   17866:	8b 81       	ldd	r24, Y+3	; 0x03
   17868:	9c 81       	ldd	r25, Y+4	; 0x04
   1786a:	fc 01       	movw	r30, r24
   1786c:	81 81       	ldd	r24, Z+1	; 0x01
   1786e:	88 2f       	mov	r24, r24
   17870:	90 e0       	ldi	r25, 0x00	; 0
   17872:	80 7c       	andi	r24, 0xC0	; 192
   17874:	99 27       	eor	r25, r25
   17876:	89 2b       	or	r24, r25
   17878:	11 f4       	brne	.+4      	; 0x1787e <udd_ep_run+0x4a>
   1787a:	80 e0       	ldi	r24, 0x00	; 0
   1787c:	9b c0       	rjmp	.+310    	; 0x179b4 <udd_ep_run+0x180>
   1787e:	8b 81       	ldd	r24, Y+3	; 0x03
   17880:	9c 81       	ldd	r25, Y+4	; 0x04
   17882:	fc 01       	movw	r30, r24
   17884:	81 81       	ldd	r24, Z+1	; 0x01
   17886:	88 2f       	mov	r24, r24
   17888:	90 e0       	ldi	r25, 0x00	; 0
   1788a:	80 7c       	andi	r24, 0xC0	; 192
   1788c:	99 27       	eor	r25, r25
   1788e:	80 3c       	cpi	r24, 0xC0	; 192
   17890:	91 05       	cpc	r25, r1
   17892:	61 f0       	breq	.+24     	; 0x178ac <udd_ep_run+0x78>
   17894:	8b 81       	ldd	r24, Y+3	; 0x03
   17896:	9c 81       	ldd	r25, Y+4	; 0x04
   17898:	fc 01       	movw	r30, r24
   1789a:	81 81       	ldd	r24, Z+1	; 0x01
   1789c:	88 2f       	mov	r24, r24
   1789e:	90 e0       	ldi	r25, 0x00	; 0
   178a0:	84 70       	andi	r24, 0x04	; 4
   178a2:	99 27       	eor	r25, r25
   178a4:	89 2b       	or	r24, r25
   178a6:	11 f0       	breq	.+4      	; 0x178ac <udd_ep_run+0x78>
   178a8:	80 e0       	ldi	r24, 0x00	; 0
   178aa:	84 c0       	rjmp	.+264    	; 0x179b4 <udd_ep_run+0x180>
   178ac:	bc dc       	rcall	.-1672   	; 0x17226 <cpu_irq_save>
   178ae:	8d 83       	std	Y+5, r24	; 0x05
   178b0:	89 81       	ldd	r24, Y+1	; 0x01
   178b2:	9a 81       	ldd	r25, Y+2	; 0x02
   178b4:	fc 01       	movw	r30, r24
   178b6:	80 81       	ld	r24, Z
   178b8:	81 70       	andi	r24, 0x01	; 1
   178ba:	88 23       	and	r24, r24
   178bc:	21 f0       	breq	.+8      	; 0x178c6 <udd_ep_run+0x92>
   178be:	8d 81       	ldd	r24, Y+5	; 0x05
   178c0:	c2 dc       	rcall	.-1660   	; 0x17246 <cpu_irq_restore>
   178c2:	80 e0       	ldi	r24, 0x00	; 0
   178c4:	77 c0       	rjmp	.+238    	; 0x179b4 <udd_ep_run+0x180>
   178c6:	89 81       	ldd	r24, Y+1	; 0x01
   178c8:	9a 81       	ldd	r25, Y+2	; 0x02
   178ca:	fc 01       	movw	r30, r24
   178cc:	20 81       	ld	r18, Z
   178ce:	21 60       	ori	r18, 0x01	; 1
   178d0:	fc 01       	movw	r30, r24
   178d2:	20 83       	st	Z, r18
   178d4:	8d 81       	ldd	r24, Y+5	; 0x05
   178d6:	b7 dc       	rcall	.-1682   	; 0x17246 <cpu_irq_restore>
   178d8:	89 81       	ldd	r24, Y+1	; 0x01
   178da:	9a 81       	ldd	r25, Y+2	; 0x02
   178dc:	28 85       	ldd	r18, Y+8	; 0x08
   178de:	39 85       	ldd	r19, Y+9	; 0x09
   178e0:	fc 01       	movw	r30, r24
   178e2:	21 83       	std	Z+1, r18	; 0x01
   178e4:	32 83       	std	Z+2, r19	; 0x02
   178e6:	89 81       	ldd	r24, Y+1	; 0x01
   178e8:	9a 81       	ldd	r25, Y+2	; 0x02
   178ea:	2a 85       	ldd	r18, Y+10	; 0x0a
   178ec:	3b 85       	ldd	r19, Y+11	; 0x0b
   178ee:	fc 01       	movw	r30, r24
   178f0:	23 83       	std	Z+3, r18	; 0x03
   178f2:	34 83       	std	Z+4, r19	; 0x04
   178f4:	89 81       	ldd	r24, Y+1	; 0x01
   178f6:	9a 81       	ldd	r25, Y+2	; 0x02
   178f8:	fc 01       	movw	r30, r24
   178fa:	15 82       	std	Z+5, r1	; 0x05
   178fc:	16 82       	std	Z+6, r1	; 0x06
   178fe:	89 81       	ldd	r24, Y+1	; 0x01
   17900:	9a 81       	ldd	r25, Y+2	; 0x02
   17902:	2c 85       	ldd	r18, Y+12	; 0x0c
   17904:	3d 85       	ldd	r19, Y+13	; 0x0d
   17906:	fc 01       	movw	r30, r24
   17908:	27 83       	std	Z+7, r18	; 0x07
   1790a:	30 87       	std	Z+8, r19	; 0x08
   1790c:	8f 81       	ldd	r24, Y+7	; 0x07
   1790e:	88 23       	and	r24, r24
   17910:	21 f4       	brne	.+8      	; 0x1791a <udd_ep_run+0xe6>
   17912:	8a 85       	ldd	r24, Y+10	; 0x0a
   17914:	9b 85       	ldd	r25, Y+11	; 0x0b
   17916:	89 2b       	or	r24, r25
   17918:	19 f4       	brne	.+6      	; 0x17920 <udd_ep_run+0xec>
   1791a:	81 e0       	ldi	r24, 0x01	; 1
   1791c:	90 e0       	ldi	r25, 0x00	; 0
   1791e:	02 c0       	rjmp	.+4      	; 0x17924 <udd_ep_run+0xf0>
   17920:	80 e0       	ldi	r24, 0x00	; 0
   17922:	90 e0       	ldi	r25, 0x00	; 0
   17924:	28 2f       	mov	r18, r24
   17926:	21 70       	andi	r18, 0x01	; 1
   17928:	89 81       	ldd	r24, Y+1	; 0x01
   1792a:	9a 81       	ldd	r25, Y+2	; 0x02
   1792c:	21 70       	andi	r18, 0x01	; 1
   1792e:	22 0f       	add	r18, r18
   17930:	fc 01       	movw	r30, r24
   17932:	30 81       	ld	r19, Z
   17934:	3d 7f       	andi	r19, 0xFD	; 253
   17936:	23 2b       	or	r18, r19
   17938:	fc 01       	movw	r30, r24
   1793a:	20 83       	st	Z, r18
   1793c:	89 81       	ldd	r24, Y+1	; 0x01
   1793e:	9a 81       	ldd	r25, Y+2	; 0x02
   17940:	fc 01       	movw	r30, r24
   17942:	20 81       	ld	r18, Z
   17944:	2b 7f       	andi	r18, 0xFB	; 251
   17946:	fc 01       	movw	r30, r24
   17948:	20 83       	st	Z, r18
   1794a:	8e 81       	ldd	r24, Y+6	; 0x06
   1794c:	88 23       	and	r24, r24
   1794e:	34 f4       	brge	.+12     	; 0x1795c <udd_ep_run+0x128>
   17950:	8b 81       	ldd	r24, Y+3	; 0x03
   17952:	9c 81       	ldd	r25, Y+4	; 0x04
   17954:	fc 01       	movw	r30, r24
   17956:	16 82       	std	Z+6, r1	; 0x06
   17958:	17 82       	std	Z+7, r1	; 0x07
   1795a:	29 c0       	rjmp	.+82     	; 0x179ae <udd_ep_run+0x17a>
   1795c:	8b 81       	ldd	r24, Y+3	; 0x03
   1795e:	9c 81       	ldd	r25, Y+4	; 0x04
   17960:	fc 01       	movw	r30, r24
   17962:	81 81       	ldd	r24, Z+1	; 0x01
   17964:	88 2f       	mov	r24, r24
   17966:	90 e0       	ldi	r25, 0x00	; 0
   17968:	80 7c       	andi	r24, 0xC0	; 192
   1796a:	99 27       	eor	r25, r25
   1796c:	80 3c       	cpi	r24, 0xC0	; 192
   1796e:	91 05       	cpc	r25, r1
   17970:	a1 f4       	brne	.+40     	; 0x1799a <udd_ep_run+0x166>
   17972:	8b 81       	ldd	r24, Y+3	; 0x03
   17974:	9c 81       	ldd	r25, Y+4	; 0x04
   17976:	7b d5       	rcall	.+2806   	; 0x1846e <udd_ep_get_size>
   17978:	9c 01       	movw	r18, r24
   1797a:	8a 85       	ldd	r24, Y+10	; 0x0a
   1797c:	9b 85       	ldd	r25, Y+11	; 0x0b
   1797e:	b9 01       	movw	r22, r18
   17980:	0f 94 8a 2e 	call	0x25d14	; 0x25d14 <__udivmodhi4>
   17984:	89 2b       	or	r24, r25
   17986:	49 f0       	breq	.+18     	; 0x1799a <udd_ep_run+0x166>
   17988:	89 81       	ldd	r24, Y+1	; 0x01
   1798a:	9a 81       	ldd	r25, Y+2	; 0x02
   1798c:	fc 01       	movw	r30, r24
   1798e:	20 81       	ld	r18, Z
   17990:	2e 7f       	andi	r18, 0xFE	; 254
   17992:	fc 01       	movw	r30, r24
   17994:	20 83       	st	Z, r18
   17996:	80 e0       	ldi	r24, 0x00	; 0
   17998:	0d c0       	rjmp	.+26     	; 0x179b4 <udd_ep_run+0x180>
   1799a:	8b 81       	ldd	r24, Y+3	; 0x03
   1799c:	9c 81       	ldd	r25, Y+4	; 0x04
   1799e:	fc 01       	movw	r30, r24
   179a0:	12 82       	std	Z+2, r1	; 0x02
   179a2:	13 82       	std	Z+3, r1	; 0x03
   179a4:	8b 81       	ldd	r24, Y+3	; 0x03
   179a6:	9c 81       	ldd	r25, Y+4	; 0x04
   179a8:	fc 01       	movw	r30, r24
   179aa:	16 82       	std	Z+6, r1	; 0x06
   179ac:	17 82       	std	Z+7, r1	; 0x07
   179ae:	8e 81       	ldd	r24, Y+6	; 0x06
   179b0:	c6 d5       	rcall	.+2956   	; 0x1853e <udd_ep_trans_complet>
   179b2:	81 e0       	ldi	r24, 0x01	; 1
   179b4:	2d 96       	adiw	r28, 0x0d	; 13
   179b6:	cd bf       	out	0x3d, r28	; 61
   179b8:	de bf       	out	0x3e, r29	; 62
   179ba:	df 91       	pop	r29
   179bc:	cf 91       	pop	r28
   179be:	1f 91       	pop	r17
   179c0:	0f 91       	pop	r16
   179c2:	08 95       	ret

000179c4 <udd_ep_abort>:
   179c4:	0f 93       	push	r16
   179c6:	cf 93       	push	r28
   179c8:	df 93       	push	r29
   179ca:	cd b7       	in	r28, 0x3d	; 61
   179cc:	de b7       	in	r29, 0x3e	; 62
   179ce:	25 97       	sbiw	r28, 0x05	; 5
   179d0:	cd bf       	out	0x3d, r28	; 61
   179d2:	de bf       	out	0x3e, r29	; 62
   179d4:	8d 83       	std	Y+5, r24	; 0x05
   179d6:	8d 81       	ldd	r24, Y+5	; 0x05
   179d8:	04 d2       	rcall	.+1032   	; 0x17de2 <udd_ep_get_ctrl>
   179da:	89 83       	std	Y+1, r24	; 0x01
   179dc:	9a 83       	std	Y+2, r25	; 0x02
   179de:	8d 81       	ldd	r24, Y+5	; 0x05
   179e0:	86 d5       	rcall	.+2828   	; 0x184ee <udd_ep_get_job>
   179e2:	8b 83       	std	Y+3, r24	; 0x03
   179e4:	9c 83       	std	Y+4, r25	; 0x04
   179e6:	89 81       	ldd	r24, Y+1	; 0x01
   179e8:	9a 81       	ldd	r25, Y+2	; 0x02
   179ea:	fc 01       	movw	r30, r24
   179ec:	02 e0       	ldi	r16, 0x02	; 2
   179ee:	05 93       	las	Z, r16
   179f0:	8b 81       	ldd	r24, Y+3	; 0x03
   179f2:	9c 81       	ldd	r25, Y+4	; 0x04
   179f4:	fc 01       	movw	r30, r24
   179f6:	80 81       	ld	r24, Z
   179f8:	81 70       	andi	r24, 0x01	; 1
   179fa:	88 23       	and	r24, r24
   179fc:	39 f1       	breq	.+78     	; 0x17a4c <udd_ep_abort+0x88>
   179fe:	8b 81       	ldd	r24, Y+3	; 0x03
   17a00:	9c 81       	ldd	r25, Y+4	; 0x04
   17a02:	fc 01       	movw	r30, r24
   17a04:	20 81       	ld	r18, Z
   17a06:	2e 7f       	andi	r18, 0xFE	; 254
   17a08:	fc 01       	movw	r30, r24
   17a0a:	20 83       	st	Z, r18
   17a0c:	8b 81       	ldd	r24, Y+3	; 0x03
   17a0e:	9c 81       	ldd	r25, Y+4	; 0x04
   17a10:	fc 01       	movw	r30, r24
   17a12:	87 81       	ldd	r24, Z+7	; 0x07
   17a14:	90 85       	ldd	r25, Z+8	; 0x08
   17a16:	89 2b       	or	r24, r25
   17a18:	d1 f0       	breq	.+52     	; 0x17a4e <udd_ep_abort+0x8a>
   17a1a:	8b 81       	ldd	r24, Y+3	; 0x03
   17a1c:	9c 81       	ldd	r25, Y+4	; 0x04
   17a1e:	fc 01       	movw	r30, r24
   17a20:	27 81       	ldd	r18, Z+7	; 0x07
   17a22:	30 85       	ldd	r19, Z+8	; 0x08
   17a24:	8d 81       	ldd	r24, Y+5	; 0x05
   17a26:	88 23       	and	r24, r24
   17a28:	34 f4       	brge	.+12     	; 0x17a36 <udd_ep_abort+0x72>
   17a2a:	89 81       	ldd	r24, Y+1	; 0x01
   17a2c:	9a 81       	ldd	r25, Y+2	; 0x02
   17a2e:	fc 01       	movw	r30, r24
   17a30:	86 81       	ldd	r24, Z+6	; 0x06
   17a32:	97 81       	ldd	r25, Z+7	; 0x07
   17a34:	05 c0       	rjmp	.+10     	; 0x17a40 <udd_ep_abort+0x7c>
   17a36:	89 81       	ldd	r24, Y+1	; 0x01
   17a38:	9a 81       	ldd	r25, Y+2	; 0x02
   17a3a:	fc 01       	movw	r30, r24
   17a3c:	82 81       	ldd	r24, Z+2	; 0x02
   17a3e:	93 81       	ldd	r25, Z+3	; 0x03
   17a40:	4d 81       	ldd	r20, Y+5	; 0x05
   17a42:	bc 01       	movw	r22, r24
   17a44:	81 e0       	ldi	r24, 0x01	; 1
   17a46:	f9 01       	movw	r30, r18
   17a48:	19 95       	eicall
   17a4a:	01 c0       	rjmp	.+2      	; 0x17a4e <udd_ep_abort+0x8a>
   17a4c:	00 00       	nop
   17a4e:	25 96       	adiw	r28, 0x05	; 5
   17a50:	cd bf       	out	0x3d, r28	; 61
   17a52:	de bf       	out	0x3e, r29	; 62
   17a54:	df 91       	pop	r29
   17a56:	cf 91       	pop	r28
   17a58:	0f 91       	pop	r16
   17a5a:	08 95       	ret

00017a5c <__vector_125>:
   17a5c:	1f 92       	push	r1
   17a5e:	0f 92       	push	r0
   17a60:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   17a64:	0f 92       	push	r0
   17a66:	11 24       	eor	r1, r1
   17a68:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   17a6c:	0f 92       	push	r0
   17a6e:	2f 93       	push	r18
   17a70:	3f 93       	push	r19
   17a72:	4f 93       	push	r20
   17a74:	5f 93       	push	r21
   17a76:	6f 93       	push	r22
   17a78:	7f 93       	push	r23
   17a7a:	8f 93       	push	r24
   17a7c:	9f 93       	push	r25
   17a7e:	af 93       	push	r26
   17a80:	bf 93       	push	r27
   17a82:	ef 93       	push	r30
   17a84:	ff 93       	push	r31
   17a86:	cf 93       	push	r28
   17a88:	df 93       	push	r29
   17a8a:	1f 92       	push	r1
   17a8c:	cd b7       	in	r28, 0x3d	; 61
   17a8e:	de b7       	in	r29, 0x3e	; 62
   17a90:	8b ec       	ldi	r24, 0xCB	; 203
   17a92:	94 e0       	ldi	r25, 0x04	; 4
   17a94:	fc 01       	movw	r30, r24
   17a96:	80 81       	ld	r24, Z
   17a98:	88 23       	and	r24, r24
   17a9a:	44 f4       	brge	.+16     	; 0x17aac <__vector_125+0x50>
   17a9c:	8a ec       	ldi	r24, 0xCA	; 202
   17a9e:	94 e0       	ldi	r25, 0x04	; 4
   17aa0:	20 e8       	ldi	r18, 0x80	; 128
   17aa2:	fc 01       	movw	r30, r24
   17aa4:	20 83       	st	Z, r18
   17aa6:	0f 94 5f 1c 	call	0x238be	; 0x238be <udc_sof_notify>
   17aaa:	62 c0       	rjmp	.+196    	; 0x17b70 <__vector_125+0x114>
   17aac:	74 d4       	rcall	.+2280   	; 0x18396 <udd_ctrl_interrupt_error>
   17aae:	88 23       	and	r24, r24
   17ab0:	09 f0       	breq	.+2      	; 0x17ab4 <__vector_125+0x58>
   17ab2:	5d c0       	rjmp	.+186    	; 0x17b6e <__vector_125+0x112>
   17ab4:	8b ec       	ldi	r24, 0xCB	; 203
   17ab6:	94 e0       	ldi	r25, 0x04	; 4
   17ab8:	fc 01       	movw	r30, r24
   17aba:	80 81       	ld	r24, Z
   17abc:	88 2f       	mov	r24, r24
   17abe:	90 e0       	ldi	r25, 0x00	; 0
   17ac0:	80 71       	andi	r24, 0x10	; 16
   17ac2:	99 27       	eor	r25, r25
   17ac4:	89 2b       	or	r24, r25
   17ac6:	59 f1       	breq	.+86     	; 0x17b1e <__vector_125+0xc2>
   17ac8:	8a ec       	ldi	r24, 0xCA	; 202
   17aca:	94 e0       	ldi	r25, 0x04	; 4
   17acc:	20 e1       	ldi	r18, 0x10	; 16
   17ace:	fc 01       	movw	r30, r24
   17ad0:	20 83       	st	Z, r18
   17ad2:	81 e0       	ldi	r24, 0x01	; 1
   17ad4:	89 83       	std	Y+1, r24	; 0x01
   17ad6:	08 c0       	rjmp	.+16     	; 0x17ae8 <__vector_125+0x8c>
   17ad8:	89 81       	ldd	r24, Y+1	; 0x01
   17ada:	74 df       	rcall	.-280    	; 0x179c4 <udd_ep_abort>
   17adc:	89 81       	ldd	r24, Y+1	; 0x01
   17ade:	80 68       	ori	r24, 0x80	; 128
   17ae0:	71 df       	rcall	.-286    	; 0x179c4 <udd_ep_abort>
   17ae2:	89 81       	ldd	r24, Y+1	; 0x01
   17ae4:	8f 5f       	subi	r24, 0xFF	; 255
   17ae6:	89 83       	std	Y+1, r24	; 0x01
   17ae8:	89 81       	ldd	r24, Y+1	; 0x01
   17aea:	83 30       	cpi	r24, 0x03	; 3
   17aec:	a8 f3       	brcs	.-22     	; 0x17ad8 <__vector_125+0x7c>
   17aee:	0f 94 2e 1c 	call	0x2385c	; 0x2385c <udc_reset>
   17af2:	83 ec       	ldi	r24, 0xC3	; 195
   17af4:	94 e0       	ldi	r25, 0x04	; 4
   17af6:	fc 01       	movw	r30, r24
   17af8:	10 82       	st	Z, r1
   17afa:	40 e4       	ldi	r20, 0x40	; 64
   17afc:	50 e0       	ldi	r21, 0x00	; 0
   17afe:	60 e0       	ldi	r22, 0x00	; 0
   17b00:	80 e0       	ldi	r24, 0x00	; 0
   17b02:	f9 d0       	rcall	.+498    	; 0x17cf6 <udd_ep_init>
   17b04:	40 e4       	ldi	r20, 0x40	; 64
   17b06:	50 e0       	ldi	r21, 0x00	; 0
   17b08:	60 e0       	ldi	r22, 0x00	; 0
   17b0a:	80 e8       	ldi	r24, 0x80	; 128
   17b0c:	f4 d0       	rcall	.+488    	; 0x17cf6 <udd_ep_init>
   17b0e:	8d e2       	ldi	r24, 0x2D	; 45
   17b10:	95 e2       	ldi	r25, 0x25	; 37
   17b12:	80 93 f8 24 	sts	0x24F8, r24	; 0x8024f8 <udd_sram+0x10>
   17b16:	90 93 f9 24 	sts	0x24F9, r25	; 0x8024f9 <udd_sram+0x11>
   17b1a:	86 d1       	rcall	.+780    	; 0x17e28 <udd_ctrl_init>
   17b1c:	29 c0       	rjmp	.+82     	; 0x17b70 <__vector_125+0x114>
   17b1e:	8b ec       	ldi	r24, 0xCB	; 203
   17b20:	94 e0       	ldi	r25, 0x04	; 4
   17b22:	fc 01       	movw	r30, r24
   17b24:	80 81       	ld	r24, Z
   17b26:	88 2f       	mov	r24, r24
   17b28:	90 e0       	ldi	r25, 0x00	; 0
   17b2a:	80 74       	andi	r24, 0x40	; 64
   17b2c:	99 27       	eor	r25, r25
   17b2e:	89 2b       	or	r24, r25
   17b30:	51 f0       	breq	.+20     	; 0x17b46 <__vector_125+0xea>
   17b32:	8a ec       	ldi	r24, 0xCA	; 202
   17b34:	94 e0       	ldi	r25, 0x04	; 4
   17b36:	20 e4       	ldi	r18, 0x40	; 64
   17b38:	fc 01       	movw	r30, r24
   17b3a:	20 83       	st	Z, r18
   17b3c:	80 e0       	ldi	r24, 0x00	; 0
   17b3e:	20 dc       	rcall	.-1984   	; 0x17380 <udd_sleep_mode>
   17b40:	0e 94 30 44 	call	0x8860	; 0x8860 <usb_callback_suspend_action>
   17b44:	15 c0       	rjmp	.+42     	; 0x17b70 <__vector_125+0x114>
   17b46:	8b ec       	ldi	r24, 0xCB	; 203
   17b48:	94 e0       	ldi	r25, 0x04	; 4
   17b4a:	fc 01       	movw	r30, r24
   17b4c:	80 81       	ld	r24, Z
   17b4e:	88 2f       	mov	r24, r24
   17b50:	90 e0       	ldi	r25, 0x00	; 0
   17b52:	80 72       	andi	r24, 0x20	; 32
   17b54:	99 27       	eor	r25, r25
   17b56:	89 2b       	or	r24, r25
   17b58:	61 f0       	breq	.+24     	; 0x17b72 <__vector_125+0x116>
   17b5a:	8a ec       	ldi	r24, 0xCA	; 202
   17b5c:	94 e0       	ldi	r25, 0x04	; 4
   17b5e:	20 e2       	ldi	r18, 0x20	; 32
   17b60:	fc 01       	movw	r30, r24
   17b62:	20 83       	st	Z, r18
   17b64:	81 e0       	ldi	r24, 0x01	; 1
   17b66:	0c dc       	rcall	.-2024   	; 0x17380 <udd_sleep_mode>
   17b68:	0e 94 38 44 	call	0x8870	; 0x8870 <usb_callback_resume_action>
   17b6c:	01 c0       	rjmp	.+2      	; 0x17b70 <__vector_125+0x114>
   17b6e:	00 00       	nop
   17b70:	00 00       	nop
   17b72:	00 00       	nop
   17b74:	0f 90       	pop	r0
   17b76:	df 91       	pop	r29
   17b78:	cf 91       	pop	r28
   17b7a:	ff 91       	pop	r31
   17b7c:	ef 91       	pop	r30
   17b7e:	bf 91       	pop	r27
   17b80:	af 91       	pop	r26
   17b82:	9f 91       	pop	r25
   17b84:	8f 91       	pop	r24
   17b86:	7f 91       	pop	r23
   17b88:	6f 91       	pop	r22
   17b8a:	5f 91       	pop	r21
   17b8c:	4f 91       	pop	r20
   17b8e:	3f 91       	pop	r19
   17b90:	2f 91       	pop	r18
   17b92:	0f 90       	pop	r0
   17b94:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   17b98:	0f 90       	pop	r0
   17b9a:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   17b9e:	0f 90       	pop	r0
   17ba0:	1f 90       	pop	r1
   17ba2:	18 95       	reti

00017ba4 <__vector_126>:
   17ba4:	1f 92       	push	r1
   17ba6:	0f 92       	push	r0
   17ba8:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   17bac:	0f 92       	push	r0
   17bae:	11 24       	eor	r1, r1
   17bb0:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   17bb4:	0f 92       	push	r0
   17bb6:	0f 93       	push	r16
   17bb8:	2f 93       	push	r18
   17bba:	3f 93       	push	r19
   17bbc:	4f 93       	push	r20
   17bbe:	5f 93       	push	r21
   17bc0:	6f 93       	push	r22
   17bc2:	7f 93       	push	r23
   17bc4:	8f 93       	push	r24
   17bc6:	9f 93       	push	r25
   17bc8:	af 93       	push	r26
   17bca:	bf 93       	push	r27
   17bcc:	ef 93       	push	r30
   17bce:	ff 93       	push	r31
   17bd0:	cf 93       	push	r28
   17bd2:	df 93       	push	r29
   17bd4:	cd b7       	in	r28, 0x3d	; 61
   17bd6:	de b7       	in	r29, 0x3e	; 62
   17bd8:	2a 97       	sbiw	r28, 0x0a	; 10
   17bda:	cd bf       	out	0x3d, r28	; 61
   17bdc:	de bf       	out	0x3e, r29	; 62
   17bde:	8c ec       	ldi	r24, 0xCC	; 204
   17be0:	94 e0       	ldi	r25, 0x04	; 4
   17be2:	fc 01       	movw	r30, r24
   17be4:	80 81       	ld	r24, Z
   17be6:	88 2f       	mov	r24, r24
   17be8:	90 e0       	ldi	r25, 0x00	; 0
   17bea:	82 70       	andi	r24, 0x02	; 2
   17bec:	99 27       	eor	r25, r25
   17bee:	89 2b       	or	r24, r25
   17bf0:	21 f4       	brne	.+8      	; 0x17bfa <__vector_126+0x56>
   17bf2:	0d d4       	rcall	.+2074   	; 0x1840e <udd_ctrl_interrupt_tc_setup>
   17bf4:	88 23       	and	r24, r24
   17bf6:	09 f0       	breq	.+2      	; 0x17bfa <__vector_126+0x56>
   17bf8:	5f c0       	rjmp	.+190    	; 0x17cb8 <__vector_126+0x114>
   17bfa:	8c ec       	ldi	r24, 0xCC	; 204
   17bfc:	94 e0       	ldi	r25, 0x04	; 4
   17bfe:	22 e0       	ldi	r18, 0x02	; 2
   17c00:	fc 01       	movw	r30, r24
   17c02:	20 83       	st	Z, r18
   17c04:	85 ec       	ldi	r24, 0xC5	; 197
   17c06:	94 e0       	ldi	r25, 0x04	; 4
   17c08:	fc 01       	movw	r30, r24
   17c0a:	80 81       	ld	r24, Z
   17c0c:	89 83       	std	Y+1, r24	; 0x01
   17c0e:	99 81       	ldd	r25, Y+1	; 0x01
   17c10:	80 e0       	ldi	r24, 0x00	; 0
   17c12:	89 1b       	sub	r24, r25
   17c14:	88 0f       	add	r24, r24
   17c16:	8a 83       	std	Y+2, r24	; 0x02
   17c18:	24 ef       	ldi	r18, 0xF4	; 244
   17c1a:	34 e2       	ldi	r19, 0x24	; 36
   17c1c:	8a 81       	ldd	r24, Y+2	; 0x02
   17c1e:	88 2f       	mov	r24, r24
   17c20:	90 e0       	ldi	r25, 0x00	; 0
   17c22:	a9 01       	movw	r20, r18
   17c24:	48 1b       	sub	r20, r24
   17c26:	59 0b       	sbc	r21, r25
   17c28:	ca 01       	movw	r24, r20
   17c2a:	8b 83       	std	Y+3, r24	; 0x03
   17c2c:	9c 83       	std	Y+4, r25	; 0x04
   17c2e:	8b 81       	ldd	r24, Y+3	; 0x03
   17c30:	9c 81       	ldd	r25, Y+4	; 0x04
   17c32:	8d 83       	std	Y+5, r24	; 0x05
   17c34:	9e 83       	std	Y+6, r25	; 0x06
   17c36:	8d 81       	ldd	r24, Y+5	; 0x05
   17c38:	9e 81       	ldd	r25, Y+6	; 0x06
   17c3a:	fc 01       	movw	r30, r24
   17c3c:	20 81       	ld	r18, Z
   17c3e:	31 81       	ldd	r19, Z+1	; 0x01
   17c40:	84 ef       	ldi	r24, 0xF4	; 244
   17c42:	94 e2       	ldi	r25, 0x24	; 36
   17c44:	a9 01       	movw	r20, r18
   17c46:	48 1b       	sub	r20, r24
   17c48:	59 0b       	sbc	r21, r25
   17c4a:	ca 01       	movw	r24, r20
   17c4c:	96 95       	lsr	r25
   17c4e:	87 95       	ror	r24
   17c50:	96 95       	lsr	r25
   17c52:	87 95       	ror	r24
   17c54:	96 95       	lsr	r25
   17c56:	87 95       	ror	r24
   17c58:	8f 83       	std	Y+7, r24	; 0x07
   17c5a:	8f 81       	ldd	r24, Y+7	; 0x07
   17c5c:	28 2f       	mov	r18, r24
   17c5e:	26 95       	lsr	r18
   17c60:	8f 81       	ldd	r24, Y+7	; 0x07
   17c62:	88 2f       	mov	r24, r24
   17c64:	90 e0       	ldi	r25, 0x00	; 0
   17c66:	81 70       	andi	r24, 0x01	; 1
   17c68:	99 27       	eor	r25, r25
   17c6a:	89 2b       	or	r24, r25
   17c6c:	11 f0       	breq	.+4      	; 0x17c72 <__vector_126+0xce>
   17c6e:	80 e8       	ldi	r24, 0x80	; 128
   17c70:	01 c0       	rjmp	.+2      	; 0x17c74 <__vector_126+0xd0>
   17c72:	80 e0       	ldi	r24, 0x00	; 0
   17c74:	82 0f       	add	r24, r18
   17c76:	88 87       	std	Y+8, r24	; 0x08
   17c78:	88 85       	ldd	r24, Y+8	; 0x08
   17c7a:	b3 d0       	rcall	.+358    	; 0x17de2 <udd_ep_get_ctrl>
   17c7c:	89 87       	std	Y+9, r24	; 0x09
   17c7e:	9a 87       	std	Y+10, r25	; 0x0a
   17c80:	89 85       	ldd	r24, Y+9	; 0x09
   17c82:	9a 85       	ldd	r25, Y+10	; 0x0a
   17c84:	fc 01       	movw	r30, r24
   17c86:	80 81       	ld	r24, Z
   17c88:	88 2f       	mov	r24, r24
   17c8a:	90 e0       	ldi	r25, 0x00	; 0
   17c8c:	80 72       	andi	r24, 0x20	; 32
   17c8e:	99 27       	eor	r25, r25
   17c90:	89 2b       	or	r24, r25
   17c92:	a9 f0       	breq	.+42     	; 0x17cbe <__vector_126+0x11a>
   17c94:	89 85       	ldd	r24, Y+9	; 0x09
   17c96:	9a 85       	ldd	r25, Y+10	; 0x0a
   17c98:	fc 01       	movw	r30, r24
   17c9a:	00 e2       	ldi	r16, 0x20	; 32
   17c9c:	06 93       	lac	Z, r16
   17c9e:	88 85       	ldd	r24, Y+8	; 0x08
   17ca0:	88 23       	and	r24, r24
   17ca2:	11 f4       	brne	.+4      	; 0x17ca8 <__vector_126+0x104>
   17ca4:	0a d2       	rcall	.+1044   	; 0x180ba <udd_ctrl_out_received>
   17ca6:	09 c0       	rjmp	.+18     	; 0x17cba <__vector_126+0x116>
   17ca8:	88 85       	ldd	r24, Y+8	; 0x08
   17caa:	80 38       	cpi	r24, 0x80	; 128
   17cac:	11 f4       	brne	.+4      	; 0x17cb2 <__vector_126+0x10e>
   17cae:	70 d1       	rcall	.+736    	; 0x17f90 <udd_ctrl_in_sent>
   17cb0:	04 c0       	rjmp	.+8      	; 0x17cba <__vector_126+0x116>
   17cb2:	88 85       	ldd	r24, Y+8	; 0x08
   17cb4:	44 d4       	rcall	.+2184   	; 0x1853e <udd_ep_trans_complet>
   17cb6:	01 c0       	rjmp	.+2      	; 0x17cba <__vector_126+0x116>
   17cb8:	00 00       	nop
   17cba:	00 00       	nop
   17cbc:	01 c0       	rjmp	.+2      	; 0x17cc0 <__vector_126+0x11c>
   17cbe:	00 00       	nop
   17cc0:	2a 96       	adiw	r28, 0x0a	; 10
   17cc2:	cd bf       	out	0x3d, r28	; 61
   17cc4:	de bf       	out	0x3e, r29	; 62
   17cc6:	df 91       	pop	r29
   17cc8:	cf 91       	pop	r28
   17cca:	ff 91       	pop	r31
   17ccc:	ef 91       	pop	r30
   17cce:	bf 91       	pop	r27
   17cd0:	af 91       	pop	r26
   17cd2:	9f 91       	pop	r25
   17cd4:	8f 91       	pop	r24
   17cd6:	7f 91       	pop	r23
   17cd8:	6f 91       	pop	r22
   17cda:	5f 91       	pop	r21
   17cdc:	4f 91       	pop	r20
   17cde:	3f 91       	pop	r19
   17ce0:	2f 91       	pop	r18
   17ce2:	0f 91       	pop	r16
   17ce4:	0f 90       	pop	r0
   17ce6:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   17cea:	0f 90       	pop	r0
   17cec:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   17cf0:	0f 90       	pop	r0
   17cf2:	1f 90       	pop	r1
   17cf4:	18 95       	reti

00017cf6 <udd_ep_init>:
   17cf6:	cf 93       	push	r28
   17cf8:	df 93       	push	r29
   17cfa:	cd b7       	in	r28, 0x3d	; 61
   17cfc:	de b7       	in	r29, 0x3e	; 62
   17cfe:	28 97       	sbiw	r28, 0x08	; 8
   17d00:	cd bf       	out	0x3d, r28	; 61
   17d02:	de bf       	out	0x3e, r29	; 62
   17d04:	8d 83       	std	Y+5, r24	; 0x05
   17d06:	6e 83       	std	Y+6, r22	; 0x06
   17d08:	4f 83       	std	Y+7, r20	; 0x07
   17d0a:	58 87       	std	Y+8, r21	; 0x08
   17d0c:	8e 81       	ldd	r24, Y+6	; 0x06
   17d0e:	88 2f       	mov	r24, r24
   17d10:	90 e0       	ldi	r25, 0x00	; 0
   17d12:	83 70       	andi	r24, 0x03	; 3
   17d14:	99 27       	eor	r25, r25
   17d16:	81 30       	cpi	r24, 0x01	; 1
   17d18:	91 05       	cpc	r25, r1
   17d1a:	69 f0       	breq	.+26     	; 0x17d36 <udd_ep_init+0x40>
   17d1c:	82 30       	cpi	r24, 0x02	; 2
   17d1e:	91 05       	cpc	r25, r1
   17d20:	1c f4       	brge	.+6      	; 0x17d28 <udd_ep_init+0x32>
   17d22:	89 2b       	or	r24, r25
   17d24:	29 f0       	breq	.+10     	; 0x17d30 <udd_ep_init+0x3a>
   17d26:	56 c0       	rjmp	.+172    	; 0x17dd4 <udd_ep_init+0xde>
   17d28:	04 97       	sbiw	r24, 0x04	; 4
   17d2a:	0c f0       	brlt	.+2      	; 0x17d2e <udd_ep_init+0x38>
   17d2c:	53 c0       	rjmp	.+166    	; 0x17dd4 <udd_ep_init+0xde>
   17d2e:	06 c0       	rjmp	.+12     	; 0x17d3c <udd_ep_init+0x46>
   17d30:	80 e4       	ldi	r24, 0x40	; 64
   17d32:	89 83       	std	Y+1, r24	; 0x01
   17d34:	06 c0       	rjmp	.+12     	; 0x17d42 <udd_ep_init+0x4c>
   17d36:	80 ec       	ldi	r24, 0xC0	; 192
   17d38:	89 83       	std	Y+1, r24	; 0x01
   17d3a:	03 c0       	rjmp	.+6      	; 0x17d42 <udd_ep_init+0x4c>
   17d3c:	80 e8       	ldi	r24, 0x80	; 128
   17d3e:	89 83       	std	Y+1, r24	; 0x01
   17d40:	00 00       	nop
   17d42:	8f 81       	ldd	r24, Y+7	; 0x07
   17d44:	98 85       	ldd	r25, Y+8	; 0x08
   17d46:	80 38       	cpi	r24, 0x80	; 128
   17d48:	91 05       	cpc	r25, r1
   17d4a:	11 f1       	breq	.+68     	; 0x17d90 <udd_ep_init+0x9a>
   17d4c:	81 38       	cpi	r24, 0x81	; 129
   17d4e:	91 05       	cpc	r25, r1
   17d50:	48 f4       	brcc	.+18     	; 0x17d64 <udd_ep_init+0x6e>
   17d52:	80 32       	cpi	r24, 0x20	; 32
   17d54:	91 05       	cpc	r25, r1
   17d56:	b1 f0       	breq	.+44     	; 0x17d84 <udd_ep_init+0x8e>
   17d58:	80 34       	cpi	r24, 0x40	; 64
   17d5a:	91 05       	cpc	r25, r1
   17d5c:	b1 f0       	breq	.+44     	; 0x17d8a <udd_ep_init+0x94>
   17d5e:	40 97       	sbiw	r24, 0x10	; 16
   17d60:	71 f0       	breq	.+28     	; 0x17d7e <udd_ep_init+0x88>
   17d62:	0b c0       	rjmp	.+22     	; 0x17d7a <udd_ep_init+0x84>
   17d64:	81 15       	cp	r24, r1
   17d66:	22 e0       	ldi	r18, 0x02	; 2
   17d68:	92 07       	cpc	r25, r18
   17d6a:	c1 f0       	breq	.+48     	; 0x17d9c <udd_ep_init+0xa6>
   17d6c:	8f 3f       	cpi	r24, 0xFF	; 255
   17d6e:	e3 e0       	ldi	r30, 0x03	; 3
   17d70:	9e 07       	cpc	r25, r30
   17d72:	b9 f0       	breq	.+46     	; 0x17da2 <udd_ep_init+0xac>
   17d74:	81 15       	cp	r24, r1
   17d76:	91 40       	sbci	r25, 0x01	; 1
   17d78:	71 f0       	breq	.+28     	; 0x17d96 <udd_ep_init+0xa0>
   17d7a:	1a 82       	std	Y+2, r1	; 0x02
   17d7c:	15 c0       	rjmp	.+42     	; 0x17da8 <udd_ep_init+0xb2>
   17d7e:	81 e0       	ldi	r24, 0x01	; 1
   17d80:	8a 83       	std	Y+2, r24	; 0x02
   17d82:	12 c0       	rjmp	.+36     	; 0x17da8 <udd_ep_init+0xb2>
   17d84:	82 e0       	ldi	r24, 0x02	; 2
   17d86:	8a 83       	std	Y+2, r24	; 0x02
   17d88:	0f c0       	rjmp	.+30     	; 0x17da8 <udd_ep_init+0xb2>
   17d8a:	83 e0       	ldi	r24, 0x03	; 3
   17d8c:	8a 83       	std	Y+2, r24	; 0x02
   17d8e:	0c c0       	rjmp	.+24     	; 0x17da8 <udd_ep_init+0xb2>
   17d90:	84 e0       	ldi	r24, 0x04	; 4
   17d92:	8a 83       	std	Y+2, r24	; 0x02
   17d94:	09 c0       	rjmp	.+18     	; 0x17da8 <udd_ep_init+0xb2>
   17d96:	85 e0       	ldi	r24, 0x05	; 5
   17d98:	8a 83       	std	Y+2, r24	; 0x02
   17d9a:	06 c0       	rjmp	.+12     	; 0x17da8 <udd_ep_init+0xb2>
   17d9c:	86 e0       	ldi	r24, 0x06	; 6
   17d9e:	8a 83       	std	Y+2, r24	; 0x02
   17da0:	03 c0       	rjmp	.+6      	; 0x17da8 <udd_ep_init+0xb2>
   17da2:	87 e0       	ldi	r24, 0x07	; 7
   17da4:	8a 83       	std	Y+2, r24	; 0x02
   17da6:	00 00       	nop
   17da8:	8d 81       	ldd	r24, Y+5	; 0x05
   17daa:	1b d0       	rcall	.+54     	; 0x17de2 <udd_ep_get_ctrl>
   17dac:	8b 83       	std	Y+3, r24	; 0x03
   17dae:	9c 83       	std	Y+4, r25	; 0x04
   17db0:	8b 81       	ldd	r24, Y+3	; 0x03
   17db2:	9c 81       	ldd	r25, Y+4	; 0x04
   17db4:	fc 01       	movw	r30, r24
   17db6:	11 82       	std	Z+1, r1	; 0x01
   17db8:	8b 81       	ldd	r24, Y+3	; 0x03
   17dba:	9c 81       	ldd	r25, Y+4	; 0x04
   17dbc:	26 e0       	ldi	r18, 0x06	; 6
   17dbe:	fc 01       	movw	r30, r24
   17dc0:	20 83       	st	Z, r18
   17dc2:	99 81       	ldd	r25, Y+1	; 0x01
   17dc4:	8a 81       	ldd	r24, Y+2	; 0x02
   17dc6:	29 2f       	mov	r18, r25
   17dc8:	28 2b       	or	r18, r24
   17dca:	8b 81       	ldd	r24, Y+3	; 0x03
   17dcc:	9c 81       	ldd	r25, Y+4	; 0x04
   17dce:	fc 01       	movw	r30, r24
   17dd0:	21 83       	std	Z+1, r18	; 0x01
   17dd2:	01 c0       	rjmp	.+2      	; 0x17dd6 <udd_ep_init+0xe0>
   17dd4:	00 00       	nop
   17dd6:	28 96       	adiw	r28, 0x08	; 8
   17dd8:	cd bf       	out	0x3d, r28	; 61
   17dda:	de bf       	out	0x3e, r29	; 62
   17ddc:	df 91       	pop	r29
   17dde:	cf 91       	pop	r28
   17de0:	08 95       	ret

00017de2 <udd_ep_get_ctrl>:
   17de2:	cf 93       	push	r28
   17de4:	df 93       	push	r29
   17de6:	1f 92       	push	r1
   17de8:	cd b7       	in	r28, 0x3d	; 61
   17dea:	de b7       	in	r29, 0x3e	; 62
   17dec:	89 83       	std	Y+1, r24	; 0x01
   17dee:	89 81       	ldd	r24, Y+1	; 0x01
   17df0:	88 2f       	mov	r24, r24
   17df2:	90 e0       	ldi	r25, 0x00	; 0
   17df4:	8f 70       	andi	r24, 0x0F	; 15
   17df6:	99 27       	eor	r25, r25
   17df8:	9c 01       	movw	r18, r24
   17dfa:	22 0f       	add	r18, r18
   17dfc:	33 1f       	adc	r19, r19
   17dfe:	89 81       	ldd	r24, Y+1	; 0x01
   17e00:	88 1f       	adc	r24, r24
   17e02:	88 27       	eor	r24, r24
   17e04:	88 1f       	adc	r24, r24
   17e06:	88 2f       	mov	r24, r24
   17e08:	90 e0       	ldi	r25, 0x00	; 0
   17e0a:	82 0f       	add	r24, r18
   17e0c:	93 1f       	adc	r25, r19
   17e0e:	88 0f       	add	r24, r24
   17e10:	99 1f       	adc	r25, r25
   17e12:	88 0f       	add	r24, r24
   17e14:	99 1f       	adc	r25, r25
   17e16:	88 0f       	add	r24, r24
   17e18:	99 1f       	adc	r25, r25
   17e1a:	0c 96       	adiw	r24, 0x0c	; 12
   17e1c:	88 51       	subi	r24, 0x18	; 24
   17e1e:	9b 4d       	sbci	r25, 0xDB	; 219
   17e20:	0f 90       	pop	r0
   17e22:	df 91       	pop	r29
   17e24:	cf 91       	pop	r28
   17e26:	08 95       	ret

00017e28 <udd_ctrl_init>:
   17e28:	0f 93       	push	r16
   17e2a:	cf 93       	push	r28
   17e2c:	df 93       	push	r29
   17e2e:	cd b7       	in	r28, 0x3d	; 61
   17e30:	de b7       	in	r29, 0x3e	; 62
   17e32:	88 ec       	ldi	r24, 0xC8	; 200
   17e34:	94 e0       	ldi	r25, 0x04	; 4
   17e36:	28 ec       	ldi	r18, 0xC8	; 200
   17e38:	34 e0       	ldi	r19, 0x04	; 4
   17e3a:	f9 01       	movw	r30, r18
   17e3c:	20 81       	ld	r18, Z
   17e3e:	2f 7d       	andi	r18, 0xDF	; 223
   17e40:	fc 01       	movw	r30, r24
   17e42:	20 83       	st	Z, r18
   17e44:	88 ec       	ldi	r24, 0xC8	; 200
   17e46:	94 e0       	ldi	r25, 0x04	; 4
   17e48:	28 ec       	ldi	r18, 0xC8	; 200
   17e4a:	34 e0       	ldi	r19, 0x04	; 4
   17e4c:	f9 01       	movw	r30, r18
   17e4e:	20 81       	ld	r18, Z
   17e50:	2f 7d       	andi	r18, 0xDF	; 223
   17e52:	fc 01       	movw	r30, r24
   17e54:	20 83       	st	Z, r18
   17e56:	8c ef       	ldi	r24, 0xFC	; 252
   17e58:	94 e2       	ldi	r25, 0x24	; 36
   17e5a:	fc 01       	movw	r30, r24
   17e5c:	02 e0       	ldi	r16, 0x02	; 2
   17e5e:	05 93       	las	Z, r16
   17e60:	10 92 fe 24 	sts	0x24FE, r1	; 0x8024fe <udd_sram+0x16>
   17e64:	10 92 ff 24 	sts	0x24FF, r1	; 0x8024ff <udd_sram+0x17>
   17e68:	8c ef       	ldi	r24, 0xFC	; 252
   17e6a:	94 e2       	ldi	r25, 0x24	; 36
   17e6c:	fc 01       	movw	r30, r24
   17e6e:	00 e2       	ldi	r16, 0x20	; 32
   17e70:	06 93       	lac	Z, r16
   17e72:	8c ef       	ldi	r24, 0xFC	; 252
   17e74:	94 e2       	ldi	r25, 0x24	; 36
   17e76:	fc 01       	movw	r30, r24
   17e78:	00 e4       	ldi	r16, 0x40	; 64
   17e7a:	06 93       	lac	Z, r16
   17e7c:	84 ef       	ldi	r24, 0xF4	; 244
   17e7e:	94 e2       	ldi	r25, 0x24	; 36
   17e80:	fc 01       	movw	r30, r24
   17e82:	00 e4       	ldi	r16, 0x40	; 64
   17e84:	06 93       	lac	Z, r16
   17e86:	10 92 11 33 	sts	0x3311, r1	; 0x803311 <udd_g_ctrlreq+0xc>
   17e8a:	10 92 12 33 	sts	0x3312, r1	; 0x803312 <udd_g_ctrlreq+0xd>
   17e8e:	10 92 13 33 	sts	0x3313, r1	; 0x803313 <udd_g_ctrlreq+0xe>
   17e92:	10 92 14 33 	sts	0x3314, r1	; 0x803314 <udd_g_ctrlreq+0xf>
   17e96:	10 92 0f 33 	sts	0x330F, r1	; 0x80330f <udd_g_ctrlreq+0xa>
   17e9a:	10 92 10 33 	sts	0x3310, r1	; 0x803310 <udd_g_ctrlreq+0xb>
   17e9e:	10 92 28 25 	sts	0x2528, r1	; 0x802528 <udd_ep_control_state>
   17ea2:	00 00       	nop
   17ea4:	df 91       	pop	r29
   17ea6:	cf 91       	pop	r28
   17ea8:	0f 91       	pop	r16
   17eaa:	08 95       	ret

00017eac <udd_ctrl_setup_received>:
   17eac:	0f 93       	push	r16
   17eae:	cf 93       	push	r28
   17eb0:	df 93       	push	r29
   17eb2:	cd b7       	in	r28, 0x3d	; 61
   17eb4:	de b7       	in	r29, 0x3e	; 62
   17eb6:	80 91 28 25 	lds	r24, 0x2528	; 0x802528 <udd_ep_control_state>
   17eba:	88 23       	and	r24, r24
   17ebc:	51 f0       	breq	.+20     	; 0x17ed2 <udd_ctrl_setup_received+0x26>
   17ebe:	80 91 28 25 	lds	r24, 0x2528	; 0x802528 <udd_ep_control_state>
   17ec2:	83 30       	cpi	r24, 0x03	; 3
   17ec4:	21 f0       	breq	.+8      	; 0x17ece <udd_ctrl_setup_received+0x22>
   17ec6:	80 91 28 25 	lds	r24, 0x2528	; 0x802528 <udd_ep_control_state>
   17eca:	84 30       	cpi	r24, 0x04	; 4
   17ecc:	09 f4       	brne	.+2      	; 0x17ed0 <udd_ctrl_setup_received+0x24>
   17ece:	4f d2       	rcall	.+1182   	; 0x1836e <udd_ctrl_endofrequest>
   17ed0:	ab df       	rcall	.-170    	; 0x17e28 <udd_ctrl_init>
   17ed2:	80 91 f6 24 	lds	r24, 0x24F6	; 0x8024f6 <udd_sram+0xe>
   17ed6:	90 91 f7 24 	lds	r25, 0x24F7	; 0x8024f7 <udd_sram+0xf>
   17eda:	08 97       	sbiw	r24, 0x08	; 8
   17edc:	09 f0       	breq	.+2      	; 0x17ee0 <udd_ctrl_setup_received+0x34>
   17ede:	53 c0       	rjmp	.+166    	; 0x17f86 <udd_ctrl_setup_received+0xda>
   17ee0:	88 e0       	ldi	r24, 0x08	; 8
   17ee2:	ed e2       	ldi	r30, 0x2D	; 45
   17ee4:	f5 e2       	ldi	r31, 0x25	; 37
   17ee6:	a5 e0       	ldi	r26, 0x05	; 5
   17ee8:	b3 e3       	ldi	r27, 0x33	; 51
   17eea:	01 90       	ld	r0, Z+
   17eec:	0d 92       	st	X+, r0
   17eee:	8a 95       	dec	r24
   17ef0:	e1 f7       	brne	.-8      	; 0x17eea <udd_ctrl_setup_received+0x3e>
   17ef2:	88 ec       	ldi	r24, 0xC8	; 200
   17ef4:	94 e0       	ldi	r25, 0x04	; 4
   17ef6:	28 ec       	ldi	r18, 0xC8	; 200
   17ef8:	34 e0       	ldi	r19, 0x04	; 4
   17efa:	f9 01       	movw	r30, r18
   17efc:	20 81       	ld	r18, Z
   17efe:	20 62       	ori	r18, 0x20	; 32
   17f00:	fc 01       	movw	r30, r24
   17f02:	20 83       	st	Z, r18
   17f04:	88 ec       	ldi	r24, 0xC8	; 200
   17f06:	94 e0       	ldi	r25, 0x04	; 4
   17f08:	28 ec       	ldi	r18, 0xC8	; 200
   17f0a:	34 e0       	ldi	r19, 0x04	; 4
   17f0c:	f9 01       	movw	r30, r18
   17f0e:	20 81       	ld	r18, Z
   17f10:	20 62       	ori	r18, 0x20	; 32
   17f12:	fc 01       	movw	r30, r24
   17f14:	20 83       	st	Z, r18
   17f16:	0f 94 f6 20 	call	0x241ec	; 0x241ec <udc_process_setup>
   17f1a:	98 2f       	mov	r25, r24
   17f1c:	81 e0       	ldi	r24, 0x01	; 1
   17f1e:	89 27       	eor	r24, r25
   17f20:	88 23       	and	r24, r24
   17f22:	11 f0       	breq	.+4      	; 0x17f28 <udd_ctrl_setup_received+0x7c>
   17f24:	e5 d1       	rcall	.+970    	; 0x182f0 <udd_ctrl_stall_data>
   17f26:	30 c0       	rjmp	.+96     	; 0x17f88 <udd_ctrl_setup_received+0xdc>
   17f28:	80 91 05 33 	lds	r24, 0x3305	; 0x803305 <udd_g_ctrlreq>
   17f2c:	88 23       	and	r24, r24
   17f2e:	6c f4       	brge	.+26     	; 0x17f4a <udd_ctrl_setup_received+0x9e>
   17f30:	10 92 29 25 	sts	0x2529, r1	; 0x802529 <udd_ctrl_prev_payload_nb_trans>
   17f34:	10 92 2a 25 	sts	0x252A, r1	; 0x80252a <udd_ctrl_prev_payload_nb_trans+0x1>
   17f38:	10 92 2b 25 	sts	0x252B, r1	; 0x80252b <udd_ctrl_payload_nb_trans>
   17f3c:	10 92 2c 25 	sts	0x252C, r1	; 0x80252c <udd_ctrl_payload_nb_trans+0x1>
   17f40:	82 e0       	ldi	r24, 0x02	; 2
   17f42:	80 93 28 25 	sts	0x2528, r24	; 0x802528 <udd_ep_control_state>
   17f46:	24 d0       	rcall	.+72     	; 0x17f90 <udd_ctrl_in_sent>
   17f48:	1f c0       	rjmp	.+62     	; 0x17f88 <udd_ctrl_setup_received+0xdc>
   17f4a:	80 91 0b 33 	lds	r24, 0x330B	; 0x80330b <udd_g_ctrlreq+0x6>
   17f4e:	90 91 0c 33 	lds	r25, 0x330C	; 0x80330c <udd_g_ctrlreq+0x7>
   17f52:	89 2b       	or	r24, r25
   17f54:	11 f4       	brne	.+4      	; 0x17f5a <udd_ctrl_setup_received+0xae>
   17f56:	e3 d1       	rcall	.+966    	; 0x1831e <udd_ctrl_send_zlp_in>
   17f58:	17 c0       	rjmp	.+46     	; 0x17f88 <udd_ctrl_setup_received+0xdc>
   17f5a:	10 92 29 25 	sts	0x2529, r1	; 0x802529 <udd_ctrl_prev_payload_nb_trans>
   17f5e:	10 92 2a 25 	sts	0x252A, r1	; 0x80252a <udd_ctrl_prev_payload_nb_trans+0x1>
   17f62:	10 92 2b 25 	sts	0x252B, r1	; 0x80252b <udd_ctrl_payload_nb_trans>
   17f66:	10 92 2c 25 	sts	0x252C, r1	; 0x80252c <udd_ctrl_payload_nb_trans+0x1>
   17f6a:	81 e0       	ldi	r24, 0x01	; 1
   17f6c:	80 93 28 25 	sts	0x2528, r24	; 0x802528 <udd_ep_control_state>
   17f70:	84 ef       	ldi	r24, 0xF4	; 244
   17f72:	94 e2       	ldi	r25, 0x24	; 36
   17f74:	fc 01       	movw	r30, r24
   17f76:	02 e0       	ldi	r16, 0x02	; 2
   17f78:	06 93       	lac	Z, r16
   17f7a:	84 ef       	ldi	r24, 0xF4	; 244
   17f7c:	94 e2       	ldi	r25, 0x24	; 36
   17f7e:	fc 01       	movw	r30, r24
   17f80:	00 e2       	ldi	r16, 0x20	; 32
   17f82:	06 93       	lac	Z, r16
   17f84:	01 c0       	rjmp	.+2      	; 0x17f88 <udd_ctrl_setup_received+0xdc>
   17f86:	00 00       	nop
   17f88:	df 91       	pop	r29
   17f8a:	cf 91       	pop	r28
   17f8c:	0f 91       	pop	r16
   17f8e:	08 95       	ret

00017f90 <udd_ctrl_in_sent>:
   17f90:	0f 93       	push	r16
   17f92:	cf 93       	push	r28
   17f94:	df 93       	push	r29
   17f96:	1f 92       	push	r1
   17f98:	1f 92       	push	r1
   17f9a:	cd b7       	in	r28, 0x3d	; 61
   17f9c:	de b7       	in	r29, 0x3e	; 62
   17f9e:	80 91 28 25 	lds	r24, 0x2528	; 0x802528 <udd_ep_control_state>
   17fa2:	83 30       	cpi	r24, 0x03	; 3
   17fa4:	19 f4       	brne	.+6      	; 0x17fac <udd_ctrl_in_sent+0x1c>
   17fa6:	e3 d1       	rcall	.+966    	; 0x1836e <udd_ctrl_endofrequest>
   17fa8:	3f df       	rcall	.-386    	; 0x17e28 <udd_ctrl_init>
   17faa:	81 c0       	rjmp	.+258    	; 0x180ae <udd_ctrl_in_sent+0x11e>
   17fac:	20 91 0f 33 	lds	r18, 0x330F	; 0x80330f <udd_g_ctrlreq+0xa>
   17fb0:	30 91 10 33 	lds	r19, 0x3310	; 0x803310 <udd_g_ctrlreq+0xb>
   17fb4:	80 91 2b 25 	lds	r24, 0x252B	; 0x80252b <udd_ctrl_payload_nb_trans>
   17fb8:	90 91 2c 25 	lds	r25, 0x252C	; 0x80252c <udd_ctrl_payload_nb_trans+0x1>
   17fbc:	a9 01       	movw	r20, r18
   17fbe:	48 1b       	sub	r20, r24
   17fc0:	59 0b       	sbc	r21, r25
   17fc2:	ca 01       	movw	r24, r20
   17fc4:	89 83       	std	Y+1, r24	; 0x01
   17fc6:	9a 83       	std	Y+2, r25	; 0x02
   17fc8:	89 81       	ldd	r24, Y+1	; 0x01
   17fca:	9a 81       	ldd	r25, Y+2	; 0x02
   17fcc:	89 2b       	or	r24, r25
   17fce:	d1 f5       	brne	.+116    	; 0x18044 <udd_ctrl_in_sent+0xb4>
   17fd0:	20 91 29 25 	lds	r18, 0x2529	; 0x802529 <udd_ctrl_prev_payload_nb_trans>
   17fd4:	30 91 2a 25 	lds	r19, 0x252A	; 0x80252a <udd_ctrl_prev_payload_nb_trans+0x1>
   17fd8:	80 91 2b 25 	lds	r24, 0x252B	; 0x80252b <udd_ctrl_payload_nb_trans>
   17fdc:	90 91 2c 25 	lds	r25, 0x252C	; 0x80252c <udd_ctrl_payload_nb_trans+0x1>
   17fe0:	82 0f       	add	r24, r18
   17fe2:	93 1f       	adc	r25, r19
   17fe4:	80 93 29 25 	sts	0x2529, r24	; 0x802529 <udd_ctrl_prev_payload_nb_trans>
   17fe8:	90 93 2a 25 	sts	0x252A, r25	; 0x80252a <udd_ctrl_prev_payload_nb_trans+0x1>
   17fec:	20 91 0b 33 	lds	r18, 0x330B	; 0x80330b <udd_g_ctrlreq+0x6>
   17ff0:	30 91 0c 33 	lds	r19, 0x330C	; 0x80330c <udd_g_ctrlreq+0x7>
   17ff4:	80 91 29 25 	lds	r24, 0x2529	; 0x802529 <udd_ctrl_prev_payload_nb_trans>
   17ff8:	90 91 2a 25 	lds	r25, 0x252A	; 0x80252a <udd_ctrl_prev_payload_nb_trans+0x1>
   17ffc:	28 17       	cp	r18, r24
   17ffe:	39 07       	cpc	r19, r25
   18000:	21 f0       	breq	.+8      	; 0x1800a <udd_ctrl_in_sent+0x7a>
   18002:	80 91 11 26 	lds	r24, 0x2611	; 0x802611 <b_shortpacket.5472>
   18006:	88 23       	and	r24, r24
   18008:	11 f0       	breq	.+4      	; 0x1800e <udd_ctrl_in_sent+0x7e>
   1800a:	9f d1       	rcall	.+830    	; 0x1834a <udd_ctrl_send_zlp_out>
   1800c:	50 c0       	rjmp	.+160    	; 0x180ae <udd_ctrl_in_sent+0x11e>
   1800e:	80 91 13 33 	lds	r24, 0x3313	; 0x803313 <udd_g_ctrlreq+0xe>
   18012:	90 91 14 33 	lds	r25, 0x3314	; 0x803314 <udd_g_ctrlreq+0xf>
   18016:	89 2b       	or	r24, r25
   18018:	a9 f0       	breq	.+42     	; 0x18044 <udd_ctrl_in_sent+0xb4>
   1801a:	80 91 13 33 	lds	r24, 0x3313	; 0x803313 <udd_g_ctrlreq+0xe>
   1801e:	90 91 14 33 	lds	r25, 0x3314	; 0x803314 <udd_g_ctrlreq+0xf>
   18022:	fc 01       	movw	r30, r24
   18024:	19 95       	eicall
   18026:	98 2f       	mov	r25, r24
   18028:	81 e0       	ldi	r24, 0x01	; 1
   1802a:	89 27       	eor	r24, r25
   1802c:	88 23       	and	r24, r24
   1802e:	51 f4       	brne	.+20     	; 0x18044 <udd_ctrl_in_sent+0xb4>
   18030:	10 92 2b 25 	sts	0x252B, r1	; 0x80252b <udd_ctrl_payload_nb_trans>
   18034:	10 92 2c 25 	sts	0x252C, r1	; 0x80252c <udd_ctrl_payload_nb_trans+0x1>
   18038:	80 91 0f 33 	lds	r24, 0x330F	; 0x80330f <udd_g_ctrlreq+0xa>
   1803c:	90 91 10 33 	lds	r25, 0x3310	; 0x803310 <udd_g_ctrlreq+0xb>
   18040:	89 83       	std	Y+1, r24	; 0x01
   18042:	9a 83       	std	Y+2, r25	; 0x02
   18044:	89 81       	ldd	r24, Y+1	; 0x01
   18046:	9a 81       	ldd	r25, Y+2	; 0x02
   18048:	80 34       	cpi	r24, 0x40	; 64
   1804a:	91 05       	cpc	r25, r1
   1804c:	38 f0       	brcs	.+14     	; 0x1805c <udd_ctrl_in_sent+0xcc>
   1804e:	80 e4       	ldi	r24, 0x40	; 64
   18050:	90 e0       	ldi	r25, 0x00	; 0
   18052:	89 83       	std	Y+1, r24	; 0x01
   18054:	9a 83       	std	Y+2, r25	; 0x02
   18056:	10 92 11 26 	sts	0x2611, r1	; 0x802611 <b_shortpacket.5472>
   1805a:	03 c0       	rjmp	.+6      	; 0x18062 <udd_ctrl_in_sent+0xd2>
   1805c:	81 e0       	ldi	r24, 0x01	; 1
   1805e:	80 93 11 26 	sts	0x2611, r24	; 0x802611 <b_shortpacket.5472>
   18062:	89 81       	ldd	r24, Y+1	; 0x01
   18064:	9a 81       	ldd	r25, Y+2	; 0x02
   18066:	80 93 fe 24 	sts	0x24FE, r24	; 0x8024fe <udd_sram+0x16>
   1806a:	90 93 ff 24 	sts	0x24FF, r25	; 0x8024ff <udd_sram+0x17>
   1806e:	80 91 0d 33 	lds	r24, 0x330D	; 0x80330d <udd_g_ctrlreq+0x8>
   18072:	90 91 0e 33 	lds	r25, 0x330E	; 0x80330e <udd_g_ctrlreq+0x9>
   18076:	9c 01       	movw	r18, r24
   18078:	80 91 2b 25 	lds	r24, 0x252B	; 0x80252b <udd_ctrl_payload_nb_trans>
   1807c:	90 91 2c 25 	lds	r25, 0x252C	; 0x80252c <udd_ctrl_payload_nb_trans+0x1>
   18080:	82 0f       	add	r24, r18
   18082:	93 1f       	adc	r25, r19
   18084:	80 93 00 25 	sts	0x2500, r24	; 0x802500 <udd_sram+0x18>
   18088:	90 93 01 25 	sts	0x2501, r25	; 0x802501 <udd_sram+0x19>
   1808c:	20 91 2b 25 	lds	r18, 0x252B	; 0x80252b <udd_ctrl_payload_nb_trans>
   18090:	30 91 2c 25 	lds	r19, 0x252C	; 0x80252c <udd_ctrl_payload_nb_trans+0x1>
   18094:	89 81       	ldd	r24, Y+1	; 0x01
   18096:	9a 81       	ldd	r25, Y+2	; 0x02
   18098:	82 0f       	add	r24, r18
   1809a:	93 1f       	adc	r25, r19
   1809c:	80 93 2b 25 	sts	0x252B, r24	; 0x80252b <udd_ctrl_payload_nb_trans>
   180a0:	90 93 2c 25 	sts	0x252C, r25	; 0x80252c <udd_ctrl_payload_nb_trans+0x1>
   180a4:	8c ef       	ldi	r24, 0xFC	; 252
   180a6:	94 e2       	ldi	r25, 0x24	; 36
   180a8:	fc 01       	movw	r30, r24
   180aa:	02 e0       	ldi	r16, 0x02	; 2
   180ac:	06 93       	lac	Z, r16
   180ae:	0f 90       	pop	r0
   180b0:	0f 90       	pop	r0
   180b2:	df 91       	pop	r29
   180b4:	cf 91       	pop	r28
   180b6:	0f 91       	pop	r16
   180b8:	08 95       	ret

000180ba <udd_ctrl_out_received>:
   180ba:	0f 93       	push	r16
   180bc:	cf 93       	push	r28
   180be:	df 93       	push	r29
   180c0:	1f 92       	push	r1
   180c2:	1f 92       	push	r1
   180c4:	cd b7       	in	r28, 0x3d	; 61
   180c6:	de b7       	in	r29, 0x3e	; 62
   180c8:	80 91 28 25 	lds	r24, 0x2528	; 0x802528 <udd_ep_control_state>
   180cc:	84 30       	cpi	r24, 0x04	; 4
   180ce:	19 f4       	brne	.+6      	; 0x180d6 <udd_ctrl_out_received+0x1c>
   180d0:	4e d1       	rcall	.+668    	; 0x1836e <udd_ctrl_endofrequest>
   180d2:	aa de       	rcall	.-684    	; 0x17e28 <udd_ctrl_init>
   180d4:	af c0       	rjmp	.+350    	; 0x18234 <udd_ctrl_out_received+0x17a>
   180d6:	80 91 f6 24 	lds	r24, 0x24F6	; 0x8024f6 <udd_sram+0xe>
   180da:	90 91 f7 24 	lds	r25, 0x24F7	; 0x8024f7 <udd_sram+0xf>
   180de:	89 83       	std	Y+1, r24	; 0x01
   180e0:	9a 83       	std	Y+2, r25	; 0x02
   180e2:	20 91 0f 33 	lds	r18, 0x330F	; 0x80330f <udd_g_ctrlreq+0xa>
   180e6:	30 91 10 33 	lds	r19, 0x3310	; 0x803310 <udd_g_ctrlreq+0xb>
   180ea:	40 91 2b 25 	lds	r20, 0x252B	; 0x80252b <udd_ctrl_payload_nb_trans>
   180ee:	50 91 2c 25 	lds	r21, 0x252C	; 0x80252c <udd_ctrl_payload_nb_trans+0x1>
   180f2:	89 81       	ldd	r24, Y+1	; 0x01
   180f4:	9a 81       	ldd	r25, Y+2	; 0x02
   180f6:	84 0f       	add	r24, r20
   180f8:	95 1f       	adc	r25, r21
   180fa:	28 17       	cp	r18, r24
   180fc:	39 07       	cpc	r19, r25
   180fe:	70 f4       	brcc	.+28     	; 0x1811c <udd_ctrl_out_received+0x62>
   18100:	20 91 0f 33 	lds	r18, 0x330F	; 0x80330f <udd_g_ctrlreq+0xa>
   18104:	30 91 10 33 	lds	r19, 0x3310	; 0x803310 <udd_g_ctrlreq+0xb>
   18108:	80 91 2b 25 	lds	r24, 0x252B	; 0x80252b <udd_ctrl_payload_nb_trans>
   1810c:	90 91 2c 25 	lds	r25, 0x252C	; 0x80252c <udd_ctrl_payload_nb_trans+0x1>
   18110:	a9 01       	movw	r20, r18
   18112:	48 1b       	sub	r20, r24
   18114:	59 0b       	sbc	r21, r25
   18116:	ca 01       	movw	r24, r20
   18118:	89 83       	std	Y+1, r24	; 0x01
   1811a:	9a 83       	std	Y+2, r25	; 0x02
   1811c:	20 91 0d 33 	lds	r18, 0x330D	; 0x80330d <udd_g_ctrlreq+0x8>
   18120:	30 91 0e 33 	lds	r19, 0x330E	; 0x80330e <udd_g_ctrlreq+0x9>
   18124:	80 91 2b 25 	lds	r24, 0x252B	; 0x80252b <udd_ctrl_payload_nb_trans>
   18128:	90 91 2c 25 	lds	r25, 0x252C	; 0x80252c <udd_ctrl_payload_nb_trans+0x1>
   1812c:	82 0f       	add	r24, r18
   1812e:	93 1f       	adc	r25, r19
   18130:	29 81       	ldd	r18, Y+1	; 0x01
   18132:	3a 81       	ldd	r19, Y+2	; 0x02
   18134:	a9 01       	movw	r20, r18
   18136:	6d e2       	ldi	r22, 0x2D	; 45
   18138:	75 e2       	ldi	r23, 0x25	; 37
   1813a:	0f 94 4e 33 	call	0x2669c	; 0x2669c <memcpy>
   1813e:	20 91 2b 25 	lds	r18, 0x252B	; 0x80252b <udd_ctrl_payload_nb_trans>
   18142:	30 91 2c 25 	lds	r19, 0x252C	; 0x80252c <udd_ctrl_payload_nb_trans+0x1>
   18146:	89 81       	ldd	r24, Y+1	; 0x01
   18148:	9a 81       	ldd	r25, Y+2	; 0x02
   1814a:	82 0f       	add	r24, r18
   1814c:	93 1f       	adc	r25, r19
   1814e:	80 93 2b 25 	sts	0x252B, r24	; 0x80252b <udd_ctrl_payload_nb_trans>
   18152:	90 93 2c 25 	sts	0x252C, r25	; 0x80252c <udd_ctrl_payload_nb_trans+0x1>
   18156:	89 81       	ldd	r24, Y+1	; 0x01
   18158:	9a 81       	ldd	r25, Y+2	; 0x02
   1815a:	80 34       	cpi	r24, 0x40	; 64
   1815c:	91 05       	cpc	r25, r1
   1815e:	89 f4       	brne	.+34     	; 0x18182 <udd_ctrl_out_received+0xc8>
   18160:	20 91 0b 33 	lds	r18, 0x330B	; 0x80330b <udd_g_ctrlreq+0x6>
   18164:	30 91 0c 33 	lds	r19, 0x330C	; 0x80330c <udd_g_ctrlreq+0x7>
   18168:	40 91 29 25 	lds	r20, 0x2529	; 0x802529 <udd_ctrl_prev_payload_nb_trans>
   1816c:	50 91 2a 25 	lds	r21, 0x252A	; 0x80252a <udd_ctrl_prev_payload_nb_trans+0x1>
   18170:	80 91 2b 25 	lds	r24, 0x252B	; 0x80252b <udd_ctrl_payload_nb_trans>
   18174:	90 91 2c 25 	lds	r25, 0x252C	; 0x80252c <udd_ctrl_payload_nb_trans+0x1>
   18178:	84 0f       	add	r24, r20
   1817a:	95 1f       	adc	r25, r21
   1817c:	82 17       	cp	r24, r18
   1817e:	93 07       	cpc	r25, r19
   18180:	e8 f0       	brcs	.+58     	; 0x181bc <udd_ctrl_out_received+0x102>
   18182:	80 91 2b 25 	lds	r24, 0x252B	; 0x80252b <udd_ctrl_payload_nb_trans>
   18186:	90 91 2c 25 	lds	r25, 0x252C	; 0x80252c <udd_ctrl_payload_nb_trans+0x1>
   1818a:	80 93 0f 33 	sts	0x330F, r24	; 0x80330f <udd_g_ctrlreq+0xa>
   1818e:	90 93 10 33 	sts	0x3310, r25	; 0x803310 <udd_g_ctrlreq+0xb>
   18192:	80 91 13 33 	lds	r24, 0x3313	; 0x803313 <udd_g_ctrlreq+0xe>
   18196:	90 91 14 33 	lds	r25, 0x3314	; 0x803314 <udd_g_ctrlreq+0xf>
   1819a:	89 2b       	or	r24, r25
   1819c:	69 f0       	breq	.+26     	; 0x181b8 <udd_ctrl_out_received+0xfe>
   1819e:	80 91 13 33 	lds	r24, 0x3313	; 0x803313 <udd_g_ctrlreq+0xe>
   181a2:	90 91 14 33 	lds	r25, 0x3314	; 0x803314 <udd_g_ctrlreq+0xf>
   181a6:	fc 01       	movw	r30, r24
   181a8:	19 95       	eicall
   181aa:	98 2f       	mov	r25, r24
   181ac:	81 e0       	ldi	r24, 0x01	; 1
   181ae:	89 27       	eor	r24, r25
   181b0:	88 23       	and	r24, r24
   181b2:	11 f0       	breq	.+4      	; 0x181b8 <udd_ctrl_out_received+0xfe>
   181b4:	9d d0       	rcall	.+314    	; 0x182f0 <udd_ctrl_stall_data>
   181b6:	3e c0       	rjmp	.+124    	; 0x18234 <udd_ctrl_out_received+0x17a>
   181b8:	b2 d0       	rcall	.+356    	; 0x1831e <udd_ctrl_send_zlp_in>
   181ba:	3c c0       	rjmp	.+120    	; 0x18234 <udd_ctrl_out_received+0x17a>
   181bc:	20 91 0f 33 	lds	r18, 0x330F	; 0x80330f <udd_g_ctrlreq+0xa>
   181c0:	30 91 10 33 	lds	r19, 0x3310	; 0x803310 <udd_g_ctrlreq+0xb>
   181c4:	80 91 2b 25 	lds	r24, 0x252B	; 0x80252b <udd_ctrl_payload_nb_trans>
   181c8:	90 91 2c 25 	lds	r25, 0x252C	; 0x80252c <udd_ctrl_payload_nb_trans+0x1>
   181cc:	28 17       	cp	r18, r24
   181ce:	39 07       	cpc	r19, r25
   181d0:	39 f5       	brne	.+78     	; 0x18220 <udd_ctrl_out_received+0x166>
   181d2:	80 91 13 33 	lds	r24, 0x3313	; 0x803313 <udd_g_ctrlreq+0xe>
   181d6:	90 91 14 33 	lds	r25, 0x3314	; 0x803314 <udd_g_ctrlreq+0xf>
   181da:	89 2b       	or	r24, r25
   181dc:	11 f4       	brne	.+4      	; 0x181e2 <udd_ctrl_out_received+0x128>
   181de:	88 d0       	rcall	.+272    	; 0x182f0 <udd_ctrl_stall_data>
   181e0:	29 c0       	rjmp	.+82     	; 0x18234 <udd_ctrl_out_received+0x17a>
   181e2:	80 91 13 33 	lds	r24, 0x3313	; 0x803313 <udd_g_ctrlreq+0xe>
   181e6:	90 91 14 33 	lds	r25, 0x3314	; 0x803314 <udd_g_ctrlreq+0xf>
   181ea:	fc 01       	movw	r30, r24
   181ec:	19 95       	eicall
   181ee:	98 2f       	mov	r25, r24
   181f0:	81 e0       	ldi	r24, 0x01	; 1
   181f2:	89 27       	eor	r24, r25
   181f4:	88 23       	and	r24, r24
   181f6:	11 f0       	breq	.+4      	; 0x181fc <udd_ctrl_out_received+0x142>
   181f8:	7b d0       	rcall	.+246    	; 0x182f0 <udd_ctrl_stall_data>
   181fa:	1c c0       	rjmp	.+56     	; 0x18234 <udd_ctrl_out_received+0x17a>
   181fc:	20 91 29 25 	lds	r18, 0x2529	; 0x802529 <udd_ctrl_prev_payload_nb_trans>
   18200:	30 91 2a 25 	lds	r19, 0x252A	; 0x80252a <udd_ctrl_prev_payload_nb_trans+0x1>
   18204:	80 91 2b 25 	lds	r24, 0x252B	; 0x80252b <udd_ctrl_payload_nb_trans>
   18208:	90 91 2c 25 	lds	r25, 0x252C	; 0x80252c <udd_ctrl_payload_nb_trans+0x1>
   1820c:	82 0f       	add	r24, r18
   1820e:	93 1f       	adc	r25, r19
   18210:	80 93 29 25 	sts	0x2529, r24	; 0x802529 <udd_ctrl_prev_payload_nb_trans>
   18214:	90 93 2a 25 	sts	0x252A, r25	; 0x80252a <udd_ctrl_prev_payload_nb_trans+0x1>
   18218:	10 92 2b 25 	sts	0x252B, r1	; 0x80252b <udd_ctrl_payload_nb_trans>
   1821c:	10 92 2c 25 	sts	0x252C, r1	; 0x80252c <udd_ctrl_payload_nb_trans+0x1>
   18220:	84 ef       	ldi	r24, 0xF4	; 244
   18222:	94 e2       	ldi	r25, 0x24	; 36
   18224:	fc 01       	movw	r30, r24
   18226:	02 e0       	ldi	r16, 0x02	; 2
   18228:	06 93       	lac	Z, r16
   1822a:	84 ef       	ldi	r24, 0xF4	; 244
   1822c:	94 e2       	ldi	r25, 0x24	; 36
   1822e:	fc 01       	movw	r30, r24
   18230:	00 e2       	ldi	r16, 0x20	; 32
   18232:	06 93       	lac	Z, r16
   18234:	0f 90       	pop	r0
   18236:	0f 90       	pop	r0
   18238:	df 91       	pop	r29
   1823a:	cf 91       	pop	r28
   1823c:	0f 91       	pop	r16
   1823e:	08 95       	ret

00018240 <udd_ctrl_underflow>:
   18240:	0f 93       	push	r16
   18242:	cf 93       	push	r28
   18244:	df 93       	push	r29
   18246:	cd b7       	in	r28, 0x3d	; 61
   18248:	de b7       	in	r29, 0x3e	; 62
   1824a:	8c ec       	ldi	r24, 0xCC	; 204
   1824c:	94 e0       	ldi	r25, 0x04	; 4
   1824e:	fc 01       	movw	r30, r24
   18250:	80 81       	ld	r24, Z
   18252:	88 2f       	mov	r24, r24
   18254:	90 e0       	ldi	r25, 0x00	; 0
   18256:	82 70       	andi	r24, 0x02	; 2
   18258:	99 27       	eor	r25, r25
   1825a:	89 2b       	or	r24, r25
   1825c:	c1 f4       	brne	.+48     	; 0x1828e <udd_ctrl_underflow+0x4e>
   1825e:	d7 d0       	rcall	.+430    	; 0x1840e <udd_ctrl_interrupt_tc_setup>
   18260:	88 23       	and	r24, r24
   18262:	a9 f4       	brne	.+42     	; 0x1828e <udd_ctrl_underflow+0x4e>
   18264:	80 91 28 25 	lds	r24, 0x2528	; 0x802528 <udd_ep_control_state>
   18268:	81 30       	cpi	r24, 0x01	; 1
   1826a:	11 f4       	brne	.+4      	; 0x18270 <udd_ctrl_underflow+0x30>
   1826c:	58 d0       	rcall	.+176    	; 0x1831e <udd_ctrl_send_zlp_in>
   1826e:	10 c0       	rjmp	.+32     	; 0x18290 <udd_ctrl_underflow+0x50>
   18270:	80 91 28 25 	lds	r24, 0x2528	; 0x802528 <udd_ep_control_state>
   18274:	84 30       	cpi	r24, 0x04	; 4
   18276:	61 f4       	brne	.+24     	; 0x18290 <udd_ctrl_underflow+0x50>
   18278:	8d ef       	ldi	r24, 0xFD	; 253
   1827a:	94 e2       	ldi	r25, 0x24	; 36
   1827c:	fc 01       	movw	r30, r24
   1827e:	04 e0       	ldi	r16, 0x04	; 4
   18280:	05 93       	las	Z, r16
   18282:	85 ef       	ldi	r24, 0xF5	; 245
   18284:	94 e2       	ldi	r25, 0x24	; 36
   18286:	fc 01       	movw	r30, r24
   18288:	04 e0       	ldi	r16, 0x04	; 4
   1828a:	05 93       	las	Z, r16
   1828c:	01 c0       	rjmp	.+2      	; 0x18290 <udd_ctrl_underflow+0x50>
   1828e:	00 00       	nop
   18290:	df 91       	pop	r29
   18292:	cf 91       	pop	r28
   18294:	0f 91       	pop	r16
   18296:	08 95       	ret

00018298 <udd_ctrl_overflow>:
   18298:	0f 93       	push	r16
   1829a:	cf 93       	push	r28
   1829c:	df 93       	push	r29
   1829e:	cd b7       	in	r28, 0x3d	; 61
   182a0:	de b7       	in	r29, 0x3e	; 62
   182a2:	8c ec       	ldi	r24, 0xCC	; 204
   182a4:	94 e0       	ldi	r25, 0x04	; 4
   182a6:	fc 01       	movw	r30, r24
   182a8:	80 81       	ld	r24, Z
   182aa:	88 2f       	mov	r24, r24
   182ac:	90 e0       	ldi	r25, 0x00	; 0
   182ae:	82 70       	andi	r24, 0x02	; 2
   182b0:	99 27       	eor	r25, r25
   182b2:	89 2b       	or	r24, r25
   182b4:	c1 f4       	brne	.+48     	; 0x182e6 <udd_ctrl_overflow+0x4e>
   182b6:	ab d0       	rcall	.+342    	; 0x1840e <udd_ctrl_interrupt_tc_setup>
   182b8:	88 23       	and	r24, r24
   182ba:	a9 f4       	brne	.+42     	; 0x182e6 <udd_ctrl_overflow+0x4e>
   182bc:	80 91 28 25 	lds	r24, 0x2528	; 0x802528 <udd_ep_control_state>
   182c0:	82 30       	cpi	r24, 0x02	; 2
   182c2:	11 f4       	brne	.+4      	; 0x182c8 <udd_ctrl_overflow+0x30>
   182c4:	42 d0       	rcall	.+132    	; 0x1834a <udd_ctrl_send_zlp_out>
   182c6:	10 c0       	rjmp	.+32     	; 0x182e8 <udd_ctrl_overflow+0x50>
   182c8:	80 91 28 25 	lds	r24, 0x2528	; 0x802528 <udd_ep_control_state>
   182cc:	83 30       	cpi	r24, 0x03	; 3
   182ce:	61 f4       	brne	.+24     	; 0x182e8 <udd_ctrl_overflow+0x50>
   182d0:	8d ef       	ldi	r24, 0xFD	; 253
   182d2:	94 e2       	ldi	r25, 0x24	; 36
   182d4:	fc 01       	movw	r30, r24
   182d6:	04 e0       	ldi	r16, 0x04	; 4
   182d8:	05 93       	las	Z, r16
   182da:	85 ef       	ldi	r24, 0xF5	; 245
   182dc:	94 e2       	ldi	r25, 0x24	; 36
   182de:	fc 01       	movw	r30, r24
   182e0:	04 e0       	ldi	r16, 0x04	; 4
   182e2:	05 93       	las	Z, r16
   182e4:	01 c0       	rjmp	.+2      	; 0x182e8 <udd_ctrl_overflow+0x50>
   182e6:	00 00       	nop
   182e8:	df 91       	pop	r29
   182ea:	cf 91       	pop	r28
   182ec:	0f 91       	pop	r16
   182ee:	08 95       	ret

000182f0 <udd_ctrl_stall_data>:
   182f0:	0f 93       	push	r16
   182f2:	cf 93       	push	r28
   182f4:	df 93       	push	r29
   182f6:	cd b7       	in	r28, 0x3d	; 61
   182f8:	de b7       	in	r29, 0x3e	; 62
   182fa:	85 e0       	ldi	r24, 0x05	; 5
   182fc:	80 93 28 25 	sts	0x2528, r24	; 0x802528 <udd_ep_control_state>
   18300:	8d ef       	ldi	r24, 0xFD	; 253
   18302:	94 e2       	ldi	r25, 0x24	; 36
   18304:	fc 01       	movw	r30, r24
   18306:	04 e0       	ldi	r16, 0x04	; 4
   18308:	05 93       	las	Z, r16
   1830a:	85 ef       	ldi	r24, 0xF5	; 245
   1830c:	94 e2       	ldi	r25, 0x24	; 36
   1830e:	fc 01       	movw	r30, r24
   18310:	04 e0       	ldi	r16, 0x04	; 4
   18312:	05 93       	las	Z, r16
   18314:	00 00       	nop
   18316:	df 91       	pop	r29
   18318:	cf 91       	pop	r28
   1831a:	0f 91       	pop	r16
   1831c:	08 95       	ret

0001831e <udd_ctrl_send_zlp_in>:
   1831e:	0f 93       	push	r16
   18320:	cf 93       	push	r28
   18322:	df 93       	push	r29
   18324:	cd b7       	in	r28, 0x3d	; 61
   18326:	de b7       	in	r29, 0x3e	; 62
   18328:	83 e0       	ldi	r24, 0x03	; 3
   1832a:	80 93 28 25 	sts	0x2528, r24	; 0x802528 <udd_ep_control_state>
   1832e:	10 92 fe 24 	sts	0x24FE, r1	; 0x8024fe <udd_sram+0x16>
   18332:	10 92 ff 24 	sts	0x24FF, r1	; 0x8024ff <udd_sram+0x17>
   18336:	8c ef       	ldi	r24, 0xFC	; 252
   18338:	94 e2       	ldi	r25, 0x24	; 36
   1833a:	fc 01       	movw	r30, r24
   1833c:	02 e0       	ldi	r16, 0x02	; 2
   1833e:	06 93       	lac	Z, r16
   18340:	00 00       	nop
   18342:	df 91       	pop	r29
   18344:	cf 91       	pop	r28
   18346:	0f 91       	pop	r16
   18348:	08 95       	ret

0001834a <udd_ctrl_send_zlp_out>:
   1834a:	0f 93       	push	r16
   1834c:	cf 93       	push	r28
   1834e:	df 93       	push	r29
   18350:	cd b7       	in	r28, 0x3d	; 61
   18352:	de b7       	in	r29, 0x3e	; 62
   18354:	84 e0       	ldi	r24, 0x04	; 4
   18356:	80 93 28 25 	sts	0x2528, r24	; 0x802528 <udd_ep_control_state>
   1835a:	84 ef       	ldi	r24, 0xF4	; 244
   1835c:	94 e2       	ldi	r25, 0x24	; 36
   1835e:	fc 01       	movw	r30, r24
   18360:	02 e0       	ldi	r16, 0x02	; 2
   18362:	06 93       	lac	Z, r16
   18364:	00 00       	nop
   18366:	df 91       	pop	r29
   18368:	cf 91       	pop	r28
   1836a:	0f 91       	pop	r16
   1836c:	08 95       	ret

0001836e <udd_ctrl_endofrequest>:
   1836e:	cf 93       	push	r28
   18370:	df 93       	push	r29
   18372:	cd b7       	in	r28, 0x3d	; 61
   18374:	de b7       	in	r29, 0x3e	; 62
   18376:	80 91 11 33 	lds	r24, 0x3311	; 0x803311 <udd_g_ctrlreq+0xc>
   1837a:	90 91 12 33 	lds	r25, 0x3312	; 0x803312 <udd_g_ctrlreq+0xd>
   1837e:	89 2b       	or	r24, r25
   18380:	31 f0       	breq	.+12     	; 0x1838e <udd_ctrl_endofrequest+0x20>
   18382:	80 91 11 33 	lds	r24, 0x3311	; 0x803311 <udd_g_ctrlreq+0xc>
   18386:	90 91 12 33 	lds	r25, 0x3312	; 0x803312 <udd_g_ctrlreq+0xd>
   1838a:	fc 01       	movw	r30, r24
   1838c:	19 95       	eicall
   1838e:	00 00       	nop
   18390:	df 91       	pop	r29
   18392:	cf 91       	pop	r28
   18394:	08 95       	ret

00018396 <udd_ctrl_interrupt_error>:
   18396:	cf 93       	push	r28
   18398:	df 93       	push	r29
   1839a:	cd b7       	in	r28, 0x3d	; 61
   1839c:	de b7       	in	r29, 0x3e	; 62
   1839e:	8b ec       	ldi	r24, 0xCB	; 203
   183a0:	94 e0       	ldi	r25, 0x04	; 4
   183a2:	fc 01       	movw	r30, r24
   183a4:	80 81       	ld	r24, Z
   183a6:	88 2f       	mov	r24, r24
   183a8:	90 e0       	ldi	r25, 0x00	; 0
   183aa:	84 70       	andi	r24, 0x04	; 4
   183ac:	99 27       	eor	r25, r25
   183ae:	89 2b       	or	r24, r25
   183b0:	81 f0       	breq	.+32     	; 0x183d2 <udd_ctrl_interrupt_error+0x3c>
   183b2:	8a ec       	ldi	r24, 0xCA	; 202
   183b4:	94 e0       	ldi	r25, 0x04	; 4
   183b6:	24 e0       	ldi	r18, 0x04	; 4
   183b8:	fc 01       	movw	r30, r24
   183ba:	20 83       	st	Z, r18
   183bc:	80 91 fc 24 	lds	r24, 0x24FC	; 0x8024fc <udd_sram+0x14>
   183c0:	88 2f       	mov	r24, r24
   183c2:	90 e0       	ldi	r25, 0x00	; 0
   183c4:	80 74       	andi	r24, 0x40	; 64
   183c6:	99 27       	eor	r25, r25
   183c8:	89 2b       	or	r24, r25
   183ca:	09 f0       	breq	.+2      	; 0x183ce <udd_ctrl_interrupt_error+0x38>
   183cc:	39 df       	rcall	.-398    	; 0x18240 <udd_ctrl_underflow>
   183ce:	81 e0       	ldi	r24, 0x01	; 1
   183d0:	1b c0       	rjmp	.+54     	; 0x18408 <udd_ctrl_interrupt_error+0x72>
   183d2:	8b ec       	ldi	r24, 0xCB	; 203
   183d4:	94 e0       	ldi	r25, 0x04	; 4
   183d6:	fc 01       	movw	r30, r24
   183d8:	80 81       	ld	r24, Z
   183da:	88 2f       	mov	r24, r24
   183dc:	90 e0       	ldi	r25, 0x00	; 0
   183de:	82 70       	andi	r24, 0x02	; 2
   183e0:	99 27       	eor	r25, r25
   183e2:	89 2b       	or	r24, r25
   183e4:	81 f0       	breq	.+32     	; 0x18406 <udd_ctrl_interrupt_error+0x70>
   183e6:	8a ec       	ldi	r24, 0xCA	; 202
   183e8:	94 e0       	ldi	r25, 0x04	; 4
   183ea:	22 e0       	ldi	r18, 0x02	; 2
   183ec:	fc 01       	movw	r30, r24
   183ee:	20 83       	st	Z, r18
   183f0:	80 91 f4 24 	lds	r24, 0x24F4	; 0x8024f4 <udd_sram+0xc>
   183f4:	88 2f       	mov	r24, r24
   183f6:	90 e0       	ldi	r25, 0x00	; 0
   183f8:	80 74       	andi	r24, 0x40	; 64
   183fa:	99 27       	eor	r25, r25
   183fc:	89 2b       	or	r24, r25
   183fe:	09 f0       	breq	.+2      	; 0x18402 <udd_ctrl_interrupt_error+0x6c>
   18400:	4b df       	rcall	.-362    	; 0x18298 <udd_ctrl_overflow>
   18402:	81 e0       	ldi	r24, 0x01	; 1
   18404:	01 c0       	rjmp	.+2      	; 0x18408 <udd_ctrl_interrupt_error+0x72>
   18406:	80 e0       	ldi	r24, 0x00	; 0
   18408:	df 91       	pop	r29
   1840a:	cf 91       	pop	r28
   1840c:	08 95       	ret

0001840e <udd_ctrl_interrupt_tc_setup>:
   1840e:	0f 93       	push	r16
   18410:	cf 93       	push	r28
   18412:	df 93       	push	r29
   18414:	cd b7       	in	r28, 0x3d	; 61
   18416:	de b7       	in	r29, 0x3e	; 62
   18418:	8c ec       	ldi	r24, 0xCC	; 204
   1841a:	94 e0       	ldi	r25, 0x04	; 4
   1841c:	fc 01       	movw	r30, r24
   1841e:	80 81       	ld	r24, Z
   18420:	88 2f       	mov	r24, r24
   18422:	90 e0       	ldi	r25, 0x00	; 0
   18424:	81 70       	andi	r24, 0x01	; 1
   18426:	99 27       	eor	r25, r25
   18428:	89 2b       	or	r24, r25
   1842a:	11 f4       	brne	.+4      	; 0x18430 <udd_ctrl_interrupt_tc_setup+0x22>
   1842c:	80 e0       	ldi	r24, 0x00	; 0
   1842e:	1b c0       	rjmp	.+54     	; 0x18466 <udd_ctrl_interrupt_tc_setup+0x58>
   18430:	8c ec       	ldi	r24, 0xCC	; 204
   18432:	94 e0       	ldi	r25, 0x04	; 4
   18434:	21 e0       	ldi	r18, 0x01	; 1
   18436:	fc 01       	movw	r30, r24
   18438:	20 83       	st	Z, r18
   1843a:	84 ef       	ldi	r24, 0xF4	; 244
   1843c:	94 e2       	ldi	r25, 0x24	; 36
   1843e:	fc 01       	movw	r30, r24
   18440:	00 e8       	ldi	r16, 0x80	; 128
   18442:	06 93       	lac	Z, r16
   18444:	8c ef       	ldi	r24, 0xFC	; 252
   18446:	94 e2       	ldi	r25, 0x24	; 36
   18448:	fc 01       	movw	r30, r24
   1844a:	00 e8       	ldi	r16, 0x80	; 128
   1844c:	06 93       	lac	Z, r16
   1844e:	8a ec       	ldi	r24, 0xCA	; 202
   18450:	94 e0       	ldi	r25, 0x04	; 4
   18452:	21 e0       	ldi	r18, 0x01	; 1
   18454:	fc 01       	movw	r30, r24
   18456:	20 83       	st	Z, r18
   18458:	84 ef       	ldi	r24, 0xF4	; 244
   1845a:	94 e2       	ldi	r25, 0x24	; 36
   1845c:	fc 01       	movw	r30, r24
   1845e:	00 e1       	ldi	r16, 0x10	; 16
   18460:	06 93       	lac	Z, r16
   18462:	24 dd       	rcall	.-1464   	; 0x17eac <udd_ctrl_setup_received>
   18464:	81 e0       	ldi	r24, 0x01	; 1
   18466:	df 91       	pop	r29
   18468:	cf 91       	pop	r28
   1846a:	0f 91       	pop	r16
   1846c:	08 95       	ret

0001846e <udd_ep_get_size>:
   1846e:	cf 93       	push	r28
   18470:	df 93       	push	r29
   18472:	1f 92       	push	r1
   18474:	1f 92       	push	r1
   18476:	cd b7       	in	r28, 0x3d	; 61
   18478:	de b7       	in	r29, 0x3e	; 62
   1847a:	89 83       	std	Y+1, r24	; 0x01
   1847c:	9a 83       	std	Y+2, r25	; 0x02
   1847e:	89 81       	ldd	r24, Y+1	; 0x01
   18480:	9a 81       	ldd	r25, Y+2	; 0x02
   18482:	fc 01       	movw	r30, r24
   18484:	81 81       	ldd	r24, Z+1	; 0x01
   18486:	88 2f       	mov	r24, r24
   18488:	90 e0       	ldi	r25, 0x00	; 0
   1848a:	87 70       	andi	r24, 0x07	; 7
   1848c:	99 27       	eor	r25, r25
   1848e:	09 2e       	mov	r0, r25
   18490:	00 0c       	add	r0, r0
   18492:	aa 0b       	sbc	r26, r26
   18494:	bb 0b       	sbc	r27, r27
   18496:	41 e0       	ldi	r20, 0x01	; 1
   18498:	50 e0       	ldi	r21, 0x00	; 0
   1849a:	26 e0       	ldi	r18, 0x06	; 6
   1849c:	30 e0       	ldi	r19, 0x00	; 0
   1849e:	84 1b       	sub	r24, r20
   184a0:	95 0b       	sbc	r25, r21
   184a2:	28 17       	cp	r18, r24
   184a4:	39 07       	cpc	r19, r25
   184a6:	38 f0       	brcs	.+14     	; 0x184b6 <udd_ep_get_size+0x48>
   184a8:	fc 01       	movw	r30, r24
   184aa:	88 27       	eor	r24, r24
   184ac:	ef 5e       	subi	r30, 0xEF	; 239
   184ae:	fe 4f       	sbci	r31, 0xFE	; 254
   184b0:	8f 4f       	sbci	r24, 0xFF	; 255
   184b2:	0d 94 ef 2e 	jmp	0x25dde	; 0x25dde <__tablejump2__>
   184b6:	88 e0       	ldi	r24, 0x08	; 8
   184b8:	90 e0       	ldi	r25, 0x00	; 0
   184ba:	14 c0       	rjmp	.+40     	; 0x184e4 <udd_ep_get_size+0x76>
   184bc:	80 e1       	ldi	r24, 0x10	; 16
   184be:	90 e0       	ldi	r25, 0x00	; 0
   184c0:	11 c0       	rjmp	.+34     	; 0x184e4 <udd_ep_get_size+0x76>
   184c2:	80 e2       	ldi	r24, 0x20	; 32
   184c4:	90 e0       	ldi	r25, 0x00	; 0
   184c6:	0e c0       	rjmp	.+28     	; 0x184e4 <udd_ep_get_size+0x76>
   184c8:	80 e4       	ldi	r24, 0x40	; 64
   184ca:	90 e0       	ldi	r25, 0x00	; 0
   184cc:	0b c0       	rjmp	.+22     	; 0x184e4 <udd_ep_get_size+0x76>
   184ce:	80 e8       	ldi	r24, 0x80	; 128
   184d0:	90 e0       	ldi	r25, 0x00	; 0
   184d2:	08 c0       	rjmp	.+16     	; 0x184e4 <udd_ep_get_size+0x76>
   184d4:	80 e0       	ldi	r24, 0x00	; 0
   184d6:	91 e0       	ldi	r25, 0x01	; 1
   184d8:	05 c0       	rjmp	.+10     	; 0x184e4 <udd_ep_get_size+0x76>
   184da:	80 e0       	ldi	r24, 0x00	; 0
   184dc:	92 e0       	ldi	r25, 0x02	; 2
   184de:	02 c0       	rjmp	.+4      	; 0x184e4 <udd_ep_get_size+0x76>
   184e0:	8f ef       	ldi	r24, 0xFF	; 255
   184e2:	93 e0       	ldi	r25, 0x03	; 3
   184e4:	0f 90       	pop	r0
   184e6:	0f 90       	pop	r0
   184e8:	df 91       	pop	r29
   184ea:	cf 91       	pop	r28
   184ec:	08 95       	ret

000184ee <udd_ep_get_job>:
   184ee:	cf 93       	push	r28
   184f0:	df 93       	push	r29
   184f2:	1f 92       	push	r1
   184f4:	cd b7       	in	r28, 0x3d	; 61
   184f6:	de b7       	in	r29, 0x3e	; 62
   184f8:	89 83       	std	Y+1, r24	; 0x01
   184fa:	89 81       	ldd	r24, Y+1	; 0x01
   184fc:	88 2f       	mov	r24, r24
   184fe:	90 e0       	ldi	r25, 0x00	; 0
   18500:	8f 70       	andi	r24, 0x0F	; 15
   18502:	99 27       	eor	r25, r25
   18504:	9c 01       	movw	r18, r24
   18506:	22 0f       	add	r18, r18
   18508:	33 1f       	adc	r19, r19
   1850a:	89 81       	ldd	r24, Y+1	; 0x01
   1850c:	88 1f       	adc	r24, r24
   1850e:	88 27       	eor	r24, r24
   18510:	88 1f       	adc	r24, r24
   18512:	88 2f       	mov	r24, r24
   18514:	90 e0       	ldi	r25, 0x00	; 0
   18516:	82 0f       	add	r24, r18
   18518:	93 1f       	adc	r25, r19
   1851a:	9c 01       	movw	r18, r24
   1851c:	22 50       	subi	r18, 0x02	; 2
   1851e:	31 09       	sbc	r19, r1
   18520:	c9 01       	movw	r24, r18
   18522:	88 0f       	add	r24, r24
   18524:	99 1f       	adc	r25, r25
   18526:	88 0f       	add	r24, r24
   18528:	99 1f       	adc	r25, r25
   1852a:	88 0f       	add	r24, r24
   1852c:	99 1f       	adc	r25, r25
   1852e:	82 0f       	add	r24, r18
   18530:	93 1f       	adc	r25, r19
   18532:	83 59       	subi	r24, 0x93	; 147
   18534:	9a 4d       	sbci	r25, 0xDA	; 218
   18536:	0f 90       	pop	r0
   18538:	df 91       	pop	r29
   1853a:	cf 91       	pop	r28
   1853c:	08 95       	ret

0001853e <udd_ep_trans_complet>:
   1853e:	0f 93       	push	r16
   18540:	cf 93       	push	r28
   18542:	df 93       	push	r29
   18544:	cd b7       	in	r28, 0x3d	; 61
   18546:	de b7       	in	r29, 0x3e	; 62
   18548:	2b 97       	sbiw	r28, 0x0b	; 11
   1854a:	cd bf       	out	0x3d, r28	; 61
   1854c:	de bf       	out	0x3e, r29	; 62
   1854e:	8b 87       	std	Y+11, r24	; 0x0b
   18550:	8b 85       	ldd	r24, Y+11	; 0x0b
   18552:	cd df       	rcall	.-102    	; 0x184ee <udd_ep_get_job>
   18554:	8b 83       	std	Y+3, r24	; 0x03
   18556:	9c 83       	std	Y+4, r25	; 0x04
   18558:	8b 85       	ldd	r24, Y+11	; 0x0b
   1855a:	43 dc       	rcall	.-1914   	; 0x17de2 <udd_ep_get_ctrl>
   1855c:	8d 83       	std	Y+5, r24	; 0x05
   1855e:	9e 83       	std	Y+6, r25	; 0x06
   18560:	8d 81       	ldd	r24, Y+5	; 0x05
   18562:	9e 81       	ldd	r25, Y+6	; 0x06
   18564:	84 df       	rcall	.-248    	; 0x1846e <udd_ep_get_size>
   18566:	8f 83       	std	Y+7, r24	; 0x07
   18568:	98 87       	std	Y+8, r25	; 0x08
   1856a:	8b 85       	ldd	r24, Y+11	; 0x0b
   1856c:	88 23       	and	r24, r24
   1856e:	0c f0       	brlt	.+2      	; 0x18572 <udd_ep_trans_complet+0x34>
   18570:	aa c0       	rjmp	.+340    	; 0x186c6 <udd_ep_trans_complet+0x188>
   18572:	8d 81       	ldd	r24, Y+5	; 0x05
   18574:	9e 81       	ldd	r25, Y+6	; 0x06
   18576:	fc 01       	movw	r30, r24
   18578:	86 81       	ldd	r24, Z+6	; 0x06
   1857a:	97 81       	ldd	r25, Z+7	; 0x07
   1857c:	89 87       	std	Y+9, r24	; 0x09
   1857e:	9a 87       	std	Y+10, r25	; 0x0a
   18580:	8b 81       	ldd	r24, Y+3	; 0x03
   18582:	9c 81       	ldd	r25, Y+4	; 0x04
   18584:	fc 01       	movw	r30, r24
   18586:	25 81       	ldd	r18, Z+5	; 0x05
   18588:	36 81       	ldd	r19, Z+6	; 0x06
   1858a:	89 85       	ldd	r24, Y+9	; 0x09
   1858c:	9a 85       	ldd	r25, Y+10	; 0x0a
   1858e:	28 0f       	add	r18, r24
   18590:	39 1f       	adc	r19, r25
   18592:	8b 81       	ldd	r24, Y+3	; 0x03
   18594:	9c 81       	ldd	r25, Y+4	; 0x04
   18596:	fc 01       	movw	r30, r24
   18598:	25 83       	std	Z+5, r18	; 0x05
   1859a:	36 83       	std	Z+6, r19	; 0x06
   1859c:	8b 81       	ldd	r24, Y+3	; 0x03
   1859e:	9c 81       	ldd	r25, Y+4	; 0x04
   185a0:	fc 01       	movw	r30, r24
   185a2:	25 81       	ldd	r18, Z+5	; 0x05
   185a4:	36 81       	ldd	r19, Z+6	; 0x06
   185a6:	8b 81       	ldd	r24, Y+3	; 0x03
   185a8:	9c 81       	ldd	r25, Y+4	; 0x04
   185aa:	fc 01       	movw	r30, r24
   185ac:	83 81       	ldd	r24, Z+3	; 0x03
   185ae:	94 81       	ldd	r25, Z+4	; 0x04
   185b0:	28 17       	cp	r18, r24
   185b2:	39 07       	cpc	r19, r25
   185b4:	09 f4       	brne	.+2      	; 0x185b8 <udd_ep_trans_complet+0x7a>
   185b6:	68 c0       	rjmp	.+208    	; 0x18688 <udd_ep_trans_complet+0x14a>
   185b8:	8b 81       	ldd	r24, Y+3	; 0x03
   185ba:	9c 81       	ldd	r25, Y+4	; 0x04
   185bc:	fc 01       	movw	r30, r24
   185be:	23 81       	ldd	r18, Z+3	; 0x03
   185c0:	34 81       	ldd	r19, Z+4	; 0x04
   185c2:	8b 81       	ldd	r24, Y+3	; 0x03
   185c4:	9c 81       	ldd	r25, Y+4	; 0x04
   185c6:	fc 01       	movw	r30, r24
   185c8:	85 81       	ldd	r24, Z+5	; 0x05
   185ca:	96 81       	ldd	r25, Z+6	; 0x06
   185cc:	a9 01       	movw	r20, r18
   185ce:	48 1b       	sub	r20, r24
   185d0:	59 0b       	sbc	r21, r25
   185d2:	ca 01       	movw	r24, r20
   185d4:	89 83       	std	Y+1, r24	; 0x01
   185d6:	9a 83       	std	Y+2, r25	; 0x02
   185d8:	89 81       	ldd	r24, Y+1	; 0x01
   185da:	9a 81       	ldd	r25, Y+2	; 0x02
   185dc:	81 15       	cp	r24, r1
   185de:	94 40       	sbci	r25, 0x04	; 4
   185e0:	70 f0       	brcs	.+28     	; 0x185fe <udd_ep_trans_complet+0xc0>
   185e2:	8f ef       	ldi	r24, 0xFF	; 255
   185e4:	93 e0       	ldi	r25, 0x03	; 3
   185e6:	2f 81       	ldd	r18, Y+7	; 0x07
   185e8:	38 85       	ldd	r19, Y+8	; 0x08
   185ea:	b9 01       	movw	r22, r18
   185ec:	0f 94 8a 2e 	call	0x25d14	; 0x25d14 <__udivmodhi4>
   185f0:	9c 01       	movw	r18, r24
   185f2:	8f ef       	ldi	r24, 0xFF	; 255
   185f4:	93 e0       	ldi	r25, 0x03	; 3
   185f6:	82 1b       	sub	r24, r18
   185f8:	93 0b       	sbc	r25, r19
   185fa:	89 83       	std	Y+1, r24	; 0x01
   185fc:	9a 83       	std	Y+2, r25	; 0x02
   185fe:	8b 81       	ldd	r24, Y+3	; 0x03
   18600:	9c 81       	ldd	r25, Y+4	; 0x04
   18602:	fc 01       	movw	r30, r24
   18604:	80 81       	ld	r24, Z
   18606:	82 70       	andi	r24, 0x02	; 2
   18608:	88 23       	and	r24, r24
   1860a:	61 f0       	breq	.+24     	; 0x18624 <udd_ep_trans_complet+0xe6>
   1860c:	89 81       	ldd	r24, Y+1	; 0x01
   1860e:	9a 81       	ldd	r25, Y+2	; 0x02
   18610:	2f 81       	ldd	r18, Y+7	; 0x07
   18612:	38 85       	ldd	r19, Y+8	; 0x08
   18614:	b9 01       	movw	r22, r18
   18616:	0f 94 8a 2e 	call	0x25d14	; 0x25d14 <__udivmodhi4>
   1861a:	89 2b       	or	r24, r25
   1861c:	19 f4       	brne	.+6      	; 0x18624 <udd_ep_trans_complet+0xe6>
   1861e:	81 e0       	ldi	r24, 0x01	; 1
   18620:	90 e0       	ldi	r25, 0x00	; 0
   18622:	02 c0       	rjmp	.+4      	; 0x18628 <udd_ep_trans_complet+0xea>
   18624:	80 e0       	ldi	r24, 0x00	; 0
   18626:	90 e0       	ldi	r25, 0x00	; 0
   18628:	28 2f       	mov	r18, r24
   1862a:	21 70       	andi	r18, 0x01	; 1
   1862c:	8b 81       	ldd	r24, Y+3	; 0x03
   1862e:	9c 81       	ldd	r25, Y+4	; 0x04
   18630:	21 70       	andi	r18, 0x01	; 1
   18632:	22 0f       	add	r18, r18
   18634:	fc 01       	movw	r30, r24
   18636:	30 81       	ld	r19, Z
   18638:	3d 7f       	andi	r19, 0xFD	; 253
   1863a:	23 2b       	or	r18, r19
   1863c:	fc 01       	movw	r30, r24
   1863e:	20 83       	st	Z, r18
   18640:	8d 81       	ldd	r24, Y+5	; 0x05
   18642:	9e 81       	ldd	r25, Y+6	; 0x06
   18644:	fc 01       	movw	r30, r24
   18646:	16 82       	std	Z+6, r1	; 0x06
   18648:	17 82       	std	Z+7, r1	; 0x07
   1864a:	8d 81       	ldd	r24, Y+5	; 0x05
   1864c:	9e 81       	ldd	r25, Y+6	; 0x06
   1864e:	29 81       	ldd	r18, Y+1	; 0x01
   18650:	3a 81       	ldd	r19, Y+2	; 0x02
   18652:	fc 01       	movw	r30, r24
   18654:	22 83       	std	Z+2, r18	; 0x02
   18656:	33 83       	std	Z+3, r19	; 0x03
   18658:	8b 81       	ldd	r24, Y+3	; 0x03
   1865a:	9c 81       	ldd	r25, Y+4	; 0x04
   1865c:	fc 01       	movw	r30, r24
   1865e:	21 81       	ldd	r18, Z+1	; 0x01
   18660:	32 81       	ldd	r19, Z+2	; 0x02
   18662:	8b 81       	ldd	r24, Y+3	; 0x03
   18664:	9c 81       	ldd	r25, Y+4	; 0x04
   18666:	fc 01       	movw	r30, r24
   18668:	85 81       	ldd	r24, Z+5	; 0x05
   1866a:	96 81       	ldd	r25, Z+6	; 0x06
   1866c:	82 0f       	add	r24, r18
   1866e:	93 1f       	adc	r25, r19
   18670:	9c 01       	movw	r18, r24
   18672:	8d 81       	ldd	r24, Y+5	; 0x05
   18674:	9e 81       	ldd	r25, Y+6	; 0x06
   18676:	fc 01       	movw	r30, r24
   18678:	24 83       	std	Z+4, r18	; 0x04
   1867a:	35 83       	std	Z+5, r19	; 0x05
   1867c:	8d 81       	ldd	r24, Y+5	; 0x05
   1867e:	9e 81       	ldd	r25, Y+6	; 0x06
   18680:	fc 01       	movw	r30, r24
   18682:	02 e0       	ldi	r16, 0x02	; 2
   18684:	06 93       	lac	Z, r16
   18686:	3b c1       	rjmp	.+630    	; 0x188fe <udd_ep_trans_complet+0x3c0>
   18688:	8b 81       	ldd	r24, Y+3	; 0x03
   1868a:	9c 81       	ldd	r25, Y+4	; 0x04
   1868c:	fc 01       	movw	r30, r24
   1868e:	80 81       	ld	r24, Z
   18690:	82 70       	andi	r24, 0x02	; 2
   18692:	88 23       	and	r24, r24
   18694:	09 f4       	brne	.+2      	; 0x18698 <udd_ep_trans_complet+0x15a>
   18696:	0d c1       	rjmp	.+538    	; 0x188b2 <udd_ep_trans_complet+0x374>
   18698:	8b 81       	ldd	r24, Y+3	; 0x03
   1869a:	9c 81       	ldd	r25, Y+4	; 0x04
   1869c:	fc 01       	movw	r30, r24
   1869e:	20 81       	ld	r18, Z
   186a0:	2d 7f       	andi	r18, 0xFD	; 253
   186a2:	fc 01       	movw	r30, r24
   186a4:	20 83       	st	Z, r18
   186a6:	8d 81       	ldd	r24, Y+5	; 0x05
   186a8:	9e 81       	ldd	r25, Y+6	; 0x06
   186aa:	fc 01       	movw	r30, r24
   186ac:	16 82       	std	Z+6, r1	; 0x06
   186ae:	17 82       	std	Z+7, r1	; 0x07
   186b0:	8d 81       	ldd	r24, Y+5	; 0x05
   186b2:	9e 81       	ldd	r25, Y+6	; 0x06
   186b4:	fc 01       	movw	r30, r24
   186b6:	12 82       	std	Z+2, r1	; 0x02
   186b8:	13 82       	std	Z+3, r1	; 0x03
   186ba:	8d 81       	ldd	r24, Y+5	; 0x05
   186bc:	9e 81       	ldd	r25, Y+6	; 0x06
   186be:	fc 01       	movw	r30, r24
   186c0:	02 e0       	ldi	r16, 0x02	; 2
   186c2:	06 93       	lac	Z, r16
   186c4:	1c c1       	rjmp	.+568    	; 0x188fe <udd_ep_trans_complet+0x3c0>
   186c6:	8d 81       	ldd	r24, Y+5	; 0x05
   186c8:	9e 81       	ldd	r25, Y+6	; 0x06
   186ca:	fc 01       	movw	r30, r24
   186cc:	82 81       	ldd	r24, Z+2	; 0x02
   186ce:	93 81       	ldd	r25, Z+3	; 0x03
   186d0:	89 87       	std	Y+9, r24	; 0x09
   186d2:	9a 87       	std	Y+10, r25	; 0x0a
   186d4:	8b 81       	ldd	r24, Y+3	; 0x03
   186d6:	9c 81       	ldd	r25, Y+4	; 0x04
   186d8:	fc 01       	movw	r30, r24
   186da:	80 81       	ld	r24, Z
   186dc:	84 70       	andi	r24, 0x04	; 4
   186de:	88 23       	and	r24, r24
   186e0:	49 f1       	breq	.+82     	; 0x18734 <udd_ep_trans_complet+0x1f6>
   186e2:	8b 81       	ldd	r24, Y+3	; 0x03
   186e4:	9c 81       	ldd	r25, Y+4	; 0x04
   186e6:	fc 01       	movw	r30, r24
   186e8:	83 81       	ldd	r24, Z+3	; 0x03
   186ea:	94 81       	ldd	r25, Z+4	; 0x04
   186ec:	2f 81       	ldd	r18, Y+7	; 0x07
   186ee:	38 85       	ldd	r19, Y+8	; 0x08
   186f0:	b9 01       	movw	r22, r18
   186f2:	0f 94 8a 2e 	call	0x25d14	; 0x25d14 <__udivmodhi4>
   186f6:	ac 01       	movw	r20, r24
   186f8:	8b 85       	ldd	r24, Y+11	; 0x0b
   186fa:	88 2f       	mov	r24, r24
   186fc:	90 e0       	ldi	r25, 0x00	; 0
   186fe:	01 97       	sbiw	r24, 0x01	; 1
   18700:	00 24       	eor	r0, r0
   18702:	96 95       	lsr	r25
   18704:	87 95       	ror	r24
   18706:	07 94       	ror	r0
   18708:	96 95       	lsr	r25
   1870a:	87 95       	ror	r24
   1870c:	07 94       	ror	r0
   1870e:	98 2f       	mov	r25, r24
   18710:	80 2d       	mov	r24, r0
   18712:	bc 01       	movw	r22, r24
   18714:	6f 56       	subi	r22, 0x6F	; 111
   18716:	7a 4d       	sbci	r23, 0xDA	; 218
   18718:	8b 81       	ldd	r24, Y+3	; 0x03
   1871a:	9c 81       	ldd	r25, Y+4	; 0x04
   1871c:	fc 01       	movw	r30, r24
   1871e:	21 81       	ldd	r18, Z+1	; 0x01
   18720:	32 81       	ldd	r19, Z+2	; 0x02
   18722:	8b 81       	ldd	r24, Y+3	; 0x03
   18724:	9c 81       	ldd	r25, Y+4	; 0x04
   18726:	fc 01       	movw	r30, r24
   18728:	85 81       	ldd	r24, Z+5	; 0x05
   1872a:	96 81       	ldd	r25, Z+6	; 0x06
   1872c:	82 0f       	add	r24, r18
   1872e:	93 1f       	adc	r25, r19
   18730:	0f 94 4e 33 	call	0x2669c	; 0x2669c <memcpy>
   18734:	8b 81       	ldd	r24, Y+3	; 0x03
   18736:	9c 81       	ldd	r25, Y+4	; 0x04
   18738:	fc 01       	movw	r30, r24
   1873a:	25 81       	ldd	r18, Z+5	; 0x05
   1873c:	36 81       	ldd	r19, Z+6	; 0x06
   1873e:	89 85       	ldd	r24, Y+9	; 0x09
   18740:	9a 85       	ldd	r25, Y+10	; 0x0a
   18742:	28 0f       	add	r18, r24
   18744:	39 1f       	adc	r19, r25
   18746:	8b 81       	ldd	r24, Y+3	; 0x03
   18748:	9c 81       	ldd	r25, Y+4	; 0x04
   1874a:	fc 01       	movw	r30, r24
   1874c:	25 83       	std	Z+5, r18	; 0x05
   1874e:	36 83       	std	Z+6, r19	; 0x06
   18750:	8b 81       	ldd	r24, Y+3	; 0x03
   18752:	9c 81       	ldd	r25, Y+4	; 0x04
   18754:	fc 01       	movw	r30, r24
   18756:	25 81       	ldd	r18, Z+5	; 0x05
   18758:	36 81       	ldd	r19, Z+6	; 0x06
   1875a:	8b 81       	ldd	r24, Y+3	; 0x03
   1875c:	9c 81       	ldd	r25, Y+4	; 0x04
   1875e:	fc 01       	movw	r30, r24
   18760:	83 81       	ldd	r24, Z+3	; 0x03
   18762:	94 81       	ldd	r25, Z+4	; 0x04
   18764:	82 17       	cp	r24, r18
   18766:	93 07       	cpc	r25, r19
   18768:	50 f4       	brcc	.+20     	; 0x1877e <udd_ep_trans_complet+0x240>
   1876a:	8b 81       	ldd	r24, Y+3	; 0x03
   1876c:	9c 81       	ldd	r25, Y+4	; 0x04
   1876e:	fc 01       	movw	r30, r24
   18770:	23 81       	ldd	r18, Z+3	; 0x03
   18772:	34 81       	ldd	r19, Z+4	; 0x04
   18774:	8b 81       	ldd	r24, Y+3	; 0x03
   18776:	9c 81       	ldd	r25, Y+4	; 0x04
   18778:	fc 01       	movw	r30, r24
   1877a:	25 83       	std	Z+5, r18	; 0x05
   1877c:	36 83       	std	Z+6, r19	; 0x06
   1877e:	8d 81       	ldd	r24, Y+5	; 0x05
   18780:	9e 81       	ldd	r25, Y+6	; 0x06
   18782:	fc 01       	movw	r30, r24
   18784:	26 81       	ldd	r18, Z+6	; 0x06
   18786:	37 81       	ldd	r19, Z+7	; 0x07
   18788:	89 85       	ldd	r24, Y+9	; 0x09
   1878a:	9a 85       	ldd	r25, Y+10	; 0x0a
   1878c:	28 17       	cp	r18, r24
   1878e:	39 07       	cpc	r19, r25
   18790:	09 f0       	breq	.+2      	; 0x18794 <udd_ep_trans_complet+0x256>
   18792:	8f c0       	rjmp	.+286    	; 0x188b2 <udd_ep_trans_complet+0x374>
   18794:	8b 81       	ldd	r24, Y+3	; 0x03
   18796:	9c 81       	ldd	r25, Y+4	; 0x04
   18798:	fc 01       	movw	r30, r24
   1879a:	25 81       	ldd	r18, Z+5	; 0x05
   1879c:	36 81       	ldd	r19, Z+6	; 0x06
   1879e:	8b 81       	ldd	r24, Y+3	; 0x03
   187a0:	9c 81       	ldd	r25, Y+4	; 0x04
   187a2:	fc 01       	movw	r30, r24
   187a4:	83 81       	ldd	r24, Z+3	; 0x03
   187a6:	94 81       	ldd	r25, Z+4	; 0x04
   187a8:	28 17       	cp	r18, r24
   187aa:	39 07       	cpc	r19, r25
   187ac:	09 f4       	brne	.+2      	; 0x187b0 <udd_ep_trans_complet+0x272>
   187ae:	81 c0       	rjmp	.+258    	; 0x188b2 <udd_ep_trans_complet+0x374>
   187b0:	8b 81       	ldd	r24, Y+3	; 0x03
   187b2:	9c 81       	ldd	r25, Y+4	; 0x04
   187b4:	fc 01       	movw	r30, r24
   187b6:	23 81       	ldd	r18, Z+3	; 0x03
   187b8:	34 81       	ldd	r19, Z+4	; 0x04
   187ba:	8b 81       	ldd	r24, Y+3	; 0x03
   187bc:	9c 81       	ldd	r25, Y+4	; 0x04
   187be:	fc 01       	movw	r30, r24
   187c0:	85 81       	ldd	r24, Z+5	; 0x05
   187c2:	96 81       	ldd	r25, Z+6	; 0x06
   187c4:	a9 01       	movw	r20, r18
   187c6:	48 1b       	sub	r20, r24
   187c8:	59 0b       	sbc	r21, r25
   187ca:	ca 01       	movw	r24, r20
   187cc:	89 83       	std	Y+1, r24	; 0x01
   187ce:	9a 83       	std	Y+2, r25	; 0x02
   187d0:	89 81       	ldd	r24, Y+1	; 0x01
   187d2:	9a 81       	ldd	r25, Y+2	; 0x02
   187d4:	81 15       	cp	r24, r1
   187d6:	94 40       	sbci	r25, 0x04	; 4
   187d8:	78 f0       	brcs	.+30     	; 0x187f8 <udd_ep_trans_complet+0x2ba>
   187da:	8f ef       	ldi	r24, 0xFF	; 255
   187dc:	93 e0       	ldi	r25, 0x03	; 3
   187de:	2f 81       	ldd	r18, Y+7	; 0x07
   187e0:	38 85       	ldd	r19, Y+8	; 0x08
   187e2:	b9 01       	movw	r22, r18
   187e4:	0f 94 8a 2e 	call	0x25d14	; 0x25d14 <__udivmodhi4>
   187e8:	9c 01       	movw	r18, r24
   187ea:	8f ef       	ldi	r24, 0xFF	; 255
   187ec:	93 e0       	ldi	r25, 0x03	; 3
   187ee:	82 1b       	sub	r24, r18
   187f0:	93 0b       	sbc	r25, r19
   187f2:	89 83       	std	Y+1, r24	; 0x01
   187f4:	9a 83       	std	Y+2, r25	; 0x02
   187f6:	0e c0       	rjmp	.+28     	; 0x18814 <udd_ep_trans_complet+0x2d6>
   187f8:	89 81       	ldd	r24, Y+1	; 0x01
   187fa:	9a 81       	ldd	r25, Y+2	; 0x02
   187fc:	2f 81       	ldd	r18, Y+7	; 0x07
   187fe:	38 85       	ldd	r19, Y+8	; 0x08
   18800:	b9 01       	movw	r22, r18
   18802:	0f 94 8a 2e 	call	0x25d14	; 0x25d14 <__udivmodhi4>
   18806:	9c 01       	movw	r18, r24
   18808:	89 81       	ldd	r24, Y+1	; 0x01
   1880a:	9a 81       	ldd	r25, Y+2	; 0x02
   1880c:	82 1b       	sub	r24, r18
   1880e:	93 0b       	sbc	r25, r19
   18810:	89 83       	std	Y+1, r24	; 0x01
   18812:	9a 83       	std	Y+2, r25	; 0x02
   18814:	8d 81       	ldd	r24, Y+5	; 0x05
   18816:	9e 81       	ldd	r25, Y+6	; 0x06
   18818:	fc 01       	movw	r30, r24
   1881a:	12 82       	std	Z+2, r1	; 0x02
   1881c:	13 82       	std	Z+3, r1	; 0x03
   1881e:	29 81       	ldd	r18, Y+1	; 0x01
   18820:	3a 81       	ldd	r19, Y+2	; 0x02
   18822:	8f 81       	ldd	r24, Y+7	; 0x07
   18824:	98 85       	ldd	r25, Y+8	; 0x08
   18826:	28 17       	cp	r18, r24
   18828:	39 07       	cpc	r19, r25
   1882a:	20 f5       	brcc	.+72     	; 0x18874 <udd_ep_trans_complet+0x336>
   1882c:	8b 81       	ldd	r24, Y+3	; 0x03
   1882e:	9c 81       	ldd	r25, Y+4	; 0x04
   18830:	fc 01       	movw	r30, r24
   18832:	20 81       	ld	r18, Z
   18834:	24 60       	ori	r18, 0x04	; 4
   18836:	fc 01       	movw	r30, r24
   18838:	20 83       	st	Z, r18
   1883a:	8b 85       	ldd	r24, Y+11	; 0x0b
   1883c:	88 2f       	mov	r24, r24
   1883e:	90 e0       	ldi	r25, 0x00	; 0
   18840:	01 97       	sbiw	r24, 0x01	; 1
   18842:	00 24       	eor	r0, r0
   18844:	96 95       	lsr	r25
   18846:	87 95       	ror	r24
   18848:	07 94       	ror	r0
   1884a:	96 95       	lsr	r25
   1884c:	87 95       	ror	r24
   1884e:	07 94       	ror	r0
   18850:	98 2f       	mov	r25, r24
   18852:	80 2d       	mov	r24, r0
   18854:	8f 56       	subi	r24, 0x6F	; 111
   18856:	9a 4d       	sbci	r25, 0xDA	; 218
   18858:	9c 01       	movw	r18, r24
   1885a:	8d 81       	ldd	r24, Y+5	; 0x05
   1885c:	9e 81       	ldd	r25, Y+6	; 0x06
   1885e:	fc 01       	movw	r30, r24
   18860:	24 83       	std	Z+4, r18	; 0x04
   18862:	35 83       	std	Z+5, r19	; 0x05
   18864:	8d 81       	ldd	r24, Y+5	; 0x05
   18866:	9e 81       	ldd	r25, Y+6	; 0x06
   18868:	2f 81       	ldd	r18, Y+7	; 0x07
   1886a:	38 85       	ldd	r19, Y+8	; 0x08
   1886c:	fc 01       	movw	r30, r24
   1886e:	26 83       	std	Z+6, r18	; 0x06
   18870:	37 83       	std	Z+7, r19	; 0x07
   18872:	19 c0       	rjmp	.+50     	; 0x188a6 <udd_ep_trans_complet+0x368>
   18874:	8b 81       	ldd	r24, Y+3	; 0x03
   18876:	9c 81       	ldd	r25, Y+4	; 0x04
   18878:	fc 01       	movw	r30, r24
   1887a:	21 81       	ldd	r18, Z+1	; 0x01
   1887c:	32 81       	ldd	r19, Z+2	; 0x02
   1887e:	8b 81       	ldd	r24, Y+3	; 0x03
   18880:	9c 81       	ldd	r25, Y+4	; 0x04
   18882:	fc 01       	movw	r30, r24
   18884:	85 81       	ldd	r24, Z+5	; 0x05
   18886:	96 81       	ldd	r25, Z+6	; 0x06
   18888:	82 0f       	add	r24, r18
   1888a:	93 1f       	adc	r25, r19
   1888c:	9c 01       	movw	r18, r24
   1888e:	8d 81       	ldd	r24, Y+5	; 0x05
   18890:	9e 81       	ldd	r25, Y+6	; 0x06
   18892:	fc 01       	movw	r30, r24
   18894:	24 83       	std	Z+4, r18	; 0x04
   18896:	35 83       	std	Z+5, r19	; 0x05
   18898:	8d 81       	ldd	r24, Y+5	; 0x05
   1889a:	9e 81       	ldd	r25, Y+6	; 0x06
   1889c:	29 81       	ldd	r18, Y+1	; 0x01
   1889e:	3a 81       	ldd	r19, Y+2	; 0x02
   188a0:	fc 01       	movw	r30, r24
   188a2:	26 83       	std	Z+6, r18	; 0x06
   188a4:	37 83       	std	Z+7, r19	; 0x07
   188a6:	8d 81       	ldd	r24, Y+5	; 0x05
   188a8:	9e 81       	ldd	r25, Y+6	; 0x06
   188aa:	fc 01       	movw	r30, r24
   188ac:	02 e0       	ldi	r16, 0x02	; 2
   188ae:	06 93       	lac	Z, r16
   188b0:	26 c0       	rjmp	.+76     	; 0x188fe <udd_ep_trans_complet+0x3c0>
   188b2:	8b 81       	ldd	r24, Y+3	; 0x03
   188b4:	9c 81       	ldd	r25, Y+4	; 0x04
   188b6:	fc 01       	movw	r30, r24
   188b8:	80 81       	ld	r24, Z
   188ba:	81 70       	andi	r24, 0x01	; 1
   188bc:	88 23       	and	r24, r24
   188be:	f1 f0       	breq	.+60     	; 0x188fc <udd_ep_trans_complet+0x3be>
   188c0:	8b 81       	ldd	r24, Y+3	; 0x03
   188c2:	9c 81       	ldd	r25, Y+4	; 0x04
   188c4:	fc 01       	movw	r30, r24
   188c6:	20 81       	ld	r18, Z
   188c8:	2e 7f       	andi	r18, 0xFE	; 254
   188ca:	fc 01       	movw	r30, r24
   188cc:	20 83       	st	Z, r18
   188ce:	8b 81       	ldd	r24, Y+3	; 0x03
   188d0:	9c 81       	ldd	r25, Y+4	; 0x04
   188d2:	fc 01       	movw	r30, r24
   188d4:	87 81       	ldd	r24, Z+7	; 0x07
   188d6:	90 85       	ldd	r25, Z+8	; 0x08
   188d8:	89 2b       	or	r24, r25
   188da:	81 f0       	breq	.+32     	; 0x188fc <udd_ep_trans_complet+0x3be>
   188dc:	8b 81       	ldd	r24, Y+3	; 0x03
   188de:	9c 81       	ldd	r25, Y+4	; 0x04
   188e0:	fc 01       	movw	r30, r24
   188e2:	27 81       	ldd	r18, Z+7	; 0x07
   188e4:	30 85       	ldd	r19, Z+8	; 0x08
   188e6:	8b 81       	ldd	r24, Y+3	; 0x03
   188e8:	9c 81       	ldd	r25, Y+4	; 0x04
   188ea:	fc 01       	movw	r30, r24
   188ec:	85 81       	ldd	r24, Z+5	; 0x05
   188ee:	96 81       	ldd	r25, Z+6	; 0x06
   188f0:	4b 85       	ldd	r20, Y+11	; 0x0b
   188f2:	bc 01       	movw	r22, r24
   188f4:	80 e0       	ldi	r24, 0x00	; 0
   188f6:	f9 01       	movw	r30, r18
   188f8:	19 95       	eicall
   188fa:	00 00       	nop
   188fc:	00 00       	nop
   188fe:	2b 96       	adiw	r28, 0x0b	; 11
   18900:	cd bf       	out	0x3d, r28	; 61
   18902:	de bf       	out	0x3e, r29	; 62
   18904:	df 91       	pop	r29
   18906:	cf 91       	pop	r28
   18908:	0f 91       	pop	r16
   1890a:	08 95       	ret

0001890c <osc_get_rate>:
	}
}
//@}

static inline uint32_t osc_get_rate(uint8_t id)
{
   1890c:	cf 93       	push	r28
   1890e:	df 93       	push	r29
   18910:	1f 92       	push	r1
   18912:	cd b7       	in	r28, 0x3d	; 61
   18914:	de b7       	in	r29, 0x3e	; 62
   18916:	89 83       	std	Y+1, r24	; 0x01
	Assert(id != OSC_ID_USBSOF);

	switch (id) {
   18918:	89 81       	ldd	r24, Y+1	; 0x01
   1891a:	88 2f       	mov	r24, r24
   1891c:	90 e0       	ldi	r25, 0x00	; 0
   1891e:	82 30       	cpi	r24, 0x02	; 2
   18920:	91 05       	cpc	r25, r1
   18922:	89 f0       	breq	.+34     	; 0x18946 <osc_get_rate+0x3a>
   18924:	83 30       	cpi	r24, 0x03	; 3
   18926:	91 05       	cpc	r25, r1
   18928:	1c f4       	brge	.+6      	; 0x18930 <osc_get_rate+0x24>
   1892a:	01 97       	sbiw	r24, 0x01	; 1
   1892c:	39 f0       	breq	.+14     	; 0x1893c <osc_get_rate+0x30>
   1892e:	1a c0       	rjmp	.+52     	; 0x18964 <osc_get_rate+0x58>
   18930:	84 30       	cpi	r24, 0x04	; 4
   18932:	91 05       	cpc	r25, r1
   18934:	69 f0       	breq	.+26     	; 0x18950 <osc_get_rate+0x44>
   18936:	08 97       	sbiw	r24, 0x08	; 8
   18938:	81 f0       	breq	.+32     	; 0x1895a <osc_get_rate+0x4e>
   1893a:	14 c0       	rjmp	.+40     	; 0x18964 <osc_get_rate+0x58>
	case OSC_ID_RC2MHZ:
		return 2000000UL;
   1893c:	80 e8       	ldi	r24, 0x80	; 128
   1893e:	94 e8       	ldi	r25, 0x84	; 132
   18940:	ae e1       	ldi	r26, 0x1E	; 30
   18942:	b0 e0       	ldi	r27, 0x00	; 0
   18944:	12 c0       	rjmp	.+36     	; 0x1896a <osc_get_rate+0x5e>

	case OSC_ID_RC32MHZ:
#ifdef CONFIG_OSC_RC32_CAL
		return CONFIG_OSC_RC32_CAL;
   18946:	80 e0       	ldi	r24, 0x00	; 0
   18948:	9c e6       	ldi	r25, 0x6C	; 108
   1894a:	ac ed       	ldi	r26, 0xDC	; 220
   1894c:	b2 e0       	ldi	r27, 0x02	; 2
   1894e:	0d c0       	rjmp	.+26     	; 0x1896a <osc_get_rate+0x5e>
#else
		return 32000000UL;
#endif

	case OSC_ID_RC32KHZ:
		return 32768UL;
   18950:	80 e0       	ldi	r24, 0x00	; 0
   18952:	90 e8       	ldi	r25, 0x80	; 128
   18954:	a0 e0       	ldi	r26, 0x00	; 0
   18956:	b0 e0       	ldi	r27, 0x00	; 0
   18958:	08 c0       	rjmp	.+16     	; 0x1896a <osc_get_rate+0x5e>

#ifdef BOARD_XOSC_HZ
	case OSC_ID_XOSC:
		return BOARD_XOSC_HZ;
   1895a:	80 e0       	ldi	r24, 0x00	; 0
   1895c:	9d e2       	ldi	r25, 0x2D	; 45
   1895e:	a1 e3       	ldi	r26, 0x31	; 49
   18960:	b1 e0       	ldi	r27, 0x01	; 1
   18962:	03 c0       	rjmp	.+6      	; 0x1896a <osc_get_rate+0x5e>
#endif

	default:
		Assert(false);
		return 0;
   18964:	80 e0       	ldi	r24, 0x00	; 0
   18966:	90 e0       	ldi	r25, 0x00	; 0
   18968:	dc 01       	movw	r26, r24
	}
}
   1896a:	bc 01       	movw	r22, r24
   1896c:	cd 01       	movw	r24, r26
   1896e:	0f 90       	pop	r0
   18970:	df 91       	pop	r29
   18972:	cf 91       	pop	r28
   18974:	08 95       	ret

00018976 <pll_get_default_rate_priv>:
 *
 * \retval Output clock rate from PLL.
 */
static inline uint32_t pll_get_default_rate_priv(enum pll_source src,
		unsigned int mul, unsigned int div)
{
   18976:	cf 93       	push	r28
   18978:	df 93       	push	r29
   1897a:	cd b7       	in	r28, 0x3d	; 61
   1897c:	de b7       	in	r29, 0x3e	; 62
   1897e:	29 97       	sbiw	r28, 0x09	; 9
   18980:	cd bf       	out	0x3d, r28	; 61
   18982:	de bf       	out	0x3e, r29	; 62
   18984:	8d 83       	std	Y+5, r24	; 0x05
   18986:	6e 83       	std	Y+6, r22	; 0x06
   18988:	7f 83       	std	Y+7, r23	; 0x07
   1898a:	48 87       	std	Y+8, r20	; 0x08
   1898c:	59 87       	std	Y+9, r21	; 0x09
	uint32_t rate;

	switch (src) {
   1898e:	8d 81       	ldd	r24, Y+5	; 0x05
   18990:	88 2f       	mov	r24, r24
   18992:	90 e0       	ldi	r25, 0x00	; 0
   18994:	80 38       	cpi	r24, 0x80	; 128
   18996:	91 05       	cpc	r25, r1
   18998:	79 f0       	breq	.+30     	; 0x189b8 <pll_get_default_rate_priv+0x42>
   1899a:	80 3c       	cpi	r24, 0xC0	; 192
   1899c:	91 05       	cpc	r25, r1
   1899e:	a9 f0       	breq	.+42     	; 0x189ca <pll_get_default_rate_priv+0x54>
   189a0:	89 2b       	or	r24, r25
   189a2:	09 f0       	breq	.+2      	; 0x189a6 <pll_get_default_rate_priv+0x30>
		rate = osc_get_rate(OSC_ID_XOSC);
		Assert(div == 1);
		break;

	default:
		break;
   189a4:	1b c0       	rjmp	.+54     	; 0x189dc <pll_get_default_rate_priv+0x66>
{
	uint32_t rate;

	switch (src) {
	case PLL_SRC_RC2MHZ:
		rate = 2000000UL;
   189a6:	80 e8       	ldi	r24, 0x80	; 128
   189a8:	94 e8       	ldi	r25, 0x84	; 132
   189aa:	ae e1       	ldi	r26, 0x1E	; 30
   189ac:	b0 e0       	ldi	r27, 0x00	; 0
   189ae:	89 83       	std	Y+1, r24	; 0x01
   189b0:	9a 83       	std	Y+2, r25	; 0x02
   189b2:	ab 83       	std	Y+3, r26	; 0x03
   189b4:	bc 83       	std	Y+4, r27	; 0x04
		Assert(div == 1);
		break;
   189b6:	12 c0       	rjmp	.+36     	; 0x189dc <pll_get_default_rate_priv+0x66>

	case PLL_SRC_RC32MHZ:
#ifdef CONFIG_OSC_RC32_CAL //32MHz oscillator is calibrated to another frequency
		rate = CONFIG_OSC_RC32_CAL / 4;
   189b8:	80 e0       	ldi	r24, 0x00	; 0
   189ba:	9b e1       	ldi	r25, 0x1B	; 27
   189bc:	a7 eb       	ldi	r26, 0xB7	; 183
   189be:	b0 e0       	ldi	r27, 0x00	; 0
   189c0:	89 83       	std	Y+1, r24	; 0x01
   189c2:	9a 83       	std	Y+2, r25	; 0x02
   189c4:	ab 83       	std	Y+3, r26	; 0x03
   189c6:	bc 83       	std	Y+4, r27	; 0x04
#else
		rate = 8000000UL;
 #endif
		Assert(div == 4);
		break;
   189c8:	09 c0       	rjmp	.+18     	; 0x189dc <pll_get_default_rate_priv+0x66>

	case PLL_SRC_XOSC:
		rate = osc_get_rate(OSC_ID_XOSC);
   189ca:	88 e0       	ldi	r24, 0x08	; 8
   189cc:	9f df       	rcall	.-194    	; 0x1890c <osc_get_rate>
   189ce:	dc 01       	movw	r26, r24
   189d0:	cb 01       	movw	r24, r22
   189d2:	89 83       	std	Y+1, r24	; 0x01
   189d4:	9a 83       	std	Y+2, r25	; 0x02
   189d6:	ab 83       	std	Y+3, r26	; 0x03
   189d8:	bc 83       	std	Y+4, r27	; 0x04
		Assert(div == 1);
		break;
   189da:	00 00       	nop
		break;
	}

	Assert(rate >= 440000UL);

	rate *= mul;
   189dc:	8e 81       	ldd	r24, Y+6	; 0x06
   189de:	9f 81       	ldd	r25, Y+7	; 0x07
   189e0:	cc 01       	movw	r24, r24
   189e2:	a0 e0       	ldi	r26, 0x00	; 0
   189e4:	b0 e0       	ldi	r27, 0x00	; 0
   189e6:	29 81       	ldd	r18, Y+1	; 0x01
   189e8:	3a 81       	ldd	r19, Y+2	; 0x02
   189ea:	4b 81       	ldd	r20, Y+3	; 0x03
   189ec:	5c 81       	ldd	r21, Y+4	; 0x04
   189ee:	bc 01       	movw	r22, r24
   189f0:	cd 01       	movw	r24, r26
   189f2:	0f 94 7b 2e 	call	0x25cf6	; 0x25cf6 <__mulsi3>
   189f6:	dc 01       	movw	r26, r24
   189f8:	cb 01       	movw	r24, r22
   189fa:	89 83       	std	Y+1, r24	; 0x01
   189fc:	9a 83       	std	Y+2, r25	; 0x02
   189fe:	ab 83       	std	Y+3, r26	; 0x03
   18a00:	bc 83       	std	Y+4, r27	; 0x04

	Assert(rate >= PLL_MIN_HZ);
	Assert(rate <= PLL_MAX_HZ);

	return rate;
   18a02:	89 81       	ldd	r24, Y+1	; 0x01
   18a04:	9a 81       	ldd	r25, Y+2	; 0x02
   18a06:	ab 81       	ldd	r26, Y+3	; 0x03
   18a08:	bc 81       	ldd	r27, Y+4	; 0x04
}
   18a0a:	bc 01       	movw	r22, r24
   18a0c:	cd 01       	movw	r24, r26
   18a0e:	29 96       	adiw	r28, 0x09	; 9
   18a10:	cd bf       	out	0x3d, r28	; 61
   18a12:	de bf       	out	0x3e, r29	; 62
   18a14:	df 91       	pop	r29
   18a16:	cf 91       	pop	r28
   18a18:	08 95       	ret

00018a1a <sysclk_get_main_hz>:
 * dynamic setups as well.
 *
 * \return Frequency of the main system clock, in Hz.
 */
static inline uint32_t sysclk_get_main_hz(void)
{
   18a1a:	cf 93       	push	r28
   18a1c:	df 93       	push	r29
   18a1e:	cd b7       	in	r28, 0x3d	; 61
   18a20:	de b7       	in	r29, 0x3e	; 62
		return BOARD_XOSC_HZ;
#endif

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLL:
		return pll_get_default_rate(0);
   18a22:	41 e0       	ldi	r20, 0x01	; 1
   18a24:	50 e0       	ldi	r21, 0x00	; 0
   18a26:	63 e0       	ldi	r22, 0x03	; 3
   18a28:	70 e0       	ldi	r23, 0x00	; 0
   18a2a:	80 ec       	ldi	r24, 0xC0	; 192
   18a2c:	a4 df       	rcall	.-184    	; 0x18976 <pll_get_default_rate_priv>
   18a2e:	dc 01       	movw	r26, r24
   18a30:	cb 01       	movw	r24, r22

	default:
		//unhandled_case(CONFIG_SYSCLK_SOURCE);
		return 0;
	}
}
   18a32:	bc 01       	movw	r22, r24
   18a34:	cd 01       	movw	r24, r26
   18a36:	df 91       	pop	r29
   18a38:	cf 91       	pop	r28
   18a3a:	08 95       	ret

00018a3c <sysclk_get_per4_hz>:
 * This clock can run up to four times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER4 clock, in Hz.
 */
static inline uint32_t sysclk_get_per4_hz(void)
{
   18a3c:	cf 93       	push	r28
   18a3e:	df 93       	push	r29
   18a40:	1f 92       	push	r1
   18a42:	cd b7       	in	r28, 0x3d	; 61
   18a44:	de b7       	in	r29, 0x3e	; 62
#endif
	if (CONFIG_SYSCLK_PSADIV & (1U << CLK_PSADIV_gp)) {
		shift = (CONFIG_SYSCLK_PSADIV >> (1 + CLK_PSADIV_gp)) + 1;
	}

	return sysclk_get_main_hz() >> shift;
   18a46:	19 82       	std	Y+1, r1	; 0x01
   18a48:	e8 df       	rcall	.-48     	; 0x18a1a <sysclk_get_main_hz>
   18a4a:	dc 01       	movw	r26, r24
   18a4c:	cb 01       	movw	r24, r22
   18a4e:	29 81       	ldd	r18, Y+1	; 0x01
   18a50:	22 2f       	mov	r18, r18
   18a52:	30 e0       	ldi	r19, 0x00	; 0
   18a54:	04 c0       	rjmp	.+8      	; 0x18a5e <sysclk_get_per4_hz+0x22>
   18a56:	b6 95       	lsr	r27
   18a58:	a7 95       	ror	r26
   18a5a:	97 95       	ror	r25
   18a5c:	87 95       	ror	r24
   18a5e:	2a 95       	dec	r18
}
   18a60:	d2 f7       	brpl	.-12     	; 0x18a56 <sysclk_get_per4_hz+0x1a>
   18a62:	bc 01       	movw	r22, r24
   18a64:	cd 01       	movw	r24, r26
   18a66:	0f 90       	pop	r0
   18a68:	df 91       	pop	r29
   18a6a:	cf 91       	pop	r28
   18a6c:	08 95       	ret

00018a6e <sysclk_get_per2_hz>:
 * This clock can run up to two times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER2 clock, in Hz.
 */
static inline uint32_t sysclk_get_per2_hz(void)
{
   18a6e:	cf 93       	push	r28
   18a70:	df 93       	push	r29
   18a72:	cd b7       	in	r28, 0x3d	; 61
	switch (CONFIG_SYSCLK_PSBCDIV) {
	case SYSCLK_PSBCDIV_1_1: /* Fall through */
	case SYSCLK_PSBCDIV_1_2:
		return sysclk_get_per4_hz();
   18a74:	de b7       	in	r29, 0x3e	; 62
   18a76:	e2 df       	rcall	.-60     	; 0x18a3c <sysclk_get_per4_hz>
   18a78:	dc 01       	movw	r26, r24

	default:
		//unhandled_case(CONFIG_SYSCLK_PSBCDIV);
		return 0;
	}
}
   18a7a:	cb 01       	movw	r24, r22
   18a7c:	bc 01       	movw	r22, r24
   18a7e:	cd 01       	movw	r24, r26
   18a80:	df 91       	pop	r29
   18a82:	cf 91       	pop	r28
   18a84:	08 95       	ret

00018a86 <sysclk_get_per_hz>:
 * is set.
 *
 * \return Frequency of the clk_PER clock, in Hz.
 */
static inline uint32_t sysclk_get_per_hz(void)
{
   18a86:	cf 93       	push	r28
   18a88:	df 93       	push	r29
   18a8a:	cd b7       	in	r28, 0x3d	; 61
	if (CONFIG_SYSCLK_PSBCDIV & (1U << CLK_PSBCDIV_gp))
		return sysclk_get_per2_hz() / 2;
   18a8c:	de b7       	in	r29, 0x3e	; 62
   18a8e:	ef df       	rcall	.-34     	; 0x18a6e <sysclk_get_per2_hz>
   18a90:	dc 01       	movw	r26, r24
   18a92:	cb 01       	movw	r24, r22
   18a94:	b6 95       	lsr	r27
   18a96:	a7 95       	ror	r26
   18a98:	97 95       	ror	r25
	else
		return sysclk_get_per2_hz();
}
   18a9a:	87 95       	ror	r24
   18a9c:	bc 01       	movw	r22, r24
   18a9e:	cd 01       	movw	r24, r26
   18aa0:	df 91       	pop	r29
   18aa2:	cf 91       	pop	r28
   18aa4:	08 95       	ret

00018aa6 <sysclk_get_cpu_hz>:
 * \brief Return the current rate in Hz of the CPU clock.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
   18aa6:	cf 93       	push	r28
   18aa8:	df 93       	push	r29
   18aaa:	cd b7       	in	r28, 0x3d	; 61
	return sysclk_get_per_hz();
   18aac:	de b7       	in	r29, 0x3e	; 62
   18aae:	eb df       	rcall	.-42     	; 0x18a86 <sysclk_get_per_hz>
   18ab0:	dc 01       	movw	r26, r24
}
   18ab2:	cb 01       	movw	r24, r22
   18ab4:	bc 01       	movw	r22, r24
   18ab6:	cd 01       	movw	r24, r26
   18ab8:	df 91       	pop	r29
   18aba:	cf 91       	pop	r28
   18abc:	08 95       	ret

00018abe <tc_write_clock_source>:
 * \param TC_CLKSEL_enum Clock source selection
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
   18abe:	cf 93       	push	r28
   18ac0:	df 93       	push	r29
   18ac2:	00 d0       	rcall	.+0      	; 0x18ac4 <tc_write_clock_source+0x6>
   18ac4:	cd b7       	in	r28, 0x3d	; 61
   18ac6:	de b7       	in	r29, 0x3e	; 62
   18ac8:	89 83       	std	Y+1, r24	; 0x01
   18aca:	9a 83       	std	Y+2, r25	; 0x02
   18acc:	6b 83       	std	Y+3, r22	; 0x03
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
   18ace:	89 81       	ldd	r24, Y+1	; 0x01
   18ad0:	9a 81       	ldd	r25, Y+2	; 0x02
   18ad2:	fc 01       	movw	r30, r24
   18ad4:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
   18ad6:	98 2f       	mov	r25, r24
   18ad8:	90 7f       	andi	r25, 0xF0	; 240
   18ada:	8b 81       	ldd	r24, Y+3	; 0x03
   18adc:	89 2b       	or	r24, r25
   18ade:	28 2f       	mov	r18, r24
   18ae0:	89 81       	ldd	r24, Y+1	; 0x01
   18ae2:	9a 81       	ldd	r25, Y+2	; 0x02
   18ae4:	fc 01       	movw	r30, r24
   18ae6:	20 83       	st	Z, r18
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
			TC_CLKSEL_enum;
}
   18ae8:	00 00       	nop
   18aea:	23 96       	adiw	r28, 0x03	; 3
   18aec:	cd bf       	out	0x3d, r28	; 61
   18aee:	de bf       	out	0x3e, r29	; 62
   18af0:	df 91       	pop	r29
   18af2:	cf 91       	pop	r28
   18af4:	08 95       	ret

00018af6 <tc_write_period>:
 *
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
   18af6:	cf 93       	push	r28
   18af8:	df 93       	push	r29
   18afa:	00 d0       	rcall	.+0      	; 0x18afc <tc_write_period+0x6>
   18afc:	1f 92       	push	r1
   18afe:	cd b7       	in	r28, 0x3d	; 61
   18b00:	de b7       	in	r29, 0x3e	; 62
   18b02:	89 83       	std	Y+1, r24	; 0x01
   18b04:	9a 83       	std	Y+2, r25	; 0x02
   18b06:	6b 83       	std	Y+3, r22	; 0x03
   18b08:	7c 83       	std	Y+4, r23	; 0x04
	((TC0_t *)tc)->PER = per_value;
   18b0a:	89 81       	ldd	r24, Y+1	; 0x01
   18b0c:	9a 81       	ldd	r25, Y+2	; 0x02
   18b0e:	2b 81       	ldd	r18, Y+3	; 0x03
   18b10:	3c 81       	ldd	r19, Y+4	; 0x04
   18b12:	fc 01       	movw	r30, r24
   18b14:	26 a3       	std	Z+38, r18	; 0x26
   18b16:	37 a3       	std	Z+39, r19	; 0x27
}
   18b18:	00 00       	nop
   18b1a:	24 96       	adiw	r28, 0x04	; 4
   18b1c:	cd bf       	out	0x3d, r28	; 61
   18b1e:	de bf       	out	0x3e, r29	; 62
   18b20:	df 91       	pop	r29
   18b22:	cf 91       	pop	r28
   18b24:	08 95       	ret

00018b26 <tc_enable_cc_channels>:
 * \param tc Pointer to TC module.
 * \param enablemask CC channel
 */
static inline void tc_enable_cc_channels(volatile void *tc,
		enum tc_cc_channel_mask_enable_t enablemask)
{
   18b26:	cf 93       	push	r28
   18b28:	df 93       	push	r29
   18b2a:	00 d0       	rcall	.+0      	; 0x18b2c <tc_enable_cc_channels+0x6>
   18b2c:	cd b7       	in	r28, 0x3d	; 61
   18b2e:	de b7       	in	r29, 0x3e	; 62
   18b30:	89 83       	std	Y+1, r24	; 0x01
   18b32:	9a 83       	std	Y+2, r25	; 0x02
   18b34:	6b 83       	std	Y+3, r22	; 0x03
	if (tc_is_tc0(void *tc)) {
   18b36:	89 81       	ldd	r24, Y+1	; 0x01
   18b38:	9a 81       	ldd	r25, Y+2	; 0x02
   18b3a:	80 74       	andi	r24, 0x40	; 64
   18b3c:	99 27       	eor	r25, r25
   18b3e:	89 2b       	or	r24, r25
   18b40:	61 f4       	brne	.+24     	; 0x18b5a <tc_enable_cc_channels+0x34>
		((TC0_t *)tc)->CTRLB |= enablemask;
   18b42:	89 81       	ldd	r24, Y+1	; 0x01
   18b44:	9a 81       	ldd	r25, Y+2	; 0x02
   18b46:	fc 01       	movw	r30, r24
   18b48:	91 81       	ldd	r25, Z+1	; 0x01
   18b4a:	8b 81       	ldd	r24, Y+3	; 0x03
   18b4c:	29 2f       	mov	r18, r25
   18b4e:	28 2b       	or	r18, r24
   18b50:	89 81       	ldd	r24, Y+1	; 0x01
   18b52:	9a 81       	ldd	r25, Y+2	; 0x02
   18b54:	fc 01       	movw	r30, r24
   18b56:	21 83       	std	Z+1, r18	; 0x01
	} else if (tc_is_tc1(void *tc)) {
		((TC1_t *)tc)->CTRLB |=
				enablemask & (TC1_CCAEN_bm | TC1_CCBEN_bm);
	}
}
   18b58:	13 c0       	rjmp	.+38     	; 0x18b80 <tc_enable_cc_channels+0x5a>
static inline void tc_enable_cc_channels(volatile void *tc,
		enum tc_cc_channel_mask_enable_t enablemask)
{
	if (tc_is_tc0(void *tc)) {
		((TC0_t *)tc)->CTRLB |= enablemask;
	} else if (tc_is_tc1(void *tc)) {
   18b5a:	89 81       	ldd	r24, Y+1	; 0x01
   18b5c:	9a 81       	ldd	r25, Y+2	; 0x02
   18b5e:	80 74       	andi	r24, 0x40	; 64
   18b60:	99 27       	eor	r25, r25
   18b62:	89 2b       	or	r24, r25
   18b64:	69 f0       	breq	.+26     	; 0x18b80 <tc_enable_cc_channels+0x5a>
		((TC1_t *)tc)->CTRLB |=
   18b66:	89 81       	ldd	r24, Y+1	; 0x01
   18b68:	9a 81       	ldd	r25, Y+2	; 0x02
   18b6a:	fc 01       	movw	r30, r24
   18b6c:	81 81       	ldd	r24, Z+1	; 0x01
   18b6e:	98 2f       	mov	r25, r24
   18b70:	8b 81       	ldd	r24, Y+3	; 0x03
   18b72:	80 73       	andi	r24, 0x30	; 48
   18b74:	89 2b       	or	r24, r25
   18b76:	28 2f       	mov	r18, r24
   18b78:	89 81       	ldd	r24, Y+1	; 0x01
   18b7a:	9a 81       	ldd	r25, Y+2	; 0x02
   18b7c:	fc 01       	movw	r30, r24
   18b7e:	21 83       	std	Z+1, r18	; 0x01
				enablemask & (TC1_CCAEN_bm | TC1_CCBEN_bm);
	}
}
   18b80:	00 00       	nop
   18b82:	23 96       	adiw	r28, 0x03	; 3
   18b84:	cd bf       	out	0x3d, r28	; 61
   18b86:	de bf       	out	0x3e, r29	; 62
   18b88:	df 91       	pop	r29
   18b8a:	cf 91       	pop	r28
   18b8c:	08 95       	ret

00018b8e <tc_write_cc_buffer>:
 * \param channel_index CC Channel
 * \param buffer_value Counter Buffer value
 */
static inline void tc_write_cc_buffer(volatile void *tc,
		enum tc_cc_channel_t channel_index, uint16_t buffer_value)
{
   18b8e:	cf 93       	push	r28
   18b90:	df 93       	push	r29
   18b92:	cd b7       	in	r28, 0x3d	; 61
   18b94:	de b7       	in	r29, 0x3e	; 62
   18b96:	25 97       	sbiw	r28, 0x05	; 5
   18b98:	cd bf       	out	0x3d, r28	; 61
   18b9a:	de bf       	out	0x3e, r29	; 62
   18b9c:	89 83       	std	Y+1, r24	; 0x01
   18b9e:	9a 83       	std	Y+2, r25	; 0x02
   18ba0:	6b 83       	std	Y+3, r22	; 0x03
   18ba2:	4c 83       	std	Y+4, r20	; 0x04
   18ba4:	5d 83       	std	Y+5, r21	; 0x05
	if (tc_is_tc0(void *tc)) {
   18ba6:	89 81       	ldd	r24, Y+1	; 0x01
   18ba8:	9a 81       	ldd	r25, Y+2	; 0x02
   18baa:	80 74       	andi	r24, 0x40	; 64
   18bac:	99 27       	eor	r25, r25
   18bae:	89 2b       	or	r24, r25
   18bb0:	99 f5       	brne	.+102    	; 0x18c18 <tc_write_cc_buffer+0x8a>
		switch (channel_index) {
   18bb2:	8b 81       	ldd	r24, Y+3	; 0x03
   18bb4:	88 2f       	mov	r24, r24
   18bb6:	90 e0       	ldi	r25, 0x00	; 0
   18bb8:	82 30       	cpi	r24, 0x02	; 2
   18bba:	91 05       	cpc	r25, r1
   18bbc:	a1 f0       	breq	.+40     	; 0x18be6 <tc_write_cc_buffer+0x58>
   18bbe:	83 30       	cpi	r24, 0x03	; 3
   18bc0:	91 05       	cpc	r25, r1
   18bc2:	1c f4       	brge	.+6      	; 0x18bca <tc_write_cc_buffer+0x3c>
   18bc4:	01 97       	sbiw	r24, 0x01	; 1
   18bc6:	39 f0       	breq	.+14     	; 0x18bd6 <tc_write_cc_buffer+0x48>
   18bc8:	46 c0       	rjmp	.+140    	; 0x18c56 <tc_write_cc_buffer+0xc8>
   18bca:	83 30       	cpi	r24, 0x03	; 3
   18bcc:	91 05       	cpc	r25, r1
   18bce:	99 f0       	breq	.+38     	; 0x18bf6 <tc_write_cc_buffer+0x68>
   18bd0:	04 97       	sbiw	r24, 0x04	; 4
   18bd2:	c9 f0       	breq	.+50     	; 0x18c06 <tc_write_cc_buffer+0x78>
   18bd4:	40 c0       	rjmp	.+128    	; 0x18c56 <tc_write_cc_buffer+0xc8>
		case TC_CCA:
			((TC0_t *)tc)->CCABUF = buffer_value;
   18bd6:	89 81       	ldd	r24, Y+1	; 0x01
   18bd8:	9a 81       	ldd	r25, Y+2	; 0x02
   18bda:	2c 81       	ldd	r18, Y+4	; 0x04
   18bdc:	3d 81       	ldd	r19, Y+5	; 0x05
   18bde:	fc 01       	movw	r30, r24
   18be0:	20 af       	std	Z+56, r18	; 0x38
   18be2:	31 af       	std	Z+57, r19	; 0x39
			break;
   18be4:	38 c0       	rjmp	.+112    	; 0x18c56 <tc_write_cc_buffer+0xc8>
		case TC_CCB:
			((TC0_t *)tc)->CCBBUF = buffer_value;
   18be6:	89 81       	ldd	r24, Y+1	; 0x01
   18be8:	9a 81       	ldd	r25, Y+2	; 0x02
   18bea:	2c 81       	ldd	r18, Y+4	; 0x04
   18bec:	3d 81       	ldd	r19, Y+5	; 0x05
   18bee:	fc 01       	movw	r30, r24
   18bf0:	22 af       	std	Z+58, r18	; 0x3a
   18bf2:	33 af       	std	Z+59, r19	; 0x3b
			break;
   18bf4:	30 c0       	rjmp	.+96     	; 0x18c56 <tc_write_cc_buffer+0xc8>
		case TC_CCC:
			((TC0_t *)tc)->CCCBUF = buffer_value;
   18bf6:	89 81       	ldd	r24, Y+1	; 0x01
   18bf8:	9a 81       	ldd	r25, Y+2	; 0x02
   18bfa:	2c 81       	ldd	r18, Y+4	; 0x04
   18bfc:	3d 81       	ldd	r19, Y+5	; 0x05
   18bfe:	fc 01       	movw	r30, r24
   18c00:	24 af       	std	Z+60, r18	; 0x3c
   18c02:	35 af       	std	Z+61, r19	; 0x3d
			break;
   18c04:	28 c0       	rjmp	.+80     	; 0x18c56 <tc_write_cc_buffer+0xc8>
		case TC_CCD:
			((TC0_t *)tc)->CCDBUF = buffer_value;
   18c06:	89 81       	ldd	r24, Y+1	; 0x01
   18c08:	9a 81       	ldd	r25, Y+2	; 0x02
   18c0a:	2c 81       	ldd	r18, Y+4	; 0x04
   18c0c:	3d 81       	ldd	r19, Y+5	; 0x05
   18c0e:	fc 01       	movw	r30, r24
   18c10:	26 af       	std	Z+62, r18	; 0x3e
   18c12:	37 af       	std	Z+63, r19	; 0x3f
			break;
   18c14:	00 00       	nop
   18c16:	1f c0       	rjmp	.+62     	; 0x18c56 <tc_write_cc_buffer+0xc8>
		}
	} else if (tc_is_tc1(void *tc)) {
   18c18:	89 81       	ldd	r24, Y+1	; 0x01
   18c1a:	9a 81       	ldd	r25, Y+2	; 0x02
   18c1c:	80 74       	andi	r24, 0x40	; 64
   18c1e:	99 27       	eor	r25, r25
   18c20:	89 2b       	or	r24, r25
   18c22:	c9 f0       	breq	.+50     	; 0x18c56 <tc_write_cc_buffer+0xc8>
			switch (channel_index) {
   18c24:	8b 81       	ldd	r24, Y+3	; 0x03
   18c26:	88 2f       	mov	r24, r24
   18c28:	90 e0       	ldi	r25, 0x00	; 0
   18c2a:	81 30       	cpi	r24, 0x01	; 1
   18c2c:	91 05       	cpc	r25, r1
   18c2e:	19 f0       	breq	.+6      	; 0x18c36 <tc_write_cc_buffer+0xa8>
   18c30:	02 97       	sbiw	r24, 0x02	; 2
   18c32:	49 f0       	breq	.+18     	; 0x18c46 <tc_write_cc_buffer+0xb8>
				break;
			case TC_CCB:
				((TC1_t *)tc)->CCBBUF = buffer_value;
				break;
			default:
				return;
   18c34:	10 c0       	rjmp	.+32     	; 0x18c56 <tc_write_cc_buffer+0xc8>
			break;
		}
	} else if (tc_is_tc1(void *tc)) {
			switch (channel_index) {
			case TC_CCA:
				((TC1_t *)tc)->CCABUF = buffer_value;
   18c36:	89 81       	ldd	r24, Y+1	; 0x01
   18c38:	9a 81       	ldd	r25, Y+2	; 0x02
   18c3a:	2c 81       	ldd	r18, Y+4	; 0x04
   18c3c:	3d 81       	ldd	r19, Y+5	; 0x05
   18c3e:	fc 01       	movw	r30, r24
   18c40:	20 af       	std	Z+56, r18	; 0x38
   18c42:	31 af       	std	Z+57, r19	; 0x39
				break;
   18c44:	08 c0       	rjmp	.+16     	; 0x18c56 <tc_write_cc_buffer+0xc8>
			case TC_CCB:
				((TC1_t *)tc)->CCBBUF = buffer_value;
   18c46:	89 81       	ldd	r24, Y+1	; 0x01
   18c48:	9a 81       	ldd	r25, Y+2	; 0x02
   18c4a:	2c 81       	ldd	r18, Y+4	; 0x04
   18c4c:	3d 81       	ldd	r19, Y+5	; 0x05
   18c4e:	fc 01       	movw	r30, r24
   18c50:	22 af       	std	Z+58, r18	; 0x3a
   18c52:	33 af       	std	Z+59, r19	; 0x3b
				break;
   18c54:	00 00       	nop
			default:
				return;
			}
		}
}
   18c56:	25 96       	adiw	r28, 0x05	; 5
   18c58:	cd bf       	out	0x3d, r28	; 61
   18c5a:	de bf       	out	0x3e, r29	; 62
   18c5c:	df 91       	pop	r29
   18c5e:	cf 91       	pop	r28
   18c60:	08 95       	ret

00018c62 <tc_set_wgm>:
 *
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
   18c62:	cf 93       	push	r28
   18c64:	df 93       	push	r29
   18c66:	00 d0       	rcall	.+0      	; 0x18c68 <tc_set_wgm+0x6>
   18c68:	cd b7       	in	r28, 0x3d	; 61
   18c6a:	de b7       	in	r29, 0x3e	; 62
   18c6c:	89 83       	std	Y+1, r24	; 0x01
   18c6e:	9a 83       	std	Y+2, r25	; 0x02
   18c70:	6b 83       	std	Y+3, r22	; 0x03
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
   18c72:	89 81       	ldd	r24, Y+1	; 0x01
   18c74:	9a 81       	ldd	r25, Y+2	; 0x02
   18c76:	fc 01       	movw	r30, r24
   18c78:	81 81       	ldd	r24, Z+1	; 0x01
   18c7a:	98 2f       	mov	r25, r24
   18c7c:	98 7f       	andi	r25, 0xF8	; 248
   18c7e:	8b 81       	ldd	r24, Y+3	; 0x03
   18c80:	89 2b       	or	r24, r25
   18c82:	28 2f       	mov	r18, r24
   18c84:	89 81       	ldd	r24, Y+1	; 0x01
   18c86:	9a 81       	ldd	r25, Y+2	; 0x02
   18c88:	fc 01       	movw	r30, r24
   18c8a:	21 83       	std	Z+1, r18	; 0x01
}
   18c8c:	00 00       	nop
   18c8e:	23 96       	adiw	r28, 0x03	; 3
   18c90:	cd bf       	out	0x3d, r28	; 61
   18c92:	de bf       	out	0x3e, r29	; 62
   18c94:	df 91       	pop	r29
   18c96:	cf 91       	pop	r28
   18c98:	08 95       	ret

00018c9a <pwm_set_duty_cycle_percent>:
 * \param *config           Pointer to the PWM configuration struct
 * \param duty_cycle_scale  Duty cycle as a value between 0 and 100.
 */
static inline void pwm_set_duty_cycle_percent(struct pwm_config *config,
		uint8_t duty_cycle_scale)
{
   18c9a:	cf 93       	push	r28
   18c9c:	df 93       	push	r29
   18c9e:	00 d0       	rcall	.+0      	; 0x18ca0 <pwm_set_duty_cycle_percent+0x6>
   18ca0:	cd b7       	in	r28, 0x3d	; 61
   18ca2:	de b7       	in	r29, 0x3e	; 62
   18ca4:	89 83       	std	Y+1, r24	; 0x01
   18ca6:	9a 83       	std	Y+2, r25	; 0x02
   18ca8:	6b 83       	std	Y+3, r22	; 0x03
	Assert( duty_cycle_scale <= 100 );
	tc_write_cc_buffer(config->tc, (enum tc_cc_channel_t)config->channel,
			(uint16_t)(((uint32_t)config->period *
   18caa:	89 81       	ldd	r24, Y+1	; 0x01
   18cac:	9a 81       	ldd	r25, Y+2	; 0x02
   18cae:	fc 01       	movw	r30, r24
   18cb0:	85 81       	ldd	r24, Z+5	; 0x05
   18cb2:	96 81       	ldd	r25, Z+6	; 0x06
   18cb4:	9c 01       	movw	r18, r24
   18cb6:	40 e0       	ldi	r20, 0x00	; 0
   18cb8:	50 e0       	ldi	r21, 0x00	; 0
			(uint32_t)duty_cycle_scale) / 100));
   18cba:	8b 81       	ldd	r24, Y+3	; 0x03
   18cbc:	88 2f       	mov	r24, r24
   18cbe:	90 e0       	ldi	r25, 0x00	; 0
   18cc0:	a0 e0       	ldi	r26, 0x00	; 0
   18cc2:	b0 e0       	ldi	r27, 0x00	; 0
static inline void pwm_set_duty_cycle_percent(struct pwm_config *config,
		uint8_t duty_cycle_scale)
{
	Assert( duty_cycle_scale <= 100 );
	tc_write_cc_buffer(config->tc, (enum tc_cc_channel_t)config->channel,
			(uint16_t)(((uint32_t)config->period *
   18cc4:	bc 01       	movw	r22, r24
   18cc6:	cd 01       	movw	r24, r26
   18cc8:	0f 94 7b 2e 	call	0x25cf6	; 0x25cf6 <__mulsi3>
   18ccc:	dc 01       	movw	r26, r24
   18cce:	cb 01       	movw	r24, r22
			(uint32_t)duty_cycle_scale) / 100));
   18cd0:	24 e6       	ldi	r18, 0x64	; 100
   18cd2:	30 e0       	ldi	r19, 0x00	; 0
   18cd4:	40 e0       	ldi	r20, 0x00	; 0
   18cd6:	50 e0       	ldi	r21, 0x00	; 0
   18cd8:	bc 01       	movw	r22, r24
   18cda:	cd 01       	movw	r24, r26
   18cdc:	0f 94 b1 2e 	call	0x25d62	; 0x25d62 <__udivmodsi4>
   18ce0:	da 01       	movw	r26, r20
   18ce2:	c9 01       	movw	r24, r18
 */
static inline void pwm_set_duty_cycle_percent(struct pwm_config *config,
		uint8_t duty_cycle_scale)
{
	Assert( duty_cycle_scale <= 100 );
	tc_write_cc_buffer(config->tc, (enum tc_cc_channel_t)config->channel,
   18ce4:	9c 01       	movw	r18, r24
   18ce6:	89 81       	ldd	r24, Y+1	; 0x01
   18ce8:	9a 81       	ldd	r25, Y+2	; 0x02
   18cea:	fc 01       	movw	r30, r24
   18cec:	62 81       	ldd	r22, Z+2	; 0x02
   18cee:	89 81       	ldd	r24, Y+1	; 0x01
   18cf0:	9a 81       	ldd	r25, Y+2	; 0x02
   18cf2:	fc 01       	movw	r30, r24
   18cf4:	80 81       	ld	r24, Z
   18cf6:	91 81       	ldd	r25, Z+1	; 0x01
   18cf8:	a9 01       	movw	r20, r18
   18cfa:	49 df       	rcall	.-366    	; 0x18b8e <tc_write_cc_buffer>
			(uint16_t)(((uint32_t)config->period *
			(uint32_t)duty_cycle_scale) / 100));
}
   18cfc:	00 00       	nop
   18cfe:	23 96       	adiw	r28, 0x03	; 3
   18d00:	cd bf       	out	0x3d, r28	; 61
   18d02:	de bf       	out	0x3e, r29	; 62
   18d04:	df 91       	pop	r29
   18d06:	cf 91       	pop	r28
   18d08:	08 95       	ret

00018d0a <pwm_set_frequency>:
 *
 * \param config Pointer to PWM configuration.
 * \param freq_hz Wanted PWM frequency in Hz.
 */
void pwm_set_frequency(struct pwm_config *config, uint16_t freq_hz)
{
   18d0a:	ef 92       	push	r14
   18d0c:	ff 92       	push	r15
   18d0e:	0f 93       	push	r16
   18d10:	1f 93       	push	r17
   18d12:	cf 93       	push	r28
   18d14:	df 93       	push	r29
   18d16:	cd b7       	in	r28, 0x3d	; 61
   18d18:	de b7       	in	r29, 0x3e	; 62
   18d1a:	2c 97       	sbiw	r28, 0x0c	; 12
   18d1c:	cd bf       	out	0x3d, r28	; 61
   18d1e:	de bf       	out	0x3e, r29	; 62
   18d20:	89 87       	std	Y+9, r24	; 0x09
   18d22:	9a 87       	std	Y+10, r25	; 0x0a
   18d24:	6b 87       	std	Y+11, r22	; 0x0b
	uint32_t cpu_hz = sysclk_get_cpu_hz();
   18d26:	7c 87       	std	Y+12, r23	; 0x0c
   18d28:	be de       	rcall	.-644    	; 0x18aa6 <sysclk_get_cpu_hz>
   18d2a:	dc 01       	movw	r26, r24
   18d2c:	cb 01       	movw	r24, r22
   18d2e:	8b 83       	std	Y+3, r24	; 0x03
   18d30:	9c 83       	std	Y+4, r25	; 0x04
   18d32:	ad 83       	std	Y+5, r26	; 0x05
	/* Avoid division by zero. */
	Assert(freq_hz != 0);

	/* Calculate the smallest divider for the requested frequency
	   related to the CPU frequency */
	smallest_div = cpu_hz / freq_hz / 0xFFFF;
   18d34:	be 83       	std	Y+6, r27	; 0x06
   18d36:	8b 85       	ldd	r24, Y+11	; 0x0b
   18d38:	9c 85       	ldd	r25, Y+12	; 0x0c
   18d3a:	9c 01       	movw	r18, r24
   18d3c:	40 e0       	ldi	r20, 0x00	; 0
   18d3e:	50 e0       	ldi	r21, 0x00	; 0
   18d40:	8b 81       	ldd	r24, Y+3	; 0x03
   18d42:	9c 81       	ldd	r25, Y+4	; 0x04
   18d44:	ad 81       	ldd	r26, Y+5	; 0x05
   18d46:	be 81       	ldd	r27, Y+6	; 0x06
   18d48:	bc 01       	movw	r22, r24
   18d4a:	cd 01       	movw	r24, r26
   18d4c:	0f 94 b1 2e 	call	0x25d62	; 0x25d62 <__udivmodsi4>
   18d50:	da 01       	movw	r26, r20
   18d52:	c9 01       	movw	r24, r18
   18d54:	2f ef       	ldi	r18, 0xFF	; 255
   18d56:	3f ef       	ldi	r19, 0xFF	; 255
   18d58:	40 e0       	ldi	r20, 0x00	; 0
   18d5a:	50 e0       	ldi	r21, 0x00	; 0
   18d5c:	bc 01       	movw	r22, r24
   18d5e:	cd 01       	movw	r24, r26
   18d60:	0f 94 b1 2e 	call	0x25d62	; 0x25d62 <__udivmodsi4>
   18d64:	da 01       	movw	r26, r20
   18d66:	c9 01       	movw	r24, r18
   18d68:	8f 83       	std	Y+7, r24	; 0x07
	if (smallest_div < 1) {
   18d6a:	98 87       	std	Y+8, r25	; 0x08
   18d6c:	8f 81       	ldd	r24, Y+7	; 0x07
   18d6e:	98 85       	ldd	r25, Y+8	; 0x08
   18d70:	89 2b       	or	r24, r25
		dividor = 1;
   18d72:	51 f4       	brne	.+20     	; 0x18d88 <pwm_set_frequency+0x7e>
   18d74:	81 e0       	ldi	r24, 0x01	; 1
   18d76:	90 e0       	ldi	r25, 0x00	; 0
   18d78:	89 83       	std	Y+1, r24	; 0x01
		config->clk_sel = PWM_CLK_DIV1;
   18d7a:	9a 83       	std	Y+2, r25	; 0x02
   18d7c:	89 85       	ldd	r24, Y+9	; 0x09
   18d7e:	9a 85       	ldd	r25, Y+10	; 0x0a
   18d80:	21 e0       	ldi	r18, 0x01	; 1
   18d82:	fc 01       	movw	r30, r24
   18d84:	24 83       	std	Z+4, r18	; 0x04
	} else if (smallest_div < 2) {
   18d86:	52 c0       	rjmp	.+164    	; 0x18e2c <pwm_set_frequency+0x122>
   18d88:	8f 81       	ldd	r24, Y+7	; 0x07
   18d8a:	98 85       	ldd	r25, Y+8	; 0x08
   18d8c:	02 97       	sbiw	r24, 0x02	; 2
		dividor = 2;
   18d8e:	50 f4       	brcc	.+20     	; 0x18da4 <pwm_set_frequency+0x9a>
   18d90:	82 e0       	ldi	r24, 0x02	; 2
   18d92:	90 e0       	ldi	r25, 0x00	; 0
   18d94:	89 83       	std	Y+1, r24	; 0x01
		config->clk_sel = PWM_CLK_DIV2;
   18d96:	9a 83       	std	Y+2, r25	; 0x02
   18d98:	89 85       	ldd	r24, Y+9	; 0x09
   18d9a:	9a 85       	ldd	r25, Y+10	; 0x0a
   18d9c:	22 e0       	ldi	r18, 0x02	; 2
   18d9e:	fc 01       	movw	r30, r24
   18da0:	24 83       	std	Z+4, r18	; 0x04
	} else if (smallest_div < 4) {
   18da2:	44 c0       	rjmp	.+136    	; 0x18e2c <pwm_set_frequency+0x122>
   18da4:	8f 81       	ldd	r24, Y+7	; 0x07
   18da6:	98 85       	ldd	r25, Y+8	; 0x08
   18da8:	04 97       	sbiw	r24, 0x04	; 4
		dividor = 4;
   18daa:	50 f4       	brcc	.+20     	; 0x18dc0 <pwm_set_frequency+0xb6>
   18dac:	84 e0       	ldi	r24, 0x04	; 4
   18dae:	90 e0       	ldi	r25, 0x00	; 0
   18db0:	89 83       	std	Y+1, r24	; 0x01
		config->clk_sel = PWM_CLK_DIV4;
   18db2:	9a 83       	std	Y+2, r25	; 0x02
   18db4:	89 85       	ldd	r24, Y+9	; 0x09
   18db6:	9a 85       	ldd	r25, Y+10	; 0x0a
   18db8:	23 e0       	ldi	r18, 0x03	; 3
   18dba:	fc 01       	movw	r30, r24
   18dbc:	24 83       	std	Z+4, r18	; 0x04
	} else if (smallest_div < 8) {
   18dbe:	36 c0       	rjmp	.+108    	; 0x18e2c <pwm_set_frequency+0x122>
   18dc0:	8f 81       	ldd	r24, Y+7	; 0x07
   18dc2:	98 85       	ldd	r25, Y+8	; 0x08
   18dc4:	08 97       	sbiw	r24, 0x08	; 8
		dividor = 8;
   18dc6:	50 f4       	brcc	.+20     	; 0x18ddc <pwm_set_frequency+0xd2>
   18dc8:	88 e0       	ldi	r24, 0x08	; 8
   18dca:	90 e0       	ldi	r25, 0x00	; 0
   18dcc:	89 83       	std	Y+1, r24	; 0x01
		config->clk_sel = PWM_CLK_DIV8;
   18dce:	9a 83       	std	Y+2, r25	; 0x02
   18dd0:	89 85       	ldd	r24, Y+9	; 0x09
   18dd2:	9a 85       	ldd	r25, Y+10	; 0x0a
   18dd4:	24 e0       	ldi	r18, 0x04	; 4
   18dd6:	fc 01       	movw	r30, r24
   18dd8:	24 83       	std	Z+4, r18	; 0x04
	} else if (smallest_div < 64) {
   18dda:	28 c0       	rjmp	.+80     	; 0x18e2c <pwm_set_frequency+0x122>
   18ddc:	8f 81       	ldd	r24, Y+7	; 0x07
   18dde:	98 85       	ldd	r25, Y+8	; 0x08
   18de0:	80 34       	cpi	r24, 0x40	; 64
   18de2:	91 05       	cpc	r25, r1
		dividor = 64;
   18de4:	50 f4       	brcc	.+20     	; 0x18dfa <pwm_set_frequency+0xf0>
   18de6:	80 e4       	ldi	r24, 0x40	; 64
   18de8:	90 e0       	ldi	r25, 0x00	; 0
   18dea:	89 83       	std	Y+1, r24	; 0x01
		config->clk_sel = PWM_CLK_DIV64;
   18dec:	9a 83       	std	Y+2, r25	; 0x02
   18dee:	89 85       	ldd	r24, Y+9	; 0x09
   18df0:	9a 85       	ldd	r25, Y+10	; 0x0a
   18df2:	25 e0       	ldi	r18, 0x05	; 5
   18df4:	fc 01       	movw	r30, r24
   18df6:	24 83       	std	Z+4, r18	; 0x04
	} else if (smallest_div < 256) {
   18df8:	19 c0       	rjmp	.+50     	; 0x18e2c <pwm_set_frequency+0x122>
   18dfa:	8f 81       	ldd	r24, Y+7	; 0x07
   18dfc:	98 85       	ldd	r25, Y+8	; 0x08
   18dfe:	8f 3f       	cpi	r24, 0xFF	; 255
   18e00:	91 05       	cpc	r25, r1
   18e02:	09 f0       	breq	.+2      	; 0x18e06 <pwm_set_frequency+0xfc>
		dividor = 256;
   18e04:	50 f4       	brcc	.+20     	; 0x18e1a <pwm_set_frequency+0x110>
   18e06:	80 e0       	ldi	r24, 0x00	; 0
   18e08:	91 e0       	ldi	r25, 0x01	; 1
   18e0a:	89 83       	std	Y+1, r24	; 0x01
		config->clk_sel = PWM_CLK_DIV256;
   18e0c:	9a 83       	std	Y+2, r25	; 0x02
   18e0e:	89 85       	ldd	r24, Y+9	; 0x09
   18e10:	9a 85       	ldd	r25, Y+10	; 0x0a
   18e12:	26 e0       	ldi	r18, 0x06	; 6
   18e14:	fc 01       	movw	r30, r24
   18e16:	24 83       	std	Z+4, r18	; 0x04
	} else {
		dividor = 1024;
   18e18:	09 c0       	rjmp	.+18     	; 0x18e2c <pwm_set_frequency+0x122>
   18e1a:	80 e0       	ldi	r24, 0x00	; 0
   18e1c:	94 e0       	ldi	r25, 0x04	; 4
   18e1e:	89 83       	std	Y+1, r24	; 0x01
		config->clk_sel = PWM_CLK_DIV1024;
   18e20:	9a 83       	std	Y+2, r25	; 0x02
   18e22:	89 85       	ldd	r24, Y+9	; 0x09
   18e24:	9a 85       	ldd	r25, Y+10	; 0x0a
   18e26:	27 e0       	ldi	r18, 0x07	; 7
   18e28:	fc 01       	movw	r30, r24
	}

	/* Calculate the period from the just found divider */
	config->period = cpu_hz / dividor / freq_hz;
   18e2a:	24 83       	std	Z+4, r18	; 0x04
   18e2c:	89 81       	ldd	r24, Y+1	; 0x01
   18e2e:	9a 81       	ldd	r25, Y+2	; 0x02
   18e30:	9c 01       	movw	r18, r24
   18e32:	40 e0       	ldi	r20, 0x00	; 0
   18e34:	50 e0       	ldi	r21, 0x00	; 0
   18e36:	8b 81       	ldd	r24, Y+3	; 0x03
   18e38:	9c 81       	ldd	r25, Y+4	; 0x04
   18e3a:	ad 81       	ldd	r26, Y+5	; 0x05
   18e3c:	be 81       	ldd	r27, Y+6	; 0x06
   18e3e:	bc 01       	movw	r22, r24
   18e40:	cd 01       	movw	r24, r26
   18e42:	0f 94 b1 2e 	call	0x25d62	; 0x25d62 <__udivmodsi4>
   18e46:	da 01       	movw	r26, r20
   18e48:	c9 01       	movw	r24, r18
   18e4a:	7c 01       	movw	r14, r24
   18e4c:	8d 01       	movw	r16, r26
   18e4e:	8b 85       	ldd	r24, Y+11	; 0x0b
   18e50:	9c 85       	ldd	r25, Y+12	; 0x0c
   18e52:	9c 01       	movw	r18, r24
   18e54:	40 e0       	ldi	r20, 0x00	; 0
   18e56:	50 e0       	ldi	r21, 0x00	; 0
   18e58:	c8 01       	movw	r24, r16
   18e5a:	b7 01       	movw	r22, r14
   18e5c:	0f 94 b1 2e 	call	0x25d62	; 0x25d62 <__udivmodsi4>
   18e60:	da 01       	movw	r26, r20
   18e62:	c9 01       	movw	r24, r18
   18e64:	9c 01       	movw	r18, r24
   18e66:	89 85       	ldd	r24, Y+9	; 0x09
   18e68:	9a 85       	ldd	r25, Y+10	; 0x0a
   18e6a:	fc 01       	movw	r30, r24
   18e6c:	25 83       	std	Z+5, r18	; 0x05

	/* Make sure our period is at least 100 ticks so we are able to provide
	   a full range (0-100% duty cycle */
	if (config->period < 100) {
   18e6e:	36 83       	std	Z+6, r19	; 0x06
   18e70:	89 85       	ldd	r24, Y+9	; 0x09
   18e72:	9a 85       	ldd	r25, Y+10	; 0x0a
   18e74:	fc 01       	movw	r30, r24
   18e76:	85 81       	ldd	r24, Z+5	; 0x05
   18e78:	96 81       	ldd	r25, Z+6	; 0x06
   18e7a:	84 36       	cpi	r24, 0x64	; 100
   18e7c:	91 05       	cpc	r25, r1
		/* The period is too short. */
		config->clk_sel = PWM_CLK_OFF;
   18e7e:	48 f4       	brcc	.+18     	; 0x18e92 <pwm_set_frequency+0x188>
   18e80:	89 85       	ldd	r24, Y+9	; 0x09
   18e82:	9a 85       	ldd	r25, Y+10	; 0x0a
   18e84:	fc 01       	movw	r30, r24
		config->period = 0;
   18e86:	14 82       	std	Z+4, r1	; 0x04
   18e88:	89 85       	ldd	r24, Y+9	; 0x09
   18e8a:	9a 85       	ldd	r25, Y+10	; 0x0a
   18e8c:	fc 01       	movw	r30, r24
   18e8e:	15 82       	std	Z+5, r1	; 0x05
		Assert(false);
	}
}
   18e90:	16 82       	std	Z+6, r1	; 0x06
   18e92:	00 00       	nop
   18e94:	2c 96       	adiw	r28, 0x0c	; 12
   18e96:	cd bf       	out	0x3d, r28	; 61
   18e98:	de bf       	out	0x3e, r29	; 62
   18e9a:	df 91       	pop	r29
   18e9c:	cf 91       	pop	r28
   18e9e:	1f 91       	pop	r17
   18ea0:	0f 91       	pop	r16
   18ea2:	ff 90       	pop	r15
   18ea4:	ef 90       	pop	r14
   18ea6:	08 95       	ret

00018ea8 <pwm_init>:
 * \param channel \ref pwm_channel_t "CC channel" to use for this PWM.
 * \param freq_hz Frequency to use for this PWM.
  */
void pwm_init(struct pwm_config *config, enum pwm_tc_t tc,
		enum pwm_channel_t channel, uint16_t freq_hz)
{
   18ea8:	cf 93       	push	r28
   18eaa:	df 93       	push	r29
   18eac:	cd b7       	in	r28, 0x3d	; 61
   18eae:	de b7       	in	r29, 0x3e	; 62
   18eb0:	27 97       	sbiw	r28, 0x07	; 7
   18eb2:	cd bf       	out	0x3d, r28	; 61
   18eb4:	de bf       	out	0x3e, r29	; 62
   18eb6:	8a 83       	std	Y+2, r24	; 0x02
   18eb8:	9b 83       	std	Y+3, r25	; 0x03
   18eba:	6c 83       	std	Y+4, r22	; 0x04
   18ebc:	4d 83       	std	Y+5, r20	; 0x05
   18ebe:	2e 83       	std	Y+6, r18	; 0x06
   18ec0:	3f 83       	std	Y+7, r19	; 0x07
	/* Number of channels for this TC */
	uint8_t num_chan = 0;
   18ec2:	19 82       	std	Y+1, r1	; 0x01

	/* Set TC and correct I/O pin to output */
/*
 * Support and FAQ: visit <a href="http://www.atmel.com/design-support/">Atmel Support</a>
 */
	switch (tc) {
   18ec4:	8c 81       	ldd	r24, Y+4	; 0x04
   18ec6:	88 2f       	mov	r24, r24
   18ec8:	90 e0       	ldi	r25, 0x00	; 0
   18eca:	09 2e       	mov	r0, r25
   18ecc:	00 0c       	add	r0, r0
   18ece:	aa 0b       	sbc	r26, r26
   18ed0:	bb 0b       	sbc	r27, r27
   18ed2:	40 e0       	ldi	r20, 0x00	; 0
   18ed4:	50 e0       	ldi	r21, 0x00	; 0
   18ed6:	26 e0       	ldi	r18, 0x06	; 6
   18ed8:	30 e0       	ldi	r19, 0x00	; 0
   18eda:	84 1b       	sub	r24, r20
   18edc:	95 0b       	sbc	r25, r21
   18ede:	28 17       	cp	r18, r24
   18ee0:	39 07       	cpc	r19, r25
   18ee2:	08 f4       	brcc	.+2      	; 0x18ee6 <pwm_init+0x3e>
   18ee4:	ee c0       	rjmp	.+476    	; 0x190c2 <pwm_init+0x21a>
   18ee6:	fc 01       	movw	r30, r24
   18ee8:	88 27       	eor	r24, r24
   18eea:	e8 5e       	subi	r30, 0xE8	; 232
   18eec:	fe 4f       	sbci	r31, 0xFE	; 254
   18eee:	8f 4f       	sbci	r24, 0xFF	; 255
   18ef0:	0d 94 ef 2e 	jmp	0x25dde	; 0x25dde <__tablejump2__>
#if defined(TCC0)
	case PWM_TCC0:
		config->tc = &TCC0;
   18ef4:	8a 81       	ldd	r24, Y+2	; 0x02
   18ef6:	9b 81       	ldd	r25, Y+3	; 0x03
   18ef8:	20 e0       	ldi	r18, 0x00	; 0
   18efa:	38 e0       	ldi	r19, 0x08	; 8
   18efc:	fc 01       	movw	r30, r24
   18efe:	20 83       	st	Z, r18
   18f00:	31 83       	std	Z+1, r19	; 0x01
		PORTC.DIR |= (1 << (channel-1));
   18f02:	80 e4       	ldi	r24, 0x40	; 64
   18f04:	96 e0       	ldi	r25, 0x06	; 6
   18f06:	20 e4       	ldi	r18, 0x40	; 64
   18f08:	36 e0       	ldi	r19, 0x06	; 6
   18f0a:	f9 01       	movw	r30, r18
   18f0c:	20 81       	ld	r18, Z
   18f0e:	62 2f       	mov	r22, r18
   18f10:	2d 81       	ldd	r18, Y+5	; 0x05
   18f12:	22 2f       	mov	r18, r18
   18f14:	30 e0       	ldi	r19, 0x00	; 0
   18f16:	a9 01       	movw	r20, r18
   18f18:	41 50       	subi	r20, 0x01	; 1
   18f1a:	51 09       	sbc	r21, r1
   18f1c:	21 e0       	ldi	r18, 0x01	; 1
   18f1e:	30 e0       	ldi	r19, 0x00	; 0
   18f20:	02 c0       	rjmp	.+4      	; 0x18f26 <pwm_init+0x7e>
   18f22:	22 0f       	add	r18, r18
   18f24:	33 1f       	adc	r19, r19
   18f26:	4a 95       	dec	r20
   18f28:	e2 f7       	brpl	.-8      	; 0x18f22 <pwm_init+0x7a>
   18f2a:	26 2b       	or	r18, r22
   18f2c:	fc 01       	movw	r30, r24
   18f2e:	20 83       	st	Z, r18
		num_chan = 4;
   18f30:	84 e0       	ldi	r24, 0x04	; 4
   18f32:	89 83       	std	Y+1, r24	; 0x01
		break;
   18f34:	c7 c0       	rjmp	.+398    	; 0x190c4 <pwm_init+0x21c>
#endif
#if defined(TCC1)
	case PWM_TCC1:
		config->tc = &TCC1;
   18f36:	8a 81       	ldd	r24, Y+2	; 0x02
   18f38:	9b 81       	ldd	r25, Y+3	; 0x03
   18f3a:	20 e4       	ldi	r18, 0x40	; 64
   18f3c:	38 e0       	ldi	r19, 0x08	; 8
   18f3e:	fc 01       	movw	r30, r24
   18f40:	20 83       	st	Z, r18
   18f42:	31 83       	std	Z+1, r19	; 0x01
		PORTC.DIR |= (1 << (channel+3));
   18f44:	80 e4       	ldi	r24, 0x40	; 64
   18f46:	96 e0       	ldi	r25, 0x06	; 6
   18f48:	20 e4       	ldi	r18, 0x40	; 64
   18f4a:	36 e0       	ldi	r19, 0x06	; 6
   18f4c:	f9 01       	movw	r30, r18
   18f4e:	20 81       	ld	r18, Z
   18f50:	62 2f       	mov	r22, r18
   18f52:	2d 81       	ldd	r18, Y+5	; 0x05
   18f54:	22 2f       	mov	r18, r18
   18f56:	30 e0       	ldi	r19, 0x00	; 0
   18f58:	a9 01       	movw	r20, r18
   18f5a:	4d 5f       	subi	r20, 0xFD	; 253
   18f5c:	5f 4f       	sbci	r21, 0xFF	; 255
   18f5e:	21 e0       	ldi	r18, 0x01	; 1
   18f60:	30 e0       	ldi	r19, 0x00	; 0
   18f62:	02 c0       	rjmp	.+4      	; 0x18f68 <pwm_init+0xc0>
   18f64:	22 0f       	add	r18, r18
   18f66:	33 1f       	adc	r19, r19
   18f68:	4a 95       	dec	r20
   18f6a:	e2 f7       	brpl	.-8      	; 0x18f64 <pwm_init+0xbc>
   18f6c:	26 2b       	or	r18, r22
   18f6e:	fc 01       	movw	r30, r24
   18f70:	20 83       	st	Z, r18
		num_chan = 2;
   18f72:	82 e0       	ldi	r24, 0x02	; 2
   18f74:	89 83       	std	Y+1, r24	; 0x01
		break;
   18f76:	a6 c0       	rjmp	.+332    	; 0x190c4 <pwm_init+0x21c>
#endif
#if defined(TCD0)
	case PWM_TCD0:
		config->tc = &TCD0;
   18f78:	8a 81       	ldd	r24, Y+2	; 0x02
   18f7a:	9b 81       	ldd	r25, Y+3	; 0x03
   18f7c:	20 e0       	ldi	r18, 0x00	; 0
   18f7e:	39 e0       	ldi	r19, 0x09	; 9
   18f80:	fc 01       	movw	r30, r24
   18f82:	20 83       	st	Z, r18
   18f84:	31 83       	std	Z+1, r19	; 0x01
		PORTD.DIR |= (1 << (channel-1));
   18f86:	80 e6       	ldi	r24, 0x60	; 96
   18f88:	96 e0       	ldi	r25, 0x06	; 6
   18f8a:	20 e6       	ldi	r18, 0x60	; 96
   18f8c:	36 e0       	ldi	r19, 0x06	; 6
   18f8e:	f9 01       	movw	r30, r18
   18f90:	20 81       	ld	r18, Z
   18f92:	62 2f       	mov	r22, r18
   18f94:	2d 81       	ldd	r18, Y+5	; 0x05
   18f96:	22 2f       	mov	r18, r18
   18f98:	30 e0       	ldi	r19, 0x00	; 0
   18f9a:	a9 01       	movw	r20, r18
   18f9c:	41 50       	subi	r20, 0x01	; 1
   18f9e:	51 09       	sbc	r21, r1
   18fa0:	21 e0       	ldi	r18, 0x01	; 1
   18fa2:	30 e0       	ldi	r19, 0x00	; 0
   18fa4:	02 c0       	rjmp	.+4      	; 0x18faa <pwm_init+0x102>
   18fa6:	22 0f       	add	r18, r18
   18fa8:	33 1f       	adc	r19, r19
   18faa:	4a 95       	dec	r20
   18fac:	e2 f7       	brpl	.-8      	; 0x18fa6 <pwm_init+0xfe>
   18fae:	26 2b       	or	r18, r22
   18fb0:	fc 01       	movw	r30, r24
   18fb2:	20 83       	st	Z, r18
		num_chan = 4;
   18fb4:	84 e0       	ldi	r24, 0x04	; 4
   18fb6:	89 83       	std	Y+1, r24	; 0x01
		break;
   18fb8:	85 c0       	rjmp	.+266    	; 0x190c4 <pwm_init+0x21c>
#endif
#if defined(TCD1)
	case PWM_TCD1:
		config->tc = &TCD1;
   18fba:	8a 81       	ldd	r24, Y+2	; 0x02
   18fbc:	9b 81       	ldd	r25, Y+3	; 0x03
   18fbe:	20 e4       	ldi	r18, 0x40	; 64
   18fc0:	39 e0       	ldi	r19, 0x09	; 9
   18fc2:	fc 01       	movw	r30, r24
   18fc4:	20 83       	st	Z, r18
   18fc6:	31 83       	std	Z+1, r19	; 0x01
		PORTD.DIR |= (1 << (channel+3));
   18fc8:	80 e6       	ldi	r24, 0x60	; 96
   18fca:	96 e0       	ldi	r25, 0x06	; 6
   18fcc:	20 e6       	ldi	r18, 0x60	; 96
   18fce:	36 e0       	ldi	r19, 0x06	; 6
   18fd0:	f9 01       	movw	r30, r18
   18fd2:	20 81       	ld	r18, Z
   18fd4:	62 2f       	mov	r22, r18
   18fd6:	2d 81       	ldd	r18, Y+5	; 0x05
   18fd8:	22 2f       	mov	r18, r18
   18fda:	30 e0       	ldi	r19, 0x00	; 0
   18fdc:	a9 01       	movw	r20, r18
   18fde:	4d 5f       	subi	r20, 0xFD	; 253
   18fe0:	5f 4f       	sbci	r21, 0xFF	; 255
   18fe2:	21 e0       	ldi	r18, 0x01	; 1
   18fe4:	30 e0       	ldi	r19, 0x00	; 0
   18fe6:	02 c0       	rjmp	.+4      	; 0x18fec <pwm_init+0x144>
   18fe8:	22 0f       	add	r18, r18
   18fea:	33 1f       	adc	r19, r19
   18fec:	4a 95       	dec	r20
   18fee:	e2 f7       	brpl	.-8      	; 0x18fe8 <pwm_init+0x140>
   18ff0:	26 2b       	or	r18, r22
   18ff2:	fc 01       	movw	r30, r24
   18ff4:	20 83       	st	Z, r18
		num_chan = 2;
   18ff6:	82 e0       	ldi	r24, 0x02	; 2
   18ff8:	89 83       	std	Y+1, r24	; 0x01
		break;
   18ffa:	64 c0       	rjmp	.+200    	; 0x190c4 <pwm_init+0x21c>
#endif

#if defined(TCE0)
	case PWM_TCE0:
		config->tc = &TCE0;
   18ffc:	8a 81       	ldd	r24, Y+2	; 0x02
   18ffe:	9b 81       	ldd	r25, Y+3	; 0x03
   19000:	20 e0       	ldi	r18, 0x00	; 0
   19002:	3a e0       	ldi	r19, 0x0A	; 10
   19004:	fc 01       	movw	r30, r24
   19006:	20 83       	st	Z, r18
   19008:	31 83       	std	Z+1, r19	; 0x01
		PORTE.DIR |= (1 << (channel-1));
   1900a:	80 e8       	ldi	r24, 0x80	; 128
   1900c:	96 e0       	ldi	r25, 0x06	; 6
   1900e:	20 e8       	ldi	r18, 0x80	; 128
   19010:	36 e0       	ldi	r19, 0x06	; 6
   19012:	f9 01       	movw	r30, r18
   19014:	20 81       	ld	r18, Z
   19016:	62 2f       	mov	r22, r18
   19018:	2d 81       	ldd	r18, Y+5	; 0x05
   1901a:	22 2f       	mov	r18, r18
   1901c:	30 e0       	ldi	r19, 0x00	; 0
   1901e:	a9 01       	movw	r20, r18
   19020:	41 50       	subi	r20, 0x01	; 1
   19022:	51 09       	sbc	r21, r1
   19024:	21 e0       	ldi	r18, 0x01	; 1
   19026:	30 e0       	ldi	r19, 0x00	; 0
   19028:	02 c0       	rjmp	.+4      	; 0x1902e <pwm_init+0x186>
   1902a:	22 0f       	add	r18, r18
   1902c:	33 1f       	adc	r19, r19
   1902e:	4a 95       	dec	r20
   19030:	e2 f7       	brpl	.-8      	; 0x1902a <pwm_init+0x182>
   19032:	26 2b       	or	r18, r22
   19034:	fc 01       	movw	r30, r24
   19036:	20 83       	st	Z, r18
		num_chan = 4;
   19038:	84 e0       	ldi	r24, 0x04	; 4
   1903a:	89 83       	std	Y+1, r24	; 0x01
		break;
   1903c:	43 c0       	rjmp	.+134    	; 0x190c4 <pwm_init+0x21c>
#endif
#if defined(TCE1)
	case PWM_TCE1:
		config->tc = &TCE1;
   1903e:	8a 81       	ldd	r24, Y+2	; 0x02
   19040:	9b 81       	ldd	r25, Y+3	; 0x03
   19042:	20 e4       	ldi	r18, 0x40	; 64
   19044:	3a e0       	ldi	r19, 0x0A	; 10
   19046:	fc 01       	movw	r30, r24
   19048:	20 83       	st	Z, r18
   1904a:	31 83       	std	Z+1, r19	; 0x01
		PORTE.DIR |= (1 << (channel+3));
   1904c:	80 e8       	ldi	r24, 0x80	; 128
   1904e:	96 e0       	ldi	r25, 0x06	; 6
   19050:	20 e8       	ldi	r18, 0x80	; 128
   19052:	36 e0       	ldi	r19, 0x06	; 6
   19054:	f9 01       	movw	r30, r18
   19056:	20 81       	ld	r18, Z
   19058:	62 2f       	mov	r22, r18
   1905a:	2d 81       	ldd	r18, Y+5	; 0x05
   1905c:	22 2f       	mov	r18, r18
   1905e:	30 e0       	ldi	r19, 0x00	; 0
   19060:	a9 01       	movw	r20, r18
   19062:	4d 5f       	subi	r20, 0xFD	; 253
   19064:	5f 4f       	sbci	r21, 0xFF	; 255
   19066:	21 e0       	ldi	r18, 0x01	; 1
   19068:	30 e0       	ldi	r19, 0x00	; 0
   1906a:	02 c0       	rjmp	.+4      	; 0x19070 <pwm_init+0x1c8>
   1906c:	22 0f       	add	r18, r18
   1906e:	33 1f       	adc	r19, r19
   19070:	4a 95       	dec	r20
   19072:	e2 f7       	brpl	.-8      	; 0x1906c <pwm_init+0x1c4>
   19074:	26 2b       	or	r18, r22
   19076:	fc 01       	movw	r30, r24
   19078:	20 83       	st	Z, r18
		num_chan = 2;
   1907a:	82 e0       	ldi	r24, 0x02	; 2
   1907c:	89 83       	std	Y+1, r24	; 0x01
		break;
   1907e:	22 c0       	rjmp	.+68     	; 0x190c4 <pwm_init+0x21c>
#endif

#if defined(TCF0)
	case PWM_TCF0:
		config->tc = &TCF0;
   19080:	8a 81       	ldd	r24, Y+2	; 0x02
   19082:	9b 81       	ldd	r25, Y+3	; 0x03
   19084:	20 e0       	ldi	r18, 0x00	; 0
   19086:	3b e0       	ldi	r19, 0x0B	; 11
   19088:	fc 01       	movw	r30, r24
   1908a:	20 83       	st	Z, r18
   1908c:	31 83       	std	Z+1, r19	; 0x01
		PORTF.DIR |= (1 << (channel-1));
   1908e:	80 ea       	ldi	r24, 0xA0	; 160
   19090:	96 e0       	ldi	r25, 0x06	; 6
   19092:	20 ea       	ldi	r18, 0xA0	; 160
   19094:	36 e0       	ldi	r19, 0x06	; 6
   19096:	f9 01       	movw	r30, r18
   19098:	20 81       	ld	r18, Z
   1909a:	62 2f       	mov	r22, r18
   1909c:	2d 81       	ldd	r18, Y+5	; 0x05
   1909e:	22 2f       	mov	r18, r18
   190a0:	30 e0       	ldi	r19, 0x00	; 0
   190a2:	a9 01       	movw	r20, r18
   190a4:	41 50       	subi	r20, 0x01	; 1
   190a6:	51 09       	sbc	r21, r1
   190a8:	21 e0       	ldi	r18, 0x01	; 1
   190aa:	30 e0       	ldi	r19, 0x00	; 0
   190ac:	02 c0       	rjmp	.+4      	; 0x190b2 <pwm_init+0x20a>
   190ae:	22 0f       	add	r18, r18
   190b0:	33 1f       	adc	r19, r19
   190b2:	4a 95       	dec	r20
   190b4:	e2 f7       	brpl	.-8      	; 0x190ae <pwm_init+0x206>
   190b6:	26 2b       	or	r18, r22
   190b8:	fc 01       	movw	r30, r24
   190ba:	20 83       	st	Z, r18
		num_chan = 4;
   190bc:	84 e0       	ldi	r24, 0x04	; 4
   190be:	89 83       	std	Y+1, r24	; 0x01
		break;
   190c0:	01 c0       	rjmp	.+2      	; 0x190c4 <pwm_init+0x21c>
		num_chan = 2;
		break;
#endif
	default:
		Assert(false);
		break;
   190c2:	00 00       	nop
	}

	/* Make sure we are not given a channel number larger
	   than this TC can handle */
	Assert(channel <= num_chan);
	config->channel = channel;
   190c4:	8a 81       	ldd	r24, Y+2	; 0x02
   190c6:	9b 81       	ldd	r25, Y+3	; 0x03
   190c8:	2d 81       	ldd	r18, Y+5	; 0x05
   190ca:	fc 01       	movw	r30, r24
   190cc:	22 83       	std	Z+2, r18	; 0x02

	/* Set the correct cc_mask */
	switch (channel) {
   190ce:	8d 81       	ldd	r24, Y+5	; 0x05
   190d0:	88 2f       	mov	r24, r24
   190d2:	90 e0       	ldi	r25, 0x00	; 0
   190d4:	82 30       	cpi	r24, 0x02	; 2
   190d6:	91 05       	cpc	r25, r1
   190d8:	91 f0       	breq	.+36     	; 0x190fe <pwm_init+0x256>
   190da:	83 30       	cpi	r24, 0x03	; 3
   190dc:	91 05       	cpc	r25, r1
   190de:	1c f4       	brge	.+6      	; 0x190e6 <pwm_init+0x23e>
   190e0:	01 97       	sbiw	r24, 0x01	; 1
   190e2:	39 f0       	breq	.+14     	; 0x190f2 <pwm_init+0x24a>
	case PWM_CH_D:
		config->cc_mask = TC_CCDEN;
		break;
	default:
		Assert(false);
		break;
   190e4:	1e c0       	rjmp	.+60     	; 0x19122 <pwm_init+0x27a>
	   than this TC can handle */
	Assert(channel <= num_chan);
	config->channel = channel;

	/* Set the correct cc_mask */
	switch (channel) {
   190e6:	83 30       	cpi	r24, 0x03	; 3
   190e8:	91 05       	cpc	r25, r1
   190ea:	79 f0       	breq	.+30     	; 0x1910a <pwm_init+0x262>
   190ec:	04 97       	sbiw	r24, 0x04	; 4
   190ee:	99 f0       	breq	.+38     	; 0x19116 <pwm_init+0x26e>
	case PWM_CH_D:
		config->cc_mask = TC_CCDEN;
		break;
	default:
		Assert(false);
		break;
   190f0:	18 c0       	rjmp	.+48     	; 0x19122 <pwm_init+0x27a>
	config->channel = channel;

	/* Set the correct cc_mask */
	switch (channel) {
	case PWM_CH_A:
		config->cc_mask = TC_CCAEN;
   190f2:	8a 81       	ldd	r24, Y+2	; 0x02
   190f4:	9b 81       	ldd	r25, Y+3	; 0x03
   190f6:	20 e1       	ldi	r18, 0x10	; 16
   190f8:	fc 01       	movw	r30, r24
   190fa:	23 83       	std	Z+3, r18	; 0x03
		break;
   190fc:	12 c0       	rjmp	.+36     	; 0x19122 <pwm_init+0x27a>
	case PWM_CH_B:
		config->cc_mask = TC_CCBEN;
   190fe:	8a 81       	ldd	r24, Y+2	; 0x02
   19100:	9b 81       	ldd	r25, Y+3	; 0x03
   19102:	20 e2       	ldi	r18, 0x20	; 32
   19104:	fc 01       	movw	r30, r24
   19106:	23 83       	std	Z+3, r18	; 0x03
		break;
   19108:	0c c0       	rjmp	.+24     	; 0x19122 <pwm_init+0x27a>
	case PWM_CH_C:
		config->cc_mask = TC_CCCEN;
   1910a:	8a 81       	ldd	r24, Y+2	; 0x02
   1910c:	9b 81       	ldd	r25, Y+3	; 0x03
   1910e:	20 e4       	ldi	r18, 0x40	; 64
   19110:	fc 01       	movw	r30, r24
   19112:	23 83       	std	Z+3, r18	; 0x03
		break;
   19114:	06 c0       	rjmp	.+12     	; 0x19122 <pwm_init+0x27a>
	case PWM_CH_D:
		config->cc_mask = TC_CCDEN;
   19116:	8a 81       	ldd	r24, Y+2	; 0x02
   19118:	9b 81       	ldd	r25, Y+3	; 0x03
   1911a:	20 e8       	ldi	r18, 0x80	; 128
   1911c:	fc 01       	movw	r30, r24
   1911e:	23 83       	std	Z+3, r18	; 0x03
		break;
   19120:	00 00       	nop
		Assert(false);
		break;
	}

	/* Enable peripheral clock for this TC */
	tc_enable(config->tc);
   19122:	8a 81       	ldd	r24, Y+2	; 0x02
   19124:	9b 81       	ldd	r25, Y+3	; 0x03
   19126:	fc 01       	movw	r30, r24
   19128:	80 81       	ld	r24, Z
   1912a:	91 81       	ldd	r25, Z+1	; 0x01
   1912c:	0e 94 7f b5 	call	0x16afe	; 0x16afe <tc_enable>

	/* Set this TC's waveform generator in single slope mode */
	tc_set_wgm(config->tc, TC_WG_SS);
   19130:	8a 81       	ldd	r24, Y+2	; 0x02
   19132:	9b 81       	ldd	r25, Y+3	; 0x03
   19134:	fc 01       	movw	r30, r24
   19136:	80 81       	ld	r24, Z
   19138:	91 81       	ldd	r25, Z+1	; 0x01
   1913a:	63 e0       	ldi	r22, 0x03	; 3
   1913c:	92 dd       	rcall	.-1244   	; 0x18c62 <tc_set_wgm>

	/* Default values (disable TC and set minimum period)*/
	config->period = 0;
   1913e:	8a 81       	ldd	r24, Y+2	; 0x02
   19140:	9b 81       	ldd	r25, Y+3	; 0x03
   19142:	fc 01       	movw	r30, r24
   19144:	15 82       	std	Z+5, r1	; 0x05
   19146:	16 82       	std	Z+6, r1	; 0x06
	config->clk_sel = PWM_CLK_OFF;
   19148:	8a 81       	ldd	r24, Y+2	; 0x02
   1914a:	9b 81       	ldd	r25, Y+3	; 0x03
   1914c:	fc 01       	movw	r30, r24
   1914e:	14 82       	std	Z+4, r1	; 0x04
	tc_write_clock_source(config->tc, PWM_CLK_OFF);
   19150:	8a 81       	ldd	r24, Y+2	; 0x02
   19152:	9b 81       	ldd	r25, Y+3	; 0x03
   19154:	fc 01       	movw	r30, r24
   19156:	80 81       	ld	r24, Z
   19158:	91 81       	ldd	r25, Z+1	; 0x01
   1915a:	60 e0       	ldi	r22, 0x00	; 0
   1915c:	b0 dc       	rcall	.-1696   	; 0x18abe <tc_write_clock_source>

	/* Set the PWM frequency */
	pwm_set_frequency(config, freq_hz);
   1915e:	2e 81       	ldd	r18, Y+6	; 0x06
   19160:	3f 81       	ldd	r19, Y+7	; 0x07
   19162:	8a 81       	ldd	r24, Y+2	; 0x02
   19164:	9b 81       	ldd	r25, Y+3	; 0x03
   19166:	b9 01       	movw	r22, r18
   19168:	d0 dd       	rcall	.-1120   	; 0x18d0a <pwm_set_frequency>
}
   1916a:	00 00       	nop
   1916c:	27 96       	adiw	r28, 0x07	; 7
   1916e:	cd bf       	out	0x3d, r28	; 61
   19170:	de bf       	out	0x3e, r29	; 62
   19172:	df 91       	pop	r29
   19174:	cf 91       	pop	r28
   19176:	08 95       	ret

00019178 <pwm_start>:
 *
 * \param *config           Pointer to the PWM configuration struct
 * \param duty_cycle_scale  Duty cycle as a value between 0 and 100.
 */
void pwm_start(struct pwm_config *config, uint8_t duty_cycle_scale)
{
   19178:	cf 93       	push	r28
   1917a:	df 93       	push	r29
   1917c:	00 d0       	rcall	.+0      	; 0x1917e <pwm_start+0x6>
   1917e:	cd b7       	in	r28, 0x3d	; 61
   19180:	de b7       	in	r29, 0x3e	; 62
   19182:	89 83       	std	Y+1, r24	; 0x01
   19184:	9a 83       	std	Y+2, r25	; 0x02
   19186:	6b 83       	std	Y+3, r22	; 0x03
	/* Set given duty cycle */
	pwm_set_duty_cycle_percent(config, duty_cycle_scale);
   19188:	89 81       	ldd	r24, Y+1	; 0x01
   1918a:	9a 81       	ldd	r25, Y+2	; 0x02
   1918c:	6b 81       	ldd	r22, Y+3	; 0x03
   1918e:	85 dd       	rcall	.-1270   	; 0x18c9a <pwm_set_duty_cycle_percent>
	/* Set correct TC period */
	tc_write_period(config->tc, config->period);
   19190:	89 81       	ldd	r24, Y+1	; 0x01
   19192:	9a 81       	ldd	r25, Y+2	; 0x02
   19194:	fc 01       	movw	r30, r24
   19196:	25 81       	ldd	r18, Z+5	; 0x05
   19198:	36 81       	ldd	r19, Z+6	; 0x06
   1919a:	89 81       	ldd	r24, Y+1	; 0x01
   1919c:	9a 81       	ldd	r25, Y+2	; 0x02
   1919e:	fc 01       	movw	r30, r24
   191a0:	80 81       	ld	r24, Z
   191a2:	91 81       	ldd	r25, Z+1	; 0x01
   191a4:	b9 01       	movw	r22, r18
   191a6:	a7 dc       	rcall	.-1714   	; 0x18af6 <tc_write_period>
	/* Enable CC channel for this TC */
	tc_enable_cc_channels(config->tc, config->cc_mask);
   191a8:	89 81       	ldd	r24, Y+1	; 0x01
   191aa:	9a 81       	ldd	r25, Y+2	; 0x02
   191ac:	fc 01       	movw	r30, r24
   191ae:	23 81       	ldd	r18, Z+3	; 0x03
   191b0:	89 81       	ldd	r24, Y+1	; 0x01
   191b2:	9a 81       	ldd	r25, Y+2	; 0x02
   191b4:	fc 01       	movw	r30, r24
   191b6:	80 81       	ld	r24, Z
   191b8:	91 81       	ldd	r25, Z+1	; 0x01
   191ba:	62 2f       	mov	r22, r18
   191bc:	b4 dc       	rcall	.-1688   	; 0x18b26 <tc_enable_cc_channels>
	/* Enable TC by setting correct clock prescaler */
	tc_write_clock_source(config->tc, config->clk_sel);
   191be:	89 81       	ldd	r24, Y+1	; 0x01
   191c0:	9a 81       	ldd	r25, Y+2	; 0x02
   191c2:	fc 01       	movw	r30, r24
   191c4:	24 81       	ldd	r18, Z+4	; 0x04
   191c6:	89 81       	ldd	r24, Y+1	; 0x01
   191c8:	9a 81       	ldd	r25, Y+2	; 0x02
   191ca:	fc 01       	movw	r30, r24
   191cc:	80 81       	ld	r24, Z
   191ce:	91 81       	ldd	r25, Z+1	; 0x01
   191d0:	62 2f       	mov	r22, r18
   191d2:	75 dc       	rcall	.-1814   	; 0x18abe <tc_write_clock_source>
}
   191d4:	00 00       	nop
   191d6:	23 96       	adiw	r28, 0x03	; 3
   191d8:	cd bf       	out	0x3d, r28	; 61
   191da:	de bf       	out	0x3e, r29	; 62
   191dc:	df 91       	pop	r29
   191de:	cf 91       	pop	r28
   191e0:	08 95       	ret

000191e2 <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
   191e2:	cf 93       	push	r28
   191e4:	df 93       	push	r29
   191e6:	1f 92       	push	r1
   191e8:	cd b7       	in	r28, 0x3d	; 61
   191ea:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
   191ec:	8f e3       	ldi	r24, 0x3F	; 63
   191ee:	90 e0       	ldi	r25, 0x00	; 0
   191f0:	fc 01       	movw	r30, r24
   191f2:	80 81       	ld	r24, Z
   191f4:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
   191f6:	f8 94       	cli
	return flags;
   191f8:	89 81       	ldd	r24, Y+1	; 0x01
}
   191fa:	0f 90       	pop	r0
   191fc:	df 91       	pop	r29
   191fe:	cf 91       	pop	r28
   19200:	08 95       	ret

00019202 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
   19202:	cf 93       	push	r28
   19204:	df 93       	push	r29
   19206:	1f 92       	push	r1
   19208:	cd b7       	in	r28, 0x3d	; 61
   1920a:	de b7       	in	r29, 0x3e	; 62
   1920c:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
   1920e:	8f e3       	ldi	r24, 0x3F	; 63
   19210:	90 e0       	ldi	r25, 0x00	; 0
   19212:	29 81       	ldd	r18, Y+1	; 0x01
   19214:	fc 01       	movw	r30, r24
   19216:	20 83       	st	Z, r18
}
   19218:	00 00       	nop
   1921a:	0f 90       	pop	r0
   1921c:	df 91       	pop	r29
   1921e:	cf 91       	pop	r28
   19220:	08 95       	ret

00019222 <nvm_read_production_signature_row>:
 *       the program space reads will be corrupted.
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
   19222:	cf 93       	push	r28
   19224:	df 93       	push	r29
   19226:	1f 92       	push	r1
   19228:	cd b7       	in	r28, 0x3d	; 61
   1922a:	de b7       	in	r29, 0x3e	; 62
   1922c:	89 83       	std	Y+1, r24	; 0x01
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
   1922e:	89 81       	ldd	r24, Y+1	; 0x01
   19230:	88 2f       	mov	r24, r24
   19232:	90 e0       	ldi	r25, 0x00	; 0
   19234:	bc 01       	movw	r22, r24
   19236:	82 e0       	ldi	r24, 0x02	; 2
   19238:	0f 94 43 26 	call	0x24c86	; 0x24c86 <nvm_read_byte>
}
   1923c:	0f 90       	pop	r0
   1923e:	df 91       	pop	r29
   19240:	cf 91       	pop	r28
   19242:	08 95       	ret

00019244 <sleep_set_mode>:
 * \brief Set new sleep mode
 *
 * \param mode Sleep mode, from the device IO header file.
 */
static inline void sleep_set_mode(enum SLEEP_SMODE_enum mode)
{
   19244:	cf 93       	push	r28
   19246:	df 93       	push	r29
   19248:	1f 92       	push	r1
   1924a:	cd b7       	in	r28, 0x3d	; 61
   1924c:	de b7       	in	r29, 0x3e	; 62
   1924e:	89 83       	std	Y+1, r24	; 0x01
	SLEEP.CTRL = mode | (SLEEP.CTRL & ~SLEEP_SMODE_gm);
   19250:	88 e4       	ldi	r24, 0x48	; 72
   19252:	90 e0       	ldi	r25, 0x00	; 0
   19254:	28 e4       	ldi	r18, 0x48	; 72
   19256:	30 e0       	ldi	r19, 0x00	; 0
   19258:	f9 01       	movw	r30, r18
   1925a:	20 81       	ld	r18, Z
   1925c:	32 2f       	mov	r19, r18
   1925e:	31 7f       	andi	r19, 0xF1	; 241
   19260:	29 81       	ldd	r18, Y+1	; 0x01
   19262:	23 2b       	or	r18, r19
   19264:	fc 01       	movw	r30, r24
   19266:	20 83       	st	Z, r18
}
   19268:	00 00       	nop
   1926a:	0f 90       	pop	r0
   1926c:	df 91       	pop	r29
   1926e:	cf 91       	pop	r28
   19270:	08 95       	ret

00019272 <sleepmgr_sleep>:
extern enum SLEEP_SMODE_enum sleepmgr_configs[];
#endif /* CONFIG_SLEEPMGR_ENABLE */
//! @}

static inline void sleepmgr_sleep(const enum sleepmgr_mode sleep_mode)
{
   19272:	cf 93       	push	r28
   19274:	df 93       	push	r29
   19276:	1f 92       	push	r1
   19278:	cd b7       	in	r28, 0x3d	; 61
   1927a:	de b7       	in	r29, 0x3e	; 62
   1927c:	89 83       	std	Y+1, r24	; 0x01
	Assert(sleep_mode != SLEEPMGR_ACTIVE);
#ifdef CONFIG_SLEEPMGR_ENABLE
	sleep_set_mode(sleepmgr_configs[sleep_mode-1]);
   1927e:	89 81       	ldd	r24, Y+1	; 0x01
   19280:	88 2f       	mov	r24, r24
   19282:	90 e0       	ldi	r25, 0x00	; 0
   19284:	01 97       	sbiw	r24, 0x01	; 1
   19286:	8b 5b       	subi	r24, 0xBB	; 187
   19288:	9f 4d       	sbci	r25, 0xDF	; 223
   1928a:	fc 01       	movw	r30, r24
   1928c:	80 81       	ld	r24, Z
   1928e:	da df       	rcall	.-76     	; 0x19244 <sleep_set_mode>
	sleep_enable();
   19290:	88 e4       	ldi	r24, 0x48	; 72
   19292:	90 e0       	ldi	r25, 0x00	; 0
   19294:	28 e4       	ldi	r18, 0x48	; 72
   19296:	30 e0       	ldi	r19, 0x00	; 0
   19298:	f9 01       	movw	r30, r18
   1929a:	20 81       	ld	r18, Z
   1929c:	21 60       	ori	r18, 0x01	; 1
   1929e:	fc 01       	movw	r30, r24
   192a0:	20 83       	st	Z, r18

	cpu_irq_enable();
   192a2:	78 94       	sei
	sleep_enter();
   192a4:	88 95       	sleep

	sleep_disable();
   192a6:	88 e4       	ldi	r24, 0x48	; 72
   192a8:	90 e0       	ldi	r25, 0x00	; 0
   192aa:	28 e4       	ldi	r18, 0x48	; 72
   192ac:	30 e0       	ldi	r19, 0x00	; 0
   192ae:	f9 01       	movw	r30, r18
   192b0:	20 81       	ld	r18, Z
   192b2:	2e 7f       	andi	r18, 0xFE	; 254
   192b4:	fc 01       	movw	r30, r24
   192b6:	20 83       	st	Z, r18
#else
	cpu_irq_enable();
#endif /* CONFIG_SLEEPMGR_ENABLE */

}
   192b8:	00 00       	nop
   192ba:	0f 90       	pop	r0
   192bc:	df 91       	pop	r29
   192be:	cf 91       	pop	r28
   192c0:	08 95       	ret

000192c2 <sleepmgr_init>:
 * Sets all lock counts to 0, except the very last one, which is set to 1. This
 * is done to simplify the algorithm for finding the deepest allowable sleep
 * mode in \ref sleepmgr_enter_sleep.
 */
static inline void sleepmgr_init(void)
{
   192c2:	cf 93       	push	r28
   192c4:	df 93       	push	r29
   192c6:	1f 92       	push	r1
   192c8:	cd b7       	in	r28, 0x3d	; 61
   192ca:	de b7       	in	r29, 0x3e	; 62
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
   192cc:	19 82       	std	Y+1, r1	; 0x01
   192ce:	0a c0       	rjmp	.+20     	; 0x192e4 <sleepmgr_init+0x22>
		sleepmgr_locks[i] = 0;
   192d0:	89 81       	ldd	r24, Y+1	; 0x01
   192d2:	88 2f       	mov	r24, r24
   192d4:	90 e0       	ldi	r25, 0x00	; 0
   192d6:	85 5e       	subi	r24, 0xE5	; 229
   192d8:	9c 4c       	sbci	r25, 0xCC	; 204
   192da:	fc 01       	movw	r30, r24
   192dc:	10 82       	st	Z, r1
static inline void sleepmgr_init(void)
{
#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t i;

	for (i = 0; i < SLEEPMGR_NR_OF_MODES - 1; i++) {
   192de:	89 81       	ldd	r24, Y+1	; 0x01
   192e0:	8f 5f       	subi	r24, 0xFF	; 255
   192e2:	89 83       	std	Y+1, r24	; 0x01
   192e4:	89 81       	ldd	r24, Y+1	; 0x01
   192e6:	85 30       	cpi	r24, 0x05	; 5
   192e8:	98 f3       	brcs	.-26     	; 0x192d0 <sleepmgr_init+0xe>
		sleepmgr_locks[i] = 0;
	}
	sleepmgr_locks[SLEEPMGR_NR_OF_MODES - 1] = 1;
   192ea:	81 e0       	ldi	r24, 0x01	; 1
   192ec:	80 93 20 33 	sts	0x3320, r24	; 0x803320 <sleepmgr_locks+0x5>
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
   192f0:	00 00       	nop
   192f2:	0f 90       	pop	r0
   192f4:	df 91       	pop	r29
   192f6:	cf 91       	pop	r28
   192f8:	08 95       	ret

000192fa <sleepmgr_get_sleep_mode>:
 * Searches through the sleep mode lock counts, starting at the shallowest sleep
 * mode, until the first non-zero lock count is found. The deepest allowable
 * sleep mode is then returned.
 */
static inline enum sleepmgr_mode sleepmgr_get_sleep_mode(void)
{
   192fa:	cf 93       	push	r28
   192fc:	df 93       	push	r29
   192fe:	00 d0       	rcall	.+0      	; 0x19300 <sleepmgr_get_sleep_mode+0x6>
   19300:	cd b7       	in	r28, 0x3d	; 61
   19302:	de b7       	in	r29, 0x3e	; 62
	enum sleepmgr_mode sleep_mode = SLEEPMGR_ACTIVE;
   19304:	19 82       	std	Y+1, r1	; 0x01

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;
   19306:	8b e1       	ldi	r24, 0x1B	; 27
   19308:	93 e3       	ldi	r25, 0x33	; 51
   1930a:	8a 83       	std	Y+2, r24	; 0x02
   1930c:	9b 83       	std	Y+3, r25	; 0x03

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
   1930e:	08 c0       	rjmp	.+16     	; 0x19320 <sleepmgr_get_sleep_mode+0x26>
		lock_ptr++;
   19310:	8a 81       	ldd	r24, Y+2	; 0x02
   19312:	9b 81       	ldd	r25, Y+3	; 0x03
   19314:	01 96       	adiw	r24, 0x01	; 1
   19316:	8a 83       	std	Y+2, r24	; 0x02
   19318:	9b 83       	std	Y+3, r25	; 0x03
		sleep_mode = (enum sleepmgr_mode)(sleep_mode + 1);
   1931a:	89 81       	ldd	r24, Y+1	; 0x01
   1931c:	8f 5f       	subi	r24, 0xFF	; 255
   1931e:	89 83       	std	Y+1, r24	; 0x01

#ifdef CONFIG_SLEEPMGR_ENABLE
	uint8_t *lock_ptr = sleepmgr_locks;

	// Find first non-zero lock count, starting with the shallowest modes.
	while (!(*lock_ptr)) {
   19320:	8a 81       	ldd	r24, Y+2	; 0x02
   19322:	9b 81       	ldd	r25, Y+3	; 0x03
   19324:	fc 01       	movw	r30, r24
   19326:	80 81       	ld	r24, Z
   19328:	88 23       	and	r24, r24
   1932a:	91 f3       	breq	.-28     	; 0x19310 <sleepmgr_get_sleep_mode+0x16>
	// performed on the deepest sleep mode.
	Assert((uintptr_t)(lock_ptr - sleepmgr_locks) < SLEEPMGR_NR_OF_MODES);

#endif /* CONFIG_SLEEPMGR_ENABLE */

	return sleep_mode;
   1932c:	89 81       	ldd	r24, Y+1	; 0x01
}
   1932e:	23 96       	adiw	r28, 0x03	; 3
   19330:	cd bf       	out	0x3d, r28	; 61
   19332:	de bf       	out	0x3e, r29	; 62
   19334:	df 91       	pop	r29
   19336:	cf 91       	pop	r28
   19338:	08 95       	ret

0001933a <sleepmgr_enter_sleep>:
 * them enabled upon return. This also applies if sleep is skipped due to ACTIVE
 * mode being locked.
 */

static inline void sleepmgr_enter_sleep(void)
{
   1933a:	cf 93       	push	r28
   1933c:	df 93       	push	r29
   1933e:	1f 92       	push	r1
   19340:	cd b7       	in	r28, 0x3d	; 61
   19342:	de b7       	in	r29, 0x3e	; 62
	enum sleepmgr_mode sleep_mode;

	cpu_irq_disable();

	// Find the deepest allowable sleep mode
	sleep_mode = sleepmgr_get_sleep_mode();
   19344:	f8 94       	cli
   19346:	d9 df       	rcall	.-78     	; 0x192fa <sleepmgr_get_sleep_mode>
	// Return right away if first mode (ACTIVE) is locked.
	if (sleep_mode==SLEEPMGR_ACTIVE) {
   19348:	89 83       	std	Y+1, r24	; 0x01
   1934a:	89 81       	ldd	r24, Y+1	; 0x01
   1934c:	88 23       	and	r24, r24
		cpu_irq_enable();
   1934e:	11 f4       	brne	.+4      	; 0x19354 <sleepmgr_enter_sleep+0x1a>
		return;
	}
	// Enter the deepest allowable sleep mode with interrupts enabled
	sleepmgr_sleep(sleep_mode);
   19350:	78 94       	sei
   19352:	02 c0       	rjmp	.+4      	; 0x19358 <sleepmgr_enter_sleep+0x1e>
#else
	cpu_irq_enable();
#endif /* CONFIG_SLEEPMGR_ENABLE */
}
   19354:	89 81       	ldd	r24, Y+1	; 0x01
   19356:	8d df       	rcall	.-230    	; 0x19272 <sleepmgr_sleep>
   19358:	0f 90       	pop	r0
   1935a:	df 91       	pop	r29
   1935c:	cf 91       	pop	r28
   1935e:	08 95       	ret

00019360 <osc_get_rate>:
	}
}
//@}

static inline uint32_t osc_get_rate(uint8_t id)
{
   19360:	cf 93       	push	r28
   19362:	df 93       	push	r29
   19364:	1f 92       	push	r1
   19366:	cd b7       	in	r28, 0x3d	; 61
   19368:	de b7       	in	r29, 0x3e	; 62
   1936a:	89 83       	std	Y+1, r24	; 0x01
	Assert(id != OSC_ID_USBSOF);

	switch (id) {
   1936c:	89 81       	ldd	r24, Y+1	; 0x01
   1936e:	88 2f       	mov	r24, r24
   19370:	90 e0       	ldi	r25, 0x00	; 0
   19372:	82 30       	cpi	r24, 0x02	; 2
   19374:	91 05       	cpc	r25, r1
   19376:	89 f0       	breq	.+34     	; 0x1939a <osc_get_rate+0x3a>
   19378:	83 30       	cpi	r24, 0x03	; 3
   1937a:	91 05       	cpc	r25, r1
   1937c:	1c f4       	brge	.+6      	; 0x19384 <osc_get_rate+0x24>
   1937e:	01 97       	sbiw	r24, 0x01	; 1
   19380:	39 f0       	breq	.+14     	; 0x19390 <osc_get_rate+0x30>
   19382:	1a c0       	rjmp	.+52     	; 0x193b8 <osc_get_rate+0x58>
   19384:	84 30       	cpi	r24, 0x04	; 4
   19386:	91 05       	cpc	r25, r1
   19388:	69 f0       	breq	.+26     	; 0x193a4 <osc_get_rate+0x44>
   1938a:	08 97       	sbiw	r24, 0x08	; 8
   1938c:	81 f0       	breq	.+32     	; 0x193ae <osc_get_rate+0x4e>
   1938e:	14 c0       	rjmp	.+40     	; 0x193b8 <osc_get_rate+0x58>
	case OSC_ID_RC2MHZ:
		return 2000000UL;
   19390:	80 e8       	ldi	r24, 0x80	; 128
   19392:	94 e8       	ldi	r25, 0x84	; 132
   19394:	ae e1       	ldi	r26, 0x1E	; 30
   19396:	b0 e0       	ldi	r27, 0x00	; 0
   19398:	12 c0       	rjmp	.+36     	; 0x193be <osc_get_rate+0x5e>

	case OSC_ID_RC32MHZ:
#ifdef CONFIG_OSC_RC32_CAL
		return CONFIG_OSC_RC32_CAL;
   1939a:	80 e0       	ldi	r24, 0x00	; 0
   1939c:	9c e6       	ldi	r25, 0x6C	; 108
   1939e:	ac ed       	ldi	r26, 0xDC	; 220
   193a0:	b2 e0       	ldi	r27, 0x02	; 2
   193a2:	0d c0       	rjmp	.+26     	; 0x193be <osc_get_rate+0x5e>
#else
		return 32000000UL;
#endif

	case OSC_ID_RC32KHZ:
		return 32768UL;
   193a4:	80 e0       	ldi	r24, 0x00	; 0
   193a6:	90 e8       	ldi	r25, 0x80	; 128
   193a8:	a0 e0       	ldi	r26, 0x00	; 0
   193aa:	b0 e0       	ldi	r27, 0x00	; 0
   193ac:	08 c0       	rjmp	.+16     	; 0x193be <osc_get_rate+0x5e>

#ifdef BOARD_XOSC_HZ
	case OSC_ID_XOSC:
		return BOARD_XOSC_HZ;
   193ae:	80 e0       	ldi	r24, 0x00	; 0
   193b0:	9d e2       	ldi	r25, 0x2D	; 45
   193b2:	a1 e3       	ldi	r26, 0x31	; 49
   193b4:	b1 e0       	ldi	r27, 0x01	; 1
   193b6:	03 c0       	rjmp	.+6      	; 0x193be <osc_get_rate+0x5e>
#endif

	default:
		Assert(false);
		return 0;
   193b8:	80 e0       	ldi	r24, 0x00	; 0
   193ba:	90 e0       	ldi	r25, 0x00	; 0
   193bc:	dc 01       	movw	r26, r24
	}
}
   193be:	bc 01       	movw	r22, r24
   193c0:	cd 01       	movw	r24, r26
   193c2:	0f 90       	pop	r0
   193c4:	df 91       	pop	r29
   193c6:	cf 91       	pop	r28
   193c8:	08 95       	ret

000193ca <pll_get_default_rate_priv>:
 *
 * \retval Output clock rate from PLL.
 */
static inline uint32_t pll_get_default_rate_priv(enum pll_source src,
		unsigned int mul, unsigned int div)
{
   193ca:	cf 93       	push	r28
   193cc:	df 93       	push	r29
   193ce:	cd b7       	in	r28, 0x3d	; 61
   193d0:	de b7       	in	r29, 0x3e	; 62
   193d2:	29 97       	sbiw	r28, 0x09	; 9
   193d4:	cd bf       	out	0x3d, r28	; 61
   193d6:	de bf       	out	0x3e, r29	; 62
   193d8:	8d 83       	std	Y+5, r24	; 0x05
   193da:	6e 83       	std	Y+6, r22	; 0x06
   193dc:	7f 83       	std	Y+7, r23	; 0x07
   193de:	48 87       	std	Y+8, r20	; 0x08
   193e0:	59 87       	std	Y+9, r21	; 0x09
	uint32_t rate;

	switch (src) {
   193e2:	8d 81       	ldd	r24, Y+5	; 0x05
   193e4:	88 2f       	mov	r24, r24
   193e6:	90 e0       	ldi	r25, 0x00	; 0
   193e8:	80 38       	cpi	r24, 0x80	; 128
   193ea:	91 05       	cpc	r25, r1
   193ec:	79 f0       	breq	.+30     	; 0x1940c <pll_get_default_rate_priv+0x42>
   193ee:	80 3c       	cpi	r24, 0xC0	; 192
   193f0:	91 05       	cpc	r25, r1
   193f2:	a9 f0       	breq	.+42     	; 0x1941e <pll_get_default_rate_priv+0x54>
   193f4:	89 2b       	or	r24, r25
   193f6:	09 f0       	breq	.+2      	; 0x193fa <pll_get_default_rate_priv+0x30>
		rate = osc_get_rate(OSC_ID_XOSC);
		Assert(div == 1);
		break;

	default:
		break;
   193f8:	1b c0       	rjmp	.+54     	; 0x19430 <pll_get_default_rate_priv+0x66>
{
	uint32_t rate;

	switch (src) {
	case PLL_SRC_RC2MHZ:
		rate = 2000000UL;
   193fa:	80 e8       	ldi	r24, 0x80	; 128
   193fc:	94 e8       	ldi	r25, 0x84	; 132
   193fe:	ae e1       	ldi	r26, 0x1E	; 30
   19400:	b0 e0       	ldi	r27, 0x00	; 0
   19402:	89 83       	std	Y+1, r24	; 0x01
   19404:	9a 83       	std	Y+2, r25	; 0x02
   19406:	ab 83       	std	Y+3, r26	; 0x03
   19408:	bc 83       	std	Y+4, r27	; 0x04
		Assert(div == 1);
		break;
   1940a:	12 c0       	rjmp	.+36     	; 0x19430 <pll_get_default_rate_priv+0x66>

	case PLL_SRC_RC32MHZ:
#ifdef CONFIG_OSC_RC32_CAL //32MHz oscillator is calibrated to another frequency
		rate = CONFIG_OSC_RC32_CAL / 4;
   1940c:	80 e0       	ldi	r24, 0x00	; 0
   1940e:	9b e1       	ldi	r25, 0x1B	; 27
   19410:	a7 eb       	ldi	r26, 0xB7	; 183
   19412:	b0 e0       	ldi	r27, 0x00	; 0
   19414:	89 83       	std	Y+1, r24	; 0x01
   19416:	9a 83       	std	Y+2, r25	; 0x02
   19418:	ab 83       	std	Y+3, r26	; 0x03
   1941a:	bc 83       	std	Y+4, r27	; 0x04
#else
		rate = 8000000UL;
 #endif
		Assert(div == 4);
		break;
   1941c:	09 c0       	rjmp	.+18     	; 0x19430 <pll_get_default_rate_priv+0x66>

	case PLL_SRC_XOSC:
		rate = osc_get_rate(OSC_ID_XOSC);
   1941e:	88 e0       	ldi	r24, 0x08	; 8
   19420:	9f df       	rcall	.-194    	; 0x19360 <osc_get_rate>
   19422:	dc 01       	movw	r26, r24
   19424:	cb 01       	movw	r24, r22
   19426:	89 83       	std	Y+1, r24	; 0x01
   19428:	9a 83       	std	Y+2, r25	; 0x02
   1942a:	ab 83       	std	Y+3, r26	; 0x03
   1942c:	bc 83       	std	Y+4, r27	; 0x04
		Assert(div == 1);
		break;
   1942e:	00 00       	nop
		break;
	}

	Assert(rate >= 440000UL);

	rate *= mul;
   19430:	8e 81       	ldd	r24, Y+6	; 0x06
   19432:	9f 81       	ldd	r25, Y+7	; 0x07
   19434:	cc 01       	movw	r24, r24
   19436:	a0 e0       	ldi	r26, 0x00	; 0
   19438:	b0 e0       	ldi	r27, 0x00	; 0
   1943a:	29 81       	ldd	r18, Y+1	; 0x01
   1943c:	3a 81       	ldd	r19, Y+2	; 0x02
   1943e:	4b 81       	ldd	r20, Y+3	; 0x03
   19440:	5c 81       	ldd	r21, Y+4	; 0x04
   19442:	bc 01       	movw	r22, r24
   19444:	cd 01       	movw	r24, r26
   19446:	0f 94 7b 2e 	call	0x25cf6	; 0x25cf6 <__mulsi3>
   1944a:	dc 01       	movw	r26, r24
   1944c:	cb 01       	movw	r24, r22
   1944e:	89 83       	std	Y+1, r24	; 0x01
   19450:	9a 83       	std	Y+2, r25	; 0x02
   19452:	ab 83       	std	Y+3, r26	; 0x03
   19454:	bc 83       	std	Y+4, r27	; 0x04

	Assert(rate >= PLL_MIN_HZ);
	Assert(rate <= PLL_MAX_HZ);

	return rate;
   19456:	89 81       	ldd	r24, Y+1	; 0x01
   19458:	9a 81       	ldd	r25, Y+2	; 0x02
   1945a:	ab 81       	ldd	r26, Y+3	; 0x03
   1945c:	bc 81       	ldd	r27, Y+4	; 0x04
}
   1945e:	bc 01       	movw	r22, r24
   19460:	cd 01       	movw	r24, r26
   19462:	29 96       	adiw	r28, 0x09	; 9
   19464:	cd bf       	out	0x3d, r28	; 61
   19466:	de bf       	out	0x3e, r29	; 62
   19468:	df 91       	pop	r29
   1946a:	cf 91       	pop	r28
   1946c:	08 95       	ret

0001946e <sysclk_get_main_hz>:
 * dynamic setups as well.
 *
 * \return Frequency of the main system clock, in Hz.
 */
static inline uint32_t sysclk_get_main_hz(void)
{
   1946e:	cf 93       	push	r28
   19470:	df 93       	push	r29
   19472:	cd b7       	in	r28, 0x3d	; 61
   19474:	de b7       	in	r29, 0x3e	; 62
		return BOARD_XOSC_HZ;
#endif

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLL:
		return pll_get_default_rate(0);
   19476:	41 e0       	ldi	r20, 0x01	; 1
   19478:	50 e0       	ldi	r21, 0x00	; 0
   1947a:	63 e0       	ldi	r22, 0x03	; 3
   1947c:	70 e0       	ldi	r23, 0x00	; 0
   1947e:	80 ec       	ldi	r24, 0xC0	; 192
   19480:	a4 df       	rcall	.-184    	; 0x193ca <pll_get_default_rate_priv>
   19482:	dc 01       	movw	r26, r24
   19484:	cb 01       	movw	r24, r22

	default:
		//unhandled_case(CONFIG_SYSCLK_SOURCE);
		return 0;
	}
}
   19486:	bc 01       	movw	r22, r24
   19488:	cd 01       	movw	r24, r26
   1948a:	df 91       	pop	r29
   1948c:	cf 91       	pop	r28
   1948e:	08 95       	ret

00019490 <sysclk_get_per4_hz>:
 * This clock can run up to four times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER4 clock, in Hz.
 */
static inline uint32_t sysclk_get_per4_hz(void)
{
   19490:	cf 93       	push	r28
   19492:	df 93       	push	r29
   19494:	1f 92       	push	r1
   19496:	cd b7       	in	r28, 0x3d	; 61
   19498:	de b7       	in	r29, 0x3e	; 62
#endif
	if (CONFIG_SYSCLK_PSADIV & (1U << CLK_PSADIV_gp)) {
		shift = (CONFIG_SYSCLK_PSADIV >> (1 + CLK_PSADIV_gp)) + 1;
	}

	return sysclk_get_main_hz() >> shift;
   1949a:	19 82       	std	Y+1, r1	; 0x01
   1949c:	e8 df       	rcall	.-48     	; 0x1946e <sysclk_get_main_hz>
   1949e:	dc 01       	movw	r26, r24
   194a0:	cb 01       	movw	r24, r22
   194a2:	29 81       	ldd	r18, Y+1	; 0x01
   194a4:	22 2f       	mov	r18, r18
   194a6:	30 e0       	ldi	r19, 0x00	; 0
   194a8:	04 c0       	rjmp	.+8      	; 0x194b2 <sysclk_get_per4_hz+0x22>
   194aa:	b6 95       	lsr	r27
   194ac:	a7 95       	ror	r26
   194ae:	97 95       	ror	r25
   194b0:	87 95       	ror	r24
   194b2:	2a 95       	dec	r18
}
   194b4:	d2 f7       	brpl	.-12     	; 0x194aa <sysclk_get_per4_hz+0x1a>
   194b6:	bc 01       	movw	r22, r24
   194b8:	cd 01       	movw	r24, r26
   194ba:	0f 90       	pop	r0
   194bc:	df 91       	pop	r29
   194be:	cf 91       	pop	r28
   194c0:	08 95       	ret

000194c2 <sysclk_get_per2_hz>:
 * This clock can run up to two times faster than the CPU clock.
 *
 * \return Frequency of the clk_PER2 clock, in Hz.
 */
static inline uint32_t sysclk_get_per2_hz(void)
{
   194c2:	cf 93       	push	r28
   194c4:	df 93       	push	r29
   194c6:	cd b7       	in	r28, 0x3d	; 61
	switch (CONFIG_SYSCLK_PSBCDIV) {
	case SYSCLK_PSBCDIV_1_1: /* Fall through */
	case SYSCLK_PSBCDIV_1_2:
		return sysclk_get_per4_hz();
   194c8:	de b7       	in	r29, 0x3e	; 62
   194ca:	e2 df       	rcall	.-60     	; 0x19490 <sysclk_get_per4_hz>
   194cc:	dc 01       	movw	r26, r24

	default:
		//unhandled_case(CONFIG_SYSCLK_PSBCDIV);
		return 0;
	}
}
   194ce:	cb 01       	movw	r24, r22
   194d0:	bc 01       	movw	r22, r24
   194d2:	cd 01       	movw	r24, r26
   194d4:	df 91       	pop	r29
   194d6:	cf 91       	pop	r28
   194d8:	08 95       	ret

000194da <sysclk_get_per_hz>:
 * is set.
 *
 * \return Frequency of the clk_PER clock, in Hz.
 */
static inline uint32_t sysclk_get_per_hz(void)
{
   194da:	cf 93       	push	r28
   194dc:	df 93       	push	r29
   194de:	cd b7       	in	r28, 0x3d	; 61
	if (CONFIG_SYSCLK_PSBCDIV & (1U << CLK_PSBCDIV_gp))
		return sysclk_get_per2_hz() / 2;
   194e0:	de b7       	in	r29, 0x3e	; 62
   194e2:	ef df       	rcall	.-34     	; 0x194c2 <sysclk_get_per2_hz>
   194e4:	dc 01       	movw	r26, r24
   194e6:	cb 01       	movw	r24, r22
   194e8:	b6 95       	lsr	r27
   194ea:	a7 95       	ror	r26
   194ec:	97 95       	ror	r25
	else
		return sysclk_get_per2_hz();
}
   194ee:	87 95       	ror	r24
   194f0:	bc 01       	movw	r22, r24
   194f2:	cd 01       	movw	r24, r26
   194f4:	df 91       	pop	r29
   194f6:	cf 91       	pop	r28
   194f8:	08 95       	ret

000194fa <adc_get_calibration_data>:
 * \brief Get calibration data
 *
 * \param cal Identifier for calibration data to get.
 */
static inline uint16_t adc_get_calibration_data(enum adc_calibration_data cal)
{
   194fa:	cf 93       	push	r28
   194fc:	df 93       	push	r29
   194fe:	00 d0       	rcall	.+0      	; 0x19500 <adc_get_calibration_data+0x6>
   19500:	cd b7       	in	r28, 0x3d	; 61
   19502:	de b7       	in	r29, 0x3e	; 62
   19504:	8b 83       	std	Y+3, r24	; 0x03
	uint16_t data;

	switch (cal) {
   19506:	8b 81       	ldd	r24, Y+3	; 0x03
   19508:	88 2f       	mov	r24, r24
   1950a:	90 e0       	ldi	r25, 0x00	; 0
   1950c:	81 30       	cpi	r24, 0x01	; 1
   1950e:	91 05       	cpc	r25, r1
   19510:	e9 f0       	breq	.+58     	; 0x1954c <adc_get_calibration_data+0x52>
   19512:	82 30       	cpi	r24, 0x02	; 2
   19514:	91 05       	cpc	r25, r1
   19516:	89 f1       	breq	.+98     	; 0x1957a <adc_get_calibration_data+0x80>
   19518:	89 2b       	or	r24, r25
   1951a:	09 f0       	breq	.+2      	; 0x1951e <adc_get_calibration_data+0x24>
   1951c:	45 c0       	rjmp	.+138    	; 0x195a8 <adc_get_calibration_data+0xae>
#ifdef ADCA
	case ADC_CAL_ADCA:
		data = nvm_read_production_signature_row(ADCACAL1);
   1951e:	81 e2       	ldi	r24, 0x21	; 33
   19520:	80 de       	rcall	.-768    	; 0x19222 <nvm_read_production_signature_row>
   19522:	88 2f       	mov	r24, r24
   19524:	90 e0       	ldi	r25, 0x00	; 0
   19526:	89 83       	std	Y+1, r24	; 0x01
   19528:	9a 83       	std	Y+2, r25	; 0x02
		data <<= 8;
   1952a:	89 81       	ldd	r24, Y+1	; 0x01
   1952c:	9a 81       	ldd	r25, Y+2	; 0x02
   1952e:	98 2f       	mov	r25, r24
   19530:	88 27       	eor	r24, r24
   19532:	89 83       	std	Y+1, r24	; 0x01
		data |= nvm_read_production_signature_row(ADCACAL0);
   19534:	9a 83       	std	Y+2, r25	; 0x02
   19536:	80 e2       	ldi	r24, 0x20	; 32
   19538:	74 de       	rcall	.-792    	; 0x19222 <nvm_read_production_signature_row>
   1953a:	88 2f       	mov	r24, r24
   1953c:	90 e0       	ldi	r25, 0x00	; 0
   1953e:	29 81       	ldd	r18, Y+1	; 0x01
   19540:	3a 81       	ldd	r19, Y+2	; 0x02
   19542:	82 2b       	or	r24, r18
   19544:	93 2b       	or	r25, r19
		break;
#endif

#ifdef ADCB
	case ADC_CAL_ADCB:
		data = nvm_read_production_signature_row(ADCBCAL1);
   19546:	89 83       	std	Y+1, r24	; 0x01
   19548:	9a 83       	std	Y+2, r25	; 0x02
   1954a:	30 c0       	rjmp	.+96     	; 0x195ac <adc_get_calibration_data+0xb2>
   1954c:	85 e2       	ldi	r24, 0x25	; 37
   1954e:	69 de       	rcall	.-814    	; 0x19222 <nvm_read_production_signature_row>
   19550:	88 2f       	mov	r24, r24
   19552:	90 e0       	ldi	r25, 0x00	; 0
		data <<= 8;
   19554:	89 83       	std	Y+1, r24	; 0x01
   19556:	9a 83       	std	Y+2, r25	; 0x02
   19558:	89 81       	ldd	r24, Y+1	; 0x01
   1955a:	9a 81       	ldd	r25, Y+2	; 0x02
   1955c:	98 2f       	mov	r25, r24
		data |= nvm_read_production_signature_row(ADCBCAL0);
   1955e:	88 27       	eor	r24, r24
   19560:	89 83       	std	Y+1, r24	; 0x01
   19562:	9a 83       	std	Y+2, r25	; 0x02
   19564:	84 e2       	ldi	r24, 0x24	; 36
   19566:	5d de       	rcall	.-838    	; 0x19222 <nvm_read_production_signature_row>
   19568:	88 2f       	mov	r24, r24
   1956a:	90 e0       	ldi	r25, 0x00	; 0
   1956c:	29 81       	ldd	r18, Y+1	; 0x01
   1956e:	3a 81       	ldd	r19, Y+2	; 0x02
   19570:	82 2b       	or	r24, r18
		break;
   19572:	93 2b       	or	r25, r19
#endif

#if defined(ADCA) || defined(ADCB)
	case ADC_CAL_TEMPSENSE:
		data = nvm_read_production_signature_row(TEMPSENSE1);
   19574:	89 83       	std	Y+1, r24	; 0x01
   19576:	9a 83       	std	Y+2, r25	; 0x02
   19578:	19 c0       	rjmp	.+50     	; 0x195ac <adc_get_calibration_data+0xb2>
   1957a:	8f e2       	ldi	r24, 0x2F	; 47
   1957c:	52 de       	rcall	.-860    	; 0x19222 <nvm_read_production_signature_row>
   1957e:	88 2f       	mov	r24, r24
   19580:	90 e0       	ldi	r25, 0x00	; 0
		data <<= 8;
   19582:	89 83       	std	Y+1, r24	; 0x01
   19584:	9a 83       	std	Y+2, r25	; 0x02
   19586:	89 81       	ldd	r24, Y+1	; 0x01
   19588:	9a 81       	ldd	r25, Y+2	; 0x02
   1958a:	98 2f       	mov	r25, r24
		data |= nvm_read_production_signature_row(TEMPSENSE0);
   1958c:	88 27       	eor	r24, r24
   1958e:	89 83       	std	Y+1, r24	; 0x01
   19590:	9a 83       	std	Y+2, r25	; 0x02
   19592:	8e e2       	ldi	r24, 0x2E	; 46
   19594:	46 de       	rcall	.-884    	; 0x19222 <nvm_read_production_signature_row>
   19596:	88 2f       	mov	r24, r24
   19598:	90 e0       	ldi	r25, 0x00	; 0
   1959a:	29 81       	ldd	r18, Y+1	; 0x01
   1959c:	3a 81       	ldd	r19, Y+2	; 0x02
   1959e:	82 2b       	or	r24, r18
   195a0:	93 2b       	or	r25, r19
		break;
   195a2:	89 83       	std	Y+1, r24	; 0x01
		break;
#endif

	default:
		Assert(0);
		data = 0;
   195a4:	9a 83       	std	Y+2, r25	; 0x02
   195a6:	02 c0       	rjmp	.+4      	; 0x195ac <adc_get_calibration_data+0xb2>
	}

	return data;
   195a8:	19 82       	std	Y+1, r1	; 0x01
   195aa:	1a 82       	std	Y+2, r1	; 0x02
}
   195ac:	89 81       	ldd	r24, Y+1	; 0x01
   195ae:	9a 81       	ldd	r25, Y+2	; 0x02
   195b0:	23 96       	adiw	r28, 0x03	; 3
   195b2:	cd bf       	out	0x3d, r28	; 61
   195b4:	de bf       	out	0x3e, r29	; 62
   195b6:	df 91       	pop	r29
   195b8:	cf 91       	pop	r28
   195ba:	08 95       	ret

000195bc <adc_set_clock_rate>:
 * devices. Setting the current limit mode on some devices will also affect the
 * maximum ADC sampling rate. Refer to the device manual for detailed
 * information on conversion timing and/or the current limitation mode.
 */
static inline void adc_set_clock_rate(struct adc_config *conf, uint32_t clk_adc)
{
   195bc:	cf 93       	push	r28
   195be:	df 93       	push	r29
   195c0:	cd b7       	in	r28, 0x3d	; 61
   195c2:	de b7       	in	r29, 0x3e	; 62
   195c4:	2d 97       	sbiw	r28, 0x0d	; 13
   195c6:	cd bf       	out	0x3d, r28	; 61
   195c8:	de bf       	out	0x3e, r29	; 62
   195ca:	88 87       	std	Y+8, r24	; 0x08
   195cc:	99 87       	std	Y+9, r25	; 0x09
   195ce:	4a 87       	std	Y+10, r20	; 0x0a
   195d0:	5b 87       	std	Y+11, r21	; 0x0b
   195d2:	6c 87       	std	Y+12, r22	; 0x0c
	Assert(clk_adc <= 1400000UL);
#elif XMEGA_B || XMEGA_C || XMEGA_E
	Assert(clk_adc <= 1800000UL);
#endif

	clk_per = sysclk_get_per_hz();
   195d4:	7d 87       	std	Y+13, r23	; 0x0d
   195d6:	81 df       	rcall	.-254    	; 0x194da <sysclk_get_per_hz>
   195d8:	dc 01       	movw	r26, r24
   195da:	cb 01       	movw	r24, r22
   195dc:	8a 83       	std	Y+2, r24	; 0x02
   195de:	9b 83       	std	Y+3, r25	; 0x03
   195e0:	ac 83       	std	Y+4, r26	; 0x04
	ratio = clk_per / clk_adc;
   195e2:	bd 83       	std	Y+5, r27	; 0x05
   195e4:	8a 81       	ldd	r24, Y+2	; 0x02
   195e6:	9b 81       	ldd	r25, Y+3	; 0x03
   195e8:	ac 81       	ldd	r26, Y+4	; 0x04
   195ea:	bd 81       	ldd	r27, Y+5	; 0x05
   195ec:	2a 85       	ldd	r18, Y+10	; 0x0a
   195ee:	3b 85       	ldd	r19, Y+11	; 0x0b
   195f0:	4c 85       	ldd	r20, Y+12	; 0x0c
   195f2:	5d 85       	ldd	r21, Y+13	; 0x0d
   195f4:	bc 01       	movw	r22, r24
   195f6:	cd 01       	movw	r24, r26
   195f8:	0f 94 b1 2e 	call	0x25d62	; 0x25d62 <__udivmodsi4>
   195fc:	da 01       	movw	r26, r20
   195fe:	c9 01       	movw	r24, r18
   19600:	8e 83       	std	Y+6, r24	; 0x06

	/* Round ratio up to the nearest prescaling factor. */
	if (ratio <= 4) {
   19602:	9f 83       	std	Y+7, r25	; 0x07
   19604:	8e 81       	ldd	r24, Y+6	; 0x06
   19606:	9f 81       	ldd	r25, Y+7	; 0x07
   19608:	05 97       	sbiw	r24, 0x05	; 5
		psc = ADC_PRESCALER_DIV4_gc;
   1960a:	10 f4       	brcc	.+4      	; 0x19610 <adc_set_clock_rate+0x54>
   1960c:	19 82       	std	Y+1, r1	; 0x01
	} else if (ratio <= 8) {
   1960e:	2f c0       	rjmp	.+94     	; 0x1966e <adc_set_clock_rate+0xb2>
   19610:	8e 81       	ldd	r24, Y+6	; 0x06
   19612:	9f 81       	ldd	r25, Y+7	; 0x07
   19614:	09 97       	sbiw	r24, 0x09	; 9
		psc = ADC_PRESCALER_DIV8_gc;
   19616:	18 f4       	brcc	.+6      	; 0x1961e <adc_set_clock_rate+0x62>
   19618:	81 e0       	ldi	r24, 0x01	; 1
   1961a:	89 83       	std	Y+1, r24	; 0x01
	} else if (ratio <= 16) {
   1961c:	28 c0       	rjmp	.+80     	; 0x1966e <adc_set_clock_rate+0xb2>
   1961e:	8e 81       	ldd	r24, Y+6	; 0x06
   19620:	9f 81       	ldd	r25, Y+7	; 0x07
   19622:	41 97       	sbiw	r24, 0x11	; 17
		psc = ADC_PRESCALER_DIV16_gc;
   19624:	18 f4       	brcc	.+6      	; 0x1962c <adc_set_clock_rate+0x70>
   19626:	82 e0       	ldi	r24, 0x02	; 2
   19628:	89 83       	std	Y+1, r24	; 0x01
	} else if (ratio <= 32) {
   1962a:	21 c0       	rjmp	.+66     	; 0x1966e <adc_set_clock_rate+0xb2>
   1962c:	8e 81       	ldd	r24, Y+6	; 0x06
   1962e:	9f 81       	ldd	r25, Y+7	; 0x07
   19630:	81 97       	sbiw	r24, 0x21	; 33
		psc = ADC_PRESCALER_DIV32_gc;
   19632:	18 f4       	brcc	.+6      	; 0x1963a <adc_set_clock_rate+0x7e>
   19634:	83 e0       	ldi	r24, 0x03	; 3
   19636:	89 83       	std	Y+1, r24	; 0x01
	} else if (ratio <= 64) {
   19638:	1a c0       	rjmp	.+52     	; 0x1966e <adc_set_clock_rate+0xb2>
   1963a:	8e 81       	ldd	r24, Y+6	; 0x06
   1963c:	9f 81       	ldd	r25, Y+7	; 0x07
   1963e:	81 34       	cpi	r24, 0x41	; 65
   19640:	91 05       	cpc	r25, r1
		psc = ADC_PRESCALER_DIV64_gc;
   19642:	18 f4       	brcc	.+6      	; 0x1964a <adc_set_clock_rate+0x8e>
   19644:	84 e0       	ldi	r24, 0x04	; 4
   19646:	89 83       	std	Y+1, r24	; 0x01
	} else if (ratio <= 128) {
   19648:	12 c0       	rjmp	.+36     	; 0x1966e <adc_set_clock_rate+0xb2>
   1964a:	8e 81       	ldd	r24, Y+6	; 0x06
   1964c:	9f 81       	ldd	r25, Y+7	; 0x07
   1964e:	81 38       	cpi	r24, 0x81	; 129
   19650:	91 05       	cpc	r25, r1
		psc = ADC_PRESCALER_DIV128_gc;
   19652:	18 f4       	brcc	.+6      	; 0x1965a <adc_set_clock_rate+0x9e>
   19654:	85 e0       	ldi	r24, 0x05	; 5
   19656:	89 83       	std	Y+1, r24	; 0x01
	} else if (ratio <= 256) {
   19658:	0a c0       	rjmp	.+20     	; 0x1966e <adc_set_clock_rate+0xb2>
   1965a:	8e 81       	ldd	r24, Y+6	; 0x06
   1965c:	9f 81       	ldd	r25, Y+7	; 0x07
   1965e:	81 30       	cpi	r24, 0x01	; 1
   19660:	91 40       	sbci	r25, 0x01	; 1
		psc = ADC_PRESCALER_DIV256_gc;
   19662:	18 f4       	brcc	.+6      	; 0x1966a <adc_set_clock_rate+0xae>
   19664:	86 e0       	ldi	r24, 0x06	; 6
   19666:	89 83       	std	Y+1, r24	; 0x01
	} else {
		psc = ADC_PRESCALER_DIV512_gc;
   19668:	02 c0       	rjmp	.+4      	; 0x1966e <adc_set_clock_rate+0xb2>
   1966a:	87 e0       	ldi	r24, 0x07	; 7
	}

	conf->prescaler = psc;
   1966c:	89 83       	std	Y+1, r24	; 0x01
   1966e:	88 85       	ldd	r24, Y+8	; 0x08
   19670:	99 85       	ldd	r25, Y+9	; 0x09
   19672:	29 81       	ldd	r18, Y+1	; 0x01
   19674:	fc 01       	movw	r30, r24
}
   19676:	24 83       	std	Z+4, r18	; 0x04
   19678:	00 00       	nop
   1967a:	2d 96       	adiw	r28, 0x0d	; 13
   1967c:	cd bf       	out	0x3d, r28	; 61
   1967e:	de bf       	out	0x3e, r29	; 62
   19680:	df 91       	pop	r29
   19682:	cf 91       	pop	r28
   19684:	08 95       	ret

00019686 <adc_set_conversion_parameters>:
 * \param ref Voltage reference to use.
 */
static inline void adc_set_conversion_parameters(struct adc_config *conf,
		enum adc_sign sign, enum adc_resolution res,
		enum adc_reference ref)
{
   19686:	cf 93       	push	r28
   19688:	df 93       	push	r29
   1968a:	cd b7       	in	r28, 0x3d	; 61
   1968c:	de b7       	in	r29, 0x3e	; 62
   1968e:	25 97       	sbiw	r28, 0x05	; 5
   19690:	cd bf       	out	0x3d, r28	; 61
   19692:	de bf       	out	0x3e, r29	; 62
   19694:	89 83       	std	Y+1, r24	; 0x01
   19696:	9a 83       	std	Y+2, r25	; 0x02
   19698:	6b 83       	std	Y+3, r22	; 0x03
   1969a:	4c 83       	std	Y+4, r20	; 0x04
   1969c:	2d 83       	std	Y+5, r18	; 0x05
	/* Preserve all but conversion and resolution config. */
	conf->ctrlb &= ~(ADC_CONMODE_bm | ADC_RESOLUTION_gm);
   1969e:	89 81       	ldd	r24, Y+1	; 0x01
   196a0:	9a 81       	ldd	r25, Y+2	; 0x02
   196a2:	fc 01       	movw	r30, r24
   196a4:	81 81       	ldd	r24, Z+1	; 0x01
   196a6:	28 2f       	mov	r18, r24
   196a8:	29 7e       	andi	r18, 0xE9	; 233
   196aa:	89 81       	ldd	r24, Y+1	; 0x01
   196ac:	9a 81       	ldd	r25, Y+2	; 0x02
   196ae:	fc 01       	movw	r30, r24
   196b0:	21 83       	std	Z+1, r18	; 0x01
	conf->ctrlb |= (uint8_t)res | (uint8_t)sign;
   196b2:	89 81       	ldd	r24, Y+1	; 0x01
   196b4:	9a 81       	ldd	r25, Y+2	; 0x02
   196b6:	fc 01       	movw	r30, r24
   196b8:	91 81       	ldd	r25, Z+1	; 0x01
   196ba:	2c 81       	ldd	r18, Y+4	; 0x04
   196bc:	8b 81       	ldd	r24, Y+3	; 0x03
   196be:	82 2b       	or	r24, r18
   196c0:	29 2f       	mov	r18, r25
   196c2:	28 2b       	or	r18, r24
   196c4:	89 81       	ldd	r24, Y+1	; 0x01
   196c6:	9a 81       	ldd	r25, Y+2	; 0x02
   196c8:	fc 01       	movw	r30, r24
   196ca:	21 83       	std	Z+1, r18	; 0x01

	conf->refctrl &= ~ADC_REFSEL_gm;
   196cc:	89 81       	ldd	r24, Y+1	; 0x01
   196ce:	9a 81       	ldd	r25, Y+2	; 0x02
   196d0:	fc 01       	movw	r30, r24
   196d2:	82 81       	ldd	r24, Z+2	; 0x02
   196d4:	28 2f       	mov	r18, r24
   196d6:	2f 78       	andi	r18, 0x8F	; 143
   196d8:	89 81       	ldd	r24, Y+1	; 0x01
   196da:	9a 81       	ldd	r25, Y+2	; 0x02
   196dc:	fc 01       	movw	r30, r24
   196de:	22 83       	std	Z+2, r18	; 0x02
	conf->refctrl |= ref;
   196e0:	89 81       	ldd	r24, Y+1	; 0x01
   196e2:	9a 81       	ldd	r25, Y+2	; 0x02
   196e4:	fc 01       	movw	r30, r24
   196e6:	92 81       	ldd	r25, Z+2	; 0x02
   196e8:	8d 81       	ldd	r24, Y+5	; 0x05
   196ea:	29 2f       	mov	r18, r25
   196ec:	28 2b       	or	r18, r24
   196ee:	89 81       	ldd	r24, Y+1	; 0x01
   196f0:	9a 81       	ldd	r25, Y+2	; 0x02
   196f2:	fc 01       	movw	r30, r24
   196f4:	22 83       	std	Z+2, r18	; 0x02
}
   196f6:	00 00       	nop
   196f8:	25 96       	adiw	r28, 0x05	; 5
   196fa:	cd bf       	out	0x3d, r28	; 61
   196fc:	de bf       	out	0x3e, r29	; 62
   196fe:	df 91       	pop	r29
   19700:	cf 91       	pop	r28
   19702:	08 95       	ret

00019704 <adc_set_conversion_trigger>:
 * \arg \c 1 - \c ADC_NR_OF_CHANNELS (must be non-zero).
 * \param base_ev_ch Base event channel, if used.
 */
static inline void adc_set_conversion_trigger(struct adc_config *conf,
		enum adc_trigger trig, uint8_t nr_of_ch, uint8_t base_ev_ch)
{
   19704:	cf 93       	push	r28
   19706:	df 93       	push	r29
   19708:	cd b7       	in	r28, 0x3d	; 61
   1970a:	de b7       	in	r29, 0x3e	; 62
   1970c:	25 97       	sbiw	r28, 0x05	; 5
   1970e:	cd bf       	out	0x3d, r28	; 61
   19710:	de bf       	out	0x3e, r29	; 62
   19712:	89 83       	std	Y+1, r24	; 0x01
   19714:	9a 83       	std	Y+2, r25	; 0x02
   19716:	6b 83       	std	Y+3, r22	; 0x03
   19718:	4c 83       	std	Y+4, r20	; 0x04
   1971a:	2d 83       	std	Y+5, r18	; 0x05
	Assert(base_ev_ch <= 7);
#elif XMEGA_B || XMEGA_C || XMEGA_D
	Assert(base_ev_ch <= 3);
#endif

	switch (trig) {
   1971c:	8b 81       	ldd	r24, Y+3	; 0x03
   1971e:	88 2f       	mov	r24, r24
   19720:	90 e0       	ldi	r25, 0x00	; 0
   19722:	82 30       	cpi	r24, 0x02	; 2
   19724:	91 05       	cpc	r25, r1
   19726:	11 f1       	breq	.+68     	; 0x1976c <adc_set_conversion_trigger+0x68>
   19728:	83 30       	cpi	r24, 0x03	; 3
   1972a:	91 05       	cpc	r25, r1
   1972c:	2c f4       	brge	.+10     	; 0x19738 <adc_set_conversion_trigger+0x34>
   1972e:	00 97       	sbiw	r24, 0x00	; 0
   19730:	71 f0       	breq	.+28     	; 0x1974e <adc_set_conversion_trigger+0x4a>
   19732:	01 97       	sbiw	r24, 0x01	; 1
   19734:	b9 f1       	breq	.+110    	; 0x197a4 <adc_set_conversion_trigger+0xa0>
		break;

	default:
		Assert(0);
	}
}
   19736:	a9 c0       	rjmp	.+338    	; 0x1988a <adc_set_conversion_trigger+0x186>
	Assert(base_ev_ch <= 7);
#elif XMEGA_B || XMEGA_C || XMEGA_D
	Assert(base_ev_ch <= 3);
#endif

	switch (trig) {
   19738:	84 30       	cpi	r24, 0x04	; 4
   1973a:	91 05       	cpc	r25, r1
   1973c:	09 f4       	brne	.+2      	; 0x19740 <adc_set_conversion_trigger+0x3c>
   1973e:	53 c0       	rjmp	.+166    	; 0x197e6 <adc_set_conversion_trigger+0xe2>
   19740:	84 30       	cpi	r24, 0x04	; 4
   19742:	91 05       	cpc	r25, r1
   19744:	d4 f1       	brlt	.+116    	; 0x197ba <adc_set_conversion_trigger+0xb6>
   19746:	05 97       	sbiw	r24, 0x05	; 5
   19748:	09 f4       	brne	.+2      	; 0x1974c <adc_set_conversion_trigger+0x48>
   1974a:	76 c0       	rjmp	.+236    	; 0x19838 <adc_set_conversion_trigger+0x134>
		break;

	default:
		Assert(0);
	}
}
   1974c:	9e c0       	rjmp	.+316    	; 0x1988a <adc_set_conversion_trigger+0x186>
	Assert(base_ev_ch <= 3);
#endif

	switch (trig) {
	case ADC_TRIG_MANUAL:
		conf->ctrlb &= ~ADC_FREERUN_bm;
   1974e:	89 81       	ldd	r24, Y+1	; 0x01
   19750:	9a 81       	ldd	r25, Y+2	; 0x02
   19752:	fc 01       	movw	r30, r24
   19754:	81 81       	ldd	r24, Z+1	; 0x01
   19756:	28 2f       	mov	r18, r24
   19758:	27 7f       	andi	r18, 0xF7	; 247
   1975a:	89 81       	ldd	r24, Y+1	; 0x01
   1975c:	9a 81       	ldd	r25, Y+2	; 0x02
   1975e:	fc 01       	movw	r30, r24
   19760:	21 83       	std	Z+1, r18	; 0x01
		conf->evctrl = ADC_EVACT_NONE_gc;
   19762:	89 81       	ldd	r24, Y+1	; 0x01
   19764:	9a 81       	ldd	r25, Y+2	; 0x02
   19766:	fc 01       	movw	r30, r24
   19768:	13 82       	std	Z+3, r1	; 0x03
		break;
   1976a:	8f c0       	rjmp	.+286    	; 0x1988a <adc_set_conversion_trigger+0x186>

	case ADC_TRIG_EVENT_SINGLE:
		conf->ctrlb &= ~ADC_FREERUN_bm;
   1976c:	89 81       	ldd	r24, Y+1	; 0x01
   1976e:	9a 81       	ldd	r25, Y+2	; 0x02
   19770:	fc 01       	movw	r30, r24
   19772:	81 81       	ldd	r24, Z+1	; 0x01
   19774:	28 2f       	mov	r18, r24
   19776:	27 7f       	andi	r18, 0xF7	; 247
   19778:	89 81       	ldd	r24, Y+1	; 0x01
   1977a:	9a 81       	ldd	r25, Y+2	; 0x02
   1977c:	fc 01       	movw	r30, r24
   1977e:	21 83       	std	Z+1, r18	; 0x01
		conf->evctrl = (base_ev_ch << ADC_EVSEL_gp) |
   19780:	8d 81       	ldd	r24, Y+5	; 0x05
   19782:	88 2f       	mov	r24, r24
   19784:	90 e0       	ldi	r25, 0x00	; 0
   19786:	88 0f       	add	r24, r24
   19788:	99 1f       	adc	r25, r25
   1978a:	88 0f       	add	r24, r24
   1978c:	99 1f       	adc	r25, r25
   1978e:	88 0f       	add	r24, r24
   19790:	99 1f       	adc	r25, r25
   19792:	98 2f       	mov	r25, r24
   19794:	8c 81       	ldd	r24, Y+4	; 0x04
   19796:	89 2b       	or	r24, r25
   19798:	28 2f       	mov	r18, r24
   1979a:	89 81       	ldd	r24, Y+1	; 0x01
   1979c:	9a 81       	ldd	r25, Y+2	; 0x02
   1979e:	fc 01       	movw	r30, r24
   197a0:	23 83       	std	Z+3, r18	; 0x03
				(nr_of_ch << ADC_EVACT_gp);
		break;
   197a2:	73 c0       	rjmp	.+230    	; 0x1988a <adc_set_conversion_trigger+0x186>

	case ADC_TRIG_FREERUN:
		conf->ctrlb |= ADC_FREERUN_bm;
   197a4:	89 81       	ldd	r24, Y+1	; 0x01
   197a6:	9a 81       	ldd	r25, Y+2	; 0x02
   197a8:	fc 01       	movw	r30, r24
   197aa:	81 81       	ldd	r24, Z+1	; 0x01
   197ac:	28 2f       	mov	r18, r24
   197ae:	28 60       	ori	r18, 0x08	; 8
   197b0:	89 81       	ldd	r24, Y+1	; 0x01
   197b2:	9a 81       	ldd	r25, Y+2	; 0x02
   197b4:	fc 01       	movw	r30, r24
   197b6:	21 83       	std	Z+1, r18	; 0x01
		break;
   197b8:	68 c0       	rjmp	.+208    	; 0x1988a <adc_set_conversion_trigger+0x186>

#if ADC_NR_OF_CHANNELS > 1
	case ADC_TRIG_FREERUN_SWEEP:
		conf->ctrlb |= ADC_FREERUN_bm;
   197ba:	89 81       	ldd	r24, Y+1	; 0x01
   197bc:	9a 81       	ldd	r25, Y+2	; 0x02
   197be:	fc 01       	movw	r30, r24
   197c0:	81 81       	ldd	r24, Z+1	; 0x01
   197c2:	28 2f       	mov	r18, r24
   197c4:	28 60       	ori	r18, 0x08	; 8
   197c6:	89 81       	ldd	r24, Y+1	; 0x01
   197c8:	9a 81       	ldd	r25, Y+2	; 0x02
   197ca:	fc 01       	movw	r30, r24
   197cc:	21 83       	std	Z+1, r18	; 0x01
		conf->evctrl = (nr_of_ch - 1) << ADC_SWEEP_gp;
   197ce:	8c 81       	ldd	r24, Y+4	; 0x04
   197d0:	81 50       	subi	r24, 0x01	; 1
   197d2:	28 2f       	mov	r18, r24
   197d4:	22 95       	swap	r18
   197d6:	22 0f       	add	r18, r18
   197d8:	22 0f       	add	r18, r18
   197da:	20 7c       	andi	r18, 0xC0	; 192
   197dc:	89 81       	ldd	r24, Y+1	; 0x01
   197de:	9a 81       	ldd	r25, Y+2	; 0x02
   197e0:	fc 01       	movw	r30, r24
   197e2:	23 83       	std	Z+3, r18	; 0x03
		break;
   197e4:	52 c0       	rjmp	.+164    	; 0x1988a <adc_set_conversion_trigger+0x186>

	case ADC_TRIG_EVENT_SWEEP:
		conf->ctrlb &= ~ADC_FREERUN_bm;
   197e6:	89 81       	ldd	r24, Y+1	; 0x01
   197e8:	9a 81       	ldd	r25, Y+2	; 0x02
   197ea:	fc 01       	movw	r30, r24
   197ec:	81 81       	ldd	r24, Z+1	; 0x01
   197ee:	28 2f       	mov	r18, r24
   197f0:	27 7f       	andi	r18, 0xF7	; 247
   197f2:	89 81       	ldd	r24, Y+1	; 0x01
   197f4:	9a 81       	ldd	r25, Y+2	; 0x02
   197f6:	fc 01       	movw	r30, r24
   197f8:	21 83       	std	Z+1, r18	; 0x01
		conf->evctrl = (nr_of_ch - 1) << ADC_SWEEP_gp |
   197fa:	8c 81       	ldd	r24, Y+4	; 0x04
   197fc:	88 2f       	mov	r24, r24
   197fe:	90 e0       	ldi	r25, 0x00	; 0
   19800:	01 97       	sbiw	r24, 0x01	; 1
   19802:	00 24       	eor	r0, r0
   19804:	96 95       	lsr	r25
   19806:	87 95       	ror	r24
   19808:	07 94       	ror	r0
   1980a:	96 95       	lsr	r25
   1980c:	87 95       	ror	r24
   1980e:	07 94       	ror	r0
   19810:	98 2f       	mov	r25, r24
   19812:	80 2d       	mov	r24, r0
   19814:	28 2f       	mov	r18, r24
				(base_ev_ch << ADC_EVSEL_gp) |
   19816:	8d 81       	ldd	r24, Y+5	; 0x05
   19818:	88 2f       	mov	r24, r24
   1981a:	90 e0       	ldi	r25, 0x00	; 0
   1981c:	88 0f       	add	r24, r24
   1981e:	99 1f       	adc	r25, r25
   19820:	88 0f       	add	r24, r24
   19822:	99 1f       	adc	r25, r25
   19824:	88 0f       	add	r24, r24
   19826:	99 1f       	adc	r25, r25
		conf->evctrl = (nr_of_ch - 1) << ADC_SWEEP_gp;
		break;

	case ADC_TRIG_EVENT_SWEEP:
		conf->ctrlb &= ~ADC_FREERUN_bm;
		conf->evctrl = (nr_of_ch - 1) << ADC_SWEEP_gp |
   19828:	82 2b       	or	r24, r18
   1982a:	85 60       	ori	r24, 0x05	; 5
   1982c:	28 2f       	mov	r18, r24
   1982e:	89 81       	ldd	r24, Y+1	; 0x01
   19830:	9a 81       	ldd	r25, Y+2	; 0x02
   19832:	fc 01       	movw	r30, r24
   19834:	23 83       	std	Z+3, r18	; 0x03
				(base_ev_ch << ADC_EVSEL_gp) |
				ADC_EVACT_SWEEP_gc;
		break;
   19836:	29 c0       	rjmp	.+82     	; 0x1988a <adc_set_conversion_trigger+0x186>
#endif

	case ADC_TRIG_EVENT_SYNCSWEEP:
		conf->ctrlb &= ~ADC_FREERUN_bm;
   19838:	89 81       	ldd	r24, Y+1	; 0x01
   1983a:	9a 81       	ldd	r25, Y+2	; 0x02
   1983c:	fc 01       	movw	r30, r24
   1983e:	81 81       	ldd	r24, Z+1	; 0x01
   19840:	28 2f       	mov	r18, r24
   19842:	27 7f       	andi	r18, 0xF7	; 247
   19844:	89 81       	ldd	r24, Y+1	; 0x01
   19846:	9a 81       	ldd	r25, Y+2	; 0x02
   19848:	fc 01       	movw	r30, r24
   1984a:	21 83       	std	Z+1, r18	; 0x01
		conf->evctrl =
#if ADC_NR_OF_CHANNELS > 1
				((nr_of_ch - 1) << ADC_SWEEP_gp) |
   1984c:	8c 81       	ldd	r24, Y+4	; 0x04
   1984e:	88 2f       	mov	r24, r24
   19850:	90 e0       	ldi	r25, 0x00	; 0
   19852:	01 97       	sbiw	r24, 0x01	; 1
   19854:	00 24       	eor	r0, r0
   19856:	96 95       	lsr	r25
   19858:	87 95       	ror	r24
   1985a:	07 94       	ror	r0
   1985c:	96 95       	lsr	r25
   1985e:	87 95       	ror	r24
   19860:	07 94       	ror	r0
   19862:	98 2f       	mov	r25, r24
   19864:	80 2d       	mov	r24, r0
		break;
#endif

	case ADC_TRIG_EVENT_SYNCSWEEP:
		conf->ctrlb &= ~ADC_FREERUN_bm;
		conf->evctrl =
   19866:	28 2f       	mov	r18, r24
#if ADC_NR_OF_CHANNELS > 1
				((nr_of_ch - 1) << ADC_SWEEP_gp) |
#endif
				(base_ev_ch << ADC_EVSEL_gp) |
   19868:	8d 81       	ldd	r24, Y+5	; 0x05
   1986a:	88 2f       	mov	r24, r24
   1986c:	90 e0       	ldi	r25, 0x00	; 0
   1986e:	88 0f       	add	r24, r24
   19870:	99 1f       	adc	r25, r25
   19872:	88 0f       	add	r24, r24
   19874:	99 1f       	adc	r25, r25
   19876:	88 0f       	add	r24, r24
   19878:	99 1f       	adc	r25, r25
		break;
#endif

	case ADC_TRIG_EVENT_SYNCSWEEP:
		conf->ctrlb &= ~ADC_FREERUN_bm;
		conf->evctrl =
   1987a:	82 2b       	or	r24, r18
   1987c:	86 60       	ori	r24, 0x06	; 6
   1987e:	28 2f       	mov	r18, r24
   19880:	89 81       	ldd	r24, Y+1	; 0x01
   19882:	9a 81       	ldd	r25, Y+2	; 0x02
   19884:	fc 01       	movw	r30, r24
   19886:	23 83       	std	Z+3, r18	; 0x03
#if ADC_NR_OF_CHANNELS > 1
				((nr_of_ch - 1) << ADC_SWEEP_gp) |
#endif
				(base_ev_ch << ADC_EVSEL_gp) |
				ADC_EVACT_SYNCSWEEP_gc;
		break;
   19888:	00 00       	nop

	default:
		Assert(0);
	}
}
   1988a:	00 00       	nop
   1988c:	25 96       	adiw	r28, 0x05	; 5
   1988e:	cd bf       	out	0x3d, r28	; 61
   19890:	de bf       	out	0x3e, r29	; 62
   19892:	df 91       	pop	r29
   19894:	cf 91       	pop	r28
   19896:	08 95       	ret

00019898 <adc_enable_internal_input>:
 * \arg \c ADC_INT_TEMPSENSE for temperature sensor.
 * \arg \c ADC_INT_BANDGAP for bandgap reference.
 */
static inline void adc_enable_internal_input(struct adc_config *conf,
		uint8_t int_inp)
{
   19898:	cf 93       	push	r28
   1989a:	df 93       	push	r29
   1989c:	00 d0       	rcall	.+0      	; 0x1989e <adc_enable_internal_input+0x6>
   1989e:	cd b7       	in	r28, 0x3d	; 61
   198a0:	de b7       	in	r29, 0x3e	; 62
   198a2:	89 83       	std	Y+1, r24	; 0x01
   198a4:	9a 83       	std	Y+2, r25	; 0x02
   198a6:	6b 83       	std	Y+3, r22	; 0x03
	conf->refctrl |= int_inp;
   198a8:	89 81       	ldd	r24, Y+1	; 0x01
   198aa:	9a 81       	ldd	r25, Y+2	; 0x02
   198ac:	fc 01       	movw	r30, r24
   198ae:	92 81       	ldd	r25, Z+2	; 0x02
   198b0:	8b 81       	ldd	r24, Y+3	; 0x03
   198b2:	29 2f       	mov	r18, r25
   198b4:	28 2b       	or	r18, r24
   198b6:	89 81       	ldd	r24, Y+1	; 0x01
   198b8:	9a 81       	ldd	r25, Y+2	; 0x02
   198ba:	fc 01       	movw	r30, r24
   198bc:	22 83       	std	Z+2, r18	; 0x02
}
   198be:	00 00       	nop
   198c0:	23 96       	adiw	r28, 0x03	; 3
   198c2:	cd bf       	out	0x3d, r28	; 61
   198c4:	de bf       	out	0x3e, r29	; 62
   198c6:	df 91       	pop	r29
   198c8:	cf 91       	pop	r28
   198ca:	08 95       	ret

000198cc <adc_disable_internal_input>:
 * \arg \c ADC_INT_TEMPSENSE for temperature sensor.
 * \arg \c ADC_INT_BANDGAP for bandgap reference.
 */
static inline void adc_disable_internal_input(struct adc_config *conf,
		uint8_t int_inp)
{
   198cc:	cf 93       	push	r28
   198ce:	df 93       	push	r29
   198d0:	00 d0       	rcall	.+0      	; 0x198d2 <adc_disable_internal_input+0x6>
   198d2:	cd b7       	in	r28, 0x3d	; 61
   198d4:	de b7       	in	r29, 0x3e	; 62
   198d6:	89 83       	std	Y+1, r24	; 0x01
   198d8:	9a 83       	std	Y+2, r25	; 0x02
   198da:	6b 83       	std	Y+3, r22	; 0x03
	conf->refctrl &= ~int_inp;
   198dc:	89 81       	ldd	r24, Y+1	; 0x01
   198de:	9a 81       	ldd	r25, Y+2	; 0x02
   198e0:	fc 01       	movw	r30, r24
   198e2:	82 81       	ldd	r24, Z+2	; 0x02
   198e4:	98 2f       	mov	r25, r24
   198e6:	8b 81       	ldd	r24, Y+3	; 0x03
   198e8:	80 95       	com	r24
   198ea:	89 23       	and	r24, r25
   198ec:	28 2f       	mov	r18, r24
   198ee:	89 81       	ldd	r24, Y+1	; 0x01
   198f0:	9a 81       	ldd	r25, Y+2	; 0x02
   198f2:	fc 01       	movw	r30, r24
   198f4:	22 83       	std	Z+2, r18	; 0x02
}
   198f6:	00 00       	nop
   198f8:	23 96       	adiw	r28, 0x03	; 3
   198fa:	cd bf       	out	0x3d, r28	; 61
   198fc:	de bf       	out	0x3e, r29	; 62
   198fe:	df 91       	pop	r29
   19900:	cf 91       	pop	r28
   19902:	08 95       	ret

00019904 <adc_set_gain_impedance_mode>:
 *
 * \note Not all device families feature this setting.
 */
static inline void adc_set_gain_impedance_mode(struct adc_config *conf,
		enum adc_gainstage_impmode impmode)
{
   19904:	cf 93       	push	r28
   19906:	df 93       	push	r29
   19908:	00 d0       	rcall	.+0      	; 0x1990a <adc_set_gain_impedance_mode+0x6>
   1990a:	cd b7       	in	r28, 0x3d	; 61
   1990c:	de b7       	in	r29, 0x3e	; 62
   1990e:	89 83       	std	Y+1, r24	; 0x01
   19910:	9a 83       	std	Y+2, r25	; 0x02
   19912:	6b 83       	std	Y+3, r22	; 0x03
	switch (impmode) {
   19914:	8b 81       	ldd	r24, Y+3	; 0x03
   19916:	88 2f       	mov	r24, r24
   19918:	90 e0       	ldi	r25, 0x00	; 0
   1991a:	00 97       	sbiw	r24, 0x00	; 0
   1991c:	19 f0       	breq	.+6      	; 0x19924 <adc_set_gain_impedance_mode+0x20>
   1991e:	01 97       	sbiw	r24, 0x01	; 1
   19920:	61 f0       	breq	.+24     	; 0x1993a <adc_set_gain_impedance_mode+0x36>
		break;

	default:
		Assert(0);
	}
}
   19922:	16 c0       	rjmp	.+44     	; 0x19950 <adc_set_gain_impedance_mode+0x4c>
static inline void adc_set_gain_impedance_mode(struct adc_config *conf,
		enum adc_gainstage_impmode impmode)
{
	switch (impmode) {
	case ADC_GAIN_HIGHIMPEDANCE:
		conf->ctrlb &= ~ADC_IMPMODE_bm;
   19924:	89 81       	ldd	r24, Y+1	; 0x01
   19926:	9a 81       	ldd	r25, Y+2	; 0x02
   19928:	fc 01       	movw	r30, r24
   1992a:	81 81       	ldd	r24, Z+1	; 0x01
   1992c:	28 2f       	mov	r18, r24
   1992e:	2f 77       	andi	r18, 0x7F	; 127
   19930:	89 81       	ldd	r24, Y+1	; 0x01
   19932:	9a 81       	ldd	r25, Y+2	; 0x02
   19934:	fc 01       	movw	r30, r24
   19936:	21 83       	std	Z+1, r18	; 0x01
		break;
   19938:	0b c0       	rjmp	.+22     	; 0x19950 <adc_set_gain_impedance_mode+0x4c>

	case ADC_GAIN_LOWIMPEDANCE:
		conf->ctrlb |= ADC_IMPMODE_bm;
   1993a:	89 81       	ldd	r24, Y+1	; 0x01
   1993c:	9a 81       	ldd	r25, Y+2	; 0x02
   1993e:	fc 01       	movw	r30, r24
   19940:	81 81       	ldd	r24, Z+1	; 0x01
   19942:	28 2f       	mov	r18, r24
   19944:	20 68       	ori	r18, 0x80	; 128
   19946:	89 81       	ldd	r24, Y+1	; 0x01
   19948:	9a 81       	ldd	r25, Y+2	; 0x02
   1994a:	fc 01       	movw	r30, r24
   1994c:	21 83       	std	Z+1, r18	; 0x01
		break;
   1994e:	00 00       	nop

	default:
		Assert(0);
	}
}
   19950:	00 00       	nop
   19952:	23 96       	adiw	r28, 0x03	; 3
   19954:	cd bf       	out	0x3d, r28	; 61
   19956:	de bf       	out	0x3e, r29	; 62
   19958:	df 91       	pop	r29
   1995a:	cf 91       	pop	r28
   1995c:	08 95       	ret

0001995e <adc_set_current_limit>:
 *
 * \note Not all device families feature this setting.
 */
static inline void adc_set_current_limit(struct adc_config *conf,
		enum adc_current_limit currlimit)
{
   1995e:	cf 93       	push	r28
   19960:	df 93       	push	r29
   19962:	00 d0       	rcall	.+0      	; 0x19964 <adc_set_current_limit+0x6>
   19964:	cd b7       	in	r28, 0x3d	; 61
   19966:	de b7       	in	r29, 0x3e	; 62
   19968:	89 83       	std	Y+1, r24	; 0x01
   1996a:	9a 83       	std	Y+2, r25	; 0x02
   1996c:	6b 83       	std	Y+3, r22	; 0x03
	conf->ctrlb &= ~ADC_CURRLIMIT_gm;
   1996e:	89 81       	ldd	r24, Y+1	; 0x01
   19970:	9a 81       	ldd	r25, Y+2	; 0x02
   19972:	fc 01       	movw	r30, r24
   19974:	81 81       	ldd	r24, Z+1	; 0x01
   19976:	28 2f       	mov	r18, r24
   19978:	2f 79       	andi	r18, 0x9F	; 159
   1997a:	89 81       	ldd	r24, Y+1	; 0x01
   1997c:	9a 81       	ldd	r25, Y+2	; 0x02
   1997e:	fc 01       	movw	r30, r24
   19980:	21 83       	std	Z+1, r18	; 0x01

	switch (currlimit) {
   19982:	8b 81       	ldd	r24, Y+3	; 0x03
   19984:	88 2f       	mov	r24, r24
   19986:	90 e0       	ldi	r25, 0x00	; 0
   19988:	81 30       	cpi	r24, 0x01	; 1
   1998a:	91 05       	cpc	r25, r1
   1998c:	a9 f0       	breq	.+42     	; 0x199b8 <adc_set_current_limit+0x5a>
   1998e:	82 30       	cpi	r24, 0x02	; 2
   19990:	91 05       	cpc	r25, r1
   19992:	1c f4       	brge	.+6      	; 0x1999a <adc_set_current_limit+0x3c>
   19994:	89 2b       	or	r24, r25
   19996:	39 f0       	breq	.+14     	; 0x199a6 <adc_set_current_limit+0x48>
		break;

	default:
		Assert(0);
	}
}
   19998:	30 c0       	rjmp	.+96     	; 0x199fa <adc_set_current_limit+0x9c>
static inline void adc_set_current_limit(struct adc_config *conf,
		enum adc_current_limit currlimit)
{
	conf->ctrlb &= ~ADC_CURRLIMIT_gm;

	switch (currlimit) {
   1999a:	82 30       	cpi	r24, 0x02	; 2
   1999c:	91 05       	cpc	r25, r1
   1999e:	b9 f0       	breq	.+46     	; 0x199ce <adc_set_current_limit+0x70>
   199a0:	03 97       	sbiw	r24, 0x03	; 3
   199a2:	01 f1       	breq	.+64     	; 0x199e4 <adc_set_current_limit+0x86>
		break;

	default:
		Assert(0);
	}
}
   199a4:	2a c0       	rjmp	.+84     	; 0x199fa <adc_set_current_limit+0x9c>
{
	conf->ctrlb &= ~ADC_CURRLIMIT_gm;

	switch (currlimit) {
	case ADC_CURRENT_LIMIT_NO:
		conf->ctrlb |= ADC_CURRLIMIT_NO_gc;
   199a6:	89 81       	ldd	r24, Y+1	; 0x01
   199a8:	9a 81       	ldd	r25, Y+2	; 0x02
   199aa:	fc 01       	movw	r30, r24
   199ac:	21 81       	ldd	r18, Z+1	; 0x01
   199ae:	89 81       	ldd	r24, Y+1	; 0x01
   199b0:	9a 81       	ldd	r25, Y+2	; 0x02
   199b2:	fc 01       	movw	r30, r24
   199b4:	21 83       	std	Z+1, r18	; 0x01
		break;
   199b6:	21 c0       	rjmp	.+66     	; 0x199fa <adc_set_current_limit+0x9c>

	case ADC_CURRENT_LIMIT_LOW:
		conf->ctrlb |= ADC_CURRLIMIT_LOW_gc;
   199b8:	89 81       	ldd	r24, Y+1	; 0x01
   199ba:	9a 81       	ldd	r25, Y+2	; 0x02
   199bc:	fc 01       	movw	r30, r24
   199be:	81 81       	ldd	r24, Z+1	; 0x01
   199c0:	28 2f       	mov	r18, r24
   199c2:	20 62       	ori	r18, 0x20	; 32
   199c4:	89 81       	ldd	r24, Y+1	; 0x01
   199c6:	9a 81       	ldd	r25, Y+2	; 0x02
   199c8:	fc 01       	movw	r30, r24
   199ca:	21 83       	std	Z+1, r18	; 0x01
		break;
   199cc:	16 c0       	rjmp	.+44     	; 0x199fa <adc_set_current_limit+0x9c>

	case ADC_CURRENT_LIMIT_MED:
		conf->ctrlb |= ADC_CURRLIMIT_MED_gc;
   199ce:	89 81       	ldd	r24, Y+1	; 0x01
   199d0:	9a 81       	ldd	r25, Y+2	; 0x02
   199d2:	fc 01       	movw	r30, r24
   199d4:	81 81       	ldd	r24, Z+1	; 0x01
   199d6:	28 2f       	mov	r18, r24
   199d8:	20 64       	ori	r18, 0x40	; 64
   199da:	89 81       	ldd	r24, Y+1	; 0x01
   199dc:	9a 81       	ldd	r25, Y+2	; 0x02
   199de:	fc 01       	movw	r30, r24
   199e0:	21 83       	std	Z+1, r18	; 0x01
		break;
   199e2:	0b c0       	rjmp	.+22     	; 0x199fa <adc_set_current_limit+0x9c>

	case ADC_CURRENT_LIMIT_HIGH:
		conf->ctrlb |= ADC_CURRLIMIT_HIGH_gc;
   199e4:	89 81       	ldd	r24, Y+1	; 0x01
   199e6:	9a 81       	ldd	r25, Y+2	; 0x02
   199e8:	fc 01       	movw	r30, r24
   199ea:	81 81       	ldd	r24, Z+1	; 0x01
   199ec:	28 2f       	mov	r18, r24
   199ee:	20 66       	ori	r18, 0x60	; 96
   199f0:	89 81       	ldd	r24, Y+1	; 0x01
   199f2:	9a 81       	ldd	r25, Y+2	; 0x02
   199f4:	fc 01       	movw	r30, r24
   199f6:	21 83       	std	Z+1, r18	; 0x01
		break;
   199f8:	00 00       	nop

	default:
		Assert(0);
	}
}
   199fa:	00 00       	nop
   199fc:	23 96       	adiw	r28, 0x03	; 3
   199fe:	cd bf       	out	0x3d, r28	; 61
   19a00:	de bf       	out	0x3e, r29	; 62
   19a02:	df 91       	pop	r29
   19a04:	cf 91       	pop	r28
   19a06:	08 95       	ret

00019a08 <adcch_get_gain_setting>:
 * \param gain Valid gain factor for the measurement.
 *
 * \return Gain setting of type ADC_CH_GAIN_t.
 */
static inline uint8_t adcch_get_gain_setting(uint8_t gain)
{
   19a08:	cf 93       	push	r28
   19a0a:	df 93       	push	r29
   19a0c:	1f 92       	push	r1
   19a0e:	cd b7       	in	r28, 0x3d	; 61
   19a10:	de b7       	in	r29, 0x3e	; 62
   19a12:	89 83       	std	Y+1, r24	; 0x01
	switch (gain) {
   19a14:	89 81       	ldd	r24, Y+1	; 0x01
   19a16:	88 2f       	mov	r24, r24
   19a18:	90 e0       	ldi	r25, 0x00	; 0
   19a1a:	88 30       	cpi	r24, 0x08	; 8
   19a1c:	91 05       	cpc	r25, r1
   19a1e:	51 f1       	breq	.+84     	; 0x19a74 <adcch_get_gain_setting+0x6c>
   19a20:	89 30       	cpi	r24, 0x09	; 9
   19a22:	91 05       	cpc	r25, r1
   19a24:	7c f4       	brge	.+30     	; 0x19a44 <adcch_get_gain_setting+0x3c>
   19a26:	81 30       	cpi	r24, 0x01	; 1
   19a28:	91 05       	cpc	r25, r1
   19a2a:	f1 f0       	breq	.+60     	; 0x19a68 <adcch_get_gain_setting+0x60>
   19a2c:	82 30       	cpi	r24, 0x02	; 2
   19a2e:	91 05       	cpc	r25, r1
   19a30:	1c f4       	brge	.+6      	; 0x19a38 <adcch_get_gain_setting+0x30>
   19a32:	89 2b       	or	r24, r25
   19a34:	b9 f0       	breq	.+46     	; 0x19a64 <adcch_get_gain_setting+0x5c>
   19a36:	28 c0       	rjmp	.+80     	; 0x19a88 <adcch_get_gain_setting+0x80>
   19a38:	82 30       	cpi	r24, 0x02	; 2
   19a3a:	91 05       	cpc	r25, r1
   19a3c:	b9 f0       	breq	.+46     	; 0x19a6c <adcch_get_gain_setting+0x64>
   19a3e:	04 97       	sbiw	r24, 0x04	; 4
   19a40:	b9 f0       	breq	.+46     	; 0x19a70 <adcch_get_gain_setting+0x68>
   19a42:	22 c0       	rjmp	.+68     	; 0x19a88 <adcch_get_gain_setting+0x80>
   19a44:	80 32       	cpi	r24, 0x20	; 32
   19a46:	91 05       	cpc	r25, r1
   19a48:	c9 f0       	breq	.+50     	; 0x19a7c <adcch_get_gain_setting+0x74>
   19a4a:	81 32       	cpi	r24, 0x21	; 33
   19a4c:	91 05       	cpc	r25, r1
   19a4e:	1c f4       	brge	.+6      	; 0x19a56 <adcch_get_gain_setting+0x4e>
   19a50:	40 97       	sbiw	r24, 0x10	; 16
   19a52:	91 f0       	breq	.+36     	; 0x19a78 <adcch_get_gain_setting+0x70>
   19a54:	19 c0       	rjmp	.+50     	; 0x19a88 <adcch_get_gain_setting+0x80>
   19a56:	80 34       	cpi	r24, 0x40	; 64
   19a58:	91 05       	cpc	r25, r1
   19a5a:	91 f0       	breq	.+36     	; 0x19a80 <adcch_get_gain_setting+0x78>
   19a5c:	8f 3f       	cpi	r24, 0xFF	; 255
   19a5e:	91 05       	cpc	r25, r1
   19a60:	89 f0       	breq	.+34     	; 0x19a84 <adcch_get_gain_setting+0x7c>
   19a62:	12 c0       	rjmp	.+36     	; 0x19a88 <adcch_get_gain_setting+0x80>
	case 0:
		return ADC_CH_GAIN_DIV2_gc;
   19a64:	8c e1       	ldi	r24, 0x1C	; 28
   19a66:	11 c0       	rjmp	.+34     	; 0x19a8a <adcch_get_gain_setting+0x82>

	case 1:
		return ADC_CH_GAIN_1X_gc;
   19a68:	80 e0       	ldi	r24, 0x00	; 0
   19a6a:	0f c0       	rjmp	.+30     	; 0x19a8a <adcch_get_gain_setting+0x82>

	case 2:
		return ADC_CH_GAIN_2X_gc;
   19a6c:	84 e0       	ldi	r24, 0x04	; 4
   19a6e:	0d c0       	rjmp	.+26     	; 0x19a8a <adcch_get_gain_setting+0x82>

	case 4:
		return ADC_CH_GAIN_4X_gc;
   19a70:	88 e0       	ldi	r24, 0x08	; 8
   19a72:	0b c0       	rjmp	.+22     	; 0x19a8a <adcch_get_gain_setting+0x82>

	case 8:
		return ADC_CH_GAIN_8X_gc;
   19a74:	8c e0       	ldi	r24, 0x0C	; 12
   19a76:	09 c0       	rjmp	.+18     	; 0x19a8a <adcch_get_gain_setting+0x82>

	case 16:
		return ADC_CH_GAIN_16X_gc;
   19a78:	80 e1       	ldi	r24, 0x10	; 16
   19a7a:	07 c0       	rjmp	.+14     	; 0x19a8a <adcch_get_gain_setting+0x82>

	case 32:
		return ADC_CH_GAIN_32X_gc;
   19a7c:	84 e1       	ldi	r24, 0x14	; 20
   19a7e:	05 c0       	rjmp	.+10     	; 0x19a8a <adcch_get_gain_setting+0x82>

	case 64:
		return ADC_CH_GAIN_64X_gc;
   19a80:	88 e1       	ldi	r24, 0x18	; 24
   19a82:	03 c0       	rjmp	.+6      	; 0x19a8a <adcch_get_gain_setting+0x82>

	case ADCCH_FORCE_1X_GAINSTAGE:
		return ADC_CH_GAIN_1X_gc;
   19a84:	80 e0       	ldi	r24, 0x00	; 0
   19a86:	01 c0       	rjmp	.+2      	; 0x19a8a <adcch_get_gain_setting+0x82>

	default:
		Assert(0);
		return 0;
   19a88:	80 e0       	ldi	r24, 0x00	; 0
	}
}
   19a8a:	0f 90       	pop	r0
   19a8c:	df 91       	pop	r29
   19a8e:	cf 91       	pop	r28
   19a90:	08 95       	ret

00019a92 <adcch_set_input>:
 * possible unless the user specifies \ref ADCCH_FORCE_1X_GAINSTAGE as \a gain.
 */
static inline void adcch_set_input(struct adc_channel_config *ch_conf,
		enum adcch_positive_input pos, enum adcch_negative_input neg,
		uint8_t gain)
{
   19a92:	cf 93       	push	r28
   19a94:	df 93       	push	r29
   19a96:	cd b7       	in	r28, 0x3d	; 61
   19a98:	de b7       	in	r29, 0x3e	; 62
   19a9a:	25 97       	sbiw	r28, 0x05	; 5
   19a9c:	cd bf       	out	0x3d, r28	; 61
   19a9e:	de bf       	out	0x3e, r29	; 62
   19aa0:	89 83       	std	Y+1, r24	; 0x01
   19aa2:	9a 83       	std	Y+2, r25	; 0x02
   19aa4:	6b 83       	std	Y+3, r22	; 0x03
   19aa6:	4c 83       	std	Y+4, r20	; 0x04
   19aa8:	2d 83       	std	Y+5, r18	; 0x05
	if (pos >= ADCCH_POS_TEMPSENSE) {
   19aaa:	8b 81       	ldd	r24, Y+3	; 0x03
   19aac:	80 31       	cpi	r24, 0x10	; 16
   19aae:	78 f0       	brcs	.+30     	; 0x19ace <adcch_set_input+0x3c>
		/* Configure for internal input. */
		Assert(gain == 1);
		Assert(neg == ADCCH_NEG_NONE);

		ch_conf->ctrl = ADC_CH_INPUTMODE_INTERNAL_gc;
   19ab0:	89 81       	ldd	r24, Y+1	; 0x01
   19ab2:	9a 81       	ldd	r25, Y+2	; 0x02
   19ab4:	fc 01       	movw	r30, r24
   19ab6:	10 82       	st	Z, r1
		ch_conf->muxctrl = (pos - ADCCH_POS_TEMPSENSE) <<
   19ab8:	8b 81       	ldd	r24, Y+3	; 0x03
   19aba:	80 51       	subi	r24, 0x10	; 16
   19abc:	28 2f       	mov	r18, r24
   19abe:	22 0f       	add	r18, r18
   19ac0:	22 0f       	add	r18, r18
   19ac2:	22 0f       	add	r18, r18
   19ac4:	89 81       	ldd	r24, Y+1	; 0x01
   19ac6:	9a 81       	ldd	r25, Y+2	; 0x02
   19ac8:	fc 01       	movw	r30, r24
   19aca:	21 83       	std	Z+1, r18	; 0x01
					: ADC_CH_MUXNEG_MODE11_GND_gc);
		}

#endif
	}
}
   19acc:	87 c0       	rjmp	.+270    	; 0x19bdc <adcch_set_input+0x14a>
		Assert(neg == ADCCH_NEG_NONE);

		ch_conf->ctrl = ADC_CH_INPUTMODE_INTERNAL_gc;
		ch_conf->muxctrl = (pos - ADCCH_POS_TEMPSENSE) <<
				ADC_CH_MUXPOS_gp;
	} else if (neg == ADCCH_NEG_NONE) {
   19ace:	8c 81       	ldd	r24, Y+4	; 0x04
   19ad0:	8a 30       	cpi	r24, 0x0A	; 10
   19ad2:	79 f4       	brne	.+30     	; 0x19af2 <adcch_set_input+0x60>
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
   19ad4:	89 81       	ldd	r24, Y+1	; 0x01
   19ad6:	9a 81       	ldd	r25, Y+2	; 0x02
   19ad8:	21 e0       	ldi	r18, 0x01	; 1
   19ada:	fc 01       	movw	r30, r24
   19adc:	20 83       	st	Z, r18
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
   19ade:	8b 81       	ldd	r24, Y+3	; 0x03
   19ae0:	28 2f       	mov	r18, r24
   19ae2:	22 0f       	add	r18, r18
   19ae4:	22 0f       	add	r18, r18
   19ae6:	22 0f       	add	r18, r18
   19ae8:	89 81       	ldd	r24, Y+1	; 0x01
   19aea:	9a 81       	ldd	r25, Y+2	; 0x02
   19aec:	fc 01       	movw	r30, r24
   19aee:	21 83       	std	Z+1, r18	; 0x01
					: ADC_CH_MUXNEG_MODE11_GND_gc);
		}

#endif
	}
}
   19af0:	75 c0       	rjmp	.+234    	; 0x19bdc <adcch_set_input+0x14a>
		/* Configure for single-ended measurement. */
		Assert(gain == 1);

		ch_conf->ctrl = ADC_CH_INPUTMODE_SINGLEENDED_gc;
		ch_conf->muxctrl = pos << ADC_CH_MUXPOS_gp;
	} else if (neg <= ADCCH_NEG_PIN3) {
   19af2:	8c 81       	ldd	r24, Y+4	; 0x04
   19af4:	84 30       	cpi	r24, 0x04	; 4
   19af6:	b8 f4       	brcc	.+46     	; 0x19b26 <adcch_set_input+0x94>
#if XMEGA_E
		ch_conf->ctrl = adcch_get_gain_setting(gain) |
				ADC_CH_INPUTMODE_DIFFWGAINL_gc;
#else
		Assert(gain == 1);
		ch_conf->ctrl = ADC_CH_INPUTMODE_DIFF_gc;
   19af8:	89 81       	ldd	r24, Y+1	; 0x01
   19afa:	9a 81       	ldd	r25, Y+2	; 0x02
   19afc:	22 e0       	ldi	r18, 0x02	; 2
   19afe:	fc 01       	movw	r30, r24
   19b00:	20 83       	st	Z, r18
#endif
		ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
   19b02:	8b 81       	ldd	r24, Y+3	; 0x03
   19b04:	88 2f       	mov	r24, r24
   19b06:	90 e0       	ldi	r25, 0x00	; 0
   19b08:	88 0f       	add	r24, r24
   19b0a:	99 1f       	adc	r25, r25
   19b0c:	88 0f       	add	r24, r24
   19b0e:	99 1f       	adc	r25, r25
   19b10:	88 0f       	add	r24, r24
   19b12:	99 1f       	adc	r25, r25
   19b14:	98 2f       	mov	r25, r24
   19b16:	8c 81       	ldd	r24, Y+4	; 0x04
   19b18:	89 2b       	or	r24, r25
   19b1a:	28 2f       	mov	r18, r24
   19b1c:	89 81       	ldd	r24, Y+1	; 0x01
   19b1e:	9a 81       	ldd	r25, Y+2	; 0x02
   19b20:	fc 01       	movw	r30, r24
   19b22:	21 83       	std	Z+1, r18	; 0x01
					: ADC_CH_MUXNEG_MODE11_GND_gc);
		}

#endif
	}
}
   19b24:	5b c0       	rjmp	.+182    	; 0x19bdc <adcch_set_input+0x14a>
		Assert(gain == 1);
		ch_conf->ctrl = ADC_CH_INPUTMODE_DIFF_gc;
#endif
		ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
				(neg << ADC_CH_MUXNEG_gp);
	} else if (neg <= ADCCH_NEG_PIN7) {
   19b26:	8c 81       	ldd	r24, Y+4	; 0x04
   19b28:	88 30       	cpi	r24, 0x08	; 8
   19b2a:	d8 f4       	brcc	.+54     	; 0x19b62 <adcch_set_input+0xd0>
		 */
#if XMEGA_E
		ch_conf->ctrl = adcch_get_gain_setting(gain) |
				ADC_CH_INPUTMODE_DIFFWGAINH_gc;
#else
		ch_conf->ctrl = adcch_get_gain_setting(gain) |
   19b2c:	8d 81       	ldd	r24, Y+5	; 0x05
   19b2e:	6c df       	rcall	.-296    	; 0x19a08 <adcch_get_gain_setting>
   19b30:	28 2f       	mov	r18, r24
   19b32:	23 60       	ori	r18, 0x03	; 3
   19b34:	89 81       	ldd	r24, Y+1	; 0x01
   19b36:	9a 81       	ldd	r25, Y+2	; 0x02
   19b38:	fc 01       	movw	r30, r24
   19b3a:	20 83       	st	Z, r18
				ADC_CH_INPUTMODE_DIFFWGAIN_gc;
#endif
		ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
   19b3c:	8b 81       	ldd	r24, Y+3	; 0x03
   19b3e:	88 2f       	mov	r24, r24
   19b40:	90 e0       	ldi	r25, 0x00	; 0
   19b42:	88 0f       	add	r24, r24
   19b44:	99 1f       	adc	r25, r25
   19b46:	88 0f       	add	r24, r24
   19b48:	99 1f       	adc	r25, r25
   19b4a:	88 0f       	add	r24, r24
   19b4c:	99 1f       	adc	r25, r25
   19b4e:	98 2f       	mov	r25, r24
   19b50:	8c 81       	ldd	r24, Y+4	; 0x04
   19b52:	84 50       	subi	r24, 0x04	; 4
   19b54:	89 2b       	or	r24, r25
   19b56:	28 2f       	mov	r18, r24
   19b58:	89 81       	ldd	r24, Y+1	; 0x01
   19b5a:	9a 81       	ldd	r25, Y+2	; 0x02
   19b5c:	fc 01       	movw	r30, r24
   19b5e:	21 83       	std	Z+1, r18	; 0x01
					: ADC_CH_MUXNEG_MODE11_GND_gc);
		}

#endif
	}
}
   19b60:	3d c0       	rjmp	.+122    	; 0x19bdc <adcch_set_input+0x14a>
		 * The bitmasks for the on-chip GND signals change when
		 * gain is enabled. To avoid unnecessary current consumption,
		 * do not enable gainstage for unity gain unless user explicitly
		 * specifies it with the ADCCH_FORCE_1X_GAINSTAGE macro.
		 */
		if (gain == 1) {
   19b62:	8d 81       	ldd	r24, Y+5	; 0x05
   19b64:	81 30       	cpi	r24, 0x01	; 1
   19b66:	e1 f4       	brne	.+56     	; 0x19ba0 <adcch_set_input+0x10e>
			ch_conf->ctrl = ADC_CH_INPUTMODE_DIFF_gc;
   19b68:	89 81       	ldd	r24, Y+1	; 0x01
   19b6a:	9a 81       	ldd	r25, Y+2	; 0x02
   19b6c:	22 e0       	ldi	r18, 0x02	; 2
   19b6e:	fc 01       	movw	r30, r24
   19b70:	20 83       	st	Z, r18
			ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
   19b72:	8b 81       	ldd	r24, Y+3	; 0x03
   19b74:	88 2f       	mov	r24, r24
   19b76:	90 e0       	ldi	r25, 0x00	; 0
   19b78:	88 0f       	add	r24, r24
   19b7a:	99 1f       	adc	r25, r25
   19b7c:	88 0f       	add	r24, r24
   19b7e:	99 1f       	adc	r25, r25
   19b80:	88 0f       	add	r24, r24
   19b82:	99 1f       	adc	r25, r25
   19b84:	98 2f       	mov	r25, r24
   19b86:	8c 81       	ldd	r24, Y+4	; 0x04
   19b88:	88 30       	cpi	r24, 0x08	; 8
   19b8a:	11 f4       	brne	.+4      	; 0x19b90 <adcch_set_input+0xfe>
   19b8c:	85 e0       	ldi	r24, 0x05	; 5
   19b8e:	01 c0       	rjmp	.+2      	; 0x19b92 <adcch_set_input+0x100>
   19b90:	87 e0       	ldi	r24, 0x07	; 7
   19b92:	89 2b       	or	r24, r25
   19b94:	28 2f       	mov	r18, r24
   19b96:	89 81       	ldd	r24, Y+1	; 0x01
   19b98:	9a 81       	ldd	r25, Y+2	; 0x02
   19b9a:	fc 01       	movw	r30, r24
   19b9c:	21 83       	std	Z+1, r18	; 0x01
					((neg == ADCCH_NEG_PAD_GND) ?
					ADC_CH_MUXNEG_MODE10_GND_gc
					: ADC_CH_MUXNEG_MODE10_INTGND_gc);
		} else {
			ch_conf->ctrl = ADC_CH_INPUTMODE_DIFFWGAIN_gc |
					adcch_get_gain_setting(gain);
   19b9e:	1e c0       	rjmp	.+60     	; 0x19bdc <adcch_set_input+0x14a>
   19ba0:	8d 81       	ldd	r24, Y+5	; 0x05
			ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
					((neg == ADCCH_NEG_PAD_GND) ?
					ADC_CH_MUXNEG_MODE10_GND_gc
					: ADC_CH_MUXNEG_MODE10_INTGND_gc);
		} else {
			ch_conf->ctrl = ADC_CH_INPUTMODE_DIFFWGAIN_gc |
   19ba2:	32 df       	rcall	.-412    	; 0x19a08 <adcch_get_gain_setting>
   19ba4:	28 2f       	mov	r18, r24
   19ba6:	23 60       	ori	r18, 0x03	; 3
   19ba8:	89 81       	ldd	r24, Y+1	; 0x01
   19baa:	9a 81       	ldd	r25, Y+2	; 0x02
   19bac:	fc 01       	movw	r30, r24
					adcch_get_gain_setting(gain);
			ch_conf->muxctrl = (pos << ADC_CH_MUXPOS_gp) |
   19bae:	20 83       	st	Z, r18
   19bb0:	8b 81       	ldd	r24, Y+3	; 0x03
   19bb2:	88 2f       	mov	r24, r24
   19bb4:	90 e0       	ldi	r25, 0x00	; 0
   19bb6:	88 0f       	add	r24, r24
   19bb8:	99 1f       	adc	r25, r25
   19bba:	88 0f       	add	r24, r24
   19bbc:	99 1f       	adc	r25, r25
   19bbe:	88 0f       	add	r24, r24
   19bc0:	99 1f       	adc	r25, r25
   19bc2:	98 2f       	mov	r25, r24
   19bc4:	8c 81       	ldd	r24, Y+4	; 0x04
   19bc6:	89 30       	cpi	r24, 0x09	; 9
   19bc8:	11 f4       	brne	.+4      	; 0x19bce <adcch_set_input+0x13c>
   19bca:	84 e0       	ldi	r24, 0x04	; 4
   19bcc:	01 c0       	rjmp	.+2      	; 0x19bd0 <adcch_set_input+0x13e>
   19bce:	87 e0       	ldi	r24, 0x07	; 7
   19bd0:	89 2b       	or	r24, r25
   19bd2:	28 2f       	mov	r18, r24
   19bd4:	89 81       	ldd	r24, Y+1	; 0x01
   19bd6:	9a 81       	ldd	r25, Y+2	; 0x02
   19bd8:	fc 01       	movw	r30, r24
					: ADC_CH_MUXNEG_MODE11_GND_gc);
		}

#endif
	}
}
   19bda:	21 83       	std	Z+1, r18	; 0x01
   19bdc:	00 00       	nop
   19bde:	25 96       	adiw	r28, 0x05	; 5
   19be0:	cd bf       	out	0x3d, r28	; 61
   19be2:	de bf       	out	0x3e, r29	; 62
   19be4:	df 91       	pop	r29
   19be6:	cf 91       	pop	r28
   19be8:	08 95       	ret

00019bea <adcch_set_pin_scan>:
 * \note Only the AVR XMEGA AU family features this setting.
 * \note Pin scan is only available on ADC channel 0.
 */
static inline void adcch_set_pin_scan(struct adc_channel_config *ch_conf,
		uint8_t start_offset, uint8_t max_offset)
{
   19bea:	cf 93       	push	r28
   19bec:	df 93       	push	r29
   19bee:	00 d0       	rcall	.+0      	; 0x19bf0 <adcch_set_pin_scan+0x6>
   19bf0:	1f 92       	push	r1
   19bf2:	cd b7       	in	r28, 0x3d	; 61
   19bf4:	de b7       	in	r29, 0x3e	; 62
   19bf6:	89 83       	std	Y+1, r24	; 0x01
   19bf8:	9a 83       	std	Y+2, r25	; 0x02
   19bfa:	6b 83       	std	Y+3, r22	; 0x03
   19bfc:	4c 83       	std	Y+4, r20	; 0x04
	Assert(start_offset < 16);
	Assert(max_offset < 16);
	Assert(start_offset <= max_offset);

	ch_conf->scan = max_offset | (start_offset << ADC_CH_OFFSET_gp);
   19bfe:	8b 81       	ldd	r24, Y+3	; 0x03
   19c00:	88 2f       	mov	r24, r24
   19c02:	90 e0       	ldi	r25, 0x00	; 0
   19c04:	82 95       	swap	r24
   19c06:	92 95       	swap	r25
   19c08:	90 7f       	andi	r25, 0xF0	; 240
   19c0a:	98 27       	eor	r25, r24
   19c0c:	80 7f       	andi	r24, 0xF0	; 240
   19c0e:	98 27       	eor	r25, r24
   19c10:	98 2f       	mov	r25, r24
   19c12:	8c 81       	ldd	r24, Y+4	; 0x04
   19c14:	89 2b       	or	r24, r25
   19c16:	28 2f       	mov	r18, r24
   19c18:	89 81       	ldd	r24, Y+1	; 0x01
   19c1a:	9a 81       	ldd	r25, Y+2	; 0x02
   19c1c:	fc 01       	movw	r30, r24
   19c1e:	23 83       	std	Z+3, r18	; 0x03
}
   19c20:	00 00       	nop
   19c22:	24 96       	adiw	r28, 0x04	; 4
   19c24:	cd bf       	out	0x3d, r28	; 61
   19c26:	de bf       	out	0x3e, r29	; 62
   19c28:	df 91       	pop	r29
   19c2a:	cf 91       	pop	r28
   19c2c:	08 95       	ret

00019c2e <adcch_set_interrupt_mode>:
 * \param ch_conf Pointer to ADC channel configuration.
 * \param mode Interrupt mode to set.
 */
static inline void adcch_set_interrupt_mode(struct adc_channel_config *ch_conf,
		enum adcch_mode mode)
{
   19c2e:	cf 93       	push	r28
   19c30:	df 93       	push	r29
   19c32:	00 d0       	rcall	.+0      	; 0x19c34 <adcch_set_interrupt_mode+0x6>
   19c34:	cd b7       	in	r28, 0x3d	; 61
   19c36:	de b7       	in	r29, 0x3e	; 62
   19c38:	89 83       	std	Y+1, r24	; 0x01
   19c3a:	9a 83       	std	Y+2, r25	; 0x02
   19c3c:	6b 83       	std	Y+3, r22	; 0x03
	ch_conf->intctrl &= ~ADC_CH_INTMODE_gm;
   19c3e:	89 81       	ldd	r24, Y+1	; 0x01
   19c40:	9a 81       	ldd	r25, Y+2	; 0x02
   19c42:	fc 01       	movw	r30, r24
   19c44:	82 81       	ldd	r24, Z+2	; 0x02
   19c46:	28 2f       	mov	r18, r24
   19c48:	23 7f       	andi	r18, 0xF3	; 243
   19c4a:	89 81       	ldd	r24, Y+1	; 0x01
   19c4c:	9a 81       	ldd	r25, Y+2	; 0x02
   19c4e:	fc 01       	movw	r30, r24
   19c50:	22 83       	std	Z+2, r18	; 0x02
	ch_conf->intctrl |= mode;
   19c52:	89 81       	ldd	r24, Y+1	; 0x01
   19c54:	9a 81       	ldd	r25, Y+2	; 0x02
   19c56:	fc 01       	movw	r30, r24
   19c58:	92 81       	ldd	r25, Z+2	; 0x02
   19c5a:	8b 81       	ldd	r24, Y+3	; 0x03
   19c5c:	29 2f       	mov	r18, r25
   19c5e:	28 2b       	or	r18, r24
   19c60:	89 81       	ldd	r24, Y+1	; 0x01
   19c62:	9a 81       	ldd	r25, Y+2	; 0x02
   19c64:	fc 01       	movw	r30, r24
   19c66:	22 83       	std	Z+2, r18	; 0x02
}
   19c68:	00 00       	nop
   19c6a:	23 96       	adiw	r28, 0x03	; 3
   19c6c:	cd bf       	out	0x3d, r28	; 61
   19c6e:	de bf       	out	0x3e, r29	; 62
   19c70:	df 91       	pop	r29
   19c72:	cf 91       	pop	r28
   19c74:	08 95       	ret

00019c76 <adcch_enable_interrupt>:
 * \brief Enable interrupts on ADC channel
 *
 * \param ch_conf Pointer to ADC channel configuration.
 */
static inline void adcch_enable_interrupt(struct adc_channel_config *ch_conf)
{
   19c76:	cf 93       	push	r28
   19c78:	df 93       	push	r29
   19c7a:	1f 92       	push	r1
   19c7c:	1f 92       	push	r1
   19c7e:	cd b7       	in	r28, 0x3d	; 61
   19c80:	de b7       	in	r29, 0x3e	; 62
   19c82:	89 83       	std	Y+1, r24	; 0x01
   19c84:	9a 83       	std	Y+2, r25	; 0x02
	ch_conf->intctrl &= ~ADC_CH_INTLVL_gm;
   19c86:	89 81       	ldd	r24, Y+1	; 0x01
   19c88:	9a 81       	ldd	r25, Y+2	; 0x02
   19c8a:	fc 01       	movw	r30, r24
   19c8c:	82 81       	ldd	r24, Z+2	; 0x02
   19c8e:	28 2f       	mov	r18, r24
   19c90:	2c 7f       	andi	r18, 0xFC	; 252
   19c92:	89 81       	ldd	r24, Y+1	; 0x01
   19c94:	9a 81       	ldd	r25, Y+2	; 0x02
   19c96:	fc 01       	movw	r30, r24
   19c98:	22 83       	std	Z+2, r18	; 0x02
	ch_conf->intctrl |= CONFIG_ADC_INTLVL;
   19c9a:	89 81       	ldd	r24, Y+1	; 0x01
   19c9c:	9a 81       	ldd	r25, Y+2	; 0x02
   19c9e:	fc 01       	movw	r30, r24
   19ca0:	82 81       	ldd	r24, Z+2	; 0x02
   19ca2:	28 2f       	mov	r18, r24
   19ca4:	21 60       	ori	r18, 0x01	; 1
   19ca6:	89 81       	ldd	r24, Y+1	; 0x01
   19ca8:	9a 81       	ldd	r25, Y+2	; 0x02
   19caa:	fc 01       	movw	r30, r24
   19cac:	22 83       	std	Z+2, r18	; 0x02
}
   19cae:	00 00       	nop
   19cb0:	0f 90       	pop	r0
   19cb2:	0f 90       	pop	r0
   19cb4:	df 91       	pop	r29
   19cb6:	cf 91       	pop	r28
   19cb8:	08 95       	ret

00019cba <pmic_init>:
 *
 * Enables all interrupt levels, with vectors located in the application section
 * and fixed priority scheduling.
 */
static inline void pmic_init(void)
{
   19cba:	cf 93       	push	r28
   19cbc:	df 93       	push	r29
   19cbe:	cd b7       	in	r28, 0x3d	; 61
   19cc0:	de b7       	in	r29, 0x3e	; 62
	PMIC.CTRL = PMIC_LVL_LOW | PMIC_LVL_MEDIUM |
   19cc2:	80 ea       	ldi	r24, 0xA0	; 160
   19cc4:	90 e0       	ldi	r25, 0x00	; 0
   19cc6:	27 e0       	ldi	r18, 0x07	; 7
   19cc8:	fc 01       	movw	r30, r24
   19cca:	22 83       	std	Z+2, r18	; 0x02
			PMIC_LVL_HIGH;
}
   19ccc:	00 00       	nop
   19cce:	df 91       	pop	r29
   19cd0:	cf 91       	pop	r28
   19cd2:	08 95       	ret

00019cd4 <pmic_set_scheduling>:
 *
 * \note The low-priority vector, INTPRI, must be set to 0 when round-robin
 * scheduling is disabled to return to default interrupt priority order.
 */
static inline void pmic_set_scheduling(enum pmic_schedule schedule)
{
   19cd4:	cf 93       	push	r28
   19cd6:	df 93       	push	r29
   19cd8:	1f 92       	push	r1
   19cda:	cd b7       	in	r28, 0x3d	; 61
   19cdc:	de b7       	in	r29, 0x3e	; 62
   19cde:	89 83       	std	Y+1, r24	; 0x01
	Assert(schedule < PMIC_NR_OF_SCHEDULES);

	switch (schedule) {
   19ce0:	89 81       	ldd	r24, Y+1	; 0x01
   19ce2:	88 2f       	mov	r24, r24
   19ce4:	90 e0       	ldi	r25, 0x00	; 0
   19ce6:	00 97       	sbiw	r24, 0x00	; 0
   19ce8:	19 f0       	breq	.+6      	; 0x19cf0 <pmic_set_scheduling+0x1c>
   19cea:	01 97       	sbiw	r24, 0x01	; 1
   19cec:	79 f0       	breq	.+30     	; 0x19d0c <pmic_set_scheduling+0x38>
	case PMIC_SCH_ROUND_ROBIN:
		PMIC.CTRL |= PMIC_RREN_bm;
		break;

	default:
		break;
   19cee:	18 c0       	rjmp	.+48     	; 0x19d20 <pmic_set_scheduling+0x4c>
{
	Assert(schedule < PMIC_NR_OF_SCHEDULES);

	switch (schedule) {
	case PMIC_SCH_FIXED_PRIORITY:
		PMIC.CTRL &= ~PMIC_RREN_bm;
   19cf0:	80 ea       	ldi	r24, 0xA0	; 160
   19cf2:	90 e0       	ldi	r25, 0x00	; 0
   19cf4:	20 ea       	ldi	r18, 0xA0	; 160
   19cf6:	30 e0       	ldi	r19, 0x00	; 0
   19cf8:	f9 01       	movw	r30, r18
   19cfa:	22 81       	ldd	r18, Z+2	; 0x02
   19cfc:	2f 77       	andi	r18, 0x7F	; 127
   19cfe:	fc 01       	movw	r30, r24
   19d00:	22 83       	std	Z+2, r18	; 0x02
		PMIC.INTPRI = 0;
   19d02:	80 ea       	ldi	r24, 0xA0	; 160
   19d04:	90 e0       	ldi	r25, 0x00	; 0
   19d06:	fc 01       	movw	r30, r24
   19d08:	11 82       	std	Z+1, r1	; 0x01
		break;
   19d0a:	0a c0       	rjmp	.+20     	; 0x19d20 <pmic_set_scheduling+0x4c>

	case PMIC_SCH_ROUND_ROBIN:
		PMIC.CTRL |= PMIC_RREN_bm;
   19d0c:	80 ea       	ldi	r24, 0xA0	; 160
   19d0e:	90 e0       	ldi	r25, 0x00	; 0
   19d10:	20 ea       	ldi	r18, 0xA0	; 160
   19d12:	30 e0       	ldi	r19, 0x00	; 0
   19d14:	f9 01       	movw	r30, r18
   19d16:	22 81       	ldd	r18, Z+2	; 0x02
   19d18:	20 68       	ori	r18, 0x80	; 128
   19d1a:	fc 01       	movw	r30, r24
   19d1c:	22 83       	std	Z+2, r18	; 0x02
		break;
   19d1e:	00 00       	nop

	default:
		break;
	};
}
   19d20:	00 00       	nop
   19d22:	0f 90       	pop	r0
   19d24:	df 91       	pop	r29
   19d26:	cf 91       	pop	r28
   19d28:	08 95       	ret

00019d2a <dma_set_priority_mode>:
 * for dual channel devices.
 *
 * \param primode DMA channel priority mode given by a DMA_PRIMODE_t type
 */
static inline void dma_set_priority_mode(DMA_PRIMODE_t primode)
{
   19d2a:	cf 93       	push	r28
   19d2c:	df 93       	push	r29
   19d2e:	1f 92       	push	r1
   19d30:	1f 92       	push	r1
   19d32:	cd b7       	in	r28, 0x3d	; 61
   19d34:	de b7       	in	r29, 0x3e	; 62
	Assert(!(primode & ~DMA_PRIMODE_gm));
#else
	Assert(!(primode & ~DMA_PRIMODE_bm));
#endif

	iflags = cpu_irq_save();
   19d36:	8a 83       	std	Y+2, r24	; 0x02
   19d38:	54 da       	rcall	.-2904   	; 0x191e2 <cpu_irq_save>

#if XMEGA_A || XMEGA_AU
	DMA.CTRL = (DMA.CTRL & ~DMA_PRIMODE_gm) | primode;
   19d3a:	89 83       	std	Y+1, r24	; 0x01
   19d3c:	80 e0       	ldi	r24, 0x00	; 0
   19d3e:	91 e0       	ldi	r25, 0x01	; 1
   19d40:	20 e0       	ldi	r18, 0x00	; 0
   19d42:	31 e0       	ldi	r19, 0x01	; 1
   19d44:	f9 01       	movw	r30, r18
   19d46:	20 81       	ld	r18, Z
   19d48:	32 2f       	mov	r19, r18
   19d4a:	3c 7f       	andi	r19, 0xFC	; 252
   19d4c:	2a 81       	ldd	r18, Y+2	; 0x02
   19d4e:	23 2b       	or	r18, r19
#else
	DMA.CTRL = (DMA.CTRL & ~DMA_PRIMODE_bm) | primode;
#endif

	cpu_irq_restore(iflags);
   19d50:	fc 01       	movw	r30, r24
   19d52:	20 83       	st	Z, r18
}
   19d54:	89 81       	ldd	r24, Y+1	; 0x01
   19d56:	55 da       	rcall	.-2902   	; 0x19202 <cpu_irq_restore>
   19d58:	00 00       	nop
   19d5a:	0f 90       	pop	r0
   19d5c:	0f 90       	pop	r0
   19d5e:	df 91       	pop	r29
   19d60:	cf 91       	pop	r28
   19d62:	08 95       	ret

00019d64 <dma_set_double_buffer_mode>:
 *
 * \param dbufmode Double buffer channel configuration given by a
 *                 DMA_DBUFMODE_t type
 */
static inline void dma_set_double_buffer_mode(DMA_DBUFMODE_t dbufmode)
{
   19d64:	cf 93       	push	r28
   19d66:	df 93       	push	r29
   19d68:	1f 92       	push	r1
   19d6a:	1f 92       	push	r1
   19d6c:	cd b7       	in	r28, 0x3d	; 61
   19d6e:	de b7       	in	r29, 0x3e	; 62
	Assert(!(dbufmode & ~DMA_DBUFMODE_gm));
#else
	Assert(!(dbufmode & ~DMA_DBUFMODE_bm));
#endif

	iflags = cpu_irq_save();
   19d70:	8a 83       	std	Y+2, r24	; 0x02
   19d72:	37 da       	rcall	.-2962   	; 0x191e2 <cpu_irq_save>

#if XMEGA_A || XMEGA_AU
	DMA.CTRL = (DMA.CTRL & ~DMA_DBUFMODE_gm) | dbufmode;
   19d74:	89 83       	std	Y+1, r24	; 0x01
   19d76:	80 e0       	ldi	r24, 0x00	; 0
   19d78:	91 e0       	ldi	r25, 0x01	; 1
   19d7a:	20 e0       	ldi	r18, 0x00	; 0
   19d7c:	31 e0       	ldi	r19, 0x01	; 1
   19d7e:	f9 01       	movw	r30, r18
   19d80:	20 81       	ld	r18, Z
   19d82:	32 2f       	mov	r19, r18
   19d84:	33 7f       	andi	r19, 0xF3	; 243
   19d86:	2a 81       	ldd	r18, Y+2	; 0x02
   19d88:	23 2b       	or	r18, r19
#else
	DMA.CTRL = (DMA.CTRL & ~DMA_DBUFMODE_bm) | dbufmode;
#endif

	cpu_irq_restore(iflags);
   19d8a:	fc 01       	movw	r30, r24
   19d8c:	20 83       	st	Z, r18
}
   19d8e:	89 81       	ldd	r24, Y+1	; 0x01
   19d90:	38 da       	rcall	.-2960   	; 0x19202 <cpu_irq_restore>
   19d92:	00 00       	nop
   19d94:	0f 90       	pop	r0
   19d96:	0f 90       	pop	r0
   19d98:	df 91       	pop	r29
   19d9a:	cf 91       	pop	r28
   19d9c:	08 95       	ret

00019d9e <dma_channel_enable>:
 * enabling the channel.
 *
 * \param num DMA channel to enable
 */
static inline void dma_channel_enable(dma_channel_num_t num)
{
   19d9e:	cf 93       	push	r28
   19da0:	df 93       	push	r29
   19da2:	00 d0       	rcall	.+0      	; 0x19da4 <dma_channel_enable+0x6>
   19da4:	1f 92       	push	r1
   19da6:	cd b7       	in	r28, 0x3d	; 61
   19da8:	de b7       	in	r29, 0x3e	; 62
	irqflags_t iflags = cpu_irq_save();
   19daa:	8c 83       	std	Y+4, r24	; 0x04
   19dac:	1a da       	rcall	.-3020   	; 0x191e2 <cpu_irq_save>
	DMA_CH_t *channel = dma_get_channel_address_from_num(num);
   19dae:	89 83       	std	Y+1, r24	; 0x01
   19db0:	8c 81       	ldd	r24, Y+4	; 0x04
   19db2:	88 2f       	mov	r24, r24
   19db4:	90 e0       	ldi	r25, 0x00	; 0
   19db6:	41 96       	adiw	r24, 0x11	; 17
   19db8:	82 95       	swap	r24
   19dba:	92 95       	swap	r25
   19dbc:	90 7f       	andi	r25, 0xF0	; 240
   19dbe:	98 27       	eor	r25, r24
   19dc0:	80 7f       	andi	r24, 0xF0	; 240
   19dc2:	98 27       	eor	r25, r24
   19dc4:	8a 83       	std	Y+2, r24	; 0x02

#if XMEGA_A || XMEGA_AU
	channel->CTRLA |= DMA_CH_ENABLE_bm;
   19dc6:	9b 83       	std	Y+3, r25	; 0x03
   19dc8:	8a 81       	ldd	r24, Y+2	; 0x02
   19dca:	9b 81       	ldd	r25, Y+3	; 0x03
   19dcc:	fc 01       	movw	r30, r24
   19dce:	80 81       	ld	r24, Z
   19dd0:	28 2f       	mov	r18, r24
   19dd2:	20 68       	ori	r18, 0x80	; 128
   19dd4:	8a 81       	ldd	r24, Y+2	; 0x02
   19dd6:	9b 81       	ldd	r25, Y+3	; 0x03
#else
	channel->CTRLA |= DMA_CH_CHEN_bm;
#endif

	cpu_irq_restore(iflags);
   19dd8:	fc 01       	movw	r30, r24
   19dda:	20 83       	st	Z, r18
}
   19ddc:	89 81       	ldd	r24, Y+1	; 0x01
   19dde:	11 da       	rcall	.-3038   	; 0x19202 <cpu_irq_restore>
   19de0:	00 00       	nop
   19de2:	24 96       	adiw	r28, 0x04	; 4
   19de4:	cd bf       	out	0x3d, r28	; 61
   19de6:	de bf       	out	0x3e, r29	; 62
   19de8:	df 91       	pop	r29
   19dea:	cf 91       	pop	r28
   19dec:	08 95       	ret

00019dee <dma_channel_set_burst_length>:
 *                     type
 */
static inline void dma_channel_set_burst_length(
		struct dma_channel_config *config,
		DMA_CH_BURSTLEN_t burst_length)
{
   19dee:	cf 93       	push	r28
   19df0:	df 93       	push	r29
   19df2:	00 d0       	rcall	.+0      	; 0x19df4 <dma_channel_set_burst_length+0x6>
   19df4:	cd b7       	in	r28, 0x3d	; 61
   19df6:	de b7       	in	r29, 0x3e	; 62
   19df8:	89 83       	std	Y+1, r24	; 0x01
   19dfa:	9a 83       	std	Y+2, r25	; 0x02
   19dfc:	6b 83       	std	Y+3, r22	; 0x03
	config->ctrla &= ~DMA_CH_BURSTLEN_gm;
   19dfe:	89 81       	ldd	r24, Y+1	; 0x01
   19e00:	9a 81       	ldd	r25, Y+2	; 0x02
   19e02:	fc 01       	movw	r30, r24
   19e04:	80 81       	ld	r24, Z
   19e06:	28 2f       	mov	r18, r24
   19e08:	2c 7f       	andi	r18, 0xFC	; 252
   19e0a:	89 81       	ldd	r24, Y+1	; 0x01
   19e0c:	9a 81       	ldd	r25, Y+2	; 0x02
   19e0e:	fc 01       	movw	r30, r24
   19e10:	20 83       	st	Z, r18
	config->ctrla |= burst_length;
   19e12:	89 81       	ldd	r24, Y+1	; 0x01
   19e14:	9a 81       	ldd	r25, Y+2	; 0x02
   19e16:	fc 01       	movw	r30, r24
   19e18:	90 81       	ld	r25, Z
   19e1a:	8b 81       	ldd	r24, Y+3	; 0x03
   19e1c:	29 2f       	mov	r18, r25
   19e1e:	28 2b       	or	r18, r24
   19e20:	89 81       	ldd	r24, Y+1	; 0x01
   19e22:	9a 81       	ldd	r25, Y+2	; 0x02
   19e24:	fc 01       	movw	r30, r24
   19e26:	20 83       	st	Z, r18
}
   19e28:	00 00       	nop
   19e2a:	23 96       	adiw	r28, 0x03	; 3
   19e2c:	cd bf       	out	0x3d, r28	; 61
   19e2e:	de bf       	out	0x3e, r29	; 62
   19e30:	df 91       	pop	r29
   19e32:	cf 91       	pop	r28
   19e34:	08 95       	ret

00019e36 <dma_channel_set_single_shot>:
 * transfer mode.
 *
 * \param config Pointer to a \ref dma_channel_config variable
 */
static inline void dma_channel_set_single_shot(struct dma_channel_config *config)
{
   19e36:	cf 93       	push	r28
   19e38:	df 93       	push	r29
   19e3a:	1f 92       	push	r1
   19e3c:	1f 92       	push	r1
   19e3e:	cd b7       	in	r28, 0x3d	; 61
   19e40:	de b7       	in	r29, 0x3e	; 62
   19e42:	89 83       	std	Y+1, r24	; 0x01
   19e44:	9a 83       	std	Y+2, r25	; 0x02
	config->ctrla |= DMA_CH_SINGLE_bm;
   19e46:	89 81       	ldd	r24, Y+1	; 0x01
   19e48:	9a 81       	ldd	r25, Y+2	; 0x02
   19e4a:	fc 01       	movw	r30, r24
   19e4c:	80 81       	ld	r24, Z
   19e4e:	28 2f       	mov	r18, r24
   19e50:	24 60       	ori	r18, 0x04	; 4
   19e52:	89 81       	ldd	r24, Y+1	; 0x01
   19e54:	9a 81       	ldd	r25, Y+2	; 0x02
   19e56:	fc 01       	movw	r30, r24
   19e58:	20 83       	st	Z, r18
}
   19e5a:	00 00       	nop
   19e5c:	0f 90       	pop	r0
   19e5e:	0f 90       	pop	r0
   19e60:	df 91       	pop	r29
   19e62:	cf 91       	pop	r28
   19e64:	08 95       	ret

00019e66 <dma_channel_set_interrupt_level>:
 * \param config Pointer to a \ref dma_channel_config variable
 * \param level Interrupt level given by a \ref dma_int_level_t type
 */
static inline void dma_channel_set_interrupt_level(struct dma_channel_config
		*config, enum dma_int_level_t level)
{
   19e66:	cf 93       	push	r28
   19e68:	df 93       	push	r29
   19e6a:	00 d0       	rcall	.+0      	; 0x19e6c <dma_channel_set_interrupt_level+0x6>
   19e6c:	cd b7       	in	r28, 0x3d	; 61
   19e6e:	de b7       	in	r29, 0x3e	; 62
   19e70:	89 83       	std	Y+1, r24	; 0x01
   19e72:	9a 83       	std	Y+2, r25	; 0x02
   19e74:	6b 83       	std	Y+3, r22	; 0x03
	config->ctrlb &= ~(DMA_CH_ERRINTLVL_gm | DMA_CH_TRNINTLVL_gm);
   19e76:	89 81       	ldd	r24, Y+1	; 0x01
   19e78:	9a 81       	ldd	r25, Y+2	; 0x02
   19e7a:	fc 01       	movw	r30, r24
   19e7c:	81 81       	ldd	r24, Z+1	; 0x01
   19e7e:	28 2f       	mov	r18, r24
   19e80:	20 7f       	andi	r18, 0xF0	; 240
   19e82:	89 81       	ldd	r24, Y+1	; 0x01
   19e84:	9a 81       	ldd	r25, Y+2	; 0x02
   19e86:	fc 01       	movw	r30, r24
   19e88:	21 83       	std	Z+1, r18	; 0x01
	config->ctrlb |= (level << DMA_CH_ERRINTLVL_gp)
   19e8a:	89 81       	ldd	r24, Y+1	; 0x01
   19e8c:	9a 81       	ldd	r25, Y+2	; 0x02
   19e8e:	fc 01       	movw	r30, r24
   19e90:	81 81       	ldd	r24, Z+1	; 0x01
   19e92:	28 2f       	mov	r18, r24
   19e94:	8b 81       	ldd	r24, Y+3	; 0x03
   19e96:	88 2f       	mov	r24, r24
   19e98:	90 e0       	ldi	r25, 0x00	; 0
   19e9a:	88 0f       	add	r24, r24
   19e9c:	99 1f       	adc	r25, r25
   19e9e:	88 0f       	add	r24, r24
   19ea0:	99 1f       	adc	r25, r25
   19ea2:	98 2f       	mov	r25, r24
   19ea4:	8b 81       	ldd	r24, Y+3	; 0x03
   19ea6:	89 2b       	or	r24, r25
   19ea8:	82 2b       	or	r24, r18
   19eaa:	28 2f       	mov	r18, r24
   19eac:	89 81       	ldd	r24, Y+1	; 0x01
   19eae:	9a 81       	ldd	r25, Y+2	; 0x02
   19eb0:	fc 01       	movw	r30, r24
   19eb2:	21 83       	std	Z+1, r18	; 0x01
			| (level << DMA_CH_TRNINTLVL_gp);
}
   19eb4:	00 00       	nop
   19eb6:	23 96       	adiw	r28, 0x03	; 3
   19eb8:	cd bf       	out	0x3d, r28	; 61
   19eba:	de bf       	out	0x3e, r29	; 62
   19ebc:	df 91       	pop	r29
   19ebe:	cf 91       	pop	r28
   19ec0:	08 95       	ret

00019ec2 <dma_channel_set_src_reload_mode>:
 *             DMA_CH_SRCRELOAD_t type
 */
static inline void dma_channel_set_src_reload_mode(
		struct dma_channel_config *config,
		DMA_CH_SRCRELOAD_t mode)
{
   19ec2:	cf 93       	push	r28
   19ec4:	df 93       	push	r29
   19ec6:	00 d0       	rcall	.+0      	; 0x19ec8 <dma_channel_set_src_reload_mode+0x6>
   19ec8:	cd b7       	in	r28, 0x3d	; 61
   19eca:	de b7       	in	r29, 0x3e	; 62
   19ecc:	89 83       	std	Y+1, r24	; 0x01
   19ece:	9a 83       	std	Y+2, r25	; 0x02
   19ed0:	6b 83       	std	Y+3, r22	; 0x03
	config->addrctrl &= ~DMA_CH_SRCRELOAD_gm;
   19ed2:	89 81       	ldd	r24, Y+1	; 0x01
   19ed4:	9a 81       	ldd	r25, Y+2	; 0x02
   19ed6:	fc 01       	movw	r30, r24
   19ed8:	82 81       	ldd	r24, Z+2	; 0x02
   19eda:	28 2f       	mov	r18, r24
   19edc:	2f 73       	andi	r18, 0x3F	; 63
   19ede:	89 81       	ldd	r24, Y+1	; 0x01
   19ee0:	9a 81       	ldd	r25, Y+2	; 0x02
   19ee2:	fc 01       	movw	r30, r24
   19ee4:	22 83       	std	Z+2, r18	; 0x02
	config->addrctrl |= mode;
   19ee6:	89 81       	ldd	r24, Y+1	; 0x01
   19ee8:	9a 81       	ldd	r25, Y+2	; 0x02
   19eea:	fc 01       	movw	r30, r24
   19eec:	92 81       	ldd	r25, Z+2	; 0x02
   19eee:	8b 81       	ldd	r24, Y+3	; 0x03
   19ef0:	29 2f       	mov	r18, r25
   19ef2:	28 2b       	or	r18, r24
   19ef4:	89 81       	ldd	r24, Y+1	; 0x01
   19ef6:	9a 81       	ldd	r25, Y+2	; 0x02
   19ef8:	fc 01       	movw	r30, r24
   19efa:	22 83       	std	Z+2, r18	; 0x02
}
   19efc:	00 00       	nop
   19efe:	23 96       	adiw	r28, 0x03	; 3
   19f00:	cd bf       	out	0x3d, r28	; 61
   19f02:	de bf       	out	0x3e, r29	; 62
   19f04:	df 91       	pop	r29
   19f06:	cf 91       	pop	r28
   19f08:	08 95       	ret

00019f0a <dma_channel_set_dest_reload_mode>:
 *             DMA_CH_DESTRELOAD_t type
 */
static inline void dma_channel_set_dest_reload_mode(
		struct dma_channel_config *config,
		DMA_CH_DESTRELOAD_t mode)
{
   19f0a:	cf 93       	push	r28
   19f0c:	df 93       	push	r29
   19f0e:	00 d0       	rcall	.+0      	; 0x19f10 <dma_channel_set_dest_reload_mode+0x6>
   19f10:	cd b7       	in	r28, 0x3d	; 61
   19f12:	de b7       	in	r29, 0x3e	; 62
   19f14:	89 83       	std	Y+1, r24	; 0x01
   19f16:	9a 83       	std	Y+2, r25	; 0x02
   19f18:	6b 83       	std	Y+3, r22	; 0x03
	config->addrctrl &= ~DMA_CH_DESTRELOAD_gm;
   19f1a:	89 81       	ldd	r24, Y+1	; 0x01
   19f1c:	9a 81       	ldd	r25, Y+2	; 0x02
   19f1e:	fc 01       	movw	r30, r24
   19f20:	82 81       	ldd	r24, Z+2	; 0x02
   19f22:	28 2f       	mov	r18, r24
   19f24:	23 7f       	andi	r18, 0xF3	; 243
   19f26:	89 81       	ldd	r24, Y+1	; 0x01
   19f28:	9a 81       	ldd	r25, Y+2	; 0x02
   19f2a:	fc 01       	movw	r30, r24
   19f2c:	22 83       	std	Z+2, r18	; 0x02
	config->addrctrl |= mode;
   19f2e:	89 81       	ldd	r24, Y+1	; 0x01
   19f30:	9a 81       	ldd	r25, Y+2	; 0x02
   19f32:	fc 01       	movw	r30, r24
   19f34:	92 81       	ldd	r25, Z+2	; 0x02
   19f36:	8b 81       	ldd	r24, Y+3	; 0x03
   19f38:	29 2f       	mov	r18, r25
   19f3a:	28 2b       	or	r18, r24
   19f3c:	89 81       	ldd	r24, Y+1	; 0x01
   19f3e:	9a 81       	ldd	r25, Y+2	; 0x02
   19f40:	fc 01       	movw	r30, r24
   19f42:	22 83       	std	Z+2, r18	; 0x02
}
   19f44:	00 00       	nop
   19f46:	23 96       	adiw	r28, 0x03	; 3
   19f48:	cd bf       	out	0x3d, r28	; 61
   19f4a:	de bf       	out	0x3e, r29	; 62
   19f4c:	df 91       	pop	r29
   19f4e:	cf 91       	pop	r28
   19f50:	08 95       	ret

00019f52 <dma_channel_set_src_dir_mode>:
 *             DMA_CH_SRCDIR_t type
 */
static inline void dma_channel_set_src_dir_mode(
		struct dma_channel_config *config,
		DMA_CH_SRCDIR_t mode)
{
   19f52:	cf 93       	push	r28
   19f54:	df 93       	push	r29
   19f56:	00 d0       	rcall	.+0      	; 0x19f58 <dma_channel_set_src_dir_mode+0x6>
   19f58:	cd b7       	in	r28, 0x3d	; 61
   19f5a:	de b7       	in	r29, 0x3e	; 62
   19f5c:	89 83       	std	Y+1, r24	; 0x01
   19f5e:	9a 83       	std	Y+2, r25	; 0x02
   19f60:	6b 83       	std	Y+3, r22	; 0x03
	config->addrctrl &= ~DMA_CH_SRCDIR_gm;
   19f62:	89 81       	ldd	r24, Y+1	; 0x01
   19f64:	9a 81       	ldd	r25, Y+2	; 0x02
   19f66:	fc 01       	movw	r30, r24
   19f68:	82 81       	ldd	r24, Z+2	; 0x02
   19f6a:	28 2f       	mov	r18, r24
   19f6c:	2f 7c       	andi	r18, 0xCF	; 207
   19f6e:	89 81       	ldd	r24, Y+1	; 0x01
   19f70:	9a 81       	ldd	r25, Y+2	; 0x02
   19f72:	fc 01       	movw	r30, r24
   19f74:	22 83       	std	Z+2, r18	; 0x02
	config->addrctrl |= mode;
   19f76:	89 81       	ldd	r24, Y+1	; 0x01
   19f78:	9a 81       	ldd	r25, Y+2	; 0x02
   19f7a:	fc 01       	movw	r30, r24
   19f7c:	92 81       	ldd	r25, Z+2	; 0x02
   19f7e:	8b 81       	ldd	r24, Y+3	; 0x03
   19f80:	29 2f       	mov	r18, r25
   19f82:	28 2b       	or	r18, r24
   19f84:	89 81       	ldd	r24, Y+1	; 0x01
   19f86:	9a 81       	ldd	r25, Y+2	; 0x02
   19f88:	fc 01       	movw	r30, r24
   19f8a:	22 83       	std	Z+2, r18	; 0x02
}
   19f8c:	00 00       	nop
   19f8e:	23 96       	adiw	r28, 0x03	; 3
   19f90:	cd bf       	out	0x3d, r28	; 61
   19f92:	de bf       	out	0x3e, r29	; 62
   19f94:	df 91       	pop	r29
   19f96:	cf 91       	pop	r28
   19f98:	08 95       	ret

00019f9a <dma_channel_set_dest_dir_mode>:
 *             DMA_CH_DESTDIR_t type
 */
static inline void dma_channel_set_dest_dir_mode(
		struct dma_channel_config *config,
		DMA_CH_DESTDIR_t mode)
{
   19f9a:	cf 93       	push	r28
   19f9c:	df 93       	push	r29
   19f9e:	00 d0       	rcall	.+0      	; 0x19fa0 <dma_channel_set_dest_dir_mode+0x6>
   19fa0:	cd b7       	in	r28, 0x3d	; 61
   19fa2:	de b7       	in	r29, 0x3e	; 62
   19fa4:	89 83       	std	Y+1, r24	; 0x01
   19fa6:	9a 83       	std	Y+2, r25	; 0x02
   19fa8:	6b 83       	std	Y+3, r22	; 0x03
	config->addrctrl &= ~DMA_CH_DESTDIR_gm;
   19faa:	89 81       	ldd	r24, Y+1	; 0x01
   19fac:	9a 81       	ldd	r25, Y+2	; 0x02
   19fae:	fc 01       	movw	r30, r24
   19fb0:	82 81       	ldd	r24, Z+2	; 0x02
   19fb2:	28 2f       	mov	r18, r24
   19fb4:	2c 7f       	andi	r18, 0xFC	; 252
   19fb6:	89 81       	ldd	r24, Y+1	; 0x01
   19fb8:	9a 81       	ldd	r25, Y+2	; 0x02
   19fba:	fc 01       	movw	r30, r24
   19fbc:	22 83       	std	Z+2, r18	; 0x02
	config->addrctrl |= mode;
   19fbe:	89 81       	ldd	r24, Y+1	; 0x01
   19fc0:	9a 81       	ldd	r25, Y+2	; 0x02
   19fc2:	fc 01       	movw	r30, r24
   19fc4:	92 81       	ldd	r25, Z+2	; 0x02
   19fc6:	8b 81       	ldd	r24, Y+3	; 0x03
   19fc8:	29 2f       	mov	r18, r25
   19fca:	28 2b       	or	r18, r24
   19fcc:	89 81       	ldd	r24, Y+1	; 0x01
   19fce:	9a 81       	ldd	r25, Y+2	; 0x02
   19fd0:	fc 01       	movw	r30, r24
   19fd2:	22 83       	std	Z+2, r18	; 0x02
}
   19fd4:	00 00       	nop
   19fd6:	23 96       	adiw	r28, 0x03	; 3
   19fd8:	cd bf       	out	0x3d, r28	; 61
   19fda:	de bf       	out	0x3e, r29	; 62
   19fdc:	df 91       	pop	r29
   19fde:	cf 91       	pop	r28
   19fe0:	08 95       	ret

00019fe2 <dma_channel_set_trigger_source>:
 * \param source DMA channel trigger source given by a DMA_CH_TRIGSRC_t type
 */
static inline void dma_channel_set_trigger_source(
		struct dma_channel_config *config,
		DMA_CH_TRIGSRC_t source)
{
   19fe2:	cf 93       	push	r28
   19fe4:	df 93       	push	r29
   19fe6:	00 d0       	rcall	.+0      	; 0x19fe8 <dma_channel_set_trigger_source+0x6>
   19fe8:	cd b7       	in	r28, 0x3d	; 61
   19fea:	de b7       	in	r29, 0x3e	; 62
   19fec:	89 83       	std	Y+1, r24	; 0x01
   19fee:	9a 83       	std	Y+2, r25	; 0x02
   19ff0:	6b 83       	std	Y+3, r22	; 0x03
	config->trigsrc = source;
   19ff2:	89 81       	ldd	r24, Y+1	; 0x01
   19ff4:	9a 81       	ldd	r25, Y+2	; 0x02
   19ff6:	2b 81       	ldd	r18, Y+3	; 0x03
   19ff8:	fc 01       	movw	r30, r24
   19ffa:	23 83       	std	Z+3, r18	; 0x03
}
   19ffc:	00 00       	nop
   19ffe:	23 96       	adiw	r28, 0x03	; 3
   1a000:	cd bf       	out	0x3d, r28	; 61
   1a002:	de bf       	out	0x3e, r29	; 62
   1a004:	df 91       	pop	r29
   1a006:	cf 91       	pop	r28
   1a008:	08 95       	ret

0001a00a <dma_channel_set_transfer_count>:
 * \param count Number of bytes in each block transfer
 */
static inline void dma_channel_set_transfer_count(
		struct dma_channel_config *config,
		uint16_t count)
{
   1a00a:	cf 93       	push	r28
   1a00c:	df 93       	push	r29
   1a00e:	00 d0       	rcall	.+0      	; 0x1a010 <dma_channel_set_transfer_count+0x6>
   1a010:	1f 92       	push	r1
   1a012:	cd b7       	in	r28, 0x3d	; 61
   1a014:	de b7       	in	r29, 0x3e	; 62
   1a016:	89 83       	std	Y+1, r24	; 0x01
   1a018:	9a 83       	std	Y+2, r25	; 0x02
   1a01a:	6b 83       	std	Y+3, r22	; 0x03
   1a01c:	7c 83       	std	Y+4, r23	; 0x04
	config->trfcnt = count;
   1a01e:	89 81       	ldd	r24, Y+1	; 0x01
   1a020:	9a 81       	ldd	r25, Y+2	; 0x02
   1a022:	2b 81       	ldd	r18, Y+3	; 0x03
   1a024:	3c 81       	ldd	r19, Y+4	; 0x04
   1a026:	fc 01       	movw	r30, r24
   1a028:	24 83       	std	Z+4, r18	; 0x04
   1a02a:	35 83       	std	Z+5, r19	; 0x05
}
   1a02c:	00 00       	nop
   1a02e:	24 96       	adiw	r28, 0x04	; 4
   1a030:	cd bf       	out	0x3d, r28	; 61
   1a032:	de bf       	out	0x3e, r29	; 62
   1a034:	df 91       	pop	r29
   1a036:	cf 91       	pop	r28
   1a038:	08 95       	ret

0001a03a <dma_channel_set_destination_address>:
 * \param destination 16-bit LSB destination address
 */
static inline void dma_channel_set_destination_address(
		struct dma_channel_config *config,
		uint16_t destination)
{
   1a03a:	cf 93       	push	r28
   1a03c:	df 93       	push	r29
   1a03e:	00 d0       	rcall	.+0      	; 0x1a040 <dma_channel_set_destination_address+0x6>
   1a040:	1f 92       	push	r1
   1a042:	cd b7       	in	r28, 0x3d	; 61
   1a044:	de b7       	in	r29, 0x3e	; 62
   1a046:	89 83       	std	Y+1, r24	; 0x01
   1a048:	9a 83       	std	Y+2, r25	; 0x02
   1a04a:	6b 83       	std	Y+3, r22	; 0x03
   1a04c:	7c 83       	std	Y+4, r23	; 0x04
	config->destaddr16 = destination;
   1a04e:	89 81       	ldd	r24, Y+1	; 0x01
   1a050:	9a 81       	ldd	r25, Y+2	; 0x02
   1a052:	2b 81       	ldd	r18, Y+3	; 0x03
   1a054:	3c 81       	ldd	r19, Y+4	; 0x04
   1a056:	fc 01       	movw	r30, r24
   1a058:	21 87       	std	Z+9, r18	; 0x09
   1a05a:	32 87       	std	Z+10, r19	; 0x0a
}
   1a05c:	00 00       	nop
   1a05e:	24 96       	adiw	r28, 0x04	; 4
   1a060:	cd bf       	out	0x3d, r28	; 61
   1a062:	de bf       	out	0x3e, r29	; 62
   1a064:	df 91       	pop	r29
   1a066:	cf 91       	pop	r28
   1a068:	08 95       	ret

0001a06a <dma_channel_set_source_address>:
 * \param source 16-bit LSB source address
 */
static inline void dma_channel_set_source_address(
		struct dma_channel_config *config,
		uint16_t source)
{
   1a06a:	cf 93       	push	r28
   1a06c:	df 93       	push	r29
   1a06e:	00 d0       	rcall	.+0      	; 0x1a070 <dma_channel_set_source_address+0x6>
   1a070:	1f 92       	push	r1
   1a072:	cd b7       	in	r28, 0x3d	; 61
   1a074:	de b7       	in	r29, 0x3e	; 62
   1a076:	89 83       	std	Y+1, r24	; 0x01
   1a078:	9a 83       	std	Y+2, r25	; 0x02
   1a07a:	6b 83       	std	Y+3, r22	; 0x03
   1a07c:	7c 83       	std	Y+4, r23	; 0x04
	config->srcaddr16 = source;
   1a07e:	89 81       	ldd	r24, Y+1	; 0x01
   1a080:	9a 81       	ldd	r25, Y+2	; 0x02
   1a082:	2b 81       	ldd	r18, Y+3	; 0x03
   1a084:	3c 81       	ldd	r19, Y+4	; 0x04
   1a086:	fc 01       	movw	r30, r24
   1a088:	27 83       	std	Z+7, r18	; 0x07
   1a08a:	30 87       	std	Z+8, r19	; 0x08
}
   1a08c:	00 00       	nop
   1a08e:	24 96       	adiw	r28, 0x04	; 4
   1a090:	cd bf       	out	0x3d, r28	; 61
   1a092:	de bf       	out	0x3e, r29	; 62
   1a094:	df 91       	pop	r29
   1a096:	cf 91       	pop	r28
   1a098:	08 95       	ret

0001a09a <fifo_get_used_size>:
 *  \param fifo_desc  The FIFO descriptor.
 *
 *  \return The number of used elements.
 */
static inline uint8_t fifo_get_used_size(fifo_desc_t *fifo_desc)
{
   1a09a:	cf 93       	push	r28
   1a09c:	df 93       	push	r29
   1a09e:	1f 92       	push	r1
   1a0a0:	1f 92       	push	r1
   1a0a2:	cd b7       	in	r28, 0x3d	; 61
   1a0a4:	de b7       	in	r29, 0x3e	; 62
   1a0a6:	89 83       	std	Y+1, r24	; 0x01
   1a0a8:	9a 83       	std	Y+2, r25	; 0x02
	return ((fifo_desc->write_index - fifo_desc->read_index) & fifo_desc->mask);
   1a0aa:	89 81       	ldd	r24, Y+1	; 0x01
   1a0ac:	9a 81       	ldd	r25, Y+2	; 0x02
   1a0ae:	fc 01       	movw	r30, r24
   1a0b0:	23 81       	ldd	r18, Z+3	; 0x03
   1a0b2:	89 81       	ldd	r24, Y+1	; 0x01
   1a0b4:	9a 81       	ldd	r25, Y+2	; 0x02
   1a0b6:	fc 01       	movw	r30, r24
   1a0b8:	82 81       	ldd	r24, Z+2	; 0x02
   1a0ba:	f2 2f       	mov	r31, r18
   1a0bc:	f8 1b       	sub	r31, r24
   1a0be:	8f 2f       	mov	r24, r31
   1a0c0:	28 2f       	mov	r18, r24
   1a0c2:	89 81       	ldd	r24, Y+1	; 0x01
   1a0c4:	9a 81       	ldd	r25, Y+2	; 0x02
   1a0c6:	fc 01       	movw	r30, r24
   1a0c8:	85 81       	ldd	r24, Z+5	; 0x05
   1a0ca:	82 23       	and	r24, r18
}
   1a0cc:	0f 90       	pop	r0
   1a0ce:	0f 90       	pop	r0
   1a0d0:	df 91       	pop	r29
   1a0d2:	cf 91       	pop	r28
   1a0d4:	08 95       	ret

0001a0d6 <fifo_is_empty>:
 *  \return Status
 *    \retval true when the FIFO is empty.
 *    \retval false when the FIFO is not empty.
 */
static inline bool fifo_is_empty(fifo_desc_t *fifo_desc)
{
   1a0d6:	cf 93       	push	r28
   1a0d8:	df 93       	push	r29
   1a0da:	1f 92       	push	r1
   1a0dc:	1f 92       	push	r1
   1a0de:	cd b7       	in	r28, 0x3d	; 61
   1a0e0:	de b7       	in	r29, 0x3e	; 62
   1a0e2:	89 83       	std	Y+1, r24	; 0x01
   1a0e4:	9a 83       	std	Y+2, r25	; 0x02
	return (fifo_desc->write_index == fifo_desc->read_index);
   1a0e6:	89 81       	ldd	r24, Y+1	; 0x01
   1a0e8:	9a 81       	ldd	r25, Y+2	; 0x02
   1a0ea:	fc 01       	movw	r30, r24
   1a0ec:	23 81       	ldd	r18, Z+3	; 0x03
   1a0ee:	89 81       	ldd	r24, Y+1	; 0x01
   1a0f0:	9a 81       	ldd	r25, Y+2	; 0x02
   1a0f2:	fc 01       	movw	r30, r24
   1a0f4:	92 81       	ldd	r25, Z+2	; 0x02
   1a0f6:	81 e0       	ldi	r24, 0x01	; 1
   1a0f8:	29 17       	cp	r18, r25
   1a0fa:	09 f0       	breq	.+2      	; 0x1a0fe <fifo_is_empty+0x28>
   1a0fc:	80 e0       	ldi	r24, 0x00	; 0
}
   1a0fe:	0f 90       	pop	r0
   1a100:	0f 90       	pop	r0
   1a102:	df 91       	pop	r29
   1a104:	cf 91       	pop	r28
   1a106:	08 95       	ret

0001a108 <fifo_is_full>:
 *  \return Status
 *    \retval true when the FIFO is full.
 *    \retval false when the FIFO is not full.
 */
static inline bool fifo_is_full(fifo_desc_t *fifo_desc)
{
   1a108:	cf 93       	push	r28
   1a10a:	df 93       	push	r29
   1a10c:	1f 92       	push	r1
   1a10e:	1f 92       	push	r1
   1a110:	cd b7       	in	r28, 0x3d	; 61
   1a112:	de b7       	in	r29, 0x3e	; 62
   1a114:	89 83       	std	Y+1, r24	; 0x01
   1a116:	9a 83       	std	Y+2, r25	; 0x02
	return (fifo_get_used_size(fifo_desc) == fifo_desc->size);
   1a118:	89 81       	ldd	r24, Y+1	; 0x01
   1a11a:	9a 81       	ldd	r25, Y+2	; 0x02
   1a11c:	be df       	rcall	.-132    	; 0x1a09a <fifo_get_used_size>
   1a11e:	28 2f       	mov	r18, r24
   1a120:	89 81       	ldd	r24, Y+1	; 0x01
   1a122:	9a 81       	ldd	r25, Y+2	; 0x02
   1a124:	fc 01       	movw	r30, r24
   1a126:	94 81       	ldd	r25, Z+4	; 0x04
   1a128:	81 e0       	ldi	r24, 0x01	; 1
   1a12a:	29 17       	cp	r18, r25
   1a12c:	09 f0       	breq	.+2      	; 0x1a130 <fifo_is_full+0x28>
   1a12e:	80 e0       	ldi	r24, 0x00	; 0
}
   1a130:	0f 90       	pop	r0
   1a132:	0f 90       	pop	r0
   1a134:	df 91       	pop	r29
   1a136:	cf 91       	pop	r28
   1a138:	08 95       	ret

0001a13a <fifo_push_uint32>:
 *  \return Status
 *    \retval FIFO_OK when no error occurred.
 *    \retval FIFO_ERROR_UNDERFLOW when the FIFO was empty.
 */
static inline int fifo_push_uint32(fifo_desc_t *fifo_desc, uint32_t item)
{
   1a13a:	cf 93       	push	r28
   1a13c:	df 93       	push	r29
   1a13e:	cd b7       	in	r28, 0x3d	; 61
   1a140:	de b7       	in	r29, 0x3e	; 62
   1a142:	27 97       	sbiw	r28, 0x07	; 7
   1a144:	cd bf       	out	0x3d, r28	; 61
   1a146:	de bf       	out	0x3e, r29	; 62
   1a148:	8a 83       	std	Y+2, r24	; 0x02
   1a14a:	9b 83       	std	Y+3, r25	; 0x03
   1a14c:	4c 83       	std	Y+4, r20	; 0x04
   1a14e:	5d 83       	std	Y+5, r21	; 0x05
   1a150:	6e 83       	std	Y+6, r22	; 0x06
   1a152:	7f 83       	std	Y+7, r23	; 0x07
	uint8_t write_index;

	if (fifo_is_full(fifo_desc)) {
   1a154:	8a 81       	ldd	r24, Y+2	; 0x02
   1a156:	9b 81       	ldd	r25, Y+3	; 0x03
   1a158:	d7 df       	rcall	.-82     	; 0x1a108 <fifo_is_full>
   1a15a:	88 23       	and	r24, r24
   1a15c:	19 f0       	breq	.+6      	; 0x1a164 <fifo_push_uint32+0x2a>
		return FIFO_ERROR_OVERFLOW;
   1a15e:	81 e0       	ldi	r24, 0x01	; 1
   1a160:	90 e0       	ldi	r25, 0x00	; 0
   1a162:	33 c0       	rjmp	.+102    	; 0x1a1ca <fifo_push_uint32+0x90>
	}

	write_index = fifo_desc->write_index;
   1a164:	8a 81       	ldd	r24, Y+2	; 0x02
   1a166:	9b 81       	ldd	r25, Y+3	; 0x03
   1a168:	fc 01       	movw	r30, r24
   1a16a:	83 81       	ldd	r24, Z+3	; 0x03
   1a16c:	89 83       	std	Y+1, r24	; 0x01
	fifo_desc->buffer.u32ptr[write_index & (fifo_desc->mask >> 1)] = item;
   1a16e:	8a 81       	ldd	r24, Y+2	; 0x02
   1a170:	9b 81       	ldd	r25, Y+3	; 0x03
   1a172:	fc 01       	movw	r30, r24
   1a174:	20 81       	ld	r18, Z
   1a176:	31 81       	ldd	r19, Z+1	; 0x01
   1a178:	8a 81       	ldd	r24, Y+2	; 0x02
   1a17a:	9b 81       	ldd	r25, Y+3	; 0x03
   1a17c:	fc 01       	movw	r30, r24
   1a17e:	85 81       	ldd	r24, Z+5	; 0x05
   1a180:	98 2f       	mov	r25, r24
   1a182:	96 95       	lsr	r25
   1a184:	89 81       	ldd	r24, Y+1	; 0x01
   1a186:	89 23       	and	r24, r25
   1a188:	88 2f       	mov	r24, r24
   1a18a:	90 e0       	ldi	r25, 0x00	; 0
   1a18c:	88 0f       	add	r24, r24
   1a18e:	99 1f       	adc	r25, r25
   1a190:	88 0f       	add	r24, r24
   1a192:	99 1f       	adc	r25, r25
   1a194:	28 0f       	add	r18, r24
   1a196:	39 1f       	adc	r19, r25
   1a198:	8c 81       	ldd	r24, Y+4	; 0x04
   1a19a:	9d 81       	ldd	r25, Y+5	; 0x05
   1a19c:	ae 81       	ldd	r26, Y+6	; 0x06
   1a19e:	bf 81       	ldd	r27, Y+7	; 0x07
   1a1a0:	f9 01       	movw	r30, r18
   1a1a2:	80 83       	st	Z, r24
   1a1a4:	91 83       	std	Z+1, r25	; 0x01
   1a1a6:	a2 83       	std	Z+2, r26	; 0x02
   1a1a8:	b3 83       	std	Z+3, r27	; 0x03
	write_index = (write_index + 1) & fifo_desc->mask;
   1a1aa:	89 81       	ldd	r24, Y+1	; 0x01
   1a1ac:	8f 5f       	subi	r24, 0xFF	; 255
   1a1ae:	28 2f       	mov	r18, r24
   1a1b0:	8a 81       	ldd	r24, Y+2	; 0x02
   1a1b2:	9b 81       	ldd	r25, Y+3	; 0x03
   1a1b4:	fc 01       	movw	r30, r24
   1a1b6:	85 81       	ldd	r24, Z+5	; 0x05
   1a1b8:	82 23       	and	r24, r18
   1a1ba:	89 83       	std	Y+1, r24	; 0x01

	// Must be the last thing to do.
	barrier();
	fifo_desc->write_index = write_index;
   1a1bc:	8a 81       	ldd	r24, Y+2	; 0x02
   1a1be:	9b 81       	ldd	r25, Y+3	; 0x03
   1a1c0:	29 81       	ldd	r18, Y+1	; 0x01
   1a1c2:	fc 01       	movw	r30, r24
   1a1c4:	23 83       	std	Z+3, r18	; 0x03

	return FIFO_OK;
   1a1c6:	80 e0       	ldi	r24, 0x00	; 0
   1a1c8:	90 e0       	ldi	r25, 0x00	; 0
}
   1a1ca:	27 96       	adiw	r28, 0x07	; 7
   1a1cc:	cd bf       	out	0x3d, r28	; 61
   1a1ce:	de bf       	out	0x3e, r29	; 62
   1a1d0:	df 91       	pop	r29
   1a1d2:	cf 91       	pop	r28
   1a1d4:	08 95       	ret

0001a1d6 <fifo_pull_uint32>:
 *  \return Status
 *    \retval FIFO_OK when no error occurred.
 *    \retval FIFO_ERROR_UNDERFLOW when the FIFO was empty.
 */
static inline int fifo_pull_uint32(fifo_desc_t *fifo_desc, uint32_t *item)
{
   1a1d6:	cf 93       	push	r28
   1a1d8:	df 93       	push	r29
   1a1da:	cd b7       	in	r28, 0x3d	; 61
   1a1dc:	de b7       	in	r29, 0x3e	; 62
   1a1de:	25 97       	sbiw	r28, 0x05	; 5
   1a1e0:	cd bf       	out	0x3d, r28	; 61
   1a1e2:	de bf       	out	0x3e, r29	; 62
   1a1e4:	8a 83       	std	Y+2, r24	; 0x02
   1a1e6:	9b 83       	std	Y+3, r25	; 0x03
   1a1e8:	6c 83       	std	Y+4, r22	; 0x04
   1a1ea:	7d 83       	std	Y+5, r23	; 0x05
	uint8_t read_index;

	if (fifo_is_empty(fifo_desc)) {
   1a1ec:	8a 81       	ldd	r24, Y+2	; 0x02
   1a1ee:	9b 81       	ldd	r25, Y+3	; 0x03
   1a1f0:	72 df       	rcall	.-284    	; 0x1a0d6 <fifo_is_empty>
   1a1f2:	88 23       	and	r24, r24
   1a1f4:	19 f0       	breq	.+6      	; 0x1a1fc <fifo_pull_uint32+0x26>
		return FIFO_ERROR_UNDERFLOW;
   1a1f6:	82 e0       	ldi	r24, 0x02	; 2
   1a1f8:	90 e0       	ldi	r25, 0x00	; 0
   1a1fa:	36 c0       	rjmp	.+108    	; 0x1a268 <fifo_pull_uint32+0x92>
	}

	read_index = fifo_desc->read_index;
   1a1fc:	8a 81       	ldd	r24, Y+2	; 0x02
   1a1fe:	9b 81       	ldd	r25, Y+3	; 0x03
   1a200:	fc 01       	movw	r30, r24
   1a202:	82 81       	ldd	r24, Z+2	; 0x02
   1a204:	89 83       	std	Y+1, r24	; 0x01
	*item = fifo_desc->buffer.u32ptr[read_index & (fifo_desc->mask >> 1)];
   1a206:	8a 81       	ldd	r24, Y+2	; 0x02
   1a208:	9b 81       	ldd	r25, Y+3	; 0x03
   1a20a:	fc 01       	movw	r30, r24
   1a20c:	20 81       	ld	r18, Z
   1a20e:	31 81       	ldd	r19, Z+1	; 0x01
   1a210:	8a 81       	ldd	r24, Y+2	; 0x02
   1a212:	9b 81       	ldd	r25, Y+3	; 0x03
   1a214:	fc 01       	movw	r30, r24
   1a216:	85 81       	ldd	r24, Z+5	; 0x05
   1a218:	98 2f       	mov	r25, r24
   1a21a:	96 95       	lsr	r25
   1a21c:	89 81       	ldd	r24, Y+1	; 0x01
   1a21e:	89 23       	and	r24, r25
   1a220:	88 2f       	mov	r24, r24
   1a222:	90 e0       	ldi	r25, 0x00	; 0
   1a224:	88 0f       	add	r24, r24
   1a226:	99 1f       	adc	r25, r25
   1a228:	88 0f       	add	r24, r24
   1a22a:	99 1f       	adc	r25, r25
   1a22c:	82 0f       	add	r24, r18
   1a22e:	93 1f       	adc	r25, r19
   1a230:	fc 01       	movw	r30, r24
   1a232:	80 81       	ld	r24, Z
   1a234:	91 81       	ldd	r25, Z+1	; 0x01
   1a236:	a2 81       	ldd	r26, Z+2	; 0x02
   1a238:	b3 81       	ldd	r27, Z+3	; 0x03
   1a23a:	2c 81       	ldd	r18, Y+4	; 0x04
   1a23c:	3d 81       	ldd	r19, Y+5	; 0x05
   1a23e:	f9 01       	movw	r30, r18
   1a240:	80 83       	st	Z, r24
   1a242:	91 83       	std	Z+1, r25	; 0x01
   1a244:	a2 83       	std	Z+2, r26	; 0x02
   1a246:	b3 83       	std	Z+3, r27	; 0x03
	read_index = (read_index + 1) & fifo_desc->mask;
   1a248:	89 81       	ldd	r24, Y+1	; 0x01
   1a24a:	8f 5f       	subi	r24, 0xFF	; 255
   1a24c:	28 2f       	mov	r18, r24
   1a24e:	8a 81       	ldd	r24, Y+2	; 0x02
   1a250:	9b 81       	ldd	r25, Y+3	; 0x03
   1a252:	fc 01       	movw	r30, r24
   1a254:	85 81       	ldd	r24, Z+5	; 0x05
   1a256:	82 23       	and	r24, r18
   1a258:	89 83       	std	Y+1, r24	; 0x01

	// Must be the last thing to do.
	barrier();
	fifo_desc->read_index = read_index;
   1a25a:	8a 81       	ldd	r24, Y+2	; 0x02
   1a25c:	9b 81       	ldd	r25, Y+3	; 0x03
   1a25e:	29 81       	ldd	r18, Y+1	; 0x01
   1a260:	fc 01       	movw	r30, r24
   1a262:	22 83       	std	Z+2, r18	; 0x02

	return FIFO_OK;
   1a264:	80 e0       	ldi	r24, 0x00	; 0
   1a266:	90 e0       	ldi	r25, 0x00	; 0
}
   1a268:	25 96       	adiw	r28, 0x05	; 5
   1a26a:	cd bf       	out	0x3d, r28	; 61
   1a26c:	de bf       	out	0x3e, r29	; 62
   1a26e:	df 91       	pop	r29
   1a270:	cf 91       	pop	r28
   1a272:	08 95       	ret

0001a274 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
   1a274:	cf 93       	push	r28
   1a276:	df 93       	push	r29
   1a278:	cd b7       	in	r28, 0x3d	; 61
   1a27a:	de b7       	in	r29, 0x3e	; 62
	arch_ioport_init();
}
   1a27c:	00 00       	nop
   1a27e:	df 91       	pop	r29
   1a280:	cf 91       	pop	r28
   1a282:	08 95       	ret

0001a284 <tc_set_overflow_interrupt_level>:
 * \param level Overflow interrupt level
 * \note  Configures OVFINTLVL in INTCTRLA
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
   1a284:	cf 93       	push	r28
   1a286:	df 93       	push	r29
   1a288:	00 d0       	rcall	.+0      	; 0x1a28a <tc_set_overflow_interrupt_level+0x6>
   1a28a:	cd b7       	in	r28, 0x3d	; 61
   1a28c:	de b7       	in	r29, 0x3e	; 62
   1a28e:	89 83       	std	Y+1, r24	; 0x01
   1a290:	9a 83       	std	Y+2, r25	; 0x02
   1a292:	6b 83       	std	Y+3, r22	; 0x03
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
   1a294:	89 81       	ldd	r24, Y+1	; 0x01
   1a296:	9a 81       	ldd	r25, Y+2	; 0x02
   1a298:	fc 01       	movw	r30, r24
   1a29a:	86 81       	ldd	r24, Z+6	; 0x06
   1a29c:	28 2f       	mov	r18, r24
   1a29e:	2c 7f       	andi	r18, 0xFC	; 252
   1a2a0:	89 81       	ldd	r24, Y+1	; 0x01
   1a2a2:	9a 81       	ldd	r25, Y+2	; 0x02
   1a2a4:	fc 01       	movw	r30, r24
   1a2a6:	26 83       	std	Z+6, r18	; 0x06
	((TC0_t *)tc)->INTCTRLA =
			((TC0_t *)tc)->INTCTRLA | (level << TC0_OVFINTLVL_gp);
   1a2a8:	89 81       	ldd	r24, Y+1	; 0x01
   1a2aa:	9a 81       	ldd	r25, Y+2	; 0x02
   1a2ac:	fc 01       	movw	r30, r24
   1a2ae:	96 81       	ldd	r25, Z+6	; 0x06
 */
static inline void tc_set_overflow_interrupt_level(volatile void *tc,
		enum TC_INT_LEVEL_t level)
{
	((TC0_t *)tc)->INTCTRLA = ((TC0_t *)tc)->INTCTRLA & ~TC0_OVFINTLVL_gm;
	((TC0_t *)tc)->INTCTRLA =
   1a2b0:	8b 81       	ldd	r24, Y+3	; 0x03
   1a2b2:	29 2f       	mov	r18, r25
   1a2b4:	28 2b       	or	r18, r24
   1a2b6:	89 81       	ldd	r24, Y+1	; 0x01
   1a2b8:	9a 81       	ldd	r25, Y+2	; 0x02
   1a2ba:	fc 01       	movw	r30, r24
   1a2bc:	26 83       	std	Z+6, r18	; 0x06
			((TC0_t *)tc)->INTCTRLA | (level << TC0_OVFINTLVL_gp);
}
   1a2be:	00 00       	nop
   1a2c0:	23 96       	adiw	r28, 0x03	; 3
   1a2c2:	cd bf       	out	0x3d, r28	; 61
   1a2c4:	de bf       	out	0x3e, r29	; 62
   1a2c6:	df 91       	pop	r29
   1a2c8:	cf 91       	pop	r28
   1a2ca:	08 95       	ret

0001a2cc <tc_write_clock_source>:
 * \param TC_CLKSEL_enum Clock source selection
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
   1a2cc:	cf 93       	push	r28
   1a2ce:	df 93       	push	r29
   1a2d0:	00 d0       	rcall	.+0      	; 0x1a2d2 <tc_write_clock_source+0x6>
   1a2d2:	cd b7       	in	r28, 0x3d	; 61
   1a2d4:	de b7       	in	r29, 0x3e	; 62
   1a2d6:	89 83       	std	Y+1, r24	; 0x01
   1a2d8:	9a 83       	std	Y+2, r25	; 0x02
   1a2da:	6b 83       	std	Y+3, r22	; 0x03
	((TC0_t *)tc)->CTRLA =
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
   1a2dc:	89 81       	ldd	r24, Y+1	; 0x01
   1a2de:	9a 81       	ldd	r25, Y+2	; 0x02
   1a2e0:	fc 01       	movw	r30, r24
   1a2e2:	80 81       	ld	r24, Z
 * \note Configuring the clock also starts the timer
 */
static inline void tc_write_clock_source(volatile void *tc,
		TC_CLKSEL_t TC_CLKSEL_enum)
{
	((TC0_t *)tc)->CTRLA =
   1a2e4:	98 2f       	mov	r25, r24
   1a2e6:	90 7f       	andi	r25, 0xF0	; 240
   1a2e8:	8b 81       	ldd	r24, Y+3	; 0x03
   1a2ea:	89 2b       	or	r24, r25
   1a2ec:	28 2f       	mov	r18, r24
   1a2ee:	89 81       	ldd	r24, Y+1	; 0x01
   1a2f0:	9a 81       	ldd	r25, Y+2	; 0x02
   1a2f2:	fc 01       	movw	r30, r24
   1a2f4:	20 83       	st	Z, r18
			(((TC0_t *)tc)->CTRLA & ~TC0_CLKSEL_gm) |
			TC_CLKSEL_enum;
}
   1a2f6:	00 00       	nop
   1a2f8:	23 96       	adiw	r28, 0x03	; 3
   1a2fa:	cd bf       	out	0x3d, r28	; 61
   1a2fc:	de bf       	out	0x3e, r29	; 62
   1a2fe:	df 91       	pop	r29
   1a300:	cf 91       	pop	r28
   1a302:	08 95       	ret

0001a304 <tc_write_count>:
 *
 * \param tc Pointer to TC module.
 * \param cnt_value Counter value :
 */
static inline void tc_write_count(volatile void *tc, uint16_t cnt_value)
{
   1a304:	cf 93       	push	r28
   1a306:	df 93       	push	r29
   1a308:	00 d0       	rcall	.+0      	; 0x1a30a <tc_write_count+0x6>
   1a30a:	1f 92       	push	r1
   1a30c:	cd b7       	in	r28, 0x3d	; 61
   1a30e:	de b7       	in	r29, 0x3e	; 62
   1a310:	89 83       	std	Y+1, r24	; 0x01
   1a312:	9a 83       	std	Y+2, r25	; 0x02
   1a314:	6b 83       	std	Y+3, r22	; 0x03
   1a316:	7c 83       	std	Y+4, r23	; 0x04
	((TC0_t *)tc)->CNT = cnt_value;
   1a318:	89 81       	ldd	r24, Y+1	; 0x01
   1a31a:	9a 81       	ldd	r25, Y+2	; 0x02
   1a31c:	2b 81       	ldd	r18, Y+3	; 0x03
   1a31e:	3c 81       	ldd	r19, Y+4	; 0x04
   1a320:	fc 01       	movw	r30, r24
   1a322:	20 a3       	std	Z+32, r18	; 0x20
   1a324:	31 a3       	std	Z+33, r19	; 0x21
}
   1a326:	00 00       	nop
   1a328:	24 96       	adiw	r28, 0x04	; 4
   1a32a:	cd bf       	out	0x3d, r28	; 61
   1a32c:	de bf       	out	0x3e, r29	; 62
   1a32e:	df 91       	pop	r29
   1a330:	cf 91       	pop	r28
   1a332:	08 95       	ret

0001a334 <tc_read_count>:
 *
 * \param tc Pointer to TC module.
 * \note Output the Counter value CNT
 */
static inline uint16_t tc_read_count(volatile void *tc)
{
   1a334:	cf 93       	push	r28
   1a336:	df 93       	push	r29
   1a338:	1f 92       	push	r1
   1a33a:	1f 92       	push	r1
   1a33c:	cd b7       	in	r28, 0x3d	; 61
   1a33e:	de b7       	in	r29, 0x3e	; 62
   1a340:	89 83       	std	Y+1, r24	; 0x01
   1a342:	9a 83       	std	Y+2, r25	; 0x02
	return (((TC0_t *)tc)->CNT);
   1a344:	89 81       	ldd	r24, Y+1	; 0x01
   1a346:	9a 81       	ldd	r25, Y+2	; 0x02
   1a348:	fc 01       	movw	r30, r24
   1a34a:	80 a1       	ldd	r24, Z+32	; 0x20
   1a34c:	91 a1       	ldd	r25, Z+33	; 0x21
}
   1a34e:	0f 90       	pop	r0
   1a350:	0f 90       	pop	r0
   1a352:	df 91       	pop	r29
   1a354:	cf 91       	pop	r28
   1a356:	08 95       	ret

0001a358 <tc_write_period>:
 *
 * \param tc Pointer to TC module.
 * \param per_value Period value : PER
 */
static inline void tc_write_period(volatile void *tc, uint16_t per_value)
{
   1a358:	cf 93       	push	r28
   1a35a:	df 93       	push	r29
   1a35c:	00 d0       	rcall	.+0      	; 0x1a35e <tc_write_period+0x6>
   1a35e:	1f 92       	push	r1
   1a360:	cd b7       	in	r28, 0x3d	; 61
   1a362:	de b7       	in	r29, 0x3e	; 62
   1a364:	89 83       	std	Y+1, r24	; 0x01
   1a366:	9a 83       	std	Y+2, r25	; 0x02
   1a368:	6b 83       	std	Y+3, r22	; 0x03
   1a36a:	7c 83       	std	Y+4, r23	; 0x04
	((TC0_t *)tc)->PER = per_value;
   1a36c:	89 81       	ldd	r24, Y+1	; 0x01
   1a36e:	9a 81       	ldd	r25, Y+2	; 0x02
   1a370:	2b 81       	ldd	r18, Y+3	; 0x03
   1a372:	3c 81       	ldd	r19, Y+4	; 0x04
   1a374:	fc 01       	movw	r30, r24
   1a376:	26 a3       	std	Z+38, r18	; 0x26
   1a378:	37 a3       	std	Z+39, r19	; 0x27
}
   1a37a:	00 00       	nop
   1a37c:	24 96       	adiw	r28, 0x04	; 4
   1a37e:	cd bf       	out	0x3d, r28	; 61
   1a380:	de bf       	out	0x3e, r29	; 62
   1a382:	df 91       	pop	r29
   1a384:	cf 91       	pop	r28
   1a386:	08 95       	ret

0001a388 <tc_write_period_buffer>:
 *
 * \param tc Pointer to TC module.
 * \param per_buf Period Buffer value : PERH/PERL
 */
static inline void tc_write_period_buffer(volatile void *tc, uint16_t per_buf)
{
   1a388:	cf 93       	push	r28
   1a38a:	df 93       	push	r29
   1a38c:	00 d0       	rcall	.+0      	; 0x1a38e <tc_write_period_buffer+0x6>
   1a38e:	1f 92       	push	r1
   1a390:	cd b7       	in	r28, 0x3d	; 61
   1a392:	de b7       	in	r29, 0x3e	; 62
   1a394:	89 83       	std	Y+1, r24	; 0x01
   1a396:	9a 83       	std	Y+2, r25	; 0x02
   1a398:	6b 83       	std	Y+3, r22	; 0x03
   1a39a:	7c 83       	std	Y+4, r23	; 0x04
	((TC0_t *)tc)->PERBUF = per_buf;
   1a39c:	89 81       	ldd	r24, Y+1	; 0x01
   1a39e:	9a 81       	ldd	r25, Y+2	; 0x02
   1a3a0:	2b 81       	ldd	r18, Y+3	; 0x03
   1a3a2:	3c 81       	ldd	r19, Y+4	; 0x04
   1a3a4:	fc 01       	movw	r30, r24
   1a3a6:	26 ab       	std	Z+54, r18	; 0x36
   1a3a8:	37 ab       	std	Z+55, r19	; 0x37
}
   1a3aa:	00 00       	nop
   1a3ac:	24 96       	adiw	r28, 0x04	; 4
   1a3ae:	cd bf       	out	0x3d, r28	; 61
   1a3b0:	de bf       	out	0x3e, r29	; 62
   1a3b2:	df 91       	pop	r29
   1a3b4:	cf 91       	pop	r28
   1a3b6:	08 95       	ret

0001a3b8 <tc_update>:
 *
 * \param tc Pointer to TC module.
 * \note  CMD[2] in CTRLFSET is set to 1 and CMD[3] in CTRLFCLR is set
 */
static inline void tc_update(volatile void *tc)
{
   1a3b8:	cf 93       	push	r28
   1a3ba:	df 93       	push	r29
   1a3bc:	1f 92       	push	r1
   1a3be:	1f 92       	push	r1
   1a3c0:	cd b7       	in	r28, 0x3d	; 61
   1a3c2:	de b7       	in	r29, 0x3e	; 62
   1a3c4:	89 83       	std	Y+1, r24	; 0x01
   1a3c6:	9a 83       	std	Y+2, r25	; 0x02
	((TC0_t *)tc)->CTRLFSET = TC_CMD_UPDATE_gc;
   1a3c8:	89 81       	ldd	r24, Y+1	; 0x01
   1a3ca:	9a 81       	ldd	r25, Y+2	; 0x02
   1a3cc:	24 e0       	ldi	r18, 0x04	; 4
   1a3ce:	fc 01       	movw	r30, r24
   1a3d0:	21 87       	std	Z+9, r18	; 0x09
}
   1a3d2:	00 00       	nop
   1a3d4:	0f 90       	pop	r0
   1a3d6:	0f 90       	pop	r0
   1a3d8:	df 91       	pop	r29
   1a3da:	cf 91       	pop	r28
   1a3dc:	08 95       	ret

0001a3de <tc_write_cc_buffer>:
 * \param channel_index CC Channel
 * \param buffer_value Counter Buffer value
 */
static inline void tc_write_cc_buffer(volatile void *tc,
		enum tc_cc_channel_t channel_index, uint16_t buffer_value)
{
   1a3de:	cf 93       	push	r28
   1a3e0:	df 93       	push	r29
   1a3e2:	cd b7       	in	r28, 0x3d	; 61
   1a3e4:	de b7       	in	r29, 0x3e	; 62
   1a3e6:	25 97       	sbiw	r28, 0x05	; 5
   1a3e8:	cd bf       	out	0x3d, r28	; 61
   1a3ea:	de bf       	out	0x3e, r29	; 62
   1a3ec:	89 83       	std	Y+1, r24	; 0x01
   1a3ee:	9a 83       	std	Y+2, r25	; 0x02
   1a3f0:	6b 83       	std	Y+3, r22	; 0x03
   1a3f2:	4c 83       	std	Y+4, r20	; 0x04
   1a3f4:	5d 83       	std	Y+5, r21	; 0x05
	if (tc_is_tc0(void *tc)) {
   1a3f6:	89 81       	ldd	r24, Y+1	; 0x01
   1a3f8:	9a 81       	ldd	r25, Y+2	; 0x02
   1a3fa:	80 74       	andi	r24, 0x40	; 64
   1a3fc:	99 27       	eor	r25, r25
   1a3fe:	89 2b       	or	r24, r25
   1a400:	99 f5       	brne	.+102    	; 0x1a468 <tc_write_cc_buffer+0x8a>
		switch (channel_index) {
   1a402:	8b 81       	ldd	r24, Y+3	; 0x03
   1a404:	88 2f       	mov	r24, r24
   1a406:	90 e0       	ldi	r25, 0x00	; 0
   1a408:	82 30       	cpi	r24, 0x02	; 2
   1a40a:	91 05       	cpc	r25, r1
   1a40c:	a1 f0       	breq	.+40     	; 0x1a436 <tc_write_cc_buffer+0x58>
   1a40e:	83 30       	cpi	r24, 0x03	; 3
   1a410:	91 05       	cpc	r25, r1
   1a412:	1c f4       	brge	.+6      	; 0x1a41a <tc_write_cc_buffer+0x3c>
   1a414:	01 97       	sbiw	r24, 0x01	; 1
   1a416:	39 f0       	breq	.+14     	; 0x1a426 <tc_write_cc_buffer+0x48>
   1a418:	46 c0       	rjmp	.+140    	; 0x1a4a6 <tc_write_cc_buffer+0xc8>
   1a41a:	83 30       	cpi	r24, 0x03	; 3
   1a41c:	91 05       	cpc	r25, r1
   1a41e:	99 f0       	breq	.+38     	; 0x1a446 <tc_write_cc_buffer+0x68>
   1a420:	04 97       	sbiw	r24, 0x04	; 4
   1a422:	c9 f0       	breq	.+50     	; 0x1a456 <tc_write_cc_buffer+0x78>
   1a424:	40 c0       	rjmp	.+128    	; 0x1a4a6 <tc_write_cc_buffer+0xc8>
		case TC_CCA:
			((TC0_t *)tc)->CCABUF = buffer_value;
   1a426:	89 81       	ldd	r24, Y+1	; 0x01
   1a428:	9a 81       	ldd	r25, Y+2	; 0x02
   1a42a:	2c 81       	ldd	r18, Y+4	; 0x04
   1a42c:	3d 81       	ldd	r19, Y+5	; 0x05
   1a42e:	fc 01       	movw	r30, r24
   1a430:	20 af       	std	Z+56, r18	; 0x38
   1a432:	31 af       	std	Z+57, r19	; 0x39
			break;
   1a434:	38 c0       	rjmp	.+112    	; 0x1a4a6 <tc_write_cc_buffer+0xc8>
		case TC_CCB:
			((TC0_t *)tc)->CCBBUF = buffer_value;
   1a436:	89 81       	ldd	r24, Y+1	; 0x01
   1a438:	9a 81       	ldd	r25, Y+2	; 0x02
   1a43a:	2c 81       	ldd	r18, Y+4	; 0x04
   1a43c:	3d 81       	ldd	r19, Y+5	; 0x05
   1a43e:	fc 01       	movw	r30, r24
   1a440:	22 af       	std	Z+58, r18	; 0x3a
   1a442:	33 af       	std	Z+59, r19	; 0x3b
			break;
   1a444:	30 c0       	rjmp	.+96     	; 0x1a4a6 <tc_write_cc_buffer+0xc8>
		case TC_CCC:
			((TC0_t *)tc)->CCCBUF = buffer_value;
   1a446:	89 81       	ldd	r24, Y+1	; 0x01
   1a448:	9a 81       	ldd	r25, Y+2	; 0x02
   1a44a:	2c 81       	ldd	r18, Y+4	; 0x04
   1a44c:	3d 81       	ldd	r19, Y+5	; 0x05
   1a44e:	fc 01       	movw	r30, r24
   1a450:	24 af       	std	Z+60, r18	; 0x3c
   1a452:	35 af       	std	Z+61, r19	; 0x3d
			break;
   1a454:	28 c0       	rjmp	.+80     	; 0x1a4a6 <tc_write_cc_buffer+0xc8>
		case TC_CCD:
			((TC0_t *)tc)->CCDBUF = buffer_value;
   1a456:	89 81       	ldd	r24, Y+1	; 0x01
   1a458:	9a 81       	ldd	r25, Y+2	; 0x02
   1a45a:	2c 81       	ldd	r18, Y+4	; 0x04
   1a45c:	3d 81       	ldd	r19, Y+5	; 0x05
   1a45e:	fc 01       	movw	r30, r24
   1a460:	26 af       	std	Z+62, r18	; 0x3e
   1a462:	37 af       	std	Z+63, r19	; 0x3f
			break;
   1a464:	00 00       	nop
   1a466:	1f c0       	rjmp	.+62     	; 0x1a4a6 <tc_write_cc_buffer+0xc8>
		}
	} else if (tc_is_tc1(void *tc)) {
   1a468:	89 81       	ldd	r24, Y+1	; 0x01
   1a46a:	9a 81       	ldd	r25, Y+2	; 0x02
   1a46c:	80 74       	andi	r24, 0x40	; 64
   1a46e:	99 27       	eor	r25, r25
   1a470:	89 2b       	or	r24, r25
   1a472:	c9 f0       	breq	.+50     	; 0x1a4a6 <tc_write_cc_buffer+0xc8>
			switch (channel_index) {
   1a474:	8b 81       	ldd	r24, Y+3	; 0x03
   1a476:	88 2f       	mov	r24, r24
   1a478:	90 e0       	ldi	r25, 0x00	; 0
   1a47a:	81 30       	cpi	r24, 0x01	; 1
   1a47c:	91 05       	cpc	r25, r1
   1a47e:	19 f0       	breq	.+6      	; 0x1a486 <tc_write_cc_buffer+0xa8>
   1a480:	02 97       	sbiw	r24, 0x02	; 2
   1a482:	49 f0       	breq	.+18     	; 0x1a496 <tc_write_cc_buffer+0xb8>
				break;
			case TC_CCB:
				((TC1_t *)tc)->CCBBUF = buffer_value;
				break;
			default:
				return;
   1a484:	10 c0       	rjmp	.+32     	; 0x1a4a6 <tc_write_cc_buffer+0xc8>
			break;
		}
	} else if (tc_is_tc1(void *tc)) {
			switch (channel_index) {
			case TC_CCA:
				((TC1_t *)tc)->CCABUF = buffer_value;
   1a486:	89 81       	ldd	r24, Y+1	; 0x01
   1a488:	9a 81       	ldd	r25, Y+2	; 0x02
   1a48a:	2c 81       	ldd	r18, Y+4	; 0x04
   1a48c:	3d 81       	ldd	r19, Y+5	; 0x05
   1a48e:	fc 01       	movw	r30, r24
   1a490:	20 af       	std	Z+56, r18	; 0x38
   1a492:	31 af       	std	Z+57, r19	; 0x39
				break;
   1a494:	08 c0       	rjmp	.+16     	; 0x1a4a6 <tc_write_cc_buffer+0xc8>
			case TC_CCB:
				((TC1_t *)tc)->CCBBUF = buffer_value;
   1a496:	89 81       	ldd	r24, Y+1	; 0x01
   1a498:	9a 81       	ldd	r25, Y+2	; 0x02
   1a49a:	2c 81       	ldd	r18, Y+4	; 0x04
   1a49c:	3d 81       	ldd	r19, Y+5	; 0x05
   1a49e:	fc 01       	movw	r30, r24
   1a4a0:	22 af       	std	Z+58, r18	; 0x3a
   1a4a2:	33 af       	std	Z+59, r19	; 0x3b
				break;
   1a4a4:	00 00       	nop
			default:
				return;
			}
		}
}
   1a4a6:	25 96       	adiw	r28, 0x05	; 5
   1a4a8:	cd bf       	out	0x3d, r28	; 61
   1a4aa:	de bf       	out	0x3e, r29	; 62
   1a4ac:	df 91       	pop	r29
   1a4ae:	cf 91       	pop	r28
   1a4b0:	08 95       	ret

0001a4b2 <tc_set_wgm>:
 *
 * \param tc Pointer to TC module.
 * \param wgm : waveform generator
 */
static inline void tc_set_wgm(volatile void *tc, enum tc_wg_mode_t wgm)
{
   1a4b2:	cf 93       	push	r28
   1a4b4:	df 93       	push	r29
   1a4b6:	00 d0       	rcall	.+0      	; 0x1a4b8 <tc_set_wgm+0x6>
   1a4b8:	cd b7       	in	r28, 0x3d	; 61
   1a4ba:	de b7       	in	r29, 0x3e	; 62
   1a4bc:	89 83       	std	Y+1, r24	; 0x01
   1a4be:	9a 83       	std	Y+2, r25	; 0x02
   1a4c0:	6b 83       	std	Y+3, r22	; 0x03
	((TC0_t *)tc)->CTRLB = (((TC0_t *)tc)->CTRLB & ~TC0_WGMODE_gm) | wgm;
   1a4c2:	89 81       	ldd	r24, Y+1	; 0x01
   1a4c4:	9a 81       	ldd	r25, Y+2	; 0x02
   1a4c6:	fc 01       	movw	r30, r24
   1a4c8:	81 81       	ldd	r24, Z+1	; 0x01
   1a4ca:	98 2f       	mov	r25, r24
   1a4cc:	98 7f       	andi	r25, 0xF8	; 248
   1a4ce:	8b 81       	ldd	r24, Y+3	; 0x03
   1a4d0:	89 2b       	or	r24, r25
   1a4d2:	28 2f       	mov	r18, r24
   1a4d4:	89 81       	ldd	r24, Y+1	; 0x01
   1a4d6:	9a 81       	ldd	r25, Y+2	; 0x02
   1a4d8:	fc 01       	movw	r30, r24
   1a4da:	21 83       	std	Z+1, r18	; 0x01
}
   1a4dc:	00 00       	nop
   1a4de:	23 96       	adiw	r28, 0x03	; 3
   1a4e0:	cd bf       	out	0x3d, r28	; 61
   1a4e2:	de bf       	out	0x3e, r29	; 62
   1a4e4:	df 91       	pop	r29
   1a4e6:	cf 91       	pop	r28
   1a4e8:	08 95       	ret

0001a4ea <init_globals>:


/* UTILS section */

static void init_globals(void)
{
   1a4ea:	ef 92       	push	r14
   1a4ec:	ff 92       	push	r15
   1a4ee:	0f 93       	push	r16
   1a4f0:	1f 93       	push	r17
   1a4f2:	cf 93       	push	r28
   1a4f4:	df 93       	push	r29
   1a4f6:	cd b7       	in	r28, 0x3d	; 61
   1a4f8:	de b7       	in	r29, 0x3e	; 62
   1a4fa:	e2 97       	sbiw	r28, 0x32	; 50
   1a4fc:	cd bf       	out	0x3d, r28	; 61
   1a4fe:	de bf       	out	0x3e, r29	; 62
	/* 1PPS */
	{
		g_milliseconds_cnt64				= 0ULL;
   1a500:	10 92 18 26 	sts	0x2618, r1	; 0x802618 <g_milliseconds_cnt64>
   1a504:	10 92 19 26 	sts	0x2619, r1	; 0x802619 <g_milliseconds_cnt64+0x1>
   1a508:	10 92 1a 26 	sts	0x261A, r1	; 0x80261a <g_milliseconds_cnt64+0x2>
   1a50c:	10 92 1b 26 	sts	0x261B, r1	; 0x80261b <g_milliseconds_cnt64+0x3>
   1a510:	10 92 1c 26 	sts	0x261C, r1	; 0x80261c <g_milliseconds_cnt64+0x4>
   1a514:	10 92 1d 26 	sts	0x261D, r1	; 0x80261d <g_milliseconds_cnt64+0x5>
   1a518:	10 92 1e 26 	sts	0x261E, r1	; 0x80261e <g_milliseconds_cnt64+0x6>
   1a51c:	10 92 1f 26 	sts	0x261F, r1	; 0x80261f <g_milliseconds_cnt64+0x7>
		g_boot_time_ts						= 0UL;
   1a520:	10 92 20 26 	sts	0x2620, r1	; 0x802620 <g_boot_time_ts>
   1a524:	10 92 21 26 	sts	0x2621, r1	; 0x802621 <g_boot_time_ts+0x1>
   1a528:	10 92 22 26 	sts	0x2622, r1	; 0x802622 <g_boot_time_ts+0x2>
   1a52c:	10 92 23 26 	sts	0x2623, r1	; 0x802623 <g_boot_time_ts+0x3>

		g_1pps_last_lo						= 0U;		// measuring time
   1a530:	10 92 24 26 	sts	0x2624, r1	; 0x802624 <g_1pps_last_lo>
   1a534:	10 92 25 26 	sts	0x2625, r1	; 0x802625 <g_1pps_last_lo+0x1>
		g_1pps_last_hi						= 0ULL;
   1a538:	10 92 26 26 	sts	0x2626, r1	; 0x802626 <g_1pps_last_hi>
   1a53c:	10 92 27 26 	sts	0x2627, r1	; 0x802627 <g_1pps_last_hi+0x1>
   1a540:	10 92 28 26 	sts	0x2628, r1	; 0x802628 <g_1pps_last_hi+0x2>
   1a544:	10 92 29 26 	sts	0x2629, r1	; 0x802629 <g_1pps_last_hi+0x3>
   1a548:	10 92 2a 26 	sts	0x262A, r1	; 0x80262a <g_1pps_last_hi+0x4>
   1a54c:	10 92 2b 26 	sts	0x262B, r1	; 0x80262b <g_1pps_last_hi+0x5>
   1a550:	10 92 2c 26 	sts	0x262C, r1	; 0x80262c <g_1pps_last_hi+0x6>
   1a554:	10 92 2d 26 	sts	0x262D, r1	; 0x80262d <g_1pps_last_hi+0x7>
		g_1pps_last_diff					= 0;
   1a558:	10 92 2e 26 	sts	0x262E, r1	; 0x80262e <g_1pps_last_diff>
   1a55c:	10 92 2f 26 	sts	0x262F, r1	; 0x80262f <g_1pps_last_diff+0x1>
		g_1pps_last_inSpan					= false;
   1a560:	10 92 30 26 	sts	0x2630, r1	; 0x802630 <g_1pps_last_inSpan>
		g_1pps_last_new						= false;
   1a564:	10 92 31 26 	sts	0x2631, r1	; 0x802631 <g_1pps_last_new>
		g_1pps_last_adjust					= false;
   1a568:	10 92 32 26 	sts	0x2632, r1	; 0x802632 <g_1pps_last_adjust>
		g_1pps_processed_lo					= 0U;		// corrected time to use
   1a56c:	10 92 33 26 	sts	0x2633, r1	; 0x802633 <g_1pps_processed_lo>
   1a570:	10 92 34 26 	sts	0x2634, r1	; 0x802634 <g_1pps_processed_lo+0x1>
		g_1pps_processed_hi					= 0ULL;
   1a574:	10 92 35 26 	sts	0x2635, r1	; 0x802635 <g_1pps_processed_hi>
   1a578:	10 92 36 26 	sts	0x2636, r1	; 0x802636 <g_1pps_processed_hi+0x1>
   1a57c:	10 92 37 26 	sts	0x2637, r1	; 0x802637 <g_1pps_processed_hi+0x2>
   1a580:	10 92 38 26 	sts	0x2638, r1	; 0x802638 <g_1pps_processed_hi+0x3>
   1a584:	10 92 39 26 	sts	0x2639, r1	; 0x802639 <g_1pps_processed_hi+0x4>
   1a588:	10 92 3a 26 	sts	0x263A, r1	; 0x80263a <g_1pps_processed_hi+0x5>
   1a58c:	10 92 3b 26 	sts	0x263B, r1	; 0x80263b <g_1pps_processed_hi+0x6>
   1a590:	10 92 3c 26 	sts	0x263C, r1	; 0x80263c <g_1pps_processed_hi+0x7>
		g_1pps_proceeded_avail				= false;
   1a594:	10 92 3d 26 	sts	0x263D, r1	; 0x80263d <g_1pps_proceeded_avail>
		g_1pps_processed_outOfSync			= 0;
   1a598:	10 92 3e 26 	sts	0x263E, r1	; 0x80263e <g_1pps_processed_outOfSync>
		g_1pps_deviation					= 0;
   1a59c:	10 92 3f 26 	sts	0x263F, r1	; 0x80263f <g_1pps_deviation>
   1a5a0:	10 92 40 26 	sts	0x2640, r1	; 0x802640 <g_1pps_deviation+0x1>
		g_1pps_printtwi_avail				= false;
   1a5a4:	10 92 41 26 	sts	0x2641, r1	; 0x802641 <g_1pps_printtwi_avail>
		g_1pps_printusb_avail				= false;
   1a5a8:	10 92 42 26 	sts	0x2642, r1	; 0x802642 <g_1pps_printusb_avail>
		g_1pps_phased_cntr					= 0;
   1a5ac:	10 92 43 26 	sts	0x2643, r1	; 0x802643 <g_1pps_phased_cntr>
		g_1pps_led							= 0;
   1a5b0:	10 92 44 26 	sts	0x2644, r1	; 0x802644 <g_1pps_led>
		g_1pps_twi_new						= false;
   1a5b4:	10 92 45 26 	sts	0x2645, r1	; 0x802645 <g_1pps_twi_new>
	}

	/* USART */
	{
		g_usart1_rx_ready					= false;
   1a5b8:	10 92 2a 27 	sts	0x272A, r1	; 0x80272a <g_usart1_rx_ready>
		g_usart1_rx_OK						= false;
   1a5bc:	10 92 2b 27 	sts	0x272B, r1	; 0x80272b <g_usart1_rx_OK>
		g_usart1_rx_idx						= 0;
   1a5c0:	10 92 2c 27 	sts	0x272C, r1	; 0x80272c <g_usart1_rx_idx>
   1a5c4:	10 92 2d 27 	sts	0x272D, r1	; 0x80272d <g_usart1_rx_idx+0x1>
		g_usart1_tx_len						= 0;
   1a5c8:	10 92 2e 29 	sts	0x292E, r1	; 0x80292e <g_usart1_tx_len>
   1a5cc:	10 92 2f 29 	sts	0x292F, r1	; 0x80292f <g_usart1_tx_len+0x1>
	}

	/* GNS */
	{
		g_gns_run_status					= 0;
   1a5d0:	10 92 46 26 	sts	0x2646, r1	; 0x802646 <g_gns_run_status>
		g_gns_fix_status					= 0;
   1a5d4:	10 92 47 26 	sts	0x2647, r1	; 0x802647 <g_gns_fix_status>
		g_gns_lat							= 0.;
   1a5d8:	10 92 48 26 	sts	0x2648, r1	; 0x802648 <g_gns_lat>
   1a5dc:	10 92 49 26 	sts	0x2649, r1	; 0x802649 <g_gns_lat+0x1>
   1a5e0:	10 92 4a 26 	sts	0x264A, r1	; 0x80264a <g_gns_lat+0x2>
   1a5e4:	10 92 4b 26 	sts	0x264B, r1	; 0x80264b <g_gns_lat+0x3>
		g_gns_lon							= 0.;
   1a5e8:	10 92 4c 26 	sts	0x264C, r1	; 0x80264c <g_gns_lon>
   1a5ec:	10 92 4d 26 	sts	0x264D, r1	; 0x80264d <g_gns_lon+0x1>
   1a5f0:	10 92 4e 26 	sts	0x264E, r1	; 0x80264e <g_gns_lon+0x2>
   1a5f4:	10 92 4f 26 	sts	0x264F, r1	; 0x80264f <g_gns_lon+0x3>
		g_gns_msl_alt_m						= 0.;
   1a5f8:	10 92 50 26 	sts	0x2650, r1	; 0x802650 <g_gns_msl_alt_m>
   1a5fc:	10 92 51 26 	sts	0x2651, r1	; 0x802651 <g_gns_msl_alt_m+0x1>
   1a600:	10 92 52 26 	sts	0x2652, r1	; 0x802652 <g_gns_msl_alt_m+0x2>
   1a604:	10 92 53 26 	sts	0x2653, r1	; 0x802653 <g_gns_msl_alt_m+0x3>
		g_gns_speed_kmPh					= 0.;
   1a608:	10 92 54 26 	sts	0x2654, r1	; 0x802654 <g_gns_speed_kmPh>
   1a60c:	10 92 55 26 	sts	0x2655, r1	; 0x802655 <g_gns_speed_kmPh+0x1>
   1a610:	10 92 56 26 	sts	0x2656, r1	; 0x802656 <g_gns_speed_kmPh+0x2>
   1a614:	10 92 57 26 	sts	0x2657, r1	; 0x802657 <g_gns_speed_kmPh+0x3>
		g_gns_course_deg					= 0.;
   1a618:	10 92 58 26 	sts	0x2658, r1	; 0x802658 <g_gns_course_deg>
   1a61c:	10 92 59 26 	sts	0x2659, r1	; 0x802659 <g_gns_course_deg+0x1>
   1a620:	10 92 5a 26 	sts	0x265A, r1	; 0x80265a <g_gns_course_deg+0x2>
   1a624:	10 92 5b 26 	sts	0x265B, r1	; 0x80265b <g_gns_course_deg+0x3>
		g_gns_fix_mode						= 0;
   1a628:	10 92 5c 26 	sts	0x265C, r1	; 0x80265c <g_gns_fix_mode>
		g_gns_dop_h							= 0.;
   1a62c:	10 92 5d 26 	sts	0x265D, r1	; 0x80265d <g_gns_dop_h>
   1a630:	10 92 5e 26 	sts	0x265E, r1	; 0x80265e <g_gns_dop_h+0x1>
   1a634:	10 92 5f 26 	sts	0x265F, r1	; 0x80265f <g_gns_dop_h+0x2>
   1a638:	10 92 60 26 	sts	0x2660, r1	; 0x802660 <g_gns_dop_h+0x3>
		g_gns_dop_p							= 0.;
   1a63c:	10 92 61 26 	sts	0x2661, r1	; 0x802661 <g_gns_dop_p>
   1a640:	10 92 62 26 	sts	0x2662, r1	; 0x802662 <g_gns_dop_p+0x1>
   1a644:	10 92 63 26 	sts	0x2663, r1	; 0x802663 <g_gns_dop_p+0x2>
   1a648:	10 92 64 26 	sts	0x2664, r1	; 0x802664 <g_gns_dop_p+0x3>
		g_gns_dop_v							= 0.;
   1a64c:	10 92 65 26 	sts	0x2665, r1	; 0x802665 <g_gns_dop_v>
   1a650:	10 92 66 26 	sts	0x2666, r1	; 0x802666 <g_gns_dop_v+0x1>
   1a654:	10 92 67 26 	sts	0x2667, r1	; 0x802667 <g_gns_dop_v+0x2>
   1a658:	10 92 68 26 	sts	0x2668, r1	; 0x802668 <g_gns_dop_v+0x3>
		g_gns_gps_sats_inView				= 0;
   1a65c:	10 92 69 26 	sts	0x2669, r1	; 0x802669 <g_gns_gps_sats_inView>
		g_gns_gnss_sats_used				= 0;
   1a660:	10 92 6a 26 	sts	0x266A, r1	; 0x80266a <g_gns_gnss_sats_used>
		g_gns_glonass_sats_inView			= 0;
   1a664:	10 92 6b 26 	sts	0x266B, r1	; 0x80266b <g_gns_glonass_sats_inView>
		g_gns_cPn0_dBHz						= 0;
   1a668:	10 92 6c 26 	sts	0x266C, r1	; 0x80266c <g_gns_cPn0_dBHz>
//		g_gns_vpa_m							= 0;
	}

	/* VCTCXO */
	{
		int32_t val_i32 = 0L;
   1a66c:	1a 86       	std	Y+10, r1	; 0x0a
   1a66e:	1b 86       	std	Y+11, r1	; 0x0b
   1a670:	1c 86       	std	Y+12, r1	; 0x0c
   1a672:	1d 86       	std	Y+13, r1	; 0x0d

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__VCTCXO, &val_i32, sizeof(val_i32)) == STATUS_OK) {
   1a674:	ce 01       	movw	r24, r28
   1a676:	0a 96       	adiw	r24, 0x0a	; 10
   1a678:	14 e0       	ldi	r17, 0x04	; 4
   1a67a:	e1 2e       	mov	r14, r17
   1a67c:	f1 2c       	mov	r15, r1
   1a67e:	00 e0       	ldi	r16, 0x00	; 0
   1a680:	10 e0       	ldi	r17, 0x00	; 0
   1a682:	9c 01       	movw	r18, r24
   1a684:	40 e1       	ldi	r20, 0x10	; 16
   1a686:	50 e0       	ldi	r21, 0x00	; 0
   1a688:	60 e0       	ldi	r22, 0x00	; 0
   1a68a:	70 e0       	ldi	r23, 0x00	; 0
   1a68c:	82 e0       	ldi	r24, 0x02	; 2
   1a68e:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <nvm_read>
   1a692:	88 23       	and	r24, r24
   1a694:	91 f4       	brne	.+36     	; 0x1a6ba <init_globals+0x1d0>
			irqflags_t flags = cpu_irq_save();
   1a696:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1a69a:	89 83       	std	Y+1, r24	; 0x01
			g_xo_mode_pwm = val_i32;
   1a69c:	8a 85       	ldd	r24, Y+10	; 0x0a
   1a69e:	9b 85       	ldd	r25, Y+11	; 0x0b
   1a6a0:	ac 85       	ldd	r26, Y+12	; 0x0c
   1a6a2:	bd 85       	ldd	r27, Y+13	; 0x0d
   1a6a4:	80 93 59 2a 	sts	0x2A59, r24	; 0x802a59 <g_xo_mode_pwm>
   1a6a8:	90 93 5a 2a 	sts	0x2A5A, r25	; 0x802a5a <g_xo_mode_pwm+0x1>
   1a6ac:	a0 93 5b 2a 	sts	0x2A5B, r26	; 0x802a5b <g_xo_mode_pwm+0x2>
   1a6b0:	b0 93 5c 2a 	sts	0x2A5C, r27	; 0x802a5c <g_xo_mode_pwm+0x3>
			cpu_irq_restore(flags);
   1a6b4:	89 81       	ldd	r24, Y+1	; 0x01
   1a6b6:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
		}
	}

	/* LCD backlight */
	{
		int16_t val_i16 = 0;
   1a6ba:	1e 86       	std	Y+14, r1	; 0x0e
   1a6bc:	1f 86       	std	Y+15, r1	; 0x0f

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__LCDBL, &val_i16, sizeof(val_i16)) == STATUS_OK) {
   1a6be:	ce 01       	movw	r24, r28
   1a6c0:	0e 96       	adiw	r24, 0x0e	; 14
   1a6c2:	12 e0       	ldi	r17, 0x02	; 2
   1a6c4:	e1 2e       	mov	r14, r17
   1a6c6:	f1 2c       	mov	r15, r1
   1a6c8:	00 e0       	ldi	r16, 0x00	; 0
   1a6ca:	10 e0       	ldi	r17, 0x00	; 0
   1a6cc:	9c 01       	movw	r18, r24
   1a6ce:	44 e1       	ldi	r20, 0x14	; 20
   1a6d0:	50 e0       	ldi	r21, 0x00	; 0
   1a6d2:	60 e0       	ldi	r22, 0x00	; 0
   1a6d4:	70 e0       	ldi	r23, 0x00	; 0
   1a6d6:	82 e0       	ldi	r24, 0x02	; 2
   1a6d8:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <nvm_read>
   1a6dc:	88 23       	and	r24, r24
   1a6de:	61 f4       	brne	.+24     	; 0x1a6f8 <init_globals+0x20e>
			irqflags_t flags = cpu_irq_save();
   1a6e0:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1a6e4:	8a 83       	std	Y+2, r24	; 0x02
			g_backlight_mode_pwm = val_i16;
   1a6e6:	8e 85       	ldd	r24, Y+14	; 0x0e
   1a6e8:	9f 85       	ldd	r25, Y+15	; 0x0f
   1a6ea:	80 93 13 26 	sts	0x2613, r24	; 0x802613 <g_backlight_mode_pwm>
   1a6ee:	90 93 14 26 	sts	0x2614, r25	; 0x802614 <g_backlight_mode_pwm+0x1>
			cpu_irq_restore(flags);
   1a6f2:	8a 81       	ldd	r24, Y+2	; 0x02
   1a6f4:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
		}
	}

	/* Beepers */
	{
		uint8_t val_ui8 = 0;
   1a6f8:	18 8a       	std	Y+16, r1	; 0x10

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__BEEP, &val_ui8, sizeof(val_ui8)) == STATUS_OK) {
   1a6fa:	ce 01       	movw	r24, r28
   1a6fc:	40 96       	adiw	r24, 0x10	; 16
   1a6fe:	e1 2c       	mov	r14, r1
   1a700:	f1 2c       	mov	r15, r1
   1a702:	87 01       	movw	r16, r14
   1a704:	e3 94       	inc	r14
   1a706:	9c 01       	movw	r18, r24
   1a708:	46 e1       	ldi	r20, 0x16	; 22
   1a70a:	50 e0       	ldi	r21, 0x00	; 0
   1a70c:	60 e0       	ldi	r22, 0x00	; 0
   1a70e:	70 e0       	ldi	r23, 0x00	; 0
   1a710:	82 e0       	ldi	r24, 0x02	; 2
   1a712:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <nvm_read>
   1a716:	88 23       	and	r24, r24
   1a718:	e1 f4       	brne	.+56     	; 0x1a752 <init_globals+0x268>
			irqflags_t flags = cpu_irq_save();
   1a71a:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1a71e:	8b 83       	std	Y+3, r24	; 0x03
			g_errorBeep_enable	= val_ui8 & 0x01;
   1a720:	88 89       	ldd	r24, Y+16	; 0x10
   1a722:	88 2f       	mov	r24, r24
   1a724:	90 e0       	ldi	r25, 0x00	; 0
   1a726:	81 70       	andi	r24, 0x01	; 1
   1a728:	99 27       	eor	r25, r25
   1a72a:	21 e0       	ldi	r18, 0x01	; 1
   1a72c:	89 2b       	or	r24, r25
   1a72e:	09 f4       	brne	.+2      	; 0x1a732 <init_globals+0x248>
   1a730:	20 e0       	ldi	r18, 0x00	; 0
   1a732:	20 93 16 26 	sts	0x2616, r18	; 0x802616 <g_errorBeep_enable>
			g_keyBeep_enable	= val_ui8 & 0x02;
   1a736:	88 89       	ldd	r24, Y+16	; 0x10
   1a738:	88 2f       	mov	r24, r24
   1a73a:	90 e0       	ldi	r25, 0x00	; 0
   1a73c:	82 70       	andi	r24, 0x02	; 2
   1a73e:	99 27       	eor	r25, r25
   1a740:	21 e0       	ldi	r18, 0x01	; 1
   1a742:	89 2b       	or	r24, r25
   1a744:	09 f4       	brne	.+2      	; 0x1a748 <init_globals+0x25e>
   1a746:	20 e0       	ldi	r18, 0x00	; 0
   1a748:	20 93 17 26 	sts	0x2617, r18	; 0x802617 <g_keyBeep_enable>
			cpu_irq_restore(flags);
   1a74c:	8b 81       	ldd	r24, Y+3	; 0x03
   1a74e:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
		}
	}

	/* Pitch tone variants */
	{
		uint8_t val_i8 = 0;
   1a752:	19 8a       	std	Y+17, r1	; 0x11

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__PITCHTONE, &val_i8, sizeof(val_i8)) == STATUS_OK) {
   1a754:	ce 01       	movw	r24, r28
   1a756:	41 96       	adiw	r24, 0x11	; 17
   1a758:	e1 2c       	mov	r14, r1
   1a75a:	f1 2c       	mov	r15, r1
   1a75c:	87 01       	movw	r16, r14
   1a75e:	e3 94       	inc	r14
   1a760:	9c 01       	movw	r18, r24
   1a762:	47 e1       	ldi	r20, 0x17	; 23
   1a764:	50 e0       	ldi	r21, 0x00	; 0
   1a766:	60 e0       	ldi	r22, 0x00	; 0
   1a768:	70 e0       	ldi	r23, 0x00	; 0
   1a76a:	82 e0       	ldi	r24, 0x02	; 2
   1a76c:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <nvm_read>
   1a770:	88 23       	and	r24, r24
   1a772:	49 f4       	brne	.+18     	; 0x1a786 <init_globals+0x29c>
			irqflags_t flags = cpu_irq_save();
   1a774:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1a778:	8c 83       	std	Y+4, r24	; 0x04
			g_pitch_tone_mode = val_i8;
   1a77a:	89 89       	ldd	r24, Y+17	; 0x11
   1a77c:	80 93 15 26 	sts	0x2615, r24	; 0x802615 <g_pitch_tone_mode>
			cpu_irq_restore(flags);
   1a780:	8c 81       	ldd	r24, Y+4	; 0x04
   1a782:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
		}
	}

	/* Environment and QNH settings */
	{
		int16_t val_i16	= 0;
   1a786:	1a 8a       	std	Y+18, r1	; 0x12
   1a788:	1b 8a       	std	Y+19, r1	; 0x13
		uint8_t val_ui8	= 0;
   1a78a:	1c 8a       	std	Y+20, r1	; 0x14

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__ENV_TEMP_DELTA, &val_i16, sizeof(val_i16)) == STATUS_OK) {
   1a78c:	ce 01       	movw	r24, r28
   1a78e:	42 96       	adiw	r24, 0x12	; 18
   1a790:	12 e0       	ldi	r17, 0x02	; 2
   1a792:	e1 2e       	mov	r14, r17
   1a794:	f1 2c       	mov	r15, r1
   1a796:	00 e0       	ldi	r16, 0x00	; 0
   1a798:	10 e0       	ldi	r17, 0x00	; 0
   1a79a:	9c 01       	movw	r18, r24
   1a79c:	4e e0       	ldi	r20, 0x0E	; 14
   1a79e:	50 e0       	ldi	r21, 0x00	; 0
   1a7a0:	60 e0       	ldi	r22, 0x00	; 0
   1a7a2:	70 e0       	ldi	r23, 0x00	; 0
   1a7a4:	82 e0       	ldi	r24, 0x02	; 2
   1a7a6:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <nvm_read>
   1a7aa:	88 23       	and	r24, r24
   1a7ac:	09 f5       	brne	.+66     	; 0x1a7f0 <init_globals+0x306>
			irqflags_t flags = cpu_irq_save();
   1a7ae:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1a7b2:	8d 83       	std	Y+5, r24	; 0x05
			g_env_temp_delta_100 = val_i16;
   1a7b4:	8a 89       	ldd	r24, Y+18	; 0x12
   1a7b6:	9b 89       	ldd	r25, Y+19	; 0x13
   1a7b8:	80 93 d3 2a 	sts	0x2AD3, r24	; 0x802ad3 <g_env_temp_delta_100>
   1a7bc:	90 93 d4 2a 	sts	0x2AD4, r25	; 0x802ad4 <g_env_temp_delta_100+0x1>
			cpu_irq_restore(flags);
   1a7c0:	8d 81       	ldd	r24, Y+5	; 0x05
   1a7c2:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>

			/* Validity check */
			if (g_env_temp_delta_100 < -1000 || g_env_temp_delta_100 > 10000) {
   1a7c6:	80 91 d3 2a 	lds	r24, 0x2AD3	; 0x802ad3 <g_env_temp_delta_100>
   1a7ca:	90 91 d4 2a 	lds	r25, 0x2AD4	; 0x802ad4 <g_env_temp_delta_100+0x1>
   1a7ce:	88 31       	cpi	r24, 0x18	; 24
   1a7d0:	9c 4f       	sbci	r25, 0xFC	; 252
   1a7d2:	3c f0       	brlt	.+14     	; 0x1a7e2 <init_globals+0x2f8>
   1a7d4:	80 91 d3 2a 	lds	r24, 0x2AD3	; 0x802ad3 <g_env_temp_delta_100>
   1a7d8:	90 91 d4 2a 	lds	r25, 0x2AD4	; 0x802ad4 <g_env_temp_delta_100+0x1>
   1a7dc:	81 31       	cpi	r24, 0x11	; 17
   1a7de:	97 42       	sbci	r25, 0x27	; 39
   1a7e0:	3c f0       	brlt	.+14     	; 0x1a7f0 <init_globals+0x306>
				g_env_temp_delta_100 = 0;
   1a7e2:	10 92 d3 2a 	sts	0x2AD3, r1	; 0x802ad3 <g_env_temp_delta_100>
   1a7e6:	10 92 d4 2a 	sts	0x2AD4, r1	; 0x802ad4 <g_env_temp_delta_100+0x1>
				save_globals(EEPROM_SAVE_BF__ENV);
   1a7ea:	80 e4       	ldi	r24, 0x40	; 64
   1a7ec:	90 e0       	ldi	r25, 0x00	; 0
   1a7ee:	97 d3       	rcall	.+1838   	; 0x1af1e <save_globals>
			}
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__ENV_QNH_AUTO, &val_ui8, sizeof(val_ui8)) == STATUS_OK) {
   1a7f0:	ce 01       	movw	r24, r28
   1a7f2:	44 96       	adiw	r24, 0x14	; 20
   1a7f4:	e1 2c       	mov	r14, r1
   1a7f6:	f1 2c       	mov	r15, r1
   1a7f8:	87 01       	movw	r16, r14
   1a7fa:	e3 94       	inc	r14
   1a7fc:	9c 01       	movw	r18, r24
   1a7fe:	49 e1       	ldi	r20, 0x19	; 25
   1a800:	50 e0       	ldi	r21, 0x00	; 0
   1a802:	60 e0       	ldi	r22, 0x00	; 0
   1a804:	70 e0       	ldi	r23, 0x00	; 0
   1a806:	82 e0       	ldi	r24, 0x02	; 2
   1a808:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <nvm_read>
   1a80c:	88 23       	and	r24, r24
   1a80e:	69 f4       	brne	.+26     	; 0x1a82a <init_globals+0x340>
			irqflags_t flags = cpu_irq_save();
   1a810:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1a814:	8e 83       	std	Y+6, r24	; 0x06
			g_qnh_is_auto = (val_ui8 != 0);
   1a816:	9c 89       	ldd	r25, Y+20	; 0x14
   1a818:	81 e0       	ldi	r24, 0x01	; 1
   1a81a:	99 23       	and	r25, r25
   1a81c:	09 f4       	brne	.+2      	; 0x1a820 <init_globals+0x336>
   1a81e:	80 e0       	ldi	r24, 0x00	; 0
   1a820:	80 93 d9 2a 	sts	0x2AD9, r24	; 0x802ad9 <g_qnh_is_auto>
			cpu_irq_restore(flags);
   1a824:	8e 81       	ldd	r24, Y+6	; 0x06
   1a826:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__ENV_QNH_METERS, &val_i16, sizeof(val_i16)) == STATUS_OK) {
   1a82a:	ce 01       	movw	r24, r28
   1a82c:	42 96       	adiw	r24, 0x12	; 18
   1a82e:	12 e0       	ldi	r17, 0x02	; 2
   1a830:	e1 2e       	mov	r14, r17
   1a832:	f1 2c       	mov	r15, r1
   1a834:	00 e0       	ldi	r16, 0x00	; 0
   1a836:	10 e0       	ldi	r17, 0x00	; 0
   1a838:	9c 01       	movw	r18, r24
   1a83a:	4a e1       	ldi	r20, 0x1A	; 26
   1a83c:	50 e0       	ldi	r21, 0x00	; 0
   1a83e:	60 e0       	ldi	r22, 0x00	; 0
   1a840:	70 e0       	ldi	r23, 0x00	; 0
   1a842:	82 e0       	ldi	r24, 0x02	; 2
   1a844:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <nvm_read>
   1a848:	88 23       	and	r24, r24
   1a84a:	21 f5       	brne	.+72     	; 0x1a894 <init_globals+0x3aa>
			irqflags_t flags = cpu_irq_save();
   1a84c:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1a850:	8f 83       	std	Y+7, r24	; 0x07
			g_qnh_height_m = val_i16;
   1a852:	8a 89       	ldd	r24, Y+18	; 0x12
   1a854:	9b 89       	ldd	r25, Y+19	; 0x13
   1a856:	80 93 da 2a 	sts	0x2ADA, r24	; 0x802ada <g_qnh_height_m>
   1a85a:	90 93 db 2a 	sts	0x2ADB, r25	; 0x802adb <g_qnh_height_m+0x1>
			cpu_irq_restore(flags);
   1a85e:	8f 81       	ldd	r24, Y+7	; 0x07
   1a860:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>

			/* Validity check */
			if (g_qnh_height_m < -1000 || g_qnh_height_m > 30000) {
   1a864:	80 91 da 2a 	lds	r24, 0x2ADA	; 0x802ada <g_qnh_height_m>
   1a868:	90 91 db 2a 	lds	r25, 0x2ADB	; 0x802adb <g_qnh_height_m+0x1>
   1a86c:	88 31       	cpi	r24, 0x18	; 24
   1a86e:	9c 4f       	sbci	r25, 0xFC	; 252
   1a870:	3c f0       	brlt	.+14     	; 0x1a880 <init_globals+0x396>
   1a872:	80 91 da 2a 	lds	r24, 0x2ADA	; 0x802ada <g_qnh_height_m>
   1a876:	90 91 db 2a 	lds	r25, 0x2ADB	; 0x802adb <g_qnh_height_m+0x1>
   1a87a:	81 33       	cpi	r24, 0x31	; 49
   1a87c:	95 47       	sbci	r25, 0x75	; 117
   1a87e:	54 f0       	brlt	.+20     	; 0x1a894 <init_globals+0x3aa>
				g_qnh_is_auto	= true;
   1a880:	81 e0       	ldi	r24, 0x01	; 1
   1a882:	80 93 d9 2a 	sts	0x2AD9, r24	; 0x802ad9 <g_qnh_is_auto>
				g_qnh_height_m	= 0;
   1a886:	10 92 da 2a 	sts	0x2ADA, r1	; 0x802ada <g_qnh_height_m>
   1a88a:	10 92 db 2a 	sts	0x2ADB, r1	; 0x802adb <g_qnh_height_m+0x1>
				save_globals(EEPROM_SAVE_BF__ENV);
   1a88e:	80 e4       	ldi	r24, 0x40	; 64
   1a890:	90 e0       	ldi	r25, 0x00	; 0
   1a892:	45 d3       	rcall	.+1674   	; 0x1af1e <save_globals>
		}
	}

	/* Status lines */
	{
		uint8_t val_ui8 = 0;
   1a894:	1d 8a       	std	Y+21, r1	; 0x15

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__PRINT_STATUS, &val_ui8, sizeof(val_ui8)) == STATUS_OK) {
   1a896:	ce 01       	movw	r24, r28
   1a898:	45 96       	adiw	r24, 0x15	; 21
   1a89a:	e1 2c       	mov	r14, r1
   1a89c:	f1 2c       	mov	r15, r1
   1a89e:	87 01       	movw	r16, r14
   1a8a0:	e3 94       	inc	r14
   1a8a2:	9c 01       	movw	r18, r24
   1a8a4:	48 e1       	ldi	r20, 0x18	; 24
   1a8a6:	50 e0       	ldi	r21, 0x00	; 0
   1a8a8:	60 e0       	ldi	r22, 0x00	; 0
   1a8aa:	70 e0       	ldi	r23, 0x00	; 0
   1a8ac:	82 e0       	ldi	r24, 0x02	; 2
   1a8ae:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <nvm_read>
   1a8b2:	88 23       	and	r24, r24
   1a8b4:	39 f5       	brne	.+78     	; 0x1a904 <init_globals+0x41a>
			irqflags_t flags = cpu_irq_save();
   1a8b6:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1a8ba:	88 87       	std	Y+8, r24	; 0x08
			g_usb_cdc_printStatusLines_atxmega	= val_ui8 & PRINT_STATUS_LINES__ATXMEGA;
   1a8bc:	8d 89       	ldd	r24, Y+21	; 0x15
   1a8be:	88 2f       	mov	r24, r24
   1a8c0:	90 e0       	ldi	r25, 0x00	; 0
   1a8c2:	81 70       	andi	r24, 0x01	; 1
   1a8c4:	99 27       	eor	r25, r25
   1a8c6:	21 e0       	ldi	r18, 0x01	; 1
   1a8c8:	89 2b       	or	r24, r25
   1a8ca:	09 f4       	brne	.+2      	; 0x1a8ce <init_globals+0x3e4>
   1a8cc:	20 e0       	ldi	r18, 0x00	; 0
   1a8ce:	20 93 22 27 	sts	0x2722, r18	; 0x802722 <g_usb_cdc_printStatusLines_atxmega>
			g_usb_cdc_printStatusLines_sim808	= val_ui8 & PRINT_STATUS_LINES__SIM808;
   1a8d2:	8d 89       	ldd	r24, Y+21	; 0x15
   1a8d4:	88 2f       	mov	r24, r24
   1a8d6:	90 e0       	ldi	r25, 0x00	; 0
   1a8d8:	82 70       	andi	r24, 0x02	; 2
   1a8da:	99 27       	eor	r25, r25
   1a8dc:	21 e0       	ldi	r18, 0x01	; 1
   1a8de:	89 2b       	or	r24, r25
   1a8e0:	09 f4       	brne	.+2      	; 0x1a8e4 <init_globals+0x3fa>
   1a8e2:	20 e0       	ldi	r18, 0x00	; 0
   1a8e4:	20 93 23 27 	sts	0x2723, r18	; 0x802723 <g_usb_cdc_printStatusLines_sim808>
			g_usb_cdc_printStatusLines_1pps		= val_ui8 & PRINT_STATUS_LINES__1PPS;
   1a8e8:	8d 89       	ldd	r24, Y+21	; 0x15
   1a8ea:	88 2f       	mov	r24, r24
   1a8ec:	90 e0       	ldi	r25, 0x00	; 0
   1a8ee:	84 70       	andi	r24, 0x04	; 4
   1a8f0:	99 27       	eor	r25, r25
   1a8f2:	21 e0       	ldi	r18, 0x01	; 1
   1a8f4:	89 2b       	or	r24, r25
   1a8f6:	09 f4       	brne	.+2      	; 0x1a8fa <init_globals+0x410>
   1a8f8:	20 e0       	ldi	r18, 0x00	; 0
   1a8fa:	20 93 24 27 	sts	0x2724, r18	; 0x802724 <g_usb_cdc_printStatusLines_1pps>
			cpu_irq_restore(flags);
   1a8fe:	88 85       	ldd	r24, Y+8	; 0x08
   1a900:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
		}
	}

	/* 9-axis offset and gain corrections */
	{
		int16_t l_twi1_gyro_1_temp_RTofs	= 0;
   1a904:	1e 8a       	std	Y+22, r1	; 0x16
   1a906:	1f 8a       	std	Y+23, r1	; 0x17
		int16_t l_twi1_gyro_1_temp_sens		= 0;
   1a908:	18 8e       	std	Y+24, r1	; 0x18
   1a90a:	19 8e       	std	Y+25, r1	; 0x19
		int16_t l_twi1_gyro_1_accel_ofsx	= 0;
   1a90c:	1a 8e       	std	Y+26, r1	; 0x1a
   1a90e:	1b 8e       	std	Y+27, r1	; 0x1b
		int16_t l_twi1_gyro_1_accel_ofsy	= 0;
   1a910:	1c 8e       	std	Y+28, r1	; 0x1c
   1a912:	1d 8e       	std	Y+29, r1	; 0x1d
		int16_t l_twi1_gyro_1_accel_ofsz	= 0;
   1a914:	1e 8e       	std	Y+30, r1	; 0x1e
   1a916:	1f 8e       	std	Y+31, r1	; 0x1f
		int16_t l_twi1_gyro_1_accel_factx	= 0;
   1a918:	18 a2       	std	Y+32, r1	; 0x20
   1a91a:	19 a2       	std	Y+33, r1	; 0x21
		int16_t l_twi1_gyro_1_accel_facty	= 0;
   1a91c:	1a a2       	std	Y+34, r1	; 0x22
   1a91e:	1b a2       	std	Y+35, r1	; 0x23
		int16_t l_twi1_gyro_1_accel_factz	= 0;
   1a920:	1c a2       	std	Y+36, r1	; 0x24
   1a922:	1d a2       	std	Y+37, r1	; 0x25
		int16_t l_twi1_gyro_1_gyro_ofsx		= 0;
   1a924:	1e a2       	std	Y+38, r1	; 0x26
   1a926:	1f a2       	std	Y+39, r1	; 0x27
		int16_t l_twi1_gyro_1_gyro_ofsy		= 0;
   1a928:	18 a6       	std	Y+40, r1	; 0x28
   1a92a:	19 a6       	std	Y+41, r1	; 0x29
		int16_t l_twi1_gyro_1_gyro_ofsz		= 0;
   1a92c:	1a a6       	std	Y+42, r1	; 0x2a
   1a92e:	1b a6       	std	Y+43, r1	; 0x2b
		int16_t l_twi1_gyro_2_mag_factx		= 0;
   1a930:	1c a6       	std	Y+44, r1	; 0x2c
   1a932:	1d a6       	std	Y+45, r1	; 0x2d
		int16_t l_twi1_gyro_2_mag_facty		= 0;
   1a934:	1e a6       	std	Y+46, r1	; 0x2e
   1a936:	1f a6       	std	Y+47, r1	; 0x2f
		int16_t l_twi1_gyro_2_mag_factz		= 0;
   1a938:	18 aa       	std	Y+48, r1	; 0x30
   1a93a:	19 aa       	std	Y+49, r1	; 0x31

		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_TEMP_RTOFS, (void*)&l_twi1_gyro_1_temp_RTofs, sizeof(l_twi1_gyro_1_temp_RTofs));
   1a93c:	ce 01       	movw	r24, r28
   1a93e:	46 96       	adiw	r24, 0x16	; 22
   1a940:	12 e0       	ldi	r17, 0x02	; 2
   1a942:	e1 2e       	mov	r14, r17
   1a944:	f1 2c       	mov	r15, r1
   1a946:	00 e0       	ldi	r16, 0x00	; 0
   1a948:	10 e0       	ldi	r17, 0x00	; 0
   1a94a:	9c 01       	movw	r18, r24
   1a94c:	4c e1       	ldi	r20, 0x1C	; 28
   1a94e:	50 e0       	ldi	r21, 0x00	; 0
   1a950:	60 e0       	ldi	r22, 0x00	; 0
   1a952:	70 e0       	ldi	r23, 0x00	; 0
   1a954:	82 e0       	ldi	r24, 0x02	; 2
   1a956:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_TEMP_SENS,  (void*)&l_twi1_gyro_1_temp_sens, sizeof(l_twi1_gyro_1_temp_sens));
   1a95a:	ce 01       	movw	r24, r28
   1a95c:	48 96       	adiw	r24, 0x18	; 24
   1a95e:	12 e0       	ldi	r17, 0x02	; 2
   1a960:	e1 2e       	mov	r14, r17
   1a962:	f1 2c       	mov	r15, r1
   1a964:	00 e0       	ldi	r16, 0x00	; 0
   1a966:	10 e0       	ldi	r17, 0x00	; 0
   1a968:	9c 01       	movw	r18, r24
   1a96a:	4e e1       	ldi	r20, 0x1E	; 30
   1a96c:	50 e0       	ldi	r21, 0x00	; 0
   1a96e:	60 e0       	ldi	r22, 0x00	; 0
   1a970:	70 e0       	ldi	r23, 0x00	; 0
   1a972:	82 e0       	ldi	r24, 0x02	; 2
   1a974:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <nvm_read>

		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_OFS_X, (void*)&l_twi1_gyro_1_accel_ofsx, sizeof(l_twi1_gyro_1_accel_ofsx));
   1a978:	ce 01       	movw	r24, r28
   1a97a:	4a 96       	adiw	r24, 0x1a	; 26
   1a97c:	12 e0       	ldi	r17, 0x02	; 2
   1a97e:	e1 2e       	mov	r14, r17
   1a980:	f1 2c       	mov	r15, r1
   1a982:	00 e0       	ldi	r16, 0x00	; 0
   1a984:	10 e0       	ldi	r17, 0x00	; 0
   1a986:	9c 01       	movw	r18, r24
   1a988:	40 e2       	ldi	r20, 0x20	; 32
   1a98a:	50 e0       	ldi	r21, 0x00	; 0
   1a98c:	60 e0       	ldi	r22, 0x00	; 0
   1a98e:	70 e0       	ldi	r23, 0x00	; 0
   1a990:	82 e0       	ldi	r24, 0x02	; 2
   1a992:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_OFS_Y, (void*)&l_twi1_gyro_1_accel_ofsy, sizeof(l_twi1_gyro_1_accel_ofsy));
   1a996:	ce 01       	movw	r24, r28
   1a998:	4c 96       	adiw	r24, 0x1c	; 28
   1a99a:	12 e0       	ldi	r17, 0x02	; 2
   1a99c:	e1 2e       	mov	r14, r17
   1a99e:	f1 2c       	mov	r15, r1
   1a9a0:	00 e0       	ldi	r16, 0x00	; 0
   1a9a2:	10 e0       	ldi	r17, 0x00	; 0
   1a9a4:	9c 01       	movw	r18, r24
   1a9a6:	42 e2       	ldi	r20, 0x22	; 34
   1a9a8:	50 e0       	ldi	r21, 0x00	; 0
   1a9aa:	60 e0       	ldi	r22, 0x00	; 0
   1a9ac:	70 e0       	ldi	r23, 0x00	; 0
   1a9ae:	82 e0       	ldi	r24, 0x02	; 2
   1a9b0:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_OFS_Z, (void*)&l_twi1_gyro_1_accel_ofsz, sizeof(l_twi1_gyro_1_accel_ofsz));
   1a9b4:	ce 01       	movw	r24, r28
   1a9b6:	4e 96       	adiw	r24, 0x1e	; 30
   1a9b8:	12 e0       	ldi	r17, 0x02	; 2
   1a9ba:	e1 2e       	mov	r14, r17
   1a9bc:	f1 2c       	mov	r15, r1
   1a9be:	00 e0       	ldi	r16, 0x00	; 0
   1a9c0:	10 e0       	ldi	r17, 0x00	; 0
   1a9c2:	9c 01       	movw	r18, r24
   1a9c4:	44 e2       	ldi	r20, 0x24	; 36
   1a9c6:	50 e0       	ldi	r21, 0x00	; 0
   1a9c8:	60 e0       	ldi	r22, 0x00	; 0
   1a9ca:	70 e0       	ldi	r23, 0x00	; 0
   1a9cc:	82 e0       	ldi	r24, 0x02	; 2
   1a9ce:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <nvm_read>

		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_FACT_X, (void*)&l_twi1_gyro_1_accel_factx, sizeof(l_twi1_gyro_1_accel_factx));
   1a9d2:	ce 01       	movw	r24, r28
   1a9d4:	80 96       	adiw	r24, 0x20	; 32
   1a9d6:	12 e0       	ldi	r17, 0x02	; 2
   1a9d8:	e1 2e       	mov	r14, r17
   1a9da:	f1 2c       	mov	r15, r1
   1a9dc:	00 e0       	ldi	r16, 0x00	; 0
   1a9de:	10 e0       	ldi	r17, 0x00	; 0
   1a9e0:	9c 01       	movw	r18, r24
   1a9e2:	48 e2       	ldi	r20, 0x28	; 40
   1a9e4:	50 e0       	ldi	r21, 0x00	; 0
   1a9e6:	60 e0       	ldi	r22, 0x00	; 0
   1a9e8:	70 e0       	ldi	r23, 0x00	; 0
   1a9ea:	82 e0       	ldi	r24, 0x02	; 2
   1a9ec:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_FACT_Y, (void*)&l_twi1_gyro_1_accel_facty, sizeof(l_twi1_gyro_1_accel_facty));
   1a9f0:	ce 01       	movw	r24, r28
   1a9f2:	82 96       	adiw	r24, 0x22	; 34
   1a9f4:	12 e0       	ldi	r17, 0x02	; 2
   1a9f6:	e1 2e       	mov	r14, r17
   1a9f8:	f1 2c       	mov	r15, r1
   1a9fa:	00 e0       	ldi	r16, 0x00	; 0
   1a9fc:	10 e0       	ldi	r17, 0x00	; 0
   1a9fe:	9c 01       	movw	r18, r24
   1aa00:	4a e2       	ldi	r20, 0x2A	; 42
   1aa02:	50 e0       	ldi	r21, 0x00	; 0
   1aa04:	60 e0       	ldi	r22, 0x00	; 0
   1aa06:	70 e0       	ldi	r23, 0x00	; 0
   1aa08:	82 e0       	ldi	r24, 0x02	; 2
   1aa0a:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_FACT_Z, (void*)&l_twi1_gyro_1_accel_factz, sizeof(l_twi1_gyro_1_accel_factz));
   1aa0e:	ce 01       	movw	r24, r28
   1aa10:	84 96       	adiw	r24, 0x24	; 36
   1aa12:	12 e0       	ldi	r17, 0x02	; 2
   1aa14:	e1 2e       	mov	r14, r17
   1aa16:	f1 2c       	mov	r15, r1
   1aa18:	00 e0       	ldi	r16, 0x00	; 0
   1aa1a:	10 e0       	ldi	r17, 0x00	; 0
   1aa1c:	9c 01       	movw	r18, r24
   1aa1e:	4c e2       	ldi	r20, 0x2C	; 44
   1aa20:	50 e0       	ldi	r21, 0x00	; 0
   1aa22:	60 e0       	ldi	r22, 0x00	; 0
   1aa24:	70 e0       	ldi	r23, 0x00	; 0
   1aa26:	82 e0       	ldi	r24, 0x02	; 2
   1aa28:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <nvm_read>

		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_GYRO_OFS_X, (void*)&l_twi1_gyro_1_gyro_ofsx, sizeof(l_twi1_gyro_1_gyro_ofsx));
   1aa2c:	ce 01       	movw	r24, r28
   1aa2e:	86 96       	adiw	r24, 0x26	; 38
   1aa30:	12 e0       	ldi	r17, 0x02	; 2
   1aa32:	e1 2e       	mov	r14, r17
   1aa34:	f1 2c       	mov	r15, r1
   1aa36:	00 e0       	ldi	r16, 0x00	; 0
   1aa38:	10 e0       	ldi	r17, 0x00	; 0
   1aa3a:	9c 01       	movw	r18, r24
   1aa3c:	40 e3       	ldi	r20, 0x30	; 48
   1aa3e:	50 e0       	ldi	r21, 0x00	; 0
   1aa40:	60 e0       	ldi	r22, 0x00	; 0
   1aa42:	70 e0       	ldi	r23, 0x00	; 0
   1aa44:	82 e0       	ldi	r24, 0x02	; 2
   1aa46:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_GYRO_OFS_Y, (void*)&l_twi1_gyro_1_gyro_ofsy, sizeof(l_twi1_gyro_1_gyro_ofsy));
   1aa4a:	ce 01       	movw	r24, r28
   1aa4c:	88 96       	adiw	r24, 0x28	; 40
   1aa4e:	12 e0       	ldi	r17, 0x02	; 2
   1aa50:	e1 2e       	mov	r14, r17
   1aa52:	f1 2c       	mov	r15, r1
   1aa54:	00 e0       	ldi	r16, 0x00	; 0
   1aa56:	10 e0       	ldi	r17, 0x00	; 0
   1aa58:	9c 01       	movw	r18, r24
   1aa5a:	42 e3       	ldi	r20, 0x32	; 50
   1aa5c:	50 e0       	ldi	r21, 0x00	; 0
   1aa5e:	60 e0       	ldi	r22, 0x00	; 0
   1aa60:	70 e0       	ldi	r23, 0x00	; 0
   1aa62:	82 e0       	ldi	r24, 0x02	; 2
   1aa64:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_GYRO_OFS_Z, (void*)&l_twi1_gyro_1_gyro_ofsz, sizeof(l_twi1_gyro_1_gyro_ofsz));
   1aa68:	ce 01       	movw	r24, r28
   1aa6a:	8a 96       	adiw	r24, 0x2a	; 42
   1aa6c:	12 e0       	ldi	r17, 0x02	; 2
   1aa6e:	e1 2e       	mov	r14, r17
   1aa70:	f1 2c       	mov	r15, r1
   1aa72:	00 e0       	ldi	r16, 0x00	; 0
   1aa74:	10 e0       	ldi	r17, 0x00	; 0
   1aa76:	9c 01       	movw	r18, r24
   1aa78:	44 e3       	ldi	r20, 0x34	; 52
   1aa7a:	50 e0       	ldi	r21, 0x00	; 0
   1aa7c:	60 e0       	ldi	r22, 0x00	; 0
   1aa7e:	70 e0       	ldi	r23, 0x00	; 0
   1aa80:	82 e0       	ldi	r24, 0x02	; 2
   1aa82:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <nvm_read>

		// EEPROM_ADDR__9AXIS_GYRO_FACT_XYZ
		// EEPROM_ADDR__9AXIS_MAG_OFS_XYZ

		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_X, (void*)&l_twi1_gyro_2_mag_factx, sizeof(l_twi1_gyro_2_mag_factx));
   1aa86:	ce 01       	movw	r24, r28
   1aa88:	8c 96       	adiw	r24, 0x2c	; 44
   1aa8a:	12 e0       	ldi	r17, 0x02	; 2
   1aa8c:	e1 2e       	mov	r14, r17
   1aa8e:	f1 2c       	mov	r15, r1
   1aa90:	00 e0       	ldi	r16, 0x00	; 0
   1aa92:	10 e0       	ldi	r17, 0x00	; 0
   1aa94:	9c 01       	movw	r18, r24
   1aa96:	48 e4       	ldi	r20, 0x48	; 72
   1aa98:	50 e0       	ldi	r21, 0x00	; 0
   1aa9a:	60 e0       	ldi	r22, 0x00	; 0
   1aa9c:	70 e0       	ldi	r23, 0x00	; 0
   1aa9e:	82 e0       	ldi	r24, 0x02	; 2
   1aaa0:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_Y, (void*)&l_twi1_gyro_2_mag_facty, sizeof(l_twi1_gyro_2_mag_facty));
   1aaa4:	ce 01       	movw	r24, r28
   1aaa6:	8e 96       	adiw	r24, 0x2e	; 46
   1aaa8:	12 e0       	ldi	r17, 0x02	; 2
   1aaaa:	e1 2e       	mov	r14, r17
   1aaac:	f1 2c       	mov	r15, r1
   1aaae:	00 e0       	ldi	r16, 0x00	; 0
   1aab0:	10 e0       	ldi	r17, 0x00	; 0
   1aab2:	9c 01       	movw	r18, r24
   1aab4:	4a e4       	ldi	r20, 0x4A	; 74
   1aab6:	50 e0       	ldi	r21, 0x00	; 0
   1aab8:	60 e0       	ldi	r22, 0x00	; 0
   1aaba:	70 e0       	ldi	r23, 0x00	; 0
   1aabc:	82 e0       	ldi	r24, 0x02	; 2
   1aabe:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <nvm_read>
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_Z, (void*)&l_twi1_gyro_2_mag_factz, sizeof(l_twi1_gyro_2_mag_factz));
   1aac2:	ce 01       	movw	r24, r28
   1aac4:	c0 96       	adiw	r24, 0x30	; 48
   1aac6:	12 e0       	ldi	r17, 0x02	; 2
   1aac8:	e1 2e       	mov	r14, r17
   1aaca:	f1 2c       	mov	r15, r1
   1aacc:	00 e0       	ldi	r16, 0x00	; 0
   1aace:	10 e0       	ldi	r17, 0x00	; 0
   1aad0:	9c 01       	movw	r18, r24
   1aad2:	4c e4       	ldi	r20, 0x4C	; 76
   1aad4:	50 e0       	ldi	r21, 0x00	; 0
   1aad6:	60 e0       	ldi	r22, 0x00	; 0
   1aad8:	70 e0       	ldi	r23, 0x00	; 0
   1aada:	82 e0       	ldi	r24, 0x02	; 2
   1aadc:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <nvm_read>

		/* In case EEPROM is not set yet - load with default values instead */
		if (!l_twi1_gyro_1_accel_factx || !l_twi1_gyro_1_accel_facty || !l_twi1_gyro_1_accel_factz ||
   1aae0:	88 a1       	ldd	r24, Y+32	; 0x20
   1aae2:	99 a1       	ldd	r25, Y+33	; 0x21
   1aae4:	89 2b       	or	r24, r25
   1aae6:	a1 f0       	breq	.+40     	; 0x1ab10 <init_globals+0x626>
   1aae8:	8a a1       	ldd	r24, Y+34	; 0x22
   1aaea:	9b a1       	ldd	r25, Y+35	; 0x23
   1aaec:	89 2b       	or	r24, r25
   1aaee:	81 f0       	breq	.+32     	; 0x1ab10 <init_globals+0x626>
   1aaf0:	8c a1       	ldd	r24, Y+36	; 0x24
   1aaf2:	9d a1       	ldd	r25, Y+37	; 0x25
   1aaf4:	89 2b       	or	r24, r25
   1aaf6:	61 f0       	breq	.+24     	; 0x1ab10 <init_globals+0x626>
			!l_twi1_gyro_2_mag_factx || !l_twi1_gyro_2_mag_facty || !l_twi1_gyro_2_mag_factz) {
   1aaf8:	8c a5       	ldd	r24, Y+44	; 0x2c
   1aafa:	9d a5       	ldd	r25, Y+45	; 0x2d
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_X, (void*)&l_twi1_gyro_2_mag_factx, sizeof(l_twi1_gyro_2_mag_factx));
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_Y, (void*)&l_twi1_gyro_2_mag_facty, sizeof(l_twi1_gyro_2_mag_facty));
		nvm_read(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_Z, (void*)&l_twi1_gyro_2_mag_factz, sizeof(l_twi1_gyro_2_mag_factz));

		/* In case EEPROM is not set yet - load with default values instead */
		if (!l_twi1_gyro_1_accel_factx || !l_twi1_gyro_1_accel_facty || !l_twi1_gyro_1_accel_factz ||
   1aafc:	89 2b       	or	r24, r25
   1aafe:	41 f0       	breq	.+16     	; 0x1ab10 <init_globals+0x626>
			!l_twi1_gyro_2_mag_factx || !l_twi1_gyro_2_mag_facty || !l_twi1_gyro_2_mag_factz) {
   1ab00:	8e a5       	ldd	r24, Y+46	; 0x2e
   1ab02:	9f a5       	ldd	r25, Y+47	; 0x2f
   1ab04:	89 2b       	or	r24, r25
   1ab06:	21 f0       	breq	.+8      	; 0x1ab10 <init_globals+0x626>
   1ab08:	88 a9       	ldd	r24, Y+48	; 0x30
   1ab0a:	99 a9       	ldd	r25, Y+49	; 0x31
   1ab0c:	89 2b       	or	r24, r25
   1ab0e:	21 f4       	brne	.+8      	; 0x1ab18 <init_globals+0x62e>
			calibration_mode(CALIBRATION_MODE_ENUM__DEFAULTS);
   1ab10:	80 e0       	ldi	r24, 0x00	; 0
   1ab12:	0e 94 9d df 	call	0x1bf3a	; 0x1bf3a <calibration_mode>
   1ab16:	f9 c1       	rjmp	.+1010   	; 0x1af0a <init_globals+0xa20>
			return;
		}

		irqflags_t flags = cpu_irq_save();
   1ab18:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1ab1c:	89 87       	std	Y+9, r24	; 0x09
		g_twi1_gyro_1_temp_RTofs	= l_twi1_gyro_1_temp_RTofs;
   1ab1e:	8e 89       	ldd	r24, Y+22	; 0x16
   1ab20:	9f 89       	ldd	r25, Y+23	; 0x17
   1ab22:	80 93 ce 29 	sts	0x29CE, r24	; 0x8029ce <g_twi1_gyro_1_temp_RTofs>
   1ab26:	90 93 cf 29 	sts	0x29CF, r25	; 0x8029cf <g_twi1_gyro_1_temp_RTofs+0x1>
		g_twi1_gyro_1_temp_sens		= l_twi1_gyro_1_temp_sens;
   1ab2a:	88 8d       	ldd	r24, Y+24	; 0x18
   1ab2c:	99 8d       	ldd	r25, Y+25	; 0x19
   1ab2e:	80 93 d0 29 	sts	0x29D0, r24	; 0x8029d0 <g_twi1_gyro_1_temp_sens>
   1ab32:	90 93 d1 29 	sts	0x29D1, r25	; 0x8029d1 <g_twi1_gyro_1_temp_sens+0x1>

		g_twi1_gyro_1_accel_ofsx	= l_twi1_gyro_1_accel_ofsx;
   1ab36:	8a 8d       	ldd	r24, Y+26	; 0x1a
   1ab38:	9b 8d       	ldd	r25, Y+27	; 0x1b
   1ab3a:	80 93 da 29 	sts	0x29DA, r24	; 0x8029da <g_twi1_gyro_1_accel_ofsx>
   1ab3e:	90 93 db 29 	sts	0x29DB, r25	; 0x8029db <g_twi1_gyro_1_accel_ofsx+0x1>
		g_twi1_gyro_1_accel_ofsy	= l_twi1_gyro_1_accel_ofsy;
   1ab42:	8c 8d       	ldd	r24, Y+28	; 0x1c
   1ab44:	9d 8d       	ldd	r25, Y+29	; 0x1d
   1ab46:	80 93 dc 29 	sts	0x29DC, r24	; 0x8029dc <g_twi1_gyro_1_accel_ofsy>
   1ab4a:	90 93 dd 29 	sts	0x29DD, r25	; 0x8029dd <g_twi1_gyro_1_accel_ofsy+0x1>
		g_twi1_gyro_1_accel_ofsz	= l_twi1_gyro_1_accel_ofsz;
   1ab4e:	8e 8d       	ldd	r24, Y+30	; 0x1e
   1ab50:	9f 8d       	ldd	r25, Y+31	; 0x1f
   1ab52:	80 93 de 29 	sts	0x29DE, r24	; 0x8029de <g_twi1_gyro_1_accel_ofsz>
   1ab56:	90 93 df 29 	sts	0x29DF, r25	; 0x8029df <g_twi1_gyro_1_accel_ofsz+0x1>

		g_twi1_gyro_1_accel_factx	= l_twi1_gyro_1_accel_factx;
   1ab5a:	88 a1       	ldd	r24, Y+32	; 0x20
   1ab5c:	99 a1       	ldd	r25, Y+33	; 0x21
   1ab5e:	80 93 e0 29 	sts	0x29E0, r24	; 0x8029e0 <g_twi1_gyro_1_accel_factx>
   1ab62:	90 93 e1 29 	sts	0x29E1, r25	; 0x8029e1 <g_twi1_gyro_1_accel_factx+0x1>
		g_twi1_gyro_1_accel_facty	= l_twi1_gyro_1_accel_facty;
   1ab66:	8a a1       	ldd	r24, Y+34	; 0x22
   1ab68:	9b a1       	ldd	r25, Y+35	; 0x23
   1ab6a:	80 93 e2 29 	sts	0x29E2, r24	; 0x8029e2 <g_twi1_gyro_1_accel_facty>
   1ab6e:	90 93 e3 29 	sts	0x29E3, r25	; 0x8029e3 <g_twi1_gyro_1_accel_facty+0x1>
		g_twi1_gyro_1_accel_factz	= l_twi1_gyro_1_accel_factz;
   1ab72:	8c a1       	ldd	r24, Y+36	; 0x24
   1ab74:	9d a1       	ldd	r25, Y+37	; 0x25
   1ab76:	80 93 e4 29 	sts	0x29E4, r24	; 0x8029e4 <g_twi1_gyro_1_accel_factz>
   1ab7a:	90 93 e5 29 	sts	0x29E5, r25	; 0x8029e5 <g_twi1_gyro_1_accel_factz+0x1>

		g_twi1_gyro_1_gyro_ofsx		= l_twi1_gyro_1_gyro_ofsx;
   1ab7e:	8e a1       	ldd	r24, Y+38	; 0x26
   1ab80:	9f a1       	ldd	r25, Y+39	; 0x27
   1ab82:	80 93 f2 29 	sts	0x29F2, r24	; 0x8029f2 <g_twi1_gyro_1_gyro_ofsx>
   1ab86:	90 93 f3 29 	sts	0x29F3, r25	; 0x8029f3 <g_twi1_gyro_1_gyro_ofsx+0x1>
		g_twi1_gyro_1_gyro_ofsy		= l_twi1_gyro_1_gyro_ofsy;
   1ab8a:	88 a5       	ldd	r24, Y+40	; 0x28
   1ab8c:	99 a5       	ldd	r25, Y+41	; 0x29
   1ab8e:	80 93 f4 29 	sts	0x29F4, r24	; 0x8029f4 <g_twi1_gyro_1_gyro_ofsy>
   1ab92:	90 93 f5 29 	sts	0x29F5, r25	; 0x8029f5 <g_twi1_gyro_1_gyro_ofsy+0x1>
		g_twi1_gyro_1_gyro_ofsz		= l_twi1_gyro_1_gyro_ofsz;
   1ab96:	8a a5       	ldd	r24, Y+42	; 0x2a
   1ab98:	9b a5       	ldd	r25, Y+43	; 0x2b
   1ab9a:	80 93 f6 29 	sts	0x29F6, r24	; 0x8029f6 <g_twi1_gyro_1_gyro_ofsz>
   1ab9e:	90 93 f7 29 	sts	0x29F7, r25	; 0x8029f7 <g_twi1_gyro_1_gyro_ofsz+0x1>

		g_twi1_gyro_2_mag_factx		= l_twi1_gyro_2_mag_factx;
   1aba2:	8c a5       	ldd	r24, Y+44	; 0x2c
   1aba4:	9d a5       	ldd	r25, Y+45	; 0x2d
   1aba6:	80 93 16 2a 	sts	0x2A16, r24	; 0x802a16 <g_twi1_gyro_2_mag_factx>
   1abaa:	90 93 17 2a 	sts	0x2A17, r25	; 0x802a17 <g_twi1_gyro_2_mag_factx+0x1>
		g_twi1_gyro_2_mag_facty		= l_twi1_gyro_2_mag_facty;
   1abae:	8e a5       	ldd	r24, Y+46	; 0x2e
   1abb0:	9f a5       	ldd	r25, Y+47	; 0x2f
   1abb2:	80 93 18 2a 	sts	0x2A18, r24	; 0x802a18 <g_twi1_gyro_2_mag_facty>
   1abb6:	90 93 19 2a 	sts	0x2A19, r25	; 0x802a19 <g_twi1_gyro_2_mag_facty+0x1>
		g_twi1_gyro_2_mag_factz		= l_twi1_gyro_2_mag_factz;
   1abba:	88 a9       	ldd	r24, Y+48	; 0x30
   1abbc:	99 a9       	ldd	r25, Y+49	; 0x31
   1abbe:	80 93 1a 2a 	sts	0x2A1A, r24	; 0x802a1a <g_twi1_gyro_2_mag_factz>
   1abc2:	90 93 1b 2a 	sts	0x2A1B, r25	; 0x802a1b <g_twi1_gyro_2_mag_factz+0x1>
		cpu_irq_restore(flags);
   1abc6:	89 85       	ldd	r24, Y+9	; 0x09
   1abc8:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
	}

	/* GSM */
	{
		uint8_t		val_ui8		= 0U;
   1abcc:	1a aa       	std	Y+50, r1	; 0x32

		g_gsm_aprs_gprs_connected	= false;
   1abce:	10 92 b2 29 	sts	0x29B2, r1	; 0x8029b2 <g_gsm_aprs_gprs_connected>
		g_gsm_aprs_ip_connected		= false;
   1abd2:	10 92 b3 29 	sts	0x29B3, r1	; 0x8029b3 <g_gsm_aprs_ip_connected>

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__GSM_BF, &val_ui8, sizeof(val_ui8)) == STATUS_OK) {
   1abd6:	ce 01       	movw	r24, r28
   1abd8:	c2 96       	adiw	r24, 0x32	; 50
   1abda:	e1 2c       	mov	r14, r1
   1abdc:	f1 2c       	mov	r15, r1
   1abde:	87 01       	movw	r16, r14
   1abe0:	e3 94       	inc	r14
   1abe2:	9c 01       	movw	r18, r24
   1abe4:	48 e0       	ldi	r20, 0x08	; 8
   1abe6:	50 e0       	ldi	r21, 0x00	; 0
   1abe8:	60 e0       	ldi	r22, 0x00	; 0
   1abea:	70 e0       	ldi	r23, 0x00	; 0
   1abec:	82 e0       	ldi	r24, 0x02	; 2
   1abee:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <nvm_read>
   1abf2:	88 23       	and	r24, r24
   1abf4:	b1 f4       	brne	.+44     	; 0x1ac22 <init_globals+0x738>
			g_gsm_enable			= val_ui8 & GSM__ENABLE;
   1abf6:	8a a9       	ldd	r24, Y+50	; 0x32
   1abf8:	88 2f       	mov	r24, r24
   1abfa:	90 e0       	ldi	r25, 0x00	; 0
   1abfc:	81 70       	andi	r24, 0x01	; 1
   1abfe:	99 27       	eor	r25, r25
   1ac00:	21 e0       	ldi	r18, 0x01	; 1
   1ac02:	89 2b       	or	r24, r25
   1ac04:	09 f4       	brne	.+2      	; 0x1ac08 <init_globals+0x71e>
   1ac06:	20 e0       	ldi	r18, 0x00	; 0
   1ac08:	20 93 b0 29 	sts	0x29B0, r18	; 0x8029b0 <g_gsm_enable>
			g_gsm_aprs_enable		= val_ui8 & GSM__APRS_ENABLE;
   1ac0c:	8a a9       	ldd	r24, Y+50	; 0x32
   1ac0e:	88 2f       	mov	r24, r24
   1ac10:	90 e0       	ldi	r25, 0x00	; 0
   1ac12:	82 70       	andi	r24, 0x02	; 2
   1ac14:	99 27       	eor	r25, r25
   1ac16:	21 e0       	ldi	r18, 0x01	; 1
   1ac18:	89 2b       	or	r24, r25
   1ac1a:	09 f4       	brne	.+2      	; 0x1ac1e <init_globals+0x734>
   1ac1c:	20 e0       	ldi	r18, 0x00	; 0
   1ac1e:	20 93 b1 29 	sts	0x29B1, r18	; 0x8029b1 <g_gsm_aprs_enable>
		}
		nvm_read(INT_EEPROM, EEPROM_ADDR__GSM_PIN,			(void*)&g_gsm_login_pwd,		sizeof(g_gsm_login_pwd));
   1ac22:	1e e0       	ldi	r17, 0x0E	; 14
   1ac24:	e1 2e       	mov	r14, r17
   1ac26:	f1 2c       	mov	r15, r1
   1ac28:	00 e0       	ldi	r16, 0x00	; 0
   1ac2a:	10 e0       	ldi	r17, 0x00	; 0
   1ac2c:	2c eb       	ldi	r18, 0xBC	; 188
   1ac2e:	39 e2       	ldi	r19, 0x29	; 41
   1ac30:	42 ea       	ldi	r20, 0xA2	; 162
   1ac32:	50 e0       	ldi	r21, 0x00	; 0
   1ac34:	60 e0       	ldi	r22, 0x00	; 0
   1ac36:	70 e0       	ldi	r23, 0x00	; 0
   1ac38:	82 e0       	ldi	r24, 0x02	; 2
   1ac3a:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <nvm_read>

		memset(g_gsm_cell_lac, 0, sizeof(g_gsm_cell_lac));
   1ac3e:	44 e0       	ldi	r20, 0x04	; 4
   1ac40:	50 e0       	ldi	r21, 0x00	; 0
   1ac42:	60 e0       	ldi	r22, 0x00	; 0
   1ac44:	70 e0       	ldi	r23, 0x00	; 0
   1ac46:	84 eb       	ldi	r24, 0xB4	; 180
   1ac48:	99 e2       	ldi	r25, 0x29	; 41
   1ac4a:	0f 94 57 33 	call	0x266ae	; 0x266ae <memset>
		memset(g_gsm_cell_ci,  0, sizeof(g_gsm_cell_ci));
   1ac4e:	44 e0       	ldi	r20, 0x04	; 4
   1ac50:	50 e0       	ldi	r21, 0x00	; 0
   1ac52:	60 e0       	ldi	r22, 0x00	; 0
   1ac54:	70 e0       	ldi	r23, 0x00	; 0
   1ac56:	88 eb       	ldi	r24, 0xB8	; 184
   1ac58:	99 e2       	ldi	r25, 0x29	; 41
   1ac5a:	0f 94 57 33 	call	0x266ae	; 0x266ae <memset>
	}

	/* APRS */
	{
		g_aprs_alert_last					= 0ULL;
   1ac5e:	10 92 f1 26 	sts	0x26F1, r1	; 0x8026f1 <g_aprs_alert_last>
   1ac62:	10 92 f2 26 	sts	0x26F2, r1	; 0x8026f2 <g_aprs_alert_last+0x1>
   1ac66:	10 92 f3 26 	sts	0x26F3, r1	; 0x8026f3 <g_aprs_alert_last+0x2>
   1ac6a:	10 92 f4 26 	sts	0x26F4, r1	; 0x8026f4 <g_aprs_alert_last+0x3>
   1ac6e:	10 92 f5 26 	sts	0x26F5, r1	; 0x8026f5 <g_aprs_alert_last+0x4>
   1ac72:	10 92 f6 26 	sts	0x26F6, r1	; 0x8026f6 <g_aprs_alert_last+0x5>
   1ac76:	10 92 f7 26 	sts	0x26F7, r1	; 0x8026f7 <g_aprs_alert_last+0x6>
   1ac7a:	10 92 f8 26 	sts	0x26F8, r1	; 0x8026f8 <g_aprs_alert_last+0x7>
		g_aprs_alert_fsm_state				= APRS_ALERT_FSM_STATE__NOOP;
   1ac7e:	10 92 f9 26 	sts	0x26F9, r1	; 0x8026f9 <g_aprs_alert_fsm_state>
		g_aprs_alert_reason					= APRS_ALERT_REASON__NONE;
   1ac82:	10 92 fa 26 	sts	0x26FA, r1	; 0x8026fa <g_aprs_alert_reason>
		g_aprs_pos_anchor_lat				= 0.f;
   1ac86:	10 92 fb 26 	sts	0x26FB, r1	; 0x8026fb <g_aprs_pos_anchor_lat>
   1ac8a:	10 92 fc 26 	sts	0x26FC, r1	; 0x8026fc <g_aprs_pos_anchor_lat+0x1>
   1ac8e:	10 92 fd 26 	sts	0x26FD, r1	; 0x8026fd <g_aprs_pos_anchor_lat+0x2>
   1ac92:	10 92 fe 26 	sts	0x26FE, r1	; 0x8026fe <g_aprs_pos_anchor_lat+0x3>
		g_aprs_pos_anchor_lon				= 0.f;
   1ac96:	10 92 ff 26 	sts	0x26FF, r1	; 0x8026ff <g_aprs_pos_anchor_lon>
   1ac9a:	10 92 00 27 	sts	0x2700, r1	; 0x802700 <g_aprs_pos_anchor_lon+0x1>
   1ac9e:	10 92 01 27 	sts	0x2701, r1	; 0x802701 <g_aprs_pos_anchor_lon+0x2>
   1aca2:	10 92 02 27 	sts	0x2702, r1	; 0x802702 <g_aprs_pos_anchor_lon+0x3>
		g_aprs_alert_1_gyro_x_mdps			= 0L;
   1aca6:	10 92 03 27 	sts	0x2703, r1	; 0x802703 <g_aprs_alert_1_gyro_x_mdps>
   1acaa:	10 92 04 27 	sts	0x2704, r1	; 0x802704 <g_aprs_alert_1_gyro_x_mdps+0x1>
   1acae:	10 92 05 27 	sts	0x2705, r1	; 0x802705 <g_aprs_alert_1_gyro_x_mdps+0x2>
   1acb2:	10 92 06 27 	sts	0x2706, r1	; 0x802706 <g_aprs_alert_1_gyro_x_mdps+0x3>
		g_aprs_alert_1_gyro_y_mdps			= 0L;
   1acb6:	10 92 07 27 	sts	0x2707, r1	; 0x802707 <g_aprs_alert_1_gyro_y_mdps>
   1acba:	10 92 08 27 	sts	0x2708, r1	; 0x802708 <g_aprs_alert_1_gyro_y_mdps+0x1>
   1acbe:	10 92 09 27 	sts	0x2709, r1	; 0x802709 <g_aprs_alert_1_gyro_y_mdps+0x2>
   1acc2:	10 92 0a 27 	sts	0x270A, r1	; 0x80270a <g_aprs_alert_1_gyro_y_mdps+0x3>
		g_aprs_alert_1_gyro_z_mdps			= 0L;
   1acc6:	10 92 0b 27 	sts	0x270B, r1	; 0x80270b <g_aprs_alert_1_gyro_z_mdps>
   1acca:	10 92 0c 27 	sts	0x270C, r1	; 0x80270c <g_aprs_alert_1_gyro_z_mdps+0x1>
   1acce:	10 92 0d 27 	sts	0x270D, r1	; 0x80270d <g_aprs_alert_1_gyro_z_mdps+0x2>
   1acd2:	10 92 0e 27 	sts	0x270E, r1	; 0x80270e <g_aprs_alert_1_gyro_z_mdps+0x3>
		g_aprs_alert_1_accel_x_mg			= 0;
   1acd6:	10 92 0f 27 	sts	0x270F, r1	; 0x80270f <g_aprs_alert_1_accel_x_mg>
   1acda:	10 92 10 27 	sts	0x2710, r1	; 0x802710 <g_aprs_alert_1_accel_x_mg+0x1>
		g_aprs_alert_1_accel_y_mg			= 0;
   1acde:	10 92 11 27 	sts	0x2711, r1	; 0x802711 <g_aprs_alert_1_accel_y_mg>
   1ace2:	10 92 12 27 	sts	0x2712, r1	; 0x802712 <g_aprs_alert_1_accel_y_mg+0x1>
		g_aprs_alert_1_accel_z_mg			= 0;
   1ace6:	10 92 13 27 	sts	0x2713, r1	; 0x802713 <g_aprs_alert_1_accel_z_mg>
   1acea:	10 92 14 27 	sts	0x2714, r1	; 0x802714 <g_aprs_alert_1_accel_z_mg+0x1>
		g_aprs_alert_2_mag_x_nT				= 0L;
   1acee:	10 92 15 27 	sts	0x2715, r1	; 0x802715 <g_aprs_alert_2_mag_x_nT>
   1acf2:	10 92 16 27 	sts	0x2716, r1	; 0x802716 <g_aprs_alert_2_mag_x_nT+0x1>
   1acf6:	10 92 17 27 	sts	0x2717, r1	; 0x802717 <g_aprs_alert_2_mag_x_nT+0x2>
   1acfa:	10 92 18 27 	sts	0x2718, r1	; 0x802718 <g_aprs_alert_2_mag_x_nT+0x3>
		g_aprs_alert_2_mag_y_nT				= 0L;
   1acfe:	10 92 19 27 	sts	0x2719, r1	; 0x802719 <g_aprs_alert_2_mag_y_nT>
   1ad02:	10 92 1a 27 	sts	0x271A, r1	; 0x80271a <g_aprs_alert_2_mag_y_nT+0x1>
   1ad06:	10 92 1b 27 	sts	0x271B, r1	; 0x80271b <g_aprs_alert_2_mag_y_nT+0x2>
   1ad0a:	10 92 1c 27 	sts	0x271C, r1	; 0x80271c <g_aprs_alert_2_mag_y_nT+0x3>
		g_aprs_alert_2_mag_z_nT				= 0L;
   1ad0e:	10 92 1d 27 	sts	0x271D, r1	; 0x80271d <g_aprs_alert_2_mag_z_nT>
   1ad12:	10 92 1e 27 	sts	0x271E, r1	; 0x80271e <g_aprs_alert_2_mag_z_nT+0x1>
   1ad16:	10 92 1f 27 	sts	0x271F, r1	; 0x80271f <g_aprs_alert_2_mag_z_nT+0x2>
   1ad1a:	10 92 20 27 	sts	0x2720, r1	; 0x802720 <g_aprs_alert_2_mag_z_nT+0x3>

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_LINK_SERVICE, &g_aprs_link_service, sizeof(g_aprs_link_service)) != STATUS_OK) {
   1ad1e:	10 e2       	ldi	r17, 0x20	; 32
   1ad20:	e1 2e       	mov	r14, r17
   1ad22:	f1 2c       	mov	r15, r1
   1ad24:	00 e0       	ldi	r16, 0x00	; 0
   1ad26:	10 e0       	ldi	r17, 0x00	; 0
   1ad28:	2e e6       	ldi	r18, 0x6E	; 110
   1ad2a:	36 e2       	ldi	r19, 0x26	; 38
   1ad2c:	40 e0       	ldi	r20, 0x00	; 0
   1ad2e:	51 e0       	ldi	r21, 0x01	; 1
   1ad30:	60 e0       	ldi	r22, 0x00	; 0
   1ad32:	70 e0       	ldi	r23, 0x00	; 0
   1ad34:	82 e0       	ldi	r24, 0x02	; 2
   1ad36:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <nvm_read>
   1ad3a:	88 23       	and	r24, r24
   1ad3c:	41 f0       	breq	.+16     	; 0x1ad4e <init_globals+0x864>
			memset(g_aprs_link_service, 0, sizeof(g_aprs_link_service));
   1ad3e:	40 e2       	ldi	r20, 0x20	; 32
   1ad40:	50 e0       	ldi	r21, 0x00	; 0
   1ad42:	60 e0       	ldi	r22, 0x00	; 0
   1ad44:	70 e0       	ldi	r23, 0x00	; 0
   1ad46:	8e e6       	ldi	r24, 0x6E	; 110
   1ad48:	96 e2       	ldi	r25, 0x26	; 38
   1ad4a:	0f 94 57 33 	call	0x266ae	; 0x266ae <memset>
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_LINK_USER, &g_aprs_link_user, sizeof(g_aprs_link_user)) != STATUS_OK) {
   1ad4e:	10 e1       	ldi	r17, 0x10	; 16
   1ad50:	e1 2e       	mov	r14, r17
   1ad52:	f1 2c       	mov	r15, r1
   1ad54:	00 e0       	ldi	r16, 0x00	; 0
   1ad56:	10 e0       	ldi	r17, 0x00	; 0
   1ad58:	2e e8       	ldi	r18, 0x8E	; 142
   1ad5a:	36 e2       	ldi	r19, 0x26	; 38
   1ad5c:	40 e2       	ldi	r20, 0x20	; 32
   1ad5e:	51 e0       	ldi	r21, 0x01	; 1
   1ad60:	60 e0       	ldi	r22, 0x00	; 0
   1ad62:	70 e0       	ldi	r23, 0x00	; 0
   1ad64:	82 e0       	ldi	r24, 0x02	; 2
   1ad66:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <nvm_read>
   1ad6a:	88 23       	and	r24, r24
   1ad6c:	41 f0       	breq	.+16     	; 0x1ad7e <init_globals+0x894>
			memset(g_aprs_link_user, 0, sizeof(g_aprs_link_user));
   1ad6e:	40 e1       	ldi	r20, 0x10	; 16
   1ad70:	50 e0       	ldi	r21, 0x00	; 0
   1ad72:	60 e0       	ldi	r22, 0x00	; 0
   1ad74:	70 e0       	ldi	r23, 0x00	; 0
   1ad76:	8e e8       	ldi	r24, 0x8E	; 142
   1ad78:	96 e2       	ldi	r25, 0x26	; 38
   1ad7a:	0f 94 57 33 	call	0x266ae	; 0x266ae <memset>
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_LINK_PWD, &g_aprs_link_pwd, sizeof(g_aprs_link_pwd)) != STATUS_OK) {
   1ad7e:	10 e1       	ldi	r17, 0x10	; 16
   1ad80:	e1 2e       	mov	r14, r17
   1ad82:	f1 2c       	mov	r15, r1
   1ad84:	00 e0       	ldi	r16, 0x00	; 0
   1ad86:	10 e0       	ldi	r17, 0x00	; 0
   1ad88:	2e e9       	ldi	r18, 0x9E	; 158
   1ad8a:	36 e2       	ldi	r19, 0x26	; 38
   1ad8c:	40 e3       	ldi	r20, 0x30	; 48
   1ad8e:	51 e0       	ldi	r21, 0x01	; 1
   1ad90:	60 e0       	ldi	r22, 0x00	; 0
   1ad92:	70 e0       	ldi	r23, 0x00	; 0
   1ad94:	82 e0       	ldi	r24, 0x02	; 2
   1ad96:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <nvm_read>
   1ad9a:	88 23       	and	r24, r24
   1ad9c:	41 f0       	breq	.+16     	; 0x1adae <init_globals+0x8c4>
			memset(g_aprs_link_pwd, 0, sizeof(g_aprs_link_pwd));
   1ad9e:	40 e1       	ldi	r20, 0x10	; 16
   1ada0:	50 e0       	ldi	r21, 0x00	; 0
   1ada2:	60 e0       	ldi	r22, 0x00	; 0
   1ada4:	70 e0       	ldi	r23, 0x00	; 0
   1ada6:	8e e9       	ldi	r24, 0x9E	; 158
   1ada8:	96 e2       	ldi	r25, 0x26	; 38
   1adaa:	0f 94 57 33 	call	0x266ae	; 0x266ae <memset>
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_IP_PROTO, &g_aprs_ip_proto, sizeof(g_aprs_ip_proto)) != STATUS_OK) {
   1adae:	e1 2c       	mov	r14, r1
   1adb0:	f1 2c       	mov	r15, r1
   1adb2:	87 01       	movw	r16, r14
   1adb4:	e3 94       	inc	r14
   1adb6:	2e ea       	ldi	r18, 0xAE	; 174
   1adb8:	36 e2       	ldi	r19, 0x26	; 38
   1adba:	4a e0       	ldi	r20, 0x0A	; 10
   1adbc:	50 e0       	ldi	r21, 0x00	; 0
   1adbe:	60 e0       	ldi	r22, 0x00	; 0
   1adc0:	70 e0       	ldi	r23, 0x00	; 0
   1adc2:	82 e0       	ldi	r24, 0x02	; 2
   1adc4:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <nvm_read>
   1adc8:	88 23       	and	r24, r24
   1adca:	11 f0       	breq	.+4      	; 0x1add0 <init_globals+0x8e6>
			g_aprs_ip_proto = C_GSM_IP_PROTO_NONE;
   1adcc:	10 92 ae 26 	sts	0x26AE, r1	; 0x8026ae <g_aprs_ip_proto>
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_IP_NAME, &g_aprs_ip_name, sizeof(g_aprs_ip_name)) != STATUS_OK) {
   1add0:	10 e2       	ldi	r17, 0x20	; 32
   1add2:	e1 2e       	mov	r14, r17
   1add4:	f1 2c       	mov	r15, r1
   1add6:	00 e0       	ldi	r16, 0x00	; 0
   1add8:	10 e0       	ldi	r17, 0x00	; 0
   1adda:	2f ea       	ldi	r18, 0xAF	; 175
   1addc:	36 e2       	ldi	r19, 0x26	; 38
   1adde:	40 e4       	ldi	r20, 0x40	; 64
   1ade0:	51 e0       	ldi	r21, 0x01	; 1
   1ade2:	60 e0       	ldi	r22, 0x00	; 0
   1ade4:	70 e0       	ldi	r23, 0x00	; 0
   1ade6:	82 e0       	ldi	r24, 0x02	; 2
   1ade8:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <nvm_read>
   1adec:	88 23       	and	r24, r24
   1adee:	41 f0       	breq	.+16     	; 0x1ae00 <init_globals+0x916>
			memset(g_aprs_ip_name, 0, sizeof(g_aprs_ip_name));
   1adf0:	40 e2       	ldi	r20, 0x20	; 32
   1adf2:	50 e0       	ldi	r21, 0x00	; 0
   1adf4:	60 e0       	ldi	r22, 0x00	; 0
   1adf6:	70 e0       	ldi	r23, 0x00	; 0
   1adf8:	8f ea       	ldi	r24, 0xAF	; 175
   1adfa:	96 e2       	ldi	r25, 0x26	; 38
   1adfc:	0f 94 57 33 	call	0x266ae	; 0x266ae <memset>
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_IP_PORT, &g_aprs_ip_port, sizeof(g_aprs_ip_port)) != STATUS_OK) {
   1ae00:	12 e0       	ldi	r17, 0x02	; 2
   1ae02:	e1 2e       	mov	r14, r17
   1ae04:	f1 2c       	mov	r15, r1
   1ae06:	00 e0       	ldi	r16, 0x00	; 0
   1ae08:	10 e0       	ldi	r17, 0x00	; 0
   1ae0a:	2f ec       	ldi	r18, 0xCF	; 207
   1ae0c:	36 e2       	ldi	r19, 0x26	; 38
   1ae0e:	4c e0       	ldi	r20, 0x0C	; 12
   1ae10:	50 e0       	ldi	r21, 0x00	; 0
   1ae12:	60 e0       	ldi	r22, 0x00	; 0
   1ae14:	70 e0       	ldi	r23, 0x00	; 0
   1ae16:	82 e0       	ldi	r24, 0x02	; 2
   1ae18:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <nvm_read>
   1ae1c:	88 23       	and	r24, r24
   1ae1e:	21 f0       	breq	.+8      	; 0x1ae28 <init_globals+0x93e>
			g_aprs_ip_port = 0U;
   1ae20:	10 92 cf 26 	sts	0x26CF, r1	; 0x8026cf <g_aprs_ip_port>
   1ae24:	10 92 d0 26 	sts	0x26D0, r1	; 0x8026d0 <g_aprs_ip_port+0x1>
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_CALLSIGN, &g_aprs_source_callsign, sizeof(g_aprs_source_callsign)) != STATUS_OK) {
   1ae28:	1c e0       	ldi	r17, 0x0C	; 12
   1ae2a:	e1 2e       	mov	r14, r17
   1ae2c:	f1 2c       	mov	r15, r1
   1ae2e:	00 e0       	ldi	r16, 0x00	; 0
   1ae30:	10 e0       	ldi	r17, 0x00	; 0
   1ae32:	21 ed       	ldi	r18, 0xD1	; 209
   1ae34:	36 e2       	ldi	r19, 0x26	; 38
   1ae36:	40 e8       	ldi	r20, 0x80	; 128
   1ae38:	50 e0       	ldi	r21, 0x00	; 0
   1ae3a:	60 e0       	ldi	r22, 0x00	; 0
   1ae3c:	70 e0       	ldi	r23, 0x00	; 0
   1ae3e:	82 e0       	ldi	r24, 0x02	; 2
   1ae40:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <nvm_read>
   1ae44:	88 23       	and	r24, r24
   1ae46:	41 f0       	breq	.+16     	; 0x1ae58 <init_globals+0x96e>
			memset(g_aprs_source_callsign, 0, sizeof(g_aprs_source_callsign));
   1ae48:	4c e0       	ldi	r20, 0x0C	; 12
   1ae4a:	50 e0       	ldi	r21, 0x00	; 0
   1ae4c:	60 e0       	ldi	r22, 0x00	; 0
   1ae4e:	70 e0       	ldi	r23, 0x00	; 0
   1ae50:	81 ed       	ldi	r24, 0xD1	; 209
   1ae52:	96 e2       	ldi	r25, 0x26	; 38
   1ae54:	0f 94 57 33 	call	0x266ae	; 0x266ae <memset>
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_SSID, &g_aprs_source_ssid, sizeof(g_aprs_source_ssid)) != STATUS_OK) {
   1ae58:	14 e0       	ldi	r17, 0x04	; 4
   1ae5a:	e1 2e       	mov	r14, r17
   1ae5c:	f1 2c       	mov	r15, r1
   1ae5e:	00 e0       	ldi	r16, 0x00	; 0
   1ae60:	10 e0       	ldi	r17, 0x00	; 0
   1ae62:	2d ed       	ldi	r18, 0xDD	; 221
   1ae64:	36 e2       	ldi	r19, 0x26	; 38
   1ae66:	4c e8       	ldi	r20, 0x8C	; 140
   1ae68:	50 e0       	ldi	r21, 0x00	; 0
   1ae6a:	60 e0       	ldi	r22, 0x00	; 0
   1ae6c:	70 e0       	ldi	r23, 0x00	; 0
   1ae6e:	82 e0       	ldi	r24, 0x02	; 2
   1ae70:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <nvm_read>
   1ae74:	88 23       	and	r24, r24
   1ae76:	41 f0       	breq	.+16     	; 0x1ae88 <init_globals+0x99e>
			memset(g_aprs_source_ssid, 0, sizeof(g_aprs_source_ssid));
   1ae78:	44 e0       	ldi	r20, 0x04	; 4
   1ae7a:	50 e0       	ldi	r21, 0x00	; 0
   1ae7c:	60 e0       	ldi	r22, 0x00	; 0
   1ae7e:	70 e0       	ldi	r23, 0x00	; 0
   1ae80:	8d ed       	ldi	r24, 0xDD	; 221
   1ae82:	96 e2       	ldi	r25, 0x26	; 38
   1ae84:	0f 94 57 33 	call	0x266ae	; 0x266ae <memset>
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_LOGIN, &g_aprs_login_user, sizeof(g_aprs_login_user)) != STATUS_OK) {
   1ae88:	1a e0       	ldi	r17, 0x0A	; 10
   1ae8a:	e1 2e       	mov	r14, r17
   1ae8c:	f1 2c       	mov	r15, r1
   1ae8e:	00 e0       	ldi	r16, 0x00	; 0
   1ae90:	10 e0       	ldi	r17, 0x00	; 0
   1ae92:	21 ee       	ldi	r18, 0xE1	; 225
   1ae94:	36 e2       	ldi	r19, 0x26	; 38
   1ae96:	40 e9       	ldi	r20, 0x90	; 144
   1ae98:	50 e0       	ldi	r21, 0x00	; 0
   1ae9a:	60 e0       	ldi	r22, 0x00	; 0
   1ae9c:	70 e0       	ldi	r23, 0x00	; 0
   1ae9e:	82 e0       	ldi	r24, 0x02	; 2
   1aea0:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <nvm_read>
   1aea4:	88 23       	and	r24, r24
   1aea6:	41 f0       	breq	.+16     	; 0x1aeb8 <init_globals+0x9ce>
			memset(g_aprs_login_user, 0, sizeof(g_aprs_login_user));
   1aea8:	4a e0       	ldi	r20, 0x0A	; 10
   1aeaa:	50 e0       	ldi	r21, 0x00	; 0
   1aeac:	60 e0       	ldi	r22, 0x00	; 0
   1aeae:	70 e0       	ldi	r23, 0x00	; 0
   1aeb0:	81 ee       	ldi	r24, 0xE1	; 225
   1aeb2:	96 e2       	ldi	r25, 0x26	; 38
   1aeb4:	0f 94 57 33 	call	0x266ae	; 0x266ae <memset>
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_PWD, &g_aprs_login_pwd, sizeof(g_aprs_login_pwd)) != STATUS_OK) {
   1aeb8:	16 e0       	ldi	r17, 0x06	; 6
   1aeba:	e1 2e       	mov	r14, r17
   1aebc:	f1 2c       	mov	r15, r1
   1aebe:	00 e0       	ldi	r16, 0x00	; 0
   1aec0:	10 e0       	ldi	r17, 0x00	; 0
   1aec2:	2b ee       	ldi	r18, 0xEB	; 235
   1aec4:	36 e2       	ldi	r19, 0x26	; 38
   1aec6:	4a e9       	ldi	r20, 0x9A	; 154
   1aec8:	50 e0       	ldi	r21, 0x00	; 0
   1aeca:	60 e0       	ldi	r22, 0x00	; 0
   1aecc:	70 e0       	ldi	r23, 0x00	; 0
   1aece:	82 e0       	ldi	r24, 0x02	; 2
   1aed0:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <nvm_read>
   1aed4:	88 23       	and	r24, r24
   1aed6:	41 f0       	breq	.+16     	; 0x1aee8 <init_globals+0x9fe>
			memset(g_aprs_login_pwd, 0, sizeof(g_aprs_login_pwd));
   1aed8:	46 e0       	ldi	r20, 0x06	; 6
   1aeda:	50 e0       	ldi	r21, 0x00	; 0
   1aedc:	60 e0       	ldi	r22, 0x00	; 0
   1aede:	70 e0       	ldi	r23, 0x00	; 0
   1aee0:	8b ee       	ldi	r24, 0xEB	; 235
   1aee2:	96 e2       	ldi	r25, 0x26	; 38
   1aee4:	0f 94 57 33 	call	0x266ae	; 0x266ae <memset>
		}

		if (nvm_read(INT_EEPROM, EEPROM_ADDR__APRS_MODE, &g_aprs_mode, sizeof(g_aprs_mode)) != STATUS_OK) {
   1aee8:	e1 2c       	mov	r14, r1
   1aeea:	f1 2c       	mov	r15, r1
   1aeec:	87 01       	movw	r16, r14
   1aeee:	e3 94       	inc	r14
   1aef0:	2d e6       	ldi	r18, 0x6D	; 109
   1aef2:	36 e2       	ldi	r19, 0x26	; 38
   1aef4:	49 e0       	ldi	r20, 0x09	; 9
   1aef6:	50 e0       	ldi	r21, 0x00	; 0
   1aef8:	60 e0       	ldi	r22, 0x00	; 0
   1aefa:	70 e0       	ldi	r23, 0x00	; 0
   1aefc:	82 e0       	ldi	r24, 0x02	; 2
   1aefe:	0e 94 01 4e 	call	0x9c02	; 0x9c02 <nvm_read>
   1af02:	88 23       	and	r24, r24
   1af04:	11 f0       	breq	.+4      	; 0x1af0a <init_globals+0xa20>
			g_aprs_mode = 0U;
   1af06:	10 92 6d 26 	sts	0x266D, r1	; 0x80266d <g_aprs_mode>
		}
	}
}
   1af0a:	e2 96       	adiw	r28, 0x32	; 50
   1af0c:	cd bf       	out	0x3d, r28	; 61
   1af0e:	de bf       	out	0x3e, r29	; 62
   1af10:	df 91       	pop	r29
   1af12:	cf 91       	pop	r28
   1af14:	1f 91       	pop	r17
   1af16:	0f 91       	pop	r16
   1af18:	ff 90       	pop	r15
   1af1a:	ef 90       	pop	r14
   1af1c:	08 95       	ret

0001af1e <save_globals>:

void save_globals(EEPROM_SAVE_BF_ENUM_t bf)
{
   1af1e:	ef 92       	push	r14
   1af20:	ff 92       	push	r15
   1af22:	0f 93       	push	r16
   1af24:	1f 93       	push	r17
   1af26:	cf 93       	push	r28
   1af28:	df 93       	push	r29
   1af2a:	cd b7       	in	r28, 0x3d	; 61
   1af2c:	de b7       	in	r29, 0x3e	; 62
   1af2e:	ea 97       	sbiw	r28, 0x3a	; 58
   1af30:	cd bf       	out	0x3d, r28	; 61
   1af32:	de bf       	out	0x3e, r29	; 62
   1af34:	89 af       	std	Y+57, r24	; 0x39
   1af36:	9a af       	std	Y+58, r25	; 0x3a
	/* Version information */
	{
		uint32_t version_ui32 = ((uint32_t)(20000 + VERSION_HIGH) * 1000) + (uint32_t)VERSION_LOW;
   1af38:	80 e7       	ldi	r24, 0x70	; 112
   1af3a:	99 ec       	ldi	r25, 0xC9	; 201
   1af3c:	a3 e3       	ldi	r26, 0x33	; 51
   1af3e:	b1 e0       	ldi	r27, 0x01	; 1
   1af40:	89 83       	std	Y+1, r24	; 0x01
   1af42:	9a 83       	std	Y+2, r25	; 0x02
   1af44:	ab 83       	std	Y+3, r26	; 0x03
   1af46:	bc 83       	std	Y+4, r27	; 0x04
		for (uint8_t idx = 0; idx < 8; ++idx) {
   1af48:	1d 82       	std	Y+5, r1	; 0x05
   1af4a:	3e c0       	rjmp	.+124    	; 0x1afc8 <save_globals+0xaa>
			uint8_t pad = '0' + (version_ui32 % 10);
   1af4c:	89 81       	ldd	r24, Y+1	; 0x01
   1af4e:	9a 81       	ldd	r25, Y+2	; 0x02
   1af50:	ab 81       	ldd	r26, Y+3	; 0x03
   1af52:	bc 81       	ldd	r27, Y+4	; 0x04
   1af54:	2a e0       	ldi	r18, 0x0A	; 10
   1af56:	30 e0       	ldi	r19, 0x00	; 0
   1af58:	40 e0       	ldi	r20, 0x00	; 0
   1af5a:	50 e0       	ldi	r21, 0x00	; 0
   1af5c:	bc 01       	movw	r22, r24
   1af5e:	cd 01       	movw	r24, r26
   1af60:	0f 94 b1 2e 	call	0x25d62	; 0x25d62 <__udivmodsi4>
   1af64:	dc 01       	movw	r26, r24
   1af66:	cb 01       	movw	r24, r22
   1af68:	80 5d       	subi	r24, 0xD0	; 208
   1af6a:	8d 87       	std	Y+13, r24	; 0x0d
			nvm_write(INT_EEPROM, EEPROM_ADDR__VERSION + (7 - idx), (void*)&pad,					sizeof(pad));
   1af6c:	8d 81       	ldd	r24, Y+5	; 0x05
   1af6e:	88 2f       	mov	r24, r24
   1af70:	90 e0       	ldi	r25, 0x00	; 0
   1af72:	27 e0       	ldi	r18, 0x07	; 7
   1af74:	30 e0       	ldi	r19, 0x00	; 0
   1af76:	a9 01       	movw	r20, r18
   1af78:	48 1b       	sub	r20, r24
   1af7a:	59 0b       	sbc	r21, r25
   1af7c:	ca 01       	movw	r24, r20
   1af7e:	09 2e       	mov	r0, r25
   1af80:	00 0c       	add	r0, r0
   1af82:	aa 0b       	sbc	r26, r26
   1af84:	bb 0b       	sbc	r27, r27
   1af86:	9e 01       	movw	r18, r28
   1af88:	23 5f       	subi	r18, 0xF3	; 243
   1af8a:	3f 4f       	sbci	r19, 0xFF	; 255
   1af8c:	e1 2c       	mov	r14, r1
   1af8e:	f1 2c       	mov	r15, r1
   1af90:	87 01       	movw	r16, r14
   1af92:	e3 94       	inc	r14
   1af94:	ac 01       	movw	r20, r24
   1af96:	bd 01       	movw	r22, r26
   1af98:	82 e0       	ldi	r24, 0x02	; 2
   1af9a:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>
			version_ui32 /= 10;
   1af9e:	89 81       	ldd	r24, Y+1	; 0x01
   1afa0:	9a 81       	ldd	r25, Y+2	; 0x02
   1afa2:	ab 81       	ldd	r26, Y+3	; 0x03
   1afa4:	bc 81       	ldd	r27, Y+4	; 0x04
   1afa6:	2a e0       	ldi	r18, 0x0A	; 10
   1afa8:	30 e0       	ldi	r19, 0x00	; 0
   1afaa:	40 e0       	ldi	r20, 0x00	; 0
   1afac:	50 e0       	ldi	r21, 0x00	; 0
   1afae:	bc 01       	movw	r22, r24
   1afb0:	cd 01       	movw	r24, r26
   1afb2:	0f 94 b1 2e 	call	0x25d62	; 0x25d62 <__udivmodsi4>
   1afb6:	da 01       	movw	r26, r20
   1afb8:	c9 01       	movw	r24, r18
   1afba:	89 83       	std	Y+1, r24	; 0x01
   1afbc:	9a 83       	std	Y+2, r25	; 0x02
   1afbe:	ab 83       	std	Y+3, r26	; 0x03
   1afc0:	bc 83       	std	Y+4, r27	; 0x04
void save_globals(EEPROM_SAVE_BF_ENUM_t bf)
{
	/* Version information */
	{
		uint32_t version_ui32 = ((uint32_t)(20000 + VERSION_HIGH) * 1000) + (uint32_t)VERSION_LOW;
		for (uint8_t idx = 0; idx < 8; ++idx) {
   1afc2:	8d 81       	ldd	r24, Y+5	; 0x05
   1afc4:	8f 5f       	subi	r24, 0xFF	; 255
   1afc6:	8d 83       	std	Y+5, r24	; 0x05
   1afc8:	8d 81       	ldd	r24, Y+5	; 0x05
   1afca:	88 30       	cpi	r24, 0x08	; 8
   1afcc:	08 f4       	brcc	.+2      	; 0x1afd0 <save_globals+0xb2>
   1afce:	be cf       	rjmp	.-132    	; 0x1af4c <save_globals+0x2e>
			version_ui32 /= 10;
		}
	}

	/* VCTCXO */
	if (bf & EEPROM_SAVE_BF__VCTCXO) {
   1afd0:	89 ad       	ldd	r24, Y+57	; 0x39
   1afd2:	9a ad       	ldd	r25, Y+58	; 0x3a
   1afd4:	81 70       	andi	r24, 0x01	; 1
   1afd6:	99 27       	eor	r25, r25
   1afd8:	89 2b       	or	r24, r25
   1afda:	09 f1       	breq	.+66     	; 0x1b01e <save_globals+0x100>
		irqflags_t flags = cpu_irq_save();
   1afdc:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1afe0:	8e 83       	std	Y+6, r24	; 0x06
		int32_t val_i32 = g_xo_mode_pwm;
   1afe2:	80 91 59 2a 	lds	r24, 0x2A59	; 0x802a59 <g_xo_mode_pwm>
   1afe6:	90 91 5a 2a 	lds	r25, 0x2A5A	; 0x802a5a <g_xo_mode_pwm+0x1>
   1afea:	a0 91 5b 2a 	lds	r26, 0x2A5B	; 0x802a5b <g_xo_mode_pwm+0x2>
   1afee:	b0 91 5c 2a 	lds	r27, 0x2A5C	; 0x802a5c <g_xo_mode_pwm+0x3>
   1aff2:	8e 87       	std	Y+14, r24	; 0x0e
   1aff4:	9f 87       	std	Y+15, r25	; 0x0f
   1aff6:	a8 8b       	std	Y+16, r26	; 0x10
   1aff8:	b9 8b       	std	Y+17, r27	; 0x11
		cpu_irq_restore(flags);
   1affa:	8e 81       	ldd	r24, Y+6	; 0x06
   1affc:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>

		nvm_write(INT_EEPROM, EEPROM_ADDR__VCTCXO,				(void*)&val_i32,					sizeof(val_i32));
   1b000:	ce 01       	movw	r24, r28
   1b002:	0e 96       	adiw	r24, 0x0e	; 14
   1b004:	14 e0       	ldi	r17, 0x04	; 4
   1b006:	e1 2e       	mov	r14, r17
   1b008:	f1 2c       	mov	r15, r1
   1b00a:	00 e0       	ldi	r16, 0x00	; 0
   1b00c:	10 e0       	ldi	r17, 0x00	; 0
   1b00e:	9c 01       	movw	r18, r24
   1b010:	40 e1       	ldi	r20, 0x10	; 16
   1b012:	50 e0       	ldi	r21, 0x00	; 0
   1b014:	60 e0       	ldi	r22, 0x00	; 0
   1b016:	70 e0       	ldi	r23, 0x00	; 0
   1b018:	82 e0       	ldi	r24, 0x02	; 2
   1b01a:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>
	}

	/* LCD backlight */
	if (bf & EEPROM_SAVE_BF__LCDBL) {
   1b01e:	89 ad       	ldd	r24, Y+57	; 0x39
   1b020:	9a ad       	ldd	r25, Y+58	; 0x3a
   1b022:	84 70       	andi	r24, 0x04	; 4
   1b024:	99 27       	eor	r25, r25
   1b026:	89 2b       	or	r24, r25
   1b028:	d9 f0       	breq	.+54     	; 0x1b060 <save_globals+0x142>
		irqflags_t flags = cpu_irq_save();
   1b02a:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1b02e:	8f 83       	std	Y+7, r24	; 0x07
		int16_t val_i16 = g_backlight_mode_pwm;
   1b030:	80 91 13 26 	lds	r24, 0x2613	; 0x802613 <g_backlight_mode_pwm>
   1b034:	90 91 14 26 	lds	r25, 0x2614	; 0x802614 <g_backlight_mode_pwm+0x1>
   1b038:	8a 8b       	std	Y+18, r24	; 0x12
   1b03a:	9b 8b       	std	Y+19, r25	; 0x13
		cpu_irq_restore(flags);
   1b03c:	8f 81       	ldd	r24, Y+7	; 0x07
   1b03e:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>

		nvm_write(INT_EEPROM, EEPROM_ADDR__LCDBL,				(void*)&val_i16,					sizeof(val_i16));
   1b042:	ce 01       	movw	r24, r28
   1b044:	42 96       	adiw	r24, 0x12	; 18
   1b046:	12 e0       	ldi	r17, 0x02	; 2
   1b048:	e1 2e       	mov	r14, r17
   1b04a:	f1 2c       	mov	r15, r1
   1b04c:	00 e0       	ldi	r16, 0x00	; 0
   1b04e:	10 e0       	ldi	r17, 0x00	; 0
   1b050:	9c 01       	movw	r18, r24
   1b052:	44 e1       	ldi	r20, 0x14	; 20
   1b054:	50 e0       	ldi	r21, 0x00	; 0
   1b056:	60 e0       	ldi	r22, 0x00	; 0
   1b058:	70 e0       	ldi	r23, 0x00	; 0
   1b05a:	82 e0       	ldi	r24, 0x02	; 2
   1b05c:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>
	}

	/* Beepers */
	if (bf & EEPROM_SAVE_BF__BEEP) {
   1b060:	89 ad       	ldd	r24, Y+57	; 0x39
   1b062:	9a ad       	ldd	r25, Y+58	; 0x3a
   1b064:	80 71       	andi	r24, 0x10	; 16
   1b066:	99 27       	eor	r25, r25
   1b068:	89 2b       	or	r24, r25
   1b06a:	f9 f0       	breq	.+62     	; 0x1b0aa <save_globals+0x18c>
		irqflags_t flags = cpu_irq_save();
   1b06c:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1b070:	88 87       	std	Y+8, r24	; 0x08
		uint8_t val_ui8 = (g_keyBeep_enable ?  0x02 : 0x00) | (g_errorBeep_enable ?  0x01 : 0x00);
   1b072:	80 91 17 26 	lds	r24, 0x2617	; 0x802617 <g_keyBeep_enable>
   1b076:	88 23       	and	r24, r24
   1b078:	11 f0       	breq	.+4      	; 0x1b07e <save_globals+0x160>
   1b07a:	82 e0       	ldi	r24, 0x02	; 2
   1b07c:	01 c0       	rjmp	.+2      	; 0x1b080 <save_globals+0x162>
   1b07e:	80 e0       	ldi	r24, 0x00	; 0
   1b080:	90 91 16 26 	lds	r25, 0x2616	; 0x802616 <g_errorBeep_enable>
   1b084:	89 2b       	or	r24, r25
   1b086:	8c 8b       	std	Y+20, r24	; 0x14
		cpu_irq_restore(flags);
   1b088:	88 85       	ldd	r24, Y+8	; 0x08
   1b08a:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>

		nvm_write(INT_EEPROM, EEPROM_ADDR__BEEP,				(void*)&val_ui8,					sizeof(val_ui8));
   1b08e:	ce 01       	movw	r24, r28
   1b090:	44 96       	adiw	r24, 0x14	; 20
   1b092:	e1 2c       	mov	r14, r1
   1b094:	f1 2c       	mov	r15, r1
   1b096:	87 01       	movw	r16, r14
   1b098:	e3 94       	inc	r14
   1b09a:	9c 01       	movw	r18, r24
   1b09c:	46 e1       	ldi	r20, 0x16	; 22
   1b09e:	50 e0       	ldi	r21, 0x00	; 0
   1b0a0:	60 e0       	ldi	r22, 0x00	; 0
   1b0a2:	70 e0       	ldi	r23, 0x00	; 0
   1b0a4:	82 e0       	ldi	r24, 0x02	; 2
   1b0a6:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>
	}

	/* Pitch tone variants */
	if (bf & EEPROM_SAVE_BF__PITCHTONE) {
   1b0aa:	89 ad       	ldd	r24, Y+57	; 0x39
   1b0ac:	9a ad       	ldd	r25, Y+58	; 0x3a
   1b0ae:	80 72       	andi	r24, 0x20	; 32
   1b0b0:	99 27       	eor	r25, r25
   1b0b2:	89 2b       	or	r24, r25
   1b0b4:	b9 f0       	breq	.+46     	; 0x1b0e4 <save_globals+0x1c6>
		irqflags_t flags = cpu_irq_save();
   1b0b6:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1b0ba:	89 87       	std	Y+9, r24	; 0x09
		int8_t val_i8 = g_pitch_tone_mode;
   1b0bc:	80 91 15 26 	lds	r24, 0x2615	; 0x802615 <g_pitch_tone_mode>
   1b0c0:	8d 8b       	std	Y+21, r24	; 0x15
		cpu_irq_restore(flags);
   1b0c2:	89 85       	ldd	r24, Y+9	; 0x09
   1b0c4:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>

		nvm_write(INT_EEPROM, EEPROM_ADDR__PITCHTONE,			(void*)&val_i8,						sizeof(val_i8));
   1b0c8:	ce 01       	movw	r24, r28
   1b0ca:	45 96       	adiw	r24, 0x15	; 21
   1b0cc:	e1 2c       	mov	r14, r1
   1b0ce:	f1 2c       	mov	r15, r1
   1b0d0:	87 01       	movw	r16, r14
   1b0d2:	e3 94       	inc	r14
   1b0d4:	9c 01       	movw	r18, r24
   1b0d6:	47 e1       	ldi	r20, 0x17	; 23
   1b0d8:	50 e0       	ldi	r21, 0x00	; 0
   1b0da:	60 e0       	ldi	r22, 0x00	; 0
   1b0dc:	70 e0       	ldi	r23, 0x00	; 0
   1b0de:	82 e0       	ldi	r24, 0x02	; 2
   1b0e0:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>
	}

	/* Environment and QNH settings */
	if (bf & EEPROM_SAVE_BF__ENV) {
   1b0e4:	89 ad       	ldd	r24, Y+57	; 0x39
   1b0e6:	9a ad       	ldd	r25, Y+58	; 0x3a
   1b0e8:	80 74       	andi	r24, 0x40	; 64
   1b0ea:	99 27       	eor	r25, r25
   1b0ec:	89 2b       	or	r24, r25
   1b0ee:	09 f4       	brne	.+2      	; 0x1b0f2 <save_globals+0x1d4>
   1b0f0:	41 c0       	rjmp	.+130    	; 0x1b174 <save_globals+0x256>
		irqflags_t flags = cpu_irq_save();
   1b0f2:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1b0f6:	8a 87       	std	Y+10, r24	; 0x0a
		int16_t val_i16_1	= g_env_temp_delta_100;
   1b0f8:	80 91 d3 2a 	lds	r24, 0x2AD3	; 0x802ad3 <g_env_temp_delta_100>
   1b0fc:	90 91 d4 2a 	lds	r25, 0x2AD4	; 0x802ad4 <g_env_temp_delta_100+0x1>
   1b100:	8e 8b       	std	Y+22, r24	; 0x16
   1b102:	9f 8b       	std	Y+23, r25	; 0x17
		uint8_t val_ui8		= g_qnh_is_auto;
   1b104:	80 91 d9 2a 	lds	r24, 0x2AD9	; 0x802ad9 <g_qnh_is_auto>
   1b108:	88 8f       	std	Y+24, r24	; 0x18
		int16_t val_i16_2	= g_qnh_height_m;
   1b10a:	80 91 da 2a 	lds	r24, 0x2ADA	; 0x802ada <g_qnh_height_m>
   1b10e:	90 91 db 2a 	lds	r25, 0x2ADB	; 0x802adb <g_qnh_height_m+0x1>
   1b112:	89 8f       	std	Y+25, r24	; 0x19
   1b114:	9a 8f       	std	Y+26, r25	; 0x1a
		cpu_irq_restore(flags);
   1b116:	8a 85       	ldd	r24, Y+10	; 0x0a
   1b118:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>

		nvm_write(INT_EEPROM, EEPROM_ADDR__ENV_TEMP_DELTA,		(void*)&val_i16_1,					sizeof(val_i16_1));
   1b11c:	ce 01       	movw	r24, r28
   1b11e:	46 96       	adiw	r24, 0x16	; 22
   1b120:	12 e0       	ldi	r17, 0x02	; 2
   1b122:	e1 2e       	mov	r14, r17
   1b124:	f1 2c       	mov	r15, r1
   1b126:	00 e0       	ldi	r16, 0x00	; 0
   1b128:	10 e0       	ldi	r17, 0x00	; 0
   1b12a:	9c 01       	movw	r18, r24
   1b12c:	4e e0       	ldi	r20, 0x0E	; 14
   1b12e:	50 e0       	ldi	r21, 0x00	; 0
   1b130:	60 e0       	ldi	r22, 0x00	; 0
   1b132:	70 e0       	ldi	r23, 0x00	; 0
   1b134:	82 e0       	ldi	r24, 0x02	; 2
   1b136:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__ENV_QNH_AUTO,		(void*)&val_ui8,					sizeof(val_ui8));
   1b13a:	ce 01       	movw	r24, r28
   1b13c:	48 96       	adiw	r24, 0x18	; 24
   1b13e:	e1 2c       	mov	r14, r1
   1b140:	f1 2c       	mov	r15, r1
   1b142:	87 01       	movw	r16, r14
   1b144:	e3 94       	inc	r14
   1b146:	9c 01       	movw	r18, r24
   1b148:	49 e1       	ldi	r20, 0x19	; 25
   1b14a:	50 e0       	ldi	r21, 0x00	; 0
   1b14c:	60 e0       	ldi	r22, 0x00	; 0
   1b14e:	70 e0       	ldi	r23, 0x00	; 0
   1b150:	82 e0       	ldi	r24, 0x02	; 2
   1b152:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__ENV_QNH_METERS,		(void*)&val_i16_2,					sizeof(val_i16_2));
   1b156:	ce 01       	movw	r24, r28
   1b158:	49 96       	adiw	r24, 0x19	; 25
   1b15a:	12 e0       	ldi	r17, 0x02	; 2
   1b15c:	e1 2e       	mov	r14, r17
   1b15e:	f1 2c       	mov	r15, r1
   1b160:	00 e0       	ldi	r16, 0x00	; 0
   1b162:	10 e0       	ldi	r17, 0x00	; 0
   1b164:	9c 01       	movw	r18, r24
   1b166:	4a e1       	ldi	r20, 0x1A	; 26
   1b168:	50 e0       	ldi	r21, 0x00	; 0
   1b16a:	60 e0       	ldi	r22, 0x00	; 0
   1b16c:	70 e0       	ldi	r23, 0x00	; 0
   1b16e:	82 e0       	ldi	r24, 0x02	; 2
   1b170:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>
	}

	/* Status lines */
	if (bf & EEPROM_SAVE_BF__PRINT_STATUS) {
   1b174:	89 ad       	ldd	r24, Y+57	; 0x39
   1b176:	9a ad       	ldd	r25, Y+58	; 0x3a
   1b178:	88 70       	andi	r24, 0x08	; 8
   1b17a:	99 27       	eor	r25, r25
   1b17c:	89 2b       	or	r24, r25
   1b17e:	41 f1       	breq	.+80     	; 0x1b1d0 <save_globals+0x2b2>
		irqflags_t flags = cpu_irq_save();
   1b180:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1b184:	8b 87       	std	Y+11, r24	; 0x0b
		uint8_t val_ui8 = (g_usb_cdc_printStatusLines_atxmega	?  PRINT_STATUS_LINES__ATXMEGA	: 0x00)
   1b186:	80 91 22 27 	lds	r24, 0x2722	; 0x802722 <g_usb_cdc_printStatusLines_atxmega>
   1b18a:	98 2f       	mov	r25, r24
   1b18c:	80 91 23 27 	lds	r24, 0x2723	; 0x802723 <g_usb_cdc_printStatusLines_sim808>
   1b190:	88 23       	and	r24, r24
   1b192:	11 f0       	breq	.+4      	; 0x1b198 <save_globals+0x27a>
   1b194:	82 e0       	ldi	r24, 0x02	; 2
   1b196:	01 c0       	rjmp	.+2      	; 0x1b19a <save_globals+0x27c>
   1b198:	80 e0       	ldi	r24, 0x00	; 0
   1b19a:	98 2b       	or	r25, r24
   1b19c:	80 91 24 27 	lds	r24, 0x2724	; 0x802724 <g_usb_cdc_printStatusLines_1pps>
   1b1a0:	88 23       	and	r24, r24
   1b1a2:	11 f0       	breq	.+4      	; 0x1b1a8 <save_globals+0x28a>
   1b1a4:	84 e0       	ldi	r24, 0x04	; 4
   1b1a6:	01 c0       	rjmp	.+2      	; 0x1b1aa <save_globals+0x28c>
   1b1a8:	80 e0       	ldi	r24, 0x00	; 0
   1b1aa:	89 2b       	or	r24, r25
   1b1ac:	8b 8f       	std	Y+27, r24	; 0x1b
						| (g_usb_cdc_printStatusLines_sim808	?  PRINT_STATUS_LINES__SIM808	: 0x00)
						| (g_usb_cdc_printStatusLines_1pps		?  PRINT_STATUS_LINES__1PPS		: 0x00);
		cpu_irq_restore(flags);
   1b1ae:	8b 85       	ldd	r24, Y+11	; 0x0b
   1b1b0:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>

		nvm_write(INT_EEPROM, EEPROM_ADDR__PRINT_STATUS,		(void*)&val_ui8,					sizeof(val_ui8));
   1b1b4:	ce 01       	movw	r24, r28
   1b1b6:	4b 96       	adiw	r24, 0x1b	; 27
   1b1b8:	e1 2c       	mov	r14, r1
   1b1ba:	f1 2c       	mov	r15, r1
   1b1bc:	87 01       	movw	r16, r14
   1b1be:	e3 94       	inc	r14
   1b1c0:	9c 01       	movw	r18, r24
   1b1c2:	48 e1       	ldi	r20, 0x18	; 24
   1b1c4:	50 e0       	ldi	r21, 0x00	; 0
   1b1c6:	60 e0       	ldi	r22, 0x00	; 0
   1b1c8:	70 e0       	ldi	r23, 0x00	; 0
   1b1ca:	82 e0       	ldi	r24, 0x02	; 2
   1b1cc:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>
	}

	/* 9-axis offset and gain corrections */
	if (bf & EEPROM_SAVE_BF__9AXIS_OFFSETS) {
   1b1d0:	89 ad       	ldd	r24, Y+57	; 0x39
   1b1d2:	9a ad       	ldd	r25, Y+58	; 0x3a
   1b1d4:	82 70       	andi	r24, 0x02	; 2
   1b1d6:	99 27       	eor	r25, r25
   1b1d8:	89 2b       	or	r24, r25
   1b1da:	09 f4       	brne	.+2      	; 0x1b1de <save_globals+0x2c0>
   1b1dc:	2c c1       	rjmp	.+600    	; 0x1b436 <save_globals+0x518>
		irqflags_t flags = cpu_irq_save();
   1b1de:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1b1e2:	8c 87       	std	Y+12, r24	; 0x0c
		int16_t l_twi1_gyro_1_temp_RTofs	= g_twi1_gyro_1_temp_RTofs;
   1b1e4:	80 91 ce 29 	lds	r24, 0x29CE	; 0x8029ce <g_twi1_gyro_1_temp_RTofs>
   1b1e8:	90 91 cf 29 	lds	r25, 0x29CF	; 0x8029cf <g_twi1_gyro_1_temp_RTofs+0x1>
   1b1ec:	8c 8f       	std	Y+28, r24	; 0x1c
   1b1ee:	9d 8f       	std	Y+29, r25	; 0x1d
		int16_t l_twi1_gyro_1_temp_sens		= g_twi1_gyro_1_temp_sens;
   1b1f0:	80 91 d0 29 	lds	r24, 0x29D0	; 0x8029d0 <g_twi1_gyro_1_temp_sens>
   1b1f4:	90 91 d1 29 	lds	r25, 0x29D1	; 0x8029d1 <g_twi1_gyro_1_temp_sens+0x1>
   1b1f8:	8e 8f       	std	Y+30, r24	; 0x1e
   1b1fa:	9f 8f       	std	Y+31, r25	; 0x1f

		int16_t l_twi1_gyro_1_accel_ofsx	= g_twi1_gyro_1_accel_ofsx;
   1b1fc:	80 91 da 29 	lds	r24, 0x29DA	; 0x8029da <g_twi1_gyro_1_accel_ofsx>
   1b200:	90 91 db 29 	lds	r25, 0x29DB	; 0x8029db <g_twi1_gyro_1_accel_ofsx+0x1>
   1b204:	88 a3       	std	Y+32, r24	; 0x20
   1b206:	99 a3       	std	Y+33, r25	; 0x21
		int16_t l_twi1_gyro_1_accel_ofsy	= g_twi1_gyro_1_accel_ofsy;
   1b208:	80 91 dc 29 	lds	r24, 0x29DC	; 0x8029dc <g_twi1_gyro_1_accel_ofsy>
   1b20c:	90 91 dd 29 	lds	r25, 0x29DD	; 0x8029dd <g_twi1_gyro_1_accel_ofsy+0x1>
   1b210:	8a a3       	std	Y+34, r24	; 0x22
   1b212:	9b a3       	std	Y+35, r25	; 0x23
		int16_t l_twi1_gyro_1_accel_ofsz	= g_twi1_gyro_1_accel_ofsz;
   1b214:	80 91 de 29 	lds	r24, 0x29DE	; 0x8029de <g_twi1_gyro_1_accel_ofsz>
   1b218:	90 91 df 29 	lds	r25, 0x29DF	; 0x8029df <g_twi1_gyro_1_accel_ofsz+0x1>
   1b21c:	8c a3       	std	Y+36, r24	; 0x24
   1b21e:	9d a3       	std	Y+37, r25	; 0x25

		int16_t l_twi1_gyro_1_accel_factx	= g_twi1_gyro_1_accel_factx;
   1b220:	80 91 e0 29 	lds	r24, 0x29E0	; 0x8029e0 <g_twi1_gyro_1_accel_factx>
   1b224:	90 91 e1 29 	lds	r25, 0x29E1	; 0x8029e1 <g_twi1_gyro_1_accel_factx+0x1>
   1b228:	8e a3       	std	Y+38, r24	; 0x26
   1b22a:	9f a3       	std	Y+39, r25	; 0x27
		int16_t l_twi1_gyro_1_accel_facty	= g_twi1_gyro_1_accel_facty;
   1b22c:	80 91 e2 29 	lds	r24, 0x29E2	; 0x8029e2 <g_twi1_gyro_1_accel_facty>
   1b230:	90 91 e3 29 	lds	r25, 0x29E3	; 0x8029e3 <g_twi1_gyro_1_accel_facty+0x1>
   1b234:	88 a7       	std	Y+40, r24	; 0x28
   1b236:	99 a7       	std	Y+41, r25	; 0x29
		int16_t l_twi1_gyro_1_accel_factz	= g_twi1_gyro_1_accel_factz;
   1b238:	80 91 e4 29 	lds	r24, 0x29E4	; 0x8029e4 <g_twi1_gyro_1_accel_factz>
   1b23c:	90 91 e5 29 	lds	r25, 0x29E5	; 0x8029e5 <g_twi1_gyro_1_accel_factz+0x1>
   1b240:	8a a7       	std	Y+42, r24	; 0x2a
   1b242:	9b a7       	std	Y+43, r25	; 0x2b

		int16_t l_twi1_gyro_1_gyro_ofsx		= g_twi1_gyro_1_gyro_ofsx;
   1b244:	80 91 f2 29 	lds	r24, 0x29F2	; 0x8029f2 <g_twi1_gyro_1_gyro_ofsx>
   1b248:	90 91 f3 29 	lds	r25, 0x29F3	; 0x8029f3 <g_twi1_gyro_1_gyro_ofsx+0x1>
   1b24c:	8c a7       	std	Y+44, r24	; 0x2c
   1b24e:	9d a7       	std	Y+45, r25	; 0x2d
		int16_t l_twi1_gyro_1_gyro_ofsy		= g_twi1_gyro_1_gyro_ofsy;
   1b250:	80 91 f4 29 	lds	r24, 0x29F4	; 0x8029f4 <g_twi1_gyro_1_gyro_ofsy>
   1b254:	90 91 f5 29 	lds	r25, 0x29F5	; 0x8029f5 <g_twi1_gyro_1_gyro_ofsy+0x1>
   1b258:	8e a7       	std	Y+46, r24	; 0x2e
   1b25a:	9f a7       	std	Y+47, r25	; 0x2f
		int16_t l_twi1_gyro_1_gyro_ofsz		= g_twi1_gyro_1_gyro_ofsz;
   1b25c:	80 91 f6 29 	lds	r24, 0x29F6	; 0x8029f6 <g_twi1_gyro_1_gyro_ofsz>
   1b260:	90 91 f7 29 	lds	r25, 0x29F7	; 0x8029f7 <g_twi1_gyro_1_gyro_ofsz+0x1>
   1b264:	88 ab       	std	Y+48, r24	; 0x30
   1b266:	99 ab       	std	Y+49, r25	; 0x31

		int16_t l_twi1_gyro_2_mag_factx		= g_twi1_gyro_2_mag_factx;
   1b268:	80 91 16 2a 	lds	r24, 0x2A16	; 0x802a16 <g_twi1_gyro_2_mag_factx>
   1b26c:	90 91 17 2a 	lds	r25, 0x2A17	; 0x802a17 <g_twi1_gyro_2_mag_factx+0x1>
   1b270:	8a ab       	std	Y+50, r24	; 0x32
   1b272:	9b ab       	std	Y+51, r25	; 0x33
		int16_t l_twi1_gyro_2_mag_facty		= g_twi1_gyro_2_mag_facty;
   1b274:	80 91 18 2a 	lds	r24, 0x2A18	; 0x802a18 <g_twi1_gyro_2_mag_facty>
   1b278:	90 91 19 2a 	lds	r25, 0x2A19	; 0x802a19 <g_twi1_gyro_2_mag_facty+0x1>
   1b27c:	8c ab       	std	Y+52, r24	; 0x34
   1b27e:	9d ab       	std	Y+53, r25	; 0x35
		int16_t l_twi1_gyro_2_mag_factz		= g_twi1_gyro_2_mag_factz;
   1b280:	80 91 1a 2a 	lds	r24, 0x2A1A	; 0x802a1a <g_twi1_gyro_2_mag_factz>
   1b284:	90 91 1b 2a 	lds	r25, 0x2A1B	; 0x802a1b <g_twi1_gyro_2_mag_factz+0x1>
   1b288:	8e ab       	std	Y+54, r24	; 0x36
   1b28a:	9f ab       	std	Y+55, r25	; 0x37
		cpu_irq_restore(flags);
   1b28c:	8c 85       	ldd	r24, Y+12	; 0x0c
   1b28e:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>

		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_TEMP_RTOFS,	(void*)&l_twi1_gyro_1_temp_RTofs,	sizeof(l_twi1_gyro_1_temp_RTofs));
   1b292:	ce 01       	movw	r24, r28
   1b294:	4c 96       	adiw	r24, 0x1c	; 28
   1b296:	12 e0       	ldi	r17, 0x02	; 2
   1b298:	e1 2e       	mov	r14, r17
   1b29a:	f1 2c       	mov	r15, r1
   1b29c:	00 e0       	ldi	r16, 0x00	; 0
   1b29e:	10 e0       	ldi	r17, 0x00	; 0
   1b2a0:	9c 01       	movw	r18, r24
   1b2a2:	4c e1       	ldi	r20, 0x1C	; 28
   1b2a4:	50 e0       	ldi	r21, 0x00	; 0
   1b2a6:	60 e0       	ldi	r22, 0x00	; 0
   1b2a8:	70 e0       	ldi	r23, 0x00	; 0
   1b2aa:	82 e0       	ldi	r24, 0x02	; 2
   1b2ac:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_TEMP_SENS,		(void*)&l_twi1_gyro_1_temp_sens,	sizeof(l_twi1_gyro_1_temp_sens));
   1b2b0:	ce 01       	movw	r24, r28
   1b2b2:	4e 96       	adiw	r24, 0x1e	; 30
   1b2b4:	12 e0       	ldi	r17, 0x02	; 2
   1b2b6:	e1 2e       	mov	r14, r17
   1b2b8:	f1 2c       	mov	r15, r1
   1b2ba:	00 e0       	ldi	r16, 0x00	; 0
   1b2bc:	10 e0       	ldi	r17, 0x00	; 0
   1b2be:	9c 01       	movw	r18, r24
   1b2c0:	4e e1       	ldi	r20, 0x1E	; 30
   1b2c2:	50 e0       	ldi	r21, 0x00	; 0
   1b2c4:	60 e0       	ldi	r22, 0x00	; 0
   1b2c6:	70 e0       	ldi	r23, 0x00	; 0
   1b2c8:	82 e0       	ldi	r24, 0x02	; 2
   1b2ca:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>

		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_OFS_X,	(void*)&l_twi1_gyro_1_accel_ofsx,	sizeof(l_twi1_gyro_1_accel_ofsx));
   1b2ce:	ce 01       	movw	r24, r28
   1b2d0:	80 96       	adiw	r24, 0x20	; 32
   1b2d2:	12 e0       	ldi	r17, 0x02	; 2
   1b2d4:	e1 2e       	mov	r14, r17
   1b2d6:	f1 2c       	mov	r15, r1
   1b2d8:	00 e0       	ldi	r16, 0x00	; 0
   1b2da:	10 e0       	ldi	r17, 0x00	; 0
   1b2dc:	9c 01       	movw	r18, r24
   1b2de:	40 e2       	ldi	r20, 0x20	; 32
   1b2e0:	50 e0       	ldi	r21, 0x00	; 0
   1b2e2:	60 e0       	ldi	r22, 0x00	; 0
   1b2e4:	70 e0       	ldi	r23, 0x00	; 0
   1b2e6:	82 e0       	ldi	r24, 0x02	; 2
   1b2e8:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_OFS_Y,	(void*)&l_twi1_gyro_1_accel_ofsy,	sizeof(l_twi1_gyro_1_accel_ofsy));
   1b2ec:	ce 01       	movw	r24, r28
   1b2ee:	82 96       	adiw	r24, 0x22	; 34
   1b2f0:	12 e0       	ldi	r17, 0x02	; 2
   1b2f2:	e1 2e       	mov	r14, r17
   1b2f4:	f1 2c       	mov	r15, r1
   1b2f6:	00 e0       	ldi	r16, 0x00	; 0
   1b2f8:	10 e0       	ldi	r17, 0x00	; 0
   1b2fa:	9c 01       	movw	r18, r24
   1b2fc:	42 e2       	ldi	r20, 0x22	; 34
   1b2fe:	50 e0       	ldi	r21, 0x00	; 0
   1b300:	60 e0       	ldi	r22, 0x00	; 0
   1b302:	70 e0       	ldi	r23, 0x00	; 0
   1b304:	82 e0       	ldi	r24, 0x02	; 2
   1b306:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_OFS_Z,	(void*)&l_twi1_gyro_1_accel_ofsz,	sizeof(l_twi1_gyro_1_accel_ofsz));
   1b30a:	ce 01       	movw	r24, r28
   1b30c:	84 96       	adiw	r24, 0x24	; 36
   1b30e:	12 e0       	ldi	r17, 0x02	; 2
   1b310:	e1 2e       	mov	r14, r17
   1b312:	f1 2c       	mov	r15, r1
   1b314:	00 e0       	ldi	r16, 0x00	; 0
   1b316:	10 e0       	ldi	r17, 0x00	; 0
   1b318:	9c 01       	movw	r18, r24
   1b31a:	44 e2       	ldi	r20, 0x24	; 36
   1b31c:	50 e0       	ldi	r21, 0x00	; 0
   1b31e:	60 e0       	ldi	r22, 0x00	; 0
   1b320:	70 e0       	ldi	r23, 0x00	; 0
   1b322:	82 e0       	ldi	r24, 0x02	; 2
   1b324:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>

		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_FACT_X,	(void*)&l_twi1_gyro_1_accel_factx,	sizeof(l_twi1_gyro_1_accel_factx));
   1b328:	ce 01       	movw	r24, r28
   1b32a:	86 96       	adiw	r24, 0x26	; 38
   1b32c:	12 e0       	ldi	r17, 0x02	; 2
   1b32e:	e1 2e       	mov	r14, r17
   1b330:	f1 2c       	mov	r15, r1
   1b332:	00 e0       	ldi	r16, 0x00	; 0
   1b334:	10 e0       	ldi	r17, 0x00	; 0
   1b336:	9c 01       	movw	r18, r24
   1b338:	48 e2       	ldi	r20, 0x28	; 40
   1b33a:	50 e0       	ldi	r21, 0x00	; 0
   1b33c:	60 e0       	ldi	r22, 0x00	; 0
   1b33e:	70 e0       	ldi	r23, 0x00	; 0
   1b340:	82 e0       	ldi	r24, 0x02	; 2
   1b342:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_FACT_Y,	(void*)&l_twi1_gyro_1_accel_facty,	sizeof(l_twi1_gyro_1_accel_facty));
   1b346:	ce 01       	movw	r24, r28
   1b348:	88 96       	adiw	r24, 0x28	; 40
   1b34a:	12 e0       	ldi	r17, 0x02	; 2
   1b34c:	e1 2e       	mov	r14, r17
   1b34e:	f1 2c       	mov	r15, r1
   1b350:	00 e0       	ldi	r16, 0x00	; 0
   1b352:	10 e0       	ldi	r17, 0x00	; 0
   1b354:	9c 01       	movw	r18, r24
   1b356:	4a e2       	ldi	r20, 0x2A	; 42
   1b358:	50 e0       	ldi	r21, 0x00	; 0
   1b35a:	60 e0       	ldi	r22, 0x00	; 0
   1b35c:	70 e0       	ldi	r23, 0x00	; 0
   1b35e:	82 e0       	ldi	r24, 0x02	; 2
   1b360:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_ACCEL_FACT_Z,	(void*)&l_twi1_gyro_1_accel_factz,	sizeof(l_twi1_gyro_1_accel_factz));
   1b364:	ce 01       	movw	r24, r28
   1b366:	8a 96       	adiw	r24, 0x2a	; 42
   1b368:	12 e0       	ldi	r17, 0x02	; 2
   1b36a:	e1 2e       	mov	r14, r17
   1b36c:	f1 2c       	mov	r15, r1
   1b36e:	00 e0       	ldi	r16, 0x00	; 0
   1b370:	10 e0       	ldi	r17, 0x00	; 0
   1b372:	9c 01       	movw	r18, r24
   1b374:	4c e2       	ldi	r20, 0x2C	; 44
   1b376:	50 e0       	ldi	r21, 0x00	; 0
   1b378:	60 e0       	ldi	r22, 0x00	; 0
   1b37a:	70 e0       	ldi	r23, 0x00	; 0
   1b37c:	82 e0       	ldi	r24, 0x02	; 2
   1b37e:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>

		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_GYRO_OFS_X,	(void*)&l_twi1_gyro_1_gyro_ofsx,	sizeof(l_twi1_gyro_1_gyro_ofsx));
   1b382:	ce 01       	movw	r24, r28
   1b384:	8c 96       	adiw	r24, 0x2c	; 44
   1b386:	12 e0       	ldi	r17, 0x02	; 2
   1b388:	e1 2e       	mov	r14, r17
   1b38a:	f1 2c       	mov	r15, r1
   1b38c:	00 e0       	ldi	r16, 0x00	; 0
   1b38e:	10 e0       	ldi	r17, 0x00	; 0
   1b390:	9c 01       	movw	r18, r24
   1b392:	40 e3       	ldi	r20, 0x30	; 48
   1b394:	50 e0       	ldi	r21, 0x00	; 0
   1b396:	60 e0       	ldi	r22, 0x00	; 0
   1b398:	70 e0       	ldi	r23, 0x00	; 0
   1b39a:	82 e0       	ldi	r24, 0x02	; 2
   1b39c:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_GYRO_OFS_Y,	(void*)&l_twi1_gyro_1_gyro_ofsy,	sizeof(l_twi1_gyro_1_gyro_ofsy));
   1b3a0:	ce 01       	movw	r24, r28
   1b3a2:	8e 96       	adiw	r24, 0x2e	; 46
   1b3a4:	12 e0       	ldi	r17, 0x02	; 2
   1b3a6:	e1 2e       	mov	r14, r17
   1b3a8:	f1 2c       	mov	r15, r1
   1b3aa:	00 e0       	ldi	r16, 0x00	; 0
   1b3ac:	10 e0       	ldi	r17, 0x00	; 0
   1b3ae:	9c 01       	movw	r18, r24
   1b3b0:	42 e3       	ldi	r20, 0x32	; 50
   1b3b2:	50 e0       	ldi	r21, 0x00	; 0
   1b3b4:	60 e0       	ldi	r22, 0x00	; 0
   1b3b6:	70 e0       	ldi	r23, 0x00	; 0
   1b3b8:	82 e0       	ldi	r24, 0x02	; 2
   1b3ba:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_GYRO_OFS_Z,	(void*)&l_twi1_gyro_1_gyro_ofsz,	sizeof(l_twi1_gyro_1_gyro_ofsz));
   1b3be:	ce 01       	movw	r24, r28
   1b3c0:	c0 96       	adiw	r24, 0x30	; 48
   1b3c2:	12 e0       	ldi	r17, 0x02	; 2
   1b3c4:	e1 2e       	mov	r14, r17
   1b3c6:	f1 2c       	mov	r15, r1
   1b3c8:	00 e0       	ldi	r16, 0x00	; 0
   1b3ca:	10 e0       	ldi	r17, 0x00	; 0
   1b3cc:	9c 01       	movw	r18, r24
   1b3ce:	44 e3       	ldi	r20, 0x34	; 52
   1b3d0:	50 e0       	ldi	r21, 0x00	; 0
   1b3d2:	60 e0       	ldi	r22, 0x00	; 0
   1b3d4:	70 e0       	ldi	r23, 0x00	; 0
   1b3d6:	82 e0       	ldi	r24, 0x02	; 2
   1b3d8:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>

		// EEPROM_ADDR__9AXIS_GYRO_FACT_XYZ
		// EEPROM_ADDR__9AXIS_MAG_OFS_XYZ

		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_X,	(void*)&l_twi1_gyro_2_mag_factx,	sizeof(l_twi1_gyro_2_mag_factx));
   1b3dc:	ce 01       	movw	r24, r28
   1b3de:	c2 96       	adiw	r24, 0x32	; 50
   1b3e0:	12 e0       	ldi	r17, 0x02	; 2
   1b3e2:	e1 2e       	mov	r14, r17
   1b3e4:	f1 2c       	mov	r15, r1
   1b3e6:	00 e0       	ldi	r16, 0x00	; 0
   1b3e8:	10 e0       	ldi	r17, 0x00	; 0
   1b3ea:	9c 01       	movw	r18, r24
   1b3ec:	48 e4       	ldi	r20, 0x48	; 72
   1b3ee:	50 e0       	ldi	r21, 0x00	; 0
   1b3f0:	60 e0       	ldi	r22, 0x00	; 0
   1b3f2:	70 e0       	ldi	r23, 0x00	; 0
   1b3f4:	82 e0       	ldi	r24, 0x02	; 2
   1b3f6:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_Y,	(void*)&l_twi1_gyro_2_mag_facty,	sizeof(l_twi1_gyro_2_mag_facty));
   1b3fa:	ce 01       	movw	r24, r28
   1b3fc:	c4 96       	adiw	r24, 0x34	; 52
   1b3fe:	12 e0       	ldi	r17, 0x02	; 2
   1b400:	e1 2e       	mov	r14, r17
   1b402:	f1 2c       	mov	r15, r1
   1b404:	00 e0       	ldi	r16, 0x00	; 0
   1b406:	10 e0       	ldi	r17, 0x00	; 0
   1b408:	9c 01       	movw	r18, r24
   1b40a:	4a e4       	ldi	r20, 0x4A	; 74
   1b40c:	50 e0       	ldi	r21, 0x00	; 0
   1b40e:	60 e0       	ldi	r22, 0x00	; 0
   1b410:	70 e0       	ldi	r23, 0x00	; 0
   1b412:	82 e0       	ldi	r24, 0x02	; 2
   1b414:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__9AXIS_MAG_FACT_Z,	(void*)&l_twi1_gyro_2_mag_factz,	sizeof(l_twi1_gyro_2_mag_factz));
   1b418:	ce 01       	movw	r24, r28
   1b41a:	c6 96       	adiw	r24, 0x36	; 54
   1b41c:	12 e0       	ldi	r17, 0x02	; 2
   1b41e:	e1 2e       	mov	r14, r17
   1b420:	f1 2c       	mov	r15, r1
   1b422:	00 e0       	ldi	r16, 0x00	; 0
   1b424:	10 e0       	ldi	r17, 0x00	; 0
   1b426:	9c 01       	movw	r18, r24
   1b428:	4c e4       	ldi	r20, 0x4C	; 76
   1b42a:	50 e0       	ldi	r21, 0x00	; 0
   1b42c:	60 e0       	ldi	r22, 0x00	; 0
   1b42e:	70 e0       	ldi	r23, 0x00	; 0
   1b430:	82 e0       	ldi	r24, 0x02	; 2
   1b432:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>
	}

	/* GSM */
	if (bf & EEPROM_SAVE_BF__GSM) {
   1b436:	89 ad       	ldd	r24, Y+57	; 0x39
   1b438:	9a ad       	ldd	r25, Y+58	; 0x3a
   1b43a:	80 78       	andi	r24, 0x80	; 128
   1b43c:	99 27       	eor	r25, r25
   1b43e:	89 2b       	or	r24, r25
   1b440:	41 f1       	breq	.+80     	; 0x1b492 <save_globals+0x574>
		uint8_t val_ui8 = (g_gsm_enable			?  GSM__ENABLE		: 0x00)
   1b442:	80 91 b0 29 	lds	r24, 0x29B0	; 0x8029b0 <g_gsm_enable>
   1b446:	98 2f       	mov	r25, r24
   1b448:	80 91 b1 29 	lds	r24, 0x29B1	; 0x8029b1 <g_gsm_aprs_enable>
   1b44c:	88 23       	and	r24, r24
   1b44e:	11 f0       	breq	.+4      	; 0x1b454 <save_globals+0x536>
   1b450:	82 e0       	ldi	r24, 0x02	; 2
   1b452:	01 c0       	rjmp	.+2      	; 0x1b456 <save_globals+0x538>
   1b454:	80 e0       	ldi	r24, 0x00	; 0
   1b456:	89 2b       	or	r24, r25
   1b458:	88 af       	std	Y+56, r24	; 0x38
						| (g_gsm_aprs_enable	?  GSM__APRS_ENABLE	: 0x00);

		nvm_write(INT_EEPROM, EEPROM_ADDR__GSM_BF,				&val_ui8,							sizeof(val_ui8));
   1b45a:	ce 01       	movw	r24, r28
   1b45c:	c8 96       	adiw	r24, 0x38	; 56
   1b45e:	e1 2c       	mov	r14, r1
   1b460:	f1 2c       	mov	r15, r1
   1b462:	87 01       	movw	r16, r14
   1b464:	e3 94       	inc	r14
   1b466:	9c 01       	movw	r18, r24
   1b468:	48 e0       	ldi	r20, 0x08	; 8
   1b46a:	50 e0       	ldi	r21, 0x00	; 0
   1b46c:	60 e0       	ldi	r22, 0x00	; 0
   1b46e:	70 e0       	ldi	r23, 0x00	; 0
   1b470:	82 e0       	ldi	r24, 0x02	; 2
   1b472:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__GSM_PIN,				(void*)&g_gsm_login_pwd,			sizeof(g_gsm_login_pwd));
   1b476:	1e e0       	ldi	r17, 0x0E	; 14
   1b478:	e1 2e       	mov	r14, r17
   1b47a:	f1 2c       	mov	r15, r1
   1b47c:	00 e0       	ldi	r16, 0x00	; 0
   1b47e:	10 e0       	ldi	r17, 0x00	; 0
   1b480:	2c eb       	ldi	r18, 0xBC	; 188
   1b482:	39 e2       	ldi	r19, 0x29	; 41
   1b484:	42 ea       	ldi	r20, 0xA2	; 162
   1b486:	50 e0       	ldi	r21, 0x00	; 0
   1b488:	60 e0       	ldi	r22, 0x00	; 0
   1b48a:	70 e0       	ldi	r23, 0x00	; 0
   1b48c:	82 e0       	ldi	r24, 0x02	; 2
   1b48e:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>
	}

	/* APRS */
	if (bf & EEPROM_SAVE_BF__APRS) {
   1b492:	89 ad       	ldd	r24, Y+57	; 0x39
   1b494:	9a ad       	ldd	r25, Y+58	; 0x3a
   1b496:	88 27       	eor	r24, r24
   1b498:	91 70       	andi	r25, 0x01	; 1
   1b49a:	89 2b       	or	r24, r25
   1b49c:	09 f4       	brne	.+2      	; 0x1b4a0 <save_globals+0x582>
   1b49e:	98 c0       	rjmp	.+304    	; 0x1b5d0 <save_globals+0x6b2>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_LINK_SERVICE,	(void*)&g_aprs_link_service,		sizeof(g_aprs_link_service));
   1b4a0:	10 e2       	ldi	r17, 0x20	; 32
   1b4a2:	e1 2e       	mov	r14, r17
   1b4a4:	f1 2c       	mov	r15, r1
   1b4a6:	00 e0       	ldi	r16, 0x00	; 0
   1b4a8:	10 e0       	ldi	r17, 0x00	; 0
   1b4aa:	2e e6       	ldi	r18, 0x6E	; 110
   1b4ac:	36 e2       	ldi	r19, 0x26	; 38
   1b4ae:	40 e0       	ldi	r20, 0x00	; 0
   1b4b0:	51 e0       	ldi	r21, 0x01	; 1
   1b4b2:	60 e0       	ldi	r22, 0x00	; 0
   1b4b4:	70 e0       	ldi	r23, 0x00	; 0
   1b4b6:	82 e0       	ldi	r24, 0x02	; 2
   1b4b8:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_LINK_USER,		(void*)&g_aprs_link_user,			sizeof(g_aprs_link_user));
   1b4bc:	10 e1       	ldi	r17, 0x10	; 16
   1b4be:	e1 2e       	mov	r14, r17
   1b4c0:	f1 2c       	mov	r15, r1
   1b4c2:	00 e0       	ldi	r16, 0x00	; 0
   1b4c4:	10 e0       	ldi	r17, 0x00	; 0
   1b4c6:	2e e8       	ldi	r18, 0x8E	; 142
   1b4c8:	36 e2       	ldi	r19, 0x26	; 38
   1b4ca:	40 e2       	ldi	r20, 0x20	; 32
   1b4cc:	51 e0       	ldi	r21, 0x01	; 1
   1b4ce:	60 e0       	ldi	r22, 0x00	; 0
   1b4d0:	70 e0       	ldi	r23, 0x00	; 0
   1b4d2:	82 e0       	ldi	r24, 0x02	; 2
   1b4d4:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_LINK_PWD,		(void*)&g_aprs_link_pwd,			sizeof(g_aprs_link_pwd));
   1b4d8:	10 e1       	ldi	r17, 0x10	; 16
   1b4da:	e1 2e       	mov	r14, r17
   1b4dc:	f1 2c       	mov	r15, r1
   1b4de:	00 e0       	ldi	r16, 0x00	; 0
   1b4e0:	10 e0       	ldi	r17, 0x00	; 0
   1b4e2:	2e e9       	ldi	r18, 0x9E	; 158
   1b4e4:	36 e2       	ldi	r19, 0x26	; 38
   1b4e6:	40 e3       	ldi	r20, 0x30	; 48
   1b4e8:	51 e0       	ldi	r21, 0x01	; 1
   1b4ea:	60 e0       	ldi	r22, 0x00	; 0
   1b4ec:	70 e0       	ldi	r23, 0x00	; 0
   1b4ee:	82 e0       	ldi	r24, 0x02	; 2
   1b4f0:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_IP_PROTO,		(void*)&g_aprs_ip_proto,			sizeof(g_aprs_ip_proto));
   1b4f4:	e1 2c       	mov	r14, r1
   1b4f6:	f1 2c       	mov	r15, r1
   1b4f8:	87 01       	movw	r16, r14
   1b4fa:	e3 94       	inc	r14
   1b4fc:	2e ea       	ldi	r18, 0xAE	; 174
   1b4fe:	36 e2       	ldi	r19, 0x26	; 38
   1b500:	4a e0       	ldi	r20, 0x0A	; 10
   1b502:	50 e0       	ldi	r21, 0x00	; 0
   1b504:	60 e0       	ldi	r22, 0x00	; 0
   1b506:	70 e0       	ldi	r23, 0x00	; 0
   1b508:	82 e0       	ldi	r24, 0x02	; 2
   1b50a:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_IP_NAME,		(void*)&g_aprs_ip_name,				sizeof(g_aprs_ip_name));
   1b50e:	10 e2       	ldi	r17, 0x20	; 32
   1b510:	e1 2e       	mov	r14, r17
   1b512:	f1 2c       	mov	r15, r1
   1b514:	00 e0       	ldi	r16, 0x00	; 0
   1b516:	10 e0       	ldi	r17, 0x00	; 0
   1b518:	2f ea       	ldi	r18, 0xAF	; 175
   1b51a:	36 e2       	ldi	r19, 0x26	; 38
   1b51c:	40 e4       	ldi	r20, 0x40	; 64
   1b51e:	51 e0       	ldi	r21, 0x01	; 1
   1b520:	60 e0       	ldi	r22, 0x00	; 0
   1b522:	70 e0       	ldi	r23, 0x00	; 0
   1b524:	82 e0       	ldi	r24, 0x02	; 2
   1b526:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_IP_PORT,		(void*)&g_aprs_ip_port,				sizeof(g_aprs_ip_port));
   1b52a:	12 e0       	ldi	r17, 0x02	; 2
   1b52c:	e1 2e       	mov	r14, r17
   1b52e:	f1 2c       	mov	r15, r1
   1b530:	00 e0       	ldi	r16, 0x00	; 0
   1b532:	10 e0       	ldi	r17, 0x00	; 0
   1b534:	2f ec       	ldi	r18, 0xCF	; 207
   1b536:	36 e2       	ldi	r19, 0x26	; 38
   1b538:	4c e0       	ldi	r20, 0x0C	; 12
   1b53a:	50 e0       	ldi	r21, 0x00	; 0
   1b53c:	60 e0       	ldi	r22, 0x00	; 0
   1b53e:	70 e0       	ldi	r23, 0x00	; 0
   1b540:	82 e0       	ldi	r24, 0x02	; 2
   1b542:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_CALLSIGN,		(void*)&g_aprs_source_callsign,		sizeof(g_aprs_source_callsign));
   1b546:	1c e0       	ldi	r17, 0x0C	; 12
   1b548:	e1 2e       	mov	r14, r17
   1b54a:	f1 2c       	mov	r15, r1
   1b54c:	00 e0       	ldi	r16, 0x00	; 0
   1b54e:	10 e0       	ldi	r17, 0x00	; 0
   1b550:	21 ed       	ldi	r18, 0xD1	; 209
   1b552:	36 e2       	ldi	r19, 0x26	; 38
   1b554:	40 e8       	ldi	r20, 0x80	; 128
   1b556:	50 e0       	ldi	r21, 0x00	; 0
   1b558:	60 e0       	ldi	r22, 0x00	; 0
   1b55a:	70 e0       	ldi	r23, 0x00	; 0
   1b55c:	82 e0       	ldi	r24, 0x02	; 2
   1b55e:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_SSID,			(void*)&g_aprs_source_ssid,			sizeof(g_aprs_source_ssid));
   1b562:	14 e0       	ldi	r17, 0x04	; 4
   1b564:	e1 2e       	mov	r14, r17
   1b566:	f1 2c       	mov	r15, r1
   1b568:	00 e0       	ldi	r16, 0x00	; 0
   1b56a:	10 e0       	ldi	r17, 0x00	; 0
   1b56c:	2d ed       	ldi	r18, 0xDD	; 221
   1b56e:	36 e2       	ldi	r19, 0x26	; 38
   1b570:	4c e8       	ldi	r20, 0x8C	; 140
   1b572:	50 e0       	ldi	r21, 0x00	; 0
   1b574:	60 e0       	ldi	r22, 0x00	; 0
   1b576:	70 e0       	ldi	r23, 0x00	; 0
   1b578:	82 e0       	ldi	r24, 0x02	; 2
   1b57a:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_LOGIN,			(void*)&g_aprs_login_user,			sizeof(g_aprs_login_user));
   1b57e:	1a e0       	ldi	r17, 0x0A	; 10
   1b580:	e1 2e       	mov	r14, r17
   1b582:	f1 2c       	mov	r15, r1
   1b584:	00 e0       	ldi	r16, 0x00	; 0
   1b586:	10 e0       	ldi	r17, 0x00	; 0
   1b588:	21 ee       	ldi	r18, 0xE1	; 225
   1b58a:	36 e2       	ldi	r19, 0x26	; 38
   1b58c:	40 e9       	ldi	r20, 0x90	; 144
   1b58e:	50 e0       	ldi	r21, 0x00	; 0
   1b590:	60 e0       	ldi	r22, 0x00	; 0
   1b592:	70 e0       	ldi	r23, 0x00	; 0
   1b594:	82 e0       	ldi	r24, 0x02	; 2
   1b596:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_PWD,			(void*)&g_aprs_login_pwd,			sizeof(g_aprs_login_pwd));
   1b59a:	16 e0       	ldi	r17, 0x06	; 6
   1b59c:	e1 2e       	mov	r14, r17
   1b59e:	f1 2c       	mov	r15, r1
   1b5a0:	00 e0       	ldi	r16, 0x00	; 0
   1b5a2:	10 e0       	ldi	r17, 0x00	; 0
   1b5a4:	2b ee       	ldi	r18, 0xEB	; 235
   1b5a6:	36 e2       	ldi	r19, 0x26	; 38
   1b5a8:	4a e9       	ldi	r20, 0x9A	; 154
   1b5aa:	50 e0       	ldi	r21, 0x00	; 0
   1b5ac:	60 e0       	ldi	r22, 0x00	; 0
   1b5ae:	70 e0       	ldi	r23, 0x00	; 0
   1b5b0:	82 e0       	ldi	r24, 0x02	; 2
   1b5b2:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>
		nvm_write(INT_EEPROM, EEPROM_ADDR__APRS_MODE,			(void*)&g_aprs_mode,				sizeof(g_aprs_mode));
   1b5b6:	e1 2c       	mov	r14, r1
   1b5b8:	f1 2c       	mov	r15, r1
   1b5ba:	87 01       	movw	r16, r14
   1b5bc:	e3 94       	inc	r14
   1b5be:	2d e6       	ldi	r18, 0x6D	; 109
   1b5c0:	36 e2       	ldi	r19, 0x26	; 38
   1b5c2:	49 e0       	ldi	r20, 0x09	; 9
   1b5c4:	50 e0       	ldi	r21, 0x00	; 0
   1b5c6:	60 e0       	ldi	r22, 0x00	; 0
   1b5c8:	70 e0       	ldi	r23, 0x00	; 0
   1b5ca:	82 e0       	ldi	r24, 0x02	; 2
   1b5cc:	0e 94 53 4e 	call	0x9ca6	; 0x9ca6 <nvm_write>
	}
}
   1b5d0:	00 00       	nop
   1b5d2:	ea 96       	adiw	r28, 0x3a	; 58
   1b5d4:	cd bf       	out	0x3d, r28	; 61
   1b5d6:	de bf       	out	0x3e, r29	; 62
   1b5d8:	df 91       	pop	r29
   1b5da:	cf 91       	pop	r28
   1b5dc:	1f 91       	pop	r17
   1b5de:	0f 91       	pop	r16
   1b5e0:	ff 90       	pop	r15
   1b5e2:	ef 90       	pop	r14
   1b5e4:	08 95       	ret

0001b5e6 <cueBehind>:


char* cueBehind(char* ptr, char delim)
{
   1b5e6:	cf 93       	push	r28
   1b5e8:	df 93       	push	r29
   1b5ea:	00 d0       	rcall	.+0      	; 0x1b5ec <cueBehind+0x6>
   1b5ec:	1f 92       	push	r1
   1b5ee:	cd b7       	in	r28, 0x3d	; 61
   1b5f0:	de b7       	in	r29, 0x3e	; 62
   1b5f2:	8a 83       	std	Y+2, r24	; 0x02
   1b5f4:	9b 83       	std	Y+3, r25	; 0x03
   1b5f6:	6c 83       	std	Y+4, r22	; 0x04
	do {
		char c = *ptr;
   1b5f8:	8a 81       	ldd	r24, Y+2	; 0x02
   1b5fa:	9b 81       	ldd	r25, Y+3	; 0x03
   1b5fc:	fc 01       	movw	r30, r24
   1b5fe:	80 81       	ld	r24, Z
   1b600:	89 83       	std	Y+1, r24	; 0x01

		if (c == delim) {
   1b602:	99 81       	ldd	r25, Y+1	; 0x01
   1b604:	8c 81       	ldd	r24, Y+4	; 0x04
   1b606:	98 17       	cp	r25, r24
   1b608:	41 f4       	brne	.+16     	; 0x1b61a <cueBehind+0x34>
			return ++ptr;
   1b60a:	8a 81       	ldd	r24, Y+2	; 0x02
   1b60c:	9b 81       	ldd	r25, Y+3	; 0x03
   1b60e:	01 96       	adiw	r24, 0x01	; 1
   1b610:	8a 83       	std	Y+2, r24	; 0x02
   1b612:	9b 83       	std	Y+3, r25	; 0x03
   1b614:	8a 81       	ldd	r24, Y+2	; 0x02
   1b616:	9b 81       	ldd	r25, Y+3	; 0x03
   1b618:	0c c0       	rjmp	.+24     	; 0x1b632 <cueBehind+0x4c>
		} else if (!c) {
   1b61a:	89 81       	ldd	r24, Y+1	; 0x01
   1b61c:	88 23       	and	r24, r24
   1b61e:	19 f4       	brne	.+6      	; 0x1b626 <cueBehind+0x40>
			return ptr;
   1b620:	8a 81       	ldd	r24, Y+2	; 0x02
   1b622:	9b 81       	ldd	r25, Y+3	; 0x03
   1b624:	06 c0       	rjmp	.+12     	; 0x1b632 <cueBehind+0x4c>
		}
		++ptr;
   1b626:	8a 81       	ldd	r24, Y+2	; 0x02
   1b628:	9b 81       	ldd	r25, Y+3	; 0x03
   1b62a:	01 96       	adiw	r24, 0x01	; 1
   1b62c:	8a 83       	std	Y+2, r24	; 0x02
   1b62e:	9b 83       	std	Y+3, r25	; 0x03
	} while (true);
   1b630:	e3 cf       	rjmp	.-58     	; 0x1b5f8 <cueBehind+0x12>

	return NULL;
}
   1b632:	24 96       	adiw	r28, 0x04	; 4
   1b634:	cd bf       	out	0x3d, r28	; 61
   1b636:	de bf       	out	0x3e, r29	; 62
   1b638:	df 91       	pop	r29
   1b63a:	cf 91       	pop	r28
   1b63c:	08 95       	ret

0001b63e <myStringToFloat>:

int myStringToFloat(const char* ptr, float* out)
{
   1b63e:	8f 92       	push	r8
   1b640:	9f 92       	push	r9
   1b642:	af 92       	push	r10
   1b644:	bf 92       	push	r11
   1b646:	cf 92       	push	r12
   1b648:	df 92       	push	r13
   1b64a:	ef 92       	push	r14
   1b64c:	ff 92       	push	r15
   1b64e:	cf 93       	push	r28
   1b650:	df 93       	push	r29
   1b652:	cd b7       	in	r28, 0x3d	; 61
   1b654:	de b7       	in	r29, 0x3e	; 62
   1b656:	6a 97       	sbiw	r28, 0x1a	; 26
   1b658:	cd bf       	out	0x3d, r28	; 61
   1b65a:	de bf       	out	0x3e, r29	; 62
   1b65c:	8f 8b       	std	Y+23, r24	; 0x17
   1b65e:	98 8f       	std	Y+24, r25	; 0x18
   1b660:	69 8f       	std	Y+25, r22	; 0x19
   1b662:	7a 8f       	std	Y+26, r23	; 0x1a
	const char* start	= ptr;
   1b664:	8f 89       	ldd	r24, Y+23	; 0x17
   1b666:	98 8d       	ldd	r25, Y+24	; 0x18
   1b668:	8b 8b       	std	Y+19, r24	; 0x13
   1b66a:	9c 8b       	std	Y+20, r25	; 0x14
	uint32_t	i1		= 0;
   1b66c:	19 82       	std	Y+1, r1	; 0x01
   1b66e:	1a 82       	std	Y+2, r1	; 0x02
   1b670:	1b 82       	std	Y+3, r1	; 0x03
   1b672:	1c 82       	std	Y+4, r1	; 0x04
	uint32_t	f1		= 0;
   1b674:	1d 82       	std	Y+5, r1	; 0x05
   1b676:	1e 82       	std	Y+6, r1	; 0x06
   1b678:	1f 82       	std	Y+7, r1	; 0x07
   1b67a:	18 86       	std	Y+8, r1	; 0x08
	uint32_t	f2		= 1;
   1b67c:	81 e0       	ldi	r24, 0x01	; 1
   1b67e:	90 e0       	ldi	r25, 0x00	; 0
   1b680:	a0 e0       	ldi	r26, 0x00	; 0
   1b682:	b0 e0       	ldi	r27, 0x00	; 0
   1b684:	89 87       	std	Y+9, r24	; 0x09
   1b686:	9a 87       	std	Y+10, r25	; 0x0a
   1b688:	ab 87       	std	Y+11, r26	; 0x0b
   1b68a:	bc 87       	std	Y+12, r27	; 0x0c
	bool		isNeg	= false;
   1b68c:	1d 86       	std	Y+13, r1	; 0x0d
	bool		isFrac	= false;
   1b68e:	1e 86       	std	Y+14, r1	; 0x0e

	if (ptr) {
   1b690:	8f 89       	ldd	r24, Y+23	; 0x17
   1b692:	98 8d       	ldd	r25, Y+24	; 0x18
   1b694:	89 2b       	or	r24, r25
   1b696:	09 f4       	brne	.+2      	; 0x1b69a <myStringToFloat+0x5c>
   1b698:	19 c1       	rjmp	.+562    	; 0x1b8cc <myStringToFloat+0x28e>
		/* Eat any white space */
		while (isspace(*ptr)) {
   1b69a:	05 c0       	rjmp	.+10     	; 0x1b6a6 <myStringToFloat+0x68>
			ptr++;
   1b69c:	8f 89       	ldd	r24, Y+23	; 0x17
   1b69e:	98 8d       	ldd	r25, Y+24	; 0x18
   1b6a0:	01 96       	adiw	r24, 0x01	; 1
   1b6a2:	8f 8b       	std	Y+23, r24	; 0x17
   1b6a4:	98 8f       	std	Y+24, r25	; 0x18
	bool		isNeg	= false;
	bool		isFrac	= false;

	if (ptr) {
		/* Eat any white space */
		while (isspace(*ptr)) {
   1b6a6:	8f 89       	ldd	r24, Y+23	; 0x17
   1b6a8:	98 8d       	ldd	r25, Y+24	; 0x18
   1b6aa:	fc 01       	movw	r30, r24
   1b6ac:	80 81       	ld	r24, Z
   1b6ae:	08 2e       	mov	r0, r24
   1b6b0:	00 0c       	add	r0, r0
   1b6b2:	99 0b       	sbc	r25, r25
   1b6b4:	0f 94 de 32 	call	0x265bc	; 0x265bc <isspace>
   1b6b8:	89 2b       	or	r24, r25
   1b6ba:	81 f7       	brne	.-32     	; 0x1b69c <myStringToFloat+0x5e>
			ptr++;
		}

		/* Get sign */
		if (*ptr == '+') {
   1b6bc:	8f 89       	ldd	r24, Y+23	; 0x17
   1b6be:	98 8d       	ldd	r25, Y+24	; 0x18
   1b6c0:	fc 01       	movw	r30, r24
   1b6c2:	80 81       	ld	r24, Z
   1b6c4:	8b 32       	cpi	r24, 0x2B	; 43
   1b6c6:	31 f4       	brne	.+12     	; 0x1b6d4 <myStringToFloat+0x96>
			ptr++;
   1b6c8:	8f 89       	ldd	r24, Y+23	; 0x17
   1b6ca:	98 8d       	ldd	r25, Y+24	; 0x18
   1b6cc:	01 96       	adiw	r24, 0x01	; 1
   1b6ce:	8f 8b       	std	Y+23, r24	; 0x17
   1b6d0:	98 8f       	std	Y+24, r25	; 0x18
   1b6d2:	0d c0       	rjmp	.+26     	; 0x1b6ee <myStringToFloat+0xb0>
		} else if (*ptr == '-') {
   1b6d4:	8f 89       	ldd	r24, Y+23	; 0x17
   1b6d6:	98 8d       	ldd	r25, Y+24	; 0x18
   1b6d8:	fc 01       	movw	r30, r24
   1b6da:	80 81       	ld	r24, Z
   1b6dc:	8d 32       	cpi	r24, 0x2D	; 45
   1b6de:	39 f4       	brne	.+14     	; 0x1b6ee <myStringToFloat+0xb0>
			ptr++;
   1b6e0:	8f 89       	ldd	r24, Y+23	; 0x17
   1b6e2:	98 8d       	ldd	r25, Y+24	; 0x18
   1b6e4:	01 96       	adiw	r24, 0x01	; 1
   1b6e6:	8f 8b       	std	Y+23, r24	; 0x17
   1b6e8:	98 8f       	std	Y+24, r25	; 0x18
			isNeg = true;
   1b6ea:	81 e0       	ldi	r24, 0x01	; 1
   1b6ec:	8d 87       	std	Y+13, r24	; 0x0d
		}

		/* Read integer part */
		do {
			char c = *(ptr++);
   1b6ee:	8f 89       	ldd	r24, Y+23	; 0x17
   1b6f0:	98 8d       	ldd	r25, Y+24	; 0x18
   1b6f2:	9c 01       	movw	r18, r24
   1b6f4:	2f 5f       	subi	r18, 0xFF	; 255
   1b6f6:	3f 4f       	sbci	r19, 0xFF	; 255
   1b6f8:	2f 8b       	std	Y+23, r18	; 0x17
   1b6fa:	38 8f       	std	Y+24, r19	; 0x18
   1b6fc:	fc 01       	movw	r30, r24
   1b6fe:	80 81       	ld	r24, Z
   1b700:	8d 8b       	std	Y+21, r24	; 0x15

			if ('0' <= c && c <= '9') {
   1b702:	8d 89       	ldd	r24, Y+21	; 0x15
   1b704:	80 33       	cpi	r24, 0x30	; 48
   1b706:	9c f1       	brlt	.+102    	; 0x1b76e <myStringToFloat+0x130>
   1b708:	8d 89       	ldd	r24, Y+21	; 0x15
   1b70a:	8a 33       	cpi	r24, 0x3A	; 58
   1b70c:	84 f5       	brge	.+96     	; 0x1b76e <myStringToFloat+0x130>
				i1 *= 10;
   1b70e:	89 81       	ldd	r24, Y+1	; 0x01
   1b710:	9a 81       	ldd	r25, Y+2	; 0x02
   1b712:	ab 81       	ldd	r26, Y+3	; 0x03
   1b714:	bc 81       	ldd	r27, Y+4	; 0x04
   1b716:	88 0f       	add	r24, r24
   1b718:	99 1f       	adc	r25, r25
   1b71a:	aa 1f       	adc	r26, r26
   1b71c:	bb 1f       	adc	r27, r27
   1b71e:	9c 01       	movw	r18, r24
   1b720:	ad 01       	movw	r20, r26
   1b722:	22 0f       	add	r18, r18
   1b724:	33 1f       	adc	r19, r19
   1b726:	44 1f       	adc	r20, r20
   1b728:	55 1f       	adc	r21, r21
   1b72a:	22 0f       	add	r18, r18
   1b72c:	33 1f       	adc	r19, r19
   1b72e:	44 1f       	adc	r20, r20
   1b730:	55 1f       	adc	r21, r21
   1b732:	82 0f       	add	r24, r18
   1b734:	93 1f       	adc	r25, r19
   1b736:	a4 1f       	adc	r26, r20
   1b738:	b5 1f       	adc	r27, r21
   1b73a:	89 83       	std	Y+1, r24	; 0x01
   1b73c:	9a 83       	std	Y+2, r25	; 0x02
   1b73e:	ab 83       	std	Y+3, r26	; 0x03
   1b740:	bc 83       	std	Y+4, r27	; 0x04
				i1 += c - '0';
   1b742:	8d 89       	ldd	r24, Y+21	; 0x15
   1b744:	08 2e       	mov	r0, r24
   1b746:	00 0c       	add	r0, r0
   1b748:	99 0b       	sbc	r25, r25
   1b74a:	c0 97       	sbiw	r24, 0x30	; 48
   1b74c:	09 2e       	mov	r0, r25
   1b74e:	00 0c       	add	r0, r0
   1b750:	aa 0b       	sbc	r26, r26
   1b752:	bb 0b       	sbc	r27, r27
   1b754:	29 81       	ldd	r18, Y+1	; 0x01
   1b756:	3a 81       	ldd	r19, Y+2	; 0x02
   1b758:	4b 81       	ldd	r20, Y+3	; 0x03
   1b75a:	5c 81       	ldd	r21, Y+4	; 0x04
   1b75c:	82 0f       	add	r24, r18
   1b75e:	93 1f       	adc	r25, r19
   1b760:	a4 1f       	adc	r26, r20
   1b762:	b5 1f       	adc	r27, r21
   1b764:	89 83       	std	Y+1, r24	; 0x01
   1b766:	9a 83       	std	Y+2, r25	; 0x02
   1b768:	ab 83       	std	Y+3, r26	; 0x03
   1b76a:	bc 83       	std	Y+4, r27	; 0x04
				isFrac = true;
				break;
			} else {
				break;
			}
		} while (true);
   1b76c:	c0 cf       	rjmp	.-128    	; 0x1b6ee <myStringToFloat+0xb0>
			char c = *(ptr++);

			if ('0' <= c && c <= '9') {
				i1 *= 10;
				i1 += c - '0';
			} else if (c == '.') {
   1b76e:	8d 89       	ldd	r24, Y+21	; 0x15
   1b770:	8e 32       	cpi	r24, 0x2E	; 46
   1b772:	19 f4       	brne	.+6      	; 0x1b77a <myStringToFloat+0x13c>
				isFrac = true;
   1b774:	81 e0       	ldi	r24, 0x01	; 1
   1b776:	8e 87       	std	Y+14, r24	; 0x0e
				break;
   1b778:	01 c0       	rjmp	.+2      	; 0x1b77c <myStringToFloat+0x13e>
			} else {
				break;
   1b77a:	00 00       	nop
			}
		} while (true);

		/* Read fractional part */
		if (isFrac) {
   1b77c:	8e 85       	ldd	r24, Y+14	; 0x0e
   1b77e:	88 23       	and	r24, r24
   1b780:	09 f4       	brne	.+2      	; 0x1b784 <myStringToFloat+0x146>
   1b782:	5c c0       	rjmp	.+184    	; 0x1b83c <myStringToFloat+0x1fe>
			do {
				char c = *(ptr++);
   1b784:	8f 89       	ldd	r24, Y+23	; 0x17
   1b786:	98 8d       	ldd	r25, Y+24	; 0x18
   1b788:	9c 01       	movw	r18, r24
   1b78a:	2f 5f       	subi	r18, 0xFF	; 255
   1b78c:	3f 4f       	sbci	r19, 0xFF	; 255
   1b78e:	2f 8b       	std	Y+23, r18	; 0x17
   1b790:	38 8f       	std	Y+24, r19	; 0x18
   1b792:	fc 01       	movw	r30, r24
   1b794:	80 81       	ld	r24, Z
   1b796:	8e 8b       	std	Y+22, r24	; 0x16

				if ('0' <= c && c <= '9') {
   1b798:	8e 89       	ldd	r24, Y+22	; 0x16
   1b79a:	80 33       	cpi	r24, 0x30	; 48
   1b79c:	0c f4       	brge	.+2      	; 0x1b7a0 <myStringToFloat+0x162>
   1b79e:	4e c0       	rjmp	.+156    	; 0x1b83c <myStringToFloat+0x1fe>
   1b7a0:	8e 89       	ldd	r24, Y+22	; 0x16
   1b7a2:	8a 33       	cpi	r24, 0x3A	; 58
   1b7a4:	0c f0       	brlt	.+2      	; 0x1b7a8 <myStringToFloat+0x16a>
   1b7a6:	4a c0       	rjmp	.+148    	; 0x1b83c <myStringToFloat+0x1fe>
					f2 *= 10;
   1b7a8:	89 85       	ldd	r24, Y+9	; 0x09
   1b7aa:	9a 85       	ldd	r25, Y+10	; 0x0a
   1b7ac:	ab 85       	ldd	r26, Y+11	; 0x0b
   1b7ae:	bc 85       	ldd	r27, Y+12	; 0x0c
   1b7b0:	88 0f       	add	r24, r24
   1b7b2:	99 1f       	adc	r25, r25
   1b7b4:	aa 1f       	adc	r26, r26
   1b7b6:	bb 1f       	adc	r27, r27
   1b7b8:	9c 01       	movw	r18, r24
   1b7ba:	ad 01       	movw	r20, r26
   1b7bc:	22 0f       	add	r18, r18
   1b7be:	33 1f       	adc	r19, r19
   1b7c0:	44 1f       	adc	r20, r20
   1b7c2:	55 1f       	adc	r21, r21
   1b7c4:	22 0f       	add	r18, r18
   1b7c6:	33 1f       	adc	r19, r19
   1b7c8:	44 1f       	adc	r20, r20
   1b7ca:	55 1f       	adc	r21, r21
   1b7cc:	82 0f       	add	r24, r18
   1b7ce:	93 1f       	adc	r25, r19
   1b7d0:	a4 1f       	adc	r26, r20
   1b7d2:	b5 1f       	adc	r27, r21
   1b7d4:	89 87       	std	Y+9, r24	; 0x09
   1b7d6:	9a 87       	std	Y+10, r25	; 0x0a
   1b7d8:	ab 87       	std	Y+11, r26	; 0x0b
   1b7da:	bc 87       	std	Y+12, r27	; 0x0c
					f1 *= 10;
   1b7dc:	8d 81       	ldd	r24, Y+5	; 0x05
   1b7de:	9e 81       	ldd	r25, Y+6	; 0x06
   1b7e0:	af 81       	ldd	r26, Y+7	; 0x07
   1b7e2:	b8 85       	ldd	r27, Y+8	; 0x08
   1b7e4:	88 0f       	add	r24, r24
   1b7e6:	99 1f       	adc	r25, r25
   1b7e8:	aa 1f       	adc	r26, r26
   1b7ea:	bb 1f       	adc	r27, r27
   1b7ec:	9c 01       	movw	r18, r24
   1b7ee:	ad 01       	movw	r20, r26
   1b7f0:	22 0f       	add	r18, r18
   1b7f2:	33 1f       	adc	r19, r19
   1b7f4:	44 1f       	adc	r20, r20
   1b7f6:	55 1f       	adc	r21, r21
   1b7f8:	22 0f       	add	r18, r18
   1b7fa:	33 1f       	adc	r19, r19
   1b7fc:	44 1f       	adc	r20, r20
   1b7fe:	55 1f       	adc	r21, r21
   1b800:	82 0f       	add	r24, r18
   1b802:	93 1f       	adc	r25, r19
   1b804:	a4 1f       	adc	r26, r20
   1b806:	b5 1f       	adc	r27, r21
   1b808:	8d 83       	std	Y+5, r24	; 0x05
   1b80a:	9e 83       	std	Y+6, r25	; 0x06
   1b80c:	af 83       	std	Y+7, r26	; 0x07
   1b80e:	b8 87       	std	Y+8, r27	; 0x08
					f1 += c - '0';
   1b810:	8e 89       	ldd	r24, Y+22	; 0x16
   1b812:	08 2e       	mov	r0, r24
   1b814:	00 0c       	add	r0, r0
   1b816:	99 0b       	sbc	r25, r25
   1b818:	c0 97       	sbiw	r24, 0x30	; 48
   1b81a:	09 2e       	mov	r0, r25
   1b81c:	00 0c       	add	r0, r0
   1b81e:	aa 0b       	sbc	r26, r26
   1b820:	bb 0b       	sbc	r27, r27
   1b822:	2d 81       	ldd	r18, Y+5	; 0x05
   1b824:	3e 81       	ldd	r19, Y+6	; 0x06
   1b826:	4f 81       	ldd	r20, Y+7	; 0x07
   1b828:	58 85       	ldd	r21, Y+8	; 0x08
   1b82a:	82 0f       	add	r24, r18
   1b82c:	93 1f       	adc	r25, r19
   1b82e:	a4 1f       	adc	r26, r20
   1b830:	b5 1f       	adc	r27, r21
   1b832:	8d 83       	std	Y+5, r24	; 0x05
   1b834:	9e 83       	std	Y+6, r25	; 0x06
   1b836:	af 83       	std	Y+7, r26	; 0x07
   1b838:	b8 87       	std	Y+8, r27	; 0x08
				} else {
					break;
				}
			} while (true);
   1b83a:	a4 cf       	rjmp	.-184    	; 0x1b784 <myStringToFloat+0x146>
		}

		/* Write out float value */
		if (out) {
   1b83c:	89 8d       	ldd	r24, Y+25	; 0x19
   1b83e:	9a 8d       	ldd	r25, Y+26	; 0x1a
   1b840:	89 2b       	or	r24, r25
   1b842:	09 f4       	brne	.+2      	; 0x1b846 <myStringToFloat+0x208>
   1b844:	43 c0       	rjmp	.+134    	; 0x1b8cc <myStringToFloat+0x28e>
			float fl = i1 + ((float)f1 / (float)f2);
   1b846:	69 81       	ldd	r22, Y+1	; 0x01
   1b848:	7a 81       	ldd	r23, Y+2	; 0x02
   1b84a:	8b 81       	ldd	r24, Y+3	; 0x03
   1b84c:	9c 81       	ldd	r25, Y+4	; 0x04
   1b84e:	0f 94 92 27 	call	0x24f24	; 0x24f24 <__floatunsisf>
   1b852:	6b 01       	movw	r12, r22
   1b854:	7c 01       	movw	r14, r24
   1b856:	6d 81       	ldd	r22, Y+5	; 0x05
   1b858:	7e 81       	ldd	r23, Y+6	; 0x06
   1b85a:	8f 81       	ldd	r24, Y+7	; 0x07
   1b85c:	98 85       	ldd	r25, Y+8	; 0x08
   1b85e:	0f 94 92 27 	call	0x24f24	; 0x24f24 <__floatunsisf>
   1b862:	4b 01       	movw	r8, r22
   1b864:	5c 01       	movw	r10, r24
   1b866:	69 85       	ldd	r22, Y+9	; 0x09
   1b868:	7a 85       	ldd	r23, Y+10	; 0x0a
   1b86a:	8b 85       	ldd	r24, Y+11	; 0x0b
   1b86c:	9c 85       	ldd	r25, Y+12	; 0x0c
   1b86e:	0f 94 92 27 	call	0x24f24	; 0x24f24 <__floatunsisf>
   1b872:	dc 01       	movw	r26, r24
   1b874:	cb 01       	movw	r24, r22
   1b876:	9c 01       	movw	r18, r24
   1b878:	ad 01       	movw	r20, r26
   1b87a:	c5 01       	movw	r24, r10
   1b87c:	b4 01       	movw	r22, r8
   1b87e:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   1b882:	dc 01       	movw	r26, r24
   1b884:	cb 01       	movw	r24, r22
   1b886:	9c 01       	movw	r18, r24
   1b888:	ad 01       	movw	r20, r26
   1b88a:	c7 01       	movw	r24, r14
   1b88c:	b6 01       	movw	r22, r12
   1b88e:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
   1b892:	dc 01       	movw	r26, r24
   1b894:	cb 01       	movw	r24, r22
   1b896:	8f 87       	std	Y+15, r24	; 0x0f
   1b898:	98 8b       	std	Y+16, r25	; 0x10
   1b89a:	a9 8b       	std	Y+17, r26	; 0x11
   1b89c:	ba 8b       	std	Y+18, r27	; 0x12

			if (isNeg) {
   1b89e:	8d 85       	ldd	r24, Y+13	; 0x0d
   1b8a0:	88 23       	and	r24, r24
   1b8a2:	49 f0       	breq	.+18     	; 0x1b8b6 <myStringToFloat+0x278>
				fl = -fl;
   1b8a4:	8f 85       	ldd	r24, Y+15	; 0x0f
   1b8a6:	98 89       	ldd	r25, Y+16	; 0x10
   1b8a8:	a9 89       	ldd	r26, Y+17	; 0x11
   1b8aa:	ba 89       	ldd	r27, Y+18	; 0x12
   1b8ac:	b0 58       	subi	r27, 0x80	; 128
   1b8ae:	8f 87       	std	Y+15, r24	; 0x0f
   1b8b0:	98 8b       	std	Y+16, r25	; 0x10
   1b8b2:	a9 8b       	std	Y+17, r26	; 0x11
   1b8b4:	ba 8b       	std	Y+18, r27	; 0x12
			}
			*out = fl;
   1b8b6:	29 8d       	ldd	r18, Y+25	; 0x19
   1b8b8:	3a 8d       	ldd	r19, Y+26	; 0x1a
   1b8ba:	8f 85       	ldd	r24, Y+15	; 0x0f
   1b8bc:	98 89       	ldd	r25, Y+16	; 0x10
   1b8be:	a9 89       	ldd	r26, Y+17	; 0x11
   1b8c0:	ba 89       	ldd	r27, Y+18	; 0x12
   1b8c2:	f9 01       	movw	r30, r18
   1b8c4:	80 83       	st	Z, r24
   1b8c6:	91 83       	std	Z+1, r25	; 0x01
   1b8c8:	a2 83       	std	Z+2, r26	; 0x02
   1b8ca:	b3 83       	std	Z+3, r27	; 0x03
		}
	}
	return ptr - start;
   1b8cc:	2f 89       	ldd	r18, Y+23	; 0x17
   1b8ce:	38 8d       	ldd	r19, Y+24	; 0x18
   1b8d0:	8b 89       	ldd	r24, Y+19	; 0x13
   1b8d2:	9c 89       	ldd	r25, Y+20	; 0x14
   1b8d4:	a9 01       	movw	r20, r18
   1b8d6:	48 1b       	sub	r20, r24
   1b8d8:	59 0b       	sbc	r21, r25
   1b8da:	ca 01       	movw	r24, r20
}
   1b8dc:	6a 96       	adiw	r28, 0x1a	; 26
   1b8de:	cd bf       	out	0x3d, r28	; 61
   1b8e0:	de bf       	out	0x3e, r29	; 62
   1b8e2:	df 91       	pop	r29
   1b8e4:	cf 91       	pop	r28
   1b8e6:	ff 90       	pop	r15
   1b8e8:	ef 90       	pop	r14
   1b8ea:	df 90       	pop	r13
   1b8ec:	cf 90       	pop	r12
   1b8ee:	bf 90       	pop	r11
   1b8f0:	af 90       	pop	r10
   1b8f2:	9f 90       	pop	r9
   1b8f4:	8f 90       	pop	r8
   1b8f6:	08 95       	ret

0001b8f8 <myStringToVar>:

int myStringToVar(char *str, uint32_t format, float out_f[], long out_l[], int out_i[])
{
   1b8f8:	ef 92       	push	r14
   1b8fa:	ff 92       	push	r15
   1b8fc:	0f 93       	push	r16
   1b8fe:	1f 93       	push	r17
   1b900:	cf 93       	push	r28
   1b902:	df 93       	push	r29
   1b904:	cd b7       	in	r28, 0x3d	; 61
   1b906:	de b7       	in	r29, 0x3e	; 62
   1b908:	65 97       	sbiw	r28, 0x15	; 21
   1b90a:	cd bf       	out	0x3d, r28	; 61
   1b90c:	de bf       	out	0x3e, r29	; 62
   1b90e:	8a 87       	std	Y+10, r24	; 0x0a
   1b910:	9b 87       	std	Y+11, r25	; 0x0b
   1b912:	4c 87       	std	Y+12, r20	; 0x0c
   1b914:	5d 87       	std	Y+13, r21	; 0x0d
   1b916:	6e 87       	std	Y+14, r22	; 0x0e
   1b918:	7f 87       	std	Y+15, r23	; 0x0f
   1b91a:	28 8b       	std	Y+16, r18	; 0x10
   1b91c:	39 8b       	std	Y+17, r19	; 0x11
   1b91e:	0a 8b       	std	Y+18, r16	; 0x12
   1b920:	1b 8b       	std	Y+19, r17	; 0x13
   1b922:	ec 8a       	std	Y+20, r14	; 0x14
   1b924:	fd 8a       	std	Y+21, r15	; 0x15
	int ret = 0;
   1b926:	19 82       	std	Y+1, r1	; 0x01
   1b928:	1a 82       	std	Y+2, r1	; 0x02
	int idx = 0;
   1b92a:	1b 82       	std	Y+3, r1	; 0x03
   1b92c:	1c 82       	std	Y+4, r1	; 0x04

	uint8_t mode = format & 0x03;
   1b92e:	8c 85       	ldd	r24, Y+12	; 0x0c
   1b930:	83 70       	andi	r24, 0x03	; 3
   1b932:	8d 83       	std	Y+5, r24	; 0x05
	while (mode) {
   1b934:	99 c0       	rjmp	.+306    	; 0x1ba68 <myStringToVar+0x170>
		char* item = str + idx;
   1b936:	8b 81       	ldd	r24, Y+3	; 0x03
   1b938:	9c 81       	ldd	r25, Y+4	; 0x04
   1b93a:	2a 85       	ldd	r18, Y+10	; 0x0a
   1b93c:	3b 85       	ldd	r19, Y+11	; 0x0b
   1b93e:	82 0f       	add	r24, r18
   1b940:	93 1f       	adc	r25, r19
   1b942:	8e 83       	std	Y+6, r24	; 0x06
   1b944:	9f 83       	std	Y+7, r25	; 0x07

		switch (mode) {
   1b946:	8d 81       	ldd	r24, Y+5	; 0x05
   1b948:	88 2f       	mov	r24, r24
   1b94a:	90 e0       	ldi	r25, 0x00	; 0
   1b94c:	82 30       	cpi	r24, 0x02	; 2
   1b94e:	91 05       	cpc	r25, r1
   1b950:	11 f1       	breq	.+68     	; 0x1b996 <myStringToVar+0x9e>
   1b952:	83 30       	cpi	r24, 0x03	; 3
   1b954:	91 05       	cpc	r25, r1
   1b956:	d1 f1       	breq	.+116    	; 0x1b9cc <myStringToVar+0xd4>
   1b958:	01 97       	sbiw	r24, 0x01	; 1
   1b95a:	09 f0       	breq	.+2      	; 0x1b95e <myStringToVar+0x66>
   1b95c:	4e c0       	rjmp	.+156    	; 0x1b9fa <myStringToVar+0x102>
			case MY_STRING_TO_VAR_FLOAT:
			if (out_f) {
   1b95e:	88 89       	ldd	r24, Y+16	; 0x10
   1b960:	99 89       	ldd	r25, Y+17	; 0x11
   1b962:	89 2b       	or	r24, r25
   1b964:	09 f4       	brne	.+2      	; 0x1b968 <myStringToVar+0x70>
   1b966:	4c c0       	rjmp	.+152    	; 0x1ba00 <myStringToVar+0x108>
				*(out_f++) = atof(item);
   1b968:	08 89       	ldd	r16, Y+16	; 0x10
   1b96a:	19 89       	ldd	r17, Y+17	; 0x11
   1b96c:	c8 01       	movw	r24, r16
   1b96e:	04 96       	adiw	r24, 0x04	; 4
   1b970:	88 8b       	std	Y+16, r24	; 0x10
   1b972:	99 8b       	std	Y+17, r25	; 0x11
   1b974:	8e 81       	ldd	r24, Y+6	; 0x06
   1b976:	9f 81       	ldd	r25, Y+7	; 0x07
   1b978:	0f 94 c0 31 	call	0x26380	; 0x26380 <atof>
   1b97c:	dc 01       	movw	r26, r24
   1b97e:	cb 01       	movw	r24, r22
   1b980:	f8 01       	movw	r30, r16
   1b982:	80 83       	st	Z, r24
   1b984:	91 83       	std	Z+1, r25	; 0x01
   1b986:	a2 83       	std	Z+2, r26	; 0x02
   1b988:	b3 83       	std	Z+3, r27	; 0x03
				++ret;
   1b98a:	89 81       	ldd	r24, Y+1	; 0x01
   1b98c:	9a 81       	ldd	r25, Y+2	; 0x02
   1b98e:	01 96       	adiw	r24, 0x01	; 1
   1b990:	89 83       	std	Y+1, r24	; 0x01
   1b992:	9a 83       	std	Y+2, r25	; 0x02
			}
			break;
   1b994:	35 c0       	rjmp	.+106    	; 0x1ba00 <myStringToVar+0x108>

			case MY_STRING_TO_VAR_LONG:
			if (out_l) {
   1b996:	8a 89       	ldd	r24, Y+18	; 0x12
   1b998:	9b 89       	ldd	r25, Y+19	; 0x13
   1b99a:	89 2b       	or	r24, r25
   1b99c:	99 f1       	breq	.+102    	; 0x1ba04 <myStringToVar+0x10c>
				*(out_l++) = atol(item);
   1b99e:	0a 89       	ldd	r16, Y+18	; 0x12
   1b9a0:	1b 89       	ldd	r17, Y+19	; 0x13
   1b9a2:	c8 01       	movw	r24, r16
   1b9a4:	04 96       	adiw	r24, 0x04	; 4
   1b9a6:	8a 8b       	std	Y+18, r24	; 0x12
   1b9a8:	9b 8b       	std	Y+19, r25	; 0x13
   1b9aa:	8e 81       	ldd	r24, Y+6	; 0x06
   1b9ac:	9f 81       	ldd	r25, Y+7	; 0x07
   1b9ae:	0f 94 e0 31 	call	0x263c0	; 0x263c0 <atol>
   1b9b2:	dc 01       	movw	r26, r24
   1b9b4:	cb 01       	movw	r24, r22
   1b9b6:	f8 01       	movw	r30, r16
   1b9b8:	80 83       	st	Z, r24
   1b9ba:	91 83       	std	Z+1, r25	; 0x01
   1b9bc:	a2 83       	std	Z+2, r26	; 0x02
   1b9be:	b3 83       	std	Z+3, r27	; 0x03
				++ret;
   1b9c0:	89 81       	ldd	r24, Y+1	; 0x01
   1b9c2:	9a 81       	ldd	r25, Y+2	; 0x02
   1b9c4:	01 96       	adiw	r24, 0x01	; 1
   1b9c6:	89 83       	std	Y+1, r24	; 0x01
   1b9c8:	9a 83       	std	Y+2, r25	; 0x02
			}
			break;
   1b9ca:	1c c0       	rjmp	.+56     	; 0x1ba04 <myStringToVar+0x10c>

			case MY_STRING_TO_VAR_INT:
			if (out_i) {
   1b9cc:	8c 89       	ldd	r24, Y+20	; 0x14
   1b9ce:	9d 89       	ldd	r25, Y+21	; 0x15
   1b9d0:	89 2b       	or	r24, r25
   1b9d2:	d1 f0       	breq	.+52     	; 0x1ba08 <myStringToVar+0x110>
				*(out_i++) = atoi(item);
   1b9d4:	0c 89       	ldd	r16, Y+20	; 0x14
   1b9d6:	1d 89       	ldd	r17, Y+21	; 0x15
   1b9d8:	c8 01       	movw	r24, r16
   1b9da:	02 96       	adiw	r24, 0x02	; 2
   1b9dc:	8c 8b       	std	Y+20, r24	; 0x14
   1b9de:	9d 8b       	std	Y+21, r25	; 0x15
   1b9e0:	8e 81       	ldd	r24, Y+6	; 0x06
   1b9e2:	9f 81       	ldd	r25, Y+7	; 0x07
   1b9e4:	0f 94 c3 31 	call	0x26386	; 0x26386 <atoi>
   1b9e8:	f8 01       	movw	r30, r16
   1b9ea:	80 83       	st	Z, r24
   1b9ec:	91 83       	std	Z+1, r25	; 0x01
				++ret;
   1b9ee:	89 81       	ldd	r24, Y+1	; 0x01
   1b9f0:	9a 81       	ldd	r25, Y+2	; 0x02
   1b9f2:	01 96       	adiw	r24, 0x01	; 1
   1b9f4:	89 83       	std	Y+1, r24	; 0x01
   1b9f6:	9a 83       	std	Y+2, r25	; 0x02
			}
			break;
   1b9f8:	07 c0       	rjmp	.+14     	; 0x1ba08 <myStringToVar+0x110>

			default:
				return ret;
   1b9fa:	89 81       	ldd	r24, Y+1	; 0x01
   1b9fc:	9a 81       	ldd	r25, Y+2	; 0x02
   1b9fe:	3c c0       	rjmp	.+120    	; 0x1ba78 <myStringToVar+0x180>
			case MY_STRING_TO_VAR_FLOAT:
			if (out_f) {
				*(out_f++) = atof(item);
				++ret;
			}
			break;
   1ba00:	00 00       	nop
   1ba02:	03 c0       	rjmp	.+6      	; 0x1ba0a <myStringToVar+0x112>
			case MY_STRING_TO_VAR_LONG:
			if (out_l) {
				*(out_l++) = atol(item);
				++ret;
			}
			break;
   1ba04:	00 00       	nop
   1ba06:	01 c0       	rjmp	.+2      	; 0x1ba0a <myStringToVar+0x112>
			case MY_STRING_TO_VAR_INT:
			if (out_i) {
				*(out_i++) = atoi(item);
				++ret;
			}
			break;
   1ba08:	00 00       	nop
			default:
				return ret;
		}

		/* forward to next string position */
		char* next = strchr(item, ',');
   1ba0a:	8e 81       	ldd	r24, Y+6	; 0x06
   1ba0c:	9f 81       	ldd	r25, Y+7	; 0x07
   1ba0e:	6c e2       	ldi	r22, 0x2C	; 44
   1ba10:	70 e0       	ldi	r23, 0x00	; 0
   1ba12:	0f 94 5e 33 	call	0x266bc	; 0x266bc <strchr>
   1ba16:	88 87       	std	Y+8, r24	; 0x08
   1ba18:	99 87       	std	Y+9, r25	; 0x09
		if (!next) {
   1ba1a:	88 85       	ldd	r24, Y+8	; 0x08
   1ba1c:	99 85       	ldd	r25, Y+9	; 0x09
   1ba1e:	89 2b       	or	r24, r25
   1ba20:	41 f1       	breq	.+80     	; 0x1ba72 <myStringToVar+0x17a>
			break;
		}
		idx += 1 + next - item;
   1ba22:	88 85       	ldd	r24, Y+8	; 0x08
   1ba24:	99 85       	ldd	r25, Y+9	; 0x09
   1ba26:	01 96       	adiw	r24, 0x01	; 1
   1ba28:	9c 01       	movw	r18, r24
   1ba2a:	8e 81       	ldd	r24, Y+6	; 0x06
   1ba2c:	9f 81       	ldd	r25, Y+7	; 0x07
   1ba2e:	a9 01       	movw	r20, r18
   1ba30:	48 1b       	sub	r20, r24
   1ba32:	59 0b       	sbc	r21, r25
   1ba34:	ca 01       	movw	r24, r20
   1ba36:	2b 81       	ldd	r18, Y+3	; 0x03
   1ba38:	3c 81       	ldd	r19, Y+4	; 0x04
   1ba3a:	82 0f       	add	r24, r18
   1ba3c:	93 1f       	adc	r25, r19
   1ba3e:	8b 83       	std	Y+3, r24	; 0x03
   1ba40:	9c 83       	std	Y+4, r25	; 0x04

		format >>= 2;
   1ba42:	8c 85       	ldd	r24, Y+12	; 0x0c
   1ba44:	9d 85       	ldd	r25, Y+13	; 0x0d
   1ba46:	ae 85       	ldd	r26, Y+14	; 0x0e
   1ba48:	bf 85       	ldd	r27, Y+15	; 0x0f
   1ba4a:	b6 95       	lsr	r27
   1ba4c:	a7 95       	ror	r26
   1ba4e:	97 95       	ror	r25
   1ba50:	87 95       	ror	r24
   1ba52:	b6 95       	lsr	r27
   1ba54:	a7 95       	ror	r26
   1ba56:	97 95       	ror	r25
   1ba58:	87 95       	ror	r24
   1ba5a:	8c 87       	std	Y+12, r24	; 0x0c
   1ba5c:	9d 87       	std	Y+13, r25	; 0x0d
   1ba5e:	ae 87       	std	Y+14, r26	; 0x0e
   1ba60:	bf 87       	std	Y+15, r27	; 0x0f
		mode = format & 0x03;
   1ba62:	8c 85       	ldd	r24, Y+12	; 0x0c
   1ba64:	83 70       	andi	r24, 0x03	; 3
   1ba66:	8d 83       	std	Y+5, r24	; 0x05
{
	int ret = 0;
	int idx = 0;

	uint8_t mode = format & 0x03;
	while (mode) {
   1ba68:	8d 81       	ldd	r24, Y+5	; 0x05
   1ba6a:	88 23       	and	r24, r24
   1ba6c:	09 f0       	breq	.+2      	; 0x1ba70 <myStringToVar+0x178>
   1ba6e:	63 cf       	rjmp	.-314    	; 0x1b936 <myStringToVar+0x3e>
   1ba70:	01 c0       	rjmp	.+2      	; 0x1ba74 <myStringToVar+0x17c>
		}

		/* forward to next string position */
		char* next = strchr(item, ',');
		if (!next) {
			break;
   1ba72:	00 00       	nop

		format >>= 2;
		mode = format & 0x03;
	}

	return ret;
   1ba74:	89 81       	ldd	r24, Y+1	; 0x01
   1ba76:	9a 81       	ldd	r25, Y+2	; 0x02
}
   1ba78:	65 96       	adiw	r28, 0x15	; 21
   1ba7a:	cd bf       	out	0x3d, r28	; 61
   1ba7c:	de bf       	out	0x3e, r29	; 62
   1ba7e:	df 91       	pop	r29
   1ba80:	cf 91       	pop	r28
   1ba82:	1f 91       	pop	r17
   1ba84:	0f 91       	pop	r16
   1ba86:	ff 90       	pop	r15
   1ba88:	ef 90       	pop	r14
   1ba8a:	08 95       	ret

0001ba8c <ipProto_2_ca>:

char* ipProto_2_ca(uint8_t aprs_ip_proto)
{
   1ba8c:	cf 93       	push	r28
   1ba8e:	df 93       	push	r29
   1ba90:	1f 92       	push	r1
   1ba92:	cd b7       	in	r28, 0x3d	; 61
   1ba94:	de b7       	in	r29, 0x3e	; 62
   1ba96:	89 83       	std	Y+1, r24	; 0x01
	switch (aprs_ip_proto) {
   1ba98:	89 81       	ldd	r24, Y+1	; 0x01
   1ba9a:	88 2f       	mov	r24, r24
   1ba9c:	90 e0       	ldi	r25, 0x00	; 0
   1ba9e:	81 30       	cpi	r24, 0x01	; 1
   1baa0:	91 05       	cpc	r25, r1
   1baa2:	19 f0       	breq	.+6      	; 0x1baaa <ipProto_2_ca+0x1e>
   1baa4:	02 97       	sbiw	r24, 0x02	; 2
   1baa6:	21 f0       	breq	.+8      	; 0x1bab0 <ipProto_2_ca+0x24>
   1baa8:	06 c0       	rjmp	.+12     	; 0x1bab6 <ipProto_2_ca+0x2a>
		case C_GSM_IP_PROTO_TCP:
			return "TCP";
   1baaa:	89 e5       	ldi	r24, 0x59	; 89
   1baac:	92 e2       	ldi	r25, 0x22	; 34
   1baae:	05 c0       	rjmp	.+10     	; 0x1baba <ipProto_2_ca+0x2e>
		break;

		case C_GSM_IP_PROTO_UDP:
			return "UDP";
   1bab0:	8d e5       	ldi	r24, 0x5D	; 93
   1bab2:	92 e2       	ldi	r25, 0x22	; 34
   1bab4:	02 c0       	rjmp	.+4      	; 0x1baba <ipProto_2_ca+0x2e>
		break;

		default:
			return "";
   1bab6:	83 e9       	ldi	r24, 0x93	; 147
   1bab8:	92 e2       	ldi	r25, 0x22	; 34
	}
}
   1baba:	0f 90       	pop	r0
   1babc:	df 91       	pop	r29
   1babe:	cf 91       	pop	r28
   1bac0:	08 95       	ret

0001bac2 <copyStr>:

char* copyStr(char* target, uint8_t targetSize, const char* source)
{
   1bac2:	cf 93       	push	r28
   1bac4:	df 93       	push	r29
   1bac6:	cd b7       	in	r28, 0x3d	; 61
   1bac8:	de b7       	in	r29, 0x3e	; 62
   1baca:	28 97       	sbiw	r28, 0x08	; 8
   1bacc:	cd bf       	out	0x3d, r28	; 61
   1bace:	de bf       	out	0x3e, r29	; 62
   1bad0:	8c 83       	std	Y+4, r24	; 0x04
   1bad2:	9d 83       	std	Y+5, r25	; 0x05
   1bad4:	6e 83       	std	Y+6, r22	; 0x06
   1bad6:	4f 83       	std	Y+7, r20	; 0x07
   1bad8:	58 87       	std	Y+8, r21	; 0x08
	if (target && targetSize && source) {
   1bada:	8c 81       	ldd	r24, Y+4	; 0x04
   1badc:	9d 81       	ldd	r25, Y+5	; 0x05
   1bade:	89 2b       	or	r24, r25
   1bae0:	c9 f1       	breq	.+114    	; 0x1bb54 <copyStr+0x92>
   1bae2:	8e 81       	ldd	r24, Y+6	; 0x06
   1bae4:	88 23       	and	r24, r24
   1bae6:	b1 f1       	breq	.+108    	; 0x1bb54 <copyStr+0x92>
   1bae8:	8f 81       	ldd	r24, Y+7	; 0x07
   1baea:	98 85       	ldd	r25, Y+8	; 0x08
   1baec:	89 2b       	or	r24, r25
   1baee:	91 f1       	breq	.+100    	; 0x1bb54 <copyStr+0x92>
		irqflags_t flags = cpu_irq_save();
   1baf0:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1baf4:	8a 83       	std	Y+2, r24	; 0x02

		memset(target, 0, targetSize);
   1baf6:	8e 81       	ldd	r24, Y+6	; 0x06
   1baf8:	28 2f       	mov	r18, r24
   1bafa:	30 e0       	ldi	r19, 0x00	; 0
   1bafc:	8c 81       	ldd	r24, Y+4	; 0x04
   1bafe:	9d 81       	ldd	r25, Y+5	; 0x05
   1bb00:	a9 01       	movw	r20, r18
   1bb02:	60 e0       	ldi	r22, 0x00	; 0
   1bb04:	70 e0       	ldi	r23, 0x00	; 0
   1bb06:	0f 94 57 33 	call	0x266ae	; 0x266ae <memset>

		for (uint8_t idx = 0; idx < targetSize; idx++) {
   1bb0a:	19 82       	std	Y+1, r1	; 0x01
   1bb0c:	1a c0       	rjmp	.+52     	; 0x1bb42 <copyStr+0x80>
			char c = *(source + idx);
   1bb0e:	89 81       	ldd	r24, Y+1	; 0x01
   1bb10:	88 2f       	mov	r24, r24
   1bb12:	90 e0       	ldi	r25, 0x00	; 0
   1bb14:	2f 81       	ldd	r18, Y+7	; 0x07
   1bb16:	38 85       	ldd	r19, Y+8	; 0x08
   1bb18:	82 0f       	add	r24, r18
   1bb1a:	93 1f       	adc	r25, r19
   1bb1c:	fc 01       	movw	r30, r24
   1bb1e:	80 81       	ld	r24, Z
   1bb20:	8b 83       	std	Y+3, r24	; 0x03
			if (c < 0x20) {
   1bb22:	8b 81       	ldd	r24, Y+3	; 0x03
   1bb24:	80 32       	cpi	r24, 0x20	; 32
   1bb26:	94 f0       	brlt	.+36     	; 0x1bb4c <copyStr+0x8a>
				break;
			}
			*(target + idx) = c;
   1bb28:	89 81       	ldd	r24, Y+1	; 0x01
   1bb2a:	88 2f       	mov	r24, r24
   1bb2c:	90 e0       	ldi	r25, 0x00	; 0
   1bb2e:	2c 81       	ldd	r18, Y+4	; 0x04
   1bb30:	3d 81       	ldd	r19, Y+5	; 0x05
   1bb32:	82 0f       	add	r24, r18
   1bb34:	93 1f       	adc	r25, r19
   1bb36:	2b 81       	ldd	r18, Y+3	; 0x03
   1bb38:	fc 01       	movw	r30, r24
   1bb3a:	20 83       	st	Z, r18
	if (target && targetSize && source) {
		irqflags_t flags = cpu_irq_save();

		memset(target, 0, targetSize);

		for (uint8_t idx = 0; idx < targetSize; idx++) {
   1bb3c:	89 81       	ldd	r24, Y+1	; 0x01
   1bb3e:	8f 5f       	subi	r24, 0xFF	; 255
   1bb40:	89 83       	std	Y+1, r24	; 0x01
   1bb42:	99 81       	ldd	r25, Y+1	; 0x01
   1bb44:	8e 81       	ldd	r24, Y+6	; 0x06
   1bb46:	98 17       	cp	r25, r24
   1bb48:	10 f3       	brcs	.-60     	; 0x1bb0e <copyStr+0x4c>
   1bb4a:	01 c0       	rjmp	.+2      	; 0x1bb4e <copyStr+0x8c>
			char c = *(source + idx);
			if (c < 0x20) {
				break;
   1bb4c:	00 00       	nop
			}
			*(target + idx) = c;
		}

		cpu_irq_restore(flags);
   1bb4e:	8a 81       	ldd	r24, Y+2	; 0x02
   1bb50:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
	}
	return target;
   1bb54:	8c 81       	ldd	r24, Y+4	; 0x04
   1bb56:	9d 81       	ldd	r25, Y+5	; 0x05
}
   1bb58:	28 96       	adiw	r28, 0x08	; 8
   1bb5a:	cd bf       	out	0x3d, r28	; 61
   1bb5c:	de bf       	out	0x3e, r29	; 62
   1bb5e:	df 91       	pop	r29
   1bb60:	cf 91       	pop	r28
   1bb62:	08 95       	ret

0001bb64 <adc_app_enable>:


void adc_app_enable(bool enable)
{
   1bb64:	cf 93       	push	r28
   1bb66:	df 93       	push	r29
   1bb68:	1f 92       	push	r1
   1bb6a:	cd b7       	in	r28, 0x3d	; 61
   1bb6c:	de b7       	in	r29, 0x3e	; 62
   1bb6e:	89 83       	std	Y+1, r24	; 0x01
	if (g_adc_enabled != enable) {
   1bb70:	90 91 0f 20 	lds	r25, 0x200F	; 0x80200f <g_adc_enabled>
   1bb74:	89 81       	ldd	r24, Y+1	; 0x01
   1bb76:	98 17       	cp	r25, r24
   1bb78:	a1 f0       	breq	.+40     	; 0x1bba2 <adc_app_enable+0x3e>
		if (enable) {
   1bb7a:	89 81       	ldd	r24, Y+1	; 0x01
   1bb7c:	88 23       	and	r24, r24
   1bb7e:	49 f0       	breq	.+18     	; 0x1bb92 <adc_app_enable+0x2e>
			tc_init();
   1bb80:	0e 94 99 f4 	call	0x1e932	; 0x1e932 <tc_init>
			adc_init();
   1bb84:	0e 94 cb f6 	call	0x1ed96	; 0x1ed96 <adc_init>

			tc_start();
   1bb88:	0e 94 1e f5 	call	0x1ea3c	; 0x1ea3c <tc_start>
			adc_start();
   1bb8c:	0e 94 3e f8 	call	0x1f07c	; 0x1f07c <adc_start>
   1bb90:	02 c0       	rjmp	.+4      	; 0x1bb96 <adc_app_enable+0x32>

		} else {
			adc_stop();
   1bb92:	0e 94 4e f8 	call	0x1f09c	; 0x1f09c <adc_stop>
		}

		/* each of it is atomic */
		{
			g_adc_enabled = enable;
   1bb96:	89 81       	ldd	r24, Y+1	; 0x01
   1bb98:	80 93 0f 20 	sts	0x200F, r24	; 0x80200f <g_adc_enabled>
			g_twi2_lcd_repaint = true;
   1bb9c:	81 e0       	ldi	r24, 0x01	; 1
   1bb9e:	80 93 58 2a 	sts	0x2A58, r24	; 0x802a58 <g_twi2_lcd_repaint>
		}
	}
}
   1bba2:	00 00       	nop
   1bba4:	0f 90       	pop	r0
   1bba6:	df 91       	pop	r29
   1bba8:	cf 91       	pop	r28
   1bbaa:	08 95       	ret

0001bbac <aprs_num_update>:

void aprs_num_update(uint8_t mode)
{
   1bbac:	cf 93       	push	r28
   1bbae:	df 93       	push	r29
   1bbb0:	1f 92       	push	r1
   1bbb2:	cd b7       	in	r28, 0x3d	; 61
   1bbb4:	de b7       	in	r29, 0x3e	; 62
   1bbb6:	89 83       	std	Y+1, r24	; 0x01
	if (mode != APRS_MODE__OFF) {
   1bbb8:	89 81       	ldd	r24, Y+1	; 0x01
   1bbba:	88 23       	and	r24, r24
   1bbbc:	11 f0       	breq	.+4      	; 0x1bbc2 <aprs_num_update+0x16>
		mode = APRS_MODE__ON;
   1bbbe:	81 e0       	ldi	r24, 0x01	; 1
   1bbc0:	89 83       	std	Y+1, r24	; 0x01
	}

	g_aprs_mode = mode;
   1bbc2:	89 81       	ldd	r24, Y+1	; 0x01
   1bbc4:	80 93 6d 26 	sts	0x266D, r24	; 0x80266d <g_aprs_mode>
	save_globals(EEPROM_SAVE_BF__APRS);
   1bbc8:	80 e0       	ldi	r24, 0x00	; 0
   1bbca:	91 e0       	ldi	r25, 0x01	; 1
   1bbcc:	a8 d9       	rcall	.-3248   	; 0x1af1e <save_globals>
}
   1bbce:	00 00       	nop
   1bbd0:	0f 90       	pop	r0
   1bbd2:	df 91       	pop	r29
   1bbd4:	cf 91       	pop	r28
   1bbd6:	08 95       	ret

0001bbd8 <aprs_link_service_update>:

void aprs_link_service_update(const char service[])
{
   1bbd8:	cf 93       	push	r28
   1bbda:	df 93       	push	r29
   1bbdc:	1f 92       	push	r1
   1bbde:	1f 92       	push	r1
   1bbe0:	cd b7       	in	r28, 0x3d	; 61
   1bbe2:	de b7       	in	r29, 0x3e	; 62
   1bbe4:	89 83       	std	Y+1, r24	; 0x01
   1bbe6:	9a 83       	std	Y+2, r25	; 0x02
	if (copyStr(g_aprs_link_service, sizeof(g_aprs_link_service), service)) {
   1bbe8:	89 81       	ldd	r24, Y+1	; 0x01
   1bbea:	9a 81       	ldd	r25, Y+2	; 0x02
   1bbec:	ac 01       	movw	r20, r24
   1bbee:	60 e2       	ldi	r22, 0x20	; 32
   1bbf0:	8e e6       	ldi	r24, 0x6E	; 110
   1bbf2:	96 e2       	ldi	r25, 0x26	; 38
   1bbf4:	66 df       	rcall	.-308    	; 0x1bac2 <copyStr>
   1bbf6:	89 2b       	or	r24, r25
   1bbf8:	19 f0       	breq	.+6      	; 0x1bc00 <aprs_link_service_update+0x28>
		save_globals(EEPROM_SAVE_BF__APRS);
   1bbfa:	80 e0       	ldi	r24, 0x00	; 0
   1bbfc:	91 e0       	ldi	r25, 0x01	; 1
   1bbfe:	8f d9       	rcall	.-3298   	; 0x1af1e <save_globals>
	}
}
   1bc00:	00 00       	nop
   1bc02:	0f 90       	pop	r0
   1bc04:	0f 90       	pop	r0
   1bc06:	df 91       	pop	r29
   1bc08:	cf 91       	pop	r28
   1bc0a:	08 95       	ret

0001bc0c <aprs_link_user_update>:

void aprs_link_user_update(const char user[])
{
   1bc0c:	cf 93       	push	r28
   1bc0e:	df 93       	push	r29
   1bc10:	1f 92       	push	r1
   1bc12:	1f 92       	push	r1
   1bc14:	cd b7       	in	r28, 0x3d	; 61
   1bc16:	de b7       	in	r29, 0x3e	; 62
   1bc18:	89 83       	std	Y+1, r24	; 0x01
   1bc1a:	9a 83       	std	Y+2, r25	; 0x02
	if (copyStr(g_aprs_link_user, sizeof(g_aprs_link_user), user)) {
   1bc1c:	89 81       	ldd	r24, Y+1	; 0x01
   1bc1e:	9a 81       	ldd	r25, Y+2	; 0x02
   1bc20:	ac 01       	movw	r20, r24
   1bc22:	60 e1       	ldi	r22, 0x10	; 16
   1bc24:	8e e8       	ldi	r24, 0x8E	; 142
   1bc26:	96 e2       	ldi	r25, 0x26	; 38
   1bc28:	4c df       	rcall	.-360    	; 0x1bac2 <copyStr>
   1bc2a:	89 2b       	or	r24, r25
   1bc2c:	19 f0       	breq	.+6      	; 0x1bc34 <aprs_link_user_update+0x28>
		save_globals(EEPROM_SAVE_BF__APRS);
   1bc2e:	80 e0       	ldi	r24, 0x00	; 0
   1bc30:	91 e0       	ldi	r25, 0x01	; 1
   1bc32:	75 d9       	rcall	.-3350   	; 0x1af1e <save_globals>
	}
}
   1bc34:	00 00       	nop
   1bc36:	0f 90       	pop	r0
   1bc38:	0f 90       	pop	r0
   1bc3a:	df 91       	pop	r29
   1bc3c:	cf 91       	pop	r28
   1bc3e:	08 95       	ret

0001bc40 <aprs_link_pwd_update>:

void aprs_link_pwd_update(const char pwd[])
{
   1bc40:	cf 93       	push	r28
   1bc42:	df 93       	push	r29
   1bc44:	1f 92       	push	r1
   1bc46:	1f 92       	push	r1
   1bc48:	cd b7       	in	r28, 0x3d	; 61
   1bc4a:	de b7       	in	r29, 0x3e	; 62
   1bc4c:	89 83       	std	Y+1, r24	; 0x01
   1bc4e:	9a 83       	std	Y+2, r25	; 0x02
	if (copyStr(g_aprs_link_pwd, sizeof(g_aprs_link_pwd), pwd)) {
   1bc50:	89 81       	ldd	r24, Y+1	; 0x01
   1bc52:	9a 81       	ldd	r25, Y+2	; 0x02
   1bc54:	ac 01       	movw	r20, r24
   1bc56:	60 e1       	ldi	r22, 0x10	; 16
   1bc58:	8e e9       	ldi	r24, 0x9E	; 158
   1bc5a:	96 e2       	ldi	r25, 0x26	; 38
   1bc5c:	32 df       	rcall	.-412    	; 0x1bac2 <copyStr>
   1bc5e:	89 2b       	or	r24, r25
   1bc60:	19 f0       	breq	.+6      	; 0x1bc68 <aprs_link_pwd_update+0x28>
		save_globals(EEPROM_SAVE_BF__APRS);
   1bc62:	80 e0       	ldi	r24, 0x00	; 0
   1bc64:	91 e0       	ldi	r25, 0x01	; 1
   1bc66:	5b d9       	rcall	.-3402   	; 0x1af1e <save_globals>
	}
}
   1bc68:	00 00       	nop
   1bc6a:	0f 90       	pop	r0
   1bc6c:	0f 90       	pop	r0
   1bc6e:	df 91       	pop	r29
   1bc70:	cf 91       	pop	r28
   1bc72:	08 95       	ret

0001bc74 <aprs_ip_proto_update>:

void aprs_ip_proto_update(const char proto[])
{
   1bc74:	cf 93       	push	r28
   1bc76:	df 93       	push	r29
   1bc78:	1f 92       	push	r1
   1bc7a:	1f 92       	push	r1
   1bc7c:	cd b7       	in	r28, 0x3d	; 61
   1bc7e:	de b7       	in	r29, 0x3e	; 62
   1bc80:	89 83       	std	Y+1, r24	; 0x01
   1bc82:	9a 83       	std	Y+2, r25	; 0x02
	if (!strncmp_P(proto, PM_GSM_IP_PROTO_TCP_STR, 3)) {
   1bc84:	89 81       	ldd	r24, Y+1	; 0x01
   1bc86:	9a 81       	ldd	r25, Y+2	; 0x02
   1bc88:	43 e0       	ldi	r20, 0x03	; 3
   1bc8a:	50 e0       	ldi	r21, 0x00	; 0
   1bc8c:	66 e5       	ldi	r22, 0x56	; 86
   1bc8e:	7e e3       	ldi	r23, 0x3E	; 62
   1bc90:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
   1bc94:	89 2b       	or	r24, r25
   1bc96:	39 f4       	brne	.+14     	; 0x1bca6 <aprs_ip_proto_update+0x32>
		g_aprs_ip_proto = C_GSM_IP_PROTO_TCP;
   1bc98:	81 e0       	ldi	r24, 0x01	; 1
   1bc9a:	80 93 ae 26 	sts	0x26AE, r24	; 0x8026ae <g_aprs_ip_proto>
		save_globals(EEPROM_SAVE_BF__APRS);
   1bc9e:	80 e0       	ldi	r24, 0x00	; 0
   1bca0:	91 e0       	ldi	r25, 0x01	; 1
   1bca2:	3d d9       	rcall	.-3462   	; 0x1af1e <save_globals>

	} else if (!strncmp_P(proto, PM_GSM_IP_PROTO_UDP_STR, 3)) {
		g_aprs_ip_proto = C_GSM_IP_PROTO_UDP;
		save_globals(EEPROM_SAVE_BF__APRS);
	}
}
   1bca4:	10 c0       	rjmp	.+32     	; 0x1bcc6 <aprs_ip_proto_update+0x52>
{
	if (!strncmp_P(proto, PM_GSM_IP_PROTO_TCP_STR, 3)) {
		g_aprs_ip_proto = C_GSM_IP_PROTO_TCP;
		save_globals(EEPROM_SAVE_BF__APRS);

	} else if (!strncmp_P(proto, PM_GSM_IP_PROTO_UDP_STR, 3)) {
   1bca6:	89 81       	ldd	r24, Y+1	; 0x01
   1bca8:	9a 81       	ldd	r25, Y+2	; 0x02
   1bcaa:	43 e0       	ldi	r20, 0x03	; 3
   1bcac:	50 e0       	ldi	r21, 0x00	; 0
   1bcae:	6a e5       	ldi	r22, 0x5A	; 90
   1bcb0:	7e e3       	ldi	r23, 0x3E	; 62
   1bcb2:	0f 94 0e 33 	call	0x2661c	; 0x2661c <strncmp_P>
   1bcb6:	89 2b       	or	r24, r25
   1bcb8:	31 f4       	brne	.+12     	; 0x1bcc6 <aprs_ip_proto_update+0x52>
		g_aprs_ip_proto = C_GSM_IP_PROTO_UDP;
   1bcba:	82 e0       	ldi	r24, 0x02	; 2
   1bcbc:	80 93 ae 26 	sts	0x26AE, r24	; 0x8026ae <g_aprs_ip_proto>
		save_globals(EEPROM_SAVE_BF__APRS);
   1bcc0:	80 e0       	ldi	r24, 0x00	; 0
   1bcc2:	91 e0       	ldi	r25, 0x01	; 1
   1bcc4:	2c d9       	rcall	.-3496   	; 0x1af1e <save_globals>
	}
}
   1bcc6:	00 00       	nop
   1bcc8:	0f 90       	pop	r0
   1bcca:	0f 90       	pop	r0
   1bccc:	df 91       	pop	r29
   1bcce:	cf 91       	pop	r28
   1bcd0:	08 95       	ret

0001bcd2 <aprs_ip_name_update>:

void aprs_ip_name_update(const char name[])
{
   1bcd2:	cf 93       	push	r28
   1bcd4:	df 93       	push	r29
   1bcd6:	1f 92       	push	r1
   1bcd8:	1f 92       	push	r1
   1bcda:	cd b7       	in	r28, 0x3d	; 61
   1bcdc:	de b7       	in	r29, 0x3e	; 62
   1bcde:	89 83       	std	Y+1, r24	; 0x01
   1bce0:	9a 83       	std	Y+2, r25	; 0x02
	if (copyStr(g_aprs_ip_name, sizeof(g_aprs_ip_name), name)) {
   1bce2:	89 81       	ldd	r24, Y+1	; 0x01
   1bce4:	9a 81       	ldd	r25, Y+2	; 0x02
   1bce6:	ac 01       	movw	r20, r24
   1bce8:	60 e2       	ldi	r22, 0x20	; 32
   1bcea:	8f ea       	ldi	r24, 0xAF	; 175
   1bcec:	96 e2       	ldi	r25, 0x26	; 38
   1bcee:	e9 de       	rcall	.-558    	; 0x1bac2 <copyStr>
   1bcf0:	89 2b       	or	r24, r25
   1bcf2:	19 f0       	breq	.+6      	; 0x1bcfa <aprs_ip_name_update+0x28>
		save_globals(EEPROM_SAVE_BF__APRS);
   1bcf4:	80 e0       	ldi	r24, 0x00	; 0
   1bcf6:	91 e0       	ldi	r25, 0x01	; 1
   1bcf8:	12 d9       	rcall	.-3548   	; 0x1af1e <save_globals>
	}
}
   1bcfa:	00 00       	nop
   1bcfc:	0f 90       	pop	r0
   1bcfe:	0f 90       	pop	r0
   1bd00:	df 91       	pop	r29
   1bd02:	cf 91       	pop	r28
   1bd04:	08 95       	ret

0001bd06 <aprs_ip_port_update>:

void aprs_ip_port_update(uint16_t port)
{
   1bd06:	cf 93       	push	r28
   1bd08:	df 93       	push	r29
   1bd0a:	1f 92       	push	r1
   1bd0c:	1f 92       	push	r1
   1bd0e:	cd b7       	in	r28, 0x3d	; 61
   1bd10:	de b7       	in	r29, 0x3e	; 62
   1bd12:	89 83       	std	Y+1, r24	; 0x01
   1bd14:	9a 83       	std	Y+2, r25	; 0x02
	g_aprs_ip_port = port;
   1bd16:	89 81       	ldd	r24, Y+1	; 0x01
   1bd18:	9a 81       	ldd	r25, Y+2	; 0x02
   1bd1a:	80 93 cf 26 	sts	0x26CF, r24	; 0x8026cf <g_aprs_ip_port>
   1bd1e:	90 93 d0 26 	sts	0x26D0, r25	; 0x8026d0 <g_aprs_ip_port+0x1>
	save_globals(EEPROM_SAVE_BF__APRS);
   1bd22:	80 e0       	ldi	r24, 0x00	; 0
   1bd24:	91 e0       	ldi	r25, 0x01	; 1
   1bd26:	fb d8       	rcall	.-3594   	; 0x1af1e <save_globals>
}
   1bd28:	00 00       	nop
   1bd2a:	0f 90       	pop	r0
   1bd2c:	0f 90       	pop	r0
   1bd2e:	df 91       	pop	r29
   1bd30:	cf 91       	pop	r28
   1bd32:	08 95       	ret

0001bd34 <aprs_call_update>:

void aprs_call_update(const char call[])
{
   1bd34:	cf 93       	push	r28
   1bd36:	df 93       	push	r29
   1bd38:	1f 92       	push	r1
   1bd3a:	1f 92       	push	r1
   1bd3c:	cd b7       	in	r28, 0x3d	; 61
   1bd3e:	de b7       	in	r29, 0x3e	; 62
   1bd40:	89 83       	std	Y+1, r24	; 0x01
   1bd42:	9a 83       	std	Y+2, r25	; 0x02
	if (copyStr(g_aprs_source_callsign, sizeof(g_aprs_source_callsign), call)) {
   1bd44:	89 81       	ldd	r24, Y+1	; 0x01
   1bd46:	9a 81       	ldd	r25, Y+2	; 0x02
   1bd48:	ac 01       	movw	r20, r24
   1bd4a:	6c e0       	ldi	r22, 0x0C	; 12
   1bd4c:	81 ed       	ldi	r24, 0xD1	; 209
   1bd4e:	96 e2       	ldi	r25, 0x26	; 38
   1bd50:	b8 de       	rcall	.-656    	; 0x1bac2 <copyStr>
   1bd52:	89 2b       	or	r24, r25
   1bd54:	19 f0       	breq	.+6      	; 0x1bd5c <aprs_call_update+0x28>
		save_globals(EEPROM_SAVE_BF__APRS);
   1bd56:	80 e0       	ldi	r24, 0x00	; 0
   1bd58:	91 e0       	ldi	r25, 0x01	; 1
   1bd5a:	e1 d8       	rcall	.-3646   	; 0x1af1e <save_globals>
	}
}
   1bd5c:	00 00       	nop
   1bd5e:	0f 90       	pop	r0
   1bd60:	0f 90       	pop	r0
   1bd62:	df 91       	pop	r29
   1bd64:	cf 91       	pop	r28
   1bd66:	08 95       	ret

0001bd68 <aprs_ssid_update>:

void aprs_ssid_update(const char ssid[])
{
   1bd68:	cf 93       	push	r28
   1bd6a:	df 93       	push	r29
   1bd6c:	1f 92       	push	r1
   1bd6e:	1f 92       	push	r1
   1bd70:	cd b7       	in	r28, 0x3d	; 61
   1bd72:	de b7       	in	r29, 0x3e	; 62
   1bd74:	89 83       	std	Y+1, r24	; 0x01
   1bd76:	9a 83       	std	Y+2, r25	; 0x02
	g_aprs_source_ssid[0] = 0;
   1bd78:	10 92 dd 26 	sts	0x26DD, r1	; 0x8026dd <g_aprs_source_ssid>
	g_aprs_source_ssid[1] = 0;
   1bd7c:	10 92 de 26 	sts	0x26DE, r1	; 0x8026de <g_aprs_source_ssid+0x1>
	g_aprs_source_ssid[2] = 0;
   1bd80:	10 92 df 26 	sts	0x26DF, r1	; 0x8026df <g_aprs_source_ssid+0x2>
	g_aprs_source_ssid[3] = 0;
   1bd84:	10 92 e0 26 	sts	0x26E0, r1	; 0x8026e0 <g_aprs_source_ssid+0x3>

	if (!ssid) {
   1bd88:	89 81       	ldd	r24, Y+1	; 0x01
   1bd8a:	9a 81       	ldd	r25, Y+2	; 0x02
   1bd8c:	89 2b       	or	r24, r25
   1bd8e:	09 f4       	brne	.+2      	; 0x1bd92 <aprs_ssid_update+0x2a>
   1bd90:	57 c0       	rjmp	.+174    	; 0x1be40 <aprs_ssid_update+0xd8>
		return;

	} else if (ssid[0] == '-') {
   1bd92:	89 81       	ldd	r24, Y+1	; 0x01
   1bd94:	9a 81       	ldd	r25, Y+2	; 0x02
   1bd96:	fc 01       	movw	r30, r24
   1bd98:	80 81       	ld	r24, Z
   1bd9a:	8d 32       	cpi	r24, 0x2D	; 45
   1bd9c:	49 f5       	brne	.+82     	; 0x1bdf0 <aprs_ssid_update+0x88>
		g_aprs_source_ssid[0] = ssid[0];
   1bd9e:	89 81       	ldd	r24, Y+1	; 0x01
   1bda0:	9a 81       	ldd	r25, Y+2	; 0x02
   1bda2:	fc 01       	movw	r30, r24
   1bda4:	80 81       	ld	r24, Z
   1bda6:	80 93 dd 26 	sts	0x26DD, r24	; 0x8026dd <g_aprs_source_ssid>
		if (isdigit(ssid[1])) {
   1bdaa:	89 81       	ldd	r24, Y+1	; 0x01
   1bdac:	9a 81       	ldd	r25, Y+2	; 0x02
   1bdae:	01 96       	adiw	r24, 0x01	; 1
   1bdb0:	fc 01       	movw	r30, r24
   1bdb2:	80 81       	ld	r24, Z
   1bdb4:	08 2e       	mov	r0, r24
   1bdb6:	00 0c       	add	r0, r0
   1bdb8:	99 0b       	sbc	r25, r25
   1bdba:	c0 97       	sbiw	r24, 0x30	; 48
   1bdbc:	0a 97       	sbiw	r24, 0x0a	; 10
   1bdbe:	e0 f5       	brcc	.+120    	; 0x1be38 <aprs_ssid_update+0xd0>
			g_aprs_source_ssid[1] = ssid[1];
   1bdc0:	89 81       	ldd	r24, Y+1	; 0x01
   1bdc2:	9a 81       	ldd	r25, Y+2	; 0x02
   1bdc4:	fc 01       	movw	r30, r24
   1bdc6:	81 81       	ldd	r24, Z+1	; 0x01
   1bdc8:	80 93 de 26 	sts	0x26DE, r24	; 0x8026de <g_aprs_source_ssid+0x1>

			if (isdigit(ssid[2])) {
   1bdcc:	89 81       	ldd	r24, Y+1	; 0x01
   1bdce:	9a 81       	ldd	r25, Y+2	; 0x02
   1bdd0:	02 96       	adiw	r24, 0x02	; 2
   1bdd2:	fc 01       	movw	r30, r24
   1bdd4:	80 81       	ld	r24, Z
   1bdd6:	08 2e       	mov	r0, r24
   1bdd8:	00 0c       	add	r0, r0
   1bdda:	99 0b       	sbc	r25, r25
   1bddc:	c0 97       	sbiw	r24, 0x30	; 48
   1bdde:	0a 97       	sbiw	r24, 0x0a	; 10
   1bde0:	58 f5       	brcc	.+86     	; 0x1be38 <aprs_ssid_update+0xd0>
				g_aprs_source_ssid[2] = ssid[2];
   1bde2:	89 81       	ldd	r24, Y+1	; 0x01
   1bde4:	9a 81       	ldd	r25, Y+2	; 0x02
   1bde6:	fc 01       	movw	r30, r24
   1bde8:	82 81       	ldd	r24, Z+2	; 0x02
   1bdea:	80 93 df 26 	sts	0x26DF, r24	; 0x8026df <g_aprs_source_ssid+0x2>
   1bdee:	24 c0       	rjmp	.+72     	; 0x1be38 <aprs_ssid_update+0xd0>
			}
		}

	} else {
		if (isdigit(ssid[0])) {
   1bdf0:	89 81       	ldd	r24, Y+1	; 0x01
   1bdf2:	9a 81       	ldd	r25, Y+2	; 0x02
   1bdf4:	fc 01       	movw	r30, r24
   1bdf6:	80 81       	ld	r24, Z
   1bdf8:	08 2e       	mov	r0, r24
   1bdfa:	00 0c       	add	r0, r0
   1bdfc:	99 0b       	sbc	r25, r25
   1bdfe:	c0 97       	sbiw	r24, 0x30	; 48
   1be00:	0a 97       	sbiw	r24, 0x0a	; 10
   1be02:	d0 f4       	brcc	.+52     	; 0x1be38 <aprs_ssid_update+0xd0>
			g_aprs_source_ssid[0] = '-';
   1be04:	8d e2       	ldi	r24, 0x2D	; 45
   1be06:	80 93 dd 26 	sts	0x26DD, r24	; 0x8026dd <g_aprs_source_ssid>
			g_aprs_source_ssid[1] = ssid[0];
   1be0a:	89 81       	ldd	r24, Y+1	; 0x01
   1be0c:	9a 81       	ldd	r25, Y+2	; 0x02
   1be0e:	fc 01       	movw	r30, r24
   1be10:	80 81       	ld	r24, Z
   1be12:	80 93 de 26 	sts	0x26DE, r24	; 0x8026de <g_aprs_source_ssid+0x1>

			if (isdigit(ssid[1])) {
   1be16:	89 81       	ldd	r24, Y+1	; 0x01
   1be18:	9a 81       	ldd	r25, Y+2	; 0x02
   1be1a:	01 96       	adiw	r24, 0x01	; 1
   1be1c:	fc 01       	movw	r30, r24
   1be1e:	80 81       	ld	r24, Z
   1be20:	08 2e       	mov	r0, r24
   1be22:	00 0c       	add	r0, r0
   1be24:	99 0b       	sbc	r25, r25
   1be26:	c0 97       	sbiw	r24, 0x30	; 48
   1be28:	0a 97       	sbiw	r24, 0x0a	; 10
   1be2a:	30 f4       	brcc	.+12     	; 0x1be38 <aprs_ssid_update+0xd0>
				g_aprs_source_ssid[2] = ssid[1];
   1be2c:	89 81       	ldd	r24, Y+1	; 0x01
   1be2e:	9a 81       	ldd	r25, Y+2	; 0x02
   1be30:	fc 01       	movw	r30, r24
   1be32:	81 81       	ldd	r24, Z+1	; 0x01
   1be34:	80 93 df 26 	sts	0x26DF, r24	; 0x8026df <g_aprs_source_ssid+0x2>
			}
		}
	}

	save_globals(EEPROM_SAVE_BF__APRS);
   1be38:	80 e0       	ldi	r24, 0x00	; 0
   1be3a:	91 e0       	ldi	r25, 0x01	; 1
   1be3c:	70 d8       	rcall	.-3872   	; 0x1af1e <save_globals>
   1be3e:	01 c0       	rjmp	.+2      	; 0x1be42 <aprs_ssid_update+0xda>
	g_aprs_source_ssid[1] = 0;
	g_aprs_source_ssid[2] = 0;
	g_aprs_source_ssid[3] = 0;

	if (!ssid) {
		return;
   1be40:	00 00       	nop
			}
		}
	}

	save_globals(EEPROM_SAVE_BF__APRS);
}
   1be42:	0f 90       	pop	r0
   1be44:	0f 90       	pop	r0
   1be46:	df 91       	pop	r29
   1be48:	cf 91       	pop	r28
   1be4a:	08 95       	ret

0001be4c <aprs_user_update>:

void aprs_user_update(const char user[])
{
   1be4c:	cf 93       	push	r28
   1be4e:	df 93       	push	r29
   1be50:	1f 92       	push	r1
   1be52:	1f 92       	push	r1
   1be54:	cd b7       	in	r28, 0x3d	; 61
   1be56:	de b7       	in	r29, 0x3e	; 62
   1be58:	89 83       	std	Y+1, r24	; 0x01
   1be5a:	9a 83       	std	Y+2, r25	; 0x02
	if (copyStr(g_aprs_login_user, sizeof(g_aprs_login_user), user)) {
   1be5c:	89 81       	ldd	r24, Y+1	; 0x01
   1be5e:	9a 81       	ldd	r25, Y+2	; 0x02
   1be60:	ac 01       	movw	r20, r24
   1be62:	6a e0       	ldi	r22, 0x0A	; 10
   1be64:	81 ee       	ldi	r24, 0xE1	; 225
   1be66:	96 e2       	ldi	r25, 0x26	; 38
   1be68:	2c de       	rcall	.-936    	; 0x1bac2 <copyStr>
   1be6a:	89 2b       	or	r24, r25
   1be6c:	19 f0       	breq	.+6      	; 0x1be74 <aprs_user_update+0x28>
		save_globals(EEPROM_SAVE_BF__APRS);
   1be6e:	80 e0       	ldi	r24, 0x00	; 0
   1be70:	91 e0       	ldi	r25, 0x01	; 1
   1be72:	55 d8       	rcall	.-3926   	; 0x1af1e <save_globals>
	}
}
   1be74:	00 00       	nop
   1be76:	0f 90       	pop	r0
   1be78:	0f 90       	pop	r0
   1be7a:	df 91       	pop	r29
   1be7c:	cf 91       	pop	r28
   1be7e:	08 95       	ret

0001be80 <aprs_pwd_update>:

void aprs_pwd_update(const char pwd[])
{
   1be80:	cf 93       	push	r28
   1be82:	df 93       	push	r29
   1be84:	1f 92       	push	r1
   1be86:	1f 92       	push	r1
   1be88:	cd b7       	in	r28, 0x3d	; 61
   1be8a:	de b7       	in	r29, 0x3e	; 62
   1be8c:	89 83       	std	Y+1, r24	; 0x01
   1be8e:	9a 83       	std	Y+2, r25	; 0x02
	if (copyStr(g_aprs_login_pwd, sizeof(g_aprs_login_pwd), pwd)) {
   1be90:	89 81       	ldd	r24, Y+1	; 0x01
   1be92:	9a 81       	ldd	r25, Y+2	; 0x02
   1be94:	ac 01       	movw	r20, r24
   1be96:	66 e0       	ldi	r22, 0x06	; 6
   1be98:	8b ee       	ldi	r24, 0xEB	; 235
   1be9a:	96 e2       	ldi	r25, 0x26	; 38
   1be9c:	12 de       	rcall	.-988    	; 0x1bac2 <copyStr>
   1be9e:	89 2b       	or	r24, r25
   1bea0:	19 f0       	breq	.+6      	; 0x1bea8 <aprs_pwd_update+0x28>
		save_globals(EEPROM_SAVE_BF__APRS);
   1bea2:	80 e0       	ldi	r24, 0x00	; 0
   1bea4:	91 e0       	ldi	r25, 0x01	; 1
   1bea6:	3b d8       	rcall	.-3978   	; 0x1af1e <save_globals>
	}
}
   1bea8:	00 00       	nop
   1beaa:	0f 90       	pop	r0
   1beac:	0f 90       	pop	r0
   1beae:	df 91       	pop	r29
   1beb0:	cf 91       	pop	r28
   1beb2:	08 95       	ret

0001beb4 <backlight_mode_pwm>:

void backlight_mode_pwm(int16_t mode_pwm)
{
   1beb4:	cf 93       	push	r28
   1beb6:	df 93       	push	r29
   1beb8:	00 d0       	rcall	.+0      	; 0x1beba <backlight_mode_pwm+0x6>
   1beba:	cd b7       	in	r28, 0x3d	; 61
   1bebc:	de b7       	in	r29, 0x3e	; 62
   1bebe:	8a 83       	std	Y+2, r24	; 0x02
   1bec0:	9b 83       	std	Y+3, r25	; 0x03
	uint8_t l_pwm = mode_pwm & 0xff;
   1bec2:	8a 81       	ldd	r24, Y+2	; 0x02
   1bec4:	89 83       	std	Y+1, r24	; 0x01

	/* Setting the mode */
	g_backlight_mode_pwm = mode_pwm;
   1bec6:	8a 81       	ldd	r24, Y+2	; 0x02
   1bec8:	9b 81       	ldd	r25, Y+3	; 0x03
   1beca:	80 93 13 26 	sts	0x2613, r24	; 0x802613 <g_backlight_mode_pwm>
   1bece:	90 93 14 26 	sts	0x2614, r25	; 0x802614 <g_backlight_mode_pwm+0x1>
	save_globals(EEPROM_SAVE_BF__LCDBL);
   1bed2:	84 e0       	ldi	r24, 0x04	; 4
   1bed4:	90 e0       	ldi	r25, 0x00	; 0
   1bed6:	23 d8       	rcall	.-4026   	; 0x1af1e <save_globals>

	switch (mode_pwm) {
   1bed8:	8a 81       	ldd	r24, Y+2	; 0x02
   1beda:	9b 81       	ldd	r25, Y+3	; 0x03
   1bedc:	8e 3f       	cpi	r24, 0xFE	; 254
   1bede:	2f ef       	ldi	r18, 0xFF	; 255
   1bee0:	92 07       	cpc	r25, r18
   1bee2:	61 f0       	breq	.+24     	; 0x1befc <backlight_mode_pwm+0x48>
   1bee4:	01 96       	adiw	r24, 0x01	; 1
   1bee6:	29 f4       	brne	.+10     	; 0x1bef2 <backlight_mode_pwm+0x3e>
		case -2:
			;
		break;

		case -1:
			twi2_set_ledbl(1, 0);
   1bee8:	60 e0       	ldi	r22, 0x00	; 0
   1beea:	81 e0       	ldi	r24, 0x01	; 1
   1beec:	0e 94 d1 65 	call	0xcba2	; 0xcba2 <twi2_set_ledbl>
		break;
   1bef0:	06 c0       	rjmp	.+12     	; 0x1befe <backlight_mode_pwm+0x4a>

		default:
			twi2_set_ledbl(0, l_pwm);
   1bef2:	69 81       	ldd	r22, Y+1	; 0x01
   1bef4:	80 e0       	ldi	r24, 0x00	; 0
   1bef6:	0e 94 d1 65 	call	0xcba2	; 0xcba2 <twi2_set_ledbl>
	}
}
   1befa:	01 c0       	rjmp	.+2      	; 0x1befe <backlight_mode_pwm+0x4a>
	save_globals(EEPROM_SAVE_BF__LCDBL);

	switch (mode_pwm) {
		case -2:
			;
		break;
   1befc:	00 00       	nop
		break;

		default:
			twi2_set_ledbl(0, l_pwm);
	}
}
   1befe:	00 00       	nop
   1bf00:	23 96       	adiw	r28, 0x03	; 3
   1bf02:	cd bf       	out	0x3d, r28	; 61
   1bf04:	de bf       	out	0x3e, r29	; 62
   1bf06:	df 91       	pop	r29
   1bf08:	cf 91       	pop	r28
   1bf0a:	08 95       	ret

0001bf0c <bias_update>:

void bias_update(uint8_t bias)
{
   1bf0c:	cf 93       	push	r28
   1bf0e:	df 93       	push	r29
   1bf10:	1f 92       	push	r1
   1bf12:	1f 92       	push	r1
   1bf14:	cd b7       	in	r28, 0x3d	; 61
   1bf16:	de b7       	in	r29, 0x3e	; 62
   1bf18:	8a 83       	std	Y+2, r24	; 0x02
	uint8_t l_bias_pm = bias & 0x3f;
   1bf1a:	8a 81       	ldd	r24, Y+2	; 0x02
   1bf1c:	8f 73       	andi	r24, 0x3F	; 63
   1bf1e:	89 83       	std	Y+1, r24	; 0x01

	g_bias_pm = l_bias_pm & 0x3f;
   1bf20:	89 81       	ldd	r24, Y+1	; 0x01
   1bf22:	8f 73       	andi	r24, 0x3F	; 63
   1bf24:	80 93 10 20 	sts	0x2010, r24	; 0x802010 <g_bias_pm>
	twi2_set_bias(l_bias_pm);
   1bf28:	89 81       	ldd	r24, Y+1	; 0x01
   1bf2a:	0e 94 84 66 	call	0xcd08	; 0xcd08 <twi2_set_bias>
}
   1bf2e:	00 00       	nop
   1bf30:	0f 90       	pop	r0
   1bf32:	0f 90       	pop	r0
   1bf34:	df 91       	pop	r29
   1bf36:	cf 91       	pop	r28
   1bf38:	08 95       	ret

0001bf3a <calibration_mode>:

void calibration_mode(CALIBRATION_MODE_ENUM_t mode)
{
   1bf3a:	ef 92       	push	r14
   1bf3c:	ff 92       	push	r15
   1bf3e:	0f 93       	push	r16
   1bf40:	1f 93       	push	r17
   1bf42:	cf 93       	push	r28
   1bf44:	df 93       	push	r29
   1bf46:	00 d0       	rcall	.+0      	; 0x1bf48 <calibration_mode+0xe>
   1bf48:	00 d0       	rcall	.+0      	; 0x1bf4a <calibration_mode+0x10>
   1bf4a:	cd b7       	in	r28, 0x3d	; 61
   1bf4c:	de b7       	in	r29, 0x3e	; 62
   1bf4e:	8e 83       	std	Y+6, r24	; 0x06
	switch (mode) {
   1bf50:	8e 81       	ldd	r24, Y+6	; 0x06
   1bf52:	88 2f       	mov	r24, r24
   1bf54:	90 e0       	ldi	r25, 0x00	; 0
   1bf56:	82 30       	cpi	r24, 0x02	; 2
   1bf58:	91 05       	cpc	r25, r1
   1bf5a:	09 f4       	brne	.+2      	; 0x1bf5e <calibration_mode+0x24>
   1bf5c:	2a c1       	rjmp	.+596    	; 0x1c1b2 <calibration_mode+0x278>
   1bf5e:	83 30       	cpi	r24, 0x03	; 3
   1bf60:	91 05       	cpc	r25, r1
   1bf62:	34 f4       	brge	.+12     	; 0x1bf70 <calibration_mode+0x36>
   1bf64:	00 97       	sbiw	r24, 0x00	; 0
   1bf66:	61 f0       	breq	.+24     	; 0x1bf80 <calibration_mode+0x46>
   1bf68:	01 97       	sbiw	r24, 0x01	; 1
   1bf6a:	09 f4       	brne	.+2      	; 0x1bf6e <calibration_mode+0x34>
   1bf6c:	b6 c0       	rjmp	.+364    	; 0x1c0da <calibration_mode+0x1a0>
				/* Write back current offset values to the EEPROM */
				save_globals(EEPROM_SAVE_BF__9AXIS_OFFSETS);
			}
		break;
	}
}
   1bf6e:	f9 c1       	rjmp	.+1010   	; 0x1c362 <calibration_mode+0x428>
	twi2_set_bias(l_bias_pm);
}

void calibration_mode(CALIBRATION_MODE_ENUM_t mode)
{
	switch (mode) {
   1bf70:	83 30       	cpi	r24, 0x03	; 3
   1bf72:	91 05       	cpc	r25, r1
   1bf74:	09 f4       	brne	.+2      	; 0x1bf78 <calibration_mode+0x3e>
   1bf76:	89 c1       	rjmp	.+786    	; 0x1c28a <calibration_mode+0x350>
   1bf78:	04 97       	sbiw	r24, 0x04	; 4
   1bf7a:	09 f4       	brne	.+2      	; 0x1bf7e <calibration_mode+0x44>
   1bf7c:	64 c0       	rjmp	.+200    	; 0x1c046 <calibration_mode+0x10c>
				/* Write back current offset values to the EEPROM */
				save_globals(EEPROM_SAVE_BF__9AXIS_OFFSETS);
			}
		break;
	}
}
   1bf7e:	f1 c1       	rjmp	.+994    	; 0x1c362 <calibration_mode+0x428>
void calibration_mode(CALIBRATION_MODE_ENUM_t mode)
{
	switch (mode) {
		case CALIBRATION_MODE_ENUM__DEFAULTS:
			{
				irqflags_t flags = cpu_irq_save();
   1bf80:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1bf84:	89 83       	std	Y+1, r24	; 0x01

				g_twi1_gyro_1_temp_RTofs	= 0;
   1bf86:	10 92 ce 29 	sts	0x29CE, r1	; 0x8029ce <g_twi1_gyro_1_temp_RTofs>
   1bf8a:	10 92 cf 29 	sts	0x29CF, r1	; 0x8029cf <g_twi1_gyro_1_temp_RTofs+0x1>
				g_twi1_gyro_1_temp_sens		= 413;
   1bf8e:	8d e9       	ldi	r24, 0x9D	; 157
   1bf90:	91 e0       	ldi	r25, 0x01	; 1
   1bf92:	80 93 d0 29 	sts	0x29D0, r24	; 0x8029d0 <g_twi1_gyro_1_temp_sens>
   1bf96:	90 93 d1 29 	sts	0x29D1, r25	; 0x8029d1 <g_twi1_gyro_1_temp_sens+0x1>

				g_twi1_gyro_1_accel_ofsx	= C_TWI1_GYRO_1_ACCEL_OFSX_DEFAULT;		// 16LSB / OFS
   1bf9a:	8b e9       	ldi	r24, 0x9B	; 155
   1bf9c:	94 ef       	ldi	r25, 0xF4	; 244
   1bf9e:	80 93 da 29 	sts	0x29DA, r24	; 0x8029da <g_twi1_gyro_1_accel_ofsx>
   1bfa2:	90 93 db 29 	sts	0x29DB, r25	; 0x8029db <g_twi1_gyro_1_accel_ofsx+0x1>
				g_twi1_gyro_1_accel_ofsy	= C_TWI1_GYRO_1_ACCEL_OFSY_DEFAULT;		// 16LSB / OFS
   1bfa6:	8a e0       	ldi	r24, 0x0A	; 10
   1bfa8:	9a e0       	ldi	r25, 0x0A	; 10
   1bfaa:	80 93 dc 29 	sts	0x29DC, r24	; 0x8029dc <g_twi1_gyro_1_accel_ofsy>
   1bfae:	90 93 dd 29 	sts	0x29DD, r25	; 0x8029dd <g_twi1_gyro_1_accel_ofsy+0x1>
				g_twi1_gyro_1_accel_ofsz	= C_TWI1_GYRO_1_ACCEL_OFSZ_DEFAULT;		// 16LSB / OFS
   1bfb2:	88 eb       	ldi	r24, 0xB8	; 184
   1bfb4:	92 e1       	ldi	r25, 0x12	; 18
   1bfb6:	80 93 de 29 	sts	0x29DE, r24	; 0x8029de <g_twi1_gyro_1_accel_ofsz>
   1bfba:	90 93 df 29 	sts	0x29DF, r25	; 0x8029df <g_twi1_gyro_1_accel_ofsz+0x1>
				g_twi1_gyro_1_accel_factx	= C_TWI1_GYRO_1_ACCEL_FACTX_DEFAULT;	// X = Xchip * factx / 10000
   1bfbe:	8c ef       	ldi	r24, 0xFC	; 252
   1bfc0:	96 e2       	ldi	r25, 0x26	; 38
   1bfc2:	80 93 e0 29 	sts	0x29E0, r24	; 0x8029e0 <g_twi1_gyro_1_accel_factx>
   1bfc6:	90 93 e1 29 	sts	0x29E1, r25	; 0x8029e1 <g_twi1_gyro_1_accel_factx+0x1>
				g_twi1_gyro_1_accel_facty	= C_TWI1_GYRO_1_ACCEL_FACTY_DEFAULT;	// Y = Ychip * facty / 10000
   1bfca:	87 ef       	ldi	r24, 0xF7	; 247
   1bfcc:	96 e2       	ldi	r25, 0x26	; 38
   1bfce:	80 93 e2 29 	sts	0x29E2, r24	; 0x8029e2 <g_twi1_gyro_1_accel_facty>
   1bfd2:	90 93 e3 29 	sts	0x29E3, r25	; 0x8029e3 <g_twi1_gyro_1_accel_facty+0x1>
				g_twi1_gyro_1_accel_factz	= C_TWI1_GYRO_1_ACCEL_FACTZ_DEFAULT;	// Z = Zchip * factz / 10000
   1bfd6:	8e ed       	ldi	r24, 0xDE	; 222
   1bfd8:	96 e2       	ldi	r25, 0x26	; 38
   1bfda:	80 93 e4 29 	sts	0x29E4, r24	; 0x8029e4 <g_twi1_gyro_1_accel_factz>
   1bfde:	90 93 e5 29 	sts	0x29E5, r25	; 0x8029e5 <g_twi1_gyro_1_accel_factz+0x1>

				g_twi1_gyro_1_gyro_ofsx		= C_TWI1_GYRO_1_GYRO_OFSX_DEFAULT;		//  4LSB / OFS
   1bfe2:	88 ef       	ldi	r24, 0xF8	; 248
   1bfe4:	9f ef       	ldi	r25, 0xFF	; 255
   1bfe6:	80 93 f2 29 	sts	0x29F2, r24	; 0x8029f2 <g_twi1_gyro_1_gyro_ofsx>
   1bfea:	90 93 f3 29 	sts	0x29F3, r25	; 0x8029f3 <g_twi1_gyro_1_gyro_ofsx+0x1>
				g_twi1_gyro_1_gyro_ofsy		= C_TWI1_GYRO_1_GYRO_OFSY_DEFAULT;		//  4LSB / OFS
   1bfee:	8c ee       	ldi	r24, 0xEC	; 236
   1bff0:	9f ef       	ldi	r25, 0xFF	; 255
   1bff2:	80 93 f4 29 	sts	0x29F4, r24	; 0x8029f4 <g_twi1_gyro_1_gyro_ofsy>
   1bff6:	90 93 f5 29 	sts	0x29F5, r25	; 0x8029f5 <g_twi1_gyro_1_gyro_ofsy+0x1>
				g_twi1_gyro_1_gyro_ofsz		= C_TWI1_GYRO_1_GYRO_OFSZ_DEFAULT;		//  4LSB / OFS
   1bffa:	85 e2       	ldi	r24, 0x25	; 37
   1bffc:	90 e0       	ldi	r25, 0x00	; 0
   1bffe:	80 93 f6 29 	sts	0x29F6, r24	; 0x8029f6 <g_twi1_gyro_1_gyro_ofsz>
   1c002:	90 93 f7 29 	sts	0x29F7, r25	; 0x8029f7 <g_twi1_gyro_1_gyro_ofsz+0x1>

				g_twi1_gyro_2_mag_factx		= C_TWI1_GYRO_2_MAG_FACTX_DEFAULT;		// X = Xchip * factx / 10000
   1c006:	80 e5       	ldi	r24, 0x50	; 80
   1c008:	9e e1       	ldi	r25, 0x1E	; 30
   1c00a:	80 93 16 2a 	sts	0x2A16, r24	; 0x802a16 <g_twi1_gyro_2_mag_factx>
   1c00e:	90 93 17 2a 	sts	0x2A17, r25	; 0x802a17 <g_twi1_gyro_2_mag_factx+0x1>
				g_twi1_gyro_2_mag_facty		= C_TWI1_GYRO_2_MAG_FACTY_DEFAULT;		// Y = Ychip * facty / 10000
   1c012:	86 ec       	ldi	r24, 0xC6	; 198
   1c014:	90 e2       	ldi	r25, 0x20	; 32
   1c016:	80 93 18 2a 	sts	0x2A18, r24	; 0x802a18 <g_twi1_gyro_2_mag_facty>
   1c01a:	90 93 19 2a 	sts	0x2A19, r25	; 0x802a19 <g_twi1_gyro_2_mag_facty+0x1>
				g_twi1_gyro_2_mag_factz		= C_TWI1_GYRO_2_MAG_FACTZ_DEFAULT;		// Z = Zchip * factz / 10000
   1c01e:	82 e1       	ldi	r24, 0x12	; 18
   1c020:	95 e2       	ldi	r25, 0x25	; 37
   1c022:	80 93 1a 2a 	sts	0x2A1A, r24	; 0x802a1a <g_twi1_gyro_2_mag_factz>
   1c026:	90 93 1b 2a 	sts	0x2A1B, r25	; 0x802a1b <g_twi1_gyro_2_mag_factz+0x1>

				/* Update the offset registers in the I2C device */
				g_twi1_gyro_gyro_offset_set__flag	= true;
   1c02a:	81 e0       	ldi	r24, 0x01	; 1
   1c02c:	80 93 04 2a 	sts	0x2A04, r24	; 0x802a04 <g_twi1_gyro_gyro_offset_set__flag>
				g_twi1_gyro_accel_offset_set__flag	= true;
   1c030:	81 e0       	ldi	r24, 0x01	; 1
   1c032:	80 93 05 2a 	sts	0x2A05, r24	; 0x802a05 <g_twi1_gyro_accel_offset_set__flag>

				cpu_irq_restore(flags);
   1c036:	89 81       	ldd	r24, Y+1	; 0x01
   1c038:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>

				/* Write back current offset values to the EEPROM */
				save_globals(EEPROM_SAVE_BF__9AXIS_OFFSETS);
   1c03c:	82 e0       	ldi	r24, 0x02	; 2
   1c03e:	90 e0       	ldi	r25, 0x00	; 0
   1c040:	0e 94 8f d7 	call	0x1af1e	; 0x1af1e <save_globals>
			}
		break;
   1c044:	8e c1       	rjmp	.+796    	; 0x1c362 <calibration_mode+0x428>

		case CALIBRATION_MODE_ENUM__GYRO:
			{
				irqflags_t flags = cpu_irq_save();
   1c046:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1c04a:	8a 83       	std	Y+2, r24	; 0x02

				/* Adjust the settings */
				g_twi1_gyro_1_gyro_ofsx -= (g_twi1_gyro_1_gyro_x >> 2);
   1c04c:	80 91 ec 29 	lds	r24, 0x29EC	; 0x8029ec <g_twi1_gyro_1_gyro_x>
   1c050:	90 91 ed 29 	lds	r25, 0x29ED	; 0x8029ed <g_twi1_gyro_1_gyro_x+0x1>
   1c054:	95 95       	asr	r25
   1c056:	87 95       	ror	r24
   1c058:	95 95       	asr	r25
   1c05a:	87 95       	ror	r24
   1c05c:	20 91 f2 29 	lds	r18, 0x29F2	; 0x8029f2 <g_twi1_gyro_1_gyro_ofsx>
   1c060:	30 91 f3 29 	lds	r19, 0x29F3	; 0x8029f3 <g_twi1_gyro_1_gyro_ofsx+0x1>
   1c064:	a9 01       	movw	r20, r18
   1c066:	48 1b       	sub	r20, r24
   1c068:	59 0b       	sbc	r21, r25
   1c06a:	ca 01       	movw	r24, r20
   1c06c:	80 93 f2 29 	sts	0x29F2, r24	; 0x8029f2 <g_twi1_gyro_1_gyro_ofsx>
   1c070:	90 93 f3 29 	sts	0x29F3, r25	; 0x8029f3 <g_twi1_gyro_1_gyro_ofsx+0x1>
				g_twi1_gyro_1_gyro_ofsy -= (g_twi1_gyro_1_gyro_y >> 2);
   1c074:	80 91 ee 29 	lds	r24, 0x29EE	; 0x8029ee <g_twi1_gyro_1_gyro_y>
   1c078:	90 91 ef 29 	lds	r25, 0x29EF	; 0x8029ef <g_twi1_gyro_1_gyro_y+0x1>
   1c07c:	95 95       	asr	r25
   1c07e:	87 95       	ror	r24
   1c080:	95 95       	asr	r25
   1c082:	87 95       	ror	r24
   1c084:	20 91 f4 29 	lds	r18, 0x29F4	; 0x8029f4 <g_twi1_gyro_1_gyro_ofsy>
   1c088:	30 91 f5 29 	lds	r19, 0x29F5	; 0x8029f5 <g_twi1_gyro_1_gyro_ofsy+0x1>
   1c08c:	a9 01       	movw	r20, r18
   1c08e:	48 1b       	sub	r20, r24
   1c090:	59 0b       	sbc	r21, r25
   1c092:	ca 01       	movw	r24, r20
   1c094:	80 93 f4 29 	sts	0x29F4, r24	; 0x8029f4 <g_twi1_gyro_1_gyro_ofsy>
   1c098:	90 93 f5 29 	sts	0x29F5, r25	; 0x8029f5 <g_twi1_gyro_1_gyro_ofsy+0x1>
				g_twi1_gyro_1_gyro_ofsz -= (g_twi1_gyro_1_gyro_z >> 2);
   1c09c:	80 91 f0 29 	lds	r24, 0x29F0	; 0x8029f0 <g_twi1_gyro_1_gyro_z>
   1c0a0:	90 91 f1 29 	lds	r25, 0x29F1	; 0x8029f1 <g_twi1_gyro_1_gyro_z+0x1>
   1c0a4:	95 95       	asr	r25
   1c0a6:	87 95       	ror	r24
   1c0a8:	95 95       	asr	r25
   1c0aa:	87 95       	ror	r24
   1c0ac:	20 91 f6 29 	lds	r18, 0x29F6	; 0x8029f6 <g_twi1_gyro_1_gyro_ofsz>
   1c0b0:	30 91 f7 29 	lds	r19, 0x29F7	; 0x8029f7 <g_twi1_gyro_1_gyro_ofsz+0x1>
   1c0b4:	a9 01       	movw	r20, r18
   1c0b6:	48 1b       	sub	r20, r24
   1c0b8:	59 0b       	sbc	r21, r25
   1c0ba:	ca 01       	movw	r24, r20
   1c0bc:	80 93 f6 29 	sts	0x29F6, r24	; 0x8029f6 <g_twi1_gyro_1_gyro_ofsz>
   1c0c0:	90 93 f7 29 	sts	0x29F7, r25	; 0x8029f7 <g_twi1_gyro_1_gyro_ofsz+0x1>

				/* Update the offset registers in the I2C device */
				g_twi1_gyro_gyro_offset_set__flag = true;
   1c0c4:	81 e0       	ldi	r24, 0x01	; 1
   1c0c6:	80 93 04 2a 	sts	0x2A04, r24	; 0x802a04 <g_twi1_gyro_gyro_offset_set__flag>

				cpu_irq_restore(flags);
   1c0ca:	8a 81       	ldd	r24, Y+2	; 0x02
   1c0cc:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>

				/* Write back current offset values to the EEPROM */
				save_globals(EEPROM_SAVE_BF__9AXIS_OFFSETS);
   1c0d0:	82 e0       	ldi	r24, 0x02	; 2
   1c0d2:	90 e0       	ldi	r25, 0x00	; 0
   1c0d4:	0e 94 8f d7 	call	0x1af1e	; 0x1af1e <save_globals>
			}
		break;
   1c0d8:	44 c1       	rjmp	.+648    	; 0x1c362 <calibration_mode+0x428>

		case CALIBRATION_MODE_ENUM__ACCEL_X:
			{
				irqflags_t flags = cpu_irq_save();
   1c0da:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1c0de:	8b 83       	std	Y+3, r24	; 0x03

				/* Adjust X factor */
				if (g_twi1_gyro_1_accel_x_mg) {
   1c0e0:	80 91 e6 29 	lds	r24, 0x29E6	; 0x8029e6 <g_twi1_gyro_1_accel_x_mg>
   1c0e4:	90 91 e7 29 	lds	r25, 0x29E7	; 0x8029e7 <g_twi1_gyro_1_accel_x_mg+0x1>
   1c0e8:	89 2b       	or	r24, r25
   1c0ea:	11 f1       	breq	.+68     	; 0x1c130 <calibration_mode+0x1f6>
					g_twi1_gyro_1_accel_factx = (int16_t) (((int32_t)g_twi1_gyro_1_accel_factx * 1000L) / g_twi1_gyro_1_accel_x_mg);
   1c0ec:	80 91 e0 29 	lds	r24, 0x29E0	; 0x8029e0 <g_twi1_gyro_1_accel_factx>
   1c0f0:	90 91 e1 29 	lds	r25, 0x29E1	; 0x8029e1 <g_twi1_gyro_1_accel_factx+0x1>
   1c0f4:	9c 01       	movw	r18, r24
   1c0f6:	99 0f       	add	r25, r25
   1c0f8:	44 0b       	sbc	r20, r20
   1c0fa:	55 0b       	sbc	r21, r21
   1c0fc:	88 ee       	ldi	r24, 0xE8	; 232
   1c0fe:	93 e0       	ldi	r25, 0x03	; 3
   1c100:	dc 01       	movw	r26, r24
   1c102:	0f 94 06 2f 	call	0x25e0c	; 0x25e0c <__muluhisi3>
   1c106:	7b 01       	movw	r14, r22
   1c108:	8c 01       	movw	r16, r24
   1c10a:	80 91 e6 29 	lds	r24, 0x29E6	; 0x8029e6 <g_twi1_gyro_1_accel_x_mg>
   1c10e:	90 91 e7 29 	lds	r25, 0x29E7	; 0x8029e7 <g_twi1_gyro_1_accel_x_mg+0x1>
   1c112:	9c 01       	movw	r18, r24
   1c114:	99 0f       	add	r25, r25
   1c116:	44 0b       	sbc	r20, r20
   1c118:	55 0b       	sbc	r21, r21
   1c11a:	c8 01       	movw	r24, r16
   1c11c:	b7 01       	movw	r22, r14
   1c11e:	0f 94 d3 2e 	call	0x25da6	; 0x25da6 <__divmodsi4>
   1c122:	da 01       	movw	r26, r20
   1c124:	c9 01       	movw	r24, r18
   1c126:	80 93 e0 29 	sts	0x29E0, r24	; 0x8029e0 <g_twi1_gyro_1_accel_factx>
   1c12a:	90 93 e1 29 	sts	0x29E1, r25	; 0x8029e1 <g_twi1_gyro_1_accel_factx+0x1>
   1c12e:	06 c0       	rjmp	.+12     	; 0x1c13c <calibration_mode+0x202>
				} else {
					g_twi1_gyro_1_accel_factx = C_TWI1_GYRO_1_ACCEL_FACTX_DEFAULT;
   1c130:	8c ef       	ldi	r24, 0xFC	; 252
   1c132:	96 e2       	ldi	r25, 0x26	; 38
   1c134:	80 93 e0 29 	sts	0x29E0, r24	; 0x8029e0 <g_twi1_gyro_1_accel_factx>
   1c138:	90 93 e1 29 	sts	0x29E1, r25	; 0x8029e1 <g_twi1_gyro_1_accel_factx+0x1>
				}

				/* Adjust Y/Z offsets */
				g_twi1_gyro_1_accel_ofsy -= (g_twi1_gyro_1_accel_y >> 4);
   1c13c:	80 91 d6 29 	lds	r24, 0x29D6	; 0x8029d6 <g_twi1_gyro_1_accel_y>
   1c140:	90 91 d7 29 	lds	r25, 0x29D7	; 0x8029d7 <g_twi1_gyro_1_accel_y+0x1>
   1c144:	95 95       	asr	r25
   1c146:	87 95       	ror	r24
   1c148:	95 95       	asr	r25
   1c14a:	87 95       	ror	r24
   1c14c:	95 95       	asr	r25
   1c14e:	87 95       	ror	r24
   1c150:	95 95       	asr	r25
   1c152:	87 95       	ror	r24
   1c154:	20 91 dc 29 	lds	r18, 0x29DC	; 0x8029dc <g_twi1_gyro_1_accel_ofsy>
   1c158:	30 91 dd 29 	lds	r19, 0x29DD	; 0x8029dd <g_twi1_gyro_1_accel_ofsy+0x1>
   1c15c:	a9 01       	movw	r20, r18
   1c15e:	48 1b       	sub	r20, r24
   1c160:	59 0b       	sbc	r21, r25
   1c162:	ca 01       	movw	r24, r20
   1c164:	80 93 dc 29 	sts	0x29DC, r24	; 0x8029dc <g_twi1_gyro_1_accel_ofsy>
   1c168:	90 93 dd 29 	sts	0x29DD, r25	; 0x8029dd <g_twi1_gyro_1_accel_ofsy+0x1>
				g_twi1_gyro_1_accel_ofsz -= (g_twi1_gyro_1_accel_z >> 4);
   1c16c:	80 91 d8 29 	lds	r24, 0x29D8	; 0x8029d8 <g_twi1_gyro_1_accel_z>
   1c170:	90 91 d9 29 	lds	r25, 0x29D9	; 0x8029d9 <g_twi1_gyro_1_accel_z+0x1>
   1c174:	95 95       	asr	r25
   1c176:	87 95       	ror	r24
   1c178:	95 95       	asr	r25
   1c17a:	87 95       	ror	r24
   1c17c:	95 95       	asr	r25
   1c17e:	87 95       	ror	r24
   1c180:	95 95       	asr	r25
   1c182:	87 95       	ror	r24
   1c184:	20 91 de 29 	lds	r18, 0x29DE	; 0x8029de <g_twi1_gyro_1_accel_ofsz>
   1c188:	30 91 df 29 	lds	r19, 0x29DF	; 0x8029df <g_twi1_gyro_1_accel_ofsz+0x1>
   1c18c:	a9 01       	movw	r20, r18
   1c18e:	48 1b       	sub	r20, r24
   1c190:	59 0b       	sbc	r21, r25
   1c192:	ca 01       	movw	r24, r20
   1c194:	80 93 de 29 	sts	0x29DE, r24	; 0x8029de <g_twi1_gyro_1_accel_ofsz>
   1c198:	90 93 df 29 	sts	0x29DF, r25	; 0x8029df <g_twi1_gyro_1_accel_ofsz+0x1>

				/* Update the offset registers in the I2C device */
				g_twi1_gyro_accel_offset_set__flag = true;
   1c19c:	81 e0       	ldi	r24, 0x01	; 1
   1c19e:	80 93 05 2a 	sts	0x2A05, r24	; 0x802a05 <g_twi1_gyro_accel_offset_set__flag>

				cpu_irq_restore(flags);
   1c1a2:	8b 81       	ldd	r24, Y+3	; 0x03
   1c1a4:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>

				/* Write back current offset values to the EEPROM */
				save_globals(EEPROM_SAVE_BF__9AXIS_OFFSETS);
   1c1a8:	82 e0       	ldi	r24, 0x02	; 2
   1c1aa:	90 e0       	ldi	r25, 0x00	; 0
   1c1ac:	0e 94 8f d7 	call	0x1af1e	; 0x1af1e <save_globals>
			}
		break;
   1c1b0:	d8 c0       	rjmp	.+432    	; 0x1c362 <calibration_mode+0x428>

		case CALIBRATION_MODE_ENUM__ACCEL_Y:
			{
				irqflags_t flags = cpu_irq_save();
   1c1b2:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1c1b6:	8c 83       	std	Y+4, r24	; 0x04

				/* Adjust Y factor */
				if (g_twi1_gyro_1_accel_y_mg) {
   1c1b8:	80 91 e8 29 	lds	r24, 0x29E8	; 0x8029e8 <g_twi1_gyro_1_accel_y_mg>
   1c1bc:	90 91 e9 29 	lds	r25, 0x29E9	; 0x8029e9 <g_twi1_gyro_1_accel_y_mg+0x1>
   1c1c0:	89 2b       	or	r24, r25
   1c1c2:	11 f1       	breq	.+68     	; 0x1c208 <calibration_mode+0x2ce>
					g_twi1_gyro_1_accel_facty = (int16_t) (((int32_t)g_twi1_gyro_1_accel_facty * 1000L) / g_twi1_gyro_1_accel_y_mg);
   1c1c4:	80 91 e2 29 	lds	r24, 0x29E2	; 0x8029e2 <g_twi1_gyro_1_accel_facty>
   1c1c8:	90 91 e3 29 	lds	r25, 0x29E3	; 0x8029e3 <g_twi1_gyro_1_accel_facty+0x1>
   1c1cc:	9c 01       	movw	r18, r24
   1c1ce:	99 0f       	add	r25, r25
   1c1d0:	44 0b       	sbc	r20, r20
   1c1d2:	55 0b       	sbc	r21, r21
   1c1d4:	88 ee       	ldi	r24, 0xE8	; 232
   1c1d6:	93 e0       	ldi	r25, 0x03	; 3
   1c1d8:	dc 01       	movw	r26, r24
   1c1da:	0f 94 06 2f 	call	0x25e0c	; 0x25e0c <__muluhisi3>
   1c1de:	7b 01       	movw	r14, r22
   1c1e0:	8c 01       	movw	r16, r24
   1c1e2:	80 91 e8 29 	lds	r24, 0x29E8	; 0x8029e8 <g_twi1_gyro_1_accel_y_mg>
   1c1e6:	90 91 e9 29 	lds	r25, 0x29E9	; 0x8029e9 <g_twi1_gyro_1_accel_y_mg+0x1>
   1c1ea:	9c 01       	movw	r18, r24
   1c1ec:	99 0f       	add	r25, r25
   1c1ee:	44 0b       	sbc	r20, r20
   1c1f0:	55 0b       	sbc	r21, r21
   1c1f2:	c8 01       	movw	r24, r16
   1c1f4:	b7 01       	movw	r22, r14
   1c1f6:	0f 94 d3 2e 	call	0x25da6	; 0x25da6 <__divmodsi4>
   1c1fa:	da 01       	movw	r26, r20
   1c1fc:	c9 01       	movw	r24, r18
   1c1fe:	80 93 e2 29 	sts	0x29E2, r24	; 0x8029e2 <g_twi1_gyro_1_accel_facty>
   1c202:	90 93 e3 29 	sts	0x29E3, r25	; 0x8029e3 <g_twi1_gyro_1_accel_facty+0x1>
   1c206:	06 c0       	rjmp	.+12     	; 0x1c214 <calibration_mode+0x2da>
				} else {
					g_twi1_gyro_1_accel_facty = C_TWI1_GYRO_1_ACCEL_FACTY_DEFAULT;
   1c208:	87 ef       	ldi	r24, 0xF7	; 247
   1c20a:	96 e2       	ldi	r25, 0x26	; 38
   1c20c:	80 93 e2 29 	sts	0x29E2, r24	; 0x8029e2 <g_twi1_gyro_1_accel_facty>
   1c210:	90 93 e3 29 	sts	0x29E3, r25	; 0x8029e3 <g_twi1_gyro_1_accel_facty+0x1>
				}

				/* Adjust X/Z offsets */
				g_twi1_gyro_1_accel_ofsx -= (g_twi1_gyro_1_accel_x >> 4);
   1c214:	80 91 d4 29 	lds	r24, 0x29D4	; 0x8029d4 <g_twi1_gyro_1_accel_x>
   1c218:	90 91 d5 29 	lds	r25, 0x29D5	; 0x8029d5 <g_twi1_gyro_1_accel_x+0x1>
   1c21c:	95 95       	asr	r25
   1c21e:	87 95       	ror	r24
   1c220:	95 95       	asr	r25
   1c222:	87 95       	ror	r24
   1c224:	95 95       	asr	r25
   1c226:	87 95       	ror	r24
   1c228:	95 95       	asr	r25
   1c22a:	87 95       	ror	r24
   1c22c:	20 91 da 29 	lds	r18, 0x29DA	; 0x8029da <g_twi1_gyro_1_accel_ofsx>
   1c230:	30 91 db 29 	lds	r19, 0x29DB	; 0x8029db <g_twi1_gyro_1_accel_ofsx+0x1>
   1c234:	a9 01       	movw	r20, r18
   1c236:	48 1b       	sub	r20, r24
   1c238:	59 0b       	sbc	r21, r25
   1c23a:	ca 01       	movw	r24, r20
   1c23c:	80 93 da 29 	sts	0x29DA, r24	; 0x8029da <g_twi1_gyro_1_accel_ofsx>
   1c240:	90 93 db 29 	sts	0x29DB, r25	; 0x8029db <g_twi1_gyro_1_accel_ofsx+0x1>
				g_twi1_gyro_1_accel_ofsz -= (g_twi1_gyro_1_accel_z >> 4);
   1c244:	80 91 d8 29 	lds	r24, 0x29D8	; 0x8029d8 <g_twi1_gyro_1_accel_z>
   1c248:	90 91 d9 29 	lds	r25, 0x29D9	; 0x8029d9 <g_twi1_gyro_1_accel_z+0x1>
   1c24c:	95 95       	asr	r25
   1c24e:	87 95       	ror	r24
   1c250:	95 95       	asr	r25
   1c252:	87 95       	ror	r24
   1c254:	95 95       	asr	r25
   1c256:	87 95       	ror	r24
   1c258:	95 95       	asr	r25
   1c25a:	87 95       	ror	r24
   1c25c:	20 91 de 29 	lds	r18, 0x29DE	; 0x8029de <g_twi1_gyro_1_accel_ofsz>
   1c260:	30 91 df 29 	lds	r19, 0x29DF	; 0x8029df <g_twi1_gyro_1_accel_ofsz+0x1>
   1c264:	a9 01       	movw	r20, r18
   1c266:	48 1b       	sub	r20, r24
   1c268:	59 0b       	sbc	r21, r25
   1c26a:	ca 01       	movw	r24, r20
   1c26c:	80 93 de 29 	sts	0x29DE, r24	; 0x8029de <g_twi1_gyro_1_accel_ofsz>
   1c270:	90 93 df 29 	sts	0x29DF, r25	; 0x8029df <g_twi1_gyro_1_accel_ofsz+0x1>

				/* Update the offset registers in the I2C device */
				g_twi1_gyro_accel_offset_set__flag = true;
   1c274:	81 e0       	ldi	r24, 0x01	; 1
   1c276:	80 93 05 2a 	sts	0x2A05, r24	; 0x802a05 <g_twi1_gyro_accel_offset_set__flag>

				cpu_irq_restore(flags);
   1c27a:	8c 81       	ldd	r24, Y+4	; 0x04
   1c27c:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>

				/* Write back current offset values to the EEPROM */
				save_globals(EEPROM_SAVE_BF__9AXIS_OFFSETS);
   1c280:	82 e0       	ldi	r24, 0x02	; 2
   1c282:	90 e0       	ldi	r25, 0x00	; 0
   1c284:	0e 94 8f d7 	call	0x1af1e	; 0x1af1e <save_globals>
			}
		break;
   1c288:	6c c0       	rjmp	.+216    	; 0x1c362 <calibration_mode+0x428>

		case CALIBRATION_MODE_ENUM__ACCEL_Z:
			{
				irqflags_t flags = cpu_irq_save();
   1c28a:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1c28e:	8d 83       	std	Y+5, r24	; 0x05

				/* Adjust Z factor */
				if (g_twi1_gyro_1_accel_z_mg) {
   1c290:	80 91 ea 29 	lds	r24, 0x29EA	; 0x8029ea <g_twi1_gyro_1_accel_z_mg>
   1c294:	90 91 eb 29 	lds	r25, 0x29EB	; 0x8029eb <g_twi1_gyro_1_accel_z_mg+0x1>
   1c298:	89 2b       	or	r24, r25
   1c29a:	11 f1       	breq	.+68     	; 0x1c2e0 <calibration_mode+0x3a6>
					g_twi1_gyro_1_accel_factz = (int16_t) (((int32_t)g_twi1_gyro_1_accel_factz * 1000L) / g_twi1_gyro_1_accel_z_mg);
   1c29c:	80 91 e4 29 	lds	r24, 0x29E4	; 0x8029e4 <g_twi1_gyro_1_accel_factz>
   1c2a0:	90 91 e5 29 	lds	r25, 0x29E5	; 0x8029e5 <g_twi1_gyro_1_accel_factz+0x1>
   1c2a4:	9c 01       	movw	r18, r24
   1c2a6:	99 0f       	add	r25, r25
   1c2a8:	44 0b       	sbc	r20, r20
   1c2aa:	55 0b       	sbc	r21, r21
   1c2ac:	88 ee       	ldi	r24, 0xE8	; 232
   1c2ae:	93 e0       	ldi	r25, 0x03	; 3
   1c2b0:	dc 01       	movw	r26, r24
   1c2b2:	0f 94 06 2f 	call	0x25e0c	; 0x25e0c <__muluhisi3>
   1c2b6:	7b 01       	movw	r14, r22
   1c2b8:	8c 01       	movw	r16, r24
   1c2ba:	80 91 ea 29 	lds	r24, 0x29EA	; 0x8029ea <g_twi1_gyro_1_accel_z_mg>
   1c2be:	90 91 eb 29 	lds	r25, 0x29EB	; 0x8029eb <g_twi1_gyro_1_accel_z_mg+0x1>
   1c2c2:	9c 01       	movw	r18, r24
   1c2c4:	99 0f       	add	r25, r25
   1c2c6:	44 0b       	sbc	r20, r20
   1c2c8:	55 0b       	sbc	r21, r21
   1c2ca:	c8 01       	movw	r24, r16
   1c2cc:	b7 01       	movw	r22, r14
   1c2ce:	0f 94 d3 2e 	call	0x25da6	; 0x25da6 <__divmodsi4>
   1c2d2:	da 01       	movw	r26, r20
   1c2d4:	c9 01       	movw	r24, r18
   1c2d6:	80 93 e4 29 	sts	0x29E4, r24	; 0x8029e4 <g_twi1_gyro_1_accel_factz>
   1c2da:	90 93 e5 29 	sts	0x29E5, r25	; 0x8029e5 <g_twi1_gyro_1_accel_factz+0x1>
   1c2de:	06 c0       	rjmp	.+12     	; 0x1c2ec <calibration_mode+0x3b2>
				} else {
					g_twi1_gyro_1_accel_factz = C_TWI1_GYRO_1_ACCEL_FACTZ_DEFAULT;
   1c2e0:	8e ed       	ldi	r24, 0xDE	; 222
   1c2e2:	96 e2       	ldi	r25, 0x26	; 38
   1c2e4:	80 93 e4 29 	sts	0x29E4, r24	; 0x8029e4 <g_twi1_gyro_1_accel_factz>
   1c2e8:	90 93 e5 29 	sts	0x29E5, r25	; 0x8029e5 <g_twi1_gyro_1_accel_factz+0x1>
				}

				/* Adjust X/Y offsets */
				g_twi1_gyro_1_accel_ofsx -= (g_twi1_gyro_1_accel_x >> 4);
   1c2ec:	80 91 d4 29 	lds	r24, 0x29D4	; 0x8029d4 <g_twi1_gyro_1_accel_x>
   1c2f0:	90 91 d5 29 	lds	r25, 0x29D5	; 0x8029d5 <g_twi1_gyro_1_accel_x+0x1>
   1c2f4:	95 95       	asr	r25
   1c2f6:	87 95       	ror	r24
   1c2f8:	95 95       	asr	r25
   1c2fa:	87 95       	ror	r24
   1c2fc:	95 95       	asr	r25
   1c2fe:	87 95       	ror	r24
   1c300:	95 95       	asr	r25
   1c302:	87 95       	ror	r24
   1c304:	20 91 da 29 	lds	r18, 0x29DA	; 0x8029da <g_twi1_gyro_1_accel_ofsx>
   1c308:	30 91 db 29 	lds	r19, 0x29DB	; 0x8029db <g_twi1_gyro_1_accel_ofsx+0x1>
   1c30c:	a9 01       	movw	r20, r18
   1c30e:	48 1b       	sub	r20, r24
   1c310:	59 0b       	sbc	r21, r25
   1c312:	ca 01       	movw	r24, r20
   1c314:	80 93 da 29 	sts	0x29DA, r24	; 0x8029da <g_twi1_gyro_1_accel_ofsx>
   1c318:	90 93 db 29 	sts	0x29DB, r25	; 0x8029db <g_twi1_gyro_1_accel_ofsx+0x1>
				g_twi1_gyro_1_accel_ofsy -= (g_twi1_gyro_1_accel_y >> 4);
   1c31c:	80 91 d6 29 	lds	r24, 0x29D6	; 0x8029d6 <g_twi1_gyro_1_accel_y>
   1c320:	90 91 d7 29 	lds	r25, 0x29D7	; 0x8029d7 <g_twi1_gyro_1_accel_y+0x1>
   1c324:	95 95       	asr	r25
   1c326:	87 95       	ror	r24
   1c328:	95 95       	asr	r25
   1c32a:	87 95       	ror	r24
   1c32c:	95 95       	asr	r25
   1c32e:	87 95       	ror	r24
   1c330:	95 95       	asr	r25
   1c332:	87 95       	ror	r24
   1c334:	20 91 dc 29 	lds	r18, 0x29DC	; 0x8029dc <g_twi1_gyro_1_accel_ofsy>
   1c338:	30 91 dd 29 	lds	r19, 0x29DD	; 0x8029dd <g_twi1_gyro_1_accel_ofsy+0x1>
   1c33c:	a9 01       	movw	r20, r18
   1c33e:	48 1b       	sub	r20, r24
   1c340:	59 0b       	sbc	r21, r25
   1c342:	ca 01       	movw	r24, r20
   1c344:	80 93 dc 29 	sts	0x29DC, r24	; 0x8029dc <g_twi1_gyro_1_accel_ofsy>
   1c348:	90 93 dd 29 	sts	0x29DD, r25	; 0x8029dd <g_twi1_gyro_1_accel_ofsy+0x1>

				/* Update the offset registers in the I2C device */
				g_twi1_gyro_accel_offset_set__flag = true;
   1c34c:	81 e0       	ldi	r24, 0x01	; 1
   1c34e:	80 93 05 2a 	sts	0x2A05, r24	; 0x802a05 <g_twi1_gyro_accel_offset_set__flag>

				cpu_irq_restore(flags);
   1c352:	8d 81       	ldd	r24, Y+5	; 0x05
   1c354:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>

				/* Write back current offset values to the EEPROM */
				save_globals(EEPROM_SAVE_BF__9AXIS_OFFSETS);
   1c358:	82 e0       	ldi	r24, 0x02	; 2
   1c35a:	90 e0       	ldi	r25, 0x00	; 0
   1c35c:	0e 94 8f d7 	call	0x1af1e	; 0x1af1e <save_globals>
			}
		break;
   1c360:	00 00       	nop
	}
}
   1c362:	00 00       	nop
   1c364:	26 96       	adiw	r28, 0x06	; 6
   1c366:	cd bf       	out	0x3d, r28	; 61
   1c368:	de bf       	out	0x3e, r29	; 62
   1c36a:	df 91       	pop	r29
   1c36c:	cf 91       	pop	r28
   1c36e:	1f 91       	pop	r17
   1c370:	0f 91       	pop	r16
   1c372:	ff 90       	pop	r15
   1c374:	ef 90       	pop	r14
   1c376:	08 95       	ret

0001c378 <dac_app_enable>:

void dac_app_enable(bool enable)
{
   1c378:	cf 93       	push	r28
   1c37a:	df 93       	push	r29
   1c37c:	1f 92       	push	r1
   1c37e:	1f 92       	push	r1
   1c380:	cd b7       	in	r28, 0x3d	; 61
   1c382:	de b7       	in	r29, 0x3e	; 62
   1c384:	8a 83       	std	Y+2, r24	; 0x02
	if (g_dac_enabled != enable) {
   1c386:	90 91 12 26 	lds	r25, 0x2612	; 0x802612 <g_dac_enabled>
   1c38a:	8a 81       	ldd	r24, Y+2	; 0x02
   1c38c:	98 17       	cp	r25, r24
   1c38e:	09 f4       	brne	.+2      	; 0x1c392 <dac_app_enable+0x1a>
   1c390:	41 c0       	rjmp	.+130    	; 0x1c414 <dac_app_enable+0x9c>
		if (enable) {
   1c392:	8a 81       	ldd	r24, Y+2	; 0x02
   1c394:	88 23       	and	r24, r24
   1c396:	c9 f1       	breq	.+114    	; 0x1c40a <dac_app_enable+0x92>
			/* Setting the values */
			{
				irqflags_t flags	= cpu_irq_save();
   1c398:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1c39c:	89 83       	std	Y+1, r24	; 0x01
				dds0_freq_mHz		= 2000000UL;		// 2 kHz
   1c39e:	80 e8       	ldi	r24, 0x80	; 128
   1c3a0:	94 e8       	ldi	r25, 0x84	; 132
   1c3a2:	ae e1       	ldi	r26, 0x1E	; 30
   1c3a4:	b0 e0       	ldi	r27, 0x00	; 0
   1c3a6:	80 93 39 20 	sts	0x2039, r24	; 0x802039 <dds0_freq_mHz>
   1c3aa:	90 93 3a 20 	sts	0x203A, r25	; 0x80203a <dds0_freq_mHz+0x1>
   1c3ae:	a0 93 3b 20 	sts	0x203B, r26	; 0x80203b <dds0_freq_mHz+0x2>
   1c3b2:	b0 93 3c 20 	sts	0x203C, r27	; 0x80203c <dds0_freq_mHz+0x3>
				dds0_reg			= 0UL;				// Sine
   1c3b6:	10 92 21 2d 	sts	0x2D21, r1	; 0x802d21 <dds0_reg>
   1c3ba:	10 92 22 2d 	sts	0x2D22, r1	; 0x802d22 <dds0_reg+0x1>
   1c3be:	10 92 23 2d 	sts	0x2D23, r1	; 0x802d23 <dds0_reg+0x2>
   1c3c2:	10 92 24 2d 	sts	0x2D24, r1	; 0x802d24 <dds0_reg+0x3>
				dds1_freq_mHz		= 4000010UL;		// 4 kHz
   1c3c6:	8a e0       	ldi	r24, 0x0A	; 10
   1c3c8:	99 e0       	ldi	r25, 0x09	; 9
   1c3ca:	ad e3       	ldi	r26, 0x3D	; 61
   1c3cc:	b0 e0       	ldi	r27, 0x00	; 0
   1c3ce:	80 93 3d 20 	sts	0x203D, r24	; 0x80203d <dds1_freq_mHz>
   1c3d2:	90 93 3e 20 	sts	0x203E, r25	; 0x80203e <dds1_freq_mHz+0x1>
   1c3d6:	a0 93 3f 20 	sts	0x203F, r26	; 0x80203f <dds1_freq_mHz+0x2>
   1c3da:	b0 93 40 20 	sts	0x2040, r27	; 0x802040 <dds1_freq_mHz+0x3>
				dds1_reg			= 0x40000000UL;		// Cosine
   1c3de:	80 e0       	ldi	r24, 0x00	; 0
   1c3e0:	90 e0       	ldi	r25, 0x00	; 0
   1c3e2:	a0 e0       	ldi	r26, 0x00	; 0
   1c3e4:	b0 e4       	ldi	r27, 0x40	; 64
   1c3e6:	80 93 41 20 	sts	0x2041, r24	; 0x802041 <dds1_reg>
   1c3ea:	90 93 42 20 	sts	0x2042, r25	; 0x802042 <dds1_reg+0x1>
   1c3ee:	a0 93 43 20 	sts	0x2043, r26	; 0x802043 <dds1_reg+0x2>
   1c3f2:	b0 93 44 20 	sts	0x2044, r27	; 0x802044 <dds1_reg+0x3>
				cpu_irq_restore(flags);
   1c3f6:	89 81       	ldd	r24, Y+1	; 0x01
   1c3f8:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
			}

			dac_init();
   1c3fc:	0e 94 b3 fa 	call	0x1f566	; 0x1f566 <dac_init>
			tc_start();
   1c400:	0e 94 1e f5 	call	0x1ea3c	; 0x1ea3c <tc_start>
			dac_start();
   1c404:	0e 94 64 fb 	call	0x1f6c8	; 0x1f6c8 <dac_start>
   1c408:	02 c0       	rjmp	.+4      	; 0x1c40e <dac_app_enable+0x96>

		} else {
			dac_stop();
   1c40a:	0e 94 98 fb 	call	0x1f730	; 0x1f730 <dac_stop>
		}

		/* atomic */
		g_dac_enabled = enable;
   1c40e:	8a 81       	ldd	r24, Y+2	; 0x02
   1c410:	80 93 12 26 	sts	0x2612, r24	; 0x802612 <g_dac_enabled>
	}
}
   1c414:	00 00       	nop
   1c416:	0f 90       	pop	r0
   1c418:	0f 90       	pop	r0
   1c41a:	df 91       	pop	r29
   1c41c:	cf 91       	pop	r28
   1c41e:	08 95       	ret

0001c420 <dds_update>:

void dds_update(float dds0_hz, float dds1_hz, float phase)
{
   1c420:	cf 92       	push	r12
   1c422:	ef 92       	push	r14
   1c424:	ff 92       	push	r15
   1c426:	0f 93       	push	r16
   1c428:	1f 93       	push	r17
   1c42a:	cf 93       	push	r28
   1c42c:	df 93       	push	r29
   1c42e:	cd b7       	in	r28, 0x3d	; 61
   1c430:	de b7       	in	r29, 0x3e	; 62
   1c432:	69 97       	sbiw	r28, 0x19	; 25
   1c434:	cd bf       	out	0x3d, r28	; 61
   1c436:	de bf       	out	0x3e, r29	; 62
   1c438:	6e 87       	std	Y+14, r22	; 0x0e
   1c43a:	7f 87       	std	Y+15, r23	; 0x0f
   1c43c:	88 8b       	std	Y+16, r24	; 0x10
   1c43e:	99 8b       	std	Y+17, r25	; 0x11
   1c440:	2a 8b       	std	Y+18, r18	; 0x12
   1c442:	3b 8b       	std	Y+19, r19	; 0x13
   1c444:	4c 8b       	std	Y+20, r20	; 0x14
   1c446:	5d 8b       	std	Y+21, r21	; 0x15
   1c448:	ee 8a       	std	Y+22, r14	; 0x16
   1c44a:	ff 8a       	std	Y+23, r15	; 0x17
   1c44c:	08 8f       	std	Y+24, r16	; 0x18
   1c44e:	19 8f       	std	Y+25, r17	; 0x19
	uint32_t l_dds0_freq_mHz = 0UL;
   1c450:	19 82       	std	Y+1, r1	; 0x01
   1c452:	1a 82       	std	Y+2, r1	; 0x02
   1c454:	1b 82       	std	Y+3, r1	; 0x03
   1c456:	1c 82       	std	Y+4, r1	; 0x04
	uint32_t l_dds1_freq_mHz = 0UL;
   1c458:	1d 82       	std	Y+5, r1	; 0x05
   1c45a:	1e 82       	std	Y+6, r1	; 0x06
   1c45c:	1f 82       	std	Y+7, r1	; 0x07
   1c45e:	18 86       	std	Y+8, r1	; 0x08
	uint32_t l_dds1_reg = 0UL;
   1c460:	19 86       	std	Y+9, r1	; 0x09
   1c462:	1a 86       	std	Y+10, r1	; 0x0a
   1c464:	1b 86       	std	Y+11, r1	; 0x0b
   1c466:	1c 86       	std	Y+12, r1	; 0x0c

	/* Update only when mHz value for DDS0 is given */
	if (dds0_hz >= 0.f) {
   1c468:	20 e0       	ldi	r18, 0x00	; 0
   1c46a:	30 e0       	ldi	r19, 0x00	; 0
   1c46c:	a9 01       	movw	r20, r18
   1c46e:	6e 85       	ldd	r22, Y+14	; 0x0e
   1c470:	7f 85       	ldd	r23, Y+15	; 0x0f
   1c472:	88 89       	ldd	r24, Y+16	; 0x10
   1c474:	99 89       	ldd	r25, Y+17	; 0x11
   1c476:	0f 94 cb 28 	call	0x25196	; 0x25196 <__gesf2>
   1c47a:	88 23       	and	r24, r24
   1c47c:	b4 f0       	brlt	.+44     	; 0x1c4aa <dds_update+0x8a>
		l_dds0_freq_mHz = (uint32_t) (dds0_hz * 1000.f);
   1c47e:	20 e0       	ldi	r18, 0x00	; 0
   1c480:	30 e0       	ldi	r19, 0x00	; 0
   1c482:	4a e7       	ldi	r20, 0x7A	; 122
   1c484:	54 e4       	ldi	r21, 0x44	; 68
   1c486:	6e 85       	ldd	r22, Y+14	; 0x0e
   1c488:	7f 85       	ldd	r23, Y+15	; 0x0f
   1c48a:	88 89       	ldd	r24, Y+16	; 0x10
   1c48c:	99 89       	ldd	r25, Y+17	; 0x11
   1c48e:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   1c492:	dc 01       	movw	r26, r24
   1c494:	cb 01       	movw	r24, r22
   1c496:	bc 01       	movw	r22, r24
   1c498:	cd 01       	movw	r24, r26
   1c49a:	0f 94 66 27 	call	0x24ecc	; 0x24ecc <__fixunssfsi>
   1c49e:	dc 01       	movw	r26, r24
   1c4a0:	cb 01       	movw	r24, r22
   1c4a2:	89 83       	std	Y+1, r24	; 0x01
   1c4a4:	9a 83       	std	Y+2, r25	; 0x02
   1c4a6:	ab 83       	std	Y+3, r26	; 0x03
   1c4a8:	bc 83       	std	Y+4, r27	; 0x04
	}

	/* Update only when mHz value for DDS1 is given */
	if (dds1_hz >= 0.f) {
   1c4aa:	20 e0       	ldi	r18, 0x00	; 0
   1c4ac:	30 e0       	ldi	r19, 0x00	; 0
   1c4ae:	a9 01       	movw	r20, r18
   1c4b0:	6a 89       	ldd	r22, Y+18	; 0x12
   1c4b2:	7b 89       	ldd	r23, Y+19	; 0x13
   1c4b4:	8c 89       	ldd	r24, Y+20	; 0x14
   1c4b6:	9d 89       	ldd	r25, Y+21	; 0x15
   1c4b8:	0f 94 cb 28 	call	0x25196	; 0x25196 <__gesf2>
   1c4bc:	88 23       	and	r24, r24
   1c4be:	b4 f0       	brlt	.+44     	; 0x1c4ec <dds_update+0xcc>
		l_dds1_freq_mHz = (uint32_t) (dds1_hz * 1000.f);
   1c4c0:	20 e0       	ldi	r18, 0x00	; 0
   1c4c2:	30 e0       	ldi	r19, 0x00	; 0
   1c4c4:	4a e7       	ldi	r20, 0x7A	; 122
   1c4c6:	54 e4       	ldi	r21, 0x44	; 68
   1c4c8:	6a 89       	ldd	r22, Y+18	; 0x12
   1c4ca:	7b 89       	ldd	r23, Y+19	; 0x13
   1c4cc:	8c 89       	ldd	r24, Y+20	; 0x14
   1c4ce:	9d 89       	ldd	r25, Y+21	; 0x15
   1c4d0:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   1c4d4:	dc 01       	movw	r26, r24
   1c4d6:	cb 01       	movw	r24, r22
   1c4d8:	bc 01       	movw	r22, r24
   1c4da:	cd 01       	movw	r24, r26
   1c4dc:	0f 94 66 27 	call	0x24ecc	; 0x24ecc <__fixunssfsi>
   1c4e0:	dc 01       	movw	r26, r24
   1c4e2:	cb 01       	movw	r24, r22
   1c4e4:	8d 83       	std	Y+5, r24	; 0x05
   1c4e6:	9e 83       	std	Y+6, r25	; 0x06
   1c4e8:	af 83       	std	Y+7, r26	; 0x07
   1c4ea:	b8 87       	std	Y+8, r27	; 0x08
	}

	/* Set the phase between two starting oscillators */
	if (phase >= 0.f) {
   1c4ec:	20 e0       	ldi	r18, 0x00	; 0
   1c4ee:	30 e0       	ldi	r19, 0x00	; 0
   1c4f0:	a9 01       	movw	r20, r18
   1c4f2:	6e 89       	ldd	r22, Y+22	; 0x16
   1c4f4:	7f 89       	ldd	r23, Y+23	; 0x17
   1c4f6:	88 8d       	ldd	r24, Y+24	; 0x18
   1c4f8:	99 8d       	ldd	r25, Y+25	; 0x19
   1c4fa:	0f 94 cb 28 	call	0x25196	; 0x25196 <__gesf2>
   1c4fe:	88 23       	and	r24, r24
   1c500:	04 f1       	brlt	.+64     	; 0x1c542 <dds_update+0x122>
		l_dds1_reg = (uint32_t) (0x40000000UL * (phase / 90.f));
   1c502:	20 e0       	ldi	r18, 0x00	; 0
   1c504:	30 e0       	ldi	r19, 0x00	; 0
   1c506:	44 eb       	ldi	r20, 0xB4	; 180
   1c508:	52 e4       	ldi	r21, 0x42	; 66
   1c50a:	6e 89       	ldd	r22, Y+22	; 0x16
   1c50c:	7f 89       	ldd	r23, Y+23	; 0x17
   1c50e:	88 8d       	ldd	r24, Y+24	; 0x18
   1c510:	99 8d       	ldd	r25, Y+25	; 0x19
   1c512:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   1c516:	dc 01       	movw	r26, r24
   1c518:	cb 01       	movw	r24, r22
   1c51a:	20 e0       	ldi	r18, 0x00	; 0
   1c51c:	30 e0       	ldi	r19, 0x00	; 0
   1c51e:	40 e8       	ldi	r20, 0x80	; 128
   1c520:	5e e4       	ldi	r21, 0x4E	; 78
   1c522:	bc 01       	movw	r22, r24
   1c524:	cd 01       	movw	r24, r26
   1c526:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   1c52a:	dc 01       	movw	r26, r24
   1c52c:	cb 01       	movw	r24, r22
   1c52e:	bc 01       	movw	r22, r24
   1c530:	cd 01       	movw	r24, r26
   1c532:	0f 94 66 27 	call	0x24ecc	; 0x24ecc <__fixunssfsi>
   1c536:	dc 01       	movw	r26, r24
   1c538:	cb 01       	movw	r24, r22
   1c53a:	89 87       	std	Y+9, r24	; 0x09
   1c53c:	9a 87       	std	Y+10, r25	; 0x0a
   1c53e:	ab 87       	std	Y+11, r26	; 0x0b
   1c540:	bc 87       	std	Y+12, r27	; 0x0c
	}

	/* Modifying the DDS registers */
	{
		irqflags_t flags = cpu_irq_save();
   1c542:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1c546:	8d 87       	std	Y+13, r24	; 0x0d

		/* Update only when mHz value for DDS0 is given */
		if (dds0_hz >= 0.f) {
   1c548:	20 e0       	ldi	r18, 0x00	; 0
   1c54a:	30 e0       	ldi	r19, 0x00	; 0
   1c54c:	a9 01       	movw	r20, r18
   1c54e:	6e 85       	ldd	r22, Y+14	; 0x0e
   1c550:	7f 85       	ldd	r23, Y+15	; 0x0f
   1c552:	88 89       	ldd	r24, Y+16	; 0x10
   1c554:	99 89       	ldd	r25, Y+17	; 0x11
   1c556:	0f 94 cb 28 	call	0x25196	; 0x25196 <__gesf2>
   1c55a:	88 23       	and	r24, r24
   1c55c:	64 f0       	brlt	.+24     	; 0x1c576 <dds_update+0x156>
			dds0_freq_mHz = l_dds0_freq_mHz;
   1c55e:	89 81       	ldd	r24, Y+1	; 0x01
   1c560:	9a 81       	ldd	r25, Y+2	; 0x02
   1c562:	ab 81       	ldd	r26, Y+3	; 0x03
   1c564:	bc 81       	ldd	r27, Y+4	; 0x04
   1c566:	80 93 39 20 	sts	0x2039, r24	; 0x802039 <dds0_freq_mHz>
   1c56a:	90 93 3a 20 	sts	0x203A, r25	; 0x80203a <dds0_freq_mHz+0x1>
   1c56e:	a0 93 3b 20 	sts	0x203B, r26	; 0x80203b <dds0_freq_mHz+0x2>
   1c572:	b0 93 3c 20 	sts	0x203C, r27	; 0x80203c <dds0_freq_mHz+0x3>
		}

		/* Update only when mHz value for DDS1 is given */
		if (dds1_hz >= 0.f) {
   1c576:	20 e0       	ldi	r18, 0x00	; 0
   1c578:	30 e0       	ldi	r19, 0x00	; 0
   1c57a:	a9 01       	movw	r20, r18
   1c57c:	6a 89       	ldd	r22, Y+18	; 0x12
   1c57e:	7b 89       	ldd	r23, Y+19	; 0x13
   1c580:	8c 89       	ldd	r24, Y+20	; 0x14
   1c582:	9d 89       	ldd	r25, Y+21	; 0x15
   1c584:	0f 94 cb 28 	call	0x25196	; 0x25196 <__gesf2>
   1c588:	88 23       	and	r24, r24
   1c58a:	64 f0       	brlt	.+24     	; 0x1c5a4 <dds_update+0x184>
			dds1_freq_mHz = l_dds1_freq_mHz;
   1c58c:	8d 81       	ldd	r24, Y+5	; 0x05
   1c58e:	9e 81       	ldd	r25, Y+6	; 0x06
   1c590:	af 81       	ldd	r26, Y+7	; 0x07
   1c592:	b8 85       	ldd	r27, Y+8	; 0x08
   1c594:	80 93 3d 20 	sts	0x203D, r24	; 0x80203d <dds1_freq_mHz>
   1c598:	90 93 3e 20 	sts	0x203E, r25	; 0x80203e <dds1_freq_mHz+0x1>
   1c59c:	a0 93 3f 20 	sts	0x203F, r26	; 0x80203f <dds1_freq_mHz+0x2>
   1c5a0:	b0 93 40 20 	sts	0x2040, r27	; 0x802040 <dds1_freq_mHz+0x3>
		}

		/* Set the phase between two starting oscillators */
		if (phase >= 0.f) {
   1c5a4:	20 e0       	ldi	r18, 0x00	; 0
   1c5a6:	30 e0       	ldi	r19, 0x00	; 0
   1c5a8:	a9 01       	movw	r20, r18
   1c5aa:	6e 89       	ldd	r22, Y+22	; 0x16
   1c5ac:	7f 89       	ldd	r23, Y+23	; 0x17
   1c5ae:	88 8d       	ldd	r24, Y+24	; 0x18
   1c5b0:	99 8d       	ldd	r25, Y+25	; 0x19
   1c5b2:	0f 94 cb 28 	call	0x25196	; 0x25196 <__gesf2>
   1c5b6:	88 23       	and	r24, r24
   1c5b8:	a4 f0       	brlt	.+40     	; 0x1c5e2 <dds_update+0x1c2>
			dds0_reg = 0UL;
   1c5ba:	10 92 21 2d 	sts	0x2D21, r1	; 0x802d21 <dds0_reg>
   1c5be:	10 92 22 2d 	sts	0x2D22, r1	; 0x802d22 <dds0_reg+0x1>
   1c5c2:	10 92 23 2d 	sts	0x2D23, r1	; 0x802d23 <dds0_reg+0x2>
   1c5c6:	10 92 24 2d 	sts	0x2D24, r1	; 0x802d24 <dds0_reg+0x3>
			dds1_reg = l_dds1_reg;
   1c5ca:	89 85       	ldd	r24, Y+9	; 0x09
   1c5cc:	9a 85       	ldd	r25, Y+10	; 0x0a
   1c5ce:	ab 85       	ldd	r26, Y+11	; 0x0b
   1c5d0:	bc 85       	ldd	r27, Y+12	; 0x0c
   1c5d2:	80 93 41 20 	sts	0x2041, r24	; 0x802041 <dds1_reg>
   1c5d6:	90 93 42 20 	sts	0x2042, r25	; 0x802042 <dds1_reg+0x1>
   1c5da:	a0 93 43 20 	sts	0x2043, r26	; 0x802043 <dds1_reg+0x2>
   1c5de:	b0 93 44 20 	sts	0x2044, r27	; 0x802044 <dds1_reg+0x3>
		}

		cpu_irq_restore(flags);
   1c5e2:	8d 85       	ldd	r24, Y+13	; 0x0d
   1c5e4:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
	}

	/* Calculate new increment values */
	sched_push(task_dac, SCHED_ENTRY_CB_TYPE__LISTTIME, 10, true, false, false);
   1c5e8:	c1 2c       	mov	r12, r1
   1c5ea:	e1 2c       	mov	r14, r1
   1c5ec:	01 e0       	ldi	r16, 0x01	; 1
   1c5ee:	2a e0       	ldi	r18, 0x0A	; 10
   1c5f0:	30 e0       	ldi	r19, 0x00	; 0
   1c5f2:	40 e0       	ldi	r20, 0x00	; 0
   1c5f4:	50 e0       	ldi	r21, 0x00	; 0
   1c5f6:	60 e0       	ldi	r22, 0x00	; 0
   1c5f8:	8a e9       	ldi	r24, 0x9A	; 154
   1c5fa:	9c ef       	ldi	r25, 0xFC	; 252
   1c5fc:	0e 94 2e ee 	call	0x1dc5c	; 0x1dc5c <sched_push>
}
   1c600:	00 00       	nop
   1c602:	69 96       	adiw	r28, 0x19	; 25
   1c604:	cd bf       	out	0x3d, r28	; 61
   1c606:	de bf       	out	0x3e, r29	; 62
   1c608:	df 91       	pop	r29
   1c60a:	cf 91       	pop	r28
   1c60c:	1f 91       	pop	r17
   1c60e:	0f 91       	pop	r16
   1c610:	ff 90       	pop	r15
   1c612:	ef 90       	pop	r14
   1c614:	cf 90       	pop	r12
   1c616:	08 95       	ret

0001c618 <errorBeep_enable>:

void errorBeep_enable(bool enable)
{
   1c618:	cf 93       	push	r28
   1c61a:	df 93       	push	r29
   1c61c:	1f 92       	push	r1
   1c61e:	cd b7       	in	r28, 0x3d	; 61
   1c620:	de b7       	in	r29, 0x3e	; 62
   1c622:	89 83       	std	Y+1, r24	; 0x01
	/* atomic */
	g_errorBeep_enable = enable;
   1c624:	89 81       	ldd	r24, Y+1	; 0x01
   1c626:	80 93 16 26 	sts	0x2616, r24	; 0x802616 <g_errorBeep_enable>

	save_globals(EEPROM_SAVE_BF__BEEP);
   1c62a:	80 e1       	ldi	r24, 0x10	; 16
   1c62c:	90 e0       	ldi	r25, 0x00	; 0
   1c62e:	0e 94 8f d7 	call	0x1af1e	; 0x1af1e <save_globals>
}
   1c632:	00 00       	nop
   1c634:	0f 90       	pop	r0
   1c636:	df 91       	pop	r29
   1c638:	cf 91       	pop	r28
   1c63a:	08 95       	ret

0001c63c <env_temp>:

void env_temp(float temp)
{
   1c63c:	cf 92       	push	r12
   1c63e:	df 92       	push	r13
   1c640:	ef 92       	push	r14
   1c642:	ff 92       	push	r15
   1c644:	cf 93       	push	r28
   1c646:	df 93       	push	r29
   1c648:	cd b7       	in	r28, 0x3d	; 61
   1c64a:	de b7       	in	r29, 0x3e	; 62
   1c64c:	29 97       	sbiw	r28, 0x09	; 9
   1c64e:	cd bf       	out	0x3d, r28	; 61
   1c650:	de bf       	out	0x3e, r29	; 62
   1c652:	6e 83       	std	Y+6, r22	; 0x06
   1c654:	7f 83       	std	Y+7, r23	; 0x07
   1c656:	88 87       	std	Y+8, r24	; 0x08
   1c658:	99 87       	std	Y+9, r25	; 0x09
	irqflags_t flags = cpu_irq_save();
   1c65a:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1c65e:	89 83       	std	Y+1, r24	; 0x01
	int16_t l_env_temp_delta_100	= g_env_temp_delta_100;
   1c660:	80 91 d3 2a 	lds	r24, 0x2AD3	; 0x802ad3 <g_env_temp_delta_100>
   1c664:	90 91 d4 2a 	lds	r25, 0x2AD4	; 0x802ad4 <g_env_temp_delta_100+0x1>
   1c668:	8a 83       	std	Y+2, r24	; 0x02
   1c66a:	9b 83       	std	Y+3, r25	; 0x03
	int16_t l_env_temp_deg_100		= g_env_temp_deg_100;
   1c66c:	80 91 d5 2a 	lds	r24, 0x2AD5	; 0x802ad5 <g_env_temp_deg_100>
   1c670:	90 91 d6 2a 	lds	r25, 0x2AD6	; 0x802ad6 <g_env_temp_deg_100+0x1>
   1c674:	8c 83       	std	Y+4, r24	; 0x04
   1c676:	9d 83       	std	Y+5, r25	; 0x05
	cpu_irq_restore(flags);
   1c678:	89 81       	ldd	r24, Y+1	; 0x01
   1c67a:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>

	l_env_temp_delta_100 = (int16_t) ((l_env_temp_deg_100 + l_env_temp_delta_100) - (100.f * temp));
   1c67e:	2c 81       	ldd	r18, Y+4	; 0x04
   1c680:	3d 81       	ldd	r19, Y+5	; 0x05
   1c682:	8a 81       	ldd	r24, Y+2	; 0x02
   1c684:	9b 81       	ldd	r25, Y+3	; 0x03
   1c686:	82 0f       	add	r24, r18
   1c688:	93 1f       	adc	r25, r19
   1c68a:	09 2e       	mov	r0, r25
   1c68c:	00 0c       	add	r0, r0
   1c68e:	aa 0b       	sbc	r26, r26
   1c690:	bb 0b       	sbc	r27, r27
   1c692:	bc 01       	movw	r22, r24
   1c694:	cd 01       	movw	r24, r26
   1c696:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   1c69a:	6b 01       	movw	r12, r22
   1c69c:	7c 01       	movw	r14, r24
   1c69e:	20 e0       	ldi	r18, 0x00	; 0
   1c6a0:	30 e0       	ldi	r19, 0x00	; 0
   1c6a2:	48 ec       	ldi	r20, 0xC8	; 200
   1c6a4:	52 e4       	ldi	r21, 0x42	; 66
   1c6a6:	6e 81       	ldd	r22, Y+6	; 0x06
   1c6a8:	7f 81       	ldd	r23, Y+7	; 0x07
   1c6aa:	88 85       	ldd	r24, Y+8	; 0x08
   1c6ac:	99 85       	ldd	r25, Y+9	; 0x09
   1c6ae:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   1c6b2:	dc 01       	movw	r26, r24
   1c6b4:	cb 01       	movw	r24, r22
   1c6b6:	9c 01       	movw	r18, r24
   1c6b8:	ad 01       	movw	r20, r26
   1c6ba:	c7 01       	movw	r24, r14
   1c6bc:	b6 01       	movw	r22, r12
   1c6be:	0f 94 53 26 	call	0x24ca6	; 0x24ca6 <__subsf3>
   1c6c2:	dc 01       	movw	r26, r24
   1c6c4:	cb 01       	movw	r24, r22
   1c6c6:	bc 01       	movw	r22, r24
   1c6c8:	cd 01       	movw	r24, r26
   1c6ca:	0f 94 61 27 	call	0x24ec2	; 0x24ec2 <__fixsfsi>
   1c6ce:	dc 01       	movw	r26, r24
   1c6d0:	cb 01       	movw	r24, r22
   1c6d2:	8a 83       	std	Y+2, r24	; 0x02
   1c6d4:	9b 83       	std	Y+3, r25	; 0x03

	flags = cpu_irq_save();
   1c6d6:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1c6da:	89 83       	std	Y+1, r24	; 0x01
	g_env_temp_delta_100 = l_env_temp_delta_100;
   1c6dc:	8a 81       	ldd	r24, Y+2	; 0x02
   1c6de:	9b 81       	ldd	r25, Y+3	; 0x03
   1c6e0:	80 93 d3 2a 	sts	0x2AD3, r24	; 0x802ad3 <g_env_temp_delta_100>
   1c6e4:	90 93 d4 2a 	sts	0x2AD4, r25	; 0x802ad4 <g_env_temp_delta_100+0x1>
	cpu_irq_restore(flags);
   1c6e8:	89 81       	ldd	r24, Y+1	; 0x01
   1c6ea:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>

	save_globals(EEPROM_SAVE_BF__ENV);
   1c6ee:	80 e4       	ldi	r24, 0x40	; 64
   1c6f0:	90 e0       	ldi	r25, 0x00	; 0
   1c6f2:	0e 94 8f d7 	call	0x1af1e	; 0x1af1e <save_globals>
}
   1c6f6:	00 00       	nop
   1c6f8:	29 96       	adiw	r28, 0x09	; 9
   1c6fa:	cd bf       	out	0x3d, r28	; 61
   1c6fc:	de bf       	out	0x3e, r29	; 62
   1c6fe:	df 91       	pop	r29
   1c700:	cf 91       	pop	r28
   1c702:	ff 90       	pop	r15
   1c704:	ef 90       	pop	r14
   1c706:	df 90       	pop	r13
   1c708:	cf 90       	pop	r12
   1c70a:	08 95       	ret

0001c70c <gsm_aprs_enable>:

void gsm_aprs_enable(bool enable)
{
   1c70c:	cf 93       	push	r28
   1c70e:	df 93       	push	r29
   1c710:	1f 92       	push	r1
   1c712:	cd b7       	in	r28, 0x3d	; 61
   1c714:	de b7       	in	r29, 0x3e	; 62
   1c716:	89 83       	std	Y+1, r24	; 0x01
	/* atomic */
	g_gsm_aprs_enable = enable;
   1c718:	89 81       	ldd	r24, Y+1	; 0x01
   1c71a:	80 93 b1 29 	sts	0x29B1, r24	; 0x8029b1 <g_gsm_aprs_enable>

	save_globals(EEPROM_SAVE_BF__GSM);
   1c71e:	80 e8       	ldi	r24, 0x80	; 128
   1c720:	90 e0       	ldi	r25, 0x00	; 0
   1c722:	0e 94 8f d7 	call	0x1af1e	; 0x1af1e <save_globals>
}
   1c726:	00 00       	nop
   1c728:	0f 90       	pop	r0
   1c72a:	df 91       	pop	r29
   1c72c:	cf 91       	pop	r28
   1c72e:	08 95       	ret

0001c730 <gsm_pin_update>:

void gsm_pin_update(const char pin[])
{
   1c730:	cf 93       	push	r28
   1c732:	df 93       	push	r29
   1c734:	1f 92       	push	r1
   1c736:	1f 92       	push	r1
   1c738:	cd b7       	in	r28, 0x3d	; 61
   1c73a:	de b7       	in	r29, 0x3e	; 62
   1c73c:	89 83       	std	Y+1, r24	; 0x01
   1c73e:	9a 83       	std	Y+2, r25	; 0x02
	if (copyStr(g_gsm_login_pwd, (uint8_t) sizeof(g_gsm_login_pwd), pin)) {
   1c740:	89 81       	ldd	r24, Y+1	; 0x01
   1c742:	9a 81       	ldd	r25, Y+2	; 0x02
   1c744:	ac 01       	movw	r20, r24
   1c746:	6e e0       	ldi	r22, 0x0E	; 14
   1c748:	8c eb       	ldi	r24, 0xBC	; 188
   1c74a:	99 e2       	ldi	r25, 0x29	; 41
   1c74c:	ba d9       	rcall	.-3212   	; 0x1bac2 <copyStr>
   1c74e:	89 2b       	or	r24, r25
   1c750:	21 f0       	breq	.+8      	; 0x1c75a <gsm_pin_update+0x2a>
		save_globals(EEPROM_SAVE_BF__GSM);
   1c752:	80 e8       	ldi	r24, 0x80	; 128
   1c754:	90 e0       	ldi	r25, 0x00	; 0
   1c756:	0e 94 8f d7 	call	0x1af1e	; 0x1af1e <save_globals>
	}
}
   1c75a:	00 00       	nop
   1c75c:	0f 90       	pop	r0
   1c75e:	0f 90       	pop	r0
   1c760:	df 91       	pop	r29
   1c762:	cf 91       	pop	r28
   1c764:	08 95       	ret

0001c766 <gsm_enable>:

void gsm_enable(bool enable)
{
   1c766:	cf 93       	push	r28
   1c768:	df 93       	push	r29
   1c76a:	1f 92       	push	r1
   1c76c:	cd b7       	in	r28, 0x3d	; 61
   1c76e:	de b7       	in	r29, 0x3e	; 62
   1c770:	89 83       	std	Y+1, r24	; 0x01
	/* atomic */
	g_gsm_enable = enable;
   1c772:	89 81       	ldd	r24, Y+1	; 0x01
   1c774:	80 93 b0 29 	sts	0x29B0, r24	; 0x8029b0 <g_gsm_enable>

	save_globals(EEPROM_SAVE_BF__GSM);
   1c778:	80 e8       	ldi	r24, 0x80	; 128
   1c77a:	90 e0       	ldi	r25, 0x00	; 0
   1c77c:	0e 94 8f d7 	call	0x1af1e	; 0x1af1e <save_globals>

	/* Switch to the desired activation */
	serial_gsm_activation(enable);
   1c780:	89 81       	ldd	r24, Y+1	; 0x01
   1c782:	0e 94 f8 23 	call	0x47f0	; 0x47f0 <serial_gsm_activation>

	/* Activate GPRS link*/
	if (enable && g_gsm_aprs_enable) {
   1c786:	89 81       	ldd	r24, Y+1	; 0x01
   1c788:	88 23       	and	r24, r24
   1c78a:	39 f0       	breq	.+14     	; 0x1c79a <gsm_enable+0x34>
   1c78c:	80 91 b1 29 	lds	r24, 0x29B1	; 0x8029b1 <g_gsm_aprs_enable>
   1c790:	88 23       	and	r24, r24
   1c792:	19 f0       	breq	.+6      	; 0x1c79a <gsm_enable+0x34>
		serial_gsm_gprs_link_openClose(true);
   1c794:	81 e0       	ldi	r24, 0x01	; 1
   1c796:	0e 94 1c 24 	call	0x4838	; 0x4838 <serial_gsm_gprs_link_openClose>
	}
}
   1c79a:	00 00       	nop
   1c79c:	0f 90       	pop	r0
   1c79e:	df 91       	pop	r29
   1c7a0:	cf 91       	pop	r28
   1c7a2:	08 95       	ret

0001c7a4 <keyBeep_enable>:

void keyBeep_enable(bool enable)
{
   1c7a4:	cf 93       	push	r28
   1c7a6:	df 93       	push	r29
   1c7a8:	1f 92       	push	r1
   1c7aa:	cd b7       	in	r28, 0x3d	; 61
   1c7ac:	de b7       	in	r29, 0x3e	; 62
   1c7ae:	89 83       	std	Y+1, r24	; 0x01
	/* atomic */
	g_keyBeep_enable = enable;
   1c7b0:	89 81       	ldd	r24, Y+1	; 0x01
   1c7b2:	80 93 17 26 	sts	0x2617, r24	; 0x802617 <g_keyBeep_enable>

	save_globals(EEPROM_SAVE_BF__BEEP);
   1c7b6:	80 e1       	ldi	r24, 0x10	; 16
   1c7b8:	90 e0       	ldi	r25, 0x00	; 0
   1c7ba:	0e 94 8f d7 	call	0x1af1e	; 0x1af1e <save_globals>
}
   1c7be:	00 00       	nop
   1c7c0:	0f 90       	pop	r0
   1c7c2:	df 91       	pop	r29
   1c7c4:	cf 91       	pop	r28
   1c7c6:	08 95       	ret

0001c7c8 <pitchTone_mode>:

void pitchTone_mode(uint8_t mode)
{
   1c7c8:	cf 93       	push	r28
   1c7ca:	df 93       	push	r29
   1c7cc:	1f 92       	push	r1
   1c7ce:	cd b7       	in	r28, 0x3d	; 61
   1c7d0:	de b7       	in	r29, 0x3e	; 62
   1c7d2:	89 83       	std	Y+1, r24	; 0x01
	/* atomic */
	g_pitch_tone_mode = mode;
   1c7d4:	89 81       	ldd	r24, Y+1	; 0x01
   1c7d6:	80 93 15 26 	sts	0x2615, r24	; 0x802615 <g_pitch_tone_mode>

	save_globals(EEPROM_SAVE_BF__PITCHTONE);
   1c7da:	80 e2       	ldi	r24, 0x20	; 32
   1c7dc:	90 e0       	ldi	r25, 0x00	; 0
   1c7de:	0e 94 8f d7 	call	0x1af1e	; 0x1af1e <save_globals>
}
   1c7e2:	00 00       	nop
   1c7e4:	0f 90       	pop	r0
   1c7e6:	df 91       	pop	r29
   1c7e8:	cf 91       	pop	r28
   1c7ea:	08 95       	ret

0001c7ec <qnh_setAuto>:

void qnh_setAuto(void)
{
   1c7ec:	cf 93       	push	r28
   1c7ee:	df 93       	push	r29
   1c7f0:	cd b7       	in	r28, 0x3d	; 61
   1c7f2:	de b7       	in	r29, 0x3e	; 62
	/* atomic */
	g_qnh_is_auto	= true;
   1c7f4:	81 e0       	ldi	r24, 0x01	; 1
   1c7f6:	80 93 d9 2a 	sts	0x2AD9, r24	; 0x802ad9 <g_qnh_is_auto>

	save_globals(EEPROM_SAVE_BF__ENV);
   1c7fa:	80 e4       	ldi	r24, 0x40	; 64
   1c7fc:	90 e0       	ldi	r25, 0x00	; 0
   1c7fe:	0e 94 8f d7 	call	0x1af1e	; 0x1af1e <save_globals>
}
   1c802:	00 00       	nop
   1c804:	df 91       	pop	r29
   1c806:	cf 91       	pop	r28
   1c808:	08 95       	ret

0001c80a <qnh_setHeightM>:

void qnh_setHeightM(int16_t heightM)
{
   1c80a:	cf 93       	push	r28
   1c80c:	df 93       	push	r29
   1c80e:	00 d0       	rcall	.+0      	; 0x1c810 <qnh_setHeightM+0x6>
   1c810:	cd b7       	in	r28, 0x3d	; 61
   1c812:	de b7       	in	r29, 0x3e	; 62
   1c814:	8a 83       	std	Y+2, r24	; 0x02
   1c816:	9b 83       	std	Y+3, r25	; 0x03
	irqflags_t flags = cpu_irq_save();
   1c818:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1c81c:	89 83       	std	Y+1, r24	; 0x01
	g_qnh_is_auto	= false;
   1c81e:	10 92 d9 2a 	sts	0x2AD9, r1	; 0x802ad9 <g_qnh_is_auto>
	g_qnh_height_m	= heightM;
   1c822:	8a 81       	ldd	r24, Y+2	; 0x02
   1c824:	9b 81       	ldd	r25, Y+3	; 0x03
   1c826:	80 93 da 2a 	sts	0x2ADA, r24	; 0x802ada <g_qnh_height_m>
   1c82a:	90 93 db 2a 	sts	0x2ADB, r25	; 0x802adb <g_qnh_height_m+0x1>
	cpu_irq_restore(flags);
   1c82e:	89 81       	ldd	r24, Y+1	; 0x01
   1c830:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>

	save_globals(EEPROM_SAVE_BF__ENV);
   1c834:	80 e4       	ldi	r24, 0x40	; 64
   1c836:	90 e0       	ldi	r25, 0x00	; 0
   1c838:	0e 94 8f d7 	call	0x1af1e	; 0x1af1e <save_globals>
}
   1c83c:	00 00       	nop
   1c83e:	23 96       	adiw	r28, 0x03	; 3
   1c840:	cd bf       	out	0x3d, r28	; 61
   1c842:	de bf       	out	0x3e, r29	; 62
   1c844:	df 91       	pop	r29
   1c846:	cf 91       	pop	r28
   1c848:	08 95       	ret

0001c84a <printStatusLines_bitfield>:

void printStatusLines_bitfield(PRINT_STATUS_BF_ENUM_t bf)
{
   1c84a:	cf 93       	push	r28
   1c84c:	df 93       	push	r29
   1c84e:	1f 92       	push	r1
   1c850:	cd b7       	in	r28, 0x3d	; 61
   1c852:	de b7       	in	r29, 0x3e	; 62
   1c854:	89 83       	std	Y+1, r24	; 0x01
	/* atomic */
	g_usb_cdc_printStatusLines_atxmega	= bf & PRINT_STATUS_LINES__ATXMEGA	?  true : false;
   1c856:	89 81       	ldd	r24, Y+1	; 0x01
   1c858:	88 2f       	mov	r24, r24
   1c85a:	90 e0       	ldi	r25, 0x00	; 0
   1c85c:	81 70       	andi	r24, 0x01	; 1
   1c85e:	99 27       	eor	r25, r25
   1c860:	21 e0       	ldi	r18, 0x01	; 1
   1c862:	89 2b       	or	r24, r25
   1c864:	09 f4       	brne	.+2      	; 0x1c868 <printStatusLines_bitfield+0x1e>
   1c866:	20 e0       	ldi	r18, 0x00	; 0
   1c868:	20 93 22 27 	sts	0x2722, r18	; 0x802722 <g_usb_cdc_printStatusLines_atxmega>
	g_usb_cdc_printStatusLines_sim808	= bf & PRINT_STATUS_LINES__SIM808	?  true : false;
   1c86c:	89 81       	ldd	r24, Y+1	; 0x01
   1c86e:	88 2f       	mov	r24, r24
   1c870:	90 e0       	ldi	r25, 0x00	; 0
   1c872:	82 70       	andi	r24, 0x02	; 2
   1c874:	99 27       	eor	r25, r25
   1c876:	21 e0       	ldi	r18, 0x01	; 1
   1c878:	89 2b       	or	r24, r25
   1c87a:	09 f4       	brne	.+2      	; 0x1c87e <printStatusLines_bitfield+0x34>
   1c87c:	20 e0       	ldi	r18, 0x00	; 0
   1c87e:	20 93 23 27 	sts	0x2723, r18	; 0x802723 <g_usb_cdc_printStatusLines_sim808>
	g_usb_cdc_printStatusLines_1pps		= bf & PRINT_STATUS_LINES__1PPS		?  true : false;
   1c882:	89 81       	ldd	r24, Y+1	; 0x01
   1c884:	88 2f       	mov	r24, r24
   1c886:	90 e0       	ldi	r25, 0x00	; 0
   1c888:	84 70       	andi	r24, 0x04	; 4
   1c88a:	99 27       	eor	r25, r25
   1c88c:	21 e0       	ldi	r18, 0x01	; 1
   1c88e:	89 2b       	or	r24, r25
   1c890:	09 f4       	brne	.+2      	; 0x1c894 <printStatusLines_bitfield+0x4a>
   1c892:	20 e0       	ldi	r18, 0x00	; 0
   1c894:	20 93 24 27 	sts	0x2724, r18	; 0x802724 <g_usb_cdc_printStatusLines_1pps>

	save_globals(EEPROM_SAVE_BF__PRINT_STATUS);
   1c898:	88 e0       	ldi	r24, 0x08	; 8
   1c89a:	90 e0       	ldi	r25, 0x00	; 0
   1c89c:	0e 94 8f d7 	call	0x1af1e	; 0x1af1e <save_globals>
}
   1c8a0:	00 00       	nop
   1c8a2:	0f 90       	pop	r0
   1c8a4:	df 91       	pop	r29
   1c8a6:	cf 91       	pop	r28
   1c8a8:	08 95       	ret

0001c8aa <shutdown>:

void shutdown(void)
{
   1c8aa:	cf 93       	push	r28
   1c8ac:	df 93       	push	r29
   1c8ae:	cd b7       	in	r28, 0x3d	; 61
   1c8b0:	de b7       	in	r29, 0x3e	; 62
	/* Shutdown SIM808 */
	//if (g_gsm_mode != OFF) {
	{
		serial_sim808_gsm_setFunc(C_SERIAL_SIM808_GSM_SETFUNC_OFF);
   1c8b2:	80 e0       	ldi	r24, 0x00	; 0
   1c8b4:	0e 94 8a 23 	call	0x4714	; 0x4714 <serial_sim808_gsm_setFunc>
		serial_sim808_gsm_shutdown();
   1c8b8:	0e 94 3e 28 	call	0x507c	; 0x507c <serial_sim808_gsm_shutdown>
	}

	/* Stop main loop */
	halt();
}
   1c8bc:	e4 d0       	rcall	.+456    	; 0x1ca86 <halt>
   1c8be:	00 00       	nop
   1c8c0:	df 91       	pop	r29
   1c8c2:	cf 91       	pop	r28
   1c8c4:	08 95       	ret

0001c8c6 <xoPwm_set>:

void xoPwm_set(int32_t mode_pwm)
{
   1c8c6:	cf 93       	push	r28
   1c8c8:	df 93       	push	r29
   1c8ca:	cd b7       	in	r28, 0x3d	; 61
   1c8cc:	de b7       	in	r29, 0x3e	; 62
   1c8ce:	2a 97       	sbiw	r28, 0x0a	; 10
   1c8d0:	cd bf       	out	0x3d, r28	; 61
   1c8d2:	de bf       	out	0x3e, r29	; 62
   1c8d4:	6f 83       	std	Y+7, r22	; 0x07
   1c8d6:	78 87       	std	Y+8, r23	; 0x08
   1c8d8:	89 87       	std	Y+9, r24	; 0x09
   1c8da:	9a 87       	std	Y+10, r25	; 0x0a
	int32_t l_xo_mode_pwm = INT16_MIN;
   1c8dc:	80 e0       	ldi	r24, 0x00	; 0
   1c8de:	90 e8       	ldi	r25, 0x80	; 128
   1c8e0:	af ef       	ldi	r26, 0xFF	; 255
   1c8e2:	bf ef       	ldi	r27, 0xFF	; 255
   1c8e4:	89 83       	std	Y+1, r24	; 0x01
   1c8e6:	9a 83       	std	Y+2, r25	; 0x02
   1c8e8:	ab 83       	std	Y+3, r26	; 0x03
   1c8ea:	bc 83       	std	Y+4, r27	; 0x04

	if (mode_pwm >= 0) {
   1c8ec:	8f 81       	ldd	r24, Y+7	; 0x07
   1c8ee:	98 85       	ldd	r25, Y+8	; 0x08
   1c8f0:	a9 85       	ldd	r26, Y+9	; 0x09
   1c8f2:	ba 85       	ldd	r27, Y+10	; 0x0a
   1c8f4:	bb 23       	and	r27, r27
   1c8f6:	fc f0       	brlt	.+62     	; 0x1c936 <xoPwm_set+0x70>
		/* Set the PWM value for the VCTCXO pull voltage (should be abt. 1.5 V) */
		l_xo_mode_pwm = ((mode_pwm << C_XO_VAL_INT_SHIFT) & C_XO_VAL_INT_MASK);
   1c8f8:	8f 81       	ldd	r24, Y+7	; 0x07
   1c8fa:	98 85       	ldd	r25, Y+8	; 0x08
   1c8fc:	a9 85       	ldd	r26, Y+9	; 0x09
   1c8fe:	ba 85       	ldd	r27, Y+10	; 0x0a
   1c900:	ba 2f       	mov	r27, r26
   1c902:	a9 2f       	mov	r26, r25
   1c904:	98 2f       	mov	r25, r24
   1c906:	88 27       	eor	r24, r24
   1c908:	88 27       	eor	r24, r24
   1c90a:	bb 27       	eor	r27, r27
   1c90c:	89 83       	std	Y+1, r24	; 0x01
   1c90e:	9a 83       	std	Y+2, r25	; 0x02
   1c910:	ab 83       	std	Y+3, r26	; 0x03
   1c912:	bc 83       	std	Y+4, r27	; 0x04
		tc_write_cc_buffer(&TCC0, TC_CCC, (uint16_t) (l_xo_mode_pwm >> C_XO_VAL_INT_SHIFT));
   1c914:	89 81       	ldd	r24, Y+1	; 0x01
   1c916:	9a 81       	ldd	r25, Y+2	; 0x02
   1c918:	ab 81       	ldd	r26, Y+3	; 0x03
   1c91a:	bc 81       	ldd	r27, Y+4	; 0x04
   1c91c:	89 2f       	mov	r24, r25
   1c91e:	9a 2f       	mov	r25, r26
   1c920:	ab 2f       	mov	r26, r27
   1c922:	bb 27       	eor	r27, r27
   1c924:	a7 fd       	sbrc	r26, 7
   1c926:	ba 95       	dec	r27
   1c928:	ac 01       	movw	r20, r24
   1c92a:	63 e0       	ldi	r22, 0x03	; 3
   1c92c:	80 e0       	ldi	r24, 0x00	; 0
   1c92e:	98 e0       	ldi	r25, 0x08	; 8
   1c930:	0e 94 ef d1 	call	0x1a3de	; 0x1a3de <tc_write_cc_buffer>
   1c934:	82 c0       	rjmp	.+260    	; 0x1ca3a <xoPwm_set+0x174>

	} else {
		switch (mode_pwm) {
   1c936:	8f 81       	ldd	r24, Y+7	; 0x07
   1c938:	98 85       	ldd	r25, Y+8	; 0x08
   1c93a:	a9 85       	ldd	r26, Y+9	; 0x09
   1c93c:	ba 85       	ldd	r27, Y+10	; 0x0a
   1c93e:	8e 3f       	cpi	r24, 0xFE	; 254
   1c940:	2f ef       	ldi	r18, 0xFF	; 255
   1c942:	92 07       	cpc	r25, r18
   1c944:	a2 07       	cpc	r26, r18
   1c946:	b2 07       	cpc	r27, r18
   1c948:	39 f0       	breq	.+14     	; 0x1c958 <xoPwm_set+0x92>
   1c94a:	8f 3f       	cpi	r24, 0xFF	; 255
   1c94c:	9f 4f       	sbci	r25, 0xFF	; 255
   1c94e:	af 4f       	sbci	r26, 0xFF	; 255
   1c950:	bf 4f       	sbci	r27, 0xFF	; 255
   1c952:	09 f4       	brne	.+2      	; 0x1c956 <xoPwm_set+0x90>
   1c954:	4d c0       	rjmp	.+154    	; 0x1c9f0 <xoPwm_set+0x12a>
   1c956:	71 c0       	rjmp	.+226    	; 0x1ca3a <xoPwm_set+0x174>
			case -2:
				/* Preset value */
				l_xo_mode_pwm = ((int32_t) (0.5f + g_pwm_vctcxo_cfg.period * C_VCTCXO_DEFAULT_VOLTS / C_VCTCXO_PWM_HI_VOLTS)) & UINT16_MAX;
   1c958:	80 91 65 2b 	lds	r24, 0x2B65	; 0x802b65 <g_pwm_vctcxo_cfg+0x5>
   1c95c:	90 91 66 2b 	lds	r25, 0x2B66	; 0x802b66 <g_pwm_vctcxo_cfg+0x6>
   1c960:	cc 01       	movw	r24, r24
   1c962:	a0 e0       	ldi	r26, 0x00	; 0
   1c964:	b0 e0       	ldi	r27, 0x00	; 0
   1c966:	bc 01       	movw	r22, r24
   1c968:	cd 01       	movw	r24, r26
   1c96a:	0f 94 92 27 	call	0x24f24	; 0x24f24 <__floatunsisf>
   1c96e:	dc 01       	movw	r26, r24
   1c970:	cb 01       	movw	r24, r22
   1c972:	20 e0       	ldi	r18, 0x00	; 0
   1c974:	30 e0       	ldi	r19, 0x00	; 0
   1c976:	40 ec       	ldi	r20, 0xC0	; 192
   1c978:	5f e3       	ldi	r21, 0x3F	; 63
   1c97a:	bc 01       	movw	r22, r24
   1c97c:	cd 01       	movw	r24, r26
   1c97e:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   1c982:	dc 01       	movw	r26, r24
   1c984:	cb 01       	movw	r24, r22
   1c986:	27 e2       	ldi	r18, 0x27	; 39
   1c988:	31 e3       	ldi	r19, 0x31	; 49
   1c98a:	40 e5       	ldi	r20, 0x50	; 80
   1c98c:	50 e4       	ldi	r21, 0x40	; 64
   1c98e:	bc 01       	movw	r22, r24
   1c990:	cd 01       	movw	r24, r26
   1c992:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   1c996:	dc 01       	movw	r26, r24
   1c998:	cb 01       	movw	r24, r22
   1c99a:	20 e0       	ldi	r18, 0x00	; 0
   1c99c:	30 e0       	ldi	r19, 0x00	; 0
   1c99e:	40 e0       	ldi	r20, 0x00	; 0
   1c9a0:	5f e3       	ldi	r21, 0x3F	; 63
   1c9a2:	bc 01       	movw	r22, r24
   1c9a4:	cd 01       	movw	r24, r26
   1c9a6:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
   1c9aa:	dc 01       	movw	r26, r24
   1c9ac:	cb 01       	movw	r24, r22
   1c9ae:	bc 01       	movw	r22, r24
   1c9b0:	cd 01       	movw	r24, r26
   1c9b2:	0f 94 61 27 	call	0x24ec2	; 0x24ec2 <__fixsfsi>
   1c9b6:	dc 01       	movw	r26, r24
   1c9b8:	cb 01       	movw	r24, r22
   1c9ba:	aa 27       	eor	r26, r26
   1c9bc:	bb 27       	eor	r27, r27
   1c9be:	89 83       	std	Y+1, r24	; 0x01
   1c9c0:	9a 83       	std	Y+2, r25	; 0x02
   1c9c2:	ab 83       	std	Y+3, r26	; 0x03
   1c9c4:	bc 83       	std	Y+4, r27	; 0x04
				tc_write_cc_buffer(&TCC0, TC_CCC, (uint16_t)l_xo_mode_pwm);	// Preset value with no flags
   1c9c6:	89 81       	ldd	r24, Y+1	; 0x01
   1c9c8:	9a 81       	ldd	r25, Y+2	; 0x02
   1c9ca:	ac 01       	movw	r20, r24
   1c9cc:	63 e0       	ldi	r22, 0x03	; 3
   1c9ce:	80 e0       	ldi	r24, 0x00	; 0
   1c9d0:	98 e0       	ldi	r25, 0x08	; 8
   1c9d2:	0e 94 ef d1 	call	0x1a3de	; 0x1a3de <tc_write_cc_buffer>
				l_xo_mode_pwm <<= C_XO_VAL_INT_SHIFT;
   1c9d6:	89 81       	ldd	r24, Y+1	; 0x01
   1c9d8:	9a 81       	ldd	r25, Y+2	; 0x02
   1c9da:	ab 81       	ldd	r26, Y+3	; 0x03
   1c9dc:	bc 81       	ldd	r27, Y+4	; 0x04
   1c9de:	ba 2f       	mov	r27, r26
   1c9e0:	a9 2f       	mov	r26, r25
   1c9e2:	98 2f       	mov	r25, r24
   1c9e4:	88 27       	eor	r24, r24
   1c9e6:	89 83       	std	Y+1, r24	; 0x01
   1c9e8:	9a 83       	std	Y+2, r25	; 0x02
   1c9ea:	ab 83       	std	Y+3, r26	; 0x03
   1c9ec:	bc 83       	std	Y+4, r27	; 0x04
			break;
   1c9ee:	25 c0       	rjmp	.+74     	; 0x1ca3a <xoPwm_set+0x174>

			case -1:
				/* PLL mode - get current PWM value and set PLL bit */
				{
					irqflags_t flags = cpu_irq_save();
   1c9f0:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1c9f4:	8d 83       	std	Y+5, r24	; 0x05
					l_xo_mode_pwm = g_xo_mode_pwm;
   1c9f6:	80 91 59 2a 	lds	r24, 0x2A59	; 0x802a59 <g_xo_mode_pwm>
   1c9fa:	90 91 5a 2a 	lds	r25, 0x2A5A	; 0x802a5a <g_xo_mode_pwm+0x1>
   1c9fe:	a0 91 5b 2a 	lds	r26, 0x2A5B	; 0x802a5b <g_xo_mode_pwm+0x2>
   1ca02:	b0 91 5c 2a 	lds	r27, 0x2A5C	; 0x802a5c <g_xo_mode_pwm+0x3>
   1ca06:	89 83       	std	Y+1, r24	; 0x01
   1ca08:	9a 83       	std	Y+2, r25	; 0x02
   1ca0a:	ab 83       	std	Y+3, r26	; 0x03
   1ca0c:	bc 83       	std	Y+4, r27	; 0x04
					cpu_irq_restore(flags);
   1ca0e:	8d 81       	ldd	r24, Y+5	; 0x05
   1ca10:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
				}
				l_xo_mode_pwm &= (C_XO_VAL_INT_MASK | C_XO_VAL_FRAC_MASK);	// Mask out all flags
   1ca14:	89 81       	ldd	r24, Y+1	; 0x01
   1ca16:	9a 81       	ldd	r25, Y+2	; 0x02
   1ca18:	ab 81       	ldd	r26, Y+3	; 0x03
   1ca1a:	bc 81       	ldd	r27, Y+4	; 0x04
   1ca1c:	bb 27       	eor	r27, r27
   1ca1e:	89 83       	std	Y+1, r24	; 0x01
   1ca20:	9a 83       	std	Y+2, r25	; 0x02
   1ca22:	ab 83       	std	Y+3, r26	; 0x03
   1ca24:	bc 83       	std	Y+4, r27	; 0x04
				l_xo_mode_pwm |=  C_XO_BF_PLL;								// Flag: use PLL feature
   1ca26:	89 81       	ldd	r24, Y+1	; 0x01
   1ca28:	9a 81       	ldd	r25, Y+2	; 0x02
   1ca2a:	ab 81       	ldd	r26, Y+3	; 0x03
   1ca2c:	bc 81       	ldd	r27, Y+4	; 0x04
   1ca2e:	b0 64       	ori	r27, 0x40	; 64
   1ca30:	89 83       	std	Y+1, r24	; 0x01
   1ca32:	9a 83       	std	Y+2, r25	; 0x02
   1ca34:	ab 83       	std	Y+3, r26	; 0x03
   1ca36:	bc 83       	std	Y+4, r27	; 0x04
			break;
   1ca38:	00 00       	nop
		}
	}

	/* Write back global var */
	if (l_xo_mode_pwm != INT16_MIN) {
   1ca3a:	89 81       	ldd	r24, Y+1	; 0x01
   1ca3c:	9a 81       	ldd	r25, Y+2	; 0x02
   1ca3e:	ab 81       	ldd	r26, Y+3	; 0x03
   1ca40:	bc 81       	ldd	r27, Y+4	; 0x04
   1ca42:	81 15       	cp	r24, r1
   1ca44:	90 48       	sbci	r25, 0x80	; 128
   1ca46:	af 4f       	sbci	r26, 0xFF	; 255
   1ca48:	bf 4f       	sbci	r27, 0xFF	; 255
   1ca4a:	b1 f0       	breq	.+44     	; 0x1ca78 <xoPwm_set+0x1b2>
		irqflags_t flags = cpu_irq_save();
   1ca4c:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1ca50:	8e 83       	std	Y+6, r24	; 0x06
		g_xo_mode_pwm = l_xo_mode_pwm;
   1ca52:	89 81       	ldd	r24, Y+1	; 0x01
   1ca54:	9a 81       	ldd	r25, Y+2	; 0x02
   1ca56:	ab 81       	ldd	r26, Y+3	; 0x03
   1ca58:	bc 81       	ldd	r27, Y+4	; 0x04
   1ca5a:	80 93 59 2a 	sts	0x2A59, r24	; 0x802a59 <g_xo_mode_pwm>
   1ca5e:	90 93 5a 2a 	sts	0x2A5A, r25	; 0x802a5a <g_xo_mode_pwm+0x1>
   1ca62:	a0 93 5b 2a 	sts	0x2A5B, r26	; 0x802a5b <g_xo_mode_pwm+0x2>
   1ca66:	b0 93 5c 2a 	sts	0x2A5C, r27	; 0x802a5c <g_xo_mode_pwm+0x3>
		cpu_irq_restore(flags);
   1ca6a:	8e 81       	ldd	r24, Y+6	; 0x06
   1ca6c:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>

		save_globals(EEPROM_SAVE_BF__VCTCXO);
   1ca70:	81 e0       	ldi	r24, 0x01	; 1
   1ca72:	90 e0       	ldi	r25, 0x00	; 0
   1ca74:	0e 94 8f d7 	call	0x1af1e	; 0x1af1e <save_globals>
	}
}
   1ca78:	00 00       	nop
   1ca7a:	2a 96       	adiw	r28, 0x0a	; 10
   1ca7c:	cd bf       	out	0x3d, r28	; 61
   1ca7e:	de bf       	out	0x3e, r29	; 62
   1ca80:	df 91       	pop	r29
   1ca82:	cf 91       	pop	r28
   1ca84:	08 95       	ret

0001ca86 <halt>:

void halt(void)
{
   1ca86:	cf 93       	push	r28
   1ca88:	df 93       	push	r29
   1ca8a:	cd b7       	in	r28, 0x3d	; 61
   1ca8c:	de b7       	in	r29, 0x3e	; 62
	/* MAIN Loop Shutdown */
	/* atomic */
	{
		g_workmode = WORKMODE_END;
   1ca8e:	84 e0       	ldi	r24, 0x04	; 4
   1ca90:	80 93 28 27 	sts	0x2728, r24	; 0x802728 <g_workmode>
	}
}
   1ca94:	00 00       	nop
   1ca96:	df 91       	pop	r29
   1ca98:	cf 91       	pop	r28
   1ca9a:	08 95       	ret

0001ca9c <calc_next_frame>:


static void calc_next_frame(dma_dac_buf_t buf[DAC_NR_OF_SAMPLES], uint32_t* dds0_reg_p, uint32_t* dds0_inc_p, uint32_t* dds1_reg_p, uint32_t* dds1_inc_p)
{
   1ca9c:	0f 93       	push	r16
   1ca9e:	1f 93       	push	r17
   1caa0:	cf 93       	push	r28
   1caa2:	df 93       	push	r29
   1caa4:	cd b7       	in	r28, 0x3d	; 61
   1caa6:	de b7       	in	r29, 0x3e	; 62
   1caa8:	2f 97       	sbiw	r28, 0x0f	; 15
   1caaa:	cd bf       	out	0x3d, r28	; 61
   1caac:	de bf       	out	0x3e, r29	; 62
   1caae:	8e 83       	std	Y+6, r24	; 0x06
   1cab0:	9f 83       	std	Y+7, r25	; 0x07
   1cab2:	68 87       	std	Y+8, r22	; 0x08
   1cab4:	79 87       	std	Y+9, r23	; 0x09
   1cab6:	4a 87       	std	Y+10, r20	; 0x0a
   1cab8:	5b 87       	std	Y+11, r21	; 0x0b
   1caba:	2c 87       	std	Y+12, r18	; 0x0c
   1cabc:	3d 87       	std	Y+13, r19	; 0x0d
   1cabe:	0e 87       	std	Y+14, r16	; 0x0e
   1cac0:	1f 87       	std	Y+15, r17	; 0x0f
	/* Filling the DMA block for a dual connected DAC channel */
	for (uint8_t idx = 0; idx < DAC_NR_OF_SAMPLES; ++idx, *dds0_reg_p += *dds0_inc_p, *dds1_reg_p += *dds1_inc_p) {
   1cac2:	19 82       	std	Y+1, r1	; 0x01
   1cac4:	73 c0       	rjmp	.+230    	; 0x1cbac <calc_next_frame+0x110>
		uint16_t dds0_phase = *dds0_reg_p >> 16;
   1cac6:	88 85       	ldd	r24, Y+8	; 0x08
   1cac8:	99 85       	ldd	r25, Y+9	; 0x09
   1caca:	fc 01       	movw	r30, r24
   1cacc:	80 81       	ld	r24, Z
   1cace:	91 81       	ldd	r25, Z+1	; 0x01
   1cad0:	a2 81       	ldd	r26, Z+2	; 0x02
   1cad2:	b3 81       	ldd	r27, Z+3	; 0x03
   1cad4:	cd 01       	movw	r24, r26
   1cad6:	aa 27       	eor	r26, r26
   1cad8:	bb 27       	eor	r27, r27
   1cada:	8a 83       	std	Y+2, r24	; 0x02
   1cadc:	9b 83       	std	Y+3, r25	; 0x03
		buf[idx].ch0 = get_interpolated_sine(dds0_phase);
   1cade:	89 81       	ldd	r24, Y+1	; 0x01
   1cae0:	88 2f       	mov	r24, r24
   1cae2:	90 e0       	ldi	r25, 0x00	; 0
   1cae4:	88 0f       	add	r24, r24
   1cae6:	99 1f       	adc	r25, r25
   1cae8:	88 0f       	add	r24, r24
   1caea:	99 1f       	adc	r25, r25
   1caec:	2e 81       	ldd	r18, Y+6	; 0x06
   1caee:	3f 81       	ldd	r19, Y+7	; 0x07
   1caf0:	89 01       	movw	r16, r18
   1caf2:	08 0f       	add	r16, r24
   1caf4:	19 1f       	adc	r17, r25
   1caf6:	8a 81       	ldd	r24, Y+2	; 0x02
   1caf8:	9b 81       	ldd	r25, Y+3	; 0x03
   1cafa:	0e 94 e7 57 	call	0xafce	; 0xafce <get_interpolated_sine>
   1cafe:	f8 01       	movw	r30, r16
   1cb00:	80 83       	st	Z, r24
   1cb02:	91 83       	std	Z+1, r25	; 0x01

		uint16_t dds1_phase = *dds1_reg_p >> 16;
   1cb04:	8c 85       	ldd	r24, Y+12	; 0x0c
   1cb06:	9d 85       	ldd	r25, Y+13	; 0x0d
   1cb08:	fc 01       	movw	r30, r24
   1cb0a:	80 81       	ld	r24, Z
   1cb0c:	91 81       	ldd	r25, Z+1	; 0x01
   1cb0e:	a2 81       	ldd	r26, Z+2	; 0x02
   1cb10:	b3 81       	ldd	r27, Z+3	; 0x03
   1cb12:	cd 01       	movw	r24, r26
   1cb14:	aa 27       	eor	r26, r26
   1cb16:	bb 27       	eor	r27, r27
   1cb18:	8c 83       	std	Y+4, r24	; 0x04
   1cb1a:	9d 83       	std	Y+5, r25	; 0x05
		buf[idx].ch1 = get_interpolated_sine(dds1_phase);
   1cb1c:	89 81       	ldd	r24, Y+1	; 0x01
   1cb1e:	88 2f       	mov	r24, r24
   1cb20:	90 e0       	ldi	r25, 0x00	; 0
   1cb22:	88 0f       	add	r24, r24
   1cb24:	99 1f       	adc	r25, r25
   1cb26:	88 0f       	add	r24, r24
   1cb28:	99 1f       	adc	r25, r25
   1cb2a:	2e 81       	ldd	r18, Y+6	; 0x06
   1cb2c:	3f 81       	ldd	r19, Y+7	; 0x07
   1cb2e:	89 01       	movw	r16, r18
   1cb30:	08 0f       	add	r16, r24
   1cb32:	19 1f       	adc	r17, r25
   1cb34:	8c 81       	ldd	r24, Y+4	; 0x04
   1cb36:	9d 81       	ldd	r25, Y+5	; 0x05
   1cb38:	0e 94 e7 57 	call	0xafce	; 0xafce <get_interpolated_sine>
   1cb3c:	f8 01       	movw	r30, r16
   1cb3e:	82 83       	std	Z+2, r24	; 0x02
   1cb40:	93 83       	std	Z+3, r25	; 0x03


static void calc_next_frame(dma_dac_buf_t buf[DAC_NR_OF_SAMPLES], uint32_t* dds0_reg_p, uint32_t* dds0_inc_p, uint32_t* dds1_reg_p, uint32_t* dds1_inc_p)
{
	/* Filling the DMA block for a dual connected DAC channel */
	for (uint8_t idx = 0; idx < DAC_NR_OF_SAMPLES; ++idx, *dds0_reg_p += *dds0_inc_p, *dds1_reg_p += *dds1_inc_p) {
   1cb42:	89 81       	ldd	r24, Y+1	; 0x01
   1cb44:	8f 5f       	subi	r24, 0xFF	; 255
   1cb46:	89 83       	std	Y+1, r24	; 0x01
   1cb48:	88 85       	ldd	r24, Y+8	; 0x08
   1cb4a:	99 85       	ldd	r25, Y+9	; 0x09
   1cb4c:	fc 01       	movw	r30, r24
   1cb4e:	20 81       	ld	r18, Z
   1cb50:	31 81       	ldd	r19, Z+1	; 0x01
   1cb52:	42 81       	ldd	r20, Z+2	; 0x02
   1cb54:	53 81       	ldd	r21, Z+3	; 0x03
   1cb56:	8a 85       	ldd	r24, Y+10	; 0x0a
   1cb58:	9b 85       	ldd	r25, Y+11	; 0x0b
   1cb5a:	fc 01       	movw	r30, r24
   1cb5c:	80 81       	ld	r24, Z
   1cb5e:	91 81       	ldd	r25, Z+1	; 0x01
   1cb60:	a2 81       	ldd	r26, Z+2	; 0x02
   1cb62:	b3 81       	ldd	r27, Z+3	; 0x03
   1cb64:	82 0f       	add	r24, r18
   1cb66:	93 1f       	adc	r25, r19
   1cb68:	a4 1f       	adc	r26, r20
   1cb6a:	b5 1f       	adc	r27, r21
   1cb6c:	28 85       	ldd	r18, Y+8	; 0x08
   1cb6e:	39 85       	ldd	r19, Y+9	; 0x09
   1cb70:	f9 01       	movw	r30, r18
   1cb72:	80 83       	st	Z, r24
   1cb74:	91 83       	std	Z+1, r25	; 0x01
   1cb76:	a2 83       	std	Z+2, r26	; 0x02
   1cb78:	b3 83       	std	Z+3, r27	; 0x03
   1cb7a:	8c 85       	ldd	r24, Y+12	; 0x0c
   1cb7c:	9d 85       	ldd	r25, Y+13	; 0x0d
   1cb7e:	fc 01       	movw	r30, r24
   1cb80:	20 81       	ld	r18, Z
   1cb82:	31 81       	ldd	r19, Z+1	; 0x01
   1cb84:	42 81       	ldd	r20, Z+2	; 0x02
   1cb86:	53 81       	ldd	r21, Z+3	; 0x03
   1cb88:	8e 85       	ldd	r24, Y+14	; 0x0e
   1cb8a:	9f 85       	ldd	r25, Y+15	; 0x0f
   1cb8c:	fc 01       	movw	r30, r24
   1cb8e:	80 81       	ld	r24, Z
   1cb90:	91 81       	ldd	r25, Z+1	; 0x01
   1cb92:	a2 81       	ldd	r26, Z+2	; 0x02
   1cb94:	b3 81       	ldd	r27, Z+3	; 0x03
   1cb96:	82 0f       	add	r24, r18
   1cb98:	93 1f       	adc	r25, r19
   1cb9a:	a4 1f       	adc	r26, r20
   1cb9c:	b5 1f       	adc	r27, r21
   1cb9e:	2c 85       	ldd	r18, Y+12	; 0x0c
   1cba0:	3d 85       	ldd	r19, Y+13	; 0x0d
   1cba2:	f9 01       	movw	r30, r18
   1cba4:	80 83       	st	Z, r24
   1cba6:	91 83       	std	Z+1, r25	; 0x01
   1cba8:	a2 83       	std	Z+2, r26	; 0x02
   1cbaa:	b3 83       	std	Z+3, r27	; 0x03
   1cbac:	89 81       	ldd	r24, Y+1	; 0x01
   1cbae:	88 30       	cpi	r24, 0x08	; 8
   1cbb0:	08 f4       	brcc	.+2      	; 0x1cbb4 <calc_next_frame+0x118>
   1cbb2:	89 cf       	rjmp	.-238    	; 0x1cac6 <calc_next_frame+0x2a>
		buf[idx].ch0 = get_interpolated_sine(dds0_phase);

		uint16_t dds1_phase = *dds1_reg_p >> 16;
		buf[idx].ch1 = get_interpolated_sine(dds1_phase);
	}
}
   1cbb4:	00 00       	nop
   1cbb6:	2f 96       	adiw	r28, 0x0f	; 15
   1cbb8:	cd bf       	out	0x3d, r28	; 61
   1cbba:	de bf       	out	0x3e, r29	; 62
   1cbbc:	df 91       	pop	r29
   1cbbe:	cf 91       	pop	r28
   1cbc0:	1f 91       	pop	r17
   1cbc2:	0f 91       	pop	r16
   1cbc4:	08 95       	ret

0001cbc6 <isr_100ms_main_1pps>:
const char					PM_DEBUG_MAIN_1PPS_1[]				= "DEBUG_MAIN_1PPS: diff=%+04d, last_adjust=%d, inSpan=%d, ";
const char					PM_DEBUG_MAIN_1PPS_2[]				= "doUpdate=%d, outOfSync=%d\r\n";
PROGMEM_DECLARE(const char, PM_DEBUG_MAIN_1PPS_1[]);
PROGMEM_DECLARE(const char, PM_DEBUG_MAIN_1PPS_2[]);
static void isr_100ms_main_1pps(void)
{
   1cbc6:	af 92       	push	r10
   1cbc8:	bf 92       	push	r11
   1cbca:	cf 92       	push	r12
   1cbcc:	df 92       	push	r13
   1cbce:	ef 92       	push	r14
   1cbd0:	ff 92       	push	r15
   1cbd2:	0f 93       	push	r16
   1cbd4:	1f 93       	push	r17
   1cbd6:	cf 93       	push	r28
   1cbd8:	df 93       	push	r29
   1cbda:	cd b7       	in	r28, 0x3d	; 61
   1cbdc:	de b7       	in	r29, 0x3e	; 62
   1cbde:	c6 58       	subi	r28, 0x86	; 134
   1cbe0:	d1 09       	sbc	r29, r1
   1cbe2:	cd bf       	out	0x3d, r28	; 61
   1cbe4:	de bf       	out	0x3e, r29	; 62
	/* Correct 1PPS time - called each second once */

	/* Leave when no new event has arrived */
	if (!g_1pps_last_new) {
   1cbe6:	90 91 31 26 	lds	r25, 0x2631	; 0x802631 <g_1pps_last_new>
   1cbea:	81 e0       	ldi	r24, 0x01	; 1
   1cbec:	89 27       	eor	r24, r25
   1cbee:	88 23       	and	r24, r24
   1cbf0:	09 f0       	breq	.+2      	; 0x1cbf4 <isr_100ms_main_1pps+0x2e>
   1cbf2:	ea c1       	rjmp	.+980    	; 0x1cfc8 <isr_100ms_main_1pps+0x402>
		return;

	} else {
		bool doUpdate				= false;
   1cbf4:	19 82       	std	Y+1, r1	; 0x01
		bool inSpan					= false;
   1cbf6:	1a 82       	std	Y+2, r1	; 0x02
		int16_t l_1pps_last_diff	= 0;
   1cbf8:	1b 82       	std	Y+3, r1	; 0x03
   1cbfa:	1c 82       	std	Y+4, r1	; 0x04

		/* Timer has adjust to 1PPS */
		if (g_1pps_last_adjust) {
   1cbfc:	80 91 32 26 	lds	r24, 0x2632	; 0x802632 <g_1pps_last_adjust>
   1cc00:	88 23       	and	r24, r24
   1cc02:	79 f1       	breq	.+94     	; 0x1cc62 <isr_100ms_main_1pps+0x9c>
			g_1pps_last_adjust			= false;
   1cc04:	10 92 32 26 	sts	0x2632, r1	; 0x802632 <g_1pps_last_adjust>
			g_1pps_processed_lo			= g_1pps_last_lo;
   1cc08:	80 91 24 26 	lds	r24, 0x2624	; 0x802624 <g_1pps_last_lo>
   1cc0c:	90 91 25 26 	lds	r25, 0x2625	; 0x802625 <g_1pps_last_lo+0x1>
   1cc10:	80 93 33 26 	sts	0x2633, r24	; 0x802633 <g_1pps_processed_lo>
   1cc14:	90 93 34 26 	sts	0x2634, r25	; 0x802634 <g_1pps_processed_lo+0x1>
			g_1pps_processed_hi			= g_1pps_last_hi;
   1cc18:	20 91 26 26 	lds	r18, 0x2626	; 0x802626 <g_1pps_last_hi>
   1cc1c:	30 91 27 26 	lds	r19, 0x2627	; 0x802627 <g_1pps_last_hi+0x1>
   1cc20:	40 91 28 26 	lds	r20, 0x2628	; 0x802628 <g_1pps_last_hi+0x2>
   1cc24:	50 91 29 26 	lds	r21, 0x2629	; 0x802629 <g_1pps_last_hi+0x3>
   1cc28:	60 91 2a 26 	lds	r22, 0x262A	; 0x80262a <g_1pps_last_hi+0x4>
   1cc2c:	70 91 2b 26 	lds	r23, 0x262B	; 0x80262b <g_1pps_last_hi+0x5>
   1cc30:	80 91 2c 26 	lds	r24, 0x262C	; 0x80262c <g_1pps_last_hi+0x6>
   1cc34:	90 91 2d 26 	lds	r25, 0x262D	; 0x80262d <g_1pps_last_hi+0x7>
   1cc38:	20 93 35 26 	sts	0x2635, r18	; 0x802635 <g_1pps_processed_hi>
   1cc3c:	30 93 36 26 	sts	0x2636, r19	; 0x802636 <g_1pps_processed_hi+0x1>
   1cc40:	40 93 37 26 	sts	0x2637, r20	; 0x802637 <g_1pps_processed_hi+0x2>
   1cc44:	50 93 38 26 	sts	0x2638, r21	; 0x802638 <g_1pps_processed_hi+0x3>
   1cc48:	60 93 39 26 	sts	0x2639, r22	; 0x802639 <g_1pps_processed_hi+0x4>
   1cc4c:	70 93 3a 26 	sts	0x263A, r23	; 0x80263a <g_1pps_processed_hi+0x5>
   1cc50:	80 93 3b 26 	sts	0x263B, r24	; 0x80263b <g_1pps_processed_hi+0x6>
   1cc54:	90 93 3c 26 	sts	0x263C, r25	; 0x80263c <g_1pps_processed_hi+0x7>
			g_1pps_processed_outOfSync	= 0;
   1cc58:	10 92 3e 26 	sts	0x263E, r1	; 0x80263e <g_1pps_processed_outOfSync>
			inSpan						= true;
   1cc5c:	81 e0       	ldi	r24, 0x01	; 1
   1cc5e:	8a 83       	std	Y+2, r24	; 0x02
   1cc60:	25 c1       	rjmp	.+586    	; 0x1ceac <isr_100ms_main_1pps+0x2e6>

		} else {
			/* Normal operation */
			if (g_1pps_processed_lo || g_1pps_processed_hi) {
   1cc62:	80 91 33 26 	lds	r24, 0x2633	; 0x802633 <g_1pps_processed_lo>
   1cc66:	90 91 34 26 	lds	r25, 0x2634	; 0x802634 <g_1pps_processed_lo+0x1>
   1cc6a:	89 2b       	or	r24, r25
   1cc6c:	e9 f4       	brne	.+58     	; 0x1cca8 <isr_100ms_main_1pps+0xe2>
   1cc6e:	a0 90 35 26 	lds	r10, 0x2635	; 0x802635 <g_1pps_processed_hi>
   1cc72:	b0 90 36 26 	lds	r11, 0x2636	; 0x802636 <g_1pps_processed_hi+0x1>
   1cc76:	c0 90 37 26 	lds	r12, 0x2637	; 0x802637 <g_1pps_processed_hi+0x2>
   1cc7a:	d0 90 38 26 	lds	r13, 0x2638	; 0x802638 <g_1pps_processed_hi+0x3>
   1cc7e:	e0 90 39 26 	lds	r14, 0x2639	; 0x802639 <g_1pps_processed_hi+0x4>
   1cc82:	f0 90 3a 26 	lds	r15, 0x263A	; 0x80263a <g_1pps_processed_hi+0x5>
   1cc86:	00 91 3b 26 	lds	r16, 0x263B	; 0x80263b <g_1pps_processed_hi+0x6>
   1cc8a:	10 91 3c 26 	lds	r17, 0x263C	; 0x80263c <g_1pps_processed_hi+0x7>
   1cc8e:	2a 2d       	mov	r18, r10
   1cc90:	3b 2d       	mov	r19, r11
   1cc92:	4c 2d       	mov	r20, r12
   1cc94:	5d 2d       	mov	r21, r13
   1cc96:	6e 2d       	mov	r22, r14
   1cc98:	7f 2d       	mov	r23, r15
   1cc9a:	80 2f       	mov	r24, r16
   1cc9c:	91 2f       	mov	r25, r17
   1cc9e:	a0 e0       	ldi	r26, 0x00	; 0
   1cca0:	0f 94 89 30 	call	0x26112	; 0x26112 <__cmpdi2_s8>
   1cca4:	09 f4       	brne	.+2      	; 0x1cca8 <isr_100ms_main_1pps+0xe2>
   1cca6:	9a c0       	rjmp	.+308    	; 0x1cddc <isr_100ms_main_1pps+0x216>
				/* Calculate diff-time */
				l_1pps_last_diff = (int16_t)g_1pps_last_lo - (int16_t)g_1pps_processed_lo;
   1cca8:	80 91 24 26 	lds	r24, 0x2624	; 0x802624 <g_1pps_last_lo>
   1ccac:	90 91 25 26 	lds	r25, 0x2625	; 0x802625 <g_1pps_last_lo+0x1>
   1ccb0:	9c 01       	movw	r18, r24
   1ccb2:	80 91 33 26 	lds	r24, 0x2633	; 0x802633 <g_1pps_processed_lo>
   1ccb6:	90 91 34 26 	lds	r25, 0x2634	; 0x802634 <g_1pps_processed_lo+0x1>
   1ccba:	a9 01       	movw	r20, r18
   1ccbc:	48 1b       	sub	r20, r24
   1ccbe:	59 0b       	sbc	r21, r25
   1ccc0:	ca 01       	movw	r24, r20
   1ccc2:	8b 83       	std	Y+3, r24	; 0x03
   1ccc4:	9c 83       	std	Y+4, r25	; 0x04

				/* Border values */
				if (l_1pps_last_diff < (C_TCC1_BORDER_OFFSET - C_TCC1_PERIOD)) {
   1ccc6:	8b 81       	ldd	r24, Y+3	; 0x03
   1ccc8:	9c 81       	ldd	r25, Y+4	; 0x04
   1ccca:	88 38       	cpi	r24, 0x88	; 136
   1cccc:	96 49       	sbci	r25, 0x96	; 150
   1ccce:	3c f4       	brge	.+14     	; 0x1ccde <isr_100ms_main_1pps+0x118>
					l_1pps_last_diff += C_TCC1_PERIOD;
   1ccd0:	8b 81       	ldd	r24, Y+3	; 0x03
   1ccd2:	9c 81       	ldd	r25, Y+4	; 0x04
   1ccd4:	80 5d       	subi	r24, 0xD0	; 208
   1ccd6:	9a 48       	sbci	r25, 0x8A	; 138
   1ccd8:	8b 83       	std	Y+3, r24	; 0x03
   1ccda:	9c 83       	std	Y+4, r25	; 0x04
   1ccdc:	0b c0       	rjmp	.+22     	; 0x1ccf4 <isr_100ms_main_1pps+0x12e>
				} else if ((C_TCC1_PERIOD - C_TCC1_BORDER_OFFSET) < l_1pps_last_diff) {
   1ccde:	8b 81       	ldd	r24, Y+3	; 0x03
   1cce0:	9c 81       	ldd	r25, Y+4	; 0x04
   1cce2:	89 37       	cpi	r24, 0x79	; 121
   1cce4:	99 46       	sbci	r25, 0x69	; 105
   1cce6:	34 f0       	brlt	.+12     	; 0x1ccf4 <isr_100ms_main_1pps+0x12e>
					l_1pps_last_diff -= C_TCC1_PERIOD;
   1cce8:	8b 81       	ldd	r24, Y+3	; 0x03
   1ccea:	9c 81       	ldd	r25, Y+4	; 0x04
   1ccec:	80 53       	subi	r24, 0x30	; 48
   1ccee:	95 47       	sbci	r25, 0x75	; 117
   1ccf0:	8b 83       	std	Y+3, r24	; 0x03
   1ccf2:	9c 83       	std	Y+4, r25	; 0x04
				}

				/* Window check */
				if ((-C_TCC1_SPAN_HALF <= l_1pps_last_diff) && (l_1pps_last_diff <= C_TCC1_SPAN_HALF)) {	// +/- 1.67 s
   1ccf4:	8b 81       	ldd	r24, Y+3	; 0x03
   1ccf6:	9c 81       	ldd	r25, Y+4	; 0x04
   1ccf8:	8e 3c       	cpi	r24, 0xCE	; 206
   1ccfa:	9f 4f       	sbci	r25, 0xFF	; 255
   1ccfc:	44 f0       	brlt	.+16     	; 0x1cd0e <isr_100ms_main_1pps+0x148>
   1ccfe:	8b 81       	ldd	r24, Y+3	; 0x03
   1cd00:	9c 81       	ldd	r25, Y+4	; 0x04
   1cd02:	c3 97       	sbiw	r24, 0x33	; 51
   1cd04:	24 f4       	brge	.+8      	; 0x1cd0e <isr_100ms_main_1pps+0x148>
					inSpan		= true;
   1cd06:	81 e0       	ldi	r24, 0x01	; 1
   1cd08:	8a 83       	std	Y+2, r24	; 0x02
					doUpdate	= true;
   1cd0a:	81 e0       	ldi	r24, 0x01	; 1
   1cd0c:	89 83       	std	Y+1, r24	; 0x01
				}

				/* Move slowly to meridian */
				if ((0 <= g_1pps_processed_lo) && (g_1pps_processed_lo < C_TCC1_MEAN_OFFSET)) {									// To early
   1cd0e:	80 91 33 26 	lds	r24, 0x2633	; 0x802633 <g_1pps_processed_lo>
   1cd12:	90 91 34 26 	lds	r25, 0x2634	; 0x802634 <g_1pps_processed_lo+0x1>
   1cd16:	88 3e       	cpi	r24, 0xE8	; 232
   1cd18:	93 40       	sbci	r25, 0x03	; 3
   1cd1a:	00 f5       	brcc	.+64     	; 0x1cd5c <isr_100ms_main_1pps+0x196>
					l_1pps_last_diff -= (C_TCC1_MEAN_OFFSET - g_1pps_processed_lo) / 40;
   1cd1c:	4b 81       	ldd	r20, Y+3	; 0x03
   1cd1e:	5c 81       	ldd	r21, Y+4	; 0x04
   1cd20:	80 91 33 26 	lds	r24, 0x2633	; 0x802633 <g_1pps_processed_lo>
   1cd24:	90 91 34 26 	lds	r25, 0x2634	; 0x802634 <g_1pps_processed_lo+0x1>
   1cd28:	28 ee       	ldi	r18, 0xE8	; 232
   1cd2a:	33 e0       	ldi	r19, 0x03	; 3
   1cd2c:	b9 01       	movw	r22, r18
   1cd2e:	68 1b       	sub	r22, r24
   1cd30:	79 0b       	sbc	r23, r25
   1cd32:	cb 01       	movw	r24, r22
   1cd34:	9c 01       	movw	r18, r24
   1cd36:	ad ec       	ldi	r26, 0xCD	; 205
   1cd38:	bc ec       	ldi	r27, 0xCC	; 204
   1cd3a:	0f 94 f7 2e 	call	0x25dee	; 0x25dee <__umulhisi3>
   1cd3e:	96 95       	lsr	r25
   1cd40:	87 95       	ror	r24
   1cd42:	92 95       	swap	r25
   1cd44:	82 95       	swap	r24
   1cd46:	8f 70       	andi	r24, 0x0F	; 15
   1cd48:	89 27       	eor	r24, r25
   1cd4a:	9f 70       	andi	r25, 0x0F	; 15
   1cd4c:	89 27       	eor	r24, r25
   1cd4e:	9a 01       	movw	r18, r20
   1cd50:	28 1b       	sub	r18, r24
   1cd52:	39 0b       	sbc	r19, r25
   1cd54:	c9 01       	movw	r24, r18
   1cd56:	8b 83       	std	Y+3, r24	; 0x03
   1cd58:	9c 83       	std	Y+4, r25	; 0x04
   1cd5a:	28 c0       	rjmp	.+80     	; 0x1cdac <isr_100ms_main_1pps+0x1e6>

				} else if ((C_TCC1_MEAN_OFFSET < g_1pps_processed_lo) && (g_1pps_processed_lo <= (C_TCC1_MEAN_OFFSET << 1))) {	// To late
   1cd5c:	80 91 33 26 	lds	r24, 0x2633	; 0x802633 <g_1pps_processed_lo>
   1cd60:	90 91 34 26 	lds	r25, 0x2634	; 0x802634 <g_1pps_processed_lo+0x1>
   1cd64:	89 3e       	cpi	r24, 0xE9	; 233
   1cd66:	93 40       	sbci	r25, 0x03	; 3
   1cd68:	08 f1       	brcs	.+66     	; 0x1cdac <isr_100ms_main_1pps+0x1e6>
   1cd6a:	80 91 33 26 	lds	r24, 0x2633	; 0x802633 <g_1pps_processed_lo>
   1cd6e:	90 91 34 26 	lds	r25, 0x2634	; 0x802634 <g_1pps_processed_lo+0x1>
   1cd72:	81 3d       	cpi	r24, 0xD1	; 209
   1cd74:	97 40       	sbci	r25, 0x07	; 7
   1cd76:	d0 f4       	brcc	.+52     	; 0x1cdac <isr_100ms_main_1pps+0x1e6>
					l_1pps_last_diff += (g_1pps_processed_lo - C_TCC1_MEAN_OFFSET) / 40;
   1cd78:	80 91 33 26 	lds	r24, 0x2633	; 0x802633 <g_1pps_processed_lo>
   1cd7c:	90 91 34 26 	lds	r25, 0x2634	; 0x802634 <g_1pps_processed_lo+0x1>
   1cd80:	88 5e       	subi	r24, 0xE8	; 232
   1cd82:	93 40       	sbci	r25, 0x03	; 3
   1cd84:	9c 01       	movw	r18, r24
   1cd86:	ad ec       	ldi	r26, 0xCD	; 205
   1cd88:	bc ec       	ldi	r27, 0xCC	; 204
   1cd8a:	0f 94 f7 2e 	call	0x25dee	; 0x25dee <__umulhisi3>
   1cd8e:	9c 01       	movw	r18, r24
   1cd90:	36 95       	lsr	r19
   1cd92:	27 95       	ror	r18
   1cd94:	32 95       	swap	r19
   1cd96:	22 95       	swap	r18
   1cd98:	2f 70       	andi	r18, 0x0F	; 15
   1cd9a:	23 27       	eor	r18, r19
   1cd9c:	3f 70       	andi	r19, 0x0F	; 15
   1cd9e:	23 27       	eor	r18, r19
   1cda0:	8b 81       	ldd	r24, Y+3	; 0x03
   1cda2:	9c 81       	ldd	r25, Y+4	; 0x04
   1cda4:	82 0f       	add	r24, r18
   1cda6:	93 1f       	adc	r25, r19
   1cda8:	8b 83       	std	Y+3, r24	; 0x03
   1cdaa:	9c 83       	std	Y+4, r25	; 0x04
				}

				if (inSpan) {
   1cdac:	8a 81       	ldd	r24, Y+2	; 0x02
   1cdae:	88 23       	and	r24, r24
   1cdb0:	19 f0       	breq	.+6      	; 0x1cdb8 <isr_100ms_main_1pps+0x1f2>
					g_1pps_processed_outOfSync = 0;
   1cdb2:	10 92 3e 26 	sts	0x263E, r1	; 0x80263e <g_1pps_processed_outOfSync>

				} else if ((C_TCC1_MEAN_OFFSET < g_1pps_processed_lo) && (g_1pps_processed_lo <= (C_TCC1_MEAN_OFFSET << 1))) {	// To late
					l_1pps_last_diff += (g_1pps_processed_lo - C_TCC1_MEAN_OFFSET) / 40;
				}

				if (inSpan) {
   1cdb6:	15 c0       	rjmp	.+42     	; 0x1cde2 <isr_100ms_main_1pps+0x21c>
					g_1pps_processed_outOfSync = 0;
				} else {
					/* Re-align meridian */
					if (g_1pps_processed_outOfSync > 10) {
   1cdb8:	80 91 3e 26 	lds	r24, 0x263E	; 0x80263e <g_1pps_processed_outOfSync>
   1cdbc:	8b 30       	cpi	r24, 0x0B	; 11
   1cdbe:	20 f0       	brcs	.+8      	; 0x1cdc8 <isr_100ms_main_1pps+0x202>
						doUpdate			= true;
   1cdc0:	81 e0       	ldi	r24, 0x01	; 1
   1cdc2:	89 83       	std	Y+1, r24	; 0x01
						l_1pps_last_diff	= 0;
   1cdc4:	1b 82       	std	Y+3, r1	; 0x03
   1cdc6:	1c 82       	std	Y+4, r1	; 0x04
					}

					if (g_1pps_processed_outOfSync < 255) {
   1cdc8:	80 91 3e 26 	lds	r24, 0x263E	; 0x80263e <g_1pps_processed_outOfSync>
   1cdcc:	8f 3f       	cpi	r24, 0xFF	; 255
   1cdce:	49 f0       	breq	.+18     	; 0x1cde2 <isr_100ms_main_1pps+0x21c>
						g_1pps_processed_outOfSync++;
   1cdd0:	80 91 3e 26 	lds	r24, 0x263E	; 0x80263e <g_1pps_processed_outOfSync>
   1cdd4:	8f 5f       	subi	r24, 0xFF	; 255
   1cdd6:	80 93 3e 26 	sts	0x263E, r24	; 0x80263e <g_1pps_processed_outOfSync>

				} else if ((C_TCC1_MEAN_OFFSET < g_1pps_processed_lo) && (g_1pps_processed_lo <= (C_TCC1_MEAN_OFFSET << 1))) {	// To late
					l_1pps_last_diff += (g_1pps_processed_lo - C_TCC1_MEAN_OFFSET) / 40;
				}

				if (inSpan) {
   1cdda:	03 c0       	rjmp	.+6      	; 0x1cde2 <isr_100ms_main_1pps+0x21c>
					}
				}

			} else {
				/* Preset with first event */
				doUpdate = true;
   1cddc:	81 e0       	ldi	r24, 0x01	; 1
   1cdde:	89 83       	std	Y+1, r24	; 0x01
   1cde0:	01 c0       	rjmp	.+2      	; 0x1cde4 <isr_100ms_main_1pps+0x21e>

				} else if ((C_TCC1_MEAN_OFFSET < g_1pps_processed_lo) && (g_1pps_processed_lo <= (C_TCC1_MEAN_OFFSET << 1))) {	// To late
					l_1pps_last_diff += (g_1pps_processed_lo - C_TCC1_MEAN_OFFSET) / 40;
				}

				if (inSpan) {
   1cde2:	00 00       	nop
			} else {
				/* Preset with first event */
				doUpdate = true;
			}

			if (doUpdate) {
   1cde4:	89 81       	ldd	r24, Y+1	; 0x01
   1cde6:	88 23       	and	r24, r24
   1cde8:	49 f1       	breq	.+82     	; 0x1ce3c <isr_100ms_main_1pps+0x276>
				g_1pps_processed_lo  = g_1pps_last_lo;
   1cdea:	80 91 24 26 	lds	r24, 0x2624	; 0x802624 <g_1pps_last_lo>
   1cdee:	90 91 25 26 	lds	r25, 0x2625	; 0x802625 <g_1pps_last_lo+0x1>
   1cdf2:	80 93 33 26 	sts	0x2633, r24	; 0x802633 <g_1pps_processed_lo>
   1cdf6:	90 93 34 26 	sts	0x2634, r25	; 0x802634 <g_1pps_processed_lo+0x1>
				g_1pps_processed_hi  = g_1pps_last_hi;
   1cdfa:	20 91 26 26 	lds	r18, 0x2626	; 0x802626 <g_1pps_last_hi>
   1cdfe:	30 91 27 26 	lds	r19, 0x2627	; 0x802627 <g_1pps_last_hi+0x1>
   1ce02:	40 91 28 26 	lds	r20, 0x2628	; 0x802628 <g_1pps_last_hi+0x2>
   1ce06:	50 91 29 26 	lds	r21, 0x2629	; 0x802629 <g_1pps_last_hi+0x3>
   1ce0a:	60 91 2a 26 	lds	r22, 0x262A	; 0x80262a <g_1pps_last_hi+0x4>
   1ce0e:	70 91 2b 26 	lds	r23, 0x262B	; 0x80262b <g_1pps_last_hi+0x5>
   1ce12:	80 91 2c 26 	lds	r24, 0x262C	; 0x80262c <g_1pps_last_hi+0x6>
   1ce16:	90 91 2d 26 	lds	r25, 0x262D	; 0x80262d <g_1pps_last_hi+0x7>
   1ce1a:	20 93 35 26 	sts	0x2635, r18	; 0x802635 <g_1pps_processed_hi>
   1ce1e:	30 93 36 26 	sts	0x2636, r19	; 0x802636 <g_1pps_processed_hi+0x1>
   1ce22:	40 93 37 26 	sts	0x2637, r20	; 0x802637 <g_1pps_processed_hi+0x2>
   1ce26:	50 93 38 26 	sts	0x2638, r21	; 0x802638 <g_1pps_processed_hi+0x3>
   1ce2a:	60 93 39 26 	sts	0x2639, r22	; 0x802639 <g_1pps_processed_hi+0x4>
   1ce2e:	70 93 3a 26 	sts	0x263A, r23	; 0x80263a <g_1pps_processed_hi+0x5>
   1ce32:	80 93 3b 26 	sts	0x263B, r24	; 0x80263b <g_1pps_processed_hi+0x6>
   1ce36:	90 93 3c 26 	sts	0x263C, r25	; 0x80263c <g_1pps_processed_hi+0x7>
   1ce3a:	38 c0       	rjmp	.+112    	; 0x1ceac <isr_100ms_main_1pps+0x2e6>
			} else {
				g_1pps_processed_hi += 1000;	// Advance 1000 ms further, keep lo value
   1ce3c:	a0 90 35 26 	lds	r10, 0x2635	; 0x802635 <g_1pps_processed_hi>
   1ce40:	b0 90 36 26 	lds	r11, 0x2636	; 0x802636 <g_1pps_processed_hi+0x1>
   1ce44:	c0 90 37 26 	lds	r12, 0x2637	; 0x802637 <g_1pps_processed_hi+0x2>
   1ce48:	d0 90 38 26 	lds	r13, 0x2638	; 0x802638 <g_1pps_processed_hi+0x3>
   1ce4c:	e0 90 39 26 	lds	r14, 0x2639	; 0x802639 <g_1pps_processed_hi+0x4>
   1ce50:	f0 90 3a 26 	lds	r15, 0x263A	; 0x80263a <g_1pps_processed_hi+0x5>
   1ce54:	00 91 3b 26 	lds	r16, 0x263B	; 0x80263b <g_1pps_processed_hi+0x6>
   1ce58:	10 91 3c 26 	lds	r17, 0x263C	; 0x80263c <g_1pps_processed_hi+0x7>
   1ce5c:	2a 2d       	mov	r18, r10
   1ce5e:	3b 2d       	mov	r19, r11
   1ce60:	4c 2d       	mov	r20, r12
   1ce62:	5d 2d       	mov	r21, r13
   1ce64:	6e 2d       	mov	r22, r14
   1ce66:	7f 2d       	mov	r23, r15
   1ce68:	80 2f       	mov	r24, r16
   1ce6a:	91 2f       	mov	r25, r17
   1ce6c:	28 51       	subi	r18, 0x18	; 24
   1ce6e:	3c 4f       	sbci	r19, 0xFC	; 252
   1ce70:	4f 4f       	sbci	r20, 0xFF	; 255
   1ce72:	5f 4f       	sbci	r21, 0xFF	; 255
   1ce74:	6f 4f       	sbci	r22, 0xFF	; 255
   1ce76:	7f 4f       	sbci	r23, 0xFF	; 255
   1ce78:	8f 4f       	sbci	r24, 0xFF	; 255
   1ce7a:	9f 4f       	sbci	r25, 0xFF	; 255
   1ce7c:	a2 2e       	mov	r10, r18
   1ce7e:	b3 2e       	mov	r11, r19
   1ce80:	c4 2e       	mov	r12, r20
   1ce82:	d5 2e       	mov	r13, r21
   1ce84:	e6 2e       	mov	r14, r22
   1ce86:	f7 2e       	mov	r15, r23
   1ce88:	08 2f       	mov	r16, r24
   1ce8a:	19 2f       	mov	r17, r25
   1ce8c:	a0 92 35 26 	sts	0x2635, r10	; 0x802635 <g_1pps_processed_hi>
   1ce90:	b0 92 36 26 	sts	0x2636, r11	; 0x802636 <g_1pps_processed_hi+0x1>
   1ce94:	c0 92 37 26 	sts	0x2637, r12	; 0x802637 <g_1pps_processed_hi+0x2>
   1ce98:	d0 92 38 26 	sts	0x2638, r13	; 0x802638 <g_1pps_processed_hi+0x3>
   1ce9c:	e0 92 39 26 	sts	0x2639, r14	; 0x802639 <g_1pps_processed_hi+0x4>
   1cea0:	f0 92 3a 26 	sts	0x263A, r15	; 0x80263a <g_1pps_processed_hi+0x5>
   1cea4:	00 93 3b 26 	sts	0x263B, r16	; 0x80263b <g_1pps_processed_hi+0x6>
   1cea8:	10 93 3c 26 	sts	0x263C, r17	; 0x80263c <g_1pps_processed_hi+0x7>
			}
		}

		/* Adjust the signals */
		g_1pps_last_new			= false;
   1ceac:	10 92 31 26 	sts	0x2631, r1	; 0x802631 <g_1pps_last_new>
		g_1pps_proceeded_avail	= true;
   1ceb0:	81 e0       	ldi	r24, 0x01	; 1
   1ceb2:	80 93 3d 26 	sts	0x263D, r24	; 0x80263d <g_1pps_proceeded_avail>
		g_1pps_last_diff		= l_1pps_last_diff;
   1ceb6:	8b 81       	ldd	r24, Y+3	; 0x03
   1ceb8:	9c 81       	ldd	r25, Y+4	; 0x04
   1ceba:	80 93 2e 26 	sts	0x262E, r24	; 0x80262e <g_1pps_last_diff>
   1cebe:	90 93 2f 26 	sts	0x262F, r25	; 0x80262f <g_1pps_last_diff+0x1>
		g_1pps_last_inSpan		= inSpan;
   1cec2:	8a 81       	ldd	r24, Y+2	; 0x02
   1cec4:	80 93 30 26 	sts	0x2630, r24	; 0x802630 <g_1pps_last_inSpan>
		g_1pps_printtwi_avail	= true;
   1cec8:	81 e0       	ldi	r24, 0x01	; 1
   1ceca:	80 93 41 26 	sts	0x2641, r24	; 0x802641 <g_1pps_printtwi_avail>
		g_1pps_printusb_avail	= true;
   1cece:	81 e0       	ldi	r24, 0x01	; 1
   1ced0:	80 93 42 26 	sts	0x2642, r24	; 0x802642 <g_1pps_printusb_avail>

		/* Blink when new second starts */
		g_1pps_led				= inSpan ?  0x02 : 0x01;  // Green / Red
   1ced4:	8a 81       	ldd	r24, Y+2	; 0x02
   1ced6:	88 23       	and	r24, r24
   1ced8:	11 f0       	breq	.+4      	; 0x1cede <isr_100ms_main_1pps+0x318>
   1ceda:	82 e0       	ldi	r24, 0x02	; 2
   1cedc:	01 c0       	rjmp	.+2      	; 0x1cee0 <isr_100ms_main_1pps+0x31a>
   1cede:	81 e0       	ldi	r24, 0x01	; 1
   1cee0:	80 93 44 26 	sts	0x2644, r24	; 0x802644 <g_1pps_led>

		/* Show PLL inter-calculation values and states */
		if (g_usb_cdc_printStatusLines_1pps) {
   1cee4:	80 91 24 27 	lds	r24, 0x2724	; 0x802724 <g_usb_cdc_printStatusLines_1pps>
   1cee8:	88 23       	and	r24, r24
   1ceea:	09 f4       	brne	.+2      	; 0x1ceee <isr_100ms_main_1pps+0x328>
   1ceec:	6e c0       	rjmp	.+220    	; 0x1cfca <isr_100ms_main_1pps+0x404>
			char l_prepare_buf[C_TX_BUF_SIZE];

			int len = snprintf_P(l_prepare_buf, sizeof(l_prepare_buf), PM_DEBUG_MAIN_1PPS_1, l_1pps_last_diff, g_1pps_last_adjust, inSpan);
   1ceee:	8a 81       	ldd	r24, Y+2	; 0x02
   1cef0:	28 2f       	mov	r18, r24
   1cef2:	30 e0       	ldi	r19, 0x00	; 0
   1cef4:	80 91 32 26 	lds	r24, 0x2632	; 0x802632 <g_1pps_last_adjust>
   1cef8:	88 2f       	mov	r24, r24
   1cefa:	90 e0       	ldi	r25, 0x00	; 0
   1cefc:	43 2f       	mov	r20, r19
   1cefe:	4f 93       	push	r20
   1cf00:	2f 93       	push	r18
   1cf02:	29 2f       	mov	r18, r25
   1cf04:	2f 93       	push	r18
   1cf06:	8f 93       	push	r24
   1cf08:	8c 81       	ldd	r24, Y+4	; 0x04
   1cf0a:	8f 93       	push	r24
   1cf0c:	8b 81       	ldd	r24, Y+3	; 0x03
   1cf0e:	8f 93       	push	r24
   1cf10:	8e e5       	ldi	r24, 0x5E	; 94
   1cf12:	9e e3       	ldi	r25, 0x3E	; 62
   1cf14:	89 2f       	mov	r24, r25
   1cf16:	8f 93       	push	r24
   1cf18:	8e e5       	ldi	r24, 0x5E	; 94
   1cf1a:	9e e3       	ldi	r25, 0x3E	; 62
   1cf1c:	8f 93       	push	r24
   1cf1e:	1f 92       	push	r1
   1cf20:	80 e8       	ldi	r24, 0x80	; 128
   1cf22:	8f 93       	push	r24
   1cf24:	ce 01       	movw	r24, r28
   1cf26:	07 96       	adiw	r24, 0x07	; 7
   1cf28:	29 2f       	mov	r18, r25
   1cf2a:	2f 93       	push	r18
   1cf2c:	8f 93       	push	r24
   1cf2e:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
   1cf32:	6d b7       	in	r22, 0x3d	; 61
   1cf34:	7e b7       	in	r23, 0x3e	; 62
   1cf36:	64 5f       	subi	r22, 0xF4	; 244
   1cf38:	7f 4f       	sbci	r23, 0xFF	; 255
   1cf3a:	cd bf       	out	0x3d, r28	; 61
   1cf3c:	de bf       	out	0x3e, r29	; 62
   1cf3e:	8d 83       	std	Y+5, r24	; 0x05
   1cf40:	9e 83       	std	Y+6, r25	; 0x06
			udi_write_tx_buf(l_prepare_buf, min(len, sizeof(l_prepare_buf)), false);
   1cf42:	8d 81       	ldd	r24, Y+5	; 0x05
   1cf44:	9e 81       	ldd	r25, Y+6	; 0x06
   1cf46:	81 38       	cpi	r24, 0x81	; 129
   1cf48:	91 05       	cpc	r25, r1
   1cf4a:	10 f0       	brcs	.+4      	; 0x1cf50 <isr_100ms_main_1pps+0x38a>
   1cf4c:	80 e8       	ldi	r24, 0x80	; 128
   1cf4e:	90 e0       	ldi	r25, 0x00	; 0
   1cf50:	28 2f       	mov	r18, r24
   1cf52:	ce 01       	movw	r24, r28
   1cf54:	07 96       	adiw	r24, 0x07	; 7
   1cf56:	40 e0       	ldi	r20, 0x00	; 0
   1cf58:	62 2f       	mov	r22, r18
   1cf5a:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>
			len = snprintf_P(l_prepare_buf, sizeof(l_prepare_buf), PM_DEBUG_MAIN_1PPS_2, doUpdate, g_1pps_processed_outOfSync);
   1cf5e:	80 91 3e 26 	lds	r24, 0x263E	; 0x80263e <g_1pps_processed_outOfSync>
   1cf62:	28 2f       	mov	r18, r24
   1cf64:	30 e0       	ldi	r19, 0x00	; 0
   1cf66:	89 81       	ldd	r24, Y+1	; 0x01
   1cf68:	88 2f       	mov	r24, r24
   1cf6a:	90 e0       	ldi	r25, 0x00	; 0
   1cf6c:	43 2f       	mov	r20, r19
   1cf6e:	4f 93       	push	r20
   1cf70:	2f 93       	push	r18
   1cf72:	29 2f       	mov	r18, r25
   1cf74:	2f 93       	push	r18
   1cf76:	8f 93       	push	r24
   1cf78:	87 e9       	ldi	r24, 0x97	; 151
   1cf7a:	9e e3       	ldi	r25, 0x3E	; 62
   1cf7c:	89 2f       	mov	r24, r25
   1cf7e:	8f 93       	push	r24
   1cf80:	87 e9       	ldi	r24, 0x97	; 151
   1cf82:	9e e3       	ldi	r25, 0x3E	; 62
   1cf84:	8f 93       	push	r24
   1cf86:	1f 92       	push	r1
   1cf88:	80 e8       	ldi	r24, 0x80	; 128
   1cf8a:	8f 93       	push	r24
   1cf8c:	ce 01       	movw	r24, r28
   1cf8e:	07 96       	adiw	r24, 0x07	; 7
   1cf90:	29 2f       	mov	r18, r25
   1cf92:	2f 93       	push	r18
   1cf94:	8f 93       	push	r24
   1cf96:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
   1cf9a:	2d b7       	in	r18, 0x3d	; 61
   1cf9c:	3e b7       	in	r19, 0x3e	; 62
   1cf9e:	26 5f       	subi	r18, 0xF6	; 246
   1cfa0:	3f 4f       	sbci	r19, 0xFF	; 255
   1cfa2:	cd bf       	out	0x3d, r28	; 61
   1cfa4:	de bf       	out	0x3e, r29	; 62
   1cfa6:	8d 83       	std	Y+5, r24	; 0x05
   1cfa8:	9e 83       	std	Y+6, r25	; 0x06
			udi_write_tx_buf(l_prepare_buf, min(len, sizeof(l_prepare_buf)), false);
   1cfaa:	8d 81       	ldd	r24, Y+5	; 0x05
   1cfac:	9e 81       	ldd	r25, Y+6	; 0x06
   1cfae:	81 38       	cpi	r24, 0x81	; 129
   1cfb0:	91 05       	cpc	r25, r1
   1cfb2:	10 f0       	brcs	.+4      	; 0x1cfb8 <isr_100ms_main_1pps+0x3f2>
   1cfb4:	80 e8       	ldi	r24, 0x80	; 128
   1cfb6:	90 e0       	ldi	r25, 0x00	; 0
   1cfb8:	28 2f       	mov	r18, r24
   1cfba:	ce 01       	movw	r24, r28
   1cfbc:	07 96       	adiw	r24, 0x07	; 7
   1cfbe:	40 e0       	ldi	r20, 0x00	; 0
   1cfc0:	62 2f       	mov	r22, r18
   1cfc2:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>
   1cfc6:	01 c0       	rjmp	.+2      	; 0x1cfca <isr_100ms_main_1pps+0x404>
{
	/* Correct 1PPS time - called each second once */

	/* Leave when no new event has arrived */
	if (!g_1pps_last_new) {
		return;
   1cfc8:	00 00       	nop
			udi_write_tx_buf(l_prepare_buf, min(len, sizeof(l_prepare_buf)), false);
			len = snprintf_P(l_prepare_buf, sizeof(l_prepare_buf), PM_DEBUG_MAIN_1PPS_2, doUpdate, g_1pps_processed_outOfSync);
			udi_write_tx_buf(l_prepare_buf, min(len, sizeof(l_prepare_buf)), false);
		}
	}
}
   1cfca:	ca 57       	subi	r28, 0x7A	; 122
   1cfcc:	df 4f       	sbci	r29, 0xFF	; 255
   1cfce:	cd bf       	out	0x3d, r28	; 61
   1cfd0:	de bf       	out	0x3e, r29	; 62
   1cfd2:	df 91       	pop	r29
   1cfd4:	cf 91       	pop	r28
   1cfd6:	1f 91       	pop	r17
   1cfd8:	0f 91       	pop	r16
   1cfda:	ff 90       	pop	r15
   1cfdc:	ef 90       	pop	r14
   1cfde:	df 90       	pop	r13
   1cfe0:	cf 90       	pop	r12
   1cfe2:	bf 90       	pop	r11
   1cfe4:	af 90       	pop	r10
   1cfe6:	08 95       	ret

0001cfe8 <aprs_pos_delta_m>:


/* APRS alarming - detected activities */

uint16_t aprs_pos_delta_m(void)
{
   1cfe8:	cf 92       	push	r12
   1cfea:	df 92       	push	r13
   1cfec:	ef 92       	push	r14
   1cfee:	ff 92       	push	r15
   1cff0:	cf 93       	push	r28
   1cff2:	df 93       	push	r29
   1cff4:	cd b7       	in	r28, 0x3d	; 61
   1cff6:	de b7       	in	r29, 0x3e	; 62
   1cff8:	6d 97       	sbiw	r28, 0x1d	; 29
   1cffa:	cd bf       	out	0x3d, r28	; 61
   1cffc:	de bf       	out	0x3e, r29	; 62
	float				l_gns_lat;
	float				l_gns_lon;

	/* Get the current position */
	{
		irqflags_t flags = cpu_irq_save();
   1cffe:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1d002:	89 83       	std	Y+1, r24	; 0x01
		l_aprs_pos_anchor_lat = g_aprs_pos_anchor_lat;
   1d004:	80 91 fb 26 	lds	r24, 0x26FB	; 0x8026fb <g_aprs_pos_anchor_lat>
   1d008:	90 91 fc 26 	lds	r25, 0x26FC	; 0x8026fc <g_aprs_pos_anchor_lat+0x1>
   1d00c:	a0 91 fd 26 	lds	r26, 0x26FD	; 0x8026fd <g_aprs_pos_anchor_lat+0x2>
   1d010:	b0 91 fe 26 	lds	r27, 0x26FE	; 0x8026fe <g_aprs_pos_anchor_lat+0x3>
   1d014:	8a 83       	std	Y+2, r24	; 0x02
   1d016:	9b 83       	std	Y+3, r25	; 0x03
   1d018:	ac 83       	std	Y+4, r26	; 0x04
   1d01a:	bd 83       	std	Y+5, r27	; 0x05
		l_aprs_pos_anchor_lon = g_aprs_pos_anchor_lon;
   1d01c:	80 91 ff 26 	lds	r24, 0x26FF	; 0x8026ff <g_aprs_pos_anchor_lon>
   1d020:	90 91 00 27 	lds	r25, 0x2700	; 0x802700 <g_aprs_pos_anchor_lon+0x1>
   1d024:	a0 91 01 27 	lds	r26, 0x2701	; 0x802701 <g_aprs_pos_anchor_lon+0x2>
   1d028:	b0 91 02 27 	lds	r27, 0x2702	; 0x802702 <g_aprs_pos_anchor_lon+0x3>
   1d02c:	8e 83       	std	Y+6, r24	; 0x06
   1d02e:	9f 83       	std	Y+7, r25	; 0x07
   1d030:	a8 87       	std	Y+8, r26	; 0x08
   1d032:	b9 87       	std	Y+9, r27	; 0x09
		l_gns_lat = g_gns_lat;
   1d034:	80 91 48 26 	lds	r24, 0x2648	; 0x802648 <g_gns_lat>
   1d038:	90 91 49 26 	lds	r25, 0x2649	; 0x802649 <g_gns_lat+0x1>
   1d03c:	a0 91 4a 26 	lds	r26, 0x264A	; 0x80264a <g_gns_lat+0x2>
   1d040:	b0 91 4b 26 	lds	r27, 0x264B	; 0x80264b <g_gns_lat+0x3>
   1d044:	8a 87       	std	Y+10, r24	; 0x0a
   1d046:	9b 87       	std	Y+11, r25	; 0x0b
   1d048:	ac 87       	std	Y+12, r26	; 0x0c
   1d04a:	bd 87       	std	Y+13, r27	; 0x0d
		l_gns_lon = g_gns_lon;
   1d04c:	80 91 4c 26 	lds	r24, 0x264C	; 0x80264c <g_gns_lon>
   1d050:	90 91 4d 26 	lds	r25, 0x264D	; 0x80264d <g_gns_lon+0x1>
   1d054:	a0 91 4e 26 	lds	r26, 0x264E	; 0x80264e <g_gns_lon+0x2>
   1d058:	b0 91 4f 26 	lds	r27, 0x264F	; 0x80264f <g_gns_lon+0x3>
   1d05c:	8e 87       	std	Y+14, r24	; 0x0e
   1d05e:	9f 87       	std	Y+15, r25	; 0x0f
   1d060:	a8 8b       	std	Y+16, r26	; 0x10
   1d062:	b9 8b       	std	Y+17, r27	; 0x11
		cpu_irq_restore(flags);
   1d064:	89 81       	ldd	r24, Y+1	; 0x01
   1d066:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
	}

	/* Initial setting */
	if (!l_aprs_pos_anchor_lat && !l_aprs_pos_anchor_lon) {
   1d06a:	20 e0       	ldi	r18, 0x00	; 0
   1d06c:	30 e0       	ldi	r19, 0x00	; 0
   1d06e:	a9 01       	movw	r20, r18
   1d070:	6a 81       	ldd	r22, Y+2	; 0x02
   1d072:	7b 81       	ldd	r23, Y+3	; 0x03
   1d074:	8c 81       	ldd	r24, Y+4	; 0x04
   1d076:	9d 81       	ldd	r25, Y+5	; 0x05
   1d078:	0f 94 b8 26 	call	0x24d70	; 0x24d70 <__cmpsf2>
   1d07c:	88 23       	and	r24, r24
   1d07e:	79 f4       	brne	.+30     	; 0x1d09e <aprs_pos_delta_m+0xb6>
   1d080:	20 e0       	ldi	r18, 0x00	; 0
   1d082:	30 e0       	ldi	r19, 0x00	; 0
   1d084:	a9 01       	movw	r20, r18
   1d086:	6e 81       	ldd	r22, Y+6	; 0x06
   1d088:	7f 81       	ldd	r23, Y+7	; 0x07
   1d08a:	88 85       	ldd	r24, Y+8	; 0x08
   1d08c:	99 85       	ldd	r25, Y+9	; 0x09
   1d08e:	0f 94 b8 26 	call	0x24d70	; 0x24d70 <__cmpsf2>
   1d092:	88 23       	and	r24, r24
		aprs_pos_anchor();
   1d094:	21 f4       	brne	.+8      	; 0x1d09e <aprs_pos_delta_m+0xb6>
		return 0;
   1d096:	e1 d0       	rcall	.+450    	; 0x1d25a <aprs_pos_anchor>
   1d098:	80 e0       	ldi	r24, 0x00	; 0
   1d09a:	90 e0       	ldi	r25, 0x00	; 0
	}

	/* Simplified plane calculations - 1deg = 60nm; 1nm = 1852m */
	float l_dist_m_x	= 1852.f * 60.f * cos(l_gns_lat * M_PI / 180.f) *	(l_gns_lon >= l_aprs_pos_anchor_lon ?  (l_gns_lon - l_aprs_pos_anchor_lon) : (l_aprs_pos_anchor_lon - l_gns_lon));
   1d09c:	d4 c0       	rjmp	.+424    	; 0x1d246 <aprs_pos_delta_m+0x25e>
   1d09e:	2b ed       	ldi	r18, 0xDB	; 219
   1d0a0:	3f e0       	ldi	r19, 0x0F	; 15
   1d0a2:	49 e4       	ldi	r20, 0x49	; 73
   1d0a4:	50 e4       	ldi	r21, 0x40	; 64
   1d0a6:	6a 85       	ldd	r22, Y+10	; 0x0a
   1d0a8:	7b 85       	ldd	r23, Y+11	; 0x0b
   1d0aa:	8c 85       	ldd	r24, Y+12	; 0x0c
   1d0ac:	9d 85       	ldd	r25, Y+13	; 0x0d
   1d0ae:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   1d0b2:	dc 01       	movw	r26, r24
   1d0b4:	cb 01       	movw	r24, r22
   1d0b6:	20 e0       	ldi	r18, 0x00	; 0
   1d0b8:	30 e0       	ldi	r19, 0x00	; 0
   1d0ba:	44 e3       	ldi	r20, 0x34	; 52
   1d0bc:	53 e4       	ldi	r21, 0x43	; 67
   1d0be:	bc 01       	movw	r22, r24
   1d0c0:	cd 01       	movw	r24, r26
   1d0c2:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   1d0c6:	dc 01       	movw	r26, r24
   1d0c8:	cb 01       	movw	r24, r22
   1d0ca:	bc 01       	movw	r22, r24
   1d0cc:	cd 01       	movw	r24, r26
   1d0ce:	0f 94 bc 26 	call	0x24d78	; 0x24d78 <cos>
   1d0d2:	dc 01       	movw	r26, r24
   1d0d4:	cb 01       	movw	r24, r22
   1d0d6:	20 e0       	ldi	r18, 0x00	; 0
   1d0d8:	38 e0       	ldi	r19, 0x08	; 8
   1d0da:	49 ed       	ldi	r20, 0xD9	; 217
   1d0dc:	57 e4       	ldi	r21, 0x47	; 71
   1d0de:	bc 01       	movw	r22, r24
   1d0e0:	cd 01       	movw	r24, r26
   1d0e2:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   1d0e6:	dc 01       	movw	r26, r24
   1d0e8:	cb 01       	movw	r24, r22
   1d0ea:	6c 01       	movw	r12, r24
   1d0ec:	7d 01       	movw	r14, r26
   1d0ee:	2e 81       	ldd	r18, Y+6	; 0x06
   1d0f0:	3f 81       	ldd	r19, Y+7	; 0x07
   1d0f2:	48 85       	ldd	r20, Y+8	; 0x08
   1d0f4:	59 85       	ldd	r21, Y+9	; 0x09
   1d0f6:	6e 85       	ldd	r22, Y+14	; 0x0e
   1d0f8:	7f 85       	ldd	r23, Y+15	; 0x0f
   1d0fa:	88 89       	ldd	r24, Y+16	; 0x10
   1d0fc:	99 89       	ldd	r25, Y+17	; 0x11
   1d0fe:	0f 94 cb 28 	call	0x25196	; 0x25196 <__gesf2>
   1d102:	88 23       	and	r24, r24
   1d104:	6c f0       	brlt	.+26     	; 0x1d120 <aprs_pos_delta_m+0x138>
   1d106:	2e 81       	ldd	r18, Y+6	; 0x06
   1d108:	3f 81       	ldd	r19, Y+7	; 0x07
   1d10a:	48 85       	ldd	r20, Y+8	; 0x08
   1d10c:	59 85       	ldd	r21, Y+9	; 0x09
   1d10e:	6e 85       	ldd	r22, Y+14	; 0x0e
   1d110:	7f 85       	ldd	r23, Y+15	; 0x0f
   1d112:	88 89       	ldd	r24, Y+16	; 0x10
   1d114:	99 89       	ldd	r25, Y+17	; 0x11
   1d116:	0f 94 53 26 	call	0x24ca6	; 0x24ca6 <__subsf3>
   1d11a:	dc 01       	movw	r26, r24
   1d11c:	cb 01       	movw	r24, r22
   1d11e:	0c c0       	rjmp	.+24     	; 0x1d138 <aprs_pos_delta_m+0x150>
   1d120:	2e 85       	ldd	r18, Y+14	; 0x0e
   1d122:	3f 85       	ldd	r19, Y+15	; 0x0f
   1d124:	48 89       	ldd	r20, Y+16	; 0x10
   1d126:	59 89       	ldd	r21, Y+17	; 0x11
   1d128:	6e 81       	ldd	r22, Y+6	; 0x06
   1d12a:	7f 81       	ldd	r23, Y+7	; 0x07
   1d12c:	88 85       	ldd	r24, Y+8	; 0x08
   1d12e:	99 85       	ldd	r25, Y+9	; 0x09
   1d130:	0f 94 53 26 	call	0x24ca6	; 0x24ca6 <__subsf3>
   1d134:	dc 01       	movw	r26, r24
   1d136:	cb 01       	movw	r24, r22
   1d138:	9c 01       	movw	r18, r24
   1d13a:	ad 01       	movw	r20, r26
   1d13c:	c7 01       	movw	r24, r14
   1d13e:	b6 01       	movw	r22, r12
   1d140:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   1d144:	dc 01       	movw	r26, r24
   1d146:	cb 01       	movw	r24, r22
   1d148:	8a 8b       	std	Y+18, r24	; 0x12
   1d14a:	9b 8b       	std	Y+19, r25	; 0x13
   1d14c:	ac 8b       	std	Y+20, r26	; 0x14
	float l_dist_m_y	= 1852.f * 60.f * 									(l_gns_lat >= l_aprs_pos_anchor_lat ?  (l_gns_lat - l_aprs_pos_anchor_lat) : (l_aprs_pos_anchor_lat - l_gns_lat));
   1d14e:	bd 8b       	std	Y+21, r27	; 0x15
   1d150:	2a 81       	ldd	r18, Y+2	; 0x02
   1d152:	3b 81       	ldd	r19, Y+3	; 0x03
   1d154:	4c 81       	ldd	r20, Y+4	; 0x04
   1d156:	5d 81       	ldd	r21, Y+5	; 0x05
   1d158:	6a 85       	ldd	r22, Y+10	; 0x0a
   1d15a:	7b 85       	ldd	r23, Y+11	; 0x0b
   1d15c:	8c 85       	ldd	r24, Y+12	; 0x0c
   1d15e:	9d 85       	ldd	r25, Y+13	; 0x0d
   1d160:	0f 94 cb 28 	call	0x25196	; 0x25196 <__gesf2>
   1d164:	88 23       	and	r24, r24
   1d166:	bc f0       	brlt	.+46     	; 0x1d196 <aprs_pos_delta_m+0x1ae>
   1d168:	2a 81       	ldd	r18, Y+2	; 0x02
   1d16a:	3b 81       	ldd	r19, Y+3	; 0x03
   1d16c:	4c 81       	ldd	r20, Y+4	; 0x04
   1d16e:	5d 81       	ldd	r21, Y+5	; 0x05
   1d170:	6a 85       	ldd	r22, Y+10	; 0x0a
   1d172:	7b 85       	ldd	r23, Y+11	; 0x0b
   1d174:	8c 85       	ldd	r24, Y+12	; 0x0c
   1d176:	9d 85       	ldd	r25, Y+13	; 0x0d
   1d178:	0f 94 53 26 	call	0x24ca6	; 0x24ca6 <__subsf3>
   1d17c:	dc 01       	movw	r26, r24
   1d17e:	cb 01       	movw	r24, r22
   1d180:	20 e0       	ldi	r18, 0x00	; 0
   1d182:	38 e0       	ldi	r19, 0x08	; 8
   1d184:	49 ed       	ldi	r20, 0xD9	; 217
   1d186:	57 e4       	ldi	r21, 0x47	; 71
   1d188:	bc 01       	movw	r22, r24
   1d18a:	cd 01       	movw	r24, r26
   1d18c:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   1d190:	dc 01       	movw	r26, r24
   1d192:	cb 01       	movw	r24, r22
   1d194:	16 c0       	rjmp	.+44     	; 0x1d1c2 <aprs_pos_delta_m+0x1da>
   1d196:	2a 85       	ldd	r18, Y+10	; 0x0a
   1d198:	3b 85       	ldd	r19, Y+11	; 0x0b
   1d19a:	4c 85       	ldd	r20, Y+12	; 0x0c
   1d19c:	5d 85       	ldd	r21, Y+13	; 0x0d
   1d19e:	6a 81       	ldd	r22, Y+2	; 0x02
   1d1a0:	7b 81       	ldd	r23, Y+3	; 0x03
   1d1a2:	8c 81       	ldd	r24, Y+4	; 0x04
   1d1a4:	9d 81       	ldd	r25, Y+5	; 0x05
   1d1a6:	0f 94 53 26 	call	0x24ca6	; 0x24ca6 <__subsf3>
   1d1aa:	dc 01       	movw	r26, r24
   1d1ac:	cb 01       	movw	r24, r22
   1d1ae:	20 e0       	ldi	r18, 0x00	; 0
   1d1b0:	38 e0       	ldi	r19, 0x08	; 8
   1d1b2:	49 ed       	ldi	r20, 0xD9	; 217
   1d1b4:	57 e4       	ldi	r21, 0x47	; 71
   1d1b6:	bc 01       	movw	r22, r24
   1d1b8:	cd 01       	movw	r24, r26
   1d1ba:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   1d1be:	dc 01       	movw	r26, r24
   1d1c0:	cb 01       	movw	r24, r22
   1d1c2:	8e 8b       	std	Y+22, r24	; 0x16
   1d1c4:	9f 8b       	std	Y+23, r25	; 0x17
   1d1c6:	a8 8f       	std	Y+24, r26	; 0x18
	float l_dist_m = 0.5f + sqrtf(l_dist_m_x * l_dist_m_x + l_dist_m_y * l_dist_m_y);
   1d1c8:	b9 8f       	std	Y+25, r27	; 0x19
   1d1ca:	2a 89       	ldd	r18, Y+18	; 0x12
   1d1cc:	3b 89       	ldd	r19, Y+19	; 0x13
   1d1ce:	4c 89       	ldd	r20, Y+20	; 0x14
   1d1d0:	5d 89       	ldd	r21, Y+21	; 0x15
   1d1d2:	6a 89       	ldd	r22, Y+18	; 0x12
   1d1d4:	7b 89       	ldd	r23, Y+19	; 0x13
   1d1d6:	8c 89       	ldd	r24, Y+20	; 0x14
   1d1d8:	9d 89       	ldd	r25, Y+21	; 0x15
   1d1da:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   1d1de:	dc 01       	movw	r26, r24
   1d1e0:	cb 01       	movw	r24, r22
   1d1e2:	6c 01       	movw	r12, r24
   1d1e4:	7d 01       	movw	r14, r26
   1d1e6:	2e 89       	ldd	r18, Y+22	; 0x16
   1d1e8:	3f 89       	ldd	r19, Y+23	; 0x17
   1d1ea:	48 8d       	ldd	r20, Y+24	; 0x18
   1d1ec:	59 8d       	ldd	r21, Y+25	; 0x19
   1d1ee:	6e 89       	ldd	r22, Y+22	; 0x16
   1d1f0:	7f 89       	ldd	r23, Y+23	; 0x17
   1d1f2:	88 8d       	ldd	r24, Y+24	; 0x18
   1d1f4:	99 8d       	ldd	r25, Y+25	; 0x19
   1d1f6:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   1d1fa:	dc 01       	movw	r26, r24
   1d1fc:	cb 01       	movw	r24, r22
   1d1fe:	9c 01       	movw	r18, r24
   1d200:	ad 01       	movw	r20, r26
   1d202:	c7 01       	movw	r24, r14
   1d204:	b6 01       	movw	r22, r12
   1d206:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
   1d20a:	dc 01       	movw	r26, r24
   1d20c:	cb 01       	movw	r24, r22
   1d20e:	bc 01       	movw	r22, r24
   1d210:	cd 01       	movw	r24, r26
   1d212:	0f 94 cd 29 	call	0x2539a	; 0x2539a <sqrt>
   1d216:	dc 01       	movw	r26, r24
   1d218:	cb 01       	movw	r24, r22
   1d21a:	20 e0       	ldi	r18, 0x00	; 0
   1d21c:	30 e0       	ldi	r19, 0x00	; 0
   1d21e:	40 e0       	ldi	r20, 0x00	; 0
   1d220:	5f e3       	ldi	r21, 0x3F	; 63
   1d222:	bc 01       	movw	r22, r24
   1d224:	cd 01       	movw	r24, r26
   1d226:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
   1d22a:	dc 01       	movw	r26, r24
   1d22c:	cb 01       	movw	r24, r22
   1d22e:	8a 8f       	std	Y+26, r24	; 0x1a
   1d230:	9b 8f       	std	Y+27, r25	; 0x1b
   1d232:	ac 8f       	std	Y+28, r26	; 0x1c

	return (uint16_t)l_dist_m;
   1d234:	bd 8f       	std	Y+29, r27	; 0x1d
   1d236:	6a 8d       	ldd	r22, Y+26	; 0x1a
   1d238:	7b 8d       	ldd	r23, Y+27	; 0x1b
   1d23a:	8c 8d       	ldd	r24, Y+28	; 0x1c
   1d23c:	9d 8d       	ldd	r25, Y+29	; 0x1d
   1d23e:	0f 94 66 27 	call	0x24ecc	; 0x24ecc <__fixunssfsi>
   1d242:	dc 01       	movw	r26, r24
}
   1d244:	cb 01       	movw	r24, r22
   1d246:	6d 96       	adiw	r28, 0x1d	; 29
   1d248:	cd bf       	out	0x3d, r28	; 61
   1d24a:	de bf       	out	0x3e, r29	; 62
   1d24c:	df 91       	pop	r29
   1d24e:	cf 91       	pop	r28
   1d250:	ff 90       	pop	r15
   1d252:	ef 90       	pop	r14
   1d254:	df 90       	pop	r13
   1d256:	cf 90       	pop	r12
   1d258:	08 95       	ret

0001d25a <aprs_pos_anchor>:

void aprs_pos_anchor(void)
{
   1d25a:	cf 93       	push	r28
   1d25c:	df 93       	push	r29
   1d25e:	1f 92       	push	r1
   1d260:	cd b7       	in	r28, 0x3d	; 61
   1d262:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags = cpu_irq_save();
   1d264:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1d268:	89 83       	std	Y+1, r24	; 0x01
	g_aprs_pos_anchor_lat = g_gns_lat;
   1d26a:	80 91 48 26 	lds	r24, 0x2648	; 0x802648 <g_gns_lat>
   1d26e:	90 91 49 26 	lds	r25, 0x2649	; 0x802649 <g_gns_lat+0x1>
   1d272:	a0 91 4a 26 	lds	r26, 0x264A	; 0x80264a <g_gns_lat+0x2>
   1d276:	b0 91 4b 26 	lds	r27, 0x264B	; 0x80264b <g_gns_lat+0x3>
   1d27a:	80 93 fb 26 	sts	0x26FB, r24	; 0x8026fb <g_aprs_pos_anchor_lat>
   1d27e:	90 93 fc 26 	sts	0x26FC, r25	; 0x8026fc <g_aprs_pos_anchor_lat+0x1>
   1d282:	a0 93 fd 26 	sts	0x26FD, r26	; 0x8026fd <g_aprs_pos_anchor_lat+0x2>
   1d286:	b0 93 fe 26 	sts	0x26FE, r27	; 0x8026fe <g_aprs_pos_anchor_lat+0x3>
	g_aprs_pos_anchor_lon = g_gns_lon;
   1d28a:	80 91 4c 26 	lds	r24, 0x264C	; 0x80264c <g_gns_lon>
   1d28e:	90 91 4d 26 	lds	r25, 0x264D	; 0x80264d <g_gns_lon+0x1>
   1d292:	a0 91 4e 26 	lds	r26, 0x264E	; 0x80264e <g_gns_lon+0x2>
   1d296:	b0 91 4f 26 	lds	r27, 0x264F	; 0x80264f <g_gns_lon+0x3>
   1d29a:	80 93 ff 26 	sts	0x26FF, r24	; 0x8026ff <g_aprs_pos_anchor_lon>
   1d29e:	90 93 00 27 	sts	0x2700, r25	; 0x802700 <g_aprs_pos_anchor_lon+0x1>
   1d2a2:	a0 93 01 27 	sts	0x2701, r26	; 0x802701 <g_aprs_pos_anchor_lon+0x2>
   1d2a6:	b0 93 02 27 	sts	0x2702, r27	; 0x802702 <g_aprs_pos_anchor_lon+0x3>
	cpu_irq_restore(flags);
   1d2aa:	89 81       	ldd	r24, Y+1	; 0x01
   1d2ac:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
}
   1d2b0:	00 00       	nop
   1d2b2:	0f 90       	pop	r0
   1d2b4:	df 91       	pop	r29
   1d2b6:	cf 91       	pop	r28
   1d2b8:	08 95       	ret

0001d2ba <aprs_gyro_total_dps_1000>:

uint16_t aprs_gyro_total_dps_1000(void)
{
   1d2ba:	cf 92       	push	r12
   1d2bc:	df 92       	push	r13
   1d2be:	ef 92       	push	r14
   1d2c0:	ff 92       	push	r15
   1d2c2:	cf 93       	push	r28
   1d2c4:	df 93       	push	r29
   1d2c6:	cd b7       	in	r28, 0x3d	; 61
   1d2c8:	de b7       	in	r29, 0x3e	; 62
   1d2ca:	61 97       	sbiw	r28, 0x11	; 17
   1d2cc:	cd bf       	out	0x3d, r28	; 61
   1d2ce:	de bf       	out	0x3e, r29	; 62
	volatile float l_twi1_gyro_1_gyro_y_mdps;
	volatile float l_twi1_gyro_1_gyro_z_mdps;

	/* Get the current position */
	{
		irqflags_t flags = cpu_irq_save();
   1d2d0:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1d2d4:	89 83       	std	Y+1, r24	; 0x01
		l_twi1_gyro_1_gyro_x_mdps = g_twi1_gyro_1_gyro_x_mdps;
   1d2d6:	80 91 f8 29 	lds	r24, 0x29F8	; 0x8029f8 <g_twi1_gyro_1_gyro_x_mdps>
   1d2da:	90 91 f9 29 	lds	r25, 0x29F9	; 0x8029f9 <g_twi1_gyro_1_gyro_x_mdps+0x1>
   1d2de:	a0 91 fa 29 	lds	r26, 0x29FA	; 0x8029fa <g_twi1_gyro_1_gyro_x_mdps+0x2>
   1d2e2:	b0 91 fb 29 	lds	r27, 0x29FB	; 0x8029fb <g_twi1_gyro_1_gyro_x_mdps+0x3>
   1d2e6:	bc 01       	movw	r22, r24
   1d2e8:	cd 01       	movw	r24, r26
   1d2ea:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   1d2ee:	dc 01       	movw	r26, r24
   1d2f0:	cb 01       	movw	r24, r22
   1d2f2:	8e 83       	std	Y+6, r24	; 0x06
   1d2f4:	9f 83       	std	Y+7, r25	; 0x07
   1d2f6:	a8 87       	std	Y+8, r26	; 0x08
   1d2f8:	b9 87       	std	Y+9, r27	; 0x09
		l_twi1_gyro_1_gyro_y_mdps = g_twi1_gyro_1_gyro_y_mdps;
   1d2fa:	80 91 fc 29 	lds	r24, 0x29FC	; 0x8029fc <g_twi1_gyro_1_gyro_y_mdps>
   1d2fe:	90 91 fd 29 	lds	r25, 0x29FD	; 0x8029fd <g_twi1_gyro_1_gyro_y_mdps+0x1>
   1d302:	a0 91 fe 29 	lds	r26, 0x29FE	; 0x8029fe <g_twi1_gyro_1_gyro_y_mdps+0x2>
   1d306:	b0 91 ff 29 	lds	r27, 0x29FF	; 0x8029ff <g_twi1_gyro_1_gyro_y_mdps+0x3>
   1d30a:	bc 01       	movw	r22, r24
   1d30c:	cd 01       	movw	r24, r26
   1d30e:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   1d312:	dc 01       	movw	r26, r24
   1d314:	cb 01       	movw	r24, r22
   1d316:	8a 87       	std	Y+10, r24	; 0x0a
   1d318:	9b 87       	std	Y+11, r25	; 0x0b
   1d31a:	ac 87       	std	Y+12, r26	; 0x0c
   1d31c:	bd 87       	std	Y+13, r27	; 0x0d
		l_twi1_gyro_1_gyro_z_mdps = g_twi1_gyro_1_gyro_z_mdps;
   1d31e:	80 91 00 2a 	lds	r24, 0x2A00	; 0x802a00 <g_twi1_gyro_1_gyro_z_mdps>
   1d322:	90 91 01 2a 	lds	r25, 0x2A01	; 0x802a01 <g_twi1_gyro_1_gyro_z_mdps+0x1>
   1d326:	a0 91 02 2a 	lds	r26, 0x2A02	; 0x802a02 <g_twi1_gyro_1_gyro_z_mdps+0x2>
   1d32a:	b0 91 03 2a 	lds	r27, 0x2A03	; 0x802a03 <g_twi1_gyro_1_gyro_z_mdps+0x3>
   1d32e:	bc 01       	movw	r22, r24
   1d330:	cd 01       	movw	r24, r26
   1d332:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   1d336:	dc 01       	movw	r26, r24
   1d338:	cb 01       	movw	r24, r22
   1d33a:	8e 87       	std	Y+14, r24	; 0x0e
   1d33c:	9f 87       	std	Y+15, r25	; 0x0f
   1d33e:	a8 8b       	std	Y+16, r26	; 0x10
   1d340:	b9 8b       	std	Y+17, r27	; 0x11
		cpu_irq_restore(flags);
   1d342:	89 81       	ldd	r24, Y+1	; 0x01
   1d344:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
	}

	float l_gyro_total_dps_1000 = sqrt(l_twi1_gyro_1_gyro_x_mdps * l_twi1_gyro_1_gyro_x_mdps + l_twi1_gyro_1_gyro_y_mdps * l_twi1_gyro_1_gyro_y_mdps + l_twi1_gyro_1_gyro_z_mdps * l_twi1_gyro_1_gyro_z_mdps);
   1d348:	8e 81       	ldd	r24, Y+6	; 0x06
   1d34a:	9f 81       	ldd	r25, Y+7	; 0x07
   1d34c:	a8 85       	ldd	r26, Y+8	; 0x08
   1d34e:	b9 85       	ldd	r27, Y+9	; 0x09
   1d350:	2e 81       	ldd	r18, Y+6	; 0x06
   1d352:	3f 81       	ldd	r19, Y+7	; 0x07
   1d354:	48 85       	ldd	r20, Y+8	; 0x08
   1d356:	59 85       	ldd	r21, Y+9	; 0x09
   1d358:	bc 01       	movw	r22, r24
   1d35a:	cd 01       	movw	r24, r26
   1d35c:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   1d360:	dc 01       	movw	r26, r24
   1d362:	cb 01       	movw	r24, r22
   1d364:	6c 01       	movw	r12, r24
   1d366:	7d 01       	movw	r14, r26
   1d368:	8a 85       	ldd	r24, Y+10	; 0x0a
   1d36a:	9b 85       	ldd	r25, Y+11	; 0x0b
   1d36c:	ac 85       	ldd	r26, Y+12	; 0x0c
   1d36e:	bd 85       	ldd	r27, Y+13	; 0x0d
   1d370:	2a 85       	ldd	r18, Y+10	; 0x0a
   1d372:	3b 85       	ldd	r19, Y+11	; 0x0b
   1d374:	4c 85       	ldd	r20, Y+12	; 0x0c
   1d376:	5d 85       	ldd	r21, Y+13	; 0x0d
   1d378:	bc 01       	movw	r22, r24
   1d37a:	cd 01       	movw	r24, r26
   1d37c:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   1d380:	dc 01       	movw	r26, r24
   1d382:	cb 01       	movw	r24, r22
   1d384:	9c 01       	movw	r18, r24
   1d386:	ad 01       	movw	r20, r26
   1d388:	c7 01       	movw	r24, r14
   1d38a:	b6 01       	movw	r22, r12
   1d38c:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
   1d390:	dc 01       	movw	r26, r24
   1d392:	cb 01       	movw	r24, r22
   1d394:	6c 01       	movw	r12, r24
   1d396:	7d 01       	movw	r14, r26
   1d398:	8e 85       	ldd	r24, Y+14	; 0x0e
   1d39a:	9f 85       	ldd	r25, Y+15	; 0x0f
   1d39c:	a8 89       	ldd	r26, Y+16	; 0x10
   1d39e:	b9 89       	ldd	r27, Y+17	; 0x11
   1d3a0:	2e 85       	ldd	r18, Y+14	; 0x0e
   1d3a2:	3f 85       	ldd	r19, Y+15	; 0x0f
   1d3a4:	48 89       	ldd	r20, Y+16	; 0x10
   1d3a6:	59 89       	ldd	r21, Y+17	; 0x11
   1d3a8:	bc 01       	movw	r22, r24
   1d3aa:	cd 01       	movw	r24, r26
   1d3ac:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   1d3b0:	dc 01       	movw	r26, r24
   1d3b2:	cb 01       	movw	r24, r22
   1d3b4:	9c 01       	movw	r18, r24
   1d3b6:	ad 01       	movw	r20, r26
   1d3b8:	c7 01       	movw	r24, r14
   1d3ba:	b6 01       	movw	r22, r12
   1d3bc:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
   1d3c0:	dc 01       	movw	r26, r24
   1d3c2:	cb 01       	movw	r24, r22
   1d3c4:	bc 01       	movw	r22, r24
   1d3c6:	cd 01       	movw	r24, r26
   1d3c8:	0f 94 cd 29 	call	0x2539a	; 0x2539a <sqrt>
   1d3cc:	dc 01       	movw	r26, r24
   1d3ce:	cb 01       	movw	r24, r22
   1d3d0:	8a 83       	std	Y+2, r24	; 0x02
   1d3d2:	9b 83       	std	Y+3, r25	; 0x03
   1d3d4:	ac 83       	std	Y+4, r26	; 0x04
   1d3d6:	bd 83       	std	Y+5, r27	; 0x05
	return (uint16_t) (0.5f + l_gyro_total_dps_1000);
   1d3d8:	20 e0       	ldi	r18, 0x00	; 0
   1d3da:	30 e0       	ldi	r19, 0x00	; 0
   1d3dc:	40 e0       	ldi	r20, 0x00	; 0
   1d3de:	5f e3       	ldi	r21, 0x3F	; 63
   1d3e0:	6a 81       	ldd	r22, Y+2	; 0x02
   1d3e2:	7b 81       	ldd	r23, Y+3	; 0x03
   1d3e4:	8c 81       	ldd	r24, Y+4	; 0x04
   1d3e6:	9d 81       	ldd	r25, Y+5	; 0x05
   1d3e8:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
   1d3ec:	dc 01       	movw	r26, r24
   1d3ee:	cb 01       	movw	r24, r22
   1d3f0:	bc 01       	movw	r22, r24
   1d3f2:	cd 01       	movw	r24, r26
   1d3f4:	0f 94 66 27 	call	0x24ecc	; 0x24ecc <__fixunssfsi>
   1d3f8:	dc 01       	movw	r26, r24
   1d3fa:	cb 01       	movw	r24, r22
}
   1d3fc:	61 96       	adiw	r28, 0x11	; 17
   1d3fe:	cd bf       	out	0x3d, r28	; 61
   1d400:	de bf       	out	0x3e, r29	; 62
   1d402:	df 91       	pop	r29
   1d404:	cf 91       	pop	r28
   1d406:	ff 90       	pop	r15
   1d408:	ef 90       	pop	r14
   1d40a:	df 90       	pop	r13
   1d40c:	cf 90       	pop	r12
   1d40e:	08 95       	ret

0001d410 <aprs_accel_xy_delta_g_1000>:

uint16_t aprs_accel_xy_delta_g_1000(void)
{
   1d410:	cf 92       	push	r12
   1d412:	df 92       	push	r13
   1d414:	ef 92       	push	r14
   1d416:	ff 92       	push	r15
   1d418:	cf 93       	push	r28
   1d41a:	df 93       	push	r29
   1d41c:	cd b7       	in	r28, 0x3d	; 61
   1d41e:	de b7       	in	r29, 0x3e	; 62
   1d420:	66 97       	sbiw	r28, 0x16	; 22
   1d422:	cd bf       	out	0x3d, r28	; 61
   1d424:	de bf       	out	0x3e, r29	; 62
	static float		s_twi1_gyro_1_accel_y_mg = 0.f;
	volatile float		l_twi1_gyro_1_accel_x_mg;
	volatile float		l_twi1_gyro_1_accel_y_mg;

	/* Initial setting */
	if (!s_twi1_gyro_1_accel_x_mg && !s_twi1_gyro_1_accel_y_mg) {
   1d426:	80 91 69 2d 	lds	r24, 0x2D69	; 0x802d69 <s_twi1_gyro_1_accel_x_mg.8470>
   1d42a:	90 91 6a 2d 	lds	r25, 0x2D6A	; 0x802d6a <s_twi1_gyro_1_accel_x_mg.8470+0x1>
   1d42e:	a0 91 6b 2d 	lds	r26, 0x2D6B	; 0x802d6b <s_twi1_gyro_1_accel_x_mg.8470+0x2>
   1d432:	b0 91 6c 2d 	lds	r27, 0x2D6C	; 0x802d6c <s_twi1_gyro_1_accel_x_mg.8470+0x3>
   1d436:	20 e0       	ldi	r18, 0x00	; 0
   1d438:	30 e0       	ldi	r19, 0x00	; 0
   1d43a:	a9 01       	movw	r20, r18
   1d43c:	bc 01       	movw	r22, r24
   1d43e:	cd 01       	movw	r24, r26
   1d440:	0f 94 b8 26 	call	0x24d70	; 0x24d70 <__cmpsf2>
   1d444:	88 23       	and	r24, r24
   1d446:	09 f0       	breq	.+2      	; 0x1d44a <aprs_accel_xy_delta_g_1000+0x3a>
   1d448:	46 c0       	rjmp	.+140    	; 0x1d4d6 <aprs_accel_xy_delta_g_1000+0xc6>
   1d44a:	80 91 6d 2d 	lds	r24, 0x2D6D	; 0x802d6d <s_twi1_gyro_1_accel_y_mg.8471>
   1d44e:	90 91 6e 2d 	lds	r25, 0x2D6E	; 0x802d6e <s_twi1_gyro_1_accel_y_mg.8471+0x1>
   1d452:	a0 91 6f 2d 	lds	r26, 0x2D6F	; 0x802d6f <s_twi1_gyro_1_accel_y_mg.8471+0x2>
   1d456:	b0 91 70 2d 	lds	r27, 0x2D70	; 0x802d70 <s_twi1_gyro_1_accel_y_mg.8471+0x3>
   1d45a:	20 e0       	ldi	r18, 0x00	; 0
   1d45c:	30 e0       	ldi	r19, 0x00	; 0
   1d45e:	a9 01       	movw	r20, r18
   1d460:	bc 01       	movw	r22, r24
   1d462:	cd 01       	movw	r24, r26
   1d464:	0f 94 b8 26 	call	0x24d70	; 0x24d70 <__cmpsf2>
   1d468:	88 23       	and	r24, r24
   1d46a:	a9 f5       	brne	.+106    	; 0x1d4d6 <aprs_accel_xy_delta_g_1000+0xc6>
		irqflags_t flags = cpu_irq_save();
   1d46c:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1d470:	89 83       	std	Y+1, r24	; 0x01
		s_twi1_gyro_1_accel_x_mg = g_twi1_gyro_1_accel_x_mg;
   1d472:	80 91 e6 29 	lds	r24, 0x29E6	; 0x8029e6 <g_twi1_gyro_1_accel_x_mg>
   1d476:	90 91 e7 29 	lds	r25, 0x29E7	; 0x8029e7 <g_twi1_gyro_1_accel_x_mg+0x1>
   1d47a:	09 2e       	mov	r0, r25
   1d47c:	00 0c       	add	r0, r0
   1d47e:	aa 0b       	sbc	r26, r26
   1d480:	bb 0b       	sbc	r27, r27
   1d482:	bc 01       	movw	r22, r24
   1d484:	cd 01       	movw	r24, r26
   1d486:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   1d48a:	dc 01       	movw	r26, r24
   1d48c:	cb 01       	movw	r24, r22
   1d48e:	80 93 69 2d 	sts	0x2D69, r24	; 0x802d69 <s_twi1_gyro_1_accel_x_mg.8470>
   1d492:	90 93 6a 2d 	sts	0x2D6A, r25	; 0x802d6a <s_twi1_gyro_1_accel_x_mg.8470+0x1>
   1d496:	a0 93 6b 2d 	sts	0x2D6B, r26	; 0x802d6b <s_twi1_gyro_1_accel_x_mg.8470+0x2>
   1d49a:	b0 93 6c 2d 	sts	0x2D6C, r27	; 0x802d6c <s_twi1_gyro_1_accel_x_mg.8470+0x3>
		s_twi1_gyro_1_accel_y_mg = g_twi1_gyro_1_accel_y_mg;
   1d49e:	80 91 e8 29 	lds	r24, 0x29E8	; 0x8029e8 <g_twi1_gyro_1_accel_y_mg>
   1d4a2:	90 91 e9 29 	lds	r25, 0x29E9	; 0x8029e9 <g_twi1_gyro_1_accel_y_mg+0x1>
   1d4a6:	09 2e       	mov	r0, r25
   1d4a8:	00 0c       	add	r0, r0
   1d4aa:	aa 0b       	sbc	r26, r26
   1d4ac:	bb 0b       	sbc	r27, r27
   1d4ae:	bc 01       	movw	r22, r24
   1d4b0:	cd 01       	movw	r24, r26
   1d4b2:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   1d4b6:	dc 01       	movw	r26, r24
   1d4b8:	cb 01       	movw	r24, r22
   1d4ba:	80 93 6d 2d 	sts	0x2D6D, r24	; 0x802d6d <s_twi1_gyro_1_accel_y_mg.8471>
   1d4be:	90 93 6e 2d 	sts	0x2D6E, r25	; 0x802d6e <s_twi1_gyro_1_accel_y_mg.8471+0x1>
   1d4c2:	a0 93 6f 2d 	sts	0x2D6F, r26	; 0x802d6f <s_twi1_gyro_1_accel_y_mg.8471+0x2>
   1d4c6:	b0 93 70 2d 	sts	0x2D70, r27	; 0x802d70 <s_twi1_gyro_1_accel_y_mg.8471+0x3>
		cpu_irq_restore(flags);
   1d4ca:	89 81       	ldd	r24, Y+1	; 0x01
   1d4cc:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
		return 0;
   1d4d0:	80 e0       	ldi	r24, 0x00	; 0
   1d4d2:	90 e0       	ldi	r25, 0x00	; 0
   1d4d4:	ac c0       	rjmp	.+344    	; 0x1d62e <aprs_accel_xy_delta_g_1000+0x21e>
	}

	/* Get the current position */
	{
		irqflags_t flags = cpu_irq_save();
   1d4d6:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1d4da:	8a 83       	std	Y+2, r24	; 0x02
		l_twi1_gyro_1_accel_x_mg = g_twi1_gyro_1_accel_x_mg;
   1d4dc:	80 91 e6 29 	lds	r24, 0x29E6	; 0x8029e6 <g_twi1_gyro_1_accel_x_mg>
   1d4e0:	90 91 e7 29 	lds	r25, 0x29E7	; 0x8029e7 <g_twi1_gyro_1_accel_x_mg+0x1>
   1d4e4:	09 2e       	mov	r0, r25
   1d4e6:	00 0c       	add	r0, r0
   1d4e8:	aa 0b       	sbc	r26, r26
   1d4ea:	bb 0b       	sbc	r27, r27
   1d4ec:	bc 01       	movw	r22, r24
   1d4ee:	cd 01       	movw	r24, r26
   1d4f0:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   1d4f4:	dc 01       	movw	r26, r24
   1d4f6:	cb 01       	movw	r24, r22
   1d4f8:	8f 87       	std	Y+15, r24	; 0x0f
   1d4fa:	98 8b       	std	Y+16, r25	; 0x10
   1d4fc:	a9 8b       	std	Y+17, r26	; 0x11
   1d4fe:	ba 8b       	std	Y+18, r27	; 0x12
		l_twi1_gyro_1_accel_y_mg = g_twi1_gyro_1_accel_y_mg;
   1d500:	80 91 e8 29 	lds	r24, 0x29E8	; 0x8029e8 <g_twi1_gyro_1_accel_y_mg>
   1d504:	90 91 e9 29 	lds	r25, 0x29E9	; 0x8029e9 <g_twi1_gyro_1_accel_y_mg+0x1>
   1d508:	09 2e       	mov	r0, r25
   1d50a:	00 0c       	add	r0, r0
   1d50c:	aa 0b       	sbc	r26, r26
   1d50e:	bb 0b       	sbc	r27, r27
   1d510:	bc 01       	movw	r22, r24
   1d512:	cd 01       	movw	r24, r26
   1d514:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   1d518:	dc 01       	movw	r26, r24
   1d51a:	cb 01       	movw	r24, r22
   1d51c:	8b 8b       	std	Y+19, r24	; 0x13
   1d51e:	9c 8b       	std	Y+20, r25	; 0x14
   1d520:	ad 8b       	std	Y+21, r26	; 0x15
   1d522:	be 8b       	std	Y+22, r27	; 0x16
		cpu_irq_restore(flags);
   1d524:	8a 81       	ldd	r24, Y+2	; 0x02
   1d526:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
	}

	/* Delta and geometric additions */
	float l_accel_delta_x = l_twi1_gyro_1_accel_x_mg - s_twi1_gyro_1_accel_x_mg;
   1d52a:	8f 85       	ldd	r24, Y+15	; 0x0f
   1d52c:	98 89       	ldd	r25, Y+16	; 0x10
   1d52e:	a9 89       	ldd	r26, Y+17	; 0x11
   1d530:	ba 89       	ldd	r27, Y+18	; 0x12
   1d532:	20 91 69 2d 	lds	r18, 0x2D69	; 0x802d69 <s_twi1_gyro_1_accel_x_mg.8470>
   1d536:	30 91 6a 2d 	lds	r19, 0x2D6A	; 0x802d6a <s_twi1_gyro_1_accel_x_mg.8470+0x1>
   1d53a:	40 91 6b 2d 	lds	r20, 0x2D6B	; 0x802d6b <s_twi1_gyro_1_accel_x_mg.8470+0x2>
   1d53e:	50 91 6c 2d 	lds	r21, 0x2D6C	; 0x802d6c <s_twi1_gyro_1_accel_x_mg.8470+0x3>
   1d542:	bc 01       	movw	r22, r24
   1d544:	cd 01       	movw	r24, r26
   1d546:	0f 94 53 26 	call	0x24ca6	; 0x24ca6 <__subsf3>
   1d54a:	dc 01       	movw	r26, r24
   1d54c:	cb 01       	movw	r24, r22
   1d54e:	8b 83       	std	Y+3, r24	; 0x03
   1d550:	9c 83       	std	Y+4, r25	; 0x04
   1d552:	ad 83       	std	Y+5, r26	; 0x05
   1d554:	be 83       	std	Y+6, r27	; 0x06
	float l_accel_delta_y = l_twi1_gyro_1_accel_y_mg - s_twi1_gyro_1_accel_y_mg;
   1d556:	8b 89       	ldd	r24, Y+19	; 0x13
   1d558:	9c 89       	ldd	r25, Y+20	; 0x14
   1d55a:	ad 89       	ldd	r26, Y+21	; 0x15
   1d55c:	be 89       	ldd	r27, Y+22	; 0x16
   1d55e:	20 91 6d 2d 	lds	r18, 0x2D6D	; 0x802d6d <s_twi1_gyro_1_accel_y_mg.8471>
   1d562:	30 91 6e 2d 	lds	r19, 0x2D6E	; 0x802d6e <s_twi1_gyro_1_accel_y_mg.8471+0x1>
   1d566:	40 91 6f 2d 	lds	r20, 0x2D6F	; 0x802d6f <s_twi1_gyro_1_accel_y_mg.8471+0x2>
   1d56a:	50 91 70 2d 	lds	r21, 0x2D70	; 0x802d70 <s_twi1_gyro_1_accel_y_mg.8471+0x3>
   1d56e:	bc 01       	movw	r22, r24
   1d570:	cd 01       	movw	r24, r26
   1d572:	0f 94 53 26 	call	0x24ca6	; 0x24ca6 <__subsf3>
   1d576:	dc 01       	movw	r26, r24
   1d578:	cb 01       	movw	r24, r22
   1d57a:	8f 83       	std	Y+7, r24	; 0x07
   1d57c:	98 87       	std	Y+8, r25	; 0x08
   1d57e:	a9 87       	std	Y+9, r26	; 0x09
   1d580:	ba 87       	std	Y+10, r27	; 0x0a
	float l_accel_xy_delta_g_1000 = sqrt(l_accel_delta_x * l_accel_delta_x + l_accel_delta_y * l_accel_delta_y);
   1d582:	2b 81       	ldd	r18, Y+3	; 0x03
   1d584:	3c 81       	ldd	r19, Y+4	; 0x04
   1d586:	4d 81       	ldd	r20, Y+5	; 0x05
   1d588:	5e 81       	ldd	r21, Y+6	; 0x06
   1d58a:	6b 81       	ldd	r22, Y+3	; 0x03
   1d58c:	7c 81       	ldd	r23, Y+4	; 0x04
   1d58e:	8d 81       	ldd	r24, Y+5	; 0x05
   1d590:	9e 81       	ldd	r25, Y+6	; 0x06
   1d592:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   1d596:	dc 01       	movw	r26, r24
   1d598:	cb 01       	movw	r24, r22
   1d59a:	6c 01       	movw	r12, r24
   1d59c:	7d 01       	movw	r14, r26
   1d59e:	2f 81       	ldd	r18, Y+7	; 0x07
   1d5a0:	38 85       	ldd	r19, Y+8	; 0x08
   1d5a2:	49 85       	ldd	r20, Y+9	; 0x09
   1d5a4:	5a 85       	ldd	r21, Y+10	; 0x0a
   1d5a6:	6f 81       	ldd	r22, Y+7	; 0x07
   1d5a8:	78 85       	ldd	r23, Y+8	; 0x08
   1d5aa:	89 85       	ldd	r24, Y+9	; 0x09
   1d5ac:	9a 85       	ldd	r25, Y+10	; 0x0a
   1d5ae:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   1d5b2:	dc 01       	movw	r26, r24
   1d5b4:	cb 01       	movw	r24, r22
   1d5b6:	9c 01       	movw	r18, r24
   1d5b8:	ad 01       	movw	r20, r26
   1d5ba:	c7 01       	movw	r24, r14
   1d5bc:	b6 01       	movw	r22, r12
   1d5be:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
   1d5c2:	dc 01       	movw	r26, r24
   1d5c4:	cb 01       	movw	r24, r22
   1d5c6:	bc 01       	movw	r22, r24
   1d5c8:	cd 01       	movw	r24, r26
   1d5ca:	0f 94 cd 29 	call	0x2539a	; 0x2539a <sqrt>
   1d5ce:	dc 01       	movw	r26, r24
   1d5d0:	cb 01       	movw	r24, r22
   1d5d2:	8b 87       	std	Y+11, r24	; 0x0b
   1d5d4:	9c 87       	std	Y+12, r25	; 0x0c
   1d5d6:	ad 87       	std	Y+13, r26	; 0x0d
   1d5d8:	be 87       	std	Y+14, r27	; 0x0e

	/* Adjust to this values */
	s_twi1_gyro_1_accel_x_mg = l_twi1_gyro_1_accel_x_mg;
   1d5da:	8f 85       	ldd	r24, Y+15	; 0x0f
   1d5dc:	98 89       	ldd	r25, Y+16	; 0x10
   1d5de:	a9 89       	ldd	r26, Y+17	; 0x11
   1d5e0:	ba 89       	ldd	r27, Y+18	; 0x12
   1d5e2:	80 93 69 2d 	sts	0x2D69, r24	; 0x802d69 <s_twi1_gyro_1_accel_x_mg.8470>
   1d5e6:	90 93 6a 2d 	sts	0x2D6A, r25	; 0x802d6a <s_twi1_gyro_1_accel_x_mg.8470+0x1>
   1d5ea:	a0 93 6b 2d 	sts	0x2D6B, r26	; 0x802d6b <s_twi1_gyro_1_accel_x_mg.8470+0x2>
   1d5ee:	b0 93 6c 2d 	sts	0x2D6C, r27	; 0x802d6c <s_twi1_gyro_1_accel_x_mg.8470+0x3>
	s_twi1_gyro_1_accel_y_mg = l_twi1_gyro_1_accel_y_mg;
   1d5f2:	8b 89       	ldd	r24, Y+19	; 0x13
   1d5f4:	9c 89       	ldd	r25, Y+20	; 0x14
   1d5f6:	ad 89       	ldd	r26, Y+21	; 0x15
   1d5f8:	be 89       	ldd	r27, Y+22	; 0x16
   1d5fa:	80 93 6d 2d 	sts	0x2D6D, r24	; 0x802d6d <s_twi1_gyro_1_accel_y_mg.8471>
   1d5fe:	90 93 6e 2d 	sts	0x2D6E, r25	; 0x802d6e <s_twi1_gyro_1_accel_y_mg.8471+0x1>
   1d602:	a0 93 6f 2d 	sts	0x2D6F, r26	; 0x802d6f <s_twi1_gyro_1_accel_y_mg.8471+0x2>
   1d606:	b0 93 70 2d 	sts	0x2D70, r27	; 0x802d70 <s_twi1_gyro_1_accel_y_mg.8471+0x3>

	return (uint16_t) (0.5f + l_accel_xy_delta_g_1000);
   1d60a:	20 e0       	ldi	r18, 0x00	; 0
   1d60c:	30 e0       	ldi	r19, 0x00	; 0
   1d60e:	40 e0       	ldi	r20, 0x00	; 0
   1d610:	5f e3       	ldi	r21, 0x3F	; 63
   1d612:	6b 85       	ldd	r22, Y+11	; 0x0b
   1d614:	7c 85       	ldd	r23, Y+12	; 0x0c
   1d616:	8d 85       	ldd	r24, Y+13	; 0x0d
   1d618:	9e 85       	ldd	r25, Y+14	; 0x0e
   1d61a:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
   1d61e:	dc 01       	movw	r26, r24
   1d620:	cb 01       	movw	r24, r22
   1d622:	bc 01       	movw	r22, r24
   1d624:	cd 01       	movw	r24, r26
   1d626:	0f 94 66 27 	call	0x24ecc	; 0x24ecc <__fixunssfsi>
   1d62a:	dc 01       	movw	r26, r24
   1d62c:	cb 01       	movw	r24, r22
}
   1d62e:	66 96       	adiw	r28, 0x16	; 22
   1d630:	cd bf       	out	0x3d, r28	; 61
   1d632:	de bf       	out	0x3e, r29	; 62
   1d634:	df 91       	pop	r29
   1d636:	cf 91       	pop	r28
   1d638:	ff 90       	pop	r15
   1d63a:	ef 90       	pop	r14
   1d63c:	df 90       	pop	r13
   1d63e:	cf 90       	pop	r12
   1d640:	08 95       	ret

0001d642 <aprs_mag_delta_nT>:

uint16_t aprs_mag_delta_nT(void)
{
   1d642:	cf 92       	push	r12
   1d644:	df 92       	push	r13
   1d646:	ef 92       	push	r14
   1d648:	ff 92       	push	r15
   1d64a:	0f 93       	push	r16
   1d64c:	1f 93       	push	r17
   1d64e:	cf 93       	push	r28
   1d650:	df 93       	push	r29
   1d652:	cd b7       	in	r28, 0x3d	; 61
   1d654:	de b7       	in	r29, 0x3e	; 62
   1d656:	6e 97       	sbiw	r28, 0x1e	; 30
   1d658:	cd bf       	out	0x3d, r28	; 61
   1d65a:	de bf       	out	0x3e, r29	; 62
	volatile int32_t	l_twi1_gyro_2_mag_x_nT;
	volatile int32_t	l_twi1_gyro_2_mag_y_nT;
	volatile int32_t	l_twi1_gyro_2_mag_z_nT;

	/* Initial setting */
	if (!s_twi1_gyro_2_mag_x_nT && !s_twi1_gyro_2_mag_y_nT && !s_twi1_gyro_2_mag_z_nT) {
   1d65c:	80 91 71 2d 	lds	r24, 0x2D71	; 0x802d71 <s_twi1_gyro_2_mag_x_nT.8482>
   1d660:	90 91 72 2d 	lds	r25, 0x2D72	; 0x802d72 <s_twi1_gyro_2_mag_x_nT.8482+0x1>
   1d664:	a0 91 73 2d 	lds	r26, 0x2D73	; 0x802d73 <s_twi1_gyro_2_mag_x_nT.8482+0x2>
   1d668:	b0 91 74 2d 	lds	r27, 0x2D74	; 0x802d74 <s_twi1_gyro_2_mag_x_nT.8482+0x3>
   1d66c:	89 2b       	or	r24, r25
   1d66e:	8a 2b       	or	r24, r26
   1d670:	8b 2b       	or	r24, r27
   1d672:	09 f0       	breq	.+2      	; 0x1d676 <aprs_mag_delta_nT+0x34>
   1d674:	52 c0       	rjmp	.+164    	; 0x1d71a <aprs_mag_delta_nT+0xd8>
   1d676:	80 91 75 2d 	lds	r24, 0x2D75	; 0x802d75 <s_twi1_gyro_2_mag_y_nT.8483>
   1d67a:	90 91 76 2d 	lds	r25, 0x2D76	; 0x802d76 <s_twi1_gyro_2_mag_y_nT.8483+0x1>
   1d67e:	a0 91 77 2d 	lds	r26, 0x2D77	; 0x802d77 <s_twi1_gyro_2_mag_y_nT.8483+0x2>
   1d682:	b0 91 78 2d 	lds	r27, 0x2D78	; 0x802d78 <s_twi1_gyro_2_mag_y_nT.8483+0x3>
   1d686:	89 2b       	or	r24, r25
   1d688:	8a 2b       	or	r24, r26
   1d68a:	8b 2b       	or	r24, r27
   1d68c:	09 f0       	breq	.+2      	; 0x1d690 <aprs_mag_delta_nT+0x4e>
   1d68e:	45 c0       	rjmp	.+138    	; 0x1d71a <aprs_mag_delta_nT+0xd8>
   1d690:	80 91 79 2d 	lds	r24, 0x2D79	; 0x802d79 <s_twi1_gyro_2_mag_z_nT.8484>
   1d694:	90 91 7a 2d 	lds	r25, 0x2D7A	; 0x802d7a <s_twi1_gyro_2_mag_z_nT.8484+0x1>
   1d698:	a0 91 7b 2d 	lds	r26, 0x2D7B	; 0x802d7b <s_twi1_gyro_2_mag_z_nT.8484+0x2>
   1d69c:	b0 91 7c 2d 	lds	r27, 0x2D7C	; 0x802d7c <s_twi1_gyro_2_mag_z_nT.8484+0x3>
   1d6a0:	89 2b       	or	r24, r25
   1d6a2:	8a 2b       	or	r24, r26
   1d6a4:	8b 2b       	or	r24, r27
   1d6a6:	c9 f5       	brne	.+114    	; 0x1d71a <aprs_mag_delta_nT+0xd8>
		irqflags_t flags = cpu_irq_save();
   1d6a8:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1d6ac:	89 83       	std	Y+1, r24	; 0x01
		s_twi1_gyro_2_mag_x_nT = g_twi1_gyro_2_mag_x_nT;
   1d6ae:	80 91 1c 2a 	lds	r24, 0x2A1C	; 0x802a1c <g_twi1_gyro_2_mag_x_nT>
   1d6b2:	90 91 1d 2a 	lds	r25, 0x2A1D	; 0x802a1d <g_twi1_gyro_2_mag_x_nT+0x1>
   1d6b6:	a0 91 1e 2a 	lds	r26, 0x2A1E	; 0x802a1e <g_twi1_gyro_2_mag_x_nT+0x2>
   1d6ba:	b0 91 1f 2a 	lds	r27, 0x2A1F	; 0x802a1f <g_twi1_gyro_2_mag_x_nT+0x3>
   1d6be:	80 93 71 2d 	sts	0x2D71, r24	; 0x802d71 <s_twi1_gyro_2_mag_x_nT.8482>
   1d6c2:	90 93 72 2d 	sts	0x2D72, r25	; 0x802d72 <s_twi1_gyro_2_mag_x_nT.8482+0x1>
   1d6c6:	a0 93 73 2d 	sts	0x2D73, r26	; 0x802d73 <s_twi1_gyro_2_mag_x_nT.8482+0x2>
   1d6ca:	b0 93 74 2d 	sts	0x2D74, r27	; 0x802d74 <s_twi1_gyro_2_mag_x_nT.8482+0x3>
		s_twi1_gyro_2_mag_y_nT = g_twi1_gyro_2_mag_y_nT;
   1d6ce:	80 91 20 2a 	lds	r24, 0x2A20	; 0x802a20 <g_twi1_gyro_2_mag_y_nT>
   1d6d2:	90 91 21 2a 	lds	r25, 0x2A21	; 0x802a21 <g_twi1_gyro_2_mag_y_nT+0x1>
   1d6d6:	a0 91 22 2a 	lds	r26, 0x2A22	; 0x802a22 <g_twi1_gyro_2_mag_y_nT+0x2>
   1d6da:	b0 91 23 2a 	lds	r27, 0x2A23	; 0x802a23 <g_twi1_gyro_2_mag_y_nT+0x3>
   1d6de:	80 93 75 2d 	sts	0x2D75, r24	; 0x802d75 <s_twi1_gyro_2_mag_y_nT.8483>
   1d6e2:	90 93 76 2d 	sts	0x2D76, r25	; 0x802d76 <s_twi1_gyro_2_mag_y_nT.8483+0x1>
   1d6e6:	a0 93 77 2d 	sts	0x2D77, r26	; 0x802d77 <s_twi1_gyro_2_mag_y_nT.8483+0x2>
   1d6ea:	b0 93 78 2d 	sts	0x2D78, r27	; 0x802d78 <s_twi1_gyro_2_mag_y_nT.8483+0x3>
		s_twi1_gyro_2_mag_z_nT = g_twi1_gyro_2_mag_z_nT;
   1d6ee:	80 91 24 2a 	lds	r24, 0x2A24	; 0x802a24 <g_twi1_gyro_2_mag_z_nT>
   1d6f2:	90 91 25 2a 	lds	r25, 0x2A25	; 0x802a25 <g_twi1_gyro_2_mag_z_nT+0x1>
   1d6f6:	a0 91 26 2a 	lds	r26, 0x2A26	; 0x802a26 <g_twi1_gyro_2_mag_z_nT+0x2>
   1d6fa:	b0 91 27 2a 	lds	r27, 0x2A27	; 0x802a27 <g_twi1_gyro_2_mag_z_nT+0x3>
   1d6fe:	80 93 79 2d 	sts	0x2D79, r24	; 0x802d79 <s_twi1_gyro_2_mag_z_nT.8484>
   1d702:	90 93 7a 2d 	sts	0x2D7A, r25	; 0x802d7a <s_twi1_gyro_2_mag_z_nT.8484+0x1>
   1d706:	a0 93 7b 2d 	sts	0x2D7B, r26	; 0x802d7b <s_twi1_gyro_2_mag_z_nT.8484+0x2>
   1d70a:	b0 93 7c 2d 	sts	0x2D7C, r27	; 0x802d7c <s_twi1_gyro_2_mag_z_nT.8484+0x3>
		cpu_irq_restore(flags);
   1d70e:	89 81       	ldd	r24, Y+1	; 0x01
   1d710:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
		return 0;
   1d714:	80 e0       	ldi	r24, 0x00	; 0
   1d716:	90 e0       	ldi	r25, 0x00	; 0
   1d718:	fc c0       	rjmp	.+504    	; 0x1d912 <aprs_mag_delta_nT+0x2d0>
	}

	/* Get the current position */
	{
		irqflags_t flags = cpu_irq_save();
   1d71a:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1d71e:	8a 83       	std	Y+2, r24	; 0x02
		l_twi1_gyro_2_mag_x_nT = g_twi1_gyro_2_mag_x_nT;
   1d720:	80 91 1c 2a 	lds	r24, 0x2A1C	; 0x802a1c <g_twi1_gyro_2_mag_x_nT>
   1d724:	90 91 1d 2a 	lds	r25, 0x2A1D	; 0x802a1d <g_twi1_gyro_2_mag_x_nT+0x1>
   1d728:	a0 91 1e 2a 	lds	r26, 0x2A1E	; 0x802a1e <g_twi1_gyro_2_mag_x_nT+0x2>
   1d72c:	b0 91 1f 2a 	lds	r27, 0x2A1F	; 0x802a1f <g_twi1_gyro_2_mag_x_nT+0x3>
   1d730:	8b 8b       	std	Y+19, r24	; 0x13
   1d732:	9c 8b       	std	Y+20, r25	; 0x14
   1d734:	ad 8b       	std	Y+21, r26	; 0x15
   1d736:	be 8b       	std	Y+22, r27	; 0x16
		l_twi1_gyro_2_mag_y_nT = g_twi1_gyro_2_mag_y_nT;
   1d738:	80 91 20 2a 	lds	r24, 0x2A20	; 0x802a20 <g_twi1_gyro_2_mag_y_nT>
   1d73c:	90 91 21 2a 	lds	r25, 0x2A21	; 0x802a21 <g_twi1_gyro_2_mag_y_nT+0x1>
   1d740:	a0 91 22 2a 	lds	r26, 0x2A22	; 0x802a22 <g_twi1_gyro_2_mag_y_nT+0x2>
   1d744:	b0 91 23 2a 	lds	r27, 0x2A23	; 0x802a23 <g_twi1_gyro_2_mag_y_nT+0x3>
   1d748:	8f 8b       	std	Y+23, r24	; 0x17
   1d74a:	98 8f       	std	Y+24, r25	; 0x18
   1d74c:	a9 8f       	std	Y+25, r26	; 0x19
   1d74e:	ba 8f       	std	Y+26, r27	; 0x1a
		l_twi1_gyro_2_mag_z_nT = g_twi1_gyro_2_mag_z_nT;
   1d750:	80 91 24 2a 	lds	r24, 0x2A24	; 0x802a24 <g_twi1_gyro_2_mag_z_nT>
   1d754:	90 91 25 2a 	lds	r25, 0x2A25	; 0x802a25 <g_twi1_gyro_2_mag_z_nT+0x1>
   1d758:	a0 91 26 2a 	lds	r26, 0x2A26	; 0x802a26 <g_twi1_gyro_2_mag_z_nT+0x2>
   1d75c:	b0 91 27 2a 	lds	r27, 0x2A27	; 0x802a27 <g_twi1_gyro_2_mag_z_nT+0x3>
   1d760:	8b 8f       	std	Y+27, r24	; 0x1b
   1d762:	9c 8f       	std	Y+28, r25	; 0x1c
   1d764:	ad 8f       	std	Y+29, r26	; 0x1d
   1d766:	be 8f       	std	Y+30, r27	; 0x1e
		cpu_irq_restore(flags);
   1d768:	8a 81       	ldd	r24, Y+2	; 0x02
   1d76a:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
	}

	/* Delta and geometric additions */
	float l_mag_delta_x = l_twi1_gyro_2_mag_x_nT - s_twi1_gyro_2_mag_x_nT;
   1d76e:	2b 89       	ldd	r18, Y+19	; 0x13
   1d770:	3c 89       	ldd	r19, Y+20	; 0x14
   1d772:	4d 89       	ldd	r20, Y+21	; 0x15
   1d774:	5e 89       	ldd	r21, Y+22	; 0x16
   1d776:	80 91 71 2d 	lds	r24, 0x2D71	; 0x802d71 <s_twi1_gyro_2_mag_x_nT.8482>
   1d77a:	90 91 72 2d 	lds	r25, 0x2D72	; 0x802d72 <s_twi1_gyro_2_mag_x_nT.8482+0x1>
   1d77e:	a0 91 73 2d 	lds	r26, 0x2D73	; 0x802d73 <s_twi1_gyro_2_mag_x_nT.8482+0x2>
   1d782:	b0 91 74 2d 	lds	r27, 0x2D74	; 0x802d74 <s_twi1_gyro_2_mag_x_nT.8482+0x3>
   1d786:	79 01       	movw	r14, r18
   1d788:	8a 01       	movw	r16, r20
   1d78a:	e8 1a       	sub	r14, r24
   1d78c:	f9 0a       	sbc	r15, r25
   1d78e:	0a 0b       	sbc	r16, r26
   1d790:	1b 0b       	sbc	r17, r27
   1d792:	d8 01       	movw	r26, r16
   1d794:	c7 01       	movw	r24, r14
   1d796:	bc 01       	movw	r22, r24
   1d798:	cd 01       	movw	r24, r26
   1d79a:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   1d79e:	dc 01       	movw	r26, r24
   1d7a0:	cb 01       	movw	r24, r22
   1d7a2:	8b 83       	std	Y+3, r24	; 0x03
   1d7a4:	9c 83       	std	Y+4, r25	; 0x04
   1d7a6:	ad 83       	std	Y+5, r26	; 0x05
   1d7a8:	be 83       	std	Y+6, r27	; 0x06
	float l_mag_delta_y = l_twi1_gyro_2_mag_y_nT - s_twi1_gyro_2_mag_y_nT;
   1d7aa:	2f 89       	ldd	r18, Y+23	; 0x17
   1d7ac:	38 8d       	ldd	r19, Y+24	; 0x18
   1d7ae:	49 8d       	ldd	r20, Y+25	; 0x19
   1d7b0:	5a 8d       	ldd	r21, Y+26	; 0x1a
   1d7b2:	80 91 75 2d 	lds	r24, 0x2D75	; 0x802d75 <s_twi1_gyro_2_mag_y_nT.8483>
   1d7b6:	90 91 76 2d 	lds	r25, 0x2D76	; 0x802d76 <s_twi1_gyro_2_mag_y_nT.8483+0x1>
   1d7ba:	a0 91 77 2d 	lds	r26, 0x2D77	; 0x802d77 <s_twi1_gyro_2_mag_y_nT.8483+0x2>
   1d7be:	b0 91 78 2d 	lds	r27, 0x2D78	; 0x802d78 <s_twi1_gyro_2_mag_y_nT.8483+0x3>
   1d7c2:	79 01       	movw	r14, r18
   1d7c4:	8a 01       	movw	r16, r20
   1d7c6:	e8 1a       	sub	r14, r24
   1d7c8:	f9 0a       	sbc	r15, r25
   1d7ca:	0a 0b       	sbc	r16, r26
   1d7cc:	1b 0b       	sbc	r17, r27
   1d7ce:	d8 01       	movw	r26, r16
   1d7d0:	c7 01       	movw	r24, r14
   1d7d2:	bc 01       	movw	r22, r24
   1d7d4:	cd 01       	movw	r24, r26
   1d7d6:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   1d7da:	dc 01       	movw	r26, r24
   1d7dc:	cb 01       	movw	r24, r22
   1d7de:	8f 83       	std	Y+7, r24	; 0x07
   1d7e0:	98 87       	std	Y+8, r25	; 0x08
   1d7e2:	a9 87       	std	Y+9, r26	; 0x09
   1d7e4:	ba 87       	std	Y+10, r27	; 0x0a
	float l_mag_delta_z = l_twi1_gyro_2_mag_z_nT - s_twi1_gyro_2_mag_z_nT;
   1d7e6:	2b 8d       	ldd	r18, Y+27	; 0x1b
   1d7e8:	3c 8d       	ldd	r19, Y+28	; 0x1c
   1d7ea:	4d 8d       	ldd	r20, Y+29	; 0x1d
   1d7ec:	5e 8d       	ldd	r21, Y+30	; 0x1e
   1d7ee:	80 91 79 2d 	lds	r24, 0x2D79	; 0x802d79 <s_twi1_gyro_2_mag_z_nT.8484>
   1d7f2:	90 91 7a 2d 	lds	r25, 0x2D7A	; 0x802d7a <s_twi1_gyro_2_mag_z_nT.8484+0x1>
   1d7f6:	a0 91 7b 2d 	lds	r26, 0x2D7B	; 0x802d7b <s_twi1_gyro_2_mag_z_nT.8484+0x2>
   1d7fa:	b0 91 7c 2d 	lds	r27, 0x2D7C	; 0x802d7c <s_twi1_gyro_2_mag_z_nT.8484+0x3>
   1d7fe:	79 01       	movw	r14, r18
   1d800:	8a 01       	movw	r16, r20
   1d802:	e8 1a       	sub	r14, r24
   1d804:	f9 0a       	sbc	r15, r25
   1d806:	0a 0b       	sbc	r16, r26
   1d808:	1b 0b       	sbc	r17, r27
   1d80a:	d8 01       	movw	r26, r16
   1d80c:	c7 01       	movw	r24, r14
   1d80e:	bc 01       	movw	r22, r24
   1d810:	cd 01       	movw	r24, r26
   1d812:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   1d816:	dc 01       	movw	r26, r24
   1d818:	cb 01       	movw	r24, r22
   1d81a:	8b 87       	std	Y+11, r24	; 0x0b
   1d81c:	9c 87       	std	Y+12, r25	; 0x0c
   1d81e:	ad 87       	std	Y+13, r26	; 0x0d
   1d820:	be 87       	std	Y+14, r27	; 0x0e
	float l_mag_delta_total = sqrtf(l_mag_delta_x * l_mag_delta_x + l_mag_delta_y * l_mag_delta_y + l_mag_delta_z * l_mag_delta_z);
   1d822:	2b 81       	ldd	r18, Y+3	; 0x03
   1d824:	3c 81       	ldd	r19, Y+4	; 0x04
   1d826:	4d 81       	ldd	r20, Y+5	; 0x05
   1d828:	5e 81       	ldd	r21, Y+6	; 0x06
   1d82a:	6b 81       	ldd	r22, Y+3	; 0x03
   1d82c:	7c 81       	ldd	r23, Y+4	; 0x04
   1d82e:	8d 81       	ldd	r24, Y+5	; 0x05
   1d830:	9e 81       	ldd	r25, Y+6	; 0x06
   1d832:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   1d836:	dc 01       	movw	r26, r24
   1d838:	cb 01       	movw	r24, r22
   1d83a:	6c 01       	movw	r12, r24
   1d83c:	7d 01       	movw	r14, r26
   1d83e:	2f 81       	ldd	r18, Y+7	; 0x07
   1d840:	38 85       	ldd	r19, Y+8	; 0x08
   1d842:	49 85       	ldd	r20, Y+9	; 0x09
   1d844:	5a 85       	ldd	r21, Y+10	; 0x0a
   1d846:	6f 81       	ldd	r22, Y+7	; 0x07
   1d848:	78 85       	ldd	r23, Y+8	; 0x08
   1d84a:	89 85       	ldd	r24, Y+9	; 0x09
   1d84c:	9a 85       	ldd	r25, Y+10	; 0x0a
   1d84e:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   1d852:	dc 01       	movw	r26, r24
   1d854:	cb 01       	movw	r24, r22
   1d856:	9c 01       	movw	r18, r24
   1d858:	ad 01       	movw	r20, r26
   1d85a:	c7 01       	movw	r24, r14
   1d85c:	b6 01       	movw	r22, r12
   1d85e:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
   1d862:	dc 01       	movw	r26, r24
   1d864:	cb 01       	movw	r24, r22
   1d866:	6c 01       	movw	r12, r24
   1d868:	7d 01       	movw	r14, r26
   1d86a:	2b 85       	ldd	r18, Y+11	; 0x0b
   1d86c:	3c 85       	ldd	r19, Y+12	; 0x0c
   1d86e:	4d 85       	ldd	r20, Y+13	; 0x0d
   1d870:	5e 85       	ldd	r21, Y+14	; 0x0e
   1d872:	6b 85       	ldd	r22, Y+11	; 0x0b
   1d874:	7c 85       	ldd	r23, Y+12	; 0x0c
   1d876:	8d 85       	ldd	r24, Y+13	; 0x0d
   1d878:	9e 85       	ldd	r25, Y+14	; 0x0e
   1d87a:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   1d87e:	dc 01       	movw	r26, r24
   1d880:	cb 01       	movw	r24, r22
   1d882:	9c 01       	movw	r18, r24
   1d884:	ad 01       	movw	r20, r26
   1d886:	c7 01       	movw	r24, r14
   1d888:	b6 01       	movw	r22, r12
   1d88a:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
   1d88e:	dc 01       	movw	r26, r24
   1d890:	cb 01       	movw	r24, r22
   1d892:	bc 01       	movw	r22, r24
   1d894:	cd 01       	movw	r24, r26
   1d896:	0f 94 cd 29 	call	0x2539a	; 0x2539a <sqrt>
   1d89a:	dc 01       	movw	r26, r24
   1d89c:	cb 01       	movw	r24, r22
   1d89e:	8f 87       	std	Y+15, r24	; 0x0f
   1d8a0:	98 8b       	std	Y+16, r25	; 0x10
   1d8a2:	a9 8b       	std	Y+17, r26	; 0x11
   1d8a4:	ba 8b       	std	Y+18, r27	; 0x12

	/* Adjust to this values */
	s_twi1_gyro_2_mag_x_nT = l_twi1_gyro_2_mag_x_nT;
   1d8a6:	8b 89       	ldd	r24, Y+19	; 0x13
   1d8a8:	9c 89       	ldd	r25, Y+20	; 0x14
   1d8aa:	ad 89       	ldd	r26, Y+21	; 0x15
   1d8ac:	be 89       	ldd	r27, Y+22	; 0x16
   1d8ae:	80 93 71 2d 	sts	0x2D71, r24	; 0x802d71 <s_twi1_gyro_2_mag_x_nT.8482>
   1d8b2:	90 93 72 2d 	sts	0x2D72, r25	; 0x802d72 <s_twi1_gyro_2_mag_x_nT.8482+0x1>
   1d8b6:	a0 93 73 2d 	sts	0x2D73, r26	; 0x802d73 <s_twi1_gyro_2_mag_x_nT.8482+0x2>
   1d8ba:	b0 93 74 2d 	sts	0x2D74, r27	; 0x802d74 <s_twi1_gyro_2_mag_x_nT.8482+0x3>
	s_twi1_gyro_2_mag_y_nT = l_twi1_gyro_2_mag_y_nT;
   1d8be:	8f 89       	ldd	r24, Y+23	; 0x17
   1d8c0:	98 8d       	ldd	r25, Y+24	; 0x18
   1d8c2:	a9 8d       	ldd	r26, Y+25	; 0x19
   1d8c4:	ba 8d       	ldd	r27, Y+26	; 0x1a
   1d8c6:	80 93 75 2d 	sts	0x2D75, r24	; 0x802d75 <s_twi1_gyro_2_mag_y_nT.8483>
   1d8ca:	90 93 76 2d 	sts	0x2D76, r25	; 0x802d76 <s_twi1_gyro_2_mag_y_nT.8483+0x1>
   1d8ce:	a0 93 77 2d 	sts	0x2D77, r26	; 0x802d77 <s_twi1_gyro_2_mag_y_nT.8483+0x2>
   1d8d2:	b0 93 78 2d 	sts	0x2D78, r27	; 0x802d78 <s_twi1_gyro_2_mag_y_nT.8483+0x3>
	s_twi1_gyro_2_mag_z_nT = l_twi1_gyro_2_mag_z_nT;
   1d8d6:	8b 8d       	ldd	r24, Y+27	; 0x1b
   1d8d8:	9c 8d       	ldd	r25, Y+28	; 0x1c
   1d8da:	ad 8d       	ldd	r26, Y+29	; 0x1d
   1d8dc:	be 8d       	ldd	r27, Y+30	; 0x1e
   1d8de:	80 93 79 2d 	sts	0x2D79, r24	; 0x802d79 <s_twi1_gyro_2_mag_z_nT.8484>
   1d8e2:	90 93 7a 2d 	sts	0x2D7A, r25	; 0x802d7a <s_twi1_gyro_2_mag_z_nT.8484+0x1>
   1d8e6:	a0 93 7b 2d 	sts	0x2D7B, r26	; 0x802d7b <s_twi1_gyro_2_mag_z_nT.8484+0x2>
   1d8ea:	b0 93 7c 2d 	sts	0x2D7C, r27	; 0x802d7c <s_twi1_gyro_2_mag_z_nT.8484+0x3>

	return (uint16_t) (0.5f + l_mag_delta_total);
   1d8ee:	20 e0       	ldi	r18, 0x00	; 0
   1d8f0:	30 e0       	ldi	r19, 0x00	; 0
   1d8f2:	40 e0       	ldi	r20, 0x00	; 0
   1d8f4:	5f e3       	ldi	r21, 0x3F	; 63
   1d8f6:	6f 85       	ldd	r22, Y+15	; 0x0f
   1d8f8:	78 89       	ldd	r23, Y+16	; 0x10
   1d8fa:	89 89       	ldd	r24, Y+17	; 0x11
   1d8fc:	9a 89       	ldd	r25, Y+18	; 0x12
   1d8fe:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
   1d902:	dc 01       	movw	r26, r24
   1d904:	cb 01       	movw	r24, r22
   1d906:	bc 01       	movw	r22, r24
   1d908:	cd 01       	movw	r24, r26
   1d90a:	0f 94 66 27 	call	0x24ecc	; 0x24ecc <__fixunssfsi>
   1d90e:	dc 01       	movw	r26, r24
   1d910:	cb 01       	movw	r24, r22
}
   1d912:	6e 96       	adiw	r28, 0x1e	; 30
   1d914:	cd bf       	out	0x3d, r28	; 61
   1d916:	de bf       	out	0x3e, r29	; 62
   1d918:	df 91       	pop	r29
   1d91a:	cf 91       	pop	r28
   1d91c:	1f 91       	pop	r17
   1d91e:	0f 91       	pop	r16
   1d920:	ff 90       	pop	r15
   1d922:	ef 90       	pop	r14
   1d924:	df 90       	pop	r13
   1d926:	cf 90       	pop	r12
   1d928:	08 95       	ret

0001d92a <aprs_message_send>:

void aprs_message_send(const char* msg, uint8_t content_message_len)
{
   1d92a:	cf 93       	push	r28
   1d92c:	df 93       	push	r29
   1d92e:	cd b7       	in	r28, 0x3d	; 61
   1d930:	de b7       	in	r29, 0x3e	; 62
   1d932:	c6 50       	subi	r28, 0x06	; 6
   1d934:	d1 40       	sbci	r29, 0x01	; 1
   1d936:	cd bf       	out	0x3d, r28	; 61
   1d938:	de bf       	out	0x3e, r29	; 62
   1d93a:	9e 01       	movw	r18, r28
   1d93c:	2c 5f       	subi	r18, 0xFC	; 252
   1d93e:	3e 4f       	sbci	r19, 0xFE	; 254
   1d940:	f9 01       	movw	r30, r18
   1d942:	80 83       	st	Z, r24
   1d944:	91 83       	std	Z+1, r25	; 0x01
   1d946:	ce 01       	movw	r24, r28
   1d948:	8a 5f       	subi	r24, 0xFA	; 250
   1d94a:	9e 4f       	sbci	r25, 0xFE	; 254
   1d94c:	fc 01       	movw	r30, r24
   1d94e:	60 83       	st	Z, r22
	/* GSM DPRS transportation */
	if (g_gsm_enable && g_gsm_aprs_enable) {
   1d950:	80 91 b0 29 	lds	r24, 0x29B0	; 0x8029b0 <g_gsm_enable>
   1d954:	88 23       	and	r24, r24
   1d956:	09 f4       	brne	.+2      	; 0x1d95a <aprs_message_send+0x30>
   1d958:	f5 c0       	rjmp	.+490    	; 0x1db44 <aprs_message_send+0x21a>
   1d95a:	80 91 b1 29 	lds	r24, 0x29B1	; 0x8029b1 <g_gsm_aprs_enable>
   1d95e:	88 23       	and	r24, r24
   1d960:	09 f4       	brne	.+2      	; 0x1d964 <aprs_message_send+0x3a>
   1d962:	f0 c0       	rjmp	.+480    	; 0x1db44 <aprs_message_send+0x21a>
		char l_content_hdr[C_USART1_TX_BUF_LEN];
		uint8_t content_hdr_len = (uint8_t) snprintf_P(l_content_hdr, sizeof(l_content_hdr), PM_APRS_TX_LOGIN, g_aprs_login_user, g_aprs_login_pwd, APPLICATION_NAME, APPLICATION_VERSION);
   1d964:	81 e6       	ldi	r24, 0x61	; 97
   1d966:	92 e2       	ldi	r25, 0x22	; 34
   1d968:	89 2f       	mov	r24, r25
   1d96a:	8f 93       	push	r24
   1d96c:	81 e6       	ldi	r24, 0x61	; 97
   1d96e:	92 e2       	ldi	r25, 0x22	; 34
   1d970:	8f 93       	push	r24
   1d972:	85 e6       	ldi	r24, 0x65	; 101
   1d974:	92 e2       	ldi	r25, 0x22	; 34
   1d976:	89 2f       	mov	r24, r25
   1d978:	8f 93       	push	r24
   1d97a:	85 e6       	ldi	r24, 0x65	; 101
   1d97c:	92 e2       	ldi	r25, 0x22	; 34
   1d97e:	8f 93       	push	r24
   1d980:	8b ee       	ldi	r24, 0xEB	; 235
   1d982:	96 e2       	ldi	r25, 0x26	; 38
   1d984:	89 2f       	mov	r24, r25
   1d986:	8f 93       	push	r24
   1d988:	8b ee       	ldi	r24, 0xEB	; 235
   1d98a:	96 e2       	ldi	r25, 0x26	; 38
   1d98c:	8f 93       	push	r24
   1d98e:	81 ee       	ldi	r24, 0xE1	; 225
   1d990:	96 e2       	ldi	r25, 0x26	; 38
   1d992:	89 2f       	mov	r24, r25
   1d994:	8f 93       	push	r24
   1d996:	81 ee       	ldi	r24, 0xE1	; 225
   1d998:	96 e2       	ldi	r25, 0x26	; 38
   1d99a:	8f 93       	push	r24
   1d99c:	8d e6       	ldi	r24, 0x6D	; 109
   1d99e:	9d e3       	ldi	r25, 0x3D	; 61
   1d9a0:	89 2f       	mov	r24, r25
   1d9a2:	8f 93       	push	r24
   1d9a4:	8d e6       	ldi	r24, 0x6D	; 109
   1d9a6:	9d e3       	ldi	r25, 0x3D	; 61
   1d9a8:	8f 93       	push	r24
   1d9aa:	1f 92       	push	r1
   1d9ac:	80 e8       	ldi	r24, 0x80	; 128
   1d9ae:	8f 93       	push	r24
   1d9b0:	ce 01       	movw	r24, r28
   1d9b2:	8c 57       	subi	r24, 0x7C	; 124
   1d9b4:	9f 4f       	sbci	r25, 0xFF	; 255
   1d9b6:	29 2f       	mov	r18, r25
   1d9b8:	2f 93       	push	r18
   1d9ba:	8f 93       	push	r24
   1d9bc:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
   1d9c0:	2d b7       	in	r18, 0x3d	; 61
   1d9c2:	3e b7       	in	r19, 0x3e	; 62
   1d9c4:	22 5f       	subi	r18, 0xF2	; 242
   1d9c6:	3f 4f       	sbci	r19, 0xFF	; 255
   1d9c8:	cd bf       	out	0x3d, r28	; 61
   1d9ca:	de bf       	out	0x3e, r29	; 62
   1d9cc:	89 83       	std	Y+1, r24	; 0x01
		uint8_t len = content_hdr_len + 2 + content_message_len;
   1d9ce:	ce 01       	movw	r24, r28
   1d9d0:	8a 5f       	subi	r24, 0xFA	; 250
   1d9d2:	9e 4f       	sbci	r25, 0xFE	; 254
   1d9d4:	29 81       	ldd	r18, Y+1	; 0x01
   1d9d6:	fc 01       	movw	r30, r24
   1d9d8:	80 81       	ld	r24, Z
   1d9da:	82 0f       	add	r24, r18
   1d9dc:	8e 5f       	subi	r24, 0xFE	; 254
   1d9de:	8a 83       	std	Y+2, r24	; 0x02
		{
			char	l_msg_buf[C_USART1_TX_BUF_LEN];
			uint8_t	l_msg_buf_len;

			/* Line 1 */
			l_msg_buf_len = (uint8_t) snprintf_P(l_msg_buf, sizeof(l_msg_buf), PM_APRS_TX_HTTP_L1);
   1d9e0:	81 e0       	ldi	r24, 0x01	; 1
   1d9e2:	9d e3       	ldi	r25, 0x3D	; 61
   1d9e4:	89 2f       	mov	r24, r25
   1d9e6:	8f 93       	push	r24
   1d9e8:	81 e0       	ldi	r24, 0x01	; 1
   1d9ea:	9d e3       	ldi	r25, 0x3D	; 61
   1d9ec:	8f 93       	push	r24
   1d9ee:	1f 92       	push	r1
   1d9f0:	80 e8       	ldi	r24, 0x80	; 128
   1d9f2:	8f 93       	push	r24
   1d9f4:	ce 01       	movw	r24, r28
   1d9f6:	04 96       	adiw	r24, 0x04	; 4
   1d9f8:	29 2f       	mov	r18, r25
   1d9fa:	2f 93       	push	r18
   1d9fc:	8f 93       	push	r24
   1d9fe:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
   1da02:	0f 90       	pop	r0
   1da04:	0f 90       	pop	r0
   1da06:	0f 90       	pop	r0
   1da08:	0f 90       	pop	r0
   1da0a:	0f 90       	pop	r0
   1da0c:	0f 90       	pop	r0
   1da0e:	8b 83       	std	Y+3, r24	; 0x03
			serial_sim808_send(l_msg_buf, l_msg_buf_len, true);
   1da10:	ce 01       	movw	r24, r28
   1da12:	04 96       	adiw	r24, 0x04	; 4
   1da14:	41 e0       	ldi	r20, 0x01	; 1
   1da16:	6b 81       	ldd	r22, Y+3	; 0x03
   1da18:	0e 94 fb 22 	call	0x45f6	; 0x45f6 <serial_sim808_send>

			/* Line 2 */
			l_msg_buf_len = (uint8_t) snprintf_P(l_msg_buf, sizeof(l_msg_buf), PM_APRS_TX_HTTP_L2, len);
   1da1c:	8a 81       	ldd	r24, Y+2	; 0x02
   1da1e:	88 2f       	mov	r24, r24
   1da20:	90 e0       	ldi	r25, 0x00	; 0
   1da22:	29 2f       	mov	r18, r25
   1da24:	2f 93       	push	r18
   1da26:	8f 93       	push	r24
   1da28:	83 e1       	ldi	r24, 0x13	; 19
   1da2a:	9d e3       	ldi	r25, 0x3D	; 61
   1da2c:	89 2f       	mov	r24, r25
   1da2e:	8f 93       	push	r24
   1da30:	83 e1       	ldi	r24, 0x13	; 19
   1da32:	9d e3       	ldi	r25, 0x3D	; 61
   1da34:	8f 93       	push	r24
   1da36:	1f 92       	push	r1
   1da38:	80 e8       	ldi	r24, 0x80	; 128
   1da3a:	8f 93       	push	r24
   1da3c:	ce 01       	movw	r24, r28
   1da3e:	04 96       	adiw	r24, 0x04	; 4
   1da40:	29 2f       	mov	r18, r25
   1da42:	2f 93       	push	r18
   1da44:	8f 93       	push	r24
   1da46:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
   1da4a:	2d b7       	in	r18, 0x3d	; 61
   1da4c:	3e b7       	in	r19, 0x3e	; 62
   1da4e:	28 5f       	subi	r18, 0xF8	; 248
   1da50:	3f 4f       	sbci	r19, 0xFF	; 255
   1da52:	cd bf       	out	0x3d, r28	; 61
   1da54:	de bf       	out	0x3e, r29	; 62
   1da56:	8b 83       	std	Y+3, r24	; 0x03
			serial_sim808_send(l_msg_buf, l_msg_buf_len, true);
   1da58:	ce 01       	movw	r24, r28
   1da5a:	04 96       	adiw	r24, 0x04	; 4
   1da5c:	41 e0       	ldi	r20, 0x01	; 1
   1da5e:	6b 81       	ldd	r22, Y+3	; 0x03
   1da60:	0e 94 fb 22 	call	0x45f6	; 0x45f6 <serial_sim808_send>

			/* Line 3 */
			l_msg_buf_len = (uint8_t) snprintf_P(l_msg_buf, sizeof(l_msg_buf), PM_APRS_TX_HTTP_L3);
   1da64:	88 e2       	ldi	r24, 0x28	; 40
   1da66:	9d e3       	ldi	r25, 0x3D	; 61
   1da68:	89 2f       	mov	r24, r25
   1da6a:	8f 93       	push	r24
   1da6c:	88 e2       	ldi	r24, 0x28	; 40
   1da6e:	9d e3       	ldi	r25, 0x3D	; 61
   1da70:	8f 93       	push	r24
   1da72:	1f 92       	push	r1
   1da74:	80 e8       	ldi	r24, 0x80	; 128
   1da76:	8f 93       	push	r24
   1da78:	ce 01       	movw	r24, r28
   1da7a:	04 96       	adiw	r24, 0x04	; 4
   1da7c:	29 2f       	mov	r18, r25
   1da7e:	2f 93       	push	r18
   1da80:	8f 93       	push	r24
   1da82:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
   1da86:	0f 90       	pop	r0
   1da88:	0f 90       	pop	r0
   1da8a:	0f 90       	pop	r0
   1da8c:	0f 90       	pop	r0
   1da8e:	0f 90       	pop	r0
   1da90:	0f 90       	pop	r0
   1da92:	8b 83       	std	Y+3, r24	; 0x03
			serial_sim808_send(l_msg_buf, l_msg_buf_len, true);
   1da94:	ce 01       	movw	r24, r28
   1da96:	04 96       	adiw	r24, 0x04	; 4
   1da98:	41 e0       	ldi	r20, 0x01	; 1
   1da9a:	6b 81       	ldd	r22, Y+3	; 0x03
   1da9c:	0e 94 fb 22 	call	0x45f6	; 0x45f6 <serial_sim808_send>

			/* Line 4 */
			l_msg_buf_len = (uint8_t) snprintf_P(l_msg_buf, sizeof(l_msg_buf), PM_APRS_TX_HTTP_L4);
   1daa0:	81 e5       	ldi	r24, 0x51	; 81
   1daa2:	9d e3       	ldi	r25, 0x3D	; 61
   1daa4:	89 2f       	mov	r24, r25
   1daa6:	8f 93       	push	r24
   1daa8:	81 e5       	ldi	r24, 0x51	; 81
   1daaa:	9d e3       	ldi	r25, 0x3D	; 61
   1daac:	8f 93       	push	r24
   1daae:	1f 92       	push	r1
   1dab0:	80 e8       	ldi	r24, 0x80	; 128
   1dab2:	8f 93       	push	r24
   1dab4:	ce 01       	movw	r24, r28
   1dab6:	04 96       	adiw	r24, 0x04	; 4
   1dab8:	29 2f       	mov	r18, r25
   1daba:	2f 93       	push	r18
   1dabc:	8f 93       	push	r24
   1dabe:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
   1dac2:	0f 90       	pop	r0
   1dac4:	0f 90       	pop	r0
   1dac6:	0f 90       	pop	r0
   1dac8:	0f 90       	pop	r0
   1daca:	0f 90       	pop	r0
   1dacc:	0f 90       	pop	r0
   1dace:	8b 83       	std	Y+3, r24	; 0x03
			serial_sim808_send(l_msg_buf, l_msg_buf_len, true);
   1dad0:	ce 01       	movw	r24, r28
   1dad2:	04 96       	adiw	r24, 0x04	; 4
   1dad4:	41 e0       	ldi	r20, 0x01	; 1
   1dad6:	6b 81       	ldd	r22, Y+3	; 0x03
   1dad8:	0e 94 fb 22 	call	0x45f6	; 0x45f6 <serial_sim808_send>

			/* Content header - authentication */
			serial_sim808_send(l_content_hdr, content_hdr_len, true);
   1dadc:	ce 01       	movw	r24, r28
   1dade:	8c 57       	subi	r24, 0x7C	; 124
   1dae0:	9f 4f       	sbci	r25, 0xFF	; 255
   1dae2:	41 e0       	ldi	r20, 0x01	; 1
   1dae4:	69 81       	ldd	r22, Y+1	; 0x01
   1dae6:	0e 94 fb 22 	call	0x45f6	; 0x45f6 <serial_sim808_send>

			/* Content message */
			serial_sim808_send(msg, content_message_len, true);
   1daea:	ce 01       	movw	r24, r28
   1daec:	8a 5f       	subi	r24, 0xFA	; 250
   1daee:	9e 4f       	sbci	r25, 0xFE	; 254
   1daf0:	9e 01       	movw	r18, r28
   1daf2:	2c 5f       	subi	r18, 0xFC	; 252
   1daf4:	3e 4f       	sbci	r19, 0xFE	; 254
   1daf6:	f9 01       	movw	r30, r18
   1daf8:	20 81       	ld	r18, Z
   1dafa:	31 81       	ldd	r19, Z+1	; 0x01
   1dafc:	41 e0       	ldi	r20, 0x01	; 1
   1dafe:	fc 01       	movw	r30, r24
   1db00:	60 81       	ld	r22, Z
   1db02:	c9 01       	movw	r24, r18
   1db04:	0e 94 fb 22 	call	0x45f6	; 0x45f6 <serial_sim808_send>

			/* Ending line */
			l_msg_buf_len = (uint8_t) snprintf_P(l_msg_buf, sizeof(l_msg_buf), PM_APRS_TX_MSGEND);
   1db08:	83 e5       	ldi	r24, 0x53	; 83
   1db0a:	9e e3       	ldi	r25, 0x3E	; 62
   1db0c:	89 2f       	mov	r24, r25
   1db0e:	8f 93       	push	r24
   1db10:	83 e5       	ldi	r24, 0x53	; 83
   1db12:	9e e3       	ldi	r25, 0x3E	; 62
   1db14:	8f 93       	push	r24
   1db16:	1f 92       	push	r1
   1db18:	80 e8       	ldi	r24, 0x80	; 128
   1db1a:	8f 93       	push	r24
   1db1c:	ce 01       	movw	r24, r28
   1db1e:	04 96       	adiw	r24, 0x04	; 4
   1db20:	29 2f       	mov	r18, r25
   1db22:	2f 93       	push	r18
   1db24:	8f 93       	push	r24
   1db26:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
   1db2a:	0f 90       	pop	r0
   1db2c:	0f 90       	pop	r0
   1db2e:	0f 90       	pop	r0
   1db30:	0f 90       	pop	r0
   1db32:	0f 90       	pop	r0
   1db34:	0f 90       	pop	r0
   1db36:	8b 83       	std	Y+3, r24	; 0x03
			serial_sim808_send(l_msg_buf, l_msg_buf_len, true);
   1db38:	ce 01       	movw	r24, r28
   1db3a:	04 96       	adiw	r24, 0x04	; 4
   1db3c:	41 e0       	ldi	r20, 0x01	; 1
   1db3e:	6b 81       	ldd	r22, Y+3	; 0x03
   1db40:	0e 94 fb 22 	call	0x45f6	; 0x45f6 <serial_sim808_send>
		}
	}
}
   1db44:	00 00       	nop
   1db46:	ca 5f       	subi	r28, 0xFA	; 250
   1db48:	de 4f       	sbci	r29, 0xFE	; 254
   1db4a:	cd bf       	out	0x3d, r28	; 61
   1db4c:	de bf       	out	0x3e, r29	; 62
   1db4e:	df 91       	pop	r29
   1db50:	cf 91       	pop	r28
   1db52:	08 95       	ret

0001db54 <sched_getLock>:


/* Simple scheduler concept */

bool sched_getLock(volatile uint8_t* lockVar)
{
   1db54:	cf 93       	push	r28
   1db56:	df 93       	push	r29
   1db58:	00 d0       	rcall	.+0      	; 0x1db5a <sched_getLock+0x6>
   1db5a:	1f 92       	push	r1
   1db5c:	cd b7       	in	r28, 0x3d	; 61
   1db5e:	de b7       	in	r29, 0x3e	; 62
   1db60:	8b 83       	std	Y+3, r24	; 0x03
   1db62:	9c 83       	std	Y+4, r25	; 0x04
	bool status = false;
   1db64:	19 82       	std	Y+1, r1	; 0x01

	/* IRQ secured access */	
	{
		irqflags_t flags = cpu_irq_save();
   1db66:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1db6a:	8a 83       	std	Y+2, r24	; 0x02
		barrier();
		if (!*lockVar) {	// No use before
   1db6c:	8b 81       	ldd	r24, Y+3	; 0x03
   1db6e:	9c 81       	ldd	r25, Y+4	; 0x04
   1db70:	fc 01       	movw	r30, r24
   1db72:	80 81       	ld	r24, Z
   1db74:	88 23       	and	r24, r24
   1db76:	61 f4       	brne	.+24     	; 0x1db90 <sched_getLock+0x3c>
			++*lockVar;
   1db78:	8b 81       	ldd	r24, Y+3	; 0x03
   1db7a:	9c 81       	ldd	r25, Y+4	; 0x04
   1db7c:	fc 01       	movw	r30, r24
   1db7e:	80 81       	ld	r24, Z
   1db80:	21 e0       	ldi	r18, 0x01	; 1
   1db82:	28 0f       	add	r18, r24
   1db84:	8b 81       	ldd	r24, Y+3	; 0x03
   1db86:	9c 81       	ldd	r25, Y+4	; 0x04
   1db88:	fc 01       	movw	r30, r24
   1db8a:	20 83       	st	Z, r18
			barrier();
			status = true;
   1db8c:	81 e0       	ldi	r24, 0x01	; 1
   1db8e:	89 83       	std	Y+1, r24	; 0x01
		}
		cpu_irq_restore(flags);
   1db90:	8a 81       	ldd	r24, Y+2	; 0x02
   1db92:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
	}
	return status;
   1db96:	89 81       	ldd	r24, Y+1	; 0x01
}
   1db98:	24 96       	adiw	r28, 0x04	; 4
   1db9a:	cd bf       	out	0x3d, r28	; 61
   1db9c:	de bf       	out	0x3e, r29	; 62
   1db9e:	df 91       	pop	r29
   1dba0:	cf 91       	pop	r28
   1dba2:	08 95       	ret

0001dba4 <sched_freeLock>:

void sched_freeLock(volatile uint8_t* lockVar)
{
   1dba4:	cf 93       	push	r28
   1dba6:	df 93       	push	r29
   1dba8:	00 d0       	rcall	.+0      	; 0x1dbaa <sched_freeLock+0x6>
   1dbaa:	cd b7       	in	r28, 0x3d	; 61
   1dbac:	de b7       	in	r29, 0x3e	; 62
   1dbae:	8a 83       	std	Y+2, r24	; 0x02
   1dbb0:	9b 83       	std	Y+3, r25	; 0x03
	irqflags_t flags	= cpu_irq_save();
   1dbb2:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1dbb6:	89 83       	std	Y+1, r24	; 0x01
	*lockVar			= 0;
   1dbb8:	8a 81       	ldd	r24, Y+2	; 0x02
   1dbba:	9b 81       	ldd	r25, Y+3	; 0x03
   1dbbc:	fc 01       	movw	r30, r24
   1dbbe:	10 82       	st	Z, r1
	cpu_irq_restore(flags);
   1dbc0:	89 81       	ldd	r24, Y+1	; 0x01
   1dbc2:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
}
   1dbc6:	00 00       	nop
   1dbc8:	23 96       	adiw	r28, 0x03	; 3
   1dbca:	cd bf       	out	0x3d, r28	; 61
   1dbcc:	de bf       	out	0x3e, r29	; 62
   1dbce:	df 91       	pop	r29
   1dbd0:	cf 91       	pop	r28
   1dbd2:	08 95       	ret

0001dbd4 <sched_set_alarm>:

void sched_set_alarm(uint32_t alarmTime)
{
   1dbd4:	cf 93       	push	r28
   1dbd6:	df 93       	push	r29
   1dbd8:	cd b7       	in	r28, 0x3d	; 61
   1dbda:	de b7       	in	r29, 0x3e	; 62
   1dbdc:	28 97       	sbiw	r28, 0x08	; 8
   1dbde:	cd bf       	out	0x3d, r28	; 61
   1dbe0:	de bf       	out	0x3e, r29	; 62
   1dbe2:	6d 83       	std	Y+5, r22	; 0x05
   1dbe4:	7e 83       	std	Y+6, r23	; 0x06
   1dbe6:	8f 83       	std	Y+7, r24	; 0x07
   1dbe8:	98 87       	std	Y+8, r25	; 0x08
	/* Set next time to wake up */
	uint32_t checkTime = rtc_get_time() + 2;
   1dbea:	0e 94 bd 55 	call	0xab7a	; 0xab7a <rtc_get_time>
   1dbee:	dc 01       	movw	r26, r24
   1dbf0:	cb 01       	movw	r24, r22
   1dbf2:	02 96       	adiw	r24, 0x02	; 2
   1dbf4:	a1 1d       	adc	r26, r1
   1dbf6:	b1 1d       	adc	r27, r1
   1dbf8:	89 83       	std	Y+1, r24	; 0x01
   1dbfa:	9a 83       	std	Y+2, r25	; 0x02
   1dbfc:	ab 83       	std	Y+3, r26	; 0x03
   1dbfe:	bc 83       	std	Y+4, r27	; 0x04
	if (alarmTime < checkTime) {
   1dc00:	2d 81       	ldd	r18, Y+5	; 0x05
   1dc02:	3e 81       	ldd	r19, Y+6	; 0x06
   1dc04:	4f 81       	ldd	r20, Y+7	; 0x07
   1dc06:	58 85       	ldd	r21, Y+8	; 0x08
   1dc08:	89 81       	ldd	r24, Y+1	; 0x01
   1dc0a:	9a 81       	ldd	r25, Y+2	; 0x02
   1dc0c:	ab 81       	ldd	r26, Y+3	; 0x03
   1dc0e:	bc 81       	ldd	r27, Y+4	; 0x04
   1dc10:	28 17       	cp	r18, r24
   1dc12:	39 07       	cpc	r19, r25
   1dc14:	4a 07       	cpc	r20, r26
   1dc16:	5b 07       	cpc	r21, r27
   1dc18:	40 f4       	brcc	.+16     	; 0x1dc2a <sched_set_alarm+0x56>
		alarmTime = checkTime;
   1dc1a:	89 81       	ldd	r24, Y+1	; 0x01
   1dc1c:	9a 81       	ldd	r25, Y+2	; 0x02
   1dc1e:	ab 81       	ldd	r26, Y+3	; 0x03
   1dc20:	bc 81       	ldd	r27, Y+4	; 0x04
   1dc22:	8d 83       	std	Y+5, r24	; 0x05
   1dc24:	9e 83       	std	Y+6, r25	; 0x06
   1dc26:	af 83       	std	Y+7, r26	; 0x07
   1dc28:	b8 87       	std	Y+8, r27	; 0x08
	}
	rtc_set_alarm(alarmTime);
   1dc2a:	8d 81       	ldd	r24, Y+5	; 0x05
   1dc2c:	9e 81       	ldd	r25, Y+6	; 0x06
   1dc2e:	af 81       	ldd	r26, Y+7	; 0x07
   1dc30:	b8 85       	ldd	r27, Y+8	; 0x08
   1dc32:	bc 01       	movw	r22, r24
   1dc34:	cd 01       	movw	r24, r26
   1dc36:	0e 94 c9 55 	call	0xab92	; 0xab92 <rtc_set_alarm>
}
   1dc3a:	00 00       	nop
   1dc3c:	28 96       	adiw	r28, 0x08	; 8
   1dc3e:	cd bf       	out	0x3d, r28	; 61
   1dc40:	de bf       	out	0x3e, r29	; 62
   1dc42:	df 91       	pop	r29
   1dc44:	cf 91       	pop	r28
   1dc46:	08 95       	ret

0001dc48 <sched_doSleep>:

void sched_doSleep(void)
{
   1dc48:	cf 93       	push	r28
   1dc4a:	df 93       	push	r29
   1dc4c:	cd b7       	in	r28, 0x3d	; 61
   1dc4e:	de b7       	in	r29, 0x3e	; 62
#if 1
	/* Power down until IRQ or event calls in */
	sleepmgr_enter_sleep();
   1dc50:	0e 94 9d c9 	call	0x1933a	; 0x1933a <sleepmgr_enter_sleep>
#endif
}
   1dc54:	00 00       	nop
   1dc56:	df 91       	pop	r29
   1dc58:	cf 91       	pop	r28
   1dc5a:	08 95       	ret

0001dc5c <sched_push>:

void sched_push(void* cb, SCHED_ENTRY_CB_TYPE_ENUM_t cbType, uint32_t wakeTime, bool isDelay, bool isIntDis, bool isSync)
{
   1dc5c:	cf 92       	push	r12
   1dc5e:	ef 92       	push	r14
   1dc60:	0f 93       	push	r16
   1dc62:	cf 93       	push	r28
   1dc64:	df 93       	push	r29
   1dc66:	cd b7       	in	r28, 0x3d	; 61
   1dc68:	de b7       	in	r29, 0x3e	; 62
   1dc6a:	a6 97       	sbiw	r28, 0x26	; 38
   1dc6c:	cd bf       	out	0x3d, r28	; 61
   1dc6e:	de bf       	out	0x3e, r29	; 62
   1dc70:	8d 8f       	std	Y+29, r24	; 0x1d
   1dc72:	9e 8f       	std	Y+30, r25	; 0x1e
   1dc74:	6f 8f       	std	Y+31, r22	; 0x1f
   1dc76:	28 a3       	std	Y+32, r18	; 0x20
   1dc78:	39 a3       	std	Y+33, r19	; 0x21
   1dc7a:	4a a3       	std	Y+34, r20	; 0x22
   1dc7c:	5b a3       	std	Y+35, r21	; 0x23
   1dc7e:	0c a3       	std	Y+36, r16	; 0x24
   1dc80:	ed a2       	std	Y+37, r14	; 0x25
   1dc82:	ce a2       	std	Y+38, r12	; 0x26
	const uint32_t pushTime = rtc_get_time();
   1dc84:	0e 94 bd 55 	call	0xab7a	; 0xab7a <rtc_get_time>
   1dc88:	dc 01       	movw	r26, r24
   1dc8a:	cb 01       	movw	r24, r22
   1dc8c:	8d 87       	std	Y+13, r24	; 0x0d
   1dc8e:	9e 87       	std	Y+14, r25	; 0x0e
   1dc90:	af 87       	std	Y+15, r26	; 0x0f
   1dc92:	b8 8b       	std	Y+16, r27	; 0x10
	uint32_t alarmTime = 0UL;
   1dc94:	19 82       	std	Y+1, r1	; 0x01
   1dc96:	1a 82       	std	Y+2, r1	; 0x02
   1dc98:	1b 82       	std	Y+3, r1	; 0x03
   1dc9a:	1c 82       	std	Y+4, r1	; 0x04
	uint32_t sfCb = (isIntDis ?  0x8F000000UL : 0x0F00000UL) | (isSync ?  0x40000000UL : 0x0000000UL) | ((uint32_t)cbType << 24) | ((uint32_t)(uint16_t)cb);
   1dc9c:	8d a1       	ldd	r24, Y+37	; 0x25
   1dc9e:	88 23       	and	r24, r24
   1dca0:	29 f0       	breq	.+10     	; 0x1dcac <sched_push+0x50>
   1dca2:	80 e0       	ldi	r24, 0x00	; 0
   1dca4:	90 e0       	ldi	r25, 0x00	; 0
   1dca6:	a0 e0       	ldi	r26, 0x00	; 0
   1dca8:	bf e8       	ldi	r27, 0x8F	; 143
   1dcaa:	04 c0       	rjmp	.+8      	; 0x1dcb4 <sched_push+0x58>
   1dcac:	80 e0       	ldi	r24, 0x00	; 0
   1dcae:	90 e0       	ldi	r25, 0x00	; 0
   1dcb0:	a0 ef       	ldi	r26, 0xF0	; 240
   1dcb2:	b0 e0       	ldi	r27, 0x00	; 0
   1dcb4:	2e a1       	ldd	r18, Y+38	; 0x26
   1dcb6:	22 23       	and	r18, r18
   1dcb8:	29 f0       	breq	.+10     	; 0x1dcc4 <sched_push+0x68>
   1dcba:	20 e0       	ldi	r18, 0x00	; 0
   1dcbc:	30 e0       	ldi	r19, 0x00	; 0
   1dcbe:	40 e0       	ldi	r20, 0x00	; 0
   1dcc0:	50 e4       	ldi	r21, 0x40	; 64
   1dcc2:	03 c0       	rjmp	.+6      	; 0x1dcca <sched_push+0x6e>
   1dcc4:	20 e0       	ldi	r18, 0x00	; 0
   1dcc6:	30 e0       	ldi	r19, 0x00	; 0
   1dcc8:	a9 01       	movw	r20, r18
   1dcca:	28 2b       	or	r18, r24
   1dccc:	39 2b       	or	r19, r25
   1dcce:	4a 2b       	or	r20, r26
   1dcd0:	5b 2b       	or	r21, r27
   1dcd2:	8f 8d       	ldd	r24, Y+31	; 0x1f
   1dcd4:	88 2f       	mov	r24, r24
   1dcd6:	90 e0       	ldi	r25, 0x00	; 0
   1dcd8:	a0 e0       	ldi	r26, 0x00	; 0
   1dcda:	b0 e0       	ldi	r27, 0x00	; 0
   1dcdc:	b8 2f       	mov	r27, r24
   1dcde:	aa 27       	eor	r26, r26
   1dce0:	99 27       	eor	r25, r25
   1dce2:	88 27       	eor	r24, r24
   1dce4:	28 2b       	or	r18, r24
   1dce6:	39 2b       	or	r19, r25
   1dce8:	4a 2b       	or	r20, r26
   1dcea:	5b 2b       	or	r21, r27
   1dcec:	8d 8d       	ldd	r24, Y+29	; 0x1d
   1dcee:	9e 8d       	ldd	r25, Y+30	; 0x1e
   1dcf0:	cc 01       	movw	r24, r24
   1dcf2:	a0 e0       	ldi	r26, 0x00	; 0
   1dcf4:	b0 e0       	ldi	r27, 0x00	; 0
   1dcf6:	82 2b       	or	r24, r18
   1dcf8:	93 2b       	or	r25, r19
   1dcfa:	a4 2b       	or	r26, r20
   1dcfc:	b5 2b       	or	r27, r21
   1dcfe:	89 8b       	std	Y+17, r24	; 0x11
   1dd00:	9a 8b       	std	Y+18, r25	; 0x12
   1dd02:	ab 8b       	std	Y+19, r26	; 0x13
   1dd04:	bc 8b       	std	Y+20, r27	; 0x14

	if (isDelay) {
   1dd06:	8c a1       	ldd	r24, Y+36	; 0x24
   1dd08:	88 23       	and	r24, r24
   1dd0a:	09 f4       	brne	.+2      	; 0x1dd0e <sched_push+0xb2>
   1dd0c:	4d c0       	rjmp	.+154    	; 0x1dda8 <sched_push+0x14c>
		/* Sanity checks */
		if (wakeTime < 2) {
   1dd0e:	88 a1       	ldd	r24, Y+32	; 0x20
   1dd10:	99 a1       	ldd	r25, Y+33	; 0x21
   1dd12:	aa a1       	ldd	r26, Y+34	; 0x22
   1dd14:	bb a1       	ldd	r27, Y+35	; 0x23
   1dd16:	02 97       	sbiw	r24, 0x02	; 2
   1dd18:	a1 05       	cpc	r26, r1
   1dd1a:	b1 05       	cpc	r27, r1
   1dd1c:	48 f4       	brcc	.+18     	; 0x1dd30 <sched_push+0xd4>
			wakeTime = 2;														// Min value to use to work properly
   1dd1e:	82 e0       	ldi	r24, 0x02	; 2
   1dd20:	90 e0       	ldi	r25, 0x00	; 0
   1dd22:	a0 e0       	ldi	r26, 0x00	; 0
   1dd24:	b0 e0       	ldi	r27, 0x00	; 0
   1dd26:	88 a3       	std	Y+32, r24	; 0x20
   1dd28:	99 a3       	std	Y+33, r25	; 0x21
   1dd2a:	aa a3       	std	Y+34, r26	; 0x22
   1dd2c:	bb a3       	std	Y+35, r27	; 0x23
   1dd2e:	2c c0       	rjmp	.+88     	; 0x1dd88 <sched_push+0x12c>
		} else if (wakeTime > 30000U) {
   1dd30:	88 a1       	ldd	r24, Y+32	; 0x20
   1dd32:	99 a1       	ldd	r25, Y+33	; 0x21
   1dd34:	aa a1       	ldd	r26, Y+34	; 0x22
   1dd36:	bb a1       	ldd	r27, Y+35	; 0x23
   1dd38:	81 33       	cpi	r24, 0x31	; 49
   1dd3a:	95 47       	sbci	r25, 0x75	; 117
   1dd3c:	a1 05       	cpc	r26, r1
   1dd3e:	b1 05       	cpc	r27, r1
   1dd40:	48 f0       	brcs	.+18     	; 0x1dd54 <sched_push+0xf8>
			wakeTime = ((30000U << 10) / 1024);									// Max value 30 sec
   1dd42:	80 e3       	ldi	r24, 0x30	; 48
   1dd44:	90 e0       	ldi	r25, 0x00	; 0
   1dd46:	a0 e0       	ldi	r26, 0x00	; 0
   1dd48:	b0 e0       	ldi	r27, 0x00	; 0
   1dd4a:	88 a3       	std	Y+32, r24	; 0x20
   1dd4c:	99 a3       	std	Y+33, r25	; 0x21
   1dd4e:	aa a3       	std	Y+34, r26	; 0x22
   1dd50:	bb a3       	std	Y+35, r27	; 0x23
   1dd52:	1a c0       	rjmp	.+52     	; 0x1dd88 <sched_push+0x12c>
		} else {
			wakeTime = ((wakeTime << 10) / 1024);								// Time correction for 1024 ticks per second
   1dd54:	88 a1       	ldd	r24, Y+32	; 0x20
   1dd56:	99 a1       	ldd	r25, Y+33	; 0x21
   1dd58:	aa a1       	ldd	r26, Y+34	; 0x22
   1dd5a:	bb a1       	ldd	r27, Y+35	; 0x23
   1dd5c:	07 2e       	mov	r0, r23
   1dd5e:	7a e0       	ldi	r23, 0x0A	; 10
   1dd60:	88 0f       	add	r24, r24
   1dd62:	99 1f       	adc	r25, r25
   1dd64:	aa 1f       	adc	r26, r26
   1dd66:	bb 1f       	adc	r27, r27
   1dd68:	7a 95       	dec	r23
   1dd6a:	d1 f7       	brne	.-12     	; 0x1dd60 <sched_push+0x104>
   1dd6c:	70 2d       	mov	r23, r0
   1dd6e:	07 2e       	mov	r0, r23
   1dd70:	7a e0       	ldi	r23, 0x0A	; 10
   1dd72:	b6 95       	lsr	r27
   1dd74:	a7 95       	ror	r26
   1dd76:	97 95       	ror	r25
   1dd78:	87 95       	ror	r24
   1dd7a:	7a 95       	dec	r23
   1dd7c:	d1 f7       	brne	.-12     	; 0x1dd72 <sched_push+0x116>
   1dd7e:	70 2d       	mov	r23, r0
   1dd80:	88 a3       	std	Y+32, r24	; 0x20
   1dd82:	99 a3       	std	Y+33, r25	; 0x21
   1dd84:	aa a3       	std	Y+34, r26	; 0x22
   1dd86:	bb a3       	std	Y+35, r27	; 0x23
		}

		/* Absolute time ticks */
		wakeTime += pushTime;
   1dd88:	28 a1       	ldd	r18, Y+32	; 0x20
   1dd8a:	39 a1       	ldd	r19, Y+33	; 0x21
   1dd8c:	4a a1       	ldd	r20, Y+34	; 0x22
   1dd8e:	5b a1       	ldd	r21, Y+35	; 0x23
   1dd90:	8d 85       	ldd	r24, Y+13	; 0x0d
   1dd92:	9e 85       	ldd	r25, Y+14	; 0x0e
   1dd94:	af 85       	ldd	r26, Y+15	; 0x0f
   1dd96:	b8 89       	ldd	r27, Y+16	; 0x10
   1dd98:	82 0f       	add	r24, r18
   1dd9a:	93 1f       	adc	r25, r19
   1dd9c:	a4 1f       	adc	r26, r20
   1dd9e:	b5 1f       	adc	r27, r21
   1dda0:	88 a3       	std	Y+32, r24	; 0x20
   1dda2:	99 a3       	std	Y+33, r25	; 0x21
   1dda4:	aa a3       	std	Y+34, r26	; 0x22
   1dda6:	bb a3       	std	Y+35, r27	; 0x23
	}

	/* Lock access to the scheduler entries */
	if (!sched_getLock(&g_sched_lock)) {
   1dda8:	8e e6       	ldi	r24, 0x6E	; 110
   1ddaa:	9b e2       	ldi	r25, 0x2B	; 43
   1ddac:	d3 de       	rcall	.-602    	; 0x1db54 <sched_getLock>
   1ddae:	98 2f       	mov	r25, r24
   1ddb0:	81 e0       	ldi	r24, 0x01	; 1
   1ddb2:	89 27       	eor	r24, r25
   1ddb4:	88 23       	and	r24, r24
   1ddb6:	29 f1       	breq	.+74     	; 0x1de02 <sched_push+0x1a6>
		/* Push entry to the stack due to blocked access */
		if (!fifo_is_full(&g_fifo_sched_desc)) {
   1ddb8:	85 e1       	ldi	r24, 0x15	; 21
   1ddba:	93 e3       	ldi	r25, 0x33	; 51
   1ddbc:	0e 94 84 d0 	call	0x1a108	; 0x1a108 <fifo_is_full>
   1ddc0:	98 2f       	mov	r25, r24
   1ddc2:	81 e0       	ldi	r24, 0x01	; 1
   1ddc4:	89 27       	eor	r24, r25
   1ddc6:	88 23       	and	r24, r24
   1ddc8:	09 f4       	brne	.+2      	; 0x1ddcc <sched_push+0x170>
   1ddca:	03 c2       	rjmp	.+1030   	; 0x1e1d2 <sched_push+0x576>
			irqflags_t flags = cpu_irq_save();
   1ddcc:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1ddd0:	8d 8b       	std	Y+21, r24	; 0x15
			fifo_push_uint32(&g_fifo_sched_desc, wakeTime);
   1ddd2:	88 a1       	ldd	r24, Y+32	; 0x20
   1ddd4:	99 a1       	ldd	r25, Y+33	; 0x21
   1ddd6:	aa a1       	ldd	r26, Y+34	; 0x22
   1ddd8:	bb a1       	ldd	r27, Y+35	; 0x23
   1ddda:	ac 01       	movw	r20, r24
   1dddc:	bd 01       	movw	r22, r26
   1ddde:	85 e1       	ldi	r24, 0x15	; 21
   1dde0:	93 e3       	ldi	r25, 0x33	; 51
   1dde2:	0e 94 9d d0 	call	0x1a13a	; 0x1a13a <fifo_push_uint32>
			fifo_push_uint32(&g_fifo_sched_desc, sfCb);
   1dde6:	89 89       	ldd	r24, Y+17	; 0x11
   1dde8:	9a 89       	ldd	r25, Y+18	; 0x12
   1ddea:	ab 89       	ldd	r26, Y+19	; 0x13
   1ddec:	bc 89       	ldd	r27, Y+20	; 0x14
   1ddee:	ac 01       	movw	r20, r24
   1ddf0:	bd 01       	movw	r22, r26
   1ddf2:	85 e1       	ldi	r24, 0x15	; 21
   1ddf4:	93 e3       	ldi	r25, 0x33	; 51
   1ddf6:	0e 94 9d d0 	call	0x1a13a	; 0x1a13a <fifo_push_uint32>
			cpu_irq_restore(flags);
   1ddfa:	8d 89       	ldd	r24, Y+21	; 0x15
   1ddfc:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
		}
		return;
   1de00:	e8 c1       	rjmp	.+976    	; 0x1e1d2 <sched_push+0x576>

// -- single entry section for g_sched_data[] / g_sched_sort[]
// v

	/* Get next free slot */
	bool dataEntryStored = false;
   1de02:	1d 82       	std	Y+5, r1	; 0x05
	uint8_t slot = 0;
   1de04:	1e 82       	std	Y+6, r1	; 0x06

	for (int idx = 0; idx < C_SCH_SLOT_CNT; ++idx) {
   1de06:	1f 82       	std	Y+7, r1	; 0x07
   1de08:	18 86       	std	Y+8, r1	; 0x08
   1de0a:	a6 c0       	rjmp	.+332    	; 0x1df58 <sched_push+0x2fc>
		if (!(g_sched_data[idx].occupied)) {
   1de0c:	2f 81       	ldd	r18, Y+7	; 0x07
   1de0e:	38 85       	ldd	r19, Y+8	; 0x08
   1de10:	c9 01       	movw	r24, r18
   1de12:	88 0f       	add	r24, r24
   1de14:	99 1f       	adc	r25, r25
   1de16:	88 0f       	add	r24, r24
   1de18:	99 1f       	adc	r25, r25
   1de1a:	88 0f       	add	r24, r24
   1de1c:	99 1f       	adc	r25, r25
   1de1e:	82 1b       	sub	r24, r18
   1de20:	93 0b       	sbc	r25, r19
   1de22:	87 58       	subi	r24, 0x87	; 135
   1de24:	94 4d       	sbci	r25, 0xD4	; 212
   1de26:	fc 01       	movw	r30, r24
   1de28:	80 81       	ld	r24, Z
   1de2a:	81 70       	andi	r24, 0x01	; 1
   1de2c:	88 23       	and	r24, r24
   1de2e:	09 f0       	breq	.+2      	; 0x1de32 <sched_push+0x1d6>
   1de30:	8e c0       	rjmp	.+284    	; 0x1df4e <sched_push+0x2f2>
			g_sched_data[idx].occupied	= true;
   1de32:	2f 81       	ldd	r18, Y+7	; 0x07
   1de34:	38 85       	ldd	r19, Y+8	; 0x08
   1de36:	c9 01       	movw	r24, r18
   1de38:	88 0f       	add	r24, r24
   1de3a:	99 1f       	adc	r25, r25
   1de3c:	88 0f       	add	r24, r24
   1de3e:	99 1f       	adc	r25, r25
   1de40:	88 0f       	add	r24, r24
   1de42:	99 1f       	adc	r25, r25
   1de44:	82 1b       	sub	r24, r18
   1de46:	93 0b       	sbc	r25, r19
   1de48:	87 58       	subi	r24, 0x87	; 135
   1de4a:	94 4d       	sbci	r25, 0xD4	; 212
   1de4c:	fc 01       	movw	r30, r24
   1de4e:	20 81       	ld	r18, Z
   1de50:	21 60       	ori	r18, 0x01	; 1
   1de52:	fc 01       	movw	r30, r24
   1de54:	20 83       	st	Z, r18
			g_sched_data[idx].callback	= cb;
   1de56:	2f 81       	ldd	r18, Y+7	; 0x07
   1de58:	38 85       	ldd	r19, Y+8	; 0x08
   1de5a:	c9 01       	movw	r24, r18
   1de5c:	88 0f       	add	r24, r24
   1de5e:	99 1f       	adc	r25, r25
   1de60:	88 0f       	add	r24, r24
   1de62:	99 1f       	adc	r25, r25
   1de64:	88 0f       	add	r24, r24
   1de66:	99 1f       	adc	r25, r25
   1de68:	82 1b       	sub	r24, r18
   1de6a:	93 0b       	sbc	r25, r19
   1de6c:	89 58       	subi	r24, 0x89	; 137
   1de6e:	94 4d       	sbci	r25, 0xD4	; 212
   1de70:	2d 8d       	ldd	r18, Y+29	; 0x1d
   1de72:	3e 8d       	ldd	r19, Y+30	; 0x1e
   1de74:	fc 01       	movw	r30, r24
   1de76:	20 83       	st	Z, r18
   1de78:	31 83       	std	Z+1, r19	; 0x01
			g_sched_data[idx].cbType	= cbType & 0x03;
   1de7a:	8f 8d       	ldd	r24, Y+31	; 0x1f
   1de7c:	48 2f       	mov	r20, r24
   1de7e:	43 70       	andi	r20, 0x03	; 3
   1de80:	2f 81       	ldd	r18, Y+7	; 0x07
   1de82:	38 85       	ldd	r19, Y+8	; 0x08
   1de84:	c9 01       	movw	r24, r18
   1de86:	88 0f       	add	r24, r24
   1de88:	99 1f       	adc	r25, r25
   1de8a:	88 0f       	add	r24, r24
   1de8c:	99 1f       	adc	r25, r25
   1de8e:	88 0f       	add	r24, r24
   1de90:	99 1f       	adc	r25, r25
   1de92:	82 1b       	sub	r24, r18
   1de94:	93 0b       	sbc	r25, r19
   1de96:	87 58       	subi	r24, 0x87	; 135
   1de98:	94 4d       	sbci	r25, 0xD4	; 212
   1de9a:	24 2f       	mov	r18, r20
   1de9c:	23 70       	andi	r18, 0x03	; 3
   1de9e:	22 0f       	add	r18, r18
   1dea0:	22 0f       	add	r18, r18
   1dea2:	22 0f       	add	r18, r18
   1dea4:	fc 01       	movw	r30, r24
   1dea6:	30 81       	ld	r19, Z
   1dea8:	37 7e       	andi	r19, 0xE7	; 231
   1deaa:	23 2b       	or	r18, r19
   1deac:	fc 01       	movw	r30, r24
   1deae:	20 83       	st	Z, r18
			g_sched_data[idx].isIntDis	= (isIntDis ?  1 : 0);
   1deb0:	8d a1       	ldd	r24, Y+37	; 0x25
   1deb2:	48 2f       	mov	r20, r24
   1deb4:	41 70       	andi	r20, 0x01	; 1
   1deb6:	2f 81       	ldd	r18, Y+7	; 0x07
   1deb8:	38 85       	ldd	r19, Y+8	; 0x08
   1deba:	c9 01       	movw	r24, r18
   1debc:	88 0f       	add	r24, r24
   1debe:	99 1f       	adc	r25, r25
   1dec0:	88 0f       	add	r24, r24
   1dec2:	99 1f       	adc	r25, r25
   1dec4:	88 0f       	add	r24, r24
   1dec6:	99 1f       	adc	r25, r25
   1dec8:	82 1b       	sub	r24, r18
   1deca:	93 0b       	sbc	r25, r19
   1decc:	87 58       	subi	r24, 0x87	; 135
   1dece:	94 4d       	sbci	r25, 0xD4	; 212
   1ded0:	24 2f       	mov	r18, r20
   1ded2:	21 70       	andi	r18, 0x01	; 1
   1ded4:	22 0f       	add	r18, r18
   1ded6:	fc 01       	movw	r30, r24
   1ded8:	30 81       	ld	r19, Z
   1deda:	3d 7f       	andi	r19, 0xFD	; 253
   1dedc:	23 2b       	or	r18, r19
   1dede:	fc 01       	movw	r30, r24
   1dee0:	20 83       	st	Z, r18
			g_sched_data[idx].isSync	= (isSync	?  1 : 0);
   1dee2:	8e a1       	ldd	r24, Y+38	; 0x26
   1dee4:	48 2f       	mov	r20, r24
   1dee6:	41 70       	andi	r20, 0x01	; 1
   1dee8:	2f 81       	ldd	r18, Y+7	; 0x07
   1deea:	38 85       	ldd	r19, Y+8	; 0x08
   1deec:	c9 01       	movw	r24, r18
   1deee:	88 0f       	add	r24, r24
   1def0:	99 1f       	adc	r25, r25
   1def2:	88 0f       	add	r24, r24
   1def4:	99 1f       	adc	r25, r25
   1def6:	88 0f       	add	r24, r24
   1def8:	99 1f       	adc	r25, r25
   1defa:	82 1b       	sub	r24, r18
   1defc:	93 0b       	sbc	r25, r19
   1defe:	87 58       	subi	r24, 0x87	; 135
   1df00:	94 4d       	sbci	r25, 0xD4	; 212
   1df02:	24 2f       	mov	r18, r20
   1df04:	21 70       	andi	r18, 0x01	; 1
   1df06:	22 0f       	add	r18, r18
   1df08:	22 0f       	add	r18, r18
   1df0a:	fc 01       	movw	r30, r24
   1df0c:	30 81       	ld	r19, Z
   1df0e:	3b 7f       	andi	r19, 0xFB	; 251
   1df10:	23 2b       	or	r18, r19
   1df12:	fc 01       	movw	r30, r24
   1df14:	20 83       	st	Z, r18
			g_sched_data[idx].wakeTime	= wakeTime;
   1df16:	88 a1       	ldd	r24, Y+32	; 0x20
   1df18:	99 a1       	ldd	r25, Y+33	; 0x21
   1df1a:	aa a1       	ldd	r26, Y+34	; 0x22
   1df1c:	bb a1       	ldd	r27, Y+35	; 0x23
   1df1e:	4f 81       	ldd	r20, Y+7	; 0x07
   1df20:	58 85       	ldd	r21, Y+8	; 0x08
   1df22:	9a 01       	movw	r18, r20
   1df24:	22 0f       	add	r18, r18
   1df26:	33 1f       	adc	r19, r19
   1df28:	22 0f       	add	r18, r18
   1df2a:	33 1f       	adc	r19, r19
   1df2c:	22 0f       	add	r18, r18
   1df2e:	33 1f       	adc	r19, r19
   1df30:	24 1b       	sub	r18, r20
   1df32:	35 0b       	sbc	r19, r21
   1df34:	2d 58       	subi	r18, 0x8D	; 141
   1df36:	34 4d       	sbci	r19, 0xD4	; 212
   1df38:	f9 01       	movw	r30, r18
   1df3a:	80 83       	st	Z, r24
   1df3c:	91 83       	std	Z+1, r25	; 0x01
   1df3e:	a2 83       	std	Z+2, r26	; 0x02
   1df40:	b3 83       	std	Z+3, r27	; 0x03
			slot = idx + 1;
   1df42:	8f 81       	ldd	r24, Y+7	; 0x07
   1df44:	8f 5f       	subi	r24, 0xFF	; 255
   1df46:	8e 83       	std	Y+6, r24	; 0x06
			dataEntryStored = true;
   1df48:	81 e0       	ldi	r24, 0x01	; 1
   1df4a:	8d 83       	std	Y+5, r24	; 0x05
			break;
   1df4c:	0a c0       	rjmp	.+20     	; 0x1df62 <sched_push+0x306>

	/* Get next free slot */
	bool dataEntryStored = false;
	uint8_t slot = 0;

	for (int idx = 0; idx < C_SCH_SLOT_CNT; ++idx) {
   1df4e:	8f 81       	ldd	r24, Y+7	; 0x07
   1df50:	98 85       	ldd	r25, Y+8	; 0x08
   1df52:	01 96       	adiw	r24, 0x01	; 1
   1df54:	8f 83       	std	Y+7, r24	; 0x07
   1df56:	98 87       	std	Y+8, r25	; 0x08
   1df58:	8f 81       	ldd	r24, Y+7	; 0x07
   1df5a:	98 85       	ldd	r25, Y+8	; 0x08
   1df5c:	80 97       	sbiw	r24, 0x20	; 32
   1df5e:	0c f4       	brge	.+2      	; 0x1df62 <sched_push+0x306>
   1df60:	55 cf       	rjmp	.-342    	; 0x1de0c <sched_push+0x1b0>
			dataEntryStored = true;
			break;
		}
	}

	if (!dataEntryStored) {
   1df62:	9d 81       	ldd	r25, Y+5	; 0x05
   1df64:	81 e0       	ldi	r24, 0x01	; 1
   1df66:	89 27       	eor	r24, r25
   1df68:	88 23       	and	r24, r24
   1df6a:	09 f0       	breq	.+2      	; 0x1df6e <sched_push+0x312>
   1df6c:	94 c0       	rjmp	.+296    	; 0x1e096 <sched_push+0x43a>
		goto sched_push_out;  // should not happen
	}

	/* Bind to sort list */
	for (int pos = 0; pos < C_SCH_SLOT_CNT; ++pos) {
   1df6e:	19 86       	std	Y+9, r1	; 0x09
   1df70:	1a 86       	std	Y+10, r1	; 0x0a
   1df72:	70 c0       	rjmp	.+224    	; 0x1e054 <sched_push+0x3f8>
		uint8_t idx = g_sched_sort[pos];
   1df74:	89 85       	ldd	r24, Y+9	; 0x09
   1df76:	9a 85       	ldd	r25, Y+10	; 0x0a
   1df78:	8d 5a       	subi	r24, 0xAD	; 173
   1df7a:	93 4d       	sbci	r25, 0xD3	; 211
   1df7c:	fc 01       	movw	r30, r24
   1df7e:	80 81       	ld	r24, Z
   1df80:	8e 8b       	std	Y+22, r24	; 0x16
		if (!idx) {
   1df82:	8e 89       	ldd	r24, Y+22	; 0x16
   1df84:	88 23       	and	r24, r24
   1df86:	41 f4       	brne	.+16     	; 0x1df98 <sched_push+0x33c>
			/* Fill in after last entry */
			g_sched_sort[pos] = slot;
   1df88:	89 85       	ldd	r24, Y+9	; 0x09
   1df8a:	9a 85       	ldd	r25, Y+10	; 0x0a
   1df8c:	8d 5a       	subi	r24, 0xAD	; 173
   1df8e:	93 4d       	sbci	r25, 0xD3	; 211
   1df90:	2e 81       	ldd	r18, Y+6	; 0x06
   1df92:	fc 01       	movw	r30, r24
   1df94:	20 83       	st	Z, r18
			break;
   1df96:	63 c0       	rjmp	.+198    	; 0x1e05e <sched_push+0x402>
		}
		--idx;
   1df98:	8e 89       	ldd	r24, Y+22	; 0x16
   1df9a:	81 50       	subi	r24, 0x01	; 1
   1df9c:	8e 8b       	std	Y+22, r24	; 0x16

		/* Place new item in front of that entry */
		if (g_sched_data[idx].occupied && (wakeTime < g_sched_data[idx].wakeTime)) {
   1df9e:	8e 89       	ldd	r24, Y+22	; 0x16
   1dfa0:	28 2f       	mov	r18, r24
   1dfa2:	30 e0       	ldi	r19, 0x00	; 0
   1dfa4:	c9 01       	movw	r24, r18
   1dfa6:	88 0f       	add	r24, r24
   1dfa8:	99 1f       	adc	r25, r25
   1dfaa:	88 0f       	add	r24, r24
   1dfac:	99 1f       	adc	r25, r25
   1dfae:	88 0f       	add	r24, r24
   1dfb0:	99 1f       	adc	r25, r25
   1dfb2:	82 1b       	sub	r24, r18
   1dfb4:	93 0b       	sbc	r25, r19
   1dfb6:	87 58       	subi	r24, 0x87	; 135
   1dfb8:	94 4d       	sbci	r25, 0xD4	; 212
   1dfba:	fc 01       	movw	r30, r24
   1dfbc:	80 81       	ld	r24, Z
   1dfbe:	81 70       	andi	r24, 0x01	; 1
   1dfc0:	88 23       	and	r24, r24
   1dfc2:	09 f4       	brne	.+2      	; 0x1dfc6 <sched_push+0x36a>
   1dfc4:	42 c0       	rjmp	.+132    	; 0x1e04a <sched_push+0x3ee>
   1dfc6:	8e 89       	ldd	r24, Y+22	; 0x16
   1dfc8:	28 2f       	mov	r18, r24
   1dfca:	30 e0       	ldi	r19, 0x00	; 0
   1dfcc:	c9 01       	movw	r24, r18
   1dfce:	88 0f       	add	r24, r24
   1dfd0:	99 1f       	adc	r25, r25
   1dfd2:	88 0f       	add	r24, r24
   1dfd4:	99 1f       	adc	r25, r25
   1dfd6:	88 0f       	add	r24, r24
   1dfd8:	99 1f       	adc	r25, r25
   1dfda:	82 1b       	sub	r24, r18
   1dfdc:	93 0b       	sbc	r25, r19
   1dfde:	8d 58       	subi	r24, 0x8D	; 141
   1dfe0:	94 4d       	sbci	r25, 0xD4	; 212
   1dfe2:	fc 01       	movw	r30, r24
   1dfe4:	20 81       	ld	r18, Z
   1dfe6:	31 81       	ldd	r19, Z+1	; 0x01
   1dfe8:	42 81       	ldd	r20, Z+2	; 0x02
   1dfea:	53 81       	ldd	r21, Z+3	; 0x03
   1dfec:	88 a1       	ldd	r24, Y+32	; 0x20
   1dfee:	99 a1       	ldd	r25, Y+33	; 0x21
   1dff0:	aa a1       	ldd	r26, Y+34	; 0x22
   1dff2:	bb a1       	ldd	r27, Y+35	; 0x23
   1dff4:	82 17       	cp	r24, r18
   1dff6:	93 07       	cpc	r25, r19
   1dff8:	a4 07       	cpc	r26, r20
   1dffa:	b5 07       	cpc	r27, r21
   1dffc:	30 f5       	brcc	.+76     	; 0x1e04a <sched_push+0x3ee>
			/* Move all entries of position list one up to give space for our new entry */
			for (int mvidx = C_SCH_SLOT_CNT - 2; pos <= mvidx; --mvidx) {
   1dffe:	8e e1       	ldi	r24, 0x1E	; 30
   1e000:	90 e0       	ldi	r25, 0x00	; 0
   1e002:	8b 87       	std	Y+11, r24	; 0x0b
   1e004:	9c 87       	std	Y+12, r25	; 0x0c
   1e006:	12 c0       	rjmp	.+36     	; 0x1e02c <sched_push+0x3d0>
				g_sched_sort[mvidx + 1] = g_sched_sort[mvidx];
   1e008:	8b 85       	ldd	r24, Y+11	; 0x0b
   1e00a:	9c 85       	ldd	r25, Y+12	; 0x0c
   1e00c:	01 96       	adiw	r24, 0x01	; 1
   1e00e:	2b 85       	ldd	r18, Y+11	; 0x0b
   1e010:	3c 85       	ldd	r19, Y+12	; 0x0c
   1e012:	2d 5a       	subi	r18, 0xAD	; 173
   1e014:	33 4d       	sbci	r19, 0xD3	; 211
   1e016:	f9 01       	movw	r30, r18
   1e018:	20 81       	ld	r18, Z
   1e01a:	8d 5a       	subi	r24, 0xAD	; 173
   1e01c:	93 4d       	sbci	r25, 0xD3	; 211
   1e01e:	fc 01       	movw	r30, r24
   1e020:	20 83       	st	Z, r18
		--idx;

		/* Place new item in front of that entry */
		if (g_sched_data[idx].occupied && (wakeTime < g_sched_data[idx].wakeTime)) {
			/* Move all entries of position list one up to give space for our new entry */
			for (int mvidx = C_SCH_SLOT_CNT - 2; pos <= mvidx; --mvidx) {
   1e022:	8b 85       	ldd	r24, Y+11	; 0x0b
   1e024:	9c 85       	ldd	r25, Y+12	; 0x0c
   1e026:	01 97       	sbiw	r24, 0x01	; 1
   1e028:	8b 87       	std	Y+11, r24	; 0x0b
   1e02a:	9c 87       	std	Y+12, r25	; 0x0c
   1e02c:	29 85       	ldd	r18, Y+9	; 0x09
   1e02e:	3a 85       	ldd	r19, Y+10	; 0x0a
   1e030:	8b 85       	ldd	r24, Y+11	; 0x0b
   1e032:	9c 85       	ldd	r25, Y+12	; 0x0c
   1e034:	82 17       	cp	r24, r18
   1e036:	93 07       	cpc	r25, r19
   1e038:	3c f7       	brge	.-50     	; 0x1e008 <sched_push+0x3ac>
				g_sched_sort[mvidx + 1] = g_sched_sort[mvidx];
			}

			/* Fill in new item */
			g_sched_sort[pos] = slot;
   1e03a:	89 85       	ldd	r24, Y+9	; 0x09
   1e03c:	9a 85       	ldd	r25, Y+10	; 0x0a
   1e03e:	8d 5a       	subi	r24, 0xAD	; 173
   1e040:	93 4d       	sbci	r25, 0xD3	; 211
   1e042:	2e 81       	ldd	r18, Y+6	; 0x06
   1e044:	fc 01       	movw	r30, r24
   1e046:	20 83       	st	Z, r18
			break;
   1e048:	0a c0       	rjmp	.+20     	; 0x1e05e <sched_push+0x402>
	if (!dataEntryStored) {
		goto sched_push_out;  // should not happen
	}

	/* Bind to sort list */
	for (int pos = 0; pos < C_SCH_SLOT_CNT; ++pos) {
   1e04a:	89 85       	ldd	r24, Y+9	; 0x09
   1e04c:	9a 85       	ldd	r25, Y+10	; 0x0a
   1e04e:	01 96       	adiw	r24, 0x01	; 1
   1e050:	89 87       	std	Y+9, r24	; 0x09
   1e052:	9a 87       	std	Y+10, r25	; 0x0a
   1e054:	89 85       	ldd	r24, Y+9	; 0x09
   1e056:	9a 85       	ldd	r25, Y+10	; 0x0a
   1e058:	80 97       	sbiw	r24, 0x20	; 32
   1e05a:	0c f4       	brge	.+2      	; 0x1e05e <sched_push+0x402>
   1e05c:	8b cf       	rjmp	.-234    	; 0x1df74 <sched_push+0x318>
			break;
		}
	}

	/* Get next time for wake-up */
	alarmTime = g_sched_data[g_sched_sort[0] - 1].wakeTime;
   1e05e:	80 91 53 2c 	lds	r24, 0x2C53	; 0x802c53 <g_sched_sort>
   1e062:	88 2f       	mov	r24, r24
   1e064:	90 e0       	ldi	r25, 0x00	; 0
   1e066:	9c 01       	movw	r18, r24
   1e068:	21 50       	subi	r18, 0x01	; 1
   1e06a:	31 09       	sbc	r19, r1
   1e06c:	c9 01       	movw	r24, r18
   1e06e:	88 0f       	add	r24, r24
   1e070:	99 1f       	adc	r25, r25
   1e072:	88 0f       	add	r24, r24
   1e074:	99 1f       	adc	r25, r25
   1e076:	88 0f       	add	r24, r24
   1e078:	99 1f       	adc	r25, r25
   1e07a:	82 1b       	sub	r24, r18
   1e07c:	93 0b       	sbc	r25, r19
   1e07e:	8d 58       	subi	r24, 0x8D	; 141
   1e080:	94 4d       	sbci	r25, 0xD4	; 212
   1e082:	fc 01       	movw	r30, r24
   1e084:	80 81       	ld	r24, Z
   1e086:	91 81       	ldd	r25, Z+1	; 0x01
   1e088:	a2 81       	ldd	r26, Z+2	; 0x02
   1e08a:	b3 81       	ldd	r27, Z+3	; 0x03
   1e08c:	89 83       	std	Y+1, r24	; 0x01
   1e08e:	9a 83       	std	Y+2, r25	; 0x02
   1e090:	ab 83       	std	Y+3, r26	; 0x03
   1e092:	bc 83       	std	Y+4, r27	; 0x04
   1e094:	01 c0       	rjmp	.+2      	; 0x1e098 <sched_push+0x43c>
			break;
		}
	}

	if (!dataEntryStored) {
		goto sched_push_out;  // should not happen
   1e096:	00 00       	nop

// ^
// -- single entry section for g_sched_data[] / g_sched_sort[]

	/* Release lock */
	sched_freeLock(&g_sched_lock);
   1e098:	8e e6       	ldi	r24, 0x6E	; 110
   1e09a:	9b e2       	ldi	r25, 0x2B	; 43
   1e09c:	83 dd       	rcall	.-1274   	; 0x1dba4 <sched_freeLock>

	/* Pop back all FIFO entries */
	while (!fifo_is_empty(&g_fifo_sched_desc)) {
   1e09e:	7f c0       	rjmp	.+254    	; 0x1e19e <sched_push+0x542>
		uint32_t sfCb = 0UL;
   1e0a0:	19 8e       	std	Y+25, r1	; 0x19
   1e0a2:	1a 8e       	std	Y+26, r1	; 0x1a
   1e0a4:	1b 8e       	std	Y+27, r1	; 0x1b
   1e0a6:	1c 8e       	std	Y+28, r1	; 0x1c
		wakeTime = 0UL;
   1e0a8:	18 a2       	std	Y+32, r1	; 0x20
   1e0aa:	19 a2       	std	Y+33, r1	; 0x21
   1e0ac:	1a a2       	std	Y+34, r1	; 0x22
   1e0ae:	1b a2       	std	Y+35, r1	; 0x23

		/* Get next entries */
		{
			irqflags_t flags = cpu_irq_save();
   1e0b0:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1e0b4:	8f 8b       	std	Y+23, r24	; 0x17
			fifo_pull_uint32(&g_fifo_sched_desc, &wakeTime);
   1e0b6:	ce 01       	movw	r24, r28
   1e0b8:	80 96       	adiw	r24, 0x20	; 32
   1e0ba:	bc 01       	movw	r22, r24
   1e0bc:	85 e1       	ldi	r24, 0x15	; 21
   1e0be:	93 e3       	ldi	r25, 0x33	; 51
   1e0c0:	0e 94 eb d0 	call	0x1a1d6	; 0x1a1d6 <fifo_pull_uint32>
			fifo_pull_uint32(&g_fifo_sched_desc, &sfCb);
   1e0c4:	ce 01       	movw	r24, r28
   1e0c6:	49 96       	adiw	r24, 0x19	; 25
   1e0c8:	bc 01       	movw	r22, r24
   1e0ca:	85 e1       	ldi	r24, 0x15	; 21
   1e0cc:	93 e3       	ldi	r25, 0x33	; 51
   1e0ce:	0e 94 eb d0 	call	0x1a1d6	; 0x1a1d6 <fifo_pull_uint32>
			cpu_irq_restore(flags);
   1e0d2:	8f 89       	ldd	r24, Y+23	; 0x17
   1e0d4:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
		}

		/* FIFO check */
		if ((sfCb & 0x0f000000UL) != 0x0f000000UL) {
   1e0d8:	89 8d       	ldd	r24, Y+25	; 0x19
   1e0da:	9a 8d       	ldd	r25, Y+26	; 0x1a
   1e0dc:	ab 8d       	ldd	r26, Y+27	; 0x1b
   1e0de:	bc 8d       	ldd	r27, Y+28	; 0x1c
   1e0e0:	88 27       	eor	r24, r24
   1e0e2:	99 27       	eor	r25, r25
   1e0e4:	aa 27       	eor	r26, r26
   1e0e6:	bf 70       	andi	r27, 0x0F	; 15
   1e0e8:	00 97       	sbiw	r24, 0x00	; 0
   1e0ea:	a1 05       	cpc	r26, r1
   1e0ec:	bf 40       	sbci	r27, 0x0F	; 15
   1e0ee:	d9 f0       	breq	.+54     	; 0x1e126 <sched_push+0x4ca>
			/* Signature not found - clear all entries to synchronize again */
			irqflags_t flags = cpu_irq_save();
   1e0f0:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1e0f4:	88 8f       	std	Y+24, r24	; 0x18
			while (!fifo_is_empty(&g_fifo_sched_desc)) {
   1e0f6:	07 c0       	rjmp	.+14     	; 0x1e106 <sched_push+0x4aa>
				fifo_pull_uint32(&g_fifo_sched_desc, &sfCb);
   1e0f8:	ce 01       	movw	r24, r28
   1e0fa:	49 96       	adiw	r24, 0x19	; 25
   1e0fc:	bc 01       	movw	r22, r24
   1e0fe:	85 e1       	ldi	r24, 0x15	; 21
   1e100:	93 e3       	ldi	r25, 0x33	; 51
   1e102:	0e 94 eb d0 	call	0x1a1d6	; 0x1a1d6 <fifo_pull_uint32>

		/* FIFO check */
		if ((sfCb & 0x0f000000UL) != 0x0f000000UL) {
			/* Signature not found - clear all entries to synchronize again */
			irqflags_t flags = cpu_irq_save();
			while (!fifo_is_empty(&g_fifo_sched_desc)) {
   1e106:	85 e1       	ldi	r24, 0x15	; 21
   1e108:	93 e3       	ldi	r25, 0x33	; 51
   1e10a:	0e 94 6b d0 	call	0x1a0d6	; 0x1a0d6 <fifo_is_empty>
   1e10e:	98 2f       	mov	r25, r24
   1e110:	81 e0       	ldi	r24, 0x01	; 1
   1e112:	89 27       	eor	r24, r25
   1e114:	88 23       	and	r24, r24
   1e116:	81 f7       	brne	.-32     	; 0x1e0f8 <sched_push+0x49c>
				fifo_pull_uint32(&g_fifo_sched_desc, &sfCb);
			}
			sfCb = 0UL;
   1e118:	19 8e       	std	Y+25, r1	; 0x19
   1e11a:	1a 8e       	std	Y+26, r1	; 0x1a
   1e11c:	1b 8e       	std	Y+27, r1	; 0x1b
   1e11e:	1c 8e       	std	Y+28, r1	; 0x1c
			cpu_irq_restore(flags);
   1e120:	88 8d       	ldd	r24, Y+24	; 0x18
   1e122:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
		}

		if ((sfCb & 0x0000ffffUL) && wakeTime) {
   1e126:	89 8d       	ldd	r24, Y+25	; 0x19
   1e128:	9a 8d       	ldd	r25, Y+26	; 0x1a
   1e12a:	ab 8d       	ldd	r26, Y+27	; 0x1b
   1e12c:	bc 8d       	ldd	r27, Y+28	; 0x1c
   1e12e:	aa 27       	eor	r26, r26
   1e130:	bb 27       	eor	r27, r27
   1e132:	89 2b       	or	r24, r25
   1e134:	8a 2b       	or	r24, r26
   1e136:	8b 2b       	or	r24, r27
   1e138:	91 f1       	breq	.+100    	; 0x1e19e <sched_push+0x542>
   1e13a:	88 a1       	ldd	r24, Y+32	; 0x20
   1e13c:	99 a1       	ldd	r25, Y+33	; 0x21
   1e13e:	aa a1       	ldd	r26, Y+34	; 0x22
   1e140:	bb a1       	ldd	r27, Y+35	; 0x23
   1e142:	89 2b       	or	r24, r25
   1e144:	8a 2b       	or	r24, r26
   1e146:	8b 2b       	or	r24, r27
   1e148:	51 f1       	breq	.+84     	; 0x1e19e <sched_push+0x542>
			sched_push((void*)(uint16_t)(sfCb & 0x0000ffffUL), ((sfCb & 0x00030000) >> 24), wakeTime, false, (sfCb & 0x80000000UL ?  true : false), (sfCb & 0x40000000UL ?  true : false));
   1e14a:	89 8d       	ldd	r24, Y+25	; 0x19
   1e14c:	9a 8d       	ldd	r25, Y+26	; 0x1a
   1e14e:	ab 8d       	ldd	r26, Y+27	; 0x1b
   1e150:	bc 8d       	ldd	r27, Y+28	; 0x1c
   1e152:	88 27       	eor	r24, r24
   1e154:	99 27       	eor	r25, r25
   1e156:	aa 27       	eor	r26, r26
   1e158:	b0 74       	andi	r27, 0x40	; 64
   1e15a:	61 e0       	ldi	r22, 0x01	; 1
   1e15c:	89 2b       	or	r24, r25
   1e15e:	8a 2b       	or	r24, r26
   1e160:	8b 2b       	or	r24, r27
   1e162:	09 f4       	brne	.+2      	; 0x1e166 <sched_push+0x50a>
   1e164:	60 e0       	ldi	r22, 0x00	; 0
   1e166:	89 8d       	ldd	r24, Y+25	; 0x19
   1e168:	9a 8d       	ldd	r25, Y+26	; 0x1a
   1e16a:	ab 8d       	ldd	r26, Y+27	; 0x1b
   1e16c:	bc 8d       	ldd	r27, Y+28	; 0x1c
   1e16e:	88 27       	eor	r24, r24
   1e170:	b7 fd       	sbrc	r27, 7
   1e172:	83 95       	inc	r24
   1e174:	99 27       	eor	r25, r25
   1e176:	aa 27       	eor	r26, r26
   1e178:	bb 27       	eor	r27, r27
   1e17a:	78 2f       	mov	r23, r24
   1e17c:	88 a1       	ldd	r24, Y+32	; 0x20
   1e17e:	99 a1       	ldd	r25, Y+33	; 0x21
   1e180:	aa a1       	ldd	r26, Y+34	; 0x22
   1e182:	bb a1       	ldd	r27, Y+35	; 0x23
   1e184:	29 8d       	ldd	r18, Y+25	; 0x19
   1e186:	3a 8d       	ldd	r19, Y+26	; 0x1a
   1e188:	4b 8d       	ldd	r20, Y+27	; 0x1b
   1e18a:	5c 8d       	ldd	r21, Y+28	; 0x1c
   1e18c:	f9 01       	movw	r30, r18
   1e18e:	c6 2e       	mov	r12, r22
   1e190:	e7 2e       	mov	r14, r23
   1e192:	00 e0       	ldi	r16, 0x00	; 0
   1e194:	9c 01       	movw	r18, r24
   1e196:	ad 01       	movw	r20, r26
   1e198:	60 e0       	ldi	r22, 0x00	; 0
   1e19a:	cf 01       	movw	r24, r30
   1e19c:	5f dd       	rcall	.-1346   	; 0x1dc5c <sched_push>

	/* Release lock */
	sched_freeLock(&g_sched_lock);

	/* Pop back all FIFO entries */
	while (!fifo_is_empty(&g_fifo_sched_desc)) {
   1e19e:	85 e1       	ldi	r24, 0x15	; 21
   1e1a0:	93 e3       	ldi	r25, 0x33	; 51
   1e1a2:	0e 94 6b d0 	call	0x1a0d6	; 0x1a0d6 <fifo_is_empty>
   1e1a6:	98 2f       	mov	r25, r24
   1e1a8:	81 e0       	ldi	r24, 0x01	; 1
   1e1aa:	89 27       	eor	r24, r25
   1e1ac:	88 23       	and	r24, r24
   1e1ae:	09 f0       	breq	.+2      	; 0x1e1b2 <sched_push+0x556>
   1e1b0:	77 cf       	rjmp	.-274    	; 0x1e0a0 <sched_push+0x444>
			sched_push((void*)(uint16_t)(sfCb & 0x0000ffffUL), ((sfCb & 0x00030000) >> 24), wakeTime, false, (sfCb & 0x80000000UL ?  true : false), (sfCb & 0x40000000UL ?  true : false));
		}
	}

	/* Set next time to wake up */
	if (alarmTime) {
   1e1b2:	89 81       	ldd	r24, Y+1	; 0x01
   1e1b4:	9a 81       	ldd	r25, Y+2	; 0x02
   1e1b6:	ab 81       	ldd	r26, Y+3	; 0x03
   1e1b8:	bc 81       	ldd	r27, Y+4	; 0x04
   1e1ba:	89 2b       	or	r24, r25
   1e1bc:	8a 2b       	or	r24, r26
   1e1be:	8b 2b       	or	r24, r27
   1e1c0:	49 f0       	breq	.+18     	; 0x1e1d4 <sched_push+0x578>
		sched_set_alarm(alarmTime);
   1e1c2:	89 81       	ldd	r24, Y+1	; 0x01
   1e1c4:	9a 81       	ldd	r25, Y+2	; 0x02
   1e1c6:	ab 81       	ldd	r26, Y+3	; 0x03
   1e1c8:	bc 81       	ldd	r27, Y+4	; 0x04
   1e1ca:	bc 01       	movw	r22, r24
   1e1cc:	cd 01       	movw	r24, r26
   1e1ce:	02 dd       	rcall	.-1532   	; 0x1dbd4 <sched_set_alarm>
   1e1d0:	01 c0       	rjmp	.+2      	; 0x1e1d4 <sched_push+0x578>
			irqflags_t flags = cpu_irq_save();
			fifo_push_uint32(&g_fifo_sched_desc, wakeTime);
			fifo_push_uint32(&g_fifo_sched_desc, sfCb);
			cpu_irq_restore(flags);
		}
		return;
   1e1d2:	00 00       	nop

	/* Set next time to wake up */
	if (alarmTime) {
		sched_set_alarm(alarmTime);
	}
}
   1e1d4:	a6 96       	adiw	r28, 0x26	; 38
   1e1d6:	cd bf       	out	0x3d, r28	; 61
   1e1d8:	de bf       	out	0x3e, r29	; 62
   1e1da:	df 91       	pop	r29
   1e1dc:	cf 91       	pop	r28
   1e1de:	0f 91       	pop	r16
   1e1e0:	ef 90       	pop	r14
   1e1e2:	cf 90       	pop	r12
   1e1e4:	08 95       	ret

0001e1e6 <sched_pop>:

void sched_pop(uint32_t wakeNow)
{
   1e1e6:	cf 93       	push	r28
   1e1e8:	df 93       	push	r29
   1e1ea:	cd b7       	in	r28, 0x3d	; 61
   1e1ec:	de b7       	in	r29, 0x3e	; 62
   1e1ee:	65 97       	sbiw	r28, 0x15	; 21
   1e1f0:	cd bf       	out	0x3d, r28	; 61
   1e1f2:	de bf       	out	0x3e, r29	; 62
   1e1f4:	6a 8b       	std	Y+18, r22	; 0x12
   1e1f6:	7b 8b       	std	Y+19, r23	; 0x13
   1e1f8:	8c 8b       	std	Y+20, r24	; 0x14
   1e1fa:	9d 8b       	std	Y+21, r25	; 0x15
	uint32_t alarmTime = 0UL;
   1e1fc:	19 82       	std	Y+1, r1	; 0x01
   1e1fe:	1a 82       	std	Y+2, r1	; 0x02
   1e200:	1b 82       	std	Y+3, r1	; 0x03
   1e202:	1c 82       	std	Y+4, r1	; 0x04

	if (!sched_getLock(&g_sched_lock)) {
   1e204:	8e e6       	ldi	r24, 0x6E	; 110
   1e206:	9b e2       	ldi	r25, 0x2B	; 43
   1e208:	a5 dc       	rcall	.-1718   	; 0x1db54 <sched_getLock>
   1e20a:	98 2f       	mov	r25, r24
   1e20c:	81 e0       	ldi	r24, 0x01	; 1
   1e20e:	89 27       	eor	r24, r25
   1e210:	88 23       	and	r24, r24
   1e212:	21 f0       	breq	.+8      	; 0x1e21c <sched_pop+0x36>
		/* Locked by another one, sched_pop() later */
		g_sched_pop_again = true;
   1e214:	81 e0       	ldi	r24, 0x01	; 1
   1e216:	80 93 72 2b 	sts	0x2B72, r24	; 0x802b72 <g_sched_pop_again>
		return;
   1e21a:	74 c1       	rjmp	.+744    	; 0x1e504 <sched_pop+0x31e>
	}

// -- single entry section for g_sched_data[] / g_sched_sort[]
// v

	uint8_t idx = g_sched_sort[0];
   1e21c:	80 91 53 2c 	lds	r24, 0x2C53	; 0x802c53 <g_sched_sort>
   1e220:	8d 83       	std	Y+5, r24	; 0x05
	if (!idx) {
   1e222:	8d 81       	ldd	r24, Y+5	; 0x05
   1e224:	88 23       	and	r24, r24
   1e226:	09 f4       	brne	.+2      	; 0x1e22a <sched_pop+0x44>
   1e228:	47 c1       	rjmp	.+654    	; 0x1e4b8 <sched_pop+0x2d2>
		/* No jobs at the scheduler */
		goto sched_pop_out;
	}
	if (!(g_sched_data[idx - 1].occupied)) {
   1e22a:	8d 81       	ldd	r24, Y+5	; 0x05
   1e22c:	88 2f       	mov	r24, r24
   1e22e:	90 e0       	ldi	r25, 0x00	; 0
   1e230:	9c 01       	movw	r18, r24
   1e232:	21 50       	subi	r18, 0x01	; 1
   1e234:	31 09       	sbc	r19, r1
   1e236:	c9 01       	movw	r24, r18
   1e238:	88 0f       	add	r24, r24
   1e23a:	99 1f       	adc	r25, r25
   1e23c:	88 0f       	add	r24, r24
   1e23e:	99 1f       	adc	r25, r25
   1e240:	88 0f       	add	r24, r24
   1e242:	99 1f       	adc	r25, r25
   1e244:	82 1b       	sub	r24, r18
   1e246:	93 0b       	sbc	r25, r19
   1e248:	87 58       	subi	r24, 0x87	; 135
   1e24a:	94 4d       	sbci	r25, 0xD4	; 212
   1e24c:	fc 01       	movw	r30, r24
   1e24e:	80 81       	ld	r24, Z
   1e250:	81 70       	andi	r24, 0x01	; 1
   1e252:	88 23       	and	r24, r24
   1e254:	09 f4       	brne	.+2      	; 0x1e258 <sched_pop+0x72>
   1e256:	32 c1       	rjmp	.+612    	; 0x1e4bc <sched_pop+0x2d6>
		/* Sanity failed */
		goto sched_pop_out;
	}

	/* Process each entry until the current timestamp */
	alarmTime = g_sched_data[idx - 1].wakeTime;
   1e258:	8d 81       	ldd	r24, Y+5	; 0x05
   1e25a:	88 2f       	mov	r24, r24
   1e25c:	90 e0       	ldi	r25, 0x00	; 0
   1e25e:	9c 01       	movw	r18, r24
   1e260:	21 50       	subi	r18, 0x01	; 1
   1e262:	31 09       	sbc	r19, r1
   1e264:	c9 01       	movw	r24, r18
   1e266:	88 0f       	add	r24, r24
   1e268:	99 1f       	adc	r25, r25
   1e26a:	88 0f       	add	r24, r24
   1e26c:	99 1f       	adc	r25, r25
   1e26e:	88 0f       	add	r24, r24
   1e270:	99 1f       	adc	r25, r25
   1e272:	82 1b       	sub	r24, r18
   1e274:	93 0b       	sbc	r25, r19
   1e276:	8d 58       	subi	r24, 0x8D	; 141
   1e278:	94 4d       	sbci	r25, 0xD4	; 212
   1e27a:	fc 01       	movw	r30, r24
   1e27c:	80 81       	ld	r24, Z
   1e27e:	91 81       	ldd	r25, Z+1	; 0x01
   1e280:	a2 81       	ldd	r26, Z+2	; 0x02
   1e282:	b3 81       	ldd	r27, Z+3	; 0x03
   1e284:	89 83       	std	Y+1, r24	; 0x01
   1e286:	9a 83       	std	Y+2, r25	; 0x02
   1e288:	ab 83       	std	Y+3, r26	; 0x03
   1e28a:	bc 83       	std	Y+4, r27	; 0x04
	while (alarmTime <= rtc_get_time()) {
   1e28c:	06 c1       	rjmp	.+524    	; 0x1e49a <sched_pop+0x2b4>
		/* Get callback */
		void* cbVal		= g_sched_data[idx - 1].callback;
   1e28e:	8d 81       	ldd	r24, Y+5	; 0x05
   1e290:	88 2f       	mov	r24, r24
   1e292:	90 e0       	ldi	r25, 0x00	; 0
   1e294:	9c 01       	movw	r18, r24
   1e296:	21 50       	subi	r18, 0x01	; 1
   1e298:	31 09       	sbc	r19, r1
   1e29a:	c9 01       	movw	r24, r18
   1e29c:	88 0f       	add	r24, r24
   1e29e:	99 1f       	adc	r25, r25
   1e2a0:	88 0f       	add	r24, r24
   1e2a2:	99 1f       	adc	r25, r25
   1e2a4:	88 0f       	add	r24, r24
   1e2a6:	99 1f       	adc	r25, r25
   1e2a8:	82 1b       	sub	r24, r18
   1e2aa:	93 0b       	sbc	r25, r19
   1e2ac:	89 58       	subi	r24, 0x89	; 137
   1e2ae:	94 4d       	sbci	r25, 0xD4	; 212
   1e2b0:	fc 01       	movw	r30, r24
   1e2b2:	80 81       	ld	r24, Z
   1e2b4:	91 81       	ldd	r25, Z+1	; 0x01
   1e2b6:	88 87       	std	Y+8, r24	; 0x08
   1e2b8:	99 87       	std	Y+9, r25	; 0x09
		uint8_t cbType	= g_sched_data[idx - 1].cbType;
   1e2ba:	8d 81       	ldd	r24, Y+5	; 0x05
   1e2bc:	88 2f       	mov	r24, r24
   1e2be:	90 e0       	ldi	r25, 0x00	; 0
   1e2c0:	9c 01       	movw	r18, r24
   1e2c2:	21 50       	subi	r18, 0x01	; 1
   1e2c4:	31 09       	sbc	r19, r1
   1e2c6:	c9 01       	movw	r24, r18
   1e2c8:	88 0f       	add	r24, r24
   1e2ca:	99 1f       	adc	r25, r25
   1e2cc:	88 0f       	add	r24, r24
   1e2ce:	99 1f       	adc	r25, r25
   1e2d0:	88 0f       	add	r24, r24
   1e2d2:	99 1f       	adc	r25, r25
   1e2d4:	82 1b       	sub	r24, r18
   1e2d6:	93 0b       	sbc	r25, r19
   1e2d8:	87 58       	subi	r24, 0x87	; 135
   1e2da:	94 4d       	sbci	r25, 0xD4	; 212
   1e2dc:	fc 01       	movw	r30, r24
   1e2de:	80 81       	ld	r24, Z
   1e2e0:	86 95       	lsr	r24
   1e2e2:	86 95       	lsr	r24
   1e2e4:	86 95       	lsr	r24
   1e2e6:	83 70       	andi	r24, 0x03	; 3
   1e2e8:	8a 87       	std	Y+10, r24	; 0x0a
		bool isIntDis	= g_sched_data[idx - 1].isIntDis;
   1e2ea:	8d 81       	ldd	r24, Y+5	; 0x05
   1e2ec:	88 2f       	mov	r24, r24
   1e2ee:	90 e0       	ldi	r25, 0x00	; 0
   1e2f0:	9c 01       	movw	r18, r24
   1e2f2:	21 50       	subi	r18, 0x01	; 1
   1e2f4:	31 09       	sbc	r19, r1
   1e2f6:	c9 01       	movw	r24, r18
   1e2f8:	88 0f       	add	r24, r24
   1e2fa:	99 1f       	adc	r25, r25
   1e2fc:	88 0f       	add	r24, r24
   1e2fe:	99 1f       	adc	r25, r25
   1e300:	88 0f       	add	r24, r24
   1e302:	99 1f       	adc	r25, r25
   1e304:	82 1b       	sub	r24, r18
   1e306:	93 0b       	sbc	r25, r19
   1e308:	87 58       	subi	r24, 0x87	; 135
   1e30a:	94 4d       	sbci	r25, 0xD4	; 212
   1e30c:	fc 01       	movw	r30, r24
   1e30e:	80 81       	ld	r24, Z
   1e310:	86 95       	lsr	r24
   1e312:	81 70       	andi	r24, 0x01	; 1
   1e314:	88 2f       	mov	r24, r24
   1e316:	90 e0       	ldi	r25, 0x00	; 0
   1e318:	21 e0       	ldi	r18, 0x01	; 1
   1e31a:	89 2b       	or	r24, r25
   1e31c:	09 f4       	brne	.+2      	; 0x1e320 <sched_pop+0x13a>
   1e31e:	20 e0       	ldi	r18, 0x00	; 0
   1e320:	2b 87       	std	Y+11, r18	; 0x0b
		bool isSync		= g_sched_data[idx - 1].isSync;
   1e322:	8d 81       	ldd	r24, Y+5	; 0x05
   1e324:	88 2f       	mov	r24, r24
   1e326:	90 e0       	ldi	r25, 0x00	; 0
   1e328:	9c 01       	movw	r18, r24
   1e32a:	21 50       	subi	r18, 0x01	; 1
   1e32c:	31 09       	sbc	r19, r1
   1e32e:	c9 01       	movw	r24, r18
   1e330:	88 0f       	add	r24, r24
   1e332:	99 1f       	adc	r25, r25
   1e334:	88 0f       	add	r24, r24
   1e336:	99 1f       	adc	r25, r25
   1e338:	88 0f       	add	r24, r24
   1e33a:	99 1f       	adc	r25, r25
   1e33c:	82 1b       	sub	r24, r18
   1e33e:	93 0b       	sbc	r25, r19
   1e340:	87 58       	subi	r24, 0x87	; 135
   1e342:	94 4d       	sbci	r25, 0xD4	; 212
   1e344:	fc 01       	movw	r30, r24
   1e346:	80 81       	ld	r24, Z
   1e348:	82 fb       	bst	r24, 2
   1e34a:	88 27       	eor	r24, r24
   1e34c:	80 f9       	bld	r24, 0
   1e34e:	88 2f       	mov	r24, r24
   1e350:	90 e0       	ldi	r25, 0x00	; 0
   1e352:	21 e0       	ldi	r18, 0x01	; 1
   1e354:	89 2b       	or	r24, r25
   1e356:	09 f4       	brne	.+2      	; 0x1e35a <sched_pop+0x174>
   1e358:	20 e0       	ldi	r18, 0x00	; 0
   1e35a:	2c 87       	std	Y+12, r18	; 0x0c

		/* Free entry */
		g_sched_data[idx - 1].occupied = false;
   1e35c:	8d 81       	ldd	r24, Y+5	; 0x05
   1e35e:	88 2f       	mov	r24, r24
   1e360:	90 e0       	ldi	r25, 0x00	; 0
   1e362:	9c 01       	movw	r18, r24
   1e364:	21 50       	subi	r18, 0x01	; 1
   1e366:	31 09       	sbc	r19, r1
   1e368:	c9 01       	movw	r24, r18
   1e36a:	88 0f       	add	r24, r24
   1e36c:	99 1f       	adc	r25, r25
   1e36e:	88 0f       	add	r24, r24
   1e370:	99 1f       	adc	r25, r25
   1e372:	88 0f       	add	r24, r24
   1e374:	99 1f       	adc	r25, r25
   1e376:	82 1b       	sub	r24, r18
   1e378:	93 0b       	sbc	r25, r19
   1e37a:	87 58       	subi	r24, 0x87	; 135
   1e37c:	94 4d       	sbci	r25, 0xD4	; 212
   1e37e:	fc 01       	movw	r30, r24
   1e380:	20 81       	ld	r18, Z
   1e382:	2e 7f       	andi	r18, 0xFE	; 254
   1e384:	fc 01       	movw	r30, r24
   1e386:	20 83       	st	Z, r18

		/* Move all items down by one */
		for (int mvidx = 0; mvidx < (C_SCH_SLOT_CNT - 1); ++mvidx) {
   1e388:	1e 82       	std	Y+6, r1	; 0x06
   1e38a:	1f 82       	std	Y+7, r1	; 0x07
   1e38c:	12 c0       	rjmp	.+36     	; 0x1e3b2 <sched_pop+0x1cc>
			g_sched_sort[mvidx] = g_sched_sort[mvidx + 1];
   1e38e:	8e 81       	ldd	r24, Y+6	; 0x06
   1e390:	9f 81       	ldd	r25, Y+7	; 0x07
   1e392:	01 96       	adiw	r24, 0x01	; 1
   1e394:	8d 5a       	subi	r24, 0xAD	; 173
   1e396:	93 4d       	sbci	r25, 0xD3	; 211
   1e398:	fc 01       	movw	r30, r24
   1e39a:	20 81       	ld	r18, Z
   1e39c:	8e 81       	ldd	r24, Y+6	; 0x06
   1e39e:	9f 81       	ldd	r25, Y+7	; 0x07
   1e3a0:	8d 5a       	subi	r24, 0xAD	; 173
   1e3a2:	93 4d       	sbci	r25, 0xD3	; 211
   1e3a4:	fc 01       	movw	r30, r24
   1e3a6:	20 83       	st	Z, r18

		/* Free entry */
		g_sched_data[idx - 1].occupied = false;

		/* Move all items down by one */
		for (int mvidx = 0; mvidx < (C_SCH_SLOT_CNT - 1); ++mvidx) {
   1e3a8:	8e 81       	ldd	r24, Y+6	; 0x06
   1e3aa:	9f 81       	ldd	r25, Y+7	; 0x07
   1e3ac:	01 96       	adiw	r24, 0x01	; 1
   1e3ae:	8e 83       	std	Y+6, r24	; 0x06
   1e3b0:	9f 83       	std	Y+7, r25	; 0x07
   1e3b2:	8e 81       	ldd	r24, Y+6	; 0x06
   1e3b4:	9f 81       	ldd	r25, Y+7	; 0x07
   1e3b6:	4f 97       	sbiw	r24, 0x1f	; 31
   1e3b8:	54 f3       	brlt	.-44     	; 0x1e38e <sched_pop+0x1a8>
			g_sched_sort[mvidx] = g_sched_sort[mvidx + 1];
		}
		g_sched_sort[C_SCH_SLOT_CNT - 1] = 0;	// clear top-most index
   1e3ba:	10 92 72 2c 	sts	0x2C72, r1	; 0x802c72 <g_sched_sort+0x1f>

		/* Call the CB function */
		if (cbVal) {
   1e3be:	88 85       	ldd	r24, Y+8	; 0x08
   1e3c0:	99 85       	ldd	r25, Y+9	; 0x09
   1e3c2:	89 2b       	or	r24, r25
   1e3c4:	99 f1       	breq	.+102    	; 0x1e42c <sched_pop+0x246>
			irqflags_t flags = cpu_irq_save();
   1e3c6:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1e3ca:	8d 87       	std	Y+13, r24	; 0x0d
			if (isIntDis) {
   1e3cc:	8b 85       	ldd	r24, Y+11	; 0x0b
   1e3ce:	88 23       	and	r24, r24
   1e3d0:	11 f0       	breq	.+4      	; 0x1e3d6 <sched_pop+0x1f0>
				cpu_irq_disable();
   1e3d2:	f8 94       	cli
   1e3d4:	01 c0       	rjmp	.+2      	; 0x1e3d8 <sched_pop+0x1f2>
			} else {
				cpu_irq_enable();
   1e3d6:	78 94       	sei
			}
			switch (cbType) {
   1e3d8:	8a 85       	ldd	r24, Y+10	; 0x0a
   1e3da:	88 2f       	mov	r24, r24
   1e3dc:	90 e0       	ldi	r25, 0x00	; 0
   1e3de:	00 97       	sbiw	r24, 0x00	; 0
   1e3e0:	19 f0       	breq	.+6      	; 0x1e3e8 <sched_pop+0x202>
   1e3e2:	01 97       	sbiw	r24, 0x01	; 1
   1e3e4:	81 f0       	breq	.+32     	; 0x1e406 <sched_pop+0x220>
   1e3e6:	1f c0       	rjmp	.+62     	; 0x1e426 <sched_pop+0x240>
				case SCHED_ENTRY_CB_TYPE__LISTTIME:
				{
					sched_callback_type0 cb = cbVal;
   1e3e8:	88 85       	ldd	r24, Y+8	; 0x08
   1e3ea:	99 85       	ldd	r25, Y+9	; 0x09
   1e3ec:	8e 87       	std	Y+14, r24	; 0x0e
   1e3ee:	9f 87       	std	Y+15, r25	; 0x0f
					cb(alarmTime);
   1e3f0:	89 81       	ldd	r24, Y+1	; 0x01
   1e3f2:	9a 81       	ldd	r25, Y+2	; 0x02
   1e3f4:	ab 81       	ldd	r26, Y+3	; 0x03
   1e3f6:	bc 81       	ldd	r27, Y+4	; 0x04
   1e3f8:	2e 85       	ldd	r18, Y+14	; 0x0e
   1e3fa:	3f 85       	ldd	r19, Y+15	; 0x0f
   1e3fc:	bc 01       	movw	r22, r24
   1e3fe:	cd 01       	movw	r24, r26
   1e400:	f9 01       	movw	r30, r18
   1e402:	19 95       	eicall
				}
				break;
   1e404:	10 c0       	rjmp	.+32     	; 0x1e426 <sched_pop+0x240>

				case SCHED_ENTRY_CB_TYPE__LISTTIME_ISSYNC:
				{
					sched_callback_type1 cb = cbVal;
   1e406:	88 85       	ldd	r24, Y+8	; 0x08
   1e408:	99 85       	ldd	r25, Y+9	; 0x09
   1e40a:	88 8b       	std	Y+16, r24	; 0x10
   1e40c:	99 8b       	std	Y+17, r25	; 0x11
					cb(alarmTime, isSync);
   1e40e:	89 81       	ldd	r24, Y+1	; 0x01
   1e410:	9a 81       	ldd	r25, Y+2	; 0x02
   1e412:	ab 81       	ldd	r26, Y+3	; 0x03
   1e414:	bc 81       	ldd	r27, Y+4	; 0x04
   1e416:	28 89       	ldd	r18, Y+16	; 0x10
   1e418:	39 89       	ldd	r19, Y+17	; 0x11
   1e41a:	4c 85       	ldd	r20, Y+12	; 0x0c
   1e41c:	bc 01       	movw	r22, r24
   1e41e:	cd 01       	movw	r24, r26
   1e420:	f9 01       	movw	r30, r18
   1e422:	19 95       	eicall
				}
				break;
   1e424:	00 00       	nop
			}
			cpu_irq_restore(flags);
   1e426:	8d 85       	ldd	r24, Y+13	; 0x0d
   1e428:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
		}

		/* Get the next alarm time */
		{
			idx = g_sched_sort[0];
   1e42c:	80 91 53 2c 	lds	r24, 0x2C53	; 0x802c53 <g_sched_sort>
   1e430:	8d 83       	std	Y+5, r24	; 0x05
			if (!idx) {
   1e432:	8d 81       	ldd	r24, Y+5	; 0x05
   1e434:	88 23       	and	r24, r24
   1e436:	09 f4       	brne	.+2      	; 0x1e43a <sched_pop+0x254>
   1e438:	43 c0       	rjmp	.+134    	; 0x1e4c0 <sched_pop+0x2da>
				/* No jobs at the scheduler */
				goto sched_pop_out;
			}
			if (!(g_sched_data[idx - 1].occupied)) {
   1e43a:	8d 81       	ldd	r24, Y+5	; 0x05
   1e43c:	88 2f       	mov	r24, r24
   1e43e:	90 e0       	ldi	r25, 0x00	; 0
   1e440:	9c 01       	movw	r18, r24
   1e442:	21 50       	subi	r18, 0x01	; 1
   1e444:	31 09       	sbc	r19, r1
   1e446:	c9 01       	movw	r24, r18
   1e448:	88 0f       	add	r24, r24
   1e44a:	99 1f       	adc	r25, r25
   1e44c:	88 0f       	add	r24, r24
   1e44e:	99 1f       	adc	r25, r25
   1e450:	88 0f       	add	r24, r24
   1e452:	99 1f       	adc	r25, r25
   1e454:	82 1b       	sub	r24, r18
   1e456:	93 0b       	sbc	r25, r19
   1e458:	87 58       	subi	r24, 0x87	; 135
   1e45a:	94 4d       	sbci	r25, 0xD4	; 212
   1e45c:	fc 01       	movw	r30, r24
   1e45e:	80 81       	ld	r24, Z
   1e460:	81 70       	andi	r24, 0x01	; 1
   1e462:	88 23       	and	r24, r24
   1e464:	79 f1       	breq	.+94     	; 0x1e4c4 <sched_pop+0x2de>
				/* Sanity failed */
				goto sched_pop_out;
			}
			alarmTime = g_sched_data[idx - 1].wakeTime;
   1e466:	8d 81       	ldd	r24, Y+5	; 0x05
   1e468:	88 2f       	mov	r24, r24
   1e46a:	90 e0       	ldi	r25, 0x00	; 0
   1e46c:	9c 01       	movw	r18, r24
   1e46e:	21 50       	subi	r18, 0x01	; 1
   1e470:	31 09       	sbc	r19, r1
   1e472:	c9 01       	movw	r24, r18
   1e474:	88 0f       	add	r24, r24
   1e476:	99 1f       	adc	r25, r25
   1e478:	88 0f       	add	r24, r24
   1e47a:	99 1f       	adc	r25, r25
   1e47c:	88 0f       	add	r24, r24
   1e47e:	99 1f       	adc	r25, r25
   1e480:	82 1b       	sub	r24, r18
   1e482:	93 0b       	sbc	r25, r19
   1e484:	8d 58       	subi	r24, 0x8D	; 141
   1e486:	94 4d       	sbci	r25, 0xD4	; 212
   1e488:	fc 01       	movw	r30, r24
   1e48a:	80 81       	ld	r24, Z
   1e48c:	91 81       	ldd	r25, Z+1	; 0x01
   1e48e:	a2 81       	ldd	r26, Z+2	; 0x02
   1e490:	b3 81       	ldd	r27, Z+3	; 0x03
   1e492:	89 83       	std	Y+1, r24	; 0x01
   1e494:	9a 83       	std	Y+2, r25	; 0x02
   1e496:	ab 83       	std	Y+3, r26	; 0x03
   1e498:	bc 83       	std	Y+4, r27	; 0x04
		goto sched_pop_out;
	}

	/* Process each entry until the current timestamp */
	alarmTime = g_sched_data[idx - 1].wakeTime;
	while (alarmTime <= rtc_get_time()) {
   1e49a:	0e 94 bd 55 	call	0xab7a	; 0xab7a <rtc_get_time>
   1e49e:	9b 01       	movw	r18, r22
   1e4a0:	ac 01       	movw	r20, r24
   1e4a2:	89 81       	ldd	r24, Y+1	; 0x01
   1e4a4:	9a 81       	ldd	r25, Y+2	; 0x02
   1e4a6:	ab 81       	ldd	r26, Y+3	; 0x03
   1e4a8:	bc 81       	ldd	r27, Y+4	; 0x04
   1e4aa:	28 17       	cp	r18, r24
   1e4ac:	39 07       	cpc	r19, r25
   1e4ae:	4a 07       	cpc	r20, r26
   1e4b0:	5b 07       	cpc	r21, r27
   1e4b2:	08 f0       	brcs	.+2      	; 0x1e4b6 <sched_pop+0x2d0>
   1e4b4:	ec ce       	rjmp	.-552    	; 0x1e28e <sched_pop+0xa8>
   1e4b6:	07 c0       	rjmp	.+14     	; 0x1e4c6 <sched_pop+0x2e0>
// v

	uint8_t idx = g_sched_sort[0];
	if (!idx) {
		/* No jobs at the scheduler */
		goto sched_pop_out;
   1e4b8:	00 00       	nop
   1e4ba:	05 c0       	rjmp	.+10     	; 0x1e4c6 <sched_pop+0x2e0>
	}
	if (!(g_sched_data[idx - 1].occupied)) {
		/* Sanity failed */
		goto sched_pop_out;
   1e4bc:	00 00       	nop
   1e4be:	03 c0       	rjmp	.+6      	; 0x1e4c6 <sched_pop+0x2e0>
		/* Get the next alarm time */
		{
			idx = g_sched_sort[0];
			if (!idx) {
				/* No jobs at the scheduler */
				goto sched_pop_out;
   1e4c0:	00 00       	nop
   1e4c2:	01 c0       	rjmp	.+2      	; 0x1e4c6 <sched_pop+0x2e0>
			}
			if (!(g_sched_data[idx - 1].occupied)) {
				/* Sanity failed */
				goto sched_pop_out;
   1e4c4:	00 00       	nop
sched_pop_out:

// ^
// -- single entry section for g_sched_data[] / g_sched_sort[]

	sched_freeLock(&g_sched_lock);
   1e4c6:	8e e6       	ldi	r24, 0x6E	; 110
   1e4c8:	9b e2       	ldi	r25, 0x2B	; 43
   1e4ca:	6c db       	rcall	.-2344   	; 0x1dba4 <sched_freeLock>

	/* Set next time to wake up */
	if (alarmTime) {
   1e4cc:	89 81       	ldd	r24, Y+1	; 0x01
   1e4ce:	9a 81       	ldd	r25, Y+2	; 0x02
   1e4d0:	ab 81       	ldd	r26, Y+3	; 0x03
   1e4d2:	bc 81       	ldd	r27, Y+4	; 0x04
   1e4d4:	89 2b       	or	r24, r25
   1e4d6:	8a 2b       	or	r24, r26
   1e4d8:	8b 2b       	or	r24, r27
   1e4da:	39 f0       	breq	.+14     	; 0x1e4ea <sched_pop+0x304>
		sched_set_alarm(alarmTime);
   1e4dc:	89 81       	ldd	r24, Y+1	; 0x01
   1e4de:	9a 81       	ldd	r25, Y+2	; 0x02
   1e4e0:	ab 81       	ldd	r26, Y+3	; 0x03
   1e4e2:	bc 81       	ldd	r27, Y+4	; 0x04
   1e4e4:	bc 01       	movw	r22, r24
   1e4e6:	cd 01       	movw	r24, r26
   1e4e8:	75 db       	rcall	.-2326   	; 0x1dbd4 <sched_set_alarm>
	}

	/* Restart due to another guest rang the door bell */
	if (g_sched_pop_again) {
   1e4ea:	80 91 72 2b 	lds	r24, 0x2B72	; 0x802b72 <g_sched_pop_again>
   1e4ee:	88 23       	and	r24, r24
   1e4f0:	49 f0       	breq	.+18     	; 0x1e504 <sched_pop+0x31e>
		g_sched_pop_again = false;
   1e4f2:	10 92 72 2b 	sts	0x2B72, r1	; 0x802b72 <g_sched_pop_again>
		sched_pop(wakeNow);
   1e4f6:	8a 89       	ldd	r24, Y+18	; 0x12
   1e4f8:	9b 89       	ldd	r25, Y+19	; 0x13
   1e4fa:	ac 89       	ldd	r26, Y+20	; 0x14
   1e4fc:	bd 89       	ldd	r27, Y+21	; 0x15
   1e4fe:	bc 01       	movw	r22, r24
   1e500:	cd 01       	movw	r24, r26
   1e502:	71 de       	rcall	.-798    	; 0x1e1e6 <sched_pop>
	}
}
   1e504:	65 96       	adiw	r28, 0x15	; 21
   1e506:	cd bf       	out	0x3d, r28	; 61
   1e508:	de bf       	out	0x3e, r29	; 62
   1e50a:	df 91       	pop	r29
   1e50c:	cf 91       	pop	r28
   1e50e:	08 95       	ret

0001e510 <yield_ms>:

void yield_ms(uint16_t ms)
{
   1e510:	cf 92       	push	r12
   1e512:	ef 92       	push	r14
   1e514:	0f 93       	push	r16
   1e516:	cf 93       	push	r28
   1e518:	df 93       	push	r29
   1e51a:	00 d0       	rcall	.+0      	; 0x1e51c <yield_ms+0xc>
   1e51c:	cd b7       	in	r28, 0x3d	; 61
   1e51e:	de b7       	in	r29, 0x3e	; 62
   1e520:	8a 83       	std	Y+2, r24	; 0x02
   1e522:	9b 83       	std	Y+3, r25	; 0x03
	irqflags_t flags = cpu_irq_save();
   1e524:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1e528:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_enable();
   1e52a:	78 94       	sei

	/* A yield job is on the scheduler */
	g_sched_yield = true;
   1e52c:	81 e0       	ldi	r24, 0x01	; 1
   1e52e:	80 93 71 2b 	sts	0x2B71, r24	; 0x802b71 <g_sched_yield>

	/* Push ourself to the scheduler */
	sched_push(yield_ms_cb, SCHED_ENTRY_CB_TYPE__LISTTIME, ms, true, false, false);
   1e532:	8a 81       	ldd	r24, Y+2	; 0x02
   1e534:	9b 81       	ldd	r25, Y+3	; 0x03
   1e536:	cc 01       	movw	r24, r24
   1e538:	a0 e0       	ldi	r26, 0x00	; 0
   1e53a:	b0 e0       	ldi	r27, 0x00	; 0
   1e53c:	c1 2c       	mov	r12, r1
   1e53e:	e1 2c       	mov	r14, r1
   1e540:	01 e0       	ldi	r16, 0x01	; 1
   1e542:	9c 01       	movw	r18, r24
   1e544:	ad 01       	movw	r20, r26
   1e546:	60 e0       	ldi	r22, 0x00	; 0
   1e548:	89 eb       	ldi	r24, 0xB9	; 185
   1e54a:	92 ef       	ldi	r25, 0xF2	; 242

	/* Continued sleep until our callback is done */
	do {
		/* Enter sleep mode */
		sched_doSleep();
   1e54c:	87 db       	rcall	.-2290   	; 0x1dc5c <sched_push>
   1e54e:	7c db       	rcall	.-2312   	; 0x1dc48 <sched_doSleep>

		/* Woke up for any reason - check if we were called */
	} while (g_sched_yield);
   1e550:	80 91 71 2b 	lds	r24, 0x2B71	; 0x802b71 <g_sched_yield>
   1e554:	88 23       	and	r24, r24
   1e556:	d9 f7       	brne	.-10     	; 0x1e54e <yield_ms+0x3e>

	cpu_irq_restore(flags);
   1e558:	89 81       	ldd	r24, Y+1	; 0x01
   1e55a:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
}
   1e55e:	00 00       	nop
   1e560:	23 96       	adiw	r28, 0x03	; 3
   1e562:	cd bf       	out	0x3d, r28	; 61
   1e564:	de bf       	out	0x3e, r29	; 62
   1e566:	df 91       	pop	r29
   1e568:	cf 91       	pop	r28
   1e56a:	0f 91       	pop	r16
   1e56c:	ef 90       	pop	r14
   1e56e:	cf 90       	pop	r12
   1e570:	08 95       	ret

0001e572 <yield_ms_cb>:

void yield_ms_cb(uint32_t listTime)
{
   1e572:	cf 93       	push	r28
   1e574:	df 93       	push	r29
   1e576:	00 d0       	rcall	.+0      	; 0x1e578 <yield_ms_cb+0x6>
   1e578:	1f 92       	push	r1
   1e57a:	cd b7       	in	r28, 0x3d	; 61
   1e57c:	de b7       	in	r29, 0x3e	; 62
   1e57e:	69 83       	std	Y+1, r22	; 0x01
   1e580:	7a 83       	std	Y+2, r23	; 0x02
   1e582:	8b 83       	std	Y+3, r24	; 0x03
   1e584:	9c 83       	std	Y+4, r25	; 0x04
	g_sched_yield = false;
   1e586:	10 92 71 2b 	sts	0x2B71, r1	; 0x802b71 <g_sched_yield>
}
   1e58a:	00 00       	nop
   1e58c:	24 96       	adiw	r28, 0x04	; 4
   1e58e:	cd bf       	out	0x3d, r28	; 61
   1e590:	de bf       	out	0x3e, r29	; 62
   1e592:	df 91       	pop	r29
   1e594:	cf 91       	pop	r28
   1e596:	08 95       	ret

0001e598 <interrupt_init>:


/* INIT section */

static void interrupt_init(void)
{
   1e598:	cf 93       	push	r28
   1e59a:	df 93       	push	r29
   1e59c:	cd b7       	in	r28, 0x3d	; 61
   1e59e:	de b7       	in	r29, 0x3e	; 62
	PORTR_DIRCLR	= (1 << 0);													// Pin R0 direction is cleared = INPUT
   1e5a0:	82 ee       	ldi	r24, 0xE2	; 226
   1e5a2:	97 e0       	ldi	r25, 0x07	; 7
   1e5a4:	21 e0       	ldi	r18, 0x01	; 1
   1e5a6:	fc 01       	movw	r30, r24
   1e5a8:	20 83       	st	Z, r18
	PORTR_PIN0CTRL	= PORT_ISC_RISING_gc;										// GNSS 1PPS has a rising edge signal
   1e5aa:	80 ef       	ldi	r24, 0xF0	; 240
   1e5ac:	97 e0       	ldi	r25, 0x07	; 7
   1e5ae:	21 e0       	ldi	r18, 0x01	; 1
   1e5b0:	fc 01       	movw	r30, r24
   1e5b2:	20 83       	st	Z, r18

	PORTR_INT0MASK	= (1 << 0);													// Port R0	--> INT0
   1e5b4:	8a ee       	ldi	r24, 0xEA	; 234
   1e5b6:	97 e0       	ldi	r25, 0x07	; 7
   1e5b8:	21 e0       	ldi	r18, 0x01	; 1
   1e5ba:	fc 01       	movw	r30, r24
   1e5bc:	20 83       	st	Z, r18
	PORTR_INT1MASK	= 0;														// (none)	--> INT1
   1e5be:	8b ee       	ldi	r24, 0xEB	; 235
   1e5c0:	97 e0       	ldi	r25, 0x07	; 7
   1e5c2:	fc 01       	movw	r30, r24
   1e5c4:	10 82       	st	Z, r1

	PORTR_INTCTRL	= PORT_INT1LVL_OFF_gc | PORT_INT0LVL_HI_gc;					// Enable interrupt for port R0 with high level
   1e5c6:	89 ee       	ldi	r24, 0xE9	; 233
   1e5c8:	97 e0       	ldi	r25, 0x07	; 7
   1e5ca:	23 e0       	ldi	r18, 0x03	; 3
   1e5cc:	fc 01       	movw	r30, r24
   1e5ce:	20 83       	st	Z, r18
}
   1e5d0:	00 00       	nop
   1e5d2:	df 91       	pop	r29
   1e5d4:	cf 91       	pop	r28
   1e5d6:	08 95       	ret

0001e5d8 <__vector_4>:

ISR(PORTR_INT0_vect)
{
   1e5d8:	1f 92       	push	r1
   1e5da:	0f 92       	push	r0
   1e5dc:	00 90 3f 00 	lds	r0, 0x003F	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1e5e0:	0f 92       	push	r0
   1e5e2:	11 24       	eor	r1, r1
   1e5e4:	00 90 3b 00 	lds	r0, 0x003B	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1e5e8:	0f 92       	push	r0
   1e5ea:	2f 92       	push	r2
   1e5ec:	3f 92       	push	r3
   1e5ee:	4f 92       	push	r4
   1e5f0:	5f 92       	push	r5
   1e5f2:	6f 92       	push	r6
   1e5f4:	7f 92       	push	r7
   1e5f6:	8f 92       	push	r8
   1e5f8:	9f 92       	push	r9
   1e5fa:	af 92       	push	r10
   1e5fc:	bf 92       	push	r11
   1e5fe:	cf 92       	push	r12
   1e600:	df 92       	push	r13
   1e602:	ef 92       	push	r14
   1e604:	ff 92       	push	r15
   1e606:	0f 93       	push	r16
   1e608:	1f 93       	push	r17
   1e60a:	2f 93       	push	r18
   1e60c:	3f 93       	push	r19
   1e60e:	4f 93       	push	r20
   1e610:	5f 93       	push	r21
   1e612:	6f 93       	push	r22
   1e614:	7f 93       	push	r23
   1e616:	8f 93       	push	r24
   1e618:	9f 93       	push	r25
   1e61a:	af 93       	push	r26
   1e61c:	bf 93       	push	r27
   1e61e:	ef 93       	push	r30
   1e620:	ff 93       	push	r31
   1e622:	cf 93       	push	r28
   1e624:	df 93       	push	r29
   1e626:	cd b7       	in	r28, 0x3d	; 61
   1e628:	de b7       	in	r29, 0x3e	; 62
   1e62a:	28 97       	sbiw	r28, 0x08	; 8
   1e62c:	cd bf       	out	0x3d, r28	; 61
   1e62e:	de bf       	out	0x3e, r29	; 62
	if (g_1pps_phased_cntr != C_TCC1_CLOCKSETTING_AFTER_SECS) {
   1e630:	80 91 43 26 	lds	r24, 0x2643	; 0x802643 <g_1pps_phased_cntr>
   1e634:	8e 31       	cpi	r24, 0x1E	; 30
   1e636:	61 f1       	breq	.+88     	; 0x1e690 <__vector_4+0xb8>
		/* Take the time */
		g_1pps_last_lo	= tc_read_count(&TCC1);
   1e638:	80 e4       	ldi	r24, 0x40	; 64
   1e63a:	98 e0       	ldi	r25, 0x08	; 8
   1e63c:	0e 94 9a d1 	call	0x1a334	; 0x1a334 <tc_read_count>
   1e640:	80 93 24 26 	sts	0x2624, r24	; 0x802624 <g_1pps_last_lo>
   1e644:	90 93 25 26 	sts	0x2625, r25	; 0x802625 <g_1pps_last_lo+0x1>
		g_1pps_last_hi	= g_milliseconds_cnt64;
   1e648:	20 91 18 26 	lds	r18, 0x2618	; 0x802618 <g_milliseconds_cnt64>
   1e64c:	30 91 19 26 	lds	r19, 0x2619	; 0x802619 <g_milliseconds_cnt64+0x1>
   1e650:	40 91 1a 26 	lds	r20, 0x261A	; 0x80261a <g_milliseconds_cnt64+0x2>
   1e654:	50 91 1b 26 	lds	r21, 0x261B	; 0x80261b <g_milliseconds_cnt64+0x3>
   1e658:	60 91 1c 26 	lds	r22, 0x261C	; 0x80261c <g_milliseconds_cnt64+0x4>
   1e65c:	70 91 1d 26 	lds	r23, 0x261D	; 0x80261d <g_milliseconds_cnt64+0x5>
   1e660:	80 91 1e 26 	lds	r24, 0x261E	; 0x80261e <g_milliseconds_cnt64+0x6>
   1e664:	90 91 1f 26 	lds	r25, 0x261F	; 0x80261f <g_milliseconds_cnt64+0x7>
   1e668:	20 93 26 26 	sts	0x2626, r18	; 0x802626 <g_1pps_last_hi>
   1e66c:	30 93 27 26 	sts	0x2627, r19	; 0x802627 <g_1pps_last_hi+0x1>
   1e670:	40 93 28 26 	sts	0x2628, r20	; 0x802628 <g_1pps_last_hi+0x2>
   1e674:	50 93 29 26 	sts	0x2629, r21	; 0x802629 <g_1pps_last_hi+0x3>
   1e678:	60 93 2a 26 	sts	0x262A, r22	; 0x80262a <g_1pps_last_hi+0x4>
   1e67c:	70 93 2b 26 	sts	0x262B, r23	; 0x80262b <g_1pps_last_hi+0x5>
   1e680:	80 93 2c 26 	sts	0x262C, r24	; 0x80262c <g_1pps_last_hi+0x6>
   1e684:	90 93 2d 26 	sts	0x262D, r25	; 0x80262d <g_1pps_last_hi+0x7>
		g_1pps_last_new	= true;
   1e688:	81 e0       	ldi	r24, 0x01	; 1
   1e68a:	80 93 31 26 	sts	0x2631, r24	; 0x802631 <g_1pps_last_new>
   1e68e:	ea c0       	rjmp	.+468    	; 0x1e864 <__vector_4+0x28c>

	} else {
		/* Phased-in time correction */
		tc_write_count(&TCC1, C_TCC1_CLOCKSETTING_OFFSET + C_TCC1_MEAN_OFFSET);	// Time difference between 1PPS interrupt to this position in code
   1e690:	63 ef       	ldi	r22, 0xF3	; 243
   1e692:	73 e0       	ldi	r23, 0x03	; 3
   1e694:	80 e4       	ldi	r24, 0x40	; 64
   1e696:	98 e0       	ldi	r25, 0x08	; 8
   1e698:	0e 94 82 d1 	call	0x1a304	; 0x1a304 <tc_write_count>
		tc_update(&TCC1);
   1e69c:	80 e4       	ldi	r24, 0x40	; 64
   1e69e:	98 e0       	ldi	r25, 0x08	; 8
   1e6a0:	0e 94 dc d1 	call	0x1a3b8	; 0x1a3b8 <tc_update>
		g_1pps_last_lo = C_TCC1_CLOCKSETTING_OFFSET + C_TCC1_MEAN_OFFSET;
   1e6a4:	83 ef       	ldi	r24, 0xF3	; 243
   1e6a6:	93 e0       	ldi	r25, 0x03	; 3
   1e6a8:	80 93 24 26 	sts	0x2624, r24	; 0x802624 <g_1pps_last_lo>
   1e6ac:	90 93 25 26 	sts	0x2625, r25	; 0x802625 <g_1pps_last_lo+0x1>

		/* Rounding up to next full second */
		g_1pps_last_hi			+= 1000U;
   1e6b0:	a0 90 26 26 	lds	r10, 0x2626	; 0x802626 <g_1pps_last_hi>
   1e6b4:	b0 90 27 26 	lds	r11, 0x2627	; 0x802627 <g_1pps_last_hi+0x1>
   1e6b8:	c0 90 28 26 	lds	r12, 0x2628	; 0x802628 <g_1pps_last_hi+0x2>
   1e6bc:	d0 90 29 26 	lds	r13, 0x2629	; 0x802629 <g_1pps_last_hi+0x3>
   1e6c0:	e0 90 2a 26 	lds	r14, 0x262A	; 0x80262a <g_1pps_last_hi+0x4>
   1e6c4:	f0 90 2b 26 	lds	r15, 0x262B	; 0x80262b <g_1pps_last_hi+0x5>
   1e6c8:	00 91 2c 26 	lds	r16, 0x262C	; 0x80262c <g_1pps_last_hi+0x6>
   1e6cc:	10 91 2d 26 	lds	r17, 0x262D	; 0x80262d <g_1pps_last_hi+0x7>
   1e6d0:	2a 2d       	mov	r18, r10
   1e6d2:	3b 2d       	mov	r19, r11
   1e6d4:	4c 2d       	mov	r20, r12
   1e6d6:	5d 2d       	mov	r21, r13
   1e6d8:	6e 2d       	mov	r22, r14
   1e6da:	7f 2d       	mov	r23, r15
   1e6dc:	80 2f       	mov	r24, r16
   1e6de:	91 2f       	mov	r25, r17
   1e6e0:	28 51       	subi	r18, 0x18	; 24
   1e6e2:	3c 4f       	sbci	r19, 0xFC	; 252
   1e6e4:	4f 4f       	sbci	r20, 0xFF	; 255
   1e6e6:	5f 4f       	sbci	r21, 0xFF	; 255
   1e6e8:	6f 4f       	sbci	r22, 0xFF	; 255
   1e6ea:	7f 4f       	sbci	r23, 0xFF	; 255
   1e6ec:	8f 4f       	sbci	r24, 0xFF	; 255
   1e6ee:	9f 4f       	sbci	r25, 0xFF	; 255
   1e6f0:	a2 2e       	mov	r10, r18
   1e6f2:	b3 2e       	mov	r11, r19
   1e6f4:	c4 2e       	mov	r12, r20
   1e6f6:	d5 2e       	mov	r13, r21
   1e6f8:	e6 2e       	mov	r14, r22
   1e6fa:	f7 2e       	mov	r15, r23
   1e6fc:	08 2f       	mov	r16, r24
   1e6fe:	19 2f       	mov	r17, r25
   1e700:	a0 92 26 26 	sts	0x2626, r10	; 0x802626 <g_1pps_last_hi>
   1e704:	b0 92 27 26 	sts	0x2627, r11	; 0x802627 <g_1pps_last_hi+0x1>
   1e708:	c0 92 28 26 	sts	0x2628, r12	; 0x802628 <g_1pps_last_hi+0x2>
   1e70c:	d0 92 29 26 	sts	0x2629, r13	; 0x802629 <g_1pps_last_hi+0x3>
   1e710:	e0 92 2a 26 	sts	0x262A, r14	; 0x80262a <g_1pps_last_hi+0x4>
   1e714:	f0 92 2b 26 	sts	0x262B, r15	; 0x80262b <g_1pps_last_hi+0x5>
   1e718:	00 93 2c 26 	sts	0x262C, r16	; 0x80262c <g_1pps_last_hi+0x6>
   1e71c:	10 93 2d 26 	sts	0x262D, r17	; 0x80262d <g_1pps_last_hi+0x7>
		g_1pps_last_hi			-= g_1pps_last_hi % 1000U;
   1e720:	80 91 26 26 	lds	r24, 0x2626	; 0x802626 <g_1pps_last_hi>
   1e724:	89 83       	std	Y+1, r24	; 0x01
   1e726:	80 91 27 26 	lds	r24, 0x2627	; 0x802627 <g_1pps_last_hi+0x1>
   1e72a:	8a 83       	std	Y+2, r24	; 0x02
   1e72c:	80 91 28 26 	lds	r24, 0x2628	; 0x802628 <g_1pps_last_hi+0x2>
   1e730:	8b 83       	std	Y+3, r24	; 0x03
   1e732:	80 91 29 26 	lds	r24, 0x2629	; 0x802629 <g_1pps_last_hi+0x3>
   1e736:	8c 83       	std	Y+4, r24	; 0x04
   1e738:	80 91 2a 26 	lds	r24, 0x262A	; 0x80262a <g_1pps_last_hi+0x4>
   1e73c:	8d 83       	std	Y+5, r24	; 0x05
   1e73e:	80 91 2b 26 	lds	r24, 0x262B	; 0x80262b <g_1pps_last_hi+0x5>
   1e742:	8e 83       	std	Y+6, r24	; 0x06
   1e744:	80 91 2c 26 	lds	r24, 0x262C	; 0x80262c <g_1pps_last_hi+0x6>
   1e748:	8f 83       	std	Y+7, r24	; 0x07
   1e74a:	80 91 2d 26 	lds	r24, 0x262D	; 0x80262d <g_1pps_last_hi+0x7>
   1e74e:	88 87       	std	Y+8, r24	; 0x08
   1e750:	20 90 26 26 	lds	r2, 0x2626	; 0x802626 <g_1pps_last_hi>
   1e754:	30 90 27 26 	lds	r3, 0x2627	; 0x802627 <g_1pps_last_hi+0x1>
   1e758:	40 90 28 26 	lds	r4, 0x2628	; 0x802628 <g_1pps_last_hi+0x2>
   1e75c:	50 90 29 26 	lds	r5, 0x2629	; 0x802629 <g_1pps_last_hi+0x3>
   1e760:	60 90 2a 26 	lds	r6, 0x262A	; 0x80262a <g_1pps_last_hi+0x4>
   1e764:	70 90 2b 26 	lds	r7, 0x262B	; 0x80262b <g_1pps_last_hi+0x5>
   1e768:	80 90 2c 26 	lds	r8, 0x262C	; 0x80262c <g_1pps_last_hi+0x6>
   1e76c:	90 90 2d 26 	lds	r9, 0x262D	; 0x80262d <g_1pps_last_hi+0x7>
   1e770:	0f 2e       	mov	r0, r31
   1e772:	f8 ee       	ldi	r31, 0xE8	; 232
   1e774:	af 2e       	mov	r10, r31
   1e776:	f0 2d       	mov	r31, r0
   1e778:	0f 2e       	mov	r0, r31
   1e77a:	f3 e0       	ldi	r31, 0x03	; 3
   1e77c:	bf 2e       	mov	r11, r31
   1e77e:	f0 2d       	mov	r31, r0
   1e780:	c1 2c       	mov	r12, r1
   1e782:	d1 2c       	mov	r13, r1
   1e784:	e1 2c       	mov	r14, r1
   1e786:	f1 2c       	mov	r15, r1
   1e788:	00 e0       	ldi	r16, 0x00	; 0
   1e78a:	10 e0       	ldi	r17, 0x00	; 0
   1e78c:	22 2d       	mov	r18, r2
   1e78e:	33 2d       	mov	r19, r3
   1e790:	44 2d       	mov	r20, r4
   1e792:	55 2d       	mov	r21, r5
   1e794:	66 2d       	mov	r22, r6
   1e796:	77 2d       	mov	r23, r7
   1e798:	88 2d       	mov	r24, r8
   1e79a:	99 2d       	mov	r25, r9
   1e79c:	0f 94 8c 2f 	call	0x25f18	; 0x25f18 <__umoddi3>
   1e7a0:	a2 2e       	mov	r10, r18
   1e7a2:	b3 2e       	mov	r11, r19
   1e7a4:	c4 2e       	mov	r12, r20
   1e7a6:	d5 2e       	mov	r13, r21
   1e7a8:	e6 2e       	mov	r14, r22
   1e7aa:	f7 2e       	mov	r15, r23
   1e7ac:	08 2f       	mov	r16, r24
   1e7ae:	19 2f       	mov	r17, r25
   1e7b0:	2a 2c       	mov	r2, r10
   1e7b2:	3b 2c       	mov	r3, r11
   1e7b4:	4c 2c       	mov	r4, r12
   1e7b6:	5d 2c       	mov	r5, r13
   1e7b8:	6e 2c       	mov	r6, r14
   1e7ba:	7f 2c       	mov	r7, r15
   1e7bc:	80 2e       	mov	r8, r16
   1e7be:	91 2e       	mov	r9, r17
   1e7c0:	29 81       	ldd	r18, Y+1	; 0x01
   1e7c2:	3a 81       	ldd	r19, Y+2	; 0x02
   1e7c4:	4b 81       	ldd	r20, Y+3	; 0x03
   1e7c6:	5c 81       	ldd	r21, Y+4	; 0x04
   1e7c8:	6d 81       	ldd	r22, Y+5	; 0x05
   1e7ca:	7e 81       	ldd	r23, Y+6	; 0x06
   1e7cc:	8f 81       	ldd	r24, Y+7	; 0x07
   1e7ce:	98 85       	ldd	r25, Y+8	; 0x08
   1e7d0:	a2 2c       	mov	r10, r2
   1e7d2:	b3 2c       	mov	r11, r3
   1e7d4:	c4 2c       	mov	r12, r4
   1e7d6:	d5 2c       	mov	r13, r5
   1e7d8:	e6 2c       	mov	r14, r6
   1e7da:	f7 2c       	mov	r15, r7
   1e7dc:	08 2d       	mov	r16, r8
   1e7de:	19 2d       	mov	r17, r9
   1e7e0:	0f 94 77 30 	call	0x260ee	; 0x260ee <__subdi3>
   1e7e4:	a2 2e       	mov	r10, r18
   1e7e6:	b3 2e       	mov	r11, r19
   1e7e8:	c4 2e       	mov	r12, r20
   1e7ea:	d5 2e       	mov	r13, r21
   1e7ec:	e6 2e       	mov	r14, r22
   1e7ee:	f7 2e       	mov	r15, r23
   1e7f0:	08 2f       	mov	r16, r24
   1e7f2:	19 2f       	mov	r17, r25
   1e7f4:	a0 92 26 26 	sts	0x2626, r10	; 0x802626 <g_1pps_last_hi>
   1e7f8:	b0 92 27 26 	sts	0x2627, r11	; 0x802627 <g_1pps_last_hi+0x1>
   1e7fc:	c0 92 28 26 	sts	0x2628, r12	; 0x802628 <g_1pps_last_hi+0x2>
   1e800:	d0 92 29 26 	sts	0x2629, r13	; 0x802629 <g_1pps_last_hi+0x3>
   1e804:	e0 92 2a 26 	sts	0x262A, r14	; 0x80262a <g_1pps_last_hi+0x4>
   1e808:	f0 92 2b 26 	sts	0x262B, r15	; 0x80262b <g_1pps_last_hi+0x5>
   1e80c:	00 93 2c 26 	sts	0x262C, r16	; 0x80262c <g_1pps_last_hi+0x6>
   1e810:	10 93 2d 26 	sts	0x262D, r17	; 0x80262d <g_1pps_last_hi+0x7>
		g_milliseconds_cnt64	 = g_1pps_last_hi;
   1e814:	20 91 26 26 	lds	r18, 0x2626	; 0x802626 <g_1pps_last_hi>
   1e818:	30 91 27 26 	lds	r19, 0x2627	; 0x802627 <g_1pps_last_hi+0x1>
   1e81c:	40 91 28 26 	lds	r20, 0x2628	; 0x802628 <g_1pps_last_hi+0x2>
   1e820:	50 91 29 26 	lds	r21, 0x2629	; 0x802629 <g_1pps_last_hi+0x3>
   1e824:	60 91 2a 26 	lds	r22, 0x262A	; 0x80262a <g_1pps_last_hi+0x4>
   1e828:	70 91 2b 26 	lds	r23, 0x262B	; 0x80262b <g_1pps_last_hi+0x5>
   1e82c:	80 91 2c 26 	lds	r24, 0x262C	; 0x80262c <g_1pps_last_hi+0x6>
   1e830:	90 91 2d 26 	lds	r25, 0x262D	; 0x80262d <g_1pps_last_hi+0x7>
   1e834:	20 93 18 26 	sts	0x2618, r18	; 0x802618 <g_milliseconds_cnt64>
   1e838:	30 93 19 26 	sts	0x2619, r19	; 0x802619 <g_milliseconds_cnt64+0x1>
   1e83c:	40 93 1a 26 	sts	0x261A, r20	; 0x80261a <g_milliseconds_cnt64+0x2>
   1e840:	50 93 1b 26 	sts	0x261B, r21	; 0x80261b <g_milliseconds_cnt64+0x3>
   1e844:	60 93 1c 26 	sts	0x261C, r22	; 0x80261c <g_milliseconds_cnt64+0x4>
   1e848:	70 93 1d 26 	sts	0x261D, r23	; 0x80261d <g_milliseconds_cnt64+0x5>
   1e84c:	80 93 1e 26 	sts	0x261E, r24	; 0x80261e <g_milliseconds_cnt64+0x6>
   1e850:	90 93 1f 26 	sts	0x261F, r25	; 0x80261f <g_milliseconds_cnt64+0x7>

		/* Step ahead avoiding to trap in here, again */
		++g_1pps_phased_cntr;
   1e854:	80 91 43 26 	lds	r24, 0x2643	; 0x802643 <g_1pps_phased_cntr>
   1e858:	8f 5f       	subi	r24, 0xFF	; 255
   1e85a:	80 93 43 26 	sts	0x2643, r24	; 0x802643 <g_1pps_phased_cntr>

		/* Inform about the adjustment */
		g_1pps_last_adjust = true;
   1e85e:	81 e0       	ldi	r24, 0x01	; 1
   1e860:	80 93 32 26 	sts	0x2632, r24	; 0x802632 <g_1pps_last_adjust>
	}

	/* TWI2 - LCD line scheduler synchronization */
	g_1pps_twi_new	= true;
   1e864:	81 e0       	ldi	r24, 0x01	; 1
   1e866:	80 93 45 26 	sts	0x2645, r24	; 0x802645 <g_1pps_twi_new>
}
   1e86a:	00 00       	nop
   1e86c:	28 96       	adiw	r28, 0x08	; 8
   1e86e:	cd bf       	out	0x3d, r28	; 61
   1e870:	de bf       	out	0x3e, r29	; 62
   1e872:	df 91       	pop	r29
   1e874:	cf 91       	pop	r28
   1e876:	ff 91       	pop	r31
   1e878:	ef 91       	pop	r30
   1e87a:	bf 91       	pop	r27
   1e87c:	af 91       	pop	r26
   1e87e:	9f 91       	pop	r25
   1e880:	8f 91       	pop	r24
   1e882:	7f 91       	pop	r23
   1e884:	6f 91       	pop	r22
   1e886:	5f 91       	pop	r21
   1e888:	4f 91       	pop	r20
   1e88a:	3f 91       	pop	r19
   1e88c:	2f 91       	pop	r18
   1e88e:	1f 91       	pop	r17
   1e890:	0f 91       	pop	r16
   1e892:	ff 90       	pop	r15
   1e894:	ef 90       	pop	r14
   1e896:	df 90       	pop	r13
   1e898:	cf 90       	pop	r12
   1e89a:	bf 90       	pop	r11
   1e89c:	af 90       	pop	r10
   1e89e:	9f 90       	pop	r9
   1e8a0:	8f 90       	pop	r8
   1e8a2:	7f 90       	pop	r7
   1e8a4:	6f 90       	pop	r6
   1e8a6:	5f 90       	pop	r5
   1e8a8:	4f 90       	pop	r4
   1e8aa:	3f 90       	pop	r3
   1e8ac:	2f 90       	pop	r2
   1e8ae:	0f 90       	pop	r0
   1e8b0:	00 92 3b 00 	sts	0x003B, r0	; 0x80003b <__TEXT_REGION_LENGTH__+0x70003b>
   1e8b4:	0f 90       	pop	r0
   1e8b6:	00 92 3f 00 	sts	0x003F, r0	; 0x80003f <__TEXT_REGION_LENGTH__+0x70003f>
   1e8ba:	0f 90       	pop	r0
   1e8bc:	1f 90       	pop	r1
   1e8be:	18 95       	reti

0001e8c0 <evsys_init>:


static void evsys_init(void)
{
   1e8c0:	cf 93       	push	r28
   1e8c2:	df 93       	push	r29
   1e8c4:	cd b7       	in	r28, 0x3d	; 61
   1e8c6:	de b7       	in	r29, 0x3e	; 62
	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_EVSYS);
   1e8c8:	62 e0       	ldi	r22, 0x02	; 2
   1e8ca:	80 e0       	ldi	r24, 0x00	; 0
   1e8cc:	0f 94 aa 11 	call	0x22354	; 0x22354 <sysclk_enable_module>

	/* ADC - event channels 0, 1, 2, 3 */
	EVSYS.CH0MUX  = EVSYS_CHMUX_TCC0_CCC_gc;									// TCC0 CC-C goes to EVSYS CH0
   1e8d0:	80 e8       	ldi	r24, 0x80	; 128
   1e8d2:	91 e0       	ldi	r25, 0x01	; 1
   1e8d4:	26 ec       	ldi	r18, 0xC6	; 198
   1e8d6:	fc 01       	movw	r30, r24
   1e8d8:	20 83       	st	Z, r18
	EVSYS.CH0CTRL = EVSYS_DIGFILT_1SAMPLE_gc;									// EVSYS CH0 no digital filtering
   1e8da:	80 e8       	ldi	r24, 0x80	; 128
   1e8dc:	91 e0       	ldi	r25, 0x01	; 1
   1e8de:	fc 01       	movw	r30, r24
   1e8e0:	10 86       	std	Z+8, r1	; 0x08
	EVSYS.CH1MUX  = EVSYS_CHMUX_TCC0_CCC_gc;									// TCC0 CC-C goes to EVSYS CH1
   1e8e2:	80 e8       	ldi	r24, 0x80	; 128
   1e8e4:	91 e0       	ldi	r25, 0x01	; 1
   1e8e6:	26 ec       	ldi	r18, 0xC6	; 198
   1e8e8:	fc 01       	movw	r30, r24
   1e8ea:	21 83       	std	Z+1, r18	; 0x01
	EVSYS.CH1CTRL = EVSYS_DIGFILT_1SAMPLE_gc;									// EVSYS CH1 no digital filtering
   1e8ec:	80 e8       	ldi	r24, 0x80	; 128
   1e8ee:	91 e0       	ldi	r25, 0x01	; 1
   1e8f0:	fc 01       	movw	r30, r24
   1e8f2:	11 86       	std	Z+9, r1	; 0x09
	EVSYS.CH2MUX  = EVSYS_CHMUX_TCC0_CCC_gc;									// TCC0 CC-C goes to EVSYS CH2
   1e8f4:	80 e8       	ldi	r24, 0x80	; 128
   1e8f6:	91 e0       	ldi	r25, 0x01	; 1
   1e8f8:	26 ec       	ldi	r18, 0xC6	; 198
   1e8fa:	fc 01       	movw	r30, r24
   1e8fc:	22 83       	std	Z+2, r18	; 0x02
	EVSYS.CH2CTRL = EVSYS_DIGFILT_1SAMPLE_gc;									// EVSYS CH2 no digital filtering
   1e8fe:	80 e8       	ldi	r24, 0x80	; 128
   1e900:	91 e0       	ldi	r25, 0x01	; 1
   1e902:	fc 01       	movw	r30, r24
   1e904:	12 86       	std	Z+10, r1	; 0x0a
	EVSYS.CH3MUX  = EVSYS_CHMUX_TCC0_CCC_gc;									// TCC0 CC-C goes to EVSYS CH3
   1e906:	80 e8       	ldi	r24, 0x80	; 128
   1e908:	91 e0       	ldi	r25, 0x01	; 1
   1e90a:	26 ec       	ldi	r18, 0xC6	; 198
   1e90c:	fc 01       	movw	r30, r24
   1e90e:	23 83       	std	Z+3, r18	; 0x03
	EVSYS.CH3CTRL = EVSYS_DIGFILT_1SAMPLE_gc;									// EVSYS CH3 no digital filtering
   1e910:	80 e8       	ldi	r24, 0x80	; 128
   1e912:	91 e0       	ldi	r25, 0x01	; 1
   1e914:	fc 01       	movw	r30, r24
   1e916:	13 86       	std	Z+11, r1	; 0x0b

	/* DAC - event 4 */
	EVSYS.CH4MUX  = EVSYS_CHMUX_TCE1_OVF_gc;									// TCE1 overflow goes to EVSYS CH4
   1e918:	80 e8       	ldi	r24, 0x80	; 128
   1e91a:	91 e0       	ldi	r25, 0x01	; 1
   1e91c:	28 ee       	ldi	r18, 0xE8	; 232
   1e91e:	fc 01       	movw	r30, r24
   1e920:	24 83       	std	Z+4, r18	; 0x04
	EVSYS.CH4CTRL = EVSYS_DIGFILT_1SAMPLE_gc;									// EVSYS CH4 no digital filtering
   1e922:	80 e8       	ldi	r24, 0x80	; 128
   1e924:	91 e0       	ldi	r25, 0x01	; 1
   1e926:	fc 01       	movw	r30, r24
   1e928:	14 86       	std	Z+12, r1	; 0x0c
}
   1e92a:	00 00       	nop
   1e92c:	df 91       	pop	r29
   1e92e:	cf 91       	pop	r28
   1e930:	08 95       	ret

0001e932 <tc_init>:


static void tc_init(void)
{
   1e932:	cf 93       	push	r28
   1e934:	df 93       	push	r29
   1e936:	cd b7       	in	r28, 0x3d	; 61
   1e938:	de b7       	in	r29, 0x3e	; 62
   1e93a:	25 97       	sbiw	r28, 0x05	; 5
   1e93c:	cd bf       	out	0x3d, r28	; 61
   1e93e:	de bf       	out	0x3e, r29	; 62
	/* Get the PWM value */
	int32_t l_xo_mode_pwm;
	{
		irqflags_t flags = cpu_irq_save();
   1e940:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1e944:	89 83       	std	Y+1, r24	; 0x01
		l_xo_mode_pwm = g_xo_mode_pwm;
   1e946:	80 91 59 2a 	lds	r24, 0x2A59	; 0x802a59 <g_xo_mode_pwm>
   1e94a:	90 91 5a 2a 	lds	r25, 0x2A5A	; 0x802a5a <g_xo_mode_pwm+0x1>
   1e94e:	a0 91 5b 2a 	lds	r26, 0x2A5B	; 0x802a5b <g_xo_mode_pwm+0x2>
   1e952:	b0 91 5c 2a 	lds	r27, 0x2A5C	; 0x802a5c <g_xo_mode_pwm+0x3>
   1e956:	8a 83       	std	Y+2, r24	; 0x02
   1e958:	9b 83       	std	Y+3, r25	; 0x03
   1e95a:	ac 83       	std	Y+4, r26	; 0x04
   1e95c:	bd 83       	std	Y+5, r27	; 0x05
		cpu_irq_restore(flags);
   1e95e:	89 81       	ldd	r24, Y+1	; 0x01
   1e960:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
	}

	/* TCC0: VCTCXO PWM signal generation and ADCA & ADCB */
	pwm_init(&g_pwm_vctcxo_cfg, PWM_TCC0, PWM_CH_C, 2048);						// Init PWM structure and enable timer - running with 2048 Hz --> 2 Hz averaged data
   1e964:	20 e0       	ldi	r18, 0x00	; 0
   1e966:	38 e0       	ldi	r19, 0x08	; 8
   1e968:	43 e0       	ldi	r20, 0x03	; 3
   1e96a:	60 e0       	ldi	r22, 0x00	; 0
   1e96c:	80 e6       	ldi	r24, 0x60	; 96
   1e96e:	9b e2       	ldi	r25, 0x2B	; 43
   1e970:	0e 94 54 c7 	call	0x18ea8	; 0x18ea8 <pwm_init>
	pwm_start(&g_pwm_vctcxo_cfg, 45);											// Start PWM here. Percentage with 1% granularity is to coarse, use driver access instead
   1e974:	6d e2       	ldi	r22, 0x2D	; 45
   1e976:	80 e6       	ldi	r24, 0x60	; 96
   1e978:	9b e2       	ldi	r25, 0x2B	; 43
   1e97a:	0e 94 bc c8 	call	0x19178	; 0x19178 <pwm_start>
	tc_write_cc_buffer(&TCC0, TC_CCC, (uint16_t) ((l_xo_mode_pwm & C_XO_VAL_INT_MASK) >> C_XO_VAL_INT_SHIFT));	// Setting the PWM value
   1e97e:	8a 81       	ldd	r24, Y+2	; 0x02
   1e980:	9b 81       	ldd	r25, Y+3	; 0x03
   1e982:	ac 81       	ldd	r26, Y+4	; 0x04
   1e984:	bd 81       	ldd	r27, Y+5	; 0x05
   1e986:	88 27       	eor	r24, r24
   1e988:	bb 27       	eor	r27, r27
   1e98a:	89 2f       	mov	r24, r25
   1e98c:	9a 2f       	mov	r25, r26
   1e98e:	ab 2f       	mov	r26, r27
   1e990:	bb 27       	eor	r27, r27
   1e992:	a7 fd       	sbrc	r26, 7
   1e994:	ba 95       	dec	r27
   1e996:	ac 01       	movw	r20, r24
   1e998:	63 e0       	ldi	r22, 0x03	; 3
   1e99a:	80 e0       	ldi	r24, 0x00	; 0
   1e99c:	98 e0       	ldi	r25, 0x08	; 8
   1e99e:	0e 94 ef d1 	call	0x1a3de	; 0x1a3de <tc_write_cc_buffer>

	/* TCC1: Free running clock for 30 MHz PLL */
	g_pwm_ctr_pll_cfg.tc = &TCC1;
   1e9a2:	80 e4       	ldi	r24, 0x40	; 64
   1e9a4:	98 e0       	ldi	r25, 0x08	; 8
   1e9a6:	80 93 67 2b 	sts	0x2B67, r24	; 0x802b67 <g_pwm_ctr_pll_cfg>
   1e9aa:	90 93 68 2b 	sts	0x2B68, r25	; 0x802b68 <g_pwm_ctr_pll_cfg+0x1>
	tc_enable(&TCC1);															// Enable TCC1 and power up
   1e9ae:	80 e4       	ldi	r24, 0x40	; 64
   1e9b0:	98 e0       	ldi	r25, 0x08	; 8
   1e9b2:	0e 94 7f b5 	call	0x16afe	; 0x16afe <tc_enable>
	tc_set_wgm(&TCC1, TC_WG_NORMAL);											// Normal counting up
   1e9b6:	60 e0       	ldi	r22, 0x00	; 0
   1e9b8:	80 e4       	ldi	r24, 0x40	; 64
   1e9ba:	98 e0       	ldi	r25, 0x08	; 8
   1e9bc:	0e 94 59 d2 	call	0x1a4b2	; 0x1a4b2 <tc_set_wgm>
	tc_write_clock_source(&TCC1, PWM_CLK_OFF);									// Disable counter until all is ready
   1e9c0:	60 e0       	ldi	r22, 0x00	; 0
   1e9c2:	80 e4       	ldi	r24, 0x40	; 64
   1e9c4:	98 e0       	ldi	r25, 0x08	; 8
   1e9c6:	0e 94 66 d1 	call	0x1a2cc	; 0x1a2cc <tc_write_clock_source>
	pwm_set_frequency(&g_pwm_ctr_pll_cfg, 1000);								// Prepare structure for 1 ms overflow frequency
   1e9ca:	68 ee       	ldi	r22, 0xE8	; 232
   1e9cc:	73 e0       	ldi	r23, 0x03	; 3
   1e9ce:	87 e6       	ldi	r24, 0x67	; 103
   1e9d0:	9b e2       	ldi	r25, 0x2B	; 43
   1e9d2:	0e 94 85 c6 	call	0x18d0a	; 0x18d0a <pwm_set_frequency>
	tc_write_period(&TCC1, g_pwm_ctr_pll_cfg.period);							// Calculate period count
   1e9d6:	80 91 6c 2b 	lds	r24, 0x2B6C	; 0x802b6c <g_pwm_ctr_pll_cfg+0x5>
   1e9da:	90 91 6d 2b 	lds	r25, 0x2B6D	; 0x802b6d <g_pwm_ctr_pll_cfg+0x6>
   1e9de:	bc 01       	movw	r22, r24
   1e9e0:	80 e4       	ldi	r24, 0x40	; 64
   1e9e2:	98 e0       	ldi	r25, 0x08	; 8
   1e9e4:	0e 94 ac d1 	call	0x1a358	; 0x1a358 <tc_write_period>
	tc_write_period_buffer(&TCC1, C_TCC1_PERIOD - 1);							// Overflows every 1 ms
   1e9e8:	6f e2       	ldi	r22, 0x2F	; 47
   1e9ea:	75 e7       	ldi	r23, 0x75	; 117
   1e9ec:	80 e4       	ldi	r24, 0x40	; 64
   1e9ee:	98 e0       	ldi	r25, 0x08	; 8
   1e9f0:	0e 94 c4 d1 	call	0x1a388	; 0x1a388 <tc_write_period_buffer>

	/* TCE1: DAC clock */
	tc_enable(&TCE1);
   1e9f4:	80 e4       	ldi	r24, 0x40	; 64
   1e9f6:	9a e0       	ldi	r25, 0x0A	; 10
   1e9f8:	0e 94 7f b5 	call	0x16afe	; 0x16afe <tc_enable>
	tc_set_wgm(&TCE1, TC_WG_NORMAL);											// Internal clock for DAC convertion
   1e9fc:	60 e0       	ldi	r22, 0x00	; 0
   1e9fe:	80 e4       	ldi	r24, 0x40	; 64
   1ea00:	9a e0       	ldi	r25, 0x0A	; 10
   1ea02:	0e 94 59 d2 	call	0x1a4b2	; 0x1a4b2 <tc_set_wgm>
	tc_write_period(&TCE1, (sysclk_get_per_hz() / DAC_RATE_OF_CONV) - 1);		// DAC clock of 100 kHz for DDS (Direct Digital Synthesis)
   1ea06:	0e 94 6d ca 	call	0x194da	; 0x194da <sysclk_get_per_hz>
   1ea0a:	dc 01       	movw	r26, r24
   1ea0c:	cb 01       	movw	r24, r22
   1ea0e:	20 e8       	ldi	r18, 0x80	; 128
   1ea10:	3b eb       	ldi	r19, 0xBB	; 187
   1ea12:	40 e0       	ldi	r20, 0x00	; 0
   1ea14:	50 e0       	ldi	r21, 0x00	; 0
   1ea16:	bc 01       	movw	r22, r24
   1ea18:	cd 01       	movw	r24, r26
   1ea1a:	0f 94 b1 2e 	call	0x25d62	; 0x25d62 <__udivmodsi4>
   1ea1e:	da 01       	movw	r26, r20
   1ea20:	c9 01       	movw	r24, r18
   1ea22:	01 97       	sbiw	r24, 0x01	; 1
   1ea24:	bc 01       	movw	r22, r24
   1ea26:	80 e4       	ldi	r24, 0x40	; 64
   1ea28:	9a e0       	ldi	r25, 0x0A	; 10
   1ea2a:	0e 94 ac d1 	call	0x1a358	; 0x1a358 <tc_write_period>
}
   1ea2e:	00 00       	nop
   1ea30:	25 96       	adiw	r28, 0x05	; 5
   1ea32:	cd bf       	out	0x3d, r28	; 61
   1ea34:	de bf       	out	0x3e, r29	; 62
   1ea36:	df 91       	pop	r29
   1ea38:	cf 91       	pop	r28
   1ea3a:	08 95       	ret

0001ea3c <tc_start>:

static void tc_start(void)
{
   1ea3c:	cf 93       	push	r28
   1ea3e:	df 93       	push	r29
   1ea40:	cd b7       	in	r28, 0x3d	; 61
   1ea42:	de b7       	in	r29, 0x3e	; 62
	/* ADC clock */
	tc_write_clock_source(&TCC0, TC_CLKSEL_DIV1_gc);							// VCTCXO PWM start, output still is Z-state
   1ea44:	61 e0       	ldi	r22, 0x01	; 1
   1ea46:	80 e0       	ldi	r24, 0x00	; 0
   1ea48:	98 e0       	ldi	r25, 0x08	; 8
   1ea4a:	0e 94 66 d1 	call	0x1a2cc	; 0x1a2cc <tc_write_clock_source>
	tc_set_overflow_interrupt_callback(&TCC0, isr_tcc0_ovfl);
   1ea4e:	6b e4       	ldi	r22, 0x4B	; 75
   1ea50:	75 ef       	ldi	r23, 0xF5	; 245
   1ea52:	80 e0       	ldi	r24, 0x00	; 0
   1ea54:	98 e0       	ldi	r25, 0x08	; 8
   1ea56:	0e 94 fb b5 	call	0x16bf6	; 0x16bf6 <tc_set_overflow_interrupt_callback>
	tc_set_overflow_interrupt_level(&TCC0, TC_INT_LVL_LO);
   1ea5a:	61 e0       	ldi	r22, 0x01	; 1
   1ea5c:	80 e0       	ldi	r24, 0x00	; 0
   1ea5e:	98 e0       	ldi	r25, 0x08	; 8
   1ea60:	0e 94 42 d1 	call	0x1a284	; 0x1a284 <tc_set_overflow_interrupt_level>

	/* Free running clock for 30 MHz PLL */
	tc_write_clock_source(&TCC1, TC_CLKSEL_DIV1_gc);
   1ea64:	61 e0       	ldi	r22, 0x01	; 1
   1ea66:	80 e4       	ldi	r24, 0x40	; 64
   1ea68:	98 e0       	ldi	r25, 0x08	; 8
   1ea6a:	0e 94 66 d1 	call	0x1a2cc	; 0x1a2cc <tc_write_clock_source>
	tc_set_overflow_interrupt_callback(&TCC1, isr_tcc1_ovfl);
   1ea6e:	6b e5       	ldi	r22, 0x5B	; 91
   1ea70:	76 ef       	ldi	r23, 0xF6	; 246
   1ea72:	80 e4       	ldi	r24, 0x40	; 64
   1ea74:	98 e0       	ldi	r25, 0x08	; 8
   1ea76:	0e 94 fb b5 	call	0x16bf6	; 0x16bf6 <tc_set_overflow_interrupt_callback>
	tc_set_overflow_interrupt_level(&TCC1, TC_INT_LVL_HI);
   1ea7a:	63 e0       	ldi	r22, 0x03	; 3
   1ea7c:	80 e4       	ldi	r24, 0x40	; 64
   1ea7e:	98 e0       	ldi	r25, 0x08	; 8
   1ea80:	0e 94 42 d1 	call	0x1a284	; 0x1a284 <tc_set_overflow_interrupt_level>
//	tc_write_clock_source(&TCD0, TC_CLKSEL_DIV1_gc);
//	tc_write_clock_source(&TCD1, TC_CLKSEL_DIV1_gc);
//	tc_write_clock_source(&TCE0, TC_CLKSEL_DIV1_gc);

	/* DAC clock */
	tc_write_clock_source(&TCE1, TC_CLKSEL_DIV1_gc);
   1ea84:	61 e0       	ldi	r22, 0x01	; 1
   1ea86:	80 e4       	ldi	r24, 0x40	; 64
   1ea88:	9a e0       	ldi	r25, 0x0A	; 10
   1ea8a:	0e 94 66 d1 	call	0x1a2cc	; 0x1a2cc <tc_write_clock_source>

//	tc_write_clock_source(&TCF0, TC_CLKSEL_DIV1_gc);
//	tc_write_clock_source(&TCF1, TC_CLKSEL_DIV1_gc);
}
   1ea8e:	00 00       	nop
   1ea90:	df 91       	pop	r29
   1ea92:	cf 91       	pop	r28
   1ea94:	08 95       	ret

0001ea96 <isr_tcc0_ovfl>:

//ISR(TCC0_OVF_vect)
void isr_tcc0_ovfl(void)
{	// This ISR is called 2048 per second
   1ea96:	ef 92       	push	r14
   1ea98:	ff 92       	push	r15
   1ea9a:	0f 93       	push	r16
   1ea9c:	1f 93       	push	r17
   1ea9e:	cf 93       	push	r28
   1eaa0:	df 93       	push	r29
   1eaa2:	00 d0       	rcall	.+0      	; 0x1eaa4 <isr_tcc0_ovfl+0xe>
   1eaa4:	1f 92       	push	r1
   1eaa6:	cd b7       	in	r28, 0x3d	; 61
//	static uint32_t	last_10ms  = 0UL;
	static uint32_t	last_100ms = 0UL;
	static uint32_t	last_500ms = 0UL;
	
	/* Time downscaling */
	uint32_t now = tcc1_get_time();
   1eaa8:	de b7       	in	r29, 0x3e	; 62
   1eaaa:	8b d0       	rcall	.+278    	; 0x1ebc2 <tcc1_get_time>
   1eaac:	dc 01       	movw	r26, r24
   1eaae:	cb 01       	movw	r24, r22
   1eab0:	89 83       	std	Y+1, r24	; 0x01
   1eab2:	9a 83       	std	Y+2, r25	; 0x02
   1eab4:	ab 83       	std	Y+3, r26	; 0x03

	/* Clear IF bit to allow interrupt enabled section */
	TCC0_INTFLAGS = TC0_OVFIF_bm;
   1eab6:	bc 83       	std	Y+4, r27	; 0x04
   1eab8:	8c e0       	ldi	r24, 0x0C	; 12
   1eaba:	98 e0       	ldi	r25, 0x08	; 8
   1eabc:	21 e0       	ldi	r18, 0x01	; 1
   1eabe:	fc 01       	movw	r30, r24

	if (g_workmode == WORKMODE_RUN) {
   1eac0:	20 83       	st	Z, r18
   1eac2:	80 91 28 27 	lds	r24, 0x2728	; 0x802728 <g_workmode>
   1eac6:	82 30       	cpi	r24, 0x02	; 2
   1eac8:	09 f0       	breq	.+2      	; 0x1eacc <isr_tcc0_ovfl+0x36>
			return;
		}
#endif

		/* Group, which needs to be called about 10x per second */
		if (((now - last_100ms) >= 102) || (now < last_100ms)) {
   1eaca:	71 c0       	rjmp	.+226    	; 0x1ebae <isr_tcc0_ovfl+0x118>
   1eacc:	80 91 7d 2d 	lds	r24, 0x2D7D	; 0x802d7d <last_100ms.8610>
   1ead0:	90 91 7e 2d 	lds	r25, 0x2D7E	; 0x802d7e <last_100ms.8610+0x1>
   1ead4:	a0 91 7f 2d 	lds	r26, 0x2D7F	; 0x802d7f <last_100ms.8610+0x2>
   1ead8:	b0 91 80 2d 	lds	r27, 0x2D80	; 0x802d80 <last_100ms.8610+0x3>
   1eadc:	29 81       	ldd	r18, Y+1	; 0x01
   1eade:	3a 81       	ldd	r19, Y+2	; 0x02
   1eae0:	4b 81       	ldd	r20, Y+3	; 0x03
   1eae2:	5c 81       	ldd	r21, Y+4	; 0x04
   1eae4:	79 01       	movw	r14, r18
   1eae6:	8a 01       	movw	r16, r20
   1eae8:	e8 1a       	sub	r14, r24
   1eaea:	f9 0a       	sbc	r15, r25
   1eaec:	0a 0b       	sbc	r16, r26
   1eaee:	1b 0b       	sbc	r17, r27
   1eaf0:	d8 01       	movw	r26, r16
   1eaf2:	c7 01       	movw	r24, r14
   1eaf4:	86 36       	cpi	r24, 0x66	; 102
   1eaf6:	91 05       	cpc	r25, r1
   1eaf8:	a1 05       	cpc	r26, r1
   1eafa:	b1 05       	cpc	r27, r1
   1eafc:	88 f4       	brcc	.+34     	; 0x1eb20 <isr_tcc0_ovfl+0x8a>
   1eafe:	80 91 7d 2d 	lds	r24, 0x2D7D	; 0x802d7d <last_100ms.8610>
   1eb02:	90 91 7e 2d 	lds	r25, 0x2D7E	; 0x802d7e <last_100ms.8610+0x1>
   1eb06:	a0 91 7f 2d 	lds	r26, 0x2D7F	; 0x802d7f <last_100ms.8610+0x2>
   1eb0a:	b0 91 80 2d 	lds	r27, 0x2D80	; 0x802d80 <last_100ms.8610+0x3>
   1eb0e:	29 81       	ldd	r18, Y+1	; 0x01
   1eb10:	3a 81       	ldd	r19, Y+2	; 0x02
   1eb12:	4b 81       	ldd	r20, Y+3	; 0x03
   1eb14:	5c 81       	ldd	r21, Y+4	; 0x04
   1eb16:	28 17       	cp	r18, r24
   1eb18:	39 07       	cpc	r19, r25
   1eb1a:	4a 07       	cpc	r20, r26
   1eb1c:	5b 07       	cpc	r21, r27
			last_100ms = now;
   1eb1e:	70 f4       	brcc	.+28     	; 0x1eb3c <isr_tcc0_ovfl+0xa6>
   1eb20:	89 81       	ldd	r24, Y+1	; 0x01
   1eb22:	9a 81       	ldd	r25, Y+2	; 0x02
   1eb24:	ab 81       	ldd	r26, Y+3	; 0x03
   1eb26:	bc 81       	ldd	r27, Y+4	; 0x04
   1eb28:	80 93 7d 2d 	sts	0x2D7D, r24	; 0x802d7d <last_100ms.8610>
   1eb2c:	90 93 7e 2d 	sts	0x2D7E, r25	; 0x802d7e <last_100ms.8610+0x1>
   1eb30:	a0 93 7f 2d 	sts	0x2D7F, r26	; 0x802d7f <last_100ms.8610+0x2>
			isr_100ms();
   1eb34:	b0 93 80 2d 	sts	0x2D80, r27	; 0x802d80 <last_100ms.8610+0x3>
			return;
   1eb38:	75 d0       	rcall	.+234    	; 0x1ec24 <isr_100ms>
		}

		/* Group, which needs to be called about 2x per second */
		if (((now - last_500ms) >= 500) || (now < last_500ms)) {
   1eb3a:	39 c0       	rjmp	.+114    	; 0x1ebae <isr_tcc0_ovfl+0x118>
   1eb3c:	80 91 81 2d 	lds	r24, 0x2D81	; 0x802d81 <last_500ms.8611>
   1eb40:	90 91 82 2d 	lds	r25, 0x2D82	; 0x802d82 <last_500ms.8611+0x1>
   1eb44:	a0 91 83 2d 	lds	r26, 0x2D83	; 0x802d83 <last_500ms.8611+0x2>
   1eb48:	b0 91 84 2d 	lds	r27, 0x2D84	; 0x802d84 <last_500ms.8611+0x3>
   1eb4c:	29 81       	ldd	r18, Y+1	; 0x01
   1eb4e:	3a 81       	ldd	r19, Y+2	; 0x02
   1eb50:	4b 81       	ldd	r20, Y+3	; 0x03
   1eb52:	5c 81       	ldd	r21, Y+4	; 0x04
   1eb54:	79 01       	movw	r14, r18
   1eb56:	8a 01       	movw	r16, r20
   1eb58:	e8 1a       	sub	r14, r24
   1eb5a:	f9 0a       	sbc	r15, r25
   1eb5c:	0a 0b       	sbc	r16, r26
   1eb5e:	1b 0b       	sbc	r17, r27
   1eb60:	d8 01       	movw	r26, r16
   1eb62:	c7 01       	movw	r24, r14
   1eb64:	84 3f       	cpi	r24, 0xF4	; 244
   1eb66:	91 40       	sbci	r25, 0x01	; 1
   1eb68:	a1 05       	cpc	r26, r1
   1eb6a:	b1 05       	cpc	r27, r1
   1eb6c:	88 f4       	brcc	.+34     	; 0x1eb90 <isr_tcc0_ovfl+0xfa>
   1eb6e:	80 91 81 2d 	lds	r24, 0x2D81	; 0x802d81 <last_500ms.8611>
   1eb72:	90 91 82 2d 	lds	r25, 0x2D82	; 0x802d82 <last_500ms.8611+0x1>
   1eb76:	a0 91 83 2d 	lds	r26, 0x2D83	; 0x802d83 <last_500ms.8611+0x2>
   1eb7a:	b0 91 84 2d 	lds	r27, 0x2D84	; 0x802d84 <last_500ms.8611+0x3>
   1eb7e:	29 81       	ldd	r18, Y+1	; 0x01
   1eb80:	3a 81       	ldd	r19, Y+2	; 0x02
   1eb82:	4b 81       	ldd	r20, Y+3	; 0x03
   1eb84:	5c 81       	ldd	r21, Y+4	; 0x04
   1eb86:	28 17       	cp	r18, r24
   1eb88:	39 07       	cpc	r19, r25
   1eb8a:	4a 07       	cpc	r20, r26
   1eb8c:	5b 07       	cpc	r21, r27
			last_500ms = now;
   1eb8e:	70 f4       	brcc	.+28     	; 0x1ebac <isr_tcc0_ovfl+0x116>
   1eb90:	89 81       	ldd	r24, Y+1	; 0x01
   1eb92:	9a 81       	ldd	r25, Y+2	; 0x02
   1eb94:	ab 81       	ldd	r26, Y+3	; 0x03
   1eb96:	bc 81       	ldd	r27, Y+4	; 0x04
   1eb98:	80 93 81 2d 	sts	0x2D81, r24	; 0x802d81 <last_500ms.8611>
   1eb9c:	90 93 82 2d 	sts	0x2D82, r25	; 0x802d82 <last_500ms.8611+0x1>
   1eba0:	a0 93 83 2d 	sts	0x2D83, r26	; 0x802d83 <last_500ms.8611+0x2>
			isr_500ms();
			return;
   1eba4:	b0 93 84 2d 	sts	0x2D84, r27	; 0x802d84 <last_500ms.8611+0x3>
		}

		isr_sparetime();
   1eba8:	49 d0       	rcall	.+146    	; 0x1ec3c <isr_500ms>
	}
}
   1ebaa:	01 c0       	rjmp	.+2      	; 0x1ebae <isr_tcc0_ovfl+0x118>
   1ebac:	7a d0       	rcall	.+244    	; 0x1eca2 <isr_sparetime>
   1ebae:	24 96       	adiw	r28, 0x04	; 4
   1ebb0:	cd bf       	out	0x3d, r28	; 61
   1ebb2:	de bf       	out	0x3e, r29	; 62
   1ebb4:	df 91       	pop	r29
   1ebb6:	cf 91       	pop	r28
   1ebb8:	1f 91       	pop	r17
   1ebba:	0f 91       	pop	r16
   1ebbc:	ff 90       	pop	r15
   1ebbe:	ef 90       	pop	r14
   1ebc0:	08 95       	ret

0001ebc2 <tcc1_get_time>:

uint32_t tcc1_get_time(void)
{
   1ebc2:	cf 93       	push	r28
   1ebc4:	df 93       	push	r29
   1ebc6:	cd b7       	in	r28, 0x3d	; 61
   1ebc8:	de b7       	in	r29, 0x3e	; 62
   1ebca:	29 97       	sbiw	r28, 0x09	; 9
   1ebcc:	cd bf       	out	0x3d, r28	; 61
   1ebce:	de bf       	out	0x3e, r29	; 62
	uint64_t now;

	irqflags_t flags = cpu_irq_save();
   1ebd0:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1ebd4:	89 83       	std	Y+1, r24	; 0x01
	now = g_milliseconds_cnt64;
   1ebd6:	80 91 18 26 	lds	r24, 0x2618	; 0x802618 <g_milliseconds_cnt64>
   1ebda:	8a 83       	std	Y+2, r24	; 0x02
   1ebdc:	80 91 19 26 	lds	r24, 0x2619	; 0x802619 <g_milliseconds_cnt64+0x1>
   1ebe0:	8b 83       	std	Y+3, r24	; 0x03
   1ebe2:	80 91 1a 26 	lds	r24, 0x261A	; 0x80261a <g_milliseconds_cnt64+0x2>
   1ebe6:	8c 83       	std	Y+4, r24	; 0x04
   1ebe8:	80 91 1b 26 	lds	r24, 0x261B	; 0x80261b <g_milliseconds_cnt64+0x3>
   1ebec:	8d 83       	std	Y+5, r24	; 0x05
   1ebee:	80 91 1c 26 	lds	r24, 0x261C	; 0x80261c <g_milliseconds_cnt64+0x4>
   1ebf2:	8e 83       	std	Y+6, r24	; 0x06
   1ebf4:	80 91 1d 26 	lds	r24, 0x261D	; 0x80261d <g_milliseconds_cnt64+0x5>
   1ebf8:	8f 83       	std	Y+7, r24	; 0x07
   1ebfa:	80 91 1e 26 	lds	r24, 0x261E	; 0x80261e <g_milliseconds_cnt64+0x6>
   1ebfe:	88 87       	std	Y+8, r24	; 0x08
   1ec00:	80 91 1f 26 	lds	r24, 0x261F	; 0x80261f <g_milliseconds_cnt64+0x7>
   1ec04:	89 87       	std	Y+9, r24	; 0x09
	cpu_irq_restore(flags);
   1ec06:	89 81       	ldd	r24, Y+1	; 0x01
   1ec08:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>

	return (uint32_t)now;
   1ec0c:	8a 81       	ldd	r24, Y+2	; 0x02
   1ec0e:	9b 81       	ldd	r25, Y+3	; 0x03
   1ec10:	ac 81       	ldd	r26, Y+4	; 0x04
   1ec12:	bd 81       	ldd	r27, Y+5	; 0x05
}
   1ec14:	bc 01       	movw	r22, r24
   1ec16:	cd 01       	movw	r24, r26
   1ec18:	29 96       	adiw	r28, 0x09	; 9
   1ec1a:	cd bf       	out	0x3d, r28	; 61
   1ec1c:	de bf       	out	0x3e, r29	; 62
   1ec1e:	df 91       	pop	r29
   1ec20:	cf 91       	pop	r28
   1ec22:	08 95       	ret

0001ec24 <isr_100ms>:
	isr_10ms_twi1_onboard(now);
}
#endif

static void isr_100ms(void)
{
   1ec24:	cf 93       	push	r28
   1ec26:	df 93       	push	r29
   1ec28:	cd b7       	in	r28, 0x3d	; 61
   1ec2a:	de b7       	in	r29, 0x3e	; 62
	isr_100ms_main_1pps();
   1ec2c:	0e 94 e3 e5 	call	0x1cbc6	; 0x1cbc6 <isr_100ms_main_1pps>
	isr_100ms_twi1_onboard();
   1ec30:	0e 94 42 7e 	call	0xfc84	; 0xfc84 <isr_100ms_twi1_onboard>
}
   1ec34:	00 00       	nop
   1ec36:	df 91       	pop	r29
   1ec38:	cf 91       	pop	r28
   1ec3a:	08 95       	ret

0001ec3c <isr_500ms>:

static void isr_500ms(void)
{
   1ec3c:	cf 92       	push	r12
   1ec3e:	ef 92       	push	r14
   1ec40:	0f 93       	push	r16
   1ec42:	cf 93       	push	r28
   1ec44:	df 93       	push	r29
   1ec46:	cd b7       	in	r28, 0x3d	; 61
   1ec48:	de b7       	in	r29, 0x3e	; 62
	isr_500ms_twi1_onboard();
   1ec4a:	0e 94 64 7e 	call	0xfcc8	; 0xfcc8 <isr_500ms_twi1_onboard>

	/* CPU ADC values */
	sched_push(task_adc, SCHED_ENTRY_CB_TYPE__LISTTIME, 100, true, false, false);
   1ec4e:	c1 2c       	mov	r12, r1
   1ec50:	e1 2c       	mov	r14, r1
   1ec52:	01 e0       	ldi	r16, 0x01	; 1
   1ec54:	24 e6       	ldi	r18, 0x64	; 100
   1ec56:	30 e0       	ldi	r19, 0x00	; 0
   1ec58:	40 e0       	ldi	r20, 0x00	; 0
   1ec5a:	50 e0       	ldi	r21, 0x00	; 0
   1ec5c:	60 e0       	ldi	r22, 0x00	; 0
   1ec5e:	85 e0       	ldi	r24, 0x05	; 5
   1ec60:	9e ef       	ldi	r25, 0xFE	; 254
   1ec62:	0e 94 2e ee 	call	0x1dc5c	; 0x1dc5c <sched_push>

	/* CPU DAC reconfiguration */
	sched_push(task_dac, SCHED_ENTRY_CB_TYPE__LISTTIME, 100, true, false, false);
   1ec66:	c1 2c       	mov	r12, r1
   1ec68:	e1 2c       	mov	r14, r1
   1ec6a:	01 e0       	ldi	r16, 0x01	; 1
   1ec6c:	24 e6       	ldi	r18, 0x64	; 100
   1ec6e:	30 e0       	ldi	r19, 0x00	; 0
   1ec70:	40 e0       	ldi	r20, 0x00	; 0
   1ec72:	50 e0       	ldi	r21, 0x00	; 0
   1ec74:	60 e0       	ldi	r22, 0x00	; 0
   1ec76:	8a e9       	ldi	r24, 0x9A	; 154
   1ec78:	9c ef       	ldi	r25, 0xFC	; 252
   1ec7a:	0e 94 2e ee 	call	0x1dc5c	; 0x1dc5c <sched_push>

	/* Kick RTC32 */
	rtc_set_alarm(rtc_get_time() + 2);
   1ec7e:	0e 94 bd 55 	call	0xab7a	; 0xab7a <rtc_get_time>
   1ec82:	dc 01       	movw	r26, r24
   1ec84:	cb 01       	movw	r24, r22
   1ec86:	02 96       	adiw	r24, 0x02	; 2
   1ec88:	a1 1d       	adc	r26, r1
   1ec8a:	b1 1d       	adc	r27, r1
   1ec8c:	bc 01       	movw	r22, r24
   1ec8e:	cd 01       	movw	r24, r26
   1ec90:	0e 94 c9 55 	call	0xab92	; 0xab92 <rtc_set_alarm>
}
   1ec94:	00 00       	nop
   1ec96:	df 91       	pop	r29
   1ec98:	cf 91       	pop	r28
   1ec9a:	0f 91       	pop	r16
   1ec9c:	ef 90       	pop	r14
   1ec9e:	cf 90       	pop	r12
   1eca0:	08 95       	ret

0001eca2 <isr_sparetime>:

static void isr_sparetime(void)
{
   1eca2:	cf 93       	push	r28
   1eca4:	df 93       	push	r29
   1eca6:	cd b7       	in	r28, 0x3d	; 61
   1eca8:	de b7       	in	r29, 0x3e	; 62
	isr_sparetime_twi1_onboard();
   1ecaa:	0e 94 8d 7e 	call	0xfd1a	; 0xfd1a <isr_sparetime_twi1_onboard>
}
   1ecae:	00 00       	nop
   1ecb0:	df 91       	pop	r29
   1ecb2:	cf 91       	pop	r28
   1ecb4:	08 95       	ret

0001ecb6 <isr_tcc1_ovfl>:

//ISR(TCC1_OVF_vect)
void isr_tcc1_ovfl(void)
{	// This ISR is called every millisecond for tracking the PLL
   1ecb6:	af 92       	push	r10
   1ecb8:	bf 92       	push	r11
   1ecba:	cf 92       	push	r12
   1ecbc:	df 92       	push	r13
   1ecbe:	ef 92       	push	r14
   1ecc0:	ff 92       	push	r15
   1ecc2:	0f 93       	push	r16
   1ecc4:	1f 93       	push	r17
   1ecc6:	cf 93       	push	r28
   1ecc8:	df 93       	push	r29
   1ecca:	cd b7       	in	r28, 0x3d	; 61
   1eccc:	de b7       	in	r29, 0x3e	; 62
	++g_milliseconds_cnt64;
   1ecce:	a0 90 18 26 	lds	r10, 0x2618	; 0x802618 <g_milliseconds_cnt64>
   1ecd2:	b0 90 19 26 	lds	r11, 0x2619	; 0x802619 <g_milliseconds_cnt64+0x1>
   1ecd6:	c0 90 1a 26 	lds	r12, 0x261A	; 0x80261a <g_milliseconds_cnt64+0x2>
   1ecda:	d0 90 1b 26 	lds	r13, 0x261B	; 0x80261b <g_milliseconds_cnt64+0x3>
   1ecde:	e0 90 1c 26 	lds	r14, 0x261C	; 0x80261c <g_milliseconds_cnt64+0x4>
   1ece2:	f0 90 1d 26 	lds	r15, 0x261D	; 0x80261d <g_milliseconds_cnt64+0x5>
   1ece6:	00 91 1e 26 	lds	r16, 0x261E	; 0x80261e <g_milliseconds_cnt64+0x6>
   1ecea:	10 91 1f 26 	lds	r17, 0x261F	; 0x80261f <g_milliseconds_cnt64+0x7>
   1ecee:	2a 2d       	mov	r18, r10
   1ecf0:	3b 2d       	mov	r19, r11
   1ecf2:	4c 2d       	mov	r20, r12
   1ecf4:	5d 2d       	mov	r21, r13
   1ecf6:	6e 2d       	mov	r22, r14
   1ecf8:	7f 2d       	mov	r23, r15
   1ecfa:	80 2f       	mov	r24, r16
   1ecfc:	91 2f       	mov	r25, r17
   1ecfe:	a1 e0       	ldi	r26, 0x01	; 1
   1ed00:	0f 94 6b 30 	call	0x260d6	; 0x260d6 <__adddi3_s8>
   1ed04:	a2 2e       	mov	r10, r18
   1ed06:	b3 2e       	mov	r11, r19
   1ed08:	c4 2e       	mov	r12, r20
   1ed0a:	d5 2e       	mov	r13, r21
   1ed0c:	e6 2e       	mov	r14, r22
   1ed0e:	f7 2e       	mov	r15, r23
   1ed10:	08 2f       	mov	r16, r24
   1ed12:	19 2f       	mov	r17, r25
   1ed14:	a0 92 18 26 	sts	0x2618, r10	; 0x802618 <g_milliseconds_cnt64>
   1ed18:	b0 92 19 26 	sts	0x2619, r11	; 0x802619 <g_milliseconds_cnt64+0x1>
   1ed1c:	c0 92 1a 26 	sts	0x261A, r12	; 0x80261a <g_milliseconds_cnt64+0x2>
   1ed20:	d0 92 1b 26 	sts	0x261B, r13	; 0x80261b <g_milliseconds_cnt64+0x3>
   1ed24:	e0 92 1c 26 	sts	0x261C, r14	; 0x80261c <g_milliseconds_cnt64+0x4>
   1ed28:	f0 92 1d 26 	sts	0x261D, r15	; 0x80261d <g_milliseconds_cnt64+0x5>
   1ed2c:	00 93 1e 26 	sts	0x261E, r16	; 0x80261e <g_milliseconds_cnt64+0x6>
   1ed30:	10 93 1f 26 	sts	0x261F, r17	; 0x80261f <g_milliseconds_cnt64+0x7>
}
   1ed34:	00 00       	nop
   1ed36:	df 91       	pop	r29
   1ed38:	cf 91       	pop	r28
   1ed3a:	1f 91       	pop	r17
   1ed3c:	0f 91       	pop	r16
   1ed3e:	ff 90       	pop	r15
   1ed40:	ef 90       	pop	r14
   1ed42:	df 90       	pop	r13
   1ed44:	cf 90       	pop	r12
   1ed46:	bf 90       	pop	r11
   1ed48:	af 90       	pop	r10
   1ed4a:	08 95       	ret

0001ed4c <rtc_start>:

static void rtc_start(void)
{
   1ed4c:	cf 93       	push	r28
   1ed4e:	df 93       	push	r29
   1ed50:	cd b7       	in	r28, 0x3d	; 61
   1ed52:	de b7       	in	r29, 0x3e	; 62
	rtc_set_callback(isr_rtc_alarm);
   1ed54:	82 eb       	ldi	r24, 0xB2	; 178
   1ed56:	96 ef       	ldi	r25, 0xF6	; 246
   1ed58:	0e 94 ef 55 	call	0xabde	; 0xabde <rtc_set_callback>
}
   1ed5c:	00 00       	nop
   1ed5e:	df 91       	pop	r29
   1ed60:	cf 91       	pop	r28
   1ed62:	08 95       	ret

0001ed64 <isr_rtc_alarm>:

void isr_rtc_alarm(uint32_t rtc_time)
{	// Alarm call-back with the current time
   1ed64:	cf 93       	push	r28
   1ed66:	df 93       	push	r29
   1ed68:	00 d0       	rcall	.+0      	; 0x1ed6a <isr_rtc_alarm+0x6>
   1ed6a:	1f 92       	push	r1
   1ed6c:	cd b7       	in	r28, 0x3d	; 61
   1ed6e:	de b7       	in	r29, 0x3e	; 62
   1ed70:	69 83       	std	Y+1, r22	; 0x01
   1ed72:	7a 83       	std	Y+2, r23	; 0x02
   1ed74:	8b 83       	std	Y+3, r24	; 0x03
   1ed76:	9c 83       	std	Y+4, r25	; 0x04
	cpu_irq_enable();
   1ed78:	78 94       	sei
	sched_pop(rtc_time);
   1ed7a:	89 81       	ldd	r24, Y+1	; 0x01
   1ed7c:	9a 81       	ldd	r25, Y+2	; 0x02
   1ed7e:	ab 81       	ldd	r26, Y+3	; 0x03
   1ed80:	bc 81       	ldd	r27, Y+4	; 0x04
   1ed82:	bc 01       	movw	r22, r24
   1ed84:	cd 01       	movw	r24, r26
   1ed86:	2f da       	rcall	.-2978   	; 0x1e1e6 <sched_pop>
}
   1ed88:	00 00       	nop
   1ed8a:	24 96       	adiw	r28, 0x04	; 4
   1ed8c:	cd bf       	out	0x3d, r28	; 61
   1ed8e:	de bf       	out	0x3e, r29	; 62
   1ed90:	df 91       	pop	r29
   1ed92:	cf 91       	pop	r28
   1ed94:	08 95       	ret

0001ed96 <adc_init>:


static void adc_init(void)
{
   1ed96:	0f 93       	push	r16
   1ed98:	1f 93       	push	r17
   1ed9a:	cf 93       	push	r28
   1ed9c:	df 93       	push	r29
   1ed9e:	cd b7       	in	r28, 0x3d	; 61
   1eda0:	de b7       	in	r29, 0x3e	; 62
	/* Disable digital circuits of ADC pins */
	PORTA_PIN0CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   1eda2:	80 e1       	ldi	r24, 0x10	; 16
   1eda4:	96 e0       	ldi	r25, 0x06	; 6
   1eda6:	20 e1       	ldi	r18, 0x10	; 16
   1eda8:	36 e0       	ldi	r19, 0x06	; 6
   1edaa:	f9 01       	movw	r30, r18
   1edac:	20 81       	ld	r18, Z
   1edae:	27 60       	ori	r18, 0x07	; 7
   1edb0:	fc 01       	movw	r30, r24
   1edb2:	20 83       	st	Z, r18
	PORTA_PIN1CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   1edb4:	81 e1       	ldi	r24, 0x11	; 17
   1edb6:	96 e0       	ldi	r25, 0x06	; 6
   1edb8:	21 e1       	ldi	r18, 0x11	; 17
   1edba:	36 e0       	ldi	r19, 0x06	; 6
   1edbc:	f9 01       	movw	r30, r18
   1edbe:	20 81       	ld	r18, Z
   1edc0:	27 60       	ori	r18, 0x07	; 7
   1edc2:	fc 01       	movw	r30, r24
   1edc4:	20 83       	st	Z, r18
	PORTA_PIN2CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   1edc6:	82 e1       	ldi	r24, 0x12	; 18
   1edc8:	96 e0       	ldi	r25, 0x06	; 6
   1edca:	22 e1       	ldi	r18, 0x12	; 18
   1edcc:	36 e0       	ldi	r19, 0x06	; 6
   1edce:	f9 01       	movw	r30, r18
   1edd0:	20 81       	ld	r18, Z
   1edd2:	27 60       	ori	r18, 0x07	; 7
   1edd4:	fc 01       	movw	r30, r24
   1edd6:	20 83       	st	Z, r18
	PORTA_PIN3CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   1edd8:	83 e1       	ldi	r24, 0x13	; 19
   1edda:	96 e0       	ldi	r25, 0x06	; 6
   1eddc:	23 e1       	ldi	r18, 0x13	; 19
   1edde:	36 e0       	ldi	r19, 0x06	; 6
   1ede0:	f9 01       	movw	r30, r18
   1ede2:	20 81       	ld	r18, Z
   1ede4:	27 60       	ori	r18, 0x07	; 7
   1ede6:	fc 01       	movw	r30, r24
   1ede8:	20 83       	st	Z, r18
	PORTA_PIN4CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   1edea:	84 e1       	ldi	r24, 0x14	; 20
   1edec:	96 e0       	ldi	r25, 0x06	; 6
   1edee:	24 e1       	ldi	r18, 0x14	; 20
   1edf0:	36 e0       	ldi	r19, 0x06	; 6
   1edf2:	f9 01       	movw	r30, r18
   1edf4:	20 81       	ld	r18, Z
   1edf6:	27 60       	ori	r18, 0x07	; 7
   1edf8:	fc 01       	movw	r30, r24
   1edfa:	20 83       	st	Z, r18
	PORTA_PIN5CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   1edfc:	85 e1       	ldi	r24, 0x15	; 21
   1edfe:	96 e0       	ldi	r25, 0x06	; 6
   1ee00:	25 e1       	ldi	r18, 0x15	; 21
   1ee02:	36 e0       	ldi	r19, 0x06	; 6
   1ee04:	f9 01       	movw	r30, r18
   1ee06:	20 81       	ld	r18, Z
   1ee08:	27 60       	ori	r18, 0x07	; 7
   1ee0a:	fc 01       	movw	r30, r24
   1ee0c:	20 83       	st	Z, r18
	PORTB_PIN2CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   1ee0e:	82 e3       	ldi	r24, 0x32	; 50
   1ee10:	96 e0       	ldi	r25, 0x06	; 6
   1ee12:	22 e3       	ldi	r18, 0x32	; 50
   1ee14:	36 e0       	ldi	r19, 0x06	; 6
   1ee16:	f9 01       	movw	r30, r18
   1ee18:	20 81       	ld	r18, Z
   1ee1a:	27 60       	ori	r18, 0x07	; 7
   1ee1c:	fc 01       	movw	r30, r24
   1ee1e:	20 83       	st	Z, r18
	PORTB_PIN3CTRL |= PORT_ISC_INPUT_DISABLE_gc;
   1ee20:	83 e3       	ldi	r24, 0x33	; 51
   1ee22:	96 e0       	ldi	r25, 0x06	; 6
   1ee24:	23 e3       	ldi	r18, 0x33	; 51
   1ee26:	36 e0       	ldi	r19, 0x06	; 6
   1ee28:	f9 01       	movw	r30, r18
   1ee2a:	20 81       	ld	r18, Z
   1ee2c:	27 60       	ori	r18, 0x07	; 7
   1ee2e:	fc 01       	movw	r30, r24
   1ee30:	20 83       	st	Z, r18

	/* Prepare the structures */
	adc_read_configuration(&ADC_VCTCXO_5V0_VBAT,							&g_adc_a_conf);
   1ee32:	6d e5       	ldi	r22, 0x5D	; 93
   1ee34:	7a e2       	ldi	r23, 0x2A	; 42
   1ee36:	80 e0       	ldi	r24, 0x00	; 0
   1ee38:	92 e0       	ldi	r25, 0x02	; 2
   1ee3a:	0e 94 af a9 	call	0x1535e	; 0x1535e <adc_read_configuration>
	adcch_read_configuration(&ADC_VCTCXO_5V0_VBAT, ADC_VCTCXO_5V0_VBAT_CH,	&g_adcch_vctcxo_5v0_vbat_conf);
   1ee3e:	44 e6       	ldi	r20, 0x64	; 100
   1ee40:	5a e2       	ldi	r21, 0x2A	; 42
   1ee42:	61 e0       	ldi	r22, 0x01	; 1
   1ee44:	80 e0       	ldi	r24, 0x00	; 0
   1ee46:	92 e0       	ldi	r25, 0x02	; 2
   1ee48:	0e 94 74 aa 	call	0x154e8	; 0x154e8 <adcch_read_configuration>
	adcch_read_configuration(&ADC_IO_ADC4, ADC_IO_ADC4_CH,					&g_adcch_io_adc4_conf);
   1ee4c:	48 e6       	ldi	r20, 0x68	; 104
   1ee4e:	5a e2       	ldi	r21, 0x2A	; 42
   1ee50:	62 e0       	ldi	r22, 0x02	; 2
   1ee52:	80 e0       	ldi	r24, 0x00	; 0
   1ee54:	92 e0       	ldi	r25, 0x02	; 2
   1ee56:	0e 94 74 aa 	call	0x154e8	; 0x154e8 <adcch_read_configuration>
	adcch_read_configuration(&ADC_IO_ADC5, ADC_IO_ADC5_CH,					&g_adcch_io_adc5_conf);
   1ee5a:	4c e6       	ldi	r20, 0x6C	; 108
   1ee5c:	5a e2       	ldi	r21, 0x2A	; 42
   1ee5e:	64 e0       	ldi	r22, 0x04	; 4
   1ee60:	80 e0       	ldi	r24, 0x00	; 0
   1ee62:	92 e0       	ldi	r25, 0x02	; 2
   1ee64:	0e 94 74 aa 	call	0x154e8	; 0x154e8 <adcch_read_configuration>
	adcch_read_configuration(&ADC_SILENCE, ADC_SILENCE_CH,					&g_adcch_silence_conf);
   1ee68:	40 e7       	ldi	r20, 0x70	; 112
   1ee6a:	5a e2       	ldi	r21, 0x2A	; 42
   1ee6c:	68 e0       	ldi	r22, 0x08	; 8
   1ee6e:	80 e0       	ldi	r24, 0x00	; 0
   1ee70:	92 e0       	ldi	r25, 0x02	; 2
   1ee72:	0e 94 74 aa 	call	0x154e8	; 0x154e8 <adcch_read_configuration>
	adc_read_configuration(&ADC_TEMP,										&g_adc_b_conf);
   1ee76:	64 e7       	ldi	r22, 0x74	; 116
   1ee78:	7a e2       	ldi	r23, 0x2A	; 42
   1ee7a:	80 e4       	ldi	r24, 0x40	; 64
   1ee7c:	92 e0       	ldi	r25, 0x02	; 2
   1ee7e:	0e 94 af a9 	call	0x1535e	; 0x1535e <adc_read_configuration>
	adcch_read_configuration(&ADC_TEMP, ADC_TEMP_CH,						&g_adcch_temp_conf);
   1ee82:	4b e7       	ldi	r20, 0x7B	; 123
   1ee84:	5a e2       	ldi	r21, 0x2A	; 42
   1ee86:	61 e0       	ldi	r22, 0x01	; 1
   1ee88:	80 e4       	ldi	r24, 0x40	; 64
   1ee8a:	92 e0       	ldi	r25, 0x02	; 2
   1ee8c:	0e 94 74 aa 	call	0x154e8	; 0x154e8 <adcch_read_configuration>

	/* ADC-clock request */
	adc_set_clock_rate(&g_adc_a_conf, 1000000UL);												// External signals: 100kHz .. 2000kHz
   1ee90:	40 e4       	ldi	r20, 0x40	; 64
   1ee92:	52 e4       	ldi	r21, 0x42	; 66
   1ee94:	6f e0       	ldi	r22, 0x0F	; 15
   1ee96:	70 e0       	ldi	r23, 0x00	; 0
   1ee98:	8d e5       	ldi	r24, 0x5D	; 93
   1ee9a:	9a e2       	ldi	r25, 0x2A	; 42
   1ee9c:	0e 94 de ca 	call	0x195bc	; 0x195bc <adc_set_clock_rate>
	adc_set_clock_rate(&g_adc_b_conf,  115000UL);												// Internal signals: 100kHz ..  125kHz
   1eea0:	48 e3       	ldi	r20, 0x38	; 56
   1eea2:	51 ec       	ldi	r21, 0xC1	; 193
   1eea4:	61 e0       	ldi	r22, 0x01	; 1
   1eea6:	70 e0       	ldi	r23, 0x00	; 0
   1eea8:	84 e7       	ldi	r24, 0x74	; 116
   1eeaa:	9a e2       	ldi	r25, 0x2A	; 42
   1eeac:	0e 94 de ca 	call	0x195bc	; 0x195bc <adc_set_clock_rate>

	/* Enable internal ADC-B input for temperature measurement */
	adc_disable_internal_input(&g_adc_a_conf,		ADC_INT_TEMPSENSE				   );
   1eeb0:	61 e0       	ldi	r22, 0x01	; 1
   1eeb2:	8d e5       	ldi	r24, 0x5D	; 93
   1eeb4:	9a e2       	ldi	r25, 0x2A	; 42
   1eeb6:	0e 94 66 cc 	call	0x198cc	; 0x198cc <adc_disable_internal_input>
	adc_enable_internal_input (&g_adc_a_conf,							ADC_INT_BANDGAP);
   1eeba:	62 e0       	ldi	r22, 0x02	; 2
   1eebc:	8d e5       	ldi	r24, 0x5D	; 93
   1eebe:	9a e2       	ldi	r25, 0x2A	; 42
   1eec0:	0e 94 4c cc 	call	0x19898	; 0x19898 <adc_enable_internal_input>
	adc_enable_internal_input (&g_adc_b_conf,		ADC_INT_TEMPSENSE | ADC_INT_BANDGAP);
   1eec4:	63 e0       	ldi	r22, 0x03	; 3
   1eec6:	84 e7       	ldi	r24, 0x74	; 116
   1eec8:	9a e2       	ldi	r25, 0x2A	; 42
   1eeca:	0e 94 4c cc 	call	0x19898	; 0x19898 <adc_enable_internal_input>

	/* Current limitation */
	adc_set_current_limit(&g_adc_a_conf,			ADC_CURRENT_LIMIT_MED);
   1eece:	62 e0       	ldi	r22, 0x02	; 2
   1eed0:	8d e5       	ldi	r24, 0x5D	; 93
   1eed2:	9a e2       	ldi	r25, 0x2A	; 42
   1eed4:	0e 94 af cc 	call	0x1995e	; 0x1995e <adc_set_current_limit>
	adc_set_current_limit(&g_adc_b_conf,			ADC_CURRENT_LIMIT_HIGH);
   1eed8:	63 e0       	ldi	r22, 0x03	; 3
   1eeda:	84 e7       	ldi	r24, 0x74	; 116
   1eedc:	9a e2       	ldi	r25, 0x2A	; 42
   1eede:	0e 94 af cc 	call	0x1995e	; 0x1995e <adc_set_current_limit>

	/* ADC impedance */
	adc_set_gain_impedance_mode(&g_adc_a_conf,		ADC_GAIN_HIGHIMPEDANCE);
   1eee2:	60 e0       	ldi	r22, 0x00	; 0
   1eee4:	8d e5       	ldi	r24, 0x5D	; 93
   1eee6:	9a e2       	ldi	r25, 0x2A	; 42
   1eee8:	0e 94 82 cc 	call	0x19904	; 0x19904 <adc_set_gain_impedance_mode>
	adc_set_gain_impedance_mode(&g_adc_b_conf,		ADC_GAIN_HIGHIMPEDANCE);
   1eeec:	60 e0       	ldi	r22, 0x00	; 0
   1eeee:	84 e7       	ldi	r24, 0x74	; 116
   1eef0:	9a e2       	ldi	r25, 0x2A	; 42
   1eef2:	0e 94 82 cc 	call	0x19904	; 0x19904 <adc_set_gain_impedance_mode>

	/* PIN assignment */
	adcch_set_input(&g_adcch_vctcxo_5v0_vbat_conf,	ADCCH_POS_PIN1,			ADCCH_NEG_NONE, 1);
   1eef6:	21 e0       	ldi	r18, 0x01	; 1
   1eef8:	4a e0       	ldi	r20, 0x0A	; 10
   1eefa:	61 e0       	ldi	r22, 0x01	; 1
   1eefc:	84 e6       	ldi	r24, 0x64	; 100
   1eefe:	9a e2       	ldi	r25, 0x2A	; 42
   1ef00:	0e 94 49 cd 	call	0x19a92	; 0x19a92 <adcch_set_input>
	adcch_set_input(&g_adcch_io_adc4_conf,			ADCCH_POS_PIN4,			ADCCH_NEG_NONE, 1);
   1ef04:	21 e0       	ldi	r18, 0x01	; 1
   1ef06:	4a e0       	ldi	r20, 0x0A	; 10
   1ef08:	64 e0       	ldi	r22, 0x04	; 4
   1ef0a:	88 e6       	ldi	r24, 0x68	; 104
   1ef0c:	9a e2       	ldi	r25, 0x2A	; 42
   1ef0e:	0e 94 49 cd 	call	0x19a92	; 0x19a92 <adcch_set_input>
	adcch_set_input(&g_adcch_io_adc5_conf,			ADCCH_POS_PIN5,			ADCCH_NEG_NONE, 1);
   1ef12:	21 e0       	ldi	r18, 0x01	; 1
   1ef14:	4a e0       	ldi	r20, 0x0A	; 10
   1ef16:	65 e0       	ldi	r22, 0x05	; 5
   1ef18:	8c e6       	ldi	r24, 0x6C	; 108
   1ef1a:	9a e2       	ldi	r25, 0x2A	; 42
   1ef1c:	0e 94 49 cd 	call	0x19a92	; 0x19a92 <adcch_set_input>
	adcch_set_input(&g_adcch_silence_conf,			ADCCH_POS_BANDGAP,		ADCCH_NEG_NONE, 1);
   1ef20:	21 e0       	ldi	r18, 0x01	; 1
   1ef22:	4a e0       	ldi	r20, 0x0A	; 10
   1ef24:	61 e1       	ldi	r22, 0x11	; 17
   1ef26:	80 e7       	ldi	r24, 0x70	; 112
   1ef28:	9a e2       	ldi	r25, 0x2A	; 42
   1ef2a:	0e 94 49 cd 	call	0x19a92	; 0x19a92 <adcch_set_input>
	adcch_set_input(&g_adcch_temp_conf,				ADCCH_POS_TEMPSENSE,	ADCCH_NEG_NONE, 1);
   1ef2e:	21 e0       	ldi	r18, 0x01	; 1
   1ef30:	4a e0       	ldi	r20, 0x0A	; 10
   1ef32:	60 e1       	ldi	r22, 0x10	; 16
   1ef34:	8b e7       	ldi	r24, 0x7B	; 123
   1ef36:	9a e2       	ldi	r25, 0x2A	; 42
   1ef38:	0e 94 49 cd 	call	0x19a92	; 0x19a92 <adcch_set_input>

	/* Convertion and reference */
	adc_set_conversion_parameters(&g_adc_a_conf,	ADC_SIGN_OFF, ADC_RES_12, ADC_REF_AREFA);	// ADC-A: ADC0 (Pin 62 3V0 as reference pin)
   1ef3c:	20 e2       	ldi	r18, 0x20	; 32
   1ef3e:	40 e0       	ldi	r20, 0x00	; 0
   1ef40:	60 e0       	ldi	r22, 0x00	; 0
   1ef42:	8d e5       	ldi	r24, 0x5D	; 93
   1ef44:	9a e2       	ldi	r25, 0x2A	; 42
   1ef46:	0e 94 43 cb 	call	0x19686	; 0x19686 <adc_set_conversion_parameters>
	adc_set_conversion_parameters(&g_adc_b_conf,	ADC_SIGN_OFF, ADC_RES_12, ADC_REF_BANDGAP);	// ADC-B: bandgap diode (1V0)
   1ef4a:	20 e0       	ldi	r18, 0x00	; 0
   1ef4c:	40 e0       	ldi	r20, 0x00	; 0
   1ef4e:	60 e0       	ldi	r22, 0x00	; 0
   1ef50:	84 e7       	ldi	r24, 0x74	; 116
   1ef52:	9a e2       	ldi	r25, 0x2A	; 42
   1ef54:	0e 94 43 cb 	call	0x19686	; 0x19686 <adc_set_conversion_parameters>

	/* PIN scan on ADC-channel 0 */
	adcch_set_pin_scan(&g_adcch_vctcxo_5v0_vbat_conf, 0, 2);									// ADC-A: scan between ADC1 .. ADC3
   1ef58:	42 e0       	ldi	r20, 0x02	; 2
   1ef5a:	60 e0       	ldi	r22, 0x00	; 0
   1ef5c:	84 e6       	ldi	r24, 0x64	; 100
   1ef5e:	9a e2       	ldi	r25, 0x2A	; 42
   1ef60:	0e 94 f5 cd 	call	0x19bea	; 0x19bea <adcch_set_pin_scan>

	/* Trigger */
	adc_set_conversion_trigger(&g_adc_a_conf, ADC_TRIG_EVENT_SINGLE, 4, 1);
   1ef64:	21 e0       	ldi	r18, 0x01	; 1
   1ef66:	44 e0       	ldi	r20, 0x04	; 4
   1ef68:	62 e0       	ldi	r22, 0x02	; 2
   1ef6a:	8d e5       	ldi	r24, 0x5D	; 93
   1ef6c:	9a e2       	ldi	r25, 0x2A	; 42
   1ef6e:	0e 94 82 cb 	call	0x19704	; 0x19704 <adc_set_conversion_trigger>
	adc_set_conversion_trigger(&g_adc_b_conf, ADC_TRIG_EVENT_SINGLE, 1, 0);
   1ef72:	20 e0       	ldi	r18, 0x00	; 0
   1ef74:	41 e0       	ldi	r20, 0x01	; 1
   1ef76:	62 e0       	ldi	r22, 0x02	; 2
   1ef78:	84 e7       	ldi	r24, 0x74	; 116
   1ef7a:	9a e2       	ldi	r25, 0x2A	; 42
   1ef7c:	0e 94 82 cb 	call	0x19704	; 0x19704 <adc_set_conversion_trigger>

	/* Interrupt service routine */
	adc_set_callback(&ADCA, isr_adc_a);
   1ef80:	6e e5       	ldi	r22, 0x5E	; 94
   1ef82:	78 ef       	ldi	r23, 0xF8	; 248
   1ef84:	80 e0       	ldi	r24, 0x00	; 0
   1ef86:	92 e0       	ldi	r25, 0x02	; 2
   1ef88:	0e 94 42 a4 	call	0x14884	; 0x14884 <adc_set_callback>
	adc_set_callback(&ADCB, isr_adc_b);
   1ef8c:	6f e4       	ldi	r22, 0x4F	; 79
   1ef8e:	7a ef       	ldi	r23, 0xFA	; 250
   1ef90:	80 e4       	ldi	r24, 0x40	; 64
   1ef92:	92 e0       	ldi	r25, 0x02	; 2
   1ef94:	0e 94 42 a4 	call	0x14884	; 0x14884 <adc_set_callback>

	/* Interrupt type */
	adcch_set_interrupt_mode(&g_adcch_vctcxo_5v0_vbat_conf,	ADCCH_MODE_COMPLETE);
   1ef98:	60 e0       	ldi	r22, 0x00	; 0
   1ef9a:	84 e6       	ldi	r24, 0x64	; 100
   1ef9c:	9a e2       	ldi	r25, 0x2A	; 42
   1ef9e:	0e 94 17 ce 	call	0x19c2e	; 0x19c2e <adcch_set_interrupt_mode>
	adcch_set_interrupt_mode(&g_adcch_io_adc4_conf,			ADCCH_MODE_COMPLETE);
   1efa2:	60 e0       	ldi	r22, 0x00	; 0
   1efa4:	88 e6       	ldi	r24, 0x68	; 104
   1efa6:	9a e2       	ldi	r25, 0x2A	; 42
   1efa8:	0e 94 17 ce 	call	0x19c2e	; 0x19c2e <adcch_set_interrupt_mode>
	adcch_set_interrupt_mode(&g_adcch_io_adc5_conf,			ADCCH_MODE_COMPLETE);
   1efac:	60 e0       	ldi	r22, 0x00	; 0
   1efae:	8c e6       	ldi	r24, 0x6C	; 108
   1efb0:	9a e2       	ldi	r25, 0x2A	; 42
   1efb2:	0e 94 17 ce 	call	0x19c2e	; 0x19c2e <adcch_set_interrupt_mode>
	adcch_set_interrupt_mode(&g_adcch_silence_conf,			ADCCH_MODE_COMPLETE);
   1efb6:	60 e0       	ldi	r22, 0x00	; 0
   1efb8:	80 e7       	ldi	r24, 0x70	; 112
   1efba:	9a e2       	ldi	r25, 0x2A	; 42
   1efbc:	0e 94 17 ce 	call	0x19c2e	; 0x19c2e <adcch_set_interrupt_mode>
	adcch_set_interrupt_mode(&g_adcch_temp_conf,			ADCCH_MODE_COMPLETE);
   1efc0:	60 e0       	ldi	r22, 0x00	; 0
   1efc2:	8b e7       	ldi	r24, 0x7B	; 123
   1efc4:	9a e2       	ldi	r25, 0x2A	; 42
   1efc6:	0e 94 17 ce 	call	0x19c2e	; 0x19c2e <adcch_set_interrupt_mode>

	/* Interrupt enable */
	adcch_enable_interrupt(&g_adcch_vctcxo_5v0_vbat_conf);
   1efca:	84 e6       	ldi	r24, 0x64	; 100
   1efcc:	9a e2       	ldi	r25, 0x2A	; 42
   1efce:	0e 94 3b ce 	call	0x19c76	; 0x19c76 <adcch_enable_interrupt>
	adcch_enable_interrupt(&g_adcch_io_adc4_conf);
   1efd2:	88 e6       	ldi	r24, 0x68	; 104
   1efd4:	9a e2       	ldi	r25, 0x2A	; 42
   1efd6:	0e 94 3b ce 	call	0x19c76	; 0x19c76 <adcch_enable_interrupt>
	adcch_enable_interrupt(&g_adcch_io_adc5_conf);
   1efda:	8c e6       	ldi	r24, 0x6C	; 108
   1efdc:	9a e2       	ldi	r25, 0x2A	; 42
   1efde:	0e 94 3b ce 	call	0x19c76	; 0x19c76 <adcch_enable_interrupt>
	adcch_enable_interrupt(&g_adcch_silence_conf);
   1efe2:	80 e7       	ldi	r24, 0x70	; 112
   1efe4:	9a e2       	ldi	r25, 0x2A	; 42
   1efe6:	0e 94 3b ce 	call	0x19c76	; 0x19c76 <adcch_enable_interrupt>
	adcch_enable_interrupt(&g_adcch_temp_conf);
   1efea:	8b e7       	ldi	r24, 0x7B	; 123
   1efec:	9a e2       	ldi	r25, 0x2A	; 42
   1efee:	0e 94 3b ce 	call	0x19c76	; 0x19c76 <adcch_enable_interrupt>

	/* Execute the new settings */
	adc_write_configuration(&ADCA,											&g_adc_a_conf);
   1eff2:	6d e5       	ldi	r22, 0x5D	; 93
   1eff4:	7a e2       	ldi	r23, 0x2A	; 42
   1eff6:	80 e0       	ldi	r24, 0x00	; 0
   1eff8:	92 e0       	ldi	r25, 0x02	; 2
   1effa:	0e 94 37 a9 	call	0x1526e	; 0x1526e <adc_write_configuration>
	adcch_write_configuration(&ADC_VCTCXO_5V0_VBAT,	ADC_VCTCXO_5V0_VBAT_CH,	&g_adcch_vctcxo_5v0_vbat_conf);
   1effe:	44 e6       	ldi	r20, 0x64	; 100
   1f000:	5a e2       	ldi	r21, 0x2A	; 42
   1f002:	61 e0       	ldi	r22, 0x01	; 1
   1f004:	80 e0       	ldi	r24, 0x00	; 0
   1f006:	92 e0       	ldi	r25, 0x02	; 2
   1f008:	0e 94 ff a9 	call	0x153fe	; 0x153fe <adcch_write_configuration>
	adcch_write_configuration(&ADC_IO_ADC4,			ADC_IO_ADC4_CH,			&g_adcch_io_adc4_conf);
   1f00c:	48 e6       	ldi	r20, 0x68	; 104
   1f00e:	5a e2       	ldi	r21, 0x2A	; 42
   1f010:	62 e0       	ldi	r22, 0x02	; 2
   1f012:	80 e0       	ldi	r24, 0x00	; 0
   1f014:	92 e0       	ldi	r25, 0x02	; 2
   1f016:	0e 94 ff a9 	call	0x153fe	; 0x153fe <adcch_write_configuration>
	adcch_write_configuration(&ADC_IO_ADC5,			ADC_IO_ADC5_CH,			&g_adcch_io_adc5_conf);
   1f01a:	4c e6       	ldi	r20, 0x6C	; 108
   1f01c:	5a e2       	ldi	r21, 0x2A	; 42
   1f01e:	64 e0       	ldi	r22, 0x04	; 4
   1f020:	80 e0       	ldi	r24, 0x00	; 0
   1f022:	92 e0       	ldi	r25, 0x02	; 2
   1f024:	0e 94 ff a9 	call	0x153fe	; 0x153fe <adcch_write_configuration>
	adcch_write_configuration(&ADC_SILENCE,			ADC_SILENCE_CH,			&g_adcch_silence_conf);
   1f028:	40 e7       	ldi	r20, 0x70	; 112
   1f02a:	5a e2       	ldi	r21, 0x2A	; 42
   1f02c:	68 e0       	ldi	r22, 0x08	; 8
   1f02e:	80 e0       	ldi	r24, 0x00	; 0
   1f030:	92 e0       	ldi	r25, 0x02	; 2
   1f032:	0e 94 ff a9 	call	0x153fe	; 0x153fe <adcch_write_configuration>
	adc_write_configuration(&ADCB,											&g_adc_b_conf);
   1f036:	64 e7       	ldi	r22, 0x74	; 116
   1f038:	7a e2       	ldi	r23, 0x2A	; 42
   1f03a:	80 e4       	ldi	r24, 0x40	; 64
   1f03c:	92 e0       	ldi	r25, 0x02	; 2
   1f03e:	0e 94 37 a9 	call	0x1526e	; 0x1526e <adc_write_configuration>
	adcch_write_configuration(&ADC_TEMP,			ADC_TEMP_CH,			&g_adcch_temp_conf);
   1f042:	4b e7       	ldi	r20, 0x7B	; 123
   1f044:	5a e2       	ldi	r21, 0x2A	; 42
   1f046:	61 e0       	ldi	r22, 0x01	; 1
   1f048:	80 e4       	ldi	r24, 0x40	; 64
   1f04a:	92 e0       	ldi	r25, 0x02	; 2
   1f04c:	0e 94 ff a9 	call	0x153fe	; 0x153fe <adcch_write_configuration>

	/* Get production signature for calibration */
	ADCA_CAL = adc_get_calibration_data(ADC_CAL_ADCA);
   1f050:	0c e0       	ldi	r16, 0x0C	; 12
   1f052:	12 e0       	ldi	r17, 0x02	; 2
   1f054:	80 e0       	ldi	r24, 0x00	; 0
   1f056:	0e 94 7d ca 	call	0x194fa	; 0x194fa <adc_get_calibration_data>
   1f05a:	f8 01       	movw	r30, r16
   1f05c:	80 83       	st	Z, r24
   1f05e:	91 83       	std	Z+1, r25	; 0x01
	ADCB_CAL = adc_get_calibration_data(ADC_CAL_ADCB);
   1f060:	0c e4       	ldi	r16, 0x4C	; 76
   1f062:	12 e0       	ldi	r17, 0x02	; 2
   1f064:	81 e0       	ldi	r24, 0x01	; 1
   1f066:	0e 94 7d ca 	call	0x194fa	; 0x194fa <adc_get_calibration_data>
   1f06a:	f8 01       	movw	r30, r16
   1f06c:	80 83       	st	Z, r24
   1f06e:	91 83       	std	Z+1, r25	; 0x01
}
   1f070:	00 00       	nop
   1f072:	df 91       	pop	r29
   1f074:	cf 91       	pop	r28
   1f076:	1f 91       	pop	r17
   1f078:	0f 91       	pop	r16
   1f07a:	08 95       	ret

0001f07c <adc_start>:

static void adc_start(void)
{
   1f07c:	cf 93       	push	r28
   1f07e:	df 93       	push	r29
   1f080:	cd b7       	in	r28, 0x3d	; 61
   1f082:	de b7       	in	r29, 0x3e	; 62
	adc_enable(&ADCA);
   1f084:	80 e0       	ldi	r24, 0x00	; 0
   1f086:	92 e0       	ldi	r25, 0x02	; 2
   1f088:	0e 94 d3 a4 	call	0x149a6	; 0x149a6 <adc_enable>
	adc_enable(&ADCB);
   1f08c:	80 e4       	ldi	r24, 0x40	; 64
   1f08e:	92 e0       	ldi	r25, 0x02	; 2
   1f090:	0e 94 d3 a4 	call	0x149a6	; 0x149a6 <adc_enable>
}
   1f094:	00 00       	nop
   1f096:	df 91       	pop	r29
   1f098:	cf 91       	pop	r28
   1f09a:	08 95       	ret

0001f09c <adc_stop>:

static void adc_stop(void)
{
   1f09c:	cf 93       	push	r28
   1f09e:	df 93       	push	r29
   1f0a0:	cd b7       	in	r28, 0x3d	; 61
   1f0a2:	de b7       	in	r29, 0x3e	; 62
	adc_disable(&ADCA);
   1f0a4:	80 e0       	ldi	r24, 0x00	; 0
   1f0a6:	92 e0       	ldi	r25, 0x02	; 2
   1f0a8:	0e 94 f4 a4 	call	0x149e8	; 0x149e8 <adc_disable>
	adc_disable(&ADCB);
   1f0ac:	80 e4       	ldi	r24, 0x40	; 64
   1f0ae:	92 e0       	ldi	r25, 0x02	; 2
   1f0b0:	0e 94 f4 a4 	call	0x149e8	; 0x149e8 <adc_disable>
}
   1f0b4:	00 00       	nop
   1f0b6:	df 91       	pop	r29
   1f0b8:	cf 91       	pop	r28
   1f0ba:	08 95       	ret

0001f0bc <isr_adc_a>:

void isr_adc_a(ADC_t* adc, uint8_t ch_mask, adc_result_t res)
{
   1f0bc:	cf 93       	push	r28
   1f0be:	df 93       	push	r29
   1f0c0:	cd b7       	in	r28, 0x3d	; 61
   1f0c2:	de b7       	in	r29, 0x3e	; 62
   1f0c4:	28 97       	sbiw	r28, 0x08	; 8
   1f0c6:	cd bf       	out	0x3d, r28	; 61
   1f0c8:	de bf       	out	0x3e, r29	; 62
   1f0ca:	8c 83       	std	Y+4, r24	; 0x04
   1f0cc:	9d 83       	std	Y+5, r25	; 0x05
   1f0ce:	6e 83       	std	Y+6, r22	; 0x06
   1f0d0:	4f 83       	std	Y+7, r20	; 0x07
   1f0d2:	58 87       	std	Y+8, r21	; 0x08
	uint8_t scan_ofs_next = (ADCA_CH0_SCAN >> 4);
   1f0d4:	86 e2       	ldi	r24, 0x26	; 38
   1f0d6:	92 e0       	ldi	r25, 0x02	; 2
   1f0d8:	fc 01       	movw	r30, r24
   1f0da:	80 81       	ld	r24, Z
   1f0dc:	82 95       	swap	r24
   1f0de:	8f 70       	andi	r24, 0x0F	; 15
   1f0e0:	89 83       	std	Y+1, r24	; 0x01
	int16_t val = res - C_ADC_0V0_DELTA;
   1f0e2:	8f 81       	ldd	r24, Y+7	; 0x07
   1f0e4:	98 85       	ldd	r25, Y+8	; 0x08
   1f0e6:	8e 5b       	subi	r24, 0xBE	; 190
   1f0e8:	91 09       	sbc	r25, r1
   1f0ea:	8a 83       	std	Y+2, r24	; 0x02
   1f0ec:	9b 83       	std	Y+3, r25	; 0x03

	if ((ch_mask & ADC_VCTCXO_5V0_VBAT_CH)) {
   1f0ee:	8e 81       	ldd	r24, Y+6	; 0x06
   1f0f0:	88 2f       	mov	r24, r24
   1f0f2:	90 e0       	ldi	r25, 0x00	; 0
   1f0f4:	81 70       	andi	r24, 0x01	; 1
   1f0f6:	99 27       	eor	r25, r25
   1f0f8:	89 2b       	or	r24, r25
   1f0fa:	09 f4       	brne	.+2      	; 0x1f0fe <isr_adc_a+0x42>
   1f0fc:	de c0       	rjmp	.+444    	; 0x1f2ba <isr_adc_a+0x1fe>
		switch (scan_ofs_next) {
   1f0fe:	89 81       	ldd	r24, Y+1	; 0x01
   1f100:	88 2f       	mov	r24, r24
   1f102:	90 e0       	ldi	r25, 0x00	; 0
   1f104:	81 30       	cpi	r24, 0x01	; 1
   1f106:	91 05       	cpc	r25, r1
   1f108:	41 f0       	breq	.+16     	; 0x1f11a <isr_adc_a+0x5e>
   1f10a:	82 30       	cpi	r24, 0x02	; 2
   1f10c:	91 05       	cpc	r25, r1
   1f10e:	09 f4       	brne	.+2      	; 0x1f112 <isr_adc_a+0x56>
   1f110:	49 c0       	rjmp	.+146    	; 0x1f1a4 <isr_adc_a+0xe8>
   1f112:	89 2b       	or	r24, r25
   1f114:	09 f4       	brne	.+2      	; 0x1f118 <isr_adc_a+0x5c>
   1f116:	8b c0       	rjmp	.+278    	; 0x1f22e <isr_adc_a+0x172>
		if (++g_adc_silence_cnt >= C_ADC_SUM_CNT) {
			g_adc_silence_cur = g_adc_silence_sum;
			g_adc_silence_sum = g_adc_silence_cnt = 0;
		}
	}
}
   1f118:	bb c1       	rjmp	.+886    	; 0x1f490 <isr_adc_a+0x3d4>
	int16_t val = res - C_ADC_0V0_DELTA;

	if ((ch_mask & ADC_VCTCXO_5V0_VBAT_CH)) {
		switch (scan_ofs_next) {
			case ADC_CH0_SCAN_5V0:
				g_adc_vctcxo_sum += val;
   1f11a:	8a 81       	ldd	r24, Y+2	; 0x02
   1f11c:	9b 81       	ldd	r25, Y+3	; 0x03
   1f11e:	9c 01       	movw	r18, r24
   1f120:	99 0f       	add	r25, r25
   1f122:	44 0b       	sbc	r20, r20
   1f124:	55 0b       	sbc	r21, r21
   1f126:	80 91 83 2a 	lds	r24, 0x2A83	; 0x802a83 <g_adc_vctcxo_sum>
   1f12a:	90 91 84 2a 	lds	r25, 0x2A84	; 0x802a84 <g_adc_vctcxo_sum+0x1>
   1f12e:	a0 91 85 2a 	lds	r26, 0x2A85	; 0x802a85 <g_adc_vctcxo_sum+0x2>
   1f132:	b0 91 86 2a 	lds	r27, 0x2A86	; 0x802a86 <g_adc_vctcxo_sum+0x3>
   1f136:	82 0f       	add	r24, r18
   1f138:	93 1f       	adc	r25, r19
   1f13a:	a4 1f       	adc	r26, r20
   1f13c:	b5 1f       	adc	r27, r21
   1f13e:	80 93 83 2a 	sts	0x2A83, r24	; 0x802a83 <g_adc_vctcxo_sum>
   1f142:	90 93 84 2a 	sts	0x2A84, r25	; 0x802a84 <g_adc_vctcxo_sum+0x1>
   1f146:	a0 93 85 2a 	sts	0x2A85, r26	; 0x802a85 <g_adc_vctcxo_sum+0x2>
   1f14a:	b0 93 86 2a 	sts	0x2A86, r27	; 0x802a86 <g_adc_vctcxo_sum+0x3>
				if (++g_adc_vctcxo_cnt >= C_ADC_SUM_CNT) {
   1f14e:	80 91 87 2a 	lds	r24, 0x2A87	; 0x802a87 <g_adc_vctcxo_cnt>
   1f152:	90 91 88 2a 	lds	r25, 0x2A88	; 0x802a88 <g_adc_vctcxo_cnt+0x1>
   1f156:	01 96       	adiw	r24, 0x01	; 1
   1f158:	80 93 87 2a 	sts	0x2A87, r24	; 0x802a87 <g_adc_vctcxo_cnt>
   1f15c:	90 93 88 2a 	sts	0x2A88, r25	; 0x802a88 <g_adc_vctcxo_cnt+0x1>
   1f160:	8f 3f       	cpi	r24, 0xFF	; 255
   1f162:	91 05       	cpc	r25, r1
   1f164:	09 f0       	breq	.+2      	; 0x1f168 <isr_adc_a+0xac>
   1f166:	08 f4       	brcc	.+2      	; 0x1f16a <isr_adc_a+0xae>
   1f168:	8e c1       	rjmp	.+796    	; 0x1f486 <isr_adc_a+0x3ca>
					g_adc_vctcxo_cur = g_adc_vctcxo_sum;
   1f16a:	80 91 83 2a 	lds	r24, 0x2A83	; 0x802a83 <g_adc_vctcxo_sum>
   1f16e:	90 91 84 2a 	lds	r25, 0x2A84	; 0x802a84 <g_adc_vctcxo_sum+0x1>
   1f172:	a0 91 85 2a 	lds	r26, 0x2A85	; 0x802a85 <g_adc_vctcxo_sum+0x2>
   1f176:	b0 91 86 2a 	lds	r27, 0x2A86	; 0x802a86 <g_adc_vctcxo_sum+0x3>
   1f17a:	80 93 7f 2a 	sts	0x2A7F, r24	; 0x802a7f <g_adc_vctcxo_cur>
   1f17e:	90 93 80 2a 	sts	0x2A80, r25	; 0x802a80 <g_adc_vctcxo_cur+0x1>
   1f182:	a0 93 81 2a 	sts	0x2A81, r26	; 0x802a81 <g_adc_vctcxo_cur+0x2>
   1f186:	b0 93 82 2a 	sts	0x2A82, r27	; 0x802a82 <g_adc_vctcxo_cur+0x3>
					g_adc_vctcxo_sum = g_adc_vctcxo_cnt = 0;
   1f18a:	10 92 87 2a 	sts	0x2A87, r1	; 0x802a87 <g_adc_vctcxo_cnt>
   1f18e:	10 92 88 2a 	sts	0x2A88, r1	; 0x802a88 <g_adc_vctcxo_cnt+0x1>
   1f192:	10 92 83 2a 	sts	0x2A83, r1	; 0x802a83 <g_adc_vctcxo_sum>
   1f196:	10 92 84 2a 	sts	0x2A84, r1	; 0x802a84 <g_adc_vctcxo_sum+0x1>
   1f19a:	10 92 85 2a 	sts	0x2A85, r1	; 0x802a85 <g_adc_vctcxo_sum+0x2>
   1f19e:	10 92 86 2a 	sts	0x2A86, r1	; 0x802a86 <g_adc_vctcxo_sum+0x3>
				}
			break;
   1f1a2:	71 c1       	rjmp	.+738    	; 0x1f486 <isr_adc_a+0x3ca>

			case ADC_CH0_SCAN_VBAT:
				g_adc_5v0_sum += val;
   1f1a4:	8a 81       	ldd	r24, Y+2	; 0x02
   1f1a6:	9b 81       	ldd	r25, Y+3	; 0x03
   1f1a8:	9c 01       	movw	r18, r24
   1f1aa:	99 0f       	add	r25, r25
   1f1ac:	44 0b       	sbc	r20, r20
   1f1ae:	55 0b       	sbc	r21, r21
   1f1b0:	80 91 8d 2a 	lds	r24, 0x2A8D	; 0x802a8d <g_adc_5v0_sum>
   1f1b4:	90 91 8e 2a 	lds	r25, 0x2A8E	; 0x802a8e <g_adc_5v0_sum+0x1>
   1f1b8:	a0 91 8f 2a 	lds	r26, 0x2A8F	; 0x802a8f <g_adc_5v0_sum+0x2>
   1f1bc:	b0 91 90 2a 	lds	r27, 0x2A90	; 0x802a90 <g_adc_5v0_sum+0x3>
   1f1c0:	82 0f       	add	r24, r18
   1f1c2:	93 1f       	adc	r25, r19
   1f1c4:	a4 1f       	adc	r26, r20
   1f1c6:	b5 1f       	adc	r27, r21
   1f1c8:	80 93 8d 2a 	sts	0x2A8D, r24	; 0x802a8d <g_adc_5v0_sum>
   1f1cc:	90 93 8e 2a 	sts	0x2A8E, r25	; 0x802a8e <g_adc_5v0_sum+0x1>
   1f1d0:	a0 93 8f 2a 	sts	0x2A8F, r26	; 0x802a8f <g_adc_5v0_sum+0x2>
   1f1d4:	b0 93 90 2a 	sts	0x2A90, r27	; 0x802a90 <g_adc_5v0_sum+0x3>
				if (++g_adc_5v0_cnt >= C_ADC_SUM_CNT) {
   1f1d8:	80 91 91 2a 	lds	r24, 0x2A91	; 0x802a91 <g_adc_5v0_cnt>
   1f1dc:	90 91 92 2a 	lds	r25, 0x2A92	; 0x802a92 <g_adc_5v0_cnt+0x1>
   1f1e0:	01 96       	adiw	r24, 0x01	; 1
   1f1e2:	80 93 91 2a 	sts	0x2A91, r24	; 0x802a91 <g_adc_5v0_cnt>
   1f1e6:	90 93 92 2a 	sts	0x2A92, r25	; 0x802a92 <g_adc_5v0_cnt+0x1>
   1f1ea:	8f 3f       	cpi	r24, 0xFF	; 255
   1f1ec:	91 05       	cpc	r25, r1
   1f1ee:	09 f0       	breq	.+2      	; 0x1f1f2 <isr_adc_a+0x136>
   1f1f0:	08 f4       	brcc	.+2      	; 0x1f1f4 <isr_adc_a+0x138>
   1f1f2:	4b c1       	rjmp	.+662    	; 0x1f48a <isr_adc_a+0x3ce>
					g_adc_5v0_cur = g_adc_5v0_sum;
   1f1f4:	80 91 8d 2a 	lds	r24, 0x2A8D	; 0x802a8d <g_adc_5v0_sum>
   1f1f8:	90 91 8e 2a 	lds	r25, 0x2A8E	; 0x802a8e <g_adc_5v0_sum+0x1>
   1f1fc:	a0 91 8f 2a 	lds	r26, 0x2A8F	; 0x802a8f <g_adc_5v0_sum+0x2>
   1f200:	b0 91 90 2a 	lds	r27, 0x2A90	; 0x802a90 <g_adc_5v0_sum+0x3>
   1f204:	80 93 89 2a 	sts	0x2A89, r24	; 0x802a89 <g_adc_5v0_cur>
   1f208:	90 93 8a 2a 	sts	0x2A8A, r25	; 0x802a8a <g_adc_5v0_cur+0x1>
   1f20c:	a0 93 8b 2a 	sts	0x2A8B, r26	; 0x802a8b <g_adc_5v0_cur+0x2>
   1f210:	b0 93 8c 2a 	sts	0x2A8C, r27	; 0x802a8c <g_adc_5v0_cur+0x3>
					g_adc_5v0_sum = g_adc_5v0_cnt = 0;
   1f214:	10 92 91 2a 	sts	0x2A91, r1	; 0x802a91 <g_adc_5v0_cnt>
   1f218:	10 92 92 2a 	sts	0x2A92, r1	; 0x802a92 <g_adc_5v0_cnt+0x1>
   1f21c:	10 92 8d 2a 	sts	0x2A8D, r1	; 0x802a8d <g_adc_5v0_sum>
   1f220:	10 92 8e 2a 	sts	0x2A8E, r1	; 0x802a8e <g_adc_5v0_sum+0x1>
   1f224:	10 92 8f 2a 	sts	0x2A8F, r1	; 0x802a8f <g_adc_5v0_sum+0x2>
   1f228:	10 92 90 2a 	sts	0x2A90, r1	; 0x802a90 <g_adc_5v0_sum+0x3>
				}
			break;
   1f22c:	2e c1       	rjmp	.+604    	; 0x1f48a <isr_adc_a+0x3ce>

			case ADC_CH0_SCAN_VCTCXO:
				g_adc_vbat_sum += val;
   1f22e:	8a 81       	ldd	r24, Y+2	; 0x02
   1f230:	9b 81       	ldd	r25, Y+3	; 0x03
   1f232:	9c 01       	movw	r18, r24
   1f234:	99 0f       	add	r25, r25
   1f236:	44 0b       	sbc	r20, r20
   1f238:	55 0b       	sbc	r21, r21
   1f23a:	80 91 97 2a 	lds	r24, 0x2A97	; 0x802a97 <g_adc_vbat_sum>
   1f23e:	90 91 98 2a 	lds	r25, 0x2A98	; 0x802a98 <g_adc_vbat_sum+0x1>
   1f242:	a0 91 99 2a 	lds	r26, 0x2A99	; 0x802a99 <g_adc_vbat_sum+0x2>
   1f246:	b0 91 9a 2a 	lds	r27, 0x2A9A	; 0x802a9a <g_adc_vbat_sum+0x3>
   1f24a:	82 0f       	add	r24, r18
   1f24c:	93 1f       	adc	r25, r19
   1f24e:	a4 1f       	adc	r26, r20
   1f250:	b5 1f       	adc	r27, r21
   1f252:	80 93 97 2a 	sts	0x2A97, r24	; 0x802a97 <g_adc_vbat_sum>
   1f256:	90 93 98 2a 	sts	0x2A98, r25	; 0x802a98 <g_adc_vbat_sum+0x1>
   1f25a:	a0 93 99 2a 	sts	0x2A99, r26	; 0x802a99 <g_adc_vbat_sum+0x2>
   1f25e:	b0 93 9a 2a 	sts	0x2A9A, r27	; 0x802a9a <g_adc_vbat_sum+0x3>
				if (++g_adc_vbat_cnt >= C_ADC_SUM_CNT) {
   1f262:	80 91 9b 2a 	lds	r24, 0x2A9B	; 0x802a9b <g_adc_vbat_cnt>
   1f266:	90 91 9c 2a 	lds	r25, 0x2A9C	; 0x802a9c <g_adc_vbat_cnt+0x1>
   1f26a:	01 96       	adiw	r24, 0x01	; 1
   1f26c:	80 93 9b 2a 	sts	0x2A9B, r24	; 0x802a9b <g_adc_vbat_cnt>
   1f270:	90 93 9c 2a 	sts	0x2A9C, r25	; 0x802a9c <g_adc_vbat_cnt+0x1>
   1f274:	8f 3f       	cpi	r24, 0xFF	; 255
   1f276:	91 05       	cpc	r25, r1
   1f278:	09 f0       	breq	.+2      	; 0x1f27c <isr_adc_a+0x1c0>
   1f27a:	08 f4       	brcc	.+2      	; 0x1f27e <isr_adc_a+0x1c2>
   1f27c:	08 c1       	rjmp	.+528    	; 0x1f48e <isr_adc_a+0x3d2>
					g_adc_vbat_cur = g_adc_vbat_sum;
   1f27e:	80 91 97 2a 	lds	r24, 0x2A97	; 0x802a97 <g_adc_vbat_sum>
   1f282:	90 91 98 2a 	lds	r25, 0x2A98	; 0x802a98 <g_adc_vbat_sum+0x1>
   1f286:	a0 91 99 2a 	lds	r26, 0x2A99	; 0x802a99 <g_adc_vbat_sum+0x2>
   1f28a:	b0 91 9a 2a 	lds	r27, 0x2A9A	; 0x802a9a <g_adc_vbat_sum+0x3>
   1f28e:	80 93 93 2a 	sts	0x2A93, r24	; 0x802a93 <g_adc_vbat_cur>
   1f292:	90 93 94 2a 	sts	0x2A94, r25	; 0x802a94 <g_adc_vbat_cur+0x1>
   1f296:	a0 93 95 2a 	sts	0x2A95, r26	; 0x802a95 <g_adc_vbat_cur+0x2>
   1f29a:	b0 93 96 2a 	sts	0x2A96, r27	; 0x802a96 <g_adc_vbat_cur+0x3>
					g_adc_vbat_sum = g_adc_vbat_cnt = 0;
   1f29e:	10 92 9b 2a 	sts	0x2A9B, r1	; 0x802a9b <g_adc_vbat_cnt>
   1f2a2:	10 92 9c 2a 	sts	0x2A9C, r1	; 0x802a9c <g_adc_vbat_cnt+0x1>
   1f2a6:	10 92 97 2a 	sts	0x2A97, r1	; 0x802a97 <g_adc_vbat_sum>
   1f2aa:	10 92 98 2a 	sts	0x2A98, r1	; 0x802a98 <g_adc_vbat_sum+0x1>
   1f2ae:	10 92 99 2a 	sts	0x2A99, r1	; 0x802a99 <g_adc_vbat_sum+0x2>
   1f2b2:	10 92 9a 2a 	sts	0x2A9A, r1	; 0x802a9a <g_adc_vbat_sum+0x3>
				}
			break;
   1f2b6:	00 00       	nop
   1f2b8:	ea c0       	rjmp	.+468    	; 0x1f48e <isr_adc_a+0x3d2>
		}

	} else if (ch_mask & ADC_IO_ADC4_CH) {
   1f2ba:	8e 81       	ldd	r24, Y+6	; 0x06
   1f2bc:	88 2f       	mov	r24, r24
   1f2be:	90 e0       	ldi	r25, 0x00	; 0
   1f2c0:	82 70       	andi	r24, 0x02	; 2
   1f2c2:	99 27       	eor	r25, r25
   1f2c4:	89 2b       	or	r24, r25
   1f2c6:	09 f4       	brne	.+2      	; 0x1f2ca <isr_adc_a+0x20e>
   1f2c8:	45 c0       	rjmp	.+138    	; 0x1f354 <isr_adc_a+0x298>
		g_adc_io_adc4_sum += val;
   1f2ca:	8a 81       	ldd	r24, Y+2	; 0x02
   1f2cc:	9b 81       	ldd	r25, Y+3	; 0x03
   1f2ce:	9c 01       	movw	r18, r24
   1f2d0:	99 0f       	add	r25, r25
   1f2d2:	44 0b       	sbc	r20, r20
   1f2d4:	55 0b       	sbc	r21, r21
   1f2d6:	80 91 a1 2a 	lds	r24, 0x2AA1	; 0x802aa1 <g_adc_io_adc4_sum>
   1f2da:	90 91 a2 2a 	lds	r25, 0x2AA2	; 0x802aa2 <g_adc_io_adc4_sum+0x1>
   1f2de:	a0 91 a3 2a 	lds	r26, 0x2AA3	; 0x802aa3 <g_adc_io_adc4_sum+0x2>
   1f2e2:	b0 91 a4 2a 	lds	r27, 0x2AA4	; 0x802aa4 <g_adc_io_adc4_sum+0x3>
   1f2e6:	82 0f       	add	r24, r18
   1f2e8:	93 1f       	adc	r25, r19
   1f2ea:	a4 1f       	adc	r26, r20
   1f2ec:	b5 1f       	adc	r27, r21
   1f2ee:	80 93 a1 2a 	sts	0x2AA1, r24	; 0x802aa1 <g_adc_io_adc4_sum>
   1f2f2:	90 93 a2 2a 	sts	0x2AA2, r25	; 0x802aa2 <g_adc_io_adc4_sum+0x1>
   1f2f6:	a0 93 a3 2a 	sts	0x2AA3, r26	; 0x802aa3 <g_adc_io_adc4_sum+0x2>
   1f2fa:	b0 93 a4 2a 	sts	0x2AA4, r27	; 0x802aa4 <g_adc_io_adc4_sum+0x3>
		if (++g_adc_io_adc4_cnt >= C_ADC_SUM_CNT) {
   1f2fe:	80 91 a5 2a 	lds	r24, 0x2AA5	; 0x802aa5 <g_adc_io_adc4_cnt>
   1f302:	90 91 a6 2a 	lds	r25, 0x2AA6	; 0x802aa6 <g_adc_io_adc4_cnt+0x1>
   1f306:	01 96       	adiw	r24, 0x01	; 1
   1f308:	80 93 a5 2a 	sts	0x2AA5, r24	; 0x802aa5 <g_adc_io_adc4_cnt>
   1f30c:	90 93 a6 2a 	sts	0x2AA6, r25	; 0x802aa6 <g_adc_io_adc4_cnt+0x1>
   1f310:	8f 3f       	cpi	r24, 0xFF	; 255
   1f312:	91 05       	cpc	r25, r1
   1f314:	09 f0       	breq	.+2      	; 0x1f318 <isr_adc_a+0x25c>
   1f316:	08 f4       	brcc	.+2      	; 0x1f31a <isr_adc_a+0x25e>
   1f318:	bb c0       	rjmp	.+374    	; 0x1f490 <isr_adc_a+0x3d4>
			g_adc_io_adc4_cur = g_adc_io_adc4_sum;
   1f31a:	80 91 a1 2a 	lds	r24, 0x2AA1	; 0x802aa1 <g_adc_io_adc4_sum>
   1f31e:	90 91 a2 2a 	lds	r25, 0x2AA2	; 0x802aa2 <g_adc_io_adc4_sum+0x1>
   1f322:	a0 91 a3 2a 	lds	r26, 0x2AA3	; 0x802aa3 <g_adc_io_adc4_sum+0x2>
   1f326:	b0 91 a4 2a 	lds	r27, 0x2AA4	; 0x802aa4 <g_adc_io_adc4_sum+0x3>
   1f32a:	80 93 9d 2a 	sts	0x2A9D, r24	; 0x802a9d <g_adc_io_adc4_cur>
   1f32e:	90 93 9e 2a 	sts	0x2A9E, r25	; 0x802a9e <g_adc_io_adc4_cur+0x1>
   1f332:	a0 93 9f 2a 	sts	0x2A9F, r26	; 0x802a9f <g_adc_io_adc4_cur+0x2>
   1f336:	b0 93 a0 2a 	sts	0x2AA0, r27	; 0x802aa0 <g_adc_io_adc4_cur+0x3>
			g_adc_io_adc4_sum = g_adc_io_adc4_cnt = 0;
   1f33a:	10 92 a5 2a 	sts	0x2AA5, r1	; 0x802aa5 <g_adc_io_adc4_cnt>
   1f33e:	10 92 a6 2a 	sts	0x2AA6, r1	; 0x802aa6 <g_adc_io_adc4_cnt+0x1>
   1f342:	10 92 a1 2a 	sts	0x2AA1, r1	; 0x802aa1 <g_adc_io_adc4_sum>
   1f346:	10 92 a2 2a 	sts	0x2AA2, r1	; 0x802aa2 <g_adc_io_adc4_sum+0x1>
   1f34a:	10 92 a3 2a 	sts	0x2AA3, r1	; 0x802aa3 <g_adc_io_adc4_sum+0x2>
   1f34e:	10 92 a4 2a 	sts	0x2AA4, r1	; 0x802aa4 <g_adc_io_adc4_sum+0x3>
		if (++g_adc_silence_cnt >= C_ADC_SUM_CNT) {
			g_adc_silence_cur = g_adc_silence_sum;
			g_adc_silence_sum = g_adc_silence_cnt = 0;
		}
	}
}
   1f352:	9e c0       	rjmp	.+316    	; 0x1f490 <isr_adc_a+0x3d4>
		if (++g_adc_io_adc4_cnt >= C_ADC_SUM_CNT) {
			g_adc_io_adc4_cur = g_adc_io_adc4_sum;
			g_adc_io_adc4_sum = g_adc_io_adc4_cnt = 0;
		}

	} else if (ch_mask & ADC_IO_ADC5_CH) {
   1f354:	8e 81       	ldd	r24, Y+6	; 0x06
   1f356:	88 2f       	mov	r24, r24
   1f358:	90 e0       	ldi	r25, 0x00	; 0
   1f35a:	84 70       	andi	r24, 0x04	; 4
   1f35c:	99 27       	eor	r25, r25
   1f35e:	89 2b       	or	r24, r25
   1f360:	09 f4       	brne	.+2      	; 0x1f364 <isr_adc_a+0x2a8>
   1f362:	45 c0       	rjmp	.+138    	; 0x1f3ee <isr_adc_a+0x332>
		g_adc_io_adc5_sum += val;
   1f364:	8a 81       	ldd	r24, Y+2	; 0x02
   1f366:	9b 81       	ldd	r25, Y+3	; 0x03
   1f368:	9c 01       	movw	r18, r24
   1f36a:	99 0f       	add	r25, r25
   1f36c:	44 0b       	sbc	r20, r20
   1f36e:	55 0b       	sbc	r21, r21
   1f370:	80 91 ab 2a 	lds	r24, 0x2AAB	; 0x802aab <g_adc_io_adc5_sum>
   1f374:	90 91 ac 2a 	lds	r25, 0x2AAC	; 0x802aac <g_adc_io_adc5_sum+0x1>
   1f378:	a0 91 ad 2a 	lds	r26, 0x2AAD	; 0x802aad <g_adc_io_adc5_sum+0x2>
   1f37c:	b0 91 ae 2a 	lds	r27, 0x2AAE	; 0x802aae <g_adc_io_adc5_sum+0x3>
   1f380:	82 0f       	add	r24, r18
   1f382:	93 1f       	adc	r25, r19
   1f384:	a4 1f       	adc	r26, r20
   1f386:	b5 1f       	adc	r27, r21
   1f388:	80 93 ab 2a 	sts	0x2AAB, r24	; 0x802aab <g_adc_io_adc5_sum>
   1f38c:	90 93 ac 2a 	sts	0x2AAC, r25	; 0x802aac <g_adc_io_adc5_sum+0x1>
   1f390:	a0 93 ad 2a 	sts	0x2AAD, r26	; 0x802aad <g_adc_io_adc5_sum+0x2>
   1f394:	b0 93 ae 2a 	sts	0x2AAE, r27	; 0x802aae <g_adc_io_adc5_sum+0x3>
		if (++g_adc_io_adc5_cnt >= C_ADC_SUM_CNT) {
   1f398:	80 91 af 2a 	lds	r24, 0x2AAF	; 0x802aaf <g_adc_io_adc5_cnt>
   1f39c:	90 91 b0 2a 	lds	r25, 0x2AB0	; 0x802ab0 <g_adc_io_adc5_cnt+0x1>
   1f3a0:	01 96       	adiw	r24, 0x01	; 1
   1f3a2:	80 93 af 2a 	sts	0x2AAF, r24	; 0x802aaf <g_adc_io_adc5_cnt>
   1f3a6:	90 93 b0 2a 	sts	0x2AB0, r25	; 0x802ab0 <g_adc_io_adc5_cnt+0x1>
   1f3aa:	8f 3f       	cpi	r24, 0xFF	; 255
   1f3ac:	91 05       	cpc	r25, r1
   1f3ae:	09 f0       	breq	.+2      	; 0x1f3b2 <isr_adc_a+0x2f6>
   1f3b0:	08 f4       	brcc	.+2      	; 0x1f3b4 <isr_adc_a+0x2f8>
   1f3b2:	6e c0       	rjmp	.+220    	; 0x1f490 <isr_adc_a+0x3d4>
			g_adc_io_adc5_cur = g_adc_io_adc5_sum;
   1f3b4:	80 91 ab 2a 	lds	r24, 0x2AAB	; 0x802aab <g_adc_io_adc5_sum>
   1f3b8:	90 91 ac 2a 	lds	r25, 0x2AAC	; 0x802aac <g_adc_io_adc5_sum+0x1>
   1f3bc:	a0 91 ad 2a 	lds	r26, 0x2AAD	; 0x802aad <g_adc_io_adc5_sum+0x2>
   1f3c0:	b0 91 ae 2a 	lds	r27, 0x2AAE	; 0x802aae <g_adc_io_adc5_sum+0x3>
   1f3c4:	80 93 a7 2a 	sts	0x2AA7, r24	; 0x802aa7 <g_adc_io_adc5_cur>
   1f3c8:	90 93 a8 2a 	sts	0x2AA8, r25	; 0x802aa8 <g_adc_io_adc5_cur+0x1>
   1f3cc:	a0 93 a9 2a 	sts	0x2AA9, r26	; 0x802aa9 <g_adc_io_adc5_cur+0x2>
   1f3d0:	b0 93 aa 2a 	sts	0x2AAA, r27	; 0x802aaa <g_adc_io_adc5_cur+0x3>
			g_adc_io_adc5_sum = g_adc_io_adc5_cnt = 0;
   1f3d4:	10 92 af 2a 	sts	0x2AAF, r1	; 0x802aaf <g_adc_io_adc5_cnt>
   1f3d8:	10 92 b0 2a 	sts	0x2AB0, r1	; 0x802ab0 <g_adc_io_adc5_cnt+0x1>
   1f3dc:	10 92 ab 2a 	sts	0x2AAB, r1	; 0x802aab <g_adc_io_adc5_sum>
   1f3e0:	10 92 ac 2a 	sts	0x2AAC, r1	; 0x802aac <g_adc_io_adc5_sum+0x1>
   1f3e4:	10 92 ad 2a 	sts	0x2AAD, r1	; 0x802aad <g_adc_io_adc5_sum+0x2>
   1f3e8:	10 92 ae 2a 	sts	0x2AAE, r1	; 0x802aae <g_adc_io_adc5_sum+0x3>
		if (++g_adc_silence_cnt >= C_ADC_SUM_CNT) {
			g_adc_silence_cur = g_adc_silence_sum;
			g_adc_silence_sum = g_adc_silence_cnt = 0;
		}
	}
}
   1f3ec:	51 c0       	rjmp	.+162    	; 0x1f490 <isr_adc_a+0x3d4>
		if (++g_adc_io_adc5_cnt >= C_ADC_SUM_CNT) {
			g_adc_io_adc5_cur = g_adc_io_adc5_sum;
			g_adc_io_adc5_sum = g_adc_io_adc5_cnt = 0;
		}

	} else if (ch_mask & ADC_SILENCE_CH) {
   1f3ee:	8e 81       	ldd	r24, Y+6	; 0x06
   1f3f0:	88 2f       	mov	r24, r24
   1f3f2:	90 e0       	ldi	r25, 0x00	; 0
   1f3f4:	88 70       	andi	r24, 0x08	; 8
   1f3f6:	99 27       	eor	r25, r25
   1f3f8:	89 2b       	or	r24, r25
   1f3fa:	09 f4       	brne	.+2      	; 0x1f3fe <isr_adc_a+0x342>
   1f3fc:	49 c0       	rjmp	.+146    	; 0x1f490 <isr_adc_a+0x3d4>
		g_adc_silence_sum += val;
   1f3fe:	8a 81       	ldd	r24, Y+2	; 0x02
   1f400:	9b 81       	ldd	r25, Y+3	; 0x03
   1f402:	9c 01       	movw	r18, r24
   1f404:	99 0f       	add	r25, r25
   1f406:	44 0b       	sbc	r20, r20
   1f408:	55 0b       	sbc	r21, r21
   1f40a:	80 91 b5 2a 	lds	r24, 0x2AB5	; 0x802ab5 <g_adc_silence_sum>
   1f40e:	90 91 b6 2a 	lds	r25, 0x2AB6	; 0x802ab6 <g_adc_silence_sum+0x1>
   1f412:	a0 91 b7 2a 	lds	r26, 0x2AB7	; 0x802ab7 <g_adc_silence_sum+0x2>
   1f416:	b0 91 b8 2a 	lds	r27, 0x2AB8	; 0x802ab8 <g_adc_silence_sum+0x3>
   1f41a:	82 0f       	add	r24, r18
   1f41c:	93 1f       	adc	r25, r19
   1f41e:	a4 1f       	adc	r26, r20
   1f420:	b5 1f       	adc	r27, r21
   1f422:	80 93 b5 2a 	sts	0x2AB5, r24	; 0x802ab5 <g_adc_silence_sum>
   1f426:	90 93 b6 2a 	sts	0x2AB6, r25	; 0x802ab6 <g_adc_silence_sum+0x1>
   1f42a:	a0 93 b7 2a 	sts	0x2AB7, r26	; 0x802ab7 <g_adc_silence_sum+0x2>
   1f42e:	b0 93 b8 2a 	sts	0x2AB8, r27	; 0x802ab8 <g_adc_silence_sum+0x3>
		if (++g_adc_silence_cnt >= C_ADC_SUM_CNT) {
   1f432:	80 91 b9 2a 	lds	r24, 0x2AB9	; 0x802ab9 <g_adc_silence_cnt>
   1f436:	90 91 ba 2a 	lds	r25, 0x2ABA	; 0x802aba <g_adc_silence_cnt+0x1>
   1f43a:	01 96       	adiw	r24, 0x01	; 1
   1f43c:	80 93 b9 2a 	sts	0x2AB9, r24	; 0x802ab9 <g_adc_silence_cnt>
   1f440:	90 93 ba 2a 	sts	0x2ABA, r25	; 0x802aba <g_adc_silence_cnt+0x1>
   1f444:	8f 3f       	cpi	r24, 0xFF	; 255
   1f446:	91 05       	cpc	r25, r1
   1f448:	19 f1       	breq	.+70     	; 0x1f490 <isr_adc_a+0x3d4>
   1f44a:	10 f1       	brcs	.+68     	; 0x1f490 <isr_adc_a+0x3d4>
			g_adc_silence_cur = g_adc_silence_sum;
   1f44c:	80 91 b5 2a 	lds	r24, 0x2AB5	; 0x802ab5 <g_adc_silence_sum>
   1f450:	90 91 b6 2a 	lds	r25, 0x2AB6	; 0x802ab6 <g_adc_silence_sum+0x1>
   1f454:	a0 91 b7 2a 	lds	r26, 0x2AB7	; 0x802ab7 <g_adc_silence_sum+0x2>
   1f458:	b0 91 b8 2a 	lds	r27, 0x2AB8	; 0x802ab8 <g_adc_silence_sum+0x3>
   1f45c:	80 93 b1 2a 	sts	0x2AB1, r24	; 0x802ab1 <g_adc_silence_cur>
   1f460:	90 93 b2 2a 	sts	0x2AB2, r25	; 0x802ab2 <g_adc_silence_cur+0x1>
   1f464:	a0 93 b3 2a 	sts	0x2AB3, r26	; 0x802ab3 <g_adc_silence_cur+0x2>
   1f468:	b0 93 b4 2a 	sts	0x2AB4, r27	; 0x802ab4 <g_adc_silence_cur+0x3>
			g_adc_silence_sum = g_adc_silence_cnt = 0;
   1f46c:	10 92 b9 2a 	sts	0x2AB9, r1	; 0x802ab9 <g_adc_silence_cnt>
   1f470:	10 92 ba 2a 	sts	0x2ABA, r1	; 0x802aba <g_adc_silence_cnt+0x1>
   1f474:	10 92 b5 2a 	sts	0x2AB5, r1	; 0x802ab5 <g_adc_silence_sum>
   1f478:	10 92 b6 2a 	sts	0x2AB6, r1	; 0x802ab6 <g_adc_silence_sum+0x1>
   1f47c:	10 92 b7 2a 	sts	0x2AB7, r1	; 0x802ab7 <g_adc_silence_sum+0x2>
   1f480:	10 92 b8 2a 	sts	0x2AB8, r1	; 0x802ab8 <g_adc_silence_sum+0x3>
		}
	}
}
   1f484:	05 c0       	rjmp	.+10     	; 0x1f490 <isr_adc_a+0x3d4>
				g_adc_vctcxo_sum += val;
				if (++g_adc_vctcxo_cnt >= C_ADC_SUM_CNT) {
					g_adc_vctcxo_cur = g_adc_vctcxo_sum;
					g_adc_vctcxo_sum = g_adc_vctcxo_cnt = 0;
				}
			break;
   1f486:	00 00       	nop
   1f488:	03 c0       	rjmp	.+6      	; 0x1f490 <isr_adc_a+0x3d4>
				g_adc_5v0_sum += val;
				if (++g_adc_5v0_cnt >= C_ADC_SUM_CNT) {
					g_adc_5v0_cur = g_adc_5v0_sum;
					g_adc_5v0_sum = g_adc_5v0_cnt = 0;
				}
			break;
   1f48a:	00 00       	nop
   1f48c:	01 c0       	rjmp	.+2      	; 0x1f490 <isr_adc_a+0x3d4>
				g_adc_vbat_sum += val;
				if (++g_adc_vbat_cnt >= C_ADC_SUM_CNT) {
					g_adc_vbat_cur = g_adc_vbat_sum;
					g_adc_vbat_sum = g_adc_vbat_cnt = 0;
				}
			break;
   1f48e:	00 00       	nop
		if (++g_adc_silence_cnt >= C_ADC_SUM_CNT) {
			g_adc_silence_cur = g_adc_silence_sum;
			g_adc_silence_sum = g_adc_silence_cnt = 0;
		}
	}
}
   1f490:	00 00       	nop
   1f492:	28 96       	adiw	r28, 0x08	; 8
   1f494:	cd bf       	out	0x3d, r28	; 61
   1f496:	de bf       	out	0x3e, r29	; 62
   1f498:	df 91       	pop	r29
   1f49a:	cf 91       	pop	r28
   1f49c:	08 95       	ret

0001f49e <isr_adc_b>:

void isr_adc_b(ADC_t* adc, uint8_t ch_mask, adc_result_t res)
{
   1f49e:	cf 93       	push	r28
   1f4a0:	df 93       	push	r29
   1f4a2:	cd b7       	in	r28, 0x3d	; 61
   1f4a4:	de b7       	in	r29, 0x3e	; 62
   1f4a6:	27 97       	sbiw	r28, 0x07	; 7
   1f4a8:	cd bf       	out	0x3d, r28	; 61
   1f4aa:	de bf       	out	0x3e, r29	; 62
   1f4ac:	8b 83       	std	Y+3, r24	; 0x03
   1f4ae:	9c 83       	std	Y+4, r25	; 0x04
   1f4b0:	6d 83       	std	Y+5, r22	; 0x05
   1f4b2:	4e 83       	std	Y+6, r20	; 0x06
   1f4b4:	5f 83       	std	Y+7, r21	; 0x07
	int16_t val = res - C_ADC_0V0_DELTA;
   1f4b6:	8e 81       	ldd	r24, Y+6	; 0x06
   1f4b8:	9f 81       	ldd	r25, Y+7	; 0x07
   1f4ba:	8e 5b       	subi	r24, 0xBE	; 190
   1f4bc:	91 09       	sbc	r25, r1
   1f4be:	89 83       	std	Y+1, r24	; 0x01
   1f4c0:	9a 83       	std	Y+2, r25	; 0x02

	if (ch_mask & ADC_TEMP_CH) {
   1f4c2:	8d 81       	ldd	r24, Y+5	; 0x05
   1f4c4:	88 2f       	mov	r24, r24
   1f4c6:	90 e0       	ldi	r25, 0x00	; 0
   1f4c8:	81 70       	andi	r24, 0x01	; 1
   1f4ca:	99 27       	eor	r25, r25
   1f4cc:	89 2b       	or	r24, r25
   1f4ce:	09 f4       	brne	.+2      	; 0x1f4d2 <isr_adc_b+0x34>
   1f4d0:	43 c0       	rjmp	.+134    	; 0x1f558 <isr_adc_b+0xba>
		g_adc_temp_sum += val;
   1f4d2:	89 81       	ldd	r24, Y+1	; 0x01
   1f4d4:	9a 81       	ldd	r25, Y+2	; 0x02
   1f4d6:	9c 01       	movw	r18, r24
   1f4d8:	99 0f       	add	r25, r25
   1f4da:	44 0b       	sbc	r20, r20
   1f4dc:	55 0b       	sbc	r21, r21
   1f4de:	80 91 bf 2a 	lds	r24, 0x2ABF	; 0x802abf <g_adc_temp_sum>
   1f4e2:	90 91 c0 2a 	lds	r25, 0x2AC0	; 0x802ac0 <g_adc_temp_sum+0x1>
   1f4e6:	a0 91 c1 2a 	lds	r26, 0x2AC1	; 0x802ac1 <g_adc_temp_sum+0x2>
   1f4ea:	b0 91 c2 2a 	lds	r27, 0x2AC2	; 0x802ac2 <g_adc_temp_sum+0x3>
   1f4ee:	82 0f       	add	r24, r18
   1f4f0:	93 1f       	adc	r25, r19
   1f4f2:	a4 1f       	adc	r26, r20
   1f4f4:	b5 1f       	adc	r27, r21
   1f4f6:	80 93 bf 2a 	sts	0x2ABF, r24	; 0x802abf <g_adc_temp_sum>
   1f4fa:	90 93 c0 2a 	sts	0x2AC0, r25	; 0x802ac0 <g_adc_temp_sum+0x1>
   1f4fe:	a0 93 c1 2a 	sts	0x2AC1, r26	; 0x802ac1 <g_adc_temp_sum+0x2>
   1f502:	b0 93 c2 2a 	sts	0x2AC2, r27	; 0x802ac2 <g_adc_temp_sum+0x3>
		if (++g_adc_temp_cnt >= C_ADC_SUM_CNT) {
   1f506:	80 91 c3 2a 	lds	r24, 0x2AC3	; 0x802ac3 <g_adc_temp_cnt>
   1f50a:	90 91 c4 2a 	lds	r25, 0x2AC4	; 0x802ac4 <g_adc_temp_cnt+0x1>
   1f50e:	01 96       	adiw	r24, 0x01	; 1
   1f510:	80 93 c3 2a 	sts	0x2AC3, r24	; 0x802ac3 <g_adc_temp_cnt>
   1f514:	90 93 c4 2a 	sts	0x2AC4, r25	; 0x802ac4 <g_adc_temp_cnt+0x1>
   1f518:	8f 3f       	cpi	r24, 0xFF	; 255
   1f51a:	91 05       	cpc	r25, r1
   1f51c:	e9 f0       	breq	.+58     	; 0x1f558 <isr_adc_b+0xba>
   1f51e:	e0 f0       	brcs	.+56     	; 0x1f558 <isr_adc_b+0xba>
			g_adc_temp_cur = g_adc_temp_sum;
   1f520:	80 91 bf 2a 	lds	r24, 0x2ABF	; 0x802abf <g_adc_temp_sum>
   1f524:	90 91 c0 2a 	lds	r25, 0x2AC0	; 0x802ac0 <g_adc_temp_sum+0x1>
   1f528:	a0 91 c1 2a 	lds	r26, 0x2AC1	; 0x802ac1 <g_adc_temp_sum+0x2>
   1f52c:	b0 91 c2 2a 	lds	r27, 0x2AC2	; 0x802ac2 <g_adc_temp_sum+0x3>
   1f530:	80 93 bb 2a 	sts	0x2ABB, r24	; 0x802abb <g_adc_temp_cur>
   1f534:	90 93 bc 2a 	sts	0x2ABC, r25	; 0x802abc <g_adc_temp_cur+0x1>
   1f538:	a0 93 bd 2a 	sts	0x2ABD, r26	; 0x802abd <g_adc_temp_cur+0x2>
   1f53c:	b0 93 be 2a 	sts	0x2ABE, r27	; 0x802abe <g_adc_temp_cur+0x3>
			g_adc_temp_sum = g_adc_temp_cnt = 0;
   1f540:	10 92 c3 2a 	sts	0x2AC3, r1	; 0x802ac3 <g_adc_temp_cnt>
   1f544:	10 92 c4 2a 	sts	0x2AC4, r1	; 0x802ac4 <g_adc_temp_cnt+0x1>
   1f548:	10 92 bf 2a 	sts	0x2ABF, r1	; 0x802abf <g_adc_temp_sum>
   1f54c:	10 92 c0 2a 	sts	0x2AC0, r1	; 0x802ac0 <g_adc_temp_sum+0x1>
   1f550:	10 92 c1 2a 	sts	0x2AC1, r1	; 0x802ac1 <g_adc_temp_sum+0x2>
   1f554:	10 92 c2 2a 	sts	0x2AC2, r1	; 0x802ac2 <g_adc_temp_sum+0x3>
		}
	}
}
   1f558:	00 00       	nop
   1f55a:	27 96       	adiw	r28, 0x07	; 7
   1f55c:	cd bf       	out	0x3d, r28	; 61
   1f55e:	de bf       	out	0x3e, r29	; 62
   1f560:	df 91       	pop	r29
   1f562:	cf 91       	pop	r28
   1f564:	08 95       	ret

0001f566 <dac_init>:


static void dac_init(void)
{
   1f566:	0f 93       	push	r16
   1f568:	1f 93       	push	r17
   1f56a:	cf 93       	push	r28
   1f56c:	df 93       	push	r29
   1f56e:	cd b7       	in	r28, 0x3d	; 61
   1f570:	de b7       	in	r29, 0x3e	; 62
   1f572:	61 97       	sbiw	r28, 0x11	; 17
   1f574:	cd bf       	out	0x3d, r28	; 61
   1f576:	de bf       	out	0x3e, r29	; 62
	dac_read_configuration(&DAC_DAC, &dac_conf);
   1f578:	63 e0       	ldi	r22, 0x03	; 3
   1f57a:	7d e2       	ldi	r23, 0x2D	; 45
   1f57c:	80 e2       	ldi	r24, 0x20	; 32
   1f57e:	93 e0       	ldi	r25, 0x03	; 3
   1f580:	0e 94 65 ac 	call	0x158ca	; 0x158ca <dac_read_configuration>
   1f584:	83 e0       	ldi	r24, 0x03	; 3
   1f586:	9d e2       	ldi	r25, 0x2D	; 45
   1f588:	89 83       	std	Y+1, r24	; 0x01
   1f58a:	9a 83       	std	Y+2, r25	; 0x02
   1f58c:	18 8a       	std	Y+16, r1	; 0x10
   1f58e:	81 e0       	ldi	r24, 0x01	; 1
   1f590:	89 8b       	std	Y+17, r24	; 0x11
 */
__always_inline static void dac_set_conversion_parameters(
		struct dac_config *conf, enum dac_reference ref,
		enum dac_adjust adj)
{
	conf->ctrlc = (uint8_t)ref | (uint8_t)adj;
   1f592:	98 89       	ldd	r25, Y+16	; 0x10
   1f594:	89 89       	ldd	r24, Y+17	; 0x11
   1f596:	29 2f       	mov	r18, r25
   1f598:	28 2b       	or	r18, r24
   1f59a:	89 81       	ldd	r24, Y+1	; 0x01
   1f59c:	9a 81       	ldd	r25, Y+2	; 0x02
   1f59e:	fc 01       	movw	r30, r24
   1f5a0:	22 83       	std	Z+2, r18	; 0x02
   1f5a2:	83 e0       	ldi	r24, 0x03	; 3
   1f5a4:	9d e2       	ldi	r25, 0x2D	; 45
   1f5a6:	8b 83       	std	Y+3, r24	; 0x03
   1f5a8:	9c 83       	std	Y+4, r25	; 0x04
   1f5aa:	83 e0       	ldi	r24, 0x03	; 3
   1f5ac:	8d 87       	std	Y+13, r24	; 0x0d
   1f5ae:	1e 86       	std	Y+14, r1	; 0x0e
 * also be configured with \ref dac_set_refresh_interval().
 */
__always_inline static void dac_set_active_channel(struct dac_config *conf,
		uint8_t ch_mask, uint8_t int_out_ch_mask)
{
	uint8_t setting = 0;
   1f5b0:	1f 86       	std	Y+15, r1	; 0x0f
	Assert(ilog2(ch_mask) <= 2);
	Assert((ch_mask & int_out_ch_mask) == int_out_ch_mask);
	Assert(int_out_ch_mask != (DAC_CH0 | DAC_CH1));

	// Enable internal and external output channels.
	conf->ctrla = ((ch_mask ^ int_out_ch_mask) << DAC_CH0EN_bp) |
   1f5b2:	9d 85       	ldd	r25, Y+13	; 0x0d
   1f5b4:	8e 85       	ldd	r24, Y+14	; 0x0e
   1f5b6:	89 27       	eor	r24, r25
   1f5b8:	88 2f       	mov	r24, r24
   1f5ba:	90 e0       	ldi	r25, 0x00	; 0
   1f5bc:	88 0f       	add	r24, r24
   1f5be:	99 1f       	adc	r25, r25
   1f5c0:	88 0f       	add	r24, r24
   1f5c2:	99 1f       	adc	r25, r25
   1f5c4:	98 2f       	mov	r25, r24
   1f5c6:	8e 85       	ldd	r24, Y+14	; 0x0e
   1f5c8:	88 23       	and	r24, r24
   1f5ca:	11 f0       	breq	.+4      	; 0x1f5d0 <dac_init+0x6a>
   1f5cc:	80 e1       	ldi	r24, 0x10	; 16
   1f5ce:	01 c0       	rjmp	.+2      	; 0x1f5d2 <dac_init+0x6c>
   1f5d0:	80 e0       	ldi	r24, 0x00	; 0
   1f5d2:	89 2b       	or	r24, r25
   1f5d4:	28 2f       	mov	r18, r24
   1f5d6:	8b 81       	ldd	r24, Y+3	; 0x03
   1f5d8:	9c 81       	ldd	r25, Y+4	; 0x04
   1f5da:	fc 01       	movw	r30, r24
   1f5dc:	20 83       	st	Z, r18
			(int_out_ch_mask ? DAC_IDOEN_bm : 0);

	// Enable the specified number of DAC channels.
	if (ch_mask == DAC_CH0) {
   1f5de:	8d 85       	ldd	r24, Y+13	; 0x0d
   1f5e0:	81 30       	cpi	r24, 0x01	; 1
   1f5e2:	11 f4       	brne	.+4      	; 0x1f5e8 <dac_init+0x82>
		setting = DAC_CHSEL_SINGLE_gc;
   1f5e4:	1f 86       	std	Y+15, r1	; 0x0f
   1f5e6:	05 c0       	rjmp	.+10     	; 0x1f5f2 <dac_init+0x8c>
	} else if (ch_mask == DAC_CH1) {
   1f5e8:	8d 85       	ldd	r24, Y+13	; 0x0d
   1f5ea:	82 30       	cpi	r24, 0x02	; 2
   1f5ec:	11 f0       	breq	.+4      	; 0x1f5f2 <dac_init+0x8c>
		setting = DAC_CHSEL_SINGLE1_gc;
#else
		Assert(false);
#endif
	} else {
		setting = DAC_CHSEL_DUAL_gc;
   1f5ee:	80 e4       	ldi	r24, 0x40	; 64
   1f5f0:	8f 87       	std	Y+15, r24	; 0x0f
	}
	conf->ctrlb &= ~DAC_CHSEL_gm;
   1f5f2:	8b 81       	ldd	r24, Y+3	; 0x03
   1f5f4:	9c 81       	ldd	r25, Y+4	; 0x04
   1f5f6:	fc 01       	movw	r30, r24
   1f5f8:	81 81       	ldd	r24, Z+1	; 0x01
   1f5fa:	28 2f       	mov	r18, r24
   1f5fc:	2f 79       	andi	r18, 0x9F	; 159
   1f5fe:	8b 81       	ldd	r24, Y+3	; 0x03
   1f600:	9c 81       	ldd	r25, Y+4	; 0x04
   1f602:	fc 01       	movw	r30, r24
   1f604:	21 83       	std	Z+1, r18	; 0x01
	conf->ctrlb |= setting;
   1f606:	8b 81       	ldd	r24, Y+3	; 0x03
   1f608:	9c 81       	ldd	r25, Y+4	; 0x04
   1f60a:	fc 01       	movw	r30, r24
   1f60c:	91 81       	ldd	r25, Z+1	; 0x01
   1f60e:	8f 85       	ldd	r24, Y+15	; 0x0f
   1f610:	29 2f       	mov	r18, r25
   1f612:	28 2b       	or	r18, r24
   1f614:	8b 81       	ldd	r24, Y+3	; 0x03
   1f616:	9c 81       	ldd	r25, Y+4	; 0x04
   1f618:	fc 01       	movw	r30, r24
   1f61a:	21 83       	std	Z+1, r18	; 0x01
   1f61c:	83 e0       	ldi	r24, 0x03	; 3
   1f61e:	9d e2       	ldi	r25, 0x2D	; 45
   1f620:	8d 83       	std	Y+5, r24	; 0x05
   1f622:	9e 83       	std	Y+6, r25	; 0x06
   1f624:	83 e0       	ldi	r24, 0x03	; 3
   1f626:	8b 87       	std	Y+11, r24	; 0x0b
   1f628:	84 e0       	ldi	r24, 0x04	; 4
   1f62a:	8c 87       	std	Y+12, r24	; 0x0c
__always_inline static void dac_set_conversion_trigger(struct dac_config *conf,
		uint8_t ch_mask, uint8_t ev_ch)
{
	Assert(ev_ch <= 7);

	conf->ctrlb &= ~(DAC_CH1TRIG_bm | DAC_CH0TRIG_bm);
   1f62c:	8d 81       	ldd	r24, Y+5	; 0x05
   1f62e:	9e 81       	ldd	r25, Y+6	; 0x06
   1f630:	fc 01       	movw	r30, r24
   1f632:	81 81       	ldd	r24, Z+1	; 0x01
   1f634:	28 2f       	mov	r18, r24
   1f636:	2c 7f       	andi	r18, 0xFC	; 252
   1f638:	8d 81       	ldd	r24, Y+5	; 0x05
   1f63a:	9e 81       	ldd	r25, Y+6	; 0x06
   1f63c:	fc 01       	movw	r30, r24
   1f63e:	21 83       	std	Z+1, r18	; 0x01
	conf->ctrlb |= (ch_mask << DAC_CH0TRIG_bp);
   1f640:	8d 81       	ldd	r24, Y+5	; 0x05
   1f642:	9e 81       	ldd	r25, Y+6	; 0x06
   1f644:	fc 01       	movw	r30, r24
   1f646:	91 81       	ldd	r25, Z+1	; 0x01
   1f648:	8b 85       	ldd	r24, Y+11	; 0x0b
   1f64a:	29 2f       	mov	r18, r25
   1f64c:	28 2b       	or	r18, r24
   1f64e:	8d 81       	ldd	r24, Y+5	; 0x05
   1f650:	9e 81       	ldd	r25, Y+6	; 0x06
   1f652:	fc 01       	movw	r30, r24
   1f654:	21 83       	std	Z+1, r18	; 0x01
	conf->evctrl = ev_ch << DAC_EVSEL_gp;
   1f656:	8d 81       	ldd	r24, Y+5	; 0x05
   1f658:	9e 81       	ldd	r25, Y+6	; 0x06
   1f65a:	2c 85       	ldd	r18, Y+12	; 0x0c
   1f65c:	fc 01       	movw	r30, r24
   1f65e:	23 83       	std	Z+3, r18	; 0x03
	dac_set_conversion_parameters(&dac_conf, DAC_REF_BANDGAP, DAC_ADJ_LEFT);
	dac_set_active_channel(&dac_conf, DAC_DAC1_CH | DAC_DAC0_CH, 0);
	dac_set_conversion_trigger(&dac_conf, DAC_DAC1_CH | DAC_DAC0_CH, 4);
	dac_write_configuration(&DAC_DAC, &dac_conf);
   1f660:	63 e0       	ldi	r22, 0x03	; 3
   1f662:	7d e2       	ldi	r23, 0x2D	; 45
   1f664:	80 e2       	ldi	r24, 0x20	; 32
   1f666:	93 e0       	ldi	r25, 0x03	; 3
   1f668:	0e 94 ed ab 	call	0x157da	; 0x157da <dac_write_configuration>

	/* Get production signature for calibration */
	DACB_CH0OFFSETCAL	= dac_get_calibration_data(DAC_CAL_DACB0_OFFSET);
   1f66c:	09 e2       	ldi	r16, 0x29	; 41
   1f66e:	13 e0       	ldi	r17, 0x03	; 3
   1f670:	82 e3       	ldi	r24, 0x32	; 50
   1f672:	8f 83       	std	Y+7, r24	; 0x07
 * \return Byte with specified calibration data.
 */
__always_inline static uint8_t dac_get_calibration_data(
		enum dac_calibration_data cal)
{
	return nvm_read_production_signature_row(cal);
   1f674:	8f 81       	ldd	r24, Y+7	; 0x07
   1f676:	0e 94 11 c9 	call	0x19222	; 0x19222 <nvm_read_production_signature_row>
   1f67a:	f8 01       	movw	r30, r16
   1f67c:	80 83       	st	Z, r24
	DACB_CH0GAINCAL		= dac_get_calibration_data(DAC_CAL_DACB0_GAIN);
   1f67e:	08 e2       	ldi	r16, 0x28	; 40
   1f680:	13 e0       	ldi	r17, 0x03	; 3
   1f682:	83 e3       	ldi	r24, 0x33	; 51
   1f684:	88 87       	std	Y+8, r24	; 0x08
   1f686:	88 85       	ldd	r24, Y+8	; 0x08
   1f688:	0e 94 11 c9 	call	0x19222	; 0x19222 <nvm_read_production_signature_row>
   1f68c:	f8 01       	movw	r30, r16
   1f68e:	80 83       	st	Z, r24
	DACB_CH1OFFSETCAL	= dac_get_calibration_data(DAC_CAL_DACB1_OFFSET);
   1f690:	0b e2       	ldi	r16, 0x2B	; 43
   1f692:	13 e0       	ldi	r17, 0x03	; 3
   1f694:	86 e3       	ldi	r24, 0x36	; 54
   1f696:	89 87       	std	Y+9, r24	; 0x09
   1f698:	89 85       	ldd	r24, Y+9	; 0x09
   1f69a:	0e 94 11 c9 	call	0x19222	; 0x19222 <nvm_read_production_signature_row>
   1f69e:	f8 01       	movw	r30, r16
   1f6a0:	80 83       	st	Z, r24
	DACB_CH1GAINCAL		= dac_get_calibration_data(DAC_CAL_DACB1_GAIN);
   1f6a2:	0a e2       	ldi	r16, 0x2A	; 42
   1f6a4:	13 e0       	ldi	r17, 0x03	; 3
   1f6a6:	87 e3       	ldi	r24, 0x37	; 55
   1f6a8:	8a 87       	std	Y+10, r24	; 0x0a
   1f6aa:	8a 85       	ldd	r24, Y+10	; 0x0a
   1f6ac:	0e 94 11 c9 	call	0x19222	; 0x19222 <nvm_read_production_signature_row>
   1f6b0:	f8 01       	movw	r30, r16

	dma_init();
   1f6b2:	80 83       	st	Z, r24
}
   1f6b4:	4b d0       	rcall	.+150    	; 0x1f74c <dma_init>
   1f6b6:	00 00       	nop
   1f6b8:	61 96       	adiw	r28, 0x11	; 17
   1f6ba:	cd bf       	out	0x3d, r28	; 61
   1f6bc:	de bf       	out	0x3e, r29	; 62
   1f6be:	df 91       	pop	r29
   1f6c0:	cf 91       	pop	r28
   1f6c2:	1f 91       	pop	r17
   1f6c4:	0f 91       	pop	r16
   1f6c6:	08 95       	ret

0001f6c8 <dac_start>:

static void dac_start(void)
{
   1f6c8:	0f 93       	push	r16
   1f6ca:	1f 93       	push	r17
   1f6cc:	cf 93       	push	r28
   1f6ce:	df 93       	push	r29
   1f6d0:	1f 92       	push	r1
   1f6d2:	cd b7       	in	r28, 0x3d	; 61
   1f6d4:	de b7       	in	r29, 0x3e	; 62
	dac_enable(&DACB);
   1f6d6:	80 e2       	ldi	r24, 0x20	; 32
   1f6d8:	93 e0       	ldi	r25, 0x03	; 3
   1f6da:	0e 94 ab ab 	call	0x15756	; 0x15756 <dac_enable>
	/* Connect the DMA to the DAC periphery */
	dma_start();

	/* IRQ disabled section */
	{
		irqflags_t flags = cpu_irq_save();
   1f6de:	be d0       	rcall	.+380    	; 0x1f85c <dma_start>
   1f6e0:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>

		/* Prepare DMA blocks */
		calc_next_frame(&dac_io_dac0_buf[0][0], &dds0_reg, &dds0_inc, &dds1_reg, &dds1_inc);
   1f6e4:	89 83       	std	Y+1, r24	; 0x01
   1f6e6:	05 e2       	ldi	r16, 0x25	; 37
   1f6e8:	1d e2       	ldi	r17, 0x2D	; 45
   1f6ea:	21 e4       	ldi	r18, 0x41	; 65
   1f6ec:	30 e2       	ldi	r19, 0x20	; 32
   1f6ee:	4d e1       	ldi	r20, 0x1D	; 29
   1f6f0:	5d e2       	ldi	r21, 0x2D	; 45
   1f6f2:	61 e2       	ldi	r22, 0x21	; 33
   1f6f4:	7d e2       	ldi	r23, 0x2D	; 45
   1f6f6:	89 e2       	ldi	r24, 0x29	; 41
   1f6f8:	9d e2       	ldi	r25, 0x2D	; 45
   1f6fa:	0e 94 4e e5 	call	0x1ca9c	; 0x1ca9c <calc_next_frame>
		calc_next_frame(&dac_io_dac0_buf[1][0], &dds0_reg, &dds0_inc, &dds1_reg, &dds1_inc);
   1f6fe:	05 e2       	ldi	r16, 0x25	; 37
   1f700:	1d e2       	ldi	r17, 0x2D	; 45
   1f702:	21 e4       	ldi	r18, 0x41	; 65
   1f704:	30 e2       	ldi	r19, 0x20	; 32
   1f706:	4d e1       	ldi	r20, 0x1D	; 29
   1f708:	5d e2       	ldi	r21, 0x2D	; 45
   1f70a:	61 e2       	ldi	r22, 0x21	; 33
   1f70c:	7d e2       	ldi	r23, 0x2D	; 45
   1f70e:	89 e4       	ldi	r24, 0x49	; 73
   1f710:	9d e2       	ldi	r25, 0x2D	; 45
   1f712:	0e 94 4e e5 	call	0x1ca9c	; 0x1ca9c <calc_next_frame>

		/* DMA channels activation */
		dma_channel_enable(DMA_CHANNEL_DACB_CH0_A);
   1f716:	80 e0       	ldi	r24, 0x00	; 0
   1f718:	0e 94 cf ce 	call	0x19d9e	; 0x19d9e <dma_channel_enable>

		cpu_irq_restore(flags);
   1f71c:	89 81       	ldd	r24, Y+1	; 0x01
   1f71e:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
	}
}
   1f722:	00 00       	nop
   1f724:	0f 90       	pop	r0
   1f726:	df 91       	pop	r29
   1f728:	cf 91       	pop	r28
   1f72a:	1f 91       	pop	r17
   1f72c:	0f 91       	pop	r16
   1f72e:	08 95       	ret

0001f730 <dac_stop>:

static void dac_stop(void)
{
   1f730:	cf 93       	push	r28
   1f732:	df 93       	push	r29
   1f734:	cd b7       	in	r28, 0x3d	; 61
   1f736:	de b7       	in	r29, 0x3e	; 62
	dma_disable();
   1f738:	0e 94 f8 52 	call	0xa5f0	; 0xa5f0 <dma_disable>
	dac_disable(&DACB);
   1f73c:	80 e2       	ldi	r24, 0x20	; 32
   1f73e:	93 e0       	ldi	r25, 0x03	; 3
   1f740:	0e 94 cc ab 	call	0x15798	; 0x15798 <dac_disable>
}
   1f744:	00 00       	nop
   1f746:	df 91       	pop	r29
   1f748:	cf 91       	pop	r28
   1f74a:	08 95       	ret

0001f74c <dma_init>:


static void dma_init(void)
{
   1f74c:	cf 93       	push	r28
   1f74e:	df 93       	push	r29
   1f750:	cd b7       	in	r28, 0x3d	; 61
   1f752:	de b7       	in	r29, 0x3e	; 62
	memset(&dmach_dma0_conf, 0, sizeof(dmach_dma0_conf));	// DACB channel 0 - linked with dma1
   1f754:	4b e0       	ldi	r20, 0x0B	; 11
   1f756:	50 e0       	ldi	r21, 0x00	; 0
   1f758:	60 e0       	ldi	r22, 0x00	; 0
   1f75a:	70 e0       	ldi	r23, 0x00	; 0
   1f75c:	87 e0       	ldi	r24, 0x07	; 7
   1f75e:	9d e2       	ldi	r25, 0x2D	; 45
   1f760:	0f 94 57 33 	call	0x266ae	; 0x266ae <memset>
	memset(&dmach_dma1_conf, 0, sizeof(dmach_dma1_conf));	// DACB channel 1 - linked with dma0
   1f764:	4b e0       	ldi	r20, 0x0B	; 11
   1f766:	50 e0       	ldi	r21, 0x00	; 0
   1f768:	60 e0       	ldi	r22, 0x00	; 0
   1f76a:	70 e0       	ldi	r23, 0x00	; 0
   1f76c:	82 e1       	ldi	r24, 0x12	; 18
   1f76e:	9d e2       	ldi	r25, 0x2D	; 45
   1f770:	0f 94 57 33 	call	0x266ae	; 0x266ae <memset>

	dma_channel_set_burst_length(&dmach_dma0_conf, DMA_CH_BURSTLEN_4BYTE_gc);
   1f774:	62 e0       	ldi	r22, 0x02	; 2
   1f776:	87 e0       	ldi	r24, 0x07	; 7
   1f778:	9d e2       	ldi	r25, 0x2D	; 45
   1f77a:	0e 94 f7 ce 	call	0x19dee	; 0x19dee <dma_channel_set_burst_length>
	dma_channel_set_burst_length(&dmach_dma1_conf, DMA_CH_BURSTLEN_4BYTE_gc);
   1f77e:	62 e0       	ldi	r22, 0x02	; 2
   1f780:	82 e1       	ldi	r24, 0x12	; 18
   1f782:	9d e2       	ldi	r25, 0x2D	; 45
   1f784:	0e 94 f7 ce 	call	0x19dee	; 0x19dee <dma_channel_set_burst_length>

	dma_channel_set_transfer_count(&dmach_dma0_conf, DAC_NR_OF_SAMPLES * sizeof(dma_dac_buf_t));
   1f788:	60 e2       	ldi	r22, 0x20	; 32
   1f78a:	70 e0       	ldi	r23, 0x00	; 0
   1f78c:	87 e0       	ldi	r24, 0x07	; 7
   1f78e:	9d e2       	ldi	r25, 0x2D	; 45
   1f790:	0e 94 05 d0 	call	0x1a00a	; 0x1a00a <dma_channel_set_transfer_count>
	dma_channel_set_transfer_count(&dmach_dma1_conf, DAC_NR_OF_SAMPLES * sizeof(dma_dac_buf_t));
   1f794:	60 e2       	ldi	r22, 0x20	; 32
   1f796:	70 e0       	ldi	r23, 0x00	; 0
   1f798:	82 e1       	ldi	r24, 0x12	; 18
   1f79a:	9d e2       	ldi	r25, 0x2D	; 45
   1f79c:	0e 94 05 d0 	call	0x1a00a	; 0x1a00a <dma_channel_set_transfer_count>

	dma_channel_set_src_reload_mode(&dmach_dma0_conf, DMA_CH_SRCRELOAD_TRANSACTION_gc);
   1f7a0:	60 ec       	ldi	r22, 0xC0	; 192
   1f7a2:	87 e0       	ldi	r24, 0x07	; 7
   1f7a4:	9d e2       	ldi	r25, 0x2D	; 45
   1f7a6:	0e 94 61 cf 	call	0x19ec2	; 0x19ec2 <dma_channel_set_src_reload_mode>
	dma_channel_set_src_dir_mode(&dmach_dma0_conf, DMA_CH_SRCDIR_INC_gc);
   1f7aa:	60 e1       	ldi	r22, 0x10	; 16
   1f7ac:	87 e0       	ldi	r24, 0x07	; 7
   1f7ae:	9d e2       	ldi	r25, 0x2D	; 45
   1f7b0:	0e 94 a9 cf 	call	0x19f52	; 0x19f52 <dma_channel_set_src_dir_mode>
	dma_channel_set_source_address(&dmach_dma0_conf, (uint16_t)(uintptr_t) &dac_io_dac0_buf[0][0]);
   1f7b4:	89 e2       	ldi	r24, 0x29	; 41
   1f7b6:	9d e2       	ldi	r25, 0x2D	; 45
   1f7b8:	bc 01       	movw	r22, r24
   1f7ba:	87 e0       	ldi	r24, 0x07	; 7
   1f7bc:	9d e2       	ldi	r25, 0x2D	; 45
   1f7be:	0e 94 35 d0 	call	0x1a06a	; 0x1a06a <dma_channel_set_source_address>
	dma_channel_set_dest_reload_mode(&dmach_dma0_conf, DMA_CH_DESTRELOAD_BURST_gc);
   1f7c2:	68 e0       	ldi	r22, 0x08	; 8
   1f7c4:	87 e0       	ldi	r24, 0x07	; 7
   1f7c6:	9d e2       	ldi	r25, 0x2D	; 45
   1f7c8:	0e 94 85 cf 	call	0x19f0a	; 0x19f0a <dma_channel_set_dest_reload_mode>
	dma_channel_set_dest_dir_mode(&dmach_dma0_conf, DMA_CH_DESTDIR_INC_gc);
   1f7cc:	61 e0       	ldi	r22, 0x01	; 1
   1f7ce:	87 e0       	ldi	r24, 0x07	; 7
   1f7d0:	9d e2       	ldi	r25, 0x2D	; 45
   1f7d2:	0e 94 cd cf 	call	0x19f9a	; 0x19f9a <dma_channel_set_dest_dir_mode>
	dma_channel_set_destination_address(&dmach_dma0_conf, (uint16_t)(uintptr_t) &DACB_CH0DATA);		// Access to CH0 and CH1
   1f7d6:	68 e3       	ldi	r22, 0x38	; 56
   1f7d8:	73 e0       	ldi	r23, 0x03	; 3
   1f7da:	87 e0       	ldi	r24, 0x07	; 7
   1f7dc:	9d e2       	ldi	r25, 0x2D	; 45
   1f7de:	0e 94 1d d0 	call	0x1a03a	; 0x1a03a <dma_channel_set_destination_address>

	dma_channel_set_src_reload_mode(&dmach_dma1_conf, DMA_CH_SRCRELOAD_TRANSACTION_gc);
   1f7e2:	60 ec       	ldi	r22, 0xC0	; 192
   1f7e4:	82 e1       	ldi	r24, 0x12	; 18
   1f7e6:	9d e2       	ldi	r25, 0x2D	; 45
   1f7e8:	0e 94 61 cf 	call	0x19ec2	; 0x19ec2 <dma_channel_set_src_reload_mode>
	dma_channel_set_src_dir_mode(&dmach_dma1_conf, DMA_CH_SRCDIR_INC_gc);
   1f7ec:	60 e1       	ldi	r22, 0x10	; 16
   1f7ee:	82 e1       	ldi	r24, 0x12	; 18
   1f7f0:	9d e2       	ldi	r25, 0x2D	; 45
   1f7f2:	0e 94 a9 cf 	call	0x19f52	; 0x19f52 <dma_channel_set_src_dir_mode>
	dma_channel_set_source_address(&dmach_dma1_conf, (uint16_t)(uintptr_t) &dac_io_dac0_buf[1][0]);
   1f7f6:	89 e4       	ldi	r24, 0x49	; 73
   1f7f8:	9d e2       	ldi	r25, 0x2D	; 45
   1f7fa:	bc 01       	movw	r22, r24
   1f7fc:	82 e1       	ldi	r24, 0x12	; 18
   1f7fe:	9d e2       	ldi	r25, 0x2D	; 45
   1f800:	0e 94 35 d0 	call	0x1a06a	; 0x1a06a <dma_channel_set_source_address>
	dma_channel_set_dest_reload_mode(&dmach_dma1_conf, DMA_CH_DESTRELOAD_BURST_gc);
   1f804:	68 e0       	ldi	r22, 0x08	; 8
   1f806:	82 e1       	ldi	r24, 0x12	; 18
   1f808:	9d e2       	ldi	r25, 0x2D	; 45
   1f80a:	0e 94 85 cf 	call	0x19f0a	; 0x19f0a <dma_channel_set_dest_reload_mode>
	dma_channel_set_dest_dir_mode(&dmach_dma1_conf, DMA_CH_DESTDIR_INC_gc);
   1f80e:	61 e0       	ldi	r22, 0x01	; 1
   1f810:	82 e1       	ldi	r24, 0x12	; 18
   1f812:	9d e2       	ldi	r25, 0x2D	; 45
   1f814:	0e 94 cd cf 	call	0x19f9a	; 0x19f9a <dma_channel_set_dest_dir_mode>
	dma_channel_set_destination_address(&dmach_dma1_conf, (uint16_t)(uintptr_t) &DACB_CH0DATA);		// Access to CH0 and CH1
   1f818:	68 e3       	ldi	r22, 0x38	; 56
   1f81a:	73 e0       	ldi	r23, 0x03	; 3
   1f81c:	82 e1       	ldi	r24, 0x12	; 18
   1f81e:	9d e2       	ldi	r25, 0x2D	; 45
   1f820:	0e 94 1d d0 	call	0x1a03a	; 0x1a03a <dma_channel_set_destination_address>

	dma_channel_set_trigger_source(&dmach_dma0_conf, DMA_CH_TRIGSRC_DACB_CH0_gc);
   1f824:	65 e2       	ldi	r22, 0x25	; 37
   1f826:	87 e0       	ldi	r24, 0x07	; 7
   1f828:	9d e2       	ldi	r25, 0x2D	; 45
   1f82a:	0e 94 f1 cf 	call	0x19fe2	; 0x19fe2 <dma_channel_set_trigger_source>
	dma_channel_set_single_shot(&dmach_dma0_conf);
   1f82e:	87 e0       	ldi	r24, 0x07	; 7
   1f830:	9d e2       	ldi	r25, 0x2D	; 45
   1f832:	0e 94 1b cf 	call	0x19e36	; 0x19e36 <dma_channel_set_single_shot>

	dma_channel_set_trigger_source(&dmach_dma1_conf, DMA_CH_TRIGSRC_DACB_CH0_gc);
   1f836:	65 e2       	ldi	r22, 0x25	; 37
   1f838:	82 e1       	ldi	r24, 0x12	; 18
   1f83a:	9d e2       	ldi	r25, 0x2D	; 45
   1f83c:	0e 94 f1 cf 	call	0x19fe2	; 0x19fe2 <dma_channel_set_trigger_source>
	dma_channel_set_single_shot(&dmach_dma1_conf);
   1f840:	82 e1       	ldi	r24, 0x12	; 18
   1f842:	9d e2       	ldi	r25, 0x2D	; 45
   1f844:	0e 94 1b cf 	call	0x19e36	; 0x19e36 <dma_channel_set_single_shot>

	task_dac(tcc1_get_time());																		// Calculate DDS increments
   1f848:	bc d9       	rcall	.-3208   	; 0x1ebc2 <tcc1_get_time>
   1f84a:	dc 01       	movw	r26, r24
   1f84c:	cb 01       	movw	r24, r22
   1f84e:	bc 01       	movw	r22, r24
   1f850:	cd 01       	movw	r24, r26
   1f852:	70 d0       	rcall	.+224    	; 0x1f934 <task_dac>
}
   1f854:	00 00       	nop
   1f856:	df 91       	pop	r29
   1f858:	cf 91       	pop	r28
   1f85a:	08 95       	ret

0001f85c <dma_start>:

static void dma_start(void)
{
   1f85c:	cf 93       	push	r28
   1f85e:	df 93       	push	r29
   1f860:	cd b7       	in	r28, 0x3d	; 61
   1f862:	de b7       	in	r29, 0x3e	; 62
	dma_enable();
   1f864:	0e 94 e0 52 	call	0xa5c0	; 0xa5c0 <dma_enable>

	dma_set_callback(DMA_CHANNEL_DACB_CH0_A, isr_dma_dac_ch0_A);
   1f868:	6c e5       	ldi	r22, 0x5C	; 92
   1f86a:	7c ef       	ldi	r23, 0xFC	; 252
   1f86c:	80 e0       	ldi	r24, 0x00	; 0
   1f86e:	0e 94 0a 53 	call	0xa614	; 0xa614 <dma_set_callback>
	dma_channel_set_interrupt_level(&dmach_dma0_conf, DMA_INT_LVL_MED);
   1f872:	62 e0       	ldi	r22, 0x02	; 2
   1f874:	87 e0       	ldi	r24, 0x07	; 7
   1f876:	9d e2       	ldi	r25, 0x2D	; 45
   1f878:	0e 94 33 cf 	call	0x19e66	; 0x19e66 <dma_channel_set_interrupt_level>

	dma_set_callback(DMA_CHANNEL_DACB_CH0_B, isr_dma_dac_ch0_B);
   1f87c:	6b e7       	ldi	r22, 0x7B	; 123
   1f87e:	7c ef       	ldi	r23, 0xFC	; 252
   1f880:	81 e0       	ldi	r24, 0x01	; 1
   1f882:	0e 94 0a 53 	call	0xa614	; 0xa614 <dma_set_callback>
	dma_channel_set_interrupt_level(&dmach_dma1_conf, DMA_INT_LVL_MED);
   1f886:	62 e0       	ldi	r22, 0x02	; 2
   1f888:	82 e1       	ldi	r24, 0x12	; 18
   1f88a:	9d e2       	ldi	r25, 0x2D	; 45
   1f88c:	0e 94 33 cf 	call	0x19e66	; 0x19e66 <dma_channel_set_interrupt_level>

	dma_set_priority_mode(DMA_PRIMODE_CH01RR23_gc);
   1f890:	82 e0       	ldi	r24, 0x02	; 2
   1f892:	0e 94 95 ce 	call	0x19d2a	; 0x19d2a <dma_set_priority_mode>
	dma_set_double_buffer_mode(DMA_DBUFMODE_CH01_gc);
   1f896:	84 e0       	ldi	r24, 0x04	; 4
   1f898:	0e 94 b2 ce 	call	0x19d64	; 0x19d64 <dma_set_double_buffer_mode>

	dma_channel_write_config(DMA_CHANNEL_DACB_CH0_A, &dmach_dma0_conf);
   1f89c:	67 e0       	ldi	r22, 0x07	; 7
   1f89e:	7d e2       	ldi	r23, 0x2D	; 45
   1f8a0:	80 e0       	ldi	r24, 0x00	; 0
   1f8a2:	0e 94 31 54 	call	0xa862	; 0xa862 <dma_channel_write_config>
	dma_channel_write_config(DMA_CHANNEL_DACB_CH0_B, &dmach_dma1_conf);
   1f8a6:	62 e1       	ldi	r22, 0x12	; 18
   1f8a8:	7d e2       	ldi	r23, 0x2D	; 45
   1f8aa:	81 e0       	ldi	r24, 0x01	; 1
   1f8ac:	0e 94 31 54 	call	0xa862	; 0xa862 <dma_channel_write_config>
}
   1f8b0:	00 00       	nop
   1f8b2:	df 91       	pop	r29
   1f8b4:	cf 91       	pop	r28
   1f8b6:	08 95       	ret

0001f8b8 <isr_dma_dac_ch0_A>:

static void isr_dma_dac_ch0_A(enum dma_channel_status status)
{
   1f8b8:	0f 93       	push	r16
   1f8ba:	1f 93       	push	r17
   1f8bc:	cf 93       	push	r28
   1f8be:	df 93       	push	r29
   1f8c0:	1f 92       	push	r1
   1f8c2:	cd b7       	in	r28, 0x3d	; 61
   1f8c4:	de b7       	in	r29, 0x3e	; 62
   1f8c6:	89 83       	std	Y+1, r24	; 0x01
	dma_channel_enable(DMA_CHANNEL_DACB_CH0_B);
   1f8c8:	81 e0       	ldi	r24, 0x01	; 1
   1f8ca:	0e 94 cf ce 	call	0x19d9e	; 0x19d9e <dma_channel_enable>

	cpu_irq_enable();
   1f8ce:	78 94       	sei
	calc_next_frame(&dac_io_dac0_buf[0][0], &dds0_reg, &dds0_inc, &dds1_reg, &dds1_inc);
   1f8d0:	05 e2       	ldi	r16, 0x25	; 37
   1f8d2:	1d e2       	ldi	r17, 0x2D	; 45
   1f8d4:	21 e4       	ldi	r18, 0x41	; 65
   1f8d6:	30 e2       	ldi	r19, 0x20	; 32
   1f8d8:	4d e1       	ldi	r20, 0x1D	; 29
   1f8da:	5d e2       	ldi	r21, 0x2D	; 45
   1f8dc:	61 e2       	ldi	r22, 0x21	; 33
   1f8de:	7d e2       	ldi	r23, 0x2D	; 45
   1f8e0:	89 e2       	ldi	r24, 0x29	; 41
   1f8e2:	9d e2       	ldi	r25, 0x2D	; 45
   1f8e4:	0e 94 4e e5 	call	0x1ca9c	; 0x1ca9c <calc_next_frame>
}
   1f8e8:	00 00       	nop
   1f8ea:	0f 90       	pop	r0
   1f8ec:	df 91       	pop	r29
   1f8ee:	cf 91       	pop	r28
   1f8f0:	1f 91       	pop	r17
   1f8f2:	0f 91       	pop	r16
   1f8f4:	08 95       	ret

0001f8f6 <isr_dma_dac_ch0_B>:

static void isr_dma_dac_ch0_B(enum dma_channel_status status)
{
   1f8f6:	0f 93       	push	r16
   1f8f8:	1f 93       	push	r17
   1f8fa:	cf 93       	push	r28
   1f8fc:	df 93       	push	r29
   1f8fe:	1f 92       	push	r1
   1f900:	cd b7       	in	r28, 0x3d	; 61
   1f902:	de b7       	in	r29, 0x3e	; 62
   1f904:	89 83       	std	Y+1, r24	; 0x01
	dma_channel_enable(DMA_CHANNEL_DACB_CH0_A);
   1f906:	80 e0       	ldi	r24, 0x00	; 0
   1f908:	0e 94 cf ce 	call	0x19d9e	; 0x19d9e <dma_channel_enable>

	cpu_irq_enable();
   1f90c:	78 94       	sei
	calc_next_frame(&dac_io_dac0_buf[1][0], &dds0_reg, &dds0_inc, &dds1_reg, &dds1_inc);
   1f90e:	05 e2       	ldi	r16, 0x25	; 37
   1f910:	1d e2       	ldi	r17, 0x2D	; 45
   1f912:	21 e4       	ldi	r18, 0x41	; 65
   1f914:	30 e2       	ldi	r19, 0x20	; 32
   1f916:	4d e1       	ldi	r20, 0x1D	; 29
   1f918:	5d e2       	ldi	r21, 0x2D	; 45
   1f91a:	61 e2       	ldi	r22, 0x21	; 33
   1f91c:	7d e2       	ldi	r23, 0x2D	; 45
   1f91e:	89 e4       	ldi	r24, 0x49	; 73
   1f920:	9d e2       	ldi	r25, 0x2D	; 45
   1f922:	0e 94 4e e5 	call	0x1ca9c	; 0x1ca9c <calc_next_frame>
}
   1f926:	00 00       	nop
   1f928:	0f 90       	pop	r0
   1f92a:	df 91       	pop	r29
   1f92c:	cf 91       	pop	r28
   1f92e:	1f 91       	pop	r17
   1f930:	0f 91       	pop	r16
   1f932:	08 95       	ret

0001f934 <task_dac>:


/* The LOOP section */

static void task_dac(uint32_t now)
{	/* Calculation of the DDS increments */
   1f934:	2f 92       	push	r2
   1f936:	3f 92       	push	r3
   1f938:	4f 92       	push	r4
   1f93a:	5f 92       	push	r5
   1f93c:	6f 92       	push	r6
   1f93e:	7f 92       	push	r7
   1f940:	8f 92       	push	r8
   1f942:	9f 92       	push	r9
   1f944:	af 92       	push	r10
   1f946:	bf 92       	push	r11
   1f948:	cf 92       	push	r12
   1f94a:	df 92       	push	r13
   1f94c:	ef 92       	push	r14
   1f94e:	ff 92       	push	r15
   1f950:	0f 93       	push	r16
   1f952:	1f 93       	push	r17
   1f954:	cf 93       	push	r28
   1f956:	df 93       	push	r29
   1f958:	cd b7       	in	r28, 0x3d	; 61
   1f95a:	de b7       	in	r29, 0x3e	; 62
   1f95c:	66 97       	sbiw	r28, 0x16	; 22
   1f95e:	cd bf       	out	0x3d, r28	; 61
   1f960:	de bf       	out	0x3e, r29	; 62
   1f962:	6b 8b       	std	Y+19, r22	; 0x13
   1f964:	7c 8b       	std	Y+20, r23	; 0x14
   1f966:	8d 8b       	std	Y+21, r24	; 0x15
   1f968:	9e 8b       	std	Y+22, r25	; 0x16
	static uint32_t s_dds1_freq_mHz = 0UL;
	uint32_t l_dds0_freq_mHz, l_dds1_freq_mHz;

	/* Setting the pair of frequencies */
	{
		irqflags_t flags		= cpu_irq_save();
   1f96a:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1f96e:	89 83       	std	Y+1, r24	; 0x01
		l_dds0_freq_mHz			= dds0_freq_mHz;
   1f970:	80 91 39 20 	lds	r24, 0x2039	; 0x802039 <dds0_freq_mHz>
   1f974:	90 91 3a 20 	lds	r25, 0x203A	; 0x80203a <dds0_freq_mHz+0x1>
   1f978:	a0 91 3b 20 	lds	r26, 0x203B	; 0x80203b <dds0_freq_mHz+0x2>
   1f97c:	b0 91 3c 20 	lds	r27, 0x203C	; 0x80203c <dds0_freq_mHz+0x3>
   1f980:	8a 83       	std	Y+2, r24	; 0x02
   1f982:	9b 83       	std	Y+3, r25	; 0x03
   1f984:	ac 83       	std	Y+4, r26	; 0x04
   1f986:	bd 83       	std	Y+5, r27	; 0x05
		l_dds1_freq_mHz			= dds1_freq_mHz;
   1f988:	80 91 3d 20 	lds	r24, 0x203D	; 0x80203d <dds1_freq_mHz>
   1f98c:	90 91 3e 20 	lds	r25, 0x203E	; 0x80203e <dds1_freq_mHz+0x1>
   1f990:	a0 91 3f 20 	lds	r26, 0x203F	; 0x80203f <dds1_freq_mHz+0x2>
   1f994:	b0 91 40 20 	lds	r27, 0x2040	; 0x802040 <dds1_freq_mHz+0x3>
   1f998:	8e 83       	std	Y+6, r24	; 0x06
   1f99a:	9f 83       	std	Y+7, r25	; 0x07
   1f99c:	a8 87       	std	Y+8, r26	; 0x08
   1f99e:	b9 87       	std	Y+9, r27	; 0x09
		cpu_irq_restore(flags);
   1f9a0:	89 81       	ldd	r24, Y+1	; 0x01
   1f9a2:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
	}

	if ((l_dds0_freq_mHz != s_dds0_freq_mHz) || (l_dds1_freq_mHz != s_dds1_freq_mHz)) {
   1f9a6:	80 91 85 2d 	lds	r24, 0x2D85	; 0x802d85 <s_dds0_freq_mHz.8687>
   1f9aa:	90 91 86 2d 	lds	r25, 0x2D86	; 0x802d86 <s_dds0_freq_mHz.8687+0x1>
   1f9ae:	a0 91 87 2d 	lds	r26, 0x2D87	; 0x802d87 <s_dds0_freq_mHz.8687+0x2>
   1f9b2:	b0 91 88 2d 	lds	r27, 0x2D88	; 0x802d88 <s_dds0_freq_mHz.8687+0x3>
   1f9b6:	2a 81       	ldd	r18, Y+2	; 0x02
   1f9b8:	3b 81       	ldd	r19, Y+3	; 0x03
   1f9ba:	4c 81       	ldd	r20, Y+4	; 0x04
   1f9bc:	5d 81       	ldd	r21, Y+5	; 0x05
   1f9be:	28 17       	cp	r18, r24
   1f9c0:	39 07       	cpc	r19, r25
   1f9c2:	4a 07       	cpc	r20, r26
   1f9c4:	5b 07       	cpc	r21, r27
   1f9c6:	91 f4       	brne	.+36     	; 0x1f9ec <task_dac+0xb8>
   1f9c8:	80 91 89 2d 	lds	r24, 0x2D89	; 0x802d89 <s_dds1_freq_mHz.8688>
   1f9cc:	90 91 8a 2d 	lds	r25, 0x2D8A	; 0x802d8a <s_dds1_freq_mHz.8688+0x1>
   1f9d0:	a0 91 8b 2d 	lds	r26, 0x2D8B	; 0x802d8b <s_dds1_freq_mHz.8688+0x2>
   1f9d4:	b0 91 8c 2d 	lds	r27, 0x2D8C	; 0x802d8c <s_dds1_freq_mHz.8688+0x3>
   1f9d8:	2e 81       	ldd	r18, Y+6	; 0x06
   1f9da:	3f 81       	ldd	r19, Y+7	; 0x07
   1f9dc:	48 85       	ldd	r20, Y+8	; 0x08
   1f9de:	59 85       	ldd	r21, Y+9	; 0x09
   1f9e0:	28 17       	cp	r18, r24
   1f9e2:	39 07       	cpc	r19, r25
   1f9e4:	4a 07       	cpc	r20, r26
   1f9e6:	5b 07       	cpc	r21, r27
   1f9e8:	09 f4       	brne	.+2      	; 0x1f9ec <task_dac+0xb8>
   1f9ea:	f8 c0       	rjmp	.+496    	; 0x1fbdc <task_dac+0x2a8>
		/* DDS increment calculation */
		uint32_t l_dds0_inc = (uint32_t) (((uint64_t)dds0_freq_mHz * UINT32_MAX) / (DAC_RATE_OF_CONV * 1000UL));
   1f9ec:	80 91 39 20 	lds	r24, 0x2039	; 0x802039 <dds0_freq_mHz>
   1f9f0:	90 91 3a 20 	lds	r25, 0x203A	; 0x80203a <dds0_freq_mHz+0x1>
   1f9f4:	a0 91 3b 20 	lds	r26, 0x203B	; 0x80203b <dds0_freq_mHz+0x2>
   1f9f8:	b0 91 3c 20 	lds	r27, 0x203C	; 0x80203c <dds0_freq_mHz+0x3>
   1f9fc:	1c 01       	movw	r2, r24
   1f9fe:	2d 01       	movw	r4, r26
   1fa00:	61 2c       	mov	r6, r1
   1fa02:	71 2c       	mov	r7, r1
   1fa04:	43 01       	movw	r8, r6
   1fa06:	aa 24       	eor	r10, r10
   1fa08:	aa 94       	dec	r10
   1fa0a:	bb 24       	eor	r11, r11
   1fa0c:	ba 94       	dec	r11
   1fa0e:	cc 24       	eor	r12, r12
   1fa10:	ca 94       	dec	r12
   1fa12:	dd 24       	eor	r13, r13
   1fa14:	da 94       	dec	r13
   1fa16:	e1 2c       	mov	r14, r1
   1fa18:	f1 2c       	mov	r15, r1
   1fa1a:	00 e0       	ldi	r16, 0x00	; 0
   1fa1c:	10 e0       	ldi	r17, 0x00	; 0
   1fa1e:	22 2d       	mov	r18, r2
   1fa20:	33 2d       	mov	r19, r3
   1fa22:	44 2d       	mov	r20, r4
   1fa24:	55 2d       	mov	r21, r5
   1fa26:	66 2d       	mov	r22, r6
   1fa28:	77 2d       	mov	r23, r7
   1fa2a:	88 2d       	mov	r24, r8
   1fa2c:	99 2d       	mov	r25, r9
   1fa2e:	0f 94 10 2f 	call	0x25e20	; 0x25e20 <__muldi3>
   1fa32:	a2 2e       	mov	r10, r18
   1fa34:	b3 2e       	mov	r11, r19
   1fa36:	c4 2e       	mov	r12, r20
   1fa38:	d5 2e       	mov	r13, r21
   1fa3a:	e6 2e       	mov	r14, r22
   1fa3c:	f7 2e       	mov	r15, r23
   1fa3e:	08 2f       	mov	r16, r24
   1fa40:	19 2f       	mov	r17, r25
   1fa42:	2a 2c       	mov	r2, r10
   1fa44:	3b 2c       	mov	r3, r11
   1fa46:	4c 2c       	mov	r4, r12
   1fa48:	5d 2c       	mov	r5, r13
   1fa4a:	6e 2c       	mov	r6, r14
   1fa4c:	7f 2c       	mov	r7, r15
   1fa4e:	80 2e       	mov	r8, r16
   1fa50:	91 2e       	mov	r9, r17
   1fa52:	a1 2c       	mov	r10, r1
   1fa54:	0f 2e       	mov	r0, r31
   1fa56:	fc e6       	ldi	r31, 0x6C	; 108
   1fa58:	bf 2e       	mov	r11, r31
   1fa5a:	f0 2d       	mov	r31, r0
   1fa5c:	0f 2e       	mov	r0, r31
   1fa5e:	fc ed       	ldi	r31, 0xDC	; 220
   1fa60:	cf 2e       	mov	r12, r31
   1fa62:	f0 2d       	mov	r31, r0
   1fa64:	68 94       	set
   1fa66:	dd 24       	eor	r13, r13
   1fa68:	d1 f8       	bld	r13, 1
   1fa6a:	e1 2c       	mov	r14, r1
   1fa6c:	f1 2c       	mov	r15, r1
   1fa6e:	00 e0       	ldi	r16, 0x00	; 0
   1fa70:	10 e0       	ldi	r17, 0x00	; 0
   1fa72:	22 2d       	mov	r18, r2
   1fa74:	33 2d       	mov	r19, r3
   1fa76:	44 2d       	mov	r20, r4
   1fa78:	55 2d       	mov	r21, r5
   1fa7a:	66 2d       	mov	r22, r6
   1fa7c:	77 2d       	mov	r23, r7
   1fa7e:	88 2d       	mov	r24, r8
   1fa80:	99 2d       	mov	r25, r9
   1fa82:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
   1fa86:	a2 2e       	mov	r10, r18
   1fa88:	b3 2e       	mov	r11, r19
   1fa8a:	c4 2e       	mov	r12, r20
   1fa8c:	d5 2e       	mov	r13, r21
   1fa8e:	e6 2e       	mov	r14, r22
   1fa90:	f7 2e       	mov	r15, r23
   1fa92:	08 2f       	mov	r16, r24
   1fa94:	19 2f       	mov	r17, r25
   1fa96:	2a 2d       	mov	r18, r10
   1fa98:	3b 2d       	mov	r19, r11
   1fa9a:	4c 2d       	mov	r20, r12
   1fa9c:	5d 2d       	mov	r21, r13
   1fa9e:	6e 2d       	mov	r22, r14
   1faa0:	7f 2d       	mov	r23, r15
   1faa2:	80 2f       	mov	r24, r16
   1faa4:	91 2f       	mov	r25, r17
   1faa6:	2a 87       	std	Y+10, r18	; 0x0a
   1faa8:	3b 87       	std	Y+11, r19	; 0x0b
   1faaa:	4c 87       	std	Y+12, r20	; 0x0c
   1faac:	5d 87       	std	Y+13, r21	; 0x0d
		uint32_t l_dds1_inc = (uint32_t) (((uint64_t)dds1_freq_mHz * UINT32_MAX) / (DAC_RATE_OF_CONV * 1000UL));
   1faae:	80 91 3d 20 	lds	r24, 0x203D	; 0x80203d <dds1_freq_mHz>
   1fab2:	90 91 3e 20 	lds	r25, 0x203E	; 0x80203e <dds1_freq_mHz+0x1>
   1fab6:	a0 91 3f 20 	lds	r26, 0x203F	; 0x80203f <dds1_freq_mHz+0x2>
   1faba:	b0 91 40 20 	lds	r27, 0x2040	; 0x802040 <dds1_freq_mHz+0x3>
   1fabe:	1c 01       	movw	r2, r24
   1fac0:	2d 01       	movw	r4, r26
   1fac2:	61 2c       	mov	r6, r1
   1fac4:	71 2c       	mov	r7, r1
   1fac6:	43 01       	movw	r8, r6
   1fac8:	aa 24       	eor	r10, r10
   1faca:	aa 94       	dec	r10
   1facc:	bb 24       	eor	r11, r11
   1face:	ba 94       	dec	r11
   1fad0:	cc 24       	eor	r12, r12
   1fad2:	ca 94       	dec	r12
   1fad4:	dd 24       	eor	r13, r13
   1fad6:	da 94       	dec	r13
   1fad8:	e1 2c       	mov	r14, r1
   1fada:	f1 2c       	mov	r15, r1
   1fadc:	00 e0       	ldi	r16, 0x00	; 0
   1fade:	10 e0       	ldi	r17, 0x00	; 0
   1fae0:	22 2d       	mov	r18, r2
   1fae2:	33 2d       	mov	r19, r3
   1fae4:	44 2d       	mov	r20, r4
   1fae6:	55 2d       	mov	r21, r5
   1fae8:	66 2d       	mov	r22, r6
   1faea:	77 2d       	mov	r23, r7
   1faec:	88 2d       	mov	r24, r8
   1faee:	99 2d       	mov	r25, r9
   1faf0:	0f 94 10 2f 	call	0x25e20	; 0x25e20 <__muldi3>
   1faf4:	a2 2e       	mov	r10, r18
   1faf6:	b3 2e       	mov	r11, r19
   1faf8:	c4 2e       	mov	r12, r20
   1fafa:	d5 2e       	mov	r13, r21
   1fafc:	e6 2e       	mov	r14, r22
   1fafe:	f7 2e       	mov	r15, r23
   1fb00:	08 2f       	mov	r16, r24
   1fb02:	19 2f       	mov	r17, r25
   1fb04:	2a 2c       	mov	r2, r10
   1fb06:	3b 2c       	mov	r3, r11
   1fb08:	4c 2c       	mov	r4, r12
   1fb0a:	5d 2c       	mov	r5, r13
   1fb0c:	6e 2c       	mov	r6, r14
   1fb0e:	7f 2c       	mov	r7, r15
   1fb10:	80 2e       	mov	r8, r16
   1fb12:	91 2e       	mov	r9, r17
   1fb14:	a1 2c       	mov	r10, r1
   1fb16:	0f 2e       	mov	r0, r31
   1fb18:	fc e6       	ldi	r31, 0x6C	; 108
   1fb1a:	bf 2e       	mov	r11, r31
   1fb1c:	f0 2d       	mov	r31, r0
   1fb1e:	0f 2e       	mov	r0, r31
   1fb20:	fc ed       	ldi	r31, 0xDC	; 220
   1fb22:	cf 2e       	mov	r12, r31
   1fb24:	f0 2d       	mov	r31, r0
   1fb26:	68 94       	set
   1fb28:	dd 24       	eor	r13, r13
   1fb2a:	d1 f8       	bld	r13, 1
   1fb2c:	e1 2c       	mov	r14, r1
   1fb2e:	f1 2c       	mov	r15, r1
   1fb30:	00 e0       	ldi	r16, 0x00	; 0
   1fb32:	10 e0       	ldi	r17, 0x00	; 0
   1fb34:	22 2d       	mov	r18, r2
   1fb36:	33 2d       	mov	r19, r3
   1fb38:	44 2d       	mov	r20, r4
   1fb3a:	55 2d       	mov	r21, r5
   1fb3c:	66 2d       	mov	r22, r6
   1fb3e:	77 2d       	mov	r23, r7
   1fb40:	88 2d       	mov	r24, r8
   1fb42:	99 2d       	mov	r25, r9
   1fb44:	0f 94 8e 2f 	call	0x25f1c	; 0x25f1c <__udivdi3>
   1fb48:	a2 2e       	mov	r10, r18
   1fb4a:	b3 2e       	mov	r11, r19
   1fb4c:	c4 2e       	mov	r12, r20
   1fb4e:	d5 2e       	mov	r13, r21
   1fb50:	e6 2e       	mov	r14, r22
   1fb52:	f7 2e       	mov	r15, r23
   1fb54:	08 2f       	mov	r16, r24
   1fb56:	19 2f       	mov	r17, r25
   1fb58:	2a 2d       	mov	r18, r10
   1fb5a:	3b 2d       	mov	r19, r11
   1fb5c:	4c 2d       	mov	r20, r12
   1fb5e:	5d 2d       	mov	r21, r13
   1fb60:	6e 2d       	mov	r22, r14
   1fb62:	7f 2d       	mov	r23, r15
   1fb64:	80 2f       	mov	r24, r16
   1fb66:	91 2f       	mov	r25, r17
   1fb68:	2e 87       	std	Y+14, r18	; 0x0e
   1fb6a:	3f 87       	std	Y+15, r19	; 0x0f
   1fb6c:	48 8b       	std	Y+16, r20	; 0x10
   1fb6e:	59 8b       	std	Y+17, r21	; 0x11
		s_dds0_freq_mHz = l_dds0_freq_mHz;
   1fb70:	8a 81       	ldd	r24, Y+2	; 0x02
   1fb72:	9b 81       	ldd	r25, Y+3	; 0x03
   1fb74:	ac 81       	ldd	r26, Y+4	; 0x04
   1fb76:	bd 81       	ldd	r27, Y+5	; 0x05
   1fb78:	80 93 85 2d 	sts	0x2D85, r24	; 0x802d85 <s_dds0_freq_mHz.8687>
   1fb7c:	90 93 86 2d 	sts	0x2D86, r25	; 0x802d86 <s_dds0_freq_mHz.8687+0x1>
   1fb80:	a0 93 87 2d 	sts	0x2D87, r26	; 0x802d87 <s_dds0_freq_mHz.8687+0x2>
   1fb84:	b0 93 88 2d 	sts	0x2D88, r27	; 0x802d88 <s_dds0_freq_mHz.8687+0x3>
		s_dds1_freq_mHz = l_dds1_freq_mHz;
   1fb88:	8e 81       	ldd	r24, Y+6	; 0x06
   1fb8a:	9f 81       	ldd	r25, Y+7	; 0x07
   1fb8c:	a8 85       	ldd	r26, Y+8	; 0x08
   1fb8e:	b9 85       	ldd	r27, Y+9	; 0x09
   1fb90:	80 93 89 2d 	sts	0x2D89, r24	; 0x802d89 <s_dds1_freq_mHz.8688>
   1fb94:	90 93 8a 2d 	sts	0x2D8A, r25	; 0x802d8a <s_dds1_freq_mHz.8688+0x1>
   1fb98:	a0 93 8b 2d 	sts	0x2D8B, r26	; 0x802d8b <s_dds1_freq_mHz.8688+0x2>
   1fb9c:	b0 93 8c 2d 	sts	0x2D8C, r27	; 0x802d8c <s_dds1_freq_mHz.8688+0x3>

		/* Setting the pair of increments */
		{
			irqflags_t flags	= cpu_irq_save();
   1fba0:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1fba4:	8a 8b       	std	Y+18, r24	; 0x12
			dds0_inc			= l_dds0_inc;
   1fba6:	8a 85       	ldd	r24, Y+10	; 0x0a
   1fba8:	9b 85       	ldd	r25, Y+11	; 0x0b
   1fbaa:	ac 85       	ldd	r26, Y+12	; 0x0c
   1fbac:	bd 85       	ldd	r27, Y+13	; 0x0d
   1fbae:	80 93 1d 2d 	sts	0x2D1D, r24	; 0x802d1d <dds0_inc>
   1fbb2:	90 93 1e 2d 	sts	0x2D1E, r25	; 0x802d1e <dds0_inc+0x1>
   1fbb6:	a0 93 1f 2d 	sts	0x2D1F, r26	; 0x802d1f <dds0_inc+0x2>
   1fbba:	b0 93 20 2d 	sts	0x2D20, r27	; 0x802d20 <dds0_inc+0x3>
			dds1_inc			= l_dds1_inc;
   1fbbe:	8e 85       	ldd	r24, Y+14	; 0x0e
   1fbc0:	9f 85       	ldd	r25, Y+15	; 0x0f
   1fbc2:	a8 89       	ldd	r26, Y+16	; 0x10
   1fbc4:	b9 89       	ldd	r27, Y+17	; 0x11
   1fbc6:	80 93 25 2d 	sts	0x2D25, r24	; 0x802d25 <dds1_inc>
   1fbca:	90 93 26 2d 	sts	0x2D26, r25	; 0x802d26 <dds1_inc+0x1>
   1fbce:	a0 93 27 2d 	sts	0x2D27, r26	; 0x802d27 <dds1_inc+0x2>
   1fbd2:	b0 93 28 2d 	sts	0x2D28, r27	; 0x802d28 <dds1_inc+0x3>
			cpu_irq_restore(flags);
   1fbd6:	8a 89       	ldd	r24, Y+18	; 0x12
   1fbd8:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
		}
	}
}
   1fbdc:	00 00       	nop
   1fbde:	66 96       	adiw	r28, 0x16	; 22
   1fbe0:	cd bf       	out	0x3d, r28	; 61
   1fbe2:	de bf       	out	0x3e, r29	; 62
   1fbe4:	df 91       	pop	r29
   1fbe6:	cf 91       	pop	r28
   1fbe8:	1f 91       	pop	r17
   1fbea:	0f 91       	pop	r16
   1fbec:	ff 90       	pop	r15
   1fbee:	ef 90       	pop	r14
   1fbf0:	df 90       	pop	r13
   1fbf2:	cf 90       	pop	r12
   1fbf4:	bf 90       	pop	r11
   1fbf6:	af 90       	pop	r10
   1fbf8:	9f 90       	pop	r9
   1fbfa:	8f 90       	pop	r8
   1fbfc:	7f 90       	pop	r7
   1fbfe:	6f 90       	pop	r6
   1fc00:	5f 90       	pop	r5
   1fc02:	4f 90       	pop	r4
   1fc04:	3f 90       	pop	r3
   1fc06:	2f 90       	pop	r2
   1fc08:	08 95       	ret

0001fc0a <task_adc>:

static void task_adc(uint32_t now)
{	/* Calculations of the ADC values for the presentation layer */
   1fc0a:	ef 92       	push	r14
   1fc0c:	ff 92       	push	r15
   1fc0e:	0f 93       	push	r16
   1fc10:	1f 93       	push	r17
   1fc12:	cf 93       	push	r28
   1fc14:	df 93       	push	r29
   1fc16:	cd b7       	in	r28, 0x3d	; 61
   1fc18:	de b7       	in	r29, 0x3e	; 62
   1fc1a:	e0 97       	sbiw	r28, 0x30	; 48
   1fc1c:	cd bf       	out	0x3d, r28	; 61
   1fc1e:	de bf       	out	0x3e, r29	; 62
   1fc20:	6d a7       	std	Y+45, r22	; 0x2d
   1fc22:	7e a7       	std	Y+46, r23	; 0x2e
   1fc24:	8f a7       	std	Y+47, r24	; 0x2f
   1fc26:	98 ab       	std	Y+48, r25	; 0x30
	static uint32_t adc_last = 0;

	if ((now - adc_last) >= 500 || (now < adc_last)) {
   1fc28:	80 91 8d 2d 	lds	r24, 0x2D8D	; 0x802d8d <adc_last.8698>
   1fc2c:	90 91 8e 2d 	lds	r25, 0x2D8E	; 0x802d8e <adc_last.8698+0x1>
   1fc30:	a0 91 8f 2d 	lds	r26, 0x2D8F	; 0x802d8f <adc_last.8698+0x2>
   1fc34:	b0 91 90 2d 	lds	r27, 0x2D90	; 0x802d90 <adc_last.8698+0x3>
   1fc38:	2d a5       	ldd	r18, Y+45	; 0x2d
   1fc3a:	3e a5       	ldd	r19, Y+46	; 0x2e
   1fc3c:	4f a5       	ldd	r20, Y+47	; 0x2f
   1fc3e:	58 a9       	ldd	r21, Y+48	; 0x30
   1fc40:	79 01       	movw	r14, r18
   1fc42:	8a 01       	movw	r16, r20
   1fc44:	e8 1a       	sub	r14, r24
   1fc46:	f9 0a       	sbc	r15, r25
   1fc48:	0a 0b       	sbc	r16, r26
   1fc4a:	1b 0b       	sbc	r17, r27
   1fc4c:	d8 01       	movw	r26, r16
   1fc4e:	c7 01       	movw	r24, r14
   1fc50:	84 3f       	cpi	r24, 0xF4	; 244
   1fc52:	91 40       	sbci	r25, 0x01	; 1
   1fc54:	a1 05       	cpc	r26, r1
   1fc56:	b1 05       	cpc	r27, r1
   1fc58:	90 f4       	brcc	.+36     	; 0x1fc7e <task_adc+0x74>
   1fc5a:	80 91 8d 2d 	lds	r24, 0x2D8D	; 0x802d8d <adc_last.8698>
   1fc5e:	90 91 8e 2d 	lds	r25, 0x2D8E	; 0x802d8e <adc_last.8698+0x1>
   1fc62:	a0 91 8f 2d 	lds	r26, 0x2D8F	; 0x802d8f <adc_last.8698+0x2>
   1fc66:	b0 91 90 2d 	lds	r27, 0x2D90	; 0x802d90 <adc_last.8698+0x3>
   1fc6a:	2d a5       	ldd	r18, Y+45	; 0x2d
   1fc6c:	3e a5       	ldd	r19, Y+46	; 0x2e
   1fc6e:	4f a5       	ldd	r20, Y+47	; 0x2f
   1fc70:	58 a9       	ldd	r21, Y+48	; 0x30
   1fc72:	28 17       	cp	r18, r24
   1fc74:	39 07       	cpc	r19, r25
   1fc76:	4a 07       	cpc	r20, r26
   1fc78:	5b 07       	cpc	r21, r27
   1fc7a:	08 f0       	brcs	.+2      	; 0x1fc7e <task_adc+0x74>
   1fc7c:	95 c1       	rjmp	.+810    	; 0x1ffa8 <task_adc+0x39e>
		uint32_t l_adc_vctcxo_cur, l_adc_5v0_cur, l_adc_vbat_cur, l_adc_io_adc4_cur, l_adc_io_adc5_cur;
		uint32_t l_adc_silence_cur, l_adc_temp_cur;

		adc_last = now;
   1fc7e:	8d a5       	ldd	r24, Y+45	; 0x2d
   1fc80:	9e a5       	ldd	r25, Y+46	; 0x2e
   1fc82:	af a5       	ldd	r26, Y+47	; 0x2f
   1fc84:	b8 a9       	ldd	r27, Y+48	; 0x30
   1fc86:	80 93 8d 2d 	sts	0x2D8D, r24	; 0x802d8d <adc_last.8698>
   1fc8a:	90 93 8e 2d 	sts	0x2D8E, r25	; 0x802d8e <adc_last.8698+0x1>
   1fc8e:	a0 93 8f 2d 	sts	0x2D8F, r26	; 0x802d8f <adc_last.8698+0x2>
   1fc92:	b0 93 90 2d 	sts	0x2D90, r27	; 0x802d90 <adc_last.8698+0x3>

		/* Getting a copy of the values */
		{
			irqflags_t flags	= cpu_irq_save();
   1fc96:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1fc9a:	89 83       	std	Y+1, r24	; 0x01
			l_adc_vctcxo_cur	= g_adc_vctcxo_cur;
   1fc9c:	80 91 7f 2a 	lds	r24, 0x2A7F	; 0x802a7f <g_adc_vctcxo_cur>
   1fca0:	90 91 80 2a 	lds	r25, 0x2A80	; 0x802a80 <g_adc_vctcxo_cur+0x1>
   1fca4:	a0 91 81 2a 	lds	r26, 0x2A81	; 0x802a81 <g_adc_vctcxo_cur+0x2>
   1fca8:	b0 91 82 2a 	lds	r27, 0x2A82	; 0x802a82 <g_adc_vctcxo_cur+0x3>
   1fcac:	8a 83       	std	Y+2, r24	; 0x02
   1fcae:	9b 83       	std	Y+3, r25	; 0x03
   1fcb0:	ac 83       	std	Y+4, r26	; 0x04
   1fcb2:	bd 83       	std	Y+5, r27	; 0x05
			l_adc_5v0_cur		= g_adc_5v0_cur;
   1fcb4:	80 91 89 2a 	lds	r24, 0x2A89	; 0x802a89 <g_adc_5v0_cur>
   1fcb8:	90 91 8a 2a 	lds	r25, 0x2A8A	; 0x802a8a <g_adc_5v0_cur+0x1>
   1fcbc:	a0 91 8b 2a 	lds	r26, 0x2A8B	; 0x802a8b <g_adc_5v0_cur+0x2>
   1fcc0:	b0 91 8c 2a 	lds	r27, 0x2A8C	; 0x802a8c <g_adc_5v0_cur+0x3>
   1fcc4:	8e 83       	std	Y+6, r24	; 0x06
   1fcc6:	9f 83       	std	Y+7, r25	; 0x07
   1fcc8:	a8 87       	std	Y+8, r26	; 0x08
   1fcca:	b9 87       	std	Y+9, r27	; 0x09
			l_adc_vbat_cur		= g_adc_vbat_cur;
   1fccc:	80 91 93 2a 	lds	r24, 0x2A93	; 0x802a93 <g_adc_vbat_cur>
   1fcd0:	90 91 94 2a 	lds	r25, 0x2A94	; 0x802a94 <g_adc_vbat_cur+0x1>
   1fcd4:	a0 91 95 2a 	lds	r26, 0x2A95	; 0x802a95 <g_adc_vbat_cur+0x2>
   1fcd8:	b0 91 96 2a 	lds	r27, 0x2A96	; 0x802a96 <g_adc_vbat_cur+0x3>
   1fcdc:	8a 87       	std	Y+10, r24	; 0x0a
   1fcde:	9b 87       	std	Y+11, r25	; 0x0b
   1fce0:	ac 87       	std	Y+12, r26	; 0x0c
   1fce2:	bd 87       	std	Y+13, r27	; 0x0d
			l_adc_io_adc4_cur	= g_adc_io_adc4_cur;
   1fce4:	80 91 9d 2a 	lds	r24, 0x2A9D	; 0x802a9d <g_adc_io_adc4_cur>
   1fce8:	90 91 9e 2a 	lds	r25, 0x2A9E	; 0x802a9e <g_adc_io_adc4_cur+0x1>
   1fcec:	a0 91 9f 2a 	lds	r26, 0x2A9F	; 0x802a9f <g_adc_io_adc4_cur+0x2>
   1fcf0:	b0 91 a0 2a 	lds	r27, 0x2AA0	; 0x802aa0 <g_adc_io_adc4_cur+0x3>
   1fcf4:	8e 87       	std	Y+14, r24	; 0x0e
   1fcf6:	9f 87       	std	Y+15, r25	; 0x0f
   1fcf8:	a8 8b       	std	Y+16, r26	; 0x10
   1fcfa:	b9 8b       	std	Y+17, r27	; 0x11
			l_adc_io_adc5_cur	= g_adc_io_adc5_cur;
   1fcfc:	80 91 a7 2a 	lds	r24, 0x2AA7	; 0x802aa7 <g_adc_io_adc5_cur>
   1fd00:	90 91 a8 2a 	lds	r25, 0x2AA8	; 0x802aa8 <g_adc_io_adc5_cur+0x1>
   1fd04:	a0 91 a9 2a 	lds	r26, 0x2AA9	; 0x802aa9 <g_adc_io_adc5_cur+0x2>
   1fd08:	b0 91 aa 2a 	lds	r27, 0x2AAA	; 0x802aaa <g_adc_io_adc5_cur+0x3>
   1fd0c:	8a 8b       	std	Y+18, r24	; 0x12
   1fd0e:	9b 8b       	std	Y+19, r25	; 0x13
   1fd10:	ac 8b       	std	Y+20, r26	; 0x14
   1fd12:	bd 8b       	std	Y+21, r27	; 0x15
			l_adc_silence_cur	= g_adc_silence_cur;
   1fd14:	80 91 b1 2a 	lds	r24, 0x2AB1	; 0x802ab1 <g_adc_silence_cur>
   1fd18:	90 91 b2 2a 	lds	r25, 0x2AB2	; 0x802ab2 <g_adc_silence_cur+0x1>
   1fd1c:	a0 91 b3 2a 	lds	r26, 0x2AB3	; 0x802ab3 <g_adc_silence_cur+0x2>
   1fd20:	b0 91 b4 2a 	lds	r27, 0x2AB4	; 0x802ab4 <g_adc_silence_cur+0x3>
   1fd24:	8e 8b       	std	Y+22, r24	; 0x16
   1fd26:	9f 8b       	std	Y+23, r25	; 0x17
   1fd28:	a8 8f       	std	Y+24, r26	; 0x18
   1fd2a:	b9 8f       	std	Y+25, r27	; 0x19
			l_adc_temp_cur		= g_adc_temp_cur;
   1fd2c:	80 91 bb 2a 	lds	r24, 0x2ABB	; 0x802abb <g_adc_temp_cur>
   1fd30:	90 91 bc 2a 	lds	r25, 0x2ABC	; 0x802abc <g_adc_temp_cur+0x1>
   1fd34:	a0 91 bd 2a 	lds	r26, 0x2ABD	; 0x802abd <g_adc_temp_cur+0x2>
   1fd38:	b0 91 be 2a 	lds	r27, 0x2ABE	; 0x802abe <g_adc_temp_cur+0x3>
   1fd3c:	8a 8f       	std	Y+26, r24	; 0x1a
   1fd3e:	9b 8f       	std	Y+27, r25	; 0x1b
   1fd40:	ac 8f       	std	Y+28, r26	; 0x1c
   1fd42:	bd 8f       	std	Y+29, r27	; 0x1d
			cpu_irq_restore(flags);
   1fd44:	89 81       	ldd	r24, Y+1	; 0x01
   1fd46:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
		}

		int16_t l_adc_vctcxo_volt_1000	= (int16_t) (((( 1000UL * l_adc_vctcxo_cur  * C_VCC_3V0_AREF_VOLTS                   ) / C_ADC_STEPS))  - 1000 * C_VCTCXO_DELTA_VOLTS);
   1fd4a:	2a 81       	ldd	r18, Y+2	; 0x02
   1fd4c:	3b 81       	ldd	r19, Y+3	; 0x03
   1fd4e:	4c 81       	ldd	r20, Y+4	; 0x04
   1fd50:	5d 81       	ldd	r21, Y+5	; 0x05
   1fd52:	88 eb       	ldi	r24, 0xB8	; 184
   1fd54:	9b e0       	ldi	r25, 0x0B	; 11
   1fd56:	dc 01       	movw	r26, r24
   1fd58:	0f 94 06 2f 	call	0x25e0c	; 0x25e0c <__muluhisi3>
   1fd5c:	dc 01       	movw	r26, r24
   1fd5e:	cb 01       	movw	r24, r22
   1fd60:	07 2e       	mov	r0, r23
   1fd62:	74 e1       	ldi	r23, 0x14	; 20
   1fd64:	b6 95       	lsr	r27
   1fd66:	a7 95       	ror	r26
   1fd68:	97 95       	ror	r25
   1fd6a:	87 95       	ror	r24
   1fd6c:	7a 95       	dec	r23
   1fd6e:	d1 f7       	brne	.-12     	; 0x1fd64 <task_adc+0x15a>
   1fd70:	70 2d       	mov	r23, r0
   1fd72:	bc 01       	movw	r22, r24
   1fd74:	cd 01       	movw	r24, r26
   1fd76:	0f 94 92 27 	call	0x24f24	; 0x24f24 <__floatunsisf>
   1fd7a:	dc 01       	movw	r26, r24
   1fd7c:	cb 01       	movw	r24, r22
   1fd7e:	20 e0       	ldi	r18, 0x00	; 0
   1fd80:	30 e0       	ldi	r19, 0x00	; 0
   1fd82:	4c e3       	ldi	r20, 0x3C	; 60
   1fd84:	52 e4       	ldi	r21, 0x42	; 66
   1fd86:	bc 01       	movw	r22, r24
   1fd88:	cd 01       	movw	r24, r26
   1fd8a:	0f 94 53 26 	call	0x24ca6	; 0x24ca6 <__subsf3>
   1fd8e:	dc 01       	movw	r26, r24
   1fd90:	cb 01       	movw	r24, r22
   1fd92:	bc 01       	movw	r22, r24
   1fd94:	cd 01       	movw	r24, r26
   1fd96:	0f 94 61 27 	call	0x24ec2	; 0x24ec2 <__fixsfsi>
   1fd9a:	dc 01       	movw	r26, r24
   1fd9c:	cb 01       	movw	r24, r22
   1fd9e:	8e 8f       	std	Y+30, r24	; 0x1e
   1fda0:	9f 8f       	std	Y+31, r25	; 0x1f
		int16_t l_adc_5v0_volt_1000		= (int16_t) (((  1000UL * l_adc_5v0_cur     * C_VCC_3V0_AREF_VOLTS * C_VCC_5V0_MULT  ) / C_ADC_STEPS));
   1fda2:	2e 81       	ldd	r18, Y+6	; 0x06
   1fda4:	3f 81       	ldd	r19, Y+7	; 0x07
   1fda6:	48 85       	ldd	r20, Y+8	; 0x08
   1fda8:	59 85       	ldd	r21, Y+9	; 0x09
   1fdaa:	88 eb       	ldi	r24, 0xB8	; 184
   1fdac:	9b e0       	ldi	r25, 0x0B	; 11
   1fdae:	dc 01       	movw	r26, r24
   1fdb0:	0f 94 06 2f 	call	0x25e0c	; 0x25e0c <__muluhisi3>
   1fdb4:	dc 01       	movw	r26, r24
   1fdb6:	cb 01       	movw	r24, r22
   1fdb8:	bc 01       	movw	r22, r24
   1fdba:	cd 01       	movw	r24, r26
   1fdbc:	0f 94 92 27 	call	0x24f24	; 0x24f24 <__floatunsisf>
   1fdc0:	dc 01       	movw	r26, r24
   1fdc2:	cb 01       	movw	r24, r22
   1fdc4:	29 ed       	ldi	r18, 0xD9	; 217
   1fdc6:	38 ed       	ldi	r19, 0xD8	; 216
   1fdc8:	4a e1       	ldi	r20, 0x1A	; 26
   1fdca:	50 e4       	ldi	r21, 0x40	; 64
   1fdcc:	bc 01       	movw	r22, r24
   1fdce:	cd 01       	movw	r24, r26
   1fdd0:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   1fdd4:	dc 01       	movw	r26, r24
   1fdd6:	cb 01       	movw	r24, r22
   1fdd8:	20 e0       	ldi	r18, 0x00	; 0
   1fdda:	30 e0       	ldi	r19, 0x00	; 0
   1fddc:	40 e8       	ldi	r20, 0x80	; 128
   1fdde:	59 e4       	ldi	r21, 0x49	; 73
   1fde0:	bc 01       	movw	r22, r24
   1fde2:	cd 01       	movw	r24, r26
   1fde4:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   1fde8:	dc 01       	movw	r26, r24
   1fdea:	cb 01       	movw	r24, r22
   1fdec:	bc 01       	movw	r22, r24
   1fdee:	cd 01       	movw	r24, r26
   1fdf0:	0f 94 61 27 	call	0x24ec2	; 0x24ec2 <__fixsfsi>
   1fdf4:	dc 01       	movw	r26, r24
   1fdf6:	cb 01       	movw	r24, r22
   1fdf8:	88 a3       	std	Y+32, r24	; 0x20
   1fdfa:	99 a3       	std	Y+33, r25	; 0x21
		int16_t l_adc_vbat_volt_1000	= (int16_t) (((  1000UL * l_adc_vbat_cur    * C_VCC_3V0_AREF_VOLTS * C_VCC_VBAT_MULT ) / C_ADC_STEPS));
   1fdfc:	2a 85       	ldd	r18, Y+10	; 0x0a
   1fdfe:	3b 85       	ldd	r19, Y+11	; 0x0b
   1fe00:	4c 85       	ldd	r20, Y+12	; 0x0c
   1fe02:	5d 85       	ldd	r21, Y+13	; 0x0d
   1fe04:	88 eb       	ldi	r24, 0xB8	; 184
   1fe06:	9b e0       	ldi	r25, 0x0B	; 11
   1fe08:	dc 01       	movw	r26, r24
   1fe0a:	0f 94 06 2f 	call	0x25e0c	; 0x25e0c <__muluhisi3>
   1fe0e:	dc 01       	movw	r26, r24
   1fe10:	cb 01       	movw	r24, r22
   1fe12:	bc 01       	movw	r22, r24
   1fe14:	cd 01       	movw	r24, r26
   1fe16:	0f 94 92 27 	call	0x24f24	; 0x24f24 <__floatunsisf>
   1fe1a:	dc 01       	movw	r26, r24
   1fe1c:	cb 01       	movw	r24, r22
   1fe1e:	23 ee       	ldi	r18, 0xE3	; 227
   1fe20:	35 e4       	ldi	r19, 0x45	; 69
   1fe22:	4b e1       	ldi	r20, 0x1B	; 27
   1fe24:	50 e4       	ldi	r21, 0x40	; 64
   1fe26:	bc 01       	movw	r22, r24
   1fe28:	cd 01       	movw	r24, r26
   1fe2a:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   1fe2e:	dc 01       	movw	r26, r24
   1fe30:	cb 01       	movw	r24, r22
   1fe32:	20 e0       	ldi	r18, 0x00	; 0
   1fe34:	30 e0       	ldi	r19, 0x00	; 0
   1fe36:	40 e8       	ldi	r20, 0x80	; 128
   1fe38:	59 e4       	ldi	r21, 0x49	; 73
   1fe3a:	bc 01       	movw	r22, r24
   1fe3c:	cd 01       	movw	r24, r26
   1fe3e:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   1fe42:	dc 01       	movw	r26, r24
   1fe44:	cb 01       	movw	r24, r22
   1fe46:	bc 01       	movw	r22, r24
   1fe48:	cd 01       	movw	r24, r26
   1fe4a:	0f 94 61 27 	call	0x24ec2	; 0x24ec2 <__fixsfsi>
   1fe4e:	dc 01       	movw	r26, r24
   1fe50:	cb 01       	movw	r24, r22
   1fe52:	8a a3       	std	Y+34, r24	; 0x22
   1fe54:	9b a3       	std	Y+35, r25	; 0x23
		int16_t l_adc_io_adc4_volt_1000	= (int16_t) (((  1000UL * l_adc_io_adc4_cur * C_VCC_3V0_AREF_VOLTS                   ) / C_ADC_STEPS));
   1fe56:	2e 85       	ldd	r18, Y+14	; 0x0e
   1fe58:	3f 85       	ldd	r19, Y+15	; 0x0f
   1fe5a:	48 89       	ldd	r20, Y+16	; 0x10
   1fe5c:	59 89       	ldd	r21, Y+17	; 0x11
   1fe5e:	88 eb       	ldi	r24, 0xB8	; 184
   1fe60:	9b e0       	ldi	r25, 0x0B	; 11
   1fe62:	dc 01       	movw	r26, r24
   1fe64:	0f 94 06 2f 	call	0x25e0c	; 0x25e0c <__muluhisi3>
   1fe68:	dc 01       	movw	r26, r24
   1fe6a:	cb 01       	movw	r24, r22
   1fe6c:	07 2e       	mov	r0, r23
   1fe6e:	74 e1       	ldi	r23, 0x14	; 20
   1fe70:	b6 95       	lsr	r27
   1fe72:	a7 95       	ror	r26
   1fe74:	97 95       	ror	r25
   1fe76:	87 95       	ror	r24
   1fe78:	7a 95       	dec	r23
   1fe7a:	d1 f7       	brne	.-12     	; 0x1fe70 <task_adc+0x266>
   1fe7c:	70 2d       	mov	r23, r0
   1fe7e:	8c a3       	std	Y+36, r24	; 0x24
   1fe80:	9d a3       	std	Y+37, r25	; 0x25
		int16_t l_adc_io_adc5_volt_1000	= (int16_t) (((  1000UL * l_adc_io_adc5_cur * C_VCC_3V0_AREF_VOLTS                   ) / C_ADC_STEPS));
   1fe82:	2a 89       	ldd	r18, Y+18	; 0x12
   1fe84:	3b 89       	ldd	r19, Y+19	; 0x13
   1fe86:	4c 89       	ldd	r20, Y+20	; 0x14
   1fe88:	5d 89       	ldd	r21, Y+21	; 0x15
   1fe8a:	88 eb       	ldi	r24, 0xB8	; 184
   1fe8c:	9b e0       	ldi	r25, 0x0B	; 11
   1fe8e:	dc 01       	movw	r26, r24
   1fe90:	0f 94 06 2f 	call	0x25e0c	; 0x25e0c <__muluhisi3>
   1fe94:	dc 01       	movw	r26, r24
   1fe96:	cb 01       	movw	r24, r22
   1fe98:	07 2e       	mov	r0, r23
   1fe9a:	74 e1       	ldi	r23, 0x14	; 20
   1fe9c:	b6 95       	lsr	r27
   1fe9e:	a7 95       	ror	r26
   1fea0:	97 95       	ror	r25
   1fea2:	87 95       	ror	r24
   1fea4:	7a 95       	dec	r23
   1fea6:	d1 f7       	brne	.-12     	; 0x1fe9c <task_adc+0x292>
   1fea8:	70 2d       	mov	r23, r0
   1feaa:	8e a3       	std	Y+38, r24	; 0x26
   1feac:	9f a3       	std	Y+39, r25	; 0x27
		int16_t l_adc_silence_volt_1000	= (int16_t) (((  1000UL * l_adc_silence_cur * C_VCC_3V0_AREF_VOLTS                   ) / C_ADC_STEPS));
   1feae:	2e 89       	ldd	r18, Y+22	; 0x16
   1feb0:	3f 89       	ldd	r19, Y+23	; 0x17
   1feb2:	48 8d       	ldd	r20, Y+24	; 0x18
   1feb4:	59 8d       	ldd	r21, Y+25	; 0x19
   1feb6:	88 eb       	ldi	r24, 0xB8	; 184
   1feb8:	9b e0       	ldi	r25, 0x0B	; 11
   1feba:	dc 01       	movw	r26, r24
   1febc:	0f 94 06 2f 	call	0x25e0c	; 0x25e0c <__muluhisi3>
   1fec0:	dc 01       	movw	r26, r24
   1fec2:	cb 01       	movw	r24, r22
   1fec4:	07 2e       	mov	r0, r23
   1fec6:	74 e1       	ldi	r23, 0x14	; 20
   1fec8:	b6 95       	lsr	r27
   1feca:	a7 95       	ror	r26
   1fecc:	97 95       	ror	r25
   1fece:	87 95       	ror	r24
   1fed0:	7a 95       	dec	r23
   1fed2:	d1 f7       	brne	.-12     	; 0x1fec8 <task_adc+0x2be>
   1fed4:	70 2d       	mov	r23, r0
   1fed6:	88 a7       	std	Y+40, r24	; 0x28
   1fed8:	99 a7       	std	Y+41, r25	; 0x29
		int16_t l_adc_temp_deg_100		= (int16_t) ((((  100UL * l_adc_temp_cur                           * C_TEMPSENSE_MULT) / C_ADC_STEPS))  -  100 * C_0DEGC_K);
   1feda:	2a 8d       	ldd	r18, Y+26	; 0x1a
   1fedc:	3b 8d       	ldd	r19, Y+27	; 0x1b
   1fede:	4c 8d       	ldd	r20, Y+28	; 0x1c
   1fee0:	5d 8d       	ldd	r21, Y+29	; 0x1d
   1fee2:	84 e6       	ldi	r24, 0x64	; 100
   1fee4:	90 e0       	ldi	r25, 0x00	; 0
   1fee6:	dc 01       	movw	r26, r24
   1fee8:	0f 94 06 2f 	call	0x25e0c	; 0x25e0c <__muluhisi3>
   1feec:	dc 01       	movw	r26, r24
   1feee:	cb 01       	movw	r24, r22
   1fef0:	bc 01       	movw	r22, r24
   1fef2:	cd 01       	movw	r24, r26
   1fef4:	0f 94 92 27 	call	0x24f24	; 0x24f24 <__floatunsisf>
   1fef8:	dc 01       	movw	r26, r24
   1fefa:	cb 01       	movw	r24, r22
   1fefc:	2a e9       	ldi	r18, 0x9A	; 154
   1fefe:	39 e6       	ldi	r19, 0x69	; 105
   1ff00:	4d e1       	ldi	r20, 0x1D	; 29
   1ff02:	54 e4       	ldi	r21, 0x44	; 68
   1ff04:	bc 01       	movw	r22, r24
   1ff06:	cd 01       	movw	r24, r26
   1ff08:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   1ff0c:	dc 01       	movw	r26, r24
   1ff0e:	cb 01       	movw	r24, r22
   1ff10:	20 e0       	ldi	r18, 0x00	; 0
   1ff12:	30 e0       	ldi	r19, 0x00	; 0
   1ff14:	40 e8       	ldi	r20, 0x80	; 128
   1ff16:	59 e4       	ldi	r21, 0x49	; 73
   1ff18:	bc 01       	movw	r22, r24
   1ff1a:	cd 01       	movw	r24, r26
   1ff1c:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   1ff20:	dc 01       	movw	r26, r24
   1ff22:	cb 01       	movw	r24, r22
   1ff24:	20 e0       	ldi	r18, 0x00	; 0
   1ff26:	36 e6       	ldi	r19, 0x66	; 102
   1ff28:	45 ed       	ldi	r20, 0xD5	; 213
   1ff2a:	56 e4       	ldi	r21, 0x46	; 70
   1ff2c:	bc 01       	movw	r22, r24
   1ff2e:	cd 01       	movw	r24, r26
   1ff30:	0f 94 53 26 	call	0x24ca6	; 0x24ca6 <__subsf3>
   1ff34:	dc 01       	movw	r26, r24
   1ff36:	cb 01       	movw	r24, r22
   1ff38:	bc 01       	movw	r22, r24
   1ff3a:	cd 01       	movw	r24, r26
   1ff3c:	0f 94 61 27 	call	0x24ec2	; 0x24ec2 <__fixsfsi>
   1ff40:	dc 01       	movw	r26, r24
   1ff42:	cb 01       	movw	r24, r22
   1ff44:	8a a7       	std	Y+42, r24	; 0x2a
   1ff46:	9b a7       	std	Y+43, r25	; 0x2b

		/* Writing back the values */
		{
			irqflags_t flags		= cpu_irq_save();
   1ff48:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1ff4c:	8c a7       	std	Y+44, r24	; 0x2c
			g_adc_vctcxo_volt_1000	= l_adc_vctcxo_volt_1000;
   1ff4e:	8e 8d       	ldd	r24, Y+30	; 0x1e
   1ff50:	9f 8d       	ldd	r25, Y+31	; 0x1f
   1ff52:	80 93 c5 2a 	sts	0x2AC5, r24	; 0x802ac5 <g_adc_vctcxo_volt_1000>
   1ff56:	90 93 c6 2a 	sts	0x2AC6, r25	; 0x802ac6 <g_adc_vctcxo_volt_1000+0x1>
			g_adc_5v0_volt_1000		= l_adc_5v0_volt_1000;
   1ff5a:	88 a1       	ldd	r24, Y+32	; 0x20
   1ff5c:	99 a1       	ldd	r25, Y+33	; 0x21
   1ff5e:	80 93 c7 2a 	sts	0x2AC7, r24	; 0x802ac7 <g_adc_5v0_volt_1000>
   1ff62:	90 93 c8 2a 	sts	0x2AC8, r25	; 0x802ac8 <g_adc_5v0_volt_1000+0x1>
			g_adc_vbat_volt_1000	= l_adc_vbat_volt_1000;
   1ff66:	8a a1       	ldd	r24, Y+34	; 0x22
   1ff68:	9b a1       	ldd	r25, Y+35	; 0x23
   1ff6a:	80 93 c9 2a 	sts	0x2AC9, r24	; 0x802ac9 <g_adc_vbat_volt_1000>
   1ff6e:	90 93 ca 2a 	sts	0x2ACA, r25	; 0x802aca <g_adc_vbat_volt_1000+0x1>
			g_adc_io_adc4_volt_1000	= l_adc_io_adc4_volt_1000;
   1ff72:	8c a1       	ldd	r24, Y+36	; 0x24
   1ff74:	9d a1       	ldd	r25, Y+37	; 0x25
   1ff76:	80 93 cb 2a 	sts	0x2ACB, r24	; 0x802acb <g_adc_io_adc4_volt_1000>
   1ff7a:	90 93 cc 2a 	sts	0x2ACC, r25	; 0x802acc <g_adc_io_adc4_volt_1000+0x1>
			g_adc_io_adc5_volt_1000	= l_adc_io_adc5_volt_1000;
   1ff7e:	8e a1       	ldd	r24, Y+38	; 0x26
   1ff80:	9f a1       	ldd	r25, Y+39	; 0x27
   1ff82:	80 93 cd 2a 	sts	0x2ACD, r24	; 0x802acd <g_adc_io_adc5_volt_1000>
   1ff86:	90 93 ce 2a 	sts	0x2ACE, r25	; 0x802ace <g_adc_io_adc5_volt_1000+0x1>
			g_adc_silence_volt_1000	= l_adc_silence_volt_1000;
   1ff8a:	88 a5       	ldd	r24, Y+40	; 0x28
   1ff8c:	99 a5       	ldd	r25, Y+41	; 0x29
   1ff8e:	80 93 cf 2a 	sts	0x2ACF, r24	; 0x802acf <g_adc_silence_volt_1000>
   1ff92:	90 93 d0 2a 	sts	0x2AD0, r25	; 0x802ad0 <g_adc_silence_volt_1000+0x1>
			g_adc_temp_deg_100		= l_adc_temp_deg_100;
   1ff96:	8a a5       	ldd	r24, Y+42	; 0x2a
   1ff98:	9b a5       	ldd	r25, Y+43	; 0x2b
   1ff9a:	80 93 d1 2a 	sts	0x2AD1, r24	; 0x802ad1 <g_adc_temp_deg_100>
   1ff9e:	90 93 d2 2a 	sts	0x2AD2, r25	; 0x802ad2 <g_adc_temp_deg_100+0x1>
			cpu_irq_restore(flags);
   1ffa2:	8c a5       	ldd	r24, Y+44	; 0x2c
   1ffa4:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
		}
	}
}
   1ffa8:	00 00       	nop
   1ffaa:	e0 96       	adiw	r28, 0x30	; 48
   1ffac:	cd bf       	out	0x3d, r28	; 61
   1ffae:	de bf       	out	0x3e, r29	; 62
   1ffb0:	df 91       	pop	r29
   1ffb2:	cf 91       	pop	r28
   1ffb4:	1f 91       	pop	r17
   1ffb6:	0f 91       	pop	r16
   1ffb8:	ff 90       	pop	r15
   1ffba:	ef 90       	pop	r14
   1ffbc:	08 95       	ret

0001ffbe <task_main_pll>:

static void task_main_pll(void)
{	/* Handling the 1PPS PLL system */
   1ffbe:	ef 92       	push	r14
   1ffc0:	ff 92       	push	r15
   1ffc2:	0f 93       	push	r16
   1ffc4:	1f 93       	push	r17
   1ffc6:	cf 93       	push	r28
   1ffc8:	df 93       	push	r29
   1ffca:	cd b7       	in	r28, 0x3d	; 61
   1ffcc:	de b7       	in	r29, 0x3e	; 62
   1ffce:	64 97       	sbiw	r28, 0x14	; 20
   1ffd0:	cd bf       	out	0x3d, r28	; 61
   1ffd2:	de bf       	out	0x3e, r29	; 62
	int16_t			l_1pps_deviation;
	int32_t			l_xo_mode_pwm;
	uint8_t			l_1pps_phased_cntr;

	/* Process each second once */
	if (!g_1pps_proceeded_avail) {
   1ffd4:	90 91 3d 26 	lds	r25, 0x263D	; 0x80263d <g_1pps_proceeded_avail>
   1ffd8:	81 e0       	ldi	r24, 0x01	; 1
   1ffda:	89 27       	eor	r24, r25
   1ffdc:	88 23       	and	r24, r24
   1ffde:	09 f0       	breq	.+2      	; 0x1ffe2 <task_main_pll+0x24>
   1ffe0:	fc c0       	rjmp	.+504    	; 0x201da <task_main_pll+0x21c>
		return;
	}
	g_1pps_proceeded_avail = false;
   1ffe2:	10 92 3d 26 	sts	0x263D, r1	; 0x80263d <g_1pps_proceeded_avail>

	/* Get copy of global data */
	irqflags_t flags = cpu_irq_save();
   1ffe6:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   1ffea:	8f 83       	std	Y+7, r24	; 0x07
	l_1pps_last_diff	= g_1pps_last_diff;
   1ffec:	80 91 2e 26 	lds	r24, 0x262E	; 0x80262e <g_1pps_last_diff>
   1fff0:	90 91 2f 26 	lds	r25, 0x262F	; 0x80262f <g_1pps_last_diff+0x1>
   1fff4:	88 87       	std	Y+8, r24	; 0x08
   1fff6:	99 87       	std	Y+9, r25	; 0x09
	l_1pps_last_inSpan	= g_1pps_last_inSpan;
   1fff8:	80 91 30 26 	lds	r24, 0x2630	; 0x802630 <g_1pps_last_inSpan>
   1fffc:	8a 87       	std	Y+10, r24	; 0x0a
	l_xo_mode_pwm		= g_xo_mode_pwm;
   1fffe:	80 91 59 2a 	lds	r24, 0x2A59	; 0x802a59 <g_xo_mode_pwm>
   20002:	90 91 5a 2a 	lds	r25, 0x2A5A	; 0x802a5a <g_xo_mode_pwm+0x1>
   20006:	a0 91 5b 2a 	lds	r26, 0x2A5B	; 0x802a5b <g_xo_mode_pwm+0x2>
   2000a:	b0 91 5c 2a 	lds	r27, 0x2A5C	; 0x802a5c <g_xo_mode_pwm+0x3>
   2000e:	8b 87       	std	Y+11, r24	; 0x0b
   20010:	9c 87       	std	Y+12, r25	; 0x0c
   20012:	ad 87       	std	Y+13, r26	; 0x0d
   20014:	be 87       	std	Y+14, r27	; 0x0e
	l_1pps_phased_cntr	= g_1pps_phased_cntr;
   20016:	80 91 43 26 	lds	r24, 0x2643	; 0x802643 <g_1pps_phased_cntr>
   2001a:	8b 83       	std	Y+3, r24	; 0x03
	cpu_irq_restore(flags);
   2001c:	8f 81       	ldd	r24, Y+7	; 0x07
   2001e:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>

	/* Modify PWM only when last data was in span */
	if (l_1pps_last_inSpan) {
   20022:	8a 85       	ldd	r24, Y+10	; 0x0a
   20024:	88 23       	and	r24, r24
   20026:	09 f4       	brne	.+2      	; 0x2002a <task_main_pll+0x6c>
   20028:	d9 c0       	rjmp	.+434    	; 0x201dc <task_main_pll+0x21e>
		/* Diverting into PWM value and flags */
		uint8_t l_xo_mode_pwm_flags = l_xo_mode_pwm &  C_XO_VAL_FLAGS_MASK;
   2002a:	1f 86       	std	Y+15, r1	; 0x0f
		int32_t l_xo_mode_pwm_val	= l_xo_mode_pwm & (C_XO_VAL_INT_MASK | C_XO_VAL_FRAC_MASK);
   2002c:	8b 85       	ldd	r24, Y+11	; 0x0b
   2002e:	9c 85       	ldd	r25, Y+12	; 0x0c
   20030:	ad 85       	ldd	r26, Y+13	; 0x0d
   20032:	be 85       	ldd	r27, Y+14	; 0x0e
   20034:	bb 27       	eor	r27, r27
   20036:	88 8b       	std	Y+16, r24	; 0x10
   20038:	99 8b       	std	Y+17, r25	; 0x11
   2003a:	aa 8b       	std	Y+18, r26	; 0x12
   2003c:	bb 8b       	std	Y+19, r27	; 0x13

		/* Entering new diff value into array */
		s_diff_ary[s_diff_ary_idx++] = l_1pps_last_diff;
   2003e:	80 91 91 2d 	lds	r24, 0x2D91	; 0x802d91 <s_diff_ary_idx.8720>
   20042:	91 e0       	ldi	r25, 0x01	; 1
   20044:	98 0f       	add	r25, r24
   20046:	90 93 91 2d 	sts	0x2D91, r25	; 0x802d91 <s_diff_ary_idx.8720>
   2004a:	88 2f       	mov	r24, r24
   2004c:	90 e0       	ldi	r25, 0x00	; 0
   2004e:	88 0f       	add	r24, r24
   20050:	99 1f       	adc	r25, r25
   20052:	8e 56       	subi	r24, 0x6E	; 110
   20054:	92 4d       	sbci	r25, 0xD2	; 210
   20056:	28 85       	ldd	r18, Y+8	; 0x08
   20058:	39 85       	ldd	r19, Y+9	; 0x09
   2005a:	fc 01       	movw	r30, r24
   2005c:	20 83       	st	Z, r18
   2005e:	31 83       	std	Z+1, r19	; 0x01
		if (s_diff_ary_idx >= C_1PPS_PWM_DIFF_ARY_CNT) {
   20060:	80 91 91 2d 	lds	r24, 0x2D91	; 0x802d91 <s_diff_ary_idx.8720>
   20064:	80 31       	cpi	r24, 0x10	; 16
   20066:	10 f0       	brcs	.+4      	; 0x2006c <task_main_pll+0xae>
			s_diff_ary_idx = 0;
   20068:	10 92 91 2d 	sts	0x2D91, r1	; 0x802d91 <s_diff_ary_idx.8720>
		}

		/* Calculate mean value on the total array */
		l_1pps_deviation = 0;
   2006c:	19 82       	std	Y+1, r1	; 0x01
   2006e:	1a 82       	std	Y+2, r1	; 0x02
		for (uint8_t idx = C_1PPS_PWM_DIFF_ARY_CNT; idx; idx--) {
   20070:	80 e1       	ldi	r24, 0x10	; 16
   20072:	8c 83       	std	Y+4, r24	; 0x04
   20074:	14 c0       	rjmp	.+40     	; 0x2009e <task_main_pll+0xe0>
			l_1pps_deviation += s_diff_ary[idx - 1];
   20076:	8c 81       	ldd	r24, Y+4	; 0x04
   20078:	88 2f       	mov	r24, r24
   2007a:	90 e0       	ldi	r25, 0x00	; 0
   2007c:	01 97       	sbiw	r24, 0x01	; 1
   2007e:	88 0f       	add	r24, r24
   20080:	99 1f       	adc	r25, r25
   20082:	8e 56       	subi	r24, 0x6E	; 110
   20084:	92 4d       	sbci	r25, 0xD2	; 210
   20086:	fc 01       	movw	r30, r24
   20088:	80 81       	ld	r24, Z
   2008a:	91 81       	ldd	r25, Z+1	; 0x01
   2008c:	29 81       	ldd	r18, Y+1	; 0x01
   2008e:	3a 81       	ldd	r19, Y+2	; 0x02
   20090:	82 0f       	add	r24, r18
   20092:	93 1f       	adc	r25, r19
   20094:	89 83       	std	Y+1, r24	; 0x01
   20096:	9a 83       	std	Y+2, r25	; 0x02
			s_diff_ary_idx = 0;
		}

		/* Calculate mean value on the total array */
		l_1pps_deviation = 0;
		for (uint8_t idx = C_1PPS_PWM_DIFF_ARY_CNT; idx; idx--) {
   20098:	8c 81       	ldd	r24, Y+4	; 0x04
   2009a:	81 50       	subi	r24, 0x01	; 1
   2009c:	8c 83       	std	Y+4, r24	; 0x04
   2009e:	8c 81       	ldd	r24, Y+4	; 0x04
   200a0:	88 23       	and	r24, r24
   200a2:	49 f7       	brne	.-46     	; 0x20076 <task_main_pll+0xb8>
			l_1pps_deviation += s_diff_ary[idx - 1];
		}

		/* Low-pass filtering of deviation and PWM integration */
		l_xo_mode_pwm_val -= l_1pps_deviation;
   200a4:	89 81       	ldd	r24, Y+1	; 0x01
   200a6:	9a 81       	ldd	r25, Y+2	; 0x02
   200a8:	09 2e       	mov	r0, r25
   200aa:	00 0c       	add	r0, r0
   200ac:	aa 0b       	sbc	r26, r26
   200ae:	bb 0b       	sbc	r27, r27
   200b0:	28 89       	ldd	r18, Y+16	; 0x10
   200b2:	39 89       	ldd	r19, Y+17	; 0x11
   200b4:	4a 89       	ldd	r20, Y+18	; 0x12
   200b6:	5b 89       	ldd	r21, Y+19	; 0x13
   200b8:	79 01       	movw	r14, r18
   200ba:	8a 01       	movw	r16, r20
   200bc:	e8 1a       	sub	r14, r24
   200be:	f9 0a       	sbc	r15, r25
   200c0:	0a 0b       	sbc	r16, r26
   200c2:	1b 0b       	sbc	r17, r27
   200c4:	d8 01       	movw	r26, r16
   200c6:	c7 01       	movw	r24, r14
   200c8:	88 8b       	std	Y+16, r24	; 0x10
   200ca:	99 8b       	std	Y+17, r25	; 0x11
   200cc:	aa 8b       	std	Y+18, r26	; 0x12
   200ce:	bb 8b       	std	Y+19, r27	; 0x13

		int16_t i_xo_mode_pwm_val_i	= (l_xo_mode_pwm_val & C_XO_VAL_INT_MASK) >> C_XO_VAL_INT_SHIFT;
   200d0:	88 89       	ldd	r24, Y+16	; 0x10
   200d2:	99 89       	ldd	r25, Y+17	; 0x11
   200d4:	aa 89       	ldd	r26, Y+18	; 0x12
   200d6:	bb 89       	ldd	r27, Y+19	; 0x13
   200d8:	88 27       	eor	r24, r24
   200da:	bb 27       	eor	r27, r27
   200dc:	89 2f       	mov	r24, r25
   200de:	9a 2f       	mov	r25, r26
   200e0:	ab 2f       	mov	r26, r27
   200e2:	bb 27       	eor	r27, r27
   200e4:	a7 fd       	sbrc	r26, 7
   200e6:	ba 95       	dec	r27
   200e8:	8d 83       	std	Y+5, r24	; 0x05
   200ea:	9e 83       	std	Y+6, r25	; 0x06
		uint8_t i_xo_mode_pwm_val_f	=  l_xo_mode_pwm_val & C_XO_VAL_FRAC_MASK;
   200ec:	88 89       	ldd	r24, Y+16	; 0x10
   200ee:	8c 8b       	std	Y+20, r24	; 0x14

		/* Fractional part */
		s_xo_mode_pwm_val_frac += i_xo_mode_pwm_val_f;
   200f0:	8c 89       	ldd	r24, Y+20	; 0x14
   200f2:	28 2f       	mov	r18, r24
   200f4:	30 e0       	ldi	r19, 0x00	; 0
   200f6:	80 91 b2 2d 	lds	r24, 0x2DB2	; 0x802db2 <s_xo_mode_pwm_val_frac.8718>
   200fa:	90 91 b3 2d 	lds	r25, 0x2DB3	; 0x802db3 <s_xo_mode_pwm_val_frac.8718+0x1>
   200fe:	82 0f       	add	r24, r18
   20100:	93 1f       	adc	r25, r19
   20102:	80 93 b2 2d 	sts	0x2DB2, r24	; 0x802db2 <s_xo_mode_pwm_val_frac.8718>
   20106:	90 93 b3 2d 	sts	0x2DB3, r25	; 0x802db3 <s_xo_mode_pwm_val_frac.8718+0x1>
		if (s_xo_mode_pwm_val_frac >= 256) {
   2010a:	80 91 b2 2d 	lds	r24, 0x2DB2	; 0x802db2 <s_xo_mode_pwm_val_frac.8718>
   2010e:	90 91 b3 2d 	lds	r25, 0x2DB3	; 0x802db3 <s_xo_mode_pwm_val_frac.8718+0x1>
   20112:	8f 3f       	cpi	r24, 0xFF	; 255
   20114:	91 05       	cpc	r25, r1
   20116:	79 f0       	breq	.+30     	; 0x20136 <task_main_pll+0x178>
   20118:	70 f0       	brcs	.+28     	; 0x20136 <task_main_pll+0x178>
			s_xo_mode_pwm_val_frac -= 256;
   2011a:	80 91 b2 2d 	lds	r24, 0x2DB2	; 0x802db2 <s_xo_mode_pwm_val_frac.8718>
   2011e:	90 91 b3 2d 	lds	r25, 0x2DB3	; 0x802db3 <s_xo_mode_pwm_val_frac.8718+0x1>
   20122:	9a 95       	dec	r25
   20124:	80 93 b2 2d 	sts	0x2DB2, r24	; 0x802db2 <s_xo_mode_pwm_val_frac.8718>
   20128:	90 93 b3 2d 	sts	0x2DB3, r25	; 0x802db3 <s_xo_mode_pwm_val_frac.8718+0x1>
			i_xo_mode_pwm_val_i++;
   2012c:	8d 81       	ldd	r24, Y+5	; 0x05
   2012e:	9e 81       	ldd	r25, Y+6	; 0x06
   20130:	01 96       	adiw	r24, 0x01	; 1
   20132:	8d 83       	std	Y+5, r24	; 0x05
   20134:	9e 83       	std	Y+6, r25	; 0x06
		}

		/* Set the new integer PWM value */
		tc_write_cc_buffer(&TCC0, TC_CCC, i_xo_mode_pwm_val_i);
   20136:	8d 81       	ldd	r24, Y+5	; 0x05
   20138:	9e 81       	ldd	r25, Y+6	; 0x06
   2013a:	ac 01       	movw	r20, r24
   2013c:	63 e0       	ldi	r22, 0x03	; 3
   2013e:	80 e0       	ldi	r24, 0x00	; 0
   20140:	98 e0       	ldi	r25, 0x08	; 8
   20142:	0e 94 ef d1 	call	0x1a3de	; 0x1a3de <tc_write_cc_buffer>

		/* Synced stability counter */
		if ((-C_TCC1_SPAN_HALF <= l_1pps_deviation) && (l_1pps_deviation <= C_TCC1_SPAN_HALF)) {
   20146:	89 81       	ldd	r24, Y+1	; 0x01
   20148:	9a 81       	ldd	r25, Y+2	; 0x02
   2014a:	8e 3c       	cpi	r24, 0xCE	; 206
   2014c:	9f 4f       	sbci	r25, 0xFF	; 255
   2014e:	a4 f0       	brlt	.+40     	; 0x20178 <task_main_pll+0x1ba>
   20150:	89 81       	ldd	r24, Y+1	; 0x01
   20152:	9a 81       	ldd	r25, Y+2	; 0x02
   20154:	c3 97       	sbiw	r24, 0x33	; 51
   20156:	84 f4       	brge	.+32     	; 0x20178 <task_main_pll+0x1ba>
			if (++l_1pps_phased_cntr == (C_TCC1_CLOCKSETTING_AFTER_SECS + 3)) {
   20158:	8b 81       	ldd	r24, Y+3	; 0x03
   2015a:	8f 5f       	subi	r24, 0xFF	; 255
   2015c:	8b 83       	std	Y+3, r24	; 0x03
   2015e:	8b 81       	ldd	r24, Y+3	; 0x03
   20160:	81 32       	cpi	r24, 0x21	; 33
   20162:	21 f4       	brne	.+8      	; 0x2016c <task_main_pll+0x1ae>
				/* Send GNS URC command for repeated GNSINF status lines */
				serial_send_gns_urc(1);
   20164:	81 e0       	ldi	r24, 0x01	; 1
   20166:	0e 94 b4 34 	call	0x6968	; 0x6968 <serial_send_gns_urc>
		/* Set the new integer PWM value */
		tc_write_cc_buffer(&TCC0, TC_CCC, i_xo_mode_pwm_val_i);

		/* Synced stability counter */
		if ((-C_TCC1_SPAN_HALF <= l_1pps_deviation) && (l_1pps_deviation <= C_TCC1_SPAN_HALF)) {
			if (++l_1pps_phased_cntr == (C_TCC1_CLOCKSETTING_AFTER_SECS + 3)) {
   2016a:	08 c0       	rjmp	.+16     	; 0x2017c <task_main_pll+0x1be>
				/* Send GNS URC command for repeated GNSINF status lines */
				serial_send_gns_urc(1);

			} else if (l_1pps_phased_cntr > 250) {
   2016c:	8b 81       	ldd	r24, Y+3	; 0x03
   2016e:	8b 3f       	cpi	r24, 0xFB	; 251
   20170:	28 f0       	brcs	.+10     	; 0x2017c <task_main_pll+0x1be>
				/* Saturated value*/
				l_1pps_phased_cntr = 250;
   20172:	8a ef       	ldi	r24, 0xFA	; 250
   20174:	8b 83       	std	Y+3, r24	; 0x03
		/* Set the new integer PWM value */
		tc_write_cc_buffer(&TCC0, TC_CCC, i_xo_mode_pwm_val_i);

		/* Synced stability counter */
		if ((-C_TCC1_SPAN_HALF <= l_1pps_deviation) && (l_1pps_deviation <= C_TCC1_SPAN_HALF)) {
			if (++l_1pps_phased_cntr == (C_TCC1_CLOCKSETTING_AFTER_SECS + 3)) {
   20176:	02 c0       	rjmp	.+4      	; 0x2017c <task_main_pll+0x1be>
			} else if (l_1pps_phased_cntr > 250) {
				/* Saturated value*/
				l_1pps_phased_cntr = 250;
			}
		} else {
			l_1pps_phased_cntr = 0;
   20178:	1b 82       	std	Y+3, r1	; 0x03
   2017a:	01 c0       	rjmp	.+2      	; 0x2017e <task_main_pll+0x1c0>
		/* Set the new integer PWM value */
		tc_write_cc_buffer(&TCC0, TC_CCC, i_xo_mode_pwm_val_i);

		/* Synced stability counter */
		if ((-C_TCC1_SPAN_HALF <= l_1pps_deviation) && (l_1pps_deviation <= C_TCC1_SPAN_HALF)) {
			if (++l_1pps_phased_cntr == (C_TCC1_CLOCKSETTING_AFTER_SECS + 3)) {
   2017c:	00 00       	nop
		} else {
			l_1pps_phased_cntr = 0;
		}

		/* Adding previous flags */
		l_xo_mode_pwm = l_xo_mode_pwm_flags | (l_xo_mode_pwm_val & (C_XO_VAL_INT_MASK | C_XO_VAL_FRAC_MASK));
   2017e:	8f 85       	ldd	r24, Y+15	; 0x0f
   20180:	28 2f       	mov	r18, r24
   20182:	30 e0       	ldi	r19, 0x00	; 0
   20184:	40 e0       	ldi	r20, 0x00	; 0
   20186:	50 e0       	ldi	r21, 0x00	; 0
   20188:	88 89       	ldd	r24, Y+16	; 0x10
   2018a:	99 89       	ldd	r25, Y+17	; 0x11
   2018c:	aa 89       	ldd	r26, Y+18	; 0x12
   2018e:	bb 89       	ldd	r27, Y+19	; 0x13
   20190:	bb 27       	eor	r27, r27
   20192:	82 2b       	or	r24, r18
   20194:	93 2b       	or	r25, r19
   20196:	a4 2b       	or	r26, r20
   20198:	b5 2b       	or	r27, r21
   2019a:	8b 87       	std	Y+11, r24	; 0x0b
   2019c:	9c 87       	std	Y+12, r25	; 0x0c
   2019e:	ad 87       	std	Y+13, r26	; 0x0d
   201a0:	be 87       	std	Y+14, r27	; 0x0e

		/* Pushing global data */
		flags = cpu_irq_save();
   201a2:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   201a6:	8f 83       	std	Y+7, r24	; 0x07
		g_1pps_deviation	= l_1pps_deviation;
   201a8:	89 81       	ldd	r24, Y+1	; 0x01
   201aa:	9a 81       	ldd	r25, Y+2	; 0x02
   201ac:	80 93 3f 26 	sts	0x263F, r24	; 0x80263f <g_1pps_deviation>
   201b0:	90 93 40 26 	sts	0x2640, r25	; 0x802640 <g_1pps_deviation+0x1>
		g_xo_mode_pwm		= l_xo_mode_pwm;
   201b4:	8b 85       	ldd	r24, Y+11	; 0x0b
   201b6:	9c 85       	ldd	r25, Y+12	; 0x0c
   201b8:	ad 85       	ldd	r26, Y+13	; 0x0d
   201ba:	be 85       	ldd	r27, Y+14	; 0x0e
   201bc:	80 93 59 2a 	sts	0x2A59, r24	; 0x802a59 <g_xo_mode_pwm>
   201c0:	90 93 5a 2a 	sts	0x2A5A, r25	; 0x802a5a <g_xo_mode_pwm+0x1>
   201c4:	a0 93 5b 2a 	sts	0x2A5B, r26	; 0x802a5b <g_xo_mode_pwm+0x2>
   201c8:	b0 93 5c 2a 	sts	0x2A5C, r27	; 0x802a5c <g_xo_mode_pwm+0x3>
		g_1pps_phased_cntr	= l_1pps_phased_cntr;
   201cc:	8b 81       	ldd	r24, Y+3	; 0x03
   201ce:	80 93 43 26 	sts	0x2643, r24	; 0x802643 <g_1pps_phased_cntr>
		cpu_irq_restore(flags);
   201d2:	8f 81       	ldd	r24, Y+7	; 0x07
   201d4:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
   201d8:	01 c0       	rjmp	.+2      	; 0x201dc <task_main_pll+0x21e>
	int32_t			l_xo_mode_pwm;
	uint8_t			l_1pps_phased_cntr;

	/* Process each second once */
	if (!g_1pps_proceeded_avail) {
		return;
   201da:	00 00       	nop
		g_1pps_deviation	= l_1pps_deviation;
		g_xo_mode_pwm		= l_xo_mode_pwm;
		g_1pps_phased_cntr	= l_1pps_phased_cntr;
		cpu_irq_restore(flags);
	}
}
   201dc:	64 96       	adiw	r28, 0x14	; 20
   201de:	cd bf       	out	0x3d, r28	; 61
   201e0:	de bf       	out	0x3e, r29	; 62
   201e2:	df 91       	pop	r29
   201e4:	cf 91       	pop	r28
   201e6:	1f 91       	pop	r17
   201e8:	0f 91       	pop	r16
   201ea:	ff 90       	pop	r15
   201ec:	ef 90       	pop	r14
   201ee:	08 95       	ret

000201f0 <task_env_calc>:

static void task_env_calc(void)
{
   201f0:	cf 92       	push	r12
   201f2:	df 92       	push	r13
   201f4:	ef 92       	push	r14
   201f6:	ff 92       	push	r15
   201f8:	cf 93       	push	r28
   201fa:	df 93       	push	r29
   201fc:	cd b7       	in	r28, 0x3d	; 61
   201fe:	de b7       	in	r29, 0x3e	; 62
   20200:	e3 97       	sbiw	r28, 0x33	; 51
   20202:	cd bf       	out	0x3d, r28	; 61
   20204:	de bf       	out	0x3e, r29	; 62
	static uint32_t s_last = 0;
	uint32_t now = tcc1_get_time();
   20206:	0e 94 e1 f5 	call	0x1ebc2	; 0x1ebc2 <tcc1_get_time>
   2020a:	dc 01       	movw	r26, r24
   2020c:	cb 01       	movw	r24, r22
   2020e:	89 87       	std	Y+9, r24	; 0x09
   20210:	9a 87       	std	Y+10, r25	; 0x0a
   20212:	ab 87       	std	Y+11, r26	; 0x0b
   20214:	bc 87       	std	Y+12, r27	; 0x0c

	/* No more than 2 calculations per sec */
	if (s_last + 500 <= now) {
   20216:	80 91 b4 2d 	lds	r24, 0x2DB4	; 0x802db4 <s_last.8738>
   2021a:	90 91 b5 2d 	lds	r25, 0x2DB5	; 0x802db5 <s_last.8738+0x1>
   2021e:	a0 91 b6 2d 	lds	r26, 0x2DB6	; 0x802db6 <s_last.8738+0x2>
   20222:	b0 91 b7 2d 	lds	r27, 0x2DB7	; 0x802db7 <s_last.8738+0x3>
   20226:	9c 01       	movw	r18, r24
   20228:	ad 01       	movw	r20, r26
   2022a:	2c 50       	subi	r18, 0x0C	; 12
   2022c:	3e 4f       	sbci	r19, 0xFE	; 254
   2022e:	4f 4f       	sbci	r20, 0xFF	; 255
   20230:	5f 4f       	sbci	r21, 0xFF	; 255
   20232:	89 85       	ldd	r24, Y+9	; 0x09
   20234:	9a 85       	ldd	r25, Y+10	; 0x0a
   20236:	ab 85       	ldd	r26, Y+11	; 0x0b
   20238:	bc 85       	ldd	r27, Y+12	; 0x0c
   2023a:	82 17       	cp	r24, r18
   2023c:	93 07       	cpc	r25, r19
   2023e:	a4 07       	cpc	r26, r20
   20240:	b5 07       	cpc	r27, r21
   20242:	08 f4       	brcc	.+2      	; 0x20246 <task_env_calc+0x56>
   20244:	b1 c1       	rjmp	.+866    	; 0x205a8 <task_env_calc+0x3b8>
		int16_t	l_env_hygro_RH_100;
		int16_t l_twi1_hygro_DP_100;
		int16_t l_env_temp_delta_100;

		/* Get the global data */
		flags = cpu_irq_save();
   20246:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   2024a:	8d 87       	std	Y+13, r24	; 0x0d
		l_twi1_baro_temp_100	= g_twi1_baro_temp_100;
   2024c:	80 91 43 2a 	lds	r24, 0x2A43	; 0x802a43 <g_twi1_baro_temp_100>
   20250:	90 91 44 2a 	lds	r25, 0x2A44	; 0x802a44 <g_twi1_baro_temp_100+0x1>
   20254:	a0 91 45 2a 	lds	r26, 0x2A45	; 0x802a45 <g_twi1_baro_temp_100+0x2>
   20258:	b0 91 46 2a 	lds	r27, 0x2A46	; 0x802a46 <g_twi1_baro_temp_100+0x3>
   2025c:	8e 87       	std	Y+14, r24	; 0x0e
   2025e:	9f 87       	std	Y+15, r25	; 0x0f
   20260:	a8 8b       	std	Y+16, r26	; 0x10
   20262:	b9 8b       	std	Y+17, r27	; 0x11
		l_twi1_hygro_T_100		= g_twi1_hygro_T_100;
   20264:	80 91 51 2a 	lds	r24, 0x2A51	; 0x802a51 <g_twi1_hygro_T_100>
   20268:	90 91 52 2a 	lds	r25, 0x2A52	; 0x802a52 <g_twi1_hygro_T_100+0x1>
   2026c:	8a 8b       	std	Y+18, r24	; 0x12
   2026e:	9b 8b       	std	Y+19, r25	; 0x13
		l_twi1_hygro_DP_100		= g_twi1_hygro_DP_100;
   20270:	80 91 55 2a 	lds	r24, 0x2A55	; 0x802a55 <g_twi1_hygro_DP_100>
   20274:	90 91 56 2a 	lds	r25, 0x2A56	; 0x802a56 <g_twi1_hygro_DP_100+0x1>
   20278:	8c 8b       	std	Y+20, r24	; 0x14
   2027a:	9d 8b       	std	Y+21, r25	; 0x15
		l_env_temp_delta_100	= g_env_temp_delta_100;
   2027c:	80 91 d3 2a 	lds	r24, 0x2AD3	; 0x802ad3 <g_env_temp_delta_100>
   20280:	90 91 d4 2a 	lds	r25, 0x2AD4	; 0x802ad4 <g_env_temp_delta_100+0x1>
   20284:	8e 8b       	std	Y+22, r24	; 0x16
   20286:	9f 8b       	std	Y+23, r25	; 0x17
		cpu_irq_restore(flags);
   20288:	8d 85       	ldd	r24, Y+13	; 0x0d
   2028a:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>

		/* Mean temperature of the Barometer and the Hygrometer chip */
		temp_twi1_mean		= ((float)l_twi1_baro_temp_100 + (float)l_twi1_hygro_T_100) / 200.f;
   2028e:	6e 85       	ldd	r22, Y+14	; 0x0e
   20290:	7f 85       	ldd	r23, Y+15	; 0x0f
   20292:	88 89       	ldd	r24, Y+16	; 0x10
   20294:	99 89       	ldd	r25, Y+17	; 0x11
   20296:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   2029a:	6b 01       	movw	r12, r22
   2029c:	7c 01       	movw	r14, r24
   2029e:	8a 89       	ldd	r24, Y+18	; 0x12
   202a0:	9b 89       	ldd	r25, Y+19	; 0x13
   202a2:	09 2e       	mov	r0, r25
   202a4:	00 0c       	add	r0, r0
   202a6:	aa 0b       	sbc	r26, r26
   202a8:	bb 0b       	sbc	r27, r27
   202aa:	bc 01       	movw	r22, r24
   202ac:	cd 01       	movw	r24, r26
   202ae:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   202b2:	dc 01       	movw	r26, r24
   202b4:	cb 01       	movw	r24, r22
   202b6:	9c 01       	movw	r18, r24
   202b8:	ad 01       	movw	r20, r26
   202ba:	c7 01       	movw	r24, r14
   202bc:	b6 01       	movw	r22, r12
   202be:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
   202c2:	dc 01       	movw	r26, r24
   202c4:	cb 01       	movw	r24, r22
   202c6:	20 e0       	ldi	r18, 0x00	; 0
   202c8:	30 e0       	ldi	r19, 0x00	; 0
   202ca:	48 e4       	ldi	r20, 0x48	; 72
   202cc:	53 e4       	ldi	r21, 0x43	; 67
   202ce:	bc 01       	movw	r22, r24
   202d0:	cd 01       	movw	r24, r26
   202d2:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   202d6:	dc 01       	movw	r26, r24
   202d8:	cb 01       	movw	r24, r22
   202da:	88 8f       	std	Y+24, r24	; 0x18
   202dc:	99 8f       	std	Y+25, r25	; 0x19
   202de:	aa 8f       	std	Y+26, r26	; 0x1a
   202e0:	bb 8f       	std	Y+27, r27	; 0x1b
		temp_env			= temp_twi1_mean - (l_env_temp_delta_100 / 100.f);
   202e2:	8e 89       	ldd	r24, Y+22	; 0x16
   202e4:	9f 89       	ldd	r25, Y+23	; 0x17
   202e6:	09 2e       	mov	r0, r25
   202e8:	00 0c       	add	r0, r0
   202ea:	aa 0b       	sbc	r26, r26
   202ec:	bb 0b       	sbc	r27, r27
   202ee:	bc 01       	movw	r22, r24
   202f0:	cd 01       	movw	r24, r26
   202f2:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   202f6:	dc 01       	movw	r26, r24
   202f8:	cb 01       	movw	r24, r22
   202fa:	20 e0       	ldi	r18, 0x00	; 0
   202fc:	30 e0       	ldi	r19, 0x00	; 0
   202fe:	48 ec       	ldi	r20, 0xC8	; 200
   20300:	52 e4       	ldi	r21, 0x42	; 66
   20302:	bc 01       	movw	r22, r24
   20304:	cd 01       	movw	r24, r26
   20306:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   2030a:	dc 01       	movw	r26, r24
   2030c:	cb 01       	movw	r24, r22
   2030e:	9c 01       	movw	r18, r24
   20310:	ad 01       	movw	r20, r26
   20312:	68 8d       	ldd	r22, Y+24	; 0x18
   20314:	79 8d       	ldd	r23, Y+25	; 0x19
   20316:	8a 8d       	ldd	r24, Y+26	; 0x1a
   20318:	9b 8d       	ldd	r25, Y+27	; 0x1b
   2031a:	0f 94 53 26 	call	0x24ca6	; 0x24ca6 <__subsf3>
   2031e:	dc 01       	movw	r26, r24
   20320:	cb 01       	movw	r24, r22
   20322:	8c 8f       	std	Y+28, r24	; 0x1c
   20324:	9d 8f       	std	Y+29, r25	; 0x1d
   20326:	ae 8f       	std	Y+30, r26	; 0x1e
   20328:	bf 8f       	std	Y+31, r27	; 0x1f
		temp_env_round		= (temp_env >= 0.f) ?  0.5f : -0.5f;
   2032a:	20 e0       	ldi	r18, 0x00	; 0
   2032c:	30 e0       	ldi	r19, 0x00	; 0
   2032e:	a9 01       	movw	r20, r18
   20330:	6c 8d       	ldd	r22, Y+28	; 0x1c
   20332:	7d 8d       	ldd	r23, Y+29	; 0x1d
   20334:	8e 8d       	ldd	r24, Y+30	; 0x1e
   20336:	9f 8d       	ldd	r25, Y+31	; 0x1f
   20338:	0f 94 cb 28 	call	0x25196	; 0x25196 <__gesf2>
   2033c:	88 23       	and	r24, r24
   2033e:	2c f0       	brlt	.+10     	; 0x2034a <task_env_calc+0x15a>
   20340:	80 e0       	ldi	r24, 0x00	; 0
   20342:	90 e0       	ldi	r25, 0x00	; 0
   20344:	a0 e0       	ldi	r26, 0x00	; 0
   20346:	bf e3       	ldi	r27, 0x3F	; 63
   20348:	04 c0       	rjmp	.+8      	; 0x20352 <task_env_calc+0x162>
   2034a:	80 e0       	ldi	r24, 0x00	; 0
   2034c:	90 e0       	ldi	r25, 0x00	; 0
   2034e:	a0 e0       	ldi	r26, 0x00	; 0
   20350:	bf eb       	ldi	r27, 0xBF	; 191
   20352:	88 a3       	std	Y+32, r24	; 0x20
   20354:	99 a3       	std	Y+33, r25	; 0x21
   20356:	aa a3       	std	Y+34, r26	; 0x22
   20358:	bb a3       	std	Y+35, r27	; 0x23
		l_env_temp_deg_100	= (int16_t) (temp_env_round + 100.f * temp_env);
   2035a:	20 e0       	ldi	r18, 0x00	; 0
   2035c:	30 e0       	ldi	r19, 0x00	; 0
   2035e:	48 ec       	ldi	r20, 0xC8	; 200
   20360:	52 e4       	ldi	r21, 0x42	; 66
   20362:	6c 8d       	ldd	r22, Y+28	; 0x1c
   20364:	7d 8d       	ldd	r23, Y+29	; 0x1d
   20366:	8e 8d       	ldd	r24, Y+30	; 0x1e
   20368:	9f 8d       	ldd	r25, Y+31	; 0x1f
   2036a:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   2036e:	dc 01       	movw	r26, r24
   20370:	cb 01       	movw	r24, r22
   20372:	28 a1       	ldd	r18, Y+32	; 0x20
   20374:	39 a1       	ldd	r19, Y+33	; 0x21
   20376:	4a a1       	ldd	r20, Y+34	; 0x22
   20378:	5b a1       	ldd	r21, Y+35	; 0x23
   2037a:	bc 01       	movw	r22, r24
   2037c:	cd 01       	movw	r24, r26
   2037e:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
   20382:	dc 01       	movw	r26, r24
   20384:	cb 01       	movw	r24, r22
   20386:	bc 01       	movw	r22, r24
   20388:	cd 01       	movw	r24, r26
   2038a:	0f 94 61 27 	call	0x24ec2	; 0x24ec2 <__fixsfsi>
   2038e:	dc 01       	movw	r26, r24
   20390:	cb 01       	movw	r24, r22
   20392:	8c a3       	std	Y+36, r24	; 0x24
   20394:	9d a3       	std	Y+37, r25	; 0x25

		/* Rel. humidity correction for environment temperature */
		/* @see https://www.wetterochs.de/wetter/feuchte.html */
		{
			// const float K1	= 6.1078f;
			float td			= l_twi1_hygro_DP_100 / 100.f;
   20396:	8c 89       	ldd	r24, Y+20	; 0x14
   20398:	9d 89       	ldd	r25, Y+21	; 0x15
   2039a:	09 2e       	mov	r0, r25
   2039c:	00 0c       	add	r0, r0
   2039e:	aa 0b       	sbc	r26, r26
   203a0:	bb 0b       	sbc	r27, r27
   203a2:	bc 01       	movw	r22, r24
   203a4:	cd 01       	movw	r24, r26
   203a6:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   203aa:	dc 01       	movw	r26, r24
   203ac:	cb 01       	movw	r24, r22
   203ae:	20 e0       	ldi	r18, 0x00	; 0
   203b0:	30 e0       	ldi	r19, 0x00	; 0
   203b2:	48 ec       	ldi	r20, 0xC8	; 200
   203b4:	52 e4       	ldi	r21, 0x42	; 66
   203b6:	bc 01       	movw	r22, r24
   203b8:	cd 01       	movw	r24, r26
   203ba:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   203be:	dc 01       	movw	r26, r24
   203c0:	cb 01       	movw	r24, r22
   203c2:	8e a3       	std	Y+38, r24	; 0x26
   203c4:	9f a3       	std	Y+39, r25	; 0x27
   203c6:	a8 a7       	std	Y+40, r26	; 0x28
   203c8:	b9 a7       	std	Y+41, r27	; 0x29
			float calc_b;
			float sdd_td;
			float sdd_tenv;

			/* Temperature over water or ice */
			if (temp_env >= 0.f) {
   203ca:	20 e0       	ldi	r18, 0x00	; 0
   203cc:	30 e0       	ldi	r19, 0x00	; 0
   203ce:	a9 01       	movw	r20, r18
   203d0:	6c 8d       	ldd	r22, Y+28	; 0x1c
   203d2:	7d 8d       	ldd	r23, Y+29	; 0x1d
   203d4:	8e 8d       	ldd	r24, Y+30	; 0x1e
   203d6:	9f 8d       	ldd	r25, Y+31	; 0x1f
   203d8:	0f 94 cb 28 	call	0x25196	; 0x25196 <__gesf2>
   203dc:	88 23       	and	r24, r24
   203de:	8c f0       	brlt	.+34     	; 0x20402 <task_env_calc+0x212>
				/* over water */
				calc_a = 7.5f;
   203e0:	80 e0       	ldi	r24, 0x00	; 0
   203e2:	90 e0       	ldi	r25, 0x00	; 0
   203e4:	a0 ef       	ldi	r26, 0xF0	; 240
   203e6:	b0 e4       	ldi	r27, 0x40	; 64
   203e8:	89 83       	std	Y+1, r24	; 0x01
   203ea:	9a 83       	std	Y+2, r25	; 0x02
   203ec:	ab 83       	std	Y+3, r26	; 0x03
   203ee:	bc 83       	std	Y+4, r27	; 0x04
				calc_b = 237.3f;
   203f0:	8d ec       	ldi	r24, 0xCD	; 205
   203f2:	9c e4       	ldi	r25, 0x4C	; 76
   203f4:	ad e6       	ldi	r26, 0x6D	; 109
   203f6:	b3 e4       	ldi	r27, 0x43	; 67
   203f8:	8d 83       	std	Y+5, r24	; 0x05
   203fa:	9e 83       	std	Y+6, r25	; 0x06
   203fc:	af 83       	std	Y+7, r26	; 0x07
   203fe:	b8 87       	std	Y+8, r27	; 0x08
   20400:	2d c0       	rjmp	.+90     	; 0x2045c <task_env_calc+0x26c>

			} else if (temp_env >= -5.f) {  // this temperature is a value given by the programmers will, only ...
   20402:	20 e0       	ldi	r18, 0x00	; 0
   20404:	30 e0       	ldi	r19, 0x00	; 0
   20406:	40 ea       	ldi	r20, 0xA0	; 160
   20408:	50 ec       	ldi	r21, 0xC0	; 192
   2040a:	6c 8d       	ldd	r22, Y+28	; 0x1c
   2040c:	7d 8d       	ldd	r23, Y+29	; 0x1d
   2040e:	8e 8d       	ldd	r24, Y+30	; 0x1e
   20410:	9f 8d       	ldd	r25, Y+31	; 0x1f
   20412:	0f 94 cb 28 	call	0x25196	; 0x25196 <__gesf2>
   20416:	88 23       	and	r24, r24
   20418:	8c f0       	brlt	.+34     	; 0x2043c <task_env_calc+0x24c>
				/* over water */
				calc_a = 7.6f;
   2041a:	83 e3       	ldi	r24, 0x33	; 51
   2041c:	93 e3       	ldi	r25, 0x33	; 51
   2041e:	a3 ef       	ldi	r26, 0xF3	; 243
   20420:	b0 e4       	ldi	r27, 0x40	; 64
   20422:	89 83       	std	Y+1, r24	; 0x01
   20424:	9a 83       	std	Y+2, r25	; 0x02
   20426:	ab 83       	std	Y+3, r26	; 0x03
   20428:	bc 83       	std	Y+4, r27	; 0x04
				calc_b = 240.7f;
   2042a:	83 e3       	ldi	r24, 0x33	; 51
   2042c:	93 eb       	ldi	r25, 0xB3	; 179
   2042e:	a0 e7       	ldi	r26, 0x70	; 112
   20430:	b3 e4       	ldi	r27, 0x43	; 67
   20432:	8d 83       	std	Y+5, r24	; 0x05
   20434:	9e 83       	std	Y+6, r25	; 0x06
   20436:	af 83       	std	Y+7, r26	; 0x07
   20438:	b8 87       	std	Y+8, r27	; 0x08
   2043a:	10 c0       	rjmp	.+32     	; 0x2045c <task_env_calc+0x26c>

			} else {
				/* over ice */
				calc_a = 9.5f;
   2043c:	80 e0       	ldi	r24, 0x00	; 0
   2043e:	90 e0       	ldi	r25, 0x00	; 0
   20440:	a8 e1       	ldi	r26, 0x18	; 24
   20442:	b1 e4       	ldi	r27, 0x41	; 65
   20444:	89 83       	std	Y+1, r24	; 0x01
   20446:	9a 83       	std	Y+2, r25	; 0x02
   20448:	ab 83       	std	Y+3, r26	; 0x03
   2044a:	bc 83       	std	Y+4, r27	; 0x04
				calc_b = 265.5f;
   2044c:	80 e0       	ldi	r24, 0x00	; 0
   2044e:	90 ec       	ldi	r25, 0xC0	; 192
   20450:	a4 e8       	ldi	r26, 0x84	; 132
   20452:	b3 e4       	ldi	r27, 0x43	; 67
   20454:	8d 83       	std	Y+5, r24	; 0x05
   20456:	9e 83       	std	Y+6, r25	; 0x06
   20458:	af 83       	std	Y+7, r26	; 0x07
   2045a:	b8 87       	std	Y+8, r27	; 0x08
			}

			sdd_td				= /* K1* */ pow(10.f, (calc_a * td)			/ (calc_b + td));
   2045c:	2e a1       	ldd	r18, Y+38	; 0x26
   2045e:	3f a1       	ldd	r19, Y+39	; 0x27
   20460:	48 a5       	ldd	r20, Y+40	; 0x28
   20462:	59 a5       	ldd	r21, Y+41	; 0x29
   20464:	69 81       	ldd	r22, Y+1	; 0x01
   20466:	7a 81       	ldd	r23, Y+2	; 0x02
   20468:	8b 81       	ldd	r24, Y+3	; 0x03
   2046a:	9c 81       	ldd	r25, Y+4	; 0x04
   2046c:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   20470:	dc 01       	movw	r26, r24
   20472:	cb 01       	movw	r24, r22
   20474:	6c 01       	movw	r12, r24
   20476:	7d 01       	movw	r14, r26
   20478:	2e a1       	ldd	r18, Y+38	; 0x26
   2047a:	3f a1       	ldd	r19, Y+39	; 0x27
   2047c:	48 a5       	ldd	r20, Y+40	; 0x28
   2047e:	59 a5       	ldd	r21, Y+41	; 0x29
   20480:	6d 81       	ldd	r22, Y+5	; 0x05
   20482:	7e 81       	ldd	r23, Y+6	; 0x06
   20484:	8f 81       	ldd	r24, Y+7	; 0x07
   20486:	98 85       	ldd	r25, Y+8	; 0x08
   20488:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
   2048c:	dc 01       	movw	r26, r24
   2048e:	cb 01       	movw	r24, r22
   20490:	9c 01       	movw	r18, r24
   20492:	ad 01       	movw	r20, r26
   20494:	c7 01       	movw	r24, r14
   20496:	b6 01       	movw	r22, r12
   20498:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   2049c:	dc 01       	movw	r26, r24
   2049e:	cb 01       	movw	r24, r22
   204a0:	9c 01       	movw	r18, r24
   204a2:	ad 01       	movw	r20, r26
   204a4:	60 e0       	ldi	r22, 0x00	; 0
   204a6:	70 e0       	ldi	r23, 0x00	; 0
   204a8:	80 e2       	ldi	r24, 0x20	; 32
   204aa:	91 e4       	ldi	r25, 0x41	; 65
   204ac:	0f 94 77 29 	call	0x252ee	; 0x252ee <pow>
   204b0:	dc 01       	movw	r26, r24
   204b2:	cb 01       	movw	r24, r22
   204b4:	8a a7       	std	Y+42, r24	; 0x2a
   204b6:	9b a7       	std	Y+43, r25	; 0x2b
   204b8:	ac a7       	std	Y+44, r26	; 0x2c
   204ba:	bd a7       	std	Y+45, r27	; 0x2d
			sdd_tenv			= /* K1* */ pow(10.f, (calc_a * temp_env)	/ (calc_b + temp_env));
   204bc:	2c 8d       	ldd	r18, Y+28	; 0x1c
   204be:	3d 8d       	ldd	r19, Y+29	; 0x1d
   204c0:	4e 8d       	ldd	r20, Y+30	; 0x1e
   204c2:	5f 8d       	ldd	r21, Y+31	; 0x1f
   204c4:	69 81       	ldd	r22, Y+1	; 0x01
   204c6:	7a 81       	ldd	r23, Y+2	; 0x02
   204c8:	8b 81       	ldd	r24, Y+3	; 0x03
   204ca:	9c 81       	ldd	r25, Y+4	; 0x04
   204cc:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   204d0:	dc 01       	movw	r26, r24
   204d2:	cb 01       	movw	r24, r22
   204d4:	6c 01       	movw	r12, r24
   204d6:	7d 01       	movw	r14, r26
   204d8:	2c 8d       	ldd	r18, Y+28	; 0x1c
   204da:	3d 8d       	ldd	r19, Y+29	; 0x1d
   204dc:	4e 8d       	ldd	r20, Y+30	; 0x1e
   204de:	5f 8d       	ldd	r21, Y+31	; 0x1f
   204e0:	6d 81       	ldd	r22, Y+5	; 0x05
   204e2:	7e 81       	ldd	r23, Y+6	; 0x06
   204e4:	8f 81       	ldd	r24, Y+7	; 0x07
   204e6:	98 85       	ldd	r25, Y+8	; 0x08
   204e8:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
   204ec:	dc 01       	movw	r26, r24
   204ee:	cb 01       	movw	r24, r22
   204f0:	9c 01       	movw	r18, r24
   204f2:	ad 01       	movw	r20, r26
   204f4:	c7 01       	movw	r24, r14
   204f6:	b6 01       	movw	r22, r12
   204f8:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   204fc:	dc 01       	movw	r26, r24
   204fe:	cb 01       	movw	r24, r22
   20500:	9c 01       	movw	r18, r24
   20502:	ad 01       	movw	r20, r26
   20504:	60 e0       	ldi	r22, 0x00	; 0
   20506:	70 e0       	ldi	r23, 0x00	; 0
   20508:	80 e2       	ldi	r24, 0x20	; 32
   2050a:	91 e4       	ldi	r25, 0x41	; 65
   2050c:	0f 94 77 29 	call	0x252ee	; 0x252ee <pow>
   20510:	dc 01       	movw	r26, r24
   20512:	cb 01       	movw	r24, r22
   20514:	8e a7       	std	Y+46, r24	; 0x2e
   20516:	9f a7       	std	Y+47, r25	; 0x2f
   20518:	a8 ab       	std	Y+48, r26	; 0x30
   2051a:	b9 ab       	std	Y+49, r27	; 0x31
			l_env_hygro_RH_100	= (int16_t) (0.5f + 10000.f * sdd_td / sdd_tenv);
   2051c:	20 e0       	ldi	r18, 0x00	; 0
   2051e:	30 e4       	ldi	r19, 0x40	; 64
   20520:	4c e1       	ldi	r20, 0x1C	; 28
   20522:	56 e4       	ldi	r21, 0x46	; 70
   20524:	6a a5       	ldd	r22, Y+42	; 0x2a
   20526:	7b a5       	ldd	r23, Y+43	; 0x2b
   20528:	8c a5       	ldd	r24, Y+44	; 0x2c
   2052a:	9d a5       	ldd	r25, Y+45	; 0x2d
   2052c:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   20530:	dc 01       	movw	r26, r24
   20532:	cb 01       	movw	r24, r22
   20534:	2e a5       	ldd	r18, Y+46	; 0x2e
   20536:	3f a5       	ldd	r19, Y+47	; 0x2f
   20538:	48 a9       	ldd	r20, Y+48	; 0x30
   2053a:	59 a9       	ldd	r21, Y+49	; 0x31
   2053c:	bc 01       	movw	r22, r24
   2053e:	cd 01       	movw	r24, r26
   20540:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   20544:	dc 01       	movw	r26, r24
   20546:	cb 01       	movw	r24, r22
   20548:	20 e0       	ldi	r18, 0x00	; 0
   2054a:	30 e0       	ldi	r19, 0x00	; 0
   2054c:	40 e0       	ldi	r20, 0x00	; 0
   2054e:	5f e3       	ldi	r21, 0x3F	; 63
   20550:	bc 01       	movw	r22, r24
   20552:	cd 01       	movw	r24, r26
   20554:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
   20558:	dc 01       	movw	r26, r24
   2055a:	cb 01       	movw	r24, r22
   2055c:	bc 01       	movw	r22, r24
   2055e:	cd 01       	movw	r24, r26
   20560:	0f 94 61 27 	call	0x24ec2	; 0x24ec2 <__fixsfsi>
   20564:	dc 01       	movw	r26, r24
   20566:	cb 01       	movw	r24, r22
   20568:	8a ab       	std	Y+50, r24	; 0x32
   2056a:	9b ab       	std	Y+51, r25	; 0x33
		}

		/* Pushing global data */
		flags = cpu_irq_save();
   2056c:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   20570:	8d 87       	std	Y+13, r24	; 0x0d
		g_env_temp_deg_100	= l_env_temp_deg_100;
   20572:	8c a1       	ldd	r24, Y+36	; 0x24
   20574:	9d a1       	ldd	r25, Y+37	; 0x25
   20576:	80 93 d5 2a 	sts	0x2AD5, r24	; 0x802ad5 <g_env_temp_deg_100>
   2057a:	90 93 d6 2a 	sts	0x2AD6, r25	; 0x802ad6 <g_env_temp_deg_100+0x1>
		g_env_hygro_RH_100	= l_env_hygro_RH_100;
   2057e:	8a a9       	ldd	r24, Y+50	; 0x32
   20580:	9b a9       	ldd	r25, Y+51	; 0x33
   20582:	80 93 d7 2a 	sts	0x2AD7, r24	; 0x802ad7 <g_env_hygro_RH_100>
   20586:	90 93 d8 2a 	sts	0x2AD8, r25	; 0x802ad8 <g_env_hygro_RH_100+0x1>
		cpu_irq_restore(flags);
   2058a:	8d 85       	ldd	r24, Y+13	; 0x0d
   2058c:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>

		s_last = now;
   20590:	89 85       	ldd	r24, Y+9	; 0x09
   20592:	9a 85       	ldd	r25, Y+10	; 0x0a
   20594:	ab 85       	ldd	r26, Y+11	; 0x0b
   20596:	bc 85       	ldd	r27, Y+12	; 0x0c
   20598:	80 93 b4 2d 	sts	0x2DB4, r24	; 0x802db4 <s_last.8738>
   2059c:	90 93 b5 2d 	sts	0x2DB5, r25	; 0x802db5 <s_last.8738+0x1>
   205a0:	a0 93 b6 2d 	sts	0x2DB6, r26	; 0x802db6 <s_last.8738+0x2>
   205a4:	b0 93 b7 2d 	sts	0x2DB7, r27	; 0x802db7 <s_last.8738+0x3>
	}
}
   205a8:	00 00       	nop
   205aa:	e3 96       	adiw	r28, 0x33	; 51
   205ac:	cd bf       	out	0x3d, r28	; 61
   205ae:	de bf       	out	0x3e, r29	; 62
   205b0:	df 91       	pop	r29
   205b2:	cf 91       	pop	r28
   205b4:	ff 90       	pop	r15
   205b6:	ef 90       	pop	r14
   205b8:	df 90       	pop	r13
   205ba:	cf 90       	pop	r12
   205bc:	08 95       	ret

000205be <task_main_aprs>:

static void task_main_aprs(void)
{
   205be:	2f 92       	push	r2
   205c0:	3f 92       	push	r3
   205c2:	4f 92       	push	r4
   205c4:	5f 92       	push	r5
   205c6:	6f 92       	push	r6
   205c8:	7f 92       	push	r7
   205ca:	8f 92       	push	r8
   205cc:	9f 92       	push	r9
   205ce:	af 92       	push	r10
   205d0:	bf 92       	push	r11
   205d2:	cf 92       	push	r12
   205d4:	df 92       	push	r13
   205d6:	ef 92       	push	r14
   205d8:	ff 92       	push	r15
   205da:	0f 93       	push	r16
   205dc:	1f 93       	push	r17
   205de:	cf 93       	push	r28
   205e0:	df 93       	push	r29
   205e2:	cd b7       	in	r28, 0x3d	; 61
   205e4:	de b7       	in	r29, 0x3e	; 62
   205e6:	c4 5e       	subi	r28, 0xE4	; 228
   205e8:	d1 09       	sbc	r29, r1
   205ea:	cd bf       	out	0x3d, r28	; 61
   205ec:	de bf       	out	0x3e, r29	; 62
	static uint32_t				s_now_sec					= 0UL;
	static bool					s_lock						= false;
	uint32_t					l_now_sec					= tcc1_get_time() >> 10;
   205ee:	0e 94 e1 f5 	call	0x1ebc2	; 0x1ebc2 <tcc1_get_time>
   205f2:	dc 01       	movw	r26, r24
   205f4:	cb 01       	movw	r24, r22
   205f6:	07 2e       	mov	r0, r23
   205f8:	7a e0       	ldi	r23, 0x0A	; 10
   205fa:	b6 95       	lsr	r27
   205fc:	a7 95       	ror	r26
   205fe:	97 95       	ror	r25
   20600:	87 95       	ror	r24
   20602:	7a 95       	dec	r23
   20604:	d1 f7       	brne	.-12     	; 0x205fa <task_main_aprs+0x3c>
   20606:	70 2d       	mov	r23, r0
   20608:	8e 8f       	std	Y+30, r24	; 0x1e
   2060a:	9f 8f       	std	Y+31, r25	; 0x1f
   2060c:	a8 a3       	std	Y+32, r26	; 0x20
   2060e:	b9 a3       	std	Y+33, r27	; 0x21
	float						l_gns_speed_kmPh;
	uint16_t					l_speed_kn;
	uint64_t					l_aprs_alert_last;
	APRS_ALERT_FSM_STATE_ENUM_t	l_aprs_alert_fsm_state;
	APRS_ALERT_REASON_ENUM_t	l_aprs_alert_reason;
	int							len							= 0;
   20610:	1a a2       	std	Y+34, r1	; 0x22
   20612:	1b a2       	std	Y+35, r1	; 0x23
	irqflags_t					flags;
	char						l_msg_buf[C_TX_BUF_SIZE];
	int							l_msg_buf_len				= 0;
   20614:	1b 8e       	std	Y+27, r1	; 0x1b
   20616:	1c 8e       	std	Y+28, r1	; 0x1c
	char						l_mark						= ' ';
   20618:	80 e2       	ldi	r24, 0x20	; 32
   2061a:	8d 8f       	std	Y+29, r24	; 0x1d


	/* Once a second to be processed - do not send when APRS is disabled nor GPS ready */
	if (s_lock || (s_now_sec == l_now_sec) || !g_gsm_enable || !g_gsm_aprs_enable || !g_gns_fix_status) {
   2061c:	80 91 b8 2d 	lds	r24, 0x2DB8	; 0x802db8 <s_lock.8759>
   20620:	88 23       	and	r24, r24
   20622:	11 f0       	breq	.+4      	; 0x20628 <task_main_aprs+0x6a>
   20624:	0d 94 fd 0d 	jmp	0x21bfa	; 0x21bfa <task_main_aprs+0x163c>
   20628:	20 91 b9 2d 	lds	r18, 0x2DB9	; 0x802db9 <s_now_sec.8758>
   2062c:	30 91 ba 2d 	lds	r19, 0x2DBA	; 0x802dba <s_now_sec.8758+0x1>
   20630:	40 91 bb 2d 	lds	r20, 0x2DBB	; 0x802dbb <s_now_sec.8758+0x2>
   20634:	50 91 bc 2d 	lds	r21, 0x2DBC	; 0x802dbc <s_now_sec.8758+0x3>
   20638:	8e 8d       	ldd	r24, Y+30	; 0x1e
   2063a:	9f 8d       	ldd	r25, Y+31	; 0x1f
   2063c:	a8 a1       	ldd	r26, Y+32	; 0x20
   2063e:	b9 a1       	ldd	r27, Y+33	; 0x21
   20640:	28 17       	cp	r18, r24
   20642:	39 07       	cpc	r19, r25
   20644:	4a 07       	cpc	r20, r26
   20646:	5b 07       	cpc	r21, r27
   20648:	11 f4       	brne	.+4      	; 0x2064e <task_main_aprs+0x90>
   2064a:	0d 94 fd 0d 	jmp	0x21bfa	; 0x21bfa <task_main_aprs+0x163c>
   2064e:	90 91 b0 29 	lds	r25, 0x29B0	; 0x8029b0 <g_gsm_enable>
   20652:	81 e0       	ldi	r24, 0x01	; 1
   20654:	89 27       	eor	r24, r25
   20656:	88 23       	and	r24, r24
   20658:	11 f0       	breq	.+4      	; 0x2065e <task_main_aprs+0xa0>
   2065a:	0d 94 fd 0d 	jmp	0x21bfa	; 0x21bfa <task_main_aprs+0x163c>
   2065e:	90 91 b1 29 	lds	r25, 0x29B1	; 0x8029b1 <g_gsm_aprs_enable>
   20662:	81 e0       	ldi	r24, 0x01	; 1
   20664:	89 27       	eor	r24, r25
   20666:	88 23       	and	r24, r24
   20668:	11 f0       	breq	.+4      	; 0x2066e <task_main_aprs+0xb0>
   2066a:	0d 94 fd 0d 	jmp	0x21bfa	; 0x21bfa <task_main_aprs+0x163c>
   2066e:	80 91 47 26 	lds	r24, 0x2647	; 0x802647 <g_gns_fix_status>
   20672:	88 23       	and	r24, r24
   20674:	11 f4       	brne	.+4      	; 0x2067a <task_main_aprs+0xbc>
   20676:	0d 94 fd 0d 	jmp	0x21bfa	; 0x21bfa <task_main_aprs+0x163c>
		return;
	}

	/* Single thread lock */
	s_lock = true;
   2067a:	81 e0       	ldi	r24, 0x01	; 1
   2067c:	80 93 b8 2d 	sts	0x2DB8, r24	; 0x802db8 <s_lock.8759>

	/* Store new second */
	s_now_sec = l_now_sec;
   20680:	8e 8d       	ldd	r24, Y+30	; 0x1e
   20682:	9f 8d       	ldd	r25, Y+31	; 0x1f
   20684:	a8 a1       	ldd	r26, Y+32	; 0x20
   20686:	b9 a1       	ldd	r27, Y+33	; 0x21
   20688:	80 93 b9 2d 	sts	0x2DB9, r24	; 0x802db9 <s_now_sec.8758>
   2068c:	90 93 ba 2d 	sts	0x2DBA, r25	; 0x802dba <s_now_sec.8758+0x1>
   20690:	a0 93 bb 2d 	sts	0x2DBB, r26	; 0x802dbb <s_now_sec.8758+0x2>
   20694:	b0 93 bc 2d 	sts	0x2DBC, r27	; 0x802dbc <s_now_sec.8758+0x3>

	/* Get a copy from the global variables */
	{
		flags = cpu_irq_save();
   20698:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   2069c:	8c a3       	std	Y+36, r24	; 0x24
		l_boot_time_ts			= g_boot_time_ts;
   2069e:	80 91 20 26 	lds	r24, 0x2620	; 0x802620 <g_boot_time_ts>
   206a2:	90 91 21 26 	lds	r25, 0x2621	; 0x802621 <g_boot_time_ts+0x1>
   206a6:	a0 91 22 26 	lds	r26, 0x2622	; 0x802622 <g_boot_time_ts+0x2>
   206aa:	b0 91 23 26 	lds	r27, 0x2623	; 0x802623 <g_boot_time_ts+0x3>
   206ae:	8d a3       	std	Y+37, r24	; 0x25
   206b0:	9e a3       	std	Y+38, r25	; 0x26
   206b2:	af a3       	std	Y+39, r26	; 0x27
   206b4:	b8 a7       	std	Y+40, r27	; 0x28
		l_aprs_alert_last		= g_aprs_alert_last;
   206b6:	80 91 f1 26 	lds	r24, 0x26F1	; 0x8026f1 <g_aprs_alert_last>
   206ba:	89 8b       	std	Y+17, r24	; 0x11
   206bc:	80 91 f2 26 	lds	r24, 0x26F2	; 0x8026f2 <g_aprs_alert_last+0x1>
   206c0:	8a 8b       	std	Y+18, r24	; 0x12
   206c2:	80 91 f3 26 	lds	r24, 0x26F3	; 0x8026f3 <g_aprs_alert_last+0x2>
   206c6:	8b 8b       	std	Y+19, r24	; 0x13
   206c8:	80 91 f4 26 	lds	r24, 0x26F4	; 0x8026f4 <g_aprs_alert_last+0x3>
   206cc:	8c 8b       	std	Y+20, r24	; 0x14
   206ce:	80 91 f5 26 	lds	r24, 0x26F5	; 0x8026f5 <g_aprs_alert_last+0x4>
   206d2:	8d 8b       	std	Y+21, r24	; 0x15
   206d4:	80 91 f6 26 	lds	r24, 0x26F6	; 0x8026f6 <g_aprs_alert_last+0x5>
   206d8:	8e 8b       	std	Y+22, r24	; 0x16
   206da:	80 91 f7 26 	lds	r24, 0x26F7	; 0x8026f7 <g_aprs_alert_last+0x6>
   206de:	8f 8b       	std	Y+23, r24	; 0x17
   206e0:	80 91 f8 26 	lds	r24, 0x26F8	; 0x8026f8 <g_aprs_alert_last+0x7>
   206e4:	88 8f       	std	Y+24, r24	; 0x18
		l_aprs_alert_fsm_state	= g_aprs_alert_fsm_state;
   206e6:	80 91 f9 26 	lds	r24, 0x26F9	; 0x8026f9 <g_aprs_alert_fsm_state>
   206ea:	89 8f       	std	Y+25, r24	; 0x19
		l_aprs_alert_reason		= g_aprs_alert_reason;
   206ec:	80 91 fa 26 	lds	r24, 0x26FA	; 0x8026fa <g_aprs_alert_reason>
   206f0:	8a 8f       	std	Y+26, r24	; 0x1a
		cpu_irq_restore(flags);
   206f2:	8c a1       	ldd	r24, Y+36	; 0x24
   206f4:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
	}

	/* GNSS has to set the clock first */
	if (!l_boot_time_ts) {
   206f8:	8d a1       	ldd	r24, Y+37	; 0x25
   206fa:	9e a1       	ldd	r25, Y+38	; 0x26
   206fc:	af a1       	ldd	r26, Y+39	; 0x27
   206fe:	b8 a5       	ldd	r27, Y+40	; 0x28
   20700:	89 2b       	or	r24, r25
   20702:	8a 2b       	or	r24, r26
   20704:	8b 2b       	or	r24, r27
   20706:	21 f4       	brne	.+8      	; 0x20710 <task_main_aprs+0x152>
		/* Single thread finished */
		s_lock = false;
   20708:	10 92 b8 2d 	sts	0x2DB8, r1	; 0x802db8 <s_lock.8759>
		return;
   2070c:	0d 94 fe 0d 	jmp	0x21bfc	; 0x21bfc <task_main_aprs+0x163e>
	}

	do {
		/* Check for sensor and time boundaries */
		if (l_aprs_alert_fsm_state == APRS_ALERT_FSM_STATE__NOOP) {
   20710:	89 8d       	ldd	r24, Y+25	; 0x19
   20712:	88 23       	and	r24, r24
   20714:	09 f0       	breq	.+2      	; 0x20718 <task_main_aprs+0x15a>
   20716:	ad c1       	rjmp	.+858    	; 0x20a72 <task_main_aprs+0x4b4>
			/* APRS messaging started */
			if ((l_aprs_alert_last + C_APRS_ALERT_TIME_SEC) <= l_now_sec) {
   20718:	29 89       	ldd	r18, Y+17	; 0x11
   2071a:	3a 89       	ldd	r19, Y+18	; 0x12
   2071c:	4b 89       	ldd	r20, Y+19	; 0x13
   2071e:	5c 89       	ldd	r21, Y+20	; 0x14
   20720:	6d 89       	ldd	r22, Y+21	; 0x15
   20722:	7e 89       	ldd	r23, Y+22	; 0x16
   20724:	8f 89       	ldd	r24, Y+23	; 0x17
   20726:	98 8d       	ldd	r25, Y+24	; 0x18
   20728:	2c 57       	subi	r18, 0x7C	; 124
   2072a:	3c 4f       	sbci	r19, 0xFC	; 252
   2072c:	4f 4f       	sbci	r20, 0xFF	; 255
   2072e:	5f 4f       	sbci	r21, 0xFF	; 255
   20730:	6f 4f       	sbci	r22, 0xFF	; 255
   20732:	7f 4f       	sbci	r23, 0xFF	; 255
   20734:	8f 4f       	sbci	r24, 0xFF	; 255
   20736:	9f 4f       	sbci	r25, 0xFF	; 255
   20738:	a2 2e       	mov	r10, r18
   2073a:	b3 2e       	mov	r11, r19
   2073c:	c4 2e       	mov	r12, r20
   2073e:	d5 2e       	mov	r13, r21
   20740:	e6 2e       	mov	r14, r22
   20742:	f7 2e       	mov	r15, r23
   20744:	08 2f       	mov	r16, r24
   20746:	19 2f       	mov	r17, r25
   20748:	8e 8d       	ldd	r24, Y+30	; 0x1e
   2074a:	9f 8d       	ldd	r25, Y+31	; 0x1f
   2074c:	a8 a1       	ldd	r26, Y+32	; 0x20
   2074e:	b9 a1       	ldd	r27, Y+33	; 0x21
   20750:	1c 01       	movw	r2, r24
   20752:	2d 01       	movw	r4, r26
   20754:	61 2c       	mov	r6, r1
   20756:	71 2c       	mov	r7, r1
   20758:	43 01       	movw	r8, r6
   2075a:	2a 2d       	mov	r18, r10
   2075c:	3b 2d       	mov	r19, r11
   2075e:	4c 2d       	mov	r20, r12
   20760:	5d 2d       	mov	r21, r13
   20762:	6e 2d       	mov	r22, r14
   20764:	7f 2d       	mov	r23, r15
   20766:	80 2f       	mov	r24, r16
   20768:	91 2f       	mov	r25, r17
   2076a:	a2 2c       	mov	r10, r2
   2076c:	b3 2c       	mov	r11, r3
   2076e:	c4 2c       	mov	r12, r4
   20770:	d5 2c       	mov	r13, r5
   20772:	e6 2c       	mov	r14, r6
   20774:	f7 2c       	mov	r15, r7
   20776:	08 2d       	mov	r16, r8
   20778:	19 2d       	mov	r17, r9
   2077a:	0f 94 80 30 	call	0x26100	; 0x26100 <__cmpdi2>
   2077e:	09 f0       	breq	.+2      	; 0x20782 <task_main_aprs+0x1c4>
   20780:	18 f4       	brcc	.+6      	; 0x20788 <task_main_aprs+0x1ca>
				l_aprs_alert_reason		= APRS_ALERT_REASON__TIME;
   20782:	81 e0       	ldi	r24, 0x01	; 1
   20784:	8a 8f       	std	Y+26, r24	; 0x1a
   20786:	e0 c0       	rjmp	.+448    	; 0x20948 <task_main_aprs+0x38a>

			} else if ((aprs_pos_delta_m() > C_APRS_ALERT_POS_DELTA_M) &&
   20788:	0e 94 f4 e7 	call	0x1cfe8	; 0x1cfe8 <aprs_pos_delta_m>
   2078c:	85 3c       	cpi	r24, 0xC5	; 197
   2078e:	99 40       	sbci	r25, 0x09	; 9
   20790:	a8 f1       	brcs	.+106    	; 0x207fc <task_main_aprs+0x23e>
				((l_aprs_alert_last + C_APRS_ALERT_POS_HOLDOFF_SEC) <= l_now_sec)) {
   20792:	29 89       	ldd	r18, Y+17	; 0x11
   20794:	3a 89       	ldd	r19, Y+18	; 0x12
   20796:	4b 89       	ldd	r20, Y+19	; 0x13
   20798:	5c 89       	ldd	r21, Y+20	; 0x14
   2079a:	6d 89       	ldd	r22, Y+21	; 0x15
   2079c:	7e 89       	ldd	r23, Y+22	; 0x16
   2079e:	8f 89       	ldd	r24, Y+23	; 0x17
   207a0:	98 8d       	ldd	r25, Y+24	; 0x18
   207a2:	af e3       	ldi	r26, 0x3F	; 63
   207a4:	0f 94 6b 30 	call	0x260d6	; 0x260d6 <__adddi3_s8>
   207a8:	a2 2e       	mov	r10, r18
   207aa:	b3 2e       	mov	r11, r19
   207ac:	c4 2e       	mov	r12, r20
   207ae:	d5 2e       	mov	r13, r21
   207b0:	e6 2e       	mov	r14, r22
   207b2:	f7 2e       	mov	r15, r23
   207b4:	08 2f       	mov	r16, r24
   207b6:	19 2f       	mov	r17, r25
   207b8:	8e 8d       	ldd	r24, Y+30	; 0x1e
   207ba:	9f 8d       	ldd	r25, Y+31	; 0x1f
   207bc:	a8 a1       	ldd	r26, Y+32	; 0x20
   207be:	b9 a1       	ldd	r27, Y+33	; 0x21
   207c0:	1c 01       	movw	r2, r24
   207c2:	2d 01       	movw	r4, r26
   207c4:	61 2c       	mov	r6, r1
   207c6:	71 2c       	mov	r7, r1
   207c8:	43 01       	movw	r8, r6
		if (l_aprs_alert_fsm_state == APRS_ALERT_FSM_STATE__NOOP) {
			/* APRS messaging started */
			if ((l_aprs_alert_last + C_APRS_ALERT_TIME_SEC) <= l_now_sec) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__TIME;

			} else if ((aprs_pos_delta_m() > C_APRS_ALERT_POS_DELTA_M) &&
   207ca:	2a 2d       	mov	r18, r10
   207cc:	3b 2d       	mov	r19, r11
   207ce:	4c 2d       	mov	r20, r12
   207d0:	5d 2d       	mov	r21, r13
   207d2:	6e 2d       	mov	r22, r14
   207d4:	7f 2d       	mov	r23, r15
   207d6:	80 2f       	mov	r24, r16
   207d8:	91 2f       	mov	r25, r17
   207da:	a2 2c       	mov	r10, r2
   207dc:	b3 2c       	mov	r11, r3
   207de:	c4 2c       	mov	r12, r4
   207e0:	d5 2c       	mov	r13, r5
   207e2:	e6 2c       	mov	r14, r6
   207e4:	f7 2c       	mov	r15, r7
   207e6:	08 2d       	mov	r16, r8
   207e8:	19 2d       	mov	r17, r9
   207ea:	0f 94 80 30 	call	0x26100	; 0x26100 <__cmpdi2>
   207ee:	09 f0       	breq	.+2      	; 0x207f2 <task_main_aprs+0x234>
   207f0:	28 f4       	brcc	.+10     	; 0x207fc <task_main_aprs+0x23e>
				((l_aprs_alert_last + C_APRS_ALERT_POS_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__POSITION;
   207f2:	82 e0       	ldi	r24, 0x02	; 2
   207f4:	8a 8f       	std	Y+26, r24	; 0x1a
				aprs_pos_anchor();
   207f6:	0e 94 2d e9 	call	0x1d25a	; 0x1d25a <aprs_pos_anchor>
   207fa:	a6 c0       	rjmp	.+332    	; 0x20948 <task_main_aprs+0x38a>

			} else if ((aprs_gyro_total_dps_1000() > C_APRS_ALERT_GYRO_DPS_1000) &&
   207fc:	0e 94 5d e9 	call	0x1d2ba	; 0x1d2ba <aprs_gyro_total_dps_1000>
   20800:	85 3c       	cpi	r24, 0xC5	; 197
   20802:	99 40       	sbci	r25, 0x09	; 9
   20804:	98 f1       	brcs	.+102    	; 0x2086c <task_main_aprs+0x2ae>
				((l_aprs_alert_last + C_APRS_ALERT_GYRO_HOLDOFF_SEC) <= l_now_sec)) {
   20806:	29 89       	ldd	r18, Y+17	; 0x11
   20808:	3a 89       	ldd	r19, Y+18	; 0x12
   2080a:	4b 89       	ldd	r20, Y+19	; 0x13
   2080c:	5c 89       	ldd	r21, Y+20	; 0x14
   2080e:	6d 89       	ldd	r22, Y+21	; 0x15
   20810:	7e 89       	ldd	r23, Y+22	; 0x16
   20812:	8f 89       	ldd	r24, Y+23	; 0x17
   20814:	98 8d       	ldd	r25, Y+24	; 0x18
   20816:	ac e3       	ldi	r26, 0x3C	; 60
   20818:	0f 94 6b 30 	call	0x260d6	; 0x260d6 <__adddi3_s8>
   2081c:	a2 2e       	mov	r10, r18
   2081e:	b3 2e       	mov	r11, r19
   20820:	c4 2e       	mov	r12, r20
   20822:	d5 2e       	mov	r13, r21
   20824:	e6 2e       	mov	r14, r22
   20826:	f7 2e       	mov	r15, r23
   20828:	08 2f       	mov	r16, r24
   2082a:	19 2f       	mov	r17, r25
   2082c:	8e 8d       	ldd	r24, Y+30	; 0x1e
   2082e:	9f 8d       	ldd	r25, Y+31	; 0x1f
   20830:	a8 a1       	ldd	r26, Y+32	; 0x20
   20832:	b9 a1       	ldd	r27, Y+33	; 0x21
   20834:	1c 01       	movw	r2, r24
   20836:	2d 01       	movw	r4, r26
   20838:	61 2c       	mov	r6, r1
   2083a:	71 2c       	mov	r7, r1
   2083c:	43 01       	movw	r8, r6
			} else if ((aprs_pos_delta_m() > C_APRS_ALERT_POS_DELTA_M) &&
				((l_aprs_alert_last + C_APRS_ALERT_POS_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__POSITION;
				aprs_pos_anchor();

			} else if ((aprs_gyro_total_dps_1000() > C_APRS_ALERT_GYRO_DPS_1000) &&
   2083e:	2a 2d       	mov	r18, r10
   20840:	3b 2d       	mov	r19, r11
   20842:	4c 2d       	mov	r20, r12
   20844:	5d 2d       	mov	r21, r13
   20846:	6e 2d       	mov	r22, r14
   20848:	7f 2d       	mov	r23, r15
   2084a:	80 2f       	mov	r24, r16
   2084c:	91 2f       	mov	r25, r17
   2084e:	a2 2c       	mov	r10, r2
   20850:	b3 2c       	mov	r11, r3
   20852:	c4 2c       	mov	r12, r4
   20854:	d5 2c       	mov	r13, r5
   20856:	e6 2c       	mov	r14, r6
   20858:	f7 2c       	mov	r15, r7
   2085a:	08 2d       	mov	r16, r8
   2085c:	19 2d       	mov	r17, r9
   2085e:	0f 94 80 30 	call	0x26100	; 0x26100 <__cmpdi2>
   20862:	09 f0       	breq	.+2      	; 0x20866 <task_main_aprs+0x2a8>
   20864:	18 f4       	brcc	.+6      	; 0x2086c <task_main_aprs+0x2ae>
				((l_aprs_alert_last + C_APRS_ALERT_GYRO_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__GYRO;
   20866:	83 e0       	ldi	r24, 0x03	; 3
   20868:	8a 8f       	std	Y+26, r24	; 0x1a
   2086a:	6e c0       	rjmp	.+220    	; 0x20948 <task_main_aprs+0x38a>

			} else if ((aprs_accel_xy_delta_g_1000() > C_APRS_ALERT_ACCEL_G_1000) &&
   2086c:	0e 94 08 ea 	call	0x1d410	; 0x1d410 <aprs_accel_xy_delta_g_1000>
   20870:	0b 97       	sbiw	r24, 0x0b	; 11
   20872:	98 f1       	brcs	.+102    	; 0x208da <task_main_aprs+0x31c>
				((l_aprs_alert_last + C_APRS_ALERT_ACCEL_HOLDOFF_SEC) <= l_now_sec)) {
   20874:	29 89       	ldd	r18, Y+17	; 0x11
   20876:	3a 89       	ldd	r19, Y+18	; 0x12
   20878:	4b 89       	ldd	r20, Y+19	; 0x13
   2087a:	5c 89       	ldd	r21, Y+20	; 0x14
   2087c:	6d 89       	ldd	r22, Y+21	; 0x15
   2087e:	7e 89       	ldd	r23, Y+22	; 0x16
   20880:	8f 89       	ldd	r24, Y+23	; 0x17
   20882:	98 8d       	ldd	r25, Y+24	; 0x18
   20884:	ae e3       	ldi	r26, 0x3E	; 62
   20886:	0f 94 6b 30 	call	0x260d6	; 0x260d6 <__adddi3_s8>
   2088a:	a2 2e       	mov	r10, r18
   2088c:	b3 2e       	mov	r11, r19
   2088e:	c4 2e       	mov	r12, r20
   20890:	d5 2e       	mov	r13, r21
   20892:	e6 2e       	mov	r14, r22
   20894:	f7 2e       	mov	r15, r23
   20896:	08 2f       	mov	r16, r24
   20898:	19 2f       	mov	r17, r25
   2089a:	8e 8d       	ldd	r24, Y+30	; 0x1e
   2089c:	9f 8d       	ldd	r25, Y+31	; 0x1f
   2089e:	a8 a1       	ldd	r26, Y+32	; 0x20
   208a0:	b9 a1       	ldd	r27, Y+33	; 0x21
   208a2:	1c 01       	movw	r2, r24
   208a4:	2d 01       	movw	r4, r26
   208a6:	61 2c       	mov	r6, r1
   208a8:	71 2c       	mov	r7, r1
   208aa:	43 01       	movw	r8, r6

			} else if ((aprs_gyro_total_dps_1000() > C_APRS_ALERT_GYRO_DPS_1000) &&
				((l_aprs_alert_last + C_APRS_ALERT_GYRO_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__GYRO;

			} else if ((aprs_accel_xy_delta_g_1000() > C_APRS_ALERT_ACCEL_G_1000) &&
   208ac:	2a 2d       	mov	r18, r10
   208ae:	3b 2d       	mov	r19, r11
   208b0:	4c 2d       	mov	r20, r12
   208b2:	5d 2d       	mov	r21, r13
   208b4:	6e 2d       	mov	r22, r14
   208b6:	7f 2d       	mov	r23, r15
   208b8:	80 2f       	mov	r24, r16
   208ba:	91 2f       	mov	r25, r17
   208bc:	a2 2c       	mov	r10, r2
   208be:	b3 2c       	mov	r11, r3
   208c0:	c4 2c       	mov	r12, r4
   208c2:	d5 2c       	mov	r13, r5
   208c4:	e6 2c       	mov	r14, r6
   208c6:	f7 2c       	mov	r15, r7
   208c8:	08 2d       	mov	r16, r8
   208ca:	19 2d       	mov	r17, r9
   208cc:	0f 94 80 30 	call	0x26100	; 0x26100 <__cmpdi2>
   208d0:	09 f0       	breq	.+2      	; 0x208d4 <task_main_aprs+0x316>
   208d2:	18 f4       	brcc	.+6      	; 0x208da <task_main_aprs+0x31c>
				((l_aprs_alert_last + C_APRS_ALERT_ACCEL_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__ACCEL;
   208d4:	84 e0       	ldi	r24, 0x04	; 4
   208d6:	8a 8f       	std	Y+26, r24	; 0x1a
   208d8:	37 c0       	rjmp	.+110    	; 0x20948 <task_main_aprs+0x38a>

			} else if ((aprs_mag_delta_nT() > C_APRS_ALERT_MAG_DELTA_NT) &&
   208da:	0e 94 21 eb 	call	0x1d642	; 0x1d642 <aprs_mag_delta_nT>
   208de:	85 36       	cpi	r24, 0x65	; 101
   208e0:	99 41       	sbci	r25, 0x19	; 25
   208e2:	90 f1       	brcs	.+100    	; 0x20948 <task_main_aprs+0x38a>
				((l_aprs_alert_last + C_APRS_ALERT_MAG_HOLDOFF_SEC) <= l_now_sec)) {
   208e4:	29 89       	ldd	r18, Y+17	; 0x11
   208e6:	3a 89       	ldd	r19, Y+18	; 0x12
   208e8:	4b 89       	ldd	r20, Y+19	; 0x13
   208ea:	5c 89       	ldd	r21, Y+20	; 0x14
   208ec:	6d 89       	ldd	r22, Y+21	; 0x15
   208ee:	7e 89       	ldd	r23, Y+22	; 0x16
   208f0:	8f 89       	ldd	r24, Y+23	; 0x17
   208f2:	98 8d       	ldd	r25, Y+24	; 0x18
   208f4:	ad e3       	ldi	r26, 0x3D	; 61
   208f6:	0f 94 6b 30 	call	0x260d6	; 0x260d6 <__adddi3_s8>
   208fa:	a2 2e       	mov	r10, r18
   208fc:	b3 2e       	mov	r11, r19
   208fe:	c4 2e       	mov	r12, r20
   20900:	d5 2e       	mov	r13, r21
   20902:	e6 2e       	mov	r14, r22
   20904:	f7 2e       	mov	r15, r23
   20906:	08 2f       	mov	r16, r24
   20908:	19 2f       	mov	r17, r25
   2090a:	8e 8d       	ldd	r24, Y+30	; 0x1e
   2090c:	9f 8d       	ldd	r25, Y+31	; 0x1f
   2090e:	a8 a1       	ldd	r26, Y+32	; 0x20
   20910:	b9 a1       	ldd	r27, Y+33	; 0x21
   20912:	1c 01       	movw	r2, r24
   20914:	2d 01       	movw	r4, r26
   20916:	61 2c       	mov	r6, r1
   20918:	71 2c       	mov	r7, r1
   2091a:	43 01       	movw	r8, r6

			} else if ((aprs_accel_xy_delta_g_1000() > C_APRS_ALERT_ACCEL_G_1000) &&
				((l_aprs_alert_last + C_APRS_ALERT_ACCEL_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__ACCEL;

			} else if ((aprs_mag_delta_nT() > C_APRS_ALERT_MAG_DELTA_NT) &&
   2091c:	2a 2d       	mov	r18, r10
   2091e:	3b 2d       	mov	r19, r11
   20920:	4c 2d       	mov	r20, r12
   20922:	5d 2d       	mov	r21, r13
   20924:	6e 2d       	mov	r22, r14
   20926:	7f 2d       	mov	r23, r15
   20928:	80 2f       	mov	r24, r16
   2092a:	91 2f       	mov	r25, r17
   2092c:	a2 2c       	mov	r10, r2
   2092e:	b3 2c       	mov	r11, r3
   20930:	c4 2c       	mov	r12, r4
   20932:	d5 2c       	mov	r13, r5
   20934:	e6 2c       	mov	r14, r6
   20936:	f7 2c       	mov	r15, r7
   20938:	08 2d       	mov	r16, r8
   2093a:	19 2d       	mov	r17, r9
   2093c:	0f 94 80 30 	call	0x26100	; 0x26100 <__cmpdi2>
   20940:	09 f0       	breq	.+2      	; 0x20944 <task_main_aprs+0x386>
   20942:	10 f4       	brcc	.+4      	; 0x20948 <task_main_aprs+0x38a>
				((l_aprs_alert_last + C_APRS_ALERT_MAG_HOLDOFF_SEC) <= l_now_sec)) {
				l_aprs_alert_reason		= APRS_ALERT_REASON__MAGNET;
   20944:	85 e0       	ldi	r24, 0x05	; 5
   20946:	8a 8f       	std	Y+26, r24	; 0x1a
			}

			if (l_aprs_alert_reason != APRS_ALERT_REASON__NONE) {
   20948:	8a 8d       	ldd	r24, Y+26	; 0x1a
   2094a:	88 23       	and	r24, r24
   2094c:	09 f4       	brne	.+2      	; 0x20950 <task_main_aprs+0x392>
   2094e:	91 c0       	rjmp	.+290    	; 0x20a72 <task_main_aprs+0x4b4>
				l_aprs_alert_fsm_state	= APRS_ALERT_FSM_STATE__DO_N1;
   20950:	81 e0       	ldi	r24, 0x01	; 1
   20952:	89 8f       	std	Y+25, r24	; 0x19
				l_aprs_alert_last		= l_now_sec;
   20954:	8e 8d       	ldd	r24, Y+30	; 0x1e
   20956:	9f 8d       	ldd	r25, Y+31	; 0x1f
   20958:	a8 a1       	ldd	r26, Y+32	; 0x20
   2095a:	b9 a1       	ldd	r27, Y+33	; 0x21
   2095c:	9c 01       	movw	r18, r24
   2095e:	ad 01       	movw	r20, r26
   20960:	60 e0       	ldi	r22, 0x00	; 0
   20962:	70 e0       	ldi	r23, 0x00	; 0
   20964:	cb 01       	movw	r24, r22
   20966:	29 8b       	std	Y+17, r18	; 0x11
   20968:	3a 8b       	std	Y+18, r19	; 0x12
   2096a:	4b 8b       	std	Y+19, r20	; 0x13
   2096c:	5c 8b       	std	Y+20, r21	; 0x14
   2096e:	6d 8b       	std	Y+21, r22	; 0x15
   20970:	7e 8b       	std	Y+22, r23	; 0x16
   20972:	8f 8b       	std	Y+23, r24	; 0x17
   20974:	98 8f       	std	Y+24, r25	; 0x18

				/* Make snapshot of alert environment */
				{
					flags = cpu_irq_save();
   20976:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   2097a:	8c a3       	std	Y+36, r24	; 0x24

					/* Gyroscope */
					g_aprs_alert_1_gyro_x_mdps	= g_twi1_gyro_1_gyro_x_mdps;
   2097c:	80 91 f8 29 	lds	r24, 0x29F8	; 0x8029f8 <g_twi1_gyro_1_gyro_x_mdps>
   20980:	90 91 f9 29 	lds	r25, 0x29F9	; 0x8029f9 <g_twi1_gyro_1_gyro_x_mdps+0x1>
   20984:	a0 91 fa 29 	lds	r26, 0x29FA	; 0x8029fa <g_twi1_gyro_1_gyro_x_mdps+0x2>
   20988:	b0 91 fb 29 	lds	r27, 0x29FB	; 0x8029fb <g_twi1_gyro_1_gyro_x_mdps+0x3>
   2098c:	80 93 03 27 	sts	0x2703, r24	; 0x802703 <g_aprs_alert_1_gyro_x_mdps>
   20990:	90 93 04 27 	sts	0x2704, r25	; 0x802704 <g_aprs_alert_1_gyro_x_mdps+0x1>
   20994:	a0 93 05 27 	sts	0x2705, r26	; 0x802705 <g_aprs_alert_1_gyro_x_mdps+0x2>
   20998:	b0 93 06 27 	sts	0x2706, r27	; 0x802706 <g_aprs_alert_1_gyro_x_mdps+0x3>
					g_aprs_alert_1_gyro_y_mdps	= g_twi1_gyro_1_gyro_y_mdps;
   2099c:	80 91 fc 29 	lds	r24, 0x29FC	; 0x8029fc <g_twi1_gyro_1_gyro_y_mdps>
   209a0:	90 91 fd 29 	lds	r25, 0x29FD	; 0x8029fd <g_twi1_gyro_1_gyro_y_mdps+0x1>
   209a4:	a0 91 fe 29 	lds	r26, 0x29FE	; 0x8029fe <g_twi1_gyro_1_gyro_y_mdps+0x2>
   209a8:	b0 91 ff 29 	lds	r27, 0x29FF	; 0x8029ff <g_twi1_gyro_1_gyro_y_mdps+0x3>
   209ac:	80 93 07 27 	sts	0x2707, r24	; 0x802707 <g_aprs_alert_1_gyro_y_mdps>
   209b0:	90 93 08 27 	sts	0x2708, r25	; 0x802708 <g_aprs_alert_1_gyro_y_mdps+0x1>
   209b4:	a0 93 09 27 	sts	0x2709, r26	; 0x802709 <g_aprs_alert_1_gyro_y_mdps+0x2>
   209b8:	b0 93 0a 27 	sts	0x270A, r27	; 0x80270a <g_aprs_alert_1_gyro_y_mdps+0x3>
					g_aprs_alert_1_gyro_z_mdps	= g_twi1_gyro_1_gyro_z_mdps;
   209bc:	80 91 00 2a 	lds	r24, 0x2A00	; 0x802a00 <g_twi1_gyro_1_gyro_z_mdps>
   209c0:	90 91 01 2a 	lds	r25, 0x2A01	; 0x802a01 <g_twi1_gyro_1_gyro_z_mdps+0x1>
   209c4:	a0 91 02 2a 	lds	r26, 0x2A02	; 0x802a02 <g_twi1_gyro_1_gyro_z_mdps+0x2>
   209c8:	b0 91 03 2a 	lds	r27, 0x2A03	; 0x802a03 <g_twi1_gyro_1_gyro_z_mdps+0x3>
   209cc:	80 93 0b 27 	sts	0x270B, r24	; 0x80270b <g_aprs_alert_1_gyro_z_mdps>
   209d0:	90 93 0c 27 	sts	0x270C, r25	; 0x80270c <g_aprs_alert_1_gyro_z_mdps+0x1>
   209d4:	a0 93 0d 27 	sts	0x270D, r26	; 0x80270d <g_aprs_alert_1_gyro_z_mdps+0x2>
   209d8:	b0 93 0e 27 	sts	0x270E, r27	; 0x80270e <g_aprs_alert_1_gyro_z_mdps+0x3>

					/* Acceleration */
					g_aprs_alert_1_accel_x_mg	= g_twi1_gyro_1_accel_x_mg;
   209dc:	80 91 e6 29 	lds	r24, 0x29E6	; 0x8029e6 <g_twi1_gyro_1_accel_x_mg>
   209e0:	90 91 e7 29 	lds	r25, 0x29E7	; 0x8029e7 <g_twi1_gyro_1_accel_x_mg+0x1>
   209e4:	80 93 0f 27 	sts	0x270F, r24	; 0x80270f <g_aprs_alert_1_accel_x_mg>
   209e8:	90 93 10 27 	sts	0x2710, r25	; 0x802710 <g_aprs_alert_1_accel_x_mg+0x1>
					g_aprs_alert_1_accel_y_mg	= g_twi1_gyro_1_accel_y_mg;
   209ec:	80 91 e8 29 	lds	r24, 0x29E8	; 0x8029e8 <g_twi1_gyro_1_accel_y_mg>
   209f0:	90 91 e9 29 	lds	r25, 0x29E9	; 0x8029e9 <g_twi1_gyro_1_accel_y_mg+0x1>
   209f4:	80 93 11 27 	sts	0x2711, r24	; 0x802711 <g_aprs_alert_1_accel_y_mg>
   209f8:	90 93 12 27 	sts	0x2712, r25	; 0x802712 <g_aprs_alert_1_accel_y_mg+0x1>
					g_aprs_alert_1_accel_z_mg	= g_twi1_gyro_1_accel_z_mg;
   209fc:	80 91 ea 29 	lds	r24, 0x29EA	; 0x8029ea <g_twi1_gyro_1_accel_z_mg>
   20a00:	90 91 eb 29 	lds	r25, 0x29EB	; 0x8029eb <g_twi1_gyro_1_accel_z_mg+0x1>
   20a04:	80 93 13 27 	sts	0x2713, r24	; 0x802713 <g_aprs_alert_1_accel_z_mg>
   20a08:	90 93 14 27 	sts	0x2714, r25	; 0x802714 <g_aprs_alert_1_accel_z_mg+0x1>

					/* Magnetics */
					g_aprs_alert_2_mag_x_nT		= g_twi1_gyro_2_mag_x_nT;
   20a0c:	80 91 1c 2a 	lds	r24, 0x2A1C	; 0x802a1c <g_twi1_gyro_2_mag_x_nT>
   20a10:	90 91 1d 2a 	lds	r25, 0x2A1D	; 0x802a1d <g_twi1_gyro_2_mag_x_nT+0x1>
   20a14:	a0 91 1e 2a 	lds	r26, 0x2A1E	; 0x802a1e <g_twi1_gyro_2_mag_x_nT+0x2>
   20a18:	b0 91 1f 2a 	lds	r27, 0x2A1F	; 0x802a1f <g_twi1_gyro_2_mag_x_nT+0x3>
   20a1c:	80 93 15 27 	sts	0x2715, r24	; 0x802715 <g_aprs_alert_2_mag_x_nT>
   20a20:	90 93 16 27 	sts	0x2716, r25	; 0x802716 <g_aprs_alert_2_mag_x_nT+0x1>
   20a24:	a0 93 17 27 	sts	0x2717, r26	; 0x802717 <g_aprs_alert_2_mag_x_nT+0x2>
   20a28:	b0 93 18 27 	sts	0x2718, r27	; 0x802718 <g_aprs_alert_2_mag_x_nT+0x3>
					g_aprs_alert_2_mag_y_nT		= g_twi1_gyro_2_mag_y_nT;
   20a2c:	80 91 20 2a 	lds	r24, 0x2A20	; 0x802a20 <g_twi1_gyro_2_mag_y_nT>
   20a30:	90 91 21 2a 	lds	r25, 0x2A21	; 0x802a21 <g_twi1_gyro_2_mag_y_nT+0x1>
   20a34:	a0 91 22 2a 	lds	r26, 0x2A22	; 0x802a22 <g_twi1_gyro_2_mag_y_nT+0x2>
   20a38:	b0 91 23 2a 	lds	r27, 0x2A23	; 0x802a23 <g_twi1_gyro_2_mag_y_nT+0x3>
   20a3c:	80 93 19 27 	sts	0x2719, r24	; 0x802719 <g_aprs_alert_2_mag_y_nT>
   20a40:	90 93 1a 27 	sts	0x271A, r25	; 0x80271a <g_aprs_alert_2_mag_y_nT+0x1>
   20a44:	a0 93 1b 27 	sts	0x271B, r26	; 0x80271b <g_aprs_alert_2_mag_y_nT+0x2>
   20a48:	b0 93 1c 27 	sts	0x271C, r27	; 0x80271c <g_aprs_alert_2_mag_y_nT+0x3>
					g_aprs_alert_2_mag_z_nT		= g_twi1_gyro_2_mag_z_nT;
   20a4c:	80 91 24 2a 	lds	r24, 0x2A24	; 0x802a24 <g_twi1_gyro_2_mag_z_nT>
   20a50:	90 91 25 2a 	lds	r25, 0x2A25	; 0x802a25 <g_twi1_gyro_2_mag_z_nT+0x1>
   20a54:	a0 91 26 2a 	lds	r26, 0x2A26	; 0x802a26 <g_twi1_gyro_2_mag_z_nT+0x2>
   20a58:	b0 91 27 2a 	lds	r27, 0x2A27	; 0x802a27 <g_twi1_gyro_2_mag_z_nT+0x3>
   20a5c:	80 93 1d 27 	sts	0x271D, r24	; 0x80271d <g_aprs_alert_2_mag_z_nT>
   20a60:	90 93 1e 27 	sts	0x271E, r25	; 0x80271e <g_aprs_alert_2_mag_z_nT+0x1>
   20a64:	a0 93 1f 27 	sts	0x271F, r26	; 0x80271f <g_aprs_alert_2_mag_z_nT+0x2>
   20a68:	b0 93 20 27 	sts	0x2720, r27	; 0x802720 <g_aprs_alert_2_mag_z_nT+0x3>

					cpu_irq_restore(flags);
   20a6c:	8c a1       	ldd	r24, Y+36	; 0x24
   20a6e:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
				}
			}
		}

		/* Preparations for message strings */
		if (l_aprs_alert_fsm_state != APRS_ALERT_FSM_STATE__NOOP) {
   20a72:	89 8d       	ldd	r24, Y+25	; 0x19
   20a74:	88 23       	and	r24, r24
   20a76:	09 f4       	brne	.+2      	; 0x20a7a <task_main_aprs+0x4bc>
   20a78:	7c c1       	rjmp	.+760    	; 0x20d72 <task_main_aprs+0x7b4>
			/* Get copy from global variables */
			{
				flags = cpu_irq_save();
   20a7a:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   20a7e:	8c a3       	std	Y+36, r24	; 0x24
				l_gns_lat			= g_gns_lat;
   20a80:	80 91 48 26 	lds	r24, 0x2648	; 0x802648 <g_gns_lat>
   20a84:	90 91 49 26 	lds	r25, 0x2649	; 0x802649 <g_gns_lat+0x1>
   20a88:	a0 91 4a 26 	lds	r26, 0x264A	; 0x80264a <g_gns_lat+0x2>
   20a8c:	b0 91 4b 26 	lds	r27, 0x264B	; 0x80264b <g_gns_lat+0x3>
   20a90:	89 a7       	std	Y+41, r24	; 0x29
   20a92:	9a a7       	std	Y+42, r25	; 0x2a
   20a94:	ab a7       	std	Y+43, r26	; 0x2b
   20a96:	bc a7       	std	Y+44, r27	; 0x2c
				l_gns_lon			= g_gns_lon;
   20a98:	80 91 4c 26 	lds	r24, 0x264C	; 0x80264c <g_gns_lon>
   20a9c:	90 91 4d 26 	lds	r25, 0x264D	; 0x80264d <g_gns_lon+0x1>
   20aa0:	a0 91 4e 26 	lds	r26, 0x264E	; 0x80264e <g_gns_lon+0x2>
   20aa4:	b0 91 4f 26 	lds	r27, 0x264F	; 0x80264f <g_gns_lon+0x3>
   20aa8:	8d a7       	std	Y+45, r24	; 0x2d
   20aaa:	9e a7       	std	Y+46, r25	; 0x2e
   20aac:	af a7       	std	Y+47, r26	; 0x2f
   20aae:	b8 ab       	std	Y+48, r27	; 0x30
				l_gns_course_deg	= g_gns_course_deg;
   20ab0:	80 91 58 26 	lds	r24, 0x2658	; 0x802658 <g_gns_course_deg>
   20ab4:	90 91 59 26 	lds	r25, 0x2659	; 0x802659 <g_gns_course_deg+0x1>
   20ab8:	a0 91 5a 26 	lds	r26, 0x265A	; 0x80265a <g_gns_course_deg+0x2>
   20abc:	b0 91 5b 26 	lds	r27, 0x265B	; 0x80265b <g_gns_course_deg+0x3>
   20ac0:	89 ab       	std	Y+49, r24	; 0x31
   20ac2:	9a ab       	std	Y+50, r25	; 0x32
   20ac4:	ab ab       	std	Y+51, r26	; 0x33
   20ac6:	bc ab       	std	Y+52, r27	; 0x34
				l_gns_speed_kmPh	= g_gns_speed_kmPh;
   20ac8:	80 91 54 26 	lds	r24, 0x2654	; 0x802654 <g_gns_speed_kmPh>
   20acc:	90 91 55 26 	lds	r25, 0x2655	; 0x802655 <g_gns_speed_kmPh+0x1>
   20ad0:	a0 91 56 26 	lds	r26, 0x2656	; 0x802656 <g_gns_speed_kmPh+0x2>
   20ad4:	b0 91 57 26 	lds	r27, 0x2657	; 0x802657 <g_gns_speed_kmPh+0x3>
   20ad8:	8d ab       	std	Y+53, r24	; 0x35
   20ada:	9e ab       	std	Y+54, r25	; 0x36
   20adc:	af ab       	std	Y+55, r26	; 0x37
   20ade:	b8 af       	std	Y+56, r27	; 0x38
				cpu_irq_restore(flags);
   20ae0:	8c a1       	ldd	r24, Y+36	; 0x24
   20ae2:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
			}

			/* Calculations */
			{
				l_lat_deg			= (uint8_t) (l_gns_lat >= 0.f ?  l_gns_lat : -l_gns_lat);
   20ae6:	20 e0       	ldi	r18, 0x00	; 0
   20ae8:	30 e0       	ldi	r19, 0x00	; 0
   20aea:	a9 01       	movw	r20, r18
   20aec:	69 a5       	ldd	r22, Y+41	; 0x29
   20aee:	7a a5       	ldd	r23, Y+42	; 0x2a
   20af0:	8b a5       	ldd	r24, Y+43	; 0x2b
   20af2:	9c a5       	ldd	r25, Y+44	; 0x2c
   20af4:	0f 94 cb 28 	call	0x25196	; 0x25196 <__gesf2>
   20af8:	88 23       	and	r24, r24
   20afa:	4c f0       	brlt	.+18     	; 0x20b0e <task_main_aprs+0x550>
   20afc:	69 a5       	ldd	r22, Y+41	; 0x29
   20afe:	7a a5       	ldd	r23, Y+42	; 0x2a
   20b00:	8b a5       	ldd	r24, Y+43	; 0x2b
   20b02:	9c a5       	ldd	r25, Y+44	; 0x2c
   20b04:	0f 94 66 27 	call	0x24ecc	; 0x24ecc <__fixunssfsi>
   20b08:	dc 01       	movw	r26, r24
   20b0a:	cb 01       	movw	r24, r22
   20b0c:	0b c0       	rjmp	.+22     	; 0x20b24 <task_main_aprs+0x566>
   20b0e:	89 a5       	ldd	r24, Y+41	; 0x29
   20b10:	9a a5       	ldd	r25, Y+42	; 0x2a
   20b12:	ab a5       	ldd	r26, Y+43	; 0x2b
   20b14:	bc a5       	ldd	r27, Y+44	; 0x2c
   20b16:	b0 58       	subi	r27, 0x80	; 128
   20b18:	bc 01       	movw	r22, r24
   20b1a:	cd 01       	movw	r24, r26
   20b1c:	0f 94 66 27 	call	0x24ecc	; 0x24ecc <__fixunssfsi>
   20b20:	dc 01       	movw	r26, r24
   20b22:	cb 01       	movw	r24, r22
   20b24:	89 83       	std	Y+1, r24	; 0x01
				l_lat_minutes		= ((l_gns_lat >= 0.f ?  l_gns_lat : -l_gns_lat) - l_lat_deg) * 60.f + 0.005f;
   20b26:	20 e0       	ldi	r18, 0x00	; 0
   20b28:	30 e0       	ldi	r19, 0x00	; 0
   20b2a:	a9 01       	movw	r20, r18
   20b2c:	69 a5       	ldd	r22, Y+41	; 0x29
   20b2e:	7a a5       	ldd	r23, Y+42	; 0x2a
   20b30:	8b a5       	ldd	r24, Y+43	; 0x2b
   20b32:	9c a5       	ldd	r25, Y+44	; 0x2c
   20b34:	0f 94 cb 28 	call	0x25196	; 0x25196 <__gesf2>
   20b38:	88 23       	and	r24, r24
   20b3a:	2c f0       	brlt	.+10     	; 0x20b46 <task_main_aprs+0x588>
   20b3c:	c9 a4       	ldd	r12, Y+41	; 0x29
   20b3e:	da a4       	ldd	r13, Y+42	; 0x2a
   20b40:	eb a4       	ldd	r14, Y+43	; 0x2b
   20b42:	fc a4       	ldd	r15, Y+44	; 0x2c
   20b44:	0a c0       	rjmp	.+20     	; 0x20b5a <task_main_aprs+0x59c>
   20b46:	89 a5       	ldd	r24, Y+41	; 0x29
   20b48:	9a a5       	ldd	r25, Y+42	; 0x2a
   20b4a:	ab a5       	ldd	r26, Y+43	; 0x2b
   20b4c:	bc a5       	ldd	r27, Y+44	; 0x2c
   20b4e:	6c 01       	movw	r12, r24
   20b50:	7d 01       	movw	r14, r26
   20b52:	f7 fa       	bst	r15, 7
   20b54:	f0 94       	com	r15
   20b56:	f7 f8       	bld	r15, 7
   20b58:	f0 94       	com	r15
   20b5a:	89 81       	ldd	r24, Y+1	; 0x01
   20b5c:	88 2f       	mov	r24, r24
   20b5e:	90 e0       	ldi	r25, 0x00	; 0
   20b60:	09 2e       	mov	r0, r25
   20b62:	00 0c       	add	r0, r0
   20b64:	aa 0b       	sbc	r26, r26
   20b66:	bb 0b       	sbc	r27, r27
   20b68:	bc 01       	movw	r22, r24
   20b6a:	cd 01       	movw	r24, r26
   20b6c:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   20b70:	dc 01       	movw	r26, r24
   20b72:	cb 01       	movw	r24, r22
   20b74:	9c 01       	movw	r18, r24
   20b76:	ad 01       	movw	r20, r26
   20b78:	c7 01       	movw	r24, r14
   20b7a:	b6 01       	movw	r22, r12
   20b7c:	0f 94 53 26 	call	0x24ca6	; 0x24ca6 <__subsf3>
   20b80:	dc 01       	movw	r26, r24
   20b82:	cb 01       	movw	r24, r22
   20b84:	20 e0       	ldi	r18, 0x00	; 0
   20b86:	30 e0       	ldi	r19, 0x00	; 0
   20b88:	40 e7       	ldi	r20, 0x70	; 112
   20b8a:	52 e4       	ldi	r21, 0x42	; 66
   20b8c:	bc 01       	movw	r22, r24
   20b8e:	cd 01       	movw	r24, r26
   20b90:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   20b94:	dc 01       	movw	r26, r24
   20b96:	cb 01       	movw	r24, r22
   20b98:	2a e0       	ldi	r18, 0x0A	; 10
   20b9a:	37 ed       	ldi	r19, 0xD7	; 215
   20b9c:	43 ea       	ldi	r20, 0xA3	; 163
   20b9e:	5b e3       	ldi	r21, 0x3B	; 59
   20ba0:	bc 01       	movw	r22, r24
   20ba2:	cd 01       	movw	r24, r26
   20ba4:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
   20ba8:	dc 01       	movw	r26, r24
   20baa:	cb 01       	movw	r24, r22
   20bac:	8a 83       	std	Y+2, r24	; 0x02
   20bae:	9b 83       	std	Y+3, r25	; 0x03
   20bb0:	ac 83       	std	Y+4, r26	; 0x04
   20bb2:	bd 83       	std	Y+5, r27	; 0x05
				l_lat_hemisphere	= l_gns_lat >= 0.f ?  'N' : 'S';
   20bb4:	20 e0       	ldi	r18, 0x00	; 0
   20bb6:	30 e0       	ldi	r19, 0x00	; 0
   20bb8:	a9 01       	movw	r20, r18
   20bba:	69 a5       	ldd	r22, Y+41	; 0x29
   20bbc:	7a a5       	ldd	r23, Y+42	; 0x2a
   20bbe:	8b a5       	ldd	r24, Y+43	; 0x2b
   20bc0:	9c a5       	ldd	r25, Y+44	; 0x2c
   20bc2:	0f 94 cb 28 	call	0x25196	; 0x25196 <__gesf2>
   20bc6:	88 23       	and	r24, r24
   20bc8:	14 f0       	brlt	.+4      	; 0x20bce <task_main_aprs+0x610>
   20bca:	8e e4       	ldi	r24, 0x4E	; 78
   20bcc:	01 c0       	rjmp	.+2      	; 0x20bd0 <task_main_aprs+0x612>
   20bce:	83 e5       	ldi	r24, 0x53	; 83
   20bd0:	8e 83       	std	Y+6, r24	; 0x06
				l_lon_deg			= (uint8_t) (l_gns_lon >= 0.f ?  l_gns_lon : -l_gns_lon);
   20bd2:	20 e0       	ldi	r18, 0x00	; 0
   20bd4:	30 e0       	ldi	r19, 0x00	; 0
   20bd6:	a9 01       	movw	r20, r18
   20bd8:	6d a5       	ldd	r22, Y+45	; 0x2d
   20bda:	7e a5       	ldd	r23, Y+46	; 0x2e
   20bdc:	8f a5       	ldd	r24, Y+47	; 0x2f
   20bde:	98 a9       	ldd	r25, Y+48	; 0x30
   20be0:	0f 94 cb 28 	call	0x25196	; 0x25196 <__gesf2>
   20be4:	88 23       	and	r24, r24
   20be6:	4c f0       	brlt	.+18     	; 0x20bfa <task_main_aprs+0x63c>
   20be8:	6d a5       	ldd	r22, Y+45	; 0x2d
   20bea:	7e a5       	ldd	r23, Y+46	; 0x2e
   20bec:	8f a5       	ldd	r24, Y+47	; 0x2f
   20bee:	98 a9       	ldd	r25, Y+48	; 0x30
   20bf0:	0f 94 66 27 	call	0x24ecc	; 0x24ecc <__fixunssfsi>
   20bf4:	dc 01       	movw	r26, r24
   20bf6:	cb 01       	movw	r24, r22
   20bf8:	0b c0       	rjmp	.+22     	; 0x20c10 <task_main_aprs+0x652>
   20bfa:	8d a5       	ldd	r24, Y+45	; 0x2d
   20bfc:	9e a5       	ldd	r25, Y+46	; 0x2e
   20bfe:	af a5       	ldd	r26, Y+47	; 0x2f
   20c00:	b8 a9       	ldd	r27, Y+48	; 0x30
   20c02:	b0 58       	subi	r27, 0x80	; 128
   20c04:	bc 01       	movw	r22, r24
   20c06:	cd 01       	movw	r24, r26
   20c08:	0f 94 66 27 	call	0x24ecc	; 0x24ecc <__fixunssfsi>
   20c0c:	dc 01       	movw	r26, r24
   20c0e:	cb 01       	movw	r24, r22
   20c10:	8f 83       	std	Y+7, r24	; 0x07
				l_lon_minutes		= ((l_gns_lon >= 0.f ?  l_gns_lon : -l_gns_lon) - l_lon_deg) * 60.f + 0.005f;
   20c12:	20 e0       	ldi	r18, 0x00	; 0
   20c14:	30 e0       	ldi	r19, 0x00	; 0
   20c16:	a9 01       	movw	r20, r18
   20c18:	6d a5       	ldd	r22, Y+45	; 0x2d
   20c1a:	7e a5       	ldd	r23, Y+46	; 0x2e
   20c1c:	8f a5       	ldd	r24, Y+47	; 0x2f
   20c1e:	98 a9       	ldd	r25, Y+48	; 0x30
   20c20:	0f 94 cb 28 	call	0x25196	; 0x25196 <__gesf2>
   20c24:	88 23       	and	r24, r24
   20c26:	2c f0       	brlt	.+10     	; 0x20c32 <task_main_aprs+0x674>
   20c28:	cd a4       	ldd	r12, Y+45	; 0x2d
   20c2a:	de a4       	ldd	r13, Y+46	; 0x2e
   20c2c:	ef a4       	ldd	r14, Y+47	; 0x2f
   20c2e:	f8 a8       	ldd	r15, Y+48	; 0x30
   20c30:	0a c0       	rjmp	.+20     	; 0x20c46 <task_main_aprs+0x688>
   20c32:	8d a5       	ldd	r24, Y+45	; 0x2d
   20c34:	9e a5       	ldd	r25, Y+46	; 0x2e
   20c36:	af a5       	ldd	r26, Y+47	; 0x2f
   20c38:	b8 a9       	ldd	r27, Y+48	; 0x30
   20c3a:	6c 01       	movw	r12, r24
   20c3c:	7d 01       	movw	r14, r26
   20c3e:	f7 fa       	bst	r15, 7
   20c40:	f0 94       	com	r15
   20c42:	f7 f8       	bld	r15, 7
   20c44:	f0 94       	com	r15
   20c46:	8f 81       	ldd	r24, Y+7	; 0x07
   20c48:	88 2f       	mov	r24, r24
   20c4a:	90 e0       	ldi	r25, 0x00	; 0
   20c4c:	09 2e       	mov	r0, r25
   20c4e:	00 0c       	add	r0, r0
   20c50:	aa 0b       	sbc	r26, r26
   20c52:	bb 0b       	sbc	r27, r27
   20c54:	bc 01       	movw	r22, r24
   20c56:	cd 01       	movw	r24, r26
   20c58:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   20c5c:	dc 01       	movw	r26, r24
   20c5e:	cb 01       	movw	r24, r22
   20c60:	9c 01       	movw	r18, r24
   20c62:	ad 01       	movw	r20, r26
   20c64:	c7 01       	movw	r24, r14
   20c66:	b6 01       	movw	r22, r12
   20c68:	0f 94 53 26 	call	0x24ca6	; 0x24ca6 <__subsf3>
   20c6c:	dc 01       	movw	r26, r24
   20c6e:	cb 01       	movw	r24, r22
   20c70:	20 e0       	ldi	r18, 0x00	; 0
   20c72:	30 e0       	ldi	r19, 0x00	; 0
   20c74:	40 e7       	ldi	r20, 0x70	; 112
   20c76:	52 e4       	ldi	r21, 0x42	; 66
   20c78:	bc 01       	movw	r22, r24
   20c7a:	cd 01       	movw	r24, r26
   20c7c:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   20c80:	dc 01       	movw	r26, r24
   20c82:	cb 01       	movw	r24, r22
   20c84:	2a e0       	ldi	r18, 0x0A	; 10
   20c86:	37 ed       	ldi	r19, 0xD7	; 215
   20c88:	43 ea       	ldi	r20, 0xA3	; 163
   20c8a:	5b e3       	ldi	r21, 0x3B	; 59
   20c8c:	bc 01       	movw	r22, r24
   20c8e:	cd 01       	movw	r24, r26
   20c90:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
   20c94:	dc 01       	movw	r26, r24
   20c96:	cb 01       	movw	r24, r22
   20c98:	88 87       	std	Y+8, r24	; 0x08
   20c9a:	99 87       	std	Y+9, r25	; 0x09
   20c9c:	aa 87       	std	Y+10, r26	; 0x0a
   20c9e:	bb 87       	std	Y+11, r27	; 0x0b
				l_lon_hemisphere	= l_gns_lon >= 0.f ?  'E' : 'W';
   20ca0:	20 e0       	ldi	r18, 0x00	; 0
   20ca2:	30 e0       	ldi	r19, 0x00	; 0
   20ca4:	a9 01       	movw	r20, r18
   20ca6:	6d a5       	ldd	r22, Y+45	; 0x2d
   20ca8:	7e a5       	ldd	r23, Y+46	; 0x2e
   20caa:	8f a5       	ldd	r24, Y+47	; 0x2f
   20cac:	98 a9       	ldd	r25, Y+48	; 0x30
   20cae:	0f 94 cb 28 	call	0x25196	; 0x25196 <__gesf2>
   20cb2:	88 23       	and	r24, r24
   20cb4:	14 f0       	brlt	.+4      	; 0x20cba <task_main_aprs+0x6fc>
   20cb6:	85 e4       	ldi	r24, 0x45	; 69
   20cb8:	01 c0       	rjmp	.+2      	; 0x20cbc <task_main_aprs+0x6fe>
   20cba:	87 e5       	ldi	r24, 0x57	; 87
   20cbc:	8c 87       	std	Y+12, r24	; 0x0c

				l_course_deg		= (uint16_t) (0.5f + l_gns_course_deg);
   20cbe:	20 e0       	ldi	r18, 0x00	; 0
   20cc0:	30 e0       	ldi	r19, 0x00	; 0
   20cc2:	40 e0       	ldi	r20, 0x00	; 0
   20cc4:	5f e3       	ldi	r21, 0x3F	; 63
   20cc6:	69 a9       	ldd	r22, Y+49	; 0x31
   20cc8:	7a a9       	ldd	r23, Y+50	; 0x32
   20cca:	8b a9       	ldd	r24, Y+51	; 0x33
   20ccc:	9c a9       	ldd	r25, Y+52	; 0x34
   20cce:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
   20cd2:	dc 01       	movw	r26, r24
   20cd4:	cb 01       	movw	r24, r22
   20cd6:	bc 01       	movw	r22, r24
   20cd8:	cd 01       	movw	r24, r26
   20cda:	0f 94 66 27 	call	0x24ecc	; 0x24ecc <__fixunssfsi>
   20cde:	dc 01       	movw	r26, r24
   20ce0:	cb 01       	movw	r24, r22
   20ce2:	8d 87       	std	Y+13, r24	; 0x0d
   20ce4:	9e 87       	std	Y+14, r25	; 0x0e
				l_course_deg		%= 360;
   20ce6:	4d 85       	ldd	r20, Y+13	; 0x0d
   20ce8:	5e 85       	ldd	r21, Y+14	; 0x0e
   20cea:	9a 01       	movw	r18, r20
   20cec:	a3 e8       	ldi	r26, 0x83	; 131
   20cee:	bd e2       	ldi	r27, 0x2D	; 45
   20cf0:	0f 94 f7 2e 	call	0x25dee	; 0x25dee <__umulhisi3>
   20cf4:	bc 01       	movw	r22, r24
   20cf6:	00 24       	eor	r0, r0
   20cf8:	66 0f       	add	r22, r22
   20cfa:	77 1f       	adc	r23, r23
   20cfc:	00 1c       	adc	r0, r0
   20cfe:	66 0f       	add	r22, r22
   20d00:	77 1f       	adc	r23, r23
   20d02:	00 1c       	adc	r0, r0
   20d04:	67 2f       	mov	r22, r23
   20d06:	70 2d       	mov	r23, r0
   20d08:	28 e6       	ldi	r18, 0x68	; 104
   20d0a:	31 e0       	ldi	r19, 0x01	; 1
   20d0c:	62 9f       	mul	r22, r18
   20d0e:	c0 01       	movw	r24, r0
   20d10:	63 9f       	mul	r22, r19
   20d12:	90 0d       	add	r25, r0
   20d14:	72 9f       	mul	r23, r18
   20d16:	90 0d       	add	r25, r0
   20d18:	11 24       	eor	r1, r1
   20d1a:	9a 01       	movw	r18, r20
   20d1c:	28 1b       	sub	r18, r24
   20d1e:	39 0b       	sbc	r19, r25
   20d20:	c9 01       	movw	r24, r18
   20d22:	8d 87       	std	Y+13, r24	; 0x0d
   20d24:	9e 87       	std	Y+14, r25	; 0x0e
				if (!l_course_deg) {
   20d26:	8d 85       	ldd	r24, Y+13	; 0x0d
   20d28:	9e 85       	ldd	r25, Y+14	; 0x0e
   20d2a:	89 2b       	or	r24, r25
   20d2c:	21 f4       	brne	.+8      	; 0x20d36 <task_main_aprs+0x778>
					l_course_deg = 360;
   20d2e:	88 e6       	ldi	r24, 0x68	; 104
   20d30:	91 e0       	ldi	r25, 0x01	; 1
   20d32:	8d 87       	std	Y+13, r24	; 0x0d
   20d34:	9e 87       	std	Y+14, r25	; 0x0e
				}

				l_speed_kn			= (uint16_t) (0.5f + l_gns_speed_kmPh / 1.852f);
   20d36:	26 e5       	ldi	r18, 0x56	; 86
   20d38:	3e e0       	ldi	r19, 0x0E	; 14
   20d3a:	4d ee       	ldi	r20, 0xED	; 237
   20d3c:	5f e3       	ldi	r21, 0x3F	; 63
   20d3e:	6d a9       	ldd	r22, Y+53	; 0x35
   20d40:	7e a9       	ldd	r23, Y+54	; 0x36
   20d42:	8f a9       	ldd	r24, Y+55	; 0x37
   20d44:	98 ad       	ldd	r25, Y+56	; 0x38
   20d46:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   20d4a:	dc 01       	movw	r26, r24
   20d4c:	cb 01       	movw	r24, r22
   20d4e:	20 e0       	ldi	r18, 0x00	; 0
   20d50:	30 e0       	ldi	r19, 0x00	; 0
   20d52:	40 e0       	ldi	r20, 0x00	; 0
   20d54:	5f e3       	ldi	r21, 0x3F	; 63
   20d56:	bc 01       	movw	r22, r24
   20d58:	cd 01       	movw	r24, r26
   20d5a:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
   20d5e:	dc 01       	movw	r26, r24
   20d60:	cb 01       	movw	r24, r22
   20d62:	bc 01       	movw	r22, r24
   20d64:	cd 01       	movw	r24, r26
   20d66:	0f 94 66 27 	call	0x24ecc	; 0x24ecc <__fixunssfsi>
   20d6a:	dc 01       	movw	r26, r24
   20d6c:	cb 01       	movw	r24, r22
   20d6e:	8f 87       	std	Y+15, r24	; 0x0f
   20d70:	98 8b       	std	Y+16, r25	; 0x10
			}
		}

		/* Check for reporting interval */
		switch (l_aprs_alert_fsm_state) {
   20d72:	89 8d       	ldd	r24, Y+25	; 0x19
   20d74:	88 2f       	mov	r24, r24
   20d76:	90 e0       	ldi	r25, 0x00	; 0
   20d78:	82 30       	cpi	r24, 0x02	; 2
   20d7a:	91 05       	cpc	r25, r1
   20d7c:	09 f4       	brne	.+2      	; 0x20d80 <task_main_aprs+0x7c2>
   20d7e:	99 c1       	rjmp	.+818    	; 0x210b2 <task_main_aprs+0xaf4>
   20d80:	83 30       	cpi	r24, 0x03	; 3
   20d82:	91 05       	cpc	r25, r1
   20d84:	1c f4       	brge	.+6      	; 0x20d8c <task_main_aprs+0x7ce>
   20d86:	01 97       	sbiw	r24, 0x01	; 1
   20d88:	49 f0       	breq	.+18     	; 0x20d9c <task_main_aprs+0x7de>
   20d8a:	a4 c6       	rjmp	.+3400   	; 0x21ad4 <task_main_aprs+0x1516>
   20d8c:	83 30       	cpi	r24, 0x03	; 3
   20d8e:	91 05       	cpc	r25, r1
   20d90:	09 f4       	brne	.+2      	; 0x20d94 <task_main_aprs+0x7d6>
   20d92:	27 c3       	rjmp	.+1614   	; 0x213e2 <task_main_aprs+0xe24>
   20d94:	04 97       	sbiw	r24, 0x04	; 4
   20d96:	09 f4       	brne	.+2      	; 0x20d9a <task_main_aprs+0x7dc>
   20d98:	c2 c4       	rjmp	.+2436   	; 0x2171e <task_main_aprs+0x1160>
   20d9a:	9c c6       	rjmp	.+3384   	; 0x21ad4 <task_main_aprs+0x1516>
			{
				int32_t l_aprs_alert_1_gyro_x_mdps;
				int32_t l_aprs_alert_1_gyro_y_mdps;
				int32_t l_aprs_alert_1_gyro_z_mdps;

				flags = cpu_irq_save();
   20d9c:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   20da0:	8c a3       	std	Y+36, r24	; 0x24
				l_aprs_alert_1_gyro_x_mdps = g_aprs_alert_1_gyro_x_mdps;
   20da2:	80 91 03 27 	lds	r24, 0x2703	; 0x802703 <g_aprs_alert_1_gyro_x_mdps>
   20da6:	90 91 04 27 	lds	r25, 0x2704	; 0x802704 <g_aprs_alert_1_gyro_x_mdps+0x1>
   20daa:	a0 91 05 27 	lds	r26, 0x2705	; 0x802705 <g_aprs_alert_1_gyro_x_mdps+0x2>
   20dae:	b0 91 06 27 	lds	r27, 0x2706	; 0x802706 <g_aprs_alert_1_gyro_x_mdps+0x3>
   20db2:	89 af       	std	Y+57, r24	; 0x39
   20db4:	9a af       	std	Y+58, r25	; 0x3a
   20db6:	ab af       	std	Y+59, r26	; 0x3b
   20db8:	bc af       	std	Y+60, r27	; 0x3c
				l_aprs_alert_1_gyro_y_mdps = g_aprs_alert_1_gyro_y_mdps;
   20dba:	80 91 07 27 	lds	r24, 0x2707	; 0x802707 <g_aprs_alert_1_gyro_y_mdps>
   20dbe:	90 91 08 27 	lds	r25, 0x2708	; 0x802708 <g_aprs_alert_1_gyro_y_mdps+0x1>
   20dc2:	a0 91 09 27 	lds	r26, 0x2709	; 0x802709 <g_aprs_alert_1_gyro_y_mdps+0x2>
   20dc6:	b0 91 0a 27 	lds	r27, 0x270A	; 0x80270a <g_aprs_alert_1_gyro_y_mdps+0x3>
   20dca:	9e 01       	movw	r18, r28
   20dcc:	23 5c       	subi	r18, 0xC3	; 195
   20dce:	3f 4f       	sbci	r19, 0xFF	; 255
   20dd0:	f9 01       	movw	r30, r18
   20dd2:	80 83       	st	Z, r24
   20dd4:	91 83       	std	Z+1, r25	; 0x01
   20dd6:	a2 83       	std	Z+2, r26	; 0x02
   20dd8:	b3 83       	std	Z+3, r27	; 0x03
				l_aprs_alert_1_gyro_z_mdps = g_aprs_alert_1_gyro_z_mdps;
   20dda:	9e 01       	movw	r18, r28
   20ddc:	2f 5b       	subi	r18, 0xBF	; 191
   20dde:	3f 4f       	sbci	r19, 0xFF	; 255
   20de0:	80 91 0b 27 	lds	r24, 0x270B	; 0x80270b <g_aprs_alert_1_gyro_z_mdps>
   20de4:	90 91 0c 27 	lds	r25, 0x270C	; 0x80270c <g_aprs_alert_1_gyro_z_mdps+0x1>
   20de8:	a0 91 0d 27 	lds	r26, 0x270D	; 0x80270d <g_aprs_alert_1_gyro_z_mdps+0x2>
   20dec:	b0 91 0e 27 	lds	r27, 0x270E	; 0x80270e <g_aprs_alert_1_gyro_z_mdps+0x3>
   20df0:	f9 01       	movw	r30, r18
   20df2:	80 83       	st	Z, r24
   20df4:	91 83       	std	Z+1, r25	; 0x01
   20df6:	a2 83       	std	Z+2, r26	; 0x02
   20df8:	b3 83       	std	Z+3, r27	; 0x03
				cpu_irq_restore(flags);
   20dfa:	8c a1       	ldd	r24, Y+36	; 0x24
   20dfc:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>

				if ((l_aprs_alert_reason == APRS_ALERT_REASON__GYRO) || (l_aprs_alert_reason == APRS_ALERT_REASON__REQUEST)) {
   20e00:	8a 8d       	ldd	r24, Y+26	; 0x1a
   20e02:	83 30       	cpi	r24, 0x03	; 3
   20e04:	19 f0       	breq	.+6      	; 0x20e0c <task_main_aprs+0x84e>
   20e06:	8a 8d       	ldd	r24, Y+26	; 0x1a
   20e08:	86 30       	cpi	r24, 0x06	; 6
   20e0a:	11 f4       	brne	.+4      	; 0x20e10 <task_main_aprs+0x852>
					l_mark = '*';
   20e0c:	8a e2       	ldi	r24, 0x2A	; 42
   20e0e:	8d 8f       	std	Y+29, r24	; 0x1d
				}

				/* Debug info at USB console */
				len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#81 DEBUG: message N1 in queue ...\r\n");
   20e10:	85 e2       	ldi	r24, 0x25	; 37
   20e12:	ef e6       	ldi	r30, 0x6F	; 111
   20e14:	f2 e2       	ldi	r31, 0x22	; 34
   20e16:	a3 e7       	ldi	r26, 0x73	; 115
   20e18:	bc e2       	ldi	r27, 0x2C	; 44
   20e1a:	01 90       	ld	r0, Z+
   20e1c:	0d 92       	st	X+, r0
   20e1e:	8a 95       	dec	r24
   20e20:	e1 f7       	brne	.-8      	; 0x20e1a <task_main_aprs+0x85c>
   20e22:	84 e2       	ldi	r24, 0x24	; 36
   20e24:	90 e0       	ldi	r25, 0x00	; 0
   20e26:	8a a3       	std	Y+34, r24	; 0x22
   20e28:	9b a3       	std	Y+35, r25	; 0x23
				udi_write_tx_buf(g_prepare_buf, len, false);
   20e2a:	8a a1       	ldd	r24, Y+34	; 0x22
   20e2c:	40 e0       	ldi	r20, 0x00	; 0
   20e2e:	68 2f       	mov	r22, r24
   20e30:	83 e7       	ldi	r24, 0x73	; 115
   20e32:	9c e2       	ldi	r25, 0x2C	; 44
   20e34:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>

				/* Message content */
				l_msg_buf_len  = snprintf_P(l_msg_buf, sizeof(l_msg_buf), PM_APRS_TX_FORWARD, g_aprs_source_callsign, g_aprs_source_ssid);
   20e38:	8d ed       	ldi	r24, 0xDD	; 221
   20e3a:	96 e2       	ldi	r25, 0x26	; 38
   20e3c:	89 2f       	mov	r24, r25
   20e3e:	8f 93       	push	r24
   20e40:	8d ed       	ldi	r24, 0xDD	; 221
   20e42:	96 e2       	ldi	r25, 0x26	; 38
   20e44:	8f 93       	push	r24
   20e46:	81 ed       	ldi	r24, 0xD1	; 209
   20e48:	96 e2       	ldi	r25, 0x26	; 38
   20e4a:	89 2f       	mov	r24, r25
   20e4c:	8f 93       	push	r24
   20e4e:	81 ed       	ldi	r24, 0xD1	; 209
   20e50:	96 e2       	ldi	r25, 0x26	; 38
   20e52:	8f 93       	push	r24
   20e54:	8a e8       	ldi	r24, 0x8A	; 138
   20e56:	9d e3       	ldi	r25, 0x3D	; 61
   20e58:	89 2f       	mov	r24, r25
   20e5a:	8f 93       	push	r24
   20e5c:	8a e8       	ldi	r24, 0x8A	; 138
   20e5e:	9d e3       	ldi	r25, 0x3D	; 61
   20e60:	8f 93       	push	r24
   20e62:	1f 92       	push	r1
   20e64:	80 e8       	ldi	r24, 0x80	; 128
   20e66:	8f 93       	push	r24
   20e68:	ce 01       	movw	r24, r28
   20e6a:	8b 59       	subi	r24, 0x9B	; 155
   20e6c:	9f 4f       	sbci	r25, 0xFF	; 255
   20e6e:	29 2f       	mov	r18, r25
   20e70:	2f 93       	push	r18
   20e72:	8f 93       	push	r24
   20e74:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
   20e78:	2d b7       	in	r18, 0x3d	; 61
   20e7a:	3e b7       	in	r19, 0x3e	; 62
   20e7c:	26 5f       	subi	r18, 0xF6	; 246
   20e7e:	3f 4f       	sbci	r19, 0xFF	; 255
   20e80:	cd bf       	out	0x3d, r28	; 61
   20e82:	de bf       	out	0x3e, r29	; 62
   20e84:	8b 8f       	std	Y+27, r24	; 0x1b
   20e86:	9c 8f       	std	Y+28, r25	; 0x1c
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_POS, l_lat_deg, l_lat_minutes, l_lat_hemisphere, PM_APRS_TX_SYMBOL_TABLE_ID, l_lon_deg, l_lon_minutes, l_lon_hemisphere, PM_APRS_TX_SYMBOL_CODE, l_course_deg, l_speed_kn);
   20e88:	8a e6       	ldi	r24, 0x6A	; 106
   20e8a:	e8 2e       	mov	r14, r24
   20e8c:	88 0f       	add	r24, r24
   20e8e:	ff 08       	sbc	r15, r15
   20e90:	8c 85       	ldd	r24, Y+12	; 0x0c
   20e92:	08 2f       	mov	r16, r24
   20e94:	88 0f       	add	r24, r24
   20e96:	11 0b       	sbc	r17, r17
   20e98:	8f 81       	ldd	r24, Y+7	; 0x07
   20e9a:	a8 2f       	mov	r26, r24
   20e9c:	b0 e0       	ldi	r27, 0x00	; 0
   20e9e:	8f e2       	ldi	r24, 0x2F	; 47
   20ea0:	e8 2f       	mov	r30, r24
   20ea2:	88 0f       	add	r24, r24
   20ea4:	ff 0b       	sbc	r31, r31
   20ea6:	8e 81       	ldd	r24, Y+6	; 0x06
   20ea8:	68 2f       	mov	r22, r24
   20eaa:	88 0f       	add	r24, r24
   20eac:	77 0b       	sbc	r23, r23
   20eae:	89 81       	ldd	r24, Y+1	; 0x01
   20eb0:	48 2f       	mov	r20, r24
   20eb2:	50 e0       	ldi	r21, 0x00	; 0
   20eb4:	8b 8d       	ldd	r24, Y+27	; 0x1b
   20eb6:	9c 8d       	ldd	r25, Y+28	; 0x1c
   20eb8:	9e 01       	movw	r18, r28
   20eba:	2b 59       	subi	r18, 0x9B	; 155
   20ebc:	3f 4f       	sbci	r19, 0xFF	; 255
   20ebe:	82 0f       	add	r24, r18
   20ec0:	93 1f       	adc	r25, r19
   20ec2:	28 89       	ldd	r18, Y+16	; 0x10
   20ec4:	2f 93       	push	r18
   20ec6:	2f 85       	ldd	r18, Y+15	; 0x0f
   20ec8:	2f 93       	push	r18
   20eca:	2e 85       	ldd	r18, Y+14	; 0x0e
   20ecc:	2f 93       	push	r18
   20ece:	2d 85       	ldd	r18, Y+13	; 0x0d
   20ed0:	2f 93       	push	r18
   20ed2:	2f 2d       	mov	r18, r15
   20ed4:	2f 93       	push	r18
   20ed6:	2e 2d       	mov	r18, r14
   20ed8:	2f 93       	push	r18
   20eda:	21 2f       	mov	r18, r17
   20edc:	2f 93       	push	r18
   20ede:	20 2f       	mov	r18, r16
   20ee0:	2f 93       	push	r18
   20ee2:	2b 85       	ldd	r18, Y+11	; 0x0b
   20ee4:	2f 93       	push	r18
   20ee6:	2a 85       	ldd	r18, Y+10	; 0x0a
   20ee8:	2f 93       	push	r18
   20eea:	29 85       	ldd	r18, Y+9	; 0x09
   20eec:	2f 93       	push	r18
   20eee:	28 85       	ldd	r18, Y+8	; 0x08
   20ef0:	2f 93       	push	r18
   20ef2:	2b 2f       	mov	r18, r27
   20ef4:	2f 93       	push	r18
   20ef6:	2a 2f       	mov	r18, r26
   20ef8:	2f 93       	push	r18
   20efa:	2f 2f       	mov	r18, r31
   20efc:	2f 93       	push	r18
   20efe:	2e 2f       	mov	r18, r30
   20f00:	2f 93       	push	r18
   20f02:	27 2f       	mov	r18, r23
   20f04:	2f 93       	push	r18
   20f06:	26 2f       	mov	r18, r22
   20f08:	2f 93       	push	r18
   20f0a:	2d 81       	ldd	r18, Y+5	; 0x05
   20f0c:	2f 93       	push	r18
   20f0e:	2c 81       	ldd	r18, Y+4	; 0x04
   20f10:	2f 93       	push	r18
   20f12:	2b 81       	ldd	r18, Y+3	; 0x03
   20f14:	2f 93       	push	r18
   20f16:	2a 81       	ldd	r18, Y+2	; 0x02
   20f18:	2f 93       	push	r18
   20f1a:	25 2f       	mov	r18, r21
   20f1c:	2f 93       	push	r18
   20f1e:	24 2f       	mov	r18, r20
   20f20:	2f 93       	push	r18
   20f22:	2c e9       	ldi	r18, 0x9C	; 156
   20f24:	3d e3       	ldi	r19, 0x3D	; 61
   20f26:	23 2f       	mov	r18, r19
   20f28:	2f 93       	push	r18
   20f2a:	2c e9       	ldi	r18, 0x9C	; 156
   20f2c:	3d e3       	ldi	r19, 0x3D	; 61
   20f2e:	2f 93       	push	r18
   20f30:	1f 92       	push	r1
   20f32:	20 e8       	ldi	r18, 0x80	; 128
   20f34:	2f 93       	push	r18
   20f36:	29 2f       	mov	r18, r25
   20f38:	2f 93       	push	r18
   20f3a:	8f 93       	push	r24
   20f3c:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
   20f40:	ed b7       	in	r30, 0x3d	; 61
   20f42:	fe b7       	in	r31, 0x3e	; 62
   20f44:	7e 96       	adiw	r30, 0x1e	; 30
   20f46:	cd bf       	out	0x3d, r28	; 61
   20f48:	de bf       	out	0x3e, r29	; 62
   20f4a:	9c 01       	movw	r18, r24
   20f4c:	8b 8d       	ldd	r24, Y+27	; 0x1b
   20f4e:	9c 8d       	ldd	r25, Y+28	; 0x1c
   20f50:	82 0f       	add	r24, r18
   20f52:	93 1f       	adc	r25, r19
   20f54:	8b 8f       	std	Y+27, r24	; 0x1b
   20f56:	9c 8f       	std	Y+28, r25	; 0x1c
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_N1, l_mark, l_aprs_alert_1_gyro_x_mdps / 1000.f, l_aprs_alert_1_gyro_y_mdps / 1000.f, l_aprs_alert_1_gyro_z_mdps / 1000.f);
   20f58:	ce 01       	movw	r24, r28
   20f5a:	8f 5b       	subi	r24, 0xBF	; 191
   20f5c:	9f 4f       	sbci	r25, 0xFF	; 255
   20f5e:	fc 01       	movw	r30, r24
   20f60:	60 81       	ld	r22, Z
   20f62:	71 81       	ldd	r23, Z+1	; 0x01
   20f64:	82 81       	ldd	r24, Z+2	; 0x02
   20f66:	93 81       	ldd	r25, Z+3	; 0x03
   20f68:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   20f6c:	dc 01       	movw	r26, r24
   20f6e:	cb 01       	movw	r24, r22
   20f70:	20 e0       	ldi	r18, 0x00	; 0
   20f72:	30 e0       	ldi	r19, 0x00	; 0
   20f74:	4a e7       	ldi	r20, 0x7A	; 122
   20f76:	54 e4       	ldi	r21, 0x44	; 68
   20f78:	bc 01       	movw	r22, r24
   20f7a:	cd 01       	movw	r24, r26
   20f7c:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   20f80:	dc 01       	movw	r26, r24
   20f82:	cb 01       	movw	r24, r22
   20f84:	4c 01       	movw	r8, r24
   20f86:	5d 01       	movw	r10, r26
   20f88:	ce 01       	movw	r24, r28
   20f8a:	cd 96       	adiw	r24, 0x3d	; 61
   20f8c:	fc 01       	movw	r30, r24
   20f8e:	60 81       	ld	r22, Z
   20f90:	71 81       	ldd	r23, Z+1	; 0x01
   20f92:	82 81       	ldd	r24, Z+2	; 0x02
   20f94:	93 81       	ldd	r25, Z+3	; 0x03
   20f96:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   20f9a:	dc 01       	movw	r26, r24
   20f9c:	cb 01       	movw	r24, r22
   20f9e:	20 e0       	ldi	r18, 0x00	; 0
   20fa0:	30 e0       	ldi	r19, 0x00	; 0
   20fa2:	4a e7       	ldi	r20, 0x7A	; 122
   20fa4:	54 e4       	ldi	r21, 0x44	; 68
   20fa6:	bc 01       	movw	r22, r24
   20fa8:	cd 01       	movw	r24, r26
   20faa:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   20fae:	dc 01       	movw	r26, r24
   20fb0:	cb 01       	movw	r24, r22
   20fb2:	6c 01       	movw	r12, r24
   20fb4:	7d 01       	movw	r14, r26
   20fb6:	69 ad       	ldd	r22, Y+57	; 0x39
   20fb8:	7a ad       	ldd	r23, Y+58	; 0x3a
   20fba:	8b ad       	ldd	r24, Y+59	; 0x3b
   20fbc:	9c ad       	ldd	r25, Y+60	; 0x3c
   20fbe:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   20fc2:	dc 01       	movw	r26, r24
   20fc4:	cb 01       	movw	r24, r22
   20fc6:	20 e0       	ldi	r18, 0x00	; 0
   20fc8:	30 e0       	ldi	r19, 0x00	; 0
   20fca:	4a e7       	ldi	r20, 0x7A	; 122
   20fcc:	54 e4       	ldi	r21, 0x44	; 68
   20fce:	bc 01       	movw	r22, r24
   20fd0:	cd 01       	movw	r24, r26
   20fd2:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   20fd6:	dc 01       	movw	r26, r24
   20fd8:	cb 01       	movw	r24, r22
   20fda:	2d 8d       	ldd	r18, Y+29	; 0x1d
   20fdc:	62 2f       	mov	r22, r18
   20fde:	22 0f       	add	r18, r18
   20fe0:	77 0b       	sbc	r23, r23
   20fe2:	2b 8d       	ldd	r18, Y+27	; 0x1b
   20fe4:	3c 8d       	ldd	r19, Y+28	; 0x1c
   20fe6:	ae 01       	movw	r20, r28
   20fe8:	4b 59       	subi	r20, 0x9B	; 155
   20fea:	5f 4f       	sbci	r21, 0xFF	; 255
   20fec:	24 0f       	add	r18, r20
   20fee:	35 1f       	adc	r19, r21
   20ff0:	4b 2d       	mov	r20, r11
   20ff2:	4f 93       	push	r20
   20ff4:	4a 2d       	mov	r20, r10
   20ff6:	4f 93       	push	r20
   20ff8:	49 2d       	mov	r20, r9
   20ffa:	4f 93       	push	r20
   20ffc:	48 2d       	mov	r20, r8
   20ffe:	4f 93       	push	r20
   21000:	4f 2d       	mov	r20, r15
   21002:	4f 93       	push	r20
   21004:	4e 2d       	mov	r20, r14
   21006:	4f 93       	push	r20
   21008:	4d 2d       	mov	r20, r13
   2100a:	4f 93       	push	r20
   2100c:	4c 2d       	mov	r20, r12
   2100e:	4f 93       	push	r20
   21010:	4b 2f       	mov	r20, r27
   21012:	4f 93       	push	r20
   21014:	4a 2f       	mov	r20, r26
   21016:	4f 93       	push	r20
   21018:	49 2f       	mov	r20, r25
   2101a:	4f 93       	push	r20
   2101c:	8f 93       	push	r24
   2101e:	87 2f       	mov	r24, r23
   21020:	8f 93       	push	r24
   21022:	86 2f       	mov	r24, r22
   21024:	8f 93       	push	r24
   21026:	81 ec       	ldi	r24, 0xC1	; 193
   21028:	9d e3       	ldi	r25, 0x3D	; 61
   2102a:	89 2f       	mov	r24, r25
   2102c:	8f 93       	push	r24
   2102e:	81 ec       	ldi	r24, 0xC1	; 193
   21030:	9d e3       	ldi	r25, 0x3D	; 61
   21032:	8f 93       	push	r24
   21034:	1f 92       	push	r1
   21036:	80 e8       	ldi	r24, 0x80	; 128
   21038:	8f 93       	push	r24
   2103a:	83 2f       	mov	r24, r19
   2103c:	8f 93       	push	r24
   2103e:	82 2f       	mov	r24, r18
   21040:	8f 93       	push	r24
   21042:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
   21046:	2d b7       	in	r18, 0x3d	; 61
   21048:	3e b7       	in	r19, 0x3e	; 62
   2104a:	2c 5e       	subi	r18, 0xEC	; 236
   2104c:	3f 4f       	sbci	r19, 0xFF	; 255
   2104e:	cd bf       	out	0x3d, r28	; 61
   21050:	de bf       	out	0x3e, r29	; 62
   21052:	9c 01       	movw	r18, r24
   21054:	8b 8d       	ldd	r24, Y+27	; 0x1b
   21056:	9c 8d       	ldd	r25, Y+28	; 0x1c
   21058:	82 0f       	add	r24, r18
   2105a:	93 1f       	adc	r25, r19
   2105c:	8b 8f       	std	Y+27, r24	; 0x1b
   2105e:	9c 8f       	std	Y+28, r25	; 0x1c

				l_aprs_alert_fsm_state = APRS_ALERT_FSM_STATE__DO_N2;
   21060:	82 e0       	ldi	r24, 0x02	; 2
   21062:	89 8f       	std	Y+25, r24	; 0x19

				/* Re-activate GPRS when call came in */
				if (l_aprs_alert_reason == APRS_ALERT_REASON__REQUEST) {
   21064:	8a 8d       	ldd	r24, Y+26	; 0x1a
   21066:	86 30       	cpi	r24, 0x06	; 6
   21068:	09 f0       	breq	.+2      	; 0x2106c <task_main_aprs+0xaae>
   2106a:	37 c5       	rjmp	.+2670   	; 0x21ada <task_main_aprs+0x151c>
					static uint8_t s_count = 0;

					if (++s_count < 2) {
   2106c:	80 91 bd 2d 	lds	r24, 0x2DBD	; 0x802dbd <s_count.8786>
   21070:	8f 5f       	subi	r24, 0xFF	; 255
   21072:	80 93 bd 2d 	sts	0x2DBD, r24	; 0x802dbd <s_count.8786>
   21076:	80 91 bd 2d 	lds	r24, 0x2DBD	; 0x802dbd <s_count.8786>
   2107a:	82 30       	cpi	r24, 0x02	; 2
   2107c:	b8 f4       	brcc	.+46     	; 0x210ac <task_main_aprs+0xaee>
						/* Repeat same packet twice */
						l_aprs_alert_fsm_state = APRS_ALERT_FSM_STATE__DO_N1;
   2107e:	81 e0       	ldi	r24, 0x01	; 1
   21080:	89 8f       	std	Y+25, r24	; 0x19
						l_aprs_alert_last = l_now_sec + C_APRS_ALERT_MESSAGE_DELAY_SEC;
   21082:	8e 8d       	ldd	r24, Y+30	; 0x1e
   21084:	9f 8d       	ldd	r25, Y+31	; 0x1f
   21086:	a8 a1       	ldd	r26, Y+32	; 0x20
   21088:	b9 a1       	ldd	r27, Y+33	; 0x21
   2108a:	0a 96       	adiw	r24, 0x0a	; 10
   2108c:	a1 1d       	adc	r26, r1
   2108e:	b1 1d       	adc	r27, r1
   21090:	9c 01       	movw	r18, r24
   21092:	ad 01       	movw	r20, r26
   21094:	60 e0       	ldi	r22, 0x00	; 0
   21096:	70 e0       	ldi	r23, 0x00	; 0
   21098:	cb 01       	movw	r24, r22
   2109a:	29 8b       	std	Y+17, r18	; 0x11
   2109c:	3a 8b       	std	Y+18, r19	; 0x12
   2109e:	4b 8b       	std	Y+19, r20	; 0x13
   210a0:	5c 8b       	std	Y+20, r21	; 0x14
   210a2:	6d 8b       	std	Y+21, r22	; 0x15
   210a4:	7e 8b       	std	Y+22, r23	; 0x16
   210a6:	8f 8b       	std	Y+23, r24	; 0x17
   210a8:	98 8f       	std	Y+24, r25	; 0x18
					} else {
						s_count = 0;
					}
				}
			}
			break;
   210aa:	17 c5       	rjmp	.+2606   	; 0x21ada <task_main_aprs+0x151c>
						/* Repeat same packet twice */
						l_aprs_alert_fsm_state = APRS_ALERT_FSM_STATE__DO_N1;
						l_aprs_alert_last = l_now_sec + C_APRS_ALERT_MESSAGE_DELAY_SEC;

					} else {
						s_count = 0;
   210ac:	10 92 bd 2d 	sts	0x2DBD, r1	; 0x802dbd <s_count.8786>
					}
				}
			}
			break;
   210b0:	14 c5       	rjmp	.+2600   	; 0x21ada <task_main_aprs+0x151c>

			case APRS_ALERT_FSM_STATE__DO_N2:
			if ((l_aprs_alert_last + C_APRS_ALERT_MESSAGE_DELAY_SEC) < l_now_sec) {
   210b2:	29 89       	ldd	r18, Y+17	; 0x11
   210b4:	3a 89       	ldd	r19, Y+18	; 0x12
   210b6:	4b 89       	ldd	r20, Y+19	; 0x13
   210b8:	5c 89       	ldd	r21, Y+20	; 0x14
   210ba:	6d 89       	ldd	r22, Y+21	; 0x15
   210bc:	7e 89       	ldd	r23, Y+22	; 0x16
   210be:	8f 89       	ldd	r24, Y+23	; 0x17
   210c0:	98 8d       	ldd	r25, Y+24	; 0x18
   210c2:	aa e0       	ldi	r26, 0x0A	; 10
   210c4:	0f 94 6b 30 	call	0x260d6	; 0x260d6 <__adddi3_s8>
   210c8:	a2 2e       	mov	r10, r18
   210ca:	b3 2e       	mov	r11, r19
   210cc:	c4 2e       	mov	r12, r20
   210ce:	d5 2e       	mov	r13, r21
   210d0:	e6 2e       	mov	r14, r22
   210d2:	f7 2e       	mov	r15, r23
   210d4:	08 2f       	mov	r16, r24
   210d6:	19 2f       	mov	r17, r25
   210d8:	8e 8d       	ldd	r24, Y+30	; 0x1e
   210da:	9f 8d       	ldd	r25, Y+31	; 0x1f
   210dc:	a8 a1       	ldd	r26, Y+32	; 0x20
   210de:	b9 a1       	ldd	r27, Y+33	; 0x21
   210e0:	1c 01       	movw	r2, r24
   210e2:	2d 01       	movw	r4, r26
   210e4:	61 2c       	mov	r6, r1
   210e6:	71 2c       	mov	r7, r1
   210e8:	43 01       	movw	r8, r6
   210ea:	2a 2d       	mov	r18, r10
   210ec:	3b 2d       	mov	r19, r11
   210ee:	4c 2d       	mov	r20, r12
   210f0:	5d 2d       	mov	r21, r13
   210f2:	6e 2d       	mov	r22, r14
   210f4:	7f 2d       	mov	r23, r15
   210f6:	80 2f       	mov	r24, r16
   210f8:	91 2f       	mov	r25, r17
   210fa:	a2 2c       	mov	r10, r2
   210fc:	b3 2c       	mov	r11, r3
   210fe:	c4 2c       	mov	r12, r4
   21100:	d5 2c       	mov	r13, r5
   21102:	e6 2c       	mov	r14, r6
   21104:	f7 2c       	mov	r15, r7
   21106:	08 2d       	mov	r16, r8
   21108:	19 2d       	mov	r17, r9
   2110a:	0f 94 80 30 	call	0x26100	; 0x26100 <__cmpdi2>
   2110e:	08 f0       	brcs	.+2      	; 0x21112 <task_main_aprs+0xb54>
   21110:	e6 c4       	rjmp	.+2508   	; 0x21ade <task_main_aprs+0x1520>
				int16_t l_aprs_alert_1_accel_x_mg;
				int16_t l_aprs_alert_1_accel_y_mg;
				int16_t l_aprs_alert_1_accel_z_mg;

				flags = cpu_irq_save();
   21112:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   21116:	8c a3       	std	Y+36, r24	; 0x24
				l_aprs_alert_1_accel_x_mg = g_aprs_alert_1_accel_x_mg;
   21118:	ce 01       	movw	r24, r28
   2111a:	8b 5b       	subi	r24, 0xBB	; 187
   2111c:	9f 4f       	sbci	r25, 0xFF	; 255
   2111e:	20 91 0f 27 	lds	r18, 0x270F	; 0x80270f <g_aprs_alert_1_accel_x_mg>
   21122:	30 91 10 27 	lds	r19, 0x2710	; 0x802710 <g_aprs_alert_1_accel_x_mg+0x1>
   21126:	fc 01       	movw	r30, r24
   21128:	20 83       	st	Z, r18
   2112a:	31 83       	std	Z+1, r19	; 0x01
				l_aprs_alert_1_accel_y_mg = g_aprs_alert_1_accel_y_mg;
   2112c:	ce 01       	movw	r24, r28
   2112e:	89 5b       	subi	r24, 0xB9	; 185
   21130:	9f 4f       	sbci	r25, 0xFF	; 255
   21132:	20 91 11 27 	lds	r18, 0x2711	; 0x802711 <g_aprs_alert_1_accel_y_mg>
   21136:	30 91 12 27 	lds	r19, 0x2712	; 0x802712 <g_aprs_alert_1_accel_y_mg+0x1>
   2113a:	fc 01       	movw	r30, r24
   2113c:	20 83       	st	Z, r18
   2113e:	31 83       	std	Z+1, r19	; 0x01
				l_aprs_alert_1_accel_z_mg = g_aprs_alert_1_accel_z_mg;
   21140:	ce 01       	movw	r24, r28
   21142:	87 5b       	subi	r24, 0xB7	; 183
   21144:	9f 4f       	sbci	r25, 0xFF	; 255
   21146:	20 91 13 27 	lds	r18, 0x2713	; 0x802713 <g_aprs_alert_1_accel_z_mg>
   2114a:	30 91 14 27 	lds	r19, 0x2714	; 0x802714 <g_aprs_alert_1_accel_z_mg+0x1>
   2114e:	fc 01       	movw	r30, r24
   21150:	20 83       	st	Z, r18
   21152:	31 83       	std	Z+1, r19	; 0x01
				cpu_irq_restore(flags);
   21154:	8c a1       	ldd	r24, Y+36	; 0x24
   21156:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>

				if ((l_aprs_alert_reason == APRS_ALERT_REASON__ACCEL) || (l_aprs_alert_reason == APRS_ALERT_REASON__REQUEST)) {
   2115a:	8a 8d       	ldd	r24, Y+26	; 0x1a
   2115c:	84 30       	cpi	r24, 0x04	; 4
   2115e:	19 f0       	breq	.+6      	; 0x21166 <task_main_aprs+0xba8>
   21160:	8a 8d       	ldd	r24, Y+26	; 0x1a
   21162:	86 30       	cpi	r24, 0x06	; 6
   21164:	11 f4       	brne	.+4      	; 0x2116a <task_main_aprs+0xbac>
					l_mark = '*';
   21166:	8a e2       	ldi	r24, 0x2A	; 42
   21168:	8d 8f       	std	Y+29, r24	; 0x1d
				}

				/* Debug info at USB console */
				len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#82 DEBUG: message N2 in queue ...\r\n");
   2116a:	85 e2       	ldi	r24, 0x25	; 37
   2116c:	e4 e9       	ldi	r30, 0x94	; 148
   2116e:	f2 e2       	ldi	r31, 0x22	; 34
   21170:	a3 e7       	ldi	r26, 0x73	; 115
   21172:	bc e2       	ldi	r27, 0x2C	; 44
   21174:	01 90       	ld	r0, Z+
   21176:	0d 92       	st	X+, r0
   21178:	8a 95       	dec	r24
   2117a:	e1 f7       	brne	.-8      	; 0x21174 <task_main_aprs+0xbb6>
   2117c:	84 e2       	ldi	r24, 0x24	; 36
   2117e:	90 e0       	ldi	r25, 0x00	; 0
   21180:	8a a3       	std	Y+34, r24	; 0x22
   21182:	9b a3       	std	Y+35, r25	; 0x23
				udi_write_tx_buf(g_prepare_buf, len, false);
   21184:	8a a1       	ldd	r24, Y+34	; 0x22
   21186:	40 e0       	ldi	r20, 0x00	; 0
   21188:	68 2f       	mov	r22, r24
   2118a:	83 e7       	ldi	r24, 0x73	; 115
   2118c:	9c e2       	ldi	r25, 0x2C	; 44
   2118e:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>

				/* Message content */
				l_msg_buf_len  = snprintf_P(l_msg_buf, sizeof(l_msg_buf), PM_APRS_TX_FORWARD, g_aprs_source_callsign, g_aprs_source_ssid);
   21192:	8d ed       	ldi	r24, 0xDD	; 221
   21194:	96 e2       	ldi	r25, 0x26	; 38
   21196:	89 2f       	mov	r24, r25
   21198:	8f 93       	push	r24
   2119a:	8d ed       	ldi	r24, 0xDD	; 221
   2119c:	96 e2       	ldi	r25, 0x26	; 38
   2119e:	8f 93       	push	r24
   211a0:	81 ed       	ldi	r24, 0xD1	; 209
   211a2:	96 e2       	ldi	r25, 0x26	; 38
   211a4:	89 2f       	mov	r24, r25
   211a6:	8f 93       	push	r24
   211a8:	81 ed       	ldi	r24, 0xD1	; 209
   211aa:	96 e2       	ldi	r25, 0x26	; 38
   211ac:	8f 93       	push	r24
   211ae:	8a e8       	ldi	r24, 0x8A	; 138
   211b0:	9d e3       	ldi	r25, 0x3D	; 61
   211b2:	89 2f       	mov	r24, r25
   211b4:	8f 93       	push	r24
   211b6:	8a e8       	ldi	r24, 0x8A	; 138
   211b8:	9d e3       	ldi	r25, 0x3D	; 61
   211ba:	8f 93       	push	r24
   211bc:	1f 92       	push	r1
   211be:	80 e8       	ldi	r24, 0x80	; 128
   211c0:	8f 93       	push	r24
   211c2:	ce 01       	movw	r24, r28
   211c4:	8b 59       	subi	r24, 0x9B	; 155
   211c6:	9f 4f       	sbci	r25, 0xFF	; 255
   211c8:	29 2f       	mov	r18, r25
   211ca:	2f 93       	push	r18
   211cc:	8f 93       	push	r24
   211ce:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
   211d2:	2d b7       	in	r18, 0x3d	; 61
   211d4:	3e b7       	in	r19, 0x3e	; 62
   211d6:	26 5f       	subi	r18, 0xF6	; 246
   211d8:	3f 4f       	sbci	r19, 0xFF	; 255
   211da:	cd bf       	out	0x3d, r28	; 61
   211dc:	de bf       	out	0x3e, r29	; 62
   211de:	8b 8f       	std	Y+27, r24	; 0x1b
   211e0:	9c 8f       	std	Y+28, r25	; 0x1c
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_POS, l_lat_deg, l_lat_minutes, l_lat_hemisphere, PM_APRS_TX_SYMBOL_TABLE_ID, l_lon_deg, l_lon_minutes, l_lon_hemisphere, PM_APRS_TX_SYMBOL_CODE, l_course_deg, l_speed_kn);
   211e2:	8a e6       	ldi	r24, 0x6A	; 106
   211e4:	e8 2e       	mov	r14, r24
   211e6:	88 0f       	add	r24, r24
   211e8:	ff 08       	sbc	r15, r15
   211ea:	8c 85       	ldd	r24, Y+12	; 0x0c
   211ec:	08 2f       	mov	r16, r24
   211ee:	88 0f       	add	r24, r24
   211f0:	11 0b       	sbc	r17, r17
   211f2:	8f 81       	ldd	r24, Y+7	; 0x07
   211f4:	a8 2f       	mov	r26, r24
   211f6:	b0 e0       	ldi	r27, 0x00	; 0
   211f8:	8f e2       	ldi	r24, 0x2F	; 47
   211fa:	e8 2f       	mov	r30, r24
   211fc:	88 0f       	add	r24, r24
   211fe:	ff 0b       	sbc	r31, r31
   21200:	8e 81       	ldd	r24, Y+6	; 0x06
   21202:	68 2f       	mov	r22, r24
   21204:	88 0f       	add	r24, r24
   21206:	77 0b       	sbc	r23, r23
   21208:	89 81       	ldd	r24, Y+1	; 0x01
   2120a:	48 2f       	mov	r20, r24
   2120c:	50 e0       	ldi	r21, 0x00	; 0
   2120e:	8b 8d       	ldd	r24, Y+27	; 0x1b
   21210:	9c 8d       	ldd	r25, Y+28	; 0x1c
   21212:	9e 01       	movw	r18, r28
   21214:	2b 59       	subi	r18, 0x9B	; 155
   21216:	3f 4f       	sbci	r19, 0xFF	; 255
   21218:	82 0f       	add	r24, r18
   2121a:	93 1f       	adc	r25, r19
   2121c:	28 89       	ldd	r18, Y+16	; 0x10
   2121e:	2f 93       	push	r18
   21220:	2f 85       	ldd	r18, Y+15	; 0x0f
   21222:	2f 93       	push	r18
   21224:	2e 85       	ldd	r18, Y+14	; 0x0e
   21226:	2f 93       	push	r18
   21228:	2d 85       	ldd	r18, Y+13	; 0x0d
   2122a:	2f 93       	push	r18
   2122c:	2f 2d       	mov	r18, r15
   2122e:	2f 93       	push	r18
   21230:	2e 2d       	mov	r18, r14
   21232:	2f 93       	push	r18
   21234:	21 2f       	mov	r18, r17
   21236:	2f 93       	push	r18
   21238:	20 2f       	mov	r18, r16
   2123a:	2f 93       	push	r18
   2123c:	2b 85       	ldd	r18, Y+11	; 0x0b
   2123e:	2f 93       	push	r18
   21240:	2a 85       	ldd	r18, Y+10	; 0x0a
   21242:	2f 93       	push	r18
   21244:	29 85       	ldd	r18, Y+9	; 0x09
   21246:	2f 93       	push	r18
   21248:	28 85       	ldd	r18, Y+8	; 0x08
   2124a:	2f 93       	push	r18
   2124c:	2b 2f       	mov	r18, r27
   2124e:	2f 93       	push	r18
   21250:	2a 2f       	mov	r18, r26
   21252:	2f 93       	push	r18
   21254:	2f 2f       	mov	r18, r31
   21256:	2f 93       	push	r18
   21258:	2e 2f       	mov	r18, r30
   2125a:	2f 93       	push	r18
   2125c:	27 2f       	mov	r18, r23
   2125e:	2f 93       	push	r18
   21260:	26 2f       	mov	r18, r22
   21262:	2f 93       	push	r18
   21264:	2d 81       	ldd	r18, Y+5	; 0x05
   21266:	2f 93       	push	r18
   21268:	2c 81       	ldd	r18, Y+4	; 0x04
   2126a:	2f 93       	push	r18
   2126c:	2b 81       	ldd	r18, Y+3	; 0x03
   2126e:	2f 93       	push	r18
   21270:	2a 81       	ldd	r18, Y+2	; 0x02
   21272:	2f 93       	push	r18
   21274:	25 2f       	mov	r18, r21
   21276:	2f 93       	push	r18
   21278:	24 2f       	mov	r18, r20
   2127a:	2f 93       	push	r18
   2127c:	2c e9       	ldi	r18, 0x9C	; 156
   2127e:	3d e3       	ldi	r19, 0x3D	; 61
   21280:	23 2f       	mov	r18, r19
   21282:	2f 93       	push	r18
   21284:	2c e9       	ldi	r18, 0x9C	; 156
   21286:	3d e3       	ldi	r19, 0x3D	; 61
   21288:	2f 93       	push	r18
   2128a:	1f 92       	push	r1
   2128c:	20 e8       	ldi	r18, 0x80	; 128
   2128e:	2f 93       	push	r18
   21290:	29 2f       	mov	r18, r25
   21292:	2f 93       	push	r18
   21294:	8f 93       	push	r24
   21296:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
   2129a:	ed b7       	in	r30, 0x3d	; 61
   2129c:	fe b7       	in	r31, 0x3e	; 62
   2129e:	7e 96       	adiw	r30, 0x1e	; 30
   212a0:	cd bf       	out	0x3d, r28	; 61
   212a2:	de bf       	out	0x3e, r29	; 62
   212a4:	9c 01       	movw	r18, r24
   212a6:	8b 8d       	ldd	r24, Y+27	; 0x1b
   212a8:	9c 8d       	ldd	r25, Y+28	; 0x1c
   212aa:	82 0f       	add	r24, r18
   212ac:	93 1f       	adc	r25, r19
   212ae:	8b 8f       	std	Y+27, r24	; 0x1b
   212b0:	9c 8f       	std	Y+28, r25	; 0x1c
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_N2, l_mark, l_aprs_alert_1_accel_x_mg / 1000.f, l_aprs_alert_1_accel_y_mg / 1000.f, l_aprs_alert_1_accel_z_mg / 1000.f);
   212b2:	ce 01       	movw	r24, r28
   212b4:	87 5b       	subi	r24, 0xB7	; 183
   212b6:	9f 4f       	sbci	r25, 0xFF	; 255
   212b8:	fc 01       	movw	r30, r24
   212ba:	80 81       	ld	r24, Z
   212bc:	91 81       	ldd	r25, Z+1	; 0x01
   212be:	09 2e       	mov	r0, r25
   212c0:	00 0c       	add	r0, r0
   212c2:	aa 0b       	sbc	r26, r26
   212c4:	bb 0b       	sbc	r27, r27
   212c6:	bc 01       	movw	r22, r24
   212c8:	cd 01       	movw	r24, r26
   212ca:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   212ce:	dc 01       	movw	r26, r24
   212d0:	cb 01       	movw	r24, r22
   212d2:	20 e0       	ldi	r18, 0x00	; 0
   212d4:	30 e0       	ldi	r19, 0x00	; 0
   212d6:	4a e7       	ldi	r20, 0x7A	; 122
   212d8:	54 e4       	ldi	r21, 0x44	; 68
   212da:	bc 01       	movw	r22, r24
   212dc:	cd 01       	movw	r24, r26
   212de:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   212e2:	dc 01       	movw	r26, r24
   212e4:	cb 01       	movw	r24, r22
   212e6:	4c 01       	movw	r8, r24
   212e8:	5d 01       	movw	r10, r26
   212ea:	ce 01       	movw	r24, r28
   212ec:	89 5b       	subi	r24, 0xB9	; 185
   212ee:	9f 4f       	sbci	r25, 0xFF	; 255
   212f0:	fc 01       	movw	r30, r24
   212f2:	80 81       	ld	r24, Z
   212f4:	91 81       	ldd	r25, Z+1	; 0x01
   212f6:	09 2e       	mov	r0, r25
   212f8:	00 0c       	add	r0, r0
   212fa:	aa 0b       	sbc	r26, r26
   212fc:	bb 0b       	sbc	r27, r27
   212fe:	bc 01       	movw	r22, r24
   21300:	cd 01       	movw	r24, r26
   21302:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   21306:	dc 01       	movw	r26, r24
   21308:	cb 01       	movw	r24, r22
   2130a:	20 e0       	ldi	r18, 0x00	; 0
   2130c:	30 e0       	ldi	r19, 0x00	; 0
   2130e:	4a e7       	ldi	r20, 0x7A	; 122
   21310:	54 e4       	ldi	r21, 0x44	; 68
   21312:	bc 01       	movw	r22, r24
   21314:	cd 01       	movw	r24, r26
   21316:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   2131a:	dc 01       	movw	r26, r24
   2131c:	cb 01       	movw	r24, r22
   2131e:	6c 01       	movw	r12, r24
   21320:	7d 01       	movw	r14, r26
   21322:	ce 01       	movw	r24, r28
   21324:	8b 5b       	subi	r24, 0xBB	; 187
   21326:	9f 4f       	sbci	r25, 0xFF	; 255
   21328:	fc 01       	movw	r30, r24
   2132a:	80 81       	ld	r24, Z
   2132c:	91 81       	ldd	r25, Z+1	; 0x01
   2132e:	09 2e       	mov	r0, r25
   21330:	00 0c       	add	r0, r0
   21332:	aa 0b       	sbc	r26, r26
   21334:	bb 0b       	sbc	r27, r27
   21336:	bc 01       	movw	r22, r24
   21338:	cd 01       	movw	r24, r26
   2133a:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   2133e:	dc 01       	movw	r26, r24
   21340:	cb 01       	movw	r24, r22
   21342:	20 e0       	ldi	r18, 0x00	; 0
   21344:	30 e0       	ldi	r19, 0x00	; 0
   21346:	4a e7       	ldi	r20, 0x7A	; 122
   21348:	54 e4       	ldi	r21, 0x44	; 68
   2134a:	bc 01       	movw	r22, r24
   2134c:	cd 01       	movw	r24, r26
   2134e:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   21352:	dc 01       	movw	r26, r24
   21354:	cb 01       	movw	r24, r22
   21356:	2d 8d       	ldd	r18, Y+29	; 0x1d
   21358:	62 2f       	mov	r22, r18
   2135a:	22 0f       	add	r18, r18
   2135c:	77 0b       	sbc	r23, r23
   2135e:	2b 8d       	ldd	r18, Y+27	; 0x1b
   21360:	3c 8d       	ldd	r19, Y+28	; 0x1c
   21362:	ae 01       	movw	r20, r28
   21364:	4b 59       	subi	r20, 0x9B	; 155
   21366:	5f 4f       	sbci	r21, 0xFF	; 255
   21368:	24 0f       	add	r18, r20
   2136a:	35 1f       	adc	r19, r21
   2136c:	4b 2d       	mov	r20, r11
   2136e:	4f 93       	push	r20
   21370:	4a 2d       	mov	r20, r10
   21372:	4f 93       	push	r20
   21374:	49 2d       	mov	r20, r9
   21376:	4f 93       	push	r20
   21378:	48 2d       	mov	r20, r8
   2137a:	4f 93       	push	r20
   2137c:	4f 2d       	mov	r20, r15
   2137e:	4f 93       	push	r20
   21380:	4e 2d       	mov	r20, r14
   21382:	4f 93       	push	r20
   21384:	4d 2d       	mov	r20, r13
   21386:	4f 93       	push	r20
   21388:	4c 2d       	mov	r20, r12
   2138a:	4f 93       	push	r20
   2138c:	4b 2f       	mov	r20, r27
   2138e:	4f 93       	push	r20
   21390:	4a 2f       	mov	r20, r26
   21392:	4f 93       	push	r20
   21394:	49 2f       	mov	r20, r25
   21396:	4f 93       	push	r20
   21398:	8f 93       	push	r24
   2139a:	87 2f       	mov	r24, r23
   2139c:	8f 93       	push	r24
   2139e:	86 2f       	mov	r24, r22
   213a0:	8f 93       	push	r24
   213a2:	87 ee       	ldi	r24, 0xE7	; 231
   213a4:	9d e3       	ldi	r25, 0x3D	; 61
   213a6:	89 2f       	mov	r24, r25
   213a8:	8f 93       	push	r24
   213aa:	87 ee       	ldi	r24, 0xE7	; 231
   213ac:	9d e3       	ldi	r25, 0x3D	; 61
   213ae:	8f 93       	push	r24
   213b0:	1f 92       	push	r1
   213b2:	80 e8       	ldi	r24, 0x80	; 128
   213b4:	8f 93       	push	r24
   213b6:	83 2f       	mov	r24, r19
   213b8:	8f 93       	push	r24
   213ba:	82 2f       	mov	r24, r18
   213bc:	8f 93       	push	r24
   213be:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
   213c2:	2d b7       	in	r18, 0x3d	; 61
   213c4:	3e b7       	in	r19, 0x3e	; 62
   213c6:	2c 5e       	subi	r18, 0xEC	; 236
   213c8:	3f 4f       	sbci	r19, 0xFF	; 255
   213ca:	cd bf       	out	0x3d, r28	; 61
   213cc:	de bf       	out	0x3e, r29	; 62
   213ce:	9c 01       	movw	r18, r24
   213d0:	8b 8d       	ldd	r24, Y+27	; 0x1b
   213d2:	9c 8d       	ldd	r25, Y+28	; 0x1c
   213d4:	82 0f       	add	r24, r18
   213d6:	93 1f       	adc	r25, r19
   213d8:	8b 8f       	std	Y+27, r24	; 0x1b
   213da:	9c 8f       	std	Y+28, r25	; 0x1c

				l_aprs_alert_fsm_state = APRS_ALERT_FSM_STATE__DO_N3;
   213dc:	83 e0       	ldi	r24, 0x03	; 3
   213de:	89 8f       	std	Y+25, r24	; 0x19
			}
			break;
   213e0:	7e c3       	rjmp	.+1788   	; 0x21ade <task_main_aprs+0x1520>

			case APRS_ALERT_FSM_STATE__DO_N3:
			if ((l_aprs_alert_last + C_APRS_ALERT_MESSAGE_DELAY_SEC) < l_now_sec) {
   213e2:	29 89       	ldd	r18, Y+17	; 0x11
   213e4:	3a 89       	ldd	r19, Y+18	; 0x12
   213e6:	4b 89       	ldd	r20, Y+19	; 0x13
   213e8:	5c 89       	ldd	r21, Y+20	; 0x14
   213ea:	6d 89       	ldd	r22, Y+21	; 0x15
   213ec:	7e 89       	ldd	r23, Y+22	; 0x16
   213ee:	8f 89       	ldd	r24, Y+23	; 0x17
   213f0:	98 8d       	ldd	r25, Y+24	; 0x18
   213f2:	aa e0       	ldi	r26, 0x0A	; 10
   213f4:	0f 94 6b 30 	call	0x260d6	; 0x260d6 <__adddi3_s8>
   213f8:	a2 2e       	mov	r10, r18
   213fa:	b3 2e       	mov	r11, r19
   213fc:	c4 2e       	mov	r12, r20
   213fe:	d5 2e       	mov	r13, r21
   21400:	e6 2e       	mov	r14, r22
   21402:	f7 2e       	mov	r15, r23
   21404:	08 2f       	mov	r16, r24
   21406:	19 2f       	mov	r17, r25
   21408:	8e 8d       	ldd	r24, Y+30	; 0x1e
   2140a:	9f 8d       	ldd	r25, Y+31	; 0x1f
   2140c:	a8 a1       	ldd	r26, Y+32	; 0x20
   2140e:	b9 a1       	ldd	r27, Y+33	; 0x21
   21410:	1c 01       	movw	r2, r24
   21412:	2d 01       	movw	r4, r26
   21414:	61 2c       	mov	r6, r1
   21416:	71 2c       	mov	r7, r1
   21418:	43 01       	movw	r8, r6
   2141a:	2a 2d       	mov	r18, r10
   2141c:	3b 2d       	mov	r19, r11
   2141e:	4c 2d       	mov	r20, r12
   21420:	5d 2d       	mov	r21, r13
   21422:	6e 2d       	mov	r22, r14
   21424:	7f 2d       	mov	r23, r15
   21426:	80 2f       	mov	r24, r16
   21428:	91 2f       	mov	r25, r17
   2142a:	a2 2c       	mov	r10, r2
   2142c:	b3 2c       	mov	r11, r3
   2142e:	c4 2c       	mov	r12, r4
   21430:	d5 2c       	mov	r13, r5
   21432:	e6 2c       	mov	r14, r6
   21434:	f7 2c       	mov	r15, r7
   21436:	08 2d       	mov	r16, r8
   21438:	19 2d       	mov	r17, r9
   2143a:	0f 94 80 30 	call	0x26100	; 0x26100 <__cmpdi2>
   2143e:	08 f0       	brcs	.+2      	; 0x21442 <task_main_aprs+0xe84>
   21440:	50 c3       	rjmp	.+1696   	; 0x21ae2 <task_main_aprs+0x1524>
				int32_t l_aprs_alert_2_mag_x_nT;
				int32_t l_aprs_alert_2_mag_y_nT;
				int32_t l_aprs_alert_2_mag_z_nT;

				flags = cpu_irq_save();
   21442:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   21446:	8c a3       	std	Y+36, r24	; 0x24
				l_aprs_alert_2_mag_x_nT = g_aprs_alert_2_mag_x_nT;
   21448:	9e 01       	movw	r18, r28
   2144a:	25 5b       	subi	r18, 0xB5	; 181
   2144c:	3f 4f       	sbci	r19, 0xFF	; 255
   2144e:	80 91 15 27 	lds	r24, 0x2715	; 0x802715 <g_aprs_alert_2_mag_x_nT>
   21452:	90 91 16 27 	lds	r25, 0x2716	; 0x802716 <g_aprs_alert_2_mag_x_nT+0x1>
   21456:	a0 91 17 27 	lds	r26, 0x2717	; 0x802717 <g_aprs_alert_2_mag_x_nT+0x2>
   2145a:	b0 91 18 27 	lds	r27, 0x2718	; 0x802718 <g_aprs_alert_2_mag_x_nT+0x3>
   2145e:	f9 01       	movw	r30, r18
   21460:	80 83       	st	Z, r24
   21462:	91 83       	std	Z+1, r25	; 0x01
   21464:	a2 83       	std	Z+2, r26	; 0x02
   21466:	b3 83       	std	Z+3, r27	; 0x03
				l_aprs_alert_2_mag_y_nT = g_aprs_alert_2_mag_y_nT;
   21468:	9e 01       	movw	r18, r28
   2146a:	21 5b       	subi	r18, 0xB1	; 177
   2146c:	3f 4f       	sbci	r19, 0xFF	; 255
   2146e:	80 91 19 27 	lds	r24, 0x2719	; 0x802719 <g_aprs_alert_2_mag_y_nT>
   21472:	90 91 1a 27 	lds	r25, 0x271A	; 0x80271a <g_aprs_alert_2_mag_y_nT+0x1>
   21476:	a0 91 1b 27 	lds	r26, 0x271B	; 0x80271b <g_aprs_alert_2_mag_y_nT+0x2>
   2147a:	b0 91 1c 27 	lds	r27, 0x271C	; 0x80271c <g_aprs_alert_2_mag_y_nT+0x3>
   2147e:	f9 01       	movw	r30, r18
   21480:	80 83       	st	Z, r24
   21482:	91 83       	std	Z+1, r25	; 0x01
   21484:	a2 83       	std	Z+2, r26	; 0x02
   21486:	b3 83       	std	Z+3, r27	; 0x03
				l_aprs_alert_2_mag_z_nT = g_aprs_alert_2_mag_z_nT;
   21488:	9e 01       	movw	r18, r28
   2148a:	2d 5a       	subi	r18, 0xAD	; 173
   2148c:	3f 4f       	sbci	r19, 0xFF	; 255
   2148e:	80 91 1d 27 	lds	r24, 0x271D	; 0x80271d <g_aprs_alert_2_mag_z_nT>
   21492:	90 91 1e 27 	lds	r25, 0x271E	; 0x80271e <g_aprs_alert_2_mag_z_nT+0x1>
   21496:	a0 91 1f 27 	lds	r26, 0x271F	; 0x80271f <g_aprs_alert_2_mag_z_nT+0x2>
   2149a:	b0 91 20 27 	lds	r27, 0x2720	; 0x802720 <g_aprs_alert_2_mag_z_nT+0x3>
   2149e:	f9 01       	movw	r30, r18
   214a0:	80 83       	st	Z, r24
   214a2:	91 83       	std	Z+1, r25	; 0x01
   214a4:	a2 83       	std	Z+2, r26	; 0x02
   214a6:	b3 83       	std	Z+3, r27	; 0x03
				cpu_irq_restore(flags);
   214a8:	8c a1       	ldd	r24, Y+36	; 0x24
   214aa:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>

				if ((l_aprs_alert_reason == APRS_ALERT_REASON__MAGNET) || (l_aprs_alert_reason == APRS_ALERT_REASON__REQUEST)) {
   214ae:	8a 8d       	ldd	r24, Y+26	; 0x1a
   214b0:	85 30       	cpi	r24, 0x05	; 5
   214b2:	19 f0       	breq	.+6      	; 0x214ba <task_main_aprs+0xefc>
   214b4:	8a 8d       	ldd	r24, Y+26	; 0x1a
   214b6:	86 30       	cpi	r24, 0x06	; 6
   214b8:	11 f4       	brne	.+4      	; 0x214be <task_main_aprs+0xf00>
					l_mark = '*';
   214ba:	8a e2       	ldi	r24, 0x2A	; 42
   214bc:	8d 8f       	std	Y+29, r24	; 0x1d
				}

				/* Debug info at USB console */
				len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#83 DEBUG: message N3 in queue ...\r\n");
   214be:	85 e2       	ldi	r24, 0x25	; 37
   214c0:	e9 eb       	ldi	r30, 0xB9	; 185
   214c2:	f2 e2       	ldi	r31, 0x22	; 34
   214c4:	a3 e7       	ldi	r26, 0x73	; 115
   214c6:	bc e2       	ldi	r27, 0x2C	; 44
   214c8:	01 90       	ld	r0, Z+
   214ca:	0d 92       	st	X+, r0
   214cc:	8a 95       	dec	r24
   214ce:	e1 f7       	brne	.-8      	; 0x214c8 <task_main_aprs+0xf0a>
   214d0:	84 e2       	ldi	r24, 0x24	; 36
   214d2:	90 e0       	ldi	r25, 0x00	; 0
   214d4:	8a a3       	std	Y+34, r24	; 0x22
   214d6:	9b a3       	std	Y+35, r25	; 0x23
				udi_write_tx_buf(g_prepare_buf, len, false);
   214d8:	8a a1       	ldd	r24, Y+34	; 0x22
   214da:	40 e0       	ldi	r20, 0x00	; 0
   214dc:	68 2f       	mov	r22, r24
   214de:	83 e7       	ldi	r24, 0x73	; 115
   214e0:	9c e2       	ldi	r25, 0x2C	; 44
   214e2:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>

				/* Message content */
				l_msg_buf_len  = snprintf_P(l_msg_buf, sizeof(l_msg_buf), PM_APRS_TX_FORWARD, g_aprs_source_callsign, g_aprs_source_ssid);
   214e6:	8d ed       	ldi	r24, 0xDD	; 221
   214e8:	96 e2       	ldi	r25, 0x26	; 38
   214ea:	89 2f       	mov	r24, r25
   214ec:	8f 93       	push	r24
   214ee:	8d ed       	ldi	r24, 0xDD	; 221
   214f0:	96 e2       	ldi	r25, 0x26	; 38
   214f2:	8f 93       	push	r24
   214f4:	81 ed       	ldi	r24, 0xD1	; 209
   214f6:	96 e2       	ldi	r25, 0x26	; 38
   214f8:	89 2f       	mov	r24, r25
   214fa:	8f 93       	push	r24
   214fc:	81 ed       	ldi	r24, 0xD1	; 209
   214fe:	96 e2       	ldi	r25, 0x26	; 38
   21500:	8f 93       	push	r24
   21502:	8a e8       	ldi	r24, 0x8A	; 138
   21504:	9d e3       	ldi	r25, 0x3D	; 61
   21506:	89 2f       	mov	r24, r25
   21508:	8f 93       	push	r24
   2150a:	8a e8       	ldi	r24, 0x8A	; 138
   2150c:	9d e3       	ldi	r25, 0x3D	; 61
   2150e:	8f 93       	push	r24
   21510:	1f 92       	push	r1
   21512:	80 e8       	ldi	r24, 0x80	; 128
   21514:	8f 93       	push	r24
   21516:	ce 01       	movw	r24, r28
   21518:	8b 59       	subi	r24, 0x9B	; 155
   2151a:	9f 4f       	sbci	r25, 0xFF	; 255
   2151c:	29 2f       	mov	r18, r25
   2151e:	2f 93       	push	r18
   21520:	8f 93       	push	r24
   21522:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
   21526:	2d b7       	in	r18, 0x3d	; 61
   21528:	3e b7       	in	r19, 0x3e	; 62
   2152a:	26 5f       	subi	r18, 0xF6	; 246
   2152c:	3f 4f       	sbci	r19, 0xFF	; 255
   2152e:	cd bf       	out	0x3d, r28	; 61
   21530:	de bf       	out	0x3e, r29	; 62
   21532:	8b 8f       	std	Y+27, r24	; 0x1b
   21534:	9c 8f       	std	Y+28, r25	; 0x1c
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_POS, l_lat_deg, l_lat_minutes, l_lat_hemisphere, PM_APRS_TX_SYMBOL_TABLE_ID, l_lon_deg, l_lon_minutes, l_lon_hemisphere, PM_APRS_TX_SYMBOL_CODE, l_course_deg, l_speed_kn);
   21536:	8a e6       	ldi	r24, 0x6A	; 106
   21538:	e8 2e       	mov	r14, r24
   2153a:	88 0f       	add	r24, r24
   2153c:	ff 08       	sbc	r15, r15
   2153e:	8c 85       	ldd	r24, Y+12	; 0x0c
   21540:	08 2f       	mov	r16, r24
   21542:	88 0f       	add	r24, r24
   21544:	11 0b       	sbc	r17, r17
   21546:	8f 81       	ldd	r24, Y+7	; 0x07
   21548:	a8 2f       	mov	r26, r24
   2154a:	b0 e0       	ldi	r27, 0x00	; 0
   2154c:	8f e2       	ldi	r24, 0x2F	; 47
   2154e:	e8 2f       	mov	r30, r24
   21550:	88 0f       	add	r24, r24
   21552:	ff 0b       	sbc	r31, r31
   21554:	8e 81       	ldd	r24, Y+6	; 0x06
   21556:	68 2f       	mov	r22, r24
   21558:	88 0f       	add	r24, r24
   2155a:	77 0b       	sbc	r23, r23
   2155c:	89 81       	ldd	r24, Y+1	; 0x01
   2155e:	48 2f       	mov	r20, r24
   21560:	50 e0       	ldi	r21, 0x00	; 0
   21562:	8b 8d       	ldd	r24, Y+27	; 0x1b
   21564:	9c 8d       	ldd	r25, Y+28	; 0x1c
   21566:	9e 01       	movw	r18, r28
   21568:	2b 59       	subi	r18, 0x9B	; 155
   2156a:	3f 4f       	sbci	r19, 0xFF	; 255
   2156c:	82 0f       	add	r24, r18
   2156e:	93 1f       	adc	r25, r19
   21570:	28 89       	ldd	r18, Y+16	; 0x10
   21572:	2f 93       	push	r18
   21574:	2f 85       	ldd	r18, Y+15	; 0x0f
   21576:	2f 93       	push	r18
   21578:	2e 85       	ldd	r18, Y+14	; 0x0e
   2157a:	2f 93       	push	r18
   2157c:	2d 85       	ldd	r18, Y+13	; 0x0d
   2157e:	2f 93       	push	r18
   21580:	2f 2d       	mov	r18, r15
   21582:	2f 93       	push	r18
   21584:	2e 2d       	mov	r18, r14
   21586:	2f 93       	push	r18
   21588:	21 2f       	mov	r18, r17
   2158a:	2f 93       	push	r18
   2158c:	20 2f       	mov	r18, r16
   2158e:	2f 93       	push	r18
   21590:	2b 85       	ldd	r18, Y+11	; 0x0b
   21592:	2f 93       	push	r18
   21594:	2a 85       	ldd	r18, Y+10	; 0x0a
   21596:	2f 93       	push	r18
   21598:	29 85       	ldd	r18, Y+9	; 0x09
   2159a:	2f 93       	push	r18
   2159c:	28 85       	ldd	r18, Y+8	; 0x08
   2159e:	2f 93       	push	r18
   215a0:	2b 2f       	mov	r18, r27
   215a2:	2f 93       	push	r18
   215a4:	2a 2f       	mov	r18, r26
   215a6:	2f 93       	push	r18
   215a8:	2f 2f       	mov	r18, r31
   215aa:	2f 93       	push	r18
   215ac:	2e 2f       	mov	r18, r30
   215ae:	2f 93       	push	r18
   215b0:	27 2f       	mov	r18, r23
   215b2:	2f 93       	push	r18
   215b4:	26 2f       	mov	r18, r22
   215b6:	2f 93       	push	r18
   215b8:	2d 81       	ldd	r18, Y+5	; 0x05
   215ba:	2f 93       	push	r18
   215bc:	2c 81       	ldd	r18, Y+4	; 0x04
   215be:	2f 93       	push	r18
   215c0:	2b 81       	ldd	r18, Y+3	; 0x03
   215c2:	2f 93       	push	r18
   215c4:	2a 81       	ldd	r18, Y+2	; 0x02
   215c6:	2f 93       	push	r18
   215c8:	25 2f       	mov	r18, r21
   215ca:	2f 93       	push	r18
   215cc:	24 2f       	mov	r18, r20
   215ce:	2f 93       	push	r18
   215d0:	2c e9       	ldi	r18, 0x9C	; 156
   215d2:	3d e3       	ldi	r19, 0x3D	; 61
   215d4:	23 2f       	mov	r18, r19
   215d6:	2f 93       	push	r18
   215d8:	2c e9       	ldi	r18, 0x9C	; 156
   215da:	3d e3       	ldi	r19, 0x3D	; 61
   215dc:	2f 93       	push	r18
   215de:	1f 92       	push	r1
   215e0:	20 e8       	ldi	r18, 0x80	; 128
   215e2:	2f 93       	push	r18
   215e4:	29 2f       	mov	r18, r25
   215e6:	2f 93       	push	r18
   215e8:	8f 93       	push	r24
   215ea:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
   215ee:	ed b7       	in	r30, 0x3d	; 61
   215f0:	fe b7       	in	r31, 0x3e	; 62
   215f2:	7e 96       	adiw	r30, 0x1e	; 30
   215f4:	cd bf       	out	0x3d, r28	; 61
   215f6:	de bf       	out	0x3e, r29	; 62
   215f8:	9c 01       	movw	r18, r24
   215fa:	8b 8d       	ldd	r24, Y+27	; 0x1b
   215fc:	9c 8d       	ldd	r25, Y+28	; 0x1c
   215fe:	82 0f       	add	r24, r18
   21600:	93 1f       	adc	r25, r19
   21602:	8b 8f       	std	Y+27, r24	; 0x1b
   21604:	9c 8f       	std	Y+28, r25	; 0x1c
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_N3, l_mark, l_aprs_alert_2_mag_x_nT / 1000.f, l_aprs_alert_2_mag_y_nT / 1000.f, l_aprs_alert_2_mag_z_nT / 1000.f);
   21606:	ce 01       	movw	r24, r28
   21608:	8d 5a       	subi	r24, 0xAD	; 173
   2160a:	9f 4f       	sbci	r25, 0xFF	; 255
   2160c:	fc 01       	movw	r30, r24
   2160e:	60 81       	ld	r22, Z
   21610:	71 81       	ldd	r23, Z+1	; 0x01
   21612:	82 81       	ldd	r24, Z+2	; 0x02
   21614:	93 81       	ldd	r25, Z+3	; 0x03
   21616:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   2161a:	dc 01       	movw	r26, r24
   2161c:	cb 01       	movw	r24, r22
   2161e:	20 e0       	ldi	r18, 0x00	; 0
   21620:	30 e0       	ldi	r19, 0x00	; 0
   21622:	4a e7       	ldi	r20, 0x7A	; 122
   21624:	54 e4       	ldi	r21, 0x44	; 68
   21626:	bc 01       	movw	r22, r24
   21628:	cd 01       	movw	r24, r26
   2162a:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   2162e:	dc 01       	movw	r26, r24
   21630:	cb 01       	movw	r24, r22
   21632:	4c 01       	movw	r8, r24
   21634:	5d 01       	movw	r10, r26
   21636:	ce 01       	movw	r24, r28
   21638:	81 5b       	subi	r24, 0xB1	; 177
   2163a:	9f 4f       	sbci	r25, 0xFF	; 255
   2163c:	fc 01       	movw	r30, r24
   2163e:	60 81       	ld	r22, Z
   21640:	71 81       	ldd	r23, Z+1	; 0x01
   21642:	82 81       	ldd	r24, Z+2	; 0x02
   21644:	93 81       	ldd	r25, Z+3	; 0x03
   21646:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   2164a:	dc 01       	movw	r26, r24
   2164c:	cb 01       	movw	r24, r22
   2164e:	20 e0       	ldi	r18, 0x00	; 0
   21650:	30 e0       	ldi	r19, 0x00	; 0
   21652:	4a e7       	ldi	r20, 0x7A	; 122
   21654:	54 e4       	ldi	r21, 0x44	; 68
   21656:	bc 01       	movw	r22, r24
   21658:	cd 01       	movw	r24, r26
   2165a:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   2165e:	dc 01       	movw	r26, r24
   21660:	cb 01       	movw	r24, r22
   21662:	6c 01       	movw	r12, r24
   21664:	7d 01       	movw	r14, r26
   21666:	ce 01       	movw	r24, r28
   21668:	85 5b       	subi	r24, 0xB5	; 181
   2166a:	9f 4f       	sbci	r25, 0xFF	; 255
   2166c:	fc 01       	movw	r30, r24
   2166e:	60 81       	ld	r22, Z
   21670:	71 81       	ldd	r23, Z+1	; 0x01
   21672:	82 81       	ldd	r24, Z+2	; 0x02
   21674:	93 81       	ldd	r25, Z+3	; 0x03
   21676:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   2167a:	dc 01       	movw	r26, r24
   2167c:	cb 01       	movw	r24, r22
   2167e:	20 e0       	ldi	r18, 0x00	; 0
   21680:	30 e0       	ldi	r19, 0x00	; 0
   21682:	4a e7       	ldi	r20, 0x7A	; 122
   21684:	54 e4       	ldi	r21, 0x44	; 68
   21686:	bc 01       	movw	r22, r24
   21688:	cd 01       	movw	r24, r26
   2168a:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   2168e:	dc 01       	movw	r26, r24
   21690:	cb 01       	movw	r24, r22
   21692:	2d 8d       	ldd	r18, Y+29	; 0x1d
   21694:	62 2f       	mov	r22, r18
   21696:	22 0f       	add	r18, r18
   21698:	77 0b       	sbc	r23, r23
   2169a:	2b 8d       	ldd	r18, Y+27	; 0x1b
   2169c:	3c 8d       	ldd	r19, Y+28	; 0x1c
   2169e:	ae 01       	movw	r20, r28
   216a0:	4b 59       	subi	r20, 0x9B	; 155
   216a2:	5f 4f       	sbci	r21, 0xFF	; 255
   216a4:	24 0f       	add	r18, r20
   216a6:	35 1f       	adc	r19, r21
   216a8:	4b 2d       	mov	r20, r11
   216aa:	4f 93       	push	r20
   216ac:	4a 2d       	mov	r20, r10
   216ae:	4f 93       	push	r20
   216b0:	49 2d       	mov	r20, r9
   216b2:	4f 93       	push	r20
   216b4:	48 2d       	mov	r20, r8
   216b6:	4f 93       	push	r20
   216b8:	4f 2d       	mov	r20, r15
   216ba:	4f 93       	push	r20
   216bc:	4e 2d       	mov	r20, r14
   216be:	4f 93       	push	r20
   216c0:	4d 2d       	mov	r20, r13
   216c2:	4f 93       	push	r20
   216c4:	4c 2d       	mov	r20, r12
   216c6:	4f 93       	push	r20
   216c8:	4b 2f       	mov	r20, r27
   216ca:	4f 93       	push	r20
   216cc:	4a 2f       	mov	r20, r26
   216ce:	4f 93       	push	r20
   216d0:	49 2f       	mov	r20, r25
   216d2:	4f 93       	push	r20
   216d4:	8f 93       	push	r24
   216d6:	87 2f       	mov	r24, r23
   216d8:	8f 93       	push	r24
   216da:	86 2f       	mov	r24, r22
   216dc:	8f 93       	push	r24
   216de:	8a e0       	ldi	r24, 0x0A	; 10
   216e0:	9e e3       	ldi	r25, 0x3E	; 62
   216e2:	89 2f       	mov	r24, r25
   216e4:	8f 93       	push	r24
   216e6:	8a e0       	ldi	r24, 0x0A	; 10
   216e8:	9e e3       	ldi	r25, 0x3E	; 62
   216ea:	8f 93       	push	r24
   216ec:	1f 92       	push	r1
   216ee:	80 e8       	ldi	r24, 0x80	; 128
   216f0:	8f 93       	push	r24
   216f2:	83 2f       	mov	r24, r19
   216f4:	8f 93       	push	r24
   216f6:	82 2f       	mov	r24, r18
   216f8:	8f 93       	push	r24
   216fa:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
   216fe:	2d b7       	in	r18, 0x3d	; 61
   21700:	3e b7       	in	r19, 0x3e	; 62
   21702:	2c 5e       	subi	r18, 0xEC	; 236
   21704:	3f 4f       	sbci	r19, 0xFF	; 255
   21706:	cd bf       	out	0x3d, r28	; 61
   21708:	de bf       	out	0x3e, r29	; 62
   2170a:	9c 01       	movw	r18, r24
   2170c:	8b 8d       	ldd	r24, Y+27	; 0x1b
   2170e:	9c 8d       	ldd	r25, Y+28	; 0x1c
   21710:	82 0f       	add	r24, r18
   21712:	93 1f       	adc	r25, r19
   21714:	8b 8f       	std	Y+27, r24	; 0x1b
   21716:	9c 8f       	std	Y+28, r25	; 0x1c

				l_aprs_alert_fsm_state = APRS_ALERT_FSM_STATE__DO_N4;
   21718:	84 e0       	ldi	r24, 0x04	; 4
   2171a:	89 8f       	std	Y+25, r24	; 0x19
			}
			break;
   2171c:	e2 c1       	rjmp	.+964    	; 0x21ae2 <task_main_aprs+0x1524>

			case APRS_ALERT_FSM_STATE__DO_N4:
			if ((l_aprs_alert_last + C_APRS_ALERT_MESSAGE_DELAY_SEC) < l_now_sec) {
   2171e:	29 89       	ldd	r18, Y+17	; 0x11
   21720:	3a 89       	ldd	r19, Y+18	; 0x12
   21722:	4b 89       	ldd	r20, Y+19	; 0x13
   21724:	5c 89       	ldd	r21, Y+20	; 0x14
   21726:	6d 89       	ldd	r22, Y+21	; 0x15
   21728:	7e 89       	ldd	r23, Y+22	; 0x16
   2172a:	8f 89       	ldd	r24, Y+23	; 0x17
   2172c:	98 8d       	ldd	r25, Y+24	; 0x18
   2172e:	aa e0       	ldi	r26, 0x0A	; 10
   21730:	0f 94 6b 30 	call	0x260d6	; 0x260d6 <__adddi3_s8>
   21734:	a2 2e       	mov	r10, r18
   21736:	b3 2e       	mov	r11, r19
   21738:	c4 2e       	mov	r12, r20
   2173a:	d5 2e       	mov	r13, r21
   2173c:	e6 2e       	mov	r14, r22
   2173e:	f7 2e       	mov	r15, r23
   21740:	08 2f       	mov	r16, r24
   21742:	19 2f       	mov	r17, r25
   21744:	8e 8d       	ldd	r24, Y+30	; 0x1e
   21746:	9f 8d       	ldd	r25, Y+31	; 0x1f
   21748:	a8 a1       	ldd	r26, Y+32	; 0x20
   2174a:	b9 a1       	ldd	r27, Y+33	; 0x21
   2174c:	1c 01       	movw	r2, r24
   2174e:	2d 01       	movw	r4, r26
   21750:	61 2c       	mov	r6, r1
   21752:	71 2c       	mov	r7, r1
   21754:	43 01       	movw	r8, r6
   21756:	2a 2d       	mov	r18, r10
   21758:	3b 2d       	mov	r19, r11
   2175a:	4c 2d       	mov	r20, r12
   2175c:	5d 2d       	mov	r21, r13
   2175e:	6e 2d       	mov	r22, r14
   21760:	7f 2d       	mov	r23, r15
   21762:	80 2f       	mov	r24, r16
   21764:	91 2f       	mov	r25, r17
   21766:	a2 2c       	mov	r10, r2
   21768:	b3 2c       	mov	r11, r3
   2176a:	c4 2c       	mov	r12, r4
   2176c:	d5 2c       	mov	r13, r5
   2176e:	e6 2c       	mov	r14, r6
   21770:	f7 2c       	mov	r15, r7
   21772:	08 2d       	mov	r16, r8
   21774:	19 2d       	mov	r17, r9
   21776:	0f 94 80 30 	call	0x26100	; 0x26100 <__cmpdi2>
   2177a:	08 f0       	brcs	.+2      	; 0x2177e <task_main_aprs+0x11c0>
   2177c:	b4 c1       	rjmp	.+872    	; 0x21ae6 <task_main_aprs+0x1528>
				float l_gns_msl_alt_m;
				int16_t l_twi1_hygro_DP_100;
				int32_t l_twi1_baro_p_h_100;

				flags = cpu_irq_save();
   2177e:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   21782:	8c a3       	std	Y+36, r24	; 0x24
				l_gns_msl_alt_m		= g_gns_msl_alt_m;
   21784:	9e 01       	movw	r18, r28
   21786:	29 5a       	subi	r18, 0xA9	; 169
   21788:	3f 4f       	sbci	r19, 0xFF	; 255
   2178a:	80 91 50 26 	lds	r24, 0x2650	; 0x802650 <g_gns_msl_alt_m>
   2178e:	90 91 51 26 	lds	r25, 0x2651	; 0x802651 <g_gns_msl_alt_m+0x1>
   21792:	a0 91 52 26 	lds	r26, 0x2652	; 0x802652 <g_gns_msl_alt_m+0x2>
   21796:	b0 91 53 26 	lds	r27, 0x2653	; 0x802653 <g_gns_msl_alt_m+0x3>
   2179a:	f9 01       	movw	r30, r18
   2179c:	80 83       	st	Z, r24
   2179e:	91 83       	std	Z+1, r25	; 0x01
   217a0:	a2 83       	std	Z+2, r26	; 0x02
   217a2:	b3 83       	std	Z+3, r27	; 0x03
				l_twi1_hygro_DP_100	= g_twi1_hygro_DP_100;
   217a4:	ce 01       	movw	r24, r28
   217a6:	85 5a       	subi	r24, 0xA5	; 165
   217a8:	9f 4f       	sbci	r25, 0xFF	; 255
   217aa:	20 91 55 2a 	lds	r18, 0x2A55	; 0x802a55 <g_twi1_hygro_DP_100>
   217ae:	30 91 56 2a 	lds	r19, 0x2A56	; 0x802a56 <g_twi1_hygro_DP_100+0x1>
   217b2:	fc 01       	movw	r30, r24
   217b4:	20 83       	st	Z, r18
   217b6:	31 83       	std	Z+1, r19	; 0x01
				l_twi1_baro_p_h_100	= g_qnh_p_h_100;
   217b8:	9e 01       	movw	r18, r28
   217ba:	23 5a       	subi	r18, 0xA3	; 163
   217bc:	3f 4f       	sbci	r19, 0xFF	; 255
   217be:	80 91 dc 2a 	lds	r24, 0x2ADC	; 0x802adc <g_qnh_p_h_100>
   217c2:	90 91 dd 2a 	lds	r25, 0x2ADD	; 0x802add <g_qnh_p_h_100+0x1>
   217c6:	a0 91 de 2a 	lds	r26, 0x2ADE	; 0x802ade <g_qnh_p_h_100+0x2>
   217ca:	b0 91 df 2a 	lds	r27, 0x2ADF	; 0x802adf <g_qnh_p_h_100+0x3>
   217ce:	f9 01       	movw	r30, r18
   217d0:	80 83       	st	Z, r24
   217d2:	91 83       	std	Z+1, r25	; 0x01
   217d4:	a2 83       	std	Z+2, r26	; 0x02
   217d6:	b3 83       	std	Z+3, r27	; 0x03
				cpu_irq_restore(flags);
   217d8:	8c a1       	ldd	r24, Y+36	; 0x24
   217da:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>

				float l_gns_msl_alt_ft = l_gns_msl_alt_m >= 0.f ?  (0.5f + (l_gns_msl_alt_m / 0.3048f)) : (-0.5f + (l_gns_msl_alt_m / 0.3048f));
   217de:	ce 01       	movw	r24, r28
   217e0:	89 5a       	subi	r24, 0xA9	; 169
   217e2:	9f 4f       	sbci	r25, 0xFF	; 255
   217e4:	20 e0       	ldi	r18, 0x00	; 0
   217e6:	30 e0       	ldi	r19, 0x00	; 0
   217e8:	a9 01       	movw	r20, r18
   217ea:	fc 01       	movw	r30, r24
   217ec:	60 81       	ld	r22, Z
   217ee:	71 81       	ldd	r23, Z+1	; 0x01
   217f0:	82 81       	ldd	r24, Z+2	; 0x02
   217f2:	93 81       	ldd	r25, Z+3	; 0x03
   217f4:	0f 94 cb 28 	call	0x25196	; 0x25196 <__gesf2>
   217f8:	88 23       	and	r24, r24
   217fa:	dc f0       	brlt	.+54     	; 0x21832 <task_main_aprs+0x1274>
   217fc:	ce 01       	movw	r24, r28
   217fe:	89 5a       	subi	r24, 0xA9	; 169
   21800:	9f 4f       	sbci	r25, 0xFF	; 255
   21802:	2f eb       	ldi	r18, 0xBF	; 191
   21804:	3e e0       	ldi	r19, 0x0E	; 14
   21806:	4c e9       	ldi	r20, 0x9C	; 156
   21808:	5e e3       	ldi	r21, 0x3E	; 62
   2180a:	fc 01       	movw	r30, r24
   2180c:	60 81       	ld	r22, Z
   2180e:	71 81       	ldd	r23, Z+1	; 0x01
   21810:	82 81       	ldd	r24, Z+2	; 0x02
   21812:	93 81       	ldd	r25, Z+3	; 0x03
   21814:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   21818:	dc 01       	movw	r26, r24
   2181a:	cb 01       	movw	r24, r22
   2181c:	20 e0       	ldi	r18, 0x00	; 0
   2181e:	30 e0       	ldi	r19, 0x00	; 0
   21820:	40 e0       	ldi	r20, 0x00	; 0
   21822:	5f e3       	ldi	r21, 0x3F	; 63
   21824:	bc 01       	movw	r22, r24
   21826:	cd 01       	movw	r24, r26
   21828:	0f 94 54 26 	call	0x24ca8	; 0x24ca8 <__addsf3>
   2182c:	dc 01       	movw	r26, r24
   2182e:	cb 01       	movw	r24, r22
   21830:	1a c0       	rjmp	.+52     	; 0x21866 <task_main_aprs+0x12a8>
   21832:	ce 01       	movw	r24, r28
   21834:	89 5a       	subi	r24, 0xA9	; 169
   21836:	9f 4f       	sbci	r25, 0xFF	; 255
   21838:	2f eb       	ldi	r18, 0xBF	; 191
   2183a:	3e e0       	ldi	r19, 0x0E	; 14
   2183c:	4c e9       	ldi	r20, 0x9C	; 156
   2183e:	5e e3       	ldi	r21, 0x3E	; 62
   21840:	fc 01       	movw	r30, r24
   21842:	60 81       	ld	r22, Z
   21844:	71 81       	ldd	r23, Z+1	; 0x01
   21846:	82 81       	ldd	r24, Z+2	; 0x02
   21848:	93 81       	ldd	r25, Z+3	; 0x03
   2184a:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   2184e:	dc 01       	movw	r26, r24
   21850:	cb 01       	movw	r24, r22
   21852:	20 e0       	ldi	r18, 0x00	; 0
   21854:	30 e0       	ldi	r19, 0x00	; 0
   21856:	40 e0       	ldi	r20, 0x00	; 0
   21858:	5f e3       	ldi	r21, 0x3F	; 63
   2185a:	bc 01       	movw	r22, r24
   2185c:	cd 01       	movw	r24, r26
   2185e:	0f 94 53 26 	call	0x24ca6	; 0x24ca6 <__subsf3>
   21862:	dc 01       	movw	r26, r24
   21864:	cb 01       	movw	r24, r22
   21866:	9e 01       	movw	r18, r28
   21868:	2f 59       	subi	r18, 0x9F	; 159
   2186a:	3f 4f       	sbci	r19, 0xFF	; 255
   2186c:	f9 01       	movw	r30, r18
   2186e:	80 83       	st	Z, r24
   21870:	91 83       	std	Z+1, r25	; 0x01
   21872:	a2 83       	std	Z+2, r26	; 0x02
   21874:	b3 83       	std	Z+3, r27	; 0x03

				if (l_aprs_alert_reason == APRS_ALERT_REASON__REQUEST) {
   21876:	8a 8d       	ldd	r24, Y+26	; 0x1a
   21878:	86 30       	cpi	r24, 0x06	; 6
   2187a:	11 f4       	brne	.+4      	; 0x21880 <task_main_aprs+0x12c2>
					l_mark = '*';
   2187c:	8a e2       	ldi	r24, 0x2A	; 42
   2187e:	8d 8f       	std	Y+29, r24	; 0x1d
				}

				/* Debug info at USB console */
				len = snprintf(g_prepare_buf, sizeof(g_prepare_buf), "#84 DEBUG: message N4 in queue ...\r\n");
   21880:	85 e2       	ldi	r24, 0x25	; 37
   21882:	ee ed       	ldi	r30, 0xDE	; 222
   21884:	f2 e2       	ldi	r31, 0x22	; 34
   21886:	a3 e7       	ldi	r26, 0x73	; 115
   21888:	bc e2       	ldi	r27, 0x2C	; 44
   2188a:	01 90       	ld	r0, Z+
   2188c:	0d 92       	st	X+, r0
   2188e:	8a 95       	dec	r24
   21890:	e1 f7       	brne	.-8      	; 0x2188a <task_main_aprs+0x12cc>
   21892:	84 e2       	ldi	r24, 0x24	; 36
   21894:	90 e0       	ldi	r25, 0x00	; 0
   21896:	8a a3       	std	Y+34, r24	; 0x22
   21898:	9b a3       	std	Y+35, r25	; 0x23
				udi_write_tx_buf(g_prepare_buf, len, false);
   2189a:	8a a1       	ldd	r24, Y+34	; 0x22
   2189c:	40 e0       	ldi	r20, 0x00	; 0
   2189e:	68 2f       	mov	r22, r24
   218a0:	83 e7       	ldi	r24, 0x73	; 115
   218a2:	9c e2       	ldi	r25, 0x2C	; 44
   218a4:	0e 94 f9 3e 	call	0x7df2	; 0x7df2 <udi_write_tx_buf>

				/* Message content */
				l_msg_buf_len  = snprintf_P(l_msg_buf, sizeof(l_msg_buf), PM_APRS_TX_FORWARD, g_aprs_source_callsign, g_aprs_source_ssid);
   218a8:	8d ed       	ldi	r24, 0xDD	; 221
   218aa:	96 e2       	ldi	r25, 0x26	; 38
   218ac:	89 2f       	mov	r24, r25
   218ae:	8f 93       	push	r24
   218b0:	8d ed       	ldi	r24, 0xDD	; 221
   218b2:	96 e2       	ldi	r25, 0x26	; 38
   218b4:	8f 93       	push	r24
   218b6:	81 ed       	ldi	r24, 0xD1	; 209
   218b8:	96 e2       	ldi	r25, 0x26	; 38
   218ba:	89 2f       	mov	r24, r25
   218bc:	8f 93       	push	r24
   218be:	81 ed       	ldi	r24, 0xD1	; 209
   218c0:	96 e2       	ldi	r25, 0x26	; 38
   218c2:	8f 93       	push	r24
   218c4:	8a e8       	ldi	r24, 0x8A	; 138
   218c6:	9d e3       	ldi	r25, 0x3D	; 61
   218c8:	89 2f       	mov	r24, r25
   218ca:	8f 93       	push	r24
   218cc:	8a e8       	ldi	r24, 0x8A	; 138
   218ce:	9d e3       	ldi	r25, 0x3D	; 61
   218d0:	8f 93       	push	r24
   218d2:	1f 92       	push	r1
   218d4:	80 e8       	ldi	r24, 0x80	; 128
   218d6:	8f 93       	push	r24
   218d8:	ce 01       	movw	r24, r28
   218da:	8b 59       	subi	r24, 0x9B	; 155
   218dc:	9f 4f       	sbci	r25, 0xFF	; 255
   218de:	29 2f       	mov	r18, r25
   218e0:	2f 93       	push	r18
   218e2:	8f 93       	push	r24
   218e4:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
   218e8:	2d b7       	in	r18, 0x3d	; 61
   218ea:	3e b7       	in	r19, 0x3e	; 62
   218ec:	26 5f       	subi	r18, 0xF6	; 246
   218ee:	3f 4f       	sbci	r19, 0xFF	; 255
   218f0:	cd bf       	out	0x3d, r28	; 61
   218f2:	de bf       	out	0x3e, r29	; 62
   218f4:	8b 8f       	std	Y+27, r24	; 0x1b
   218f6:	9c 8f       	std	Y+28, r25	; 0x1c
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_POS, l_lat_deg, l_lat_minutes, l_lat_hemisphere, PM_APRS_TX_SYMBOL_TABLE_ID, l_lon_deg, l_lon_minutes, l_lon_hemisphere, PM_APRS_TX_SYMBOL_CODE, l_course_deg, l_speed_kn);
   218f8:	8a e6       	ldi	r24, 0x6A	; 106
   218fa:	e8 2e       	mov	r14, r24
   218fc:	88 0f       	add	r24, r24
   218fe:	ff 08       	sbc	r15, r15
   21900:	8c 85       	ldd	r24, Y+12	; 0x0c
   21902:	08 2f       	mov	r16, r24
   21904:	88 0f       	add	r24, r24
   21906:	11 0b       	sbc	r17, r17
   21908:	8f 81       	ldd	r24, Y+7	; 0x07
   2190a:	a8 2f       	mov	r26, r24
   2190c:	b0 e0       	ldi	r27, 0x00	; 0
   2190e:	8f e2       	ldi	r24, 0x2F	; 47
   21910:	e8 2f       	mov	r30, r24
   21912:	88 0f       	add	r24, r24
   21914:	ff 0b       	sbc	r31, r31
   21916:	8e 81       	ldd	r24, Y+6	; 0x06
   21918:	68 2f       	mov	r22, r24
   2191a:	88 0f       	add	r24, r24
   2191c:	77 0b       	sbc	r23, r23
   2191e:	89 81       	ldd	r24, Y+1	; 0x01
   21920:	48 2f       	mov	r20, r24
   21922:	50 e0       	ldi	r21, 0x00	; 0
   21924:	8b 8d       	ldd	r24, Y+27	; 0x1b
   21926:	9c 8d       	ldd	r25, Y+28	; 0x1c
   21928:	9e 01       	movw	r18, r28
   2192a:	2b 59       	subi	r18, 0x9B	; 155
   2192c:	3f 4f       	sbci	r19, 0xFF	; 255
   2192e:	82 0f       	add	r24, r18
   21930:	93 1f       	adc	r25, r19
   21932:	28 89       	ldd	r18, Y+16	; 0x10
   21934:	2f 93       	push	r18
   21936:	2f 85       	ldd	r18, Y+15	; 0x0f
   21938:	2f 93       	push	r18
   2193a:	2e 85       	ldd	r18, Y+14	; 0x0e
   2193c:	2f 93       	push	r18
   2193e:	2d 85       	ldd	r18, Y+13	; 0x0d
   21940:	2f 93       	push	r18
   21942:	2f 2d       	mov	r18, r15
   21944:	2f 93       	push	r18
   21946:	2e 2d       	mov	r18, r14
   21948:	2f 93       	push	r18
   2194a:	21 2f       	mov	r18, r17
   2194c:	2f 93       	push	r18
   2194e:	20 2f       	mov	r18, r16
   21950:	2f 93       	push	r18
   21952:	2b 85       	ldd	r18, Y+11	; 0x0b
   21954:	2f 93       	push	r18
   21956:	2a 85       	ldd	r18, Y+10	; 0x0a
   21958:	2f 93       	push	r18
   2195a:	29 85       	ldd	r18, Y+9	; 0x09
   2195c:	2f 93       	push	r18
   2195e:	28 85       	ldd	r18, Y+8	; 0x08
   21960:	2f 93       	push	r18
   21962:	2b 2f       	mov	r18, r27
   21964:	2f 93       	push	r18
   21966:	2a 2f       	mov	r18, r26
   21968:	2f 93       	push	r18
   2196a:	2f 2f       	mov	r18, r31
   2196c:	2f 93       	push	r18
   2196e:	2e 2f       	mov	r18, r30
   21970:	2f 93       	push	r18
   21972:	27 2f       	mov	r18, r23
   21974:	2f 93       	push	r18
   21976:	26 2f       	mov	r18, r22
   21978:	2f 93       	push	r18
   2197a:	2d 81       	ldd	r18, Y+5	; 0x05
   2197c:	2f 93       	push	r18
   2197e:	2c 81       	ldd	r18, Y+4	; 0x04
   21980:	2f 93       	push	r18
   21982:	2b 81       	ldd	r18, Y+3	; 0x03
   21984:	2f 93       	push	r18
   21986:	2a 81       	ldd	r18, Y+2	; 0x02
   21988:	2f 93       	push	r18
   2198a:	25 2f       	mov	r18, r21
   2198c:	2f 93       	push	r18
   2198e:	24 2f       	mov	r18, r20
   21990:	2f 93       	push	r18
   21992:	2c e9       	ldi	r18, 0x9C	; 156
   21994:	3d e3       	ldi	r19, 0x3D	; 61
   21996:	23 2f       	mov	r18, r19
   21998:	2f 93       	push	r18
   2199a:	2c e9       	ldi	r18, 0x9C	; 156
   2199c:	3d e3       	ldi	r19, 0x3D	; 61
   2199e:	2f 93       	push	r18
   219a0:	1f 92       	push	r1
   219a2:	20 e8       	ldi	r18, 0x80	; 128
   219a4:	2f 93       	push	r18
   219a6:	29 2f       	mov	r18, r25
   219a8:	2f 93       	push	r18
   219aa:	8f 93       	push	r24
   219ac:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
   219b0:	ed b7       	in	r30, 0x3d	; 61
   219b2:	fe b7       	in	r31, 0x3e	; 62
   219b4:	7e 96       	adiw	r30, 0x1e	; 30
   219b6:	cd bf       	out	0x3d, r28	; 61
   219b8:	de bf       	out	0x3e, r29	; 62
   219ba:	9c 01       	movw	r18, r24
   219bc:	8b 8d       	ldd	r24, Y+27	; 0x1b
   219be:	9c 8d       	ldd	r25, Y+28	; 0x1c
   219c0:	82 0f       	add	r24, r18
   219c2:	93 1f       	adc	r25, r19
   219c4:	8b 8f       	std	Y+27, r24	; 0x1b
   219c6:	9c 8f       	std	Y+28, r25	; 0x1c
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_N4, l_mark, (long)l_gns_msl_alt_ft, l_twi1_hygro_DP_100 / 100.f, l_twi1_baro_p_h_100 / 100.f);
   219c8:	ce 01       	movw	r24, r28
   219ca:	83 5a       	subi	r24, 0xA3	; 163
   219cc:	9f 4f       	sbci	r25, 0xFF	; 255
   219ce:	fc 01       	movw	r30, r24
   219d0:	60 81       	ld	r22, Z
   219d2:	71 81       	ldd	r23, Z+1	; 0x01
   219d4:	82 81       	ldd	r24, Z+2	; 0x02
   219d6:	93 81       	ldd	r25, Z+3	; 0x03
   219d8:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   219dc:	dc 01       	movw	r26, r24
   219de:	cb 01       	movw	r24, r22
   219e0:	20 e0       	ldi	r18, 0x00	; 0
   219e2:	30 e0       	ldi	r19, 0x00	; 0
   219e4:	48 ec       	ldi	r20, 0xC8	; 200
   219e6:	52 e4       	ldi	r21, 0x42	; 66
   219e8:	bc 01       	movw	r22, r24
   219ea:	cd 01       	movw	r24, r26
   219ec:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   219f0:	dc 01       	movw	r26, r24
   219f2:	cb 01       	movw	r24, r22
   219f4:	4c 01       	movw	r8, r24
   219f6:	5d 01       	movw	r10, r26
   219f8:	ce 01       	movw	r24, r28
   219fa:	85 5a       	subi	r24, 0xA5	; 165
   219fc:	9f 4f       	sbci	r25, 0xFF	; 255
   219fe:	fc 01       	movw	r30, r24
   21a00:	80 81       	ld	r24, Z
   21a02:	91 81       	ldd	r25, Z+1	; 0x01
   21a04:	09 2e       	mov	r0, r25
   21a06:	00 0c       	add	r0, r0
   21a08:	aa 0b       	sbc	r26, r26
   21a0a:	bb 0b       	sbc	r27, r27
   21a0c:	bc 01       	movw	r22, r24
   21a0e:	cd 01       	movw	r24, r26
   21a10:	0f 94 94 27 	call	0x24f28	; 0x24f28 <__floatsisf>
   21a14:	dc 01       	movw	r26, r24
   21a16:	cb 01       	movw	r24, r22
   21a18:	20 e0       	ldi	r18, 0x00	; 0
   21a1a:	30 e0       	ldi	r19, 0x00	; 0
   21a1c:	48 ec       	ldi	r20, 0xC8	; 200
   21a1e:	52 e4       	ldi	r21, 0x42	; 66
   21a20:	bc 01       	movw	r22, r24
   21a22:	cd 01       	movw	r24, r26
   21a24:	0f 94 bf 26 	call	0x24d7e	; 0x24d7e <__divsf3>
   21a28:	dc 01       	movw	r26, r24
   21a2a:	cb 01       	movw	r24, r22
   21a2c:	6c 01       	movw	r12, r24
   21a2e:	7d 01       	movw	r14, r26
   21a30:	ce 01       	movw	r24, r28
   21a32:	8f 59       	subi	r24, 0x9F	; 159
   21a34:	9f 4f       	sbci	r25, 0xFF	; 255
   21a36:	fc 01       	movw	r30, r24
   21a38:	60 81       	ld	r22, Z
   21a3a:	71 81       	ldd	r23, Z+1	; 0x01
   21a3c:	82 81       	ldd	r24, Z+2	; 0x02
   21a3e:	93 81       	ldd	r25, Z+3	; 0x03
   21a40:	0f 94 61 27 	call	0x24ec2	; 0x24ec2 <__fixsfsi>
   21a44:	dc 01       	movw	r26, r24
   21a46:	cb 01       	movw	r24, r22
   21a48:	2d 8d       	ldd	r18, Y+29	; 0x1d
   21a4a:	62 2f       	mov	r22, r18
   21a4c:	22 0f       	add	r18, r18
   21a4e:	77 0b       	sbc	r23, r23
   21a50:	2b 8d       	ldd	r18, Y+27	; 0x1b
   21a52:	3c 8d       	ldd	r19, Y+28	; 0x1c
   21a54:	ae 01       	movw	r20, r28
   21a56:	4b 59       	subi	r20, 0x9B	; 155
   21a58:	5f 4f       	sbci	r21, 0xFF	; 255
   21a5a:	24 0f       	add	r18, r20
   21a5c:	35 1f       	adc	r19, r21
   21a5e:	4b 2d       	mov	r20, r11
   21a60:	4f 93       	push	r20
   21a62:	4a 2d       	mov	r20, r10
   21a64:	4f 93       	push	r20
   21a66:	49 2d       	mov	r20, r9
   21a68:	4f 93       	push	r20
   21a6a:	48 2d       	mov	r20, r8
   21a6c:	4f 93       	push	r20
   21a6e:	4f 2d       	mov	r20, r15
   21a70:	4f 93       	push	r20
   21a72:	4e 2d       	mov	r20, r14
   21a74:	4f 93       	push	r20
   21a76:	4d 2d       	mov	r20, r13
   21a78:	4f 93       	push	r20
   21a7a:	4c 2d       	mov	r20, r12
   21a7c:	4f 93       	push	r20
   21a7e:	4b 2f       	mov	r20, r27
   21a80:	4f 93       	push	r20
   21a82:	4a 2f       	mov	r20, r26
   21a84:	4f 93       	push	r20
   21a86:	49 2f       	mov	r20, r25
   21a88:	4f 93       	push	r20
   21a8a:	8f 93       	push	r24
   21a8c:	87 2f       	mov	r24, r23
   21a8e:	8f 93       	push	r24
   21a90:	86 2f       	mov	r24, r22
   21a92:	8f 93       	push	r24
   21a94:	80 e3       	ldi	r24, 0x30	; 48
   21a96:	9e e3       	ldi	r25, 0x3E	; 62
   21a98:	89 2f       	mov	r24, r25
   21a9a:	8f 93       	push	r24
   21a9c:	80 e3       	ldi	r24, 0x30	; 48
   21a9e:	9e e3       	ldi	r25, 0x3E	; 62
   21aa0:	8f 93       	push	r24
   21aa2:	1f 92       	push	r1
   21aa4:	80 e8       	ldi	r24, 0x80	; 128
   21aa6:	8f 93       	push	r24
   21aa8:	83 2f       	mov	r24, r19
   21aaa:	8f 93       	push	r24
   21aac:	82 2f       	mov	r24, r18
   21aae:	8f 93       	push	r24
   21ab0:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
   21ab4:	2d b7       	in	r18, 0x3d	; 61
   21ab6:	3e b7       	in	r19, 0x3e	; 62
   21ab8:	2c 5e       	subi	r18, 0xEC	; 236
   21aba:	3f 4f       	sbci	r19, 0xFF	; 255
   21abc:	cd bf       	out	0x3d, r28	; 61
   21abe:	de bf       	out	0x3e, r29	; 62
   21ac0:	9c 01       	movw	r18, r24
   21ac2:	8b 8d       	ldd	r24, Y+27	; 0x1b
   21ac4:	9c 8d       	ldd	r25, Y+28	; 0x1c
   21ac6:	82 0f       	add	r24, r18
   21ac8:	93 1f       	adc	r25, r19
   21aca:	8b 8f       	std	Y+27, r24	; 0x1b
   21acc:	9c 8f       	std	Y+28, r25	; 0x1c

				l_aprs_alert_fsm_state	= APRS_ALERT_FSM_STATE__NOOP;
   21ace:	19 8e       	std	Y+25, r1	; 0x19
				l_aprs_alert_reason		= APRS_ALERT_REASON__NONE;
   21ad0:	1a 8e       	std	Y+26, r1	; 0x1a
			}
			break;
   21ad2:	09 c0       	rjmp	.+18     	; 0x21ae6 <task_main_aprs+0x1528>

			default:
				l_aprs_alert_fsm_state	= APRS_ALERT_FSM_STATE__NOOP;
   21ad4:	19 8e       	std	Y+25, r1	; 0x19
				l_aprs_alert_reason		= APRS_ALERT_REASON__NONE;
   21ad6:	1a 8e       	std	Y+26, r1	; 0x1a
   21ad8:	07 c0       	rjmp	.+14     	; 0x21ae8 <task_main_aprs+0x152a>
					} else {
						s_count = 0;
					}
				}
			}
			break;
   21ada:	00 00       	nop
   21adc:	05 c0       	rjmp	.+10     	; 0x21ae8 <task_main_aprs+0x152a>
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_POS, l_lat_deg, l_lat_minutes, l_lat_hemisphere, PM_APRS_TX_SYMBOL_TABLE_ID, l_lon_deg, l_lon_minutes, l_lon_hemisphere, PM_APRS_TX_SYMBOL_CODE, l_course_deg, l_speed_kn);
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_N2, l_mark, l_aprs_alert_1_accel_x_mg / 1000.f, l_aprs_alert_1_accel_y_mg / 1000.f, l_aprs_alert_1_accel_z_mg / 1000.f);

				l_aprs_alert_fsm_state = APRS_ALERT_FSM_STATE__DO_N3;
			}
			break;
   21ade:	00 00       	nop
   21ae0:	03 c0       	rjmp	.+6      	; 0x21ae8 <task_main_aprs+0x152a>
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_POS, l_lat_deg, l_lat_minutes, l_lat_hemisphere, PM_APRS_TX_SYMBOL_TABLE_ID, l_lon_deg, l_lon_minutes, l_lon_hemisphere, PM_APRS_TX_SYMBOL_CODE, l_course_deg, l_speed_kn);
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_N3, l_mark, l_aprs_alert_2_mag_x_nT / 1000.f, l_aprs_alert_2_mag_y_nT / 1000.f, l_aprs_alert_2_mag_z_nT / 1000.f);

				l_aprs_alert_fsm_state = APRS_ALERT_FSM_STATE__DO_N4;
			}
			break;
   21ae2:	00 00       	nop
   21ae4:	01 c0       	rjmp	.+2      	; 0x21ae8 <task_main_aprs+0x152a>
				l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_N4, l_mark, (long)l_gns_msl_alt_ft, l_twi1_hygro_DP_100 / 100.f, l_twi1_baro_p_h_100 / 100.f);

				l_aprs_alert_fsm_state	= APRS_ALERT_FSM_STATE__NOOP;
				l_aprs_alert_reason		= APRS_ALERT_REASON__NONE;
			}
			break;
   21ae6:	00 00       	nop
				l_aprs_alert_reason		= APRS_ALERT_REASON__NONE;
		}
	} while (false);

	/* Message content ready */
	if (l_msg_buf_len) {
   21ae8:	8b 8d       	ldd	r24, Y+27	; 0x1b
   21aea:	9c 8d       	ldd	r25, Y+28	; 0x1c
   21aec:	89 2b       	or	r24, r25
   21aee:	09 f4       	brne	.+2      	; 0x21af2 <task_main_aprs+0x1534>
   21af0:	57 c0       	rjmp	.+174    	; 0x21ba0 <task_main_aprs+0x15e2>
		l_msg_buf_len += snprintf_P(&(l_msg_buf[0]) + l_msg_buf_len, sizeof(l_msg_buf), PM_APRS_TX_MSGEND);
   21af2:	8b 8d       	ldd	r24, Y+27	; 0x1b
   21af4:	9c 8d       	ldd	r25, Y+28	; 0x1c
   21af6:	9e 01       	movw	r18, r28
   21af8:	2b 59       	subi	r18, 0x9B	; 155
   21afa:	3f 4f       	sbci	r19, 0xFF	; 255
   21afc:	82 0f       	add	r24, r18
   21afe:	93 1f       	adc	r25, r19
   21b00:	23 e5       	ldi	r18, 0x53	; 83
   21b02:	3e e3       	ldi	r19, 0x3E	; 62
   21b04:	23 2f       	mov	r18, r19
   21b06:	2f 93       	push	r18
   21b08:	23 e5       	ldi	r18, 0x53	; 83
   21b0a:	3e e3       	ldi	r19, 0x3E	; 62
   21b0c:	2f 93       	push	r18
   21b0e:	1f 92       	push	r1
   21b10:	20 e8       	ldi	r18, 0x80	; 128
   21b12:	2f 93       	push	r18
   21b14:	29 2f       	mov	r18, r25
   21b16:	2f 93       	push	r18
   21b18:	8f 93       	push	r24
   21b1a:	0f 94 20 34 	call	0x26840	; 0x26840 <snprintf_P>
   21b1e:	0f 90       	pop	r0
   21b20:	0f 90       	pop	r0
   21b22:	0f 90       	pop	r0
   21b24:	0f 90       	pop	r0
   21b26:	0f 90       	pop	r0
   21b28:	0f 90       	pop	r0
   21b2a:	9c 01       	movw	r18, r24
   21b2c:	8b 8d       	ldd	r24, Y+27	; 0x1b
   21b2e:	9c 8d       	ldd	r25, Y+28	; 0x1c
   21b30:	82 0f       	add	r24, r18
   21b32:	93 1f       	adc	r25, r19
   21b34:	8b 8f       	std	Y+27, r24	; 0x1b
   21b36:	9c 8f       	std	Y+28, r25	; 0x1c

		/* Transport APRS message to network */
		{
			if (!g_gsm_aprs_gprs_connected) {
   21b38:	90 91 b2 29 	lds	r25, 0x29B2	; 0x8029b2 <g_gsm_aprs_gprs_connected>
   21b3c:	81 e0       	ldi	r24, 0x01	; 1
   21b3e:	89 27       	eor	r24, r25
   21b40:	88 23       	and	r24, r24
   21b42:	19 f0       	breq	.+6      	; 0x21b4a <task_main_aprs+0x158c>
				/* Init GPRS link opening */
				serial_gsm_gprs_link_openClose(true);
   21b44:	81 e0       	ldi	r24, 0x01	; 1
   21b46:	0e 94 1c 24 	call	0x4838	; 0x4838 <serial_gsm_gprs_link_openClose>
			}

			/* GPRS IP transportation open - blocking */
			serial_gsm_gprs_ip_openClose(true);
   21b4a:	81 e0       	ldi	r24, 0x01	; 1
   21b4c:	0e 94 17 27 	call	0x4e2e	; 0x4e2e <serial_gsm_gprs_ip_openClose>

			/* Sending APRS information to the server */
			if (g_gsm_aprs_ip_connected) {
   21b50:	80 91 b3 29 	lds	r24, 0x29B3	; 0x8029b3 <g_gsm_aprs_ip_connected>
   21b54:	88 23       	and	r24, r24
   21b56:	39 f0       	breq	.+14     	; 0x21b66 <task_main_aprs+0x15a8>
				aprs_message_send(l_msg_buf, l_msg_buf_len);
   21b58:	2b 8d       	ldd	r18, Y+27	; 0x1b
   21b5a:	ce 01       	movw	r24, r28
   21b5c:	8b 59       	subi	r24, 0x9B	; 155
   21b5e:	9f 4f       	sbci	r25, 0xFF	; 255
   21b60:	62 2f       	mov	r22, r18
   21b62:	0e 94 95 ec 	call	0x1d92a	; 0x1d92a <aprs_message_send>
			}

			/* GPRS IP transportation close */
			serial_gsm_gprs_ip_openClose(false);
   21b66:	80 e0       	ldi	r24, 0x00	; 0
   21b68:	0e 94 17 27 	call	0x4e2e	; 0x4e2e <serial_gsm_gprs_ip_openClose>

			/* Mark end of message as last transmission time */
			l_aprs_alert_last = tcc1_get_time() >> 10;
   21b6c:	0e 94 e1 f5 	call	0x1ebc2	; 0x1ebc2 <tcc1_get_time>
   21b70:	dc 01       	movw	r26, r24
   21b72:	cb 01       	movw	r24, r22
   21b74:	07 2e       	mov	r0, r23
   21b76:	7a e0       	ldi	r23, 0x0A	; 10
   21b78:	b6 95       	lsr	r27
   21b7a:	a7 95       	ror	r26
   21b7c:	97 95       	ror	r25
   21b7e:	87 95       	ror	r24
   21b80:	7a 95       	dec	r23
   21b82:	d1 f7       	brne	.-12     	; 0x21b78 <task_main_aprs+0x15ba>
   21b84:	70 2d       	mov	r23, r0
   21b86:	9c 01       	movw	r18, r24
   21b88:	ad 01       	movw	r20, r26
   21b8a:	60 e0       	ldi	r22, 0x00	; 0
   21b8c:	70 e0       	ldi	r23, 0x00	; 0
   21b8e:	cb 01       	movw	r24, r22
   21b90:	29 8b       	std	Y+17, r18	; 0x11
   21b92:	3a 8b       	std	Y+18, r19	; 0x12
   21b94:	4b 8b       	std	Y+19, r20	; 0x13
   21b96:	5c 8b       	std	Y+20, r21	; 0x14
   21b98:	6d 8b       	std	Y+21, r22	; 0x15
   21b9a:	7e 8b       	std	Y+22, r23	; 0x16
   21b9c:	8f 8b       	std	Y+23, r24	; 0x17
   21b9e:	98 8f       	std	Y+24, r25	; 0x18
		}
	}

	/* Shutdown GPRS link when state machine is idling */
	if (l_aprs_alert_fsm_state == APRS_ALERT_FSM_STATE__NOOP) {
   21ba0:	89 8d       	ldd	r24, Y+25	; 0x19
   21ba2:	88 23       	and	r24, r24
   21ba4:	19 f4       	brne	.+6      	; 0x21bac <task_main_aprs+0x15ee>
		serial_gsm_gprs_link_openClose(false);
   21ba6:	80 e0       	ldi	r24, 0x00	; 0
   21ba8:	0e 94 1c 24 	call	0x4838	; 0x4838 <serial_gsm_gprs_link_openClose>
	}

	/* Write back to the global variables */
	{
		flags = cpu_irq_save();
   21bac:	0e 94 f1 c8 	call	0x191e2	; 0x191e2 <cpu_irq_save>
   21bb0:	8c a3       	std	Y+36, r24	; 0x24
		g_aprs_alert_last		= l_aprs_alert_last;
   21bb2:	89 89       	ldd	r24, Y+17	; 0x11
   21bb4:	80 93 f1 26 	sts	0x26F1, r24	; 0x8026f1 <g_aprs_alert_last>
   21bb8:	8a 89       	ldd	r24, Y+18	; 0x12
   21bba:	80 93 f2 26 	sts	0x26F2, r24	; 0x8026f2 <g_aprs_alert_last+0x1>
   21bbe:	8b 89       	ldd	r24, Y+19	; 0x13
   21bc0:	80 93 f3 26 	sts	0x26F3, r24	; 0x8026f3 <g_aprs_alert_last+0x2>
   21bc4:	8c 89       	ldd	r24, Y+20	; 0x14
   21bc6:	80 93 f4 26 	sts	0x26F4, r24	; 0x8026f4 <g_aprs_alert_last+0x3>
   21bca:	8d 89       	ldd	r24, Y+21	; 0x15
   21bcc:	80 93 f5 26 	sts	0x26F5, r24	; 0x8026f5 <g_aprs_alert_last+0x4>
   21bd0:	8e 89       	ldd	r24, Y+22	; 0x16
   21bd2:	80 93 f6 26 	sts	0x26F6, r24	; 0x8026f6 <g_aprs_alert_last+0x5>
   21bd6:	8f 89       	ldd	r24, Y+23	; 0x17
   21bd8:	80 93 f7 26 	sts	0x26F7, r24	; 0x8026f7 <g_aprs_alert_last+0x6>
   21bdc:	88 8d       	ldd	r24, Y+24	; 0x18
   21bde:	80 93 f8 26 	sts	0x26F8, r24	; 0x8026f8 <g_aprs_alert_last+0x7>
		g_aprs_alert_fsm_state	= l_aprs_alert_fsm_state;
   21be2:	89 8d       	ldd	r24, Y+25	; 0x19
   21be4:	80 93 f9 26 	sts	0x26F9, r24	; 0x8026f9 <g_aprs_alert_fsm_state>
		g_aprs_alert_reason		= l_aprs_alert_reason;
   21be8:	8a 8d       	ldd	r24, Y+26	; 0x1a
   21bea:	80 93 fa 26 	sts	0x26FA, r24	; 0x8026fa <g_aprs_alert_reason>
		cpu_irq_restore(flags);
   21bee:	8c a1       	ldd	r24, Y+36	; 0x24
   21bf0:	0e 94 01 c9 	call	0x19202	; 0x19202 <cpu_irq_restore>
	}

	/* Single thread finished */
	s_lock = false;
   21bf4:	10 92 b8 2d 	sts	0x2DB8, r1	; 0x802db8 <s_lock.8759>
   21bf8:	01 c0       	rjmp	.+2      	; 0x21bfc <task_main_aprs+0x163e>
	char						l_mark						= ' ';


	/* Once a second to be processed - do not send when APRS is disabled nor GPS ready */
	if (s_lock || (s_now_sec == l_now_sec) || !g_gsm_enable || !g_gsm_aprs_enable || !g_gns_fix_status) {
		return;
   21bfa:	00 00       	nop
		cpu_irq_restore(flags);
	}

	/* Single thread finished */
	s_lock = false;
}
   21bfc:	cc 51       	subi	r28, 0x1C	; 28
   21bfe:	df 4f       	sbci	r29, 0xFF	; 255
   21c00:	cd bf       	out	0x3d, r28	; 61
   21c02:	de bf       	out	0x3e, r29	; 62
   21c04:	df 91       	pop	r29
   21c06:	cf 91       	pop	r28
   21c08:	1f 91       	pop	r17
   21c0a:	0f 91       	pop	r16
   21c0c:	ff 90       	pop	r15
   21c0e:	ef 90       	pop	r14
   21c10:	df 90       	pop	r13
   21c12:	cf 90       	pop	r12
   21c14:	bf 90       	pop	r11
   21c16:	af 90       	pop	r10
   21c18:	9f 90       	pop	r9
   21c1a:	8f 90       	pop	r8
   21c1c:	7f 90       	pop	r7
   21c1e:	6f 90       	pop	r6
   21c20:	5f 90       	pop	r5
   21c22:	4f 90       	pop	r4
   21c24:	3f 90       	pop	r3
   21c26:	2f 90       	pop	r2
   21c28:	08 95       	ret

00021c2a <task>:

void task(void)
{
   21c2a:	cf 93       	push	r28
   21c2c:	df 93       	push	r29
   21c2e:	cd b7       	in	r28, 0x3d	; 61
   21c30:	de b7       	in	r29, 0x3e	; 62
	if (g_workmode == WORKMODE_RUN) {
   21c32:	80 91 28 27 	lds	r24, 0x2728	; 0x802728 <g_workmode>
   21c36:	82 30       	cpi	r24, 0x02	; 2
   21c38:	61 f4       	brne	.+24     	; 0x21c52 <task+0x28>
		/* TASK when woken up and all ISRs are done */
		/* note: ADC and DAC are handled by the scheduler */
		task_serial();										// Handle serial communication with the SIM808
   21c3a:	0e 94 76 3c 	call	0x78ec	; 0x78ec <task_serial>
		task_twi();											// Handle (TWI1 and) TWI2 communications
   21c3e:	0e 94 ba a3 	call	0x14774	; 0x14774 <task_twi>
		task_usb();											// Handling the USB connection
   21c42:	0e 94 12 45 	call	0x8a24	; 0x8a24 <task_usb>
		task_main_pll();									// Handling the 1PPS PLL system
   21c46:	0e 94 df ff 	call	0x1ffbe	; 0x1ffbe <task_main_pll>
		task_env_calc();									// Environment simulation calculations
   21c4a:	0f 94 f8 00 	call	0x201f0	; 0x201f0 <task_env_calc>
		task_main_aprs();									// Handling the APRS alerts
   21c4e:	0f 94 df 02 	call	0x205be	; 0x205be <task_main_aprs>
	}
}
   21c52:	00 00       	nop
   21c54:	df 91       	pop	r29
   21c56:	cf 91       	pop	r28
   21c58:	08 95       	ret

00021c5a <main>:


int main(void)
{
   21c5a:	cf 93       	push	r28
   21c5c:	df 93       	push	r29
   21c5e:	1f 92       	push	r1
   21c60:	cd b7       	in	r28, 0x3d	; 61
   21c62:	de b7       	in	r29, 0x3e	; 62
	uint8_t retcode = 0;
   21c64:	19 82       	std	Y+1, r1	; 0x01

	/* Init the IOPORT */
	ioport_init();
   21c66:	0e 94 3a d1 	call	0x1a274	; 0x1a274 <ioport_init>

	/* Init the FIFO buffers */
	fifo_init(&g_fifo_sched_desc, g_fifo_sched_buffer, FIFO_SCHED_BUFFER_LENGTH);
   21c6a:	40 e2       	ldi	r20, 0x20	; 32
   21c6c:	60 ee       	ldi	r22, 0xE0	; 224
   21c6e:	7a e2       	ldi	r23, 0x2A	; 42
   21c70:	85 e1       	ldi	r24, 0x15	; 21
   21c72:	93 e3       	ldi	r25, 0x33	; 51
   21c74:	0e 94 a7 51 	call	0xa34e	; 0xa34e <fifo_init>

	/* Init of interrupt system */
	g_workmode = WORKMODE_INIT;
   21c78:	81 e0       	ldi	r24, 0x01	; 1
   21c7a:	80 93 28 27 	sts	0x2728, r24	; 0x802728 <g_workmode>
	irq_initialize_vectors();
   21c7e:	80 ea       	ldi	r24, 0xA0	; 160
   21c80:	90 e0       	ldi	r25, 0x00	; 0
   21c82:	27 e0       	ldi	r18, 0x07	; 7
   21c84:	fc 01       	movw	r30, r24
   21c86:	22 83       	std	Z+2, r18	; 0x02
	pmic_init();
   21c88:	0e 94 5d ce 	call	0x19cba	; 0x19cba <pmic_init>
	pmic_set_scheduling(PMIC_SCH_FIXED_PRIORITY);
   21c8c:	80 e0       	ldi	r24, 0x00	; 0
   21c8e:	0e 94 6a ce 	call	0x19cd4	; 0x19cd4 <pmic_set_scheduling>

	sysclk_init();		// Clock configuration set-up

	sleepmgr_init();	// Unlocks all sleep mode levels
   21c92:	01 d3       	rcall	.+1538   	; 0x22296 <sysclk_init>
   21c94:	0e 94 61 c9 	call	0x192c2	; 0x192c2 <sleepmgr_init>

	rtc_init();
   21c98:	0e 94 45 57 	call	0xae8a	; 0xae8a <rtc_init>
	rtc_start();
   21c9c:	0e 94 a6 f6 	call	0x1ed4c	; 0x1ed4c <rtc_start>

	init_globals();
   21ca0:	0e 94 75 d2 	call	0x1a4ea	; 0x1a4ea <init_globals>

	interrupt_init();	// Port interrupts
   21ca4:	0e 94 cc f2 	call	0x1e598	; 0x1e598 <interrupt_init>
	evsys_init();		// Event system
   21ca8:	0e 94 60 f4 	call	0x1e8c0	; 0x1e8c0 <evsys_init>
	tc_init();			// Timers
   21cac:	0e 94 99 f4 	call	0x1e932	; 0x1e932 <tc_init>
	serial_init();		// Set up serial connection to the SIM808
   21cb0:	0e 94 7b 28 	call	0x50f6	; 0x50f6 <serial_init>
	if (g_adc_enabled) {
   21cb4:	80 91 0f 20 	lds	r24, 0x200F	; 0x80200f <g_adc_enabled>
   21cb8:	88 23       	and	r24, r24
		adc_init();		// ADC
   21cba:	11 f0       	breq	.+4      	; 0x21cc0 <main+0x66>
   21cbc:	0e 94 cb f6 	call	0x1ed96	; 0x1ed96 <adc_init>
	}
	if (g_dac_enabled) {
   21cc0:	80 91 12 26 	lds	r24, 0x2612	; 0x802612 <g_dac_enabled>
   21cc4:	88 23       	and	r24, r24
		dac_init();		// DAC
   21cc6:	11 f0       	breq	.+4      	; 0x21ccc <main+0x72>
   21cc8:	0e 94 b3 fa 	call	0x1f566	; 0x1f566 <dac_init>
	}
	twi_init();			// I2C / TWI
   21ccc:	0e 94 aa 79 	call	0xf354	; 0xf354 <twi_init>

	board_init();		// Activates all in/out pins not already handled above - transitions from Z to dedicated states
   21cd0:	0e 94 ca a3 	call	0x14794	; 0x14794 <board_init>

	nvm_init(INT_FLASH);
   21cd4:	80 e0       	ldi	r24, 0x00	; 0
   21cd6:	0e 94 ee 4d 	call	0x9bdc	; 0x9bdc <nvm_init>

	/* All interrupt sources & PMIC are prepared until here - IRQ activation follows */
	cpu_irq_enable();

	/* Start of sub-modules */
	tc_start();			// All clocks and PWM timers start here
   21cda:	78 94       	sei
   21cdc:	0e 94 1e f5 	call	0x1ea3c	; 0x1ea3c <tc_start>
	if (g_dac_enabled) {
   21ce0:	80 91 12 26 	lds	r24, 0x2612	; 0x802612 <g_dac_enabled>
   21ce4:	88 23       	and	r24, r24
		dac_start();	// Start DA convertions
   21ce6:	11 f0       	breq	.+4      	; 0x21cec <main+0x92>
   21ce8:	0e 94 64 fb 	call	0x1f6c8	; 0x1f6c8 <dac_start>
	}
	if (g_adc_enabled) {
   21cec:	80 91 0f 20 	lds	r24, 0x200F	; 0x80200f <g_adc_enabled>
   21cf0:	88 23       	and	r24, r24
		adc_start();	// Start AD convertions
   21cf2:	11 f0       	breq	.+4      	; 0x21cf8 <main+0x9e>
   21cf4:	0e 94 3e f8 	call	0x1f07c	; 0x1f07c <adc_start>
	}

	/* Init of USB system */
	usb_init();			// USB device stack start function to enable stack and start USB
   21cf8:	0e 94 c0 3f 	call	0x7f80	; 0x7f80 <usb_init>

	/* Start TWI channels */
	twi_start();		// Start TWI
   21cfc:	0e 94 c6 79 	call	0xf38c	; 0xf38c <twi_start>

	/* Start serial */
	serial_start();		// Start communication with the SIM808 */
   21d00:	0e 94 ec 28 	call	0x51d8	; 0x51d8 <serial_start>

	/* LED green */
	twi2_set_leds(0x02);
   21d04:	82 e0       	ldi	r24, 0x02	; 2
   21d06:	0e 94 23 65 	call	0xca46	; 0xca46 <twi2_set_leds>

	/* Calibration of TWI1 devices */
	calibration_mode(CALIBRATION_MODE_ENUM__GYRO);
   21d0a:	84 e0       	ldi	r24, 0x04	; 4
   21d0c:	0e 94 9d df 	call	0x1bf3a	; 0x1bf3a <calibration_mode>
	calibration_mode(CALIBRATION_MODE_ENUM__ACCEL_Z);
   21d10:	83 e0       	ldi	r24, 0x03	; 3
   21d12:	0e 94 9d df 	call	0x1bf3a	; 0x1bf3a <calibration_mode>

	/* Show help page of command set */
	printHelp();
   21d16:	0e 94 6e 58 	call	0xb0dc	; 0xb0dc <printHelp>

	/* LEDs off */
	twi2_set_leds(0x00);
   21d1a:	80 e0       	ldi	r24, 0x00	; 0
   21d1c:	0e 94 23 65 	call	0xca46	; 0xca46 <twi2_set_leds>

	/* The application code */
	g_twi2_lcd_repaint = true;
   21d20:	81 e0       	ldi	r24, 0x01	; 1
   21d22:	80 93 58 2a 	sts	0x2A58, r24	; 0x802a58 <g_twi2_lcd_repaint>
	g_workmode = WORKMODE_RUN;
   21d26:	82 e0       	ldi	r24, 0x02	; 2
    while (g_workmode) {
		/* Process all user space tasks */
		task();
   21d28:	80 93 28 27 	sts	0x2728, r24	; 0x802728 <g_workmode>

		/* Work on the pushed back jobs */
		yield_ms(0);
   21d2c:	05 c0       	rjmp	.+10     	; 0x21d38 <main+0xde>
   21d2e:	7d df       	rcall	.-262    	; 0x21c2a <task>
   21d30:	80 e0       	ldi	r24, 0x00	; 0
   21d32:	90 e0       	ldi	r25, 0x00	; 0
	twi2_set_leds(0x00);

	/* The application code */
	g_twi2_lcd_repaint = true;
	g_workmode = WORKMODE_RUN;
    while (g_workmode) {
   21d34:	0e 94 88 f2 	call	0x1e510	; 0x1e510 <yield_ms>
   21d38:	80 91 28 27 	lds	r24, 0x2728	; 0x802728 <g_workmode>
		/* Work on the pushed back jobs */
		yield_ms(0);
    }

	/* LEDs off */
	twi2_set_leds(0x00);
   21d3c:	88 23       	and	r24, r24
   21d3e:	b9 f7       	brne	.-18     	; 0x21d2e <main+0xd4>
   21d40:	80 e0       	ldi	r24, 0x00	; 0

	cpu_irq_disable();
   21d42:	0e 94 23 65 	call	0xca46	; 0xca46 <twi2_set_leds>
	sleepmgr_enter_sleep();
   21d46:	f8 94       	cli

	return retcode;
   21d48:	0e 94 9d c9 	call	0x1933a	; 0x1933a <sleepmgr_enter_sleep>
   21d4c:	89 81       	ldd	r24, Y+1	; 0x01
}
   21d4e:	88 2f       	mov	r24, r24
   21d50:	90 e0       	ldi	r25, 0x00	; 0
   21d52:	0f 90       	pop	r0
   21d54:	df 91       	pop	r29
   21d56:	cf 91       	pop	r28
   21d58:	08 95       	ret

00021d5a <cpu_irq_save>:
#endif

typedef uint8_t irqflags_t;

static inline irqflags_t cpu_irq_save(void)
{
   21d5a:	cf 93       	push	r28
   21d5c:	df 93       	push	r29
   21d5e:	1f 92       	push	r1
   21d60:	cd b7       	in	r28, 0x3d	; 61
   21d62:	de b7       	in	r29, 0x3e	; 62
	volatile irqflags_t flags = SREG;
   21d64:	8f e3       	ldi	r24, 0x3F	; 63
   21d66:	90 e0       	ldi	r25, 0x00	; 0
   21d68:	fc 01       	movw	r30, r24
   21d6a:	80 81       	ld	r24, Z
   21d6c:	89 83       	std	Y+1, r24	; 0x01
	cpu_irq_disable();
   21d6e:	f8 94       	cli
	return flags;
   21d70:	89 81       	ldd	r24, Y+1	; 0x01
}
   21d72:	0f 90       	pop	r0
   21d74:	df 91       	pop	r29
   21d76:	cf 91       	pop	r28
   21d78:	08 95       	ret

00021d7a <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
   21d7a:	cf 93       	push	r28
   21d7c:	df 93       	push	r29
   21d7e:	1f 92       	push	r1
   21d80:	cd b7       	in	r28, 0x3d	; 61
   21d82:	de b7       	in	r29, 0x3e	; 62
   21d84:	89 83       	std	Y+1, r24	; 0x01
	barrier();
	SREG = flags;
   21d86:	8f e3       	ldi	r24, 0x3F	; 63
   21d88:	90 e0       	ldi	r25, 0x00	; 0
   21d8a:	29 81       	ldd	r18, Y+1	; 0x01
   21d8c:	fc 01       	movw	r30, r24
   21d8e:	20 83       	st	Z, r18
}
   21d90:	00 00       	nop
   21d92:	0f 90       	pop	r0
   21d94:	df 91       	pop	r29
   21d96:	cf 91       	pop	r28
   21d98:	08 95       	ret

00021d9a <osc_enable_internal>:
 * \brief Enable internal oscillator \a id
 *
 * Do not call this function directly. Use osc_enable() instead.
 */
static inline void osc_enable_internal(uint8_t id)
{
   21d9a:	cf 93       	push	r28
   21d9c:	df 93       	push	r29
   21d9e:	1f 92       	push	r1
   21da0:	1f 92       	push	r1
   21da2:	cd b7       	in	r28, 0x3d	; 61
   21da4:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
   21da6:	8a 83       	std	Y+2, r24	; 0x02
   21da8:	d8 df       	rcall	.-80     	; 0x21d5a <cpu_irq_save>
	OSC.CTRL |= id;
   21daa:	89 83       	std	Y+1, r24	; 0x01
   21dac:	80 e5       	ldi	r24, 0x50	; 80
   21dae:	90 e0       	ldi	r25, 0x00	; 0
   21db0:	20 e5       	ldi	r18, 0x50	; 80
   21db2:	30 e0       	ldi	r19, 0x00	; 0
   21db4:	f9 01       	movw	r30, r18
   21db6:	30 81       	ld	r19, Z
   21db8:	2a 81       	ldd	r18, Y+2	; 0x02
   21dba:	23 2b       	or	r18, r19
#if (XMEGA_E && CONFIG_SYSCLK_RC8MHZ_LPM)
	if(id == OSC_ID_RC8MHZ) {
		OSC.CTRL |= OSC_RC8MLPM_bm;
	}
#endif
	cpu_irq_restore(flags);
   21dbc:	fc 01       	movw	r30, r24
   21dbe:	20 83       	st	Z, r18
}
   21dc0:	89 81       	ldd	r24, Y+1	; 0x01
   21dc2:	db df       	rcall	.-74     	; 0x21d7a <cpu_irq_restore>
   21dc4:	00 00       	nop
   21dc6:	0f 90       	pop	r0
   21dc8:	0f 90       	pop	r0
   21dca:	df 91       	pop	r29
   21dcc:	cf 91       	pop	r28
   21dce:	08 95       	ret

00021dd0 <osc_enable_external>:
 * Do not call this function directly. Use osc_enable() instead. Also
 * note that this function is only available if the board actually has
 * an external oscillator crystal.
 */
static inline void osc_enable_external(uint8_t id)
{
   21dd0:	cf 93       	push	r28
   21dd2:	df 93       	push	r29
   21dd4:	1f 92       	push	r1
   21dd6:	1f 92       	push	r1
   21dd8:	cd b7       	in	r28, 0x3d	; 61
   21dda:	de b7       	in	r29, 0x3e	; 62
   21ddc:	8a 83       	std	Y+2, r24	; 0x02

#ifndef CONFIG_XOSC_32KHZ_LPM
#  if (XMEGA_E && (BOARD_XOSC_TYPE == XOSC_TYPE_EXTERNAL) && defined(CONFIG_XOSC_EXTERNAL_PC4))
	OSC.XOSCCTRL = OSC_XOSCSEL4_bm;
#  else
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
   21dde:	80 e5       	ldi	r24, 0x50	; 80
   21de0:	90 e0       	ldi	r25, 0x00	; 0
   21de2:	fc 01       	movw	r30, r24
#else
	OSC.XOSCCTRL = BOARD_XOSC_TYPE | (CONFIG_XOSC_STARTUP << 2) |
			CONFIG_XOSC_RANGE | OSC_X32KLPM_bm;
#endif /* CONFIG_XOSC_32KHZ_LPM */

	flags = cpu_irq_save();
   21de4:	12 82       	std	Z+2, r1	; 0x02
   21de6:	b9 df       	rcall	.-142    	; 0x21d5a <cpu_irq_save>
	OSC.CTRL |= id;
   21de8:	89 83       	std	Y+1, r24	; 0x01
   21dea:	80 e5       	ldi	r24, 0x50	; 80
   21dec:	90 e0       	ldi	r25, 0x00	; 0
   21dee:	20 e5       	ldi	r18, 0x50	; 80
   21df0:	30 e0       	ldi	r19, 0x00	; 0
   21df2:	f9 01       	movw	r30, r18
   21df4:	30 81       	ld	r19, Z
   21df6:	2a 81       	ldd	r18, Y+2	; 0x02
   21df8:	23 2b       	or	r18, r19
	cpu_irq_restore(flags);
   21dfa:	fc 01       	movw	r30, r24
   21dfc:	20 83       	st	Z, r18
}
   21dfe:	89 81       	ldd	r24, Y+1	; 0x01
   21e00:	bc df       	rcall	.-136    	; 0x21d7a <cpu_irq_restore>
   21e02:	00 00       	nop
   21e04:	0f 90       	pop	r0
   21e06:	0f 90       	pop	r0
   21e08:	df 91       	pop	r29
   21e0a:	cf 91       	pop	r28
   21e0c:	08 95       	ret

00021e0e <osc_disable>:
	Assert(false); // No external oscillator on the selected board
}
#endif

static inline void osc_disable(uint8_t id)
{
   21e0e:	cf 93       	push	r28
   21e10:	df 93       	push	r29
   21e12:	1f 92       	push	r1
   21e14:	1f 92       	push	r1
   21e16:	cd b7       	in	r28, 0x3d	; 61
   21e18:	de b7       	in	r29, 0x3e	; 62
	irqflags_t flags;

	Assert(id != OSC_ID_USBSOF);

	flags = cpu_irq_save();
   21e1a:	8a 83       	std	Y+2, r24	; 0x02
   21e1c:	9e df       	rcall	.-196    	; 0x21d5a <cpu_irq_save>
	OSC.CTRL &= ~id;
   21e1e:	89 83       	std	Y+1, r24	; 0x01
   21e20:	80 e5       	ldi	r24, 0x50	; 80
   21e22:	90 e0       	ldi	r25, 0x00	; 0
   21e24:	20 e5       	ldi	r18, 0x50	; 80
   21e26:	30 e0       	ldi	r19, 0x00	; 0
   21e28:	f9 01       	movw	r30, r18
   21e2a:	20 81       	ld	r18, Z
   21e2c:	32 2f       	mov	r19, r18
   21e2e:	2a 81       	ldd	r18, Y+2	; 0x02
   21e30:	20 95       	com	r18
   21e32:	23 23       	and	r18, r19
	cpu_irq_restore(flags);
   21e34:	fc 01       	movw	r30, r24
   21e36:	20 83       	st	Z, r18
}
   21e38:	89 81       	ldd	r24, Y+1	; 0x01
   21e3a:	9f df       	rcall	.-194    	; 0x21d7a <cpu_irq_restore>
   21e3c:	00 00       	nop
   21e3e:	0f 90       	pop	r0
   21e40:	0f 90       	pop	r0
   21e42:	df 91       	pop	r29
   21e44:	cf 91       	pop	r28
   21e46:	08 95       	ret

00021e48 <osc_enable>:

static inline void osc_enable(uint8_t id)
{
   21e48:	cf 93       	push	r28
   21e4a:	df 93       	push	r29
   21e4c:	1f 92       	push	r1
   21e4e:	cd b7       	in	r28, 0x3d	; 61
   21e50:	de b7       	in	r29, 0x3e	; 62
   21e52:	89 83       	std	Y+1, r24	; 0x01
	if (id != OSC_ID_XOSC) {
   21e54:	89 81       	ldd	r24, Y+1	; 0x01
   21e56:	88 30       	cpi	r24, 0x08	; 8
   21e58:	19 f0       	breq	.+6      	; 0x21e60 <osc_enable+0x18>
		osc_enable_internal(id);
   21e5a:	89 81       	ldd	r24, Y+1	; 0x01
   21e5c:	9e df       	rcall	.-196    	; 0x21d9a <osc_enable_internal>
	} else {
		osc_enable_external(id);
   21e5e:	02 c0       	rjmp	.+4      	; 0x21e64 <osc_enable+0x1c>
   21e60:	89 81       	ldd	r24, Y+1	; 0x01
	}
}
   21e62:	b6 df       	rcall	.-148    	; 0x21dd0 <osc_enable_external>
   21e64:	00 00       	nop
   21e66:	0f 90       	pop	r0
   21e68:	df 91       	pop	r29
   21e6a:	cf 91       	pop	r28
   21e6c:	08 95       	ret

00021e6e <osc_is_ready>:

static inline bool osc_is_ready(uint8_t id)
{
   21e6e:	cf 93       	push	r28
   21e70:	df 93       	push	r29
   21e72:	1f 92       	push	r1
   21e74:	cd b7       	in	r28, 0x3d	; 61
   21e76:	de b7       	in	r29, 0x3e	; 62
   21e78:	89 83       	std	Y+1, r24	; 0x01
	Assert(id != OSC_ID_USBSOF);

	return OSC.STATUS & id;
   21e7a:	80 e5       	ldi	r24, 0x50	; 80
   21e7c:	90 e0       	ldi	r25, 0x00	; 0
   21e7e:	fc 01       	movw	r30, r24
   21e80:	91 81       	ldd	r25, Z+1	; 0x01
   21e82:	89 81       	ldd	r24, Y+1	; 0x01
   21e84:	98 23       	and	r25, r24
   21e86:	81 e0       	ldi	r24, 0x01	; 1
   21e88:	99 23       	and	r25, r25
   21e8a:	09 f4       	brne	.+2      	; 0x21e8e <osc_is_ready+0x20>
   21e8c:	80 e0       	ldi	r24, 0x00	; 0
}
   21e8e:	0f 90       	pop	r0
   21e90:	df 91       	pop	r29
   21e92:	cf 91       	pop	r28
   21e94:	08 95       	ret

00021e96 <osc_enable_autocalibration>:
 * \arg \c OSC_ID_RC32KHZ or \c OSC_ID_XOSC for internal or external 32 kHz
 * reference, respectively.
 * \arg \c OSC_ID_USBSOF for 32 MHz only when USB is available and running.
 */
static inline void osc_enable_autocalibration(uint8_t id, uint8_t ref_id)
{
   21e96:	cf 93       	push	r28
   21e98:	df 93       	push	r29
   21e9a:	00 d0       	rcall	.+0      	; 0x21e9c <osc_enable_autocalibration+0x6>
   21e9c:	cd b7       	in	r28, 0x3d	; 61
   21e9e:	de b7       	in	r29, 0x3e	; 62
   21ea0:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t flags;

	flags = cpu_irq_save();
   21ea2:	6b 83       	std	Y+3, r22	; 0x03
   21ea4:	5a df       	rcall	.-332    	; 0x21d5a <cpu_irq_save>
	switch (id) {
   21ea6:	89 83       	std	Y+1, r24	; 0x01
   21ea8:	8a 81       	ldd	r24, Y+2	; 0x02
   21eaa:	88 2f       	mov	r24, r24
   21eac:	90 e0       	ldi	r25, 0x00	; 0
   21eae:	81 30       	cpi	r24, 0x01	; 1
   21eb0:	91 05       	cpc	r25, r1
   21eb2:	19 f0       	breq	.+6      	; 0x21eba <osc_enable_autocalibration+0x24>
   21eb4:	02 97       	sbiw	r24, 0x02	; 2
		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
		break;

	default:
		Assert(false);
		break;
   21eb6:	19 f1       	breq	.+70     	; 0x21efe <osc_enable_autocalibration+0x68>
	flags = cpu_irq_save();
	switch (id) {
	case OSC_ID_RC2MHZ:
#if !XMEGA_E
		Assert((ref_id == OSC_ID_RC32KHZ) || (ref_id == OSC_ID_XOSC));
		if (ref_id == OSC_ID_XOSC) {
   21eb8:	66 c0       	rjmp	.+204    	; 0x21f86 <osc_enable_autocalibration+0xf0>
   21eba:	8b 81       	ldd	r24, Y+3	; 0x03
			osc_enable(OSC_ID_RC32KHZ);
   21ebc:	88 30       	cpi	r24, 0x08	; 8
   21ebe:	61 f4       	brne	.+24     	; 0x21ed8 <osc_enable_autocalibration+0x42>
			OSC.DFLLCTRL |= OSC_RC2MCREF_bm;
   21ec0:	84 e0       	ldi	r24, 0x04	; 4
   21ec2:	c2 df       	rcall	.-124    	; 0x21e48 <osc_enable>
   21ec4:	80 e5       	ldi	r24, 0x50	; 80
   21ec6:	90 e0       	ldi	r25, 0x00	; 0
   21ec8:	20 e5       	ldi	r18, 0x50	; 80
   21eca:	30 e0       	ldi	r19, 0x00	; 0
   21ecc:	f9 01       	movw	r30, r18
   21ece:	26 81       	ldd	r18, Z+6	; 0x06
   21ed0:	21 60       	ori	r18, 0x01	; 1
   21ed2:	fc 01       	movw	r30, r24
		} else {
			OSC.DFLLCTRL &= ~(OSC_RC2MCREF_bm);
   21ed4:	26 83       	std	Z+6, r18	; 0x06
   21ed6:	09 c0       	rjmp	.+18     	; 0x21eea <osc_enable_autocalibration+0x54>
   21ed8:	80 e5       	ldi	r24, 0x50	; 80
   21eda:	90 e0       	ldi	r25, 0x00	; 0
   21edc:	20 e5       	ldi	r18, 0x50	; 80
   21ede:	30 e0       	ldi	r19, 0x00	; 0
   21ee0:	f9 01       	movw	r30, r18
   21ee2:	26 81       	ldd	r18, Z+6	; 0x06
   21ee4:	2e 7f       	andi	r18, 0xFE	; 254
		}
		DFLLRC2M.CTRL |= DFLL_ENABLE_bm;
   21ee6:	fc 01       	movw	r30, r24
   21ee8:	26 83       	std	Z+6, r18	; 0x06
   21eea:	88 e6       	ldi	r24, 0x68	; 104
   21eec:	90 e0       	ldi	r25, 0x00	; 0
   21eee:	28 e6       	ldi	r18, 0x68	; 104
   21ef0:	30 e0       	ldi	r19, 0x00	; 0
   21ef2:	f9 01       	movw	r30, r18
   21ef4:	20 81       	ld	r18, Z
   21ef6:	21 60       	ori	r18, 0x01	; 1
#endif
		break;
   21ef8:	fc 01       	movw	r30, r24
# if !XMEGA_E
				|| (ref_id == OSC_ID_USBSOF)
#endif
				);

		OSC.DFLLCTRL &= ~(OSC_RC32MCREF_gm);
   21efa:	20 83       	st	Z, r18
   21efc:	44 c0       	rjmp	.+136    	; 0x21f86 <osc_enable_autocalibration+0xf0>
   21efe:	80 e5       	ldi	r24, 0x50	; 80
   21f00:	90 e0       	ldi	r25, 0x00	; 0
   21f02:	20 e5       	ldi	r18, 0x50	; 80
   21f04:	30 e0       	ldi	r19, 0x00	; 0
   21f06:	f9 01       	movw	r30, r18
   21f08:	26 81       	ldd	r18, Z+6	; 0x06
   21f0a:	29 7f       	andi	r18, 0xF9	; 249

		if (ref_id == OSC_ID_XOSC) {
   21f0c:	fc 01       	movw	r30, r24
   21f0e:	26 83       	std	Z+6, r18	; 0x06
			osc_enable(OSC_ID_RC32KHZ);
   21f10:	8b 81       	ldd	r24, Y+3	; 0x03
   21f12:	88 30       	cpi	r24, 0x08	; 8
   21f14:	61 f4       	brne	.+24     	; 0x21f2e <osc_enable_autocalibration+0x98>
			OSC.DFLLCTRL |= OSC_RC32MCREF_XOSC32K_gc;
   21f16:	84 e0       	ldi	r24, 0x04	; 4
   21f18:	97 df       	rcall	.-210    	; 0x21e48 <osc_enable>
   21f1a:	80 e5       	ldi	r24, 0x50	; 80
   21f1c:	90 e0       	ldi	r25, 0x00	; 0
   21f1e:	20 e5       	ldi	r18, 0x50	; 80
   21f20:	30 e0       	ldi	r19, 0x00	; 0
   21f22:	f9 01       	movw	r30, r18
   21f24:	26 81       	ldd	r18, Z+6	; 0x06
   21f26:	22 60       	ori	r18, 0x02	; 2
   21f28:	fc 01       	movw	r30, r24
		}
		else if (ref_id == OSC_ID_RC32KHZ) {
   21f2a:	26 83       	std	Z+6, r18	; 0x06
   21f2c:	22 c0       	rjmp	.+68     	; 0x21f72 <osc_enable_autocalibration+0xdc>
   21f2e:	8b 81       	ldd	r24, Y+3	; 0x03
			OSC.DFLLCTRL |= OSC_RC32MCREF_RC32K_gc;
   21f30:	84 30       	cpi	r24, 0x04	; 4
   21f32:	49 f4       	brne	.+18     	; 0x21f46 <osc_enable_autocalibration+0xb0>
   21f34:	80 e5       	ldi	r24, 0x50	; 80
   21f36:	90 e0       	ldi	r25, 0x00	; 0
   21f38:	20 e5       	ldi	r18, 0x50	; 80
   21f3a:	30 e0       	ldi	r19, 0x00	; 0
   21f3c:	f9 01       	movw	r30, r18
   21f3e:	26 81       	ldd	r18, Z+6	; 0x06
   21f40:	fc 01       	movw	r30, r24
		}
# if !XMEGA_E
		else if (ref_id == OSC_ID_USBSOF) {
   21f42:	26 83       	std	Z+6, r18	; 0x06
   21f44:	16 c0       	rjmp	.+44     	; 0x21f72 <osc_enable_autocalibration+0xdc>
   21f46:	8b 81       	ldd	r24, Y+3	; 0x03
			/*
			 * Calibrate 32MRC at 48MHz using USB SOF
			 * 48MHz / 1kHz = 0xBB80
			 */
			DFLLRC32M.COMP1 = 0x80;
   21f48:	8f 3f       	cpi	r24, 0xFF	; 255
   21f4a:	99 f4       	brne	.+38     	; 0x21f72 <osc_enable_autocalibration+0xdc>
   21f4c:	80 e6       	ldi	r24, 0x60	; 96
   21f4e:	90 e0       	ldi	r25, 0x00	; 0
   21f50:	20 e8       	ldi	r18, 0x80	; 128
			DFLLRC32M.COMP2 = 0xBB;
   21f52:	fc 01       	movw	r30, r24
   21f54:	25 83       	std	Z+5, r18	; 0x05
   21f56:	80 e6       	ldi	r24, 0x60	; 96
   21f58:	90 e0       	ldi	r25, 0x00	; 0
   21f5a:	2b eb       	ldi	r18, 0xBB	; 187
			OSC.DFLLCTRL |= OSC_RC32MCREF_USBSOF_gc;
   21f5c:	fc 01       	movw	r30, r24
   21f5e:	26 83       	std	Z+6, r18	; 0x06
   21f60:	80 e5       	ldi	r24, 0x50	; 80
   21f62:	90 e0       	ldi	r25, 0x00	; 0
   21f64:	20 e5       	ldi	r18, 0x50	; 80
   21f66:	30 e0       	ldi	r19, 0x00	; 0
   21f68:	f9 01       	movw	r30, r18
   21f6a:	26 81       	ldd	r18, Z+6	; 0x06
   21f6c:	24 60       	ori	r18, 0x04	; 4
			OSC.DFLLCTRL &= ~(OSC_RC32MCREF_bm);
# endif
		}
#endif

		DFLLRC32M.CTRL |= DFLL_ENABLE_bm;
   21f6e:	fc 01       	movw	r30, r24
   21f70:	26 83       	std	Z+6, r18	; 0x06
   21f72:	80 e6       	ldi	r24, 0x60	; 96
   21f74:	90 e0       	ldi	r25, 0x00	; 0
   21f76:	20 e6       	ldi	r18, 0x60	; 96
   21f78:	30 e0       	ldi	r19, 0x00	; 0
   21f7a:	f9 01       	movw	r30, r18
   21f7c:	20 81       	ld	r18, Z
		break;
   21f7e:	21 60       	ori	r18, 0x01	; 1

	default:
		Assert(false);
		break;
	}
	cpu_irq_restore(flags);
   21f80:	fc 01       	movw	r30, r24
   21f82:	20 83       	st	Z, r18
   21f84:	00 00       	nop
}
   21f86:	89 81       	ldd	r24, Y+1	; 0x01
   21f88:	f8 de       	rcall	.-528    	; 0x21d7a <cpu_irq_restore>
   21f8a:	00 00       	nop
   21f8c:	23 96       	adiw	r28, 0x03	; 3
   21f8e:	cd bf       	out	0x3d, r28	; 61
   21f90:	de bf       	out	0x3e, r29	; 62
   21f92:	df 91       	pop	r29
   21f94:	cf 91       	pop	r28
   21f96:	08 95       	ret

00021f98 <osc_user_calibration>:
 * \arg \c OSC_ID_RC2MHZ or \c OSC_ID_RC32MHZ.
 * \param calib The specific calibration value required:
 *
 */
static inline void osc_user_calibration(uint8_t id, uint16_t calib)
{
   21f98:	cf 93       	push	r28
   21f9a:	df 93       	push	r29
   21f9c:	00 d0       	rcall	.+0      	; 0x21f9e <osc_user_calibration+0x6>
   21f9e:	cd b7       	in	r28, 0x3d	; 61
   21fa0:	de b7       	in	r29, 0x3e	; 62
   21fa2:	89 83       	std	Y+1, r24	; 0x01
   21fa4:	6a 83       	std	Y+2, r22	; 0x02
   21fa6:	7b 83       	std	Y+3, r23	; 0x03
	switch (id) {
   21fa8:	89 81       	ldd	r24, Y+1	; 0x01
   21faa:	88 2f       	mov	r24, r24
   21fac:	90 e0       	ldi	r25, 0x00	; 0
   21fae:	81 30       	cpi	r24, 0x01	; 1
   21fb0:	91 05       	cpc	r25, r1
   21fb2:	19 f0       	breq	.+6      	; 0x21fba <osc_user_calibration+0x22>
   21fb4:	02 97       	sbiw	r24, 0x02	; 2
   21fb6:	81 f0       	breq	.+32     	; 0x21fd8 <osc_user_calibration+0x40>
		break;
#endif

	default:
		Assert(false);
		break;
   21fb8:	1e c0       	rjmp	.+60     	; 0x21ff6 <osc_user_calibration+0x5e>
static inline void osc_user_calibration(uint8_t id, uint16_t calib)
{
	switch (id) {
	case OSC_ID_RC2MHZ:
#if !XMEGA_E
		DFLLRC2M.CALA=LSB(calib);
   21fba:	88 e6       	ldi	r24, 0x68	; 104
   21fbc:	90 e0       	ldi	r25, 0x00	; 0
   21fbe:	9e 01       	movw	r18, r28
   21fc0:	2e 5f       	subi	r18, 0xFE	; 254
   21fc2:	3f 4f       	sbci	r19, 0xFF	; 255
   21fc4:	f9 01       	movw	r30, r18
   21fc6:	20 81       	ld	r18, Z
   21fc8:	fc 01       	movw	r30, r24
   21fca:	22 83       	std	Z+2, r18	; 0x02
		DFLLRC2M.CALB=MSB(calib);
   21fcc:	88 e6       	ldi	r24, 0x68	; 104
   21fce:	90 e0       	ldi	r25, 0x00	; 0
   21fd0:	2b 81       	ldd	r18, Y+3	; 0x03
   21fd2:	fc 01       	movw	r30, r24
   21fd4:	23 83       	std	Z+3, r18	; 0x03
#endif
		break;
   21fd6:	0f c0       	rjmp	.+30     	; 0x21ff6 <osc_user_calibration+0x5e>

	case OSC_ID_RC32MHZ:
		DFLLRC32M.CALA=LSB(calib);
   21fd8:	80 e6       	ldi	r24, 0x60	; 96
   21fda:	90 e0       	ldi	r25, 0x00	; 0
   21fdc:	9e 01       	movw	r18, r28
   21fde:	2e 5f       	subi	r18, 0xFE	; 254
   21fe0:	3f 4f       	sbci	r19, 0xFF	; 255
   21fe2:	f9 01       	movw	r30, r18
   21fe4:	20 81       	ld	r18, Z
   21fe6:	fc 01       	movw	r30, r24
   21fe8:	22 83       	std	Z+2, r18	; 0x02
		DFLLRC32M.CALB=MSB(calib);
   21fea:	80 e6       	ldi	r24, 0x60	; 96
   21fec:	90 e0       	ldi	r25, 0x00	; 0
   21fee:	2b 81       	ldd	r18, Y+3	; 0x03
   21ff0:	fc 01       	movw	r30, r24
   21ff2:	23 83       	std	Z+3, r18	; 0x03
		break;
   21ff4:	00 00       	nop

	default:
		Assert(false);
		break;
	}
}
   21ff6:	00 00       	nop
   21ff8:	23 96       	adiw	r28, 0x03	; 3
   21ffa:	cd bf       	out	0x3d, r28	; 61
   21ffc:	de bf       	out	0x3e, r29	; 62
   21ffe:	df 91       	pop	r29
   22000:	cf 91       	pop	r28
   22002:	08 95       	ret

00022004 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
   22004:	cf 93       	push	r28
   22006:	df 93       	push	r29
   22008:	1f 92       	push	r1
   2200a:	cd b7       	in	r28, 0x3d	; 61
   2200c:	de b7       	in	r29, 0x3e	; 62
   2200e:	89 83       	std	Y+1, r24	; 0x01
	while (!osc_is_ready(id)) {
   22010:	00 00       	nop
   22012:	89 81       	ldd	r24, Y+1	; 0x01
   22014:	2c df       	rcall	.-424    	; 0x21e6e <osc_is_ready>
   22016:	98 2f       	mov	r25, r24
   22018:	81 e0       	ldi	r24, 0x01	; 1
   2201a:	89 27       	eor	r24, r25
   2201c:	88 23       	and	r24, r24
   2201e:	c9 f7       	brne	.-14     	; 0x22012 <osc_wait_ready+0xe>
		/* Do nothing */
	}
}
   22020:	00 00       	nop
   22022:	0f 90       	pop	r0
   22024:	df 91       	pop	r29
   22026:	cf 91       	pop	r28
   22028:	08 95       	ret

0002202a <pll_config_init>:
 *   - If \a src is PLL_SRC_32MHZ, \a div must be set to 4.
 *   - Otherwise, \a div must be set to 1.
 */
static inline void pll_config_init(struct pll_config *cfg, enum pll_source src,
		unsigned int div, unsigned int mul)
{
   2202a:	cf 93       	push	r28
   2202c:	df 93       	push	r29
   2202e:	cd b7       	in	r28, 0x3d	; 61
   22030:	de b7       	in	r29, 0x3e	; 62
   22032:	27 97       	sbiw	r28, 0x07	; 7
   22034:	cd bf       	out	0x3d, r28	; 61
   22036:	de bf       	out	0x3e, r29	; 62
   22038:	89 83       	std	Y+1, r24	; 0x01
   2203a:	9a 83       	std	Y+2, r25	; 0x02
   2203c:	6b 83       	std	Y+3, r22	; 0x03
   2203e:	4c 83       	std	Y+4, r20	; 0x04
   22040:	5d 83       	std	Y+5, r21	; 0x05
   22042:	2e 83       	std	Y+6, r18	; 0x06
   22044:	3f 83       	std	Y+7, r19	; 0x07
	} else {
		Assert(div == 1);
	}

	/* Initialize the configuration */
	cfg->ctrl = src | (mul << OSC_PLLFAC_gp);
   22046:	9e 81       	ldd	r25, Y+6	; 0x06
   22048:	8b 81       	ldd	r24, Y+3	; 0x03
   2204a:	29 2f       	mov	r18, r25
   2204c:	28 2b       	or	r18, r24
   2204e:	89 81       	ldd	r24, Y+1	; 0x01
   22050:	9a 81       	ldd	r25, Y+2	; 0x02
   22052:	fc 01       	movw	r30, r24
   22054:	20 83       	st	Z, r18
}
   22056:	00 00       	nop
   22058:	27 96       	adiw	r28, 0x07	; 7
   2205a:	cd bf       	out	0x3d, r28	; 61
   2205c:	de bf       	out	0x3e, r29	; 62
   2205e:	df 91       	pop	r29
   22060:	cf 91       	pop	r28
   22062:	08 95       	ret

00022064 <pll_config_write>:
	cfg->ctrl = OSC.PLLCTRL;
}

static inline void pll_config_write(const struct pll_config *cfg,
		unsigned int pll_id)
{
   22064:	cf 93       	push	r28
   22066:	df 93       	push	r29
   22068:	00 d0       	rcall	.+0      	; 0x2206a <pll_config_write+0x6>
   2206a:	1f 92       	push	r1
   2206c:	cd b7       	in	r28, 0x3d	; 61
   2206e:	de b7       	in	r29, 0x3e	; 62
   22070:	89 83       	std	Y+1, r24	; 0x01
   22072:	9a 83       	std	Y+2, r25	; 0x02
   22074:	6b 83       	std	Y+3, r22	; 0x03
   22076:	7c 83       	std	Y+4, r23	; 0x04
	Assert(pll_id < NR_PLLS);

	OSC.PLLCTRL = cfg->ctrl;
   22078:	80 e5       	ldi	r24, 0x50	; 80
   2207a:	90 e0       	ldi	r25, 0x00	; 0
   2207c:	29 81       	ldd	r18, Y+1	; 0x01
   2207e:	3a 81       	ldd	r19, Y+2	; 0x02
   22080:	f9 01       	movw	r30, r18
   22082:	20 81       	ld	r18, Z
   22084:	fc 01       	movw	r30, r24
   22086:	25 83       	std	Z+5, r18	; 0x05
}
   22088:	00 00       	nop
   2208a:	24 96       	adiw	r28, 0x04	; 4
   2208c:	cd bf       	out	0x3d, r28	; 61
   2208e:	de bf       	out	0x3e, r29	; 62
   22090:	df 91       	pop	r29
   22092:	cf 91       	pop	r28
   22094:	08 95       	ret

00022096 <pll_enable>:
 * \ref sysclk_init() is used, the user must ensure that the desired reference
 * is enabled prior to calling this function.
 */
static inline void pll_enable(const struct pll_config *cfg,
		unsigned int pll_id)
{
   22096:	cf 93       	push	r28
   22098:	df 93       	push	r29
   2209a:	cd b7       	in	r28, 0x3d	; 61
   2209c:	de b7       	in	r29, 0x3e	; 62
   2209e:	25 97       	sbiw	r28, 0x05	; 5
   220a0:	cd bf       	out	0x3d, r28	; 61
   220a2:	de bf       	out	0x3e, r29	; 62
   220a4:	8a 83       	std	Y+2, r24	; 0x02
   220a6:	9b 83       	std	Y+3, r25	; 0x03
   220a8:	6c 83       	std	Y+4, r22	; 0x04
	irqflags_t flags;

	Assert(pll_id < NR_PLLS);

	flags = cpu_irq_save();
   220aa:	7d 83       	std	Y+5, r23	; 0x05
   220ac:	56 de       	rcall	.-852    	; 0x21d5a <cpu_irq_save>
	pll_config_write(cfg, pll_id);
   220ae:	89 83       	std	Y+1, r24	; 0x01
   220b0:	2c 81       	ldd	r18, Y+4	; 0x04
   220b2:	3d 81       	ldd	r19, Y+5	; 0x05
   220b4:	8a 81       	ldd	r24, Y+2	; 0x02
   220b6:	9b 81       	ldd	r25, Y+3	; 0x03
   220b8:	b9 01       	movw	r22, r18
	OSC.CTRL |= OSC_PLLEN_bm;
   220ba:	d4 df       	rcall	.-88     	; 0x22064 <pll_config_write>
   220bc:	80 e5       	ldi	r24, 0x50	; 80
   220be:	90 e0       	ldi	r25, 0x00	; 0
   220c0:	20 e5       	ldi	r18, 0x50	; 80
   220c2:	30 e0       	ldi	r19, 0x00	; 0
   220c4:	f9 01       	movw	r30, r18
   220c6:	20 81       	ld	r18, Z
   220c8:	20 61       	ori	r18, 0x10	; 16
	cpu_irq_restore(flags);
   220ca:	fc 01       	movw	r30, r24
   220cc:	20 83       	st	Z, r18
   220ce:	89 81       	ldd	r24, Y+1	; 0x01
}
   220d0:	54 de       	rcall	.-856    	; 0x21d7a <cpu_irq_restore>
   220d2:	00 00       	nop
   220d4:	25 96       	adiw	r28, 0x05	; 5
   220d6:	cd bf       	out	0x3d, r28	; 61
   220d8:	de bf       	out	0x3e, r29	; 62
   220da:	df 91       	pop	r29
   220dc:	cf 91       	pop	r28
   220de:	08 95       	ret

000220e0 <pll_is_locked>:
	OSC.CTRL &= ~OSC_PLLEN_bm;
	cpu_irq_restore(flags);
}

static inline bool pll_is_locked(unsigned int pll_id)
{
   220e0:	cf 93       	push	r28
   220e2:	df 93       	push	r29
   220e4:	1f 92       	push	r1
   220e6:	1f 92       	push	r1
   220e8:	cd b7       	in	r28, 0x3d	; 61
   220ea:	de b7       	in	r29, 0x3e	; 62
   220ec:	89 83       	std	Y+1, r24	; 0x01
   220ee:	9a 83       	std	Y+2, r25	; 0x02
	Assert(pll_id < NR_PLLS);

	return OSC.STATUS & OSC_PLLRDY_bm;
   220f0:	80 e5       	ldi	r24, 0x50	; 80
   220f2:	90 e0       	ldi	r25, 0x00	; 0
   220f4:	fc 01       	movw	r30, r24
   220f6:	81 81       	ldd	r24, Z+1	; 0x01
   220f8:	88 2f       	mov	r24, r24
   220fa:	90 e0       	ldi	r25, 0x00	; 0
   220fc:	80 71       	andi	r24, 0x10	; 16
   220fe:	99 27       	eor	r25, r25
   22100:	21 e0       	ldi	r18, 0x01	; 1
   22102:	89 2b       	or	r24, r25
   22104:	09 f4       	brne	.+2      	; 0x22108 <pll_is_locked+0x28>
   22106:	20 e0       	ldi	r18, 0x00	; 0
   22108:	82 2f       	mov	r24, r18
}
   2210a:	0f 90       	pop	r0
   2210c:	0f 90       	pop	r0
   2210e:	df 91       	pop	r29
   22110:	cf 91       	pop	r28
   22112:	08 95       	ret

00022114 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source src)
{
   22114:	cf 93       	push	r28
   22116:	df 93       	push	r29
   22118:	1f 92       	push	r1
   2211a:	cd b7       	in	r28, 0x3d	; 61
   2211c:	de b7       	in	r29, 0x3e	; 62
   2211e:	89 83       	std	Y+1, r24	; 0x01
	switch (src) {
   22120:	89 81       	ldd	r24, Y+1	; 0x01
   22122:	88 2f       	mov	r24, r24
   22124:	90 e0       	ldi	r25, 0x00	; 0
   22126:	80 38       	cpi	r24, 0x80	; 128
   22128:	91 05       	cpc	r25, r1
   2212a:	31 f0       	breq	.+12     	; 0x22138 <pll_enable_source+0x24>
   2212c:	80 3c       	cpi	r24, 0xC0	; 192
   2212e:	91 05       	cpc	r25, r1
   22130:	91 f0       	breq	.+36     	; 0x22156 <pll_enable_source+0x42>
   22132:	89 2b       	or	r24, r25
   22134:	e1 f0       	breq	.+56     	; 0x2216e <pll_enable_source+0x5a>
			osc_wait_ready(OSC_ID_XOSC);
		}
		break;
	default:
		Assert(false);
		break;
   22136:	20 c0       	rjmp	.+64     	; 0x22178 <pll_enable_source+0x64>
	switch (src) {
	case PLL_SRC_RC2MHZ:
		break;

	case PLL_SRC_RC32MHZ:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
   22138:	82 e0       	ldi	r24, 0x02	; 2
   2213a:	99 de       	rcall	.-718    	; 0x21e6e <osc_is_ready>
   2213c:	98 2f       	mov	r25, r24
   2213e:	81 e0       	ldi	r24, 0x01	; 1
   22140:	89 27       	eor	r24, r25
   22142:	88 23       	and	r24, r24
			osc_enable(OSC_ID_RC32MHZ);
   22144:	b1 f0       	breq	.+44     	; 0x22172 <pll_enable_source+0x5e>
			osc_wait_ready(OSC_ID_RC32MHZ);
   22146:	82 e0       	ldi	r24, 0x02	; 2
   22148:	7f de       	rcall	.-770    	; 0x21e48 <osc_enable>
			if (CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC
					!= OSC_ID_USBSOF) {
				osc_enable(CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
				osc_wait_ready(CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
   2214a:	82 e0       	ldi	r24, 0x02	; 2
   2214c:	5b df       	rcall	.-330    	; 0x22004 <osc_wait_ready>
   2214e:	6f ef       	ldi	r22, 0xFF	; 255
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		break;
   22150:	82 e0       	ldi	r24, 0x02	; 2

	case PLL_SRC_XOSC:
		if (!osc_is_ready(OSC_ID_XOSC)) {
   22152:	a1 de       	rcall	.-702    	; 0x21e96 <osc_enable_autocalibration>
   22154:	0e c0       	rjmp	.+28     	; 0x22172 <pll_enable_source+0x5e>
   22156:	88 e0       	ldi	r24, 0x08	; 8
   22158:	8a de       	rcall	.-748    	; 0x21e6e <osc_is_ready>
   2215a:	98 2f       	mov	r25, r24
   2215c:	81 e0       	ldi	r24, 0x01	; 1
			osc_enable(OSC_ID_XOSC);
   2215e:	89 27       	eor	r24, r25
   22160:	88 23       	and	r24, r24
   22162:	49 f0       	breq	.+18     	; 0x22176 <pll_enable_source+0x62>
			osc_wait_ready(OSC_ID_XOSC);
   22164:	88 e0       	ldi	r24, 0x08	; 8
   22166:	70 de       	rcall	.-800    	; 0x21e48 <osc_enable>
   22168:	88 e0       	ldi	r24, 0x08	; 8
		}
		break;
   2216a:	4c df       	rcall	.-360    	; 0x22004 <osc_wait_ready>

static inline void pll_enable_source(enum pll_source src)
{
	switch (src) {
	case PLL_SRC_RC2MHZ:
		break;
   2216c:	04 c0       	rjmp	.+8      	; 0x22176 <pll_enable_source+0x62>
   2216e:	00 00       	nop
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		break;
   22170:	03 c0       	rjmp	.+6      	; 0x22178 <pll_enable_source+0x64>
   22172:	00 00       	nop
	case PLL_SRC_XOSC:
		if (!osc_is_ready(OSC_ID_XOSC)) {
			osc_enable(OSC_ID_XOSC);
			osc_wait_ready(OSC_ID_XOSC);
		}
		break;
   22174:	01 c0       	rjmp	.+2      	; 0x22178 <pll_enable_source+0x64>
	default:
		Assert(false);
		break;
	}
}
   22176:	00 00       	nop
   22178:	00 00       	nop
   2217a:	0f 90       	pop	r0
   2217c:	df 91       	pop	r29
   2217e:	cf 91       	pop	r28
   22180:	08 95       	ret

00022182 <pll_enable_config_defaults>:

static inline void pll_enable_config_defaults(unsigned int pll_id)
{
   22182:	cf 93       	push	r28
   22184:	df 93       	push	r29
   22186:	00 d0       	rcall	.+0      	; 0x22188 <pll_enable_config_defaults+0x6>
   22188:	cd b7       	in	r28, 0x3d	; 61
   2218a:	de b7       	in	r29, 0x3e	; 62
   2218c:	8a 83       	std	Y+2, r24	; 0x02
   2218e:	9b 83       	std	Y+3, r25	; 0x03
	struct pll_config pllcfg;

	if (pll_is_locked(pll_id)) {
   22190:	8a 81       	ldd	r24, Y+2	; 0x02
   22192:	9b 81       	ldd	r25, Y+3	; 0x03
   22194:	a5 df       	rcall	.-182    	; 0x220e0 <pll_is_locked>
   22196:	88 23       	and	r24, r24
   22198:	01 f5       	brne	.+64     	; 0x221da <pll_enable_config_defaults+0x58>
		return; // Pll already running
	}
	switch (pll_id) {
   2219a:	8a 81       	ldd	r24, Y+2	; 0x02
   2219c:	9b 81       	ldd	r25, Y+3	; 0x03
   2219e:	89 2b       	or	r24, r25
   221a0:	09 f0       	breq	.+2      	; 0x221a4 <pll_enable_config_defaults+0x22>
#ifdef CONFIG_PLL0_SOURCE
	case 0:
		pll_enable_source(CONFIG_PLL0_SOURCE);
   221a2:	0b c0       	rjmp	.+22     	; 0x221ba <pll_enable_config_defaults+0x38>
   221a4:	80 ec       	ldi	r24, 0xC0	; 192
		pll_config_init(&pllcfg,
   221a6:	b6 df       	rcall	.-148    	; 0x22114 <pll_enable_source>
   221a8:	23 e0       	ldi	r18, 0x03	; 3
   221aa:	30 e0       	ldi	r19, 0x00	; 0
   221ac:	41 e0       	ldi	r20, 0x01	; 1
   221ae:	50 e0       	ldi	r21, 0x00	; 0
   221b0:	60 ec       	ldi	r22, 0xC0	; 192
   221b2:	ce 01       	movw	r24, r28
   221b4:	01 96       	adiw	r24, 0x01	; 1
				CONFIG_PLL0_SOURCE,
				CONFIG_PLL0_DIV,
				CONFIG_PLL0_MUL);
		break;
   221b6:	39 df       	rcall	.-398    	; 0x2202a <pll_config_init>
#endif
	default:
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
   221b8:	00 00       	nop
   221ba:	8a 81       	ldd	r24, Y+2	; 0x02
   221bc:	9b 81       	ldd	r25, Y+3	; 0x03
   221be:	bc 01       	movw	r22, r24
   221c0:	ce 01       	movw	r24, r28
	while (!pll_is_locked(pll_id));
   221c2:	01 96       	adiw	r24, 0x01	; 1
   221c4:	68 df       	rcall	.-304    	; 0x22096 <pll_enable>
   221c6:	00 00       	nop
   221c8:	8a 81       	ldd	r24, Y+2	; 0x02
   221ca:	9b 81       	ldd	r25, Y+3	; 0x03
   221cc:	89 df       	rcall	.-238    	; 0x220e0 <pll_is_locked>
   221ce:	98 2f       	mov	r25, r24
   221d0:	81 e0       	ldi	r24, 0x01	; 1
   221d2:	89 27       	eor	r24, r25
   221d4:	88 23       	and	r24, r24
   221d6:	c1 f7       	brne	.-16     	; 0x221c8 <pll_enable_config_defaults+0x46>
static inline void pll_enable_config_defaults(unsigned int pll_id)
{
	struct pll_config pllcfg;

	if (pll_is_locked(pll_id)) {
		return; // Pll already running
   221d8:	01 c0       	rjmp	.+2      	; 0x221dc <pll_enable_config_defaults+0x5a>
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
	while (!pll_is_locked(pll_id));
}
   221da:	00 00       	nop
   221dc:	23 96       	adiw	r28, 0x03	; 3
   221de:	cd bf       	out	0x3d, r28	; 61
   221e0:	de bf       	out	0x3e, r29	; 62
   221e2:	df 91       	pop	r29
   221e4:	cf 91       	pop	r28
   221e6:	08 95       	ret

000221e8 <sysclk_set_prescalers>:
 * definitions). This determines the clkPER4 frequency.
 * \param psbcdiv The prescaler B and C settings (one of the \c SYSCLK_PSBCDIV_*
 * definitions). These determine the clkPER2, clkPER and clkCPU frequencies.
 */
static inline void sysclk_set_prescalers(uint8_t psadiv, uint8_t psbcdiv)
{
   221e8:	cf 93       	push	r28
   221ea:	df 93       	push	r29
   221ec:	1f 92       	push	r1
   221ee:	1f 92       	push	r1
   221f0:	cd b7       	in	r28, 0x3d	; 61
   221f2:	de b7       	in	r29, 0x3e	; 62
   221f4:	89 83       	std	Y+1, r24	; 0x01
   221f6:	6a 83       	std	Y+2, r22	; 0x02
	ccp_write_io((uint8_t *)&CLK.PSCTRL, psadiv | psbcdiv);
   221f8:	99 81       	ldd	r25, Y+1	; 0x01
   221fa:	8a 81       	ldd	r24, Y+2	; 0x02
   221fc:	89 2b       	or	r24, r25
   221fe:	68 2f       	mov	r22, r24
   22200:	81 e4       	ldi	r24, 0x41	; 65
   22202:	90 e0       	ldi	r25, 0x00	; 0
   22204:	0f 94 4d 26 	call	0x24c9a	; 0x24c9a <ccp_write_io>
}
   22208:	00 00       	nop
   2220a:	0f 90       	pop	r0
   2220c:	0f 90       	pop	r0
   2220e:	df 91       	pop	r29
   22210:	cf 91       	pop	r28
   22212:	08 95       	ret

00022214 <sysclk_rtcsrc_enable>:
 * \param id RTC clock source ID. Select from SYSCLK_RTCSRC_ULP,
 *           SYSCLK_RTCSRC_RCOSC, SYSCLK_RTCSRC_TOSC, SYSCLK_RTCSRC_RCOSC32,
 *           SYSCLK_RTCSRC_TOSC32 or SYSCLK_RTCSRC_EXTCLK
 */
static inline void sysclk_rtcsrc_enable(uint8_t id)
{
   22214:	cf 93       	push	r28
   22216:	df 93       	push	r29
   22218:	1f 92       	push	r1
   2221a:	cd b7       	in	r28, 0x3d	; 61
   2221c:	de b7       	in	r29, 0x3e	; 62
   2221e:	89 83       	std	Y+1, r24	; 0x01
	Assert((id & ~CLK_RTCSRC_gm) == 0);

	switch (id) {
   22220:	89 81       	ldd	r24, Y+1	; 0x01
   22222:	88 2f       	mov	r24, r24
   22224:	90 e0       	ldi	r25, 0x00	; 0
   22226:	8a 30       	cpi	r24, 0x0A	; 10
   22228:	91 05       	cpc	r25, r1
   2222a:	a1 f0       	breq	.+40     	; 0x22254 <sysclk_rtcsrc_enable+0x40>
   2222c:	8b 30       	cpi	r24, 0x0B	; 11
   2222e:	91 05       	cpc	r25, r1
   22230:	34 f4       	brge	.+12     	; 0x2223e <sysclk_rtcsrc_enable+0x2a>
   22232:	82 30       	cpi	r24, 0x02	; 2
   22234:	91 05       	cpc	r25, r1
   22236:	71 f0       	breq	.+28     	; 0x22254 <sysclk_rtcsrc_enable+0x40>
   22238:	04 97       	sbiw	r24, 0x04	; 4
   2223a:	39 f0       	breq	.+14     	; 0x2224a <sysclk_rtcsrc_enable+0x36>
   2223c:	10 c0       	rjmp	.+32     	; 0x2225e <sysclk_rtcsrc_enable+0x4a>
   2223e:	8c 30       	cpi	r24, 0x0C	; 12
   22240:	91 05       	cpc	r25, r1
   22242:	19 f0       	breq	.+6      	; 0x2224a <sysclk_rtcsrc_enable+0x36>
   22244:	0e 97       	sbiw	r24, 0x0e	; 14
   22246:	31 f0       	breq	.+12     	; 0x22254 <sysclk_rtcsrc_enable+0x40>
   22248:	0a c0       	rjmp	.+20     	; 0x2225e <sysclk_rtcsrc_enable+0x4a>
	case SYSCLK_RTCSRC_RCOSC:
#if !XMEGA_A && !XMEGA_D
	case SYSCLK_RTCSRC_RCOSC32:
#endif
		osc_enable(OSC_ID_RC32KHZ);
   2224a:	84 e0       	ldi	r24, 0x04	; 4
		osc_wait_ready(OSC_ID_RC32KHZ);
   2224c:	fd dd       	rcall	.-1030   	; 0x21e48 <osc_enable>
	case SYSCLK_RTCSRC_TOSC:
	case SYSCLK_RTCSRC_TOSC32:
#if !XMEGA_A && !XMEGA_D
	case SYSCLK_RTCSRC_EXTCLK:
#endif
		osc_enable(OSC_ID_XOSC);
   2224e:	84 e0       	ldi	r24, 0x04	; 4
   22250:	d9 de       	rcall	.-590    	; 0x22004 <osc_wait_ready>
		osc_wait_ready(OSC_ID_XOSC);
   22252:	05 c0       	rjmp	.+10     	; 0x2225e <sysclk_rtcsrc_enable+0x4a>
   22254:	88 e0       	ldi	r24, 0x08	; 8
   22256:	f8 dd       	rcall	.-1040   	; 0x21e48 <osc_enable>
		break;
   22258:	88 e0       	ldi	r24, 0x08	; 8
	}

	CLK.RTCCTRL = id | CLK_RTCEN_bm;
   2225a:	d4 de       	rcall	.-600    	; 0x22004 <osc_wait_ready>
   2225c:	00 00       	nop
   2225e:	80 e4       	ldi	r24, 0x40	; 64
   22260:	90 e0       	ldi	r25, 0x00	; 0
   22262:	29 81       	ldd	r18, Y+1	; 0x01
   22264:	21 60       	ori	r18, 0x01	; 1
}
   22266:	fc 01       	movw	r30, r24
   22268:	23 83       	std	Z+3, r18	; 0x03
   2226a:	00 00       	nop
   2226c:	0f 90       	pop	r0
   2226e:	df 91       	pop	r29
   22270:	cf 91       	pop	r28
   22272:	08 95       	ret

00022274 <nvm_read_production_signature_row>:
 *       the program space reads will be corrupted.
 *
 * \param address Byte offset into the signature row
 */
static inline uint8_t nvm_read_production_signature_row(uint8_t address)
{
   22274:	cf 93       	push	r28
   22276:	df 93       	push	r29
   22278:	1f 92       	push	r1
   2227a:	cd b7       	in	r28, 0x3d	; 61
   2227c:	de b7       	in	r29, 0x3e	; 62
   2227e:	89 83       	std	Y+1, r24	; 0x01
	return nvm_read_byte(NVM_CMD_READ_CALIB_ROW_gc, address);
   22280:	89 81       	ldd	r24, Y+1	; 0x01
   22282:	88 2f       	mov	r24, r24
   22284:	90 e0       	ldi	r25, 0x00	; 0
   22286:	bc 01       	movw	r22, r24
   22288:	82 e0       	ldi	r24, 0x02	; 2
   2228a:	0f 94 43 26 	call	0x24c86	; 0x24c86 <nvm_read_byte>
}
   2228e:	0f 90       	pop	r0
   22290:	df 91       	pop	r29
   22292:	cf 91       	pop	r28
   22294:	08 95       	ret

00022296 <sysclk_init>:
#  include <nvm.h>
#endif


void sysclk_init(void)
{
   22296:	0f 93       	push	r16
   22298:	1f 93       	push	r17
   2229a:	cf 93       	push	r28
   2229c:	df 93       	push	r29
   2229e:	00 d0       	rcall	.+0      	; 0x222a0 <sysclk_init+0xa>
   222a0:	00 d0       	rcall	.+0      	; 0x222a2 <sysclk_init+0xc>
   222a2:	cd b7       	in	r28, 0x3d	; 61
   222a4:	de b7       	in	r29, 0x3e	; 62
	uint8_t *reg = (uint8_t *)&PR.PRGEN;
   222a6:	80 e7       	ldi	r24, 0x70	; 112
   222a8:	90 e0       	ldi	r25, 0x00	; 0
   222aa:	89 83       	std	Y+1, r24	; 0x01
   222ac:	9a 83       	std	Y+2, r25	; 0x02
#ifdef CONFIG_OSC_RC32_CAL
	uint16_t cal;
	/* avoid Cppcheck Warning */
	UNUSED(cal);
#endif
	bool need_rc2mhz = false;
   222ae:	1c 82       	std	Y+4, r1	; 0x04

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
   222b0:	1b 82       	std	Y+3, r1	; 0x03
   222b2:	0d c0       	rjmp	.+26     	; 0x222ce <sysclk_init+0x38>
		*(reg++) = 0xff;
   222b4:	89 81       	ldd	r24, Y+1	; 0x01
   222b6:	9a 81       	ldd	r25, Y+2	; 0x02
   222b8:	9c 01       	movw	r18, r24
   222ba:	2f 5f       	subi	r18, 0xFF	; 255
   222bc:	3f 4f       	sbci	r19, 0xFF	; 255
   222be:	29 83       	std	Y+1, r18	; 0x01
   222c0:	3a 83       	std	Y+2, r19	; 0x02
   222c2:	2f ef       	ldi	r18, 0xFF	; 255
   222c4:	fc 01       	movw	r30, r24
   222c6:	20 83       	st	Z, r18
	UNUSED(cal);
#endif
	bool need_rc2mhz = false;

	/* Turn off all peripheral clocks that can be turned off. */
	for (i = 0; i <= SYSCLK_PORT_F; i++) {
   222c8:	8b 81       	ldd	r24, Y+3	; 0x03
   222ca:	8f 5f       	subi	r24, 0xFF	; 255
   222cc:	8b 83       	std	Y+3, r24	; 0x03
   222ce:	8b 81       	ldd	r24, Y+3	; 0x03
   222d0:	87 30       	cpi	r24, 0x07	; 7
   222d2:	80 f3       	brcs	.-32     	; 0x222b4 <sysclk_init+0x1e>
	}

	/* Set up system clock prescalers if different from defaults */
	if ((CONFIG_SYSCLK_PSADIV != SYSCLK_PSADIV_1)
			|| (CONFIG_SYSCLK_PSBCDIV != SYSCLK_PSBCDIV_1_1)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_PSADIV,
   222d4:	61 e0       	ldi	r22, 0x01	; 1
   222d6:	80 e0       	ldi	r24, 0x00	; 0
   222d8:	87 df       	rcall	.-242    	; 0x221e8 <sysclk_set_prescalers>
				CONFIG_SYSCLK_PSBCDIV);
	}
#if (CONFIG_OSC_RC32_CAL==48000000UL)
	MSB(cal) = nvm_read_production_signature_row(
   222da:	8e 01       	movw	r16, r28
   222dc:	0b 5f       	subi	r16, 0xFB	; 251
   222de:	1f 4f       	sbci	r17, 0xFF	; 255
   222e0:	0f 5f       	subi	r16, 0xFF	; 255
   222e2:	1f 4f       	sbci	r17, 0xFF	; 255
   222e4:	8c e1       	ldi	r24, 0x1C	; 28
   222e6:	c6 df       	rcall	.-116    	; 0x22274 <nvm_read_production_signature_row>
   222e8:	f8 01       	movw	r30, r16
   222ea:	80 83       	st	Z, r24
			nvm_get_production_signature_row_offset(USBRCOSC));
	LSB(cal) = nvm_read_production_signature_row(
   222ec:	8e 01       	movw	r16, r28
   222ee:	0b 5f       	subi	r16, 0xFB	; 251
   222f0:	1f 4f       	sbci	r17, 0xFF	; 255
   222f2:	8d e1       	ldi	r24, 0x1D	; 29
   222f4:	bf df       	rcall	.-130    	; 0x22274 <nvm_read_production_signature_row>
   222f6:	f8 01       	movw	r30, r16
   222f8:	80 83       	st	Z, r24
	/*
	* If a device has an uncalibrated value in the
	* production signature row (early sample part), load a
	* sane default calibration value.
	*/
	if (cal == 0xFFFF) {
   222fa:	8d 81       	ldd	r24, Y+5	; 0x05
   222fc:	9e 81       	ldd	r25, Y+6	; 0x06
   222fe:	01 96       	adiw	r24, 0x01	; 1
   22300:	21 f4       	brne	.+8      	; 0x2230a <sysclk_init+0x74>
		cal = 0x2340;
   22302:	80 e4       	ldi	r24, 0x40	; 64
   22304:	93 e2       	ldi	r25, 0x23	; 35
   22306:	8d 83       	std	Y+5, r24	; 0x05
   22308:	9e 83       	std	Y+6, r25	; 0x06
	}
	osc_user_calibration(OSC_ID_RC32MHZ,cal);
   2230a:	8d 81       	ldd	r24, Y+5	; 0x05
   2230c:	9e 81       	ldd	r25, Y+6	; 0x06
   2230e:	bc 01       	movw	r22, r24
   22310:	82 e0       	ldi	r24, 0x02	; 2
#ifdef CONFIG_PLL0_SOURCE
		case SYSCLK_SRC_PLL:
			if (CONFIG_PLL0_SOURCE == PLL_SRC_RC2MHZ) {
				need_rc2mhz = true;
			}
			pll_enable_config_defaults(0);
   22312:	42 de       	rcall	.-892    	; 0x21f98 <osc_user_calibration>
   22314:	80 e0       	ldi	r24, 0x00	; 0
   22316:	90 e0       	ldi	r25, 0x00	; 0
   22318:	34 df       	rcall	.-408    	; 0x22182 <pll_enable_config_defaults>
			break;
   2231a:	00 00       	nop
		default:
			//unhandled_case(CONFIG_SYSCLK_SOURCE);
			return;
		}

		ccp_write_io((uint8_t *)&CLK.CTRL, CONFIG_SYSCLK_SOURCE);
   2231c:	64 e0       	ldi	r22, 0x04	; 4
   2231e:	80 e4       	ldi	r24, 0x40	; 64
   22320:	90 e0       	ldi	r25, 0x00	; 0
   22322:	0f 94 4d 26 	call	0x24c9a	; 0x24c9a <ccp_write_io>
		Assert(CLK.CTRL == CONFIG_SYSCLK_SOURCE);
	}

	if (need_rc2mhz) {
   22326:	8c 81       	ldd	r24, Y+4	; 0x04
#ifdef CONFIG_OSC_AUTOCAL_RC2MHZ_REF_OSC
		osc_enable(CONFIG_OSC_AUTOCAL_RC2MHZ_REF_OSC);
   22328:	88 23       	and	r24, r24
   2232a:	41 f0       	breq	.+16     	; 0x2233c <sysclk_init+0xa6>
		osc_wait_ready(CONFIG_OSC_AUTOCAL_RC2MHZ_REF_OSC);
   2232c:	84 e0       	ldi	r24, 0x04	; 4
		osc_enable_autocalibration(OSC_ID_RC2MHZ,
   2232e:	8c dd       	rcall	.-1256   	; 0x21e48 <osc_enable>
   22330:	84 e0       	ldi	r24, 0x04	; 4
   22332:	68 de       	rcall	.-816    	; 0x22004 <osc_wait_ready>
   22334:	64 e0       	ldi	r22, 0x04	; 4
				CONFIG_OSC_AUTOCAL_RC2MHZ_REF_OSC);
#endif
	} else {
		osc_disable(OSC_ID_RC2MHZ);
   22336:	81 e0       	ldi	r24, 0x01	; 1
   22338:	ae dd       	rcall	.-1188   	; 0x21e96 <osc_enable_autocalibration>
   2233a:	02 c0       	rjmp	.+4      	; 0x22340 <sysclk_init+0xaa>
	}

#ifdef CONFIG_RTC_SOURCE
	sysclk_rtcsrc_enable(CONFIG_RTC_SOURCE);
   2233c:	81 e0       	ldi	r24, 0x01	; 1
   2233e:	67 dd       	rcall	.-1330   	; 0x21e0e <osc_disable>
   22340:	8a e0       	ldi	r24, 0x0A	; 10
#endif
}
   22342:	68 df       	rcall	.-304    	; 0x22214 <sysclk_rtcsrc_enable>
   22344:	26 96       	adiw	r28, 0x06	; 6
   22346:	cd bf       	out	0x3d, r28	; 61
   22348:	de bf       	out	0x3e, r29	; 62
   2234a:	df 91       	pop	r29
   2234c:	cf 91       	pop	r28
   2234e:	1f 91       	pop	r17
   22350:	0f 91       	pop	r16
   22352:	08 95       	ret

00022354 <sysclk_enable_module>:

void sysclk_enable_module(enum sysclk_port_id port, uint8_t id)
{
   22354:	cf 93       	push	r28
   22356:	df 93       	push	r29
   22358:	00 d0       	rcall	.+0      	; 0x2235a <sysclk_enable_module+0x6>
   2235a:	cd b7       	in	r28, 0x3d	; 61
   2235c:	de b7       	in	r29, 0x3e	; 62
   2235e:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t flags = cpu_irq_save();
   22360:	6b 83       	std	Y+3, r22	; 0x03
   22362:	fb dc       	rcall	.-1546   	; 0x21d5a <cpu_irq_save>

	*((uint8_t *)&PR.PRGEN + port) &= ~id;
   22364:	89 83       	std	Y+1, r24	; 0x01
   22366:	8a 81       	ldd	r24, Y+2	; 0x02
   22368:	88 2f       	mov	r24, r24
   2236a:	90 e0       	ldi	r25, 0x00	; 0
   2236c:	80 59       	subi	r24, 0x90	; 144
   2236e:	9f 4f       	sbci	r25, 0xFF	; 255
   22370:	2a 81       	ldd	r18, Y+2	; 0x02
   22372:	22 2f       	mov	r18, r18
   22374:	30 e0       	ldi	r19, 0x00	; 0
   22376:	20 59       	subi	r18, 0x90	; 144
   22378:	3f 4f       	sbci	r19, 0xFF	; 255
   2237a:	f9 01       	movw	r30, r18
   2237c:	20 81       	ld	r18, Z
   2237e:	32 2f       	mov	r19, r18
   22380:	2b 81       	ldd	r18, Y+3	; 0x03
   22382:	20 95       	com	r18
   22384:	23 23       	and	r18, r19

	cpu_irq_restore(flags);
   22386:	fc 01       	movw	r30, r24
   22388:	20 83       	st	Z, r18
}
   2238a:	89 81       	ldd	r24, Y+1	; 0x01
   2238c:	f6 dc       	rcall	.-1556   	; 0x21d7a <cpu_irq_restore>
   2238e:	00 00       	nop
   22390:	23 96       	adiw	r28, 0x03	; 3
   22392:	cd bf       	out	0x3d, r28	; 61
   22394:	de bf       	out	0x3e, r29	; 62
   22396:	df 91       	pop	r29
   22398:	cf 91       	pop	r28
   2239a:	08 95       	ret

0002239c <sysclk_disable_module>:

void sysclk_disable_module(enum sysclk_port_id port, uint8_t id)
{
   2239c:	cf 93       	push	r28
   2239e:	df 93       	push	r29
   223a0:	00 d0       	rcall	.+0      	; 0x223a2 <sysclk_disable_module+0x6>
   223a2:	cd b7       	in	r28, 0x3d	; 61
   223a4:	de b7       	in	r29, 0x3e	; 62
   223a6:	8a 83       	std	Y+2, r24	; 0x02
	irqflags_t flags = cpu_irq_save();
   223a8:	6b 83       	std	Y+3, r22	; 0x03
   223aa:	d7 dc       	rcall	.-1618   	; 0x21d5a <cpu_irq_save>

	*((uint8_t *)&PR.PRGEN + port) |= id;
   223ac:	89 83       	std	Y+1, r24	; 0x01
   223ae:	8a 81       	ldd	r24, Y+2	; 0x02
   223b0:	88 2f       	mov	r24, r24
   223b2:	90 e0       	ldi	r25, 0x00	; 0
   223b4:	80 59       	subi	r24, 0x90	; 144
   223b6:	9f 4f       	sbci	r25, 0xFF	; 255
   223b8:	2a 81       	ldd	r18, Y+2	; 0x02
   223ba:	22 2f       	mov	r18, r18
   223bc:	30 e0       	ldi	r19, 0x00	; 0
   223be:	20 59       	subi	r18, 0x90	; 144
   223c0:	3f 4f       	sbci	r19, 0xFF	; 255
   223c2:	f9 01       	movw	r30, r18
   223c4:	30 81       	ld	r19, Z
   223c6:	2b 81       	ldd	r18, Y+3	; 0x03
   223c8:	23 2b       	or	r18, r19

	cpu_irq_restore(flags);
   223ca:	fc 01       	movw	r30, r24
   223cc:	20 83       	st	Z, r18
}
   223ce:	89 81       	ldd	r24, Y+1	; 0x01
   223d0:	d4 dc       	rcall	.-1624   	; 0x21d7a <cpu_irq_restore>
   223d2:	00 00       	nop
   223d4:	23 96       	adiw	r28, 0x03	; 3
   223d6:	cd bf       	out	0x3d, r28	; 61
   223d8:	de bf       	out	0x3e, r29	; 62
   223da:	df 91       	pop	r29
   223dc:	cf 91       	pop	r28
   223de:	08 95       	ret

000223e0 <sysclk_enable_usb>:
 * \param frequency The required USB clock frequency in MHz:
 * \arg \c 6 for 6 MHz
 * \arg \c 48 for 48 MHz
 */
void sysclk_enable_usb(uint8_t frequency)
{
   223e0:	cf 93       	push	r28
   223e2:	df 93       	push	r29
   223e4:	1f 92       	push	r1
   223e6:	1f 92       	push	r1
   223e8:	cd b7       	in	r28, 0x3d	; 61
   223ea:	de b7       	in	r29, 0x3e	; 62
   223ec:	8a 83       	std	Y+2, r24	; 0x02

	/*
	 * Enable or disable prescaler depending on if the USB frequency is 6
	 * MHz or 48 MHz. Only 6 MHz USB frequency requires prescaling.
	 */
	if (frequency == 6) {
   223ee:	8a 81       	ldd	r24, Y+2	; 0x02
   223f0:	86 30       	cpi	r24, 0x06	; 6
   223f2:	19 f4       	brne	.+6      	; 0x223fa <sysclk_enable_usb+0x1a>
		prescaler = CLK_USBPSDIV_8_gc;
   223f4:	88 e1       	ldi	r24, 0x18	; 24
   223f6:	89 83       	std	Y+1, r24	; 0x01
   223f8:	01 c0       	rjmp	.+2      	; 0x223fc <sysclk_enable_usb+0x1c>
	}
	else {
		prescaler = 0;
   223fa:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Switch to the system clock selected by the user.
	 */
	switch (CONFIG_USBCLK_SOURCE) {
	case USBCLK_SRC_RCOSC:
		if (!osc_is_ready(OSC_ID_RC32MHZ)) {
   223fc:	82 e0       	ldi	r24, 0x02	; 2
   223fe:	37 dd       	rcall	.-1426   	; 0x21e6e <osc_is_ready>
   22400:	98 2f       	mov	r25, r24
   22402:	81 e0       	ldi	r24, 0x01	; 1
   22404:	89 27       	eor	r24, r25
   22406:	88 23       	and	r24, r24
			osc_enable(OSC_ID_RC32MHZ);
   22408:	39 f0       	breq	.+14     	; 0x22418 <sysclk_enable_usb+0x38>
			osc_wait_ready(OSC_ID_RC32MHZ);
   2240a:	82 e0       	ldi	r24, 0x02	; 2
   2240c:	1d dd       	rcall	.-1478   	; 0x21e48 <osc_enable>
			if (CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC
					!= OSC_ID_USBSOF) {
				osc_enable(CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
				osc_wait_ready(CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
			}
			osc_enable_autocalibration(OSC_ID_RC32MHZ,
   2240e:	82 e0       	ldi	r24, 0x02	; 2
   22410:	f9 dd       	rcall	.-1038   	; 0x22004 <osc_wait_ready>
   22412:	6f ef       	ldi	r22, 0xFF	; 255
   22414:	82 e0       	ldi	r24, 0x02	; 2
					CONFIG_OSC_AUTOCAL_RC32MHZ_REF_OSC);
#endif
		}
		ccp_write_io((uint8_t *)&CLK.USBCTRL, (prescaler)
   22416:	3f dd       	rcall	.-1410   	; 0x21e96 <osc_enable_autocalibration>
   22418:	89 81       	ldd	r24, Y+1	; 0x01
   2241a:	83 60       	ori	r24, 0x03	; 3
   2241c:	68 2f       	mov	r22, r24
   2241e:	84 e4       	ldi	r24, 0x44	; 68
   22420:	90 e0       	ldi	r25, 0x00	; 0
				| CLK_USBSRC_RC32M_gc
				| CLK_USBSEN_bm);
		break;
   22422:	0f 94 4d 26 	call	0x24c9a	; 0x24c9a <ccp_write_io>
	default:
		Assert(false);
		break;
	}

	sysclk_enable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
   22426:	00 00       	nop
   22428:	60 e4       	ldi	r22, 0x40	; 64
   2242a:	80 e0       	ldi	r24, 0x00	; 0
}
   2242c:	93 df       	rcall	.-218    	; 0x22354 <sysclk_enable_module>
   2242e:	00 00       	nop
   22430:	0f 90       	pop	r0
   22432:	0f 90       	pop	r0
   22434:	df 91       	pop	r29
   22436:	cf 91       	pop	r28
   22438:	08 95       	ret

0002243a <sysclk_disable_usb>:

/**
 * \brief Disable clock for the USB module
 */
void sysclk_disable_usb(void)
{
   2243a:	cf 93       	push	r28
   2243c:	df 93       	push	r29
   2243e:	cd b7       	in	r28, 0x3d	; 61
   22440:	de b7       	in	r29, 0x3e	; 62
	sysclk_disable_module(SYSCLK_PORT_GEN, SYSCLK_USB);
   22442:	60 e4       	ldi	r22, 0x40	; 64
   22444:	80 e0       	ldi	r24, 0x00	; 0
   22446:	aa df       	rcall	.-172    	; 0x2239c <sysclk_disable_module>
	ccp_write_io((uint8_t *)&CLK.USBCTRL, 0);
   22448:	60 e0       	ldi	r22, 0x00	; 0
   2244a:	84 e4       	ldi	r24, 0x44	; 68
   2244c:	90 e0       	ldi	r25, 0x00	; 0
   2244e:	0f 94 4d 26 	call	0x24c9a	; 0x24c9a <ccp_write_io>
}
   22452:	00 00       	nop
   22454:	df 91       	pop	r29
   22456:	cf 91       	pop	r28
   22458:	08 95       	ret

0002245a <cpu_irq_save>:
   2245a:	cf 93       	push	r28
   2245c:	df 93       	push	r29
   2245e:	1f 92       	push	r1
   22460:	cd b7       	in	r28, 0x3d	; 61
   22462:	de b7       	in	r29, 0x3e	; 62
   22464:	8f e3       	ldi	r24, 0x3F	; 63
   22466:	90 e0       	ldi	r25, 0x00	; 0
   22468:	fc 01       	movw	r30, r24
   2246a:	80 81       	ld	r24, Z
   2246c:	89 83       	std	Y+1, r24	; 0x01
   2246e:	f8 94       	cli
   22470:	89 81       	ldd	r24, Y+1	; 0x01
   22472:	0f 90       	pop	r0
   22474:	df 91       	pop	r29
   22476:	cf 91       	pop	r28
   22478:	08 95       	ret

0002247a <cpu_irq_restore>:
   2247a:	cf 93       	push	r28
   2247c:	df 93       	push	r29
   2247e:	1f 92       	push	r1
   22480:	cd b7       	in	r28, 0x3d	; 61
   22482:	de b7       	in	r29, 0x3e	; 62
   22484:	89 83       	std	Y+1, r24	; 0x01
   22486:	8f e3       	ldi	r24, 0x3F	; 63
   22488:	90 e0       	ldi	r25, 0x00	; 0
   2248a:	29 81       	ldd	r18, Y+1	; 0x01
   2248c:	fc 01       	movw	r30, r24
   2248e:	20 83       	st	Z, r18
   22490:	00 00       	nop
   22492:	0f 90       	pop	r0
   22494:	df 91       	pop	r29
   22496:	cf 91       	pop	r28
   22498:	08 95       	ret

0002249a <udi_cdc_comm_enable>:
   2249a:	cf 93       	push	r28
   2249c:	df 93       	push	r29
   2249e:	1f 92       	push	r1
   224a0:	1f 92       	push	r1
   224a2:	cd b7       	in	r28, 0x3d	; 61
   224a4:	de b7       	in	r29, 0x3e	; 62
   224a6:	1a 82       	std	Y+2, r1	; 0x02
   224a8:	10 92 d2 2d 	sts	0x2DD2, r1	; 0x802dd2 <udi_cdc_nb_comm_enabled>
   224ac:	8a 81       	ldd	r24, Y+2	; 0x02
   224ae:	88 2f       	mov	r24, r24
   224b0:	90 e0       	ldi	r25, 0x00	; 0
   224b2:	88 0f       	add	r24, r24
   224b4:	99 1f       	adc	r25, r25
   224b6:	8a 53       	subi	r24, 0x3A	; 58
   224b8:	92 4d       	sbci	r25, 0xD2	; 210
   224ba:	fc 01       	movw	r30, r24
   224bc:	10 82       	st	Z, r1
   224be:	11 82       	std	Z+1, r1	; 0x01
   224c0:	8a 81       	ldd	r24, Y+2	; 0x02
   224c2:	88 2f       	mov	r24, r24
   224c4:	90 e0       	ldi	r25, 0x00	; 0
   224c6:	88 0f       	add	r24, r24
   224c8:	99 1f       	adc	r25, r25
   224ca:	9c 01       	movw	r18, r24
   224cc:	22 0f       	add	r18, r18
   224ce:	33 1f       	adc	r19, r19
   224d0:	22 0f       	add	r18, r18
   224d2:	33 1f       	adc	r19, r19
   224d4:	82 0f       	add	r24, r18
   224d6:	93 1f       	adc	r25, r19
   224d8:	88 53       	subi	r24, 0x38	; 56
   224da:	92 4d       	sbci	r25, 0xD2	; 210
   224dc:	21 ea       	ldi	r18, 0xA1	; 161
   224de:	fc 01       	movw	r30, r24
   224e0:	20 83       	st	Z, r18
   224e2:	8a 81       	ldd	r24, Y+2	; 0x02
   224e4:	88 2f       	mov	r24, r24
   224e6:	90 e0       	ldi	r25, 0x00	; 0
   224e8:	88 0f       	add	r24, r24
   224ea:	99 1f       	adc	r25, r25
   224ec:	9c 01       	movw	r18, r24
   224ee:	22 0f       	add	r18, r18
   224f0:	33 1f       	adc	r19, r19
   224f2:	22 0f       	add	r18, r18
   224f4:	33 1f       	adc	r19, r19
   224f6:	82 0f       	add	r24, r18
   224f8:	93 1f       	adc	r25, r19
   224fa:	87 53       	subi	r24, 0x37	; 55
   224fc:	92 4d       	sbci	r25, 0xD2	; 210
   224fe:	20 e2       	ldi	r18, 0x20	; 32
   22500:	fc 01       	movw	r30, r24
   22502:	20 83       	st	Z, r18
   22504:	8a 81       	ldd	r24, Y+2	; 0x02
   22506:	88 2f       	mov	r24, r24
   22508:	90 e0       	ldi	r25, 0x00	; 0
   2250a:	88 0f       	add	r24, r24
   2250c:	99 1f       	adc	r25, r25
   2250e:	9c 01       	movw	r18, r24
   22510:	22 0f       	add	r18, r18
   22512:	33 1f       	adc	r19, r19
   22514:	22 0f       	add	r18, r18
   22516:	33 1f       	adc	r19, r19
   22518:	82 0f       	add	r24, r18
   2251a:	93 1f       	adc	r25, r19
   2251c:	86 53       	subi	r24, 0x36	; 54
   2251e:	92 4d       	sbci	r25, 0xD2	; 210
   22520:	fc 01       	movw	r30, r24
   22522:	10 82       	st	Z, r1
   22524:	11 82       	std	Z+1, r1	; 0x01
   22526:	8a 81       	ldd	r24, Y+2	; 0x02
   22528:	88 2f       	mov	r24, r24
   2252a:	90 e0       	ldi	r25, 0x00	; 0
   2252c:	89 2b       	or	r24, r25
   2252e:	11 f4       	brne	.+4      	; 0x22534 <udi_cdc_comm_enable+0x9a>
   22530:	19 82       	std	Y+1, r1	; 0x01
   22532:	02 c0       	rjmp	.+4      	; 0x22538 <udi_cdc_comm_enable+0x9e>
   22534:	19 82       	std	Y+1, r1	; 0x01
   22536:	00 00       	nop
   22538:	8a 81       	ldd	r24, Y+2	; 0x02
   2253a:	88 2f       	mov	r24, r24
   2253c:	90 e0       	ldi	r25, 0x00	; 0
   2253e:	29 81       	ldd	r18, Y+1	; 0x01
   22540:	22 2f       	mov	r18, r18
   22542:	30 e0       	ldi	r19, 0x00	; 0
   22544:	88 0f       	add	r24, r24
   22546:	99 1f       	adc	r25, r25
   22548:	ac 01       	movw	r20, r24
   2254a:	44 0f       	add	r20, r20
   2254c:	55 1f       	adc	r21, r21
   2254e:	44 0f       	add	r20, r20
   22550:	55 1f       	adc	r21, r21
   22552:	84 0f       	add	r24, r20
   22554:	95 1f       	adc	r25, r21
   22556:	84 53       	subi	r24, 0x34	; 52
   22558:	92 4d       	sbci	r25, 0xD2	; 210
   2255a:	fc 01       	movw	r30, r24
   2255c:	20 83       	st	Z, r18
   2255e:	31 83       	std	Z+1, r19	; 0x01
   22560:	8a 81       	ldd	r24, Y+2	; 0x02
   22562:	88 2f       	mov	r24, r24
   22564:	90 e0       	ldi	r25, 0x00	; 0
   22566:	88 0f       	add	r24, r24
   22568:	99 1f       	adc	r25, r25
   2256a:	9c 01       	movw	r18, r24
   2256c:	22 0f       	add	r18, r18
   2256e:	33 1f       	adc	r19, r19
   22570:	22 0f       	add	r18, r18
   22572:	33 1f       	adc	r19, r19
   22574:	82 0f       	add	r24, r18
   22576:	93 1f       	adc	r25, r19
   22578:	82 53       	subi	r24, 0x32	; 50
   2257a:	92 4d       	sbci	r25, 0xD2	; 210
   2257c:	22 e0       	ldi	r18, 0x02	; 2
   2257e:	30 e0       	ldi	r19, 0x00	; 0
   22580:	fc 01       	movw	r30, r24
   22582:	20 83       	st	Z, r18
   22584:	31 83       	std	Z+1, r19	; 0x01
   22586:	8a 81       	ldd	r24, Y+2	; 0x02
   22588:	88 2f       	mov	r24, r24
   2258a:	90 e0       	ldi	r25, 0x00	; 0
   2258c:	88 0f       	add	r24, r24
   2258e:	99 1f       	adc	r25, r25
   22590:	9c 01       	movw	r18, r24
   22592:	22 0f       	add	r18, r18
   22594:	33 1f       	adc	r19, r19
   22596:	22 0f       	add	r18, r18
   22598:	33 1f       	adc	r19, r19
   2259a:	82 0f       	add	r24, r18
   2259c:	93 1f       	adc	r25, r19
   2259e:	80 53       	subi	r24, 0x30	; 48
   225a0:	92 4d       	sbci	r25, 0xD2	; 210
   225a2:	fc 01       	movw	r30, r24
   225a4:	10 82       	st	Z, r1
   225a6:	11 82       	std	Z+1, r1	; 0x01
   225a8:	8a 81       	ldd	r24, Y+2	; 0x02
   225aa:	28 2f       	mov	r18, r24
   225ac:	30 e0       	ldi	r19, 0x00	; 0
   225ae:	c9 01       	movw	r24, r18
   225b0:	88 0f       	add	r24, r24
   225b2:	99 1f       	adc	r25, r25
   225b4:	88 0f       	add	r24, r24
   225b6:	99 1f       	adc	r25, r25
   225b8:	88 0f       	add	r24, r24
   225ba:	99 1f       	adc	r25, r25
   225bc:	82 1b       	sub	r24, r18
   225be:	93 0b       	sbc	r25, r19
   225c0:	9c 01       	movw	r18, r24
   225c2:	22 54       	subi	r18, 0x42	; 66
   225c4:	32 4d       	sbci	r19, 0xD2	; 210
   225c6:	80 e0       	ldi	r24, 0x00	; 0
   225c8:	92 ec       	ldi	r25, 0xC2	; 194
   225ca:	a1 e0       	ldi	r26, 0x01	; 1
   225cc:	b0 e0       	ldi	r27, 0x00	; 0
   225ce:	f9 01       	movw	r30, r18
   225d0:	80 83       	st	Z, r24
   225d2:	91 83       	std	Z+1, r25	; 0x01
   225d4:	a2 83       	std	Z+2, r26	; 0x02
   225d6:	b3 83       	std	Z+3, r27	; 0x03
   225d8:	8a 81       	ldd	r24, Y+2	; 0x02
   225da:	28 2f       	mov	r18, r24
   225dc:	30 e0       	ldi	r19, 0x00	; 0
   225de:	c9 01       	movw	r24, r18
   225e0:	88 0f       	add	r24, r24
   225e2:	99 1f       	adc	r25, r25
   225e4:	88 0f       	add	r24, r24
   225e6:	99 1f       	adc	r25, r25
   225e8:	88 0f       	add	r24, r24
   225ea:	99 1f       	adc	r25, r25
   225ec:	82 1b       	sub	r24, r18
   225ee:	93 0b       	sbc	r25, r19
   225f0:	8e 53       	subi	r24, 0x3E	; 62
   225f2:	92 4d       	sbci	r25, 0xD2	; 210
   225f4:	fc 01       	movw	r30, r24
   225f6:	10 82       	st	Z, r1
   225f8:	8a 81       	ldd	r24, Y+2	; 0x02
   225fa:	28 2f       	mov	r18, r24
   225fc:	30 e0       	ldi	r19, 0x00	; 0
   225fe:	c9 01       	movw	r24, r18
   22600:	88 0f       	add	r24, r24
   22602:	99 1f       	adc	r25, r25
   22604:	88 0f       	add	r24, r24
   22606:	99 1f       	adc	r25, r25
   22608:	88 0f       	add	r24, r24
   2260a:	99 1f       	adc	r25, r25
   2260c:	82 1b       	sub	r24, r18
   2260e:	93 0b       	sbc	r25, r19
   22610:	8d 53       	subi	r24, 0x3D	; 61
   22612:	92 4d       	sbci	r25, 0xD2	; 210
   22614:	fc 01       	movw	r30, r24
   22616:	10 82       	st	Z, r1
   22618:	8a 81       	ldd	r24, Y+2	; 0x02
   2261a:	28 2f       	mov	r18, r24
   2261c:	30 e0       	ldi	r19, 0x00	; 0
   2261e:	c9 01       	movw	r24, r18
   22620:	88 0f       	add	r24, r24
   22622:	99 1f       	adc	r25, r25
   22624:	88 0f       	add	r24, r24
   22626:	99 1f       	adc	r25, r25
   22628:	88 0f       	add	r24, r24
   2262a:	99 1f       	adc	r25, r25
   2262c:	82 1b       	sub	r24, r18
   2262e:	93 0b       	sbc	r25, r19
   22630:	8c 53       	subi	r24, 0x3C	; 60
   22632:	92 4d       	sbci	r25, 0xD2	; 210
   22634:	28 e0       	ldi	r18, 0x08	; 8
   22636:	fc 01       	movw	r30, r24
   22638:	20 83       	st	Z, r18
   2263a:	8a 81       	ldd	r24, Y+2	; 0x02
   2263c:	28 2f       	mov	r18, r24
   2263e:	30 e0       	ldi	r19, 0x00	; 0
   22640:	c9 01       	movw	r24, r18
   22642:	88 0f       	add	r24, r24
   22644:	99 1f       	adc	r25, r25
   22646:	88 0f       	add	r24, r24
   22648:	99 1f       	adc	r25, r25
   2264a:	88 0f       	add	r24, r24
   2264c:	99 1f       	adc	r25, r25
   2264e:	82 1b       	sub	r24, r18
   22650:	93 0b       	sbc	r25, r19
   22652:	82 54       	subi	r24, 0x42	; 66
   22654:	92 4d       	sbci	r25, 0xD2	; 210
   22656:	bc 01       	movw	r22, r24
   22658:	8a 81       	ldd	r24, Y+2	; 0x02
   2265a:	0e 94 65 44 	call	0x88ca	; 0x88ca <usb_callback_config>
   2265e:	0e 94 50 44 	call	0x88a0	; 0x88a0 <usb_callback_cdc_enable>
   22662:	98 2f       	mov	r25, r24
   22664:	81 e0       	ldi	r24, 0x01	; 1
   22666:	89 27       	eor	r24, r25
   22668:	88 23       	and	r24, r24
   2266a:	11 f0       	breq	.+4      	; 0x22670 <udi_cdc_comm_enable+0x1d6>
   2266c:	80 e0       	ldi	r24, 0x00	; 0
   2266e:	06 c0       	rjmp	.+12     	; 0x2267c <udi_cdc_comm_enable+0x1e2>
   22670:	80 91 d2 2d 	lds	r24, 0x2DD2	; 0x802dd2 <udi_cdc_nb_comm_enabled>
   22674:	8f 5f       	subi	r24, 0xFF	; 255
   22676:	80 93 d2 2d 	sts	0x2DD2, r24	; 0x802dd2 <udi_cdc_nb_comm_enabled>
   2267a:	81 e0       	ldi	r24, 0x01	; 1
   2267c:	0f 90       	pop	r0
   2267e:	0f 90       	pop	r0
   22680:	df 91       	pop	r29
   22682:	cf 91       	pop	r28
   22684:	08 95       	ret

00022686 <udi_cdc_data_enable>:
   22686:	cf 93       	push	r28
   22688:	df 93       	push	r29
   2268a:	1f 92       	push	r1
   2268c:	cd b7       	in	r28, 0x3d	; 61
   2268e:	de b7       	in	r29, 0x3e	; 62
   22690:	19 82       	std	Y+1, r1	; 0x01
   22692:	10 92 d3 2d 	sts	0x2DD3, r1	; 0x802dd3 <udi_cdc_nb_data_enabled>
   22696:	89 81       	ldd	r24, Y+1	; 0x01
   22698:	88 2f       	mov	r24, r24
   2269a:	90 e0       	ldi	r25, 0x00	; 0
   2269c:	8b 51       	subi	r24, 0x1B	; 27
   2269e:	9d 4c       	sbci	r25, 0xCD	; 205
   226a0:	fc 01       	movw	r30, r24
   226a2:	10 82       	st	Z, r1
   226a4:	89 81       	ldd	r24, Y+1	; 0x01
   226a6:	88 2f       	mov	r24, r24
   226a8:	90 e0       	ldi	r25, 0x00	; 0
   226aa:	8a 51       	subi	r24, 0x1A	; 26
   226ac:	9d 4c       	sbci	r25, 0xCD	; 205
   226ae:	fc 01       	movw	r30, r24
   226b0:	10 82       	st	Z, r1
   226b2:	89 81       	ldd	r24, Y+1	; 0x01
   226b4:	88 2f       	mov	r24, r24
   226b6:	90 e0       	ldi	r25, 0x00	; 0
   226b8:	8e 51       	subi	r24, 0x1E	; 30
   226ba:	9d 4c       	sbci	r25, 0xCD	; 205
   226bc:	fc 01       	movw	r30, r24
   226be:	10 82       	st	Z, r1
   226c0:	89 81       	ldd	r24, Y+1	; 0x01
   226c2:	88 2f       	mov	r24, r24
   226c4:	90 e0       	ldi	r25, 0x00	; 0
   226c6:	88 0f       	add	r24, r24
   226c8:	99 1f       	adc	r25, r25
   226ca:	88 0f       	add	r24, r24
   226cc:	99 1f       	adc	r25, r25
   226ce:	82 52       	subi	r24, 0x22	; 34
   226d0:	9d 4c       	sbci	r25, 0xCD	; 205
   226d2:	fc 01       	movw	r30, r24
   226d4:	10 82       	st	Z, r1
   226d6:	11 82       	std	Z+1, r1	; 0x01
   226d8:	89 81       	ldd	r24, Y+1	; 0x01
   226da:	88 2f       	mov	r24, r24
   226dc:	90 e0       	ldi	r25, 0x00	; 0
   226de:	88 0f       	add	r24, r24
   226e0:	99 1f       	adc	r25, r25
   226e2:	88 0f       	add	r24, r24
   226e4:	99 1f       	adc	r25, r25
   226e6:	80 52       	subi	r24, 0x20	; 32
   226e8:	9d 4c       	sbci	r25, 0xCD	; 205
   226ea:	fc 01       	movw	r30, r24
   226ec:	10 82       	st	Z, r1
   226ee:	11 82       	std	Z+1, r1	; 0x01
   226f0:	89 81       	ldd	r24, Y+1	; 0x01
   226f2:	88 2f       	mov	r24, r24
   226f4:	90 e0       	ldi	r25, 0x00	; 0
   226f6:	88 0f       	add	r24, r24
   226f8:	99 1f       	adc	r25, r25
   226fa:	8d 51       	subi	r24, 0x1D	; 29
   226fc:	9d 4c       	sbci	r25, 0xCD	; 205
   226fe:	fc 01       	movw	r30, r24
   22700:	10 82       	st	Z, r1
   22702:	11 82       	std	Z+1, r1	; 0x01
   22704:	89 81       	ldd	r24, Y+1	; 0x01
   22706:	c6 d2       	rcall	.+1420   	; 0x22c94 <udi_cdc_tx_send>
   22708:	89 81       	ldd	r24, Y+1	; 0x01
   2270a:	88 2f       	mov	r24, r24
   2270c:	90 e0       	ldi	r25, 0x00	; 0
   2270e:	83 5a       	subi	r24, 0xA3	; 163
   22710:	9f 4c       	sbci	r25, 0xCF	; 207
   22712:	fc 01       	movw	r30, r24
   22714:	10 82       	st	Z, r1
   22716:	89 81       	ldd	r24, Y+1	; 0x01
   22718:	88 2f       	mov	r24, r24
   2271a:	90 e0       	ldi	r25, 0x00	; 0
   2271c:	86 5a       	subi	r24, 0xA6	; 166
   2271e:	9f 4c       	sbci	r25, 0xCF	; 207
   22720:	fc 01       	movw	r30, r24
   22722:	10 82       	st	Z, r1
   22724:	89 81       	ldd	r24, Y+1	; 0x01
   22726:	88 2f       	mov	r24, r24
   22728:	90 e0       	ldi	r25, 0x00	; 0
   2272a:	88 0f       	add	r24, r24
   2272c:	99 1f       	adc	r25, r25
   2272e:	88 0f       	add	r24, r24
   22730:	99 1f       	adc	r25, r25
   22732:	8a 5a       	subi	r24, 0xAA	; 170
   22734:	9f 4c       	sbci	r25, 0xCF	; 207
   22736:	fc 01       	movw	r30, r24
   22738:	10 82       	st	Z, r1
   2273a:	11 82       	std	Z+1, r1	; 0x01
   2273c:	89 81       	ldd	r24, Y+1	; 0x01
   2273e:	88 2f       	mov	r24, r24
   22740:	90 e0       	ldi	r25, 0x00	; 0
   22742:	88 0f       	add	r24, r24
   22744:	99 1f       	adc	r25, r25
   22746:	88 0f       	add	r24, r24
   22748:	99 1f       	adc	r25, r25
   2274a:	88 5a       	subi	r24, 0xA8	; 168
   2274c:	9f 4c       	sbci	r25, 0xCF	; 207
   2274e:	fc 01       	movw	r30, r24
   22750:	10 82       	st	Z, r1
   22752:	11 82       	std	Z+1, r1	; 0x01
   22754:	89 81       	ldd	r24, Y+1	; 0x01
   22756:	88 2f       	mov	r24, r24
   22758:	90 e0       	ldi	r25, 0x00	; 0
   2275a:	88 0f       	add	r24, r24
   2275c:	99 1f       	adc	r25, r25
   2275e:	85 5a       	subi	r24, 0xA5	; 165
   22760:	9f 4c       	sbci	r25, 0xCF	; 207
   22762:	fc 01       	movw	r30, r24
   22764:	10 82       	st	Z, r1
   22766:	11 82       	std	Z+1, r1	; 0x01
   22768:	89 81       	ldd	r24, Y+1	; 0x01
   2276a:	27 d1       	rcall	.+590    	; 0x229ba <udi_cdc_rx_start>
   2276c:	98 2f       	mov	r25, r24
   2276e:	81 e0       	ldi	r24, 0x01	; 1
   22770:	89 27       	eor	r24, r25
   22772:	88 23       	and	r24, r24
   22774:	11 f0       	breq	.+4      	; 0x2277a <udi_cdc_data_enable+0xf4>
   22776:	80 e0       	ldi	r24, 0x00	; 0
   22778:	0d c0       	rjmp	.+26     	; 0x22794 <udi_cdc_data_enable+0x10e>
   2277a:	80 91 d3 2d 	lds	r24, 0x2DD3	; 0x802dd3 <udi_cdc_nb_data_enabled>
   2277e:	8f 5f       	subi	r24, 0xFF	; 255
   22780:	80 93 d3 2d 	sts	0x2DD3, r24	; 0x802dd3 <udi_cdc_nb_data_enabled>
   22784:	80 91 d3 2d 	lds	r24, 0x2DD3	; 0x802dd3 <udi_cdc_nb_data_enabled>
   22788:	81 30       	cpi	r24, 0x01	; 1
   2278a:	19 f4       	brne	.+6      	; 0x22792 <udi_cdc_data_enable+0x10c>
   2278c:	81 e0       	ldi	r24, 0x01	; 1
   2278e:	80 93 d4 2d 	sts	0x2DD4, r24	; 0x802dd4 <udi_cdc_data_running>
   22792:	81 e0       	ldi	r24, 0x01	; 1
   22794:	0f 90       	pop	r0
   22796:	df 91       	pop	r29
   22798:	cf 91       	pop	r28
   2279a:	08 95       	ret

0002279c <udi_cdc_comm_disable>:
   2279c:	cf 93       	push	r28
   2279e:	df 93       	push	r29
   227a0:	cd b7       	in	r28, 0x3d	; 61
   227a2:	de b7       	in	r29, 0x3e	; 62
   227a4:	80 91 d2 2d 	lds	r24, 0x2DD2	; 0x802dd2 <udi_cdc_nb_comm_enabled>
   227a8:	81 50       	subi	r24, 0x01	; 1
   227aa:	80 93 d2 2d 	sts	0x2DD2, r24	; 0x802dd2 <udi_cdc_nb_comm_enabled>
   227ae:	00 00       	nop
   227b0:	df 91       	pop	r29
   227b2:	cf 91       	pop	r28
   227b4:	08 95       	ret

000227b6 <udi_cdc_data_disable>:
   227b6:	cf 93       	push	r28
   227b8:	df 93       	push	r29
   227ba:	1f 92       	push	r1
   227bc:	cd b7       	in	r28, 0x3d	; 61
   227be:	de b7       	in	r29, 0x3e	; 62
   227c0:	80 91 d3 2d 	lds	r24, 0x2DD3	; 0x802dd3 <udi_cdc_nb_data_enabled>
   227c4:	81 50       	subi	r24, 0x01	; 1
   227c6:	80 93 d3 2d 	sts	0x2DD3, r24	; 0x802dd3 <udi_cdc_nb_data_enabled>
   227ca:	80 91 d3 2d 	lds	r24, 0x2DD3	; 0x802dd3 <udi_cdc_nb_data_enabled>
   227ce:	89 83       	std	Y+1, r24	; 0x01
   227d0:	0e 94 5b 44 	call	0x88b6	; 0x88b6 <usb_callback_cdc_disable>
   227d4:	10 92 d4 2d 	sts	0x2DD4, r1	; 0x802dd4 <udi_cdc_data_running>
   227d8:	00 00       	nop
   227da:	0f 90       	pop	r0
   227dc:	df 91       	pop	r29
   227de:	cf 91       	pop	r28
   227e0:	08 95       	ret

000227e2 <udi_cdc_comm_setup>:
   227e2:	cf 93       	push	r28
   227e4:	df 93       	push	r29
   227e6:	1f 92       	push	r1
   227e8:	cd b7       	in	r28, 0x3d	; 61
   227ea:	de b7       	in	r29, 0x3e	; 62
   227ec:	b3 d0       	rcall	.+358    	; 0x22954 <udi_cdc_setup_to_port>
   227ee:	89 83       	std	Y+1, r24	; 0x01
   227f0:	80 91 05 33 	lds	r24, 0x3305	; 0x803305 <udd_g_ctrlreq>
   227f4:	88 23       	and	r24, r24
   227f6:	84 f5       	brge	.+96     	; 0x22858 <udi_cdc_comm_setup+0x76>
   227f8:	80 91 05 33 	lds	r24, 0x3305	; 0x803305 <udd_g_ctrlreq>
   227fc:	88 2f       	mov	r24, r24
   227fe:	90 e0       	ldi	r25, 0x00	; 0
   22800:	80 76       	andi	r24, 0x60	; 96
   22802:	99 27       	eor	r25, r25
   22804:	80 97       	sbiw	r24, 0x20	; 32
   22806:	41 f5       	brne	.+80     	; 0x22858 <udi_cdc_comm_setup+0x76>
   22808:	80 91 06 33 	lds	r24, 0x3306	; 0x803306 <udd_g_ctrlreq+0x1>
   2280c:	88 2f       	mov	r24, r24
   2280e:	90 e0       	ldi	r25, 0x00	; 0
   22810:	81 97       	sbiw	r24, 0x21	; 33
   22812:	11 f5       	brne	.+68     	; 0x22858 <udi_cdc_comm_setup+0x76>
   22814:	80 91 0b 33 	lds	r24, 0x330B	; 0x80330b <udd_g_ctrlreq+0x6>
   22818:	90 91 0c 33 	lds	r25, 0x330C	; 0x80330c <udd_g_ctrlreq+0x7>
   2281c:	07 97       	sbiw	r24, 0x07	; 7
   2281e:	11 f0       	breq	.+4      	; 0x22824 <udi_cdc_comm_setup+0x42>
   22820:	80 e0       	ldi	r24, 0x00	; 0
   22822:	79 c0       	rjmp	.+242    	; 0x22916 <udi_cdc_comm_setup+0x134>
   22824:	89 81       	ldd	r24, Y+1	; 0x01
   22826:	28 2f       	mov	r18, r24
   22828:	30 e0       	ldi	r19, 0x00	; 0
   2282a:	c9 01       	movw	r24, r18
   2282c:	88 0f       	add	r24, r24
   2282e:	99 1f       	adc	r25, r25
   22830:	88 0f       	add	r24, r24
   22832:	99 1f       	adc	r25, r25
   22834:	88 0f       	add	r24, r24
   22836:	99 1f       	adc	r25, r25
   22838:	82 1b       	sub	r24, r18
   2283a:	93 0b       	sbc	r25, r19
   2283c:	82 54       	subi	r24, 0x42	; 66
   2283e:	92 4d       	sbci	r25, 0xD2	; 210
   22840:	80 93 0d 33 	sts	0x330D, r24	; 0x80330d <udd_g_ctrlreq+0x8>
   22844:	90 93 0e 33 	sts	0x330E, r25	; 0x80330e <udd_g_ctrlreq+0x9>
   22848:	87 e0       	ldi	r24, 0x07	; 7
   2284a:	90 e0       	ldi	r25, 0x00	; 0
   2284c:	80 93 0f 33 	sts	0x330F, r24	; 0x80330f <udd_g_ctrlreq+0xa>
   22850:	90 93 10 33 	sts	0x3310, r25	; 0x803310 <udd_g_ctrlreq+0xb>
   22854:	81 e0       	ldi	r24, 0x01	; 1
   22856:	5f c0       	rjmp	.+190    	; 0x22916 <udi_cdc_comm_setup+0x134>
   22858:	80 91 05 33 	lds	r24, 0x3305	; 0x803305 <udd_g_ctrlreq>
   2285c:	88 23       	and	r24, r24
   2285e:	0c f4       	brge	.+2      	; 0x22862 <udi_cdc_comm_setup+0x80>
   22860:	59 c0       	rjmp	.+178    	; 0x22914 <udi_cdc_comm_setup+0x132>
   22862:	80 91 05 33 	lds	r24, 0x3305	; 0x803305 <udd_g_ctrlreq>
   22866:	88 2f       	mov	r24, r24
   22868:	90 e0       	ldi	r25, 0x00	; 0
   2286a:	80 76       	andi	r24, 0x60	; 96
   2286c:	99 27       	eor	r25, r25
   2286e:	80 97       	sbiw	r24, 0x20	; 32
   22870:	09 f0       	breq	.+2      	; 0x22874 <udi_cdc_comm_setup+0x92>
   22872:	50 c0       	rjmp	.+160    	; 0x22914 <udi_cdc_comm_setup+0x132>
   22874:	80 91 06 33 	lds	r24, 0x3306	; 0x803306 <udd_g_ctrlreq+0x1>
   22878:	88 2f       	mov	r24, r24
   2287a:	90 e0       	ldi	r25, 0x00	; 0
   2287c:	80 32       	cpi	r24, 0x20	; 32
   2287e:	91 05       	cpc	r25, r1
   22880:	19 f0       	breq	.+6      	; 0x22888 <udi_cdc_comm_setup+0xa6>
   22882:	82 97       	sbiw	r24, 0x22	; 34
   22884:	49 f1       	breq	.+82     	; 0x228d8 <udi_cdc_comm_setup+0xf6>
   22886:	46 c0       	rjmp	.+140    	; 0x22914 <udi_cdc_comm_setup+0x132>
   22888:	80 91 0b 33 	lds	r24, 0x330B	; 0x80330b <udd_g_ctrlreq+0x6>
   2288c:	90 91 0c 33 	lds	r25, 0x330C	; 0x80330c <udd_g_ctrlreq+0x7>
   22890:	07 97       	sbiw	r24, 0x07	; 7
   22892:	11 f0       	breq	.+4      	; 0x22898 <udi_cdc_comm_setup+0xb6>
   22894:	80 e0       	ldi	r24, 0x00	; 0
   22896:	3f c0       	rjmp	.+126    	; 0x22916 <udi_cdc_comm_setup+0x134>
   22898:	83 e8       	ldi	r24, 0x83	; 131
   2289a:	91 e0       	ldi	r25, 0x01	; 1
   2289c:	80 93 11 33 	sts	0x3311, r24	; 0x803311 <udd_g_ctrlreq+0xc>
   228a0:	90 93 12 33 	sts	0x3312, r25	; 0x803312 <udd_g_ctrlreq+0xd>
   228a4:	89 81       	ldd	r24, Y+1	; 0x01
   228a6:	28 2f       	mov	r18, r24
   228a8:	30 e0       	ldi	r19, 0x00	; 0
   228aa:	c9 01       	movw	r24, r18
   228ac:	88 0f       	add	r24, r24
   228ae:	99 1f       	adc	r25, r25
   228b0:	88 0f       	add	r24, r24
   228b2:	99 1f       	adc	r25, r25
   228b4:	88 0f       	add	r24, r24
   228b6:	99 1f       	adc	r25, r25
   228b8:	82 1b       	sub	r24, r18
   228ba:	93 0b       	sbc	r25, r19
   228bc:	82 54       	subi	r24, 0x42	; 66
   228be:	92 4d       	sbci	r25, 0xD2	; 210
   228c0:	80 93 0d 33 	sts	0x330D, r24	; 0x80330d <udd_g_ctrlreq+0x8>
   228c4:	90 93 0e 33 	sts	0x330E, r25	; 0x80330e <udd_g_ctrlreq+0x9>
   228c8:	87 e0       	ldi	r24, 0x07	; 7
   228ca:	90 e0       	ldi	r25, 0x00	; 0
   228cc:	80 93 0f 33 	sts	0x330F, r24	; 0x80330f <udd_g_ctrlreq+0xa>
   228d0:	90 93 10 33 	sts	0x3310, r25	; 0x803310 <udd_g_ctrlreq+0xb>
   228d4:	81 e0       	ldi	r24, 0x01	; 1
   228d6:	1f c0       	rjmp	.+62     	; 0x22916 <udi_cdc_comm_setup+0x134>
   228d8:	80 91 07 33 	lds	r24, 0x3307	; 0x803307 <udd_g_ctrlreq+0x2>
   228dc:	90 91 08 33 	lds	r25, 0x3308	; 0x803308 <udd_g_ctrlreq+0x3>
   228e0:	81 70       	andi	r24, 0x01	; 1
   228e2:	99 27       	eor	r25, r25
   228e4:	21 e0       	ldi	r18, 0x01	; 1
   228e6:	89 2b       	or	r24, r25
   228e8:	09 f4       	brne	.+2      	; 0x228ec <udi_cdc_comm_setup+0x10a>
   228ea:	20 e0       	ldi	r18, 0x00	; 0
   228ec:	62 2f       	mov	r22, r18
   228ee:	89 81       	ldd	r24, Y+1	; 0x01
   228f0:	0e 94 74 44 	call	0x88e8	; 0x88e8 <usb_callback_cdc_set_dtr>
   228f4:	80 91 07 33 	lds	r24, 0x3307	; 0x803307 <udd_g_ctrlreq+0x2>
   228f8:	90 91 08 33 	lds	r25, 0x3308	; 0x803308 <udd_g_ctrlreq+0x3>
   228fc:	82 70       	andi	r24, 0x02	; 2
   228fe:	99 27       	eor	r25, r25
   22900:	21 e0       	ldi	r18, 0x01	; 1
   22902:	89 2b       	or	r24, r25
   22904:	09 f4       	brne	.+2      	; 0x22908 <udi_cdc_comm_setup+0x126>
   22906:	20 e0       	ldi	r18, 0x00	; 0
   22908:	62 2f       	mov	r22, r18
   2290a:	89 81       	ldd	r24, Y+1	; 0x01
   2290c:	0e 94 82 44 	call	0x8904	; 0x8904 <usb_callback_cdc_set_rts>
   22910:	81 e0       	ldi	r24, 0x01	; 1
   22912:	01 c0       	rjmp	.+2      	; 0x22916 <udi_cdc_comm_setup+0x134>
   22914:	80 e0       	ldi	r24, 0x00	; 0
   22916:	0f 90       	pop	r0
   22918:	df 91       	pop	r29
   2291a:	cf 91       	pop	r28
   2291c:	08 95       	ret

0002291e <udi_cdc_data_setup>:
   2291e:	cf 93       	push	r28
   22920:	df 93       	push	r29
   22922:	cd b7       	in	r28, 0x3d	; 61
   22924:	de b7       	in	r29, 0x3e	; 62
   22926:	80 e0       	ldi	r24, 0x00	; 0
   22928:	df 91       	pop	r29
   2292a:	cf 91       	pop	r28
   2292c:	08 95       	ret

0002292e <udi_cdc_getsetting>:
   2292e:	cf 93       	push	r28
   22930:	df 93       	push	r29
   22932:	cd b7       	in	r28, 0x3d	; 61
   22934:	de b7       	in	r29, 0x3e	; 62
   22936:	80 e0       	ldi	r24, 0x00	; 0
   22938:	df 91       	pop	r29
   2293a:	cf 91       	pop	r28
   2293c:	08 95       	ret

0002293e <udi_cdc_data_sof_notify>:
   2293e:	cf 93       	push	r28
   22940:	df 93       	push	r29
   22942:	cd b7       	in	r28, 0x3d	; 61
   22944:	de b7       	in	r29, 0x3e	; 62
   22946:	80 91 e7 32 	lds	r24, 0x32E7	; 0x8032e7 <port_notify.4989>
   2294a:	a4 d1       	rcall	.+840    	; 0x22c94 <udi_cdc_tx_send>
   2294c:	00 00       	nop
   2294e:	df 91       	pop	r29
   22950:	cf 91       	pop	r28
   22952:	08 95       	ret

00022954 <udi_cdc_setup_to_port>:
   22954:	cf 93       	push	r28
   22956:	df 93       	push	r29
   22958:	1f 92       	push	r1
   2295a:	cd b7       	in	r28, 0x3d	; 61
   2295c:	de b7       	in	r29, 0x3e	; 62
   2295e:	80 91 09 33 	lds	r24, 0x3309	; 0x803309 <udd_g_ctrlreq+0x4>
   22962:	90 91 0a 33 	lds	r25, 0x330A	; 0x80330a <udd_g_ctrlreq+0x5>
   22966:	99 27       	eor	r25, r25
   22968:	89 2b       	or	r24, r25
   2296a:	11 f4       	brne	.+4      	; 0x22970 <udi_cdc_setup_to_port+0x1c>
   2296c:	19 82       	std	Y+1, r1	; 0x01
   2296e:	02 c0       	rjmp	.+4      	; 0x22974 <udi_cdc_setup_to_port+0x20>
   22970:	19 82       	std	Y+1, r1	; 0x01
   22972:	00 00       	nop
   22974:	89 81       	ldd	r24, Y+1	; 0x01
   22976:	0f 90       	pop	r0
   22978:	df 91       	pop	r29
   2297a:	cf 91       	pop	r28
   2297c:	08 95       	ret

0002297e <udi_cdc_line_coding_received>:
   2297e:	cf 93       	push	r28
   22980:	df 93       	push	r29
   22982:	1f 92       	push	r1
   22984:	cd b7       	in	r28, 0x3d	; 61
   22986:	de b7       	in	r29, 0x3e	; 62
   22988:	e5 df       	rcall	.-54     	; 0x22954 <udi_cdc_setup_to_port>
   2298a:	89 83       	std	Y+1, r24	; 0x01
   2298c:	89 81       	ldd	r24, Y+1	; 0x01
   2298e:	28 2f       	mov	r18, r24
   22990:	30 e0       	ldi	r19, 0x00	; 0
   22992:	c9 01       	movw	r24, r18
   22994:	88 0f       	add	r24, r24
   22996:	99 1f       	adc	r25, r25
   22998:	88 0f       	add	r24, r24
   2299a:	99 1f       	adc	r25, r25
   2299c:	88 0f       	add	r24, r24
   2299e:	99 1f       	adc	r25, r25
   229a0:	82 1b       	sub	r24, r18
   229a2:	93 0b       	sbc	r25, r19
   229a4:	82 54       	subi	r24, 0x42	; 66
   229a6:	92 4d       	sbci	r25, 0xD2	; 210
   229a8:	bc 01       	movw	r22, r24
   229aa:	89 81       	ldd	r24, Y+1	; 0x01
   229ac:	0e 94 65 44 	call	0x88ca	; 0x88ca <usb_callback_config>
   229b0:	00 00       	nop
   229b2:	0f 90       	pop	r0
   229b4:	df 91       	pop	r29
   229b6:	cf 91       	pop	r28
   229b8:	08 95       	ret

000229ba <udi_cdc_rx_start>:
   229ba:	0f 93       	push	r16
   229bc:	1f 93       	push	r17
   229be:	cf 93       	push	r28
   229c0:	df 93       	push	r29
   229c2:	00 d0       	rcall	.+0      	; 0x229c4 <udi_cdc_rx_start+0xa>
   229c4:	1f 92       	push	r1
   229c6:	cd b7       	in	r28, 0x3d	; 61
   229c8:	de b7       	in	r29, 0x3e	; 62
   229ca:	8c 83       	std	Y+4, r24	; 0x04
   229cc:	1c 82       	std	Y+4, r1	; 0x04
   229ce:	45 dd       	rcall	.-1398   	; 0x2245a <cpu_irq_save>
   229d0:	8a 83       	std	Y+2, r24	; 0x02
   229d2:	8c 81       	ldd	r24, Y+4	; 0x04
   229d4:	88 2f       	mov	r24, r24
   229d6:	90 e0       	ldi	r25, 0x00	; 0
   229d8:	86 5a       	subi	r24, 0xA6	; 166
   229da:	9f 4c       	sbci	r25, 0xCF	; 207
   229dc:	fc 01       	movw	r30, r24
   229de:	80 81       	ld	r24, Z
   229e0:	8b 83       	std	Y+3, r24	; 0x03
   229e2:	8c 81       	ldd	r24, Y+4	; 0x04
   229e4:	88 2f       	mov	r24, r24
   229e6:	90 e0       	ldi	r25, 0x00	; 0
   229e8:	83 5a       	subi	r24, 0xA3	; 163
   229ea:	9f 4c       	sbci	r25, 0xCF	; 207
   229ec:	fc 01       	movw	r30, r24
   229ee:	80 81       	ld	r24, Z
   229f0:	88 23       	and	r24, r24
   229f2:	f1 f4       	brne	.+60     	; 0x22a30 <udi_cdc_rx_start+0x76>
   229f4:	8c 81       	ldd	r24, Y+4	; 0x04
   229f6:	88 2f       	mov	r24, r24
   229f8:	90 e0       	ldi	r25, 0x00	; 0
   229fa:	88 0f       	add	r24, r24
   229fc:	99 1f       	adc	r25, r25
   229fe:	85 5a       	subi	r24, 0xA5	; 165
   22a00:	9f 4c       	sbci	r25, 0xCF	; 207
   22a02:	fc 01       	movw	r30, r24
   22a04:	20 81       	ld	r18, Z
   22a06:	31 81       	ldd	r19, Z+1	; 0x01
   22a08:	8c 81       	ldd	r24, Y+4	; 0x04
   22a0a:	48 2f       	mov	r20, r24
   22a0c:	50 e0       	ldi	r21, 0x00	; 0
   22a0e:	8b 81       	ldd	r24, Y+3	; 0x03
   22a10:	88 2f       	mov	r24, r24
   22a12:	90 e0       	ldi	r25, 0x00	; 0
   22a14:	44 0f       	add	r20, r20
   22a16:	55 1f       	adc	r21, r21
   22a18:	84 0f       	add	r24, r20
   22a1a:	95 1f       	adc	r25, r21
   22a1c:	88 0f       	add	r24, r24
   22a1e:	99 1f       	adc	r25, r25
   22a20:	8a 5a       	subi	r24, 0xAA	; 170
   22a22:	9f 4c       	sbci	r25, 0xCF	; 207
   22a24:	fc 01       	movw	r30, r24
   22a26:	80 81       	ld	r24, Z
   22a28:	91 81       	ldd	r25, Z+1	; 0x01
   22a2a:	28 17       	cp	r18, r24
   22a2c:	39 07       	cpc	r19, r25
   22a2e:	20 f4       	brcc	.+8      	; 0x22a38 <udi_cdc_rx_start+0x7e>
   22a30:	8a 81       	ldd	r24, Y+2	; 0x02
   22a32:	23 dd       	rcall	.-1466   	; 0x2247a <cpu_irq_restore>
   22a34:	80 e0       	ldi	r24, 0x00	; 0
   22a36:	5b c0       	rjmp	.+182    	; 0x22aee <udi_cdc_rx_start+0x134>
   22a38:	8c 81       	ldd	r24, Y+4	; 0x04
   22a3a:	88 2f       	mov	r24, r24
   22a3c:	90 e0       	ldi	r25, 0x00	; 0
   22a3e:	88 0f       	add	r24, r24
   22a40:	99 1f       	adc	r25, r25
   22a42:	85 5a       	subi	r24, 0xA5	; 165
   22a44:	9f 4c       	sbci	r25, 0xCF	; 207
   22a46:	fc 01       	movw	r30, r24
   22a48:	10 82       	st	Z, r1
   22a4a:	11 82       	std	Z+1, r1	; 0x01
   22a4c:	8c 81       	ldd	r24, Y+4	; 0x04
   22a4e:	88 2f       	mov	r24, r24
   22a50:	90 e0       	ldi	r25, 0x00	; 0
   22a52:	21 e0       	ldi	r18, 0x01	; 1
   22a54:	3b 81       	ldd	r19, Y+3	; 0x03
   22a56:	33 23       	and	r19, r19
   22a58:	09 f0       	breq	.+2      	; 0x22a5c <udi_cdc_rx_start+0xa2>
   22a5a:	20 e0       	ldi	r18, 0x00	; 0
   22a5c:	86 5a       	subi	r24, 0xA6	; 166
   22a5e:	9f 4c       	sbci	r25, 0xCF	; 207
   22a60:	fc 01       	movw	r30, r24
   22a62:	20 83       	st	Z, r18
   22a64:	8c 81       	ldd	r24, Y+4	; 0x04
   22a66:	88 2f       	mov	r24, r24
   22a68:	90 e0       	ldi	r25, 0x00	; 0
   22a6a:	83 5a       	subi	r24, 0xA3	; 163
   22a6c:	9f 4c       	sbci	r25, 0xCF	; 207
   22a6e:	21 e0       	ldi	r18, 0x01	; 1
   22a70:	fc 01       	movw	r30, r24
   22a72:	20 83       	st	Z, r18
   22a74:	8a 81       	ldd	r24, Y+2	; 0x02
   22a76:	01 dd       	rcall	.-1534   	; 0x2247a <cpu_irq_restore>
   22a78:	8c 81       	ldd	r24, Y+4	; 0x04
   22a7a:	91 d2       	rcall	.+1314   	; 0x22f9e <udi_cdc_multi_is_rx_ready>
   22a7c:	88 23       	and	r24, r24
   22a7e:	19 f0       	breq	.+6      	; 0x22a86 <udi_cdc_rx_start+0xcc>
   22a80:	8c 81       	ldd	r24, Y+4	; 0x04
   22a82:	0e 94 90 44 	call	0x8920	; 0x8920 <usb_callback_rx_notify>
   22a86:	8c 81       	ldd	r24, Y+4	; 0x04
   22a88:	88 2f       	mov	r24, r24
   22a8a:	90 e0       	ldi	r25, 0x00	; 0
   22a8c:	89 2b       	or	r24, r25
   22a8e:	19 f4       	brne	.+6      	; 0x22a96 <udi_cdc_rx_start+0xdc>
   22a90:	82 e0       	ldi	r24, 0x02	; 2
   22a92:	89 83       	std	Y+1, r24	; 0x01
   22a94:	03 c0       	rjmp	.+6      	; 0x22a9c <udi_cdc_rx_start+0xe2>
   22a96:	82 e0       	ldi	r24, 0x02	; 2
   22a98:	89 83       	std	Y+1, r24	; 0x01
   22a9a:	00 00       	nop
   22a9c:	8c 81       	ldd	r24, Y+4	; 0x04
   22a9e:	68 2f       	mov	r22, r24
   22aa0:	70 e0       	ldi	r23, 0x00	; 0
   22aa2:	8b 81       	ldd	r24, Y+3	; 0x03
   22aa4:	48 2f       	mov	r20, r24
   22aa6:	50 e0       	ldi	r21, 0x00	; 0
   22aa8:	80 e4       	ldi	r24, 0x40	; 64
   22aaa:	91 e0       	ldi	r25, 0x01	; 1
   22aac:	48 9f       	mul	r20, r24
   22aae:	90 01       	movw	r18, r0
   22ab0:	49 9f       	mul	r20, r25
   22ab2:	30 0d       	add	r19, r0
   22ab4:	58 9f       	mul	r21, r24
   22ab6:	30 0d       	add	r19, r0
   22ab8:	11 24       	eor	r1, r1
   22aba:	cb 01       	movw	r24, r22
   22abc:	96 95       	lsr	r25
   22abe:	98 2f       	mov	r25, r24
   22ac0:	88 27       	eor	r24, r24
   22ac2:	97 95       	ror	r25
   22ac4:	87 95       	ror	r24
   22ac6:	ac 01       	movw	r20, r24
   22ac8:	44 0f       	add	r20, r20
   22aca:	55 1f       	adc	r21, r21
   22acc:	44 0f       	add	r20, r20
   22ace:	55 1f       	adc	r21, r21
   22ad0:	84 0f       	add	r24, r20
   22ad2:	95 1f       	adc	r25, r21
   22ad4:	82 0f       	add	r24, r18
   22ad6:	93 1f       	adc	r25, r19
   22ad8:	8a 52       	subi	r24, 0x2A	; 42
   22ada:	92 4d       	sbci	r25, 0xD2	; 210
   22adc:	0d e7       	ldi	r16, 0x7D	; 125
   22ade:	11 e0       	ldi	r17, 0x01	; 1
   22ae0:	20 e4       	ldi	r18, 0x40	; 64
   22ae2:	31 e0       	ldi	r19, 0x01	; 1
   22ae4:	ac 01       	movw	r20, r24
   22ae6:	61 e0       	ldi	r22, 0x01	; 1
   22ae8:	89 81       	ldd	r24, Y+1	; 0x01
   22aea:	0e 94 1a bc 	call	0x17834	; 0x17834 <udd_ep_run>
   22aee:	24 96       	adiw	r28, 0x04	; 4
   22af0:	cd bf       	out	0x3d, r28	; 61
   22af2:	de bf       	out	0x3e, r29	; 62
   22af4:	df 91       	pop	r29
   22af6:	cf 91       	pop	r28
   22af8:	1f 91       	pop	r17
   22afa:	0f 91       	pop	r16
   22afc:	08 95       	ret

00022afe <udi_cdc_data_received>:
   22afe:	0f 93       	push	r16
   22b00:	1f 93       	push	r17
   22b02:	cf 93       	push	r28
   22b04:	df 93       	push	r29
   22b06:	00 d0       	rcall	.+0      	; 0x22b08 <udi_cdc_data_received+0xa>
   22b08:	00 d0       	rcall	.+0      	; 0x22b0a <udi_cdc_data_received+0xc>
   22b0a:	cd b7       	in	r28, 0x3d	; 61
   22b0c:	de b7       	in	r29, 0x3e	; 62
   22b0e:	8b 83       	std	Y+3, r24	; 0x03
   22b10:	6c 83       	std	Y+4, r22	; 0x04
   22b12:	7d 83       	std	Y+5, r23	; 0x05
   22b14:	4e 83       	std	Y+6, r20	; 0x06
   22b16:	8e 81       	ldd	r24, Y+6	; 0x06
   22b18:	88 2f       	mov	r24, r24
   22b1a:	90 e0       	ldi	r25, 0x00	; 0
   22b1c:	02 97       	sbiw	r24, 0x02	; 2
   22b1e:	11 f4       	brne	.+4      	; 0x22b24 <udi_cdc_data_received+0x26>
   22b20:	19 82       	std	Y+1, r1	; 0x01
   22b22:	02 c0       	rjmp	.+4      	; 0x22b28 <udi_cdc_data_received+0x2a>
   22b24:	19 82       	std	Y+1, r1	; 0x01
   22b26:	00 00       	nop
   22b28:	8b 81       	ldd	r24, Y+3	; 0x03
   22b2a:	88 23       	and	r24, r24
   22b2c:	09 f0       	breq	.+2      	; 0x22b30 <udi_cdc_data_received+0x32>
   22b2e:	57 c0       	rjmp	.+174    	; 0x22bde <udi_cdc_data_received+0xe0>
   22b30:	89 81       	ldd	r24, Y+1	; 0x01
   22b32:	88 2f       	mov	r24, r24
   22b34:	90 e0       	ldi	r25, 0x00	; 0
   22b36:	86 5a       	subi	r24, 0xA6	; 166
   22b38:	9f 4c       	sbci	r25, 0xCF	; 207
   22b3a:	fc 01       	movw	r30, r24
   22b3c:	90 81       	ld	r25, Z
   22b3e:	81 e0       	ldi	r24, 0x01	; 1
   22b40:	99 23       	and	r25, r25
   22b42:	09 f0       	breq	.+2      	; 0x22b46 <udi_cdc_data_received+0x48>
   22b44:	80 e0       	ldi	r24, 0x00	; 0
   22b46:	8a 83       	std	Y+2, r24	; 0x02
   22b48:	8c 81       	ldd	r24, Y+4	; 0x04
   22b4a:	9d 81       	ldd	r25, Y+5	; 0x05
   22b4c:	89 2b       	or	r24, r25
   22b4e:	51 f5       	brne	.+84     	; 0x22ba4 <udi_cdc_data_received+0xa6>
   22b50:	89 81       	ldd	r24, Y+1	; 0x01
   22b52:	68 2f       	mov	r22, r24
   22b54:	70 e0       	ldi	r23, 0x00	; 0
   22b56:	8a 81       	ldd	r24, Y+2	; 0x02
   22b58:	48 2f       	mov	r20, r24
   22b5a:	50 e0       	ldi	r21, 0x00	; 0
   22b5c:	80 e4       	ldi	r24, 0x40	; 64
   22b5e:	91 e0       	ldi	r25, 0x01	; 1
   22b60:	48 9f       	mul	r20, r24
   22b62:	90 01       	movw	r18, r0
   22b64:	49 9f       	mul	r20, r25
   22b66:	30 0d       	add	r19, r0
   22b68:	58 9f       	mul	r21, r24
   22b6a:	30 0d       	add	r19, r0
   22b6c:	11 24       	eor	r1, r1
   22b6e:	cb 01       	movw	r24, r22
   22b70:	96 95       	lsr	r25
   22b72:	98 2f       	mov	r25, r24
   22b74:	88 27       	eor	r24, r24
   22b76:	97 95       	ror	r25
   22b78:	87 95       	ror	r24
   22b7a:	ac 01       	movw	r20, r24
   22b7c:	44 0f       	add	r20, r20
   22b7e:	55 1f       	adc	r21, r21
   22b80:	44 0f       	add	r20, r20
   22b82:	55 1f       	adc	r21, r21
   22b84:	84 0f       	add	r24, r20
   22b86:	95 1f       	adc	r25, r21
   22b88:	82 0f       	add	r24, r18
   22b8a:	93 1f       	adc	r25, r19
   22b8c:	8a 52       	subi	r24, 0x2A	; 42
   22b8e:	92 4d       	sbci	r25, 0xD2	; 210
   22b90:	0d e7       	ldi	r16, 0x7D	; 125
   22b92:	11 e0       	ldi	r17, 0x01	; 1
   22b94:	20 e4       	ldi	r18, 0x40	; 64
   22b96:	31 e0       	ldi	r19, 0x01	; 1
   22b98:	ac 01       	movw	r20, r24
   22b9a:	61 e0       	ldi	r22, 0x01	; 1
   22b9c:	8e 81       	ldd	r24, Y+6	; 0x06
   22b9e:	0e 94 1a bc 	call	0x17834	; 0x17834 <udd_ep_run>
   22ba2:	1e c0       	rjmp	.+60     	; 0x22be0 <udi_cdc_data_received+0xe2>
   22ba4:	89 81       	ldd	r24, Y+1	; 0x01
   22ba6:	28 2f       	mov	r18, r24
   22ba8:	30 e0       	ldi	r19, 0x00	; 0
   22baa:	8a 81       	ldd	r24, Y+2	; 0x02
   22bac:	88 2f       	mov	r24, r24
   22bae:	90 e0       	ldi	r25, 0x00	; 0
   22bb0:	22 0f       	add	r18, r18
   22bb2:	33 1f       	adc	r19, r19
   22bb4:	82 0f       	add	r24, r18
   22bb6:	93 1f       	adc	r25, r19
   22bb8:	88 0f       	add	r24, r24
   22bba:	99 1f       	adc	r25, r25
   22bbc:	8a 5a       	subi	r24, 0xAA	; 170
   22bbe:	9f 4c       	sbci	r25, 0xCF	; 207
   22bc0:	2c 81       	ldd	r18, Y+4	; 0x04
   22bc2:	3d 81       	ldd	r19, Y+5	; 0x05
   22bc4:	fc 01       	movw	r30, r24
   22bc6:	20 83       	st	Z, r18
   22bc8:	31 83       	std	Z+1, r19	; 0x01
   22bca:	89 81       	ldd	r24, Y+1	; 0x01
   22bcc:	88 2f       	mov	r24, r24
   22bce:	90 e0       	ldi	r25, 0x00	; 0
   22bd0:	83 5a       	subi	r24, 0xA3	; 163
   22bd2:	9f 4c       	sbci	r25, 0xCF	; 207
   22bd4:	fc 01       	movw	r30, r24
   22bd6:	10 82       	st	Z, r1
   22bd8:	89 81       	ldd	r24, Y+1	; 0x01
   22bda:	ef de       	rcall	.-546    	; 0x229ba <udi_cdc_rx_start>
   22bdc:	01 c0       	rjmp	.+2      	; 0x22be0 <udi_cdc_data_received+0xe2>
   22bde:	00 00       	nop
   22be0:	26 96       	adiw	r28, 0x06	; 6
   22be2:	cd bf       	out	0x3d, r28	; 61
   22be4:	de bf       	out	0x3e, r29	; 62
   22be6:	df 91       	pop	r29
   22be8:	cf 91       	pop	r28
   22bea:	1f 91       	pop	r17
   22bec:	0f 91       	pop	r16
   22bee:	08 95       	ret

00022bf0 <udi_cdc_data_sent>:
   22bf0:	cf 93       	push	r28
   22bf2:	df 93       	push	r29
   22bf4:	cd b7       	in	r28, 0x3d	; 61
   22bf6:	de b7       	in	r29, 0x3e	; 62
   22bf8:	25 97       	sbiw	r28, 0x05	; 5
   22bfa:	cd bf       	out	0x3d, r28	; 61
   22bfc:	de bf       	out	0x3e, r29	; 62
   22bfe:	8a 83       	std	Y+2, r24	; 0x02
   22c00:	6b 83       	std	Y+3, r22	; 0x03
   22c02:	7c 83       	std	Y+4, r23	; 0x04
   22c04:	4d 83       	std	Y+5, r20	; 0x05
   22c06:	8d 81       	ldd	r24, Y+5	; 0x05
   22c08:	88 2f       	mov	r24, r24
   22c0a:	90 e0       	ldi	r25, 0x00	; 0
   22c0c:	81 38       	cpi	r24, 0x81	; 129
   22c0e:	91 05       	cpc	r25, r1
   22c10:	11 f4       	brne	.+4      	; 0x22c16 <udi_cdc_data_sent+0x26>
   22c12:	19 82       	std	Y+1, r1	; 0x01
   22c14:	02 c0       	rjmp	.+4      	; 0x22c1a <udi_cdc_data_sent+0x2a>
   22c16:	19 82       	std	Y+1, r1	; 0x01
   22c18:	00 00       	nop
   22c1a:	8a 81       	ldd	r24, Y+2	; 0x02
   22c1c:	88 23       	and	r24, r24
   22c1e:	99 f5       	brne	.+102    	; 0x22c86 <udi_cdc_data_sent+0x96>
   22c20:	89 81       	ldd	r24, Y+1	; 0x01
   22c22:	28 2f       	mov	r18, r24
   22c24:	30 e0       	ldi	r19, 0x00	; 0
   22c26:	89 81       	ldd	r24, Y+1	; 0x01
   22c28:	88 2f       	mov	r24, r24
   22c2a:	90 e0       	ldi	r25, 0x00	; 0
   22c2c:	8e 51       	subi	r24, 0x1E	; 30
   22c2e:	9d 4c       	sbci	r25, 0xCD	; 205
   22c30:	fc 01       	movw	r30, r24
   22c32:	90 81       	ld	r25, Z
   22c34:	81 e0       	ldi	r24, 0x01	; 1
   22c36:	99 23       	and	r25, r25
   22c38:	09 f0       	breq	.+2      	; 0x22c3c <udi_cdc_data_sent+0x4c>
   22c3a:	80 e0       	ldi	r24, 0x00	; 0
   22c3c:	88 2f       	mov	r24, r24
   22c3e:	90 e0       	ldi	r25, 0x00	; 0
   22c40:	22 0f       	add	r18, r18
   22c42:	33 1f       	adc	r19, r19
   22c44:	82 0f       	add	r24, r18
   22c46:	93 1f       	adc	r25, r19
   22c48:	88 0f       	add	r24, r24
   22c4a:	99 1f       	adc	r25, r25
   22c4c:	82 52       	subi	r24, 0x22	; 34
   22c4e:	9d 4c       	sbci	r25, 0xCD	; 205
   22c50:	fc 01       	movw	r30, r24
   22c52:	10 82       	st	Z, r1
   22c54:	11 82       	std	Z+1, r1	; 0x01
   22c56:	89 81       	ldd	r24, Y+1	; 0x01
   22c58:	88 2f       	mov	r24, r24
   22c5a:	90 e0       	ldi	r25, 0x00	; 0
   22c5c:	8a 51       	subi	r24, 0x1A	; 26
   22c5e:	9d 4c       	sbci	r25, 0xCD	; 205
   22c60:	fc 01       	movw	r30, r24
   22c62:	10 82       	st	Z, r1
   22c64:	89 81       	ldd	r24, Y+1	; 0x01
   22c66:	88 2f       	mov	r24, r24
   22c68:	90 e0       	ldi	r25, 0x00	; 0
   22c6a:	8b 51       	subi	r24, 0x1B	; 27
   22c6c:	9d 4c       	sbci	r25, 0xCD	; 205
   22c6e:	fc 01       	movw	r30, r24
   22c70:	10 82       	st	Z, r1
   22c72:	8b 81       	ldd	r24, Y+3	; 0x03
   22c74:	9c 81       	ldd	r25, Y+4	; 0x04
   22c76:	89 2b       	or	r24, r25
   22c78:	19 f0       	breq	.+6      	; 0x22c80 <udi_cdc_data_sent+0x90>
   22c7a:	89 81       	ldd	r24, Y+1	; 0x01
   22c7c:	0e 94 9e 44 	call	0x893c	; 0x893c <usb_callback_tx_empty_notify>
   22c80:	89 81       	ldd	r24, Y+1	; 0x01
   22c82:	08 d0       	rcall	.+16     	; 0x22c94 <udi_cdc_tx_send>
   22c84:	01 c0       	rjmp	.+2      	; 0x22c88 <udi_cdc_data_sent+0x98>
   22c86:	00 00       	nop
   22c88:	25 96       	adiw	r28, 0x05	; 5
   22c8a:	cd bf       	out	0x3d, r28	; 61
   22c8c:	de bf       	out	0x3e, r29	; 62
   22c8e:	df 91       	pop	r29
   22c90:	cf 91       	pop	r28
   22c92:	08 95       	ret

00022c94 <udi_cdc_tx_send>:
   22c94:	0f 93       	push	r16
   22c96:	1f 93       	push	r17
   22c98:	cf 93       	push	r28
   22c9a:	df 93       	push	r29
   22c9c:	cd b7       	in	r28, 0x3d	; 61
   22c9e:	de b7       	in	r29, 0x3e	; 62
   22ca0:	25 97       	sbiw	r28, 0x05	; 5
   22ca2:	cd bf       	out	0x3d, r28	; 61
   22ca4:	de bf       	out	0x3e, r29	; 62
   22ca6:	8d 83       	std	Y+5, r24	; 0x05
   22ca8:	1d 82       	std	Y+5, r1	; 0x05
   22caa:	8d 81       	ldd	r24, Y+5	; 0x05
   22cac:	88 2f       	mov	r24, r24
   22cae:	90 e0       	ldi	r25, 0x00	; 0
   22cb0:	8b 51       	subi	r24, 0x1B	; 27
   22cb2:	9d 4c       	sbci	r25, 0xCD	; 205
   22cb4:	fc 01       	movw	r30, r24
   22cb6:	80 81       	ld	r24, Z
   22cb8:	88 23       	and	r24, r24
   22cba:	09 f0       	breq	.+2      	; 0x22cbe <udi_cdc_tx_send+0x2a>
   22cbc:	1d c1       	rjmp	.+570    	; 0x22ef8 <udi_cdc_tx_send+0x264>
   22cbe:	0e 94 e4 ba 	call	0x175c8	; 0x175c8 <udd_is_high_speed>
   22cc2:	88 23       	and	r24, r24
   22cc4:	81 f0       	breq	.+32     	; 0x22ce6 <udi_cdc_tx_send+0x52>
   22cc6:	8d 81       	ldd	r24, Y+5	; 0x05
   22cc8:	88 2f       	mov	r24, r24
   22cca:	90 e0       	ldi	r25, 0x00	; 0
   22ccc:	88 0f       	add	r24, r24
   22cce:	99 1f       	adc	r25, r25
   22cd0:	8d 51       	subi	r24, 0x1D	; 29
   22cd2:	9d 4c       	sbci	r25, 0xCD	; 205
   22cd4:	fc 01       	movw	r30, r24
   22cd6:	00 81       	ld	r16, Z
   22cd8:	11 81       	ldd	r17, Z+1	; 0x01
   22cda:	0e 94 12 bb 	call	0x17624	; 0x17624 <udd_get_micro_frame_number>
   22cde:	08 17       	cp	r16, r24
   22ce0:	19 07       	cpc	r17, r25
   22ce2:	89 f4       	brne	.+34     	; 0x22d06 <udi_cdc_tx_send+0x72>
   22ce4:	0c c1       	rjmp	.+536    	; 0x22efe <udi_cdc_tx_send+0x26a>
   22ce6:	8d 81       	ldd	r24, Y+5	; 0x05
   22ce8:	88 2f       	mov	r24, r24
   22cea:	90 e0       	ldi	r25, 0x00	; 0
   22cec:	88 0f       	add	r24, r24
   22cee:	99 1f       	adc	r25, r25
   22cf0:	8d 51       	subi	r24, 0x1D	; 29
   22cf2:	9d 4c       	sbci	r25, 0xCD	; 205
   22cf4:	fc 01       	movw	r30, r24
   22cf6:	00 81       	ld	r16, Z
   22cf8:	11 81       	ldd	r17, Z+1	; 0x01
   22cfa:	0e 94 07 bb 	call	0x1760e	; 0x1760e <udd_get_frame_number>
   22cfe:	08 17       	cp	r16, r24
   22d00:	19 07       	cpc	r17, r25
   22d02:	09 f4       	brne	.+2      	; 0x22d06 <udi_cdc_tx_send+0x72>
   22d04:	fb c0       	rjmp	.+502    	; 0x22efc <udi_cdc_tx_send+0x268>
   22d06:	a9 db       	rcall	.-2222   	; 0x2245a <cpu_irq_save>
   22d08:	8b 83       	std	Y+3, r24	; 0x03
   22d0a:	8d 81       	ldd	r24, Y+5	; 0x05
   22d0c:	88 2f       	mov	r24, r24
   22d0e:	90 e0       	ldi	r25, 0x00	; 0
   22d10:	8e 51       	subi	r24, 0x1E	; 30
   22d12:	9d 4c       	sbci	r25, 0xCD	; 205
   22d14:	fc 01       	movw	r30, r24
   22d16:	80 81       	ld	r24, Z
   22d18:	89 83       	std	Y+1, r24	; 0x01
   22d1a:	8d 81       	ldd	r24, Y+5	; 0x05
   22d1c:	28 2f       	mov	r18, r24
   22d1e:	30 e0       	ldi	r19, 0x00	; 0
   22d20:	89 81       	ldd	r24, Y+1	; 0x01
   22d22:	88 2f       	mov	r24, r24
   22d24:	90 e0       	ldi	r25, 0x00	; 0
   22d26:	22 0f       	add	r18, r18
   22d28:	33 1f       	adc	r19, r19
   22d2a:	82 0f       	add	r24, r18
   22d2c:	93 1f       	adc	r25, r19
   22d2e:	88 0f       	add	r24, r24
   22d30:	99 1f       	adc	r25, r25
   22d32:	82 52       	subi	r24, 0x22	; 34
   22d34:	9d 4c       	sbci	r25, 0xCD	; 205
   22d36:	fc 01       	movw	r30, r24
   22d38:	80 81       	ld	r24, Z
   22d3a:	91 81       	ldd	r25, Z+1	; 0x01
   22d3c:	89 2b       	or	r24, r25
   22d3e:	29 f5       	brne	.+74     	; 0x22d8a <udi_cdc_tx_send+0xf6>
   22d40:	80 91 e8 32 	lds	r24, 0x32E8	; 0x8032e8 <sof_zlp_counter.5059>
   22d44:	90 91 e9 32 	lds	r25, 0x32E9	; 0x8032e9 <sof_zlp_counter.5059+0x1>
   22d48:	01 96       	adiw	r24, 0x01	; 1
   22d4a:	80 93 e8 32 	sts	0x32E8, r24	; 0x8032e8 <sof_zlp_counter.5059>
   22d4e:	90 93 e9 32 	sts	0x32E9, r25	; 0x8032e9 <sof_zlp_counter.5059+0x1>
   22d52:	0e 94 e4 ba 	call	0x175c8	; 0x175c8 <udd_is_high_speed>
   22d56:	98 2f       	mov	r25, r24
   22d58:	81 e0       	ldi	r24, 0x01	; 1
   22d5a:	89 27       	eor	r24, r25
   22d5c:	88 23       	and	r24, r24
   22d5e:	39 f0       	breq	.+14     	; 0x22d6e <udi_cdc_tx_send+0xda>
   22d60:	80 91 e8 32 	lds	r24, 0x32E8	; 0x8032e8 <sof_zlp_counter.5059>
   22d64:	90 91 e9 32 	lds	r25, 0x32E9	; 0x8032e9 <sof_zlp_counter.5059+0x1>
   22d68:	84 36       	cpi	r24, 0x64	; 100
   22d6a:	91 05       	cpc	r25, r1
   22d6c:	58 f0       	brcs	.+22     	; 0x22d84 <udi_cdc_tx_send+0xf0>
   22d6e:	0e 94 e4 ba 	call	0x175c8	; 0x175c8 <udd_is_high_speed>
   22d72:	88 23       	and	r24, r24
   22d74:	51 f0       	breq	.+20     	; 0x22d8a <udi_cdc_tx_send+0xf6>
   22d76:	80 91 e8 32 	lds	r24, 0x32E8	; 0x8032e8 <sof_zlp_counter.5059>
   22d7a:	90 91 e9 32 	lds	r25, 0x32E9	; 0x8032e9 <sof_zlp_counter.5059+0x1>
   22d7e:	80 32       	cpi	r24, 0x20	; 32
   22d80:	93 40       	sbci	r25, 0x03	; 3
   22d82:	18 f4       	brcc	.+6      	; 0x22d8a <udi_cdc_tx_send+0xf6>
   22d84:	8b 81       	ldd	r24, Y+3	; 0x03
   22d86:	79 db       	rcall	.-2318   	; 0x2247a <cpu_irq_restore>
   22d88:	ba c0       	rjmp	.+372    	; 0x22efe <udi_cdc_tx_send+0x26a>
   22d8a:	10 92 e8 32 	sts	0x32E8, r1	; 0x8032e8 <sof_zlp_counter.5059>
   22d8e:	10 92 e9 32 	sts	0x32E9, r1	; 0x8032e9 <sof_zlp_counter.5059+0x1>
   22d92:	8d 81       	ldd	r24, Y+5	; 0x05
   22d94:	88 2f       	mov	r24, r24
   22d96:	90 e0       	ldi	r25, 0x00	; 0
   22d98:	8a 51       	subi	r24, 0x1A	; 26
   22d9a:	9d 4c       	sbci	r25, 0xCD	; 205
   22d9c:	fc 01       	movw	r30, r24
   22d9e:	90 81       	ld	r25, Z
   22da0:	81 e0       	ldi	r24, 0x01	; 1
   22da2:	89 27       	eor	r24, r25
   22da4:	88 23       	and	r24, r24
   22da6:	69 f0       	breq	.+26     	; 0x22dc2 <udi_cdc_tx_send+0x12e>
   22da8:	8d 81       	ldd	r24, Y+5	; 0x05
   22daa:	88 2f       	mov	r24, r24
   22dac:	90 e0       	ldi	r25, 0x00	; 0
   22dae:	21 e0       	ldi	r18, 0x01	; 1
   22db0:	39 81       	ldd	r19, Y+1	; 0x01
   22db2:	33 23       	and	r19, r19
   22db4:	09 f0       	breq	.+2      	; 0x22db8 <udi_cdc_tx_send+0x124>
   22db6:	20 e0       	ldi	r18, 0x00	; 0
   22db8:	8e 51       	subi	r24, 0x1E	; 30
   22dba:	9d 4c       	sbci	r25, 0xCD	; 205
   22dbc:	fc 01       	movw	r30, r24
   22dbe:	20 83       	st	Z, r18
   22dc0:	06 c0       	rjmp	.+12     	; 0x22dce <udi_cdc_tx_send+0x13a>
   22dc2:	81 e0       	ldi	r24, 0x01	; 1
   22dc4:	99 81       	ldd	r25, Y+1	; 0x01
   22dc6:	99 23       	and	r25, r25
   22dc8:	09 f0       	breq	.+2      	; 0x22dcc <udi_cdc_tx_send+0x138>
   22dca:	80 e0       	ldi	r24, 0x00	; 0
   22dcc:	89 83       	std	Y+1, r24	; 0x01
   22dce:	8d 81       	ldd	r24, Y+5	; 0x05
   22dd0:	88 2f       	mov	r24, r24
   22dd2:	90 e0       	ldi	r25, 0x00	; 0
   22dd4:	8b 51       	subi	r24, 0x1B	; 27
   22dd6:	9d 4c       	sbci	r25, 0xCD	; 205
   22dd8:	21 e0       	ldi	r18, 0x01	; 1
   22dda:	fc 01       	movw	r30, r24
   22ddc:	20 83       	st	Z, r18
   22dde:	8b 81       	ldd	r24, Y+3	; 0x03
   22de0:	4c db       	rcall	.-2408   	; 0x2247a <cpu_irq_restore>
   22de2:	8d 81       	ldd	r24, Y+5	; 0x05
   22de4:	28 2f       	mov	r18, r24
   22de6:	30 e0       	ldi	r19, 0x00	; 0
   22de8:	89 81       	ldd	r24, Y+1	; 0x01
   22dea:	88 2f       	mov	r24, r24
   22dec:	90 e0       	ldi	r25, 0x00	; 0
   22dee:	22 0f       	add	r18, r18
   22df0:	33 1f       	adc	r19, r19
   22df2:	82 0f       	add	r24, r18
   22df4:	93 1f       	adc	r25, r19
   22df6:	88 0f       	add	r24, r24
   22df8:	99 1f       	adc	r25, r25
   22dfa:	82 52       	subi	r24, 0x22	; 34
   22dfc:	9d 4c       	sbci	r25, 0xCD	; 205
   22dfe:	fc 01       	movw	r30, r24
   22e00:	80 81       	ld	r24, Z
   22e02:	91 81       	ldd	r25, Z+1	; 0x01
   22e04:	21 e0       	ldi	r18, 0x01	; 1
   22e06:	80 34       	cpi	r24, 0x40	; 64
   22e08:	91 40       	sbci	r25, 0x01	; 1
   22e0a:	09 f4       	brne	.+2      	; 0x22e0e <udi_cdc_tx_send+0x17a>
   22e0c:	20 e0       	ldi	r18, 0x00	; 0
   22e0e:	2c 83       	std	Y+4, r18	; 0x04
   22e10:	8c 81       	ldd	r24, Y+4	; 0x04
   22e12:	88 23       	and	r24, r24
   22e14:	11 f1       	breq	.+68     	; 0x22e5a <udi_cdc_tx_send+0x1c6>
   22e16:	0e 94 e4 ba 	call	0x175c8	; 0x175c8 <udd_is_high_speed>
   22e1a:	88 23       	and	r24, r24
   22e1c:	79 f0       	breq	.+30     	; 0x22e3c <udi_cdc_tx_send+0x1a8>
   22e1e:	8d 81       	ldd	r24, Y+5	; 0x05
   22e20:	08 2f       	mov	r16, r24
   22e22:	10 e0       	ldi	r17, 0x00	; 0
   22e24:	0e 94 12 bb 	call	0x17624	; 0x17624 <udd_get_micro_frame_number>
   22e28:	9c 01       	movw	r18, r24
   22e2a:	c8 01       	movw	r24, r16
   22e2c:	88 0f       	add	r24, r24
   22e2e:	99 1f       	adc	r25, r25
   22e30:	8d 51       	subi	r24, 0x1D	; 29
   22e32:	9d 4c       	sbci	r25, 0xCD	; 205
   22e34:	fc 01       	movw	r30, r24
   22e36:	20 83       	st	Z, r18
   22e38:	31 83       	std	Z+1, r19	; 0x01
   22e3a:	19 c0       	rjmp	.+50     	; 0x22e6e <udi_cdc_tx_send+0x1da>
   22e3c:	8d 81       	ldd	r24, Y+5	; 0x05
   22e3e:	08 2f       	mov	r16, r24
   22e40:	10 e0       	ldi	r17, 0x00	; 0
   22e42:	0e 94 07 bb 	call	0x1760e	; 0x1760e <udd_get_frame_number>
   22e46:	9c 01       	movw	r18, r24
   22e48:	c8 01       	movw	r24, r16
   22e4a:	88 0f       	add	r24, r24
   22e4c:	99 1f       	adc	r25, r25
   22e4e:	8d 51       	subi	r24, 0x1D	; 29
   22e50:	9d 4c       	sbci	r25, 0xCD	; 205
   22e52:	fc 01       	movw	r30, r24
   22e54:	20 83       	st	Z, r18
   22e56:	31 83       	std	Z+1, r19	; 0x01
   22e58:	0a c0       	rjmp	.+20     	; 0x22e6e <udi_cdc_tx_send+0x1da>
   22e5a:	8d 81       	ldd	r24, Y+5	; 0x05
   22e5c:	88 2f       	mov	r24, r24
   22e5e:	90 e0       	ldi	r25, 0x00	; 0
   22e60:	88 0f       	add	r24, r24
   22e62:	99 1f       	adc	r25, r25
   22e64:	8d 51       	subi	r24, 0x1D	; 29
   22e66:	9d 4c       	sbci	r25, 0xCD	; 205
   22e68:	fc 01       	movw	r30, r24
   22e6a:	10 82       	st	Z, r1
   22e6c:	11 82       	std	Z+1, r1	; 0x01
   22e6e:	8d 81       	ldd	r24, Y+5	; 0x05
   22e70:	88 2f       	mov	r24, r24
   22e72:	90 e0       	ldi	r25, 0x00	; 0
   22e74:	89 2b       	or	r24, r25
   22e76:	19 f4       	brne	.+6      	; 0x22e7e <udi_cdc_tx_send+0x1ea>
   22e78:	81 e8       	ldi	r24, 0x81	; 129
   22e7a:	8a 83       	std	Y+2, r24	; 0x02
   22e7c:	03 c0       	rjmp	.+6      	; 0x22e84 <udi_cdc_tx_send+0x1f0>
   22e7e:	81 e8       	ldi	r24, 0x81	; 129
   22e80:	8a 83       	std	Y+2, r24	; 0x02
   22e82:	00 00       	nop
   22e84:	8d 81       	ldd	r24, Y+5	; 0x05
   22e86:	28 2f       	mov	r18, r24
   22e88:	30 e0       	ldi	r19, 0x00	; 0
   22e8a:	89 81       	ldd	r24, Y+1	; 0x01
   22e8c:	88 2f       	mov	r24, r24
   22e8e:	90 e0       	ldi	r25, 0x00	; 0
   22e90:	22 0f       	add	r18, r18
   22e92:	33 1f       	adc	r19, r19
   22e94:	82 0f       	add	r24, r18
   22e96:	93 1f       	adc	r25, r19
   22e98:	88 0f       	add	r24, r24
   22e9a:	99 1f       	adc	r25, r25
   22e9c:	82 52       	subi	r24, 0x22	; 34
   22e9e:	9d 4c       	sbci	r25, 0xCD	; 205
   22ea0:	fc 01       	movw	r30, r24
   22ea2:	60 81       	ld	r22, Z
   22ea4:	71 81       	ldd	r23, Z+1	; 0x01
   22ea6:	8d 81       	ldd	r24, Y+5	; 0x05
   22ea8:	e8 2f       	mov	r30, r24
   22eaa:	f0 e0       	ldi	r31, 0x00	; 0
   22eac:	89 81       	ldd	r24, Y+1	; 0x01
   22eae:	48 2f       	mov	r20, r24
   22eb0:	50 e0       	ldi	r21, 0x00	; 0
   22eb2:	80 e4       	ldi	r24, 0x40	; 64
   22eb4:	91 e0       	ldi	r25, 0x01	; 1
   22eb6:	48 9f       	mul	r20, r24
   22eb8:	90 01       	movw	r18, r0
   22eba:	49 9f       	mul	r20, r25
   22ebc:	30 0d       	add	r19, r0
   22ebe:	58 9f       	mul	r21, r24
   22ec0:	30 0d       	add	r19, r0
   22ec2:	11 24       	eor	r1, r1
   22ec4:	cf 01       	movw	r24, r30
   22ec6:	96 95       	lsr	r25
   22ec8:	98 2f       	mov	r25, r24
   22eca:	88 27       	eor	r24, r24
   22ecc:	97 95       	ror	r25
   22ece:	87 95       	ror	r24
   22ed0:	ac 01       	movw	r20, r24
   22ed2:	44 0f       	add	r20, r20
   22ed4:	55 1f       	adc	r21, r21
   22ed6:	44 0f       	add	r20, r20
   22ed8:	55 1f       	adc	r21, r21
   22eda:	84 0f       	add	r24, r20
   22edc:	95 1f       	adc	r25, r21
   22ede:	82 0f       	add	r24, r18
   22ee0:	93 1f       	adc	r25, r19
   22ee2:	82 5a       	subi	r24, 0xA2	; 162
   22ee4:	9f 4c       	sbci	r25, 0xCF	; 207
   22ee6:	03 e7       	ldi	r16, 0x73	; 115
   22ee8:	11 e0       	ldi	r17, 0x01	; 1
   22eea:	9b 01       	movw	r18, r22
   22eec:	ac 01       	movw	r20, r24
   22eee:	6c 81       	ldd	r22, Y+4	; 0x04
   22ef0:	8a 81       	ldd	r24, Y+2	; 0x02
   22ef2:	0e 94 1a bc 	call	0x17834	; 0x17834 <udd_ep_run>
   22ef6:	03 c0       	rjmp	.+6      	; 0x22efe <udi_cdc_tx_send+0x26a>
   22ef8:	00 00       	nop
   22efa:	01 c0       	rjmp	.+2      	; 0x22efe <udi_cdc_tx_send+0x26a>
   22efc:	00 00       	nop
   22efe:	25 96       	adiw	r28, 0x05	; 5
   22f00:	cd bf       	out	0x3d, r28	; 61
   22f02:	de bf       	out	0x3e, r29	; 62
   22f04:	df 91       	pop	r29
   22f06:	cf 91       	pop	r28
   22f08:	1f 91       	pop	r17
   22f0a:	0f 91       	pop	r16
   22f0c:	08 95       	ret

00022f0e <udi_cdc_multi_get_nb_received_data>:
   22f0e:	cf 93       	push	r28
   22f10:	df 93       	push	r29
   22f12:	00 d0       	rcall	.+0      	; 0x22f14 <udi_cdc_multi_get_nb_received_data+0x6>
   22f14:	00 d0       	rcall	.+0      	; 0x22f16 <udi_cdc_multi_get_nb_received_data+0x8>
   22f16:	cd b7       	in	r28, 0x3d	; 61
   22f18:	de b7       	in	r29, 0x3e	; 62
   22f1a:	8e 83       	std	Y+6, r24	; 0x06
   22f1c:	1e 82       	std	Y+6, r1	; 0x06
   22f1e:	9d da       	rcall	.-2758   	; 0x2245a <cpu_irq_save>
   22f20:	89 83       	std	Y+1, r24	; 0x01
   22f22:	8e 81       	ldd	r24, Y+6	; 0x06
   22f24:	88 2f       	mov	r24, r24
   22f26:	90 e0       	ldi	r25, 0x00	; 0
   22f28:	88 0f       	add	r24, r24
   22f2a:	99 1f       	adc	r25, r25
   22f2c:	85 5a       	subi	r24, 0xA5	; 165
   22f2e:	9f 4c       	sbci	r25, 0xCF	; 207
   22f30:	fc 01       	movw	r30, r24
   22f32:	80 81       	ld	r24, Z
   22f34:	91 81       	ldd	r25, Z+1	; 0x01
   22f36:	8a 83       	std	Y+2, r24	; 0x02
   22f38:	9b 83       	std	Y+3, r25	; 0x03
   22f3a:	8e 81       	ldd	r24, Y+6	; 0x06
   22f3c:	28 2f       	mov	r18, r24
   22f3e:	30 e0       	ldi	r19, 0x00	; 0
   22f40:	8e 81       	ldd	r24, Y+6	; 0x06
   22f42:	88 2f       	mov	r24, r24
   22f44:	90 e0       	ldi	r25, 0x00	; 0
   22f46:	86 5a       	subi	r24, 0xA6	; 166
   22f48:	9f 4c       	sbci	r25, 0xCF	; 207
   22f4a:	fc 01       	movw	r30, r24
   22f4c:	80 81       	ld	r24, Z
   22f4e:	88 2f       	mov	r24, r24
   22f50:	90 e0       	ldi	r25, 0x00	; 0
   22f52:	22 0f       	add	r18, r18
   22f54:	33 1f       	adc	r19, r19
   22f56:	82 0f       	add	r24, r18
   22f58:	93 1f       	adc	r25, r19
   22f5a:	88 0f       	add	r24, r24
   22f5c:	99 1f       	adc	r25, r25
   22f5e:	8a 5a       	subi	r24, 0xAA	; 170
   22f60:	9f 4c       	sbci	r25, 0xCF	; 207
   22f62:	fc 01       	movw	r30, r24
   22f64:	20 81       	ld	r18, Z
   22f66:	31 81       	ldd	r19, Z+1	; 0x01
   22f68:	8a 81       	ldd	r24, Y+2	; 0x02
   22f6a:	9b 81       	ldd	r25, Y+3	; 0x03
   22f6c:	a9 01       	movw	r20, r18
   22f6e:	48 1b       	sub	r20, r24
   22f70:	59 0b       	sbc	r21, r25
   22f72:	ca 01       	movw	r24, r20
   22f74:	8c 83       	std	Y+4, r24	; 0x04
   22f76:	9d 83       	std	Y+5, r25	; 0x05
   22f78:	89 81       	ldd	r24, Y+1	; 0x01
   22f7a:	7f da       	rcall	.-2818   	; 0x2247a <cpu_irq_restore>
   22f7c:	8c 81       	ldd	r24, Y+4	; 0x04
   22f7e:	9d 81       	ldd	r25, Y+5	; 0x05
   22f80:	26 96       	adiw	r28, 0x06	; 6
   22f82:	cd bf       	out	0x3d, r28	; 61
   22f84:	de bf       	out	0x3e, r29	; 62
   22f86:	df 91       	pop	r29
   22f88:	cf 91       	pop	r28
   22f8a:	08 95       	ret

00022f8c <udi_cdc_get_nb_received_data>:
   22f8c:	cf 93       	push	r28
   22f8e:	df 93       	push	r29
   22f90:	cd b7       	in	r28, 0x3d	; 61
   22f92:	de b7       	in	r29, 0x3e	; 62
   22f94:	80 e0       	ldi	r24, 0x00	; 0
   22f96:	bb df       	rcall	.-138    	; 0x22f0e <udi_cdc_multi_get_nb_received_data>
   22f98:	df 91       	pop	r29
   22f9a:	cf 91       	pop	r28
   22f9c:	08 95       	ret

00022f9e <udi_cdc_multi_is_rx_ready>:
   22f9e:	cf 93       	push	r28
   22fa0:	df 93       	push	r29
   22fa2:	1f 92       	push	r1
   22fa4:	cd b7       	in	r28, 0x3d	; 61
   22fa6:	de b7       	in	r29, 0x3e	; 62
   22fa8:	89 83       	std	Y+1, r24	; 0x01
   22faa:	89 81       	ldd	r24, Y+1	; 0x01
   22fac:	b0 df       	rcall	.-160    	; 0x22f0e <udi_cdc_multi_get_nb_received_data>
   22fae:	21 e0       	ldi	r18, 0x01	; 1
   22fb0:	89 2b       	or	r24, r25
   22fb2:	09 f4       	brne	.+2      	; 0x22fb6 <udi_cdc_multi_is_rx_ready+0x18>
   22fb4:	20 e0       	ldi	r18, 0x00	; 0
   22fb6:	82 2f       	mov	r24, r18
   22fb8:	0f 90       	pop	r0
   22fba:	df 91       	pop	r29
   22fbc:	cf 91       	pop	r28
   22fbe:	08 95       	ret

00022fc0 <udi_cdc_multi_getc>:
   22fc0:	cf 93       	push	r28
   22fc2:	df 93       	push	r29
   22fc4:	cd b7       	in	r28, 0x3d	; 61
   22fc6:	de b7       	in	r29, 0x3e	; 62
   22fc8:	29 97       	sbiw	r28, 0x09	; 9
   22fca:	cd bf       	out	0x3d, r28	; 61
   22fcc:	de bf       	out	0x3e, r29	; 62
   22fce:	89 87       	std	Y+9, r24	; 0x09
   22fd0:	19 82       	std	Y+1, r1	; 0x01
   22fd2:	1a 82       	std	Y+2, r1	; 0x02
   22fd4:	19 86       	std	Y+9, r1	; 0x09
   22fd6:	89 85       	ldd	r24, Y+9	; 0x09
   22fd8:	28 2f       	mov	r18, r24
   22fda:	30 e0       	ldi	r19, 0x00	; 0
   22fdc:	c9 01       	movw	r24, r18
   22fde:	88 0f       	add	r24, r24
   22fe0:	99 1f       	adc	r25, r25
   22fe2:	88 0f       	add	r24, r24
   22fe4:	99 1f       	adc	r25, r25
   22fe6:	88 0f       	add	r24, r24
   22fe8:	99 1f       	adc	r25, r25
   22fea:	82 1b       	sub	r24, r18
   22fec:	93 0b       	sbc	r25, r19
   22fee:	8c 53       	subi	r24, 0x3C	; 60
   22ff0:	92 4d       	sbci	r25, 0xD2	; 210
   22ff2:	fc 01       	movw	r30, r24
   22ff4:	90 81       	ld	r25, Z
   22ff6:	81 e0       	ldi	r24, 0x01	; 1
   22ff8:	99 30       	cpi	r25, 0x09	; 9
   22ffa:	09 f0       	breq	.+2      	; 0x22ffe <udi_cdc_multi_getc+0x3e>
   22ffc:	80 e0       	ldi	r24, 0x00	; 0
   22ffe:	8b 83       	std	Y+3, r24	; 0x03
   23000:	2c da       	rcall	.-2984   	; 0x2245a <cpu_irq_save>
   23002:	8c 83       	std	Y+4, r24	; 0x04
   23004:	89 85       	ldd	r24, Y+9	; 0x09
   23006:	88 2f       	mov	r24, r24
   23008:	90 e0       	ldi	r25, 0x00	; 0
   2300a:	88 0f       	add	r24, r24
   2300c:	99 1f       	adc	r25, r25
   2300e:	85 5a       	subi	r24, 0xA5	; 165
   23010:	9f 4c       	sbci	r25, 0xCF	; 207
   23012:	fc 01       	movw	r30, r24
   23014:	80 81       	ld	r24, Z
   23016:	91 81       	ldd	r25, Z+1	; 0x01
   23018:	8d 83       	std	Y+5, r24	; 0x05
   2301a:	9e 83       	std	Y+6, r25	; 0x06
   2301c:	89 85       	ldd	r24, Y+9	; 0x09
   2301e:	88 2f       	mov	r24, r24
   23020:	90 e0       	ldi	r25, 0x00	; 0
   23022:	86 5a       	subi	r24, 0xA6	; 166
   23024:	9f 4c       	sbci	r25, 0xCF	; 207
   23026:	fc 01       	movw	r30, r24
   23028:	80 81       	ld	r24, Z
   2302a:	8f 83       	std	Y+7, r24	; 0x07
   2302c:	89 85       	ldd	r24, Y+9	; 0x09
   2302e:	28 2f       	mov	r18, r24
   23030:	30 e0       	ldi	r19, 0x00	; 0
   23032:	8f 81       	ldd	r24, Y+7	; 0x07
   23034:	88 2f       	mov	r24, r24
   23036:	90 e0       	ldi	r25, 0x00	; 0
   23038:	22 0f       	add	r18, r18
   2303a:	33 1f       	adc	r19, r19
   2303c:	82 0f       	add	r24, r18
   2303e:	93 1f       	adc	r25, r19
   23040:	88 0f       	add	r24, r24
   23042:	99 1f       	adc	r25, r25
   23044:	8a 5a       	subi	r24, 0xAA	; 170
   23046:	9f 4c       	sbci	r25, 0xCF	; 207
   23048:	fc 01       	movw	r30, r24
   2304a:	20 81       	ld	r18, Z
   2304c:	31 81       	ldd	r19, Z+1	; 0x01
   2304e:	41 e0       	ldi	r20, 0x01	; 1
   23050:	8d 81       	ldd	r24, Y+5	; 0x05
   23052:	9e 81       	ldd	r25, Y+6	; 0x06
   23054:	82 17       	cp	r24, r18
   23056:	93 07       	cpc	r25, r19
   23058:	08 f4       	brcc	.+2      	; 0x2305c <udi_cdc_multi_getc+0x9c>
   2305a:	40 e0       	ldi	r20, 0x00	; 0
   2305c:	48 87       	std	Y+8, r20	; 0x08
   2305e:	8c 81       	ldd	r24, Y+4	; 0x04
   23060:	0c da       	rcall	.-3048   	; 0x2247a <cpu_irq_restore>
   23062:	88 85       	ldd	r24, Y+8	; 0x08
   23064:	88 23       	and	r24, r24
   23066:	49 f0       	breq	.+18     	; 0x2307a <udi_cdc_multi_getc+0xba>
   23068:	90 91 d4 2d 	lds	r25, 0x2DD4	; 0x802dd4 <udi_cdc_data_running>
   2306c:	81 e0       	ldi	r24, 0x01	; 1
   2306e:	89 27       	eor	r24, r25
   23070:	88 23       	and	r24, r24
   23072:	31 f2       	breq	.-116    	; 0x23000 <udi_cdc_multi_getc+0x40>
   23074:	80 e0       	ldi	r24, 0x00	; 0
   23076:	90 e0       	ldi	r25, 0x00	; 0
   23078:	4b c0       	rjmp	.+150    	; 0x23110 <udi_cdc_multi_getc+0x150>
   2307a:	89 85       	ldd	r24, Y+9	; 0x09
   2307c:	68 2f       	mov	r22, r24
   2307e:	70 e0       	ldi	r23, 0x00	; 0
   23080:	8f 81       	ldd	r24, Y+7	; 0x07
   23082:	48 2f       	mov	r20, r24
   23084:	50 e0       	ldi	r21, 0x00	; 0
   23086:	80 e4       	ldi	r24, 0x40	; 64
   23088:	91 e0       	ldi	r25, 0x01	; 1
   2308a:	48 9f       	mul	r20, r24
   2308c:	90 01       	movw	r18, r0
   2308e:	49 9f       	mul	r20, r25
   23090:	30 0d       	add	r19, r0
   23092:	58 9f       	mul	r21, r24
   23094:	30 0d       	add	r19, r0
   23096:	11 24       	eor	r1, r1
   23098:	cb 01       	movw	r24, r22
   2309a:	96 95       	lsr	r25
   2309c:	98 2f       	mov	r25, r24
   2309e:	88 27       	eor	r24, r24
   230a0:	97 95       	ror	r25
   230a2:	87 95       	ror	r24
   230a4:	ac 01       	movw	r20, r24
   230a6:	44 0f       	add	r20, r20
   230a8:	55 1f       	adc	r21, r21
   230aa:	44 0f       	add	r20, r20
   230ac:	55 1f       	adc	r21, r21
   230ae:	84 0f       	add	r24, r20
   230b0:	95 1f       	adc	r25, r21
   230b2:	28 0f       	add	r18, r24
   230b4:	39 1f       	adc	r19, r25
   230b6:	8d 81       	ldd	r24, Y+5	; 0x05
   230b8:	9e 81       	ldd	r25, Y+6	; 0x06
   230ba:	82 0f       	add	r24, r18
   230bc:	93 1f       	adc	r25, r19
   230be:	8a 52       	subi	r24, 0x2A	; 42
   230c0:	92 4d       	sbci	r25, 0xD2	; 210
   230c2:	fc 01       	movw	r30, r24
   230c4:	80 81       	ld	r24, Z
   230c6:	88 2f       	mov	r24, r24
   230c8:	90 e0       	ldi	r25, 0x00	; 0
   230ca:	29 81       	ldd	r18, Y+1	; 0x01
   230cc:	3a 81       	ldd	r19, Y+2	; 0x02
   230ce:	82 2b       	or	r24, r18
   230d0:	93 2b       	or	r25, r19
   230d2:	89 83       	std	Y+1, r24	; 0x01
   230d4:	9a 83       	std	Y+2, r25	; 0x02
   230d6:	89 85       	ldd	r24, Y+9	; 0x09
   230d8:	88 2f       	mov	r24, r24
   230da:	90 e0       	ldi	r25, 0x00	; 0
   230dc:	2d 81       	ldd	r18, Y+5	; 0x05
   230de:	3e 81       	ldd	r19, Y+6	; 0x06
   230e0:	2f 5f       	subi	r18, 0xFF	; 255
   230e2:	3f 4f       	sbci	r19, 0xFF	; 255
   230e4:	88 0f       	add	r24, r24
   230e6:	99 1f       	adc	r25, r25
   230e8:	85 5a       	subi	r24, 0xA5	; 165
   230ea:	9f 4c       	sbci	r25, 0xCF	; 207
   230ec:	fc 01       	movw	r30, r24
   230ee:	20 83       	st	Z, r18
   230f0:	31 83       	std	Z+1, r19	; 0x01
   230f2:	89 85       	ldd	r24, Y+9	; 0x09
   230f4:	62 dc       	rcall	.-1852   	; 0x229ba <udi_cdc_rx_start>
   230f6:	8b 81       	ldd	r24, Y+3	; 0x03
   230f8:	88 23       	and	r24, r24
   230fa:	41 f0       	breq	.+16     	; 0x2310c <udi_cdc_multi_getc+0x14c>
   230fc:	1b 82       	std	Y+3, r1	; 0x03
   230fe:	89 81       	ldd	r24, Y+1	; 0x01
   23100:	9a 81       	ldd	r25, Y+2	; 0x02
   23102:	98 2f       	mov	r25, r24
   23104:	88 27       	eor	r24, r24
   23106:	89 83       	std	Y+1, r24	; 0x01
   23108:	9a 83       	std	Y+2, r25	; 0x02
   2310a:	7a cf       	rjmp	.-268    	; 0x23000 <udi_cdc_multi_getc+0x40>
   2310c:	89 81       	ldd	r24, Y+1	; 0x01
   2310e:	9a 81       	ldd	r25, Y+2	; 0x02
   23110:	29 96       	adiw	r28, 0x09	; 9
   23112:	cd bf       	out	0x3d, r28	; 61
   23114:	de bf       	out	0x3e, r29	; 62
   23116:	df 91       	pop	r29
   23118:	cf 91       	pop	r28
   2311a:	08 95       	ret

0002311c <udi_cdc_getc>:
   2311c:	cf 93       	push	r28
   2311e:	df 93       	push	r29
   23120:	cd b7       	in	r28, 0x3d	; 61
   23122:	de b7       	in	r29, 0x3e	; 62
   23124:	80 e0       	ldi	r24, 0x00	; 0
   23126:	4c df       	rcall	.-360    	; 0x22fc0 <udi_cdc_multi_getc>
   23128:	df 91       	pop	r29
   2312a:	cf 91       	pop	r28
   2312c:	08 95       	ret

0002312e <udi_cdc_multi_read_no_polling>:
   2312e:	cf 93       	push	r28
   23130:	df 93       	push	r29
   23132:	cd b7       	in	r28, 0x3d	; 61
   23134:	de b7       	in	r29, 0x3e	; 62
   23136:	2d 97       	sbiw	r28, 0x0d	; 13
   23138:	cd bf       	out	0x3d, r28	; 61
   2313a:	de bf       	out	0x3e, r29	; 62
   2313c:	89 87       	std	Y+9, r24	; 0x09
   2313e:	6a 87       	std	Y+10, r22	; 0x0a
   23140:	7b 87       	std	Y+11, r23	; 0x0b
   23142:	4c 87       	std	Y+12, r20	; 0x0c
   23144:	5d 87       	std	Y+13, r21	; 0x0d
   23146:	8a 85       	ldd	r24, Y+10	; 0x0a
   23148:	9b 85       	ldd	r25, Y+11	; 0x0b
   2314a:	89 83       	std	Y+1, r24	; 0x01
   2314c:	9a 83       	std	Y+2, r25	; 0x02
   2314e:	19 86       	std	Y+9, r1	; 0x09
   23150:	90 91 d4 2d 	lds	r25, 0x2DD4	; 0x802dd4 <udi_cdc_data_running>
   23154:	81 e0       	ldi	r24, 0x01	; 1
   23156:	89 27       	eor	r24, r25
   23158:	88 23       	and	r24, r24
   2315a:	19 f0       	breq	.+6      	; 0x23162 <udi_cdc_multi_read_no_polling+0x34>
   2315c:	80 e0       	ldi	r24, 0x00	; 0
   2315e:	90 e0       	ldi	r25, 0x00	; 0
   23160:	95 c0       	rjmp	.+298    	; 0x2328c <udi_cdc_multi_read_no_polling+0x15e>
   23162:	7b d9       	rcall	.-3338   	; 0x2245a <cpu_irq_save>
   23164:	8b 83       	std	Y+3, r24	; 0x03
   23166:	89 85       	ldd	r24, Y+9	; 0x09
   23168:	88 2f       	mov	r24, r24
   2316a:	90 e0       	ldi	r25, 0x00	; 0
   2316c:	88 0f       	add	r24, r24
   2316e:	99 1f       	adc	r25, r25
   23170:	85 5a       	subi	r24, 0xA5	; 165
   23172:	9f 4c       	sbci	r25, 0xCF	; 207
   23174:	fc 01       	movw	r30, r24
   23176:	80 81       	ld	r24, Z
   23178:	91 81       	ldd	r25, Z+1	; 0x01
   2317a:	8c 83       	std	Y+4, r24	; 0x04
   2317c:	9d 83       	std	Y+5, r25	; 0x05
   2317e:	89 85       	ldd	r24, Y+9	; 0x09
   23180:	88 2f       	mov	r24, r24
   23182:	90 e0       	ldi	r25, 0x00	; 0
   23184:	86 5a       	subi	r24, 0xA6	; 166
   23186:	9f 4c       	sbci	r25, 0xCF	; 207
   23188:	fc 01       	movw	r30, r24
   2318a:	80 81       	ld	r24, Z
   2318c:	8e 83       	std	Y+6, r24	; 0x06
   2318e:	89 85       	ldd	r24, Y+9	; 0x09
   23190:	28 2f       	mov	r18, r24
   23192:	30 e0       	ldi	r19, 0x00	; 0
   23194:	8e 81       	ldd	r24, Y+6	; 0x06
   23196:	88 2f       	mov	r24, r24
   23198:	90 e0       	ldi	r25, 0x00	; 0
   2319a:	22 0f       	add	r18, r18
   2319c:	33 1f       	adc	r19, r19
   2319e:	82 0f       	add	r24, r18
   231a0:	93 1f       	adc	r25, r19
   231a2:	88 0f       	add	r24, r24
   231a4:	99 1f       	adc	r25, r25
   231a6:	8a 5a       	subi	r24, 0xAA	; 170
   231a8:	9f 4c       	sbci	r25, 0xCF	; 207
   231aa:	fc 01       	movw	r30, r24
   231ac:	20 81       	ld	r18, Z
   231ae:	31 81       	ldd	r19, Z+1	; 0x01
   231b0:	8c 81       	ldd	r24, Y+4	; 0x04
   231b2:	9d 81       	ldd	r25, Y+5	; 0x05
   231b4:	a9 01       	movw	r20, r18
   231b6:	48 1b       	sub	r20, r24
   231b8:	59 0b       	sbc	r21, r25
   231ba:	ca 01       	movw	r24, r20
   231bc:	8f 83       	std	Y+7, r24	; 0x07
   231be:	98 87       	std	Y+8, r25	; 0x08
   231c0:	8b 81       	ldd	r24, Y+3	; 0x03
   231c2:	5b d9       	rcall	.-3402   	; 0x2247a <cpu_irq_restore>
   231c4:	2f 81       	ldd	r18, Y+7	; 0x07
   231c6:	38 85       	ldd	r19, Y+8	; 0x08
   231c8:	8c 85       	ldd	r24, Y+12	; 0x0c
   231ca:	9d 85       	ldd	r25, Y+13	; 0x0d
   231cc:	28 17       	cp	r18, r24
   231ce:	39 07       	cpc	r19, r25
   231d0:	20 f4       	brcc	.+8      	; 0x231da <udi_cdc_multi_read_no_polling+0xac>
   231d2:	8f 81       	ldd	r24, Y+7	; 0x07
   231d4:	98 85       	ldd	r25, Y+8	; 0x08
   231d6:	8c 87       	std	Y+12, r24	; 0x0c
   231d8:	9d 87       	std	Y+13, r25	; 0x0d
   231da:	8c 85       	ldd	r24, Y+12	; 0x0c
   231dc:	9d 85       	ldd	r25, Y+13	; 0x0d
   231de:	89 2b       	or	r24, r25
   231e0:	09 f4       	brne	.+2      	; 0x231e4 <udi_cdc_multi_read_no_polling+0xb6>
   231e2:	52 c0       	rjmp	.+164    	; 0x23288 <udi_cdc_multi_read_no_polling+0x15a>
   231e4:	89 85       	ldd	r24, Y+9	; 0x09
   231e6:	68 2f       	mov	r22, r24
   231e8:	70 e0       	ldi	r23, 0x00	; 0
   231ea:	8e 81       	ldd	r24, Y+6	; 0x06
   231ec:	48 2f       	mov	r20, r24
   231ee:	50 e0       	ldi	r21, 0x00	; 0
   231f0:	80 e4       	ldi	r24, 0x40	; 64
   231f2:	91 e0       	ldi	r25, 0x01	; 1
   231f4:	48 9f       	mul	r20, r24
   231f6:	90 01       	movw	r18, r0
   231f8:	49 9f       	mul	r20, r25
   231fa:	30 0d       	add	r19, r0
   231fc:	58 9f       	mul	r21, r24
   231fe:	30 0d       	add	r19, r0
   23200:	11 24       	eor	r1, r1
   23202:	cb 01       	movw	r24, r22
   23204:	96 95       	lsr	r25
   23206:	98 2f       	mov	r25, r24
   23208:	88 27       	eor	r24, r24
   2320a:	97 95       	ror	r25
   2320c:	87 95       	ror	r24
   2320e:	ac 01       	movw	r20, r24
   23210:	44 0f       	add	r20, r20
   23212:	55 1f       	adc	r21, r21
   23214:	44 0f       	add	r20, r20
   23216:	55 1f       	adc	r21, r21
   23218:	84 0f       	add	r24, r20
   2321a:	95 1f       	adc	r25, r21
   2321c:	28 0f       	add	r18, r24
   2321e:	39 1f       	adc	r19, r25
   23220:	8c 81       	ldd	r24, Y+4	; 0x04
   23222:	9d 81       	ldd	r25, Y+5	; 0x05
   23224:	82 0f       	add	r24, r18
   23226:	93 1f       	adc	r25, r19
   23228:	9c 01       	movw	r18, r24
   2322a:	2a 52       	subi	r18, 0x2A	; 42
   2322c:	32 4d       	sbci	r19, 0xD2	; 210
   2322e:	4c 85       	ldd	r20, Y+12	; 0x0c
   23230:	5d 85       	ldd	r21, Y+13	; 0x0d
   23232:	89 81       	ldd	r24, Y+1	; 0x01
   23234:	9a 81       	ldd	r25, Y+2	; 0x02
   23236:	b9 01       	movw	r22, r18
   23238:	0f 94 4e 33 	call	0x2669c	; 0x2669c <memcpy>
   2323c:	0e d9       	rcall	.-3556   	; 0x2245a <cpu_irq_save>
   2323e:	8b 83       	std	Y+3, r24	; 0x03
   23240:	89 85       	ldd	r24, Y+9	; 0x09
   23242:	88 2f       	mov	r24, r24
   23244:	90 e0       	ldi	r25, 0x00	; 0
   23246:	29 85       	ldd	r18, Y+9	; 0x09
   23248:	22 2f       	mov	r18, r18
   2324a:	30 e0       	ldi	r19, 0x00	; 0
   2324c:	22 0f       	add	r18, r18
   2324e:	33 1f       	adc	r19, r19
   23250:	25 5a       	subi	r18, 0xA5	; 165
   23252:	3f 4c       	sbci	r19, 0xCF	; 207
   23254:	f9 01       	movw	r30, r18
   23256:	40 81       	ld	r20, Z
   23258:	51 81       	ldd	r21, Z+1	; 0x01
   2325a:	2c 85       	ldd	r18, Y+12	; 0x0c
   2325c:	3d 85       	ldd	r19, Y+13	; 0x0d
   2325e:	24 0f       	add	r18, r20
   23260:	35 1f       	adc	r19, r21
   23262:	88 0f       	add	r24, r24
   23264:	99 1f       	adc	r25, r25
   23266:	85 5a       	subi	r24, 0xA5	; 165
   23268:	9f 4c       	sbci	r25, 0xCF	; 207
   2326a:	fc 01       	movw	r30, r24
   2326c:	20 83       	st	Z, r18
   2326e:	31 83       	std	Z+1, r19	; 0x01
   23270:	8b 81       	ldd	r24, Y+3	; 0x03
   23272:	03 d9       	rcall	.-3578   	; 0x2247a <cpu_irq_restore>
   23274:	29 81       	ldd	r18, Y+1	; 0x01
   23276:	3a 81       	ldd	r19, Y+2	; 0x02
   23278:	8c 85       	ldd	r24, Y+12	; 0x0c
   2327a:	9d 85       	ldd	r25, Y+13	; 0x0d
   2327c:	82 0f       	add	r24, r18
   2327e:	93 1f       	adc	r25, r19
   23280:	89 83       	std	Y+1, r24	; 0x01
   23282:	9a 83       	std	Y+2, r25	; 0x02
   23284:	89 85       	ldd	r24, Y+9	; 0x09
   23286:	99 db       	rcall	.-2254   	; 0x229ba <udi_cdc_rx_start>
   23288:	8f 81       	ldd	r24, Y+7	; 0x07
   2328a:	98 85       	ldd	r25, Y+8	; 0x08
   2328c:	2d 96       	adiw	r28, 0x0d	; 13
   2328e:	cd bf       	out	0x3d, r28	; 61
   23290:	de bf       	out	0x3e, r29	; 62
   23292:	df 91       	pop	r29
   23294:	cf 91       	pop	r28
   23296:	08 95       	ret

00023298 <udi_cdc_read_no_polling>:
   23298:	cf 93       	push	r28
   2329a:	df 93       	push	r29
   2329c:	00 d0       	rcall	.+0      	; 0x2329e <udi_cdc_read_no_polling+0x6>
   2329e:	1f 92       	push	r1
   232a0:	cd b7       	in	r28, 0x3d	; 61
   232a2:	de b7       	in	r29, 0x3e	; 62
   232a4:	89 83       	std	Y+1, r24	; 0x01
   232a6:	9a 83       	std	Y+2, r25	; 0x02
   232a8:	6b 83       	std	Y+3, r22	; 0x03
   232aa:	7c 83       	std	Y+4, r23	; 0x04
   232ac:	2b 81       	ldd	r18, Y+3	; 0x03
   232ae:	3c 81       	ldd	r19, Y+4	; 0x04
   232b0:	89 81       	ldd	r24, Y+1	; 0x01
   232b2:	9a 81       	ldd	r25, Y+2	; 0x02
   232b4:	a9 01       	movw	r20, r18
   232b6:	bc 01       	movw	r22, r24
   232b8:	80 e0       	ldi	r24, 0x00	; 0
   232ba:	39 df       	rcall	.-398    	; 0x2312e <udi_cdc_multi_read_no_polling>
   232bc:	24 96       	adiw	r28, 0x04	; 4
   232be:	cd bf       	out	0x3d, r28	; 61
   232c0:	de bf       	out	0x3e, r29	; 62
   232c2:	df 91       	pop	r29
   232c4:	cf 91       	pop	r28
   232c6:	08 95       	ret

000232c8 <udi_cdc_multi_get_free_tx_buffer>:
   232c8:	cf 93       	push	r28
   232ca:	df 93       	push	r29
   232cc:	cd b7       	in	r28, 0x3d	; 61
   232ce:	de b7       	in	r29, 0x3e	; 62
   232d0:	27 97       	sbiw	r28, 0x07	; 7
   232d2:	cd bf       	out	0x3d, r28	; 61
   232d4:	de bf       	out	0x3e, r29	; 62
   232d6:	8f 83       	std	Y+7, r24	; 0x07
   232d8:	1f 82       	std	Y+7, r1	; 0x07
   232da:	bf d8       	rcall	.-3714   	; 0x2245a <cpu_irq_save>
   232dc:	8b 83       	std	Y+3, r24	; 0x03
   232de:	8f 81       	ldd	r24, Y+7	; 0x07
   232e0:	88 2f       	mov	r24, r24
   232e2:	90 e0       	ldi	r25, 0x00	; 0
   232e4:	8e 51       	subi	r24, 0x1E	; 30
   232e6:	9d 4c       	sbci	r25, 0xCD	; 205
   232e8:	fc 01       	movw	r30, r24
   232ea:	80 81       	ld	r24, Z
   232ec:	8c 83       	std	Y+4, r24	; 0x04
   232ee:	8f 81       	ldd	r24, Y+7	; 0x07
   232f0:	28 2f       	mov	r18, r24
   232f2:	30 e0       	ldi	r19, 0x00	; 0
   232f4:	8c 81       	ldd	r24, Y+4	; 0x04
   232f6:	88 2f       	mov	r24, r24
   232f8:	90 e0       	ldi	r25, 0x00	; 0
   232fa:	22 0f       	add	r18, r18
   232fc:	33 1f       	adc	r19, r19
   232fe:	82 0f       	add	r24, r18
   23300:	93 1f       	adc	r25, r19
   23302:	88 0f       	add	r24, r24
   23304:	99 1f       	adc	r25, r25
   23306:	82 52       	subi	r24, 0x22	; 34
   23308:	9d 4c       	sbci	r25, 0xCD	; 205
   2330a:	fc 01       	movw	r30, r24
   2330c:	80 81       	ld	r24, Z
   2330e:	91 81       	ldd	r25, Z+1	; 0x01
   23310:	89 83       	std	Y+1, r24	; 0x01
   23312:	9a 83       	std	Y+2, r25	; 0x02
   23314:	89 81       	ldd	r24, Y+1	; 0x01
   23316:	9a 81       	ldd	r25, Y+2	; 0x02
   23318:	80 34       	cpi	r24, 0x40	; 64
   2331a:	91 40       	sbci	r25, 0x01	; 1
   2331c:	61 f5       	brne	.+88     	; 0x23376 <udi_cdc_multi_get_free_tx_buffer+0xae>
   2331e:	8f 81       	ldd	r24, Y+7	; 0x07
   23320:	88 2f       	mov	r24, r24
   23322:	90 e0       	ldi	r25, 0x00	; 0
   23324:	8b 51       	subi	r24, 0x1B	; 27
   23326:	9d 4c       	sbci	r25, 0xCD	; 205
   23328:	fc 01       	movw	r30, r24
   2332a:	90 81       	ld	r25, Z
   2332c:	81 e0       	ldi	r24, 0x01	; 1
   2332e:	89 27       	eor	r24, r25
   23330:	88 23       	and	r24, r24
   23332:	09 f1       	breq	.+66     	; 0x23376 <udi_cdc_multi_get_free_tx_buffer+0xae>
   23334:	8f 81       	ldd	r24, Y+7	; 0x07
   23336:	88 2f       	mov	r24, r24
   23338:	90 e0       	ldi	r25, 0x00	; 0
   2333a:	8a 51       	subi	r24, 0x1A	; 26
   2333c:	9d 4c       	sbci	r25, 0xCD	; 205
   2333e:	fc 01       	movw	r30, r24
   23340:	90 81       	ld	r25, Z
   23342:	81 e0       	ldi	r24, 0x01	; 1
   23344:	89 27       	eor	r24, r25
   23346:	88 23       	and	r24, r24
   23348:	b1 f0       	breq	.+44     	; 0x23376 <udi_cdc_multi_get_free_tx_buffer+0xae>
   2334a:	8f 81       	ldd	r24, Y+7	; 0x07
   2334c:	88 2f       	mov	r24, r24
   2334e:	90 e0       	ldi	r25, 0x00	; 0
   23350:	8a 51       	subi	r24, 0x1A	; 26
   23352:	9d 4c       	sbci	r25, 0xCD	; 205
   23354:	21 e0       	ldi	r18, 0x01	; 1
   23356:	fc 01       	movw	r30, r24
   23358:	20 83       	st	Z, r18
   2335a:	8f 81       	ldd	r24, Y+7	; 0x07
   2335c:	88 2f       	mov	r24, r24
   2335e:	90 e0       	ldi	r25, 0x00	; 0
   23360:	21 e0       	ldi	r18, 0x01	; 1
   23362:	3c 81       	ldd	r19, Y+4	; 0x04
   23364:	33 23       	and	r19, r19
   23366:	09 f0       	breq	.+2      	; 0x2336a <udi_cdc_multi_get_free_tx_buffer+0xa2>
   23368:	20 e0       	ldi	r18, 0x00	; 0
   2336a:	8e 51       	subi	r24, 0x1E	; 30
   2336c:	9d 4c       	sbci	r25, 0xCD	; 205
   2336e:	fc 01       	movw	r30, r24
   23370:	20 83       	st	Z, r18
   23372:	19 82       	std	Y+1, r1	; 0x01
   23374:	1a 82       	std	Y+2, r1	; 0x02
   23376:	20 e4       	ldi	r18, 0x40	; 64
   23378:	31 e0       	ldi	r19, 0x01	; 1
   2337a:	89 81       	ldd	r24, Y+1	; 0x01
   2337c:	9a 81       	ldd	r25, Y+2	; 0x02
   2337e:	a9 01       	movw	r20, r18
   23380:	48 1b       	sub	r20, r24
   23382:	59 0b       	sbc	r21, r25
   23384:	ca 01       	movw	r24, r20
   23386:	8d 83       	std	Y+5, r24	; 0x05
   23388:	9e 83       	std	Y+6, r25	; 0x06
   2338a:	8b 81       	ldd	r24, Y+3	; 0x03
   2338c:	76 d8       	rcall	.-3860   	; 0x2247a <cpu_irq_restore>
   2338e:	8d 81       	ldd	r24, Y+5	; 0x05
   23390:	9e 81       	ldd	r25, Y+6	; 0x06
   23392:	27 96       	adiw	r28, 0x07	; 7
   23394:	cd bf       	out	0x3d, r28	; 61
   23396:	de bf       	out	0x3e, r29	; 62
   23398:	df 91       	pop	r29
   2339a:	cf 91       	pop	r28
   2339c:	08 95       	ret

0002339e <udi_cdc_multi_is_tx_ready>:
   2339e:	cf 93       	push	r28
   233a0:	df 93       	push	r29
   233a2:	1f 92       	push	r1
   233a4:	cd b7       	in	r28, 0x3d	; 61
   233a6:	de b7       	in	r29, 0x3e	; 62
   233a8:	89 83       	std	Y+1, r24	; 0x01
   233aa:	89 81       	ldd	r24, Y+1	; 0x01
   233ac:	8d df       	rcall	.-230    	; 0x232c8 <udi_cdc_multi_get_free_tx_buffer>
   233ae:	21 e0       	ldi	r18, 0x01	; 1
   233b0:	89 2b       	or	r24, r25
   233b2:	09 f4       	brne	.+2      	; 0x233b6 <udi_cdc_multi_is_tx_ready+0x18>
   233b4:	20 e0       	ldi	r18, 0x00	; 0
   233b6:	82 2f       	mov	r24, r18
   233b8:	0f 90       	pop	r0
   233ba:	df 91       	pop	r29
   233bc:	cf 91       	pop	r28
   233be:	08 95       	ret

000233c0 <udi_cdc_is_tx_ready>:
{
	return (udi_cdc_multi_get_free_tx_buffer(port) != 0);
}

bool udi_cdc_is_tx_ready(void)
{
   233c0:	cf 93       	push	r28
   233c2:	df 93       	push	r29
   233c4:	cd b7       	in	r28, 0x3d	; 61
   233c6:	de b7       	in	r29, 0x3e	; 62
	return udi_cdc_multi_is_tx_ready(0);
   233c8:	80 e0       	ldi	r24, 0x00	; 0
   233ca:	e9 df       	rcall	.-46     	; 0x2339e <udi_cdc_multi_is_tx_ready>
}
   233cc:	df 91       	pop	r29
   233ce:	cf 91       	pop	r28
   233d0:	08 95       	ret

000233d2 <udi_cdc_multi_putc>:

int udi_cdc_multi_putc(uint8_t port, int value)
{
   233d2:	cf 93       	push	r28
   233d4:	df 93       	push	r29
   233d6:	cd b7       	in	r28, 0x3d	; 61
   233d8:	de b7       	in	r29, 0x3e	; 62
   233da:	28 97       	sbiw	r28, 0x08	; 8
   233dc:	cd bf       	out	0x3d, r28	; 61
   233de:	de bf       	out	0x3e, r29	; 62
   233e0:	8c 83       	std	Y+4, r24	; 0x04
   233e2:	6d 83       	std	Y+5, r22	; 0x05
   233e4:	7e 83       	std	Y+6, r23	; 0x06
	irqflags_t flags;
	bool b_databit_9;
	uint8_t buf_sel;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
   233e6:	1c 82       	std	Y+4, r1	; 0x04
#endif

	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);
   233e8:	8c 81       	ldd	r24, Y+4	; 0x04
   233ea:	28 2f       	mov	r18, r24
   233ec:	30 e0       	ldi	r19, 0x00	; 0
   233ee:	c9 01       	movw	r24, r18
   233f0:	88 0f       	add	r24, r24
   233f2:	99 1f       	adc	r25, r25
   233f4:	88 0f       	add	r24, r24
   233f6:	99 1f       	adc	r25, r25
   233f8:	88 0f       	add	r24, r24
   233fa:	99 1f       	adc	r25, r25
   233fc:	82 1b       	sub	r24, r18
   233fe:	93 0b       	sbc	r25, r19
   23400:	8c 53       	subi	r24, 0x3C	; 60
   23402:	92 4d       	sbci	r25, 0xD2	; 210
   23404:	dc 01       	movw	r26, r24
   23406:	9c 91       	ld	r25, X
   23408:	81 e0       	ldi	r24, 0x01	; 1
   2340a:	99 30       	cpi	r25, 0x09	; 9
   2340c:	09 f0       	breq	.+2      	; 0x23410 <udi_cdc_multi_putc+0x3e>
   2340e:	80 e0       	ldi	r24, 0x00	; 0
   23410:	89 83       	std	Y+1, r24	; 0x01

udi_cdc_putc_process_one_byte:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
   23412:	8c 81       	ldd	r24, Y+4	; 0x04
   23414:	c4 df       	rcall	.-120    	; 0x2339e <udi_cdc_multi_is_tx_ready>
   23416:	98 2f       	mov	r25, r24
   23418:	81 e0       	ldi	r24, 0x01	; 1
   2341a:	89 27       	eor	r24, r25
   2341c:	88 23       	and	r24, r24
   2341e:	49 f0       	breq	.+18     	; 0x23432 <udi_cdc_multi_putc+0x60>
		if (!udi_cdc_data_running) {
   23420:	90 91 d4 2d 	lds	r25, 0x2DD4	; 0x802dd4 <udi_cdc_data_running>
   23424:	81 e0       	ldi	r24, 0x01	; 1
   23426:	89 27       	eor	r24, r25
   23428:	88 23       	and	r24, r24
   2342a:	99 f3       	breq	.-26     	; 0x23412 <udi_cdc_multi_putc+0x40>
			return false;
   2342c:	80 e0       	ldi	r24, 0x00	; 0
   2342e:	90 e0       	ldi	r25, 0x00	; 0
		}
		goto udi_cdc_putc_process_one_byte;
	}

	// Write value
	flags = cpu_irq_save();
   23430:	63 c0       	rjmp	.+198    	; 0x234f8 <udi_cdc_multi_putc+0x126>
   23432:	13 d8       	rcall	.-4058   	; 0x2245a <cpu_irq_save>
   23434:	8a 83       	std	Y+2, r24	; 0x02
	buf_sel = udi_cdc_tx_buf_sel[port];
   23436:	8c 81       	ldd	r24, Y+4	; 0x04
   23438:	88 2f       	mov	r24, r24
   2343a:	90 e0       	ldi	r25, 0x00	; 0
   2343c:	8e 51       	subi	r24, 0x1E	; 30
   2343e:	9d 4c       	sbci	r25, 0xCD	; 205
   23440:	fc 01       	movw	r30, r24
   23442:	80 81       	ld	r24, Z
   23444:	8b 83       	std	Y+3, r24	; 0x03
	udi_cdc_tx_buf[port][buf_sel][udi_cdc_tx_buf_nb[port][buf_sel]++] = value;
   23446:	8c 81       	ldd	r24, Y+4	; 0x04
   23448:	a8 2f       	mov	r26, r24
   2344a:	b0 e0       	ldi	r27, 0x00	; 0
   2344c:	8b 81       	ldd	r24, Y+3	; 0x03
   2344e:	68 2f       	mov	r22, r24
   23450:	70 e0       	ldi	r23, 0x00	; 0
   23452:	8c 81       	ldd	r24, Y+4	; 0x04
   23454:	48 2f       	mov	r20, r24
   23456:	50 e0       	ldi	r21, 0x00	; 0
   23458:	8b 81       	ldd	r24, Y+3	; 0x03
   2345a:	88 2f       	mov	r24, r24
   2345c:	90 e0       	ldi	r25, 0x00	; 0
   2345e:	9a 01       	movw	r18, r20
   23460:	22 0f       	add	r18, r18
   23462:	33 1f       	adc	r19, r19
   23464:	28 0f       	add	r18, r24
   23466:	39 1f       	adc	r19, r25
   23468:	22 0f       	add	r18, r18
   2346a:	33 1f       	adc	r19, r19
   2346c:	22 52       	subi	r18, 0x22	; 34
   2346e:	3d 4c       	sbci	r19, 0xCD	; 205
   23470:	f9 01       	movw	r30, r18
   23472:	20 81       	ld	r18, Z
   23474:	31 81       	ldd	r19, Z+1	; 0x01
   23476:	f9 01       	movw	r30, r18
   23478:	31 96       	adiw	r30, 0x01	; 1
   2347a:	ef 83       	std	Y+7, r30	; 0x07
   2347c:	f8 87       	std	Y+8, r31	; 0x08
   2347e:	44 0f       	add	r20, r20
   23480:	55 1f       	adc	r21, r21
   23482:	84 0f       	add	r24, r20
   23484:	95 1f       	adc	r25, r21
   23486:	88 0f       	add	r24, r24
   23488:	99 1f       	adc	r25, r25
   2348a:	82 52       	subi	r24, 0x22	; 34
   2348c:	9d 4c       	sbci	r25, 0xCD	; 205
   2348e:	4f 81       	ldd	r20, Y+7	; 0x07
   23490:	58 85       	ldd	r21, Y+8	; 0x08
   23492:	fc 01       	movw	r30, r24
   23494:	40 83       	st	Z, r20
   23496:	51 83       	std	Z+1, r21	; 0x01
   23498:	ed 81       	ldd	r30, Y+5	; 0x05
   2349a:	80 e4       	ldi	r24, 0x40	; 64
   2349c:	91 e0       	ldi	r25, 0x01	; 1
   2349e:	68 9f       	mul	r22, r24
   234a0:	a0 01       	movw	r20, r0
   234a2:	69 9f       	mul	r22, r25
   234a4:	50 0d       	add	r21, r0
   234a6:	78 9f       	mul	r23, r24
   234a8:	50 0d       	add	r21, r0
   234aa:	11 24       	eor	r1, r1
   234ac:	cd 01       	movw	r24, r26
   234ae:	96 95       	lsr	r25
   234b0:	98 2f       	mov	r25, r24
   234b2:	88 27       	eor	r24, r24
   234b4:	97 95       	ror	r25
   234b6:	87 95       	ror	r24
   234b8:	bc 01       	movw	r22, r24
   234ba:	66 0f       	add	r22, r22
   234bc:	77 1f       	adc	r23, r23
   234be:	66 0f       	add	r22, r22
   234c0:	77 1f       	adc	r23, r23
   234c2:	86 0f       	add	r24, r22
   234c4:	97 1f       	adc	r25, r23
   234c6:	84 0f       	add	r24, r20
   234c8:	95 1f       	adc	r25, r21
   234ca:	82 0f       	add	r24, r18
   234cc:	93 1f       	adc	r25, r19
   234ce:	82 5a       	subi	r24, 0xA2	; 162
   234d0:	9f 4c       	sbci	r25, 0xCF	; 207
   234d2:	dc 01       	movw	r26, r24
   234d4:	ec 93       	st	X, r30
	cpu_irq_restore(flags);
   234d6:	8a 81       	ldd	r24, Y+2	; 0x02
   234d8:	0f 94 3d 12 	call	0x2247a	; 0x2247a <cpu_irq_restore>

	if (b_databit_9) {
   234dc:	89 81       	ldd	r24, Y+1	; 0x01
   234de:	88 23       	and	r24, r24
   234e0:	49 f0       	breq	.+18     	; 0x234f4 <udi_cdc_multi_putc+0x122>
		// Send MSB
		b_databit_9 = false;
   234e2:	19 82       	std	Y+1, r1	; 0x01
		value = value >> 8;
   234e4:	8d 81       	ldd	r24, Y+5	; 0x05
   234e6:	9e 81       	ldd	r25, Y+6	; 0x06
   234e8:	89 2f       	mov	r24, r25
   234ea:	99 0f       	add	r25, r25
   234ec:	99 0b       	sbc	r25, r25
   234ee:	8d 83       	std	Y+5, r24	; 0x05
   234f0:	9e 83       	std	Y+6, r25	; 0x06
		goto udi_cdc_putc_process_one_byte;
   234f2:	8f cf       	rjmp	.-226    	; 0x23412 <udi_cdc_multi_putc+0x40>
	}
	return true;
   234f4:	81 e0       	ldi	r24, 0x01	; 1
   234f6:	90 e0       	ldi	r25, 0x00	; 0
}
   234f8:	28 96       	adiw	r28, 0x08	; 8
   234fa:	cd bf       	out	0x3d, r28	; 61
   234fc:	de bf       	out	0x3e, r29	; 62
   234fe:	df 91       	pop	r29
   23500:	cf 91       	pop	r28
   23502:	08 95       	ret

00023504 <udi_cdc_putc>:

int udi_cdc_putc(int value)
{
   23504:	cf 93       	push	r28
   23506:	df 93       	push	r29
   23508:	1f 92       	push	r1
   2350a:	1f 92       	push	r1
   2350c:	cd b7       	in	r28, 0x3d	; 61
   2350e:	de b7       	in	r29, 0x3e	; 62
   23510:	89 83       	std	Y+1, r24	; 0x01
   23512:	9a 83       	std	Y+2, r25	; 0x02
	return udi_cdc_multi_putc(0, value);
   23514:	89 81       	ldd	r24, Y+1	; 0x01
   23516:	9a 81       	ldd	r25, Y+2	; 0x02
   23518:	bc 01       	movw	r22, r24
   2351a:	80 e0       	ldi	r24, 0x00	; 0
   2351c:	5a df       	rcall	.-332    	; 0x233d2 <udi_cdc_multi_putc>
}
   2351e:	0f 90       	pop	r0
   23520:	0f 90       	pop	r0
   23522:	df 91       	pop	r29
   23524:	cf 91       	pop	r28
   23526:	08 95       	ret

00023528 <udc_get_string_serial_name>:
   23528:	cf 93       	push	r28
   2352a:	df 93       	push	r29
   2352c:	cd b7       	in	r28, 0x3d	; 61
   2352e:	de b7       	in	r29, 0x3e	; 62
   23530:	84 e1       	ldi	r24, 0x14	; 20
   23532:	91 e2       	ldi	r25, 0x21	; 33
   23534:	df 91       	pop	r29
   23536:	cf 91       	pop	r28
   23538:	08 95       	ret

0002353a <udc_get_eof_conf>:
   2353a:	cf 93       	push	r28
   2353c:	df 93       	push	r29
   2353e:	cd b7       	in	r28, 0x3d	; 61
   23540:	de b7       	in	r29, 0x3e	; 62
   23542:	80 91 f0 32 	lds	r24, 0x32F0	; 0x8032f0 <udc_ptr_conf>
   23546:	90 91 f1 32 	lds	r25, 0x32F1	; 0x8032f1 <udc_ptr_conf+0x1>
   2354a:	fc 01       	movw	r30, r24
   2354c:	20 81       	ld	r18, Z
   2354e:	31 81       	ldd	r19, Z+1	; 0x01
   23550:	80 91 f0 32 	lds	r24, 0x32F0	; 0x8032f0 <udc_ptr_conf>
   23554:	90 91 f1 32 	lds	r25, 0x32F1	; 0x8032f1 <udc_ptr_conf+0x1>
   23558:	fc 01       	movw	r30, r24
   2355a:	80 81       	ld	r24, Z
   2355c:	91 81       	ldd	r25, Z+1	; 0x01
   2355e:	fc 01       	movw	r30, r24
   23560:	82 81       	ldd	r24, Z+2	; 0x02
   23562:	93 81       	ldd	r25, Z+3	; 0x03
   23564:	82 0f       	add	r24, r18
   23566:	93 1f       	adc	r25, r19
   23568:	df 91       	pop	r29
   2356a:	cf 91       	pop	r28
   2356c:	08 95       	ret

0002356e <udc_next_desc_in_iface>:
 * \return address of specific descriptor found
 * \return NULL if it is the end of global interface descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_next_desc_in_iface(usb_conf_desc_t
		UDC_DESC_STORAGE * desc, uint8_t desc_id)
{
   2356e:	cf 93       	push	r28
   23570:	df 93       	push	r29
   23572:	cd b7       	in	r28, 0x3d	; 61
   23574:	de b7       	in	r29, 0x3e	; 62
   23576:	25 97       	sbiw	r28, 0x05	; 5
   23578:	cd bf       	out	0x3d, r28	; 61
   2357a:	de bf       	out	0x3e, r29	; 62
   2357c:	8b 83       	std	Y+3, r24	; 0x03
   2357e:	9c 83       	std	Y+4, r25	; 0x04
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
   23580:	6d 83       	std	Y+5, r22	; 0x05
   23582:	db df       	rcall	.-74     	; 0x2353a <udc_get_eof_conf>
   23584:	89 83       	std	Y+1, r24	; 0x01
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
   23586:	9a 83       	std	Y+2, r25	; 0x02
   23588:	8b 81       	ldd	r24, Y+3	; 0x03
   2358a:	9c 81       	ldd	r25, Y+4	; 0x04
   2358c:	fc 01       	movw	r30, r24
{
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
   2358e:	80 81       	ld	r24, Z
   23590:	88 2f       	mov	r24, r24
   23592:	90 e0       	ldi	r25, 0x00	; 0
   23594:	2b 81       	ldd	r18, Y+3	; 0x03
   23596:	3c 81       	ldd	r19, Y+4	; 0x04
   23598:	82 0f       	add	r24, r18
   2359a:	93 1f       	adc	r25, r19
   2359c:	8b 83       	std	Y+3, r24	; 0x03
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
   2359e:	9c 83       	std	Y+4, r25	; 0x04
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
   235a0:	1c c0       	rjmp	.+56     	; 0x235da <udc_next_desc_in_iface+0x6c>
   235a2:	8b 81       	ldd	r24, Y+3	; 0x03
   235a4:	9c 81       	ldd	r25, Y+4	; 0x04
   235a6:	fc 01       	movw	r30, r24
   235a8:	81 81       	ldd	r24, Z+1	; 0x01
   235aa:	84 30       	cpi	r24, 0x04	; 4
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
   235ac:	f1 f0       	breq	.+60     	; 0x235ea <udc_next_desc_in_iface+0x7c>
   235ae:	8b 81       	ldd	r24, Y+3	; 0x03
   235b0:	9c 81       	ldd	r25, Y+4	; 0x04
   235b2:	fc 01       	movw	r30, r24
   235b4:	91 81       	ldd	r25, Z+1	; 0x01
   235b6:	8d 81       	ldd	r24, Y+5	; 0x05
   235b8:	98 17       	cp	r25, r24
			return desc; // Specific descriptor found
   235ba:	19 f4       	brne	.+6      	; 0x235c2 <udc_next_desc_in_iface+0x54>
   235bc:	8b 81       	ldd	r24, Y+3	; 0x03
   235be:	9c 81       	ldd	r25, Y+4	; 0x04
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
   235c0:	17 c0       	rjmp	.+46     	; 0x235f0 <udc_next_desc_in_iface+0x82>
   235c2:	8b 81       	ldd	r24, Y+3	; 0x03
   235c4:	9c 81       	ldd	r25, Y+4	; 0x04
   235c6:	fc 01       	movw	r30, r24
		}
		if (desc_id == desc->bDescriptorType) {
			return desc; // Specific descriptor found
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
   235c8:	80 81       	ld	r24, Z
   235ca:	88 2f       	mov	r24, r24
   235cc:	90 e0       	ldi	r25, 0x00	; 0
   235ce:	2b 81       	ldd	r18, Y+3	; 0x03
   235d0:	3c 81       	ldd	r19, Y+4	; 0x04
   235d2:	82 0f       	add	r24, r18
   235d4:	93 1f       	adc	r25, r19
   235d6:	8b 83       	std	Y+3, r24	; 0x03
	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
   235d8:	9c 83       	std	Y+4, r25	; 0x04
   235da:	29 81       	ldd	r18, Y+1	; 0x01
   235dc:	3a 81       	ldd	r19, Y+2	; 0x02
   235de:	8b 81       	ldd	r24, Y+3	; 0x03
   235e0:	9c 81       	ldd	r25, Y+4	; 0x04
   235e2:	82 17       	cp	r24, r18
   235e4:	93 07       	cpc	r25, r19
   235e6:	e8 f2       	brcs	.-70     	; 0x235a2 <udc_next_desc_in_iface+0x34>
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
			break; // End of global interface descriptor
   235e8:	01 c0       	rjmp	.+2      	; 0x235ec <udc_next_desc_in_iface+0x7e>
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
	}
	return NULL; // No specific descriptor found
   235ea:	00 00       	nop
   235ec:	80 e0       	ldi	r24, 0x00	; 0
}
   235ee:	90 e0       	ldi	r25, 0x00	; 0
   235f0:	25 96       	adiw	r28, 0x05	; 5
   235f2:	cd bf       	out	0x3d, r28	; 61
   235f4:	de bf       	out	0x3e, r29	; 62
   235f6:	df 91       	pop	r29
   235f8:	cf 91       	pop	r28
   235fa:	08 95       	ret

000235fc <udc_update_iface_desc>:
 * \param setting_num   Setting number of interface to find
 *
 * \return 1 if found or 0 if not found
 */
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
   235fc:	cf 93       	push	r28
   235fe:	df 93       	push	r29
   23600:	00 d0       	rcall	.+0      	; 0x23602 <udc_update_iface_desc+0x6>
   23602:	1f 92       	push	r1
   23604:	cd b7       	in	r28, 0x3d	; 61
   23606:	de b7       	in	r29, 0x3e	; 62
   23608:	8b 83       	std	Y+3, r24	; 0x03
   2360a:	6c 83       	std	Y+4, r22	; 0x04
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
   2360c:	80 91 ee 32 	lds	r24, 0x32EE	; 0x8032ee <udc_num_configuration>
   23610:	88 23       	and	r24, r24
   23612:	11 f4       	brne	.+4      	; 0x23618 <udc_update_iface_desc+0x1c>
		return false;
   23614:	80 e0       	ldi	r24, 0x00	; 0
   23616:	55 c0       	rjmp	.+170    	; 0x236c2 <udc_update_iface_desc+0xc6>
	}

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   23618:	80 91 f0 32 	lds	r24, 0x32F0	; 0x8032f0 <udc_ptr_conf>
   2361c:	90 91 f1 32 	lds	r25, 0x32F1	; 0x8032f1 <udc_ptr_conf+0x1>
   23620:	fc 01       	movw	r30, r24
   23622:	80 81       	ld	r24, Z
   23624:	91 81       	ldd	r25, Z+1	; 0x01
   23626:	fc 01       	movw	r30, r24
   23628:	94 81       	ldd	r25, Z+4	; 0x04
   2362a:	8b 81       	ldd	r24, Y+3	; 0x03
   2362c:	89 17       	cp	r24, r25
   2362e:	10 f0       	brcs	.+4      	; 0x23634 <udc_update_iface_desc+0x38>
		return false;
   23630:	80 e0       	ldi	r24, 0x00	; 0
   23632:	47 c0       	rjmp	.+142    	; 0x236c2 <udc_update_iface_desc+0xc6>
	}

	// Start at the beginning of configuration descriptor
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;
   23634:	80 91 f0 32 	lds	r24, 0x32F0	; 0x8032f0 <udc_ptr_conf>
   23638:	90 91 f1 32 	lds	r25, 0x32F1	; 0x8032f1 <udc_ptr_conf+0x1>
   2363c:	fc 01       	movw	r30, r24
   2363e:	80 81       	ld	r24, Z
   23640:	91 81       	ldd	r25, Z+1	; 0x01
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
		return false;
	}

	// Start at the beginning of configuration descriptor
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
   23642:	80 93 f2 32 	sts	0x32F2, r24	; 0x8032f2 <udc_ptr_iface>
   23646:	90 93 f3 32 	sts	0x32F3, r25	; 0x8032f3 <udc_ptr_iface+0x1>
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
   2364a:	77 df       	rcall	.-274    	; 0x2353a <udc_get_eof_conf>
   2364c:	89 83       	std	Y+1, r24	; 0x01
	while (ptr_end_desc >
   2364e:	9a 83       	std	Y+2, r25	; 0x02
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
   23650:	2e c0       	rjmp	.+92     	; 0x236ae <udc_update_iface_desc+0xb2>
   23652:	80 91 f2 32 	lds	r24, 0x32F2	; 0x8032f2 <udc_ptr_iface>
   23656:	90 91 f3 32 	lds	r25, 0x32F3	; 0x8032f3 <udc_ptr_iface+0x1>
   2365a:	fc 01       	movw	r30, r24
   2365c:	81 81       	ldd	r24, Z+1	; 0x01
   2365e:	84 30       	cpi	r24, 0x04	; 4
			// A interface descriptor is found
			// Check interface and alternate setting number
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
   23660:	a1 f4       	brne	.+40     	; 0x2368a <udc_update_iface_desc+0x8e>
   23662:	80 91 f2 32 	lds	r24, 0x32F2	; 0x8032f2 <udc_ptr_iface>
   23666:	90 91 f3 32 	lds	r25, 0x32F3	; 0x8032f3 <udc_ptr_iface+0x1>
   2366a:	fc 01       	movw	r30, r24
   2366c:	92 81       	ldd	r25, Z+2	; 0x02
   2366e:	8b 81       	ldd	r24, Y+3	; 0x03
   23670:	98 17       	cp	r25, r24
					(setting_num ==
					udc_ptr_iface->bAlternateSetting)) {
   23672:	59 f4       	brne	.+22     	; 0x2368a <udc_update_iface_desc+0x8e>
   23674:	80 91 f2 32 	lds	r24, 0x32F2	; 0x8032f2 <udc_ptr_iface>
   23678:	90 91 f3 32 	lds	r25, 0x32F3	; 0x8032f3 <udc_ptr_iface+0x1>
   2367c:	fc 01       	movw	r30, r24
	while (ptr_end_desc >
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
			// A interface descriptor is found
			// Check interface and alternate setting number
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
   2367e:	93 81       	ldd	r25, Z+3	; 0x03
   23680:	8c 81       	ldd	r24, Y+4	; 0x04
   23682:	98 17       	cp	r25, r24
					(setting_num ==
					udc_ptr_iface->bAlternateSetting)) {
				return true; // Interface found
   23684:	11 f4       	brne	.+4      	; 0x2368a <udc_update_iface_desc+0x8e>
   23686:	81 e0       	ldi	r24, 0x01	; 1
			}
		}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
   23688:	1c c0       	rjmp	.+56     	; 0x236c2 <udc_update_iface_desc+0xc6>
   2368a:	20 91 f2 32 	lds	r18, 0x32F2	; 0x8032f2 <udc_ptr_iface>
   2368e:	30 91 f3 32 	lds	r19, 0x32F3	; 0x8032f3 <udc_ptr_iface+0x1>
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
   23692:	80 91 f2 32 	lds	r24, 0x32F2	; 0x8032f2 <udc_ptr_iface>
   23696:	90 91 f3 32 	lds	r25, 0x32F3	; 0x8032f3 <udc_ptr_iface+0x1>
   2369a:	fc 01       	movw	r30, r24
					udc_ptr_iface->bAlternateSetting)) {
				return true; // Interface found
			}
		}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
   2369c:	80 81       	ld	r24, Z
   2369e:	88 2f       	mov	r24, r24
   236a0:	90 e0       	ldi	r25, 0x00	; 0
   236a2:	82 0f       	add	r24, r18
   236a4:	93 1f       	adc	r25, r19
   236a6:	80 93 f2 32 	sts	0x32F2, r24	; 0x8032f2 <udc_ptr_iface>
   236aa:	90 93 f3 32 	sts	0x32F3, r25	; 0x8032f3 <udc_ptr_iface+0x1>
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
   236ae:	80 91 f2 32 	lds	r24, 0x32F2	; 0x8032f2 <udc_ptr_iface>
   236b2:	90 91 f3 32 	lds	r25, 0x32F3	; 0x8032f3 <udc_ptr_iface+0x1>
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
   236b6:	29 81       	ldd	r18, Y+1	; 0x01
   236b8:	3a 81       	ldd	r19, Y+2	; 0x02
   236ba:	82 17       	cp	r24, r18
   236bc:	93 07       	cpc	r25, r19
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
				(uint8_t *) udc_ptr_iface +
				udc_ptr_iface->bLength);
	}
	return false; // Interface not found
   236be:	48 f2       	brcs	.-110    	; 0x23652 <udc_update_iface_desc+0x56>
}
   236c0:	80 e0       	ldi	r24, 0x00	; 0
   236c2:	24 96       	adiw	r28, 0x04	; 4
   236c4:	cd bf       	out	0x3d, r28	; 61
   236c6:	de bf       	out	0x3e, r29	; 62
   236c8:	df 91       	pop	r29
   236ca:	cf 91       	pop	r28
   236cc:	08 95       	ret

000236ce <udc_iface_disable>:
 * \param iface_num     Interface number to disable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_disable(uint8_t iface_num)
{
   236ce:	cf 93       	push	r28
   236d0:	df 93       	push	r29
   236d2:	cd b7       	in	r28, 0x3d	; 61
   236d4:	de b7       	in	r29, 0x3e	; 62
   236d6:	25 97       	sbiw	r28, 0x05	; 5
   236d8:	cd bf       	out	0x3d, r28	; 61
   236da:	de bf       	out	0x3e, r29	; 62
   236dc:	8d 83       	std	Y+5, r24	; 0x05
	udi_api_t UDC_DESC_STORAGE *udi_api;

	// Select first alternate setting of the interface
	// to update udc_ptr_iface before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
   236de:	60 e0       	ldi	r22, 0x00	; 0
   236e0:	8d 81       	ldd	r24, Y+5	; 0x05
   236e2:	8c df       	rcall	.-232    	; 0x235fc <udc_update_iface_desc>
   236e4:	98 2f       	mov	r25, r24
   236e6:	81 e0       	ldi	r24, 0x01	; 1
   236e8:	89 27       	eor	r24, r25
   236ea:	88 23       	and	r24, r24
   236ec:	11 f0       	breq	.+4      	; 0x236f2 <udc_iface_disable+0x24>
		return false;
   236ee:	80 e0       	ldi	r24, 0x00	; 0
   236f0:	44 c0       	rjmp	.+136    	; 0x2377a <udc_iface_disable+0xac>
	}

	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   236f2:	80 91 f0 32 	lds	r24, 0x32F0	; 0x8032f0 <udc_ptr_conf>
   236f6:	90 91 f1 32 	lds	r25, 0x32F1	; 0x8032f1 <udc_ptr_conf+0x1>
   236fa:	fc 01       	movw	r30, r24
   236fc:	22 81       	ldd	r18, Z+2	; 0x02
   236fe:	33 81       	ldd	r19, Z+3	; 0x03
   23700:	8d 81       	ldd	r24, Y+5	; 0x05
   23702:	88 2f       	mov	r24, r24
   23704:	90 e0       	ldi	r25, 0x00	; 0
   23706:	88 0f       	add	r24, r24
   23708:	99 1f       	adc	r25, r25
   2370a:	82 0f       	add	r24, r18
   2370c:	93 1f       	adc	r25, r19
   2370e:	fc 01       	movw	r30, r24
   23710:	80 81       	ld	r24, Z
   23712:	91 81       	ldd	r25, Z+1	; 0x01
   23714:	8b 83       	std	Y+3, r24	; 0x03
   23716:	9c 83       	std	Y+4, r25	; 0x04

#if (0!=USB_DEVICE_MAX_EP)
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   23718:	8b 81       	ldd	r24, Y+3	; 0x03
   2371a:	9c 81       	ldd	r25, Y+4	; 0x04
   2371c:	fc 01       	movw	r30, r24
   2371e:	86 81       	ldd	r24, Z+6	; 0x06
   23720:	97 81       	ldd	r25, Z+7	; 0x07
   23722:	fc 01       	movw	r30, r24
   23724:	19 95       	eicall
   23726:	68 2f       	mov	r22, r24
   23728:	8d 81       	ldd	r24, Y+5	; 0x05
   2372a:	68 df       	rcall	.-304    	; 0x235fc <udc_update_iface_desc>
   2372c:	98 2f       	mov	r25, r24
   2372e:	81 e0       	ldi	r24, 0x01	; 1
   23730:	89 27       	eor	r24, r25
   23732:	88 23       	and	r24, r24
   23734:	11 f0       	breq	.+4      	; 0x2373a <udc_iface_disable+0x6c>
		return false;
   23736:	80 e0       	ldi	r24, 0x00	; 0
   23738:	20 c0       	rjmp	.+64     	; 0x2377a <udc_iface_disable+0xac>
	}

	// Start at the beginning of interface descriptor
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
   2373a:	80 91 f2 32 	lds	r24, 0x32F2	; 0x8032f2 <udc_ptr_iface>
   2373e:	90 91 f3 32 	lds	r25, 0x32F3	; 0x8032f3 <udc_ptr_iface+0x1>
   23742:	89 83       	std	Y+1, r24	; 0x01
   23744:	9a 83       	std	Y+2, r25	; 0x02
		while (1) {
			// Search Endpoint descriptor included in global interface descriptor
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   23746:	89 81       	ldd	r24, Y+1	; 0x01
   23748:	9a 81       	ldd	r25, Y+2	; 0x02
   2374a:	65 e0       	ldi	r22, 0x05	; 5
   2374c:	10 df       	rcall	.-480    	; 0x2356e <udc_next_desc_in_iface>
   2374e:	89 83       	std	Y+1, r24	; 0x01
   23750:	9a 83       	std	Y+2, r25	; 0x02
					udc_next_desc_in_iface((UDC_DESC_STORAGE
					usb_conf_desc_t *)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
   23752:	89 81       	ldd	r24, Y+1	; 0x01
   23754:	9a 81       	ldd	r25, Y+2	; 0x02
   23756:	89 2b       	or	r24, r25
   23758:	39 f0       	breq	.+14     	; 0x23768 <udc_iface_disable+0x9a>
				break;
			}
			// Free the endpoint used by the interface
			udd_ep_free(ep_desc->bEndpointAddress);
   2375a:	89 81       	ldd	r24, Y+1	; 0x01
   2375c:	9a 81       	ldd	r25, Y+2	; 0x02
   2375e:	fc 01       	movw	r30, r24
   23760:	82 81       	ldd	r24, Z+2	; 0x02
   23762:	0e 94 80 bb 	call	0x17700	; 0x17700 <udd_ep_free>
		}
   23766:	ef cf       	rjmp	.-34     	; 0x23746 <udc_iface_disable+0x78>
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
					udc_next_desc_in_iface((UDC_DESC_STORAGE
					usb_conf_desc_t *)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
				break;
   23768:	00 00       	nop
		}
	}
#endif

	// Disable interface
	udi_api->disable();
   2376a:	8b 81       	ldd	r24, Y+3	; 0x03
   2376c:	9c 81       	ldd	r25, Y+4	; 0x04
   2376e:	fc 01       	movw	r30, r24
   23770:	82 81       	ldd	r24, Z+2	; 0x02
   23772:	93 81       	ldd	r25, Z+3	; 0x03
   23774:	fc 01       	movw	r30, r24
   23776:	19 95       	eicall
	return true;
   23778:	81 e0       	ldi	r24, 0x01	; 1
}
   2377a:	25 96       	adiw	r28, 0x05	; 5
   2377c:	cd bf       	out	0x3d, r28	; 61
   2377e:	de bf       	out	0x3e, r29	; 62
   23780:	df 91       	pop	r29
   23782:	cf 91       	pop	r28
   23784:	08 95       	ret

00023786 <udc_iface_enable>:
 * \param setting_num   Setting number to enable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_enable(uint8_t iface_num, uint8_t setting_num)
{
   23786:	cf 93       	push	r28
   23788:	df 93       	push	r29
   2378a:	00 d0       	rcall	.+0      	; 0x2378c <udc_iface_enable+0x6>
   2378c:	1f 92       	push	r1
   2378e:	cd b7       	in	r28, 0x3d	; 61
   23790:	de b7       	in	r29, 0x3e	; 62
   23792:	8b 83       	std	Y+3, r24	; 0x03
   23794:	6c 83       	std	Y+4, r22	; 0x04
	// Select the interface descriptor
	if (!udc_update_iface_desc(iface_num, setting_num)) {
   23796:	6c 81       	ldd	r22, Y+4	; 0x04
   23798:	8b 81       	ldd	r24, Y+3	; 0x03
   2379a:	30 df       	rcall	.-416    	; 0x235fc <udc_update_iface_desc>
   2379c:	98 2f       	mov	r25, r24
   2379e:	81 e0       	ldi	r24, 0x01	; 1
   237a0:	89 27       	eor	r24, r25
   237a2:	88 23       	and	r24, r24
   237a4:	11 f0       	breq	.+4      	; 0x237aa <udc_iface_enable+0x24>
		return false;
   237a6:	80 e0       	ldi	r24, 0x00	; 0
   237a8:	3e c0       	rjmp	.+124    	; 0x23826 <udc_iface_enable+0xa0>

#if (0!=USB_DEVICE_MAX_EP)
	usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
   237aa:	80 91 f2 32 	lds	r24, 0x32F2	; 0x8032f2 <udc_ptr_iface>
   237ae:	90 91 f3 32 	lds	r25, 0x32F3	; 0x8032f3 <udc_ptr_iface+0x1>
   237b2:	89 83       	std	Y+1, r24	; 0x01
   237b4:	9a 83       	std	Y+2, r25	; 0x02
	while (1) {
		// Search Endpoint descriptor included in the global interface descriptor
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
   237b6:	89 81       	ldd	r24, Y+1	; 0x01
   237b8:	9a 81       	ldd	r25, Y+2	; 0x02
   237ba:	65 e0       	ldi	r22, 0x05	; 5
   237bc:	d8 de       	rcall	.-592    	; 0x2356e <udc_next_desc_in_iface>
   237be:	89 83       	std	Y+1, r24	; 0x01
   237c0:	9a 83       	std	Y+2, r25	; 0x02
				udc_next_desc_in_iface((UDC_DESC_STORAGE
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
   237c2:	89 81       	ldd	r24, Y+1	; 0x01
   237c4:	9a 81       	ldd	r25, Y+2	; 0x02
   237c6:	89 2b       	or	r24, r25
   237c8:	b9 f0       	breq	.+46     	; 0x237f8 <udc_iface_enable+0x72>
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
   237ca:	89 81       	ldd	r24, Y+1	; 0x01
   237cc:	9a 81       	ldd	r25, Y+2	; 0x02
   237ce:	fc 01       	movw	r30, r24
   237d0:	24 81       	ldd	r18, Z+4	; 0x04
   237d2:	35 81       	ldd	r19, Z+5	; 0x05
   237d4:	89 81       	ldd	r24, Y+1	; 0x01
   237d6:	9a 81       	ldd	r25, Y+2	; 0x02
   237d8:	fc 01       	movw	r30, r24
   237da:	63 81       	ldd	r22, Z+3	; 0x03
   237dc:	89 81       	ldd	r24, Y+1	; 0x01
   237de:	9a 81       	ldd	r25, Y+2	; 0x02
   237e0:	fc 01       	movw	r30, r24
   237e2:	82 81       	ldd	r24, Z+2	; 0x02
   237e4:	a9 01       	movw	r20, r18
   237e6:	0e 94 38 bb 	call	0x17670	; 0x17670 <udd_ep_alloc>
   237ea:	98 2f       	mov	r25, r24
   237ec:	81 e0       	ldi	r24, 0x01	; 1
   237ee:	89 27       	eor	r24, r25
   237f0:	88 23       	and	r24, r24
   237f2:	09 f3       	breq	.-62     	; 0x237b6 <udc_iface_enable+0x30>
				ep_desc->bmAttributes,
				le16_to_cpu
				(ep_desc->wMaxPacketSize))) {
			return false;
   237f4:	80 e0       	ldi	r24, 0x00	; 0
   237f6:	17 c0       	rjmp	.+46     	; 0x23826 <udc_iface_enable+0xa0>
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
				udc_next_desc_in_iface((UDC_DESC_STORAGE
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
			break;
   237f8:	00 00       	nop
			return false;
		}
	}
#endif
	// Enable the interface
	return udc_ptr_conf->udi_apis[iface_num]->enable();
   237fa:	80 91 f0 32 	lds	r24, 0x32F0	; 0x8032f0 <udc_ptr_conf>
   237fe:	90 91 f1 32 	lds	r25, 0x32F1	; 0x8032f1 <udc_ptr_conf+0x1>
   23802:	fc 01       	movw	r30, r24
   23804:	22 81       	ldd	r18, Z+2	; 0x02
   23806:	33 81       	ldd	r19, Z+3	; 0x03
   23808:	8b 81       	ldd	r24, Y+3	; 0x03
   2380a:	88 2f       	mov	r24, r24
   2380c:	90 e0       	ldi	r25, 0x00	; 0
   2380e:	88 0f       	add	r24, r24
   23810:	99 1f       	adc	r25, r25
   23812:	82 0f       	add	r24, r18
   23814:	93 1f       	adc	r25, r19
   23816:	fc 01       	movw	r30, r24
   23818:	80 81       	ld	r24, Z
   2381a:	91 81       	ldd	r25, Z+1	; 0x01
   2381c:	fc 01       	movw	r30, r24
   2381e:	80 81       	ld	r24, Z
   23820:	91 81       	ldd	r25, Z+1	; 0x01
   23822:	fc 01       	movw	r30, r24
   23824:	19 95       	eicall
}
   23826:	24 96       	adiw	r28, 0x04	; 4
   23828:	cd bf       	out	0x3d, r28	; 61
   2382a:	de bf       	out	0x3e, r29	; 62
   2382c:	df 91       	pop	r29
   2382e:	cf 91       	pop	r28
   23830:	08 95       	ret

00023832 <udc_start>:

/*! \brief Start the USB Device stack
 */
void udc_start(void)
{
   23832:	cf 93       	push	r28
   23834:	df 93       	push	r29
   23836:	cd b7       	in	r28, 0x3d	; 61
   23838:	de b7       	in	r29, 0x3e	; 62
	udd_enable();
   2383a:	0e 94 e4 b9 	call	0x173c8	; 0x173c8 <udd_enable>
}
   2383e:	00 00       	nop
   23840:	df 91       	pop	r29
   23842:	cf 91       	pop	r28
   23844:	08 95       	ret

00023846 <udc_stop>:

/*! \brief Stop the USB Device stack
 */
void udc_stop(void)
{
   23846:	cf 93       	push	r28
   23848:	df 93       	push	r29
   2384a:	cd b7       	in	r28, 0x3d	; 61
   2384c:	de b7       	in	r29, 0x3e	; 62
	udd_disable();
   2384e:	0e 94 78 ba 	call	0x174f0	; 0x174f0 <udd_disable>
	udc_reset();
}
   23852:	04 d0       	rcall	.+8      	; 0x2385c <udc_reset>
   23854:	00 00       	nop
   23856:	df 91       	pop	r29
   23858:	cf 91       	pop	r28
   2385a:	08 95       	ret

0002385c <udc_reset>:
/**
 * \brief Reset the current configuration of the USB device,
 * This routines can be called by UDD when a RESET on the USB line occurs.
 */
void udc_reset(void)
{
   2385c:	cf 93       	push	r28
   2385e:	df 93       	push	r29
   23860:	1f 92       	push	r1
   23862:	cd b7       	in	r28, 0x3d	; 61
   23864:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;

	if (udc_num_configuration) {
   23866:	80 91 ee 32 	lds	r24, 0x32EE	; 0x8032ee <udc_num_configuration>
   2386a:	88 23       	and	r24, r24
   2386c:	99 f0       	breq	.+38     	; 0x23894 <udc_reset+0x38>
		for (iface_num = 0;
   2386e:	19 82       	std	Y+1, r1	; 0x01
   23870:	05 c0       	rjmp	.+10     	; 0x2387c <udc_reset+0x20>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
   23872:	89 81       	ldd	r24, Y+1	; 0x01
   23874:	2c df       	rcall	.-424    	; 0x236ce <udc_iface_disable>
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
   23876:	89 81       	ldd	r24, Y+1	; 0x01
   23878:	8f 5f       	subi	r24, 0xFF	; 255
   2387a:	89 83       	std	Y+1, r24	; 0x01
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   2387c:	80 91 f0 32 	lds	r24, 0x32F0	; 0x8032f0 <udc_ptr_conf>
   23880:	90 91 f1 32 	lds	r25, 0x32F1	; 0x8032f1 <udc_ptr_conf+0x1>
   23884:	fc 01       	movw	r30, r24
   23886:	80 81       	ld	r24, Z
   23888:	91 81       	ldd	r25, Z+1	; 0x01
   2388a:	fc 01       	movw	r30, r24
   2388c:	94 81       	ldd	r25, Z+4	; 0x04
void udc_reset(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
   2388e:	89 81       	ldd	r24, Y+1	; 0x01
   23890:	89 17       	cp	r24, r25
   23892:	78 f3       	brcs	.-34     	; 0x23872 <udc_reset+0x16>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			udc_iface_disable(iface_num);
		}
	}
	udc_num_configuration = 0;
   23894:	10 92 ee 32 	sts	0x32EE, r1	; 0x8032ee <udc_num_configuration>
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
	if (CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP) & udc_device_status) {
   23898:	80 91 ea 32 	lds	r24, 0x32EA	; 0x8032ea <udc_device_status>
   2389c:	90 91 eb 32 	lds	r25, 0x32EB	; 0x8032eb <udc_device_status+0x1>
   238a0:	82 70       	andi	r24, 0x02	; 2
   238a2:	99 27       	eor	r25, r25
   238a4:	89 2b       	or	r24, r25
   238a6:	11 f0       	breq	.+4      	; 0x238ac <udc_reset+0x50>
		// Remote wakeup is enabled then disable it
		UDC_REMOTEWAKEUP_DISABLE();
   238a8:	0e 94 48 44 	call	0x8890	; 0x8890 <usb_callback_remotewakeup_disable>
	}
#endif
	udc_device_status =
   238ac:	10 92 ea 32 	sts	0x32EA, r1	; 0x8032ea <udc_device_status>
   238b0:	10 92 eb 32 	sts	0x32EB, r1	; 0x8032eb <udc_device_status+0x1>
#if (USB_DEVICE_ATTR & USB_CONFIG_ATTR_SELF_POWERED)
			CPU_TO_LE16(USB_DEV_STATUS_SELF_POWERED);
#else
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}
   238b4:	00 00       	nop
   238b6:	0f 90       	pop	r0
   238b8:	df 91       	pop	r29
   238ba:	cf 91       	pop	r28
   238bc:	08 95       	ret

000238be <udc_sof_notify>:

void udc_sof_notify(void)
{
   238be:	cf 93       	push	r28
   238c0:	df 93       	push	r29
   238c2:	1f 92       	push	r1
   238c4:	cd b7       	in	r28, 0x3d	; 61
   238c6:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;

	if (udc_num_configuration) {
   238c8:	80 91 ee 32 	lds	r24, 0x32EE	; 0x8032ee <udc_num_configuration>
   238cc:	88 23       	and	r24, r24
   238ce:	e9 f1       	breq	.+122    	; 0x2394a <udc_sof_notify+0x8c>
		for (iface_num = 0;
   238d0:	19 82       	std	Y+1, r1	; 0x01
   238d2:	2f c0       	rjmp	.+94     	; 0x23932 <udc_sof_notify+0x74>
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
   238d4:	80 91 f0 32 	lds	r24, 0x32F0	; 0x8032f0 <udc_ptr_conf>
   238d8:	90 91 f1 32 	lds	r25, 0x32F1	; 0x8032f1 <udc_ptr_conf+0x1>
   238dc:	fc 01       	movw	r30, r24
   238de:	22 81       	ldd	r18, Z+2	; 0x02
   238e0:	33 81       	ldd	r19, Z+3	; 0x03
   238e2:	89 81       	ldd	r24, Y+1	; 0x01
   238e4:	88 2f       	mov	r24, r24
   238e6:	90 e0       	ldi	r25, 0x00	; 0
   238e8:	88 0f       	add	r24, r24
   238ea:	99 1f       	adc	r25, r25
   238ec:	82 0f       	add	r24, r18
   238ee:	93 1f       	adc	r25, r19
   238f0:	fc 01       	movw	r30, r24
   238f2:	80 81       	ld	r24, Z
   238f4:	91 81       	ldd	r25, Z+1	; 0x01
   238f6:	fc 01       	movw	r30, r24
   238f8:	80 85       	ldd	r24, Z+8	; 0x08
   238fa:	91 85       	ldd	r25, Z+9	; 0x09
   238fc:	89 2b       	or	r24, r25
   238fe:	b1 f0       	breq	.+44     	; 0x2392c <udc_sof_notify+0x6e>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
   23900:	80 91 f0 32 	lds	r24, 0x32F0	; 0x8032f0 <udc_ptr_conf>
   23904:	90 91 f1 32 	lds	r25, 0x32F1	; 0x8032f1 <udc_ptr_conf+0x1>
   23908:	fc 01       	movw	r30, r24
   2390a:	22 81       	ldd	r18, Z+2	; 0x02
   2390c:	33 81       	ldd	r19, Z+3	; 0x03
   2390e:	89 81       	ldd	r24, Y+1	; 0x01
   23910:	88 2f       	mov	r24, r24
   23912:	90 e0       	ldi	r25, 0x00	; 0
   23914:	88 0f       	add	r24, r24
   23916:	99 1f       	adc	r25, r25
   23918:	82 0f       	add	r24, r18
   2391a:	93 1f       	adc	r25, r19
   2391c:	fc 01       	movw	r30, r24
   2391e:	80 81       	ld	r24, Z
   23920:	91 81       	ldd	r25, Z+1	; 0x01
   23922:	fc 01       	movw	r30, r24
   23924:	80 85       	ldd	r24, Z+8	; 0x08
   23926:	91 85       	ldd	r25, Z+9	; 0x09
   23928:	fc 01       	movw	r30, r24
   2392a:	19 95       	eicall
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
   2392c:	89 81       	ldd	r24, Y+1	; 0x01
   2392e:	8f 5f       	subi	r24, 0xFF	; 255
   23930:	89 83       	std	Y+1, r24	; 0x01
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
   23932:	80 91 f0 32 	lds	r24, 0x32F0	; 0x8032f0 <udc_ptr_conf>
   23936:	90 91 f1 32 	lds	r25, 0x32F1	; 0x8032f1 <udc_ptr_conf+0x1>
   2393a:	fc 01       	movw	r30, r24
   2393c:	80 81       	ld	r24, Z
   2393e:	91 81       	ldd	r25, Z+1	; 0x01
   23940:	fc 01       	movw	r30, r24
   23942:	94 81       	ldd	r25, Z+4	; 0x04
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
   23944:	89 81       	ldd	r24, Y+1	; 0x01
   23946:	89 17       	cp	r24, r25
   23948:	28 f2       	brcs	.-118    	; 0x238d4 <udc_sof_notify+0x16>
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
			}
		}
	}
}
   2394a:	00 00       	nop
   2394c:	0f 90       	pop	r0
   2394e:	df 91       	pop	r29
   23950:	cf 91       	pop	r28
   23952:	08 95       	ret

00023954 <udc_req_std_dev_get_status>:
 * \brief Standard device request to get device status
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
   23954:	cf 93       	push	r28
   23956:	df 93       	push	r29
   23958:	cd b7       	in	r28, 0x3d	; 61
   2395a:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
   2395c:	80 91 0b 33 	lds	r24, 0x330B	; 0x80330b <udd_g_ctrlreq+0x6>
   23960:	90 91 0c 33 	lds	r25, 0x330C	; 0x80330c <udd_g_ctrlreq+0x7>
   23964:	02 97       	sbiw	r24, 0x02	; 2
   23966:	11 f0       	breq	.+4      	; 0x2396c <udc_req_std_dev_get_status+0x18>
		return false;
   23968:	80 e0       	ldi	r24, 0x00	; 0
   2396a:	07 c0       	rjmp	.+14     	; 0x2397a <udc_req_std_dev_get_status+0x26>
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
   2396c:	62 e0       	ldi	r22, 0x02	; 2
   2396e:	70 e0       	ldi	r23, 0x00	; 0
   23970:	8a ee       	ldi	r24, 0xEA	; 234
   23972:	92 e3       	ldi	r25, 0x32	; 50
   23974:	0e 94 1b bb 	call	0x17636	; 0x17636 <udd_set_setup_payload>
			sizeof(udc_device_status));
	return true;
   23978:	81 e0       	ldi	r24, 0x01	; 1
}
   2397a:	df 91       	pop	r29
   2397c:	cf 91       	pop	r28
   2397e:	08 95       	ret

00023980 <udc_req_std_ep_get_status>:
 * \brief Standard endpoint request to get endpoint status
 *
 * \return true if success
 */
static bool udc_req_std_ep_get_status(void)
{
   23980:	cf 93       	push	r28
   23982:	df 93       	push	r29
   23984:	cd b7       	in	r28, 0x3d	; 61
   23986:	de b7       	in	r29, 0x3e	; 62
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
   23988:	80 91 0b 33 	lds	r24, 0x330B	; 0x80330b <udd_g_ctrlreq+0x6>
   2398c:	90 91 0c 33 	lds	r25, 0x330C	; 0x80330c <udd_g_ctrlreq+0x7>
   23990:	02 97       	sbiw	r24, 0x02	; 2
   23992:	11 f0       	breq	.+4      	; 0x23998 <udc_req_std_ep_get_status+0x18>
		return false;
   23994:	80 e0       	ldi	r24, 0x00	; 0
   23996:	13 c0       	rjmp	.+38     	; 0x239be <udc_req_std_ep_get_status+0x3e>
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
   23998:	80 91 09 33 	lds	r24, 0x3309	; 0x803309 <udd_g_ctrlreq+0x4>
   2399c:	90 91 0a 33 	lds	r25, 0x330A	; 0x80330a <udd_g_ctrlreq+0x5>
   239a0:	0e 94 97 bb 	call	0x1772e	; 0x1772e <udd_ep_is_halted>
   239a4:	88 2f       	mov	r24, r24
   239a6:	90 e0       	ldi	r25, 0x00	; 0
   239a8:	80 93 f4 32 	sts	0x32F4, r24	; 0x8032f4 <udc_ep_status.4757>
   239ac:	90 93 f5 32 	sts	0x32F5, r25	; 0x8032f5 <udc_ep_status.4757+0x1>
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
   239b0:	62 e0       	ldi	r22, 0x02	; 2
   239b2:	70 e0       	ldi	r23, 0x00	; 0
   239b4:	84 ef       	ldi	r24, 0xF4	; 244
   239b6:	92 e3       	ldi	r25, 0x32	; 50
   239b8:	0e 94 1b bb 	call	0x17636	; 0x17636 <udd_set_setup_payload>
			sizeof(udc_ep_status));
	return true;
   239bc:	81 e0       	ldi	r24, 0x01	; 1
}
   239be:	df 91       	pop	r29
   239c0:	cf 91       	pop	r28
   239c2:	08 95       	ret

000239c4 <udc_req_std_dev_clear_feature>:
 * \brief Standard device request to change device status
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
   239c4:	cf 93       	push	r28
   239c6:	df 93       	push	r29
   239c8:	cd b7       	in	r28, 0x3d	; 61
   239ca:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength) {
   239cc:	80 91 0b 33 	lds	r24, 0x330B	; 0x80330b <udd_g_ctrlreq+0x6>
   239d0:	90 91 0c 33 	lds	r25, 0x330C	; 0x80330c <udd_g_ctrlreq+0x7>
   239d4:	89 2b       	or	r24, r25
   239d6:	11 f0       	breq	.+4      	; 0x239dc <udc_req_std_dev_clear_feature+0x18>
		return false;
   239d8:	80 e0       	ldi	r24, 0x00	; 0
   239da:	14 c0       	rjmp	.+40     	; 0x23a04 <udc_req_std_dev_clear_feature+0x40>
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
   239dc:	80 91 07 33 	lds	r24, 0x3307	; 0x803307 <udd_g_ctrlreq+0x2>
   239e0:	90 91 08 33 	lds	r25, 0x3308	; 0x803308 <udd_g_ctrlreq+0x3>
   239e4:	01 97       	sbiw	r24, 0x01	; 1
   239e6:	69 f4       	brne	.+26     	; 0x23a02 <udc_req_std_dev_clear_feature+0x3e>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
   239e8:	80 91 ea 32 	lds	r24, 0x32EA	; 0x8032ea <udc_device_status>
   239ec:	90 91 eb 32 	lds	r25, 0x32EB	; 0x8032eb <udc_device_status+0x1>
   239f0:	8d 7f       	andi	r24, 0xFD	; 253
   239f2:	80 93 ea 32 	sts	0x32EA, r24	; 0x8032ea <udc_device_status>
   239f6:	90 93 eb 32 	sts	0x32EB, r25	; 0x8032eb <udc_device_status+0x1>
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		UDC_REMOTEWAKEUP_DISABLE();
   239fa:	0e 94 48 44 	call	0x8890	; 0x8890 <usb_callback_remotewakeup_disable>
#endif
		return true;
   239fe:	81 e0       	ldi	r24, 0x01	; 1
   23a00:	01 c0       	rjmp	.+2      	; 0x23a04 <udc_req_std_dev_clear_feature+0x40>
	}
	return false;
   23a02:	80 e0       	ldi	r24, 0x00	; 0
}
   23a04:	df 91       	pop	r29
   23a06:	cf 91       	pop	r28
   23a08:	08 95       	ret

00023a0a <udc_req_std_ep_clear_feature>:
 * \brief Standard endpoint request to clear endpoint feature
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
   23a0a:	cf 93       	push	r28
   23a0c:	df 93       	push	r29
   23a0e:	cd b7       	in	r28, 0x3d	; 61
   23a10:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength) {
   23a12:	80 91 0b 33 	lds	r24, 0x330B	; 0x80330b <udd_g_ctrlreq+0x6>
   23a16:	90 91 0c 33 	lds	r25, 0x330C	; 0x80330c <udd_g_ctrlreq+0x7>
   23a1a:	89 2b       	or	r24, r25
   23a1c:	11 f0       	breq	.+4      	; 0x23a22 <udc_req_std_ep_clear_feature+0x18>
		return false;
   23a1e:	80 e0       	ldi	r24, 0x00	; 0
   23a20:	0e c0       	rjmp	.+28     	; 0x23a3e <udc_req_std_ep_clear_feature+0x34>
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
   23a22:	80 91 07 33 	lds	r24, 0x3307	; 0x803307 <udd_g_ctrlreq+0x2>
   23a26:	90 91 08 33 	lds	r25, 0x3308	; 0x803308 <udd_g_ctrlreq+0x3>
   23a2a:	89 2b       	or	r24, r25
   23a2c:	39 f4       	brne	.+14     	; 0x23a3c <udc_req_std_ep_clear_feature+0x32>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
   23a2e:	80 91 09 33 	lds	r24, 0x3309	; 0x803309 <udd_g_ctrlreq+0x4>
   23a32:	90 91 0a 33 	lds	r25, 0x330A	; 0x80330a <udd_g_ctrlreq+0x5>
   23a36:	0e 94 d1 bb 	call	0x177a2	; 0x177a2 <udd_ep_clear_halt>
   23a3a:	01 c0       	rjmp	.+2      	; 0x23a3e <udc_req_std_ep_clear_feature+0x34>
	}
	return false;
   23a3c:	80 e0       	ldi	r24, 0x00	; 0
}
   23a3e:	df 91       	pop	r29
   23a40:	cf 91       	pop	r28
   23a42:	08 95       	ret

00023a44 <udc_req_std_dev_set_feature>:
 * \brief Standard device request to set a feature
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_feature(void)
{
   23a44:	cf 93       	push	r28
   23a46:	df 93       	push	r29
   23a48:	cd b7       	in	r28, 0x3d	; 61
   23a4a:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength) {
   23a4c:	80 91 0b 33 	lds	r24, 0x330B	; 0x80330b <udd_g_ctrlreq+0x6>
   23a50:	90 91 0c 33 	lds	r25, 0x330C	; 0x80330c <udd_g_ctrlreq+0x7>
   23a54:	89 2b       	or	r24, r25
   23a56:	11 f0       	breq	.+4      	; 0x23a5c <udc_req_std_dev_set_feature+0x18>
		return false;
   23a58:	80 e0       	ldi	r24, 0x00	; 0
   23a5a:	15 c0       	rjmp	.+42     	; 0x23a86 <udc_req_std_dev_set_feature+0x42>
	}

	switch (udd_g_ctrlreq.req.wValue) {
   23a5c:	80 91 07 33 	lds	r24, 0x3307	; 0x803307 <udd_g_ctrlreq+0x2>
   23a60:	90 91 08 33 	lds	r25, 0x3308	; 0x803308 <udd_g_ctrlreq+0x3>
   23a64:	01 97       	sbiw	r24, 0x01	; 1
   23a66:	19 f0       	breq	.+6      	; 0x23a6e <udc_req_std_dev_set_feature+0x2a>
			break;
		}
		break;
#endif
	default:
		break;
   23a68:	00 00       	nop
	}
	return false;
   23a6a:	80 e0       	ldi	r24, 0x00	; 0
   23a6c:	0c c0       	rjmp	.+24     	; 0x23a86 <udc_req_std_dev_set_feature+0x42>
	switch (udd_g_ctrlreq.req.wValue) {

	case USB_DEV_FEATURE_REMOTE_WAKEUP:
#if (USB_CONFIG_ATTR_REMOTE_WAKEUP \
	== (USB_DEVICE_ATTR & USB_CONFIG_ATTR_REMOTE_WAKEUP))
		udc_device_status |= CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP);
   23a6e:	80 91 ea 32 	lds	r24, 0x32EA	; 0x8032ea <udc_device_status>
   23a72:	90 91 eb 32 	lds	r25, 0x32EB	; 0x8032eb <udc_device_status+0x1>
   23a76:	82 60       	ori	r24, 0x02	; 2
   23a78:	80 93 ea 32 	sts	0x32EA, r24	; 0x8032ea <udc_device_status>
   23a7c:	90 93 eb 32 	sts	0x32EB, r25	; 0x8032eb <udc_device_status+0x1>
		UDC_REMOTEWAKEUP_ENABLE();
   23a80:	0e 94 40 44 	call	0x8880	; 0x8880 <usb_callback_remotewakeup_enable>
		return true;
   23a84:	81 e0       	ldi	r24, 0x01	; 1
#endif
	default:
		break;
	}
	return false;
}
   23a86:	df 91       	pop	r29
   23a88:	cf 91       	pop	r28
   23a8a:	08 95       	ret

00023a8c <udc_req_std_ep_set_feature>:
 *
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
   23a8c:	cf 93       	push	r28
   23a8e:	df 93       	push	r29
   23a90:	cd b7       	in	r28, 0x3d	; 61
   23a92:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength) {
   23a94:	80 91 0b 33 	lds	r24, 0x330B	; 0x80330b <udd_g_ctrlreq+0x6>
   23a98:	90 91 0c 33 	lds	r25, 0x330C	; 0x80330c <udd_g_ctrlreq+0x7>
   23a9c:	89 2b       	or	r24, r25
   23a9e:	11 f0       	breq	.+4      	; 0x23aa4 <udc_req_std_ep_set_feature+0x18>
		return false;
   23aa0:	80 e0       	ldi	r24, 0x00	; 0
   23aa2:	14 c0       	rjmp	.+40     	; 0x23acc <udc_req_std_ep_set_feature+0x40>
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
   23aa4:	80 91 07 33 	lds	r24, 0x3307	; 0x803307 <udd_g_ctrlreq+0x2>
   23aa8:	90 91 08 33 	lds	r25, 0x3308	; 0x803308 <udd_g_ctrlreq+0x3>
   23aac:	89 2b       	or	r24, r25
   23aae:	69 f4       	brne	.+26     	; 0x23aca <udc_req_std_ep_set_feature+0x3e>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
   23ab0:	80 91 09 33 	lds	r24, 0x3309	; 0x803309 <udd_g_ctrlreq+0x4>
   23ab4:	90 91 0a 33 	lds	r25, 0x330A	; 0x80330a <udd_g_ctrlreq+0x5>
   23ab8:	0e 94 e2 bc 	call	0x179c4	; 0x179c4 <udd_ep_abort>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
   23abc:	80 91 09 33 	lds	r24, 0x3309	; 0x803309 <udd_g_ctrlreq+0x4>
   23ac0:	90 91 0a 33 	lds	r25, 0x330A	; 0x80330a <udd_g_ctrlreq+0x5>
   23ac4:	0e 94 b4 bb 	call	0x17768	; 0x17768 <udd_ep_set_halt>
   23ac8:	01 c0       	rjmp	.+2      	; 0x23acc <udc_req_std_ep_set_feature+0x40>
	}
	return false;
   23aca:	80 e0       	ldi	r24, 0x00	; 0
}
   23acc:	df 91       	pop	r29
   23ace:	cf 91       	pop	r28
   23ad0:	08 95       	ret

00023ad2 <udc_valid_address>:
/**
 * \brief Change the address of device
 * Callback called at the end of request set address
 */
static void udc_valid_address(void)
{
   23ad2:	cf 93       	push	r28
   23ad4:	df 93       	push	r29
   23ad6:	cd b7       	in	r28, 0x3d	; 61
   23ad8:	de b7       	in	r29, 0x3e	; 62
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
   23ada:	80 91 07 33 	lds	r24, 0x3307	; 0x803307 <udd_g_ctrlreq+0x2>
   23ade:	90 91 08 33 	lds	r25, 0x3308	; 0x803308 <udd_g_ctrlreq+0x3>
   23ae2:	8f 77       	andi	r24, 0x7F	; 127
   23ae4:	0e 94 ec ba 	call	0x175d8	; 0x175d8 <udd_set_address>
}
   23ae8:	00 00       	nop
   23aea:	df 91       	pop	r29
   23aec:	cf 91       	pop	r28
   23aee:	08 95       	ret

00023af0 <udc_req_std_dev_set_address>:
 * \brief Standard device request to set device address
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
   23af0:	cf 93       	push	r28
   23af2:	df 93       	push	r29
   23af4:	cd b7       	in	r28, 0x3d	; 61
   23af6:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength) {
   23af8:	80 91 0b 33 	lds	r24, 0x330B	; 0x80330b <udd_g_ctrlreq+0x6>
   23afc:	90 91 0c 33 	lds	r25, 0x330C	; 0x80330c <udd_g_ctrlreq+0x7>
   23b00:	89 2b       	or	r24, r25
   23b02:	11 f0       	breq	.+4      	; 0x23b08 <udc_req_std_dev_set_address+0x18>
		return false;
   23b04:	80 e0       	ldi	r24, 0x00	; 0
   23b06:	07 c0       	rjmp	.+14     	; 0x23b16 <udc_req_std_dev_set_address+0x26>
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
   23b08:	89 e7       	ldi	r24, 0x79	; 121
   23b0a:	91 e0       	ldi	r25, 0x01	; 1
   23b0c:	80 93 11 33 	sts	0x3311, r24	; 0x803311 <udd_g_ctrlreq+0xc>
   23b10:	90 93 12 33 	sts	0x3312, r25	; 0x803312 <udd_g_ctrlreq+0xd>
	return true;
   23b14:	81 e0       	ldi	r24, 0x01	; 1
}
   23b16:	df 91       	pop	r29
   23b18:	cf 91       	pop	r28
   23b1a:	08 95       	ret

00023b1c <udc_req_std_dev_get_str_desc>:
 * \brief Standard device request to get device string descriptor
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_str_desc(void)
{
   23b1c:	cf 93       	push	r28
   23b1e:	df 93       	push	r29
   23b20:	00 d0       	rcall	.+0      	; 0x23b22 <udc_req_std_dev_get_str_desc+0x6>
   23b22:	1f 92       	push	r1
   23b24:	cd b7       	in	r28, 0x3d	; 61
   23b26:	de b7       	in	r29, 0x3e	; 62
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;
   23b28:	1c 82       	std	Y+4, r1	; 0x04

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
   23b2a:	80 91 07 33 	lds	r24, 0x3307	; 0x803307 <udd_g_ctrlreq+0x2>
   23b2e:	90 91 08 33 	lds	r25, 0x3308	; 0x803308 <udd_g_ctrlreq+0x3>
   23b32:	99 27       	eor	r25, r25
   23b34:	81 30       	cpi	r24, 0x01	; 1
   23b36:	91 05       	cpc	r25, r1
   23b38:	81 f0       	breq	.+32     	; 0x23b5a <udc_req_std_dev_get_str_desc+0x3e>
   23b3a:	81 30       	cpi	r24, 0x01	; 1
   23b3c:	91 05       	cpc	r25, r1
   23b3e:	30 f0       	brcs	.+12     	; 0x23b4c <udc_req_std_dev_get_str_desc+0x30>
   23b40:	82 30       	cpi	r24, 0x02	; 2
   23b42:	91 05       	cpc	r25, r1
   23b44:	89 f0       	breq	.+34     	; 0x23b68 <udc_req_std_dev_get_str_desc+0x4c>
   23b46:	03 97       	sbiw	r24, 0x03	; 3
   23b48:	b1 f0       	breq	.+44     	; 0x23b76 <udc_req_std_dev_get_str_desc+0x5a>
   23b4a:	1b c0       	rjmp	.+54     	; 0x23b82 <udc_req_std_dev_get_str_desc+0x66>
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
   23b4c:	64 e0       	ldi	r22, 0x04	; 4
   23b4e:	70 e0       	ldi	r23, 0x00	; 0
   23b50:	84 ec       	ldi	r24, 0xC4	; 196
   23b52:	90 e2       	ldi	r25, 0x20	; 32
   23b54:	0e 94 1b bb 	call	0x17636	; 0x17636 <udd_set_setup_payload>
				sizeof(udc_string_desc_languageid));
		break;
   23b58:	16 c0       	rjmp	.+44     	; 0x23b86 <udc_req_std_dev_get_str_desc+0x6a>

#ifdef USB_DEVICE_MANUFACTURE_NAME
	case 1:
		str_length = USB_DEVICE_MANUFACTURE_NAME_SIZE;
   23b5a:	80 e1       	ldi	r24, 0x10	; 16
   23b5c:	8c 83       	std	Y+4, r24	; 0x04
		str = udc_string_manufacturer_name;
   23b5e:	88 ec       	ldi	r24, 0xC8	; 200
   23b60:	90 e2       	ldi	r25, 0x20	; 32
   23b62:	8a 83       	std	Y+2, r24	; 0x02
   23b64:	9b 83       	std	Y+3, r25	; 0x03
		break;
   23b66:	0f c0       	rjmp	.+30     	; 0x23b86 <udc_req_std_dev_get_str_desc+0x6a>
#endif
#ifdef USB_DEVICE_PRODUCT_NAME
	case 2:
		str_length = USB_DEVICE_PRODUCT_NAME_SIZE;
   23b68:	8c e0       	ldi	r24, 0x0C	; 12
   23b6a:	8c 83       	std	Y+4, r24	; 0x04
		str = udc_string_product_name;
   23b6c:	89 ed       	ldi	r24, 0xD9	; 217
   23b6e:	90 e2       	ldi	r25, 0x20	; 32
   23b70:	8a 83       	std	Y+2, r24	; 0x02
   23b72:	9b 83       	std	Y+3, r25	; 0x03
		break;
   23b74:	08 c0       	rjmp	.+16     	; 0x23b86 <udc_req_std_dev_get_str_desc+0x6a>
#endif
#if defined USB_DEVICE_SERIAL_NAME || defined USB_DEVICE_GET_SERIAL_NAME_POINTER
	case 3:
		str_length = USB_DEVICE_SERIAL_NAME_SIZE;
   23b76:	81 e0       	ldi	r24, 0x01	; 1
		str = udc_get_string_serial_name();
   23b78:	8c 83       	std	Y+4, r24	; 0x04
   23b7a:	d6 dc       	rcall	.-1620   	; 0x23528 <udc_get_string_serial_name>
   23b7c:	8a 83       	std	Y+2, r24	; 0x02
		break;
   23b7e:	9b 83       	std	Y+3, r25	; 0x03
#ifdef UDC_GET_EXTRA_STRING
		if (UDC_GET_EXTRA_STRING()) {
			break;
		}
#endif
		return false;
   23b80:	02 c0       	rjmp	.+4      	; 0x23b86 <udc_req_std_dev_get_str_desc+0x6a>
   23b82:	80 e0       	ldi	r24, 0x00	; 0
	}

	if (str_length) {
   23b84:	33 c0       	rjmp	.+102    	; 0x23bec <udc_req_std_dev_get_str_desc+0xd0>
   23b86:	8c 81       	ldd	r24, Y+4	; 0x04
   23b88:	88 23       	and	r24, r24
		for(i = 0; i < str_length; i++) {
   23b8a:	79 f1       	breq	.+94     	; 0x23bea <udc_req_std_dev_get_str_desc+0xce>
   23b8c:	19 82       	std	Y+1, r1	; 0x01
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
   23b8e:	19 c0       	rjmp	.+50     	; 0x23bc2 <udc_req_std_dev_get_str_desc+0xa6>
   23b90:	89 81       	ldd	r24, Y+1	; 0x01
   23b92:	88 2f       	mov	r24, r24
   23b94:	90 e0       	ldi	r25, 0x00	; 0
   23b96:	29 81       	ldd	r18, Y+1	; 0x01
   23b98:	22 2f       	mov	r18, r18
   23b9a:	30 e0       	ldi	r19, 0x00	; 0
   23b9c:	4a 81       	ldd	r20, Y+2	; 0x02
   23b9e:	5b 81       	ldd	r21, Y+3	; 0x03
   23ba0:	24 0f       	add	r18, r20
   23ba2:	35 1f       	adc	r19, r21
   23ba4:	f9 01       	movw	r30, r18
   23ba6:	20 81       	ld	r18, Z
   23ba8:	22 2f       	mov	r18, r18
   23baa:	30 e0       	ldi	r19, 0x00	; 0
   23bac:	01 96       	adiw	r24, 0x01	; 1
   23bae:	88 0f       	add	r24, r24
   23bb0:	99 1f       	adc	r25, r25
   23bb2:	8a 51       	subi	r24, 0x1A	; 26
   23bb4:	9f 4d       	sbci	r25, 0xDF	; 223
   23bb6:	fc 01       	movw	r30, r24
   23bb8:	20 83       	st	Z, r18
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
   23bba:	31 83       	std	Z+1, r19	; 0x01
   23bbc:	89 81       	ldd	r24, Y+1	; 0x01
   23bbe:	8f 5f       	subi	r24, 0xFF	; 255
   23bc0:	89 83       	std	Y+1, r24	; 0x01
   23bc2:	99 81       	ldd	r25, Y+1	; 0x01
   23bc4:	8c 81       	ldd	r24, Y+4	; 0x04
   23bc6:	98 17       	cp	r25, r24
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
   23bc8:	18 f3       	brcs	.-58     	; 0x23b90 <udc_req_std_dev_get_str_desc+0x74>
   23bca:	8c 81       	ldd	r24, Y+4	; 0x04
   23bcc:	88 2f       	mov	r24, r24
   23bce:	90 e0       	ldi	r25, 0x00	; 0
   23bd0:	01 96       	adiw	r24, 0x01	; 1
   23bd2:	88 0f       	add	r24, r24
   23bd4:	80 93 e6 20 	sts	0x20E6, r24	; 0x8020e6 <udc_string_desc>
		udd_set_setup_payload(
			(uint8_t *) &udc_string_desc,
			udc_string_desc.header.bLength);
   23bd8:	80 91 e6 20 	lds	r24, 0x20E6	; 0x8020e6 <udc_string_desc>
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
		udd_set_setup_payload(
   23bdc:	88 2f       	mov	r24, r24
   23bde:	90 e0       	ldi	r25, 0x00	; 0
   23be0:	bc 01       	movw	r22, r24
   23be2:	86 ee       	ldi	r24, 0xE6	; 230
   23be4:	90 e2       	ldi	r25, 0x20	; 32
   23be6:	0e 94 1b bb 	call	0x17636	; 0x17636 <udd_set_setup_payload>
			(uint8_t *) &udc_string_desc,
			udc_string_desc.header.bLength);
	}

	return true;
}
   23bea:	81 e0       	ldi	r24, 0x01	; 1
   23bec:	24 96       	adiw	r28, 0x04	; 4
   23bee:	cd bf       	out	0x3d, r28	; 61
   23bf0:	de bf       	out	0x3e, r29	; 62
   23bf2:	df 91       	pop	r29
   23bf4:	cf 91       	pop	r28
   23bf6:	08 95       	ret

00023bf8 <udc_req_std_dev_get_descriptor>:
 * \brief Standard device request to get descriptors about USB device
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_descriptor(void)
{
   23bf8:	cf 93       	push	r28
   23bfa:	df 93       	push	r29
   23bfc:	1f 92       	push	r1
   23bfe:	cd b7       	in	r28, 0x3d	; 61
   23c00:	de b7       	in	r29, 0x3e	; 62
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
   23c02:	80 91 07 33 	lds	r24, 0x3307	; 0x803307 <udd_g_ctrlreq+0x2>
   23c06:	90 91 08 33 	lds	r25, 0x3308	; 0x803308 <udd_g_ctrlreq+0x3>
   23c0a:	89 83       	std	Y+1, r24	; 0x01

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
   23c0c:	80 91 07 33 	lds	r24, 0x3307	; 0x803307 <udd_g_ctrlreq+0x2>
   23c10:	90 91 08 33 	lds	r25, 0x3308	; 0x803308 <udd_g_ctrlreq+0x3>
   23c14:	89 2f       	mov	r24, r25
   23c16:	99 27       	eor	r25, r25
   23c18:	82 30       	cpi	r24, 0x02	; 2
   23c1a:	91 05       	cpc	r25, r1
   23c1c:	f1 f0       	breq	.+60     	; 0x23c5a <udc_req_std_dev_get_descriptor+0x62>
   23c1e:	83 30       	cpi	r24, 0x03	; 3
   23c20:	91 05       	cpc	r25, r1
   23c22:	1c f4       	brge	.+6      	; 0x23c2a <udc_req_std_dev_get_descriptor+0x32>
   23c24:	01 97       	sbiw	r24, 0x01	; 1
   23c26:	49 f0       	breq	.+18     	; 0x23c3a <udc_req_std_dev_get_descriptor+0x42>
   23c28:	70 c0       	rjmp	.+224    	; 0x23d0a <udc_req_std_dev_get_descriptor+0x112>
   23c2a:	83 30       	cpi	r24, 0x03	; 3
   23c2c:	91 05       	cpc	r25, r1
   23c2e:	09 f4       	brne	.+2      	; 0x23c32 <udc_req_std_dev_get_descriptor+0x3a>
   23c30:	64 c0       	rjmp	.+200    	; 0x23cfa <udc_req_std_dev_get_descriptor+0x102>
   23c32:	0f 97       	sbiw	r24, 0x0f	; 15
   23c34:	09 f4       	brne	.+2      	; 0x23c38 <udc_req_std_dev_get_descriptor+0x40>
   23c36:	4a c0       	rjmp	.+148    	; 0x23ccc <udc_req_std_dev_get_descriptor+0xd4>
   23c38:	68 c0       	rjmp	.+208    	; 0x23d0a <udc_req_std_dev_get_descriptor+0x112>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
   23c3a:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_config>
   23c3e:	90 91 bf 20 	lds	r25, 0x20BF	; 0x8020bf <udc_config+0x1>
   23c42:	fc 01       	movw	r30, r24
   23c44:	80 81       	ld	r24, Z
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
   23c46:	28 2f       	mov	r18, r24
   23c48:	30 e0       	ldi	r19, 0x00	; 0
				(uint8_t *) udc_config.confdev_lsfs,
   23c4a:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_config>
   23c4e:	90 91 bf 20 	lds	r25, 0x20BF	; 0x8020bf <udc_config+0x1>
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
   23c52:	b9 01       	movw	r22, r18
   23c54:	0e 94 1b bb 	call	0x17636	; 0x17636 <udd_set_setup_payload>
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
		}
		break;
   23c58:	5b c0       	rjmp	.+182    	; 0x23d10 <udc_req_std_dev_get_descriptor+0x118>
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
   23c5a:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_config>
   23c5e:	90 91 bf 20 	lds	r25, 0x20BF	; 0x8020bf <udc_config+0x1>
   23c62:	fc 01       	movw	r30, r24
   23c64:	91 89       	ldd	r25, Z+17	; 0x11
   23c66:	89 81       	ldd	r24, Y+1	; 0x01
   23c68:	89 17       	cp	r24, r25
   23c6a:	10 f0       	brcs	.+4      	; 0x23c70 <udc_req_std_dev_get_descriptor+0x78>
					bNumConfigurations) {
				return false;
   23c6c:	80 e0       	ldi	r24, 0x00	; 0
   23c6e:	64 c0       	rjmp	.+200    	; 0x23d38 <udc_req_std_dev_get_descriptor+0x140>
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
   23c70:	20 91 c0 20 	lds	r18, 0x20C0	; 0x8020c0 <udc_config+0x2>
   23c74:	30 91 c1 20 	lds	r19, 0x20C1	; 0x8020c1 <udc_config+0x3>
   23c78:	89 81       	ldd	r24, Y+1	; 0x01
   23c7a:	88 2f       	mov	r24, r24
   23c7c:	90 e0       	ldi	r25, 0x00	; 0
   23c7e:	88 0f       	add	r24, r24
   23c80:	99 1f       	adc	r25, r25
   23c82:	88 0f       	add	r24, r24
   23c84:	99 1f       	adc	r25, r25
   23c86:	82 0f       	add	r24, r18
   23c88:	93 1f       	adc	r25, r19
   23c8a:	fc 01       	movw	r30, r24
   23c8c:	80 81       	ld	r24, Z
   23c8e:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
   23c90:	fc 01       	movw	r30, r24
   23c92:	42 81       	ldd	r20, Z+2	; 0x02
   23c94:	53 81       	ldd	r21, Z+3	; 0x03
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
   23c96:	20 91 c0 20 	lds	r18, 0x20C0	; 0x8020c0 <udc_config+0x2>
   23c9a:	30 91 c1 20 	lds	r19, 0x20C1	; 0x8020c1 <udc_config+0x3>
   23c9e:	89 81       	ldd	r24, Y+1	; 0x01
   23ca0:	88 2f       	mov	r24, r24
   23ca2:	90 e0       	ldi	r25, 0x00	; 0
   23ca4:	88 0f       	add	r24, r24
   23ca6:	99 1f       	adc	r25, r25
   23ca8:	88 0f       	add	r24, r24
   23caa:	99 1f       	adc	r25, r25
   23cac:	82 0f       	add	r24, r18
   23cae:	93 1f       	adc	r25, r19
   23cb0:	fc 01       	movw	r30, r24
   23cb2:	80 81       	ld	r24, Z
   23cb4:	91 81       	ldd	r25, Z+1	; 0x01
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
   23cb6:	ba 01       	movw	r22, r20
   23cb8:	0e 94 1b bb 	call	0x17636	; 0x17636 <udd_set_setup_payload>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
   23cbc:	80 91 0d 33 	lds	r24, 0x330D	; 0x80330d <udd_g_ctrlreq+0x8>
   23cc0:	90 91 0e 33 	lds	r25, 0x330E	; 0x80330e <udd_g_ctrlreq+0x9>
   23cc4:	22 e0       	ldi	r18, 0x02	; 2
   23cc6:	fc 01       	movw	r30, r24
   23cc8:	21 83       	std	Z+1, r18	; 0x01
				USB_DT_CONFIGURATION;
		break;
   23cca:	22 c0       	rjmp	.+68     	; 0x23d10 <udc_req_std_dev_get_descriptor+0x118>
		break;
#endif

	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
   23ccc:	80 91 c2 20 	lds	r24, 0x20C2	; 0x8020c2 <udc_config+0x4>
   23cd0:	90 91 c3 20 	lds	r25, 0x20C3	; 0x8020c3 <udc_config+0x5>
   23cd4:	89 2b       	or	r24, r25
   23cd6:	11 f4       	brne	.+4      	; 0x23cdc <udc_req_std_dev_get_descriptor+0xe4>
			return false;
   23cd8:	80 e0       	ldi	r24, 0x00	; 0
   23cda:	2e c0       	rjmp	.+92     	; 0x23d38 <udc_req_std_dev_get_descriptor+0x140>
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
				udc_config.conf_bos->wTotalLength);
   23cdc:	80 91 c2 20 	lds	r24, 0x20C2	; 0x8020c2 <udc_config+0x4>
   23ce0:	90 91 c3 20 	lds	r25, 0x20C3	; 0x8020c3 <udc_config+0x5>
	case USB_DT_BOS:
		// Device BOS descriptor requested
		if (udc_config.conf_bos == NULL) {
			return false;
		}
		udd_set_setup_payload( (uint8_t *) udc_config.conf_bos,
   23ce4:	fc 01       	movw	r30, r24
   23ce6:	22 81       	ldd	r18, Z+2	; 0x02
   23ce8:	33 81       	ldd	r19, Z+3	; 0x03
   23cea:	80 91 c2 20 	lds	r24, 0x20C2	; 0x8020c2 <udc_config+0x4>
   23cee:	90 91 c3 20 	lds	r25, 0x20C3	; 0x8020c3 <udc_config+0x5>
   23cf2:	b9 01       	movw	r22, r18
   23cf4:	0e 94 1b bb 	call	0x17636	; 0x17636 <udd_set_setup_payload>
				udc_config.conf_bos->wTotalLength);
		break;

	case USB_DT_STRING:
		// String descriptor requested
		if (!udc_req_std_dev_get_str_desc()) {
   23cf8:	0b c0       	rjmp	.+22     	; 0x23d10 <udc_req_std_dev_get_descriptor+0x118>
   23cfa:	10 df       	rcall	.-480    	; 0x23b1c <udc_req_std_dev_get_str_desc>
   23cfc:	98 2f       	mov	r25, r24
   23cfe:	81 e0       	ldi	r24, 0x01	; 1
   23d00:	89 27       	eor	r24, r25
   23d02:	88 23       	and	r24, r24
			return false;
   23d04:	21 f0       	breq	.+8      	; 0x23d0e <udc_req_std_dev_get_descriptor+0x116>
   23d06:	80 e0       	ldi	r24, 0x00	; 0
		}
		break;

	default:
		// Unknown descriptor requested
		return false;
   23d08:	17 c0       	rjmp	.+46     	; 0x23d38 <udc_req_std_dev_get_descriptor+0x140>
   23d0a:	80 e0       	ldi	r24, 0x00	; 0
	case USB_DT_STRING:
		// String descriptor requested
		if (!udc_req_std_dev_get_str_desc()) {
			return false;
		}
		break;
   23d0c:	15 c0       	rjmp	.+42     	; 0x23d38 <udc_req_std_dev_get_descriptor+0x140>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
   23d0e:	00 00       	nop
   23d10:	20 91 0b 33 	lds	r18, 0x330B	; 0x80330b <udd_g_ctrlreq+0x6>
   23d14:	30 91 0c 33 	lds	r19, 0x330C	; 0x80330c <udd_g_ctrlreq+0x7>
   23d18:	80 91 0f 33 	lds	r24, 0x330F	; 0x80330f <udd_g_ctrlreq+0xa>
   23d1c:	90 91 10 33 	lds	r25, 0x3310	; 0x803310 <udd_g_ctrlreq+0xb>
   23d20:	28 17       	cp	r18, r24
   23d22:	39 07       	cpc	r19, r25
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
   23d24:	40 f4       	brcc	.+16     	; 0x23d36 <udc_req_std_dev_get_descriptor+0x13e>
   23d26:	80 91 0b 33 	lds	r24, 0x330B	; 0x80330b <udd_g_ctrlreq+0x6>
   23d2a:	90 91 0c 33 	lds	r25, 0x330C	; 0x80330c <udd_g_ctrlreq+0x7>
   23d2e:	80 93 0f 33 	sts	0x330F, r24	; 0x80330f <udd_g_ctrlreq+0xa>
   23d32:	90 93 10 33 	sts	0x3310, r25	; 0x803310 <udd_g_ctrlreq+0xb>
	}
	return true;
}
   23d36:	81 e0       	ldi	r24, 0x01	; 1
   23d38:	0f 90       	pop	r0
   23d3a:	df 91       	pop	r29
   23d3c:	cf 91       	pop	r28
   23d3e:	08 95       	ret

00023d40 <udc_req_std_dev_get_configuration>:
 * \brief Standard device request to get configuration number
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
   23d40:	cf 93       	push	r28
   23d42:	df 93       	push	r29
   23d44:	cd b7       	in	r28, 0x3d	; 61
   23d46:	de b7       	in	r29, 0x3e	; 62
	if (udd_g_ctrlreq.req.wLength != 1) {
   23d48:	80 91 0b 33 	lds	r24, 0x330B	; 0x80330b <udd_g_ctrlreq+0x6>
   23d4c:	90 91 0c 33 	lds	r25, 0x330C	; 0x80330c <udd_g_ctrlreq+0x7>
   23d50:	01 97       	sbiw	r24, 0x01	; 1
   23d52:	11 f0       	breq	.+4      	; 0x23d58 <udc_req_std_dev_get_configuration+0x18>
		return false;
   23d54:	80 e0       	ldi	r24, 0x00	; 0
   23d56:	07 c0       	rjmp	.+14     	; 0x23d66 <udc_req_std_dev_get_configuration+0x26>
	}

	udd_set_setup_payload(&udc_num_configuration,1);
   23d58:	61 e0       	ldi	r22, 0x01	; 1
   23d5a:	70 e0       	ldi	r23, 0x00	; 0
   23d5c:	8e ee       	ldi	r24, 0xEE	; 238
   23d5e:	92 e3       	ldi	r25, 0x32	; 50
   23d60:	0e 94 1b bb 	call	0x17636	; 0x17636 <udd_set_setup_payload>
	return true;
   23d64:	81 e0       	ldi	r24, 0x01	; 1
}
   23d66:	df 91       	pop	r29
   23d68:	cf 91       	pop	r28
   23d6a:	08 95       	ret

00023d6c <udc_req_std_dev_set_configuration>:
 * \brief Standard device request to enable a configuration
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_configuration(void)
{
   23d6c:	cf 93       	push	r28
   23d6e:	df 93       	push	r29
   23d70:	1f 92       	push	r1
   23d72:	cd b7       	in	r28, 0x3d	; 61
   23d74:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
   23d76:	80 91 0b 33 	lds	r24, 0x330B	; 0x80330b <udd_g_ctrlreq+0x6>
   23d7a:	90 91 0c 33 	lds	r25, 0x330C	; 0x80330c <udd_g_ctrlreq+0x7>
   23d7e:	89 2b       	or	r24, r25
   23d80:	11 f0       	breq	.+4      	; 0x23d86 <udc_req_std_dev_set_configuration+0x1a>
		return false;
   23d82:	80 e0       	ldi	r24, 0x00	; 0
   23d84:	56 c0       	rjmp	.+172    	; 0x23e32 <udc_req_std_dev_set_configuration+0xc6>
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
   23d86:	0e 94 fc ba 	call	0x175f8	; 0x175f8 <udd_getaddress>
   23d8a:	88 23       	and	r24, r24
   23d8c:	11 f4       	brne	.+4      	; 0x23d92 <udc_req_std_dev_set_configuration+0x26>
		return false;
   23d8e:	80 e0       	ldi	r24, 0x00	; 0
   23d90:	50 c0       	rjmp	.+160    	; 0x23e32 <udc_req_std_dev_set_configuration+0xc6>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   23d92:	80 91 07 33 	lds	r24, 0x3307	; 0x803307 <udd_g_ctrlreq+0x2>
   23d96:	90 91 08 33 	lds	r25, 0x3308	; 0x803308 <udd_g_ctrlreq+0x3>
   23d9a:	9c 01       	movw	r18, r24
   23d9c:	33 27       	eor	r19, r19
				udc_config.confdev_lsfs->bNumConfigurations) {
   23d9e:	80 91 be 20 	lds	r24, 0x20BE	; 0x8020be <udc_config>
   23da2:	90 91 bf 20 	lds	r25, 0x20BF	; 0x8020bf <udc_config+0x1>
   23da6:	fc 01       	movw	r30, r24
   23da8:	81 89       	ldd	r24, Z+17	; 0x11
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
   23daa:	88 2f       	mov	r24, r24
   23dac:	90 e0       	ldi	r25, 0x00	; 0
   23dae:	82 17       	cp	r24, r18
   23db0:	93 07       	cpc	r25, r19
   23db2:	10 f4       	brcc	.+4      	; 0x23db8 <udc_req_std_dev_set_configuration+0x4c>
				udc_config.confdev_lsfs->bNumConfigurations) {
			return false;
   23db4:	80 e0       	ldi	r24, 0x00	; 0
		}
	}

	// Reset current configuration
	udc_reset();
   23db6:	3d c0       	rjmp	.+122    	; 0x23e32 <udc_req_std_dev_set_configuration+0xc6>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
   23db8:	51 dd       	rcall	.-1374   	; 0x2385c <udc_reset>
   23dba:	80 91 07 33 	lds	r24, 0x3307	; 0x803307 <udd_g_ctrlreq+0x2>
   23dbe:	90 91 08 33 	lds	r25, 0x3308	; 0x803308 <udd_g_ctrlreq+0x3>
   23dc2:	80 93 ee 32 	sts	0x32EE, r24	; 0x8032ee <udc_num_configuration>
	if (udc_num_configuration == 0) {
   23dc6:	80 91 ee 32 	lds	r24, 0x32EE	; 0x8032ee <udc_num_configuration>
   23dca:	88 23       	and	r24, r24
		return true; // Default empty configuration requested
   23dcc:	11 f4       	brne	.+4      	; 0x23dd2 <udc_req_std_dev_set_configuration+0x66>
   23dce:	81 e0       	ldi	r24, 0x01	; 1
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
   23dd0:	30 c0       	rjmp	.+96     	; 0x23e32 <udc_req_std_dev_set_configuration+0xc6>
   23dd2:	20 91 c0 20 	lds	r18, 0x20C0	; 0x8020c0 <udc_config+0x2>
   23dd6:	30 91 c1 20 	lds	r19, 0x20C1	; 0x8020c1 <udc_config+0x3>
   23dda:	80 91 ee 32 	lds	r24, 0x32EE	; 0x8032ee <udc_num_configuration>
   23dde:	88 2f       	mov	r24, r24
   23de0:	90 e0       	ldi	r25, 0x00	; 0
   23de2:	81 50       	subi	r24, 0x01	; 1
   23de4:	90 4c       	sbci	r25, 0xC0	; 192
   23de6:	88 0f       	add	r24, r24
   23de8:	99 1f       	adc	r25, r25
   23dea:	88 0f       	add	r24, r24
   23dec:	99 1f       	adc	r25, r25
   23dee:	82 0f       	add	r24, r18
   23df0:	93 1f       	adc	r25, r19
   23df2:	80 93 f0 32 	sts	0x32F0, r24	; 0x8032f0 <udc_ptr_conf>
   23df6:	90 93 f1 32 	sts	0x32F1, r25	; 0x8032f1 <udc_ptr_conf+0x1>
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   23dfa:	19 82       	std	Y+1, r1	; 0x01
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
   23dfc:	0d c0       	rjmp	.+26     	; 0x23e18 <udc_req_std_dev_set_configuration+0xac>
   23dfe:	60 e0       	ldi	r22, 0x00	; 0
   23e00:	89 81       	ldd	r24, Y+1	; 0x01
   23e02:	c1 dc       	rcall	.-1662   	; 0x23786 <udc_iface_enable>
   23e04:	98 2f       	mov	r25, r24
   23e06:	81 e0       	ldi	r24, 0x01	; 1
   23e08:	89 27       	eor	r24, r25
   23e0a:	88 23       	and	r24, r24
			return false;
   23e0c:	11 f0       	breq	.+4      	; 0x23e12 <udc_req_std_dev_set_configuration+0xa6>
   23e0e:	80 e0       	ldi	r24, 0x00	; 0
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
   23e10:	10 c0       	rjmp	.+32     	; 0x23e32 <udc_req_std_dev_set_configuration+0xc6>
   23e12:	89 81       	ldd	r24, Y+1	; 0x01
   23e14:	8f 5f       	subi	r24, 0xFF	; 255
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   23e16:	89 83       	std	Y+1, r24	; 0x01
   23e18:	80 91 f0 32 	lds	r24, 0x32F0	; 0x8032f0 <udc_ptr_conf>
   23e1c:	90 91 f1 32 	lds	r25, 0x32F1	; 0x8032f1 <udc_ptr_conf+0x1>
   23e20:	fc 01       	movw	r30, r24
   23e22:	80 81       	ld	r24, Z
   23e24:	91 81       	ldd	r25, Z+1	; 0x01
   23e26:	fc 01       	movw	r30, r24
   23e28:	94 81       	ldd	r25, Z+4	; 0x04
   23e2a:	89 81       	ldd	r24, Y+1	; 0x01
   23e2c:	89 17       	cp	r24, r25
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
			return false;
		}
	}
	return true;
   23e2e:	38 f3       	brcs	.-50     	; 0x23dfe <udc_req_std_dev_set_configuration+0x92>
}
   23e30:	81 e0       	ldi	r24, 0x01	; 1
   23e32:	0f 90       	pop	r0
   23e34:	df 91       	pop	r29
   23e36:	cf 91       	pop	r28
   23e38:	08 95       	ret

00023e3a <udc_req_std_iface_get_setting>:
 * to get the alternate setting number of an interface
 *
 * \return true if success
 */
static bool udc_req_std_iface_get_setting(void)
{
   23e3a:	cf 93       	push	r28
   23e3c:	df 93       	push	r29
   23e3e:	00 d0       	rcall	.+0      	; 0x23e40 <udc_req_std_iface_get_setting+0x6>
   23e40:	cd b7       	in	r28, 0x3d	; 61
   23e42:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
   23e44:	80 91 0b 33 	lds	r24, 0x330B	; 0x80330b <udd_g_ctrlreq+0x6>
   23e48:	90 91 0c 33 	lds	r25, 0x330C	; 0x80330c <udd_g_ctrlreq+0x7>
   23e4c:	01 97       	sbiw	r24, 0x01	; 1
   23e4e:	11 f0       	breq	.+4      	; 0x23e54 <udc_req_std_iface_get_setting+0x1a>
		return false; // Error in request
   23e50:	80 e0       	ldi	r24, 0x00	; 0
   23e52:	46 c0       	rjmp	.+140    	; 0x23ee0 <udc_req_std_iface_get_setting+0xa6>
	}
	if (!udc_num_configuration) {
   23e54:	80 91 ee 32 	lds	r24, 0x32EE	; 0x8032ee <udc_num_configuration>
   23e58:	88 23       	and	r24, r24
   23e5a:	11 f4       	brne	.+4      	; 0x23e60 <udc_req_std_iface_get_setting+0x26>
		return false; // The device is not is configured state yet
   23e5c:	80 e0       	ldi	r24, 0x00	; 0
   23e5e:	40 c0       	rjmp	.+128    	; 0x23ee0 <udc_req_std_iface_get_setting+0xa6>
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   23e60:	80 91 09 33 	lds	r24, 0x3309	; 0x803309 <udd_g_ctrlreq+0x4>
   23e64:	90 91 0a 33 	lds	r25, 0x330A	; 0x80330a <udd_g_ctrlreq+0x5>
   23e68:	89 83       	std	Y+1, r24	; 0x01
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   23e6a:	80 91 f0 32 	lds	r24, 0x32F0	; 0x8032f0 <udc_ptr_conf>
   23e6e:	90 91 f1 32 	lds	r25, 0x32F1	; 0x8032f1 <udc_ptr_conf+0x1>
   23e72:	fc 01       	movw	r30, r24
   23e74:	80 81       	ld	r24, Z
   23e76:	91 81       	ldd	r25, Z+1	; 0x01
   23e78:	fc 01       	movw	r30, r24
   23e7a:	94 81       	ldd	r25, Z+4	; 0x04
   23e7c:	89 81       	ldd	r24, Y+1	; 0x01
   23e7e:	89 17       	cp	r24, r25
   23e80:	10 f0       	brcs	.+4      	; 0x23e86 <udc_req_std_iface_get_setting+0x4c>
		return false;
   23e82:	80 e0       	ldi	r24, 0x00	; 0
   23e84:	2d c0       	rjmp	.+90     	; 0x23ee0 <udc_req_std_iface_get_setting+0xa6>
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
   23e86:	60 e0       	ldi	r22, 0x00	; 0
   23e88:	89 81       	ldd	r24, Y+1	; 0x01
   23e8a:	b8 db       	rcall	.-2192   	; 0x235fc <udc_update_iface_desc>
   23e8c:	98 2f       	mov	r25, r24
   23e8e:	81 e0       	ldi	r24, 0x01	; 1
   23e90:	89 27       	eor	r24, r25
   23e92:	88 23       	and	r24, r24
   23e94:	11 f0       	breq	.+4      	; 0x23e9a <udc_req_std_iface_get_setting+0x60>
		return false;
   23e96:	80 e0       	ldi	r24, 0x00	; 0
   23e98:	23 c0       	rjmp	.+70     	; 0x23ee0 <udc_req_std_iface_get_setting+0xa6>
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   23e9a:	80 91 f0 32 	lds	r24, 0x32F0	; 0x8032f0 <udc_ptr_conf>
   23e9e:	90 91 f1 32 	lds	r25, 0x32F1	; 0x8032f1 <udc_ptr_conf+0x1>
   23ea2:	fc 01       	movw	r30, r24
   23ea4:	22 81       	ldd	r18, Z+2	; 0x02
   23ea6:	33 81       	ldd	r19, Z+3	; 0x03
   23ea8:	89 81       	ldd	r24, Y+1	; 0x01
   23eaa:	88 2f       	mov	r24, r24
   23eac:	90 e0       	ldi	r25, 0x00	; 0
   23eae:	88 0f       	add	r24, r24
   23eb0:	99 1f       	adc	r25, r25
   23eb2:	82 0f       	add	r24, r18
   23eb4:	93 1f       	adc	r25, r19
   23eb6:	fc 01       	movw	r30, r24
   23eb8:	80 81       	ld	r24, Z
   23eba:	91 81       	ldd	r25, Z+1	; 0x01
   23ebc:	8a 83       	std	Y+2, r24	; 0x02
   23ebe:	9b 83       	std	Y+3, r25	; 0x03
	udc_iface_setting = udi_api->getsetting();
   23ec0:	8a 81       	ldd	r24, Y+2	; 0x02
   23ec2:	9b 81       	ldd	r25, Y+3	; 0x03
   23ec4:	fc 01       	movw	r30, r24
   23ec6:	86 81       	ldd	r24, Z+6	; 0x06
   23ec8:	97 81       	ldd	r25, Z+7	; 0x07
   23eca:	fc 01       	movw	r30, r24
   23ecc:	19 95       	eicall
   23ece:	80 93 ec 32 	sts	0x32EC, r24	; 0x8032ec <udc_iface_setting>

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
   23ed2:	61 e0       	ldi	r22, 0x01	; 1
   23ed4:	70 e0       	ldi	r23, 0x00	; 0
   23ed6:	8c ee       	ldi	r24, 0xEC	; 236
   23ed8:	92 e3       	ldi	r25, 0x32	; 50
   23eda:	0e 94 1b bb 	call	0x17636	; 0x17636 <udd_set_setup_payload>
	return true;
   23ede:	81 e0       	ldi	r24, 0x01	; 1
}
   23ee0:	23 96       	adiw	r28, 0x03	; 3
   23ee2:	cd bf       	out	0x3d, r28	; 61
   23ee4:	de bf       	out	0x3e, r29	; 62
   23ee6:	df 91       	pop	r29
   23ee8:	cf 91       	pop	r28
   23eea:	08 95       	ret

00023eec <udc_req_std_iface_set_setting>:
 * to set an alternate setting of an interface
 *
 * \return true if success
 */
static bool udc_req_std_iface_set_setting(void)
{
   23eec:	cf 93       	push	r28
   23eee:	df 93       	push	r29
   23ef0:	1f 92       	push	r1
   23ef2:	1f 92       	push	r1
   23ef4:	cd b7       	in	r28, 0x3d	; 61
   23ef6:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
   23ef8:	80 91 0b 33 	lds	r24, 0x330B	; 0x80330b <udd_g_ctrlreq+0x6>
   23efc:	90 91 0c 33 	lds	r25, 0x330C	; 0x80330c <udd_g_ctrlreq+0x7>
   23f00:	89 2b       	or	r24, r25
   23f02:	11 f0       	breq	.+4      	; 0x23f08 <udc_req_std_iface_set_setting+0x1c>
		return false; // Error in request
   23f04:	80 e0       	ldi	r24, 0x00	; 0
   23f06:	1c c0       	rjmp	.+56     	; 0x23f40 <udc_req_std_iface_set_setting+0x54>
	}
	if (!udc_num_configuration) {
   23f08:	80 91 ee 32 	lds	r24, 0x32EE	; 0x8032ee <udc_num_configuration>
   23f0c:	88 23       	and	r24, r24
   23f0e:	11 f4       	brne	.+4      	; 0x23f14 <udc_req_std_iface_set_setting+0x28>
		return false; // The device is not is configured state yet
   23f10:	80 e0       	ldi	r24, 0x00	; 0
   23f12:	16 c0       	rjmp	.+44     	; 0x23f40 <udc_req_std_iface_set_setting+0x54>
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   23f14:	80 91 09 33 	lds	r24, 0x3309	; 0x803309 <udd_g_ctrlreq+0x4>
   23f18:	90 91 0a 33 	lds	r25, 0x330A	; 0x80330a <udd_g_ctrlreq+0x5>
   23f1c:	89 83       	std	Y+1, r24	; 0x01
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
   23f1e:	80 91 07 33 	lds	r24, 0x3307	; 0x803307 <udd_g_ctrlreq+0x2>
   23f22:	90 91 08 33 	lds	r25, 0x3308	; 0x803308 <udd_g_ctrlreq+0x3>
   23f26:	8a 83       	std	Y+2, r24	; 0x02

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
   23f28:	89 81       	ldd	r24, Y+1	; 0x01
   23f2a:	d1 db       	rcall	.-2142   	; 0x236ce <udc_iface_disable>
   23f2c:	98 2f       	mov	r25, r24
   23f2e:	81 e0       	ldi	r24, 0x01	; 1
   23f30:	89 27       	eor	r24, r25
   23f32:	88 23       	and	r24, r24
   23f34:	11 f0       	breq	.+4      	; 0x23f3a <udc_req_std_iface_set_setting+0x4e>
		return false;
   23f36:	80 e0       	ldi	r24, 0x00	; 0
   23f38:	03 c0       	rjmp	.+6      	; 0x23f40 <udc_req_std_iface_set_setting+0x54>
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
   23f3a:	6a 81       	ldd	r22, Y+2	; 0x02
   23f3c:	89 81       	ldd	r24, Y+1	; 0x01
   23f3e:	23 dc       	rcall	.-1978   	; 0x23786 <udc_iface_enable>
}
   23f40:	0f 90       	pop	r0
   23f42:	0f 90       	pop	r0
   23f44:	df 91       	pop	r29
   23f46:	cf 91       	pop	r28
   23f48:	08 95       	ret

00023f4a <udc_reqstd>:
 * \brief Main routine to manage the standard USB SETUP request
 *
 * \return true if the request is supported
 */
static bool udc_reqstd(void)
{
   23f4a:	cf 93       	push	r28
   23f4c:	df 93       	push	r29
   23f4e:	cd b7       	in	r28, 0x3d	; 61
   23f50:	de b7       	in	r29, 0x3e	; 62
	if (Udd_setup_is_in()) {
   23f52:	80 91 05 33 	lds	r24, 0x3305	; 0x803305 <udd_g_ctrlreq>
   23f56:	88 23       	and	r24, r24
   23f58:	0c f0       	brlt	.+2      	; 0x23f5c <udc_reqstd+0x12>
   23f5a:	46 c0       	rjmp	.+140    	; 0x23fe8 <udc_reqstd+0x9e>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
   23f5c:	80 91 0b 33 	lds	r24, 0x330B	; 0x80330b <udd_g_ctrlreq+0x6>
   23f60:	90 91 0c 33 	lds	r25, 0x330C	; 0x80330c <udd_g_ctrlreq+0x7>
   23f64:	89 2b       	or	r24, r25
   23f66:	11 f4       	brne	.+4      	; 0x23f6c <udc_reqstd+0x22>
			return false; // Error for USB host
   23f68:	80 e0       	ldi	r24, 0x00	; 0
   23f6a:	8d c0       	rjmp	.+282    	; 0x24086 <udc_reqstd+0x13c>
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
   23f6c:	80 91 05 33 	lds	r24, 0x3305	; 0x803305 <udd_g_ctrlreq>
   23f70:	88 2f       	mov	r24, r24
   23f72:	90 e0       	ldi	r25, 0x00	; 0
   23f74:	8f 71       	andi	r24, 0x1F	; 31
   23f76:	99 27       	eor	r25, r25
   23f78:	89 2b       	or	r24, r25
   23f7a:	99 f4       	brne	.+38     	; 0x23fa2 <udc_reqstd+0x58>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
   23f7c:	80 91 06 33 	lds	r24, 0x3306	; 0x803306 <udd_g_ctrlreq+0x1>
   23f80:	88 2f       	mov	r24, r24
   23f82:	90 e0       	ldi	r25, 0x00	; 0
   23f84:	86 30       	cpi	r24, 0x06	; 6
   23f86:	91 05       	cpc	r25, r1
   23f88:	41 f0       	breq	.+16     	; 0x23f9a <udc_reqstd+0x50>
   23f8a:	88 30       	cpi	r24, 0x08	; 8
   23f8c:	91 05       	cpc	r25, r1
   23f8e:	39 f0       	breq	.+14     	; 0x23f9e <udc_reqstd+0x54>
   23f90:	89 2b       	or	r24, r25
   23f92:	09 f0       	breq	.+2      	; 0x23f96 <udc_reqstd+0x4c>
			case USB_REQ_GET_STATUS:
				return udc_req_std_dev_get_status();
   23f94:	06 c0       	rjmp	.+12     	; 0x23fa2 <udc_reqstd+0x58>
			case USB_REQ_GET_DESCRIPTOR:
				return udc_req_std_dev_get_descriptor();
   23f96:	de dc       	rcall	.-1604   	; 0x23954 <udc_req_std_dev_get_status>
   23f98:	76 c0       	rjmp	.+236    	; 0x24086 <udc_reqstd+0x13c>
			case USB_REQ_GET_CONFIGURATION:
				return udc_req_std_dev_get_configuration();
   23f9a:	2e de       	rcall	.-932    	; 0x23bf8 <udc_req_std_dev_get_descriptor>
   23f9c:	74 c0       	rjmp	.+232    	; 0x24086 <udc_reqstd+0x13c>
   23f9e:	d0 de       	rcall	.-608    	; 0x23d40 <udc_req_std_dev_get_configuration>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
   23fa0:	72 c0       	rjmp	.+228    	; 0x24086 <udc_reqstd+0x13c>
   23fa2:	80 91 05 33 	lds	r24, 0x3305	; 0x803305 <udd_g_ctrlreq>
   23fa6:	88 2f       	mov	r24, r24
   23fa8:	90 e0       	ldi	r25, 0x00	; 0
   23faa:	8f 71       	andi	r24, 0x1F	; 31
   23fac:	99 27       	eor	r25, r25
   23fae:	01 97       	sbiw	r24, 0x01	; 1
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
   23fb0:	49 f4       	brne	.+18     	; 0x23fc4 <udc_reqstd+0x7a>
   23fb2:	80 91 06 33 	lds	r24, 0x3306	; 0x803306 <udd_g_ctrlreq+0x1>
   23fb6:	88 2f       	mov	r24, r24
   23fb8:	90 e0       	ldi	r25, 0x00	; 0
			case USB_REQ_GET_INTERFACE:
				return udc_req_std_iface_get_setting();
			default:
				break;
   23fba:	0a 97       	sbiw	r24, 0x0a	; 10

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_GET_INTERFACE:
				return udc_req_std_iface_get_setting();
   23fbc:	09 f0       	breq	.+2      	; 0x23fc0 <udc_reqstd+0x76>
   23fbe:	02 c0       	rjmp	.+4      	; 0x23fc4 <udc_reqstd+0x7a>
   23fc0:	3c df       	rcall	.-392    	; 0x23e3a <udc_req_std_iface_get_setting>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
   23fc2:	61 c0       	rjmp	.+194    	; 0x24086 <udc_reqstd+0x13c>
   23fc4:	80 91 05 33 	lds	r24, 0x3305	; 0x803305 <udd_g_ctrlreq>
   23fc8:	88 2f       	mov	r24, r24
   23fca:	90 e0       	ldi	r25, 0x00	; 0
   23fcc:	8f 71       	andi	r24, 0x1F	; 31
   23fce:	99 27       	eor	r25, r25
   23fd0:	02 97       	sbiw	r24, 0x02	; 2
   23fd2:	09 f0       	breq	.+2      	; 0x23fd6 <udc_reqstd+0x8c>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
   23fd4:	57 c0       	rjmp	.+174    	; 0x24084 <udc_reqstd+0x13a>
   23fd6:	80 91 06 33 	lds	r24, 0x3306	; 0x803306 <udd_g_ctrlreq+0x1>
   23fda:	88 2f       	mov	r24, r24
   23fdc:	90 e0       	ldi	r25, 0x00	; 0
			case USB_REQ_GET_STATUS:
				return udc_req_std_ep_get_status();
			default:
				break;
   23fde:	89 2b       	or	r24, r25
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_GET_STATUS:
				return udc_req_std_ep_get_status();
   23fe0:	09 f0       	breq	.+2      	; 0x23fe4 <udc_reqstd+0x9a>
   23fe2:	50 c0       	rjmp	.+160    	; 0x24084 <udc_reqstd+0x13a>
   23fe4:	cd dc       	rcall	.-1638   	; 0x23980 <udc_req_std_ep_get_status>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
   23fe6:	4f c0       	rjmp	.+158    	; 0x24086 <udc_reqstd+0x13c>
   23fe8:	80 91 05 33 	lds	r24, 0x3305	; 0x803305 <udd_g_ctrlreq>
   23fec:	88 2f       	mov	r24, r24
   23fee:	90 e0       	ldi	r25, 0x00	; 0
   23ff0:	8f 71       	andi	r24, 0x1F	; 31
   23ff2:	99 27       	eor	r25, r25
   23ff4:	89 2b       	or	r24, r25
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
   23ff6:	f9 f4       	brne	.+62     	; 0x24036 <udc_reqstd+0xec>
   23ff8:	80 91 06 33 	lds	r24, 0x3306	; 0x803306 <udd_g_ctrlreq+0x1>
   23ffc:	88 2f       	mov	r24, r24
   23ffe:	90 e0       	ldi	r25, 0x00	; 0
   24000:	85 30       	cpi	r24, 0x05	; 5
   24002:	91 05       	cpc	r25, r1
   24004:	79 f0       	breq	.+30     	; 0x24024 <udc_reqstd+0xda>
   24006:	86 30       	cpi	r24, 0x06	; 6
   24008:	91 05       	cpc	r25, r1
   2400a:	34 f4       	brge	.+12     	; 0x24018 <udc_reqstd+0xce>
   2400c:	81 30       	cpi	r24, 0x01	; 1
   2400e:	91 05       	cpc	r25, r1
   24010:	59 f0       	breq	.+22     	; 0x24028 <udc_reqstd+0xde>
   24012:	03 97       	sbiw	r24, 0x03	; 3
				return udc_req_std_dev_set_configuration();
			case USB_REQ_SET_DESCRIPTOR:
				/* Not supported (defined as optional by the USB 2.0 spec) */
				break;
			default:
				break;
   24014:	59 f0       	breq	.+22     	; 0x2402c <udc_reqstd+0xe2>
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
   24016:	0f c0       	rjmp	.+30     	; 0x24036 <udc_reqstd+0xec>
   24018:	87 30       	cpi	r24, 0x07	; 7
			case USB_REQ_SET_ADDRESS:
				return udc_req_std_dev_set_address();
   2401a:	91 05       	cpc	r25, r1
   2401c:	59 f0       	breq	.+22     	; 0x24034 <udc_reqstd+0xea>
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_dev_clear_feature();
   2401e:	09 97       	sbiw	r24, 0x09	; 9
   24020:	39 f0       	breq	.+14     	; 0x24030 <udc_reqstd+0xe6>
   24022:	09 c0       	rjmp	.+18     	; 0x24036 <udc_reqstd+0xec>
			case USB_REQ_SET_FEATURE:
				return udc_req_std_dev_set_feature();
   24024:	65 dd       	rcall	.-1334   	; 0x23af0 <udc_req_std_dev_set_address>
   24026:	2f c0       	rjmp	.+94     	; 0x24086 <udc_reqstd+0x13c>
   24028:	cd dc       	rcall	.-1638   	; 0x239c4 <udc_req_std_dev_clear_feature>
			case USB_REQ_SET_CONFIGURATION:
				return udc_req_std_dev_set_configuration();
   2402a:	2d c0       	rjmp	.+90     	; 0x24086 <udc_reqstd+0x13c>
   2402c:	0b dd       	rcall	.-1514   	; 0x23a44 <udc_req_std_dev_set_feature>
   2402e:	2b c0       	rjmp	.+86     	; 0x24086 <udc_reqstd+0x13c>
			case USB_REQ_SET_DESCRIPTOR:
				/* Not supported (defined as optional by the USB 2.0 spec) */
				break;
   24030:	9d de       	rcall	.-710    	; 0x23d6c <udc_req_std_dev_set_configuration>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
   24032:	29 c0       	rjmp	.+82     	; 0x24086 <udc_reqstd+0x13c>
   24034:	00 00       	nop
   24036:	80 91 05 33 	lds	r24, 0x3305	; 0x803305 <udd_g_ctrlreq>
   2403a:	88 2f       	mov	r24, r24
   2403c:	90 e0       	ldi	r25, 0x00	; 0
   2403e:	8f 71       	andi	r24, 0x1F	; 31
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
   24040:	99 27       	eor	r25, r25
   24042:	01 97       	sbiw	r24, 0x01	; 1
   24044:	49 f4       	brne	.+18     	; 0x24058 <udc_reqstd+0x10e>
   24046:	80 91 06 33 	lds	r24, 0x3306	; 0x803306 <udd_g_ctrlreq+0x1>
   2404a:	88 2f       	mov	r24, r24
			case USB_REQ_SET_INTERFACE:
				return udc_req_std_iface_set_setting();
			default:
				break;
   2404c:	90 e0       	ldi	r25, 0x00	; 0

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_SET_INTERFACE:
				return udc_req_std_iface_set_setting();
   2404e:	0b 97       	sbiw	r24, 0x0b	; 11
   24050:	09 f0       	breq	.+2      	; 0x24054 <udc_reqstd+0x10a>
   24052:	02 c0       	rjmp	.+4      	; 0x24058 <udc_reqstd+0x10e>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
   24054:	4b df       	rcall	.-362    	; 0x23eec <udc_req_std_iface_set_setting>
   24056:	17 c0       	rjmp	.+46     	; 0x24086 <udc_reqstd+0x13c>
   24058:	80 91 05 33 	lds	r24, 0x3305	; 0x803305 <udd_g_ctrlreq>
   2405c:	88 2f       	mov	r24, r24
   2405e:	90 e0       	ldi	r25, 0x00	; 0
   24060:	8f 71       	andi	r24, 0x1F	; 31
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
   24062:	99 27       	eor	r25, r25
   24064:	02 97       	sbiw	r24, 0x02	; 2
   24066:	71 f4       	brne	.+28     	; 0x24084 <udc_reqstd+0x13a>
   24068:	80 91 06 33 	lds	r24, 0x3306	; 0x803306 <udd_g_ctrlreq+0x1>
   2406c:	88 2f       	mov	r24, r24
   2406e:	90 e0       	ldi	r25, 0x00	; 0
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_ep_clear_feature();
			case USB_REQ_SET_FEATURE:
				return udc_req_std_ep_set_feature();
			default:
				break;
   24070:	81 30       	cpi	r24, 0x01	; 1
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
			case USB_REQ_CLEAR_FEATURE:
				return udc_req_std_ep_clear_feature();
   24072:	91 05       	cpc	r25, r1
   24074:	19 f0       	breq	.+6      	; 0x2407c <udc_reqstd+0x132>
   24076:	03 97       	sbiw	r24, 0x03	; 3
			case USB_REQ_SET_FEATURE:
				return udc_req_std_ep_set_feature();
   24078:	19 f0       	breq	.+6      	; 0x24080 <udc_reqstd+0x136>
   2407a:	04 c0       	rjmp	.+8      	; 0x24084 <udc_reqstd+0x13a>
   2407c:	c6 dc       	rcall	.-1652   	; 0x23a0a <udc_req_std_ep_clear_feature>
				break;
			}
		}
#endif
	}
	return false;
   2407e:	03 c0       	rjmp	.+6      	; 0x24086 <udc_reqstd+0x13c>
}
   24080:	05 dd       	rcall	.-1526   	; 0x23a8c <udc_req_std_ep_set_feature>
   24082:	01 c0       	rjmp	.+2      	; 0x24086 <udc_reqstd+0x13c>
   24084:	80 e0       	ldi	r24, 0x00	; 0
   24086:	df 91       	pop	r29
   24088:	cf 91       	pop	r28
   2408a:	08 95       	ret

0002408c <udc_req_iface>:
 * \brief Send the SETUP interface request to UDI
 *
 * \return true if the request is supported
 */
static bool udc_req_iface(void)
{
   2408c:	cf 93       	push	r28
   2408e:	df 93       	push	r29
   24090:	00 d0       	rcall	.+0      	; 0x24092 <udc_req_iface+0x6>
   24092:	cd b7       	in	r28, 0x3d	; 61
   24094:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
   24096:	80 91 ee 32 	lds	r24, 0x32EE	; 0x8032ee <udc_num_configuration>
   2409a:	88 23       	and	r24, r24
   2409c:	11 f4       	brne	.+4      	; 0x240a2 <udc_req_iface+0x16>
		return false; // The device is not is configured state yet
   2409e:	80 e0       	ldi	r24, 0x00	; 0
   240a0:	48 c0       	rjmp	.+144    	; 0x24132 <udc_req_iface+0xa6>
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   240a2:	80 91 09 33 	lds	r24, 0x3309	; 0x803309 <udd_g_ctrlreq+0x4>
   240a6:	90 91 0a 33 	lds	r25, 0x330A	; 0x80330a <udd_g_ctrlreq+0x5>
   240aa:	89 83       	std	Y+1, r24	; 0x01
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
   240ac:	80 91 f0 32 	lds	r24, 0x32F0	; 0x8032f0 <udc_ptr_conf>
   240b0:	90 91 f1 32 	lds	r25, 0x32F1	; 0x8032f1 <udc_ptr_conf+0x1>
   240b4:	fc 01       	movw	r30, r24
   240b6:	80 81       	ld	r24, Z
   240b8:	91 81       	ldd	r25, Z+1	; 0x01
   240ba:	fc 01       	movw	r30, r24
   240bc:	94 81       	ldd	r25, Z+4	; 0x04
   240be:	89 81       	ldd	r24, Y+1	; 0x01
   240c0:	89 17       	cp	r24, r25
   240c2:	10 f0       	brcs	.+4      	; 0x240c8 <udc_req_iface+0x3c>
		return false;
   240c4:	80 e0       	ldi	r24, 0x00	; 0
   240c6:	35 c0       	rjmp	.+106    	; 0x24132 <udc_req_iface+0xa6>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
   240c8:	60 e0       	ldi	r22, 0x00	; 0
   240ca:	89 81       	ldd	r24, Y+1	; 0x01
   240cc:	97 da       	rcall	.-2770   	; 0x235fc <udc_update_iface_desc>
   240ce:	98 2f       	mov	r25, r24
   240d0:	81 e0       	ldi	r24, 0x01	; 1
   240d2:	89 27       	eor	r24, r25
   240d4:	88 23       	and	r24, r24
   240d6:	11 f0       	breq	.+4      	; 0x240dc <udc_req_iface+0x50>
		return false;
   240d8:	80 e0       	ldi	r24, 0x00	; 0
   240da:	2b c0       	rjmp	.+86     	; 0x24132 <udc_req_iface+0xa6>
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
   240dc:	80 91 f0 32 	lds	r24, 0x32F0	; 0x8032f0 <udc_ptr_conf>
   240e0:	90 91 f1 32 	lds	r25, 0x32F1	; 0x8032f1 <udc_ptr_conf+0x1>
   240e4:	fc 01       	movw	r30, r24
   240e6:	22 81       	ldd	r18, Z+2	; 0x02
   240e8:	33 81       	ldd	r19, Z+3	; 0x03
   240ea:	89 81       	ldd	r24, Y+1	; 0x01
   240ec:	88 2f       	mov	r24, r24
   240ee:	90 e0       	ldi	r25, 0x00	; 0
   240f0:	88 0f       	add	r24, r24
   240f2:	99 1f       	adc	r25, r25
   240f4:	82 0f       	add	r24, r18
   240f6:	93 1f       	adc	r25, r19
   240f8:	fc 01       	movw	r30, r24
   240fa:	80 81       	ld	r24, Z
   240fc:	91 81       	ldd	r25, Z+1	; 0x01
   240fe:	8a 83       	std	Y+2, r24	; 0x02
   24100:	9b 83       	std	Y+3, r25	; 0x03
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   24102:	8a 81       	ldd	r24, Y+2	; 0x02
   24104:	9b 81       	ldd	r25, Y+3	; 0x03
   24106:	fc 01       	movw	r30, r24
   24108:	86 81       	ldd	r24, Z+6	; 0x06
   2410a:	97 81       	ldd	r25, Z+7	; 0x07
   2410c:	fc 01       	movw	r30, r24
   2410e:	19 95       	eicall
   24110:	68 2f       	mov	r22, r24
   24112:	89 81       	ldd	r24, Y+1	; 0x01
   24114:	73 da       	rcall	.-2842   	; 0x235fc <udc_update_iface_desc>
   24116:	98 2f       	mov	r25, r24
   24118:	81 e0       	ldi	r24, 0x01	; 1
   2411a:	89 27       	eor	r24, r25
   2411c:	88 23       	and	r24, r24
   2411e:	11 f0       	breq	.+4      	; 0x24124 <udc_req_iface+0x98>
		return false;
   24120:	80 e0       	ldi	r24, 0x00	; 0
   24122:	07 c0       	rjmp	.+14     	; 0x24132 <udc_req_iface+0xa6>
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
   24124:	8a 81       	ldd	r24, Y+2	; 0x02
   24126:	9b 81       	ldd	r25, Y+3	; 0x03
   24128:	fc 01       	movw	r30, r24
   2412a:	84 81       	ldd	r24, Z+4	; 0x04
   2412c:	95 81       	ldd	r25, Z+5	; 0x05
   2412e:	fc 01       	movw	r30, r24
   24130:	19 95       	eicall
}
   24132:	23 96       	adiw	r28, 0x03	; 3
   24134:	cd bf       	out	0x3d, r28	; 61
   24136:	de bf       	out	0x3e, r29	; 62
   24138:	df 91       	pop	r29
   2413a:	cf 91       	pop	r28
   2413c:	08 95       	ret

0002413e <udc_req_ep>:
 * \brief Send the SETUP interface request to UDI
 *
 * \return true if the request is supported
 */
static bool udc_req_ep(void)
{
   2413e:	cf 93       	push	r28
   24140:	df 93       	push	r29
   24142:	00 d0       	rcall	.+0      	; 0x24144 <udc_req_ep+0x6>
   24144:	cd b7       	in	r28, 0x3d	; 61
   24146:	de b7       	in	r29, 0x3e	; 62
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
   24148:	80 91 ee 32 	lds	r24, 0x32EE	; 0x8032ee <udc_num_configuration>
   2414c:	88 23       	and	r24, r24
   2414e:	11 f4       	brne	.+4      	; 0x24154 <udc_req_ep+0x16>
		return false; // The device is not is configured state yet
   24150:	80 e0       	ldi	r24, 0x00	; 0
   24152:	46 c0       	rjmp	.+140    	; 0x241e0 <udc_req_ep+0xa2>
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
   24154:	80 91 09 33 	lds	r24, 0x3309	; 0x803309 <udd_g_ctrlreq+0x4>
   24158:	90 91 0a 33 	lds	r25, 0x330A	; 0x80330a <udd_g_ctrlreq+0x5>
   2415c:	89 83       	std	Y+1, r24	; 0x01
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   2415e:	19 82       	std	Y+1, r1	; 0x01
   24160:	32 c0       	rjmp	.+100    	; 0x241c6 <udc_req_ep+0x88>
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
   24162:	80 91 f0 32 	lds	r24, 0x32F0	; 0x8032f0 <udc_ptr_conf>
   24166:	90 91 f1 32 	lds	r25, 0x32F1	; 0x8032f1 <udc_ptr_conf+0x1>
   2416a:	fc 01       	movw	r30, r24
   2416c:	22 81       	ldd	r18, Z+2	; 0x02
   2416e:	33 81       	ldd	r19, Z+3	; 0x03
   24170:	89 81       	ldd	r24, Y+1	; 0x01
   24172:	88 2f       	mov	r24, r24
   24174:	90 e0       	ldi	r25, 0x00	; 0
   24176:	88 0f       	add	r24, r24
   24178:	99 1f       	adc	r25, r25
   2417a:	82 0f       	add	r24, r18
   2417c:	93 1f       	adc	r25, r19
   2417e:	fc 01       	movw	r30, r24
   24180:	80 81       	ld	r24, Z
   24182:	91 81       	ldd	r25, Z+1	; 0x01
   24184:	8a 83       	std	Y+2, r24	; 0x02
   24186:	9b 83       	std	Y+3, r25	; 0x03
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
   24188:	8a 81       	ldd	r24, Y+2	; 0x02
   2418a:	9b 81       	ldd	r25, Y+3	; 0x03
   2418c:	fc 01       	movw	r30, r24
   2418e:	86 81       	ldd	r24, Z+6	; 0x06
   24190:	97 81       	ldd	r25, Z+7	; 0x07
   24192:	fc 01       	movw	r30, r24
   24194:	19 95       	eicall
   24196:	68 2f       	mov	r22, r24
   24198:	89 81       	ldd	r24, Y+1	; 0x01
   2419a:	30 da       	rcall	.-2976   	; 0x235fc <udc_update_iface_desc>
   2419c:	98 2f       	mov	r25, r24
   2419e:	81 e0       	ldi	r24, 0x01	; 1
   241a0:	89 27       	eor	r24, r25
   241a2:	88 23       	and	r24, r24
   241a4:	11 f0       	breq	.+4      	; 0x241aa <udc_req_ep+0x6c>
			return false;
   241a6:	80 e0       	ldi	r24, 0x00	; 0
   241a8:	1b c0       	rjmp	.+54     	; 0x241e0 <udc_req_ep+0xa2>
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
   241aa:	8a 81       	ldd	r24, Y+2	; 0x02
   241ac:	9b 81       	ldd	r25, Y+3	; 0x03
   241ae:	fc 01       	movw	r30, r24
   241b0:	84 81       	ldd	r24, Z+4	; 0x04
   241b2:	95 81       	ldd	r25, Z+5	; 0x05
   241b4:	fc 01       	movw	r30, r24
   241b6:	19 95       	eicall
   241b8:	88 23       	and	r24, r24
   241ba:	11 f0       	breq	.+4      	; 0x241c0 <udc_req_ep+0x82>
			return true;
   241bc:	81 e0       	ldi	r24, 0x01	; 1
   241be:	10 c0       	rjmp	.+32     	; 0x241e0 <udc_req_ep+0xa2>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
   241c0:	89 81       	ldd	r24, Y+1	; 0x01
   241c2:	8f 5f       	subi	r24, 0xFF	; 255
   241c4:	89 83       	std	Y+1, r24	; 0x01
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
   241c6:	80 91 f0 32 	lds	r24, 0x32F0	; 0x8032f0 <udc_ptr_conf>
   241ca:	90 91 f1 32 	lds	r25, 0x32F1	; 0x8032f1 <udc_ptr_conf+0x1>
   241ce:	fc 01       	movw	r30, r24
   241d0:	80 81       	ld	r24, Z
   241d2:	91 81       	ldd	r25, Z+1	; 0x01
   241d4:	fc 01       	movw	r30, r24
   241d6:	94 81       	ldd	r25, Z+4	; 0x04
   241d8:	89 81       	ldd	r24, Y+1	; 0x01
   241da:	89 17       	cp	r24, r25
   241dc:	10 f2       	brcs	.-124    	; 0x24162 <udc_req_ep+0x24>
		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
			return true;
		}
	}
	return false;
   241de:	80 e0       	ldi	r24, 0x00	; 0
}
   241e0:	23 96       	adiw	r28, 0x03	; 3
   241e2:	cd bf       	out	0x3d, r28	; 61
   241e4:	de bf       	out	0x3e, r29	; 62
   241e6:	df 91       	pop	r29
   241e8:	cf 91       	pop	r28
   241ea:	08 95       	ret

000241ec <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
   241ec:	cf 93       	push	r28
   241ee:	df 93       	push	r29
   241f0:	cd b7       	in	r28, 0x3d	; 61
   241f2:	de b7       	in	r29, 0x3e	; 62
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
   241f4:	10 92 0f 33 	sts	0x330F, r1	; 0x80330f <udd_g_ctrlreq+0xa>
   241f8:	10 92 10 33 	sts	0x3310, r1	; 0x803310 <udd_g_ctrlreq+0xb>
	udd_g_ctrlreq.callback = NULL;
   241fc:	10 92 11 33 	sts	0x3311, r1	; 0x803311 <udd_g_ctrlreq+0xc>
   24200:	10 92 12 33 	sts	0x3312, r1	; 0x803312 <udd_g_ctrlreq+0xd>
	udd_g_ctrlreq.over_under_run = NULL;
   24204:	10 92 13 33 	sts	0x3313, r1	; 0x803313 <udd_g_ctrlreq+0xe>
   24208:	10 92 14 33 	sts	0x3314, r1	; 0x803314 <udd_g_ctrlreq+0xf>

	if (Udd_setup_is_in()) {
   2420c:	80 91 05 33 	lds	r24, 0x3305	; 0x803305 <udd_g_ctrlreq>
   24210:	88 23       	and	r24, r24
   24212:	44 f4       	brge	.+16     	; 0x24224 <udc_process_setup+0x38>
		if (udd_g_ctrlreq.req.wLength == 0) {
   24214:	80 91 0b 33 	lds	r24, 0x330B	; 0x80330b <udd_g_ctrlreq+0x6>
   24218:	90 91 0c 33 	lds	r25, 0x330C	; 0x80330c <udd_g_ctrlreq+0x7>
   2421c:	89 2b       	or	r24, r25
   2421e:	11 f4       	brne	.+4      	; 0x24224 <udc_process_setup+0x38>
			return false; // Error from USB host
   24220:	80 e0       	ldi	r24, 0x00	; 0
   24222:	28 c0       	rjmp	.+80     	; 0x24274 <udc_process_setup+0x88>
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
   24224:	80 91 05 33 	lds	r24, 0x3305	; 0x803305 <udd_g_ctrlreq>
   24228:	88 2f       	mov	r24, r24
   2422a:	90 e0       	ldi	r25, 0x00	; 0
   2422c:	80 76       	andi	r24, 0x60	; 96
   2422e:	99 27       	eor	r25, r25
   24230:	89 2b       	or	r24, r25
		if (udc_reqstd()) {
   24232:	29 f4       	brne	.+10     	; 0x2423e <udc_process_setup+0x52>
   24234:	8a de       	rcall	.-748    	; 0x23f4a <udc_reqstd>
   24236:	88 23       	and	r24, r24
			return true;
   24238:	11 f0       	breq	.+4      	; 0x2423e <udc_process_setup+0x52>
   2423a:	81 e0       	ldi	r24, 0x01	; 1
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
   2423c:	1b c0       	rjmp	.+54     	; 0x24274 <udc_process_setup+0x88>
   2423e:	80 91 05 33 	lds	r24, 0x3305	; 0x803305 <udd_g_ctrlreq>
   24242:	88 2f       	mov	r24, r24
   24244:	90 e0       	ldi	r25, 0x00	; 0
   24246:	8f 71       	andi	r24, 0x1F	; 31
   24248:	99 27       	eor	r25, r25
		if (udc_req_iface()) {
   2424a:	01 97       	sbiw	r24, 0x01	; 1
   2424c:	29 f4       	brne	.+10     	; 0x24258 <udc_process_setup+0x6c>
   2424e:	1e df       	rcall	.-452    	; 0x2408c <udc_req_iface>
   24250:	88 23       	and	r24, r24
			return true;
   24252:	11 f0       	breq	.+4      	; 0x24258 <udc_process_setup+0x6c>
   24254:	81 e0       	ldi	r24, 0x01	; 1
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
   24256:	0e c0       	rjmp	.+28     	; 0x24274 <udc_process_setup+0x88>
   24258:	80 91 05 33 	lds	r24, 0x3305	; 0x803305 <udd_g_ctrlreq>
   2425c:	88 2f       	mov	r24, r24
   2425e:	90 e0       	ldi	r25, 0x00	; 0
   24260:	8f 71       	andi	r24, 0x1F	; 31
   24262:	99 27       	eor	r25, r25
		if (udc_req_ep()) {
   24264:	02 97       	sbiw	r24, 0x02	; 2
   24266:	29 f4       	brne	.+10     	; 0x24272 <udc_process_setup+0x86>
   24268:	6a df       	rcall	.-300    	; 0x2413e <udc_req_ep>
   2426a:	88 23       	and	r24, r24
			return true;
   2426c:	11 f0       	breq	.+4      	; 0x24272 <udc_process_setup+0x86>
   2426e:	81 e0       	ldi	r24, 0x01	; 1
	// Here SETUP request unknown by UDC and UDIs
#ifdef USB_DEVICE_SPECIFIC_REQUEST
	// Try to decode it in specific callback
	return USB_DEVICE_SPECIFIC_REQUEST(); // Ex: Vendor request,...
#else
	return false;
   24270:	01 c0       	rjmp	.+2      	; 0x24274 <udc_process_setup+0x88>
#endif
}
   24272:	80 e0       	ldi	r24, 0x00	; 0
   24274:	df 91       	pop	r29
   24276:	cf 91       	pop	r28
   24278:	08 95       	ret

0002427a <_read>:
#elif (defined(__GNUC__) && (XMEGA || MEGA) )

int _read (int *f); // Remove GCC compiler warning

int _read (int *f)
{
   2427a:	cf 93       	push	r28
   2427c:	df 93       	push	r29
   2427e:	00 d0       	rcall	.+0      	; 0x24280 <_read+0x6>
   24280:	cd b7       	in	r28, 0x3d	; 61
   24282:	de b7       	in	r29, 0x3e	; 62
   24284:	8a 83       	std	Y+2, r24	; 0x02
   24286:	9b 83       	std	Y+3, r25	; 0x03
	char c;
	ptr_get(stdio_base,&c);
   24288:	20 91 21 33 	lds	r18, 0x3321	; 0x803321 <ptr_get>
   2428c:	30 91 22 33 	lds	r19, 0x3322	; 0x803322 <ptr_get+0x1>
   24290:	80 91 25 33 	lds	r24, 0x3325	; 0x803325 <stdio_base>
   24294:	90 91 26 33 	lds	r25, 0x3326	; 0x803326 <stdio_base+0x1>
   24298:	ae 01       	movw	r20, r28
   2429a:	4f 5f       	subi	r20, 0xFF	; 255
   2429c:	5f 4f       	sbci	r21, 0xFF	; 255
   2429e:	ba 01       	movw	r22, r20
   242a0:	f9 01       	movw	r30, r18
   242a2:	19 95       	eicall
	return c;
   242a4:	89 81       	ldd	r24, Y+1	; 0x01
   242a6:	08 2e       	mov	r0, r24
   242a8:	00 0c       	add	r0, r0
   242aa:	99 0b       	sbc	r25, r25
}
   242ac:	23 96       	adiw	r28, 0x03	; 3
   242ae:	cd bf       	out	0x3d, r28	; 61
   242b0:	de bf       	out	0x3e, r29	; 62
   242b2:	df 91       	pop	r29
   242b4:	cf 91       	pop	r28
   242b6:	08 95       	ret

000242b8 <stdio_usb_putchar>:
#include "stdio_usb.h"

static bool stdio_usb_interface_enable = false;

int stdio_usb_putchar (volatile void * unused, char data)
{
   242b8:	cf 93       	push	r28
   242ba:	df 93       	push	r29
   242bc:	00 d0       	rcall	.+0      	; 0x242be <stdio_usb_putchar+0x6>
   242be:	cd b7       	in	r28, 0x3d	; 61
   242c0:	de b7       	in	r29, 0x3e	; 62
   242c2:	89 83       	std	Y+1, r24	; 0x01
   242c4:	9a 83       	std	Y+2, r25	; 0x02
   242c6:	6b 83       	std	Y+3, r22	; 0x03
	/* A negative return value should be used to indicate that data
	 * was not written, but this doesn't seem to work with GCC libc.
	 */
	if (!stdio_usb_interface_enable) {
   242c8:	90 91 f6 32 	lds	r25, 0x32F6	; 0x8032f6 <stdio_usb_interface_enable>
   242cc:	81 e0       	ldi	r24, 0x01	; 1
   242ce:	89 27       	eor	r24, r25
   242d0:	88 23       	and	r24, r24
   242d2:	19 f0       	breq	.+6      	; 0x242da <stdio_usb_putchar+0x22>
		return 0;  // -1
   242d4:	80 e0       	ldi	r24, 0x00	; 0
   242d6:	90 e0       	ldi	r25, 0x00	; 0
   242d8:	0d c0       	rjmp	.+26     	; 0x242f4 <stdio_usb_putchar+0x3c>
	}

	return udi_cdc_putc(data) ? 0 : -1;
   242da:	8b 81       	ldd	r24, Y+3	; 0x03
   242dc:	08 2e       	mov	r0, r24
   242de:	00 0c       	add	r0, r0
   242e0:	99 0b       	sbc	r25, r25
   242e2:	10 d9       	rcall	.-3552   	; 0x23504 <udi_cdc_putc>
   242e4:	89 2b       	or	r24, r25
   242e6:	19 f0       	breq	.+6      	; 0x242ee <stdio_usb_putchar+0x36>
   242e8:	80 e0       	ldi	r24, 0x00	; 0
   242ea:	90 e0       	ldi	r25, 0x00	; 0
   242ec:	02 c0       	rjmp	.+4      	; 0x242f2 <stdio_usb_putchar+0x3a>
   242ee:	8f ef       	ldi	r24, 0xFF	; 255
   242f0:	9f ef       	ldi	r25, 0xFF	; 255
   242f2:	00 00       	nop
}
   242f4:	23 96       	adiw	r28, 0x03	; 3
   242f6:	cd bf       	out	0x3d, r28	; 61
   242f8:	de bf       	out	0x3e, r29	; 62
   242fa:	df 91       	pop	r29
   242fc:	cf 91       	pop	r28
   242fe:	08 95       	ret

00024300 <stdio_usb_getchar>:

void stdio_usb_getchar (void volatile * unused, char *data)
{
   24300:	cf 93       	push	r28
   24302:	df 93       	push	r29
   24304:	00 d0       	rcall	.+0      	; 0x24306 <stdio_usb_getchar+0x6>
   24306:	1f 92       	push	r1
   24308:	cd b7       	in	r28, 0x3d	; 61
   2430a:	de b7       	in	r29, 0x3e	; 62
   2430c:	89 83       	std	Y+1, r24	; 0x01
   2430e:	9a 83       	std	Y+2, r25	; 0x02
   24310:	6b 83       	std	Y+3, r22	; 0x03
   24312:	7c 83       	std	Y+4, r23	; 0x04
	/* A negative return value should be used to indicate that data
	 * was not read, but this doesn't seem to work with GCC libc.
	 */
	if (!stdio_usb_interface_enable) {
   24314:	90 91 f6 32 	lds	r25, 0x32F6	; 0x8032f6 <stdio_usb_interface_enable>
   24318:	81 e0       	ldi	r24, 0x01	; 1
   2431a:	89 27       	eor	r24, r25
   2431c:	88 23       	and	r24, r24
   2431e:	29 f0       	breq	.+10     	; 0x2432a <stdio_usb_getchar+0x2a>
		*data = 0;  // -1
   24320:	8b 81       	ldd	r24, Y+3	; 0x03
   24322:	9c 81       	ldd	r25, Y+4	; 0x04
   24324:	fc 01       	movw	r30, r24
   24326:	10 82       	st	Z, r1
		return;
   24328:	07 c0       	rjmp	.+14     	; 0x24338 <stdio_usb_getchar+0x38>
	}

	*data = (char)udi_cdc_getc();
   2432a:	0f 94 8e 18 	call	0x2311c	; 0x2311c <udi_cdc_getc>
   2432e:	28 2f       	mov	r18, r24
   24330:	8b 81       	ldd	r24, Y+3	; 0x03
   24332:	9c 81       	ldd	r25, Y+4	; 0x04
   24334:	fc 01       	movw	r30, r24
   24336:	20 83       	st	Z, r18
}
   24338:	24 96       	adiw	r28, 0x04	; 4
   2433a:	cd bf       	out	0x3d, r28	; 61
   2433c:	de bf       	out	0x3e, r29	; 62
   2433e:	df 91       	pop	r29
   24340:	cf 91       	pop	r28
   24342:	08 95       	ret

00024344 <stdio_usb_enable>:

bool stdio_usb_enable(void)
{
   24344:	cf 93       	push	r28
   24346:	df 93       	push	r29
   24348:	cd b7       	in	r28, 0x3d	; 61
   2434a:	de b7       	in	r29, 0x3e	; 62
	stdio_usb_interface_enable = true;
   2434c:	81 e0       	ldi	r24, 0x01	; 1
   2434e:	80 93 f6 32 	sts	0x32F6, r24	; 0x8032f6 <stdio_usb_interface_enable>
	return true;
   24352:	81 e0       	ldi	r24, 0x01	; 1
}
   24354:	df 91       	pop	r29
   24356:	cf 91       	pop	r28
   24358:	08 95       	ret

0002435a <stdio_usb_disable>:

void stdio_usb_disable(void)
{
   2435a:	cf 93       	push	r28
   2435c:	df 93       	push	r29
   2435e:	cd b7       	in	r28, 0x3d	; 61
   24360:	de b7       	in	r29, 0x3e	; 62
	stdio_usb_interface_enable = false;
   24362:	10 92 f6 32 	sts	0x32F6, r1	; 0x8032f6 <stdio_usb_interface_enable>
}
   24366:	00 00       	nop
   24368:	df 91       	pop	r29
   2436a:	cf 91       	pop	r28
   2436c:	08 95       	ret

0002436e <stdio_usb_init>:

void stdio_usb_init(void)
{
   2436e:	cf 93       	push	r28
   24370:	df 93       	push	r29
   24372:	cd b7       	in	r28, 0x3d	; 61
   24374:	de b7       	in	r29, 0x3e	; 62
	stdio_base = NULL;
   24376:	10 92 25 33 	sts	0x3325, r1	; 0x803325 <stdio_base>
   2437a:	10 92 26 33 	sts	0x3326, r1	; 0x803326 <stdio_base+0x1>
	ptr_put = stdio_usb_putchar;
   2437e:	85 e7       	ldi	r24, 0x75	; 117
   24380:	91 e0       	ldi	r25, 0x01	; 1
   24382:	80 93 23 33 	sts	0x3323, r24	; 0x803323 <ptr_put>
   24386:	90 93 24 33 	sts	0x3324, r25	; 0x803324 <ptr_put+0x1>
	ptr_get = stdio_usb_getchar;
   2438a:	8f e8       	ldi	r24, 0x8F	; 143
   2438c:	91 e0       	ldi	r25, 0x01	; 1
   2438e:	80 93 21 33 	sts	0x3321, r24	; 0x803321 <ptr_get>
   24392:	90 93 22 33 	sts	0x3322, r25	; 0x803322 <ptr_get+0x1>
	udc_start ();

#if defined(__GNUC__)
# if XMEGA
	// For AVR GCC libc print redirection uses fdevopen.
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
   24396:	4d da       	rcall	.-2918   	; 0x23832 <udc_start>
   24398:	67 e7       	ldi	r22, 0x77	; 119
   2439a:	71 e0       	ldi	r23, 0x01	; 1
   2439c:	8b e8       	ldi	r24, 0x8B	; 139
   2439e:	91 e0       	ldi	r25, 0x01	; 1
   243a0:	0f 94 9a 33 	call	0x26734	; 0x26734 <fdevopen>
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
# endif
#endif
}
   243a4:	00 00       	nop
   243a6:	df 91       	pop	r29
   243a8:	cf 91       	pop	r28
   243aa:	08 95       	ret

000243ac <_write>:
#elif (defined(__GNUC__) && (XMEGA || MEGA))

int _write (char c, int *f);

int _write (char c, int *f)
{
   243ac:	cf 93       	push	r28
   243ae:	df 93       	push	r29
   243b0:	00 d0       	rcall	.+0      	; 0x243b2 <_write+0x6>
   243b2:	cd b7       	in	r28, 0x3d	; 61
   243b4:	de b7       	in	r29, 0x3e	; 62
   243b6:	89 83       	std	Y+1, r24	; 0x01
   243b8:	6a 83       	std	Y+2, r22	; 0x02
   243ba:	7b 83       	std	Y+3, r23	; 0x03
	if (ptr_put(stdio_base, c) < 0) {
   243bc:	20 91 23 33 	lds	r18, 0x3323	; 0x803323 <ptr_put>
   243c0:	30 91 24 33 	lds	r19, 0x3324	; 0x803324 <ptr_put+0x1>
   243c4:	80 91 25 33 	lds	r24, 0x3325	; 0x803325 <stdio_base>
   243c8:	90 91 26 33 	lds	r25, 0x3326	; 0x803326 <stdio_base+0x1>
   243cc:	69 81       	ldd	r22, Y+1	; 0x01
   243ce:	f9 01       	movw	r30, r18
   243d0:	19 95       	eicall
   243d2:	99 23       	and	r25, r25
   243d4:	1c f4       	brge	.+6      	; 0x243dc <_write+0x30>
		return -1;
   243d6:	8f ef       	ldi	r24, 0xFF	; 255
   243d8:	9f ef       	ldi	r25, 0xFF	; 255
   243da:	02 c0       	rjmp	.+4      	; 0x243e0 <_write+0x34>
	}
	return 1;
   243dc:	81 e0       	ldi	r24, 0x01	; 1
   243de:	90 e0       	ldi	r25, 0x00	; 0
}
   243e0:	23 96       	adiw	r28, 0x03	; 3
   243e2:	cd bf       	out	0x3d, r28	; 61
   243e4:	de bf       	out	0x3e, r29	; 62
   243e6:	df 91       	pop	r29
   243e8:	cf 91       	pop	r28
   243ea:	08 95       	ret

000243ec <nvm_wait_until_ready>:
	// Execute command
	ccp_write_io((uint8_t *)&NVM.CTRLA, NVM_CMDEX_bm);

	// Restore command register
	NVM.CMD = old_cmd;
}
   243ec:	cf 93       	push	r28
   243ee:	df 93       	push	r29
   243f0:	cd b7       	in	r28, 0x3d	; 61
   243f2:	de b7       	in	r29, 0x3e	; 62
   243f4:	80 ec       	ldi	r24, 0xC0	; 192
   243f6:	91 e0       	ldi	r25, 0x01	; 1
   243f8:	fc 01       	movw	r30, r24
   243fa:	87 85       	ldd	r24, Z+15	; 0x0f
   243fc:	88 23       	and	r24, r24
   243fe:	d4 f3       	brlt	.-12     	; 0x243f4 <nvm_wait_until_ready+0x8>
   24400:	00 00       	nop
   24402:	df 91       	pop	r29
   24404:	cf 91       	pop	r28
   24406:	08 95       	ret

00024408 <nvm_exec>:
   24408:	cf 93       	push	r28
   2440a:	df 93       	push	r29
   2440c:	cd b7       	in	r28, 0x3d	; 61
   2440e:	de b7       	in	r29, 0x3e	; 62
   24410:	61 e0       	ldi	r22, 0x01	; 1
   24412:	8b ec       	ldi	r24, 0xCB	; 203
   24414:	91 e0       	ldi	r25, 0x01	; 1
   24416:	41 d4       	rcall	.+2178   	; 0x24c9a <ccp_write_io>
   24418:	00 00       	nop
   2441a:	df 91       	pop	r29
   2441c:	cf 91       	pop	r28
   2441e:	08 95       	ret

00024420 <nvm_issue_command>:
   24420:	cf 93       	push	r28
   24422:	df 93       	push	r29
   24424:	1f 92       	push	r1
   24426:	1f 92       	push	r1
   24428:	cd b7       	in	r28, 0x3d	; 61
   2442a:	de b7       	in	r29, 0x3e	; 62
   2442c:	8a 83       	std	Y+2, r24	; 0x02
   2442e:	80 ec       	ldi	r24, 0xC0	; 192
   24430:	91 e0       	ldi	r25, 0x01	; 1
   24432:	fc 01       	movw	r30, r24
   24434:	82 85       	ldd	r24, Z+10	; 0x0a
   24436:	89 83       	std	Y+1, r24	; 0x01
   24438:	80 ec       	ldi	r24, 0xC0	; 192
   2443a:	91 e0       	ldi	r25, 0x01	; 1
   2443c:	2a 81       	ldd	r18, Y+2	; 0x02
   2443e:	fc 01       	movw	r30, r24
   24440:	22 87       	std	Z+10, r18	; 0x0a
   24442:	61 e0       	ldi	r22, 0x01	; 1
   24444:	8b ec       	ldi	r24, 0xCB	; 203
   24446:	91 e0       	ldi	r25, 0x01	; 1
   24448:	28 d4       	rcall	.+2128   	; 0x24c9a <ccp_write_io>
   2444a:	80 ec       	ldi	r24, 0xC0	; 192
   2444c:	91 e0       	ldi	r25, 0x01	; 1
   2444e:	29 81       	ldd	r18, Y+1	; 0x01
   24450:	fc 01       	movw	r30, r24
   24452:	22 87       	std	Z+10, r18	; 0x0a
   24454:	00 00       	nop
   24456:	0f 90       	pop	r0
   24458:	0f 90       	pop	r0
   2445a:	df 91       	pop	r29
   2445c:	cf 91       	pop	r28
   2445e:	08 95       	ret

00024460 <nvm_read_user_signature_row>:
   24460:	cf 93       	push	r28
   24462:	df 93       	push	r29
   24464:	1f 92       	push	r1
   24466:	1f 92       	push	r1
   24468:	cd b7       	in	r28, 0x3d	; 61
   2446a:	de b7       	in	r29, 0x3e	; 62
   2446c:	89 83       	std	Y+1, r24	; 0x01
   2446e:	9a 83       	std	Y+2, r25	; 0x02
   24470:	89 81       	ldd	r24, Y+1	; 0x01
   24472:	9a 81       	ldd	r25, Y+2	; 0x02
   24474:	bc 01       	movw	r22, r24
   24476:	81 e0       	ldi	r24, 0x01	; 1
   24478:	06 d4       	rcall	.+2060   	; 0x24c86 <nvm_read_byte>
   2447a:	0f 90       	pop	r0
   2447c:	0f 90       	pop	r0
   2447e:	df 91       	pop	r29
   24480:	cf 91       	pop	r28
   24482:	08 95       	ret

00024484 <eeprom_enable_mapping>:
   24484:	cf 93       	push	r28
   24486:	df 93       	push	r29
   24488:	cd b7       	in	r28, 0x3d	; 61
   2448a:	de b7       	in	r29, 0x3e	; 62
   2448c:	8c ec       	ldi	r24, 0xCC	; 204
   2448e:	91 e0       	ldi	r25, 0x01	; 1
   24490:	2c ec       	ldi	r18, 0xCC	; 204
   24492:	31 e0       	ldi	r19, 0x01	; 1
   24494:	f9 01       	movw	r30, r18
   24496:	20 81       	ld	r18, Z
   24498:	28 60       	ori	r18, 0x08	; 8
   2449a:	fc 01       	movw	r30, r24
   2449c:	20 83       	st	Z, r18
   2449e:	00 00       	nop
   244a0:	df 91       	pop	r29
   244a2:	cf 91       	pop	r28
   244a4:	08 95       	ret

000244a6 <eeprom_disable_mapping>:
   244a6:	cf 93       	push	r28
   244a8:	df 93       	push	r29
   244aa:	cd b7       	in	r28, 0x3d	; 61
   244ac:	de b7       	in	r29, 0x3e	; 62
   244ae:	8c ec       	ldi	r24, 0xCC	; 204
   244b0:	91 e0       	ldi	r25, 0x01	; 1
   244b2:	2c ec       	ldi	r18, 0xCC	; 204
   244b4:	31 e0       	ldi	r19, 0x01	; 1
   244b6:	f9 01       	movw	r30, r18
   244b8:	20 81       	ld	r18, Z
   244ba:	27 7f       	andi	r18, 0xF7	; 247
   244bc:	fc 01       	movw	r30, r24
   244be:	20 83       	st	Z, r18
   244c0:	00 00       	nop
   244c2:	df 91       	pop	r29
   244c4:	cf 91       	pop	r28
   244c6:	08 95       	ret

000244c8 <nvm_flash_read_byte>:
   244c8:	cf 93       	push	r28
   244ca:	df 93       	push	r29
   244cc:	cd b7       	in	r28, 0x3d	; 61
   244ce:	de b7       	in	r29, 0x3e	; 62
   244d0:	29 97       	sbiw	r28, 0x09	; 9
   244d2:	cd bf       	out	0x3d, r28	; 61
   244d4:	de bf       	out	0x3e, r29	; 62
   244d6:	6e 83       	std	Y+6, r22	; 0x06
   244d8:	7f 83       	std	Y+7, r23	; 0x07
   244da:	88 87       	std	Y+8, r24	; 0x08
   244dc:	99 87       	std	Y+9, r25	; 0x09
   244de:	8e 81       	ldd	r24, Y+6	; 0x06
   244e0:	9f 81       	ldd	r25, Y+7	; 0x07
   244e2:	a8 85       	ldd	r26, Y+8	; 0x08
   244e4:	b9 85       	ldd	r27, Y+9	; 0x09
   244e6:	89 83       	std	Y+1, r24	; 0x01
   244e8:	9a 83       	std	Y+2, r25	; 0x02
   244ea:	ab 83       	std	Y+3, r26	; 0x03
   244ec:	bc 83       	std	Y+4, r27	; 0x04
   244ee:	89 81       	ldd	r24, Y+1	; 0x01
   244f0:	9a 81       	ldd	r25, Y+2	; 0x02
   244f2:	ab 81       	ldd	r26, Y+3	; 0x03
   244f4:	bc 81       	ldd	r27, Y+4	; 0x04
   244f6:	ab bf       	out	0x3b, r26	; 59
   244f8:	fc 01       	movw	r30, r24
   244fa:	87 91       	elpm	r24, Z+
   244fc:	8d 83       	std	Y+5, r24	; 0x05
   244fe:	8d 81       	ldd	r24, Y+5	; 0x05
   24500:	29 96       	adiw	r28, 0x09	; 9
   24502:	cd bf       	out	0x3d, r28	; 61
   24504:	de bf       	out	0x3e, r29	; 62
   24506:	df 91       	pop	r29
   24508:	cf 91       	pop	r28
   2450a:	08 95       	ret

0002450c <nvm_flash_read_word>:
   2450c:	cf 93       	push	r28
   2450e:	df 93       	push	r29
   24510:	cd b7       	in	r28, 0x3d	; 61
   24512:	de b7       	in	r29, 0x3e	; 62
   24514:	2a 97       	sbiw	r28, 0x0a	; 10
   24516:	cd bf       	out	0x3d, r28	; 61
   24518:	de bf       	out	0x3e, r29	; 62
   2451a:	6f 83       	std	Y+7, r22	; 0x07
   2451c:	78 87       	std	Y+8, r23	; 0x08
   2451e:	89 87       	std	Y+9, r24	; 0x09
   24520:	9a 87       	std	Y+10, r25	; 0x0a
   24522:	8f 81       	ldd	r24, Y+7	; 0x07
   24524:	98 85       	ldd	r25, Y+8	; 0x08
   24526:	a9 85       	ldd	r26, Y+9	; 0x09
   24528:	ba 85       	ldd	r27, Y+10	; 0x0a
   2452a:	89 83       	std	Y+1, r24	; 0x01
   2452c:	9a 83       	std	Y+2, r25	; 0x02
   2452e:	ab 83       	std	Y+3, r26	; 0x03
   24530:	bc 83       	std	Y+4, r27	; 0x04
   24532:	89 81       	ldd	r24, Y+1	; 0x01
   24534:	9a 81       	ldd	r25, Y+2	; 0x02
   24536:	ab 81       	ldd	r26, Y+3	; 0x03
   24538:	bc 81       	ldd	r27, Y+4	; 0x04
   2453a:	ab bf       	out	0x3b, r26	; 59
   2453c:	fc 01       	movw	r30, r24
   2453e:	87 91       	elpm	r24, Z+
   24540:	96 91       	elpm	r25, Z
   24542:	8d 83       	std	Y+5, r24	; 0x05
   24544:	9e 83       	std	Y+6, r25	; 0x06
   24546:	8d 81       	ldd	r24, Y+5	; 0x05
   24548:	9e 81       	ldd	r25, Y+6	; 0x06
   2454a:	2a 96       	adiw	r28, 0x0a	; 10
   2454c:	cd bf       	out	0x3d, r28	; 61
   2454e:	de bf       	out	0x3e, r29	; 62
   24550:	df 91       	pop	r29
   24552:	cf 91       	pop	r28
   24554:	08 95       	ret

00024556 <nvm_flash_split_write_app_page>:
   24556:	cf 93       	push	r28
   24558:	df 93       	push	r29
   2455a:	00 d0       	rcall	.+0      	; 0x2455c <nvm_flash_split_write_app_page+0x6>
   2455c:	1f 92       	push	r1
   2455e:	cd b7       	in	r28, 0x3d	; 61
   24560:	de b7       	in	r29, 0x3e	; 62
   24562:	69 83       	std	Y+1, r22	; 0x01
   24564:	7a 83       	std	Y+2, r23	; 0x02
   24566:	8b 83       	std	Y+3, r24	; 0x03
   24568:	9c 83       	std	Y+4, r25	; 0x04
   2456a:	40 df       	rcall	.-384    	; 0x243ec <nvm_wait_until_ready>
   2456c:	89 81       	ldd	r24, Y+1	; 0x01
   2456e:	9a 81       	ldd	r25, Y+2	; 0x02
   24570:	ab 81       	ldd	r26, Y+3	; 0x03
   24572:	bc 81       	ldd	r27, Y+4	; 0x04
   24574:	44 e2       	ldi	r20, 0x24	; 36
   24576:	bc 01       	movw	r22, r24
   24578:	cd 01       	movw	r24, r26
   2457a:	0f 94 b6 3a 	call	0x2756c	; 0x2756c <_etext>
   2457e:	00 00       	nop
   24580:	24 96       	adiw	r28, 0x04	; 4
   24582:	cd bf       	out	0x3d, r28	; 61
   24584:	de bf       	out	0x3e, r29	; 62
   24586:	df 91       	pop	r29
   24588:	cf 91       	pop	r28
   2458a:	08 95       	ret

0002458c <nvm_flash_atomic_write_app_page>:
   2458c:	cf 93       	push	r28
   2458e:	df 93       	push	r29
   24590:	00 d0       	rcall	.+0      	; 0x24592 <nvm_flash_atomic_write_app_page+0x6>
   24592:	1f 92       	push	r1
   24594:	cd b7       	in	r28, 0x3d	; 61
   24596:	de b7       	in	r29, 0x3e	; 62
   24598:	69 83       	std	Y+1, r22	; 0x01
   2459a:	7a 83       	std	Y+2, r23	; 0x02
   2459c:	8b 83       	std	Y+3, r24	; 0x03
   2459e:	9c 83       	std	Y+4, r25	; 0x04
   245a0:	25 df       	rcall	.-438    	; 0x243ec <nvm_wait_until_ready>
   245a2:	89 81       	ldd	r24, Y+1	; 0x01
   245a4:	9a 81       	ldd	r25, Y+2	; 0x02
   245a6:	ab 81       	ldd	r26, Y+3	; 0x03
   245a8:	bc 81       	ldd	r27, Y+4	; 0x04
   245aa:	45 e2       	ldi	r20, 0x25	; 37
   245ac:	bc 01       	movw	r22, r24
   245ae:	cd 01       	movw	r24, r26
   245b0:	0f 94 b6 3a 	call	0x2756c	; 0x2756c <_etext>
   245b4:	00 00       	nop
   245b6:	24 96       	adiw	r28, 0x04	; 4
   245b8:	cd bf       	out	0x3d, r28	; 61
   245ba:	de bf       	out	0x3e, r29	; 62
   245bc:	df 91       	pop	r29
   245be:	cf 91       	pop	r28
   245c0:	08 95       	ret

000245c2 <nvm_flash_erase_user_section>:
   245c2:	cf 93       	push	r28
   245c4:	df 93       	push	r29
   245c6:	cd b7       	in	r28, 0x3d	; 61
   245c8:	de b7       	in	r29, 0x3e	; 62
   245ca:	10 df       	rcall	.-480    	; 0x243ec <nvm_wait_until_ready>
   245cc:	48 e1       	ldi	r20, 0x18	; 24
   245ce:	60 e0       	ldi	r22, 0x00	; 0
   245d0:	70 e0       	ldi	r23, 0x00	; 0
   245d2:	cb 01       	movw	r24, r22
   245d4:	0f 94 b6 3a 	call	0x2756c	; 0x2756c <_etext>
   245d8:	00 00       	nop
   245da:	df 91       	pop	r29
   245dc:	cf 91       	pop	r28
   245de:	08 95       	ret

000245e0 <nvm_flash_write_user_page>:
   245e0:	cf 93       	push	r28
   245e2:	df 93       	push	r29
   245e4:	cd b7       	in	r28, 0x3d	; 61
   245e6:	de b7       	in	r29, 0x3e	; 62
   245e8:	01 df       	rcall	.-510    	; 0x243ec <nvm_wait_until_ready>
   245ea:	4a e1       	ldi	r20, 0x1A	; 26
   245ec:	60 e0       	ldi	r22, 0x00	; 0
   245ee:	70 e0       	ldi	r23, 0x00	; 0
   245f0:	cb 01       	movw	r24, r22
   245f2:	0f 94 b6 3a 	call	0x2756c	; 0x2756c <_etext>
   245f6:	00 00       	nop
   245f8:	df 91       	pop	r29
   245fa:	cf 91       	pop	r28
   245fc:	08 95       	ret

000245fe <nvm_eeprom_read_buffer>:
   245fe:	cf 93       	push	r28
   24600:	df 93       	push	r29
   24602:	00 d0       	rcall	.+0      	; 0x24604 <nvm_eeprom_read_buffer+0x6>
   24604:	00 d0       	rcall	.+0      	; 0x24606 <nvm_eeprom_read_buffer+0x8>
   24606:	cd b7       	in	r28, 0x3d	; 61
   24608:	de b7       	in	r29, 0x3e	; 62
   2460a:	89 83       	std	Y+1, r24	; 0x01
   2460c:	9a 83       	std	Y+2, r25	; 0x02
   2460e:	6b 83       	std	Y+3, r22	; 0x03
   24610:	7c 83       	std	Y+4, r23	; 0x04
   24612:	4d 83       	std	Y+5, r20	; 0x05
   24614:	5e 83       	std	Y+6, r21	; 0x06
   24616:	ea de       	rcall	.-556    	; 0x243ec <nvm_wait_until_ready>
   24618:	35 df       	rcall	.-406    	; 0x24484 <eeprom_enable_mapping>
   2461a:	89 81       	ldd	r24, Y+1	; 0x01
   2461c:	9a 81       	ldd	r25, Y+2	; 0x02
   2461e:	90 5f       	subi	r25, 0xF0	; 240
   24620:	bc 01       	movw	r22, r24
   24622:	2d 81       	ldd	r18, Y+5	; 0x05
   24624:	3e 81       	ldd	r19, Y+6	; 0x06
   24626:	8b 81       	ldd	r24, Y+3	; 0x03
   24628:	9c 81       	ldd	r25, Y+4	; 0x04
   2462a:	a9 01       	movw	r20, r18
   2462c:	0f 94 4e 33 	call	0x2669c	; 0x2669c <memcpy>
   24630:	3a df       	rcall	.-396    	; 0x244a6 <eeprom_disable_mapping>
   24632:	00 00       	nop
   24634:	26 96       	adiw	r28, 0x06	; 6
   24636:	cd bf       	out	0x3d, r28	; 61
   24638:	de bf       	out	0x3e, r29	; 62
   2463a:	df 91       	pop	r29
   2463c:	cf 91       	pop	r28
   2463e:	08 95       	ret

00024640 <nvm_eeprom_write_byte>:
   24640:	cf 93       	push	r28
   24642:	df 93       	push	r29
   24644:	00 d0       	rcall	.+0      	; 0x24646 <nvm_eeprom_write_byte+0x6>
   24646:	1f 92       	push	r1
   24648:	cd b7       	in	r28, 0x3d	; 61
   2464a:	de b7       	in	r29, 0x3e	; 62
   2464c:	8a 83       	std	Y+2, r24	; 0x02
   2464e:	9b 83       	std	Y+3, r25	; 0x03
   24650:	6c 83       	std	Y+4, r22	; 0x04
   24652:	80 ec       	ldi	r24, 0xC0	; 192
   24654:	91 e0       	ldi	r25, 0x01	; 1
   24656:	fc 01       	movw	r30, r24
   24658:	82 85       	ldd	r24, Z+10	; 0x0a
   2465a:	89 83       	std	Y+1, r24	; 0x01
   2465c:	7f d0       	rcall	.+254    	; 0x2475c <nvm_eeprom_flush_buffer>
   2465e:	c6 de       	rcall	.-628    	; 0x243ec <nvm_wait_until_ready>
   24660:	8a 81       	ldd	r24, Y+2	; 0x02
   24662:	6c 81       	ldd	r22, Y+4	; 0x04
   24664:	94 d0       	rcall	.+296    	; 0x2478e <nvm_eeprom_load_byte_to_buffer>
   24666:	80 ec       	ldi	r24, 0xC0	; 192
   24668:	91 e0       	ldi	r25, 0x01	; 1
   2466a:	fc 01       	movw	r30, r24
   2466c:	12 82       	std	Z+2, r1	; 0x02
   2466e:	80 ec       	ldi	r24, 0xC0	; 192
   24670:	91 e0       	ldi	r25, 0x01	; 1
   24672:	2a 81       	ldd	r18, Y+2	; 0x02
   24674:	3b 81       	ldd	r19, Y+3	; 0x03
   24676:	23 2f       	mov	r18, r19
   24678:	33 27       	eor	r19, r19
   2467a:	fc 01       	movw	r30, r24
   2467c:	21 83       	std	Z+1, r18	; 0x01
   2467e:	80 ec       	ldi	r24, 0xC0	; 192
   24680:	91 e0       	ldi	r25, 0x01	; 1
   24682:	2a 81       	ldd	r18, Y+2	; 0x02
   24684:	fc 01       	movw	r30, r24
   24686:	20 83       	st	Z, r18
   24688:	80 ec       	ldi	r24, 0xC0	; 192
   2468a:	91 e0       	ldi	r25, 0x01	; 1
   2468c:	25 e3       	ldi	r18, 0x35	; 53
   2468e:	fc 01       	movw	r30, r24
   24690:	22 87       	std	Z+10, r18	; 0x0a
   24692:	ba de       	rcall	.-652    	; 0x24408 <nvm_exec>
   24694:	80 ec       	ldi	r24, 0xC0	; 192
   24696:	91 e0       	ldi	r25, 0x01	; 1
   24698:	29 81       	ldd	r18, Y+1	; 0x01
   2469a:	fc 01       	movw	r30, r24
   2469c:	22 87       	std	Z+10, r18	; 0x0a
   2469e:	00 00       	nop
   246a0:	24 96       	adiw	r28, 0x04	; 4
   246a2:	cd bf       	out	0x3d, r28	; 61
   246a4:	de bf       	out	0x3e, r29	; 62
   246a6:	df 91       	pop	r29
   246a8:	cf 91       	pop	r28
   246aa:	08 95       	ret

000246ac <nvm_eeprom_erase_and_write_buffer>:
   246ac:	cf 93       	push	r28
   246ae:	df 93       	push	r29
   246b0:	00 d0       	rcall	.+0      	; 0x246b2 <nvm_eeprom_erase_and_write_buffer+0x6>
   246b2:	00 d0       	rcall	.+0      	; 0x246b4 <nvm_eeprom_erase_and_write_buffer+0x8>
   246b4:	cd b7       	in	r28, 0x3d	; 61
   246b6:	de b7       	in	r29, 0x3e	; 62
   246b8:	89 83       	std	Y+1, r24	; 0x01
   246ba:	9a 83       	std	Y+2, r25	; 0x02
   246bc:	6b 83       	std	Y+3, r22	; 0x03
   246be:	7c 83       	std	Y+4, r23	; 0x04
   246c0:	4d 83       	std	Y+5, r20	; 0x05
   246c2:	5e 83       	std	Y+6, r21	; 0x06
   246c4:	3f c0       	rjmp	.+126    	; 0x24744 <nvm_eeprom_erase_and_write_buffer+0x98>
   246c6:	89 81       	ldd	r24, Y+1	; 0x01
   246c8:	9a 81       	ldd	r25, Y+2	; 0x02
   246ca:	8f 71       	andi	r24, 0x1F	; 31
   246cc:	99 27       	eor	r25, r25
   246ce:	89 2b       	or	r24, r25
   246d0:	11 f5       	brne	.+68     	; 0x24716 <nvm_eeprom_erase_and_write_buffer+0x6a>
   246d2:	8d 81       	ldd	r24, Y+5	; 0x05
   246d4:	9e 81       	ldd	r25, Y+6	; 0x06
   246d6:	80 97       	sbiw	r24, 0x20	; 32
   246d8:	f0 f0       	brcs	.+60     	; 0x24716 <nvm_eeprom_erase_and_write_buffer+0x6a>
   246da:	8b 81       	ldd	r24, Y+3	; 0x03
   246dc:	9c 81       	ldd	r25, Y+4	; 0x04
   246de:	6f d0       	rcall	.+222    	; 0x247be <nvm_eeprom_load_page_to_buffer>
   246e0:	89 81       	ldd	r24, Y+1	; 0x01
   246e2:	9a 81       	ldd	r25, Y+2	; 0x02
   246e4:	96 95       	lsr	r25
   246e6:	87 95       	ror	r24
   246e8:	92 95       	swap	r25
   246ea:	82 95       	swap	r24
   246ec:	8f 70       	andi	r24, 0x0F	; 15
   246ee:	89 27       	eor	r24, r25
   246f0:	9f 70       	andi	r25, 0x0F	; 15
   246f2:	89 27       	eor	r24, r25
   246f4:	87 d0       	rcall	.+270    	; 0x24804 <nvm_eeprom_atomic_write_page>
   246f6:	89 81       	ldd	r24, Y+1	; 0x01
   246f8:	9a 81       	ldd	r25, Y+2	; 0x02
   246fa:	80 96       	adiw	r24, 0x20	; 32
   246fc:	89 83       	std	Y+1, r24	; 0x01
   246fe:	9a 83       	std	Y+2, r25	; 0x02
   24700:	8b 81       	ldd	r24, Y+3	; 0x03
   24702:	9c 81       	ldd	r25, Y+4	; 0x04
   24704:	80 96       	adiw	r24, 0x20	; 32
   24706:	8b 83       	std	Y+3, r24	; 0x03
   24708:	9c 83       	std	Y+4, r25	; 0x04
   2470a:	8d 81       	ldd	r24, Y+5	; 0x05
   2470c:	9e 81       	ldd	r25, Y+6	; 0x06
   2470e:	80 97       	sbiw	r24, 0x20	; 32
   24710:	8d 83       	std	Y+5, r24	; 0x05
   24712:	9e 83       	std	Y+6, r25	; 0x06
   24714:	17 c0       	rjmp	.+46     	; 0x24744 <nvm_eeprom_erase_and_write_buffer+0x98>
   24716:	8b 81       	ldd	r24, Y+3	; 0x03
   24718:	9c 81       	ldd	r25, Y+4	; 0x04
   2471a:	fc 01       	movw	r30, r24
   2471c:	40 81       	ld	r20, Z
   2471e:	89 81       	ldd	r24, Y+1	; 0x01
   24720:	9a 81       	ldd	r25, Y+2	; 0x02
   24722:	9c 01       	movw	r18, r24
   24724:	2f 5f       	subi	r18, 0xFF	; 255
   24726:	3f 4f       	sbci	r19, 0xFF	; 255
   24728:	29 83       	std	Y+1, r18	; 0x01
   2472a:	3a 83       	std	Y+2, r19	; 0x02
   2472c:	64 2f       	mov	r22, r20
   2472e:	88 df       	rcall	.-240    	; 0x24640 <nvm_eeprom_write_byte>
   24730:	8b 81       	ldd	r24, Y+3	; 0x03
   24732:	9c 81       	ldd	r25, Y+4	; 0x04
   24734:	01 96       	adiw	r24, 0x01	; 1
   24736:	8b 83       	std	Y+3, r24	; 0x03
   24738:	9c 83       	std	Y+4, r25	; 0x04
   2473a:	8d 81       	ldd	r24, Y+5	; 0x05
   2473c:	9e 81       	ldd	r25, Y+6	; 0x06
   2473e:	01 97       	sbiw	r24, 0x01	; 1
   24740:	8d 83       	std	Y+5, r24	; 0x05
   24742:	9e 83       	std	Y+6, r25	; 0x06
   24744:	8d 81       	ldd	r24, Y+5	; 0x05
   24746:	9e 81       	ldd	r25, Y+6	; 0x06
   24748:	89 2b       	or	r24, r25
   2474a:	09 f0       	breq	.+2      	; 0x2474e <nvm_eeprom_erase_and_write_buffer+0xa2>
   2474c:	bc cf       	rjmp	.-136    	; 0x246c6 <nvm_eeprom_erase_and_write_buffer+0x1a>
   2474e:	00 00       	nop
   24750:	26 96       	adiw	r28, 0x06	; 6
   24752:	cd bf       	out	0x3d, r28	; 61
   24754:	de bf       	out	0x3e, r29	; 62
   24756:	df 91       	pop	r29
   24758:	cf 91       	pop	r28
   2475a:	08 95       	ret

0002475c <nvm_eeprom_flush_buffer>:
   2475c:	cf 93       	push	r28
   2475e:	df 93       	push	r29
   24760:	cd b7       	in	r28, 0x3d	; 61
   24762:	de b7       	in	r29, 0x3e	; 62
   24764:	43 de       	rcall	.-890    	; 0x243ec <nvm_wait_until_ready>
   24766:	80 ec       	ldi	r24, 0xC0	; 192
   24768:	91 e0       	ldi	r25, 0x01	; 1
   2476a:	fc 01       	movw	r30, r24
   2476c:	87 85       	ldd	r24, Z+15	; 0x0f
   2476e:	88 2f       	mov	r24, r24
   24770:	90 e0       	ldi	r25, 0x00	; 0
   24772:	82 70       	andi	r24, 0x02	; 2
   24774:	99 27       	eor	r25, r25
   24776:	89 2b       	or	r24, r25
   24778:	31 f0       	breq	.+12     	; 0x24786 <nvm_eeprom_flush_buffer+0x2a>
   2477a:	80 ec       	ldi	r24, 0xC0	; 192
   2477c:	91 e0       	ldi	r25, 0x01	; 1
   2477e:	26 e3       	ldi	r18, 0x36	; 54
   24780:	fc 01       	movw	r30, r24
   24782:	22 87       	std	Z+10, r18	; 0x0a
   24784:	41 de       	rcall	.-894    	; 0x24408 <nvm_exec>
   24786:	00 00       	nop
   24788:	df 91       	pop	r29
   2478a:	cf 91       	pop	r28
   2478c:	08 95       	ret

0002478e <nvm_eeprom_load_byte_to_buffer>:
   2478e:	cf 93       	push	r28
   24790:	df 93       	push	r29
   24792:	1f 92       	push	r1
   24794:	1f 92       	push	r1
   24796:	cd b7       	in	r28, 0x3d	; 61
   24798:	de b7       	in	r29, 0x3e	; 62
   2479a:	89 83       	std	Y+1, r24	; 0x01
   2479c:	6a 83       	std	Y+2, r22	; 0x02
   2479e:	26 de       	rcall	.-948    	; 0x243ec <nvm_wait_until_ready>
   247a0:	71 de       	rcall	.-798    	; 0x24484 <eeprom_enable_mapping>
   247a2:	89 81       	ldd	r24, Y+1	; 0x01
   247a4:	88 2f       	mov	r24, r24
   247a6:	90 e0       	ldi	r25, 0x00	; 0
   247a8:	90 5f       	subi	r25, 0xF0	; 240
   247aa:	2a 81       	ldd	r18, Y+2	; 0x02
   247ac:	fc 01       	movw	r30, r24
   247ae:	20 83       	st	Z, r18
   247b0:	7a de       	rcall	.-780    	; 0x244a6 <eeprom_disable_mapping>
   247b2:	00 00       	nop
   247b4:	0f 90       	pop	r0
   247b6:	0f 90       	pop	r0
   247b8:	df 91       	pop	r29
   247ba:	cf 91       	pop	r28
   247bc:	08 95       	ret

000247be <nvm_eeprom_load_page_to_buffer>:
   247be:	cf 93       	push	r28
   247c0:	df 93       	push	r29
   247c2:	00 d0       	rcall	.+0      	; 0x247c4 <nvm_eeprom_load_page_to_buffer+0x6>
   247c4:	cd b7       	in	r28, 0x3d	; 61
   247c6:	de b7       	in	r29, 0x3e	; 62
   247c8:	8a 83       	std	Y+2, r24	; 0x02
   247ca:	9b 83       	std	Y+3, r25	; 0x03
   247cc:	0f de       	rcall	.-994    	; 0x243ec <nvm_wait_until_ready>
   247ce:	19 82       	std	Y+1, r1	; 0x01
   247d0:	0f c0       	rjmp	.+30     	; 0x247f0 <nvm_eeprom_load_page_to_buffer+0x32>
   247d2:	8a 81       	ldd	r24, Y+2	; 0x02
   247d4:	9b 81       	ldd	r25, Y+3	; 0x03
   247d6:	fc 01       	movw	r30, r24
   247d8:	80 81       	ld	r24, Z
   247da:	68 2f       	mov	r22, r24
   247dc:	89 81       	ldd	r24, Y+1	; 0x01
   247de:	d7 df       	rcall	.-82     	; 0x2478e <nvm_eeprom_load_byte_to_buffer>
   247e0:	8a 81       	ldd	r24, Y+2	; 0x02
   247e2:	9b 81       	ldd	r25, Y+3	; 0x03
   247e4:	01 96       	adiw	r24, 0x01	; 1
   247e6:	8a 83       	std	Y+2, r24	; 0x02
   247e8:	9b 83       	std	Y+3, r25	; 0x03
   247ea:	89 81       	ldd	r24, Y+1	; 0x01
   247ec:	8f 5f       	subi	r24, 0xFF	; 255
   247ee:	89 83       	std	Y+1, r24	; 0x01
   247f0:	89 81       	ldd	r24, Y+1	; 0x01
   247f2:	80 32       	cpi	r24, 0x20	; 32
   247f4:	70 f3       	brcs	.-36     	; 0x247d2 <nvm_eeprom_load_page_to_buffer+0x14>
   247f6:	00 00       	nop
   247f8:	23 96       	adiw	r28, 0x03	; 3
   247fa:	cd bf       	out	0x3d, r28	; 61
   247fc:	de bf       	out	0x3e, r29	; 62
   247fe:	df 91       	pop	r29
   24800:	cf 91       	pop	r28
   24802:	08 95       	ret

00024804 <nvm_eeprom_atomic_write_page>:
   24804:	cf 93       	push	r28
   24806:	df 93       	push	r29
   24808:	00 d0       	rcall	.+0      	; 0x2480a <nvm_eeprom_atomic_write_page+0x6>
   2480a:	cd b7       	in	r28, 0x3d	; 61
   2480c:	de b7       	in	r29, 0x3e	; 62
   2480e:	8b 83       	std	Y+3, r24	; 0x03
   24810:	ed dd       	rcall	.-1062   	; 0x243ec <nvm_wait_until_ready>
   24812:	8b 81       	ldd	r24, Y+3	; 0x03
   24814:	88 2f       	mov	r24, r24
   24816:	90 e0       	ldi	r25, 0x00	; 0
   24818:	88 0f       	add	r24, r24
   2481a:	99 1f       	adc	r25, r25
   2481c:	82 95       	swap	r24
   2481e:	92 95       	swap	r25
   24820:	90 7f       	andi	r25, 0xF0	; 240
   24822:	98 27       	eor	r25, r24
   24824:	80 7f       	andi	r24, 0xF0	; 240
   24826:	98 27       	eor	r25, r24
   24828:	89 83       	std	Y+1, r24	; 0x01
   2482a:	9a 83       	std	Y+2, r25	; 0x02
   2482c:	80 ec       	ldi	r24, 0xC0	; 192
   2482e:	91 e0       	ldi	r25, 0x01	; 1
   24830:	fc 01       	movw	r30, r24
   24832:	12 82       	std	Z+2, r1	; 0x02
   24834:	80 ec       	ldi	r24, 0xC0	; 192
   24836:	91 e0       	ldi	r25, 0x01	; 1
   24838:	29 81       	ldd	r18, Y+1	; 0x01
   2483a:	3a 81       	ldd	r19, Y+2	; 0x02
   2483c:	23 2f       	mov	r18, r19
   2483e:	33 27       	eor	r19, r19
   24840:	fc 01       	movw	r30, r24
   24842:	21 83       	std	Z+1, r18	; 0x01
   24844:	80 ec       	ldi	r24, 0xC0	; 192
   24846:	91 e0       	ldi	r25, 0x01	; 1
   24848:	29 81       	ldd	r18, Y+1	; 0x01
   2484a:	fc 01       	movw	r30, r24
   2484c:	20 83       	st	Z, r18
   2484e:	85 e3       	ldi	r24, 0x35	; 53
   24850:	e7 dd       	rcall	.-1074   	; 0x24420 <nvm_issue_command>
   24852:	00 00       	nop
   24854:	23 96       	adiw	r28, 0x03	; 3
   24856:	cd bf       	out	0x3d, r28	; 61
   24858:	de bf       	out	0x3e, r29	; 62
   2485a:	df 91       	pop	r29
   2485c:	cf 91       	pop	r28
   2485e:	08 95       	ret

00024860 <nvm_flash_read_buffer>:
 * \param address	the address to where to read
 * \param buf		pointer to the data
 * \param len		the number of bytes to read
 */
void nvm_flash_read_buffer(flash_addr_t address, void *buf, uint16_t len)
{
   24860:	cf 93       	push	r28
   24862:	df 93       	push	r29
   24864:	cd b7       	in	r28, 0x3d	; 61
   24866:	de b7       	in	r29, 0x3e	; 62
   24868:	2c 97       	sbiw	r28, 0x0c	; 12
   2486a:	cd bf       	out	0x3d, r28	; 61
   2486c:	de bf       	out	0x3e, r29	; 62
   2486e:	6d 83       	std	Y+5, r22	; 0x05
   24870:	7e 83       	std	Y+6, r23	; 0x06
   24872:	8f 83       	std	Y+7, r24	; 0x07
   24874:	98 87       	std	Y+8, r25	; 0x08
   24876:	49 87       	std	Y+9, r20	; 0x09
   24878:	5a 87       	std	Y+10, r21	; 0x0a
   2487a:	2b 87       	std	Y+11, r18	; 0x0b
   2487c:	3c 87       	std	Y+12, r19	; 0x0c
#if (FLASH_SIZE>0x10000)
	uint32_t opt_address = address;
   2487e:	8d 81       	ldd	r24, Y+5	; 0x05
   24880:	9e 81       	ldd	r25, Y+6	; 0x06
   24882:	af 81       	ldd	r26, Y+7	; 0x07
   24884:	b8 85       	ldd	r27, Y+8	; 0x08
   24886:	89 83       	std	Y+1, r24	; 0x01
   24888:	9a 83       	std	Y+2, r25	; 0x02
   2488a:	ab 83       	std	Y+3, r26	; 0x03
#else
	uint16_t opt_address = (uint16_t)address;
#endif
	nvm_wait_until_ready();
   2488c:	bc 83       	std	Y+4, r27	; 0x04
	while ( len ) {
   2488e:	ae dd       	rcall	.-1188   	; 0x243ec <nvm_wait_until_ready>
		*(uint8_t*)buf = nvm_flash_read_byte(opt_address);
   24890:	21 c0       	rjmp	.+66     	; 0x248d4 <nvm_flash_read_buffer+0x74>
   24892:	89 81       	ldd	r24, Y+1	; 0x01
   24894:	9a 81       	ldd	r25, Y+2	; 0x02
   24896:	ab 81       	ldd	r26, Y+3	; 0x03
   24898:	bc 81       	ldd	r27, Y+4	; 0x04
   2489a:	bc 01       	movw	r22, r24
   2489c:	cd 01       	movw	r24, r26
   2489e:	14 de       	rcall	.-984    	; 0x244c8 <nvm_flash_read_byte>
   248a0:	28 2f       	mov	r18, r24
   248a2:	89 85       	ldd	r24, Y+9	; 0x09
   248a4:	9a 85       	ldd	r25, Y+10	; 0x0a
   248a6:	fc 01       	movw	r30, r24
		buf=(uint8_t*)buf+1;
   248a8:	20 83       	st	Z, r18
   248aa:	89 85       	ldd	r24, Y+9	; 0x09
   248ac:	9a 85       	ldd	r25, Y+10	; 0x0a
   248ae:	01 96       	adiw	r24, 0x01	; 1
   248b0:	89 87       	std	Y+9, r24	; 0x09
		opt_address++;
   248b2:	9a 87       	std	Y+10, r25	; 0x0a
   248b4:	89 81       	ldd	r24, Y+1	; 0x01
   248b6:	9a 81       	ldd	r25, Y+2	; 0x02
   248b8:	ab 81       	ldd	r26, Y+3	; 0x03
   248ba:	bc 81       	ldd	r27, Y+4	; 0x04
   248bc:	01 96       	adiw	r24, 0x01	; 1
   248be:	a1 1d       	adc	r26, r1
   248c0:	b1 1d       	adc	r27, r1
   248c2:	89 83       	std	Y+1, r24	; 0x01
   248c4:	9a 83       	std	Y+2, r25	; 0x02
   248c6:	ab 83       	std	Y+3, r26	; 0x03
		len--;
   248c8:	bc 83       	std	Y+4, r27	; 0x04
   248ca:	8b 85       	ldd	r24, Y+11	; 0x0b
   248cc:	9c 85       	ldd	r25, Y+12	; 0x0c
   248ce:	01 97       	sbiw	r24, 0x01	; 1
   248d0:	8b 87       	std	Y+11, r24	; 0x0b
	uint32_t opt_address = address;
#else
	uint16_t opt_address = (uint16_t)address;
#endif
	nvm_wait_until_ready();
	while ( len ) {
   248d2:	9c 87       	std	Y+12, r25	; 0x0c
   248d4:	8b 85       	ldd	r24, Y+11	; 0x0b
   248d6:	9c 85       	ldd	r25, Y+12	; 0x0c
   248d8:	89 2b       	or	r24, r25
		*(uint8_t*)buf = nvm_flash_read_byte(opt_address);
		buf=(uint8_t*)buf+1;
		opt_address++;
		len--;
	}
}
   248da:	d9 f6       	brne	.-74     	; 0x24892 <nvm_flash_read_buffer+0x32>
   248dc:	00 00       	nop
   248de:	2c 96       	adiw	r28, 0x0c	; 12
   248e0:	cd bf       	out	0x3d, r28	; 61
   248e2:	de bf       	out	0x3e, r29	; 62
   248e4:	df 91       	pop	r29
   248e6:	cf 91       	pop	r28
   248e8:	08 95       	ret

000248ea <nvm_user_sig_read_buffer>:
 * \param address	the address to where to read
 * \param buf		pointer to the data
 * \param len		the number of bytes to read
 */
void nvm_user_sig_read_buffer(flash_addr_t address, void *buf, uint16_t len)
{
   248ea:	cf 93       	push	r28
   248ec:	df 93       	push	r29
   248ee:	cd b7       	in	r28, 0x3d	; 61
   248f0:	de b7       	in	r29, 0x3e	; 62
   248f2:	2a 97       	sbiw	r28, 0x0a	; 10
   248f4:	cd bf       	out	0x3d, r28	; 61
   248f6:	de bf       	out	0x3e, r29	; 62
   248f8:	6b 83       	std	Y+3, r22	; 0x03
   248fa:	7c 83       	std	Y+4, r23	; 0x04
   248fc:	8d 83       	std	Y+5, r24	; 0x05
   248fe:	9e 83       	std	Y+6, r25	; 0x06
   24900:	4f 83       	std	Y+7, r20	; 0x07
   24902:	58 87       	std	Y+8, r21	; 0x08
   24904:	29 87       	std	Y+9, r18	; 0x09
   24906:	3a 87       	std	Y+10, r19	; 0x0a
	uint16_t opt_address = (uint16_t)address&(FLASH_PAGE_SIZE-1);
   24908:	8b 81       	ldd	r24, Y+3	; 0x03
   2490a:	9c 81       	ldd	r25, Y+4	; 0x04
   2490c:	91 70       	andi	r25, 0x01	; 1
   2490e:	89 83       	std	Y+1, r24	; 0x01
   24910:	9a 83       	std	Y+2, r25	; 0x02
	while ( len ) {
   24912:	17 c0       	rjmp	.+46     	; 0x24942 <nvm_user_sig_read_buffer+0x58>
		*(uint8_t*)buf = nvm_read_user_signature_row(opt_address);
   24914:	89 81       	ldd	r24, Y+1	; 0x01
   24916:	9a 81       	ldd	r25, Y+2	; 0x02
   24918:	a3 dd       	rcall	.-1210   	; 0x24460 <nvm_read_user_signature_row>
   2491a:	28 2f       	mov	r18, r24
   2491c:	8f 81       	ldd	r24, Y+7	; 0x07
   2491e:	98 85       	ldd	r25, Y+8	; 0x08
   24920:	fc 01       	movw	r30, r24
   24922:	20 83       	st	Z, r18
		buf=(uint8_t*)buf+1;
   24924:	8f 81       	ldd	r24, Y+7	; 0x07
   24926:	98 85       	ldd	r25, Y+8	; 0x08
   24928:	01 96       	adiw	r24, 0x01	; 1
   2492a:	8f 83       	std	Y+7, r24	; 0x07
   2492c:	98 87       	std	Y+8, r25	; 0x08
		opt_address++;
   2492e:	89 81       	ldd	r24, Y+1	; 0x01
   24930:	9a 81       	ldd	r25, Y+2	; 0x02
   24932:	01 96       	adiw	r24, 0x01	; 1
   24934:	89 83       	std	Y+1, r24	; 0x01
   24936:	9a 83       	std	Y+2, r25	; 0x02
		len--;
   24938:	89 85       	ldd	r24, Y+9	; 0x09
   2493a:	9a 85       	ldd	r25, Y+10	; 0x0a
   2493c:	01 97       	sbiw	r24, 0x01	; 1
   2493e:	89 87       	std	Y+9, r24	; 0x09
   24940:	9a 87       	std	Y+10, r25	; 0x0a
 * \param len		the number of bytes to read
 */
void nvm_user_sig_read_buffer(flash_addr_t address, void *buf, uint16_t len)
{
	uint16_t opt_address = (uint16_t)address&(FLASH_PAGE_SIZE-1);
	while ( len ) {
   24942:	89 85       	ldd	r24, Y+9	; 0x09
   24944:	9a 85       	ldd	r25, Y+10	; 0x0a
   24946:	89 2b       	or	r24, r25
   24948:	29 f7       	brne	.-54     	; 0x24914 <nvm_user_sig_read_buffer+0x2a>
		*(uint8_t*)buf = nvm_read_user_signature_row(opt_address);
		buf=(uint8_t*)buf+1;
		opt_address++;
		len--;
	}
}
   2494a:	00 00       	nop
   2494c:	2a 96       	adiw	r28, 0x0a	; 10
   2494e:	cd bf       	out	0x3d, r28	; 61
   24950:	de bf       	out	0x3e, r29	; 62
   24952:	df 91       	pop	r29
   24954:	cf 91       	pop	r28
   24956:	08 95       	ret

00024958 <nvm_user_sig_write_buffer>:
 *
 * Set b_blank_check to false if all application flash is erased before.
 */
void nvm_user_sig_write_buffer(flash_addr_t address, const void *buf,
	uint16_t len, bool b_blank_check)
{
   24958:	0f 93       	push	r16
   2495a:	1f 93       	push	r17
   2495c:	cf 93       	push	r28
   2495e:	df 93       	push	r29
   24960:	cd b7       	in	r28, 0x3d	; 61
   24962:	de b7       	in	r29, 0x3e	; 62
   24964:	60 97       	sbiw	r28, 0x10	; 16
   24966:	cd bf       	out	0x3d, r28	; 61
   24968:	de bf       	out	0x3e, r29	; 62
   2496a:	68 87       	std	Y+8, r22	; 0x08
   2496c:	79 87       	std	Y+9, r23	; 0x09
   2496e:	8a 87       	std	Y+10, r24	; 0x0a
   24970:	9b 87       	std	Y+11, r25	; 0x0b
   24972:	4c 87       	std	Y+12, r20	; 0x0c
   24974:	5d 87       	std	Y+13, r21	; 0x0d
   24976:	2e 87       	std	Y+14, r18	; 0x0e
   24978:	3f 87       	std	Y+15, r19	; 0x0f
   2497a:	08 8b       	std	Y+16, r16	; 0x10
	uint16_t w_value;
	uint16_t page_pos;
	uint16_t opt_address = (uint16_t)address;
   2497c:	88 85       	ldd	r24, Y+8	; 0x08
   2497e:	99 85       	ldd	r25, Y+9	; 0x09
   24980:	8b 83       	std	Y+3, r24	; 0x03
   24982:	9c 83       	std	Y+4, r25	; 0x04
	bool b_flag_erase = false;
   24984:	1d 82       	std	Y+5, r1	; 0x05

	while ( len ) {
   24986:	83 c0       	rjmp	.+262    	; 0x24a8e <nvm_user_sig_write_buffer+0x136>
		for (page_pos=0; page_pos<FLASH_PAGE_SIZE; page_pos+=2 ) {
   24988:	19 82       	std	Y+1, r1	; 0x01
   2498a:	1a 82       	std	Y+2, r1	; 0x02
   2498c:	7a c0       	rjmp	.+244    	; 0x24a82 <nvm_user_sig_write_buffer+0x12a>
			if (b_blank_check) {
   2498e:	88 89       	ldd	r24, Y+16	; 0x10
   24990:	88 23       	and	r24, r24
   24992:	d1 f0       	breq	.+52     	; 0x249c8 <nvm_user_sig_write_buffer+0x70>
				// Read flash to know if the erase command is mandatory
				LSB(w_value) = nvm_read_user_signature_row(page_pos);
   24994:	8e 01       	movw	r16, r28
   24996:	0a 5f       	subi	r16, 0xFA	; 250
   24998:	1f 4f       	sbci	r17, 0xFF	; 255
   2499a:	89 81       	ldd	r24, Y+1	; 0x01
   2499c:	9a 81       	ldd	r25, Y+2	; 0x02
   2499e:	60 dd       	rcall	.-1344   	; 0x24460 <nvm_read_user_signature_row>
   249a0:	f8 01       	movw	r30, r16
   249a2:	80 83       	st	Z, r24
				MSB(w_value) = nvm_read_user_signature_row(page_pos+1);
   249a4:	8e 01       	movw	r16, r28
   249a6:	0a 5f       	subi	r16, 0xFA	; 250
   249a8:	1f 4f       	sbci	r17, 0xFF	; 255
   249aa:	0f 5f       	subi	r16, 0xFF	; 255
   249ac:	1f 4f       	sbci	r17, 0xFF	; 255
   249ae:	89 81       	ldd	r24, Y+1	; 0x01
   249b0:	9a 81       	ldd	r25, Y+2	; 0x02
   249b2:	01 96       	adiw	r24, 0x01	; 1
   249b4:	55 dd       	rcall	.-1366   	; 0x24460 <nvm_read_user_signature_row>
   249b6:	f8 01       	movw	r30, r16
   249b8:	80 83       	st	Z, r24
				if (w_value!=0xFFFF) {
   249ba:	8e 81       	ldd	r24, Y+6	; 0x06
   249bc:	9f 81       	ldd	r25, Y+7	; 0x07
   249be:	01 96       	adiw	r24, 0x01	; 1
   249c0:	39 f0       	breq	.+14     	; 0x249d0 <nvm_user_sig_write_buffer+0x78>
					b_flag_erase = true; // The page is not empty
   249c2:	81 e0       	ldi	r24, 0x01	; 1
   249c4:	8d 83       	std	Y+5, r24	; 0x05
   249c6:	04 c0       	rjmp	.+8      	; 0x249d0 <nvm_user_sig_write_buffer+0x78>
				}
			}else{
				w_value = 0xFFFF;
   249c8:	8f ef       	ldi	r24, 0xFF	; 255
   249ca:	9f ef       	ldi	r25, 0xFF	; 255
   249cc:	8e 83       	std	Y+6, r24	; 0x06
   249ce:	9f 83       	std	Y+7, r25	; 0x07
			}
			// Update flash buffer
			if (len) {
   249d0:	8e 85       	ldd	r24, Y+14	; 0x0e
   249d2:	9f 85       	ldd	r25, Y+15	; 0x0f
   249d4:	89 2b       	or	r24, r25
   249d6:	f1 f0       	breq	.+60     	; 0x24a14 <nvm_user_sig_write_buffer+0xbc>
				if (opt_address == page_pos) {
   249d8:	2b 81       	ldd	r18, Y+3	; 0x03
   249da:	3c 81       	ldd	r19, Y+4	; 0x04
   249dc:	89 81       	ldd	r24, Y+1	; 0x01
   249de:	9a 81       	ldd	r25, Y+2	; 0x02
   249e0:	28 17       	cp	r18, r24
   249e2:	39 07       	cpc	r19, r25
   249e4:	b9 f4       	brne	.+46     	; 0x24a14 <nvm_user_sig_write_buffer+0xbc>
					// The MSB of flash word must be changed
					// because the address is even
					len--;
   249e6:	8e 85       	ldd	r24, Y+14	; 0x0e
   249e8:	9f 85       	ldd	r25, Y+15	; 0x0f
   249ea:	01 97       	sbiw	r24, 0x01	; 1
   249ec:	8e 87       	std	Y+14, r24	; 0x0e
   249ee:	9f 87       	std	Y+15, r25	; 0x0f
					opt_address++;
   249f0:	8b 81       	ldd	r24, Y+3	; 0x03
   249f2:	9c 81       	ldd	r25, Y+4	; 0x04
   249f4:	01 96       	adiw	r24, 0x01	; 1
   249f6:	8b 83       	std	Y+3, r24	; 0x03
   249f8:	9c 83       	std	Y+4, r25	; 0x04
					LSB(w_value)=*(uint8_t*)buf;
   249fa:	ce 01       	movw	r24, r28
   249fc:	06 96       	adiw	r24, 0x06	; 6
   249fe:	2c 85       	ldd	r18, Y+12	; 0x0c
   24a00:	3d 85       	ldd	r19, Y+13	; 0x0d
   24a02:	f9 01       	movw	r30, r18
   24a04:	20 81       	ld	r18, Z
   24a06:	fc 01       	movw	r30, r24
   24a08:	20 83       	st	Z, r18
					buf=(uint8_t*)buf+1;
   24a0a:	8c 85       	ldd	r24, Y+12	; 0x0c
   24a0c:	9d 85       	ldd	r25, Y+13	; 0x0d
   24a0e:	01 96       	adiw	r24, 0x01	; 1
   24a10:	8c 87       	std	Y+12, r24	; 0x0c
   24a12:	9d 87       	std	Y+13, r25	; 0x0d
				}
			}
			if (len) {
   24a14:	8e 85       	ldd	r24, Y+14	; 0x0e
   24a16:	9f 85       	ldd	r25, Y+15	; 0x0f
   24a18:	89 2b       	or	r24, r25
   24a1a:	11 f1       	breq	.+68     	; 0x24a60 <nvm_user_sig_write_buffer+0x108>
				if (opt_address == (page_pos+1)) {
   24a1c:	89 81       	ldd	r24, Y+1	; 0x01
   24a1e:	9a 81       	ldd	r25, Y+2	; 0x02
   24a20:	9c 01       	movw	r18, r24
   24a22:	2f 5f       	subi	r18, 0xFF	; 255
   24a24:	3f 4f       	sbci	r19, 0xFF	; 255
   24a26:	8b 81       	ldd	r24, Y+3	; 0x03
   24a28:	9c 81       	ldd	r25, Y+4	; 0x04
   24a2a:	28 17       	cp	r18, r24
   24a2c:	39 07       	cpc	r19, r25
   24a2e:	c1 f4       	brne	.+48     	; 0x24a60 <nvm_user_sig_write_buffer+0x108>
					// The LSB of flash word must be changed
					// because the user buffer is not empty
					len--;
   24a30:	8e 85       	ldd	r24, Y+14	; 0x0e
   24a32:	9f 85       	ldd	r25, Y+15	; 0x0f
   24a34:	01 97       	sbiw	r24, 0x01	; 1
   24a36:	8e 87       	std	Y+14, r24	; 0x0e
   24a38:	9f 87       	std	Y+15, r25	; 0x0f
					opt_address++;
   24a3a:	8b 81       	ldd	r24, Y+3	; 0x03
   24a3c:	9c 81       	ldd	r25, Y+4	; 0x04
   24a3e:	01 96       	adiw	r24, 0x01	; 1
   24a40:	8b 83       	std	Y+3, r24	; 0x03
   24a42:	9c 83       	std	Y+4, r25	; 0x04
					MSB(w_value)=*(uint8_t*)buf;
   24a44:	ce 01       	movw	r24, r28
   24a46:	06 96       	adiw	r24, 0x06	; 6
   24a48:	01 96       	adiw	r24, 0x01	; 1
   24a4a:	2c 85       	ldd	r18, Y+12	; 0x0c
   24a4c:	3d 85       	ldd	r19, Y+13	; 0x0d
   24a4e:	f9 01       	movw	r30, r18
   24a50:	20 81       	ld	r18, Z
   24a52:	fc 01       	movw	r30, r24
   24a54:	20 83       	st	Z, r18
					buf=(uint8_t*)buf+1;
   24a56:	8c 85       	ldd	r24, Y+12	; 0x0c
   24a58:	9d 85       	ldd	r25, Y+13	; 0x0d
   24a5a:	01 96       	adiw	r24, 0x01	; 1
   24a5c:	8c 87       	std	Y+12, r24	; 0x0c
   24a5e:	9d 87       	std	Y+13, r25	; 0x0d
				}
			}
			// Load flash buffer
			nvm_flash_load_word_to_buffer(page_pos,w_value);
   24a60:	2e 81       	ldd	r18, Y+6	; 0x06
   24a62:	3f 81       	ldd	r19, Y+7	; 0x07
   24a64:	89 81       	ldd	r24, Y+1	; 0x01
   24a66:	9a 81       	ldd	r25, Y+2	; 0x02
   24a68:	cc 01       	movw	r24, r24
   24a6a:	a0 e0       	ldi	r26, 0x00	; 0
   24a6c:	b0 e0       	ldi	r27, 0x00	; 0
   24a6e:	a9 01       	movw	r20, r18
   24a70:	bc 01       	movw	r22, r24
   24a72:	cd 01       	movw	r24, r26
   24a74:	0f 94 c5 3a 	call	0x2758a	; 0x2758a <nvm_flash_load_word_to_buffer>
	uint16_t page_pos;
	uint16_t opt_address = (uint16_t)address;
	bool b_flag_erase = false;

	while ( len ) {
		for (page_pos=0; page_pos<FLASH_PAGE_SIZE; page_pos+=2 ) {
   24a78:	89 81       	ldd	r24, Y+1	; 0x01
   24a7a:	9a 81       	ldd	r25, Y+2	; 0x02
   24a7c:	02 96       	adiw	r24, 0x02	; 2
   24a7e:	89 83       	std	Y+1, r24	; 0x01
   24a80:	9a 83       	std	Y+2, r25	; 0x02
   24a82:	89 81       	ldd	r24, Y+1	; 0x01
   24a84:	9a 81       	ldd	r25, Y+2	; 0x02
   24a86:	81 15       	cp	r24, r1
   24a88:	92 40       	sbci	r25, 0x02	; 2
   24a8a:	08 f4       	brcc	.+2      	; 0x24a8e <nvm_user_sig_write_buffer+0x136>
   24a8c:	80 cf       	rjmp	.-256    	; 0x2498e <nvm_user_sig_write_buffer+0x36>
	uint16_t w_value;
	uint16_t page_pos;
	uint16_t opt_address = (uint16_t)address;
	bool b_flag_erase = false;

	while ( len ) {
   24a8e:	8e 85       	ldd	r24, Y+14	; 0x0e
   24a90:	9f 85       	ldd	r25, Y+15	; 0x0f
   24a92:	89 2b       	or	r24, r25
   24a94:	09 f0       	breq	.+2      	; 0x24a98 <nvm_user_sig_write_buffer+0x140>
   24a96:	78 cf       	rjmp	.-272    	; 0x24988 <nvm_user_sig_write_buffer+0x30>
			// Load flash buffer
			nvm_flash_load_word_to_buffer(page_pos,w_value);
		}
	}
	// Write flash buffer
	if (b_flag_erase) {
   24a98:	8d 81       	ldd	r24, Y+5	; 0x05
		nvm_flash_erase_user_section();
   24a9a:	88 23       	and	r24, r24
   24a9c:	09 f0       	breq	.+2      	; 0x24aa0 <nvm_user_sig_write_buffer+0x148>
	}
	nvm_flash_write_user_page();
   24a9e:	91 dd       	rcall	.-1246   	; 0x245c2 <nvm_flash_erase_user_section>
   24aa0:	9f dd       	rcall	.-1218   	; 0x245e0 <nvm_flash_write_user_page>
}
   24aa2:	00 00       	nop
   24aa4:	60 96       	adiw	r28, 0x10	; 16
   24aa6:	cd bf       	out	0x3d, r28	; 61
   24aa8:	de bf       	out	0x3e, r29	; 62
   24aaa:	df 91       	pop	r29
   24aac:	cf 91       	pop	r28
   24aae:	1f 91       	pop	r17
   24ab0:	0f 91       	pop	r16
   24ab2:	08 95       	ret

00024ab4 <nvm_flash_erase_and_write_buffer>:
 *
 * Set b_blank_check to false if all application flash is erased before.
 */
void nvm_flash_erase_and_write_buffer(flash_addr_t address, const void *buf,
	uint16_t len, bool b_blank_check)
{
   24ab4:	0f 93       	push	r16
   24ab6:	cf 93       	push	r28
   24ab8:	df 93       	push	r29
   24aba:	cd b7       	in	r28, 0x3d	; 61
   24abc:	de b7       	in	r29, 0x3e	; 62
   24abe:	66 97       	sbiw	r28, 0x16	; 22
   24ac0:	cd bf       	out	0x3d, r28	; 61
   24ac2:	de bf       	out	0x3e, r29	; 62
   24ac4:	6e 87       	std	Y+14, r22	; 0x0e
   24ac6:	7f 87       	std	Y+15, r23	; 0x0f
   24ac8:	88 8b       	std	Y+16, r24	; 0x10
   24aca:	99 8b       	std	Y+17, r25	; 0x11
   24acc:	4a 8b       	std	Y+18, r20	; 0x12
   24ace:	5b 8b       	std	Y+19, r21	; 0x13
   24ad0:	2c 8b       	std	Y+20, r18	; 0x14
   24ad2:	3d 8b       	std	Y+21, r19	; 0x15
   24ad4:	0e 8b       	std	Y+22, r16	; 0x16
	uint16_t w_value;
	uint16_t page_pos;
	bool b_flag_erase;
#if (FLASH_SIZE>0x10000)
	uint32_t page_address;
	uint32_t opt_address = address;
   24ad6:	8e 85       	ldd	r24, Y+14	; 0x0e
   24ad8:	9f 85       	ldd	r25, Y+15	; 0x0f
   24ada:	a8 89       	ldd	r26, Y+16	; 0x10
   24adc:	b9 89       	ldd	r27, Y+17	; 0x11
   24ade:	88 87       	std	Y+8, r24	; 0x08
   24ae0:	99 87       	std	Y+9, r25	; 0x09
   24ae2:	aa 87       	std	Y+10, r26	; 0x0a
   24ae4:	bb 87       	std	Y+11, r27	; 0x0b
	uint16_t page_address;
	uint16_t opt_address = (uint16_t)address;
#endif

	// Compute the start of the page to be modified
	page_address = opt_address-(opt_address%FLASH_PAGE_SIZE);
   24ae6:	88 85       	ldd	r24, Y+8	; 0x08
   24ae8:	99 85       	ldd	r25, Y+9	; 0x09
   24aea:	aa 85       	ldd	r26, Y+10	; 0x0a
   24aec:	bb 85       	ldd	r27, Y+11	; 0x0b
   24aee:	88 27       	eor	r24, r24
   24af0:	9e 7f       	andi	r25, 0xFE	; 254
   24af2:	8c 83       	std	Y+4, r24	; 0x04
   24af4:	9d 83       	std	Y+5, r25	; 0x05
   24af6:	ae 83       	std	Y+6, r26	; 0x06
   24af8:	bf 83       	std	Y+7, r27	; 0x07

	// For each page
	while ( len ) {
   24afa:	b8 c0       	rjmp	.+368    	; 0x24c6c <nvm_flash_erase_and_write_buffer+0x1b8>
		b_flag_erase = false;

		nvm_wait_until_ready();
   24afc:	1b 82       	std	Y+3, r1	; 0x03
		for (page_pos=0; page_pos<FLASH_PAGE_SIZE; page_pos+=2 ) {
   24afe:	76 dc       	rcall	.-1812   	; 0x243ec <nvm_wait_until_ready>
   24b00:	19 82       	std	Y+1, r1	; 0x01
   24b02:	1a 82       	std	Y+2, r1	; 0x02
			if (b_blank_check) {
   24b04:	95 c0       	rjmp	.+298    	; 0x24c30 <nvm_flash_erase_and_write_buffer+0x17c>
   24b06:	8e 89       	ldd	r24, Y+22	; 0x16
   24b08:	88 23       	and	r24, r24
				// Read flash to know if the erase command is mandatory
				w_value = nvm_flash_read_word(page_address);
   24b0a:	81 f0       	breq	.+32     	; 0x24b2c <nvm_flash_erase_and_write_buffer+0x78>
   24b0c:	8c 81       	ldd	r24, Y+4	; 0x04
   24b0e:	9d 81       	ldd	r25, Y+5	; 0x05
   24b10:	ae 81       	ldd	r26, Y+6	; 0x06
   24b12:	bf 81       	ldd	r27, Y+7	; 0x07
   24b14:	bc 01       	movw	r22, r24
   24b16:	cd 01       	movw	r24, r26
   24b18:	f9 dc       	rcall	.-1550   	; 0x2450c <nvm_flash_read_word>
   24b1a:	8c 87       	std	Y+12, r24	; 0x0c
				if (w_value!=0xFFFF) {
   24b1c:	9d 87       	std	Y+13, r25	; 0x0d
   24b1e:	8c 85       	ldd	r24, Y+12	; 0x0c
   24b20:	9d 85       	ldd	r25, Y+13	; 0x0d
   24b22:	01 96       	adiw	r24, 0x01	; 1
					b_flag_erase = true; // The page is not empty
   24b24:	39 f0       	breq	.+14     	; 0x24b34 <nvm_flash_erase_and_write_buffer+0x80>
   24b26:	81 e0       	ldi	r24, 0x01	; 1
   24b28:	8b 83       	std	Y+3, r24	; 0x03
				}
			}else{
				w_value = 0xFFFF;
   24b2a:	04 c0       	rjmp	.+8      	; 0x24b34 <nvm_flash_erase_and_write_buffer+0x80>
   24b2c:	8f ef       	ldi	r24, 0xFF	; 255
   24b2e:	9f ef       	ldi	r25, 0xFF	; 255
   24b30:	8c 87       	std	Y+12, r24	; 0x0c
			}

			// Update flash buffer
			if (len) {
   24b32:	9d 87       	std	Y+13, r25	; 0x0d
   24b34:	8c 89       	ldd	r24, Y+20	; 0x14
   24b36:	9d 89       	ldd	r25, Y+21	; 0x15
   24b38:	89 2b       	or	r24, r25
				if (opt_address == page_address) {
   24b3a:	51 f1       	breq	.+84     	; 0x24b90 <nvm_flash_erase_and_write_buffer+0xdc>
   24b3c:	28 85       	ldd	r18, Y+8	; 0x08
   24b3e:	39 85       	ldd	r19, Y+9	; 0x09
   24b40:	4a 85       	ldd	r20, Y+10	; 0x0a
   24b42:	5b 85       	ldd	r21, Y+11	; 0x0b
   24b44:	8c 81       	ldd	r24, Y+4	; 0x04
   24b46:	9d 81       	ldd	r25, Y+5	; 0x05
   24b48:	ae 81       	ldd	r26, Y+6	; 0x06
   24b4a:	bf 81       	ldd	r27, Y+7	; 0x07
   24b4c:	28 17       	cp	r18, r24
   24b4e:	39 07       	cpc	r19, r25
   24b50:	4a 07       	cpc	r20, r26
   24b52:	5b 07       	cpc	r21, r27
					// The MSB of flash word must be changed
					// because the address is even
					len--;
   24b54:	e9 f4       	brne	.+58     	; 0x24b90 <nvm_flash_erase_and_write_buffer+0xdc>
   24b56:	8c 89       	ldd	r24, Y+20	; 0x14
   24b58:	9d 89       	ldd	r25, Y+21	; 0x15
   24b5a:	01 97       	sbiw	r24, 0x01	; 1
   24b5c:	8c 8b       	std	Y+20, r24	; 0x14
					opt_address++;
   24b5e:	9d 8b       	std	Y+21, r25	; 0x15
   24b60:	88 85       	ldd	r24, Y+8	; 0x08
   24b62:	99 85       	ldd	r25, Y+9	; 0x09
   24b64:	aa 85       	ldd	r26, Y+10	; 0x0a
   24b66:	bb 85       	ldd	r27, Y+11	; 0x0b
   24b68:	01 96       	adiw	r24, 0x01	; 1
   24b6a:	a1 1d       	adc	r26, r1
   24b6c:	b1 1d       	adc	r27, r1
   24b6e:	88 87       	std	Y+8, r24	; 0x08
   24b70:	99 87       	std	Y+9, r25	; 0x09
   24b72:	aa 87       	std	Y+10, r26	; 0x0a
					LSB(w_value)=*(uint8_t*)buf;
   24b74:	bb 87       	std	Y+11, r27	; 0x0b
   24b76:	ce 01       	movw	r24, r28
   24b78:	0c 96       	adiw	r24, 0x0c	; 12
   24b7a:	2a 89       	ldd	r18, Y+18	; 0x12
   24b7c:	3b 89       	ldd	r19, Y+19	; 0x13
   24b7e:	f9 01       	movw	r30, r18
   24b80:	20 81       	ld	r18, Z
   24b82:	fc 01       	movw	r30, r24
					buf=(uint8_t*)buf+1;
   24b84:	20 83       	st	Z, r18
   24b86:	8a 89       	ldd	r24, Y+18	; 0x12
   24b88:	9b 89       	ldd	r25, Y+19	; 0x13
   24b8a:	01 96       	adiw	r24, 0x01	; 1
   24b8c:	8a 8b       	std	Y+18, r24	; 0x12
				}
			}
			if (len) {
   24b8e:	9b 8b       	std	Y+19, r25	; 0x13
   24b90:	8c 89       	ldd	r24, Y+20	; 0x14
   24b92:	9d 89       	ldd	r25, Y+21	; 0x15
   24b94:	89 2b       	or	r24, r25
				if (opt_address == (page_address+1)) {
   24b96:	89 f1       	breq	.+98     	; 0x24bfa <nvm_flash_erase_and_write_buffer+0x146>
   24b98:	8c 81       	ldd	r24, Y+4	; 0x04
   24b9a:	9d 81       	ldd	r25, Y+5	; 0x05
   24b9c:	ae 81       	ldd	r26, Y+6	; 0x06
   24b9e:	bf 81       	ldd	r27, Y+7	; 0x07
   24ba0:	9c 01       	movw	r18, r24
   24ba2:	ad 01       	movw	r20, r26
   24ba4:	2f 5f       	subi	r18, 0xFF	; 255
   24ba6:	3f 4f       	sbci	r19, 0xFF	; 255
   24ba8:	4f 4f       	sbci	r20, 0xFF	; 255
   24baa:	5f 4f       	sbci	r21, 0xFF	; 255
   24bac:	88 85       	ldd	r24, Y+8	; 0x08
   24bae:	99 85       	ldd	r25, Y+9	; 0x09
   24bb0:	aa 85       	ldd	r26, Y+10	; 0x0a
   24bb2:	bb 85       	ldd	r27, Y+11	; 0x0b
   24bb4:	28 17       	cp	r18, r24
   24bb6:	39 07       	cpc	r19, r25
   24bb8:	4a 07       	cpc	r20, r26
   24bba:	5b 07       	cpc	r21, r27
					// The LSB of flash word must be changed
					// because the user buffer is not empty
					len--;
   24bbc:	f1 f4       	brne	.+60     	; 0x24bfa <nvm_flash_erase_and_write_buffer+0x146>
   24bbe:	8c 89       	ldd	r24, Y+20	; 0x14
   24bc0:	9d 89       	ldd	r25, Y+21	; 0x15
   24bc2:	01 97       	sbiw	r24, 0x01	; 1
   24bc4:	8c 8b       	std	Y+20, r24	; 0x14
					opt_address++;
   24bc6:	9d 8b       	std	Y+21, r25	; 0x15
   24bc8:	88 85       	ldd	r24, Y+8	; 0x08
   24bca:	99 85       	ldd	r25, Y+9	; 0x09
   24bcc:	aa 85       	ldd	r26, Y+10	; 0x0a
   24bce:	bb 85       	ldd	r27, Y+11	; 0x0b
   24bd0:	01 96       	adiw	r24, 0x01	; 1
   24bd2:	a1 1d       	adc	r26, r1
   24bd4:	b1 1d       	adc	r27, r1
   24bd6:	88 87       	std	Y+8, r24	; 0x08
   24bd8:	99 87       	std	Y+9, r25	; 0x09
   24bda:	aa 87       	std	Y+10, r26	; 0x0a
					MSB(w_value)=*(uint8_t*)buf;
   24bdc:	bb 87       	std	Y+11, r27	; 0x0b
   24bde:	ce 01       	movw	r24, r28
   24be0:	0c 96       	adiw	r24, 0x0c	; 12
   24be2:	01 96       	adiw	r24, 0x01	; 1
   24be4:	2a 89       	ldd	r18, Y+18	; 0x12
   24be6:	3b 89       	ldd	r19, Y+19	; 0x13
   24be8:	f9 01       	movw	r30, r18
   24bea:	20 81       	ld	r18, Z
   24bec:	fc 01       	movw	r30, r24
					buf=(uint8_t*)buf+1;
   24bee:	20 83       	st	Z, r18
   24bf0:	8a 89       	ldd	r24, Y+18	; 0x12
   24bf2:	9b 89       	ldd	r25, Y+19	; 0x13
   24bf4:	01 96       	adiw	r24, 0x01	; 1
   24bf6:	8a 8b       	std	Y+18, r24	; 0x12
				}
			}
			// Load flash buffer
			nvm_flash_load_word_to_buffer(page_address,w_value);
   24bf8:	9b 8b       	std	Y+19, r25	; 0x13
   24bfa:	2c 85       	ldd	r18, Y+12	; 0x0c
   24bfc:	3d 85       	ldd	r19, Y+13	; 0x0d
   24bfe:	8c 81       	ldd	r24, Y+4	; 0x04
   24c00:	9d 81       	ldd	r25, Y+5	; 0x05
   24c02:	ae 81       	ldd	r26, Y+6	; 0x06
   24c04:	bf 81       	ldd	r27, Y+7	; 0x07
   24c06:	a9 01       	movw	r20, r18
   24c08:	bc 01       	movw	r22, r24
   24c0a:	cd 01       	movw	r24, r26
   24c0c:	0f 94 c5 3a 	call	0x2758a	; 0x2758a <nvm_flash_load_word_to_buffer>
			page_address+=2;
   24c10:	8c 81       	ldd	r24, Y+4	; 0x04
   24c12:	9d 81       	ldd	r25, Y+5	; 0x05
   24c14:	ae 81       	ldd	r26, Y+6	; 0x06
   24c16:	bf 81       	ldd	r27, Y+7	; 0x07
   24c18:	02 96       	adiw	r24, 0x02	; 2
   24c1a:	a1 1d       	adc	r26, r1
   24c1c:	b1 1d       	adc	r27, r1
   24c1e:	8c 83       	std	Y+4, r24	; 0x04
   24c20:	9d 83       	std	Y+5, r25	; 0x05
   24c22:	ae 83       	std	Y+6, r26	; 0x06
	// For each page
	while ( len ) {
		b_flag_erase = false;

		nvm_wait_until_ready();
		for (page_pos=0; page_pos<FLASH_PAGE_SIZE; page_pos+=2 ) {
   24c24:	bf 83       	std	Y+7, r27	; 0x07
   24c26:	89 81       	ldd	r24, Y+1	; 0x01
   24c28:	9a 81       	ldd	r25, Y+2	; 0x02
   24c2a:	02 96       	adiw	r24, 0x02	; 2
   24c2c:	89 83       	std	Y+1, r24	; 0x01
   24c2e:	9a 83       	std	Y+2, r25	; 0x02
   24c30:	89 81       	ldd	r24, Y+1	; 0x01
   24c32:	9a 81       	ldd	r25, Y+2	; 0x02
   24c34:	81 15       	cp	r24, r1
   24c36:	92 40       	sbci	r25, 0x02	; 2
   24c38:	08 f4       	brcc	.+2      	; 0x24c3c <nvm_flash_erase_and_write_buffer+0x188>
			nvm_flash_load_word_to_buffer(page_address,w_value);
			page_address+=2;
		}

		// Write flash buffer
		if (b_flag_erase) {
   24c3a:	65 cf       	rjmp	.-310    	; 0x24b06 <nvm_flash_erase_and_write_buffer+0x52>
   24c3c:	8b 81       	ldd	r24, Y+3	; 0x03
   24c3e:	88 23       	and	r24, r24
			nvm_flash_atomic_write_app_page(page_address-FLASH_PAGE_SIZE);
   24c40:	59 f0       	breq	.+22     	; 0x24c58 <nvm_flash_erase_and_write_buffer+0x1a4>
   24c42:	8c 81       	ldd	r24, Y+4	; 0x04
   24c44:	9d 81       	ldd	r25, Y+5	; 0x05
   24c46:	ae 81       	ldd	r26, Y+6	; 0x06
   24c48:	bf 81       	ldd	r27, Y+7	; 0x07
   24c4a:	92 50       	subi	r25, 0x02	; 2
   24c4c:	a1 09       	sbc	r26, r1
   24c4e:	b1 09       	sbc	r27, r1
   24c50:	bc 01       	movw	r22, r24
   24c52:	cd 01       	movw	r24, r26
   24c54:	9b dc       	rcall	.-1738   	; 0x2458c <nvm_flash_atomic_write_app_page>
		}else{
			nvm_flash_split_write_app_page(page_address-FLASH_PAGE_SIZE);
   24c56:	0a c0       	rjmp	.+20     	; 0x24c6c <nvm_flash_erase_and_write_buffer+0x1b8>
   24c58:	8c 81       	ldd	r24, Y+4	; 0x04
   24c5a:	9d 81       	ldd	r25, Y+5	; 0x05
   24c5c:	ae 81       	ldd	r26, Y+6	; 0x06
   24c5e:	bf 81       	ldd	r27, Y+7	; 0x07
   24c60:	92 50       	subi	r25, 0x02	; 2
   24c62:	a1 09       	sbc	r26, r1
   24c64:	b1 09       	sbc	r27, r1
   24c66:	bc 01       	movw	r22, r24
   24c68:	cd 01       	movw	r24, r26

	// Compute the start of the page to be modified
	page_address = opt_address-(opt_address%FLASH_PAGE_SIZE);

	// For each page
	while ( len ) {
   24c6a:	75 dc       	rcall	.-1814   	; 0x24556 <nvm_flash_split_write_app_page>
   24c6c:	8c 89       	ldd	r24, Y+20	; 0x14
   24c6e:	9d 89       	ldd	r25, Y+21	; 0x15
   24c70:	89 2b       	or	r24, r25
   24c72:	09 f0       	breq	.+2      	; 0x24c76 <nvm_flash_erase_and_write_buffer+0x1c2>
			nvm_flash_atomic_write_app_page(page_address-FLASH_PAGE_SIZE);
		}else{
			nvm_flash_split_write_app_page(page_address-FLASH_PAGE_SIZE);
		}
	}
}
   24c74:	43 cf       	rjmp	.-378    	; 0x24afc <nvm_flash_erase_and_write_buffer+0x48>
   24c76:	00 00       	nop
   24c78:	66 96       	adiw	r28, 0x16	; 22
   24c7a:	cd bf       	out	0x3d, r28	; 61
   24c7c:	de bf       	out	0x3e, r29	; 62
   24c7e:	df 91       	pop	r29
   24c80:	cf 91       	pop	r28
   24c82:	0f 91       	pop	r16
   24c84:	08 95       	ret

00024c86 <nvm_read_byte>:
#endif

#ifndef __DOXYGEN__
	PUBLIC_FUNCTION(nvm_read_byte)
#if defined(__GNUC__)
	lds r20, NVM_CMD          ; Store NVM command register
   24c86:	40 91 ca 01 	lds	r20, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	mov ZL, r22               ; Load byte index into low byte of Z.
   24c8a:	e6 2f       	mov	r30, r22
	mov ZH, r23               ; Load high byte into Z.
   24c8c:	f7 2f       	mov	r31, r23
	sts NVM_CMD, r24          ; Load prepared command into NVM Command register.
   24c8e:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	lpm r24, Z                ; Perform an LPM to read out byte
   24c92:	84 91       	lpm	r24, Z
	sts NVM_CMD, r20          ; Restore NVM command register
   24c94:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r16          ; Load prepared command into NVM Command register.
	lpm r16, Z                ; Perform an LPM to read out byte
	sts NVM_CMD, r20          ; Restore NVM command register
#endif

	ret
   24c98:	08 95       	ret

00024c9a <ccp_write_io>:

	PUBLIC_FUNCTION(ccp_write_io)

#if defined(__GNUC__)

	out     RAMPZ, r1               // Reset bits 23:16 of Z
   24c9a:	1b be       	out	0x3b, r1	; 59
	movw    r30, r24                // Load addr into Z
   24c9c:	fc 01       	movw	r30, r24
	ldi     r18, CCP_IOREG          // Load magic CCP value
   24c9e:	28 ed       	ldi	r18, 0xD8	; 216
	out     CCP, r18                // Start CCP handshake
   24ca0:	24 bf       	out	0x34, r18	; 52
	st      Z, r22                  // Write value to I/O register
   24ca2:	60 83       	st	Z, r22
	ret                             // Return to caller
   24ca4:	08 95       	ret

00024ca6 <__subsf3>:
   24ca6:	50 58       	subi	r21, 0x80	; 128

00024ca8 <__addsf3>:
   24ca8:	bb 27       	eor	r27, r27
   24caa:	aa 27       	eor	r26, r26
   24cac:	0e d0       	rcall	.+28     	; 0x24cca <__addsf3x>
   24cae:	28 c2       	rjmp	.+1104   	; 0x25100 <__fp_round>
   24cb0:	f1 d1       	rcall	.+994    	; 0x25094 <__fp_pscA>
   24cb2:	30 f0       	brcs	.+12     	; 0x24cc0 <__addsf3+0x18>
   24cb4:	f6 d1       	rcall	.+1004   	; 0x250a2 <__fp_pscB>
   24cb6:	20 f0       	brcs	.+8      	; 0x24cc0 <__addsf3+0x18>
   24cb8:	31 f4       	brne	.+12     	; 0x24cc6 <__addsf3+0x1e>
   24cba:	9f 3f       	cpi	r25, 0xFF	; 255
   24cbc:	11 f4       	brne	.+4      	; 0x24cc2 <__addsf3+0x1a>
   24cbe:	1e f4       	brtc	.+6      	; 0x24cc6 <__addsf3+0x1e>
   24cc0:	d6 c1       	rjmp	.+940    	; 0x2506e <__fp_nan>
   24cc2:	0e f4       	brtc	.+2      	; 0x24cc6 <__addsf3+0x1e>
   24cc4:	e0 95       	com	r30
   24cc6:	e7 fb       	bst	r30, 7
   24cc8:	cc c1       	rjmp	.+920    	; 0x25062 <__fp_inf>

00024cca <__addsf3x>:
   24cca:	e9 2f       	mov	r30, r25
   24ccc:	3b d2       	rcall	.+1142   	; 0x25144 <__fp_split3>
   24cce:	80 f3       	brcs	.-32     	; 0x24cb0 <__addsf3+0x8>
   24cd0:	ba 17       	cp	r27, r26
   24cd2:	62 07       	cpc	r22, r18
   24cd4:	73 07       	cpc	r23, r19
   24cd6:	84 07       	cpc	r24, r20
   24cd8:	95 07       	cpc	r25, r21
   24cda:	18 f0       	brcs	.+6      	; 0x24ce2 <__addsf3x+0x18>
   24cdc:	71 f4       	brne	.+28     	; 0x24cfa <__addsf3x+0x30>
   24cde:	9e f5       	brtc	.+102    	; 0x24d46 <__addsf3x+0x7c>
   24ce0:	53 c2       	rjmp	.+1190   	; 0x25188 <__fp_zero>
   24ce2:	0e f4       	brtc	.+2      	; 0x24ce6 <__addsf3x+0x1c>
   24ce4:	e0 95       	com	r30
   24ce6:	0b 2e       	mov	r0, r27
   24ce8:	ba 2f       	mov	r27, r26
   24cea:	a0 2d       	mov	r26, r0
   24cec:	0b 01       	movw	r0, r22
   24cee:	b9 01       	movw	r22, r18
   24cf0:	90 01       	movw	r18, r0
   24cf2:	0c 01       	movw	r0, r24
   24cf4:	ca 01       	movw	r24, r20
   24cf6:	a0 01       	movw	r20, r0
   24cf8:	11 24       	eor	r1, r1
   24cfa:	ff 27       	eor	r31, r31
   24cfc:	59 1b       	sub	r21, r25
   24cfe:	99 f0       	breq	.+38     	; 0x24d26 <__addsf3x+0x5c>
   24d00:	59 3f       	cpi	r21, 0xF9	; 249
   24d02:	50 f4       	brcc	.+20     	; 0x24d18 <__addsf3x+0x4e>
   24d04:	50 3e       	cpi	r21, 0xE0	; 224
   24d06:	68 f1       	brcs	.+90     	; 0x24d62 <__addsf3x+0x98>
   24d08:	1a 16       	cp	r1, r26
   24d0a:	f0 40       	sbci	r31, 0x00	; 0
   24d0c:	a2 2f       	mov	r26, r18
   24d0e:	23 2f       	mov	r18, r19
   24d10:	34 2f       	mov	r19, r20
   24d12:	44 27       	eor	r20, r20
   24d14:	58 5f       	subi	r21, 0xF8	; 248
   24d16:	f3 cf       	rjmp	.-26     	; 0x24cfe <__addsf3x+0x34>
   24d18:	46 95       	lsr	r20
   24d1a:	37 95       	ror	r19
   24d1c:	27 95       	ror	r18
   24d1e:	a7 95       	ror	r26
   24d20:	f0 40       	sbci	r31, 0x00	; 0
   24d22:	53 95       	inc	r21
   24d24:	c9 f7       	brne	.-14     	; 0x24d18 <__addsf3x+0x4e>
   24d26:	7e f4       	brtc	.+30     	; 0x24d46 <__addsf3x+0x7c>
   24d28:	1f 16       	cp	r1, r31
   24d2a:	ba 0b       	sbc	r27, r26
   24d2c:	62 0b       	sbc	r22, r18
   24d2e:	73 0b       	sbc	r23, r19
   24d30:	84 0b       	sbc	r24, r20
   24d32:	ba f0       	brmi	.+46     	; 0x24d62 <__addsf3x+0x98>
   24d34:	91 50       	subi	r25, 0x01	; 1
   24d36:	a1 f0       	breq	.+40     	; 0x24d60 <__addsf3x+0x96>
   24d38:	ff 0f       	add	r31, r31
   24d3a:	bb 1f       	adc	r27, r27
   24d3c:	66 1f       	adc	r22, r22
   24d3e:	77 1f       	adc	r23, r23
   24d40:	88 1f       	adc	r24, r24
   24d42:	c2 f7       	brpl	.-16     	; 0x24d34 <__addsf3x+0x6a>
   24d44:	0e c0       	rjmp	.+28     	; 0x24d62 <__addsf3x+0x98>
   24d46:	ba 0f       	add	r27, r26
   24d48:	62 1f       	adc	r22, r18
   24d4a:	73 1f       	adc	r23, r19
   24d4c:	84 1f       	adc	r24, r20
   24d4e:	48 f4       	brcc	.+18     	; 0x24d62 <__addsf3x+0x98>
   24d50:	87 95       	ror	r24
   24d52:	77 95       	ror	r23
   24d54:	67 95       	ror	r22
   24d56:	b7 95       	ror	r27
   24d58:	f7 95       	ror	r31
   24d5a:	9e 3f       	cpi	r25, 0xFE	; 254
   24d5c:	08 f0       	brcs	.+2      	; 0x24d60 <__addsf3x+0x96>
   24d5e:	b3 cf       	rjmp	.-154    	; 0x24cc6 <__addsf3+0x1e>
   24d60:	93 95       	inc	r25
   24d62:	88 0f       	add	r24, r24
   24d64:	08 f0       	brcs	.+2      	; 0x24d68 <__addsf3x+0x9e>
   24d66:	99 27       	eor	r25, r25
   24d68:	ee 0f       	add	r30, r30
   24d6a:	97 95       	ror	r25
   24d6c:	87 95       	ror	r24
   24d6e:	08 95       	ret

00024d70 <__cmpsf2>:
   24d70:	54 d1       	rcall	.+680    	; 0x2501a <__fp_cmp>
   24d72:	08 f4       	brcc	.+2      	; 0x24d76 <__cmpsf2+0x6>
   24d74:	81 e0       	ldi	r24, 0x01	; 1
   24d76:	08 95       	ret

00024d78 <cos>:
   24d78:	9c d1       	rcall	.+824    	; 0x250b2 <__fp_rempio2>
   24d7a:	e3 95       	inc	r30
   24d7c:	d2 c1       	rjmp	.+932    	; 0x25122 <__fp_sinus>

00024d7e <__divsf3>:
   24d7e:	0c d0       	rcall	.+24     	; 0x24d98 <__divsf3x>
   24d80:	bf c1       	rjmp	.+894    	; 0x25100 <__fp_round>
   24d82:	8f d1       	rcall	.+798    	; 0x250a2 <__fp_pscB>
   24d84:	40 f0       	brcs	.+16     	; 0x24d96 <__divsf3+0x18>
   24d86:	86 d1       	rcall	.+780    	; 0x25094 <__fp_pscA>
   24d88:	30 f0       	brcs	.+12     	; 0x24d96 <__divsf3+0x18>
   24d8a:	21 f4       	brne	.+8      	; 0x24d94 <__divsf3+0x16>
   24d8c:	5f 3f       	cpi	r21, 0xFF	; 255
   24d8e:	19 f0       	breq	.+6      	; 0x24d96 <__divsf3+0x18>
   24d90:	68 c1       	rjmp	.+720    	; 0x25062 <__fp_inf>
   24d92:	51 11       	cpse	r21, r1
   24d94:	fa c1       	rjmp	.+1012   	; 0x2518a <__fp_szero>
   24d96:	6b c1       	rjmp	.+726    	; 0x2506e <__fp_nan>

00024d98 <__divsf3x>:
   24d98:	d5 d1       	rcall	.+938    	; 0x25144 <__fp_split3>
   24d9a:	98 f3       	brcs	.-26     	; 0x24d82 <__divsf3+0x4>

00024d9c <__divsf3_pse>:
   24d9c:	99 23       	and	r25, r25
   24d9e:	c9 f3       	breq	.-14     	; 0x24d92 <__divsf3+0x14>
   24da0:	55 23       	and	r21, r21
   24da2:	b1 f3       	breq	.-20     	; 0x24d90 <__divsf3+0x12>
   24da4:	95 1b       	sub	r25, r21
   24da6:	55 0b       	sbc	r21, r21
   24da8:	bb 27       	eor	r27, r27
   24daa:	aa 27       	eor	r26, r26
   24dac:	62 17       	cp	r22, r18
   24dae:	73 07       	cpc	r23, r19
   24db0:	84 07       	cpc	r24, r20
   24db2:	38 f0       	brcs	.+14     	; 0x24dc2 <__divsf3_pse+0x26>
   24db4:	9f 5f       	subi	r25, 0xFF	; 255
   24db6:	5f 4f       	sbci	r21, 0xFF	; 255
   24db8:	22 0f       	add	r18, r18
   24dba:	33 1f       	adc	r19, r19
   24dbc:	44 1f       	adc	r20, r20
   24dbe:	aa 1f       	adc	r26, r26
   24dc0:	a9 f3       	breq	.-22     	; 0x24dac <__divsf3_pse+0x10>
   24dc2:	33 d0       	rcall	.+102    	; 0x24e2a <__divsf3_pse+0x8e>
   24dc4:	0e 2e       	mov	r0, r30
   24dc6:	3a f0       	brmi	.+14     	; 0x24dd6 <__divsf3_pse+0x3a>
   24dc8:	e0 e8       	ldi	r30, 0x80	; 128
   24dca:	30 d0       	rcall	.+96     	; 0x24e2c <__divsf3_pse+0x90>
   24dcc:	91 50       	subi	r25, 0x01	; 1
   24dce:	50 40       	sbci	r21, 0x00	; 0
   24dd0:	e6 95       	lsr	r30
   24dd2:	00 1c       	adc	r0, r0
   24dd4:	ca f7       	brpl	.-14     	; 0x24dc8 <__divsf3_pse+0x2c>
   24dd6:	29 d0       	rcall	.+82     	; 0x24e2a <__divsf3_pse+0x8e>
   24dd8:	fe 2f       	mov	r31, r30
   24dda:	27 d0       	rcall	.+78     	; 0x24e2a <__divsf3_pse+0x8e>
   24ddc:	66 0f       	add	r22, r22
   24dde:	77 1f       	adc	r23, r23
   24de0:	88 1f       	adc	r24, r24
   24de2:	bb 1f       	adc	r27, r27
   24de4:	26 17       	cp	r18, r22
   24de6:	37 07       	cpc	r19, r23
   24de8:	48 07       	cpc	r20, r24
   24dea:	ab 07       	cpc	r26, r27
   24dec:	b0 e8       	ldi	r27, 0x80	; 128
   24dee:	09 f0       	breq	.+2      	; 0x24df2 <__divsf3_pse+0x56>
   24df0:	bb 0b       	sbc	r27, r27
   24df2:	80 2d       	mov	r24, r0
   24df4:	bf 01       	movw	r22, r30
   24df6:	ff 27       	eor	r31, r31
   24df8:	93 58       	subi	r25, 0x83	; 131
   24dfa:	5f 4f       	sbci	r21, 0xFF	; 255
   24dfc:	2a f0       	brmi	.+10     	; 0x24e08 <__divsf3_pse+0x6c>
   24dfe:	9e 3f       	cpi	r25, 0xFE	; 254
   24e00:	51 05       	cpc	r21, r1
   24e02:	68 f0       	brcs	.+26     	; 0x24e1e <__divsf3_pse+0x82>
   24e04:	2e c1       	rjmp	.+604    	; 0x25062 <__fp_inf>
   24e06:	c1 c1       	rjmp	.+898    	; 0x2518a <__fp_szero>
   24e08:	5f 3f       	cpi	r21, 0xFF	; 255
   24e0a:	ec f3       	brlt	.-6      	; 0x24e06 <__divsf3_pse+0x6a>
   24e0c:	98 3e       	cpi	r25, 0xE8	; 232
   24e0e:	dc f3       	brlt	.-10     	; 0x24e06 <__divsf3_pse+0x6a>
   24e10:	86 95       	lsr	r24
   24e12:	77 95       	ror	r23
   24e14:	67 95       	ror	r22
   24e16:	b7 95       	ror	r27
   24e18:	f7 95       	ror	r31
   24e1a:	9f 5f       	subi	r25, 0xFF	; 255
   24e1c:	c9 f7       	brne	.-14     	; 0x24e10 <__divsf3_pse+0x74>
   24e1e:	88 0f       	add	r24, r24
   24e20:	91 1d       	adc	r25, r1
   24e22:	96 95       	lsr	r25
   24e24:	87 95       	ror	r24
   24e26:	97 f9       	bld	r25, 7
   24e28:	08 95       	ret
   24e2a:	e1 e0       	ldi	r30, 0x01	; 1
   24e2c:	66 0f       	add	r22, r22
   24e2e:	77 1f       	adc	r23, r23
   24e30:	88 1f       	adc	r24, r24
   24e32:	bb 1f       	adc	r27, r27
   24e34:	62 17       	cp	r22, r18
   24e36:	73 07       	cpc	r23, r19
   24e38:	84 07       	cpc	r24, r20
   24e3a:	ba 07       	cpc	r27, r26
   24e3c:	20 f0       	brcs	.+8      	; 0x24e46 <__divsf3_pse+0xaa>
   24e3e:	62 1b       	sub	r22, r18
   24e40:	73 0b       	sbc	r23, r19
   24e42:	84 0b       	sbc	r24, r20
   24e44:	ba 0b       	sbc	r27, r26
   24e46:	ee 1f       	adc	r30, r30
   24e48:	88 f7       	brcc	.-30     	; 0x24e2c <__divsf3_pse+0x90>
   24e4a:	e0 95       	com	r30
   24e4c:	08 95       	ret

00024e4e <__fixsfdi>:
   24e4e:	be e3       	ldi	r27, 0x3E	; 62
   24e50:	04 d0       	rcall	.+8      	; 0x24e5a <__fixunssfdi+0x2>
   24e52:	08 f4       	brcc	.+2      	; 0x24e56 <__fixsfdi+0x8>
   24e54:	90 e8       	ldi	r25, 0x80	; 128
   24e56:	08 95       	ret

00024e58 <__fixunssfdi>:
   24e58:	bf e3       	ldi	r27, 0x3F	; 63
   24e5a:	22 27       	eor	r18, r18
   24e5c:	33 27       	eor	r19, r19
   24e5e:	a9 01       	movw	r20, r18
   24e60:	79 d1       	rcall	.+754    	; 0x25154 <__fp_splitA>
   24e62:	58 f1       	brcs	.+86     	; 0x24eba <__fixunssfdi+0x62>
   24e64:	9f 57       	subi	r25, 0x7F	; 127
   24e66:	40 f1       	brcs	.+80     	; 0x24eb8 <__fixunssfdi+0x60>
   24e68:	b9 17       	cp	r27, r25
   24e6a:	38 f1       	brcs	.+78     	; 0x24eba <__fixunssfdi+0x62>
   24e6c:	bf e3       	ldi	r27, 0x3F	; 63
   24e6e:	b9 1b       	sub	r27, r25
   24e70:	99 27       	eor	r25, r25
   24e72:	b8 50       	subi	r27, 0x08	; 8
   24e74:	3a f4       	brpl	.+14     	; 0x24e84 <__fixunssfdi+0x2c>
   24e76:	66 0f       	add	r22, r22
   24e78:	77 1f       	adc	r23, r23
   24e7a:	88 1f       	adc	r24, r24
   24e7c:	99 1f       	adc	r25, r25
   24e7e:	b3 95       	inc	r27
   24e80:	d2 f3       	brmi	.-12     	; 0x24e76 <__fixunssfdi+0x1e>
   24e82:	16 c0       	rjmp	.+44     	; 0x24eb0 <__fixunssfdi+0x58>
   24e84:	b8 50       	subi	r27, 0x08	; 8
   24e86:	4a f0       	brmi	.+18     	; 0x24e9a <__fixunssfdi+0x42>
   24e88:	23 2f       	mov	r18, r19
   24e8a:	34 2f       	mov	r19, r20
   24e8c:	45 2f       	mov	r20, r21
   24e8e:	56 2f       	mov	r21, r22
   24e90:	67 2f       	mov	r22, r23
   24e92:	78 2f       	mov	r23, r24
   24e94:	88 27       	eor	r24, r24
   24e96:	b8 50       	subi	r27, 0x08	; 8
   24e98:	ba f7       	brpl	.-18     	; 0x24e88 <__fixunssfdi+0x30>
   24e9a:	b8 5f       	subi	r27, 0xF8	; 248
   24e9c:	49 f0       	breq	.+18     	; 0x24eb0 <__fixunssfdi+0x58>
   24e9e:	86 95       	lsr	r24
   24ea0:	77 95       	ror	r23
   24ea2:	67 95       	ror	r22
   24ea4:	57 95       	ror	r21
   24ea6:	47 95       	ror	r20
   24ea8:	37 95       	ror	r19
   24eaa:	27 95       	ror	r18
   24eac:	ba 95       	dec	r27
   24eae:	b9 f7       	brne	.-18     	; 0x24e9e <__fixunssfdi+0x46>
   24eb0:	0e f4       	brtc	.+2      	; 0x24eb4 <__fixunssfdi+0x5c>
   24eb2:	e0 d0       	rcall	.+448    	; 0x25074 <__fp_negdi>
   24eb4:	88 94       	clc
   24eb6:	08 95       	ret
   24eb8:	88 94       	clc
   24eba:	60 e0       	ldi	r22, 0x00	; 0
   24ebc:	70 e0       	ldi	r23, 0x00	; 0
   24ebe:	cb 01       	movw	r24, r22
   24ec0:	08 95       	ret

00024ec2 <__fixsfsi>:
   24ec2:	04 d0       	rcall	.+8      	; 0x24ecc <__fixunssfsi>
   24ec4:	68 94       	set
   24ec6:	b1 11       	cpse	r27, r1
   24ec8:	60 c1       	rjmp	.+704    	; 0x2518a <__fp_szero>
   24eca:	08 95       	ret

00024ecc <__fixunssfsi>:
   24ecc:	43 d1       	rcall	.+646    	; 0x25154 <__fp_splitA>
   24ece:	88 f0       	brcs	.+34     	; 0x24ef2 <__fixunssfsi+0x26>
   24ed0:	9f 57       	subi	r25, 0x7F	; 127
   24ed2:	90 f0       	brcs	.+36     	; 0x24ef8 <__fixunssfsi+0x2c>
   24ed4:	b9 2f       	mov	r27, r25
   24ed6:	99 27       	eor	r25, r25
   24ed8:	b7 51       	subi	r27, 0x17	; 23
   24eda:	a0 f0       	brcs	.+40     	; 0x24f04 <__fixunssfsi+0x38>
   24edc:	d1 f0       	breq	.+52     	; 0x24f12 <__fixunssfsi+0x46>
   24ede:	66 0f       	add	r22, r22
   24ee0:	77 1f       	adc	r23, r23
   24ee2:	88 1f       	adc	r24, r24
   24ee4:	99 1f       	adc	r25, r25
   24ee6:	1a f0       	brmi	.+6      	; 0x24eee <__fixunssfsi+0x22>
   24ee8:	ba 95       	dec	r27
   24eea:	c9 f7       	brne	.-14     	; 0x24ede <__fixunssfsi+0x12>
   24eec:	12 c0       	rjmp	.+36     	; 0x24f12 <__fixunssfsi+0x46>
   24eee:	b1 30       	cpi	r27, 0x01	; 1
   24ef0:	81 f0       	breq	.+32     	; 0x24f12 <__fixunssfsi+0x46>
   24ef2:	4a d1       	rcall	.+660    	; 0x25188 <__fp_zero>
   24ef4:	b1 e0       	ldi	r27, 0x01	; 1
   24ef6:	08 95       	ret
   24ef8:	47 c1       	rjmp	.+654    	; 0x25188 <__fp_zero>
   24efa:	67 2f       	mov	r22, r23
   24efc:	78 2f       	mov	r23, r24
   24efe:	88 27       	eor	r24, r24
   24f00:	b8 5f       	subi	r27, 0xF8	; 248
   24f02:	39 f0       	breq	.+14     	; 0x24f12 <__fixunssfsi+0x46>
   24f04:	b9 3f       	cpi	r27, 0xF9	; 249
   24f06:	cc f3       	brlt	.-14     	; 0x24efa <__fixunssfsi+0x2e>
   24f08:	86 95       	lsr	r24
   24f0a:	77 95       	ror	r23
   24f0c:	67 95       	ror	r22
   24f0e:	b3 95       	inc	r27
   24f10:	d9 f7       	brne	.-10     	; 0x24f08 <__fixunssfsi+0x3c>
   24f12:	3e f4       	brtc	.+14     	; 0x24f22 <__fixunssfsi+0x56>
   24f14:	90 95       	com	r25
   24f16:	80 95       	com	r24
   24f18:	70 95       	com	r23
   24f1a:	61 95       	neg	r22
   24f1c:	7f 4f       	sbci	r23, 0xFF	; 255
   24f1e:	8f 4f       	sbci	r24, 0xFF	; 255
   24f20:	9f 4f       	sbci	r25, 0xFF	; 255
   24f22:	08 95       	ret

00024f24 <__floatunsisf>:
   24f24:	e8 94       	clt
   24f26:	09 c0       	rjmp	.+18     	; 0x24f3a <__floatsisf+0x12>

00024f28 <__floatsisf>:
   24f28:	97 fb       	bst	r25, 7
   24f2a:	3e f4       	brtc	.+14     	; 0x24f3a <__floatsisf+0x12>
   24f2c:	90 95       	com	r25
   24f2e:	80 95       	com	r24
   24f30:	70 95       	com	r23
   24f32:	61 95       	neg	r22
   24f34:	7f 4f       	sbci	r23, 0xFF	; 255
   24f36:	8f 4f       	sbci	r24, 0xFF	; 255
   24f38:	9f 4f       	sbci	r25, 0xFF	; 255
   24f3a:	99 23       	and	r25, r25
   24f3c:	a9 f0       	breq	.+42     	; 0x24f68 <__floatsisf+0x40>
   24f3e:	f9 2f       	mov	r31, r25
   24f40:	96 e9       	ldi	r25, 0x96	; 150
   24f42:	bb 27       	eor	r27, r27
   24f44:	93 95       	inc	r25
   24f46:	f6 95       	lsr	r31
   24f48:	87 95       	ror	r24
   24f4a:	77 95       	ror	r23
   24f4c:	67 95       	ror	r22
   24f4e:	b7 95       	ror	r27
   24f50:	f1 11       	cpse	r31, r1
   24f52:	f8 cf       	rjmp	.-16     	; 0x24f44 <__floatsisf+0x1c>
   24f54:	fa f4       	brpl	.+62     	; 0x24f94 <__floatsisf+0x6c>
   24f56:	bb 0f       	add	r27, r27
   24f58:	11 f4       	brne	.+4      	; 0x24f5e <__floatsisf+0x36>
   24f5a:	60 ff       	sbrs	r22, 0
   24f5c:	1b c0       	rjmp	.+54     	; 0x24f94 <__floatsisf+0x6c>
   24f5e:	6f 5f       	subi	r22, 0xFF	; 255
   24f60:	7f 4f       	sbci	r23, 0xFF	; 255
   24f62:	8f 4f       	sbci	r24, 0xFF	; 255
   24f64:	9f 4f       	sbci	r25, 0xFF	; 255
   24f66:	16 c0       	rjmp	.+44     	; 0x24f94 <__floatsisf+0x6c>
   24f68:	88 23       	and	r24, r24
   24f6a:	11 f0       	breq	.+4      	; 0x24f70 <__floatsisf+0x48>
   24f6c:	96 e9       	ldi	r25, 0x96	; 150
   24f6e:	11 c0       	rjmp	.+34     	; 0x24f92 <__floatsisf+0x6a>
   24f70:	77 23       	and	r23, r23
   24f72:	21 f0       	breq	.+8      	; 0x24f7c <__floatsisf+0x54>
   24f74:	9e e8       	ldi	r25, 0x8E	; 142
   24f76:	87 2f       	mov	r24, r23
   24f78:	76 2f       	mov	r23, r22
   24f7a:	05 c0       	rjmp	.+10     	; 0x24f86 <__floatsisf+0x5e>
   24f7c:	66 23       	and	r22, r22
   24f7e:	71 f0       	breq	.+28     	; 0x24f9c <__floatsisf+0x74>
   24f80:	96 e8       	ldi	r25, 0x86	; 134
   24f82:	86 2f       	mov	r24, r22
   24f84:	70 e0       	ldi	r23, 0x00	; 0
   24f86:	60 e0       	ldi	r22, 0x00	; 0
   24f88:	2a f0       	brmi	.+10     	; 0x24f94 <__floatsisf+0x6c>
   24f8a:	9a 95       	dec	r25
   24f8c:	66 0f       	add	r22, r22
   24f8e:	77 1f       	adc	r23, r23
   24f90:	88 1f       	adc	r24, r24
   24f92:	da f7       	brpl	.-10     	; 0x24f8a <__floatsisf+0x62>
   24f94:	88 0f       	add	r24, r24
   24f96:	96 95       	lsr	r25
   24f98:	87 95       	ror	r24
   24f9a:	97 f9       	bld	r25, 7
   24f9c:	08 95       	ret

00024f9e <__floatundisf>:
   24f9e:	e8 94       	clt

00024fa0 <__fp_di2sf>:
   24fa0:	f9 2f       	mov	r31, r25
   24fa2:	96 eb       	ldi	r25, 0xB6	; 182
   24fa4:	ff 23       	and	r31, r31
   24fa6:	81 f0       	breq	.+32     	; 0x24fc8 <__fp_di2sf+0x28>
   24fa8:	12 16       	cp	r1, r18
   24faa:	13 06       	cpc	r1, r19
   24fac:	14 06       	cpc	r1, r20
   24fae:	44 0b       	sbc	r20, r20
   24fb0:	93 95       	inc	r25
   24fb2:	f6 95       	lsr	r31
   24fb4:	87 95       	ror	r24
   24fb6:	77 95       	ror	r23
   24fb8:	67 95       	ror	r22
   24fba:	57 95       	ror	r21
   24fbc:	40 40       	sbci	r20, 0x00	; 0
   24fbe:	ff 23       	and	r31, r31
   24fc0:	b9 f7       	brne	.-18     	; 0x24fb0 <__fp_di2sf+0x10>
   24fc2:	1b c0       	rjmp	.+54     	; 0x24ffa <__fp_di2sf+0x5a>
   24fc4:	99 27       	eor	r25, r25
   24fc6:	08 95       	ret
   24fc8:	88 23       	and	r24, r24
   24fca:	51 f4       	brne	.+20     	; 0x24fe0 <__fp_di2sf+0x40>
   24fcc:	98 50       	subi	r25, 0x08	; 8
   24fce:	d2 f7       	brpl	.-12     	; 0x24fc4 <__fp_di2sf+0x24>
   24fd0:	87 2b       	or	r24, r23
   24fd2:	76 2f       	mov	r23, r22
   24fd4:	65 2f       	mov	r22, r21
   24fd6:	54 2f       	mov	r21, r20
   24fd8:	43 2f       	mov	r20, r19
   24fda:	32 2f       	mov	r19, r18
   24fdc:	20 e0       	ldi	r18, 0x00	; 0
   24fde:	b1 f3       	breq	.-20     	; 0x24fcc <__fp_di2sf+0x2c>
   24fe0:	12 16       	cp	r1, r18
   24fe2:	13 06       	cpc	r1, r19
   24fe4:	14 06       	cpc	r1, r20
   24fe6:	44 0b       	sbc	r20, r20
   24fe8:	88 23       	and	r24, r24
   24fea:	3a f0       	brmi	.+14     	; 0x24ffa <__fp_di2sf+0x5a>
   24fec:	9a 95       	dec	r25
   24fee:	44 0f       	add	r20, r20
   24ff0:	55 1f       	adc	r21, r21
   24ff2:	66 1f       	adc	r22, r22
   24ff4:	77 1f       	adc	r23, r23
   24ff6:	88 1f       	adc	r24, r24
   24ff8:	ca f7       	brpl	.-14     	; 0x24fec <__fp_di2sf+0x4c>
   24ffa:	55 23       	and	r21, r21
   24ffc:	4a f4       	brpl	.+18     	; 0x25010 <__fp_di2sf+0x70>
   24ffe:	44 0f       	add	r20, r20
   25000:	55 1f       	adc	r21, r21
   25002:	11 f4       	brne	.+4      	; 0x25008 <__fp_di2sf+0x68>
   25004:	60 ff       	sbrs	r22, 0
   25006:	04 c0       	rjmp	.+8      	; 0x25010 <__fp_di2sf+0x70>
   25008:	6f 5f       	subi	r22, 0xFF	; 255
   2500a:	7f 4f       	sbci	r23, 0xFF	; 255
   2500c:	8f 4f       	sbci	r24, 0xFF	; 255
   2500e:	9f 4f       	sbci	r25, 0xFF	; 255
   25010:	88 0f       	add	r24, r24
   25012:	96 95       	lsr	r25
   25014:	87 95       	ror	r24
   25016:	97 f9       	bld	r25, 7
   25018:	08 95       	ret

0002501a <__fp_cmp>:
   2501a:	99 0f       	add	r25, r25
   2501c:	00 08       	sbc	r0, r0
   2501e:	55 0f       	add	r21, r21
   25020:	aa 0b       	sbc	r26, r26
   25022:	e0 e8       	ldi	r30, 0x80	; 128
   25024:	fe ef       	ldi	r31, 0xFE	; 254
   25026:	16 16       	cp	r1, r22
   25028:	17 06       	cpc	r1, r23
   2502a:	e8 07       	cpc	r30, r24
   2502c:	f9 07       	cpc	r31, r25
   2502e:	c0 f0       	brcs	.+48     	; 0x25060 <__fp_cmp+0x46>
   25030:	12 16       	cp	r1, r18
   25032:	13 06       	cpc	r1, r19
   25034:	e4 07       	cpc	r30, r20
   25036:	f5 07       	cpc	r31, r21
   25038:	98 f0       	brcs	.+38     	; 0x25060 <__fp_cmp+0x46>
   2503a:	62 1b       	sub	r22, r18
   2503c:	73 0b       	sbc	r23, r19
   2503e:	84 0b       	sbc	r24, r20
   25040:	95 0b       	sbc	r25, r21
   25042:	39 f4       	brne	.+14     	; 0x25052 <__fp_cmp+0x38>
   25044:	0a 26       	eor	r0, r26
   25046:	61 f0       	breq	.+24     	; 0x25060 <__fp_cmp+0x46>
   25048:	23 2b       	or	r18, r19
   2504a:	24 2b       	or	r18, r20
   2504c:	25 2b       	or	r18, r21
   2504e:	21 f4       	brne	.+8      	; 0x25058 <__fp_cmp+0x3e>
   25050:	08 95       	ret
   25052:	0a 26       	eor	r0, r26
   25054:	09 f4       	brne	.+2      	; 0x25058 <__fp_cmp+0x3e>
   25056:	a1 40       	sbci	r26, 0x01	; 1
   25058:	a6 95       	lsr	r26
   2505a:	8f ef       	ldi	r24, 0xFF	; 255
   2505c:	81 1d       	adc	r24, r1
   2505e:	81 1d       	adc	r24, r1
   25060:	08 95       	ret

00025062 <__fp_inf>:
   25062:	97 f9       	bld	r25, 7
   25064:	9f 67       	ori	r25, 0x7F	; 127
   25066:	80 e8       	ldi	r24, 0x80	; 128
   25068:	70 e0       	ldi	r23, 0x00	; 0
   2506a:	60 e0       	ldi	r22, 0x00	; 0
   2506c:	08 95       	ret

0002506e <__fp_nan>:
   2506e:	9f ef       	ldi	r25, 0xFF	; 255
   25070:	80 ec       	ldi	r24, 0xC0	; 192
   25072:	08 95       	ret

00025074 <__fp_negdi>:
   25074:	90 95       	com	r25
   25076:	80 95       	com	r24
   25078:	70 95       	com	r23
   2507a:	60 95       	com	r22
   2507c:	50 95       	com	r21
   2507e:	40 95       	com	r20
   25080:	30 95       	com	r19
   25082:	21 95       	neg	r18
   25084:	3f 4f       	sbci	r19, 0xFF	; 255
   25086:	4f 4f       	sbci	r20, 0xFF	; 255
   25088:	5f 4f       	sbci	r21, 0xFF	; 255
   2508a:	6f 4f       	sbci	r22, 0xFF	; 255
   2508c:	7f 4f       	sbci	r23, 0xFF	; 255
   2508e:	8f 4f       	sbci	r24, 0xFF	; 255
   25090:	9f 4f       	sbci	r25, 0xFF	; 255
   25092:	08 95       	ret

00025094 <__fp_pscA>:
   25094:	00 24       	eor	r0, r0
   25096:	0a 94       	dec	r0
   25098:	16 16       	cp	r1, r22
   2509a:	17 06       	cpc	r1, r23
   2509c:	18 06       	cpc	r1, r24
   2509e:	09 06       	cpc	r0, r25
   250a0:	08 95       	ret

000250a2 <__fp_pscB>:
   250a2:	00 24       	eor	r0, r0
   250a4:	0a 94       	dec	r0
   250a6:	12 16       	cp	r1, r18
   250a8:	13 06       	cpc	r1, r19
   250aa:	14 06       	cpc	r1, r20
   250ac:	05 06       	cpc	r0, r21
   250ae:	08 95       	ret
   250b0:	de cf       	rjmp	.-68     	; 0x2506e <__fp_nan>

000250b2 <__fp_rempio2>:
   250b2:	50 d0       	rcall	.+160    	; 0x25154 <__fp_splitA>
   250b4:	e8 f3       	brcs	.-6      	; 0x250b0 <__fp_pscB+0xe>
   250b6:	e8 94       	clt
   250b8:	e0 e0       	ldi	r30, 0x00	; 0
   250ba:	bb 27       	eor	r27, r27
   250bc:	9f 57       	subi	r25, 0x7F	; 127
   250be:	f0 f0       	brcs	.+60     	; 0x250fc <__fp_rempio2+0x4a>
   250c0:	2a ed       	ldi	r18, 0xDA	; 218
   250c2:	3f e0       	ldi	r19, 0x0F	; 15
   250c4:	49 ec       	ldi	r20, 0xC9	; 201
   250c6:	06 c0       	rjmp	.+12     	; 0x250d4 <__fp_rempio2+0x22>
   250c8:	ee 0f       	add	r30, r30
   250ca:	bb 0f       	add	r27, r27
   250cc:	66 1f       	adc	r22, r22
   250ce:	77 1f       	adc	r23, r23
   250d0:	88 1f       	adc	r24, r24
   250d2:	28 f0       	brcs	.+10     	; 0x250de <__fp_rempio2+0x2c>
   250d4:	b2 3a       	cpi	r27, 0xA2	; 162
   250d6:	62 07       	cpc	r22, r18
   250d8:	73 07       	cpc	r23, r19
   250da:	84 07       	cpc	r24, r20
   250dc:	28 f0       	brcs	.+10     	; 0x250e8 <__fp_rempio2+0x36>
   250de:	b2 5a       	subi	r27, 0xA2	; 162
   250e0:	62 0b       	sbc	r22, r18
   250e2:	73 0b       	sbc	r23, r19
   250e4:	84 0b       	sbc	r24, r20
   250e6:	e3 95       	inc	r30
   250e8:	9a 95       	dec	r25
   250ea:	72 f7       	brpl	.-36     	; 0x250c8 <__fp_rempio2+0x16>
   250ec:	80 38       	cpi	r24, 0x80	; 128
   250ee:	30 f4       	brcc	.+12     	; 0x250fc <__fp_rempio2+0x4a>
   250f0:	9a 95       	dec	r25
   250f2:	bb 0f       	add	r27, r27
   250f4:	66 1f       	adc	r22, r22
   250f6:	77 1f       	adc	r23, r23
   250f8:	88 1f       	adc	r24, r24
   250fa:	d2 f7       	brpl	.-12     	; 0x250f0 <__fp_rempio2+0x3e>
   250fc:	90 48       	sbci	r25, 0x80	; 128
   250fe:	be c1       	rjmp	.+892    	; 0x2547c <__fp_mpack_finite>

00025100 <__fp_round>:
   25100:	09 2e       	mov	r0, r25
   25102:	03 94       	inc	r0
   25104:	00 0c       	add	r0, r0
   25106:	11 f4       	brne	.+4      	; 0x2510c <__fp_round+0xc>
   25108:	88 23       	and	r24, r24
   2510a:	52 f0       	brmi	.+20     	; 0x25120 <__fp_round+0x20>
   2510c:	bb 0f       	add	r27, r27
   2510e:	40 f4       	brcc	.+16     	; 0x25120 <__fp_round+0x20>
   25110:	bf 2b       	or	r27, r31
   25112:	11 f4       	brne	.+4      	; 0x25118 <__fp_round+0x18>
   25114:	60 ff       	sbrs	r22, 0
   25116:	04 c0       	rjmp	.+8      	; 0x25120 <__fp_round+0x20>
   25118:	6f 5f       	subi	r22, 0xFF	; 255
   2511a:	7f 4f       	sbci	r23, 0xFF	; 255
   2511c:	8f 4f       	sbci	r24, 0xFF	; 255
   2511e:	9f 4f       	sbci	r25, 0xFF	; 255
   25120:	08 95       	ret

00025122 <__fp_sinus>:
   25122:	ef 93       	push	r30
   25124:	e0 ff       	sbrs	r30, 0
   25126:	06 c0       	rjmp	.+12     	; 0x25134 <__fp_sinus+0x12>
   25128:	a2 ea       	ldi	r26, 0xA2	; 162
   2512a:	2a ed       	ldi	r18, 0xDA	; 218
   2512c:	3f e0       	ldi	r19, 0x0F	; 15
   2512e:	49 ec       	ldi	r20, 0xC9	; 201
   25130:	5f eb       	ldi	r21, 0xBF	; 191
   25132:	cb dd       	rcall	.-1130   	; 0x24cca <__addsf3x>
   25134:	e5 df       	rcall	.-54     	; 0x25100 <__fp_round>
   25136:	0f 90       	pop	r0
   25138:	03 94       	inc	r0
   2513a:	01 fc       	sbrc	r0, 1
   2513c:	90 58       	subi	r25, 0x80	; 128
   2513e:	ee e3       	ldi	r30, 0x3E	; 62
   25140:	f2 e0       	ldi	r31, 0x02	; 2
   25142:	d4 c1       	rjmp	.+936    	; 0x254ec <__fp_powsodd>

00025144 <__fp_split3>:
   25144:	57 fd       	sbrc	r21, 7
   25146:	90 58       	subi	r25, 0x80	; 128
   25148:	44 0f       	add	r20, r20
   2514a:	55 1f       	adc	r21, r21
   2514c:	59 f0       	breq	.+22     	; 0x25164 <__fp_splitA+0x10>
   2514e:	5f 3f       	cpi	r21, 0xFF	; 255
   25150:	71 f0       	breq	.+28     	; 0x2516e <__fp_splitA+0x1a>
   25152:	47 95       	ror	r20

00025154 <__fp_splitA>:
   25154:	88 0f       	add	r24, r24
   25156:	97 fb       	bst	r25, 7
   25158:	99 1f       	adc	r25, r25
   2515a:	61 f0       	breq	.+24     	; 0x25174 <__fp_splitA+0x20>
   2515c:	9f 3f       	cpi	r25, 0xFF	; 255
   2515e:	79 f0       	breq	.+30     	; 0x2517e <__fp_splitA+0x2a>
   25160:	87 95       	ror	r24
   25162:	08 95       	ret
   25164:	12 16       	cp	r1, r18
   25166:	13 06       	cpc	r1, r19
   25168:	14 06       	cpc	r1, r20
   2516a:	55 1f       	adc	r21, r21
   2516c:	f2 cf       	rjmp	.-28     	; 0x25152 <__fp_split3+0xe>
   2516e:	46 95       	lsr	r20
   25170:	f1 df       	rcall	.-30     	; 0x25154 <__fp_splitA>
   25172:	08 c0       	rjmp	.+16     	; 0x25184 <__fp_splitA+0x30>
   25174:	16 16       	cp	r1, r22
   25176:	17 06       	cpc	r1, r23
   25178:	18 06       	cpc	r1, r24
   2517a:	99 1f       	adc	r25, r25
   2517c:	f1 cf       	rjmp	.-30     	; 0x25160 <__fp_splitA+0xc>
   2517e:	86 95       	lsr	r24
   25180:	71 05       	cpc	r23, r1
   25182:	61 05       	cpc	r22, r1
   25184:	08 94       	sec
   25186:	08 95       	ret

00025188 <__fp_zero>:
   25188:	e8 94       	clt

0002518a <__fp_szero>:
   2518a:	bb 27       	eor	r27, r27
   2518c:	66 27       	eor	r22, r22
   2518e:	77 27       	eor	r23, r23
   25190:	cb 01       	movw	r24, r22
   25192:	97 f9       	bld	r25, 7
   25194:	08 95       	ret

00025196 <__gesf2>:
   25196:	41 df       	rcall	.-382    	; 0x2501a <__fp_cmp>
   25198:	08 f4       	brcc	.+2      	; 0x2519c <__gesf2+0x6>
   2519a:	8f ef       	ldi	r24, 0xFF	; 255
   2519c:	08 95       	ret
   2519e:	0e f0       	brts	.+2      	; 0x251a2 <__gesf2+0xc>
   251a0:	6b c1       	rjmp	.+726    	; 0x25478 <__fp_mpack>
   251a2:	65 cf       	rjmp	.-310    	; 0x2506e <__fp_nan>
   251a4:	68 94       	set
   251a6:	5d cf       	rjmp	.-326    	; 0x25062 <__fp_inf>

000251a8 <log>:
   251a8:	d5 df       	rcall	.-86     	; 0x25154 <__fp_splitA>
   251aa:	c8 f3       	brcs	.-14     	; 0x2519e <__gesf2+0x8>
   251ac:	99 23       	and	r25, r25
   251ae:	d1 f3       	breq	.-12     	; 0x251a4 <__gesf2+0xe>
   251b0:	c6 f3       	brts	.-16     	; 0x251a2 <__gesf2+0xc>
   251b2:	df 93       	push	r29
   251b4:	cf 93       	push	r28
   251b6:	1f 93       	push	r17
   251b8:	0f 93       	push	r16
   251ba:	ff 92       	push	r15
   251bc:	c9 2f       	mov	r28, r25
   251be:	dd 27       	eor	r29, r29
   251c0:	88 23       	and	r24, r24
   251c2:	2a f0       	brmi	.+10     	; 0x251ce <log+0x26>
   251c4:	21 97       	sbiw	r28, 0x01	; 1
   251c6:	66 0f       	add	r22, r22
   251c8:	77 1f       	adc	r23, r23
   251ca:	88 1f       	adc	r24, r24
   251cc:	da f7       	brpl	.-10     	; 0x251c4 <log+0x1c>
   251ce:	20 e0       	ldi	r18, 0x00	; 0
   251d0:	30 e0       	ldi	r19, 0x00	; 0
   251d2:	40 e8       	ldi	r20, 0x80	; 128
   251d4:	5f eb       	ldi	r21, 0xBF	; 191
   251d6:	9f e3       	ldi	r25, 0x3F	; 63
   251d8:	88 39       	cpi	r24, 0x98	; 152
   251da:	20 f0       	brcs	.+8      	; 0x251e4 <log+0x3c>
   251dc:	80 3e       	cpi	r24, 0xE0	; 224
   251de:	30 f0       	brcs	.+12     	; 0x251ec <log+0x44>
   251e0:	21 96       	adiw	r28, 0x01	; 1
   251e2:	8f 77       	andi	r24, 0x7F	; 127
   251e4:	61 dd       	rcall	.-1342   	; 0x24ca8 <__addsf3>
   251e6:	ec e5       	ldi	r30, 0x5C	; 92
   251e8:	f2 e0       	ldi	r31, 0x02	; 2
   251ea:	03 c0       	rjmp	.+6      	; 0x251f2 <log+0x4a>
   251ec:	5d dd       	rcall	.-1350   	; 0x24ca8 <__addsf3>
   251ee:	e9 e8       	ldi	r30, 0x89	; 137
   251f0:	f2 e0       	ldi	r31, 0x02	; 2
   251f2:	57 d1       	rcall	.+686    	; 0x254a2 <__fp_powser>
   251f4:	8b 01       	movw	r16, r22
   251f6:	be 01       	movw	r22, r28
   251f8:	ec 01       	movw	r28, r24
   251fa:	fb 2e       	mov	r15, r27
   251fc:	6f 57       	subi	r22, 0x7F	; 127
   251fe:	71 09       	sbc	r23, r1
   25200:	75 95       	asr	r23
   25202:	77 1f       	adc	r23, r23
   25204:	88 0b       	sbc	r24, r24
   25206:	99 0b       	sbc	r25, r25
   25208:	8f de       	rcall	.-738    	; 0x24f28 <__floatsisf>
   2520a:	28 e1       	ldi	r18, 0x18	; 24
   2520c:	32 e7       	ldi	r19, 0x72	; 114
   2520e:	41 e3       	ldi	r20, 0x31	; 49
   25210:	5f e3       	ldi	r21, 0x3F	; 63
   25212:	16 d0       	rcall	.+44     	; 0x25240 <__mulsf3x>
   25214:	af 2d       	mov	r26, r15
   25216:	98 01       	movw	r18, r16
   25218:	ae 01       	movw	r20, r28
   2521a:	ff 90       	pop	r15
   2521c:	0f 91       	pop	r16
   2521e:	1f 91       	pop	r17
   25220:	cf 91       	pop	r28
   25222:	df 91       	pop	r29
   25224:	52 dd       	rcall	.-1372   	; 0x24cca <__addsf3x>
   25226:	6c cf       	rjmp	.-296    	; 0x25100 <__fp_round>

00025228 <__mulsf3>:
   25228:	0b d0       	rcall	.+22     	; 0x25240 <__mulsf3x>
   2522a:	6a cf       	rjmp	.-300    	; 0x25100 <__fp_round>
   2522c:	33 df       	rcall	.-410    	; 0x25094 <__fp_pscA>
   2522e:	28 f0       	brcs	.+10     	; 0x2523a <__mulsf3+0x12>
   25230:	38 df       	rcall	.-400    	; 0x250a2 <__fp_pscB>
   25232:	18 f0       	brcs	.+6      	; 0x2523a <__mulsf3+0x12>
   25234:	95 23       	and	r25, r21
   25236:	09 f0       	breq	.+2      	; 0x2523a <__mulsf3+0x12>
   25238:	14 cf       	rjmp	.-472    	; 0x25062 <__fp_inf>
   2523a:	19 cf       	rjmp	.-462    	; 0x2506e <__fp_nan>
   2523c:	11 24       	eor	r1, r1
   2523e:	a5 cf       	rjmp	.-182    	; 0x2518a <__fp_szero>

00025240 <__mulsf3x>:
   25240:	81 df       	rcall	.-254    	; 0x25144 <__fp_split3>
   25242:	a0 f3       	brcs	.-24     	; 0x2522c <__mulsf3+0x4>

00025244 <__mulsf3_pse>:
   25244:	95 9f       	mul	r25, r21
   25246:	d1 f3       	breq	.-12     	; 0x2523c <__mulsf3+0x14>
   25248:	95 0f       	add	r25, r21
   2524a:	50 e0       	ldi	r21, 0x00	; 0
   2524c:	55 1f       	adc	r21, r21
   2524e:	62 9f       	mul	r22, r18
   25250:	f0 01       	movw	r30, r0
   25252:	72 9f       	mul	r23, r18
   25254:	bb 27       	eor	r27, r27
   25256:	f0 0d       	add	r31, r0
   25258:	b1 1d       	adc	r27, r1
   2525a:	63 9f       	mul	r22, r19
   2525c:	aa 27       	eor	r26, r26
   2525e:	f0 0d       	add	r31, r0
   25260:	b1 1d       	adc	r27, r1
   25262:	aa 1f       	adc	r26, r26
   25264:	64 9f       	mul	r22, r20
   25266:	66 27       	eor	r22, r22
   25268:	b0 0d       	add	r27, r0
   2526a:	a1 1d       	adc	r26, r1
   2526c:	66 1f       	adc	r22, r22
   2526e:	82 9f       	mul	r24, r18
   25270:	22 27       	eor	r18, r18
   25272:	b0 0d       	add	r27, r0
   25274:	a1 1d       	adc	r26, r1
   25276:	62 1f       	adc	r22, r18
   25278:	73 9f       	mul	r23, r19
   2527a:	b0 0d       	add	r27, r0
   2527c:	a1 1d       	adc	r26, r1
   2527e:	62 1f       	adc	r22, r18
   25280:	83 9f       	mul	r24, r19
   25282:	a0 0d       	add	r26, r0
   25284:	61 1d       	adc	r22, r1
   25286:	22 1f       	adc	r18, r18
   25288:	74 9f       	mul	r23, r20
   2528a:	33 27       	eor	r19, r19
   2528c:	a0 0d       	add	r26, r0
   2528e:	61 1d       	adc	r22, r1
   25290:	23 1f       	adc	r18, r19
   25292:	84 9f       	mul	r24, r20
   25294:	60 0d       	add	r22, r0
   25296:	21 1d       	adc	r18, r1
   25298:	82 2f       	mov	r24, r18
   2529a:	76 2f       	mov	r23, r22
   2529c:	6a 2f       	mov	r22, r26
   2529e:	11 24       	eor	r1, r1
   252a0:	9f 57       	subi	r25, 0x7F	; 127
   252a2:	50 40       	sbci	r21, 0x00	; 0
   252a4:	8a f0       	brmi	.+34     	; 0x252c8 <__mulsf3_pse+0x84>
   252a6:	e1 f0       	breq	.+56     	; 0x252e0 <__mulsf3_pse+0x9c>
   252a8:	88 23       	and	r24, r24
   252aa:	4a f0       	brmi	.+18     	; 0x252be <__mulsf3_pse+0x7a>
   252ac:	ee 0f       	add	r30, r30
   252ae:	ff 1f       	adc	r31, r31
   252b0:	bb 1f       	adc	r27, r27
   252b2:	66 1f       	adc	r22, r22
   252b4:	77 1f       	adc	r23, r23
   252b6:	88 1f       	adc	r24, r24
   252b8:	91 50       	subi	r25, 0x01	; 1
   252ba:	50 40       	sbci	r21, 0x00	; 0
   252bc:	a9 f7       	brne	.-22     	; 0x252a8 <__mulsf3_pse+0x64>
   252be:	9e 3f       	cpi	r25, 0xFE	; 254
   252c0:	51 05       	cpc	r21, r1
   252c2:	70 f0       	brcs	.+28     	; 0x252e0 <__mulsf3_pse+0x9c>
   252c4:	ce ce       	rjmp	.-612    	; 0x25062 <__fp_inf>
   252c6:	61 cf       	rjmp	.-318    	; 0x2518a <__fp_szero>
   252c8:	5f 3f       	cpi	r21, 0xFF	; 255
   252ca:	ec f3       	brlt	.-6      	; 0x252c6 <__mulsf3_pse+0x82>
   252cc:	98 3e       	cpi	r25, 0xE8	; 232
   252ce:	dc f3       	brlt	.-10     	; 0x252c6 <__mulsf3_pse+0x82>
   252d0:	86 95       	lsr	r24
   252d2:	77 95       	ror	r23
   252d4:	67 95       	ror	r22
   252d6:	b7 95       	ror	r27
   252d8:	f7 95       	ror	r31
   252da:	e7 95       	ror	r30
   252dc:	9f 5f       	subi	r25, 0xFF	; 255
   252de:	c1 f7       	brne	.-16     	; 0x252d0 <__mulsf3_pse+0x8c>
   252e0:	fe 2b       	or	r31, r30
   252e2:	88 0f       	add	r24, r24
   252e4:	91 1d       	adc	r25, r1
   252e6:	96 95       	lsr	r25
   252e8:	87 95       	ror	r24
   252ea:	97 f9       	bld	r25, 7
   252ec:	08 95       	ret

000252ee <pow>:
   252ee:	fa 01       	movw	r30, r20
   252f0:	ee 0f       	add	r30, r30
   252f2:	ff 1f       	adc	r31, r31
   252f4:	30 96       	adiw	r30, 0x00	; 0
   252f6:	21 05       	cpc	r18, r1
   252f8:	31 05       	cpc	r19, r1
   252fa:	99 f1       	breq	.+102    	; 0x25362 <pow+0x74>
   252fc:	61 15       	cp	r22, r1
   252fe:	71 05       	cpc	r23, r1
   25300:	61 f4       	brne	.+24     	; 0x2531a <pow+0x2c>
   25302:	80 38       	cpi	r24, 0x80	; 128
   25304:	bf e3       	ldi	r27, 0x3F	; 63
   25306:	9b 07       	cpc	r25, r27
   25308:	49 f1       	breq	.+82     	; 0x2535c <pow+0x6e>
   2530a:	68 94       	set
   2530c:	90 38       	cpi	r25, 0x80	; 128
   2530e:	81 05       	cpc	r24, r1
   25310:	61 f0       	breq	.+24     	; 0x2532a <pow+0x3c>
   25312:	80 38       	cpi	r24, 0x80	; 128
   25314:	bf ef       	ldi	r27, 0xFF	; 255
   25316:	9b 07       	cpc	r25, r27
   25318:	41 f0       	breq	.+16     	; 0x2532a <pow+0x3c>
   2531a:	99 23       	and	r25, r25
   2531c:	42 f5       	brpl	.+80     	; 0x2536e <pow+0x80>
   2531e:	ff 3f       	cpi	r31, 0xFF	; 255
   25320:	e1 05       	cpc	r30, r1
   25322:	31 05       	cpc	r19, r1
   25324:	21 05       	cpc	r18, r1
   25326:	11 f1       	breq	.+68     	; 0x2536c <pow+0x7e>
   25328:	e8 94       	clt
   2532a:	08 94       	sec
   2532c:	e7 95       	ror	r30
   2532e:	d9 01       	movw	r26, r18
   25330:	aa 23       	and	r26, r26
   25332:	29 f4       	brne	.+10     	; 0x2533e <pow+0x50>
   25334:	ab 2f       	mov	r26, r27
   25336:	be 2f       	mov	r27, r30
   25338:	f8 5f       	subi	r31, 0xF8	; 248
   2533a:	d0 f3       	brcs	.-12     	; 0x25330 <pow+0x42>
   2533c:	10 c0       	rjmp	.+32     	; 0x2535e <pow+0x70>
   2533e:	ff 5f       	subi	r31, 0xFF	; 255
   25340:	70 f4       	brcc	.+28     	; 0x2535e <pow+0x70>
   25342:	a6 95       	lsr	r26
   25344:	e0 f7       	brcc	.-8      	; 0x2533e <pow+0x50>
   25346:	f7 39       	cpi	r31, 0x97	; 151
   25348:	50 f0       	brcs	.+20     	; 0x2535e <pow+0x70>
   2534a:	19 f0       	breq	.+6      	; 0x25352 <pow+0x64>
   2534c:	ff 3a       	cpi	r31, 0xAF	; 175
   2534e:	38 f4       	brcc	.+14     	; 0x2535e <pow+0x70>
   25350:	9f 77       	andi	r25, 0x7F	; 127
   25352:	9f 93       	push	r25
   25354:	0c d0       	rcall	.+24     	; 0x2536e <pow+0x80>
   25356:	0f 90       	pop	r0
   25358:	07 fc       	sbrc	r0, 7
   2535a:	90 58       	subi	r25, 0x80	; 128
   2535c:	08 95       	ret
   2535e:	3e f0       	brts	.+14     	; 0x2536e <pow+0x80>
   25360:	86 ce       	rjmp	.-756    	; 0x2506e <__fp_nan>
   25362:	60 e0       	ldi	r22, 0x00	; 0
   25364:	70 e0       	ldi	r23, 0x00	; 0
   25366:	80 e8       	ldi	r24, 0x80	; 128
   25368:	9f e3       	ldi	r25, 0x3F	; 63
   2536a:	08 95       	ret
   2536c:	4f e7       	ldi	r20, 0x7F	; 127
   2536e:	9f 77       	andi	r25, 0x7F	; 127
   25370:	5f 93       	push	r21
   25372:	4f 93       	push	r20
   25374:	3f 93       	push	r19
   25376:	2f 93       	push	r18
   25378:	17 df       	rcall	.-466    	; 0x251a8 <log>
   2537a:	2f 91       	pop	r18
   2537c:	3f 91       	pop	r19
   2537e:	4f 91       	pop	r20
   25380:	5f 91       	pop	r21
   25382:	52 df       	rcall	.-348    	; 0x25228 <__mulsf3>
   25384:	4d c0       	rjmp	.+154    	; 0x25420 <exp>

00025386 <sin>:
   25386:	9f 93       	push	r25
   25388:	94 de       	rcall	.-728    	; 0x250b2 <__fp_rempio2>
   2538a:	0f 90       	pop	r0
   2538c:	07 fc       	sbrc	r0, 7
   2538e:	ee 5f       	subi	r30, 0xFE	; 254
   25390:	c8 ce       	rjmp	.-624    	; 0x25122 <__fp_sinus>
   25392:	11 f4       	brne	.+4      	; 0x25398 <sin+0x12>
   25394:	0e f4       	brtc	.+2      	; 0x25398 <sin+0x12>
   25396:	6b ce       	rjmp	.-810    	; 0x2506e <__fp_nan>
   25398:	6f c0       	rjmp	.+222    	; 0x25478 <__fp_mpack>

0002539a <sqrt>:
   2539a:	dc de       	rcall	.-584    	; 0x25154 <__fp_splitA>
   2539c:	d0 f3       	brcs	.-12     	; 0x25392 <sin+0xc>
   2539e:	99 23       	and	r25, r25
   253a0:	d9 f3       	breq	.-10     	; 0x25398 <sin+0x12>
   253a2:	ce f3       	brts	.-14     	; 0x25396 <sin+0x10>
   253a4:	9f 57       	subi	r25, 0x7F	; 127
   253a6:	55 0b       	sbc	r21, r21
   253a8:	87 ff       	sbrs	r24, 7
   253aa:	74 d0       	rcall	.+232    	; 0x25494 <__fp_norm2>
   253ac:	00 24       	eor	r0, r0
   253ae:	a0 e6       	ldi	r26, 0x60	; 96
   253b0:	40 ea       	ldi	r20, 0xA0	; 160
   253b2:	90 01       	movw	r18, r0
   253b4:	80 58       	subi	r24, 0x80	; 128
   253b6:	56 95       	lsr	r21
   253b8:	97 95       	ror	r25
   253ba:	28 f4       	brcc	.+10     	; 0x253c6 <sqrt+0x2c>
   253bc:	80 5c       	subi	r24, 0xC0	; 192
   253be:	66 0f       	add	r22, r22
   253c0:	77 1f       	adc	r23, r23
   253c2:	88 1f       	adc	r24, r24
   253c4:	20 f0       	brcs	.+8      	; 0x253ce <sqrt+0x34>
   253c6:	26 17       	cp	r18, r22
   253c8:	37 07       	cpc	r19, r23
   253ca:	48 07       	cpc	r20, r24
   253cc:	30 f4       	brcc	.+12     	; 0x253da <sqrt+0x40>
   253ce:	62 1b       	sub	r22, r18
   253d0:	73 0b       	sbc	r23, r19
   253d2:	84 0b       	sbc	r24, r20
   253d4:	20 29       	or	r18, r0
   253d6:	31 29       	or	r19, r1
   253d8:	4a 2b       	or	r20, r26
   253da:	a6 95       	lsr	r26
   253dc:	17 94       	ror	r1
   253de:	07 94       	ror	r0
   253e0:	20 25       	eor	r18, r0
   253e2:	31 25       	eor	r19, r1
   253e4:	4a 27       	eor	r20, r26
   253e6:	58 f7       	brcc	.-42     	; 0x253be <sqrt+0x24>
   253e8:	66 0f       	add	r22, r22
   253ea:	77 1f       	adc	r23, r23
   253ec:	88 1f       	adc	r24, r24
   253ee:	20 f0       	brcs	.+8      	; 0x253f8 <sqrt+0x5e>
   253f0:	26 17       	cp	r18, r22
   253f2:	37 07       	cpc	r19, r23
   253f4:	48 07       	cpc	r20, r24
   253f6:	30 f4       	brcc	.+12     	; 0x25404 <sqrt+0x6a>
   253f8:	62 0b       	sbc	r22, r18
   253fa:	73 0b       	sbc	r23, r19
   253fc:	84 0b       	sbc	r24, r20
   253fe:	20 0d       	add	r18, r0
   25400:	31 1d       	adc	r19, r1
   25402:	41 1d       	adc	r20, r1
   25404:	a0 95       	com	r26
   25406:	81 f7       	brne	.-32     	; 0x253e8 <sqrt+0x4e>
   25408:	b9 01       	movw	r22, r18
   2540a:	84 2f       	mov	r24, r20
   2540c:	91 58       	subi	r25, 0x81	; 129
   2540e:	88 0f       	add	r24, r24
   25410:	96 95       	lsr	r25
   25412:	87 95       	ror	r24
   25414:	08 95       	ret
   25416:	19 f4       	brne	.+6      	; 0x2541e <sqrt+0x84>
   25418:	0e f0       	brts	.+2      	; 0x2541c <sqrt+0x82>
   2541a:	23 ce       	rjmp	.-954    	; 0x25062 <__fp_inf>
   2541c:	b5 ce       	rjmp	.-662    	; 0x25188 <__fp_zero>
   2541e:	27 ce       	rjmp	.-946    	; 0x2506e <__fp_nan>

00025420 <exp>:
   25420:	99 de       	rcall	.-718    	; 0x25154 <__fp_splitA>
   25422:	c8 f3       	brcs	.-14     	; 0x25416 <sqrt+0x7c>
   25424:	96 38       	cpi	r25, 0x86	; 134
   25426:	c0 f7       	brcc	.-16     	; 0x25418 <sqrt+0x7e>
   25428:	07 f8       	bld	r0, 7
   2542a:	0f 92       	push	r0
   2542c:	e8 94       	clt
   2542e:	2b e3       	ldi	r18, 0x3B	; 59
   25430:	3a ea       	ldi	r19, 0xAA	; 170
   25432:	48 eb       	ldi	r20, 0xB8	; 184
   25434:	5f e7       	ldi	r21, 0x7F	; 127
   25436:	06 df       	rcall	.-500    	; 0x25244 <__mulsf3_pse>
   25438:	0f 92       	push	r0
   2543a:	0f 92       	push	r0
   2543c:	0f 92       	push	r0
   2543e:	4d b7       	in	r20, 0x3d	; 61
   25440:	5e b7       	in	r21, 0x3e	; 62
   25442:	0f 92       	push	r0
   25444:	a1 d0       	rcall	.+322    	; 0x25588 <modf>
   25446:	e6 eb       	ldi	r30, 0xB6	; 182
   25448:	f2 e0       	ldi	r31, 0x02	; 2
   2544a:	2b d0       	rcall	.+86     	; 0x254a2 <__fp_powser>
   2544c:	4f 91       	pop	r20
   2544e:	5f 91       	pop	r21
   25450:	ef 91       	pop	r30
   25452:	ff 91       	pop	r31
   25454:	e5 95       	asr	r30
   25456:	ee 1f       	adc	r30, r30
   25458:	ff 1f       	adc	r31, r31
   2545a:	49 f0       	breq	.+18     	; 0x2546e <exp+0x4e>
   2545c:	fe 57       	subi	r31, 0x7E	; 126
   2545e:	e0 68       	ori	r30, 0x80	; 128
   25460:	44 27       	eor	r20, r20
   25462:	ee 0f       	add	r30, r30
   25464:	44 1f       	adc	r20, r20
   25466:	fa 95       	dec	r31
   25468:	e1 f7       	brne	.-8      	; 0x25462 <exp+0x42>
   2546a:	41 95       	neg	r20
   2546c:	55 0b       	sbc	r21, r21
   2546e:	58 d0       	rcall	.+176    	; 0x25520 <ldexp>
   25470:	0f 90       	pop	r0
   25472:	07 fe       	sbrs	r0, 7
   25474:	4c c0       	rjmp	.+152    	; 0x2550e <inverse>
   25476:	08 95       	ret

00025478 <__fp_mpack>:
   25478:	9f 3f       	cpi	r25, 0xFF	; 255
   2547a:	31 f0       	breq	.+12     	; 0x25488 <__fp_mpack_finite+0xc>

0002547c <__fp_mpack_finite>:
   2547c:	91 50       	subi	r25, 0x01	; 1
   2547e:	20 f4       	brcc	.+8      	; 0x25488 <__fp_mpack_finite+0xc>
   25480:	87 95       	ror	r24
   25482:	77 95       	ror	r23
   25484:	67 95       	ror	r22
   25486:	b7 95       	ror	r27
   25488:	88 0f       	add	r24, r24
   2548a:	91 1d       	adc	r25, r1
   2548c:	96 95       	lsr	r25
   2548e:	87 95       	ror	r24
   25490:	97 f9       	bld	r25, 7
   25492:	08 95       	ret

00025494 <__fp_norm2>:
   25494:	91 50       	subi	r25, 0x01	; 1
   25496:	50 40       	sbci	r21, 0x00	; 0
   25498:	66 0f       	add	r22, r22
   2549a:	77 1f       	adc	r23, r23
   2549c:	88 1f       	adc	r24, r24
   2549e:	d2 f7       	brpl	.-12     	; 0x25494 <__fp_norm2>
   254a0:	08 95       	ret

000254a2 <__fp_powser>:
   254a2:	df 93       	push	r29
   254a4:	cf 93       	push	r28
   254a6:	1f 93       	push	r17
   254a8:	0f 93       	push	r16
   254aa:	ff 92       	push	r15
   254ac:	ef 92       	push	r14
   254ae:	df 92       	push	r13
   254b0:	7b 01       	movw	r14, r22
   254b2:	8c 01       	movw	r16, r24
   254b4:	68 94       	set
   254b6:	05 c0       	rjmp	.+10     	; 0x254c2 <__fp_powser+0x20>
   254b8:	da 2e       	mov	r13, r26
   254ba:	ef 01       	movw	r28, r30
   254bc:	c1 de       	rcall	.-638    	; 0x25240 <__mulsf3x>
   254be:	fe 01       	movw	r30, r28
   254c0:	e8 94       	clt
   254c2:	a5 91       	lpm	r26, Z+
   254c4:	25 91       	lpm	r18, Z+
   254c6:	35 91       	lpm	r19, Z+
   254c8:	45 91       	lpm	r20, Z+
   254ca:	55 91       	lpm	r21, Z+
   254cc:	ae f3       	brts	.-22     	; 0x254b8 <__fp_powser+0x16>
   254ce:	ef 01       	movw	r28, r30
   254d0:	fc db       	rcall	.-2056   	; 0x24cca <__addsf3x>
   254d2:	fe 01       	movw	r30, r28
   254d4:	97 01       	movw	r18, r14
   254d6:	a8 01       	movw	r20, r16
   254d8:	da 94       	dec	r13
   254da:	79 f7       	brne	.-34     	; 0x254ba <__fp_powser+0x18>
   254dc:	df 90       	pop	r13
   254de:	ef 90       	pop	r14
   254e0:	ff 90       	pop	r15
   254e2:	0f 91       	pop	r16
   254e4:	1f 91       	pop	r17
   254e6:	cf 91       	pop	r28
   254e8:	df 91       	pop	r29
   254ea:	08 95       	ret

000254ec <__fp_powsodd>:
   254ec:	9f 93       	push	r25
   254ee:	8f 93       	push	r24
   254f0:	7f 93       	push	r23
   254f2:	6f 93       	push	r22
   254f4:	ff 93       	push	r31
   254f6:	ef 93       	push	r30
   254f8:	9b 01       	movw	r18, r22
   254fa:	ac 01       	movw	r20, r24
   254fc:	95 de       	rcall	.-726    	; 0x25228 <__mulsf3>
   254fe:	ef 91       	pop	r30
   25500:	ff 91       	pop	r31
   25502:	cf df       	rcall	.-98     	; 0x254a2 <__fp_powser>
   25504:	2f 91       	pop	r18
   25506:	3f 91       	pop	r19
   25508:	4f 91       	pop	r20
   2550a:	5f 91       	pop	r21
   2550c:	8d ce       	rjmp	.-742    	; 0x25228 <__mulsf3>

0002550e <inverse>:
   2550e:	9b 01       	movw	r18, r22
   25510:	ac 01       	movw	r20, r24
   25512:	60 e0       	ldi	r22, 0x00	; 0
   25514:	70 e0       	ldi	r23, 0x00	; 0
   25516:	80 e8       	ldi	r24, 0x80	; 128
   25518:	9f e3       	ldi	r25, 0x3F	; 63
   2551a:	31 cc       	rjmp	.-1950   	; 0x24d7e <__divsf3>
   2551c:	a2 cd       	rjmp	.-1212   	; 0x25062 <__fp_inf>
   2551e:	ac cf       	rjmp	.-168    	; 0x25478 <__fp_mpack>

00025520 <ldexp>:
   25520:	19 de       	rcall	.-974    	; 0x25154 <__fp_splitA>
   25522:	e8 f3       	brcs	.-6      	; 0x2551e <inverse+0x10>
   25524:	99 23       	and	r25, r25
   25526:	d9 f3       	breq	.-10     	; 0x2551e <inverse+0x10>
   25528:	94 0f       	add	r25, r20
   2552a:	51 1d       	adc	r21, r1
   2552c:	bb f3       	brvs	.-18     	; 0x2551c <inverse+0xe>
   2552e:	91 50       	subi	r25, 0x01	; 1
   25530:	50 40       	sbci	r21, 0x00	; 0
   25532:	94 f0       	brlt	.+36     	; 0x25558 <ldexp+0x38>
   25534:	59 f0       	breq	.+22     	; 0x2554c <ldexp+0x2c>
   25536:	88 23       	and	r24, r24
   25538:	32 f0       	brmi	.+12     	; 0x25546 <ldexp+0x26>
   2553a:	66 0f       	add	r22, r22
   2553c:	77 1f       	adc	r23, r23
   2553e:	88 1f       	adc	r24, r24
   25540:	91 50       	subi	r25, 0x01	; 1
   25542:	50 40       	sbci	r21, 0x00	; 0
   25544:	c1 f7       	brne	.-16     	; 0x25536 <ldexp+0x16>
   25546:	9e 3f       	cpi	r25, 0xFE	; 254
   25548:	51 05       	cpc	r21, r1
   2554a:	44 f7       	brge	.-48     	; 0x2551c <inverse+0xe>
   2554c:	88 0f       	add	r24, r24
   2554e:	91 1d       	adc	r25, r1
   25550:	96 95       	lsr	r25
   25552:	87 95       	ror	r24
   25554:	97 f9       	bld	r25, 7
   25556:	08 95       	ret
   25558:	5f 3f       	cpi	r21, 0xFF	; 255
   2555a:	ac f0       	brlt	.+42     	; 0x25586 <ldexp+0x66>
   2555c:	98 3e       	cpi	r25, 0xE8	; 232
   2555e:	9c f0       	brlt	.+38     	; 0x25586 <ldexp+0x66>
   25560:	bb 27       	eor	r27, r27
   25562:	86 95       	lsr	r24
   25564:	77 95       	ror	r23
   25566:	67 95       	ror	r22
   25568:	b7 95       	ror	r27
   2556a:	08 f4       	brcc	.+2      	; 0x2556e <ldexp+0x4e>
   2556c:	b1 60       	ori	r27, 0x01	; 1
   2556e:	93 95       	inc	r25
   25570:	c1 f7       	brne	.-16     	; 0x25562 <ldexp+0x42>
   25572:	bb 0f       	add	r27, r27
   25574:	58 f7       	brcc	.-42     	; 0x2554c <ldexp+0x2c>
   25576:	11 f4       	brne	.+4      	; 0x2557c <ldexp+0x5c>
   25578:	60 ff       	sbrs	r22, 0
   2557a:	e8 cf       	rjmp	.-48     	; 0x2554c <ldexp+0x2c>
   2557c:	6f 5f       	subi	r22, 0xFF	; 255
   2557e:	7f 4f       	sbci	r23, 0xFF	; 255
   25580:	8f 4f       	sbci	r24, 0xFF	; 255
   25582:	9f 4f       	sbci	r25, 0xFF	; 255
   25584:	e3 cf       	rjmp	.-58     	; 0x2554c <ldexp+0x2c>
   25586:	01 ce       	rjmp	.-1022   	; 0x2518a <__fp_szero>

00025588 <modf>:
   25588:	fa 01       	movw	r30, r20
   2558a:	dc 01       	movw	r26, r24
   2558c:	aa 0f       	add	r26, r26
   2558e:	bb 1f       	adc	r27, r27
   25590:	9b 01       	movw	r18, r22
   25592:	ac 01       	movw	r20, r24
   25594:	bf 57       	subi	r27, 0x7F	; 127
   25596:	28 f4       	brcc	.+10     	; 0x255a2 <modf+0x1a>
   25598:	22 27       	eor	r18, r18
   2559a:	33 27       	eor	r19, r19
   2559c:	44 27       	eor	r20, r20
   2559e:	50 78       	andi	r21, 0x80	; 128
   255a0:	1f c0       	rjmp	.+62     	; 0x255e0 <modf+0x58>
   255a2:	b7 51       	subi	r27, 0x17	; 23
   255a4:	88 f4       	brcc	.+34     	; 0x255c8 <modf+0x40>
   255a6:	ab 2f       	mov	r26, r27
   255a8:	00 24       	eor	r0, r0
   255aa:	46 95       	lsr	r20
   255ac:	37 95       	ror	r19
   255ae:	27 95       	ror	r18
   255b0:	01 1c       	adc	r0, r1
   255b2:	a3 95       	inc	r26
   255b4:	d2 f3       	brmi	.-12     	; 0x255aa <modf+0x22>
   255b6:	00 20       	and	r0, r0
   255b8:	69 f0       	breq	.+26     	; 0x255d4 <modf+0x4c>
   255ba:	22 0f       	add	r18, r18
   255bc:	33 1f       	adc	r19, r19
   255be:	44 1f       	adc	r20, r20
   255c0:	b3 95       	inc	r27
   255c2:	da f3       	brmi	.-10     	; 0x255ba <modf+0x32>
   255c4:	0d d0       	rcall	.+26     	; 0x255e0 <modf+0x58>
   255c6:	6f cb       	rjmp	.-2338   	; 0x24ca6 <__subsf3>
   255c8:	61 30       	cpi	r22, 0x01	; 1
   255ca:	71 05       	cpc	r23, r1
   255cc:	a0 e8       	ldi	r26, 0x80	; 128
   255ce:	8a 07       	cpc	r24, r26
   255d0:	b9 46       	sbci	r27, 0x69	; 105
   255d2:	30 f4       	brcc	.+12     	; 0x255e0 <modf+0x58>
   255d4:	9b 01       	movw	r18, r22
   255d6:	ac 01       	movw	r20, r24
   255d8:	66 27       	eor	r22, r22
   255da:	77 27       	eor	r23, r23
   255dc:	88 27       	eor	r24, r24
   255de:	90 78       	andi	r25, 0x80	; 128
   255e0:	30 96       	adiw	r30, 0x00	; 0
   255e2:	21 f0       	breq	.+8      	; 0x255ec <modf+0x64>
   255e4:	20 83       	st	Z, r18
   255e6:	31 83       	std	Z+1, r19	; 0x01
   255e8:	42 83       	std	Z+2, r20	; 0x02
   255ea:	53 83       	std	Z+3, r21	; 0x03
   255ec:	08 95       	ret

000255ee <vfprintf>:
   255ee:	2f 92       	push	r2
   255f0:	3f 92       	push	r3
   255f2:	4f 92       	push	r4
   255f4:	5f 92       	push	r5
   255f6:	6f 92       	push	r6
   255f8:	7f 92       	push	r7
   255fa:	8f 92       	push	r8
   255fc:	9f 92       	push	r9
   255fe:	af 92       	push	r10
   25600:	bf 92       	push	r11
   25602:	cf 92       	push	r12
   25604:	df 92       	push	r13
   25606:	ef 92       	push	r14
   25608:	ff 92       	push	r15
   2560a:	0f 93       	push	r16
   2560c:	1f 93       	push	r17
   2560e:	cf 93       	push	r28
   25610:	df 93       	push	r29
   25612:	cd b7       	in	r28, 0x3d	; 61
   25614:	de b7       	in	r29, 0x3e	; 62
   25616:	60 97       	sbiw	r28, 0x10	; 16
   25618:	cd bf       	out	0x3d, r28	; 61
   2561a:	de bf       	out	0x3e, r29	; 62
   2561c:	7c 01       	movw	r14, r24
   2561e:	1b 01       	movw	r2, r22
   25620:	6a 01       	movw	r12, r20
   25622:	fc 01       	movw	r30, r24
   25624:	16 82       	std	Z+6, r1	; 0x06
   25626:	17 82       	std	Z+7, r1	; 0x07
   25628:	83 81       	ldd	r24, Z+3	; 0x03
   2562a:	81 ff       	sbrs	r24, 1
   2562c:	2b c3       	rjmp	.+1622   	; 0x25c84 <vfprintf+0x696>
   2562e:	9e 01       	movw	r18, r28
   25630:	2f 5f       	subi	r18, 0xFF	; 255
   25632:	3f 4f       	sbci	r19, 0xFF	; 255
   25634:	39 01       	movw	r6, r18
   25636:	f7 01       	movw	r30, r14
   25638:	93 81       	ldd	r25, Z+3	; 0x03
   2563a:	f1 01       	movw	r30, r2
   2563c:	93 fd       	sbrc	r25, 3
   2563e:	85 91       	lpm	r24, Z+
   25640:	93 ff       	sbrs	r25, 3
   25642:	81 91       	ld	r24, Z+
   25644:	1f 01       	movw	r2, r30
   25646:	88 23       	and	r24, r24
   25648:	09 f4       	brne	.+2      	; 0x2564c <vfprintf+0x5e>
   2564a:	18 c3       	rjmp	.+1584   	; 0x25c7c <vfprintf+0x68e>
   2564c:	85 32       	cpi	r24, 0x25	; 37
   2564e:	39 f4       	brne	.+14     	; 0x2565e <vfprintf+0x70>
   25650:	93 fd       	sbrc	r25, 3
   25652:	85 91       	lpm	r24, Z+
   25654:	93 ff       	sbrs	r25, 3
   25656:	81 91       	ld	r24, Z+
   25658:	1f 01       	movw	r2, r30
   2565a:	85 32       	cpi	r24, 0x25	; 37
   2565c:	39 f4       	brne	.+14     	; 0x2566c <vfprintf+0x7e>
   2565e:	b7 01       	movw	r22, r14
   25660:	90 e0       	ldi	r25, 0x00	; 0
   25662:	0f 94 e4 33 	call	0x267c8	; 0x267c8 <fputc>
   25666:	56 01       	movw	r10, r12
   25668:	65 01       	movw	r12, r10
   2566a:	e5 cf       	rjmp	.-54     	; 0x25636 <vfprintf+0x48>
   2566c:	10 e0       	ldi	r17, 0x00	; 0
   2566e:	51 2c       	mov	r5, r1
   25670:	91 2c       	mov	r9, r1
   25672:	ff e1       	ldi	r31, 0x1F	; 31
   25674:	f9 15       	cp	r31, r9
   25676:	d8 f0       	brcs	.+54     	; 0x256ae <vfprintf+0xc0>
   25678:	8b 32       	cpi	r24, 0x2B	; 43
   2567a:	79 f0       	breq	.+30     	; 0x2569a <vfprintf+0xac>
   2567c:	38 f4       	brcc	.+14     	; 0x2568c <vfprintf+0x9e>
   2567e:	80 32       	cpi	r24, 0x20	; 32
   25680:	79 f0       	breq	.+30     	; 0x256a0 <vfprintf+0xb2>
   25682:	83 32       	cpi	r24, 0x23	; 35
   25684:	a1 f4       	brne	.+40     	; 0x256ae <vfprintf+0xc0>
   25686:	f9 2d       	mov	r31, r9
   25688:	f0 61       	ori	r31, 0x10	; 16
   2568a:	2e c0       	rjmp	.+92     	; 0x256e8 <vfprintf+0xfa>
   2568c:	8d 32       	cpi	r24, 0x2D	; 45
   2568e:	61 f0       	breq	.+24     	; 0x256a8 <vfprintf+0xba>
   25690:	80 33       	cpi	r24, 0x30	; 48
   25692:	69 f4       	brne	.+26     	; 0x256ae <vfprintf+0xc0>
   25694:	29 2d       	mov	r18, r9
   25696:	21 60       	ori	r18, 0x01	; 1
   25698:	2d c0       	rjmp	.+90     	; 0x256f4 <vfprintf+0x106>
   2569a:	39 2d       	mov	r19, r9
   2569c:	32 60       	ori	r19, 0x02	; 2
   2569e:	93 2e       	mov	r9, r19
   256a0:	89 2d       	mov	r24, r9
   256a2:	84 60       	ori	r24, 0x04	; 4
   256a4:	98 2e       	mov	r9, r24
   256a6:	2a c0       	rjmp	.+84     	; 0x256fc <vfprintf+0x10e>
   256a8:	e9 2d       	mov	r30, r9
   256aa:	e8 60       	ori	r30, 0x08	; 8
   256ac:	15 c0       	rjmp	.+42     	; 0x256d8 <vfprintf+0xea>
   256ae:	97 fc       	sbrc	r9, 7
   256b0:	2d c0       	rjmp	.+90     	; 0x2570c <vfprintf+0x11e>
   256b2:	20 ed       	ldi	r18, 0xD0	; 208
   256b4:	28 0f       	add	r18, r24
   256b6:	2a 30       	cpi	r18, 0x0A	; 10
   256b8:	88 f4       	brcc	.+34     	; 0x256dc <vfprintf+0xee>
   256ba:	96 fe       	sbrs	r9, 6
   256bc:	06 c0       	rjmp	.+12     	; 0x256ca <vfprintf+0xdc>
   256be:	3a e0       	ldi	r19, 0x0A	; 10
   256c0:	13 9f       	mul	r17, r19
   256c2:	20 0d       	add	r18, r0
   256c4:	11 24       	eor	r1, r1
   256c6:	12 2f       	mov	r17, r18
   256c8:	19 c0       	rjmp	.+50     	; 0x256fc <vfprintf+0x10e>
   256ca:	8a e0       	ldi	r24, 0x0A	; 10
   256cc:	58 9e       	mul	r5, r24
   256ce:	20 0d       	add	r18, r0
   256d0:	11 24       	eor	r1, r1
   256d2:	52 2e       	mov	r5, r18
   256d4:	e9 2d       	mov	r30, r9
   256d6:	e0 62       	ori	r30, 0x20	; 32
   256d8:	9e 2e       	mov	r9, r30
   256da:	10 c0       	rjmp	.+32     	; 0x256fc <vfprintf+0x10e>
   256dc:	8e 32       	cpi	r24, 0x2E	; 46
   256de:	31 f4       	brne	.+12     	; 0x256ec <vfprintf+0xfe>
   256e0:	96 fc       	sbrc	r9, 6
   256e2:	cc c2       	rjmp	.+1432   	; 0x25c7c <vfprintf+0x68e>
   256e4:	f9 2d       	mov	r31, r9
   256e6:	f0 64       	ori	r31, 0x40	; 64
   256e8:	9f 2e       	mov	r9, r31
   256ea:	08 c0       	rjmp	.+16     	; 0x256fc <vfprintf+0x10e>
   256ec:	8c 36       	cpi	r24, 0x6C	; 108
   256ee:	21 f4       	brne	.+8      	; 0x256f8 <vfprintf+0x10a>
   256f0:	29 2d       	mov	r18, r9
   256f2:	20 68       	ori	r18, 0x80	; 128
   256f4:	92 2e       	mov	r9, r18
   256f6:	02 c0       	rjmp	.+4      	; 0x256fc <vfprintf+0x10e>
   256f8:	88 36       	cpi	r24, 0x68	; 104
   256fa:	41 f4       	brne	.+16     	; 0x2570c <vfprintf+0x11e>
   256fc:	f1 01       	movw	r30, r2
   256fe:	93 fd       	sbrc	r25, 3
   25700:	85 91       	lpm	r24, Z+
   25702:	93 ff       	sbrs	r25, 3
   25704:	81 91       	ld	r24, Z+
   25706:	1f 01       	movw	r2, r30
   25708:	81 11       	cpse	r24, r1
   2570a:	b3 cf       	rjmp	.-154    	; 0x25672 <vfprintf+0x84>
   2570c:	9b eb       	ldi	r25, 0xBB	; 187
   2570e:	98 0f       	add	r25, r24
   25710:	93 30       	cpi	r25, 0x03	; 3
   25712:	20 f4       	brcc	.+8      	; 0x2571c <vfprintf+0x12e>
   25714:	99 2d       	mov	r25, r9
   25716:	90 61       	ori	r25, 0x10	; 16
   25718:	80 5e       	subi	r24, 0xE0	; 224
   2571a:	07 c0       	rjmp	.+14     	; 0x2572a <vfprintf+0x13c>
   2571c:	9b e9       	ldi	r25, 0x9B	; 155
   2571e:	98 0f       	add	r25, r24
   25720:	93 30       	cpi	r25, 0x03	; 3
   25722:	08 f0       	brcs	.+2      	; 0x25726 <vfprintf+0x138>
   25724:	59 c1       	rjmp	.+690    	; 0x259d8 <vfprintf+0x3ea>
   25726:	99 2d       	mov	r25, r9
   25728:	9f 7e       	andi	r25, 0xEF	; 239
   2572a:	96 ff       	sbrs	r25, 6
   2572c:	16 e0       	ldi	r17, 0x06	; 6
   2572e:	9f 73       	andi	r25, 0x3F	; 63
   25730:	99 2e       	mov	r9, r25
   25732:	85 36       	cpi	r24, 0x65	; 101
   25734:	19 f4       	brne	.+6      	; 0x2573c <vfprintf+0x14e>
   25736:	90 64       	ori	r25, 0x40	; 64
   25738:	99 2e       	mov	r9, r25
   2573a:	08 c0       	rjmp	.+16     	; 0x2574c <vfprintf+0x15e>
   2573c:	86 36       	cpi	r24, 0x66	; 102
   2573e:	21 f4       	brne	.+8      	; 0x25748 <vfprintf+0x15a>
   25740:	39 2f       	mov	r19, r25
   25742:	30 68       	ori	r19, 0x80	; 128
   25744:	93 2e       	mov	r9, r19
   25746:	02 c0       	rjmp	.+4      	; 0x2574c <vfprintf+0x15e>
   25748:	11 11       	cpse	r17, r1
   2574a:	11 50       	subi	r17, 0x01	; 1
   2574c:	97 fe       	sbrs	r9, 7
   2574e:	07 c0       	rjmp	.+14     	; 0x2575e <vfprintf+0x170>
   25750:	1c 33       	cpi	r17, 0x3C	; 60
   25752:	50 f4       	brcc	.+20     	; 0x25768 <vfprintf+0x17a>
   25754:	44 24       	eor	r4, r4
   25756:	43 94       	inc	r4
   25758:	41 0e       	add	r4, r17
   2575a:	27 e0       	ldi	r18, 0x07	; 7
   2575c:	0b c0       	rjmp	.+22     	; 0x25774 <vfprintf+0x186>
   2575e:	18 30       	cpi	r17, 0x08	; 8
   25760:	38 f0       	brcs	.+14     	; 0x25770 <vfprintf+0x182>
   25762:	27 e0       	ldi	r18, 0x07	; 7
   25764:	17 e0       	ldi	r17, 0x07	; 7
   25766:	05 c0       	rjmp	.+10     	; 0x25772 <vfprintf+0x184>
   25768:	27 e0       	ldi	r18, 0x07	; 7
   2576a:	9c e3       	ldi	r25, 0x3C	; 60
   2576c:	49 2e       	mov	r4, r25
   2576e:	02 c0       	rjmp	.+4      	; 0x25774 <vfprintf+0x186>
   25770:	21 2f       	mov	r18, r17
   25772:	41 2c       	mov	r4, r1
   25774:	56 01       	movw	r10, r12
   25776:	84 e0       	ldi	r24, 0x04	; 4
   25778:	a8 0e       	add	r10, r24
   2577a:	b1 1c       	adc	r11, r1
   2577c:	f6 01       	movw	r30, r12
   2577e:	60 81       	ld	r22, Z
   25780:	71 81       	ldd	r23, Z+1	; 0x01
   25782:	82 81       	ldd	r24, Z+2	; 0x02
   25784:	93 81       	ldd	r25, Z+3	; 0x03
   25786:	04 2d       	mov	r16, r4
   25788:	a3 01       	movw	r20, r6
   2578a:	40 d6       	rcall	.+3200   	; 0x2640c <__ftoa_engine>
   2578c:	6c 01       	movw	r12, r24
   2578e:	f9 81       	ldd	r31, Y+1	; 0x01
   25790:	fc 87       	std	Y+12, r31	; 0x0c
   25792:	f0 ff       	sbrs	r31, 0
   25794:	02 c0       	rjmp	.+4      	; 0x2579a <vfprintf+0x1ac>
   25796:	f3 ff       	sbrs	r31, 3
   25798:	06 c0       	rjmp	.+12     	; 0x257a6 <vfprintf+0x1b8>
   2579a:	91 fc       	sbrc	r9, 1
   2579c:	06 c0       	rjmp	.+12     	; 0x257aa <vfprintf+0x1bc>
   2579e:	92 fe       	sbrs	r9, 2
   257a0:	06 c0       	rjmp	.+12     	; 0x257ae <vfprintf+0x1c0>
   257a2:	00 e2       	ldi	r16, 0x20	; 32
   257a4:	05 c0       	rjmp	.+10     	; 0x257b0 <vfprintf+0x1c2>
   257a6:	0d e2       	ldi	r16, 0x2D	; 45
   257a8:	03 c0       	rjmp	.+6      	; 0x257b0 <vfprintf+0x1c2>
   257aa:	0b e2       	ldi	r16, 0x2B	; 43
   257ac:	01 c0       	rjmp	.+2      	; 0x257b0 <vfprintf+0x1c2>
   257ae:	00 e0       	ldi	r16, 0x00	; 0
   257b0:	8c 85       	ldd	r24, Y+12	; 0x0c
   257b2:	8c 70       	andi	r24, 0x0C	; 12
   257b4:	19 f0       	breq	.+6      	; 0x257bc <vfprintf+0x1ce>
   257b6:	01 11       	cpse	r16, r1
   257b8:	43 c2       	rjmp	.+1158   	; 0x25c40 <vfprintf+0x652>
   257ba:	80 c2       	rjmp	.+1280   	; 0x25cbc <vfprintf+0x6ce>
   257bc:	97 fe       	sbrs	r9, 7
   257be:	10 c0       	rjmp	.+32     	; 0x257e0 <vfprintf+0x1f2>
   257c0:	4c 0c       	add	r4, r12
   257c2:	fc 85       	ldd	r31, Y+12	; 0x0c
   257c4:	f4 ff       	sbrs	r31, 4
   257c6:	04 c0       	rjmp	.+8      	; 0x257d0 <vfprintf+0x1e2>
   257c8:	8a 81       	ldd	r24, Y+2	; 0x02
   257ca:	81 33       	cpi	r24, 0x31	; 49
   257cc:	09 f4       	brne	.+2      	; 0x257d0 <vfprintf+0x1e2>
   257ce:	4a 94       	dec	r4
   257d0:	14 14       	cp	r1, r4
   257d2:	74 f5       	brge	.+92     	; 0x25830 <vfprintf+0x242>
   257d4:	28 e0       	ldi	r18, 0x08	; 8
   257d6:	24 15       	cp	r18, r4
   257d8:	78 f5       	brcc	.+94     	; 0x25838 <vfprintf+0x24a>
   257da:	88 e0       	ldi	r24, 0x08	; 8
   257dc:	48 2e       	mov	r4, r24
   257de:	2c c0       	rjmp	.+88     	; 0x25838 <vfprintf+0x24a>
   257e0:	96 fc       	sbrc	r9, 6
   257e2:	2a c0       	rjmp	.+84     	; 0x25838 <vfprintf+0x24a>
   257e4:	81 2f       	mov	r24, r17
   257e6:	90 e0       	ldi	r25, 0x00	; 0
   257e8:	8c 15       	cp	r24, r12
   257ea:	9d 05       	cpc	r25, r13
   257ec:	9c f0       	brlt	.+38     	; 0x25814 <vfprintf+0x226>
   257ee:	3c ef       	ldi	r19, 0xFC	; 252
   257f0:	c3 16       	cp	r12, r19
   257f2:	3f ef       	ldi	r19, 0xFF	; 255
   257f4:	d3 06       	cpc	r13, r19
   257f6:	74 f0       	brlt	.+28     	; 0x25814 <vfprintf+0x226>
   257f8:	89 2d       	mov	r24, r9
   257fa:	80 68       	ori	r24, 0x80	; 128
   257fc:	98 2e       	mov	r9, r24
   257fe:	0a c0       	rjmp	.+20     	; 0x25814 <vfprintf+0x226>
   25800:	e2 e0       	ldi	r30, 0x02	; 2
   25802:	f0 e0       	ldi	r31, 0x00	; 0
   25804:	ec 0f       	add	r30, r28
   25806:	fd 1f       	adc	r31, r29
   25808:	e1 0f       	add	r30, r17
   2580a:	f1 1d       	adc	r31, r1
   2580c:	80 81       	ld	r24, Z
   2580e:	80 33       	cpi	r24, 0x30	; 48
   25810:	19 f4       	brne	.+6      	; 0x25818 <vfprintf+0x22a>
   25812:	11 50       	subi	r17, 0x01	; 1
   25814:	11 11       	cpse	r17, r1
   25816:	f4 cf       	rjmp	.-24     	; 0x25800 <vfprintf+0x212>
   25818:	97 fe       	sbrs	r9, 7
   2581a:	0e c0       	rjmp	.+28     	; 0x25838 <vfprintf+0x24a>
   2581c:	44 24       	eor	r4, r4
   2581e:	43 94       	inc	r4
   25820:	41 0e       	add	r4, r17
   25822:	81 2f       	mov	r24, r17
   25824:	90 e0       	ldi	r25, 0x00	; 0
   25826:	c8 16       	cp	r12, r24
   25828:	d9 06       	cpc	r13, r25
   2582a:	2c f4       	brge	.+10     	; 0x25836 <vfprintf+0x248>
   2582c:	1c 19       	sub	r17, r12
   2582e:	04 c0       	rjmp	.+8      	; 0x25838 <vfprintf+0x24a>
   25830:	44 24       	eor	r4, r4
   25832:	43 94       	inc	r4
   25834:	01 c0       	rjmp	.+2      	; 0x25838 <vfprintf+0x24a>
   25836:	10 e0       	ldi	r17, 0x00	; 0
   25838:	97 fe       	sbrs	r9, 7
   2583a:	06 c0       	rjmp	.+12     	; 0x25848 <vfprintf+0x25a>
   2583c:	1c 14       	cp	r1, r12
   2583e:	1d 04       	cpc	r1, r13
   25840:	34 f4       	brge	.+12     	; 0x2584e <vfprintf+0x260>
   25842:	c6 01       	movw	r24, r12
   25844:	01 96       	adiw	r24, 0x01	; 1
   25846:	05 c0       	rjmp	.+10     	; 0x25852 <vfprintf+0x264>
   25848:	85 e0       	ldi	r24, 0x05	; 5
   2584a:	90 e0       	ldi	r25, 0x00	; 0
   2584c:	02 c0       	rjmp	.+4      	; 0x25852 <vfprintf+0x264>
   2584e:	81 e0       	ldi	r24, 0x01	; 1
   25850:	90 e0       	ldi	r25, 0x00	; 0
   25852:	01 11       	cpse	r16, r1
   25854:	01 96       	adiw	r24, 0x01	; 1
   25856:	11 23       	and	r17, r17
   25858:	31 f0       	breq	.+12     	; 0x25866 <vfprintf+0x278>
   2585a:	21 2f       	mov	r18, r17
   2585c:	30 e0       	ldi	r19, 0x00	; 0
   2585e:	2f 5f       	subi	r18, 0xFF	; 255
   25860:	3f 4f       	sbci	r19, 0xFF	; 255
   25862:	82 0f       	add	r24, r18
   25864:	93 1f       	adc	r25, r19
   25866:	25 2d       	mov	r18, r5
   25868:	30 e0       	ldi	r19, 0x00	; 0
   2586a:	82 17       	cp	r24, r18
   2586c:	93 07       	cpc	r25, r19
   2586e:	14 f4       	brge	.+4      	; 0x25874 <vfprintf+0x286>
   25870:	58 1a       	sub	r5, r24
   25872:	01 c0       	rjmp	.+2      	; 0x25876 <vfprintf+0x288>
   25874:	51 2c       	mov	r5, r1
   25876:	89 2d       	mov	r24, r9
   25878:	89 70       	andi	r24, 0x09	; 9
   2587a:	41 f4       	brne	.+16     	; 0x2588c <vfprintf+0x29e>
   2587c:	55 20       	and	r5, r5
   2587e:	31 f0       	breq	.+12     	; 0x2588c <vfprintf+0x29e>
   25880:	b7 01       	movw	r22, r14
   25882:	80 e2       	ldi	r24, 0x20	; 32
   25884:	90 e0       	ldi	r25, 0x00	; 0
   25886:	a0 d7       	rcall	.+3904   	; 0x267c8 <fputc>
   25888:	5a 94       	dec	r5
   2588a:	f8 cf       	rjmp	.-16     	; 0x2587c <vfprintf+0x28e>
   2588c:	00 23       	and	r16, r16
   2588e:	21 f0       	breq	.+8      	; 0x25898 <vfprintf+0x2aa>
   25890:	b7 01       	movw	r22, r14
   25892:	80 2f       	mov	r24, r16
   25894:	90 e0       	ldi	r25, 0x00	; 0
   25896:	98 d7       	rcall	.+3888   	; 0x267c8 <fputc>
   25898:	93 fc       	sbrc	r9, 3
   2589a:	08 c0       	rjmp	.+16     	; 0x258ac <vfprintf+0x2be>
   2589c:	55 20       	and	r5, r5
   2589e:	31 f0       	breq	.+12     	; 0x258ac <vfprintf+0x2be>
   258a0:	b7 01       	movw	r22, r14
   258a2:	80 e3       	ldi	r24, 0x30	; 48
   258a4:	90 e0       	ldi	r25, 0x00	; 0
   258a6:	90 d7       	rcall	.+3872   	; 0x267c8 <fputc>
   258a8:	5a 94       	dec	r5
   258aa:	f8 cf       	rjmp	.-16     	; 0x2589c <vfprintf+0x2ae>
   258ac:	97 fe       	sbrs	r9, 7
   258ae:	4a c0       	rjmp	.+148    	; 0x25944 <vfprintf+0x356>
   258b0:	46 01       	movw	r8, r12
   258b2:	d7 fe       	sbrs	r13, 7
   258b4:	02 c0       	rjmp	.+4      	; 0x258ba <vfprintf+0x2cc>
   258b6:	81 2c       	mov	r8, r1
   258b8:	91 2c       	mov	r9, r1
   258ba:	c6 01       	movw	r24, r12
   258bc:	88 19       	sub	r24, r8
   258be:	99 09       	sbc	r25, r9
   258c0:	f3 01       	movw	r30, r6
   258c2:	e8 0f       	add	r30, r24
   258c4:	f9 1f       	adc	r31, r25
   258c6:	ed 87       	std	Y+13, r30	; 0x0d
   258c8:	fe 87       	std	Y+14, r31	; 0x0e
   258ca:	96 01       	movw	r18, r12
   258cc:	24 19       	sub	r18, r4
   258ce:	31 09       	sbc	r19, r1
   258d0:	2f 87       	std	Y+15, r18	; 0x0f
   258d2:	38 8b       	std	Y+16, r19	; 0x10
   258d4:	01 2f       	mov	r16, r17
   258d6:	10 e0       	ldi	r17, 0x00	; 0
   258d8:	11 95       	neg	r17
   258da:	01 95       	neg	r16
   258dc:	11 09       	sbc	r17, r1
   258de:	3f ef       	ldi	r19, 0xFF	; 255
   258e0:	83 16       	cp	r8, r19
   258e2:	93 06       	cpc	r9, r19
   258e4:	21 f4       	brne	.+8      	; 0x258ee <vfprintf+0x300>
   258e6:	b7 01       	movw	r22, r14
   258e8:	8e e2       	ldi	r24, 0x2E	; 46
   258ea:	90 e0       	ldi	r25, 0x00	; 0
   258ec:	6d d7       	rcall	.+3802   	; 0x267c8 <fputc>
   258ee:	c8 14       	cp	r12, r8
   258f0:	d9 04       	cpc	r13, r9
   258f2:	4c f0       	brlt	.+18     	; 0x25906 <vfprintf+0x318>
   258f4:	8f 85       	ldd	r24, Y+15	; 0x0f
   258f6:	98 89       	ldd	r25, Y+16	; 0x10
   258f8:	88 15       	cp	r24, r8
   258fa:	99 05       	cpc	r25, r9
   258fc:	24 f4       	brge	.+8      	; 0x25906 <vfprintf+0x318>
   258fe:	ed 85       	ldd	r30, Y+13	; 0x0d
   25900:	fe 85       	ldd	r31, Y+14	; 0x0e
   25902:	81 81       	ldd	r24, Z+1	; 0x01
   25904:	01 c0       	rjmp	.+2      	; 0x25908 <vfprintf+0x31a>
   25906:	80 e3       	ldi	r24, 0x30	; 48
   25908:	f1 e0       	ldi	r31, 0x01	; 1
   2590a:	8f 1a       	sub	r8, r31
   2590c:	91 08       	sbc	r9, r1
   2590e:	2d 85       	ldd	r18, Y+13	; 0x0d
   25910:	3e 85       	ldd	r19, Y+14	; 0x0e
   25912:	2f 5f       	subi	r18, 0xFF	; 255
   25914:	3f 4f       	sbci	r19, 0xFF	; 255
   25916:	2d 87       	std	Y+13, r18	; 0x0d
   25918:	3e 87       	std	Y+14, r19	; 0x0e
   2591a:	80 16       	cp	r8, r16
   2591c:	91 06       	cpc	r9, r17
   2591e:	24 f0       	brlt	.+8      	; 0x25928 <vfprintf+0x33a>
   25920:	b7 01       	movw	r22, r14
   25922:	90 e0       	ldi	r25, 0x00	; 0
   25924:	51 d7       	rcall	.+3746   	; 0x267c8 <fputc>
   25926:	db cf       	rjmp	.-74     	; 0x258de <vfprintf+0x2f0>
   25928:	c8 14       	cp	r12, r8
   2592a:	d9 04       	cpc	r13, r9
   2592c:	41 f4       	brne	.+16     	; 0x2593e <vfprintf+0x350>
   2592e:	9a 81       	ldd	r25, Y+2	; 0x02
   25930:	96 33       	cpi	r25, 0x36	; 54
   25932:	20 f4       	brcc	.+8      	; 0x2593c <vfprintf+0x34e>
   25934:	95 33       	cpi	r25, 0x35	; 53
   25936:	19 f4       	brne	.+6      	; 0x2593e <vfprintf+0x350>
   25938:	3c 85       	ldd	r19, Y+12	; 0x0c
   2593a:	34 ff       	sbrs	r19, 4
   2593c:	81 e3       	ldi	r24, 0x31	; 49
   2593e:	b7 01       	movw	r22, r14
   25940:	90 e0       	ldi	r25, 0x00	; 0
   25942:	48 c0       	rjmp	.+144    	; 0x259d4 <vfprintf+0x3e6>
   25944:	8a 81       	ldd	r24, Y+2	; 0x02
   25946:	81 33       	cpi	r24, 0x31	; 49
   25948:	19 f0       	breq	.+6      	; 0x25950 <vfprintf+0x362>
   2594a:	9c 85       	ldd	r25, Y+12	; 0x0c
   2594c:	9f 7e       	andi	r25, 0xEF	; 239
   2594e:	9c 87       	std	Y+12, r25	; 0x0c
   25950:	b7 01       	movw	r22, r14
   25952:	90 e0       	ldi	r25, 0x00	; 0
   25954:	39 d7       	rcall	.+3698   	; 0x267c8 <fputc>
   25956:	11 11       	cpse	r17, r1
   25958:	05 c0       	rjmp	.+10     	; 0x25964 <vfprintf+0x376>
   2595a:	94 fc       	sbrc	r9, 4
   2595c:	16 c0       	rjmp	.+44     	; 0x2598a <vfprintf+0x39c>
   2595e:	85 e6       	ldi	r24, 0x65	; 101
   25960:	90 e0       	ldi	r25, 0x00	; 0
   25962:	15 c0       	rjmp	.+42     	; 0x2598e <vfprintf+0x3a0>
   25964:	b7 01       	movw	r22, r14
   25966:	8e e2       	ldi	r24, 0x2E	; 46
   25968:	90 e0       	ldi	r25, 0x00	; 0
   2596a:	2e d7       	rcall	.+3676   	; 0x267c8 <fputc>
   2596c:	1e 5f       	subi	r17, 0xFE	; 254
   2596e:	82 e0       	ldi	r24, 0x02	; 2
   25970:	01 e0       	ldi	r16, 0x01	; 1
   25972:	08 0f       	add	r16, r24
   25974:	f3 01       	movw	r30, r6
   25976:	e8 0f       	add	r30, r24
   25978:	f1 1d       	adc	r31, r1
   2597a:	80 81       	ld	r24, Z
   2597c:	b7 01       	movw	r22, r14
   2597e:	90 e0       	ldi	r25, 0x00	; 0
   25980:	23 d7       	rcall	.+3654   	; 0x267c8 <fputc>
   25982:	80 2f       	mov	r24, r16
   25984:	01 13       	cpse	r16, r17
   25986:	f4 cf       	rjmp	.-24     	; 0x25970 <vfprintf+0x382>
   25988:	e8 cf       	rjmp	.-48     	; 0x2595a <vfprintf+0x36c>
   2598a:	85 e4       	ldi	r24, 0x45	; 69
   2598c:	90 e0       	ldi	r25, 0x00	; 0
   2598e:	b7 01       	movw	r22, r14
   25990:	1b d7       	rcall	.+3638   	; 0x267c8 <fputc>
   25992:	d7 fc       	sbrc	r13, 7
   25994:	06 c0       	rjmp	.+12     	; 0x259a2 <vfprintf+0x3b4>
   25996:	c1 14       	cp	r12, r1
   25998:	d1 04       	cpc	r13, r1
   2599a:	41 f4       	brne	.+16     	; 0x259ac <vfprintf+0x3be>
   2599c:	ec 85       	ldd	r30, Y+12	; 0x0c
   2599e:	e4 ff       	sbrs	r30, 4
   259a0:	05 c0       	rjmp	.+10     	; 0x259ac <vfprintf+0x3be>
   259a2:	d1 94       	neg	r13
   259a4:	c1 94       	neg	r12
   259a6:	d1 08       	sbc	r13, r1
   259a8:	8d e2       	ldi	r24, 0x2D	; 45
   259aa:	01 c0       	rjmp	.+2      	; 0x259ae <vfprintf+0x3c0>
   259ac:	8b e2       	ldi	r24, 0x2B	; 43
   259ae:	b7 01       	movw	r22, r14
   259b0:	90 e0       	ldi	r25, 0x00	; 0
   259b2:	0a d7       	rcall	.+3604   	; 0x267c8 <fputc>
   259b4:	80 e3       	ldi	r24, 0x30	; 48
   259b6:	2a e0       	ldi	r18, 0x0A	; 10
   259b8:	c2 16       	cp	r12, r18
   259ba:	d1 04       	cpc	r13, r1
   259bc:	2c f0       	brlt	.+10     	; 0x259c8 <vfprintf+0x3da>
   259be:	8f 5f       	subi	r24, 0xFF	; 255
   259c0:	fa e0       	ldi	r31, 0x0A	; 10
   259c2:	cf 1a       	sub	r12, r31
   259c4:	d1 08       	sbc	r13, r1
   259c6:	f7 cf       	rjmp	.-18     	; 0x259b6 <vfprintf+0x3c8>
   259c8:	b7 01       	movw	r22, r14
   259ca:	90 e0       	ldi	r25, 0x00	; 0
   259cc:	fd d6       	rcall	.+3578   	; 0x267c8 <fputc>
   259ce:	b7 01       	movw	r22, r14
   259d0:	c6 01       	movw	r24, r12
   259d2:	c0 96       	adiw	r24, 0x30	; 48
   259d4:	f9 d6       	rcall	.+3570   	; 0x267c8 <fputc>
   259d6:	49 c1       	rjmp	.+658    	; 0x25c6a <vfprintf+0x67c>
   259d8:	83 36       	cpi	r24, 0x63	; 99
   259da:	31 f0       	breq	.+12     	; 0x259e8 <vfprintf+0x3fa>
   259dc:	83 37       	cpi	r24, 0x73	; 115
   259de:	79 f0       	breq	.+30     	; 0x259fe <vfprintf+0x410>
   259e0:	83 35       	cpi	r24, 0x53	; 83
   259e2:	09 f0       	breq	.+2      	; 0x259e6 <vfprintf+0x3f8>
   259e4:	52 c0       	rjmp	.+164    	; 0x25a8a <vfprintf+0x49c>
   259e6:	1f c0       	rjmp	.+62     	; 0x25a26 <vfprintf+0x438>
   259e8:	56 01       	movw	r10, r12
   259ea:	32 e0       	ldi	r19, 0x02	; 2
   259ec:	a3 0e       	add	r10, r19
   259ee:	b1 1c       	adc	r11, r1
   259f0:	f6 01       	movw	r30, r12
   259f2:	80 81       	ld	r24, Z
   259f4:	89 83       	std	Y+1, r24	; 0x01
   259f6:	01 e0       	ldi	r16, 0x01	; 1
   259f8:	10 e0       	ldi	r17, 0x00	; 0
   259fa:	63 01       	movw	r12, r6
   259fc:	11 c0       	rjmp	.+34     	; 0x25a20 <vfprintf+0x432>
   259fe:	56 01       	movw	r10, r12
   25a00:	f2 e0       	ldi	r31, 0x02	; 2
   25a02:	af 0e       	add	r10, r31
   25a04:	b1 1c       	adc	r11, r1
   25a06:	f6 01       	movw	r30, r12
   25a08:	c0 80       	ld	r12, Z
   25a0a:	d1 80       	ldd	r13, Z+1	; 0x01
   25a0c:	96 fe       	sbrs	r9, 6
   25a0e:	03 c0       	rjmp	.+6      	; 0x25a16 <vfprintf+0x428>
   25a10:	61 2f       	mov	r22, r17
   25a12:	70 e0       	ldi	r23, 0x00	; 0
   25a14:	02 c0       	rjmp	.+4      	; 0x25a1a <vfprintf+0x42c>
   25a16:	6f ef       	ldi	r22, 0xFF	; 255
   25a18:	7f ef       	ldi	r23, 0xFF	; 255
   25a1a:	c6 01       	movw	r24, r12
   25a1c:	63 d6       	rcall	.+3270   	; 0x266e4 <strnlen>
   25a1e:	8c 01       	movw	r16, r24
   25a20:	f9 2d       	mov	r31, r9
   25a22:	ff 77       	andi	r31, 0x7F	; 127
   25a24:	13 c0       	rjmp	.+38     	; 0x25a4c <vfprintf+0x45e>
   25a26:	56 01       	movw	r10, r12
   25a28:	22 e0       	ldi	r18, 0x02	; 2
   25a2a:	a2 0e       	add	r10, r18
   25a2c:	b1 1c       	adc	r11, r1
   25a2e:	f6 01       	movw	r30, r12
   25a30:	c0 80       	ld	r12, Z
   25a32:	d1 80       	ldd	r13, Z+1	; 0x01
   25a34:	96 fe       	sbrs	r9, 6
   25a36:	03 c0       	rjmp	.+6      	; 0x25a3e <vfprintf+0x450>
   25a38:	61 2f       	mov	r22, r17
   25a3a:	70 e0       	ldi	r23, 0x00	; 0
   25a3c:	02 c0       	rjmp	.+4      	; 0x25a42 <vfprintf+0x454>
   25a3e:	6f ef       	ldi	r22, 0xFF	; 255
   25a40:	7f ef       	ldi	r23, 0xFF	; 255
   25a42:	c6 01       	movw	r24, r12
   25a44:	f9 d5       	rcall	.+3058   	; 0x26638 <strnlen_P>
   25a46:	8c 01       	movw	r16, r24
   25a48:	f9 2d       	mov	r31, r9
   25a4a:	f0 68       	ori	r31, 0x80	; 128
   25a4c:	9f 2e       	mov	r9, r31
   25a4e:	f3 fd       	sbrc	r31, 3
   25a50:	18 c0       	rjmp	.+48     	; 0x25a82 <vfprintf+0x494>
   25a52:	85 2d       	mov	r24, r5
   25a54:	90 e0       	ldi	r25, 0x00	; 0
   25a56:	08 17       	cp	r16, r24
   25a58:	19 07       	cpc	r17, r25
   25a5a:	98 f4       	brcc	.+38     	; 0x25a82 <vfprintf+0x494>
   25a5c:	b7 01       	movw	r22, r14
   25a5e:	80 e2       	ldi	r24, 0x20	; 32
   25a60:	90 e0       	ldi	r25, 0x00	; 0
   25a62:	b2 d6       	rcall	.+3428   	; 0x267c8 <fputc>
   25a64:	5a 94       	dec	r5
   25a66:	f5 cf       	rjmp	.-22     	; 0x25a52 <vfprintf+0x464>
   25a68:	f6 01       	movw	r30, r12
   25a6a:	97 fc       	sbrc	r9, 7
   25a6c:	85 91       	lpm	r24, Z+
   25a6e:	97 fe       	sbrs	r9, 7
   25a70:	81 91       	ld	r24, Z+
   25a72:	6f 01       	movw	r12, r30
   25a74:	b7 01       	movw	r22, r14
   25a76:	90 e0       	ldi	r25, 0x00	; 0
   25a78:	a7 d6       	rcall	.+3406   	; 0x267c8 <fputc>
   25a7a:	51 10       	cpse	r5, r1
   25a7c:	5a 94       	dec	r5
   25a7e:	01 50       	subi	r16, 0x01	; 1
   25a80:	11 09       	sbc	r17, r1
   25a82:	01 15       	cp	r16, r1
   25a84:	11 05       	cpc	r17, r1
   25a86:	81 f7       	brne	.-32     	; 0x25a68 <vfprintf+0x47a>
   25a88:	f0 c0       	rjmp	.+480    	; 0x25c6a <vfprintf+0x67c>
   25a8a:	84 36       	cpi	r24, 0x64	; 100
   25a8c:	11 f0       	breq	.+4      	; 0x25a92 <vfprintf+0x4a4>
   25a8e:	89 36       	cpi	r24, 0x69	; 105
   25a90:	59 f5       	brne	.+86     	; 0x25ae8 <vfprintf+0x4fa>
   25a92:	56 01       	movw	r10, r12
   25a94:	97 fe       	sbrs	r9, 7
   25a96:	09 c0       	rjmp	.+18     	; 0x25aaa <vfprintf+0x4bc>
   25a98:	24 e0       	ldi	r18, 0x04	; 4
   25a9a:	a2 0e       	add	r10, r18
   25a9c:	b1 1c       	adc	r11, r1
   25a9e:	f6 01       	movw	r30, r12
   25aa0:	60 81       	ld	r22, Z
   25aa2:	71 81       	ldd	r23, Z+1	; 0x01
   25aa4:	82 81       	ldd	r24, Z+2	; 0x02
   25aa6:	93 81       	ldd	r25, Z+3	; 0x03
   25aa8:	0a c0       	rjmp	.+20     	; 0x25abe <vfprintf+0x4d0>
   25aaa:	f2 e0       	ldi	r31, 0x02	; 2
   25aac:	af 0e       	add	r10, r31
   25aae:	b1 1c       	adc	r11, r1
   25ab0:	f6 01       	movw	r30, r12
   25ab2:	60 81       	ld	r22, Z
   25ab4:	71 81       	ldd	r23, Z+1	; 0x01
   25ab6:	07 2e       	mov	r0, r23
   25ab8:	00 0c       	add	r0, r0
   25aba:	88 0b       	sbc	r24, r24
   25abc:	99 0b       	sbc	r25, r25
   25abe:	f9 2d       	mov	r31, r9
   25ac0:	ff 76       	andi	r31, 0x6F	; 111
   25ac2:	9f 2e       	mov	r9, r31
   25ac4:	97 ff       	sbrs	r25, 7
   25ac6:	09 c0       	rjmp	.+18     	; 0x25ada <vfprintf+0x4ec>
   25ac8:	90 95       	com	r25
   25aca:	80 95       	com	r24
   25acc:	70 95       	com	r23
   25ace:	61 95       	neg	r22
   25ad0:	7f 4f       	sbci	r23, 0xFF	; 255
   25ad2:	8f 4f       	sbci	r24, 0xFF	; 255
   25ad4:	9f 4f       	sbci	r25, 0xFF	; 255
   25ad6:	f0 68       	ori	r31, 0x80	; 128
   25ad8:	9f 2e       	mov	r9, r31
   25ada:	2a e0       	ldi	r18, 0x0A	; 10
   25adc:	30 e0       	ldi	r19, 0x00	; 0
   25ade:	a3 01       	movw	r20, r6
   25ae0:	2a d7       	rcall	.+3668   	; 0x26936 <__ultoa_invert>
   25ae2:	c8 2e       	mov	r12, r24
   25ae4:	c6 18       	sub	r12, r6
   25ae6:	3e c0       	rjmp	.+124    	; 0x25b64 <vfprintf+0x576>
   25ae8:	09 2d       	mov	r16, r9
   25aea:	85 37       	cpi	r24, 0x75	; 117
   25aec:	21 f4       	brne	.+8      	; 0x25af6 <vfprintf+0x508>
   25aee:	0f 7e       	andi	r16, 0xEF	; 239
   25af0:	2a e0       	ldi	r18, 0x0A	; 10
   25af2:	30 e0       	ldi	r19, 0x00	; 0
   25af4:	1d c0       	rjmp	.+58     	; 0x25b30 <vfprintf+0x542>
   25af6:	09 7f       	andi	r16, 0xF9	; 249
   25af8:	8f 36       	cpi	r24, 0x6F	; 111
   25afa:	91 f0       	breq	.+36     	; 0x25b20 <vfprintf+0x532>
   25afc:	18 f4       	brcc	.+6      	; 0x25b04 <vfprintf+0x516>
   25afe:	88 35       	cpi	r24, 0x58	; 88
   25b00:	59 f0       	breq	.+22     	; 0x25b18 <vfprintf+0x52a>
   25b02:	bc c0       	rjmp	.+376    	; 0x25c7c <vfprintf+0x68e>
   25b04:	80 37       	cpi	r24, 0x70	; 112
   25b06:	19 f0       	breq	.+6      	; 0x25b0e <vfprintf+0x520>
   25b08:	88 37       	cpi	r24, 0x78	; 120
   25b0a:	11 f0       	breq	.+4      	; 0x25b10 <vfprintf+0x522>
   25b0c:	b7 c0       	rjmp	.+366    	; 0x25c7c <vfprintf+0x68e>
   25b0e:	00 61       	ori	r16, 0x10	; 16
   25b10:	04 ff       	sbrs	r16, 4
   25b12:	09 c0       	rjmp	.+18     	; 0x25b26 <vfprintf+0x538>
   25b14:	04 60       	ori	r16, 0x04	; 4
   25b16:	07 c0       	rjmp	.+14     	; 0x25b26 <vfprintf+0x538>
   25b18:	94 fe       	sbrs	r9, 4
   25b1a:	08 c0       	rjmp	.+16     	; 0x25b2c <vfprintf+0x53e>
   25b1c:	06 60       	ori	r16, 0x06	; 6
   25b1e:	06 c0       	rjmp	.+12     	; 0x25b2c <vfprintf+0x53e>
   25b20:	28 e0       	ldi	r18, 0x08	; 8
   25b22:	30 e0       	ldi	r19, 0x00	; 0
   25b24:	05 c0       	rjmp	.+10     	; 0x25b30 <vfprintf+0x542>
   25b26:	20 e1       	ldi	r18, 0x10	; 16
   25b28:	30 e0       	ldi	r19, 0x00	; 0
   25b2a:	02 c0       	rjmp	.+4      	; 0x25b30 <vfprintf+0x542>
   25b2c:	20 e1       	ldi	r18, 0x10	; 16
   25b2e:	32 e0       	ldi	r19, 0x02	; 2
   25b30:	56 01       	movw	r10, r12
   25b32:	07 ff       	sbrs	r16, 7
   25b34:	09 c0       	rjmp	.+18     	; 0x25b48 <vfprintf+0x55a>
   25b36:	84 e0       	ldi	r24, 0x04	; 4
   25b38:	a8 0e       	add	r10, r24
   25b3a:	b1 1c       	adc	r11, r1
   25b3c:	f6 01       	movw	r30, r12
   25b3e:	60 81       	ld	r22, Z
   25b40:	71 81       	ldd	r23, Z+1	; 0x01
   25b42:	82 81       	ldd	r24, Z+2	; 0x02
   25b44:	93 81       	ldd	r25, Z+3	; 0x03
   25b46:	08 c0       	rjmp	.+16     	; 0x25b58 <vfprintf+0x56a>
   25b48:	f2 e0       	ldi	r31, 0x02	; 2
   25b4a:	af 0e       	add	r10, r31
   25b4c:	b1 1c       	adc	r11, r1
   25b4e:	f6 01       	movw	r30, r12
   25b50:	60 81       	ld	r22, Z
   25b52:	71 81       	ldd	r23, Z+1	; 0x01
   25b54:	80 e0       	ldi	r24, 0x00	; 0
   25b56:	90 e0       	ldi	r25, 0x00	; 0
   25b58:	a3 01       	movw	r20, r6
   25b5a:	ed d6       	rcall	.+3546   	; 0x26936 <__ultoa_invert>
   25b5c:	c8 2e       	mov	r12, r24
   25b5e:	c6 18       	sub	r12, r6
   25b60:	0f 77       	andi	r16, 0x7F	; 127
   25b62:	90 2e       	mov	r9, r16
   25b64:	96 fe       	sbrs	r9, 6
   25b66:	0b c0       	rjmp	.+22     	; 0x25b7e <vfprintf+0x590>
   25b68:	09 2d       	mov	r16, r9
   25b6a:	0e 7f       	andi	r16, 0xFE	; 254
   25b6c:	c1 16       	cp	r12, r17
   25b6e:	50 f4       	brcc	.+20     	; 0x25b84 <vfprintf+0x596>
   25b70:	94 fe       	sbrs	r9, 4
   25b72:	0a c0       	rjmp	.+20     	; 0x25b88 <vfprintf+0x59a>
   25b74:	92 fc       	sbrc	r9, 2
   25b76:	08 c0       	rjmp	.+16     	; 0x25b88 <vfprintf+0x59a>
   25b78:	09 2d       	mov	r16, r9
   25b7a:	0e 7e       	andi	r16, 0xEE	; 238
   25b7c:	05 c0       	rjmp	.+10     	; 0x25b88 <vfprintf+0x59a>
   25b7e:	dc 2c       	mov	r13, r12
   25b80:	09 2d       	mov	r16, r9
   25b82:	03 c0       	rjmp	.+6      	; 0x25b8a <vfprintf+0x59c>
   25b84:	dc 2c       	mov	r13, r12
   25b86:	01 c0       	rjmp	.+2      	; 0x25b8a <vfprintf+0x59c>
   25b88:	d1 2e       	mov	r13, r17
   25b8a:	04 ff       	sbrs	r16, 4
   25b8c:	0d c0       	rjmp	.+26     	; 0x25ba8 <vfprintf+0x5ba>
   25b8e:	fe 01       	movw	r30, r28
   25b90:	ec 0d       	add	r30, r12
   25b92:	f1 1d       	adc	r31, r1
   25b94:	80 81       	ld	r24, Z
   25b96:	80 33       	cpi	r24, 0x30	; 48
   25b98:	11 f4       	brne	.+4      	; 0x25b9e <vfprintf+0x5b0>
   25b9a:	09 7e       	andi	r16, 0xE9	; 233
   25b9c:	09 c0       	rjmp	.+18     	; 0x25bb0 <vfprintf+0x5c2>
   25b9e:	02 ff       	sbrs	r16, 2
   25ba0:	06 c0       	rjmp	.+12     	; 0x25bae <vfprintf+0x5c0>
   25ba2:	d3 94       	inc	r13
   25ba4:	d3 94       	inc	r13
   25ba6:	04 c0       	rjmp	.+8      	; 0x25bb0 <vfprintf+0x5c2>
   25ba8:	80 2f       	mov	r24, r16
   25baa:	86 78       	andi	r24, 0x86	; 134
   25bac:	09 f0       	breq	.+2      	; 0x25bb0 <vfprintf+0x5c2>
   25bae:	d3 94       	inc	r13
   25bb0:	03 fd       	sbrc	r16, 3
   25bb2:	10 c0       	rjmp	.+32     	; 0x25bd4 <vfprintf+0x5e6>
   25bb4:	00 ff       	sbrs	r16, 0
   25bb6:	06 c0       	rjmp	.+12     	; 0x25bc4 <vfprintf+0x5d6>
   25bb8:	1c 2d       	mov	r17, r12
   25bba:	d5 14       	cp	r13, r5
   25bbc:	78 f4       	brcc	.+30     	; 0x25bdc <vfprintf+0x5ee>
   25bbe:	15 0d       	add	r17, r5
   25bc0:	1d 19       	sub	r17, r13
   25bc2:	0c c0       	rjmp	.+24     	; 0x25bdc <vfprintf+0x5ee>
   25bc4:	d5 14       	cp	r13, r5
   25bc6:	50 f4       	brcc	.+20     	; 0x25bdc <vfprintf+0x5ee>
   25bc8:	b7 01       	movw	r22, r14
   25bca:	80 e2       	ldi	r24, 0x20	; 32
   25bcc:	90 e0       	ldi	r25, 0x00	; 0
   25bce:	fc d5       	rcall	.+3064   	; 0x267c8 <fputc>
   25bd0:	d3 94       	inc	r13
   25bd2:	f8 cf       	rjmp	.-16     	; 0x25bc4 <vfprintf+0x5d6>
   25bd4:	d5 14       	cp	r13, r5
   25bd6:	10 f4       	brcc	.+4      	; 0x25bdc <vfprintf+0x5ee>
   25bd8:	5d 18       	sub	r5, r13
   25bda:	01 c0       	rjmp	.+2      	; 0x25bde <vfprintf+0x5f0>
   25bdc:	51 2c       	mov	r5, r1
   25bde:	04 ff       	sbrs	r16, 4
   25be0:	0f c0       	rjmp	.+30     	; 0x25c00 <vfprintf+0x612>
   25be2:	b7 01       	movw	r22, r14
   25be4:	80 e3       	ldi	r24, 0x30	; 48
   25be6:	90 e0       	ldi	r25, 0x00	; 0
   25be8:	ef d5       	rcall	.+3038   	; 0x267c8 <fputc>
   25bea:	02 ff       	sbrs	r16, 2
   25bec:	16 c0       	rjmp	.+44     	; 0x25c1a <vfprintf+0x62c>
   25bee:	01 fd       	sbrc	r16, 1
   25bf0:	03 c0       	rjmp	.+6      	; 0x25bf8 <vfprintf+0x60a>
   25bf2:	88 e7       	ldi	r24, 0x78	; 120
   25bf4:	90 e0       	ldi	r25, 0x00	; 0
   25bf6:	02 c0       	rjmp	.+4      	; 0x25bfc <vfprintf+0x60e>
   25bf8:	88 e5       	ldi	r24, 0x58	; 88
   25bfa:	90 e0       	ldi	r25, 0x00	; 0
   25bfc:	b7 01       	movw	r22, r14
   25bfe:	0c c0       	rjmp	.+24     	; 0x25c18 <vfprintf+0x62a>
   25c00:	80 2f       	mov	r24, r16
   25c02:	86 78       	andi	r24, 0x86	; 134
   25c04:	51 f0       	breq	.+20     	; 0x25c1a <vfprintf+0x62c>
   25c06:	01 ff       	sbrs	r16, 1
   25c08:	02 c0       	rjmp	.+4      	; 0x25c0e <vfprintf+0x620>
   25c0a:	8b e2       	ldi	r24, 0x2B	; 43
   25c0c:	01 c0       	rjmp	.+2      	; 0x25c10 <vfprintf+0x622>
   25c0e:	80 e2       	ldi	r24, 0x20	; 32
   25c10:	07 fd       	sbrc	r16, 7
   25c12:	8d e2       	ldi	r24, 0x2D	; 45
   25c14:	b7 01       	movw	r22, r14
   25c16:	90 e0       	ldi	r25, 0x00	; 0
   25c18:	d7 d5       	rcall	.+2990   	; 0x267c8 <fputc>
   25c1a:	c1 16       	cp	r12, r17
   25c1c:	30 f4       	brcc	.+12     	; 0x25c2a <vfprintf+0x63c>
   25c1e:	b7 01       	movw	r22, r14
   25c20:	80 e3       	ldi	r24, 0x30	; 48
   25c22:	90 e0       	ldi	r25, 0x00	; 0
   25c24:	d1 d5       	rcall	.+2978   	; 0x267c8 <fputc>
   25c26:	11 50       	subi	r17, 0x01	; 1
   25c28:	f8 cf       	rjmp	.-16     	; 0x25c1a <vfprintf+0x62c>
   25c2a:	ca 94       	dec	r12
   25c2c:	f3 01       	movw	r30, r6
   25c2e:	ec 0d       	add	r30, r12
   25c30:	f1 1d       	adc	r31, r1
   25c32:	80 81       	ld	r24, Z
   25c34:	b7 01       	movw	r22, r14
   25c36:	90 e0       	ldi	r25, 0x00	; 0
   25c38:	c7 d5       	rcall	.+2958   	; 0x267c8 <fputc>
   25c3a:	c1 10       	cpse	r12, r1
   25c3c:	f6 cf       	rjmp	.-20     	; 0x25c2a <vfprintf+0x63c>
   25c3e:	15 c0       	rjmp	.+42     	; 0x25c6a <vfprintf+0x67c>
   25c40:	f4 e0       	ldi	r31, 0x04	; 4
   25c42:	f5 15       	cp	r31, r5
   25c44:	50 f5       	brcc	.+84     	; 0x25c9a <vfprintf+0x6ac>
   25c46:	84 e0       	ldi	r24, 0x04	; 4
   25c48:	58 1a       	sub	r5, r24
   25c4a:	93 fe       	sbrs	r9, 3
   25c4c:	1e c0       	rjmp	.+60     	; 0x25c8a <vfprintf+0x69c>
   25c4e:	01 11       	cpse	r16, r1
   25c50:	25 c0       	rjmp	.+74     	; 0x25c9c <vfprintf+0x6ae>
   25c52:	2c 85       	ldd	r18, Y+12	; 0x0c
   25c54:	23 ff       	sbrs	r18, 3
   25c56:	27 c0       	rjmp	.+78     	; 0x25ca6 <vfprintf+0x6b8>
   25c58:	02 e2       	ldi	r16, 0x22	; 34
   25c5a:	13 e0       	ldi	r17, 0x03	; 3
   25c5c:	39 2d       	mov	r19, r9
   25c5e:	30 71       	andi	r19, 0x10	; 16
   25c60:	93 2e       	mov	r9, r19
   25c62:	f8 01       	movw	r30, r16
   25c64:	84 91       	lpm	r24, Z
   25c66:	81 11       	cpse	r24, r1
   25c68:	21 c0       	rjmp	.+66     	; 0x25cac <vfprintf+0x6be>
   25c6a:	55 20       	and	r5, r5
   25c6c:	09 f4       	brne	.+2      	; 0x25c70 <vfprintf+0x682>
   25c6e:	fc cc       	rjmp	.-1544   	; 0x25668 <vfprintf+0x7a>
   25c70:	b7 01       	movw	r22, r14
   25c72:	80 e2       	ldi	r24, 0x20	; 32
   25c74:	90 e0       	ldi	r25, 0x00	; 0
   25c76:	a8 d5       	rcall	.+2896   	; 0x267c8 <fputc>
   25c78:	5a 94       	dec	r5
   25c7a:	f7 cf       	rjmp	.-18     	; 0x25c6a <vfprintf+0x67c>
   25c7c:	f7 01       	movw	r30, r14
   25c7e:	86 81       	ldd	r24, Z+6	; 0x06
   25c80:	97 81       	ldd	r25, Z+7	; 0x07
   25c82:	23 c0       	rjmp	.+70     	; 0x25cca <vfprintf+0x6dc>
   25c84:	8f ef       	ldi	r24, 0xFF	; 255
   25c86:	9f ef       	ldi	r25, 0xFF	; 255
   25c88:	20 c0       	rjmp	.+64     	; 0x25cca <vfprintf+0x6dc>
   25c8a:	b7 01       	movw	r22, r14
   25c8c:	80 e2       	ldi	r24, 0x20	; 32
   25c8e:	90 e0       	ldi	r25, 0x00	; 0
   25c90:	9b d5       	rcall	.+2870   	; 0x267c8 <fputc>
   25c92:	5a 94       	dec	r5
   25c94:	51 10       	cpse	r5, r1
   25c96:	f9 cf       	rjmp	.-14     	; 0x25c8a <vfprintf+0x69c>
   25c98:	da cf       	rjmp	.-76     	; 0x25c4e <vfprintf+0x660>
   25c9a:	51 2c       	mov	r5, r1
   25c9c:	b7 01       	movw	r22, r14
   25c9e:	80 2f       	mov	r24, r16
   25ca0:	90 e0       	ldi	r25, 0x00	; 0
   25ca2:	92 d5       	rcall	.+2852   	; 0x267c8 <fputc>
   25ca4:	d6 cf       	rjmp	.-84     	; 0x25c52 <vfprintf+0x664>
   25ca6:	06 e2       	ldi	r16, 0x26	; 38
   25ca8:	13 e0       	ldi	r17, 0x03	; 3
   25caa:	d8 cf       	rjmp	.-80     	; 0x25c5c <vfprintf+0x66e>
   25cac:	91 10       	cpse	r9, r1
   25cae:	80 52       	subi	r24, 0x20	; 32
   25cb0:	b7 01       	movw	r22, r14
   25cb2:	90 e0       	ldi	r25, 0x00	; 0
   25cb4:	89 d5       	rcall	.+2834   	; 0x267c8 <fputc>
   25cb6:	0f 5f       	subi	r16, 0xFF	; 255
   25cb8:	1f 4f       	sbci	r17, 0xFF	; 255
   25cba:	d3 cf       	rjmp	.-90     	; 0x25c62 <vfprintf+0x674>
   25cbc:	23 e0       	ldi	r18, 0x03	; 3
   25cbe:	25 15       	cp	r18, r5
   25cc0:	10 f4       	brcc	.+4      	; 0x25cc6 <vfprintf+0x6d8>
   25cc2:	83 e0       	ldi	r24, 0x03	; 3
   25cc4:	c1 cf       	rjmp	.-126    	; 0x25c48 <vfprintf+0x65a>
   25cc6:	51 2c       	mov	r5, r1
   25cc8:	c4 cf       	rjmp	.-120    	; 0x25c52 <vfprintf+0x664>
   25cca:	60 96       	adiw	r28, 0x10	; 16
   25ccc:	cd bf       	out	0x3d, r28	; 61
   25cce:	de bf       	out	0x3e, r29	; 62
   25cd0:	df 91       	pop	r29
   25cd2:	cf 91       	pop	r28
   25cd4:	1f 91       	pop	r17
   25cd6:	0f 91       	pop	r16
   25cd8:	ff 90       	pop	r15
   25cda:	ef 90       	pop	r14
   25cdc:	df 90       	pop	r13
   25cde:	cf 90       	pop	r12
   25ce0:	bf 90       	pop	r11
   25ce2:	af 90       	pop	r10
   25ce4:	9f 90       	pop	r9
   25ce6:	8f 90       	pop	r8
   25ce8:	7f 90       	pop	r7
   25cea:	6f 90       	pop	r6
   25cec:	5f 90       	pop	r5
   25cee:	4f 90       	pop	r4
   25cf0:	3f 90       	pop	r3
   25cf2:	2f 90       	pop	r2
   25cf4:	08 95       	ret

00025cf6 <__mulsi3>:
   25cf6:	db 01       	movw	r26, r22
   25cf8:	8f 93       	push	r24
   25cfa:	9f 93       	push	r25
   25cfc:	87 d0       	rcall	.+270    	; 0x25e0c <__muluhisi3>
   25cfe:	bf 91       	pop	r27
   25d00:	af 91       	pop	r26
   25d02:	a2 9f       	mul	r26, r18
   25d04:	80 0d       	add	r24, r0
   25d06:	91 1d       	adc	r25, r1
   25d08:	a3 9f       	mul	r26, r19
   25d0a:	90 0d       	add	r25, r0
   25d0c:	b2 9f       	mul	r27, r18
   25d0e:	90 0d       	add	r25, r0
   25d10:	11 24       	eor	r1, r1
   25d12:	08 95       	ret

00025d14 <__udivmodhi4>:
   25d14:	aa 1b       	sub	r26, r26
   25d16:	bb 1b       	sub	r27, r27
   25d18:	51 e1       	ldi	r21, 0x11	; 17
   25d1a:	07 c0       	rjmp	.+14     	; 0x25d2a <__udivmodhi4_ep>

00025d1c <__udivmodhi4_loop>:
   25d1c:	aa 1f       	adc	r26, r26
   25d1e:	bb 1f       	adc	r27, r27
   25d20:	a6 17       	cp	r26, r22
   25d22:	b7 07       	cpc	r27, r23
   25d24:	10 f0       	brcs	.+4      	; 0x25d2a <__udivmodhi4_ep>
   25d26:	a6 1b       	sub	r26, r22
   25d28:	b7 0b       	sbc	r27, r23

00025d2a <__udivmodhi4_ep>:
   25d2a:	88 1f       	adc	r24, r24
   25d2c:	99 1f       	adc	r25, r25
   25d2e:	5a 95       	dec	r21
   25d30:	a9 f7       	brne	.-22     	; 0x25d1c <__udivmodhi4_loop>
   25d32:	80 95       	com	r24
   25d34:	90 95       	com	r25
   25d36:	bc 01       	movw	r22, r24
   25d38:	cd 01       	movw	r24, r26
   25d3a:	08 95       	ret

00025d3c <__divmodhi4>:
   25d3c:	97 fb       	bst	r25, 7
   25d3e:	07 2e       	mov	r0, r23
   25d40:	16 f4       	brtc	.+4      	; 0x25d46 <__divmodhi4+0xa>
   25d42:	00 94       	com	r0
   25d44:	06 d0       	rcall	.+12     	; 0x25d52 <__divmodhi4_neg1>
   25d46:	77 fd       	sbrc	r23, 7
   25d48:	08 d0       	rcall	.+16     	; 0x25d5a <__divmodhi4_neg2>
   25d4a:	e4 df       	rcall	.-56     	; 0x25d14 <__udivmodhi4>
   25d4c:	07 fc       	sbrc	r0, 7
   25d4e:	05 d0       	rcall	.+10     	; 0x25d5a <__divmodhi4_neg2>
   25d50:	3e f4       	brtc	.+14     	; 0x25d60 <__divmodhi4_exit>

00025d52 <__divmodhi4_neg1>:
   25d52:	90 95       	com	r25
   25d54:	81 95       	neg	r24
   25d56:	9f 4f       	sbci	r25, 0xFF	; 255
   25d58:	08 95       	ret

00025d5a <__divmodhi4_neg2>:
   25d5a:	70 95       	com	r23
   25d5c:	61 95       	neg	r22
   25d5e:	7f 4f       	sbci	r23, 0xFF	; 255

00025d60 <__divmodhi4_exit>:
   25d60:	08 95       	ret

00025d62 <__udivmodsi4>:
   25d62:	a1 e2       	ldi	r26, 0x21	; 33
   25d64:	1a 2e       	mov	r1, r26
   25d66:	aa 1b       	sub	r26, r26
   25d68:	bb 1b       	sub	r27, r27
   25d6a:	fd 01       	movw	r30, r26
   25d6c:	0d c0       	rjmp	.+26     	; 0x25d88 <__udivmodsi4_ep>

00025d6e <__udivmodsi4_loop>:
   25d6e:	aa 1f       	adc	r26, r26
   25d70:	bb 1f       	adc	r27, r27
   25d72:	ee 1f       	adc	r30, r30
   25d74:	ff 1f       	adc	r31, r31
   25d76:	a2 17       	cp	r26, r18
   25d78:	b3 07       	cpc	r27, r19
   25d7a:	e4 07       	cpc	r30, r20
   25d7c:	f5 07       	cpc	r31, r21
   25d7e:	20 f0       	brcs	.+8      	; 0x25d88 <__udivmodsi4_ep>
   25d80:	a2 1b       	sub	r26, r18
   25d82:	b3 0b       	sbc	r27, r19
   25d84:	e4 0b       	sbc	r30, r20
   25d86:	f5 0b       	sbc	r31, r21

00025d88 <__udivmodsi4_ep>:
   25d88:	66 1f       	adc	r22, r22
   25d8a:	77 1f       	adc	r23, r23
   25d8c:	88 1f       	adc	r24, r24
   25d8e:	99 1f       	adc	r25, r25
   25d90:	1a 94       	dec	r1
   25d92:	69 f7       	brne	.-38     	; 0x25d6e <__udivmodsi4_loop>
   25d94:	60 95       	com	r22
   25d96:	70 95       	com	r23
   25d98:	80 95       	com	r24
   25d9a:	90 95       	com	r25
   25d9c:	9b 01       	movw	r18, r22
   25d9e:	ac 01       	movw	r20, r24
   25da0:	bd 01       	movw	r22, r26
   25da2:	cf 01       	movw	r24, r30
   25da4:	08 95       	ret

00025da6 <__divmodsi4>:
   25da6:	05 2e       	mov	r0, r21
   25da8:	97 fb       	bst	r25, 7
   25daa:	16 f4       	brtc	.+4      	; 0x25db0 <__divmodsi4+0xa>
   25dac:	00 94       	com	r0
   25dae:	0f d0       	rcall	.+30     	; 0x25dce <__negsi2>
   25db0:	57 fd       	sbrc	r21, 7
   25db2:	05 d0       	rcall	.+10     	; 0x25dbe <__divmodsi4_neg2>
   25db4:	d6 df       	rcall	.-84     	; 0x25d62 <__udivmodsi4>
   25db6:	07 fc       	sbrc	r0, 7
   25db8:	02 d0       	rcall	.+4      	; 0x25dbe <__divmodsi4_neg2>
   25dba:	46 f4       	brtc	.+16     	; 0x25dcc <__divmodsi4_exit>
   25dbc:	08 c0       	rjmp	.+16     	; 0x25dce <__negsi2>

00025dbe <__divmodsi4_neg2>:
   25dbe:	50 95       	com	r21
   25dc0:	40 95       	com	r20
   25dc2:	30 95       	com	r19
   25dc4:	21 95       	neg	r18
   25dc6:	3f 4f       	sbci	r19, 0xFF	; 255
   25dc8:	4f 4f       	sbci	r20, 0xFF	; 255
   25dca:	5f 4f       	sbci	r21, 0xFF	; 255

00025dcc <__divmodsi4_exit>:
   25dcc:	08 95       	ret

00025dce <__negsi2>:
   25dce:	90 95       	com	r25
   25dd0:	80 95       	com	r24
   25dd2:	70 95       	com	r23
   25dd4:	61 95       	neg	r22
   25dd6:	7f 4f       	sbci	r23, 0xFF	; 255
   25dd8:	8f 4f       	sbci	r24, 0xFF	; 255
   25dda:	9f 4f       	sbci	r25, 0xFF	; 255
   25ddc:	08 95       	ret

00025dde <__tablejump2__>:
   25dde:	ee 0f       	add	r30, r30
   25de0:	ff 1f       	adc	r31, r31
   25de2:	88 1f       	adc	r24, r24
   25de4:	8b bf       	out	0x3b, r24	; 59
   25de6:	07 90       	elpm	r0, Z+
   25de8:	f6 91       	elpm	r31, Z
   25dea:	e0 2d       	mov	r30, r0
   25dec:	19 94       	eijmp

00025dee <__umulhisi3>:
   25dee:	a2 9f       	mul	r26, r18
   25df0:	b0 01       	movw	r22, r0
   25df2:	b3 9f       	mul	r27, r19
   25df4:	c0 01       	movw	r24, r0
   25df6:	a3 9f       	mul	r26, r19
   25df8:	70 0d       	add	r23, r0
   25dfa:	81 1d       	adc	r24, r1
   25dfc:	11 24       	eor	r1, r1
   25dfe:	91 1d       	adc	r25, r1
   25e00:	b2 9f       	mul	r27, r18
   25e02:	70 0d       	add	r23, r0
   25e04:	81 1d       	adc	r24, r1
   25e06:	11 24       	eor	r1, r1
   25e08:	91 1d       	adc	r25, r1
   25e0a:	08 95       	ret

00025e0c <__muluhisi3>:
   25e0c:	f0 df       	rcall	.-32     	; 0x25dee <__umulhisi3>
   25e0e:	a5 9f       	mul	r26, r21
   25e10:	90 0d       	add	r25, r0
   25e12:	b4 9f       	mul	r27, r20
   25e14:	90 0d       	add	r25, r0
   25e16:	a4 9f       	mul	r26, r20
   25e18:	80 0d       	add	r24, r0
   25e1a:	91 1d       	adc	r25, r1
   25e1c:	11 24       	eor	r1, r1
   25e1e:	08 95       	ret

00025e20 <__muldi3>:
   25e20:	df 93       	push	r29
   25e22:	cf 93       	push	r28
   25e24:	1f 93       	push	r17
   25e26:	0f 93       	push	r16
   25e28:	9a 9d       	mul	r25, r10
   25e2a:	f0 2d       	mov	r31, r0
   25e2c:	21 9f       	mul	r18, r17
   25e2e:	f0 0d       	add	r31, r0
   25e30:	8b 9d       	mul	r24, r11
   25e32:	f0 0d       	add	r31, r0
   25e34:	8a 9d       	mul	r24, r10
   25e36:	e0 2d       	mov	r30, r0
   25e38:	f1 0d       	add	r31, r1
   25e3a:	03 9f       	mul	r16, r19
   25e3c:	f0 0d       	add	r31, r0
   25e3e:	02 9f       	mul	r16, r18
   25e40:	e0 0d       	add	r30, r0
   25e42:	f1 1d       	adc	r31, r1
   25e44:	4e 9d       	mul	r20, r14
   25e46:	e0 0d       	add	r30, r0
   25e48:	f1 1d       	adc	r31, r1
   25e4a:	5e 9d       	mul	r21, r14
   25e4c:	f0 0d       	add	r31, r0
   25e4e:	4f 9d       	mul	r20, r15
   25e50:	f0 0d       	add	r31, r0
   25e52:	7f 93       	push	r23
   25e54:	6f 93       	push	r22
   25e56:	bf 92       	push	r11
   25e58:	af 92       	push	r10
   25e5a:	5f 93       	push	r21
   25e5c:	4f 93       	push	r20
   25e5e:	d5 01       	movw	r26, r10
   25e60:	c6 df       	rcall	.-116    	; 0x25dee <__umulhisi3>
   25e62:	8b 01       	movw	r16, r22
   25e64:	ac 01       	movw	r20, r24
   25e66:	d7 01       	movw	r26, r14
   25e68:	c2 df       	rcall	.-124    	; 0x25dee <__umulhisi3>
   25e6a:	eb 01       	movw	r28, r22
   25e6c:	e8 0f       	add	r30, r24
   25e6e:	f9 1f       	adc	r31, r25
   25e70:	d6 01       	movw	r26, r12
   25e72:	1f d0       	rcall	.+62     	; 0x25eb2 <__muldi3_6>
   25e74:	2f 91       	pop	r18
   25e76:	3f 91       	pop	r19
   25e78:	d6 01       	movw	r26, r12
   25e7a:	b9 df       	rcall	.-142    	; 0x25dee <__umulhisi3>
   25e7c:	c6 0f       	add	r28, r22
   25e7e:	d7 1f       	adc	r29, r23
   25e80:	e8 1f       	adc	r30, r24
   25e82:	f9 1f       	adc	r31, r25
   25e84:	af 91       	pop	r26
   25e86:	bf 91       	pop	r27
   25e88:	14 d0       	rcall	.+40     	; 0x25eb2 <__muldi3_6>
   25e8a:	2f 91       	pop	r18
   25e8c:	3f 91       	pop	r19
   25e8e:	af df       	rcall	.-162    	; 0x25dee <__umulhisi3>
   25e90:	c6 0f       	add	r28, r22
   25e92:	d7 1f       	adc	r29, r23
   25e94:	e8 1f       	adc	r30, r24
   25e96:	f9 1f       	adc	r31, r25
   25e98:	d6 01       	movw	r26, r12
   25e9a:	a9 df       	rcall	.-174    	; 0x25dee <__umulhisi3>
   25e9c:	e6 0f       	add	r30, r22
   25e9e:	f7 1f       	adc	r31, r23
   25ea0:	98 01       	movw	r18, r16
   25ea2:	be 01       	movw	r22, r28
   25ea4:	cf 01       	movw	r24, r30
   25ea6:	11 24       	eor	r1, r1
   25ea8:	0f 91       	pop	r16
   25eaa:	1f 91       	pop	r17
   25eac:	cf 91       	pop	r28
   25eae:	df 91       	pop	r29
   25eb0:	08 95       	ret

00025eb2 <__muldi3_6>:
   25eb2:	9d df       	rcall	.-198    	; 0x25dee <__umulhisi3>
   25eb4:	46 0f       	add	r20, r22
   25eb6:	57 1f       	adc	r21, r23
   25eb8:	c8 1f       	adc	r28, r24
   25eba:	d9 1f       	adc	r29, r25
   25ebc:	08 f4       	brcc	.+2      	; 0x25ec0 <__muldi3_6+0xe>
   25ebe:	31 96       	adiw	r30, 0x01	; 1
   25ec0:	08 95       	ret

00025ec2 <__moddi3>:
   25ec2:	68 94       	set
   25ec4:	01 c0       	rjmp	.+2      	; 0x25ec8 <__divdi3_moddi3>

00025ec6 <__divdi3>:
   25ec6:	e8 94       	clt

00025ec8 <__divdi3_moddi3>:
   25ec8:	f9 2f       	mov	r31, r25
   25eca:	f1 2b       	or	r31, r17
   25ecc:	0a f0       	brmi	.+2      	; 0x25ed0 <__divdi3_moddi3+0x8>
   25ece:	27 c0       	rjmp	.+78     	; 0x25f1e <__udivdi3_umoddi3>
   25ed0:	a0 e0       	ldi	r26, 0x00	; 0
   25ed2:	b0 e0       	ldi	r27, 0x00	; 0
   25ed4:	e1 e8       	ldi	r30, 0x81	; 129
   25ed6:	f1 e0       	ldi	r31, 0x01	; 1
   25ed8:	93 c0       	rjmp	.+294    	; 0x26000 <__prologue_saves__+0xc>
   25eda:	09 2e       	mov	r0, r25
   25edc:	05 94       	asr	r0
   25ede:	1a f4       	brpl	.+6      	; 0x25ee6 <__divdi3_moddi3+0x1e>
   25ee0:	79 d0       	rcall	.+242    	; 0x25fd4 <__negdi2>
   25ee2:	11 23       	and	r17, r17
   25ee4:	92 f4       	brpl	.+36     	; 0x25f0a <__divdi3_moddi3+0x42>
   25ee6:	f0 e8       	ldi	r31, 0x80	; 128
   25ee8:	0f 26       	eor	r0, r31
   25eea:	ff ef       	ldi	r31, 0xFF	; 255
   25eec:	e0 94       	com	r14
   25eee:	f0 94       	com	r15
   25ef0:	00 95       	com	r16
   25ef2:	10 95       	com	r17
   25ef4:	b0 94       	com	r11
   25ef6:	c0 94       	com	r12
   25ef8:	d0 94       	com	r13
   25efa:	a1 94       	neg	r10
   25efc:	bf 0a       	sbc	r11, r31
   25efe:	cf 0a       	sbc	r12, r31
   25f00:	df 0a       	sbc	r13, r31
   25f02:	ef 0a       	sbc	r14, r31
   25f04:	ff 0a       	sbc	r15, r31
   25f06:	0f 0b       	sbc	r16, r31
   25f08:	1f 0b       	sbc	r17, r31
   25f0a:	13 d0       	rcall	.+38     	; 0x25f32 <__udivmod64>
   25f0c:	07 fc       	sbrc	r0, 7
   25f0e:	62 d0       	rcall	.+196    	; 0x25fd4 <__negdi2>
   25f10:	cd b7       	in	r28, 0x3d	; 61
   25f12:	de b7       	in	r29, 0x3e	; 62
   25f14:	ec e0       	ldi	r30, 0x0C	; 12
   25f16:	8d c0       	rjmp	.+282    	; 0x26032 <__epilogue_restores__+0xc>

00025f18 <__umoddi3>:
   25f18:	68 94       	set
   25f1a:	01 c0       	rjmp	.+2      	; 0x25f1e <__udivdi3_umoddi3>

00025f1c <__udivdi3>:
   25f1c:	e8 94       	clt

00025f1e <__udivdi3_umoddi3>:
   25f1e:	8f 92       	push	r8
   25f20:	9f 92       	push	r9
   25f22:	cf 93       	push	r28
   25f24:	df 93       	push	r29
   25f26:	05 d0       	rcall	.+10     	; 0x25f32 <__udivmod64>
   25f28:	df 91       	pop	r29
   25f2a:	cf 91       	pop	r28
   25f2c:	9f 90       	pop	r9
   25f2e:	8f 90       	pop	r8
   25f30:	08 95       	ret

00025f32 <__udivmod64>:
   25f32:	88 24       	eor	r8, r8
   25f34:	99 24       	eor	r9, r9
   25f36:	f4 01       	movw	r30, r8
   25f38:	e4 01       	movw	r28, r8
   25f3a:	b0 e4       	ldi	r27, 0x40	; 64
   25f3c:	9f 93       	push	r25
   25f3e:	aa 27       	eor	r26, r26
   25f40:	9a 15       	cp	r25, r10
   25f42:	8b 04       	cpc	r8, r11
   25f44:	9c 04       	cpc	r9, r12
   25f46:	ed 05       	cpc	r30, r13
   25f48:	fe 05       	cpc	r31, r14
   25f4a:	cf 05       	cpc	r28, r15
   25f4c:	d0 07       	cpc	r29, r16
   25f4e:	a1 07       	cpc	r26, r17
   25f50:	98 f4       	brcc	.+38     	; 0x25f78 <__udivmod64+0x46>
   25f52:	ad 2f       	mov	r26, r29
   25f54:	dc 2f       	mov	r29, r28
   25f56:	cf 2f       	mov	r28, r31
   25f58:	fe 2f       	mov	r31, r30
   25f5a:	e9 2d       	mov	r30, r9
   25f5c:	98 2c       	mov	r9, r8
   25f5e:	89 2e       	mov	r8, r25
   25f60:	98 2f       	mov	r25, r24
   25f62:	87 2f       	mov	r24, r23
   25f64:	76 2f       	mov	r23, r22
   25f66:	65 2f       	mov	r22, r21
   25f68:	54 2f       	mov	r21, r20
   25f6a:	43 2f       	mov	r20, r19
   25f6c:	32 2f       	mov	r19, r18
   25f6e:	22 27       	eor	r18, r18
   25f70:	b8 50       	subi	r27, 0x08	; 8
   25f72:	31 f7       	brne	.-52     	; 0x25f40 <__udivmod64+0xe>
   25f74:	bf 91       	pop	r27
   25f76:	27 c0       	rjmp	.+78     	; 0x25fc6 <__udivmod64+0x94>
   25f78:	1b 2e       	mov	r1, r27
   25f7a:	bf 91       	pop	r27
   25f7c:	bb 27       	eor	r27, r27
   25f7e:	22 0f       	add	r18, r18
   25f80:	33 1f       	adc	r19, r19
   25f82:	44 1f       	adc	r20, r20
   25f84:	55 1f       	adc	r21, r21
   25f86:	66 1f       	adc	r22, r22
   25f88:	77 1f       	adc	r23, r23
   25f8a:	88 1f       	adc	r24, r24
   25f8c:	99 1f       	adc	r25, r25
   25f8e:	88 1c       	adc	r8, r8
   25f90:	99 1c       	adc	r9, r9
   25f92:	ee 1f       	adc	r30, r30
   25f94:	ff 1f       	adc	r31, r31
   25f96:	cc 1f       	adc	r28, r28
   25f98:	dd 1f       	adc	r29, r29
   25f9a:	aa 1f       	adc	r26, r26
   25f9c:	bb 1f       	adc	r27, r27
   25f9e:	8a 14       	cp	r8, r10
   25fa0:	9b 04       	cpc	r9, r11
   25fa2:	ec 05       	cpc	r30, r12
   25fa4:	fd 05       	cpc	r31, r13
   25fa6:	ce 05       	cpc	r28, r14
   25fa8:	df 05       	cpc	r29, r15
   25faa:	a0 07       	cpc	r26, r16
   25fac:	b1 07       	cpc	r27, r17
   25fae:	48 f0       	brcs	.+18     	; 0x25fc2 <__udivmod64+0x90>
   25fb0:	8a 18       	sub	r8, r10
   25fb2:	9b 08       	sbc	r9, r11
   25fb4:	ec 09       	sbc	r30, r12
   25fb6:	fd 09       	sbc	r31, r13
   25fb8:	ce 09       	sbc	r28, r14
   25fba:	df 09       	sbc	r29, r15
   25fbc:	a0 0b       	sbc	r26, r16
   25fbe:	b1 0b       	sbc	r27, r17
   25fc0:	21 60       	ori	r18, 0x01	; 1
   25fc2:	1a 94       	dec	r1
   25fc4:	e1 f6       	brne	.-72     	; 0x25f7e <__udivmod64+0x4c>
   25fc6:	2e f4       	brtc	.+10     	; 0x25fd2 <__udivmod64+0xa0>
   25fc8:	94 01       	movw	r18, r8
   25fca:	af 01       	movw	r20, r30
   25fcc:	be 01       	movw	r22, r28
   25fce:	cd 01       	movw	r24, r26
   25fd0:	00 0c       	add	r0, r0
   25fd2:	08 95       	ret

00025fd4 <__negdi2>:
   25fd4:	60 95       	com	r22
   25fd6:	70 95       	com	r23
   25fd8:	80 95       	com	r24
   25fda:	90 95       	com	r25
   25fdc:	30 95       	com	r19
   25fde:	40 95       	com	r20
   25fe0:	50 95       	com	r21
   25fe2:	21 95       	neg	r18
   25fe4:	3f 4f       	sbci	r19, 0xFF	; 255
   25fe6:	4f 4f       	sbci	r20, 0xFF	; 255
   25fe8:	5f 4f       	sbci	r21, 0xFF	; 255
   25fea:	6f 4f       	sbci	r22, 0xFF	; 255
   25fec:	7f 4f       	sbci	r23, 0xFF	; 255
   25fee:	8f 4f       	sbci	r24, 0xFF	; 255
   25ff0:	9f 4f       	sbci	r25, 0xFF	; 255
   25ff2:	08 95       	ret

00025ff4 <__prologue_saves__>:
   25ff4:	2f 92       	push	r2
   25ff6:	3f 92       	push	r3
   25ff8:	4f 92       	push	r4
   25ffa:	5f 92       	push	r5
   25ffc:	6f 92       	push	r6
   25ffe:	7f 92       	push	r7
   26000:	8f 92       	push	r8
   26002:	9f 92       	push	r9
   26004:	af 92       	push	r10
   26006:	bf 92       	push	r11
   26008:	cf 92       	push	r12
   2600a:	df 92       	push	r13
   2600c:	ef 92       	push	r14
   2600e:	ff 92       	push	r15
   26010:	0f 93       	push	r16
   26012:	1f 93       	push	r17
   26014:	cf 93       	push	r28
   26016:	df 93       	push	r29
   26018:	cd b7       	in	r28, 0x3d	; 61
   2601a:	de b7       	in	r29, 0x3e	; 62
   2601c:	ca 1b       	sub	r28, r26
   2601e:	db 0b       	sbc	r29, r27
   26020:	cd bf       	out	0x3d, r28	; 61
   26022:	de bf       	out	0x3e, r29	; 62
   26024:	19 94       	eijmp

00026026 <__epilogue_restores__>:
   26026:	2a 88       	ldd	r2, Y+18	; 0x12
   26028:	39 88       	ldd	r3, Y+17	; 0x11
   2602a:	48 88       	ldd	r4, Y+16	; 0x10
   2602c:	5f 84       	ldd	r5, Y+15	; 0x0f
   2602e:	6e 84       	ldd	r6, Y+14	; 0x0e
   26030:	7d 84       	ldd	r7, Y+13	; 0x0d
   26032:	8c 84       	ldd	r8, Y+12	; 0x0c
   26034:	9b 84       	ldd	r9, Y+11	; 0x0b
   26036:	aa 84       	ldd	r10, Y+10	; 0x0a
   26038:	b9 84       	ldd	r11, Y+9	; 0x09
   2603a:	c8 84       	ldd	r12, Y+8	; 0x08
   2603c:	df 80       	ldd	r13, Y+7	; 0x07
   2603e:	ee 80       	ldd	r14, Y+6	; 0x06
   26040:	fd 80       	ldd	r15, Y+5	; 0x05
   26042:	0c 81       	ldd	r16, Y+4	; 0x04
   26044:	1b 81       	ldd	r17, Y+3	; 0x03
   26046:	aa 81       	ldd	r26, Y+2	; 0x02
   26048:	b9 81       	ldd	r27, Y+1	; 0x01
   2604a:	ce 0f       	add	r28, r30
   2604c:	d1 1d       	adc	r29, r1
   2604e:	cd bf       	out	0x3d, r28	; 61
   26050:	de bf       	out	0x3e, r29	; 62
   26052:	ed 01       	movw	r28, r26
   26054:	08 95       	ret

00026056 <__ashldi3>:
   26056:	0f 93       	push	r16
   26058:	08 30       	cpi	r16, 0x08	; 8
   2605a:	90 f0       	brcs	.+36     	; 0x26080 <__ashldi3+0x2a>
   2605c:	98 2f       	mov	r25, r24
   2605e:	87 2f       	mov	r24, r23
   26060:	76 2f       	mov	r23, r22
   26062:	65 2f       	mov	r22, r21
   26064:	54 2f       	mov	r21, r20
   26066:	43 2f       	mov	r20, r19
   26068:	32 2f       	mov	r19, r18
   2606a:	22 27       	eor	r18, r18
   2606c:	08 50       	subi	r16, 0x08	; 8
   2606e:	f4 cf       	rjmp	.-24     	; 0x26058 <__ashldi3+0x2>
   26070:	22 0f       	add	r18, r18
   26072:	33 1f       	adc	r19, r19
   26074:	44 1f       	adc	r20, r20
   26076:	55 1f       	adc	r21, r21
   26078:	66 1f       	adc	r22, r22
   2607a:	77 1f       	adc	r23, r23
   2607c:	88 1f       	adc	r24, r24
   2607e:	99 1f       	adc	r25, r25
   26080:	0a 95       	dec	r16
   26082:	b2 f7       	brpl	.-20     	; 0x26070 <__ashldi3+0x1a>
   26084:	0f 91       	pop	r16
   26086:	08 95       	ret

00026088 <__ashrdi3>:
   26088:	97 fb       	bst	r25, 7
   2608a:	10 f8       	bld	r1, 0

0002608c <__lshrdi3>:
   2608c:	16 94       	lsr	r1
   2608e:	00 08       	sbc	r0, r0
   26090:	0f 93       	push	r16
   26092:	08 30       	cpi	r16, 0x08	; 8
   26094:	98 f0       	brcs	.+38     	; 0x260bc <__lshrdi3+0x30>
   26096:	08 50       	subi	r16, 0x08	; 8
   26098:	23 2f       	mov	r18, r19
   2609a:	34 2f       	mov	r19, r20
   2609c:	45 2f       	mov	r20, r21
   2609e:	56 2f       	mov	r21, r22
   260a0:	67 2f       	mov	r22, r23
   260a2:	78 2f       	mov	r23, r24
   260a4:	89 2f       	mov	r24, r25
   260a6:	90 2d       	mov	r25, r0
   260a8:	f4 cf       	rjmp	.-24     	; 0x26092 <__lshrdi3+0x6>
   260aa:	05 94       	asr	r0
   260ac:	97 95       	ror	r25
   260ae:	87 95       	ror	r24
   260b0:	77 95       	ror	r23
   260b2:	67 95       	ror	r22
   260b4:	57 95       	ror	r21
   260b6:	47 95       	ror	r20
   260b8:	37 95       	ror	r19
   260ba:	27 95       	ror	r18
   260bc:	0a 95       	dec	r16
   260be:	aa f7       	brpl	.-22     	; 0x260aa <__lshrdi3+0x1e>
   260c0:	0f 91       	pop	r16
   260c2:	08 95       	ret

000260c4 <__adddi3>:
   260c4:	2a 0d       	add	r18, r10
   260c6:	3b 1d       	adc	r19, r11
   260c8:	4c 1d       	adc	r20, r12
   260ca:	5d 1d       	adc	r21, r13
   260cc:	6e 1d       	adc	r22, r14
   260ce:	7f 1d       	adc	r23, r15
   260d0:	80 1f       	adc	r24, r16
   260d2:	91 1f       	adc	r25, r17
   260d4:	08 95       	ret

000260d6 <__adddi3_s8>:
   260d6:	00 24       	eor	r0, r0
   260d8:	a7 fd       	sbrc	r26, 7
   260da:	00 94       	com	r0
   260dc:	2a 0f       	add	r18, r26
   260de:	30 1d       	adc	r19, r0
   260e0:	40 1d       	adc	r20, r0
   260e2:	50 1d       	adc	r21, r0
   260e4:	60 1d       	adc	r22, r0
   260e6:	70 1d       	adc	r23, r0
   260e8:	80 1d       	adc	r24, r0
   260ea:	90 1d       	adc	r25, r0
   260ec:	08 95       	ret

000260ee <__subdi3>:
   260ee:	2a 19       	sub	r18, r10
   260f0:	3b 09       	sbc	r19, r11
   260f2:	4c 09       	sbc	r20, r12
   260f4:	5d 09       	sbc	r21, r13
   260f6:	6e 09       	sbc	r22, r14
   260f8:	7f 09       	sbc	r23, r15
   260fa:	80 0b       	sbc	r24, r16
   260fc:	91 0b       	sbc	r25, r17
   260fe:	08 95       	ret

00026100 <__cmpdi2>:
   26100:	2a 15       	cp	r18, r10
   26102:	3b 05       	cpc	r19, r11
   26104:	4c 05       	cpc	r20, r12
   26106:	5d 05       	cpc	r21, r13
   26108:	6e 05       	cpc	r22, r14
   2610a:	7f 05       	cpc	r23, r15
   2610c:	80 07       	cpc	r24, r16
   2610e:	91 07       	cpc	r25, r17
   26110:	08 95       	ret

00026112 <__cmpdi2_s8>:
   26112:	00 24       	eor	r0, r0
   26114:	a7 fd       	sbrc	r26, 7
   26116:	00 94       	com	r0
   26118:	2a 17       	cp	r18, r26
   2611a:	30 05       	cpc	r19, r0
   2611c:	40 05       	cpc	r20, r0
   2611e:	50 05       	cpc	r21, r0
   26120:	60 05       	cpc	r22, r0
   26122:	70 05       	cpc	r23, r0
   26124:	80 05       	cpc	r24, r0
   26126:	90 05       	cpc	r25, r0
   26128:	08 95       	ret

0002612a <strtol>:
   2612a:	3f 92       	push	r3
   2612c:	4f 92       	push	r4
   2612e:	5f 92       	push	r5
   26130:	6f 92       	push	r6
   26132:	7f 92       	push	r7
   26134:	8f 92       	push	r8
   26136:	9f 92       	push	r9
   26138:	af 92       	push	r10
   2613a:	bf 92       	push	r11
   2613c:	cf 92       	push	r12
   2613e:	df 92       	push	r13
   26140:	ef 92       	push	r14
   26142:	ff 92       	push	r15
   26144:	0f 93       	push	r16
   26146:	1f 93       	push	r17
   26148:	cf 93       	push	r28
   2614a:	df 93       	push	r29
   2614c:	5c 01       	movw	r10, r24
   2614e:	6b 01       	movw	r12, r22
   26150:	7a 01       	movw	r14, r20
   26152:	61 15       	cp	r22, r1
   26154:	71 05       	cpc	r23, r1
   26156:	19 f0       	breq	.+6      	; 0x2615e <strtol+0x34>
   26158:	fb 01       	movw	r30, r22
   2615a:	80 83       	st	Z, r24
   2615c:	91 83       	std	Z+1, r25	; 0x01
   2615e:	e1 14       	cp	r14, r1
   26160:	f1 04       	cpc	r15, r1
   26162:	29 f0       	breq	.+10     	; 0x2616e <strtol+0x44>
   26164:	c7 01       	movw	r24, r14
   26166:	02 97       	sbiw	r24, 0x02	; 2
   26168:	83 97       	sbiw	r24, 0x23	; 35
   2616a:	08 f0       	brcs	.+2      	; 0x2616e <strtol+0x44>
   2616c:	e2 c0       	rjmp	.+452    	; 0x26332 <strtol+0x208>
   2616e:	e5 01       	movw	r28, r10
   26170:	21 96       	adiw	r28, 0x01	; 1
   26172:	f5 01       	movw	r30, r10
   26174:	10 81       	ld	r17, Z
   26176:	81 2f       	mov	r24, r17
   26178:	90 e0       	ldi	r25, 0x00	; 0
   2617a:	20 d2       	rcall	.+1088   	; 0x265bc <isspace>
   2617c:	89 2b       	or	r24, r25
   2617e:	11 f0       	breq	.+4      	; 0x26184 <strtol+0x5a>
   26180:	5e 01       	movw	r10, r28
   26182:	f5 cf       	rjmp	.-22     	; 0x2616e <strtol+0x44>
   26184:	1d 32       	cpi	r17, 0x2D	; 45
   26186:	29 f4       	brne	.+10     	; 0x26192 <strtol+0x68>
   26188:	21 96       	adiw	r28, 0x01	; 1
   2618a:	f5 01       	movw	r30, r10
   2618c:	11 81       	ldd	r17, Z+1	; 0x01
   2618e:	01 e0       	ldi	r16, 0x01	; 1
   26190:	07 c0       	rjmp	.+14     	; 0x261a0 <strtol+0x76>
   26192:	1b 32       	cpi	r17, 0x2B	; 43
   26194:	21 f4       	brne	.+8      	; 0x2619e <strtol+0x74>
   26196:	e5 01       	movw	r28, r10
   26198:	22 96       	adiw	r28, 0x02	; 2
   2619a:	f5 01       	movw	r30, r10
   2619c:	11 81       	ldd	r17, Z+1	; 0x01
   2619e:	00 e0       	ldi	r16, 0x00	; 0
   261a0:	e1 14       	cp	r14, r1
   261a2:	f1 04       	cpc	r15, r1
   261a4:	09 f1       	breq	.+66     	; 0x261e8 <strtol+0xbe>
   261a6:	f0 e1       	ldi	r31, 0x10	; 16
   261a8:	ef 16       	cp	r14, r31
   261aa:	f1 04       	cpc	r15, r1
   261ac:	29 f4       	brne	.+10     	; 0x261b8 <strtol+0x8e>
   261ae:	3e c0       	rjmp	.+124    	; 0x2622c <strtol+0x102>
   261b0:	10 e3       	ldi	r17, 0x30	; 48
   261b2:	e1 14       	cp	r14, r1
   261b4:	f1 04       	cpc	r15, r1
   261b6:	21 f1       	breq	.+72     	; 0x26200 <strtol+0xd6>
   261b8:	28 e0       	ldi	r18, 0x08	; 8
   261ba:	e2 16       	cp	r14, r18
   261bc:	f1 04       	cpc	r15, r1
   261be:	01 f1       	breq	.+64     	; 0x26200 <strtol+0xd6>
   261c0:	54 f4       	brge	.+20     	; 0x261d6 <strtol+0xac>
   261c2:	e2 e0       	ldi	r30, 0x02	; 2
   261c4:	ee 16       	cp	r14, r30
   261c6:	f1 04       	cpc	r15, r1
   261c8:	21 f5       	brne	.+72     	; 0x26212 <strtol+0xe8>
   261ca:	81 2c       	mov	r8, r1
   261cc:	91 2c       	mov	r9, r1
   261ce:	a1 2c       	mov	r10, r1
   261d0:	b0 e4       	ldi	r27, 0x40	; 64
   261d2:	bb 2e       	mov	r11, r27
   261d4:	3d c0       	rjmp	.+122    	; 0x26250 <strtol+0x126>
   261d6:	fa e0       	ldi	r31, 0x0A	; 10
   261d8:	ef 16       	cp	r14, r31
   261da:	f1 04       	cpc	r15, r1
   261dc:	39 f0       	breq	.+14     	; 0x261ec <strtol+0xc2>
   261de:	20 e1       	ldi	r18, 0x10	; 16
   261e0:	e2 16       	cp	r14, r18
   261e2:	f1 04       	cpc	r15, r1
   261e4:	b1 f4       	brne	.+44     	; 0x26212 <strtol+0xe8>
   261e6:	2f c0       	rjmp	.+94     	; 0x26246 <strtol+0x11c>
   261e8:	10 33       	cpi	r17, 0x30	; 48
   261ea:	11 f1       	breq	.+68     	; 0x26230 <strtol+0x106>
   261ec:	fa e0       	ldi	r31, 0x0A	; 10
   261ee:	ef 2e       	mov	r14, r31
   261f0:	f1 2c       	mov	r15, r1
   261f2:	ac ec       	ldi	r26, 0xCC	; 204
   261f4:	8a 2e       	mov	r8, r26
   261f6:	98 2c       	mov	r9, r8
   261f8:	a8 2c       	mov	r10, r8
   261fa:	ac e0       	ldi	r26, 0x0C	; 12
   261fc:	ba 2e       	mov	r11, r26
   261fe:	28 c0       	rjmp	.+80     	; 0x26250 <strtol+0x126>
   26200:	78 e0       	ldi	r23, 0x08	; 8
   26202:	e7 2e       	mov	r14, r23
   26204:	f1 2c       	mov	r15, r1
   26206:	81 2c       	mov	r8, r1
   26208:	91 2c       	mov	r9, r1
   2620a:	a1 2c       	mov	r10, r1
   2620c:	e0 e1       	ldi	r30, 0x10	; 16
   2620e:	be 2e       	mov	r11, r30
   26210:	1f c0       	rjmp	.+62     	; 0x26250 <strtol+0x126>
   26212:	60 e0       	ldi	r22, 0x00	; 0
   26214:	70 e0       	ldi	r23, 0x00	; 0
   26216:	80 e0       	ldi	r24, 0x00	; 0
   26218:	90 e8       	ldi	r25, 0x80	; 128
   2621a:	97 01       	movw	r18, r14
   2621c:	0f 2c       	mov	r0, r15
   2621e:	00 0c       	add	r0, r0
   26220:	44 0b       	sbc	r20, r20
   26222:	55 0b       	sbc	r21, r21
   26224:	9e dd       	rcall	.-1220   	; 0x25d62 <__udivmodsi4>
   26226:	49 01       	movw	r8, r18
   26228:	5a 01       	movw	r10, r20
   2622a:	12 c0       	rjmp	.+36     	; 0x26250 <strtol+0x126>
   2622c:	10 33       	cpi	r17, 0x30	; 48
   2622e:	59 f4       	brne	.+22     	; 0x26246 <strtol+0x11c>
   26230:	88 81       	ld	r24, Y
   26232:	8f 7d       	andi	r24, 0xDF	; 223
   26234:	88 35       	cpi	r24, 0x58	; 88
   26236:	09 f0       	breq	.+2      	; 0x2623a <strtol+0x110>
   26238:	bb cf       	rjmp	.-138    	; 0x261b0 <strtol+0x86>
   2623a:	19 81       	ldd	r17, Y+1	; 0x01
   2623c:	22 96       	adiw	r28, 0x02	; 2
   2623e:	02 60       	ori	r16, 0x02	; 2
   26240:	80 e1       	ldi	r24, 0x10	; 16
   26242:	e8 2e       	mov	r14, r24
   26244:	f1 2c       	mov	r15, r1
   26246:	81 2c       	mov	r8, r1
   26248:	91 2c       	mov	r9, r1
   2624a:	a1 2c       	mov	r10, r1
   2624c:	68 e0       	ldi	r22, 0x08	; 8
   2624e:	b6 2e       	mov	r11, r22
   26250:	40 e0       	ldi	r20, 0x00	; 0
   26252:	60 e0       	ldi	r22, 0x00	; 0
   26254:	70 e0       	ldi	r23, 0x00	; 0
   26256:	cb 01       	movw	r24, r22
   26258:	27 01       	movw	r4, r14
   2625a:	0f 2c       	mov	r0, r15
   2625c:	00 0c       	add	r0, r0
   2625e:	66 08       	sbc	r6, r6
   26260:	77 08       	sbc	r7, r7
   26262:	fe 01       	movw	r30, r28
   26264:	50 ed       	ldi	r21, 0xD0	; 208
   26266:	35 2e       	mov	r3, r21
   26268:	31 0e       	add	r3, r17
   2626a:	29 e0       	ldi	r18, 0x09	; 9
   2626c:	23 15       	cp	r18, r3
   2626e:	70 f4       	brcc	.+28     	; 0x2628c <strtol+0x162>
   26270:	2f eb       	ldi	r18, 0xBF	; 191
   26272:	21 0f       	add	r18, r17
   26274:	2a 31       	cpi	r18, 0x1A	; 26
   26276:	18 f4       	brcc	.+6      	; 0x2627e <strtol+0x154>
   26278:	39 ec       	ldi	r19, 0xC9	; 201
   2627a:	33 2e       	mov	r3, r19
   2627c:	06 c0       	rjmp	.+12     	; 0x2628a <strtol+0x160>
   2627e:	2f e9       	ldi	r18, 0x9F	; 159
   26280:	21 0f       	add	r18, r17
   26282:	2a 31       	cpi	r18, 0x1A	; 26
   26284:	10 f5       	brcc	.+68     	; 0x262ca <strtol+0x1a0>
   26286:	29 ea       	ldi	r18, 0xA9	; 169
   26288:	32 2e       	mov	r3, r18
   2628a:	31 0e       	add	r3, r17
   2628c:	23 2d       	mov	r18, r3
   2628e:	30 e0       	ldi	r19, 0x00	; 0
   26290:	2e 15       	cp	r18, r14
   26292:	3f 05       	cpc	r19, r15
   26294:	d4 f4       	brge	.+52     	; 0x262ca <strtol+0x1a0>
   26296:	47 fd       	sbrc	r20, 7
   26298:	15 c0       	rjmp	.+42     	; 0x262c4 <strtol+0x19a>
   2629a:	86 16       	cp	r8, r22
   2629c:	97 06       	cpc	r9, r23
   2629e:	a8 06       	cpc	r10, r24
   262a0:	b9 06       	cpc	r11, r25
   262a2:	68 f0       	brcs	.+26     	; 0x262be <strtol+0x194>
   262a4:	a3 01       	movw	r20, r6
   262a6:	92 01       	movw	r18, r4
   262a8:	26 dd       	rcall	.-1460   	; 0x25cf6 <__mulsi3>
   262aa:	63 0d       	add	r22, r3
   262ac:	71 1d       	adc	r23, r1
   262ae:	81 1d       	adc	r24, r1
   262b0:	91 1d       	adc	r25, r1
   262b2:	61 30       	cpi	r22, 0x01	; 1
   262b4:	71 05       	cpc	r23, r1
   262b6:	81 05       	cpc	r24, r1
   262b8:	20 e8       	ldi	r18, 0x80	; 128
   262ba:	92 07       	cpc	r25, r18
   262bc:	10 f0       	brcs	.+4      	; 0x262c2 <strtol+0x198>
   262be:	4f ef       	ldi	r20, 0xFF	; 255
   262c0:	01 c0       	rjmp	.+2      	; 0x262c4 <strtol+0x19a>
   262c2:	41 e0       	ldi	r20, 0x01	; 1
   262c4:	21 96       	adiw	r28, 0x01	; 1
   262c6:	10 81       	ld	r17, Z
   262c8:	cc cf       	rjmp	.-104    	; 0x26262 <strtol+0x138>
   262ca:	20 2f       	mov	r18, r16
   262cc:	21 70       	andi	r18, 0x01	; 1
   262ce:	c1 14       	cp	r12, r1
   262d0:	d1 04       	cpc	r13, r1
   262d2:	71 f0       	breq	.+28     	; 0x262f0 <strtol+0x1c6>
   262d4:	44 23       	and	r20, r20
   262d6:	29 f0       	breq	.+10     	; 0x262e2 <strtol+0x1b8>
   262d8:	21 97       	sbiw	r28, 0x01	; 1
   262da:	f6 01       	movw	r30, r12
   262dc:	c0 83       	st	Z, r28
   262de:	d1 83       	std	Z+1, r29	; 0x01
   262e0:	07 c0       	rjmp	.+14     	; 0x262f0 <strtol+0x1c6>
   262e2:	01 ff       	sbrs	r16, 1
   262e4:	19 c0       	rjmp	.+50     	; 0x26318 <strtol+0x1ee>
   262e6:	22 97       	sbiw	r28, 0x02	; 2
   262e8:	f6 01       	movw	r30, r12
   262ea:	c0 83       	st	Z, r28
   262ec:	d1 83       	std	Z+1, r29	; 0x01
   262ee:	14 c0       	rjmp	.+40     	; 0x26318 <strtol+0x1ee>
   262f0:	47 ff       	sbrs	r20, 7
   262f2:	12 c0       	rjmp	.+36     	; 0x26318 <strtol+0x1ee>
   262f4:	22 23       	and	r18, r18
   262f6:	29 f0       	breq	.+10     	; 0x26302 <strtol+0x1d8>
   262f8:	60 e0       	ldi	r22, 0x00	; 0
   262fa:	70 e0       	ldi	r23, 0x00	; 0
   262fc:	80 e0       	ldi	r24, 0x00	; 0
   262fe:	90 e8       	ldi	r25, 0x80	; 128
   26300:	04 c0       	rjmp	.+8      	; 0x2630a <strtol+0x1e0>
   26302:	6f ef       	ldi	r22, 0xFF	; 255
   26304:	7f ef       	ldi	r23, 0xFF	; 255
   26306:	8f ef       	ldi	r24, 0xFF	; 255
   26308:	9f e7       	ldi	r25, 0x7F	; 127
   2630a:	22 e2       	ldi	r18, 0x22	; 34
   2630c:	30 e0       	ldi	r19, 0x00	; 0
   2630e:	20 93 2d 33 	sts	0x332D, r18	; 0x80332d <errno>
   26312:	30 93 2e 33 	sts	0x332E, r19	; 0x80332e <errno+0x1>
   26316:	09 c0       	rjmp	.+18     	; 0x2632a <strtol+0x200>
   26318:	22 23       	and	r18, r18
   2631a:	81 f0       	breq	.+32     	; 0x2633c <strtol+0x212>
   2631c:	90 95       	com	r25
   2631e:	80 95       	com	r24
   26320:	70 95       	com	r23
   26322:	61 95       	neg	r22
   26324:	7f 4f       	sbci	r23, 0xFF	; 255
   26326:	8f 4f       	sbci	r24, 0xFF	; 255
   26328:	9f 4f       	sbci	r25, 0xFF	; 255
   2632a:	46 2f       	mov	r20, r22
   2632c:	37 2f       	mov	r19, r23
   2632e:	28 2f       	mov	r18, r24
   26330:	12 c0       	rjmp	.+36     	; 0x26356 <strtol+0x22c>
   26332:	40 e0       	ldi	r20, 0x00	; 0
   26334:	30 e0       	ldi	r19, 0x00	; 0
   26336:	20 e0       	ldi	r18, 0x00	; 0
   26338:	90 e0       	ldi	r25, 0x00	; 0
   2633a:	0d c0       	rjmp	.+26     	; 0x26356 <strtol+0x22c>
   2633c:	97 ff       	sbrs	r25, 7
   2633e:	f5 cf       	rjmp	.-22     	; 0x2632a <strtol+0x200>
   26340:	82 e2       	ldi	r24, 0x22	; 34
   26342:	90 e0       	ldi	r25, 0x00	; 0
   26344:	80 93 2d 33 	sts	0x332D, r24	; 0x80332d <errno>
   26348:	90 93 2e 33 	sts	0x332E, r25	; 0x80332e <errno+0x1>
   2634c:	6f ef       	ldi	r22, 0xFF	; 255
   2634e:	7f ef       	ldi	r23, 0xFF	; 255
   26350:	8f ef       	ldi	r24, 0xFF	; 255
   26352:	9f e7       	ldi	r25, 0x7F	; 127
   26354:	ea cf       	rjmp	.-44     	; 0x2632a <strtol+0x200>
   26356:	64 2f       	mov	r22, r20
   26358:	73 2f       	mov	r23, r19
   2635a:	82 2f       	mov	r24, r18
   2635c:	df 91       	pop	r29
   2635e:	cf 91       	pop	r28
   26360:	1f 91       	pop	r17
   26362:	0f 91       	pop	r16
   26364:	ff 90       	pop	r15
   26366:	ef 90       	pop	r14
   26368:	df 90       	pop	r13
   2636a:	cf 90       	pop	r12
   2636c:	bf 90       	pop	r11
   2636e:	af 90       	pop	r10
   26370:	9f 90       	pop	r9
   26372:	8f 90       	pop	r8
   26374:	7f 90       	pop	r7
   26376:	6f 90       	pop	r6
   26378:	5f 90       	pop	r5
   2637a:	4f 90       	pop	r4
   2637c:	3f 90       	pop	r3
   2637e:	08 95       	ret

00026380 <atof>:
   26380:	66 27       	eor	r22, r22
   26382:	77 27       	eor	r23, r23
   26384:	34 c7       	rjmp	.+3688   	; 0x271ee <strtod>

00026386 <atoi>:
   26386:	fc 01       	movw	r30, r24
   26388:	88 27       	eor	r24, r24
   2638a:	99 27       	eor	r25, r25
   2638c:	e8 94       	clt
   2638e:	21 91       	ld	r18, Z+
   26390:	20 32       	cpi	r18, 0x20	; 32
   26392:	e9 f3       	breq	.-6      	; 0x2638e <atoi+0x8>
   26394:	29 30       	cpi	r18, 0x09	; 9
   26396:	10 f0       	brcs	.+4      	; 0x2639c <atoi+0x16>
   26398:	2e 30       	cpi	r18, 0x0E	; 14
   2639a:	c8 f3       	brcs	.-14     	; 0x2638e <atoi+0x8>
   2639c:	2b 32       	cpi	r18, 0x2B	; 43
   2639e:	39 f0       	breq	.+14     	; 0x263ae <atoi+0x28>
   263a0:	2d 32       	cpi	r18, 0x2D	; 45
   263a2:	31 f4       	brne	.+12     	; 0x263b0 <atoi+0x2a>
   263a4:	68 94       	set
   263a6:	03 c0       	rjmp	.+6      	; 0x263ae <atoi+0x28>
   263a8:	bd d1       	rcall	.+890    	; 0x26724 <__mulhi_const_10>
   263aa:	82 0f       	add	r24, r18
   263ac:	91 1d       	adc	r25, r1
   263ae:	21 91       	ld	r18, Z+
   263b0:	20 53       	subi	r18, 0x30	; 48
   263b2:	2a 30       	cpi	r18, 0x0A	; 10
   263b4:	c8 f3       	brcs	.-14     	; 0x263a8 <atoi+0x22>
   263b6:	1e f4       	brtc	.+6      	; 0x263be <atoi+0x38>
   263b8:	90 95       	com	r25
   263ba:	81 95       	neg	r24
   263bc:	9f 4f       	sbci	r25, 0xFF	; 255
   263be:	08 95       	ret

000263c0 <atol>:
   263c0:	1f 93       	push	r17
   263c2:	fc 01       	movw	r30, r24
   263c4:	99 27       	eor	r25, r25
   263c6:	88 27       	eor	r24, r24
   263c8:	bc 01       	movw	r22, r24
   263ca:	e8 94       	clt
   263cc:	11 91       	ld	r17, Z+
   263ce:	10 32       	cpi	r17, 0x20	; 32
   263d0:	e9 f3       	breq	.-6      	; 0x263cc <atol+0xc>
   263d2:	19 30       	cpi	r17, 0x09	; 9
   263d4:	10 f0       	brcs	.+4      	; 0x263da <atol+0x1a>
   263d6:	1e 30       	cpi	r17, 0x0E	; 14
   263d8:	c8 f3       	brcs	.-14     	; 0x263cc <atol+0xc>
   263da:	1b 32       	cpi	r17, 0x2B	; 43
   263dc:	49 f0       	breq	.+18     	; 0x263f0 <atol+0x30>
   263de:	1d 32       	cpi	r17, 0x2D	; 45
   263e0:	41 f4       	brne	.+16     	; 0x263f2 <atol+0x32>
   263e2:	68 94       	set
   263e4:	05 c0       	rjmp	.+10     	; 0x263f0 <atol+0x30>
   263e6:	89 d1       	rcall	.+786    	; 0x266fa <__mulsi_const_10>
   263e8:	61 0f       	add	r22, r17
   263ea:	71 1d       	adc	r23, r1
   263ec:	81 1d       	adc	r24, r1
   263ee:	91 1d       	adc	r25, r1
   263f0:	11 91       	ld	r17, Z+
   263f2:	10 53       	subi	r17, 0x30	; 48
   263f4:	1a 30       	cpi	r17, 0x0A	; 10
   263f6:	b8 f3       	brcs	.-18     	; 0x263e6 <atol+0x26>
   263f8:	3e f4       	brtc	.+14     	; 0x26408 <atol+0x48>
   263fa:	90 95       	com	r25
   263fc:	80 95       	com	r24
   263fe:	70 95       	com	r23
   26400:	61 95       	neg	r22
   26402:	7f 4f       	sbci	r23, 0xFF	; 255
   26404:	8f 4f       	sbci	r24, 0xFF	; 255
   26406:	9f 4f       	sbci	r25, 0xFF	; 255
   26408:	1f 91       	pop	r17
   2640a:	08 95       	ret

0002640c <__ftoa_engine>:
   2640c:	28 30       	cpi	r18, 0x08	; 8
   2640e:	08 f0       	brcs	.+2      	; 0x26412 <__ftoa_engine+0x6>
   26410:	27 e0       	ldi	r18, 0x07	; 7
   26412:	33 27       	eor	r19, r19
   26414:	da 01       	movw	r26, r20
   26416:	99 0f       	add	r25, r25
   26418:	31 1d       	adc	r19, r1
   2641a:	87 fd       	sbrc	r24, 7
   2641c:	91 60       	ori	r25, 0x01	; 1
   2641e:	00 96       	adiw	r24, 0x00	; 0
   26420:	61 05       	cpc	r22, r1
   26422:	71 05       	cpc	r23, r1
   26424:	39 f4       	brne	.+14     	; 0x26434 <__ftoa_engine+0x28>
   26426:	32 60       	ori	r19, 0x02	; 2
   26428:	2e 5f       	subi	r18, 0xFE	; 254
   2642a:	3d 93       	st	X+, r19
   2642c:	30 e3       	ldi	r19, 0x30	; 48
   2642e:	2a 95       	dec	r18
   26430:	e1 f7       	brne	.-8      	; 0x2642a <__ftoa_engine+0x1e>
   26432:	08 95       	ret
   26434:	9f 3f       	cpi	r25, 0xFF	; 255
   26436:	30 f0       	brcs	.+12     	; 0x26444 <__ftoa_engine+0x38>
   26438:	80 38       	cpi	r24, 0x80	; 128
   2643a:	71 05       	cpc	r23, r1
   2643c:	61 05       	cpc	r22, r1
   2643e:	09 f0       	breq	.+2      	; 0x26442 <__ftoa_engine+0x36>
   26440:	3c 5f       	subi	r19, 0xFC	; 252
   26442:	3c 5f       	subi	r19, 0xFC	; 252
   26444:	3d 93       	st	X+, r19
   26446:	91 30       	cpi	r25, 0x01	; 1
   26448:	08 f0       	brcs	.+2      	; 0x2644c <__ftoa_engine+0x40>
   2644a:	80 68       	ori	r24, 0x80	; 128
   2644c:	91 1d       	adc	r25, r1
   2644e:	df 93       	push	r29
   26450:	cf 93       	push	r28
   26452:	1f 93       	push	r17
   26454:	0f 93       	push	r16
   26456:	ff 92       	push	r15
   26458:	ef 92       	push	r14
   2645a:	19 2f       	mov	r17, r25
   2645c:	98 7f       	andi	r25, 0xF8	; 248
   2645e:	96 95       	lsr	r25
   26460:	e9 2f       	mov	r30, r25
   26462:	96 95       	lsr	r25
   26464:	96 95       	lsr	r25
   26466:	e9 0f       	add	r30, r25
   26468:	ff 27       	eor	r31, r31
   2646a:	ec 57       	subi	r30, 0x7C	; 124
   2646c:	fc 4f       	sbci	r31, 0xFC	; 252
   2646e:	99 27       	eor	r25, r25
   26470:	33 27       	eor	r19, r19
   26472:	ee 24       	eor	r14, r14
   26474:	ff 24       	eor	r15, r15
   26476:	a7 01       	movw	r20, r14
   26478:	e7 01       	movw	r28, r14
   2647a:	05 90       	lpm	r0, Z+
   2647c:	08 94       	sec
   2647e:	07 94       	ror	r0
   26480:	28 f4       	brcc	.+10     	; 0x2648c <__ftoa_engine+0x80>
   26482:	36 0f       	add	r19, r22
   26484:	e7 1e       	adc	r14, r23
   26486:	f8 1e       	adc	r15, r24
   26488:	49 1f       	adc	r20, r25
   2648a:	51 1d       	adc	r21, r1
   2648c:	66 0f       	add	r22, r22
   2648e:	77 1f       	adc	r23, r23
   26490:	88 1f       	adc	r24, r24
   26492:	99 1f       	adc	r25, r25
   26494:	06 94       	lsr	r0
   26496:	a1 f7       	brne	.-24     	; 0x26480 <__ftoa_engine+0x74>
   26498:	05 90       	lpm	r0, Z+
   2649a:	07 94       	ror	r0
   2649c:	28 f4       	brcc	.+10     	; 0x264a8 <__ftoa_engine+0x9c>
   2649e:	e7 0e       	add	r14, r23
   264a0:	f8 1e       	adc	r15, r24
   264a2:	49 1f       	adc	r20, r25
   264a4:	56 1f       	adc	r21, r22
   264a6:	c1 1d       	adc	r28, r1
   264a8:	77 0f       	add	r23, r23
   264aa:	88 1f       	adc	r24, r24
   264ac:	99 1f       	adc	r25, r25
   264ae:	66 1f       	adc	r22, r22
   264b0:	06 94       	lsr	r0
   264b2:	a1 f7       	brne	.-24     	; 0x2649c <__ftoa_engine+0x90>
   264b4:	05 90       	lpm	r0, Z+
   264b6:	07 94       	ror	r0
   264b8:	28 f4       	brcc	.+10     	; 0x264c4 <__ftoa_engine+0xb8>
   264ba:	f8 0e       	add	r15, r24
   264bc:	49 1f       	adc	r20, r25
   264be:	56 1f       	adc	r21, r22
   264c0:	c7 1f       	adc	r28, r23
   264c2:	d1 1d       	adc	r29, r1
   264c4:	88 0f       	add	r24, r24
   264c6:	99 1f       	adc	r25, r25
   264c8:	66 1f       	adc	r22, r22
   264ca:	77 1f       	adc	r23, r23
   264cc:	06 94       	lsr	r0
   264ce:	a1 f7       	brne	.-24     	; 0x264b8 <__ftoa_engine+0xac>
   264d0:	05 90       	lpm	r0, Z+
   264d2:	07 94       	ror	r0
   264d4:	20 f4       	brcc	.+8      	; 0x264de <__ftoa_engine+0xd2>
   264d6:	49 0f       	add	r20, r25
   264d8:	56 1f       	adc	r21, r22
   264da:	c7 1f       	adc	r28, r23
   264dc:	d8 1f       	adc	r29, r24
   264de:	99 0f       	add	r25, r25
   264e0:	66 1f       	adc	r22, r22
   264e2:	77 1f       	adc	r23, r23
   264e4:	88 1f       	adc	r24, r24
   264e6:	06 94       	lsr	r0
   264e8:	a9 f7       	brne	.-22     	; 0x264d4 <__ftoa_engine+0xc8>
   264ea:	84 91       	lpm	r24, Z
   264ec:	10 95       	com	r17
   264ee:	17 70       	andi	r17, 0x07	; 7
   264f0:	41 f0       	breq	.+16     	; 0x26502 <__ftoa_engine+0xf6>
   264f2:	d6 95       	lsr	r29
   264f4:	c7 95       	ror	r28
   264f6:	57 95       	ror	r21
   264f8:	47 95       	ror	r20
   264fa:	f7 94       	ror	r15
   264fc:	e7 94       	ror	r14
   264fe:	1a 95       	dec	r17
   26500:	c1 f7       	brne	.-16     	; 0x264f2 <__ftoa_engine+0xe6>
   26502:	ea e2       	ldi	r30, 0x2A	; 42
   26504:	f3 e0       	ldi	r31, 0x03	; 3
   26506:	68 94       	set
   26508:	15 90       	lpm	r1, Z+
   2650a:	15 91       	lpm	r17, Z+
   2650c:	35 91       	lpm	r19, Z+
   2650e:	65 91       	lpm	r22, Z+
   26510:	95 91       	lpm	r25, Z+
   26512:	05 90       	lpm	r0, Z+
   26514:	7f e2       	ldi	r23, 0x2F	; 47
   26516:	73 95       	inc	r23
   26518:	e1 18       	sub	r14, r1
   2651a:	f1 0a       	sbc	r15, r17
   2651c:	43 0b       	sbc	r20, r19
   2651e:	56 0b       	sbc	r21, r22
   26520:	c9 0b       	sbc	r28, r25
   26522:	d0 09       	sbc	r29, r0
   26524:	c0 f7       	brcc	.-16     	; 0x26516 <__ftoa_engine+0x10a>
   26526:	e1 0c       	add	r14, r1
   26528:	f1 1e       	adc	r15, r17
   2652a:	43 1f       	adc	r20, r19
   2652c:	56 1f       	adc	r21, r22
   2652e:	c9 1f       	adc	r28, r25
   26530:	d0 1d       	adc	r29, r0
   26532:	7e f4       	brtc	.+30     	; 0x26552 <__ftoa_engine+0x146>
   26534:	70 33       	cpi	r23, 0x30	; 48
   26536:	11 f4       	brne	.+4      	; 0x2653c <__ftoa_engine+0x130>
   26538:	8a 95       	dec	r24
   2653a:	e6 cf       	rjmp	.-52     	; 0x26508 <__ftoa_engine+0xfc>
   2653c:	e8 94       	clt
   2653e:	01 50       	subi	r16, 0x01	; 1
   26540:	30 f0       	brcs	.+12     	; 0x2654e <__ftoa_engine+0x142>
   26542:	08 0f       	add	r16, r24
   26544:	0a f4       	brpl	.+2      	; 0x26548 <__ftoa_engine+0x13c>
   26546:	00 27       	eor	r16, r16
   26548:	02 17       	cp	r16, r18
   2654a:	08 f4       	brcc	.+2      	; 0x2654e <__ftoa_engine+0x142>
   2654c:	20 2f       	mov	r18, r16
   2654e:	23 95       	inc	r18
   26550:	02 2f       	mov	r16, r18
   26552:	7a 33       	cpi	r23, 0x3A	; 58
   26554:	28 f0       	brcs	.+10     	; 0x26560 <__ftoa_engine+0x154>
   26556:	79 e3       	ldi	r23, 0x39	; 57
   26558:	7d 93       	st	X+, r23
   2655a:	2a 95       	dec	r18
   2655c:	e9 f7       	brne	.-6      	; 0x26558 <__ftoa_engine+0x14c>
   2655e:	10 c0       	rjmp	.+32     	; 0x26580 <__ftoa_engine+0x174>
   26560:	7d 93       	st	X+, r23
   26562:	2a 95       	dec	r18
   26564:	89 f6       	brne	.-94     	; 0x26508 <__ftoa_engine+0xfc>
   26566:	06 94       	lsr	r0
   26568:	97 95       	ror	r25
   2656a:	67 95       	ror	r22
   2656c:	37 95       	ror	r19
   2656e:	17 95       	ror	r17
   26570:	17 94       	ror	r1
   26572:	e1 18       	sub	r14, r1
   26574:	f1 0a       	sbc	r15, r17
   26576:	43 0b       	sbc	r20, r19
   26578:	56 0b       	sbc	r21, r22
   2657a:	c9 0b       	sbc	r28, r25
   2657c:	d0 09       	sbc	r29, r0
   2657e:	98 f0       	brcs	.+38     	; 0x265a6 <__ftoa_engine+0x19a>
   26580:	23 95       	inc	r18
   26582:	7e 91       	ld	r23, -X
   26584:	73 95       	inc	r23
   26586:	7a 33       	cpi	r23, 0x3A	; 58
   26588:	08 f0       	brcs	.+2      	; 0x2658c <__ftoa_engine+0x180>
   2658a:	70 e3       	ldi	r23, 0x30	; 48
   2658c:	7c 93       	st	X, r23
   2658e:	20 13       	cpse	r18, r16
   26590:	b8 f7       	brcc	.-18     	; 0x26580 <__ftoa_engine+0x174>
   26592:	7e 91       	ld	r23, -X
   26594:	70 61       	ori	r23, 0x10	; 16
   26596:	7d 93       	st	X+, r23
   26598:	30 f0       	brcs	.+12     	; 0x265a6 <__ftoa_engine+0x19a>
   2659a:	83 95       	inc	r24
   2659c:	71 e3       	ldi	r23, 0x31	; 49
   2659e:	7d 93       	st	X+, r23
   265a0:	70 e3       	ldi	r23, 0x30	; 48
   265a2:	2a 95       	dec	r18
   265a4:	e1 f7       	brne	.-8      	; 0x2659e <__ftoa_engine+0x192>
   265a6:	11 24       	eor	r1, r1
   265a8:	ef 90       	pop	r14
   265aa:	ff 90       	pop	r15
   265ac:	0f 91       	pop	r16
   265ae:	1f 91       	pop	r17
   265b0:	cf 91       	pop	r28
   265b2:	df 91       	pop	r29
   265b4:	99 27       	eor	r25, r25
   265b6:	87 fd       	sbrc	r24, 7
   265b8:	90 95       	com	r25
   265ba:	08 95       	ret

000265bc <isspace>:
   265bc:	91 11       	cpse	r25, r1
   265be:	6f c7       	rjmp	.+3806   	; 0x2749e <__ctype_isfalse>
   265c0:	80 32       	cpi	r24, 0x20	; 32
   265c2:	19 f0       	breq	.+6      	; 0x265ca <isspace+0xe>
   265c4:	89 50       	subi	r24, 0x09	; 9
   265c6:	85 50       	subi	r24, 0x05	; 5
   265c8:	d0 f7       	brcc	.-12     	; 0x265be <isspace+0x2>
   265ca:	08 95       	ret

000265cc <strcpy_P>:
   265cc:	fb 01       	movw	r30, r22
   265ce:	dc 01       	movw	r26, r24
   265d0:	05 90       	lpm	r0, Z+
   265d2:	0d 92       	st	X+, r0
   265d4:	00 20       	and	r0, r0
   265d6:	e1 f7       	brne	.-8      	; 0x265d0 <strcpy_P+0x4>
   265d8:	08 95       	ret

000265da <__strlen_P>:
   265da:	fc 01       	movw	r30, r24
   265dc:	05 90       	lpm	r0, Z+
   265de:	00 20       	and	r0, r0
   265e0:	e9 f7       	brne	.-6      	; 0x265dc <__strlen_P+0x2>
   265e2:	80 95       	com	r24
   265e4:	90 95       	com	r25
   265e6:	8e 0f       	add	r24, r30
   265e8:	9f 1f       	adc	r25, r31
   265ea:	08 95       	ret

000265ec <strncasecmp_P>:
   265ec:	fb 01       	movw	r30, r22
   265ee:	dc 01       	movw	r26, r24
   265f0:	41 50       	subi	r20, 0x01	; 1
   265f2:	50 40       	sbci	r21, 0x00	; 0
   265f4:	88 f0       	brcs	.+34     	; 0x26618 <strncasecmp_P+0x2c>
   265f6:	8d 91       	ld	r24, X+
   265f8:	81 34       	cpi	r24, 0x41	; 65
   265fa:	1c f0       	brlt	.+6      	; 0x26602 <strncasecmp_P+0x16>
   265fc:	8b 35       	cpi	r24, 0x5B	; 91
   265fe:	0c f4       	brge	.+2      	; 0x26602 <strncasecmp_P+0x16>
   26600:	80 5e       	subi	r24, 0xE0	; 224
   26602:	65 91       	lpm	r22, Z+
   26604:	61 34       	cpi	r22, 0x41	; 65
   26606:	1c f0       	brlt	.+6      	; 0x2660e <strncasecmp_P+0x22>
   26608:	6b 35       	cpi	r22, 0x5B	; 91
   2660a:	0c f4       	brge	.+2      	; 0x2660e <strncasecmp_P+0x22>
   2660c:	60 5e       	subi	r22, 0xE0	; 224
   2660e:	86 1b       	sub	r24, r22
   26610:	61 11       	cpse	r22, r1
   26612:	71 f3       	breq	.-36     	; 0x265f0 <strncasecmp_P+0x4>
   26614:	99 0b       	sbc	r25, r25
   26616:	08 95       	ret
   26618:	88 1b       	sub	r24, r24
   2661a:	fc cf       	rjmp	.-8      	; 0x26614 <strncasecmp_P+0x28>

0002661c <strncmp_P>:
   2661c:	fb 01       	movw	r30, r22
   2661e:	dc 01       	movw	r26, r24
   26620:	41 50       	subi	r20, 0x01	; 1
   26622:	50 40       	sbci	r21, 0x00	; 0
   26624:	30 f0       	brcs	.+12     	; 0x26632 <strncmp_P+0x16>
   26626:	8d 91       	ld	r24, X+
   26628:	05 90       	lpm	r0, Z+
   2662a:	80 19       	sub	r24, r0
   2662c:	19 f4       	brne	.+6      	; 0x26634 <strncmp_P+0x18>
   2662e:	00 20       	and	r0, r0
   26630:	b9 f7       	brne	.-18     	; 0x26620 <strncmp_P+0x4>
   26632:	88 1b       	sub	r24, r24
   26634:	99 0b       	sbc	r25, r25
   26636:	08 95       	ret

00026638 <strnlen_P>:
   26638:	fc 01       	movw	r30, r24
   2663a:	05 90       	lpm	r0, Z+
   2663c:	61 50       	subi	r22, 0x01	; 1
   2663e:	70 40       	sbci	r23, 0x00	; 0
   26640:	01 10       	cpse	r0, r1
   26642:	d8 f7       	brcc	.-10     	; 0x2663a <strnlen_P+0x2>
   26644:	80 95       	com	r24
   26646:	90 95       	com	r25
   26648:	8e 0f       	add	r24, r30
   2664a:	9f 1f       	adc	r25, r31
   2664c:	08 95       	ret

0002664e <strstr_P>:
   2664e:	fb 01       	movw	r30, r22
   26650:	55 91       	lpm	r21, Z+
   26652:	55 23       	and	r21, r21
   26654:	a9 f0       	breq	.+42     	; 0x26680 <strstr_P+0x32>
   26656:	bf 01       	movw	r22, r30
   26658:	dc 01       	movw	r26, r24
   2665a:	4d 91       	ld	r20, X+
   2665c:	45 17       	cp	r20, r21
   2665e:	41 11       	cpse	r20, r1
   26660:	e1 f7       	brne	.-8      	; 0x2665a <strstr_P+0xc>
   26662:	59 f4       	brne	.+22     	; 0x2667a <strstr_P+0x2c>
   26664:	cd 01       	movw	r24, r26
   26666:	05 90       	lpm	r0, Z+
   26668:	00 20       	and	r0, r0
   2666a:	49 f0       	breq	.+18     	; 0x2667e <strstr_P+0x30>
   2666c:	4d 91       	ld	r20, X+
   2666e:	40 15       	cp	r20, r0
   26670:	41 11       	cpse	r20, r1
   26672:	c9 f3       	breq	.-14     	; 0x26666 <strstr_P+0x18>
   26674:	fb 01       	movw	r30, r22
   26676:	41 11       	cpse	r20, r1
   26678:	ef cf       	rjmp	.-34     	; 0x26658 <strstr_P+0xa>
   2667a:	81 e0       	ldi	r24, 0x01	; 1
   2667c:	90 e0       	ldi	r25, 0x00	; 0
   2667e:	01 97       	sbiw	r24, 0x01	; 1
   26680:	08 95       	ret

00026682 <memchr>:
   26682:	fc 01       	movw	r30, r24
   26684:	41 50       	subi	r20, 0x01	; 1
   26686:	50 40       	sbci	r21, 0x00	; 0
   26688:	30 f0       	brcs	.+12     	; 0x26696 <memchr+0x14>
   2668a:	01 90       	ld	r0, Z+
   2668c:	06 16       	cp	r0, r22
   2668e:	d1 f7       	brne	.-12     	; 0x26684 <memchr+0x2>
   26690:	31 97       	sbiw	r30, 0x01	; 1
   26692:	cf 01       	movw	r24, r30
   26694:	08 95       	ret
   26696:	88 27       	eor	r24, r24
   26698:	99 27       	eor	r25, r25
   2669a:	08 95       	ret

0002669c <memcpy>:
   2669c:	fb 01       	movw	r30, r22
   2669e:	dc 01       	movw	r26, r24
   266a0:	02 c0       	rjmp	.+4      	; 0x266a6 <memcpy+0xa>
   266a2:	01 90       	ld	r0, Z+
   266a4:	0d 92       	st	X+, r0
   266a6:	41 50       	subi	r20, 0x01	; 1
   266a8:	50 40       	sbci	r21, 0x00	; 0
   266aa:	d8 f7       	brcc	.-10     	; 0x266a2 <memcpy+0x6>
   266ac:	08 95       	ret

000266ae <memset>:
   266ae:	dc 01       	movw	r26, r24
   266b0:	01 c0       	rjmp	.+2      	; 0x266b4 <memset+0x6>
   266b2:	6d 93       	st	X+, r22
   266b4:	41 50       	subi	r20, 0x01	; 1
   266b6:	50 40       	sbci	r21, 0x00	; 0
   266b8:	e0 f7       	brcc	.-8      	; 0x266b2 <memset+0x4>
   266ba:	08 95       	ret

000266bc <strchr>:
   266bc:	fc 01       	movw	r30, r24
   266be:	81 91       	ld	r24, Z+
   266c0:	86 17       	cp	r24, r22
   266c2:	21 f0       	breq	.+8      	; 0x266cc <strchr+0x10>
   266c4:	88 23       	and	r24, r24
   266c6:	d9 f7       	brne	.-10     	; 0x266be <strchr+0x2>
   266c8:	99 27       	eor	r25, r25
   266ca:	08 95       	ret
   266cc:	31 97       	sbiw	r30, 0x01	; 1
   266ce:	cf 01       	movw	r24, r30
   266d0:	08 95       	ret

000266d2 <strlen>:
   266d2:	fc 01       	movw	r30, r24
   266d4:	01 90       	ld	r0, Z+
   266d6:	00 20       	and	r0, r0
   266d8:	e9 f7       	brne	.-6      	; 0x266d4 <strlen+0x2>
   266da:	80 95       	com	r24
   266dc:	90 95       	com	r25
   266de:	8e 0f       	add	r24, r30
   266e0:	9f 1f       	adc	r25, r31
   266e2:	08 95       	ret

000266e4 <strnlen>:
   266e4:	fc 01       	movw	r30, r24
   266e6:	61 50       	subi	r22, 0x01	; 1
   266e8:	70 40       	sbci	r23, 0x00	; 0
   266ea:	01 90       	ld	r0, Z+
   266ec:	01 10       	cpse	r0, r1
   266ee:	d8 f7       	brcc	.-10     	; 0x266e6 <strnlen+0x2>
   266f0:	80 95       	com	r24
   266f2:	90 95       	com	r25
   266f4:	8e 0f       	add	r24, r30
   266f6:	9f 1f       	adc	r25, r31
   266f8:	08 95       	ret

000266fa <__mulsi_const_10>:
   266fa:	59 2f       	mov	r21, r25
   266fc:	48 2f       	mov	r20, r24
   266fe:	37 2f       	mov	r19, r23
   26700:	26 2f       	mov	r18, r22
   26702:	66 0f       	add	r22, r22
   26704:	77 1f       	adc	r23, r23
   26706:	88 1f       	adc	r24, r24
   26708:	99 1f       	adc	r25, r25
   2670a:	66 0f       	add	r22, r22
   2670c:	77 1f       	adc	r23, r23
   2670e:	88 1f       	adc	r24, r24
   26710:	99 1f       	adc	r25, r25
   26712:	62 0f       	add	r22, r18
   26714:	73 1f       	adc	r23, r19
   26716:	84 1f       	adc	r24, r20
   26718:	95 1f       	adc	r25, r21
   2671a:	66 0f       	add	r22, r22
   2671c:	77 1f       	adc	r23, r23
   2671e:	88 1f       	adc	r24, r24
   26720:	99 1f       	adc	r25, r25
   26722:	08 95       	ret

00026724 <__mulhi_const_10>:
   26724:	7a e0       	ldi	r23, 0x0A	; 10
   26726:	97 9f       	mul	r25, r23
   26728:	90 2d       	mov	r25, r0
   2672a:	87 9f       	mul	r24, r23
   2672c:	80 2d       	mov	r24, r0
   2672e:	91 0d       	add	r25, r1
   26730:	11 24       	eor	r1, r1
   26732:	08 95       	ret

00026734 <fdevopen>:
   26734:	0f 93       	push	r16
   26736:	1f 93       	push	r17
   26738:	cf 93       	push	r28
   2673a:	df 93       	push	r29
   2673c:	00 97       	sbiw	r24, 0x00	; 0
   2673e:	31 f4       	brne	.+12     	; 0x2674c <fdevopen+0x18>
   26740:	61 15       	cp	r22, r1
   26742:	71 05       	cpc	r23, r1
   26744:	19 f4       	brne	.+6      	; 0x2674c <fdevopen+0x18>
   26746:	80 e0       	ldi	r24, 0x00	; 0
   26748:	90 e0       	ldi	r25, 0x00	; 0
   2674a:	39 c0       	rjmp	.+114    	; 0x267be <fdevopen+0x8a>
   2674c:	8b 01       	movw	r16, r22
   2674e:	ec 01       	movw	r28, r24
   26750:	6e e0       	ldi	r22, 0x0E	; 14
   26752:	70 e0       	ldi	r23, 0x00	; 0
   26754:	81 e0       	ldi	r24, 0x01	; 1
   26756:	90 e0       	ldi	r25, 0x00	; 0
   26758:	0f d4       	rcall	.+2078   	; 0x26f78 <calloc>
   2675a:	fc 01       	movw	r30, r24
   2675c:	89 2b       	or	r24, r25
   2675e:	99 f3       	breq	.-26     	; 0x26746 <fdevopen+0x12>
   26760:	80 e8       	ldi	r24, 0x80	; 128
   26762:	83 83       	std	Z+3, r24	; 0x03
   26764:	01 15       	cp	r16, r1
   26766:	11 05       	cpc	r17, r1
   26768:	71 f0       	breq	.+28     	; 0x26786 <fdevopen+0x52>
   2676a:	02 87       	std	Z+10, r16	; 0x0a
   2676c:	13 87       	std	Z+11, r17	; 0x0b
   2676e:	81 e8       	ldi	r24, 0x81	; 129
   26770:	83 83       	std	Z+3, r24	; 0x03
   26772:	80 91 27 33 	lds	r24, 0x3327	; 0x803327 <__iob>
   26776:	90 91 28 33 	lds	r25, 0x3328	; 0x803328 <__iob+0x1>
   2677a:	89 2b       	or	r24, r25
   2677c:	21 f4       	brne	.+8      	; 0x26786 <fdevopen+0x52>
   2677e:	e0 93 27 33 	sts	0x3327, r30	; 0x803327 <__iob>
   26782:	f0 93 28 33 	sts	0x3328, r31	; 0x803328 <__iob+0x1>
   26786:	20 97       	sbiw	r28, 0x00	; 0
   26788:	c9 f0       	breq	.+50     	; 0x267bc <fdevopen+0x88>
   2678a:	c0 87       	std	Z+8, r28	; 0x08
   2678c:	d1 87       	std	Z+9, r29	; 0x09
   2678e:	83 81       	ldd	r24, Z+3	; 0x03
   26790:	82 60       	ori	r24, 0x02	; 2
   26792:	83 83       	std	Z+3, r24	; 0x03
   26794:	80 91 29 33 	lds	r24, 0x3329	; 0x803329 <__iob+0x2>
   26798:	90 91 2a 33 	lds	r25, 0x332A	; 0x80332a <__iob+0x3>
   2679c:	89 2b       	or	r24, r25
   2679e:	71 f4       	brne	.+28     	; 0x267bc <fdevopen+0x88>
   267a0:	e0 93 29 33 	sts	0x3329, r30	; 0x803329 <__iob+0x2>
   267a4:	f0 93 2a 33 	sts	0x332A, r31	; 0x80332a <__iob+0x3>
   267a8:	80 91 2b 33 	lds	r24, 0x332B	; 0x80332b <__iob+0x4>
   267ac:	90 91 2c 33 	lds	r25, 0x332C	; 0x80332c <__iob+0x5>
   267b0:	89 2b       	or	r24, r25
   267b2:	21 f4       	brne	.+8      	; 0x267bc <fdevopen+0x88>
   267b4:	e0 93 2b 33 	sts	0x332B, r30	; 0x80332b <__iob+0x4>
   267b8:	f0 93 2c 33 	sts	0x332C, r31	; 0x80332c <__iob+0x5>
   267bc:	cf 01       	movw	r24, r30
   267be:	df 91       	pop	r29
   267c0:	cf 91       	pop	r28
   267c2:	1f 91       	pop	r17
   267c4:	0f 91       	pop	r16
   267c6:	08 95       	ret

000267c8 <fputc>:
   267c8:	0f 93       	push	r16
   267ca:	1f 93       	push	r17
   267cc:	cf 93       	push	r28
   267ce:	df 93       	push	r29
   267d0:	fb 01       	movw	r30, r22
   267d2:	23 81       	ldd	r18, Z+3	; 0x03
   267d4:	21 fd       	sbrc	r18, 1
   267d6:	03 c0       	rjmp	.+6      	; 0x267de <fputc+0x16>
   267d8:	8f ef       	ldi	r24, 0xFF	; 255
   267da:	9f ef       	ldi	r25, 0xFF	; 255
   267dc:	2c c0       	rjmp	.+88     	; 0x26836 <fputc+0x6e>
   267de:	22 ff       	sbrs	r18, 2
   267e0:	16 c0       	rjmp	.+44     	; 0x2680e <fputc+0x46>
   267e2:	46 81       	ldd	r20, Z+6	; 0x06
   267e4:	57 81       	ldd	r21, Z+7	; 0x07
   267e6:	24 81       	ldd	r18, Z+4	; 0x04
   267e8:	35 81       	ldd	r19, Z+5	; 0x05
   267ea:	42 17       	cp	r20, r18
   267ec:	53 07       	cpc	r21, r19
   267ee:	44 f4       	brge	.+16     	; 0x26800 <fputc+0x38>
   267f0:	a0 81       	ld	r26, Z
   267f2:	b1 81       	ldd	r27, Z+1	; 0x01
   267f4:	9d 01       	movw	r18, r26
   267f6:	2f 5f       	subi	r18, 0xFF	; 255
   267f8:	3f 4f       	sbci	r19, 0xFF	; 255
   267fa:	20 83       	st	Z, r18
   267fc:	31 83       	std	Z+1, r19	; 0x01
   267fe:	8c 93       	st	X, r24
   26800:	26 81       	ldd	r18, Z+6	; 0x06
   26802:	37 81       	ldd	r19, Z+7	; 0x07
   26804:	2f 5f       	subi	r18, 0xFF	; 255
   26806:	3f 4f       	sbci	r19, 0xFF	; 255
   26808:	26 83       	std	Z+6, r18	; 0x06
   2680a:	37 83       	std	Z+7, r19	; 0x07
   2680c:	14 c0       	rjmp	.+40     	; 0x26836 <fputc+0x6e>
   2680e:	8b 01       	movw	r16, r22
   26810:	ec 01       	movw	r28, r24
   26812:	fb 01       	movw	r30, r22
   26814:	00 84       	ldd	r0, Z+8	; 0x08
   26816:	f1 85       	ldd	r31, Z+9	; 0x09
   26818:	e0 2d       	mov	r30, r0
   2681a:	19 95       	eicall
   2681c:	89 2b       	or	r24, r25
   2681e:	e1 f6       	brne	.-72     	; 0x267d8 <fputc+0x10>
   26820:	d8 01       	movw	r26, r16
   26822:	16 96       	adiw	r26, 0x06	; 6
   26824:	8d 91       	ld	r24, X+
   26826:	9c 91       	ld	r25, X
   26828:	17 97       	sbiw	r26, 0x07	; 7
   2682a:	01 96       	adiw	r24, 0x01	; 1
   2682c:	16 96       	adiw	r26, 0x06	; 6
   2682e:	8d 93       	st	X+, r24
   26830:	9c 93       	st	X, r25
   26832:	17 97       	sbiw	r26, 0x07	; 7
   26834:	ce 01       	movw	r24, r28
   26836:	df 91       	pop	r29
   26838:	cf 91       	pop	r28
   2683a:	1f 91       	pop	r17
   2683c:	0f 91       	pop	r16
   2683e:	08 95       	ret

00026840 <snprintf_P>:
   26840:	0f 93       	push	r16
   26842:	1f 93       	push	r17
   26844:	cf 93       	push	r28
   26846:	df 93       	push	r29
   26848:	cd b7       	in	r28, 0x3d	; 61
   2684a:	de b7       	in	r29, 0x3e	; 62
   2684c:	2e 97       	sbiw	r28, 0x0e	; 14
   2684e:	cd bf       	out	0x3d, r28	; 61
   26850:	de bf       	out	0x3e, r29	; 62
   26852:	0e 89       	ldd	r16, Y+22	; 0x16
   26854:	1f 89       	ldd	r17, Y+23	; 0x17
   26856:	88 8d       	ldd	r24, Y+24	; 0x18
   26858:	99 8d       	ldd	r25, Y+25	; 0x19
   2685a:	2e e0       	ldi	r18, 0x0E	; 14
   2685c:	2c 83       	std	Y+4, r18	; 0x04
   2685e:	09 83       	std	Y+1, r16	; 0x01
   26860:	1a 83       	std	Y+2, r17	; 0x02
   26862:	97 ff       	sbrs	r25, 7
   26864:	02 c0       	rjmp	.+4      	; 0x2686a <snprintf_P+0x2a>
   26866:	80 e0       	ldi	r24, 0x00	; 0
   26868:	90 e8       	ldi	r25, 0x80	; 128
   2686a:	01 97       	sbiw	r24, 0x01	; 1
   2686c:	8d 83       	std	Y+5, r24	; 0x05
   2686e:	9e 83       	std	Y+6, r25	; 0x06
   26870:	ae 01       	movw	r20, r28
   26872:	44 5e       	subi	r20, 0xE4	; 228
   26874:	5f 4f       	sbci	r21, 0xFF	; 255
   26876:	6a 8d       	ldd	r22, Y+26	; 0x1a
   26878:	7b 8d       	ldd	r23, Y+27	; 0x1b
   2687a:	ce 01       	movw	r24, r28
   2687c:	01 96       	adiw	r24, 0x01	; 1
   2687e:	0f 94 f7 2a 	call	0x255ee	; 0x255ee <vfprintf>
   26882:	4d 81       	ldd	r20, Y+5	; 0x05
   26884:	5e 81       	ldd	r21, Y+6	; 0x06
   26886:	57 fd       	sbrc	r21, 7
   26888:	0a c0       	rjmp	.+20     	; 0x2689e <snprintf_P+0x5e>
   2688a:	2f 81       	ldd	r18, Y+7	; 0x07
   2688c:	38 85       	ldd	r19, Y+8	; 0x08
   2688e:	42 17       	cp	r20, r18
   26890:	53 07       	cpc	r21, r19
   26892:	0c f4       	brge	.+2      	; 0x26896 <snprintf_P+0x56>
   26894:	9a 01       	movw	r18, r20
   26896:	f8 01       	movw	r30, r16
   26898:	e2 0f       	add	r30, r18
   2689a:	f3 1f       	adc	r31, r19
   2689c:	10 82       	st	Z, r1
   2689e:	2e 96       	adiw	r28, 0x0e	; 14
   268a0:	cd bf       	out	0x3d, r28	; 61
   268a2:	de bf       	out	0x3e, r29	; 62
   268a4:	df 91       	pop	r29
   268a6:	cf 91       	pop	r28
   268a8:	1f 91       	pop	r17
   268aa:	0f 91       	pop	r16
   268ac:	08 95       	ret

000268ae <sprintf_P>:
   268ae:	0f 93       	push	r16
   268b0:	1f 93       	push	r17
   268b2:	cf 93       	push	r28
   268b4:	df 93       	push	r29
   268b6:	cd b7       	in	r28, 0x3d	; 61
   268b8:	de b7       	in	r29, 0x3e	; 62
   268ba:	2e 97       	sbiw	r28, 0x0e	; 14
   268bc:	cd bf       	out	0x3d, r28	; 61
   268be:	de bf       	out	0x3e, r29	; 62
   268c0:	0e 89       	ldd	r16, Y+22	; 0x16
   268c2:	1f 89       	ldd	r17, Y+23	; 0x17
   268c4:	8e e0       	ldi	r24, 0x0E	; 14
   268c6:	8c 83       	std	Y+4, r24	; 0x04
   268c8:	09 83       	std	Y+1, r16	; 0x01
   268ca:	1a 83       	std	Y+2, r17	; 0x02
   268cc:	8f ef       	ldi	r24, 0xFF	; 255
   268ce:	9f e7       	ldi	r25, 0x7F	; 127
   268d0:	8d 83       	std	Y+5, r24	; 0x05
   268d2:	9e 83       	std	Y+6, r25	; 0x06
   268d4:	ae 01       	movw	r20, r28
   268d6:	46 5e       	subi	r20, 0xE6	; 230
   268d8:	5f 4f       	sbci	r21, 0xFF	; 255
   268da:	68 8d       	ldd	r22, Y+24	; 0x18
   268dc:	79 8d       	ldd	r23, Y+25	; 0x19
   268de:	ce 01       	movw	r24, r28
   268e0:	01 96       	adiw	r24, 0x01	; 1
   268e2:	0f 94 f7 2a 	call	0x255ee	; 0x255ee <vfprintf>
   268e6:	ef 81       	ldd	r30, Y+7	; 0x07
   268e8:	f8 85       	ldd	r31, Y+8	; 0x08
   268ea:	e0 0f       	add	r30, r16
   268ec:	f1 1f       	adc	r31, r17
   268ee:	10 82       	st	Z, r1
   268f0:	2e 96       	adiw	r28, 0x0e	; 14
   268f2:	cd bf       	out	0x3d, r28	; 61
   268f4:	de bf       	out	0x3e, r29	; 62
   268f6:	df 91       	pop	r29
   268f8:	cf 91       	pop	r28
   268fa:	1f 91       	pop	r17
   268fc:	0f 91       	pop	r16
   268fe:	08 95       	ret

00026900 <sscanf_P>:
   26900:	cf 93       	push	r28
   26902:	df 93       	push	r29
   26904:	cd b7       	in	r28, 0x3d	; 61
   26906:	de b7       	in	r29, 0x3e	; 62
   26908:	2e 97       	sbiw	r28, 0x0e	; 14
   2690a:	cd bf       	out	0x3d, r28	; 61
   2690c:	de bf       	out	0x3e, r29	; 62
   2690e:	8d e0       	ldi	r24, 0x0D	; 13
   26910:	8c 83       	std	Y+4, r24	; 0x04
   26912:	8c 89       	ldd	r24, Y+20	; 0x14
   26914:	9d 89       	ldd	r25, Y+21	; 0x15
   26916:	89 83       	std	Y+1, r24	; 0x01
   26918:	9a 83       	std	Y+2, r25	; 0x02
   2691a:	ae 01       	movw	r20, r28
   2691c:	48 5e       	subi	r20, 0xE8	; 232
   2691e:	5f 4f       	sbci	r21, 0xFF	; 255
   26920:	6e 89       	ldd	r22, Y+22	; 0x16
   26922:	7f 89       	ldd	r23, Y+23	; 0x17
   26924:	ce 01       	movw	r24, r28
   26926:	01 96       	adiw	r24, 0x01	; 1
   26928:	10 d2       	rcall	.+1056   	; 0x26d4a <vfscanf>
   2692a:	2e 96       	adiw	r28, 0x0e	; 14
   2692c:	cd bf       	out	0x3d, r28	; 61
   2692e:	de bf       	out	0x3e, r29	; 62
   26930:	df 91       	pop	r29
   26932:	cf 91       	pop	r28
   26934:	08 95       	ret

00026936 <__ultoa_invert>:
   26936:	fa 01       	movw	r30, r20
   26938:	aa 27       	eor	r26, r26
   2693a:	28 30       	cpi	r18, 0x08	; 8
   2693c:	51 f1       	breq	.+84     	; 0x26992 <__ultoa_invert+0x5c>
   2693e:	20 31       	cpi	r18, 0x10	; 16
   26940:	81 f1       	breq	.+96     	; 0x269a2 <__ultoa_invert+0x6c>
   26942:	e8 94       	clt
   26944:	6f 93       	push	r22
   26946:	6e 7f       	andi	r22, 0xFE	; 254
   26948:	6e 5f       	subi	r22, 0xFE	; 254
   2694a:	7f 4f       	sbci	r23, 0xFF	; 255
   2694c:	8f 4f       	sbci	r24, 0xFF	; 255
   2694e:	9f 4f       	sbci	r25, 0xFF	; 255
   26950:	af 4f       	sbci	r26, 0xFF	; 255
   26952:	b1 e0       	ldi	r27, 0x01	; 1
   26954:	3e d0       	rcall	.+124    	; 0x269d2 <__ultoa_invert+0x9c>
   26956:	b4 e0       	ldi	r27, 0x04	; 4
   26958:	3c d0       	rcall	.+120    	; 0x269d2 <__ultoa_invert+0x9c>
   2695a:	67 0f       	add	r22, r23
   2695c:	78 1f       	adc	r23, r24
   2695e:	89 1f       	adc	r24, r25
   26960:	9a 1f       	adc	r25, r26
   26962:	a1 1d       	adc	r26, r1
   26964:	68 0f       	add	r22, r24
   26966:	79 1f       	adc	r23, r25
   26968:	8a 1f       	adc	r24, r26
   2696a:	91 1d       	adc	r25, r1
   2696c:	a1 1d       	adc	r26, r1
   2696e:	6a 0f       	add	r22, r26
   26970:	71 1d       	adc	r23, r1
   26972:	81 1d       	adc	r24, r1
   26974:	91 1d       	adc	r25, r1
   26976:	a1 1d       	adc	r26, r1
   26978:	20 d0       	rcall	.+64     	; 0x269ba <__ultoa_invert+0x84>
   2697a:	09 f4       	brne	.+2      	; 0x2697e <__ultoa_invert+0x48>
   2697c:	68 94       	set
   2697e:	3f 91       	pop	r19
   26980:	2a e0       	ldi	r18, 0x0A	; 10
   26982:	26 9f       	mul	r18, r22
   26984:	11 24       	eor	r1, r1
   26986:	30 19       	sub	r19, r0
   26988:	30 5d       	subi	r19, 0xD0	; 208
   2698a:	31 93       	st	Z+, r19
   2698c:	de f6       	brtc	.-74     	; 0x26944 <__ultoa_invert+0xe>
   2698e:	cf 01       	movw	r24, r30
   26990:	08 95       	ret
   26992:	46 2f       	mov	r20, r22
   26994:	47 70       	andi	r20, 0x07	; 7
   26996:	40 5d       	subi	r20, 0xD0	; 208
   26998:	41 93       	st	Z+, r20
   2699a:	b3 e0       	ldi	r27, 0x03	; 3
   2699c:	0f d0       	rcall	.+30     	; 0x269bc <__ultoa_invert+0x86>
   2699e:	c9 f7       	brne	.-14     	; 0x26992 <__ultoa_invert+0x5c>
   269a0:	f6 cf       	rjmp	.-20     	; 0x2698e <__ultoa_invert+0x58>
   269a2:	46 2f       	mov	r20, r22
   269a4:	4f 70       	andi	r20, 0x0F	; 15
   269a6:	40 5d       	subi	r20, 0xD0	; 208
   269a8:	4a 33       	cpi	r20, 0x3A	; 58
   269aa:	18 f0       	brcs	.+6      	; 0x269b2 <__ultoa_invert+0x7c>
   269ac:	49 5d       	subi	r20, 0xD9	; 217
   269ae:	31 fd       	sbrc	r19, 1
   269b0:	40 52       	subi	r20, 0x20	; 32
   269b2:	41 93       	st	Z+, r20
   269b4:	02 d0       	rcall	.+4      	; 0x269ba <__ultoa_invert+0x84>
   269b6:	a9 f7       	brne	.-22     	; 0x269a2 <__ultoa_invert+0x6c>
   269b8:	ea cf       	rjmp	.-44     	; 0x2698e <__ultoa_invert+0x58>
   269ba:	b4 e0       	ldi	r27, 0x04	; 4
   269bc:	a6 95       	lsr	r26
   269be:	97 95       	ror	r25
   269c0:	87 95       	ror	r24
   269c2:	77 95       	ror	r23
   269c4:	67 95       	ror	r22
   269c6:	ba 95       	dec	r27
   269c8:	c9 f7       	brne	.-14     	; 0x269bc <__ultoa_invert+0x86>
   269ca:	00 97       	sbiw	r24, 0x00	; 0
   269cc:	61 05       	cpc	r22, r1
   269ce:	71 05       	cpc	r23, r1
   269d0:	08 95       	ret
   269d2:	9b 01       	movw	r18, r22
   269d4:	ac 01       	movw	r20, r24
   269d6:	0a 2e       	mov	r0, r26
   269d8:	06 94       	lsr	r0
   269da:	57 95       	ror	r21
   269dc:	47 95       	ror	r20
   269de:	37 95       	ror	r19
   269e0:	27 95       	ror	r18
   269e2:	ba 95       	dec	r27
   269e4:	c9 f7       	brne	.-14     	; 0x269d8 <__ultoa_invert+0xa2>
   269e6:	62 0f       	add	r22, r18
   269e8:	73 1f       	adc	r23, r19
   269ea:	84 1f       	adc	r24, r20
   269ec:	95 1f       	adc	r25, r21
   269ee:	a0 1d       	adc	r26, r0
   269f0:	08 95       	ret

000269f2 <putval>:
   269f2:	20 fd       	sbrc	r18, 0
   269f4:	09 c0       	rjmp	.+18     	; 0x26a08 <putval+0x16>
   269f6:	fc 01       	movw	r30, r24
   269f8:	23 fd       	sbrc	r18, 3
   269fa:	05 c0       	rjmp	.+10     	; 0x26a06 <putval+0x14>
   269fc:	22 ff       	sbrs	r18, 2
   269fe:	02 c0       	rjmp	.+4      	; 0x26a04 <putval+0x12>
   26a00:	73 83       	std	Z+3, r23	; 0x03
   26a02:	62 83       	std	Z+2, r22	; 0x02
   26a04:	51 83       	std	Z+1, r21	; 0x01
   26a06:	40 83       	st	Z, r20
   26a08:	08 95       	ret

00026a0a <mulacc>:
   26a0a:	44 fd       	sbrc	r20, 4
   26a0c:	17 c0       	rjmp	.+46     	; 0x26a3c <mulacc+0x32>
   26a0e:	46 fd       	sbrc	r20, 6
   26a10:	17 c0       	rjmp	.+46     	; 0x26a40 <mulacc+0x36>
   26a12:	ab 01       	movw	r20, r22
   26a14:	bc 01       	movw	r22, r24
   26a16:	da 01       	movw	r26, r20
   26a18:	fb 01       	movw	r30, r22
   26a1a:	aa 0f       	add	r26, r26
   26a1c:	bb 1f       	adc	r27, r27
   26a1e:	ee 1f       	adc	r30, r30
   26a20:	ff 1f       	adc	r31, r31
   26a22:	10 94       	com	r1
   26a24:	d1 f7       	brne	.-12     	; 0x26a1a <mulacc+0x10>
   26a26:	4a 0f       	add	r20, r26
   26a28:	5b 1f       	adc	r21, r27
   26a2a:	6e 1f       	adc	r22, r30
   26a2c:	7f 1f       	adc	r23, r31
   26a2e:	cb 01       	movw	r24, r22
   26a30:	ba 01       	movw	r22, r20
   26a32:	66 0f       	add	r22, r22
   26a34:	77 1f       	adc	r23, r23
   26a36:	88 1f       	adc	r24, r24
   26a38:	99 1f       	adc	r25, r25
   26a3a:	09 c0       	rjmp	.+18     	; 0x26a4e <mulacc+0x44>
   26a3c:	33 e0       	ldi	r19, 0x03	; 3
   26a3e:	01 c0       	rjmp	.+2      	; 0x26a42 <mulacc+0x38>
   26a40:	34 e0       	ldi	r19, 0x04	; 4
   26a42:	66 0f       	add	r22, r22
   26a44:	77 1f       	adc	r23, r23
   26a46:	88 1f       	adc	r24, r24
   26a48:	99 1f       	adc	r25, r25
   26a4a:	31 50       	subi	r19, 0x01	; 1
   26a4c:	d1 f7       	brne	.-12     	; 0x26a42 <mulacc+0x38>
   26a4e:	62 0f       	add	r22, r18
   26a50:	71 1d       	adc	r23, r1
   26a52:	81 1d       	adc	r24, r1
   26a54:	91 1d       	adc	r25, r1
   26a56:	08 95       	ret

00026a58 <skip_spaces>:
   26a58:	0f 93       	push	r16
   26a5a:	1f 93       	push	r17
   26a5c:	cf 93       	push	r28
   26a5e:	df 93       	push	r29
   26a60:	8c 01       	movw	r16, r24
   26a62:	c8 01       	movw	r24, r16
   26a64:	2a d5       	rcall	.+2644   	; 0x274ba <fgetc>
   26a66:	ec 01       	movw	r28, r24
   26a68:	97 fd       	sbrc	r25, 7
   26a6a:	06 c0       	rjmp	.+12     	; 0x26a78 <skip_spaces+0x20>
   26a6c:	a7 dd       	rcall	.-1202   	; 0x265bc <isspace>
   26a6e:	89 2b       	or	r24, r25
   26a70:	c1 f7       	brne	.-16     	; 0x26a62 <skip_spaces+0xa>
   26a72:	b8 01       	movw	r22, r16
   26a74:	ce 01       	movw	r24, r28
   26a76:	5f d5       	rcall	.+2750   	; 0x27536 <ungetc>
   26a78:	ce 01       	movw	r24, r28
   26a7a:	df 91       	pop	r29
   26a7c:	cf 91       	pop	r28
   26a7e:	1f 91       	pop	r17
   26a80:	0f 91       	pop	r16
   26a82:	08 95       	ret

00026a84 <conv_int>:
   26a84:	8f 92       	push	r8
   26a86:	9f 92       	push	r9
   26a88:	af 92       	push	r10
   26a8a:	bf 92       	push	r11
   26a8c:	ef 92       	push	r14
   26a8e:	ff 92       	push	r15
   26a90:	0f 93       	push	r16
   26a92:	1f 93       	push	r17
   26a94:	cf 93       	push	r28
   26a96:	df 93       	push	r29
   26a98:	8c 01       	movw	r16, r24
   26a9a:	d6 2f       	mov	r29, r22
   26a9c:	7a 01       	movw	r14, r20
   26a9e:	b2 2e       	mov	r11, r18
   26aa0:	0c d5       	rcall	.+2584   	; 0x274ba <fgetc>
   26aa2:	9c 01       	movw	r18, r24
   26aa4:	33 27       	eor	r19, r19
   26aa6:	2b 32       	cpi	r18, 0x2B	; 43
   26aa8:	31 05       	cpc	r19, r1
   26aaa:	31 f0       	breq	.+12     	; 0x26ab8 <conv_int+0x34>
   26aac:	2d 32       	cpi	r18, 0x2D	; 45
   26aae:	31 05       	cpc	r19, r1
   26ab0:	59 f4       	brne	.+22     	; 0x26ac8 <conv_int+0x44>
   26ab2:	8b 2d       	mov	r24, r11
   26ab4:	80 68       	ori	r24, 0x80	; 128
   26ab6:	b8 2e       	mov	r11, r24
   26ab8:	d1 50       	subi	r29, 0x01	; 1
   26aba:	11 f4       	brne	.+4      	; 0x26ac0 <conv_int+0x3c>
   26abc:	80 e0       	ldi	r24, 0x00	; 0
   26abe:	61 c0       	rjmp	.+194    	; 0x26b82 <conv_int+0xfe>
   26ac0:	c8 01       	movw	r24, r16
   26ac2:	fb d4       	rcall	.+2550   	; 0x274ba <fgetc>
   26ac4:	97 fd       	sbrc	r25, 7
   26ac6:	fa cf       	rjmp	.-12     	; 0x26abc <conv_int+0x38>
   26ac8:	cb 2d       	mov	r28, r11
   26aca:	cd 7f       	andi	r28, 0xFD	; 253
   26acc:	2b 2d       	mov	r18, r11
   26ace:	20 73       	andi	r18, 0x30	; 48
   26ad0:	f9 f4       	brne	.+62     	; 0x26b10 <conv_int+0x8c>
   26ad2:	80 33       	cpi	r24, 0x30	; 48
   26ad4:	e9 f4       	brne	.+58     	; 0x26b10 <conv_int+0x8c>
   26ad6:	aa 24       	eor	r10, r10
   26ad8:	aa 94       	dec	r10
   26ada:	ad 0e       	add	r10, r29
   26adc:	09 f4       	brne	.+2      	; 0x26ae0 <conv_int+0x5c>
   26ade:	3e c0       	rjmp	.+124    	; 0x26b5c <conv_int+0xd8>
   26ae0:	c8 01       	movw	r24, r16
   26ae2:	eb d4       	rcall	.+2518   	; 0x274ba <fgetc>
   26ae4:	97 fd       	sbrc	r25, 7
   26ae6:	3a c0       	rjmp	.+116    	; 0x26b5c <conv_int+0xd8>
   26ae8:	9c 01       	movw	r18, r24
   26aea:	2f 7d       	andi	r18, 0xDF	; 223
   26aec:	33 27       	eor	r19, r19
   26aee:	28 35       	cpi	r18, 0x58	; 88
   26af0:	31 05       	cpc	r19, r1
   26af2:	41 f4       	brne	.+16     	; 0x26b04 <conv_int+0x80>
   26af4:	c2 64       	ori	r28, 0x42	; 66
   26af6:	d2 50       	subi	r29, 0x02	; 2
   26af8:	89 f1       	breq	.+98     	; 0x26b5c <conv_int+0xd8>
   26afa:	c8 01       	movw	r24, r16
   26afc:	de d4       	rcall	.+2492   	; 0x274ba <fgetc>
   26afe:	97 ff       	sbrs	r25, 7
   26b00:	07 c0       	rjmp	.+14     	; 0x26b10 <conv_int+0x8c>
   26b02:	2c c0       	rjmp	.+88     	; 0x26b5c <conv_int+0xd8>
   26b04:	b6 fe       	sbrs	r11, 6
   26b06:	02 c0       	rjmp	.+4      	; 0x26b0c <conv_int+0x88>
   26b08:	c2 60       	ori	r28, 0x02	; 2
   26b0a:	01 c0       	rjmp	.+2      	; 0x26b0e <conv_int+0x8a>
   26b0c:	c2 61       	ori	r28, 0x12	; 18
   26b0e:	da 2d       	mov	r29, r10
   26b10:	81 2c       	mov	r8, r1
   26b12:	91 2c       	mov	r9, r1
   26b14:	54 01       	movw	r10, r8
   26b16:	20 ed       	ldi	r18, 0xD0	; 208
   26b18:	28 0f       	add	r18, r24
   26b1a:	28 30       	cpi	r18, 0x08	; 8
   26b1c:	78 f0       	brcs	.+30     	; 0x26b3c <conv_int+0xb8>
   26b1e:	c4 ff       	sbrs	r28, 4
   26b20:	03 c0       	rjmp	.+6      	; 0x26b28 <conv_int+0xa4>
   26b22:	b8 01       	movw	r22, r16
   26b24:	08 d5       	rcall	.+2576   	; 0x27536 <ungetc>
   26b26:	17 c0       	rjmp	.+46     	; 0x26b56 <conv_int+0xd2>
   26b28:	2a 30       	cpi	r18, 0x0A	; 10
   26b2a:	40 f0       	brcs	.+16     	; 0x26b3c <conv_int+0xb8>
   26b2c:	c6 ff       	sbrs	r28, 6
   26b2e:	f9 cf       	rjmp	.-14     	; 0x26b22 <conv_int+0x9e>
   26b30:	2f 7d       	andi	r18, 0xDF	; 223
   26b32:	3f ee       	ldi	r19, 0xEF	; 239
   26b34:	32 0f       	add	r19, r18
   26b36:	36 30       	cpi	r19, 0x06	; 6
   26b38:	a0 f7       	brcc	.-24     	; 0x26b22 <conv_int+0x9e>
   26b3a:	27 50       	subi	r18, 0x07	; 7
   26b3c:	4c 2f       	mov	r20, r28
   26b3e:	c5 01       	movw	r24, r10
   26b40:	b4 01       	movw	r22, r8
   26b42:	63 df       	rcall	.-314    	; 0x26a0a <mulacc>
   26b44:	4b 01       	movw	r8, r22
   26b46:	5c 01       	movw	r10, r24
   26b48:	c2 60       	ori	r28, 0x02	; 2
   26b4a:	d1 50       	subi	r29, 0x01	; 1
   26b4c:	51 f0       	breq	.+20     	; 0x26b62 <conv_int+0xde>
   26b4e:	c8 01       	movw	r24, r16
   26b50:	b4 d4       	rcall	.+2408   	; 0x274ba <fgetc>
   26b52:	97 ff       	sbrs	r25, 7
   26b54:	e0 cf       	rjmp	.-64     	; 0x26b16 <conv_int+0x92>
   26b56:	c1 fd       	sbrc	r28, 1
   26b58:	04 c0       	rjmp	.+8      	; 0x26b62 <conv_int+0xde>
   26b5a:	b0 cf       	rjmp	.-160    	; 0x26abc <conv_int+0x38>
   26b5c:	81 2c       	mov	r8, r1
   26b5e:	91 2c       	mov	r9, r1
   26b60:	54 01       	movw	r10, r8
   26b62:	c7 ff       	sbrs	r28, 7
   26b64:	08 c0       	rjmp	.+16     	; 0x26b76 <conv_int+0xf2>
   26b66:	b0 94       	com	r11
   26b68:	a0 94       	com	r10
   26b6a:	90 94       	com	r9
   26b6c:	80 94       	com	r8
   26b6e:	81 1c       	adc	r8, r1
   26b70:	91 1c       	adc	r9, r1
   26b72:	a1 1c       	adc	r10, r1
   26b74:	b1 1c       	adc	r11, r1
   26b76:	2c 2f       	mov	r18, r28
   26b78:	b5 01       	movw	r22, r10
   26b7a:	a4 01       	movw	r20, r8
   26b7c:	c7 01       	movw	r24, r14
   26b7e:	39 df       	rcall	.-398    	; 0x269f2 <putval>
   26b80:	81 e0       	ldi	r24, 0x01	; 1
   26b82:	df 91       	pop	r29
   26b84:	cf 91       	pop	r28
   26b86:	1f 91       	pop	r17
   26b88:	0f 91       	pop	r16
   26b8a:	ff 90       	pop	r15
   26b8c:	ef 90       	pop	r14
   26b8e:	bf 90       	pop	r11
   26b90:	af 90       	pop	r10
   26b92:	9f 90       	pop	r9
   26b94:	8f 90       	pop	r8
   26b96:	08 95       	ret

00026b98 <conv_brk>:
   26b98:	5f 92       	push	r5
   26b9a:	6f 92       	push	r6
   26b9c:	7f 92       	push	r7
   26b9e:	8f 92       	push	r8
   26ba0:	9f 92       	push	r9
   26ba2:	af 92       	push	r10
   26ba4:	bf 92       	push	r11
   26ba6:	cf 92       	push	r12
   26ba8:	df 92       	push	r13
   26baa:	ef 92       	push	r14
   26bac:	ff 92       	push	r15
   26bae:	0f 93       	push	r16
   26bb0:	1f 93       	push	r17
   26bb2:	cf 93       	push	r28
   26bb4:	df 93       	push	r29
   26bb6:	cd b7       	in	r28, 0x3d	; 61
   26bb8:	de b7       	in	r29, 0x3e	; 62
   26bba:	a0 97       	sbiw	r28, 0x20	; 32
   26bbc:	cd bf       	out	0x3d, r28	; 61
   26bbe:	de bf       	out	0x3e, r29	; 62
   26bc0:	5c 01       	movw	r10, r24
   26bc2:	96 2e       	mov	r9, r22
   26bc4:	7a 01       	movw	r14, r20
   26bc6:	f9 01       	movw	r30, r18
   26bc8:	8e 01       	movw	r16, r28
   26bca:	0f 5f       	subi	r16, 0xFF	; 255
   26bcc:	1f 4f       	sbci	r17, 0xFF	; 255
   26bce:	68 01       	movw	r12, r16
   26bd0:	80 e2       	ldi	r24, 0x20	; 32
   26bd2:	d8 01       	movw	r26, r16
   26bd4:	1d 92       	st	X+, r1
   26bd6:	8a 95       	dec	r24
   26bd8:	e9 f7       	brne	.-6      	; 0x26bd4 <conv_brk+0x3c>
   26bda:	d5 01       	movw	r26, r10
   26bdc:	13 96       	adiw	r26, 0x03	; 3
   26bde:	8c 90       	ld	r8, X
   26be0:	80 e0       	ldi	r24, 0x00	; 0
   26be2:	90 e0       	ldi	r25, 0x00	; 0
   26be4:	61 2c       	mov	r6, r1
   26be6:	71 2c       	mov	r7, r1
   26be8:	30 e0       	ldi	r19, 0x00	; 0
   26bea:	61 e0       	ldi	r22, 0x01	; 1
   26bec:	70 e0       	ldi	r23, 0x00	; 0
   26bee:	83 fc       	sbrc	r8, 3
   26bf0:	25 91       	lpm	r18, Z+
   26bf2:	83 fe       	sbrs	r8, 3
   26bf4:	21 91       	ld	r18, Z+
   26bf6:	8f 01       	movw	r16, r30
   26bf8:	52 2e       	mov	r5, r18
   26bfa:	21 11       	cpse	r18, r1
   26bfc:	03 c0       	rjmp	.+6      	; 0x26c04 <conv_brk+0x6c>
   26bfe:	80 e0       	ldi	r24, 0x00	; 0
   26c00:	90 e0       	ldi	r25, 0x00	; 0
   26c02:	90 c0       	rjmp	.+288    	; 0x26d24 <conv_brk+0x18c>
   26c04:	2e 35       	cpi	r18, 0x5E	; 94
   26c06:	11 f4       	brne	.+4      	; 0x26c0c <conv_brk+0x74>
   26c08:	00 97       	sbiw	r24, 0x00	; 0
   26c0a:	51 f1       	breq	.+84     	; 0x26c60 <conv_brk+0xc8>
   26c0c:	43 2f       	mov	r20, r19
   26c0e:	50 e0       	ldi	r21, 0x00	; 0
   26c10:	48 17       	cp	r20, r24
   26c12:	59 07       	cpc	r21, r25
   26c14:	3c f4       	brge	.+14     	; 0x26c24 <conv_brk+0x8c>
   26c16:	2d 35       	cpi	r18, 0x5D	; 93
   26c18:	59 f1       	breq	.+86     	; 0x26c70 <conv_brk+0xd8>
   26c1a:	2d 32       	cpi	r18, 0x2D	; 45
   26c1c:	19 f4       	brne	.+6      	; 0x26c24 <conv_brk+0x8c>
   26c1e:	77 20       	and	r7, r7
   26c20:	09 f1       	breq	.+66     	; 0x26c64 <conv_brk+0xcc>
   26c22:	03 c0       	rjmp	.+6      	; 0x26c2a <conv_brk+0x92>
   26c24:	77 20       	and	r7, r7
   26c26:	09 f4       	brne	.+2      	; 0x26c2a <conv_brk+0x92>
   26c28:	68 c0       	rjmp	.+208    	; 0x26cfa <conv_brk+0x162>
   26c2a:	45 2d       	mov	r20, r5
   26c2c:	46 95       	lsr	r20
   26c2e:	46 95       	lsr	r20
   26c30:	46 95       	lsr	r20
   26c32:	d6 01       	movw	r26, r12
   26c34:	a4 0f       	add	r26, r20
   26c36:	b1 1d       	adc	r27, r1
   26c38:	45 2d       	mov	r20, r5
   26c3a:	47 70       	andi	r20, 0x07	; 7
   26c3c:	8b 01       	movw	r16, r22
   26c3e:	02 c0       	rjmp	.+4      	; 0x26c44 <conv_brk+0xac>
   26c40:	00 0f       	add	r16, r16
   26c42:	11 1f       	adc	r17, r17
   26c44:	4a 95       	dec	r20
   26c46:	e2 f7       	brpl	.-8      	; 0x26c40 <conv_brk+0xa8>
   26c48:	a8 01       	movw	r20, r16
   26c4a:	5c 91       	ld	r21, X
   26c4c:	45 2b       	or	r20, r21
   26c4e:	4c 93       	st	X, r20
   26c50:	65 14       	cp	r6, r5
   26c52:	59 f0       	breq	.+22     	; 0x26c6a <conv_brk+0xd2>
   26c54:	56 14       	cp	r5, r6
   26c56:	10 f4       	brcc	.+4      	; 0x26c5c <conv_brk+0xc4>
   26c58:	53 94       	inc	r5
   26c5a:	e7 cf       	rjmp	.-50     	; 0x26c2a <conv_brk+0x92>
   26c5c:	5a 94       	dec	r5
   26c5e:	e5 cf       	rjmp	.-54     	; 0x26c2a <conv_brk+0x92>
   26c60:	31 e0       	ldi	r19, 0x01	; 1
   26c62:	04 c0       	rjmp	.+8      	; 0x26c6c <conv_brk+0xd4>
   26c64:	77 24       	eor	r7, r7
   26c66:	73 94       	inc	r7
   26c68:	01 c0       	rjmp	.+2      	; 0x26c6c <conv_brk+0xd4>
   26c6a:	71 2c       	mov	r7, r1
   26c6c:	01 96       	adiw	r24, 0x01	; 1
   26c6e:	bf cf       	rjmp	.-130    	; 0x26bee <conv_brk+0x56>
   26c70:	77 20       	and	r7, r7
   26c72:	19 f0       	breq	.+6      	; 0x26c7a <conv_brk+0xe2>
   26c74:	8e 81       	ldd	r24, Y+6	; 0x06
   26c76:	80 62       	ori	r24, 0x20	; 32
   26c78:	8e 83       	std	Y+6, r24	; 0x06
   26c7a:	31 11       	cpse	r19, r1
   26c7c:	03 c0       	rjmp	.+6      	; 0x26c84 <conv_brk+0xec>
   26c7e:	88 24       	eor	r8, r8
   26c80:	83 94       	inc	r8
   26c82:	17 c0       	rjmp	.+46     	; 0x26cb2 <conv_brk+0x11a>
   26c84:	f6 01       	movw	r30, r12
   26c86:	9e 01       	movw	r18, r28
   26c88:	2f 5d       	subi	r18, 0xDF	; 223
   26c8a:	3f 4f       	sbci	r19, 0xFF	; 255
   26c8c:	80 81       	ld	r24, Z
   26c8e:	80 95       	com	r24
   26c90:	81 93       	st	Z+, r24
   26c92:	2e 17       	cp	r18, r30
   26c94:	3f 07       	cpc	r19, r31
   26c96:	d1 f7       	brne	.-12     	; 0x26c8c <conv_brk+0xf4>
   26c98:	f2 cf       	rjmp	.-28     	; 0x26c7e <conv_brk+0xe6>
   26c9a:	e1 14       	cp	r14, r1
   26c9c:	f1 04       	cpc	r15, r1
   26c9e:	29 f0       	breq	.+10     	; 0x26caa <conv_brk+0x112>
   26ca0:	d7 01       	movw	r26, r14
   26ca2:	8c 93       	st	X, r24
   26ca4:	f7 01       	movw	r30, r14
   26ca6:	31 96       	adiw	r30, 0x01	; 1
   26ca8:	7f 01       	movw	r14, r30
   26caa:	9a 94       	dec	r9
   26cac:	81 2c       	mov	r8, r1
   26cae:	99 20       	and	r9, r9
   26cb0:	e9 f0       	breq	.+58     	; 0x26cec <conv_brk+0x154>
   26cb2:	c5 01       	movw	r24, r10
   26cb4:	02 d4       	rcall	.+2052   	; 0x274ba <fgetc>
   26cb6:	97 fd       	sbrc	r25, 7
   26cb8:	17 c0       	rjmp	.+46     	; 0x26ce8 <conv_brk+0x150>
   26cba:	fc 01       	movw	r30, r24
   26cbc:	ff 27       	eor	r31, r31
   26cbe:	23 e0       	ldi	r18, 0x03	; 3
   26cc0:	f5 95       	asr	r31
   26cc2:	e7 95       	ror	r30
   26cc4:	2a 95       	dec	r18
   26cc6:	e1 f7       	brne	.-8      	; 0x26cc0 <conv_brk+0x128>
   26cc8:	ec 0d       	add	r30, r12
   26cca:	fd 1d       	adc	r31, r13
   26ccc:	20 81       	ld	r18, Z
   26cce:	30 e0       	ldi	r19, 0x00	; 0
   26cd0:	ac 01       	movw	r20, r24
   26cd2:	47 70       	andi	r20, 0x07	; 7
   26cd4:	55 27       	eor	r21, r21
   26cd6:	02 c0       	rjmp	.+4      	; 0x26cdc <conv_brk+0x144>
   26cd8:	35 95       	asr	r19
   26cda:	27 95       	ror	r18
   26cdc:	4a 95       	dec	r20
   26cde:	e2 f7       	brpl	.-8      	; 0x26cd8 <conv_brk+0x140>
   26ce0:	20 fd       	sbrc	r18, 0
   26ce2:	db cf       	rjmp	.-74     	; 0x26c9a <conv_brk+0x102>
   26ce4:	b5 01       	movw	r22, r10
   26ce6:	27 d4       	rcall	.+2126   	; 0x27536 <ungetc>
   26ce8:	81 10       	cpse	r8, r1
   26cea:	89 cf       	rjmp	.-238    	; 0x26bfe <conv_brk+0x66>
   26cec:	e1 14       	cp	r14, r1
   26cee:	f1 04       	cpc	r15, r1
   26cf0:	11 f0       	breq	.+4      	; 0x26cf6 <conv_brk+0x15e>
   26cf2:	d7 01       	movw	r26, r14
   26cf4:	1c 92       	st	X, r1
   26cf6:	c8 01       	movw	r24, r16
   26cf8:	15 c0       	rjmp	.+42     	; 0x26d24 <conv_brk+0x18c>
   26cfa:	42 2f       	mov	r20, r18
   26cfc:	46 95       	lsr	r20
   26cfe:	46 95       	lsr	r20
   26d00:	46 95       	lsr	r20
   26d02:	d6 01       	movw	r26, r12
   26d04:	a4 0f       	add	r26, r20
   26d06:	b1 1d       	adc	r27, r1
   26d08:	42 2f       	mov	r20, r18
   26d0a:	47 70       	andi	r20, 0x07	; 7
   26d0c:	8b 01       	movw	r16, r22
   26d0e:	02 c0       	rjmp	.+4      	; 0x26d14 <conv_brk+0x17c>
   26d10:	00 0f       	add	r16, r16
   26d12:	11 1f       	adc	r17, r17
   26d14:	4a 95       	dec	r20
   26d16:	e2 f7       	brpl	.-8      	; 0x26d10 <conv_brk+0x178>
   26d18:	a8 01       	movw	r20, r16
   26d1a:	5c 91       	ld	r21, X
   26d1c:	45 2b       	or	r20, r21
   26d1e:	4c 93       	st	X, r20
   26d20:	62 2e       	mov	r6, r18
   26d22:	a4 cf       	rjmp	.-184    	; 0x26c6c <conv_brk+0xd4>
   26d24:	a0 96       	adiw	r28, 0x20	; 32
   26d26:	cd bf       	out	0x3d, r28	; 61
   26d28:	de bf       	out	0x3e, r29	; 62
   26d2a:	df 91       	pop	r29
   26d2c:	cf 91       	pop	r28
   26d2e:	1f 91       	pop	r17
   26d30:	0f 91       	pop	r16
   26d32:	ff 90       	pop	r15
   26d34:	ef 90       	pop	r14
   26d36:	df 90       	pop	r13
   26d38:	cf 90       	pop	r12
   26d3a:	bf 90       	pop	r11
   26d3c:	af 90       	pop	r10
   26d3e:	9f 90       	pop	r9
   26d40:	8f 90       	pop	r8
   26d42:	7f 90       	pop	r7
   26d44:	6f 90       	pop	r6
   26d46:	5f 90       	pop	r5
   26d48:	08 95       	ret

00026d4a <vfscanf>:
   26d4a:	5f 92       	push	r5
   26d4c:	6f 92       	push	r6
   26d4e:	7f 92       	push	r7
   26d50:	8f 92       	push	r8
   26d52:	9f 92       	push	r9
   26d54:	af 92       	push	r10
   26d56:	bf 92       	push	r11
   26d58:	cf 92       	push	r12
   26d5a:	df 92       	push	r13
   26d5c:	ef 92       	push	r14
   26d5e:	ff 92       	push	r15
   26d60:	0f 93       	push	r16
   26d62:	1f 93       	push	r17
   26d64:	cf 93       	push	r28
   26d66:	df 93       	push	r29
   26d68:	6c 01       	movw	r12, r24
   26d6a:	eb 01       	movw	r28, r22
   26d6c:	5a 01       	movw	r10, r20
   26d6e:	fc 01       	movw	r30, r24
   26d70:	16 82       	std	Z+6, r1	; 0x06
   26d72:	17 82       	std	Z+7, r1	; 0x07
   26d74:	51 2c       	mov	r5, r1
   26d76:	f6 01       	movw	r30, r12
   26d78:	e3 80       	ldd	r14, Z+3	; 0x03
   26d7a:	fe 01       	movw	r30, r28
   26d7c:	e3 fc       	sbrc	r14, 3
   26d7e:	85 91       	lpm	r24, Z+
   26d80:	e3 fe       	sbrs	r14, 3
   26d82:	81 91       	ld	r24, Z+
   26d84:	18 2f       	mov	r17, r24
   26d86:	ef 01       	movw	r28, r30
   26d88:	88 23       	and	r24, r24
   26d8a:	09 f4       	brne	.+2      	; 0x26d8e <vfscanf+0x44>
   26d8c:	e0 c0       	rjmp	.+448    	; 0x26f4e <vfscanf+0x204>
   26d8e:	90 e0       	ldi	r25, 0x00	; 0
   26d90:	15 dc       	rcall	.-2006   	; 0x265bc <isspace>
   26d92:	89 2b       	or	r24, r25
   26d94:	19 f0       	breq	.+6      	; 0x26d9c <vfscanf+0x52>
   26d96:	c6 01       	movw	r24, r12
   26d98:	5f de       	rcall	.-834    	; 0x26a58 <skip_spaces>
   26d9a:	ed cf       	rjmp	.-38     	; 0x26d76 <vfscanf+0x2c>
   26d9c:	15 32       	cpi	r17, 0x25	; 37
   26d9e:	41 f4       	brne	.+16     	; 0x26db0 <vfscanf+0x66>
   26da0:	fe 01       	movw	r30, r28
   26da2:	e3 fc       	sbrc	r14, 3
   26da4:	15 91       	lpm	r17, Z+
   26da6:	e3 fe       	sbrs	r14, 3
   26da8:	11 91       	ld	r17, Z+
   26daa:	ef 01       	movw	r28, r30
   26dac:	15 32       	cpi	r17, 0x25	; 37
   26dae:	71 f4       	brne	.+28     	; 0x26dcc <vfscanf+0x82>
   26db0:	c6 01       	movw	r24, r12
   26db2:	83 d3       	rcall	.+1798   	; 0x274ba <fgetc>
   26db4:	97 fd       	sbrc	r25, 7
   26db6:	c9 c0       	rjmp	.+402    	; 0x26f4a <vfscanf+0x200>
   26db8:	41 2f       	mov	r20, r17
   26dba:	50 e0       	ldi	r21, 0x00	; 0
   26dbc:	9c 01       	movw	r18, r24
   26dbe:	33 27       	eor	r19, r19
   26dc0:	24 17       	cp	r18, r20
   26dc2:	35 07       	cpc	r19, r21
   26dc4:	c1 f2       	breq	.-80     	; 0x26d76 <vfscanf+0x2c>
   26dc6:	b6 01       	movw	r22, r12
   26dc8:	b6 d3       	rcall	.+1900   	; 0x27536 <ungetc>
   26dca:	c1 c0       	rjmp	.+386    	; 0x26f4e <vfscanf+0x204>
   26dcc:	1a 32       	cpi	r17, 0x2A	; 42
   26dce:	39 f4       	brne	.+14     	; 0x26dde <vfscanf+0x94>
   26dd0:	e3 fc       	sbrc	r14, 3
   26dd2:	15 91       	lpm	r17, Z+
   26dd4:	e3 fe       	sbrs	r14, 3
   26dd6:	11 91       	ld	r17, Z+
   26dd8:	ef 01       	movw	r28, r30
   26dda:	01 e0       	ldi	r16, 0x01	; 1
   26ddc:	01 c0       	rjmp	.+2      	; 0x26de0 <vfscanf+0x96>
   26dde:	00 e0       	ldi	r16, 0x00	; 0
   26de0:	f1 2c       	mov	r15, r1
   26de2:	20 ed       	ldi	r18, 0xD0	; 208
   26de4:	21 0f       	add	r18, r17
   26de6:	2a 30       	cpi	r18, 0x0A	; 10
   26de8:	78 f4       	brcc	.+30     	; 0x26e08 <vfscanf+0xbe>
   26dea:	02 60       	ori	r16, 0x02	; 2
   26dec:	6f 2d       	mov	r22, r15
   26dee:	70 e0       	ldi	r23, 0x00	; 0
   26df0:	80 e0       	ldi	r24, 0x00	; 0
   26df2:	90 e0       	ldi	r25, 0x00	; 0
   26df4:	40 e2       	ldi	r20, 0x20	; 32
   26df6:	09 de       	rcall	.-1006   	; 0x26a0a <mulacc>
   26df8:	f6 2e       	mov	r15, r22
   26dfa:	fe 01       	movw	r30, r28
   26dfc:	e3 fc       	sbrc	r14, 3
   26dfe:	15 91       	lpm	r17, Z+
   26e00:	e3 fe       	sbrs	r14, 3
   26e02:	11 91       	ld	r17, Z+
   26e04:	ef 01       	movw	r28, r30
   26e06:	ed cf       	rjmp	.-38     	; 0x26de2 <vfscanf+0x98>
   26e08:	01 ff       	sbrs	r16, 1
   26e0a:	03 c0       	rjmp	.+6      	; 0x26e12 <vfscanf+0xc8>
   26e0c:	f1 10       	cpse	r15, r1
   26e0e:	03 c0       	rjmp	.+6      	; 0x26e16 <vfscanf+0xcc>
   26e10:	9e c0       	rjmp	.+316    	; 0x26f4e <vfscanf+0x204>
   26e12:	ff 24       	eor	r15, r15
   26e14:	fa 94       	dec	r15
   26e16:	18 36       	cpi	r17, 0x68	; 104
   26e18:	19 f0       	breq	.+6      	; 0x26e20 <vfscanf+0xd6>
   26e1a:	1c 36       	cpi	r17, 0x6C	; 108
   26e1c:	51 f0       	breq	.+20     	; 0x26e32 <vfscanf+0xe8>
   26e1e:	10 c0       	rjmp	.+32     	; 0x26e40 <vfscanf+0xf6>
   26e20:	fe 01       	movw	r30, r28
   26e22:	e3 fc       	sbrc	r14, 3
   26e24:	15 91       	lpm	r17, Z+
   26e26:	e3 fe       	sbrs	r14, 3
   26e28:	11 91       	ld	r17, Z+
   26e2a:	ef 01       	movw	r28, r30
   26e2c:	18 36       	cpi	r17, 0x68	; 104
   26e2e:	41 f4       	brne	.+16     	; 0x26e40 <vfscanf+0xf6>
   26e30:	08 60       	ori	r16, 0x08	; 8
   26e32:	04 60       	ori	r16, 0x04	; 4
   26e34:	fe 01       	movw	r30, r28
   26e36:	e3 fc       	sbrc	r14, 3
   26e38:	15 91       	lpm	r17, Z+
   26e3a:	e3 fe       	sbrs	r14, 3
   26e3c:	11 91       	ld	r17, Z+
   26e3e:	ef 01       	movw	r28, r30
   26e40:	11 23       	and	r17, r17
   26e42:	09 f4       	brne	.+2      	; 0x26e46 <vfscanf+0xfc>
   26e44:	84 c0       	rjmp	.+264    	; 0x26f4e <vfscanf+0x204>
   26e46:	61 2f       	mov	r22, r17
   26e48:	70 e0       	ldi	r23, 0x00	; 0
   26e4a:	84 e2       	ldi	r24, 0x24	; 36
   26e4c:	94 e0       	ldi	r25, 0x04	; 4
   26e4e:	2a d3       	rcall	.+1620   	; 0x274a4 <strchr_P>
   26e50:	89 2b       	or	r24, r25
   26e52:	09 f4       	brne	.+2      	; 0x26e56 <vfscanf+0x10c>
   26e54:	7c c0       	rjmp	.+248    	; 0x26f4e <vfscanf+0x204>
   26e56:	00 fd       	sbrc	r16, 0
   26e58:	07 c0       	rjmp	.+14     	; 0x26e68 <vfscanf+0x11e>
   26e5a:	f5 01       	movw	r30, r10
   26e5c:	80 80       	ld	r8, Z
   26e5e:	91 80       	ldd	r9, Z+1	; 0x01
   26e60:	c5 01       	movw	r24, r10
   26e62:	02 96       	adiw	r24, 0x02	; 2
   26e64:	5c 01       	movw	r10, r24
   26e66:	02 c0       	rjmp	.+4      	; 0x26e6c <vfscanf+0x122>
   26e68:	81 2c       	mov	r8, r1
   26e6a:	91 2c       	mov	r9, r1
   26e6c:	1e 36       	cpi	r17, 0x6E	; 110
   26e6e:	49 f4       	brne	.+18     	; 0x26e82 <vfscanf+0x138>
   26e70:	f6 01       	movw	r30, r12
   26e72:	46 81       	ldd	r20, Z+6	; 0x06
   26e74:	57 81       	ldd	r21, Z+7	; 0x07
   26e76:	60 e0       	ldi	r22, 0x00	; 0
   26e78:	70 e0       	ldi	r23, 0x00	; 0
   26e7a:	20 2f       	mov	r18, r16
   26e7c:	c4 01       	movw	r24, r8
   26e7e:	b9 dd       	rcall	.-1166   	; 0x269f2 <putval>
   26e80:	7a cf       	rjmp	.-268    	; 0x26d76 <vfscanf+0x2c>
   26e82:	13 36       	cpi	r17, 0x63	; 99
   26e84:	a1 f4       	brne	.+40     	; 0x26eae <vfscanf+0x164>
   26e86:	01 fd       	sbrc	r16, 1
   26e88:	02 c0       	rjmp	.+4      	; 0x26e8e <vfscanf+0x144>
   26e8a:	ff 24       	eor	r15, r15
   26e8c:	f3 94       	inc	r15
   26e8e:	c6 01       	movw	r24, r12
   26e90:	14 d3       	rcall	.+1576   	; 0x274ba <fgetc>
   26e92:	97 fd       	sbrc	r25, 7
   26e94:	5a c0       	rjmp	.+180    	; 0x26f4a <vfscanf+0x200>
   26e96:	81 14       	cp	r8, r1
   26e98:	91 04       	cpc	r9, r1
   26e9a:	29 f0       	breq	.+10     	; 0x26ea6 <vfscanf+0x15c>
   26e9c:	f4 01       	movw	r30, r8
   26e9e:	80 83       	st	Z, r24
   26ea0:	c4 01       	movw	r24, r8
   26ea2:	01 96       	adiw	r24, 0x01	; 1
   26ea4:	4c 01       	movw	r8, r24
   26ea6:	fa 94       	dec	r15
   26ea8:	f1 10       	cpse	r15, r1
   26eaa:	f1 cf       	rjmp	.-30     	; 0x26e8e <vfscanf+0x144>
   26eac:	4a c0       	rjmp	.+148    	; 0x26f42 <vfscanf+0x1f8>
   26eae:	1b 35       	cpi	r17, 0x5B	; 91
   26eb0:	51 f4       	brne	.+20     	; 0x26ec6 <vfscanf+0x17c>
   26eb2:	9e 01       	movw	r18, r28
   26eb4:	a4 01       	movw	r20, r8
   26eb6:	6f 2d       	mov	r22, r15
   26eb8:	c6 01       	movw	r24, r12
   26eba:	6e de       	rcall	.-804    	; 0x26b98 <conv_brk>
   26ebc:	ec 01       	movw	r28, r24
   26ebe:	89 2b       	or	r24, r25
   26ec0:	09 f0       	breq	.+2      	; 0x26ec4 <vfscanf+0x17a>
   26ec2:	3f c0       	rjmp	.+126    	; 0x26f42 <vfscanf+0x1f8>
   26ec4:	39 c0       	rjmp	.+114    	; 0x26f38 <vfscanf+0x1ee>
   26ec6:	c6 01       	movw	r24, r12
   26ec8:	c7 dd       	rcall	.-1138   	; 0x26a58 <skip_spaces>
   26eca:	97 fd       	sbrc	r25, 7
   26ecc:	3e c0       	rjmp	.+124    	; 0x26f4a <vfscanf+0x200>
   26ece:	1f 36       	cpi	r17, 0x6F	; 111
   26ed0:	49 f1       	breq	.+82     	; 0x26f24 <vfscanf+0x1da>
   26ed2:	28 f4       	brcc	.+10     	; 0x26ede <vfscanf+0x194>
   26ed4:	14 36       	cpi	r17, 0x64	; 100
   26ed6:	21 f1       	breq	.+72     	; 0x26f20 <vfscanf+0x1d6>
   26ed8:	19 36       	cpi	r17, 0x69	; 105
   26eda:	39 f1       	breq	.+78     	; 0x26f2a <vfscanf+0x1e0>
   26edc:	25 c0       	rjmp	.+74     	; 0x26f28 <vfscanf+0x1de>
   26ede:	13 37       	cpi	r17, 0x73	; 115
   26ee0:	71 f0       	breq	.+28     	; 0x26efe <vfscanf+0x1b4>
   26ee2:	15 37       	cpi	r17, 0x75	; 117
   26ee4:	e9 f0       	breq	.+58     	; 0x26f20 <vfscanf+0x1d6>
   26ee6:	20 c0       	rjmp	.+64     	; 0x26f28 <vfscanf+0x1de>
   26ee8:	81 14       	cp	r8, r1
   26eea:	91 04       	cpc	r9, r1
   26eec:	29 f0       	breq	.+10     	; 0x26ef8 <vfscanf+0x1ae>
   26eee:	f4 01       	movw	r30, r8
   26ef0:	60 82       	st	Z, r6
   26ef2:	c4 01       	movw	r24, r8
   26ef4:	01 96       	adiw	r24, 0x01	; 1
   26ef6:	4c 01       	movw	r8, r24
   26ef8:	fa 94       	dec	r15
   26efa:	ff 20       	and	r15, r15
   26efc:	59 f0       	breq	.+22     	; 0x26f14 <vfscanf+0x1ca>
   26efe:	c6 01       	movw	r24, r12
   26f00:	dc d2       	rcall	.+1464   	; 0x274ba <fgetc>
   26f02:	3c 01       	movw	r6, r24
   26f04:	97 fd       	sbrc	r25, 7
   26f06:	06 c0       	rjmp	.+12     	; 0x26f14 <vfscanf+0x1ca>
   26f08:	59 db       	rcall	.-2382   	; 0x265bc <isspace>
   26f0a:	89 2b       	or	r24, r25
   26f0c:	69 f3       	breq	.-38     	; 0x26ee8 <vfscanf+0x19e>
   26f0e:	b6 01       	movw	r22, r12
   26f10:	c3 01       	movw	r24, r6
   26f12:	11 d3       	rcall	.+1570   	; 0x27536 <ungetc>
   26f14:	81 14       	cp	r8, r1
   26f16:	91 04       	cpc	r9, r1
   26f18:	a1 f0       	breq	.+40     	; 0x26f42 <vfscanf+0x1f8>
   26f1a:	f4 01       	movw	r30, r8
   26f1c:	10 82       	st	Z, r1
   26f1e:	11 c0       	rjmp	.+34     	; 0x26f42 <vfscanf+0x1f8>
   26f20:	00 62       	ori	r16, 0x20	; 32
   26f22:	03 c0       	rjmp	.+6      	; 0x26f2a <vfscanf+0x1e0>
   26f24:	00 61       	ori	r16, 0x10	; 16
   26f26:	01 c0       	rjmp	.+2      	; 0x26f2a <vfscanf+0x1e0>
   26f28:	00 64       	ori	r16, 0x40	; 64
   26f2a:	20 2f       	mov	r18, r16
   26f2c:	a4 01       	movw	r20, r8
   26f2e:	6f 2d       	mov	r22, r15
   26f30:	c6 01       	movw	r24, r12
   26f32:	a8 dd       	rcall	.-1200   	; 0x26a84 <conv_int>
   26f34:	81 11       	cpse	r24, r1
   26f36:	05 c0       	rjmp	.+10     	; 0x26f42 <vfscanf+0x1f8>
   26f38:	f6 01       	movw	r30, r12
   26f3a:	83 81       	ldd	r24, Z+3	; 0x03
   26f3c:	80 73       	andi	r24, 0x30	; 48
   26f3e:	29 f4       	brne	.+10     	; 0x26f4a <vfscanf+0x200>
   26f40:	06 c0       	rjmp	.+12     	; 0x26f4e <vfscanf+0x204>
   26f42:	00 fd       	sbrc	r16, 0
   26f44:	18 cf       	rjmp	.-464    	; 0x26d76 <vfscanf+0x2c>
   26f46:	53 94       	inc	r5
   26f48:	16 cf       	rjmp	.-468    	; 0x26d76 <vfscanf+0x2c>
   26f4a:	55 20       	and	r5, r5
   26f4c:	19 f0       	breq	.+6      	; 0x26f54 <vfscanf+0x20a>
   26f4e:	85 2d       	mov	r24, r5
   26f50:	90 e0       	ldi	r25, 0x00	; 0
   26f52:	02 c0       	rjmp	.+4      	; 0x26f58 <vfscanf+0x20e>
   26f54:	8f ef       	ldi	r24, 0xFF	; 255
   26f56:	9f ef       	ldi	r25, 0xFF	; 255
   26f58:	df 91       	pop	r29
   26f5a:	cf 91       	pop	r28
   26f5c:	1f 91       	pop	r17
   26f5e:	0f 91       	pop	r16
   26f60:	ff 90       	pop	r15
   26f62:	ef 90       	pop	r14
   26f64:	df 90       	pop	r13
   26f66:	cf 90       	pop	r12
   26f68:	bf 90       	pop	r11
   26f6a:	af 90       	pop	r10
   26f6c:	9f 90       	pop	r9
   26f6e:	8f 90       	pop	r8
   26f70:	7f 90       	pop	r7
   26f72:	6f 90       	pop	r6
   26f74:	5f 90       	pop	r5
   26f76:	08 95       	ret

00026f78 <calloc>:
   26f78:	0f 93       	push	r16
   26f7a:	1f 93       	push	r17
   26f7c:	cf 93       	push	r28
   26f7e:	df 93       	push	r29
   26f80:	86 9f       	mul	r24, r22
   26f82:	80 01       	movw	r16, r0
   26f84:	87 9f       	mul	r24, r23
   26f86:	10 0d       	add	r17, r0
   26f88:	96 9f       	mul	r25, r22
   26f8a:	10 0d       	add	r17, r0
   26f8c:	11 24       	eor	r1, r1
   26f8e:	c8 01       	movw	r24, r16
   26f90:	0d d0       	rcall	.+26     	; 0x26fac <malloc>
   26f92:	ec 01       	movw	r28, r24
   26f94:	00 97       	sbiw	r24, 0x00	; 0
   26f96:	21 f0       	breq	.+8      	; 0x26fa0 <calloc+0x28>
   26f98:	a8 01       	movw	r20, r16
   26f9a:	60 e0       	ldi	r22, 0x00	; 0
   26f9c:	70 e0       	ldi	r23, 0x00	; 0
   26f9e:	87 db       	rcall	.-2290   	; 0x266ae <memset>
   26fa0:	ce 01       	movw	r24, r28
   26fa2:	df 91       	pop	r29
   26fa4:	cf 91       	pop	r28
   26fa6:	1f 91       	pop	r17
   26fa8:	0f 91       	pop	r16
   26faa:	08 95       	ret

00026fac <malloc>:
   26fac:	0f 93       	push	r16
   26fae:	1f 93       	push	r17
   26fb0:	cf 93       	push	r28
   26fb2:	df 93       	push	r29
   26fb4:	82 30       	cpi	r24, 0x02	; 2
   26fb6:	91 05       	cpc	r25, r1
   26fb8:	10 f4       	brcc	.+4      	; 0x26fbe <malloc+0x12>
   26fba:	82 e0       	ldi	r24, 0x02	; 2
   26fbc:	90 e0       	ldi	r25, 0x00	; 0
   26fbe:	e0 91 31 33 	lds	r30, 0x3331	; 0x803331 <__flp>
   26fc2:	f0 91 32 33 	lds	r31, 0x3332	; 0x803332 <__flp+0x1>
   26fc6:	20 e0       	ldi	r18, 0x00	; 0
   26fc8:	30 e0       	ldi	r19, 0x00	; 0
   26fca:	a0 e0       	ldi	r26, 0x00	; 0
   26fcc:	b0 e0       	ldi	r27, 0x00	; 0
   26fce:	30 97       	sbiw	r30, 0x00	; 0
   26fd0:	19 f1       	breq	.+70     	; 0x27018 <malloc+0x6c>
   26fd2:	40 81       	ld	r20, Z
   26fd4:	51 81       	ldd	r21, Z+1	; 0x01
   26fd6:	02 81       	ldd	r16, Z+2	; 0x02
   26fd8:	13 81       	ldd	r17, Z+3	; 0x03
   26fda:	48 17       	cp	r20, r24
   26fdc:	59 07       	cpc	r21, r25
   26fde:	c8 f0       	brcs	.+50     	; 0x27012 <malloc+0x66>
   26fe0:	84 17       	cp	r24, r20
   26fe2:	95 07       	cpc	r25, r21
   26fe4:	69 f4       	brne	.+26     	; 0x27000 <malloc+0x54>
   26fe6:	10 97       	sbiw	r26, 0x00	; 0
   26fe8:	31 f0       	breq	.+12     	; 0x26ff6 <malloc+0x4a>
   26fea:	12 96       	adiw	r26, 0x02	; 2
   26fec:	0c 93       	st	X, r16
   26fee:	12 97       	sbiw	r26, 0x02	; 2
   26ff0:	13 96       	adiw	r26, 0x03	; 3
   26ff2:	1c 93       	st	X, r17
   26ff4:	27 c0       	rjmp	.+78     	; 0x27044 <malloc+0x98>
   26ff6:	00 93 31 33 	sts	0x3331, r16	; 0x803331 <__flp>
   26ffa:	10 93 32 33 	sts	0x3332, r17	; 0x803332 <__flp+0x1>
   26ffe:	22 c0       	rjmp	.+68     	; 0x27044 <malloc+0x98>
   27000:	21 15       	cp	r18, r1
   27002:	31 05       	cpc	r19, r1
   27004:	19 f0       	breq	.+6      	; 0x2700c <malloc+0x60>
   27006:	42 17       	cp	r20, r18
   27008:	53 07       	cpc	r21, r19
   2700a:	18 f4       	brcc	.+6      	; 0x27012 <malloc+0x66>
   2700c:	9a 01       	movw	r18, r20
   2700e:	bd 01       	movw	r22, r26
   27010:	ef 01       	movw	r28, r30
   27012:	df 01       	movw	r26, r30
   27014:	f8 01       	movw	r30, r16
   27016:	db cf       	rjmp	.-74     	; 0x26fce <malloc+0x22>
   27018:	21 15       	cp	r18, r1
   2701a:	31 05       	cpc	r19, r1
   2701c:	f9 f0       	breq	.+62     	; 0x2705c <malloc+0xb0>
   2701e:	28 1b       	sub	r18, r24
   27020:	39 0b       	sbc	r19, r25
   27022:	24 30       	cpi	r18, 0x04	; 4
   27024:	31 05       	cpc	r19, r1
   27026:	80 f4       	brcc	.+32     	; 0x27048 <malloc+0x9c>
   27028:	8a 81       	ldd	r24, Y+2	; 0x02
   2702a:	9b 81       	ldd	r25, Y+3	; 0x03
   2702c:	61 15       	cp	r22, r1
   2702e:	71 05       	cpc	r23, r1
   27030:	21 f0       	breq	.+8      	; 0x2703a <malloc+0x8e>
   27032:	fb 01       	movw	r30, r22
   27034:	82 83       	std	Z+2, r24	; 0x02
   27036:	93 83       	std	Z+3, r25	; 0x03
   27038:	04 c0       	rjmp	.+8      	; 0x27042 <malloc+0x96>
   2703a:	80 93 31 33 	sts	0x3331, r24	; 0x803331 <__flp>
   2703e:	90 93 32 33 	sts	0x3332, r25	; 0x803332 <__flp+0x1>
   27042:	fe 01       	movw	r30, r28
   27044:	32 96       	adiw	r30, 0x02	; 2
   27046:	44 c0       	rjmp	.+136    	; 0x270d0 <malloc+0x124>
   27048:	fe 01       	movw	r30, r28
   2704a:	e2 0f       	add	r30, r18
   2704c:	f3 1f       	adc	r31, r19
   2704e:	81 93       	st	Z+, r24
   27050:	91 93       	st	Z+, r25
   27052:	22 50       	subi	r18, 0x02	; 2
   27054:	31 09       	sbc	r19, r1
   27056:	28 83       	st	Y, r18
   27058:	39 83       	std	Y+1, r19	; 0x01
   2705a:	3a c0       	rjmp	.+116    	; 0x270d0 <malloc+0x124>
   2705c:	20 91 2f 33 	lds	r18, 0x332F	; 0x80332f <__brkval>
   27060:	30 91 30 33 	lds	r19, 0x3330	; 0x803330 <__brkval+0x1>
   27064:	23 2b       	or	r18, r19
   27066:	41 f4       	brne	.+16     	; 0x27078 <malloc+0xcc>
   27068:	20 91 02 20 	lds	r18, 0x2002	; 0x802002 <__malloc_heap_start>
   2706c:	30 91 03 20 	lds	r19, 0x2003	; 0x802003 <__malloc_heap_start+0x1>
   27070:	20 93 2f 33 	sts	0x332F, r18	; 0x80332f <__brkval>
   27074:	30 93 30 33 	sts	0x3330, r19	; 0x803330 <__brkval+0x1>
   27078:	20 91 00 20 	lds	r18, 0x2000	; 0x802000 <__data_start>
   2707c:	30 91 01 20 	lds	r19, 0x2001	; 0x802001 <__data_start+0x1>
   27080:	21 15       	cp	r18, r1
   27082:	31 05       	cpc	r19, r1
   27084:	41 f4       	brne	.+16     	; 0x27096 <malloc+0xea>
   27086:	2d b7       	in	r18, 0x3d	; 61
   27088:	3e b7       	in	r19, 0x3e	; 62
   2708a:	40 91 04 20 	lds	r20, 0x2004	; 0x802004 <__malloc_margin>
   2708e:	50 91 05 20 	lds	r21, 0x2005	; 0x802005 <__malloc_margin+0x1>
   27092:	24 1b       	sub	r18, r20
   27094:	35 0b       	sbc	r19, r21
   27096:	e0 91 2f 33 	lds	r30, 0x332F	; 0x80332f <__brkval>
   2709a:	f0 91 30 33 	lds	r31, 0x3330	; 0x803330 <__brkval+0x1>
   2709e:	e2 17       	cp	r30, r18
   270a0:	f3 07       	cpc	r31, r19
   270a2:	a0 f4       	brcc	.+40     	; 0x270cc <malloc+0x120>
   270a4:	2e 1b       	sub	r18, r30
   270a6:	3f 0b       	sbc	r19, r31
   270a8:	28 17       	cp	r18, r24
   270aa:	39 07       	cpc	r19, r25
   270ac:	78 f0       	brcs	.+30     	; 0x270cc <malloc+0x120>
   270ae:	ac 01       	movw	r20, r24
   270b0:	4e 5f       	subi	r20, 0xFE	; 254
   270b2:	5f 4f       	sbci	r21, 0xFF	; 255
   270b4:	24 17       	cp	r18, r20
   270b6:	35 07       	cpc	r19, r21
   270b8:	48 f0       	brcs	.+18     	; 0x270cc <malloc+0x120>
   270ba:	4e 0f       	add	r20, r30
   270bc:	5f 1f       	adc	r21, r31
   270be:	40 93 2f 33 	sts	0x332F, r20	; 0x80332f <__brkval>
   270c2:	50 93 30 33 	sts	0x3330, r21	; 0x803330 <__brkval+0x1>
   270c6:	81 93       	st	Z+, r24
   270c8:	91 93       	st	Z+, r25
   270ca:	02 c0       	rjmp	.+4      	; 0x270d0 <malloc+0x124>
   270cc:	e0 e0       	ldi	r30, 0x00	; 0
   270ce:	f0 e0       	ldi	r31, 0x00	; 0
   270d0:	cf 01       	movw	r24, r30
   270d2:	df 91       	pop	r29
   270d4:	cf 91       	pop	r28
   270d6:	1f 91       	pop	r17
   270d8:	0f 91       	pop	r16
   270da:	08 95       	ret

000270dc <free>:
   270dc:	cf 93       	push	r28
   270de:	df 93       	push	r29
   270e0:	00 97       	sbiw	r24, 0x00	; 0
   270e2:	09 f4       	brne	.+2      	; 0x270e6 <free+0xa>
   270e4:	81 c0       	rjmp	.+258    	; 0x271e8 <free+0x10c>
   270e6:	fc 01       	movw	r30, r24
   270e8:	32 97       	sbiw	r30, 0x02	; 2
   270ea:	12 82       	std	Z+2, r1	; 0x02
   270ec:	13 82       	std	Z+3, r1	; 0x03
   270ee:	a0 91 31 33 	lds	r26, 0x3331	; 0x803331 <__flp>
   270f2:	b0 91 32 33 	lds	r27, 0x3332	; 0x803332 <__flp+0x1>
   270f6:	10 97       	sbiw	r26, 0x00	; 0
   270f8:	81 f4       	brne	.+32     	; 0x2711a <free+0x3e>
   270fa:	20 81       	ld	r18, Z
   270fc:	31 81       	ldd	r19, Z+1	; 0x01
   270fe:	82 0f       	add	r24, r18
   27100:	93 1f       	adc	r25, r19
   27102:	20 91 2f 33 	lds	r18, 0x332F	; 0x80332f <__brkval>
   27106:	30 91 30 33 	lds	r19, 0x3330	; 0x803330 <__brkval+0x1>
   2710a:	28 17       	cp	r18, r24
   2710c:	39 07       	cpc	r19, r25
   2710e:	51 f5       	brne	.+84     	; 0x27164 <free+0x88>
   27110:	e0 93 2f 33 	sts	0x332F, r30	; 0x80332f <__brkval>
   27114:	f0 93 30 33 	sts	0x3330, r31	; 0x803330 <__brkval+0x1>
   27118:	67 c0       	rjmp	.+206    	; 0x271e8 <free+0x10c>
   2711a:	ed 01       	movw	r28, r26
   2711c:	20 e0       	ldi	r18, 0x00	; 0
   2711e:	30 e0       	ldi	r19, 0x00	; 0
   27120:	ce 17       	cp	r28, r30
   27122:	df 07       	cpc	r29, r31
   27124:	40 f4       	brcc	.+16     	; 0x27136 <free+0x5a>
   27126:	4a 81       	ldd	r20, Y+2	; 0x02
   27128:	5b 81       	ldd	r21, Y+3	; 0x03
   2712a:	9e 01       	movw	r18, r28
   2712c:	41 15       	cp	r20, r1
   2712e:	51 05       	cpc	r21, r1
   27130:	f1 f0       	breq	.+60     	; 0x2716e <free+0x92>
   27132:	ea 01       	movw	r28, r20
   27134:	f5 cf       	rjmp	.-22     	; 0x27120 <free+0x44>
   27136:	c2 83       	std	Z+2, r28	; 0x02
   27138:	d3 83       	std	Z+3, r29	; 0x03
   2713a:	40 81       	ld	r20, Z
   2713c:	51 81       	ldd	r21, Z+1	; 0x01
   2713e:	84 0f       	add	r24, r20
   27140:	95 1f       	adc	r25, r21
   27142:	c8 17       	cp	r28, r24
   27144:	d9 07       	cpc	r29, r25
   27146:	59 f4       	brne	.+22     	; 0x2715e <free+0x82>
   27148:	88 81       	ld	r24, Y
   2714a:	99 81       	ldd	r25, Y+1	; 0x01
   2714c:	84 0f       	add	r24, r20
   2714e:	95 1f       	adc	r25, r21
   27150:	02 96       	adiw	r24, 0x02	; 2
   27152:	80 83       	st	Z, r24
   27154:	91 83       	std	Z+1, r25	; 0x01
   27156:	8a 81       	ldd	r24, Y+2	; 0x02
   27158:	9b 81       	ldd	r25, Y+3	; 0x03
   2715a:	82 83       	std	Z+2, r24	; 0x02
   2715c:	93 83       	std	Z+3, r25	; 0x03
   2715e:	21 15       	cp	r18, r1
   27160:	31 05       	cpc	r19, r1
   27162:	29 f4       	brne	.+10     	; 0x2716e <free+0x92>
   27164:	e0 93 31 33 	sts	0x3331, r30	; 0x803331 <__flp>
   27168:	f0 93 32 33 	sts	0x3332, r31	; 0x803332 <__flp+0x1>
   2716c:	3d c0       	rjmp	.+122    	; 0x271e8 <free+0x10c>
   2716e:	e9 01       	movw	r28, r18
   27170:	ea 83       	std	Y+2, r30	; 0x02
   27172:	fb 83       	std	Y+3, r31	; 0x03
   27174:	49 91       	ld	r20, Y+
   27176:	59 91       	ld	r21, Y+
   27178:	c4 0f       	add	r28, r20
   2717a:	d5 1f       	adc	r29, r21
   2717c:	ec 17       	cp	r30, r28
   2717e:	fd 07       	cpc	r31, r29
   27180:	61 f4       	brne	.+24     	; 0x2719a <free+0xbe>
   27182:	80 81       	ld	r24, Z
   27184:	91 81       	ldd	r25, Z+1	; 0x01
   27186:	84 0f       	add	r24, r20
   27188:	95 1f       	adc	r25, r21
   2718a:	02 96       	adiw	r24, 0x02	; 2
   2718c:	e9 01       	movw	r28, r18
   2718e:	88 83       	st	Y, r24
   27190:	99 83       	std	Y+1, r25	; 0x01
   27192:	82 81       	ldd	r24, Z+2	; 0x02
   27194:	93 81       	ldd	r25, Z+3	; 0x03
   27196:	8a 83       	std	Y+2, r24	; 0x02
   27198:	9b 83       	std	Y+3, r25	; 0x03
   2719a:	e0 e0       	ldi	r30, 0x00	; 0
   2719c:	f0 e0       	ldi	r31, 0x00	; 0
   2719e:	12 96       	adiw	r26, 0x02	; 2
   271a0:	8d 91       	ld	r24, X+
   271a2:	9c 91       	ld	r25, X
   271a4:	13 97       	sbiw	r26, 0x03	; 3
   271a6:	00 97       	sbiw	r24, 0x00	; 0
   271a8:	19 f0       	breq	.+6      	; 0x271b0 <free+0xd4>
   271aa:	fd 01       	movw	r30, r26
   271ac:	dc 01       	movw	r26, r24
   271ae:	f7 cf       	rjmp	.-18     	; 0x2719e <free+0xc2>
   271b0:	8d 91       	ld	r24, X+
   271b2:	9c 91       	ld	r25, X
   271b4:	11 97       	sbiw	r26, 0x01	; 1
   271b6:	9d 01       	movw	r18, r26
   271b8:	2e 5f       	subi	r18, 0xFE	; 254
   271ba:	3f 4f       	sbci	r19, 0xFF	; 255
   271bc:	82 0f       	add	r24, r18
   271be:	93 1f       	adc	r25, r19
   271c0:	20 91 2f 33 	lds	r18, 0x332F	; 0x80332f <__brkval>
   271c4:	30 91 30 33 	lds	r19, 0x3330	; 0x803330 <__brkval+0x1>
   271c8:	28 17       	cp	r18, r24
   271ca:	39 07       	cpc	r19, r25
   271cc:	69 f4       	brne	.+26     	; 0x271e8 <free+0x10c>
   271ce:	30 97       	sbiw	r30, 0x00	; 0
   271d0:	29 f4       	brne	.+10     	; 0x271dc <free+0x100>
   271d2:	10 92 31 33 	sts	0x3331, r1	; 0x803331 <__flp>
   271d6:	10 92 32 33 	sts	0x3332, r1	; 0x803332 <__flp+0x1>
   271da:	02 c0       	rjmp	.+4      	; 0x271e0 <free+0x104>
   271dc:	12 82       	std	Z+2, r1	; 0x02
   271de:	13 82       	std	Z+3, r1	; 0x03
   271e0:	a0 93 2f 33 	sts	0x332F, r26	; 0x80332f <__brkval>
   271e4:	b0 93 30 33 	sts	0x3330, r27	; 0x803330 <__brkval+0x1>
   271e8:	df 91       	pop	r29
   271ea:	cf 91       	pop	r28
   271ec:	08 95       	ret

000271ee <strtod>:
   271ee:	8f 92       	push	r8
   271f0:	9f 92       	push	r9
   271f2:	af 92       	push	r10
   271f4:	bf 92       	push	r11
   271f6:	cf 92       	push	r12
   271f8:	df 92       	push	r13
   271fa:	ef 92       	push	r14
   271fc:	ff 92       	push	r15
   271fe:	0f 93       	push	r16
   27200:	1f 93       	push	r17
   27202:	cf 93       	push	r28
   27204:	df 93       	push	r29
   27206:	ec 01       	movw	r28, r24
   27208:	6b 01       	movw	r12, r22
   2720a:	61 15       	cp	r22, r1
   2720c:	71 05       	cpc	r23, r1
   2720e:	19 f0       	breq	.+6      	; 0x27216 <strtod+0x28>
   27210:	fb 01       	movw	r30, r22
   27212:	80 83       	st	Z, r24
   27214:	91 83       	std	Z+1, r25	; 0x01
   27216:	7e 01       	movw	r14, r28
   27218:	ff ef       	ldi	r31, 0xFF	; 255
   2721a:	ef 1a       	sub	r14, r31
   2721c:	ff 0a       	sbc	r15, r31
   2721e:	08 81       	ld	r16, Y
   27220:	80 2f       	mov	r24, r16
   27222:	90 e0       	ldi	r25, 0x00	; 0
   27224:	cb d9       	rcall	.-3178   	; 0x265bc <isspace>
   27226:	89 2b       	or	r24, r25
   27228:	11 f0       	breq	.+4      	; 0x2722e <strtod+0x40>
   2722a:	e7 01       	movw	r28, r14
   2722c:	f4 cf       	rjmp	.-24     	; 0x27216 <strtod+0x28>
   2722e:	0d 32       	cpi	r16, 0x2D	; 45
   27230:	39 f4       	brne	.+14     	; 0x27240 <strtod+0x52>
   27232:	7e 01       	movw	r14, r28
   27234:	82 e0       	ldi	r24, 0x02	; 2
   27236:	e8 0e       	add	r14, r24
   27238:	f1 1c       	adc	r15, r1
   2723a:	09 81       	ldd	r16, Y+1	; 0x01
   2723c:	11 e0       	ldi	r17, 0x01	; 1
   2723e:	08 c0       	rjmp	.+16     	; 0x27250 <strtod+0x62>
   27240:	0b 32       	cpi	r16, 0x2B	; 43
   27242:	29 f4       	brne	.+10     	; 0x2724e <strtod+0x60>
   27244:	7e 01       	movw	r14, r28
   27246:	92 e0       	ldi	r25, 0x02	; 2
   27248:	e9 0e       	add	r14, r25
   2724a:	f1 1c       	adc	r15, r1
   2724c:	09 81       	ldd	r16, Y+1	; 0x01
   2724e:	10 e0       	ldi	r17, 0x00	; 0
   27250:	e7 01       	movw	r28, r14
   27252:	21 97       	sbiw	r28, 0x01	; 1
   27254:	43 e0       	ldi	r20, 0x03	; 3
   27256:	50 e0       	ldi	r21, 0x00	; 0
   27258:	68 e3       	ldi	r22, 0x38	; 56
   2725a:	74 e0       	ldi	r23, 0x04	; 4
   2725c:	ce 01       	movw	r24, r28
   2725e:	c6 d9       	rcall	.-3188   	; 0x265ec <strncasecmp_P>
   27260:	89 2b       	or	r24, r25
   27262:	b9 f4       	brne	.+46     	; 0x27292 <strtod+0xa4>
   27264:	23 96       	adiw	r28, 0x03	; 3
   27266:	45 e0       	ldi	r20, 0x05	; 5
   27268:	50 e0       	ldi	r21, 0x00	; 0
   2726a:	63 e3       	ldi	r22, 0x33	; 51
   2726c:	74 e0       	ldi	r23, 0x04	; 4
   2726e:	ce 01       	movw	r24, r28
   27270:	bd d9       	rcall	.-3206   	; 0x265ec <strncasecmp_P>
   27272:	89 2b       	or	r24, r25
   27274:	09 f4       	brne	.+2      	; 0x27278 <strtod+0x8a>
   27276:	25 96       	adiw	r28, 0x05	; 5
   27278:	c1 14       	cp	r12, r1
   2727a:	d1 04       	cpc	r13, r1
   2727c:	19 f0       	breq	.+6      	; 0x27284 <strtod+0x96>
   2727e:	f6 01       	movw	r30, r12
   27280:	c0 83       	st	Z, r28
   27282:	d1 83       	std	Z+1, r29	; 0x01
   27284:	11 11       	cpse	r17, r1
   27286:	f5 c0       	rjmp	.+490    	; 0x27472 <strtod+0x284>
   27288:	60 e0       	ldi	r22, 0x00	; 0
   2728a:	70 e0       	ldi	r23, 0x00	; 0
   2728c:	80 e8       	ldi	r24, 0x80	; 128
   2728e:	9f e7       	ldi	r25, 0x7F	; 127
   27290:	f9 c0       	rjmp	.+498    	; 0x27484 <strtod+0x296>
   27292:	43 e0       	ldi	r20, 0x03	; 3
   27294:	50 e0       	ldi	r21, 0x00	; 0
   27296:	60 e3       	ldi	r22, 0x30	; 48
   27298:	74 e0       	ldi	r23, 0x04	; 4
   2729a:	ce 01       	movw	r24, r28
   2729c:	a7 d9       	rcall	.-3250   	; 0x265ec <strncasecmp_P>
   2729e:	89 2b       	or	r24, r25
   272a0:	59 f4       	brne	.+22     	; 0x272b8 <strtod+0xca>
   272a2:	c1 14       	cp	r12, r1
   272a4:	d1 04       	cpc	r13, r1
   272a6:	09 f4       	brne	.+2      	; 0x272aa <strtod+0xbc>
   272a8:	e9 c0       	rjmp	.+466    	; 0x2747c <strtod+0x28e>
   272aa:	f2 e0       	ldi	r31, 0x02	; 2
   272ac:	ef 0e       	add	r14, r31
   272ae:	f1 1c       	adc	r15, r1
   272b0:	f6 01       	movw	r30, r12
   272b2:	e0 82       	st	Z, r14
   272b4:	f1 82       	std	Z+1, r15	; 0x01
   272b6:	e2 c0       	rjmp	.+452    	; 0x2747c <strtod+0x28e>
   272b8:	20 e0       	ldi	r18, 0x00	; 0
   272ba:	30 e0       	ldi	r19, 0x00	; 0
   272bc:	a9 01       	movw	r20, r18
   272be:	c0 e0       	ldi	r28, 0x00	; 0
   272c0:	d0 e0       	ldi	r29, 0x00	; 0
   272c2:	f7 01       	movw	r30, r14
   272c4:	60 ed       	ldi	r22, 0xD0	; 208
   272c6:	a6 2e       	mov	r10, r22
   272c8:	a0 0e       	add	r10, r16
   272ca:	89 e0       	ldi	r24, 0x09	; 9
   272cc:	8a 15       	cp	r24, r10
   272ce:	30 f1       	brcs	.+76     	; 0x2731c <strtod+0x12e>
   272d0:	91 2f       	mov	r25, r17
   272d2:	92 60       	ori	r25, 0x02	; 2
   272d4:	b9 2e       	mov	r11, r25
   272d6:	81 2f       	mov	r24, r17
   272d8:	88 70       	andi	r24, 0x08	; 8
   272da:	12 ff       	sbrs	r17, 2
   272dc:	04 c0       	rjmp	.+8      	; 0x272e6 <strtod+0xf8>
   272de:	81 11       	cpse	r24, r1
   272e0:	24 c0       	rjmp	.+72     	; 0x2732a <strtod+0x13c>
   272e2:	21 96       	adiw	r28, 0x01	; 1
   272e4:	22 c0       	rjmp	.+68     	; 0x2732a <strtod+0x13c>
   272e6:	81 11       	cpse	r24, r1
   272e8:	21 97       	sbiw	r28, 0x01	; 1
   272ea:	a5 e0       	ldi	r26, 0x05	; 5
   272ec:	b0 e0       	ldi	r27, 0x00	; 0
   272ee:	0f 94 06 2f 	call	0x25e0c	; 0x25e0c <__muluhisi3>
   272f2:	dc 01       	movw	r26, r24
   272f4:	cb 01       	movw	r24, r22
   272f6:	88 0f       	add	r24, r24
   272f8:	99 1f       	adc	r25, r25
   272fa:	aa 1f       	adc	r26, r26
   272fc:	bb 1f       	adc	r27, r27
   272fe:	9c 01       	movw	r18, r24
   27300:	ad 01       	movw	r20, r26
   27302:	2a 0d       	add	r18, r10
   27304:	31 1d       	adc	r19, r1
   27306:	41 1d       	adc	r20, r1
   27308:	51 1d       	adc	r21, r1
   2730a:	28 39       	cpi	r18, 0x98	; 152
   2730c:	89 e9       	ldi	r24, 0x99	; 153
   2730e:	38 07       	cpc	r19, r24
   27310:	48 07       	cpc	r20, r24
   27312:	89 e1       	ldi	r24, 0x19	; 25
   27314:	58 07       	cpc	r21, r24
   27316:	48 f0       	brcs	.+18     	; 0x2732a <strtod+0x13c>
   27318:	16 60       	ori	r17, 0x06	; 6
   2731a:	06 c0       	rjmp	.+12     	; 0x27328 <strtod+0x13a>
   2731c:	9e ef       	ldi	r25, 0xFE	; 254
   2731e:	a9 12       	cpse	r10, r25
   27320:	0a c0       	rjmp	.+20     	; 0x27336 <strtod+0x148>
   27322:	13 fd       	sbrc	r17, 3
   27324:	40 c0       	rjmp	.+128    	; 0x273a6 <strtod+0x1b8>
   27326:	18 60       	ori	r17, 0x08	; 8
   27328:	b1 2e       	mov	r11, r17
   2732a:	8f ef       	ldi	r24, 0xFF	; 255
   2732c:	e8 1a       	sub	r14, r24
   2732e:	f8 0a       	sbc	r15, r24
   27330:	00 81       	ld	r16, Z
   27332:	1b 2d       	mov	r17, r11
   27334:	c6 cf       	rjmp	.-116    	; 0x272c2 <strtod+0xd4>
   27336:	80 2f       	mov	r24, r16
   27338:	8f 7d       	andi	r24, 0xDF	; 223
   2733a:	85 34       	cpi	r24, 0x45	; 69
   2733c:	a1 f5       	brne	.+104    	; 0x273a6 <strtod+0x1b8>
   2733e:	80 81       	ld	r24, Z
   27340:	8d 32       	cpi	r24, 0x2D	; 45
   27342:	11 f4       	brne	.+4      	; 0x27348 <strtod+0x15a>
   27344:	10 61       	ori	r17, 0x10	; 16
   27346:	06 c0       	rjmp	.+12     	; 0x27354 <strtod+0x166>
   27348:	8b 32       	cpi	r24, 0x2B	; 43
   2734a:	21 f0       	breq	.+8      	; 0x27354 <strtod+0x166>
   2734c:	31 96       	adiw	r30, 0x01	; 1
   2734e:	61 e0       	ldi	r22, 0x01	; 1
   27350:	70 e0       	ldi	r23, 0x00	; 0
   27352:	04 c0       	rjmp	.+8      	; 0x2735c <strtod+0x16e>
   27354:	81 81       	ldd	r24, Z+1	; 0x01
   27356:	32 96       	adiw	r30, 0x02	; 2
   27358:	62 e0       	ldi	r22, 0x02	; 2
   2735a:	70 e0       	ldi	r23, 0x00	; 0
   2735c:	80 53       	subi	r24, 0x30	; 48
   2735e:	8a 30       	cpi	r24, 0x0A	; 10
   27360:	18 f0       	brcs	.+6      	; 0x27368 <strtod+0x17a>
   27362:	e6 1b       	sub	r30, r22
   27364:	f7 0b       	sbc	r31, r23
   27366:	1f c0       	rjmp	.+62     	; 0x273a6 <strtod+0x1b8>
   27368:	60 e0       	ldi	r22, 0x00	; 0
   2736a:	70 e0       	ldi	r23, 0x00	; 0
   2736c:	60 38       	cpi	r22, 0x80	; 128
   2736e:	9c e0       	ldi	r25, 0x0C	; 12
   27370:	79 07       	cpc	r23, r25
   27372:	5c f4       	brge	.+22     	; 0x2738a <strtod+0x19c>
   27374:	db 01       	movw	r26, r22
   27376:	aa 0f       	add	r26, r26
   27378:	bb 1f       	adc	r27, r27
   2737a:	aa 0f       	add	r26, r26
   2737c:	bb 1f       	adc	r27, r27
   2737e:	6a 0f       	add	r22, r26
   27380:	7b 1f       	adc	r23, r27
   27382:	66 0f       	add	r22, r22
   27384:	77 1f       	adc	r23, r23
   27386:	68 0f       	add	r22, r24
   27388:	71 1d       	adc	r23, r1
   2738a:	31 96       	adiw	r30, 0x01	; 1
   2738c:	df 01       	movw	r26, r30
   2738e:	11 97       	sbiw	r26, 0x01	; 1
   27390:	8c 91       	ld	r24, X
   27392:	80 53       	subi	r24, 0x30	; 48
   27394:	8a 30       	cpi	r24, 0x0A	; 10
   27396:	50 f3       	brcs	.-44     	; 0x2736c <strtod+0x17e>
   27398:	14 ff       	sbrs	r17, 4
   2739a:	03 c0       	rjmp	.+6      	; 0x273a2 <strtod+0x1b4>
   2739c:	71 95       	neg	r23
   2739e:	61 95       	neg	r22
   273a0:	71 09       	sbc	r23, r1
   273a2:	c6 0f       	add	r28, r22
   273a4:	d7 1f       	adc	r29, r23
   273a6:	11 ff       	sbrs	r17, 1
   273a8:	08 c0       	rjmp	.+16     	; 0x273ba <strtod+0x1cc>
   273aa:	c1 14       	cp	r12, r1
   273ac:	d1 04       	cpc	r13, r1
   273ae:	29 f0       	breq	.+10     	; 0x273ba <strtod+0x1cc>
   273b0:	cf 01       	movw	r24, r30
   273b2:	01 97       	sbiw	r24, 0x01	; 1
   273b4:	f6 01       	movw	r30, r12
   273b6:	80 83       	st	Z, r24
   273b8:	91 83       	std	Z+1, r25	; 0x01
   273ba:	ca 01       	movw	r24, r20
   273bc:	b9 01       	movw	r22, r18
   273be:	0f 94 92 27 	call	0x24f24	; 0x24f24 <__floatunsisf>
   273c2:	21 2f       	mov	r18, r17
   273c4:	23 70       	andi	r18, 0x03	; 3
   273c6:	23 30       	cpi	r18, 0x03	; 3
   273c8:	19 f0       	breq	.+6      	; 0x273d0 <strtod+0x1e2>
   273ca:	4b 01       	movw	r8, r22
   273cc:	5c 01       	movw	r10, r24
   273ce:	06 c0       	rjmp	.+12     	; 0x273dc <strtod+0x1ee>
   273d0:	4b 01       	movw	r8, r22
   273d2:	5c 01       	movw	r10, r24
   273d4:	b7 fa       	bst	r11, 7
   273d6:	b0 94       	com	r11
   273d8:	b7 f8       	bld	r11, 7
   273da:	b0 94       	com	r11
   273dc:	20 e0       	ldi	r18, 0x00	; 0
   273de:	30 e0       	ldi	r19, 0x00	; 0
   273e0:	a9 01       	movw	r20, r18
   273e2:	c5 01       	movw	r24, r10
   273e4:	b4 01       	movw	r22, r8
   273e6:	0f 94 b8 26 	call	0x24d70	; 0x24d70 <__cmpsf2>
   273ea:	88 23       	and	r24, r24
   273ec:	09 f4       	brne	.+2      	; 0x273f0 <strtod+0x202>
   273ee:	3e c0       	rjmp	.+124    	; 0x2746c <strtod+0x27e>
   273f0:	d7 ff       	sbrs	r29, 7
   273f2:	06 c0       	rjmp	.+12     	; 0x27400 <strtod+0x212>
   273f4:	d1 95       	neg	r29
   273f6:	c1 95       	neg	r28
   273f8:	d1 09       	sbc	r29, r1
   273fa:	0f e4       	ldi	r16, 0x4F	; 79
   273fc:	14 e0       	ldi	r17, 0x04	; 4
   273fe:	02 c0       	rjmp	.+4      	; 0x27404 <strtod+0x216>
   27400:	07 e6       	ldi	r16, 0x67	; 103
   27402:	14 e0       	ldi	r17, 0x04	; 4
   27404:	68 01       	movw	r12, r16
   27406:	f8 e1       	ldi	r31, 0x18	; 24
   27408:	cf 1a       	sub	r12, r31
   2740a:	d1 08       	sbc	r13, r1
   2740c:	90 e2       	ldi	r25, 0x20	; 32
   2740e:	e9 2e       	mov	r14, r25
   27410:	f1 2c       	mov	r15, r1
   27412:	ce 15       	cp	r28, r14
   27414:	df 05       	cpc	r29, r15
   27416:	74 f0       	brlt	.+28     	; 0x27434 <strtod+0x246>
   27418:	f8 01       	movw	r30, r16
   2741a:	25 91       	lpm	r18, Z+
   2741c:	35 91       	lpm	r19, Z+
   2741e:	45 91       	lpm	r20, Z+
   27420:	54 91       	lpm	r21, Z
   27422:	c5 01       	movw	r24, r10
   27424:	b4 01       	movw	r22, r8
   27426:	0f 94 14 29 	call	0x25228	; 0x25228 <__mulsf3>
   2742a:	4b 01       	movw	r8, r22
   2742c:	5c 01       	movw	r10, r24
   2742e:	ce 19       	sub	r28, r14
   27430:	df 09       	sbc	r29, r15
   27432:	ef cf       	rjmp	.-34     	; 0x27412 <strtod+0x224>
   27434:	04 50       	subi	r16, 0x04	; 4
   27436:	11 09       	sbc	r17, r1
   27438:	f5 94       	asr	r15
   2743a:	e7 94       	ror	r14
   2743c:	0c 15       	cp	r16, r12
   2743e:	1d 05       	cpc	r17, r13
   27440:	41 f7       	brne	.-48     	; 0x27412 <strtod+0x224>
   27442:	8a 2d       	mov	r24, r10
   27444:	88 0f       	add	r24, r24
   27446:	8b 2d       	mov	r24, r11
   27448:	88 1f       	adc	r24, r24
   2744a:	8f 3f       	cpi	r24, 0xFF	; 255
   2744c:	49 f0       	breq	.+18     	; 0x27460 <strtod+0x272>
   2744e:	20 e0       	ldi	r18, 0x00	; 0
   27450:	30 e0       	ldi	r19, 0x00	; 0
   27452:	a9 01       	movw	r20, r18
   27454:	c5 01       	movw	r24, r10
   27456:	b4 01       	movw	r22, r8
   27458:	0f 94 b8 26 	call	0x24d70	; 0x24d70 <__cmpsf2>
   2745c:	81 11       	cpse	r24, r1
   2745e:	06 c0       	rjmp	.+12     	; 0x2746c <strtod+0x27e>
   27460:	82 e2       	ldi	r24, 0x22	; 34
   27462:	90 e0       	ldi	r25, 0x00	; 0
   27464:	80 93 2d 33 	sts	0x332D, r24	; 0x80332d <errno>
   27468:	90 93 2e 33 	sts	0x332E, r25	; 0x80332e <errno+0x1>
   2746c:	c5 01       	movw	r24, r10
   2746e:	b4 01       	movw	r22, r8
   27470:	09 c0       	rjmp	.+18     	; 0x27484 <strtod+0x296>
   27472:	60 e0       	ldi	r22, 0x00	; 0
   27474:	70 e0       	ldi	r23, 0x00	; 0
   27476:	80 e8       	ldi	r24, 0x80	; 128
   27478:	9f ef       	ldi	r25, 0xFF	; 255
   2747a:	04 c0       	rjmp	.+8      	; 0x27484 <strtod+0x296>
   2747c:	60 e0       	ldi	r22, 0x00	; 0
   2747e:	70 e0       	ldi	r23, 0x00	; 0
   27480:	80 ec       	ldi	r24, 0xC0	; 192
   27482:	9f e7       	ldi	r25, 0x7F	; 127
   27484:	df 91       	pop	r29
   27486:	cf 91       	pop	r28
   27488:	1f 91       	pop	r17
   2748a:	0f 91       	pop	r16
   2748c:	ff 90       	pop	r15
   2748e:	ef 90       	pop	r14
   27490:	df 90       	pop	r13
   27492:	cf 90       	pop	r12
   27494:	bf 90       	pop	r11
   27496:	af 90       	pop	r10
   27498:	9f 90       	pop	r9
   2749a:	8f 90       	pop	r8
   2749c:	08 95       	ret

0002749e <__ctype_isfalse>:
   2749e:	99 27       	eor	r25, r25
   274a0:	88 27       	eor	r24, r24

000274a2 <__ctype_istrue>:
   274a2:	08 95       	ret

000274a4 <strchr_P>:
   274a4:	fc 01       	movw	r30, r24
   274a6:	05 90       	lpm	r0, Z+
   274a8:	06 16       	cp	r0, r22
   274aa:	21 f0       	breq	.+8      	; 0x274b4 <strchr_P+0x10>
   274ac:	00 20       	and	r0, r0
   274ae:	d9 f7       	brne	.-10     	; 0x274a6 <strchr_P+0x2>
   274b0:	c0 01       	movw	r24, r0
   274b2:	08 95       	ret
   274b4:	31 97       	sbiw	r30, 0x01	; 1
   274b6:	cf 01       	movw	r24, r30
   274b8:	08 95       	ret

000274ba <fgetc>:
   274ba:	cf 93       	push	r28
   274bc:	df 93       	push	r29
   274be:	ec 01       	movw	r28, r24
   274c0:	2b 81       	ldd	r18, Y+3	; 0x03
   274c2:	20 ff       	sbrs	r18, 0
   274c4:	33 c0       	rjmp	.+102    	; 0x2752c <fgetc+0x72>
   274c6:	26 ff       	sbrs	r18, 6
   274c8:	0a c0       	rjmp	.+20     	; 0x274de <fgetc+0x24>
   274ca:	2f 7b       	andi	r18, 0xBF	; 191
   274cc:	2b 83       	std	Y+3, r18	; 0x03
   274ce:	8e 81       	ldd	r24, Y+6	; 0x06
   274d0:	9f 81       	ldd	r25, Y+7	; 0x07
   274d2:	01 96       	adiw	r24, 0x01	; 1
   274d4:	8e 83       	std	Y+6, r24	; 0x06
   274d6:	9f 83       	std	Y+7, r25	; 0x07
   274d8:	8a 81       	ldd	r24, Y+2	; 0x02
   274da:	90 e0       	ldi	r25, 0x00	; 0
   274dc:	29 c0       	rjmp	.+82     	; 0x27530 <fgetc+0x76>
   274de:	22 ff       	sbrs	r18, 2
   274e0:	0f c0       	rjmp	.+30     	; 0x27500 <fgetc+0x46>
   274e2:	e8 81       	ld	r30, Y
   274e4:	f9 81       	ldd	r31, Y+1	; 0x01
   274e6:	80 81       	ld	r24, Z
   274e8:	08 2e       	mov	r0, r24
   274ea:	00 0c       	add	r0, r0
   274ec:	99 0b       	sbc	r25, r25
   274ee:	00 97       	sbiw	r24, 0x00	; 0
   274f0:	19 f4       	brne	.+6      	; 0x274f8 <fgetc+0x3e>
   274f2:	20 62       	ori	r18, 0x20	; 32
   274f4:	2b 83       	std	Y+3, r18	; 0x03
   274f6:	1a c0       	rjmp	.+52     	; 0x2752c <fgetc+0x72>
   274f8:	31 96       	adiw	r30, 0x01	; 1
   274fa:	e8 83       	st	Y, r30
   274fc:	f9 83       	std	Y+1, r31	; 0x01
   274fe:	0e c0       	rjmp	.+28     	; 0x2751c <fgetc+0x62>
   27500:	ea 85       	ldd	r30, Y+10	; 0x0a
   27502:	fb 85       	ldd	r31, Y+11	; 0x0b
   27504:	19 95       	eicall
   27506:	97 ff       	sbrs	r25, 7
   27508:	09 c0       	rjmp	.+18     	; 0x2751c <fgetc+0x62>
   2750a:	2b 81       	ldd	r18, Y+3	; 0x03
   2750c:	01 96       	adiw	r24, 0x01	; 1
   2750e:	11 f0       	breq	.+4      	; 0x27514 <fgetc+0x5a>
   27510:	80 e2       	ldi	r24, 0x20	; 32
   27512:	01 c0       	rjmp	.+2      	; 0x27516 <fgetc+0x5c>
   27514:	80 e1       	ldi	r24, 0x10	; 16
   27516:	82 2b       	or	r24, r18
   27518:	8b 83       	std	Y+3, r24	; 0x03
   2751a:	08 c0       	rjmp	.+16     	; 0x2752c <fgetc+0x72>
   2751c:	2e 81       	ldd	r18, Y+6	; 0x06
   2751e:	3f 81       	ldd	r19, Y+7	; 0x07
   27520:	2f 5f       	subi	r18, 0xFF	; 255
   27522:	3f 4f       	sbci	r19, 0xFF	; 255
   27524:	2e 83       	std	Y+6, r18	; 0x06
   27526:	3f 83       	std	Y+7, r19	; 0x07
   27528:	99 27       	eor	r25, r25
   2752a:	02 c0       	rjmp	.+4      	; 0x27530 <fgetc+0x76>
   2752c:	8f ef       	ldi	r24, 0xFF	; 255
   2752e:	9f ef       	ldi	r25, 0xFF	; 255
   27530:	df 91       	pop	r29
   27532:	cf 91       	pop	r28
   27534:	08 95       	ret

00027536 <ungetc>:
   27536:	fb 01       	movw	r30, r22
   27538:	23 81       	ldd	r18, Z+3	; 0x03
   2753a:	20 ff       	sbrs	r18, 0
   2753c:	12 c0       	rjmp	.+36     	; 0x27562 <ungetc+0x2c>
   2753e:	26 fd       	sbrc	r18, 6
   27540:	10 c0       	rjmp	.+32     	; 0x27562 <ungetc+0x2c>
   27542:	8f 3f       	cpi	r24, 0xFF	; 255
   27544:	3f ef       	ldi	r19, 0xFF	; 255
   27546:	93 07       	cpc	r25, r19
   27548:	61 f0       	breq	.+24     	; 0x27562 <ungetc+0x2c>
   2754a:	82 83       	std	Z+2, r24	; 0x02
   2754c:	2f 7d       	andi	r18, 0xDF	; 223
   2754e:	20 64       	ori	r18, 0x40	; 64
   27550:	23 83       	std	Z+3, r18	; 0x03
   27552:	26 81       	ldd	r18, Z+6	; 0x06
   27554:	37 81       	ldd	r19, Z+7	; 0x07
   27556:	21 50       	subi	r18, 0x01	; 1
   27558:	31 09       	sbc	r19, r1
   2755a:	26 83       	std	Z+6, r18	; 0x06
   2755c:	37 83       	std	Z+7, r19	; 0x07
   2755e:	99 27       	eor	r25, r25
   27560:	08 95       	ret
   27562:	8f ef       	ldi	r24, 0xFF	; 255
   27564:	9f ef       	ldi	r25, 0xFF	; 255
   27566:	08 95       	ret

00027568 <_exit>:
   27568:	f8 94       	cli

0002756a <__stop_program>:
   2756a:	ff cf       	rjmp	.-2      	; 0x2756a <__stop_program>

Disassembly of section .BOOT:

0002756c <nvm_common_spm>:
	/**
	 * For GCC:
	 * \param address uint32_t r22:r25
	 * \param nvm_cmd uint8_t  r20
	 */
	in r25, RAMPZ         ; Store RAMPZ. Highest address byte is ignored, so using that
   2756c:	9b b7       	in	r25, 0x3b	; 59
	out RAMPZ, r24        ; Load R24 into RAMPZ
   2756e:	8b bf       	out	0x3b, r24	; 59
	movw ZL, r22          ; Load R22:R23 into Z.
   27570:	fb 01       	movw	r30, r22
	lds r24, NVM_CMD      ; Store NVM command register (r24 is no longer needed)
   27572:	80 91 ca 01 	lds	r24, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	sts NVM_CMD, r20      ; Load prepared command into NVM Command register.
   27576:	40 93 ca 01 	sts	0x01CA, r20	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	ldi r23, CCP_SPM_gc   ; Prepare Protect SPM signature (r23 is no longer needed)
   2757a:	7d e9       	ldi	r23, 0x9D	; 157
	sts CCP, r23          ; Enable SPM operation (this disables interrupts for 4 cycles).
   2757c:	70 93 34 00 	sts	0x0034, r23	; 0x800034 <__TEXT_REGION_LENGTH__+0x700034>
	spm                   ; Self-program.
   27580:	e8 95       	spm
	sts NVM_CMD, r24      ; Restore NVM command register
   27582:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	out RAMPZ, r25        ; Restore RAMPZ register.
   27586:	9b bf       	out	0x3b, r25	; 59
	spm                   ; Self-program.
	sts NVM_CMD, r18      ; Restore NVM command register
	out RAMPZ, r19        ; Restore RAMPZ register.
#endif

	ret
   27588:	08 95       	ret

0002758a <nvm_flash_load_word_to_buffer>:
	 * For GCC:
	 * \param word_addr uint32_t r22:r25
	 * \param data      uint16_t r20:r21
	 */
wait_nvm:
	lds r18, NVM_STATUS
   2758a:	20 91 cf 01 	lds	r18, 0x01CF	; 0x8001cf <__TEXT_REGION_LENGTH__+0x7001cf>
	sbrc r18, NVM_NVMBUSY_bp
   2758e:	27 fd       	sbrc	r18, 7
	rjmp wait_nvm
   27590:	fc cf       	rjmp	.-8      	; 0x2758a <nvm_flash_load_word_to_buffer>

	in r25, RAMPZ         ; Store RAMPZ. Highest address byte is ignored, so using that
   27592:	9b b7       	in	r25, 0x3b	; 59
	out RAMPZ, r24        ; Load R24 into RAMPZ
   27594:	8b bf       	out	0x3b, r24	; 59
	movw ZL, r22          ; Load R22:R23 into Z.
   27596:	fb 01       	movw	r30, r22

	lds r24, NVM_CMD      ; Store NVM command register (r24 is no longer needed)
   27598:	80 91 ca 01 	lds	r24, 0x01CA	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	ldi r18, NVM_CMD_LOAD_FLASH_BUFFER_gc
   2759c:	23 e2       	ldi	r18, 0x23	; 35
	sts NVM_CMD, r18      ; Load prepared command into NVM Command register.
   2759e:	20 93 ca 01 	sts	0x01CA, r18	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>

	movw r0, r20          ; Load R20:R21 into R0:R1
   275a2:	0a 01       	movw	r0, r20
	spm                   ; Self-program.
   275a4:	e8 95       	spm

	clr r1                ; Clear R1 for GCC _zero_reg_ to function properly.
   275a6:	11 24       	eor	r1, r1
	sts NVM_CMD, r24      ; Restore NVM command register
   275a8:	80 93 ca 01 	sts	0x01CA, r24	; 0x8001ca <__TEXT_REGION_LENGTH__+0x7001ca>
	out RAMPZ, r25        ; Restore RAMPZ register.
   275ac:	9b bf       	out	0x3b, r25	; 59

	sts NVM_CMD, r18      ; Restore NVM command register
	out RAMPZ, r19        ; Restore RAMPZ register.
#endif

	ret
   275ae:	08 95       	ret
