// Seed: 2537584310
module module_0 (
    input tri1 id_0,
    output supply0 id_1,
    output tri1 id_2,
    output wor id_3,
    input tri0 id_4
);
  wire id_6;
endmodule
module module_1 #(
    parameter id_1  = 32'd19,
    parameter id_15 = 32'd33,
    parameter id_2  = 32'd74
) (
    input wand id_0,
    output tri0 _id_1
    , _id_15,
    input tri1 _id_2,
    input uwire id_3,
    output tri id_4,
    output uwire id_5,
    output tri id_6,
    output tri0 id_7,
    input tri id_8,
    input uwire id_9,
    input supply0 id_10,
    input supply1 id_11,
    input supply0 id_12,
    input wand id_13
);
  wire id_16;
  wire [-1 : id_1  >=  id_15] id_17;
  wire id_18;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_4,
      id_4,
      id_9
  );
  assign modCall_1.id_0 = 0;
  logic id_19;
  ;
  logic [7:0][id_2 : 1]
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_37,
      id_38,
      id_39,
      id_40,
      id_41,
      id_42,
      id_43,
      id_44,
      id_45,
      id_46,
      id_47,
      id_48,
      id_49,
      id_50,
      id_51,
      id_52,
      id_53,
      id_54,
      id_55,
      id_56,
      id_57,
      id_58,
      id_59,
      id_60;
  assign id_45[-1'b0] = 1;
  wire id_61;
endmodule
