# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# Block Designs: bd/zynq_blockdesign/zynq_blockdesign.bd
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==zynq_blockdesign || ORIG_REF_NAME==zynq_blockdesign} -quiet] -quiet

# IP: bd/zynq_blockdesign/ip/zynq_blockdesign_processing_system7_0_0/zynq_blockdesign_processing_system7_0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==zynq_blockdesign_processing_system7_0_0 || ORIG_REF_NAME==zynq_blockdesign_processing_system7_0_0} -quiet] -quiet

# XDC: c:/FPGA_project/my_coraz7/my_coraz7.gen/sources_1/bd/zynq_blockdesign/zynq_blockdesign_ooc.xdc
