Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sat May 26 01:43:42 2018
| Host         : nicolas-xeon running 64-bit unknown
| Command      : report_control_sets -verbose -file calculadora_retentor_control_sets_placed.rpt
| Design       : calculadora_retentor
| Device       : xc7a100t
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    24 |
| Unused register locations in slices containing registers |    58 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              55 |           19 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             122 |           32 |
| Yes          | No                    | No                     |             117 |           40 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------+------------------------------------+------------------------------+------------------+----------------+
|         Clock Signal         |            Enable Signal           |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+------------------------------+------------------------------------+------------------------------+------------------+----------------+
|  driver/divider/count_reg[2] |                                    |                              |                1 |              3 |
|  pwm_3bit/slow_clock_/clk    |                                    |                              |                1 |              3 |
|  CLK100MHZ_IBUF_BUFG         | u32_to_bcd_inst/shift[11]_i_1_n_0  |                              |                1 |              4 |
|  debouncer/E[0]              |                                    |                              |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG         | u32_to_bcd_inst/shift[3]_i_1_n_0   |                              |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG         | u32_to_bcd_inst/shift[31]_i_1_n_0  |                              |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG         | u32_to_bcd_inst/shift[23]_i_1_n_0  |                              |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG         | u32_to_bcd_inst/shift[19]_i_1_n_0  |                              |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG         | u32_to_bcd_inst/shift[15]_i_1_n_0  |                              |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG         | u32_to_bcd_inst/shift[27]_i_1_n_0  |                              |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG         | u32_to_bcd_inst/shift[7]_i_1_n_0   |                              |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG         | u32_to_bcd_inst/counter[5]_i_1_n_0 |                              |                3 |              5 |
|  CLK100MHZ_IBUF_BUFG         |                                    | debouncer_down/PB_cnt        |                4 |             15 |
|  CLK100MHZ_IBUF_BUFG         |                                    | debouncer/PB_cnt             |                4 |             15 |
|  CLK100MHZ_IBUF_BUFG         |                                    | debouncer_up/PB_cnt          |                4 |             15 |
|  CLK100MHZ_IBUF_BUFG         |                                    | debouncer_reset/PB_cnt       |                4 |             15 |
|  CLK100MHZ_IBUF_BUFG         | debouncer/ret_a                    |                              |                5 |             16 |
|  CLK100MHZ_IBUF_BUFG         | debouncer/ret_b                    |                              |                5 |             16 |
|  CLK100MHZ_IBUF_BUFG         | debouncer/E[0]                     |                              |                9 |             16 |
|  debouncer_up/E[0]           |                                    |                              |                6 |             16 |
|  CLK100MHZ_IBUF_BUFG         |                                    |                              |               10 |             29 |
|  CLK100MHZ_IBUF_BUFG         |                                    | driver/divider/clk_out       |                8 |             31 |
|  CLK100MHZ_IBUF_BUFG         |                                    | pwm_3bit/slow_clock_/clk_out |                8 |             31 |
|  CLK100MHZ_IBUF_BUFG         | u32_to_bcd_inst/bcd0               |                              |                9 |             32 |
+------------------------------+------------------------------------+------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 3      |                     2 |
| 4      |                     9 |
| 5      |                     1 |
| 15     |                     4 |
| 16+    |                     8 |
+--------+-----------------------+


