

================================================================
== Report Version
================================================================
* Tool:          Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
* Version:       2012.4
* Build date:    Fri Dec 07 12:41:34 PM 2012
* Copyright (C): 2012 Xilinx Inc. All rights reserved.


================================================================
== General Information
================================================================
* Project:  IDCT
* Solution: Initiale
* Date:     Thu Nov 03 20:12:00 2016



================================================================
== User Assignments
================================================================
* Product Family:           zynq zynq_fpv6 
* Part:                     xc7z020clg484-1
* Top Model name:           IDCT
* Target clock period (ns): 10.00
* Clock uncertainty (ns):   3.00


================================================================
== Performance Estimates
================================================================
+ Summary of timing analysis: 
    * Estimated clock period (ns): 6.36
+ Summary of overall latency (clock cycles): 
    * Best-case latency:    ?
    * Average-case latency: ?
    * Worst-case latency:   ?


================================================================
== Area Estimates
================================================================
* Summary: 
(Target device: xc7z020clg484-1)
+---+-----------------+---------+-------+--------+-------+-------+
| ID|             Name| BRAM_18K| DSP48E|      FF|    LUT|  SLICE|
+---+-----------------+---------+-------+--------+-------+-------+
|  0|        Component|        4|     56|    2283|   2334|      -|
|  1|       Expression|        -|      -|       -|      -|      -|
|  2|             FIFO|        -|      -|       -|      -|      -|
|  3|           Memory|        -|      -|       -|      -|      -|
|  4|      Multiplexer|        -|      -|       -|      -|      -|
|  5|         Register|        -|      -|      35|      -|      -|
|  6|      ShiftMemory|        -|      -|       -|      -|      -|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|            Total|        4|     56|    2318|   2334|      0|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|        Available|      280|    220|  106400|  53200|  13300|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|  Utilization (%)|        1|     25|       2|      4|      0|
+---+-----------------+---------+-------+--------+-------+-------+

+ Details: 
    * Component: 
    +---+-------------------------------------+---------+-------+------+------+
    | ID|                                 Name| BRAM_18K| DSP48E|    FF|   LUT|
    +---+-------------------------------------+---------+-------+------+------+
    |  0|  grp_IDCT_thread_fu_80 (IDCT_thread)|        4|     56|  2283|  2334|
    +---+-------------------------------------+---------+-------+------+------+
    |  -|                                Total|        4|     56|  2283|  2334|
    +---+-------------------------------------+---------+-------+------+------+

    * Expression: 
    N/A

    * FIFO: 
    N/A

    * Memory: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +---+-------------------+-----+-------+----+
    | ID|               Name| Bits| Consts|  FF|
    +---+-------------------+-----+-------+----+
    |  0|   ReadEnablePort_0|    1|      0|   1|
    |  1|   ReadEnablePort_1|    1|      0|   1|
    |  2|    WriteDataPort_0|   32|      0|  32|
    |  3|  WriteEnablePort_0|    1|      0|   1|
    +---+-------------------+-----+-------+----+
    |  -|              Total|   35|      0|  35|
    +---+-------------------+-----+-------+----+

    * ShiftMemory: 
    N/A

* Hierarchical Multiplexer Count: 
+---+-------------------------------------+-----+-----+------+
| ID|                                 Name| Size| Bits| Count|
+---+-------------------------------------+-----+-----+------+
|  0|                         (This level)|    0|    0|     0|
|  1|  grp_IDCT_thread_fu_80 (IDCT_thread)|  140|  297|  1394|
+---+-------------------------------------+-----+-----+------+
|  -|                                Total|  140|  297|  1394|
+---+-------------------------------------+-----+-----+------+



================================================================
== Power Estimate
================================================================
* Summary: 
+---+-------------+------+
| ID|         Name| Power|
+---+-------------+------+
|  0|    Component|   466|
|  1|   Expression|     -|
|  2|         FIFO|     -|
|  3|       Memory|     -|
|  4|  Multiplexer|     -|
|  5|     Register|     3|
|  6|  ShiftMemory|     -|
+---+-------------+------+
|  -|        Total|   469|
+---+-------------+------+

* Hierarchical Register Count: 
+---+-------------------------------------+------+
| ID|                                 Name| Count|
+---+-------------------------------------+------+
|  0|                         (This level)|    35|
|  1|  grp_IDCT_thread_fu_80 (IDCT_thread)|  2283|
+---+-------------------------------------+------+
|  -|                                Total|  2318|
+---+-------------------------------------+------+



================================================================
== Interface Summary
================================================================
* Interfaces: 
+---+-------------------+-------------------+--------------+------+------------+----------+-----+-----+
| ID|          RTL Ports|             Object|          Type| Scope| IO Protocol| IO Config|  Dir| Bits|
+---+-------------------+-------------------+--------------+------+------------+----------+-----+-----+
|  0|         nResetPort|         IDCT::IDCT|  return value|     -|           -|         -|   in|    1|
|  1|          ClockPort|                  -|             -|     -|           -|         -|   in|    1|
|  2|   ReadEnablePort_0|   ReadEnablePort_0|       pointer|     -|           -|         -|  out|    1|
|  3|    ReadEmptyPort_0|    ReadEmptyPort_0|       pointer|     -|           -|         -|   in|    1|
|  4|     ReadDataPort_0|     ReadDataPort_0|       pointer|     -|           -|         -|   in|   32|
|  5|  WriteEnablePort_0|  WriteEnablePort_0|       pointer|     -|           -|         -|  out|    1|
|  6|    WriteFullPort_0|    WriteFullPort_0|       pointer|     -|           -|         -|   in|    1|
|  7|    WriteDataPort_0|    WriteDataPort_0|       pointer|     -|           -|         -|  out|   32|
|  8|   ReadEnablePort_1|   ReadEnablePort_1|       pointer|     -|           -|         -|  out|    1|
|  9|    ReadEmptyPort_1|    ReadEmptyPort_1|       pointer|     -|           -|         -|   in|    1|
| 10|     ReadDataPort_1|     ReadDataPort_1|       pointer|     -|           -|         -|   in|   32|
+---+-------------------+-------------------+--------------+------+------------+----------+-----+-----+

