MAYBE


Initial Problem
  Start:  l0
  Program_Vars:  X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀
  Temp_Vars:  DName_post, IoCreateDevice_post, PPBlockInits_post, PPBunlockInits_post, Pdo_post, Pdolen_post, conditional_post, i_post, num_post, rho_1_post, status_post
  Locations:  l0, l1, l2, l3, l4, l5, l6, l7, l8
  Return Locations:  
  Transitions:
  t₁₂: l0(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀) → l8(DName_post, IoCreateDevice_post, PPBlockInits_post, PPBunlockInits_post, Pdo_post, Pdolen_post, conditional_post, i_post, num_post, rho_1_post, status_post) :|: X₀ ≤ DName_post ∧ DName_post ≤ X₀ ∧ X₁ ≤ IoCreateDevice_post ∧ IoCreateDevice_post ≤ X₁ ∧ X₂ ≤ PPBlockInits_post ∧ PPBlockInits_post ≤ X₂ ∧ X₃ ≤ PPBunlockInits_post ∧ PPBunlockInits_post ≤ X₃ ∧ X₄ ≤ Pdo_post ∧ Pdo_post ≤ X₄ ∧ X₅ ≤ Pdolen_post ∧ Pdolen_post ≤ X₅ ∧ X₆ ≤ conditional_post ∧ conditional_post ≤ X₆ ∧ X₇ ≤ i_post ∧ i_post ≤ X₇ ∧ X₈ ≤ num_post ∧ num_post ≤ X₈ ∧ X₉ ≤ rho_1_post ∧ rho_1_post ≤ X₉ ∧ X₁₀ ≤ status_post ∧ status_post ≤ X₁₀
  t₄: l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀) → l5(DName_post, IoCreateDevice_post, PPBlockInits_post, PPBunlockInits_post, Pdo_post, Pdolen_post, conditional_post, i_post, num_post, rho_1_post, status_post) :|: X₉ ≤ 1+rho_1_post ∧ 1+rho_1_post ≤ X₉ ∧ 1 ≤ X₉ ∧ X₀ ≤ DName_post ∧ DName_post ≤ X₀ ∧ X₁ ≤ IoCreateDevice_post ∧ IoCreateDevice_post ≤ X₁ ∧ X₂ ≤ PPBlockInits_post ∧ PPBlockInits_post ≤ X₂ ∧ X₃ ≤ PPBunlockInits_post ∧ PPBunlockInits_post ≤ X₃ ∧ X₄ ≤ Pdo_post ∧ Pdo_post ≤ X₄ ∧ X₅ ≤ Pdolen_post ∧ Pdolen_post ≤ X₅ ∧ X₆ ≤ conditional_post ∧ conditional_post ≤ X₆ ∧ X₇ ≤ i_post ∧ i_post ≤ X₇ ∧ X₈ ≤ num_post ∧ num_post ≤ X₈ ∧ X₁₀ ≤ status_post ∧ status_post ≤ X₁₀
  t₆: l1(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀) → l6(DName_post, IoCreateDevice_post, PPBlockInits_post, PPBunlockInits_post, Pdo_post, Pdolen_post, conditional_post, i_post, num_post, rho_1_post, status_post) :|: PPBunlockInits_post ≤ 1 ∧ 1 ≤ PPBunlockInits_post ∧ X₀ ≤ DName_post ∧ DName_post ≤ X₀ ∧ X₁ ≤ IoCreateDevice_post ∧ IoCreateDevice_post ≤ X₁ ∧ X₂ ≤ PPBlockInits_post ∧ PPBlockInits_post ≤ X₂ ∧ X₄ ≤ Pdo_post ∧ Pdo_post ≤ X₄ ∧ X₅ ≤ Pdolen_post ∧ Pdolen_post ≤ X₅ ∧ X₆ ≤ conditional_post ∧ conditional_post ≤ X₆ ∧ X₇ ≤ i_post ∧ i_post ≤ X₇ ∧ 0 ≤ num_post ∧ num_post ≤ 0 ∧ X₉ ≤ rho_1_post ∧ rho_1_post ≤ X₉ ∧ X₁₀ ≤ status_post ∧ status_post ≤ X₁₀ ∧ X₉ ≤ 0
  t₉: l2(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀) → l1(DName_post, IoCreateDevice_post, PPBlockInits_post, PPBunlockInits_post, Pdo_post, Pdolen_post, conditional_post, i_post, num_post, rho_1_post, status_post) :|: X₀ ≤ DName_post ∧ DName_post ≤ X₀ ∧ X₁ ≤ IoCreateDevice_post ∧ IoCreateDevice_post ≤ X₁ ∧ X₂ ≤ PPBlockInits_post ∧ PPBlockInits_post ≤ X₂ ∧ X₃ ≤ PPBunlockInits_post ∧ PPBunlockInits_post ≤ X₃ ∧ X₄ ≤ Pdo_post ∧ Pdo_post ≤ X₄ ∧ X₅ ≤ Pdolen_post ∧ Pdolen_post ≤ X₅ ∧ X₆ ≤ conditional_post ∧ conditional_post ≤ X₆ ∧ X₇ ≤ i_post ∧ i_post ≤ X₇ ∧ X₈ ≤ num_post ∧ num_post ≤ X₈ ∧ X₉ ≤ rho_1_post ∧ rho_1_post ≤ X₉ ∧ 0 ≤ status_post ∧ status_post ≤ 0 ∧ X₅ ≤ X₇
  t₁₀: l2(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀) → l7(DName_post, IoCreateDevice_post, PPBlockInits_post, PPBunlockInits_post, Pdo_post, Pdolen_post, conditional_post, i_post, num_post, rho_1_post, status_post) :|: 0 ≤ 0 ∧ PPBlockInits_post ≤ 1 ∧ 1 ≤ PPBlockInits_post ∧ 1+X₇ ≤ X₅ ∧ X₁ ≤ IoCreateDevice_post ∧ IoCreateDevice_post ≤ X₁ ∧ X₃ ≤ PPBunlockInits_post ∧ PPBunlockInits_post ≤ X₃ ∧ X₄ ≤ Pdo_post ∧ Pdo_post ≤ X₄ ∧ X₅ ≤ Pdolen_post ∧ Pdolen_post ≤ X₅ ∧ X₆ ≤ conditional_post ∧ conditional_post ≤ X₆ ∧ X₇ ≤ i_post ∧ i_post ≤ X₇ ∧ X₈ ≤ num_post ∧ num_post ≤ X₈ ∧ X₉ ≤ rho_1_post ∧ rho_1_post ≤ X₉ ∧ 0 ≤ status_post ∧ status_post ≤ 0
  t₂: l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀) → l2(DName_post, IoCreateDevice_post, PPBlockInits_post, PPBunlockInits_post, Pdo_post, Pdolen_post, conditional_post, i_post, num_post, rho_1_post, status_post) :|: i_post ≤ 1+X₇ ∧ status_post ≤ 1 ∧ X₆ ≤ 1 ∧ 1+X₇ ≤ i_post ∧ 1 ≤ status_post ∧ X₀ ≤ DName_post ∧ DName_post ≤ X₀ ∧ 0 ≤ IoCreateDevice_post ∧ IoCreateDevice_post ≤ 0 ∧ X₂ ≤ PPBlockInits_post ∧ PPBlockInits_post ≤ X₂ ∧ X₃ ≤ PPBunlockInits_post ∧ PPBunlockInits_post ≤ X₃ ∧ X₄ ≤ Pdo_post ∧ Pdo_post ≤ X₄ ∧ X₅ ≤ Pdolen_post ∧ Pdolen_post ≤ X₅ ∧ X₆ ≤ conditional_post ∧ conditional_post ≤ X₆ ∧ X₈ ≤ num_post ∧ num_post ≤ X₈ ∧ X₉ ≤ rho_1_post ∧ rho_1_post ≤ X₉
  t₃: l3(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀) → l4(DName_post, IoCreateDevice_post, PPBlockInits_post, PPBunlockInits_post, Pdo_post, Pdolen_post, conditional_post, i_post, num_post, rho_1_post, status_post) :|: 0 ≤ 0 ∧ 2 ≤ X₆ ∧ X₀ ≤ DName_post ∧ DName_post ≤ X₀ ∧ 0 ≤ IoCreateDevice_post ∧ IoCreateDevice_post ≤ 0 ∧ X₂ ≤ PPBlockInits_post ∧ PPBlockInits_post ≤ X₂ ∧ X₃ ≤ PPBunlockInits_post ∧ PPBunlockInits_post ≤ X₃ ∧ 0 ≤ Pdo_post ∧ Pdo_post ≤ 0 ∧ X₅ ≤ Pdolen_post ∧ Pdolen_post ≤ X₅ ∧ X₇ ≤ i_post ∧ i_post ≤ X₇ ∧ X₈ ≤ num_post ∧ num_post ≤ X₈ ∧ X₉ ≤ rho_1_post ∧ rho_1_post ≤ X₉ ∧ X₁₀ ≤ status_post ∧ status_post ≤ X₁₀
  t₀: l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀) → l1(DName_post, IoCreateDevice_post, PPBlockInits_post, PPBunlockInits_post, Pdo_post, Pdolen_post, conditional_post, i_post, num_post, rho_1_post, status_post) :|: X₆ ≤ 1 ∧ X₀ ≤ DName_post ∧ DName_post ≤ X₀ ∧ X₁ ≤ IoCreateDevice_post ∧ IoCreateDevice_post ≤ X₁ ∧ X₂ ≤ PPBlockInits_post ∧ PPBlockInits_post ≤ X₂ ∧ X₃ ≤ PPBunlockInits_post ∧ PPBunlockInits_post ≤ X₃ ∧ X₄ ≤ Pdo_post ∧ Pdo_post ≤ X₄ ∧ X₅ ≤ Pdolen_post ∧ Pdolen_post ≤ X₅ ∧ X₆ ≤ conditional_post ∧ conditional_post ≤ X₆ ∧ X₇ ≤ i_post ∧ i_post ≤ X₇ ∧ X₈ ≤ num_post ∧ num_post ≤ X₈ ∧ X₉ ≤ rho_1_post ∧ rho_1_post ≤ X₉ ∧ X₁₀ ≤ status_post ∧ status_post ≤ X₁₀
  t₁: l4(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀) → l2(DName_post, IoCreateDevice_post, PPBlockInits_post, PPBunlockInits_post, Pdo_post, Pdolen_post, conditional_post, i_post, num_post, rho_1_post, status_post) :|: num_post ≤ 1+X₈ ∧ 1+X₈ ≤ num_post ∧ 2 ≤ X₆ ∧ X₀ ≤ DName_post ∧ DName_post ≤ X₀ ∧ X₁ ≤ IoCreateDevice_post ∧ IoCreateDevice_post ≤ X₁ ∧ X₂ ≤ PPBlockInits_post ∧ PPBlockInits_post ≤ X₂ ∧ X₃ ≤ PPBunlockInits_post ∧ PPBunlockInits_post ≤ X₃ ∧ X₄ ≤ Pdo_post ∧ Pdo_post ≤ X₄ ∧ X₅ ≤ Pdolen_post ∧ Pdolen_post ≤ X₅ ∧ X₆ ≤ conditional_post ∧ conditional_post ≤ X₆ ∧ X₇ ≤ i_post ∧ i_post ≤ X₇ ∧ X₉ ≤ rho_1_post ∧ rho_1_post ≤ X₉ ∧ X₁₀ ≤ status_post ∧ status_post ≤ X₁₀
  t₅: l5(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀) → l1(DName_post, IoCreateDevice_post, PPBlockInits_post, PPBunlockInits_post, Pdo_post, Pdolen_post, conditional_post, i_post, num_post, rho_1_post, status_post) :|: X₀ ≤ DName_post ∧ DName_post ≤ X₀ ∧ X₁ ≤ IoCreateDevice_post ∧ IoCreateDevice_post ≤ X₁ ∧ X₂ ≤ PPBlockInits_post ∧ PPBlockInits_post ≤ X₂ ∧ X₃ ≤ PPBunlockInits_post ∧ PPBunlockInits_post ≤ X₃ ∧ X₄ ≤ Pdo_post ∧ Pdo_post ≤ X₄ ∧ X₅ ≤ Pdolen_post ∧ Pdolen_post ≤ X₅ ∧ X₆ ≤ conditional_post ∧ conditional_post ≤ X₆ ∧ X₇ ≤ i_post ∧ i_post ≤ X₇ ∧ X₈ ≤ num_post ∧ num_post ≤ X₈ ∧ X₉ ≤ rho_1_post ∧ rho_1_post ≤ X₉ ∧ X₁₀ ≤ status_post ∧ status_post ≤ X₁₀
  t₇: l7(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀) → l1(DName_post, IoCreateDevice_post, PPBlockInits_post, PPBunlockInits_post, Pdo_post, Pdolen_post, conditional_post, i_post, num_post, rho_1_post, status_post) :|: X₀ ≤ DName_post ∧ DName_post ≤ X₀ ∧ X₁ ≤ IoCreateDevice_post ∧ IoCreateDevice_post ≤ X₁ ∧ X₂ ≤ PPBlockInits_post ∧ PPBlockInits_post ≤ X₂ ∧ X₃ ≤ PPBunlockInits_post ∧ PPBunlockInits_post ≤ X₃ ∧ X₄ ≤ Pdo_post ∧ Pdo_post ≤ X₄ ∧ X₅ ≤ Pdolen_post ∧ Pdolen_post ≤ X₅ ∧ X₆ ≤ conditional_post ∧ conditional_post ≤ X₆ ∧ X₇ ≤ i_post ∧ i_post ≤ X₇ ∧ X₈ ≤ num_post ∧ num_post ≤ X₈ ∧ X₉ ≤ rho_1_post ∧ rho_1_post ≤ X₉ ∧ X₁₀ ≤ status_post ∧ status_post ≤ X₁₀ ∧ X₀ ≤ 0
  t₈: l7(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀) → l3(DName_post, IoCreateDevice_post, PPBlockInits_post, PPBunlockInits_post, Pdo_post, Pdolen_post, conditional_post, i_post, num_post, rho_1_post, status_post) :|: 0 ≤ 0 ∧ IoCreateDevice_post ≤ 1 ∧ 1 ≤ IoCreateDevice_post ∧ 1 ≤ X₀ ∧ X₀ ≤ DName_post ∧ DName_post ≤ X₀ ∧ X₂ ≤ PPBlockInits_post ∧ PPBlockInits_post ≤ X₂ ∧ X₃ ≤ PPBunlockInits_post ∧ PPBunlockInits_post ≤ X₃ ∧ X₄ ≤ Pdo_post ∧ Pdo_post ≤ X₄ ∧ X₅ ≤ Pdolen_post ∧ Pdolen_post ≤ X₅ ∧ X₇ ≤ i_post ∧ i_post ≤ X₇ ∧ X₈ ≤ num_post ∧ num_post ≤ X₈ ∧ X₉ ≤ rho_1_post ∧ rho_1_post ≤ X₉ ∧ X₁₀ ≤ status_post ∧ status_post ≤ X₁₀
  t₁₁: l8(X₀, X₁, X₂, X₃, X₄, X₅, X₆, X₇, X₈, X₉, X₁₀) → l2(DName_post, IoCreateDevice_post, PPBlockInits_post, PPBunlockInits_post, Pdo_post, Pdolen_post, conditional_post, i_post, num_post, rho_1_post, status_post) :|: 0 ≤ 0 ∧ PPBlockInits_post ≤ 1 ∧ 1 ≤ PPBlockInits_post ∧ X₀ ≤ DName_post ∧ DName_post ≤ X₀ ∧ 0 ≤ IoCreateDevice_post ∧ IoCreateDevice_post ≤ 0 ∧ 0 ≤ PPBunlockInits_post ∧ PPBunlockInits_post ≤ 0 ∧ X₄ ≤ Pdo_post ∧ Pdo_post ≤ X₄ ∧ X₆ ≤ conditional_post ∧ conditional_post ≤ X₆ ∧ X₈ ≤ num_post ∧ num_post ≤ X₈ ∧ X₉ ≤ rho_1_post ∧ rho_1_post ≤ X₉ ∧ 0 ≤ status_post ∧ status_post ≤ 0


Preprocessing
  Eliminate variables [X₁; X₂; X₃; X₄; X₈; X₁₀] that do not contribute to the problem


  Found invariant X₄ ≤ 0 for location l6


  Found invariant 1+X₃ ≤ X₁ for location l7


  Found invariant 0 ≤ X₄ for location l5


  Found invariant 1+X₃ ≤ X₁ ∧ 1 ≤ X₀ for location l4


  Found invariant 1+X₃ ≤ X₁ ∧ 1 ≤ X₀ for location l3


Problem after Preprocessing
  Start:  l0
  Program_Vars:  X₀, X₁, X₂, X₃, X₄
  Temp_Vars:  DName_post, Pdolen_post, conditional_post, i_post
  Locations:  l0, l1, l2, l3, l4, l5, l6, l7, l8
  Return Locations:  
  Transitions:
  t₂₆: l0(X₀, X₁, X₂, X₃, X₄) → l8(X₀, X₁, X₂, X₃, X₄)
  t₂₇: l1(X₀, X₁, X₂, X₃, X₄) → l5(X₀, X₁, X₂, X₃, X₄-1) :|: 1 ≤ X₄
  t₂₈: l1(X₀, X₁, X₂, X₃, X₄) → l6(X₀, X₁, X₂, X₃, X₄) :|: X₄ ≤ 0
  t₂₉: l2(X₀, X₁, X₂, X₃, X₄) → l1(X₀, X₁, X₂, X₃, X₄) :|: X₁ ≤ X₃
  t₃₀: l2(X₀, X₁, X₂, X₃, X₄) → l7(DName_post, X₁, X₂, X₃, X₄) :|: 0 ≤ 0 ∧ 1+X₃ ≤ X₁
  t₃₁: l3(X₀, X₁, X₂, X₃, X₄) → l2(X₀, X₁, X₂, 1+X₃, X₄) :|: X₂ ≤ 1 ∧ 1 ≤ X₀ ∧ 1+X₃ ≤ X₁
  t₃₂: l3(X₀, X₁, X₂, X₃, X₄) → l4(X₀, X₁, conditional_post, X₃, X₄) :|: 0 ≤ 0 ∧ 2 ≤ X₂ ∧ 1 ≤ X₀ ∧ 1+X₃ ≤ X₁
  t₃₃: l4(X₀, X₁, X₂, X₃, X₄) → l1(X₀, X₁, X₂, X₃, X₄) :|: X₂ ≤ 1 ∧ 1 ≤ X₀ ∧ 1+X₃ ≤ X₁
  t₃₄: l4(X₀, X₁, X₂, X₃, X₄) → l2(X₀, X₁, X₂, X₃, X₄) :|: 2 ≤ X₂ ∧ 1 ≤ X₀ ∧ 1+X₃ ≤ X₁
  t₃₅: l5(X₀, X₁, X₂, X₃, X₄) → l1(X₀, X₁, X₂, X₃, X₄) :|: 0 ≤ X₄
  t₃₆: l7(X₀, X₁, X₂, X₃, X₄) → l1(X₀, X₁, X₂, X₃, X₄) :|: X₀ ≤ 0 ∧ 1+X₃ ≤ X₁
  t₃₇: l7(X₀, X₁, X₂, X₃, X₄) → l3(X₀, X₁, conditional_post, X₃, X₄) :|: 0 ≤ 0 ∧ 1 ≤ X₀ ∧ 1+X₃ ≤ X₁
  t₃₈: l8(X₀, X₁, X₂, X₃, X₄) → l2(X₀, Pdolen_post, X₂, i_post, X₄) :|: 0 ≤ 0


MPRF for transition t₃₁: l3(X₀, X₁, X₂, X₃, X₄) → l2(X₀, X₁, X₂, 1+X₃, X₄) :|: X₂ ≤ 1 ∧ 1 ≤ X₀ ∧ 1+X₃ ≤ X₁ of depth 1:
  new bound:
    Finite

  MPRF:
    • l2: [X₁-X₃]
    • l3: [X₁-X₃]
    • l4: [X₁-X₃]
    • l7: [X₁-X₃]




  Cut unreachable locations [l4; l7] from the program graph


  Found invariant X₄ ≤ 0 for location l6


  Found invariant X₃ ≤ X₁ ∧ X₂ ≤ 1 ∧ X₂ ≤ X₀ ∧ 1 ≤ X₀ for location l2_v1


  Found invariant 1+X₃ ≤ X₁ ∧ 1 ≤ X₀ for location l4_v1


  Found invariant 1+X₃ ≤ X₁ for location l7_v1


  Found invariant 1+X₃ ≤ X₁ ∧ 2 ≤ X₂ ∧ 3 ≤ X₀+X₂ ∧ 1 ≤ X₀ for location l2_v2


  Found invariant 0 ≤ X₄ for location l5


  Found invariant 1+X₃ ≤ X₁ ∧ X₂ ≤ 1 for location l7_v2


  Found invariant 1+X₃ ≤ X₁ ∧ 1 ≤ X₀ for location l3_v1


  Found invariant 1+X₃ ≤ X₁ ∧ 2 ≤ X₂ for location l7_v3


MPRF for transition t₂₇: l1(X₀, X₁, X₂, X₃, X₄) → l5(X₀, X₁, X₂, X₃, X₄-1) :|: 1 ≤ X₄ of depth 1:
  new bound:
    Finite

  MPRF:
    • l1: [X₄]
    • l5: [X₄]




MPRF for transition t₃₅: l5(X₀, X₁, X₂, X₃, X₄) → l1(X₀, X₁, X₂, X₃, X₄) :|: 0 ≤ X₄ of depth 1:
  new bound:
    Finite

  MPRF:
    • l1: [X₄]
    • l5: [1+X₄]




All Bounds
Termination behavior
  Overall termination: Infinite
    t₂₆: Finite
    t₂₇: Finite
    t₂₈: Finite
    t₂₉: Finite
    t₃₀: Infinite
    t₃₁: Finite
    t₃₂: Infinite
    t₃₃: Finite
    t₃₄: Infinite
    t₃₅: Finite
    t₃₆: Finite
    t₃₇: Infinite
    t₃₈: Finite



