// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
// Date        : Mon Dec  1 01:55:27 2025
// Host        : zph running 64-bit major release  (build 9200)
// Command     : write_verilog -mode funcsim -nolib -force -file
//               E:/project/clahe_vivado/clahe_vivado.sim/sim_1/impl/func/xsim/clahe_ram_64tiles_parallel_func_impl.v
// Design      : clahe_top
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z020clg400-3
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module clahe_clipper_cdf
   (\norm_stage1_diff_reg[15]_0 ,
    \hist_buf_addra_r_reg[7]_0 ,
    \cdf_min_reg[2]_0 ,
    ram_reg,
    cdf_tile_idx,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    cdf_addr,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ram_reg_24,
    ram_reg_25,
    ram_reg_26,
    ram_reg_27,
    ram_reg_28,
    ram_reg_29,
    ram_reg_30,
    ram_reg_31,
    ram_reg_32,
    ram_reg_33,
    ram_reg_34,
    ram_reg_35,
    ram_reg_36,
    ram_reg_37,
    ram_reg_38,
    ram_reg_39,
    ram_reg_40,
    ram_reg_41,
    ram_reg_42,
    ram_reg_43,
    ram_reg_44,
    ram_reg_45,
    ram_reg_46,
    ram_reg_47,
    ram_reg_48,
    ram_reg_49,
    ram_reg_50,
    ram_reg_51,
    ram_reg_52,
    ram_reg_53,
    ram_reg_54,
    ram_reg_55,
    ram_reg_56,
    ram_reg_57,
    ram_reg_58,
    ram_reg_59,
    ram_reg_60,
    ram_reg_61,
    ram_reg_62,
    ram_reg_63,
    ram_reg_64,
    ram_reg_65,
    ram_reg_66,
    ram_reg_67,
    ram_reg_68,
    ram_reg_69,
    ram_reg_70,
    ram_reg_71,
    ram_reg_72,
    ram_reg_73,
    ram_reg_74,
    ram_reg_75,
    ram_reg_76,
    ram_reg_77,
    ram_reg_78,
    ram_reg_79,
    ram_reg_80,
    ram_reg_81,
    ram_reg_82,
    ram_reg_83,
    ram_reg_84,
    ram_reg_85,
    ram_reg_86,
    ram_reg_87,
    ram_reg_88,
    ram_reg_89,
    ram_reg_90,
    ram_reg_91,
    ram_reg_92,
    ram_reg_93,
    ram_reg_94,
    ram_reg_95,
    ram_reg_96,
    ram_reg_97,
    ram_reg_98,
    ram_reg_99,
    ram_reg_100,
    ram_reg_101,
    ram_reg_102,
    ram_reg_103,
    ram_reg_104,
    ram_reg_105,
    ram_reg_106,
    ram_reg_107,
    ram_reg_108,
    ram_reg_109,
    ram_reg_110,
    ram_reg_111,
    ram_reg_112,
    ram_reg_113,
    ram_reg_114,
    ram_reg_115,
    ram_reg_116,
    ram_reg_117,
    ram_reg_118,
    ram_reg_119,
    ram_reg_120,
    ram_reg_121,
    ram_reg_122,
    ram_reg_123,
    ram_reg_124,
    ram_reg_125,
    ram_reg_126,
    ram_reg_127,
    ram_reg_128,
    ram_reg_129,
    ram_reg_130,
    ram_reg_131,
    ram_reg_132,
    ram_reg_133,
    ram_reg_134,
    ram_reg_135,
    ram_reg_136,
    ram_reg_137,
    ram_reg_138,
    ram_reg_139,
    ram_reg_140,
    ram_reg_141,
    ram_reg_142,
    ram_reg_143,
    ram_reg_144,
    ram_reg_145,
    ram_reg_146,
    ram_reg_147,
    ram_reg_148,
    ram_reg_149,
    ram_reg_150,
    ram_reg_151,
    ram_reg_152,
    ram_reg_153,
    ram_reg_154,
    ram_reg_155,
    ram_reg_156,
    ram_reg_157,
    ram_reg_158,
    ram_reg_159,
    ram_reg_160,
    ram_reg_161,
    ram_reg_162,
    ram_reg_163,
    ram_reg_164,
    ram_reg_165,
    ram_reg_166,
    ram_reg_167,
    ram_reg_168,
    ram_reg_169,
    ram_reg_170,
    ram_reg_171,
    ram_reg_172,
    ram_reg_173,
    ram_reg_174,
    ram_reg_175,
    ram_reg_176,
    ram_reg_177,
    ram_reg_178,
    ram_reg_179,
    ram_reg_180,
    ram_reg_181,
    ram_reg_182,
    ram_reg_183,
    ram_reg_184,
    ram_reg_185,
    ram_reg_186,
    ram_reg_187,
    ram_reg_188,
    ram_reg_189,
    ram_reg_190,
    ram_reg_191,
    ram_reg_192,
    ram_reg_193,
    ram_reg_194,
    ram_reg_195,
    ram_reg_196,
    ram_reg_197,
    ram_reg_198,
    ram_reg_199,
    ram_reg_200,
    ram_reg_201,
    ram_reg_202,
    ram_reg_203,
    ram_reg_204,
    ram_reg_205,
    ram_reg_206,
    ram_reg_207,
    ram_reg_208,
    ram_reg_209,
    ram_reg_210,
    ram_reg_211,
    ram_reg_212,
    ram_reg_213,
    ram_reg_214,
    ram_reg_215,
    ram_reg_216,
    ram_reg_217,
    ram_reg_218,
    ram_reg_219,
    ram_reg_220,
    ram_reg_221,
    ram_reg_222,
    ram_reg_223,
    ram_reg_224,
    ram_reg_225,
    ram_reg_226,
    ram_reg_227,
    ram_reg_228,
    ram_reg_229,
    ram_reg_230,
    ram_reg_231,
    ram_reg_232,
    ram_reg_233,
    ram_reg_234,
    ram_reg_235,
    ram_reg_236,
    ram_reg_237,
    ram_reg_238,
    ram_reg_239,
    ram_reg_240,
    ram_reg_241,
    ram_reg_242,
    ram_reg_243,
    ram_reg_244,
    ram_reg_245,
    ram_reg_246,
    ram_reg_247,
    ram_reg_248,
    ram_reg_249,
    ram_reg_250,
    ram_reg_251,
    ram_reg_252,
    ram_reg_253,
    ram_reg_254,
    ram_reg_255,
    ram_reg_256,
    ram_reg_257,
    ram_reg_258,
    ram_reg_259,
    ram_reg_260,
    ram_reg_261,
    ram_reg_262,
    ram_reg_263,
    ram_reg_264,
    ram_reg_265,
    ram_reg_266,
    ram_reg_267,
    ram_reg_268,
    ram_reg_269,
    ram_reg_270,
    ram_reg_271,
    ram_reg_272,
    ram_reg_273,
    ram_reg_274,
    ram_reg_275,
    ram_reg_276,
    ram_reg_277,
    ram_reg_278,
    ram_reg_279,
    ram_reg_280,
    ram_reg_281,
    ram_reg_282,
    ram_reg_283,
    ram_reg_284,
    ram_reg_285,
    ram_reg_286,
    S,
    Q,
    DI,
    \excess_total_reg[11]_0 ,
    \excess_total_reg[7]_0 ,
    \excess_total_reg[3]_0 ,
    ping_pong_flag_reg,
    cdf_done,
    ping_pong_flag_reg_rep,
    ping_pong_flag_reg_rep__0,
    ping_pong_flag_reg_rep__1,
    ram_reg_287,
    pclk_IBUF_BUFG,
    ping_pong_flag_reg_rep__0_0,
    ping_pong_flag,
    rst_n_IBUF,
    clip_threshold_IBUF,
    cdf_rd_data,
    O,
    \excess_total_reg[0]_0 ,
    \excess_total_reg[10]_0 ,
    \excess_total_reg[14]_0 ,
    \excess_total_reg[15]_0 ,
    CO,
    frame_hist_done,
    cdf_done_d1,
    ping_pong_flag_reg_rep_0,
    rst_n,
    D);
  output \norm_stage1_diff_reg[15]_0 ;
  output \hist_buf_addra_r_reg[7]_0 ;
  output \cdf_min_reg[2]_0 ;
  output ram_reg;
  output [3:0]cdf_tile_idx;
  output ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  output ram_reg_9;
  output ram_reg_10;
  output ram_reg_11;
  output ram_reg_12;
  output ram_reg_13;
  output ram_reg_14;
  output ram_reg_15;
  output [7:0]cdf_addr;
  output ram_reg_16;
  output ram_reg_17;
  output ram_reg_18;
  output ram_reg_19;
  output ram_reg_20;
  output ram_reg_21;
  output ram_reg_22;
  output ram_reg_23;
  output ram_reg_24;
  output ram_reg_25;
  output ram_reg_26;
  output ram_reg_27;
  output ram_reg_28;
  output ram_reg_29;
  output ram_reg_30;
  output ram_reg_31;
  output ram_reg_32;
  output ram_reg_33;
  output ram_reg_34;
  output ram_reg_35;
  output ram_reg_36;
  output ram_reg_37;
  output ram_reg_38;
  output ram_reg_39;
  output ram_reg_40;
  output ram_reg_41;
  output ram_reg_42;
  output ram_reg_43;
  output ram_reg_44;
  output ram_reg_45;
  output ram_reg_46;
  output ram_reg_47;
  output ram_reg_48;
  output ram_reg_49;
  output ram_reg_50;
  output ram_reg_51;
  output ram_reg_52;
  output ram_reg_53;
  output ram_reg_54;
  output ram_reg_55;
  output ram_reg_56;
  output ram_reg_57;
  output ram_reg_58;
  output ram_reg_59;
  output ram_reg_60;
  output ram_reg_61;
  output ram_reg_62;
  output ram_reg_63;
  output ram_reg_64;
  output ram_reg_65;
  output ram_reg_66;
  output ram_reg_67;
  output ram_reg_68;
  output ram_reg_69;
  output ram_reg_70;
  output ram_reg_71;
  output ram_reg_72;
  output ram_reg_73;
  output ram_reg_74;
  output ram_reg_75;
  output ram_reg_76;
  output ram_reg_77;
  output ram_reg_78;
  output ram_reg_79;
  output ram_reg_80;
  output ram_reg_81;
  output ram_reg_82;
  output ram_reg_83;
  output ram_reg_84;
  output ram_reg_85;
  output ram_reg_86;
  output ram_reg_87;
  output ram_reg_88;
  output ram_reg_89;
  output ram_reg_90;
  output ram_reg_91;
  output ram_reg_92;
  output ram_reg_93;
  output ram_reg_94;
  output ram_reg_95;
  output ram_reg_96;
  output ram_reg_97;
  output ram_reg_98;
  output ram_reg_99;
  output ram_reg_100;
  output ram_reg_101;
  output ram_reg_102;
  output ram_reg_103;
  output ram_reg_104;
  output ram_reg_105;
  output ram_reg_106;
  output ram_reg_107;
  output ram_reg_108;
  output ram_reg_109;
  output ram_reg_110;
  output ram_reg_111;
  output ram_reg_112;
  output ram_reg_113;
  output ram_reg_114;
  output ram_reg_115;
  output ram_reg_116;
  output ram_reg_117;
  output ram_reg_118;
  output ram_reg_119;
  output ram_reg_120;
  output ram_reg_121;
  output ram_reg_122;
  output ram_reg_123;
  output ram_reg_124;
  output ram_reg_125;
  output ram_reg_126;
  output ram_reg_127;
  output ram_reg_128;
  output ram_reg_129;
  output ram_reg_130;
  output ram_reg_131;
  output ram_reg_132;
  output ram_reg_133;
  output ram_reg_134;
  output ram_reg_135;
  output ram_reg_136;
  output ram_reg_137;
  output ram_reg_138;
  output ram_reg_139;
  output ram_reg_140;
  output ram_reg_141;
  output ram_reg_142;
  output ram_reg_143;
  output ram_reg_144;
  output ram_reg_145;
  output ram_reg_146;
  output ram_reg_147;
  output ram_reg_148;
  output ram_reg_149;
  output ram_reg_150;
  output ram_reg_151;
  output ram_reg_152;
  output ram_reg_153;
  output ram_reg_154;
  output ram_reg_155;
  output ram_reg_156;
  output ram_reg_157;
  output ram_reg_158;
  output ram_reg_159;
  output ram_reg_160;
  output ram_reg_161;
  output ram_reg_162;
  output ram_reg_163;
  output ram_reg_164;
  output ram_reg_165;
  output ram_reg_166;
  output ram_reg_167;
  output ram_reg_168;
  output ram_reg_169;
  output ram_reg_170;
  output ram_reg_171;
  output ram_reg_172;
  output ram_reg_173;
  output ram_reg_174;
  output ram_reg_175;
  output ram_reg_176;
  output ram_reg_177;
  output ram_reg_178;
  output ram_reg_179;
  output ram_reg_180;
  output ram_reg_181;
  output ram_reg_182;
  output ram_reg_183;
  output ram_reg_184;
  output ram_reg_185;
  output ram_reg_186;
  output ram_reg_187;
  output ram_reg_188;
  output ram_reg_189;
  output ram_reg_190;
  output ram_reg_191;
  output ram_reg_192;
  output ram_reg_193;
  output ram_reg_194;
  output ram_reg_195;
  output ram_reg_196;
  output ram_reg_197;
  output ram_reg_198;
  output ram_reg_199;
  output ram_reg_200;
  output ram_reg_201;
  output ram_reg_202;
  output ram_reg_203;
  output ram_reg_204;
  output ram_reg_205;
  output ram_reg_206;
  output ram_reg_207;
  output ram_reg_208;
  output ram_reg_209;
  output ram_reg_210;
  output ram_reg_211;
  output ram_reg_212;
  output ram_reg_213;
  output ram_reg_214;
  output ram_reg_215;
  output ram_reg_216;
  output ram_reg_217;
  output ram_reg_218;
  output ram_reg_219;
  output ram_reg_220;
  output ram_reg_221;
  output ram_reg_222;
  output ram_reg_223;
  output ram_reg_224;
  output ram_reg_225;
  output ram_reg_226;
  output ram_reg_227;
  output ram_reg_228;
  output ram_reg_229;
  output ram_reg_230;
  output ram_reg_231;
  output ram_reg_232;
  output ram_reg_233;
  output ram_reg_234;
  output ram_reg_235;
  output ram_reg_236;
  output ram_reg_237;
  output ram_reg_238;
  output ram_reg_239;
  output ram_reg_240;
  output ram_reg_241;
  output ram_reg_242;
  output ram_reg_243;
  output ram_reg_244;
  output ram_reg_245;
  output ram_reg_246;
  output ram_reg_247;
  output ram_reg_248;
  output ram_reg_249;
  output ram_reg_250;
  output ram_reg_251;
  output ram_reg_252;
  output ram_reg_253;
  output ram_reg_254;
  output ram_reg_255;
  output ram_reg_256;
  output ram_reg_257;
  output ram_reg_258;
  output ram_reg_259;
  output ram_reg_260;
  output ram_reg_261;
  output ram_reg_262;
  output ram_reg_263;
  output ram_reg_264;
  output ram_reg_265;
  output ram_reg_266;
  output ram_reg_267;
  output ram_reg_268;
  output ram_reg_269;
  output ram_reg_270;
  output ram_reg_271;
  output ram_reg_272;
  output ram_reg_273;
  output ram_reg_274;
  output ram_reg_275;
  output ram_reg_276;
  output ram_reg_277;
  output ram_reg_278;
  output ram_reg_279;
  output ram_reg_280;
  output ram_reg_281;
  output ram_reg_282;
  output ram_reg_283;
  output ram_reg_284;
  output ram_reg_285;
  output ram_reg_286;
  output [0:0]S;
  output [15:0]Q;
  output [3:0]DI;
  output [3:0]\excess_total_reg[11]_0 ;
  output [3:0]\excess_total_reg[7]_0 ;
  output [1:0]\excess_total_reg[3]_0 ;
  output ping_pong_flag_reg;
  output cdf_done;
  output ping_pong_flag_reg_rep;
  output ping_pong_flag_reg_rep__0;
  output ping_pong_flag_reg_rep__1;
  output [7:0]ram_reg_287;
  input pclk_IBUF_BUFG;
  input ping_pong_flag_reg_rep__0_0;
  input ping_pong_flag;
  input rst_n_IBUF;
  input [14:0]clip_threshold_IBUF;
  input [14:0]cdf_rd_data;
  input [3:0]O;
  input [3:0]\excess_total_reg[0]_0 ;
  input [3:0]\excess_total_reg[10]_0 ;
  input [3:0]\excess_total_reg[14]_0 ;
  input [0:0]\excess_total_reg[15]_0 ;
  input [0:0]CO;
  input frame_hist_done;
  input cdf_done_d1;
  input ping_pong_flag_reg_rep_0;
  input rst_n;
  input [15:0]D;

  wire [0:0]CO;
  wire [15:0]D;
  wire [3:0]DI;
  wire \FSM_sequential_state[0]_i_1_n_0 ;
  wire \FSM_sequential_state[0]_i_2_n_0 ;
  wire \FSM_sequential_state[0]_i_3_n_0 ;
  wire \FSM_sequential_state[0]_i_4_n_0 ;
  wire \FSM_sequential_state[0]_i_5_n_0 ;
  wire \FSM_sequential_state[0]_i_6_n_0 ;
  wire \FSM_sequential_state[1]_i_1_n_0 ;
  wire \FSM_sequential_state[2]_i_1_n_0 ;
  wire \FSM_sequential_state[2]_i_2_n_0 ;
  wire \FSM_sequential_state[2]_i_3_n_0 ;
  wire \FSM_sequential_state[2]_i_4_n_0 ;
  wire \FSM_sequential_state[2]_i_5_n_0 ;
  wire [3:0]O;
  wire [15:0]Q;
  wire [0:0]S;
  wire \bin_cnt[0]_i_1_n_0 ;
  wire \bin_cnt[1]_i_1_n_0 ;
  wire \bin_cnt[1]_i_2_n_0 ;
  wire \bin_cnt[2]_i_1_n_0 ;
  wire \bin_cnt[3]_i_1_n_0 ;
  wire \bin_cnt[4]_i_1_n_0 ;
  wire \bin_cnt[5]_i_1_n_0 ;
  wire \bin_cnt[5]_i_2_n_0 ;
  wire \bin_cnt[6]_i_1_n_0 ;
  wire \bin_cnt[6]_i_2_n_0 ;
  wire \bin_cnt[7]_i_1_n_0 ;
  wire \bin_cnt[8]_i_1_n_0 ;
  wire \bin_cnt[8]_i_2_n_0 ;
  wire \bin_cnt[8]_i_3_n_0 ;
  wire \bin_cnt[8]_i_4_n_0 ;
  wire \bin_cnt[8]_i_5_n_0 ;
  wire \bin_cnt[8]_i_6_n_0 ;
  wire [7:0]cdf_addr;
  wire cdf_done;
  wire cdf_done_d1;
  wire cdf_done_i_1_n_0;
  wire \cdf_max[15]_i_4_n_0 ;
  wire \cdf_max[15]_i_5_n_0 ;
  wire \cdf_max[15]_i_8_n_0 ;
  wire \cdf_max[15]_i_9_n_0 ;
  wire \cdf_max_reg_n_0_[0] ;
  wire \cdf_max_reg_n_0_[10] ;
  wire \cdf_max_reg_n_0_[11] ;
  wire \cdf_max_reg_n_0_[12] ;
  wire \cdf_max_reg_n_0_[13] ;
  wire \cdf_max_reg_n_0_[14] ;
  wire \cdf_max_reg_n_0_[15] ;
  wire \cdf_max_reg_n_0_[1] ;
  wire \cdf_max_reg_n_0_[2] ;
  wire \cdf_max_reg_n_0_[3] ;
  wire \cdf_max_reg_n_0_[4] ;
  wire \cdf_max_reg_n_0_[5] ;
  wire \cdf_max_reg_n_0_[6] ;
  wire \cdf_max_reg_n_0_[7] ;
  wire \cdf_max_reg_n_0_[8] ;
  wire \cdf_max_reg_n_0_[9] ;
  wire [15:0]cdf_min;
  wire [15:0]cdf_min0;
  wire cdf_min_found;
  wire cdf_min_found_i_6_n_0;
  wire cdf_min_found_reg_n_0;
  wire \cdf_min_reg[2]_0 ;
  wire \cdf_min_reg_n_0_[0] ;
  wire \cdf_min_reg_n_0_[10] ;
  wire \cdf_min_reg_n_0_[11] ;
  wire \cdf_min_reg_n_0_[12] ;
  wire \cdf_min_reg_n_0_[13] ;
  wire \cdf_min_reg_n_0_[14] ;
  wire \cdf_min_reg_n_0_[15] ;
  wire \cdf_min_reg_n_0_[1] ;
  wire \cdf_min_reg_n_0_[2] ;
  wire \cdf_min_reg_n_0_[3] ;
  wire \cdf_min_reg_n_0_[4] ;
  wire \cdf_min_reg_n_0_[5] ;
  wire \cdf_min_reg_n_0_[6] ;
  wire \cdf_min_reg_n_0_[7] ;
  wire \cdf_min_reg_n_0_[8] ;
  wire \cdf_min_reg_n_0_[9] ;
  wire [7:0]cdf_ram_addra_r0_in;
  wire \cdf_ram_addra_r[7]_i_1_n_0 ;
  wire \cdf_ram_addra_r_reg_n_0_[0] ;
  wire \cdf_ram_addra_r_reg_n_0_[1] ;
  wire \cdf_ram_addra_r_reg_n_0_[2] ;
  wire \cdf_ram_addra_r_reg_n_0_[3] ;
  wire \cdf_ram_addra_r_reg_n_0_[4] ;
  wire \cdf_ram_addra_r_reg_n_0_[5] ;
  wire \cdf_ram_addra_r_reg_n_0_[6] ;
  wire \cdf_ram_addra_r_reg_n_0_[7] ;
  wire cdf_ram_dina_r;
  wire \cdf_ram_dina_r_reg_n_0_[0] ;
  wire \cdf_ram_dina_r_reg_n_0_[10] ;
  wire \cdf_ram_dina_r_reg_n_0_[11] ;
  wire \cdf_ram_dina_r_reg_n_0_[12] ;
  wire \cdf_ram_dina_r_reg_n_0_[13] ;
  wire \cdf_ram_dina_r_reg_n_0_[14] ;
  wire \cdf_ram_dina_r_reg_n_0_[15] ;
  wire \cdf_ram_dina_r_reg_n_0_[1] ;
  wire \cdf_ram_dina_r_reg_n_0_[2] ;
  wire \cdf_ram_dina_r_reg_n_0_[3] ;
  wire \cdf_ram_dina_r_reg_n_0_[4] ;
  wire \cdf_ram_dina_r_reg_n_0_[5] ;
  wire \cdf_ram_dina_r_reg_n_0_[6] ;
  wire \cdf_ram_dina_r_reg_n_0_[7] ;
  wire \cdf_ram_dina_r_reg_n_0_[8] ;
  wire \cdf_ram_dina_r_reg_n_0_[9] ;
  wire cdf_ram_ena_r_i_1_n_0;
  wire cdf_ram_ena_r_reg_n_0;
  wire cdf_ram_inst_n_12;
  wire cdf_ram_inst_n_13;
  wire cdf_ram_inst_n_14;
  wire cdf_ram_inst_n_15;
  wire cdf_ram_wea_r_i_1_n_0;
  wire cdf_ram_wea_r_reg_n_0;
  wire [15:0]cdf_range;
  wire cdf_range0;
  wire \cdf_range[11]_i_2_n_0 ;
  wire \cdf_range[11]_i_3_n_0 ;
  wire \cdf_range[11]_i_4_n_0 ;
  wire \cdf_range[11]_i_5_n_0 ;
  wire \cdf_range[15]_i_3_n_0 ;
  wire \cdf_range[15]_i_4_n_0 ;
  wire \cdf_range[15]_i_5_n_0 ;
  wire \cdf_range[15]_i_6_n_0 ;
  wire \cdf_range[3]_i_2_n_0 ;
  wire \cdf_range[3]_i_3_n_0 ;
  wire \cdf_range[3]_i_4_n_0 ;
  wire \cdf_range[3]_i_5_n_0 ;
  wire \cdf_range[7]_i_2_n_0 ;
  wire \cdf_range[7]_i_3_n_0 ;
  wire \cdf_range[7]_i_4_n_0 ;
  wire \cdf_range[7]_i_5_n_0 ;
  wire \cdf_range_reg[11]_i_1_n_0 ;
  wire \cdf_range_reg[11]_i_1_n_4 ;
  wire \cdf_range_reg[11]_i_1_n_5 ;
  wire \cdf_range_reg[11]_i_1_n_6 ;
  wire \cdf_range_reg[11]_i_1_n_7 ;
  wire \cdf_range_reg[15]_i_2_n_4 ;
  wire \cdf_range_reg[15]_i_2_n_5 ;
  wire \cdf_range_reg[15]_i_2_n_6 ;
  wire \cdf_range_reg[15]_i_2_n_7 ;
  wire \cdf_range_reg[3]_i_1_n_0 ;
  wire \cdf_range_reg[3]_i_1_n_4 ;
  wire \cdf_range_reg[3]_i_1_n_5 ;
  wire \cdf_range_reg[3]_i_1_n_6 ;
  wire \cdf_range_reg[3]_i_1_n_7 ;
  wire \cdf_range_reg[7]_i_1_n_0 ;
  wire \cdf_range_reg[7]_i_1_n_4 ;
  wire \cdf_range_reg[7]_i_1_n_5 ;
  wire \cdf_range_reg[7]_i_1_n_6 ;
  wire \cdf_range_reg[7]_i_1_n_7 ;
  wire [7:0]cdf_rd_addr;
  wire [14:0]cdf_rd_data;
  wire cdf_rd_en;
  wire [3:0]cdf_rd_tile_idx;
  wire cdf_temp;
  wire \cdf_temp[15]_i_3_n_0 ;
  wire \cdf_temp_reg_n_0_[0] ;
  wire \cdf_temp_reg_n_0_[10] ;
  wire \cdf_temp_reg_n_0_[11] ;
  wire \cdf_temp_reg_n_0_[12] ;
  wire \cdf_temp_reg_n_0_[13] ;
  wire \cdf_temp_reg_n_0_[14] ;
  wire \cdf_temp_reg_n_0_[15] ;
  wire \cdf_temp_reg_n_0_[1] ;
  wire \cdf_temp_reg_n_0_[2] ;
  wire \cdf_temp_reg_n_0_[3] ;
  wire \cdf_temp_reg_n_0_[4] ;
  wire \cdf_temp_reg_n_0_[5] ;
  wire \cdf_temp_reg_n_0_[6] ;
  wire \cdf_temp_reg_n_0_[7] ;
  wire \cdf_temp_reg_n_0_[8] ;
  wire \cdf_temp_reg_n_0_[9] ;
  wire [3:0]cdf_tile_idx;
  wire [7:0]cdf_wr_addr;
  wire [7:0]cdf_wr_bin_addr0_in;
  wire \cdf_wr_bin_addr[7]_i_1_n_0 ;
  wire \cdf_wr_data[0]_i_11_n_0 ;
  wire \cdf_wr_data[0]_i_12_n_0 ;
  wire \cdf_wr_data[0]_i_13_n_0 ;
  wire \cdf_wr_data[0]_i_14_n_0 ;
  wire \cdf_wr_data[0]_i_16_n_0 ;
  wire \cdf_wr_data[0]_i_17_n_0 ;
  wire \cdf_wr_data[0]_i_18_n_0 ;
  wire \cdf_wr_data[0]_i_19_n_0 ;
  wire \cdf_wr_data[0]_i_20_n_0 ;
  wire \cdf_wr_data[0]_i_21_n_0 ;
  wire \cdf_wr_data[0]_i_22_n_0 ;
  wire \cdf_wr_data[0]_i_23_n_0 ;
  wire \cdf_wr_data[0]_i_4_n_0 ;
  wire \cdf_wr_data[0]_i_6_n_0 ;
  wire \cdf_wr_data[0]_i_7_n_0 ;
  wire \cdf_wr_data[0]_i_8_n_0 ;
  wire \cdf_wr_data[0]_i_9_n_0 ;
  wire \cdf_wr_data[1]_i_10_n_0 ;
  wire \cdf_wr_data[1]_i_12_n_0 ;
  wire \cdf_wr_data[1]_i_13_n_0 ;
  wire \cdf_wr_data[1]_i_14_n_0 ;
  wire \cdf_wr_data[1]_i_15_n_0 ;
  wire \cdf_wr_data[1]_i_17_n_0 ;
  wire \cdf_wr_data[1]_i_18_n_0 ;
  wire \cdf_wr_data[1]_i_19_n_0 ;
  wire \cdf_wr_data[1]_i_20_n_0 ;
  wire \cdf_wr_data[1]_i_21_n_0 ;
  wire \cdf_wr_data[1]_i_22_n_0 ;
  wire \cdf_wr_data[1]_i_23_n_0 ;
  wire \cdf_wr_data[1]_i_4_n_0 ;
  wire \cdf_wr_data[1]_i_5_n_0 ;
  wire \cdf_wr_data[1]_i_7_n_0 ;
  wire \cdf_wr_data[1]_i_8_n_0 ;
  wire \cdf_wr_data[1]_i_9_n_0 ;
  wire \cdf_wr_data[2]_i_10_n_0 ;
  wire \cdf_wr_data[2]_i_12_n_0 ;
  wire \cdf_wr_data[2]_i_13_n_0 ;
  wire \cdf_wr_data[2]_i_14_n_0 ;
  wire \cdf_wr_data[2]_i_15_n_0 ;
  wire \cdf_wr_data[2]_i_17_n_0 ;
  wire \cdf_wr_data[2]_i_18_n_0 ;
  wire \cdf_wr_data[2]_i_19_n_0 ;
  wire \cdf_wr_data[2]_i_20_n_0 ;
  wire \cdf_wr_data[2]_i_21_n_0 ;
  wire \cdf_wr_data[2]_i_22_n_0 ;
  wire \cdf_wr_data[2]_i_23_n_0 ;
  wire \cdf_wr_data[2]_i_4_n_0 ;
  wire \cdf_wr_data[2]_i_5_n_0 ;
  wire \cdf_wr_data[2]_i_7_n_0 ;
  wire \cdf_wr_data[2]_i_8_n_0 ;
  wire \cdf_wr_data[2]_i_9_n_0 ;
  wire \cdf_wr_data[3]_i_10_n_0 ;
  wire \cdf_wr_data[3]_i_12_n_0 ;
  wire \cdf_wr_data[3]_i_13_n_0 ;
  wire \cdf_wr_data[3]_i_14_n_0 ;
  wire \cdf_wr_data[3]_i_15_n_0 ;
  wire \cdf_wr_data[3]_i_17_n_0 ;
  wire \cdf_wr_data[3]_i_18_n_0 ;
  wire \cdf_wr_data[3]_i_19_n_0 ;
  wire \cdf_wr_data[3]_i_20_n_0 ;
  wire \cdf_wr_data[3]_i_21_n_0 ;
  wire \cdf_wr_data[3]_i_22_n_0 ;
  wire \cdf_wr_data[3]_i_23_n_0 ;
  wire \cdf_wr_data[3]_i_4_n_0 ;
  wire \cdf_wr_data[3]_i_5_n_0 ;
  wire \cdf_wr_data[3]_i_7_n_0 ;
  wire \cdf_wr_data[3]_i_8_n_0 ;
  wire \cdf_wr_data[3]_i_9_n_0 ;
  wire \cdf_wr_data[4]_i_10_n_0 ;
  wire \cdf_wr_data[4]_i_12_n_0 ;
  wire \cdf_wr_data[4]_i_13_n_0 ;
  wire \cdf_wr_data[4]_i_14_n_0 ;
  wire \cdf_wr_data[4]_i_15_n_0 ;
  wire \cdf_wr_data[4]_i_17_n_0 ;
  wire \cdf_wr_data[4]_i_18_n_0 ;
  wire \cdf_wr_data[4]_i_19_n_0 ;
  wire \cdf_wr_data[4]_i_20_n_0 ;
  wire \cdf_wr_data[4]_i_21_n_0 ;
  wire \cdf_wr_data[4]_i_22_n_0 ;
  wire \cdf_wr_data[4]_i_23_n_0 ;
  wire \cdf_wr_data[4]_i_4_n_0 ;
  wire \cdf_wr_data[4]_i_5_n_0 ;
  wire \cdf_wr_data[4]_i_7_n_0 ;
  wire \cdf_wr_data[4]_i_8_n_0 ;
  wire \cdf_wr_data[4]_i_9_n_0 ;
  wire \cdf_wr_data[5]_i_10_n_0 ;
  wire \cdf_wr_data[5]_i_12_n_0 ;
  wire \cdf_wr_data[5]_i_13_n_0 ;
  wire \cdf_wr_data[5]_i_14_n_0 ;
  wire \cdf_wr_data[5]_i_15_n_0 ;
  wire \cdf_wr_data[5]_i_17_n_0 ;
  wire \cdf_wr_data[5]_i_18_n_0 ;
  wire \cdf_wr_data[5]_i_19_n_0 ;
  wire \cdf_wr_data[5]_i_20_n_0 ;
  wire \cdf_wr_data[5]_i_21_n_0 ;
  wire \cdf_wr_data[5]_i_22_n_0 ;
  wire \cdf_wr_data[5]_i_23_n_0 ;
  wire \cdf_wr_data[5]_i_4_n_0 ;
  wire \cdf_wr_data[5]_i_5_n_0 ;
  wire \cdf_wr_data[5]_i_7_n_0 ;
  wire \cdf_wr_data[5]_i_8_n_0 ;
  wire \cdf_wr_data[5]_i_9_n_0 ;
  wire \cdf_wr_data[6]_i_10_n_0 ;
  wire \cdf_wr_data[6]_i_12_n_0 ;
  wire \cdf_wr_data[6]_i_13_n_0 ;
  wire \cdf_wr_data[6]_i_14_n_0 ;
  wire \cdf_wr_data[6]_i_15_n_0 ;
  wire \cdf_wr_data[6]_i_17_n_0 ;
  wire \cdf_wr_data[6]_i_18_n_0 ;
  wire \cdf_wr_data[6]_i_19_n_0 ;
  wire \cdf_wr_data[6]_i_20_n_0 ;
  wire \cdf_wr_data[6]_i_21_n_0 ;
  wire \cdf_wr_data[6]_i_22_n_0 ;
  wire \cdf_wr_data[6]_i_23_n_0 ;
  wire \cdf_wr_data[6]_i_4_n_0 ;
  wire \cdf_wr_data[6]_i_5_n_0 ;
  wire \cdf_wr_data[6]_i_7_n_0 ;
  wire \cdf_wr_data[6]_i_8_n_0 ;
  wire \cdf_wr_data[6]_i_9_n_0 ;
  wire \cdf_wr_data[7]_i_101_n_0 ;
  wire \cdf_wr_data[7]_i_102_n_0 ;
  wire \cdf_wr_data[7]_i_105_n_0 ;
  wire \cdf_wr_data[7]_i_106_n_0 ;
  wire \cdf_wr_data[7]_i_108_n_0 ;
  wire \cdf_wr_data[7]_i_109_n_0 ;
  wire \cdf_wr_data[7]_i_112_n_0 ;
  wire \cdf_wr_data[7]_i_113_n_0 ;
  wire \cdf_wr_data[7]_i_114_n_0 ;
  wire \cdf_wr_data[7]_i_115_n_0 ;
  wire \cdf_wr_data[7]_i_118_n_0 ;
  wire \cdf_wr_data[7]_i_119_n_0 ;
  wire \cdf_wr_data[7]_i_11_n_0 ;
  wire \cdf_wr_data[7]_i_120_n_0 ;
  wire \cdf_wr_data[7]_i_121_n_0 ;
  wire \cdf_wr_data[7]_i_123_n_0 ;
  wire \cdf_wr_data[7]_i_124_n_0 ;
  wire \cdf_wr_data[7]_i_125_n_0 ;
  wire \cdf_wr_data[7]_i_126_n_0 ;
  wire \cdf_wr_data[7]_i_129_n_0 ;
  wire \cdf_wr_data[7]_i_12_n_0 ;
  wire \cdf_wr_data[7]_i_130_n_0 ;
  wire \cdf_wr_data[7]_i_132_n_0 ;
  wire \cdf_wr_data[7]_i_133_n_0 ;
  wire \cdf_wr_data[7]_i_135_n_0 ;
  wire \cdf_wr_data[7]_i_136_n_0 ;
  wire \cdf_wr_data[7]_i_137_n_0 ;
  wire \cdf_wr_data[7]_i_138_n_0 ;
  wire \cdf_wr_data[7]_i_13_n_0 ;
  wire \cdf_wr_data[7]_i_140_n_0 ;
  wire \cdf_wr_data[7]_i_141_n_0 ;
  wire \cdf_wr_data[7]_i_142_n_0 ;
  wire \cdf_wr_data[7]_i_143_n_0 ;
  wire \cdf_wr_data[7]_i_146_n_0 ;
  wire \cdf_wr_data[7]_i_147_n_0 ;
  wire \cdf_wr_data[7]_i_148_n_0 ;
  wire \cdf_wr_data[7]_i_149_n_0 ;
  wire \cdf_wr_data[7]_i_14_n_0 ;
  wire \cdf_wr_data[7]_i_151_n_0 ;
  wire \cdf_wr_data[7]_i_152_n_0 ;
  wire \cdf_wr_data[7]_i_153_n_0 ;
  wire \cdf_wr_data[7]_i_154_n_0 ;
  wire \cdf_wr_data[7]_i_156_n_0 ;
  wire \cdf_wr_data[7]_i_157_n_0 ;
  wire \cdf_wr_data[7]_i_158_n_0 ;
  wire \cdf_wr_data[7]_i_159_n_0 ;
  wire \cdf_wr_data[7]_i_15_n_0 ;
  wire \cdf_wr_data[7]_i_161_n_0 ;
  wire \cdf_wr_data[7]_i_162_n_0 ;
  wire \cdf_wr_data[7]_i_163_n_0 ;
  wire \cdf_wr_data[7]_i_164_n_0 ;
  wire \cdf_wr_data[7]_i_166_n_0 ;
  wire \cdf_wr_data[7]_i_167_n_0 ;
  wire \cdf_wr_data[7]_i_168_n_0 ;
  wire \cdf_wr_data[7]_i_169_n_0 ;
  wire \cdf_wr_data[7]_i_16_n_0 ;
  wire \cdf_wr_data[7]_i_171_n_0 ;
  wire \cdf_wr_data[7]_i_172_n_0 ;
  wire \cdf_wr_data[7]_i_173_n_0 ;
  wire \cdf_wr_data[7]_i_174_n_0 ;
  wire \cdf_wr_data[7]_i_177_n_0 ;
  wire \cdf_wr_data[7]_i_178_n_0 ;
  wire \cdf_wr_data[7]_i_179_n_0 ;
  wire \cdf_wr_data[7]_i_17_n_0 ;
  wire \cdf_wr_data[7]_i_180_n_0 ;
  wire \cdf_wr_data[7]_i_182_n_0 ;
  wire \cdf_wr_data[7]_i_183_n_0 ;
  wire \cdf_wr_data[7]_i_184_n_0 ;
  wire \cdf_wr_data[7]_i_185_n_0 ;
  wire \cdf_wr_data[7]_i_187_n_0 ;
  wire \cdf_wr_data[7]_i_188_n_0 ;
  wire \cdf_wr_data[7]_i_189_n_0 ;
  wire \cdf_wr_data[7]_i_18_n_0 ;
  wire \cdf_wr_data[7]_i_190_n_0 ;
  wire \cdf_wr_data[7]_i_192_n_0 ;
  wire \cdf_wr_data[7]_i_193_n_0 ;
  wire \cdf_wr_data[7]_i_194_n_0 ;
  wire \cdf_wr_data[7]_i_195_n_0 ;
  wire \cdf_wr_data[7]_i_197_n_0 ;
  wire \cdf_wr_data[7]_i_198_n_0 ;
  wire \cdf_wr_data[7]_i_199_n_0 ;
  wire \cdf_wr_data[7]_i_19_n_0 ;
  wire \cdf_wr_data[7]_i_1_n_0 ;
  wire \cdf_wr_data[7]_i_200_n_0 ;
  wire \cdf_wr_data[7]_i_202_n_0 ;
  wire \cdf_wr_data[7]_i_203_n_0 ;
  wire \cdf_wr_data[7]_i_204_n_0 ;
  wire \cdf_wr_data[7]_i_205_n_0 ;
  wire \cdf_wr_data[7]_i_207_n_0 ;
  wire \cdf_wr_data[7]_i_208_n_0 ;
  wire \cdf_wr_data[7]_i_209_n_0 ;
  wire \cdf_wr_data[7]_i_210_n_0 ;
  wire \cdf_wr_data[7]_i_211_n_0 ;
  wire \cdf_wr_data[7]_i_212_n_0 ;
  wire \cdf_wr_data[7]_i_213_n_0 ;
  wire \cdf_wr_data[7]_i_214_n_0 ;
  wire \cdf_wr_data[7]_i_215_n_0 ;
  wire \cdf_wr_data[7]_i_216_n_0 ;
  wire \cdf_wr_data[7]_i_217_n_0 ;
  wire \cdf_wr_data[7]_i_218_n_0 ;
  wire \cdf_wr_data[7]_i_221_n_0 ;
  wire \cdf_wr_data[7]_i_222_n_0 ;
  wire \cdf_wr_data[7]_i_223_n_0 ;
  wire \cdf_wr_data[7]_i_224_n_0 ;
  wire \cdf_wr_data[7]_i_226_n_0 ;
  wire \cdf_wr_data[7]_i_227_n_0 ;
  wire \cdf_wr_data[7]_i_228_n_0 ;
  wire \cdf_wr_data[7]_i_229_n_0 ;
  wire \cdf_wr_data[7]_i_22_n_0 ;
  wire \cdf_wr_data[7]_i_231_n_0 ;
  wire \cdf_wr_data[7]_i_232_n_0 ;
  wire \cdf_wr_data[7]_i_233_n_0 ;
  wire \cdf_wr_data[7]_i_234_n_0 ;
  wire \cdf_wr_data[7]_i_236_n_0 ;
  wire \cdf_wr_data[7]_i_237_n_0 ;
  wire \cdf_wr_data[7]_i_238_n_0 ;
  wire \cdf_wr_data[7]_i_239_n_0 ;
  wire \cdf_wr_data[7]_i_23_n_0 ;
  wire \cdf_wr_data[7]_i_241_n_0 ;
  wire \cdf_wr_data[7]_i_242_n_0 ;
  wire \cdf_wr_data[7]_i_243_n_0 ;
  wire \cdf_wr_data[7]_i_244_n_0 ;
  wire \cdf_wr_data[7]_i_246_n_0 ;
  wire \cdf_wr_data[7]_i_247_n_0 ;
  wire \cdf_wr_data[7]_i_248_n_0 ;
  wire \cdf_wr_data[7]_i_249_n_0 ;
  wire \cdf_wr_data[7]_i_24_n_0 ;
  wire \cdf_wr_data[7]_i_251_n_0 ;
  wire \cdf_wr_data[7]_i_252_n_0 ;
  wire \cdf_wr_data[7]_i_253_n_0 ;
  wire \cdf_wr_data[7]_i_254_n_0 ;
  wire \cdf_wr_data[7]_i_255_n_0 ;
  wire \cdf_wr_data[7]_i_256_n_0 ;
  wire \cdf_wr_data[7]_i_257_n_0 ;
  wire \cdf_wr_data[7]_i_258_n_0 ;
  wire \cdf_wr_data[7]_i_25_n_0 ;
  wire \cdf_wr_data[7]_i_261_n_0 ;
  wire \cdf_wr_data[7]_i_262_n_0 ;
  wire \cdf_wr_data[7]_i_263_n_0 ;
  wire \cdf_wr_data[7]_i_264_n_0 ;
  wire \cdf_wr_data[7]_i_266_n_0 ;
  wire \cdf_wr_data[7]_i_267_n_0 ;
  wire \cdf_wr_data[7]_i_268_n_0 ;
  wire \cdf_wr_data[7]_i_269_n_0 ;
  wire \cdf_wr_data[7]_i_271_n_0 ;
  wire \cdf_wr_data[7]_i_272_n_0 ;
  wire \cdf_wr_data[7]_i_273_n_0 ;
  wire \cdf_wr_data[7]_i_274_n_0 ;
  wire \cdf_wr_data[7]_i_275_n_0 ;
  wire \cdf_wr_data[7]_i_276_n_0 ;
  wire \cdf_wr_data[7]_i_277_n_0 ;
  wire \cdf_wr_data[7]_i_278_n_0 ;
  wire \cdf_wr_data[7]_i_279_n_0 ;
  wire \cdf_wr_data[7]_i_280_n_0 ;
  wire \cdf_wr_data[7]_i_281_n_0 ;
  wire \cdf_wr_data[7]_i_282_n_0 ;
  wire \cdf_wr_data[7]_i_283_n_0 ;
  wire \cdf_wr_data[7]_i_284_n_0 ;
  wire \cdf_wr_data[7]_i_285_n_0 ;
  wire \cdf_wr_data[7]_i_286_n_0 ;
  wire \cdf_wr_data[7]_i_287_n_0 ;
  wire \cdf_wr_data[7]_i_288_n_0 ;
  wire \cdf_wr_data[7]_i_289_n_0 ;
  wire \cdf_wr_data[7]_i_28_n_0 ;
  wire \cdf_wr_data[7]_i_290_n_0 ;
  wire \cdf_wr_data[7]_i_291_n_0 ;
  wire \cdf_wr_data[7]_i_292_n_0 ;
  wire \cdf_wr_data[7]_i_293_n_0 ;
  wire \cdf_wr_data[7]_i_294_n_0 ;
  wire \cdf_wr_data[7]_i_296_n_0 ;
  wire \cdf_wr_data[7]_i_297_n_0 ;
  wire \cdf_wr_data[7]_i_298_n_0 ;
  wire \cdf_wr_data[7]_i_299_n_0 ;
  wire \cdf_wr_data[7]_i_29_n_0 ;
  wire \cdf_wr_data[7]_i_301_n_0 ;
  wire \cdf_wr_data[7]_i_302_n_0 ;
  wire \cdf_wr_data[7]_i_303_n_0 ;
  wire \cdf_wr_data[7]_i_304_n_0 ;
  wire \cdf_wr_data[7]_i_305_n_0 ;
  wire \cdf_wr_data[7]_i_306_n_0 ;
  wire \cdf_wr_data[7]_i_307_n_0 ;
  wire \cdf_wr_data[7]_i_310_n_0 ;
  wire \cdf_wr_data[7]_i_311_n_0 ;
  wire \cdf_wr_data[7]_i_312_n_0 ;
  wire \cdf_wr_data[7]_i_313_n_0 ;
  wire \cdf_wr_data[7]_i_315_n_0 ;
  wire \cdf_wr_data[7]_i_316_n_0 ;
  wire \cdf_wr_data[7]_i_317_n_0 ;
  wire \cdf_wr_data[7]_i_318_n_0 ;
  wire \cdf_wr_data[7]_i_31_n_0 ;
  wire \cdf_wr_data[7]_i_320_n_0 ;
  wire \cdf_wr_data[7]_i_321_n_0 ;
  wire \cdf_wr_data[7]_i_322_n_0 ;
  wire \cdf_wr_data[7]_i_323_n_0 ;
  wire \cdf_wr_data[7]_i_325_n_0 ;
  wire \cdf_wr_data[7]_i_326_n_0 ;
  wire \cdf_wr_data[7]_i_327_n_0 ;
  wire \cdf_wr_data[7]_i_328_n_0 ;
  wire \cdf_wr_data[7]_i_32_n_0 ;
  wire \cdf_wr_data[7]_i_330_n_0 ;
  wire \cdf_wr_data[7]_i_331_n_0 ;
  wire \cdf_wr_data[7]_i_332_n_0 ;
  wire \cdf_wr_data[7]_i_333_n_0 ;
  wire \cdf_wr_data[7]_i_335_n_0 ;
  wire \cdf_wr_data[7]_i_336_n_0 ;
  wire \cdf_wr_data[7]_i_337_n_0 ;
  wire \cdf_wr_data[7]_i_338_n_0 ;
  wire \cdf_wr_data[7]_i_33_n_0 ;
  wire \cdf_wr_data[7]_i_340_n_0 ;
  wire \cdf_wr_data[7]_i_341_n_0 ;
  wire \cdf_wr_data[7]_i_342_n_0 ;
  wire \cdf_wr_data[7]_i_343_n_0 ;
  wire \cdf_wr_data[7]_i_344_n_0 ;
  wire \cdf_wr_data[7]_i_345_n_0 ;
  wire \cdf_wr_data[7]_i_346_n_0 ;
  wire \cdf_wr_data[7]_i_347_n_0 ;
  wire \cdf_wr_data[7]_i_348_n_0 ;
  wire \cdf_wr_data[7]_i_349_n_0 ;
  wire \cdf_wr_data[7]_i_34_n_0 ;
  wire \cdf_wr_data[7]_i_350_n_0 ;
  wire \cdf_wr_data[7]_i_351_n_0 ;
  wire \cdf_wr_data[7]_i_354_n_0 ;
  wire \cdf_wr_data[7]_i_355_n_0 ;
  wire \cdf_wr_data[7]_i_356_n_0 ;
  wire \cdf_wr_data[7]_i_357_n_0 ;
  wire \cdf_wr_data[7]_i_359_n_0 ;
  wire \cdf_wr_data[7]_i_360_n_0 ;
  wire \cdf_wr_data[7]_i_361_n_0 ;
  wire \cdf_wr_data[7]_i_362_n_0 ;
  wire \cdf_wr_data[7]_i_364_n_0 ;
  wire \cdf_wr_data[7]_i_365_n_0 ;
  wire \cdf_wr_data[7]_i_366_n_0 ;
  wire \cdf_wr_data[7]_i_367_n_0 ;
  wire \cdf_wr_data[7]_i_369_n_0 ;
  wire \cdf_wr_data[7]_i_370_n_0 ;
  wire \cdf_wr_data[7]_i_371_n_0 ;
  wire \cdf_wr_data[7]_i_372_n_0 ;
  wire \cdf_wr_data[7]_i_374_n_0 ;
  wire \cdf_wr_data[7]_i_375_n_0 ;
  wire \cdf_wr_data[7]_i_376_n_0 ;
  wire \cdf_wr_data[7]_i_377_n_0 ;
  wire \cdf_wr_data[7]_i_379_n_0 ;
  wire \cdf_wr_data[7]_i_380_n_0 ;
  wire \cdf_wr_data[7]_i_381_n_0 ;
  wire \cdf_wr_data[7]_i_382_n_0 ;
  wire \cdf_wr_data[7]_i_384_n_0 ;
  wire \cdf_wr_data[7]_i_385_n_0 ;
  wire \cdf_wr_data[7]_i_386_n_0 ;
  wire \cdf_wr_data[7]_i_387_n_0 ;
  wire \cdf_wr_data[7]_i_388_n_0 ;
  wire \cdf_wr_data[7]_i_389_n_0 ;
  wire \cdf_wr_data[7]_i_390_n_0 ;
  wire \cdf_wr_data[7]_i_391_n_0 ;
  wire \cdf_wr_data[7]_i_394_n_0 ;
  wire \cdf_wr_data[7]_i_395_n_0 ;
  wire \cdf_wr_data[7]_i_396_n_0 ;
  wire \cdf_wr_data[7]_i_397_n_0 ;
  wire \cdf_wr_data[7]_i_399_n_0 ;
  wire \cdf_wr_data[7]_i_3_n_0 ;
  wire \cdf_wr_data[7]_i_400_n_0 ;
  wire \cdf_wr_data[7]_i_401_n_0 ;
  wire \cdf_wr_data[7]_i_402_n_0 ;
  wire \cdf_wr_data[7]_i_403_n_0 ;
  wire \cdf_wr_data[7]_i_404_n_0 ;
  wire \cdf_wr_data[7]_i_405_n_0 ;
  wire \cdf_wr_data[7]_i_406_n_0 ;
  wire \cdf_wr_data[7]_i_407_n_0 ;
  wire \cdf_wr_data[7]_i_408_n_0 ;
  wire \cdf_wr_data[7]_i_409_n_0 ;
  wire \cdf_wr_data[7]_i_410_n_0 ;
  wire \cdf_wr_data[7]_i_412_n_0 ;
  wire \cdf_wr_data[7]_i_413_n_0 ;
  wire \cdf_wr_data[7]_i_414_n_0 ;
  wire \cdf_wr_data[7]_i_415_n_0 ;
  wire \cdf_wr_data[7]_i_416_n_0 ;
  wire \cdf_wr_data[7]_i_417_n_0 ;
  wire \cdf_wr_data[7]_i_418_n_0 ;
  wire \cdf_wr_data[7]_i_421_n_0 ;
  wire \cdf_wr_data[7]_i_422_n_0 ;
  wire \cdf_wr_data[7]_i_423_n_0 ;
  wire \cdf_wr_data[7]_i_424_n_0 ;
  wire \cdf_wr_data[7]_i_426_n_0 ;
  wire \cdf_wr_data[7]_i_427_n_0 ;
  wire \cdf_wr_data[7]_i_428_n_0 ;
  wire \cdf_wr_data[7]_i_429_n_0 ;
  wire \cdf_wr_data[7]_i_431_n_0 ;
  wire \cdf_wr_data[7]_i_432_n_0 ;
  wire \cdf_wr_data[7]_i_433_n_0 ;
  wire \cdf_wr_data[7]_i_434_n_0 ;
  wire \cdf_wr_data[7]_i_436_n_0 ;
  wire \cdf_wr_data[7]_i_437_n_0 ;
  wire \cdf_wr_data[7]_i_438_n_0 ;
  wire \cdf_wr_data[7]_i_439_n_0 ;
  wire \cdf_wr_data[7]_i_441_n_0 ;
  wire \cdf_wr_data[7]_i_442_n_0 ;
  wire \cdf_wr_data[7]_i_443_n_0 ;
  wire \cdf_wr_data[7]_i_444_n_0 ;
  wire \cdf_wr_data[7]_i_446_n_0 ;
  wire \cdf_wr_data[7]_i_447_n_0 ;
  wire \cdf_wr_data[7]_i_448_n_0 ;
  wire \cdf_wr_data[7]_i_449_n_0 ;
  wire \cdf_wr_data[7]_i_451_n_0 ;
  wire \cdf_wr_data[7]_i_452_n_0 ;
  wire \cdf_wr_data[7]_i_453_n_0 ;
  wire \cdf_wr_data[7]_i_454_n_0 ;
  wire \cdf_wr_data[7]_i_455_n_0 ;
  wire \cdf_wr_data[7]_i_456_n_0 ;
  wire \cdf_wr_data[7]_i_457_n_0 ;
  wire \cdf_wr_data[7]_i_458_n_0 ;
  wire \cdf_wr_data[7]_i_459_n_0 ;
  wire \cdf_wr_data[7]_i_460_n_0 ;
  wire \cdf_wr_data[7]_i_461_n_0 ;
  wire \cdf_wr_data[7]_i_462_n_0 ;
  wire \cdf_wr_data[7]_i_465_n_0 ;
  wire \cdf_wr_data[7]_i_466_n_0 ;
  wire \cdf_wr_data[7]_i_467_n_0 ;
  wire \cdf_wr_data[7]_i_468_n_0 ;
  wire \cdf_wr_data[7]_i_470_n_0 ;
  wire \cdf_wr_data[7]_i_471_n_0 ;
  wire \cdf_wr_data[7]_i_472_n_0 ;
  wire \cdf_wr_data[7]_i_473_n_0 ;
  wire \cdf_wr_data[7]_i_475_n_0 ;
  wire \cdf_wr_data[7]_i_476_n_0 ;
  wire \cdf_wr_data[7]_i_477_n_0 ;
  wire \cdf_wr_data[7]_i_478_n_0 ;
  wire \cdf_wr_data[7]_i_480_n_0 ;
  wire \cdf_wr_data[7]_i_481_n_0 ;
  wire \cdf_wr_data[7]_i_482_n_0 ;
  wire \cdf_wr_data[7]_i_483_n_0 ;
  wire \cdf_wr_data[7]_i_485_n_0 ;
  wire \cdf_wr_data[7]_i_486_n_0 ;
  wire \cdf_wr_data[7]_i_487_n_0 ;
  wire \cdf_wr_data[7]_i_488_n_0 ;
  wire \cdf_wr_data[7]_i_490_n_0 ;
  wire \cdf_wr_data[7]_i_491_n_0 ;
  wire \cdf_wr_data[7]_i_492_n_0 ;
  wire \cdf_wr_data[7]_i_493_n_0 ;
  wire \cdf_wr_data[7]_i_495_n_0 ;
  wire \cdf_wr_data[7]_i_496_n_0 ;
  wire \cdf_wr_data[7]_i_497_n_0 ;
  wire \cdf_wr_data[7]_i_498_n_0 ;
  wire \cdf_wr_data[7]_i_499_n_0 ;
  wire \cdf_wr_data[7]_i_500_n_0 ;
  wire \cdf_wr_data[7]_i_501_n_0 ;
  wire \cdf_wr_data[7]_i_502_n_0 ;
  wire \cdf_wr_data[7]_i_504_n_0 ;
  wire \cdf_wr_data[7]_i_505_n_0 ;
  wire \cdf_wr_data[7]_i_506_n_0 ;
  wire \cdf_wr_data[7]_i_507_n_0 ;
  wire \cdf_wr_data[7]_i_509_n_0 ;
  wire \cdf_wr_data[7]_i_510_n_0 ;
  wire \cdf_wr_data[7]_i_511_n_0 ;
  wire \cdf_wr_data[7]_i_512_n_0 ;
  wire \cdf_wr_data[7]_i_513_n_0 ;
  wire \cdf_wr_data[7]_i_514_n_0 ;
  wire \cdf_wr_data[7]_i_515_n_0 ;
  wire \cdf_wr_data[7]_i_516_n_0 ;
  wire \cdf_wr_data[7]_i_517_n_0 ;
  wire \cdf_wr_data[7]_i_518_n_0 ;
  wire \cdf_wr_data[7]_i_519_n_0 ;
  wire \cdf_wr_data[7]_i_520_n_0 ;
  wire \cdf_wr_data[7]_i_521_n_0 ;
  wire \cdf_wr_data[7]_i_522_n_0 ;
  wire \cdf_wr_data[7]_i_523_n_0 ;
  wire \cdf_wr_data[7]_i_524_n_0 ;
  wire \cdf_wr_data[7]_i_525_n_0 ;
  wire \cdf_wr_data[7]_i_526_n_0 ;
  wire \cdf_wr_data[7]_i_527_n_0 ;
  wire \cdf_wr_data[7]_i_528_n_0 ;
  wire \cdf_wr_data[7]_i_529_n_0 ;
  wire \cdf_wr_data[7]_i_530_n_0 ;
  wire \cdf_wr_data[7]_i_531_n_0 ;
  wire \cdf_wr_data[7]_i_532_n_0 ;
  wire \cdf_wr_data[7]_i_533_n_0 ;
  wire \cdf_wr_data[7]_i_534_n_0 ;
  wire \cdf_wr_data[7]_i_535_n_0 ;
  wire \cdf_wr_data[7]_i_536_n_0 ;
  wire \cdf_wr_data[7]_i_537_n_0 ;
  wire \cdf_wr_data[7]_i_538_n_0 ;
  wire \cdf_wr_data[7]_i_539_n_0 ;
  wire \cdf_wr_data[7]_i_540_n_0 ;
  wire \cdf_wr_data[7]_i_541_n_0 ;
  wire \cdf_wr_data[7]_i_542_n_0 ;
  wire \cdf_wr_data[7]_i_543_n_0 ;
  wire \cdf_wr_data[7]_i_544_n_0 ;
  wire \cdf_wr_data[7]_i_545_n_0 ;
  wire \cdf_wr_data[7]_i_546_n_0 ;
  wire \cdf_wr_data[7]_i_547_n_0 ;
  wire \cdf_wr_data[7]_i_548_n_0 ;
  wire \cdf_wr_data[7]_i_549_n_0 ;
  wire \cdf_wr_data[7]_i_550_n_0 ;
  wire \cdf_wr_data[7]_i_551_n_0 ;
  wire \cdf_wr_data[7]_i_552_n_0 ;
  wire \cdf_wr_data[7]_i_553_n_0 ;
  wire \cdf_wr_data[7]_i_554_n_0 ;
  wire \cdf_wr_data[7]_i_555_n_0 ;
  wire \cdf_wr_data[7]_i_556_n_0 ;
  wire \cdf_wr_data[7]_i_557_n_0 ;
  wire \cdf_wr_data[7]_i_558_n_0 ;
  wire \cdf_wr_data[7]_i_559_n_0 ;
  wire \cdf_wr_data[7]_i_560_n_0 ;
  wire \cdf_wr_data[7]_i_561_n_0 ;
  wire \cdf_wr_data[7]_i_562_n_0 ;
  wire \cdf_wr_data[7]_i_563_n_0 ;
  wire \cdf_wr_data[7]_i_564_n_0 ;
  wire \cdf_wr_data[7]_i_565_n_0 ;
  wire \cdf_wr_data[7]_i_566_n_0 ;
  wire \cdf_wr_data[7]_i_567_n_0 ;
  wire \cdf_wr_data[7]_i_568_n_0 ;
  wire \cdf_wr_data[7]_i_569_n_0 ;
  wire \cdf_wr_data[7]_i_570_n_0 ;
  wire \cdf_wr_data[7]_i_571_n_0 ;
  wire \cdf_wr_data[7]_i_572_n_0 ;
  wire \cdf_wr_data[7]_i_573_n_0 ;
  wire \cdf_wr_data[7]_i_574_n_0 ;
  wire \cdf_wr_data[7]_i_575_n_0 ;
  wire \cdf_wr_data[7]_i_576_n_0 ;
  wire \cdf_wr_data[7]_i_577_n_0 ;
  wire \cdf_wr_data[7]_i_578_n_0 ;
  wire \cdf_wr_data[7]_i_579_n_0 ;
  wire \cdf_wr_data[7]_i_580_n_0 ;
  wire \cdf_wr_data[7]_i_581_n_0 ;
  wire \cdf_wr_data[7]_i_582_n_0 ;
  wire \cdf_wr_data[7]_i_583_n_0 ;
  wire \cdf_wr_data[7]_i_584_n_0 ;
  wire \cdf_wr_data[7]_i_585_n_0 ;
  wire \cdf_wr_data[7]_i_59_n_0 ;
  wire \cdf_wr_data[7]_i_5_n_0 ;
  wire \cdf_wr_data[7]_i_60_n_0 ;
  wire \cdf_wr_data[7]_i_61_n_0 ;
  wire \cdf_wr_data[7]_i_62_n_0 ;
  wire \cdf_wr_data[7]_i_64_n_0 ;
  wire \cdf_wr_data[7]_i_65_n_0 ;
  wire \cdf_wr_data[7]_i_66_n_0 ;
  wire \cdf_wr_data[7]_i_67_n_0 ;
  wire \cdf_wr_data[7]_i_69_n_0 ;
  wire \cdf_wr_data[7]_i_6_n_0 ;
  wire \cdf_wr_data[7]_i_70_n_0 ;
  wire \cdf_wr_data[7]_i_72_n_0 ;
  wire \cdf_wr_data[7]_i_73_n_0 ;
  wire \cdf_wr_data[7]_i_74_n_0 ;
  wire \cdf_wr_data[7]_i_75_n_0 ;
  wire \cdf_wr_data[7]_i_77_n_0 ;
  wire \cdf_wr_data[7]_i_78_n_0 ;
  wire \cdf_wr_data[7]_i_79_n_0 ;
  wire \cdf_wr_data[7]_i_7_n_0 ;
  wire \cdf_wr_data[7]_i_80_n_0 ;
  wire \cdf_wr_data[7]_i_83_n_0 ;
  wire \cdf_wr_data[7]_i_84_n_0 ;
  wire \cdf_wr_data[7]_i_86_n_0 ;
  wire \cdf_wr_data[7]_i_87_n_0 ;
  wire \cdf_wr_data[7]_i_90_n_0 ;
  wire \cdf_wr_data[7]_i_91_n_0 ;
  wire \cdf_wr_data[7]_i_92_n_0 ;
  wire \cdf_wr_data[7]_i_93_n_0 ;
  wire \cdf_wr_data[7]_i_96_n_0 ;
  wire \cdf_wr_data[7]_i_97_n_0 ;
  wire \cdf_wr_data[7]_i_98_n_0 ;
  wire \cdf_wr_data[7]_i_99_n_0 ;
  wire \cdf_wr_data_reg[0]_i_10_n_0 ;
  wire \cdf_wr_data_reg[0]_i_15_n_0 ;
  wire \cdf_wr_data_reg[0]_i_3_n_0 ;
  wire \cdf_wr_data_reg[0]_i_5_n_0 ;
  wire \cdf_wr_data_reg[1]_i_11_n_0 ;
  wire \cdf_wr_data_reg[1]_i_11_n_4 ;
  wire \cdf_wr_data_reg[1]_i_11_n_5 ;
  wire \cdf_wr_data_reg[1]_i_11_n_6 ;
  wire \cdf_wr_data_reg[1]_i_11_n_7 ;
  wire \cdf_wr_data_reg[1]_i_16_n_0 ;
  wire \cdf_wr_data_reg[1]_i_16_n_4 ;
  wire \cdf_wr_data_reg[1]_i_16_n_5 ;
  wire \cdf_wr_data_reg[1]_i_16_n_6 ;
  wire \cdf_wr_data_reg[1]_i_2_n_7 ;
  wire \cdf_wr_data_reg[1]_i_3_n_0 ;
  wire \cdf_wr_data_reg[1]_i_3_n_4 ;
  wire \cdf_wr_data_reg[1]_i_3_n_5 ;
  wire \cdf_wr_data_reg[1]_i_3_n_6 ;
  wire \cdf_wr_data_reg[1]_i_3_n_7 ;
  wire \cdf_wr_data_reg[1]_i_6_n_0 ;
  wire \cdf_wr_data_reg[1]_i_6_n_4 ;
  wire \cdf_wr_data_reg[1]_i_6_n_5 ;
  wire \cdf_wr_data_reg[1]_i_6_n_6 ;
  wire \cdf_wr_data_reg[1]_i_6_n_7 ;
  wire \cdf_wr_data_reg[2]_i_11_n_0 ;
  wire \cdf_wr_data_reg[2]_i_11_n_4 ;
  wire \cdf_wr_data_reg[2]_i_11_n_5 ;
  wire \cdf_wr_data_reg[2]_i_11_n_6 ;
  wire \cdf_wr_data_reg[2]_i_11_n_7 ;
  wire \cdf_wr_data_reg[2]_i_16_n_0 ;
  wire \cdf_wr_data_reg[2]_i_16_n_4 ;
  wire \cdf_wr_data_reg[2]_i_16_n_5 ;
  wire \cdf_wr_data_reg[2]_i_16_n_6 ;
  wire \cdf_wr_data_reg[2]_i_2_n_7 ;
  wire \cdf_wr_data_reg[2]_i_3_n_0 ;
  wire \cdf_wr_data_reg[2]_i_3_n_4 ;
  wire \cdf_wr_data_reg[2]_i_3_n_5 ;
  wire \cdf_wr_data_reg[2]_i_3_n_6 ;
  wire \cdf_wr_data_reg[2]_i_3_n_7 ;
  wire \cdf_wr_data_reg[2]_i_6_n_0 ;
  wire \cdf_wr_data_reg[2]_i_6_n_4 ;
  wire \cdf_wr_data_reg[2]_i_6_n_5 ;
  wire \cdf_wr_data_reg[2]_i_6_n_6 ;
  wire \cdf_wr_data_reg[2]_i_6_n_7 ;
  wire \cdf_wr_data_reg[3]_i_11_n_0 ;
  wire \cdf_wr_data_reg[3]_i_11_n_4 ;
  wire \cdf_wr_data_reg[3]_i_11_n_5 ;
  wire \cdf_wr_data_reg[3]_i_11_n_6 ;
  wire \cdf_wr_data_reg[3]_i_11_n_7 ;
  wire \cdf_wr_data_reg[3]_i_16_n_0 ;
  wire \cdf_wr_data_reg[3]_i_16_n_4 ;
  wire \cdf_wr_data_reg[3]_i_16_n_5 ;
  wire \cdf_wr_data_reg[3]_i_16_n_6 ;
  wire \cdf_wr_data_reg[3]_i_2_n_7 ;
  wire \cdf_wr_data_reg[3]_i_3_n_0 ;
  wire \cdf_wr_data_reg[3]_i_3_n_4 ;
  wire \cdf_wr_data_reg[3]_i_3_n_5 ;
  wire \cdf_wr_data_reg[3]_i_3_n_6 ;
  wire \cdf_wr_data_reg[3]_i_3_n_7 ;
  wire \cdf_wr_data_reg[3]_i_6_n_0 ;
  wire \cdf_wr_data_reg[3]_i_6_n_4 ;
  wire \cdf_wr_data_reg[3]_i_6_n_5 ;
  wire \cdf_wr_data_reg[3]_i_6_n_6 ;
  wire \cdf_wr_data_reg[3]_i_6_n_7 ;
  wire \cdf_wr_data_reg[4]_i_11_n_0 ;
  wire \cdf_wr_data_reg[4]_i_11_n_4 ;
  wire \cdf_wr_data_reg[4]_i_11_n_5 ;
  wire \cdf_wr_data_reg[4]_i_11_n_6 ;
  wire \cdf_wr_data_reg[4]_i_11_n_7 ;
  wire \cdf_wr_data_reg[4]_i_16_n_0 ;
  wire \cdf_wr_data_reg[4]_i_16_n_4 ;
  wire \cdf_wr_data_reg[4]_i_16_n_5 ;
  wire \cdf_wr_data_reg[4]_i_16_n_6 ;
  wire \cdf_wr_data_reg[4]_i_2_n_7 ;
  wire \cdf_wr_data_reg[4]_i_3_n_0 ;
  wire \cdf_wr_data_reg[4]_i_3_n_4 ;
  wire \cdf_wr_data_reg[4]_i_3_n_5 ;
  wire \cdf_wr_data_reg[4]_i_3_n_6 ;
  wire \cdf_wr_data_reg[4]_i_3_n_7 ;
  wire \cdf_wr_data_reg[4]_i_6_n_0 ;
  wire \cdf_wr_data_reg[4]_i_6_n_4 ;
  wire \cdf_wr_data_reg[4]_i_6_n_5 ;
  wire \cdf_wr_data_reg[4]_i_6_n_6 ;
  wire \cdf_wr_data_reg[4]_i_6_n_7 ;
  wire \cdf_wr_data_reg[5]_i_11_n_0 ;
  wire \cdf_wr_data_reg[5]_i_11_n_4 ;
  wire \cdf_wr_data_reg[5]_i_11_n_5 ;
  wire \cdf_wr_data_reg[5]_i_11_n_6 ;
  wire \cdf_wr_data_reg[5]_i_11_n_7 ;
  wire \cdf_wr_data_reg[5]_i_16_n_0 ;
  wire \cdf_wr_data_reg[5]_i_16_n_4 ;
  wire \cdf_wr_data_reg[5]_i_16_n_5 ;
  wire \cdf_wr_data_reg[5]_i_16_n_6 ;
  wire \cdf_wr_data_reg[5]_i_2_n_7 ;
  wire \cdf_wr_data_reg[5]_i_3_n_0 ;
  wire \cdf_wr_data_reg[5]_i_3_n_4 ;
  wire \cdf_wr_data_reg[5]_i_3_n_5 ;
  wire \cdf_wr_data_reg[5]_i_3_n_6 ;
  wire \cdf_wr_data_reg[5]_i_3_n_7 ;
  wire \cdf_wr_data_reg[5]_i_6_n_0 ;
  wire \cdf_wr_data_reg[5]_i_6_n_4 ;
  wire \cdf_wr_data_reg[5]_i_6_n_5 ;
  wire \cdf_wr_data_reg[5]_i_6_n_6 ;
  wire \cdf_wr_data_reg[5]_i_6_n_7 ;
  wire \cdf_wr_data_reg[6]_i_11_n_0 ;
  wire \cdf_wr_data_reg[6]_i_11_n_4 ;
  wire \cdf_wr_data_reg[6]_i_11_n_5 ;
  wire \cdf_wr_data_reg[6]_i_11_n_6 ;
  wire \cdf_wr_data_reg[6]_i_11_n_7 ;
  wire \cdf_wr_data_reg[6]_i_16_n_0 ;
  wire \cdf_wr_data_reg[6]_i_16_n_4 ;
  wire \cdf_wr_data_reg[6]_i_16_n_5 ;
  wire \cdf_wr_data_reg[6]_i_16_n_6 ;
  wire \cdf_wr_data_reg[6]_i_2_n_7 ;
  wire \cdf_wr_data_reg[6]_i_3_n_0 ;
  wire \cdf_wr_data_reg[6]_i_3_n_4 ;
  wire \cdf_wr_data_reg[6]_i_3_n_5 ;
  wire \cdf_wr_data_reg[6]_i_3_n_6 ;
  wire \cdf_wr_data_reg[6]_i_3_n_7 ;
  wire \cdf_wr_data_reg[6]_i_6_n_0 ;
  wire \cdf_wr_data_reg[6]_i_6_n_4 ;
  wire \cdf_wr_data_reg[6]_i_6_n_5 ;
  wire \cdf_wr_data_reg[6]_i_6_n_6 ;
  wire \cdf_wr_data_reg[6]_i_6_n_7 ;
  wire \cdf_wr_data_reg[7]_i_100_n_0 ;
  wire \cdf_wr_data_reg[7]_i_100_n_4 ;
  wire \cdf_wr_data_reg[7]_i_100_n_5 ;
  wire \cdf_wr_data_reg[7]_i_100_n_6 ;
  wire \cdf_wr_data_reg[7]_i_100_n_7 ;
  wire \cdf_wr_data_reg[7]_i_103_n_0 ;
  wire \cdf_wr_data_reg[7]_i_103_n_4 ;
  wire \cdf_wr_data_reg[7]_i_103_n_5 ;
  wire \cdf_wr_data_reg[7]_i_103_n_6 ;
  wire \cdf_wr_data_reg[7]_i_103_n_7 ;
  wire \cdf_wr_data_reg[7]_i_104_n_0 ;
  wire \cdf_wr_data_reg[7]_i_104_n_4 ;
  wire \cdf_wr_data_reg[7]_i_104_n_5 ;
  wire \cdf_wr_data_reg[7]_i_104_n_6 ;
  wire \cdf_wr_data_reg[7]_i_104_n_7 ;
  wire \cdf_wr_data_reg[7]_i_107_n_0 ;
  wire \cdf_wr_data_reg[7]_i_107_n_4 ;
  wire \cdf_wr_data_reg[7]_i_107_n_5 ;
  wire \cdf_wr_data_reg[7]_i_107_n_6 ;
  wire \cdf_wr_data_reg[7]_i_107_n_7 ;
  wire \cdf_wr_data_reg[7]_i_10_n_0 ;
  wire \cdf_wr_data_reg[7]_i_10_n_4 ;
  wire \cdf_wr_data_reg[7]_i_10_n_5 ;
  wire \cdf_wr_data_reg[7]_i_10_n_6 ;
  wire \cdf_wr_data_reg[7]_i_10_n_7 ;
  wire \cdf_wr_data_reg[7]_i_110_n_0 ;
  wire \cdf_wr_data_reg[7]_i_110_n_4 ;
  wire \cdf_wr_data_reg[7]_i_110_n_5 ;
  wire \cdf_wr_data_reg[7]_i_110_n_6 ;
  wire \cdf_wr_data_reg[7]_i_110_n_7 ;
  wire \cdf_wr_data_reg[7]_i_111_n_0 ;
  wire \cdf_wr_data_reg[7]_i_111_n_4 ;
  wire \cdf_wr_data_reg[7]_i_111_n_5 ;
  wire \cdf_wr_data_reg[7]_i_111_n_6 ;
  wire \cdf_wr_data_reg[7]_i_111_n_7 ;
  wire \cdf_wr_data_reg[7]_i_116_n_0 ;
  wire \cdf_wr_data_reg[7]_i_116_n_4 ;
  wire \cdf_wr_data_reg[7]_i_116_n_5 ;
  wire \cdf_wr_data_reg[7]_i_116_n_6 ;
  wire \cdf_wr_data_reg[7]_i_116_n_7 ;
  wire \cdf_wr_data_reg[7]_i_117_n_0 ;
  wire \cdf_wr_data_reg[7]_i_117_n_4 ;
  wire \cdf_wr_data_reg[7]_i_117_n_5 ;
  wire \cdf_wr_data_reg[7]_i_117_n_6 ;
  wire \cdf_wr_data_reg[7]_i_117_n_7 ;
  wire \cdf_wr_data_reg[7]_i_122_n_0 ;
  wire \cdf_wr_data_reg[7]_i_122_n_4 ;
  wire \cdf_wr_data_reg[7]_i_122_n_5 ;
  wire \cdf_wr_data_reg[7]_i_122_n_6 ;
  wire \cdf_wr_data_reg[7]_i_122_n_7 ;
  wire \cdf_wr_data_reg[7]_i_127_n_0 ;
  wire \cdf_wr_data_reg[7]_i_127_n_4 ;
  wire \cdf_wr_data_reg[7]_i_127_n_5 ;
  wire \cdf_wr_data_reg[7]_i_127_n_6 ;
  wire \cdf_wr_data_reg[7]_i_127_n_7 ;
  wire \cdf_wr_data_reg[7]_i_128_n_0 ;
  wire \cdf_wr_data_reg[7]_i_128_n_4 ;
  wire \cdf_wr_data_reg[7]_i_128_n_5 ;
  wire \cdf_wr_data_reg[7]_i_128_n_6 ;
  wire \cdf_wr_data_reg[7]_i_128_n_7 ;
  wire \cdf_wr_data_reg[7]_i_131_n_0 ;
  wire \cdf_wr_data_reg[7]_i_131_n_4 ;
  wire \cdf_wr_data_reg[7]_i_131_n_5 ;
  wire \cdf_wr_data_reg[7]_i_131_n_6 ;
  wire \cdf_wr_data_reg[7]_i_131_n_7 ;
  wire \cdf_wr_data_reg[7]_i_134_n_0 ;
  wire \cdf_wr_data_reg[7]_i_134_n_4 ;
  wire \cdf_wr_data_reg[7]_i_134_n_5 ;
  wire \cdf_wr_data_reg[7]_i_134_n_6 ;
  wire \cdf_wr_data_reg[7]_i_134_n_7 ;
  wire \cdf_wr_data_reg[7]_i_139_n_0 ;
  wire \cdf_wr_data_reg[7]_i_139_n_4 ;
  wire \cdf_wr_data_reg[7]_i_139_n_5 ;
  wire \cdf_wr_data_reg[7]_i_139_n_6 ;
  wire \cdf_wr_data_reg[7]_i_139_n_7 ;
  wire \cdf_wr_data_reg[7]_i_144_n_0 ;
  wire \cdf_wr_data_reg[7]_i_144_n_4 ;
  wire \cdf_wr_data_reg[7]_i_144_n_5 ;
  wire \cdf_wr_data_reg[7]_i_144_n_6 ;
  wire \cdf_wr_data_reg[7]_i_145_n_0 ;
  wire \cdf_wr_data_reg[7]_i_145_n_4 ;
  wire \cdf_wr_data_reg[7]_i_145_n_5 ;
  wire \cdf_wr_data_reg[7]_i_145_n_6 ;
  wire \cdf_wr_data_reg[7]_i_150_n_0 ;
  wire \cdf_wr_data_reg[7]_i_150_n_4 ;
  wire \cdf_wr_data_reg[7]_i_150_n_5 ;
  wire \cdf_wr_data_reg[7]_i_150_n_6 ;
  wire \cdf_wr_data_reg[7]_i_155_n_0 ;
  wire \cdf_wr_data_reg[7]_i_155_n_4 ;
  wire \cdf_wr_data_reg[7]_i_155_n_5 ;
  wire \cdf_wr_data_reg[7]_i_155_n_6 ;
  wire \cdf_wr_data_reg[7]_i_160_n_0 ;
  wire \cdf_wr_data_reg[7]_i_160_n_4 ;
  wire \cdf_wr_data_reg[7]_i_160_n_5 ;
  wire \cdf_wr_data_reg[7]_i_160_n_6 ;
  wire \cdf_wr_data_reg[7]_i_160_n_7 ;
  wire \cdf_wr_data_reg[7]_i_165_n_0 ;
  wire \cdf_wr_data_reg[7]_i_165_n_4 ;
  wire \cdf_wr_data_reg[7]_i_165_n_5 ;
  wire \cdf_wr_data_reg[7]_i_165_n_6 ;
  wire \cdf_wr_data_reg[7]_i_165_n_7 ;
  wire \cdf_wr_data_reg[7]_i_170_n_0 ;
  wire \cdf_wr_data_reg[7]_i_170_n_4 ;
  wire \cdf_wr_data_reg[7]_i_170_n_5 ;
  wire \cdf_wr_data_reg[7]_i_170_n_6 ;
  wire \cdf_wr_data_reg[7]_i_175_n_0 ;
  wire \cdf_wr_data_reg[7]_i_175_n_4 ;
  wire \cdf_wr_data_reg[7]_i_175_n_5 ;
  wire \cdf_wr_data_reg[7]_i_175_n_6 ;
  wire \cdf_wr_data_reg[7]_i_175_n_7 ;
  wire \cdf_wr_data_reg[7]_i_176_n_0 ;
  wire \cdf_wr_data_reg[7]_i_176_n_4 ;
  wire \cdf_wr_data_reg[7]_i_176_n_5 ;
  wire \cdf_wr_data_reg[7]_i_176_n_6 ;
  wire \cdf_wr_data_reg[7]_i_176_n_7 ;
  wire \cdf_wr_data_reg[7]_i_181_n_0 ;
  wire \cdf_wr_data_reg[7]_i_181_n_4 ;
  wire \cdf_wr_data_reg[7]_i_181_n_5 ;
  wire \cdf_wr_data_reg[7]_i_181_n_6 ;
  wire \cdf_wr_data_reg[7]_i_181_n_7 ;
  wire \cdf_wr_data_reg[7]_i_186_n_0 ;
  wire \cdf_wr_data_reg[7]_i_186_n_4 ;
  wire \cdf_wr_data_reg[7]_i_186_n_5 ;
  wire \cdf_wr_data_reg[7]_i_186_n_6 ;
  wire \cdf_wr_data_reg[7]_i_186_n_7 ;
  wire \cdf_wr_data_reg[7]_i_191_n_0 ;
  wire \cdf_wr_data_reg[7]_i_191_n_4 ;
  wire \cdf_wr_data_reg[7]_i_191_n_5 ;
  wire \cdf_wr_data_reg[7]_i_191_n_6 ;
  wire \cdf_wr_data_reg[7]_i_191_n_7 ;
  wire \cdf_wr_data_reg[7]_i_196_n_0 ;
  wire \cdf_wr_data_reg[7]_i_196_n_4 ;
  wire \cdf_wr_data_reg[7]_i_196_n_5 ;
  wire \cdf_wr_data_reg[7]_i_196_n_6 ;
  wire \cdf_wr_data_reg[7]_i_196_n_7 ;
  wire \cdf_wr_data_reg[7]_i_201_n_0 ;
  wire \cdf_wr_data_reg[7]_i_201_n_4 ;
  wire \cdf_wr_data_reg[7]_i_201_n_5 ;
  wire \cdf_wr_data_reg[7]_i_201_n_6 ;
  wire \cdf_wr_data_reg[7]_i_201_n_7 ;
  wire \cdf_wr_data_reg[7]_i_206_n_0 ;
  wire \cdf_wr_data_reg[7]_i_206_n_4 ;
  wire \cdf_wr_data_reg[7]_i_206_n_5 ;
  wire \cdf_wr_data_reg[7]_i_206_n_6 ;
  wire \cdf_wr_data_reg[7]_i_206_n_7 ;
  wire \cdf_wr_data_reg[7]_i_20_n_0 ;
  wire \cdf_wr_data_reg[7]_i_20_n_4 ;
  wire \cdf_wr_data_reg[7]_i_20_n_5 ;
  wire \cdf_wr_data_reg[7]_i_20_n_6 ;
  wire \cdf_wr_data_reg[7]_i_20_n_7 ;
  wire \cdf_wr_data_reg[7]_i_219_n_0 ;
  wire \cdf_wr_data_reg[7]_i_219_n_4 ;
  wire \cdf_wr_data_reg[7]_i_219_n_5 ;
  wire \cdf_wr_data_reg[7]_i_219_n_6 ;
  wire \cdf_wr_data_reg[7]_i_219_n_7 ;
  wire \cdf_wr_data_reg[7]_i_21_n_0 ;
  wire \cdf_wr_data_reg[7]_i_21_n_4 ;
  wire \cdf_wr_data_reg[7]_i_21_n_5 ;
  wire \cdf_wr_data_reg[7]_i_21_n_6 ;
  wire \cdf_wr_data_reg[7]_i_21_n_7 ;
  wire \cdf_wr_data_reg[7]_i_220_n_0 ;
  wire \cdf_wr_data_reg[7]_i_220_n_4 ;
  wire \cdf_wr_data_reg[7]_i_220_n_5 ;
  wire \cdf_wr_data_reg[7]_i_220_n_6 ;
  wire \cdf_wr_data_reg[7]_i_220_n_7 ;
  wire \cdf_wr_data_reg[7]_i_225_n_0 ;
  wire \cdf_wr_data_reg[7]_i_225_n_4 ;
  wire \cdf_wr_data_reg[7]_i_225_n_5 ;
  wire \cdf_wr_data_reg[7]_i_225_n_6 ;
  wire \cdf_wr_data_reg[7]_i_225_n_7 ;
  wire \cdf_wr_data_reg[7]_i_230_n_0 ;
  wire \cdf_wr_data_reg[7]_i_230_n_4 ;
  wire \cdf_wr_data_reg[7]_i_230_n_5 ;
  wire \cdf_wr_data_reg[7]_i_230_n_6 ;
  wire \cdf_wr_data_reg[7]_i_230_n_7 ;
  wire \cdf_wr_data_reg[7]_i_235_n_0 ;
  wire \cdf_wr_data_reg[7]_i_235_n_4 ;
  wire \cdf_wr_data_reg[7]_i_235_n_5 ;
  wire \cdf_wr_data_reg[7]_i_235_n_6 ;
  wire \cdf_wr_data_reg[7]_i_235_n_7 ;
  wire \cdf_wr_data_reg[7]_i_240_n_0 ;
  wire \cdf_wr_data_reg[7]_i_240_n_4 ;
  wire \cdf_wr_data_reg[7]_i_240_n_5 ;
  wire \cdf_wr_data_reg[7]_i_240_n_6 ;
  wire \cdf_wr_data_reg[7]_i_240_n_7 ;
  wire \cdf_wr_data_reg[7]_i_245_n_0 ;
  wire \cdf_wr_data_reg[7]_i_245_n_4 ;
  wire \cdf_wr_data_reg[7]_i_245_n_5 ;
  wire \cdf_wr_data_reg[7]_i_245_n_6 ;
  wire \cdf_wr_data_reg[7]_i_245_n_7 ;
  wire \cdf_wr_data_reg[7]_i_250_n_0 ;
  wire \cdf_wr_data_reg[7]_i_250_n_4 ;
  wire \cdf_wr_data_reg[7]_i_250_n_5 ;
  wire \cdf_wr_data_reg[7]_i_250_n_6 ;
  wire \cdf_wr_data_reg[7]_i_250_n_7 ;
  wire \cdf_wr_data_reg[7]_i_259_n_0 ;
  wire \cdf_wr_data_reg[7]_i_259_n_4 ;
  wire \cdf_wr_data_reg[7]_i_259_n_5 ;
  wire \cdf_wr_data_reg[7]_i_259_n_6 ;
  wire \cdf_wr_data_reg[7]_i_259_n_7 ;
  wire \cdf_wr_data_reg[7]_i_260_n_0 ;
  wire \cdf_wr_data_reg[7]_i_260_n_4 ;
  wire \cdf_wr_data_reg[7]_i_260_n_5 ;
  wire \cdf_wr_data_reg[7]_i_260_n_6 ;
  wire \cdf_wr_data_reg[7]_i_260_n_7 ;
  wire \cdf_wr_data_reg[7]_i_265_n_0 ;
  wire \cdf_wr_data_reg[7]_i_265_n_4 ;
  wire \cdf_wr_data_reg[7]_i_265_n_5 ;
  wire \cdf_wr_data_reg[7]_i_265_n_6 ;
  wire \cdf_wr_data_reg[7]_i_265_n_7 ;
  wire \cdf_wr_data_reg[7]_i_26_n_7 ;
  wire \cdf_wr_data_reg[7]_i_270_n_0 ;
  wire \cdf_wr_data_reg[7]_i_270_n_4 ;
  wire \cdf_wr_data_reg[7]_i_270_n_5 ;
  wire \cdf_wr_data_reg[7]_i_270_n_6 ;
  wire \cdf_wr_data_reg[7]_i_270_n_7 ;
  wire \cdf_wr_data_reg[7]_i_27_n_0 ;
  wire \cdf_wr_data_reg[7]_i_27_n_4 ;
  wire \cdf_wr_data_reg[7]_i_27_n_5 ;
  wire \cdf_wr_data_reg[7]_i_27_n_6 ;
  wire \cdf_wr_data_reg[7]_i_27_n_7 ;
  wire \cdf_wr_data_reg[7]_i_295_n_0 ;
  wire \cdf_wr_data_reg[7]_i_295_n_4 ;
  wire \cdf_wr_data_reg[7]_i_295_n_5 ;
  wire \cdf_wr_data_reg[7]_i_295_n_6 ;
  wire \cdf_wr_data_reg[7]_i_295_n_7 ;
  wire \cdf_wr_data_reg[7]_i_300_n_0 ;
  wire \cdf_wr_data_reg[7]_i_300_n_4 ;
  wire \cdf_wr_data_reg[7]_i_300_n_5 ;
  wire \cdf_wr_data_reg[7]_i_300_n_6 ;
  wire \cdf_wr_data_reg[7]_i_308_n_0 ;
  wire \cdf_wr_data_reg[7]_i_308_n_4 ;
  wire \cdf_wr_data_reg[7]_i_308_n_5 ;
  wire \cdf_wr_data_reg[7]_i_308_n_6 ;
  wire \cdf_wr_data_reg[7]_i_308_n_7 ;
  wire \cdf_wr_data_reg[7]_i_309_n_0 ;
  wire \cdf_wr_data_reg[7]_i_309_n_4 ;
  wire \cdf_wr_data_reg[7]_i_309_n_5 ;
  wire \cdf_wr_data_reg[7]_i_309_n_6 ;
  wire \cdf_wr_data_reg[7]_i_309_n_7 ;
  wire \cdf_wr_data_reg[7]_i_30_n_0 ;
  wire \cdf_wr_data_reg[7]_i_30_n_4 ;
  wire \cdf_wr_data_reg[7]_i_30_n_5 ;
  wire \cdf_wr_data_reg[7]_i_30_n_6 ;
  wire \cdf_wr_data_reg[7]_i_30_n_7 ;
  wire \cdf_wr_data_reg[7]_i_314_n_0 ;
  wire \cdf_wr_data_reg[7]_i_314_n_4 ;
  wire \cdf_wr_data_reg[7]_i_314_n_5 ;
  wire \cdf_wr_data_reg[7]_i_314_n_6 ;
  wire \cdf_wr_data_reg[7]_i_314_n_7 ;
  wire \cdf_wr_data_reg[7]_i_319_n_0 ;
  wire \cdf_wr_data_reg[7]_i_319_n_4 ;
  wire \cdf_wr_data_reg[7]_i_319_n_5 ;
  wire \cdf_wr_data_reg[7]_i_319_n_6 ;
  wire \cdf_wr_data_reg[7]_i_319_n_7 ;
  wire \cdf_wr_data_reg[7]_i_324_n_0 ;
  wire \cdf_wr_data_reg[7]_i_324_n_4 ;
  wire \cdf_wr_data_reg[7]_i_324_n_5 ;
  wire \cdf_wr_data_reg[7]_i_324_n_6 ;
  wire \cdf_wr_data_reg[7]_i_324_n_7 ;
  wire \cdf_wr_data_reg[7]_i_329_n_0 ;
  wire \cdf_wr_data_reg[7]_i_329_n_4 ;
  wire \cdf_wr_data_reg[7]_i_329_n_5 ;
  wire \cdf_wr_data_reg[7]_i_329_n_6 ;
  wire \cdf_wr_data_reg[7]_i_329_n_7 ;
  wire \cdf_wr_data_reg[7]_i_334_n_0 ;
  wire \cdf_wr_data_reg[7]_i_334_n_4 ;
  wire \cdf_wr_data_reg[7]_i_334_n_5 ;
  wire \cdf_wr_data_reg[7]_i_334_n_6 ;
  wire \cdf_wr_data_reg[7]_i_334_n_7 ;
  wire \cdf_wr_data_reg[7]_i_339_n_0 ;
  wire \cdf_wr_data_reg[7]_i_339_n_4 ;
  wire \cdf_wr_data_reg[7]_i_339_n_5 ;
  wire \cdf_wr_data_reg[7]_i_339_n_6 ;
  wire \cdf_wr_data_reg[7]_i_339_n_7 ;
  wire \cdf_wr_data_reg[7]_i_352_n_0 ;
  wire \cdf_wr_data_reg[7]_i_352_n_4 ;
  wire \cdf_wr_data_reg[7]_i_352_n_5 ;
  wire \cdf_wr_data_reg[7]_i_352_n_6 ;
  wire \cdf_wr_data_reg[7]_i_352_n_7 ;
  wire \cdf_wr_data_reg[7]_i_353_n_0 ;
  wire \cdf_wr_data_reg[7]_i_353_n_4 ;
  wire \cdf_wr_data_reg[7]_i_353_n_5 ;
  wire \cdf_wr_data_reg[7]_i_353_n_6 ;
  wire \cdf_wr_data_reg[7]_i_353_n_7 ;
  wire \cdf_wr_data_reg[7]_i_358_n_0 ;
  wire \cdf_wr_data_reg[7]_i_358_n_4 ;
  wire \cdf_wr_data_reg[7]_i_358_n_5 ;
  wire \cdf_wr_data_reg[7]_i_358_n_6 ;
  wire \cdf_wr_data_reg[7]_i_358_n_7 ;
  wire \cdf_wr_data_reg[7]_i_35_n_7 ;
  wire \cdf_wr_data_reg[7]_i_363_n_0 ;
  wire \cdf_wr_data_reg[7]_i_363_n_4 ;
  wire \cdf_wr_data_reg[7]_i_363_n_5 ;
  wire \cdf_wr_data_reg[7]_i_363_n_6 ;
  wire \cdf_wr_data_reg[7]_i_363_n_7 ;
  wire \cdf_wr_data_reg[7]_i_368_n_0 ;
  wire \cdf_wr_data_reg[7]_i_368_n_4 ;
  wire \cdf_wr_data_reg[7]_i_368_n_5 ;
  wire \cdf_wr_data_reg[7]_i_368_n_6 ;
  wire \cdf_wr_data_reg[7]_i_368_n_7 ;
  wire \cdf_wr_data_reg[7]_i_36_n_7 ;
  wire \cdf_wr_data_reg[7]_i_373_n_0 ;
  wire \cdf_wr_data_reg[7]_i_373_n_4 ;
  wire \cdf_wr_data_reg[7]_i_373_n_5 ;
  wire \cdf_wr_data_reg[7]_i_373_n_6 ;
  wire \cdf_wr_data_reg[7]_i_373_n_7 ;
  wire \cdf_wr_data_reg[7]_i_378_n_0 ;
  wire \cdf_wr_data_reg[7]_i_378_n_4 ;
  wire \cdf_wr_data_reg[7]_i_378_n_5 ;
  wire \cdf_wr_data_reg[7]_i_378_n_6 ;
  wire \cdf_wr_data_reg[7]_i_378_n_7 ;
  wire \cdf_wr_data_reg[7]_i_37_n_7 ;
  wire \cdf_wr_data_reg[7]_i_383_n_0 ;
  wire \cdf_wr_data_reg[7]_i_383_n_4 ;
  wire \cdf_wr_data_reg[7]_i_383_n_5 ;
  wire \cdf_wr_data_reg[7]_i_383_n_6 ;
  wire \cdf_wr_data_reg[7]_i_383_n_7 ;
  wire \cdf_wr_data_reg[7]_i_38_n_7 ;
  wire \cdf_wr_data_reg[7]_i_392_n_0 ;
  wire \cdf_wr_data_reg[7]_i_392_n_4 ;
  wire \cdf_wr_data_reg[7]_i_392_n_5 ;
  wire \cdf_wr_data_reg[7]_i_392_n_6 ;
  wire \cdf_wr_data_reg[7]_i_392_n_7 ;
  wire \cdf_wr_data_reg[7]_i_393_n_0 ;
  wire \cdf_wr_data_reg[7]_i_393_n_4 ;
  wire \cdf_wr_data_reg[7]_i_393_n_5 ;
  wire \cdf_wr_data_reg[7]_i_393_n_6 ;
  wire \cdf_wr_data_reg[7]_i_393_n_7 ;
  wire \cdf_wr_data_reg[7]_i_398_n_0 ;
  wire \cdf_wr_data_reg[7]_i_398_n_4 ;
  wire \cdf_wr_data_reg[7]_i_398_n_5 ;
  wire \cdf_wr_data_reg[7]_i_398_n_6 ;
  wire \cdf_wr_data_reg[7]_i_398_n_7 ;
  wire \cdf_wr_data_reg[7]_i_39_n_7 ;
  wire \cdf_wr_data_reg[7]_i_40_n_7 ;
  wire \cdf_wr_data_reg[7]_i_411_n_0 ;
  wire \cdf_wr_data_reg[7]_i_411_n_4 ;
  wire \cdf_wr_data_reg[7]_i_411_n_5 ;
  wire \cdf_wr_data_reg[7]_i_411_n_6 ;
  wire \cdf_wr_data_reg[7]_i_419_n_0 ;
  wire \cdf_wr_data_reg[7]_i_419_n_4 ;
  wire \cdf_wr_data_reg[7]_i_419_n_5 ;
  wire \cdf_wr_data_reg[7]_i_419_n_6 ;
  wire \cdf_wr_data_reg[7]_i_420_n_0 ;
  wire \cdf_wr_data_reg[7]_i_420_n_4 ;
  wire \cdf_wr_data_reg[7]_i_420_n_5 ;
  wire \cdf_wr_data_reg[7]_i_420_n_6 ;
  wire \cdf_wr_data_reg[7]_i_425_n_0 ;
  wire \cdf_wr_data_reg[7]_i_425_n_4 ;
  wire \cdf_wr_data_reg[7]_i_425_n_5 ;
  wire \cdf_wr_data_reg[7]_i_425_n_6 ;
  wire \cdf_wr_data_reg[7]_i_42_n_7 ;
  wire \cdf_wr_data_reg[7]_i_430_n_0 ;
  wire \cdf_wr_data_reg[7]_i_430_n_4 ;
  wire \cdf_wr_data_reg[7]_i_430_n_5 ;
  wire \cdf_wr_data_reg[7]_i_430_n_6 ;
  wire \cdf_wr_data_reg[7]_i_435_n_0 ;
  wire \cdf_wr_data_reg[7]_i_435_n_4 ;
  wire \cdf_wr_data_reg[7]_i_435_n_5 ;
  wire \cdf_wr_data_reg[7]_i_435_n_6 ;
  wire \cdf_wr_data_reg[7]_i_43_n_7 ;
  wire \cdf_wr_data_reg[7]_i_440_n_0 ;
  wire \cdf_wr_data_reg[7]_i_440_n_4 ;
  wire \cdf_wr_data_reg[7]_i_440_n_5 ;
  wire \cdf_wr_data_reg[7]_i_440_n_6 ;
  wire \cdf_wr_data_reg[7]_i_445_n_0 ;
  wire \cdf_wr_data_reg[7]_i_445_n_4 ;
  wire \cdf_wr_data_reg[7]_i_445_n_5 ;
  wire \cdf_wr_data_reg[7]_i_445_n_6 ;
  wire \cdf_wr_data_reg[7]_i_44_n_7 ;
  wire \cdf_wr_data_reg[7]_i_450_n_0 ;
  wire \cdf_wr_data_reg[7]_i_450_n_4 ;
  wire \cdf_wr_data_reg[7]_i_450_n_5 ;
  wire \cdf_wr_data_reg[7]_i_450_n_6 ;
  wire \cdf_wr_data_reg[7]_i_450_n_7 ;
  wire \cdf_wr_data_reg[7]_i_45_n_7 ;
  wire \cdf_wr_data_reg[7]_i_463_n_0 ;
  wire \cdf_wr_data_reg[7]_i_463_n_4 ;
  wire \cdf_wr_data_reg[7]_i_463_n_5 ;
  wire \cdf_wr_data_reg[7]_i_463_n_6 ;
  wire \cdf_wr_data_reg[7]_i_464_n_0 ;
  wire \cdf_wr_data_reg[7]_i_464_n_4 ;
  wire \cdf_wr_data_reg[7]_i_464_n_5 ;
  wire \cdf_wr_data_reg[7]_i_464_n_6 ;
  wire \cdf_wr_data_reg[7]_i_469_n_0 ;
  wire \cdf_wr_data_reg[7]_i_469_n_4 ;
  wire \cdf_wr_data_reg[7]_i_469_n_5 ;
  wire \cdf_wr_data_reg[7]_i_469_n_6 ;
  wire \cdf_wr_data_reg[7]_i_46_n_7 ;
  wire \cdf_wr_data_reg[7]_i_474_n_0 ;
  wire \cdf_wr_data_reg[7]_i_474_n_4 ;
  wire \cdf_wr_data_reg[7]_i_474_n_5 ;
  wire \cdf_wr_data_reg[7]_i_474_n_6 ;
  wire \cdf_wr_data_reg[7]_i_479_n_0 ;
  wire \cdf_wr_data_reg[7]_i_479_n_4 ;
  wire \cdf_wr_data_reg[7]_i_479_n_5 ;
  wire \cdf_wr_data_reg[7]_i_479_n_6 ;
  wire \cdf_wr_data_reg[7]_i_47_n_7 ;
  wire \cdf_wr_data_reg[7]_i_484_n_0 ;
  wire \cdf_wr_data_reg[7]_i_484_n_4 ;
  wire \cdf_wr_data_reg[7]_i_484_n_5 ;
  wire \cdf_wr_data_reg[7]_i_484_n_6 ;
  wire \cdf_wr_data_reg[7]_i_489_n_0 ;
  wire \cdf_wr_data_reg[7]_i_489_n_4 ;
  wire \cdf_wr_data_reg[7]_i_489_n_5 ;
  wire \cdf_wr_data_reg[7]_i_489_n_6 ;
  wire \cdf_wr_data_reg[7]_i_48_n_7 ;
  wire \cdf_wr_data_reg[7]_i_494_n_0 ;
  wire \cdf_wr_data_reg[7]_i_494_n_4 ;
  wire \cdf_wr_data_reg[7]_i_494_n_5 ;
  wire \cdf_wr_data_reg[7]_i_494_n_6 ;
  wire \cdf_wr_data_reg[7]_i_49_n_7 ;
  wire \cdf_wr_data_reg[7]_i_4_n_7 ;
  wire \cdf_wr_data_reg[7]_i_503_n_0 ;
  wire \cdf_wr_data_reg[7]_i_503_n_4 ;
  wire \cdf_wr_data_reg[7]_i_503_n_5 ;
  wire \cdf_wr_data_reg[7]_i_503_n_6 ;
  wire \cdf_wr_data_reg[7]_i_508_n_0 ;
  wire \cdf_wr_data_reg[7]_i_508_n_4 ;
  wire \cdf_wr_data_reg[7]_i_508_n_5 ;
  wire \cdf_wr_data_reg[7]_i_508_n_6 ;
  wire \cdf_wr_data_reg[7]_i_50_n_7 ;
  wire \cdf_wr_data_reg[7]_i_51_n_7 ;
  wire \cdf_wr_data_reg[7]_i_52_n_7 ;
  wire \cdf_wr_data_reg[7]_i_53_n_7 ;
  wire \cdf_wr_data_reg[7]_i_54_n_7 ;
  wire \cdf_wr_data_reg[7]_i_55_n_7 ;
  wire \cdf_wr_data_reg[7]_i_56_n_7 ;
  wire \cdf_wr_data_reg[7]_i_57_n_0 ;
  wire \cdf_wr_data_reg[7]_i_57_n_4 ;
  wire \cdf_wr_data_reg[7]_i_57_n_5 ;
  wire \cdf_wr_data_reg[7]_i_57_n_6 ;
  wire \cdf_wr_data_reg[7]_i_57_n_7 ;
  wire \cdf_wr_data_reg[7]_i_58_n_0 ;
  wire \cdf_wr_data_reg[7]_i_58_n_4 ;
  wire \cdf_wr_data_reg[7]_i_58_n_5 ;
  wire \cdf_wr_data_reg[7]_i_58_n_6 ;
  wire \cdf_wr_data_reg[7]_i_58_n_7 ;
  wire \cdf_wr_data_reg[7]_i_63_n_0 ;
  wire \cdf_wr_data_reg[7]_i_63_n_4 ;
  wire \cdf_wr_data_reg[7]_i_63_n_5 ;
  wire \cdf_wr_data_reg[7]_i_63_n_6 ;
  wire \cdf_wr_data_reg[7]_i_63_n_7 ;
  wire \cdf_wr_data_reg[7]_i_68_n_0 ;
  wire \cdf_wr_data_reg[7]_i_68_n_4 ;
  wire \cdf_wr_data_reg[7]_i_68_n_5 ;
  wire \cdf_wr_data_reg[7]_i_68_n_6 ;
  wire \cdf_wr_data_reg[7]_i_68_n_7 ;
  wire \cdf_wr_data_reg[7]_i_71_n_0 ;
  wire \cdf_wr_data_reg[7]_i_71_n_4 ;
  wire \cdf_wr_data_reg[7]_i_71_n_5 ;
  wire \cdf_wr_data_reg[7]_i_71_n_6 ;
  wire \cdf_wr_data_reg[7]_i_71_n_7 ;
  wire \cdf_wr_data_reg[7]_i_76_n_0 ;
  wire \cdf_wr_data_reg[7]_i_76_n_4 ;
  wire \cdf_wr_data_reg[7]_i_76_n_5 ;
  wire \cdf_wr_data_reg[7]_i_76_n_6 ;
  wire \cdf_wr_data_reg[7]_i_76_n_7 ;
  wire \cdf_wr_data_reg[7]_i_81_n_0 ;
  wire \cdf_wr_data_reg[7]_i_81_n_4 ;
  wire \cdf_wr_data_reg[7]_i_81_n_5 ;
  wire \cdf_wr_data_reg[7]_i_81_n_6 ;
  wire \cdf_wr_data_reg[7]_i_81_n_7 ;
  wire \cdf_wr_data_reg[7]_i_82_n_0 ;
  wire \cdf_wr_data_reg[7]_i_82_n_4 ;
  wire \cdf_wr_data_reg[7]_i_82_n_5 ;
  wire \cdf_wr_data_reg[7]_i_82_n_6 ;
  wire \cdf_wr_data_reg[7]_i_82_n_7 ;
  wire \cdf_wr_data_reg[7]_i_85_n_0 ;
  wire \cdf_wr_data_reg[7]_i_85_n_4 ;
  wire \cdf_wr_data_reg[7]_i_85_n_5 ;
  wire \cdf_wr_data_reg[7]_i_85_n_6 ;
  wire \cdf_wr_data_reg[7]_i_85_n_7 ;
  wire \cdf_wr_data_reg[7]_i_88_n_0 ;
  wire \cdf_wr_data_reg[7]_i_88_n_4 ;
  wire \cdf_wr_data_reg[7]_i_88_n_5 ;
  wire \cdf_wr_data_reg[7]_i_88_n_6 ;
  wire \cdf_wr_data_reg[7]_i_88_n_7 ;
  wire \cdf_wr_data_reg[7]_i_89_n_0 ;
  wire \cdf_wr_data_reg[7]_i_89_n_4 ;
  wire \cdf_wr_data_reg[7]_i_89_n_5 ;
  wire \cdf_wr_data_reg[7]_i_89_n_6 ;
  wire \cdf_wr_data_reg[7]_i_89_n_7 ;
  wire \cdf_wr_data_reg[7]_i_8_n_0 ;
  wire \cdf_wr_data_reg[7]_i_8_n_4 ;
  wire \cdf_wr_data_reg[7]_i_8_n_5 ;
  wire \cdf_wr_data_reg[7]_i_8_n_6 ;
  wire \cdf_wr_data_reg[7]_i_8_n_7 ;
  wire \cdf_wr_data_reg[7]_i_94_n_0 ;
  wire \cdf_wr_data_reg[7]_i_94_n_4 ;
  wire \cdf_wr_data_reg[7]_i_94_n_5 ;
  wire \cdf_wr_data_reg[7]_i_94_n_6 ;
  wire \cdf_wr_data_reg[7]_i_94_n_7 ;
  wire \cdf_wr_data_reg[7]_i_95_n_0 ;
  wire \cdf_wr_data_reg[7]_i_95_n_4 ;
  wire \cdf_wr_data_reg[7]_i_95_n_5 ;
  wire \cdf_wr_data_reg[7]_i_95_n_6 ;
  wire \cdf_wr_data_reg[7]_i_95_n_7 ;
  wire \cdf_wr_data_reg[7]_i_9_n_7 ;
  wire cdf_wr_en;
  wire [3:0]cdf_wr_tile_idx;
  wire \cdf_wr_tile_idx[3]_i_1_n_0 ;
  wire [14:0]clip_threshold_IBUF;
  wire [16:0]excess_total;
  wire \excess_total[16]_i_1_n_0 ;
  wire \excess_total[16]_i_3_n_0 ;
  wire [3:0]\excess_total_reg[0]_0 ;
  wire [3:0]\excess_total_reg[10]_0 ;
  wire [3:0]\excess_total_reg[11]_0 ;
  wire [3:0]\excess_total_reg[14]_0 ;
  wire [0:0]\excess_total_reg[15]_0 ;
  wire [1:0]\excess_total_reg[3]_0 ;
  wire [3:0]\excess_total_reg[7]_0 ;
  wire frame_hist_done;
  wire \hist_buf_addra_r[0]_i_1_n_0 ;
  wire \hist_buf_addra_r[1]_i_1_n_0 ;
  wire \hist_buf_addra_r[2]_i_1_n_0 ;
  wire \hist_buf_addra_r[3]_i_1_n_0 ;
  wire \hist_buf_addra_r[4]_i_1_n_0 ;
  wire \hist_buf_addra_r[5]_i_1_n_0 ;
  wire \hist_buf_addra_r[6]_i_1_n_0 ;
  wire \hist_buf_addra_r[7]_i_1_n_0 ;
  wire \hist_buf_addra_r[7]_i_2_n_0 ;
  wire \hist_buf_addra_r[7]_i_3_n_0 ;
  wire \hist_buf_addra_r_reg[7]_0 ;
  wire \hist_buf_addra_r_reg_n_0_[0] ;
  wire \hist_buf_addra_r_reg_n_0_[1] ;
  wire \hist_buf_addra_r_reg_n_0_[2] ;
  wire \hist_buf_addra_r_reg_n_0_[3] ;
  wire \hist_buf_addra_r_reg_n_0_[4] ;
  wire \hist_buf_addra_r_reg_n_0_[5] ;
  wire \hist_buf_addra_r_reg_n_0_[6] ;
  wire \hist_buf_addra_r_reg_n_0_[7] ;
  wire \hist_buf_addrb_r[0]_i_1_n_0 ;
  wire \hist_buf_addrb_r[1]_i_1_n_0 ;
  wire \hist_buf_addrb_r[2]_i_1_n_0 ;
  wire \hist_buf_addrb_r[3]_i_1_n_0 ;
  wire \hist_buf_addrb_r[4]_i_1_n_0 ;
  wire \hist_buf_addrb_r[5]_i_1_n_0 ;
  wire \hist_buf_addrb_r[6]_i_1_n_0 ;
  wire \hist_buf_addrb_r[6]_i_2_n_0 ;
  wire \hist_buf_addrb_r[7]_i_1_n_0 ;
  wire \hist_buf_addrb_r[7]_i_2_n_0 ;
  wire \hist_buf_addrb_r_reg_n_0_[0] ;
  wire \hist_buf_addrb_r_reg_n_0_[1] ;
  wire \hist_buf_addrb_r_reg_n_0_[2] ;
  wire \hist_buf_addrb_r_reg_n_0_[3] ;
  wire \hist_buf_addrb_r_reg_n_0_[4] ;
  wire \hist_buf_addrb_r_reg_n_0_[5] ;
  wire \hist_buf_addrb_r_reg_n_0_[6] ;
  wire \hist_buf_addrb_r_reg_n_0_[7] ;
  wire hist_buf_dina_r;
  wire \hist_buf_dina_r_reg_n_0_[0] ;
  wire \hist_buf_dina_r_reg_n_0_[10] ;
  wire \hist_buf_dina_r_reg_n_0_[11] ;
  wire \hist_buf_dina_r_reg_n_0_[12] ;
  wire \hist_buf_dina_r_reg_n_0_[13] ;
  wire \hist_buf_dina_r_reg_n_0_[14] ;
  wire \hist_buf_dina_r_reg_n_0_[15] ;
  wire \hist_buf_dina_r_reg_n_0_[1] ;
  wire \hist_buf_dina_r_reg_n_0_[2] ;
  wire \hist_buf_dina_r_reg_n_0_[3] ;
  wire \hist_buf_dina_r_reg_n_0_[4] ;
  wire \hist_buf_dina_r_reg_n_0_[5] ;
  wire \hist_buf_dina_r_reg_n_0_[6] ;
  wire \hist_buf_dina_r_reg_n_0_[7] ;
  wire \hist_buf_dina_r_reg_n_0_[8] ;
  wire \hist_buf_dina_r_reg_n_0_[9] ;
  wire [15:0]hist_buf_dinb_r;
  wire hist_buf_dinb_r1;
  wire \hist_buf_dinb_r[3]_i_10_n_0 ;
  wire \hist_buf_dinb_r[3]_i_11_n_0 ;
  wire \hist_buf_dinb_r[3]_i_13_n_0 ;
  wire \hist_buf_dinb_r[3]_i_14_n_0 ;
  wire \hist_buf_dinb_r[3]_i_15_n_0 ;
  wire \hist_buf_dinb_r[3]_i_16_n_0 ;
  wire \hist_buf_dinb_r[3]_i_18_n_0 ;
  wire \hist_buf_dinb_r[3]_i_19_n_0 ;
  wire \hist_buf_dinb_r[3]_i_20_n_0 ;
  wire \hist_buf_dinb_r[3]_i_21_n_0 ;
  wire \hist_buf_dinb_r[3]_i_22_n_0 ;
  wire \hist_buf_dinb_r[3]_i_23_n_0 ;
  wire \hist_buf_dinb_r[3]_i_24_n_0 ;
  wire \hist_buf_dinb_r[3]_i_25_n_0 ;
  wire \hist_buf_dinb_r[3]_i_26_n_0 ;
  wire \hist_buf_dinb_r[3]_i_27_n_0 ;
  wire \hist_buf_dinb_r[3]_i_28_n_0 ;
  wire \hist_buf_dinb_r[3]_i_29_n_0 ;
  wire \hist_buf_dinb_r[3]_i_8_n_0 ;
  wire \hist_buf_dinb_r[3]_i_9_n_0 ;
  wire \hist_buf_dinb_r_reg[3]_i_12_n_0 ;
  wire \hist_buf_dinb_r_reg[3]_i_17_n_0 ;
  wire \hist_buf_dinb_r_reg[3]_i_7_n_0 ;
  wire \hist_buf_dinb_r_reg_n_0_[0] ;
  wire \hist_buf_dinb_r_reg_n_0_[10] ;
  wire \hist_buf_dinb_r_reg_n_0_[11] ;
  wire \hist_buf_dinb_r_reg_n_0_[12] ;
  wire \hist_buf_dinb_r_reg_n_0_[13] ;
  wire \hist_buf_dinb_r_reg_n_0_[14] ;
  wire \hist_buf_dinb_r_reg_n_0_[15] ;
  wire \hist_buf_dinb_r_reg_n_0_[1] ;
  wire \hist_buf_dinb_r_reg_n_0_[2] ;
  wire \hist_buf_dinb_r_reg_n_0_[3] ;
  wire \hist_buf_dinb_r_reg_n_0_[4] ;
  wire \hist_buf_dinb_r_reg_n_0_[5] ;
  wire \hist_buf_dinb_r_reg_n_0_[6] ;
  wire \hist_buf_dinb_r_reg_n_0_[7] ;
  wire \hist_buf_dinb_r_reg_n_0_[8] ;
  wire \hist_buf_dinb_r_reg_n_0_[9] ;
  wire hist_buf_ena_r_reg_n_0;
  wire hist_buf_enb_r_i_1_n_0;
  wire hist_buf_ram_inst_n_29;
  wire hist_buf_ram_inst_n_30;
  wire hist_buf_wea_r_reg_n_0;
  wire hist_buf_web_r;
  wire [7:0]hist_rd_bin_addr0_in;
  wire \hist_rd_bin_addr[7]_i_1_n_0 ;
  wire \hist_rd_tile_idx[0]_i_1_n_0 ;
  wire \hist_rd_tile_idx[1]_i_1_n_0 ;
  wire \hist_rd_tile_idx[1]_i_2_n_0 ;
  wire \hist_rd_tile_idx[2]_i_1_n_0 ;
  wire \hist_rd_tile_idx[2]_i_2_n_0 ;
  wire \hist_rd_tile_idx[3]_i_1_n_0 ;
  wire \hist_rd_tile_idx[3]_i_2_n_0 ;
  wire [31:0]norm_div_result0;
  wire [7:0]norm_saturated;
  wire [7:0]norm_stage1_addr;
  wire \norm_stage1_addr[3]_i_2_n_0 ;
  wire \norm_stage1_addr[5]_i_2_n_0 ;
  wire \norm_stage1_addr[7]_i_1_n_0 ;
  wire \norm_stage1_addr[7]_i_3_n_0 ;
  wire \norm_stage1_addr_reg_n_0_[0] ;
  wire \norm_stage1_addr_reg_n_0_[1] ;
  wire \norm_stage1_addr_reg_n_0_[2] ;
  wire \norm_stage1_addr_reg_n_0_[3] ;
  wire \norm_stage1_addr_reg_n_0_[4] ;
  wire \norm_stage1_addr_reg_n_0_[5] ;
  wire \norm_stage1_addr_reg_n_0_[6] ;
  wire \norm_stage1_addr_reg_n_0_[7] ;
  wire [15:0]norm_stage1_diff;
  wire \norm_stage1_diff_reg[15]_0 ;
  wire \norm_stage1_diff_reg_n_0_[0] ;
  wire \norm_stage1_diff_reg_n_0_[10] ;
  wire \norm_stage1_diff_reg_n_0_[11] ;
  wire \norm_stage1_diff_reg_n_0_[12] ;
  wire \norm_stage1_diff_reg_n_0_[13] ;
  wire \norm_stage1_diff_reg_n_0_[14] ;
  wire \norm_stage1_diff_reg_n_0_[15] ;
  wire \norm_stage1_diff_reg_n_0_[1] ;
  wire \norm_stage1_diff_reg_n_0_[2] ;
  wire \norm_stage1_diff_reg_n_0_[3] ;
  wire \norm_stage1_diff_reg_n_0_[4] ;
  wire \norm_stage1_diff_reg_n_0_[5] ;
  wire \norm_stage1_diff_reg_n_0_[6] ;
  wire \norm_stage1_diff_reg_n_0_[7] ;
  wire \norm_stage1_diff_reg_n_0_[8] ;
  wire \norm_stage1_diff_reg_n_0_[9] ;
  wire [7:0]norm_stage2_addr;
  wire \norm_stage2_addr[7]_i_1_n_0 ;
  wire \norm_stage2_addr_reg_n_0_[0] ;
  wire \norm_stage2_addr_reg_n_0_[1] ;
  wire \norm_stage2_addr_reg_n_0_[2] ;
  wire \norm_stage2_addr_reg_n_0_[3] ;
  wire \norm_stage2_addr_reg_n_0_[4] ;
  wire \norm_stage2_addr_reg_n_0_[5] ;
  wire \norm_stage2_addr_reg_n_0_[6] ;
  wire \norm_stage2_addr_reg_n_0_[7] ;
  wire [23:0]norm_stage2_mult;
  wire norm_stage2_mult0_n_100;
  wire norm_stage2_mult0_n_101;
  wire norm_stage2_mult0_n_102;
  wire norm_stage2_mult0_n_103;
  wire norm_stage2_mult0_n_104;
  wire norm_stage2_mult0_n_105;
  wire norm_stage2_mult0_n_82;
  wire norm_stage2_mult0_n_83;
  wire norm_stage2_mult0_n_84;
  wire norm_stage2_mult0_n_85;
  wire norm_stage2_mult0_n_86;
  wire norm_stage2_mult0_n_87;
  wire norm_stage2_mult0_n_88;
  wire norm_stage2_mult0_n_89;
  wire norm_stage2_mult0_n_90;
  wire norm_stage2_mult0_n_91;
  wire norm_stage2_mult0_n_92;
  wire norm_stage2_mult0_n_93;
  wire norm_stage2_mult0_n_94;
  wire norm_stage2_mult0_n_95;
  wire norm_stage2_mult0_n_96;
  wire norm_stage2_mult0_n_97;
  wire norm_stage2_mult0_n_98;
  wire norm_stage2_mult0_n_99;
  wire \norm_stage2_mult_reg_n_0_[0] ;
  wire \norm_stage2_mult_reg_n_0_[10] ;
  wire \norm_stage2_mult_reg_n_0_[11] ;
  wire \norm_stage2_mult_reg_n_0_[12] ;
  wire \norm_stage2_mult_reg_n_0_[13] ;
  wire \norm_stage2_mult_reg_n_0_[14] ;
  wire \norm_stage2_mult_reg_n_0_[15] ;
  wire \norm_stage2_mult_reg_n_0_[16] ;
  wire \norm_stage2_mult_reg_n_0_[17] ;
  wire \norm_stage2_mult_reg_n_0_[18] ;
  wire \norm_stage2_mult_reg_n_0_[19] ;
  wire \norm_stage2_mult_reg_n_0_[1] ;
  wire \norm_stage2_mult_reg_n_0_[20] ;
  wire \norm_stage2_mult_reg_n_0_[21] ;
  wire \norm_stage2_mult_reg_n_0_[22] ;
  wire \norm_stage2_mult_reg_n_0_[23] ;
  wire \norm_stage2_mult_reg_n_0_[2] ;
  wire \norm_stage2_mult_reg_n_0_[3] ;
  wire \norm_stage2_mult_reg_n_0_[4] ;
  wire \norm_stage2_mult_reg_n_0_[5] ;
  wire \norm_stage2_mult_reg_n_0_[6] ;
  wire \norm_stage2_mult_reg_n_0_[7] ;
  wire \norm_stage2_mult_reg_n_0_[8] ;
  wire \norm_stage2_mult_reg_n_0_[9] ;
  wire [8:8]p_0_in;
  wire pclk_IBUF_BUFG;
  wire ping_pong_flag;
  wire ping_pong_flag_reg;
  wire ping_pong_flag_reg_rep;
  wire ping_pong_flag_reg_rep_0;
  wire ping_pong_flag_reg_rep__0;
  wire ping_pong_flag_reg_rep__0_0;
  wire ping_pong_flag_reg_rep__1;
  wire processing_i_1_n_0;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_100;
  wire ram_reg_101;
  wire ram_reg_102;
  wire ram_reg_103;
  wire ram_reg_104;
  wire ram_reg_105;
  wire ram_reg_106;
  wire ram_reg_107;
  wire ram_reg_108;
  wire ram_reg_109;
  wire ram_reg_11;
  wire ram_reg_110;
  wire ram_reg_111;
  wire ram_reg_112;
  wire ram_reg_113;
  wire ram_reg_114;
  wire ram_reg_115;
  wire ram_reg_116;
  wire ram_reg_117;
  wire ram_reg_118;
  wire ram_reg_119;
  wire ram_reg_12;
  wire ram_reg_120;
  wire ram_reg_121;
  wire ram_reg_122;
  wire ram_reg_123;
  wire ram_reg_124;
  wire ram_reg_125;
  wire ram_reg_126;
  wire ram_reg_127;
  wire ram_reg_128;
  wire ram_reg_129;
  wire ram_reg_13;
  wire ram_reg_130;
  wire ram_reg_131;
  wire ram_reg_132;
  wire ram_reg_133;
  wire ram_reg_134;
  wire ram_reg_135;
  wire ram_reg_136;
  wire ram_reg_137;
  wire ram_reg_138;
  wire ram_reg_139;
  wire ram_reg_14;
  wire ram_reg_140;
  wire ram_reg_141;
  wire ram_reg_142;
  wire ram_reg_143;
  wire ram_reg_144;
  wire ram_reg_145;
  wire ram_reg_146;
  wire ram_reg_147;
  wire ram_reg_148;
  wire ram_reg_149;
  wire ram_reg_15;
  wire ram_reg_150;
  wire ram_reg_151;
  wire ram_reg_152;
  wire ram_reg_153;
  wire ram_reg_154;
  wire ram_reg_155;
  wire ram_reg_156;
  wire ram_reg_157;
  wire ram_reg_158;
  wire ram_reg_159;
  wire ram_reg_16;
  wire ram_reg_160;
  wire ram_reg_161;
  wire ram_reg_162;
  wire ram_reg_163;
  wire ram_reg_164;
  wire ram_reg_165;
  wire ram_reg_166;
  wire ram_reg_167;
  wire ram_reg_168;
  wire ram_reg_169;
  wire ram_reg_17;
  wire ram_reg_170;
  wire ram_reg_171;
  wire ram_reg_172;
  wire ram_reg_173;
  wire ram_reg_174;
  wire ram_reg_175;
  wire ram_reg_176;
  wire ram_reg_177;
  wire ram_reg_178;
  wire ram_reg_179;
  wire ram_reg_18;
  wire ram_reg_180;
  wire ram_reg_181;
  wire ram_reg_182;
  wire ram_reg_183;
  wire ram_reg_184;
  wire ram_reg_185;
  wire ram_reg_186;
  wire ram_reg_187;
  wire ram_reg_188;
  wire ram_reg_189;
  wire ram_reg_19;
  wire ram_reg_190;
  wire ram_reg_191;
  wire ram_reg_192;
  wire ram_reg_193;
  wire ram_reg_194;
  wire ram_reg_195;
  wire ram_reg_196;
  wire ram_reg_197;
  wire ram_reg_198;
  wire ram_reg_199;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_200;
  wire ram_reg_201;
  wire ram_reg_202;
  wire ram_reg_203;
  wire ram_reg_204;
  wire ram_reg_205;
  wire ram_reg_206;
  wire ram_reg_207;
  wire ram_reg_208;
  wire ram_reg_209;
  wire ram_reg_21;
  wire ram_reg_210;
  wire ram_reg_211;
  wire ram_reg_212;
  wire ram_reg_213;
  wire ram_reg_214;
  wire ram_reg_215;
  wire ram_reg_216;
  wire ram_reg_217;
  wire ram_reg_218;
  wire ram_reg_219;
  wire ram_reg_22;
  wire ram_reg_220;
  wire ram_reg_221;
  wire ram_reg_222;
  wire ram_reg_223;
  wire ram_reg_224;
  wire ram_reg_225;
  wire ram_reg_226;
  wire ram_reg_227;
  wire ram_reg_228;
  wire ram_reg_229;
  wire ram_reg_23;
  wire ram_reg_230;
  wire ram_reg_231;
  wire ram_reg_232;
  wire ram_reg_233;
  wire ram_reg_234;
  wire ram_reg_235;
  wire ram_reg_236;
  wire ram_reg_237;
  wire ram_reg_238;
  wire ram_reg_239;
  wire ram_reg_24;
  wire ram_reg_240;
  wire ram_reg_241;
  wire ram_reg_242;
  wire ram_reg_243;
  wire ram_reg_244;
  wire ram_reg_245;
  wire ram_reg_246;
  wire ram_reg_247;
  wire ram_reg_248;
  wire ram_reg_249;
  wire ram_reg_25;
  wire ram_reg_250;
  wire ram_reg_251;
  wire ram_reg_252;
  wire ram_reg_253;
  wire ram_reg_254;
  wire ram_reg_255;
  wire ram_reg_256;
  wire ram_reg_257;
  wire ram_reg_258;
  wire ram_reg_259;
  wire ram_reg_26;
  wire ram_reg_260;
  wire ram_reg_261;
  wire ram_reg_262;
  wire ram_reg_263;
  wire ram_reg_264;
  wire ram_reg_265;
  wire ram_reg_266;
  wire ram_reg_267;
  wire ram_reg_268;
  wire ram_reg_269;
  wire ram_reg_27;
  wire ram_reg_270;
  wire ram_reg_271;
  wire ram_reg_272;
  wire ram_reg_273;
  wire ram_reg_274;
  wire ram_reg_275;
  wire ram_reg_276;
  wire ram_reg_277;
  wire ram_reg_278;
  wire ram_reg_279;
  wire ram_reg_28;
  wire ram_reg_280;
  wire ram_reg_281;
  wire ram_reg_282;
  wire ram_reg_283;
  wire ram_reg_284;
  wire ram_reg_285;
  wire ram_reg_286;
  wire [7:0]ram_reg_287;
  wire ram_reg_29;
  wire ram_reg_3;
  wire ram_reg_30;
  wire ram_reg_31;
  wire ram_reg_32;
  wire ram_reg_33;
  wire ram_reg_34;
  wire ram_reg_35;
  wire ram_reg_36;
  wire ram_reg_37;
  wire ram_reg_38;
  wire ram_reg_39;
  wire ram_reg_4;
  wire ram_reg_40;
  wire ram_reg_41;
  wire ram_reg_42;
  wire ram_reg_43;
  wire ram_reg_44;
  wire ram_reg_45;
  wire ram_reg_46;
  wire ram_reg_47;
  wire ram_reg_48;
  wire ram_reg_49;
  wire ram_reg_5;
  wire ram_reg_50;
  wire ram_reg_51;
  wire ram_reg_52;
  wire ram_reg_53;
  wire ram_reg_54;
  wire ram_reg_55;
  wire ram_reg_56;
  wire ram_reg_57;
  wire ram_reg_58;
  wire ram_reg_59;
  wire ram_reg_6;
  wire ram_reg_60;
  wire ram_reg_61;
  wire ram_reg_62;
  wire ram_reg_63;
  wire ram_reg_64;
  wire ram_reg_65;
  wire ram_reg_66;
  wire ram_reg_67;
  wire ram_reg_68;
  wire ram_reg_69;
  wire ram_reg_7;
  wire ram_reg_70;
  wire ram_reg_71;
  wire ram_reg_72;
  wire ram_reg_73;
  wire ram_reg_74;
  wire ram_reg_75;
  wire ram_reg_76;
  wire ram_reg_77;
  wire ram_reg_78;
  wire ram_reg_79;
  wire ram_reg_8;
  wire ram_reg_80;
  wire ram_reg_81;
  wire ram_reg_82;
  wire ram_reg_83;
  wire ram_reg_84;
  wire ram_reg_85;
  wire ram_reg_86;
  wire ram_reg_87;
  wire ram_reg_88;
  wire ram_reg_89;
  wire ram_reg_9;
  wire ram_reg_90;
  wire ram_reg_91;
  wire ram_reg_92;
  wire ram_reg_93;
  wire ram_reg_94;
  wire ram_reg_95;
  wire ram_reg_96;
  wire ram_reg_97;
  wire ram_reg_98;
  wire ram_reg_99;
  wire ram_reg_i_46__6_n_0;
  wire ram_reg_i_48__0_n_0;
  wire ram_reg_i_55_n_0;
  wire ram_reg_i_62_n_0;
  wire rst_n;
  wire rst_n_IBUF;
  wire [8:0]sel0;
  (* RTL_KEEP = "yes" *) wire [2:0]state;
  wire tile_cnt;
  wire \tile_cnt[0]_i_1_n_0 ;
  wire \tile_cnt[1]_i_1_n_0 ;
  wire \tile_cnt[2]_i_1_n_0 ;
  wire \tile_cnt[3]_i_2_n_0 ;
  wire \tile_cnt_reg_n_0_[0] ;
  wire \tile_cnt_reg_n_0_[1] ;
  wire \tile_cnt_reg_n_0_[2] ;
  wire \tile_cnt_reg_n_0_[3] ;
  wire [2:0]\NLW_cdf_range_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cdf_range_reg[15]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_range_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_range_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[0]_i_10_CO_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[0]_i_10_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[0]_i_15_CO_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[0]_i_15_O_UNCONNECTED ;
  wire [3:1]\NLW_cdf_wr_data_reg[0]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[0]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[0]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[0]_i_3_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[0]_i_5_CO_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[0]_i_5_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[1]_i_11_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[1]_i_16_CO_UNCONNECTED ;
  wire [0:0]\NLW_cdf_wr_data_reg[1]_i_16_O_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[1]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_cdf_wr_data_reg[1]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[1]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[1]_i_6_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[2]_i_11_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[2]_i_16_CO_UNCONNECTED ;
  wire [0:0]\NLW_cdf_wr_data_reg[2]_i_16_O_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[2]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_cdf_wr_data_reg[2]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[2]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[2]_i_6_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[3]_i_11_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[3]_i_16_CO_UNCONNECTED ;
  wire [0:0]\NLW_cdf_wr_data_reg[3]_i_16_O_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[3]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_cdf_wr_data_reg[3]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[3]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[3]_i_6_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[4]_i_11_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[4]_i_16_CO_UNCONNECTED ;
  wire [0:0]\NLW_cdf_wr_data_reg[4]_i_16_O_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[4]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_cdf_wr_data_reg[4]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[4]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[4]_i_6_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[5]_i_11_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[5]_i_16_CO_UNCONNECTED ;
  wire [0:0]\NLW_cdf_wr_data_reg[5]_i_16_O_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[5]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_cdf_wr_data_reg[5]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[5]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[5]_i_6_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[6]_i_11_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[6]_i_16_CO_UNCONNECTED ;
  wire [0:0]\NLW_cdf_wr_data_reg[6]_i_16_O_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[6]_i_2_CO_UNCONNECTED ;
  wire [3:1]\NLW_cdf_wr_data_reg[6]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[6]_i_3_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[6]_i_6_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_10_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_100_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_103_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_104_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_107_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_110_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_111_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_116_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_117_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_122_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_127_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_128_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_131_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_134_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_139_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_144_CO_UNCONNECTED ;
  wire [0:0]\NLW_cdf_wr_data_reg[7]_i_144_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_145_CO_UNCONNECTED ;
  wire [0:0]\NLW_cdf_wr_data_reg[7]_i_145_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_150_CO_UNCONNECTED ;
  wire [0:0]\NLW_cdf_wr_data_reg[7]_i_150_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_155_CO_UNCONNECTED ;
  wire [0:0]\NLW_cdf_wr_data_reg[7]_i_155_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_160_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_165_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_170_CO_UNCONNECTED ;
  wire [0:0]\NLW_cdf_wr_data_reg[7]_i_170_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_175_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_176_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_181_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_186_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_191_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_196_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_20_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_201_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_206_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_21_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_219_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_220_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_225_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_230_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_235_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_240_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_245_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_250_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_259_CO_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[7]_i_26_CO_UNCONNECTED ;
  wire [3:1]\NLW_cdf_wr_data_reg[7]_i_26_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_260_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_265_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_27_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_270_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_295_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_30_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_300_CO_UNCONNECTED ;
  wire [0:0]\NLW_cdf_wr_data_reg[7]_i_300_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_308_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_309_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_314_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_319_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_324_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_329_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_334_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_339_CO_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[7]_i_35_CO_UNCONNECTED ;
  wire [3:1]\NLW_cdf_wr_data_reg[7]_i_35_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_352_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_353_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_358_CO_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[7]_i_36_CO_UNCONNECTED ;
  wire [3:1]\NLW_cdf_wr_data_reg[7]_i_36_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_363_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_368_CO_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[7]_i_37_CO_UNCONNECTED ;
  wire [3:1]\NLW_cdf_wr_data_reg[7]_i_37_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_373_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_378_CO_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[7]_i_38_CO_UNCONNECTED ;
  wire [3:1]\NLW_cdf_wr_data_reg[7]_i_38_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_383_CO_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[7]_i_39_CO_UNCONNECTED ;
  wire [3:1]\NLW_cdf_wr_data_reg[7]_i_39_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_392_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_393_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_398_CO_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[7]_i_4_CO_UNCONNECTED ;
  wire [3:1]\NLW_cdf_wr_data_reg[7]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[7]_i_40_CO_UNCONNECTED ;
  wire [3:1]\NLW_cdf_wr_data_reg[7]_i_40_O_UNCONNECTED ;
  wire [3:1]\NLW_cdf_wr_data_reg[7]_i_41_CO_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[7]_i_41_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_411_CO_UNCONNECTED ;
  wire [0:0]\NLW_cdf_wr_data_reg[7]_i_411_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_419_CO_UNCONNECTED ;
  wire [0:0]\NLW_cdf_wr_data_reg[7]_i_419_O_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[7]_i_42_CO_UNCONNECTED ;
  wire [3:1]\NLW_cdf_wr_data_reg[7]_i_42_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_420_CO_UNCONNECTED ;
  wire [0:0]\NLW_cdf_wr_data_reg[7]_i_420_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_425_CO_UNCONNECTED ;
  wire [0:0]\NLW_cdf_wr_data_reg[7]_i_425_O_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[7]_i_43_CO_UNCONNECTED ;
  wire [3:1]\NLW_cdf_wr_data_reg[7]_i_43_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_430_CO_UNCONNECTED ;
  wire [0:0]\NLW_cdf_wr_data_reg[7]_i_430_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_435_CO_UNCONNECTED ;
  wire [0:0]\NLW_cdf_wr_data_reg[7]_i_435_O_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[7]_i_44_CO_UNCONNECTED ;
  wire [3:1]\NLW_cdf_wr_data_reg[7]_i_44_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_440_CO_UNCONNECTED ;
  wire [0:0]\NLW_cdf_wr_data_reg[7]_i_440_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_445_CO_UNCONNECTED ;
  wire [0:0]\NLW_cdf_wr_data_reg[7]_i_445_O_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[7]_i_45_CO_UNCONNECTED ;
  wire [3:1]\NLW_cdf_wr_data_reg[7]_i_45_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_450_CO_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[7]_i_46_CO_UNCONNECTED ;
  wire [3:1]\NLW_cdf_wr_data_reg[7]_i_46_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_463_CO_UNCONNECTED ;
  wire [0:0]\NLW_cdf_wr_data_reg[7]_i_463_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_464_CO_UNCONNECTED ;
  wire [0:0]\NLW_cdf_wr_data_reg[7]_i_464_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_469_CO_UNCONNECTED ;
  wire [0:0]\NLW_cdf_wr_data_reg[7]_i_469_O_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[7]_i_47_CO_UNCONNECTED ;
  wire [3:1]\NLW_cdf_wr_data_reg[7]_i_47_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_474_CO_UNCONNECTED ;
  wire [0:0]\NLW_cdf_wr_data_reg[7]_i_474_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_479_CO_UNCONNECTED ;
  wire [0:0]\NLW_cdf_wr_data_reg[7]_i_479_O_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[7]_i_48_CO_UNCONNECTED ;
  wire [3:1]\NLW_cdf_wr_data_reg[7]_i_48_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_484_CO_UNCONNECTED ;
  wire [0:0]\NLW_cdf_wr_data_reg[7]_i_484_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_489_CO_UNCONNECTED ;
  wire [0:0]\NLW_cdf_wr_data_reg[7]_i_489_O_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[7]_i_49_CO_UNCONNECTED ;
  wire [3:1]\NLW_cdf_wr_data_reg[7]_i_49_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_494_CO_UNCONNECTED ;
  wire [0:0]\NLW_cdf_wr_data_reg[7]_i_494_O_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[7]_i_50_CO_UNCONNECTED ;
  wire [3:1]\NLW_cdf_wr_data_reg[7]_i_50_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_503_CO_UNCONNECTED ;
  wire [0:0]\NLW_cdf_wr_data_reg[7]_i_503_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_508_CO_UNCONNECTED ;
  wire [0:0]\NLW_cdf_wr_data_reg[7]_i_508_O_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[7]_i_51_CO_UNCONNECTED ;
  wire [3:1]\NLW_cdf_wr_data_reg[7]_i_51_O_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[7]_i_52_CO_UNCONNECTED ;
  wire [3:1]\NLW_cdf_wr_data_reg[7]_i_52_O_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[7]_i_53_CO_UNCONNECTED ;
  wire [3:1]\NLW_cdf_wr_data_reg[7]_i_53_O_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[7]_i_54_CO_UNCONNECTED ;
  wire [3:1]\NLW_cdf_wr_data_reg[7]_i_54_O_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[7]_i_55_CO_UNCONNECTED ;
  wire [3:1]\NLW_cdf_wr_data_reg[7]_i_55_O_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[7]_i_56_CO_UNCONNECTED ;
  wire [3:1]\NLW_cdf_wr_data_reg[7]_i_56_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_57_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_58_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_63_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_68_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_71_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_76_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_8_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_81_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_82_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_85_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_88_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_89_CO_UNCONNECTED ;
  wire [3:0]\NLW_cdf_wr_data_reg[7]_i_9_CO_UNCONNECTED ;
  wire [3:1]\NLW_cdf_wr_data_reg[7]_i_9_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_94_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_wr_data_reg[7]_i_95_CO_UNCONNECTED ;
  wire [2:0]\NLW_hist_buf_dinb_r_reg[3]_i_12_CO_UNCONNECTED ;
  wire [3:0]\NLW_hist_buf_dinb_r_reg[3]_i_12_O_UNCONNECTED ;
  wire [2:0]\NLW_hist_buf_dinb_r_reg[3]_i_17_CO_UNCONNECTED ;
  wire [3:0]\NLW_hist_buf_dinb_r_reg[3]_i_17_O_UNCONNECTED ;
  wire [2:0]\NLW_hist_buf_dinb_r_reg[3]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_hist_buf_dinb_r_reg[3]_i_6_O_UNCONNECTED ;
  wire [2:0]\NLW_hist_buf_dinb_r_reg[3]_i_7_CO_UNCONNECTED ;
  wire [3:0]\NLW_hist_buf_dinb_r_reg[3]_i_7_O_UNCONNECTED ;
  wire NLW_norm_stage2_mult0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_norm_stage2_mult0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_norm_stage2_mult0_OVERFLOW_UNCONNECTED;
  wire NLW_norm_stage2_mult0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_norm_stage2_mult0_PATTERNDETECT_UNCONNECTED;
  wire NLW_norm_stage2_mult0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_norm_stage2_mult0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_norm_stage2_mult0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_norm_stage2_mult0_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_norm_stage2_mult0_P_UNCONNECTED;
  wire [47:0]NLW_norm_stage2_mult0_PCOUT_UNCONNECTED;

  LUT3 #(
    .INIT(8'hBC)) 
    \FSM_sequential_state[0]_i_1 
       (.I0(\FSM_sequential_state[0]_i_2_n_0 ),
        .I1(state[0]),
        .I2(\FSM_sequential_state[2]_i_3_n_0 ),
        .O(\FSM_sequential_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h88F8888888888888)) 
    \FSM_sequential_state[0]_i_2 
       (.I0(\FSM_sequential_state[0]_i_3_n_0 ),
        .I1(\FSM_sequential_state[2]_i_2_n_0 ),
        .I2(\FSM_sequential_state[0]_i_4_n_0 ),
        .I3(Q[0]),
        .I4(\FSM_sequential_state[0]_i_5_n_0 ),
        .I5(\FSM_sequential_state[0]_i_6_n_0 ),
        .O(\FSM_sequential_state[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_state[0]_i_3 
       (.I0(state[2]),
        .I1(state[1]),
        .O(\FSM_sequential_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[0]_i_4 
       (.I0(Q[15]),
        .I1(p_0_in),
        .I2(Q[13]),
        .I3(Q[14]),
        .I4(state[2]),
        .I5(state[1]),
        .O(\FSM_sequential_state[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[0]_i_5 
       (.I0(Q[3]),
        .I1(Q[4]),
        .I2(Q[1]),
        .I3(Q[2]),
        .I4(Q[6]),
        .I5(Q[5]),
        .O(\FSM_sequential_state[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \FSM_sequential_state[0]_i_6 
       (.I0(Q[9]),
        .I1(Q[10]),
        .I2(Q[7]),
        .I3(Q[8]),
        .I4(Q[12]),
        .I5(Q[11]),
        .O(\FSM_sequential_state[0]_i_6_n_0 ));
  LUT5 #(
    .INIT(32'h1C3CCCCC)) 
    \FSM_sequential_state[1]_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(\FSM_sequential_state[2]_i_2_n_0 ),
        .I4(\FSM_sequential_state[2]_i_3_n_0 ),
        .O(\FSM_sequential_state[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h5A70F0F0)) 
    \FSM_sequential_state[2]_i_1 
       (.I0(state[0]),
        .I1(\FSM_sequential_state[2]_i_2_n_0 ),
        .I2(state[2]),
        .I3(state[1]),
        .I4(\FSM_sequential_state[2]_i_3_n_0 ),
        .O(\FSM_sequential_state[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \FSM_sequential_state[2]_i_2 
       (.I0(\tile_cnt_reg_n_0_[3] ),
        .I1(\tile_cnt_reg_n_0_[2] ),
        .I2(\tile_cnt_reg_n_0_[1] ),
        .I3(\tile_cnt_reg_n_0_[0] ),
        .O(\FSM_sequential_state[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEEDCEEDCFFDCEEDC)) 
    \FSM_sequential_state[2]_i_3 
       (.I0(state[2]),
        .I1(\FSM_sequential_state[2]_i_4_n_0 ),
        .I2(frame_hist_done),
        .I3(\FSM_sequential_state[2]_i_5_n_0 ),
        .I4(sel0[8]),
        .I5(\excess_total[16]_i_3_n_0 ),
        .O(\FSM_sequential_state[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h00000080)) 
    \FSM_sequential_state[2]_i_4 
       (.I0(sel0[1]),
        .I1(sel0[8]),
        .I2(state[2]),
        .I3(sel0[0]),
        .I4(\bin_cnt[1]_i_2_n_0 ),
        .O(\FSM_sequential_state[2]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \FSM_sequential_state[2]_i_5 
       (.I0(state[0]),
        .I1(state[1]),
        .O(\FSM_sequential_state[2]_i_5_n_0 ));
  (* FSM_ENCODED_STATES = "IDLE:000,WRITE_LUT:100,NEXT_TILE:101,DONE_PULSE:111,CALC_CDF:011,CLIP_REDIST:010,READ_HIST_CLIP:001,DONE:110" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(\FSM_sequential_state[0]_i_1_n_0 ),
        .Q(state[0]));
  (* FSM_ENCODED_STATES = "IDLE:000,WRITE_LUT:100,NEXT_TILE:101,DONE_PULSE:111,CALC_CDF:011,CLIP_REDIST:010,READ_HIST_CLIP:001,DONE:110" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(\FSM_sequential_state[1]_i_1_n_0 ),
        .Q(state[1]));
  (* FSM_ENCODED_STATES = "IDLE:000,WRITE_LUT:100,NEXT_TILE:101,DONE_PULSE:111,CALC_CDF:011,CLIP_REDIST:010,READ_HIST_CLIP:001,DONE:110" *) 
  (* KEEP = "yes" *) 
  FDCE #(
    .INIT(1'b0)) 
    \FSM_sequential_state_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(\FSM_sequential_state[2]_i_1_n_0 ),
        .Q(state[2]));
  LUT6 #(
    .INIT(64'h0000000000560256)) 
    \bin_cnt[0]_i_1 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(sel0[8]),
        .I4(\bin_cnt[1]_i_2_n_0 ),
        .I5(sel0[0]),
        .O(\bin_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'h00ABAB00)) 
    \bin_cnt[1]_i_1 
       (.I0(\bin_cnt[8]_i_6_n_0 ),
        .I1(\bin_cnt[1]_i_2_n_0 ),
        .I2(\bin_cnt[8]_i_4_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .O(\bin_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \bin_cnt[1]_i_2 
       (.I0(sel0[4]),
        .I1(sel0[5]),
        .I2(sel0[6]),
        .I3(sel0[7]),
        .I4(sel0[3]),
        .I5(sel0[2]),
        .O(\bin_cnt[1]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h2A80)) 
    \bin_cnt[2]_i_1 
       (.I0(\bin_cnt[8]_i_6_n_0 ),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(sel0[2]),
        .O(\bin_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \bin_cnt[3]_i_1 
       (.I0(\bin_cnt[8]_i_6_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .O(\bin_cnt[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \bin_cnt[4]_i_1 
       (.I0(\bin_cnt[8]_i_6_n_0 ),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .I3(sel0[2]),
        .I4(sel0[3]),
        .I5(sel0[4]),
        .O(\bin_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBFFF000040000000)) 
    \bin_cnt[5]_i_1 
       (.I0(\bin_cnt[5]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .I4(\bin_cnt[8]_i_6_n_0 ),
        .I5(sel0[5]),
        .O(\bin_cnt[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \bin_cnt[5]_i_2 
       (.I0(sel0[0]),
        .I1(sel0[1]),
        .O(\bin_cnt[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0002222000011110)) 
    \bin_cnt[6]_i_1 
       (.I0(\bin_cnt[6]_i_2_n_0 ),
        .I1(sel0[8]),
        .I2(state[1]),
        .I3(state[0]),
        .I4(state[2]),
        .I5(sel0[6]),
        .O(\bin_cnt[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \bin_cnt[6]_i_2 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .I5(sel0[5]),
        .O(\bin_cnt[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0002222000011110)) 
    \bin_cnt[7]_i_1 
       (.I0(\bin_cnt[8]_i_5_n_0 ),
        .I1(sel0[8]),
        .I2(state[1]),
        .I3(state[0]),
        .I4(state[2]),
        .I5(sel0[7]),
        .O(\bin_cnt[7]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \bin_cnt[7]_i_2 
       (.I0(rst_n_IBUF),
        .O(\hist_buf_addra_r_reg[7]_0 ));
  LUT4 #(
    .INIT(16'h5F5E)) 
    \bin_cnt[8]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .I3(frame_hist_done),
        .O(\bin_cnt[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h04FF040404040404)) 
    \bin_cnt[8]_i_2 
       (.I0(\bin_cnt[8]_i_3_n_0 ),
        .I1(sel0[8]),
        .I2(\bin_cnt[8]_i_4_n_0 ),
        .I3(\bin_cnt[8]_i_5_n_0 ),
        .I4(\bin_cnt[8]_i_6_n_0 ),
        .I5(sel0[7]),
        .O(\bin_cnt[8]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    \bin_cnt[8]_i_3 
       (.I0(\bin_cnt[1]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .O(\bin_cnt[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \bin_cnt[8]_i_4 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .O(\bin_cnt[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hDFFFFFFFFFFFFFFF)) 
    \bin_cnt[8]_i_5 
       (.I0(sel0[5]),
        .I1(\bin_cnt[5]_i_2_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[3]),
        .I4(sel0[4]),
        .I5(sel0[6]),
        .O(\bin_cnt[8]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0056)) 
    \bin_cnt[8]_i_6 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(sel0[8]),
        .O(\bin_cnt[8]_i_6_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \bin_cnt_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(\bin_cnt[8]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(\bin_cnt[0]_i_1_n_0 ),
        .Q(sel0[0]));
  FDCE #(
    .INIT(1'b0)) 
    \bin_cnt_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(\bin_cnt[8]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(\bin_cnt[1]_i_1_n_0 ),
        .Q(sel0[1]));
  FDCE #(
    .INIT(1'b0)) 
    \bin_cnt_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(\bin_cnt[8]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(\bin_cnt[2]_i_1_n_0 ),
        .Q(sel0[2]));
  FDCE #(
    .INIT(1'b0)) 
    \bin_cnt_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(\bin_cnt[8]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(\bin_cnt[3]_i_1_n_0 ),
        .Q(sel0[3]));
  FDCE #(
    .INIT(1'b0)) 
    \bin_cnt_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(\bin_cnt[8]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(\bin_cnt[4]_i_1_n_0 ),
        .Q(sel0[4]));
  FDCE #(
    .INIT(1'b0)) 
    \bin_cnt_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(\bin_cnt[8]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(\bin_cnt[5]_i_1_n_0 ),
        .Q(sel0[5]));
  FDCE #(
    .INIT(1'b0)) 
    \bin_cnt_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(\bin_cnt[8]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(\bin_cnt[6]_i_1_n_0 ),
        .Q(sel0[6]));
  FDCE #(
    .INIT(1'b0)) 
    \bin_cnt_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(\bin_cnt[8]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(\bin_cnt[7]_i_1_n_0 ),
        .Q(sel0[7]));
  FDCE #(
    .INIT(1'b0)) 
    \bin_cnt_reg[8] 
       (.C(pclk_IBUF_BUFG),
        .CE(\bin_cnt[8]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(\bin_cnt[8]_i_2_n_0 ),
        .Q(sel0[8]));
  LUT4 #(
    .INIT(16'h7F40)) 
    cdf_done_i_1
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(cdf_done),
        .O(cdf_done_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    cdf_done_reg
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(cdf_done_i_1_n_0),
        .Q(cdf_done));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cdf_max[15]_i_4 
       (.I0(cdf_min0[15]),
        .I1(\cdf_max_reg_n_0_[15] ),
        .I2(cdf_min0[14]),
        .I3(\cdf_max_reg_n_0_[14] ),
        .O(\cdf_max[15]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cdf_max[15]_i_5 
       (.I0(cdf_min0[13]),
        .I1(\cdf_max_reg_n_0_[13] ),
        .I2(cdf_min0[12]),
        .I3(\cdf_max_reg_n_0_[12] ),
        .O(\cdf_max[15]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cdf_max[15]_i_8 
       (.I0(\cdf_max_reg_n_0_[15] ),
        .I1(cdf_min0[15]),
        .I2(\cdf_max_reg_n_0_[14] ),
        .I3(cdf_min0[14]),
        .O(\cdf_max[15]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cdf_max[15]_i_9 
       (.I0(\cdf_max_reg_n_0_[13] ),
        .I1(cdf_min0[13]),
        .I2(\cdf_max_reg_n_0_[12] ),
        .I3(cdf_min0[12]),
        .O(\cdf_max[15]_i_9_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_max_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_ram_inst_n_29),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[0]),
        .Q(\cdf_max_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_max_reg[10] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_ram_inst_n_29),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[10]),
        .Q(\cdf_max_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_max_reg[11] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_ram_inst_n_29),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[11]),
        .Q(\cdf_max_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_max_reg[12] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_ram_inst_n_29),
        .CLR(rst_n),
        .D(cdf_min[12]),
        .Q(\cdf_max_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_max_reg[13] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_ram_inst_n_29),
        .CLR(rst_n),
        .D(cdf_min[13]),
        .Q(\cdf_max_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_max_reg[14] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_ram_inst_n_29),
        .CLR(rst_n),
        .D(cdf_min[14]),
        .Q(\cdf_max_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_max_reg[15] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_ram_inst_n_29),
        .CLR(rst_n),
        .D(cdf_min[15]),
        .Q(\cdf_max_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_max_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_ram_inst_n_29),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[1]),
        .Q(\cdf_max_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_max_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_ram_inst_n_29),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[2]),
        .Q(\cdf_max_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_max_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_ram_inst_n_29),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(cdf_min[3]),
        .Q(\cdf_max_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_max_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_ram_inst_n_29),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[4]),
        .Q(\cdf_max_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_max_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_ram_inst_n_29),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[5]),
        .Q(\cdf_max_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_max_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_ram_inst_n_29),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[6]),
        .Q(\cdf_max_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_max_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_ram_inst_n_29),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[7]),
        .Q(\cdf_max_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_max_reg[8] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_ram_inst_n_29),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[8]),
        .Q(\cdf_max_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_max_reg[9] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_ram_inst_n_29),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[9]),
        .Q(\cdf_max_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    cdf_min_found_i_6
       (.I0(cdf_min0[13]),
        .I1(cdf_min0[12]),
        .I2(cdf_min0[15]),
        .I3(cdf_min0[14]),
        .O(cdf_min_found_i_6_n_0));
  FDCE #(
    .INIT(1'b0)) 
    cdf_min_found_reg
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_ram_inst_n_30),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min_found),
        .Q(cdf_min_found_reg_n_0));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_min_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_ram_inst_n_30),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[0]),
        .Q(\cdf_min_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_min_reg[10] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_ram_inst_n_30),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[10]),
        .Q(\cdf_min_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_min_reg[11] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_ram_inst_n_30),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[11]),
        .Q(\cdf_min_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_min_reg[12] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_ram_inst_n_30),
        .CLR(rst_n),
        .D(cdf_min[12]),
        .Q(\cdf_min_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_min_reg[13] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_ram_inst_n_30),
        .CLR(rst_n),
        .D(cdf_min[13]),
        .Q(\cdf_min_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_min_reg[14] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_ram_inst_n_30),
        .CLR(rst_n),
        .D(cdf_min[14]),
        .Q(\cdf_min_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_min_reg[15] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_ram_inst_n_30),
        .CLR(rst_n),
        .D(cdf_min[15]),
        .Q(\cdf_min_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_min_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_ram_inst_n_30),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[1]),
        .Q(\cdf_min_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_min_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_ram_inst_n_30),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(cdf_min[2]),
        .Q(\cdf_min_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_min_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_ram_inst_n_30),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(cdf_min[3]),
        .Q(\cdf_min_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_min_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_ram_inst_n_30),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[4]),
        .Q(\cdf_min_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_min_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_ram_inst_n_30),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[5]),
        .Q(\cdf_min_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_min_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_ram_inst_n_30),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[6]),
        .Q(\cdf_min_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_min_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_ram_inst_n_30),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[7]),
        .Q(\cdf_min_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_min_reg[8] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_ram_inst_n_30),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[8]),
        .Q(\cdf_min_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_min_reg[9] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_ram_inst_n_30),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[9]),
        .Q(\cdf_min_reg_n_0_[9] ));
  LUT3 #(
    .INIT(8'hBC)) 
    \cdf_ram_addra_r[0]_i_1 
       (.I0(sel0[8]),
        .I1(state[0]),
        .I2(sel0[0]),
        .O(cdf_ram_addra_r0_in[0]));
  LUT4 #(
    .INIT(16'hF9CC)) 
    \cdf_ram_addra_r[1]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[1]),
        .I2(sel0[8]),
        .I3(state[0]),
        .O(cdf_ram_addra_r0_in[1]));
  LUT5 #(
    .INIT(32'hFEABFF00)) 
    \cdf_ram_addra_r[2]_i_1 
       (.I0(sel0[8]),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(sel0[2]),
        .I4(state[0]),
        .O(cdf_ram_addra_r0_in[2]));
  LUT6 #(
    .INIT(64'hFFFEFFFFFF010000)) 
    \cdf_ram_addra_r[3]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(sel0[8]),
        .I4(state[0]),
        .I5(sel0[3]),
        .O(cdf_ram_addra_r0_in[3]));
  LUT6 #(
    .INIT(64'hFFFEAAABFFFF0000)) 
    \cdf_ram_addra_r[4]_i_1 
       (.I0(sel0[8]),
        .I1(\hist_buf_addrb_r[6]_i_2_n_0 ),
        .I2(sel0[2]),
        .I3(sel0[3]),
        .I4(sel0[4]),
        .I5(state[0]),
        .O(cdf_ram_addra_r0_in[4]));
  LUT5 #(
    .INIT(32'hFEFFF100)) 
    \cdf_ram_addra_r[5]_i_1 
       (.I0(sel0[4]),
        .I1(\norm_stage1_addr[5]_i_2_n_0 ),
        .I2(sel0[8]),
        .I3(state[0]),
        .I4(sel0[5]),
        .O(cdf_ram_addra_r0_in[5]));
  LUT4 #(
    .INIT(16'hEBF0)) 
    \cdf_ram_addra_r[6]_i_1 
       (.I0(sel0[8]),
        .I1(\norm_stage1_addr[7]_i_3_n_0 ),
        .I2(sel0[6]),
        .I3(state[0]),
        .O(cdf_ram_addra_r0_in[6]));
  LUT5 #(
    .INIT(32'h0005C000)) 
    \cdf_ram_addra_r[7]_i_1 
       (.I0(sel0[8]),
        .I1(\cdf_temp[15]_i_3_n_0 ),
        .I2(state[1]),
        .I3(state[0]),
        .I4(state[2]),
        .O(\cdf_ram_addra_r[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFD888A)) 
    \cdf_ram_addra_r[7]_i_2 
       (.I0(state[0]),
        .I1(sel0[8]),
        .I2(\norm_stage1_addr[7]_i_3_n_0 ),
        .I3(sel0[6]),
        .I4(sel0[7]),
        .O(cdf_ram_addra_r0_in[7]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_ram_addra_r_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(\cdf_ram_addra_r[7]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(cdf_ram_addra_r0_in[0]),
        .Q(\cdf_ram_addra_r_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_ram_addra_r_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(\cdf_ram_addra_r[7]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(cdf_ram_addra_r0_in[1]),
        .Q(\cdf_ram_addra_r_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_ram_addra_r_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(\cdf_ram_addra_r[7]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(cdf_ram_addra_r0_in[2]),
        .Q(\cdf_ram_addra_r_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_ram_addra_r_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(\cdf_ram_addra_r[7]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(cdf_ram_addra_r0_in[3]),
        .Q(\cdf_ram_addra_r_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_ram_addra_r_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(\cdf_ram_addra_r[7]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(cdf_ram_addra_r0_in[4]),
        .Q(\cdf_ram_addra_r_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_ram_addra_r_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(\cdf_ram_addra_r[7]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(cdf_ram_addra_r0_in[5]),
        .Q(\cdf_ram_addra_r_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_ram_addra_r_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(\cdf_ram_addra_r[7]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(cdf_ram_addra_r0_in[6]),
        .Q(\cdf_ram_addra_r_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_ram_addra_r_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(\cdf_ram_addra_r[7]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(cdf_ram_addra_r0_in[7]),
        .Q(\cdf_ram_addra_r_reg_n_0_[7] ));
  LUT4 #(
    .INIT(16'h4000)) 
    \cdf_ram_dina_r[15]_i_1 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\cdf_temp[15]_i_3_n_0 ),
        .O(cdf_ram_dina_r));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_ram_dina_r_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_ram_dina_r),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(cdf_min0[0]),
        .Q(\cdf_ram_dina_r_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_ram_dina_r_reg[10] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_ram_dina_r),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(cdf_min0[10]),
        .Q(\cdf_ram_dina_r_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_ram_dina_r_reg[11] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_ram_dina_r),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(cdf_min0[11]),
        .Q(\cdf_ram_dina_r_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_ram_dina_r_reg[12] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_ram_dina_r),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(cdf_min0[12]),
        .Q(\cdf_ram_dina_r_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_ram_dina_r_reg[13] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_ram_dina_r),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(cdf_min0[13]),
        .Q(\cdf_ram_dina_r_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_ram_dina_r_reg[14] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_ram_dina_r),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(cdf_min0[14]),
        .Q(\cdf_ram_dina_r_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_ram_dina_r_reg[15] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_ram_dina_r),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(cdf_min0[15]),
        .Q(\cdf_ram_dina_r_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_ram_dina_r_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_ram_dina_r),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(cdf_min0[1]),
        .Q(\cdf_ram_dina_r_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_ram_dina_r_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_ram_dina_r),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(cdf_min0[2]),
        .Q(\cdf_ram_dina_r_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_ram_dina_r_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_ram_dina_r),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(cdf_min0[3]),
        .Q(\cdf_ram_dina_r_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_ram_dina_r_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_ram_dina_r),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(cdf_min0[4]),
        .Q(\cdf_ram_dina_r_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_ram_dina_r_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_ram_dina_r),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(cdf_min0[5]),
        .Q(\cdf_ram_dina_r_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_ram_dina_r_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_ram_dina_r),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(cdf_min0[6]),
        .Q(\cdf_ram_dina_r_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_ram_dina_r_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_ram_dina_r),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(cdf_min0[7]),
        .Q(\cdf_ram_dina_r_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_ram_dina_r_reg[8] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_ram_dina_r),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(cdf_min0[8]),
        .Q(\cdf_ram_dina_r_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_ram_dina_r_reg[9] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_ram_dina_r),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(cdf_min0[9]),
        .Q(\cdf_ram_dina_r_reg_n_0_[9] ));
  LUT6 #(
    .INIT(64'hBBBBABBB8B8BAB8B)) 
    cdf_ram_ena_r_i_1
       (.I0(cdf_ram_dina_r),
        .I1(\bin_cnt[8]_i_4_n_0 ),
        .I2(sel0[8]),
        .I3(\bin_cnt[5]_i_2_n_0 ),
        .I4(\bin_cnt[1]_i_2_n_0 ),
        .I5(cdf_ram_ena_r_reg_n_0),
        .O(cdf_ram_ena_r_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    cdf_ram_ena_r_reg
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(cdf_ram_ena_r_i_1_n_0),
        .Q(cdf_ram_ena_r_reg_n_0));
  clahe_true_dual_port_ram cdf_ram_inst
       (.D(norm_stage1_diff[11:0]),
        .O({cdf_ram_inst_n_12,cdf_ram_inst_n_13,cdf_ram_inst_n_14,cdf_ram_inst_n_15}),
        .Q({\cdf_ram_addra_r_reg_n_0_[7] ,\cdf_ram_addra_r_reg_n_0_[6] ,\cdf_ram_addra_r_reg_n_0_[5] ,\cdf_ram_addra_r_reg_n_0_[4] ,\cdf_ram_addra_r_reg_n_0_[3] ,\cdf_ram_addra_r_reg_n_0_[2] ,\cdf_ram_addra_r_reg_n_0_[1] ,\cdf_ram_addra_r_reg_n_0_[0] }),
        .WEA(cdf_ram_wea_r_reg_n_0),
        .\bin_cnt_reg[8] (\cdf_temp[15]_i_3_n_0 ),
        .\cdf_min_reg[15] ({\cdf_min_reg_n_0_[15] ,\cdf_min_reg_n_0_[14] ,\cdf_min_reg_n_0_[13] ,\cdf_min_reg_n_0_[12] ,\cdf_min_reg_n_0_[11] ,\cdf_min_reg_n_0_[10] ,\cdf_min_reg_n_0_[9] ,\cdf_min_reg_n_0_[8] ,\cdf_min_reg_n_0_[7] ,\cdf_min_reg_n_0_[6] ,\cdf_min_reg_n_0_[5] ,\cdf_min_reg_n_0_[4] ,\cdf_min_reg_n_0_[3] ,\cdf_min_reg_n_0_[2] ,\cdf_min_reg_n_0_[1] ,\cdf_min_reg_n_0_[0] }),
        .\cdf_ram_dina_r_reg[15] ({\cdf_ram_dina_r_reg_n_0_[15] ,\cdf_ram_dina_r_reg_n_0_[14] ,\cdf_ram_dina_r_reg_n_0_[13] ,\cdf_ram_dina_r_reg_n_0_[12] ,\cdf_ram_dina_r_reg_n_0_[11] ,\cdf_ram_dina_r_reg_n_0_[10] ,\cdf_ram_dina_r_reg_n_0_[9] ,\cdf_ram_dina_r_reg_n_0_[8] ,\cdf_ram_dina_r_reg_n_0_[7] ,\cdf_ram_dina_r_reg_n_0_[6] ,\cdf_ram_dina_r_reg_n_0_[5] ,\cdf_ram_dina_r_reg_n_0_[4] ,\cdf_ram_dina_r_reg_n_0_[3] ,\cdf_ram_dina_r_reg_n_0_[2] ,\cdf_ram_dina_r_reg_n_0_[1] ,\cdf_ram_dina_r_reg_n_0_[0] }),
        .cdf_ram_ena_r_reg(cdf_ram_ena_r_reg_n_0),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG));
  LUT6 #(
    .INIT(64'hBABAAABA8A8AAA8A)) 
    cdf_ram_wea_r_i_1
       (.I0(cdf_ram_dina_r),
        .I1(\bin_cnt[8]_i_4_n_0 ),
        .I2(sel0[8]),
        .I3(\bin_cnt[5]_i_2_n_0 ),
        .I4(\bin_cnt[1]_i_2_n_0 ),
        .I5(cdf_ram_wea_r_reg_n_0),
        .O(cdf_ram_wea_r_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    cdf_ram_wea_r_reg
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(cdf_ram_wea_r_i_1_n_0),
        .Q(cdf_ram_wea_r_reg_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    \cdf_range[11]_i_2 
       (.I0(\cdf_max_reg_n_0_[11] ),
        .I1(\cdf_min_reg_n_0_[11] ),
        .O(\cdf_range[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cdf_range[11]_i_3 
       (.I0(\cdf_max_reg_n_0_[10] ),
        .I1(\cdf_min_reg_n_0_[10] ),
        .O(\cdf_range[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cdf_range[11]_i_4 
       (.I0(\cdf_max_reg_n_0_[9] ),
        .I1(\cdf_min_reg_n_0_[9] ),
        .O(\cdf_range[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cdf_range[11]_i_5 
       (.I0(\cdf_max_reg_n_0_[8] ),
        .I1(\cdf_min_reg_n_0_[8] ),
        .O(\cdf_range[11]_i_5_n_0 ));
  LUT4 #(
    .INIT(16'h0002)) 
    \cdf_range[15]_i_1 
       (.I0(state[2]),
        .I1(state[0]),
        .I2(state[1]),
        .I3(\cdf_temp[15]_i_3_n_0 ),
        .O(cdf_range0));
  LUT2 #(
    .INIT(4'h9)) 
    \cdf_range[15]_i_3 
       (.I0(\cdf_max_reg_n_0_[15] ),
        .I1(\cdf_min_reg_n_0_[15] ),
        .O(\cdf_range[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cdf_range[15]_i_4 
       (.I0(\cdf_max_reg_n_0_[14] ),
        .I1(\cdf_min_reg_n_0_[14] ),
        .O(\cdf_range[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cdf_range[15]_i_5 
       (.I0(\cdf_max_reg_n_0_[13] ),
        .I1(\cdf_min_reg_n_0_[13] ),
        .O(\cdf_range[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cdf_range[15]_i_6 
       (.I0(\cdf_max_reg_n_0_[12] ),
        .I1(\cdf_min_reg_n_0_[12] ),
        .O(\cdf_range[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cdf_range[3]_i_2 
       (.I0(\cdf_max_reg_n_0_[3] ),
        .I1(\cdf_min_reg_n_0_[3] ),
        .O(\cdf_range[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cdf_range[3]_i_3 
       (.I0(\cdf_max_reg_n_0_[2] ),
        .I1(\cdf_min_reg_n_0_[2] ),
        .O(\cdf_range[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cdf_range[3]_i_4 
       (.I0(\cdf_max_reg_n_0_[1] ),
        .I1(\cdf_min_reg_n_0_[1] ),
        .O(\cdf_range[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cdf_range[3]_i_5 
       (.I0(\cdf_max_reg_n_0_[0] ),
        .I1(\cdf_min_reg_n_0_[0] ),
        .O(\cdf_range[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cdf_range[7]_i_2 
       (.I0(\cdf_max_reg_n_0_[7] ),
        .I1(\cdf_min_reg_n_0_[7] ),
        .O(\cdf_range[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cdf_range[7]_i_3 
       (.I0(\cdf_max_reg_n_0_[6] ),
        .I1(\cdf_min_reg_n_0_[6] ),
        .O(\cdf_range[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cdf_range[7]_i_4 
       (.I0(\cdf_max_reg_n_0_[5] ),
        .I1(\cdf_min_reg_n_0_[5] ),
        .O(\cdf_range[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \cdf_range[7]_i_5 
       (.I0(\cdf_max_reg_n_0_[4] ),
        .I1(\cdf_min_reg_n_0_[4] ),
        .O(\cdf_range[7]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_range_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_range0),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(\cdf_range_reg[3]_i_1_n_7 ),
        .Q(cdf_range[0]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_range_reg[10] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_range0),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(\cdf_range_reg[11]_i_1_n_5 ),
        .Q(cdf_range[10]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_range_reg[11] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_range0),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(\cdf_range_reg[11]_i_1_n_4 ),
        .Q(cdf_range[11]));
  CARRY4 \cdf_range_reg[11]_i_1 
       (.CI(\cdf_range_reg[7]_i_1_n_0 ),
        .CO({\cdf_range_reg[11]_i_1_n_0 ,\NLW_cdf_range_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_max_reg_n_0_[11] ,\cdf_max_reg_n_0_[10] ,\cdf_max_reg_n_0_[9] ,\cdf_max_reg_n_0_[8] }),
        .O({\cdf_range_reg[11]_i_1_n_4 ,\cdf_range_reg[11]_i_1_n_5 ,\cdf_range_reg[11]_i_1_n_6 ,\cdf_range_reg[11]_i_1_n_7 }),
        .S({\cdf_range[11]_i_2_n_0 ,\cdf_range[11]_i_3_n_0 ,\cdf_range[11]_i_4_n_0 ,\cdf_range[11]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_range_reg[12] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_range0),
        .CLR(rst_n),
        .D(\cdf_range_reg[15]_i_2_n_7 ),
        .Q(cdf_range[12]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_range_reg[13] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_range0),
        .CLR(rst_n),
        .D(\cdf_range_reg[15]_i_2_n_6 ),
        .Q(cdf_range[13]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_range_reg[14] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_range0),
        .CLR(rst_n),
        .D(\cdf_range_reg[15]_i_2_n_5 ),
        .Q(cdf_range[14]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_range_reg[15] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_range0),
        .CLR(rst_n),
        .D(\cdf_range_reg[15]_i_2_n_4 ),
        .Q(cdf_range[15]));
  CARRY4 \cdf_range_reg[15]_i_2 
       (.CI(\cdf_range_reg[11]_i_1_n_0 ),
        .CO(\NLW_cdf_range_reg[15]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,\cdf_max_reg_n_0_[14] ,\cdf_max_reg_n_0_[13] ,\cdf_max_reg_n_0_[12] }),
        .O({\cdf_range_reg[15]_i_2_n_4 ,\cdf_range_reg[15]_i_2_n_5 ,\cdf_range_reg[15]_i_2_n_6 ,\cdf_range_reg[15]_i_2_n_7 }),
        .S({\cdf_range[15]_i_3_n_0 ,\cdf_range[15]_i_4_n_0 ,\cdf_range[15]_i_5_n_0 ,\cdf_range[15]_i_6_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_range_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_range0),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(\cdf_range_reg[3]_i_1_n_6 ),
        .Q(cdf_range[1]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_range_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_range0),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(\cdf_range_reg[3]_i_1_n_5 ),
        .Q(cdf_range[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_range_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_range0),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(\cdf_range_reg[3]_i_1_n_4 ),
        .Q(cdf_range[3]));
  CARRY4 \cdf_range_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\cdf_range_reg[3]_i_1_n_0 ,\NLW_cdf_range_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({\cdf_max_reg_n_0_[3] ,\cdf_max_reg_n_0_[2] ,\cdf_max_reg_n_0_[1] ,\cdf_max_reg_n_0_[0] }),
        .O({\cdf_range_reg[3]_i_1_n_4 ,\cdf_range_reg[3]_i_1_n_5 ,\cdf_range_reg[3]_i_1_n_6 ,\cdf_range_reg[3]_i_1_n_7 }),
        .S({\cdf_range[3]_i_2_n_0 ,\cdf_range[3]_i_3_n_0 ,\cdf_range[3]_i_4_n_0 ,\cdf_range[3]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_range_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_range0),
        .CLR(rst_n),
        .D(\cdf_range_reg[7]_i_1_n_7 ),
        .Q(cdf_range[4]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_range_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_range0),
        .CLR(rst_n),
        .D(\cdf_range_reg[7]_i_1_n_6 ),
        .Q(cdf_range[5]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_range_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_range0),
        .CLR(rst_n),
        .D(\cdf_range_reg[7]_i_1_n_5 ),
        .Q(cdf_range[6]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_range_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_range0),
        .CLR(rst_n),
        .D(\cdf_range_reg[7]_i_1_n_4 ),
        .Q(cdf_range[7]));
  CARRY4 \cdf_range_reg[7]_i_1 
       (.CI(\cdf_range_reg[3]_i_1_n_0 ),
        .CO({\cdf_range_reg[7]_i_1_n_0 ,\NLW_cdf_range_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_max_reg_n_0_[7] ,\cdf_max_reg_n_0_[6] ,\cdf_max_reg_n_0_[5] ,\cdf_max_reg_n_0_[4] }),
        .O({\cdf_range_reg[7]_i_1_n_4 ,\cdf_range_reg[7]_i_1_n_5 ,\cdf_range_reg[7]_i_1_n_6 ,\cdf_range_reg[7]_i_1_n_7 }),
        .S({\cdf_range[7]_i_2_n_0 ,\cdf_range[7]_i_3_n_0 ,\cdf_range[7]_i_4_n_0 ,\cdf_range[7]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_range_reg[8] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_range0),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(\cdf_range_reg[11]_i_1_n_7 ),
        .Q(cdf_range[8]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_range_reg[9] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_range0),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(\cdf_range_reg[11]_i_1_n_6 ),
        .Q(cdf_range[9]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cdf_temp[12]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(cdf_min0[12]),
        .O(cdf_min[12]));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cdf_temp[13]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(cdf_min0[13]),
        .O(cdf_min[13]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cdf_temp[14]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(cdf_min0[14]),
        .O(cdf_min[14]));
  LUT3 #(
    .INIT(8'h08)) 
    \cdf_temp[15]_i_1 
       (.I0(state[1]),
        .I1(state[0]),
        .I2(state[2]),
        .O(cdf_temp));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cdf_temp[15]_i_2 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(cdf_min0[15]),
        .O(cdf_min[15]));
  LUT2 #(
    .INIT(4'hE)) 
    \cdf_temp[15]_i_3 
       (.I0(\excess_total[16]_i_3_n_0 ),
        .I1(sel0[8]),
        .O(\cdf_temp[15]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_temp_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_temp),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[0]),
        .Q(\cdf_temp_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_temp_reg[10] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_temp),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[10]),
        .Q(\cdf_temp_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_temp_reg[11] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_temp),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[11]),
        .Q(\cdf_temp_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_temp_reg[12] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_temp),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[12]),
        .Q(\cdf_temp_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_temp_reg[13] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_temp),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[13]),
        .Q(\cdf_temp_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_temp_reg[14] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_temp),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[14]),
        .Q(\cdf_temp_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_temp_reg[15] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_temp),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[15]),
        .Q(\cdf_temp_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_temp_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_temp),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[1]),
        .Q(\cdf_temp_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_temp_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_temp),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[2]),
        .Q(\cdf_temp_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_temp_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_temp),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[3]),
        .Q(\cdf_temp_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_temp_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_temp),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[4]),
        .Q(\cdf_temp_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_temp_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_temp),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[5]),
        .Q(\cdf_temp_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_temp_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_temp),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[6]),
        .Q(\cdf_temp_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_temp_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_temp),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[7]),
        .Q(\cdf_temp_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_temp_reg[8] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_temp),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[8]),
        .Q(\cdf_temp_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_temp_reg[9] 
       (.C(pclk_IBUF_BUFG),
        .CE(cdf_temp),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(cdf_min[9]),
        .Q(\cdf_temp_reg_n_0_[9] ));
  LUT4 #(
    .INIT(16'h0008)) 
    \cdf_wr_bin_addr[0]_i_1 
       (.I0(\norm_stage2_addr_reg_n_0_[0] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(cdf_wr_bin_addr0_in[0]));
  LUT4 #(
    .INIT(16'h0008)) 
    \cdf_wr_bin_addr[1]_i_1 
       (.I0(\norm_stage2_addr_reg_n_0_[1] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(cdf_wr_bin_addr0_in[1]));
  LUT4 #(
    .INIT(16'h0008)) 
    \cdf_wr_bin_addr[2]_i_1 
       (.I0(\norm_stage2_addr_reg_n_0_[2] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(cdf_wr_bin_addr0_in[2]));
  LUT4 #(
    .INIT(16'h0008)) 
    \cdf_wr_bin_addr[3]_i_1 
       (.I0(\norm_stage2_addr_reg_n_0_[3] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(cdf_wr_bin_addr0_in[3]));
  LUT4 #(
    .INIT(16'h0008)) 
    \cdf_wr_bin_addr[4]_i_1 
       (.I0(\norm_stage2_addr_reg_n_0_[4] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(cdf_wr_bin_addr0_in[4]));
  LUT4 #(
    .INIT(16'h0008)) 
    \cdf_wr_bin_addr[5]_i_1 
       (.I0(\norm_stage2_addr_reg_n_0_[5] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(cdf_wr_bin_addr0_in[5]));
  LUT4 #(
    .INIT(16'h0008)) 
    \cdf_wr_bin_addr[6]_i_1 
       (.I0(\norm_stage2_addr_reg_n_0_[6] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(cdf_wr_bin_addr0_in[6]));
  LUT5 #(
    .INIT(32'hFFFF5666)) 
    \cdf_wr_bin_addr[7]_i_1 
       (.I0(sel0[8]),
        .I1(\bin_cnt[1]_i_2_n_0 ),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(\bin_cnt[8]_i_4_n_0 ),
        .O(\cdf_wr_bin_addr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0008)) 
    \cdf_wr_bin_addr[7]_i_2 
       (.I0(\norm_stage2_addr_reg_n_0_[7] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .O(cdf_wr_bin_addr0_in[7]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_wr_bin_addr_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(\cdf_wr_bin_addr[7]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(cdf_wr_bin_addr0_in[0]),
        .Q(cdf_wr_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_wr_bin_addr_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(\cdf_wr_bin_addr[7]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(cdf_wr_bin_addr0_in[1]),
        .Q(cdf_wr_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_wr_bin_addr_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(\cdf_wr_bin_addr[7]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(cdf_wr_bin_addr0_in[2]),
        .Q(cdf_wr_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_wr_bin_addr_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(\cdf_wr_bin_addr[7]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(cdf_wr_bin_addr0_in[3]),
        .Q(cdf_wr_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_wr_bin_addr_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(\cdf_wr_bin_addr[7]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(cdf_wr_bin_addr0_in[4]),
        .Q(cdf_wr_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_wr_bin_addr_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(\cdf_wr_bin_addr[7]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(cdf_wr_bin_addr0_in[5]),
        .Q(cdf_wr_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_wr_bin_addr_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(\cdf_wr_bin_addr[7]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(cdf_wr_bin_addr0_in[6]),
        .Q(cdf_wr_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_wr_bin_addr_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(\cdf_wr_bin_addr[7]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(cdf_wr_bin_addr0_in[7]),
        .Q(cdf_wr_addr[7]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \cdf_wr_data[0]_i_1 
       (.I0(norm_div_result0[0]),
        .I1(\cdf_wr_data[7]_i_3_n_0 ),
        .I2(\cdf_wr_data[7]_i_5_n_0 ),
        .O(norm_saturated[0]));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[0]_i_11 
       (.I0(norm_div_result0[1]),
        .I1(cdf_range[11]),
        .I2(\cdf_wr_data_reg[1]_i_6_n_4 ),
        .O(\cdf_wr_data[0]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[0]_i_12 
       (.I0(norm_div_result0[1]),
        .I1(cdf_range[10]),
        .I2(\cdf_wr_data_reg[1]_i_6_n_5 ),
        .O(\cdf_wr_data[0]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[0]_i_13 
       (.I0(norm_div_result0[1]),
        .I1(cdf_range[9]),
        .I2(\cdf_wr_data_reg[1]_i_6_n_6 ),
        .O(\cdf_wr_data[0]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[0]_i_14 
       (.I0(norm_div_result0[1]),
        .I1(cdf_range[8]),
        .I2(\cdf_wr_data_reg[1]_i_6_n_7 ),
        .O(\cdf_wr_data[0]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[0]_i_16 
       (.I0(norm_div_result0[1]),
        .I1(cdf_range[7]),
        .I2(\cdf_wr_data_reg[1]_i_11_n_4 ),
        .O(\cdf_wr_data[0]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[0]_i_17 
       (.I0(norm_div_result0[1]),
        .I1(cdf_range[6]),
        .I2(\cdf_wr_data_reg[1]_i_11_n_5 ),
        .O(\cdf_wr_data[0]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[0]_i_18 
       (.I0(norm_div_result0[1]),
        .I1(cdf_range[5]),
        .I2(\cdf_wr_data_reg[1]_i_11_n_6 ),
        .O(\cdf_wr_data[0]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[0]_i_19 
       (.I0(norm_div_result0[1]),
        .I1(cdf_range[4]),
        .I2(\cdf_wr_data_reg[1]_i_11_n_7 ),
        .O(\cdf_wr_data[0]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[0]_i_20 
       (.I0(norm_div_result0[1]),
        .I1(cdf_range[3]),
        .I2(\cdf_wr_data_reg[1]_i_16_n_4 ),
        .O(\cdf_wr_data[0]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[0]_i_21 
       (.I0(norm_div_result0[1]),
        .I1(cdf_range[2]),
        .I2(\cdf_wr_data_reg[1]_i_16_n_5 ),
        .O(\cdf_wr_data[0]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[0]_i_22 
       (.I0(norm_div_result0[1]),
        .I1(cdf_range[1]),
        .I2(\cdf_wr_data_reg[1]_i_16_n_6 ),
        .O(\cdf_wr_data[0]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[0]_i_23 
       (.I0(norm_div_result0[1]),
        .I1(cdf_range[0]),
        .I2(\norm_stage2_mult_reg_n_0_[0] ),
        .O(\cdf_wr_data[0]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[0]_i_4 
       (.I0(norm_div_result0[1]),
        .I1(\cdf_wr_data_reg[1]_i_2_n_7 ),
        .O(\cdf_wr_data[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[0]_i_6 
       (.I0(norm_div_result0[1]),
        .I1(cdf_range[15]),
        .I2(\cdf_wr_data_reg[1]_i_3_n_4 ),
        .O(\cdf_wr_data[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[0]_i_7 
       (.I0(norm_div_result0[1]),
        .I1(cdf_range[14]),
        .I2(\cdf_wr_data_reg[1]_i_3_n_5 ),
        .O(\cdf_wr_data[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[0]_i_8 
       (.I0(norm_div_result0[1]),
        .I1(cdf_range[13]),
        .I2(\cdf_wr_data_reg[1]_i_3_n_6 ),
        .O(\cdf_wr_data[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[0]_i_9 
       (.I0(norm_div_result0[1]),
        .I1(cdf_range[12]),
        .I2(\cdf_wr_data_reg[1]_i_3_n_7 ),
        .O(\cdf_wr_data[0]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \cdf_wr_data[1]_i_1 
       (.I0(norm_div_result0[1]),
        .I1(\cdf_wr_data[7]_i_3_n_0 ),
        .I2(\cdf_wr_data[7]_i_5_n_0 ),
        .O(norm_saturated[1]));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[1]_i_10 
       (.I0(norm_div_result0[2]),
        .I1(cdf_range[11]),
        .I2(\cdf_wr_data_reg[2]_i_6_n_4 ),
        .O(\cdf_wr_data[1]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[1]_i_12 
       (.I0(norm_div_result0[2]),
        .I1(cdf_range[10]),
        .I2(\cdf_wr_data_reg[2]_i_6_n_5 ),
        .O(\cdf_wr_data[1]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[1]_i_13 
       (.I0(norm_div_result0[2]),
        .I1(cdf_range[9]),
        .I2(\cdf_wr_data_reg[2]_i_6_n_6 ),
        .O(\cdf_wr_data[1]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[1]_i_14 
       (.I0(norm_div_result0[2]),
        .I1(cdf_range[8]),
        .I2(\cdf_wr_data_reg[2]_i_6_n_7 ),
        .O(\cdf_wr_data[1]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[1]_i_15 
       (.I0(norm_div_result0[2]),
        .I1(cdf_range[7]),
        .I2(\cdf_wr_data_reg[2]_i_11_n_4 ),
        .O(\cdf_wr_data[1]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[1]_i_17 
       (.I0(norm_div_result0[2]),
        .I1(cdf_range[6]),
        .I2(\cdf_wr_data_reg[2]_i_11_n_5 ),
        .O(\cdf_wr_data[1]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[1]_i_18 
       (.I0(norm_div_result0[2]),
        .I1(cdf_range[5]),
        .I2(\cdf_wr_data_reg[2]_i_11_n_6 ),
        .O(\cdf_wr_data[1]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[1]_i_19 
       (.I0(norm_div_result0[2]),
        .I1(cdf_range[4]),
        .I2(\cdf_wr_data_reg[2]_i_11_n_7 ),
        .O(\cdf_wr_data[1]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[1]_i_20 
       (.I0(norm_div_result0[2]),
        .I1(cdf_range[3]),
        .I2(\cdf_wr_data_reg[2]_i_16_n_4 ),
        .O(\cdf_wr_data[1]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[1]_i_21 
       (.I0(norm_div_result0[2]),
        .I1(cdf_range[2]),
        .I2(\cdf_wr_data_reg[2]_i_16_n_5 ),
        .O(\cdf_wr_data[1]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[1]_i_22 
       (.I0(norm_div_result0[2]),
        .I1(cdf_range[1]),
        .I2(\cdf_wr_data_reg[2]_i_16_n_6 ),
        .O(\cdf_wr_data[1]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[1]_i_23 
       (.I0(norm_div_result0[2]),
        .I1(cdf_range[0]),
        .I2(\norm_stage2_mult_reg_n_0_[1] ),
        .O(\cdf_wr_data[1]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[1]_i_4 
       (.I0(norm_div_result0[2]),
        .I1(\cdf_wr_data_reg[2]_i_2_n_7 ),
        .O(\cdf_wr_data[1]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[1]_i_5 
       (.I0(norm_div_result0[2]),
        .I1(cdf_range[15]),
        .I2(\cdf_wr_data_reg[2]_i_3_n_4 ),
        .O(\cdf_wr_data[1]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[1]_i_7 
       (.I0(norm_div_result0[2]),
        .I1(cdf_range[14]),
        .I2(\cdf_wr_data_reg[2]_i_3_n_5 ),
        .O(\cdf_wr_data[1]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[1]_i_8 
       (.I0(norm_div_result0[2]),
        .I1(cdf_range[13]),
        .I2(\cdf_wr_data_reg[2]_i_3_n_6 ),
        .O(\cdf_wr_data[1]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[1]_i_9 
       (.I0(norm_div_result0[2]),
        .I1(cdf_range[12]),
        .I2(\cdf_wr_data_reg[2]_i_3_n_7 ),
        .O(\cdf_wr_data[1]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \cdf_wr_data[2]_i_1 
       (.I0(norm_div_result0[2]),
        .I1(\cdf_wr_data[7]_i_3_n_0 ),
        .I2(\cdf_wr_data[7]_i_5_n_0 ),
        .O(norm_saturated[2]));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[2]_i_10 
       (.I0(norm_div_result0[3]),
        .I1(cdf_range[11]),
        .I2(\cdf_wr_data_reg[3]_i_6_n_4 ),
        .O(\cdf_wr_data[2]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[2]_i_12 
       (.I0(norm_div_result0[3]),
        .I1(cdf_range[10]),
        .I2(\cdf_wr_data_reg[3]_i_6_n_5 ),
        .O(\cdf_wr_data[2]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[2]_i_13 
       (.I0(norm_div_result0[3]),
        .I1(cdf_range[9]),
        .I2(\cdf_wr_data_reg[3]_i_6_n_6 ),
        .O(\cdf_wr_data[2]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[2]_i_14 
       (.I0(norm_div_result0[3]),
        .I1(cdf_range[8]),
        .I2(\cdf_wr_data_reg[3]_i_6_n_7 ),
        .O(\cdf_wr_data[2]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[2]_i_15 
       (.I0(norm_div_result0[3]),
        .I1(cdf_range[7]),
        .I2(\cdf_wr_data_reg[3]_i_11_n_4 ),
        .O(\cdf_wr_data[2]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[2]_i_17 
       (.I0(norm_div_result0[3]),
        .I1(cdf_range[6]),
        .I2(\cdf_wr_data_reg[3]_i_11_n_5 ),
        .O(\cdf_wr_data[2]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[2]_i_18 
       (.I0(norm_div_result0[3]),
        .I1(cdf_range[5]),
        .I2(\cdf_wr_data_reg[3]_i_11_n_6 ),
        .O(\cdf_wr_data[2]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[2]_i_19 
       (.I0(norm_div_result0[3]),
        .I1(cdf_range[4]),
        .I2(\cdf_wr_data_reg[3]_i_11_n_7 ),
        .O(\cdf_wr_data[2]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[2]_i_20 
       (.I0(norm_div_result0[3]),
        .I1(cdf_range[3]),
        .I2(\cdf_wr_data_reg[3]_i_16_n_4 ),
        .O(\cdf_wr_data[2]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[2]_i_21 
       (.I0(norm_div_result0[3]),
        .I1(cdf_range[2]),
        .I2(\cdf_wr_data_reg[3]_i_16_n_5 ),
        .O(\cdf_wr_data[2]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[2]_i_22 
       (.I0(norm_div_result0[3]),
        .I1(cdf_range[1]),
        .I2(\cdf_wr_data_reg[3]_i_16_n_6 ),
        .O(\cdf_wr_data[2]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[2]_i_23 
       (.I0(norm_div_result0[3]),
        .I1(cdf_range[0]),
        .I2(\norm_stage2_mult_reg_n_0_[2] ),
        .O(\cdf_wr_data[2]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[2]_i_4 
       (.I0(norm_div_result0[3]),
        .I1(\cdf_wr_data_reg[3]_i_2_n_7 ),
        .O(\cdf_wr_data[2]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[2]_i_5 
       (.I0(norm_div_result0[3]),
        .I1(cdf_range[15]),
        .I2(\cdf_wr_data_reg[3]_i_3_n_4 ),
        .O(\cdf_wr_data[2]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[2]_i_7 
       (.I0(norm_div_result0[3]),
        .I1(cdf_range[14]),
        .I2(\cdf_wr_data_reg[3]_i_3_n_5 ),
        .O(\cdf_wr_data[2]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[2]_i_8 
       (.I0(norm_div_result0[3]),
        .I1(cdf_range[13]),
        .I2(\cdf_wr_data_reg[3]_i_3_n_6 ),
        .O(\cdf_wr_data[2]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[2]_i_9 
       (.I0(norm_div_result0[3]),
        .I1(cdf_range[12]),
        .I2(\cdf_wr_data_reg[3]_i_3_n_7 ),
        .O(\cdf_wr_data[2]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \cdf_wr_data[3]_i_1 
       (.I0(norm_div_result0[3]),
        .I1(\cdf_wr_data[7]_i_3_n_0 ),
        .I2(\cdf_wr_data[7]_i_5_n_0 ),
        .O(norm_saturated[3]));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[3]_i_10 
       (.I0(norm_div_result0[4]),
        .I1(cdf_range[11]),
        .I2(\cdf_wr_data_reg[4]_i_6_n_4 ),
        .O(\cdf_wr_data[3]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[3]_i_12 
       (.I0(norm_div_result0[4]),
        .I1(cdf_range[10]),
        .I2(\cdf_wr_data_reg[4]_i_6_n_5 ),
        .O(\cdf_wr_data[3]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[3]_i_13 
       (.I0(norm_div_result0[4]),
        .I1(cdf_range[9]),
        .I2(\cdf_wr_data_reg[4]_i_6_n_6 ),
        .O(\cdf_wr_data[3]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[3]_i_14 
       (.I0(norm_div_result0[4]),
        .I1(cdf_range[8]),
        .I2(\cdf_wr_data_reg[4]_i_6_n_7 ),
        .O(\cdf_wr_data[3]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[3]_i_15 
       (.I0(norm_div_result0[4]),
        .I1(cdf_range[7]),
        .I2(\cdf_wr_data_reg[4]_i_11_n_4 ),
        .O(\cdf_wr_data[3]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[3]_i_17 
       (.I0(norm_div_result0[4]),
        .I1(cdf_range[6]),
        .I2(\cdf_wr_data_reg[4]_i_11_n_5 ),
        .O(\cdf_wr_data[3]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[3]_i_18 
       (.I0(norm_div_result0[4]),
        .I1(cdf_range[5]),
        .I2(\cdf_wr_data_reg[4]_i_11_n_6 ),
        .O(\cdf_wr_data[3]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[3]_i_19 
       (.I0(norm_div_result0[4]),
        .I1(cdf_range[4]),
        .I2(\cdf_wr_data_reg[4]_i_11_n_7 ),
        .O(\cdf_wr_data[3]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[3]_i_20 
       (.I0(norm_div_result0[4]),
        .I1(cdf_range[3]),
        .I2(\cdf_wr_data_reg[4]_i_16_n_4 ),
        .O(\cdf_wr_data[3]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[3]_i_21 
       (.I0(norm_div_result0[4]),
        .I1(cdf_range[2]),
        .I2(\cdf_wr_data_reg[4]_i_16_n_5 ),
        .O(\cdf_wr_data[3]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[3]_i_22 
       (.I0(norm_div_result0[4]),
        .I1(cdf_range[1]),
        .I2(\cdf_wr_data_reg[4]_i_16_n_6 ),
        .O(\cdf_wr_data[3]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[3]_i_23 
       (.I0(norm_div_result0[4]),
        .I1(cdf_range[0]),
        .I2(\norm_stage2_mult_reg_n_0_[3] ),
        .O(\cdf_wr_data[3]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[3]_i_4 
       (.I0(norm_div_result0[4]),
        .I1(\cdf_wr_data_reg[4]_i_2_n_7 ),
        .O(\cdf_wr_data[3]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[3]_i_5 
       (.I0(norm_div_result0[4]),
        .I1(cdf_range[15]),
        .I2(\cdf_wr_data_reg[4]_i_3_n_4 ),
        .O(\cdf_wr_data[3]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[3]_i_7 
       (.I0(norm_div_result0[4]),
        .I1(cdf_range[14]),
        .I2(\cdf_wr_data_reg[4]_i_3_n_5 ),
        .O(\cdf_wr_data[3]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[3]_i_8 
       (.I0(norm_div_result0[4]),
        .I1(cdf_range[13]),
        .I2(\cdf_wr_data_reg[4]_i_3_n_6 ),
        .O(\cdf_wr_data[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[3]_i_9 
       (.I0(norm_div_result0[4]),
        .I1(cdf_range[12]),
        .I2(\cdf_wr_data_reg[4]_i_3_n_7 ),
        .O(\cdf_wr_data[3]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \cdf_wr_data[4]_i_1 
       (.I0(norm_div_result0[4]),
        .I1(\cdf_wr_data[7]_i_3_n_0 ),
        .I2(\cdf_wr_data[7]_i_5_n_0 ),
        .O(norm_saturated[4]));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[4]_i_10 
       (.I0(norm_div_result0[5]),
        .I1(cdf_range[11]),
        .I2(\cdf_wr_data_reg[5]_i_6_n_4 ),
        .O(\cdf_wr_data[4]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[4]_i_12 
       (.I0(norm_div_result0[5]),
        .I1(cdf_range[10]),
        .I2(\cdf_wr_data_reg[5]_i_6_n_5 ),
        .O(\cdf_wr_data[4]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[4]_i_13 
       (.I0(norm_div_result0[5]),
        .I1(cdf_range[9]),
        .I2(\cdf_wr_data_reg[5]_i_6_n_6 ),
        .O(\cdf_wr_data[4]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[4]_i_14 
       (.I0(norm_div_result0[5]),
        .I1(cdf_range[8]),
        .I2(\cdf_wr_data_reg[5]_i_6_n_7 ),
        .O(\cdf_wr_data[4]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[4]_i_15 
       (.I0(norm_div_result0[5]),
        .I1(cdf_range[7]),
        .I2(\cdf_wr_data_reg[5]_i_11_n_4 ),
        .O(\cdf_wr_data[4]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[4]_i_17 
       (.I0(norm_div_result0[5]),
        .I1(cdf_range[6]),
        .I2(\cdf_wr_data_reg[5]_i_11_n_5 ),
        .O(\cdf_wr_data[4]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[4]_i_18 
       (.I0(norm_div_result0[5]),
        .I1(cdf_range[5]),
        .I2(\cdf_wr_data_reg[5]_i_11_n_6 ),
        .O(\cdf_wr_data[4]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[4]_i_19 
       (.I0(norm_div_result0[5]),
        .I1(cdf_range[4]),
        .I2(\cdf_wr_data_reg[5]_i_11_n_7 ),
        .O(\cdf_wr_data[4]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[4]_i_20 
       (.I0(norm_div_result0[5]),
        .I1(cdf_range[3]),
        .I2(\cdf_wr_data_reg[5]_i_16_n_4 ),
        .O(\cdf_wr_data[4]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[4]_i_21 
       (.I0(norm_div_result0[5]),
        .I1(cdf_range[2]),
        .I2(\cdf_wr_data_reg[5]_i_16_n_5 ),
        .O(\cdf_wr_data[4]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[4]_i_22 
       (.I0(norm_div_result0[5]),
        .I1(cdf_range[1]),
        .I2(\cdf_wr_data_reg[5]_i_16_n_6 ),
        .O(\cdf_wr_data[4]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[4]_i_23 
       (.I0(norm_div_result0[5]),
        .I1(cdf_range[0]),
        .I2(\norm_stage2_mult_reg_n_0_[4] ),
        .O(\cdf_wr_data[4]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[4]_i_4 
       (.I0(norm_div_result0[5]),
        .I1(\cdf_wr_data_reg[5]_i_2_n_7 ),
        .O(\cdf_wr_data[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[4]_i_5 
       (.I0(norm_div_result0[5]),
        .I1(cdf_range[15]),
        .I2(\cdf_wr_data_reg[5]_i_3_n_4 ),
        .O(\cdf_wr_data[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[4]_i_7 
       (.I0(norm_div_result0[5]),
        .I1(cdf_range[14]),
        .I2(\cdf_wr_data_reg[5]_i_3_n_5 ),
        .O(\cdf_wr_data[4]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[4]_i_8 
       (.I0(norm_div_result0[5]),
        .I1(cdf_range[13]),
        .I2(\cdf_wr_data_reg[5]_i_3_n_6 ),
        .O(\cdf_wr_data[4]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[4]_i_9 
       (.I0(norm_div_result0[5]),
        .I1(cdf_range[12]),
        .I2(\cdf_wr_data_reg[5]_i_3_n_7 ),
        .O(\cdf_wr_data[4]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \cdf_wr_data[5]_i_1 
       (.I0(norm_div_result0[5]),
        .I1(\cdf_wr_data[7]_i_3_n_0 ),
        .I2(\cdf_wr_data[7]_i_5_n_0 ),
        .O(norm_saturated[5]));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[5]_i_10 
       (.I0(norm_div_result0[6]),
        .I1(cdf_range[11]),
        .I2(\cdf_wr_data_reg[6]_i_6_n_4 ),
        .O(\cdf_wr_data[5]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[5]_i_12 
       (.I0(norm_div_result0[6]),
        .I1(cdf_range[10]),
        .I2(\cdf_wr_data_reg[6]_i_6_n_5 ),
        .O(\cdf_wr_data[5]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[5]_i_13 
       (.I0(norm_div_result0[6]),
        .I1(cdf_range[9]),
        .I2(\cdf_wr_data_reg[6]_i_6_n_6 ),
        .O(\cdf_wr_data[5]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[5]_i_14 
       (.I0(norm_div_result0[6]),
        .I1(cdf_range[8]),
        .I2(\cdf_wr_data_reg[6]_i_6_n_7 ),
        .O(\cdf_wr_data[5]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[5]_i_15 
       (.I0(norm_div_result0[6]),
        .I1(cdf_range[7]),
        .I2(\cdf_wr_data_reg[6]_i_11_n_4 ),
        .O(\cdf_wr_data[5]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[5]_i_17 
       (.I0(norm_div_result0[6]),
        .I1(cdf_range[6]),
        .I2(\cdf_wr_data_reg[6]_i_11_n_5 ),
        .O(\cdf_wr_data[5]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[5]_i_18 
       (.I0(norm_div_result0[6]),
        .I1(cdf_range[5]),
        .I2(\cdf_wr_data_reg[6]_i_11_n_6 ),
        .O(\cdf_wr_data[5]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[5]_i_19 
       (.I0(norm_div_result0[6]),
        .I1(cdf_range[4]),
        .I2(\cdf_wr_data_reg[6]_i_11_n_7 ),
        .O(\cdf_wr_data[5]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[5]_i_20 
       (.I0(norm_div_result0[6]),
        .I1(cdf_range[3]),
        .I2(\cdf_wr_data_reg[6]_i_16_n_4 ),
        .O(\cdf_wr_data[5]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[5]_i_21 
       (.I0(norm_div_result0[6]),
        .I1(cdf_range[2]),
        .I2(\cdf_wr_data_reg[6]_i_16_n_5 ),
        .O(\cdf_wr_data[5]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[5]_i_22 
       (.I0(norm_div_result0[6]),
        .I1(cdf_range[1]),
        .I2(\cdf_wr_data_reg[6]_i_16_n_6 ),
        .O(\cdf_wr_data[5]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[5]_i_23 
       (.I0(norm_div_result0[6]),
        .I1(cdf_range[0]),
        .I2(\norm_stage2_mult_reg_n_0_[5] ),
        .O(\cdf_wr_data[5]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[5]_i_4 
       (.I0(norm_div_result0[6]),
        .I1(\cdf_wr_data_reg[6]_i_2_n_7 ),
        .O(\cdf_wr_data[5]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[5]_i_5 
       (.I0(norm_div_result0[6]),
        .I1(cdf_range[15]),
        .I2(\cdf_wr_data_reg[6]_i_3_n_4 ),
        .O(\cdf_wr_data[5]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[5]_i_7 
       (.I0(norm_div_result0[6]),
        .I1(cdf_range[14]),
        .I2(\cdf_wr_data_reg[6]_i_3_n_5 ),
        .O(\cdf_wr_data[5]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[5]_i_8 
       (.I0(norm_div_result0[6]),
        .I1(cdf_range[13]),
        .I2(\cdf_wr_data_reg[6]_i_3_n_6 ),
        .O(\cdf_wr_data[5]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[5]_i_9 
       (.I0(norm_div_result0[6]),
        .I1(cdf_range[12]),
        .I2(\cdf_wr_data_reg[6]_i_3_n_7 ),
        .O(\cdf_wr_data[5]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hC8)) 
    \cdf_wr_data[6]_i_1 
       (.I0(norm_div_result0[6]),
        .I1(\cdf_wr_data[7]_i_3_n_0 ),
        .I2(\cdf_wr_data[7]_i_5_n_0 ),
        .O(norm_saturated[6]));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[6]_i_10 
       (.I0(norm_div_result0[7]),
        .I1(cdf_range[11]),
        .I2(\cdf_wr_data_reg[7]_i_20_n_4 ),
        .O(\cdf_wr_data[6]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[6]_i_12 
       (.I0(norm_div_result0[7]),
        .I1(cdf_range[10]),
        .I2(\cdf_wr_data_reg[7]_i_20_n_5 ),
        .O(\cdf_wr_data[6]_i_12_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[6]_i_13 
       (.I0(norm_div_result0[7]),
        .I1(cdf_range[9]),
        .I2(\cdf_wr_data_reg[7]_i_20_n_6 ),
        .O(\cdf_wr_data[6]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[6]_i_14 
       (.I0(norm_div_result0[7]),
        .I1(cdf_range[8]),
        .I2(\cdf_wr_data_reg[7]_i_20_n_7 ),
        .O(\cdf_wr_data[6]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[6]_i_15 
       (.I0(norm_div_result0[7]),
        .I1(cdf_range[7]),
        .I2(\cdf_wr_data_reg[7]_i_57_n_4 ),
        .O(\cdf_wr_data[6]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[6]_i_17 
       (.I0(norm_div_result0[7]),
        .I1(cdf_range[6]),
        .I2(\cdf_wr_data_reg[7]_i_57_n_5 ),
        .O(\cdf_wr_data[6]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[6]_i_18 
       (.I0(norm_div_result0[7]),
        .I1(cdf_range[5]),
        .I2(\cdf_wr_data_reg[7]_i_57_n_6 ),
        .O(\cdf_wr_data[6]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[6]_i_19 
       (.I0(norm_div_result0[7]),
        .I1(cdf_range[4]),
        .I2(\cdf_wr_data_reg[7]_i_57_n_7 ),
        .O(\cdf_wr_data[6]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[6]_i_20 
       (.I0(norm_div_result0[7]),
        .I1(cdf_range[3]),
        .I2(\cdf_wr_data_reg[7]_i_144_n_4 ),
        .O(\cdf_wr_data[6]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[6]_i_21 
       (.I0(norm_div_result0[7]),
        .I1(cdf_range[2]),
        .I2(\cdf_wr_data_reg[7]_i_144_n_5 ),
        .O(\cdf_wr_data[6]_i_21_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[6]_i_22 
       (.I0(norm_div_result0[7]),
        .I1(cdf_range[1]),
        .I2(\cdf_wr_data_reg[7]_i_144_n_6 ),
        .O(\cdf_wr_data[6]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[6]_i_23 
       (.I0(norm_div_result0[7]),
        .I1(cdf_range[0]),
        .I2(\norm_stage2_mult_reg_n_0_[6] ),
        .O(\cdf_wr_data[6]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[6]_i_4 
       (.I0(norm_div_result0[7]),
        .I1(\cdf_wr_data_reg[7]_i_4_n_7 ),
        .O(\cdf_wr_data[6]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[6]_i_5 
       (.I0(norm_div_result0[7]),
        .I1(cdf_range[15]),
        .I2(\cdf_wr_data_reg[7]_i_8_n_4 ),
        .O(\cdf_wr_data[6]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[6]_i_7 
       (.I0(norm_div_result0[7]),
        .I1(cdf_range[14]),
        .I2(\cdf_wr_data_reg[7]_i_8_n_5 ),
        .O(\cdf_wr_data[6]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[6]_i_8 
       (.I0(norm_div_result0[7]),
        .I1(cdf_range[13]),
        .I2(\cdf_wr_data_reg[7]_i_8_n_6 ),
        .O(\cdf_wr_data[6]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[6]_i_9 
       (.I0(norm_div_result0[7]),
        .I1(cdf_range[12]),
        .I2(\cdf_wr_data_reg[7]_i_8_n_7 ),
        .O(\cdf_wr_data[6]_i_9_n_0 ));
  LUT5 #(
    .INIT(32'h00005666)) 
    \cdf_wr_data[7]_i_1 
       (.I0(sel0[8]),
        .I1(\bin_cnt[1]_i_2_n_0 ),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(\bin_cnt[8]_i_4_n_0 ),
        .O(\cdf_wr_data[7]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_101 
       (.I0(norm_div_result0[31]),
        .I1(\cdf_wr_data_reg[7]_i_100_n_4 ),
        .O(\cdf_wr_data[7]_i_101_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_102 
       (.I0(norm_div_result0[31]),
        .I1(cdf_range[15]),
        .I2(\cdf_wr_data_reg[7]_i_100_n_5 ),
        .O(\cdf_wr_data[7]_i_102_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_105 
       (.I0(norm_div_result0[18]),
        .I1(\cdf_wr_data_reg[7]_i_46_n_7 ),
        .O(\cdf_wr_data[7]_i_105_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_106 
       (.I0(norm_div_result0[18]),
        .I1(cdf_range[15]),
        .I2(\cdf_wr_data_reg[7]_i_104_n_4 ),
        .O(\cdf_wr_data[7]_i_106_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_108 
       (.I0(norm_div_result0[17]),
        .I1(\cdf_wr_data_reg[7]_i_43_n_7 ),
        .O(\cdf_wr_data[7]_i_108_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_109 
       (.I0(norm_div_result0[17]),
        .I1(cdf_range[15]),
        .I2(\cdf_wr_data_reg[7]_i_103_n_4 ),
        .O(\cdf_wr_data[7]_i_109_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_11 
       (.I0(norm_div_result0[8]),
        .I1(\cdf_wr_data_reg[7]_i_9_n_7 ),
        .O(\cdf_wr_data[7]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_112 
       (.I0(norm_div_result0[20]),
        .I1(\cdf_wr_data_reg[7]_i_48_n_7 ),
        .O(\cdf_wr_data[7]_i_112_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_113 
       (.I0(norm_div_result0[20]),
        .I1(cdf_range[15]),
        .I2(\cdf_wr_data_reg[7]_i_111_n_4 ),
        .O(\cdf_wr_data[7]_i_113_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_114 
       (.I0(norm_div_result0[19]),
        .I1(\cdf_wr_data_reg[7]_i_45_n_7 ),
        .O(\cdf_wr_data[7]_i_114_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_115 
       (.I0(norm_div_result0[19]),
        .I1(cdf_range[15]),
        .I2(\cdf_wr_data_reg[7]_i_110_n_4 ),
        .O(\cdf_wr_data[7]_i_115_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_118 
       (.I0(norm_div_result0[22]),
        .I1(\cdf_wr_data_reg[7]_i_50_n_7 ),
        .O(\cdf_wr_data[7]_i_118_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_119 
       (.I0(norm_div_result0[22]),
        .I1(cdf_range[15]),
        .I2(\cdf_wr_data_reg[7]_i_117_n_4 ),
        .O(\cdf_wr_data[7]_i_119_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_12 
       (.I0(norm_div_result0[8]),
        .I1(cdf_range[15]),
        .I2(\cdf_wr_data_reg[7]_i_10_n_4 ),
        .O(\cdf_wr_data[7]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_120 
       (.I0(norm_div_result0[21]),
        .I1(\cdf_wr_data_reg[7]_i_47_n_7 ),
        .O(\cdf_wr_data[7]_i_120_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_121 
       (.I0(norm_div_result0[21]),
        .I1(cdf_range[15]),
        .I2(\cdf_wr_data_reg[7]_i_116_n_4 ),
        .O(\cdf_wr_data[7]_i_121_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_123 
       (.I0(norm_div_result0[24]),
        .I1(\cdf_wr_data_reg[7]_i_36_n_7 ),
        .O(\cdf_wr_data[7]_i_123_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_124 
       (.I0(norm_div_result0[24]),
        .I1(cdf_range[15]),
        .I2(\cdf_wr_data_reg[7]_i_85_n_4 ),
        .O(\cdf_wr_data[7]_i_124_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_125 
       (.I0(norm_div_result0[23]),
        .I1(\cdf_wr_data_reg[7]_i_49_n_7 ),
        .O(\cdf_wr_data[7]_i_125_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_126 
       (.I0(norm_div_result0[23]),
        .I1(cdf_range[15]),
        .I2(\cdf_wr_data_reg[7]_i_122_n_4 ),
        .O(\cdf_wr_data[7]_i_126_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_129 
       (.I0(norm_div_result0[14]),
        .I1(\cdf_wr_data_reg[7]_i_54_n_7 ),
        .O(\cdf_wr_data[7]_i_129_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cdf_wr_data[7]_i_13 
       (.I0(norm_div_result0[25]),
        .I1(norm_div_result0[24]),
        .I2(norm_div_result0[27]),
        .I3(norm_div_result0[26]),
        .O(\cdf_wr_data[7]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_130 
       (.I0(norm_div_result0[14]),
        .I1(cdf_range[15]),
        .I2(\cdf_wr_data_reg[7]_i_128_n_4 ),
        .O(\cdf_wr_data[7]_i_130_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_132 
       (.I0(norm_div_result0[13]),
        .I1(\cdf_wr_data_reg[7]_i_51_n_7 ),
        .O(\cdf_wr_data[7]_i_132_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_133 
       (.I0(norm_div_result0[13]),
        .I1(cdf_range[15]),
        .I2(\cdf_wr_data_reg[7]_i_127_n_4 ),
        .O(\cdf_wr_data[7]_i_133_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_135 
       (.I0(norm_div_result0[16]),
        .I1(\cdf_wr_data_reg[7]_i_44_n_7 ),
        .O(\cdf_wr_data[7]_i_135_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_136 
       (.I0(norm_div_result0[16]),
        .I1(cdf_range[15]),
        .I2(\cdf_wr_data_reg[7]_i_107_n_4 ),
        .O(\cdf_wr_data[7]_i_136_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_137 
       (.I0(norm_div_result0[15]),
        .I1(\cdf_wr_data_reg[7]_i_53_n_7 ),
        .O(\cdf_wr_data[7]_i_137_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_138 
       (.I0(norm_div_result0[15]),
        .I1(cdf_range[15]),
        .I2(\cdf_wr_data_reg[7]_i_134_n_4 ),
        .O(\cdf_wr_data[7]_i_138_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cdf_wr_data[7]_i_14 
       (.I0(norm_div_result0[29]),
        .I1(norm_div_result0[28]),
        .I2(norm_div_result0[31]),
        .I3(norm_div_result0[30]),
        .O(\cdf_wr_data[7]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_140 
       (.I0(norm_div_result0[12]),
        .I1(\cdf_wr_data_reg[7]_i_52_n_7 ),
        .O(\cdf_wr_data[7]_i_140_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_141 
       (.I0(norm_div_result0[12]),
        .I1(cdf_range[15]),
        .I2(\cdf_wr_data_reg[7]_i_131_n_4 ),
        .O(\cdf_wr_data[7]_i_141_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_142 
       (.I0(norm_div_result0[11]),
        .I1(\cdf_wr_data_reg[7]_i_55_n_7 ),
        .O(\cdf_wr_data[7]_i_142_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_143 
       (.I0(norm_div_result0[11]),
        .I1(cdf_range[15]),
        .I2(\cdf_wr_data_reg[7]_i_139_n_4 ),
        .O(\cdf_wr_data[7]_i_143_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_146 
       (.I0(norm_div_result0[8]),
        .I1(cdf_range[6]),
        .I2(\cdf_wr_data_reg[7]_i_58_n_5 ),
        .O(\cdf_wr_data[7]_i_146_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_147 
       (.I0(norm_div_result0[8]),
        .I1(cdf_range[5]),
        .I2(\cdf_wr_data_reg[7]_i_58_n_6 ),
        .O(\cdf_wr_data[7]_i_147_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_148 
       (.I0(norm_div_result0[8]),
        .I1(cdf_range[4]),
        .I2(\cdf_wr_data_reg[7]_i_58_n_7 ),
        .O(\cdf_wr_data[7]_i_148_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_149 
       (.I0(norm_div_result0[8]),
        .I1(cdf_range[3]),
        .I2(\cdf_wr_data_reg[7]_i_145_n_4 ),
        .O(\cdf_wr_data[7]_i_149_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cdf_wr_data[7]_i_15 
       (.I0(norm_div_result0[17]),
        .I1(norm_div_result0[16]),
        .I2(norm_div_result0[19]),
        .I3(norm_div_result0[18]),
        .O(\cdf_wr_data[7]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_151 
       (.I0(norm_div_result0[9]),
        .I1(cdf_range[6]),
        .I2(\cdf_wr_data_reg[7]_i_63_n_5 ),
        .O(\cdf_wr_data[7]_i_151_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_152 
       (.I0(norm_div_result0[9]),
        .I1(cdf_range[5]),
        .I2(\cdf_wr_data_reg[7]_i_63_n_6 ),
        .O(\cdf_wr_data[7]_i_152_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_153 
       (.I0(norm_div_result0[9]),
        .I1(cdf_range[4]),
        .I2(\cdf_wr_data_reg[7]_i_63_n_7 ),
        .O(\cdf_wr_data[7]_i_153_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_154 
       (.I0(norm_div_result0[9]),
        .I1(cdf_range[3]),
        .I2(\cdf_wr_data_reg[7]_i_150_n_4 ),
        .O(\cdf_wr_data[7]_i_154_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_156 
       (.I0(norm_div_result0[10]),
        .I1(cdf_range[6]),
        .I2(\cdf_wr_data_reg[7]_i_76_n_5 ),
        .O(\cdf_wr_data[7]_i_156_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_157 
       (.I0(norm_div_result0[10]),
        .I1(cdf_range[5]),
        .I2(\cdf_wr_data_reg[7]_i_76_n_6 ),
        .O(\cdf_wr_data[7]_i_157_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_158 
       (.I0(norm_div_result0[10]),
        .I1(cdf_range[4]),
        .I2(\cdf_wr_data_reg[7]_i_76_n_7 ),
        .O(\cdf_wr_data[7]_i_158_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_159 
       (.I0(norm_div_result0[10]),
        .I1(cdf_range[3]),
        .I2(\cdf_wr_data_reg[7]_i_155_n_4 ),
        .O(\cdf_wr_data[7]_i_159_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cdf_wr_data[7]_i_16 
       (.I0(norm_div_result0[21]),
        .I1(norm_div_result0[20]),
        .I2(norm_div_result0[23]),
        .I3(norm_div_result0[22]),
        .O(\cdf_wr_data[7]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_161 
       (.I0(norm_div_result0[11]),
        .I1(cdf_range[14]),
        .I2(\cdf_wr_data_reg[7]_i_139_n_5 ),
        .O(\cdf_wr_data[7]_i_161_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_162 
       (.I0(norm_div_result0[11]),
        .I1(cdf_range[13]),
        .I2(\cdf_wr_data_reg[7]_i_139_n_6 ),
        .O(\cdf_wr_data[7]_i_162_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_163 
       (.I0(norm_div_result0[11]),
        .I1(cdf_range[12]),
        .I2(\cdf_wr_data_reg[7]_i_139_n_7 ),
        .O(\cdf_wr_data[7]_i_163_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_164 
       (.I0(norm_div_result0[11]),
        .I1(cdf_range[11]),
        .I2(\cdf_wr_data_reg[7]_i_160_n_4 ),
        .O(\cdf_wr_data[7]_i_164_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_166 
       (.I0(norm_div_result0[11]),
        .I1(cdf_range[10]),
        .I2(\cdf_wr_data_reg[7]_i_160_n_5 ),
        .O(\cdf_wr_data[7]_i_166_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_167 
       (.I0(norm_div_result0[11]),
        .I1(cdf_range[9]),
        .I2(\cdf_wr_data_reg[7]_i_160_n_6 ),
        .O(\cdf_wr_data[7]_i_167_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_168 
       (.I0(norm_div_result0[11]),
        .I1(cdf_range[8]),
        .I2(\cdf_wr_data_reg[7]_i_160_n_7 ),
        .O(\cdf_wr_data[7]_i_168_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_169 
       (.I0(norm_div_result0[11]),
        .I1(cdf_range[7]),
        .I2(\cdf_wr_data_reg[7]_i_165_n_4 ),
        .O(\cdf_wr_data[7]_i_169_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cdf_wr_data[7]_i_17 
       (.I0(norm_div_result0[13]),
        .I1(norm_div_result0[12]),
        .I2(norm_div_result0[15]),
        .I3(norm_div_result0[14]),
        .O(\cdf_wr_data[7]_i_17_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_171 
       (.I0(norm_div_result0[11]),
        .I1(cdf_range[6]),
        .I2(\cdf_wr_data_reg[7]_i_165_n_5 ),
        .O(\cdf_wr_data[7]_i_171_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_172 
       (.I0(norm_div_result0[11]),
        .I1(cdf_range[5]),
        .I2(\cdf_wr_data_reg[7]_i_165_n_6 ),
        .O(\cdf_wr_data[7]_i_172_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_173 
       (.I0(norm_div_result0[11]),
        .I1(cdf_range[4]),
        .I2(\cdf_wr_data_reg[7]_i_165_n_7 ),
        .O(\cdf_wr_data[7]_i_173_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_174 
       (.I0(norm_div_result0[11]),
        .I1(cdf_range[3]),
        .I2(\cdf_wr_data_reg[7]_i_170_n_4 ),
        .O(\cdf_wr_data[7]_i_174_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_177 
       (.I0(norm_div_result0[26]),
        .I1(cdf_range[14]),
        .I2(\cdf_wr_data_reg[7]_i_82_n_5 ),
        .O(\cdf_wr_data[7]_i_177_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_178 
       (.I0(norm_div_result0[26]),
        .I1(cdf_range[13]),
        .I2(\cdf_wr_data_reg[7]_i_82_n_6 ),
        .O(\cdf_wr_data[7]_i_178_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_179 
       (.I0(norm_div_result0[26]),
        .I1(cdf_range[12]),
        .I2(\cdf_wr_data_reg[7]_i_82_n_7 ),
        .O(\cdf_wr_data[7]_i_179_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cdf_wr_data[7]_i_18 
       (.I0(norm_div_result0[9]),
        .I1(norm_div_result0[8]),
        .I2(norm_div_result0[11]),
        .I3(norm_div_result0[10]),
        .O(\cdf_wr_data[7]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_180 
       (.I0(norm_div_result0[26]),
        .I1(cdf_range[11]),
        .I2(\cdf_wr_data_reg[7]_i_176_n_4 ),
        .O(\cdf_wr_data[7]_i_180_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_182 
       (.I0(norm_div_result0[27]),
        .I1(cdf_range[14]),
        .I2(\cdf_wr_data_reg[7]_i_88_n_5 ),
        .O(\cdf_wr_data[7]_i_182_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_183 
       (.I0(norm_div_result0[27]),
        .I1(cdf_range[13]),
        .I2(\cdf_wr_data_reg[7]_i_88_n_6 ),
        .O(\cdf_wr_data[7]_i_183_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_184 
       (.I0(norm_div_result0[27]),
        .I1(cdf_range[12]),
        .I2(\cdf_wr_data_reg[7]_i_88_n_7 ),
        .O(\cdf_wr_data[7]_i_184_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_185 
       (.I0(norm_div_result0[27]),
        .I1(cdf_range[11]),
        .I2(\cdf_wr_data_reg[7]_i_181_n_4 ),
        .O(\cdf_wr_data[7]_i_185_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_187 
       (.I0(norm_div_result0[25]),
        .I1(cdf_range[14]),
        .I2(\cdf_wr_data_reg[7]_i_81_n_5 ),
        .O(\cdf_wr_data[7]_i_187_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_188 
       (.I0(norm_div_result0[25]),
        .I1(cdf_range[13]),
        .I2(\cdf_wr_data_reg[7]_i_81_n_6 ),
        .O(\cdf_wr_data[7]_i_188_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_189 
       (.I0(norm_div_result0[25]),
        .I1(cdf_range[12]),
        .I2(\cdf_wr_data_reg[7]_i_81_n_7 ),
        .O(\cdf_wr_data[7]_i_189_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cdf_wr_data[7]_i_19 
       (.I0(cdf_range[13]),
        .I1(cdf_range[12]),
        .I2(cdf_range[15]),
        .I3(cdf_range[14]),
        .O(\cdf_wr_data[7]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_190 
       (.I0(norm_div_result0[25]),
        .I1(cdf_range[11]),
        .I2(\cdf_wr_data_reg[7]_i_175_n_4 ),
        .O(\cdf_wr_data[7]_i_190_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_192 
       (.I0(norm_div_result0[28]),
        .I1(cdf_range[14]),
        .I2(\cdf_wr_data_reg[7]_i_89_n_5 ),
        .O(\cdf_wr_data[7]_i_192_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_193 
       (.I0(norm_div_result0[28]),
        .I1(cdf_range[13]),
        .I2(\cdf_wr_data_reg[7]_i_89_n_6 ),
        .O(\cdf_wr_data[7]_i_193_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_194 
       (.I0(norm_div_result0[28]),
        .I1(cdf_range[12]),
        .I2(\cdf_wr_data_reg[7]_i_89_n_7 ),
        .O(\cdf_wr_data[7]_i_194_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_195 
       (.I0(norm_div_result0[28]),
        .I1(cdf_range[11]),
        .I2(\cdf_wr_data_reg[7]_i_191_n_4 ),
        .O(\cdf_wr_data[7]_i_195_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_197 
       (.I0(norm_div_result0[29]),
        .I1(cdf_range[14]),
        .I2(\cdf_wr_data_reg[7]_i_94_n_5 ),
        .O(\cdf_wr_data[7]_i_197_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_198 
       (.I0(norm_div_result0[29]),
        .I1(cdf_range[13]),
        .I2(\cdf_wr_data_reg[7]_i_94_n_6 ),
        .O(\cdf_wr_data[7]_i_198_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_199 
       (.I0(norm_div_result0[29]),
        .I1(cdf_range[12]),
        .I2(\cdf_wr_data_reg[7]_i_94_n_7 ),
        .O(\cdf_wr_data[7]_i_199_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hFD)) 
    \cdf_wr_data[7]_i_2 
       (.I0(\cdf_wr_data[7]_i_3_n_0 ),
        .I1(norm_div_result0[7]),
        .I2(\cdf_wr_data[7]_i_5_n_0 ),
        .O(norm_saturated[7]));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_200 
       (.I0(norm_div_result0[29]),
        .I1(cdf_range[11]),
        .I2(\cdf_wr_data_reg[7]_i_196_n_4 ),
        .O(\cdf_wr_data[7]_i_200_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_202 
       (.I0(norm_div_result0[30]),
        .I1(cdf_range[14]),
        .I2(\cdf_wr_data_reg[7]_i_95_n_5 ),
        .O(\cdf_wr_data[7]_i_202_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_203 
       (.I0(norm_div_result0[30]),
        .I1(cdf_range[13]),
        .I2(\cdf_wr_data_reg[7]_i_95_n_6 ),
        .O(\cdf_wr_data[7]_i_203_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_204 
       (.I0(norm_div_result0[30]),
        .I1(cdf_range[12]),
        .I2(\cdf_wr_data_reg[7]_i_95_n_7 ),
        .O(\cdf_wr_data[7]_i_204_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_205 
       (.I0(norm_div_result0[30]),
        .I1(cdf_range[11]),
        .I2(\cdf_wr_data_reg[7]_i_201_n_4 ),
        .O(\cdf_wr_data[7]_i_205_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_207 
       (.I0(norm_div_result0[31]),
        .I1(cdf_range[14]),
        .I2(\cdf_wr_data_reg[7]_i_100_n_6 ),
        .O(\cdf_wr_data[7]_i_207_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_208 
       (.I0(norm_div_result0[31]),
        .I1(cdf_range[13]),
        .I2(\cdf_wr_data_reg[7]_i_100_n_7 ),
        .O(\cdf_wr_data[7]_i_208_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_209 
       (.I0(norm_div_result0[31]),
        .I1(cdf_range[12]),
        .I2(\cdf_wr_data_reg[7]_i_206_n_4 ),
        .O(\cdf_wr_data[7]_i_209_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_210 
       (.I0(norm_div_result0[31]),
        .I1(cdf_range[11]),
        .I2(\cdf_wr_data_reg[7]_i_206_n_5 ),
        .O(\cdf_wr_data[7]_i_210_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cdf_wr_data[7]_i_211 
       (.I0(cdf_range[15]),
        .O(\cdf_wr_data[7]_i_211_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cdf_wr_data[7]_i_212 
       (.I0(cdf_range[14]),
        .O(\cdf_wr_data[7]_i_212_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cdf_wr_data[7]_i_213 
       (.I0(cdf_range[13]),
        .O(\cdf_wr_data[7]_i_213_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cdf_wr_data[7]_i_214 
       (.I0(cdf_range[12]),
        .O(\cdf_wr_data[7]_i_214_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cdf_wr_data[7]_i_215 
       (.I0(cdf_range[15]),
        .O(\cdf_wr_data[7]_i_215_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cdf_wr_data[7]_i_216 
       (.I0(cdf_range[14]),
        .O(\cdf_wr_data[7]_i_216_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cdf_wr_data[7]_i_217 
       (.I0(cdf_range[13]),
        .O(\cdf_wr_data[7]_i_217_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cdf_wr_data[7]_i_218 
       (.I0(cdf_range[12]),
        .O(\cdf_wr_data[7]_i_218_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_22 
       (.I0(norm_div_result0[8]),
        .I1(cdf_range[14]),
        .I2(\cdf_wr_data_reg[7]_i_10_n_5 ),
        .O(\cdf_wr_data[7]_i_22_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_221 
       (.I0(norm_div_result0[18]),
        .I1(cdf_range[14]),
        .I2(\cdf_wr_data_reg[7]_i_104_n_5 ),
        .O(\cdf_wr_data[7]_i_221_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_222 
       (.I0(norm_div_result0[18]),
        .I1(cdf_range[13]),
        .I2(\cdf_wr_data_reg[7]_i_104_n_6 ),
        .O(\cdf_wr_data[7]_i_222_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_223 
       (.I0(norm_div_result0[18]),
        .I1(cdf_range[12]),
        .I2(\cdf_wr_data_reg[7]_i_104_n_7 ),
        .O(\cdf_wr_data[7]_i_223_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_224 
       (.I0(norm_div_result0[18]),
        .I1(cdf_range[11]),
        .I2(\cdf_wr_data_reg[7]_i_220_n_4 ),
        .O(\cdf_wr_data[7]_i_224_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_226 
       (.I0(norm_div_result0[19]),
        .I1(cdf_range[14]),
        .I2(\cdf_wr_data_reg[7]_i_110_n_5 ),
        .O(\cdf_wr_data[7]_i_226_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_227 
       (.I0(norm_div_result0[19]),
        .I1(cdf_range[13]),
        .I2(\cdf_wr_data_reg[7]_i_110_n_6 ),
        .O(\cdf_wr_data[7]_i_227_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_228 
       (.I0(norm_div_result0[19]),
        .I1(cdf_range[12]),
        .I2(\cdf_wr_data_reg[7]_i_110_n_7 ),
        .O(\cdf_wr_data[7]_i_228_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_229 
       (.I0(norm_div_result0[19]),
        .I1(cdf_range[11]),
        .I2(\cdf_wr_data_reg[7]_i_225_n_4 ),
        .O(\cdf_wr_data[7]_i_229_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_23 
       (.I0(norm_div_result0[8]),
        .I1(cdf_range[13]),
        .I2(\cdf_wr_data_reg[7]_i_10_n_6 ),
        .O(\cdf_wr_data[7]_i_23_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_231 
       (.I0(norm_div_result0[17]),
        .I1(cdf_range[14]),
        .I2(\cdf_wr_data_reg[7]_i_103_n_5 ),
        .O(\cdf_wr_data[7]_i_231_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_232 
       (.I0(norm_div_result0[17]),
        .I1(cdf_range[13]),
        .I2(\cdf_wr_data_reg[7]_i_103_n_6 ),
        .O(\cdf_wr_data[7]_i_232_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_233 
       (.I0(norm_div_result0[17]),
        .I1(cdf_range[12]),
        .I2(\cdf_wr_data_reg[7]_i_103_n_7 ),
        .O(\cdf_wr_data[7]_i_233_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_234 
       (.I0(norm_div_result0[17]),
        .I1(cdf_range[11]),
        .I2(\cdf_wr_data_reg[7]_i_219_n_4 ),
        .O(\cdf_wr_data[7]_i_234_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_236 
       (.I0(norm_div_result0[20]),
        .I1(cdf_range[14]),
        .I2(\cdf_wr_data_reg[7]_i_111_n_5 ),
        .O(\cdf_wr_data[7]_i_236_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_237 
       (.I0(norm_div_result0[20]),
        .I1(cdf_range[13]),
        .I2(\cdf_wr_data_reg[7]_i_111_n_6 ),
        .O(\cdf_wr_data[7]_i_237_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_238 
       (.I0(norm_div_result0[20]),
        .I1(cdf_range[12]),
        .I2(\cdf_wr_data_reg[7]_i_111_n_7 ),
        .O(\cdf_wr_data[7]_i_238_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_239 
       (.I0(norm_div_result0[20]),
        .I1(cdf_range[11]),
        .I2(\cdf_wr_data_reg[7]_i_235_n_4 ),
        .O(\cdf_wr_data[7]_i_239_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_24 
       (.I0(norm_div_result0[8]),
        .I1(cdf_range[12]),
        .I2(\cdf_wr_data_reg[7]_i_10_n_7 ),
        .O(\cdf_wr_data[7]_i_24_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_241 
       (.I0(norm_div_result0[21]),
        .I1(cdf_range[14]),
        .I2(\cdf_wr_data_reg[7]_i_116_n_5 ),
        .O(\cdf_wr_data[7]_i_241_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_242 
       (.I0(norm_div_result0[21]),
        .I1(cdf_range[13]),
        .I2(\cdf_wr_data_reg[7]_i_116_n_6 ),
        .O(\cdf_wr_data[7]_i_242_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_243 
       (.I0(norm_div_result0[21]),
        .I1(cdf_range[12]),
        .I2(\cdf_wr_data_reg[7]_i_116_n_7 ),
        .O(\cdf_wr_data[7]_i_243_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_244 
       (.I0(norm_div_result0[21]),
        .I1(cdf_range[11]),
        .I2(\cdf_wr_data_reg[7]_i_240_n_4 ),
        .O(\cdf_wr_data[7]_i_244_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_246 
       (.I0(norm_div_result0[22]),
        .I1(cdf_range[14]),
        .I2(\cdf_wr_data_reg[7]_i_117_n_5 ),
        .O(\cdf_wr_data[7]_i_246_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_247 
       (.I0(norm_div_result0[22]),
        .I1(cdf_range[13]),
        .I2(\cdf_wr_data_reg[7]_i_117_n_6 ),
        .O(\cdf_wr_data[7]_i_247_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_248 
       (.I0(norm_div_result0[22]),
        .I1(cdf_range[12]),
        .I2(\cdf_wr_data_reg[7]_i_117_n_7 ),
        .O(\cdf_wr_data[7]_i_248_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_249 
       (.I0(norm_div_result0[22]),
        .I1(cdf_range[11]),
        .I2(\cdf_wr_data_reg[7]_i_245_n_4 ),
        .O(\cdf_wr_data[7]_i_249_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_25 
       (.I0(norm_div_result0[8]),
        .I1(cdf_range[11]),
        .I2(\cdf_wr_data_reg[7]_i_21_n_4 ),
        .O(\cdf_wr_data[7]_i_25_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_251 
       (.I0(norm_div_result0[23]),
        .I1(cdf_range[14]),
        .I2(\cdf_wr_data_reg[7]_i_122_n_5 ),
        .O(\cdf_wr_data[7]_i_251_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_252 
       (.I0(norm_div_result0[23]),
        .I1(cdf_range[13]),
        .I2(\cdf_wr_data_reg[7]_i_122_n_6 ),
        .O(\cdf_wr_data[7]_i_252_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_253 
       (.I0(norm_div_result0[23]),
        .I1(cdf_range[12]),
        .I2(\cdf_wr_data_reg[7]_i_122_n_7 ),
        .O(\cdf_wr_data[7]_i_253_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_254 
       (.I0(norm_div_result0[23]),
        .I1(cdf_range[11]),
        .I2(\cdf_wr_data_reg[7]_i_250_n_4 ),
        .O(\cdf_wr_data[7]_i_254_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_255 
       (.I0(norm_div_result0[24]),
        .I1(cdf_range[14]),
        .I2(\cdf_wr_data_reg[7]_i_85_n_5 ),
        .O(\cdf_wr_data[7]_i_255_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_256 
       (.I0(norm_div_result0[24]),
        .I1(cdf_range[13]),
        .I2(\cdf_wr_data_reg[7]_i_85_n_6 ),
        .O(\cdf_wr_data[7]_i_256_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_257 
       (.I0(norm_div_result0[24]),
        .I1(cdf_range[12]),
        .I2(\cdf_wr_data_reg[7]_i_85_n_7 ),
        .O(\cdf_wr_data[7]_i_257_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_258 
       (.I0(norm_div_result0[24]),
        .I1(cdf_range[11]),
        .I2(\cdf_wr_data_reg[7]_i_186_n_4 ),
        .O(\cdf_wr_data[7]_i_258_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_261 
       (.I0(norm_div_result0[14]),
        .I1(cdf_range[14]),
        .I2(\cdf_wr_data_reg[7]_i_128_n_5 ),
        .O(\cdf_wr_data[7]_i_261_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_262 
       (.I0(norm_div_result0[14]),
        .I1(cdf_range[13]),
        .I2(\cdf_wr_data_reg[7]_i_128_n_6 ),
        .O(\cdf_wr_data[7]_i_262_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_263 
       (.I0(norm_div_result0[14]),
        .I1(cdf_range[12]),
        .I2(\cdf_wr_data_reg[7]_i_128_n_7 ),
        .O(\cdf_wr_data[7]_i_263_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_264 
       (.I0(norm_div_result0[14]),
        .I1(cdf_range[11]),
        .I2(\cdf_wr_data_reg[7]_i_260_n_4 ),
        .O(\cdf_wr_data[7]_i_264_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_266 
       (.I0(norm_div_result0[15]),
        .I1(cdf_range[14]),
        .I2(\cdf_wr_data_reg[7]_i_134_n_5 ),
        .O(\cdf_wr_data[7]_i_266_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_267 
       (.I0(norm_div_result0[15]),
        .I1(cdf_range[13]),
        .I2(\cdf_wr_data_reg[7]_i_134_n_6 ),
        .O(\cdf_wr_data[7]_i_267_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_268 
       (.I0(norm_div_result0[15]),
        .I1(cdf_range[12]),
        .I2(\cdf_wr_data_reg[7]_i_134_n_7 ),
        .O(\cdf_wr_data[7]_i_268_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_269 
       (.I0(norm_div_result0[15]),
        .I1(cdf_range[11]),
        .I2(\cdf_wr_data_reg[7]_i_265_n_4 ),
        .O(\cdf_wr_data[7]_i_269_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_271 
       (.I0(norm_div_result0[13]),
        .I1(cdf_range[14]),
        .I2(\cdf_wr_data_reg[7]_i_127_n_5 ),
        .O(\cdf_wr_data[7]_i_271_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_272 
       (.I0(norm_div_result0[13]),
        .I1(cdf_range[13]),
        .I2(\cdf_wr_data_reg[7]_i_127_n_6 ),
        .O(\cdf_wr_data[7]_i_272_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_273 
       (.I0(norm_div_result0[13]),
        .I1(cdf_range[12]),
        .I2(\cdf_wr_data_reg[7]_i_127_n_7 ),
        .O(\cdf_wr_data[7]_i_273_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_274 
       (.I0(norm_div_result0[13]),
        .I1(cdf_range[11]),
        .I2(\cdf_wr_data_reg[7]_i_259_n_4 ),
        .O(\cdf_wr_data[7]_i_274_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_275 
       (.I0(norm_div_result0[16]),
        .I1(cdf_range[14]),
        .I2(\cdf_wr_data_reg[7]_i_107_n_5 ),
        .O(\cdf_wr_data[7]_i_275_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_276 
       (.I0(norm_div_result0[16]),
        .I1(cdf_range[13]),
        .I2(\cdf_wr_data_reg[7]_i_107_n_6 ),
        .O(\cdf_wr_data[7]_i_276_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_277 
       (.I0(norm_div_result0[16]),
        .I1(cdf_range[12]),
        .I2(\cdf_wr_data_reg[7]_i_107_n_7 ),
        .O(\cdf_wr_data[7]_i_277_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_278 
       (.I0(norm_div_result0[16]),
        .I1(cdf_range[11]),
        .I2(\cdf_wr_data_reg[7]_i_230_n_4 ),
        .O(\cdf_wr_data[7]_i_278_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_279 
       (.I0(norm_div_result0[12]),
        .I1(cdf_range[14]),
        .I2(\cdf_wr_data_reg[7]_i_131_n_5 ),
        .O(\cdf_wr_data[7]_i_279_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_28 
       (.I0(norm_div_result0[9]),
        .I1(\cdf_wr_data_reg[7]_i_26_n_7 ),
        .O(\cdf_wr_data[7]_i_28_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_280 
       (.I0(norm_div_result0[12]),
        .I1(cdf_range[13]),
        .I2(\cdf_wr_data_reg[7]_i_131_n_6 ),
        .O(\cdf_wr_data[7]_i_280_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_281 
       (.I0(norm_div_result0[12]),
        .I1(cdf_range[12]),
        .I2(\cdf_wr_data_reg[7]_i_131_n_7 ),
        .O(\cdf_wr_data[7]_i_281_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_282 
       (.I0(norm_div_result0[12]),
        .I1(cdf_range[11]),
        .I2(\cdf_wr_data_reg[7]_i_270_n_4 ),
        .O(\cdf_wr_data[7]_i_282_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_283 
       (.I0(norm_div_result0[8]),
        .I1(cdf_range[2]),
        .I2(\cdf_wr_data_reg[7]_i_145_n_5 ),
        .O(\cdf_wr_data[7]_i_283_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_284 
       (.I0(norm_div_result0[8]),
        .I1(cdf_range[1]),
        .I2(\cdf_wr_data_reg[7]_i_145_n_6 ),
        .O(\cdf_wr_data[7]_i_284_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_285 
       (.I0(norm_div_result0[8]),
        .I1(cdf_range[0]),
        .I2(\norm_stage2_mult_reg_n_0_[7] ),
        .O(\cdf_wr_data[7]_i_285_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_286 
       (.I0(norm_div_result0[9]),
        .I1(cdf_range[2]),
        .I2(\cdf_wr_data_reg[7]_i_150_n_5 ),
        .O(\cdf_wr_data[7]_i_286_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_287 
       (.I0(norm_div_result0[9]),
        .I1(cdf_range[1]),
        .I2(\cdf_wr_data_reg[7]_i_150_n_6 ),
        .O(\cdf_wr_data[7]_i_287_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_288 
       (.I0(norm_div_result0[9]),
        .I1(cdf_range[0]),
        .I2(\norm_stage2_mult_reg_n_0_[8] ),
        .O(\cdf_wr_data[7]_i_288_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_289 
       (.I0(norm_div_result0[10]),
        .I1(cdf_range[2]),
        .I2(\cdf_wr_data_reg[7]_i_155_n_5 ),
        .O(\cdf_wr_data[7]_i_289_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_29 
       (.I0(norm_div_result0[9]),
        .I1(cdf_range[15]),
        .I2(\cdf_wr_data_reg[7]_i_27_n_4 ),
        .O(\cdf_wr_data[7]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_290 
       (.I0(norm_div_result0[10]),
        .I1(cdf_range[1]),
        .I2(\cdf_wr_data_reg[7]_i_155_n_6 ),
        .O(\cdf_wr_data[7]_i_290_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_291 
       (.I0(norm_div_result0[10]),
        .I1(cdf_range[0]),
        .I2(\norm_stage2_mult_reg_n_0_[9] ),
        .O(\cdf_wr_data[7]_i_291_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_292 
       (.I0(norm_div_result0[11]),
        .I1(cdf_range[2]),
        .I2(\cdf_wr_data_reg[7]_i_170_n_5 ),
        .O(\cdf_wr_data[7]_i_292_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_293 
       (.I0(norm_div_result0[11]),
        .I1(cdf_range[1]),
        .I2(\cdf_wr_data_reg[7]_i_170_n_6 ),
        .O(\cdf_wr_data[7]_i_293_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_294 
       (.I0(norm_div_result0[11]),
        .I1(cdf_range[0]),
        .I2(\norm_stage2_mult_reg_n_0_[10] ),
        .O(\cdf_wr_data[7]_i_294_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_296 
       (.I0(norm_div_result0[12]),
        .I1(cdf_range[10]),
        .I2(\cdf_wr_data_reg[7]_i_270_n_5 ),
        .O(\cdf_wr_data[7]_i_296_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_297 
       (.I0(norm_div_result0[12]),
        .I1(cdf_range[9]),
        .I2(\cdf_wr_data_reg[7]_i_270_n_6 ),
        .O(\cdf_wr_data[7]_i_297_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_298 
       (.I0(norm_div_result0[12]),
        .I1(cdf_range[8]),
        .I2(\cdf_wr_data_reg[7]_i_270_n_7 ),
        .O(\cdf_wr_data[7]_i_298_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_299 
       (.I0(norm_div_result0[12]),
        .I1(cdf_range[7]),
        .I2(\cdf_wr_data_reg[7]_i_295_n_4 ),
        .O(\cdf_wr_data[7]_i_299_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cdf_wr_data[7]_i_3 
       (.I0(\cdf_wr_data[7]_i_6_n_0 ),
        .I1(cdf_range[1]),
        .I2(cdf_range[0]),
        .I3(cdf_range[3]),
        .I4(cdf_range[2]),
        .I5(\cdf_wr_data[7]_i_7_n_0 ),
        .O(\cdf_wr_data[7]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_301 
       (.I0(norm_div_result0[12]),
        .I1(cdf_range[6]),
        .I2(\cdf_wr_data_reg[7]_i_295_n_5 ),
        .O(\cdf_wr_data[7]_i_301_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_302 
       (.I0(norm_div_result0[12]),
        .I1(cdf_range[5]),
        .I2(\cdf_wr_data_reg[7]_i_295_n_6 ),
        .O(\cdf_wr_data[7]_i_302_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_303 
       (.I0(norm_div_result0[12]),
        .I1(cdf_range[4]),
        .I2(\cdf_wr_data_reg[7]_i_295_n_7 ),
        .O(\cdf_wr_data[7]_i_303_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_304 
       (.I0(norm_div_result0[12]),
        .I1(cdf_range[3]),
        .I2(\cdf_wr_data_reg[7]_i_300_n_4 ),
        .O(\cdf_wr_data[7]_i_304_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_305 
       (.I0(norm_div_result0[12]),
        .I1(cdf_range[2]),
        .I2(\cdf_wr_data_reg[7]_i_300_n_5 ),
        .O(\cdf_wr_data[7]_i_305_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_306 
       (.I0(norm_div_result0[12]),
        .I1(cdf_range[1]),
        .I2(\cdf_wr_data_reg[7]_i_300_n_6 ),
        .O(\cdf_wr_data[7]_i_306_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_307 
       (.I0(norm_div_result0[12]),
        .I1(cdf_range[0]),
        .I2(\norm_stage2_mult_reg_n_0_[11] ),
        .O(\cdf_wr_data[7]_i_307_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_31 
       (.I0(norm_div_result0[9]),
        .I1(cdf_range[14]),
        .I2(\cdf_wr_data_reg[7]_i_27_n_5 ),
        .O(\cdf_wr_data[7]_i_31_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_310 
       (.I0(norm_div_result0[26]),
        .I1(cdf_range[10]),
        .I2(\cdf_wr_data_reg[7]_i_176_n_5 ),
        .O(\cdf_wr_data[7]_i_310_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_311 
       (.I0(norm_div_result0[26]),
        .I1(cdf_range[9]),
        .I2(\cdf_wr_data_reg[7]_i_176_n_6 ),
        .O(\cdf_wr_data[7]_i_311_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_312 
       (.I0(norm_div_result0[26]),
        .I1(cdf_range[8]),
        .I2(\cdf_wr_data_reg[7]_i_176_n_7 ),
        .O(\cdf_wr_data[7]_i_312_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_313 
       (.I0(norm_div_result0[26]),
        .I1(cdf_range[7]),
        .I2(\cdf_wr_data_reg[7]_i_309_n_4 ),
        .O(\cdf_wr_data[7]_i_313_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_315 
       (.I0(norm_div_result0[27]),
        .I1(cdf_range[10]),
        .I2(\cdf_wr_data_reg[7]_i_181_n_5 ),
        .O(\cdf_wr_data[7]_i_315_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_316 
       (.I0(norm_div_result0[27]),
        .I1(cdf_range[9]),
        .I2(\cdf_wr_data_reg[7]_i_181_n_6 ),
        .O(\cdf_wr_data[7]_i_316_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_317 
       (.I0(norm_div_result0[27]),
        .I1(cdf_range[8]),
        .I2(\cdf_wr_data_reg[7]_i_181_n_7 ),
        .O(\cdf_wr_data[7]_i_317_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_318 
       (.I0(norm_div_result0[27]),
        .I1(cdf_range[7]),
        .I2(\cdf_wr_data_reg[7]_i_314_n_4 ),
        .O(\cdf_wr_data[7]_i_318_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_32 
       (.I0(norm_div_result0[9]),
        .I1(cdf_range[13]),
        .I2(\cdf_wr_data_reg[7]_i_27_n_6 ),
        .O(\cdf_wr_data[7]_i_32_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_320 
       (.I0(norm_div_result0[28]),
        .I1(cdf_range[10]),
        .I2(\cdf_wr_data_reg[7]_i_191_n_5 ),
        .O(\cdf_wr_data[7]_i_320_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_321 
       (.I0(norm_div_result0[28]),
        .I1(cdf_range[9]),
        .I2(\cdf_wr_data_reg[7]_i_191_n_6 ),
        .O(\cdf_wr_data[7]_i_321_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_322 
       (.I0(norm_div_result0[28]),
        .I1(cdf_range[8]),
        .I2(\cdf_wr_data_reg[7]_i_191_n_7 ),
        .O(\cdf_wr_data[7]_i_322_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_323 
       (.I0(norm_div_result0[28]),
        .I1(cdf_range[7]),
        .I2(\cdf_wr_data_reg[7]_i_319_n_4 ),
        .O(\cdf_wr_data[7]_i_323_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_325 
       (.I0(norm_div_result0[25]),
        .I1(cdf_range[10]),
        .I2(\cdf_wr_data_reg[7]_i_175_n_5 ),
        .O(\cdf_wr_data[7]_i_325_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_326 
       (.I0(norm_div_result0[25]),
        .I1(cdf_range[9]),
        .I2(\cdf_wr_data_reg[7]_i_175_n_6 ),
        .O(\cdf_wr_data[7]_i_326_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_327 
       (.I0(norm_div_result0[25]),
        .I1(cdf_range[8]),
        .I2(\cdf_wr_data_reg[7]_i_175_n_7 ),
        .O(\cdf_wr_data[7]_i_327_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_328 
       (.I0(norm_div_result0[25]),
        .I1(cdf_range[7]),
        .I2(\cdf_wr_data_reg[7]_i_308_n_4 ),
        .O(\cdf_wr_data[7]_i_328_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_33 
       (.I0(norm_div_result0[9]),
        .I1(cdf_range[12]),
        .I2(\cdf_wr_data_reg[7]_i_27_n_7 ),
        .O(\cdf_wr_data[7]_i_33_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_330 
       (.I0(norm_div_result0[29]),
        .I1(cdf_range[10]),
        .I2(\cdf_wr_data_reg[7]_i_196_n_5 ),
        .O(\cdf_wr_data[7]_i_330_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_331 
       (.I0(norm_div_result0[29]),
        .I1(cdf_range[9]),
        .I2(\cdf_wr_data_reg[7]_i_196_n_6 ),
        .O(\cdf_wr_data[7]_i_331_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_332 
       (.I0(norm_div_result0[29]),
        .I1(cdf_range[8]),
        .I2(\cdf_wr_data_reg[7]_i_196_n_7 ),
        .O(\cdf_wr_data[7]_i_332_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_333 
       (.I0(norm_div_result0[29]),
        .I1(cdf_range[7]),
        .I2(\cdf_wr_data_reg[7]_i_329_n_4 ),
        .O(\cdf_wr_data[7]_i_333_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_335 
       (.I0(norm_div_result0[30]),
        .I1(cdf_range[10]),
        .I2(\cdf_wr_data_reg[7]_i_201_n_5 ),
        .O(\cdf_wr_data[7]_i_335_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_336 
       (.I0(norm_div_result0[30]),
        .I1(cdf_range[9]),
        .I2(\cdf_wr_data_reg[7]_i_201_n_6 ),
        .O(\cdf_wr_data[7]_i_336_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_337 
       (.I0(norm_div_result0[30]),
        .I1(cdf_range[8]),
        .I2(\cdf_wr_data_reg[7]_i_201_n_7 ),
        .O(\cdf_wr_data[7]_i_337_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_338 
       (.I0(norm_div_result0[30]),
        .I1(cdf_range[7]),
        .I2(\cdf_wr_data_reg[7]_i_334_n_4 ),
        .O(\cdf_wr_data[7]_i_338_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_34 
       (.I0(norm_div_result0[9]),
        .I1(cdf_range[11]),
        .I2(\cdf_wr_data_reg[7]_i_30_n_4 ),
        .O(\cdf_wr_data[7]_i_34_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_340 
       (.I0(norm_div_result0[31]),
        .I1(cdf_range[10]),
        .I2(\cdf_wr_data_reg[7]_i_206_n_6 ),
        .O(\cdf_wr_data[7]_i_340_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_341 
       (.I0(norm_div_result0[31]),
        .I1(cdf_range[9]),
        .I2(\cdf_wr_data_reg[7]_i_206_n_7 ),
        .O(\cdf_wr_data[7]_i_341_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_342 
       (.I0(norm_div_result0[31]),
        .I1(cdf_range[8]),
        .I2(\cdf_wr_data_reg[7]_i_339_n_4 ),
        .O(\cdf_wr_data[7]_i_342_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_343 
       (.I0(norm_div_result0[31]),
        .I1(cdf_range[7]),
        .I2(\cdf_wr_data_reg[7]_i_339_n_5 ),
        .O(\cdf_wr_data[7]_i_343_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cdf_wr_data[7]_i_344 
       (.I0(cdf_range[11]),
        .O(\cdf_wr_data[7]_i_344_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cdf_wr_data[7]_i_345 
       (.I0(cdf_range[10]),
        .O(\cdf_wr_data[7]_i_345_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cdf_wr_data[7]_i_346 
       (.I0(cdf_range[9]),
        .O(\cdf_wr_data[7]_i_346_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cdf_wr_data[7]_i_347 
       (.I0(cdf_range[8]),
        .O(\cdf_wr_data[7]_i_347_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cdf_wr_data[7]_i_348 
       (.I0(cdf_range[11]),
        .O(\cdf_wr_data[7]_i_348_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cdf_wr_data[7]_i_349 
       (.I0(cdf_range[10]),
        .O(\cdf_wr_data[7]_i_349_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cdf_wr_data[7]_i_350 
       (.I0(cdf_range[9]),
        .O(\cdf_wr_data[7]_i_350_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cdf_wr_data[7]_i_351 
       (.I0(cdf_range[8]),
        .O(\cdf_wr_data[7]_i_351_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_354 
       (.I0(norm_div_result0[18]),
        .I1(cdf_range[10]),
        .I2(\cdf_wr_data_reg[7]_i_220_n_5 ),
        .O(\cdf_wr_data[7]_i_354_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_355 
       (.I0(norm_div_result0[18]),
        .I1(cdf_range[9]),
        .I2(\cdf_wr_data_reg[7]_i_220_n_6 ),
        .O(\cdf_wr_data[7]_i_355_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_356 
       (.I0(norm_div_result0[18]),
        .I1(cdf_range[8]),
        .I2(\cdf_wr_data_reg[7]_i_220_n_7 ),
        .O(\cdf_wr_data[7]_i_356_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_357 
       (.I0(norm_div_result0[18]),
        .I1(cdf_range[7]),
        .I2(\cdf_wr_data_reg[7]_i_353_n_4 ),
        .O(\cdf_wr_data[7]_i_357_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_359 
       (.I0(norm_div_result0[19]),
        .I1(cdf_range[10]),
        .I2(\cdf_wr_data_reg[7]_i_225_n_5 ),
        .O(\cdf_wr_data[7]_i_359_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_360 
       (.I0(norm_div_result0[19]),
        .I1(cdf_range[9]),
        .I2(\cdf_wr_data_reg[7]_i_225_n_6 ),
        .O(\cdf_wr_data[7]_i_360_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_361 
       (.I0(norm_div_result0[19]),
        .I1(cdf_range[8]),
        .I2(\cdf_wr_data_reg[7]_i_225_n_7 ),
        .O(\cdf_wr_data[7]_i_361_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_362 
       (.I0(norm_div_result0[19]),
        .I1(cdf_range[7]),
        .I2(\cdf_wr_data_reg[7]_i_358_n_4 ),
        .O(\cdf_wr_data[7]_i_362_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_364 
       (.I0(norm_div_result0[20]),
        .I1(cdf_range[10]),
        .I2(\cdf_wr_data_reg[7]_i_235_n_5 ),
        .O(\cdf_wr_data[7]_i_364_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_365 
       (.I0(norm_div_result0[20]),
        .I1(cdf_range[9]),
        .I2(\cdf_wr_data_reg[7]_i_235_n_6 ),
        .O(\cdf_wr_data[7]_i_365_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_366 
       (.I0(norm_div_result0[20]),
        .I1(cdf_range[8]),
        .I2(\cdf_wr_data_reg[7]_i_235_n_7 ),
        .O(\cdf_wr_data[7]_i_366_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_367 
       (.I0(norm_div_result0[20]),
        .I1(cdf_range[7]),
        .I2(\cdf_wr_data_reg[7]_i_363_n_4 ),
        .O(\cdf_wr_data[7]_i_367_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_369 
       (.I0(norm_div_result0[17]),
        .I1(cdf_range[10]),
        .I2(\cdf_wr_data_reg[7]_i_219_n_5 ),
        .O(\cdf_wr_data[7]_i_369_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_370 
       (.I0(norm_div_result0[17]),
        .I1(cdf_range[9]),
        .I2(\cdf_wr_data_reg[7]_i_219_n_6 ),
        .O(\cdf_wr_data[7]_i_370_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_371 
       (.I0(norm_div_result0[17]),
        .I1(cdf_range[8]),
        .I2(\cdf_wr_data_reg[7]_i_219_n_7 ),
        .O(\cdf_wr_data[7]_i_371_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_372 
       (.I0(norm_div_result0[17]),
        .I1(cdf_range[7]),
        .I2(\cdf_wr_data_reg[7]_i_352_n_4 ),
        .O(\cdf_wr_data[7]_i_372_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_374 
       (.I0(norm_div_result0[21]),
        .I1(cdf_range[10]),
        .I2(\cdf_wr_data_reg[7]_i_240_n_5 ),
        .O(\cdf_wr_data[7]_i_374_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_375 
       (.I0(norm_div_result0[21]),
        .I1(cdf_range[9]),
        .I2(\cdf_wr_data_reg[7]_i_240_n_6 ),
        .O(\cdf_wr_data[7]_i_375_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_376 
       (.I0(norm_div_result0[21]),
        .I1(cdf_range[8]),
        .I2(\cdf_wr_data_reg[7]_i_240_n_7 ),
        .O(\cdf_wr_data[7]_i_376_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_377 
       (.I0(norm_div_result0[21]),
        .I1(cdf_range[7]),
        .I2(\cdf_wr_data_reg[7]_i_373_n_4 ),
        .O(\cdf_wr_data[7]_i_377_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_379 
       (.I0(norm_div_result0[22]),
        .I1(cdf_range[10]),
        .I2(\cdf_wr_data_reg[7]_i_245_n_5 ),
        .O(\cdf_wr_data[7]_i_379_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_380 
       (.I0(norm_div_result0[22]),
        .I1(cdf_range[9]),
        .I2(\cdf_wr_data_reg[7]_i_245_n_6 ),
        .O(\cdf_wr_data[7]_i_380_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_381 
       (.I0(norm_div_result0[22]),
        .I1(cdf_range[8]),
        .I2(\cdf_wr_data_reg[7]_i_245_n_7 ),
        .O(\cdf_wr_data[7]_i_381_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_382 
       (.I0(norm_div_result0[22]),
        .I1(cdf_range[7]),
        .I2(\cdf_wr_data_reg[7]_i_378_n_4 ),
        .O(\cdf_wr_data[7]_i_382_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_384 
       (.I0(norm_div_result0[23]),
        .I1(cdf_range[10]),
        .I2(\cdf_wr_data_reg[7]_i_250_n_5 ),
        .O(\cdf_wr_data[7]_i_384_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_385 
       (.I0(norm_div_result0[23]),
        .I1(cdf_range[9]),
        .I2(\cdf_wr_data_reg[7]_i_250_n_6 ),
        .O(\cdf_wr_data[7]_i_385_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_386 
       (.I0(norm_div_result0[23]),
        .I1(cdf_range[8]),
        .I2(\cdf_wr_data_reg[7]_i_250_n_7 ),
        .O(\cdf_wr_data[7]_i_386_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_387 
       (.I0(norm_div_result0[23]),
        .I1(cdf_range[7]),
        .I2(\cdf_wr_data_reg[7]_i_383_n_4 ),
        .O(\cdf_wr_data[7]_i_387_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_388 
       (.I0(norm_div_result0[24]),
        .I1(cdf_range[10]),
        .I2(\cdf_wr_data_reg[7]_i_186_n_5 ),
        .O(\cdf_wr_data[7]_i_388_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_389 
       (.I0(norm_div_result0[24]),
        .I1(cdf_range[9]),
        .I2(\cdf_wr_data_reg[7]_i_186_n_6 ),
        .O(\cdf_wr_data[7]_i_389_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_390 
       (.I0(norm_div_result0[24]),
        .I1(cdf_range[8]),
        .I2(\cdf_wr_data_reg[7]_i_186_n_7 ),
        .O(\cdf_wr_data[7]_i_390_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_391 
       (.I0(norm_div_result0[24]),
        .I1(cdf_range[7]),
        .I2(\cdf_wr_data_reg[7]_i_324_n_4 ),
        .O(\cdf_wr_data[7]_i_391_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_394 
       (.I0(norm_div_result0[14]),
        .I1(cdf_range[10]),
        .I2(\cdf_wr_data_reg[7]_i_260_n_5 ),
        .O(\cdf_wr_data[7]_i_394_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_395 
       (.I0(norm_div_result0[14]),
        .I1(cdf_range[9]),
        .I2(\cdf_wr_data_reg[7]_i_260_n_6 ),
        .O(\cdf_wr_data[7]_i_395_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_396 
       (.I0(norm_div_result0[14]),
        .I1(cdf_range[8]),
        .I2(\cdf_wr_data_reg[7]_i_260_n_7 ),
        .O(\cdf_wr_data[7]_i_396_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_397 
       (.I0(norm_div_result0[14]),
        .I1(cdf_range[7]),
        .I2(\cdf_wr_data_reg[7]_i_393_n_4 ),
        .O(\cdf_wr_data[7]_i_397_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_399 
       (.I0(norm_div_result0[15]),
        .I1(cdf_range[10]),
        .I2(\cdf_wr_data_reg[7]_i_265_n_5 ),
        .O(\cdf_wr_data[7]_i_399_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_400 
       (.I0(norm_div_result0[15]),
        .I1(cdf_range[9]),
        .I2(\cdf_wr_data_reg[7]_i_265_n_6 ),
        .O(\cdf_wr_data[7]_i_400_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_401 
       (.I0(norm_div_result0[15]),
        .I1(cdf_range[8]),
        .I2(\cdf_wr_data_reg[7]_i_265_n_7 ),
        .O(\cdf_wr_data[7]_i_401_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_402 
       (.I0(norm_div_result0[15]),
        .I1(cdf_range[7]),
        .I2(\cdf_wr_data_reg[7]_i_398_n_4 ),
        .O(\cdf_wr_data[7]_i_402_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_403 
       (.I0(norm_div_result0[16]),
        .I1(cdf_range[10]),
        .I2(\cdf_wr_data_reg[7]_i_230_n_5 ),
        .O(\cdf_wr_data[7]_i_403_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_404 
       (.I0(norm_div_result0[16]),
        .I1(cdf_range[9]),
        .I2(\cdf_wr_data_reg[7]_i_230_n_6 ),
        .O(\cdf_wr_data[7]_i_404_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_405 
       (.I0(norm_div_result0[16]),
        .I1(cdf_range[8]),
        .I2(\cdf_wr_data_reg[7]_i_230_n_7 ),
        .O(\cdf_wr_data[7]_i_405_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_406 
       (.I0(norm_div_result0[16]),
        .I1(cdf_range[7]),
        .I2(\cdf_wr_data_reg[7]_i_368_n_4 ),
        .O(\cdf_wr_data[7]_i_406_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_407 
       (.I0(norm_div_result0[13]),
        .I1(cdf_range[10]),
        .I2(\cdf_wr_data_reg[7]_i_259_n_5 ),
        .O(\cdf_wr_data[7]_i_407_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_408 
       (.I0(norm_div_result0[13]),
        .I1(cdf_range[9]),
        .I2(\cdf_wr_data_reg[7]_i_259_n_6 ),
        .O(\cdf_wr_data[7]_i_408_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_409 
       (.I0(norm_div_result0[13]),
        .I1(cdf_range[8]),
        .I2(\cdf_wr_data_reg[7]_i_259_n_7 ),
        .O(\cdf_wr_data[7]_i_409_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_410 
       (.I0(norm_div_result0[13]),
        .I1(cdf_range[7]),
        .I2(\cdf_wr_data_reg[7]_i_392_n_4 ),
        .O(\cdf_wr_data[7]_i_410_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_412 
       (.I0(norm_div_result0[13]),
        .I1(cdf_range[6]),
        .I2(\cdf_wr_data_reg[7]_i_392_n_5 ),
        .O(\cdf_wr_data[7]_i_412_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_413 
       (.I0(norm_div_result0[13]),
        .I1(cdf_range[5]),
        .I2(\cdf_wr_data_reg[7]_i_392_n_6 ),
        .O(\cdf_wr_data[7]_i_413_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_414 
       (.I0(norm_div_result0[13]),
        .I1(cdf_range[4]),
        .I2(\cdf_wr_data_reg[7]_i_392_n_7 ),
        .O(\cdf_wr_data[7]_i_414_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_415 
       (.I0(norm_div_result0[13]),
        .I1(cdf_range[3]),
        .I2(\cdf_wr_data_reg[7]_i_411_n_4 ),
        .O(\cdf_wr_data[7]_i_415_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_416 
       (.I0(norm_div_result0[13]),
        .I1(cdf_range[2]),
        .I2(\cdf_wr_data_reg[7]_i_411_n_5 ),
        .O(\cdf_wr_data[7]_i_416_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_417 
       (.I0(norm_div_result0[13]),
        .I1(cdf_range[1]),
        .I2(\cdf_wr_data_reg[7]_i_411_n_6 ),
        .O(\cdf_wr_data[7]_i_417_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_418 
       (.I0(norm_div_result0[13]),
        .I1(cdf_range[0]),
        .I2(\norm_stage2_mult_reg_n_0_[12] ),
        .O(\cdf_wr_data[7]_i_418_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_421 
       (.I0(norm_div_result0[26]),
        .I1(cdf_range[6]),
        .I2(\cdf_wr_data_reg[7]_i_309_n_5 ),
        .O(\cdf_wr_data[7]_i_421_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_422 
       (.I0(norm_div_result0[26]),
        .I1(cdf_range[5]),
        .I2(\cdf_wr_data_reg[7]_i_309_n_6 ),
        .O(\cdf_wr_data[7]_i_422_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_423 
       (.I0(norm_div_result0[26]),
        .I1(cdf_range[4]),
        .I2(\cdf_wr_data_reg[7]_i_309_n_7 ),
        .O(\cdf_wr_data[7]_i_423_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_424 
       (.I0(norm_div_result0[26]),
        .I1(cdf_range[3]),
        .I2(\cdf_wr_data_reg[7]_i_420_n_4 ),
        .O(\cdf_wr_data[7]_i_424_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_426 
       (.I0(norm_div_result0[27]),
        .I1(cdf_range[6]),
        .I2(\cdf_wr_data_reg[7]_i_314_n_5 ),
        .O(\cdf_wr_data[7]_i_426_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_427 
       (.I0(norm_div_result0[27]),
        .I1(cdf_range[5]),
        .I2(\cdf_wr_data_reg[7]_i_314_n_6 ),
        .O(\cdf_wr_data[7]_i_427_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_428 
       (.I0(norm_div_result0[27]),
        .I1(cdf_range[4]),
        .I2(\cdf_wr_data_reg[7]_i_314_n_7 ),
        .O(\cdf_wr_data[7]_i_428_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_429 
       (.I0(norm_div_result0[27]),
        .I1(cdf_range[3]),
        .I2(\cdf_wr_data_reg[7]_i_425_n_4 ),
        .O(\cdf_wr_data[7]_i_429_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_431 
       (.I0(norm_div_result0[28]),
        .I1(cdf_range[6]),
        .I2(\cdf_wr_data_reg[7]_i_319_n_5 ),
        .O(\cdf_wr_data[7]_i_431_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_432 
       (.I0(norm_div_result0[28]),
        .I1(cdf_range[5]),
        .I2(\cdf_wr_data_reg[7]_i_319_n_6 ),
        .O(\cdf_wr_data[7]_i_432_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_433 
       (.I0(norm_div_result0[28]),
        .I1(cdf_range[4]),
        .I2(\cdf_wr_data_reg[7]_i_319_n_7 ),
        .O(\cdf_wr_data[7]_i_433_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_434 
       (.I0(norm_div_result0[28]),
        .I1(cdf_range[3]),
        .I2(\cdf_wr_data_reg[7]_i_430_n_4 ),
        .O(\cdf_wr_data[7]_i_434_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_436 
       (.I0(norm_div_result0[29]),
        .I1(cdf_range[6]),
        .I2(\cdf_wr_data_reg[7]_i_329_n_5 ),
        .O(\cdf_wr_data[7]_i_436_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_437 
       (.I0(norm_div_result0[29]),
        .I1(cdf_range[5]),
        .I2(\cdf_wr_data_reg[7]_i_329_n_6 ),
        .O(\cdf_wr_data[7]_i_437_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_438 
       (.I0(norm_div_result0[29]),
        .I1(cdf_range[4]),
        .I2(\cdf_wr_data_reg[7]_i_329_n_7 ),
        .O(\cdf_wr_data[7]_i_438_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_439 
       (.I0(norm_div_result0[29]),
        .I1(cdf_range[3]),
        .I2(\cdf_wr_data_reg[7]_i_435_n_4 ),
        .O(\cdf_wr_data[7]_i_439_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_441 
       (.I0(norm_div_result0[25]),
        .I1(cdf_range[6]),
        .I2(\cdf_wr_data_reg[7]_i_308_n_5 ),
        .O(\cdf_wr_data[7]_i_441_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_442 
       (.I0(norm_div_result0[25]),
        .I1(cdf_range[5]),
        .I2(\cdf_wr_data_reg[7]_i_308_n_6 ),
        .O(\cdf_wr_data[7]_i_442_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_443 
       (.I0(norm_div_result0[25]),
        .I1(cdf_range[4]),
        .I2(\cdf_wr_data_reg[7]_i_308_n_7 ),
        .O(\cdf_wr_data[7]_i_443_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_444 
       (.I0(norm_div_result0[25]),
        .I1(cdf_range[3]),
        .I2(\cdf_wr_data_reg[7]_i_419_n_4 ),
        .O(\cdf_wr_data[7]_i_444_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_446 
       (.I0(norm_div_result0[30]),
        .I1(cdf_range[6]),
        .I2(\cdf_wr_data_reg[7]_i_334_n_5 ),
        .O(\cdf_wr_data[7]_i_446_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_447 
       (.I0(norm_div_result0[30]),
        .I1(cdf_range[5]),
        .I2(\cdf_wr_data_reg[7]_i_334_n_6 ),
        .O(\cdf_wr_data[7]_i_447_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_448 
       (.I0(norm_div_result0[30]),
        .I1(cdf_range[4]),
        .I2(\cdf_wr_data_reg[7]_i_334_n_7 ),
        .O(\cdf_wr_data[7]_i_448_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_449 
       (.I0(norm_div_result0[30]),
        .I1(cdf_range[3]),
        .I2(\cdf_wr_data_reg[7]_i_445_n_4 ),
        .O(\cdf_wr_data[7]_i_449_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_451 
       (.I0(norm_div_result0[31]),
        .I1(cdf_range[6]),
        .I2(\cdf_wr_data_reg[7]_i_339_n_6 ),
        .O(\cdf_wr_data[7]_i_451_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_452 
       (.I0(norm_div_result0[31]),
        .I1(cdf_range[5]),
        .I2(\cdf_wr_data_reg[7]_i_339_n_7 ),
        .O(\cdf_wr_data[7]_i_452_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_453 
       (.I0(norm_div_result0[31]),
        .I1(cdf_range[4]),
        .I2(\cdf_wr_data_reg[7]_i_450_n_4 ),
        .O(\cdf_wr_data[7]_i_453_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_454 
       (.I0(norm_div_result0[31]),
        .I1(cdf_range[3]),
        .I2(\cdf_wr_data_reg[7]_i_450_n_5 ),
        .O(\cdf_wr_data[7]_i_454_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cdf_wr_data[7]_i_455 
       (.I0(cdf_range[7]),
        .O(\cdf_wr_data[7]_i_455_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cdf_wr_data[7]_i_456 
       (.I0(cdf_range[6]),
        .O(\cdf_wr_data[7]_i_456_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cdf_wr_data[7]_i_457 
       (.I0(cdf_range[5]),
        .O(\cdf_wr_data[7]_i_457_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cdf_wr_data[7]_i_458 
       (.I0(cdf_range[4]),
        .O(\cdf_wr_data[7]_i_458_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cdf_wr_data[7]_i_459 
       (.I0(cdf_range[7]),
        .O(\cdf_wr_data[7]_i_459_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cdf_wr_data[7]_i_460 
       (.I0(cdf_range[6]),
        .O(\cdf_wr_data[7]_i_460_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cdf_wr_data[7]_i_461 
       (.I0(cdf_range[5]),
        .O(\cdf_wr_data[7]_i_461_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cdf_wr_data[7]_i_462 
       (.I0(cdf_range[4]),
        .O(\cdf_wr_data[7]_i_462_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_465 
       (.I0(norm_div_result0[18]),
        .I1(cdf_range[6]),
        .I2(\cdf_wr_data_reg[7]_i_353_n_5 ),
        .O(\cdf_wr_data[7]_i_465_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_466 
       (.I0(norm_div_result0[18]),
        .I1(cdf_range[5]),
        .I2(\cdf_wr_data_reg[7]_i_353_n_6 ),
        .O(\cdf_wr_data[7]_i_466_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_467 
       (.I0(norm_div_result0[18]),
        .I1(cdf_range[4]),
        .I2(\cdf_wr_data_reg[7]_i_353_n_7 ),
        .O(\cdf_wr_data[7]_i_467_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_468 
       (.I0(norm_div_result0[18]),
        .I1(cdf_range[3]),
        .I2(\cdf_wr_data_reg[7]_i_464_n_4 ),
        .O(\cdf_wr_data[7]_i_468_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_470 
       (.I0(norm_div_result0[19]),
        .I1(cdf_range[6]),
        .I2(\cdf_wr_data_reg[7]_i_358_n_5 ),
        .O(\cdf_wr_data[7]_i_470_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_471 
       (.I0(norm_div_result0[19]),
        .I1(cdf_range[5]),
        .I2(\cdf_wr_data_reg[7]_i_358_n_6 ),
        .O(\cdf_wr_data[7]_i_471_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_472 
       (.I0(norm_div_result0[19]),
        .I1(cdf_range[4]),
        .I2(\cdf_wr_data_reg[7]_i_358_n_7 ),
        .O(\cdf_wr_data[7]_i_472_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_473 
       (.I0(norm_div_result0[19]),
        .I1(cdf_range[3]),
        .I2(\cdf_wr_data_reg[7]_i_469_n_4 ),
        .O(\cdf_wr_data[7]_i_473_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_475 
       (.I0(norm_div_result0[20]),
        .I1(cdf_range[6]),
        .I2(\cdf_wr_data_reg[7]_i_363_n_5 ),
        .O(\cdf_wr_data[7]_i_475_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_476 
       (.I0(norm_div_result0[20]),
        .I1(cdf_range[5]),
        .I2(\cdf_wr_data_reg[7]_i_363_n_6 ),
        .O(\cdf_wr_data[7]_i_476_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_477 
       (.I0(norm_div_result0[20]),
        .I1(cdf_range[4]),
        .I2(\cdf_wr_data_reg[7]_i_363_n_7 ),
        .O(\cdf_wr_data[7]_i_477_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_478 
       (.I0(norm_div_result0[20]),
        .I1(cdf_range[3]),
        .I2(\cdf_wr_data_reg[7]_i_474_n_4 ),
        .O(\cdf_wr_data[7]_i_478_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_480 
       (.I0(norm_div_result0[21]),
        .I1(cdf_range[6]),
        .I2(\cdf_wr_data_reg[7]_i_373_n_5 ),
        .O(\cdf_wr_data[7]_i_480_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_481 
       (.I0(norm_div_result0[21]),
        .I1(cdf_range[5]),
        .I2(\cdf_wr_data_reg[7]_i_373_n_6 ),
        .O(\cdf_wr_data[7]_i_481_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_482 
       (.I0(norm_div_result0[21]),
        .I1(cdf_range[4]),
        .I2(\cdf_wr_data_reg[7]_i_373_n_7 ),
        .O(\cdf_wr_data[7]_i_482_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_483 
       (.I0(norm_div_result0[21]),
        .I1(cdf_range[3]),
        .I2(\cdf_wr_data_reg[7]_i_479_n_4 ),
        .O(\cdf_wr_data[7]_i_483_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_485 
       (.I0(norm_div_result0[17]),
        .I1(cdf_range[6]),
        .I2(\cdf_wr_data_reg[7]_i_352_n_5 ),
        .O(\cdf_wr_data[7]_i_485_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_486 
       (.I0(norm_div_result0[17]),
        .I1(cdf_range[5]),
        .I2(\cdf_wr_data_reg[7]_i_352_n_6 ),
        .O(\cdf_wr_data[7]_i_486_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_487 
       (.I0(norm_div_result0[17]),
        .I1(cdf_range[4]),
        .I2(\cdf_wr_data_reg[7]_i_352_n_7 ),
        .O(\cdf_wr_data[7]_i_487_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_488 
       (.I0(norm_div_result0[17]),
        .I1(cdf_range[3]),
        .I2(\cdf_wr_data_reg[7]_i_463_n_4 ),
        .O(\cdf_wr_data[7]_i_488_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_490 
       (.I0(norm_div_result0[22]),
        .I1(cdf_range[6]),
        .I2(\cdf_wr_data_reg[7]_i_378_n_5 ),
        .O(\cdf_wr_data[7]_i_490_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_491 
       (.I0(norm_div_result0[22]),
        .I1(cdf_range[5]),
        .I2(\cdf_wr_data_reg[7]_i_378_n_6 ),
        .O(\cdf_wr_data[7]_i_491_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_492 
       (.I0(norm_div_result0[22]),
        .I1(cdf_range[4]),
        .I2(\cdf_wr_data_reg[7]_i_378_n_7 ),
        .O(\cdf_wr_data[7]_i_492_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_493 
       (.I0(norm_div_result0[22]),
        .I1(cdf_range[3]),
        .I2(\cdf_wr_data_reg[7]_i_489_n_4 ),
        .O(\cdf_wr_data[7]_i_493_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_495 
       (.I0(norm_div_result0[23]),
        .I1(cdf_range[6]),
        .I2(\cdf_wr_data_reg[7]_i_383_n_5 ),
        .O(\cdf_wr_data[7]_i_495_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_496 
       (.I0(norm_div_result0[23]),
        .I1(cdf_range[5]),
        .I2(\cdf_wr_data_reg[7]_i_383_n_6 ),
        .O(\cdf_wr_data[7]_i_496_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_497 
       (.I0(norm_div_result0[23]),
        .I1(cdf_range[4]),
        .I2(\cdf_wr_data_reg[7]_i_383_n_7 ),
        .O(\cdf_wr_data[7]_i_497_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_498 
       (.I0(norm_div_result0[23]),
        .I1(cdf_range[3]),
        .I2(\cdf_wr_data_reg[7]_i_494_n_4 ),
        .O(\cdf_wr_data[7]_i_498_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_499 
       (.I0(norm_div_result0[24]),
        .I1(cdf_range[6]),
        .I2(\cdf_wr_data_reg[7]_i_324_n_5 ),
        .O(\cdf_wr_data[7]_i_499_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cdf_wr_data[7]_i_5 
       (.I0(\cdf_wr_data[7]_i_13_n_0 ),
        .I1(\cdf_wr_data[7]_i_14_n_0 ),
        .I2(\cdf_wr_data[7]_i_15_n_0 ),
        .I3(\cdf_wr_data[7]_i_16_n_0 ),
        .I4(\cdf_wr_data[7]_i_17_n_0 ),
        .I5(\cdf_wr_data[7]_i_18_n_0 ),
        .O(\cdf_wr_data[7]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_500 
       (.I0(norm_div_result0[24]),
        .I1(cdf_range[5]),
        .I2(\cdf_wr_data_reg[7]_i_324_n_6 ),
        .O(\cdf_wr_data[7]_i_500_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_501 
       (.I0(norm_div_result0[24]),
        .I1(cdf_range[4]),
        .I2(\cdf_wr_data_reg[7]_i_324_n_7 ),
        .O(\cdf_wr_data[7]_i_501_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_502 
       (.I0(norm_div_result0[24]),
        .I1(cdf_range[3]),
        .I2(\cdf_wr_data_reg[7]_i_440_n_4 ),
        .O(\cdf_wr_data[7]_i_502_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_504 
       (.I0(norm_div_result0[14]),
        .I1(cdf_range[6]),
        .I2(\cdf_wr_data_reg[7]_i_393_n_5 ),
        .O(\cdf_wr_data[7]_i_504_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_505 
       (.I0(norm_div_result0[14]),
        .I1(cdf_range[5]),
        .I2(\cdf_wr_data_reg[7]_i_393_n_6 ),
        .O(\cdf_wr_data[7]_i_505_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_506 
       (.I0(norm_div_result0[14]),
        .I1(cdf_range[4]),
        .I2(\cdf_wr_data_reg[7]_i_393_n_7 ),
        .O(\cdf_wr_data[7]_i_506_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_507 
       (.I0(norm_div_result0[14]),
        .I1(cdf_range[3]),
        .I2(\cdf_wr_data_reg[7]_i_503_n_4 ),
        .O(\cdf_wr_data[7]_i_507_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_509 
       (.I0(norm_div_result0[15]),
        .I1(cdf_range[6]),
        .I2(\cdf_wr_data_reg[7]_i_398_n_5 ),
        .O(\cdf_wr_data[7]_i_509_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_510 
       (.I0(norm_div_result0[15]),
        .I1(cdf_range[5]),
        .I2(\cdf_wr_data_reg[7]_i_398_n_6 ),
        .O(\cdf_wr_data[7]_i_510_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_511 
       (.I0(norm_div_result0[15]),
        .I1(cdf_range[4]),
        .I2(\cdf_wr_data_reg[7]_i_398_n_7 ),
        .O(\cdf_wr_data[7]_i_511_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_512 
       (.I0(norm_div_result0[15]),
        .I1(cdf_range[3]),
        .I2(\cdf_wr_data_reg[7]_i_508_n_4 ),
        .O(\cdf_wr_data[7]_i_512_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_513 
       (.I0(norm_div_result0[16]),
        .I1(cdf_range[6]),
        .I2(\cdf_wr_data_reg[7]_i_368_n_5 ),
        .O(\cdf_wr_data[7]_i_513_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_514 
       (.I0(norm_div_result0[16]),
        .I1(cdf_range[5]),
        .I2(\cdf_wr_data_reg[7]_i_368_n_6 ),
        .O(\cdf_wr_data[7]_i_514_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_515 
       (.I0(norm_div_result0[16]),
        .I1(cdf_range[4]),
        .I2(\cdf_wr_data_reg[7]_i_368_n_7 ),
        .O(\cdf_wr_data[7]_i_515_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_516 
       (.I0(norm_div_result0[16]),
        .I1(cdf_range[3]),
        .I2(\cdf_wr_data_reg[7]_i_484_n_4 ),
        .O(\cdf_wr_data[7]_i_516_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_517 
       (.I0(norm_div_result0[14]),
        .I1(cdf_range[2]),
        .I2(\cdf_wr_data_reg[7]_i_503_n_5 ),
        .O(\cdf_wr_data[7]_i_517_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_518 
       (.I0(norm_div_result0[14]),
        .I1(cdf_range[1]),
        .I2(\cdf_wr_data_reg[7]_i_503_n_6 ),
        .O(\cdf_wr_data[7]_i_518_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_519 
       (.I0(norm_div_result0[14]),
        .I1(cdf_range[0]),
        .I2(\norm_stage2_mult_reg_n_0_[13] ),
        .O(\cdf_wr_data[7]_i_519_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_520 
       (.I0(cdf_range[0]),
        .I1(norm_div_result0[26]),
        .O(\cdf_wr_data[7]_i_520_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_521 
       (.I0(norm_div_result0[26]),
        .I1(cdf_range[2]),
        .I2(\cdf_wr_data_reg[7]_i_420_n_5 ),
        .O(\cdf_wr_data[7]_i_521_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_522 
       (.I0(norm_div_result0[26]),
        .I1(cdf_range[1]),
        .I2(\cdf_wr_data_reg[7]_i_420_n_6 ),
        .O(\cdf_wr_data[7]_i_522_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_523 
       (.I0(cdf_range[0]),
        .I1(norm_div_result0[26]),
        .O(\cdf_wr_data[7]_i_523_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_524 
       (.I0(cdf_range[0]),
        .I1(norm_div_result0[27]),
        .O(\cdf_wr_data[7]_i_524_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_525 
       (.I0(norm_div_result0[27]),
        .I1(cdf_range[2]),
        .I2(\cdf_wr_data_reg[7]_i_425_n_5 ),
        .O(\cdf_wr_data[7]_i_525_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_526 
       (.I0(norm_div_result0[27]),
        .I1(cdf_range[1]),
        .I2(\cdf_wr_data_reg[7]_i_425_n_6 ),
        .O(\cdf_wr_data[7]_i_526_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_527 
       (.I0(cdf_range[0]),
        .I1(norm_div_result0[27]),
        .O(\cdf_wr_data[7]_i_527_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_528 
       (.I0(cdf_range[0]),
        .I1(norm_div_result0[28]),
        .O(\cdf_wr_data[7]_i_528_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_529 
       (.I0(norm_div_result0[28]),
        .I1(cdf_range[2]),
        .I2(\cdf_wr_data_reg[7]_i_430_n_5 ),
        .O(\cdf_wr_data[7]_i_529_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_530 
       (.I0(norm_div_result0[28]),
        .I1(cdf_range[1]),
        .I2(\cdf_wr_data_reg[7]_i_430_n_6 ),
        .O(\cdf_wr_data[7]_i_530_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_531 
       (.I0(cdf_range[0]),
        .I1(norm_div_result0[28]),
        .O(\cdf_wr_data[7]_i_531_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_532 
       (.I0(cdf_range[0]),
        .I1(norm_div_result0[29]),
        .O(\cdf_wr_data[7]_i_532_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_533 
       (.I0(norm_div_result0[29]),
        .I1(cdf_range[2]),
        .I2(\cdf_wr_data_reg[7]_i_435_n_5 ),
        .O(\cdf_wr_data[7]_i_533_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_534 
       (.I0(norm_div_result0[29]),
        .I1(cdf_range[1]),
        .I2(\cdf_wr_data_reg[7]_i_435_n_6 ),
        .O(\cdf_wr_data[7]_i_534_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_535 
       (.I0(cdf_range[0]),
        .I1(norm_div_result0[29]),
        .O(\cdf_wr_data[7]_i_535_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_536 
       (.I0(cdf_range[0]),
        .I1(norm_div_result0[30]),
        .O(\cdf_wr_data[7]_i_536_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_537 
       (.I0(norm_div_result0[30]),
        .I1(cdf_range[2]),
        .I2(\cdf_wr_data_reg[7]_i_445_n_5 ),
        .O(\cdf_wr_data[7]_i_537_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_538 
       (.I0(norm_div_result0[30]),
        .I1(cdf_range[1]),
        .I2(\cdf_wr_data_reg[7]_i_445_n_6 ),
        .O(\cdf_wr_data[7]_i_538_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_539 
       (.I0(cdf_range[0]),
        .I1(norm_div_result0[30]),
        .O(\cdf_wr_data[7]_i_539_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_540 
       (.I0(cdf_range[0]),
        .I1(norm_div_result0[25]),
        .O(\cdf_wr_data[7]_i_540_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_541 
       (.I0(norm_div_result0[25]),
        .I1(cdf_range[2]),
        .I2(\cdf_wr_data_reg[7]_i_419_n_5 ),
        .O(\cdf_wr_data[7]_i_541_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_542 
       (.I0(norm_div_result0[25]),
        .I1(cdf_range[1]),
        .I2(\cdf_wr_data_reg[7]_i_419_n_6 ),
        .O(\cdf_wr_data[7]_i_542_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_543 
       (.I0(cdf_range[0]),
        .I1(norm_div_result0[25]),
        .O(\cdf_wr_data[7]_i_543_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_544 
       (.I0(cdf_range[0]),
        .I1(norm_div_result0[31]),
        .O(\cdf_wr_data[7]_i_544_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_545 
       (.I0(norm_div_result0[31]),
        .I1(cdf_range[2]),
        .I2(\cdf_wr_data_reg[7]_i_450_n_6 ),
        .O(\cdf_wr_data[7]_i_545_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_546 
       (.I0(norm_div_result0[31]),
        .I1(cdf_range[1]),
        .I2(\cdf_wr_data_reg[7]_i_450_n_7 ),
        .O(\cdf_wr_data[7]_i_546_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_547 
       (.I0(cdf_range[0]),
        .I1(norm_div_result0[31]),
        .O(\cdf_wr_data[7]_i_547_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cdf_wr_data[7]_i_548 
       (.I0(cdf_range[3]),
        .O(\cdf_wr_data[7]_i_548_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cdf_wr_data[7]_i_549 
       (.I0(cdf_range[2]),
        .O(\cdf_wr_data[7]_i_549_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cdf_wr_data[7]_i_550 
       (.I0(cdf_range[1]),
        .O(\cdf_wr_data[7]_i_550_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cdf_wr_data[7]_i_551 
       (.I0(cdf_range[0]),
        .O(\cdf_wr_data[7]_i_551_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cdf_wr_data[7]_i_552 
       (.I0(cdf_range[3]),
        .O(\cdf_wr_data[7]_i_552_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cdf_wr_data[7]_i_553 
       (.I0(cdf_range[2]),
        .O(\cdf_wr_data[7]_i_553_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cdf_wr_data[7]_i_554 
       (.I0(cdf_range[1]),
        .O(\cdf_wr_data[7]_i_554_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cdf_wr_data[7]_i_555 
       (.I0(cdf_range[0]),
        .O(\cdf_wr_data[7]_i_555_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_556 
       (.I0(norm_div_result0[18]),
        .I1(cdf_range[2]),
        .I2(\cdf_wr_data_reg[7]_i_464_n_5 ),
        .O(\cdf_wr_data[7]_i_556_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_557 
       (.I0(norm_div_result0[18]),
        .I1(cdf_range[1]),
        .I2(\cdf_wr_data_reg[7]_i_464_n_6 ),
        .O(\cdf_wr_data[7]_i_557_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_558 
       (.I0(norm_div_result0[18]),
        .I1(cdf_range[0]),
        .I2(\norm_stage2_mult_reg_n_0_[17] ),
        .O(\cdf_wr_data[7]_i_558_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_559 
       (.I0(norm_div_result0[19]),
        .I1(cdf_range[2]),
        .I2(\cdf_wr_data_reg[7]_i_469_n_5 ),
        .O(\cdf_wr_data[7]_i_559_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_560 
       (.I0(norm_div_result0[19]),
        .I1(cdf_range[1]),
        .I2(\cdf_wr_data_reg[7]_i_469_n_6 ),
        .O(\cdf_wr_data[7]_i_560_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_561 
       (.I0(norm_div_result0[19]),
        .I1(cdf_range[0]),
        .I2(\norm_stage2_mult_reg_n_0_[18] ),
        .O(\cdf_wr_data[7]_i_561_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_562 
       (.I0(norm_div_result0[20]),
        .I1(cdf_range[2]),
        .I2(\cdf_wr_data_reg[7]_i_474_n_5 ),
        .O(\cdf_wr_data[7]_i_562_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_563 
       (.I0(norm_div_result0[20]),
        .I1(cdf_range[1]),
        .I2(\cdf_wr_data_reg[7]_i_474_n_6 ),
        .O(\cdf_wr_data[7]_i_563_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_564 
       (.I0(norm_div_result0[20]),
        .I1(cdf_range[0]),
        .I2(\norm_stage2_mult_reg_n_0_[19] ),
        .O(\cdf_wr_data[7]_i_564_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_565 
       (.I0(norm_div_result0[21]),
        .I1(cdf_range[2]),
        .I2(\cdf_wr_data_reg[7]_i_479_n_5 ),
        .O(\cdf_wr_data[7]_i_565_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_566 
       (.I0(norm_div_result0[21]),
        .I1(cdf_range[1]),
        .I2(\cdf_wr_data_reg[7]_i_479_n_6 ),
        .O(\cdf_wr_data[7]_i_566_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_567 
       (.I0(norm_div_result0[21]),
        .I1(cdf_range[0]),
        .I2(\norm_stage2_mult_reg_n_0_[20] ),
        .O(\cdf_wr_data[7]_i_567_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_568 
       (.I0(norm_div_result0[22]),
        .I1(cdf_range[2]),
        .I2(\cdf_wr_data_reg[7]_i_489_n_5 ),
        .O(\cdf_wr_data[7]_i_568_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_569 
       (.I0(norm_div_result0[22]),
        .I1(cdf_range[1]),
        .I2(\cdf_wr_data_reg[7]_i_489_n_6 ),
        .O(\cdf_wr_data[7]_i_569_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_570 
       (.I0(norm_div_result0[22]),
        .I1(cdf_range[0]),
        .I2(\norm_stage2_mult_reg_n_0_[21] ),
        .O(\cdf_wr_data[7]_i_570_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_571 
       (.I0(norm_div_result0[17]),
        .I1(cdf_range[2]),
        .I2(\cdf_wr_data_reg[7]_i_463_n_5 ),
        .O(\cdf_wr_data[7]_i_571_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_572 
       (.I0(norm_div_result0[17]),
        .I1(cdf_range[1]),
        .I2(\cdf_wr_data_reg[7]_i_463_n_6 ),
        .O(\cdf_wr_data[7]_i_572_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_573 
       (.I0(norm_div_result0[17]),
        .I1(cdf_range[0]),
        .I2(\norm_stage2_mult_reg_n_0_[16] ),
        .O(\cdf_wr_data[7]_i_573_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_574 
       (.I0(norm_div_result0[23]),
        .I1(cdf_range[2]),
        .I2(\cdf_wr_data_reg[7]_i_494_n_5 ),
        .O(\cdf_wr_data[7]_i_574_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_575 
       (.I0(norm_div_result0[23]),
        .I1(cdf_range[1]),
        .I2(\cdf_wr_data_reg[7]_i_494_n_6 ),
        .O(\cdf_wr_data[7]_i_575_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_576 
       (.I0(norm_div_result0[23]),
        .I1(cdf_range[0]),
        .I2(\norm_stage2_mult_reg_n_0_[22] ),
        .O(\cdf_wr_data[7]_i_576_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_577 
       (.I0(norm_div_result0[24]),
        .I1(cdf_range[2]),
        .I2(\cdf_wr_data_reg[7]_i_440_n_5 ),
        .O(\cdf_wr_data[7]_i_577_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_578 
       (.I0(norm_div_result0[24]),
        .I1(cdf_range[1]),
        .I2(\cdf_wr_data_reg[7]_i_440_n_6 ),
        .O(\cdf_wr_data[7]_i_578_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_579 
       (.I0(norm_div_result0[24]),
        .I1(cdf_range[0]),
        .I2(\norm_stage2_mult_reg_n_0_[23] ),
        .O(\cdf_wr_data[7]_i_579_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_580 
       (.I0(norm_div_result0[15]),
        .I1(cdf_range[2]),
        .I2(\cdf_wr_data_reg[7]_i_508_n_5 ),
        .O(\cdf_wr_data[7]_i_580_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_581 
       (.I0(norm_div_result0[15]),
        .I1(cdf_range[1]),
        .I2(\cdf_wr_data_reg[7]_i_508_n_6 ),
        .O(\cdf_wr_data[7]_i_581_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_582 
       (.I0(norm_div_result0[15]),
        .I1(cdf_range[0]),
        .I2(\norm_stage2_mult_reg_n_0_[14] ),
        .O(\cdf_wr_data[7]_i_582_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_583 
       (.I0(norm_div_result0[16]),
        .I1(cdf_range[2]),
        .I2(\cdf_wr_data_reg[7]_i_484_n_5 ),
        .O(\cdf_wr_data[7]_i_583_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_584 
       (.I0(norm_div_result0[16]),
        .I1(cdf_range[1]),
        .I2(\cdf_wr_data_reg[7]_i_484_n_6 ),
        .O(\cdf_wr_data[7]_i_584_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_585 
       (.I0(norm_div_result0[16]),
        .I1(cdf_range[0]),
        .I2(\norm_stage2_mult_reg_n_0_[15] ),
        .O(\cdf_wr_data[7]_i_585_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_59 
       (.I0(norm_div_result0[8]),
        .I1(cdf_range[10]),
        .I2(\cdf_wr_data_reg[7]_i_21_n_5 ),
        .O(\cdf_wr_data[7]_i_59_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cdf_wr_data[7]_i_6 
       (.I0(cdf_range[5]),
        .I1(cdf_range[4]),
        .I2(cdf_range[7]),
        .I3(cdf_range[6]),
        .O(\cdf_wr_data[7]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_60 
       (.I0(norm_div_result0[8]),
        .I1(cdf_range[9]),
        .I2(\cdf_wr_data_reg[7]_i_21_n_6 ),
        .O(\cdf_wr_data[7]_i_60_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_61 
       (.I0(norm_div_result0[8]),
        .I1(cdf_range[8]),
        .I2(\cdf_wr_data_reg[7]_i_21_n_7 ),
        .O(\cdf_wr_data[7]_i_61_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_62 
       (.I0(norm_div_result0[8]),
        .I1(cdf_range[7]),
        .I2(\cdf_wr_data_reg[7]_i_58_n_4 ),
        .O(\cdf_wr_data[7]_i_62_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_64 
       (.I0(norm_div_result0[9]),
        .I1(cdf_range[10]),
        .I2(\cdf_wr_data_reg[7]_i_30_n_5 ),
        .O(\cdf_wr_data[7]_i_64_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_65 
       (.I0(norm_div_result0[9]),
        .I1(cdf_range[9]),
        .I2(\cdf_wr_data_reg[7]_i_30_n_6 ),
        .O(\cdf_wr_data[7]_i_65_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_66 
       (.I0(norm_div_result0[9]),
        .I1(cdf_range[8]),
        .I2(\cdf_wr_data_reg[7]_i_30_n_7 ),
        .O(\cdf_wr_data[7]_i_66_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_67 
       (.I0(norm_div_result0[9]),
        .I1(cdf_range[7]),
        .I2(\cdf_wr_data_reg[7]_i_63_n_4 ),
        .O(\cdf_wr_data[7]_i_67_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_69 
       (.I0(norm_div_result0[10]),
        .I1(\cdf_wr_data_reg[7]_i_56_n_7 ),
        .O(\cdf_wr_data[7]_i_69_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cdf_wr_data[7]_i_7 
       (.I0(cdf_range[10]),
        .I1(cdf_range[11]),
        .I2(cdf_range[8]),
        .I3(cdf_range[9]),
        .I4(\cdf_wr_data[7]_i_19_n_0 ),
        .O(\cdf_wr_data[7]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_70 
       (.I0(norm_div_result0[10]),
        .I1(cdf_range[15]),
        .I2(\cdf_wr_data_reg[7]_i_68_n_4 ),
        .O(\cdf_wr_data[7]_i_70_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_72 
       (.I0(norm_div_result0[10]),
        .I1(cdf_range[14]),
        .I2(\cdf_wr_data_reg[7]_i_68_n_5 ),
        .O(\cdf_wr_data[7]_i_72_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_73 
       (.I0(norm_div_result0[10]),
        .I1(cdf_range[13]),
        .I2(\cdf_wr_data_reg[7]_i_68_n_6 ),
        .O(\cdf_wr_data[7]_i_73_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_74 
       (.I0(norm_div_result0[10]),
        .I1(cdf_range[12]),
        .I2(\cdf_wr_data_reg[7]_i_68_n_7 ),
        .O(\cdf_wr_data[7]_i_74_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_75 
       (.I0(norm_div_result0[10]),
        .I1(cdf_range[11]),
        .I2(\cdf_wr_data_reg[7]_i_71_n_4 ),
        .O(\cdf_wr_data[7]_i_75_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_77 
       (.I0(norm_div_result0[10]),
        .I1(cdf_range[10]),
        .I2(\cdf_wr_data_reg[7]_i_71_n_5 ),
        .O(\cdf_wr_data[7]_i_77_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_78 
       (.I0(norm_div_result0[10]),
        .I1(cdf_range[9]),
        .I2(\cdf_wr_data_reg[7]_i_71_n_6 ),
        .O(\cdf_wr_data[7]_i_78_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_79 
       (.I0(norm_div_result0[10]),
        .I1(cdf_range[8]),
        .I2(\cdf_wr_data_reg[7]_i_71_n_7 ),
        .O(\cdf_wr_data[7]_i_79_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_80 
       (.I0(norm_div_result0[10]),
        .I1(cdf_range[7]),
        .I2(\cdf_wr_data_reg[7]_i_76_n_4 ),
        .O(\cdf_wr_data[7]_i_80_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_83 
       (.I0(norm_div_result0[26]),
        .I1(\cdf_wr_data_reg[7]_i_38_n_7 ),
        .O(\cdf_wr_data[7]_i_83_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_84 
       (.I0(norm_div_result0[26]),
        .I1(cdf_range[15]),
        .I2(\cdf_wr_data_reg[7]_i_82_n_4 ),
        .O(\cdf_wr_data[7]_i_84_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_86 
       (.I0(norm_div_result0[25]),
        .I1(\cdf_wr_data_reg[7]_i_35_n_7 ),
        .O(\cdf_wr_data[7]_i_86_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_87 
       (.I0(norm_div_result0[25]),
        .I1(cdf_range[15]),
        .I2(\cdf_wr_data_reg[7]_i_81_n_4 ),
        .O(\cdf_wr_data[7]_i_87_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_90 
       (.I0(norm_div_result0[28]),
        .I1(\cdf_wr_data_reg[7]_i_40_n_7 ),
        .O(\cdf_wr_data[7]_i_90_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_91 
       (.I0(norm_div_result0[28]),
        .I1(cdf_range[15]),
        .I2(\cdf_wr_data_reg[7]_i_89_n_4 ),
        .O(\cdf_wr_data[7]_i_91_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_92 
       (.I0(norm_div_result0[27]),
        .I1(\cdf_wr_data_reg[7]_i_37_n_7 ),
        .O(\cdf_wr_data[7]_i_92_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_93 
       (.I0(norm_div_result0[27]),
        .I1(cdf_range[15]),
        .I2(\cdf_wr_data_reg[7]_i_88_n_4 ),
        .O(\cdf_wr_data[7]_i_93_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_96 
       (.I0(norm_div_result0[30]),
        .I1(\cdf_wr_data_reg[7]_i_42_n_7 ),
        .O(\cdf_wr_data[7]_i_96_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_97 
       (.I0(norm_div_result0[30]),
        .I1(cdf_range[15]),
        .I2(\cdf_wr_data_reg[7]_i_95_n_4 ),
        .O(\cdf_wr_data[7]_i_97_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_wr_data[7]_i_98 
       (.I0(norm_div_result0[29]),
        .I1(\cdf_wr_data_reg[7]_i_39_n_7 ),
        .O(\cdf_wr_data[7]_i_98_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \cdf_wr_data[7]_i_99 
       (.I0(norm_div_result0[29]),
        .I1(cdf_range[15]),
        .I2(\cdf_wr_data_reg[7]_i_94_n_4 ),
        .O(\cdf_wr_data[7]_i_99_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_wr_data_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(\cdf_wr_data[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(norm_saturated[0]),
        .Q(ram_reg_287[0]));
  CARRY4 \cdf_wr_data_reg[0]_i_10 
       (.CI(\cdf_wr_data_reg[0]_i_15_n_0 ),
        .CO({\cdf_wr_data_reg[0]_i_10_n_0 ,\NLW_cdf_wr_data_reg[0]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[1]_i_11_n_4 ,\cdf_wr_data_reg[1]_i_11_n_5 ,\cdf_wr_data_reg[1]_i_11_n_6 ,\cdf_wr_data_reg[1]_i_11_n_7 }),
        .O(\NLW_cdf_wr_data_reg[0]_i_10_O_UNCONNECTED [3:0]),
        .S({\cdf_wr_data[0]_i_16_n_0 ,\cdf_wr_data[0]_i_17_n_0 ,\cdf_wr_data[0]_i_18_n_0 ,\cdf_wr_data[0]_i_19_n_0 }));
  CARRY4 \cdf_wr_data_reg[0]_i_15 
       (.CI(1'b0),
        .CO({\cdf_wr_data_reg[0]_i_15_n_0 ,\NLW_cdf_wr_data_reg[0]_i_15_CO_UNCONNECTED [2:0]}),
        .CYINIT(norm_div_result0[1]),
        .DI({\cdf_wr_data_reg[1]_i_16_n_4 ,\cdf_wr_data_reg[1]_i_16_n_5 ,\cdf_wr_data_reg[1]_i_16_n_6 ,\norm_stage2_mult_reg_n_0_[0] }),
        .O(\NLW_cdf_wr_data_reg[0]_i_15_O_UNCONNECTED [3:0]),
        .S({\cdf_wr_data[0]_i_20_n_0 ,\cdf_wr_data[0]_i_21_n_0 ,\cdf_wr_data[0]_i_22_n_0 ,\cdf_wr_data[0]_i_23_n_0 }));
  CARRY4 \cdf_wr_data_reg[0]_i_2 
       (.CI(\cdf_wr_data_reg[0]_i_3_n_0 ),
        .CO({\NLW_cdf_wr_data_reg[0]_i_2_CO_UNCONNECTED [3:1],norm_div_result0[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,norm_div_result0[1]}),
        .O(\NLW_cdf_wr_data_reg[0]_i_2_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,\cdf_wr_data[0]_i_4_n_0 }));
  CARRY4 \cdf_wr_data_reg[0]_i_3 
       (.CI(\cdf_wr_data_reg[0]_i_5_n_0 ),
        .CO({\cdf_wr_data_reg[0]_i_3_n_0 ,\NLW_cdf_wr_data_reg[0]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[1]_i_3_n_4 ,\cdf_wr_data_reg[1]_i_3_n_5 ,\cdf_wr_data_reg[1]_i_3_n_6 ,\cdf_wr_data_reg[1]_i_3_n_7 }),
        .O(\NLW_cdf_wr_data_reg[0]_i_3_O_UNCONNECTED [3:0]),
        .S({\cdf_wr_data[0]_i_6_n_0 ,\cdf_wr_data[0]_i_7_n_0 ,\cdf_wr_data[0]_i_8_n_0 ,\cdf_wr_data[0]_i_9_n_0 }));
  CARRY4 \cdf_wr_data_reg[0]_i_5 
       (.CI(\cdf_wr_data_reg[0]_i_10_n_0 ),
        .CO({\cdf_wr_data_reg[0]_i_5_n_0 ,\NLW_cdf_wr_data_reg[0]_i_5_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[1]_i_6_n_4 ,\cdf_wr_data_reg[1]_i_6_n_5 ,\cdf_wr_data_reg[1]_i_6_n_6 ,\cdf_wr_data_reg[1]_i_6_n_7 }),
        .O(\NLW_cdf_wr_data_reg[0]_i_5_O_UNCONNECTED [3:0]),
        .S({\cdf_wr_data[0]_i_11_n_0 ,\cdf_wr_data[0]_i_12_n_0 ,\cdf_wr_data[0]_i_13_n_0 ,\cdf_wr_data[0]_i_14_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_wr_data_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(\cdf_wr_data[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(norm_saturated[1]),
        .Q(ram_reg_287[1]));
  CARRY4 \cdf_wr_data_reg[1]_i_11 
       (.CI(\cdf_wr_data_reg[1]_i_16_n_0 ),
        .CO({\cdf_wr_data_reg[1]_i_11_n_0 ,\NLW_cdf_wr_data_reg[1]_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[2]_i_11_n_5 ,\cdf_wr_data_reg[2]_i_11_n_6 ,\cdf_wr_data_reg[2]_i_11_n_7 ,\cdf_wr_data_reg[2]_i_16_n_4 }),
        .O({\cdf_wr_data_reg[1]_i_11_n_4 ,\cdf_wr_data_reg[1]_i_11_n_5 ,\cdf_wr_data_reg[1]_i_11_n_6 ,\cdf_wr_data_reg[1]_i_11_n_7 }),
        .S({\cdf_wr_data[1]_i_17_n_0 ,\cdf_wr_data[1]_i_18_n_0 ,\cdf_wr_data[1]_i_19_n_0 ,\cdf_wr_data[1]_i_20_n_0 }));
  CARRY4 \cdf_wr_data_reg[1]_i_16 
       (.CI(1'b0),
        .CO({\cdf_wr_data_reg[1]_i_16_n_0 ,\NLW_cdf_wr_data_reg[1]_i_16_CO_UNCONNECTED [2:0]}),
        .CYINIT(norm_div_result0[2]),
        .DI({\cdf_wr_data_reg[2]_i_16_n_5 ,\cdf_wr_data_reg[2]_i_16_n_6 ,\norm_stage2_mult_reg_n_0_[1] ,1'b0}),
        .O({\cdf_wr_data_reg[1]_i_16_n_4 ,\cdf_wr_data_reg[1]_i_16_n_5 ,\cdf_wr_data_reg[1]_i_16_n_6 ,\NLW_cdf_wr_data_reg[1]_i_16_O_UNCONNECTED [0]}),
        .S({\cdf_wr_data[1]_i_21_n_0 ,\cdf_wr_data[1]_i_22_n_0 ,\cdf_wr_data[1]_i_23_n_0 ,1'b1}));
  CARRY4 \cdf_wr_data_reg[1]_i_2 
       (.CI(\cdf_wr_data_reg[1]_i_3_n_0 ),
        .CO({\NLW_cdf_wr_data_reg[1]_i_2_CO_UNCONNECTED [3:2],norm_div_result0[1],\NLW_cdf_wr_data_reg[1]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,norm_div_result0[2],\cdf_wr_data_reg[2]_i_3_n_4 }),
        .O({\NLW_cdf_wr_data_reg[1]_i_2_O_UNCONNECTED [3:1],\cdf_wr_data_reg[1]_i_2_n_7 }),
        .S({1'b0,1'b0,\cdf_wr_data[1]_i_4_n_0 ,\cdf_wr_data[1]_i_5_n_0 }));
  CARRY4 \cdf_wr_data_reg[1]_i_3 
       (.CI(\cdf_wr_data_reg[1]_i_6_n_0 ),
        .CO({\cdf_wr_data_reg[1]_i_3_n_0 ,\NLW_cdf_wr_data_reg[1]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[2]_i_3_n_5 ,\cdf_wr_data_reg[2]_i_3_n_6 ,\cdf_wr_data_reg[2]_i_3_n_7 ,\cdf_wr_data_reg[2]_i_6_n_4 }),
        .O({\cdf_wr_data_reg[1]_i_3_n_4 ,\cdf_wr_data_reg[1]_i_3_n_5 ,\cdf_wr_data_reg[1]_i_3_n_6 ,\cdf_wr_data_reg[1]_i_3_n_7 }),
        .S({\cdf_wr_data[1]_i_7_n_0 ,\cdf_wr_data[1]_i_8_n_0 ,\cdf_wr_data[1]_i_9_n_0 ,\cdf_wr_data[1]_i_10_n_0 }));
  CARRY4 \cdf_wr_data_reg[1]_i_6 
       (.CI(\cdf_wr_data_reg[1]_i_11_n_0 ),
        .CO({\cdf_wr_data_reg[1]_i_6_n_0 ,\NLW_cdf_wr_data_reg[1]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[2]_i_6_n_5 ,\cdf_wr_data_reg[2]_i_6_n_6 ,\cdf_wr_data_reg[2]_i_6_n_7 ,\cdf_wr_data_reg[2]_i_11_n_4 }),
        .O({\cdf_wr_data_reg[1]_i_6_n_4 ,\cdf_wr_data_reg[1]_i_6_n_5 ,\cdf_wr_data_reg[1]_i_6_n_6 ,\cdf_wr_data_reg[1]_i_6_n_7 }),
        .S({\cdf_wr_data[1]_i_12_n_0 ,\cdf_wr_data[1]_i_13_n_0 ,\cdf_wr_data[1]_i_14_n_0 ,\cdf_wr_data[1]_i_15_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_wr_data_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(\cdf_wr_data[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(norm_saturated[2]),
        .Q(ram_reg_287[2]));
  CARRY4 \cdf_wr_data_reg[2]_i_11 
       (.CI(\cdf_wr_data_reg[2]_i_16_n_0 ),
        .CO({\cdf_wr_data_reg[2]_i_11_n_0 ,\NLW_cdf_wr_data_reg[2]_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[3]_i_11_n_5 ,\cdf_wr_data_reg[3]_i_11_n_6 ,\cdf_wr_data_reg[3]_i_11_n_7 ,\cdf_wr_data_reg[3]_i_16_n_4 }),
        .O({\cdf_wr_data_reg[2]_i_11_n_4 ,\cdf_wr_data_reg[2]_i_11_n_5 ,\cdf_wr_data_reg[2]_i_11_n_6 ,\cdf_wr_data_reg[2]_i_11_n_7 }),
        .S({\cdf_wr_data[2]_i_17_n_0 ,\cdf_wr_data[2]_i_18_n_0 ,\cdf_wr_data[2]_i_19_n_0 ,\cdf_wr_data[2]_i_20_n_0 }));
  CARRY4 \cdf_wr_data_reg[2]_i_16 
       (.CI(1'b0),
        .CO({\cdf_wr_data_reg[2]_i_16_n_0 ,\NLW_cdf_wr_data_reg[2]_i_16_CO_UNCONNECTED [2:0]}),
        .CYINIT(norm_div_result0[3]),
        .DI({\cdf_wr_data_reg[3]_i_16_n_5 ,\cdf_wr_data_reg[3]_i_16_n_6 ,\norm_stage2_mult_reg_n_0_[2] ,1'b0}),
        .O({\cdf_wr_data_reg[2]_i_16_n_4 ,\cdf_wr_data_reg[2]_i_16_n_5 ,\cdf_wr_data_reg[2]_i_16_n_6 ,\NLW_cdf_wr_data_reg[2]_i_16_O_UNCONNECTED [0]}),
        .S({\cdf_wr_data[2]_i_21_n_0 ,\cdf_wr_data[2]_i_22_n_0 ,\cdf_wr_data[2]_i_23_n_0 ,1'b1}));
  CARRY4 \cdf_wr_data_reg[2]_i_2 
       (.CI(\cdf_wr_data_reg[2]_i_3_n_0 ),
        .CO({\NLW_cdf_wr_data_reg[2]_i_2_CO_UNCONNECTED [3:2],norm_div_result0[2],\NLW_cdf_wr_data_reg[2]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,norm_div_result0[3],\cdf_wr_data_reg[3]_i_3_n_4 }),
        .O({\NLW_cdf_wr_data_reg[2]_i_2_O_UNCONNECTED [3:1],\cdf_wr_data_reg[2]_i_2_n_7 }),
        .S({1'b0,1'b0,\cdf_wr_data[2]_i_4_n_0 ,\cdf_wr_data[2]_i_5_n_0 }));
  CARRY4 \cdf_wr_data_reg[2]_i_3 
       (.CI(\cdf_wr_data_reg[2]_i_6_n_0 ),
        .CO({\cdf_wr_data_reg[2]_i_3_n_0 ,\NLW_cdf_wr_data_reg[2]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[3]_i_3_n_5 ,\cdf_wr_data_reg[3]_i_3_n_6 ,\cdf_wr_data_reg[3]_i_3_n_7 ,\cdf_wr_data_reg[3]_i_6_n_4 }),
        .O({\cdf_wr_data_reg[2]_i_3_n_4 ,\cdf_wr_data_reg[2]_i_3_n_5 ,\cdf_wr_data_reg[2]_i_3_n_6 ,\cdf_wr_data_reg[2]_i_3_n_7 }),
        .S({\cdf_wr_data[2]_i_7_n_0 ,\cdf_wr_data[2]_i_8_n_0 ,\cdf_wr_data[2]_i_9_n_0 ,\cdf_wr_data[2]_i_10_n_0 }));
  CARRY4 \cdf_wr_data_reg[2]_i_6 
       (.CI(\cdf_wr_data_reg[2]_i_11_n_0 ),
        .CO({\cdf_wr_data_reg[2]_i_6_n_0 ,\NLW_cdf_wr_data_reg[2]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[3]_i_6_n_5 ,\cdf_wr_data_reg[3]_i_6_n_6 ,\cdf_wr_data_reg[3]_i_6_n_7 ,\cdf_wr_data_reg[3]_i_11_n_4 }),
        .O({\cdf_wr_data_reg[2]_i_6_n_4 ,\cdf_wr_data_reg[2]_i_6_n_5 ,\cdf_wr_data_reg[2]_i_6_n_6 ,\cdf_wr_data_reg[2]_i_6_n_7 }),
        .S({\cdf_wr_data[2]_i_12_n_0 ,\cdf_wr_data[2]_i_13_n_0 ,\cdf_wr_data[2]_i_14_n_0 ,\cdf_wr_data[2]_i_15_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_wr_data_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(\cdf_wr_data[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(norm_saturated[3]),
        .Q(ram_reg_287[3]));
  CARRY4 \cdf_wr_data_reg[3]_i_11 
       (.CI(\cdf_wr_data_reg[3]_i_16_n_0 ),
        .CO({\cdf_wr_data_reg[3]_i_11_n_0 ,\NLW_cdf_wr_data_reg[3]_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[4]_i_11_n_5 ,\cdf_wr_data_reg[4]_i_11_n_6 ,\cdf_wr_data_reg[4]_i_11_n_7 ,\cdf_wr_data_reg[4]_i_16_n_4 }),
        .O({\cdf_wr_data_reg[3]_i_11_n_4 ,\cdf_wr_data_reg[3]_i_11_n_5 ,\cdf_wr_data_reg[3]_i_11_n_6 ,\cdf_wr_data_reg[3]_i_11_n_7 }),
        .S({\cdf_wr_data[3]_i_17_n_0 ,\cdf_wr_data[3]_i_18_n_0 ,\cdf_wr_data[3]_i_19_n_0 ,\cdf_wr_data[3]_i_20_n_0 }));
  CARRY4 \cdf_wr_data_reg[3]_i_16 
       (.CI(1'b0),
        .CO({\cdf_wr_data_reg[3]_i_16_n_0 ,\NLW_cdf_wr_data_reg[3]_i_16_CO_UNCONNECTED [2:0]}),
        .CYINIT(norm_div_result0[4]),
        .DI({\cdf_wr_data_reg[4]_i_16_n_5 ,\cdf_wr_data_reg[4]_i_16_n_6 ,\norm_stage2_mult_reg_n_0_[3] ,1'b0}),
        .O({\cdf_wr_data_reg[3]_i_16_n_4 ,\cdf_wr_data_reg[3]_i_16_n_5 ,\cdf_wr_data_reg[3]_i_16_n_6 ,\NLW_cdf_wr_data_reg[3]_i_16_O_UNCONNECTED [0]}),
        .S({\cdf_wr_data[3]_i_21_n_0 ,\cdf_wr_data[3]_i_22_n_0 ,\cdf_wr_data[3]_i_23_n_0 ,1'b1}));
  CARRY4 \cdf_wr_data_reg[3]_i_2 
       (.CI(\cdf_wr_data_reg[3]_i_3_n_0 ),
        .CO({\NLW_cdf_wr_data_reg[3]_i_2_CO_UNCONNECTED [3:2],norm_div_result0[3],\NLW_cdf_wr_data_reg[3]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,norm_div_result0[4],\cdf_wr_data_reg[4]_i_3_n_4 }),
        .O({\NLW_cdf_wr_data_reg[3]_i_2_O_UNCONNECTED [3:1],\cdf_wr_data_reg[3]_i_2_n_7 }),
        .S({1'b0,1'b0,\cdf_wr_data[3]_i_4_n_0 ,\cdf_wr_data[3]_i_5_n_0 }));
  CARRY4 \cdf_wr_data_reg[3]_i_3 
       (.CI(\cdf_wr_data_reg[3]_i_6_n_0 ),
        .CO({\cdf_wr_data_reg[3]_i_3_n_0 ,\NLW_cdf_wr_data_reg[3]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[4]_i_3_n_5 ,\cdf_wr_data_reg[4]_i_3_n_6 ,\cdf_wr_data_reg[4]_i_3_n_7 ,\cdf_wr_data_reg[4]_i_6_n_4 }),
        .O({\cdf_wr_data_reg[3]_i_3_n_4 ,\cdf_wr_data_reg[3]_i_3_n_5 ,\cdf_wr_data_reg[3]_i_3_n_6 ,\cdf_wr_data_reg[3]_i_3_n_7 }),
        .S({\cdf_wr_data[3]_i_7_n_0 ,\cdf_wr_data[3]_i_8_n_0 ,\cdf_wr_data[3]_i_9_n_0 ,\cdf_wr_data[3]_i_10_n_0 }));
  CARRY4 \cdf_wr_data_reg[3]_i_6 
       (.CI(\cdf_wr_data_reg[3]_i_11_n_0 ),
        .CO({\cdf_wr_data_reg[3]_i_6_n_0 ,\NLW_cdf_wr_data_reg[3]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[4]_i_6_n_5 ,\cdf_wr_data_reg[4]_i_6_n_6 ,\cdf_wr_data_reg[4]_i_6_n_7 ,\cdf_wr_data_reg[4]_i_11_n_4 }),
        .O({\cdf_wr_data_reg[3]_i_6_n_4 ,\cdf_wr_data_reg[3]_i_6_n_5 ,\cdf_wr_data_reg[3]_i_6_n_6 ,\cdf_wr_data_reg[3]_i_6_n_7 }),
        .S({\cdf_wr_data[3]_i_12_n_0 ,\cdf_wr_data[3]_i_13_n_0 ,\cdf_wr_data[3]_i_14_n_0 ,\cdf_wr_data[3]_i_15_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_wr_data_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(\cdf_wr_data[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(norm_saturated[4]),
        .Q(ram_reg_287[4]));
  CARRY4 \cdf_wr_data_reg[4]_i_11 
       (.CI(\cdf_wr_data_reg[4]_i_16_n_0 ),
        .CO({\cdf_wr_data_reg[4]_i_11_n_0 ,\NLW_cdf_wr_data_reg[4]_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[5]_i_11_n_5 ,\cdf_wr_data_reg[5]_i_11_n_6 ,\cdf_wr_data_reg[5]_i_11_n_7 ,\cdf_wr_data_reg[5]_i_16_n_4 }),
        .O({\cdf_wr_data_reg[4]_i_11_n_4 ,\cdf_wr_data_reg[4]_i_11_n_5 ,\cdf_wr_data_reg[4]_i_11_n_6 ,\cdf_wr_data_reg[4]_i_11_n_7 }),
        .S({\cdf_wr_data[4]_i_17_n_0 ,\cdf_wr_data[4]_i_18_n_0 ,\cdf_wr_data[4]_i_19_n_0 ,\cdf_wr_data[4]_i_20_n_0 }));
  CARRY4 \cdf_wr_data_reg[4]_i_16 
       (.CI(1'b0),
        .CO({\cdf_wr_data_reg[4]_i_16_n_0 ,\NLW_cdf_wr_data_reg[4]_i_16_CO_UNCONNECTED [2:0]}),
        .CYINIT(norm_div_result0[5]),
        .DI({\cdf_wr_data_reg[5]_i_16_n_5 ,\cdf_wr_data_reg[5]_i_16_n_6 ,\norm_stage2_mult_reg_n_0_[4] ,1'b0}),
        .O({\cdf_wr_data_reg[4]_i_16_n_4 ,\cdf_wr_data_reg[4]_i_16_n_5 ,\cdf_wr_data_reg[4]_i_16_n_6 ,\NLW_cdf_wr_data_reg[4]_i_16_O_UNCONNECTED [0]}),
        .S({\cdf_wr_data[4]_i_21_n_0 ,\cdf_wr_data[4]_i_22_n_0 ,\cdf_wr_data[4]_i_23_n_0 ,1'b1}));
  CARRY4 \cdf_wr_data_reg[4]_i_2 
       (.CI(\cdf_wr_data_reg[4]_i_3_n_0 ),
        .CO({\NLW_cdf_wr_data_reg[4]_i_2_CO_UNCONNECTED [3:2],norm_div_result0[4],\NLW_cdf_wr_data_reg[4]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,norm_div_result0[5],\cdf_wr_data_reg[5]_i_3_n_4 }),
        .O({\NLW_cdf_wr_data_reg[4]_i_2_O_UNCONNECTED [3:1],\cdf_wr_data_reg[4]_i_2_n_7 }),
        .S({1'b0,1'b0,\cdf_wr_data[4]_i_4_n_0 ,\cdf_wr_data[4]_i_5_n_0 }));
  CARRY4 \cdf_wr_data_reg[4]_i_3 
       (.CI(\cdf_wr_data_reg[4]_i_6_n_0 ),
        .CO({\cdf_wr_data_reg[4]_i_3_n_0 ,\NLW_cdf_wr_data_reg[4]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[5]_i_3_n_5 ,\cdf_wr_data_reg[5]_i_3_n_6 ,\cdf_wr_data_reg[5]_i_3_n_7 ,\cdf_wr_data_reg[5]_i_6_n_4 }),
        .O({\cdf_wr_data_reg[4]_i_3_n_4 ,\cdf_wr_data_reg[4]_i_3_n_5 ,\cdf_wr_data_reg[4]_i_3_n_6 ,\cdf_wr_data_reg[4]_i_3_n_7 }),
        .S({\cdf_wr_data[4]_i_7_n_0 ,\cdf_wr_data[4]_i_8_n_0 ,\cdf_wr_data[4]_i_9_n_0 ,\cdf_wr_data[4]_i_10_n_0 }));
  CARRY4 \cdf_wr_data_reg[4]_i_6 
       (.CI(\cdf_wr_data_reg[4]_i_11_n_0 ),
        .CO({\cdf_wr_data_reg[4]_i_6_n_0 ,\NLW_cdf_wr_data_reg[4]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[5]_i_6_n_5 ,\cdf_wr_data_reg[5]_i_6_n_6 ,\cdf_wr_data_reg[5]_i_6_n_7 ,\cdf_wr_data_reg[5]_i_11_n_4 }),
        .O({\cdf_wr_data_reg[4]_i_6_n_4 ,\cdf_wr_data_reg[4]_i_6_n_5 ,\cdf_wr_data_reg[4]_i_6_n_6 ,\cdf_wr_data_reg[4]_i_6_n_7 }),
        .S({\cdf_wr_data[4]_i_12_n_0 ,\cdf_wr_data[4]_i_13_n_0 ,\cdf_wr_data[4]_i_14_n_0 ,\cdf_wr_data[4]_i_15_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_wr_data_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(\cdf_wr_data[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(norm_saturated[5]),
        .Q(ram_reg_287[5]));
  CARRY4 \cdf_wr_data_reg[5]_i_11 
       (.CI(\cdf_wr_data_reg[5]_i_16_n_0 ),
        .CO({\cdf_wr_data_reg[5]_i_11_n_0 ,\NLW_cdf_wr_data_reg[5]_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[6]_i_11_n_5 ,\cdf_wr_data_reg[6]_i_11_n_6 ,\cdf_wr_data_reg[6]_i_11_n_7 ,\cdf_wr_data_reg[6]_i_16_n_4 }),
        .O({\cdf_wr_data_reg[5]_i_11_n_4 ,\cdf_wr_data_reg[5]_i_11_n_5 ,\cdf_wr_data_reg[5]_i_11_n_6 ,\cdf_wr_data_reg[5]_i_11_n_7 }),
        .S({\cdf_wr_data[5]_i_17_n_0 ,\cdf_wr_data[5]_i_18_n_0 ,\cdf_wr_data[5]_i_19_n_0 ,\cdf_wr_data[5]_i_20_n_0 }));
  CARRY4 \cdf_wr_data_reg[5]_i_16 
       (.CI(1'b0),
        .CO({\cdf_wr_data_reg[5]_i_16_n_0 ,\NLW_cdf_wr_data_reg[5]_i_16_CO_UNCONNECTED [2:0]}),
        .CYINIT(norm_div_result0[6]),
        .DI({\cdf_wr_data_reg[6]_i_16_n_5 ,\cdf_wr_data_reg[6]_i_16_n_6 ,\norm_stage2_mult_reg_n_0_[5] ,1'b0}),
        .O({\cdf_wr_data_reg[5]_i_16_n_4 ,\cdf_wr_data_reg[5]_i_16_n_5 ,\cdf_wr_data_reg[5]_i_16_n_6 ,\NLW_cdf_wr_data_reg[5]_i_16_O_UNCONNECTED [0]}),
        .S({\cdf_wr_data[5]_i_21_n_0 ,\cdf_wr_data[5]_i_22_n_0 ,\cdf_wr_data[5]_i_23_n_0 ,1'b1}));
  CARRY4 \cdf_wr_data_reg[5]_i_2 
       (.CI(\cdf_wr_data_reg[5]_i_3_n_0 ),
        .CO({\NLW_cdf_wr_data_reg[5]_i_2_CO_UNCONNECTED [3:2],norm_div_result0[5],\NLW_cdf_wr_data_reg[5]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,norm_div_result0[6],\cdf_wr_data_reg[6]_i_3_n_4 }),
        .O({\NLW_cdf_wr_data_reg[5]_i_2_O_UNCONNECTED [3:1],\cdf_wr_data_reg[5]_i_2_n_7 }),
        .S({1'b0,1'b0,\cdf_wr_data[5]_i_4_n_0 ,\cdf_wr_data[5]_i_5_n_0 }));
  CARRY4 \cdf_wr_data_reg[5]_i_3 
       (.CI(\cdf_wr_data_reg[5]_i_6_n_0 ),
        .CO({\cdf_wr_data_reg[5]_i_3_n_0 ,\NLW_cdf_wr_data_reg[5]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[6]_i_3_n_5 ,\cdf_wr_data_reg[6]_i_3_n_6 ,\cdf_wr_data_reg[6]_i_3_n_7 ,\cdf_wr_data_reg[6]_i_6_n_4 }),
        .O({\cdf_wr_data_reg[5]_i_3_n_4 ,\cdf_wr_data_reg[5]_i_3_n_5 ,\cdf_wr_data_reg[5]_i_3_n_6 ,\cdf_wr_data_reg[5]_i_3_n_7 }),
        .S({\cdf_wr_data[5]_i_7_n_0 ,\cdf_wr_data[5]_i_8_n_0 ,\cdf_wr_data[5]_i_9_n_0 ,\cdf_wr_data[5]_i_10_n_0 }));
  CARRY4 \cdf_wr_data_reg[5]_i_6 
       (.CI(\cdf_wr_data_reg[5]_i_11_n_0 ),
        .CO({\cdf_wr_data_reg[5]_i_6_n_0 ,\NLW_cdf_wr_data_reg[5]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[6]_i_6_n_5 ,\cdf_wr_data_reg[6]_i_6_n_6 ,\cdf_wr_data_reg[6]_i_6_n_7 ,\cdf_wr_data_reg[6]_i_11_n_4 }),
        .O({\cdf_wr_data_reg[5]_i_6_n_4 ,\cdf_wr_data_reg[5]_i_6_n_5 ,\cdf_wr_data_reg[5]_i_6_n_6 ,\cdf_wr_data_reg[5]_i_6_n_7 }),
        .S({\cdf_wr_data[5]_i_12_n_0 ,\cdf_wr_data[5]_i_13_n_0 ,\cdf_wr_data[5]_i_14_n_0 ,\cdf_wr_data[5]_i_15_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_wr_data_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(\cdf_wr_data[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(norm_saturated[6]),
        .Q(ram_reg_287[6]));
  CARRY4 \cdf_wr_data_reg[6]_i_11 
       (.CI(\cdf_wr_data_reg[6]_i_16_n_0 ),
        .CO({\cdf_wr_data_reg[6]_i_11_n_0 ,\NLW_cdf_wr_data_reg[6]_i_11_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_57_n_5 ,\cdf_wr_data_reg[7]_i_57_n_6 ,\cdf_wr_data_reg[7]_i_57_n_7 ,\cdf_wr_data_reg[7]_i_144_n_4 }),
        .O({\cdf_wr_data_reg[6]_i_11_n_4 ,\cdf_wr_data_reg[6]_i_11_n_5 ,\cdf_wr_data_reg[6]_i_11_n_6 ,\cdf_wr_data_reg[6]_i_11_n_7 }),
        .S({\cdf_wr_data[6]_i_17_n_0 ,\cdf_wr_data[6]_i_18_n_0 ,\cdf_wr_data[6]_i_19_n_0 ,\cdf_wr_data[6]_i_20_n_0 }));
  CARRY4 \cdf_wr_data_reg[6]_i_16 
       (.CI(1'b0),
        .CO({\cdf_wr_data_reg[6]_i_16_n_0 ,\NLW_cdf_wr_data_reg[6]_i_16_CO_UNCONNECTED [2:0]}),
        .CYINIT(norm_div_result0[7]),
        .DI({\cdf_wr_data_reg[7]_i_144_n_5 ,\cdf_wr_data_reg[7]_i_144_n_6 ,\norm_stage2_mult_reg_n_0_[6] ,1'b0}),
        .O({\cdf_wr_data_reg[6]_i_16_n_4 ,\cdf_wr_data_reg[6]_i_16_n_5 ,\cdf_wr_data_reg[6]_i_16_n_6 ,\NLW_cdf_wr_data_reg[6]_i_16_O_UNCONNECTED [0]}),
        .S({\cdf_wr_data[6]_i_21_n_0 ,\cdf_wr_data[6]_i_22_n_0 ,\cdf_wr_data[6]_i_23_n_0 ,1'b1}));
  CARRY4 \cdf_wr_data_reg[6]_i_2 
       (.CI(\cdf_wr_data_reg[6]_i_3_n_0 ),
        .CO({\NLW_cdf_wr_data_reg[6]_i_2_CO_UNCONNECTED [3:2],norm_div_result0[6],\NLW_cdf_wr_data_reg[6]_i_2_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,norm_div_result0[7],\cdf_wr_data_reg[7]_i_8_n_4 }),
        .O({\NLW_cdf_wr_data_reg[6]_i_2_O_UNCONNECTED [3:1],\cdf_wr_data_reg[6]_i_2_n_7 }),
        .S({1'b0,1'b0,\cdf_wr_data[6]_i_4_n_0 ,\cdf_wr_data[6]_i_5_n_0 }));
  CARRY4 \cdf_wr_data_reg[6]_i_3 
       (.CI(\cdf_wr_data_reg[6]_i_6_n_0 ),
        .CO({\cdf_wr_data_reg[6]_i_3_n_0 ,\NLW_cdf_wr_data_reg[6]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_8_n_5 ,\cdf_wr_data_reg[7]_i_8_n_6 ,\cdf_wr_data_reg[7]_i_8_n_7 ,\cdf_wr_data_reg[7]_i_20_n_4 }),
        .O({\cdf_wr_data_reg[6]_i_3_n_4 ,\cdf_wr_data_reg[6]_i_3_n_5 ,\cdf_wr_data_reg[6]_i_3_n_6 ,\cdf_wr_data_reg[6]_i_3_n_7 }),
        .S({\cdf_wr_data[6]_i_7_n_0 ,\cdf_wr_data[6]_i_8_n_0 ,\cdf_wr_data[6]_i_9_n_0 ,\cdf_wr_data[6]_i_10_n_0 }));
  CARRY4 \cdf_wr_data_reg[6]_i_6 
       (.CI(\cdf_wr_data_reg[6]_i_11_n_0 ),
        .CO({\cdf_wr_data_reg[6]_i_6_n_0 ,\NLW_cdf_wr_data_reg[6]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_20_n_5 ,\cdf_wr_data_reg[7]_i_20_n_6 ,\cdf_wr_data_reg[7]_i_20_n_7 ,\cdf_wr_data_reg[7]_i_57_n_4 }),
        .O({\cdf_wr_data_reg[6]_i_6_n_4 ,\cdf_wr_data_reg[6]_i_6_n_5 ,\cdf_wr_data_reg[6]_i_6_n_6 ,\cdf_wr_data_reg[6]_i_6_n_7 }),
        .S({\cdf_wr_data[6]_i_12_n_0 ,\cdf_wr_data[6]_i_13_n_0 ,\cdf_wr_data[6]_i_14_n_0 ,\cdf_wr_data[6]_i_15_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_wr_data_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(\cdf_wr_data[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(norm_saturated[7]),
        .Q(ram_reg_287[7]));
  CARRY4 \cdf_wr_data_reg[7]_i_10 
       (.CI(\cdf_wr_data_reg[7]_i_21_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_10_n_0 ,\NLW_cdf_wr_data_reg[7]_i_10_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_27_n_5 ,\cdf_wr_data_reg[7]_i_27_n_6 ,\cdf_wr_data_reg[7]_i_27_n_7 ,\cdf_wr_data_reg[7]_i_30_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_10_n_4 ,\cdf_wr_data_reg[7]_i_10_n_5 ,\cdf_wr_data_reg[7]_i_10_n_6 ,\cdf_wr_data_reg[7]_i_10_n_7 }),
        .S({\cdf_wr_data[7]_i_31_n_0 ,\cdf_wr_data[7]_i_32_n_0 ,\cdf_wr_data[7]_i_33_n_0 ,\cdf_wr_data[7]_i_34_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_100 
       (.CI(\cdf_wr_data_reg[7]_i_206_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_100_n_0 ,\NLW_cdf_wr_data_reg[7]_i_100_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data[7]_i_211_n_0 ,\cdf_wr_data[7]_i_212_n_0 ,\cdf_wr_data[7]_i_213_n_0 ,\cdf_wr_data[7]_i_214_n_0 }),
        .O({\cdf_wr_data_reg[7]_i_100_n_4 ,\cdf_wr_data_reg[7]_i_100_n_5 ,\cdf_wr_data_reg[7]_i_100_n_6 ,\cdf_wr_data_reg[7]_i_100_n_7 }),
        .S({\cdf_wr_data[7]_i_215_n_0 ,\cdf_wr_data[7]_i_216_n_0 ,\cdf_wr_data[7]_i_217_n_0 ,\cdf_wr_data[7]_i_218_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_103 
       (.CI(\cdf_wr_data_reg[7]_i_219_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_103_n_0 ,\NLW_cdf_wr_data_reg[7]_i_103_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_104_n_5 ,\cdf_wr_data_reg[7]_i_104_n_6 ,\cdf_wr_data_reg[7]_i_104_n_7 ,\cdf_wr_data_reg[7]_i_220_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_103_n_4 ,\cdf_wr_data_reg[7]_i_103_n_5 ,\cdf_wr_data_reg[7]_i_103_n_6 ,\cdf_wr_data_reg[7]_i_103_n_7 }),
        .S({\cdf_wr_data[7]_i_221_n_0 ,\cdf_wr_data[7]_i_222_n_0 ,\cdf_wr_data[7]_i_223_n_0 ,\cdf_wr_data[7]_i_224_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_104 
       (.CI(\cdf_wr_data_reg[7]_i_220_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_104_n_0 ,\NLW_cdf_wr_data_reg[7]_i_104_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_110_n_5 ,\cdf_wr_data_reg[7]_i_110_n_6 ,\cdf_wr_data_reg[7]_i_110_n_7 ,\cdf_wr_data_reg[7]_i_225_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_104_n_4 ,\cdf_wr_data_reg[7]_i_104_n_5 ,\cdf_wr_data_reg[7]_i_104_n_6 ,\cdf_wr_data_reg[7]_i_104_n_7 }),
        .S({\cdf_wr_data[7]_i_226_n_0 ,\cdf_wr_data[7]_i_227_n_0 ,\cdf_wr_data[7]_i_228_n_0 ,\cdf_wr_data[7]_i_229_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_107 
       (.CI(\cdf_wr_data_reg[7]_i_230_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_107_n_0 ,\NLW_cdf_wr_data_reg[7]_i_107_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_103_n_5 ,\cdf_wr_data_reg[7]_i_103_n_6 ,\cdf_wr_data_reg[7]_i_103_n_7 ,\cdf_wr_data_reg[7]_i_219_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_107_n_4 ,\cdf_wr_data_reg[7]_i_107_n_5 ,\cdf_wr_data_reg[7]_i_107_n_6 ,\cdf_wr_data_reg[7]_i_107_n_7 }),
        .S({\cdf_wr_data[7]_i_231_n_0 ,\cdf_wr_data[7]_i_232_n_0 ,\cdf_wr_data[7]_i_233_n_0 ,\cdf_wr_data[7]_i_234_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_110 
       (.CI(\cdf_wr_data_reg[7]_i_225_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_110_n_0 ,\NLW_cdf_wr_data_reg[7]_i_110_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_111_n_5 ,\cdf_wr_data_reg[7]_i_111_n_6 ,\cdf_wr_data_reg[7]_i_111_n_7 ,\cdf_wr_data_reg[7]_i_235_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_110_n_4 ,\cdf_wr_data_reg[7]_i_110_n_5 ,\cdf_wr_data_reg[7]_i_110_n_6 ,\cdf_wr_data_reg[7]_i_110_n_7 }),
        .S({\cdf_wr_data[7]_i_236_n_0 ,\cdf_wr_data[7]_i_237_n_0 ,\cdf_wr_data[7]_i_238_n_0 ,\cdf_wr_data[7]_i_239_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_111 
       (.CI(\cdf_wr_data_reg[7]_i_235_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_111_n_0 ,\NLW_cdf_wr_data_reg[7]_i_111_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_116_n_5 ,\cdf_wr_data_reg[7]_i_116_n_6 ,\cdf_wr_data_reg[7]_i_116_n_7 ,\cdf_wr_data_reg[7]_i_240_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_111_n_4 ,\cdf_wr_data_reg[7]_i_111_n_5 ,\cdf_wr_data_reg[7]_i_111_n_6 ,\cdf_wr_data_reg[7]_i_111_n_7 }),
        .S({\cdf_wr_data[7]_i_241_n_0 ,\cdf_wr_data[7]_i_242_n_0 ,\cdf_wr_data[7]_i_243_n_0 ,\cdf_wr_data[7]_i_244_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_116 
       (.CI(\cdf_wr_data_reg[7]_i_240_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_116_n_0 ,\NLW_cdf_wr_data_reg[7]_i_116_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_117_n_5 ,\cdf_wr_data_reg[7]_i_117_n_6 ,\cdf_wr_data_reg[7]_i_117_n_7 ,\cdf_wr_data_reg[7]_i_245_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_116_n_4 ,\cdf_wr_data_reg[7]_i_116_n_5 ,\cdf_wr_data_reg[7]_i_116_n_6 ,\cdf_wr_data_reg[7]_i_116_n_7 }),
        .S({\cdf_wr_data[7]_i_246_n_0 ,\cdf_wr_data[7]_i_247_n_0 ,\cdf_wr_data[7]_i_248_n_0 ,\cdf_wr_data[7]_i_249_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_117 
       (.CI(\cdf_wr_data_reg[7]_i_245_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_117_n_0 ,\NLW_cdf_wr_data_reg[7]_i_117_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_122_n_5 ,\cdf_wr_data_reg[7]_i_122_n_6 ,\cdf_wr_data_reg[7]_i_122_n_7 ,\cdf_wr_data_reg[7]_i_250_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_117_n_4 ,\cdf_wr_data_reg[7]_i_117_n_5 ,\cdf_wr_data_reg[7]_i_117_n_6 ,\cdf_wr_data_reg[7]_i_117_n_7 }),
        .S({\cdf_wr_data[7]_i_251_n_0 ,\cdf_wr_data[7]_i_252_n_0 ,\cdf_wr_data[7]_i_253_n_0 ,\cdf_wr_data[7]_i_254_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_122 
       (.CI(\cdf_wr_data_reg[7]_i_250_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_122_n_0 ,\NLW_cdf_wr_data_reg[7]_i_122_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_85_n_5 ,\cdf_wr_data_reg[7]_i_85_n_6 ,\cdf_wr_data_reg[7]_i_85_n_7 ,\cdf_wr_data_reg[7]_i_186_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_122_n_4 ,\cdf_wr_data_reg[7]_i_122_n_5 ,\cdf_wr_data_reg[7]_i_122_n_6 ,\cdf_wr_data_reg[7]_i_122_n_7 }),
        .S({\cdf_wr_data[7]_i_255_n_0 ,\cdf_wr_data[7]_i_256_n_0 ,\cdf_wr_data[7]_i_257_n_0 ,\cdf_wr_data[7]_i_258_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_127 
       (.CI(\cdf_wr_data_reg[7]_i_259_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_127_n_0 ,\NLW_cdf_wr_data_reg[7]_i_127_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_128_n_5 ,\cdf_wr_data_reg[7]_i_128_n_6 ,\cdf_wr_data_reg[7]_i_128_n_7 ,\cdf_wr_data_reg[7]_i_260_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_127_n_4 ,\cdf_wr_data_reg[7]_i_127_n_5 ,\cdf_wr_data_reg[7]_i_127_n_6 ,\cdf_wr_data_reg[7]_i_127_n_7 }),
        .S({\cdf_wr_data[7]_i_261_n_0 ,\cdf_wr_data[7]_i_262_n_0 ,\cdf_wr_data[7]_i_263_n_0 ,\cdf_wr_data[7]_i_264_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_128 
       (.CI(\cdf_wr_data_reg[7]_i_260_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_128_n_0 ,\NLW_cdf_wr_data_reg[7]_i_128_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_134_n_5 ,\cdf_wr_data_reg[7]_i_134_n_6 ,\cdf_wr_data_reg[7]_i_134_n_7 ,\cdf_wr_data_reg[7]_i_265_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_128_n_4 ,\cdf_wr_data_reg[7]_i_128_n_5 ,\cdf_wr_data_reg[7]_i_128_n_6 ,\cdf_wr_data_reg[7]_i_128_n_7 }),
        .S({\cdf_wr_data[7]_i_266_n_0 ,\cdf_wr_data[7]_i_267_n_0 ,\cdf_wr_data[7]_i_268_n_0 ,\cdf_wr_data[7]_i_269_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_131 
       (.CI(\cdf_wr_data_reg[7]_i_270_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_131_n_0 ,\NLW_cdf_wr_data_reg[7]_i_131_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_127_n_5 ,\cdf_wr_data_reg[7]_i_127_n_6 ,\cdf_wr_data_reg[7]_i_127_n_7 ,\cdf_wr_data_reg[7]_i_259_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_131_n_4 ,\cdf_wr_data_reg[7]_i_131_n_5 ,\cdf_wr_data_reg[7]_i_131_n_6 ,\cdf_wr_data_reg[7]_i_131_n_7 }),
        .S({\cdf_wr_data[7]_i_271_n_0 ,\cdf_wr_data[7]_i_272_n_0 ,\cdf_wr_data[7]_i_273_n_0 ,\cdf_wr_data[7]_i_274_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_134 
       (.CI(\cdf_wr_data_reg[7]_i_265_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_134_n_0 ,\NLW_cdf_wr_data_reg[7]_i_134_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_107_n_5 ,\cdf_wr_data_reg[7]_i_107_n_6 ,\cdf_wr_data_reg[7]_i_107_n_7 ,\cdf_wr_data_reg[7]_i_230_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_134_n_4 ,\cdf_wr_data_reg[7]_i_134_n_5 ,\cdf_wr_data_reg[7]_i_134_n_6 ,\cdf_wr_data_reg[7]_i_134_n_7 }),
        .S({\cdf_wr_data[7]_i_275_n_0 ,\cdf_wr_data[7]_i_276_n_0 ,\cdf_wr_data[7]_i_277_n_0 ,\cdf_wr_data[7]_i_278_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_139 
       (.CI(\cdf_wr_data_reg[7]_i_160_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_139_n_0 ,\NLW_cdf_wr_data_reg[7]_i_139_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_131_n_5 ,\cdf_wr_data_reg[7]_i_131_n_6 ,\cdf_wr_data_reg[7]_i_131_n_7 ,\cdf_wr_data_reg[7]_i_270_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_139_n_4 ,\cdf_wr_data_reg[7]_i_139_n_5 ,\cdf_wr_data_reg[7]_i_139_n_6 ,\cdf_wr_data_reg[7]_i_139_n_7 }),
        .S({\cdf_wr_data[7]_i_279_n_0 ,\cdf_wr_data[7]_i_280_n_0 ,\cdf_wr_data[7]_i_281_n_0 ,\cdf_wr_data[7]_i_282_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_144 
       (.CI(1'b0),
        .CO({\cdf_wr_data_reg[7]_i_144_n_0 ,\NLW_cdf_wr_data_reg[7]_i_144_CO_UNCONNECTED [2:0]}),
        .CYINIT(norm_div_result0[8]),
        .DI({\cdf_wr_data_reg[7]_i_145_n_5 ,\cdf_wr_data_reg[7]_i_145_n_6 ,\norm_stage2_mult_reg_n_0_[7] ,1'b0}),
        .O({\cdf_wr_data_reg[7]_i_144_n_4 ,\cdf_wr_data_reg[7]_i_144_n_5 ,\cdf_wr_data_reg[7]_i_144_n_6 ,\NLW_cdf_wr_data_reg[7]_i_144_O_UNCONNECTED [0]}),
        .S({\cdf_wr_data[7]_i_283_n_0 ,\cdf_wr_data[7]_i_284_n_0 ,\cdf_wr_data[7]_i_285_n_0 ,1'b1}));
  CARRY4 \cdf_wr_data_reg[7]_i_145 
       (.CI(1'b0),
        .CO({\cdf_wr_data_reg[7]_i_145_n_0 ,\NLW_cdf_wr_data_reg[7]_i_145_CO_UNCONNECTED [2:0]}),
        .CYINIT(norm_div_result0[9]),
        .DI({\cdf_wr_data_reg[7]_i_150_n_5 ,\cdf_wr_data_reg[7]_i_150_n_6 ,\norm_stage2_mult_reg_n_0_[8] ,1'b0}),
        .O({\cdf_wr_data_reg[7]_i_145_n_4 ,\cdf_wr_data_reg[7]_i_145_n_5 ,\cdf_wr_data_reg[7]_i_145_n_6 ,\NLW_cdf_wr_data_reg[7]_i_145_O_UNCONNECTED [0]}),
        .S({\cdf_wr_data[7]_i_286_n_0 ,\cdf_wr_data[7]_i_287_n_0 ,\cdf_wr_data[7]_i_288_n_0 ,1'b1}));
  CARRY4 \cdf_wr_data_reg[7]_i_150 
       (.CI(1'b0),
        .CO({\cdf_wr_data_reg[7]_i_150_n_0 ,\NLW_cdf_wr_data_reg[7]_i_150_CO_UNCONNECTED [2:0]}),
        .CYINIT(norm_div_result0[10]),
        .DI({\cdf_wr_data_reg[7]_i_155_n_5 ,\cdf_wr_data_reg[7]_i_155_n_6 ,\norm_stage2_mult_reg_n_0_[9] ,1'b0}),
        .O({\cdf_wr_data_reg[7]_i_150_n_4 ,\cdf_wr_data_reg[7]_i_150_n_5 ,\cdf_wr_data_reg[7]_i_150_n_6 ,\NLW_cdf_wr_data_reg[7]_i_150_O_UNCONNECTED [0]}),
        .S({\cdf_wr_data[7]_i_289_n_0 ,\cdf_wr_data[7]_i_290_n_0 ,\cdf_wr_data[7]_i_291_n_0 ,1'b1}));
  CARRY4 \cdf_wr_data_reg[7]_i_155 
       (.CI(1'b0),
        .CO({\cdf_wr_data_reg[7]_i_155_n_0 ,\NLW_cdf_wr_data_reg[7]_i_155_CO_UNCONNECTED [2:0]}),
        .CYINIT(norm_div_result0[11]),
        .DI({\cdf_wr_data_reg[7]_i_170_n_5 ,\cdf_wr_data_reg[7]_i_170_n_6 ,\norm_stage2_mult_reg_n_0_[10] ,1'b0}),
        .O({\cdf_wr_data_reg[7]_i_155_n_4 ,\cdf_wr_data_reg[7]_i_155_n_5 ,\cdf_wr_data_reg[7]_i_155_n_6 ,\NLW_cdf_wr_data_reg[7]_i_155_O_UNCONNECTED [0]}),
        .S({\cdf_wr_data[7]_i_292_n_0 ,\cdf_wr_data[7]_i_293_n_0 ,\cdf_wr_data[7]_i_294_n_0 ,1'b1}));
  CARRY4 \cdf_wr_data_reg[7]_i_160 
       (.CI(\cdf_wr_data_reg[7]_i_165_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_160_n_0 ,\NLW_cdf_wr_data_reg[7]_i_160_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_270_n_5 ,\cdf_wr_data_reg[7]_i_270_n_6 ,\cdf_wr_data_reg[7]_i_270_n_7 ,\cdf_wr_data_reg[7]_i_295_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_160_n_4 ,\cdf_wr_data_reg[7]_i_160_n_5 ,\cdf_wr_data_reg[7]_i_160_n_6 ,\cdf_wr_data_reg[7]_i_160_n_7 }),
        .S({\cdf_wr_data[7]_i_296_n_0 ,\cdf_wr_data[7]_i_297_n_0 ,\cdf_wr_data[7]_i_298_n_0 ,\cdf_wr_data[7]_i_299_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_165 
       (.CI(\cdf_wr_data_reg[7]_i_170_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_165_n_0 ,\NLW_cdf_wr_data_reg[7]_i_165_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_295_n_5 ,\cdf_wr_data_reg[7]_i_295_n_6 ,\cdf_wr_data_reg[7]_i_295_n_7 ,\cdf_wr_data_reg[7]_i_300_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_165_n_4 ,\cdf_wr_data_reg[7]_i_165_n_5 ,\cdf_wr_data_reg[7]_i_165_n_6 ,\cdf_wr_data_reg[7]_i_165_n_7 }),
        .S({\cdf_wr_data[7]_i_301_n_0 ,\cdf_wr_data[7]_i_302_n_0 ,\cdf_wr_data[7]_i_303_n_0 ,\cdf_wr_data[7]_i_304_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_170 
       (.CI(1'b0),
        .CO({\cdf_wr_data_reg[7]_i_170_n_0 ,\NLW_cdf_wr_data_reg[7]_i_170_CO_UNCONNECTED [2:0]}),
        .CYINIT(norm_div_result0[12]),
        .DI({\cdf_wr_data_reg[7]_i_300_n_5 ,\cdf_wr_data_reg[7]_i_300_n_6 ,\norm_stage2_mult_reg_n_0_[11] ,1'b0}),
        .O({\cdf_wr_data_reg[7]_i_170_n_4 ,\cdf_wr_data_reg[7]_i_170_n_5 ,\cdf_wr_data_reg[7]_i_170_n_6 ,\NLW_cdf_wr_data_reg[7]_i_170_O_UNCONNECTED [0]}),
        .S({\cdf_wr_data[7]_i_305_n_0 ,\cdf_wr_data[7]_i_306_n_0 ,\cdf_wr_data[7]_i_307_n_0 ,1'b1}));
  CARRY4 \cdf_wr_data_reg[7]_i_175 
       (.CI(\cdf_wr_data_reg[7]_i_308_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_175_n_0 ,\NLW_cdf_wr_data_reg[7]_i_175_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_176_n_5 ,\cdf_wr_data_reg[7]_i_176_n_6 ,\cdf_wr_data_reg[7]_i_176_n_7 ,\cdf_wr_data_reg[7]_i_309_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_175_n_4 ,\cdf_wr_data_reg[7]_i_175_n_5 ,\cdf_wr_data_reg[7]_i_175_n_6 ,\cdf_wr_data_reg[7]_i_175_n_7 }),
        .S({\cdf_wr_data[7]_i_310_n_0 ,\cdf_wr_data[7]_i_311_n_0 ,\cdf_wr_data[7]_i_312_n_0 ,\cdf_wr_data[7]_i_313_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_176 
       (.CI(\cdf_wr_data_reg[7]_i_309_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_176_n_0 ,\NLW_cdf_wr_data_reg[7]_i_176_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_181_n_5 ,\cdf_wr_data_reg[7]_i_181_n_6 ,\cdf_wr_data_reg[7]_i_181_n_7 ,\cdf_wr_data_reg[7]_i_314_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_176_n_4 ,\cdf_wr_data_reg[7]_i_176_n_5 ,\cdf_wr_data_reg[7]_i_176_n_6 ,\cdf_wr_data_reg[7]_i_176_n_7 }),
        .S({\cdf_wr_data[7]_i_315_n_0 ,\cdf_wr_data[7]_i_316_n_0 ,\cdf_wr_data[7]_i_317_n_0 ,\cdf_wr_data[7]_i_318_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_181 
       (.CI(\cdf_wr_data_reg[7]_i_314_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_181_n_0 ,\NLW_cdf_wr_data_reg[7]_i_181_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_191_n_5 ,\cdf_wr_data_reg[7]_i_191_n_6 ,\cdf_wr_data_reg[7]_i_191_n_7 ,\cdf_wr_data_reg[7]_i_319_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_181_n_4 ,\cdf_wr_data_reg[7]_i_181_n_5 ,\cdf_wr_data_reg[7]_i_181_n_6 ,\cdf_wr_data_reg[7]_i_181_n_7 }),
        .S({\cdf_wr_data[7]_i_320_n_0 ,\cdf_wr_data[7]_i_321_n_0 ,\cdf_wr_data[7]_i_322_n_0 ,\cdf_wr_data[7]_i_323_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_186 
       (.CI(\cdf_wr_data_reg[7]_i_324_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_186_n_0 ,\NLW_cdf_wr_data_reg[7]_i_186_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_175_n_5 ,\cdf_wr_data_reg[7]_i_175_n_6 ,\cdf_wr_data_reg[7]_i_175_n_7 ,\cdf_wr_data_reg[7]_i_308_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_186_n_4 ,\cdf_wr_data_reg[7]_i_186_n_5 ,\cdf_wr_data_reg[7]_i_186_n_6 ,\cdf_wr_data_reg[7]_i_186_n_7 }),
        .S({\cdf_wr_data[7]_i_325_n_0 ,\cdf_wr_data[7]_i_326_n_0 ,\cdf_wr_data[7]_i_327_n_0 ,\cdf_wr_data[7]_i_328_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_191 
       (.CI(\cdf_wr_data_reg[7]_i_319_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_191_n_0 ,\NLW_cdf_wr_data_reg[7]_i_191_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_196_n_5 ,\cdf_wr_data_reg[7]_i_196_n_6 ,\cdf_wr_data_reg[7]_i_196_n_7 ,\cdf_wr_data_reg[7]_i_329_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_191_n_4 ,\cdf_wr_data_reg[7]_i_191_n_5 ,\cdf_wr_data_reg[7]_i_191_n_6 ,\cdf_wr_data_reg[7]_i_191_n_7 }),
        .S({\cdf_wr_data[7]_i_330_n_0 ,\cdf_wr_data[7]_i_331_n_0 ,\cdf_wr_data[7]_i_332_n_0 ,\cdf_wr_data[7]_i_333_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_196 
       (.CI(\cdf_wr_data_reg[7]_i_329_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_196_n_0 ,\NLW_cdf_wr_data_reg[7]_i_196_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_201_n_5 ,\cdf_wr_data_reg[7]_i_201_n_6 ,\cdf_wr_data_reg[7]_i_201_n_7 ,\cdf_wr_data_reg[7]_i_334_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_196_n_4 ,\cdf_wr_data_reg[7]_i_196_n_5 ,\cdf_wr_data_reg[7]_i_196_n_6 ,\cdf_wr_data_reg[7]_i_196_n_7 }),
        .S({\cdf_wr_data[7]_i_335_n_0 ,\cdf_wr_data[7]_i_336_n_0 ,\cdf_wr_data[7]_i_337_n_0 ,\cdf_wr_data[7]_i_338_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_20 
       (.CI(\cdf_wr_data_reg[7]_i_57_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_20_n_0 ,\NLW_cdf_wr_data_reg[7]_i_20_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_21_n_5 ,\cdf_wr_data_reg[7]_i_21_n_6 ,\cdf_wr_data_reg[7]_i_21_n_7 ,\cdf_wr_data_reg[7]_i_58_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_20_n_4 ,\cdf_wr_data_reg[7]_i_20_n_5 ,\cdf_wr_data_reg[7]_i_20_n_6 ,\cdf_wr_data_reg[7]_i_20_n_7 }),
        .S({\cdf_wr_data[7]_i_59_n_0 ,\cdf_wr_data[7]_i_60_n_0 ,\cdf_wr_data[7]_i_61_n_0 ,\cdf_wr_data[7]_i_62_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_201 
       (.CI(\cdf_wr_data_reg[7]_i_334_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_201_n_0 ,\NLW_cdf_wr_data_reg[7]_i_201_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_206_n_6 ,\cdf_wr_data_reg[7]_i_206_n_7 ,\cdf_wr_data_reg[7]_i_339_n_4 ,\cdf_wr_data_reg[7]_i_339_n_5 }),
        .O({\cdf_wr_data_reg[7]_i_201_n_4 ,\cdf_wr_data_reg[7]_i_201_n_5 ,\cdf_wr_data_reg[7]_i_201_n_6 ,\cdf_wr_data_reg[7]_i_201_n_7 }),
        .S({\cdf_wr_data[7]_i_340_n_0 ,\cdf_wr_data[7]_i_341_n_0 ,\cdf_wr_data[7]_i_342_n_0 ,\cdf_wr_data[7]_i_343_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_206 
       (.CI(\cdf_wr_data_reg[7]_i_339_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_206_n_0 ,\NLW_cdf_wr_data_reg[7]_i_206_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data[7]_i_344_n_0 ,\cdf_wr_data[7]_i_345_n_0 ,\cdf_wr_data[7]_i_346_n_0 ,\cdf_wr_data[7]_i_347_n_0 }),
        .O({\cdf_wr_data_reg[7]_i_206_n_4 ,\cdf_wr_data_reg[7]_i_206_n_5 ,\cdf_wr_data_reg[7]_i_206_n_6 ,\cdf_wr_data_reg[7]_i_206_n_7 }),
        .S({\cdf_wr_data[7]_i_348_n_0 ,\cdf_wr_data[7]_i_349_n_0 ,\cdf_wr_data[7]_i_350_n_0 ,\cdf_wr_data[7]_i_351_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_21 
       (.CI(\cdf_wr_data_reg[7]_i_58_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_21_n_0 ,\NLW_cdf_wr_data_reg[7]_i_21_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_30_n_5 ,\cdf_wr_data_reg[7]_i_30_n_6 ,\cdf_wr_data_reg[7]_i_30_n_7 ,\cdf_wr_data_reg[7]_i_63_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_21_n_4 ,\cdf_wr_data_reg[7]_i_21_n_5 ,\cdf_wr_data_reg[7]_i_21_n_6 ,\cdf_wr_data_reg[7]_i_21_n_7 }),
        .S({\cdf_wr_data[7]_i_64_n_0 ,\cdf_wr_data[7]_i_65_n_0 ,\cdf_wr_data[7]_i_66_n_0 ,\cdf_wr_data[7]_i_67_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_219 
       (.CI(\cdf_wr_data_reg[7]_i_352_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_219_n_0 ,\NLW_cdf_wr_data_reg[7]_i_219_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_220_n_5 ,\cdf_wr_data_reg[7]_i_220_n_6 ,\cdf_wr_data_reg[7]_i_220_n_7 ,\cdf_wr_data_reg[7]_i_353_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_219_n_4 ,\cdf_wr_data_reg[7]_i_219_n_5 ,\cdf_wr_data_reg[7]_i_219_n_6 ,\cdf_wr_data_reg[7]_i_219_n_7 }),
        .S({\cdf_wr_data[7]_i_354_n_0 ,\cdf_wr_data[7]_i_355_n_0 ,\cdf_wr_data[7]_i_356_n_0 ,\cdf_wr_data[7]_i_357_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_220 
       (.CI(\cdf_wr_data_reg[7]_i_353_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_220_n_0 ,\NLW_cdf_wr_data_reg[7]_i_220_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_225_n_5 ,\cdf_wr_data_reg[7]_i_225_n_6 ,\cdf_wr_data_reg[7]_i_225_n_7 ,\cdf_wr_data_reg[7]_i_358_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_220_n_4 ,\cdf_wr_data_reg[7]_i_220_n_5 ,\cdf_wr_data_reg[7]_i_220_n_6 ,\cdf_wr_data_reg[7]_i_220_n_7 }),
        .S({\cdf_wr_data[7]_i_359_n_0 ,\cdf_wr_data[7]_i_360_n_0 ,\cdf_wr_data[7]_i_361_n_0 ,\cdf_wr_data[7]_i_362_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_225 
       (.CI(\cdf_wr_data_reg[7]_i_358_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_225_n_0 ,\NLW_cdf_wr_data_reg[7]_i_225_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_235_n_5 ,\cdf_wr_data_reg[7]_i_235_n_6 ,\cdf_wr_data_reg[7]_i_235_n_7 ,\cdf_wr_data_reg[7]_i_363_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_225_n_4 ,\cdf_wr_data_reg[7]_i_225_n_5 ,\cdf_wr_data_reg[7]_i_225_n_6 ,\cdf_wr_data_reg[7]_i_225_n_7 }),
        .S({\cdf_wr_data[7]_i_364_n_0 ,\cdf_wr_data[7]_i_365_n_0 ,\cdf_wr_data[7]_i_366_n_0 ,\cdf_wr_data[7]_i_367_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_230 
       (.CI(\cdf_wr_data_reg[7]_i_368_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_230_n_0 ,\NLW_cdf_wr_data_reg[7]_i_230_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_219_n_5 ,\cdf_wr_data_reg[7]_i_219_n_6 ,\cdf_wr_data_reg[7]_i_219_n_7 ,\cdf_wr_data_reg[7]_i_352_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_230_n_4 ,\cdf_wr_data_reg[7]_i_230_n_5 ,\cdf_wr_data_reg[7]_i_230_n_6 ,\cdf_wr_data_reg[7]_i_230_n_7 }),
        .S({\cdf_wr_data[7]_i_369_n_0 ,\cdf_wr_data[7]_i_370_n_0 ,\cdf_wr_data[7]_i_371_n_0 ,\cdf_wr_data[7]_i_372_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_235 
       (.CI(\cdf_wr_data_reg[7]_i_363_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_235_n_0 ,\NLW_cdf_wr_data_reg[7]_i_235_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_240_n_5 ,\cdf_wr_data_reg[7]_i_240_n_6 ,\cdf_wr_data_reg[7]_i_240_n_7 ,\cdf_wr_data_reg[7]_i_373_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_235_n_4 ,\cdf_wr_data_reg[7]_i_235_n_5 ,\cdf_wr_data_reg[7]_i_235_n_6 ,\cdf_wr_data_reg[7]_i_235_n_7 }),
        .S({\cdf_wr_data[7]_i_374_n_0 ,\cdf_wr_data[7]_i_375_n_0 ,\cdf_wr_data[7]_i_376_n_0 ,\cdf_wr_data[7]_i_377_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_240 
       (.CI(\cdf_wr_data_reg[7]_i_373_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_240_n_0 ,\NLW_cdf_wr_data_reg[7]_i_240_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_245_n_5 ,\cdf_wr_data_reg[7]_i_245_n_6 ,\cdf_wr_data_reg[7]_i_245_n_7 ,\cdf_wr_data_reg[7]_i_378_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_240_n_4 ,\cdf_wr_data_reg[7]_i_240_n_5 ,\cdf_wr_data_reg[7]_i_240_n_6 ,\cdf_wr_data_reg[7]_i_240_n_7 }),
        .S({\cdf_wr_data[7]_i_379_n_0 ,\cdf_wr_data[7]_i_380_n_0 ,\cdf_wr_data[7]_i_381_n_0 ,\cdf_wr_data[7]_i_382_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_245 
       (.CI(\cdf_wr_data_reg[7]_i_378_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_245_n_0 ,\NLW_cdf_wr_data_reg[7]_i_245_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_250_n_5 ,\cdf_wr_data_reg[7]_i_250_n_6 ,\cdf_wr_data_reg[7]_i_250_n_7 ,\cdf_wr_data_reg[7]_i_383_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_245_n_4 ,\cdf_wr_data_reg[7]_i_245_n_5 ,\cdf_wr_data_reg[7]_i_245_n_6 ,\cdf_wr_data_reg[7]_i_245_n_7 }),
        .S({\cdf_wr_data[7]_i_384_n_0 ,\cdf_wr_data[7]_i_385_n_0 ,\cdf_wr_data[7]_i_386_n_0 ,\cdf_wr_data[7]_i_387_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_250 
       (.CI(\cdf_wr_data_reg[7]_i_383_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_250_n_0 ,\NLW_cdf_wr_data_reg[7]_i_250_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_186_n_5 ,\cdf_wr_data_reg[7]_i_186_n_6 ,\cdf_wr_data_reg[7]_i_186_n_7 ,\cdf_wr_data_reg[7]_i_324_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_250_n_4 ,\cdf_wr_data_reg[7]_i_250_n_5 ,\cdf_wr_data_reg[7]_i_250_n_6 ,\cdf_wr_data_reg[7]_i_250_n_7 }),
        .S({\cdf_wr_data[7]_i_388_n_0 ,\cdf_wr_data[7]_i_389_n_0 ,\cdf_wr_data[7]_i_390_n_0 ,\cdf_wr_data[7]_i_391_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_259 
       (.CI(\cdf_wr_data_reg[7]_i_392_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_259_n_0 ,\NLW_cdf_wr_data_reg[7]_i_259_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_260_n_5 ,\cdf_wr_data_reg[7]_i_260_n_6 ,\cdf_wr_data_reg[7]_i_260_n_7 ,\cdf_wr_data_reg[7]_i_393_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_259_n_4 ,\cdf_wr_data_reg[7]_i_259_n_5 ,\cdf_wr_data_reg[7]_i_259_n_6 ,\cdf_wr_data_reg[7]_i_259_n_7 }),
        .S({\cdf_wr_data[7]_i_394_n_0 ,\cdf_wr_data[7]_i_395_n_0 ,\cdf_wr_data[7]_i_396_n_0 ,\cdf_wr_data[7]_i_397_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_26 
       (.CI(\cdf_wr_data_reg[7]_i_27_n_0 ),
        .CO({\NLW_cdf_wr_data_reg[7]_i_26_CO_UNCONNECTED [3:2],norm_div_result0[9],\NLW_cdf_wr_data_reg[7]_i_26_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,norm_div_result0[10],\cdf_wr_data_reg[7]_i_68_n_4 }),
        .O({\NLW_cdf_wr_data_reg[7]_i_26_O_UNCONNECTED [3:1],\cdf_wr_data_reg[7]_i_26_n_7 }),
        .S({1'b0,1'b0,\cdf_wr_data[7]_i_69_n_0 ,\cdf_wr_data[7]_i_70_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_260 
       (.CI(\cdf_wr_data_reg[7]_i_393_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_260_n_0 ,\NLW_cdf_wr_data_reg[7]_i_260_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_265_n_5 ,\cdf_wr_data_reg[7]_i_265_n_6 ,\cdf_wr_data_reg[7]_i_265_n_7 ,\cdf_wr_data_reg[7]_i_398_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_260_n_4 ,\cdf_wr_data_reg[7]_i_260_n_5 ,\cdf_wr_data_reg[7]_i_260_n_6 ,\cdf_wr_data_reg[7]_i_260_n_7 }),
        .S({\cdf_wr_data[7]_i_399_n_0 ,\cdf_wr_data[7]_i_400_n_0 ,\cdf_wr_data[7]_i_401_n_0 ,\cdf_wr_data[7]_i_402_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_265 
       (.CI(\cdf_wr_data_reg[7]_i_398_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_265_n_0 ,\NLW_cdf_wr_data_reg[7]_i_265_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_230_n_5 ,\cdf_wr_data_reg[7]_i_230_n_6 ,\cdf_wr_data_reg[7]_i_230_n_7 ,\cdf_wr_data_reg[7]_i_368_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_265_n_4 ,\cdf_wr_data_reg[7]_i_265_n_5 ,\cdf_wr_data_reg[7]_i_265_n_6 ,\cdf_wr_data_reg[7]_i_265_n_7 }),
        .S({\cdf_wr_data[7]_i_403_n_0 ,\cdf_wr_data[7]_i_404_n_0 ,\cdf_wr_data[7]_i_405_n_0 ,\cdf_wr_data[7]_i_406_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_27 
       (.CI(\cdf_wr_data_reg[7]_i_30_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_27_n_0 ,\NLW_cdf_wr_data_reg[7]_i_27_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_68_n_5 ,\cdf_wr_data_reg[7]_i_68_n_6 ,\cdf_wr_data_reg[7]_i_68_n_7 ,\cdf_wr_data_reg[7]_i_71_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_27_n_4 ,\cdf_wr_data_reg[7]_i_27_n_5 ,\cdf_wr_data_reg[7]_i_27_n_6 ,\cdf_wr_data_reg[7]_i_27_n_7 }),
        .S({\cdf_wr_data[7]_i_72_n_0 ,\cdf_wr_data[7]_i_73_n_0 ,\cdf_wr_data[7]_i_74_n_0 ,\cdf_wr_data[7]_i_75_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_270 
       (.CI(\cdf_wr_data_reg[7]_i_295_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_270_n_0 ,\NLW_cdf_wr_data_reg[7]_i_270_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_259_n_5 ,\cdf_wr_data_reg[7]_i_259_n_6 ,\cdf_wr_data_reg[7]_i_259_n_7 ,\cdf_wr_data_reg[7]_i_392_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_270_n_4 ,\cdf_wr_data_reg[7]_i_270_n_5 ,\cdf_wr_data_reg[7]_i_270_n_6 ,\cdf_wr_data_reg[7]_i_270_n_7 }),
        .S({\cdf_wr_data[7]_i_407_n_0 ,\cdf_wr_data[7]_i_408_n_0 ,\cdf_wr_data[7]_i_409_n_0 ,\cdf_wr_data[7]_i_410_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_295 
       (.CI(\cdf_wr_data_reg[7]_i_300_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_295_n_0 ,\NLW_cdf_wr_data_reg[7]_i_295_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_392_n_5 ,\cdf_wr_data_reg[7]_i_392_n_6 ,\cdf_wr_data_reg[7]_i_392_n_7 ,\cdf_wr_data_reg[7]_i_411_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_295_n_4 ,\cdf_wr_data_reg[7]_i_295_n_5 ,\cdf_wr_data_reg[7]_i_295_n_6 ,\cdf_wr_data_reg[7]_i_295_n_7 }),
        .S({\cdf_wr_data[7]_i_412_n_0 ,\cdf_wr_data[7]_i_413_n_0 ,\cdf_wr_data[7]_i_414_n_0 ,\cdf_wr_data[7]_i_415_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_30 
       (.CI(\cdf_wr_data_reg[7]_i_63_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_30_n_0 ,\NLW_cdf_wr_data_reg[7]_i_30_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_71_n_5 ,\cdf_wr_data_reg[7]_i_71_n_6 ,\cdf_wr_data_reg[7]_i_71_n_7 ,\cdf_wr_data_reg[7]_i_76_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_30_n_4 ,\cdf_wr_data_reg[7]_i_30_n_5 ,\cdf_wr_data_reg[7]_i_30_n_6 ,\cdf_wr_data_reg[7]_i_30_n_7 }),
        .S({\cdf_wr_data[7]_i_77_n_0 ,\cdf_wr_data[7]_i_78_n_0 ,\cdf_wr_data[7]_i_79_n_0 ,\cdf_wr_data[7]_i_80_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_300 
       (.CI(1'b0),
        .CO({\cdf_wr_data_reg[7]_i_300_n_0 ,\NLW_cdf_wr_data_reg[7]_i_300_CO_UNCONNECTED [2:0]}),
        .CYINIT(norm_div_result0[13]),
        .DI({\cdf_wr_data_reg[7]_i_411_n_5 ,\cdf_wr_data_reg[7]_i_411_n_6 ,\norm_stage2_mult_reg_n_0_[12] ,1'b0}),
        .O({\cdf_wr_data_reg[7]_i_300_n_4 ,\cdf_wr_data_reg[7]_i_300_n_5 ,\cdf_wr_data_reg[7]_i_300_n_6 ,\NLW_cdf_wr_data_reg[7]_i_300_O_UNCONNECTED [0]}),
        .S({\cdf_wr_data[7]_i_416_n_0 ,\cdf_wr_data[7]_i_417_n_0 ,\cdf_wr_data[7]_i_418_n_0 ,1'b1}));
  CARRY4 \cdf_wr_data_reg[7]_i_308 
       (.CI(\cdf_wr_data_reg[7]_i_419_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_308_n_0 ,\NLW_cdf_wr_data_reg[7]_i_308_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_309_n_5 ,\cdf_wr_data_reg[7]_i_309_n_6 ,\cdf_wr_data_reg[7]_i_309_n_7 ,\cdf_wr_data_reg[7]_i_420_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_308_n_4 ,\cdf_wr_data_reg[7]_i_308_n_5 ,\cdf_wr_data_reg[7]_i_308_n_6 ,\cdf_wr_data_reg[7]_i_308_n_7 }),
        .S({\cdf_wr_data[7]_i_421_n_0 ,\cdf_wr_data[7]_i_422_n_0 ,\cdf_wr_data[7]_i_423_n_0 ,\cdf_wr_data[7]_i_424_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_309 
       (.CI(\cdf_wr_data_reg[7]_i_420_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_309_n_0 ,\NLW_cdf_wr_data_reg[7]_i_309_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_314_n_5 ,\cdf_wr_data_reg[7]_i_314_n_6 ,\cdf_wr_data_reg[7]_i_314_n_7 ,\cdf_wr_data_reg[7]_i_425_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_309_n_4 ,\cdf_wr_data_reg[7]_i_309_n_5 ,\cdf_wr_data_reg[7]_i_309_n_6 ,\cdf_wr_data_reg[7]_i_309_n_7 }),
        .S({\cdf_wr_data[7]_i_426_n_0 ,\cdf_wr_data[7]_i_427_n_0 ,\cdf_wr_data[7]_i_428_n_0 ,\cdf_wr_data[7]_i_429_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_314 
       (.CI(\cdf_wr_data_reg[7]_i_425_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_314_n_0 ,\NLW_cdf_wr_data_reg[7]_i_314_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_319_n_5 ,\cdf_wr_data_reg[7]_i_319_n_6 ,\cdf_wr_data_reg[7]_i_319_n_7 ,\cdf_wr_data_reg[7]_i_430_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_314_n_4 ,\cdf_wr_data_reg[7]_i_314_n_5 ,\cdf_wr_data_reg[7]_i_314_n_6 ,\cdf_wr_data_reg[7]_i_314_n_7 }),
        .S({\cdf_wr_data[7]_i_431_n_0 ,\cdf_wr_data[7]_i_432_n_0 ,\cdf_wr_data[7]_i_433_n_0 ,\cdf_wr_data[7]_i_434_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_319 
       (.CI(\cdf_wr_data_reg[7]_i_430_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_319_n_0 ,\NLW_cdf_wr_data_reg[7]_i_319_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_329_n_5 ,\cdf_wr_data_reg[7]_i_329_n_6 ,\cdf_wr_data_reg[7]_i_329_n_7 ,\cdf_wr_data_reg[7]_i_435_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_319_n_4 ,\cdf_wr_data_reg[7]_i_319_n_5 ,\cdf_wr_data_reg[7]_i_319_n_6 ,\cdf_wr_data_reg[7]_i_319_n_7 }),
        .S({\cdf_wr_data[7]_i_436_n_0 ,\cdf_wr_data[7]_i_437_n_0 ,\cdf_wr_data[7]_i_438_n_0 ,\cdf_wr_data[7]_i_439_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_324 
       (.CI(\cdf_wr_data_reg[7]_i_440_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_324_n_0 ,\NLW_cdf_wr_data_reg[7]_i_324_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_308_n_5 ,\cdf_wr_data_reg[7]_i_308_n_6 ,\cdf_wr_data_reg[7]_i_308_n_7 ,\cdf_wr_data_reg[7]_i_419_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_324_n_4 ,\cdf_wr_data_reg[7]_i_324_n_5 ,\cdf_wr_data_reg[7]_i_324_n_6 ,\cdf_wr_data_reg[7]_i_324_n_7 }),
        .S({\cdf_wr_data[7]_i_441_n_0 ,\cdf_wr_data[7]_i_442_n_0 ,\cdf_wr_data[7]_i_443_n_0 ,\cdf_wr_data[7]_i_444_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_329 
       (.CI(\cdf_wr_data_reg[7]_i_435_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_329_n_0 ,\NLW_cdf_wr_data_reg[7]_i_329_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_334_n_5 ,\cdf_wr_data_reg[7]_i_334_n_6 ,\cdf_wr_data_reg[7]_i_334_n_7 ,\cdf_wr_data_reg[7]_i_445_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_329_n_4 ,\cdf_wr_data_reg[7]_i_329_n_5 ,\cdf_wr_data_reg[7]_i_329_n_6 ,\cdf_wr_data_reg[7]_i_329_n_7 }),
        .S({\cdf_wr_data[7]_i_446_n_0 ,\cdf_wr_data[7]_i_447_n_0 ,\cdf_wr_data[7]_i_448_n_0 ,\cdf_wr_data[7]_i_449_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_334 
       (.CI(\cdf_wr_data_reg[7]_i_445_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_334_n_0 ,\NLW_cdf_wr_data_reg[7]_i_334_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_339_n_6 ,\cdf_wr_data_reg[7]_i_339_n_7 ,\cdf_wr_data_reg[7]_i_450_n_4 ,\cdf_wr_data_reg[7]_i_450_n_5 }),
        .O({\cdf_wr_data_reg[7]_i_334_n_4 ,\cdf_wr_data_reg[7]_i_334_n_5 ,\cdf_wr_data_reg[7]_i_334_n_6 ,\cdf_wr_data_reg[7]_i_334_n_7 }),
        .S({\cdf_wr_data[7]_i_451_n_0 ,\cdf_wr_data[7]_i_452_n_0 ,\cdf_wr_data[7]_i_453_n_0 ,\cdf_wr_data[7]_i_454_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_339 
       (.CI(\cdf_wr_data_reg[7]_i_450_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_339_n_0 ,\NLW_cdf_wr_data_reg[7]_i_339_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data[7]_i_455_n_0 ,\cdf_wr_data[7]_i_456_n_0 ,\cdf_wr_data[7]_i_457_n_0 ,\cdf_wr_data[7]_i_458_n_0 }),
        .O({\cdf_wr_data_reg[7]_i_339_n_4 ,\cdf_wr_data_reg[7]_i_339_n_5 ,\cdf_wr_data_reg[7]_i_339_n_6 ,\cdf_wr_data_reg[7]_i_339_n_7 }),
        .S({\cdf_wr_data[7]_i_459_n_0 ,\cdf_wr_data[7]_i_460_n_0 ,\cdf_wr_data[7]_i_461_n_0 ,\cdf_wr_data[7]_i_462_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_35 
       (.CI(\cdf_wr_data_reg[7]_i_81_n_0 ),
        .CO({\NLW_cdf_wr_data_reg[7]_i_35_CO_UNCONNECTED [3:2],norm_div_result0[25],\NLW_cdf_wr_data_reg[7]_i_35_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,norm_div_result0[26],\cdf_wr_data_reg[7]_i_82_n_4 }),
        .O({\NLW_cdf_wr_data_reg[7]_i_35_O_UNCONNECTED [3:1],\cdf_wr_data_reg[7]_i_35_n_7 }),
        .S({1'b0,1'b0,\cdf_wr_data[7]_i_83_n_0 ,\cdf_wr_data[7]_i_84_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_352 
       (.CI(\cdf_wr_data_reg[7]_i_463_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_352_n_0 ,\NLW_cdf_wr_data_reg[7]_i_352_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_353_n_5 ,\cdf_wr_data_reg[7]_i_353_n_6 ,\cdf_wr_data_reg[7]_i_353_n_7 ,\cdf_wr_data_reg[7]_i_464_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_352_n_4 ,\cdf_wr_data_reg[7]_i_352_n_5 ,\cdf_wr_data_reg[7]_i_352_n_6 ,\cdf_wr_data_reg[7]_i_352_n_7 }),
        .S({\cdf_wr_data[7]_i_465_n_0 ,\cdf_wr_data[7]_i_466_n_0 ,\cdf_wr_data[7]_i_467_n_0 ,\cdf_wr_data[7]_i_468_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_353 
       (.CI(\cdf_wr_data_reg[7]_i_464_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_353_n_0 ,\NLW_cdf_wr_data_reg[7]_i_353_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_358_n_5 ,\cdf_wr_data_reg[7]_i_358_n_6 ,\cdf_wr_data_reg[7]_i_358_n_7 ,\cdf_wr_data_reg[7]_i_469_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_353_n_4 ,\cdf_wr_data_reg[7]_i_353_n_5 ,\cdf_wr_data_reg[7]_i_353_n_6 ,\cdf_wr_data_reg[7]_i_353_n_7 }),
        .S({\cdf_wr_data[7]_i_470_n_0 ,\cdf_wr_data[7]_i_471_n_0 ,\cdf_wr_data[7]_i_472_n_0 ,\cdf_wr_data[7]_i_473_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_358 
       (.CI(\cdf_wr_data_reg[7]_i_469_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_358_n_0 ,\NLW_cdf_wr_data_reg[7]_i_358_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_363_n_5 ,\cdf_wr_data_reg[7]_i_363_n_6 ,\cdf_wr_data_reg[7]_i_363_n_7 ,\cdf_wr_data_reg[7]_i_474_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_358_n_4 ,\cdf_wr_data_reg[7]_i_358_n_5 ,\cdf_wr_data_reg[7]_i_358_n_6 ,\cdf_wr_data_reg[7]_i_358_n_7 }),
        .S({\cdf_wr_data[7]_i_475_n_0 ,\cdf_wr_data[7]_i_476_n_0 ,\cdf_wr_data[7]_i_477_n_0 ,\cdf_wr_data[7]_i_478_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_36 
       (.CI(\cdf_wr_data_reg[7]_i_85_n_0 ),
        .CO({\NLW_cdf_wr_data_reg[7]_i_36_CO_UNCONNECTED [3:2],norm_div_result0[24],\NLW_cdf_wr_data_reg[7]_i_36_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,norm_div_result0[25],\cdf_wr_data_reg[7]_i_81_n_4 }),
        .O({\NLW_cdf_wr_data_reg[7]_i_36_O_UNCONNECTED [3:1],\cdf_wr_data_reg[7]_i_36_n_7 }),
        .S({1'b0,1'b0,\cdf_wr_data[7]_i_86_n_0 ,\cdf_wr_data[7]_i_87_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_363 
       (.CI(\cdf_wr_data_reg[7]_i_474_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_363_n_0 ,\NLW_cdf_wr_data_reg[7]_i_363_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_373_n_5 ,\cdf_wr_data_reg[7]_i_373_n_6 ,\cdf_wr_data_reg[7]_i_373_n_7 ,\cdf_wr_data_reg[7]_i_479_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_363_n_4 ,\cdf_wr_data_reg[7]_i_363_n_5 ,\cdf_wr_data_reg[7]_i_363_n_6 ,\cdf_wr_data_reg[7]_i_363_n_7 }),
        .S({\cdf_wr_data[7]_i_480_n_0 ,\cdf_wr_data[7]_i_481_n_0 ,\cdf_wr_data[7]_i_482_n_0 ,\cdf_wr_data[7]_i_483_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_368 
       (.CI(\cdf_wr_data_reg[7]_i_484_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_368_n_0 ,\NLW_cdf_wr_data_reg[7]_i_368_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_352_n_5 ,\cdf_wr_data_reg[7]_i_352_n_6 ,\cdf_wr_data_reg[7]_i_352_n_7 ,\cdf_wr_data_reg[7]_i_463_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_368_n_4 ,\cdf_wr_data_reg[7]_i_368_n_5 ,\cdf_wr_data_reg[7]_i_368_n_6 ,\cdf_wr_data_reg[7]_i_368_n_7 }),
        .S({\cdf_wr_data[7]_i_485_n_0 ,\cdf_wr_data[7]_i_486_n_0 ,\cdf_wr_data[7]_i_487_n_0 ,\cdf_wr_data[7]_i_488_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_37 
       (.CI(\cdf_wr_data_reg[7]_i_88_n_0 ),
        .CO({\NLW_cdf_wr_data_reg[7]_i_37_CO_UNCONNECTED [3:2],norm_div_result0[27],\NLW_cdf_wr_data_reg[7]_i_37_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,norm_div_result0[28],\cdf_wr_data_reg[7]_i_89_n_4 }),
        .O({\NLW_cdf_wr_data_reg[7]_i_37_O_UNCONNECTED [3:1],\cdf_wr_data_reg[7]_i_37_n_7 }),
        .S({1'b0,1'b0,\cdf_wr_data[7]_i_90_n_0 ,\cdf_wr_data[7]_i_91_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_373 
       (.CI(\cdf_wr_data_reg[7]_i_479_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_373_n_0 ,\NLW_cdf_wr_data_reg[7]_i_373_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_378_n_5 ,\cdf_wr_data_reg[7]_i_378_n_6 ,\cdf_wr_data_reg[7]_i_378_n_7 ,\cdf_wr_data_reg[7]_i_489_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_373_n_4 ,\cdf_wr_data_reg[7]_i_373_n_5 ,\cdf_wr_data_reg[7]_i_373_n_6 ,\cdf_wr_data_reg[7]_i_373_n_7 }),
        .S({\cdf_wr_data[7]_i_490_n_0 ,\cdf_wr_data[7]_i_491_n_0 ,\cdf_wr_data[7]_i_492_n_0 ,\cdf_wr_data[7]_i_493_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_378 
       (.CI(\cdf_wr_data_reg[7]_i_489_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_378_n_0 ,\NLW_cdf_wr_data_reg[7]_i_378_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_383_n_5 ,\cdf_wr_data_reg[7]_i_383_n_6 ,\cdf_wr_data_reg[7]_i_383_n_7 ,\cdf_wr_data_reg[7]_i_494_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_378_n_4 ,\cdf_wr_data_reg[7]_i_378_n_5 ,\cdf_wr_data_reg[7]_i_378_n_6 ,\cdf_wr_data_reg[7]_i_378_n_7 }),
        .S({\cdf_wr_data[7]_i_495_n_0 ,\cdf_wr_data[7]_i_496_n_0 ,\cdf_wr_data[7]_i_497_n_0 ,\cdf_wr_data[7]_i_498_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_38 
       (.CI(\cdf_wr_data_reg[7]_i_82_n_0 ),
        .CO({\NLW_cdf_wr_data_reg[7]_i_38_CO_UNCONNECTED [3:2],norm_div_result0[26],\NLW_cdf_wr_data_reg[7]_i_38_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,norm_div_result0[27],\cdf_wr_data_reg[7]_i_88_n_4 }),
        .O({\NLW_cdf_wr_data_reg[7]_i_38_O_UNCONNECTED [3:1],\cdf_wr_data_reg[7]_i_38_n_7 }),
        .S({1'b0,1'b0,\cdf_wr_data[7]_i_92_n_0 ,\cdf_wr_data[7]_i_93_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_383 
       (.CI(\cdf_wr_data_reg[7]_i_494_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_383_n_0 ,\NLW_cdf_wr_data_reg[7]_i_383_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_324_n_5 ,\cdf_wr_data_reg[7]_i_324_n_6 ,\cdf_wr_data_reg[7]_i_324_n_7 ,\cdf_wr_data_reg[7]_i_440_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_383_n_4 ,\cdf_wr_data_reg[7]_i_383_n_5 ,\cdf_wr_data_reg[7]_i_383_n_6 ,\cdf_wr_data_reg[7]_i_383_n_7 }),
        .S({\cdf_wr_data[7]_i_499_n_0 ,\cdf_wr_data[7]_i_500_n_0 ,\cdf_wr_data[7]_i_501_n_0 ,\cdf_wr_data[7]_i_502_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_39 
       (.CI(\cdf_wr_data_reg[7]_i_94_n_0 ),
        .CO({\NLW_cdf_wr_data_reg[7]_i_39_CO_UNCONNECTED [3:2],norm_div_result0[29],\NLW_cdf_wr_data_reg[7]_i_39_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,norm_div_result0[30],\cdf_wr_data_reg[7]_i_95_n_4 }),
        .O({\NLW_cdf_wr_data_reg[7]_i_39_O_UNCONNECTED [3:1],\cdf_wr_data_reg[7]_i_39_n_7 }),
        .S({1'b0,1'b0,\cdf_wr_data[7]_i_96_n_0 ,\cdf_wr_data[7]_i_97_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_392 
       (.CI(\cdf_wr_data_reg[7]_i_411_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_392_n_0 ,\NLW_cdf_wr_data_reg[7]_i_392_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_393_n_5 ,\cdf_wr_data_reg[7]_i_393_n_6 ,\cdf_wr_data_reg[7]_i_393_n_7 ,\cdf_wr_data_reg[7]_i_503_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_392_n_4 ,\cdf_wr_data_reg[7]_i_392_n_5 ,\cdf_wr_data_reg[7]_i_392_n_6 ,\cdf_wr_data_reg[7]_i_392_n_7 }),
        .S({\cdf_wr_data[7]_i_504_n_0 ,\cdf_wr_data[7]_i_505_n_0 ,\cdf_wr_data[7]_i_506_n_0 ,\cdf_wr_data[7]_i_507_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_393 
       (.CI(\cdf_wr_data_reg[7]_i_503_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_393_n_0 ,\NLW_cdf_wr_data_reg[7]_i_393_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_398_n_5 ,\cdf_wr_data_reg[7]_i_398_n_6 ,\cdf_wr_data_reg[7]_i_398_n_7 ,\cdf_wr_data_reg[7]_i_508_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_393_n_4 ,\cdf_wr_data_reg[7]_i_393_n_5 ,\cdf_wr_data_reg[7]_i_393_n_6 ,\cdf_wr_data_reg[7]_i_393_n_7 }),
        .S({\cdf_wr_data[7]_i_509_n_0 ,\cdf_wr_data[7]_i_510_n_0 ,\cdf_wr_data[7]_i_511_n_0 ,\cdf_wr_data[7]_i_512_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_398 
       (.CI(\cdf_wr_data_reg[7]_i_508_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_398_n_0 ,\NLW_cdf_wr_data_reg[7]_i_398_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_368_n_5 ,\cdf_wr_data_reg[7]_i_368_n_6 ,\cdf_wr_data_reg[7]_i_368_n_7 ,\cdf_wr_data_reg[7]_i_484_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_398_n_4 ,\cdf_wr_data_reg[7]_i_398_n_5 ,\cdf_wr_data_reg[7]_i_398_n_6 ,\cdf_wr_data_reg[7]_i_398_n_7 }),
        .S({\cdf_wr_data[7]_i_513_n_0 ,\cdf_wr_data[7]_i_514_n_0 ,\cdf_wr_data[7]_i_515_n_0 ,\cdf_wr_data[7]_i_516_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_4 
       (.CI(\cdf_wr_data_reg[7]_i_8_n_0 ),
        .CO({\NLW_cdf_wr_data_reg[7]_i_4_CO_UNCONNECTED [3:2],norm_div_result0[7],\NLW_cdf_wr_data_reg[7]_i_4_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,norm_div_result0[8],\cdf_wr_data_reg[7]_i_10_n_4 }),
        .O({\NLW_cdf_wr_data_reg[7]_i_4_O_UNCONNECTED [3:1],\cdf_wr_data_reg[7]_i_4_n_7 }),
        .S({1'b0,1'b0,\cdf_wr_data[7]_i_11_n_0 ,\cdf_wr_data[7]_i_12_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_40 
       (.CI(\cdf_wr_data_reg[7]_i_89_n_0 ),
        .CO({\NLW_cdf_wr_data_reg[7]_i_40_CO_UNCONNECTED [3:2],norm_div_result0[28],\NLW_cdf_wr_data_reg[7]_i_40_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,norm_div_result0[29],\cdf_wr_data_reg[7]_i_94_n_4 }),
        .O({\NLW_cdf_wr_data_reg[7]_i_40_O_UNCONNECTED [3:1],\cdf_wr_data_reg[7]_i_40_n_7 }),
        .S({1'b0,1'b0,\cdf_wr_data[7]_i_98_n_0 ,\cdf_wr_data[7]_i_99_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_41 
       (.CI(\cdf_wr_data_reg[7]_i_100_n_0 ),
        .CO({\NLW_cdf_wr_data_reg[7]_i_41_CO_UNCONNECTED [3:1],norm_div_result0[31]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_cdf_wr_data_reg[7]_i_41_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  CARRY4 \cdf_wr_data_reg[7]_i_411 
       (.CI(1'b0),
        .CO({\cdf_wr_data_reg[7]_i_411_n_0 ,\NLW_cdf_wr_data_reg[7]_i_411_CO_UNCONNECTED [2:0]}),
        .CYINIT(norm_div_result0[14]),
        .DI({\cdf_wr_data_reg[7]_i_503_n_5 ,\cdf_wr_data_reg[7]_i_503_n_6 ,\norm_stage2_mult_reg_n_0_[13] ,1'b0}),
        .O({\cdf_wr_data_reg[7]_i_411_n_4 ,\cdf_wr_data_reg[7]_i_411_n_5 ,\cdf_wr_data_reg[7]_i_411_n_6 ,\NLW_cdf_wr_data_reg[7]_i_411_O_UNCONNECTED [0]}),
        .S({\cdf_wr_data[7]_i_517_n_0 ,\cdf_wr_data[7]_i_518_n_0 ,\cdf_wr_data[7]_i_519_n_0 ,1'b1}));
  CARRY4 \cdf_wr_data_reg[7]_i_419 
       (.CI(1'b0),
        .CO({\cdf_wr_data_reg[7]_i_419_n_0 ,\NLW_cdf_wr_data_reg[7]_i_419_CO_UNCONNECTED [2:0]}),
        .CYINIT(norm_div_result0[26]),
        .DI({\cdf_wr_data_reg[7]_i_420_n_5 ,\cdf_wr_data_reg[7]_i_420_n_6 ,\cdf_wr_data[7]_i_520_n_0 ,1'b0}),
        .O({\cdf_wr_data_reg[7]_i_419_n_4 ,\cdf_wr_data_reg[7]_i_419_n_5 ,\cdf_wr_data_reg[7]_i_419_n_6 ,\NLW_cdf_wr_data_reg[7]_i_419_O_UNCONNECTED [0]}),
        .S({\cdf_wr_data[7]_i_521_n_0 ,\cdf_wr_data[7]_i_522_n_0 ,\cdf_wr_data[7]_i_523_n_0 ,1'b1}));
  CARRY4 \cdf_wr_data_reg[7]_i_42 
       (.CI(\cdf_wr_data_reg[7]_i_95_n_0 ),
        .CO({\NLW_cdf_wr_data_reg[7]_i_42_CO_UNCONNECTED [3:2],norm_div_result0[30],\NLW_cdf_wr_data_reg[7]_i_42_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,norm_div_result0[31],\cdf_wr_data_reg[7]_i_100_n_5 }),
        .O({\NLW_cdf_wr_data_reg[7]_i_42_O_UNCONNECTED [3:1],\cdf_wr_data_reg[7]_i_42_n_7 }),
        .S({1'b0,1'b0,\cdf_wr_data[7]_i_101_n_0 ,\cdf_wr_data[7]_i_102_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_420 
       (.CI(1'b0),
        .CO({\cdf_wr_data_reg[7]_i_420_n_0 ,\NLW_cdf_wr_data_reg[7]_i_420_CO_UNCONNECTED [2:0]}),
        .CYINIT(norm_div_result0[27]),
        .DI({\cdf_wr_data_reg[7]_i_425_n_5 ,\cdf_wr_data_reg[7]_i_425_n_6 ,\cdf_wr_data[7]_i_524_n_0 ,1'b0}),
        .O({\cdf_wr_data_reg[7]_i_420_n_4 ,\cdf_wr_data_reg[7]_i_420_n_5 ,\cdf_wr_data_reg[7]_i_420_n_6 ,\NLW_cdf_wr_data_reg[7]_i_420_O_UNCONNECTED [0]}),
        .S({\cdf_wr_data[7]_i_525_n_0 ,\cdf_wr_data[7]_i_526_n_0 ,\cdf_wr_data[7]_i_527_n_0 ,1'b1}));
  CARRY4 \cdf_wr_data_reg[7]_i_425 
       (.CI(1'b0),
        .CO({\cdf_wr_data_reg[7]_i_425_n_0 ,\NLW_cdf_wr_data_reg[7]_i_425_CO_UNCONNECTED [2:0]}),
        .CYINIT(norm_div_result0[28]),
        .DI({\cdf_wr_data_reg[7]_i_430_n_5 ,\cdf_wr_data_reg[7]_i_430_n_6 ,\cdf_wr_data[7]_i_528_n_0 ,1'b0}),
        .O({\cdf_wr_data_reg[7]_i_425_n_4 ,\cdf_wr_data_reg[7]_i_425_n_5 ,\cdf_wr_data_reg[7]_i_425_n_6 ,\NLW_cdf_wr_data_reg[7]_i_425_O_UNCONNECTED [0]}),
        .S({\cdf_wr_data[7]_i_529_n_0 ,\cdf_wr_data[7]_i_530_n_0 ,\cdf_wr_data[7]_i_531_n_0 ,1'b1}));
  CARRY4 \cdf_wr_data_reg[7]_i_43 
       (.CI(\cdf_wr_data_reg[7]_i_103_n_0 ),
        .CO({\NLW_cdf_wr_data_reg[7]_i_43_CO_UNCONNECTED [3:2],norm_div_result0[17],\NLW_cdf_wr_data_reg[7]_i_43_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,norm_div_result0[18],\cdf_wr_data_reg[7]_i_104_n_4 }),
        .O({\NLW_cdf_wr_data_reg[7]_i_43_O_UNCONNECTED [3:1],\cdf_wr_data_reg[7]_i_43_n_7 }),
        .S({1'b0,1'b0,\cdf_wr_data[7]_i_105_n_0 ,\cdf_wr_data[7]_i_106_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_430 
       (.CI(1'b0),
        .CO({\cdf_wr_data_reg[7]_i_430_n_0 ,\NLW_cdf_wr_data_reg[7]_i_430_CO_UNCONNECTED [2:0]}),
        .CYINIT(norm_div_result0[29]),
        .DI({\cdf_wr_data_reg[7]_i_435_n_5 ,\cdf_wr_data_reg[7]_i_435_n_6 ,\cdf_wr_data[7]_i_532_n_0 ,1'b0}),
        .O({\cdf_wr_data_reg[7]_i_430_n_4 ,\cdf_wr_data_reg[7]_i_430_n_5 ,\cdf_wr_data_reg[7]_i_430_n_6 ,\NLW_cdf_wr_data_reg[7]_i_430_O_UNCONNECTED [0]}),
        .S({\cdf_wr_data[7]_i_533_n_0 ,\cdf_wr_data[7]_i_534_n_0 ,\cdf_wr_data[7]_i_535_n_0 ,1'b1}));
  CARRY4 \cdf_wr_data_reg[7]_i_435 
       (.CI(1'b0),
        .CO({\cdf_wr_data_reg[7]_i_435_n_0 ,\NLW_cdf_wr_data_reg[7]_i_435_CO_UNCONNECTED [2:0]}),
        .CYINIT(norm_div_result0[30]),
        .DI({\cdf_wr_data_reg[7]_i_445_n_5 ,\cdf_wr_data_reg[7]_i_445_n_6 ,\cdf_wr_data[7]_i_536_n_0 ,1'b0}),
        .O({\cdf_wr_data_reg[7]_i_435_n_4 ,\cdf_wr_data_reg[7]_i_435_n_5 ,\cdf_wr_data_reg[7]_i_435_n_6 ,\NLW_cdf_wr_data_reg[7]_i_435_O_UNCONNECTED [0]}),
        .S({\cdf_wr_data[7]_i_537_n_0 ,\cdf_wr_data[7]_i_538_n_0 ,\cdf_wr_data[7]_i_539_n_0 ,1'b1}));
  CARRY4 \cdf_wr_data_reg[7]_i_44 
       (.CI(\cdf_wr_data_reg[7]_i_107_n_0 ),
        .CO({\NLW_cdf_wr_data_reg[7]_i_44_CO_UNCONNECTED [3:2],norm_div_result0[16],\NLW_cdf_wr_data_reg[7]_i_44_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,norm_div_result0[17],\cdf_wr_data_reg[7]_i_103_n_4 }),
        .O({\NLW_cdf_wr_data_reg[7]_i_44_O_UNCONNECTED [3:1],\cdf_wr_data_reg[7]_i_44_n_7 }),
        .S({1'b0,1'b0,\cdf_wr_data[7]_i_108_n_0 ,\cdf_wr_data[7]_i_109_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_440 
       (.CI(1'b0),
        .CO({\cdf_wr_data_reg[7]_i_440_n_0 ,\NLW_cdf_wr_data_reg[7]_i_440_CO_UNCONNECTED [2:0]}),
        .CYINIT(norm_div_result0[25]),
        .DI({\cdf_wr_data_reg[7]_i_419_n_5 ,\cdf_wr_data_reg[7]_i_419_n_6 ,\cdf_wr_data[7]_i_540_n_0 ,1'b0}),
        .O({\cdf_wr_data_reg[7]_i_440_n_4 ,\cdf_wr_data_reg[7]_i_440_n_5 ,\cdf_wr_data_reg[7]_i_440_n_6 ,\NLW_cdf_wr_data_reg[7]_i_440_O_UNCONNECTED [0]}),
        .S({\cdf_wr_data[7]_i_541_n_0 ,\cdf_wr_data[7]_i_542_n_0 ,\cdf_wr_data[7]_i_543_n_0 ,1'b1}));
  CARRY4 \cdf_wr_data_reg[7]_i_445 
       (.CI(1'b0),
        .CO({\cdf_wr_data_reg[7]_i_445_n_0 ,\NLW_cdf_wr_data_reg[7]_i_445_CO_UNCONNECTED [2:0]}),
        .CYINIT(norm_div_result0[31]),
        .DI({\cdf_wr_data_reg[7]_i_450_n_6 ,\cdf_wr_data_reg[7]_i_450_n_7 ,\cdf_wr_data[7]_i_544_n_0 ,1'b0}),
        .O({\cdf_wr_data_reg[7]_i_445_n_4 ,\cdf_wr_data_reg[7]_i_445_n_5 ,\cdf_wr_data_reg[7]_i_445_n_6 ,\NLW_cdf_wr_data_reg[7]_i_445_O_UNCONNECTED [0]}),
        .S({\cdf_wr_data[7]_i_545_n_0 ,\cdf_wr_data[7]_i_546_n_0 ,\cdf_wr_data[7]_i_547_n_0 ,1'b1}));
  CARRY4 \cdf_wr_data_reg[7]_i_45 
       (.CI(\cdf_wr_data_reg[7]_i_110_n_0 ),
        .CO({\NLW_cdf_wr_data_reg[7]_i_45_CO_UNCONNECTED [3:2],norm_div_result0[19],\NLW_cdf_wr_data_reg[7]_i_45_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,norm_div_result0[20],\cdf_wr_data_reg[7]_i_111_n_4 }),
        .O({\NLW_cdf_wr_data_reg[7]_i_45_O_UNCONNECTED [3:1],\cdf_wr_data_reg[7]_i_45_n_7 }),
        .S({1'b0,1'b0,\cdf_wr_data[7]_i_112_n_0 ,\cdf_wr_data[7]_i_113_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_450 
       (.CI(1'b0),
        .CO({\cdf_wr_data_reg[7]_i_450_n_0 ,\NLW_cdf_wr_data_reg[7]_i_450_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI({\cdf_wr_data[7]_i_548_n_0 ,\cdf_wr_data[7]_i_549_n_0 ,\cdf_wr_data[7]_i_550_n_0 ,\cdf_wr_data[7]_i_551_n_0 }),
        .O({\cdf_wr_data_reg[7]_i_450_n_4 ,\cdf_wr_data_reg[7]_i_450_n_5 ,\cdf_wr_data_reg[7]_i_450_n_6 ,\cdf_wr_data_reg[7]_i_450_n_7 }),
        .S({\cdf_wr_data[7]_i_552_n_0 ,\cdf_wr_data[7]_i_553_n_0 ,\cdf_wr_data[7]_i_554_n_0 ,\cdf_wr_data[7]_i_555_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_46 
       (.CI(\cdf_wr_data_reg[7]_i_104_n_0 ),
        .CO({\NLW_cdf_wr_data_reg[7]_i_46_CO_UNCONNECTED [3:2],norm_div_result0[18],\NLW_cdf_wr_data_reg[7]_i_46_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,norm_div_result0[19],\cdf_wr_data_reg[7]_i_110_n_4 }),
        .O({\NLW_cdf_wr_data_reg[7]_i_46_O_UNCONNECTED [3:1],\cdf_wr_data_reg[7]_i_46_n_7 }),
        .S({1'b0,1'b0,\cdf_wr_data[7]_i_114_n_0 ,\cdf_wr_data[7]_i_115_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_463 
       (.CI(1'b0),
        .CO({\cdf_wr_data_reg[7]_i_463_n_0 ,\NLW_cdf_wr_data_reg[7]_i_463_CO_UNCONNECTED [2:0]}),
        .CYINIT(norm_div_result0[18]),
        .DI({\cdf_wr_data_reg[7]_i_464_n_5 ,\cdf_wr_data_reg[7]_i_464_n_6 ,\norm_stage2_mult_reg_n_0_[17] ,1'b0}),
        .O({\cdf_wr_data_reg[7]_i_463_n_4 ,\cdf_wr_data_reg[7]_i_463_n_5 ,\cdf_wr_data_reg[7]_i_463_n_6 ,\NLW_cdf_wr_data_reg[7]_i_463_O_UNCONNECTED [0]}),
        .S({\cdf_wr_data[7]_i_556_n_0 ,\cdf_wr_data[7]_i_557_n_0 ,\cdf_wr_data[7]_i_558_n_0 ,1'b1}));
  CARRY4 \cdf_wr_data_reg[7]_i_464 
       (.CI(1'b0),
        .CO({\cdf_wr_data_reg[7]_i_464_n_0 ,\NLW_cdf_wr_data_reg[7]_i_464_CO_UNCONNECTED [2:0]}),
        .CYINIT(norm_div_result0[19]),
        .DI({\cdf_wr_data_reg[7]_i_469_n_5 ,\cdf_wr_data_reg[7]_i_469_n_6 ,\norm_stage2_mult_reg_n_0_[18] ,1'b0}),
        .O({\cdf_wr_data_reg[7]_i_464_n_4 ,\cdf_wr_data_reg[7]_i_464_n_5 ,\cdf_wr_data_reg[7]_i_464_n_6 ,\NLW_cdf_wr_data_reg[7]_i_464_O_UNCONNECTED [0]}),
        .S({\cdf_wr_data[7]_i_559_n_0 ,\cdf_wr_data[7]_i_560_n_0 ,\cdf_wr_data[7]_i_561_n_0 ,1'b1}));
  CARRY4 \cdf_wr_data_reg[7]_i_469 
       (.CI(1'b0),
        .CO({\cdf_wr_data_reg[7]_i_469_n_0 ,\NLW_cdf_wr_data_reg[7]_i_469_CO_UNCONNECTED [2:0]}),
        .CYINIT(norm_div_result0[20]),
        .DI({\cdf_wr_data_reg[7]_i_474_n_5 ,\cdf_wr_data_reg[7]_i_474_n_6 ,\norm_stage2_mult_reg_n_0_[19] ,1'b0}),
        .O({\cdf_wr_data_reg[7]_i_469_n_4 ,\cdf_wr_data_reg[7]_i_469_n_5 ,\cdf_wr_data_reg[7]_i_469_n_6 ,\NLW_cdf_wr_data_reg[7]_i_469_O_UNCONNECTED [0]}),
        .S({\cdf_wr_data[7]_i_562_n_0 ,\cdf_wr_data[7]_i_563_n_0 ,\cdf_wr_data[7]_i_564_n_0 ,1'b1}));
  CARRY4 \cdf_wr_data_reg[7]_i_47 
       (.CI(\cdf_wr_data_reg[7]_i_116_n_0 ),
        .CO({\NLW_cdf_wr_data_reg[7]_i_47_CO_UNCONNECTED [3:2],norm_div_result0[21],\NLW_cdf_wr_data_reg[7]_i_47_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,norm_div_result0[22],\cdf_wr_data_reg[7]_i_117_n_4 }),
        .O({\NLW_cdf_wr_data_reg[7]_i_47_O_UNCONNECTED [3:1],\cdf_wr_data_reg[7]_i_47_n_7 }),
        .S({1'b0,1'b0,\cdf_wr_data[7]_i_118_n_0 ,\cdf_wr_data[7]_i_119_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_474 
       (.CI(1'b0),
        .CO({\cdf_wr_data_reg[7]_i_474_n_0 ,\NLW_cdf_wr_data_reg[7]_i_474_CO_UNCONNECTED [2:0]}),
        .CYINIT(norm_div_result0[21]),
        .DI({\cdf_wr_data_reg[7]_i_479_n_5 ,\cdf_wr_data_reg[7]_i_479_n_6 ,\norm_stage2_mult_reg_n_0_[20] ,1'b0}),
        .O({\cdf_wr_data_reg[7]_i_474_n_4 ,\cdf_wr_data_reg[7]_i_474_n_5 ,\cdf_wr_data_reg[7]_i_474_n_6 ,\NLW_cdf_wr_data_reg[7]_i_474_O_UNCONNECTED [0]}),
        .S({\cdf_wr_data[7]_i_565_n_0 ,\cdf_wr_data[7]_i_566_n_0 ,\cdf_wr_data[7]_i_567_n_0 ,1'b1}));
  CARRY4 \cdf_wr_data_reg[7]_i_479 
       (.CI(1'b0),
        .CO({\cdf_wr_data_reg[7]_i_479_n_0 ,\NLW_cdf_wr_data_reg[7]_i_479_CO_UNCONNECTED [2:0]}),
        .CYINIT(norm_div_result0[22]),
        .DI({\cdf_wr_data_reg[7]_i_489_n_5 ,\cdf_wr_data_reg[7]_i_489_n_6 ,\norm_stage2_mult_reg_n_0_[21] ,1'b0}),
        .O({\cdf_wr_data_reg[7]_i_479_n_4 ,\cdf_wr_data_reg[7]_i_479_n_5 ,\cdf_wr_data_reg[7]_i_479_n_6 ,\NLW_cdf_wr_data_reg[7]_i_479_O_UNCONNECTED [0]}),
        .S({\cdf_wr_data[7]_i_568_n_0 ,\cdf_wr_data[7]_i_569_n_0 ,\cdf_wr_data[7]_i_570_n_0 ,1'b1}));
  CARRY4 \cdf_wr_data_reg[7]_i_48 
       (.CI(\cdf_wr_data_reg[7]_i_111_n_0 ),
        .CO({\NLW_cdf_wr_data_reg[7]_i_48_CO_UNCONNECTED [3:2],norm_div_result0[20],\NLW_cdf_wr_data_reg[7]_i_48_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,norm_div_result0[21],\cdf_wr_data_reg[7]_i_116_n_4 }),
        .O({\NLW_cdf_wr_data_reg[7]_i_48_O_UNCONNECTED [3:1],\cdf_wr_data_reg[7]_i_48_n_7 }),
        .S({1'b0,1'b0,\cdf_wr_data[7]_i_120_n_0 ,\cdf_wr_data[7]_i_121_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_484 
       (.CI(1'b0),
        .CO({\cdf_wr_data_reg[7]_i_484_n_0 ,\NLW_cdf_wr_data_reg[7]_i_484_CO_UNCONNECTED [2:0]}),
        .CYINIT(norm_div_result0[17]),
        .DI({\cdf_wr_data_reg[7]_i_463_n_5 ,\cdf_wr_data_reg[7]_i_463_n_6 ,\norm_stage2_mult_reg_n_0_[16] ,1'b0}),
        .O({\cdf_wr_data_reg[7]_i_484_n_4 ,\cdf_wr_data_reg[7]_i_484_n_5 ,\cdf_wr_data_reg[7]_i_484_n_6 ,\NLW_cdf_wr_data_reg[7]_i_484_O_UNCONNECTED [0]}),
        .S({\cdf_wr_data[7]_i_571_n_0 ,\cdf_wr_data[7]_i_572_n_0 ,\cdf_wr_data[7]_i_573_n_0 ,1'b1}));
  CARRY4 \cdf_wr_data_reg[7]_i_489 
       (.CI(1'b0),
        .CO({\cdf_wr_data_reg[7]_i_489_n_0 ,\NLW_cdf_wr_data_reg[7]_i_489_CO_UNCONNECTED [2:0]}),
        .CYINIT(norm_div_result0[23]),
        .DI({\cdf_wr_data_reg[7]_i_494_n_5 ,\cdf_wr_data_reg[7]_i_494_n_6 ,\norm_stage2_mult_reg_n_0_[22] ,1'b0}),
        .O({\cdf_wr_data_reg[7]_i_489_n_4 ,\cdf_wr_data_reg[7]_i_489_n_5 ,\cdf_wr_data_reg[7]_i_489_n_6 ,\NLW_cdf_wr_data_reg[7]_i_489_O_UNCONNECTED [0]}),
        .S({\cdf_wr_data[7]_i_574_n_0 ,\cdf_wr_data[7]_i_575_n_0 ,\cdf_wr_data[7]_i_576_n_0 ,1'b1}));
  CARRY4 \cdf_wr_data_reg[7]_i_49 
       (.CI(\cdf_wr_data_reg[7]_i_122_n_0 ),
        .CO({\NLW_cdf_wr_data_reg[7]_i_49_CO_UNCONNECTED [3:2],norm_div_result0[23],\NLW_cdf_wr_data_reg[7]_i_49_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,norm_div_result0[24],\cdf_wr_data_reg[7]_i_85_n_4 }),
        .O({\NLW_cdf_wr_data_reg[7]_i_49_O_UNCONNECTED [3:1],\cdf_wr_data_reg[7]_i_49_n_7 }),
        .S({1'b0,1'b0,\cdf_wr_data[7]_i_123_n_0 ,\cdf_wr_data[7]_i_124_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_494 
       (.CI(1'b0),
        .CO({\cdf_wr_data_reg[7]_i_494_n_0 ,\NLW_cdf_wr_data_reg[7]_i_494_CO_UNCONNECTED [2:0]}),
        .CYINIT(norm_div_result0[24]),
        .DI({\cdf_wr_data_reg[7]_i_440_n_5 ,\cdf_wr_data_reg[7]_i_440_n_6 ,\norm_stage2_mult_reg_n_0_[23] ,1'b0}),
        .O({\cdf_wr_data_reg[7]_i_494_n_4 ,\cdf_wr_data_reg[7]_i_494_n_5 ,\cdf_wr_data_reg[7]_i_494_n_6 ,\NLW_cdf_wr_data_reg[7]_i_494_O_UNCONNECTED [0]}),
        .S({\cdf_wr_data[7]_i_577_n_0 ,\cdf_wr_data[7]_i_578_n_0 ,\cdf_wr_data[7]_i_579_n_0 ,1'b1}));
  CARRY4 \cdf_wr_data_reg[7]_i_50 
       (.CI(\cdf_wr_data_reg[7]_i_117_n_0 ),
        .CO({\NLW_cdf_wr_data_reg[7]_i_50_CO_UNCONNECTED [3:2],norm_div_result0[22],\NLW_cdf_wr_data_reg[7]_i_50_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,norm_div_result0[23],\cdf_wr_data_reg[7]_i_122_n_4 }),
        .O({\NLW_cdf_wr_data_reg[7]_i_50_O_UNCONNECTED [3:1],\cdf_wr_data_reg[7]_i_50_n_7 }),
        .S({1'b0,1'b0,\cdf_wr_data[7]_i_125_n_0 ,\cdf_wr_data[7]_i_126_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_503 
       (.CI(1'b0),
        .CO({\cdf_wr_data_reg[7]_i_503_n_0 ,\NLW_cdf_wr_data_reg[7]_i_503_CO_UNCONNECTED [2:0]}),
        .CYINIT(norm_div_result0[15]),
        .DI({\cdf_wr_data_reg[7]_i_508_n_5 ,\cdf_wr_data_reg[7]_i_508_n_6 ,\norm_stage2_mult_reg_n_0_[14] ,1'b0}),
        .O({\cdf_wr_data_reg[7]_i_503_n_4 ,\cdf_wr_data_reg[7]_i_503_n_5 ,\cdf_wr_data_reg[7]_i_503_n_6 ,\NLW_cdf_wr_data_reg[7]_i_503_O_UNCONNECTED [0]}),
        .S({\cdf_wr_data[7]_i_580_n_0 ,\cdf_wr_data[7]_i_581_n_0 ,\cdf_wr_data[7]_i_582_n_0 ,1'b1}));
  CARRY4 \cdf_wr_data_reg[7]_i_508 
       (.CI(1'b0),
        .CO({\cdf_wr_data_reg[7]_i_508_n_0 ,\NLW_cdf_wr_data_reg[7]_i_508_CO_UNCONNECTED [2:0]}),
        .CYINIT(norm_div_result0[16]),
        .DI({\cdf_wr_data_reg[7]_i_484_n_5 ,\cdf_wr_data_reg[7]_i_484_n_6 ,\norm_stage2_mult_reg_n_0_[15] ,1'b0}),
        .O({\cdf_wr_data_reg[7]_i_508_n_4 ,\cdf_wr_data_reg[7]_i_508_n_5 ,\cdf_wr_data_reg[7]_i_508_n_6 ,\NLW_cdf_wr_data_reg[7]_i_508_O_UNCONNECTED [0]}),
        .S({\cdf_wr_data[7]_i_583_n_0 ,\cdf_wr_data[7]_i_584_n_0 ,\cdf_wr_data[7]_i_585_n_0 ,1'b1}));
  CARRY4 \cdf_wr_data_reg[7]_i_51 
       (.CI(\cdf_wr_data_reg[7]_i_127_n_0 ),
        .CO({\NLW_cdf_wr_data_reg[7]_i_51_CO_UNCONNECTED [3:2],norm_div_result0[13],\NLW_cdf_wr_data_reg[7]_i_51_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,norm_div_result0[14],\cdf_wr_data_reg[7]_i_128_n_4 }),
        .O({\NLW_cdf_wr_data_reg[7]_i_51_O_UNCONNECTED [3:1],\cdf_wr_data_reg[7]_i_51_n_7 }),
        .S({1'b0,1'b0,\cdf_wr_data[7]_i_129_n_0 ,\cdf_wr_data[7]_i_130_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_52 
       (.CI(\cdf_wr_data_reg[7]_i_131_n_0 ),
        .CO({\NLW_cdf_wr_data_reg[7]_i_52_CO_UNCONNECTED [3:2],norm_div_result0[12],\NLW_cdf_wr_data_reg[7]_i_52_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,norm_div_result0[13],\cdf_wr_data_reg[7]_i_127_n_4 }),
        .O({\NLW_cdf_wr_data_reg[7]_i_52_O_UNCONNECTED [3:1],\cdf_wr_data_reg[7]_i_52_n_7 }),
        .S({1'b0,1'b0,\cdf_wr_data[7]_i_132_n_0 ,\cdf_wr_data[7]_i_133_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_53 
       (.CI(\cdf_wr_data_reg[7]_i_134_n_0 ),
        .CO({\NLW_cdf_wr_data_reg[7]_i_53_CO_UNCONNECTED [3:2],norm_div_result0[15],\NLW_cdf_wr_data_reg[7]_i_53_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,norm_div_result0[16],\cdf_wr_data_reg[7]_i_107_n_4 }),
        .O({\NLW_cdf_wr_data_reg[7]_i_53_O_UNCONNECTED [3:1],\cdf_wr_data_reg[7]_i_53_n_7 }),
        .S({1'b0,1'b0,\cdf_wr_data[7]_i_135_n_0 ,\cdf_wr_data[7]_i_136_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_54 
       (.CI(\cdf_wr_data_reg[7]_i_128_n_0 ),
        .CO({\NLW_cdf_wr_data_reg[7]_i_54_CO_UNCONNECTED [3:2],norm_div_result0[14],\NLW_cdf_wr_data_reg[7]_i_54_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,norm_div_result0[15],\cdf_wr_data_reg[7]_i_134_n_4 }),
        .O({\NLW_cdf_wr_data_reg[7]_i_54_O_UNCONNECTED [3:1],\cdf_wr_data_reg[7]_i_54_n_7 }),
        .S({1'b0,1'b0,\cdf_wr_data[7]_i_137_n_0 ,\cdf_wr_data[7]_i_138_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_55 
       (.CI(\cdf_wr_data_reg[7]_i_139_n_0 ),
        .CO({\NLW_cdf_wr_data_reg[7]_i_55_CO_UNCONNECTED [3:2],norm_div_result0[11],\NLW_cdf_wr_data_reg[7]_i_55_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,norm_div_result0[12],\cdf_wr_data_reg[7]_i_131_n_4 }),
        .O({\NLW_cdf_wr_data_reg[7]_i_55_O_UNCONNECTED [3:1],\cdf_wr_data_reg[7]_i_55_n_7 }),
        .S({1'b0,1'b0,\cdf_wr_data[7]_i_140_n_0 ,\cdf_wr_data[7]_i_141_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_56 
       (.CI(\cdf_wr_data_reg[7]_i_68_n_0 ),
        .CO({\NLW_cdf_wr_data_reg[7]_i_56_CO_UNCONNECTED [3:2],norm_div_result0[10],\NLW_cdf_wr_data_reg[7]_i_56_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,norm_div_result0[11],\cdf_wr_data_reg[7]_i_139_n_4 }),
        .O({\NLW_cdf_wr_data_reg[7]_i_56_O_UNCONNECTED [3:1],\cdf_wr_data_reg[7]_i_56_n_7 }),
        .S({1'b0,1'b0,\cdf_wr_data[7]_i_142_n_0 ,\cdf_wr_data[7]_i_143_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_57 
       (.CI(\cdf_wr_data_reg[7]_i_144_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_57_n_0 ,\NLW_cdf_wr_data_reg[7]_i_57_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_58_n_5 ,\cdf_wr_data_reg[7]_i_58_n_6 ,\cdf_wr_data_reg[7]_i_58_n_7 ,\cdf_wr_data_reg[7]_i_145_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_57_n_4 ,\cdf_wr_data_reg[7]_i_57_n_5 ,\cdf_wr_data_reg[7]_i_57_n_6 ,\cdf_wr_data_reg[7]_i_57_n_7 }),
        .S({\cdf_wr_data[7]_i_146_n_0 ,\cdf_wr_data[7]_i_147_n_0 ,\cdf_wr_data[7]_i_148_n_0 ,\cdf_wr_data[7]_i_149_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_58 
       (.CI(\cdf_wr_data_reg[7]_i_145_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_58_n_0 ,\NLW_cdf_wr_data_reg[7]_i_58_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_63_n_5 ,\cdf_wr_data_reg[7]_i_63_n_6 ,\cdf_wr_data_reg[7]_i_63_n_7 ,\cdf_wr_data_reg[7]_i_150_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_58_n_4 ,\cdf_wr_data_reg[7]_i_58_n_5 ,\cdf_wr_data_reg[7]_i_58_n_6 ,\cdf_wr_data_reg[7]_i_58_n_7 }),
        .S({\cdf_wr_data[7]_i_151_n_0 ,\cdf_wr_data[7]_i_152_n_0 ,\cdf_wr_data[7]_i_153_n_0 ,\cdf_wr_data[7]_i_154_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_63 
       (.CI(\cdf_wr_data_reg[7]_i_150_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_63_n_0 ,\NLW_cdf_wr_data_reg[7]_i_63_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_76_n_5 ,\cdf_wr_data_reg[7]_i_76_n_6 ,\cdf_wr_data_reg[7]_i_76_n_7 ,\cdf_wr_data_reg[7]_i_155_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_63_n_4 ,\cdf_wr_data_reg[7]_i_63_n_5 ,\cdf_wr_data_reg[7]_i_63_n_6 ,\cdf_wr_data_reg[7]_i_63_n_7 }),
        .S({\cdf_wr_data[7]_i_156_n_0 ,\cdf_wr_data[7]_i_157_n_0 ,\cdf_wr_data[7]_i_158_n_0 ,\cdf_wr_data[7]_i_159_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_68 
       (.CI(\cdf_wr_data_reg[7]_i_71_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_68_n_0 ,\NLW_cdf_wr_data_reg[7]_i_68_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_139_n_5 ,\cdf_wr_data_reg[7]_i_139_n_6 ,\cdf_wr_data_reg[7]_i_139_n_7 ,\cdf_wr_data_reg[7]_i_160_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_68_n_4 ,\cdf_wr_data_reg[7]_i_68_n_5 ,\cdf_wr_data_reg[7]_i_68_n_6 ,\cdf_wr_data_reg[7]_i_68_n_7 }),
        .S({\cdf_wr_data[7]_i_161_n_0 ,\cdf_wr_data[7]_i_162_n_0 ,\cdf_wr_data[7]_i_163_n_0 ,\cdf_wr_data[7]_i_164_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_71 
       (.CI(\cdf_wr_data_reg[7]_i_76_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_71_n_0 ,\NLW_cdf_wr_data_reg[7]_i_71_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_160_n_5 ,\cdf_wr_data_reg[7]_i_160_n_6 ,\cdf_wr_data_reg[7]_i_160_n_7 ,\cdf_wr_data_reg[7]_i_165_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_71_n_4 ,\cdf_wr_data_reg[7]_i_71_n_5 ,\cdf_wr_data_reg[7]_i_71_n_6 ,\cdf_wr_data_reg[7]_i_71_n_7 }),
        .S({\cdf_wr_data[7]_i_166_n_0 ,\cdf_wr_data[7]_i_167_n_0 ,\cdf_wr_data[7]_i_168_n_0 ,\cdf_wr_data[7]_i_169_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_76 
       (.CI(\cdf_wr_data_reg[7]_i_155_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_76_n_0 ,\NLW_cdf_wr_data_reg[7]_i_76_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_165_n_5 ,\cdf_wr_data_reg[7]_i_165_n_6 ,\cdf_wr_data_reg[7]_i_165_n_7 ,\cdf_wr_data_reg[7]_i_170_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_76_n_4 ,\cdf_wr_data_reg[7]_i_76_n_5 ,\cdf_wr_data_reg[7]_i_76_n_6 ,\cdf_wr_data_reg[7]_i_76_n_7 }),
        .S({\cdf_wr_data[7]_i_171_n_0 ,\cdf_wr_data[7]_i_172_n_0 ,\cdf_wr_data[7]_i_173_n_0 ,\cdf_wr_data[7]_i_174_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_8 
       (.CI(\cdf_wr_data_reg[7]_i_20_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_8_n_0 ,\NLW_cdf_wr_data_reg[7]_i_8_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_10_n_5 ,\cdf_wr_data_reg[7]_i_10_n_6 ,\cdf_wr_data_reg[7]_i_10_n_7 ,\cdf_wr_data_reg[7]_i_21_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_8_n_4 ,\cdf_wr_data_reg[7]_i_8_n_5 ,\cdf_wr_data_reg[7]_i_8_n_6 ,\cdf_wr_data_reg[7]_i_8_n_7 }),
        .S({\cdf_wr_data[7]_i_22_n_0 ,\cdf_wr_data[7]_i_23_n_0 ,\cdf_wr_data[7]_i_24_n_0 ,\cdf_wr_data[7]_i_25_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_81 
       (.CI(\cdf_wr_data_reg[7]_i_175_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_81_n_0 ,\NLW_cdf_wr_data_reg[7]_i_81_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_82_n_5 ,\cdf_wr_data_reg[7]_i_82_n_6 ,\cdf_wr_data_reg[7]_i_82_n_7 ,\cdf_wr_data_reg[7]_i_176_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_81_n_4 ,\cdf_wr_data_reg[7]_i_81_n_5 ,\cdf_wr_data_reg[7]_i_81_n_6 ,\cdf_wr_data_reg[7]_i_81_n_7 }),
        .S({\cdf_wr_data[7]_i_177_n_0 ,\cdf_wr_data[7]_i_178_n_0 ,\cdf_wr_data[7]_i_179_n_0 ,\cdf_wr_data[7]_i_180_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_82 
       (.CI(\cdf_wr_data_reg[7]_i_176_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_82_n_0 ,\NLW_cdf_wr_data_reg[7]_i_82_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_88_n_5 ,\cdf_wr_data_reg[7]_i_88_n_6 ,\cdf_wr_data_reg[7]_i_88_n_7 ,\cdf_wr_data_reg[7]_i_181_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_82_n_4 ,\cdf_wr_data_reg[7]_i_82_n_5 ,\cdf_wr_data_reg[7]_i_82_n_6 ,\cdf_wr_data_reg[7]_i_82_n_7 }),
        .S({\cdf_wr_data[7]_i_182_n_0 ,\cdf_wr_data[7]_i_183_n_0 ,\cdf_wr_data[7]_i_184_n_0 ,\cdf_wr_data[7]_i_185_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_85 
       (.CI(\cdf_wr_data_reg[7]_i_186_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_85_n_0 ,\NLW_cdf_wr_data_reg[7]_i_85_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_81_n_5 ,\cdf_wr_data_reg[7]_i_81_n_6 ,\cdf_wr_data_reg[7]_i_81_n_7 ,\cdf_wr_data_reg[7]_i_175_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_85_n_4 ,\cdf_wr_data_reg[7]_i_85_n_5 ,\cdf_wr_data_reg[7]_i_85_n_6 ,\cdf_wr_data_reg[7]_i_85_n_7 }),
        .S({\cdf_wr_data[7]_i_187_n_0 ,\cdf_wr_data[7]_i_188_n_0 ,\cdf_wr_data[7]_i_189_n_0 ,\cdf_wr_data[7]_i_190_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_88 
       (.CI(\cdf_wr_data_reg[7]_i_181_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_88_n_0 ,\NLW_cdf_wr_data_reg[7]_i_88_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_89_n_5 ,\cdf_wr_data_reg[7]_i_89_n_6 ,\cdf_wr_data_reg[7]_i_89_n_7 ,\cdf_wr_data_reg[7]_i_191_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_88_n_4 ,\cdf_wr_data_reg[7]_i_88_n_5 ,\cdf_wr_data_reg[7]_i_88_n_6 ,\cdf_wr_data_reg[7]_i_88_n_7 }),
        .S({\cdf_wr_data[7]_i_192_n_0 ,\cdf_wr_data[7]_i_193_n_0 ,\cdf_wr_data[7]_i_194_n_0 ,\cdf_wr_data[7]_i_195_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_89 
       (.CI(\cdf_wr_data_reg[7]_i_191_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_89_n_0 ,\NLW_cdf_wr_data_reg[7]_i_89_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_94_n_5 ,\cdf_wr_data_reg[7]_i_94_n_6 ,\cdf_wr_data_reg[7]_i_94_n_7 ,\cdf_wr_data_reg[7]_i_196_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_89_n_4 ,\cdf_wr_data_reg[7]_i_89_n_5 ,\cdf_wr_data_reg[7]_i_89_n_6 ,\cdf_wr_data_reg[7]_i_89_n_7 }),
        .S({\cdf_wr_data[7]_i_197_n_0 ,\cdf_wr_data[7]_i_198_n_0 ,\cdf_wr_data[7]_i_199_n_0 ,\cdf_wr_data[7]_i_200_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_9 
       (.CI(\cdf_wr_data_reg[7]_i_10_n_0 ),
        .CO({\NLW_cdf_wr_data_reg[7]_i_9_CO_UNCONNECTED [3:2],norm_div_result0[8],\NLW_cdf_wr_data_reg[7]_i_9_CO_UNCONNECTED [0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,norm_div_result0[9],\cdf_wr_data_reg[7]_i_27_n_4 }),
        .O({\NLW_cdf_wr_data_reg[7]_i_9_O_UNCONNECTED [3:1],\cdf_wr_data_reg[7]_i_9_n_7 }),
        .S({1'b0,1'b0,\cdf_wr_data[7]_i_28_n_0 ,\cdf_wr_data[7]_i_29_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_94 
       (.CI(\cdf_wr_data_reg[7]_i_196_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_94_n_0 ,\NLW_cdf_wr_data_reg[7]_i_94_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_95_n_5 ,\cdf_wr_data_reg[7]_i_95_n_6 ,\cdf_wr_data_reg[7]_i_95_n_7 ,\cdf_wr_data_reg[7]_i_201_n_4 }),
        .O({\cdf_wr_data_reg[7]_i_94_n_4 ,\cdf_wr_data_reg[7]_i_94_n_5 ,\cdf_wr_data_reg[7]_i_94_n_6 ,\cdf_wr_data_reg[7]_i_94_n_7 }),
        .S({\cdf_wr_data[7]_i_202_n_0 ,\cdf_wr_data[7]_i_203_n_0 ,\cdf_wr_data[7]_i_204_n_0 ,\cdf_wr_data[7]_i_205_n_0 }));
  CARRY4 \cdf_wr_data_reg[7]_i_95 
       (.CI(\cdf_wr_data_reg[7]_i_201_n_0 ),
        .CO({\cdf_wr_data_reg[7]_i_95_n_0 ,\NLW_cdf_wr_data_reg[7]_i_95_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_wr_data_reg[7]_i_100_n_6 ,\cdf_wr_data_reg[7]_i_100_n_7 ,\cdf_wr_data_reg[7]_i_206_n_4 ,\cdf_wr_data_reg[7]_i_206_n_5 }),
        .O({\cdf_wr_data_reg[7]_i_95_n_4 ,\cdf_wr_data_reg[7]_i_95_n_5 ,\cdf_wr_data_reg[7]_i_95_n_6 ,\cdf_wr_data_reg[7]_i_95_n_7 }),
        .S({\cdf_wr_data[7]_i_207_n_0 ,\cdf_wr_data[7]_i_208_n_0 ,\cdf_wr_data[7]_i_209_n_0 ,\cdf_wr_data[7]_i_210_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    cdf_wr_en_reg
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(\cdf_wr_data[7]_i_1_n_0 ),
        .Q(cdf_wr_en));
  LUT6 #(
    .INIT(64'hDFDFDFFDDFFDDFFD)) 
    \cdf_wr_tile_idx[3]_i_1 
       (.I0(\excess_total[16]_i_3_n_0 ),
        .I1(\bin_cnt[8]_i_4_n_0 ),
        .I2(sel0[8]),
        .I3(\bin_cnt[1]_i_2_n_0 ),
        .I4(sel0[1]),
        .I5(sel0[0]),
        .O(\cdf_wr_tile_idx[3]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_wr_tile_idx_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(\cdf_wr_tile_idx[3]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(\hist_rd_tile_idx[0]_i_1_n_0 ),
        .Q(cdf_wr_tile_idx[0]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_wr_tile_idx_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(\cdf_wr_tile_idx[3]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(\hist_rd_tile_idx[1]_i_1_n_0 ),
        .Q(cdf_wr_tile_idx[1]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_wr_tile_idx_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(\cdf_wr_tile_idx[3]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(\hist_rd_tile_idx[2]_i_1_n_0 ),
        .Q(cdf_wr_tile_idx[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_wr_tile_idx_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(\cdf_wr_tile_idx[3]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(\hist_rd_tile_idx[3]_i_1_n_0 ),
        .Q(cdf_wr_tile_idx[3]));
  LUT1 #(
    .INIT(2'h1)) 
    clear_busy_i_2
       (.I0(rst_n_IBUF),
        .O(\cdf_min_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \excess_total[0]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(O[0]),
        .O(excess_total[0]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \excess_total[10]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(\excess_total_reg[10]_0 [2]),
        .O(excess_total[10]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \excess_total[11]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(\excess_total_reg[10]_0 [3]),
        .O(excess_total[11]));
  LUT3 #(
    .INIT(8'h8E)) 
    \excess_total[11]_i_3 
       (.I0(Q[10]),
        .I1(cdf_rd_data[9]),
        .I2(clip_threshold_IBUF[9]),
        .O(\excess_total_reg[11]_0 [3]));
  LUT3 #(
    .INIT(8'h8E)) 
    \excess_total[11]_i_4 
       (.I0(Q[9]),
        .I1(cdf_rd_data[8]),
        .I2(clip_threshold_IBUF[8]),
        .O(\excess_total_reg[11]_0 [2]));
  LUT3 #(
    .INIT(8'h8E)) 
    \excess_total[11]_i_5 
       (.I0(Q[8]),
        .I1(cdf_rd_data[7]),
        .I2(clip_threshold_IBUF[7]),
        .O(\excess_total_reg[11]_0 [1]));
  LUT3 #(
    .INIT(8'h8E)) 
    \excess_total[11]_i_6 
       (.I0(Q[7]),
        .I1(cdf_rd_data[6]),
        .I2(clip_threshold_IBUF[6]),
        .O(\excess_total_reg[11]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \excess_total[12]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(\excess_total_reg[14]_0 [0]),
        .O(excess_total[12]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \excess_total[13]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(\excess_total_reg[14]_0 [1]),
        .O(excess_total[13]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \excess_total[14]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(\excess_total_reg[14]_0 [2]),
        .O(excess_total[14]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \excess_total[15]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(\excess_total_reg[14]_0 [3]),
        .O(excess_total[15]));
  LUT3 #(
    .INIT(8'h8E)) 
    \excess_total[15]_i_3 
       (.I0(Q[14]),
        .I1(cdf_rd_data[13]),
        .I2(clip_threshold_IBUF[13]),
        .O(DI[3]));
  LUT3 #(
    .INIT(8'h8E)) 
    \excess_total[15]_i_4 
       (.I0(Q[13]),
        .I1(cdf_rd_data[12]),
        .I2(clip_threshold_IBUF[12]),
        .O(DI[2]));
  LUT3 #(
    .INIT(8'h8E)) 
    \excess_total[15]_i_5 
       (.I0(Q[12]),
        .I1(cdf_rd_data[11]),
        .I2(clip_threshold_IBUF[11]),
        .O(DI[1]));
  LUT3 #(
    .INIT(8'h8E)) 
    \excess_total[15]_i_6 
       (.I0(Q[11]),
        .I1(cdf_rd_data[10]),
        .I2(clip_threshold_IBUF[10]),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h0000007100000000)) 
    \excess_total[16]_i_1 
       (.I0(\excess_total[16]_i_3_n_0 ),
        .I1(sel0[8]),
        .I2(CO),
        .I3(state[2]),
        .I4(state[1]),
        .I5(state[0]),
        .O(\excess_total[16]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h9C39)) 
    \excess_total[16]_i_15 
       (.I0(Q[15]),
        .I1(p_0_in),
        .I2(clip_threshold_IBUF[14]),
        .I3(cdf_rd_data[14]),
        .O(S));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \excess_total[16]_i_2 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(\excess_total_reg[15]_0 ),
        .O(excess_total[16]));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    \excess_total[16]_i_3 
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(\norm_stage1_addr[7]_i_3_n_0 ),
        .O(\excess_total[16]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \excess_total[1]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(O[1]),
        .O(excess_total[1]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \excess_total[2]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(O[2]),
        .O(excess_total[2]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \excess_total[3]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(O[3]),
        .O(excess_total[3]));
  LUT3 #(
    .INIT(8'h8E)) 
    \excess_total[3]_i_3 
       (.I0(Q[2]),
        .I1(cdf_rd_data[1]),
        .I2(clip_threshold_IBUF[1]),
        .O(\excess_total_reg[3]_0 [1]));
  LUT3 #(
    .INIT(8'h8E)) 
    \excess_total[3]_i_4 
       (.I0(Q[1]),
        .I1(cdf_rd_data[0]),
        .I2(clip_threshold_IBUF[0]),
        .O(\excess_total_reg[3]_0 [0]));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \excess_total[4]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(\excess_total_reg[0]_0 [0]),
        .O(excess_total[4]));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \excess_total[5]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(\excess_total_reg[0]_0 [1]),
        .O(excess_total[5]));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \excess_total[6]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(\excess_total_reg[0]_0 [2]),
        .O(excess_total[6]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \excess_total[7]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(\excess_total_reg[0]_0 [3]),
        .O(excess_total[7]));
  LUT3 #(
    .INIT(8'h8E)) 
    \excess_total[7]_i_3 
       (.I0(Q[6]),
        .I1(cdf_rd_data[5]),
        .I2(clip_threshold_IBUF[5]),
        .O(\excess_total_reg[7]_0 [3]));
  LUT3 #(
    .INIT(8'h8E)) 
    \excess_total[7]_i_4 
       (.I0(Q[5]),
        .I1(cdf_rd_data[4]),
        .I2(clip_threshold_IBUF[4]),
        .O(\excess_total_reg[7]_0 [2]));
  LUT3 #(
    .INIT(8'h8E)) 
    \excess_total[7]_i_5 
       (.I0(Q[4]),
        .I1(cdf_rd_data[3]),
        .I2(clip_threshold_IBUF[3]),
        .O(\excess_total_reg[7]_0 [1]));
  LUT3 #(
    .INIT(8'h8E)) 
    \excess_total[7]_i_6 
       (.I0(Q[3]),
        .I1(cdf_rd_data[2]),
        .I2(clip_threshold_IBUF[2]),
        .O(\excess_total_reg[7]_0 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    \excess_total[8]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(\excess_total_reg[10]_0 [0]),
        .O(excess_total[8]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \excess_total[9]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(\excess_total_reg[10]_0 [1]),
        .O(excess_total[9]));
  FDCE #(
    .INIT(1'b0)) 
    \excess_total_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(\excess_total[16]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(excess_total[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \excess_total_reg[10] 
       (.C(pclk_IBUF_BUFG),
        .CE(\excess_total[16]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(excess_total[10]),
        .Q(Q[10]));
  FDCE #(
    .INIT(1'b0)) 
    \excess_total_reg[11] 
       (.C(pclk_IBUF_BUFG),
        .CE(\excess_total[16]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(excess_total[11]),
        .Q(Q[11]));
  FDCE #(
    .INIT(1'b0)) 
    \excess_total_reg[12] 
       (.C(pclk_IBUF_BUFG),
        .CE(\excess_total[16]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(excess_total[12]),
        .Q(Q[12]));
  FDCE #(
    .INIT(1'b0)) 
    \excess_total_reg[13] 
       (.C(pclk_IBUF_BUFG),
        .CE(\excess_total[16]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(excess_total[13]),
        .Q(Q[13]));
  FDCE #(
    .INIT(1'b0)) 
    \excess_total_reg[14] 
       (.C(pclk_IBUF_BUFG),
        .CE(\excess_total[16]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(excess_total[14]),
        .Q(Q[14]));
  FDCE #(
    .INIT(1'b0)) 
    \excess_total_reg[15] 
       (.C(pclk_IBUF_BUFG),
        .CE(\excess_total[16]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(excess_total[15]),
        .Q(Q[15]));
  FDCE #(
    .INIT(1'b0)) 
    \excess_total_reg[16] 
       (.C(pclk_IBUF_BUFG),
        .CE(\excess_total[16]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(excess_total[16]),
        .Q(p_0_in));
  FDCE #(
    .INIT(1'b0)) 
    \excess_total_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(\excess_total[16]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(excess_total[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \excess_total_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(\excess_total[16]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(excess_total[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \excess_total_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(\excess_total[16]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(excess_total[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \excess_total_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(\excess_total[16]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(excess_total[4]),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \excess_total_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(\excess_total[16]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(excess_total[5]),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \excess_total_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(\excess_total[16]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(excess_total[6]),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \excess_total_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(\excess_total[16]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(excess_total[7]),
        .Q(Q[7]));
  FDCE #(
    .INIT(1'b0)) 
    \excess_total_reg[8] 
       (.C(pclk_IBUF_BUFG),
        .CE(\excess_total[16]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(excess_total[8]),
        .Q(Q[8]));
  FDCE #(
    .INIT(1'b0)) 
    \excess_total_reg[9] 
       (.C(pclk_IBUF_BUFG),
        .CE(\excess_total[16]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(excess_total[9]),
        .Q(Q[9]));
  LUT3 #(
    .INIT(8'hCB)) 
    \hist_buf_addra_r[0]_i_1 
       (.I0(sel0[8]),
        .I1(sel0[0]),
        .I2(state[1]),
        .O(\hist_buf_addra_r[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hCCF9)) 
    \hist_buf_addra_r[1]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[1]),
        .I2(sel0[8]),
        .I3(state[1]),
        .O(\hist_buf_addra_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT5 #(
    .INIT(32'hFFFE2223)) 
    \hist_buf_addra_r[2]_i_1 
       (.I0(sel0[8]),
        .I1(\hist_buf_addra_r[7]_i_3_n_0 ),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .O(\hist_buf_addra_r[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF2222FFFE2223)) 
    \hist_buf_addra_r[3]_i_1 
       (.I0(sel0[8]),
        .I1(\hist_buf_addra_r[7]_i_3_n_0 ),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(sel0[2]),
        .O(\hist_buf_addra_r[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFE23)) 
    \hist_buf_addra_r[4]_i_1 
       (.I0(sel0[8]),
        .I1(state[1]),
        .I2(\norm_stage1_addr[5]_i_2_n_0 ),
        .I3(sel0[4]),
        .O(\hist_buf_addra_r[4]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFE00F1)) 
    \hist_buf_addra_r[5]_i_1 
       (.I0(sel0[4]),
        .I1(\norm_stage1_addr[5]_i_2_n_0 ),
        .I2(sel0[8]),
        .I3(\hist_buf_addra_r[7]_i_3_n_0 ),
        .I4(sel0[5]),
        .O(\hist_buf_addra_r[5]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFE23)) 
    \hist_buf_addra_r[6]_i_1 
       (.I0(sel0[8]),
        .I1(state[1]),
        .I2(\norm_stage1_addr[7]_i_3_n_0 ),
        .I3(sel0[6]),
        .O(\hist_buf_addra_r[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00551040)) 
    \hist_buf_addra_r[7]_i_1 
       (.I0(state[2]),
        .I1(\excess_total[16]_i_3_n_0 ),
        .I2(state[0]),
        .I3(sel0[8]),
        .I4(state[1]),
        .O(\hist_buf_addra_r[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'hFFFE4445)) 
    \hist_buf_addra_r[7]_i_2 
       (.I0(\hist_buf_addra_r[7]_i_3_n_0 ),
        .I1(sel0[8]),
        .I2(\norm_stage1_addr[7]_i_3_n_0 ),
        .I3(sel0[6]),
        .I4(sel0[7]),
        .O(\hist_buf_addra_r[7]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h7C)) 
    \hist_buf_addra_r[7]_i_3 
       (.I0(state[0]),
        .I1(state[2]),
        .I2(state[1]),
        .O(\hist_buf_addra_r[7]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_addra_r_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_buf_addra_r[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(\hist_buf_addra_r[0]_i_1_n_0 ),
        .Q(\hist_buf_addra_r_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_addra_r_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_buf_addra_r[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(\hist_buf_addra_r[1]_i_1_n_0 ),
        .Q(\hist_buf_addra_r_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_addra_r_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_buf_addra_r[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(\hist_buf_addra_r[2]_i_1_n_0 ),
        .Q(\hist_buf_addra_r_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_addra_r_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_buf_addra_r[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(\hist_buf_addra_r[3]_i_1_n_0 ),
        .Q(\hist_buf_addra_r_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_addra_r_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_buf_addra_r[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(\hist_buf_addra_r[4]_i_1_n_0 ),
        .Q(\hist_buf_addra_r_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_addra_r_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_buf_addra_r[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(\hist_buf_addra_r[5]_i_1_n_0 ),
        .Q(\hist_buf_addra_r_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_addra_r_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_buf_addra_r[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(\hist_buf_addra_r[6]_i_1_n_0 ),
        .Q(\hist_buf_addra_r_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_addra_r_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_buf_addra_r[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(\hist_buf_addra_r[7]_i_2_n_0 ),
        .Q(\hist_buf_addra_r_reg_n_0_[7] ));
  LUT1 #(
    .INIT(2'h1)) 
    \hist_buf_addrb_r[0]_i_1 
       (.I0(sel0[0]),
        .O(\hist_buf_addrb_r[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \hist_buf_addrb_r[1]_i_1 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .O(\hist_buf_addrb_r[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \hist_buf_addrb_r[2]_i_1 
       (.I0(sel0[2]),
        .I1(sel0[0]),
        .I2(sel0[1]),
        .O(\hist_buf_addrb_r[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \hist_buf_addrb_r[3]_i_1 
       (.I0(sel0[0]),
        .I1(sel0[1]),
        .I2(sel0[2]),
        .I3(sel0[3]),
        .O(\hist_buf_addrb_r[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \hist_buf_addrb_r[4]_i_1 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[2]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .O(\hist_buf_addrb_r[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFE00000001)) 
    \hist_buf_addrb_r[5]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(sel0[4]),
        .I5(sel0[5]),
        .O(\hist_buf_addrb_r[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \hist_buf_addrb_r[6]_i_1 
       (.I0(sel0[6]),
        .I1(sel0[5]),
        .I2(sel0[4]),
        .I3(\hist_buf_addrb_r[6]_i_2_n_0 ),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\hist_buf_addrb_r[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \hist_buf_addrb_r[6]_i_2 
       (.I0(sel0[0]),
        .I1(sel0[1]),
        .O(\hist_buf_addrb_r[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h00040400)) 
    \hist_buf_addrb_r[7]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(sel0[8]),
        .I4(\excess_total[16]_i_3_n_0 ),
        .O(\hist_buf_addrb_r[7]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hE1)) 
    \hist_buf_addrb_r[7]_i_2 
       (.I0(\norm_stage1_addr[7]_i_3_n_0 ),
        .I1(sel0[6]),
        .I2(sel0[7]),
        .O(\hist_buf_addrb_r[7]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_addrb_r_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_buf_addrb_r[7]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(\hist_buf_addrb_r[0]_i_1_n_0 ),
        .Q(\hist_buf_addrb_r_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_addrb_r_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_buf_addrb_r[7]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(\hist_buf_addrb_r[1]_i_1_n_0 ),
        .Q(\hist_buf_addrb_r_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_addrb_r_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_buf_addrb_r[7]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(\hist_buf_addrb_r[2]_i_1_n_0 ),
        .Q(\hist_buf_addrb_r_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_addrb_r_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_buf_addrb_r[7]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(\hist_buf_addrb_r[3]_i_1_n_0 ),
        .Q(\hist_buf_addrb_r_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_addrb_r_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_buf_addrb_r[7]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(\hist_buf_addrb_r[4]_i_1_n_0 ),
        .Q(\hist_buf_addrb_r_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_addrb_r_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_buf_addrb_r[7]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(\hist_buf_addrb_r[5]_i_1_n_0 ),
        .Q(\hist_buf_addrb_r_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_addrb_r_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_buf_addrb_r[7]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(\hist_buf_addrb_r[6]_i_1_n_0 ),
        .Q(\hist_buf_addrb_r_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_addrb_r_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_buf_addrb_r[7]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(\hist_buf_addrb_r[7]_i_2_n_0 ),
        .Q(\hist_buf_addrb_r_reg_n_0_[7] ));
  LUT5 #(
    .INIT(32'h00060000)) 
    \hist_buf_dina_r[15]_i_1 
       (.I0(sel0[8]),
        .I1(\excess_total[16]_i_3_n_0 ),
        .I2(state[2]),
        .I3(state[1]),
        .I4(state[0]),
        .O(hist_buf_dina_r));
  LUT3 #(
    .INIT(8'hAC)) 
    \hist_buf_dina_r[15]_i_7 
       (.I0(cdf_wr_tile_idx[3]),
        .I1(cdf_rd_tile_idx[3]),
        .I2(cdf_wr_en),
        .O(cdf_tile_idx[3]));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_dina_r_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_dina_r),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(D[0]),
        .Q(\hist_buf_dina_r_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_dina_r_reg[10] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_dina_r),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(D[10]),
        .Q(\hist_buf_dina_r_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_dina_r_reg[11] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_dina_r),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(D[11]),
        .Q(\hist_buf_dina_r_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_dina_r_reg[12] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_dina_r),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(D[12]),
        .Q(\hist_buf_dina_r_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_dina_r_reg[13] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_dina_r),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(D[13]),
        .Q(\hist_buf_dina_r_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_dina_r_reg[14] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_dina_r),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(D[14]),
        .Q(\hist_buf_dina_r_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_dina_r_reg[15] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_dina_r),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(D[15]),
        .Q(\hist_buf_dina_r_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_dina_r_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_dina_r),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(D[1]),
        .Q(\hist_buf_dina_r_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_dina_r_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_dina_r),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(D[2]),
        .Q(\hist_buf_dina_r_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_dina_r_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_dina_r),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(D[3]),
        .Q(\hist_buf_dina_r_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_dina_r_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_dina_r),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(D[4]),
        .Q(\hist_buf_dina_r_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_dina_r_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_dina_r),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(D[5]),
        .Q(\hist_buf_dina_r_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_dina_r_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_dina_r),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(D[6]),
        .Q(\hist_buf_dina_r_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_dina_r_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_dina_r),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(D[7]),
        .Q(\hist_buf_dina_r_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_dina_r_reg[8] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_dina_r),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(D[8]),
        .Q(\hist_buf_dina_r_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_dina_r_reg[9] 
       (.C(pclk_IBUF_BUFG),
        .CE(hist_buf_dina_r),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(D[9]),
        .Q(\hist_buf_dina_r_reg_n_0_[9] ));
  LUT3 #(
    .INIT(8'hFE)) 
    \hist_buf_dinb_r[3]_i_10 
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(\norm_stage1_addr[7]_i_3_n_0 ),
        .O(\hist_buf_dinb_r[3]_i_10_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \hist_buf_dinb_r[3]_i_11 
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(\norm_stage1_addr[7]_i_3_n_0 ),
        .O(\hist_buf_dinb_r[3]_i_11_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \hist_buf_dinb_r[3]_i_13 
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(\norm_stage1_addr[7]_i_3_n_0 ),
        .O(\hist_buf_dinb_r[3]_i_13_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \hist_buf_dinb_r[3]_i_14 
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(\norm_stage1_addr[7]_i_3_n_0 ),
        .O(\hist_buf_dinb_r[3]_i_14_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \hist_buf_dinb_r[3]_i_15 
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(\norm_stage1_addr[7]_i_3_n_0 ),
        .O(\hist_buf_dinb_r[3]_i_15_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \hist_buf_dinb_r[3]_i_16 
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(\norm_stage1_addr[7]_i_3_n_0 ),
        .O(\hist_buf_dinb_r[3]_i_16_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \hist_buf_dinb_r[3]_i_18 
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(\norm_stage1_addr[7]_i_3_n_0 ),
        .O(\hist_buf_dinb_r[3]_i_18_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \hist_buf_dinb_r[3]_i_19 
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(\norm_stage1_addr[7]_i_3_n_0 ),
        .O(\hist_buf_dinb_r[3]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \hist_buf_dinb_r[3]_i_20 
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(\norm_stage1_addr[7]_i_3_n_0 ),
        .O(\hist_buf_dinb_r[3]_i_20_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \hist_buf_dinb_r[3]_i_21 
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(\norm_stage1_addr[7]_i_3_n_0 ),
        .O(\hist_buf_dinb_r[3]_i_21_n_0 ));
  LUT5 #(
    .INIT(32'h2BFC0028)) 
    \hist_buf_dinb_r[3]_i_22 
       (.I0(Q[6]),
        .I1(\norm_stage1_addr[7]_i_3_n_0 ),
        .I2(sel0[6]),
        .I3(sel0[7]),
        .I4(Q[7]),
        .O(\hist_buf_dinb_r[3]_i_22_n_0 ));
  LUT5 #(
    .INIT(32'h2BFC0028)) 
    \hist_buf_dinb_r[3]_i_23 
       (.I0(Q[4]),
        .I1(\norm_stage1_addr[5]_i_2_n_0 ),
        .I2(sel0[4]),
        .I3(sel0[5]),
        .I4(Q[5]),
        .O(\hist_buf_dinb_r[3]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'h02ABFFFC000002A8)) 
    \hist_buf_dinb_r[3]_i_24 
       (.I0(Q[2]),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(sel0[2]),
        .I4(sel0[3]),
        .I5(Q[3]),
        .O(\hist_buf_dinb_r[3]_i_24_n_0 ));
  LUT4 #(
    .INIT(16'hB828)) 
    \hist_buf_dinb_r[3]_i_25 
       (.I0(Q[1]),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(Q[0]),
        .O(\hist_buf_dinb_r[3]_i_25_n_0 ));
  LUT5 #(
    .INIT(32'h90090690)) 
    \hist_buf_dinb_r[3]_i_26 
       (.I0(sel0[7]),
        .I1(Q[7]),
        .I2(sel0[6]),
        .I3(Q[6]),
        .I4(\norm_stage1_addr[7]_i_3_n_0 ),
        .O(\hist_buf_dinb_r[3]_i_26_n_0 ));
  LUT5 #(
    .INIT(32'h90090690)) 
    \hist_buf_dinb_r[3]_i_27 
       (.I0(sel0[5]),
        .I1(Q[5]),
        .I2(sel0[4]),
        .I3(Q[4]),
        .I4(\norm_stage1_addr[5]_i_2_n_0 ),
        .O(\hist_buf_dinb_r[3]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'h9009900990090960)) 
    \hist_buf_dinb_r[3]_i_28 
       (.I0(Q[3]),
        .I1(sel0[3]),
        .I2(Q[2]),
        .I3(sel0[2]),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\hist_buf_dinb_r[3]_i_28_n_0 ));
  LUT4 #(
    .INIT(16'h4128)) 
    \hist_buf_dinb_r[3]_i_29 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .O(\hist_buf_dinb_r[3]_i_29_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \hist_buf_dinb_r[3]_i_8 
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(\norm_stage1_addr[7]_i_3_n_0 ),
        .O(\hist_buf_dinb_r[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \hist_buf_dinb_r[3]_i_9 
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(\norm_stage1_addr[7]_i_3_n_0 ),
        .O(\hist_buf_dinb_r[3]_i_9_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_dinb_r_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_buf_addrb_r[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(hist_buf_dinb_r[0]),
        .Q(\hist_buf_dinb_r_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_dinb_r_reg[10] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_buf_addrb_r[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(hist_buf_dinb_r[10]),
        .Q(\hist_buf_dinb_r_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_dinb_r_reg[11] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_buf_addrb_r[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(hist_buf_dinb_r[11]),
        .Q(\hist_buf_dinb_r_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_dinb_r_reg[12] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_buf_addrb_r[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(hist_buf_dinb_r[12]),
        .Q(\hist_buf_dinb_r_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_dinb_r_reg[13] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_buf_addrb_r[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(hist_buf_dinb_r[13]),
        .Q(\hist_buf_dinb_r_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_dinb_r_reg[14] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_buf_addrb_r[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(hist_buf_dinb_r[14]),
        .Q(\hist_buf_dinb_r_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_dinb_r_reg[15] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_buf_addrb_r[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(hist_buf_dinb_r[15]),
        .Q(\hist_buf_dinb_r_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_dinb_r_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_buf_addrb_r[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(hist_buf_dinb_r[1]),
        .Q(\hist_buf_dinb_r_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_dinb_r_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_buf_addrb_r[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(hist_buf_dinb_r[2]),
        .Q(\hist_buf_dinb_r_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_dinb_r_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_buf_addrb_r[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(hist_buf_dinb_r[3]),
        .Q(\hist_buf_dinb_r_reg_n_0_[3] ));
  CARRY4 \hist_buf_dinb_r_reg[3]_i_12 
       (.CI(\hist_buf_dinb_r_reg[3]_i_17_n_0 ),
        .CO({\hist_buf_dinb_r_reg[3]_i_12_n_0 ,\NLW_hist_buf_dinb_r_reg[3]_i_12_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_hist_buf_dinb_r_reg[3]_i_12_O_UNCONNECTED [3:0]),
        .S({\hist_buf_dinb_r[3]_i_18_n_0 ,\hist_buf_dinb_r[3]_i_19_n_0 ,\hist_buf_dinb_r[3]_i_20_n_0 ,\hist_buf_dinb_r[3]_i_21_n_0 }));
  CARRY4 \hist_buf_dinb_r_reg[3]_i_17 
       (.CI(1'b0),
        .CO({\hist_buf_dinb_r_reg[3]_i_17_n_0 ,\NLW_hist_buf_dinb_r_reg[3]_i_17_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\hist_buf_dinb_r[3]_i_22_n_0 ,\hist_buf_dinb_r[3]_i_23_n_0 ,\hist_buf_dinb_r[3]_i_24_n_0 ,\hist_buf_dinb_r[3]_i_25_n_0 }),
        .O(\NLW_hist_buf_dinb_r_reg[3]_i_17_O_UNCONNECTED [3:0]),
        .S({\hist_buf_dinb_r[3]_i_26_n_0 ,\hist_buf_dinb_r[3]_i_27_n_0 ,\hist_buf_dinb_r[3]_i_28_n_0 ,\hist_buf_dinb_r[3]_i_29_n_0 }));
  CARRY4 \hist_buf_dinb_r_reg[3]_i_6 
       (.CI(\hist_buf_dinb_r_reg[3]_i_7_n_0 ),
        .CO({hist_buf_dinb_r1,\NLW_hist_buf_dinb_r_reg[3]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_hist_buf_dinb_r_reg[3]_i_6_O_UNCONNECTED [3:0]),
        .S({\hist_buf_dinb_r[3]_i_8_n_0 ,\hist_buf_dinb_r[3]_i_9_n_0 ,\hist_buf_dinb_r[3]_i_10_n_0 ,\hist_buf_dinb_r[3]_i_11_n_0 }));
  CARRY4 \hist_buf_dinb_r_reg[3]_i_7 
       (.CI(\hist_buf_dinb_r_reg[3]_i_12_n_0 ),
        .CO({\hist_buf_dinb_r_reg[3]_i_7_n_0 ,\NLW_hist_buf_dinb_r_reg[3]_i_7_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\NLW_hist_buf_dinb_r_reg[3]_i_7_O_UNCONNECTED [3:0]),
        .S({\hist_buf_dinb_r[3]_i_13_n_0 ,\hist_buf_dinb_r[3]_i_14_n_0 ,\hist_buf_dinb_r[3]_i_15_n_0 ,\hist_buf_dinb_r[3]_i_16_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_dinb_r_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_buf_addrb_r[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(hist_buf_dinb_r[4]),
        .Q(\hist_buf_dinb_r_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_dinb_r_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_buf_addrb_r[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(hist_buf_dinb_r[5]),
        .Q(\hist_buf_dinb_r_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_dinb_r_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_buf_addrb_r[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(hist_buf_dinb_r[6]),
        .Q(\hist_buf_dinb_r_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_dinb_r_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_buf_addrb_r[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(hist_buf_dinb_r[7]),
        .Q(\hist_buf_dinb_r_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_dinb_r_reg[8] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_buf_addrb_r[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(hist_buf_dinb_r[8]),
        .Q(\hist_buf_dinb_r_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_buf_dinb_r_reg[9] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_buf_addrb_r[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(hist_buf_dinb_r[9]),
        .Q(\hist_buf_dinb_r_reg_n_0_[9] ));
  FDCE #(
    .INIT(1'b0)) 
    hist_buf_ena_r_reg
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(\hist_buf_addra_r[7]_i_1_n_0 ),
        .Q(hist_buf_ena_r_reg_n_0));
  LUT6 #(
    .INIT(64'h0206060200040400)) 
    hist_buf_enb_r_i_1
       (.I0(state[0]),
        .I1(state[1]),
        .I2(state[2]),
        .I3(sel0[8]),
        .I4(\excess_total[16]_i_3_n_0 ),
        .I5(hist_buf_web_r),
        .O(hist_buf_enb_r_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    hist_buf_enb_r_reg
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(hist_buf_enb_r_i_1_n_0),
        .Q(hist_buf_web_r));
  clahe_true_dual_port_ram_31 hist_buf_ram_inst
       (.CO(hist_buf_dinb_r1),
        .D(cdf_min[11:0]),
        .DI({\cdf_max[15]_i_4_n_0 ,\cdf_max[15]_i_5_n_0 }),
        .E(hist_buf_ram_inst_n_29),
        .\FSM_sequential_state_reg[1] (cdf_temp),
        .Q({\hist_buf_addra_r_reg_n_0_[7] ,\hist_buf_addra_r_reg_n_0_[6] ,\hist_buf_addra_r_reg_n_0_[5] ,\hist_buf_addra_r_reg_n_0_[4] ,\hist_buf_addra_r_reg_n_0_[3] ,\hist_buf_addra_r_reg_n_0_[2] ,\hist_buf_addra_r_reg_n_0_[1] ,\hist_buf_addra_r_reg_n_0_[0] }),
        .S({\cdf_max[15]_i_8_n_0 ,\cdf_max[15]_i_9_n_0 }),
        .WEA(hist_buf_wea_r_reg_n_0),
        .WEBWE(hist_buf_web_r),
        .\bin_cnt_reg[8] (\cdf_temp[15]_i_3_n_0 ),
        .\cdf_max_reg[11] ({\cdf_max_reg_n_0_[11] ,\cdf_max_reg_n_0_[10] ,\cdf_max_reg_n_0_[9] ,\cdf_max_reg_n_0_[8] ,\cdf_max_reg_n_0_[7] ,\cdf_max_reg_n_0_[6] ,\cdf_max_reg_n_0_[5] ,\cdf_max_reg_n_0_[4] ,\cdf_max_reg_n_0_[3] ,\cdf_max_reg_n_0_[2] ,\cdf_max_reg_n_0_[1] ,\cdf_max_reg_n_0_[0] }),
        .cdf_min0(cdf_min0),
        .cdf_min_found(cdf_min_found),
        .cdf_min_found_reg(hist_buf_ram_inst_n_30),
        .cdf_min_found_reg_0(cdf_min_found_reg_n_0),
        .\cdf_temp_reg[14] (cdf_min_found_i_6_n_0),
        .\cdf_temp_reg[15] ({\cdf_temp_reg_n_0_[15] ,\cdf_temp_reg_n_0_[14] ,\cdf_temp_reg_n_0_[13] ,\cdf_temp_reg_n_0_[12] ,\cdf_temp_reg_n_0_[11] ,\cdf_temp_reg_n_0_[10] ,\cdf_temp_reg_n_0_[9] ,\cdf_temp_reg_n_0_[8] ,\cdf_temp_reg_n_0_[7] ,\cdf_temp_reg_n_0_[6] ,\cdf_temp_reg_n_0_[5] ,\cdf_temp_reg_n_0_[4] ,\cdf_temp_reg_n_0_[3] ,\cdf_temp_reg_n_0_[2] ,\cdf_temp_reg_n_0_[1] ,\cdf_temp_reg_n_0_[0] }),
        .\excess_total_reg[16] ({p_0_in,Q[15:8]}),
        .\hist_buf_addrb_r_reg[7] ({\hist_buf_addrb_r_reg_n_0_[7] ,\hist_buf_addrb_r_reg_n_0_[6] ,\hist_buf_addrb_r_reg_n_0_[5] ,\hist_buf_addrb_r_reg_n_0_[4] ,\hist_buf_addrb_r_reg_n_0_[3] ,\hist_buf_addrb_r_reg_n_0_[2] ,\hist_buf_addrb_r_reg_n_0_[1] ,\hist_buf_addrb_r_reg_n_0_[0] }),
        .\hist_buf_dina_r_reg[15] ({\hist_buf_dina_r_reg_n_0_[15] ,\hist_buf_dina_r_reg_n_0_[14] ,\hist_buf_dina_r_reg_n_0_[13] ,\hist_buf_dina_r_reg_n_0_[12] ,\hist_buf_dina_r_reg_n_0_[11] ,\hist_buf_dina_r_reg_n_0_[10] ,\hist_buf_dina_r_reg_n_0_[9] ,\hist_buf_dina_r_reg_n_0_[8] ,\hist_buf_dina_r_reg_n_0_[7] ,\hist_buf_dina_r_reg_n_0_[6] ,\hist_buf_dina_r_reg_n_0_[5] ,\hist_buf_dina_r_reg_n_0_[4] ,\hist_buf_dina_r_reg_n_0_[3] ,\hist_buf_dina_r_reg_n_0_[2] ,\hist_buf_dina_r_reg_n_0_[1] ,\hist_buf_dina_r_reg_n_0_[0] }),
        .\hist_buf_dinb_r_reg[15] (hist_buf_dinb_r),
        .\hist_buf_dinb_r_reg[15]_0 ({\hist_buf_dinb_r_reg_n_0_[15] ,\hist_buf_dinb_r_reg_n_0_[14] ,\hist_buf_dinb_r_reg_n_0_[13] ,\hist_buf_dinb_r_reg_n_0_[12] ,\hist_buf_dinb_r_reg_n_0_[11] ,\hist_buf_dinb_r_reg_n_0_[10] ,\hist_buf_dinb_r_reg_n_0_[9] ,\hist_buf_dinb_r_reg_n_0_[8] ,\hist_buf_dinb_r_reg_n_0_[7] ,\hist_buf_dinb_r_reg_n_0_[6] ,\hist_buf_dinb_r_reg_n_0_[5] ,\hist_buf_dinb_r_reg_n_0_[4] ,\hist_buf_dinb_r_reg_n_0_[3] ,\hist_buf_dinb_r_reg_n_0_[2] ,\hist_buf_dinb_r_reg_n_0_[1] ,\hist_buf_dinb_r_reg_n_0_[0] }),
        .hist_buf_ena_r_reg(hist_buf_ena_r_reg_n_0),
        .out(state),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG));
  FDCE #(
    .INIT(1'b0)) 
    hist_buf_wea_r_reg
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(hist_buf_dina_r),
        .Q(hist_buf_wea_r_reg_n_0));
  LUT4 #(
    .INIT(16'h0200)) 
    \hist_rd_bin_addr[0]_i_1 
       (.I0(sel0[0]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[0]),
        .O(hist_rd_bin_addr0_in[0]));
  LUT4 #(
    .INIT(16'h0200)) 
    \hist_rd_bin_addr[1]_i_1 
       (.I0(sel0[1]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[0]),
        .O(hist_rd_bin_addr0_in[1]));
  LUT4 #(
    .INIT(16'h0200)) 
    \hist_rd_bin_addr[2]_i_1 
       (.I0(sel0[2]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[0]),
        .O(hist_rd_bin_addr0_in[2]));
  LUT4 #(
    .INIT(16'h0200)) 
    \hist_rd_bin_addr[3]_i_1 
       (.I0(sel0[3]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[0]),
        .O(hist_rd_bin_addr0_in[3]));
  LUT4 #(
    .INIT(16'h0200)) 
    \hist_rd_bin_addr[4]_i_1 
       (.I0(sel0[4]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[0]),
        .O(hist_rd_bin_addr0_in[4]));
  LUT4 #(
    .INIT(16'h0200)) 
    \hist_rd_bin_addr[5]_i_1 
       (.I0(sel0[5]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[0]),
        .O(hist_rd_bin_addr0_in[5]));
  LUT4 #(
    .INIT(16'h0200)) 
    \hist_rd_bin_addr[6]_i_1 
       (.I0(sel0[6]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[0]),
        .O(hist_rd_bin_addr0_in[6]));
  LUT4 #(
    .INIT(16'hEFFF)) 
    \hist_rd_bin_addr[7]_i_1 
       (.I0(state[2]),
        .I1(state[1]),
        .I2(state[0]),
        .I3(sel0[8]),
        .O(\hist_rd_bin_addr[7]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h0200)) 
    \hist_rd_bin_addr[7]_i_2 
       (.I0(sel0[7]),
        .I1(state[2]),
        .I2(state[1]),
        .I3(state[0]),
        .O(hist_rd_bin_addr0_in[7]));
  FDCE #(
    .INIT(1'b0)) 
    \hist_rd_bin_addr_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_rd_bin_addr[7]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(hist_rd_bin_addr0_in[0]),
        .Q(cdf_rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \hist_rd_bin_addr_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_rd_bin_addr[7]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(hist_rd_bin_addr0_in[1]),
        .Q(cdf_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \hist_rd_bin_addr_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_rd_bin_addr[7]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(hist_rd_bin_addr0_in[2]),
        .Q(cdf_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \hist_rd_bin_addr_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_rd_bin_addr[7]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(hist_rd_bin_addr0_in[3]),
        .Q(cdf_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \hist_rd_bin_addr_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_rd_bin_addr[7]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(hist_rd_bin_addr0_in[4]),
        .Q(cdf_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \hist_rd_bin_addr_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_rd_bin_addr[7]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(hist_rd_bin_addr0_in[5]),
        .Q(cdf_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \hist_rd_bin_addr_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_rd_bin_addr[7]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(hist_rd_bin_addr0_in[6]),
        .Q(cdf_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \hist_rd_bin_addr_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(\hist_rd_bin_addr[7]_i_1_n_0 ),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(hist_rd_bin_addr0_in[7]),
        .Q(cdf_rd_addr[7]));
  LUT6 #(
    .INIT(64'h0000FF0075AAAA00)) 
    \hist_rd_tile_idx[0]_i_1 
       (.I0(state[0]),
        .I1(\hist_rd_tile_idx[1]_i_2_n_0 ),
        .I2(\tile_cnt_reg_n_0_[1] ),
        .I3(\tile_cnt_reg_n_0_[0] ),
        .I4(state[2]),
        .I5(state[1]),
        .O(\hist_rd_tile_idx[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0A0A6AA00A0AEAA0)) 
    \hist_rd_tile_idx[1]_i_1 
       (.I0(\tile_cnt_reg_n_0_[1] ),
        .I1(\tile_cnt_reg_n_0_[0] ),
        .I2(state[2]),
        .I3(state[0]),
        .I4(state[1]),
        .I5(\hist_rd_tile_idx[1]_i_2_n_0 ),
        .O(\hist_rd_tile_idx[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \hist_rd_tile_idx[1]_i_2 
       (.I0(\tile_cnt_reg_n_0_[2] ),
        .I1(\tile_cnt_reg_n_0_[3] ),
        .O(\hist_rd_tile_idx[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h33FC000033BC00C0)) 
    \hist_rd_tile_idx[2]_i_1 
       (.I0(\tile_cnt_reg_n_0_[3] ),
        .I1(state[2]),
        .I2(state[0]),
        .I3(state[1]),
        .I4(\tile_cnt_reg_n_0_[2] ),
        .I5(\hist_rd_tile_idx[2]_i_2_n_0 ),
        .O(\hist_rd_tile_idx[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h7)) 
    \hist_rd_tile_idx[2]_i_2 
       (.I0(\tile_cnt_reg_n_0_[0] ),
        .I1(\tile_cnt_reg_n_0_[1] ),
        .O(\hist_rd_tile_idx[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000F8F0F0F0F800)) 
    \hist_rd_tile_idx[3]_i_1 
       (.I0(\hist_rd_tile_idx[3]_i_2_n_0 ),
        .I1(\tile_cnt_reg_n_0_[2] ),
        .I2(\tile_cnt_reg_n_0_[3] ),
        .I3(state[0]),
        .I4(state[1]),
        .I5(state[2]),
        .O(\hist_rd_tile_idx[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \hist_rd_tile_idx[3]_i_2 
       (.I0(state[2]),
        .I1(\tile_cnt_reg_n_0_[1] ),
        .I2(\tile_cnt_reg_n_0_[0] ),
        .O(\hist_rd_tile_idx[3]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \hist_rd_tile_idx_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(\hist_rd_tile_idx[0]_i_1_n_0 ),
        .Q(cdf_rd_tile_idx[0]));
  FDCE #(
    .INIT(1'b0)) 
    \hist_rd_tile_idx_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(\hist_rd_tile_idx[1]_i_1_n_0 ),
        .Q(cdf_rd_tile_idx[1]));
  FDCE #(
    .INIT(1'b0)) 
    \hist_rd_tile_idx_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(\hist_rd_tile_idx[2]_i_1_n_0 ),
        .Q(cdf_rd_tile_idx[2]));
  FDCE #(
    .INIT(1'b0)) 
    \hist_rd_tile_idx_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(\hist_rd_tile_idx[3]_i_1_n_0 ),
        .Q(cdf_rd_tile_idx[3]));
  LUT1 #(
    .INIT(2'h1)) 
    \mapping_tl_tile_idx_d1[0]_i_2 
       (.I0(rst_n_IBUF),
        .O(\norm_stage1_diff_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'h3332)) 
    \norm_stage1_addr[0]_i_1 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(\bin_cnt[1]_i_2_n_0 ),
        .I3(sel0[8]),
        .O(norm_stage1_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hF00E)) 
    \norm_stage1_addr[1]_i_1 
       (.I0(\bin_cnt[1]_i_2_n_0 ),
        .I1(sel0[8]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .O(norm_stage1_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hFC03FC02)) 
    \norm_stage1_addr[2]_i_1 
       (.I0(sel0[3]),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .I3(sel0[2]),
        .I4(\norm_stage1_addr[3]_i_2_n_0 ),
        .O(norm_stage1_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'hF0F0F0C2)) 
    \norm_stage1_addr[3]_i_1 
       (.I0(\norm_stage1_addr[3]_i_2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(sel0[0]),
        .O(norm_stage1_addr[3]));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \norm_stage1_addr[3]_i_2 
       (.I0(sel0[4]),
        .I1(sel0[5]),
        .I2(sel0[6]),
        .I3(sel0[7]),
        .I4(sel0[8]),
        .O(\norm_stage1_addr[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF0000FFFF0000FE)) 
    \norm_stage1_addr[4]_i_1 
       (.I0(sel0[8]),
        .I1(sel0[6]),
        .I2(sel0[7]),
        .I3(\norm_stage1_addr[5]_i_2_n_0 ),
        .I4(sel0[4]),
        .I5(sel0[5]),
        .O(norm_stage1_addr[4]));
  LUT6 #(
    .INIT(64'hFF00FF00FF0000FE)) 
    \norm_stage1_addr[5]_i_1 
       (.I0(sel0[7]),
        .I1(sel0[6]),
        .I2(sel0[8]),
        .I3(sel0[5]),
        .I4(\norm_stage1_addr[5]_i_2_n_0 ),
        .I5(sel0[4]),
        .O(norm_stage1_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \norm_stage1_addr[5]_i_2 
       (.I0(sel0[3]),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .O(\norm_stage1_addr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hC3C2)) 
    \norm_stage1_addr[6]_i_1 
       (.I0(sel0[8]),
        .I1(\norm_stage1_addr[7]_i_3_n_0 ),
        .I2(sel0[6]),
        .I3(sel0[7]),
        .O(norm_stage1_addr[6]));
  LUT5 #(
    .INIT(32'h00000070)) 
    \norm_stage1_addr[7]_i_1 
       (.I0(sel0[8]),
        .I1(\excess_total[16]_i_3_n_0 ),
        .I2(state[2]),
        .I3(state[0]),
        .I4(state[1]),
        .O(\norm_stage1_addr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT4 #(
    .INIT(16'hCCC2)) 
    \norm_stage1_addr[7]_i_2 
       (.I0(sel0[8]),
        .I1(sel0[7]),
        .I2(\norm_stage1_addr[7]_i_3_n_0 ),
        .I3(sel0[6]),
        .O(norm_stage1_addr[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \norm_stage1_addr[7]_i_3 
       (.I0(sel0[5]),
        .I1(sel0[4]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .I4(sel0[2]),
        .I5(sel0[3]),
        .O(\norm_stage1_addr[7]_i_3_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage1_addr_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage1_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage1_addr[0]),
        .Q(\norm_stage1_addr_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage1_addr_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage1_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage1_addr[1]),
        .Q(\norm_stage1_addr_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage1_addr_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage1_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage1_addr[2]),
        .Q(\norm_stage1_addr_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage1_addr_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage1_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage1_addr[3]),
        .Q(\norm_stage1_addr_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage1_addr_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage1_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage1_addr[4]),
        .Q(\norm_stage1_addr_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage1_addr_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage1_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage1_addr[5]),
        .Q(\norm_stage1_addr_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage1_addr_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage1_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage1_addr[6]),
        .Q(\norm_stage1_addr_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage1_addr_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage1_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage1_addr[7]),
        .Q(\norm_stage1_addr_reg_n_0_[7] ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage1_diff[12]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(cdf_ram_inst_n_15),
        .O(norm_stage1_diff[12]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage1_diff[13]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(cdf_ram_inst_n_14),
        .O(norm_stage1_diff[13]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage1_diff[14]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(cdf_ram_inst_n_13),
        .O(norm_stage1_diff[14]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage1_diff[15]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(cdf_ram_inst_n_12),
        .O(norm_stage1_diff[15]));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage1_diff_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage1_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage1_diff[0]),
        .Q(\norm_stage1_diff_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage1_diff_reg[10] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage1_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage1_diff[10]),
        .Q(\norm_stage1_diff_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage1_diff_reg[11] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage1_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage1_diff[11]),
        .Q(\norm_stage1_diff_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage1_diff_reg[12] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage1_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage1_diff[12]),
        .Q(\norm_stage1_diff_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage1_diff_reg[13] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage1_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage1_diff[13]),
        .Q(\norm_stage1_diff_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage1_diff_reg[14] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage1_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage1_diff[14]),
        .Q(\norm_stage1_diff_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage1_diff_reg[15] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage1_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage1_diff[15]),
        .Q(\norm_stage1_diff_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage1_diff_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage1_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage1_diff[1]),
        .Q(\norm_stage1_diff_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage1_diff_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage1_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage1_diff[2]),
        .Q(\norm_stage1_diff_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage1_diff_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage1_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage1_diff[3]),
        .Q(\norm_stage1_diff_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage1_diff_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage1_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage1_diff[4]),
        .Q(\norm_stage1_diff_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage1_diff_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage1_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage1_diff[5]),
        .Q(\norm_stage1_diff_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage1_diff_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage1_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage1_diff[6]),
        .Q(\norm_stage1_diff_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage1_diff_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage1_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage1_diff[7]),
        .Q(\norm_stage1_diff_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage1_diff_reg[8] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage1_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage1_diff[8]),
        .Q(\norm_stage1_diff_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage1_diff_reg[9] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage1_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage1_diff[9]),
        .Q(\norm_stage1_diff_reg_n_0_[9] ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage2_addr[0]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(\norm_stage1_addr_reg_n_0_[0] ),
        .O(norm_stage2_addr[0]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage2_addr[1]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(\norm_stage1_addr_reg_n_0_[1] ),
        .O(norm_stage2_addr[1]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage2_addr[2]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(\norm_stage1_addr_reg_n_0_[2] ),
        .O(norm_stage2_addr[2]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage2_addr[3]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(\norm_stage1_addr_reg_n_0_[3] ),
        .O(norm_stage2_addr[3]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage2_addr[4]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(\norm_stage1_addr_reg_n_0_[4] ),
        .O(norm_stage2_addr[4]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage2_addr[5]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(\norm_stage1_addr_reg_n_0_[5] ),
        .O(norm_stage2_addr[5]));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage2_addr[6]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(\norm_stage1_addr_reg_n_0_[6] ),
        .O(norm_stage2_addr[6]));
  LUT6 #(
    .INIT(64'h0000001F00000000)) 
    \norm_stage2_addr[7]_i_1 
       (.I0(\bin_cnt[1]_i_2_n_0 ),
        .I1(sel0[1]),
        .I2(sel0[8]),
        .I3(state[1]),
        .I4(state[0]),
        .I5(state[2]),
        .O(\norm_stage2_addr[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage2_addr[7]_i_2 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(\norm_stage1_addr_reg_n_0_[7] ),
        .O(norm_stage2_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage2_addr_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage2_addr[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(norm_stage2_addr[0]),
        .Q(\norm_stage2_addr_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage2_addr_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage2_addr[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(norm_stage2_addr[1]),
        .Q(\norm_stage2_addr_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage2_addr_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage2_addr[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(norm_stage2_addr[2]),
        .Q(\norm_stage2_addr_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage2_addr_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage2_addr[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(norm_stage2_addr[3]),
        .Q(\norm_stage2_addr_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage2_addr_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage2_addr[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(norm_stage2_addr[4]),
        .Q(\norm_stage2_addr_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage2_addr_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage2_addr[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(norm_stage2_addr[5]),
        .Q(\norm_stage2_addr_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage2_addr_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage2_addr[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(norm_stage2_addr[6]),
        .Q(\norm_stage2_addr_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage2_addr_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage2_addr[7]_i_1_n_0 ),
        .CLR(\hist_buf_addra_r_reg[7]_0 ),
        .D(norm_stage2_addr[7]),
        .Q(\norm_stage2_addr_reg_n_0_[7] ));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    norm_stage2_mult0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,\norm_stage1_diff_reg_n_0_[15] ,\norm_stage1_diff_reg_n_0_[14] ,\norm_stage1_diff_reg_n_0_[13] ,\norm_stage1_diff_reg_n_0_[12] ,\norm_stage1_diff_reg_n_0_[11] ,\norm_stage1_diff_reg_n_0_[10] ,\norm_stage1_diff_reg_n_0_[9] ,\norm_stage1_diff_reg_n_0_[8] ,\norm_stage1_diff_reg_n_0_[7] ,\norm_stage1_diff_reg_n_0_[6] ,\norm_stage1_diff_reg_n_0_[5] ,\norm_stage1_diff_reg_n_0_[4] ,\norm_stage1_diff_reg_n_0_[3] ,\norm_stage1_diff_reg_n_0_[2] ,\norm_stage1_diff_reg_n_0_[1] ,\norm_stage1_diff_reg_n_0_[0] }),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_norm_stage2_mult0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_norm_stage2_mult0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_norm_stage2_mult0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_norm_stage2_mult0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_norm_stage2_mult0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_norm_stage2_mult0_OVERFLOW_UNCONNECTED),
        .P({NLW_norm_stage2_mult0_P_UNCONNECTED[47:24],norm_stage2_mult0_n_82,norm_stage2_mult0_n_83,norm_stage2_mult0_n_84,norm_stage2_mult0_n_85,norm_stage2_mult0_n_86,norm_stage2_mult0_n_87,norm_stage2_mult0_n_88,norm_stage2_mult0_n_89,norm_stage2_mult0_n_90,norm_stage2_mult0_n_91,norm_stage2_mult0_n_92,norm_stage2_mult0_n_93,norm_stage2_mult0_n_94,norm_stage2_mult0_n_95,norm_stage2_mult0_n_96,norm_stage2_mult0_n_97,norm_stage2_mult0_n_98,norm_stage2_mult0_n_99,norm_stage2_mult0_n_100,norm_stage2_mult0_n_101,norm_stage2_mult0_n_102,norm_stage2_mult0_n_103,norm_stage2_mult0_n_104,norm_stage2_mult0_n_105}),
        .PATTERNBDETECT(NLW_norm_stage2_mult0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_norm_stage2_mult0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_norm_stage2_mult0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_norm_stage2_mult0_UNDERFLOW_UNCONNECTED));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage2_mult[0]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(norm_stage2_mult0_n_105),
        .O(norm_stage2_mult[0]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage2_mult[10]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(norm_stage2_mult0_n_95),
        .O(norm_stage2_mult[10]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage2_mult[11]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(norm_stage2_mult0_n_94),
        .O(norm_stage2_mult[11]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage2_mult[12]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(norm_stage2_mult0_n_93),
        .O(norm_stage2_mult[12]));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage2_mult[13]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(norm_stage2_mult0_n_92),
        .O(norm_stage2_mult[13]));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage2_mult[14]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(norm_stage2_mult0_n_91),
        .O(norm_stage2_mult[14]));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage2_mult[15]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(norm_stage2_mult0_n_90),
        .O(norm_stage2_mult[15]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage2_mult[16]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(norm_stage2_mult0_n_89),
        .O(norm_stage2_mult[16]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage2_mult[17]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(norm_stage2_mult0_n_88),
        .O(norm_stage2_mult[17]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage2_mult[18]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(norm_stage2_mult0_n_87),
        .O(norm_stage2_mult[18]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage2_mult[19]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(norm_stage2_mult0_n_86),
        .O(norm_stage2_mult[19]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage2_mult[1]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(norm_stage2_mult0_n_104),
        .O(norm_stage2_mult[1]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage2_mult[20]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(norm_stage2_mult0_n_85),
        .O(norm_stage2_mult[20]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage2_mult[21]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(norm_stage2_mult0_n_84),
        .O(norm_stage2_mult[21]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage2_mult[22]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(norm_stage2_mult0_n_83),
        .O(norm_stage2_mult[22]));
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage2_mult[23]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(norm_stage2_mult0_n_82),
        .O(norm_stage2_mult[23]));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage2_mult[2]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(norm_stage2_mult0_n_103),
        .O(norm_stage2_mult[2]));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage2_mult[3]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(norm_stage2_mult0_n_102),
        .O(norm_stage2_mult[3]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage2_mult[4]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(norm_stage2_mult0_n_101),
        .O(norm_stage2_mult[4]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage2_mult[5]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(norm_stage2_mult0_n_100),
        .O(norm_stage2_mult[5]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage2_mult[6]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(norm_stage2_mult0_n_99),
        .O(norm_stage2_mult[6]));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage2_mult[7]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(norm_stage2_mult0_n_98),
        .O(norm_stage2_mult[7]));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage2_mult[8]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(norm_stage2_mult0_n_97),
        .O(norm_stage2_mult[8]));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage2_mult[9]_i_1 
       (.I0(\cdf_temp[15]_i_3_n_0 ),
        .I1(norm_stage2_mult0_n_96),
        .O(norm_stage2_mult[9]));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage2_mult_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage2_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage2_mult[0]),
        .Q(\norm_stage2_mult_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage2_mult_reg[10] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage2_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage2_mult[10]),
        .Q(\norm_stage2_mult_reg_n_0_[10] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage2_mult_reg[11] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage2_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage2_mult[11]),
        .Q(\norm_stage2_mult_reg_n_0_[11] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage2_mult_reg[12] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage2_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage2_mult[12]),
        .Q(\norm_stage2_mult_reg_n_0_[12] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage2_mult_reg[13] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage2_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage2_mult[13]),
        .Q(\norm_stage2_mult_reg_n_0_[13] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage2_mult_reg[14] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage2_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage2_mult[14]),
        .Q(\norm_stage2_mult_reg_n_0_[14] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage2_mult_reg[15] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage2_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage2_mult[15]),
        .Q(\norm_stage2_mult_reg_n_0_[15] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage2_mult_reg[16] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage2_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage2_mult[16]),
        .Q(\norm_stage2_mult_reg_n_0_[16] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage2_mult_reg[17] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage2_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage2_mult[17]),
        .Q(\norm_stage2_mult_reg_n_0_[17] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage2_mult_reg[18] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage2_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage2_mult[18]),
        .Q(\norm_stage2_mult_reg_n_0_[18] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage2_mult_reg[19] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage2_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage2_mult[19]),
        .Q(\norm_stage2_mult_reg_n_0_[19] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage2_mult_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage2_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage2_mult[1]),
        .Q(\norm_stage2_mult_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage2_mult_reg[20] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage2_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage2_mult[20]),
        .Q(\norm_stage2_mult_reg_n_0_[20] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage2_mult_reg[21] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage2_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage2_mult[21]),
        .Q(\norm_stage2_mult_reg_n_0_[21] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage2_mult_reg[22] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage2_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage2_mult[22]),
        .Q(\norm_stage2_mult_reg_n_0_[22] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage2_mult_reg[23] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage2_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage2_mult[23]),
        .Q(\norm_stage2_mult_reg_n_0_[23] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage2_mult_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage2_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage2_mult[2]),
        .Q(\norm_stage2_mult_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage2_mult_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage2_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage2_mult[3]),
        .Q(\norm_stage2_mult_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage2_mult_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage2_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage2_mult[4]),
        .Q(\norm_stage2_mult_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage2_mult_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage2_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage2_mult[5]),
        .Q(\norm_stage2_mult_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage2_mult_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage2_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage2_mult[6]),
        .Q(\norm_stage2_mult_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage2_mult_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage2_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage2_mult[7]),
        .Q(\norm_stage2_mult_reg_n_0_[7] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage2_mult_reg[8] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage2_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage2_mult[8]),
        .Q(\norm_stage2_mult_reg_n_0_[8] ));
  FDCE #(
    .INIT(1'b0)) 
    \norm_stage2_mult_reg[9] 
       (.C(pclk_IBUF_BUFG),
        .CE(\norm_stage2_addr[7]_i_1_n_0 ),
        .CLR(\norm_stage1_diff_reg[15]_0 ),
        .D(norm_stage2_mult[9]),
        .Q(\norm_stage2_mult_reg_n_0_[9] ));
  LUT3 #(
    .INIT(8'hB4)) 
    ping_pong_flag_i_1
       (.I0(cdf_done_d1),
        .I1(cdf_done),
        .I2(ping_pong_flag_reg_rep_0),
        .O(ping_pong_flag_reg));
  LUT3 #(
    .INIT(8'hB4)) 
    ping_pong_flag_rep__0_i_1
       (.I0(cdf_done_d1),
        .I1(cdf_done),
        .I2(ping_pong_flag_reg_rep_0),
        .O(ping_pong_flag_reg_rep__0));
  LUT3 #(
    .INIT(8'hB4)) 
    ping_pong_flag_rep__1_i_1
       (.I0(cdf_done_d1),
        .I1(cdf_done),
        .I2(ping_pong_flag_reg_rep_0),
        .O(ping_pong_flag_reg_rep__1));
  LUT3 #(
    .INIT(8'hB4)) 
    ping_pong_flag_rep_i_1
       (.I0(cdf_done_d1),
        .I1(cdf_done),
        .I2(ping_pong_flag_reg_rep_0),
        .O(ping_pong_flag_reg_rep));
  LUT5 #(
    .INIT(32'hBBFF0010)) 
    processing_i_1
       (.I0(state[0]),
        .I1(state[1]),
        .I2(frame_hist_done),
        .I3(state[2]),
        .I4(cdf_rd_en),
        .O(processing_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    processing_reg
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(processing_i_1_n_0),
        .Q(cdf_rd_en));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    ram_reg_i_35
       (.I0(cdf_wr_en),
        .I1(ping_pong_flag_reg_rep__0_0),
        .I2(ram_reg_i_46__6_n_0),
        .I3(cdf_tile_idx[2]),
        .I4(cdf_tile_idx[1]),
        .I5(cdf_tile_idx[0]),
        .O(ram_reg));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    ram_reg_i_35__0
       (.I0(cdf_wr_en),
        .I1(ping_pong_flag_reg_rep__0_0),
        .I2(ram_reg_i_46__6_n_0),
        .I3(cdf_tile_idx[2]),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    ram_reg_i_35__1
       (.I0(cdf_wr_en),
        .I1(ping_pong_flag_reg_rep__0_0),
        .I2(ram_reg_i_46__6_n_0),
        .I3(cdf_tile_idx[2]),
        .I4(cdf_tile_idx[1]),
        .I5(cdf_tile_idx[0]),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_35__10
       (.I0(cdf_wr_en),
        .I1(ping_pong_flag_reg_rep__0_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_10));
  LUT6 #(
    .INIT(64'h0000000000008000)) 
    ram_reg_i_35__11
       (.I0(cdf_wr_en),
        .I1(ping_pong_flag_reg_rep__0_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_11));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    ram_reg_i_35__12
       (.I0(cdf_wr_en),
        .I1(ping_pong_flag_reg_rep__0_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_12));
  LUT6 #(
    .INIT(64'h0000000000000800)) 
    ram_reg_i_35__13
       (.I0(cdf_wr_en),
        .I1(ping_pong_flag_reg_rep__0_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_13));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    ram_reg_i_35__14
       (.I0(ram_reg_i_46__6_n_0),
        .I1(cdf_tile_idx[2]),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_wr_en),
        .I5(ping_pong_flag_reg_rep__0_0),
        .O(ram_reg_14));
  LUT6 #(
    .INIT(64'h0000000000080000)) 
    ram_reg_i_35__15
       (.I0(cdf_tile_idx[1]),
        .I1(cdf_tile_idx[0]),
        .I2(ram_reg_i_55_n_0),
        .I3(cdf_tile_idx[2]),
        .I4(cdf_wr_en),
        .I5(ping_pong_flag_reg_rep__0_0),
        .O(ram_reg_31));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    ram_reg_i_35__16
       (.I0(cdf_tile_idx[0]),
        .I1(cdf_tile_idx[1]),
        .I2(ram_reg_i_55_n_0),
        .I3(cdf_tile_idx[2]),
        .I4(cdf_wr_en),
        .I5(ping_pong_flag_reg_rep__0_0),
        .O(ram_reg_48));
  LUT6 #(
    .INIT(64'h0000000000040000)) 
    ram_reg_i_35__17
       (.I0(cdf_tile_idx[1]),
        .I1(cdf_tile_idx[0]),
        .I2(ram_reg_i_55_n_0),
        .I3(cdf_tile_idx[2]),
        .I4(cdf_wr_en),
        .I5(ping_pong_flag_reg_rep__0_0),
        .O(ram_reg_65));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    ram_reg_i_35__18
       (.I0(ram_reg_i_55_n_0),
        .I1(cdf_tile_idx[2]),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_wr_en),
        .I5(ping_pong_flag_reg_rep__0_0),
        .O(ram_reg_82));
  LUT6 #(
    .INIT(64'h0000000010000000)) 
    ram_reg_i_35__19
       (.I0(cdf_tile_idx[1]),
        .I1(cdf_tile_idx[0]),
        .I2(ram_reg_i_55_n_0),
        .I3(cdf_tile_idx[2]),
        .I4(cdf_wr_en),
        .I5(ping_pong_flag_reg_rep__0_0),
        .O(ram_reg_99));
  LUT6 #(
    .INIT(64'h0008000000000000)) 
    ram_reg_i_35__2
       (.I0(cdf_wr_en),
        .I1(ping_pong_flag_reg_rep__0_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_2));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ram_reg_i_35__20
       (.I0(cdf_tile_idx[1]),
        .I1(cdf_tile_idx[0]),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_wr_en),
        .I5(ping_pong_flag_reg_rep__0_0),
        .O(ram_reg_116));
  LUT6 #(
    .INIT(64'h0000000001000000)) 
    ram_reg_i_35__21
       (.I0(cdf_tile_idx[1]),
        .I1(cdf_tile_idx[0]),
        .I2(ram_reg_i_55_n_0),
        .I3(cdf_tile_idx[2]),
        .I4(cdf_wr_en),
        .I5(ping_pong_flag_reg_rep__0_0),
        .O(ram_reg_133));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    ram_reg_i_35__22
       (.I0(ram_reg_i_55_n_0),
        .I1(cdf_tile_idx[2]),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_wr_en),
        .I5(ping_pong_flag_reg_rep__0_0),
        .O(ram_reg_150));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    ram_reg_i_35__23
       (.I0(cdf_tile_idx[2]),
        .I1(ram_reg_i_55_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_wr_en),
        .I5(ping_pong_flag_reg_rep__0_0),
        .O(ram_reg_167));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    ram_reg_i_35__24
       (.I0(ram_reg_i_55_n_0),
        .I1(cdf_tile_idx[2]),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_wr_en),
        .I5(ping_pong_flag_reg_rep__0_0),
        .O(ram_reg_184));
  LUT6 #(
    .INIT(64'h0000000008000000)) 
    ram_reg_i_35__25
       (.I0(ram_reg_i_55_n_0),
        .I1(cdf_tile_idx[2]),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_wr_en),
        .I5(ping_pong_flag_reg_rep__0_0),
        .O(ram_reg_201));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    ram_reg_i_35__26
       (.I0(cdf_tile_idx[2]),
        .I1(ram_reg_i_55_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_wr_en),
        .I5(ping_pong_flag_reg_rep__0_0),
        .O(ram_reg_218));
  LUT6 #(
    .INIT(64'h0000000004000000)) 
    ram_reg_i_35__27
       (.I0(ram_reg_i_55_n_0),
        .I1(cdf_tile_idx[2]),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_wr_en),
        .I5(ping_pong_flag_reg_rep__0_0),
        .O(ram_reg_235));
  LUT6 #(
    .INIT(64'h0000000080000000)) 
    ram_reg_i_35__28
       (.I0(ram_reg_i_55_n_0),
        .I1(cdf_tile_idx[2]),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_wr_en),
        .I5(ping_pong_flag_reg_rep__0_0),
        .O(ram_reg_252));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    ram_reg_i_35__29
       (.I0(cdf_tile_idx[2]),
        .I1(ram_reg_i_55_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_wr_en),
        .I5(ping_pong_flag_reg_rep__0_0),
        .O(ram_reg_269));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    ram_reg_i_35__3
       (.I0(cdf_wr_en),
        .I1(ping_pong_flag_reg_rep__0_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[1]),
        .I5(cdf_tile_idx[0]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    ram_reg_i_35__30
       (.I0(ram_reg_i_55_n_0),
        .I1(cdf_tile_idx[2]),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_wr_en),
        .I5(ping_pong_flag_reg_rep__0_0),
        .O(ram_reg_286));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    ram_reg_i_35__4
       (.I0(cdf_wr_en),
        .I1(ping_pong_flag_reg_rep__0_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    ram_reg_i_35__5
       (.I0(cdf_wr_en),
        .I1(ping_pong_flag_reg_rep__0_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[1]),
        .I5(cdf_tile_idx[0]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'h0000000800000000)) 
    ram_reg_i_35__6
       (.I0(cdf_wr_en),
        .I1(ping_pong_flag_reg_rep__0_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'h0800000000000000)) 
    ram_reg_i_35__7
       (.I0(cdf_wr_en),
        .I1(ping_pong_flag_reg_rep__0_0),
        .I2(ram_reg_i_46__6_n_0),
        .I3(cdf_tile_idx[2]),
        .I4(cdf_tile_idx[1]),
        .I5(cdf_tile_idx[0]),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    ram_reg_i_35__8
       (.I0(cdf_wr_en),
        .I1(ping_pong_flag_reg_rep__0_0),
        .I2(ram_reg_i_46__6_n_0),
        .I3(cdf_tile_idx[2]),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_8));
  LUT6 #(
    .INIT(64'h0000080000000000)) 
    ram_reg_i_35__9
       (.I0(cdf_wr_en),
        .I1(ping_pong_flag_reg_rep__0_0),
        .I2(ram_reg_i_46__6_n_0),
        .I3(cdf_tile_idx[2]),
        .I4(cdf_tile_idx[1]),
        .I5(cdf_tile_idx[0]),
        .O(ram_reg_9));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    ram_reg_i_37
       (.I0(cdf_addr[7]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_30));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_37__0
       (.I0(cdf_addr[7]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[1]),
        .I5(cdf_tile_idx[0]),
        .O(ram_reg_47));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_37__1
       (.I0(cdf_addr[7]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_64));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_i_37__10
       (.I0(cdf_addr[7]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_285));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_i_37__2
       (.I0(cdf_addr[7]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_149));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_37__27
       (.I0(cdf_wr_addr[7]),
        .I1(cdf_rd_addr[7]),
        .I2(cdf_wr_en),
        .O(cdf_addr[7]));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_37__3
       (.I0(cdf_addr[7]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_166));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_37__4
       (.I0(cdf_addr[7]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_183));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_i_37__5
       (.I0(cdf_addr[7]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_200));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_37__6
       (.I0(cdf_addr[7]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_217));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_37__7
       (.I0(cdf_addr[7]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_234));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    ram_reg_i_37__8
       (.I0(cdf_addr[7]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_251));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_i_37__9
       (.I0(cdf_addr[7]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_268));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    ram_reg_i_38
       (.I0(cdf_addr[7]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_22));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    ram_reg_i_38__0
       (.I0(cdf_addr[6]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_29));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_38__1
       (.I0(cdf_addr[7]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[1]),
        .I5(cdf_tile_idx[0]),
        .O(ram_reg_39));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_i_38__10
       (.I0(cdf_addr[6]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_148));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_38__11
       (.I0(cdf_addr[7]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(ram_reg_i_55_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_158));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_38__12
       (.I0(cdf_addr[6]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_165));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_38__13
       (.I0(cdf_addr[7]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_175));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_38__14
       (.I0(cdf_addr[6]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_182));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_i_38__15
       (.I0(cdf_addr[7]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_192));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_i_38__16
       (.I0(cdf_addr[6]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_199));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_38__17
       (.I0(cdf_addr[7]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(ram_reg_i_55_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_209));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_38__18
       (.I0(cdf_addr[6]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_216));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_38__19
       (.I0(cdf_addr[7]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_226));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_38__2
       (.I0(cdf_addr[6]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[1]),
        .I5(cdf_tile_idx[0]),
        .O(ram_reg_46));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_38__20
       (.I0(cdf_addr[6]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_233));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    ram_reg_i_38__21
       (.I0(cdf_addr[7]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_243));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    ram_reg_i_38__22
       (.I0(cdf_addr[6]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_250));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_i_38__23
       (.I0(cdf_addr[7]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(ram_reg_i_55_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_260));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_i_38__24
       (.I0(cdf_addr[6]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_267));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_i_38__25
       (.I0(cdf_addr[7]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_277));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_i_38__26
       (.I0(cdf_addr[6]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_284));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_38__3
       (.I0(cdf_addr[7]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_56));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_38__30
       (.I0(cdf_wr_addr[6]),
        .I1(cdf_rd_addr[6]),
        .I2(cdf_wr_en),
        .O(cdf_addr[6]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_38__4
       (.I0(cdf_addr[6]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_63));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_38__5
       (.I0(cdf_addr[7]),
        .I1(cdf_tile_idx[0]),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[2]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(ram_reg_i_48__0_n_0),
        .O(ram_reg_81));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    ram_reg_i_38__6
       (.I0(cdf_addr[7]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_98));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_38__7
       (.I0(cdf_addr[7]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(ram_reg_i_46__6_n_0),
        .I3(cdf_tile_idx[2]),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_115));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_38__8
       (.I0(cdf_addr[7]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_132));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_i_38__9
       (.I0(cdf_addr[7]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_141));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    ram_reg_i_39
       (.I0(cdf_addr[6]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_21));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    ram_reg_i_39__0
       (.I0(cdf_addr[5]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_28));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_39__1
       (.I0(cdf_addr[6]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[1]),
        .I5(cdf_tile_idx[0]),
        .O(ram_reg_38));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_39__10
       (.I0(cdf_addr[7]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_124));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_39__11
       (.I0(cdf_addr[6]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_131));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_i_39__12
       (.I0(cdf_addr[6]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_140));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_i_39__13
       (.I0(cdf_addr[5]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_147));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_39__14
       (.I0(cdf_addr[6]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(ram_reg_i_55_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_157));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_39__15
       (.I0(cdf_addr[5]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_164));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_39__16
       (.I0(cdf_addr[6]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_174));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_39__17
       (.I0(cdf_addr[5]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_181));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_i_39__18
       (.I0(cdf_addr[6]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_191));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_i_39__19
       (.I0(cdf_addr[5]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_198));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_39__2
       (.I0(cdf_addr[5]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[1]),
        .I5(cdf_tile_idx[0]),
        .O(ram_reg_45));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_39__20
       (.I0(cdf_addr[6]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(ram_reg_i_55_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_208));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_39__21
       (.I0(cdf_addr[5]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_215));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_39__22
       (.I0(cdf_addr[6]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_225));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_39__23
       (.I0(cdf_addr[5]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_232));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    ram_reg_i_39__24
       (.I0(cdf_addr[6]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_242));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    ram_reg_i_39__25
       (.I0(cdf_addr[5]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_249));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_i_39__26
       (.I0(cdf_addr[6]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(ram_reg_i_55_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_259));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_i_39__27
       (.I0(cdf_addr[5]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_266));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_i_39__28
       (.I0(cdf_addr[6]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_276));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_i_39__29
       (.I0(cdf_addr[5]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_283));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_39__3
       (.I0(cdf_addr[6]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_55));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_39__30
       (.I0(cdf_wr_addr[5]),
        .I1(cdf_rd_addr[5]),
        .I2(cdf_wr_en),
        .O(cdf_addr[5]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_39__4
       (.I0(cdf_addr[5]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_62));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_39__5
       (.I0(cdf_addr[6]),
        .I1(cdf_tile_idx[0]),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[2]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(ram_reg_i_48__0_n_0),
        .O(ram_reg_80));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    ram_reg_i_39__6
       (.I0(cdf_addr[7]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_90));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    ram_reg_i_39__7
       (.I0(cdf_addr[6]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_97));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_39__8
       (.I0(cdf_addr[7]),
        .I1(ram_reg_i_62_n_0),
        .I2(ram_reg_i_55_n_0),
        .I3(cdf_tile_idx[2]),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_107));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_39__9
       (.I0(cdf_addr[6]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(ram_reg_i_46__6_n_0),
        .I3(cdf_tile_idx[2]),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_114));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    ram_reg_i_40
       (.I0(cdf_addr[5]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_20));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    ram_reg_i_40__0
       (.I0(cdf_addr[4]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_27));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_40__1
       (.I0(cdf_addr[5]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[1]),
        .I5(cdf_tile_idx[0]),
        .O(ram_reg_37));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_40__10
       (.I0(cdf_addr[6]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_123));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_40__11
       (.I0(cdf_addr[5]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_130));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_i_40__12
       (.I0(cdf_addr[5]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_139));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_i_40__13
       (.I0(cdf_addr[4]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_146));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_40__14
       (.I0(cdf_addr[5]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(ram_reg_i_55_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_156));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_40__15
       (.I0(cdf_addr[4]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_163));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_40__16
       (.I0(cdf_addr[5]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_173));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_40__17
       (.I0(cdf_addr[4]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_180));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_i_40__18
       (.I0(cdf_addr[5]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_190));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_i_40__19
       (.I0(cdf_addr[4]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_197));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_40__2
       (.I0(cdf_addr[4]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[1]),
        .I5(cdf_tile_idx[0]),
        .O(ram_reg_44));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_40__20
       (.I0(cdf_addr[5]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(ram_reg_i_55_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_207));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_40__21
       (.I0(cdf_addr[4]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_214));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_40__22
       (.I0(cdf_addr[5]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_224));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_40__23
       (.I0(cdf_addr[4]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_231));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    ram_reg_i_40__24
       (.I0(cdf_addr[5]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_241));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    ram_reg_i_40__25
       (.I0(cdf_addr[4]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_248));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_i_40__26
       (.I0(cdf_addr[5]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(ram_reg_i_55_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_258));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_i_40__27
       (.I0(cdf_addr[4]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_265));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_i_40__28
       (.I0(cdf_addr[5]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_275));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_i_40__29
       (.I0(cdf_addr[4]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_282));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_40__3
       (.I0(cdf_addr[5]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_54));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_40__30
       (.I0(cdf_wr_addr[4]),
        .I1(cdf_rd_addr[4]),
        .I2(cdf_wr_en),
        .O(cdf_addr[4]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_40__4
       (.I0(cdf_addr[4]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_61));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_40__5
       (.I0(cdf_addr[5]),
        .I1(cdf_tile_idx[0]),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[2]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(ram_reg_i_48__0_n_0),
        .O(ram_reg_79));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    ram_reg_i_40__6
       (.I0(cdf_addr[6]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_89));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    ram_reg_i_40__7
       (.I0(cdf_addr[5]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_96));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_40__8
       (.I0(cdf_addr[6]),
        .I1(ram_reg_i_62_n_0),
        .I2(ram_reg_i_55_n_0),
        .I3(cdf_tile_idx[2]),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_106));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_40__9
       (.I0(cdf_addr[5]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(ram_reg_i_46__6_n_0),
        .I3(cdf_tile_idx[2]),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_113));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    ram_reg_i_41
       (.I0(cdf_addr[4]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_19));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    ram_reg_i_41__0
       (.I0(cdf_addr[3]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_26));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_41__1
       (.I0(cdf_addr[4]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[1]),
        .I5(cdf_tile_idx[0]),
        .O(ram_reg_36));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_41__10
       (.I0(cdf_addr[5]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_122));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_41__11
       (.I0(cdf_addr[4]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_129));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_i_41__12
       (.I0(cdf_addr[4]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_138));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_i_41__13
       (.I0(cdf_addr[3]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_145));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_41__14
       (.I0(cdf_addr[4]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(ram_reg_i_55_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_155));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_41__15
       (.I0(cdf_addr[3]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_162));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_41__16
       (.I0(cdf_addr[4]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_172));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_41__17
       (.I0(cdf_addr[3]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_179));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_i_41__18
       (.I0(cdf_addr[4]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_189));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_i_41__19
       (.I0(cdf_addr[3]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_196));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_41__2
       (.I0(cdf_addr[3]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[1]),
        .I5(cdf_tile_idx[0]),
        .O(ram_reg_43));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_41__20
       (.I0(cdf_addr[4]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(ram_reg_i_55_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_206));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_41__21
       (.I0(cdf_addr[3]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_213));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_41__22
       (.I0(cdf_addr[4]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_223));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_41__23
       (.I0(cdf_addr[3]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_230));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    ram_reg_i_41__24
       (.I0(cdf_addr[4]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_240));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    ram_reg_i_41__25
       (.I0(cdf_addr[3]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_247));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_i_41__26
       (.I0(cdf_addr[4]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(ram_reg_i_55_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_257));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_i_41__27
       (.I0(cdf_addr[3]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_264));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_i_41__28
       (.I0(cdf_addr[4]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_274));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_i_41__29
       (.I0(cdf_addr[3]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_281));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_41__3
       (.I0(cdf_addr[4]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_53));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_41__30
       (.I0(cdf_wr_addr[3]),
        .I1(cdf_rd_addr[3]),
        .I2(cdf_wr_en),
        .O(cdf_addr[3]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_41__4
       (.I0(cdf_addr[3]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_60));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_41__5
       (.I0(cdf_addr[4]),
        .I1(cdf_tile_idx[0]),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[2]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(ram_reg_i_48__0_n_0),
        .O(ram_reg_78));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    ram_reg_i_41__6
       (.I0(cdf_addr[5]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_88));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    ram_reg_i_41__7
       (.I0(cdf_addr[4]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_95));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_41__8
       (.I0(cdf_addr[5]),
        .I1(ram_reg_i_62_n_0),
        .I2(ram_reg_i_55_n_0),
        .I3(cdf_tile_idx[2]),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_105));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_41__9
       (.I0(cdf_addr[4]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(ram_reg_i_46__6_n_0),
        .I3(cdf_tile_idx[2]),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_112));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    ram_reg_i_42
       (.I0(cdf_addr[3]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_18));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    ram_reg_i_42__0
       (.I0(cdf_addr[2]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_25));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_42__1
       (.I0(cdf_addr[3]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[1]),
        .I5(cdf_tile_idx[0]),
        .O(ram_reg_35));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_42__10
       (.I0(cdf_addr[4]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_121));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_42__11
       (.I0(cdf_addr[3]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_128));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_i_42__12
       (.I0(cdf_addr[3]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_137));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_i_42__13
       (.I0(cdf_addr[2]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_144));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_42__14
       (.I0(cdf_addr[3]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(ram_reg_i_55_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_154));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_42__15
       (.I0(cdf_addr[2]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_161));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_42__16
       (.I0(cdf_addr[3]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_171));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_42__17
       (.I0(cdf_addr[2]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_178));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_i_42__18
       (.I0(cdf_addr[3]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_188));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_i_42__19
       (.I0(cdf_addr[2]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_195));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_42__2
       (.I0(cdf_addr[2]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[1]),
        .I5(cdf_tile_idx[0]),
        .O(ram_reg_42));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_42__20
       (.I0(cdf_addr[3]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(ram_reg_i_55_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_205));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_42__21
       (.I0(cdf_addr[2]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_212));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_42__22
       (.I0(cdf_addr[3]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_222));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_42__23
       (.I0(cdf_addr[2]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_229));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    ram_reg_i_42__24
       (.I0(cdf_addr[3]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_239));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    ram_reg_i_42__25
       (.I0(cdf_addr[2]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_246));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_i_42__26
       (.I0(cdf_addr[3]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(ram_reg_i_55_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_256));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_i_42__27
       (.I0(cdf_addr[2]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_263));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_i_42__28
       (.I0(cdf_addr[3]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_273));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_i_42__29
       (.I0(cdf_addr[2]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_280));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_42__3
       (.I0(cdf_addr[3]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_52));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_42__30
       (.I0(cdf_wr_addr[2]),
        .I1(cdf_rd_addr[2]),
        .I2(cdf_wr_en),
        .O(cdf_addr[2]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_42__4
       (.I0(cdf_addr[2]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_59));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_42__5
       (.I0(cdf_addr[3]),
        .I1(cdf_tile_idx[0]),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[2]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(ram_reg_i_48__0_n_0),
        .O(ram_reg_77));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    ram_reg_i_42__6
       (.I0(cdf_addr[4]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_87));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    ram_reg_i_42__7
       (.I0(cdf_addr[3]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_94));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_42__8
       (.I0(cdf_addr[4]),
        .I1(ram_reg_i_62_n_0),
        .I2(ram_reg_i_55_n_0),
        .I3(cdf_tile_idx[2]),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_104));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_42__9
       (.I0(cdf_addr[3]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(ram_reg_i_46__6_n_0),
        .I3(cdf_tile_idx[2]),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_111));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    ram_reg_i_43
       (.I0(cdf_addr[2]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_17));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    ram_reg_i_43__0
       (.I0(cdf_addr[1]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_24));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_43__1
       (.I0(cdf_addr[2]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[1]),
        .I5(cdf_tile_idx[0]),
        .O(ram_reg_34));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_43__10
       (.I0(cdf_addr[3]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_120));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_43__11
       (.I0(cdf_addr[2]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_127));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_i_43__12
       (.I0(cdf_addr[2]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_136));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_i_43__13
       (.I0(cdf_addr[1]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_143));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_43__14
       (.I0(cdf_addr[2]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(ram_reg_i_55_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_153));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_43__15
       (.I0(cdf_addr[1]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_160));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_43__16
       (.I0(cdf_addr[2]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_170));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_43__17
       (.I0(cdf_addr[1]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_177));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_i_43__18
       (.I0(cdf_addr[2]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_187));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_i_43__19
       (.I0(cdf_addr[1]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_194));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_43__2
       (.I0(cdf_addr[1]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[1]),
        .I5(cdf_tile_idx[0]),
        .O(ram_reg_41));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_43__20
       (.I0(cdf_addr[2]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(ram_reg_i_55_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_204));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_43__21
       (.I0(cdf_addr[1]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_211));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_43__22
       (.I0(cdf_addr[2]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_221));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_43__23
       (.I0(cdf_addr[1]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_228));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    ram_reg_i_43__24
       (.I0(cdf_addr[2]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_238));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    ram_reg_i_43__25
       (.I0(cdf_addr[1]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_245));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_i_43__26
       (.I0(cdf_addr[2]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(ram_reg_i_55_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_255));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_i_43__27
       (.I0(cdf_addr[1]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_262));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_i_43__28
       (.I0(cdf_addr[2]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_272));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_i_43__29
       (.I0(cdf_addr[1]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_279));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_43__3
       (.I0(cdf_addr[2]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_51));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_43__30
       (.I0(cdf_wr_addr[1]),
        .I1(cdf_rd_addr[1]),
        .I2(cdf_wr_en),
        .O(cdf_addr[1]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_43__4
       (.I0(cdf_addr[1]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_58));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_43__5
       (.I0(cdf_addr[2]),
        .I1(cdf_tile_idx[0]),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[2]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(ram_reg_i_48__0_n_0),
        .O(ram_reg_76));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    ram_reg_i_43__6
       (.I0(cdf_addr[3]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_86));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    ram_reg_i_43__7
       (.I0(cdf_addr[2]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_93));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_43__8
       (.I0(cdf_addr[3]),
        .I1(ram_reg_i_62_n_0),
        .I2(ram_reg_i_55_n_0),
        .I3(cdf_tile_idx[2]),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_103));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_43__9
       (.I0(cdf_addr[2]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(ram_reg_i_46__6_n_0),
        .I3(cdf_tile_idx[2]),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_110));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    ram_reg_i_44
       (.I0(cdf_addr[1]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_16));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    ram_reg_i_44__0
       (.I0(cdf_addr[0]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_23));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_44__1
       (.I0(cdf_addr[1]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[1]),
        .I5(cdf_tile_idx[0]),
        .O(ram_reg_33));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_44__10
       (.I0(cdf_addr[2]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_119));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_44__11
       (.I0(cdf_addr[1]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_126));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_i_44__12
       (.I0(cdf_addr[1]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_135));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_i_44__13
       (.I0(cdf_addr[0]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_142));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_44__14
       (.I0(cdf_addr[1]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(ram_reg_i_55_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_152));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_44__15
       (.I0(cdf_addr[0]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_159));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_44__16
       (.I0(cdf_addr[1]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_169));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_44__17
       (.I0(cdf_addr[0]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_176));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_i_44__18
       (.I0(cdf_addr[1]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_186));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_i_44__19
       (.I0(cdf_addr[0]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_193));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_44__2
       (.I0(cdf_addr[0]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[1]),
        .I5(cdf_tile_idx[0]),
        .O(ram_reg_40));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_44__20
       (.I0(cdf_addr[1]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(ram_reg_i_55_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_203));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_44__21
       (.I0(cdf_addr[0]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_210));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_44__22
       (.I0(cdf_addr[1]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_220));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_44__23
       (.I0(cdf_addr[0]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_227));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    ram_reg_i_44__24
       (.I0(cdf_addr[1]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_237));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    ram_reg_i_44__25
       (.I0(cdf_addr[0]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_244));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_i_44__26
       (.I0(cdf_addr[1]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(ram_reg_i_55_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_254));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_i_44__27
       (.I0(cdf_addr[0]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_261));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_i_44__28
       (.I0(cdf_addr[1]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_271));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_i_44__29
       (.I0(cdf_addr[0]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_46__6_n_0),
        .O(ram_reg_278));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_44__3
       (.I0(cdf_addr[1]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_50));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_44__30
       (.I0(cdf_wr_addr[0]),
        .I1(cdf_rd_addr[0]),
        .I2(cdf_wr_en),
        .O(cdf_addr[0]));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_44__4
       (.I0(cdf_addr[0]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_57));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_44__5
       (.I0(cdf_addr[1]),
        .I1(cdf_tile_idx[0]),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[2]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(ram_reg_i_48__0_n_0),
        .O(ram_reg_75));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    ram_reg_i_44__6
       (.I0(cdf_addr[2]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_85));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    ram_reg_i_44__7
       (.I0(cdf_addr[1]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_92));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_44__8
       (.I0(cdf_addr[2]),
        .I1(ram_reg_i_62_n_0),
        .I2(ram_reg_i_55_n_0),
        .I3(cdf_tile_idx[2]),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_102));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_44__9
       (.I0(cdf_addr[1]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(ram_reg_i_46__6_n_0),
        .I3(cdf_tile_idx[2]),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_109));
  LUT6 #(
    .INIT(64'h0002000000000000)) 
    ram_reg_i_45
       (.I0(cdf_addr[0]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_15));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_45__0
       (.I0(cdf_addr[0]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[1]),
        .I5(cdf_tile_idx[0]),
        .O(ram_reg_32));
  LUT6 #(
    .INIT(64'h0000000000020000)) 
    ram_reg_i_45__1
       (.I0(cdf_addr[0]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_49));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_45__10
       (.I0(cdf_addr[0]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(ram_reg_i_55_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_151));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_45__11
       (.I0(cdf_addr[0]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_168));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_i_45__12
       (.I0(cdf_addr[0]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_185));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_45__13
       (.I0(cdf_addr[0]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(ram_reg_i_55_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_202));
  LUT6 #(
    .INIT(64'h0000000000200000)) 
    ram_reg_i_45__14
       (.I0(cdf_addr[0]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[0]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_219));
  LUT6 #(
    .INIT(64'h2000000000000000)) 
    ram_reg_i_45__15
       (.I0(cdf_addr[0]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_236));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_i_45__16
       (.I0(cdf_addr[0]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(ram_reg_i_55_n_0),
        .I5(cdf_tile_idx[2]),
        .O(ram_reg_253));
  LUT6 #(
    .INIT(64'h0000000020000000)) 
    ram_reg_i_45__17
       (.I0(cdf_addr[0]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_270));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_45__2
       (.I0(cdf_addr[0]),
        .I1(cdf_tile_idx[0]),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[2]),
        .I4(ram_reg_i_46__6_n_0),
        .I5(ram_reg_i_48__0_n_0),
        .O(ram_reg_74));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    ram_reg_i_45__3
       (.I0(cdf_addr[1]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_84));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    ram_reg_i_45__4
       (.I0(cdf_addr[0]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_91));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_45__5
       (.I0(cdf_addr[1]),
        .I1(ram_reg_i_62_n_0),
        .I2(ram_reg_i_55_n_0),
        .I3(cdf_tile_idx[2]),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_101));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_45__6
       (.I0(cdf_addr[0]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(ram_reg_i_46__6_n_0),
        .I3(cdf_tile_idx[2]),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_108));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_45__7
       (.I0(cdf_addr[1]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_118));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_45__8
       (.I0(cdf_addr[0]),
        .I1(ram_reg_i_48__0_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_46__6_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_125));
  LUT6 #(
    .INIT(64'h0020000000000000)) 
    ram_reg_i_45__9
       (.I0(cdf_addr[0]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[0]),
        .I3(cdf_tile_idx[1]),
        .I4(cdf_tile_idx[2]),
        .I5(ram_reg_i_55_n_0),
        .O(ram_reg_134));
  LUT6 #(
    .INIT(64'h0000000000002000)) 
    ram_reg_i_46
       (.I0(cdf_addr[0]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_83));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_46__0
       (.I0(cdf_addr[0]),
        .I1(ram_reg_i_62_n_0),
        .I2(ram_reg_i_55_n_0),
        .I3(cdf_tile_idx[2]),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_100));
  LUT6 #(
    .INIT(64'h0000000000000020)) 
    ram_reg_i_46__1
       (.I0(cdf_addr[0]),
        .I1(ram_reg_i_62_n_0),
        .I2(cdf_tile_idx[2]),
        .I3(ram_reg_i_55_n_0),
        .I4(cdf_tile_idx[0]),
        .I5(cdf_tile_idx[1]),
        .O(ram_reg_117));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_46__6
       (.I0(cdf_wr_tile_idx[3]),
        .I1(cdf_rd_tile_idx[3]),
        .I2(cdf_wr_en),
        .O(ram_reg_i_46__6_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_47
       (.I0(cdf_addr[7]),
        .I1(cdf_tile_idx[0]),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[2]),
        .I4(ram_reg_i_55_n_0),
        .I5(ram_reg_i_62_n_0),
        .O(ram_reg_73));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_48
       (.I0(cdf_addr[6]),
        .I1(cdf_tile_idx[0]),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[2]),
        .I4(ram_reg_i_55_n_0),
        .I5(ram_reg_i_62_n_0),
        .O(ram_reg_72));
  LUT2 #(
    .INIT(4'h7)) 
    ram_reg_i_48__0
       (.I0(ping_pong_flag_reg_rep__0_0),
        .I1(cdf_rd_en),
        .O(ram_reg_i_48__0_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_49
       (.I0(cdf_addr[5]),
        .I1(cdf_tile_idx[0]),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[2]),
        .I4(ram_reg_i_55_n_0),
        .I5(ram_reg_i_62_n_0),
        .O(ram_reg_71));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_50
       (.I0(cdf_addr[4]),
        .I1(cdf_tile_idx[0]),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[2]),
        .I4(ram_reg_i_55_n_0),
        .I5(ram_reg_i_62_n_0),
        .O(ram_reg_70));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_51
       (.I0(cdf_addr[3]),
        .I1(cdf_tile_idx[0]),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[2]),
        .I4(ram_reg_i_55_n_0),
        .I5(ram_reg_i_62_n_0),
        .O(ram_reg_69));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_52
       (.I0(cdf_addr[2]),
        .I1(cdf_tile_idx[0]),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[2]),
        .I4(ram_reg_i_55_n_0),
        .I5(ram_reg_i_62_n_0),
        .O(ram_reg_68));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_53
       (.I0(cdf_addr[1]),
        .I1(cdf_tile_idx[0]),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[2]),
        .I4(ram_reg_i_55_n_0),
        .I5(ram_reg_i_62_n_0),
        .O(ram_reg_67));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    ram_reg_i_54
       (.I0(cdf_addr[0]),
        .I1(cdf_tile_idx[0]),
        .I2(cdf_tile_idx[1]),
        .I3(cdf_tile_idx[2]),
        .I4(ram_reg_i_55_n_0),
        .I5(ram_reg_i_62_n_0),
        .O(ram_reg_66));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_55
       (.I0(cdf_wr_tile_idx[3]),
        .I1(cdf_rd_tile_idx[3]),
        .I2(cdf_wr_en),
        .O(ram_reg_i_55_n_0));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_56
       (.I0(cdf_wr_tile_idx[2]),
        .I1(cdf_rd_tile_idx[2]),
        .I2(cdf_wr_en),
        .O(cdf_tile_idx[2]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_57
       (.I0(cdf_wr_tile_idx[1]),
        .I1(cdf_rd_tile_idx[1]),
        .I2(cdf_wr_en),
        .O(cdf_tile_idx[1]));
  LUT3 #(
    .INIT(8'hAC)) 
    ram_reg_i_58
       (.I0(cdf_wr_tile_idx[0]),
        .I1(cdf_rd_tile_idx[0]),
        .I2(cdf_wr_en),
        .O(cdf_tile_idx[0]));
  LUT2 #(
    .INIT(4'hB)) 
    ram_reg_i_62
       (.I0(ping_pong_flag),
        .I1(cdf_rd_en),
        .O(ram_reg_i_62_n_0));
  LUT5 #(
    .INIT(32'hD5005500)) 
    \tile_cnt[0]_i_1 
       (.I0(\tile_cnt_reg_n_0_[0] ),
        .I1(\tile_cnt_reg_n_0_[2] ),
        .I2(\tile_cnt_reg_n_0_[3] ),
        .I3(state[2]),
        .I4(\tile_cnt_reg_n_0_[1] ),
        .O(\tile_cnt[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h8FF00000)) 
    \tile_cnt[1]_i_1 
       (.I0(\tile_cnt_reg_n_0_[3] ),
        .I1(\tile_cnt_reg_n_0_[2] ),
        .I2(\tile_cnt_reg_n_0_[1] ),
        .I3(\tile_cnt_reg_n_0_[0] ),
        .I4(state[2]),
        .O(\tile_cnt[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBFC00000)) 
    \tile_cnt[2]_i_1 
       (.I0(\tile_cnt_reg_n_0_[3] ),
        .I1(\tile_cnt_reg_n_0_[0] ),
        .I2(\tile_cnt_reg_n_0_[1] ),
        .I3(\tile_cnt_reg_n_0_[2] ),
        .I4(state[2]),
        .O(\tile_cnt[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h2210)) 
    \tile_cnt[3]_i_1 
       (.I0(state[0]),
        .I1(state[1]),
        .I2(frame_hist_done),
        .I3(state[2]),
        .O(tile_cnt));
  LUT5 #(
    .INIT(32'hFF008000)) 
    \tile_cnt[3]_i_2 
       (.I0(\tile_cnt_reg_n_0_[2] ),
        .I1(\tile_cnt_reg_n_0_[1] ),
        .I2(\tile_cnt_reg_n_0_[0] ),
        .I3(state[2]),
        .I4(\tile_cnt_reg_n_0_[3] ),
        .O(\tile_cnt[3]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \tile_cnt_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(tile_cnt),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(\tile_cnt[0]_i_1_n_0 ),
        .Q(\tile_cnt_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \tile_cnt_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(tile_cnt),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(\tile_cnt[1]_i_1_n_0 ),
        .Q(\tile_cnt_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \tile_cnt_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(tile_cnt),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(\tile_cnt[2]_i_1_n_0 ),
        .Q(\tile_cnt_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \tile_cnt_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(tile_cnt),
        .CLR(\cdf_min_reg[2]_0 ),
        .D(\tile_cnt[3]_i_2_n_0 ),
        .Q(\tile_cnt_reg_n_0_[3] ));
endmodule

module clahe_coord_counter
   (A,
    ram_reg,
    tile_idx,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    \mapping_tl_tile_idx_d1_reg[0] ,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    DI,
    Q,
    \wx_d1_reg[6] ,
    \wx_d1_reg[6]_0 ,
    mapping_tl_tile_idx,
    mapping_tr_tile_idx,
    \wx_d1_reg[5] ,
    \wx_d1_reg[6]_1 ,
    mapping_bl_tile_idx,
    S,
    \wx_d1_reg[5]_0 ,
    CO,
    \wx_d1_reg[1] ,
    \wx_d1_reg[1]_0 ,
    \wx_d1_reg[1]_1 ,
    \wx_d1_reg[6]_2 ,
    \wx_d1_reg[5]_1 ,
    \wx_d1_reg[1]_2 ,
    enable_interp_IBUF,
    O,
    in_href_IBUF,
    in_vsync_IBUF,
    \x_cnt_reg[4]_0 ,
    pclk_IBUF_BUFG,
    rst_n,
    rst_n_0);
  output [8:0]A;
  output ram_reg;
  output [3:0]tile_idx;
  output ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output \mapping_tl_tile_idx_d1_reg[0] ;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  output ram_reg_9;
  output ram_reg_10;
  output ram_reg_11;
  output ram_reg_12;
  output ram_reg_13;
  output ram_reg_14;
  output [3:0]DI;
  output [6:0]Q;
  output [0:0]\wx_d1_reg[6] ;
  output [3:0]\wx_d1_reg[6]_0 ;
  output [3:0]mapping_tl_tile_idx;
  output [1:0]mapping_tr_tile_idx;
  output [1:0]\wx_d1_reg[5] ;
  output \wx_d1_reg[6]_1 ;
  output [1:0]mapping_bl_tile_idx;
  output [2:0]S;
  output \wx_d1_reg[5]_0 ;
  output [0:0]CO;
  output [2:0]\wx_d1_reg[1] ;
  output [0:0]\wx_d1_reg[1]_0 ;
  output [2:0]\wx_d1_reg[1]_1 ;
  output [3:0]\wx_d1_reg[6]_2 ;
  output [3:0]\wx_d1_reg[5]_1 ;
  output [3:0]\wx_d1_reg[1]_2 ;
  input enable_interp_IBUF;
  input [3:0]O;
  input in_href_IBUF;
  input in_vsync_IBUF;
  input [0:0]\x_cnt_reg[4]_0 ;
  input pclk_IBUF_BUFG;
  input rst_n;
  input rst_n_0;

  wire [8:0]A;
  wire [0:0]CO;
  wire [3:0]DI;
  wire [3:0]O;
  wire [6:0]Q;
  wire [2:0]S;
  wire enable_interp_IBUF;
  wire in_href_IBUF;
  wire in_vsync_IBUF;
  wire local_y0__3_carry__0_i_10_n_0;
  wire local_y0__3_carry__0_i_11_n_0;
  wire local_y0__3_carry__0_i_12_n_0;
  wire local_y0__3_carry__0_i_1_n_0;
  wire local_y0__3_carry__0_i_2_n_0;
  wire local_y0__3_carry__0_i_3_n_0;
  wire local_y0__3_carry__0_i_4_n_0;
  wire local_y0__3_carry__0_i_5_n_0;
  wire local_y0__3_carry__0_i_6_n_0;
  wire local_y0__3_carry__0_i_7_n_0;
  wire local_y0__3_carry__0_i_8_n_0;
  wire local_y0__3_carry__0_i_9_n_0;
  wire local_y0__3_carry_i_1_n_0;
  wire local_y0__3_carry_i_2_n_0;
  wire local_y0__3_carry_i_3_n_0;
  wire local_y0__3_carry_n_0;
  wire [7:1]local_y_in__0;
  wire [1:0]mapping_bl_tile_idx;
  wire \mapping_br_tile_idx_d1[2]_i_2_n_0 ;
  wire [3:0]mapping_tl_tile_idx;
  wire \mapping_tl_tile_idx_d1_reg[0] ;
  wire [1:0]mapping_tr_tile_idx;
  wire pclk_IBUF_BUFG;
  wire [10:7]pixel_x;
  wire [9:0]pixel_y;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire ram_reg_i_46__3_n_0;
  wire ram_reg_i_46__4_n_0;
  wire ram_reg_i_46__5_n_0;
  wire ram_reg_i_60_n_0;
  wire ram_reg_i_61_n_0;
  wire rst_n;
  wire rst_n_0;
  wire [3:0]tile_idx;
  wire \tile_s1[2]_i_2_n_0 ;
  wire \tile_s1[2]_i_3_n_0 ;
  wire \tile_s1[2]_i_4_n_0 ;
  wire \tile_s1[3]_i_2_n_0 ;
  wire \tile_s1[3]_i_3_n_0 ;
  wire \tile_s1[3]_i_4_n_0 ;
  wire [2:0]\wx_d1_reg[1] ;
  wire [0:0]\wx_d1_reg[1]_0 ;
  wire [2:0]\wx_d1_reg[1]_1 ;
  wire [3:0]\wx_d1_reg[1]_2 ;
  wire [1:0]\wx_d1_reg[5] ;
  wire \wx_d1_reg[5]_0 ;
  wire [3:0]\wx_d1_reg[5]_1 ;
  wire [0:0]\wx_d1_reg[6] ;
  wire [3:0]\wx_d1_reg[6]_0 ;
  wire \wx_d1_reg[6]_1 ;
  wire [3:0]\wx_d1_reg[6]_2 ;
  wire \x_cnt[0]_i_1_n_0 ;
  wire \x_cnt[10]_i_1_n_0 ;
  wire \x_cnt[10]_i_2_n_0 ;
  wire \x_cnt[10]_i_3_n_0 ;
  wire \x_cnt[10]_i_4_n_0 ;
  wire \x_cnt[1]_i_1_n_0 ;
  wire \x_cnt[2]_i_1_n_0 ;
  wire \x_cnt[3]_i_1_n_0 ;
  wire \x_cnt[4]_i_1_n_0 ;
  wire \x_cnt[5]_i_1_n_0 ;
  wire \x_cnt[6]_i_1_n_0 ;
  wire \x_cnt[6]_i_2_n_0 ;
  wire \x_cnt[7]_i_1_n_0 ;
  wire \x_cnt[8]_i_1_n_0 ;
  wire \x_cnt[8]_i_2_n_0 ;
  wire \x_cnt[9]_i_1_n_0 ;
  wire [0:0]\x_cnt_reg[4]_0 ;
  wire \y_cnt[0]_i_1_n_0 ;
  wire \y_cnt[1]_i_1_n_0 ;
  wire \y_cnt[2]_i_1_n_0 ;
  wire \y_cnt[3]_i_1_n_0 ;
  wire \y_cnt[4]_i_1_n_0 ;
  wire \y_cnt[5]_i_1_n_0 ;
  wire \y_cnt[6]_i_1_n_0 ;
  wire \y_cnt[6]_i_2_n_0 ;
  wire \y_cnt[7]_i_1_n_0 ;
  wire \y_cnt[8]_i_1_n_0 ;
  wire \y_cnt[9]_i_1_n_0 ;
  wire \y_cnt[9]_i_2_n_0 ;
  wire \y_cnt[9]_i_3_n_0 ;
  wire \y_cnt[9]_i_4_n_0 ;
  wire \y_cnt[9]_i_5_n_0 ;
  wire \y_cnt[9]_i_6_n_0 ;
  wire \y_cnt[9]_i_7_n_0 ;
  wire [2:0]NLW_local_y0__3_carry_CO_UNCONNECTED;
  wire [3:0]NLW_local_y0__3_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_wx_mult0__58_carry__1_i_9_CO_UNCONNECTED;
  wire [3:0]NLW_wx_mult0__58_carry__1_i_9_O_UNCONNECTED;

  CARRY4 local_y0__3_carry
       (.CI(1'b0),
        .CO({local_y0__3_carry_n_0,NLW_local_y0__3_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,local_y0__3_carry_i_1_n_0,1'b0}),
        .O({local_y_in__0[3:1],A[0]}),
        .S({local_y0__3_carry_i_2_n_0,local_y0__3_carry_i_3_n_0,pixel_y[1:0]}));
  CARRY4 local_y0__3_carry__0
       (.CI(local_y0__3_carry_n_0),
        .CO(NLW_local_y0__3_carry__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,local_y0__3_carry__0_i_1_n_0,local_y0__3_carry__0_i_2_n_0,local_y0__3_carry__0_i_3_n_0}),
        .O(local_y_in__0[7:4]),
        .S({local_y0__3_carry__0_i_4_n_0,local_y0__3_carry__0_i_5_n_0,local_y0__3_carry__0_i_6_n_0,local_y0__3_carry__0_i_7_n_0}));
  LUT5 #(
    .INIT(32'h0F3CA596)) 
    local_y0__3_carry__0_i_1
       (.I0(local_y0__3_carry__0_i_3_n_0),
        .I1(pixel_y[5]),
        .I2(pixel_y[6]),
        .I3(local_y0__3_carry__0_i_8_n_0),
        .I4(tile_idx[3]),
        .O(local_y0__3_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFF0000EFAE1051)) 
    local_y0__3_carry__0_i_10
       (.I0(pixel_y[4]),
        .I1(local_y0__3_carry__0_i_11_n_0),
        .I2(tile_idx[3]),
        .I3(pixel_y[3]),
        .I4(pixel_y[6]),
        .I5(pixel_y[5]),
        .O(local_y0__3_carry__0_i_10_n_0));
  LUT6 #(
    .INIT(64'hCCCCDDDF0000444C)) 
    local_y0__3_carry__0_i_11
       (.I0(pixel_y[9]),
        .I1(pixel_y[1]),
        .I2(\tile_s1[2]_i_2_n_0 ),
        .I3(\tile_s1[2]_i_3_n_0 ),
        .I4(local_y0__3_carry__0_i_12_n_0),
        .I5(pixel_y[2]),
        .O(local_y0__3_carry__0_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hCCC0FFD0)) 
    local_y0__3_carry__0_i_12
       (.I0(\tile_s1[3]_i_4_n_0 ),
        .I1(pixel_y[9]),
        .I2(pixel_y[7]),
        .I3(pixel_y[8]),
        .I4(\tile_s1[3]_i_2_n_0 ),
        .O(local_y0__3_carry__0_i_12_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    local_y0__3_carry__0_i_2
       (.I0(tile_idx[2]),
        .I1(pixel_y[5]),
        .I2(local_y0__3_carry__0_i_8_n_0),
        .O(local_y0__3_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h4D44DD4DB2BB22B2)) 
    local_y0__3_carry__0_i_3
       (.I0(pixel_y[3]),
        .I1(tile_idx[3]),
        .I2(pixel_y[2]),
        .I3(tile_idx[2]),
        .I4(pixel_y[1]),
        .I5(pixel_y[4]),
        .O(local_y0__3_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'hC33C3CC39669C33C)) 
    local_y0__3_carry__0_i_4
       (.I0(local_y0__3_carry__0_i_3_n_0),
        .I1(pixel_y[7]),
        .I2(tile_idx[2]),
        .I3(local_y0__3_carry__0_i_9_n_0),
        .I4(local_y0__3_carry__0_i_10_n_0),
        .I5(tile_idx[3]),
        .O(local_y0__3_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h9C9C639C639C6363)) 
    local_y0__3_carry__0_i_5
       (.I0(tile_idx[3]),
        .I1(pixel_y[6]),
        .I2(local_y0__3_carry__0_i_3_n_0),
        .I3(tile_idx[2]),
        .I4(local_y0__3_carry__0_i_8_n_0),
        .I5(pixel_y[5]),
        .O(local_y0__3_carry__0_i_5_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    local_y0__3_carry__0_i_6
       (.I0(local_y0__3_carry__0_i_2_n_0),
        .I1(local_y0__3_carry__0_i_3_n_0),
        .I2(tile_idx[3]),
        .O(local_y0__3_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h6A55AA6AA9AA55A9)) 
    local_y0__3_carry__0_i_7
       (.I0(pixel_y[4]),
        .I1(pixel_y[1]),
        .I2(pixel_y[2]),
        .I3(tile_idx[3]),
        .I4(pixel_y[3]),
        .I5(tile_idx[2]),
        .O(local_y0__3_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFB2BB22B2)) 
    local_y0__3_carry__0_i_8
       (.I0(pixel_y[3]),
        .I1(tile_idx[3]),
        .I2(pixel_y[2]),
        .I3(tile_idx[2]),
        .I4(pixel_y[1]),
        .I5(pixel_y[4]),
        .O(local_y0__3_carry__0_i_8_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFFFEFEFFFE)) 
    local_y0__3_carry__0_i_9
       (.I0(pixel_y[6]),
        .I1(pixel_y[5]),
        .I2(pixel_y[4]),
        .I3(local_y0__3_carry__0_i_11_n_0),
        .I4(tile_idx[3]),
        .I5(pixel_y[3]),
        .O(local_y0__3_carry__0_i_9_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    local_y0__3_carry_i_1
       (.I0(pixel_y[1]),
        .O(local_y0__3_carry_i_1_n_0));
  LUT5 #(
    .INIT(32'h4DB2B24D)) 
    local_y0__3_carry_i_2
       (.I0(pixel_y[2]),
        .I1(tile_idx[2]),
        .I2(pixel_y[1]),
        .I3(tile_idx[3]),
        .I4(pixel_y[3]),
        .O(local_y0__3_carry_i_2_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    local_y0__3_carry_i_3
       (.I0(pixel_y[1]),
        .I1(tile_idx[2]),
        .I2(pixel_y[2]),
        .O(local_y0__3_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'hBBBCBCBCCCCCCCCC)) 
    \mapping_br_tile_idx_d1[2]_i_1 
       (.I0(tile_idx[3]),
        .I1(tile_idx[2]),
        .I2(local_y_in__0[7]),
        .I3(\mapping_br_tile_idx_d1[2]_i_2_n_0 ),
        .I4(local_y_in__0[6]),
        .I5(enable_interp_IBUF),
        .O(mapping_bl_tile_idx[0]));
  LUT5 #(
    .INIT(32'hFFFFE000)) 
    \mapping_br_tile_idx_d1[2]_i_2 
       (.I0(local_y_in__0[2]),
        .I1(local_y_in__0[1]),
        .I2(local_y_in__0[3]),
        .I3(local_y_in__0[4]),
        .I4(local_y_in__0[5]),
        .O(\mapping_br_tile_idx_d1[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFEA000000)) 
    \mapping_br_tile_idx_d1[3]_i_1 
       (.I0(local_y_in__0[7]),
        .I1(\mapping_br_tile_idx_d1[2]_i_2_n_0 ),
        .I2(local_y_in__0[6]),
        .I3(enable_interp_IBUF),
        .I4(tile_idx[2]),
        .I5(tile_idx[3]),
        .O(mapping_bl_tile_idx[1]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hD2D0)) 
    \mapping_tl_tile_idx_d1[0]_i_1 
       (.I0(enable_interp_IBUF),
        .I1(\mapping_tl_tile_idx_d1_reg[0] ),
        .I2(tile_idx[0]),
        .I3(tile_idx[1]),
        .O(mapping_tl_tile_idx[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hEF00)) 
    \mapping_tl_tile_idx_d1[1]_i_1 
       (.I0(tile_idx[0]),
        .I1(\mapping_tl_tile_idx_d1_reg[0] ),
        .I2(enable_interp_IBUF),
        .I3(tile_idx[1]),
        .O(mapping_tl_tile_idx[1]));
  LUT6 #(
    .INIT(64'hF8FF0700F8FF0000)) 
    \mapping_tl_tile_idx_d1[2]_i_1 
       (.I0(local_y_in__0[6]),
        .I1(\mapping_br_tile_idx_d1[2]_i_2_n_0 ),
        .I2(local_y_in__0[7]),
        .I3(enable_interp_IBUF),
        .I4(tile_idx[2]),
        .I5(tile_idx[3]),
        .O(mapping_tl_tile_idx[2]));
  LUT6 #(
    .INIT(64'hFFFBFBFB00000000)) 
    \mapping_tl_tile_idx_d1[3]_i_1 
       (.I0(tile_idx[2]),
        .I1(enable_interp_IBUF),
        .I2(local_y_in__0[7]),
        .I3(\mapping_br_tile_idx_d1[2]_i_2_n_0 ),
        .I4(local_y_in__0[6]),
        .I5(tile_idx[3]),
        .O(mapping_tl_tile_idx[3]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hBCCC)) 
    \mapping_tr_tile_idx_d1[0]_i_1 
       (.I0(tile_idx[1]),
        .I1(tile_idx[0]),
        .I2(enable_interp_IBUF),
        .I3(\mapping_tl_tile_idx_d1_reg[0] ),
        .O(mapping_tr_tile_idx[0]));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    \mapping_tr_tile_idx_d1[1]_i_1 
       (.I0(enable_interp_IBUF),
        .I1(\mapping_tl_tile_idx_d1_reg[0] ),
        .I2(tile_idx[0]),
        .I3(tile_idx[1]),
        .O(mapping_tr_tile_idx[1]));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEAEEE)) 
    ram_reg_i_37__15
       (.I0(tile_idx[3]),
        .I1(tile_idx[2]),
        .I2(enable_interp_IBUF),
        .I3(ram_reg_i_61_n_0),
        .I4(local_y_in__0[7]),
        .I5(ram_reg_i_46__5_n_0),
        .O(ram_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEAEEE)) 
    ram_reg_i_37__16
       (.I0(tile_idx[3]),
        .I1(tile_idx[2]),
        .I2(enable_interp_IBUF),
        .I3(ram_reg_i_61_n_0),
        .I4(local_y_in__0[7]),
        .I5(ram_reg_i_46__4_n_0),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFEEEEAEEE)) 
    ram_reg_i_37__17
       (.I0(tile_idx[3]),
        .I1(tile_idx[2]),
        .I2(enable_interp_IBUF),
        .I3(ram_reg_i_61_n_0),
        .I4(local_y_in__0[7]),
        .I5(ram_reg_i_46__3_n_0),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hBBBFBBBFBFBFBBBF)) 
    ram_reg_i_37__18
       (.I0(ram_reg_i_46__3_n_0),
        .I1(tile_idx[3]),
        .I2(tile_idx[2]),
        .I3(enable_interp_IBUF),
        .I4(ram_reg_i_61_n_0),
        .I5(local_y_in__0[7]),
        .O(ram_reg_6));
  LUT6 #(
    .INIT(64'hFFBFAAAABBFBFFFF)) 
    ram_reg_i_37__19
       (.I0(ram_reg_i_46__3_n_0),
        .I1(enable_interp_IBUF),
        .I2(ram_reg_i_61_n_0),
        .I3(local_y_in__0[7]),
        .I4(tile_idx[2]),
        .I5(tile_idx[3]),
        .O(ram_reg_7));
  LUT6 #(
    .INIT(64'hEEEFEEEFEBEFEEEF)) 
    ram_reg_i_37__20
       (.I0(ram_reg_i_46__3_n_0),
        .I1(tile_idx[3]),
        .I2(tile_idx[2]),
        .I3(enable_interp_IBUF),
        .I4(ram_reg_i_61_n_0),
        .I5(local_y_in__0[7]),
        .O(ram_reg_8));
  LUT6 #(
    .INIT(64'hBBBFBBBFBFBFBBBF)) 
    ram_reg_i_37__21
       (.I0(ram_reg_i_46__4_n_0),
        .I1(tile_idx[3]),
        .I2(tile_idx[2]),
        .I3(enable_interp_IBUF),
        .I4(ram_reg_i_61_n_0),
        .I5(local_y_in__0[7]),
        .O(ram_reg_9));
  LUT6 #(
    .INIT(64'hFFBFAAAABBFBFFFF)) 
    ram_reg_i_37__22
       (.I0(ram_reg_i_46__4_n_0),
        .I1(enable_interp_IBUF),
        .I2(ram_reg_i_61_n_0),
        .I3(local_y_in__0[7]),
        .I4(tile_idx[2]),
        .I5(tile_idx[3]),
        .O(ram_reg_10));
  LUT6 #(
    .INIT(64'hEEEFEEEFEBEFEEEF)) 
    ram_reg_i_37__23
       (.I0(ram_reg_i_46__4_n_0),
        .I1(tile_idx[3]),
        .I2(tile_idx[2]),
        .I3(enable_interp_IBUF),
        .I4(ram_reg_i_61_n_0),
        .I5(local_y_in__0[7]),
        .O(ram_reg_11));
  LUT6 #(
    .INIT(64'hBBBFBBBFBFBFBBBF)) 
    ram_reg_i_37__24
       (.I0(ram_reg_i_46__5_n_0),
        .I1(tile_idx[3]),
        .I2(tile_idx[2]),
        .I3(enable_interp_IBUF),
        .I4(ram_reg_i_61_n_0),
        .I5(local_y_in__0[7]),
        .O(ram_reg_12));
  LUT6 #(
    .INIT(64'hFFBFAAAABBFBFFFF)) 
    ram_reg_i_37__25
       (.I0(ram_reg_i_46__5_n_0),
        .I1(enable_interp_IBUF),
        .I2(ram_reg_i_61_n_0),
        .I3(local_y_in__0[7]),
        .I4(tile_idx[2]),
        .I5(tile_idx[3]),
        .O(ram_reg_13));
  LUT6 #(
    .INIT(64'hEEEFEEEFEBEFEEEF)) 
    ram_reg_i_37__26
       (.I0(ram_reg_i_46__5_n_0),
        .I1(tile_idx[3]),
        .I2(tile_idx[2]),
        .I3(enable_interp_IBUF),
        .I4(ram_reg_i_61_n_0),
        .I5(local_y_in__0[7]),
        .O(ram_reg_14));
  LUT6 #(
    .INIT(64'hBBBFBBBFBFBFBBBF)) 
    ram_reg_i_38__27
       (.I0(ram_reg_i_60_n_0),
        .I1(tile_idx[3]),
        .I2(tile_idx[2]),
        .I3(enable_interp_IBUF),
        .I4(ram_reg_i_61_n_0),
        .I5(local_y_in__0[7]),
        .O(ram_reg_3));
  LUT6 #(
    .INIT(64'hFFBFAAAABBFBFFFF)) 
    ram_reg_i_38__28
       (.I0(ram_reg_i_60_n_0),
        .I1(enable_interp_IBUF),
        .I2(ram_reg_i_61_n_0),
        .I3(local_y_in__0[7]),
        .I4(tile_idx[2]),
        .I5(tile_idx[3]),
        .O(ram_reg_4));
  LUT6 #(
    .INIT(64'hEEEFEEEFEBEFEEEF)) 
    ram_reg_i_38__29
       (.I0(ram_reg_i_60_n_0),
        .I1(tile_idx[3]),
        .I2(tile_idx[2]),
        .I3(enable_interp_IBUF),
        .I4(ram_reg_i_61_n_0),
        .I5(local_y_in__0[7]),
        .O(ram_reg_5));
  LUT6 #(
    .INIT(64'hFEFEFEFEEEFEFEFE)) 
    ram_reg_i_46__2
       (.I0(ram_reg_i_60_n_0),
        .I1(tile_idx[3]),
        .I2(tile_idx[2]),
        .I3(enable_interp_IBUF),
        .I4(ram_reg_i_61_n_0),
        .I5(local_y_in__0[7]),
        .O(ram_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'hEF15)) 
    ram_reg_i_46__3
       (.I0(tile_idx[0]),
        .I1(\mapping_tl_tile_idx_d1_reg[0] ),
        .I2(enable_interp_IBUF),
        .I3(tile_idx[1]),
        .O(ram_reg_i_46__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hD07F)) 
    ram_reg_i_46__4
       (.I0(enable_interp_IBUF),
        .I1(\mapping_tl_tile_idx_d1_reg[0] ),
        .I2(tile_idx[0]),
        .I3(tile_idx[1]),
        .O(ram_reg_i_46__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'h15FF)) 
    ram_reg_i_46__5
       (.I0(tile_idx[0]),
        .I1(\mapping_tl_tile_idx_d1_reg[0] ),
        .I2(enable_interp_IBUF),
        .I3(tile_idx[1]),
        .O(ram_reg_i_46__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT4 #(
    .INIT(16'hFF8A)) 
    ram_reg_i_60
       (.I0(tile_idx[0]),
        .I1(\mapping_tl_tile_idx_d1_reg[0] ),
        .I2(enable_interp_IBUF),
        .I3(tile_idx[1]),
        .O(ram_reg_i_60_n_0));
  LUT6 #(
    .INIT(64'h15151555FFFFFFFF)) 
    ram_reg_i_61
       (.I0(local_y_in__0[5]),
        .I1(local_y_in__0[4]),
        .I2(local_y_in__0[3]),
        .I3(local_y_in__0[1]),
        .I4(local_y_in__0[2]),
        .I5(local_y_in__0[6]),
        .O(ram_reg_i_61_n_0));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hFABEBAAE)) 
    \tile_s1[0]_i_1 
       (.I0(pixel_x[10]),
        .I1(pixel_x[9]),
        .I2(pixel_x[8]),
        .I3(pixel_x[7]),
        .I4(Q[6]),
        .O(tile_idx[0]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT4 #(
    .INIT(16'hEEEA)) 
    \tile_s1[1]_i_1 
       (.I0(pixel_x[10]),
        .I1(pixel_x[9]),
        .I2(pixel_x[8]),
        .I3(pixel_x[7]),
        .O(tile_idx[1]));
  LUT6 #(
    .INIT(64'h0000F0FF0000E0EF)) 
    \tile_s1[2]_i_1 
       (.I0(\tile_s1[2]_i_2_n_0 ),
        .I1(\tile_s1[2]_i_3_n_0 ),
        .I2(pixel_y[9]),
        .I3(\tile_s1[3]_i_2_n_0 ),
        .I4(\tile_s1[3]_i_3_n_0 ),
        .I5(\tile_s1[2]_i_4_n_0 ),
        .O(tile_idx[2]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tile_s1[2]_i_2 
       (.I0(pixel_y[5]),
        .I1(pixel_y[6]),
        .O(\tile_s1[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \tile_s1[2]_i_3 
       (.I0(pixel_y[4]),
        .I1(pixel_y[3]),
        .I2(pixel_y[2]),
        .O(\tile_s1[2]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tile_s1[2]_i_4 
       (.I0(pixel_y[7]),
        .I1(pixel_y[8]),
        .O(\tile_s1[2]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h32)) 
    \tile_s1[3]_i_1 
       (.I0(\tile_s1[3]_i_2_n_0 ),
        .I1(\tile_s1[3]_i_3_n_0 ),
        .I2(pixel_y[9]),
        .O(tile_idx[3]));
  LUT6 #(
    .INIT(64'hC8C8C88888888888)) 
    \tile_s1[3]_i_2 
       (.I0(pixel_y[7]),
        .I1(pixel_y[8]),
        .I2(pixel_y[6]),
        .I3(pixel_y[3]),
        .I4(pixel_y[4]),
        .I5(pixel_y[5]),
        .O(\tile_s1[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT4 #(
    .INIT(16'h0023)) 
    \tile_s1[3]_i_3 
       (.I0(\tile_s1[3]_i_4_n_0 ),
        .I1(pixel_y[9]),
        .I2(pixel_y[7]),
        .I3(pixel_y[8]),
        .O(\tile_s1[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'h001F00FF)) 
    \tile_s1[3]_i_4 
       (.I0(pixel_y[3]),
        .I1(pixel_y[2]),
        .I2(pixel_y[4]),
        .I3(pixel_y[6]),
        .I4(pixel_y[5]),
        .O(\tile_s1[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h11EAAB4414AB11EA)) 
    wx_mult0__21_carry__0_i_1
       (.I0(pixel_x[10]),
        .I1(pixel_x[9]),
        .I2(pixel_x[8]),
        .I3(pixel_x[7]),
        .I4(Q[6]),
        .I5(Q[5]),
        .O(\wx_d1_reg[5]_1 [3]));
  LUT4 #(
    .INIT(16'h6996)) 
    wx_mult0__21_carry__0_i_2
       (.I0(Q[4]),
        .I1(Q[6]),
        .I2(tile_idx[0]),
        .I3(Q[5]),
        .O(\wx_d1_reg[5]_1 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    wx_mult0__21_carry__0_i_3
       (.I0(Q[3]),
        .I1(Q[5]),
        .O(\wx_d1_reg[5]_1 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    wx_mult0__21_carry__0_i_4
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(\wx_d1_reg[5]_1 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    wx_mult0__21_carry__1_i_1
       (.I0(DI[1]),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'hE411140B140B114A)) 
    wx_mult0__21_carry__1_i_2
       (.I0(pixel_x[10]),
        .I1(pixel_x[9]),
        .I2(pixel_x[8]),
        .I3(pixel_x[7]),
        .I4(Q[6]),
        .I5(Q[5]),
        .O(DI[2]));
  LUT1 #(
    .INIT(2'h1)) 
    wx_mult0__21_carry__1_i_3
       (.I0(DI[1]),
        .O(DI[0]));
  LUT2 #(
    .INIT(4'h6)) 
    wx_mult0__21_carry__1_i_4
       (.I0(DI[1]),
        .I1(\mapping_tl_tile_idx_d1_reg[0] ),
        .O(\wx_d1_reg[6]_2 [3]));
  LUT3 #(
    .INIT(8'hB4)) 
    wx_mult0__21_carry__1_i_5
       (.I0(\mapping_tl_tile_idx_d1_reg[0] ),
        .I1(\wx_d1_reg[6]_0 [2]),
        .I2(DI[1]),
        .O(\wx_d1_reg[6]_2 [2]));
  LUT3 #(
    .INIT(8'h69)) 
    wx_mult0__21_carry__1_i_6
       (.I0(DI[1]),
        .I1(\mapping_tl_tile_idx_d1_reg[0] ),
        .I2(\wx_d1_reg[6]_0 [2]),
        .O(\wx_d1_reg[6]_2 [1]));
  LUT4 #(
    .INIT(16'h6996)) 
    wx_mult0__21_carry__1_i_7
       (.I0(DI[1]),
        .I1(Q[5]),
        .I2(tile_idx[0]),
        .I3(Q[6]),
        .O(\wx_d1_reg[6]_2 [0]));
  LUT6 #(
    .INIT(64'h3FF83FF83E0F83E0)) 
    wx_mult0__21_carry__2_i_1
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(pixel_x[7]),
        .I3(pixel_x[8]),
        .I4(pixel_x[9]),
        .I5(pixel_x[10]),
        .O(\mapping_tl_tile_idx_d1_reg[0] ));
  LUT6 #(
    .INIT(64'hE411140BF41B154B)) 
    wx_mult0__21_carry__2_i_2
       (.I0(pixel_x[10]),
        .I1(pixel_x[9]),
        .I2(pixel_x[8]),
        .I3(pixel_x[7]),
        .I4(Q[6]),
        .I5(Q[5]),
        .O(\wx_d1_reg[6]_0 [3]));
  LUT2 #(
    .INIT(4'h9)) 
    wx_mult0__21_carry_i_1
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(S[2]));
  LUT2 #(
    .INIT(4'h9)) 
    wx_mult0__21_carry_i_2
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(S[1]));
  LUT1 #(
    .INIT(2'h1)) 
    wx_mult0__21_carry_i_3
       (.I0(Q[1]),
        .O(S[0]));
  LUT5 #(
    .INIT(32'h69000000)) 
    wx_mult0__58_carry__1_i_1
       (.I0(tile_idx[0]),
        .I1(Q[6]),
        .I2(O[2]),
        .I3(Q[5]),
        .I4(O[1]),
        .O(\wx_d1_reg[5] [1]));
  LUT6 #(
    .INIT(64'hAA999AA965666656)) 
    wx_mult0__58_carry__1_i_10
       (.I0(Q[5]),
        .I1(pixel_x[10]),
        .I2(pixel_x[9]),
        .I3(pixel_x[8]),
        .I4(pixel_x[7]),
        .I5(Q[6]),
        .O(\wx_d1_reg[6]_1 ));
  LUT3 #(
    .INIT(8'h69)) 
    wx_mult0__58_carry__1_i_12
       (.I0(Q[4]),
        .I1(O[0]),
        .I2(CO),
        .O(\wx_d1_reg[5]_0 ));
  LUT5 #(
    .INIT(32'h66060600)) 
    wx_mult0__58_carry__1_i_2
       (.I0(Q[5]),
        .I1(O[1]),
        .I2(Q[4]),
        .I3(O[0]),
        .I4(CO),
        .O(\wx_d1_reg[5] [0]));
  CARRY4 wx_mult0__58_carry__1_i_9
       (.CI(\x_cnt_reg[4]_0 ),
        .CO({NLW_wx_mult0__58_carry__1_i_9_CO_UNCONNECTED[3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_wx_mult0__58_carry__1_i_9_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,1'b1}));
  LUT6 #(
    .INIT(64'h6006066000000000)) 
    wx_mult0__58_carry__2_i_1
       (.I0(\wx_d1_reg[6]_0 [2]),
        .I1(O[3]),
        .I2(Q[5]),
        .I3(tile_idx[0]),
        .I4(Q[6]),
        .I5(O[2]),
        .O(\wx_d1_reg[6] ));
  LUT1 #(
    .INIT(2'h1)) 
    wx_mult0_carry__0_i_1
       (.I0(Q[5]),
        .O(\wx_d1_reg[6]_0 [0]));
  LUT6 #(
    .INIT(64'h11EAAB4414AB11EA)) 
    wx_mult0_carry__0_i_2
       (.I0(pixel_x[10]),
        .I1(pixel_x[9]),
        .I2(pixel_x[8]),
        .I3(pixel_x[7]),
        .I4(Q[6]),
        .I5(Q[5]),
        .O(\wx_d1_reg[1]_2 [3]));
  LUT4 #(
    .INIT(16'h6996)) 
    wx_mult0_carry__0_i_3
       (.I0(Q[4]),
        .I1(Q[6]),
        .I2(tile_idx[0]),
        .I3(Q[5]),
        .O(\wx_d1_reg[1]_2 [2]));
  LUT2 #(
    .INIT(4'h6)) 
    wx_mult0_carry__0_i_4
       (.I0(Q[3]),
        .I1(Q[5]),
        .O(\wx_d1_reg[1]_2 [1]));
  LUT2 #(
    .INIT(4'h9)) 
    wx_mult0_carry__0_i_5
       (.I0(Q[2]),
        .I1(Q[4]),
        .O(\wx_d1_reg[1]_2 [0]));
  LUT1 #(
    .INIT(2'h1)) 
    wx_mult0_carry__1_i_1
       (.I0(DI[1]),
        .O(\wx_d1_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h87878787A1E87A1E)) 
    wx_mult0_carry__1_i_2
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(pixel_x[7]),
        .I3(pixel_x[8]),
        .I4(pixel_x[9]),
        .I5(pixel_x[10]),
        .O(\wx_d1_reg[6]_0 [2]));
  LUT6 #(
    .INIT(64'h5555294AAAAAD6B5)) 
    wx_mult0_carry__1_i_3
       (.I0(Q[6]),
        .I1(pixel_x[7]),
        .I2(pixel_x[8]),
        .I3(pixel_x[9]),
        .I4(pixel_x[10]),
        .I5(Q[5]),
        .O(\wx_d1_reg[6]_0 [1]));
  LUT6 #(
    .INIT(64'h3FF83FF83E0F83E0)) 
    wx_mult0_carry__1_i_4
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(pixel_x[7]),
        .I3(pixel_x[8]),
        .I4(pixel_x[9]),
        .I5(pixel_x[10]),
        .O(\wx_d1_reg[1]_1 [2]));
  LUT6 #(
    .INIT(64'h07F807F83E0F83E0)) 
    wx_mult0_carry__1_i_5
       (.I0(Q[5]),
        .I1(Q[6]),
        .I2(pixel_x[7]),
        .I3(pixel_x[8]),
        .I4(pixel_x[9]),
        .I5(pixel_x[10]),
        .O(DI[1]));
  LUT6 #(
    .INIT(64'h0A0440B0E0B004A1)) 
    wx_mult0_carry__1_i_6
       (.I0(pixel_x[10]),
        .I1(pixel_x[9]),
        .I2(pixel_x[8]),
        .I3(pixel_x[7]),
        .I4(Q[6]),
        .I5(Q[5]),
        .O(\wx_d1_reg[1]_1 [1]));
  LUT4 #(
    .INIT(16'h9669)) 
    wx_mult0_carry__1_i_7
       (.I0(Q[6]),
        .I1(tile_idx[0]),
        .I2(Q[5]),
        .I3(DI[1]),
        .O(\wx_d1_reg[1]_1 [0]));
  LUT2 #(
    .INIT(4'h9)) 
    wx_mult0_carry_i_1
       (.I0(Q[1]),
        .I1(Q[3]),
        .O(\wx_d1_reg[1] [2]));
  LUT2 #(
    .INIT(4'h9)) 
    wx_mult0_carry_i_2
       (.I0(Q[0]),
        .I1(Q[2]),
        .O(\wx_d1_reg[1] [1]));
  LUT1 #(
    .INIT(2'h1)) 
    wx_mult0_carry_i_3
       (.I0(Q[1]),
        .O(\wx_d1_reg[1] [0]));
  LUT3 #(
    .INIT(8'h07)) 
    wy_mult_i_1
       (.I0(local_y_in__0[6]),
        .I1(\mapping_br_tile_idx_d1[2]_i_2_n_0 ),
        .I2(local_y_in__0[7]),
        .O(A[8]));
  LUT3 #(
    .INIT(8'h87)) 
    wy_mult_i_2
       (.I0(local_y_in__0[6]),
        .I1(\mapping_br_tile_idx_d1[2]_i_2_n_0 ),
        .I2(local_y_in__0[7]),
        .O(A[7]));
  LUT6 #(
    .INIT(64'h15151555EAEAEAAA)) 
    wy_mult_i_3
       (.I0(local_y_in__0[5]),
        .I1(local_y_in__0[4]),
        .I2(local_y_in__0[3]),
        .I3(local_y_in__0[1]),
        .I4(local_y_in__0[2]),
        .I5(local_y_in__0[6]),
        .O(A[6]));
  LUT5 #(
    .INIT(32'h95959555)) 
    wy_mult_i_4
       (.I0(local_y_in__0[5]),
        .I1(local_y_in__0[4]),
        .I2(local_y_in__0[3]),
        .I3(local_y_in__0[1]),
        .I4(local_y_in__0[2]),
        .O(A[5]));
  LUT4 #(
    .INIT(16'h57A8)) 
    wy_mult_i_5
       (.I0(local_y_in__0[3]),
        .I1(local_y_in__0[1]),
        .I2(local_y_in__0[2]),
        .I3(local_y_in__0[4]),
        .O(A[4]));
  LUT3 #(
    .INIT(8'h1E)) 
    wy_mult_i_6
       (.I0(local_y_in__0[2]),
        .I1(local_y_in__0[1]),
        .I2(local_y_in__0[3]),
        .O(A[3]));
  LUT2 #(
    .INIT(4'h9)) 
    wy_mult_i_7
       (.I0(local_y_in__0[2]),
        .I1(local_y_in__0[1]),
        .O(A[2]));
  LUT1 #(
    .INIT(2'h1)) 
    wy_mult_i_8
       (.I0(local_y_in__0[1]),
        .O(A[1]));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'h44F4)) 
    \x_cnt[0]_i_1 
       (.I0(Q[0]),
        .I1(\x_cnt[10]_i_4_n_0 ),
        .I2(in_vsync_IBUF),
        .I3(in_href_IBUF),
        .O(\x_cnt[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \x_cnt[10]_i_1 
       (.I0(in_href_IBUF),
        .I1(in_vsync_IBUF),
        .O(\x_cnt[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF4FF44444F444444)) 
    \x_cnt[10]_i_2 
       (.I0(in_href_IBUF),
        .I1(in_vsync_IBUF),
        .I2(\x_cnt[10]_i_3_n_0 ),
        .I3(pixel_x[9]),
        .I4(\x_cnt[10]_i_4_n_0 ),
        .I5(pixel_x[10]),
        .O(\x_cnt[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF7FFFFFFFFFFF)) 
    \x_cnt[10]_i_3 
       (.I0(pixel_x[7]),
        .I1(Q[6]),
        .I2(Q[5]),
        .I3(Q[4]),
        .I4(\x_cnt[6]_i_2_n_0 ),
        .I5(pixel_x[8]),
        .O(\x_cnt[10]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h222A0000)) 
    \x_cnt[10]_i_4 
       (.I0(\y_cnt[9]_i_3_n_0 ),
        .I1(pixel_x[10]),
        .I2(pixel_x[9]),
        .I3(pixel_x[8]),
        .I4(in_href_IBUF),
        .O(\x_cnt[10]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \x_cnt[1]_i_1 
       (.I0(in_href_IBUF),
        .I1(in_vsync_IBUF),
        .I2(\x_cnt[10]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(\x_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h44F4F4F4F4444444)) 
    \x_cnt[2]_i_1 
       (.I0(in_href_IBUF),
        .I1(in_vsync_IBUF),
        .I2(\x_cnt[10]_i_4_n_0 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\x_cnt[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'h2AAA8000)) 
    \x_cnt[3]_i_1 
       (.I0(\x_cnt[10]_i_4_n_0 ),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .O(\x_cnt[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF44444F4)) 
    \x_cnt[4]_i_1 
       (.I0(in_href_IBUF),
        .I1(in_vsync_IBUF),
        .I2(\x_cnt[10]_i_4_n_0 ),
        .I3(\x_cnt[6]_i_2_n_0 ),
        .I4(Q[4]),
        .O(\x_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF44444F4F444F444)) 
    \x_cnt[5]_i_1 
       (.I0(in_href_IBUF),
        .I1(in_vsync_IBUF),
        .I2(\x_cnt[10]_i_4_n_0 ),
        .I3(Q[5]),
        .I4(\x_cnt[6]_i_2_n_0 ),
        .I5(Q[4]),
        .O(\x_cnt[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hAA2A0080)) 
    \x_cnt[6]_i_1 
       (.I0(\x_cnt[10]_i_4_n_0 ),
        .I1(Q[5]),
        .I2(Q[4]),
        .I3(\x_cnt[6]_i_2_n_0 ),
        .I4(Q[6]),
        .O(\x_cnt[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \x_cnt[6]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .O(\x_cnt[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFF4F444444F44444)) 
    \x_cnt[7]_i_1 
       (.I0(in_href_IBUF),
        .I1(in_vsync_IBUF),
        .I2(Q[6]),
        .I3(\x_cnt[8]_i_2_n_0 ),
        .I4(\x_cnt[10]_i_4_n_0 ),
        .I5(pixel_x[7]),
        .O(\x_cnt[7]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hBF004000)) 
    \x_cnt[8]_i_1 
       (.I0(\x_cnt[8]_i_2_n_0 ),
        .I1(Q[6]),
        .I2(pixel_x[7]),
        .I3(\x_cnt[10]_i_4_n_0 ),
        .I4(pixel_x[8]),
        .O(\x_cnt[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \x_cnt[8]_i_2 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(Q[3]),
        .I4(Q[4]),
        .I5(Q[5]),
        .O(\x_cnt[8]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF4444F44)) 
    \x_cnt[9]_i_1 
       (.I0(in_href_IBUF),
        .I1(in_vsync_IBUF),
        .I2(\x_cnt[10]_i_3_n_0 ),
        .I3(\x_cnt[10]_i_4_n_0 ),
        .I4(pixel_x[9]),
        .O(\x_cnt[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \x_cnt_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(\x_cnt[10]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\x_cnt[0]_i_1_n_0 ),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \x_cnt_reg[10] 
       (.C(pclk_IBUF_BUFG),
        .CE(\x_cnt[10]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\x_cnt[10]_i_2_n_0 ),
        .Q(pixel_x[10]));
  FDCE #(
    .INIT(1'b0)) 
    \x_cnt_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(\x_cnt[10]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\x_cnt[1]_i_1_n_0 ),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \x_cnt_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(\x_cnt[10]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\x_cnt[2]_i_1_n_0 ),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \x_cnt_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(\x_cnt[10]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\x_cnt[3]_i_1_n_0 ),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \x_cnt_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(\x_cnt[10]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\x_cnt[4]_i_1_n_0 ),
        .Q(Q[4]));
  FDCE #(
    .INIT(1'b0)) 
    \x_cnt_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(\x_cnt[10]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\x_cnt[5]_i_1_n_0 ),
        .Q(Q[5]));
  FDCE #(
    .INIT(1'b0)) 
    \x_cnt_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(\x_cnt[10]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\x_cnt[6]_i_1_n_0 ),
        .Q(Q[6]));
  FDCE #(
    .INIT(1'b0)) 
    \x_cnt_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(\x_cnt[10]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\x_cnt[7]_i_1_n_0 ),
        .Q(pixel_x[7]));
  FDCE #(
    .INIT(1'b0)) 
    \x_cnt_reg[8] 
       (.C(pclk_IBUF_BUFG),
        .CE(\x_cnt[10]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\x_cnt[8]_i_1_n_0 ),
        .Q(pixel_x[8]));
  FDCE #(
    .INIT(1'b0)) 
    \x_cnt_reg[9] 
       (.C(pclk_IBUF_BUFG),
        .CE(\x_cnt[10]_i_1_n_0 ),
        .CLR(rst_n),
        .D(\x_cnt[9]_i_1_n_0 ),
        .Q(pixel_x[9]));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h44F4)) 
    \y_cnt[0]_i_1 
       (.I0(pixel_y[0]),
        .I1(\y_cnt[9]_i_5_n_0 ),
        .I2(in_vsync_IBUF),
        .I3(in_href_IBUF),
        .O(\y_cnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \y_cnt[1]_i_1 
       (.I0(in_href_IBUF),
        .I1(in_vsync_IBUF),
        .I2(\y_cnt[9]_i_5_n_0 ),
        .I3(pixel_y[1]),
        .I4(pixel_y[0]),
        .O(\y_cnt[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h44F4F4F4F4444444)) 
    \y_cnt[2]_i_1 
       (.I0(in_href_IBUF),
        .I1(in_vsync_IBUF),
        .I2(\y_cnt[9]_i_5_n_0 ),
        .I3(pixel_y[1]),
        .I4(pixel_y[0]),
        .I5(pixel_y[2]),
        .O(\y_cnt[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5DDDDDDDD5555555)) 
    \y_cnt[3]_i_1 
       (.I0(\x_cnt[10]_i_1_n_0 ),
        .I1(\y_cnt[9]_i_5_n_0 ),
        .I2(pixel_y[2]),
        .I3(pixel_y[0]),
        .I4(pixel_y[1]),
        .I5(pixel_y[3]),
        .O(\y_cnt[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h44F4F444)) 
    \y_cnt[4]_i_1 
       (.I0(in_href_IBUF),
        .I1(in_vsync_IBUF),
        .I2(\y_cnt[9]_i_5_n_0 ),
        .I3(pixel_y[4]),
        .I4(\y_cnt[6]_i_2_n_0 ),
        .O(\y_cnt[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h44F4F4F4F4444444)) 
    \y_cnt[5]_i_1 
       (.I0(in_href_IBUF),
        .I1(in_vsync_IBUF),
        .I2(\y_cnt[9]_i_5_n_0 ),
        .I3(pixel_y[4]),
        .I4(\y_cnt[6]_i_2_n_0 ),
        .I5(pixel_y[5]),
        .O(\y_cnt[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFF5555D5555555)) 
    \y_cnt[6]_i_1 
       (.I0(\x_cnt[10]_i_1_n_0 ),
        .I1(pixel_y[5]),
        .I2(pixel_y[4]),
        .I3(\y_cnt[6]_i_2_n_0 ),
        .I4(\y_cnt[9]_i_5_n_0 ),
        .I5(pixel_y[6]),
        .O(\y_cnt[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \y_cnt[6]_i_2 
       (.I0(pixel_y[3]),
        .I1(pixel_y[2]),
        .I2(pixel_y[0]),
        .I3(pixel_y[1]),
        .O(\y_cnt[6]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'hF4444F44)) 
    \y_cnt[7]_i_1 
       (.I0(in_href_IBUF),
        .I1(in_vsync_IBUF),
        .I2(\y_cnt[9]_i_4_n_0 ),
        .I3(\y_cnt[9]_i_5_n_0 ),
        .I4(pixel_y[7]),
        .O(\y_cnt[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF4FF44444F444444)) 
    \y_cnt[8]_i_1 
       (.I0(in_href_IBUF),
        .I1(in_vsync_IBUF),
        .I2(\y_cnt[9]_i_4_n_0 ),
        .I3(pixel_y[7]),
        .I4(\y_cnt[9]_i_5_n_0 ),
        .I5(pixel_y[8]),
        .O(\y_cnt[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hDDD50000DDD5FFFF)) 
    \y_cnt[9]_i_1 
       (.I0(\y_cnt[9]_i_3_n_0 ),
        .I1(pixel_x[10]),
        .I2(pixel_x[9]),
        .I3(pixel_x[8]),
        .I4(in_href_IBUF),
        .I5(in_vsync_IBUF),
        .O(\y_cnt[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F555555D55555)) 
    \y_cnt[9]_i_2 
       (.I0(\x_cnt[10]_i_1_n_0 ),
        .I1(pixel_y[8]),
        .I2(pixel_y[7]),
        .I3(\y_cnt[9]_i_4_n_0 ),
        .I4(\y_cnt[9]_i_5_n_0 ),
        .I5(pixel_y[9]),
        .O(\y_cnt[9]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF7FFFFFFF)) 
    \y_cnt[9]_i_3 
       (.I0(Q[6]),
        .I1(Q[4]),
        .I2(pixel_x[10]),
        .I3(pixel_x[7]),
        .I4(Q[5]),
        .I5(\x_cnt[6]_i_2_n_0 ),
        .O(\y_cnt[9]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \y_cnt[9]_i_4 
       (.I0(\y_cnt[6]_i_2_n_0 ),
        .I1(pixel_y[4]),
        .I2(pixel_y[5]),
        .I3(pixel_y[6]),
        .O(\y_cnt[9]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'h22230000)) 
    \y_cnt[9]_i_5 
       (.I0(\y_cnt[9]_i_6_n_0 ),
        .I1(\y_cnt[9]_i_7_n_0 ),
        .I2(pixel_y[5]),
        .I3(pixel_y[4]),
        .I4(in_href_IBUF),
        .O(\y_cnt[9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'h7F)) 
    \y_cnt[9]_i_6 
       (.I0(pixel_y[6]),
        .I1(pixel_y[7]),
        .I2(pixel_y[9]),
        .O(\y_cnt[9]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hFF800000)) 
    \y_cnt[9]_i_7 
       (.I0(pixel_y[6]),
        .I1(pixel_y[7]),
        .I2(\y_cnt[6]_i_2_n_0 ),
        .I3(pixel_y[8]),
        .I4(pixel_y[9]),
        .O(\y_cnt[9]_i_7_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \y_cnt_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(\y_cnt[9]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\y_cnt[0]_i_1_n_0 ),
        .Q(pixel_y[0]));
  FDCE #(
    .INIT(1'b0)) 
    \y_cnt_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(\y_cnt[9]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\y_cnt[1]_i_1_n_0 ),
        .Q(pixel_y[1]));
  FDCE #(
    .INIT(1'b0)) 
    \y_cnt_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(\y_cnt[9]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\y_cnt[2]_i_1_n_0 ),
        .Q(pixel_y[2]));
  FDCE #(
    .INIT(1'b0)) 
    \y_cnt_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(\y_cnt[9]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\y_cnt[3]_i_1_n_0 ),
        .Q(pixel_y[3]));
  FDCE #(
    .INIT(1'b0)) 
    \y_cnt_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(\y_cnt[9]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\y_cnt[4]_i_1_n_0 ),
        .Q(pixel_y[4]));
  FDCE #(
    .INIT(1'b0)) 
    \y_cnt_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(\y_cnt[9]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\y_cnt[5]_i_1_n_0 ),
        .Q(pixel_y[5]));
  FDCE #(
    .INIT(1'b0)) 
    \y_cnt_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(\y_cnt[9]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\y_cnt[6]_i_1_n_0 ),
        .Q(pixel_y[6]));
  FDCE #(
    .INIT(1'b0)) 
    \y_cnt_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(\y_cnt[9]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\y_cnt[7]_i_1_n_0 ),
        .Q(pixel_y[7]));
  FDCE #(
    .INIT(1'b0)) 
    \y_cnt_reg[8] 
       (.C(pclk_IBUF_BUFG),
        .CE(\y_cnt[9]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\y_cnt[8]_i_1_n_0 ),
        .Q(pixel_y[8]));
  FDCE #(
    .INIT(1'b0)) 
    \y_cnt_reg[9] 
       (.C(pclk_IBUF_BUFG),
        .CE(\y_cnt[9]_i_1_n_0 ),
        .CLR(rst_n_0),
        .D(\y_cnt[9]_i_2_n_0 ),
        .Q(pixel_y[9]));
endmodule

module clahe_histogram_stat
   (vsync_d1,
    \tile_s3_reg[3]_0 ,
    vsync_d2,
    valid_s3,
    frame_hist_done,
    clear_busy_reg,
    clear_busy0,
    \ram_b_we_a[1]_0 ,
    ram_reg,
    \ram_b_we_a[2]_1 ,
    ram_reg_0,
    \ram_b_we_a[3]_2 ,
    ram_reg_1,
    \ram_b_we_a[4]_3 ,
    ram_reg_2,
    \ram_b_we_a[5]_4 ,
    ram_reg_3,
    \ram_b_we_a[6]_5 ,
    ram_reg_4,
    \ram_b_we_a[7]_6 ,
    ram_reg_5,
    \ram_b_we_a[8]_7 ,
    ram_reg_6,
    \ram_b_we_a[9]_8 ,
    ram_reg_7,
    \ram_b_we_a[10]_9 ,
    ram_reg_8,
    \ram_b_we_a[11]_10 ,
    ram_reg_9,
    \ram_b_we_a[12]_11 ,
    ram_reg_10,
    \ram_b_we_a[13]_12 ,
    ram_reg_11,
    \ram_b_we_a[14]_13 ,
    ram_reg_12,
    \ram_b_we_a[15]_14 ,
    ram_reg_13,
    DIADI,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ram_reg_24,
    ram_reg_25,
    ram_reg_26,
    ram_reg_27,
    ram_reg_28,
    ram_reg_29,
    ADDRBWRADDR,
    ram_reg_30,
    \ram_a_we_a[3]_15 ,
    ram_reg_31,
    ram_reg_32,
    ram_reg_33,
    ram_reg_34,
    \ram_a_we_a[2]_16 ,
    ram_reg_35,
    ram_reg_36,
    ram_reg_37,
    ram_reg_38,
    \ram_a_we_a[1]_17 ,
    ram_reg_39,
    ram_reg_40,
    ram_reg_41,
    ram_reg_42,
    ram_reg_43,
    ram_reg_44,
    ram_reg_45,
    ram_reg_46,
    \ram_a_we_a[12]_18 ,
    ram_reg_47,
    ram_reg_48,
    ram_reg_49,
    ram_reg_50,
    \ram_a_we_a[8]_19 ,
    ram_reg_51,
    ram_reg_52,
    ram_reg_53,
    ram_reg_54,
    \ram_a_we_a[4]_20 ,
    ram_reg_55,
    ram_reg_56,
    ram_reg_57,
    ram_reg_58,
    \ram_a_we_a[13]_21 ,
    ram_reg_59,
    ram_reg_60,
    ram_reg_61,
    ram_reg_62,
    \ram_a_we_a[9]_22 ,
    ram_reg_63,
    ram_reg_64,
    ram_reg_65,
    ram_reg_66,
    \ram_a_we_a[5]_23 ,
    ram_reg_67,
    ram_reg_68,
    ram_reg_69,
    ram_reg_70,
    \ram_a_we_a[14]_24 ,
    ram_reg_71,
    ram_reg_72,
    ram_reg_73,
    ram_reg_74,
    \ram_a_we_a[10]_25 ,
    ram_reg_75,
    ram_reg_76,
    ram_reg_77,
    ram_reg_78,
    \ram_a_we_a[6]_26 ,
    ram_reg_79,
    ram_reg_80,
    ram_reg_81,
    ram_reg_82,
    \ram_a_we_a[15]_27 ,
    ram_reg_83,
    ram_reg_84,
    ram_reg_85,
    ram_reg_86,
    \ram_a_we_a[11]_28 ,
    ram_reg_87,
    ram_reg_88,
    ram_reg_89,
    ram_reg_90,
    \ram_a_we_a[7]_29 ,
    ram_reg_91,
    ram_reg_92,
    Q,
    hist_clear_start,
    ram_reg_93,
    in_vsync_IBUF,
    pclk_IBUF_BUFG,
    pixel_counter0,
    rst_n,
    \clear_addr_reg[7] ,
    clear_busy,
    cdf_wr_en_reg,
    clear_busy_reg_0,
    cdf_wr_en_reg_0,
    cdf_wr_en_reg_1,
    cdf_wr_en_reg_2,
    clear_busy_reg_1,
    cdf_wr_en_reg_3,
    cdf_wr_en_reg_4,
    cdf_wr_en_reg_5,
    cdf_wr_en_reg_6,
    clear_busy_reg_2,
    cdf_wr_en_reg_7,
    cdf_wr_en_reg_8,
    cdf_wr_en_reg_9,
    cdf_wr_en_reg_10,
    clear_busy_reg_3,
    cdf_wr_en_reg_11,
    cdf_wr_en_reg_12,
    cdf_wr_en_reg_13,
    cdf_wr_en_reg_14,
    \y_cnt_reg[9] ,
    ping_pong_flag,
    in_y_IBUF,
    \cdf_wr_bin_addr_reg[0] ,
    \cdf_wr_bin_addr_reg[1] ,
    \cdf_wr_bin_addr_reg[2] ,
    \cdf_wr_bin_addr_reg[3] ,
    \cdf_wr_bin_addr_reg[4] ,
    \cdf_wr_bin_addr_reg[5] ,
    \cdf_wr_bin_addr_reg[6] ,
    \cdf_wr_bin_addr_reg[7] ,
    ping_pong_flag_reg_rep,
    \cdf_wr_bin_addr_reg[0]_0 ,
    ping_pong_flag_reg_rep__1,
    \cdf_wr_bin_addr_reg[1]_0 ,
    \cdf_wr_bin_addr_reg[2]_0 ,
    \cdf_wr_bin_addr_reg[3]_0 ,
    \cdf_wr_bin_addr_reg[4]_0 ,
    \cdf_wr_bin_addr_reg[5]_0 ,
    \cdf_wr_bin_addr_reg[6]_0 ,
    \cdf_wr_bin_addr_reg[7]_0 ,
    cdf_wr_en_reg_15,
    clear_busy_reg_4,
    \y_cnt_reg[9]_0 ,
    \cdf_wr_bin_addr_reg[0]_1 ,
    \cdf_wr_bin_addr_reg[1]_1 ,
    \cdf_wr_bin_addr_reg[2]_1 ,
    \cdf_wr_bin_addr_reg[3]_1 ,
    \cdf_wr_bin_addr_reg[4]_1 ,
    \cdf_wr_bin_addr_reg[5]_1 ,
    \cdf_wr_bin_addr_reg[6]_1 ,
    \cdf_wr_bin_addr_reg[7]_1 ,
    \cdf_wr_bin_addr_reg[0]_2 ,
    \cdf_wr_bin_addr_reg[1]_2 ,
    \cdf_wr_bin_addr_reg[2]_2 ,
    \cdf_wr_bin_addr_reg[3]_2 ,
    \cdf_wr_bin_addr_reg[4]_2 ,
    \cdf_wr_bin_addr_reg[5]_2 ,
    \cdf_wr_bin_addr_reg[6]_2 ,
    \cdf_wr_bin_addr_reg[7]_2 ,
    cdf_wr_en_reg_16,
    \y_cnt_reg[9]_1 ,
    \cdf_wr_bin_addr_reg[0]_3 ,
    \cdf_wr_bin_addr_reg[1]_3 ,
    \cdf_wr_bin_addr_reg[2]_3 ,
    \cdf_wr_bin_addr_reg[3]_3 ,
    \cdf_wr_bin_addr_reg[4]_3 ,
    \cdf_wr_bin_addr_reg[5]_3 ,
    \cdf_wr_bin_addr_reg[6]_3 ,
    \cdf_wr_bin_addr_reg[7]_3 ,
    \cdf_wr_bin_addr_reg[0]_4 ,
    \cdf_wr_bin_addr_reg[1]_4 ,
    \cdf_wr_bin_addr_reg[2]_4 ,
    \cdf_wr_bin_addr_reg[3]_4 ,
    \cdf_wr_bin_addr_reg[4]_4 ,
    \cdf_wr_bin_addr_reg[5]_4 ,
    \cdf_wr_bin_addr_reg[6]_4 ,
    \cdf_wr_bin_addr_reg[7]_4 ,
    cdf_wr_en_reg_17,
    \y_cnt_reg[9]_2 ,
    \cdf_wr_bin_addr_reg[0]_5 ,
    \cdf_wr_bin_addr_reg[1]_5 ,
    \cdf_wr_bin_addr_reg[2]_5 ,
    \cdf_wr_bin_addr_reg[3]_5 ,
    \cdf_wr_bin_addr_reg[4]_5 ,
    \cdf_wr_bin_addr_reg[5]_5 ,
    \cdf_wr_bin_addr_reg[6]_5 ,
    \cdf_wr_bin_addr_reg[7]_5 ,
    \cdf_wr_bin_addr_reg[0]_6 ,
    \cdf_wr_bin_addr_reg[1]_6 ,
    \cdf_wr_bin_addr_reg[2]_6 ,
    \cdf_wr_bin_addr_reg[3]_6 ,
    \cdf_wr_bin_addr_reg[4]_6 ,
    \cdf_wr_bin_addr_reg[5]_6 ,
    \cdf_wr_bin_addr_reg[6]_6 ,
    \cdf_wr_bin_addr_reg[7]_6 ,
    cdf_wr_en_reg_18,
    \y_cnt_reg[9]_3 ,
    \cdf_wr_bin_addr_reg[0]_7 ,
    \cdf_wr_bin_addr_reg[1]_7 ,
    \cdf_wr_bin_addr_reg[2]_7 ,
    \cdf_wr_bin_addr_reg[3]_7 ,
    \cdf_wr_bin_addr_reg[4]_7 ,
    \cdf_wr_bin_addr_reg[5]_7 ,
    \cdf_wr_bin_addr_reg[6]_7 ,
    \cdf_wr_bin_addr_reg[7]_7 ,
    \cdf_wr_bin_addr_reg[0]_8 ,
    \cdf_wr_bin_addr_reg[1]_8 ,
    \cdf_wr_bin_addr_reg[2]_8 ,
    \cdf_wr_bin_addr_reg[3]_8 ,
    \cdf_wr_bin_addr_reg[4]_8 ,
    \cdf_wr_bin_addr_reg[5]_8 ,
    \cdf_wr_bin_addr_reg[6]_8 ,
    \cdf_wr_bin_addr_reg[7]_8 ,
    cdf_wr_en_reg_19,
    clear_busy_reg_5,
    \y_cnt_reg[9]_4 ,
    \cdf_wr_bin_addr_reg[0]_9 ,
    \cdf_wr_bin_addr_reg[1]_9 ,
    \cdf_wr_bin_addr_reg[2]_9 ,
    \cdf_wr_bin_addr_reg[3]_9 ,
    \cdf_wr_bin_addr_reg[4]_9 ,
    \cdf_wr_bin_addr_reg[5]_9 ,
    \cdf_wr_bin_addr_reg[6]_9 ,
    \cdf_wr_bin_addr_reg[7]_9 ,
    \cdf_wr_bin_addr_reg[0]_10 ,
    \cdf_wr_bin_addr_reg[1]_10 ,
    \cdf_wr_bin_addr_reg[2]_10 ,
    \cdf_wr_bin_addr_reg[3]_10 ,
    \cdf_wr_bin_addr_reg[4]_10 ,
    \cdf_wr_bin_addr_reg[5]_10 ,
    \cdf_wr_bin_addr_reg[6]_10 ,
    \cdf_wr_bin_addr_reg[7]_10 ,
    cdf_wr_en_reg_20,
    clear_busy_reg_6,
    \y_cnt_reg[9]_5 ,
    \cdf_wr_bin_addr_reg[0]_11 ,
    \cdf_wr_bin_addr_reg[1]_11 ,
    \cdf_wr_bin_addr_reg[2]_11 ,
    \cdf_wr_bin_addr_reg[3]_11 ,
    \cdf_wr_bin_addr_reg[4]_11 ,
    \cdf_wr_bin_addr_reg[5]_11 ,
    \cdf_wr_bin_addr_reg[6]_11 ,
    \cdf_wr_bin_addr_reg[7]_11 ,
    \cdf_wr_bin_addr_reg[0]_12 ,
    \cdf_wr_bin_addr_reg[1]_12 ,
    \cdf_wr_bin_addr_reg[2]_12 ,
    \cdf_wr_bin_addr_reg[3]_12 ,
    \cdf_wr_bin_addr_reg[4]_12 ,
    \cdf_wr_bin_addr_reg[5]_12 ,
    \cdf_wr_bin_addr_reg[6]_12 ,
    \cdf_wr_bin_addr_reg[7]_12 ,
    cdf_wr_en_reg_21,
    clear_busy_reg_7,
    ping_pong_flag_reg_rep__0,
    ping_pong_flag_reg_rep__0_0,
    \y_cnt_reg[9]_6 ,
    \cdf_wr_bin_addr_reg[0]_13 ,
    \cdf_wr_bin_addr_reg[1]_13 ,
    \cdf_wr_bin_addr_reg[2]_13 ,
    \cdf_wr_bin_addr_reg[3]_13 ,
    \cdf_wr_bin_addr_reg[4]_13 ,
    \cdf_wr_bin_addr_reg[5]_13 ,
    \cdf_wr_bin_addr_reg[6]_13 ,
    \cdf_wr_bin_addr_reg[7]_13 ,
    \cdf_wr_bin_addr_reg[0]_14 ,
    \cdf_wr_bin_addr_reg[1]_14 ,
    \cdf_wr_bin_addr_reg[2]_14 ,
    \cdf_wr_bin_addr_reg[3]_14 ,
    \cdf_wr_bin_addr_reg[4]_14 ,
    \cdf_wr_bin_addr_reg[5]_14 ,
    \cdf_wr_bin_addr_reg[6]_14 ,
    \cdf_wr_bin_addr_reg[7]_14 ,
    cdf_wr_en_reg_22,
    \y_cnt_reg[9]_7 ,
    \cdf_wr_bin_addr_reg[0]_15 ,
    \cdf_wr_bin_addr_reg[1]_15 ,
    \cdf_wr_bin_addr_reg[2]_15 ,
    \cdf_wr_bin_addr_reg[3]_15 ,
    \cdf_wr_bin_addr_reg[4]_15 ,
    \cdf_wr_bin_addr_reg[5]_15 ,
    \cdf_wr_bin_addr_reg[6]_15 ,
    \cdf_wr_bin_addr_reg[7]_15 ,
    \cdf_wr_bin_addr_reg[0]_16 ,
    \cdf_wr_bin_addr_reg[1]_16 ,
    \cdf_wr_bin_addr_reg[2]_16 ,
    \cdf_wr_bin_addr_reg[3]_16 ,
    \cdf_wr_bin_addr_reg[4]_16 ,
    \cdf_wr_bin_addr_reg[5]_16 ,
    \cdf_wr_bin_addr_reg[6]_16 ,
    \cdf_wr_bin_addr_reg[7]_16 ,
    cdf_wr_en_reg_23,
    \y_cnt_reg[9]_8 ,
    \cdf_wr_bin_addr_reg[0]_17 ,
    \cdf_wr_bin_addr_reg[1]_17 ,
    \cdf_wr_bin_addr_reg[2]_17 ,
    \cdf_wr_bin_addr_reg[3]_17 ,
    \cdf_wr_bin_addr_reg[4]_17 ,
    \cdf_wr_bin_addr_reg[5]_17 ,
    \cdf_wr_bin_addr_reg[6]_17 ,
    \cdf_wr_bin_addr_reg[7]_17 ,
    \cdf_wr_bin_addr_reg[0]_18 ,
    \cdf_wr_bin_addr_reg[1]_18 ,
    \cdf_wr_bin_addr_reg[2]_18 ,
    \cdf_wr_bin_addr_reg[3]_18 ,
    \cdf_wr_bin_addr_reg[4]_18 ,
    \cdf_wr_bin_addr_reg[5]_18 ,
    \cdf_wr_bin_addr_reg[6]_18 ,
    \cdf_wr_bin_addr_reg[7]_18 ,
    cdf_wr_en_reg_24,
    \y_cnt_reg[9]_9 ,
    \cdf_wr_bin_addr_reg[0]_19 ,
    \cdf_wr_bin_addr_reg[1]_19 ,
    \cdf_wr_bin_addr_reg[2]_19 ,
    \cdf_wr_bin_addr_reg[3]_19 ,
    \cdf_wr_bin_addr_reg[4]_19 ,
    \cdf_wr_bin_addr_reg[5]_19 ,
    \cdf_wr_bin_addr_reg[6]_19 ,
    \cdf_wr_bin_addr_reg[7]_19 ,
    \cdf_wr_bin_addr_reg[0]_20 ,
    \cdf_wr_bin_addr_reg[1]_20 ,
    \cdf_wr_bin_addr_reg[2]_20 ,
    \cdf_wr_bin_addr_reg[3]_20 ,
    \cdf_wr_bin_addr_reg[4]_20 ,
    \cdf_wr_bin_addr_reg[5]_20 ,
    \cdf_wr_bin_addr_reg[6]_20 ,
    \cdf_wr_bin_addr_reg[7]_20 ,
    cdf_wr_en_reg_25,
    \y_cnt_reg[9]_10 ,
    \cdf_wr_bin_addr_reg[0]_21 ,
    \cdf_wr_bin_addr_reg[1]_21 ,
    \cdf_wr_bin_addr_reg[2]_21 ,
    \cdf_wr_bin_addr_reg[3]_21 ,
    \cdf_wr_bin_addr_reg[4]_21 ,
    \cdf_wr_bin_addr_reg[5]_21 ,
    \cdf_wr_bin_addr_reg[6]_21 ,
    \cdf_wr_bin_addr_reg[7]_21 ,
    ping_pong_flag_reg_rep__0_1,
    \cdf_wr_bin_addr_reg[0]_22 ,
    \cdf_wr_bin_addr_reg[1]_22 ,
    \cdf_wr_bin_addr_reg[2]_22 ,
    \cdf_wr_bin_addr_reg[3]_22 ,
    \cdf_wr_bin_addr_reg[4]_22 ,
    \cdf_wr_bin_addr_reg[5]_22 ,
    \cdf_wr_bin_addr_reg[6]_22 ,
    \cdf_wr_bin_addr_reg[7]_22 ,
    cdf_wr_en_reg_26,
    \y_cnt_reg[9]_11 ,
    \cdf_wr_bin_addr_reg[0]_23 ,
    \cdf_wr_bin_addr_reg[1]_23 ,
    \cdf_wr_bin_addr_reg[2]_23 ,
    \cdf_wr_bin_addr_reg[3]_23 ,
    \cdf_wr_bin_addr_reg[4]_23 ,
    \cdf_wr_bin_addr_reg[5]_23 ,
    \cdf_wr_bin_addr_reg[6]_23 ,
    \cdf_wr_bin_addr_reg[7]_23 ,
    \cdf_wr_bin_addr_reg[0]_24 ,
    \cdf_wr_bin_addr_reg[1]_24 ,
    \cdf_wr_bin_addr_reg[2]_24 ,
    \cdf_wr_bin_addr_reg[3]_24 ,
    \cdf_wr_bin_addr_reg[4]_24 ,
    \cdf_wr_bin_addr_reg[5]_24 ,
    \cdf_wr_bin_addr_reg[6]_24 ,
    \cdf_wr_bin_addr_reg[7]_24 ,
    cdf_wr_en_reg_27,
    \y_cnt_reg[9]_12 ,
    \cdf_wr_bin_addr_reg[0]_25 ,
    \cdf_wr_bin_addr_reg[1]_25 ,
    \cdf_wr_bin_addr_reg[2]_25 ,
    \cdf_wr_bin_addr_reg[3]_25 ,
    \cdf_wr_bin_addr_reg[4]_25 ,
    \cdf_wr_bin_addr_reg[5]_25 ,
    \cdf_wr_bin_addr_reg[6]_25 ,
    \cdf_wr_bin_addr_reg[7]_25 ,
    \cdf_wr_bin_addr_reg[0]_26 ,
    \cdf_wr_bin_addr_reg[1]_26 ,
    \cdf_wr_bin_addr_reg[2]_26 ,
    \cdf_wr_bin_addr_reg[3]_26 ,
    \cdf_wr_bin_addr_reg[4]_26 ,
    \cdf_wr_bin_addr_reg[5]_26 ,
    \cdf_wr_bin_addr_reg[6]_26 ,
    \cdf_wr_bin_addr_reg[7]_26 ,
    cdf_wr_en_reg_28,
    \y_cnt_reg[9]_13 ,
    \cdf_wr_bin_addr_reg[0]_27 ,
    \cdf_wr_bin_addr_reg[1]_27 ,
    \cdf_wr_bin_addr_reg[2]_27 ,
    \cdf_wr_bin_addr_reg[3]_27 ,
    \cdf_wr_bin_addr_reg[4]_27 ,
    \cdf_wr_bin_addr_reg[5]_27 ,
    \cdf_wr_bin_addr_reg[6]_27 ,
    \cdf_wr_bin_addr_reg[7]_27 ,
    \cdf_wr_bin_addr_reg[0]_28 ,
    \cdf_wr_bin_addr_reg[1]_28 ,
    \cdf_wr_bin_addr_reg[2]_28 ,
    \cdf_wr_bin_addr_reg[3]_28 ,
    \cdf_wr_bin_addr_reg[4]_28 ,
    \cdf_wr_bin_addr_reg[5]_28 ,
    \cdf_wr_bin_addr_reg[6]_28 ,
    \cdf_wr_bin_addr_reg[7]_28 ,
    cdf_wr_en_reg_29,
    \y_cnt_reg[9]_14 ,
    \cdf_wr_bin_addr_reg[0]_29 ,
    \cdf_wr_bin_addr_reg[1]_29 ,
    \cdf_wr_bin_addr_reg[2]_29 ,
    \cdf_wr_bin_addr_reg[3]_29 ,
    \cdf_wr_bin_addr_reg[4]_29 ,
    \cdf_wr_bin_addr_reg[5]_29 ,
    \cdf_wr_bin_addr_reg[6]_29 ,
    \cdf_wr_bin_addr_reg[7]_29 ,
    \cdf_wr_bin_addr_reg[0]_30 ,
    \cdf_wr_bin_addr_reg[1]_30 ,
    \cdf_wr_bin_addr_reg[2]_30 ,
    \cdf_wr_bin_addr_reg[3]_30 ,
    \cdf_wr_bin_addr_reg[4]_30 ,
    \cdf_wr_bin_addr_reg[5]_30 ,
    \cdf_wr_bin_addr_reg[6]_30 ,
    \cdf_wr_bin_addr_reg[7]_30 ,
    cdf_wr_en_reg_30,
    rst_n_IBUF,
    in_href_IBUF,
    D,
    \cdf_wr_data_reg[7] ,
    \tile_s1_reg[3]_0 ,
    \tile_s1_reg[3]_1 ,
    \tile_s1_reg[3]_2 ,
    \tile_s1_reg[3]_3 ,
    \tile_s1_reg[3]_4 ,
    \tile_s1_reg[3]_5 ,
    \tile_s1_reg[3]_6 ,
    \tile_s1_reg[3]_7 ,
    \tile_s1_reg[3]_8 ,
    \tile_s1_reg[3]_9 ,
    \tile_s1_reg[3]_10 ,
    \tile_s1_reg[3]_11 ,
    \tile_s1_reg[3]_12 ,
    \tile_s1_reg[3]_13 ,
    \tile_s1_reg[3]_14 ,
    \tile_s1_reg[3]_15 ,
    \tile_s1_reg[3]_16 ,
    \tile_s1_reg[3]_17 ,
    \tile_s1_reg[3]_18 ,
    \tile_s1_reg[3]_19 ,
    \tile_s1_reg[3]_20 ,
    \tile_s1_reg[3]_21 ,
    \tile_s1_reg[3]_22 ,
    \tile_s1_reg[3]_23 ,
    \tile_s1_reg[3]_24 ,
    \tile_s1_reg[3]_25 ,
    \tile_s1_reg[3]_26 ,
    \tile_s1_reg[3]_27 ,
    \tile_s1_reg[3]_28 ,
    \tile_s1_reg[3]_29 ,
    \tile_s1_reg[3]_30 ,
    \tile_s1_reg[3]_31 );
  output vsync_d1;
  output \tile_s3_reg[3]_0 ;
  output vsync_d2;
  output valid_s3;
  output frame_hist_done;
  output clear_busy_reg;
  output clear_busy0;
  output \ram_b_we_a[1]_0 ;
  output ram_reg;
  output \ram_b_we_a[2]_1 ;
  output ram_reg_0;
  output \ram_b_we_a[3]_2 ;
  output ram_reg_1;
  output \ram_b_we_a[4]_3 ;
  output ram_reg_2;
  output \ram_b_we_a[5]_4 ;
  output ram_reg_3;
  output \ram_b_we_a[6]_5 ;
  output ram_reg_4;
  output \ram_b_we_a[7]_6 ;
  output ram_reg_5;
  output \ram_b_we_a[8]_7 ;
  output ram_reg_6;
  output \ram_b_we_a[9]_8 ;
  output ram_reg_7;
  output \ram_b_we_a[10]_9 ;
  output ram_reg_8;
  output \ram_b_we_a[11]_10 ;
  output ram_reg_9;
  output \ram_b_we_a[12]_11 ;
  output ram_reg_10;
  output \ram_b_we_a[13]_12 ;
  output ram_reg_11;
  output \ram_b_we_a[14]_13 ;
  output ram_reg_12;
  output \ram_b_we_a[15]_14 ;
  output ram_reg_13;
  output [15:0]DIADI;
  output [15:0]ram_reg_14;
  output [15:0]ram_reg_15;
  output [15:0]ram_reg_16;
  output [15:0]ram_reg_17;
  output [15:0]ram_reg_18;
  output [15:0]ram_reg_19;
  output [15:0]ram_reg_20;
  output [15:0]ram_reg_21;
  output [15:0]ram_reg_22;
  output [15:0]ram_reg_23;
  output [15:0]ram_reg_24;
  output [15:0]ram_reg_25;
  output [15:0]ram_reg_26;
  output [15:0]ram_reg_27;
  output [15:0]ram_reg_28;
  output ram_reg_29;
  output [7:0]ADDRBWRADDR;
  output [7:0]ram_reg_30;
  output \ram_a_we_a[3]_15 ;
  output ram_reg_31;
  output [15:0]ram_reg_32;
  output [7:0]ram_reg_33;
  output [7:0]ram_reg_34;
  output \ram_a_we_a[2]_16 ;
  output ram_reg_35;
  output [15:0]ram_reg_36;
  output [7:0]ram_reg_37;
  output [7:0]ram_reg_38;
  output \ram_a_we_a[1]_17 ;
  output ram_reg_39;
  output [15:0]ram_reg_40;
  output [7:0]ram_reg_41;
  output [7:0]ram_reg_42;
  output [15:0]ram_reg_43;
  output ram_reg_44;
  output [7:0]ram_reg_45;
  output [7:0]ram_reg_46;
  output \ram_a_we_a[12]_18 ;
  output ram_reg_47;
  output [15:0]ram_reg_48;
  output [7:0]ram_reg_49;
  output [7:0]ram_reg_50;
  output \ram_a_we_a[8]_19 ;
  output ram_reg_51;
  output [15:0]ram_reg_52;
  output [7:0]ram_reg_53;
  output [7:0]ram_reg_54;
  output \ram_a_we_a[4]_20 ;
  output ram_reg_55;
  output [15:0]ram_reg_56;
  output [7:0]ram_reg_57;
  output [7:0]ram_reg_58;
  output \ram_a_we_a[13]_21 ;
  output ram_reg_59;
  output [15:0]ram_reg_60;
  output [7:0]ram_reg_61;
  output [7:0]ram_reg_62;
  output \ram_a_we_a[9]_22 ;
  output ram_reg_63;
  output [15:0]ram_reg_64;
  output [7:0]ram_reg_65;
  output [7:0]ram_reg_66;
  output \ram_a_we_a[5]_23 ;
  output ram_reg_67;
  output [15:0]ram_reg_68;
  output [7:0]ram_reg_69;
  output [7:0]ram_reg_70;
  output \ram_a_we_a[14]_24 ;
  output ram_reg_71;
  output [15:0]ram_reg_72;
  output [7:0]ram_reg_73;
  output [7:0]ram_reg_74;
  output \ram_a_we_a[10]_25 ;
  output ram_reg_75;
  output [15:0]ram_reg_76;
  output [7:0]ram_reg_77;
  output [7:0]ram_reg_78;
  output \ram_a_we_a[6]_26 ;
  output ram_reg_79;
  output [15:0]ram_reg_80;
  output [7:0]ram_reg_81;
  output [7:0]ram_reg_82;
  output \ram_a_we_a[15]_27 ;
  output ram_reg_83;
  output [15:0]ram_reg_84;
  output [7:0]ram_reg_85;
  output [7:0]ram_reg_86;
  output \ram_a_we_a[11]_28 ;
  output ram_reg_87;
  output [15:0]ram_reg_88;
  output [7:0]ram_reg_89;
  output [7:0]ram_reg_90;
  output \ram_a_we_a[7]_29 ;
  output ram_reg_91;
  output [15:0]ram_reg_92;
  output [3:0]Q;
  output hist_clear_start;
  output [7:0]ram_reg_93;
  input in_vsync_IBUF;
  input pclk_IBUF_BUFG;
  input pixel_counter0;
  input rst_n;
  input \clear_addr_reg[7] ;
  input clear_busy;
  input cdf_wr_en_reg;
  input clear_busy_reg_0;
  input cdf_wr_en_reg_0;
  input cdf_wr_en_reg_1;
  input cdf_wr_en_reg_2;
  input clear_busy_reg_1;
  input cdf_wr_en_reg_3;
  input cdf_wr_en_reg_4;
  input cdf_wr_en_reg_5;
  input cdf_wr_en_reg_6;
  input clear_busy_reg_2;
  input cdf_wr_en_reg_7;
  input cdf_wr_en_reg_8;
  input cdf_wr_en_reg_9;
  input cdf_wr_en_reg_10;
  input clear_busy_reg_3;
  input cdf_wr_en_reg_11;
  input cdf_wr_en_reg_12;
  input cdf_wr_en_reg_13;
  input cdf_wr_en_reg_14;
  input \y_cnt_reg[9] ;
  input ping_pong_flag;
  input [7:0]in_y_IBUF;
  input \cdf_wr_bin_addr_reg[0] ;
  input \cdf_wr_bin_addr_reg[1] ;
  input \cdf_wr_bin_addr_reg[2] ;
  input \cdf_wr_bin_addr_reg[3] ;
  input \cdf_wr_bin_addr_reg[4] ;
  input \cdf_wr_bin_addr_reg[5] ;
  input \cdf_wr_bin_addr_reg[6] ;
  input \cdf_wr_bin_addr_reg[7] ;
  input ping_pong_flag_reg_rep;
  input \cdf_wr_bin_addr_reg[0]_0 ;
  input ping_pong_flag_reg_rep__1;
  input \cdf_wr_bin_addr_reg[1]_0 ;
  input \cdf_wr_bin_addr_reg[2]_0 ;
  input \cdf_wr_bin_addr_reg[3]_0 ;
  input \cdf_wr_bin_addr_reg[4]_0 ;
  input \cdf_wr_bin_addr_reg[5]_0 ;
  input \cdf_wr_bin_addr_reg[6]_0 ;
  input \cdf_wr_bin_addr_reg[7]_0 ;
  input cdf_wr_en_reg_15;
  input clear_busy_reg_4;
  input \y_cnt_reg[9]_0 ;
  input \cdf_wr_bin_addr_reg[0]_1 ;
  input \cdf_wr_bin_addr_reg[1]_1 ;
  input \cdf_wr_bin_addr_reg[2]_1 ;
  input \cdf_wr_bin_addr_reg[3]_1 ;
  input \cdf_wr_bin_addr_reg[4]_1 ;
  input \cdf_wr_bin_addr_reg[5]_1 ;
  input \cdf_wr_bin_addr_reg[6]_1 ;
  input \cdf_wr_bin_addr_reg[7]_1 ;
  input \cdf_wr_bin_addr_reg[0]_2 ;
  input \cdf_wr_bin_addr_reg[1]_2 ;
  input \cdf_wr_bin_addr_reg[2]_2 ;
  input \cdf_wr_bin_addr_reg[3]_2 ;
  input \cdf_wr_bin_addr_reg[4]_2 ;
  input \cdf_wr_bin_addr_reg[5]_2 ;
  input \cdf_wr_bin_addr_reg[6]_2 ;
  input \cdf_wr_bin_addr_reg[7]_2 ;
  input cdf_wr_en_reg_16;
  input \y_cnt_reg[9]_1 ;
  input \cdf_wr_bin_addr_reg[0]_3 ;
  input \cdf_wr_bin_addr_reg[1]_3 ;
  input \cdf_wr_bin_addr_reg[2]_3 ;
  input \cdf_wr_bin_addr_reg[3]_3 ;
  input \cdf_wr_bin_addr_reg[4]_3 ;
  input \cdf_wr_bin_addr_reg[5]_3 ;
  input \cdf_wr_bin_addr_reg[6]_3 ;
  input \cdf_wr_bin_addr_reg[7]_3 ;
  input \cdf_wr_bin_addr_reg[0]_4 ;
  input \cdf_wr_bin_addr_reg[1]_4 ;
  input \cdf_wr_bin_addr_reg[2]_4 ;
  input \cdf_wr_bin_addr_reg[3]_4 ;
  input \cdf_wr_bin_addr_reg[4]_4 ;
  input \cdf_wr_bin_addr_reg[5]_4 ;
  input \cdf_wr_bin_addr_reg[6]_4 ;
  input \cdf_wr_bin_addr_reg[7]_4 ;
  input cdf_wr_en_reg_17;
  input \y_cnt_reg[9]_2 ;
  input \cdf_wr_bin_addr_reg[0]_5 ;
  input \cdf_wr_bin_addr_reg[1]_5 ;
  input \cdf_wr_bin_addr_reg[2]_5 ;
  input \cdf_wr_bin_addr_reg[3]_5 ;
  input \cdf_wr_bin_addr_reg[4]_5 ;
  input \cdf_wr_bin_addr_reg[5]_5 ;
  input \cdf_wr_bin_addr_reg[6]_5 ;
  input \cdf_wr_bin_addr_reg[7]_5 ;
  input \cdf_wr_bin_addr_reg[0]_6 ;
  input \cdf_wr_bin_addr_reg[1]_6 ;
  input \cdf_wr_bin_addr_reg[2]_6 ;
  input \cdf_wr_bin_addr_reg[3]_6 ;
  input \cdf_wr_bin_addr_reg[4]_6 ;
  input \cdf_wr_bin_addr_reg[5]_6 ;
  input \cdf_wr_bin_addr_reg[6]_6 ;
  input \cdf_wr_bin_addr_reg[7]_6 ;
  input cdf_wr_en_reg_18;
  input \y_cnt_reg[9]_3 ;
  input \cdf_wr_bin_addr_reg[0]_7 ;
  input \cdf_wr_bin_addr_reg[1]_7 ;
  input \cdf_wr_bin_addr_reg[2]_7 ;
  input \cdf_wr_bin_addr_reg[3]_7 ;
  input \cdf_wr_bin_addr_reg[4]_7 ;
  input \cdf_wr_bin_addr_reg[5]_7 ;
  input \cdf_wr_bin_addr_reg[6]_7 ;
  input \cdf_wr_bin_addr_reg[7]_7 ;
  input \cdf_wr_bin_addr_reg[0]_8 ;
  input \cdf_wr_bin_addr_reg[1]_8 ;
  input \cdf_wr_bin_addr_reg[2]_8 ;
  input \cdf_wr_bin_addr_reg[3]_8 ;
  input \cdf_wr_bin_addr_reg[4]_8 ;
  input \cdf_wr_bin_addr_reg[5]_8 ;
  input \cdf_wr_bin_addr_reg[6]_8 ;
  input \cdf_wr_bin_addr_reg[7]_8 ;
  input cdf_wr_en_reg_19;
  input clear_busy_reg_5;
  input \y_cnt_reg[9]_4 ;
  input \cdf_wr_bin_addr_reg[0]_9 ;
  input \cdf_wr_bin_addr_reg[1]_9 ;
  input \cdf_wr_bin_addr_reg[2]_9 ;
  input \cdf_wr_bin_addr_reg[3]_9 ;
  input \cdf_wr_bin_addr_reg[4]_9 ;
  input \cdf_wr_bin_addr_reg[5]_9 ;
  input \cdf_wr_bin_addr_reg[6]_9 ;
  input \cdf_wr_bin_addr_reg[7]_9 ;
  input \cdf_wr_bin_addr_reg[0]_10 ;
  input \cdf_wr_bin_addr_reg[1]_10 ;
  input \cdf_wr_bin_addr_reg[2]_10 ;
  input \cdf_wr_bin_addr_reg[3]_10 ;
  input \cdf_wr_bin_addr_reg[4]_10 ;
  input \cdf_wr_bin_addr_reg[5]_10 ;
  input \cdf_wr_bin_addr_reg[6]_10 ;
  input \cdf_wr_bin_addr_reg[7]_10 ;
  input cdf_wr_en_reg_20;
  input clear_busy_reg_6;
  input \y_cnt_reg[9]_5 ;
  input \cdf_wr_bin_addr_reg[0]_11 ;
  input \cdf_wr_bin_addr_reg[1]_11 ;
  input \cdf_wr_bin_addr_reg[2]_11 ;
  input \cdf_wr_bin_addr_reg[3]_11 ;
  input \cdf_wr_bin_addr_reg[4]_11 ;
  input \cdf_wr_bin_addr_reg[5]_11 ;
  input \cdf_wr_bin_addr_reg[6]_11 ;
  input \cdf_wr_bin_addr_reg[7]_11 ;
  input \cdf_wr_bin_addr_reg[0]_12 ;
  input \cdf_wr_bin_addr_reg[1]_12 ;
  input \cdf_wr_bin_addr_reg[2]_12 ;
  input \cdf_wr_bin_addr_reg[3]_12 ;
  input \cdf_wr_bin_addr_reg[4]_12 ;
  input \cdf_wr_bin_addr_reg[5]_12 ;
  input \cdf_wr_bin_addr_reg[6]_12 ;
  input \cdf_wr_bin_addr_reg[7]_12 ;
  input cdf_wr_en_reg_21;
  input clear_busy_reg_7;
  input ping_pong_flag_reg_rep__0;
  input ping_pong_flag_reg_rep__0_0;
  input \y_cnt_reg[9]_6 ;
  input \cdf_wr_bin_addr_reg[0]_13 ;
  input \cdf_wr_bin_addr_reg[1]_13 ;
  input \cdf_wr_bin_addr_reg[2]_13 ;
  input \cdf_wr_bin_addr_reg[3]_13 ;
  input \cdf_wr_bin_addr_reg[4]_13 ;
  input \cdf_wr_bin_addr_reg[5]_13 ;
  input \cdf_wr_bin_addr_reg[6]_13 ;
  input \cdf_wr_bin_addr_reg[7]_13 ;
  input \cdf_wr_bin_addr_reg[0]_14 ;
  input \cdf_wr_bin_addr_reg[1]_14 ;
  input \cdf_wr_bin_addr_reg[2]_14 ;
  input \cdf_wr_bin_addr_reg[3]_14 ;
  input \cdf_wr_bin_addr_reg[4]_14 ;
  input \cdf_wr_bin_addr_reg[5]_14 ;
  input \cdf_wr_bin_addr_reg[6]_14 ;
  input \cdf_wr_bin_addr_reg[7]_14 ;
  input cdf_wr_en_reg_22;
  input \y_cnt_reg[9]_7 ;
  input \cdf_wr_bin_addr_reg[0]_15 ;
  input \cdf_wr_bin_addr_reg[1]_15 ;
  input \cdf_wr_bin_addr_reg[2]_15 ;
  input \cdf_wr_bin_addr_reg[3]_15 ;
  input \cdf_wr_bin_addr_reg[4]_15 ;
  input \cdf_wr_bin_addr_reg[5]_15 ;
  input \cdf_wr_bin_addr_reg[6]_15 ;
  input \cdf_wr_bin_addr_reg[7]_15 ;
  input \cdf_wr_bin_addr_reg[0]_16 ;
  input \cdf_wr_bin_addr_reg[1]_16 ;
  input \cdf_wr_bin_addr_reg[2]_16 ;
  input \cdf_wr_bin_addr_reg[3]_16 ;
  input \cdf_wr_bin_addr_reg[4]_16 ;
  input \cdf_wr_bin_addr_reg[5]_16 ;
  input \cdf_wr_bin_addr_reg[6]_16 ;
  input \cdf_wr_bin_addr_reg[7]_16 ;
  input cdf_wr_en_reg_23;
  input \y_cnt_reg[9]_8 ;
  input \cdf_wr_bin_addr_reg[0]_17 ;
  input \cdf_wr_bin_addr_reg[1]_17 ;
  input \cdf_wr_bin_addr_reg[2]_17 ;
  input \cdf_wr_bin_addr_reg[3]_17 ;
  input \cdf_wr_bin_addr_reg[4]_17 ;
  input \cdf_wr_bin_addr_reg[5]_17 ;
  input \cdf_wr_bin_addr_reg[6]_17 ;
  input \cdf_wr_bin_addr_reg[7]_17 ;
  input \cdf_wr_bin_addr_reg[0]_18 ;
  input \cdf_wr_bin_addr_reg[1]_18 ;
  input \cdf_wr_bin_addr_reg[2]_18 ;
  input \cdf_wr_bin_addr_reg[3]_18 ;
  input \cdf_wr_bin_addr_reg[4]_18 ;
  input \cdf_wr_bin_addr_reg[5]_18 ;
  input \cdf_wr_bin_addr_reg[6]_18 ;
  input \cdf_wr_bin_addr_reg[7]_18 ;
  input cdf_wr_en_reg_24;
  input \y_cnt_reg[9]_9 ;
  input \cdf_wr_bin_addr_reg[0]_19 ;
  input \cdf_wr_bin_addr_reg[1]_19 ;
  input \cdf_wr_bin_addr_reg[2]_19 ;
  input \cdf_wr_bin_addr_reg[3]_19 ;
  input \cdf_wr_bin_addr_reg[4]_19 ;
  input \cdf_wr_bin_addr_reg[5]_19 ;
  input \cdf_wr_bin_addr_reg[6]_19 ;
  input \cdf_wr_bin_addr_reg[7]_19 ;
  input \cdf_wr_bin_addr_reg[0]_20 ;
  input \cdf_wr_bin_addr_reg[1]_20 ;
  input \cdf_wr_bin_addr_reg[2]_20 ;
  input \cdf_wr_bin_addr_reg[3]_20 ;
  input \cdf_wr_bin_addr_reg[4]_20 ;
  input \cdf_wr_bin_addr_reg[5]_20 ;
  input \cdf_wr_bin_addr_reg[6]_20 ;
  input \cdf_wr_bin_addr_reg[7]_20 ;
  input cdf_wr_en_reg_25;
  input \y_cnt_reg[9]_10 ;
  input \cdf_wr_bin_addr_reg[0]_21 ;
  input \cdf_wr_bin_addr_reg[1]_21 ;
  input \cdf_wr_bin_addr_reg[2]_21 ;
  input \cdf_wr_bin_addr_reg[3]_21 ;
  input \cdf_wr_bin_addr_reg[4]_21 ;
  input \cdf_wr_bin_addr_reg[5]_21 ;
  input \cdf_wr_bin_addr_reg[6]_21 ;
  input \cdf_wr_bin_addr_reg[7]_21 ;
  input ping_pong_flag_reg_rep__0_1;
  input \cdf_wr_bin_addr_reg[0]_22 ;
  input \cdf_wr_bin_addr_reg[1]_22 ;
  input \cdf_wr_bin_addr_reg[2]_22 ;
  input \cdf_wr_bin_addr_reg[3]_22 ;
  input \cdf_wr_bin_addr_reg[4]_22 ;
  input \cdf_wr_bin_addr_reg[5]_22 ;
  input \cdf_wr_bin_addr_reg[6]_22 ;
  input \cdf_wr_bin_addr_reg[7]_22 ;
  input cdf_wr_en_reg_26;
  input \y_cnt_reg[9]_11 ;
  input \cdf_wr_bin_addr_reg[0]_23 ;
  input \cdf_wr_bin_addr_reg[1]_23 ;
  input \cdf_wr_bin_addr_reg[2]_23 ;
  input \cdf_wr_bin_addr_reg[3]_23 ;
  input \cdf_wr_bin_addr_reg[4]_23 ;
  input \cdf_wr_bin_addr_reg[5]_23 ;
  input \cdf_wr_bin_addr_reg[6]_23 ;
  input \cdf_wr_bin_addr_reg[7]_23 ;
  input \cdf_wr_bin_addr_reg[0]_24 ;
  input \cdf_wr_bin_addr_reg[1]_24 ;
  input \cdf_wr_bin_addr_reg[2]_24 ;
  input \cdf_wr_bin_addr_reg[3]_24 ;
  input \cdf_wr_bin_addr_reg[4]_24 ;
  input \cdf_wr_bin_addr_reg[5]_24 ;
  input \cdf_wr_bin_addr_reg[6]_24 ;
  input \cdf_wr_bin_addr_reg[7]_24 ;
  input cdf_wr_en_reg_27;
  input \y_cnt_reg[9]_12 ;
  input \cdf_wr_bin_addr_reg[0]_25 ;
  input \cdf_wr_bin_addr_reg[1]_25 ;
  input \cdf_wr_bin_addr_reg[2]_25 ;
  input \cdf_wr_bin_addr_reg[3]_25 ;
  input \cdf_wr_bin_addr_reg[4]_25 ;
  input \cdf_wr_bin_addr_reg[5]_25 ;
  input \cdf_wr_bin_addr_reg[6]_25 ;
  input \cdf_wr_bin_addr_reg[7]_25 ;
  input \cdf_wr_bin_addr_reg[0]_26 ;
  input \cdf_wr_bin_addr_reg[1]_26 ;
  input \cdf_wr_bin_addr_reg[2]_26 ;
  input \cdf_wr_bin_addr_reg[3]_26 ;
  input \cdf_wr_bin_addr_reg[4]_26 ;
  input \cdf_wr_bin_addr_reg[5]_26 ;
  input \cdf_wr_bin_addr_reg[6]_26 ;
  input \cdf_wr_bin_addr_reg[7]_26 ;
  input cdf_wr_en_reg_28;
  input \y_cnt_reg[9]_13 ;
  input \cdf_wr_bin_addr_reg[0]_27 ;
  input \cdf_wr_bin_addr_reg[1]_27 ;
  input \cdf_wr_bin_addr_reg[2]_27 ;
  input \cdf_wr_bin_addr_reg[3]_27 ;
  input \cdf_wr_bin_addr_reg[4]_27 ;
  input \cdf_wr_bin_addr_reg[5]_27 ;
  input \cdf_wr_bin_addr_reg[6]_27 ;
  input \cdf_wr_bin_addr_reg[7]_27 ;
  input \cdf_wr_bin_addr_reg[0]_28 ;
  input \cdf_wr_bin_addr_reg[1]_28 ;
  input \cdf_wr_bin_addr_reg[2]_28 ;
  input \cdf_wr_bin_addr_reg[3]_28 ;
  input \cdf_wr_bin_addr_reg[4]_28 ;
  input \cdf_wr_bin_addr_reg[5]_28 ;
  input \cdf_wr_bin_addr_reg[6]_28 ;
  input \cdf_wr_bin_addr_reg[7]_28 ;
  input cdf_wr_en_reg_29;
  input \y_cnt_reg[9]_14 ;
  input \cdf_wr_bin_addr_reg[0]_29 ;
  input \cdf_wr_bin_addr_reg[1]_29 ;
  input \cdf_wr_bin_addr_reg[2]_29 ;
  input \cdf_wr_bin_addr_reg[3]_29 ;
  input \cdf_wr_bin_addr_reg[4]_29 ;
  input \cdf_wr_bin_addr_reg[5]_29 ;
  input \cdf_wr_bin_addr_reg[6]_29 ;
  input \cdf_wr_bin_addr_reg[7]_29 ;
  input \cdf_wr_bin_addr_reg[0]_30 ;
  input \cdf_wr_bin_addr_reg[1]_30 ;
  input \cdf_wr_bin_addr_reg[2]_30 ;
  input \cdf_wr_bin_addr_reg[3]_30 ;
  input \cdf_wr_bin_addr_reg[4]_30 ;
  input \cdf_wr_bin_addr_reg[5]_30 ;
  input \cdf_wr_bin_addr_reg[6]_30 ;
  input \cdf_wr_bin_addr_reg[7]_30 ;
  input cdf_wr_en_reg_30;
  input rst_n_IBUF;
  input in_href_IBUF;
  input [3:0]D;
  input [7:0]\cdf_wr_data_reg[7] ;
  input \tile_s1_reg[3]_0 ;
  input \tile_s1_reg[3]_1 ;
  input \tile_s1_reg[3]_2 ;
  input \tile_s1_reg[3]_3 ;
  input \tile_s1_reg[3]_4 ;
  input \tile_s1_reg[3]_5 ;
  input \tile_s1_reg[3]_6 ;
  input \tile_s1_reg[3]_7 ;
  input \tile_s1_reg[3]_8 ;
  input \tile_s1_reg[3]_9 ;
  input \tile_s1_reg[3]_10 ;
  input \tile_s1_reg[3]_11 ;
  input \tile_s1_reg[3]_12 ;
  input \tile_s1_reg[3]_13 ;
  input \tile_s1_reg[3]_14 ;
  input \tile_s1_reg[3]_15 ;
  input \tile_s1_reg[3]_16 ;
  input \tile_s1_reg[3]_17 ;
  input \tile_s1_reg[3]_18 ;
  input \tile_s1_reg[3]_19 ;
  input \tile_s1_reg[3]_20 ;
  input \tile_s1_reg[3]_21 ;
  input \tile_s1_reg[3]_22 ;
  input \tile_s1_reg[3]_23 ;
  input \tile_s1_reg[3]_24 ;
  input \tile_s1_reg[3]_25 ;
  input \tile_s1_reg[3]_26 ;
  input \tile_s1_reg[3]_27 ;
  input \tile_s1_reg[3]_28 ;
  input \tile_s1_reg[3]_29 ;
  input \tile_s1_reg[3]_30 ;
  input \tile_s1_reg[3]_31 ;

  wire [7:0]ADDRBWRADDR;
  wire [3:0]D;
  wire [15:0]DIADI;
  wire [3:0]Q;
  wire [15:0]bypass_data;
  wire bypass_valid;
  wire bypass_valid_i_2_n_0;
  wire bypass_valid_i_3_n_0;
  wire bypass_valid_i_4_n_0;
  wire bypass_valid_i_5_n_0;
  wire bypass_valid_i_6_n_0;
  wire \cdf_wr_bin_addr_reg[0] ;
  wire \cdf_wr_bin_addr_reg[0]_0 ;
  wire \cdf_wr_bin_addr_reg[0]_1 ;
  wire \cdf_wr_bin_addr_reg[0]_10 ;
  wire \cdf_wr_bin_addr_reg[0]_11 ;
  wire \cdf_wr_bin_addr_reg[0]_12 ;
  wire \cdf_wr_bin_addr_reg[0]_13 ;
  wire \cdf_wr_bin_addr_reg[0]_14 ;
  wire \cdf_wr_bin_addr_reg[0]_15 ;
  wire \cdf_wr_bin_addr_reg[0]_16 ;
  wire \cdf_wr_bin_addr_reg[0]_17 ;
  wire \cdf_wr_bin_addr_reg[0]_18 ;
  wire \cdf_wr_bin_addr_reg[0]_19 ;
  wire \cdf_wr_bin_addr_reg[0]_2 ;
  wire \cdf_wr_bin_addr_reg[0]_20 ;
  wire \cdf_wr_bin_addr_reg[0]_21 ;
  wire \cdf_wr_bin_addr_reg[0]_22 ;
  wire \cdf_wr_bin_addr_reg[0]_23 ;
  wire \cdf_wr_bin_addr_reg[0]_24 ;
  wire \cdf_wr_bin_addr_reg[0]_25 ;
  wire \cdf_wr_bin_addr_reg[0]_26 ;
  wire \cdf_wr_bin_addr_reg[0]_27 ;
  wire \cdf_wr_bin_addr_reg[0]_28 ;
  wire \cdf_wr_bin_addr_reg[0]_29 ;
  wire \cdf_wr_bin_addr_reg[0]_3 ;
  wire \cdf_wr_bin_addr_reg[0]_30 ;
  wire \cdf_wr_bin_addr_reg[0]_4 ;
  wire \cdf_wr_bin_addr_reg[0]_5 ;
  wire \cdf_wr_bin_addr_reg[0]_6 ;
  wire \cdf_wr_bin_addr_reg[0]_7 ;
  wire \cdf_wr_bin_addr_reg[0]_8 ;
  wire \cdf_wr_bin_addr_reg[0]_9 ;
  wire \cdf_wr_bin_addr_reg[1] ;
  wire \cdf_wr_bin_addr_reg[1]_0 ;
  wire \cdf_wr_bin_addr_reg[1]_1 ;
  wire \cdf_wr_bin_addr_reg[1]_10 ;
  wire \cdf_wr_bin_addr_reg[1]_11 ;
  wire \cdf_wr_bin_addr_reg[1]_12 ;
  wire \cdf_wr_bin_addr_reg[1]_13 ;
  wire \cdf_wr_bin_addr_reg[1]_14 ;
  wire \cdf_wr_bin_addr_reg[1]_15 ;
  wire \cdf_wr_bin_addr_reg[1]_16 ;
  wire \cdf_wr_bin_addr_reg[1]_17 ;
  wire \cdf_wr_bin_addr_reg[1]_18 ;
  wire \cdf_wr_bin_addr_reg[1]_19 ;
  wire \cdf_wr_bin_addr_reg[1]_2 ;
  wire \cdf_wr_bin_addr_reg[1]_20 ;
  wire \cdf_wr_bin_addr_reg[1]_21 ;
  wire \cdf_wr_bin_addr_reg[1]_22 ;
  wire \cdf_wr_bin_addr_reg[1]_23 ;
  wire \cdf_wr_bin_addr_reg[1]_24 ;
  wire \cdf_wr_bin_addr_reg[1]_25 ;
  wire \cdf_wr_bin_addr_reg[1]_26 ;
  wire \cdf_wr_bin_addr_reg[1]_27 ;
  wire \cdf_wr_bin_addr_reg[1]_28 ;
  wire \cdf_wr_bin_addr_reg[1]_29 ;
  wire \cdf_wr_bin_addr_reg[1]_3 ;
  wire \cdf_wr_bin_addr_reg[1]_30 ;
  wire \cdf_wr_bin_addr_reg[1]_4 ;
  wire \cdf_wr_bin_addr_reg[1]_5 ;
  wire \cdf_wr_bin_addr_reg[1]_6 ;
  wire \cdf_wr_bin_addr_reg[1]_7 ;
  wire \cdf_wr_bin_addr_reg[1]_8 ;
  wire \cdf_wr_bin_addr_reg[1]_9 ;
  wire \cdf_wr_bin_addr_reg[2] ;
  wire \cdf_wr_bin_addr_reg[2]_0 ;
  wire \cdf_wr_bin_addr_reg[2]_1 ;
  wire \cdf_wr_bin_addr_reg[2]_10 ;
  wire \cdf_wr_bin_addr_reg[2]_11 ;
  wire \cdf_wr_bin_addr_reg[2]_12 ;
  wire \cdf_wr_bin_addr_reg[2]_13 ;
  wire \cdf_wr_bin_addr_reg[2]_14 ;
  wire \cdf_wr_bin_addr_reg[2]_15 ;
  wire \cdf_wr_bin_addr_reg[2]_16 ;
  wire \cdf_wr_bin_addr_reg[2]_17 ;
  wire \cdf_wr_bin_addr_reg[2]_18 ;
  wire \cdf_wr_bin_addr_reg[2]_19 ;
  wire \cdf_wr_bin_addr_reg[2]_2 ;
  wire \cdf_wr_bin_addr_reg[2]_20 ;
  wire \cdf_wr_bin_addr_reg[2]_21 ;
  wire \cdf_wr_bin_addr_reg[2]_22 ;
  wire \cdf_wr_bin_addr_reg[2]_23 ;
  wire \cdf_wr_bin_addr_reg[2]_24 ;
  wire \cdf_wr_bin_addr_reg[2]_25 ;
  wire \cdf_wr_bin_addr_reg[2]_26 ;
  wire \cdf_wr_bin_addr_reg[2]_27 ;
  wire \cdf_wr_bin_addr_reg[2]_28 ;
  wire \cdf_wr_bin_addr_reg[2]_29 ;
  wire \cdf_wr_bin_addr_reg[2]_3 ;
  wire \cdf_wr_bin_addr_reg[2]_30 ;
  wire \cdf_wr_bin_addr_reg[2]_4 ;
  wire \cdf_wr_bin_addr_reg[2]_5 ;
  wire \cdf_wr_bin_addr_reg[2]_6 ;
  wire \cdf_wr_bin_addr_reg[2]_7 ;
  wire \cdf_wr_bin_addr_reg[2]_8 ;
  wire \cdf_wr_bin_addr_reg[2]_9 ;
  wire \cdf_wr_bin_addr_reg[3] ;
  wire \cdf_wr_bin_addr_reg[3]_0 ;
  wire \cdf_wr_bin_addr_reg[3]_1 ;
  wire \cdf_wr_bin_addr_reg[3]_10 ;
  wire \cdf_wr_bin_addr_reg[3]_11 ;
  wire \cdf_wr_bin_addr_reg[3]_12 ;
  wire \cdf_wr_bin_addr_reg[3]_13 ;
  wire \cdf_wr_bin_addr_reg[3]_14 ;
  wire \cdf_wr_bin_addr_reg[3]_15 ;
  wire \cdf_wr_bin_addr_reg[3]_16 ;
  wire \cdf_wr_bin_addr_reg[3]_17 ;
  wire \cdf_wr_bin_addr_reg[3]_18 ;
  wire \cdf_wr_bin_addr_reg[3]_19 ;
  wire \cdf_wr_bin_addr_reg[3]_2 ;
  wire \cdf_wr_bin_addr_reg[3]_20 ;
  wire \cdf_wr_bin_addr_reg[3]_21 ;
  wire \cdf_wr_bin_addr_reg[3]_22 ;
  wire \cdf_wr_bin_addr_reg[3]_23 ;
  wire \cdf_wr_bin_addr_reg[3]_24 ;
  wire \cdf_wr_bin_addr_reg[3]_25 ;
  wire \cdf_wr_bin_addr_reg[3]_26 ;
  wire \cdf_wr_bin_addr_reg[3]_27 ;
  wire \cdf_wr_bin_addr_reg[3]_28 ;
  wire \cdf_wr_bin_addr_reg[3]_29 ;
  wire \cdf_wr_bin_addr_reg[3]_3 ;
  wire \cdf_wr_bin_addr_reg[3]_30 ;
  wire \cdf_wr_bin_addr_reg[3]_4 ;
  wire \cdf_wr_bin_addr_reg[3]_5 ;
  wire \cdf_wr_bin_addr_reg[3]_6 ;
  wire \cdf_wr_bin_addr_reg[3]_7 ;
  wire \cdf_wr_bin_addr_reg[3]_8 ;
  wire \cdf_wr_bin_addr_reg[3]_9 ;
  wire \cdf_wr_bin_addr_reg[4] ;
  wire \cdf_wr_bin_addr_reg[4]_0 ;
  wire \cdf_wr_bin_addr_reg[4]_1 ;
  wire \cdf_wr_bin_addr_reg[4]_10 ;
  wire \cdf_wr_bin_addr_reg[4]_11 ;
  wire \cdf_wr_bin_addr_reg[4]_12 ;
  wire \cdf_wr_bin_addr_reg[4]_13 ;
  wire \cdf_wr_bin_addr_reg[4]_14 ;
  wire \cdf_wr_bin_addr_reg[4]_15 ;
  wire \cdf_wr_bin_addr_reg[4]_16 ;
  wire \cdf_wr_bin_addr_reg[4]_17 ;
  wire \cdf_wr_bin_addr_reg[4]_18 ;
  wire \cdf_wr_bin_addr_reg[4]_19 ;
  wire \cdf_wr_bin_addr_reg[4]_2 ;
  wire \cdf_wr_bin_addr_reg[4]_20 ;
  wire \cdf_wr_bin_addr_reg[4]_21 ;
  wire \cdf_wr_bin_addr_reg[4]_22 ;
  wire \cdf_wr_bin_addr_reg[4]_23 ;
  wire \cdf_wr_bin_addr_reg[4]_24 ;
  wire \cdf_wr_bin_addr_reg[4]_25 ;
  wire \cdf_wr_bin_addr_reg[4]_26 ;
  wire \cdf_wr_bin_addr_reg[4]_27 ;
  wire \cdf_wr_bin_addr_reg[4]_28 ;
  wire \cdf_wr_bin_addr_reg[4]_29 ;
  wire \cdf_wr_bin_addr_reg[4]_3 ;
  wire \cdf_wr_bin_addr_reg[4]_30 ;
  wire \cdf_wr_bin_addr_reg[4]_4 ;
  wire \cdf_wr_bin_addr_reg[4]_5 ;
  wire \cdf_wr_bin_addr_reg[4]_6 ;
  wire \cdf_wr_bin_addr_reg[4]_7 ;
  wire \cdf_wr_bin_addr_reg[4]_8 ;
  wire \cdf_wr_bin_addr_reg[4]_9 ;
  wire \cdf_wr_bin_addr_reg[5] ;
  wire \cdf_wr_bin_addr_reg[5]_0 ;
  wire \cdf_wr_bin_addr_reg[5]_1 ;
  wire \cdf_wr_bin_addr_reg[5]_10 ;
  wire \cdf_wr_bin_addr_reg[5]_11 ;
  wire \cdf_wr_bin_addr_reg[5]_12 ;
  wire \cdf_wr_bin_addr_reg[5]_13 ;
  wire \cdf_wr_bin_addr_reg[5]_14 ;
  wire \cdf_wr_bin_addr_reg[5]_15 ;
  wire \cdf_wr_bin_addr_reg[5]_16 ;
  wire \cdf_wr_bin_addr_reg[5]_17 ;
  wire \cdf_wr_bin_addr_reg[5]_18 ;
  wire \cdf_wr_bin_addr_reg[5]_19 ;
  wire \cdf_wr_bin_addr_reg[5]_2 ;
  wire \cdf_wr_bin_addr_reg[5]_20 ;
  wire \cdf_wr_bin_addr_reg[5]_21 ;
  wire \cdf_wr_bin_addr_reg[5]_22 ;
  wire \cdf_wr_bin_addr_reg[5]_23 ;
  wire \cdf_wr_bin_addr_reg[5]_24 ;
  wire \cdf_wr_bin_addr_reg[5]_25 ;
  wire \cdf_wr_bin_addr_reg[5]_26 ;
  wire \cdf_wr_bin_addr_reg[5]_27 ;
  wire \cdf_wr_bin_addr_reg[5]_28 ;
  wire \cdf_wr_bin_addr_reg[5]_29 ;
  wire \cdf_wr_bin_addr_reg[5]_3 ;
  wire \cdf_wr_bin_addr_reg[5]_30 ;
  wire \cdf_wr_bin_addr_reg[5]_4 ;
  wire \cdf_wr_bin_addr_reg[5]_5 ;
  wire \cdf_wr_bin_addr_reg[5]_6 ;
  wire \cdf_wr_bin_addr_reg[5]_7 ;
  wire \cdf_wr_bin_addr_reg[5]_8 ;
  wire \cdf_wr_bin_addr_reg[5]_9 ;
  wire \cdf_wr_bin_addr_reg[6] ;
  wire \cdf_wr_bin_addr_reg[6]_0 ;
  wire \cdf_wr_bin_addr_reg[6]_1 ;
  wire \cdf_wr_bin_addr_reg[6]_10 ;
  wire \cdf_wr_bin_addr_reg[6]_11 ;
  wire \cdf_wr_bin_addr_reg[6]_12 ;
  wire \cdf_wr_bin_addr_reg[6]_13 ;
  wire \cdf_wr_bin_addr_reg[6]_14 ;
  wire \cdf_wr_bin_addr_reg[6]_15 ;
  wire \cdf_wr_bin_addr_reg[6]_16 ;
  wire \cdf_wr_bin_addr_reg[6]_17 ;
  wire \cdf_wr_bin_addr_reg[6]_18 ;
  wire \cdf_wr_bin_addr_reg[6]_19 ;
  wire \cdf_wr_bin_addr_reg[6]_2 ;
  wire \cdf_wr_bin_addr_reg[6]_20 ;
  wire \cdf_wr_bin_addr_reg[6]_21 ;
  wire \cdf_wr_bin_addr_reg[6]_22 ;
  wire \cdf_wr_bin_addr_reg[6]_23 ;
  wire \cdf_wr_bin_addr_reg[6]_24 ;
  wire \cdf_wr_bin_addr_reg[6]_25 ;
  wire \cdf_wr_bin_addr_reg[6]_26 ;
  wire \cdf_wr_bin_addr_reg[6]_27 ;
  wire \cdf_wr_bin_addr_reg[6]_28 ;
  wire \cdf_wr_bin_addr_reg[6]_29 ;
  wire \cdf_wr_bin_addr_reg[6]_3 ;
  wire \cdf_wr_bin_addr_reg[6]_30 ;
  wire \cdf_wr_bin_addr_reg[6]_4 ;
  wire \cdf_wr_bin_addr_reg[6]_5 ;
  wire \cdf_wr_bin_addr_reg[6]_6 ;
  wire \cdf_wr_bin_addr_reg[6]_7 ;
  wire \cdf_wr_bin_addr_reg[6]_8 ;
  wire \cdf_wr_bin_addr_reg[6]_9 ;
  wire \cdf_wr_bin_addr_reg[7] ;
  wire \cdf_wr_bin_addr_reg[7]_0 ;
  wire \cdf_wr_bin_addr_reg[7]_1 ;
  wire \cdf_wr_bin_addr_reg[7]_10 ;
  wire \cdf_wr_bin_addr_reg[7]_11 ;
  wire \cdf_wr_bin_addr_reg[7]_12 ;
  wire \cdf_wr_bin_addr_reg[7]_13 ;
  wire \cdf_wr_bin_addr_reg[7]_14 ;
  wire \cdf_wr_bin_addr_reg[7]_15 ;
  wire \cdf_wr_bin_addr_reg[7]_16 ;
  wire \cdf_wr_bin_addr_reg[7]_17 ;
  wire \cdf_wr_bin_addr_reg[7]_18 ;
  wire \cdf_wr_bin_addr_reg[7]_19 ;
  wire \cdf_wr_bin_addr_reg[7]_2 ;
  wire \cdf_wr_bin_addr_reg[7]_20 ;
  wire \cdf_wr_bin_addr_reg[7]_21 ;
  wire \cdf_wr_bin_addr_reg[7]_22 ;
  wire \cdf_wr_bin_addr_reg[7]_23 ;
  wire \cdf_wr_bin_addr_reg[7]_24 ;
  wire \cdf_wr_bin_addr_reg[7]_25 ;
  wire \cdf_wr_bin_addr_reg[7]_26 ;
  wire \cdf_wr_bin_addr_reg[7]_27 ;
  wire \cdf_wr_bin_addr_reg[7]_28 ;
  wire \cdf_wr_bin_addr_reg[7]_29 ;
  wire \cdf_wr_bin_addr_reg[7]_3 ;
  wire \cdf_wr_bin_addr_reg[7]_30 ;
  wire \cdf_wr_bin_addr_reg[7]_4 ;
  wire \cdf_wr_bin_addr_reg[7]_5 ;
  wire \cdf_wr_bin_addr_reg[7]_6 ;
  wire \cdf_wr_bin_addr_reg[7]_7 ;
  wire \cdf_wr_bin_addr_reg[7]_8 ;
  wire \cdf_wr_bin_addr_reg[7]_9 ;
  wire [7:0]\cdf_wr_data_reg[7] ;
  wire cdf_wr_en_reg;
  wire cdf_wr_en_reg_0;
  wire cdf_wr_en_reg_1;
  wire cdf_wr_en_reg_10;
  wire cdf_wr_en_reg_11;
  wire cdf_wr_en_reg_12;
  wire cdf_wr_en_reg_13;
  wire cdf_wr_en_reg_14;
  wire cdf_wr_en_reg_15;
  wire cdf_wr_en_reg_16;
  wire cdf_wr_en_reg_17;
  wire cdf_wr_en_reg_18;
  wire cdf_wr_en_reg_19;
  wire cdf_wr_en_reg_2;
  wire cdf_wr_en_reg_20;
  wire cdf_wr_en_reg_21;
  wire cdf_wr_en_reg_22;
  wire cdf_wr_en_reg_23;
  wire cdf_wr_en_reg_24;
  wire cdf_wr_en_reg_25;
  wire cdf_wr_en_reg_26;
  wire cdf_wr_en_reg_27;
  wire cdf_wr_en_reg_28;
  wire cdf_wr_en_reg_29;
  wire cdf_wr_en_reg_3;
  wire cdf_wr_en_reg_30;
  wire cdf_wr_en_reg_4;
  wire cdf_wr_en_reg_5;
  wire cdf_wr_en_reg_6;
  wire cdf_wr_en_reg_7;
  wire cdf_wr_en_reg_8;
  wire cdf_wr_en_reg_9;
  wire \clear_addr_reg[7] ;
  wire clear_busy;
  wire clear_busy0;
  wire clear_busy_reg;
  wire clear_busy_reg_0;
  wire clear_busy_reg_1;
  wire clear_busy_reg_2;
  wire clear_busy_reg_3;
  wire clear_busy_reg_4;
  wire clear_busy_reg_5;
  wire clear_busy_reg_6;
  wire clear_busy_reg_7;
  wire conflict;
  wire frame_hist_done;
  wire hist_clear_start;
  wire hist_done_flag;
  wire hist_done_flag1_carry__0_n_0;
  wire hist_done_flag1_carry__0_n_4;
  wire hist_done_flag1_carry__0_n_5;
  wire hist_done_flag1_carry__0_n_6;
  wire hist_done_flag1_carry__0_n_7;
  wire hist_done_flag1_carry__1_n_0;
  wire hist_done_flag1_carry__1_n_4;
  wire hist_done_flag1_carry__1_n_5;
  wire hist_done_flag1_carry__1_n_6;
  wire hist_done_flag1_carry__1_n_7;
  wire hist_done_flag1_carry__2_n_0;
  wire hist_done_flag1_carry__2_n_4;
  wire hist_done_flag1_carry__2_n_5;
  wire hist_done_flag1_carry__2_n_6;
  wire hist_done_flag1_carry__2_n_7;
  wire hist_done_flag1_carry__3_n_0;
  wire hist_done_flag1_carry__3_n_5;
  wire hist_done_flag1_carry__3_n_6;
  wire hist_done_flag1_carry__3_n_7;
  wire hist_done_flag1_carry_n_0;
  wire hist_done_flag1_carry_n_4;
  wire hist_done_flag1_carry_n_5;
  wire hist_done_flag1_carry_n_6;
  wire hist_done_flag1_carry_n_7;
  wire hist_done_flag_i_2_n_0;
  wire hist_done_flag_i_3_n_0;
  wire hist_done_flag_i_4_n_0;
  wire hist_done_flag_i_5_n_0;
  wire hist_done_flag_i_6_n_0;
  wire [7:0]hist_rd_addr;
  wire [15:0]hist_wr_data;
  wire [3:0]hist_wr_tile_idx;
  wire in_href_IBUF;
  wire in_vsync_IBUF;
  wire [7:0]in_y_IBUF;
  wire \increment_s2[0]_i_1_n_0 ;
  wire \increment_s2_reg_n_0_[0] ;
  wire \increment_s2_reg_n_0_[1] ;
  wire pclk_IBUF_BUFG;
  wire ping_pong_flag;
  wire ping_pong_flag_reg_rep;
  wire ping_pong_flag_reg_rep__0;
  wire ping_pong_flag_reg_rep__0_0;
  wire ping_pong_flag_reg_rep__0_1;
  wire ping_pong_flag_reg_rep__1;
  wire pixel_counter0;
  wire \pixel_counter[0]_i_1_n_0 ;
  wire \pixel_counter[0]_i_3_n_0 ;
  wire \pixel_counter[0]_i_4_n_0 ;
  wire \pixel_counter[0]_i_5_n_0 ;
  wire \pixel_counter[0]_i_6_n_0 ;
  wire \pixel_counter[0]_i_7_n_0 ;
  wire \pixel_counter[12]_i_2_n_0 ;
  wire \pixel_counter[12]_i_3_n_0 ;
  wire \pixel_counter[12]_i_4_n_0 ;
  wire \pixel_counter[12]_i_5_n_0 ;
  wire \pixel_counter[16]_i_2_n_0 ;
  wire \pixel_counter[16]_i_3_n_0 ;
  wire \pixel_counter[16]_i_4_n_0 ;
  wire \pixel_counter[16]_i_5_n_0 ;
  wire \pixel_counter[4]_i_2_n_0 ;
  wire \pixel_counter[4]_i_3_n_0 ;
  wire \pixel_counter[4]_i_4_n_0 ;
  wire \pixel_counter[4]_i_5_n_0 ;
  wire \pixel_counter[8]_i_2_n_0 ;
  wire \pixel_counter[8]_i_3_n_0 ;
  wire \pixel_counter[8]_i_4_n_0 ;
  wire \pixel_counter[8]_i_5_n_0 ;
  wire [19:0]pixel_counter_reg;
  wire \pixel_counter_reg[0]_i_2_n_0 ;
  wire \pixel_counter_reg[0]_i_2_n_4 ;
  wire \pixel_counter_reg[0]_i_2_n_5 ;
  wire \pixel_counter_reg[0]_i_2_n_6 ;
  wire \pixel_counter_reg[0]_i_2_n_7 ;
  wire \pixel_counter_reg[12]_i_1_n_0 ;
  wire \pixel_counter_reg[12]_i_1_n_4 ;
  wire \pixel_counter_reg[12]_i_1_n_5 ;
  wire \pixel_counter_reg[12]_i_1_n_6 ;
  wire \pixel_counter_reg[12]_i_1_n_7 ;
  wire \pixel_counter_reg[16]_i_1_n_4 ;
  wire \pixel_counter_reg[16]_i_1_n_5 ;
  wire \pixel_counter_reg[16]_i_1_n_6 ;
  wire \pixel_counter_reg[16]_i_1_n_7 ;
  wire \pixel_counter_reg[4]_i_1_n_0 ;
  wire \pixel_counter_reg[4]_i_1_n_4 ;
  wire \pixel_counter_reg[4]_i_1_n_5 ;
  wire \pixel_counter_reg[4]_i_1_n_6 ;
  wire \pixel_counter_reg[4]_i_1_n_7 ;
  wire \pixel_counter_reg[8]_i_1_n_0 ;
  wire \pixel_counter_reg[8]_i_1_n_4 ;
  wire \pixel_counter_reg[8]_i_1_n_5 ;
  wire \pixel_counter_reg[8]_i_1_n_6 ;
  wire \pixel_counter_reg[8]_i_1_n_7 ;
  wire \ram_a_we_a[10]_25 ;
  wire \ram_a_we_a[11]_28 ;
  wire \ram_a_we_a[12]_18 ;
  wire \ram_a_we_a[13]_21 ;
  wire \ram_a_we_a[14]_24 ;
  wire \ram_a_we_a[15]_27 ;
  wire \ram_a_we_a[1]_17 ;
  wire \ram_a_we_a[2]_16 ;
  wire \ram_a_we_a[3]_15 ;
  wire \ram_a_we_a[4]_20 ;
  wire \ram_a_we_a[5]_23 ;
  wire \ram_a_we_a[6]_26 ;
  wire \ram_a_we_a[7]_29 ;
  wire \ram_a_we_a[8]_19 ;
  wire \ram_a_we_a[9]_22 ;
  wire \ram_b_we_a[10]_9 ;
  wire \ram_b_we_a[11]_10 ;
  wire \ram_b_we_a[12]_11 ;
  wire \ram_b_we_a[13]_12 ;
  wire \ram_b_we_a[14]_13 ;
  wire \ram_b_we_a[15]_14 ;
  wire \ram_b_we_a[1]_0 ;
  wire \ram_b_we_a[2]_1 ;
  wire \ram_b_we_a[3]_2 ;
  wire \ram_b_we_a[4]_3 ;
  wire \ram_b_we_a[5]_4 ;
  wire \ram_b_we_a[6]_5 ;
  wire \ram_b_we_a[7]_6 ;
  wire \ram_b_we_a[8]_7 ;
  wire \ram_b_we_a[9]_8 ;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire [15:0]ram_reg_14;
  wire [15:0]ram_reg_15;
  wire [15:0]ram_reg_16;
  wire [15:0]ram_reg_17;
  wire [15:0]ram_reg_18;
  wire [15:0]ram_reg_19;
  wire ram_reg_2;
  wire [15:0]ram_reg_20;
  wire [15:0]ram_reg_21;
  wire [15:0]ram_reg_22;
  wire [15:0]ram_reg_23;
  wire [15:0]ram_reg_24;
  wire [15:0]ram_reg_25;
  wire [15:0]ram_reg_26;
  wire [15:0]ram_reg_27;
  wire [15:0]ram_reg_28;
  wire ram_reg_29;
  wire ram_reg_3;
  wire [7:0]ram_reg_30;
  wire ram_reg_31;
  wire [15:0]ram_reg_32;
  wire [7:0]ram_reg_33;
  wire [7:0]ram_reg_34;
  wire ram_reg_35;
  wire [15:0]ram_reg_36;
  wire [7:0]ram_reg_37;
  wire [7:0]ram_reg_38;
  wire ram_reg_39;
  wire ram_reg_4;
  wire [15:0]ram_reg_40;
  wire [7:0]ram_reg_41;
  wire [7:0]ram_reg_42;
  wire [15:0]ram_reg_43;
  wire ram_reg_44;
  wire [7:0]ram_reg_45;
  wire [7:0]ram_reg_46;
  wire ram_reg_47;
  wire [15:0]ram_reg_48;
  wire [7:0]ram_reg_49;
  wire ram_reg_5;
  wire [7:0]ram_reg_50;
  wire ram_reg_51;
  wire [15:0]ram_reg_52;
  wire [7:0]ram_reg_53;
  wire [7:0]ram_reg_54;
  wire ram_reg_55;
  wire [15:0]ram_reg_56;
  wire [7:0]ram_reg_57;
  wire [7:0]ram_reg_58;
  wire ram_reg_59;
  wire ram_reg_6;
  wire [15:0]ram_reg_60;
  wire [7:0]ram_reg_61;
  wire [7:0]ram_reg_62;
  wire ram_reg_63;
  wire [15:0]ram_reg_64;
  wire [7:0]ram_reg_65;
  wire [7:0]ram_reg_66;
  wire ram_reg_67;
  wire [15:0]ram_reg_68;
  wire [7:0]ram_reg_69;
  wire ram_reg_7;
  wire [7:0]ram_reg_70;
  wire ram_reg_71;
  wire [15:0]ram_reg_72;
  wire [7:0]ram_reg_73;
  wire [7:0]ram_reg_74;
  wire ram_reg_75;
  wire [15:0]ram_reg_76;
  wire [7:0]ram_reg_77;
  wire [7:0]ram_reg_78;
  wire ram_reg_79;
  wire ram_reg_8;
  wire [15:0]ram_reg_80;
  wire [7:0]ram_reg_81;
  wire [7:0]ram_reg_82;
  wire ram_reg_83;
  wire [15:0]ram_reg_84;
  wire [7:0]ram_reg_85;
  wire [7:0]ram_reg_86;
  wire ram_reg_87;
  wire [15:0]ram_reg_88;
  wire [7:0]ram_reg_89;
  wire ram_reg_9;
  wire [7:0]ram_reg_90;
  wire ram_reg_91;
  wire [15:0]ram_reg_92;
  wire [7:0]ram_reg_93;
  wire ram_reg_i_36__10_n_0;
  wire ram_reg_i_36__11_n_0;
  wire ram_reg_i_36__12_n_0;
  wire ram_reg_i_36__13_n_0;
  wire ram_reg_i_36__14_n_0;
  wire ram_reg_i_36__19_n_0;
  wire ram_reg_i_36__20_n_0;
  wire ram_reg_i_36__21_n_0;
  wire ram_reg_i_36__22_n_0;
  wire ram_reg_i_36__23_n_0;
  wire ram_reg_i_36__24_n_0;
  wire ram_reg_i_36__25_n_0;
  wire ram_reg_i_36__26_n_0;
  wire ram_reg_i_36__27_n_0;
  wire ram_reg_i_36__28_n_0;
  wire ram_reg_i_36__29_n_0;
  wire ram_reg_i_36__30_n_0;
  wire ram_reg_i_36__3_n_0;
  wire ram_reg_i_36__4_n_0;
  wire ram_reg_i_36__5_n_0;
  wire ram_reg_i_36__6_n_0;
  wire ram_reg_i_36__7_n_0;
  wire ram_reg_i_36__8_n_0;
  wire ram_reg_i_36__9_n_0;
  wire ram_reg_i_37__11_n_0;
  wire ram_reg_i_37__12_n_0;
  wire ram_reg_i_37__13_n_0;
  wire ram_reg_i_37__14_n_0;
  wire ram_reg_i_37__28_n_0;
  wire ram_reg_i_37__29_n_0;
  wire ram_reg_i_37__30_n_0;
  wire ram_reg_i_45__18_n_0;
  wire \ram_wr_data_s3[3]_i_4_n_0 ;
  wire \ram_wr_data_s3[3]_i_5_n_0 ;
  wire \ram_wr_data_s3_reg[11]_i_1_n_0 ;
  wire \ram_wr_data_s3_reg[11]_i_1_n_4 ;
  wire \ram_wr_data_s3_reg[11]_i_1_n_5 ;
  wire \ram_wr_data_s3_reg[11]_i_1_n_6 ;
  wire \ram_wr_data_s3_reg[11]_i_1_n_7 ;
  wire \ram_wr_data_s3_reg[15]_i_1_n_4 ;
  wire \ram_wr_data_s3_reg[15]_i_1_n_5 ;
  wire \ram_wr_data_s3_reg[15]_i_1_n_6 ;
  wire \ram_wr_data_s3_reg[15]_i_1_n_7 ;
  wire \ram_wr_data_s3_reg[3]_i_1_n_0 ;
  wire \ram_wr_data_s3_reg[3]_i_1_n_4 ;
  wire \ram_wr_data_s3_reg[3]_i_1_n_5 ;
  wire \ram_wr_data_s3_reg[3]_i_1_n_6 ;
  wire \ram_wr_data_s3_reg[3]_i_1_n_7 ;
  wire \ram_wr_data_s3_reg[7]_i_1_n_0 ;
  wire \ram_wr_data_s3_reg[7]_i_1_n_4 ;
  wire \ram_wr_data_s3_reg[7]_i_1_n_5 ;
  wire \ram_wr_data_s3_reg[7]_i_1_n_6 ;
  wire \ram_wr_data_s3_reg[7]_i_1_n_7 ;
  wire rst_n;
  wire rst_n_IBUF;
  wire same_as_prev;
  wire same_as_prev0;
  wire same_as_prev_i_2_n_0;
  wire same_as_prev_i_3_n_0;
  wire same_as_prev_i_4_n_0;
  wire same_as_prev_i_5_n_0;
  wire same_as_prev_i_6_n_0;
  wire [15:2]selected_data;
  wire \tile_s1_reg[3]_0 ;
  wire \tile_s1_reg[3]_1 ;
  wire \tile_s1_reg[3]_10 ;
  wire \tile_s1_reg[3]_11 ;
  wire \tile_s1_reg[3]_12 ;
  wire \tile_s1_reg[3]_13 ;
  wire \tile_s1_reg[3]_14 ;
  wire \tile_s1_reg[3]_15 ;
  wire \tile_s1_reg[3]_16 ;
  wire \tile_s1_reg[3]_17 ;
  wire \tile_s1_reg[3]_18 ;
  wire \tile_s1_reg[3]_19 ;
  wire \tile_s1_reg[3]_2 ;
  wire \tile_s1_reg[3]_20 ;
  wire \tile_s1_reg[3]_21 ;
  wire \tile_s1_reg[3]_22 ;
  wire \tile_s1_reg[3]_23 ;
  wire \tile_s1_reg[3]_24 ;
  wire \tile_s1_reg[3]_25 ;
  wire \tile_s1_reg[3]_26 ;
  wire \tile_s1_reg[3]_27 ;
  wire \tile_s1_reg[3]_28 ;
  wire \tile_s1_reg[3]_29 ;
  wire \tile_s1_reg[3]_3 ;
  wire \tile_s1_reg[3]_30 ;
  wire \tile_s1_reg[3]_31 ;
  wire \tile_s1_reg[3]_4 ;
  wire \tile_s1_reg[3]_5 ;
  wire \tile_s1_reg[3]_6 ;
  wire \tile_s1_reg[3]_7 ;
  wire \tile_s1_reg[3]_8 ;
  wire \tile_s1_reg[3]_9 ;
  wire [3:0]tile_s2;
  wire \tile_s3_reg[3]_0 ;
  wire valid_s1;
  wire valid_s2;
  wire valid_s3;
  wire vsync_d1;
  wire vsync_d2;
  wire \y_cnt_reg[9] ;
  wire \y_cnt_reg[9]_0 ;
  wire \y_cnt_reg[9]_1 ;
  wire \y_cnt_reg[9]_10 ;
  wire \y_cnt_reg[9]_11 ;
  wire \y_cnt_reg[9]_12 ;
  wire \y_cnt_reg[9]_13 ;
  wire \y_cnt_reg[9]_14 ;
  wire \y_cnt_reg[9]_2 ;
  wire \y_cnt_reg[9]_3 ;
  wire \y_cnt_reg[9]_4 ;
  wire \y_cnt_reg[9]_5 ;
  wire \y_cnt_reg[9]_6 ;
  wire \y_cnt_reg[9]_7 ;
  wire \y_cnt_reg[9]_8 ;
  wire \y_cnt_reg[9]_9 ;
  wire [7:0]y_d2;
  wire [2:0]NLW_hist_done_flag1_carry_CO_UNCONNECTED;
  wire [2:0]NLW_hist_done_flag1_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_hist_done_flag1_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_hist_done_flag1_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_hist_done_flag1_carry__3_CO_UNCONNECTED;
  wire [3:3]NLW_hist_done_flag1_carry__3_O_UNCONNECTED;
  wire [2:0]\NLW_pixel_counter_reg[0]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_pixel_counter_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_pixel_counter_reg[16]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_pixel_counter_reg[4]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_pixel_counter_reg[8]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_ram_wr_data_s3_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ram_wr_data_s3_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_ram_wr_data_s3_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_ram_wr_data_s3_reg[7]_i_1_CO_UNCONNECTED ;

  FDCE #(
    .INIT(1'b0)) 
    \bypass_data_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(conflict),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(hist_wr_data[0]),
        .Q(bypass_data[0]));
  FDCE #(
    .INIT(1'b0)) 
    \bypass_data_reg[10] 
       (.C(pclk_IBUF_BUFG),
        .CE(conflict),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(hist_wr_data[10]),
        .Q(bypass_data[10]));
  FDCE #(
    .INIT(1'b0)) 
    \bypass_data_reg[11] 
       (.C(pclk_IBUF_BUFG),
        .CE(conflict),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(hist_wr_data[11]),
        .Q(bypass_data[11]));
  FDCE #(
    .INIT(1'b0)) 
    \bypass_data_reg[12] 
       (.C(pclk_IBUF_BUFG),
        .CE(conflict),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(hist_wr_data[12]),
        .Q(bypass_data[12]));
  FDCE #(
    .INIT(1'b0)) 
    \bypass_data_reg[13] 
       (.C(pclk_IBUF_BUFG),
        .CE(conflict),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(hist_wr_data[13]),
        .Q(bypass_data[13]));
  FDCE #(
    .INIT(1'b0)) 
    \bypass_data_reg[14] 
       (.C(pclk_IBUF_BUFG),
        .CE(conflict),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(hist_wr_data[14]),
        .Q(bypass_data[14]));
  FDCE #(
    .INIT(1'b0)) 
    \bypass_data_reg[15] 
       (.C(pclk_IBUF_BUFG),
        .CE(conflict),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(hist_wr_data[15]),
        .Q(bypass_data[15]));
  FDCE #(
    .INIT(1'b0)) 
    \bypass_data_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(conflict),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(hist_wr_data[1]),
        .Q(bypass_data[1]));
  FDCE #(
    .INIT(1'b0)) 
    \bypass_data_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(conflict),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(hist_wr_data[2]),
        .Q(bypass_data[2]));
  FDCE #(
    .INIT(1'b0)) 
    \bypass_data_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(conflict),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(hist_wr_data[3]),
        .Q(bypass_data[3]));
  FDCE #(
    .INIT(1'b0)) 
    \bypass_data_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(conflict),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(hist_wr_data[4]),
        .Q(bypass_data[4]));
  FDCE #(
    .INIT(1'b0)) 
    \bypass_data_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(conflict),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(hist_wr_data[5]),
        .Q(bypass_data[5]));
  FDCE #(
    .INIT(1'b0)) 
    \bypass_data_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(conflict),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(hist_wr_data[6]),
        .Q(bypass_data[6]));
  FDCE #(
    .INIT(1'b0)) 
    \bypass_data_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(conflict),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(hist_wr_data[7]),
        .Q(bypass_data[7]));
  FDCE #(
    .INIT(1'b0)) 
    \bypass_data_reg[8] 
       (.C(pclk_IBUF_BUFG),
        .CE(conflict),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(hist_wr_data[8]),
        .Q(bypass_data[8]));
  FDCE #(
    .INIT(1'b0)) 
    \bypass_data_reg[9] 
       (.C(pclk_IBUF_BUFG),
        .CE(conflict),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(hist_wr_data[9]),
        .Q(bypass_data[9]));
  LUT6 #(
    .INIT(64'h0000000000008008)) 
    bypass_valid_i_1
       (.I0(bypass_valid_i_2_n_0),
        .I1(valid_s3),
        .I2(hist_wr_tile_idx[0]),
        .I3(Q[0]),
        .I4(bypass_valid_i_3_n_0),
        .I5(bypass_valid_i_4_n_0),
        .O(conflict));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    bypass_valid_i_2
       (.I0(hist_wr_tile_idx[3]),
        .I1(Q[3]),
        .I2(hist_wr_tile_idx[1]),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(hist_wr_tile_idx[2]),
        .O(bypass_valid_i_2_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    bypass_valid_i_3
       (.I0(hist_rd_addr[7]),
        .I1(ram_reg_93[7]),
        .I2(hist_rd_addr[6]),
        .I3(ram_reg_93[6]),
        .O(bypass_valid_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    bypass_valid_i_4
       (.I0(bypass_valid_i_5_n_0),
        .I1(hist_rd_addr[1]),
        .I2(ram_reg_93[1]),
        .I3(hist_rd_addr[0]),
        .I4(ram_reg_93[0]),
        .I5(bypass_valid_i_6_n_0),
        .O(bypass_valid_i_4_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    bypass_valid_i_5
       (.I0(hist_rd_addr[4]),
        .I1(ram_reg_93[4]),
        .I2(hist_rd_addr[3]),
        .I3(ram_reg_93[3]),
        .O(bypass_valid_i_5_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    bypass_valid_i_6
       (.I0(hist_rd_addr[5]),
        .I1(ram_reg_93[5]),
        .I2(hist_rd_addr[2]),
        .I3(ram_reg_93[2]),
        .O(bypass_valid_i_6_n_0));
  FDCE #(
    .INIT(1'b0)) 
    bypass_valid_reg
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(conflict),
        .Q(bypass_valid));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \clear_addr[6]_i_2 
       (.I0(vsync_d1),
        .I1(vsync_d2),
        .I2(clear_busy),
        .O(clear_busy0));
  LUT1 #(
    .INIT(2'h1)) 
    \clear_addr[7]_i_3 
       (.I0(rst_n_IBUF),
        .O(\tile_s3_reg[3]_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \clear_addr[7]_i_4 
       (.I0(vsync_d2),
        .I1(vsync_d1),
        .O(hist_clear_start));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'hF022)) 
    clear_busy_i_1
       (.I0(vsync_d2),
        .I1(vsync_d1),
        .I2(\clear_addr_reg[7] ),
        .I3(clear_busy),
        .O(clear_busy_reg));
  CARRY4 hist_done_flag1_carry
       (.CI(1'b0),
        .CO({hist_done_flag1_carry_n_0,NLW_hist_done_flag1_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(pixel_counter_reg[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({hist_done_flag1_carry_n_4,hist_done_flag1_carry_n_5,hist_done_flag1_carry_n_6,hist_done_flag1_carry_n_7}),
        .S(pixel_counter_reg[4:1]));
  CARRY4 hist_done_flag1_carry__0
       (.CI(hist_done_flag1_carry_n_0),
        .CO({hist_done_flag1_carry__0_n_0,NLW_hist_done_flag1_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({hist_done_flag1_carry__0_n_4,hist_done_flag1_carry__0_n_5,hist_done_flag1_carry__0_n_6,hist_done_flag1_carry__0_n_7}),
        .S(pixel_counter_reg[8:5]));
  CARRY4 hist_done_flag1_carry__1
       (.CI(hist_done_flag1_carry__0_n_0),
        .CO({hist_done_flag1_carry__1_n_0,NLW_hist_done_flag1_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({hist_done_flag1_carry__1_n_4,hist_done_flag1_carry__1_n_5,hist_done_flag1_carry__1_n_6,hist_done_flag1_carry__1_n_7}),
        .S(pixel_counter_reg[12:9]));
  CARRY4 hist_done_flag1_carry__2
       (.CI(hist_done_flag1_carry__1_n_0),
        .CO({hist_done_flag1_carry__2_n_0,NLW_hist_done_flag1_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({hist_done_flag1_carry__2_n_4,hist_done_flag1_carry__2_n_5,hist_done_flag1_carry__2_n_6,hist_done_flag1_carry__2_n_7}),
        .S(pixel_counter_reg[16:13]));
  CARRY4 hist_done_flag1_carry__3
       (.CI(hist_done_flag1_carry__2_n_0),
        .CO({hist_done_flag1_carry__3_n_0,NLW_hist_done_flag1_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_hist_done_flag1_carry__3_O_UNCONNECTED[3],hist_done_flag1_carry__3_n_5,hist_done_flag1_carry__3_n_6,hist_done_flag1_carry__3_n_7}),
        .S({1'b1,pixel_counter_reg[19:17]}));
  LUT6 #(
    .INIT(64'h0000800000000000)) 
    hist_done_flag_i_1
       (.I0(hist_done_flag_i_2_n_0),
        .I1(hist_done_flag_i_3_n_0),
        .I2(in_vsync_IBUF),
        .I3(in_href_IBUF),
        .I4(clear_busy),
        .I5(hist_done_flag_i_4_n_0),
        .O(hist_done_flag));
  LUT6 #(
    .INIT(64'h0000002000000000)) 
    hist_done_flag_i_2
       (.I0(hist_done_flag_i_5_n_0),
        .I1(hist_done_flag1_carry_n_7),
        .I2(pixel_counter_reg[0]),
        .I3(hist_done_flag1_carry__3_n_0),
        .I4(hist_done_flag1_carry_n_5),
        .I5(hist_done_flag1_carry__3_n_6),
        .O(hist_done_flag_i_2_n_0));
  LUT5 #(
    .INIT(32'h00010000)) 
    hist_done_flag_i_3
       (.I0(hist_done_flag1_carry__0_n_5),
        .I1(hist_done_flag1_carry__0_n_4),
        .I2(hist_done_flag1_carry__1_n_7),
        .I3(hist_done_flag1_carry__1_n_6),
        .I4(hist_done_flag_i_6_n_0),
        .O(hist_done_flag_i_3_n_0));
  LUT4 #(
    .INIT(16'h0001)) 
    hist_done_flag_i_4
       (.I0(hist_done_flag1_carry_n_4),
        .I1(hist_done_flag1_carry_n_6),
        .I2(hist_done_flag1_carry__0_n_6),
        .I3(hist_done_flag1_carry__0_n_7),
        .O(hist_done_flag_i_4_n_0));
  LUT6 #(
    .INIT(64'h1000000010001000)) 
    hist_done_flag_i_5
       (.I0(hist_done_flag1_carry__2_n_5),
        .I1(hist_done_flag1_carry__2_n_4),
        .I2(hist_done_flag1_carry__3_n_7),
        .I3(hist_done_flag1_carry__3_n_5),
        .I4(vsync_d1),
        .I5(vsync_d2),
        .O(hist_done_flag_i_5_n_0));
  LUT4 #(
    .INIT(16'h0100)) 
    hist_done_flag_i_6
       (.I0(hist_done_flag1_carry__2_n_6),
        .I1(hist_done_flag1_carry__2_n_7),
        .I2(hist_done_flag1_carry__1_n_5),
        .I3(hist_done_flag1_carry__1_n_4),
        .O(hist_done_flag_i_6_n_0));
  FDCE #(
    .INIT(1'b0)) 
    hist_done_flag_reg
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(hist_done_flag),
        .Q(frame_hist_done));
  LUT1 #(
    .INIT(2'h1)) 
    \increment_s2[0]_i_1 
       (.I0(same_as_prev),
        .O(\increment_s2[0]_i_1_n_0 ));
  FDPE #(
    .INIT(1'b1)) 
    \increment_s2_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .D(\increment_s2[0]_i_1_n_0 ),
        .PRE(\tile_s3_reg[3]_0 ),
        .Q(\increment_s2_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \increment_s2_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(same_as_prev),
        .Q(\increment_s2_reg_n_0_[1] ));
  LUT5 #(
    .INIT(32'h4444F444)) 
    \pixel_counter[0]_i_1 
       (.I0(vsync_d1),
        .I1(vsync_d2),
        .I2(in_vsync_IBUF),
        .I3(in_href_IBUF),
        .I4(clear_busy),
        .O(\pixel_counter[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \pixel_counter[0]_i_3 
       (.I0(pixel_counter_reg[0]),
        .I1(vsync_d1),
        .I2(vsync_d2),
        .O(\pixel_counter[0]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \pixel_counter[0]_i_4 
       (.I0(pixel_counter_reg[3]),
        .I1(vsync_d1),
        .I2(vsync_d2),
        .O(\pixel_counter[0]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \pixel_counter[0]_i_5 
       (.I0(pixel_counter_reg[2]),
        .I1(vsync_d1),
        .I2(vsync_d2),
        .O(\pixel_counter[0]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \pixel_counter[0]_i_6 
       (.I0(pixel_counter_reg[1]),
        .I1(vsync_d1),
        .I2(vsync_d2),
        .O(\pixel_counter[0]_i_6_n_0 ));
  LUT3 #(
    .INIT(8'h45)) 
    \pixel_counter[0]_i_7 
       (.I0(pixel_counter_reg[0]),
        .I1(vsync_d1),
        .I2(vsync_d2),
        .O(\pixel_counter[0]_i_7_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \pixel_counter[12]_i_2 
       (.I0(pixel_counter_reg[15]),
        .I1(vsync_d1),
        .I2(vsync_d2),
        .O(\pixel_counter[12]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \pixel_counter[12]_i_3 
       (.I0(pixel_counter_reg[14]),
        .I1(vsync_d1),
        .I2(vsync_d2),
        .O(\pixel_counter[12]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \pixel_counter[12]_i_4 
       (.I0(pixel_counter_reg[13]),
        .I1(vsync_d1),
        .I2(vsync_d2),
        .O(\pixel_counter[12]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \pixel_counter[12]_i_5 
       (.I0(pixel_counter_reg[12]),
        .I1(vsync_d1),
        .I2(vsync_d2),
        .O(\pixel_counter[12]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \pixel_counter[16]_i_2 
       (.I0(pixel_counter_reg[19]),
        .I1(vsync_d1),
        .I2(vsync_d2),
        .O(\pixel_counter[16]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \pixel_counter[16]_i_3 
       (.I0(pixel_counter_reg[18]),
        .I1(vsync_d1),
        .I2(vsync_d2),
        .O(\pixel_counter[16]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \pixel_counter[16]_i_4 
       (.I0(pixel_counter_reg[17]),
        .I1(vsync_d1),
        .I2(vsync_d2),
        .O(\pixel_counter[16]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \pixel_counter[16]_i_5 
       (.I0(pixel_counter_reg[16]),
        .I1(vsync_d1),
        .I2(vsync_d2),
        .O(\pixel_counter[16]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \pixel_counter[4]_i_2 
       (.I0(pixel_counter_reg[7]),
        .I1(vsync_d1),
        .I2(vsync_d2),
        .O(\pixel_counter[4]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \pixel_counter[4]_i_3 
       (.I0(pixel_counter_reg[6]),
        .I1(vsync_d1),
        .I2(vsync_d2),
        .O(\pixel_counter[4]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \pixel_counter[4]_i_4 
       (.I0(pixel_counter_reg[5]),
        .I1(vsync_d1),
        .I2(vsync_d2),
        .O(\pixel_counter[4]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \pixel_counter[4]_i_5 
       (.I0(pixel_counter_reg[4]),
        .I1(vsync_d1),
        .I2(vsync_d2),
        .O(\pixel_counter[4]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \pixel_counter[8]_i_2 
       (.I0(pixel_counter_reg[11]),
        .I1(vsync_d1),
        .I2(vsync_d2),
        .O(\pixel_counter[8]_i_2_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \pixel_counter[8]_i_3 
       (.I0(pixel_counter_reg[10]),
        .I1(vsync_d1),
        .I2(vsync_d2),
        .O(\pixel_counter[8]_i_3_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \pixel_counter[8]_i_4 
       (.I0(pixel_counter_reg[9]),
        .I1(vsync_d1),
        .I2(vsync_d2),
        .O(\pixel_counter[8]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h8A)) 
    \pixel_counter[8]_i_5 
       (.I0(pixel_counter_reg[8]),
        .I1(vsync_d1),
        .I2(vsync_d2),
        .O(\pixel_counter[8]_i_5_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_counter_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(\pixel_counter[0]_i_1_n_0 ),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(\pixel_counter_reg[0]_i_2_n_7 ),
        .Q(pixel_counter_reg[0]));
  CARRY4 \pixel_counter_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\pixel_counter_reg[0]_i_2_n_0 ,\NLW_pixel_counter_reg[0]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\pixel_counter[0]_i_3_n_0 }),
        .O({\pixel_counter_reg[0]_i_2_n_4 ,\pixel_counter_reg[0]_i_2_n_5 ,\pixel_counter_reg[0]_i_2_n_6 ,\pixel_counter_reg[0]_i_2_n_7 }),
        .S({\pixel_counter[0]_i_4_n_0 ,\pixel_counter[0]_i_5_n_0 ,\pixel_counter[0]_i_6_n_0 ,\pixel_counter[0]_i_7_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_counter_reg[10] 
       (.C(pclk_IBUF_BUFG),
        .CE(\pixel_counter[0]_i_1_n_0 ),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(\pixel_counter_reg[8]_i_1_n_5 ),
        .Q(pixel_counter_reg[10]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_counter_reg[11] 
       (.C(pclk_IBUF_BUFG),
        .CE(\pixel_counter[0]_i_1_n_0 ),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(\pixel_counter_reg[8]_i_1_n_4 ),
        .Q(pixel_counter_reg[11]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_counter_reg[12] 
       (.C(pclk_IBUF_BUFG),
        .CE(\pixel_counter[0]_i_1_n_0 ),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(\pixel_counter_reg[12]_i_1_n_7 ),
        .Q(pixel_counter_reg[12]));
  CARRY4 \pixel_counter_reg[12]_i_1 
       (.CI(\pixel_counter_reg[8]_i_1_n_0 ),
        .CO({\pixel_counter_reg[12]_i_1_n_0 ,\NLW_pixel_counter_reg[12]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pixel_counter_reg[12]_i_1_n_4 ,\pixel_counter_reg[12]_i_1_n_5 ,\pixel_counter_reg[12]_i_1_n_6 ,\pixel_counter_reg[12]_i_1_n_7 }),
        .S({\pixel_counter[12]_i_2_n_0 ,\pixel_counter[12]_i_3_n_0 ,\pixel_counter[12]_i_4_n_0 ,\pixel_counter[12]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_counter_reg[13] 
       (.C(pclk_IBUF_BUFG),
        .CE(\pixel_counter[0]_i_1_n_0 ),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(\pixel_counter_reg[12]_i_1_n_6 ),
        .Q(pixel_counter_reg[13]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_counter_reg[14] 
       (.C(pclk_IBUF_BUFG),
        .CE(\pixel_counter[0]_i_1_n_0 ),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(\pixel_counter_reg[12]_i_1_n_5 ),
        .Q(pixel_counter_reg[14]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_counter_reg[15] 
       (.C(pclk_IBUF_BUFG),
        .CE(\pixel_counter[0]_i_1_n_0 ),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(\pixel_counter_reg[12]_i_1_n_4 ),
        .Q(pixel_counter_reg[15]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_counter_reg[16] 
       (.C(pclk_IBUF_BUFG),
        .CE(\pixel_counter[0]_i_1_n_0 ),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(\pixel_counter_reg[16]_i_1_n_7 ),
        .Q(pixel_counter_reg[16]));
  CARRY4 \pixel_counter_reg[16]_i_1 
       (.CI(\pixel_counter_reg[12]_i_1_n_0 ),
        .CO(\NLW_pixel_counter_reg[16]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pixel_counter_reg[16]_i_1_n_4 ,\pixel_counter_reg[16]_i_1_n_5 ,\pixel_counter_reg[16]_i_1_n_6 ,\pixel_counter_reg[16]_i_1_n_7 }),
        .S({\pixel_counter[16]_i_2_n_0 ,\pixel_counter[16]_i_3_n_0 ,\pixel_counter[16]_i_4_n_0 ,\pixel_counter[16]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_counter_reg[17] 
       (.C(pclk_IBUF_BUFG),
        .CE(\pixel_counter[0]_i_1_n_0 ),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(\pixel_counter_reg[16]_i_1_n_6 ),
        .Q(pixel_counter_reg[17]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_counter_reg[18] 
       (.C(pclk_IBUF_BUFG),
        .CE(\pixel_counter[0]_i_1_n_0 ),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(\pixel_counter_reg[16]_i_1_n_5 ),
        .Q(pixel_counter_reg[18]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_counter_reg[19] 
       (.C(pclk_IBUF_BUFG),
        .CE(\pixel_counter[0]_i_1_n_0 ),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(\pixel_counter_reg[16]_i_1_n_4 ),
        .Q(pixel_counter_reg[19]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_counter_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(\pixel_counter[0]_i_1_n_0 ),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(\pixel_counter_reg[0]_i_2_n_6 ),
        .Q(pixel_counter_reg[1]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_counter_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(\pixel_counter[0]_i_1_n_0 ),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(\pixel_counter_reg[0]_i_2_n_5 ),
        .Q(pixel_counter_reg[2]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_counter_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(\pixel_counter[0]_i_1_n_0 ),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(\pixel_counter_reg[0]_i_2_n_4 ),
        .Q(pixel_counter_reg[3]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_counter_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(\pixel_counter[0]_i_1_n_0 ),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(\pixel_counter_reg[4]_i_1_n_7 ),
        .Q(pixel_counter_reg[4]));
  CARRY4 \pixel_counter_reg[4]_i_1 
       (.CI(\pixel_counter_reg[0]_i_2_n_0 ),
        .CO({\pixel_counter_reg[4]_i_1_n_0 ,\NLW_pixel_counter_reg[4]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pixel_counter_reg[4]_i_1_n_4 ,\pixel_counter_reg[4]_i_1_n_5 ,\pixel_counter_reg[4]_i_1_n_6 ,\pixel_counter_reg[4]_i_1_n_7 }),
        .S({\pixel_counter[4]_i_2_n_0 ,\pixel_counter[4]_i_3_n_0 ,\pixel_counter[4]_i_4_n_0 ,\pixel_counter[4]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_counter_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(\pixel_counter[0]_i_1_n_0 ),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(\pixel_counter_reg[4]_i_1_n_6 ),
        .Q(pixel_counter_reg[5]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_counter_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(\pixel_counter[0]_i_1_n_0 ),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(\pixel_counter_reg[4]_i_1_n_5 ),
        .Q(pixel_counter_reg[6]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_counter_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(\pixel_counter[0]_i_1_n_0 ),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(\pixel_counter_reg[4]_i_1_n_4 ),
        .Q(pixel_counter_reg[7]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_counter_reg[8] 
       (.C(pclk_IBUF_BUFG),
        .CE(\pixel_counter[0]_i_1_n_0 ),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(\pixel_counter_reg[8]_i_1_n_7 ),
        .Q(pixel_counter_reg[8]));
  CARRY4 \pixel_counter_reg[8]_i_1 
       (.CI(\pixel_counter_reg[4]_i_1_n_0 ),
        .CO({\pixel_counter_reg[8]_i_1_n_0 ,\NLW_pixel_counter_reg[8]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pixel_counter_reg[8]_i_1_n_4 ,\pixel_counter_reg[8]_i_1_n_5 ,\pixel_counter_reg[8]_i_1_n_6 ,\pixel_counter_reg[8]_i_1_n_7 }),
        .S({\pixel_counter[8]_i_2_n_0 ,\pixel_counter[8]_i_3_n_0 ,\pixel_counter[8]_i_4_n_0 ,\pixel_counter[8]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_counter_reg[9] 
       (.C(pclk_IBUF_BUFG),
        .CE(\pixel_counter[0]_i_1_n_0 ),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(\pixel_counter_reg[8]_i_1_n_6 ),
        .Q(pixel_counter_reg[9]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_s1_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(in_y_IBUF[0]),
        .Q(hist_rd_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_s1_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(in_y_IBUF[1]),
        .Q(hist_rd_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_s1_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(in_y_IBUF[2]),
        .Q(hist_rd_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_s1_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(in_y_IBUF[3]),
        .Q(hist_rd_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_s1_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(in_y_IBUF[4]),
        .Q(hist_rd_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_s1_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(in_y_IBUF[5]),
        .Q(hist_rd_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_s1_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(in_y_IBUF[6]),
        .Q(hist_rd_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_s1_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(in_y_IBUF[7]),
        .Q(hist_rd_addr[7]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_s2_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(hist_rd_addr[0]),
        .Q(y_d2[0]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_s2_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(hist_rd_addr[1]),
        .Q(y_d2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_s2_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(hist_rd_addr[2]),
        .Q(y_d2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_s2_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(hist_rd_addr[3]),
        .Q(y_d2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_s2_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(hist_rd_addr[4]),
        .Q(y_d2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_s2_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(hist_rd_addr[5]),
        .Q(y_d2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_s2_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(hist_rd_addr[6]),
        .Q(y_d2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_s2_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(hist_rd_addr[7]),
        .Q(y_d2[7]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_s3_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(y_d2[0]),
        .Q(ram_reg_93[0]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_s3_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(y_d2[1]),
        .Q(ram_reg_93[1]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_s3_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(y_d2[2]),
        .Q(ram_reg_93[2]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_s3_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(y_d2[3]),
        .Q(ram_reg_93[3]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_s3_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(y_d2[4]),
        .Q(ram_reg_93[4]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_s3_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(y_d2[5]),
        .Q(ram_reg_93[5]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_s3_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(y_d2[6]),
        .Q(ram_reg_93[6]));
  FDCE #(
    .INIT(1'b0)) 
    \pixel_s3_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(y_d2[7]),
        .Q(ram_reg_93[7]));
  LUT3 #(
    .INIT(8'hFD)) 
    ram_reg_i_1
       (.I0(ram_reg),
        .I1(cdf_wr_en_reg),
        .I2(clear_busy_reg_0),
        .O(\ram_b_we_a[1]_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_10
       (.I0(hist_rd_addr[7]),
        .I1(ram_reg_i_36__19_n_0),
        .I2(\y_cnt_reg[9] ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[7]),
        .I5(\cdf_wr_bin_addr_reg[7] ),
        .O(ADDRBWRADDR[7]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_10__0
       (.I0(hist_rd_addr[7]),
        .I1(ram_reg_i_36__3_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9] ),
        .I4(in_y_IBUF[7]),
        .I5(\cdf_wr_bin_addr_reg[7]_0 ),
        .O(ram_reg_30[7]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_10__1
       (.I0(hist_rd_addr[7]),
        .I1(ram_reg_i_36__20_n_0),
        .I2(\y_cnt_reg[9]_0 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[7]),
        .I5(\cdf_wr_bin_addr_reg[7]_1 ),
        .O(ram_reg_33[7]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_10__10
       (.I0(hist_rd_addr[7]),
        .I1(ram_reg_i_37__13_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_4 ),
        .I4(in_y_IBUF[7]),
        .I5(\cdf_wr_bin_addr_reg[7]_10 ),
        .O(ram_reg_50[7]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_10__11
       (.I0(hist_rd_addr[7]),
        .I1(ram_reg_i_37__30_n_0),
        .I2(\y_cnt_reg[9]_5 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[7]),
        .I5(\cdf_wr_bin_addr_reg[7]_11 ),
        .O(ram_reg_53[7]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_10__12
       (.I0(hist_rd_addr[7]),
        .I1(ram_reg_i_37__14_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_5 ),
        .I4(in_y_IBUF[7]),
        .I5(\cdf_wr_bin_addr_reg[7]_12 ),
        .O(ram_reg_54[7]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_10__13
       (.I0(hist_rd_addr[7]),
        .I1(ram_reg_i_36__22_n_0),
        .I2(\y_cnt_reg[9]_6 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[7]),
        .I5(\cdf_wr_bin_addr_reg[7]_13 ),
        .O(ram_reg_57[7]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_10__14
       (.I0(hist_rd_addr[7]),
        .I1(ram_reg_i_36__6_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_6 ),
        .I4(in_y_IBUF[7]),
        .I5(\cdf_wr_bin_addr_reg[7]_14 ),
        .O(ram_reg_58[7]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_10__15
       (.I0(hist_rd_addr[7]),
        .I1(ram_reg_i_36__23_n_0),
        .I2(\y_cnt_reg[9]_7 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[7]),
        .I5(\cdf_wr_bin_addr_reg[7]_15 ),
        .O(ram_reg_61[7]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_10__16
       (.I0(hist_rd_addr[7]),
        .I1(ram_reg_i_36__7_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_7 ),
        .I4(in_y_IBUF[7]),
        .I5(\cdf_wr_bin_addr_reg[7]_16 ),
        .O(ram_reg_62[7]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_10__17
       (.I0(hist_rd_addr[7]),
        .I1(ram_reg_i_36__24_n_0),
        .I2(\y_cnt_reg[9]_8 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[7]),
        .I5(\cdf_wr_bin_addr_reg[7]_17 ),
        .O(ram_reg_65[7]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_10__18
       (.I0(hist_rd_addr[7]),
        .I1(ram_reg_i_36__8_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_8 ),
        .I4(in_y_IBUF[7]),
        .I5(\cdf_wr_bin_addr_reg[7]_18 ),
        .O(ram_reg_66[7]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_10__19
       (.I0(hist_rd_addr[7]),
        .I1(ram_reg_i_36__25_n_0),
        .I2(\y_cnt_reg[9]_9 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[7]),
        .I5(\cdf_wr_bin_addr_reg[7]_19 ),
        .O(ram_reg_69[7]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_10__2
       (.I0(hist_rd_addr[7]),
        .I1(ram_reg_i_36__4_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_0 ),
        .I4(in_y_IBUF[7]),
        .I5(\cdf_wr_bin_addr_reg[7]_2 ),
        .O(ram_reg_34[7]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_10__20
       (.I0(hist_rd_addr[7]),
        .I1(ram_reg_i_36__9_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_9 ),
        .I4(in_y_IBUF[7]),
        .I5(\cdf_wr_bin_addr_reg[7]_20 ),
        .O(ram_reg_70[7]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_10__21
       (.I0(hist_rd_addr[7]),
        .I1(ram_reg_i_36__26_n_0),
        .I2(\y_cnt_reg[9]_10 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[7]),
        .I5(\cdf_wr_bin_addr_reg[7]_21 ),
        .O(ram_reg_73[7]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_10__22
       (.I0(hist_rd_addr[7]),
        .I1(ram_reg_i_36__10_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_10 ),
        .I4(in_y_IBUF[7]),
        .I5(\cdf_wr_bin_addr_reg[7]_22 ),
        .O(ram_reg_74[7]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_10__23
       (.I0(hist_rd_addr[7]),
        .I1(ram_reg_i_36__27_n_0),
        .I2(\y_cnt_reg[9]_11 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[7]),
        .I5(\cdf_wr_bin_addr_reg[7]_23 ),
        .O(ram_reg_77[7]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_10__24
       (.I0(hist_rd_addr[7]),
        .I1(ram_reg_i_36__11_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_11 ),
        .I4(in_y_IBUF[7]),
        .I5(\cdf_wr_bin_addr_reg[7]_24 ),
        .O(ram_reg_78[7]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_10__25
       (.I0(hist_rd_addr[7]),
        .I1(ram_reg_i_36__28_n_0),
        .I2(\y_cnt_reg[9]_12 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[7]),
        .I5(\cdf_wr_bin_addr_reg[7]_25 ),
        .O(ram_reg_81[7]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_10__26
       (.I0(hist_rd_addr[7]),
        .I1(ram_reg_i_36__12_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_12 ),
        .I4(in_y_IBUF[7]),
        .I5(\cdf_wr_bin_addr_reg[7]_26 ),
        .O(ram_reg_82[7]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_10__27
       (.I0(hist_rd_addr[7]),
        .I1(ram_reg_i_36__29_n_0),
        .I2(\y_cnt_reg[9]_13 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[7]),
        .I5(\cdf_wr_bin_addr_reg[7]_27 ),
        .O(ram_reg_85[7]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_10__28
       (.I0(hist_rd_addr[7]),
        .I1(ram_reg_i_36__13_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_13 ),
        .I4(in_y_IBUF[7]),
        .I5(\cdf_wr_bin_addr_reg[7]_28 ),
        .O(ram_reg_86[7]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_10__29
       (.I0(hist_rd_addr[7]),
        .I1(ram_reg_i_36__30_n_0),
        .I2(\y_cnt_reg[9]_14 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[7]),
        .I5(\cdf_wr_bin_addr_reg[7]_29 ),
        .O(ram_reg_89[7]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_10__3
       (.I0(hist_rd_addr[7]),
        .I1(ram_reg_i_36__21_n_0),
        .I2(\y_cnt_reg[9]_1 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[7]),
        .I5(\cdf_wr_bin_addr_reg[7]_3 ),
        .O(ram_reg_37[7]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_10__30
       (.I0(hist_rd_addr[7]),
        .I1(ram_reg_i_36__14_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_14 ),
        .I4(in_y_IBUF[7]),
        .I5(\cdf_wr_bin_addr_reg[7]_30 ),
        .O(ram_reg_90[7]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_10__4
       (.I0(hist_rd_addr[7]),
        .I1(ram_reg_i_36__5_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_1 ),
        .I4(in_y_IBUF[7]),
        .I5(\cdf_wr_bin_addr_reg[7]_4 ),
        .O(ram_reg_38[7]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_10__5
       (.I0(hist_rd_addr[7]),
        .I1(ram_reg_i_45__18_n_0),
        .I2(\y_cnt_reg[9]_2 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[7]),
        .I5(\cdf_wr_bin_addr_reg[7]_5 ),
        .O(ram_reg_41[7]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_10__6
       (.I0(hist_rd_addr[7]),
        .I1(ram_reg_i_37__11_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_2 ),
        .I4(in_y_IBUF[7]),
        .I5(\cdf_wr_bin_addr_reg[7]_6 ),
        .O(ram_reg_42[7]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_10__7
       (.I0(hist_rd_addr[7]),
        .I1(ram_reg_i_37__28_n_0),
        .I2(\y_cnt_reg[9]_3 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[7]),
        .I5(\cdf_wr_bin_addr_reg[7]_7 ),
        .O(ram_reg_45[7]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_10__8
       (.I0(hist_rd_addr[7]),
        .I1(ram_reg_i_37__12_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_3 ),
        .I4(in_y_IBUF[7]),
        .I5(\cdf_wr_bin_addr_reg[7]_8 ),
        .O(ram_reg_46[7]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_10__9
       (.I0(hist_rd_addr[7]),
        .I1(ram_reg_i_37__29_n_0),
        .I2(\y_cnt_reg[9]_4 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[7]),
        .I5(\cdf_wr_bin_addr_reg[7]_9 ),
        .O(ram_reg_49[7]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_11
       (.I0(hist_rd_addr[6]),
        .I1(ram_reg_i_36__19_n_0),
        .I2(\y_cnt_reg[9] ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[6]),
        .I5(\cdf_wr_bin_addr_reg[6] ),
        .O(ADDRBWRADDR[6]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_11__0
       (.I0(hist_rd_addr[6]),
        .I1(ram_reg_i_36__3_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9] ),
        .I4(in_y_IBUF[6]),
        .I5(\cdf_wr_bin_addr_reg[6]_0 ),
        .O(ram_reg_30[6]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_11__1
       (.I0(hist_rd_addr[6]),
        .I1(ram_reg_i_36__20_n_0),
        .I2(\y_cnt_reg[9]_0 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[6]),
        .I5(\cdf_wr_bin_addr_reg[6]_1 ),
        .O(ram_reg_33[6]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_11__10
       (.I0(hist_rd_addr[6]),
        .I1(ram_reg_i_37__13_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_4 ),
        .I4(in_y_IBUF[6]),
        .I5(\cdf_wr_bin_addr_reg[6]_10 ),
        .O(ram_reg_50[6]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_11__11
       (.I0(hist_rd_addr[6]),
        .I1(ram_reg_i_37__30_n_0),
        .I2(\y_cnt_reg[9]_5 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[6]),
        .I5(\cdf_wr_bin_addr_reg[6]_11 ),
        .O(ram_reg_53[6]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_11__12
       (.I0(hist_rd_addr[6]),
        .I1(ram_reg_i_37__14_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_5 ),
        .I4(in_y_IBUF[6]),
        .I5(\cdf_wr_bin_addr_reg[6]_12 ),
        .O(ram_reg_54[6]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_11__13
       (.I0(hist_rd_addr[6]),
        .I1(ram_reg_i_36__22_n_0),
        .I2(\y_cnt_reg[9]_6 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[6]),
        .I5(\cdf_wr_bin_addr_reg[6]_13 ),
        .O(ram_reg_57[6]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_11__14
       (.I0(hist_rd_addr[6]),
        .I1(ram_reg_i_36__6_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_6 ),
        .I4(in_y_IBUF[6]),
        .I5(\cdf_wr_bin_addr_reg[6]_14 ),
        .O(ram_reg_58[6]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_11__15
       (.I0(hist_rd_addr[6]),
        .I1(ram_reg_i_36__23_n_0),
        .I2(\y_cnt_reg[9]_7 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[6]),
        .I5(\cdf_wr_bin_addr_reg[6]_15 ),
        .O(ram_reg_61[6]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_11__16
       (.I0(hist_rd_addr[6]),
        .I1(ram_reg_i_36__7_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_7 ),
        .I4(in_y_IBUF[6]),
        .I5(\cdf_wr_bin_addr_reg[6]_16 ),
        .O(ram_reg_62[6]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_11__17
       (.I0(hist_rd_addr[6]),
        .I1(ram_reg_i_36__24_n_0),
        .I2(\y_cnt_reg[9]_8 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[6]),
        .I5(\cdf_wr_bin_addr_reg[6]_17 ),
        .O(ram_reg_65[6]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_11__18
       (.I0(hist_rd_addr[6]),
        .I1(ram_reg_i_36__8_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_8 ),
        .I4(in_y_IBUF[6]),
        .I5(\cdf_wr_bin_addr_reg[6]_18 ),
        .O(ram_reg_66[6]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_11__19
       (.I0(hist_rd_addr[6]),
        .I1(ram_reg_i_36__25_n_0),
        .I2(\y_cnt_reg[9]_9 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[6]),
        .I5(\cdf_wr_bin_addr_reg[6]_19 ),
        .O(ram_reg_69[6]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_11__2
       (.I0(hist_rd_addr[6]),
        .I1(ram_reg_i_36__4_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_0 ),
        .I4(in_y_IBUF[6]),
        .I5(\cdf_wr_bin_addr_reg[6]_2 ),
        .O(ram_reg_34[6]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_11__20
       (.I0(hist_rd_addr[6]),
        .I1(ram_reg_i_36__9_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_9 ),
        .I4(in_y_IBUF[6]),
        .I5(\cdf_wr_bin_addr_reg[6]_20 ),
        .O(ram_reg_70[6]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_11__21
       (.I0(hist_rd_addr[6]),
        .I1(ram_reg_i_36__26_n_0),
        .I2(\y_cnt_reg[9]_10 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[6]),
        .I5(\cdf_wr_bin_addr_reg[6]_21 ),
        .O(ram_reg_73[6]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_11__22
       (.I0(hist_rd_addr[6]),
        .I1(ram_reg_i_36__10_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_10 ),
        .I4(in_y_IBUF[6]),
        .I5(\cdf_wr_bin_addr_reg[6]_22 ),
        .O(ram_reg_74[6]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_11__23
       (.I0(hist_rd_addr[6]),
        .I1(ram_reg_i_36__27_n_0),
        .I2(\y_cnt_reg[9]_11 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[6]),
        .I5(\cdf_wr_bin_addr_reg[6]_23 ),
        .O(ram_reg_77[6]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_11__24
       (.I0(hist_rd_addr[6]),
        .I1(ram_reg_i_36__11_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_11 ),
        .I4(in_y_IBUF[6]),
        .I5(\cdf_wr_bin_addr_reg[6]_24 ),
        .O(ram_reg_78[6]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_11__25
       (.I0(hist_rd_addr[6]),
        .I1(ram_reg_i_36__28_n_0),
        .I2(\y_cnt_reg[9]_12 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[6]),
        .I5(\cdf_wr_bin_addr_reg[6]_25 ),
        .O(ram_reg_81[6]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_11__26
       (.I0(hist_rd_addr[6]),
        .I1(ram_reg_i_36__12_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_12 ),
        .I4(in_y_IBUF[6]),
        .I5(\cdf_wr_bin_addr_reg[6]_26 ),
        .O(ram_reg_82[6]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_11__27
       (.I0(hist_rd_addr[6]),
        .I1(ram_reg_i_36__29_n_0),
        .I2(\y_cnt_reg[9]_13 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[6]),
        .I5(\cdf_wr_bin_addr_reg[6]_27 ),
        .O(ram_reg_85[6]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_11__28
       (.I0(hist_rd_addr[6]),
        .I1(ram_reg_i_36__13_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_13 ),
        .I4(in_y_IBUF[6]),
        .I5(\cdf_wr_bin_addr_reg[6]_28 ),
        .O(ram_reg_86[6]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_11__29
       (.I0(hist_rd_addr[6]),
        .I1(ram_reg_i_36__30_n_0),
        .I2(\y_cnt_reg[9]_14 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[6]),
        .I5(\cdf_wr_bin_addr_reg[6]_29 ),
        .O(ram_reg_89[6]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_11__3
       (.I0(hist_rd_addr[6]),
        .I1(ram_reg_i_36__21_n_0),
        .I2(\y_cnt_reg[9]_1 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[6]),
        .I5(\cdf_wr_bin_addr_reg[6]_3 ),
        .O(ram_reg_37[6]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_11__30
       (.I0(hist_rd_addr[6]),
        .I1(ram_reg_i_36__14_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_14 ),
        .I4(in_y_IBUF[6]),
        .I5(\cdf_wr_bin_addr_reg[6]_30 ),
        .O(ram_reg_90[6]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_11__4
       (.I0(hist_rd_addr[6]),
        .I1(ram_reg_i_36__5_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_1 ),
        .I4(in_y_IBUF[6]),
        .I5(\cdf_wr_bin_addr_reg[6]_4 ),
        .O(ram_reg_38[6]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_11__5
       (.I0(hist_rd_addr[6]),
        .I1(ram_reg_i_45__18_n_0),
        .I2(\y_cnt_reg[9]_2 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[6]),
        .I5(\cdf_wr_bin_addr_reg[6]_5 ),
        .O(ram_reg_41[6]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_11__6
       (.I0(hist_rd_addr[6]),
        .I1(ram_reg_i_37__11_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_2 ),
        .I4(in_y_IBUF[6]),
        .I5(\cdf_wr_bin_addr_reg[6]_6 ),
        .O(ram_reg_42[6]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_11__7
       (.I0(hist_rd_addr[6]),
        .I1(ram_reg_i_37__28_n_0),
        .I2(\y_cnt_reg[9]_3 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[6]),
        .I5(\cdf_wr_bin_addr_reg[6]_7 ),
        .O(ram_reg_45[6]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_11__8
       (.I0(hist_rd_addr[6]),
        .I1(ram_reg_i_37__12_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_3 ),
        .I4(in_y_IBUF[6]),
        .I5(\cdf_wr_bin_addr_reg[6]_8 ),
        .O(ram_reg_46[6]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_11__9
       (.I0(hist_rd_addr[6]),
        .I1(ram_reg_i_37__29_n_0),
        .I2(\y_cnt_reg[9]_4 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[6]),
        .I5(\cdf_wr_bin_addr_reg[6]_9 ),
        .O(ram_reg_49[6]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_12
       (.I0(hist_rd_addr[5]),
        .I1(ram_reg_i_36__19_n_0),
        .I2(\y_cnt_reg[9] ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[5]),
        .I5(\cdf_wr_bin_addr_reg[5] ),
        .O(ADDRBWRADDR[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_12__0
       (.I0(hist_rd_addr[5]),
        .I1(ram_reg_i_36__3_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9] ),
        .I4(in_y_IBUF[5]),
        .I5(\cdf_wr_bin_addr_reg[5]_0 ),
        .O(ram_reg_30[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_12__1
       (.I0(hist_rd_addr[5]),
        .I1(ram_reg_i_36__20_n_0),
        .I2(\y_cnt_reg[9]_0 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[5]),
        .I5(\cdf_wr_bin_addr_reg[5]_1 ),
        .O(ram_reg_33[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_12__10
       (.I0(hist_rd_addr[5]),
        .I1(ram_reg_i_37__13_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_4 ),
        .I4(in_y_IBUF[5]),
        .I5(\cdf_wr_bin_addr_reg[5]_10 ),
        .O(ram_reg_50[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_12__11
       (.I0(hist_rd_addr[5]),
        .I1(ram_reg_i_37__30_n_0),
        .I2(\y_cnt_reg[9]_5 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[5]),
        .I5(\cdf_wr_bin_addr_reg[5]_11 ),
        .O(ram_reg_53[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_12__12
       (.I0(hist_rd_addr[5]),
        .I1(ram_reg_i_37__14_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_5 ),
        .I4(in_y_IBUF[5]),
        .I5(\cdf_wr_bin_addr_reg[5]_12 ),
        .O(ram_reg_54[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_12__13
       (.I0(hist_rd_addr[5]),
        .I1(ram_reg_i_36__22_n_0),
        .I2(\y_cnt_reg[9]_6 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[5]),
        .I5(\cdf_wr_bin_addr_reg[5]_13 ),
        .O(ram_reg_57[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_12__14
       (.I0(hist_rd_addr[5]),
        .I1(ram_reg_i_36__6_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_6 ),
        .I4(in_y_IBUF[5]),
        .I5(\cdf_wr_bin_addr_reg[5]_14 ),
        .O(ram_reg_58[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_12__15
       (.I0(hist_rd_addr[5]),
        .I1(ram_reg_i_36__23_n_0),
        .I2(\y_cnt_reg[9]_7 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[5]),
        .I5(\cdf_wr_bin_addr_reg[5]_15 ),
        .O(ram_reg_61[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_12__16
       (.I0(hist_rd_addr[5]),
        .I1(ram_reg_i_36__7_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_7 ),
        .I4(in_y_IBUF[5]),
        .I5(\cdf_wr_bin_addr_reg[5]_16 ),
        .O(ram_reg_62[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_12__17
       (.I0(hist_rd_addr[5]),
        .I1(ram_reg_i_36__24_n_0),
        .I2(\y_cnt_reg[9]_8 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[5]),
        .I5(\cdf_wr_bin_addr_reg[5]_17 ),
        .O(ram_reg_65[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_12__18
       (.I0(hist_rd_addr[5]),
        .I1(ram_reg_i_36__8_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_8 ),
        .I4(in_y_IBUF[5]),
        .I5(\cdf_wr_bin_addr_reg[5]_18 ),
        .O(ram_reg_66[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_12__19
       (.I0(hist_rd_addr[5]),
        .I1(ram_reg_i_36__25_n_0),
        .I2(\y_cnt_reg[9]_9 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[5]),
        .I5(\cdf_wr_bin_addr_reg[5]_19 ),
        .O(ram_reg_69[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_12__2
       (.I0(hist_rd_addr[5]),
        .I1(ram_reg_i_36__4_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_0 ),
        .I4(in_y_IBUF[5]),
        .I5(\cdf_wr_bin_addr_reg[5]_2 ),
        .O(ram_reg_34[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_12__20
       (.I0(hist_rd_addr[5]),
        .I1(ram_reg_i_36__9_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_9 ),
        .I4(in_y_IBUF[5]),
        .I5(\cdf_wr_bin_addr_reg[5]_20 ),
        .O(ram_reg_70[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_12__21
       (.I0(hist_rd_addr[5]),
        .I1(ram_reg_i_36__26_n_0),
        .I2(\y_cnt_reg[9]_10 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[5]),
        .I5(\cdf_wr_bin_addr_reg[5]_21 ),
        .O(ram_reg_73[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_12__22
       (.I0(hist_rd_addr[5]),
        .I1(ram_reg_i_36__10_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_10 ),
        .I4(in_y_IBUF[5]),
        .I5(\cdf_wr_bin_addr_reg[5]_22 ),
        .O(ram_reg_74[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_12__23
       (.I0(hist_rd_addr[5]),
        .I1(ram_reg_i_36__27_n_0),
        .I2(\y_cnt_reg[9]_11 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[5]),
        .I5(\cdf_wr_bin_addr_reg[5]_23 ),
        .O(ram_reg_77[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_12__24
       (.I0(hist_rd_addr[5]),
        .I1(ram_reg_i_36__11_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_11 ),
        .I4(in_y_IBUF[5]),
        .I5(\cdf_wr_bin_addr_reg[5]_24 ),
        .O(ram_reg_78[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_12__25
       (.I0(hist_rd_addr[5]),
        .I1(ram_reg_i_36__28_n_0),
        .I2(\y_cnt_reg[9]_12 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[5]),
        .I5(\cdf_wr_bin_addr_reg[5]_25 ),
        .O(ram_reg_81[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_12__26
       (.I0(hist_rd_addr[5]),
        .I1(ram_reg_i_36__12_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_12 ),
        .I4(in_y_IBUF[5]),
        .I5(\cdf_wr_bin_addr_reg[5]_26 ),
        .O(ram_reg_82[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_12__27
       (.I0(hist_rd_addr[5]),
        .I1(ram_reg_i_36__29_n_0),
        .I2(\y_cnt_reg[9]_13 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[5]),
        .I5(\cdf_wr_bin_addr_reg[5]_27 ),
        .O(ram_reg_85[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_12__28
       (.I0(hist_rd_addr[5]),
        .I1(ram_reg_i_36__13_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_13 ),
        .I4(in_y_IBUF[5]),
        .I5(\cdf_wr_bin_addr_reg[5]_28 ),
        .O(ram_reg_86[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_12__29
       (.I0(hist_rd_addr[5]),
        .I1(ram_reg_i_36__30_n_0),
        .I2(\y_cnt_reg[9]_14 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[5]),
        .I5(\cdf_wr_bin_addr_reg[5]_29 ),
        .O(ram_reg_89[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_12__3
       (.I0(hist_rd_addr[5]),
        .I1(ram_reg_i_36__21_n_0),
        .I2(\y_cnt_reg[9]_1 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[5]),
        .I5(\cdf_wr_bin_addr_reg[5]_3 ),
        .O(ram_reg_37[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_12__30
       (.I0(hist_rd_addr[5]),
        .I1(ram_reg_i_36__14_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_14 ),
        .I4(in_y_IBUF[5]),
        .I5(\cdf_wr_bin_addr_reg[5]_30 ),
        .O(ram_reg_90[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_12__4
       (.I0(hist_rd_addr[5]),
        .I1(ram_reg_i_36__5_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_1 ),
        .I4(in_y_IBUF[5]),
        .I5(\cdf_wr_bin_addr_reg[5]_4 ),
        .O(ram_reg_38[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_12__5
       (.I0(hist_rd_addr[5]),
        .I1(ram_reg_i_45__18_n_0),
        .I2(\y_cnt_reg[9]_2 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[5]),
        .I5(\cdf_wr_bin_addr_reg[5]_5 ),
        .O(ram_reg_41[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_12__6
       (.I0(hist_rd_addr[5]),
        .I1(ram_reg_i_37__11_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_2 ),
        .I4(in_y_IBUF[5]),
        .I5(\cdf_wr_bin_addr_reg[5]_6 ),
        .O(ram_reg_42[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_12__7
       (.I0(hist_rd_addr[5]),
        .I1(ram_reg_i_37__28_n_0),
        .I2(\y_cnt_reg[9]_3 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[5]),
        .I5(\cdf_wr_bin_addr_reg[5]_7 ),
        .O(ram_reg_45[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_12__8
       (.I0(hist_rd_addr[5]),
        .I1(ram_reg_i_37__12_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_3 ),
        .I4(in_y_IBUF[5]),
        .I5(\cdf_wr_bin_addr_reg[5]_8 ),
        .O(ram_reg_46[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_12__9
       (.I0(hist_rd_addr[5]),
        .I1(ram_reg_i_37__29_n_0),
        .I2(\y_cnt_reg[9]_4 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[5]),
        .I5(\cdf_wr_bin_addr_reg[5]_9 ),
        .O(ram_reg_49[5]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_13
       (.I0(hist_rd_addr[4]),
        .I1(ram_reg_i_36__19_n_0),
        .I2(\y_cnt_reg[9] ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[4]),
        .I5(\cdf_wr_bin_addr_reg[4] ),
        .O(ADDRBWRADDR[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_13__0
       (.I0(hist_rd_addr[4]),
        .I1(ram_reg_i_36__3_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9] ),
        .I4(in_y_IBUF[4]),
        .I5(\cdf_wr_bin_addr_reg[4]_0 ),
        .O(ram_reg_30[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_13__1
       (.I0(hist_rd_addr[4]),
        .I1(ram_reg_i_36__20_n_0),
        .I2(\y_cnt_reg[9]_0 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[4]),
        .I5(\cdf_wr_bin_addr_reg[4]_1 ),
        .O(ram_reg_33[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_13__10
       (.I0(hist_rd_addr[4]),
        .I1(ram_reg_i_37__13_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_4 ),
        .I4(in_y_IBUF[4]),
        .I5(\cdf_wr_bin_addr_reg[4]_10 ),
        .O(ram_reg_50[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_13__11
       (.I0(hist_rd_addr[4]),
        .I1(ram_reg_i_37__30_n_0),
        .I2(\y_cnt_reg[9]_5 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[4]),
        .I5(\cdf_wr_bin_addr_reg[4]_11 ),
        .O(ram_reg_53[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_13__12
       (.I0(hist_rd_addr[4]),
        .I1(ram_reg_i_37__14_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_5 ),
        .I4(in_y_IBUF[4]),
        .I5(\cdf_wr_bin_addr_reg[4]_12 ),
        .O(ram_reg_54[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_13__13
       (.I0(hist_rd_addr[4]),
        .I1(ram_reg_i_36__22_n_0),
        .I2(\y_cnt_reg[9]_6 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[4]),
        .I5(\cdf_wr_bin_addr_reg[4]_13 ),
        .O(ram_reg_57[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_13__14
       (.I0(hist_rd_addr[4]),
        .I1(ram_reg_i_36__6_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_6 ),
        .I4(in_y_IBUF[4]),
        .I5(\cdf_wr_bin_addr_reg[4]_14 ),
        .O(ram_reg_58[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_13__15
       (.I0(hist_rd_addr[4]),
        .I1(ram_reg_i_36__23_n_0),
        .I2(\y_cnt_reg[9]_7 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[4]),
        .I5(\cdf_wr_bin_addr_reg[4]_15 ),
        .O(ram_reg_61[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_13__16
       (.I0(hist_rd_addr[4]),
        .I1(ram_reg_i_36__7_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_7 ),
        .I4(in_y_IBUF[4]),
        .I5(\cdf_wr_bin_addr_reg[4]_16 ),
        .O(ram_reg_62[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_13__17
       (.I0(hist_rd_addr[4]),
        .I1(ram_reg_i_36__24_n_0),
        .I2(\y_cnt_reg[9]_8 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[4]),
        .I5(\cdf_wr_bin_addr_reg[4]_17 ),
        .O(ram_reg_65[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_13__18
       (.I0(hist_rd_addr[4]),
        .I1(ram_reg_i_36__8_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_8 ),
        .I4(in_y_IBUF[4]),
        .I5(\cdf_wr_bin_addr_reg[4]_18 ),
        .O(ram_reg_66[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_13__19
       (.I0(hist_rd_addr[4]),
        .I1(ram_reg_i_36__25_n_0),
        .I2(\y_cnt_reg[9]_9 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[4]),
        .I5(\cdf_wr_bin_addr_reg[4]_19 ),
        .O(ram_reg_69[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_13__2
       (.I0(hist_rd_addr[4]),
        .I1(ram_reg_i_36__4_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_0 ),
        .I4(in_y_IBUF[4]),
        .I5(\cdf_wr_bin_addr_reg[4]_2 ),
        .O(ram_reg_34[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_13__20
       (.I0(hist_rd_addr[4]),
        .I1(ram_reg_i_36__9_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_9 ),
        .I4(in_y_IBUF[4]),
        .I5(\cdf_wr_bin_addr_reg[4]_20 ),
        .O(ram_reg_70[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_13__21
       (.I0(hist_rd_addr[4]),
        .I1(ram_reg_i_36__26_n_0),
        .I2(\y_cnt_reg[9]_10 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[4]),
        .I5(\cdf_wr_bin_addr_reg[4]_21 ),
        .O(ram_reg_73[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_13__22
       (.I0(hist_rd_addr[4]),
        .I1(ram_reg_i_36__10_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_10 ),
        .I4(in_y_IBUF[4]),
        .I5(\cdf_wr_bin_addr_reg[4]_22 ),
        .O(ram_reg_74[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_13__23
       (.I0(hist_rd_addr[4]),
        .I1(ram_reg_i_36__27_n_0),
        .I2(\y_cnt_reg[9]_11 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[4]),
        .I5(\cdf_wr_bin_addr_reg[4]_23 ),
        .O(ram_reg_77[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_13__24
       (.I0(hist_rd_addr[4]),
        .I1(ram_reg_i_36__11_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_11 ),
        .I4(in_y_IBUF[4]),
        .I5(\cdf_wr_bin_addr_reg[4]_24 ),
        .O(ram_reg_78[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_13__25
       (.I0(hist_rd_addr[4]),
        .I1(ram_reg_i_36__28_n_0),
        .I2(\y_cnt_reg[9]_12 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[4]),
        .I5(\cdf_wr_bin_addr_reg[4]_25 ),
        .O(ram_reg_81[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_13__26
       (.I0(hist_rd_addr[4]),
        .I1(ram_reg_i_36__12_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_12 ),
        .I4(in_y_IBUF[4]),
        .I5(\cdf_wr_bin_addr_reg[4]_26 ),
        .O(ram_reg_82[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_13__27
       (.I0(hist_rd_addr[4]),
        .I1(ram_reg_i_36__29_n_0),
        .I2(\y_cnt_reg[9]_13 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[4]),
        .I5(\cdf_wr_bin_addr_reg[4]_27 ),
        .O(ram_reg_85[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_13__28
       (.I0(hist_rd_addr[4]),
        .I1(ram_reg_i_36__13_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_13 ),
        .I4(in_y_IBUF[4]),
        .I5(\cdf_wr_bin_addr_reg[4]_28 ),
        .O(ram_reg_86[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_13__29
       (.I0(hist_rd_addr[4]),
        .I1(ram_reg_i_36__30_n_0),
        .I2(\y_cnt_reg[9]_14 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[4]),
        .I5(\cdf_wr_bin_addr_reg[4]_29 ),
        .O(ram_reg_89[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_13__3
       (.I0(hist_rd_addr[4]),
        .I1(ram_reg_i_36__21_n_0),
        .I2(\y_cnt_reg[9]_1 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[4]),
        .I5(\cdf_wr_bin_addr_reg[4]_3 ),
        .O(ram_reg_37[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_13__30
       (.I0(hist_rd_addr[4]),
        .I1(ram_reg_i_36__14_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_14 ),
        .I4(in_y_IBUF[4]),
        .I5(\cdf_wr_bin_addr_reg[4]_30 ),
        .O(ram_reg_90[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_13__4
       (.I0(hist_rd_addr[4]),
        .I1(ram_reg_i_36__5_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_1 ),
        .I4(in_y_IBUF[4]),
        .I5(\cdf_wr_bin_addr_reg[4]_4 ),
        .O(ram_reg_38[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_13__5
       (.I0(hist_rd_addr[4]),
        .I1(ram_reg_i_45__18_n_0),
        .I2(\y_cnt_reg[9]_2 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[4]),
        .I5(\cdf_wr_bin_addr_reg[4]_5 ),
        .O(ram_reg_41[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_13__6
       (.I0(hist_rd_addr[4]),
        .I1(ram_reg_i_37__11_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_2 ),
        .I4(in_y_IBUF[4]),
        .I5(\cdf_wr_bin_addr_reg[4]_6 ),
        .O(ram_reg_42[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_13__7
       (.I0(hist_rd_addr[4]),
        .I1(ram_reg_i_37__28_n_0),
        .I2(\y_cnt_reg[9]_3 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[4]),
        .I5(\cdf_wr_bin_addr_reg[4]_7 ),
        .O(ram_reg_45[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_13__8
       (.I0(hist_rd_addr[4]),
        .I1(ram_reg_i_37__12_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_3 ),
        .I4(in_y_IBUF[4]),
        .I5(\cdf_wr_bin_addr_reg[4]_8 ),
        .O(ram_reg_46[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_13__9
       (.I0(hist_rd_addr[4]),
        .I1(ram_reg_i_37__29_n_0),
        .I2(\y_cnt_reg[9]_4 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[4]),
        .I5(\cdf_wr_bin_addr_reg[4]_9 ),
        .O(ram_reg_49[4]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_14
       (.I0(hist_rd_addr[3]),
        .I1(ram_reg_i_36__19_n_0),
        .I2(\y_cnt_reg[9] ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[3]),
        .I5(\cdf_wr_bin_addr_reg[3] ),
        .O(ADDRBWRADDR[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_14__0
       (.I0(hist_rd_addr[3]),
        .I1(ram_reg_i_36__3_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9] ),
        .I4(in_y_IBUF[3]),
        .I5(\cdf_wr_bin_addr_reg[3]_0 ),
        .O(ram_reg_30[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_14__1
       (.I0(hist_rd_addr[3]),
        .I1(ram_reg_i_36__20_n_0),
        .I2(\y_cnt_reg[9]_0 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[3]),
        .I5(\cdf_wr_bin_addr_reg[3]_1 ),
        .O(ram_reg_33[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_14__10
       (.I0(hist_rd_addr[3]),
        .I1(ram_reg_i_37__13_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_4 ),
        .I4(in_y_IBUF[3]),
        .I5(\cdf_wr_bin_addr_reg[3]_10 ),
        .O(ram_reg_50[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_14__11
       (.I0(hist_rd_addr[3]),
        .I1(ram_reg_i_37__30_n_0),
        .I2(\y_cnt_reg[9]_5 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[3]),
        .I5(\cdf_wr_bin_addr_reg[3]_11 ),
        .O(ram_reg_53[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_14__12
       (.I0(hist_rd_addr[3]),
        .I1(ram_reg_i_37__14_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_5 ),
        .I4(in_y_IBUF[3]),
        .I5(\cdf_wr_bin_addr_reg[3]_12 ),
        .O(ram_reg_54[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_14__13
       (.I0(hist_rd_addr[3]),
        .I1(ram_reg_i_36__22_n_0),
        .I2(\y_cnt_reg[9]_6 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[3]),
        .I5(\cdf_wr_bin_addr_reg[3]_13 ),
        .O(ram_reg_57[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_14__14
       (.I0(hist_rd_addr[3]),
        .I1(ram_reg_i_36__6_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_6 ),
        .I4(in_y_IBUF[3]),
        .I5(\cdf_wr_bin_addr_reg[3]_14 ),
        .O(ram_reg_58[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_14__15
       (.I0(hist_rd_addr[3]),
        .I1(ram_reg_i_36__23_n_0),
        .I2(\y_cnt_reg[9]_7 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[3]),
        .I5(\cdf_wr_bin_addr_reg[3]_15 ),
        .O(ram_reg_61[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_14__16
       (.I0(hist_rd_addr[3]),
        .I1(ram_reg_i_36__7_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_7 ),
        .I4(in_y_IBUF[3]),
        .I5(\cdf_wr_bin_addr_reg[3]_16 ),
        .O(ram_reg_62[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_14__17
       (.I0(hist_rd_addr[3]),
        .I1(ram_reg_i_36__24_n_0),
        .I2(\y_cnt_reg[9]_8 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[3]),
        .I5(\cdf_wr_bin_addr_reg[3]_17 ),
        .O(ram_reg_65[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_14__18
       (.I0(hist_rd_addr[3]),
        .I1(ram_reg_i_36__8_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_8 ),
        .I4(in_y_IBUF[3]),
        .I5(\cdf_wr_bin_addr_reg[3]_18 ),
        .O(ram_reg_66[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_14__19
       (.I0(hist_rd_addr[3]),
        .I1(ram_reg_i_36__25_n_0),
        .I2(\y_cnt_reg[9]_9 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[3]),
        .I5(\cdf_wr_bin_addr_reg[3]_19 ),
        .O(ram_reg_69[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_14__2
       (.I0(hist_rd_addr[3]),
        .I1(ram_reg_i_36__4_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_0 ),
        .I4(in_y_IBUF[3]),
        .I5(\cdf_wr_bin_addr_reg[3]_2 ),
        .O(ram_reg_34[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_14__20
       (.I0(hist_rd_addr[3]),
        .I1(ram_reg_i_36__9_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_9 ),
        .I4(in_y_IBUF[3]),
        .I5(\cdf_wr_bin_addr_reg[3]_20 ),
        .O(ram_reg_70[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_14__21
       (.I0(hist_rd_addr[3]),
        .I1(ram_reg_i_36__26_n_0),
        .I2(\y_cnt_reg[9]_10 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[3]),
        .I5(\cdf_wr_bin_addr_reg[3]_21 ),
        .O(ram_reg_73[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_14__22
       (.I0(hist_rd_addr[3]),
        .I1(ram_reg_i_36__10_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_10 ),
        .I4(in_y_IBUF[3]),
        .I5(\cdf_wr_bin_addr_reg[3]_22 ),
        .O(ram_reg_74[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_14__23
       (.I0(hist_rd_addr[3]),
        .I1(ram_reg_i_36__27_n_0),
        .I2(\y_cnt_reg[9]_11 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[3]),
        .I5(\cdf_wr_bin_addr_reg[3]_23 ),
        .O(ram_reg_77[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_14__24
       (.I0(hist_rd_addr[3]),
        .I1(ram_reg_i_36__11_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_11 ),
        .I4(in_y_IBUF[3]),
        .I5(\cdf_wr_bin_addr_reg[3]_24 ),
        .O(ram_reg_78[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_14__25
       (.I0(hist_rd_addr[3]),
        .I1(ram_reg_i_36__28_n_0),
        .I2(\y_cnt_reg[9]_12 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[3]),
        .I5(\cdf_wr_bin_addr_reg[3]_25 ),
        .O(ram_reg_81[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_14__26
       (.I0(hist_rd_addr[3]),
        .I1(ram_reg_i_36__12_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_12 ),
        .I4(in_y_IBUF[3]),
        .I5(\cdf_wr_bin_addr_reg[3]_26 ),
        .O(ram_reg_82[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_14__27
       (.I0(hist_rd_addr[3]),
        .I1(ram_reg_i_36__29_n_0),
        .I2(\y_cnt_reg[9]_13 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[3]),
        .I5(\cdf_wr_bin_addr_reg[3]_27 ),
        .O(ram_reg_85[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_14__28
       (.I0(hist_rd_addr[3]),
        .I1(ram_reg_i_36__13_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_13 ),
        .I4(in_y_IBUF[3]),
        .I5(\cdf_wr_bin_addr_reg[3]_28 ),
        .O(ram_reg_86[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_14__29
       (.I0(hist_rd_addr[3]),
        .I1(ram_reg_i_36__30_n_0),
        .I2(\y_cnt_reg[9]_14 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[3]),
        .I5(\cdf_wr_bin_addr_reg[3]_29 ),
        .O(ram_reg_89[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_14__3
       (.I0(hist_rd_addr[3]),
        .I1(ram_reg_i_36__21_n_0),
        .I2(\y_cnt_reg[9]_1 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[3]),
        .I5(\cdf_wr_bin_addr_reg[3]_3 ),
        .O(ram_reg_37[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_14__30
       (.I0(hist_rd_addr[3]),
        .I1(ram_reg_i_36__14_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_14 ),
        .I4(in_y_IBUF[3]),
        .I5(\cdf_wr_bin_addr_reg[3]_30 ),
        .O(ram_reg_90[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_14__4
       (.I0(hist_rd_addr[3]),
        .I1(ram_reg_i_36__5_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_1 ),
        .I4(in_y_IBUF[3]),
        .I5(\cdf_wr_bin_addr_reg[3]_4 ),
        .O(ram_reg_38[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_14__5
       (.I0(hist_rd_addr[3]),
        .I1(ram_reg_i_45__18_n_0),
        .I2(\y_cnt_reg[9]_2 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[3]),
        .I5(\cdf_wr_bin_addr_reg[3]_5 ),
        .O(ram_reg_41[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_14__6
       (.I0(hist_rd_addr[3]),
        .I1(ram_reg_i_37__11_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_2 ),
        .I4(in_y_IBUF[3]),
        .I5(\cdf_wr_bin_addr_reg[3]_6 ),
        .O(ram_reg_42[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_14__7
       (.I0(hist_rd_addr[3]),
        .I1(ram_reg_i_37__28_n_0),
        .I2(\y_cnt_reg[9]_3 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[3]),
        .I5(\cdf_wr_bin_addr_reg[3]_7 ),
        .O(ram_reg_45[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_14__8
       (.I0(hist_rd_addr[3]),
        .I1(ram_reg_i_37__12_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_3 ),
        .I4(in_y_IBUF[3]),
        .I5(\cdf_wr_bin_addr_reg[3]_8 ),
        .O(ram_reg_46[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_14__9
       (.I0(hist_rd_addr[3]),
        .I1(ram_reg_i_37__29_n_0),
        .I2(\y_cnt_reg[9]_4 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[3]),
        .I5(\cdf_wr_bin_addr_reg[3]_9 ),
        .O(ram_reg_49[3]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_15
       (.I0(hist_rd_addr[2]),
        .I1(ram_reg_i_36__19_n_0),
        .I2(\y_cnt_reg[9] ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[2]),
        .I5(\cdf_wr_bin_addr_reg[2] ),
        .O(ADDRBWRADDR[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_15__0
       (.I0(hist_rd_addr[2]),
        .I1(ram_reg_i_36__3_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9] ),
        .I4(in_y_IBUF[2]),
        .I5(\cdf_wr_bin_addr_reg[2]_0 ),
        .O(ram_reg_30[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_15__1
       (.I0(hist_rd_addr[2]),
        .I1(ram_reg_i_36__20_n_0),
        .I2(\y_cnt_reg[9]_0 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[2]),
        .I5(\cdf_wr_bin_addr_reg[2]_1 ),
        .O(ram_reg_33[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_15__10
       (.I0(hist_rd_addr[2]),
        .I1(ram_reg_i_37__13_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_4 ),
        .I4(in_y_IBUF[2]),
        .I5(\cdf_wr_bin_addr_reg[2]_10 ),
        .O(ram_reg_50[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_15__11
       (.I0(hist_rd_addr[2]),
        .I1(ram_reg_i_37__30_n_0),
        .I2(\y_cnt_reg[9]_5 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[2]),
        .I5(\cdf_wr_bin_addr_reg[2]_11 ),
        .O(ram_reg_53[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_15__12
       (.I0(hist_rd_addr[2]),
        .I1(ram_reg_i_37__14_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_5 ),
        .I4(in_y_IBUF[2]),
        .I5(\cdf_wr_bin_addr_reg[2]_12 ),
        .O(ram_reg_54[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_15__13
       (.I0(hist_rd_addr[2]),
        .I1(ram_reg_i_36__22_n_0),
        .I2(\y_cnt_reg[9]_6 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[2]),
        .I5(\cdf_wr_bin_addr_reg[2]_13 ),
        .O(ram_reg_57[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_15__14
       (.I0(hist_rd_addr[2]),
        .I1(ram_reg_i_36__6_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_6 ),
        .I4(in_y_IBUF[2]),
        .I5(\cdf_wr_bin_addr_reg[2]_14 ),
        .O(ram_reg_58[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_15__15
       (.I0(hist_rd_addr[2]),
        .I1(ram_reg_i_36__23_n_0),
        .I2(\y_cnt_reg[9]_7 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[2]),
        .I5(\cdf_wr_bin_addr_reg[2]_15 ),
        .O(ram_reg_61[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_15__16
       (.I0(hist_rd_addr[2]),
        .I1(ram_reg_i_36__7_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_7 ),
        .I4(in_y_IBUF[2]),
        .I5(\cdf_wr_bin_addr_reg[2]_16 ),
        .O(ram_reg_62[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_15__17
       (.I0(hist_rd_addr[2]),
        .I1(ram_reg_i_36__24_n_0),
        .I2(\y_cnt_reg[9]_8 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[2]),
        .I5(\cdf_wr_bin_addr_reg[2]_17 ),
        .O(ram_reg_65[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_15__18
       (.I0(hist_rd_addr[2]),
        .I1(ram_reg_i_36__8_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_8 ),
        .I4(in_y_IBUF[2]),
        .I5(\cdf_wr_bin_addr_reg[2]_18 ),
        .O(ram_reg_66[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_15__19
       (.I0(hist_rd_addr[2]),
        .I1(ram_reg_i_36__25_n_0),
        .I2(\y_cnt_reg[9]_9 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[2]),
        .I5(\cdf_wr_bin_addr_reg[2]_19 ),
        .O(ram_reg_69[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_15__2
       (.I0(hist_rd_addr[2]),
        .I1(ram_reg_i_36__4_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_0 ),
        .I4(in_y_IBUF[2]),
        .I5(\cdf_wr_bin_addr_reg[2]_2 ),
        .O(ram_reg_34[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_15__20
       (.I0(hist_rd_addr[2]),
        .I1(ram_reg_i_36__9_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_9 ),
        .I4(in_y_IBUF[2]),
        .I5(\cdf_wr_bin_addr_reg[2]_20 ),
        .O(ram_reg_70[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_15__21
       (.I0(hist_rd_addr[2]),
        .I1(ram_reg_i_36__26_n_0),
        .I2(\y_cnt_reg[9]_10 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[2]),
        .I5(\cdf_wr_bin_addr_reg[2]_21 ),
        .O(ram_reg_73[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_15__22
       (.I0(hist_rd_addr[2]),
        .I1(ram_reg_i_36__10_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_10 ),
        .I4(in_y_IBUF[2]),
        .I5(\cdf_wr_bin_addr_reg[2]_22 ),
        .O(ram_reg_74[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_15__23
       (.I0(hist_rd_addr[2]),
        .I1(ram_reg_i_36__27_n_0),
        .I2(\y_cnt_reg[9]_11 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[2]),
        .I5(\cdf_wr_bin_addr_reg[2]_23 ),
        .O(ram_reg_77[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_15__24
       (.I0(hist_rd_addr[2]),
        .I1(ram_reg_i_36__11_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_11 ),
        .I4(in_y_IBUF[2]),
        .I5(\cdf_wr_bin_addr_reg[2]_24 ),
        .O(ram_reg_78[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_15__25
       (.I0(hist_rd_addr[2]),
        .I1(ram_reg_i_36__28_n_0),
        .I2(\y_cnt_reg[9]_12 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[2]),
        .I5(\cdf_wr_bin_addr_reg[2]_25 ),
        .O(ram_reg_81[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_15__26
       (.I0(hist_rd_addr[2]),
        .I1(ram_reg_i_36__12_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_12 ),
        .I4(in_y_IBUF[2]),
        .I5(\cdf_wr_bin_addr_reg[2]_26 ),
        .O(ram_reg_82[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_15__27
       (.I0(hist_rd_addr[2]),
        .I1(ram_reg_i_36__29_n_0),
        .I2(\y_cnt_reg[9]_13 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[2]),
        .I5(\cdf_wr_bin_addr_reg[2]_27 ),
        .O(ram_reg_85[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_15__28
       (.I0(hist_rd_addr[2]),
        .I1(ram_reg_i_36__13_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_13 ),
        .I4(in_y_IBUF[2]),
        .I5(\cdf_wr_bin_addr_reg[2]_28 ),
        .O(ram_reg_86[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_15__29
       (.I0(hist_rd_addr[2]),
        .I1(ram_reg_i_36__30_n_0),
        .I2(\y_cnt_reg[9]_14 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[2]),
        .I5(\cdf_wr_bin_addr_reg[2]_29 ),
        .O(ram_reg_89[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_15__3
       (.I0(hist_rd_addr[2]),
        .I1(ram_reg_i_36__21_n_0),
        .I2(\y_cnt_reg[9]_1 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[2]),
        .I5(\cdf_wr_bin_addr_reg[2]_3 ),
        .O(ram_reg_37[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_15__30
       (.I0(hist_rd_addr[2]),
        .I1(ram_reg_i_36__14_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_14 ),
        .I4(in_y_IBUF[2]),
        .I5(\cdf_wr_bin_addr_reg[2]_30 ),
        .O(ram_reg_90[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_15__4
       (.I0(hist_rd_addr[2]),
        .I1(ram_reg_i_36__5_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_1 ),
        .I4(in_y_IBUF[2]),
        .I5(\cdf_wr_bin_addr_reg[2]_4 ),
        .O(ram_reg_38[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_15__5
       (.I0(hist_rd_addr[2]),
        .I1(ram_reg_i_45__18_n_0),
        .I2(\y_cnt_reg[9]_2 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[2]),
        .I5(\cdf_wr_bin_addr_reg[2]_5 ),
        .O(ram_reg_41[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_15__6
       (.I0(hist_rd_addr[2]),
        .I1(ram_reg_i_37__11_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_2 ),
        .I4(in_y_IBUF[2]),
        .I5(\cdf_wr_bin_addr_reg[2]_6 ),
        .O(ram_reg_42[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_15__7
       (.I0(hist_rd_addr[2]),
        .I1(ram_reg_i_37__28_n_0),
        .I2(\y_cnt_reg[9]_3 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[2]),
        .I5(\cdf_wr_bin_addr_reg[2]_7 ),
        .O(ram_reg_45[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_15__8
       (.I0(hist_rd_addr[2]),
        .I1(ram_reg_i_37__12_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_3 ),
        .I4(in_y_IBUF[2]),
        .I5(\cdf_wr_bin_addr_reg[2]_8 ),
        .O(ram_reg_46[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_15__9
       (.I0(hist_rd_addr[2]),
        .I1(ram_reg_i_37__29_n_0),
        .I2(\y_cnt_reg[9]_4 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[2]),
        .I5(\cdf_wr_bin_addr_reg[2]_9 ),
        .O(ram_reg_49[2]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_16
       (.I0(hist_rd_addr[1]),
        .I1(ram_reg_i_36__19_n_0),
        .I2(\y_cnt_reg[9] ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[1]),
        .I5(\cdf_wr_bin_addr_reg[1] ),
        .O(ADDRBWRADDR[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_16__0
       (.I0(hist_rd_addr[1]),
        .I1(ram_reg_i_36__3_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9] ),
        .I4(in_y_IBUF[1]),
        .I5(\cdf_wr_bin_addr_reg[1]_0 ),
        .O(ram_reg_30[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_16__1
       (.I0(hist_rd_addr[1]),
        .I1(ram_reg_i_36__20_n_0),
        .I2(\y_cnt_reg[9]_0 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[1]),
        .I5(\cdf_wr_bin_addr_reg[1]_1 ),
        .O(ram_reg_33[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_16__10
       (.I0(hist_rd_addr[1]),
        .I1(ram_reg_i_37__13_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_4 ),
        .I4(in_y_IBUF[1]),
        .I5(\cdf_wr_bin_addr_reg[1]_10 ),
        .O(ram_reg_50[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_16__11
       (.I0(hist_rd_addr[1]),
        .I1(ram_reg_i_37__30_n_0),
        .I2(\y_cnt_reg[9]_5 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[1]),
        .I5(\cdf_wr_bin_addr_reg[1]_11 ),
        .O(ram_reg_53[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_16__12
       (.I0(hist_rd_addr[1]),
        .I1(ram_reg_i_37__14_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_5 ),
        .I4(in_y_IBUF[1]),
        .I5(\cdf_wr_bin_addr_reg[1]_12 ),
        .O(ram_reg_54[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_16__13
       (.I0(hist_rd_addr[1]),
        .I1(ram_reg_i_36__22_n_0),
        .I2(\y_cnt_reg[9]_6 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[1]),
        .I5(\cdf_wr_bin_addr_reg[1]_13 ),
        .O(ram_reg_57[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_16__14
       (.I0(hist_rd_addr[1]),
        .I1(ram_reg_i_36__6_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_6 ),
        .I4(in_y_IBUF[1]),
        .I5(\cdf_wr_bin_addr_reg[1]_14 ),
        .O(ram_reg_58[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_16__15
       (.I0(hist_rd_addr[1]),
        .I1(ram_reg_i_36__23_n_0),
        .I2(\y_cnt_reg[9]_7 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[1]),
        .I5(\cdf_wr_bin_addr_reg[1]_15 ),
        .O(ram_reg_61[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_16__16
       (.I0(hist_rd_addr[1]),
        .I1(ram_reg_i_36__7_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_7 ),
        .I4(in_y_IBUF[1]),
        .I5(\cdf_wr_bin_addr_reg[1]_16 ),
        .O(ram_reg_62[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_16__17
       (.I0(hist_rd_addr[1]),
        .I1(ram_reg_i_36__24_n_0),
        .I2(\y_cnt_reg[9]_8 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[1]),
        .I5(\cdf_wr_bin_addr_reg[1]_17 ),
        .O(ram_reg_65[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_16__18
       (.I0(hist_rd_addr[1]),
        .I1(ram_reg_i_36__8_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_8 ),
        .I4(in_y_IBUF[1]),
        .I5(\cdf_wr_bin_addr_reg[1]_18 ),
        .O(ram_reg_66[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_16__19
       (.I0(hist_rd_addr[1]),
        .I1(ram_reg_i_36__25_n_0),
        .I2(\y_cnt_reg[9]_9 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[1]),
        .I5(\cdf_wr_bin_addr_reg[1]_19 ),
        .O(ram_reg_69[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_16__2
       (.I0(hist_rd_addr[1]),
        .I1(ram_reg_i_36__4_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_0 ),
        .I4(in_y_IBUF[1]),
        .I5(\cdf_wr_bin_addr_reg[1]_2 ),
        .O(ram_reg_34[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_16__20
       (.I0(hist_rd_addr[1]),
        .I1(ram_reg_i_36__9_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_9 ),
        .I4(in_y_IBUF[1]),
        .I5(\cdf_wr_bin_addr_reg[1]_20 ),
        .O(ram_reg_70[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_16__21
       (.I0(hist_rd_addr[1]),
        .I1(ram_reg_i_36__26_n_0),
        .I2(\y_cnt_reg[9]_10 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[1]),
        .I5(\cdf_wr_bin_addr_reg[1]_21 ),
        .O(ram_reg_73[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_16__22
       (.I0(hist_rd_addr[1]),
        .I1(ram_reg_i_36__10_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_10 ),
        .I4(in_y_IBUF[1]),
        .I5(\cdf_wr_bin_addr_reg[1]_22 ),
        .O(ram_reg_74[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_16__23
       (.I0(hist_rd_addr[1]),
        .I1(ram_reg_i_36__27_n_0),
        .I2(\y_cnt_reg[9]_11 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[1]),
        .I5(\cdf_wr_bin_addr_reg[1]_23 ),
        .O(ram_reg_77[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_16__24
       (.I0(hist_rd_addr[1]),
        .I1(ram_reg_i_36__11_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_11 ),
        .I4(in_y_IBUF[1]),
        .I5(\cdf_wr_bin_addr_reg[1]_24 ),
        .O(ram_reg_78[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_16__25
       (.I0(hist_rd_addr[1]),
        .I1(ram_reg_i_36__28_n_0),
        .I2(\y_cnt_reg[9]_12 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[1]),
        .I5(\cdf_wr_bin_addr_reg[1]_25 ),
        .O(ram_reg_81[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_16__26
       (.I0(hist_rd_addr[1]),
        .I1(ram_reg_i_36__12_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_12 ),
        .I4(in_y_IBUF[1]),
        .I5(\cdf_wr_bin_addr_reg[1]_26 ),
        .O(ram_reg_82[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_16__27
       (.I0(hist_rd_addr[1]),
        .I1(ram_reg_i_36__29_n_0),
        .I2(\y_cnt_reg[9]_13 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[1]),
        .I5(\cdf_wr_bin_addr_reg[1]_27 ),
        .O(ram_reg_85[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_16__28
       (.I0(hist_rd_addr[1]),
        .I1(ram_reg_i_36__13_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_13 ),
        .I4(in_y_IBUF[1]),
        .I5(\cdf_wr_bin_addr_reg[1]_28 ),
        .O(ram_reg_86[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_16__29
       (.I0(hist_rd_addr[1]),
        .I1(ram_reg_i_36__30_n_0),
        .I2(\y_cnt_reg[9]_14 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[1]),
        .I5(\cdf_wr_bin_addr_reg[1]_29 ),
        .O(ram_reg_89[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_16__3
       (.I0(hist_rd_addr[1]),
        .I1(ram_reg_i_36__21_n_0),
        .I2(\y_cnt_reg[9]_1 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[1]),
        .I5(\cdf_wr_bin_addr_reg[1]_3 ),
        .O(ram_reg_37[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_16__30
       (.I0(hist_rd_addr[1]),
        .I1(ram_reg_i_36__14_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_14 ),
        .I4(in_y_IBUF[1]),
        .I5(\cdf_wr_bin_addr_reg[1]_30 ),
        .O(ram_reg_90[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_16__4
       (.I0(hist_rd_addr[1]),
        .I1(ram_reg_i_36__5_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_1 ),
        .I4(in_y_IBUF[1]),
        .I5(\cdf_wr_bin_addr_reg[1]_4 ),
        .O(ram_reg_38[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_16__5
       (.I0(hist_rd_addr[1]),
        .I1(ram_reg_i_45__18_n_0),
        .I2(\y_cnt_reg[9]_2 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[1]),
        .I5(\cdf_wr_bin_addr_reg[1]_5 ),
        .O(ram_reg_41[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_16__6
       (.I0(hist_rd_addr[1]),
        .I1(ram_reg_i_37__11_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_2 ),
        .I4(in_y_IBUF[1]),
        .I5(\cdf_wr_bin_addr_reg[1]_6 ),
        .O(ram_reg_42[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_16__7
       (.I0(hist_rd_addr[1]),
        .I1(ram_reg_i_37__28_n_0),
        .I2(\y_cnt_reg[9]_3 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[1]),
        .I5(\cdf_wr_bin_addr_reg[1]_7 ),
        .O(ram_reg_45[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_16__8
       (.I0(hist_rd_addr[1]),
        .I1(ram_reg_i_37__12_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_3 ),
        .I4(in_y_IBUF[1]),
        .I5(\cdf_wr_bin_addr_reg[1]_8 ),
        .O(ram_reg_46[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_16__9
       (.I0(hist_rd_addr[1]),
        .I1(ram_reg_i_37__29_n_0),
        .I2(\y_cnt_reg[9]_4 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[1]),
        .I5(\cdf_wr_bin_addr_reg[1]_9 ),
        .O(ram_reg_49[1]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_17
       (.I0(hist_rd_addr[0]),
        .I1(ram_reg_i_36__19_n_0),
        .I2(\y_cnt_reg[9] ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[0]),
        .I5(\cdf_wr_bin_addr_reg[0] ),
        .O(ADDRBWRADDR[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_17__0
       (.I0(hist_rd_addr[0]),
        .I1(ram_reg_i_36__3_n_0),
        .I2(ping_pong_flag_reg_rep),
        .I3(\y_cnt_reg[9] ),
        .I4(in_y_IBUF[0]),
        .I5(\cdf_wr_bin_addr_reg[0]_0 ),
        .O(ram_reg_30[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_17__1
       (.I0(hist_rd_addr[0]),
        .I1(ram_reg_i_36__20_n_0),
        .I2(\y_cnt_reg[9]_0 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[0]),
        .I5(\cdf_wr_bin_addr_reg[0]_1 ),
        .O(ram_reg_33[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_17__10
       (.I0(hist_rd_addr[0]),
        .I1(ram_reg_i_37__13_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_4 ),
        .I4(in_y_IBUF[0]),
        .I5(\cdf_wr_bin_addr_reg[0]_10 ),
        .O(ram_reg_50[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_17__11
       (.I0(hist_rd_addr[0]),
        .I1(ram_reg_i_37__30_n_0),
        .I2(\y_cnt_reg[9]_5 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[0]),
        .I5(\cdf_wr_bin_addr_reg[0]_11 ),
        .O(ram_reg_53[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_17__12
       (.I0(hist_rd_addr[0]),
        .I1(ram_reg_i_37__14_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_5 ),
        .I4(in_y_IBUF[0]),
        .I5(\cdf_wr_bin_addr_reg[0]_12 ),
        .O(ram_reg_54[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_17__13
       (.I0(hist_rd_addr[0]),
        .I1(ram_reg_i_36__22_n_0),
        .I2(\y_cnt_reg[9]_6 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[0]),
        .I5(\cdf_wr_bin_addr_reg[0]_13 ),
        .O(ram_reg_57[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_17__14
       (.I0(hist_rd_addr[0]),
        .I1(ram_reg_i_36__6_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_6 ),
        .I4(in_y_IBUF[0]),
        .I5(\cdf_wr_bin_addr_reg[0]_14 ),
        .O(ram_reg_58[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_17__15
       (.I0(hist_rd_addr[0]),
        .I1(ram_reg_i_36__23_n_0),
        .I2(\y_cnt_reg[9]_7 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[0]),
        .I5(\cdf_wr_bin_addr_reg[0]_15 ),
        .O(ram_reg_61[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_17__16
       (.I0(hist_rd_addr[0]),
        .I1(ram_reg_i_36__7_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_7 ),
        .I4(in_y_IBUF[0]),
        .I5(\cdf_wr_bin_addr_reg[0]_16 ),
        .O(ram_reg_62[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_17__17
       (.I0(hist_rd_addr[0]),
        .I1(ram_reg_i_36__24_n_0),
        .I2(\y_cnt_reg[9]_8 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[0]),
        .I5(\cdf_wr_bin_addr_reg[0]_17 ),
        .O(ram_reg_65[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_17__18
       (.I0(hist_rd_addr[0]),
        .I1(ram_reg_i_36__8_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_8 ),
        .I4(in_y_IBUF[0]),
        .I5(\cdf_wr_bin_addr_reg[0]_18 ),
        .O(ram_reg_66[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_17__19
       (.I0(hist_rd_addr[0]),
        .I1(ram_reg_i_36__25_n_0),
        .I2(\y_cnt_reg[9]_9 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[0]),
        .I5(\cdf_wr_bin_addr_reg[0]_19 ),
        .O(ram_reg_69[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_17__2
       (.I0(hist_rd_addr[0]),
        .I1(ram_reg_i_36__4_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_0 ),
        .I4(in_y_IBUF[0]),
        .I5(\cdf_wr_bin_addr_reg[0]_2 ),
        .O(ram_reg_34[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_17__20
       (.I0(hist_rd_addr[0]),
        .I1(ram_reg_i_36__9_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_9 ),
        .I4(in_y_IBUF[0]),
        .I5(\cdf_wr_bin_addr_reg[0]_20 ),
        .O(ram_reg_70[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_17__21
       (.I0(hist_rd_addr[0]),
        .I1(ram_reg_i_36__26_n_0),
        .I2(\y_cnt_reg[9]_10 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[0]),
        .I5(\cdf_wr_bin_addr_reg[0]_21 ),
        .O(ram_reg_73[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_17__22
       (.I0(hist_rd_addr[0]),
        .I1(ram_reg_i_36__10_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_10 ),
        .I4(in_y_IBUF[0]),
        .I5(\cdf_wr_bin_addr_reg[0]_22 ),
        .O(ram_reg_74[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_17__23
       (.I0(hist_rd_addr[0]),
        .I1(ram_reg_i_36__27_n_0),
        .I2(\y_cnt_reg[9]_11 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[0]),
        .I5(\cdf_wr_bin_addr_reg[0]_23 ),
        .O(ram_reg_77[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_17__24
       (.I0(hist_rd_addr[0]),
        .I1(ram_reg_i_36__11_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_11 ),
        .I4(in_y_IBUF[0]),
        .I5(\cdf_wr_bin_addr_reg[0]_24 ),
        .O(ram_reg_78[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_17__25
       (.I0(hist_rd_addr[0]),
        .I1(ram_reg_i_36__28_n_0),
        .I2(\y_cnt_reg[9]_12 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[0]),
        .I5(\cdf_wr_bin_addr_reg[0]_25 ),
        .O(ram_reg_81[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_17__26
       (.I0(hist_rd_addr[0]),
        .I1(ram_reg_i_36__12_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_12 ),
        .I4(in_y_IBUF[0]),
        .I5(\cdf_wr_bin_addr_reg[0]_26 ),
        .O(ram_reg_82[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_17__27
       (.I0(hist_rd_addr[0]),
        .I1(ram_reg_i_36__29_n_0),
        .I2(\y_cnt_reg[9]_13 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[0]),
        .I5(\cdf_wr_bin_addr_reg[0]_27 ),
        .O(ram_reg_85[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_17__28
       (.I0(hist_rd_addr[0]),
        .I1(ram_reg_i_36__13_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_13 ),
        .I4(in_y_IBUF[0]),
        .I5(\cdf_wr_bin_addr_reg[0]_28 ),
        .O(ram_reg_86[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_17__29
       (.I0(hist_rd_addr[0]),
        .I1(ram_reg_i_36__30_n_0),
        .I2(\y_cnt_reg[9]_14 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[0]),
        .I5(\cdf_wr_bin_addr_reg[0]_29 ),
        .O(ram_reg_89[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_17__3
       (.I0(hist_rd_addr[0]),
        .I1(ram_reg_i_36__21_n_0),
        .I2(\y_cnt_reg[9]_1 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[0]),
        .I5(\cdf_wr_bin_addr_reg[0]_3 ),
        .O(ram_reg_37[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_17__30
       (.I0(hist_rd_addr[0]),
        .I1(ram_reg_i_36__14_n_0),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\y_cnt_reg[9]_14 ),
        .I4(in_y_IBUF[0]),
        .I5(\cdf_wr_bin_addr_reg[0]_30 ),
        .O(ram_reg_90[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_17__4
       (.I0(hist_rd_addr[0]),
        .I1(ram_reg_i_36__5_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_1 ),
        .I4(in_y_IBUF[0]),
        .I5(\cdf_wr_bin_addr_reg[0]_4 ),
        .O(ram_reg_38[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_17__5
       (.I0(hist_rd_addr[0]),
        .I1(ram_reg_i_45__18_n_0),
        .I2(\y_cnt_reg[9]_2 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[0]),
        .I5(\cdf_wr_bin_addr_reg[0]_5 ),
        .O(ram_reg_41[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_17__6
       (.I0(hist_rd_addr[0]),
        .I1(ram_reg_i_37__11_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_2 ),
        .I4(in_y_IBUF[0]),
        .I5(\cdf_wr_bin_addr_reg[0]_6 ),
        .O(ram_reg_42[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_17__7
       (.I0(hist_rd_addr[0]),
        .I1(ram_reg_i_37__28_n_0),
        .I2(\y_cnt_reg[9]_3 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[0]),
        .I5(\cdf_wr_bin_addr_reg[0]_7 ),
        .O(ram_reg_45[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBB888B8888)) 
    ram_reg_i_17__8
       (.I0(hist_rd_addr[0]),
        .I1(ram_reg_i_37__12_n_0),
        .I2(ping_pong_flag_reg_rep__1),
        .I3(\y_cnt_reg[9]_3 ),
        .I4(in_y_IBUF[0]),
        .I5(\cdf_wr_bin_addr_reg[0]_8 ),
        .O(ram_reg_46[0]));
  LUT6 #(
    .INIT(64'hBBBBBBBB8B888888)) 
    ram_reg_i_17__9
       (.I0(hist_rd_addr[0]),
        .I1(ram_reg_i_37__29_n_0),
        .I2(\y_cnt_reg[9]_4 ),
        .I3(ping_pong_flag),
        .I4(in_y_IBUF[0]),
        .I5(\cdf_wr_bin_addr_reg[0]_9 ),
        .O(ram_reg_49[0]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_18
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[15]),
        .I2(cdf_wr_en_reg_13),
        .I3(ram_reg_13),
        .O(DIADI[15]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_18__0
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[15]),
        .I2(cdf_wr_en_reg_12),
        .I3(ram_reg_12),
        .O(ram_reg_14[15]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_18__1
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[15]),
        .I2(cdf_wr_en_reg_11),
        .I3(ram_reg_11),
        .O(ram_reg_15[15]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_18__10
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[15]),
        .I2(cdf_wr_en_reg_2),
        .I3(ram_reg_2),
        .O(ram_reg_24[15]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_18__11
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[15]),
        .I2(cdf_wr_en_reg_1),
        .I3(ram_reg_1),
        .O(ram_reg_25[15]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_18__12
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[15]),
        .I2(cdf_wr_en_reg_0),
        .I3(ram_reg_0),
        .O(ram_reg_26[15]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_18__13
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[15]),
        .I2(cdf_wr_en_reg),
        .I3(ram_reg),
        .O(ram_reg_27[15]));
  LUT4 #(
    .INIT(16'h0100)) 
    ram_reg_i_18__14
       (.I0(cdf_wr_en_reg_14),
        .I1(ram_reg_29),
        .I2(clear_busy_reg_0),
        .I3(hist_wr_data[15]),
        .O(ram_reg_28[15]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_18__15
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[15]),
        .I2(cdf_wr_en_reg_15),
        .I3(ram_reg_31),
        .O(ram_reg_32[15]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_18__16
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[15]),
        .I2(cdf_wr_en_reg_16),
        .I3(ram_reg_35),
        .O(ram_reg_36[15]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_18__17
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[15]),
        .I2(cdf_wr_en_reg_17),
        .I3(ram_reg_39),
        .O(ram_reg_40[15]));
  LUT4 #(
    .INIT(16'h0100)) 
    ram_reg_i_18__18
       (.I0(cdf_wr_en_reg_18),
        .I1(ram_reg_44),
        .I2(clear_busy_reg_4),
        .I3(hist_wr_data[15]),
        .O(ram_reg_43[15]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_18__19
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[15]),
        .I2(cdf_wr_en_reg_19),
        .I3(ram_reg_47),
        .O(ram_reg_48[15]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_18__2
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[15]),
        .I2(cdf_wr_en_reg_10),
        .I3(ram_reg_10),
        .O(ram_reg_16[15]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_18__20
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[15]),
        .I2(cdf_wr_en_reg_20),
        .I3(ram_reg_51),
        .O(ram_reg_52[15]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_18__21
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[15]),
        .I2(cdf_wr_en_reg_21),
        .I3(ram_reg_55),
        .O(ram_reg_56[15]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_18__22
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[15]),
        .I2(cdf_wr_en_reg_22),
        .I3(ram_reg_59),
        .O(ram_reg_60[15]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_18__23
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[15]),
        .I2(cdf_wr_en_reg_23),
        .I3(ram_reg_63),
        .O(ram_reg_64[15]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_18__24
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[15]),
        .I2(cdf_wr_en_reg_24),
        .I3(ram_reg_67),
        .O(ram_reg_68[15]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_18__25
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[15]),
        .I2(cdf_wr_en_reg_25),
        .I3(ram_reg_71),
        .O(ram_reg_72[15]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_18__26
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[15]),
        .I2(cdf_wr_en_reg_26),
        .I3(ram_reg_75),
        .O(ram_reg_76[15]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_18__27
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[15]),
        .I2(cdf_wr_en_reg_27),
        .I3(ram_reg_79),
        .O(ram_reg_80[15]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_18__28
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[15]),
        .I2(cdf_wr_en_reg_28),
        .I3(ram_reg_83),
        .O(ram_reg_84[15]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_18__29
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[15]),
        .I2(cdf_wr_en_reg_29),
        .I3(ram_reg_87),
        .O(ram_reg_88[15]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_18__3
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[15]),
        .I2(cdf_wr_en_reg_9),
        .I3(ram_reg_9),
        .O(ram_reg_17[15]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_18__30
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[15]),
        .I2(cdf_wr_en_reg_30),
        .I3(ram_reg_91),
        .O(ram_reg_92[15]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_18__4
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[15]),
        .I2(cdf_wr_en_reg_8),
        .I3(ram_reg_8),
        .O(ram_reg_18[15]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_18__5
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[15]),
        .I2(cdf_wr_en_reg_7),
        .I3(ram_reg_7),
        .O(ram_reg_19[15]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_18__6
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[15]),
        .I2(cdf_wr_en_reg_6),
        .I3(ram_reg_6),
        .O(ram_reg_20[15]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_18__7
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[15]),
        .I2(cdf_wr_en_reg_5),
        .I3(ram_reg_5),
        .O(ram_reg_21[15]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_18__8
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[15]),
        .I2(cdf_wr_en_reg_4),
        .I3(ram_reg_4),
        .O(ram_reg_22[15]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_18__9
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[15]),
        .I2(cdf_wr_en_reg_3),
        .I3(ram_reg_3),
        .O(ram_reg_23[15]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_19
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[14]),
        .I2(cdf_wr_en_reg_13),
        .I3(ram_reg_13),
        .O(DIADI[14]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_19__0
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[14]),
        .I2(cdf_wr_en_reg_12),
        .I3(ram_reg_12),
        .O(ram_reg_14[14]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_19__1
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[14]),
        .I2(cdf_wr_en_reg_11),
        .I3(ram_reg_11),
        .O(ram_reg_15[14]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_19__10
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[14]),
        .I2(cdf_wr_en_reg_2),
        .I3(ram_reg_2),
        .O(ram_reg_24[14]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_19__11
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[14]),
        .I2(cdf_wr_en_reg_1),
        .I3(ram_reg_1),
        .O(ram_reg_25[14]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_19__12
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[14]),
        .I2(cdf_wr_en_reg_0),
        .I3(ram_reg_0),
        .O(ram_reg_26[14]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_19__13
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[14]),
        .I2(cdf_wr_en_reg),
        .I3(ram_reg),
        .O(ram_reg_27[14]));
  LUT4 #(
    .INIT(16'h0100)) 
    ram_reg_i_19__14
       (.I0(cdf_wr_en_reg_14),
        .I1(ram_reg_29),
        .I2(clear_busy_reg_0),
        .I3(hist_wr_data[14]),
        .O(ram_reg_28[14]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_19__15
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[14]),
        .I2(cdf_wr_en_reg_15),
        .I3(ram_reg_31),
        .O(ram_reg_32[14]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_19__16
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[14]),
        .I2(cdf_wr_en_reg_16),
        .I3(ram_reg_35),
        .O(ram_reg_36[14]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_19__17
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[14]),
        .I2(cdf_wr_en_reg_17),
        .I3(ram_reg_39),
        .O(ram_reg_40[14]));
  LUT4 #(
    .INIT(16'h0100)) 
    ram_reg_i_19__18
       (.I0(cdf_wr_en_reg_18),
        .I1(ram_reg_44),
        .I2(clear_busy_reg_4),
        .I3(hist_wr_data[14]),
        .O(ram_reg_43[14]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_19__19
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[14]),
        .I2(cdf_wr_en_reg_19),
        .I3(ram_reg_47),
        .O(ram_reg_48[14]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_19__2
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[14]),
        .I2(cdf_wr_en_reg_10),
        .I3(ram_reg_10),
        .O(ram_reg_16[14]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_19__20
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[14]),
        .I2(cdf_wr_en_reg_20),
        .I3(ram_reg_51),
        .O(ram_reg_52[14]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_19__21
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[14]),
        .I2(cdf_wr_en_reg_21),
        .I3(ram_reg_55),
        .O(ram_reg_56[14]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_19__22
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[14]),
        .I2(cdf_wr_en_reg_22),
        .I3(ram_reg_59),
        .O(ram_reg_60[14]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_19__23
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[14]),
        .I2(cdf_wr_en_reg_23),
        .I3(ram_reg_63),
        .O(ram_reg_64[14]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_19__24
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[14]),
        .I2(cdf_wr_en_reg_24),
        .I3(ram_reg_67),
        .O(ram_reg_68[14]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_19__25
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[14]),
        .I2(cdf_wr_en_reg_25),
        .I3(ram_reg_71),
        .O(ram_reg_72[14]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_19__26
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[14]),
        .I2(cdf_wr_en_reg_26),
        .I3(ram_reg_75),
        .O(ram_reg_76[14]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_19__27
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[14]),
        .I2(cdf_wr_en_reg_27),
        .I3(ram_reg_79),
        .O(ram_reg_80[14]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_19__28
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[14]),
        .I2(cdf_wr_en_reg_28),
        .I3(ram_reg_83),
        .O(ram_reg_84[14]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_19__29
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[14]),
        .I2(cdf_wr_en_reg_29),
        .I3(ram_reg_87),
        .O(ram_reg_88[14]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_19__3
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[14]),
        .I2(cdf_wr_en_reg_9),
        .I3(ram_reg_9),
        .O(ram_reg_17[14]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_19__30
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[14]),
        .I2(cdf_wr_en_reg_30),
        .I3(ram_reg_91),
        .O(ram_reg_92[14]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_19__4
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[14]),
        .I2(cdf_wr_en_reg_8),
        .I3(ram_reg_8),
        .O(ram_reg_18[14]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_19__5
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[14]),
        .I2(cdf_wr_en_reg_7),
        .I3(ram_reg_7),
        .O(ram_reg_19[14]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_19__6
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[14]),
        .I2(cdf_wr_en_reg_6),
        .I3(ram_reg_6),
        .O(ram_reg_20[14]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_19__7
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[14]),
        .I2(cdf_wr_en_reg_5),
        .I3(ram_reg_5),
        .O(ram_reg_21[14]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_19__8
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[14]),
        .I2(cdf_wr_en_reg_4),
        .I3(ram_reg_4),
        .O(ram_reg_22[14]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_19__9
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[14]),
        .I2(cdf_wr_en_reg_3),
        .I3(ram_reg_3),
        .O(ram_reg_23[14]));
  LUT3 #(
    .INIT(8'hFD)) 
    ram_reg_i_1__0
       (.I0(ram_reg_0),
        .I1(cdf_wr_en_reg_0),
        .I2(clear_busy_reg_0),
        .O(\ram_b_we_a[2]_1 ));
  LUT3 #(
    .INIT(8'hFD)) 
    ram_reg_i_1__1
       (.I0(ram_reg_1),
        .I1(cdf_wr_en_reg_1),
        .I2(clear_busy_reg_0),
        .O(\ram_b_we_a[3]_2 ));
  LUT3 #(
    .INIT(8'hFD)) 
    ram_reg_i_1__10
       (.I0(ram_reg_10),
        .I1(cdf_wr_en_reg_10),
        .I2(clear_busy_reg_3),
        .O(\ram_b_we_a[12]_11 ));
  LUT3 #(
    .INIT(8'hFD)) 
    ram_reg_i_1__11
       (.I0(ram_reg_11),
        .I1(cdf_wr_en_reg_11),
        .I2(clear_busy_reg_3),
        .O(\ram_b_we_a[13]_12 ));
  LUT3 #(
    .INIT(8'hFD)) 
    ram_reg_i_1__12
       (.I0(ram_reg_12),
        .I1(cdf_wr_en_reg_12),
        .I2(clear_busy_reg_3),
        .O(\ram_b_we_a[14]_13 ));
  LUT3 #(
    .INIT(8'hFD)) 
    ram_reg_i_1__13
       (.I0(ram_reg_13),
        .I1(cdf_wr_en_reg_13),
        .I2(clear_busy_reg_3),
        .O(\ram_b_we_a[15]_14 ));
  LUT3 #(
    .INIT(8'hFD)) 
    ram_reg_i_1__14
       (.I0(ram_reg_31),
        .I1(cdf_wr_en_reg_15),
        .I2(clear_busy_reg_4),
        .O(\ram_a_we_a[3]_15 ));
  LUT3 #(
    .INIT(8'hFD)) 
    ram_reg_i_1__15
       (.I0(ram_reg_35),
        .I1(cdf_wr_en_reg_16),
        .I2(clear_busy_reg_4),
        .O(\ram_a_we_a[2]_16 ));
  LUT3 #(
    .INIT(8'hFD)) 
    ram_reg_i_1__16
       (.I0(ram_reg_39),
        .I1(cdf_wr_en_reg_17),
        .I2(clear_busy_reg_4),
        .O(\ram_a_we_a[1]_17 ));
  LUT3 #(
    .INIT(8'hFD)) 
    ram_reg_i_1__17
       (.I0(ram_reg_47),
        .I1(cdf_wr_en_reg_19),
        .I2(clear_busy_reg_5),
        .O(\ram_a_we_a[12]_18 ));
  LUT3 #(
    .INIT(8'hFD)) 
    ram_reg_i_1__18
       (.I0(ram_reg_51),
        .I1(cdf_wr_en_reg_20),
        .I2(clear_busy_reg_6),
        .O(\ram_a_we_a[8]_19 ));
  LUT3 #(
    .INIT(8'hFD)) 
    ram_reg_i_1__19
       (.I0(ram_reg_55),
        .I1(cdf_wr_en_reg_21),
        .I2(clear_busy_reg_7),
        .O(\ram_a_we_a[4]_20 ));
  LUT3 #(
    .INIT(8'hFD)) 
    ram_reg_i_1__2
       (.I0(ram_reg_2),
        .I1(cdf_wr_en_reg_2),
        .I2(clear_busy_reg_1),
        .O(\ram_b_we_a[4]_3 ));
  LUT3 #(
    .INIT(8'hFD)) 
    ram_reg_i_1__20
       (.I0(ram_reg_59),
        .I1(cdf_wr_en_reg_22),
        .I2(clear_busy_reg_5),
        .O(\ram_a_we_a[13]_21 ));
  LUT3 #(
    .INIT(8'hFD)) 
    ram_reg_i_1__21
       (.I0(ram_reg_63),
        .I1(cdf_wr_en_reg_23),
        .I2(clear_busy_reg_6),
        .O(\ram_a_we_a[9]_22 ));
  LUT3 #(
    .INIT(8'hFD)) 
    ram_reg_i_1__22
       (.I0(ram_reg_67),
        .I1(cdf_wr_en_reg_24),
        .I2(clear_busy_reg_7),
        .O(\ram_a_we_a[5]_23 ));
  LUT3 #(
    .INIT(8'hFD)) 
    ram_reg_i_1__23
       (.I0(ram_reg_71),
        .I1(cdf_wr_en_reg_25),
        .I2(clear_busy_reg_5),
        .O(\ram_a_we_a[14]_24 ));
  LUT3 #(
    .INIT(8'hFD)) 
    ram_reg_i_1__24
       (.I0(ram_reg_75),
        .I1(cdf_wr_en_reg_26),
        .I2(clear_busy_reg_6),
        .O(\ram_a_we_a[10]_25 ));
  LUT3 #(
    .INIT(8'hFD)) 
    ram_reg_i_1__25
       (.I0(ram_reg_79),
        .I1(cdf_wr_en_reg_27),
        .I2(clear_busy_reg_7),
        .O(\ram_a_we_a[6]_26 ));
  LUT3 #(
    .INIT(8'hFD)) 
    ram_reg_i_1__26
       (.I0(ram_reg_83),
        .I1(cdf_wr_en_reg_28),
        .I2(clear_busy_reg_5),
        .O(\ram_a_we_a[15]_27 ));
  LUT3 #(
    .INIT(8'hFD)) 
    ram_reg_i_1__27
       (.I0(ram_reg_87),
        .I1(cdf_wr_en_reg_29),
        .I2(clear_busy_reg_6),
        .O(\ram_a_we_a[11]_28 ));
  LUT3 #(
    .INIT(8'hFD)) 
    ram_reg_i_1__28
       (.I0(ram_reg_91),
        .I1(cdf_wr_en_reg_30),
        .I2(clear_busy_reg_7),
        .O(\ram_a_we_a[7]_29 ));
  LUT3 #(
    .INIT(8'hFD)) 
    ram_reg_i_1__3
       (.I0(ram_reg_3),
        .I1(cdf_wr_en_reg_3),
        .I2(clear_busy_reg_1),
        .O(\ram_b_we_a[5]_4 ));
  LUT3 #(
    .INIT(8'hFD)) 
    ram_reg_i_1__4
       (.I0(ram_reg_4),
        .I1(cdf_wr_en_reg_4),
        .I2(clear_busy_reg_1),
        .O(\ram_b_we_a[6]_5 ));
  LUT3 #(
    .INIT(8'hFD)) 
    ram_reg_i_1__5
       (.I0(ram_reg_5),
        .I1(cdf_wr_en_reg_5),
        .I2(clear_busy_reg_1),
        .O(\ram_b_we_a[7]_6 ));
  LUT3 #(
    .INIT(8'hFD)) 
    ram_reg_i_1__6
       (.I0(ram_reg_6),
        .I1(cdf_wr_en_reg_6),
        .I2(clear_busy_reg_2),
        .O(\ram_b_we_a[8]_7 ));
  LUT3 #(
    .INIT(8'hFD)) 
    ram_reg_i_1__7
       (.I0(ram_reg_7),
        .I1(cdf_wr_en_reg_7),
        .I2(clear_busy_reg_2),
        .O(\ram_b_we_a[9]_8 ));
  LUT3 #(
    .INIT(8'hFD)) 
    ram_reg_i_1__8
       (.I0(ram_reg_8),
        .I1(cdf_wr_en_reg_8),
        .I2(clear_busy_reg_2),
        .O(\ram_b_we_a[10]_9 ));
  LUT3 #(
    .INIT(8'hFD)) 
    ram_reg_i_1__9
       (.I0(ram_reg_9),
        .I1(cdf_wr_en_reg_9),
        .I2(clear_busy_reg_2),
        .O(\ram_b_we_a[11]_10 ));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_20
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[13]),
        .I2(cdf_wr_en_reg_13),
        .I3(ram_reg_13),
        .O(DIADI[13]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_20__0
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[13]),
        .I2(cdf_wr_en_reg_12),
        .I3(ram_reg_12),
        .O(ram_reg_14[13]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_20__1
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[13]),
        .I2(cdf_wr_en_reg_11),
        .I3(ram_reg_11),
        .O(ram_reg_15[13]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_20__10
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[13]),
        .I2(cdf_wr_en_reg_2),
        .I3(ram_reg_2),
        .O(ram_reg_24[13]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_20__11
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[13]),
        .I2(cdf_wr_en_reg_1),
        .I3(ram_reg_1),
        .O(ram_reg_25[13]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_20__12
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[13]),
        .I2(cdf_wr_en_reg_0),
        .I3(ram_reg_0),
        .O(ram_reg_26[13]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_20__13
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[13]),
        .I2(cdf_wr_en_reg),
        .I3(ram_reg),
        .O(ram_reg_27[13]));
  LUT4 #(
    .INIT(16'h0100)) 
    ram_reg_i_20__14
       (.I0(cdf_wr_en_reg_14),
        .I1(ram_reg_29),
        .I2(clear_busy_reg_0),
        .I3(hist_wr_data[13]),
        .O(ram_reg_28[13]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_20__15
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[13]),
        .I2(cdf_wr_en_reg_15),
        .I3(ram_reg_31),
        .O(ram_reg_32[13]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_20__16
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[13]),
        .I2(cdf_wr_en_reg_16),
        .I3(ram_reg_35),
        .O(ram_reg_36[13]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_20__17
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[13]),
        .I2(cdf_wr_en_reg_17),
        .I3(ram_reg_39),
        .O(ram_reg_40[13]));
  LUT4 #(
    .INIT(16'h0100)) 
    ram_reg_i_20__18
       (.I0(cdf_wr_en_reg_18),
        .I1(ram_reg_44),
        .I2(clear_busy_reg_4),
        .I3(hist_wr_data[13]),
        .O(ram_reg_43[13]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_20__19
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[13]),
        .I2(cdf_wr_en_reg_19),
        .I3(ram_reg_47),
        .O(ram_reg_48[13]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_20__2
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[13]),
        .I2(cdf_wr_en_reg_10),
        .I3(ram_reg_10),
        .O(ram_reg_16[13]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_20__20
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[13]),
        .I2(cdf_wr_en_reg_20),
        .I3(ram_reg_51),
        .O(ram_reg_52[13]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_20__21
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[13]),
        .I2(cdf_wr_en_reg_21),
        .I3(ram_reg_55),
        .O(ram_reg_56[13]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_20__22
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[13]),
        .I2(cdf_wr_en_reg_22),
        .I3(ram_reg_59),
        .O(ram_reg_60[13]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_20__23
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[13]),
        .I2(cdf_wr_en_reg_23),
        .I3(ram_reg_63),
        .O(ram_reg_64[13]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_20__24
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[13]),
        .I2(cdf_wr_en_reg_24),
        .I3(ram_reg_67),
        .O(ram_reg_68[13]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_20__25
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[13]),
        .I2(cdf_wr_en_reg_25),
        .I3(ram_reg_71),
        .O(ram_reg_72[13]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_20__26
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[13]),
        .I2(cdf_wr_en_reg_26),
        .I3(ram_reg_75),
        .O(ram_reg_76[13]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_20__27
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[13]),
        .I2(cdf_wr_en_reg_27),
        .I3(ram_reg_79),
        .O(ram_reg_80[13]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_20__28
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[13]),
        .I2(cdf_wr_en_reg_28),
        .I3(ram_reg_83),
        .O(ram_reg_84[13]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_20__29
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[13]),
        .I2(cdf_wr_en_reg_29),
        .I3(ram_reg_87),
        .O(ram_reg_88[13]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_20__3
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[13]),
        .I2(cdf_wr_en_reg_9),
        .I3(ram_reg_9),
        .O(ram_reg_17[13]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_20__30
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[13]),
        .I2(cdf_wr_en_reg_30),
        .I3(ram_reg_91),
        .O(ram_reg_92[13]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_20__4
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[13]),
        .I2(cdf_wr_en_reg_8),
        .I3(ram_reg_8),
        .O(ram_reg_18[13]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_20__5
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[13]),
        .I2(cdf_wr_en_reg_7),
        .I3(ram_reg_7),
        .O(ram_reg_19[13]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_20__6
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[13]),
        .I2(cdf_wr_en_reg_6),
        .I3(ram_reg_6),
        .O(ram_reg_20[13]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_20__7
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[13]),
        .I2(cdf_wr_en_reg_5),
        .I3(ram_reg_5),
        .O(ram_reg_21[13]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_20__8
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[13]),
        .I2(cdf_wr_en_reg_4),
        .I3(ram_reg_4),
        .O(ram_reg_22[13]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_20__9
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[13]),
        .I2(cdf_wr_en_reg_3),
        .I3(ram_reg_3),
        .O(ram_reg_23[13]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_21
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[12]),
        .I2(cdf_wr_en_reg_13),
        .I3(ram_reg_13),
        .O(DIADI[12]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_21__0
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[12]),
        .I2(cdf_wr_en_reg_12),
        .I3(ram_reg_12),
        .O(ram_reg_14[12]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_21__1
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[12]),
        .I2(cdf_wr_en_reg_11),
        .I3(ram_reg_11),
        .O(ram_reg_15[12]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_21__10
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[12]),
        .I2(cdf_wr_en_reg_2),
        .I3(ram_reg_2),
        .O(ram_reg_24[12]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_21__11
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[12]),
        .I2(cdf_wr_en_reg_1),
        .I3(ram_reg_1),
        .O(ram_reg_25[12]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_21__12
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[12]),
        .I2(cdf_wr_en_reg_0),
        .I3(ram_reg_0),
        .O(ram_reg_26[12]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_21__13
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[12]),
        .I2(cdf_wr_en_reg),
        .I3(ram_reg),
        .O(ram_reg_27[12]));
  LUT4 #(
    .INIT(16'h0100)) 
    ram_reg_i_21__14
       (.I0(cdf_wr_en_reg_14),
        .I1(ram_reg_29),
        .I2(clear_busy_reg_0),
        .I3(hist_wr_data[12]),
        .O(ram_reg_28[12]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_21__15
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[12]),
        .I2(cdf_wr_en_reg_15),
        .I3(ram_reg_31),
        .O(ram_reg_32[12]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_21__16
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[12]),
        .I2(cdf_wr_en_reg_16),
        .I3(ram_reg_35),
        .O(ram_reg_36[12]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_21__17
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[12]),
        .I2(cdf_wr_en_reg_17),
        .I3(ram_reg_39),
        .O(ram_reg_40[12]));
  LUT4 #(
    .INIT(16'h0100)) 
    ram_reg_i_21__18
       (.I0(cdf_wr_en_reg_18),
        .I1(ram_reg_44),
        .I2(clear_busy_reg_4),
        .I3(hist_wr_data[12]),
        .O(ram_reg_43[12]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_21__19
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[12]),
        .I2(cdf_wr_en_reg_19),
        .I3(ram_reg_47),
        .O(ram_reg_48[12]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_21__2
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[12]),
        .I2(cdf_wr_en_reg_10),
        .I3(ram_reg_10),
        .O(ram_reg_16[12]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_21__20
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[12]),
        .I2(cdf_wr_en_reg_20),
        .I3(ram_reg_51),
        .O(ram_reg_52[12]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_21__21
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[12]),
        .I2(cdf_wr_en_reg_21),
        .I3(ram_reg_55),
        .O(ram_reg_56[12]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_21__22
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[12]),
        .I2(cdf_wr_en_reg_22),
        .I3(ram_reg_59),
        .O(ram_reg_60[12]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_21__23
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[12]),
        .I2(cdf_wr_en_reg_23),
        .I3(ram_reg_63),
        .O(ram_reg_64[12]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_21__24
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[12]),
        .I2(cdf_wr_en_reg_24),
        .I3(ram_reg_67),
        .O(ram_reg_68[12]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_21__25
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[12]),
        .I2(cdf_wr_en_reg_25),
        .I3(ram_reg_71),
        .O(ram_reg_72[12]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_21__26
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[12]),
        .I2(cdf_wr_en_reg_26),
        .I3(ram_reg_75),
        .O(ram_reg_76[12]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_21__27
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[12]),
        .I2(cdf_wr_en_reg_27),
        .I3(ram_reg_79),
        .O(ram_reg_80[12]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_21__28
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[12]),
        .I2(cdf_wr_en_reg_28),
        .I3(ram_reg_83),
        .O(ram_reg_84[12]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_21__29
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[12]),
        .I2(cdf_wr_en_reg_29),
        .I3(ram_reg_87),
        .O(ram_reg_88[12]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_21__3
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[12]),
        .I2(cdf_wr_en_reg_9),
        .I3(ram_reg_9),
        .O(ram_reg_17[12]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_21__30
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[12]),
        .I2(cdf_wr_en_reg_30),
        .I3(ram_reg_91),
        .O(ram_reg_92[12]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_21__4
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[12]),
        .I2(cdf_wr_en_reg_8),
        .I3(ram_reg_8),
        .O(ram_reg_18[12]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_21__5
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[12]),
        .I2(cdf_wr_en_reg_7),
        .I3(ram_reg_7),
        .O(ram_reg_19[12]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_21__6
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[12]),
        .I2(cdf_wr_en_reg_6),
        .I3(ram_reg_6),
        .O(ram_reg_20[12]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_21__7
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[12]),
        .I2(cdf_wr_en_reg_5),
        .I3(ram_reg_5),
        .O(ram_reg_21[12]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_21__8
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[12]),
        .I2(cdf_wr_en_reg_4),
        .I3(ram_reg_4),
        .O(ram_reg_22[12]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_21__9
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[12]),
        .I2(cdf_wr_en_reg_3),
        .I3(ram_reg_3),
        .O(ram_reg_23[12]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_22
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[11]),
        .I2(cdf_wr_en_reg_13),
        .I3(ram_reg_13),
        .O(DIADI[11]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_22__0
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[11]),
        .I2(cdf_wr_en_reg_12),
        .I3(ram_reg_12),
        .O(ram_reg_14[11]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_22__1
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[11]),
        .I2(cdf_wr_en_reg_11),
        .I3(ram_reg_11),
        .O(ram_reg_15[11]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_22__10
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[11]),
        .I2(cdf_wr_en_reg_2),
        .I3(ram_reg_2),
        .O(ram_reg_24[11]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_22__11
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[11]),
        .I2(cdf_wr_en_reg_1),
        .I3(ram_reg_1),
        .O(ram_reg_25[11]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_22__12
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[11]),
        .I2(cdf_wr_en_reg_0),
        .I3(ram_reg_0),
        .O(ram_reg_26[11]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_22__13
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[11]),
        .I2(cdf_wr_en_reg),
        .I3(ram_reg),
        .O(ram_reg_27[11]));
  LUT4 #(
    .INIT(16'h0100)) 
    ram_reg_i_22__14
       (.I0(cdf_wr_en_reg_14),
        .I1(ram_reg_29),
        .I2(clear_busy_reg_0),
        .I3(hist_wr_data[11]),
        .O(ram_reg_28[11]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_22__15
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[11]),
        .I2(cdf_wr_en_reg_15),
        .I3(ram_reg_31),
        .O(ram_reg_32[11]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_22__16
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[11]),
        .I2(cdf_wr_en_reg_16),
        .I3(ram_reg_35),
        .O(ram_reg_36[11]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_22__17
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[11]),
        .I2(cdf_wr_en_reg_17),
        .I3(ram_reg_39),
        .O(ram_reg_40[11]));
  LUT4 #(
    .INIT(16'h0100)) 
    ram_reg_i_22__18
       (.I0(cdf_wr_en_reg_18),
        .I1(ram_reg_44),
        .I2(clear_busy_reg_4),
        .I3(hist_wr_data[11]),
        .O(ram_reg_43[11]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_22__19
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[11]),
        .I2(cdf_wr_en_reg_19),
        .I3(ram_reg_47),
        .O(ram_reg_48[11]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_22__2
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[11]),
        .I2(cdf_wr_en_reg_10),
        .I3(ram_reg_10),
        .O(ram_reg_16[11]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_22__20
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[11]),
        .I2(cdf_wr_en_reg_20),
        .I3(ram_reg_51),
        .O(ram_reg_52[11]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_22__21
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[11]),
        .I2(cdf_wr_en_reg_21),
        .I3(ram_reg_55),
        .O(ram_reg_56[11]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_22__22
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[11]),
        .I2(cdf_wr_en_reg_22),
        .I3(ram_reg_59),
        .O(ram_reg_60[11]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_22__23
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[11]),
        .I2(cdf_wr_en_reg_23),
        .I3(ram_reg_63),
        .O(ram_reg_64[11]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_22__24
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[11]),
        .I2(cdf_wr_en_reg_24),
        .I3(ram_reg_67),
        .O(ram_reg_68[11]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_22__25
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[11]),
        .I2(cdf_wr_en_reg_25),
        .I3(ram_reg_71),
        .O(ram_reg_72[11]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_22__26
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[11]),
        .I2(cdf_wr_en_reg_26),
        .I3(ram_reg_75),
        .O(ram_reg_76[11]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_22__27
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[11]),
        .I2(cdf_wr_en_reg_27),
        .I3(ram_reg_79),
        .O(ram_reg_80[11]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_22__28
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[11]),
        .I2(cdf_wr_en_reg_28),
        .I3(ram_reg_83),
        .O(ram_reg_84[11]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_22__29
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[11]),
        .I2(cdf_wr_en_reg_29),
        .I3(ram_reg_87),
        .O(ram_reg_88[11]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_22__3
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[11]),
        .I2(cdf_wr_en_reg_9),
        .I3(ram_reg_9),
        .O(ram_reg_17[11]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_22__30
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[11]),
        .I2(cdf_wr_en_reg_30),
        .I3(ram_reg_91),
        .O(ram_reg_92[11]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_22__4
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[11]),
        .I2(cdf_wr_en_reg_8),
        .I3(ram_reg_8),
        .O(ram_reg_18[11]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_22__5
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[11]),
        .I2(cdf_wr_en_reg_7),
        .I3(ram_reg_7),
        .O(ram_reg_19[11]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_22__6
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[11]),
        .I2(cdf_wr_en_reg_6),
        .I3(ram_reg_6),
        .O(ram_reg_20[11]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_22__7
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[11]),
        .I2(cdf_wr_en_reg_5),
        .I3(ram_reg_5),
        .O(ram_reg_21[11]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_22__8
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[11]),
        .I2(cdf_wr_en_reg_4),
        .I3(ram_reg_4),
        .O(ram_reg_22[11]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_22__9
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[11]),
        .I2(cdf_wr_en_reg_3),
        .I3(ram_reg_3),
        .O(ram_reg_23[11]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_23
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[10]),
        .I2(cdf_wr_en_reg_13),
        .I3(ram_reg_13),
        .O(DIADI[10]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_23__0
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[10]),
        .I2(cdf_wr_en_reg_12),
        .I3(ram_reg_12),
        .O(ram_reg_14[10]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_23__1
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[10]),
        .I2(cdf_wr_en_reg_11),
        .I3(ram_reg_11),
        .O(ram_reg_15[10]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_23__10
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[10]),
        .I2(cdf_wr_en_reg_2),
        .I3(ram_reg_2),
        .O(ram_reg_24[10]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_23__11
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[10]),
        .I2(cdf_wr_en_reg_1),
        .I3(ram_reg_1),
        .O(ram_reg_25[10]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_23__12
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[10]),
        .I2(cdf_wr_en_reg_0),
        .I3(ram_reg_0),
        .O(ram_reg_26[10]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_23__13
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[10]),
        .I2(cdf_wr_en_reg),
        .I3(ram_reg),
        .O(ram_reg_27[10]));
  LUT4 #(
    .INIT(16'h0100)) 
    ram_reg_i_23__14
       (.I0(cdf_wr_en_reg_14),
        .I1(ram_reg_29),
        .I2(clear_busy_reg_0),
        .I3(hist_wr_data[10]),
        .O(ram_reg_28[10]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_23__15
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[10]),
        .I2(cdf_wr_en_reg_15),
        .I3(ram_reg_31),
        .O(ram_reg_32[10]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_23__16
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[10]),
        .I2(cdf_wr_en_reg_16),
        .I3(ram_reg_35),
        .O(ram_reg_36[10]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_23__17
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[10]),
        .I2(cdf_wr_en_reg_17),
        .I3(ram_reg_39),
        .O(ram_reg_40[10]));
  LUT4 #(
    .INIT(16'h0100)) 
    ram_reg_i_23__18
       (.I0(cdf_wr_en_reg_18),
        .I1(ram_reg_44),
        .I2(clear_busy_reg_4),
        .I3(hist_wr_data[10]),
        .O(ram_reg_43[10]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_23__19
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[10]),
        .I2(cdf_wr_en_reg_19),
        .I3(ram_reg_47),
        .O(ram_reg_48[10]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_23__2
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[10]),
        .I2(cdf_wr_en_reg_10),
        .I3(ram_reg_10),
        .O(ram_reg_16[10]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_23__20
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[10]),
        .I2(cdf_wr_en_reg_20),
        .I3(ram_reg_51),
        .O(ram_reg_52[10]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_23__21
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[10]),
        .I2(cdf_wr_en_reg_21),
        .I3(ram_reg_55),
        .O(ram_reg_56[10]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_23__22
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[10]),
        .I2(cdf_wr_en_reg_22),
        .I3(ram_reg_59),
        .O(ram_reg_60[10]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_23__23
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[10]),
        .I2(cdf_wr_en_reg_23),
        .I3(ram_reg_63),
        .O(ram_reg_64[10]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_23__24
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[10]),
        .I2(cdf_wr_en_reg_24),
        .I3(ram_reg_67),
        .O(ram_reg_68[10]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_23__25
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[10]),
        .I2(cdf_wr_en_reg_25),
        .I3(ram_reg_71),
        .O(ram_reg_72[10]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_23__26
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[10]),
        .I2(cdf_wr_en_reg_26),
        .I3(ram_reg_75),
        .O(ram_reg_76[10]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_23__27
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[10]),
        .I2(cdf_wr_en_reg_27),
        .I3(ram_reg_79),
        .O(ram_reg_80[10]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_23__28
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[10]),
        .I2(cdf_wr_en_reg_28),
        .I3(ram_reg_83),
        .O(ram_reg_84[10]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_23__29
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[10]),
        .I2(cdf_wr_en_reg_29),
        .I3(ram_reg_87),
        .O(ram_reg_88[10]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_23__3
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[10]),
        .I2(cdf_wr_en_reg_9),
        .I3(ram_reg_9),
        .O(ram_reg_17[10]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_23__30
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[10]),
        .I2(cdf_wr_en_reg_30),
        .I3(ram_reg_91),
        .O(ram_reg_92[10]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_23__4
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[10]),
        .I2(cdf_wr_en_reg_8),
        .I3(ram_reg_8),
        .O(ram_reg_18[10]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_23__5
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[10]),
        .I2(cdf_wr_en_reg_7),
        .I3(ram_reg_7),
        .O(ram_reg_19[10]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_23__6
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[10]),
        .I2(cdf_wr_en_reg_6),
        .I3(ram_reg_6),
        .O(ram_reg_20[10]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_23__7
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[10]),
        .I2(cdf_wr_en_reg_5),
        .I3(ram_reg_5),
        .O(ram_reg_21[10]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_23__8
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[10]),
        .I2(cdf_wr_en_reg_4),
        .I3(ram_reg_4),
        .O(ram_reg_22[10]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_23__9
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[10]),
        .I2(cdf_wr_en_reg_3),
        .I3(ram_reg_3),
        .O(ram_reg_23[10]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_24
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[9]),
        .I2(cdf_wr_en_reg_13),
        .I3(ram_reg_13),
        .O(DIADI[9]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_24__0
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[9]),
        .I2(cdf_wr_en_reg_12),
        .I3(ram_reg_12),
        .O(ram_reg_14[9]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_24__1
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[9]),
        .I2(cdf_wr_en_reg_11),
        .I3(ram_reg_11),
        .O(ram_reg_15[9]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_24__10
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[9]),
        .I2(cdf_wr_en_reg_2),
        .I3(ram_reg_2),
        .O(ram_reg_24[9]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_24__11
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[9]),
        .I2(cdf_wr_en_reg_1),
        .I3(ram_reg_1),
        .O(ram_reg_25[9]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_24__12
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[9]),
        .I2(cdf_wr_en_reg_0),
        .I3(ram_reg_0),
        .O(ram_reg_26[9]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_24__13
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[9]),
        .I2(cdf_wr_en_reg),
        .I3(ram_reg),
        .O(ram_reg_27[9]));
  LUT4 #(
    .INIT(16'h0100)) 
    ram_reg_i_24__14
       (.I0(cdf_wr_en_reg_14),
        .I1(ram_reg_29),
        .I2(clear_busy_reg_0),
        .I3(hist_wr_data[9]),
        .O(ram_reg_28[9]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_24__15
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[9]),
        .I2(cdf_wr_en_reg_15),
        .I3(ram_reg_31),
        .O(ram_reg_32[9]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_24__16
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[9]),
        .I2(cdf_wr_en_reg_16),
        .I3(ram_reg_35),
        .O(ram_reg_36[9]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_24__17
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[9]),
        .I2(cdf_wr_en_reg_17),
        .I3(ram_reg_39),
        .O(ram_reg_40[9]));
  LUT4 #(
    .INIT(16'h0100)) 
    ram_reg_i_24__18
       (.I0(cdf_wr_en_reg_18),
        .I1(ram_reg_44),
        .I2(clear_busy_reg_4),
        .I3(hist_wr_data[9]),
        .O(ram_reg_43[9]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_24__19
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[9]),
        .I2(cdf_wr_en_reg_19),
        .I3(ram_reg_47),
        .O(ram_reg_48[9]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_24__2
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[9]),
        .I2(cdf_wr_en_reg_10),
        .I3(ram_reg_10),
        .O(ram_reg_16[9]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_24__20
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[9]),
        .I2(cdf_wr_en_reg_20),
        .I3(ram_reg_51),
        .O(ram_reg_52[9]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_24__21
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[9]),
        .I2(cdf_wr_en_reg_21),
        .I3(ram_reg_55),
        .O(ram_reg_56[9]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_24__22
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[9]),
        .I2(cdf_wr_en_reg_22),
        .I3(ram_reg_59),
        .O(ram_reg_60[9]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_24__23
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[9]),
        .I2(cdf_wr_en_reg_23),
        .I3(ram_reg_63),
        .O(ram_reg_64[9]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_24__24
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[9]),
        .I2(cdf_wr_en_reg_24),
        .I3(ram_reg_67),
        .O(ram_reg_68[9]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_24__25
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[9]),
        .I2(cdf_wr_en_reg_25),
        .I3(ram_reg_71),
        .O(ram_reg_72[9]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_24__26
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[9]),
        .I2(cdf_wr_en_reg_26),
        .I3(ram_reg_75),
        .O(ram_reg_76[9]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_24__27
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[9]),
        .I2(cdf_wr_en_reg_27),
        .I3(ram_reg_79),
        .O(ram_reg_80[9]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_24__28
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[9]),
        .I2(cdf_wr_en_reg_28),
        .I3(ram_reg_83),
        .O(ram_reg_84[9]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_24__29
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[9]),
        .I2(cdf_wr_en_reg_29),
        .I3(ram_reg_87),
        .O(ram_reg_88[9]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_24__3
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[9]),
        .I2(cdf_wr_en_reg_9),
        .I3(ram_reg_9),
        .O(ram_reg_17[9]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_24__30
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[9]),
        .I2(cdf_wr_en_reg_30),
        .I3(ram_reg_91),
        .O(ram_reg_92[9]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_24__4
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[9]),
        .I2(cdf_wr_en_reg_8),
        .I3(ram_reg_8),
        .O(ram_reg_18[9]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_24__5
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[9]),
        .I2(cdf_wr_en_reg_7),
        .I3(ram_reg_7),
        .O(ram_reg_19[9]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_24__6
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[9]),
        .I2(cdf_wr_en_reg_6),
        .I3(ram_reg_6),
        .O(ram_reg_20[9]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_24__7
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[9]),
        .I2(cdf_wr_en_reg_5),
        .I3(ram_reg_5),
        .O(ram_reg_21[9]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_24__8
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[9]),
        .I2(cdf_wr_en_reg_4),
        .I3(ram_reg_4),
        .O(ram_reg_22[9]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_24__9
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[9]),
        .I2(cdf_wr_en_reg_3),
        .I3(ram_reg_3),
        .O(ram_reg_23[9]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_25
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[8]),
        .I2(cdf_wr_en_reg_13),
        .I3(ram_reg_13),
        .O(DIADI[8]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_25__0
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[8]),
        .I2(cdf_wr_en_reg_12),
        .I3(ram_reg_12),
        .O(ram_reg_14[8]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_25__1
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[8]),
        .I2(cdf_wr_en_reg_11),
        .I3(ram_reg_11),
        .O(ram_reg_15[8]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_25__10
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[8]),
        .I2(cdf_wr_en_reg_2),
        .I3(ram_reg_2),
        .O(ram_reg_24[8]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_25__11
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[8]),
        .I2(cdf_wr_en_reg_1),
        .I3(ram_reg_1),
        .O(ram_reg_25[8]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_25__12
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[8]),
        .I2(cdf_wr_en_reg_0),
        .I3(ram_reg_0),
        .O(ram_reg_26[8]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_25__13
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[8]),
        .I2(cdf_wr_en_reg),
        .I3(ram_reg),
        .O(ram_reg_27[8]));
  LUT4 #(
    .INIT(16'h0100)) 
    ram_reg_i_25__14
       (.I0(cdf_wr_en_reg_14),
        .I1(ram_reg_29),
        .I2(clear_busy_reg_0),
        .I3(hist_wr_data[8]),
        .O(ram_reg_28[8]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_25__15
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[8]),
        .I2(cdf_wr_en_reg_15),
        .I3(ram_reg_31),
        .O(ram_reg_32[8]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_25__16
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[8]),
        .I2(cdf_wr_en_reg_16),
        .I3(ram_reg_35),
        .O(ram_reg_36[8]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_25__17
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[8]),
        .I2(cdf_wr_en_reg_17),
        .I3(ram_reg_39),
        .O(ram_reg_40[8]));
  LUT4 #(
    .INIT(16'h0100)) 
    ram_reg_i_25__18
       (.I0(cdf_wr_en_reg_18),
        .I1(ram_reg_44),
        .I2(clear_busy_reg_4),
        .I3(hist_wr_data[8]),
        .O(ram_reg_43[8]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_25__19
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[8]),
        .I2(cdf_wr_en_reg_19),
        .I3(ram_reg_47),
        .O(ram_reg_48[8]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_25__2
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[8]),
        .I2(cdf_wr_en_reg_10),
        .I3(ram_reg_10),
        .O(ram_reg_16[8]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_25__20
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[8]),
        .I2(cdf_wr_en_reg_20),
        .I3(ram_reg_51),
        .O(ram_reg_52[8]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_25__21
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[8]),
        .I2(cdf_wr_en_reg_21),
        .I3(ram_reg_55),
        .O(ram_reg_56[8]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_25__22
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[8]),
        .I2(cdf_wr_en_reg_22),
        .I3(ram_reg_59),
        .O(ram_reg_60[8]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_25__23
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[8]),
        .I2(cdf_wr_en_reg_23),
        .I3(ram_reg_63),
        .O(ram_reg_64[8]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_25__24
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[8]),
        .I2(cdf_wr_en_reg_24),
        .I3(ram_reg_67),
        .O(ram_reg_68[8]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_25__25
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[8]),
        .I2(cdf_wr_en_reg_25),
        .I3(ram_reg_71),
        .O(ram_reg_72[8]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_25__26
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[8]),
        .I2(cdf_wr_en_reg_26),
        .I3(ram_reg_75),
        .O(ram_reg_76[8]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_25__27
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[8]),
        .I2(cdf_wr_en_reg_27),
        .I3(ram_reg_79),
        .O(ram_reg_80[8]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_25__28
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[8]),
        .I2(cdf_wr_en_reg_28),
        .I3(ram_reg_83),
        .O(ram_reg_84[8]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_25__29
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[8]),
        .I2(cdf_wr_en_reg_29),
        .I3(ram_reg_87),
        .O(ram_reg_88[8]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_25__3
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[8]),
        .I2(cdf_wr_en_reg_9),
        .I3(ram_reg_9),
        .O(ram_reg_17[8]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_25__30
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[8]),
        .I2(cdf_wr_en_reg_30),
        .I3(ram_reg_91),
        .O(ram_reg_92[8]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_25__4
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[8]),
        .I2(cdf_wr_en_reg_8),
        .I3(ram_reg_8),
        .O(ram_reg_18[8]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_25__5
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[8]),
        .I2(cdf_wr_en_reg_7),
        .I3(ram_reg_7),
        .O(ram_reg_19[8]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_25__6
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[8]),
        .I2(cdf_wr_en_reg_6),
        .I3(ram_reg_6),
        .O(ram_reg_20[8]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_25__7
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[8]),
        .I2(cdf_wr_en_reg_5),
        .I3(ram_reg_5),
        .O(ram_reg_21[8]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_25__8
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[8]),
        .I2(cdf_wr_en_reg_4),
        .I3(ram_reg_4),
        .O(ram_reg_22[8]));
  LUT4 #(
    .INIT(16'h0004)) 
    ram_reg_i_25__9
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[8]),
        .I2(cdf_wr_en_reg_3),
        .I3(ram_reg_3),
        .O(ram_reg_23[8]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_26
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[7]),
        .I2(ram_reg_29),
        .I3(cdf_wr_en_reg_14),
        .I4(\cdf_wr_data_reg[7] [7]),
        .O(ram_reg_28[7]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_26__0
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[7]),
        .I2(ram_reg),
        .I3(cdf_wr_en_reg),
        .I4(\cdf_wr_data_reg[7] [7]),
        .O(ram_reg_27[7]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_26__1
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[7]),
        .I2(ram_reg_0),
        .I3(cdf_wr_en_reg_0),
        .I4(\cdf_wr_data_reg[7] [7]),
        .O(ram_reg_26[7]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_26__10
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[7]),
        .I2(ram_reg_9),
        .I3(cdf_wr_en_reg_9),
        .I4(\cdf_wr_data_reg[7] [7]),
        .O(ram_reg_17[7]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_26__11
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[7]),
        .I2(ram_reg_10),
        .I3(cdf_wr_en_reg_10),
        .I4(\cdf_wr_data_reg[7] [7]),
        .O(ram_reg_16[7]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_26__12
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[7]),
        .I2(ram_reg_11),
        .I3(cdf_wr_en_reg_11),
        .I4(\cdf_wr_data_reg[7] [7]),
        .O(ram_reg_15[7]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_26__13
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[7]),
        .I2(ram_reg_12),
        .I3(cdf_wr_en_reg_12),
        .I4(\cdf_wr_data_reg[7] [7]),
        .O(ram_reg_14[7]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_26__14
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[7]),
        .I2(ram_reg_13),
        .I3(cdf_wr_en_reg_13),
        .I4(\cdf_wr_data_reg[7] [7]),
        .O(DIADI[7]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_26__15
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[7]),
        .I2(ram_reg_31),
        .I3(cdf_wr_en_reg_15),
        .I4(\cdf_wr_data_reg[7] [7]),
        .O(ram_reg_32[7]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_26__16
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[7]),
        .I2(ram_reg_35),
        .I3(cdf_wr_en_reg_16),
        .I4(\cdf_wr_data_reg[7] [7]),
        .O(ram_reg_36[7]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_26__17
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[7]),
        .I2(ram_reg_39),
        .I3(cdf_wr_en_reg_17),
        .I4(\cdf_wr_data_reg[7] [7]),
        .O(ram_reg_40[7]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_26__18
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[7]),
        .I2(ram_reg_44),
        .I3(cdf_wr_en_reg_18),
        .I4(\cdf_wr_data_reg[7] [7]),
        .O(ram_reg_43[7]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_26__19
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[7]),
        .I2(ram_reg_47),
        .I3(cdf_wr_en_reg_19),
        .I4(\cdf_wr_data_reg[7] [7]),
        .O(ram_reg_48[7]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_26__2
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[7]),
        .I2(ram_reg_1),
        .I3(cdf_wr_en_reg_1),
        .I4(\cdf_wr_data_reg[7] [7]),
        .O(ram_reg_25[7]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_26__20
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[7]),
        .I2(ram_reg_51),
        .I3(cdf_wr_en_reg_20),
        .I4(\cdf_wr_data_reg[7] [7]),
        .O(ram_reg_52[7]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_26__21
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[7]),
        .I2(ram_reg_55),
        .I3(cdf_wr_en_reg_21),
        .I4(\cdf_wr_data_reg[7] [7]),
        .O(ram_reg_56[7]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_26__22
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[7]),
        .I2(ram_reg_59),
        .I3(cdf_wr_en_reg_22),
        .I4(\cdf_wr_data_reg[7] [7]),
        .O(ram_reg_60[7]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_26__23
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[7]),
        .I2(ram_reg_63),
        .I3(cdf_wr_en_reg_23),
        .I4(\cdf_wr_data_reg[7] [7]),
        .O(ram_reg_64[7]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_26__24
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[7]),
        .I2(ram_reg_67),
        .I3(cdf_wr_en_reg_24),
        .I4(\cdf_wr_data_reg[7] [7]),
        .O(ram_reg_68[7]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_26__25
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[7]),
        .I2(ram_reg_71),
        .I3(cdf_wr_en_reg_25),
        .I4(\cdf_wr_data_reg[7] [7]),
        .O(ram_reg_72[7]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_26__26
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[7]),
        .I2(ram_reg_75),
        .I3(cdf_wr_en_reg_26),
        .I4(\cdf_wr_data_reg[7] [7]),
        .O(ram_reg_76[7]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_26__27
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[7]),
        .I2(ram_reg_79),
        .I3(cdf_wr_en_reg_27),
        .I4(\cdf_wr_data_reg[7] [7]),
        .O(ram_reg_80[7]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_26__28
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[7]),
        .I2(ram_reg_83),
        .I3(cdf_wr_en_reg_28),
        .I4(\cdf_wr_data_reg[7] [7]),
        .O(ram_reg_84[7]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_26__29
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[7]),
        .I2(ram_reg_87),
        .I3(cdf_wr_en_reg_29),
        .I4(\cdf_wr_data_reg[7] [7]),
        .O(ram_reg_88[7]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_26__3
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[7]),
        .I2(ram_reg_2),
        .I3(cdf_wr_en_reg_2),
        .I4(\cdf_wr_data_reg[7] [7]),
        .O(ram_reg_24[7]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_26__30
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[7]),
        .I2(ram_reg_91),
        .I3(cdf_wr_en_reg_30),
        .I4(\cdf_wr_data_reg[7] [7]),
        .O(ram_reg_92[7]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_26__4
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[7]),
        .I2(ram_reg_3),
        .I3(cdf_wr_en_reg_3),
        .I4(\cdf_wr_data_reg[7] [7]),
        .O(ram_reg_23[7]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_26__5
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[7]),
        .I2(ram_reg_4),
        .I3(cdf_wr_en_reg_4),
        .I4(\cdf_wr_data_reg[7] [7]),
        .O(ram_reg_22[7]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_26__6
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[7]),
        .I2(ram_reg_5),
        .I3(cdf_wr_en_reg_5),
        .I4(\cdf_wr_data_reg[7] [7]),
        .O(ram_reg_21[7]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_26__7
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[7]),
        .I2(ram_reg_6),
        .I3(cdf_wr_en_reg_6),
        .I4(\cdf_wr_data_reg[7] [7]),
        .O(ram_reg_20[7]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_26__8
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[7]),
        .I2(ram_reg_7),
        .I3(cdf_wr_en_reg_7),
        .I4(\cdf_wr_data_reg[7] [7]),
        .O(ram_reg_19[7]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_26__9
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[7]),
        .I2(ram_reg_8),
        .I3(cdf_wr_en_reg_8),
        .I4(\cdf_wr_data_reg[7] [7]),
        .O(ram_reg_18[7]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_27
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[6]),
        .I2(ram_reg_29),
        .I3(cdf_wr_en_reg_14),
        .I4(\cdf_wr_data_reg[7] [6]),
        .O(ram_reg_28[6]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_27__0
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[6]),
        .I2(ram_reg),
        .I3(cdf_wr_en_reg),
        .I4(\cdf_wr_data_reg[7] [6]),
        .O(ram_reg_27[6]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_27__1
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[6]),
        .I2(ram_reg_0),
        .I3(cdf_wr_en_reg_0),
        .I4(\cdf_wr_data_reg[7] [6]),
        .O(ram_reg_26[6]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_27__10
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[6]),
        .I2(ram_reg_9),
        .I3(cdf_wr_en_reg_9),
        .I4(\cdf_wr_data_reg[7] [6]),
        .O(ram_reg_17[6]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_27__11
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[6]),
        .I2(ram_reg_10),
        .I3(cdf_wr_en_reg_10),
        .I4(\cdf_wr_data_reg[7] [6]),
        .O(ram_reg_16[6]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_27__12
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[6]),
        .I2(ram_reg_11),
        .I3(cdf_wr_en_reg_11),
        .I4(\cdf_wr_data_reg[7] [6]),
        .O(ram_reg_15[6]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_27__13
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[6]),
        .I2(ram_reg_12),
        .I3(cdf_wr_en_reg_12),
        .I4(\cdf_wr_data_reg[7] [6]),
        .O(ram_reg_14[6]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_27__14
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[6]),
        .I2(ram_reg_13),
        .I3(cdf_wr_en_reg_13),
        .I4(\cdf_wr_data_reg[7] [6]),
        .O(DIADI[6]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_27__15
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[6]),
        .I2(ram_reg_31),
        .I3(cdf_wr_en_reg_15),
        .I4(\cdf_wr_data_reg[7] [6]),
        .O(ram_reg_32[6]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_27__16
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[6]),
        .I2(ram_reg_35),
        .I3(cdf_wr_en_reg_16),
        .I4(\cdf_wr_data_reg[7] [6]),
        .O(ram_reg_36[6]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_27__17
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[6]),
        .I2(ram_reg_39),
        .I3(cdf_wr_en_reg_17),
        .I4(\cdf_wr_data_reg[7] [6]),
        .O(ram_reg_40[6]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_27__18
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[6]),
        .I2(ram_reg_44),
        .I3(cdf_wr_en_reg_18),
        .I4(\cdf_wr_data_reg[7] [6]),
        .O(ram_reg_43[6]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_27__19
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[6]),
        .I2(ram_reg_47),
        .I3(cdf_wr_en_reg_19),
        .I4(\cdf_wr_data_reg[7] [6]),
        .O(ram_reg_48[6]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_27__2
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[6]),
        .I2(ram_reg_1),
        .I3(cdf_wr_en_reg_1),
        .I4(\cdf_wr_data_reg[7] [6]),
        .O(ram_reg_25[6]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_27__20
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[6]),
        .I2(ram_reg_51),
        .I3(cdf_wr_en_reg_20),
        .I4(\cdf_wr_data_reg[7] [6]),
        .O(ram_reg_52[6]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_27__21
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[6]),
        .I2(ram_reg_55),
        .I3(cdf_wr_en_reg_21),
        .I4(\cdf_wr_data_reg[7] [6]),
        .O(ram_reg_56[6]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_27__22
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[6]),
        .I2(ram_reg_59),
        .I3(cdf_wr_en_reg_22),
        .I4(\cdf_wr_data_reg[7] [6]),
        .O(ram_reg_60[6]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_27__23
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[6]),
        .I2(ram_reg_63),
        .I3(cdf_wr_en_reg_23),
        .I4(\cdf_wr_data_reg[7] [6]),
        .O(ram_reg_64[6]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_27__24
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[6]),
        .I2(ram_reg_67),
        .I3(cdf_wr_en_reg_24),
        .I4(\cdf_wr_data_reg[7] [6]),
        .O(ram_reg_68[6]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_27__25
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[6]),
        .I2(ram_reg_71),
        .I3(cdf_wr_en_reg_25),
        .I4(\cdf_wr_data_reg[7] [6]),
        .O(ram_reg_72[6]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_27__26
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[6]),
        .I2(ram_reg_75),
        .I3(cdf_wr_en_reg_26),
        .I4(\cdf_wr_data_reg[7] [6]),
        .O(ram_reg_76[6]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_27__27
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[6]),
        .I2(ram_reg_79),
        .I3(cdf_wr_en_reg_27),
        .I4(\cdf_wr_data_reg[7] [6]),
        .O(ram_reg_80[6]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_27__28
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[6]),
        .I2(ram_reg_83),
        .I3(cdf_wr_en_reg_28),
        .I4(\cdf_wr_data_reg[7] [6]),
        .O(ram_reg_84[6]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_27__29
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[6]),
        .I2(ram_reg_87),
        .I3(cdf_wr_en_reg_29),
        .I4(\cdf_wr_data_reg[7] [6]),
        .O(ram_reg_88[6]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_27__3
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[6]),
        .I2(ram_reg_2),
        .I3(cdf_wr_en_reg_2),
        .I4(\cdf_wr_data_reg[7] [6]),
        .O(ram_reg_24[6]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_27__30
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[6]),
        .I2(ram_reg_91),
        .I3(cdf_wr_en_reg_30),
        .I4(\cdf_wr_data_reg[7] [6]),
        .O(ram_reg_92[6]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_27__4
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[6]),
        .I2(ram_reg_3),
        .I3(cdf_wr_en_reg_3),
        .I4(\cdf_wr_data_reg[7] [6]),
        .O(ram_reg_23[6]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_27__5
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[6]),
        .I2(ram_reg_4),
        .I3(cdf_wr_en_reg_4),
        .I4(\cdf_wr_data_reg[7] [6]),
        .O(ram_reg_22[6]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_27__6
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[6]),
        .I2(ram_reg_5),
        .I3(cdf_wr_en_reg_5),
        .I4(\cdf_wr_data_reg[7] [6]),
        .O(ram_reg_21[6]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_27__7
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[6]),
        .I2(ram_reg_6),
        .I3(cdf_wr_en_reg_6),
        .I4(\cdf_wr_data_reg[7] [6]),
        .O(ram_reg_20[6]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_27__8
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[6]),
        .I2(ram_reg_7),
        .I3(cdf_wr_en_reg_7),
        .I4(\cdf_wr_data_reg[7] [6]),
        .O(ram_reg_19[6]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_27__9
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[6]),
        .I2(ram_reg_8),
        .I3(cdf_wr_en_reg_8),
        .I4(\cdf_wr_data_reg[7] [6]),
        .O(ram_reg_18[6]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_28
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[5]),
        .I2(ram_reg_29),
        .I3(cdf_wr_en_reg_14),
        .I4(\cdf_wr_data_reg[7] [5]),
        .O(ram_reg_28[5]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_28__0
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[5]),
        .I2(ram_reg),
        .I3(cdf_wr_en_reg),
        .I4(\cdf_wr_data_reg[7] [5]),
        .O(ram_reg_27[5]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_28__1
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[5]),
        .I2(ram_reg_0),
        .I3(cdf_wr_en_reg_0),
        .I4(\cdf_wr_data_reg[7] [5]),
        .O(ram_reg_26[5]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_28__10
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[5]),
        .I2(ram_reg_9),
        .I3(cdf_wr_en_reg_9),
        .I4(\cdf_wr_data_reg[7] [5]),
        .O(ram_reg_17[5]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_28__11
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[5]),
        .I2(ram_reg_10),
        .I3(cdf_wr_en_reg_10),
        .I4(\cdf_wr_data_reg[7] [5]),
        .O(ram_reg_16[5]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_28__12
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[5]),
        .I2(ram_reg_11),
        .I3(cdf_wr_en_reg_11),
        .I4(\cdf_wr_data_reg[7] [5]),
        .O(ram_reg_15[5]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_28__13
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[5]),
        .I2(ram_reg_12),
        .I3(cdf_wr_en_reg_12),
        .I4(\cdf_wr_data_reg[7] [5]),
        .O(ram_reg_14[5]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_28__14
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[5]),
        .I2(ram_reg_13),
        .I3(cdf_wr_en_reg_13),
        .I4(\cdf_wr_data_reg[7] [5]),
        .O(DIADI[5]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_28__15
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[5]),
        .I2(ram_reg_31),
        .I3(cdf_wr_en_reg_15),
        .I4(\cdf_wr_data_reg[7] [5]),
        .O(ram_reg_32[5]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_28__16
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[5]),
        .I2(ram_reg_35),
        .I3(cdf_wr_en_reg_16),
        .I4(\cdf_wr_data_reg[7] [5]),
        .O(ram_reg_36[5]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_28__17
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[5]),
        .I2(ram_reg_39),
        .I3(cdf_wr_en_reg_17),
        .I4(\cdf_wr_data_reg[7] [5]),
        .O(ram_reg_40[5]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_28__18
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[5]),
        .I2(ram_reg_44),
        .I3(cdf_wr_en_reg_18),
        .I4(\cdf_wr_data_reg[7] [5]),
        .O(ram_reg_43[5]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_28__19
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[5]),
        .I2(ram_reg_47),
        .I3(cdf_wr_en_reg_19),
        .I4(\cdf_wr_data_reg[7] [5]),
        .O(ram_reg_48[5]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_28__2
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[5]),
        .I2(ram_reg_1),
        .I3(cdf_wr_en_reg_1),
        .I4(\cdf_wr_data_reg[7] [5]),
        .O(ram_reg_25[5]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_28__20
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[5]),
        .I2(ram_reg_51),
        .I3(cdf_wr_en_reg_20),
        .I4(\cdf_wr_data_reg[7] [5]),
        .O(ram_reg_52[5]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_28__21
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[5]),
        .I2(ram_reg_55),
        .I3(cdf_wr_en_reg_21),
        .I4(\cdf_wr_data_reg[7] [5]),
        .O(ram_reg_56[5]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_28__22
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[5]),
        .I2(ram_reg_59),
        .I3(cdf_wr_en_reg_22),
        .I4(\cdf_wr_data_reg[7] [5]),
        .O(ram_reg_60[5]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_28__23
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[5]),
        .I2(ram_reg_63),
        .I3(cdf_wr_en_reg_23),
        .I4(\cdf_wr_data_reg[7] [5]),
        .O(ram_reg_64[5]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_28__24
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[5]),
        .I2(ram_reg_67),
        .I3(cdf_wr_en_reg_24),
        .I4(\cdf_wr_data_reg[7] [5]),
        .O(ram_reg_68[5]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_28__25
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[5]),
        .I2(ram_reg_71),
        .I3(cdf_wr_en_reg_25),
        .I4(\cdf_wr_data_reg[7] [5]),
        .O(ram_reg_72[5]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_28__26
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[5]),
        .I2(ram_reg_75),
        .I3(cdf_wr_en_reg_26),
        .I4(\cdf_wr_data_reg[7] [5]),
        .O(ram_reg_76[5]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_28__27
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[5]),
        .I2(ram_reg_79),
        .I3(cdf_wr_en_reg_27),
        .I4(\cdf_wr_data_reg[7] [5]),
        .O(ram_reg_80[5]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_28__28
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[5]),
        .I2(ram_reg_83),
        .I3(cdf_wr_en_reg_28),
        .I4(\cdf_wr_data_reg[7] [5]),
        .O(ram_reg_84[5]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_28__29
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[5]),
        .I2(ram_reg_87),
        .I3(cdf_wr_en_reg_29),
        .I4(\cdf_wr_data_reg[7] [5]),
        .O(ram_reg_88[5]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_28__3
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[5]),
        .I2(ram_reg_2),
        .I3(cdf_wr_en_reg_2),
        .I4(\cdf_wr_data_reg[7] [5]),
        .O(ram_reg_24[5]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_28__30
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[5]),
        .I2(ram_reg_91),
        .I3(cdf_wr_en_reg_30),
        .I4(\cdf_wr_data_reg[7] [5]),
        .O(ram_reg_92[5]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_28__4
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[5]),
        .I2(ram_reg_3),
        .I3(cdf_wr_en_reg_3),
        .I4(\cdf_wr_data_reg[7] [5]),
        .O(ram_reg_23[5]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_28__5
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[5]),
        .I2(ram_reg_4),
        .I3(cdf_wr_en_reg_4),
        .I4(\cdf_wr_data_reg[7] [5]),
        .O(ram_reg_22[5]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_28__6
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[5]),
        .I2(ram_reg_5),
        .I3(cdf_wr_en_reg_5),
        .I4(\cdf_wr_data_reg[7] [5]),
        .O(ram_reg_21[5]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_28__7
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[5]),
        .I2(ram_reg_6),
        .I3(cdf_wr_en_reg_6),
        .I4(\cdf_wr_data_reg[7] [5]),
        .O(ram_reg_20[5]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_28__8
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[5]),
        .I2(ram_reg_7),
        .I3(cdf_wr_en_reg_7),
        .I4(\cdf_wr_data_reg[7] [5]),
        .O(ram_reg_19[5]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_28__9
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[5]),
        .I2(ram_reg_8),
        .I3(cdf_wr_en_reg_8),
        .I4(\cdf_wr_data_reg[7] [5]),
        .O(ram_reg_18[5]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_29
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[4]),
        .I2(ram_reg_29),
        .I3(cdf_wr_en_reg_14),
        .I4(\cdf_wr_data_reg[7] [4]),
        .O(ram_reg_28[4]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_29__0
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[4]),
        .I2(ram_reg),
        .I3(cdf_wr_en_reg),
        .I4(\cdf_wr_data_reg[7] [4]),
        .O(ram_reg_27[4]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_29__1
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[4]),
        .I2(ram_reg_0),
        .I3(cdf_wr_en_reg_0),
        .I4(\cdf_wr_data_reg[7] [4]),
        .O(ram_reg_26[4]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_29__10
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[4]),
        .I2(ram_reg_9),
        .I3(cdf_wr_en_reg_9),
        .I4(\cdf_wr_data_reg[7] [4]),
        .O(ram_reg_17[4]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_29__11
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[4]),
        .I2(ram_reg_10),
        .I3(cdf_wr_en_reg_10),
        .I4(\cdf_wr_data_reg[7] [4]),
        .O(ram_reg_16[4]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_29__12
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[4]),
        .I2(ram_reg_11),
        .I3(cdf_wr_en_reg_11),
        .I4(\cdf_wr_data_reg[7] [4]),
        .O(ram_reg_15[4]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_29__13
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[4]),
        .I2(ram_reg_12),
        .I3(cdf_wr_en_reg_12),
        .I4(\cdf_wr_data_reg[7] [4]),
        .O(ram_reg_14[4]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_29__14
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[4]),
        .I2(ram_reg_13),
        .I3(cdf_wr_en_reg_13),
        .I4(\cdf_wr_data_reg[7] [4]),
        .O(DIADI[4]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_29__15
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[4]),
        .I2(ram_reg_31),
        .I3(cdf_wr_en_reg_15),
        .I4(\cdf_wr_data_reg[7] [4]),
        .O(ram_reg_32[4]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_29__16
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[4]),
        .I2(ram_reg_35),
        .I3(cdf_wr_en_reg_16),
        .I4(\cdf_wr_data_reg[7] [4]),
        .O(ram_reg_36[4]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_29__17
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[4]),
        .I2(ram_reg_39),
        .I3(cdf_wr_en_reg_17),
        .I4(\cdf_wr_data_reg[7] [4]),
        .O(ram_reg_40[4]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_29__18
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[4]),
        .I2(ram_reg_44),
        .I3(cdf_wr_en_reg_18),
        .I4(\cdf_wr_data_reg[7] [4]),
        .O(ram_reg_43[4]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_29__19
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[4]),
        .I2(ram_reg_47),
        .I3(cdf_wr_en_reg_19),
        .I4(\cdf_wr_data_reg[7] [4]),
        .O(ram_reg_48[4]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_29__2
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[4]),
        .I2(ram_reg_1),
        .I3(cdf_wr_en_reg_1),
        .I4(\cdf_wr_data_reg[7] [4]),
        .O(ram_reg_25[4]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_29__20
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[4]),
        .I2(ram_reg_51),
        .I3(cdf_wr_en_reg_20),
        .I4(\cdf_wr_data_reg[7] [4]),
        .O(ram_reg_52[4]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_29__21
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[4]),
        .I2(ram_reg_55),
        .I3(cdf_wr_en_reg_21),
        .I4(\cdf_wr_data_reg[7] [4]),
        .O(ram_reg_56[4]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_29__22
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[4]),
        .I2(ram_reg_59),
        .I3(cdf_wr_en_reg_22),
        .I4(\cdf_wr_data_reg[7] [4]),
        .O(ram_reg_60[4]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_29__23
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[4]),
        .I2(ram_reg_63),
        .I3(cdf_wr_en_reg_23),
        .I4(\cdf_wr_data_reg[7] [4]),
        .O(ram_reg_64[4]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_29__24
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[4]),
        .I2(ram_reg_67),
        .I3(cdf_wr_en_reg_24),
        .I4(\cdf_wr_data_reg[7] [4]),
        .O(ram_reg_68[4]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_29__25
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[4]),
        .I2(ram_reg_71),
        .I3(cdf_wr_en_reg_25),
        .I4(\cdf_wr_data_reg[7] [4]),
        .O(ram_reg_72[4]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_29__26
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[4]),
        .I2(ram_reg_75),
        .I3(cdf_wr_en_reg_26),
        .I4(\cdf_wr_data_reg[7] [4]),
        .O(ram_reg_76[4]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_29__27
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[4]),
        .I2(ram_reg_79),
        .I3(cdf_wr_en_reg_27),
        .I4(\cdf_wr_data_reg[7] [4]),
        .O(ram_reg_80[4]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_29__28
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[4]),
        .I2(ram_reg_83),
        .I3(cdf_wr_en_reg_28),
        .I4(\cdf_wr_data_reg[7] [4]),
        .O(ram_reg_84[4]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_29__29
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[4]),
        .I2(ram_reg_87),
        .I3(cdf_wr_en_reg_29),
        .I4(\cdf_wr_data_reg[7] [4]),
        .O(ram_reg_88[4]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_29__3
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[4]),
        .I2(ram_reg_2),
        .I3(cdf_wr_en_reg_2),
        .I4(\cdf_wr_data_reg[7] [4]),
        .O(ram_reg_24[4]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_29__30
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[4]),
        .I2(ram_reg_91),
        .I3(cdf_wr_en_reg_30),
        .I4(\cdf_wr_data_reg[7] [4]),
        .O(ram_reg_92[4]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_29__4
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[4]),
        .I2(ram_reg_3),
        .I3(cdf_wr_en_reg_3),
        .I4(\cdf_wr_data_reg[7] [4]),
        .O(ram_reg_23[4]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_29__5
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[4]),
        .I2(ram_reg_4),
        .I3(cdf_wr_en_reg_4),
        .I4(\cdf_wr_data_reg[7] [4]),
        .O(ram_reg_22[4]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_29__6
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[4]),
        .I2(ram_reg_5),
        .I3(cdf_wr_en_reg_5),
        .I4(\cdf_wr_data_reg[7] [4]),
        .O(ram_reg_21[4]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_29__7
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[4]),
        .I2(ram_reg_6),
        .I3(cdf_wr_en_reg_6),
        .I4(\cdf_wr_data_reg[7] [4]),
        .O(ram_reg_20[4]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_29__8
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[4]),
        .I2(ram_reg_7),
        .I3(cdf_wr_en_reg_7),
        .I4(\cdf_wr_data_reg[7] [4]),
        .O(ram_reg_19[4]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_29__9
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[4]),
        .I2(ram_reg_8),
        .I3(cdf_wr_en_reg_8),
        .I4(\cdf_wr_data_reg[7] [4]),
        .O(ram_reg_18[4]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_30
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[3]),
        .I2(ram_reg_29),
        .I3(cdf_wr_en_reg_14),
        .I4(\cdf_wr_data_reg[7] [3]),
        .O(ram_reg_28[3]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_30__0
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[3]),
        .I2(ram_reg),
        .I3(cdf_wr_en_reg),
        .I4(\cdf_wr_data_reg[7] [3]),
        .O(ram_reg_27[3]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_30__1
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[3]),
        .I2(ram_reg_0),
        .I3(cdf_wr_en_reg_0),
        .I4(\cdf_wr_data_reg[7] [3]),
        .O(ram_reg_26[3]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_30__10
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[3]),
        .I2(ram_reg_9),
        .I3(cdf_wr_en_reg_9),
        .I4(\cdf_wr_data_reg[7] [3]),
        .O(ram_reg_17[3]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_30__11
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[3]),
        .I2(ram_reg_10),
        .I3(cdf_wr_en_reg_10),
        .I4(\cdf_wr_data_reg[7] [3]),
        .O(ram_reg_16[3]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_30__12
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[3]),
        .I2(ram_reg_11),
        .I3(cdf_wr_en_reg_11),
        .I4(\cdf_wr_data_reg[7] [3]),
        .O(ram_reg_15[3]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_30__13
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[3]),
        .I2(ram_reg_12),
        .I3(cdf_wr_en_reg_12),
        .I4(\cdf_wr_data_reg[7] [3]),
        .O(ram_reg_14[3]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_30__14
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[3]),
        .I2(ram_reg_13),
        .I3(cdf_wr_en_reg_13),
        .I4(\cdf_wr_data_reg[7] [3]),
        .O(DIADI[3]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_30__15
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[3]),
        .I2(ram_reg_31),
        .I3(cdf_wr_en_reg_15),
        .I4(\cdf_wr_data_reg[7] [3]),
        .O(ram_reg_32[3]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_30__16
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[3]),
        .I2(ram_reg_35),
        .I3(cdf_wr_en_reg_16),
        .I4(\cdf_wr_data_reg[7] [3]),
        .O(ram_reg_36[3]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_30__17
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[3]),
        .I2(ram_reg_39),
        .I3(cdf_wr_en_reg_17),
        .I4(\cdf_wr_data_reg[7] [3]),
        .O(ram_reg_40[3]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_30__18
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[3]),
        .I2(ram_reg_44),
        .I3(cdf_wr_en_reg_18),
        .I4(\cdf_wr_data_reg[7] [3]),
        .O(ram_reg_43[3]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_30__19
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[3]),
        .I2(ram_reg_47),
        .I3(cdf_wr_en_reg_19),
        .I4(\cdf_wr_data_reg[7] [3]),
        .O(ram_reg_48[3]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_30__2
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[3]),
        .I2(ram_reg_1),
        .I3(cdf_wr_en_reg_1),
        .I4(\cdf_wr_data_reg[7] [3]),
        .O(ram_reg_25[3]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_30__20
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[3]),
        .I2(ram_reg_51),
        .I3(cdf_wr_en_reg_20),
        .I4(\cdf_wr_data_reg[7] [3]),
        .O(ram_reg_52[3]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_30__21
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[3]),
        .I2(ram_reg_55),
        .I3(cdf_wr_en_reg_21),
        .I4(\cdf_wr_data_reg[7] [3]),
        .O(ram_reg_56[3]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_30__22
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[3]),
        .I2(ram_reg_59),
        .I3(cdf_wr_en_reg_22),
        .I4(\cdf_wr_data_reg[7] [3]),
        .O(ram_reg_60[3]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_30__23
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[3]),
        .I2(ram_reg_63),
        .I3(cdf_wr_en_reg_23),
        .I4(\cdf_wr_data_reg[7] [3]),
        .O(ram_reg_64[3]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_30__24
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[3]),
        .I2(ram_reg_67),
        .I3(cdf_wr_en_reg_24),
        .I4(\cdf_wr_data_reg[7] [3]),
        .O(ram_reg_68[3]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_30__25
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[3]),
        .I2(ram_reg_71),
        .I3(cdf_wr_en_reg_25),
        .I4(\cdf_wr_data_reg[7] [3]),
        .O(ram_reg_72[3]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_30__26
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[3]),
        .I2(ram_reg_75),
        .I3(cdf_wr_en_reg_26),
        .I4(\cdf_wr_data_reg[7] [3]),
        .O(ram_reg_76[3]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_30__27
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[3]),
        .I2(ram_reg_79),
        .I3(cdf_wr_en_reg_27),
        .I4(\cdf_wr_data_reg[7] [3]),
        .O(ram_reg_80[3]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_30__28
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[3]),
        .I2(ram_reg_83),
        .I3(cdf_wr_en_reg_28),
        .I4(\cdf_wr_data_reg[7] [3]),
        .O(ram_reg_84[3]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_30__29
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[3]),
        .I2(ram_reg_87),
        .I3(cdf_wr_en_reg_29),
        .I4(\cdf_wr_data_reg[7] [3]),
        .O(ram_reg_88[3]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_30__3
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[3]),
        .I2(ram_reg_2),
        .I3(cdf_wr_en_reg_2),
        .I4(\cdf_wr_data_reg[7] [3]),
        .O(ram_reg_24[3]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_30__30
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[3]),
        .I2(ram_reg_91),
        .I3(cdf_wr_en_reg_30),
        .I4(\cdf_wr_data_reg[7] [3]),
        .O(ram_reg_92[3]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_30__4
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[3]),
        .I2(ram_reg_3),
        .I3(cdf_wr_en_reg_3),
        .I4(\cdf_wr_data_reg[7] [3]),
        .O(ram_reg_23[3]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_30__5
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[3]),
        .I2(ram_reg_4),
        .I3(cdf_wr_en_reg_4),
        .I4(\cdf_wr_data_reg[7] [3]),
        .O(ram_reg_22[3]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_30__6
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[3]),
        .I2(ram_reg_5),
        .I3(cdf_wr_en_reg_5),
        .I4(\cdf_wr_data_reg[7] [3]),
        .O(ram_reg_21[3]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_30__7
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[3]),
        .I2(ram_reg_6),
        .I3(cdf_wr_en_reg_6),
        .I4(\cdf_wr_data_reg[7] [3]),
        .O(ram_reg_20[3]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_30__8
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[3]),
        .I2(ram_reg_7),
        .I3(cdf_wr_en_reg_7),
        .I4(\cdf_wr_data_reg[7] [3]),
        .O(ram_reg_19[3]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_30__9
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[3]),
        .I2(ram_reg_8),
        .I3(cdf_wr_en_reg_8),
        .I4(\cdf_wr_data_reg[7] [3]),
        .O(ram_reg_18[3]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_31
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[2]),
        .I2(ram_reg_29),
        .I3(cdf_wr_en_reg_14),
        .I4(\cdf_wr_data_reg[7] [2]),
        .O(ram_reg_28[2]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_31__0
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[2]),
        .I2(ram_reg),
        .I3(cdf_wr_en_reg),
        .I4(\cdf_wr_data_reg[7] [2]),
        .O(ram_reg_27[2]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_31__1
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[2]),
        .I2(ram_reg_0),
        .I3(cdf_wr_en_reg_0),
        .I4(\cdf_wr_data_reg[7] [2]),
        .O(ram_reg_26[2]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_31__10
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[2]),
        .I2(ram_reg_9),
        .I3(cdf_wr_en_reg_9),
        .I4(\cdf_wr_data_reg[7] [2]),
        .O(ram_reg_17[2]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_31__11
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[2]),
        .I2(ram_reg_10),
        .I3(cdf_wr_en_reg_10),
        .I4(\cdf_wr_data_reg[7] [2]),
        .O(ram_reg_16[2]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_31__12
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[2]),
        .I2(ram_reg_11),
        .I3(cdf_wr_en_reg_11),
        .I4(\cdf_wr_data_reg[7] [2]),
        .O(ram_reg_15[2]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_31__13
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[2]),
        .I2(ram_reg_12),
        .I3(cdf_wr_en_reg_12),
        .I4(\cdf_wr_data_reg[7] [2]),
        .O(ram_reg_14[2]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_31__14
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[2]),
        .I2(ram_reg_13),
        .I3(cdf_wr_en_reg_13),
        .I4(\cdf_wr_data_reg[7] [2]),
        .O(DIADI[2]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_31__15
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[2]),
        .I2(ram_reg_31),
        .I3(cdf_wr_en_reg_15),
        .I4(\cdf_wr_data_reg[7] [2]),
        .O(ram_reg_32[2]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_31__16
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[2]),
        .I2(ram_reg_35),
        .I3(cdf_wr_en_reg_16),
        .I4(\cdf_wr_data_reg[7] [2]),
        .O(ram_reg_36[2]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_31__17
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[2]),
        .I2(ram_reg_39),
        .I3(cdf_wr_en_reg_17),
        .I4(\cdf_wr_data_reg[7] [2]),
        .O(ram_reg_40[2]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_31__18
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[2]),
        .I2(ram_reg_44),
        .I3(cdf_wr_en_reg_18),
        .I4(\cdf_wr_data_reg[7] [2]),
        .O(ram_reg_43[2]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_31__19
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[2]),
        .I2(ram_reg_47),
        .I3(cdf_wr_en_reg_19),
        .I4(\cdf_wr_data_reg[7] [2]),
        .O(ram_reg_48[2]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_31__2
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[2]),
        .I2(ram_reg_1),
        .I3(cdf_wr_en_reg_1),
        .I4(\cdf_wr_data_reg[7] [2]),
        .O(ram_reg_25[2]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_31__20
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[2]),
        .I2(ram_reg_51),
        .I3(cdf_wr_en_reg_20),
        .I4(\cdf_wr_data_reg[7] [2]),
        .O(ram_reg_52[2]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_31__21
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[2]),
        .I2(ram_reg_55),
        .I3(cdf_wr_en_reg_21),
        .I4(\cdf_wr_data_reg[7] [2]),
        .O(ram_reg_56[2]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_31__22
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[2]),
        .I2(ram_reg_59),
        .I3(cdf_wr_en_reg_22),
        .I4(\cdf_wr_data_reg[7] [2]),
        .O(ram_reg_60[2]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_31__23
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[2]),
        .I2(ram_reg_63),
        .I3(cdf_wr_en_reg_23),
        .I4(\cdf_wr_data_reg[7] [2]),
        .O(ram_reg_64[2]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_31__24
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[2]),
        .I2(ram_reg_67),
        .I3(cdf_wr_en_reg_24),
        .I4(\cdf_wr_data_reg[7] [2]),
        .O(ram_reg_68[2]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_31__25
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[2]),
        .I2(ram_reg_71),
        .I3(cdf_wr_en_reg_25),
        .I4(\cdf_wr_data_reg[7] [2]),
        .O(ram_reg_72[2]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_31__26
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[2]),
        .I2(ram_reg_75),
        .I3(cdf_wr_en_reg_26),
        .I4(\cdf_wr_data_reg[7] [2]),
        .O(ram_reg_76[2]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_31__27
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[2]),
        .I2(ram_reg_79),
        .I3(cdf_wr_en_reg_27),
        .I4(\cdf_wr_data_reg[7] [2]),
        .O(ram_reg_80[2]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_31__28
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[2]),
        .I2(ram_reg_83),
        .I3(cdf_wr_en_reg_28),
        .I4(\cdf_wr_data_reg[7] [2]),
        .O(ram_reg_84[2]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_31__29
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[2]),
        .I2(ram_reg_87),
        .I3(cdf_wr_en_reg_29),
        .I4(\cdf_wr_data_reg[7] [2]),
        .O(ram_reg_88[2]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_31__3
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[2]),
        .I2(ram_reg_2),
        .I3(cdf_wr_en_reg_2),
        .I4(\cdf_wr_data_reg[7] [2]),
        .O(ram_reg_24[2]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_31__30
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[2]),
        .I2(ram_reg_91),
        .I3(cdf_wr_en_reg_30),
        .I4(\cdf_wr_data_reg[7] [2]),
        .O(ram_reg_92[2]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_31__4
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[2]),
        .I2(ram_reg_3),
        .I3(cdf_wr_en_reg_3),
        .I4(\cdf_wr_data_reg[7] [2]),
        .O(ram_reg_23[2]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_31__5
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[2]),
        .I2(ram_reg_4),
        .I3(cdf_wr_en_reg_4),
        .I4(\cdf_wr_data_reg[7] [2]),
        .O(ram_reg_22[2]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_31__6
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[2]),
        .I2(ram_reg_5),
        .I3(cdf_wr_en_reg_5),
        .I4(\cdf_wr_data_reg[7] [2]),
        .O(ram_reg_21[2]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_31__7
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[2]),
        .I2(ram_reg_6),
        .I3(cdf_wr_en_reg_6),
        .I4(\cdf_wr_data_reg[7] [2]),
        .O(ram_reg_20[2]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_31__8
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[2]),
        .I2(ram_reg_7),
        .I3(cdf_wr_en_reg_7),
        .I4(\cdf_wr_data_reg[7] [2]),
        .O(ram_reg_19[2]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_31__9
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[2]),
        .I2(ram_reg_8),
        .I3(cdf_wr_en_reg_8),
        .I4(\cdf_wr_data_reg[7] [2]),
        .O(ram_reg_18[2]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_32
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[1]),
        .I2(ram_reg_29),
        .I3(cdf_wr_en_reg_14),
        .I4(\cdf_wr_data_reg[7] [1]),
        .O(ram_reg_28[1]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_32__0
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[1]),
        .I2(ram_reg),
        .I3(cdf_wr_en_reg),
        .I4(\cdf_wr_data_reg[7] [1]),
        .O(ram_reg_27[1]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_32__1
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[1]),
        .I2(ram_reg_0),
        .I3(cdf_wr_en_reg_0),
        .I4(\cdf_wr_data_reg[7] [1]),
        .O(ram_reg_26[1]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_32__10
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[1]),
        .I2(ram_reg_9),
        .I3(cdf_wr_en_reg_9),
        .I4(\cdf_wr_data_reg[7] [1]),
        .O(ram_reg_17[1]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_32__11
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[1]),
        .I2(ram_reg_10),
        .I3(cdf_wr_en_reg_10),
        .I4(\cdf_wr_data_reg[7] [1]),
        .O(ram_reg_16[1]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_32__12
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[1]),
        .I2(ram_reg_11),
        .I3(cdf_wr_en_reg_11),
        .I4(\cdf_wr_data_reg[7] [1]),
        .O(ram_reg_15[1]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_32__13
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[1]),
        .I2(ram_reg_12),
        .I3(cdf_wr_en_reg_12),
        .I4(\cdf_wr_data_reg[7] [1]),
        .O(ram_reg_14[1]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_32__14
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[1]),
        .I2(ram_reg_13),
        .I3(cdf_wr_en_reg_13),
        .I4(\cdf_wr_data_reg[7] [1]),
        .O(DIADI[1]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_32__15
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[1]),
        .I2(ram_reg_31),
        .I3(cdf_wr_en_reg_15),
        .I4(\cdf_wr_data_reg[7] [1]),
        .O(ram_reg_32[1]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_32__16
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[1]),
        .I2(ram_reg_35),
        .I3(cdf_wr_en_reg_16),
        .I4(\cdf_wr_data_reg[7] [1]),
        .O(ram_reg_36[1]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_32__17
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[1]),
        .I2(ram_reg_39),
        .I3(cdf_wr_en_reg_17),
        .I4(\cdf_wr_data_reg[7] [1]),
        .O(ram_reg_40[1]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_32__18
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[1]),
        .I2(ram_reg_44),
        .I3(cdf_wr_en_reg_18),
        .I4(\cdf_wr_data_reg[7] [1]),
        .O(ram_reg_43[1]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_32__19
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[1]),
        .I2(ram_reg_47),
        .I3(cdf_wr_en_reg_19),
        .I4(\cdf_wr_data_reg[7] [1]),
        .O(ram_reg_48[1]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_32__2
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[1]),
        .I2(ram_reg_1),
        .I3(cdf_wr_en_reg_1),
        .I4(\cdf_wr_data_reg[7] [1]),
        .O(ram_reg_25[1]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_32__20
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[1]),
        .I2(ram_reg_51),
        .I3(cdf_wr_en_reg_20),
        .I4(\cdf_wr_data_reg[7] [1]),
        .O(ram_reg_52[1]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_32__21
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[1]),
        .I2(ram_reg_55),
        .I3(cdf_wr_en_reg_21),
        .I4(\cdf_wr_data_reg[7] [1]),
        .O(ram_reg_56[1]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_32__22
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[1]),
        .I2(ram_reg_59),
        .I3(cdf_wr_en_reg_22),
        .I4(\cdf_wr_data_reg[7] [1]),
        .O(ram_reg_60[1]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_32__23
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[1]),
        .I2(ram_reg_63),
        .I3(cdf_wr_en_reg_23),
        .I4(\cdf_wr_data_reg[7] [1]),
        .O(ram_reg_64[1]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_32__24
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[1]),
        .I2(ram_reg_67),
        .I3(cdf_wr_en_reg_24),
        .I4(\cdf_wr_data_reg[7] [1]),
        .O(ram_reg_68[1]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_32__25
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[1]),
        .I2(ram_reg_71),
        .I3(cdf_wr_en_reg_25),
        .I4(\cdf_wr_data_reg[7] [1]),
        .O(ram_reg_72[1]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_32__26
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[1]),
        .I2(ram_reg_75),
        .I3(cdf_wr_en_reg_26),
        .I4(\cdf_wr_data_reg[7] [1]),
        .O(ram_reg_76[1]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_32__27
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[1]),
        .I2(ram_reg_79),
        .I3(cdf_wr_en_reg_27),
        .I4(\cdf_wr_data_reg[7] [1]),
        .O(ram_reg_80[1]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_32__28
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[1]),
        .I2(ram_reg_83),
        .I3(cdf_wr_en_reg_28),
        .I4(\cdf_wr_data_reg[7] [1]),
        .O(ram_reg_84[1]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_32__29
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[1]),
        .I2(ram_reg_87),
        .I3(cdf_wr_en_reg_29),
        .I4(\cdf_wr_data_reg[7] [1]),
        .O(ram_reg_88[1]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_32__3
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[1]),
        .I2(ram_reg_2),
        .I3(cdf_wr_en_reg_2),
        .I4(\cdf_wr_data_reg[7] [1]),
        .O(ram_reg_24[1]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_32__30
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[1]),
        .I2(ram_reg_91),
        .I3(cdf_wr_en_reg_30),
        .I4(\cdf_wr_data_reg[7] [1]),
        .O(ram_reg_92[1]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_32__4
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[1]),
        .I2(ram_reg_3),
        .I3(cdf_wr_en_reg_3),
        .I4(\cdf_wr_data_reg[7] [1]),
        .O(ram_reg_23[1]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_32__5
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[1]),
        .I2(ram_reg_4),
        .I3(cdf_wr_en_reg_4),
        .I4(\cdf_wr_data_reg[7] [1]),
        .O(ram_reg_22[1]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_32__6
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[1]),
        .I2(ram_reg_5),
        .I3(cdf_wr_en_reg_5),
        .I4(\cdf_wr_data_reg[7] [1]),
        .O(ram_reg_21[1]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_32__7
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[1]),
        .I2(ram_reg_6),
        .I3(cdf_wr_en_reg_6),
        .I4(\cdf_wr_data_reg[7] [1]),
        .O(ram_reg_20[1]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_32__8
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[1]),
        .I2(ram_reg_7),
        .I3(cdf_wr_en_reg_7),
        .I4(\cdf_wr_data_reg[7] [1]),
        .O(ram_reg_19[1]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_32__9
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[1]),
        .I2(ram_reg_8),
        .I3(cdf_wr_en_reg_8),
        .I4(\cdf_wr_data_reg[7] [1]),
        .O(ram_reg_18[1]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_33
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[0]),
        .I2(ram_reg_29),
        .I3(cdf_wr_en_reg_14),
        .I4(\cdf_wr_data_reg[7] [0]),
        .O(ram_reg_28[0]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_33__0
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[0]),
        .I2(ram_reg),
        .I3(cdf_wr_en_reg),
        .I4(\cdf_wr_data_reg[7] [0]),
        .O(ram_reg_27[0]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_33__1
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[0]),
        .I2(ram_reg_0),
        .I3(cdf_wr_en_reg_0),
        .I4(\cdf_wr_data_reg[7] [0]),
        .O(ram_reg_26[0]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_33__10
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[0]),
        .I2(ram_reg_9),
        .I3(cdf_wr_en_reg_9),
        .I4(\cdf_wr_data_reg[7] [0]),
        .O(ram_reg_17[0]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_33__11
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[0]),
        .I2(ram_reg_10),
        .I3(cdf_wr_en_reg_10),
        .I4(\cdf_wr_data_reg[7] [0]),
        .O(ram_reg_16[0]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_33__12
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[0]),
        .I2(ram_reg_11),
        .I3(cdf_wr_en_reg_11),
        .I4(\cdf_wr_data_reg[7] [0]),
        .O(ram_reg_15[0]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_33__13
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[0]),
        .I2(ram_reg_12),
        .I3(cdf_wr_en_reg_12),
        .I4(\cdf_wr_data_reg[7] [0]),
        .O(ram_reg_14[0]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_33__14
       (.I0(clear_busy_reg_3),
        .I1(hist_wr_data[0]),
        .I2(ram_reg_13),
        .I3(cdf_wr_en_reg_13),
        .I4(\cdf_wr_data_reg[7] [0]),
        .O(DIADI[0]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_33__15
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[0]),
        .I2(ram_reg_31),
        .I3(cdf_wr_en_reg_15),
        .I4(\cdf_wr_data_reg[7] [0]),
        .O(ram_reg_32[0]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_33__16
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[0]),
        .I2(ram_reg_35),
        .I3(cdf_wr_en_reg_16),
        .I4(\cdf_wr_data_reg[7] [0]),
        .O(ram_reg_36[0]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_33__17
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[0]),
        .I2(ram_reg_39),
        .I3(cdf_wr_en_reg_17),
        .I4(\cdf_wr_data_reg[7] [0]),
        .O(ram_reg_40[0]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_33__18
       (.I0(clear_busy_reg_4),
        .I1(hist_wr_data[0]),
        .I2(ram_reg_44),
        .I3(cdf_wr_en_reg_18),
        .I4(\cdf_wr_data_reg[7] [0]),
        .O(ram_reg_43[0]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_33__19
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[0]),
        .I2(ram_reg_47),
        .I3(cdf_wr_en_reg_19),
        .I4(\cdf_wr_data_reg[7] [0]),
        .O(ram_reg_48[0]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_33__2
       (.I0(clear_busy_reg_0),
        .I1(hist_wr_data[0]),
        .I2(ram_reg_1),
        .I3(cdf_wr_en_reg_1),
        .I4(\cdf_wr_data_reg[7] [0]),
        .O(ram_reg_25[0]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_33__20
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[0]),
        .I2(ram_reg_51),
        .I3(cdf_wr_en_reg_20),
        .I4(\cdf_wr_data_reg[7] [0]),
        .O(ram_reg_52[0]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_33__21
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[0]),
        .I2(ram_reg_55),
        .I3(cdf_wr_en_reg_21),
        .I4(\cdf_wr_data_reg[7] [0]),
        .O(ram_reg_56[0]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_33__22
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[0]),
        .I2(ram_reg_59),
        .I3(cdf_wr_en_reg_22),
        .I4(\cdf_wr_data_reg[7] [0]),
        .O(ram_reg_60[0]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_33__23
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[0]),
        .I2(ram_reg_63),
        .I3(cdf_wr_en_reg_23),
        .I4(\cdf_wr_data_reg[7] [0]),
        .O(ram_reg_64[0]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_33__24
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[0]),
        .I2(ram_reg_67),
        .I3(cdf_wr_en_reg_24),
        .I4(\cdf_wr_data_reg[7] [0]),
        .O(ram_reg_68[0]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_33__25
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[0]),
        .I2(ram_reg_71),
        .I3(cdf_wr_en_reg_25),
        .I4(\cdf_wr_data_reg[7] [0]),
        .O(ram_reg_72[0]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_33__26
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[0]),
        .I2(ram_reg_75),
        .I3(cdf_wr_en_reg_26),
        .I4(\cdf_wr_data_reg[7] [0]),
        .O(ram_reg_76[0]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_33__27
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[0]),
        .I2(ram_reg_79),
        .I3(cdf_wr_en_reg_27),
        .I4(\cdf_wr_data_reg[7] [0]),
        .O(ram_reg_80[0]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_33__28
       (.I0(clear_busy_reg_5),
        .I1(hist_wr_data[0]),
        .I2(ram_reg_83),
        .I3(cdf_wr_en_reg_28),
        .I4(\cdf_wr_data_reg[7] [0]),
        .O(ram_reg_84[0]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_33__29
       (.I0(clear_busy_reg_6),
        .I1(hist_wr_data[0]),
        .I2(ram_reg_87),
        .I3(cdf_wr_en_reg_29),
        .I4(\cdf_wr_data_reg[7] [0]),
        .O(ram_reg_88[0]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_33__3
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[0]),
        .I2(ram_reg_2),
        .I3(cdf_wr_en_reg_2),
        .I4(\cdf_wr_data_reg[7] [0]),
        .O(ram_reg_24[0]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_33__30
       (.I0(clear_busy_reg_7),
        .I1(hist_wr_data[0]),
        .I2(ram_reg_91),
        .I3(cdf_wr_en_reg_30),
        .I4(\cdf_wr_data_reg[7] [0]),
        .O(ram_reg_92[0]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_33__4
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[0]),
        .I2(ram_reg_3),
        .I3(cdf_wr_en_reg_3),
        .I4(\cdf_wr_data_reg[7] [0]),
        .O(ram_reg_23[0]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_33__5
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[0]),
        .I2(ram_reg_4),
        .I3(cdf_wr_en_reg_4),
        .I4(\cdf_wr_data_reg[7] [0]),
        .O(ram_reg_22[0]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_33__6
       (.I0(clear_busy_reg_1),
        .I1(hist_wr_data[0]),
        .I2(ram_reg_5),
        .I3(cdf_wr_en_reg_5),
        .I4(\cdf_wr_data_reg[7] [0]),
        .O(ram_reg_21[0]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_33__7
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[0]),
        .I2(ram_reg_6),
        .I3(cdf_wr_en_reg_6),
        .I4(\cdf_wr_data_reg[7] [0]),
        .O(ram_reg_20[0]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_33__8
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[0]),
        .I2(ram_reg_7),
        .I3(cdf_wr_en_reg_7),
        .I4(\cdf_wr_data_reg[7] [0]),
        .O(ram_reg_19[0]));
  LUT5 #(
    .INIT(32'h55040004)) 
    ram_reg_i_33__9
       (.I0(clear_busy_reg_2),
        .I1(hist_wr_data[0]),
        .I2(ram_reg_8),
        .I3(cdf_wr_en_reg_8),
        .I4(\cdf_wr_data_reg[7] [0]),
        .O(ram_reg_18[0]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    ram_reg_i_34
       (.I0(ping_pong_flag_reg_rep__0),
        .I1(hist_wr_tile_idx[2]),
        .I2(hist_wr_tile_idx[3]),
        .I3(hist_wr_tile_idx[0]),
        .I4(hist_wr_tile_idx[1]),
        .O(ram_reg_13));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    ram_reg_i_34__0
       (.I0(ping_pong_flag_reg_rep__0),
        .I1(hist_wr_tile_idx[2]),
        .I2(hist_wr_tile_idx[3]),
        .I3(hist_wr_tile_idx[0]),
        .I4(hist_wr_tile_idx[1]),
        .O(ram_reg_12));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hFFBFFFFF)) 
    ram_reg_i_34__1
       (.I0(ping_pong_flag_reg_rep__0),
        .I1(hist_wr_tile_idx[2]),
        .I2(hist_wr_tile_idx[3]),
        .I3(hist_wr_tile_idx[1]),
        .I4(hist_wr_tile_idx[0]),
        .O(ram_reg_11));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    ram_reg_i_34__10
       (.I0(ping_pong_flag_reg_rep__0),
        .I1(hist_wr_tile_idx[3]),
        .I2(hist_wr_tile_idx[2]),
        .I3(hist_wr_tile_idx[0]),
        .I4(hist_wr_tile_idx[1]),
        .O(ram_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    ram_reg_i_34__11
       (.I0(ping_pong_flag_reg_rep__0),
        .I1(hist_wr_tile_idx[0]),
        .I2(hist_wr_tile_idx[1]),
        .I3(hist_wr_tile_idx[2]),
        .I4(hist_wr_tile_idx[3]),
        .O(ram_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    ram_reg_i_34__12
       (.I0(ping_pong_flag_reg_rep__0),
        .I1(hist_wr_tile_idx[0]),
        .I2(hist_wr_tile_idx[1]),
        .I3(hist_wr_tile_idx[2]),
        .I4(hist_wr_tile_idx[3]),
        .O(ram_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    ram_reg_i_34__13
       (.I0(ping_pong_flag_reg_rep__0),
        .I1(hist_wr_tile_idx[1]),
        .I2(hist_wr_tile_idx[0]),
        .I3(hist_wr_tile_idx[2]),
        .I4(hist_wr_tile_idx[3]),
        .O(ram_reg));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    ram_reg_i_34__14
       (.I0(hist_wr_tile_idx[0]),
        .I1(hist_wr_tile_idx[1]),
        .I2(hist_wr_tile_idx[2]),
        .I3(hist_wr_tile_idx[3]),
        .I4(ping_pong_flag_reg_rep__0_0),
        .O(ram_reg_31));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    ram_reg_i_34__15
       (.I0(hist_wr_tile_idx[0]),
        .I1(hist_wr_tile_idx[1]),
        .I2(hist_wr_tile_idx[2]),
        .I3(hist_wr_tile_idx[3]),
        .I4(ping_pong_flag_reg_rep__0_0),
        .O(ram_reg_35));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    ram_reg_i_34__16
       (.I0(hist_wr_tile_idx[1]),
        .I1(hist_wr_tile_idx[0]),
        .I2(hist_wr_tile_idx[2]),
        .I3(hist_wr_tile_idx[3]),
        .I4(ping_pong_flag_reg_rep__0_0),
        .O(ram_reg_39));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hFFFFFFF7)) 
    ram_reg_i_34__17
       (.I0(hist_wr_tile_idx[2]),
        .I1(hist_wr_tile_idx[3]),
        .I2(hist_wr_tile_idx[0]),
        .I3(hist_wr_tile_idx[1]),
        .I4(ping_pong_flag_reg_rep__0_0),
        .O(ram_reg_47));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    ram_reg_i_34__18
       (.I0(hist_wr_tile_idx[2]),
        .I1(hist_wr_tile_idx[3]),
        .I2(hist_wr_tile_idx[0]),
        .I3(hist_wr_tile_idx[1]),
        .I4(ping_pong_flag_reg_rep__0_0),
        .O(ram_reg_51));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    ram_reg_i_34__19
       (.I0(hist_wr_tile_idx[3]),
        .I1(hist_wr_tile_idx[2]),
        .I2(hist_wr_tile_idx[0]),
        .I3(hist_wr_tile_idx[1]),
        .I4(ping_pong_flag_reg_rep__0_0),
        .O(ram_reg_55));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hFFFFFFBF)) 
    ram_reg_i_34__2
       (.I0(ping_pong_flag_reg_rep__0),
        .I1(hist_wr_tile_idx[2]),
        .I2(hist_wr_tile_idx[3]),
        .I3(hist_wr_tile_idx[0]),
        .I4(hist_wr_tile_idx[1]),
        .O(ram_reg_10));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    ram_reg_i_34__20
       (.I0(hist_wr_tile_idx[2]),
        .I1(hist_wr_tile_idx[3]),
        .I2(hist_wr_tile_idx[1]),
        .I3(hist_wr_tile_idx[0]),
        .I4(ping_pong_flag_reg_rep__0_0),
        .O(ram_reg_59));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    ram_reg_i_34__21
       (.I0(hist_wr_tile_idx[2]),
        .I1(hist_wr_tile_idx[3]),
        .I2(hist_wr_tile_idx[1]),
        .I3(hist_wr_tile_idx[0]),
        .I4(ping_pong_flag_reg_rep__0_0),
        .O(ram_reg_63));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    ram_reg_i_34__22
       (.I0(hist_wr_tile_idx[3]),
        .I1(hist_wr_tile_idx[2]),
        .I2(hist_wr_tile_idx[1]),
        .I3(hist_wr_tile_idx[0]),
        .I4(ping_pong_flag_reg_rep__0_0),
        .O(ram_reg_67));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hFFFFF7FF)) 
    ram_reg_i_34__23
       (.I0(hist_wr_tile_idx[2]),
        .I1(hist_wr_tile_idx[3]),
        .I2(hist_wr_tile_idx[0]),
        .I3(hist_wr_tile_idx[1]),
        .I4(ping_pong_flag_reg_rep__0_0),
        .O(ram_reg_71));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    ram_reg_i_34__24
       (.I0(hist_wr_tile_idx[2]),
        .I1(hist_wr_tile_idx[3]),
        .I2(hist_wr_tile_idx[0]),
        .I3(hist_wr_tile_idx[1]),
        .I4(ping_pong_flag_reg_rep__0_0),
        .O(ram_reg_75));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hFFFFFBFF)) 
    ram_reg_i_34__25
       (.I0(hist_wr_tile_idx[3]),
        .I1(hist_wr_tile_idx[2]),
        .I2(hist_wr_tile_idx[0]),
        .I3(hist_wr_tile_idx[1]),
        .I4(ping_pong_flag_reg_rep__0_0),
        .O(ram_reg_79));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    ram_reg_i_34__26
       (.I0(hist_wr_tile_idx[2]),
        .I1(hist_wr_tile_idx[3]),
        .I2(hist_wr_tile_idx[0]),
        .I3(hist_wr_tile_idx[1]),
        .I4(ping_pong_flag_reg_rep__0_0),
        .O(ram_reg_83));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    ram_reg_i_34__27
       (.I0(hist_wr_tile_idx[2]),
        .I1(hist_wr_tile_idx[3]),
        .I2(hist_wr_tile_idx[0]),
        .I3(hist_wr_tile_idx[1]),
        .I4(ping_pong_flag_reg_rep__0_0),
        .O(ram_reg_87));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hFFFFBFFF)) 
    ram_reg_i_34__28
       (.I0(hist_wr_tile_idx[3]),
        .I1(hist_wr_tile_idx[2]),
        .I2(hist_wr_tile_idx[0]),
        .I3(hist_wr_tile_idx[1]),
        .I4(ping_pong_flag_reg_rep__0_0),
        .O(ram_reg_91));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    ram_reg_i_34__3
       (.I0(ping_pong_flag_reg_rep__0),
        .I1(hist_wr_tile_idx[2]),
        .I2(hist_wr_tile_idx[3]),
        .I3(hist_wr_tile_idx[0]),
        .I4(hist_wr_tile_idx[1]),
        .O(ram_reg_9));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    ram_reg_i_34__4
       (.I0(ping_pong_flag_reg_rep__0),
        .I1(hist_wr_tile_idx[2]),
        .I2(hist_wr_tile_idx[3]),
        .I3(hist_wr_tile_idx[0]),
        .I4(hist_wr_tile_idx[1]),
        .O(ram_reg_8));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    ram_reg_i_34__5
       (.I0(ping_pong_flag_reg_rep__0),
        .I1(hist_wr_tile_idx[2]),
        .I2(hist_wr_tile_idx[3]),
        .I3(hist_wr_tile_idx[1]),
        .I4(hist_wr_tile_idx[0]),
        .O(ram_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    ram_reg_i_34__6
       (.I0(ping_pong_flag_reg_rep__0),
        .I1(hist_wr_tile_idx[2]),
        .I2(hist_wr_tile_idx[3]),
        .I3(hist_wr_tile_idx[0]),
        .I4(hist_wr_tile_idx[1]),
        .O(ram_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    ram_reg_i_34__7
       (.I0(ping_pong_flag_reg_rep__0),
        .I1(hist_wr_tile_idx[3]),
        .I2(hist_wr_tile_idx[2]),
        .I3(hist_wr_tile_idx[0]),
        .I4(hist_wr_tile_idx[1]),
        .O(ram_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    ram_reg_i_34__8
       (.I0(ping_pong_flag_reg_rep__0),
        .I1(hist_wr_tile_idx[3]),
        .I2(hist_wr_tile_idx[2]),
        .I3(hist_wr_tile_idx[0]),
        .I4(hist_wr_tile_idx[1]),
        .O(ram_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    ram_reg_i_34__9
       (.I0(ping_pong_flag_reg_rep__0),
        .I1(hist_wr_tile_idx[3]),
        .I2(hist_wr_tile_idx[2]),
        .I3(hist_wr_tile_idx[1]),
        .I4(hist_wr_tile_idx[0]),
        .O(ram_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_36__0
       (.I0(hist_wr_tile_idx[2]),
        .I1(hist_wr_tile_idx[3]),
        .I2(hist_wr_tile_idx[0]),
        .I3(hist_wr_tile_idx[1]),
        .I4(ping_pong_flag_reg_rep__0),
        .O(ram_reg_29));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    ram_reg_i_36__1
       (.I0(hist_wr_tile_idx[2]),
        .I1(hist_wr_tile_idx[3]),
        .I2(hist_wr_tile_idx[0]),
        .I3(hist_wr_tile_idx[1]),
        .I4(ping_pong_flag_reg_rep__0_0),
        .O(ram_reg_44));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    ram_reg_i_36__10
       (.I0(ping_pong_flag_reg_rep__0_1),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(ram_reg_i_36__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    ram_reg_i_36__11
       (.I0(ping_pong_flag_reg_rep__0_1),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(ram_reg_i_36__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h80000000)) 
    ram_reg_i_36__12
       (.I0(ping_pong_flag_reg_rep__0_1),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(ram_reg_i_36__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_i_36__13
       (.I0(ping_pong_flag_reg_rep__0_1),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(ram_reg_i_36__13_n_0));
  LUT5 #(
    .INIT(32'h20000000)) 
    ram_reg_i_36__14
       (.I0(ping_pong_flag_reg_rep__0_1),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(ram_reg_i_36__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    ram_reg_i_36__19
       (.I0(ping_pong_flag),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(ram_reg_i_36__19_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    ram_reg_i_36__20
       (.I0(ping_pong_flag),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(ram_reg_i_36__20_n_0));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    ram_reg_i_36__21
       (.I0(ping_pong_flag),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(ram_reg_i_36__21_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    ram_reg_i_36__22
       (.I0(ping_pong_flag),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(ram_reg_i_36__22_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    ram_reg_i_36__23
       (.I0(ping_pong_flag),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(ram_reg_i_36__23_n_0));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    ram_reg_i_36__24
       (.I0(ping_pong_flag),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(ram_reg_i_36__24_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h00400000)) 
    ram_reg_i_36__25
       (.I0(ping_pong_flag),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(ram_reg_i_36__25_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    ram_reg_i_36__26
       (.I0(ping_pong_flag),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(ram_reg_i_36__26_n_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h00100000)) 
    ram_reg_i_36__27
       (.I0(ping_pong_flag),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(ram_reg_i_36__27_n_0));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'h40000000)) 
    ram_reg_i_36__28
       (.I0(ping_pong_flag),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(ram_reg_i_36__28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    ram_reg_i_36__29
       (.I0(ping_pong_flag),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(ram_reg_i_36__29_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h02000000)) 
    ram_reg_i_36__3
       (.I0(ping_pong_flag_reg_rep__1),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(ram_reg_i_36__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT5 #(
    .INIT(32'h10000000)) 
    ram_reg_i_36__30
       (.I0(ping_pong_flag),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(ram_reg_i_36__30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    ram_reg_i_36__4
       (.I0(ping_pong_flag_reg_rep__1),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(ram_reg_i_36__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h00020000)) 
    ram_reg_i_36__5
       (.I0(ping_pong_flag_reg_rep__1),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(ram_reg_i_36__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h00800000)) 
    ram_reg_i_36__6
       (.I0(ping_pong_flag_reg_rep__1),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(ram_reg_i_36__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    ram_reg_i_36__7
       (.I0(ping_pong_flag_reg_rep__1),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(ram_reg_i_36__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT5 #(
    .INIT(32'h00200000)) 
    ram_reg_i_36__8
       (.I0(ping_pong_flag_reg_rep__1),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(ram_reg_i_36__8_n_0));
  LUT5 #(
    .INIT(32'h00800000)) 
    ram_reg_i_36__9
       (.I0(ping_pong_flag_reg_rep__1),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(ram_reg_i_36__9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    ram_reg_i_37__11
       (.I0(ping_pong_flag_reg_rep__1),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(ram_reg_i_37__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h00000080)) 
    ram_reg_i_37__12
       (.I0(ping_pong_flag_reg_rep__1),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(ram_reg_i_37__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    ram_reg_i_37__13
       (.I0(ping_pong_flag_reg_rep__1),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(ram_reg_i_37__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    ram_reg_i_37__14
       (.I0(ping_pong_flag_reg_rep__1),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(ram_reg_i_37__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h00000040)) 
    ram_reg_i_37__28
       (.I0(ping_pong_flag),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(ram_reg_i_37__28_n_0));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    ram_reg_i_37__29
       (.I0(ping_pong_flag),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(ram_reg_i_37__29_n_0));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    ram_reg_i_37__30
       (.I0(ping_pong_flag),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(ram_reg_i_37__30_n_0));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    ram_reg_i_45__18
       (.I0(ping_pong_flag),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[1]),
        .I4(Q[0]),
        .O(ram_reg_i_45__18_n_0));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \ram_wr_data_s3[11]_i_2 
       (.I0(bypass_data[11]),
        .I1(\tile_s1_reg[3]_12 ),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\tile_s1_reg[3]_13 ),
        .I4(bypass_valid),
        .O(selected_data[11]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \ram_wr_data_s3[11]_i_3 
       (.I0(bypass_data[10]),
        .I1(\tile_s1_reg[3]_14 ),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\tile_s1_reg[3]_15 ),
        .I4(bypass_valid),
        .O(selected_data[10]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \ram_wr_data_s3[11]_i_4 
       (.I0(bypass_data[9]),
        .I1(\tile_s1_reg[3]_16 ),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\tile_s1_reg[3]_17 ),
        .I4(bypass_valid),
        .O(selected_data[9]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \ram_wr_data_s3[11]_i_5 
       (.I0(bypass_data[8]),
        .I1(\tile_s1_reg[3]_18 ),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\tile_s1_reg[3]_19 ),
        .I4(bypass_valid),
        .O(selected_data[8]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \ram_wr_data_s3[15]_i_2 
       (.I0(bypass_data[15]),
        .I1(\tile_s1_reg[3]_4 ),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\tile_s1_reg[3]_5 ),
        .I4(bypass_valid),
        .O(selected_data[15]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \ram_wr_data_s3[15]_i_3 
       (.I0(bypass_data[14]),
        .I1(\tile_s1_reg[3]_6 ),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\tile_s1_reg[3]_7 ),
        .I4(bypass_valid),
        .O(selected_data[14]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \ram_wr_data_s3[15]_i_4 
       (.I0(bypass_data[13]),
        .I1(\tile_s1_reg[3]_8 ),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\tile_s1_reg[3]_9 ),
        .I4(bypass_valid),
        .O(selected_data[13]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \ram_wr_data_s3[15]_i_5 
       (.I0(bypass_data[12]),
        .I1(\tile_s1_reg[3]_10 ),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\tile_s1_reg[3]_11 ),
        .I4(bypass_valid),
        .O(selected_data[12]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \ram_wr_data_s3[3]_i_2 
       (.I0(bypass_data[3]),
        .I1(\tile_s1_reg[3]_28 ),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\tile_s1_reg[3]_29 ),
        .I4(bypass_valid),
        .O(selected_data[3]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \ram_wr_data_s3[3]_i_3 
       (.I0(bypass_data[2]),
        .I1(\tile_s1_reg[3]_30 ),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\tile_s1_reg[3]_31 ),
        .I4(bypass_valid),
        .O(selected_data[2]));
  LUT6 #(
    .INIT(64'h0151ABFBFEAE5404)) 
    \ram_wr_data_s3[3]_i_4 
       (.I0(bypass_valid),
        .I1(\tile_s1_reg[3]_0 ),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\tile_s1_reg[3]_1 ),
        .I4(bypass_data[1]),
        .I5(\increment_s2_reg_n_0_[1] ),
        .O(\ram_wr_data_s3[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0151ABFBFEAE5404)) 
    \ram_wr_data_s3[3]_i_5 
       (.I0(bypass_valid),
        .I1(\tile_s1_reg[3]_2 ),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\tile_s1_reg[3]_3 ),
        .I4(bypass_data[0]),
        .I5(\increment_s2_reg_n_0_[0] ),
        .O(\ram_wr_data_s3[3]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \ram_wr_data_s3[7]_i_2 
       (.I0(bypass_data[7]),
        .I1(\tile_s1_reg[3]_20 ),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\tile_s1_reg[3]_21 ),
        .I4(bypass_valid),
        .O(selected_data[7]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \ram_wr_data_s3[7]_i_3 
       (.I0(bypass_data[6]),
        .I1(\tile_s1_reg[3]_22 ),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\tile_s1_reg[3]_23 ),
        .I4(bypass_valid),
        .O(selected_data[6]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \ram_wr_data_s3[7]_i_4 
       (.I0(bypass_data[5]),
        .I1(\tile_s1_reg[3]_24 ),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\tile_s1_reg[3]_25 ),
        .I4(bypass_valid),
        .O(selected_data[5]));
  LUT5 #(
    .INIT(32'hAAAACFC0)) 
    \ram_wr_data_s3[7]_i_5 
       (.I0(bypass_data[4]),
        .I1(\tile_s1_reg[3]_26 ),
        .I2(ping_pong_flag_reg_rep__0_1),
        .I3(\tile_s1_reg[3]_27 ),
        .I4(bypass_valid),
        .O(selected_data[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ram_wr_data_s3_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\ram_wr_data_s3_reg[3]_i_1_n_7 ),
        .Q(hist_wr_data[0]));
  FDCE #(
    .INIT(1'b0)) 
    \ram_wr_data_s3_reg[10] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\ram_wr_data_s3_reg[11]_i_1_n_5 ),
        .Q(hist_wr_data[10]));
  FDCE #(
    .INIT(1'b0)) 
    \ram_wr_data_s3_reg[11] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\ram_wr_data_s3_reg[11]_i_1_n_4 ),
        .Q(hist_wr_data[11]));
  CARRY4 \ram_wr_data_s3_reg[11]_i_1 
       (.CI(\ram_wr_data_s3_reg[7]_i_1_n_0 ),
        .CO({\ram_wr_data_s3_reg[11]_i_1_n_0 ,\NLW_ram_wr_data_s3_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ram_wr_data_s3_reg[11]_i_1_n_4 ,\ram_wr_data_s3_reg[11]_i_1_n_5 ,\ram_wr_data_s3_reg[11]_i_1_n_6 ,\ram_wr_data_s3_reg[11]_i_1_n_7 }),
        .S(selected_data[11:8]));
  FDCE #(
    .INIT(1'b0)) 
    \ram_wr_data_s3_reg[12] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\ram_wr_data_s3_reg[15]_i_1_n_7 ),
        .Q(hist_wr_data[12]));
  FDCE #(
    .INIT(1'b0)) 
    \ram_wr_data_s3_reg[13] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\ram_wr_data_s3_reg[15]_i_1_n_6 ),
        .Q(hist_wr_data[13]));
  FDCE #(
    .INIT(1'b0)) 
    \ram_wr_data_s3_reg[14] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\ram_wr_data_s3_reg[15]_i_1_n_5 ),
        .Q(hist_wr_data[14]));
  FDCE #(
    .INIT(1'b0)) 
    \ram_wr_data_s3_reg[15] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\ram_wr_data_s3_reg[15]_i_1_n_4 ),
        .Q(hist_wr_data[15]));
  CARRY4 \ram_wr_data_s3_reg[15]_i_1 
       (.CI(\ram_wr_data_s3_reg[11]_i_1_n_0 ),
        .CO(\NLW_ram_wr_data_s3_reg[15]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ram_wr_data_s3_reg[15]_i_1_n_4 ,\ram_wr_data_s3_reg[15]_i_1_n_5 ,\ram_wr_data_s3_reg[15]_i_1_n_6 ,\ram_wr_data_s3_reg[15]_i_1_n_7 }),
        .S(selected_data[15:12]));
  FDCE #(
    .INIT(1'b0)) 
    \ram_wr_data_s3_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\ram_wr_data_s3_reg[3]_i_1_n_6 ),
        .Q(hist_wr_data[1]));
  FDCE #(
    .INIT(1'b0)) 
    \ram_wr_data_s3_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\ram_wr_data_s3_reg[3]_i_1_n_5 ),
        .Q(hist_wr_data[2]));
  FDCE #(
    .INIT(1'b0)) 
    \ram_wr_data_s3_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\ram_wr_data_s3_reg[3]_i_1_n_4 ),
        .Q(hist_wr_data[3]));
  CARRY4 \ram_wr_data_s3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\ram_wr_data_s3_reg[3]_i_1_n_0 ,\NLW_ram_wr_data_s3_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\increment_s2_reg_n_0_[1] ,\increment_s2_reg_n_0_[0] }),
        .O({\ram_wr_data_s3_reg[3]_i_1_n_4 ,\ram_wr_data_s3_reg[3]_i_1_n_5 ,\ram_wr_data_s3_reg[3]_i_1_n_6 ,\ram_wr_data_s3_reg[3]_i_1_n_7 }),
        .S({selected_data[3:2],\ram_wr_data_s3[3]_i_4_n_0 ,\ram_wr_data_s3[3]_i_5_n_0 }));
  FDCE #(
    .INIT(1'b0)) 
    \ram_wr_data_s3_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\ram_wr_data_s3_reg[7]_i_1_n_7 ),
        .Q(hist_wr_data[4]));
  FDCE #(
    .INIT(1'b0)) 
    \ram_wr_data_s3_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\ram_wr_data_s3_reg[7]_i_1_n_6 ),
        .Q(hist_wr_data[5]));
  FDCE #(
    .INIT(1'b0)) 
    \ram_wr_data_s3_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\ram_wr_data_s3_reg[7]_i_1_n_5 ),
        .Q(hist_wr_data[6]));
  FDCE #(
    .INIT(1'b0)) 
    \ram_wr_data_s3_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\ram_wr_data_s3_reg[7]_i_1_n_4 ),
        .Q(hist_wr_data[7]));
  CARRY4 \ram_wr_data_s3_reg[7]_i_1 
       (.CI(\ram_wr_data_s3_reg[3]_i_1_n_0 ),
        .CO({\ram_wr_data_s3_reg[7]_i_1_n_0 ,\NLW_ram_wr_data_s3_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\ram_wr_data_s3_reg[7]_i_1_n_4 ,\ram_wr_data_s3_reg[7]_i_1_n_5 ,\ram_wr_data_s3_reg[7]_i_1_n_6 ,\ram_wr_data_s3_reg[7]_i_1_n_7 }),
        .S(selected_data[7:4]));
  FDCE #(
    .INIT(1'b0)) 
    \ram_wr_data_s3_reg[8] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\ram_wr_data_s3_reg[11]_i_1_n_7 ),
        .Q(hist_wr_data[8]));
  FDCE #(
    .INIT(1'b0)) 
    \ram_wr_data_s3_reg[9] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(\ram_wr_data_s3_reg[11]_i_1_n_6 ),
        .Q(hist_wr_data[9]));
  LUT6 #(
    .INIT(64'h0000000082000082)) 
    same_as_prev_i_1
       (.I0(same_as_prev_i_2_n_0),
        .I1(D[0]),
        .I2(Q[0]),
        .I3(D[3]),
        .I4(Q[3]),
        .I5(same_as_prev_i_3_n_0),
        .O(same_as_prev0));
  LUT6 #(
    .INIT(64'h0000000090090000)) 
    same_as_prev_i_2
       (.I0(hist_rd_addr[7]),
        .I1(in_y_IBUF[7]),
        .I2(in_y_IBUF[6]),
        .I3(hist_rd_addr[6]),
        .I4(valid_s1),
        .I5(same_as_prev_i_4_n_0),
        .O(same_as_prev_i_2_n_0));
  LUT5 #(
    .INIT(32'h7DFFFF7D)) 
    same_as_prev_i_3
       (.I0(pixel_counter0),
        .I1(Q[1]),
        .I2(D[1]),
        .I3(D[2]),
        .I4(Q[2]),
        .O(same_as_prev_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFBEFFFFBE)) 
    same_as_prev_i_4
       (.I0(same_as_prev_i_5_n_0),
        .I1(in_y_IBUF[1]),
        .I2(hist_rd_addr[1]),
        .I3(in_y_IBUF[0]),
        .I4(hist_rd_addr[0]),
        .I5(same_as_prev_i_6_n_0),
        .O(same_as_prev_i_4_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    same_as_prev_i_5
       (.I0(in_y_IBUF[4]),
        .I1(hist_rd_addr[4]),
        .I2(in_y_IBUF[3]),
        .I3(hist_rd_addr[3]),
        .O(same_as_prev_i_5_n_0));
  LUT4 #(
    .INIT(16'h6FF6)) 
    same_as_prev_i_6
       (.I0(in_y_IBUF[5]),
        .I1(hist_rd_addr[5]),
        .I2(in_y_IBUF[2]),
        .I3(hist_rd_addr[2]),
        .O(same_as_prev_i_6_n_0));
  FDCE #(
    .INIT(1'b0)) 
    same_as_prev_reg
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(same_as_prev0),
        .Q(same_as_prev));
  FDCE #(
    .INIT(1'b0)) 
    \tile_s1_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(D[0]),
        .Q(Q[0]));
  FDCE #(
    .INIT(1'b0)) 
    \tile_s1_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(D[1]),
        .Q(Q[1]));
  FDCE #(
    .INIT(1'b0)) 
    \tile_s1_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(D[2]),
        .Q(Q[2]));
  FDCE #(
    .INIT(1'b0)) 
    \tile_s1_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(D[3]),
        .Q(Q[3]));
  FDCE #(
    .INIT(1'b0)) 
    \tile_s2_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(Q[0]),
        .Q(tile_s2[0]));
  FDCE #(
    .INIT(1'b0)) 
    \tile_s2_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(Q[1]),
        .Q(tile_s2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \tile_s2_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(Q[2]),
        .Q(tile_s2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \tile_s2_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(Q[3]),
        .Q(tile_s2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \tile_s3_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(tile_s2[0]),
        .Q(hist_wr_tile_idx[0]));
  FDCE #(
    .INIT(1'b0)) 
    \tile_s3_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(tile_s2[1]),
        .Q(hist_wr_tile_idx[1]));
  FDCE #(
    .INIT(1'b0)) 
    \tile_s3_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(tile_s2[2]),
        .Q(hist_wr_tile_idx[2]));
  FDCE #(
    .INIT(1'b0)) 
    \tile_s3_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(tile_s2[3]),
        .Q(hist_wr_tile_idx[3]));
  FDCE #(
    .INIT(1'b0)) 
    valid_s1_reg
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(pixel_counter0),
        .Q(valid_s1));
  FDCE #(
    .INIT(1'b0)) 
    valid_s2_reg
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(valid_s1),
        .Q(valid_s2));
  FDCE #(
    .INIT(1'b0)) 
    valid_s3_reg
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(valid_s2),
        .Q(valid_s3));
  FDCE #(
    .INIT(1'b0)) 
    vsync_d1_reg
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(in_vsync_IBUF),
        .Q(vsync_d1));
  FDCE #(
    .INIT(1'b0)) 
    vsync_d2_reg
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(\tile_s3_reg[3]_0 ),
        .D(vsync_d1),
        .Q(vsync_d2));
endmodule

module clahe_mapping_parallel
   (\wx_d1_reg[5]_0 ,
    O,
    out_href_OBUF,
    out_vsync_OBUF,
    out_y_OBUF,
    out_u_OBUF,
    out_v_OBUF,
    vsync_d2,
    pclk_IBUF_BUFG,
    enable_interp_IBUF,
    A,
    enable_clahe_IBUF,
    Q,
    \x_cnt_reg[1] ,
    \x_cnt_reg[10] ,
    \x_cnt_reg[10]_0 ,
    \x_cnt_reg[5] ,
    S,
    \x_cnt_reg[1]_0 ,
    \x_cnt_reg[10]_1 ,
    DI,
    \x_cnt_reg[5]_0 ,
    \x_cnt_reg[5]_1 ,
    \x_cnt_reg[6] ,
    \x_cnt_reg[5]_2 ,
    in_href_IBUF,
    in_u_IBUF,
    in_v_IBUF,
    rst_n_IBUF,
    CO,
    in_vsync_IBUF,
    \pixel_s3_reg[7] ,
    in_y_IBUF,
    \x_cnt_reg[5]_3 ,
    \x_cnt_reg[4] ,
    tile_idx,
    D,
    ping_pong_flag_reg_rep,
    ping_pong_flag_reg_rep_0,
    ping_pong_flag_reg_rep_1);
  output [0:0]\wx_d1_reg[5]_0 ;
  output [3:0]O;
  output out_href_OBUF;
  output out_vsync_OBUF;
  output [7:0]out_y_OBUF;
  output [7:0]out_u_OBUF;
  output [7:0]out_v_OBUF;
  input vsync_d2;
  input pclk_IBUF_BUFG;
  input enable_interp_IBUF;
  input [8:0]A;
  input enable_clahe_IBUF;
  input [6:0]Q;
  input [2:0]\x_cnt_reg[1] ;
  input [4:0]\x_cnt_reg[10] ;
  input [3:0]\x_cnt_reg[10]_0 ;
  input [0:0]\x_cnt_reg[5] ;
  input [3:0]S;
  input [2:0]\x_cnt_reg[1]_0 ;
  input [3:0]\x_cnt_reg[10]_1 ;
  input [1:0]DI;
  input [3:0]\x_cnt_reg[5]_0 ;
  input \x_cnt_reg[5]_1 ;
  input [1:0]\x_cnt_reg[6] ;
  input [0:0]\x_cnt_reg[5]_2 ;
  input in_href_IBUF;
  input [7:0]in_u_IBUF;
  input [7:0]in_v_IBUF;
  input rst_n_IBUF;
  input [0:0]CO;
  input in_vsync_IBUF;
  input [7:0]\pixel_s3_reg[7] ;
  input [7:0]in_y_IBUF;
  input \x_cnt_reg[5]_3 ;
  input \x_cnt_reg[4] ;
  input [0:0]tile_idx;
  input [7:0]D;
  input [7:0]ping_pong_flag_reg_rep;
  input [7:0]ping_pong_flag_reg_rep_0;
  input [7:0]ping_pong_flag_reg_rep_1;

  wire [8:0]A;
  wire [0:0]CO;
  wire [7:0]D;
  wire [1:0]DI;
  wire [3:0]O;
  wire [6:0]Q;
  wire [3:0]S;
  wire [7:0]cdf_bl_d2;
  wire [7:0]cdf_br_d2;
  wire [7:0]cdf_tl_d2;
  wire [7:0]cdf_tr_d2;
  wire enable_clahe_IBUF;
  wire enable_d1;
  wire enable_d2;
  wire enable_d3;
  wire enable_interp_IBUF;
  wire [23:16]final_interp;
  wire final_interp0_n_82;
  wire final_interp0_n_83;
  wire final_interp0_n_84;
  wire final_interp0_n_85;
  wire final_interp0_n_86;
  wire final_interp0_n_87;
  wire final_interp0_n_88;
  wire final_interp0_n_89;
  wire final_interp1_i_1_n_0;
  wire final_interp1_i_2_n_0;
  wire final_interp1_i_3_n_0;
  wire final_interp1_i_4_n_0;
  wire final_interp1_i_5_n_0;
  wire final_interp1_i_6_n_0;
  wire final_interp1_i_7_n_0;
  wire final_interp1_i_8_n_0;
  wire final_interp1_i_9_n_0;
  wire final_interp1_n_100;
  wire final_interp1_n_101;
  wire final_interp1_n_102;
  wire final_interp1_n_103;
  wire final_interp1_n_104;
  wire final_interp1_n_105;
  wire final_interp1_n_82;
  wire final_interp1_n_83;
  wire final_interp1_n_84;
  wire final_interp1_n_85;
  wire final_interp1_n_86;
  wire final_interp1_n_87;
  wire final_interp1_n_88;
  wire final_interp1_n_89;
  wire final_interp1_n_90;
  wire final_interp1_n_91;
  wire final_interp1_n_92;
  wire final_interp1_n_93;
  wire final_interp1_n_94;
  wire final_interp1_n_95;
  wire final_interp1_n_96;
  wire final_interp1_n_97;
  wire final_interp1_n_98;
  wire final_interp1_n_99;
  wire \final_interp[16]_i_1_n_0 ;
  wire \final_interp[17]_i_1_n_0 ;
  wire \final_interp[18]_i_1_n_0 ;
  wire \final_interp[19]_i_1_n_0 ;
  wire \final_interp[20]_i_1_n_0 ;
  wire \final_interp[21]_i_1_n_0 ;
  wire \final_interp[22]_i_1_n_0 ;
  wire \final_interp[23]_i_1_n_0 ;
  wire href_d1_reg_c_n_0;
  wire href_d2_reg_c_n_0;
  wire href_d3_reg_c_n_0;
  wire href_d3_reg_srl3_mapping_inst_href_d3_reg_c_n_0;
  wire href_d4_reg_c_n_0;
  wire href_d4_reg_gate_n_0;
  wire href_d4_reg_mapping_inst_href_d4_reg_c_n_0;
  wire i___0_carry__0_i_10__0_n_0;
  wire i___0_carry__0_i_10_n_0;
  wire i___0_carry__0_i_11__0_n_0;
  wire i___0_carry__0_i_11_n_0;
  wire i___0_carry__0_i_12__0_n_0;
  wire i___0_carry__0_i_12_n_0;
  wire i___0_carry__0_i_13_n_0;
  wire i___0_carry__0_i_14_n_0;
  wire i___0_carry__0_i_15_n_0;
  wire i___0_carry__0_i_16_n_0;
  wire i___0_carry__0_i_1__0_n_0;
  wire i___0_carry__0_i_1_n_0;
  wire i___0_carry__0_i_2__0_n_0;
  wire i___0_carry__0_i_2_n_0;
  wire i___0_carry__0_i_3__0_n_0;
  wire i___0_carry__0_i_3_n_0;
  wire i___0_carry__0_i_4__0_n_0;
  wire i___0_carry__0_i_4_n_0;
  wire i___0_carry__0_i_5__0_n_0;
  wire i___0_carry__0_i_5_n_0;
  wire i___0_carry__0_i_6__0_n_0;
  wire i___0_carry__0_i_6_n_0;
  wire i___0_carry__0_i_7__0_n_0;
  wire i___0_carry__0_i_7_n_0;
  wire i___0_carry__0_i_8__0_n_0;
  wire i___0_carry__0_i_8_n_0;
  wire i___0_carry__0_i_9__0_n_0;
  wire i___0_carry__0_i_9_n_0;
  wire i___0_carry__1_i_1__0_n_0;
  wire i___0_carry__1_i_1_n_0;
  wire i___0_carry__1_i_2__0_n_0;
  wire i___0_carry__1_i_2_n_0;
  wire i___0_carry__1_i_3__0_n_0;
  wire i___0_carry__1_i_3_n_0;
  wire i___0_carry__1_i_4__0_n_0;
  wire i___0_carry__1_i_4_n_0;
  wire i___0_carry__1_i_5__0_n_0;
  wire i___0_carry__1_i_5_n_0;
  wire i___0_carry__1_i_6__0_n_0;
  wire i___0_carry__1_i_6_n_0;
  wire i___0_carry__1_i_7_n_0;
  wire i___0_carry__1_i_8_n_0;
  wire i___0_carry_i_10_n_0;
  wire i___0_carry_i_11_n_0;
  wire i___0_carry_i_1__0_n_0;
  wire i___0_carry_i_1_n_0;
  wire i___0_carry_i_2__0_n_0;
  wire i___0_carry_i_2_n_0;
  wire i___0_carry_i_3__0_n_0;
  wire i___0_carry_i_3_n_0;
  wire i___0_carry_i_4__0_n_0;
  wire i___0_carry_i_4_n_0;
  wire i___0_carry_i_5__0_n_0;
  wire i___0_carry_i_5_n_0;
  wire i___0_carry_i_6__0_n_0;
  wire i___0_carry_i_6_n_0;
  wire i___0_carry_i_7__0_n_0;
  wire i___0_carry_i_7_n_0;
  wire i___0_carry_i_8__0_n_0;
  wire i___0_carry_i_8_n_0;
  wire i___0_carry_i_9_n_0;
  wire i___33_carry__0_i_10__0_n_0;
  wire i___33_carry__0_i_10_n_0;
  wire i___33_carry__0_i_11__0_n_0;
  wire i___33_carry__0_i_11_n_0;
  wire i___33_carry__0_i_12__0_n_0;
  wire i___33_carry__0_i_12_n_0;
  wire i___33_carry__0_i_1__0_n_0;
  wire i___33_carry__0_i_1_n_0;
  wire i___33_carry__0_i_2__0_n_0;
  wire i___33_carry__0_i_2_n_0;
  wire i___33_carry__0_i_3__0_n_0;
  wire i___33_carry__0_i_3_n_0;
  wire i___33_carry__0_i_4__0_n_0;
  wire i___33_carry__0_i_4_n_0;
  wire i___33_carry__0_i_5__0_n_0;
  wire i___33_carry__0_i_5_n_0;
  wire i___33_carry__0_i_6__0_n_0;
  wire i___33_carry__0_i_6_n_0;
  wire i___33_carry__0_i_7__0_n_0;
  wire i___33_carry__0_i_7_n_0;
  wire i___33_carry__0_i_8__0_n_0;
  wire i___33_carry__0_i_8_n_0;
  wire i___33_carry__0_i_9__0_n_0;
  wire i___33_carry__0_i_9_n_0;
  wire i___33_carry__1_i_1__0_n_0;
  wire i___33_carry__1_i_1_n_0;
  wire i___33_carry__1_i_2__0_n_0;
  wire i___33_carry__1_i_2_n_0;
  wire i___33_carry__1_i_3__0_n_0;
  wire i___33_carry__1_i_3_n_0;
  wire i___33_carry__1_i_4__0_n_0;
  wire i___33_carry__1_i_4_n_0;
  wire i___33_carry__1_i_5__0_n_0;
  wire i___33_carry__1_i_5_n_0;
  wire i___33_carry__1_i_6__0_n_0;
  wire i___33_carry__1_i_6_n_0;
  wire i___33_carry_i_1__0_n_0;
  wire i___33_carry_i_1_n_0;
  wire i___33_carry_i_2__0_n_0;
  wire i___33_carry_i_2_n_0;
  wire i___33_carry_i_3__0_n_0;
  wire i___33_carry_i_3_n_0;
  wire i___33_carry_i_4__0_n_0;
  wire i___33_carry_i_4_n_0;
  wire i___33_carry_i_5__0_n_0;
  wire i___33_carry_i_5_n_0;
  wire i___33_carry_i_6__0_n_0;
  wire i___33_carry_i_6_n_0;
  wire i___33_carry_i_7__0_n_0;
  wire i___33_carry_i_7_n_0;
  wire i___33_carry_i_8__0_n_0;
  wire i___33_carry_i_8_n_0;
  wire i___66_carry__0_i_10__0_n_0;
  wire i___66_carry__0_i_10_n_0;
  wire i___66_carry__0_i_11__0_n_0;
  wire i___66_carry__0_i_11_n_0;
  wire i___66_carry__0_i_12__0_n_0;
  wire i___66_carry__0_i_12_n_0;
  wire i___66_carry__0_i_13__0_n_0;
  wire i___66_carry__0_i_13_n_0;
  wire i___66_carry__0_i_1__0_n_0;
  wire i___66_carry__0_i_1_n_0;
  wire i___66_carry__0_i_2__0_n_0;
  wire i___66_carry__0_i_2_n_0;
  wire i___66_carry__0_i_3__0_n_0;
  wire i___66_carry__0_i_3_n_0;
  wire i___66_carry__0_i_4__0_n_0;
  wire i___66_carry__0_i_4_n_0;
  wire i___66_carry__0_i_5__0_n_0;
  wire i___66_carry__0_i_5_n_0;
  wire i___66_carry__0_i_6__0_n_0;
  wire i___66_carry__0_i_6_n_0;
  wire i___66_carry__0_i_7__0_n_0;
  wire i___66_carry__0_i_7_n_0;
  wire i___66_carry__0_i_8__0_n_0;
  wire i___66_carry__0_i_8_n_0;
  wire i___66_carry__0_i_9__0_n_0;
  wire i___66_carry__0_i_9_n_0;
  wire i___66_carry__1_i_10__0_n_0;
  wire i___66_carry__1_i_10_n_0;
  wire i___66_carry__1_i_11__0_n_0;
  wire i___66_carry__1_i_11_n_0;
  wire i___66_carry__1_i_12__0_n_0;
  wire i___66_carry__1_i_12_n_0;
  wire i___66_carry__1_i_13__0_n_0;
  wire i___66_carry__1_i_13_n_0;
  wire i___66_carry__1_i_14__0_n_0;
  wire i___66_carry__1_i_14_n_0;
  wire i___66_carry__1_i_15__0_n_0;
  wire i___66_carry__1_i_15_n_0;
  wire i___66_carry__1_i_16__0_n_0;
  wire i___66_carry__1_i_16_n_0;
  wire i___66_carry__1_i_17__0_n_0;
  wire i___66_carry__1_i_17_n_0;
  wire i___66_carry__1_i_18__0_n_0;
  wire i___66_carry__1_i_18_n_0;
  wire i___66_carry__1_i_1__0_n_0;
  wire i___66_carry__1_i_1_n_0;
  wire i___66_carry__1_i_2__0_n_0;
  wire i___66_carry__1_i_2_n_0;
  wire i___66_carry__1_i_3__0_n_0;
  wire i___66_carry__1_i_3_n_0;
  wire i___66_carry__1_i_4__0_n_0;
  wire i___66_carry__1_i_4_n_0;
  wire i___66_carry__1_i_5__0_n_0;
  wire i___66_carry__1_i_5_n_0;
  wire i___66_carry__1_i_6__0_n_0;
  wire i___66_carry__1_i_6_n_0;
  wire i___66_carry__1_i_7__0_n_0;
  wire i___66_carry__1_i_7_n_0;
  wire i___66_carry__1_i_8__0_n_0;
  wire i___66_carry__1_i_8_n_0;
  wire i___66_carry__1_i_9__0_n_0;
  wire i___66_carry__1_i_9_n_0;
  wire i___66_carry__2_i_1__0_n_0;
  wire i___66_carry__2_i_1_n_0;
  wire i___66_carry_i_1__0_n_0;
  wire i___66_carry_i_1_n_0;
  wire i___66_carry_i_2__0_n_0;
  wire i___66_carry_i_2_n_0;
  wire i___66_carry_i_3__0_n_0;
  wire i___66_carry_i_3_n_0;
  wire i___66_carry_i_4__0_n_0;
  wire i___66_carry_i_4_n_0;
  wire i___66_carry_i_5__0_n_0;
  wire i___66_carry_i_5_n_0;
  wire in_href_IBUF;
  wire [7:0]in_u_IBUF;
  wire [7:0]in_v_IBUF;
  wire in_vsync_IBUF;
  wire [7:0]in_y_IBUF;
  wire [15:0]interp_bottom;
  wire [15:0]interp_bottom0;
  wire interp_bottom0_carry__0_i_1_n_0;
  wire interp_bottom0_carry__0_i_2_n_0;
  wire interp_bottom0_carry__0_i_3_n_0;
  wire interp_bottom0_carry__0_i_4_n_0;
  wire interp_bottom0_carry__0_n_0;
  wire interp_bottom0_carry__1_i_1_n_0;
  wire interp_bottom0_carry__1_i_2_n_0;
  wire interp_bottom0_carry__1_i_3_n_0;
  wire interp_bottom0_carry__1_i_4_n_0;
  wire interp_bottom0_carry__1_n_0;
  wire interp_bottom0_carry__2_i_1_n_0;
  wire interp_bottom0_carry__2_i_2_n_0;
  wire interp_bottom0_carry__2_i_3_n_0;
  wire interp_bottom0_carry__2_i_4_n_0;
  wire interp_bottom0_carry_i_1_n_0;
  wire interp_bottom0_carry_i_2_n_0;
  wire interp_bottom0_carry_i_3_n_0;
  wire interp_bottom0_carry_i_4_n_0;
  wire interp_bottom0_carry_i_5_n_0;
  wire interp_bottom0_carry_n_0;
  wire [15:0]interp_bottom1;
  wire interp_bottom1__0_carry__0_i_10_n_0;
  wire interp_bottom1__0_carry__0_i_11_n_0;
  wire interp_bottom1__0_carry__0_i_12_n_0;
  wire interp_bottom1__0_carry__0_i_1_n_0;
  wire interp_bottom1__0_carry__0_i_2_n_0;
  wire interp_bottom1__0_carry__0_i_3_n_0;
  wire interp_bottom1__0_carry__0_i_4_n_0;
  wire interp_bottom1__0_carry__0_i_5_n_0;
  wire interp_bottom1__0_carry__0_i_6_n_0;
  wire interp_bottom1__0_carry__0_i_7_n_0;
  wire interp_bottom1__0_carry__0_i_8_n_0;
  wire interp_bottom1__0_carry__0_i_9_n_0;
  wire interp_bottom1__0_carry__0_n_0;
  wire interp_bottom1__0_carry__0_n_4;
  wire interp_bottom1__0_carry__0_n_5;
  wire interp_bottom1__0_carry__0_n_6;
  wire interp_bottom1__0_carry__0_n_7;
  wire interp_bottom1__0_carry__1_i_1_n_0;
  wire interp_bottom1__0_carry__1_i_2_n_0;
  wire interp_bottom1__0_carry__1_i_3_n_0;
  wire interp_bottom1__0_carry__1_i_4_n_0;
  wire interp_bottom1__0_carry__1_n_1;
  wire interp_bottom1__0_carry__1_n_6;
  wire interp_bottom1__0_carry__1_n_7;
  wire interp_bottom1__0_carry_i_1_n_0;
  wire interp_bottom1__0_carry_i_2_n_0;
  wire interp_bottom1__0_carry_i_3_n_0;
  wire interp_bottom1__0_carry_i_4_n_0;
  wire interp_bottom1__0_carry_i_5_n_0;
  wire interp_bottom1__0_carry_i_6_n_0;
  wire interp_bottom1__0_carry_i_7_n_0;
  wire interp_bottom1__0_carry_i_8_n_0;
  wire interp_bottom1__0_carry_n_0;
  wire interp_bottom1__0_carry_n_4;
  wire interp_bottom1__30_carry__0_i_10_n_0;
  wire interp_bottom1__30_carry__0_i_11_n_0;
  wire interp_bottom1__30_carry__0_i_12_n_0;
  wire interp_bottom1__30_carry__0_i_1_n_0;
  wire interp_bottom1__30_carry__0_i_2_n_0;
  wire interp_bottom1__30_carry__0_i_3_n_0;
  wire interp_bottom1__30_carry__0_i_4_n_0;
  wire interp_bottom1__30_carry__0_i_5_n_0;
  wire interp_bottom1__30_carry__0_i_6_n_0;
  wire interp_bottom1__30_carry__0_i_7_n_0;
  wire interp_bottom1__30_carry__0_i_8_n_0;
  wire interp_bottom1__30_carry__0_i_9_n_0;
  wire interp_bottom1__30_carry__0_n_0;
  wire interp_bottom1__30_carry__0_n_4;
  wire interp_bottom1__30_carry__0_n_5;
  wire interp_bottom1__30_carry__0_n_6;
  wire interp_bottom1__30_carry__0_n_7;
  wire interp_bottom1__30_carry__1_i_1_n_0;
  wire interp_bottom1__30_carry__1_i_2_n_0;
  wire interp_bottom1__30_carry__1_i_3_n_0;
  wire interp_bottom1__30_carry__1_i_4_n_0;
  wire interp_bottom1__30_carry__1_n_1;
  wire interp_bottom1__30_carry__1_n_6;
  wire interp_bottom1__30_carry__1_n_7;
  wire interp_bottom1__30_carry_i_1_n_0;
  wire interp_bottom1__30_carry_i_2_n_0;
  wire interp_bottom1__30_carry_i_3_n_0;
  wire interp_bottom1__30_carry_i_4_n_0;
  wire interp_bottom1__30_carry_i_5_n_0;
  wire interp_bottom1__30_carry_i_6_n_0;
  wire interp_bottom1__30_carry_i_7_n_0;
  wire interp_bottom1__30_carry_i_8_n_0;
  wire interp_bottom1__30_carry_n_0;
  wire interp_bottom1__30_carry_n_4;
  wire interp_bottom1__30_carry_n_5;
  wire interp_bottom1__30_carry_n_6;
  wire interp_bottom1__30_carry_n_7;
  wire interp_bottom1__60_carry__0_i_10_n_0;
  wire interp_bottom1__60_carry__0_i_11_n_0;
  wire interp_bottom1__60_carry__0_i_12_n_0;
  wire interp_bottom1__60_carry__0_i_13_n_0;
  wire interp_bottom1__60_carry__0_i_1_n_0;
  wire interp_bottom1__60_carry__0_i_2_n_0;
  wire interp_bottom1__60_carry__0_i_3_n_0;
  wire interp_bottom1__60_carry__0_i_4_n_0;
  wire interp_bottom1__60_carry__0_i_5_n_0;
  wire interp_bottom1__60_carry__0_i_6_n_0;
  wire interp_bottom1__60_carry__0_i_7_n_0;
  wire interp_bottom1__60_carry__0_i_8_n_0;
  wire interp_bottom1__60_carry__0_i_9_n_0;
  wire interp_bottom1__60_carry__0_n_0;
  wire interp_bottom1__60_carry__1_i_10_n_0;
  wire interp_bottom1__60_carry__1_i_11_n_0;
  wire interp_bottom1__60_carry__1_i_12_n_0;
  wire interp_bottom1__60_carry__1_i_13_n_0;
  wire interp_bottom1__60_carry__1_i_14_n_0;
  wire interp_bottom1__60_carry__1_i_15_n_0;
  wire interp_bottom1__60_carry__1_i_1_n_0;
  wire interp_bottom1__60_carry__1_i_2_n_0;
  wire interp_bottom1__60_carry__1_i_3_n_0;
  wire interp_bottom1__60_carry__1_i_4_n_0;
  wire interp_bottom1__60_carry__1_i_5_n_0;
  wire interp_bottom1__60_carry__1_i_6_n_0;
  wire interp_bottom1__60_carry__1_i_7_n_0;
  wire interp_bottom1__60_carry__1_i_8_n_0;
  wire interp_bottom1__60_carry__1_i_9_n_0;
  wire interp_bottom1__60_carry__1_n_0;
  wire interp_bottom1__60_carry__2_i_1_n_0;
  wire interp_bottom1__60_carry_i_1_n_0;
  wire interp_bottom1__60_carry_i_2_n_0;
  wire interp_bottom1__60_carry_i_3_n_0;
  wire interp_bottom1__60_carry_i_4_n_0;
  wire interp_bottom1__60_carry_n_0;
  wire \interp_bottom1_inferred__0/i___0_carry__0_n_0 ;
  wire \interp_bottom1_inferred__0/i___0_carry__0_n_4 ;
  wire \interp_bottom1_inferred__0/i___0_carry__0_n_5 ;
  wire \interp_bottom1_inferred__0/i___0_carry__0_n_6 ;
  wire \interp_bottom1_inferred__0/i___0_carry__0_n_7 ;
  wire \interp_bottom1_inferred__0/i___0_carry__1_n_0 ;
  wire \interp_bottom1_inferred__0/i___0_carry__1_n_5 ;
  wire \interp_bottom1_inferred__0/i___0_carry__1_n_6 ;
  wire \interp_bottom1_inferred__0/i___0_carry__1_n_7 ;
  wire \interp_bottom1_inferred__0/i___0_carry_n_0 ;
  wire \interp_bottom1_inferred__0/i___0_carry_n_4 ;
  wire \interp_bottom1_inferred__0/i___0_carry_n_5 ;
  wire \interp_bottom1_inferred__0/i___0_carry_n_6 ;
  wire \interp_bottom1_inferred__0/i___0_carry_n_7 ;
  wire \interp_bottom1_inferred__0/i___33_carry__0_n_0 ;
  wire \interp_bottom1_inferred__0/i___33_carry__0_n_4 ;
  wire \interp_bottom1_inferred__0/i___33_carry__0_n_5 ;
  wire \interp_bottom1_inferred__0/i___33_carry__0_n_6 ;
  wire \interp_bottom1_inferred__0/i___33_carry__0_n_7 ;
  wire \interp_bottom1_inferred__0/i___33_carry__1_n_0 ;
  wire \interp_bottom1_inferred__0/i___33_carry__1_n_5 ;
  wire \interp_bottom1_inferred__0/i___33_carry__1_n_6 ;
  wire \interp_bottom1_inferred__0/i___33_carry__1_n_7 ;
  wire \interp_bottom1_inferred__0/i___33_carry_n_0 ;
  wire \interp_bottom1_inferred__0/i___33_carry_n_4 ;
  wire \interp_bottom1_inferred__0/i___33_carry_n_5 ;
  wire \interp_bottom1_inferred__0/i___33_carry_n_6 ;
  wire \interp_bottom1_inferred__0/i___33_carry_n_7 ;
  wire \interp_bottom1_inferred__0/i___66_carry__0_n_0 ;
  wire \interp_bottom1_inferred__0/i___66_carry__0_n_4 ;
  wire \interp_bottom1_inferred__0/i___66_carry__0_n_5 ;
  wire \interp_bottom1_inferred__0/i___66_carry__0_n_6 ;
  wire \interp_bottom1_inferred__0/i___66_carry__0_n_7 ;
  wire \interp_bottom1_inferred__0/i___66_carry__1_n_0 ;
  wire \interp_bottom1_inferred__0/i___66_carry__1_n_4 ;
  wire \interp_bottom1_inferred__0/i___66_carry__1_n_5 ;
  wire \interp_bottom1_inferred__0/i___66_carry__1_n_6 ;
  wire \interp_bottom1_inferred__0/i___66_carry__1_n_7 ;
  wire \interp_bottom1_inferred__0/i___66_carry__2_n_7 ;
  wire \interp_bottom1_inferred__0/i___66_carry_n_0 ;
  wire \interp_bottom1_inferred__0/i___66_carry_n_4 ;
  wire \interp_bottom1_inferred__0/i___66_carry_n_5 ;
  wire \interp_bottom1_inferred__0/i___66_carry_n_6 ;
  wire \interp_bottom[0]_i_1_n_0 ;
  wire \interp_bottom[10]_i_1_n_0 ;
  wire \interp_bottom[11]_i_1_n_0 ;
  wire \interp_bottom[12]_i_1_n_0 ;
  wire \interp_bottom[13]_i_1_n_0 ;
  wire \interp_bottom[14]_i_1_n_0 ;
  wire \interp_bottom[15]_i_1_n_0 ;
  wire \interp_bottom[1]_i_1_n_0 ;
  wire \interp_bottom[2]_i_1_n_0 ;
  wire \interp_bottom[3]_i_1_n_0 ;
  wire \interp_bottom[4]_i_1_n_0 ;
  wire \interp_bottom[5]_i_1_n_0 ;
  wire \interp_bottom[6]_i_1_n_0 ;
  wire \interp_bottom[7]_i_1_n_0 ;
  wire \interp_bottom[8]_i_1_n_0 ;
  wire \interp_bottom[9]_i_1_n_0 ;
  wire interp_d1;
  wire interp_d1_i_1_n_0;
  wire interp_d2;
  wire interp_d3;
  wire [15:0]interp_top;
  wire [15:0]interp_top0;
  wire interp_top0_carry__0_i_1_n_0;
  wire interp_top0_carry__0_i_2_n_0;
  wire interp_top0_carry__0_i_3_n_0;
  wire interp_top0_carry__0_i_4_n_0;
  wire interp_top0_carry__0_n_0;
  wire interp_top0_carry__1_i_1_n_0;
  wire interp_top0_carry__1_i_2_n_0;
  wire interp_top0_carry__1_i_3_n_0;
  wire interp_top0_carry__1_i_4_n_0;
  wire interp_top0_carry__1_n_0;
  wire interp_top0_carry__2_i_1_n_0;
  wire interp_top0_carry__2_i_2_n_0;
  wire interp_top0_carry__2_i_3_n_0;
  wire interp_top0_carry__2_i_4_n_0;
  wire interp_top0_carry_i_1_n_0;
  wire interp_top0_carry_i_2_n_0;
  wire interp_top0_carry_i_3_n_0;
  wire interp_top0_carry_i_4_n_0;
  wire interp_top0_carry_i_5_n_0;
  wire interp_top0_carry_n_0;
  wire [15:0]interp_top1;
  wire interp_top1__0_carry__0_i_10_n_0;
  wire interp_top1__0_carry__0_i_11_n_0;
  wire interp_top1__0_carry__0_i_12_n_0;
  wire interp_top1__0_carry__0_i_1_n_0;
  wire interp_top1__0_carry__0_i_2_n_0;
  wire interp_top1__0_carry__0_i_3_n_0;
  wire interp_top1__0_carry__0_i_4_n_0;
  wire interp_top1__0_carry__0_i_5_n_0;
  wire interp_top1__0_carry__0_i_6_n_0;
  wire interp_top1__0_carry__0_i_7_n_0;
  wire interp_top1__0_carry__0_i_8_n_0;
  wire interp_top1__0_carry__0_i_9_n_0;
  wire interp_top1__0_carry__0_n_0;
  wire interp_top1__0_carry__0_n_4;
  wire interp_top1__0_carry__0_n_5;
  wire interp_top1__0_carry__0_n_6;
  wire interp_top1__0_carry__0_n_7;
  wire interp_top1__0_carry__1_i_1_n_0;
  wire interp_top1__0_carry__1_i_2_n_0;
  wire interp_top1__0_carry__1_i_3_n_0;
  wire interp_top1__0_carry__1_i_4_n_0;
  wire interp_top1__0_carry__1_n_1;
  wire interp_top1__0_carry__1_n_6;
  wire interp_top1__0_carry__1_n_7;
  wire interp_top1__0_carry_i_1_n_0;
  wire interp_top1__0_carry_i_2_n_0;
  wire interp_top1__0_carry_i_3_n_0;
  wire interp_top1__0_carry_i_4_n_0;
  wire interp_top1__0_carry_i_5_n_0;
  wire interp_top1__0_carry_i_6_n_0;
  wire interp_top1__0_carry_i_7_n_0;
  wire interp_top1__0_carry_i_8_n_0;
  wire interp_top1__0_carry_n_0;
  wire interp_top1__0_carry_n_4;
  wire interp_top1__30_carry__0_i_10_n_0;
  wire interp_top1__30_carry__0_i_11_n_0;
  wire interp_top1__30_carry__0_i_12_n_0;
  wire interp_top1__30_carry__0_i_1_n_0;
  wire interp_top1__30_carry__0_i_2_n_0;
  wire interp_top1__30_carry__0_i_3_n_0;
  wire interp_top1__30_carry__0_i_4_n_0;
  wire interp_top1__30_carry__0_i_5_n_0;
  wire interp_top1__30_carry__0_i_6_n_0;
  wire interp_top1__30_carry__0_i_7_n_0;
  wire interp_top1__30_carry__0_i_8_n_0;
  wire interp_top1__30_carry__0_i_9_n_0;
  wire interp_top1__30_carry__0_n_0;
  wire interp_top1__30_carry__0_n_4;
  wire interp_top1__30_carry__0_n_5;
  wire interp_top1__30_carry__0_n_6;
  wire interp_top1__30_carry__0_n_7;
  wire interp_top1__30_carry__1_i_1_n_0;
  wire interp_top1__30_carry__1_i_2_n_0;
  wire interp_top1__30_carry__1_i_3_n_0;
  wire interp_top1__30_carry__1_i_4_n_0;
  wire interp_top1__30_carry__1_n_1;
  wire interp_top1__30_carry__1_n_6;
  wire interp_top1__30_carry__1_n_7;
  wire interp_top1__30_carry_i_1_n_0;
  wire interp_top1__30_carry_i_2_n_0;
  wire interp_top1__30_carry_i_3_n_0;
  wire interp_top1__30_carry_i_4_n_0;
  wire interp_top1__30_carry_i_5_n_0;
  wire interp_top1__30_carry_i_6_n_0;
  wire interp_top1__30_carry_i_7_n_0;
  wire interp_top1__30_carry_i_8_n_0;
  wire interp_top1__30_carry_n_0;
  wire interp_top1__30_carry_n_4;
  wire interp_top1__30_carry_n_5;
  wire interp_top1__30_carry_n_6;
  wire interp_top1__30_carry_n_7;
  wire interp_top1__60_carry__0_i_10_n_0;
  wire interp_top1__60_carry__0_i_11_n_0;
  wire interp_top1__60_carry__0_i_12_n_0;
  wire interp_top1__60_carry__0_i_13_n_0;
  wire interp_top1__60_carry__0_i_1_n_0;
  wire interp_top1__60_carry__0_i_2_n_0;
  wire interp_top1__60_carry__0_i_3_n_0;
  wire interp_top1__60_carry__0_i_4_n_0;
  wire interp_top1__60_carry__0_i_5_n_0;
  wire interp_top1__60_carry__0_i_6_n_0;
  wire interp_top1__60_carry__0_i_7_n_0;
  wire interp_top1__60_carry__0_i_8_n_0;
  wire interp_top1__60_carry__0_i_9_n_0;
  wire interp_top1__60_carry__0_n_0;
  wire interp_top1__60_carry__1_i_10_n_0;
  wire interp_top1__60_carry__1_i_11_n_0;
  wire interp_top1__60_carry__1_i_12_n_0;
  wire interp_top1__60_carry__1_i_13_n_0;
  wire interp_top1__60_carry__1_i_14_n_0;
  wire interp_top1__60_carry__1_i_15_n_0;
  wire interp_top1__60_carry__1_i_1_n_0;
  wire interp_top1__60_carry__1_i_2_n_0;
  wire interp_top1__60_carry__1_i_3_n_0;
  wire interp_top1__60_carry__1_i_4_n_0;
  wire interp_top1__60_carry__1_i_5_n_0;
  wire interp_top1__60_carry__1_i_6_n_0;
  wire interp_top1__60_carry__1_i_7_n_0;
  wire interp_top1__60_carry__1_i_8_n_0;
  wire interp_top1__60_carry__1_i_9_n_0;
  wire interp_top1__60_carry__1_n_0;
  wire interp_top1__60_carry__2_i_1_n_0;
  wire interp_top1__60_carry_i_1_n_0;
  wire interp_top1__60_carry_i_2_n_0;
  wire interp_top1__60_carry_i_3_n_0;
  wire interp_top1__60_carry_i_4_n_0;
  wire interp_top1__60_carry_n_0;
  wire \interp_top1_inferred__0/i___0_carry__0_n_0 ;
  wire \interp_top1_inferred__0/i___0_carry__0_n_4 ;
  wire \interp_top1_inferred__0/i___0_carry__0_n_5 ;
  wire \interp_top1_inferred__0/i___0_carry__0_n_6 ;
  wire \interp_top1_inferred__0/i___0_carry__0_n_7 ;
  wire \interp_top1_inferred__0/i___0_carry__1_n_0 ;
  wire \interp_top1_inferred__0/i___0_carry__1_n_5 ;
  wire \interp_top1_inferred__0/i___0_carry__1_n_6 ;
  wire \interp_top1_inferred__0/i___0_carry__1_n_7 ;
  wire \interp_top1_inferred__0/i___0_carry_n_0 ;
  wire \interp_top1_inferred__0/i___0_carry_n_4 ;
  wire \interp_top1_inferred__0/i___0_carry_n_5 ;
  wire \interp_top1_inferred__0/i___0_carry_n_6 ;
  wire \interp_top1_inferred__0/i___0_carry_n_7 ;
  wire \interp_top1_inferred__0/i___33_carry__0_n_0 ;
  wire \interp_top1_inferred__0/i___33_carry__0_n_4 ;
  wire \interp_top1_inferred__0/i___33_carry__0_n_5 ;
  wire \interp_top1_inferred__0/i___33_carry__0_n_6 ;
  wire \interp_top1_inferred__0/i___33_carry__0_n_7 ;
  wire \interp_top1_inferred__0/i___33_carry__1_n_0 ;
  wire \interp_top1_inferred__0/i___33_carry__1_n_5 ;
  wire \interp_top1_inferred__0/i___33_carry__1_n_6 ;
  wire \interp_top1_inferred__0/i___33_carry__1_n_7 ;
  wire \interp_top1_inferred__0/i___33_carry_n_0 ;
  wire \interp_top1_inferred__0/i___33_carry_n_4 ;
  wire \interp_top1_inferred__0/i___33_carry_n_5 ;
  wire \interp_top1_inferred__0/i___33_carry_n_6 ;
  wire \interp_top1_inferred__0/i___33_carry_n_7 ;
  wire \interp_top1_inferred__0/i___66_carry__0_n_0 ;
  wire \interp_top1_inferred__0/i___66_carry__0_n_4 ;
  wire \interp_top1_inferred__0/i___66_carry__0_n_5 ;
  wire \interp_top1_inferred__0/i___66_carry__0_n_6 ;
  wire \interp_top1_inferred__0/i___66_carry__0_n_7 ;
  wire \interp_top1_inferred__0/i___66_carry__1_n_0 ;
  wire \interp_top1_inferred__0/i___66_carry__1_n_4 ;
  wire \interp_top1_inferred__0/i___66_carry__1_n_5 ;
  wire \interp_top1_inferred__0/i___66_carry__1_n_6 ;
  wire \interp_top1_inferred__0/i___66_carry__1_n_7 ;
  wire \interp_top1_inferred__0/i___66_carry__2_n_7 ;
  wire \interp_top1_inferred__0/i___66_carry_n_0 ;
  wire \interp_top1_inferred__0/i___66_carry_n_4 ;
  wire \interp_top1_inferred__0/i___66_carry_n_5 ;
  wire \interp_top1_inferred__0/i___66_carry_n_6 ;
  wire \interp_top[0]_i_1_n_0 ;
  wire \interp_top[10]_i_1_n_0 ;
  wire \interp_top[11]_i_1_n_0 ;
  wire \interp_top[12]_i_1_n_0 ;
  wire \interp_top[13]_i_1_n_0 ;
  wire \interp_top[14]_i_1_n_0 ;
  wire \interp_top[15]_i_1_n_0 ;
  wire \interp_top[1]_i_1_n_0 ;
  wire \interp_top[2]_i_1_n_0 ;
  wire \interp_top[3]_i_1_n_0 ;
  wire \interp_top[4]_i_1_n_0 ;
  wire \interp_top[5]_i_1_n_0 ;
  wire \interp_top[6]_i_1_n_0 ;
  wire \interp_top[7]_i_1_n_0 ;
  wire \interp_top[8]_i_1_n_0 ;
  wire \interp_top[9]_i_1_n_0 ;
  wire mapped_href;
  wire mapped_vsync;
  wire out_href_OBUF;
  wire [7:0]out_u_OBUF;
  wire \out_u_reg_n_0_[0] ;
  wire \out_u_reg_n_0_[1] ;
  wire \out_u_reg_n_0_[2] ;
  wire \out_u_reg_n_0_[3] ;
  wire \out_u_reg_n_0_[4] ;
  wire \out_u_reg_n_0_[5] ;
  wire \out_u_reg_n_0_[6] ;
  wire \out_u_reg_n_0_[7] ;
  wire [7:0]out_v_OBUF;
  wire \out_v_reg_n_0_[0] ;
  wire \out_v_reg_n_0_[1] ;
  wire \out_v_reg_n_0_[2] ;
  wire \out_v_reg_n_0_[3] ;
  wire \out_v_reg_n_0_[4] ;
  wire \out_v_reg_n_0_[5] ;
  wire \out_v_reg_n_0_[6] ;
  wire \out_v_reg_n_0_[7] ;
  wire out_vsync_OBUF;
  wire [7:0]out_y_OBUF;
  wire \out_y_reg_n_0_[0] ;
  wire \out_y_reg_n_0_[1] ;
  wire \out_y_reg_n_0_[2] ;
  wire \out_y_reg_n_0_[3] ;
  wire \out_y_reg_n_0_[4] ;
  wire \out_y_reg_n_0_[5] ;
  wire \out_y_reg_n_0_[6] ;
  wire \out_y_reg_n_0_[7] ;
  wire pclk_IBUF_BUFG;
  wire [7:0]ping_pong_flag_reg_rep;
  wire [7:0]ping_pong_flag_reg_rep_0;
  wire [7:0]ping_pong_flag_reg_rep_1;
  wire [7:0]\pixel_s3_reg[7] ;
  wire rst_n_IBUF;
  wire [7:7]saturate_weight02;
  wire [7:7]saturate_weight2;
  wire [0:0]tile_idx;
  wire \u_d3_reg[0]_srl3_mapping_inst_href_d3_reg_c_n_0 ;
  wire \u_d3_reg[1]_srl3_mapping_inst_href_d3_reg_c_n_0 ;
  wire \u_d3_reg[2]_srl3_mapping_inst_href_d3_reg_c_n_0 ;
  wire \u_d3_reg[3]_srl3_mapping_inst_href_d3_reg_c_n_0 ;
  wire \u_d3_reg[4]_srl3_mapping_inst_href_d3_reg_c_n_0 ;
  wire \u_d3_reg[5]_srl3_mapping_inst_href_d3_reg_c_n_0 ;
  wire \u_d3_reg[6]_srl3_mapping_inst_href_d3_reg_c_n_0 ;
  wire \u_d3_reg[7]_srl3_mapping_inst_href_d3_reg_c_n_0 ;
  wire \u_d4_reg[0]_mapping_inst_href_d4_reg_c_n_0 ;
  wire \u_d4_reg[1]_mapping_inst_href_d4_reg_c_n_0 ;
  wire \u_d4_reg[2]_mapping_inst_href_d4_reg_c_n_0 ;
  wire \u_d4_reg[3]_mapping_inst_href_d4_reg_c_n_0 ;
  wire \u_d4_reg[4]_mapping_inst_href_d4_reg_c_n_0 ;
  wire \u_d4_reg[5]_mapping_inst_href_d4_reg_c_n_0 ;
  wire \u_d4_reg[6]_mapping_inst_href_d4_reg_c_n_0 ;
  wire \u_d4_reg[7]_mapping_inst_href_d4_reg_c_n_0 ;
  wire u_d4_reg_gate__0_n_0;
  wire u_d4_reg_gate__1_n_0;
  wire u_d4_reg_gate__2_n_0;
  wire u_d4_reg_gate__3_n_0;
  wire u_d4_reg_gate__4_n_0;
  wire u_d4_reg_gate__5_n_0;
  wire u_d4_reg_gate__6_n_0;
  wire u_d4_reg_gate_n_0;
  wire \v_d3_reg[0]_srl3_mapping_inst_href_d3_reg_c_n_0 ;
  wire \v_d3_reg[1]_srl3_mapping_inst_href_d3_reg_c_n_0 ;
  wire \v_d3_reg[2]_srl3_mapping_inst_href_d3_reg_c_n_0 ;
  wire \v_d3_reg[3]_srl3_mapping_inst_href_d3_reg_c_n_0 ;
  wire \v_d3_reg[4]_srl3_mapping_inst_href_d3_reg_c_n_0 ;
  wire \v_d3_reg[5]_srl3_mapping_inst_href_d3_reg_c_n_0 ;
  wire \v_d3_reg[6]_srl3_mapping_inst_href_d3_reg_c_n_0 ;
  wire \v_d3_reg[7]_srl3_mapping_inst_href_d3_reg_c_n_0 ;
  wire \v_d4_reg[0]_mapping_inst_href_d4_reg_c_n_0 ;
  wire \v_d4_reg[1]_mapping_inst_href_d4_reg_c_n_0 ;
  wire \v_d4_reg[2]_mapping_inst_href_d4_reg_c_n_0 ;
  wire \v_d4_reg[3]_mapping_inst_href_d4_reg_c_n_0 ;
  wire \v_d4_reg[4]_mapping_inst_href_d4_reg_c_n_0 ;
  wire \v_d4_reg[5]_mapping_inst_href_d4_reg_c_n_0 ;
  wire \v_d4_reg[6]_mapping_inst_href_d4_reg_c_n_0 ;
  wire \v_d4_reg[7]_mapping_inst_href_d4_reg_c_n_0 ;
  wire v_d4_reg_gate__0_n_0;
  wire v_d4_reg_gate__1_n_0;
  wire v_d4_reg_gate__2_n_0;
  wire v_d4_reg_gate__3_n_0;
  wire v_d4_reg_gate__4_n_0;
  wire v_d4_reg_gate__5_n_0;
  wire v_d4_reg_gate__6_n_0;
  wire v_d4_reg_gate_n_0;
  wire vsync_d2;
  wire vsync_d3;
  wire vsync_d3_i_1_n_0;
  wire vsync_d4;
  wire [7:0]wx_d1;
  wire [0:0]\wx_d1_reg[5]_0 ;
  wire [7:0]wx_d2;
  wire [16:10]wx_mult;
  wire wx_mult0__21_carry__0_n_0;
  wire wx_mult0__21_carry__0_n_4;
  wire wx_mult0__21_carry__0_n_5;
  wire wx_mult0__21_carry__0_n_6;
  wire wx_mult0__21_carry__0_n_7;
  wire wx_mult0__21_carry__1_n_0;
  wire wx_mult0__21_carry__2_n_2;
  wire wx_mult0__21_carry__2_n_7;
  wire wx_mult0__21_carry_n_0;
  wire wx_mult0__21_carry_n_4;
  wire wx_mult0__21_carry_n_5;
  wire wx_mult0__21_carry_n_6;
  wire wx_mult0__58_carry__0_i_1_n_0;
  wire wx_mult0__58_carry__0_i_2_n_0;
  wire wx_mult0__58_carry__0_i_3_n_0;
  wire wx_mult0__58_carry__0_i_4_n_0;
  wire wx_mult0__58_carry__0_i_5_n_0;
  wire wx_mult0__58_carry__0_i_6_n_0;
  wire wx_mult0__58_carry__0_i_7_n_0;
  wire wx_mult0__58_carry__0_i_8_n_0;
  wire wx_mult0__58_carry__0_n_0;
  wire wx_mult0__58_carry__0_n_4;
  wire wx_mult0__58_carry__0_n_5;
  wire wx_mult0__58_carry__0_n_6;
  wire wx_mult0__58_carry__0_n_7;
  wire wx_mult0__58_carry__1_i_11_n_0;
  wire wx_mult0__58_carry__1_i_3_n_0;
  wire wx_mult0__58_carry__1_i_4_n_0;
  wire wx_mult0__58_carry__1_i_5_n_0;
  wire wx_mult0__58_carry__1_i_6_n_0;
  wire wx_mult0__58_carry__1_i_7_n_0;
  wire wx_mult0__58_carry__1_i_8_n_0;
  wire wx_mult0__58_carry__1_n_0;
  wire wx_mult0__58_carry__1_n_4;
  wire wx_mult0__58_carry__1_n_5;
  wire wx_mult0__58_carry__1_n_6;
  wire wx_mult0__58_carry__1_n_7;
  wire wx_mult0__58_carry__2_i_2_n_0;
  wire wx_mult0__58_carry__2_i_3_n_0;
  wire wx_mult0__58_carry__2_n_6;
  wire wx_mult0__58_carry__2_n_7;
  wire wx_mult0__58_carry_i_1_n_0;
  wire wx_mult0__58_carry_i_2_n_0;
  wire wx_mult0__58_carry_i_3_n_0;
  wire wx_mult0__58_carry_i_4_n_0;
  wire wx_mult0__58_carry_n_0;
  wire wx_mult0_carry__0_n_0;
  wire wx_mult0_carry__0_n_4;
  wire wx_mult0_carry__0_n_5;
  wire wx_mult0_carry__0_n_6;
  wire wx_mult0_carry__0_n_7;
  wire wx_mult0_carry__1_n_4;
  wire wx_mult0_carry__1_n_5;
  wire wx_mult0_carry__1_n_6;
  wire wx_mult0_carry__1_n_7;
  wire wx_mult0_carry_n_0;
  wire wx_mult0_carry_n_7;
  wire [17:17]wx_mult__0;
  wire wx_mult_carry__0_n_0;
  wire wx_mult_carry_i_1_n_0;
  wire wx_mult_carry_n_0;
  wire [7:0]wy_d1;
  wire [7:0]wy_d2;
  wire [7:0]wy_d3;
  wire wy_mult_n_88;
  wire wy_mult_n_89;
  wire wy_mult_n_90;
  wire wy_mult_n_91;
  wire wy_mult_n_92;
  wire wy_mult_n_93;
  wire wy_mult_n_94;
  wire wy_mult_n_95;
  wire [4:0]\x_cnt_reg[10] ;
  wire [3:0]\x_cnt_reg[10]_0 ;
  wire [3:0]\x_cnt_reg[10]_1 ;
  wire [2:0]\x_cnt_reg[1] ;
  wire [2:0]\x_cnt_reg[1]_0 ;
  wire \x_cnt_reg[4] ;
  wire [0:0]\x_cnt_reg[5] ;
  wire [3:0]\x_cnt_reg[5]_0 ;
  wire \x_cnt_reg[5]_1 ;
  wire [0:0]\x_cnt_reg[5]_2 ;
  wire \x_cnt_reg[5]_3 ;
  wire [1:0]\x_cnt_reg[6] ;
  wire NLW_final_interp0_CARRYCASCOUT_UNCONNECTED;
  wire NLW_final_interp0_MULTSIGNOUT_UNCONNECTED;
  wire NLW_final_interp0_OVERFLOW_UNCONNECTED;
  wire NLW_final_interp0_PATTERNBDETECT_UNCONNECTED;
  wire NLW_final_interp0_PATTERNDETECT_UNCONNECTED;
  wire NLW_final_interp0_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_final_interp0_ACOUT_UNCONNECTED;
  wire [17:0]NLW_final_interp0_BCOUT_UNCONNECTED;
  wire [3:0]NLW_final_interp0_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_final_interp0_P_UNCONNECTED;
  wire [47:0]NLW_final_interp0_PCOUT_UNCONNECTED;
  wire NLW_final_interp1_CARRYCASCOUT_UNCONNECTED;
  wire NLW_final_interp1_MULTSIGNOUT_UNCONNECTED;
  wire NLW_final_interp1_OVERFLOW_UNCONNECTED;
  wire NLW_final_interp1_PATTERNBDETECT_UNCONNECTED;
  wire NLW_final_interp1_PATTERNDETECT_UNCONNECTED;
  wire NLW_final_interp1_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_final_interp1_ACOUT_UNCONNECTED;
  wire [17:0]NLW_final_interp1_BCOUT_UNCONNECTED;
  wire [3:0]NLW_final_interp1_CARRYOUT_UNCONNECTED;
  wire [47:24]NLW_final_interp1_P_UNCONNECTED;
  wire [47:0]NLW_final_interp1_PCOUT_UNCONNECTED;
  wire [2:0]NLW_interp_bottom0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_interp_bottom0_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_interp_bottom0_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_interp_bottom0_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_interp_bottom1__0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_interp_bottom1__0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_interp_bottom1__0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_interp_bottom1__0_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_interp_bottom1__30_carry_CO_UNCONNECTED;
  wire [2:0]NLW_interp_bottom1__30_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_interp_bottom1__30_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_interp_bottom1__30_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_interp_bottom1__60_carry_CO_UNCONNECTED;
  wire [0:0]NLW_interp_bottom1__60_carry_O_UNCONNECTED;
  wire [2:0]NLW_interp_bottom1__60_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_interp_bottom1__60_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_interp_bottom1__60_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_interp_bottom1__60_carry__2_O_UNCONNECTED;
  wire [2:0]\NLW_interp_bottom1_inferred__0/i___0_carry_CO_UNCONNECTED ;
  wire [2:0]\NLW_interp_bottom1_inferred__0/i___0_carry__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_interp_bottom1_inferred__0/i___0_carry__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_interp_bottom1_inferred__0/i___0_carry__1_O_UNCONNECTED ;
  wire [2:0]\NLW_interp_bottom1_inferred__0/i___33_carry_CO_UNCONNECTED ;
  wire [2:0]\NLW_interp_bottom1_inferred__0/i___33_carry__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_interp_bottom1_inferred__0/i___33_carry__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_interp_bottom1_inferred__0/i___33_carry__1_O_UNCONNECTED ;
  wire [2:0]\NLW_interp_bottom1_inferred__0/i___66_carry_CO_UNCONNECTED ;
  wire [0:0]\NLW_interp_bottom1_inferred__0/i___66_carry_O_UNCONNECTED ;
  wire [2:0]\NLW_interp_bottom1_inferred__0/i___66_carry__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_interp_bottom1_inferred__0/i___66_carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_interp_bottom1_inferred__0/i___66_carry__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_interp_bottom1_inferred__0/i___66_carry__2_O_UNCONNECTED ;
  wire [2:0]NLW_interp_top0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_interp_top0_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_interp_top0_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_interp_top0_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_interp_top1__0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_interp_top1__0_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_interp_top1__0_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_interp_top1__0_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_interp_top1__30_carry_CO_UNCONNECTED;
  wire [2:0]NLW_interp_top1__30_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_interp_top1__30_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_interp_top1__30_carry__1_O_UNCONNECTED;
  wire [2:0]NLW_interp_top1__60_carry_CO_UNCONNECTED;
  wire [0:0]NLW_interp_top1__60_carry_O_UNCONNECTED;
  wire [2:0]NLW_interp_top1__60_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_interp_top1__60_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_interp_top1__60_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_interp_top1__60_carry__2_O_UNCONNECTED;
  wire [2:0]\NLW_interp_top1_inferred__0/i___0_carry_CO_UNCONNECTED ;
  wire [2:0]\NLW_interp_top1_inferred__0/i___0_carry__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_interp_top1_inferred__0/i___0_carry__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_interp_top1_inferred__0/i___0_carry__1_O_UNCONNECTED ;
  wire [2:0]\NLW_interp_top1_inferred__0/i___33_carry_CO_UNCONNECTED ;
  wire [2:0]\NLW_interp_top1_inferred__0/i___33_carry__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_interp_top1_inferred__0/i___33_carry__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_interp_top1_inferred__0/i___33_carry__1_O_UNCONNECTED ;
  wire [2:0]\NLW_interp_top1_inferred__0/i___66_carry_CO_UNCONNECTED ;
  wire [0:0]\NLW_interp_top1_inferred__0/i___66_carry_O_UNCONNECTED ;
  wire [2:0]\NLW_interp_top1_inferred__0/i___66_carry__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_interp_top1_inferred__0/i___66_carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_interp_top1_inferred__0/i___66_carry__2_CO_UNCONNECTED ;
  wire [3:1]\NLW_interp_top1_inferred__0/i___66_carry__2_O_UNCONNECTED ;
  wire [2:0]NLW_wx_mult0__21_carry_CO_UNCONNECTED;
  wire [0:0]NLW_wx_mult0__21_carry_O_UNCONNECTED;
  wire [2:0]NLW_wx_mult0__21_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_wx_mult0__21_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_wx_mult0__21_carry__2_CO_UNCONNECTED;
  wire [3:1]NLW_wx_mult0__21_carry__2_O_UNCONNECTED;
  wire [2:0]NLW_wx_mult0__58_carry_CO_UNCONNECTED;
  wire [3:0]NLW_wx_mult0__58_carry_O_UNCONNECTED;
  wire [2:0]NLW_wx_mult0__58_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_wx_mult0__58_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_wx_mult0__58_carry__2_CO_UNCONNECTED;
  wire [3:2]NLW_wx_mult0__58_carry__2_O_UNCONNECTED;
  wire [2:0]NLW_wx_mult0_carry_CO_UNCONNECTED;
  wire [3:1]NLW_wx_mult0_carry_O_UNCONNECTED;
  wire [2:0]NLW_wx_mult0_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_wx_mult0_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_wx_mult_carry_CO_UNCONNECTED;
  wire [1:0]NLW_wx_mult_carry_O_UNCONNECTED;
  wire [2:0]NLW_wx_mult_carry__0_CO_UNCONNECTED;
  wire [3:0]NLW_wx_mult_carry__1_CO_UNCONNECTED;
  wire [3:2]NLW_wx_mult_carry__1_O_UNCONNECTED;
  wire NLW_wy_mult_CARRYCASCOUT_UNCONNECTED;
  wire NLW_wy_mult_MULTSIGNOUT_UNCONNECTED;
  wire NLW_wy_mult_OVERFLOW_UNCONNECTED;
  wire NLW_wy_mult_PATTERNBDETECT_UNCONNECTED;
  wire NLW_wy_mult_PATTERNDETECT_UNCONNECTED;
  wire NLW_wy_mult_UNDERFLOW_UNCONNECTED;
  wire [29:0]NLW_wy_mult_ACOUT_UNCONNECTED;
  wire [17:0]NLW_wy_mult_BCOUT_UNCONNECTED;
  wire [3:0]NLW_wy_mult_CARRYOUT_UNCONNECTED;
  wire [47:0]NLW_wy_mult_P_UNCONNECTED;
  wire [47:0]NLW_wy_mult_PCOUT_UNCONNECTED;

  FDCE #(
    .INIT(1'b0)) 
    \cdf_bl_d2_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(ping_pong_flag_reg_rep_1[0]),
        .Q(cdf_bl_d2[0]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_bl_d2_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(ping_pong_flag_reg_rep_1[1]),
        .Q(cdf_bl_d2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_bl_d2_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(ping_pong_flag_reg_rep_1[2]),
        .Q(cdf_bl_d2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_bl_d2_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(ping_pong_flag_reg_rep_1[3]),
        .Q(cdf_bl_d2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_bl_d2_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(ping_pong_flag_reg_rep_1[4]),
        .Q(cdf_bl_d2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_bl_d2_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(ping_pong_flag_reg_rep_1[5]),
        .Q(cdf_bl_d2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_bl_d2_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(ping_pong_flag_reg_rep_1[6]),
        .Q(cdf_bl_d2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_bl_d2_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(ping_pong_flag_reg_rep_1[7]),
        .Q(cdf_bl_d2[7]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_br_d2_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(ping_pong_flag_reg_rep_0[0]),
        .Q(cdf_br_d2[0]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_br_d2_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(ping_pong_flag_reg_rep_0[1]),
        .Q(cdf_br_d2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_br_d2_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(ping_pong_flag_reg_rep_0[2]),
        .Q(cdf_br_d2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_br_d2_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(ping_pong_flag_reg_rep_0[3]),
        .Q(cdf_br_d2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_br_d2_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(ping_pong_flag_reg_rep_0[4]),
        .Q(cdf_br_d2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_br_d2_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(ping_pong_flag_reg_rep_0[5]),
        .Q(cdf_br_d2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_br_d2_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(ping_pong_flag_reg_rep_0[6]),
        .Q(cdf_br_d2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_br_d2_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(ping_pong_flag_reg_rep_0[7]),
        .Q(cdf_br_d2[7]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_tl_d2_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(D[0]),
        .Q(cdf_tl_d2[0]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_tl_d2_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(D[1]),
        .Q(cdf_tl_d2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_tl_d2_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(D[2]),
        .Q(cdf_tl_d2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_tl_d2_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(D[3]),
        .Q(cdf_tl_d2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_tl_d2_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(D[4]),
        .Q(cdf_tl_d2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_tl_d2_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(D[5]),
        .Q(cdf_tl_d2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_tl_d2_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(D[6]),
        .Q(cdf_tl_d2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_tl_d2_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(D[7]),
        .Q(cdf_tl_d2[7]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_tr_d2_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(ping_pong_flag_reg_rep[0]),
        .Q(cdf_tr_d2[0]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_tr_d2_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(ping_pong_flag_reg_rep[1]),
        .Q(cdf_tr_d2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_tr_d2_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(ping_pong_flag_reg_rep[2]),
        .Q(cdf_tr_d2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_tr_d2_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(ping_pong_flag_reg_rep[3]),
        .Q(cdf_tr_d2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_tr_d2_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(ping_pong_flag_reg_rep[4]),
        .Q(cdf_tr_d2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_tr_d2_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(ping_pong_flag_reg_rep[5]),
        .Q(cdf_tr_d2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_tr_d2_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(ping_pong_flag_reg_rep[6]),
        .Q(cdf_tr_d2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \cdf_tr_d2_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(ping_pong_flag_reg_rep[7]),
        .Q(cdf_tr_d2[7]));
  FDCE #(
    .INIT(1'b0)) 
    enable_d1_reg
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(enable_clahe_IBUF),
        .Q(enable_d1));
  FDCE #(
    .INIT(1'b0)) 
    enable_d2_reg
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(enable_d1),
        .Q(enable_d2));
  FDCE #(
    .INIT(1'b0)) 
    enable_d3_reg
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(enable_d2),
        .Q(enable_d3));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    final_interp0
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,interp_bottom}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_final_interp0_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,wy_d3}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_final_interp0_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,final_interp1_n_82,final_interp1_n_83,final_interp1_n_84,final_interp1_n_85,final_interp1_n_86,final_interp1_n_87,final_interp1_n_88,final_interp1_n_89,final_interp1_n_90,final_interp1_n_91,final_interp1_n_92,final_interp1_n_93,final_interp1_n_94,final_interp1_n_95,final_interp1_n_96,final_interp1_n_97,final_interp1_n_98,final_interp1_n_99,final_interp1_n_100,final_interp1_n_101,final_interp1_n_102,final_interp1_n_103,final_interp1_n_104,final_interp1_n_105}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_final_interp0_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_final_interp0_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_final_interp0_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_final_interp0_OVERFLOW_UNCONNECTED),
        .P({NLW_final_interp0_P_UNCONNECTED[47:24],final_interp0_n_82,final_interp0_n_83,final_interp0_n_84,final_interp0_n_85,final_interp0_n_86,final_interp0_n_87,final_interp0_n_88,final_interp0_n_89,NLW_final_interp0_P_UNCONNECTED[15:0]}),
        .PATTERNBDETECT(NLW_final_interp0_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_final_interp0_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_final_interp0_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_final_interp0_UNDERFLOW_UNCONNECTED));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(1),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    final_interp1
       (.A({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,interp_top}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_final_interp1_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,final_interp1_i_1_n_0,final_interp1_i_2_n_0,final_interp1_i_3_n_0,final_interp1_i_4_n_0,final_interp1_i_5_n_0,final_interp1_i_6_n_0,final_interp1_i_7_n_0,final_interp1_i_8_n_0,wy_d3[0]}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_final_interp1_BCOUT_UNCONNECTED[17:0]),
        .C({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_final_interp1_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_final_interp1_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_final_interp1_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_final_interp1_OVERFLOW_UNCONNECTED),
        .P({NLW_final_interp1_P_UNCONNECTED[47:24],final_interp1_n_82,final_interp1_n_83,final_interp1_n_84,final_interp1_n_85,final_interp1_n_86,final_interp1_n_87,final_interp1_n_88,final_interp1_n_89,final_interp1_n_90,final_interp1_n_91,final_interp1_n_92,final_interp1_n_93,final_interp1_n_94,final_interp1_n_95,final_interp1_n_96,final_interp1_n_97,final_interp1_n_98,final_interp1_n_99,final_interp1_n_100,final_interp1_n_101,final_interp1_n_102,final_interp1_n_103,final_interp1_n_104,final_interp1_n_105}),
        .PATTERNBDETECT(NLW_final_interp1_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_final_interp1_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_final_interp1_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_final_interp1_UNDERFLOW_UNCONNECTED));
  LUT3 #(
    .INIT(8'h04)) 
    final_interp1_i_1
       (.I0(wy_d3[6]),
        .I1(final_interp1_i_9_n_0),
        .I2(wy_d3[7]),
        .O(final_interp1_i_1_n_0));
  LUT3 #(
    .INIT(8'h4B)) 
    final_interp1_i_2
       (.I0(wy_d3[6]),
        .I1(final_interp1_i_9_n_0),
        .I2(wy_d3[7]),
        .O(final_interp1_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    final_interp1_i_3
       (.I0(final_interp1_i_9_n_0),
        .I1(wy_d3[6]),
        .O(final_interp1_i_3_n_0));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    final_interp1_i_4
       (.I0(wy_d3[4]),
        .I1(wy_d3[2]),
        .I2(wy_d3[1]),
        .I3(wy_d3[0]),
        .I4(wy_d3[3]),
        .I5(wy_d3[5]),
        .O(final_interp1_i_4_n_0));
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    final_interp1_i_5
       (.I0(wy_d3[3]),
        .I1(wy_d3[0]),
        .I2(wy_d3[1]),
        .I3(wy_d3[2]),
        .I4(wy_d3[4]),
        .O(final_interp1_i_5_n_0));
  LUT4 #(
    .INIT(16'h01FE)) 
    final_interp1_i_6
       (.I0(wy_d3[2]),
        .I1(wy_d3[1]),
        .I2(wy_d3[0]),
        .I3(wy_d3[3]),
        .O(final_interp1_i_6_n_0));
  LUT3 #(
    .INIT(8'h1E)) 
    final_interp1_i_7
       (.I0(wy_d3[0]),
        .I1(wy_d3[1]),
        .I2(wy_d3[2]),
        .O(final_interp1_i_7_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    final_interp1_i_8
       (.I0(wy_d3[0]),
        .I1(wy_d3[1]),
        .O(final_interp1_i_8_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    final_interp1_i_9
       (.I0(wy_d3[4]),
        .I1(wy_d3[2]),
        .I2(wy_d3[1]),
        .I3(wy_d3[0]),
        .I4(wy_d3[3]),
        .I5(wy_d3[5]),
        .O(final_interp1_i_9_n_0));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \final_interp[16]_i_1 
       (.I0(\pixel_s3_reg[7] [0]),
        .I1(interp_top[0]),
        .I2(final_interp0_n_89),
        .I3(enable_d3),
        .I4(interp_d3),
        .O(\final_interp[16]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \final_interp[17]_i_1 
       (.I0(\pixel_s3_reg[7] [1]),
        .I1(interp_top[1]),
        .I2(final_interp0_n_88),
        .I3(enable_d3),
        .I4(interp_d3),
        .O(\final_interp[17]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \final_interp[18]_i_1 
       (.I0(\pixel_s3_reg[7] [2]),
        .I1(interp_top[2]),
        .I2(final_interp0_n_87),
        .I3(enable_d3),
        .I4(interp_d3),
        .O(\final_interp[18]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \final_interp[19]_i_1 
       (.I0(\pixel_s3_reg[7] [3]),
        .I1(interp_top[3]),
        .I2(final_interp0_n_86),
        .I3(enable_d3),
        .I4(interp_d3),
        .O(\final_interp[19]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \final_interp[20]_i_1 
       (.I0(\pixel_s3_reg[7] [4]),
        .I1(interp_top[4]),
        .I2(final_interp0_n_85),
        .I3(enable_d3),
        .I4(interp_d3),
        .O(\final_interp[20]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \final_interp[21]_i_1 
       (.I0(\pixel_s3_reg[7] [5]),
        .I1(interp_top[5]),
        .I2(final_interp0_n_84),
        .I3(enable_d3),
        .I4(interp_d3),
        .O(\final_interp[21]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \final_interp[22]_i_1 
       (.I0(\pixel_s3_reg[7] [6]),
        .I1(interp_top[6]),
        .I2(final_interp0_n_83),
        .I3(enable_d3),
        .I4(interp_d3),
        .O(\final_interp[22]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hF0AACCAA)) 
    \final_interp[23]_i_1 
       (.I0(\pixel_s3_reg[7] [7]),
        .I1(interp_top[7]),
        .I2(final_interp0_n_82),
        .I3(enable_d3),
        .I4(interp_d3),
        .O(\final_interp[23]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \final_interp_reg[16] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(\final_interp[16]_i_1_n_0 ),
        .Q(final_interp[16]));
  FDCE #(
    .INIT(1'b0)) 
    \final_interp_reg[17] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(\final_interp[17]_i_1_n_0 ),
        .Q(final_interp[17]));
  FDCE #(
    .INIT(1'b0)) 
    \final_interp_reg[18] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(\final_interp[18]_i_1_n_0 ),
        .Q(final_interp[18]));
  FDCE #(
    .INIT(1'b0)) 
    \final_interp_reg[19] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(\final_interp[19]_i_1_n_0 ),
        .Q(final_interp[19]));
  FDCE #(
    .INIT(1'b0)) 
    \final_interp_reg[20] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(\final_interp[20]_i_1_n_0 ),
        .Q(final_interp[20]));
  FDCE #(
    .INIT(1'b0)) 
    \final_interp_reg[21] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(\final_interp[21]_i_1_n_0 ),
        .Q(final_interp[21]));
  FDCE #(
    .INIT(1'b0)) 
    \final_interp_reg[22] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(\final_interp[22]_i_1_n_0 ),
        .Q(final_interp[22]));
  FDCE #(
    .INIT(1'b0)) 
    \final_interp_reg[23] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(\final_interp[23]_i_1_n_0 ),
        .Q(final_interp[23]));
  FDCE #(
    .INIT(1'b0)) 
    href_d1_reg_c
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(1'b1),
        .Q(href_d1_reg_c_n_0));
  FDCE #(
    .INIT(1'b0)) 
    href_d2_reg_c
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(href_d1_reg_c_n_0),
        .Q(href_d2_reg_c_n_0));
  FDCE #(
    .INIT(1'b0)) 
    href_d3_reg_c
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(href_d2_reg_c_n_0),
        .Q(href_d3_reg_c_n_0));
  (* srl_name = "\mapping_inst/href_d3_reg_srl3_mapping_inst_href_d3_reg_c " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    href_d3_reg_srl3_mapping_inst_href_d3_reg_c
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(pclk_IBUF_BUFG),
        .D(in_href_IBUF),
        .Q(href_d3_reg_srl3_mapping_inst_href_d3_reg_c_n_0));
  FDCE #(
    .INIT(1'b0)) 
    href_d4_reg_c
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(href_d3_reg_c_n_0),
        .Q(href_d4_reg_c_n_0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h8)) 
    href_d4_reg_gate
       (.I0(href_d4_reg_mapping_inst_href_d4_reg_c_n_0),
        .I1(href_d4_reg_c_n_0),
        .O(href_d4_reg_gate_n_0));
  FDRE #(
    .INIT(1'b0)) 
    href_d4_reg_mapping_inst_href_d4_reg_c
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .D(href_d3_reg_srl3_mapping_inst_href_d3_reg_c_n_0),
        .Q(href_d4_reg_mapping_inst_href_d4_reg_c_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h020002002F220200)) 
    i___0_carry__0_i_1
       (.I0(cdf_bl_d2[2]),
        .I1(i___0_carry__0_i_9__0_n_0),
        .I2(i___0_carry__0_i_10__0_n_0),
        .I3(cdf_bl_d2[1]),
        .I4(cdf_bl_d2[0]),
        .I5(i___0_carry__0_i_11_n_0),
        .O(i___0_carry__0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h2)) 
    i___0_carry__0_i_10
       (.I0(cdf_bl_d2[0]),
        .I1(i___0_carry__0_i_11_n_0),
        .O(i___0_carry__0_i_10_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    i___0_carry__0_i_10__0
       (.I0(wx_d2[5]),
        .I1(wx_d2[4]),
        .I2(wx_d2[0]),
        .I3(wx_d2[1]),
        .I4(wx_d2[2]),
        .I5(wx_d2[3]),
        .O(i___0_carry__0_i_10__0_n_0));
  LUT5 #(
    .INIT(32'hAAAAA9AA)) 
    i___0_carry__0_i_11
       (.I0(wx_d2[6]),
        .I1(wx_d2[5]),
        .I2(wx_d2[3]),
        .I3(i___0_carry__0_i_16_n_0),
        .I4(wx_d2[4]),
        .O(i___0_carry__0_i_11_n_0));
  LUT6 #(
    .INIT(64'h00000002AAAAAAA8)) 
    i___0_carry__0_i_11__0
       (.I0(cdf_bl_d2[1]),
        .I1(wx_d2[0]),
        .I2(wx_d2[1]),
        .I3(wx_d2[2]),
        .I4(wx_d2[3]),
        .I5(wx_d2[4]),
        .O(i___0_carry__0_i_11__0_n_0));
  LUT5 #(
    .INIT(32'h0002AAA8)) 
    i___0_carry__0_i_12
       (.I0(cdf_bl_d2[1]),
        .I1(wx_d2[2]),
        .I2(wx_d2[1]),
        .I3(wx_d2[0]),
        .I4(wx_d2[3]),
        .O(i___0_carry__0_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'hB)) 
    i___0_carry__0_i_12__0
       (.I0(i___0_carry__1_i_6_n_0),
        .I1(cdf_tl_d2[0]),
        .O(i___0_carry__0_i_12__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT2 #(
    .INIT(4'h2)) 
    i___0_carry__0_i_13
       (.I0(cdf_tl_d2[0]),
        .I1(i___0_carry__0_i_11_n_0),
        .O(i___0_carry__0_i_13_n_0));
  LUT6 #(
    .INIT(64'h00000002AAAAAAA8)) 
    i___0_carry__0_i_14
       (.I0(cdf_tl_d2[1]),
        .I1(wx_d2[0]),
        .I2(wx_d2[1]),
        .I3(wx_d2[2]),
        .I4(wx_d2[3]),
        .I5(wx_d2[4]),
        .O(i___0_carry__0_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT5 #(
    .INIT(32'h0002AAA8)) 
    i___0_carry__0_i_15
       (.I0(cdf_tl_d2[1]),
        .I1(wx_d2[2]),
        .I2(wx_d2[1]),
        .I3(wx_d2[0]),
        .I4(wx_d2[3]),
        .O(i___0_carry__0_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h01)) 
    i___0_carry__0_i_16
       (.I0(wx_d2[2]),
        .I1(wx_d2[1]),
        .I2(wx_d2[0]),
        .O(i___0_carry__0_i_16_n_0));
  LUT6 #(
    .INIT(64'h020002002F220200)) 
    i___0_carry__0_i_1__0
       (.I0(cdf_tl_d2[2]),
        .I1(i___0_carry__0_i_9__0_n_0),
        .I2(i___0_carry__0_i_10__0_n_0),
        .I3(cdf_tl_d2[1]),
        .I4(cdf_tl_d2[0]),
        .I5(i___0_carry__0_i_11_n_0),
        .O(i___0_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h040004004F440400)) 
    i___0_carry__0_i_2
       (.I0(i___0_carry_i_8_n_0),
        .I1(cdf_bl_d2[2]),
        .I2(i___0_carry__0_i_9__0_n_0),
        .I3(cdf_bl_d2[1]),
        .I4(cdf_bl_d2[0]),
        .I5(i___0_carry__0_i_10__0_n_0),
        .O(i___0_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h040004004F440400)) 
    i___0_carry__0_i_2__0
       (.I0(i___0_carry_i_8_n_0),
        .I1(cdf_tl_d2[2]),
        .I2(i___0_carry__0_i_9__0_n_0),
        .I3(cdf_tl_d2[1]),
        .I4(cdf_tl_d2[0]),
        .I5(i___0_carry__0_i_10__0_n_0),
        .O(i___0_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h040004004F440400)) 
    i___0_carry__0_i_3
       (.I0(i___0_carry_i_9_n_0),
        .I1(cdf_bl_d2[2]),
        .I2(i___0_carry_i_8_n_0),
        .I3(cdf_bl_d2[1]),
        .I4(cdf_bl_d2[0]),
        .I5(i___0_carry__0_i_9__0_n_0),
        .O(i___0_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h040004004F440400)) 
    i___0_carry__0_i_3__0
       (.I0(i___0_carry_i_9_n_0),
        .I1(cdf_tl_d2[2]),
        .I2(i___0_carry_i_8_n_0),
        .I3(cdf_tl_d2[1]),
        .I4(cdf_tl_d2[0]),
        .I5(i___0_carry__0_i_9__0_n_0),
        .O(i___0_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h080008008F880800)) 
    i___0_carry__0_i_4
       (.I0(cdf_bl_d2[2]),
        .I1(i___0_carry_i_10_n_0),
        .I2(i___0_carry_i_9_n_0),
        .I3(cdf_bl_d2[1]),
        .I4(cdf_bl_d2[0]),
        .I5(i___0_carry_i_8_n_0),
        .O(i___0_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h080008008F880800)) 
    i___0_carry__0_i_4__0
       (.I0(cdf_tl_d2[2]),
        .I1(i___0_carry_i_10_n_0),
        .I2(i___0_carry_i_9_n_0),
        .I3(cdf_tl_d2[1]),
        .I4(cdf_tl_d2[0]),
        .I5(i___0_carry_i_8_n_0),
        .O(i___0_carry__0_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hA6A659A65959A659)) 
    i___0_carry__0_i_5
       (.I0(i___0_carry__0_i_1__0_n_0),
        .I1(cdf_tl_d2[1]),
        .I2(i___0_carry__0_i_11_n_0),
        .I3(cdf_tl_d2[2]),
        .I4(i___0_carry__0_i_10__0_n_0),
        .I5(i___0_carry__0_i_12__0_n_0),
        .O(i___0_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h59A65959A659A6A6)) 
    i___0_carry__0_i_5__0
       (.I0(i___0_carry__0_i_1_n_0),
        .I1(cdf_bl_d2[1]),
        .I2(i___0_carry__0_i_11_n_0),
        .I3(i___0_carry__0_i_10__0_n_0),
        .I4(cdf_bl_d2[2]),
        .I5(i___0_carry__0_i_9_n_0),
        .O(i___0_carry__0_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h59A65959A659A6A6)) 
    i___0_carry__0_i_6
       (.I0(i___0_carry__0_i_2__0_n_0),
        .I1(cdf_tl_d2[1]),
        .I2(i___0_carry__0_i_10__0_n_0),
        .I3(i___0_carry__0_i_9__0_n_0),
        .I4(cdf_tl_d2[2]),
        .I5(i___0_carry__0_i_13_n_0),
        .O(i___0_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h59A65959A659A6A6)) 
    i___0_carry__0_i_6__0
       (.I0(i___0_carry__0_i_2_n_0),
        .I1(cdf_bl_d2[1]),
        .I2(i___0_carry__0_i_10__0_n_0),
        .I3(i___0_carry__0_i_9__0_n_0),
        .I4(cdf_bl_d2[2]),
        .I5(i___0_carry__0_i_10_n_0),
        .O(i___0_carry__0_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h659A659A9A65659A)) 
    i___0_carry__0_i_7
       (.I0(i___0_carry__0_i_3__0_n_0),
        .I1(i___0_carry_i_8_n_0),
        .I2(cdf_tl_d2[2]),
        .I3(i___0_carry__0_i_14_n_0),
        .I4(cdf_tl_d2[0]),
        .I5(i___0_carry__0_i_10__0_n_0),
        .O(i___0_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h659A659A9A65659A)) 
    i___0_carry__0_i_7__0
       (.I0(i___0_carry__0_i_3_n_0),
        .I1(i___0_carry_i_8_n_0),
        .I2(cdf_bl_d2[2]),
        .I3(i___0_carry__0_i_11__0_n_0),
        .I4(cdf_bl_d2[0]),
        .I5(i___0_carry__0_i_10__0_n_0),
        .O(i___0_carry__0_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h659A659A9A65659A)) 
    i___0_carry__0_i_8
       (.I0(i___0_carry__0_i_4__0_n_0),
        .I1(i___0_carry_i_9_n_0),
        .I2(cdf_tl_d2[2]),
        .I3(i___0_carry__0_i_15_n_0),
        .I4(cdf_tl_d2[0]),
        .I5(i___0_carry__0_i_9__0_n_0),
        .O(i___0_carry__0_i_8_n_0));
  LUT6 #(
    .INIT(64'h659A659A9A65659A)) 
    i___0_carry__0_i_8__0
       (.I0(i___0_carry__0_i_4_n_0),
        .I1(i___0_carry_i_9_n_0),
        .I2(cdf_bl_d2[2]),
        .I3(i___0_carry__0_i_12_n_0),
        .I4(cdf_bl_d2[0]),
        .I5(i___0_carry__0_i_9__0_n_0),
        .O(i___0_carry__0_i_8__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT2 #(
    .INIT(4'h2)) 
    i___0_carry__0_i_9
       (.I0(cdf_bl_d2[0]),
        .I1(i___0_carry__1_i_6_n_0),
        .O(i___0_carry__0_i_9_n_0));
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    i___0_carry__0_i_9__0
       (.I0(wx_d2[4]),
        .I1(wx_d2[3]),
        .I2(wx_d2[2]),
        .I3(wx_d2[1]),
        .I4(wx_d2[0]),
        .O(i___0_carry__0_i_9__0_n_0));
  LUT4 #(
    .INIT(16'h0400)) 
    i___0_carry__1_i_1
       (.I0(i___0_carry__0_i_11_n_0),
        .I1(cdf_bl_d2[1]),
        .I2(i___0_carry__1_i_6_n_0),
        .I3(cdf_bl_d2[2]),
        .O(i___0_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h0400)) 
    i___0_carry__1_i_1__0
       (.I0(i___0_carry__0_i_11_n_0),
        .I1(cdf_tl_d2[1]),
        .I2(i___0_carry__1_i_6_n_0),
        .I3(cdf_tl_d2[2]),
        .O(i___0_carry__1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h004050DC00400040)) 
    i___0_carry__1_i_2
       (.I0(i___0_carry__0_i_10__0_n_0),
        .I1(cdf_tl_d2[1]),
        .I2(cdf_tl_d2[2]),
        .I3(i___0_carry__0_i_11_n_0),
        .I4(i___0_carry__1_i_6_n_0),
        .I5(cdf_tl_d2[0]),
        .O(i___0_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h020002002F220200)) 
    i___0_carry__1_i_2__0
       (.I0(cdf_bl_d2[2]),
        .I1(i___0_carry__0_i_10__0_n_0),
        .I2(i___0_carry__0_i_11_n_0),
        .I3(cdf_bl_d2[1]),
        .I4(cdf_bl_d2[0]),
        .I5(i___0_carry__1_i_6_n_0),
        .O(i___0_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i___0_carry__1_i_3
       (.I0(cdf_bl_d2[2]),
        .I1(i___0_carry__1_i_7_n_0),
        .O(i___0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i___0_carry__1_i_3__0
       (.I0(cdf_tl_d2[2]),
        .I1(i___0_carry__1_i_7_n_0),
        .O(i___0_carry__1_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h0C0CBB0C)) 
    i___0_carry__1_i_4
       (.I0(i___0_carry__0_i_11_n_0),
        .I1(cdf_tl_d2[1]),
        .I2(i___0_carry__1_i_7_n_0),
        .I3(cdf_tl_d2[2]),
        .I4(i___0_carry__1_i_6_n_0),
        .O(i___0_carry__1_i_4_n_0));
  LUT5 #(
    .INIT(32'h0C0CBB0C)) 
    i___0_carry__1_i_4__0
       (.I0(i___0_carry__0_i_11_n_0),
        .I1(cdf_bl_d2[1]),
        .I2(i___0_carry__1_i_7_n_0),
        .I3(cdf_bl_d2[2]),
        .I4(i___0_carry__1_i_6_n_0),
        .O(i___0_carry__1_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h95996A6695999599)) 
    i___0_carry__1_i_5
       (.I0(i___0_carry__1_i_2_n_0),
        .I1(i___0_carry__1_i_8_n_0),
        .I2(i___0_carry__1_i_7_n_0),
        .I3(cdf_tl_d2[0]),
        .I4(i___0_carry__1_i_6_n_0),
        .I5(cdf_tl_d2[1]),
        .O(i___0_carry__1_i_5_n_0));
  LUT6 #(
    .INIT(64'h95996A6695999599)) 
    i___0_carry__1_i_5__0
       (.I0(i___0_carry__1_i_2__0_n_0),
        .I1(i___0_carry__1_i_6__0_n_0),
        .I2(i___0_carry__1_i_7_n_0),
        .I3(cdf_bl_d2[0]),
        .I4(i___0_carry__1_i_6_n_0),
        .I5(cdf_bl_d2[1]),
        .O(i___0_carry__1_i_5__0_n_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAA9AA)) 
    i___0_carry__1_i_6
       (.I0(wx_d2[7]),
        .I1(wx_d2[6]),
        .I2(wx_d2[4]),
        .I3(i___0_carry__0_i_16_n_0),
        .I4(wx_d2[3]),
        .I5(wx_d2[5]),
        .O(i___0_carry__1_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'hB)) 
    i___0_carry__1_i_6__0
       (.I0(i___0_carry__0_i_11_n_0),
        .I1(cdf_bl_d2[2]),
        .O(i___0_carry__1_i_6__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    i___0_carry__1_i_7
       (.I0(wx_d2[7]),
        .I1(wx_d2[6]),
        .I2(wx_d2[4]),
        .I3(i___0_carry__0_i_16_n_0),
        .I4(wx_d2[3]),
        .I5(wx_d2[5]),
        .O(i___0_carry__1_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'hB)) 
    i___0_carry__1_i_8
       (.I0(i___0_carry__0_i_11_n_0),
        .I1(cdf_tl_d2[2]),
        .O(i___0_carry__1_i_8_n_0));
  LUT6 #(
    .INIT(64'hBB4B44B444B444B4)) 
    i___0_carry_i_1
       (.I0(i___0_carry_i_8_n_0),
        .I1(cdf_bl_d2[0]),
        .I2(cdf_bl_d2[1]),
        .I3(i___0_carry_i_9_n_0),
        .I4(i___0_carry_i_10_n_0),
        .I5(cdf_bl_d2[2]),
        .O(i___0_carry_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT2 #(
    .INIT(4'h6)) 
    i___0_carry_i_10
       (.I0(wx_d2[0]),
        .I1(wx_d2[1]),
        .O(i___0_carry_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h60)) 
    i___0_carry_i_11
       (.I0(wx_d2[1]),
        .I1(wx_d2[0]),
        .I2(cdf_tl_d2[2]),
        .O(i___0_carry_i_11_n_0));
  LUT6 #(
    .INIT(64'hBB4B44B444B444B4)) 
    i___0_carry_i_1__0
       (.I0(i___0_carry_i_8_n_0),
        .I1(cdf_tl_d2[0]),
        .I2(cdf_tl_d2[1]),
        .I3(i___0_carry_i_9_n_0),
        .I4(i___0_carry_i_10_n_0),
        .I5(cdf_tl_d2[2]),
        .O(i___0_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hB488)) 
    i___0_carry_i_2
       (.I0(wx_d2[1]),
        .I1(cdf_tl_d2[1]),
        .I2(cdf_tl_d2[2]),
        .I3(wx_d2[0]),
        .O(i___0_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hB488)) 
    i___0_carry_i_2__0
       (.I0(wx_d2[1]),
        .I1(cdf_bl_d2[1]),
        .I2(cdf_bl_d2[2]),
        .I3(wx_d2[0]),
        .O(i___0_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i___0_carry_i_3
       (.I0(wx_d2[0]),
        .I1(cdf_tl_d2[1]),
        .O(i___0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i___0_carry_i_3__0
       (.I0(wx_d2[0]),
        .I1(cdf_bl_d2[1]),
        .O(i___0_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h59A6F3F359590C0C)) 
    i___0_carry_i_4
       (.I0(i___0_carry_i_9_n_0),
        .I1(cdf_tl_d2[0]),
        .I2(i___0_carry_i_8_n_0),
        .I3(wx_d2[0]),
        .I4(cdf_tl_d2[1]),
        .I5(i___0_carry_i_11_n_0),
        .O(i___0_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h59A6F3F359590C0C)) 
    i___0_carry_i_4__0
       (.I0(i___0_carry_i_9_n_0),
        .I1(cdf_bl_d2[0]),
        .I2(i___0_carry_i_8_n_0),
        .I3(wx_d2[0]),
        .I4(cdf_bl_d2[1]),
        .I5(i___0_carry_i_8__0_n_0),
        .O(i___0_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hAC6F5390AC60AC60)) 
    i___0_carry_i_5
       (.I0(cdf_tl_d2[2]),
        .I1(cdf_tl_d2[1]),
        .I2(wx_d2[0]),
        .I3(wx_d2[1]),
        .I4(wx_d2[2]),
        .I5(cdf_tl_d2[0]),
        .O(i___0_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'hAC6F5390AC60AC60)) 
    i___0_carry_i_5__0
       (.I0(cdf_bl_d2[2]),
        .I1(cdf_bl_d2[1]),
        .I2(wx_d2[0]),
        .I3(wx_d2[1]),
        .I4(wx_d2[2]),
        .I5(cdf_bl_d2[0]),
        .O(i___0_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hD288)) 
    i___0_carry_i_6
       (.I0(cdf_tl_d2[0]),
        .I1(wx_d2[1]),
        .I2(cdf_tl_d2[1]),
        .I3(wx_d2[0]),
        .O(i___0_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'hB488)) 
    i___0_carry_i_6__0
       (.I0(wx_d2[1]),
        .I1(cdf_bl_d2[0]),
        .I2(cdf_bl_d2[1]),
        .I3(wx_d2[0]),
        .O(i___0_carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i___0_carry_i_7
       (.I0(wx_d2[0]),
        .I1(cdf_tl_d2[0]),
        .O(i___0_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i___0_carry_i_7__0
       (.I0(wx_d2[0]),
        .I1(cdf_bl_d2[0]),
        .O(i___0_carry_i_7__0_n_0));
  LUT4 #(
    .INIT(16'hAAA9)) 
    i___0_carry_i_8
       (.I0(wx_d2[3]),
        .I1(wx_d2[0]),
        .I2(wx_d2[1]),
        .I3(wx_d2[2]),
        .O(i___0_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h60)) 
    i___0_carry_i_8__0
       (.I0(wx_d2[1]),
        .I1(wx_d2[0]),
        .I2(cdf_bl_d2[2]),
        .O(i___0_carry_i_8__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hE1)) 
    i___0_carry_i_9
       (.I0(wx_d2[0]),
        .I1(wx_d2[1]),
        .I2(wx_d2[2]),
        .O(i___0_carry_i_9_n_0));
  LUT6 #(
    .INIT(64'h020002002F220200)) 
    i___33_carry__0_i_1
       (.I0(cdf_bl_d2[5]),
        .I1(i___0_carry__0_i_9__0_n_0),
        .I2(i___0_carry__0_i_10__0_n_0),
        .I3(cdf_bl_d2[4]),
        .I4(cdf_bl_d2[3]),
        .I5(i___0_carry__0_i_11_n_0),
        .O(i___33_carry__0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'h2)) 
    i___33_carry__0_i_10
       (.I0(cdf_bl_d2[3]),
        .I1(i___0_carry__0_i_11_n_0),
        .O(i___33_carry__0_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'h2)) 
    i___33_carry__0_i_10__0
       (.I0(cdf_tl_d2[3]),
        .I1(i___0_carry__0_i_11_n_0),
        .O(i___33_carry__0_i_10__0_n_0));
  LUT6 #(
    .INIT(64'h00000002AAAAAAA8)) 
    i___33_carry__0_i_11
       (.I0(cdf_bl_d2[4]),
        .I1(wx_d2[0]),
        .I2(wx_d2[1]),
        .I3(wx_d2[2]),
        .I4(wx_d2[3]),
        .I5(wx_d2[4]),
        .O(i___33_carry__0_i_11_n_0));
  LUT6 #(
    .INIT(64'h00000002AAAAAAA8)) 
    i___33_carry__0_i_11__0
       (.I0(cdf_tl_d2[4]),
        .I1(wx_d2[0]),
        .I2(wx_d2[1]),
        .I3(wx_d2[2]),
        .I4(wx_d2[3]),
        .I5(wx_d2[4]),
        .O(i___33_carry__0_i_11__0_n_0));
  LUT5 #(
    .INIT(32'h0002AAA8)) 
    i___33_carry__0_i_12
       (.I0(cdf_bl_d2[4]),
        .I1(wx_d2[2]),
        .I2(wx_d2[1]),
        .I3(wx_d2[0]),
        .I4(wx_d2[3]),
        .O(i___33_carry__0_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT5 #(
    .INIT(32'h0002AAA8)) 
    i___33_carry__0_i_12__0
       (.I0(cdf_tl_d2[4]),
        .I1(wx_d2[2]),
        .I2(wx_d2[1]),
        .I3(wx_d2[0]),
        .I4(wx_d2[3]),
        .O(i___33_carry__0_i_12__0_n_0));
  LUT6 #(
    .INIT(64'h020002002F220200)) 
    i___33_carry__0_i_1__0
       (.I0(cdf_tl_d2[5]),
        .I1(i___0_carry__0_i_9__0_n_0),
        .I2(i___0_carry__0_i_10__0_n_0),
        .I3(cdf_tl_d2[4]),
        .I4(cdf_tl_d2[3]),
        .I5(i___0_carry__0_i_11_n_0),
        .O(i___33_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h040004004F440400)) 
    i___33_carry__0_i_2
       (.I0(i___0_carry_i_8_n_0),
        .I1(cdf_bl_d2[5]),
        .I2(i___0_carry__0_i_9__0_n_0),
        .I3(cdf_bl_d2[4]),
        .I4(cdf_bl_d2[3]),
        .I5(i___0_carry__0_i_10__0_n_0),
        .O(i___33_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h040004004F440400)) 
    i___33_carry__0_i_2__0
       (.I0(i___0_carry_i_8_n_0),
        .I1(cdf_tl_d2[5]),
        .I2(i___0_carry__0_i_9__0_n_0),
        .I3(cdf_tl_d2[4]),
        .I4(cdf_tl_d2[3]),
        .I5(i___0_carry__0_i_10__0_n_0),
        .O(i___33_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h040004004F440400)) 
    i___33_carry__0_i_3
       (.I0(i___0_carry_i_9_n_0),
        .I1(cdf_bl_d2[5]),
        .I2(i___0_carry_i_8_n_0),
        .I3(cdf_bl_d2[4]),
        .I4(cdf_bl_d2[3]),
        .I5(i___0_carry__0_i_9__0_n_0),
        .O(i___33_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h040004004F440400)) 
    i___33_carry__0_i_3__0
       (.I0(i___0_carry_i_9_n_0),
        .I1(cdf_tl_d2[5]),
        .I2(i___0_carry_i_8_n_0),
        .I3(cdf_tl_d2[4]),
        .I4(cdf_tl_d2[3]),
        .I5(i___0_carry__0_i_9__0_n_0),
        .O(i___33_carry__0_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h080008008F880800)) 
    i___33_carry__0_i_4
       (.I0(cdf_bl_d2[5]),
        .I1(i___0_carry_i_10_n_0),
        .I2(i___0_carry_i_9_n_0),
        .I3(cdf_bl_d2[4]),
        .I4(cdf_bl_d2[3]),
        .I5(i___0_carry_i_8_n_0),
        .O(i___33_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h080008008F880800)) 
    i___33_carry__0_i_4__0
       (.I0(cdf_tl_d2[5]),
        .I1(i___0_carry_i_10_n_0),
        .I2(i___0_carry_i_9_n_0),
        .I3(cdf_tl_d2[4]),
        .I4(cdf_tl_d2[3]),
        .I5(i___0_carry_i_8_n_0),
        .O(i___33_carry__0_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h6966696696996966)) 
    i___33_carry__0_i_5
       (.I0(i___33_carry__0_i_1__0_n_0),
        .I1(i___33_carry__0_i_9__0_n_0),
        .I2(i___0_carry__0_i_11_n_0),
        .I3(cdf_tl_d2[4]),
        .I4(cdf_tl_d2[3]),
        .I5(i___0_carry__1_i_6_n_0),
        .O(i___33_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h59A65959A659A6A6)) 
    i___33_carry__0_i_5__0
       (.I0(i___33_carry__0_i_1_n_0),
        .I1(cdf_bl_d2[4]),
        .I2(i___0_carry__0_i_11_n_0),
        .I3(i___0_carry__0_i_10__0_n_0),
        .I4(cdf_bl_d2[5]),
        .I5(i___33_carry__0_i_9_n_0),
        .O(i___33_carry__0_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h59A65959A659A6A6)) 
    i___33_carry__0_i_6
       (.I0(i___33_carry__0_i_2__0_n_0),
        .I1(cdf_tl_d2[4]),
        .I2(i___0_carry__0_i_10__0_n_0),
        .I3(i___0_carry__0_i_9__0_n_0),
        .I4(cdf_tl_d2[5]),
        .I5(i___33_carry__0_i_10__0_n_0),
        .O(i___33_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h59A65959A659A6A6)) 
    i___33_carry__0_i_6__0
       (.I0(i___33_carry__0_i_2_n_0),
        .I1(cdf_bl_d2[4]),
        .I2(i___0_carry__0_i_10__0_n_0),
        .I3(i___0_carry__0_i_9__0_n_0),
        .I4(cdf_bl_d2[5]),
        .I5(i___33_carry__0_i_10_n_0),
        .O(i___33_carry__0_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h659A659A9A65659A)) 
    i___33_carry__0_i_7
       (.I0(i___33_carry__0_i_3__0_n_0),
        .I1(i___0_carry_i_8_n_0),
        .I2(cdf_tl_d2[5]),
        .I3(i___33_carry__0_i_11__0_n_0),
        .I4(cdf_tl_d2[3]),
        .I5(i___0_carry__0_i_10__0_n_0),
        .O(i___33_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h659A659A9A65659A)) 
    i___33_carry__0_i_7__0
       (.I0(i___33_carry__0_i_3_n_0),
        .I1(i___0_carry_i_8_n_0),
        .I2(cdf_bl_d2[5]),
        .I3(i___33_carry__0_i_11_n_0),
        .I4(cdf_bl_d2[3]),
        .I5(i___0_carry__0_i_10__0_n_0),
        .O(i___33_carry__0_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h659A659A9A65659A)) 
    i___33_carry__0_i_8
       (.I0(i___33_carry__0_i_4__0_n_0),
        .I1(i___0_carry_i_9_n_0),
        .I2(cdf_tl_d2[5]),
        .I3(i___33_carry__0_i_12__0_n_0),
        .I4(cdf_tl_d2[3]),
        .I5(i___0_carry__0_i_9__0_n_0),
        .O(i___33_carry__0_i_8_n_0));
  LUT6 #(
    .INIT(64'h659A659A9A65659A)) 
    i___33_carry__0_i_8__0
       (.I0(i___33_carry__0_i_4_n_0),
        .I1(i___0_carry_i_9_n_0),
        .I2(cdf_bl_d2[5]),
        .I3(i___33_carry__0_i_12_n_0),
        .I4(cdf_bl_d2[3]),
        .I5(i___0_carry__0_i_9__0_n_0),
        .O(i___33_carry__0_i_8__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'h2)) 
    i___33_carry__0_i_9
       (.I0(cdf_bl_d2[3]),
        .I1(i___0_carry__1_i_6_n_0),
        .O(i___33_carry__0_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h2)) 
    i___33_carry__0_i_9__0
       (.I0(cdf_tl_d2[5]),
        .I1(i___0_carry__0_i_10__0_n_0),
        .O(i___33_carry__0_i_9__0_n_0));
  LUT4 #(
    .INIT(16'h0400)) 
    i___33_carry__1_i_1
       (.I0(i___0_carry__0_i_11_n_0),
        .I1(cdf_bl_d2[4]),
        .I2(i___0_carry__1_i_6_n_0),
        .I3(cdf_bl_d2[5]),
        .O(i___33_carry__1_i_1_n_0));
  LUT4 #(
    .INIT(16'h0040)) 
    i___33_carry__1_i_1__0
       (.I0(i___0_carry__0_i_11_n_0),
        .I1(cdf_tl_d2[5]),
        .I2(cdf_tl_d2[4]),
        .I3(i___0_carry__1_i_6_n_0),
        .O(i___33_carry__1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h020002002F220200)) 
    i___33_carry__1_i_2
       (.I0(cdf_bl_d2[5]),
        .I1(i___0_carry__0_i_10__0_n_0),
        .I2(i___0_carry__0_i_11_n_0),
        .I3(cdf_bl_d2[4]),
        .I4(cdf_bl_d2[3]),
        .I5(i___0_carry__1_i_6_n_0),
        .O(i___33_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h02022F0200002200)) 
    i___33_carry__1_i_2__0
       (.I0(cdf_tl_d2[3]),
        .I1(i___0_carry__1_i_6_n_0),
        .I2(i___0_carry__0_i_10__0_n_0),
        .I3(cdf_tl_d2[4]),
        .I4(i___0_carry__0_i_11_n_0),
        .I5(cdf_tl_d2[5]),
        .O(i___33_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i___33_carry__1_i_3
       (.I0(cdf_bl_d2[5]),
        .I1(i___0_carry__1_i_7_n_0),
        .O(i___33_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h2)) 
    i___33_carry__1_i_3__0
       (.I0(cdf_tl_d2[5]),
        .I1(i___0_carry__1_i_7_n_0),
        .O(i___33_carry__1_i_3__0_n_0));
  LUT5 #(
    .INIT(32'h0C0CBB0C)) 
    i___33_carry__1_i_4
       (.I0(i___0_carry__0_i_11_n_0),
        .I1(cdf_tl_d2[4]),
        .I2(i___0_carry__1_i_7_n_0),
        .I3(cdf_tl_d2[5]),
        .I4(i___0_carry__1_i_6_n_0),
        .O(i___33_carry__1_i_4_n_0));
  LUT5 #(
    .INIT(32'h0C0CBB0C)) 
    i___33_carry__1_i_4__0
       (.I0(i___0_carry__0_i_11_n_0),
        .I1(cdf_bl_d2[4]),
        .I2(i___0_carry__1_i_7_n_0),
        .I3(cdf_bl_d2[5]),
        .I4(i___0_carry__1_i_6_n_0),
        .O(i___33_carry__1_i_4__0_n_0));
  LUT6 #(
    .INIT(64'h55A6AA5955A655A6)) 
    i___33_carry__1_i_5
       (.I0(i___33_carry__1_i_2__0_n_0),
        .I1(cdf_tl_d2[3]),
        .I2(i___0_carry__1_i_7_n_0),
        .I3(i___33_carry__1_i_6_n_0),
        .I4(i___0_carry__1_i_6_n_0),
        .I5(cdf_tl_d2[4]),
        .O(i___33_carry__1_i_5_n_0));
  LUT6 #(
    .INIT(64'h95996A6695999599)) 
    i___33_carry__1_i_5__0
       (.I0(i___33_carry__1_i_2_n_0),
        .I1(i___33_carry__1_i_6__0_n_0),
        .I2(i___0_carry__1_i_7_n_0),
        .I3(cdf_bl_d2[3]),
        .I4(i___0_carry__1_i_6_n_0),
        .I5(cdf_bl_d2[4]),
        .O(i___33_carry__1_i_5__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h2)) 
    i___33_carry__1_i_6
       (.I0(cdf_tl_d2[5]),
        .I1(i___0_carry__0_i_11_n_0),
        .O(i___33_carry__1_i_6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'hB)) 
    i___33_carry__1_i_6__0
       (.I0(i___0_carry__0_i_11_n_0),
        .I1(cdf_bl_d2[5]),
        .O(i___33_carry__1_i_6__0_n_0));
  LUT6 #(
    .INIT(64'hBB4B44B444B444B4)) 
    i___33_carry_i_1
       (.I0(i___0_carry_i_8_n_0),
        .I1(cdf_bl_d2[3]),
        .I2(cdf_bl_d2[4]),
        .I3(i___0_carry_i_9_n_0),
        .I4(i___0_carry_i_10_n_0),
        .I5(cdf_bl_d2[5]),
        .O(i___33_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'hBB4B44B444B444B4)) 
    i___33_carry_i_1__0
       (.I0(i___0_carry_i_8_n_0),
        .I1(cdf_tl_d2[3]),
        .I2(cdf_tl_d2[4]),
        .I3(i___0_carry_i_9_n_0),
        .I4(i___0_carry_i_10_n_0),
        .I5(cdf_tl_d2[5]),
        .O(i___33_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'hB488)) 
    i___33_carry_i_2
       (.I0(wx_d2[1]),
        .I1(cdf_tl_d2[4]),
        .I2(cdf_tl_d2[5]),
        .I3(wx_d2[0]),
        .O(i___33_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'hB488)) 
    i___33_carry_i_2__0
       (.I0(wx_d2[1]),
        .I1(cdf_bl_d2[4]),
        .I2(cdf_bl_d2[5]),
        .I3(wx_d2[0]),
        .O(i___33_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i___33_carry_i_3
       (.I0(wx_d2[0]),
        .I1(cdf_tl_d2[4]),
        .O(i___33_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i___33_carry_i_3__0
       (.I0(wx_d2[0]),
        .I1(cdf_bl_d2[4]),
        .O(i___33_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h59A6F3F359590C0C)) 
    i___33_carry_i_4
       (.I0(i___0_carry_i_9_n_0),
        .I1(cdf_tl_d2[3]),
        .I2(i___0_carry_i_8_n_0),
        .I3(wx_d2[0]),
        .I4(cdf_tl_d2[4]),
        .I5(i___33_carry_i_8__0_n_0),
        .O(i___33_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h59A6F3F359590C0C)) 
    i___33_carry_i_4__0
       (.I0(i___0_carry_i_9_n_0),
        .I1(cdf_bl_d2[3]),
        .I2(i___0_carry_i_8_n_0),
        .I3(wx_d2[0]),
        .I4(cdf_bl_d2[4]),
        .I5(i___33_carry_i_8_n_0),
        .O(i___33_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hAC6F5390AC60AC60)) 
    i___33_carry_i_5
       (.I0(cdf_tl_d2[5]),
        .I1(cdf_tl_d2[4]),
        .I2(wx_d2[0]),
        .I3(wx_d2[1]),
        .I4(wx_d2[2]),
        .I5(cdf_tl_d2[3]),
        .O(i___33_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'hAC6F5390AC60AC60)) 
    i___33_carry_i_5__0
       (.I0(cdf_bl_d2[5]),
        .I1(cdf_bl_d2[4]),
        .I2(wx_d2[0]),
        .I3(wx_d2[1]),
        .I4(wx_d2[2]),
        .I5(cdf_bl_d2[3]),
        .O(i___33_carry_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hD288)) 
    i___33_carry_i_6
       (.I0(cdf_tl_d2[3]),
        .I1(wx_d2[1]),
        .I2(cdf_tl_d2[4]),
        .I3(wx_d2[0]),
        .O(i___33_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'hB488)) 
    i___33_carry_i_6__0
       (.I0(wx_d2[1]),
        .I1(cdf_bl_d2[3]),
        .I2(cdf_bl_d2[4]),
        .I3(wx_d2[0]),
        .O(i___33_carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i___33_carry_i_7
       (.I0(wx_d2[0]),
        .I1(cdf_tl_d2[3]),
        .O(i___33_carry_i_7_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    i___33_carry_i_7__0
       (.I0(wx_d2[0]),
        .I1(cdf_bl_d2[3]),
        .O(i___33_carry_i_7__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT3 #(
    .INIT(8'h60)) 
    i___33_carry_i_8
       (.I0(wx_d2[1]),
        .I1(wx_d2[0]),
        .I2(cdf_bl_d2[5]),
        .O(i___33_carry_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'h60)) 
    i___33_carry_i_8__0
       (.I0(wx_d2[1]),
        .I1(wx_d2[0]),
        .I2(cdf_tl_d2[5]),
        .O(i___33_carry_i_8__0_n_0));
  LUT4 #(
    .INIT(16'h7510)) 
    i___66_carry__0_i_1
       (.I0(i___66_carry__0_i_9_n_0),
        .I1(i___0_carry_i_8_n_0),
        .I2(cdf_tl_d2[6]),
        .I3(i___66_carry__0_i_10__0_n_0),
        .O(i___66_carry__0_i_1_n_0));
  LUT6 #(
    .INIT(64'h1E00E1FFE1FF1E00)) 
    i___66_carry__0_i_10
       (.I0(wx_d2[0]),
        .I1(wx_d2[1]),
        .I2(wx_d2[2]),
        .I3(cdf_bl_d2[7]),
        .I4(\interp_bottom1_inferred__0/i___0_carry__1_n_6 ),
        .I5(\interp_bottom1_inferred__0/i___33_carry__0_n_5 ),
        .O(i___66_carry__0_i_10_n_0));
  LUT6 #(
    .INIT(64'h1E00E1FFE1FF1E00)) 
    i___66_carry__0_i_10__0
       (.I0(wx_d2[0]),
        .I1(wx_d2[1]),
        .I2(wx_d2[2]),
        .I3(cdf_tl_d2[7]),
        .I4(\interp_top1_inferred__0/i___0_carry__1_n_6 ),
        .I5(\interp_top1_inferred__0/i___33_carry__0_n_5 ),
        .O(i___66_carry__0_i_10__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h28D7D728)) 
    i___66_carry__0_i_11
       (.I0(cdf_tl_d2[7]),
        .I1(wx_d2[0]),
        .I2(wx_d2[1]),
        .I3(\interp_top1_inferred__0/i___0_carry__1_n_7 ),
        .I4(\interp_top1_inferred__0/i___33_carry__0_n_6 ),
        .O(i___66_carry__0_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h609F9F60)) 
    i___66_carry__0_i_11__0
       (.I0(wx_d2[0]),
        .I1(wx_d2[1]),
        .I2(cdf_bl_d2[7]),
        .I3(\interp_bottom1_inferred__0/i___0_carry__1_n_7 ),
        .I4(\interp_bottom1_inferred__0/i___33_carry__0_n_6 ),
        .O(i___66_carry__0_i_11__0_n_0));
  LUT6 #(
    .INIT(64'h7717771777171777)) 
    i___66_carry__0_i_12
       (.I0(\interp_bottom1_inferred__0/i___33_carry__0_n_5 ),
        .I1(\interp_bottom1_inferred__0/i___0_carry__1_n_6 ),
        .I2(cdf_bl_d2[7]),
        .I3(wx_d2[2]),
        .I4(wx_d2[1]),
        .I5(wx_d2[0]),
        .O(i___66_carry__0_i_12_n_0));
  LUT6 #(
    .INIT(64'h7717771777171777)) 
    i___66_carry__0_i_12__0
       (.I0(\interp_top1_inferred__0/i___33_carry__0_n_5 ),
        .I1(\interp_top1_inferred__0/i___0_carry__1_n_6 ),
        .I2(cdf_tl_d2[7]),
        .I3(wx_d2[2]),
        .I4(wx_d2[1]),
        .I5(wx_d2[0]),
        .O(i___66_carry__0_i_12__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    i___66_carry__0_i_13
       (.I0(i___0_carry_i_8_n_0),
        .I1(cdf_bl_d2[7]),
        .I2(\interp_bottom1_inferred__0/i___0_carry__1_n_5 ),
        .I3(\interp_bottom1_inferred__0/i___33_carry__0_n_4 ),
        .O(i___66_carry__0_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    i___66_carry__0_i_13__0
       (.I0(i___0_carry_i_8_n_0),
        .I1(cdf_tl_d2[7]),
        .I2(\interp_top1_inferred__0/i___0_carry__1_n_5 ),
        .I3(\interp_top1_inferred__0/i___33_carry__0_n_4 ),
        .O(i___66_carry__0_i_13__0_n_0));
  LUT4 #(
    .INIT(16'h7510)) 
    i___66_carry__0_i_1__0
       (.I0(i___66_carry__0_i_9__0_n_0),
        .I1(i___0_carry_i_8_n_0),
        .I2(cdf_bl_d2[6]),
        .I3(i___66_carry__0_i_10_n_0),
        .O(i___66_carry__0_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hB020202020202020)) 
    i___66_carry__0_i_2
       (.I0(i___66_carry__0_i_11__0_n_0),
        .I1(i___0_carry_i_9_n_0),
        .I2(cdf_bl_d2[6]),
        .I3(i___0_carry_i_10_n_0),
        .I4(\interp_bottom1_inferred__0/i___33_carry_n_4 ),
        .I5(\interp_bottom1_inferred__0/i___0_carry__0_n_5 ),
        .O(i___66_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'hB020202020202020)) 
    i___66_carry__0_i_2__0
       (.I0(i___66_carry__0_i_11_n_0),
        .I1(i___0_carry_i_9_n_0),
        .I2(cdf_tl_d2[6]),
        .I3(i___0_carry_i_10_n_0),
        .I4(\interp_top1_inferred__0/i___33_carry_n_4 ),
        .I5(\interp_top1_inferred__0/i___0_carry__0_n_5 ),
        .O(i___66_carry__0_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h7F80FF00807FFF00)) 
    i___66_carry__0_i_3
       (.I0(\interp_bottom1_inferred__0/i___0_carry__0_n_5 ),
        .I1(\interp_bottom1_inferred__0/i___33_carry_n_4 ),
        .I2(i___0_carry_i_10_n_0),
        .I3(i___66_carry__0_i_11__0_n_0),
        .I4(cdf_bl_d2[6]),
        .I5(i___0_carry_i_9_n_0),
        .O(i___66_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h7F80FF00807FFF00)) 
    i___66_carry__0_i_3__0
       (.I0(\interp_top1_inferred__0/i___0_carry__0_n_5 ),
        .I1(\interp_top1_inferred__0/i___33_carry_n_4 ),
        .I2(i___0_carry_i_10_n_0),
        .I3(i___66_carry__0_i_11_n_0),
        .I4(cdf_tl_d2[6]),
        .I5(i___0_carry_i_9_n_0),
        .O(i___66_carry__0_i_3__0_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i___66_carry__0_i_4
       (.I0(cdf_tl_d2[7]),
        .I1(wx_d2[0]),
        .I2(\interp_top1_inferred__0/i___0_carry__0_n_4 ),
        .I3(\interp_top1_inferred__0/i___33_carry__0_n_7 ),
        .O(i___66_carry__0_i_4_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    i___66_carry__0_i_4__0
       (.I0(cdf_bl_d2[7]),
        .I1(wx_d2[0]),
        .I2(\interp_bottom1_inferred__0/i___0_carry__0_n_4 ),
        .I3(\interp_bottom1_inferred__0/i___33_carry__0_n_7 ),
        .O(i___66_carry__0_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h69699669)) 
    i___66_carry__0_i_5
       (.I0(i___66_carry__0_i_1_n_0),
        .I1(i___66_carry__0_i_12__0_n_0),
        .I2(i___66_carry__0_i_13__0_n_0),
        .I3(cdf_tl_d2[6]),
        .I4(i___0_carry__0_i_9__0_n_0),
        .O(i___66_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h69699669)) 
    i___66_carry__0_i_5__0
       (.I0(i___66_carry__0_i_1__0_n_0),
        .I1(i___66_carry__0_i_12_n_0),
        .I2(i___66_carry__0_i_13_n_0),
        .I3(cdf_bl_d2[6]),
        .I4(i___0_carry__0_i_9__0_n_0),
        .O(i___66_carry__0_i_5__0_n_0));
  LUT5 #(
    .INIT(32'h69699669)) 
    i___66_carry__0_i_6
       (.I0(i___66_carry__0_i_2__0_n_0),
        .I1(i___66_carry__0_i_9_n_0),
        .I2(i___66_carry__0_i_10__0_n_0),
        .I3(cdf_tl_d2[6]),
        .I4(i___0_carry_i_8_n_0),
        .O(i___66_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h69699669)) 
    i___66_carry__0_i_6__0
       (.I0(i___66_carry__0_i_2_n_0),
        .I1(i___66_carry__0_i_9__0_n_0),
        .I2(i___66_carry__0_i_10_n_0),
        .I3(cdf_bl_d2[6]),
        .I4(i___0_carry_i_8_n_0),
        .O(i___66_carry__0_i_6__0_n_0));
  LUT5 #(
    .INIT(32'h556A6AAA)) 
    i___66_carry__0_i_7
       (.I0(i___66_carry__0_i_3__0_n_0),
        .I1(cdf_tl_d2[7]),
        .I2(wx_d2[0]),
        .I3(\interp_top1_inferred__0/i___0_carry__0_n_4 ),
        .I4(\interp_top1_inferred__0/i___33_carry__0_n_7 ),
        .O(i___66_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h556A6AAA)) 
    i___66_carry__0_i_7__0
       (.I0(i___66_carry__0_i_3_n_0),
        .I1(cdf_bl_d2[7]),
        .I2(wx_d2[0]),
        .I3(\interp_bottom1_inferred__0/i___0_carry__0_n_4 ),
        .I4(\interp_bottom1_inferred__0/i___33_carry__0_n_7 ),
        .O(i___66_carry__0_i_7__0_n_0));
  LUT6 #(
    .INIT(64'h6A95956A6A6A6A6A)) 
    i___66_carry__0_i_8
       (.I0(i___66_carry__0_i_4_n_0),
        .I1(\interp_top1_inferred__0/i___0_carry__0_n_5 ),
        .I2(\interp_top1_inferred__0/i___33_carry_n_4 ),
        .I3(wx_d2[1]),
        .I4(wx_d2[0]),
        .I5(cdf_tl_d2[6]),
        .O(i___66_carry__0_i_8_n_0));
  LUT6 #(
    .INIT(64'h6A95956A6A6A6A6A)) 
    i___66_carry__0_i_8__0
       (.I0(i___66_carry__0_i_4__0_n_0),
        .I1(\interp_bottom1_inferred__0/i___0_carry__0_n_5 ),
        .I2(\interp_bottom1_inferred__0/i___33_carry_n_4 ),
        .I3(wx_d2[1]),
        .I4(wx_d2[0]),
        .I5(cdf_bl_d2[6]),
        .O(i___66_carry__0_i_8__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h71177777)) 
    i___66_carry__0_i_9
       (.I0(\interp_top1_inferred__0/i___33_carry__0_n_6 ),
        .I1(\interp_top1_inferred__0/i___0_carry__1_n_7 ),
        .I2(wx_d2[1]),
        .I3(wx_d2[0]),
        .I4(cdf_tl_d2[7]),
        .O(i___66_carry__0_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'h77171777)) 
    i___66_carry__0_i_9__0
       (.I0(\interp_bottom1_inferred__0/i___33_carry__0_n_6 ),
        .I1(\interp_bottom1_inferred__0/i___0_carry__1_n_7 ),
        .I2(cdf_bl_d2[7]),
        .I3(wx_d2[1]),
        .I4(wx_d2[0]),
        .O(i___66_carry__0_i_9__0_n_0));
  LUT6 #(
    .INIT(64'h2020F22020202020)) 
    i___66_carry__1_i_1
       (.I0(cdf_bl_d2[6]),
        .I1(i___0_carry__1_i_6_n_0),
        .I2(i___66_carry__1_i_9_n_0),
        .I3(\interp_bottom1_inferred__0/i___33_carry__1_n_6 ),
        .I4(i___0_carry__0_i_10__0_n_0),
        .I5(cdf_bl_d2[7]),
        .O(i___66_carry__1_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'h0BBF)) 
    i___66_carry__1_i_10
       (.I0(i___0_carry__0_i_9__0_n_0),
        .I1(cdf_tl_d2[7]),
        .I2(\interp_top1_inferred__0/i___33_carry__1_n_7 ),
        .I3(\interp_top1_inferred__0/i___0_carry__1_n_0 ),
        .O(i___66_carry__1_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h7717)) 
    i___66_carry__1_i_10__0
       (.I0(\interp_bottom1_inferred__0/i___33_carry__1_n_7 ),
        .I1(\interp_bottom1_inferred__0/i___0_carry__1_n_0 ),
        .I2(cdf_bl_d2[7]),
        .I3(i___0_carry__0_i_9__0_n_0),
        .O(i___66_carry__1_i_10__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'h2)) 
    i___66_carry__1_i_11
       (.I0(cdf_tl_d2[6]),
        .I1(i___0_carry__0_i_10__0_n_0),
        .O(i___66_carry__1_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'h4BB4)) 
    i___66_carry__1_i_11__0
       (.I0(i___0_carry__0_i_9__0_n_0),
        .I1(cdf_bl_d2[7]),
        .I2(\interp_bottom1_inferred__0/i___0_carry__1_n_0 ),
        .I3(\interp_bottom1_inferred__0/i___33_carry__1_n_7 ),
        .O(i___66_carry__1_i_11__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT4 #(
    .INIT(16'hD22D)) 
    i___66_carry__1_i_12
       (.I0(cdf_tl_d2[7]),
        .I1(i___0_carry__0_i_9__0_n_0),
        .I2(\interp_top1_inferred__0/i___0_carry__1_n_0 ),
        .I3(\interp_top1_inferred__0/i___33_carry__1_n_7 ),
        .O(i___66_carry__1_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT2 #(
    .INIT(4'hB)) 
    i___66_carry__1_i_12__0
       (.I0(i___0_carry__0_i_10__0_n_0),
        .I1(cdf_bl_d2[6]),
        .O(i___66_carry__1_i_12__0_n_0));
  LUT5 #(
    .INIT(32'h0002AAA8)) 
    i___66_carry__1_i_13
       (.I0(cdf_bl_d2[7]),
        .I1(wx_d2[2]),
        .I2(wx_d2[1]),
        .I3(wx_d2[0]),
        .I4(wx_d2[3]),
        .O(i___66_carry__1_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT5 #(
    .INIT(32'h0002AAA8)) 
    i___66_carry__1_i_13__0
       (.I0(cdf_tl_d2[7]),
        .I1(wx_d2[2]),
        .I2(wx_d2[1]),
        .I3(wx_d2[0]),
        .I4(wx_d2[3]),
        .O(i___66_carry__1_i_13__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h59)) 
    i___66_carry__1_i_14
       (.I0(\interp_top1_inferred__0/i___33_carry__1_n_0 ),
        .I1(cdf_tl_d2[7]),
        .I2(i___0_carry__1_i_6_n_0),
        .O(i___66_carry__1_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    i___66_carry__1_i_14__0
       (.I0(\interp_bottom1_inferred__0/i___33_carry__1_n_0 ),
        .I1(i___0_carry__1_i_6_n_0),
        .I2(cdf_bl_d2[7]),
        .O(i___66_carry__1_i_14__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h20)) 
    i___66_carry__1_i_15
       (.I0(\interp_bottom1_inferred__0/i___33_carry__1_n_5 ),
        .I1(i___0_carry__0_i_11_n_0),
        .I2(cdf_bl_d2[7]),
        .O(i___66_carry__1_i_15_n_0));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'h20)) 
    i___66_carry__1_i_15__0
       (.I0(\interp_top1_inferred__0/i___33_carry__1_n_5 ),
        .I1(i___0_carry__0_i_11_n_0),
        .I2(cdf_tl_d2[7]),
        .O(i___66_carry__1_i_15__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT2 #(
    .INIT(4'hB)) 
    i___66_carry__1_i_16
       (.I0(i___0_carry__1_i_6_n_0),
        .I1(cdf_bl_d2[6]),
        .O(i___66_carry__1_i_16_n_0));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT2 #(
    .INIT(4'hB)) 
    i___66_carry__1_i_16__0
       (.I0(i___0_carry__1_i_6_n_0),
        .I1(cdf_tl_d2[6]),
        .O(i___66_carry__1_i_16__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT2 #(
    .INIT(4'hB)) 
    i___66_carry__1_i_17
       (.I0(i___0_carry__0_i_11_n_0),
        .I1(cdf_bl_d2[6]),
        .O(i___66_carry__1_i_17_n_0));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT2 #(
    .INIT(4'hB)) 
    i___66_carry__1_i_17__0
       (.I0(i___0_carry__0_i_11_n_0),
        .I1(cdf_tl_d2[6]),
        .O(i___66_carry__1_i_17__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h7717)) 
    i___66_carry__1_i_18
       (.I0(\interp_bottom1_inferred__0/i___33_carry__0_n_4 ),
        .I1(\interp_bottom1_inferred__0/i___0_carry__1_n_5 ),
        .I2(cdf_bl_d2[7]),
        .I3(i___0_carry_i_8_n_0),
        .O(i___66_carry__1_i_18_n_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h7717)) 
    i___66_carry__1_i_18__0
       (.I0(\interp_top1_inferred__0/i___33_carry__0_n_4 ),
        .I1(\interp_top1_inferred__0/i___0_carry__1_n_5 ),
        .I2(cdf_tl_d2[7]),
        .I3(i___0_carry_i_8_n_0),
        .O(i___66_carry__1_i_18__0_n_0));
  LUT6 #(
    .INIT(64'h2020F22020202020)) 
    i___66_carry__1_i_1__0
       (.I0(cdf_tl_d2[6]),
        .I1(i___0_carry__1_i_6_n_0),
        .I2(i___66_carry__1_i_9__0_n_0),
        .I3(\interp_top1_inferred__0/i___33_carry__1_n_6 ),
        .I4(i___0_carry__0_i_10__0_n_0),
        .I5(cdf_tl_d2[7]),
        .O(i___66_carry__1_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h51045104F75D5104)) 
    i___66_carry__1_i_2
       (.I0(i___66_carry__1_i_10__0_n_0),
        .I1(cdf_bl_d2[7]),
        .I2(i___0_carry__0_i_10__0_n_0),
        .I3(\interp_bottom1_inferred__0/i___33_carry__1_n_6 ),
        .I4(cdf_bl_d2[6]),
        .I5(i___0_carry__0_i_11_n_0),
        .O(i___66_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h51045104F75D5104)) 
    i___66_carry__1_i_2__0
       (.I0(i___66_carry__1_i_10_n_0),
        .I1(cdf_tl_d2[7]),
        .I2(i___0_carry__0_i_10__0_n_0),
        .I3(\interp_top1_inferred__0/i___33_carry__1_n_6 ),
        .I4(cdf_tl_d2[6]),
        .I5(i___0_carry__0_i_11_n_0),
        .O(i___66_carry__1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'h88E80000FFFF88E8)) 
    i___66_carry__1_i_3
       (.I0(\interp_bottom1_inferred__0/i___33_carry__0_n_4 ),
        .I1(\interp_bottom1_inferred__0/i___0_carry__1_n_5 ),
        .I2(cdf_bl_d2[7]),
        .I3(i___0_carry_i_8_n_0),
        .I4(i___66_carry__1_i_11__0_n_0),
        .I5(i___66_carry__1_i_12__0_n_0),
        .O(i___66_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h88E80000FFFF88E8)) 
    i___66_carry__1_i_3__0
       (.I0(\interp_top1_inferred__0/i___33_carry__0_n_4 ),
        .I1(\interp_top1_inferred__0/i___0_carry__1_n_5 ),
        .I2(cdf_tl_d2[7]),
        .I3(i___0_carry_i_8_n_0),
        .I4(i___66_carry__1_i_11_n_0),
        .I5(i___66_carry__1_i_12_n_0),
        .O(i___66_carry__1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h7510107510757510)) 
    i___66_carry__1_i_4
       (.I0(i___66_carry__0_i_12_n_0),
        .I1(i___0_carry__0_i_9__0_n_0),
        .I2(cdf_bl_d2[6]),
        .I3(\interp_bottom1_inferred__0/i___33_carry__0_n_4 ),
        .I4(\interp_bottom1_inferred__0/i___0_carry__1_n_5 ),
        .I5(i___66_carry__1_i_13_n_0),
        .O(i___66_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'h7510107510757510)) 
    i___66_carry__1_i_4__0
       (.I0(i___66_carry__0_i_12__0_n_0),
        .I1(i___0_carry__0_i_9__0_n_0),
        .I2(cdf_tl_d2[6]),
        .I3(\interp_top1_inferred__0/i___33_carry__0_n_4 ),
        .I4(\interp_top1_inferred__0/i___0_carry__1_n_5 ),
        .I5(i___66_carry__1_i_13__0_n_0),
        .O(i___66_carry__1_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h66669699)) 
    i___66_carry__1_i_5
       (.I0(i___66_carry__1_i_1__0_n_0),
        .I1(i___66_carry__1_i_14_n_0),
        .I2(i___0_carry__1_i_7_n_0),
        .I3(cdf_tl_d2[6]),
        .I4(i___66_carry__1_i_15__0_n_0),
        .O(i___66_carry__1_i_5_n_0));
  LUT5 #(
    .INIT(32'h9A65659A)) 
    i___66_carry__1_i_5__0
       (.I0(i___66_carry__1_i_1_n_0),
        .I1(i___0_carry__1_i_7_n_0),
        .I2(cdf_bl_d2[6]),
        .I3(i___66_carry__1_i_14__0_n_0),
        .I4(i___66_carry__1_i_15_n_0),
        .O(i___66_carry__1_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h6969966969696969)) 
    i___66_carry__1_i_6
       (.I0(i___66_carry__1_i_2__0_n_0),
        .I1(i___66_carry__1_i_9__0_n_0),
        .I2(i___66_carry__1_i_16__0_n_0),
        .I3(\interp_top1_inferred__0/i___33_carry__1_n_6 ),
        .I4(i___0_carry__0_i_10__0_n_0),
        .I5(cdf_tl_d2[7]),
        .O(i___66_carry__1_i_6_n_0));
  LUT6 #(
    .INIT(64'h6969966969696969)) 
    i___66_carry__1_i_6__0
       (.I0(i___66_carry__1_i_2_n_0),
        .I1(i___66_carry__1_i_9_n_0),
        .I2(i___66_carry__1_i_16_n_0),
        .I3(\interp_bottom1_inferred__0/i___33_carry__1_n_6 ),
        .I4(i___0_carry__0_i_10__0_n_0),
        .I5(cdf_bl_d2[7]),
        .O(i___66_carry__1_i_6__0_n_0));
  LUT6 #(
    .INIT(64'h6969966996966996)) 
    i___66_carry__1_i_7
       (.I0(i___66_carry__1_i_3__0_n_0),
        .I1(i___66_carry__1_i_10_n_0),
        .I2(i___66_carry__1_i_17__0_n_0),
        .I3(cdf_tl_d2[7]),
        .I4(i___0_carry__0_i_10__0_n_0),
        .I5(\interp_top1_inferred__0/i___33_carry__1_n_6 ),
        .O(i___66_carry__1_i_7_n_0));
  LUT6 #(
    .INIT(64'h6969966996966996)) 
    i___66_carry__1_i_7__0
       (.I0(i___66_carry__1_i_3_n_0),
        .I1(i___66_carry__1_i_10__0_n_0),
        .I2(i___66_carry__1_i_17_n_0),
        .I3(cdf_bl_d2[7]),
        .I4(i___0_carry__0_i_10__0_n_0),
        .I5(\interp_bottom1_inferred__0/i___33_carry__1_n_6 ),
        .O(i___66_carry__1_i_7__0_n_0));
  LUT5 #(
    .INIT(32'h96996966)) 
    i___66_carry__1_i_8
       (.I0(i___66_carry__1_i_4__0_n_0),
        .I1(i___66_carry__1_i_18__0_n_0),
        .I2(i___0_carry__0_i_10__0_n_0),
        .I3(cdf_tl_d2[6]),
        .I4(i___66_carry__1_i_12_n_0),
        .O(i___66_carry__1_i_8_n_0));
  LUT5 #(
    .INIT(32'h66969969)) 
    i___66_carry__1_i_8__0
       (.I0(i___66_carry__1_i_4_n_0),
        .I1(i___66_carry__1_i_18_n_0),
        .I2(cdf_bl_d2[6]),
        .I3(i___0_carry__0_i_10__0_n_0),
        .I4(i___66_carry__1_i_11__0_n_0),
        .O(i___66_carry__1_i_8__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    i___66_carry__1_i_9
       (.I0(\interp_bottom1_inferred__0/i___33_carry__1_n_5 ),
        .I1(i___0_carry__0_i_11_n_0),
        .I2(cdf_bl_d2[7]),
        .O(i___66_carry__1_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h9A)) 
    i___66_carry__1_i_9__0
       (.I0(\interp_top1_inferred__0/i___33_carry__1_n_5 ),
        .I1(i___0_carry__0_i_11_n_0),
        .I2(cdf_tl_d2[7]),
        .O(i___66_carry__1_i_9__0_n_0));
  LUT6 #(
    .INIT(64'hAA1EFAFE00F0A010)) 
    i___66_carry__2_i_1
       (.I0(i___66_carry__1_i_15__0_n_0),
        .I1(cdf_tl_d2[6]),
        .I2(cdf_tl_d2[7]),
        .I3(i___0_carry__1_i_7_n_0),
        .I4(i___0_carry__1_i_6_n_0),
        .I5(\interp_top1_inferred__0/i___33_carry__1_n_0 ),
        .O(i___66_carry__2_i_1_n_0));
  LUT6 #(
    .INIT(64'hAE083FC0AE086EC4)) 
    i___66_carry__2_i_1__0
       (.I0(i___66_carry__1_i_15_n_0),
        .I1(cdf_bl_d2[7]),
        .I2(i___0_carry__1_i_6_n_0),
        .I3(\interp_bottom1_inferred__0/i___33_carry__1_n_0 ),
        .I4(i___0_carry__1_i_7_n_0),
        .I5(cdf_bl_d2[6]),
        .O(i___66_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___66_carry_i_1
       (.I0(\interp_top1_inferred__0/i___0_carry__0_n_5 ),
        .I1(\interp_top1_inferred__0/i___33_carry_n_4 ),
        .O(i___66_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___66_carry_i_1__0
       (.I0(\interp_bottom1_inferred__0/i___0_carry__0_n_5 ),
        .I1(\interp_bottom1_inferred__0/i___33_carry_n_4 ),
        .O(i___66_carry_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    i___66_carry_i_2
       (.I0(\interp_top1_inferred__0/i___33_carry_n_4 ),
        .I1(\interp_top1_inferred__0/i___0_carry__0_n_5 ),
        .I2(cdf_tl_d2[6]),
        .I3(wx_d2[0]),
        .O(i___66_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    i___66_carry_i_2__0
       (.I0(\interp_bottom1_inferred__0/i___33_carry_n_4 ),
        .I1(\interp_bottom1_inferred__0/i___0_carry__0_n_5 ),
        .I2(cdf_bl_d2[6]),
        .I3(wx_d2[0]),
        .O(i___66_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___66_carry_i_3
       (.I0(\interp_top1_inferred__0/i___0_carry__0_n_6 ),
        .I1(\interp_top1_inferred__0/i___33_carry_n_5 ),
        .O(i___66_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___66_carry_i_3__0
       (.I0(\interp_bottom1_inferred__0/i___0_carry__0_n_6 ),
        .I1(\interp_bottom1_inferred__0/i___33_carry_n_5 ),
        .O(i___66_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___66_carry_i_4
       (.I0(\interp_top1_inferred__0/i___0_carry__0_n_7 ),
        .I1(\interp_top1_inferred__0/i___33_carry_n_6 ),
        .O(i___66_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___66_carry_i_4__0
       (.I0(\interp_bottom1_inferred__0/i___0_carry__0_n_7 ),
        .I1(\interp_bottom1_inferred__0/i___33_carry_n_6 ),
        .O(i___66_carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___66_carry_i_5
       (.I0(\interp_top1_inferred__0/i___0_carry_n_4 ),
        .I1(\interp_top1_inferred__0/i___33_carry_n_7 ),
        .O(i___66_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    i___66_carry_i_5__0
       (.I0(\interp_bottom1_inferred__0/i___0_carry_n_4 ),
        .I1(\interp_bottom1_inferred__0/i___33_carry_n_7 ),
        .O(i___66_carry_i_5__0_n_0));
  CARRY4 interp_bottom0_carry
       (.CI(1'b0),
        .CO({interp_bottom0_carry_n_0,NLW_interp_bottom0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({interp_bottom0_carry_i_1_n_0,\interp_bottom1_inferred__0/i___0_carry_n_5 ,\interp_bottom1_inferred__0/i___0_carry_n_6 ,\interp_bottom1_inferred__0/i___0_carry_n_7 }),
        .O(interp_bottom0[3:0]),
        .S({interp_bottom0_carry_i_2_n_0,interp_bottom0_carry_i_3_n_0,interp_bottom0_carry_i_4_n_0,interp_bottom0_carry_i_5_n_0}));
  CARRY4 interp_bottom0_carry__0
       (.CI(interp_bottom0_carry_n_0),
        .CO({interp_bottom0_carry__0_n_0,NLW_interp_bottom0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\interp_bottom1_inferred__0/i___66_carry__0_n_7 ,\interp_bottom1_inferred__0/i___66_carry_n_4 ,\interp_bottom1_inferred__0/i___66_carry_n_5 ,\interp_bottom1_inferred__0/i___66_carry_n_6 }),
        .O(interp_bottom0[7:4]),
        .S({interp_bottom0_carry__0_i_1_n_0,interp_bottom0_carry__0_i_2_n_0,interp_bottom0_carry__0_i_3_n_0,interp_bottom0_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    interp_bottom0_carry__0_i_1
       (.I0(\interp_bottom1_inferred__0/i___66_carry__0_n_7 ),
        .I1(interp_bottom1[7]),
        .O(interp_bottom0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    interp_bottom0_carry__0_i_2
       (.I0(\interp_bottom1_inferred__0/i___66_carry_n_4 ),
        .I1(interp_bottom1[6]),
        .O(interp_bottom0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    interp_bottom0_carry__0_i_3
       (.I0(\interp_bottom1_inferred__0/i___66_carry_n_5 ),
        .I1(interp_bottom1[5]),
        .O(interp_bottom0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    interp_bottom0_carry__0_i_4
       (.I0(\interp_bottom1_inferred__0/i___66_carry_n_6 ),
        .I1(interp_bottom1[4]),
        .O(interp_bottom0_carry__0_i_4_n_0));
  CARRY4 interp_bottom0_carry__1
       (.CI(interp_bottom0_carry__0_n_0),
        .CO({interp_bottom0_carry__1_n_0,NLW_interp_bottom0_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\interp_bottom1_inferred__0/i___66_carry__1_n_7 ,\interp_bottom1_inferred__0/i___66_carry__0_n_4 ,\interp_bottom1_inferred__0/i___66_carry__0_n_5 ,\interp_bottom1_inferred__0/i___66_carry__0_n_6 }),
        .O(interp_bottom0[11:8]),
        .S({interp_bottom0_carry__1_i_1_n_0,interp_bottom0_carry__1_i_2_n_0,interp_bottom0_carry__1_i_3_n_0,interp_bottom0_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    interp_bottom0_carry__1_i_1
       (.I0(\interp_bottom1_inferred__0/i___66_carry__1_n_7 ),
        .I1(interp_bottom1[11]),
        .O(interp_bottom0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    interp_bottom0_carry__1_i_2
       (.I0(\interp_bottom1_inferred__0/i___66_carry__0_n_4 ),
        .I1(interp_bottom1[10]),
        .O(interp_bottom0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    interp_bottom0_carry__1_i_3
       (.I0(\interp_bottom1_inferred__0/i___66_carry__0_n_5 ),
        .I1(interp_bottom1[9]),
        .O(interp_bottom0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    interp_bottom0_carry__1_i_4
       (.I0(\interp_bottom1_inferred__0/i___66_carry__0_n_6 ),
        .I1(interp_bottom1[8]),
        .O(interp_bottom0_carry__1_i_4_n_0));
  CARRY4 interp_bottom0_carry__2
       (.CI(interp_bottom0_carry__1_n_0),
        .CO(NLW_interp_bottom0_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,\interp_bottom1_inferred__0/i___66_carry__1_n_4 ,\interp_bottom1_inferred__0/i___66_carry__1_n_5 ,\interp_bottom1_inferred__0/i___66_carry__1_n_6 }),
        .O(interp_bottom0[15:12]),
        .S({interp_bottom0_carry__2_i_1_n_0,interp_bottom0_carry__2_i_2_n_0,interp_bottom0_carry__2_i_3_n_0,interp_bottom0_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    interp_bottom0_carry__2_i_1
       (.I0(interp_bottom1[15]),
        .I1(\interp_bottom1_inferred__0/i___66_carry__2_n_7 ),
        .O(interp_bottom0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    interp_bottom0_carry__2_i_2
       (.I0(\interp_bottom1_inferred__0/i___66_carry__1_n_4 ),
        .I1(interp_bottom1[14]),
        .O(interp_bottom0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    interp_bottom0_carry__2_i_3
       (.I0(\interp_bottom1_inferred__0/i___66_carry__1_n_5 ),
        .I1(interp_bottom1[13]),
        .O(interp_bottom0_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    interp_bottom0_carry__2_i_4
       (.I0(\interp_bottom1_inferred__0/i___66_carry__1_n_6 ),
        .I1(interp_bottom1[12]),
        .O(interp_bottom0_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    interp_bottom0_carry_i_1
       (.I0(\interp_bottom1_inferred__0/i___0_carry_n_4 ),
        .I1(\interp_bottom1_inferred__0/i___33_carry_n_7 ),
        .O(interp_bottom0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    interp_bottom0_carry_i_2
       (.I0(\interp_bottom1_inferred__0/i___33_carry_n_7 ),
        .I1(\interp_bottom1_inferred__0/i___0_carry_n_4 ),
        .I2(interp_bottom1__30_carry_n_7),
        .I3(interp_bottom1__0_carry_n_4),
        .O(interp_bottom0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    interp_bottom0_carry_i_3
       (.I0(\interp_bottom1_inferred__0/i___0_carry_n_5 ),
        .I1(interp_bottom1[2]),
        .O(interp_bottom0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    interp_bottom0_carry_i_4
       (.I0(\interp_bottom1_inferred__0/i___0_carry_n_6 ),
        .I1(interp_bottom1[1]),
        .O(interp_bottom0_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    interp_bottom0_carry_i_5
       (.I0(\interp_bottom1_inferred__0/i___0_carry_n_7 ),
        .I1(interp_bottom1[0]),
        .O(interp_bottom0_carry_i_5_n_0));
  CARRY4 interp_bottom1__0_carry
       (.CI(1'b0),
        .CO({interp_bottom1__0_carry_n_0,NLW_interp_bottom1__0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({interp_bottom1__0_carry_i_1_n_0,interp_bottom1__0_carry_i_2_n_0,interp_bottom1__0_carry_i_3_n_0,1'b0}),
        .O({interp_bottom1__0_carry_n_4,interp_bottom1[2:0]}),
        .S({interp_bottom1__0_carry_i_4_n_0,interp_bottom1__0_carry_i_5_n_0,interp_bottom1__0_carry_i_6_n_0,interp_bottom1__0_carry_i_7_n_0}));
  CARRY4 interp_bottom1__0_carry__0
       (.CI(interp_bottom1__0_carry_n_0),
        .CO({interp_bottom1__0_carry__0_n_0,NLW_interp_bottom1__0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({interp_bottom1__0_carry__0_i_1_n_0,interp_bottom1__0_carry__0_i_2_n_0,interp_bottom1__0_carry__0_i_3_n_0,interp_bottom1__0_carry__0_i_4_n_0}),
        .O({interp_bottom1__0_carry__0_n_4,interp_bottom1__0_carry__0_n_5,interp_bottom1__0_carry__0_n_6,interp_bottom1__0_carry__0_n_7}),
        .S({interp_bottom1__0_carry__0_i_5_n_0,interp_bottom1__0_carry__0_i_6_n_0,interp_bottom1__0_carry__0_i_7_n_0,interp_bottom1__0_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    interp_bottom1__0_carry__0_i_1
       (.I0(cdf_br_d2[2]),
        .I1(wx_d2[4]),
        .I2(cdf_br_d2[1]),
        .I3(wx_d2[5]),
        .I4(wx_d2[6]),
        .I5(cdf_br_d2[0]),
        .O(interp_bottom1__0_carry__0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    interp_bottom1__0_carry__0_i_10
       (.I0(wx_d2[5]),
        .I1(cdf_br_d2[1]),
        .O(interp_bottom1__0_carry__0_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    interp_bottom1__0_carry__0_i_11
       (.I0(wx_d2[4]),
        .I1(cdf_br_d2[1]),
        .O(interp_bottom1__0_carry__0_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    interp_bottom1__0_carry__0_i_12
       (.I0(wx_d2[3]),
        .I1(cdf_br_d2[1]),
        .O(interp_bottom1__0_carry__0_i_12_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    interp_bottom1__0_carry__0_i_2
       (.I0(cdf_br_d2[2]),
        .I1(wx_d2[3]),
        .I2(cdf_br_d2[1]),
        .I3(wx_d2[4]),
        .I4(wx_d2[5]),
        .I5(cdf_br_d2[0]),
        .O(interp_bottom1__0_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    interp_bottom1__0_carry__0_i_3
       (.I0(cdf_br_d2[2]),
        .I1(wx_d2[2]),
        .I2(cdf_br_d2[1]),
        .I3(wx_d2[3]),
        .I4(wx_d2[4]),
        .I5(cdf_br_d2[0]),
        .O(interp_bottom1__0_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    interp_bottom1__0_carry__0_i_4
       (.I0(cdf_br_d2[2]),
        .I1(wx_d2[1]),
        .I2(cdf_br_d2[1]),
        .I3(wx_d2[2]),
        .I4(wx_d2[3]),
        .I5(cdf_br_d2[0]),
        .O(interp_bottom1__0_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    interp_bottom1__0_carry__0_i_5
       (.I0(interp_bottom1__0_carry__0_i_1_n_0),
        .I1(cdf_br_d2[2]),
        .I2(wx_d2[5]),
        .I3(interp_bottom1__0_carry__0_i_9_n_0),
        .I4(wx_d2[7]),
        .I5(cdf_br_d2[0]),
        .O(interp_bottom1__0_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    interp_bottom1__0_carry__0_i_6
       (.I0(interp_bottom1__0_carry__0_i_2_n_0),
        .I1(cdf_br_d2[2]),
        .I2(wx_d2[4]),
        .I3(interp_bottom1__0_carry__0_i_10_n_0),
        .I4(wx_d2[6]),
        .I5(cdf_br_d2[0]),
        .O(interp_bottom1__0_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    interp_bottom1__0_carry__0_i_7
       (.I0(interp_bottom1__0_carry__0_i_3_n_0),
        .I1(cdf_br_d2[2]),
        .I2(wx_d2[3]),
        .I3(interp_bottom1__0_carry__0_i_11_n_0),
        .I4(wx_d2[5]),
        .I5(cdf_br_d2[0]),
        .O(interp_bottom1__0_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    interp_bottom1__0_carry__0_i_8
       (.I0(interp_bottom1__0_carry__0_i_4_n_0),
        .I1(cdf_br_d2[2]),
        .I2(wx_d2[2]),
        .I3(interp_bottom1__0_carry__0_i_12_n_0),
        .I4(wx_d2[4]),
        .I5(cdf_br_d2[0]),
        .O(interp_bottom1__0_carry__0_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    interp_bottom1__0_carry__0_i_9
       (.I0(wx_d2[6]),
        .I1(cdf_br_d2[1]),
        .O(interp_bottom1__0_carry__0_i_9_n_0));
  CARRY4 interp_bottom1__0_carry__1
       (.CI(interp_bottom1__0_carry__0_n_0),
        .CO({NLW_interp_bottom1__0_carry__1_CO_UNCONNECTED[3],interp_bottom1__0_carry__1_n_1,NLW_interp_bottom1__0_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,interp_bottom1__0_carry__1_i_1_n_0,interp_bottom1__0_carry__1_i_2_n_0}),
        .O({NLW_interp_bottom1__0_carry__1_O_UNCONNECTED[3:2],interp_bottom1__0_carry__1_n_6,interp_bottom1__0_carry__1_n_7}),
        .S({1'b0,1'b1,interp_bottom1__0_carry__1_i_3_n_0,interp_bottom1__0_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    interp_bottom1__0_carry__1_i_1
       (.I0(wx_d2[7]),
        .I1(cdf_br_d2[2]),
        .O(interp_bottom1__0_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    interp_bottom1__0_carry__1_i_2
       (.I0(cdf_br_d2[2]),
        .I1(wx_d2[5]),
        .I2(cdf_br_d2[1]),
        .I3(wx_d2[6]),
        .I4(wx_d2[7]),
        .I5(cdf_br_d2[0]),
        .O(interp_bottom1__0_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    interp_bottom1__0_carry__1_i_3
       (.I0(wx_d2[6]),
        .I1(cdf_br_d2[1]),
        .I2(cdf_br_d2[2]),
        .I3(wx_d2[7]),
        .O(interp_bottom1__0_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'hE37F70805000F000)) 
    interp_bottom1__0_carry__1_i_4
       (.I0(cdf_br_d2[0]),
        .I1(wx_d2[5]),
        .I2(wx_d2[7]),
        .I3(cdf_br_d2[1]),
        .I4(wx_d2[6]),
        .I5(cdf_br_d2[2]),
        .O(interp_bottom1__0_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    interp_bottom1__0_carry_i_1
       (.I0(cdf_br_d2[0]),
        .I1(wx_d2[3]),
        .I2(wx_d2[2]),
        .I3(cdf_br_d2[1]),
        .I4(wx_d2[1]),
        .I5(cdf_br_d2[2]),
        .O(interp_bottom1__0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    interp_bottom1__0_carry_i_2
       (.I0(cdf_br_d2[1]),
        .I1(wx_d2[1]),
        .I2(cdf_br_d2[2]),
        .I3(wx_d2[0]),
        .O(interp_bottom1__0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    interp_bottom1__0_carry_i_3
       (.I0(wx_d2[0]),
        .I1(cdf_br_d2[1]),
        .O(interp_bottom1__0_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h6A953F3F6A6AC0C0)) 
    interp_bottom1__0_carry_i_4
       (.I0(wx_d2[2]),
        .I1(wx_d2[3]),
        .I2(cdf_br_d2[0]),
        .I3(wx_d2[0]),
        .I4(cdf_br_d2[1]),
        .I5(interp_bottom1__0_carry_i_8_n_0),
        .O(interp_bottom1__0_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    interp_bottom1__0_carry_i_5
       (.I0(wx_d2[0]),
        .I1(cdf_br_d2[2]),
        .I2(wx_d2[1]),
        .I3(cdf_br_d2[1]),
        .I4(cdf_br_d2[0]),
        .I5(wx_d2[2]),
        .O(interp_bottom1__0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    interp_bottom1__0_carry_i_6
       (.I0(cdf_br_d2[0]),
        .I1(wx_d2[1]),
        .I2(cdf_br_d2[1]),
        .I3(wx_d2[0]),
        .O(interp_bottom1__0_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    interp_bottom1__0_carry_i_7
       (.I0(wx_d2[0]),
        .I1(cdf_br_d2[0]),
        .O(interp_bottom1__0_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    interp_bottom1__0_carry_i_8
       (.I0(wx_d2[1]),
        .I1(cdf_br_d2[2]),
        .O(interp_bottom1__0_carry_i_8_n_0));
  CARRY4 interp_bottom1__30_carry
       (.CI(1'b0),
        .CO({interp_bottom1__30_carry_n_0,NLW_interp_bottom1__30_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({interp_bottom1__30_carry_i_1_n_0,interp_bottom1__30_carry_i_2_n_0,interp_bottom1__30_carry_i_3_n_0,1'b0}),
        .O({interp_bottom1__30_carry_n_4,interp_bottom1__30_carry_n_5,interp_bottom1__30_carry_n_6,interp_bottom1__30_carry_n_7}),
        .S({interp_bottom1__30_carry_i_4_n_0,interp_bottom1__30_carry_i_5_n_0,interp_bottom1__30_carry_i_6_n_0,interp_bottom1__30_carry_i_7_n_0}));
  CARRY4 interp_bottom1__30_carry__0
       (.CI(interp_bottom1__30_carry_n_0),
        .CO({interp_bottom1__30_carry__0_n_0,NLW_interp_bottom1__30_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({interp_bottom1__30_carry__0_i_1_n_0,interp_bottom1__30_carry__0_i_2_n_0,interp_bottom1__30_carry__0_i_3_n_0,interp_bottom1__30_carry__0_i_4_n_0}),
        .O({interp_bottom1__30_carry__0_n_4,interp_bottom1__30_carry__0_n_5,interp_bottom1__30_carry__0_n_6,interp_bottom1__30_carry__0_n_7}),
        .S({interp_bottom1__30_carry__0_i_5_n_0,interp_bottom1__30_carry__0_i_6_n_0,interp_bottom1__30_carry__0_i_7_n_0,interp_bottom1__30_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    interp_bottom1__30_carry__0_i_1
       (.I0(cdf_br_d2[5]),
        .I1(wx_d2[4]),
        .I2(cdf_br_d2[4]),
        .I3(wx_d2[5]),
        .I4(wx_d2[6]),
        .I5(cdf_br_d2[3]),
        .O(interp_bottom1__30_carry__0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT2 #(
    .INIT(4'h8)) 
    interp_bottom1__30_carry__0_i_10
       (.I0(wx_d2[5]),
        .I1(cdf_br_d2[4]),
        .O(interp_bottom1__30_carry__0_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    interp_bottom1__30_carry__0_i_11
       (.I0(wx_d2[4]),
        .I1(cdf_br_d2[4]),
        .O(interp_bottom1__30_carry__0_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT2 #(
    .INIT(4'h8)) 
    interp_bottom1__30_carry__0_i_12
       (.I0(wx_d2[3]),
        .I1(cdf_br_d2[4]),
        .O(interp_bottom1__30_carry__0_i_12_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    interp_bottom1__30_carry__0_i_2
       (.I0(cdf_br_d2[5]),
        .I1(wx_d2[3]),
        .I2(cdf_br_d2[4]),
        .I3(wx_d2[4]),
        .I4(wx_d2[5]),
        .I5(cdf_br_d2[3]),
        .O(interp_bottom1__30_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    interp_bottom1__30_carry__0_i_3
       (.I0(cdf_br_d2[5]),
        .I1(wx_d2[2]),
        .I2(cdf_br_d2[4]),
        .I3(wx_d2[3]),
        .I4(wx_d2[4]),
        .I5(cdf_br_d2[3]),
        .O(interp_bottom1__30_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    interp_bottom1__30_carry__0_i_4
       (.I0(cdf_br_d2[5]),
        .I1(wx_d2[1]),
        .I2(cdf_br_d2[4]),
        .I3(wx_d2[2]),
        .I4(wx_d2[3]),
        .I5(cdf_br_d2[3]),
        .O(interp_bottom1__30_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    interp_bottom1__30_carry__0_i_5
       (.I0(interp_bottom1__30_carry__0_i_1_n_0),
        .I1(cdf_br_d2[5]),
        .I2(wx_d2[5]),
        .I3(interp_bottom1__30_carry__0_i_9_n_0),
        .I4(wx_d2[7]),
        .I5(cdf_br_d2[3]),
        .O(interp_bottom1__30_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    interp_bottom1__30_carry__0_i_6
       (.I0(interp_bottom1__30_carry__0_i_2_n_0),
        .I1(cdf_br_d2[5]),
        .I2(wx_d2[4]),
        .I3(interp_bottom1__30_carry__0_i_10_n_0),
        .I4(wx_d2[6]),
        .I5(cdf_br_d2[3]),
        .O(interp_bottom1__30_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    interp_bottom1__30_carry__0_i_7
       (.I0(interp_bottom1__30_carry__0_i_3_n_0),
        .I1(cdf_br_d2[5]),
        .I2(wx_d2[3]),
        .I3(interp_bottom1__30_carry__0_i_11_n_0),
        .I4(wx_d2[5]),
        .I5(cdf_br_d2[3]),
        .O(interp_bottom1__30_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    interp_bottom1__30_carry__0_i_8
       (.I0(interp_bottom1__30_carry__0_i_4_n_0),
        .I1(cdf_br_d2[5]),
        .I2(wx_d2[2]),
        .I3(interp_bottom1__30_carry__0_i_12_n_0),
        .I4(wx_d2[4]),
        .I5(cdf_br_d2[3]),
        .O(interp_bottom1__30_carry__0_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    interp_bottom1__30_carry__0_i_9
       (.I0(wx_d2[6]),
        .I1(cdf_br_d2[4]),
        .O(interp_bottom1__30_carry__0_i_9_n_0));
  CARRY4 interp_bottom1__30_carry__1
       (.CI(interp_bottom1__30_carry__0_n_0),
        .CO({NLW_interp_bottom1__30_carry__1_CO_UNCONNECTED[3],interp_bottom1__30_carry__1_n_1,NLW_interp_bottom1__30_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,interp_bottom1__30_carry__1_i_1_n_0,interp_bottom1__30_carry__1_i_2_n_0}),
        .O({NLW_interp_bottom1__30_carry__1_O_UNCONNECTED[3:2],interp_bottom1__30_carry__1_n_6,interp_bottom1__30_carry__1_n_7}),
        .S({1'b0,1'b1,interp_bottom1__30_carry__1_i_3_n_0,interp_bottom1__30_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    interp_bottom1__30_carry__1_i_1
       (.I0(wx_d2[7]),
        .I1(cdf_br_d2[5]),
        .O(interp_bottom1__30_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    interp_bottom1__30_carry__1_i_2
       (.I0(cdf_br_d2[5]),
        .I1(wx_d2[5]),
        .I2(cdf_br_d2[4]),
        .I3(wx_d2[6]),
        .I4(wx_d2[7]),
        .I5(cdf_br_d2[3]),
        .O(interp_bottom1__30_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    interp_bottom1__30_carry__1_i_3
       (.I0(wx_d2[6]),
        .I1(cdf_br_d2[4]),
        .I2(cdf_br_d2[5]),
        .I3(wx_d2[7]),
        .O(interp_bottom1__30_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'hE37F70805000F000)) 
    interp_bottom1__30_carry__1_i_4
       (.I0(cdf_br_d2[3]),
        .I1(wx_d2[5]),
        .I2(wx_d2[7]),
        .I3(cdf_br_d2[4]),
        .I4(wx_d2[6]),
        .I5(cdf_br_d2[5]),
        .O(interp_bottom1__30_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    interp_bottom1__30_carry_i_1
       (.I0(cdf_br_d2[3]),
        .I1(wx_d2[3]),
        .I2(wx_d2[2]),
        .I3(cdf_br_d2[4]),
        .I4(wx_d2[1]),
        .I5(cdf_br_d2[5]),
        .O(interp_bottom1__30_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    interp_bottom1__30_carry_i_2
       (.I0(cdf_br_d2[4]),
        .I1(wx_d2[1]),
        .I2(cdf_br_d2[5]),
        .I3(wx_d2[0]),
        .O(interp_bottom1__30_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    interp_bottom1__30_carry_i_3
       (.I0(wx_d2[0]),
        .I1(cdf_br_d2[4]),
        .O(interp_bottom1__30_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h6A953F3F6A6AC0C0)) 
    interp_bottom1__30_carry_i_4
       (.I0(wx_d2[2]),
        .I1(wx_d2[3]),
        .I2(cdf_br_d2[3]),
        .I3(wx_d2[0]),
        .I4(cdf_br_d2[4]),
        .I5(interp_bottom1__30_carry_i_8_n_0),
        .O(interp_bottom1__30_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    interp_bottom1__30_carry_i_5
       (.I0(wx_d2[0]),
        .I1(cdf_br_d2[5]),
        .I2(wx_d2[1]),
        .I3(cdf_br_d2[4]),
        .I4(cdf_br_d2[3]),
        .I5(wx_d2[2]),
        .O(interp_bottom1__30_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    interp_bottom1__30_carry_i_6
       (.I0(cdf_br_d2[3]),
        .I1(wx_d2[1]),
        .I2(cdf_br_d2[4]),
        .I3(wx_d2[0]),
        .O(interp_bottom1__30_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    interp_bottom1__30_carry_i_7
       (.I0(wx_d2[0]),
        .I1(cdf_br_d2[3]),
        .O(interp_bottom1__30_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT2 #(
    .INIT(4'h8)) 
    interp_bottom1__30_carry_i_8
       (.I0(wx_d2[1]),
        .I1(cdf_br_d2[5]),
        .O(interp_bottom1__30_carry_i_8_n_0));
  CARRY4 interp_bottom1__60_carry
       (.CI(1'b0),
        .CO({interp_bottom1__60_carry_n_0,NLW_interp_bottom1__60_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({interp_bottom1__60_carry_i_1_n_0,interp_bottom1__0_carry__0_n_6,interp_bottom1__0_carry__0_n_7,interp_bottom1__0_carry_n_4}),
        .O({interp_bottom1[6:4],NLW_interp_bottom1__60_carry_O_UNCONNECTED[0]}),
        .S({interp_bottom1__60_carry_i_2_n_0,interp_bottom1__60_carry_i_3_n_0,interp_bottom1__60_carry_i_4_n_0,interp_bottom1[3]}));
  CARRY4 interp_bottom1__60_carry__0
       (.CI(interp_bottom1__60_carry_n_0),
        .CO({interp_bottom1__60_carry__0_n_0,NLW_interp_bottom1__60_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({interp_bottom1__60_carry__0_i_1_n_0,interp_bottom1__60_carry__0_i_2_n_0,interp_bottom1__60_carry__0_i_3_n_0,interp_bottom1__60_carry__0_i_4_n_0}),
        .O(interp_bottom1[10:7]),
        .S({interp_bottom1__60_carry__0_i_5_n_0,interp_bottom1__60_carry__0_i_6_n_0,interp_bottom1__60_carry__0_i_7_n_0,interp_bottom1__60_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'hD540)) 
    interp_bottom1__60_carry__0_i_1
       (.I0(interp_bottom1__60_carry__0_i_9_n_0),
        .I1(cdf_br_d2[6]),
        .I2(wx_d2[3]),
        .I3(interp_bottom1__60_carry__0_i_10_n_0),
        .O(interp_bottom1__60_carry__0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    interp_bottom1__60_carry__0_i_10
       (.I0(cdf_br_d2[7]),
        .I1(wx_d2[2]),
        .I2(interp_bottom1__0_carry__1_n_6),
        .I3(interp_bottom1__30_carry__0_n_5),
        .O(interp_bottom1__60_carry__0_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    interp_bottom1__60_carry__0_i_11
       (.I0(cdf_br_d2[7]),
        .I1(wx_d2[1]),
        .I2(interp_bottom1__0_carry__1_n_7),
        .I3(interp_bottom1__30_carry__0_n_6),
        .O(interp_bottom1__60_carry__0_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'h1777)) 
    interp_bottom1__60_carry__0_i_12
       (.I0(interp_bottom1__30_carry__0_n_5),
        .I1(interp_bottom1__0_carry__1_n_6),
        .I2(wx_d2[2]),
        .I3(cdf_br_d2[7]),
        .O(interp_bottom1__60_carry__0_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    interp_bottom1__60_carry__0_i_13
       (.I0(cdf_br_d2[7]),
        .I1(wx_d2[3]),
        .I2(interp_bottom1__0_carry__1_n_1),
        .I3(interp_bottom1__30_carry__0_n_4),
        .O(interp_bottom1__60_carry__0_i_13_n_0));
  LUT6 #(
    .INIT(64'hA880808080808080)) 
    interp_bottom1__60_carry__0_i_2
       (.I0(cdf_br_d2[6]),
        .I1(wx_d2[2]),
        .I2(interp_bottom1__60_carry__0_i_11_n_0),
        .I3(wx_d2[1]),
        .I4(interp_bottom1__30_carry_n_4),
        .I5(interp_bottom1__0_carry__0_n_5),
        .O(interp_bottom1__60_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h807F7F80FF00FF00)) 
    interp_bottom1__60_carry__0_i_3
       (.I0(interp_bottom1__0_carry__0_n_5),
        .I1(interp_bottom1__30_carry_n_4),
        .I2(wx_d2[1]),
        .I3(interp_bottom1__60_carry__0_i_11_n_0),
        .I4(wx_d2[2]),
        .I5(cdf_br_d2[6]),
        .O(interp_bottom1__60_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    interp_bottom1__60_carry__0_i_4
       (.I0(cdf_br_d2[7]),
        .I1(wx_d2[0]),
        .I2(interp_bottom1__0_carry__0_n_4),
        .I3(interp_bottom1__30_carry__0_n_7),
        .O(interp_bottom1__60_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'h96696969)) 
    interp_bottom1__60_carry__0_i_5
       (.I0(interp_bottom1__60_carry__0_i_1_n_0),
        .I1(interp_bottom1__60_carry__0_i_12_n_0),
        .I2(interp_bottom1__60_carry__0_i_13_n_0),
        .I3(wx_d2[4]),
        .I4(cdf_br_d2[6]),
        .O(interp_bottom1__60_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h96696969)) 
    interp_bottom1__60_carry__0_i_6
       (.I0(interp_bottom1__60_carry__0_i_2_n_0),
        .I1(interp_bottom1__60_carry__0_i_9_n_0),
        .I2(interp_bottom1__60_carry__0_i_10_n_0),
        .I3(wx_d2[3]),
        .I4(cdf_br_d2[6]),
        .O(interp_bottom1__60_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h556A6AAA)) 
    interp_bottom1__60_carry__0_i_7
       (.I0(interp_bottom1__60_carry__0_i_3_n_0),
        .I1(cdf_br_d2[7]),
        .I2(wx_d2[0]),
        .I3(interp_bottom1__0_carry__0_n_4),
        .I4(interp_bottom1__30_carry__0_n_7),
        .O(interp_bottom1__60_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    interp_bottom1__60_carry__0_i_8
       (.I0(interp_bottom1__60_carry__0_i_4_n_0),
        .I1(interp_bottom1__0_carry__0_n_5),
        .I2(interp_bottom1__30_carry_n_4),
        .I3(wx_d2[1]),
        .I4(cdf_br_d2[6]),
        .O(interp_bottom1__60_carry__0_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT4 #(
    .INIT(16'h1777)) 
    interp_bottom1__60_carry__0_i_9
       (.I0(interp_bottom1__30_carry__0_n_6),
        .I1(interp_bottom1__0_carry__1_n_7),
        .I2(wx_d2[1]),
        .I3(cdf_br_d2[7]),
        .O(interp_bottom1__60_carry__0_i_9_n_0));
  CARRY4 interp_bottom1__60_carry__1
       (.CI(interp_bottom1__60_carry__0_n_0),
        .CO({interp_bottom1__60_carry__1_n_0,NLW_interp_bottom1__60_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({interp_bottom1__60_carry__1_i_1_n_0,interp_bottom1__60_carry__1_i_2_n_0,interp_bottom1__60_carry__1_i_3_n_0,interp_bottom1__60_carry__1_i_4_n_0}),
        .O(interp_bottom1[14:11]),
        .S({interp_bottom1__60_carry__1_i_5_n_0,interp_bottom1__60_carry__1_i_6_n_0,interp_bottom1__60_carry__1_i_7_n_0,interp_bottom1__60_carry__1_i_8_n_0}));
  LUT6 #(
    .INIT(64'hB300FF80CC808000)) 
    interp_bottom1__60_carry__1_i_1
       (.I0(interp_bottom1__30_carry__1_n_6),
        .I1(cdf_br_d2[7]),
        .I2(wx_d2[5]),
        .I3(interp_bottom1__60_carry__1_i_9_n_0),
        .I4(wx_d2[6]),
        .I5(interp_bottom1__30_carry__1_n_1),
        .O(interp_bottom1__60_carry__1_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT2 #(
    .INIT(4'h8)) 
    interp_bottom1__60_carry__1_i_10
       (.I0(wx_d2[6]),
        .I1(cdf_br_d2[6]),
        .O(interp_bottom1__60_carry__1_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h1777)) 
    interp_bottom1__60_carry__1_i_11
       (.I0(interp_bottom1__30_carry__0_n_4),
        .I1(interp_bottom1__0_carry__1_n_1),
        .I2(wx_d2[3]),
        .I3(cdf_br_d2[7]),
        .O(interp_bottom1__60_carry__1_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h80)) 
    interp_bottom1__60_carry__1_i_12
       (.I0(interp_bottom1__30_carry__1_n_6),
        .I1(cdf_br_d2[7]),
        .I2(wx_d2[5]),
        .O(interp_bottom1__60_carry__1_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    interp_bottom1__60_carry__1_i_13
       (.I0(interp_bottom1__30_carry__1_n_1),
        .I1(cdf_br_d2[7]),
        .I2(wx_d2[6]),
        .O(interp_bottom1__60_carry__1_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    interp_bottom1__60_carry__1_i_14
       (.I0(interp_bottom1__30_carry__1_n_6),
        .I1(cdf_br_d2[7]),
        .I2(wx_d2[5]),
        .O(interp_bottom1__60_carry__1_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    interp_bottom1__60_carry__1_i_15
       (.I0(interp_bottom1__30_carry__1_n_7),
        .I1(cdf_br_d2[7]),
        .I2(wx_d2[4]),
        .O(interp_bottom1__60_carry__1_i_15_n_0));
  LUT6 #(
    .INIT(64'hBAE02A802A802A80)) 
    interp_bottom1__60_carry__1_i_2
       (.I0(interp_bottom1__60_carry__1_i_10_n_0),
        .I1(wx_d2[5]),
        .I2(cdf_br_d2[7]),
        .I3(interp_bottom1__30_carry__1_n_6),
        .I4(interp_bottom1__30_carry__1_n_7),
        .I5(wx_d2[4]),
        .O(interp_bottom1__60_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h40D5D5D5D5404040)) 
    interp_bottom1__60_carry__1_i_3
       (.I0(interp_bottom1__60_carry__1_i_11_n_0),
        .I1(cdf_br_d2[6]),
        .I2(wx_d2[5]),
        .I3(wx_d2[4]),
        .I4(cdf_br_d2[7]),
        .I5(interp_bottom1__30_carry__1_n_7),
        .O(interp_bottom1__60_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'hD540)) 
    interp_bottom1__60_carry__1_i_4
       (.I0(interp_bottom1__60_carry__0_i_12_n_0),
        .I1(cdf_br_d2[6]),
        .I2(wx_d2[4]),
        .I3(interp_bottom1__60_carry__0_i_13_n_0),
        .O(interp_bottom1__60_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'h8FEC1C801CEC7080)) 
    interp_bottom1__60_carry__1_i_5
       (.I0(cdf_br_d2[6]),
        .I1(interp_bottom1__60_carry__1_i_12_n_0),
        .I2(wx_d2[7]),
        .I3(cdf_br_d2[7]),
        .I4(interp_bottom1__30_carry__1_n_1),
        .I5(wx_d2[6]),
        .O(interp_bottom1__60_carry__1_i_5_n_0));
  LUT6 #(
    .INIT(64'h6996969696969696)) 
    interp_bottom1__60_carry__1_i_6
       (.I0(interp_bottom1__60_carry__1_i_2_n_0),
        .I1(interp_bottom1__60_carry__1_i_9_n_0),
        .I2(interp_bottom1__60_carry__1_i_13_n_0),
        .I3(interp_bottom1__30_carry__1_n_6),
        .I4(cdf_br_d2[7]),
        .I5(wx_d2[5]),
        .O(interp_bottom1__60_carry__1_i_6_n_0));
  LUT6 #(
    .INIT(64'h6996969696969696)) 
    interp_bottom1__60_carry__1_i_7
       (.I0(interp_bottom1__60_carry__1_i_3_n_0),
        .I1(interp_bottom1__60_carry__1_i_10_n_0),
        .I2(interp_bottom1__60_carry__1_i_14_n_0),
        .I3(interp_bottom1__30_carry__1_n_7),
        .I4(cdf_br_d2[7]),
        .I5(wx_d2[4]),
        .O(interp_bottom1__60_carry__1_i_7_n_0));
  LUT5 #(
    .INIT(32'h96696969)) 
    interp_bottom1__60_carry__1_i_8
       (.I0(interp_bottom1__60_carry__1_i_4_n_0),
        .I1(interp_bottom1__60_carry__1_i_11_n_0),
        .I2(interp_bottom1__60_carry__1_i_15_n_0),
        .I3(wx_d2[5]),
        .I4(cdf_br_d2[6]),
        .O(interp_bottom1__60_carry__1_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    interp_bottom1__60_carry__1_i_9
       (.I0(wx_d2[7]),
        .I1(cdf_br_d2[6]),
        .O(interp_bottom1__60_carry__1_i_9_n_0));
  CARRY4 interp_bottom1__60_carry__2
       (.CI(interp_bottom1__60_carry__1_n_0),
        .CO(NLW_interp_bottom1__60_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_interp_bottom1__60_carry__2_O_UNCONNECTED[3:1],interp_bottom1[15]}),
        .S({1'b0,1'b0,1'b0,interp_bottom1__60_carry__2_i_1_n_0}));
  LUT4 #(
    .INIT(16'h8000)) 
    interp_bottom1__60_carry__2_i_1
       (.I0(wx_d2[7]),
        .I1(wx_d2[6]),
        .I2(cdf_br_d2[7]),
        .I3(interp_bottom1__30_carry__1_n_1),
        .O(interp_bottom1__60_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    interp_bottom1__60_carry_i_1
       (.I0(interp_bottom1__0_carry__0_n_5),
        .I1(interp_bottom1__30_carry_n_4),
        .O(interp_bottom1__60_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    interp_bottom1__60_carry_i_2
       (.I0(interp_bottom1__30_carry_n_4),
        .I1(interp_bottom1__0_carry__0_n_5),
        .I2(cdf_br_d2[6]),
        .I3(wx_d2[0]),
        .O(interp_bottom1__60_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    interp_bottom1__60_carry_i_3
       (.I0(interp_bottom1__0_carry__0_n_6),
        .I1(interp_bottom1__30_carry_n_5),
        .O(interp_bottom1__60_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    interp_bottom1__60_carry_i_4
       (.I0(interp_bottom1__0_carry__0_n_7),
        .I1(interp_bottom1__30_carry_n_6),
        .O(interp_bottom1__60_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    interp_bottom1__60_carry_i_5
       (.I0(interp_bottom1__0_carry_n_4),
        .I1(interp_bottom1__30_carry_n_7),
        .O(interp_bottom1[3]));
  CARRY4 \interp_bottom1_inferred__0/i___0_carry 
       (.CI(1'b0),
        .CO({\interp_bottom1_inferred__0/i___0_carry_n_0 ,\NLW_interp_bottom1_inferred__0/i___0_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i___0_carry_i_1_n_0,i___0_carry_i_2__0_n_0,i___0_carry_i_3__0_n_0,1'b0}),
        .O({\interp_bottom1_inferred__0/i___0_carry_n_4 ,\interp_bottom1_inferred__0/i___0_carry_n_5 ,\interp_bottom1_inferred__0/i___0_carry_n_6 ,\interp_bottom1_inferred__0/i___0_carry_n_7 }),
        .S({i___0_carry_i_4__0_n_0,i___0_carry_i_5__0_n_0,i___0_carry_i_6__0_n_0,i___0_carry_i_7__0_n_0}));
  CARRY4 \interp_bottom1_inferred__0/i___0_carry__0 
       (.CI(\interp_bottom1_inferred__0/i___0_carry_n_0 ),
        .CO({\interp_bottom1_inferred__0/i___0_carry__0_n_0 ,\NLW_interp_bottom1_inferred__0/i___0_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i___0_carry__0_i_1_n_0,i___0_carry__0_i_2_n_0,i___0_carry__0_i_3_n_0,i___0_carry__0_i_4_n_0}),
        .O({\interp_bottom1_inferred__0/i___0_carry__0_n_4 ,\interp_bottom1_inferred__0/i___0_carry__0_n_5 ,\interp_bottom1_inferred__0/i___0_carry__0_n_6 ,\interp_bottom1_inferred__0/i___0_carry__0_n_7 }),
        .S({i___0_carry__0_i_5__0_n_0,i___0_carry__0_i_6__0_n_0,i___0_carry__0_i_7__0_n_0,i___0_carry__0_i_8__0_n_0}));
  CARRY4 \interp_bottom1_inferred__0/i___0_carry__1 
       (.CI(\interp_bottom1_inferred__0/i___0_carry__0_n_0 ),
        .CO({\interp_bottom1_inferred__0/i___0_carry__1_n_0 ,\NLW_interp_bottom1_inferred__0/i___0_carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i___0_carry__1_i_1_n_0,i___0_carry__1_i_2__0_n_0}),
        .O({\NLW_interp_bottom1_inferred__0/i___0_carry__1_O_UNCONNECTED [3],\interp_bottom1_inferred__0/i___0_carry__1_n_5 ,\interp_bottom1_inferred__0/i___0_carry__1_n_6 ,\interp_bottom1_inferred__0/i___0_carry__1_n_7 }),
        .S({1'b1,i___0_carry__1_i_3_n_0,i___0_carry__1_i_4__0_n_0,i___0_carry__1_i_5__0_n_0}));
  CARRY4 \interp_bottom1_inferred__0/i___33_carry 
       (.CI(1'b0),
        .CO({\interp_bottom1_inferred__0/i___33_carry_n_0 ,\NLW_interp_bottom1_inferred__0/i___33_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i___33_carry_i_1_n_0,i___33_carry_i_2__0_n_0,i___33_carry_i_3__0_n_0,1'b0}),
        .O({\interp_bottom1_inferred__0/i___33_carry_n_4 ,\interp_bottom1_inferred__0/i___33_carry_n_5 ,\interp_bottom1_inferred__0/i___33_carry_n_6 ,\interp_bottom1_inferred__0/i___33_carry_n_7 }),
        .S({i___33_carry_i_4__0_n_0,i___33_carry_i_5__0_n_0,i___33_carry_i_6__0_n_0,i___33_carry_i_7__0_n_0}));
  CARRY4 \interp_bottom1_inferred__0/i___33_carry__0 
       (.CI(\interp_bottom1_inferred__0/i___33_carry_n_0 ),
        .CO({\interp_bottom1_inferred__0/i___33_carry__0_n_0 ,\NLW_interp_bottom1_inferred__0/i___33_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i___33_carry__0_i_1_n_0,i___33_carry__0_i_2_n_0,i___33_carry__0_i_3_n_0,i___33_carry__0_i_4_n_0}),
        .O({\interp_bottom1_inferred__0/i___33_carry__0_n_4 ,\interp_bottom1_inferred__0/i___33_carry__0_n_5 ,\interp_bottom1_inferred__0/i___33_carry__0_n_6 ,\interp_bottom1_inferred__0/i___33_carry__0_n_7 }),
        .S({i___33_carry__0_i_5__0_n_0,i___33_carry__0_i_6__0_n_0,i___33_carry__0_i_7__0_n_0,i___33_carry__0_i_8__0_n_0}));
  CARRY4 \interp_bottom1_inferred__0/i___33_carry__1 
       (.CI(\interp_bottom1_inferred__0/i___33_carry__0_n_0 ),
        .CO({\interp_bottom1_inferred__0/i___33_carry__1_n_0 ,\NLW_interp_bottom1_inferred__0/i___33_carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i___33_carry__1_i_1_n_0,i___33_carry__1_i_2_n_0}),
        .O({\NLW_interp_bottom1_inferred__0/i___33_carry__1_O_UNCONNECTED [3],\interp_bottom1_inferred__0/i___33_carry__1_n_5 ,\interp_bottom1_inferred__0/i___33_carry__1_n_6 ,\interp_bottom1_inferred__0/i___33_carry__1_n_7 }),
        .S({1'b1,i___33_carry__1_i_3_n_0,i___33_carry__1_i_4__0_n_0,i___33_carry__1_i_5__0_n_0}));
  CARRY4 \interp_bottom1_inferred__0/i___66_carry 
       (.CI(1'b0),
        .CO({\interp_bottom1_inferred__0/i___66_carry_n_0 ,\NLW_interp_bottom1_inferred__0/i___66_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i___66_carry_i_1__0_n_0,\interp_bottom1_inferred__0/i___0_carry__0_n_6 ,\interp_bottom1_inferred__0/i___0_carry__0_n_7 ,\interp_bottom1_inferred__0/i___0_carry_n_4 }),
        .O({\interp_bottom1_inferred__0/i___66_carry_n_4 ,\interp_bottom1_inferred__0/i___66_carry_n_5 ,\interp_bottom1_inferred__0/i___66_carry_n_6 ,\NLW_interp_bottom1_inferred__0/i___66_carry_O_UNCONNECTED [0]}),
        .S({i___66_carry_i_2__0_n_0,i___66_carry_i_3__0_n_0,i___66_carry_i_4__0_n_0,i___66_carry_i_5__0_n_0}));
  CARRY4 \interp_bottom1_inferred__0/i___66_carry__0 
       (.CI(\interp_bottom1_inferred__0/i___66_carry_n_0 ),
        .CO({\interp_bottom1_inferred__0/i___66_carry__0_n_0 ,\NLW_interp_bottom1_inferred__0/i___66_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i___66_carry__0_i_1__0_n_0,i___66_carry__0_i_2_n_0,i___66_carry__0_i_3_n_0,i___66_carry__0_i_4__0_n_0}),
        .O({\interp_bottom1_inferred__0/i___66_carry__0_n_4 ,\interp_bottom1_inferred__0/i___66_carry__0_n_5 ,\interp_bottom1_inferred__0/i___66_carry__0_n_6 ,\interp_bottom1_inferred__0/i___66_carry__0_n_7 }),
        .S({i___66_carry__0_i_5__0_n_0,i___66_carry__0_i_6__0_n_0,i___66_carry__0_i_7__0_n_0,i___66_carry__0_i_8__0_n_0}));
  CARRY4 \interp_bottom1_inferred__0/i___66_carry__1 
       (.CI(\interp_bottom1_inferred__0/i___66_carry__0_n_0 ),
        .CO({\interp_bottom1_inferred__0/i___66_carry__1_n_0 ,\NLW_interp_bottom1_inferred__0/i___66_carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i___66_carry__1_i_1_n_0,i___66_carry__1_i_2_n_0,i___66_carry__1_i_3_n_0,i___66_carry__1_i_4_n_0}),
        .O({\interp_bottom1_inferred__0/i___66_carry__1_n_4 ,\interp_bottom1_inferred__0/i___66_carry__1_n_5 ,\interp_bottom1_inferred__0/i___66_carry__1_n_6 ,\interp_bottom1_inferred__0/i___66_carry__1_n_7 }),
        .S({i___66_carry__1_i_5__0_n_0,i___66_carry__1_i_6__0_n_0,i___66_carry__1_i_7__0_n_0,i___66_carry__1_i_8__0_n_0}));
  CARRY4 \interp_bottom1_inferred__0/i___66_carry__2 
       (.CI(\interp_bottom1_inferred__0/i___66_carry__1_n_0 ),
        .CO(\NLW_interp_bottom1_inferred__0/i___66_carry__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_interp_bottom1_inferred__0/i___66_carry__2_O_UNCONNECTED [3:1],\interp_bottom1_inferred__0/i___66_carry__2_n_7 }),
        .S({1'b0,1'b0,1'b0,i___66_carry__2_i_1__0_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \interp_bottom[0]_i_1 
       (.I0(interp_bottom0[0]),
        .I1(interp_d2),
        .I2(cdf_tl_d2[0]),
        .O(\interp_bottom[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \interp_bottom[10]_i_1 
       (.I0(interp_d2),
        .I1(interp_bottom0[10]),
        .O(\interp_bottom[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \interp_bottom[11]_i_1 
       (.I0(interp_d2),
        .I1(interp_bottom0[11]),
        .O(\interp_bottom[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \interp_bottom[12]_i_1 
       (.I0(interp_d2),
        .I1(interp_bottom0[12]),
        .O(\interp_bottom[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \interp_bottom[13]_i_1 
       (.I0(interp_d2),
        .I1(interp_bottom0[13]),
        .O(\interp_bottom[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \interp_bottom[14]_i_1 
       (.I0(interp_d2),
        .I1(interp_bottom0[14]),
        .O(\interp_bottom[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \interp_bottom[15]_i_1 
       (.I0(interp_d2),
        .I1(interp_bottom0[15]),
        .O(\interp_bottom[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \interp_bottom[1]_i_1 
       (.I0(interp_bottom0[1]),
        .I1(interp_d2),
        .I2(cdf_tl_d2[1]),
        .O(\interp_bottom[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \interp_bottom[2]_i_1 
       (.I0(interp_bottom0[2]),
        .I1(interp_d2),
        .I2(cdf_tl_d2[2]),
        .O(\interp_bottom[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \interp_bottom[3]_i_1 
       (.I0(interp_bottom0[3]),
        .I1(interp_d2),
        .I2(cdf_tl_d2[3]),
        .O(\interp_bottom[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \interp_bottom[4]_i_1 
       (.I0(interp_bottom0[4]),
        .I1(interp_d2),
        .I2(cdf_tl_d2[4]),
        .O(\interp_bottom[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \interp_bottom[5]_i_1 
       (.I0(interp_bottom0[5]),
        .I1(interp_d2),
        .I2(cdf_tl_d2[5]),
        .O(\interp_bottom[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \interp_bottom[6]_i_1 
       (.I0(interp_bottom0[6]),
        .I1(interp_d2),
        .I2(cdf_tl_d2[6]),
        .O(\interp_bottom[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \interp_bottom[7]_i_1 
       (.I0(interp_bottom0[7]),
        .I1(interp_d2),
        .I2(cdf_tl_d2[7]),
        .O(\interp_bottom[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \interp_bottom[8]_i_1 
       (.I0(interp_d2),
        .I1(interp_bottom0[8]),
        .O(\interp_bottom[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \interp_bottom[9]_i_1 
       (.I0(interp_d2),
        .I1(interp_bottom0[9]),
        .O(\interp_bottom[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \interp_bottom_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(\interp_bottom[0]_i_1_n_0 ),
        .Q(interp_bottom[0]));
  FDCE #(
    .INIT(1'b0)) 
    \interp_bottom_reg[10] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(\interp_bottom[10]_i_1_n_0 ),
        .Q(interp_bottom[10]));
  FDCE #(
    .INIT(1'b0)) 
    \interp_bottom_reg[11] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(\interp_bottom[11]_i_1_n_0 ),
        .Q(interp_bottom[11]));
  FDCE #(
    .INIT(1'b0)) 
    \interp_bottom_reg[12] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(\interp_bottom[12]_i_1_n_0 ),
        .Q(interp_bottom[12]));
  FDCE #(
    .INIT(1'b0)) 
    \interp_bottom_reg[13] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(\interp_bottom[13]_i_1_n_0 ),
        .Q(interp_bottom[13]));
  FDCE #(
    .INIT(1'b0)) 
    \interp_bottom_reg[14] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(\interp_bottom[14]_i_1_n_0 ),
        .Q(interp_bottom[14]));
  FDCE #(
    .INIT(1'b0)) 
    \interp_bottom_reg[15] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(\interp_bottom[15]_i_1_n_0 ),
        .Q(interp_bottom[15]));
  FDCE #(
    .INIT(1'b0)) 
    \interp_bottom_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(\interp_bottom[1]_i_1_n_0 ),
        .Q(interp_bottom[1]));
  FDCE #(
    .INIT(1'b0)) 
    \interp_bottom_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(\interp_bottom[2]_i_1_n_0 ),
        .Q(interp_bottom[2]));
  FDCE #(
    .INIT(1'b0)) 
    \interp_bottom_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(\interp_bottom[3]_i_1_n_0 ),
        .Q(interp_bottom[3]));
  FDCE #(
    .INIT(1'b0)) 
    \interp_bottom_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(\interp_bottom[4]_i_1_n_0 ),
        .Q(interp_bottom[4]));
  FDCE #(
    .INIT(1'b0)) 
    \interp_bottom_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(\interp_bottom[5]_i_1_n_0 ),
        .Q(interp_bottom[5]));
  FDCE #(
    .INIT(1'b0)) 
    \interp_bottom_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(\interp_bottom[6]_i_1_n_0 ),
        .Q(interp_bottom[6]));
  FDCE #(
    .INIT(1'b0)) 
    \interp_bottom_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(\interp_bottom[7]_i_1_n_0 ),
        .Q(interp_bottom[7]));
  FDCE #(
    .INIT(1'b0)) 
    \interp_bottom_reg[8] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(\interp_bottom[8]_i_1_n_0 ),
        .Q(interp_bottom[8]));
  FDCE #(
    .INIT(1'b0)) 
    \interp_bottom_reg[9] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(\interp_bottom[9]_i_1_n_0 ),
        .Q(interp_bottom[9]));
  LUT1 #(
    .INIT(2'h1)) 
    interp_d1_i_1
       (.I0(rst_n_IBUF),
        .O(interp_d1_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    interp_d1_reg
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(enable_interp_IBUF),
        .Q(interp_d1));
  FDCE #(
    .INIT(1'b0)) 
    interp_d2_reg
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(interp_d1),
        .Q(interp_d2));
  FDCE #(
    .INIT(1'b0)) 
    interp_d3_reg
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(interp_d2),
        .Q(interp_d3));
  CARRY4 interp_top0_carry
       (.CI(1'b0),
        .CO({interp_top0_carry_n_0,NLW_interp_top0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({interp_top0_carry_i_1_n_0,\interp_top1_inferred__0/i___0_carry_n_5 ,\interp_top1_inferred__0/i___0_carry_n_6 ,\interp_top1_inferred__0/i___0_carry_n_7 }),
        .O(interp_top0[3:0]),
        .S({interp_top0_carry_i_2_n_0,interp_top0_carry_i_3_n_0,interp_top0_carry_i_4_n_0,interp_top0_carry_i_5_n_0}));
  CARRY4 interp_top0_carry__0
       (.CI(interp_top0_carry_n_0),
        .CO({interp_top0_carry__0_n_0,NLW_interp_top0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\interp_top1_inferred__0/i___66_carry__0_n_7 ,\interp_top1_inferred__0/i___66_carry_n_4 ,\interp_top1_inferred__0/i___66_carry_n_5 ,\interp_top1_inferred__0/i___66_carry_n_6 }),
        .O(interp_top0[7:4]),
        .S({interp_top0_carry__0_i_1_n_0,interp_top0_carry__0_i_2_n_0,interp_top0_carry__0_i_3_n_0,interp_top0_carry__0_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    interp_top0_carry__0_i_1
       (.I0(\interp_top1_inferred__0/i___66_carry__0_n_7 ),
        .I1(interp_top1[7]),
        .O(interp_top0_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    interp_top0_carry__0_i_2
       (.I0(\interp_top1_inferred__0/i___66_carry_n_4 ),
        .I1(interp_top1[6]),
        .O(interp_top0_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    interp_top0_carry__0_i_3
       (.I0(\interp_top1_inferred__0/i___66_carry_n_5 ),
        .I1(interp_top1[5]),
        .O(interp_top0_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    interp_top0_carry__0_i_4
       (.I0(\interp_top1_inferred__0/i___66_carry_n_6 ),
        .I1(interp_top1[4]),
        .O(interp_top0_carry__0_i_4_n_0));
  CARRY4 interp_top0_carry__1
       (.CI(interp_top0_carry__0_n_0),
        .CO({interp_top0_carry__1_n_0,NLW_interp_top0_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\interp_top1_inferred__0/i___66_carry__1_n_7 ,\interp_top1_inferred__0/i___66_carry__0_n_4 ,\interp_top1_inferred__0/i___66_carry__0_n_5 ,\interp_top1_inferred__0/i___66_carry__0_n_6 }),
        .O(interp_top0[11:8]),
        .S({interp_top0_carry__1_i_1_n_0,interp_top0_carry__1_i_2_n_0,interp_top0_carry__1_i_3_n_0,interp_top0_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    interp_top0_carry__1_i_1
       (.I0(\interp_top1_inferred__0/i___66_carry__1_n_7 ),
        .I1(interp_top1[11]),
        .O(interp_top0_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    interp_top0_carry__1_i_2
       (.I0(\interp_top1_inferred__0/i___66_carry__0_n_4 ),
        .I1(interp_top1[10]),
        .O(interp_top0_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    interp_top0_carry__1_i_3
       (.I0(\interp_top1_inferred__0/i___66_carry__0_n_5 ),
        .I1(interp_top1[9]),
        .O(interp_top0_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    interp_top0_carry__1_i_4
       (.I0(\interp_top1_inferred__0/i___66_carry__0_n_6 ),
        .I1(interp_top1[8]),
        .O(interp_top0_carry__1_i_4_n_0));
  CARRY4 interp_top0_carry__2
       (.CI(interp_top0_carry__1_n_0),
        .CO(NLW_interp_top0_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,\interp_top1_inferred__0/i___66_carry__1_n_4 ,\interp_top1_inferred__0/i___66_carry__1_n_5 ,\interp_top1_inferred__0/i___66_carry__1_n_6 }),
        .O(interp_top0[15:12]),
        .S({interp_top0_carry__2_i_1_n_0,interp_top0_carry__2_i_2_n_0,interp_top0_carry__2_i_3_n_0,interp_top0_carry__2_i_4_n_0}));
  LUT2 #(
    .INIT(4'h6)) 
    interp_top0_carry__2_i_1
       (.I0(interp_top1[15]),
        .I1(\interp_top1_inferred__0/i___66_carry__2_n_7 ),
        .O(interp_top0_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    interp_top0_carry__2_i_2
       (.I0(\interp_top1_inferred__0/i___66_carry__1_n_4 ),
        .I1(interp_top1[14]),
        .O(interp_top0_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    interp_top0_carry__2_i_3
       (.I0(\interp_top1_inferred__0/i___66_carry__1_n_5 ),
        .I1(interp_top1[13]),
        .O(interp_top0_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    interp_top0_carry__2_i_4
       (.I0(\interp_top1_inferred__0/i___66_carry__1_n_6 ),
        .I1(interp_top1[12]),
        .O(interp_top0_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    interp_top0_carry_i_1
       (.I0(\interp_top1_inferred__0/i___0_carry_n_4 ),
        .I1(\interp_top1_inferred__0/i___33_carry_n_7 ),
        .O(interp_top0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h6996)) 
    interp_top0_carry_i_2
       (.I0(\interp_top1_inferred__0/i___33_carry_n_7 ),
        .I1(\interp_top1_inferred__0/i___0_carry_n_4 ),
        .I2(interp_top1__30_carry_n_7),
        .I3(interp_top1__0_carry_n_4),
        .O(interp_top0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    interp_top0_carry_i_3
       (.I0(\interp_top1_inferred__0/i___0_carry_n_5 ),
        .I1(interp_top1[2]),
        .O(interp_top0_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    interp_top0_carry_i_4
       (.I0(\interp_top1_inferred__0/i___0_carry_n_6 ),
        .I1(interp_top1[1]),
        .O(interp_top0_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    interp_top0_carry_i_5
       (.I0(\interp_top1_inferred__0/i___0_carry_n_7 ),
        .I1(interp_top1[0]),
        .O(interp_top0_carry_i_5_n_0));
  CARRY4 interp_top1__0_carry
       (.CI(1'b0),
        .CO({interp_top1__0_carry_n_0,NLW_interp_top1__0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({interp_top1__0_carry_i_1_n_0,interp_top1__0_carry_i_2_n_0,interp_top1__0_carry_i_3_n_0,1'b0}),
        .O({interp_top1__0_carry_n_4,interp_top1[2:0]}),
        .S({interp_top1__0_carry_i_4_n_0,interp_top1__0_carry_i_5_n_0,interp_top1__0_carry_i_6_n_0,interp_top1__0_carry_i_7_n_0}));
  CARRY4 interp_top1__0_carry__0
       (.CI(interp_top1__0_carry_n_0),
        .CO({interp_top1__0_carry__0_n_0,NLW_interp_top1__0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({interp_top1__0_carry__0_i_1_n_0,interp_top1__0_carry__0_i_2_n_0,interp_top1__0_carry__0_i_3_n_0,interp_top1__0_carry__0_i_4_n_0}),
        .O({interp_top1__0_carry__0_n_4,interp_top1__0_carry__0_n_5,interp_top1__0_carry__0_n_6,interp_top1__0_carry__0_n_7}),
        .S({interp_top1__0_carry__0_i_5_n_0,interp_top1__0_carry__0_i_6_n_0,interp_top1__0_carry__0_i_7_n_0,interp_top1__0_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    interp_top1__0_carry__0_i_1
       (.I0(cdf_tr_d2[2]),
        .I1(wx_d2[4]),
        .I2(cdf_tr_d2[1]),
        .I3(wx_d2[5]),
        .I4(cdf_tr_d2[0]),
        .I5(wx_d2[6]),
        .O(interp_top1__0_carry__0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    interp_top1__0_carry__0_i_10
       (.I0(wx_d2[5]),
        .I1(cdf_tr_d2[1]),
        .O(interp_top1__0_carry__0_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT2 #(
    .INIT(4'h8)) 
    interp_top1__0_carry__0_i_11
       (.I0(wx_d2[4]),
        .I1(cdf_tr_d2[1]),
        .O(interp_top1__0_carry__0_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    interp_top1__0_carry__0_i_12
       (.I0(wx_d2[3]),
        .I1(cdf_tr_d2[1]),
        .O(interp_top1__0_carry__0_i_12_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    interp_top1__0_carry__0_i_2
       (.I0(cdf_tr_d2[2]),
        .I1(wx_d2[3]),
        .I2(cdf_tr_d2[1]),
        .I3(wx_d2[4]),
        .I4(cdf_tr_d2[0]),
        .I5(wx_d2[5]),
        .O(interp_top1__0_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    interp_top1__0_carry__0_i_3
       (.I0(cdf_tr_d2[2]),
        .I1(wx_d2[2]),
        .I2(cdf_tr_d2[1]),
        .I3(wx_d2[3]),
        .I4(cdf_tr_d2[0]),
        .I5(wx_d2[4]),
        .O(interp_top1__0_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    interp_top1__0_carry__0_i_4
       (.I0(cdf_tr_d2[2]),
        .I1(wx_d2[1]),
        .I2(cdf_tr_d2[1]),
        .I3(wx_d2[2]),
        .I4(cdf_tr_d2[0]),
        .I5(wx_d2[3]),
        .O(interp_top1__0_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    interp_top1__0_carry__0_i_5
       (.I0(interp_top1__0_carry__0_i_1_n_0),
        .I1(cdf_tr_d2[2]),
        .I2(wx_d2[5]),
        .I3(interp_top1__0_carry__0_i_9_n_0),
        .I4(cdf_tr_d2[0]),
        .I5(wx_d2[7]),
        .O(interp_top1__0_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    interp_top1__0_carry__0_i_6
       (.I0(interp_top1__0_carry__0_i_2_n_0),
        .I1(cdf_tr_d2[2]),
        .I2(wx_d2[4]),
        .I3(interp_top1__0_carry__0_i_10_n_0),
        .I4(cdf_tr_d2[0]),
        .I5(wx_d2[6]),
        .O(interp_top1__0_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    interp_top1__0_carry__0_i_7
       (.I0(interp_top1__0_carry__0_i_3_n_0),
        .I1(cdf_tr_d2[2]),
        .I2(wx_d2[3]),
        .I3(interp_top1__0_carry__0_i_11_n_0),
        .I4(cdf_tr_d2[0]),
        .I5(wx_d2[5]),
        .O(interp_top1__0_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    interp_top1__0_carry__0_i_8
       (.I0(interp_top1__0_carry__0_i_4_n_0),
        .I1(cdf_tr_d2[2]),
        .I2(wx_d2[2]),
        .I3(interp_top1__0_carry__0_i_12_n_0),
        .I4(cdf_tr_d2[0]),
        .I5(wx_d2[4]),
        .O(interp_top1__0_carry__0_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    interp_top1__0_carry__0_i_9
       (.I0(wx_d2[6]),
        .I1(cdf_tr_d2[1]),
        .O(interp_top1__0_carry__0_i_9_n_0));
  CARRY4 interp_top1__0_carry__1
       (.CI(interp_top1__0_carry__0_n_0),
        .CO({NLW_interp_top1__0_carry__1_CO_UNCONNECTED[3],interp_top1__0_carry__1_n_1,NLW_interp_top1__0_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,interp_top1__0_carry__1_i_1_n_0,interp_top1__0_carry__1_i_2_n_0}),
        .O({NLW_interp_top1__0_carry__1_O_UNCONNECTED[3:2],interp_top1__0_carry__1_n_6,interp_top1__0_carry__1_n_7}),
        .S({1'b0,1'b1,interp_top1__0_carry__1_i_3_n_0,interp_top1__0_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    interp_top1__0_carry__1_i_1
       (.I0(wx_d2[7]),
        .I1(cdf_tr_d2[2]),
        .O(interp_top1__0_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    interp_top1__0_carry__1_i_2
       (.I0(cdf_tr_d2[2]),
        .I1(wx_d2[5]),
        .I2(cdf_tr_d2[1]),
        .I3(wx_d2[6]),
        .I4(cdf_tr_d2[0]),
        .I5(wx_d2[7]),
        .O(interp_top1__0_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    interp_top1__0_carry__1_i_3
       (.I0(wx_d2[6]),
        .I1(cdf_tr_d2[1]),
        .I2(cdf_tr_d2[2]),
        .I3(wx_d2[7]),
        .O(interp_top1__0_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'hE37F70805000F000)) 
    interp_top1__0_carry__1_i_4
       (.I0(cdf_tr_d2[0]),
        .I1(wx_d2[5]),
        .I2(wx_d2[7]),
        .I3(cdf_tr_d2[1]),
        .I4(wx_d2[6]),
        .I5(cdf_tr_d2[2]),
        .O(interp_top1__0_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    interp_top1__0_carry_i_1
       (.I0(wx_d2[3]),
        .I1(cdf_tr_d2[0]),
        .I2(wx_d2[2]),
        .I3(cdf_tr_d2[1]),
        .I4(wx_d2[1]),
        .I5(cdf_tr_d2[2]),
        .O(interp_top1__0_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    interp_top1__0_carry_i_2
       (.I0(cdf_tr_d2[1]),
        .I1(wx_d2[1]),
        .I2(cdf_tr_d2[2]),
        .I3(wx_d2[0]),
        .O(interp_top1__0_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    interp_top1__0_carry_i_3
       (.I0(wx_d2[0]),
        .I1(cdf_tr_d2[1]),
        .O(interp_top1__0_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h6A953F3F6A6AC0C0)) 
    interp_top1__0_carry_i_4
       (.I0(wx_d2[2]),
        .I1(cdf_tr_d2[0]),
        .I2(wx_d2[3]),
        .I3(wx_d2[0]),
        .I4(cdf_tr_d2[1]),
        .I5(interp_top1__0_carry_i_8_n_0),
        .O(interp_top1__0_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    interp_top1__0_carry_i_5
       (.I0(wx_d2[0]),
        .I1(cdf_tr_d2[2]),
        .I2(wx_d2[1]),
        .I3(cdf_tr_d2[1]),
        .I4(wx_d2[2]),
        .I5(cdf_tr_d2[0]),
        .O(interp_top1__0_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    interp_top1__0_carry_i_6
       (.I0(wx_d2[1]),
        .I1(cdf_tr_d2[0]),
        .I2(cdf_tr_d2[1]),
        .I3(wx_d2[0]),
        .O(interp_top1__0_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    interp_top1__0_carry_i_7
       (.I0(cdf_tr_d2[0]),
        .I1(wx_d2[0]),
        .O(interp_top1__0_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    interp_top1__0_carry_i_8
       (.I0(wx_d2[1]),
        .I1(cdf_tr_d2[2]),
        .O(interp_top1__0_carry_i_8_n_0));
  CARRY4 interp_top1__30_carry
       (.CI(1'b0),
        .CO({interp_top1__30_carry_n_0,NLW_interp_top1__30_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({interp_top1__30_carry_i_1_n_0,interp_top1__30_carry_i_2_n_0,interp_top1__30_carry_i_3_n_0,1'b0}),
        .O({interp_top1__30_carry_n_4,interp_top1__30_carry_n_5,interp_top1__30_carry_n_6,interp_top1__30_carry_n_7}),
        .S({interp_top1__30_carry_i_4_n_0,interp_top1__30_carry_i_5_n_0,interp_top1__30_carry_i_6_n_0,interp_top1__30_carry_i_7_n_0}));
  CARRY4 interp_top1__30_carry__0
       (.CI(interp_top1__30_carry_n_0),
        .CO({interp_top1__30_carry__0_n_0,NLW_interp_top1__30_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({interp_top1__30_carry__0_i_1_n_0,interp_top1__30_carry__0_i_2_n_0,interp_top1__30_carry__0_i_3_n_0,interp_top1__30_carry__0_i_4_n_0}),
        .O({interp_top1__30_carry__0_n_4,interp_top1__30_carry__0_n_5,interp_top1__30_carry__0_n_6,interp_top1__30_carry__0_n_7}),
        .S({interp_top1__30_carry__0_i_5_n_0,interp_top1__30_carry__0_i_6_n_0,interp_top1__30_carry__0_i_7_n_0,interp_top1__30_carry__0_i_8_n_0}));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    interp_top1__30_carry__0_i_1
       (.I0(cdf_tr_d2[5]),
        .I1(wx_d2[4]),
        .I2(cdf_tr_d2[4]),
        .I3(wx_d2[5]),
        .I4(wx_d2[6]),
        .I5(cdf_tr_d2[3]),
        .O(interp_top1__30_carry__0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT2 #(
    .INIT(4'h8)) 
    interp_top1__30_carry__0_i_10
       (.I0(wx_d2[5]),
        .I1(cdf_tr_d2[4]),
        .O(interp_top1__30_carry__0_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT2 #(
    .INIT(4'h8)) 
    interp_top1__30_carry__0_i_11
       (.I0(wx_d2[4]),
        .I1(cdf_tr_d2[4]),
        .O(interp_top1__30_carry__0_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    interp_top1__30_carry__0_i_12
       (.I0(wx_d2[3]),
        .I1(cdf_tr_d2[4]),
        .O(interp_top1__30_carry__0_i_12_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    interp_top1__30_carry__0_i_2
       (.I0(cdf_tr_d2[5]),
        .I1(wx_d2[3]),
        .I2(cdf_tr_d2[4]),
        .I3(wx_d2[4]),
        .I4(wx_d2[5]),
        .I5(cdf_tr_d2[3]),
        .O(interp_top1__30_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    interp_top1__30_carry__0_i_3
       (.I0(cdf_tr_d2[5]),
        .I1(wx_d2[2]),
        .I2(cdf_tr_d2[4]),
        .I3(wx_d2[3]),
        .I4(wx_d2[4]),
        .I5(cdf_tr_d2[3]),
        .O(interp_top1__30_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    interp_top1__30_carry__0_i_4
       (.I0(cdf_tr_d2[5]),
        .I1(wx_d2[1]),
        .I2(cdf_tr_d2[4]),
        .I3(wx_d2[2]),
        .I4(wx_d2[3]),
        .I5(cdf_tr_d2[3]),
        .O(interp_top1__30_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    interp_top1__30_carry__0_i_5
       (.I0(interp_top1__30_carry__0_i_1_n_0),
        .I1(cdf_tr_d2[5]),
        .I2(wx_d2[5]),
        .I3(interp_top1__30_carry__0_i_9_n_0),
        .I4(wx_d2[7]),
        .I5(cdf_tr_d2[3]),
        .O(interp_top1__30_carry__0_i_5_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    interp_top1__30_carry__0_i_6
       (.I0(interp_top1__30_carry__0_i_2_n_0),
        .I1(cdf_tr_d2[5]),
        .I2(wx_d2[4]),
        .I3(interp_top1__30_carry__0_i_10_n_0),
        .I4(wx_d2[6]),
        .I5(cdf_tr_d2[3]),
        .O(interp_top1__30_carry__0_i_6_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    interp_top1__30_carry__0_i_7
       (.I0(interp_top1__30_carry__0_i_3_n_0),
        .I1(cdf_tr_d2[5]),
        .I2(wx_d2[3]),
        .I3(interp_top1__30_carry__0_i_11_n_0),
        .I4(wx_d2[5]),
        .I5(cdf_tr_d2[3]),
        .O(interp_top1__30_carry__0_i_7_n_0));
  LUT6 #(
    .INIT(64'h6A95956A956A956A)) 
    interp_top1__30_carry__0_i_8
       (.I0(interp_top1__30_carry__0_i_4_n_0),
        .I1(cdf_tr_d2[5]),
        .I2(wx_d2[2]),
        .I3(interp_top1__30_carry__0_i_12_n_0),
        .I4(wx_d2[4]),
        .I5(cdf_tr_d2[3]),
        .O(interp_top1__30_carry__0_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT2 #(
    .INIT(4'h8)) 
    interp_top1__30_carry__0_i_9
       (.I0(wx_d2[6]),
        .I1(cdf_tr_d2[4]),
        .O(interp_top1__30_carry__0_i_9_n_0));
  CARRY4 interp_top1__30_carry__1
       (.CI(interp_top1__30_carry__0_n_0),
        .CO({NLW_interp_top1__30_carry__1_CO_UNCONNECTED[3],interp_top1__30_carry__1_n_1,NLW_interp_top1__30_carry__1_CO_UNCONNECTED[1:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,interp_top1__30_carry__1_i_1_n_0,interp_top1__30_carry__1_i_2_n_0}),
        .O({NLW_interp_top1__30_carry__1_O_UNCONNECTED[3:2],interp_top1__30_carry__1_n_6,interp_top1__30_carry__1_n_7}),
        .S({1'b0,1'b1,interp_top1__30_carry__1_i_3_n_0,interp_top1__30_carry__1_i_4_n_0}));
  LUT2 #(
    .INIT(4'h8)) 
    interp_top1__30_carry__1_i_1
       (.I0(wx_d2[7]),
        .I1(cdf_tr_d2[5]),
        .O(interp_top1__30_carry__1_i_1_n_0));
  LUT6 #(
    .INIT(64'hF888800080008000)) 
    interp_top1__30_carry__1_i_2
       (.I0(cdf_tr_d2[5]),
        .I1(wx_d2[5]),
        .I2(cdf_tr_d2[4]),
        .I3(wx_d2[6]),
        .I4(wx_d2[7]),
        .I5(cdf_tr_d2[3]),
        .O(interp_top1__30_carry__1_i_2_n_0));
  LUT4 #(
    .INIT(16'h7000)) 
    interp_top1__30_carry__1_i_3
       (.I0(wx_d2[6]),
        .I1(cdf_tr_d2[4]),
        .I2(cdf_tr_d2[5]),
        .I3(wx_d2[7]),
        .O(interp_top1__30_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'hE37F70805000F000)) 
    interp_top1__30_carry__1_i_4
       (.I0(cdf_tr_d2[3]),
        .I1(wx_d2[5]),
        .I2(wx_d2[7]),
        .I3(cdf_tr_d2[4]),
        .I4(wx_d2[6]),
        .I5(cdf_tr_d2[5]),
        .O(interp_top1__30_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    interp_top1__30_carry_i_1
       (.I0(cdf_tr_d2[3]),
        .I1(wx_d2[3]),
        .I2(wx_d2[2]),
        .I3(cdf_tr_d2[4]),
        .I4(wx_d2[1]),
        .I5(cdf_tr_d2[5]),
        .O(interp_top1__30_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    interp_top1__30_carry_i_2
       (.I0(cdf_tr_d2[4]),
        .I1(wx_d2[1]),
        .I2(cdf_tr_d2[5]),
        .I3(wx_d2[0]),
        .O(interp_top1__30_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    interp_top1__30_carry_i_3
       (.I0(wx_d2[0]),
        .I1(cdf_tr_d2[4]),
        .O(interp_top1__30_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'h6A953F3F6A6AC0C0)) 
    interp_top1__30_carry_i_4
       (.I0(wx_d2[2]),
        .I1(wx_d2[3]),
        .I2(cdf_tr_d2[3]),
        .I3(wx_d2[0]),
        .I4(cdf_tr_d2[4]),
        .I5(interp_top1__30_carry_i_8_n_0),
        .O(interp_top1__30_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'h8777788878887888)) 
    interp_top1__30_carry_i_5
       (.I0(wx_d2[0]),
        .I1(cdf_tr_d2[5]),
        .I2(wx_d2[1]),
        .I3(cdf_tr_d2[4]),
        .I4(cdf_tr_d2[3]),
        .I5(wx_d2[2]),
        .O(interp_top1__30_carry_i_5_n_0));
  LUT4 #(
    .INIT(16'h7888)) 
    interp_top1__30_carry_i_6
       (.I0(cdf_tr_d2[3]),
        .I1(wx_d2[1]),
        .I2(cdf_tr_d2[4]),
        .I3(wx_d2[0]),
        .O(interp_top1__30_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    interp_top1__30_carry_i_7
       (.I0(wx_d2[0]),
        .I1(cdf_tr_d2[3]),
        .O(interp_top1__30_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT2 #(
    .INIT(4'h8)) 
    interp_top1__30_carry_i_8
       (.I0(wx_d2[1]),
        .I1(cdf_tr_d2[5]),
        .O(interp_top1__30_carry_i_8_n_0));
  CARRY4 interp_top1__60_carry
       (.CI(1'b0),
        .CO({interp_top1__60_carry_n_0,NLW_interp_top1__60_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({interp_top1__60_carry_i_1_n_0,interp_top1__0_carry__0_n_6,interp_top1__0_carry__0_n_7,interp_top1__0_carry_n_4}),
        .O({interp_top1[6:4],NLW_interp_top1__60_carry_O_UNCONNECTED[0]}),
        .S({interp_top1__60_carry_i_2_n_0,interp_top1__60_carry_i_3_n_0,interp_top1__60_carry_i_4_n_0,interp_top1[3]}));
  CARRY4 interp_top1__60_carry__0
       (.CI(interp_top1__60_carry_n_0),
        .CO({interp_top1__60_carry__0_n_0,NLW_interp_top1__60_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({interp_top1__60_carry__0_i_1_n_0,interp_top1__60_carry__0_i_2_n_0,interp_top1__60_carry__0_i_3_n_0,interp_top1__60_carry__0_i_4_n_0}),
        .O(interp_top1[10:7]),
        .S({interp_top1__60_carry__0_i_5_n_0,interp_top1__60_carry__0_i_6_n_0,interp_top1__60_carry__0_i_7_n_0,interp_top1__60_carry__0_i_8_n_0}));
  LUT4 #(
    .INIT(16'hD540)) 
    interp_top1__60_carry__0_i_1
       (.I0(interp_top1__60_carry__0_i_9_n_0),
        .I1(cdf_tr_d2[6]),
        .I2(wx_d2[3]),
        .I3(interp_top1__60_carry__0_i_10_n_0),
        .O(interp_top1__60_carry__0_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    interp_top1__60_carry__0_i_10
       (.I0(cdf_tr_d2[7]),
        .I1(wx_d2[2]),
        .I2(interp_top1__0_carry__1_n_6),
        .I3(interp_top1__30_carry__0_n_5),
        .O(interp_top1__60_carry__0_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    interp_top1__60_carry__0_i_11
       (.I0(cdf_tr_d2[7]),
        .I1(wx_d2[1]),
        .I2(interp_top1__0_carry__1_n_7),
        .I3(interp_top1__30_carry__0_n_6),
        .O(interp_top1__60_carry__0_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h1777)) 
    interp_top1__60_carry__0_i_12
       (.I0(interp_top1__30_carry__0_n_5),
        .I1(interp_top1__0_carry__1_n_6),
        .I2(wx_d2[2]),
        .I3(cdf_tr_d2[7]),
        .O(interp_top1__60_carry__0_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    interp_top1__60_carry__0_i_13
       (.I0(cdf_tr_d2[7]),
        .I1(wx_d2[3]),
        .I2(interp_top1__0_carry__1_n_1),
        .I3(interp_top1__30_carry__0_n_4),
        .O(interp_top1__60_carry__0_i_13_n_0));
  LUT6 #(
    .INIT(64'hA880808080808080)) 
    interp_top1__60_carry__0_i_2
       (.I0(cdf_tr_d2[6]),
        .I1(wx_d2[2]),
        .I2(interp_top1__60_carry__0_i_11_n_0),
        .I3(wx_d2[1]),
        .I4(interp_top1__30_carry_n_4),
        .I5(interp_top1__0_carry__0_n_5),
        .O(interp_top1__60_carry__0_i_2_n_0));
  LUT6 #(
    .INIT(64'h807F7F80FF00FF00)) 
    interp_top1__60_carry__0_i_3
       (.I0(interp_top1__0_carry__0_n_5),
        .I1(interp_top1__30_carry_n_4),
        .I2(wx_d2[1]),
        .I3(interp_top1__60_carry__0_i_11_n_0),
        .I4(wx_d2[2]),
        .I5(cdf_tr_d2[6]),
        .O(interp_top1__60_carry__0_i_3_n_0));
  LUT4 #(
    .INIT(16'h8778)) 
    interp_top1__60_carry__0_i_4
       (.I0(cdf_tr_d2[7]),
        .I1(wx_d2[0]),
        .I2(interp_top1__0_carry__0_n_4),
        .I3(interp_top1__30_carry__0_n_7),
        .O(interp_top1__60_carry__0_i_4_n_0));
  LUT5 #(
    .INIT(32'h96696969)) 
    interp_top1__60_carry__0_i_5
       (.I0(interp_top1__60_carry__0_i_1_n_0),
        .I1(interp_top1__60_carry__0_i_12_n_0),
        .I2(interp_top1__60_carry__0_i_13_n_0),
        .I3(wx_d2[4]),
        .I4(cdf_tr_d2[6]),
        .O(interp_top1__60_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h96696969)) 
    interp_top1__60_carry__0_i_6
       (.I0(interp_top1__60_carry__0_i_2_n_0),
        .I1(interp_top1__60_carry__0_i_9_n_0),
        .I2(interp_top1__60_carry__0_i_10_n_0),
        .I3(wx_d2[3]),
        .I4(cdf_tr_d2[6]),
        .O(interp_top1__60_carry__0_i_6_n_0));
  LUT5 #(
    .INIT(32'h556A6AAA)) 
    interp_top1__60_carry__0_i_7
       (.I0(interp_top1__60_carry__0_i_3_n_0),
        .I1(cdf_tr_d2[7]),
        .I2(wx_d2[0]),
        .I3(interp_top1__0_carry__0_n_4),
        .I4(interp_top1__30_carry__0_n_7),
        .O(interp_top1__60_carry__0_i_7_n_0));
  LUT5 #(
    .INIT(32'h956A6A6A)) 
    interp_top1__60_carry__0_i_8
       (.I0(interp_top1__60_carry__0_i_4_n_0),
        .I1(interp_top1__0_carry__0_n_5),
        .I2(interp_top1__30_carry_n_4),
        .I3(wx_d2[1]),
        .I4(cdf_tr_d2[6]),
        .O(interp_top1__60_carry__0_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT4 #(
    .INIT(16'h1777)) 
    interp_top1__60_carry__0_i_9
       (.I0(interp_top1__30_carry__0_n_6),
        .I1(interp_top1__0_carry__1_n_7),
        .I2(wx_d2[1]),
        .I3(cdf_tr_d2[7]),
        .O(interp_top1__60_carry__0_i_9_n_0));
  CARRY4 interp_top1__60_carry__1
       (.CI(interp_top1__60_carry__0_n_0),
        .CO({interp_top1__60_carry__1_n_0,NLW_interp_top1__60_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({interp_top1__60_carry__1_i_1_n_0,interp_top1__60_carry__1_i_2_n_0,interp_top1__60_carry__1_i_3_n_0,interp_top1__60_carry__1_i_4_n_0}),
        .O(interp_top1[14:11]),
        .S({interp_top1__60_carry__1_i_5_n_0,interp_top1__60_carry__1_i_6_n_0,interp_top1__60_carry__1_i_7_n_0,interp_top1__60_carry__1_i_8_n_0}));
  LUT6 #(
    .INIT(64'hBAE02A802A802A80)) 
    interp_top1__60_carry__1_i_1
       (.I0(interp_top1__60_carry__1_i_9_n_0),
        .I1(wx_d2[6]),
        .I2(cdf_tr_d2[7]),
        .I3(interp_top1__30_carry__1_n_1),
        .I4(interp_top1__30_carry__1_n_6),
        .I5(wx_d2[5]),
        .O(interp_top1__60_carry__1_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT2 #(
    .INIT(4'h8)) 
    interp_top1__60_carry__1_i_10
       (.I0(wx_d2[6]),
        .I1(cdf_tr_d2[6]),
        .O(interp_top1__60_carry__1_i_10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT4 #(
    .INIT(16'h1777)) 
    interp_top1__60_carry__1_i_11
       (.I0(interp_top1__30_carry__0_n_4),
        .I1(interp_top1__0_carry__1_n_1),
        .I2(wx_d2[3]),
        .I3(cdf_tr_d2[7]),
        .O(interp_top1__60_carry__1_i_11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h80)) 
    interp_top1__60_carry__1_i_12
       (.I0(interp_top1__30_carry__1_n_6),
        .I1(cdf_tr_d2[7]),
        .I2(wx_d2[5]),
        .O(interp_top1__60_carry__1_i_12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    interp_top1__60_carry__1_i_13
       (.I0(interp_top1__30_carry__1_n_1),
        .I1(cdf_tr_d2[7]),
        .I2(wx_d2[6]),
        .O(interp_top1__60_carry__1_i_13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    interp_top1__60_carry__1_i_14
       (.I0(interp_top1__30_carry__1_n_6),
        .I1(cdf_tr_d2[7]),
        .I2(wx_d2[5]),
        .O(interp_top1__60_carry__1_i_14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    interp_top1__60_carry__1_i_15
       (.I0(interp_top1__30_carry__1_n_7),
        .I1(cdf_tr_d2[7]),
        .I2(wx_d2[4]),
        .O(interp_top1__60_carry__1_i_15_n_0));
  LUT6 #(
    .INIT(64'hBAE02A802A802A80)) 
    interp_top1__60_carry__1_i_2
       (.I0(interp_top1__60_carry__1_i_10_n_0),
        .I1(wx_d2[5]),
        .I2(cdf_tr_d2[7]),
        .I3(interp_top1__30_carry__1_n_6),
        .I4(interp_top1__30_carry__1_n_7),
        .I5(wx_d2[4]),
        .O(interp_top1__60_carry__1_i_2_n_0));
  LUT6 #(
    .INIT(64'h40D5D5D5D5404040)) 
    interp_top1__60_carry__1_i_3
       (.I0(interp_top1__60_carry__1_i_11_n_0),
        .I1(cdf_tr_d2[6]),
        .I2(wx_d2[5]),
        .I3(wx_d2[4]),
        .I4(cdf_tr_d2[7]),
        .I5(interp_top1__30_carry__1_n_7),
        .O(interp_top1__60_carry__1_i_3_n_0));
  LUT4 #(
    .INIT(16'hD540)) 
    interp_top1__60_carry__1_i_4
       (.I0(interp_top1__60_carry__0_i_12_n_0),
        .I1(cdf_tr_d2[6]),
        .I2(wx_d2[4]),
        .I3(interp_top1__60_carry__0_i_13_n_0),
        .O(interp_top1__60_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'h8FEA1A801AEA7080)) 
    interp_top1__60_carry__1_i_5
       (.I0(interp_top1__60_carry__1_i_12_n_0),
        .I1(cdf_tr_d2[6]),
        .I2(wx_d2[7]),
        .I3(cdf_tr_d2[7]),
        .I4(interp_top1__30_carry__1_n_1),
        .I5(wx_d2[6]),
        .O(interp_top1__60_carry__1_i_5_n_0));
  LUT6 #(
    .INIT(64'h6996969696969696)) 
    interp_top1__60_carry__1_i_6
       (.I0(interp_top1__60_carry__1_i_2_n_0),
        .I1(interp_top1__60_carry__1_i_9_n_0),
        .I2(interp_top1__60_carry__1_i_13_n_0),
        .I3(interp_top1__30_carry__1_n_6),
        .I4(cdf_tr_d2[7]),
        .I5(wx_d2[5]),
        .O(interp_top1__60_carry__1_i_6_n_0));
  LUT6 #(
    .INIT(64'h6996969696969696)) 
    interp_top1__60_carry__1_i_7
       (.I0(interp_top1__60_carry__1_i_3_n_0),
        .I1(interp_top1__60_carry__1_i_10_n_0),
        .I2(interp_top1__60_carry__1_i_14_n_0),
        .I3(interp_top1__30_carry__1_n_7),
        .I4(cdf_tr_d2[7]),
        .I5(wx_d2[4]),
        .O(interp_top1__60_carry__1_i_7_n_0));
  LUT5 #(
    .INIT(32'h96696969)) 
    interp_top1__60_carry__1_i_8
       (.I0(interp_top1__60_carry__1_i_4_n_0),
        .I1(interp_top1__60_carry__1_i_11_n_0),
        .I2(interp_top1__60_carry__1_i_15_n_0),
        .I3(wx_d2[5]),
        .I4(cdf_tr_d2[6]),
        .O(interp_top1__60_carry__1_i_8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT2 #(
    .INIT(4'h8)) 
    interp_top1__60_carry__1_i_9
       (.I0(wx_d2[7]),
        .I1(cdf_tr_d2[6]),
        .O(interp_top1__60_carry__1_i_9_n_0));
  CARRY4 interp_top1__60_carry__2
       (.CI(interp_top1__60_carry__1_n_0),
        .CO(NLW_interp_top1__60_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_interp_top1__60_carry__2_O_UNCONNECTED[3:1],interp_top1[15]}),
        .S({1'b0,1'b0,1'b0,interp_top1__60_carry__2_i_1_n_0}));
  LUT4 #(
    .INIT(16'h8000)) 
    interp_top1__60_carry__2_i_1
       (.I0(wx_d2[7]),
        .I1(wx_d2[6]),
        .I2(cdf_tr_d2[7]),
        .I3(interp_top1__30_carry__1_n_1),
        .O(interp_top1__60_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    interp_top1__60_carry_i_1
       (.I0(interp_top1__0_carry__0_n_5),
        .I1(interp_top1__30_carry_n_4),
        .O(interp_top1__60_carry_i_1_n_0));
  LUT4 #(
    .INIT(16'h9666)) 
    interp_top1__60_carry_i_2
       (.I0(interp_top1__30_carry_n_4),
        .I1(interp_top1__0_carry__0_n_5),
        .I2(cdf_tr_d2[6]),
        .I3(wx_d2[0]),
        .O(interp_top1__60_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    interp_top1__60_carry_i_3
       (.I0(interp_top1__0_carry__0_n_6),
        .I1(interp_top1__30_carry_n_5),
        .O(interp_top1__60_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    interp_top1__60_carry_i_4
       (.I0(interp_top1__0_carry__0_n_7),
        .I1(interp_top1__30_carry_n_6),
        .O(interp_top1__60_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    interp_top1__60_carry_i_5
       (.I0(interp_top1__0_carry_n_4),
        .I1(interp_top1__30_carry_n_7),
        .O(interp_top1[3]));
  CARRY4 \interp_top1_inferred__0/i___0_carry 
       (.CI(1'b0),
        .CO({\interp_top1_inferred__0/i___0_carry_n_0 ,\NLW_interp_top1_inferred__0/i___0_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i___0_carry_i_1__0_n_0,i___0_carry_i_2_n_0,i___0_carry_i_3_n_0,1'b0}),
        .O({\interp_top1_inferred__0/i___0_carry_n_4 ,\interp_top1_inferred__0/i___0_carry_n_5 ,\interp_top1_inferred__0/i___0_carry_n_6 ,\interp_top1_inferred__0/i___0_carry_n_7 }),
        .S({i___0_carry_i_4_n_0,i___0_carry_i_5_n_0,i___0_carry_i_6_n_0,i___0_carry_i_7_n_0}));
  CARRY4 \interp_top1_inferred__0/i___0_carry__0 
       (.CI(\interp_top1_inferred__0/i___0_carry_n_0 ),
        .CO({\interp_top1_inferred__0/i___0_carry__0_n_0 ,\NLW_interp_top1_inferred__0/i___0_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i___0_carry__0_i_1__0_n_0,i___0_carry__0_i_2__0_n_0,i___0_carry__0_i_3__0_n_0,i___0_carry__0_i_4__0_n_0}),
        .O({\interp_top1_inferred__0/i___0_carry__0_n_4 ,\interp_top1_inferred__0/i___0_carry__0_n_5 ,\interp_top1_inferred__0/i___0_carry__0_n_6 ,\interp_top1_inferred__0/i___0_carry__0_n_7 }),
        .S({i___0_carry__0_i_5_n_0,i___0_carry__0_i_6_n_0,i___0_carry__0_i_7_n_0,i___0_carry__0_i_8_n_0}));
  CARRY4 \interp_top1_inferred__0/i___0_carry__1 
       (.CI(\interp_top1_inferred__0/i___0_carry__0_n_0 ),
        .CO({\interp_top1_inferred__0/i___0_carry__1_n_0 ,\NLW_interp_top1_inferred__0/i___0_carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i___0_carry__1_i_1__0_n_0,i___0_carry__1_i_2_n_0}),
        .O({\NLW_interp_top1_inferred__0/i___0_carry__1_O_UNCONNECTED [3],\interp_top1_inferred__0/i___0_carry__1_n_5 ,\interp_top1_inferred__0/i___0_carry__1_n_6 ,\interp_top1_inferred__0/i___0_carry__1_n_7 }),
        .S({1'b1,i___0_carry__1_i_3__0_n_0,i___0_carry__1_i_4_n_0,i___0_carry__1_i_5_n_0}));
  CARRY4 \interp_top1_inferred__0/i___33_carry 
       (.CI(1'b0),
        .CO({\interp_top1_inferred__0/i___33_carry_n_0 ,\NLW_interp_top1_inferred__0/i___33_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i___33_carry_i_1__0_n_0,i___33_carry_i_2_n_0,i___33_carry_i_3_n_0,1'b0}),
        .O({\interp_top1_inferred__0/i___33_carry_n_4 ,\interp_top1_inferred__0/i___33_carry_n_5 ,\interp_top1_inferred__0/i___33_carry_n_6 ,\interp_top1_inferred__0/i___33_carry_n_7 }),
        .S({i___33_carry_i_4_n_0,i___33_carry_i_5_n_0,i___33_carry_i_6_n_0,i___33_carry_i_7_n_0}));
  CARRY4 \interp_top1_inferred__0/i___33_carry__0 
       (.CI(\interp_top1_inferred__0/i___33_carry_n_0 ),
        .CO({\interp_top1_inferred__0/i___33_carry__0_n_0 ,\NLW_interp_top1_inferred__0/i___33_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i___33_carry__0_i_1__0_n_0,i___33_carry__0_i_2__0_n_0,i___33_carry__0_i_3__0_n_0,i___33_carry__0_i_4__0_n_0}),
        .O({\interp_top1_inferred__0/i___33_carry__0_n_4 ,\interp_top1_inferred__0/i___33_carry__0_n_5 ,\interp_top1_inferred__0/i___33_carry__0_n_6 ,\interp_top1_inferred__0/i___33_carry__0_n_7 }),
        .S({i___33_carry__0_i_5_n_0,i___33_carry__0_i_6_n_0,i___33_carry__0_i_7_n_0,i___33_carry__0_i_8_n_0}));
  CARRY4 \interp_top1_inferred__0/i___33_carry__1 
       (.CI(\interp_top1_inferred__0/i___33_carry__0_n_0 ),
        .CO({\interp_top1_inferred__0/i___33_carry__1_n_0 ,\NLW_interp_top1_inferred__0/i___33_carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,i___33_carry__1_i_1__0_n_0,i___33_carry__1_i_2__0_n_0}),
        .O({\NLW_interp_top1_inferred__0/i___33_carry__1_O_UNCONNECTED [3],\interp_top1_inferred__0/i___33_carry__1_n_5 ,\interp_top1_inferred__0/i___33_carry__1_n_6 ,\interp_top1_inferred__0/i___33_carry__1_n_7 }),
        .S({1'b1,i___33_carry__1_i_3__0_n_0,i___33_carry__1_i_4_n_0,i___33_carry__1_i_5_n_0}));
  CARRY4 \interp_top1_inferred__0/i___66_carry 
       (.CI(1'b0),
        .CO({\interp_top1_inferred__0/i___66_carry_n_0 ,\NLW_interp_top1_inferred__0/i___66_carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i___66_carry_i_1_n_0,\interp_top1_inferred__0/i___0_carry__0_n_6 ,\interp_top1_inferred__0/i___0_carry__0_n_7 ,\interp_top1_inferred__0/i___0_carry_n_4 }),
        .O({\interp_top1_inferred__0/i___66_carry_n_4 ,\interp_top1_inferred__0/i___66_carry_n_5 ,\interp_top1_inferred__0/i___66_carry_n_6 ,\NLW_interp_top1_inferred__0/i___66_carry_O_UNCONNECTED [0]}),
        .S({i___66_carry_i_2_n_0,i___66_carry_i_3_n_0,i___66_carry_i_4_n_0,i___66_carry_i_5_n_0}));
  CARRY4 \interp_top1_inferred__0/i___66_carry__0 
       (.CI(\interp_top1_inferred__0/i___66_carry_n_0 ),
        .CO({\interp_top1_inferred__0/i___66_carry__0_n_0 ,\NLW_interp_top1_inferred__0/i___66_carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i___66_carry__0_i_1_n_0,i___66_carry__0_i_2__0_n_0,i___66_carry__0_i_3__0_n_0,i___66_carry__0_i_4_n_0}),
        .O({\interp_top1_inferred__0/i___66_carry__0_n_4 ,\interp_top1_inferred__0/i___66_carry__0_n_5 ,\interp_top1_inferred__0/i___66_carry__0_n_6 ,\interp_top1_inferred__0/i___66_carry__0_n_7 }),
        .S({i___66_carry__0_i_5_n_0,i___66_carry__0_i_6_n_0,i___66_carry__0_i_7_n_0,i___66_carry__0_i_8_n_0}));
  CARRY4 \interp_top1_inferred__0/i___66_carry__1 
       (.CI(\interp_top1_inferred__0/i___66_carry__0_n_0 ),
        .CO({\interp_top1_inferred__0/i___66_carry__1_n_0 ,\NLW_interp_top1_inferred__0/i___66_carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({i___66_carry__1_i_1__0_n_0,i___66_carry__1_i_2__0_n_0,i___66_carry__1_i_3__0_n_0,i___66_carry__1_i_4__0_n_0}),
        .O({\interp_top1_inferred__0/i___66_carry__1_n_4 ,\interp_top1_inferred__0/i___66_carry__1_n_5 ,\interp_top1_inferred__0/i___66_carry__1_n_6 ,\interp_top1_inferred__0/i___66_carry__1_n_7 }),
        .S({i___66_carry__1_i_5_n_0,i___66_carry__1_i_6_n_0,i___66_carry__1_i_7_n_0,i___66_carry__1_i_8_n_0}));
  CARRY4 \interp_top1_inferred__0/i___66_carry__2 
       (.CI(\interp_top1_inferred__0/i___66_carry__1_n_0 ),
        .CO(\NLW_interp_top1_inferred__0/i___66_carry__2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_interp_top1_inferred__0/i___66_carry__2_O_UNCONNECTED [3:1],\interp_top1_inferred__0/i___66_carry__2_n_7 }),
        .S({1'b0,1'b0,1'b0,i___66_carry__2_i_1_n_0}));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \interp_top[0]_i_1 
       (.I0(interp_top0[0]),
        .I1(interp_d2),
        .I2(cdf_tl_d2[0]),
        .O(\interp_top[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \interp_top[10]_i_1 
       (.I0(interp_d2),
        .I1(interp_top0[10]),
        .O(\interp_top[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \interp_top[11]_i_1 
       (.I0(interp_d2),
        .I1(interp_top0[11]),
        .O(\interp_top[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \interp_top[12]_i_1 
       (.I0(interp_d2),
        .I1(interp_top0[12]),
        .O(\interp_top[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \interp_top[13]_i_1 
       (.I0(interp_d2),
        .I1(interp_top0[13]),
        .O(\interp_top[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \interp_top[14]_i_1 
       (.I0(interp_d2),
        .I1(interp_top0[14]),
        .O(\interp_top[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \interp_top[15]_i_1 
       (.I0(interp_d2),
        .I1(interp_top0[15]),
        .O(\interp_top[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \interp_top[1]_i_1 
       (.I0(interp_top0[1]),
        .I1(interp_d2),
        .I2(cdf_tl_d2[1]),
        .O(\interp_top[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \interp_top[2]_i_1 
       (.I0(interp_top0[2]),
        .I1(interp_d2),
        .I2(cdf_tl_d2[2]),
        .O(\interp_top[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \interp_top[3]_i_1 
       (.I0(interp_top0[3]),
        .I1(interp_d2),
        .I2(cdf_tl_d2[3]),
        .O(\interp_top[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \interp_top[4]_i_1 
       (.I0(interp_top0[4]),
        .I1(interp_d2),
        .I2(cdf_tl_d2[4]),
        .O(\interp_top[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \interp_top[5]_i_1 
       (.I0(interp_top0[5]),
        .I1(interp_d2),
        .I2(cdf_tl_d2[5]),
        .O(\interp_top[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \interp_top[6]_i_1 
       (.I0(interp_top0[6]),
        .I1(interp_d2),
        .I2(cdf_tl_d2[6]),
        .O(\interp_top[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \interp_top[7]_i_1 
       (.I0(interp_top0[7]),
        .I1(interp_d2),
        .I2(cdf_tl_d2[7]),
        .O(\interp_top[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \interp_top[8]_i_1 
       (.I0(interp_d2),
        .I1(interp_top0[8]),
        .O(\interp_top[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \interp_top[9]_i_1 
       (.I0(interp_d2),
        .I1(interp_top0[9]),
        .O(\interp_top[9]_i_1_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \interp_top_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(\interp_top[0]_i_1_n_0 ),
        .Q(interp_top[0]));
  FDCE #(
    .INIT(1'b0)) 
    \interp_top_reg[10] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(\interp_top[10]_i_1_n_0 ),
        .Q(interp_top[10]));
  FDCE #(
    .INIT(1'b0)) 
    \interp_top_reg[11] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(\interp_top[11]_i_1_n_0 ),
        .Q(interp_top[11]));
  FDCE #(
    .INIT(1'b0)) 
    \interp_top_reg[12] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(\interp_top[12]_i_1_n_0 ),
        .Q(interp_top[12]));
  FDCE #(
    .INIT(1'b0)) 
    \interp_top_reg[13] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(\interp_top[13]_i_1_n_0 ),
        .Q(interp_top[13]));
  FDCE #(
    .INIT(1'b0)) 
    \interp_top_reg[14] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(\interp_top[14]_i_1_n_0 ),
        .Q(interp_top[14]));
  FDCE #(
    .INIT(1'b0)) 
    \interp_top_reg[15] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(\interp_top[15]_i_1_n_0 ),
        .Q(interp_top[15]));
  FDCE #(
    .INIT(1'b0)) 
    \interp_top_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(\interp_top[1]_i_1_n_0 ),
        .Q(interp_top[1]));
  FDCE #(
    .INIT(1'b0)) 
    \interp_top_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(\interp_top[2]_i_1_n_0 ),
        .Q(interp_top[2]));
  FDCE #(
    .INIT(1'b0)) 
    \interp_top_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(\interp_top[3]_i_1_n_0 ),
        .Q(interp_top[3]));
  FDCE #(
    .INIT(1'b0)) 
    \interp_top_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(\interp_top[4]_i_1_n_0 ),
        .Q(interp_top[4]));
  FDCE #(
    .INIT(1'b0)) 
    \interp_top_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(\interp_top[5]_i_1_n_0 ),
        .Q(interp_top[5]));
  FDCE #(
    .INIT(1'b0)) 
    \interp_top_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(\interp_top[6]_i_1_n_0 ),
        .Q(interp_top[6]));
  FDCE #(
    .INIT(1'b0)) 
    \interp_top_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(\interp_top[7]_i_1_n_0 ),
        .Q(interp_top[7]));
  FDCE #(
    .INIT(1'b0)) 
    \interp_top_reg[8] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(\interp_top[8]_i_1_n_0 ),
        .Q(interp_top[8]));
  FDCE #(
    .INIT(1'b0)) 
    \interp_top_reg[9] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(\interp_top[9]_i_1_n_0 ),
        .Q(interp_top[9]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out_href_OBUF_inst_i_1
       (.I0(mapped_href),
        .I1(enable_clahe_IBUF),
        .I2(in_href_IBUF),
        .O(out_href_OBUF));
  FDCE #(
    .INIT(1'b0)) 
    out_href_reg
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(href_d4_reg_gate_n_0),
        .Q(mapped_href));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_u_OBUF[0]_inst_i_1 
       (.I0(\out_u_reg_n_0_[0] ),
        .I1(enable_clahe_IBUF),
        .I2(in_u_IBUF[0]),
        .O(out_u_OBUF[0]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_u_OBUF[1]_inst_i_1 
       (.I0(\out_u_reg_n_0_[1] ),
        .I1(enable_clahe_IBUF),
        .I2(in_u_IBUF[1]),
        .O(out_u_OBUF[1]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_u_OBUF[2]_inst_i_1 
       (.I0(\out_u_reg_n_0_[2] ),
        .I1(enable_clahe_IBUF),
        .I2(in_u_IBUF[2]),
        .O(out_u_OBUF[2]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_u_OBUF[3]_inst_i_1 
       (.I0(\out_u_reg_n_0_[3] ),
        .I1(enable_clahe_IBUF),
        .I2(in_u_IBUF[3]),
        .O(out_u_OBUF[3]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_u_OBUF[4]_inst_i_1 
       (.I0(\out_u_reg_n_0_[4] ),
        .I1(enable_clahe_IBUF),
        .I2(in_u_IBUF[4]),
        .O(out_u_OBUF[4]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_u_OBUF[5]_inst_i_1 
       (.I0(\out_u_reg_n_0_[5] ),
        .I1(enable_clahe_IBUF),
        .I2(in_u_IBUF[5]),
        .O(out_u_OBUF[5]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_u_OBUF[6]_inst_i_1 
       (.I0(\out_u_reg_n_0_[6] ),
        .I1(enable_clahe_IBUF),
        .I2(in_u_IBUF[6]),
        .O(out_u_OBUF[6]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_u_OBUF[7]_inst_i_1 
       (.I0(\out_u_reg_n_0_[7] ),
        .I1(enable_clahe_IBUF),
        .I2(in_u_IBUF[7]),
        .O(out_u_OBUF[7]));
  FDCE #(
    .INIT(1'b0)) 
    \out_u_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(u_d4_reg_gate__6_n_0),
        .Q(\out_u_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \out_u_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(u_d4_reg_gate__5_n_0),
        .Q(\out_u_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \out_u_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(u_d4_reg_gate__4_n_0),
        .Q(\out_u_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \out_u_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(u_d4_reg_gate__3_n_0),
        .Q(\out_u_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \out_u_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(u_d4_reg_gate__2_n_0),
        .Q(\out_u_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \out_u_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(u_d4_reg_gate__1_n_0),
        .Q(\out_u_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \out_u_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(u_d4_reg_gate__0_n_0),
        .Q(\out_u_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \out_u_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(u_d4_reg_gate_n_0),
        .Q(\out_u_reg_n_0_[7] ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_v_OBUF[0]_inst_i_1 
       (.I0(\out_v_reg_n_0_[0] ),
        .I1(enable_clahe_IBUF),
        .I2(in_v_IBUF[0]),
        .O(out_v_OBUF[0]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_v_OBUF[1]_inst_i_1 
       (.I0(\out_v_reg_n_0_[1] ),
        .I1(enable_clahe_IBUF),
        .I2(in_v_IBUF[1]),
        .O(out_v_OBUF[1]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_v_OBUF[2]_inst_i_1 
       (.I0(\out_v_reg_n_0_[2] ),
        .I1(enable_clahe_IBUF),
        .I2(in_v_IBUF[2]),
        .O(out_v_OBUF[2]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_v_OBUF[3]_inst_i_1 
       (.I0(\out_v_reg_n_0_[3] ),
        .I1(enable_clahe_IBUF),
        .I2(in_v_IBUF[3]),
        .O(out_v_OBUF[3]));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_v_OBUF[4]_inst_i_1 
       (.I0(\out_v_reg_n_0_[4] ),
        .I1(enable_clahe_IBUF),
        .I2(in_v_IBUF[4]),
        .O(out_v_OBUF[4]));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_v_OBUF[5]_inst_i_1 
       (.I0(\out_v_reg_n_0_[5] ),
        .I1(enable_clahe_IBUF),
        .I2(in_v_IBUF[5]),
        .O(out_v_OBUF[5]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_v_OBUF[6]_inst_i_1 
       (.I0(\out_v_reg_n_0_[6] ),
        .I1(enable_clahe_IBUF),
        .I2(in_v_IBUF[6]),
        .O(out_v_OBUF[6]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_v_OBUF[7]_inst_i_1 
       (.I0(\out_v_reg_n_0_[7] ),
        .I1(enable_clahe_IBUF),
        .I2(in_v_IBUF[7]),
        .O(out_v_OBUF[7]));
  FDCE #(
    .INIT(1'b0)) 
    \out_v_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(v_d4_reg_gate__6_n_0),
        .Q(\out_v_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \out_v_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(v_d4_reg_gate__5_n_0),
        .Q(\out_v_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \out_v_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(v_d4_reg_gate__4_n_0),
        .Q(\out_v_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \out_v_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(v_d4_reg_gate__3_n_0),
        .Q(\out_v_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \out_v_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(v_d4_reg_gate__2_n_0),
        .Q(\out_v_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \out_v_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(v_d4_reg_gate__1_n_0),
        .Q(\out_v_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \out_v_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(v_d4_reg_gate__0_n_0),
        .Q(\out_v_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \out_v_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(v_d4_reg_gate_n_0),
        .Q(\out_v_reg_n_0_[7] ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    out_vsync_OBUF_inst_i_1
       (.I0(mapped_vsync),
        .I1(enable_clahe_IBUF),
        .I2(in_vsync_IBUF),
        .O(out_vsync_OBUF));
  FDCE #(
    .INIT(1'b0)) 
    out_vsync_reg
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(vsync_d4),
        .Q(mapped_vsync));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_y_OBUF[0]_inst_i_1 
       (.I0(\out_y_reg_n_0_[0] ),
        .I1(enable_clahe_IBUF),
        .I2(in_y_IBUF[0]),
        .O(out_y_OBUF[0]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_y_OBUF[1]_inst_i_1 
       (.I0(\out_y_reg_n_0_[1] ),
        .I1(enable_clahe_IBUF),
        .I2(in_y_IBUF[1]),
        .O(out_y_OBUF[1]));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_y_OBUF[2]_inst_i_1 
       (.I0(\out_y_reg_n_0_[2] ),
        .I1(enable_clahe_IBUF),
        .I2(in_y_IBUF[2]),
        .O(out_y_OBUF[2]));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_y_OBUF[3]_inst_i_1 
       (.I0(\out_y_reg_n_0_[3] ),
        .I1(enable_clahe_IBUF),
        .I2(in_y_IBUF[3]),
        .O(out_y_OBUF[3]));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_y_OBUF[4]_inst_i_1 
       (.I0(\out_y_reg_n_0_[4] ),
        .I1(enable_clahe_IBUF),
        .I2(in_y_IBUF[4]),
        .O(out_y_OBUF[4]));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_y_OBUF[5]_inst_i_1 
       (.I0(\out_y_reg_n_0_[5] ),
        .I1(enable_clahe_IBUF),
        .I2(in_y_IBUF[5]),
        .O(out_y_OBUF[5]));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_y_OBUF[6]_inst_i_1 
       (.I0(\out_y_reg_n_0_[6] ),
        .I1(enable_clahe_IBUF),
        .I2(in_y_IBUF[6]),
        .O(out_y_OBUF[6]));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \out_y_OBUF[7]_inst_i_1 
       (.I0(\out_y_reg_n_0_[7] ),
        .I1(enable_clahe_IBUF),
        .I2(in_y_IBUF[7]),
        .O(out_y_OBUF[7]));
  FDCE #(
    .INIT(1'b0)) 
    \out_y_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(final_interp[16]),
        .Q(\out_y_reg_n_0_[0] ));
  FDCE #(
    .INIT(1'b0)) 
    \out_y_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(final_interp[17]),
        .Q(\out_y_reg_n_0_[1] ));
  FDCE #(
    .INIT(1'b0)) 
    \out_y_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(final_interp[18]),
        .Q(\out_y_reg_n_0_[2] ));
  FDCE #(
    .INIT(1'b0)) 
    \out_y_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(final_interp[19]),
        .Q(\out_y_reg_n_0_[3] ));
  FDCE #(
    .INIT(1'b0)) 
    \out_y_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(final_interp[20]),
        .Q(\out_y_reg_n_0_[4] ));
  FDCE #(
    .INIT(1'b0)) 
    \out_y_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(final_interp[21]),
        .Q(\out_y_reg_n_0_[5] ));
  FDCE #(
    .INIT(1'b0)) 
    \out_y_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(final_interp[22]),
        .Q(\out_y_reg_n_0_[6] ));
  FDCE #(
    .INIT(1'b0)) 
    \out_y_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(final_interp[23]),
        .Q(\out_y_reg_n_0_[7] ));
  (* srl_bus_name = "\mapping_inst/u_d3_reg " *) 
  (* srl_name = "\mapping_inst/u_d3_reg[0]_srl3_mapping_inst_href_d3_reg_c " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \u_d3_reg[0]_srl3_mapping_inst_href_d3_reg_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(pclk_IBUF_BUFG),
        .D(in_u_IBUF[0]),
        .Q(\u_d3_reg[0]_srl3_mapping_inst_href_d3_reg_c_n_0 ));
  (* srl_bus_name = "\mapping_inst/u_d3_reg " *) 
  (* srl_name = "\mapping_inst/u_d3_reg[1]_srl3_mapping_inst_href_d3_reg_c " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \u_d3_reg[1]_srl3_mapping_inst_href_d3_reg_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(pclk_IBUF_BUFG),
        .D(in_u_IBUF[1]),
        .Q(\u_d3_reg[1]_srl3_mapping_inst_href_d3_reg_c_n_0 ));
  (* srl_bus_name = "\mapping_inst/u_d3_reg " *) 
  (* srl_name = "\mapping_inst/u_d3_reg[2]_srl3_mapping_inst_href_d3_reg_c " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \u_d3_reg[2]_srl3_mapping_inst_href_d3_reg_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(pclk_IBUF_BUFG),
        .D(in_u_IBUF[2]),
        .Q(\u_d3_reg[2]_srl3_mapping_inst_href_d3_reg_c_n_0 ));
  (* srl_bus_name = "\mapping_inst/u_d3_reg " *) 
  (* srl_name = "\mapping_inst/u_d3_reg[3]_srl3_mapping_inst_href_d3_reg_c " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \u_d3_reg[3]_srl3_mapping_inst_href_d3_reg_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(pclk_IBUF_BUFG),
        .D(in_u_IBUF[3]),
        .Q(\u_d3_reg[3]_srl3_mapping_inst_href_d3_reg_c_n_0 ));
  (* srl_bus_name = "\mapping_inst/u_d3_reg " *) 
  (* srl_name = "\mapping_inst/u_d3_reg[4]_srl3_mapping_inst_href_d3_reg_c " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \u_d3_reg[4]_srl3_mapping_inst_href_d3_reg_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(pclk_IBUF_BUFG),
        .D(in_u_IBUF[4]),
        .Q(\u_d3_reg[4]_srl3_mapping_inst_href_d3_reg_c_n_0 ));
  (* srl_bus_name = "\mapping_inst/u_d3_reg " *) 
  (* srl_name = "\mapping_inst/u_d3_reg[5]_srl3_mapping_inst_href_d3_reg_c " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \u_d3_reg[5]_srl3_mapping_inst_href_d3_reg_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(pclk_IBUF_BUFG),
        .D(in_u_IBUF[5]),
        .Q(\u_d3_reg[5]_srl3_mapping_inst_href_d3_reg_c_n_0 ));
  (* srl_bus_name = "\mapping_inst/u_d3_reg " *) 
  (* srl_name = "\mapping_inst/u_d3_reg[6]_srl3_mapping_inst_href_d3_reg_c " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \u_d3_reg[6]_srl3_mapping_inst_href_d3_reg_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(pclk_IBUF_BUFG),
        .D(in_u_IBUF[6]),
        .Q(\u_d3_reg[6]_srl3_mapping_inst_href_d3_reg_c_n_0 ));
  (* srl_bus_name = "\mapping_inst/u_d3_reg " *) 
  (* srl_name = "\mapping_inst/u_d3_reg[7]_srl3_mapping_inst_href_d3_reg_c " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \u_d3_reg[7]_srl3_mapping_inst_href_d3_reg_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(pclk_IBUF_BUFG),
        .D(in_u_IBUF[7]),
        .Q(\u_d3_reg[7]_srl3_mapping_inst_href_d3_reg_c_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \u_d4_reg[0]_mapping_inst_href_d4_reg_c 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .D(\u_d3_reg[0]_srl3_mapping_inst_href_d3_reg_c_n_0 ),
        .Q(\u_d4_reg[0]_mapping_inst_href_d4_reg_c_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \u_d4_reg[1]_mapping_inst_href_d4_reg_c 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .D(\u_d3_reg[1]_srl3_mapping_inst_href_d3_reg_c_n_0 ),
        .Q(\u_d4_reg[1]_mapping_inst_href_d4_reg_c_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \u_d4_reg[2]_mapping_inst_href_d4_reg_c 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .D(\u_d3_reg[2]_srl3_mapping_inst_href_d3_reg_c_n_0 ),
        .Q(\u_d4_reg[2]_mapping_inst_href_d4_reg_c_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \u_d4_reg[3]_mapping_inst_href_d4_reg_c 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .D(\u_d3_reg[3]_srl3_mapping_inst_href_d3_reg_c_n_0 ),
        .Q(\u_d4_reg[3]_mapping_inst_href_d4_reg_c_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \u_d4_reg[4]_mapping_inst_href_d4_reg_c 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .D(\u_d3_reg[4]_srl3_mapping_inst_href_d3_reg_c_n_0 ),
        .Q(\u_d4_reg[4]_mapping_inst_href_d4_reg_c_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \u_d4_reg[5]_mapping_inst_href_d4_reg_c 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .D(\u_d3_reg[5]_srl3_mapping_inst_href_d3_reg_c_n_0 ),
        .Q(\u_d4_reg[5]_mapping_inst_href_d4_reg_c_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \u_d4_reg[6]_mapping_inst_href_d4_reg_c 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .D(\u_d3_reg[6]_srl3_mapping_inst_href_d3_reg_c_n_0 ),
        .Q(\u_d4_reg[6]_mapping_inst_href_d4_reg_c_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \u_d4_reg[7]_mapping_inst_href_d4_reg_c 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .D(\u_d3_reg[7]_srl3_mapping_inst_href_d3_reg_c_n_0 ),
        .Q(\u_d4_reg[7]_mapping_inst_href_d4_reg_c_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h8)) 
    u_d4_reg_gate
       (.I0(\u_d4_reg[7]_mapping_inst_href_d4_reg_c_n_0 ),
        .I1(href_d4_reg_c_n_0),
        .O(u_d4_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    u_d4_reg_gate__0
       (.I0(\u_d4_reg[6]_mapping_inst_href_d4_reg_c_n_0 ),
        .I1(href_d4_reg_c_n_0),
        .O(u_d4_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    u_d4_reg_gate__1
       (.I0(\u_d4_reg[5]_mapping_inst_href_d4_reg_c_n_0 ),
        .I1(href_d4_reg_c_n_0),
        .O(u_d4_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    u_d4_reg_gate__2
       (.I0(\u_d4_reg[4]_mapping_inst_href_d4_reg_c_n_0 ),
        .I1(href_d4_reg_c_n_0),
        .O(u_d4_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    u_d4_reg_gate__3
       (.I0(\u_d4_reg[3]_mapping_inst_href_d4_reg_c_n_0 ),
        .I1(href_d4_reg_c_n_0),
        .O(u_d4_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    u_d4_reg_gate__4
       (.I0(\u_d4_reg[2]_mapping_inst_href_d4_reg_c_n_0 ),
        .I1(href_d4_reg_c_n_0),
        .O(u_d4_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    u_d4_reg_gate__5
       (.I0(\u_d4_reg[1]_mapping_inst_href_d4_reg_c_n_0 ),
        .I1(href_d4_reg_c_n_0),
        .O(u_d4_reg_gate__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    u_d4_reg_gate__6
       (.I0(\u_d4_reg[0]_mapping_inst_href_d4_reg_c_n_0 ),
        .I1(href_d4_reg_c_n_0),
        .O(u_d4_reg_gate__6_n_0));
  (* srl_bus_name = "\mapping_inst/v_d3_reg " *) 
  (* srl_name = "\mapping_inst/v_d3_reg[0]_srl3_mapping_inst_href_d3_reg_c " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \v_d3_reg[0]_srl3_mapping_inst_href_d3_reg_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(pclk_IBUF_BUFG),
        .D(in_v_IBUF[0]),
        .Q(\v_d3_reg[0]_srl3_mapping_inst_href_d3_reg_c_n_0 ));
  (* srl_bus_name = "\mapping_inst/v_d3_reg " *) 
  (* srl_name = "\mapping_inst/v_d3_reg[1]_srl3_mapping_inst_href_d3_reg_c " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \v_d3_reg[1]_srl3_mapping_inst_href_d3_reg_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(pclk_IBUF_BUFG),
        .D(in_v_IBUF[1]),
        .Q(\v_d3_reg[1]_srl3_mapping_inst_href_d3_reg_c_n_0 ));
  (* srl_bus_name = "\mapping_inst/v_d3_reg " *) 
  (* srl_name = "\mapping_inst/v_d3_reg[2]_srl3_mapping_inst_href_d3_reg_c " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \v_d3_reg[2]_srl3_mapping_inst_href_d3_reg_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(pclk_IBUF_BUFG),
        .D(in_v_IBUF[2]),
        .Q(\v_d3_reg[2]_srl3_mapping_inst_href_d3_reg_c_n_0 ));
  (* srl_bus_name = "\mapping_inst/v_d3_reg " *) 
  (* srl_name = "\mapping_inst/v_d3_reg[3]_srl3_mapping_inst_href_d3_reg_c " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \v_d3_reg[3]_srl3_mapping_inst_href_d3_reg_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(pclk_IBUF_BUFG),
        .D(in_v_IBUF[3]),
        .Q(\v_d3_reg[3]_srl3_mapping_inst_href_d3_reg_c_n_0 ));
  (* srl_bus_name = "\mapping_inst/v_d3_reg " *) 
  (* srl_name = "\mapping_inst/v_d3_reg[4]_srl3_mapping_inst_href_d3_reg_c " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \v_d3_reg[4]_srl3_mapping_inst_href_d3_reg_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(pclk_IBUF_BUFG),
        .D(in_v_IBUF[4]),
        .Q(\v_d3_reg[4]_srl3_mapping_inst_href_d3_reg_c_n_0 ));
  (* srl_bus_name = "\mapping_inst/v_d3_reg " *) 
  (* srl_name = "\mapping_inst/v_d3_reg[5]_srl3_mapping_inst_href_d3_reg_c " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \v_d3_reg[5]_srl3_mapping_inst_href_d3_reg_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(pclk_IBUF_BUFG),
        .D(in_v_IBUF[5]),
        .Q(\v_d3_reg[5]_srl3_mapping_inst_href_d3_reg_c_n_0 ));
  (* srl_bus_name = "\mapping_inst/v_d3_reg " *) 
  (* srl_name = "\mapping_inst/v_d3_reg[6]_srl3_mapping_inst_href_d3_reg_c " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \v_d3_reg[6]_srl3_mapping_inst_href_d3_reg_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(pclk_IBUF_BUFG),
        .D(in_v_IBUF[6]),
        .Q(\v_d3_reg[6]_srl3_mapping_inst_href_d3_reg_c_n_0 ));
  (* srl_bus_name = "\mapping_inst/v_d3_reg " *) 
  (* srl_name = "\mapping_inst/v_d3_reg[7]_srl3_mapping_inst_href_d3_reg_c " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \v_d3_reg[7]_srl3_mapping_inst_href_d3_reg_c 
       (.A0(1'b0),
        .A1(1'b1),
        .A2(1'b0),
        .A3(1'b0),
        .CE(1'b1),
        .CLK(pclk_IBUF_BUFG),
        .D(in_v_IBUF[7]),
        .Q(\v_d3_reg[7]_srl3_mapping_inst_href_d3_reg_c_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \v_d4_reg[0]_mapping_inst_href_d4_reg_c 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .D(\v_d3_reg[0]_srl3_mapping_inst_href_d3_reg_c_n_0 ),
        .Q(\v_d4_reg[0]_mapping_inst_href_d4_reg_c_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_d4_reg[1]_mapping_inst_href_d4_reg_c 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .D(\v_d3_reg[1]_srl3_mapping_inst_href_d3_reg_c_n_0 ),
        .Q(\v_d4_reg[1]_mapping_inst_href_d4_reg_c_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_d4_reg[2]_mapping_inst_href_d4_reg_c 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .D(\v_d3_reg[2]_srl3_mapping_inst_href_d3_reg_c_n_0 ),
        .Q(\v_d4_reg[2]_mapping_inst_href_d4_reg_c_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_d4_reg[3]_mapping_inst_href_d4_reg_c 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .D(\v_d3_reg[3]_srl3_mapping_inst_href_d3_reg_c_n_0 ),
        .Q(\v_d4_reg[3]_mapping_inst_href_d4_reg_c_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_d4_reg[4]_mapping_inst_href_d4_reg_c 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .D(\v_d3_reg[4]_srl3_mapping_inst_href_d3_reg_c_n_0 ),
        .Q(\v_d4_reg[4]_mapping_inst_href_d4_reg_c_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_d4_reg[5]_mapping_inst_href_d4_reg_c 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .D(\v_d3_reg[5]_srl3_mapping_inst_href_d3_reg_c_n_0 ),
        .Q(\v_d4_reg[5]_mapping_inst_href_d4_reg_c_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_d4_reg[6]_mapping_inst_href_d4_reg_c 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .D(\v_d3_reg[6]_srl3_mapping_inst_href_d3_reg_c_n_0 ),
        .Q(\v_d4_reg[6]_mapping_inst_href_d4_reg_c_n_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \v_d4_reg[7]_mapping_inst_href_d4_reg_c 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .D(\v_d3_reg[7]_srl3_mapping_inst_href_d3_reg_c_n_0 ),
        .Q(\v_d4_reg[7]_mapping_inst_href_d4_reg_c_n_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT2 #(
    .INIT(4'h8)) 
    v_d4_reg_gate
       (.I0(\v_d4_reg[7]_mapping_inst_href_d4_reg_c_n_0 ),
        .I1(href_d4_reg_c_n_0),
        .O(v_d4_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'h8)) 
    v_d4_reg_gate__0
       (.I0(\v_d4_reg[6]_mapping_inst_href_d4_reg_c_n_0 ),
        .I1(href_d4_reg_c_n_0),
        .O(v_d4_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT2 #(
    .INIT(4'h8)) 
    v_d4_reg_gate__1
       (.I0(\v_d4_reg[5]_mapping_inst_href_d4_reg_c_n_0 ),
        .I1(href_d4_reg_c_n_0),
        .O(v_d4_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT2 #(
    .INIT(4'h8)) 
    v_d4_reg_gate__2
       (.I0(\v_d4_reg[4]_mapping_inst_href_d4_reg_c_n_0 ),
        .I1(href_d4_reg_c_n_0),
        .O(v_d4_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT2 #(
    .INIT(4'h8)) 
    v_d4_reg_gate__3
       (.I0(\v_d4_reg[3]_mapping_inst_href_d4_reg_c_n_0 ),
        .I1(href_d4_reg_c_n_0),
        .O(v_d4_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h8)) 
    v_d4_reg_gate__4
       (.I0(\v_d4_reg[2]_mapping_inst_href_d4_reg_c_n_0 ),
        .I1(href_d4_reg_c_n_0),
        .O(v_d4_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT2 #(
    .INIT(4'h8)) 
    v_d4_reg_gate__5
       (.I0(\v_d4_reg[1]_mapping_inst_href_d4_reg_c_n_0 ),
        .I1(href_d4_reg_c_n_0),
        .O(v_d4_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT2 #(
    .INIT(4'h8)) 
    v_d4_reg_gate__6
       (.I0(\v_d4_reg[0]_mapping_inst_href_d4_reg_c_n_0 ),
        .I1(href_d4_reg_c_n_0),
        .O(v_d4_reg_gate__6_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    vsync_d3_i_1
       (.I0(rst_n_IBUF),
        .O(vsync_d3_i_1_n_0));
  FDCE #(
    .INIT(1'b0)) 
    vsync_d3_reg
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(vsync_d2),
        .Q(vsync_d3));
  FDCE #(
    .INIT(1'b0)) 
    vsync_d4_reg
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(vsync_d3_i_1_n_0),
        .D(vsync_d3),
        .Q(vsync_d4));
  LUT1 #(
    .INIT(2'h1)) 
    \wx_d1[7]_i_1 
       (.I0(wx_mult__0),
        .O(saturate_weight2));
  FDCE #(
    .INIT(1'b0)) 
    \wx_d1_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wx_mult[10]),
        .Q(wx_d1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wx_d1_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wx_mult[11]),
        .Q(wx_d1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wx_d1_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wx_mult[12]),
        .Q(wx_d1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wx_d1_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wx_mult[13]),
        .Q(wx_d1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wx_d1_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wx_mult[14]),
        .Q(wx_d1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \wx_d1_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wx_mult[15]),
        .Q(wx_d1[5]));
  FDCE #(
    .INIT(1'b0)) 
    \wx_d1_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wx_mult[16]),
        .Q(wx_d1[6]));
  FDCE #(
    .INIT(1'b0)) 
    \wx_d1_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(saturate_weight2),
        .Q(wx_d1[7]));
  FDCE #(
    .INIT(1'b0)) 
    \wx_d2_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wx_d1[0]),
        .Q(wx_d2[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wx_d2_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wx_d1[1]),
        .Q(wx_d2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wx_d2_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wx_d1[2]),
        .Q(wx_d2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wx_d2_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wx_d1[3]),
        .Q(wx_d2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wx_d2_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wx_d1[4]),
        .Q(wx_d2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \wx_d2_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wx_d1[5]),
        .Q(wx_d2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \wx_d2_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wx_d1[6]),
        .Q(wx_d2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \wx_d2_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wx_d1[7]),
        .Q(wx_d2[7]));
  CARRY4 wx_mult0__21_carry
       (.CI(1'b0),
        .CO({wx_mult0__21_carry_n_0,NLW_wx_mult0__21_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({Q[1:0],1'b0,1'b1}),
        .O({wx_mult0__21_carry_n_4,wx_mult0__21_carry_n_5,wx_mult0__21_carry_n_6,NLW_wx_mult0__21_carry_O_UNCONNECTED[0]}),
        .S({\x_cnt_reg[1]_0 ,Q[0]}));
  CARRY4 wx_mult0__21_carry__0
       (.CI(wx_mult0__21_carry_n_0),
        .CO({wx_mult0__21_carry__0_n_0,NLW_wx_mult0__21_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\x_cnt_reg[10] [0],Q[4:2]}),
        .O({wx_mult0__21_carry__0_n_4,wx_mult0__21_carry__0_n_5,wx_mult0__21_carry__0_n_6,wx_mult0__21_carry__0_n_7}),
        .S(\x_cnt_reg[10]_1 ));
  CARRY4 wx_mult0__21_carry__1
       (.CI(wx_mult0__21_carry__0_n_0),
        .CO({wx_mult0__21_carry__1_n_0,NLW_wx_mult0__21_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\x_cnt_reg[10] [3],DI[1],S[2],DI[0]}),
        .O(O),
        .S(\x_cnt_reg[5]_0 ));
  CARRY4 wx_mult0__21_carry__2
       (.CI(wx_mult0__21_carry__1_n_0),
        .CO({NLW_wx_mult0__21_carry__2_CO_UNCONNECTED[3:2],wx_mult0__21_carry__2_n_2,NLW_wx_mult0__21_carry__2_CO_UNCONNECTED[0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\x_cnt_reg[5]_1 }),
        .O({NLW_wx_mult0__21_carry__2_O_UNCONNECTED[3:1],wx_mult0__21_carry__2_n_7}),
        .S({1'b0,1'b0,1'b1,\x_cnt_reg[10] [4]}));
  CARRY4 wx_mult0__58_carry
       (.CI(1'b0),
        .CO({wx_mult0__58_carry_n_0,NLW_wx_mult0__58_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({wx_mult0_carry__0_n_4,wx_mult0_carry__0_n_5,wx_mult0_carry__0_n_6,wx_mult0_carry__0_n_7}),
        .O(NLW_wx_mult0__58_carry_O_UNCONNECTED[3:0]),
        .S({wx_mult0__58_carry_i_1_n_0,wx_mult0__58_carry_i_2_n_0,wx_mult0__58_carry_i_3_n_0,wx_mult0__58_carry_i_4_n_0}));
  CARRY4 wx_mult0__58_carry__0
       (.CI(wx_mult0__58_carry_n_0),
        .CO({wx_mult0__58_carry__0_n_0,NLW_wx_mult0__58_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({wx_mult0__58_carry__0_i_1_n_0,wx_mult0__58_carry__0_i_2_n_0,wx_mult0__58_carry__0_i_3_n_0,wx_mult0_carry__1_n_7}),
        .O({wx_mult0__58_carry__0_n_4,wx_mult0__58_carry__0_n_5,wx_mult0__58_carry__0_n_6,wx_mult0__58_carry__0_n_7}),
        .S({wx_mult0__58_carry__0_i_4_n_0,wx_mult0__58_carry__0_i_5_n_0,wx_mult0__58_carry__0_i_6_n_0,wx_mult0__58_carry__0_i_7_n_0}));
  LUT5 #(
    .INIT(32'h0DD0D00D)) 
    wx_mult0__58_carry__0_i_1
       (.I0(Q[1]),
        .I1(wx_mult0__21_carry__0_n_6),
        .I2(wx_mult0_carry__1_n_5),
        .I3(wx_mult0__21_carry__0_n_5),
        .I4(Q[2]),
        .O(wx_mult0__58_carry__0_i_1_n_0));
  LUT3 #(
    .INIT(8'h60)) 
    wx_mult0__58_carry__0_i_2
       (.I0(wx_mult0__21_carry__0_n_6),
        .I1(Q[1]),
        .I2(wx_mult0_carry__1_n_6),
        .O(wx_mult0__58_carry__0_i_2_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    wx_mult0__58_carry__0_i_3
       (.I0(wx_mult0__21_carry__0_n_6),
        .I1(Q[1]),
        .I2(wx_mult0_carry__1_n_6),
        .O(wx_mult0__58_carry__0_i_3_n_0));
  LUT6 #(
    .INIT(64'h0FB44B0F4B0FF04B)) 
    wx_mult0__58_carry__0_i_4
       (.I0(wx_mult0__21_carry__0_n_6),
        .I1(Q[1]),
        .I2(wx_mult0__58_carry__0_i_8_n_0),
        .I3(Q[2]),
        .I4(wx_mult0__21_carry__0_n_5),
        .I5(wx_mult0_carry__1_n_5),
        .O(wx_mult0__58_carry__0_i_4_n_0));
  LUT6 #(
    .INIT(64'hC33C96696996C33C)) 
    wx_mult0__58_carry__0_i_5
       (.I0(wx_mult0_carry__1_n_6),
        .I1(Q[2]),
        .I2(wx_mult0__21_carry__0_n_5),
        .I3(wx_mult0_carry__1_n_5),
        .I4(wx_mult0__21_carry__0_n_6),
        .I5(Q[1]),
        .O(wx_mult0__58_carry__0_i_5_n_0));
  LUT5 #(
    .INIT(32'h69699669)) 
    wx_mult0__58_carry__0_i_6
       (.I0(wx_mult0_carry__1_n_6),
        .I1(Q[1]),
        .I2(wx_mult0__21_carry__0_n_6),
        .I3(Q[0]),
        .I4(wx_mult0__21_carry__0_n_7),
        .O(wx_mult0__58_carry__0_i_6_n_0));
  LUT3 #(
    .INIT(8'h96)) 
    wx_mult0__58_carry__0_i_7
       (.I0(Q[0]),
        .I1(wx_mult0__21_carry__0_n_7),
        .I2(wx_mult0_carry__1_n_7),
        .O(wx_mult0__58_carry__0_i_7_n_0));
  LUT3 #(
    .INIT(8'h69)) 
    wx_mult0__58_carry__0_i_8
       (.I0(Q[3]),
        .I1(wx_mult0__21_carry__0_n_4),
        .I2(wx_mult0_carry__1_n_4),
        .O(wx_mult0__58_carry__0_i_8_n_0));
  CARRY4 wx_mult0__58_carry__1
       (.CI(wx_mult0__58_carry__0_n_0),
        .CO({wx_mult0__58_carry__1_n_0,NLW_wx_mult0__58_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\x_cnt_reg[6] ,wx_mult0__58_carry__1_i_3_n_0,wx_mult0__58_carry__1_i_4_n_0}),
        .O({wx_mult0__58_carry__1_n_4,wx_mult0__58_carry__1_n_5,wx_mult0__58_carry__1_n_6,wx_mult0__58_carry__1_n_7}),
        .S({wx_mult0__58_carry__1_i_5_n_0,wx_mult0__58_carry__1_i_6_n_0,wx_mult0__58_carry__1_i_7_n_0,wx_mult0__58_carry__1_i_8_n_0}));
  LUT3 #(
    .INIT(8'h8E)) 
    wx_mult0__58_carry__1_i_11
       (.I0(CO),
        .I1(O[0]),
        .I2(Q[4]),
        .O(wx_mult0__58_carry__1_i_11_n_0));
  LUT6 #(
    .INIT(64'h00D4D400D40000D4)) 
    wx_mult0__58_carry__1_i_3
       (.I0(Q[3]),
        .I1(wx_mult0__21_carry__0_n_4),
        .I2(wx_mult0_carry__1_n_4),
        .I3(CO),
        .I4(O[0]),
        .I5(Q[4]),
        .O(wx_mult0__58_carry__1_i_3_n_0));
  LUT6 #(
    .INIT(64'h00D4D400D40000D4)) 
    wx_mult0__58_carry__1_i_4
       (.I0(Q[2]),
        .I1(wx_mult0__21_carry__0_n_5),
        .I2(wx_mult0_carry__1_n_5),
        .I3(wx_mult0_carry__1_n_4),
        .I4(wx_mult0__21_carry__0_n_4),
        .I5(Q[3]),
        .O(wx_mult0__58_carry__1_i_4_n_0));
  LUT6 #(
    .INIT(64'hF00F877887780FF0)) 
    wx_mult0__58_carry__1_i_5
       (.I0(O[1]),
        .I1(Q[5]),
        .I2(\x_cnt_reg[10] [2]),
        .I3(O[3]),
        .I4(\x_cnt_reg[5]_3 ),
        .I5(O[2]),
        .O(wx_mult0__58_carry__1_i_5_n_0));
  LUT6 #(
    .INIT(64'hC33C69969669C33C)) 
    wx_mult0__58_carry__1_i_6
       (.I0(wx_mult0__58_carry__1_i_11_n_0),
        .I1(tile_idx),
        .I2(Q[6]),
        .I3(O[2]),
        .I4(Q[5]),
        .I5(O[1]),
        .O(wx_mult0__58_carry__1_i_6_n_0));
  LUT6 #(
    .INIT(64'h599AA665A665599A)) 
    wx_mult0__58_carry__1_i_7
       (.I0(wx_mult0__58_carry__1_i_3_n_0),
        .I1(Q[4]),
        .I2(O[0]),
        .I3(CO),
        .I4(Q[5]),
        .I5(O[1]),
        .O(wx_mult0__58_carry__1_i_7_n_0));
  LUT5 #(
    .INIT(32'h99696966)) 
    wx_mult0__58_carry__1_i_8
       (.I0(wx_mult0__58_carry__1_i_4_n_0),
        .I1(\x_cnt_reg[4] ),
        .I2(Q[3]),
        .I3(wx_mult0__21_carry__0_n_4),
        .I4(wx_mult0_carry__1_n_4),
        .O(wx_mult0__58_carry__1_i_8_n_0));
  CARRY4 wx_mult0__58_carry__2
       (.CI(wx_mult0__58_carry__1_n_0),
        .CO(NLW_wx_mult0__58_carry__2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\x_cnt_reg[5]_2 }),
        .O({NLW_wx_mult0__58_carry__2_O_UNCONNECTED[3:2],wx_mult0__58_carry__2_n_6,wx_mult0__58_carry__2_n_7}),
        .S({1'b0,1'b0,wx_mult0__58_carry__2_i_2_n_0,wx_mult0__58_carry__2_i_3_n_0}));
  LUT6 #(
    .INIT(64'h63CC9C33CC9C3363)) 
    wx_mult0__58_carry__2_i_2
       (.I0(O[3]),
        .I1(\x_cnt_reg[5]_1 ),
        .I2(\x_cnt_reg[10] [2]),
        .I3(S[2]),
        .I4(wx_mult0__21_carry__2_n_2),
        .I5(wx_mult0__21_carry__2_n_7),
        .O(wx_mult0__58_carry__2_i_2_n_0));
  LUT6 #(
    .INIT(64'h0F87F078780F87F0)) 
    wx_mult0__58_carry__2_i_3
       (.I0(O[2]),
        .I1(\x_cnt_reg[5]_3 ),
        .I2(wx_mult0__21_carry__2_n_7),
        .I3(\x_cnt_reg[10] [2]),
        .I4(S[2]),
        .I5(O[3]),
        .O(wx_mult0__58_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    wx_mult0__58_carry_i_1
       (.I0(wx_mult0_carry__0_n_4),
        .I1(wx_mult0__21_carry_n_4),
        .O(wx_mult0__58_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    wx_mult0__58_carry_i_2
       (.I0(wx_mult0_carry__0_n_5),
        .I1(wx_mult0__21_carry_n_5),
        .O(wx_mult0__58_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    wx_mult0__58_carry_i_3
       (.I0(wx_mult0_carry__0_n_6),
        .I1(wx_mult0__21_carry_n_6),
        .O(wx_mult0__58_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    wx_mult0__58_carry_i_4
       (.I0(wx_mult0_carry__0_n_7),
        .I1(wx_mult0_carry_n_7),
        .O(wx_mult0__58_carry_i_4_n_0));
  CARRY4 wx_mult0_carry
       (.CI(1'b0),
        .CO({wx_mult0_carry_n_0,NLW_wx_mult0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({Q[1:0],1'b0,1'b1}),
        .O({NLW_wx_mult0_carry_O_UNCONNECTED[3:1],wx_mult0_carry_n_7}),
        .S({\x_cnt_reg[1] ,Q[0]}));
  CARRY4 wx_mult0_carry__0
       (.CI(wx_mult0_carry_n_0),
        .CO({wx_mult0_carry__0_n_0,NLW_wx_mult0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\x_cnt_reg[10] [0],Q[4:2]}),
        .O({wx_mult0_carry__0_n_4,wx_mult0_carry__0_n_5,wx_mult0_carry__0_n_6,wx_mult0_carry__0_n_7}),
        .S(\x_cnt_reg[10]_0 ));
  CARRY4 wx_mult0_carry__1
       (.CI(wx_mult0_carry__0_n_0),
        .CO({\wx_d1_reg[5]_0 ,NLW_wx_mult0_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,\x_cnt_reg[5] ,\x_cnt_reg[10] [2:1]}),
        .O({wx_mult0_carry__1_n_4,wx_mult0_carry__1_n_5,wx_mult0_carry__1_n_6,wx_mult0_carry__1_n_7}),
        .S(S));
  CARRY4 wx_mult_carry
       (.CI(1'b0),
        .CO({wx_mult_carry_n_0,NLW_wx_mult_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,wx_mult0__58_carry__0_n_6,1'b0}),
        .O({wx_mult[11:10],NLW_wx_mult_carry_O_UNCONNECTED[1:0]}),
        .S({wx_mult0__58_carry__0_n_4,wx_mult0__58_carry__0_n_5,wx_mult_carry_i_1_n_0,wx_mult0__58_carry__0_n_7}));
  CARRY4 wx_mult_carry__0
       (.CI(wx_mult_carry_n_0),
        .CO({wx_mult_carry__0_n_0,NLW_wx_mult_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(wx_mult[15:12]),
        .S({wx_mult0__58_carry__1_n_4,wx_mult0__58_carry__1_n_5,wx_mult0__58_carry__1_n_6,wx_mult0__58_carry__1_n_7}));
  CARRY4 wx_mult_carry__1
       (.CI(wx_mult_carry__0_n_0),
        .CO(NLW_wx_mult_carry__1_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_wx_mult_carry__1_O_UNCONNECTED[3:2],wx_mult__0,wx_mult[16]}),
        .S({1'b0,1'b0,wx_mult0__58_carry__2_n_6,wx_mult0__58_carry__2_n_7}));
  LUT1 #(
    .INIT(2'h1)) 
    wx_mult_carry_i_1
       (.I0(wx_mult0__58_carry__0_n_6),
        .O(wx_mult_carry_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    \wy_d1[7]_i_1 
       (.I0(wy_mult_n_88),
        .O(saturate_weight02));
  FDCE #(
    .INIT(1'b0)) 
    \wy_d1_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wy_mult_n_95),
        .Q(wy_d1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wy_d1_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wy_mult_n_94),
        .Q(wy_d1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wy_d1_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wy_mult_n_93),
        .Q(wy_d1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wy_d1_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wy_mult_n_92),
        .Q(wy_d1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wy_d1_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wy_mult_n_91),
        .Q(wy_d1[4]));
  FDCE #(
    .INIT(1'b0)) 
    \wy_d1_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wy_mult_n_90),
        .Q(wy_d1[5]));
  FDCE #(
    .INIT(1'b0)) 
    \wy_d1_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wy_mult_n_89),
        .Q(wy_d1[6]));
  FDCE #(
    .INIT(1'b0)) 
    \wy_d1_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(saturate_weight02),
        .Q(wy_d1[7]));
  FDCE #(
    .INIT(1'b0)) 
    \wy_d2_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wy_d1[0]),
        .Q(wy_d2[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wy_d2_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wy_d1[1]),
        .Q(wy_d2[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wy_d2_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wy_d1[2]),
        .Q(wy_d2[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wy_d2_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wy_d1[3]),
        .Q(wy_d2[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wy_d2_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wy_d1[4]),
        .Q(wy_d2[4]));
  FDCE #(
    .INIT(1'b0)) 
    \wy_d2_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wy_d1[5]),
        .Q(wy_d2[5]));
  FDCE #(
    .INIT(1'b0)) 
    \wy_d2_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wy_d1[6]),
        .Q(wy_d2[6]));
  FDCE #(
    .INIT(1'b0)) 
    \wy_d2_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wy_d1[7]),
        .Q(wy_d2[7]));
  FDCE #(
    .INIT(1'b0)) 
    \wy_d3_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wy_d2[0]),
        .Q(wy_d3[0]));
  FDCE #(
    .INIT(1'b0)) 
    \wy_d3_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wy_d2[1]),
        .Q(wy_d3[1]));
  FDCE #(
    .INIT(1'b0)) 
    \wy_d3_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wy_d2[2]),
        .Q(wy_d3[2]));
  FDCE #(
    .INIT(1'b0)) 
    \wy_d3_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wy_d2[3]),
        .Q(wy_d3[3]));
  FDCE #(
    .INIT(1'b0)) 
    \wy_d3_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wy_d2[4]),
        .Q(wy_d3[4]));
  FDCE #(
    .INIT(1'b0)) 
    \wy_d3_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wy_d2[5]),
        .Q(wy_d3[5]));
  FDCE #(
    .INIT(1'b0)) 
    \wy_d3_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wy_d2[6]),
        .Q(wy_d3[6]));
  FDCE #(
    .INIT(1'b0)) 
    \wy_d3_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(interp_d1_i_1_n_0),
        .D(wy_d2[7]),
        .Q(wy_d3[7]));
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-13 {cell *THIS*}}" *) 
  DSP48E1 #(
    .ACASCREG(0),
    .ADREG(1),
    .ALUMODEREG(0),
    .AREG(0),
    .AUTORESET_PATDET("NO_RESET"),
    .A_INPUT("DIRECT"),
    .BCASCREG(0),
    .BREG(0),
    .B_INPUT("DIRECT"),
    .CARRYINREG(0),
    .CARRYINSELREG(0),
    .CREG(0),
    .DREG(1),
    .INMODEREG(0),
    .MASK(48'h3FFFFFFFFFFF),
    .MREG(0),
    .OPMODEREG(0),
    .PATTERN(48'h000000000000),
    .PREG(0),
    .SEL_MASK("MASK"),
    .SEL_PATTERN("PATTERN"),
    .USE_DPORT("FALSE"),
    .USE_MULT("MULTIPLY"),
    .USE_PATTERN_DETECT("NO_PATDET"),
    .USE_SIMD("ONE48")) 
    wy_mult
       (.A({A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A[8],A}),
        .ACIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .ACOUT(NLW_wy_mult_ACOUT_UNCONNECTED[29:0]),
        .ALUMODE({1'b0,1'b0,1'b0,1'b0}),
        .B({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b1,1'b1,1'b0,1'b0,1'b0,1'b0}),
        .BCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .BCOUT(NLW_wy_mult_BCOUT_UNCONNECTED[17:0]),
        .C({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CARRYCASCIN(1'b0),
        .CARRYCASCOUT(NLW_wy_mult_CARRYCASCOUT_UNCONNECTED),
        .CARRYIN(1'b0),
        .CARRYINSEL({1'b0,1'b0,1'b0}),
        .CARRYOUT(NLW_wy_mult_CARRYOUT_UNCONNECTED[3:0]),
        .CEA1(1'b0),
        .CEA2(1'b0),
        .CEAD(1'b0),
        .CEALUMODE(1'b0),
        .CEB1(1'b0),
        .CEB2(1'b0),
        .CEC(1'b0),
        .CECARRYIN(1'b0),
        .CECTRL(1'b0),
        .CED(1'b0),
        .CEINMODE(1'b0),
        .CEM(1'b0),
        .CEP(1'b0),
        .CLK(1'b0),
        .D({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .INMODE({1'b0,1'b0,1'b0,1'b0,1'b0}),
        .MULTSIGNIN(1'b0),
        .MULTSIGNOUT(NLW_wy_mult_MULTSIGNOUT_UNCONNECTED),
        .OPMODE({1'b0,1'b1,1'b1,1'b0,1'b1,1'b0,1'b1}),
        .OVERFLOW(NLW_wy_mult_OVERFLOW_UNCONNECTED),
        .P({NLW_wy_mult_P_UNCONNECTED[47:18],wy_mult_n_88,wy_mult_n_89,wy_mult_n_90,wy_mult_n_91,wy_mult_n_92,wy_mult_n_93,wy_mult_n_94,wy_mult_n_95,NLW_wy_mult_P_UNCONNECTED[9:0]}),
        .PATTERNBDETECT(NLW_wy_mult_PATTERNBDETECT_UNCONNECTED),
        .PATTERNDETECT(NLW_wy_mult_PATTERNDETECT_UNCONNECTED),
        .PCIN({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .PCOUT(NLW_wy_mult_PCOUT_UNCONNECTED[47:0]),
        .RSTA(1'b0),
        .RSTALLCARRYIN(1'b0),
        .RSTALUMODE(1'b0),
        .RSTB(1'b0),
        .RSTC(1'b0),
        .RSTCTRL(1'b0),
        .RSTD(1'b0),
        .RSTINMODE(1'b0),
        .RSTM(1'b0),
        .RSTP(1'b0),
        .UNDERFLOW(NLW_wy_mult_UNDERFLOW_UNCONNECTED));
endmodule

module clahe_ram_16tiles_parallel
   (clear_busy,
    \clear_addr_reg[7]_0 ,
    ram_reg,
    ram_reg_0,
    ram_reg_1,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    \ram_wr_data_s3_reg[15] ,
    \ram_wr_data_s3_reg[15]_0 ,
    \ram_wr_data_s3_reg[15]_1 ,
    \ram_wr_data_s3_reg[15]_2 ,
    \ram_wr_data_s3_reg[15]_3 ,
    \ram_wr_data_s3_reg[15]_4 ,
    \ram_wr_data_s3_reg[15]_5 ,
    \ram_wr_data_s3_reg[15]_6 ,
    \ram_wr_data_s3_reg[11] ,
    \ram_wr_data_s3_reg[11]_0 ,
    \ram_wr_data_s3_reg[11]_1 ,
    \ram_wr_data_s3_reg[11]_2 ,
    \ram_wr_data_s3_reg[11]_3 ,
    \ram_wr_data_s3_reg[11]_4 ,
    \ram_wr_data_s3_reg[11]_5 ,
    \ram_wr_data_s3_reg[11]_6 ,
    \ram_wr_data_s3_reg[7] ,
    \ram_wr_data_s3_reg[7]_0 ,
    \ram_wr_data_s3_reg[7]_1 ,
    \ram_wr_data_s3_reg[7]_2 ,
    \ram_wr_data_s3_reg[7]_3 ,
    \ram_wr_data_s3_reg[7]_4 ,
    \ram_wr_data_s3_reg[7]_5 ,
    \ram_wr_data_s3_reg[7]_6 ,
    \ram_wr_data_s3_reg[3] ,
    \ram_wr_data_s3_reg[3]_0 ,
    \ram_wr_data_s3_reg[3]_1 ,
    \ram_wr_data_s3_reg[3]_2 ,
    \ram_wr_data_s3_reg[3]_3 ,
    \ram_wr_data_s3_reg[3]_4 ,
    \ram_wr_data_s3_reg[3]_5 ,
    \ram_wr_data_s3_reg[3]_6 ,
    \hist_buf_dina_r_reg[15] ,
    \cdf_bl_d2_reg[7] ,
    D,
    \cdf_br_d2_reg[7] ,
    \cdf_tr_d2_reg[7] ,
    \hist_buf_dina_r_reg[15]_0 ,
    CO,
    O,
    \excess_total_reg[7] ,
    \excess_total_reg[11] ,
    \excess_total_reg[15] ,
    \excess_total_reg[16] ,
    pixel_counter0,
    pclk_IBUF_BUFG,
    \pixel_s1_reg[7] ,
    \ram_wr_data_s3_reg[15]_7 ,
    \ram_a_we_a[1]_0 ,
    \pixel_s1_reg[7]_0 ,
    \ram_wr_data_s3_reg[15]_8 ,
    \ram_a_we_a[2]_1 ,
    \pixel_s1_reg[7]_1 ,
    \ram_wr_data_s3_reg[15]_9 ,
    \ram_a_we_a[3]_2 ,
    ADDRBWRADDR,
    \ram_wr_data_s3_reg[15]_10 ,
    \ram_a_we_a[4]_3 ,
    \pixel_s1_reg[7]_2 ,
    \ram_wr_data_s3_reg[15]_11 ,
    \ram_a_we_a[5]_4 ,
    \pixel_s1_reg[7]_3 ,
    \ram_wr_data_s3_reg[15]_12 ,
    \ram_a_we_a[6]_5 ,
    \pixel_s1_reg[7]_4 ,
    \ram_wr_data_s3_reg[15]_13 ,
    \ram_a_we_a[7]_6 ,
    \pixel_s1_reg[7]_5 ,
    \ram_wr_data_s3_reg[15]_14 ,
    \ram_a_we_a[8]_7 ,
    \pixel_s1_reg[7]_6 ,
    \ram_wr_data_s3_reg[15]_15 ,
    \ram_a_we_a[9]_8 ,
    \pixel_s1_reg[7]_7 ,
    \ram_wr_data_s3_reg[15]_16 ,
    \ram_a_we_a[10]_9 ,
    \pixel_s1_reg[7]_8 ,
    \ram_wr_data_s3_reg[15]_17 ,
    \ram_a_we_a[11]_10 ,
    \pixel_s1_reg[7]_9 ,
    \ram_wr_data_s3_reg[15]_18 ,
    \ram_a_we_a[12]_11 ,
    \pixel_s1_reg[7]_10 ,
    \ram_wr_data_s3_reg[15]_19 ,
    \ram_a_we_a[13]_12 ,
    \pixel_s1_reg[7]_11 ,
    \ram_wr_data_s3_reg[15]_20 ,
    \ram_a_we_a[14]_13 ,
    \pixel_s1_reg[7]_12 ,
    \ram_wr_data_s3_reg[15]_21 ,
    \ram_a_we_a[15]_14 ,
    \pixel_s1_reg[7]_13 ,
    \ram_wr_data_s3_reg[15]_22 ,
    \pixel_s1_reg[7]_14 ,
    \ram_wr_data_s3_reg[15]_23 ,
    \ram_b_we_a[1]_15 ,
    \pixel_s1_reg[7]_15 ,
    \ram_wr_data_s3_reg[15]_24 ,
    \ram_b_we_a[2]_16 ,
    \pixel_s1_reg[7]_16 ,
    \ram_wr_data_s3_reg[15]_25 ,
    \ram_b_we_a[3]_17 ,
    \pixel_s1_reg[7]_17 ,
    \ram_wr_data_s3_reg[15]_26 ,
    \ram_b_we_a[4]_18 ,
    \pixel_s1_reg[7]_18 ,
    \ram_wr_data_s3_reg[15]_27 ,
    \ram_b_we_a[5]_19 ,
    \pixel_s1_reg[7]_19 ,
    \ram_wr_data_s3_reg[15]_28 ,
    \ram_b_we_a[6]_20 ,
    \pixel_s1_reg[7]_20 ,
    \ram_wr_data_s3_reg[15]_29 ,
    \ram_b_we_a[7]_21 ,
    \pixel_s1_reg[7]_21 ,
    \ram_wr_data_s3_reg[15]_30 ,
    \ram_b_we_a[8]_22 ,
    \pixel_s1_reg[7]_22 ,
    \ram_wr_data_s3_reg[15]_31 ,
    \ram_b_we_a[9]_23 ,
    \pixel_s1_reg[7]_23 ,
    \ram_wr_data_s3_reg[15]_32 ,
    \ram_b_we_a[10]_24 ,
    \pixel_s1_reg[7]_24 ,
    \ram_wr_data_s3_reg[15]_33 ,
    \ram_b_we_a[11]_25 ,
    \pixel_s1_reg[7]_25 ,
    \ram_wr_data_s3_reg[15]_34 ,
    \ram_b_we_a[12]_26 ,
    \pixel_s1_reg[7]_26 ,
    \ram_wr_data_s3_reg[15]_35 ,
    \ram_b_we_a[13]_27 ,
    \pixel_s1_reg[7]_27 ,
    \ram_wr_data_s3_reg[15]_36 ,
    \ram_b_we_a[14]_28 ,
    \pixel_s1_reg[7]_28 ,
    \ram_wr_data_s3_reg[15]_37 ,
    \ram_b_we_a[15]_29 ,
    \pixel_s1_reg[7]_29 ,
    DIADI,
    vsync_d2_reg,
    rst_n,
    mapping_tl_tile_idx,
    rst_n_0,
    mapping_bl_tile_idx,
    mapping_tr_tile_idx,
    vsync_d2,
    vsync_d1,
    cdf_addr,
    cdf_wr_en_reg,
    \pixel_s3_reg[7] ,
    \tile_s3_reg[2] ,
    cdf_wr_en_reg_0,
    \tile_s3_reg[2]_0 ,
    cdf_wr_en_reg_1,
    \tile_s3_reg[2]_1 ,
    cdf_wr_en_reg_2,
    \tile_s3_reg[2]_2 ,
    cdf_wr_en_reg_3,
    \tile_s3_reg[2]_3 ,
    cdf_wr_en_reg_4,
    \tile_s3_reg[2]_4 ,
    cdf_wr_en_reg_5,
    \tile_s3_reg[2]_5 ,
    cdf_wr_en_reg_6,
    \tile_s3_reg[2]_6 ,
    cdf_wr_en_reg_7,
    \tile_s3_reg[3] ,
    cdf_wr_en_reg_8,
    \tile_s3_reg[3]_0 ,
    cdf_wr_en_reg_9,
    \tile_s3_reg[3]_1 ,
    cdf_wr_en_reg_10,
    \tile_s3_reg[3]_2 ,
    cdf_wr_en_reg_11,
    \tile_s3_reg[0] ,
    cdf_wr_en_reg_12,
    \tile_s3_reg[0]_0 ,
    cdf_wr_en_reg_13,
    \tile_s3_reg[1] ,
    cdf_wr_en_reg_14,
    \tile_s3_reg[2]_7 ,
    ping_pong_flag_reg_rep__0,
    cdf_wr_en_reg_15,
    \tile_s3_reg[0]_1 ,
    cdf_wr_en_reg_16,
    \tile_s3_reg[0]_2 ,
    cdf_wr_en_reg_17,
    \tile_s3_reg[1]_0 ,
    cdf_wr_en_reg_18,
    \tile_s3_reg[2]_8 ,
    cdf_wr_en_reg_19,
    \tile_s3_reg[2]_9 ,
    cdf_wr_en_reg_20,
    \tile_s3_reg[2]_10 ,
    cdf_wr_en_reg_21,
    \tile_s3_reg[3]_3 ,
    valid_s3,
    cdf_wr_en_reg_22,
    \tile_s3_reg[2]_11 ,
    cdf_wr_en_reg_23,
    \tile_s3_reg[2]_12 ,
    cdf_wr_en_reg_24,
    \tile_s3_reg[3]_4 ,
    cdf_wr_en_reg_25,
    \tile_s3_reg[2]_13 ,
    cdf_wr_en_reg_26,
    \tile_s3_reg[2]_14 ,
    cdf_wr_en_reg_27,
    \tile_s3_reg[3]_5 ,
    cdf_wr_en_reg_28,
    \tile_s3_reg[2]_15 ,
    cdf_wr_en_reg_29,
    \tile_s3_reg[2]_16 ,
    cdf_wr_en_reg_30,
    \tile_s3_reg[3]_6 ,
    Q,
    ping_pong_flag_reg_rep,
    cdf_tile_idx,
    clip_threshold_IBUF,
    DI,
    \excess_total_reg[6] ,
    \excess_total_reg[10] ,
    \excess_total_reg[14] ,
    S,
    \excess_total_reg[15]_0 ,
    in_href_IBUF,
    in_vsync_IBUF,
    hist_clear_start,
    clear_busy0,
    rst_n_1);
  output clear_busy;
  output \clear_addr_reg[7]_0 ;
  output ram_reg;
  output ram_reg_0;
  output ram_reg_1;
  output ram_reg_2;
  output ram_reg_3;
  output ram_reg_4;
  output ram_reg_5;
  output ram_reg_6;
  output ram_reg_7;
  output ram_reg_8;
  output \ram_wr_data_s3_reg[15] ;
  output \ram_wr_data_s3_reg[15]_0 ;
  output \ram_wr_data_s3_reg[15]_1 ;
  output \ram_wr_data_s3_reg[15]_2 ;
  output \ram_wr_data_s3_reg[15]_3 ;
  output \ram_wr_data_s3_reg[15]_4 ;
  output \ram_wr_data_s3_reg[15]_5 ;
  output \ram_wr_data_s3_reg[15]_6 ;
  output \ram_wr_data_s3_reg[11] ;
  output \ram_wr_data_s3_reg[11]_0 ;
  output \ram_wr_data_s3_reg[11]_1 ;
  output \ram_wr_data_s3_reg[11]_2 ;
  output \ram_wr_data_s3_reg[11]_3 ;
  output \ram_wr_data_s3_reg[11]_4 ;
  output \ram_wr_data_s3_reg[11]_5 ;
  output \ram_wr_data_s3_reg[11]_6 ;
  output \ram_wr_data_s3_reg[7] ;
  output \ram_wr_data_s3_reg[7]_0 ;
  output \ram_wr_data_s3_reg[7]_1 ;
  output \ram_wr_data_s3_reg[7]_2 ;
  output \ram_wr_data_s3_reg[7]_3 ;
  output \ram_wr_data_s3_reg[7]_4 ;
  output \ram_wr_data_s3_reg[7]_5 ;
  output \ram_wr_data_s3_reg[7]_6 ;
  output \ram_wr_data_s3_reg[3] ;
  output \ram_wr_data_s3_reg[3]_0 ;
  output \ram_wr_data_s3_reg[3]_1 ;
  output \ram_wr_data_s3_reg[3]_2 ;
  output \ram_wr_data_s3_reg[3]_3 ;
  output \ram_wr_data_s3_reg[3]_4 ;
  output \ram_wr_data_s3_reg[3]_5 ;
  output \ram_wr_data_s3_reg[3]_6 ;
  output [14:0]\hist_buf_dina_r_reg[15] ;
  output [7:0]\cdf_bl_d2_reg[7] ;
  output [7:0]D;
  output [7:0]\cdf_br_d2_reg[7] ;
  output [7:0]\cdf_tr_d2_reg[7] ;
  output [15:0]\hist_buf_dina_r_reg[15]_0 ;
  output [0:0]CO;
  output [3:0]O;
  output [3:0]\excess_total_reg[7] ;
  output [3:0]\excess_total_reg[11] ;
  output [3:0]\excess_total_reg[15] ;
  output [0:0]\excess_total_reg[16] ;
  output pixel_counter0;
  input pclk_IBUF_BUFG;
  input [7:0]\pixel_s1_reg[7] ;
  input [15:0]\ram_wr_data_s3_reg[15]_7 ;
  input \ram_a_we_a[1]_0 ;
  input [7:0]\pixel_s1_reg[7]_0 ;
  input [15:0]\ram_wr_data_s3_reg[15]_8 ;
  input \ram_a_we_a[2]_1 ;
  input [7:0]\pixel_s1_reg[7]_1 ;
  input [15:0]\ram_wr_data_s3_reg[15]_9 ;
  input \ram_a_we_a[3]_2 ;
  input [7:0]ADDRBWRADDR;
  input [15:0]\ram_wr_data_s3_reg[15]_10 ;
  input \ram_a_we_a[4]_3 ;
  input [7:0]\pixel_s1_reg[7]_2 ;
  input [15:0]\ram_wr_data_s3_reg[15]_11 ;
  input \ram_a_we_a[5]_4 ;
  input [7:0]\pixel_s1_reg[7]_3 ;
  input [15:0]\ram_wr_data_s3_reg[15]_12 ;
  input \ram_a_we_a[6]_5 ;
  input [7:0]\pixel_s1_reg[7]_4 ;
  input [15:0]\ram_wr_data_s3_reg[15]_13 ;
  input \ram_a_we_a[7]_6 ;
  input [7:0]\pixel_s1_reg[7]_5 ;
  input [15:0]\ram_wr_data_s3_reg[15]_14 ;
  input \ram_a_we_a[8]_7 ;
  input [7:0]\pixel_s1_reg[7]_6 ;
  input [15:0]\ram_wr_data_s3_reg[15]_15 ;
  input \ram_a_we_a[9]_8 ;
  input [7:0]\pixel_s1_reg[7]_7 ;
  input [15:0]\ram_wr_data_s3_reg[15]_16 ;
  input \ram_a_we_a[10]_9 ;
  input [7:0]\pixel_s1_reg[7]_8 ;
  input [15:0]\ram_wr_data_s3_reg[15]_17 ;
  input \ram_a_we_a[11]_10 ;
  input [7:0]\pixel_s1_reg[7]_9 ;
  input [15:0]\ram_wr_data_s3_reg[15]_18 ;
  input \ram_a_we_a[12]_11 ;
  input [7:0]\pixel_s1_reg[7]_10 ;
  input [15:0]\ram_wr_data_s3_reg[15]_19 ;
  input \ram_a_we_a[13]_12 ;
  input [7:0]\pixel_s1_reg[7]_11 ;
  input [15:0]\ram_wr_data_s3_reg[15]_20 ;
  input \ram_a_we_a[14]_13 ;
  input [7:0]\pixel_s1_reg[7]_12 ;
  input [15:0]\ram_wr_data_s3_reg[15]_21 ;
  input \ram_a_we_a[15]_14 ;
  input [7:0]\pixel_s1_reg[7]_13 ;
  input [15:0]\ram_wr_data_s3_reg[15]_22 ;
  input [7:0]\pixel_s1_reg[7]_14 ;
  input [15:0]\ram_wr_data_s3_reg[15]_23 ;
  input \ram_b_we_a[1]_15 ;
  input [7:0]\pixel_s1_reg[7]_15 ;
  input [15:0]\ram_wr_data_s3_reg[15]_24 ;
  input \ram_b_we_a[2]_16 ;
  input [7:0]\pixel_s1_reg[7]_16 ;
  input [15:0]\ram_wr_data_s3_reg[15]_25 ;
  input \ram_b_we_a[3]_17 ;
  input [7:0]\pixel_s1_reg[7]_17 ;
  input [15:0]\ram_wr_data_s3_reg[15]_26 ;
  input \ram_b_we_a[4]_18 ;
  input [7:0]\pixel_s1_reg[7]_18 ;
  input [15:0]\ram_wr_data_s3_reg[15]_27 ;
  input \ram_b_we_a[5]_19 ;
  input [7:0]\pixel_s1_reg[7]_19 ;
  input [15:0]\ram_wr_data_s3_reg[15]_28 ;
  input \ram_b_we_a[6]_20 ;
  input [7:0]\pixel_s1_reg[7]_20 ;
  input [15:0]\ram_wr_data_s3_reg[15]_29 ;
  input \ram_b_we_a[7]_21 ;
  input [7:0]\pixel_s1_reg[7]_21 ;
  input [15:0]\ram_wr_data_s3_reg[15]_30 ;
  input \ram_b_we_a[8]_22 ;
  input [7:0]\pixel_s1_reg[7]_22 ;
  input [15:0]\ram_wr_data_s3_reg[15]_31 ;
  input \ram_b_we_a[9]_23 ;
  input [7:0]\pixel_s1_reg[7]_23 ;
  input [15:0]\ram_wr_data_s3_reg[15]_32 ;
  input \ram_b_we_a[10]_24 ;
  input [7:0]\pixel_s1_reg[7]_24 ;
  input [15:0]\ram_wr_data_s3_reg[15]_33 ;
  input \ram_b_we_a[11]_25 ;
  input [7:0]\pixel_s1_reg[7]_25 ;
  input [15:0]\ram_wr_data_s3_reg[15]_34 ;
  input \ram_b_we_a[12]_26 ;
  input [7:0]\pixel_s1_reg[7]_26 ;
  input [15:0]\ram_wr_data_s3_reg[15]_35 ;
  input \ram_b_we_a[13]_27 ;
  input [7:0]\pixel_s1_reg[7]_27 ;
  input [15:0]\ram_wr_data_s3_reg[15]_36 ;
  input \ram_b_we_a[14]_28 ;
  input [7:0]\pixel_s1_reg[7]_28 ;
  input [15:0]\ram_wr_data_s3_reg[15]_37 ;
  input \ram_b_we_a[15]_29 ;
  input [7:0]\pixel_s1_reg[7]_29 ;
  input [15:0]DIADI;
  input vsync_d2_reg;
  input rst_n;
  input [3:0]mapping_tl_tile_idx;
  input rst_n_0;
  input [1:0]mapping_bl_tile_idx;
  input [1:0]mapping_tr_tile_idx;
  input vsync_d2;
  input vsync_d1;
  input [7:0]cdf_addr;
  input cdf_wr_en_reg;
  input [7:0]\pixel_s3_reg[7] ;
  input \tile_s3_reg[2] ;
  input cdf_wr_en_reg_0;
  input \tile_s3_reg[2]_0 ;
  input cdf_wr_en_reg_1;
  input \tile_s3_reg[2]_1 ;
  input cdf_wr_en_reg_2;
  input \tile_s3_reg[2]_2 ;
  input cdf_wr_en_reg_3;
  input \tile_s3_reg[2]_3 ;
  input cdf_wr_en_reg_4;
  input \tile_s3_reg[2]_4 ;
  input cdf_wr_en_reg_5;
  input \tile_s3_reg[2]_5 ;
  input cdf_wr_en_reg_6;
  input \tile_s3_reg[2]_6 ;
  input cdf_wr_en_reg_7;
  input \tile_s3_reg[3] ;
  input cdf_wr_en_reg_8;
  input \tile_s3_reg[3]_0 ;
  input cdf_wr_en_reg_9;
  input \tile_s3_reg[3]_1 ;
  input cdf_wr_en_reg_10;
  input \tile_s3_reg[3]_2 ;
  input cdf_wr_en_reg_11;
  input \tile_s3_reg[0] ;
  input cdf_wr_en_reg_12;
  input \tile_s3_reg[0]_0 ;
  input cdf_wr_en_reg_13;
  input \tile_s3_reg[1] ;
  input cdf_wr_en_reg_14;
  input \tile_s3_reg[2]_7 ;
  input ping_pong_flag_reg_rep__0;
  input cdf_wr_en_reg_15;
  input \tile_s3_reg[0]_1 ;
  input cdf_wr_en_reg_16;
  input \tile_s3_reg[0]_2 ;
  input cdf_wr_en_reg_17;
  input \tile_s3_reg[1]_0 ;
  input cdf_wr_en_reg_18;
  input \tile_s3_reg[2]_8 ;
  input cdf_wr_en_reg_19;
  input \tile_s3_reg[2]_9 ;
  input cdf_wr_en_reg_20;
  input \tile_s3_reg[2]_10 ;
  input cdf_wr_en_reg_21;
  input \tile_s3_reg[3]_3 ;
  input valid_s3;
  input cdf_wr_en_reg_22;
  input \tile_s3_reg[2]_11 ;
  input cdf_wr_en_reg_23;
  input \tile_s3_reg[2]_12 ;
  input cdf_wr_en_reg_24;
  input \tile_s3_reg[3]_4 ;
  input cdf_wr_en_reg_25;
  input \tile_s3_reg[2]_13 ;
  input cdf_wr_en_reg_26;
  input \tile_s3_reg[2]_14 ;
  input cdf_wr_en_reg_27;
  input \tile_s3_reg[3]_5 ;
  input cdf_wr_en_reg_28;
  input \tile_s3_reg[2]_15 ;
  input cdf_wr_en_reg_29;
  input \tile_s3_reg[2]_16 ;
  input cdf_wr_en_reg_30;
  input \tile_s3_reg[3]_6 ;
  input [3:0]Q;
  input ping_pong_flag_reg_rep;
  input [3:0]cdf_tile_idx;
  input [15:0]clip_threshold_IBUF;
  input [2:0]DI;
  input [3:0]\excess_total_reg[6] ;
  input [3:0]\excess_total_reg[10] ;
  input [3:0]\excess_total_reg[14] ;
  input [0:0]S;
  input [14:0]\excess_total_reg[15]_0 ;
  input in_href_IBUF;
  input in_vsync_IBUF;
  input hist_clear_start;
  input clear_busy0;
  input rst_n_1;

  wire [7:0]ADDRBWRADDR;
  wire [0:0]CO;
  wire [7:0]D;
  wire [2:0]DI;
  wire [15:0]DIADI;
  wire [3:0]O;
  wire [3:0]Q;
  wire [0:0]S;
  wire [7:0]cdf_addr;
  wire [7:0]\cdf_bl_d2_reg[7] ;
  wire [7:0]\cdf_br_d2_reg[7] ;
  wire [3:0]cdf_tile_idx;
  wire [7:0]\cdf_tr_d2_reg[7] ;
  wire cdf_wr_en_reg;
  wire cdf_wr_en_reg_0;
  wire cdf_wr_en_reg_1;
  wire cdf_wr_en_reg_10;
  wire cdf_wr_en_reg_11;
  wire cdf_wr_en_reg_12;
  wire cdf_wr_en_reg_13;
  wire cdf_wr_en_reg_14;
  wire cdf_wr_en_reg_15;
  wire cdf_wr_en_reg_16;
  wire cdf_wr_en_reg_17;
  wire cdf_wr_en_reg_18;
  wire cdf_wr_en_reg_19;
  wire cdf_wr_en_reg_2;
  wire cdf_wr_en_reg_20;
  wire cdf_wr_en_reg_21;
  wire cdf_wr_en_reg_22;
  wire cdf_wr_en_reg_23;
  wire cdf_wr_en_reg_24;
  wire cdf_wr_en_reg_25;
  wire cdf_wr_en_reg_26;
  wire cdf_wr_en_reg_27;
  wire cdf_wr_en_reg_28;
  wire cdf_wr_en_reg_29;
  wire cdf_wr_en_reg_3;
  wire cdf_wr_en_reg_30;
  wire cdf_wr_en_reg_4;
  wire cdf_wr_en_reg_5;
  wire cdf_wr_en_reg_6;
  wire cdf_wr_en_reg_7;
  wire cdf_wr_en_reg_8;
  wire cdf_wr_en_reg_9;
  wire [7:0]clear_addr;
  wire \clear_addr[0]_i_1_n_0 ;
  wire \clear_addr[1]_i_1_n_0 ;
  wire \clear_addr[2]_i_1_n_0 ;
  wire \clear_addr[3]_i_1_n_0 ;
  wire \clear_addr[4]_i_1_n_0 ;
  wire \clear_addr[5]_i_1_n_0 ;
  wire \clear_addr[6]_i_1_n_0 ;
  wire \clear_addr[6]_i_3_n_0 ;
  wire \clear_addr[7]_i_1_n_0 ;
  wire \clear_addr[7]_i_2_n_0 ;
  wire \clear_addr_reg[7]_0 ;
  wire clear_busy;
  wire clear_busy0;
  wire [15:0]clip_threshold_IBUF;
  wire [3:0]\excess_total_reg[10] ;
  wire [3:0]\excess_total_reg[11] ;
  wire [3:0]\excess_total_reg[14] ;
  wire [3:0]\excess_total_reg[15] ;
  wire [14:0]\excess_total_reg[15]_0 ;
  wire [0:0]\excess_total_reg[16] ;
  wire [3:0]\excess_total_reg[6] ;
  wire [3:0]\excess_total_reg[7] ;
  wire \gen_ram_a[11].ram_a_inst_n_1 ;
  wire \gen_ram_a[11].ram_a_inst_n_10 ;
  wire \gen_ram_a[11].ram_a_inst_n_11 ;
  wire \gen_ram_a[11].ram_a_inst_n_12 ;
  wire \gen_ram_a[11].ram_a_inst_n_13 ;
  wire \gen_ram_a[11].ram_a_inst_n_14 ;
  wire \gen_ram_a[11].ram_a_inst_n_15 ;
  wire \gen_ram_a[11].ram_a_inst_n_16 ;
  wire \gen_ram_a[11].ram_a_inst_n_17 ;
  wire \gen_ram_a[11].ram_a_inst_n_18 ;
  wire \gen_ram_a[11].ram_a_inst_n_19 ;
  wire \gen_ram_a[11].ram_a_inst_n_2 ;
  wire \gen_ram_a[11].ram_a_inst_n_20 ;
  wire \gen_ram_a[11].ram_a_inst_n_21 ;
  wire \gen_ram_a[11].ram_a_inst_n_22 ;
  wire \gen_ram_a[11].ram_a_inst_n_23 ;
  wire \gen_ram_a[11].ram_a_inst_n_24 ;
  wire \gen_ram_a[11].ram_a_inst_n_25 ;
  wire \gen_ram_a[11].ram_a_inst_n_26 ;
  wire \gen_ram_a[11].ram_a_inst_n_27 ;
  wire \gen_ram_a[11].ram_a_inst_n_28 ;
  wire \gen_ram_a[11].ram_a_inst_n_29 ;
  wire \gen_ram_a[11].ram_a_inst_n_3 ;
  wire \gen_ram_a[11].ram_a_inst_n_30 ;
  wire \gen_ram_a[11].ram_a_inst_n_31 ;
  wire \gen_ram_a[11].ram_a_inst_n_32 ;
  wire \gen_ram_a[11].ram_a_inst_n_33 ;
  wire \gen_ram_a[11].ram_a_inst_n_34 ;
  wire \gen_ram_a[11].ram_a_inst_n_35 ;
  wire \gen_ram_a[11].ram_a_inst_n_36 ;
  wire \gen_ram_a[11].ram_a_inst_n_37 ;
  wire \gen_ram_a[11].ram_a_inst_n_38 ;
  wire \gen_ram_a[11].ram_a_inst_n_39 ;
  wire \gen_ram_a[11].ram_a_inst_n_4 ;
  wire \gen_ram_a[11].ram_a_inst_n_40 ;
  wire \gen_ram_a[11].ram_a_inst_n_41 ;
  wire \gen_ram_a[11].ram_a_inst_n_42 ;
  wire \gen_ram_a[11].ram_a_inst_n_43 ;
  wire \gen_ram_a[11].ram_a_inst_n_44 ;
  wire \gen_ram_a[11].ram_a_inst_n_45 ;
  wire \gen_ram_a[11].ram_a_inst_n_46 ;
  wire \gen_ram_a[11].ram_a_inst_n_47 ;
  wire \gen_ram_a[11].ram_a_inst_n_48 ;
  wire \gen_ram_a[11].ram_a_inst_n_5 ;
  wire \gen_ram_a[11].ram_a_inst_n_6 ;
  wire \gen_ram_a[11].ram_a_inst_n_7 ;
  wire \gen_ram_a[11].ram_a_inst_n_8 ;
  wire \gen_ram_a[11].ram_a_inst_n_9 ;
  wire \gen_ram_a[15].ram_a_inst_n_1 ;
  wire \gen_ram_a[15].ram_a_inst_n_10 ;
  wire \gen_ram_a[15].ram_a_inst_n_11 ;
  wire \gen_ram_a[15].ram_a_inst_n_12 ;
  wire \gen_ram_a[15].ram_a_inst_n_13 ;
  wire \gen_ram_a[15].ram_a_inst_n_14 ;
  wire \gen_ram_a[15].ram_a_inst_n_15 ;
  wire \gen_ram_a[15].ram_a_inst_n_16 ;
  wire \gen_ram_a[15].ram_a_inst_n_17 ;
  wire \gen_ram_a[15].ram_a_inst_n_18 ;
  wire \gen_ram_a[15].ram_a_inst_n_19 ;
  wire \gen_ram_a[15].ram_a_inst_n_2 ;
  wire \gen_ram_a[15].ram_a_inst_n_20 ;
  wire \gen_ram_a[15].ram_a_inst_n_21 ;
  wire \gen_ram_a[15].ram_a_inst_n_22 ;
  wire \gen_ram_a[15].ram_a_inst_n_23 ;
  wire \gen_ram_a[15].ram_a_inst_n_24 ;
  wire \gen_ram_a[15].ram_a_inst_n_25 ;
  wire \gen_ram_a[15].ram_a_inst_n_26 ;
  wire \gen_ram_a[15].ram_a_inst_n_27 ;
  wire \gen_ram_a[15].ram_a_inst_n_28 ;
  wire \gen_ram_a[15].ram_a_inst_n_29 ;
  wire \gen_ram_a[15].ram_a_inst_n_3 ;
  wire \gen_ram_a[15].ram_a_inst_n_30 ;
  wire \gen_ram_a[15].ram_a_inst_n_31 ;
  wire \gen_ram_a[15].ram_a_inst_n_32 ;
  wire \gen_ram_a[15].ram_a_inst_n_33 ;
  wire \gen_ram_a[15].ram_a_inst_n_34 ;
  wire \gen_ram_a[15].ram_a_inst_n_35 ;
  wire \gen_ram_a[15].ram_a_inst_n_36 ;
  wire \gen_ram_a[15].ram_a_inst_n_37 ;
  wire \gen_ram_a[15].ram_a_inst_n_38 ;
  wire \gen_ram_a[15].ram_a_inst_n_39 ;
  wire \gen_ram_a[15].ram_a_inst_n_4 ;
  wire \gen_ram_a[15].ram_a_inst_n_40 ;
  wire \gen_ram_a[15].ram_a_inst_n_41 ;
  wire \gen_ram_a[15].ram_a_inst_n_42 ;
  wire \gen_ram_a[15].ram_a_inst_n_43 ;
  wire \gen_ram_a[15].ram_a_inst_n_44 ;
  wire \gen_ram_a[15].ram_a_inst_n_45 ;
  wire \gen_ram_a[15].ram_a_inst_n_46 ;
  wire \gen_ram_a[15].ram_a_inst_n_47 ;
  wire \gen_ram_a[15].ram_a_inst_n_48 ;
  wire \gen_ram_a[15].ram_a_inst_n_49 ;
  wire \gen_ram_a[15].ram_a_inst_n_5 ;
  wire \gen_ram_a[15].ram_a_inst_n_50 ;
  wire \gen_ram_a[15].ram_a_inst_n_51 ;
  wire \gen_ram_a[15].ram_a_inst_n_52 ;
  wire \gen_ram_a[15].ram_a_inst_n_53 ;
  wire \gen_ram_a[15].ram_a_inst_n_54 ;
  wire \gen_ram_a[15].ram_a_inst_n_55 ;
  wire \gen_ram_a[15].ram_a_inst_n_56 ;
  wire \gen_ram_a[15].ram_a_inst_n_57 ;
  wire \gen_ram_a[15].ram_a_inst_n_58 ;
  wire \gen_ram_a[15].ram_a_inst_n_59 ;
  wire \gen_ram_a[15].ram_a_inst_n_6 ;
  wire \gen_ram_a[15].ram_a_inst_n_60 ;
  wire \gen_ram_a[15].ram_a_inst_n_61 ;
  wire \gen_ram_a[15].ram_a_inst_n_62 ;
  wire \gen_ram_a[15].ram_a_inst_n_63 ;
  wire \gen_ram_a[15].ram_a_inst_n_64 ;
  wire \gen_ram_a[15].ram_a_inst_n_7 ;
  wire \gen_ram_a[15].ram_a_inst_n_8 ;
  wire \gen_ram_a[15].ram_a_inst_n_9 ;
  wire \gen_ram_a[3].ram_a_inst_n_16 ;
  wire \gen_ram_a[3].ram_a_inst_n_17 ;
  wire \gen_ram_a[3].ram_a_inst_n_18 ;
  wire \gen_ram_a[3].ram_a_inst_n_19 ;
  wire \gen_ram_a[3].ram_a_inst_n_20 ;
  wire \gen_ram_a[3].ram_a_inst_n_21 ;
  wire \gen_ram_a[3].ram_a_inst_n_22 ;
  wire \gen_ram_a[3].ram_a_inst_n_23 ;
  wire \gen_ram_a[3].ram_a_inst_n_24 ;
  wire \gen_ram_a[3].ram_a_inst_n_25 ;
  wire \gen_ram_a[3].ram_a_inst_n_26 ;
  wire \gen_ram_a[3].ram_a_inst_n_27 ;
  wire \gen_ram_a[3].ram_a_inst_n_28 ;
  wire \gen_ram_a[3].ram_a_inst_n_29 ;
  wire \gen_ram_a[3].ram_a_inst_n_30 ;
  wire \gen_ram_a[3].ram_a_inst_n_31 ;
  wire \gen_ram_a[3].ram_a_inst_n_32 ;
  wire \gen_ram_a[3].ram_a_inst_n_33 ;
  wire \gen_ram_a[3].ram_a_inst_n_34 ;
  wire \gen_ram_a[3].ram_a_inst_n_35 ;
  wire \gen_ram_a[3].ram_a_inst_n_36 ;
  wire \gen_ram_a[3].ram_a_inst_n_37 ;
  wire \gen_ram_a[3].ram_a_inst_n_38 ;
  wire \gen_ram_a[3].ram_a_inst_n_39 ;
  wire \gen_ram_a[3].ram_a_inst_n_40 ;
  wire \gen_ram_a[3].ram_a_inst_n_41 ;
  wire \gen_ram_a[3].ram_a_inst_n_42 ;
  wire \gen_ram_a[3].ram_a_inst_n_43 ;
  wire \gen_ram_a[3].ram_a_inst_n_44 ;
  wire \gen_ram_a[3].ram_a_inst_n_45 ;
  wire \gen_ram_a[3].ram_a_inst_n_46 ;
  wire \gen_ram_a[3].ram_a_inst_n_47 ;
  wire \gen_ram_a[7].ram_a_inst_n_10 ;
  wire \gen_ram_a[7].ram_a_inst_n_11 ;
  wire \gen_ram_a[7].ram_a_inst_n_12 ;
  wire \gen_ram_a[7].ram_a_inst_n_13 ;
  wire \gen_ram_a[7].ram_a_inst_n_14 ;
  wire \gen_ram_a[7].ram_a_inst_n_15 ;
  wire \gen_ram_a[7].ram_a_inst_n_16 ;
  wire \gen_ram_a[7].ram_a_inst_n_17 ;
  wire \gen_ram_a[7].ram_a_inst_n_18 ;
  wire \gen_ram_a[7].ram_a_inst_n_19 ;
  wire \gen_ram_a[7].ram_a_inst_n_2 ;
  wire \gen_ram_a[7].ram_a_inst_n_20 ;
  wire \gen_ram_a[7].ram_a_inst_n_21 ;
  wire \gen_ram_a[7].ram_a_inst_n_22 ;
  wire \gen_ram_a[7].ram_a_inst_n_23 ;
  wire \gen_ram_a[7].ram_a_inst_n_24 ;
  wire \gen_ram_a[7].ram_a_inst_n_25 ;
  wire \gen_ram_a[7].ram_a_inst_n_26 ;
  wire \gen_ram_a[7].ram_a_inst_n_27 ;
  wire \gen_ram_a[7].ram_a_inst_n_28 ;
  wire \gen_ram_a[7].ram_a_inst_n_29 ;
  wire \gen_ram_a[7].ram_a_inst_n_3 ;
  wire \gen_ram_a[7].ram_a_inst_n_30 ;
  wire \gen_ram_a[7].ram_a_inst_n_31 ;
  wire \gen_ram_a[7].ram_a_inst_n_32 ;
  wire \gen_ram_a[7].ram_a_inst_n_33 ;
  wire \gen_ram_a[7].ram_a_inst_n_34 ;
  wire \gen_ram_a[7].ram_a_inst_n_35 ;
  wire \gen_ram_a[7].ram_a_inst_n_36 ;
  wire \gen_ram_a[7].ram_a_inst_n_37 ;
  wire \gen_ram_a[7].ram_a_inst_n_38 ;
  wire \gen_ram_a[7].ram_a_inst_n_39 ;
  wire \gen_ram_a[7].ram_a_inst_n_4 ;
  wire \gen_ram_a[7].ram_a_inst_n_40 ;
  wire \gen_ram_a[7].ram_a_inst_n_41 ;
  wire \gen_ram_a[7].ram_a_inst_n_42 ;
  wire \gen_ram_a[7].ram_a_inst_n_43 ;
  wire \gen_ram_a[7].ram_a_inst_n_44 ;
  wire \gen_ram_a[7].ram_a_inst_n_45 ;
  wire \gen_ram_a[7].ram_a_inst_n_46 ;
  wire \gen_ram_a[7].ram_a_inst_n_47 ;
  wire \gen_ram_a[7].ram_a_inst_n_48 ;
  wire \gen_ram_a[7].ram_a_inst_n_49 ;
  wire \gen_ram_a[7].ram_a_inst_n_5 ;
  wire \gen_ram_a[7].ram_a_inst_n_6 ;
  wire \gen_ram_a[7].ram_a_inst_n_7 ;
  wire \gen_ram_a[7].ram_a_inst_n_8 ;
  wire \gen_ram_a[7].ram_a_inst_n_9 ;
  wire \gen_ram_b[11].ram_b_inst_n_1 ;
  wire \gen_ram_b[11].ram_b_inst_n_10 ;
  wire \gen_ram_b[11].ram_b_inst_n_11 ;
  wire \gen_ram_b[11].ram_b_inst_n_12 ;
  wire \gen_ram_b[11].ram_b_inst_n_13 ;
  wire \gen_ram_b[11].ram_b_inst_n_14 ;
  wire \gen_ram_b[11].ram_b_inst_n_15 ;
  wire \gen_ram_b[11].ram_b_inst_n_16 ;
  wire \gen_ram_b[11].ram_b_inst_n_2 ;
  wire \gen_ram_b[11].ram_b_inst_n_3 ;
  wire \gen_ram_b[11].ram_b_inst_n_32 ;
  wire \gen_ram_b[11].ram_b_inst_n_33 ;
  wire \gen_ram_b[11].ram_b_inst_n_34 ;
  wire \gen_ram_b[11].ram_b_inst_n_35 ;
  wire \gen_ram_b[11].ram_b_inst_n_36 ;
  wire \gen_ram_b[11].ram_b_inst_n_37 ;
  wire \gen_ram_b[11].ram_b_inst_n_38 ;
  wire \gen_ram_b[11].ram_b_inst_n_39 ;
  wire \gen_ram_b[11].ram_b_inst_n_4 ;
  wire \gen_ram_b[11].ram_b_inst_n_40 ;
  wire \gen_ram_b[11].ram_b_inst_n_41 ;
  wire \gen_ram_b[11].ram_b_inst_n_42 ;
  wire \gen_ram_b[11].ram_b_inst_n_43 ;
  wire \gen_ram_b[11].ram_b_inst_n_44 ;
  wire \gen_ram_b[11].ram_b_inst_n_45 ;
  wire \gen_ram_b[11].ram_b_inst_n_46 ;
  wire \gen_ram_b[11].ram_b_inst_n_47 ;
  wire \gen_ram_b[11].ram_b_inst_n_5 ;
  wire \gen_ram_b[11].ram_b_inst_n_6 ;
  wire \gen_ram_b[11].ram_b_inst_n_7 ;
  wire \gen_ram_b[11].ram_b_inst_n_8 ;
  wire \gen_ram_b[11].ram_b_inst_n_9 ;
  wire \gen_ram_b[15].ram_b_inst_n_0 ;
  wire \gen_ram_b[15].ram_b_inst_n_1 ;
  wire \gen_ram_b[15].ram_b_inst_n_10 ;
  wire \gen_ram_b[15].ram_b_inst_n_11 ;
  wire \gen_ram_b[15].ram_b_inst_n_12 ;
  wire \gen_ram_b[15].ram_b_inst_n_13 ;
  wire \gen_ram_b[15].ram_b_inst_n_14 ;
  wire \gen_ram_b[15].ram_b_inst_n_15 ;
  wire \gen_ram_b[15].ram_b_inst_n_16 ;
  wire \gen_ram_b[15].ram_b_inst_n_17 ;
  wire \gen_ram_b[15].ram_b_inst_n_18 ;
  wire \gen_ram_b[15].ram_b_inst_n_19 ;
  wire \gen_ram_b[15].ram_b_inst_n_2 ;
  wire \gen_ram_b[15].ram_b_inst_n_20 ;
  wire \gen_ram_b[15].ram_b_inst_n_21 ;
  wire \gen_ram_b[15].ram_b_inst_n_22 ;
  wire \gen_ram_b[15].ram_b_inst_n_23 ;
  wire \gen_ram_b[15].ram_b_inst_n_24 ;
  wire \gen_ram_b[15].ram_b_inst_n_25 ;
  wire \gen_ram_b[15].ram_b_inst_n_26 ;
  wire \gen_ram_b[15].ram_b_inst_n_27 ;
  wire \gen_ram_b[15].ram_b_inst_n_28 ;
  wire \gen_ram_b[15].ram_b_inst_n_29 ;
  wire \gen_ram_b[15].ram_b_inst_n_3 ;
  wire \gen_ram_b[15].ram_b_inst_n_30 ;
  wire \gen_ram_b[15].ram_b_inst_n_31 ;
  wire \gen_ram_b[15].ram_b_inst_n_4 ;
  wire \gen_ram_b[15].ram_b_inst_n_5 ;
  wire \gen_ram_b[15].ram_b_inst_n_6 ;
  wire \gen_ram_b[15].ram_b_inst_n_7 ;
  wire \gen_ram_b[15].ram_b_inst_n_8 ;
  wire \gen_ram_b[15].ram_b_inst_n_9 ;
  wire \gen_ram_b[3].ram_b_inst_n_16 ;
  wire \gen_ram_b[3].ram_b_inst_n_17 ;
  wire \gen_ram_b[3].ram_b_inst_n_18 ;
  wire \gen_ram_b[3].ram_b_inst_n_19 ;
  wire \gen_ram_b[3].ram_b_inst_n_20 ;
  wire \gen_ram_b[3].ram_b_inst_n_21 ;
  wire \gen_ram_b[3].ram_b_inst_n_22 ;
  wire \gen_ram_b[3].ram_b_inst_n_23 ;
  wire \gen_ram_b[3].ram_b_inst_n_24 ;
  wire \gen_ram_b[3].ram_b_inst_n_25 ;
  wire \gen_ram_b[3].ram_b_inst_n_26 ;
  wire \gen_ram_b[3].ram_b_inst_n_27 ;
  wire \gen_ram_b[3].ram_b_inst_n_28 ;
  wire \gen_ram_b[3].ram_b_inst_n_29 ;
  wire \gen_ram_b[3].ram_b_inst_n_30 ;
  wire \gen_ram_b[3].ram_b_inst_n_31 ;
  wire \gen_ram_b[3].ram_b_inst_n_32 ;
  wire \gen_ram_b[3].ram_b_inst_n_33 ;
  wire \gen_ram_b[3].ram_b_inst_n_34 ;
  wire \gen_ram_b[3].ram_b_inst_n_35 ;
  wire \gen_ram_b[3].ram_b_inst_n_36 ;
  wire \gen_ram_b[3].ram_b_inst_n_37 ;
  wire \gen_ram_b[3].ram_b_inst_n_38 ;
  wire \gen_ram_b[3].ram_b_inst_n_39 ;
  wire \gen_ram_b[3].ram_b_inst_n_40 ;
  wire \gen_ram_b[3].ram_b_inst_n_41 ;
  wire \gen_ram_b[3].ram_b_inst_n_42 ;
  wire \gen_ram_b[3].ram_b_inst_n_43 ;
  wire \gen_ram_b[3].ram_b_inst_n_44 ;
  wire \gen_ram_b[3].ram_b_inst_n_45 ;
  wire \gen_ram_b[3].ram_b_inst_n_46 ;
  wire \gen_ram_b[3].ram_b_inst_n_47 ;
  wire \gen_ram_b[7].ram_b_inst_n_1 ;
  wire \gen_ram_b[7].ram_b_inst_n_10 ;
  wire \gen_ram_b[7].ram_b_inst_n_11 ;
  wire \gen_ram_b[7].ram_b_inst_n_12 ;
  wire \gen_ram_b[7].ram_b_inst_n_13 ;
  wire \gen_ram_b[7].ram_b_inst_n_14 ;
  wire \gen_ram_b[7].ram_b_inst_n_15 ;
  wire \gen_ram_b[7].ram_b_inst_n_16 ;
  wire \gen_ram_b[7].ram_b_inst_n_17 ;
  wire \gen_ram_b[7].ram_b_inst_n_18 ;
  wire \gen_ram_b[7].ram_b_inst_n_19 ;
  wire \gen_ram_b[7].ram_b_inst_n_2 ;
  wire \gen_ram_b[7].ram_b_inst_n_20 ;
  wire \gen_ram_b[7].ram_b_inst_n_21 ;
  wire \gen_ram_b[7].ram_b_inst_n_22 ;
  wire \gen_ram_b[7].ram_b_inst_n_23 ;
  wire \gen_ram_b[7].ram_b_inst_n_24 ;
  wire \gen_ram_b[7].ram_b_inst_n_25 ;
  wire \gen_ram_b[7].ram_b_inst_n_26 ;
  wire \gen_ram_b[7].ram_b_inst_n_27 ;
  wire \gen_ram_b[7].ram_b_inst_n_28 ;
  wire \gen_ram_b[7].ram_b_inst_n_29 ;
  wire \gen_ram_b[7].ram_b_inst_n_3 ;
  wire \gen_ram_b[7].ram_b_inst_n_30 ;
  wire \gen_ram_b[7].ram_b_inst_n_31 ;
  wire \gen_ram_b[7].ram_b_inst_n_32 ;
  wire \gen_ram_b[7].ram_b_inst_n_33 ;
  wire \gen_ram_b[7].ram_b_inst_n_34 ;
  wire \gen_ram_b[7].ram_b_inst_n_35 ;
  wire \gen_ram_b[7].ram_b_inst_n_36 ;
  wire \gen_ram_b[7].ram_b_inst_n_37 ;
  wire \gen_ram_b[7].ram_b_inst_n_38 ;
  wire \gen_ram_b[7].ram_b_inst_n_39 ;
  wire \gen_ram_b[7].ram_b_inst_n_4 ;
  wire \gen_ram_b[7].ram_b_inst_n_40 ;
  wire \gen_ram_b[7].ram_b_inst_n_41 ;
  wire \gen_ram_b[7].ram_b_inst_n_42 ;
  wire \gen_ram_b[7].ram_b_inst_n_43 ;
  wire \gen_ram_b[7].ram_b_inst_n_44 ;
  wire \gen_ram_b[7].ram_b_inst_n_45 ;
  wire \gen_ram_b[7].ram_b_inst_n_46 ;
  wire \gen_ram_b[7].ram_b_inst_n_47 ;
  wire \gen_ram_b[7].ram_b_inst_n_48 ;
  wire \gen_ram_b[7].ram_b_inst_n_5 ;
  wire \gen_ram_b[7].ram_b_inst_n_6 ;
  wire \gen_ram_b[7].ram_b_inst_n_7 ;
  wire \gen_ram_b[7].ram_b_inst_n_8 ;
  wire \gen_ram_b[7].ram_b_inst_n_9 ;
  wire [14:0]\hist_buf_dina_r_reg[15] ;
  wire [15:0]\hist_buf_dina_r_reg[15]_0 ;
  wire hist_clear_start;
  wire in_href_IBUF;
  wire in_vsync_IBUF;
  wire init_clear_done;
  wire init_clear_done_i_1_n_0;
  wire init_clear_done_i_2_n_0;
  wire [1:0]mapping_bl_tile_idx;
  wire [3:2]mapping_br_tile_idx_d1;
  wire [3:0]mapping_tl_tile_idx;
  wire [3:0]mapping_tl_tile_idx_d1;
  wire [1:0]mapping_tr_tile_idx;
  wire [1:0]mapping_tr_tile_idx_d1;
  wire pclk_IBUF_BUFG;
  wire ping_pong_flag_reg_rep;
  wire ping_pong_flag_reg_rep__0;
  wire pixel_counter0;
  wire [7:0]\pixel_s1_reg[7] ;
  wire [7:0]\pixel_s1_reg[7]_0 ;
  wire [7:0]\pixel_s1_reg[7]_1 ;
  wire [7:0]\pixel_s1_reg[7]_10 ;
  wire [7:0]\pixel_s1_reg[7]_11 ;
  wire [7:0]\pixel_s1_reg[7]_12 ;
  wire [7:0]\pixel_s1_reg[7]_13 ;
  wire [7:0]\pixel_s1_reg[7]_14 ;
  wire [7:0]\pixel_s1_reg[7]_15 ;
  wire [7:0]\pixel_s1_reg[7]_16 ;
  wire [7:0]\pixel_s1_reg[7]_17 ;
  wire [7:0]\pixel_s1_reg[7]_18 ;
  wire [7:0]\pixel_s1_reg[7]_19 ;
  wire [7:0]\pixel_s1_reg[7]_2 ;
  wire [7:0]\pixel_s1_reg[7]_20 ;
  wire [7:0]\pixel_s1_reg[7]_21 ;
  wire [7:0]\pixel_s1_reg[7]_22 ;
  wire [7:0]\pixel_s1_reg[7]_23 ;
  wire [7:0]\pixel_s1_reg[7]_24 ;
  wire [7:0]\pixel_s1_reg[7]_25 ;
  wire [7:0]\pixel_s1_reg[7]_26 ;
  wire [7:0]\pixel_s1_reg[7]_27 ;
  wire [7:0]\pixel_s1_reg[7]_28 ;
  wire [7:0]\pixel_s1_reg[7]_29 ;
  wire [7:0]\pixel_s1_reg[7]_3 ;
  wire [7:0]\pixel_s1_reg[7]_4 ;
  wire [7:0]\pixel_s1_reg[7]_5 ;
  wire [7:0]\pixel_s1_reg[7]_6 ;
  wire [7:0]\pixel_s1_reg[7]_7 ;
  wire [7:0]\pixel_s1_reg[7]_8 ;
  wire [7:0]\pixel_s1_reg[7]_9 ;
  wire [7:0]\pixel_s3_reg[7] ;
  wire [15:0]\ram_a_dout_b[0]__0 ;
  wire [15:0]\ram_a_dout_b[10]__0 ;
  wire [15:0]\ram_a_dout_b[12]__0 ;
  wire [15:0]\ram_a_dout_b[13]__0 ;
  wire [15:0]\ram_a_dout_b[14]__0 ;
  wire [15:0]\ram_a_dout_b[1]__0 ;
  wire [15:0]\ram_a_dout_b[2]__0 ;
  wire [15:0]\ram_a_dout_b[4]__0 ;
  wire [15:0]\ram_a_dout_b[5]__0 ;
  wire [15:0]\ram_a_dout_b[6]__0 ;
  wire [15:0]\ram_a_dout_b[8]__0 ;
  wire [15:0]\ram_a_dout_b[9]__0 ;
  wire \ram_a_we_a[10]_9 ;
  wire \ram_a_we_a[11]_10 ;
  wire \ram_a_we_a[12]_11 ;
  wire \ram_a_we_a[13]_12 ;
  wire \ram_a_we_a[14]_13 ;
  wire \ram_a_we_a[15]_14 ;
  wire \ram_a_we_a[1]_0 ;
  wire \ram_a_we_a[2]_1 ;
  wire \ram_a_we_a[3]_2 ;
  wire \ram_a_we_a[4]_3 ;
  wire \ram_a_we_a[5]_4 ;
  wire \ram_a_we_a[6]_5 ;
  wire \ram_a_we_a[7]_6 ;
  wire \ram_a_we_a[8]_7 ;
  wire \ram_a_we_a[9]_8 ;
  wire [15:0]\ram_b_dout_b[0]__0 ;
  wire [15:0]\ram_b_dout_b[10]__0 ;
  wire [15:0]\ram_b_dout_b[12]__0 ;
  wire [15:0]\ram_b_dout_b[13]__0 ;
  wire [15:0]\ram_b_dout_b[14]__0 ;
  wire [15:0]\ram_b_dout_b[1]__0 ;
  wire [15:0]\ram_b_dout_b[2]__0 ;
  wire [15:0]\ram_b_dout_b[4]__0 ;
  wire [15:0]\ram_b_dout_b[5]__0 ;
  wire [15:0]\ram_b_dout_b[6]__0 ;
  wire [15:0]\ram_b_dout_b[8]__0 ;
  wire [15:0]\ram_b_dout_b[9]__0 ;
  wire \ram_b_we_a[10]_24 ;
  wire \ram_b_we_a[11]_25 ;
  wire \ram_b_we_a[12]_26 ;
  wire \ram_b_we_a[13]_27 ;
  wire \ram_b_we_a[14]_28 ;
  wire \ram_b_we_a[15]_29 ;
  wire \ram_b_we_a[1]_15 ;
  wire \ram_b_we_a[2]_16 ;
  wire \ram_b_we_a[3]_17 ;
  wire \ram_b_we_a[4]_18 ;
  wire \ram_b_we_a[5]_19 ;
  wire \ram_b_we_a[6]_20 ;
  wire \ram_b_we_a[7]_21 ;
  wire \ram_b_we_a[8]_22 ;
  wire \ram_b_we_a[9]_23 ;
  wire ram_reg;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_2;
  wire ram_reg_3;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire \ram_wr_data_s3_reg[11] ;
  wire \ram_wr_data_s3_reg[11]_0 ;
  wire \ram_wr_data_s3_reg[11]_1 ;
  wire \ram_wr_data_s3_reg[11]_2 ;
  wire \ram_wr_data_s3_reg[11]_3 ;
  wire \ram_wr_data_s3_reg[11]_4 ;
  wire \ram_wr_data_s3_reg[11]_5 ;
  wire \ram_wr_data_s3_reg[11]_6 ;
  wire \ram_wr_data_s3_reg[15] ;
  wire \ram_wr_data_s3_reg[15]_0 ;
  wire \ram_wr_data_s3_reg[15]_1 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_10 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_11 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_12 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_13 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_14 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_15 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_16 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_17 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_18 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_19 ;
  wire \ram_wr_data_s3_reg[15]_2 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_20 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_21 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_22 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_23 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_24 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_25 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_26 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_27 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_28 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_29 ;
  wire \ram_wr_data_s3_reg[15]_3 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_30 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_31 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_32 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_33 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_34 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_35 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_36 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_37 ;
  wire \ram_wr_data_s3_reg[15]_4 ;
  wire \ram_wr_data_s3_reg[15]_5 ;
  wire \ram_wr_data_s3_reg[15]_6 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_7 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_8 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_9 ;
  wire \ram_wr_data_s3_reg[3] ;
  wire \ram_wr_data_s3_reg[3]_0 ;
  wire \ram_wr_data_s3_reg[3]_1 ;
  wire \ram_wr_data_s3_reg[3]_2 ;
  wire \ram_wr_data_s3_reg[3]_3 ;
  wire \ram_wr_data_s3_reg[3]_4 ;
  wire \ram_wr_data_s3_reg[3]_5 ;
  wire \ram_wr_data_s3_reg[3]_6 ;
  wire \ram_wr_data_s3_reg[7] ;
  wire \ram_wr_data_s3_reg[7]_0 ;
  wire \ram_wr_data_s3_reg[7]_1 ;
  wire \ram_wr_data_s3_reg[7]_2 ;
  wire \ram_wr_data_s3_reg[7]_3 ;
  wire \ram_wr_data_s3_reg[7]_4 ;
  wire \ram_wr_data_s3_reg[7]_5 ;
  wire \ram_wr_data_s3_reg[7]_6 ;
  wire rst_n;
  wire rst_n_0;
  wire rst_n_1;
  wire \tile_s3_reg[0] ;
  wire \tile_s3_reg[0]_0 ;
  wire \tile_s3_reg[0]_1 ;
  wire \tile_s3_reg[0]_2 ;
  wire \tile_s3_reg[1] ;
  wire \tile_s3_reg[1]_0 ;
  wire \tile_s3_reg[2] ;
  wire \tile_s3_reg[2]_0 ;
  wire \tile_s3_reg[2]_1 ;
  wire \tile_s3_reg[2]_10 ;
  wire \tile_s3_reg[2]_11 ;
  wire \tile_s3_reg[2]_12 ;
  wire \tile_s3_reg[2]_13 ;
  wire \tile_s3_reg[2]_14 ;
  wire \tile_s3_reg[2]_15 ;
  wire \tile_s3_reg[2]_16 ;
  wire \tile_s3_reg[2]_2 ;
  wire \tile_s3_reg[2]_3 ;
  wire \tile_s3_reg[2]_4 ;
  wire \tile_s3_reg[2]_5 ;
  wire \tile_s3_reg[2]_6 ;
  wire \tile_s3_reg[2]_7 ;
  wire \tile_s3_reg[2]_8 ;
  wire \tile_s3_reg[2]_9 ;
  wire \tile_s3_reg[3] ;
  wire \tile_s3_reg[3]_0 ;
  wire \tile_s3_reg[3]_1 ;
  wire \tile_s3_reg[3]_2 ;
  wire \tile_s3_reg[3]_3 ;
  wire \tile_s3_reg[3]_4 ;
  wire \tile_s3_reg[3]_5 ;
  wire \tile_s3_reg[3]_6 ;
  wire valid_s3;
  wire vsync_d1;
  wire vsync_d2;
  wire vsync_d2_reg;

  LUT5 #(
    .INIT(32'h00FBFBFB)) 
    \clear_addr[0]_i_1 
       (.I0(clear_busy),
        .I1(vsync_d2),
        .I2(vsync_d1),
        .I3(\clear_addr_reg[7]_0 ),
        .I4(clear_addr[0]),
        .O(\clear_addr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FBFB00FBFBFBFB)) 
    \clear_addr[1]_i_1 
       (.I0(clear_busy),
        .I1(vsync_d2),
        .I2(vsync_d1),
        .I3(clear_addr[0]),
        .I4(clear_addr[1]),
        .I5(\clear_addr_reg[7]_0 ),
        .O(\clear_addr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0BB0B0B0BBBBBBBB)) 
    \clear_addr[2]_i_1 
       (.I0(clear_busy),
        .I1(hist_clear_start),
        .I2(clear_addr[2]),
        .I3(clear_addr[1]),
        .I4(clear_addr[0]),
        .I5(\clear_addr_reg[7]_0 ),
        .O(\clear_addr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1444444455555555)) 
    \clear_addr[3]_i_1 
       (.I0(clear_busy0),
        .I1(clear_addr[3]),
        .I2(clear_addr[0]),
        .I3(clear_addr[1]),
        .I4(clear_addr[2]),
        .I5(\clear_addr_reg[7]_0 ),
        .O(\clear_addr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00FBFB00FBFBFBFB)) 
    \clear_addr[4]_i_1 
       (.I0(clear_busy),
        .I1(vsync_d2),
        .I2(vsync_d1),
        .I3(clear_addr[4]),
        .I4(\clear_addr[6]_i_3_n_0 ),
        .I5(\clear_addr_reg[7]_0 ),
        .O(\clear_addr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0BB0B0B0BBBBBBBB)) 
    \clear_addr[5]_i_1 
       (.I0(clear_busy),
        .I1(hist_clear_start),
        .I2(clear_addr[5]),
        .I3(\clear_addr[6]_i_3_n_0 ),
        .I4(clear_addr[4]),
        .I5(\clear_addr_reg[7]_0 ),
        .O(\clear_addr[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1444444455555555)) 
    \clear_addr[6]_i_1 
       (.I0(clear_busy0),
        .I1(clear_addr[6]),
        .I2(clear_addr[4]),
        .I3(\clear_addr[6]_i_3_n_0 ),
        .I4(clear_addr[5]),
        .I5(\clear_addr_reg[7]_0 ),
        .O(\clear_addr[6]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h8000)) 
    \clear_addr[6]_i_3 
       (.I0(clear_addr[1]),
        .I1(clear_addr[0]),
        .I2(clear_addr[3]),
        .I3(clear_addr[2]),
        .O(\clear_addr[6]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \clear_addr[7]_i_1 
       (.I0(\clear_addr_reg[7]_0 ),
        .I1(clear_busy),
        .I2(vsync_d2),
        .I3(vsync_d1),
        .O(\clear_addr[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0BB0B0B0BBBBBBBB)) 
    \clear_addr[7]_i_2 
       (.I0(clear_busy),
        .I1(hist_clear_start),
        .I2(clear_addr[7]),
        .I3(init_clear_done_i_2_n_0),
        .I4(clear_addr[6]),
        .I5(\clear_addr_reg[7]_0 ),
        .O(\clear_addr[7]_i_2_n_0 ));
  FDCE #(
    .INIT(1'b0)) 
    \clear_addr_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(\clear_addr[7]_i_1_n_0 ),
        .CLR(rst_n_1),
        .D(\clear_addr[0]_i_1_n_0 ),
        .Q(clear_addr[0]));
  FDCE #(
    .INIT(1'b0)) 
    \clear_addr_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(\clear_addr[7]_i_1_n_0 ),
        .CLR(rst_n_1),
        .D(\clear_addr[1]_i_1_n_0 ),
        .Q(clear_addr[1]));
  FDCE #(
    .INIT(1'b0)) 
    \clear_addr_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(\clear_addr[7]_i_1_n_0 ),
        .CLR(rst_n_1),
        .D(\clear_addr[2]_i_1_n_0 ),
        .Q(clear_addr[2]));
  FDCE #(
    .INIT(1'b0)) 
    \clear_addr_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(\clear_addr[7]_i_1_n_0 ),
        .CLR(rst_n_1),
        .D(\clear_addr[3]_i_1_n_0 ),
        .Q(clear_addr[3]));
  FDCE #(
    .INIT(1'b0)) 
    \clear_addr_reg[4] 
       (.C(pclk_IBUF_BUFG),
        .CE(\clear_addr[7]_i_1_n_0 ),
        .CLR(rst_n_1),
        .D(\clear_addr[4]_i_1_n_0 ),
        .Q(clear_addr[4]));
  FDCE #(
    .INIT(1'b0)) 
    \clear_addr_reg[5] 
       (.C(pclk_IBUF_BUFG),
        .CE(\clear_addr[7]_i_1_n_0 ),
        .CLR(rst_n_1),
        .D(\clear_addr[5]_i_1_n_0 ),
        .Q(clear_addr[5]));
  FDCE #(
    .INIT(1'b0)) 
    \clear_addr_reg[6] 
       (.C(pclk_IBUF_BUFG),
        .CE(\clear_addr[7]_i_1_n_0 ),
        .CLR(rst_n_1),
        .D(\clear_addr[6]_i_1_n_0 ),
        .Q(clear_addr[6]));
  FDCE #(
    .INIT(1'b0)) 
    \clear_addr_reg[7] 
       (.C(pclk_IBUF_BUFG),
        .CE(\clear_addr[7]_i_1_n_0 ),
        .CLR(rst_n_1),
        .D(\clear_addr[7]_i_2_n_0 ),
        .Q(clear_addr[7]));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    clear_busy_i_3
       (.I0(\clear_addr[6]_i_3_n_0 ),
        .I1(clear_addr[7]),
        .I2(clear_addr[6]),
        .I3(clear_addr[5]),
        .I4(clear_addr[4]),
        .I5(init_clear_done),
        .O(\clear_addr_reg[7]_0 ));
  FDPE #(
    .INIT(1'b1)) 
    clear_busy_reg
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .D(vsync_d2_reg),
        .PRE(rst_n),
        .Q(clear_busy));
  clahe_simple_dual_ram_model \gen_ram_a[0].ram_a_inst 
       (.DOBDO(\ram_a_dout_b[0]__0 ),
        .Q(clear_addr),
        .cdf_addr(cdf_addr),
        .cdf_wr_en_reg(cdf_wr_en_reg_18),
        .clear_busy_reg(clear_busy),
        .init_clear_done(init_clear_done),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .ping_pong_flag_reg_rep__0(ping_pong_flag_reg_rep__0),
        .\pixel_s1_reg[7] (\pixel_s1_reg[7] ),
        .\pixel_s3_reg[7] (\pixel_s3_reg[7] ),
        .ram_reg_0(ram_reg_3),
        .\ram_wr_data_s3_reg[15] (\ram_wr_data_s3_reg[15]_7 ),
        .\tile_s3_reg[2] (\tile_s3_reg[2]_8 ));
  clahe_simple_dual_ram_model_0 \gen_ram_a[10].ram_a_inst 
       (.DOBDO(\ram_a_dout_b[10]__0 ),
        .Q(clear_addr),
        .cdf_addr(cdf_addr),
        .cdf_wr_en_reg(cdf_wr_en_reg_26),
        .clear_busy_reg(ram_reg_5),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .\pixel_s1_reg[7] (\pixel_s1_reg[7]_8 ),
        .\pixel_s3_reg[7] (\pixel_s3_reg[7] ),
        .\ram_a_we_a[10]_9 (\ram_a_we_a[10]_9 ),
        .\ram_wr_data_s3_reg[15] (\ram_wr_data_s3_reg[15]_17 ),
        .\tile_s3_reg[2] (\tile_s3_reg[2]_14 ));
  clahe_simple_dual_ram_model_1 \gen_ram_a[11].ram_a_inst 
       (.DOBDO(\ram_a_dout_b[10]__0 ),
        .Q(clear_addr),
        .cdf_addr(cdf_addr),
        .\cdf_bl_d2_reg[0] (\gen_ram_a[11].ram_a_inst_n_40 ),
        .\cdf_bl_d2_reg[1] (\gen_ram_a[11].ram_a_inst_n_39 ),
        .\cdf_bl_d2_reg[2] (\gen_ram_a[11].ram_a_inst_n_38 ),
        .\cdf_bl_d2_reg[3] (\gen_ram_a[11].ram_a_inst_n_37 ),
        .\cdf_bl_d2_reg[4] (\gen_ram_a[11].ram_a_inst_n_36 ),
        .\cdf_bl_d2_reg[5] (\gen_ram_a[11].ram_a_inst_n_35 ),
        .\cdf_bl_d2_reg[6] (\gen_ram_a[11].ram_a_inst_n_34 ),
        .\cdf_bl_d2_reg[7] (\gen_ram_a[11].ram_a_inst_n_33 ),
        .\cdf_br_d2_reg[0] (\gen_ram_a[11].ram_a_inst_n_48 ),
        .\cdf_br_d2_reg[1] (\gen_ram_a[11].ram_a_inst_n_47 ),
        .\cdf_br_d2_reg[2] (\gen_ram_a[11].ram_a_inst_n_46 ),
        .\cdf_br_d2_reg[3] (\gen_ram_a[11].ram_a_inst_n_45 ),
        .\cdf_br_d2_reg[4] (\gen_ram_a[11].ram_a_inst_n_44 ),
        .\cdf_br_d2_reg[5] (\gen_ram_a[11].ram_a_inst_n_43 ),
        .\cdf_br_d2_reg[6] (\gen_ram_a[11].ram_a_inst_n_42 ),
        .\cdf_br_d2_reg[7] (\gen_ram_a[11].ram_a_inst_n_41 ),
        .cdf_tile_idx(cdf_tile_idx[2:0]),
        .cdf_wr_en_reg(cdf_wr_en_reg_29),
        .clear_busy_reg(clear_busy),
        .\hist_buf_dina_r_reg[0] (\gen_ram_a[11].ram_a_inst_n_32 ),
        .\hist_buf_dina_r_reg[10] (\gen_ram_a[11].ram_a_inst_n_22 ),
        .\hist_buf_dina_r_reg[11] (\gen_ram_a[11].ram_a_inst_n_21 ),
        .\hist_buf_dina_r_reg[12] (\gen_ram_a[11].ram_a_inst_n_20 ),
        .\hist_buf_dina_r_reg[13] (\gen_ram_a[11].ram_a_inst_n_19 ),
        .\hist_buf_dina_r_reg[14] (\gen_ram_a[11].ram_a_inst_n_18 ),
        .\hist_buf_dina_r_reg[15] (\gen_ram_a[11].ram_a_inst_n_17 ),
        .\hist_buf_dina_r_reg[1] (\gen_ram_a[11].ram_a_inst_n_31 ),
        .\hist_buf_dina_r_reg[2] (\gen_ram_a[11].ram_a_inst_n_30 ),
        .\hist_buf_dina_r_reg[3] (\gen_ram_a[11].ram_a_inst_n_29 ),
        .\hist_buf_dina_r_reg[4] (\gen_ram_a[11].ram_a_inst_n_28 ),
        .\hist_buf_dina_r_reg[5] (\gen_ram_a[11].ram_a_inst_n_27 ),
        .\hist_buf_dina_r_reg[6] (\gen_ram_a[11].ram_a_inst_n_26 ),
        .\hist_buf_dina_r_reg[7] (\gen_ram_a[11].ram_a_inst_n_25 ),
        .\hist_buf_dina_r_reg[8] (\gen_ram_a[11].ram_a_inst_n_24 ),
        .\hist_buf_dina_r_reg[9] (\gen_ram_a[11].ram_a_inst_n_23 ),
        .init_clear_done(init_clear_done),
        .mapping_tl_tile_idx_d1(mapping_tl_tile_idx_d1[1:0]),
        .mapping_tr_tile_idx_d1(mapping_tr_tile_idx_d1),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .ping_pong_flag_reg_rep__0(ping_pong_flag_reg_rep__0),
        .\pixel_s1_reg[7] (\pixel_s1_reg[7]_9 ),
        .\pixel_s3_reg[7] (\pixel_s3_reg[7] ),
        .\ram_a_we_a[11]_10 (\ram_a_we_a[11]_10 ),
        .ram_reg_0(ram_reg_5),
        .ram_reg_1(\gen_ram_a[15].ram_a_inst_n_1 ),
        .ram_reg_10(\gen_ram_a[15].ram_a_inst_n_8 ),
        .ram_reg_11(\gen_ram_a[15].ram_a_inst_n_9 ),
        .ram_reg_12(\gen_ram_a[15].ram_a_inst_n_10 ),
        .ram_reg_13(\gen_ram_a[15].ram_a_inst_n_11 ),
        .ram_reg_14(\gen_ram_a[15].ram_a_inst_n_12 ),
        .ram_reg_15(\gen_ram_a[15].ram_a_inst_n_13 ),
        .ram_reg_16(\gen_ram_a[15].ram_a_inst_n_14 ),
        .ram_reg_17(\gen_ram_a[15].ram_a_inst_n_15 ),
        .ram_reg_18(\gen_ram_a[15].ram_a_inst_n_16 ),
        .ram_reg_19(\gen_ram_a[15].ram_a_inst_n_17 ),
        .ram_reg_2(\ram_a_dout_b[9]__0 ),
        .ram_reg_20(\gen_ram_a[15].ram_a_inst_n_18 ),
        .ram_reg_21(\gen_ram_a[15].ram_a_inst_n_19 ),
        .ram_reg_22(\gen_ram_a[15].ram_a_inst_n_20 ),
        .ram_reg_23(\gen_ram_a[15].ram_a_inst_n_21 ),
        .ram_reg_24(\gen_ram_a[15].ram_a_inst_n_22 ),
        .ram_reg_25(\gen_ram_a[15].ram_a_inst_n_23 ),
        .ram_reg_26(\gen_ram_a[15].ram_a_inst_n_24 ),
        .ram_reg_27(\gen_ram_a[15].ram_a_inst_n_25 ),
        .ram_reg_28(\gen_ram_a[15].ram_a_inst_n_26 ),
        .ram_reg_29(\gen_ram_a[15].ram_a_inst_n_27 ),
        .ram_reg_3(\ram_a_dout_b[8]__0 ),
        .ram_reg_30(\gen_ram_a[15].ram_a_inst_n_28 ),
        .ram_reg_31(\gen_ram_a[15].ram_a_inst_n_29 ),
        .ram_reg_32(\gen_ram_a[15].ram_a_inst_n_30 ),
        .ram_reg_33(\gen_ram_a[15].ram_a_inst_n_31 ),
        .ram_reg_34(\gen_ram_a[15].ram_a_inst_n_32 ),
        .ram_reg_4(\gen_ram_a[15].ram_a_inst_n_2 ),
        .ram_reg_5(\gen_ram_a[15].ram_a_inst_n_3 ),
        .ram_reg_6(\gen_ram_a[15].ram_a_inst_n_4 ),
        .ram_reg_7(\gen_ram_a[15].ram_a_inst_n_5 ),
        .ram_reg_8(\gen_ram_a[15].ram_a_inst_n_6 ),
        .ram_reg_9(\gen_ram_a[15].ram_a_inst_n_7 ),
        .\ram_wr_data_s3_reg[11] (\gen_ram_a[11].ram_a_inst_n_5 ),
        .\ram_wr_data_s3_reg[11]_0 (\gen_ram_a[11].ram_a_inst_n_6 ),
        .\ram_wr_data_s3_reg[11]_1 (\gen_ram_a[11].ram_a_inst_n_7 ),
        .\ram_wr_data_s3_reg[11]_2 (\gen_ram_a[11].ram_a_inst_n_8 ),
        .\ram_wr_data_s3_reg[15] (\gen_ram_a[11].ram_a_inst_n_1 ),
        .\ram_wr_data_s3_reg[15]_0 (\gen_ram_a[11].ram_a_inst_n_2 ),
        .\ram_wr_data_s3_reg[15]_1 (\gen_ram_a[11].ram_a_inst_n_3 ),
        .\ram_wr_data_s3_reg[15]_2 (\gen_ram_a[11].ram_a_inst_n_4 ),
        .\ram_wr_data_s3_reg[15]_3 (\ram_wr_data_s3_reg[15]_18 ),
        .\ram_wr_data_s3_reg[3] (\gen_ram_a[11].ram_a_inst_n_13 ),
        .\ram_wr_data_s3_reg[3]_0 (\gen_ram_a[11].ram_a_inst_n_14 ),
        .\ram_wr_data_s3_reg[3]_1 (\gen_ram_a[11].ram_a_inst_n_15 ),
        .\ram_wr_data_s3_reg[3]_2 (\gen_ram_a[11].ram_a_inst_n_16 ),
        .\ram_wr_data_s3_reg[7] (\gen_ram_a[11].ram_a_inst_n_9 ),
        .\ram_wr_data_s3_reg[7]_0 (\gen_ram_a[11].ram_a_inst_n_10 ),
        .\ram_wr_data_s3_reg[7]_1 (\gen_ram_a[11].ram_a_inst_n_11 ),
        .\ram_wr_data_s3_reg[7]_2 (\gen_ram_a[11].ram_a_inst_n_12 ),
        .\tile_s1_reg[2] (Q[2:0]),
        .\tile_s3_reg[2] (\tile_s3_reg[2]_16 ));
  clahe_simple_dual_ram_model_2 \gen_ram_a[12].ram_a_inst 
       (.DOBDO(\ram_a_dout_b[12]__0 ),
        .Q(clear_addr),
        .cdf_addr(cdf_addr),
        .cdf_wr_en_reg(cdf_wr_en_reg_19),
        .clear_busy_reg(ram_reg_4),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .\pixel_s1_reg[7] (\pixel_s1_reg[7]_10 ),
        .\pixel_s3_reg[7] (\pixel_s3_reg[7] ),
        .\ram_a_we_a[12]_11 (\ram_a_we_a[12]_11 ),
        .\ram_wr_data_s3_reg[15] (\ram_wr_data_s3_reg[15]_19 ),
        .\tile_s3_reg[2] (\tile_s3_reg[2]_9 ));
  clahe_simple_dual_ram_model_3 \gen_ram_a[13].ram_a_inst 
       (.DOBDO(\ram_a_dout_b[13]__0 ),
        .Q(clear_addr),
        .cdf_addr(cdf_addr),
        .cdf_wr_en_reg(cdf_wr_en_reg_22),
        .clear_busy_reg(ram_reg_4),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .\pixel_s1_reg[7] (\pixel_s1_reg[7]_11 ),
        .\pixel_s3_reg[7] (\pixel_s3_reg[7] ),
        .\ram_a_we_a[13]_12 (\ram_a_we_a[13]_12 ),
        .\ram_wr_data_s3_reg[15] (\ram_wr_data_s3_reg[15]_20 ),
        .\tile_s3_reg[2] (\tile_s3_reg[2]_11 ));
  clahe_simple_dual_ram_model_4 \gen_ram_a[14].ram_a_inst 
       (.DOBDO(\ram_a_dout_b[14]__0 ),
        .Q(clear_addr),
        .cdf_addr(cdf_addr),
        .cdf_wr_en_reg(cdf_wr_en_reg_25),
        .clear_busy_reg(ram_reg_4),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .\pixel_s1_reg[7] (\pixel_s1_reg[7]_12 ),
        .\pixel_s3_reg[7] (\pixel_s3_reg[7] ),
        .\ram_a_we_a[14]_13 (\ram_a_we_a[14]_13 ),
        .\ram_wr_data_s3_reg[15] (\ram_wr_data_s3_reg[15]_21 ),
        .\tile_s3_reg[2] (\tile_s3_reg[2]_13 ));
  clahe_simple_dual_ram_model_5 \gen_ram_a[15].ram_a_inst 
       (.DOBDO(\ram_a_dout_b[14]__0 ),
        .Q(clear_addr),
        .cdf_addr(cdf_addr),
        .\cdf_bl_d2_reg[0] (\gen_ram_a[15].ram_a_inst_n_47 ),
        .\cdf_bl_d2_reg[1] (\gen_ram_a[15].ram_a_inst_n_45 ),
        .\cdf_bl_d2_reg[2] (\gen_ram_a[15].ram_a_inst_n_43 ),
        .\cdf_bl_d2_reg[3] (\gen_ram_a[15].ram_a_inst_n_41 ),
        .\cdf_bl_d2_reg[4] (\gen_ram_a[15].ram_a_inst_n_39 ),
        .\cdf_bl_d2_reg[5] (\gen_ram_a[15].ram_a_inst_n_37 ),
        .\cdf_bl_d2_reg[6] (\gen_ram_a[15].ram_a_inst_n_35 ),
        .\cdf_bl_d2_reg[7] (\gen_ram_a[15].ram_a_inst_n_33 ),
        .\cdf_br_d2_reg[0] (\gen_ram_a[15].ram_a_inst_n_63 ),
        .\cdf_br_d2_reg[1] (\gen_ram_a[15].ram_a_inst_n_61 ),
        .\cdf_br_d2_reg[2] (\gen_ram_a[15].ram_a_inst_n_59 ),
        .\cdf_br_d2_reg[3] (\gen_ram_a[15].ram_a_inst_n_57 ),
        .\cdf_br_d2_reg[4] (\gen_ram_a[15].ram_a_inst_n_55 ),
        .\cdf_br_d2_reg[5] (\gen_ram_a[15].ram_a_inst_n_53 ),
        .\cdf_br_d2_reg[6] (\gen_ram_a[15].ram_a_inst_n_51 ),
        .\cdf_br_d2_reg[7] (\gen_ram_a[15].ram_a_inst_n_49 ),
        .cdf_tile_idx(cdf_tile_idx[1:0]),
        .\cdf_tl_d2_reg[0] (\gen_ram_a[15].ram_a_inst_n_48 ),
        .\cdf_tl_d2_reg[1] (\gen_ram_a[15].ram_a_inst_n_46 ),
        .\cdf_tl_d2_reg[2] (\gen_ram_a[15].ram_a_inst_n_44 ),
        .\cdf_tl_d2_reg[3] (\gen_ram_a[15].ram_a_inst_n_42 ),
        .\cdf_tl_d2_reg[4] (\gen_ram_a[15].ram_a_inst_n_40 ),
        .\cdf_tl_d2_reg[5] (\gen_ram_a[15].ram_a_inst_n_38 ),
        .\cdf_tl_d2_reg[6] (\gen_ram_a[15].ram_a_inst_n_36 ),
        .\cdf_tl_d2_reg[7] (\gen_ram_a[15].ram_a_inst_n_34 ),
        .\cdf_tr_d2_reg[0] (\gen_ram_a[15].ram_a_inst_n_64 ),
        .\cdf_tr_d2_reg[1] (\gen_ram_a[15].ram_a_inst_n_62 ),
        .\cdf_tr_d2_reg[2] (\gen_ram_a[15].ram_a_inst_n_60 ),
        .\cdf_tr_d2_reg[3] (\gen_ram_a[15].ram_a_inst_n_58 ),
        .\cdf_tr_d2_reg[4] (\gen_ram_a[15].ram_a_inst_n_56 ),
        .\cdf_tr_d2_reg[5] (\gen_ram_a[15].ram_a_inst_n_54 ),
        .\cdf_tr_d2_reg[6] (\gen_ram_a[15].ram_a_inst_n_52 ),
        .\cdf_tr_d2_reg[7] (\gen_ram_a[15].ram_a_inst_n_50 ),
        .cdf_wr_en_reg(cdf_wr_en_reg_28),
        .clear_busy_reg(clear_busy),
        .\hist_buf_dina_r_reg[0] (\gen_ram_a[15].ram_a_inst_n_32 ),
        .\hist_buf_dina_r_reg[10] (\gen_ram_a[15].ram_a_inst_n_22 ),
        .\hist_buf_dina_r_reg[11] (\gen_ram_a[15].ram_a_inst_n_21 ),
        .\hist_buf_dina_r_reg[12] (\gen_ram_a[15].ram_a_inst_n_20 ),
        .\hist_buf_dina_r_reg[13] (\gen_ram_a[15].ram_a_inst_n_19 ),
        .\hist_buf_dina_r_reg[14] (\gen_ram_a[15].ram_a_inst_n_18 ),
        .\hist_buf_dina_r_reg[15] (\gen_ram_a[15].ram_a_inst_n_17 ),
        .\hist_buf_dina_r_reg[1] (\gen_ram_a[15].ram_a_inst_n_31 ),
        .\hist_buf_dina_r_reg[2] (\gen_ram_a[15].ram_a_inst_n_30 ),
        .\hist_buf_dina_r_reg[3] (\gen_ram_a[15].ram_a_inst_n_29 ),
        .\hist_buf_dina_r_reg[4] (\gen_ram_a[15].ram_a_inst_n_28 ),
        .\hist_buf_dina_r_reg[5] (\gen_ram_a[15].ram_a_inst_n_27 ),
        .\hist_buf_dina_r_reg[6] (\gen_ram_a[15].ram_a_inst_n_26 ),
        .\hist_buf_dina_r_reg[7] (\gen_ram_a[15].ram_a_inst_n_25 ),
        .\hist_buf_dina_r_reg[8] (\gen_ram_a[15].ram_a_inst_n_24 ),
        .\hist_buf_dina_r_reg[9] (\gen_ram_a[15].ram_a_inst_n_23 ),
        .init_clear_done(init_clear_done),
        .mapping_br_tile_idx_d1(mapping_br_tile_idx_d1),
        .mapping_tl_tile_idx_d1(mapping_tl_tile_idx_d1),
        .mapping_tr_tile_idx_d1(mapping_tr_tile_idx_d1),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .ping_pong_flag_reg_rep__0(ping_pong_flag_reg_rep__0),
        .\pixel_s1_reg[7] (\pixel_s1_reg[7]_13 ),
        .\pixel_s3_reg[7] (\pixel_s3_reg[7] ),
        .\ram_a_we_a[15]_14 (\ram_a_we_a[15]_14 ),
        .ram_reg_0(ram_reg_4),
        .ram_reg_1(\ram_a_dout_b[13]__0 ),
        .ram_reg_10(\gen_ram_a[7].ram_a_inst_n_36 ),
        .ram_reg_11(\gen_ram_a[3].ram_a_inst_n_34 ),
        .ram_reg_12(\gen_ram_a[11].ram_a_inst_n_36 ),
        .ram_reg_13(\gen_ram_a[7].ram_a_inst_n_37 ),
        .ram_reg_14(\gen_ram_a[3].ram_a_inst_n_35 ),
        .ram_reg_15(\gen_ram_a[11].ram_a_inst_n_37 ),
        .ram_reg_16(\gen_ram_a[7].ram_a_inst_n_38 ),
        .ram_reg_17(\gen_ram_a[3].ram_a_inst_n_36 ),
        .ram_reg_18(\gen_ram_a[11].ram_a_inst_n_38 ),
        .ram_reg_19(\gen_ram_a[7].ram_a_inst_n_39 ),
        .ram_reg_2(\ram_a_dout_b[12]__0 ),
        .ram_reg_20(\gen_ram_a[3].ram_a_inst_n_37 ),
        .ram_reg_21(\gen_ram_a[11].ram_a_inst_n_39 ),
        .ram_reg_22(\gen_ram_a[7].ram_a_inst_n_40 ),
        .ram_reg_23(\gen_ram_a[3].ram_a_inst_n_38 ),
        .ram_reg_24(\gen_ram_a[11].ram_a_inst_n_40 ),
        .ram_reg_25(\gen_ram_a[7].ram_a_inst_n_41 ),
        .ram_reg_26(\gen_ram_a[3].ram_a_inst_n_39 ),
        .ram_reg_27(\gen_ram_a[11].ram_a_inst_n_41 ),
        .ram_reg_28(\gen_ram_a[7].ram_a_inst_n_42 ),
        .ram_reg_29(\gen_ram_a[3].ram_a_inst_n_40 ),
        .ram_reg_3(\gen_ram_a[11].ram_a_inst_n_33 ),
        .ram_reg_30(\gen_ram_a[11].ram_a_inst_n_42 ),
        .ram_reg_31(\gen_ram_a[7].ram_a_inst_n_43 ),
        .ram_reg_32(\gen_ram_a[3].ram_a_inst_n_41 ),
        .ram_reg_33(\gen_ram_a[11].ram_a_inst_n_43 ),
        .ram_reg_34(\gen_ram_a[7].ram_a_inst_n_44 ),
        .ram_reg_35(\gen_ram_a[3].ram_a_inst_n_42 ),
        .ram_reg_36(\gen_ram_a[11].ram_a_inst_n_44 ),
        .ram_reg_37(\gen_ram_a[7].ram_a_inst_n_45 ),
        .ram_reg_38(\gen_ram_a[3].ram_a_inst_n_43 ),
        .ram_reg_39(\gen_ram_a[11].ram_a_inst_n_45 ),
        .ram_reg_4(\gen_ram_a[7].ram_a_inst_n_34 ),
        .ram_reg_40(\gen_ram_a[7].ram_a_inst_n_46 ),
        .ram_reg_41(\gen_ram_a[3].ram_a_inst_n_44 ),
        .ram_reg_42(\gen_ram_a[11].ram_a_inst_n_46 ),
        .ram_reg_43(\gen_ram_a[7].ram_a_inst_n_47 ),
        .ram_reg_44(\gen_ram_a[3].ram_a_inst_n_45 ),
        .ram_reg_45(\gen_ram_a[11].ram_a_inst_n_47 ),
        .ram_reg_46(\gen_ram_a[7].ram_a_inst_n_48 ),
        .ram_reg_47(\gen_ram_a[3].ram_a_inst_n_46 ),
        .ram_reg_48(\gen_ram_a[11].ram_a_inst_n_48 ),
        .ram_reg_49(\gen_ram_a[7].ram_a_inst_n_49 ),
        .ram_reg_5(\gen_ram_a[3].ram_a_inst_n_32 ),
        .ram_reg_50(\gen_ram_a[3].ram_a_inst_n_47 ),
        .ram_reg_6(\gen_ram_a[11].ram_a_inst_n_34 ),
        .ram_reg_7(\gen_ram_a[7].ram_a_inst_n_35 ),
        .ram_reg_8(\gen_ram_a[3].ram_a_inst_n_33 ),
        .ram_reg_9(\gen_ram_a[11].ram_a_inst_n_35 ),
        .\ram_wr_data_s3_reg[11] (\gen_ram_a[15].ram_a_inst_n_5 ),
        .\ram_wr_data_s3_reg[11]_0 (\gen_ram_a[15].ram_a_inst_n_6 ),
        .\ram_wr_data_s3_reg[11]_1 (\gen_ram_a[15].ram_a_inst_n_7 ),
        .\ram_wr_data_s3_reg[11]_2 (\gen_ram_a[15].ram_a_inst_n_8 ),
        .\ram_wr_data_s3_reg[15] (\gen_ram_a[15].ram_a_inst_n_1 ),
        .\ram_wr_data_s3_reg[15]_0 (\gen_ram_a[15].ram_a_inst_n_2 ),
        .\ram_wr_data_s3_reg[15]_1 (\gen_ram_a[15].ram_a_inst_n_3 ),
        .\ram_wr_data_s3_reg[15]_2 (\gen_ram_a[15].ram_a_inst_n_4 ),
        .\ram_wr_data_s3_reg[15]_3 (\ram_wr_data_s3_reg[15]_22 ),
        .\ram_wr_data_s3_reg[3] (\gen_ram_a[15].ram_a_inst_n_13 ),
        .\ram_wr_data_s3_reg[3]_0 (\gen_ram_a[15].ram_a_inst_n_14 ),
        .\ram_wr_data_s3_reg[3]_1 (\gen_ram_a[15].ram_a_inst_n_15 ),
        .\ram_wr_data_s3_reg[3]_2 (\gen_ram_a[15].ram_a_inst_n_16 ),
        .\ram_wr_data_s3_reg[7] (\gen_ram_a[15].ram_a_inst_n_9 ),
        .\ram_wr_data_s3_reg[7]_0 (\gen_ram_a[15].ram_a_inst_n_10 ),
        .\ram_wr_data_s3_reg[7]_1 (\gen_ram_a[15].ram_a_inst_n_11 ),
        .\ram_wr_data_s3_reg[7]_2 (\gen_ram_a[15].ram_a_inst_n_12 ),
        .\tile_s1_reg[1] (Q[1:0]),
        .\tile_s3_reg[2] (\tile_s3_reg[2]_15 ));
  clahe_simple_dual_ram_model_6 \gen_ram_a[1].ram_a_inst 
       (.DOBDO(\ram_a_dout_b[1]__0 ),
        .Q(clear_addr),
        .cdf_addr(cdf_addr),
        .cdf_wr_en_reg(cdf_wr_en_reg_17),
        .clear_busy_reg(ram_reg_3),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .\pixel_s1_reg[7] (\pixel_s1_reg[7]_0 ),
        .\pixel_s3_reg[7] (\pixel_s3_reg[7] ),
        .\ram_a_we_a[1]_0 (\ram_a_we_a[1]_0 ),
        .\ram_wr_data_s3_reg[15] (\ram_wr_data_s3_reg[15]_8 ),
        .\tile_s3_reg[1] (\tile_s3_reg[1]_0 ));
  clahe_simple_dual_ram_model_7 \gen_ram_a[2].ram_a_inst 
       (.DOBDO(\ram_a_dout_b[2]__0 ),
        .Q(clear_addr),
        .cdf_addr(cdf_addr),
        .cdf_wr_en_reg(cdf_wr_en_reg_16),
        .clear_busy_reg(ram_reg_3),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .\pixel_s1_reg[7] (\pixel_s1_reg[7]_1 ),
        .\pixel_s3_reg[7] (\pixel_s3_reg[7] ),
        .\ram_a_we_a[2]_1 (\ram_a_we_a[2]_1 ),
        .\ram_wr_data_s3_reg[15] (\ram_wr_data_s3_reg[15]_9 ),
        .\tile_s3_reg[0] (\tile_s3_reg[0]_2 ));
  clahe_simple_dual_ram_model_8 \gen_ram_a[3].ram_a_inst 
       (.ADDRBWRADDR(ADDRBWRADDR),
        .DOBDO(\ram_a_dout_b[2]__0 ),
        .Q(clear_addr),
        .cdf_addr(cdf_addr),
        .\cdf_bl_d2_reg[0] (\gen_ram_a[3].ram_a_inst_n_39 ),
        .\cdf_bl_d2_reg[1] (\gen_ram_a[3].ram_a_inst_n_38 ),
        .\cdf_bl_d2_reg[2] (\gen_ram_a[3].ram_a_inst_n_37 ),
        .\cdf_bl_d2_reg[3] (\gen_ram_a[3].ram_a_inst_n_36 ),
        .\cdf_bl_d2_reg[4] (\gen_ram_a[3].ram_a_inst_n_35 ),
        .\cdf_bl_d2_reg[5] (\gen_ram_a[3].ram_a_inst_n_34 ),
        .\cdf_bl_d2_reg[6] (\gen_ram_a[3].ram_a_inst_n_33 ),
        .\cdf_bl_d2_reg[7] (\gen_ram_a[3].ram_a_inst_n_32 ),
        .\cdf_br_d2_reg[0] (\gen_ram_a[3].ram_a_inst_n_47 ),
        .\cdf_br_d2_reg[1] (\gen_ram_a[3].ram_a_inst_n_46 ),
        .\cdf_br_d2_reg[2] (\gen_ram_a[3].ram_a_inst_n_45 ),
        .\cdf_br_d2_reg[3] (\gen_ram_a[3].ram_a_inst_n_44 ),
        .\cdf_br_d2_reg[4] (\gen_ram_a[3].ram_a_inst_n_43 ),
        .\cdf_br_d2_reg[5] (\gen_ram_a[3].ram_a_inst_n_42 ),
        .\cdf_br_d2_reg[6] (\gen_ram_a[3].ram_a_inst_n_41 ),
        .\cdf_br_d2_reg[7] (\gen_ram_a[3].ram_a_inst_n_40 ),
        .cdf_tile_idx(cdf_tile_idx[2:0]),
        .cdf_wr_en_reg(cdf_wr_en_reg_15),
        .clear_busy_reg(ram_reg_3),
        .\hist_buf_dina_r_reg[0] (\gen_ram_a[3].ram_a_inst_n_31 ),
        .\hist_buf_dina_r_reg[10] (\gen_ram_a[3].ram_a_inst_n_21 ),
        .\hist_buf_dina_r_reg[11] (\gen_ram_a[3].ram_a_inst_n_20 ),
        .\hist_buf_dina_r_reg[12] (\gen_ram_a[3].ram_a_inst_n_19 ),
        .\hist_buf_dina_r_reg[13] (\gen_ram_a[3].ram_a_inst_n_18 ),
        .\hist_buf_dina_r_reg[14] (\gen_ram_a[3].ram_a_inst_n_17 ),
        .\hist_buf_dina_r_reg[15] (\gen_ram_a[3].ram_a_inst_n_16 ),
        .\hist_buf_dina_r_reg[1] (\gen_ram_a[3].ram_a_inst_n_30 ),
        .\hist_buf_dina_r_reg[2] (\gen_ram_a[3].ram_a_inst_n_29 ),
        .\hist_buf_dina_r_reg[3] (\gen_ram_a[3].ram_a_inst_n_28 ),
        .\hist_buf_dina_r_reg[4] (\gen_ram_a[3].ram_a_inst_n_27 ),
        .\hist_buf_dina_r_reg[5] (\gen_ram_a[3].ram_a_inst_n_26 ),
        .\hist_buf_dina_r_reg[6] (\gen_ram_a[3].ram_a_inst_n_25 ),
        .\hist_buf_dina_r_reg[7] (\gen_ram_a[3].ram_a_inst_n_24 ),
        .\hist_buf_dina_r_reg[8] (\gen_ram_a[3].ram_a_inst_n_23 ),
        .\hist_buf_dina_r_reg[9] (\gen_ram_a[3].ram_a_inst_n_22 ),
        .mapping_tl_tile_idx_d1(mapping_tl_tile_idx_d1[1:0]),
        .mapping_tr_tile_idx_d1(mapping_tr_tile_idx_d1),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .\pixel_s3_reg[7] (\pixel_s3_reg[7] ),
        .\ram_a_we_a[3]_2 (\ram_a_we_a[3]_2 ),
        .ram_reg_0(\gen_ram_a[7].ram_a_inst_n_2 ),
        .ram_reg_1(\ram_a_dout_b[1]__0 ),
        .ram_reg_10(\gen_ram_a[7].ram_a_inst_n_10 ),
        .ram_reg_11(\gen_ram_a[7].ram_a_inst_n_11 ),
        .ram_reg_12(\gen_ram_a[7].ram_a_inst_n_12 ),
        .ram_reg_13(\gen_ram_a[7].ram_a_inst_n_13 ),
        .ram_reg_14(\gen_ram_a[7].ram_a_inst_n_14 ),
        .ram_reg_15(\gen_ram_a[7].ram_a_inst_n_15 ),
        .ram_reg_16(\gen_ram_a[7].ram_a_inst_n_16 ),
        .ram_reg_17(\gen_ram_a[7].ram_a_inst_n_17 ),
        .ram_reg_18(\gen_ram_a[7].ram_a_inst_n_18 ),
        .ram_reg_19(\gen_ram_a[7].ram_a_inst_n_19 ),
        .ram_reg_2(\ram_a_dout_b[0]__0 ),
        .ram_reg_20(\gen_ram_a[7].ram_a_inst_n_20 ),
        .ram_reg_21(\gen_ram_a[7].ram_a_inst_n_21 ),
        .ram_reg_22(\gen_ram_a[7].ram_a_inst_n_22 ),
        .ram_reg_23(\gen_ram_a[7].ram_a_inst_n_23 ),
        .ram_reg_24(\gen_ram_a[7].ram_a_inst_n_24 ),
        .ram_reg_25(\gen_ram_a[7].ram_a_inst_n_25 ),
        .ram_reg_26(\gen_ram_a[7].ram_a_inst_n_26 ),
        .ram_reg_27(\gen_ram_a[7].ram_a_inst_n_27 ),
        .ram_reg_28(\gen_ram_a[7].ram_a_inst_n_28 ),
        .ram_reg_29(\gen_ram_a[7].ram_a_inst_n_29 ),
        .ram_reg_3(\gen_ram_a[7].ram_a_inst_n_3 ),
        .ram_reg_30(\gen_ram_a[7].ram_a_inst_n_30 ),
        .ram_reg_31(\gen_ram_a[7].ram_a_inst_n_31 ),
        .ram_reg_32(\gen_ram_a[7].ram_a_inst_n_32 ),
        .ram_reg_33(\gen_ram_a[7].ram_a_inst_n_33 ),
        .ram_reg_4(\gen_ram_a[7].ram_a_inst_n_4 ),
        .ram_reg_5(\gen_ram_a[7].ram_a_inst_n_5 ),
        .ram_reg_6(\gen_ram_a[7].ram_a_inst_n_6 ),
        .ram_reg_7(\gen_ram_a[7].ram_a_inst_n_7 ),
        .ram_reg_8(\gen_ram_a[7].ram_a_inst_n_8 ),
        .ram_reg_9(\gen_ram_a[7].ram_a_inst_n_9 ),
        .\ram_wr_data_s3_reg[11] (\ram_wr_data_s3_reg[11]_0 ),
        .\ram_wr_data_s3_reg[11]_0 (\ram_wr_data_s3_reg[11]_1 ),
        .\ram_wr_data_s3_reg[11]_1 (\ram_wr_data_s3_reg[11]_4 ),
        .\ram_wr_data_s3_reg[11]_2 (\ram_wr_data_s3_reg[11]_6 ),
        .\ram_wr_data_s3_reg[15] (\ram_wr_data_s3_reg[15]_0 ),
        .\ram_wr_data_s3_reg[15]_0 (\ram_wr_data_s3_reg[15]_2 ),
        .\ram_wr_data_s3_reg[15]_1 (\ram_wr_data_s3_reg[15]_3 ),
        .\ram_wr_data_s3_reg[15]_2 (\ram_wr_data_s3_reg[15]_5 ),
        .\ram_wr_data_s3_reg[15]_3 (\ram_wr_data_s3_reg[15]_10 ),
        .\ram_wr_data_s3_reg[3] (\ram_wr_data_s3_reg[3]_0 ),
        .\ram_wr_data_s3_reg[3]_0 (\ram_wr_data_s3_reg[3]_1 ),
        .\ram_wr_data_s3_reg[3]_1 (\ram_wr_data_s3_reg[3]_3 ),
        .\ram_wr_data_s3_reg[3]_2 (\ram_wr_data_s3_reg[3]_6 ),
        .\ram_wr_data_s3_reg[7] (\ram_wr_data_s3_reg[7]_0 ),
        .\ram_wr_data_s3_reg[7]_0 (\ram_wr_data_s3_reg[7]_1 ),
        .\ram_wr_data_s3_reg[7]_1 (\ram_wr_data_s3_reg[7]_4 ),
        .\ram_wr_data_s3_reg[7]_2 (\ram_wr_data_s3_reg[7]_5 ),
        .\tile_s1_reg[2] (\gen_ram_a[11].ram_a_inst_n_1 ),
        .\tile_s1_reg[2]_0 (\gen_ram_a[11].ram_a_inst_n_2 ),
        .\tile_s1_reg[2]_1 (\gen_ram_a[11].ram_a_inst_n_3 ),
        .\tile_s1_reg[2]_10 (\gen_ram_a[11].ram_a_inst_n_12 ),
        .\tile_s1_reg[2]_11 (\gen_ram_a[11].ram_a_inst_n_13 ),
        .\tile_s1_reg[2]_12 (\gen_ram_a[11].ram_a_inst_n_14 ),
        .\tile_s1_reg[2]_13 (\gen_ram_a[11].ram_a_inst_n_15 ),
        .\tile_s1_reg[2]_14 (\gen_ram_a[11].ram_a_inst_n_16 ),
        .\tile_s1_reg[2]_2 (\gen_ram_a[11].ram_a_inst_n_4 ),
        .\tile_s1_reg[2]_3 (\gen_ram_a[11].ram_a_inst_n_5 ),
        .\tile_s1_reg[2]_4 (\gen_ram_a[11].ram_a_inst_n_6 ),
        .\tile_s1_reg[2]_5 (\gen_ram_a[11].ram_a_inst_n_7 ),
        .\tile_s1_reg[2]_6 (\gen_ram_a[11].ram_a_inst_n_8 ),
        .\tile_s1_reg[2]_7 (\gen_ram_a[11].ram_a_inst_n_9 ),
        .\tile_s1_reg[2]_8 (\gen_ram_a[11].ram_a_inst_n_10 ),
        .\tile_s1_reg[2]_9 (\gen_ram_a[11].ram_a_inst_n_11 ),
        .\tile_s1_reg[3] (Q),
        .\tile_s3_reg[0] (\tile_s3_reg[0]_1 ));
  clahe_simple_dual_ram_model_9 \gen_ram_a[4].ram_a_inst 
       (.DOBDO(\ram_a_dout_b[4]__0 ),
        .Q(clear_addr),
        .cdf_addr(cdf_addr),
        .cdf_wr_en_reg(cdf_wr_en_reg_21),
        .clear_busy_reg(ram_reg_6),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .\pixel_s1_reg[7] (\pixel_s1_reg[7]_2 ),
        .\pixel_s3_reg[7] (\pixel_s3_reg[7] ),
        .\ram_a_we_a[4]_3 (\ram_a_we_a[4]_3 ),
        .\ram_wr_data_s3_reg[15] (\ram_wr_data_s3_reg[15]_11 ),
        .\tile_s3_reg[3] (\tile_s3_reg[3]_3 ));
  clahe_simple_dual_ram_model_10 \gen_ram_a[5].ram_a_inst 
       (.DOBDO(\ram_a_dout_b[5]__0 ),
        .Q(clear_addr),
        .cdf_addr(cdf_addr),
        .cdf_wr_en_reg(cdf_wr_en_reg_24),
        .clear_busy_reg(ram_reg_6),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .\pixel_s1_reg[7] (\pixel_s1_reg[7]_3 ),
        .\pixel_s3_reg[7] (\pixel_s3_reg[7] ),
        .\ram_a_we_a[5]_4 (\ram_a_we_a[5]_4 ),
        .\ram_wr_data_s3_reg[15] (\ram_wr_data_s3_reg[15]_12 ),
        .\tile_s3_reg[3] (\tile_s3_reg[3]_4 ));
  clahe_simple_dual_ram_model_11 \gen_ram_a[6].ram_a_inst 
       (.DOBDO(\ram_a_dout_b[6]__0 ),
        .Q(clear_addr),
        .cdf_addr(cdf_addr),
        .cdf_wr_en_reg(cdf_wr_en_reg_27),
        .clear_busy_reg(ram_reg_6),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .\pixel_s1_reg[7] (\pixel_s1_reg[7]_4 ),
        .\pixel_s3_reg[7] (\pixel_s3_reg[7] ),
        .\ram_a_we_a[6]_5 (\ram_a_we_a[6]_5 ),
        .\ram_wr_data_s3_reg[15] (\ram_wr_data_s3_reg[15]_13 ),
        .\tile_s3_reg[3] (\tile_s3_reg[3]_5 ));
  clahe_simple_dual_ram_model_12 \gen_ram_a[7].ram_a_inst 
       (.DOBDO(\ram_a_dout_b[6]__0 ),
        .Q(clear_addr),
        .cdf_addr(cdf_addr),
        .\cdf_bl_d2_reg[0] (\gen_ram_a[7].ram_a_inst_n_41 ),
        .\cdf_bl_d2_reg[1] (\gen_ram_a[7].ram_a_inst_n_40 ),
        .\cdf_bl_d2_reg[2] (\gen_ram_a[7].ram_a_inst_n_39 ),
        .\cdf_bl_d2_reg[3] (\gen_ram_a[7].ram_a_inst_n_38 ),
        .\cdf_bl_d2_reg[4] (\gen_ram_a[7].ram_a_inst_n_37 ),
        .\cdf_bl_d2_reg[5] (\gen_ram_a[7].ram_a_inst_n_36 ),
        .\cdf_bl_d2_reg[6] (\gen_ram_a[7].ram_a_inst_n_35 ),
        .\cdf_bl_d2_reg[7] (\gen_ram_a[7].ram_a_inst_n_34 ),
        .\cdf_br_d2_reg[0] (\gen_ram_a[7].ram_a_inst_n_49 ),
        .\cdf_br_d2_reg[1] (\gen_ram_a[7].ram_a_inst_n_48 ),
        .\cdf_br_d2_reg[2] (\gen_ram_a[7].ram_a_inst_n_47 ),
        .\cdf_br_d2_reg[3] (\gen_ram_a[7].ram_a_inst_n_46 ),
        .\cdf_br_d2_reg[4] (\gen_ram_a[7].ram_a_inst_n_45 ),
        .\cdf_br_d2_reg[5] (\gen_ram_a[7].ram_a_inst_n_44 ),
        .\cdf_br_d2_reg[6] (\gen_ram_a[7].ram_a_inst_n_43 ),
        .\cdf_br_d2_reg[7] (\gen_ram_a[7].ram_a_inst_n_42 ),
        .cdf_tile_idx(cdf_tile_idx[1:0]),
        .cdf_wr_en_reg(cdf_wr_en_reg_30),
        .clear_busy_reg(clear_busy),
        .\hist_buf_dina_r_reg[0] (\gen_ram_a[7].ram_a_inst_n_33 ),
        .\hist_buf_dina_r_reg[10] (\gen_ram_a[7].ram_a_inst_n_23 ),
        .\hist_buf_dina_r_reg[11] (\gen_ram_a[7].ram_a_inst_n_22 ),
        .\hist_buf_dina_r_reg[12] (\gen_ram_a[7].ram_a_inst_n_21 ),
        .\hist_buf_dina_r_reg[13] (\gen_ram_a[7].ram_a_inst_n_20 ),
        .\hist_buf_dina_r_reg[14] (\gen_ram_a[7].ram_a_inst_n_19 ),
        .\hist_buf_dina_r_reg[15] (\gen_ram_a[7].ram_a_inst_n_18 ),
        .\hist_buf_dina_r_reg[1] (\gen_ram_a[7].ram_a_inst_n_32 ),
        .\hist_buf_dina_r_reg[2] (\gen_ram_a[7].ram_a_inst_n_31 ),
        .\hist_buf_dina_r_reg[3] (\gen_ram_a[7].ram_a_inst_n_30 ),
        .\hist_buf_dina_r_reg[4] (\gen_ram_a[7].ram_a_inst_n_29 ),
        .\hist_buf_dina_r_reg[5] (\gen_ram_a[7].ram_a_inst_n_28 ),
        .\hist_buf_dina_r_reg[6] (\gen_ram_a[7].ram_a_inst_n_27 ),
        .\hist_buf_dina_r_reg[7] (\gen_ram_a[7].ram_a_inst_n_26 ),
        .\hist_buf_dina_r_reg[8] (\gen_ram_a[7].ram_a_inst_n_25 ),
        .\hist_buf_dina_r_reg[9] (\gen_ram_a[7].ram_a_inst_n_24 ),
        .init_clear_done(init_clear_done),
        .mapping_tl_tile_idx_d1(mapping_tl_tile_idx_d1[1:0]),
        .mapping_tr_tile_idx_d1(mapping_tr_tile_idx_d1),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .ping_pong_flag_reg_rep__0(ping_pong_flag_reg_rep__0),
        .\pixel_s1_reg[7] (\pixel_s1_reg[7]_5 ),
        .\pixel_s3_reg[7] (\pixel_s3_reg[7] ),
        .\ram_a_we_a[7]_6 (\ram_a_we_a[7]_6 ),
        .ram_reg_0(ram_reg_6),
        .ram_reg_1(ram_reg_8),
        .ram_reg_2(\ram_a_dout_b[5]__0 ),
        .ram_reg_3(\ram_a_dout_b[4]__0 ),
        .\ram_wr_data_s3_reg[11] (\gen_ram_a[7].ram_a_inst_n_6 ),
        .\ram_wr_data_s3_reg[11]_0 (\gen_ram_a[7].ram_a_inst_n_7 ),
        .\ram_wr_data_s3_reg[11]_1 (\gen_ram_a[7].ram_a_inst_n_8 ),
        .\ram_wr_data_s3_reg[11]_2 (\gen_ram_a[7].ram_a_inst_n_9 ),
        .\ram_wr_data_s3_reg[15] (\gen_ram_a[7].ram_a_inst_n_2 ),
        .\ram_wr_data_s3_reg[15]_0 (\gen_ram_a[7].ram_a_inst_n_3 ),
        .\ram_wr_data_s3_reg[15]_1 (\gen_ram_a[7].ram_a_inst_n_4 ),
        .\ram_wr_data_s3_reg[15]_2 (\gen_ram_a[7].ram_a_inst_n_5 ),
        .\ram_wr_data_s3_reg[15]_3 (\ram_wr_data_s3_reg[15]_14 ),
        .\ram_wr_data_s3_reg[3] (\gen_ram_a[7].ram_a_inst_n_14 ),
        .\ram_wr_data_s3_reg[3]_0 (\gen_ram_a[7].ram_a_inst_n_15 ),
        .\ram_wr_data_s3_reg[3]_1 (\gen_ram_a[7].ram_a_inst_n_16 ),
        .\ram_wr_data_s3_reg[3]_2 (\gen_ram_a[7].ram_a_inst_n_17 ),
        .\ram_wr_data_s3_reg[7] (\gen_ram_a[7].ram_a_inst_n_10 ),
        .\ram_wr_data_s3_reg[7]_0 (\gen_ram_a[7].ram_a_inst_n_11 ),
        .\ram_wr_data_s3_reg[7]_1 (\gen_ram_a[7].ram_a_inst_n_12 ),
        .\ram_wr_data_s3_reg[7]_2 (\gen_ram_a[7].ram_a_inst_n_13 ),
        .\tile_s1_reg[1] (Q[1:0]),
        .\tile_s3_reg[3] (\tile_s3_reg[3]_6 ),
        .valid_s3(valid_s3));
  clahe_simple_dual_ram_model_13 \gen_ram_a[8].ram_a_inst 
       (.Q(clear_addr),
        .cdf_addr(cdf_addr),
        .cdf_wr_en_reg(cdf_wr_en_reg_20),
        .clear_busy_reg(ram_reg_5),
        .\hist_buf_dina_r_reg[15] (\ram_a_dout_b[8]__0 ),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .\pixel_s1_reg[7] (\pixel_s1_reg[7]_6 ),
        .\pixel_s3_reg[7] (\pixel_s3_reg[7] ),
        .\ram_a_we_a[8]_7 (\ram_a_we_a[8]_7 ),
        .\ram_wr_data_s3_reg[15] (\ram_wr_data_s3_reg[15]_15 ),
        .\tile_s3_reg[2] (\tile_s3_reg[2]_10 ));
  clahe_simple_dual_ram_model_14 \gen_ram_a[9].ram_a_inst 
       (.Q(clear_addr),
        .cdf_addr(cdf_addr),
        .cdf_wr_en_reg(cdf_wr_en_reg_23),
        .clear_busy_reg(ram_reg_5),
        .\hist_buf_dina_r_reg[15] (\ram_a_dout_b[9]__0 ),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .\pixel_s1_reg[7] (\pixel_s1_reg[7]_7 ),
        .\pixel_s3_reg[7] (\pixel_s3_reg[7] ),
        .\ram_a_we_a[9]_8 (\ram_a_we_a[9]_8 ),
        .\ram_wr_data_s3_reg[15] (\ram_wr_data_s3_reg[15]_16 ),
        .\tile_s3_reg[2] (\tile_s3_reg[2]_12 ));
  clahe_simple_dual_ram_model_15 \gen_ram_b[0].ram_b_inst 
       (.DOBDO(\ram_b_dout_b[0]__0 ),
        .Q(clear_addr),
        .cdf_addr(cdf_addr),
        .cdf_wr_en_reg(cdf_wr_en_reg_14),
        .clear_busy_reg(clear_busy),
        .init_clear_done(init_clear_done),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .ping_pong_flag_reg_rep__0(ping_pong_flag_reg_rep__0),
        .\pixel_s1_reg[7] (\pixel_s1_reg[7]_14 ),
        .\pixel_s3_reg[7] (\pixel_s3_reg[7] ),
        .ram_reg_0(ram_reg_2),
        .ram_reg_1(ram_reg_7),
        .\ram_wr_data_s3_reg[15] (\ram_wr_data_s3_reg[15]_23 ),
        .\tile_s3_reg[2] (\tile_s3_reg[2]_7 ),
        .valid_s3(valid_s3));
  clahe_simple_dual_ram_model_16 \gen_ram_b[10].ram_b_inst 
       (.DOBDO(\ram_b_dout_b[10]__0 ),
        .Q(clear_addr),
        .cdf_addr(cdf_addr),
        .cdf_wr_en_reg(cdf_wr_en_reg_4),
        .clear_busy_reg(ram_reg_0),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .\pixel_s1_reg[7] (\pixel_s1_reg[7]_24 ),
        .\pixel_s3_reg[7] (\pixel_s3_reg[7] ),
        .\ram_b_we_a[10]_24 (\ram_b_we_a[10]_24 ),
        .\ram_wr_data_s3_reg[15] (\ram_wr_data_s3_reg[15]_33 ),
        .\tile_s3_reg[2] (\tile_s3_reg[2]_4 ));
  clahe_simple_dual_ram_model_17 \gen_ram_b[11].ram_b_inst 
       (.CO(CO),
        .DI(DI),
        .DOBDO(\ram_b_dout_b[10]__0 ),
        .O(O),
        .Q(clear_addr),
        .S(S),
        .cdf_addr(cdf_addr),
        .\cdf_bl_d2_reg[0] (\gen_ram_b[11].ram_b_inst_n_39 ),
        .\cdf_bl_d2_reg[1] (\gen_ram_b[11].ram_b_inst_n_38 ),
        .\cdf_bl_d2_reg[2] (\gen_ram_b[11].ram_b_inst_n_37 ),
        .\cdf_bl_d2_reg[3] (\gen_ram_b[11].ram_b_inst_n_36 ),
        .\cdf_bl_d2_reg[4] (\gen_ram_b[11].ram_b_inst_n_35 ),
        .\cdf_bl_d2_reg[5] (\gen_ram_b[11].ram_b_inst_n_34 ),
        .\cdf_bl_d2_reg[6] (\gen_ram_b[11].ram_b_inst_n_33 ),
        .\cdf_bl_d2_reg[7] (\gen_ram_b[11].ram_b_inst_n_32 ),
        .\cdf_br_d2_reg[0] (\gen_ram_b[11].ram_b_inst_n_47 ),
        .\cdf_br_d2_reg[1] (\gen_ram_b[11].ram_b_inst_n_46 ),
        .\cdf_br_d2_reg[2] (\gen_ram_b[11].ram_b_inst_n_45 ),
        .\cdf_br_d2_reg[3] (\gen_ram_b[11].ram_b_inst_n_44 ),
        .\cdf_br_d2_reg[4] (\gen_ram_b[11].ram_b_inst_n_43 ),
        .\cdf_br_d2_reg[5] (\gen_ram_b[11].ram_b_inst_n_42 ),
        .\cdf_br_d2_reg[6] (\gen_ram_b[11].ram_b_inst_n_41 ),
        .\cdf_br_d2_reg[7] (\gen_ram_b[11].ram_b_inst_n_40 ),
        .cdf_tile_idx(cdf_tile_idx),
        .cdf_wr_en_reg(cdf_wr_en_reg_3),
        .\cdf_wr_tile_idx_reg[2] (\gen_ram_b[3].ram_b_inst_n_16 ),
        .\cdf_wr_tile_idx_reg[2]_0 (\gen_ram_a[11].ram_a_inst_n_17 ),
        .\cdf_wr_tile_idx_reg[2]_1 (\gen_ram_a[3].ram_a_inst_n_16 ),
        .\cdf_wr_tile_idx_reg[2]_10 (\gen_ram_a[3].ram_a_inst_n_19 ),
        .\cdf_wr_tile_idx_reg[2]_11 (\gen_ram_b[3].ram_b_inst_n_20 ),
        .\cdf_wr_tile_idx_reg[2]_12 (\gen_ram_a[11].ram_a_inst_n_21 ),
        .\cdf_wr_tile_idx_reg[2]_13 (\gen_ram_a[3].ram_a_inst_n_20 ),
        .\cdf_wr_tile_idx_reg[2]_14 (\gen_ram_b[3].ram_b_inst_n_21 ),
        .\cdf_wr_tile_idx_reg[2]_15 (\gen_ram_a[11].ram_a_inst_n_22 ),
        .\cdf_wr_tile_idx_reg[2]_16 (\gen_ram_a[3].ram_a_inst_n_21 ),
        .\cdf_wr_tile_idx_reg[2]_17 (\gen_ram_b[3].ram_b_inst_n_22 ),
        .\cdf_wr_tile_idx_reg[2]_18 (\gen_ram_a[11].ram_a_inst_n_23 ),
        .\cdf_wr_tile_idx_reg[2]_19 (\gen_ram_a[3].ram_a_inst_n_22 ),
        .\cdf_wr_tile_idx_reg[2]_2 (\gen_ram_b[3].ram_b_inst_n_17 ),
        .\cdf_wr_tile_idx_reg[2]_20 (\gen_ram_b[3].ram_b_inst_n_23 ),
        .\cdf_wr_tile_idx_reg[2]_21 (\gen_ram_a[11].ram_a_inst_n_24 ),
        .\cdf_wr_tile_idx_reg[2]_22 (\gen_ram_a[3].ram_a_inst_n_23 ),
        .\cdf_wr_tile_idx_reg[2]_23 (\gen_ram_b[3].ram_b_inst_n_24 ),
        .\cdf_wr_tile_idx_reg[2]_24 (\gen_ram_a[11].ram_a_inst_n_25 ),
        .\cdf_wr_tile_idx_reg[2]_25 (\gen_ram_a[3].ram_a_inst_n_24 ),
        .\cdf_wr_tile_idx_reg[2]_26 (\gen_ram_b[3].ram_b_inst_n_25 ),
        .\cdf_wr_tile_idx_reg[2]_27 (\gen_ram_a[11].ram_a_inst_n_26 ),
        .\cdf_wr_tile_idx_reg[2]_28 (\gen_ram_a[3].ram_a_inst_n_25 ),
        .\cdf_wr_tile_idx_reg[2]_29 (\gen_ram_b[3].ram_b_inst_n_26 ),
        .\cdf_wr_tile_idx_reg[2]_3 (\gen_ram_a[11].ram_a_inst_n_18 ),
        .\cdf_wr_tile_idx_reg[2]_30 (\gen_ram_a[11].ram_a_inst_n_27 ),
        .\cdf_wr_tile_idx_reg[2]_31 (\gen_ram_a[3].ram_a_inst_n_26 ),
        .\cdf_wr_tile_idx_reg[2]_32 (\gen_ram_b[3].ram_b_inst_n_27 ),
        .\cdf_wr_tile_idx_reg[2]_33 (\gen_ram_a[11].ram_a_inst_n_28 ),
        .\cdf_wr_tile_idx_reg[2]_34 (\gen_ram_a[3].ram_a_inst_n_27 ),
        .\cdf_wr_tile_idx_reg[2]_35 (\gen_ram_b[3].ram_b_inst_n_28 ),
        .\cdf_wr_tile_idx_reg[2]_36 (\gen_ram_a[11].ram_a_inst_n_29 ),
        .\cdf_wr_tile_idx_reg[2]_37 (\gen_ram_a[3].ram_a_inst_n_28 ),
        .\cdf_wr_tile_idx_reg[2]_38 (\gen_ram_b[3].ram_b_inst_n_29 ),
        .\cdf_wr_tile_idx_reg[2]_39 (\gen_ram_a[11].ram_a_inst_n_30 ),
        .\cdf_wr_tile_idx_reg[2]_4 (\gen_ram_a[3].ram_a_inst_n_17 ),
        .\cdf_wr_tile_idx_reg[2]_40 (\gen_ram_a[3].ram_a_inst_n_29 ),
        .\cdf_wr_tile_idx_reg[2]_41 (\gen_ram_b[3].ram_b_inst_n_30 ),
        .\cdf_wr_tile_idx_reg[2]_42 (\gen_ram_a[11].ram_a_inst_n_31 ),
        .\cdf_wr_tile_idx_reg[2]_43 (\gen_ram_a[3].ram_a_inst_n_30 ),
        .\cdf_wr_tile_idx_reg[2]_44 (\gen_ram_b[3].ram_b_inst_n_31 ),
        .\cdf_wr_tile_idx_reg[2]_45 (\gen_ram_a[11].ram_a_inst_n_32 ),
        .\cdf_wr_tile_idx_reg[2]_46 (\gen_ram_a[3].ram_a_inst_n_31 ),
        .\cdf_wr_tile_idx_reg[2]_5 (\gen_ram_b[3].ram_b_inst_n_18 ),
        .\cdf_wr_tile_idx_reg[2]_6 (\gen_ram_a[11].ram_a_inst_n_19 ),
        .\cdf_wr_tile_idx_reg[2]_7 (\gen_ram_a[3].ram_a_inst_n_18 ),
        .\cdf_wr_tile_idx_reg[2]_8 (\gen_ram_b[3].ram_b_inst_n_19 ),
        .\cdf_wr_tile_idx_reg[2]_9 (\gen_ram_a[11].ram_a_inst_n_20 ),
        .clear_busy_reg(clear_busy),
        .clip_threshold_IBUF(clip_threshold_IBUF),
        .\excess_total_reg[10] (\excess_total_reg[10] ),
        .\excess_total_reg[11] (\excess_total_reg[11] ),
        .\excess_total_reg[14] (\excess_total_reg[14] ),
        .\excess_total_reg[15] (\excess_total_reg[15] ),
        .\excess_total_reg[15]_0 (\excess_total_reg[15]_0 ),
        .\excess_total_reg[16] (\excess_total_reg[16] ),
        .\excess_total_reg[6] (\excess_total_reg[6] ),
        .\excess_total_reg[7] (\excess_total_reg[7] ),
        .\hist_buf_dina_r_reg[10] (\hist_buf_dina_r_reg[15] [9]),
        .\hist_buf_dina_r_reg[11] (\hist_buf_dina_r_reg[15] [10]),
        .\hist_buf_dina_r_reg[12] (\hist_buf_dina_r_reg[15] [11]),
        .\hist_buf_dina_r_reg[13] (\hist_buf_dina_r_reg[15] [12]),
        .\hist_buf_dina_r_reg[14] (\hist_buf_dina_r_reg[15] [13]),
        .\hist_buf_dina_r_reg[15] (\hist_buf_dina_r_reg[15] [14]),
        .\hist_buf_dina_r_reg[15]_0 (\hist_buf_dina_r_reg[15]_0 ),
        .\hist_buf_dina_r_reg[1] (\hist_buf_dina_r_reg[15] [0]),
        .\hist_buf_dina_r_reg[2] (\hist_buf_dina_r_reg[15] [1]),
        .\hist_buf_dina_r_reg[3] (\hist_buf_dina_r_reg[15] [2]),
        .\hist_buf_dina_r_reg[4] (\hist_buf_dina_r_reg[15] [3]),
        .\hist_buf_dina_r_reg[5] (\hist_buf_dina_r_reg[15] [4]),
        .\hist_buf_dina_r_reg[6] (\hist_buf_dina_r_reg[15] [5]),
        .\hist_buf_dina_r_reg[7] (\hist_buf_dina_r_reg[15] [6]),
        .\hist_buf_dina_r_reg[8] (\hist_buf_dina_r_reg[15] [7]),
        .\hist_buf_dina_r_reg[9] (\hist_buf_dina_r_reg[15] [8]),
        .init_clear_done(init_clear_done),
        .mapping_tl_tile_idx_d1(mapping_tl_tile_idx_d1[1:0]),
        .mapping_tr_tile_idx_d1(mapping_tr_tile_idx_d1),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .ping_pong_flag_reg_rep(ping_pong_flag_reg_rep),
        .ping_pong_flag_reg_rep__0(ping_pong_flag_reg_rep__0),
        .\pixel_s1_reg[7] (\pixel_s1_reg[7]_25 ),
        .\pixel_s3_reg[7] (\pixel_s3_reg[7] ),
        .\ram_b_we_a[11]_25 (\ram_b_we_a[11]_25 ),
        .ram_reg_0(ram_reg_0),
        .ram_reg_1(\gen_ram_b[15].ram_b_inst_n_0 ),
        .ram_reg_10(\gen_ram_b[15].ram_b_inst_n_7 ),
        .ram_reg_11(\gen_ram_b[15].ram_b_inst_n_8 ),
        .ram_reg_12(\gen_ram_b[15].ram_b_inst_n_9 ),
        .ram_reg_13(\gen_ram_b[15].ram_b_inst_n_10 ),
        .ram_reg_14(\gen_ram_b[15].ram_b_inst_n_11 ),
        .ram_reg_15(\gen_ram_b[15].ram_b_inst_n_12 ),
        .ram_reg_16(\gen_ram_b[15].ram_b_inst_n_13 ),
        .ram_reg_17(\gen_ram_b[15].ram_b_inst_n_14 ),
        .ram_reg_18(\gen_ram_b[15].ram_b_inst_n_15 ),
        .ram_reg_19(\gen_ram_b[15].ram_b_inst_n_16 ),
        .ram_reg_2(\ram_b_dout_b[9]__0 ),
        .ram_reg_20(\gen_ram_b[15].ram_b_inst_n_17 ),
        .ram_reg_21(\gen_ram_b[15].ram_b_inst_n_18 ),
        .ram_reg_22(\gen_ram_b[15].ram_b_inst_n_19 ),
        .ram_reg_23(\gen_ram_b[15].ram_b_inst_n_20 ),
        .ram_reg_24(\gen_ram_b[15].ram_b_inst_n_21 ),
        .ram_reg_25(\gen_ram_b[15].ram_b_inst_n_22 ),
        .ram_reg_26(\gen_ram_b[15].ram_b_inst_n_23 ),
        .ram_reg_27(\gen_ram_b[15].ram_b_inst_n_24 ),
        .ram_reg_28(\gen_ram_b[15].ram_b_inst_n_25 ),
        .ram_reg_29(\gen_ram_b[15].ram_b_inst_n_26 ),
        .ram_reg_3(\ram_b_dout_b[8]__0 ),
        .ram_reg_30(\gen_ram_b[15].ram_b_inst_n_27 ),
        .ram_reg_31(\gen_ram_b[15].ram_b_inst_n_28 ),
        .ram_reg_32(\gen_ram_b[15].ram_b_inst_n_29 ),
        .ram_reg_33(\gen_ram_b[15].ram_b_inst_n_30 ),
        .ram_reg_34(\gen_ram_b[15].ram_b_inst_n_31 ),
        .ram_reg_4(\gen_ram_b[15].ram_b_inst_n_1 ),
        .ram_reg_5(\gen_ram_b[15].ram_b_inst_n_2 ),
        .ram_reg_6(\gen_ram_b[15].ram_b_inst_n_3 ),
        .ram_reg_7(\gen_ram_b[15].ram_b_inst_n_4 ),
        .ram_reg_8(\gen_ram_b[15].ram_b_inst_n_5 ),
        .ram_reg_9(\gen_ram_b[15].ram_b_inst_n_6 ),
        .\ram_wr_data_s3_reg[11] (\gen_ram_b[11].ram_b_inst_n_5 ),
        .\ram_wr_data_s3_reg[11]_0 (\gen_ram_b[11].ram_b_inst_n_6 ),
        .\ram_wr_data_s3_reg[11]_1 (\gen_ram_b[11].ram_b_inst_n_7 ),
        .\ram_wr_data_s3_reg[11]_2 (\gen_ram_b[11].ram_b_inst_n_8 ),
        .\ram_wr_data_s3_reg[15] (\gen_ram_b[11].ram_b_inst_n_1 ),
        .\ram_wr_data_s3_reg[15]_0 (\gen_ram_b[11].ram_b_inst_n_2 ),
        .\ram_wr_data_s3_reg[15]_1 (\gen_ram_b[11].ram_b_inst_n_3 ),
        .\ram_wr_data_s3_reg[15]_2 (\gen_ram_b[11].ram_b_inst_n_4 ),
        .\ram_wr_data_s3_reg[15]_3 (\ram_wr_data_s3_reg[15]_34 ),
        .\ram_wr_data_s3_reg[3] (\gen_ram_b[11].ram_b_inst_n_13 ),
        .\ram_wr_data_s3_reg[3]_0 (\gen_ram_b[11].ram_b_inst_n_14 ),
        .\ram_wr_data_s3_reg[3]_1 (\gen_ram_b[11].ram_b_inst_n_15 ),
        .\ram_wr_data_s3_reg[3]_2 (\gen_ram_b[11].ram_b_inst_n_16 ),
        .\ram_wr_data_s3_reg[7] (\gen_ram_b[11].ram_b_inst_n_9 ),
        .\ram_wr_data_s3_reg[7]_0 (\gen_ram_b[11].ram_b_inst_n_10 ),
        .\ram_wr_data_s3_reg[7]_1 (\gen_ram_b[11].ram_b_inst_n_11 ),
        .\ram_wr_data_s3_reg[7]_2 (\gen_ram_b[11].ram_b_inst_n_12 ),
        .\tile_s1_reg[2] (Q[2:0]),
        .\tile_s3_reg[2] (\tile_s3_reg[2]_3 ));
  clahe_simple_dual_ram_model_18 \gen_ram_b[12].ram_b_inst 
       (.DOBDO(\ram_b_dout_b[12]__0 ),
        .Q(clear_addr),
        .cdf_addr(cdf_addr),
        .cdf_wr_en_reg(cdf_wr_en_reg_2),
        .clear_busy_reg(clear_busy),
        .init_clear_done(init_clear_done),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .ping_pong_flag_reg_rep__0(ping_pong_flag_reg_rep__0),
        .\pixel_s1_reg[7] (\pixel_s1_reg[7]_26 ),
        .\pixel_s3_reg[7] (\pixel_s3_reg[7] ),
        .\ram_b_we_a[12]_26 (\ram_b_we_a[12]_26 ),
        .ram_reg_0(ram_reg),
        .\ram_wr_data_s3_reg[15] (\ram_wr_data_s3_reg[15]_35 ),
        .\tile_s3_reg[2] (\tile_s3_reg[2]_2 ));
  clahe_simple_dual_ram_model_19 \gen_ram_b[13].ram_b_inst 
       (.DOBDO(\ram_b_dout_b[13]__0 ),
        .Q(clear_addr),
        .cdf_addr(cdf_addr),
        .cdf_wr_en_reg(cdf_wr_en_reg_1),
        .clear_busy_reg(ram_reg),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .\pixel_s1_reg[7] (\pixel_s1_reg[7]_27 ),
        .\pixel_s3_reg[7] (\pixel_s3_reg[7] ),
        .\ram_b_we_a[13]_27 (\ram_b_we_a[13]_27 ),
        .\ram_wr_data_s3_reg[15] (\ram_wr_data_s3_reg[15]_36 ),
        .\tile_s3_reg[2] (\tile_s3_reg[2]_1 ));
  clahe_simple_dual_ram_model_20 \gen_ram_b[14].ram_b_inst 
       (.DOBDO(\ram_b_dout_b[14]__0 ),
        .Q(clear_addr),
        .cdf_addr(cdf_addr),
        .cdf_wr_en_reg(cdf_wr_en_reg_0),
        .clear_busy_reg(ram_reg),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .\pixel_s1_reg[7] (\pixel_s1_reg[7]_28 ),
        .\pixel_s3_reg[7] (\pixel_s3_reg[7] ),
        .\ram_b_we_a[14]_28 (\ram_b_we_a[14]_28 ),
        .\ram_wr_data_s3_reg[15] (\ram_wr_data_s3_reg[15]_37 ),
        .\tile_s3_reg[2] (\tile_s3_reg[2]_0 ));
  clahe_simple_dual_ram_model_21 \gen_ram_b[15].ram_b_inst 
       (.D(D),
        .DIADI(DIADI),
        .DOBDO(\ram_b_dout_b[14]__0 ),
        .Q(clear_addr),
        .cdf_addr(cdf_addr),
        .\cdf_bl_d2_reg[7] (\cdf_bl_d2_reg[7] ),
        .\cdf_br_d2_reg[7] (\cdf_br_d2_reg[7] ),
        .cdf_tile_idx(cdf_tile_idx[1:0]),
        .\cdf_tr_d2_reg[7] (\cdf_tr_d2_reg[7] ),
        .cdf_wr_en_reg(cdf_wr_en_reg),
        .clear_busy_reg(ram_reg),
        .\hist_buf_dina_r_reg[0] (\gen_ram_b[15].ram_b_inst_n_31 ),
        .\hist_buf_dina_r_reg[10] (\gen_ram_b[15].ram_b_inst_n_21 ),
        .\hist_buf_dina_r_reg[11] (\gen_ram_b[15].ram_b_inst_n_20 ),
        .\hist_buf_dina_r_reg[12] (\gen_ram_b[15].ram_b_inst_n_19 ),
        .\hist_buf_dina_r_reg[13] (\gen_ram_b[15].ram_b_inst_n_18 ),
        .\hist_buf_dina_r_reg[14] (\gen_ram_b[15].ram_b_inst_n_17 ),
        .\hist_buf_dina_r_reg[15] (\gen_ram_b[15].ram_b_inst_n_16 ),
        .\hist_buf_dina_r_reg[1] (\gen_ram_b[15].ram_b_inst_n_30 ),
        .\hist_buf_dina_r_reg[2] (\gen_ram_b[15].ram_b_inst_n_29 ),
        .\hist_buf_dina_r_reg[3] (\gen_ram_b[15].ram_b_inst_n_28 ),
        .\hist_buf_dina_r_reg[4] (\gen_ram_b[15].ram_b_inst_n_27 ),
        .\hist_buf_dina_r_reg[5] (\gen_ram_b[15].ram_b_inst_n_26 ),
        .\hist_buf_dina_r_reg[6] (\gen_ram_b[15].ram_b_inst_n_25 ),
        .\hist_buf_dina_r_reg[7] (\gen_ram_b[15].ram_b_inst_n_24 ),
        .\hist_buf_dina_r_reg[8] (\gen_ram_b[15].ram_b_inst_n_23 ),
        .\hist_buf_dina_r_reg[9] (\gen_ram_b[15].ram_b_inst_n_22 ),
        .mapping_br_tile_idx_d1(mapping_br_tile_idx_d1),
        .\mapping_br_tile_idx_d1_reg[3] (\gen_ram_a[15].ram_a_inst_n_33 ),
        .\mapping_br_tile_idx_d1_reg[3]_0 (\gen_ram_a[15].ram_a_inst_n_35 ),
        .\mapping_br_tile_idx_d1_reg[3]_1 (\gen_ram_a[15].ram_a_inst_n_37 ),
        .\mapping_br_tile_idx_d1_reg[3]_10 (\gen_ram_a[15].ram_a_inst_n_55 ),
        .\mapping_br_tile_idx_d1_reg[3]_11 (\gen_ram_a[15].ram_a_inst_n_57 ),
        .\mapping_br_tile_idx_d1_reg[3]_12 (\gen_ram_a[15].ram_a_inst_n_59 ),
        .\mapping_br_tile_idx_d1_reg[3]_13 (\gen_ram_a[15].ram_a_inst_n_61 ),
        .\mapping_br_tile_idx_d1_reg[3]_14 (\gen_ram_a[15].ram_a_inst_n_63 ),
        .\mapping_br_tile_idx_d1_reg[3]_2 (\gen_ram_a[15].ram_a_inst_n_39 ),
        .\mapping_br_tile_idx_d1_reg[3]_3 (\gen_ram_a[15].ram_a_inst_n_41 ),
        .\mapping_br_tile_idx_d1_reg[3]_4 (\gen_ram_a[15].ram_a_inst_n_43 ),
        .\mapping_br_tile_idx_d1_reg[3]_5 (\gen_ram_a[15].ram_a_inst_n_45 ),
        .\mapping_br_tile_idx_d1_reg[3]_6 (\gen_ram_a[15].ram_a_inst_n_47 ),
        .\mapping_br_tile_idx_d1_reg[3]_7 (\gen_ram_a[15].ram_a_inst_n_49 ),
        .\mapping_br_tile_idx_d1_reg[3]_8 (\gen_ram_a[15].ram_a_inst_n_51 ),
        .\mapping_br_tile_idx_d1_reg[3]_9 (\gen_ram_a[15].ram_a_inst_n_53 ),
        .mapping_tl_tile_idx_d1(mapping_tl_tile_idx_d1),
        .\mapping_tl_tile_idx_d1_reg[3] (\gen_ram_a[15].ram_a_inst_n_34 ),
        .\mapping_tl_tile_idx_d1_reg[3]_0 (\gen_ram_a[15].ram_a_inst_n_36 ),
        .\mapping_tl_tile_idx_d1_reg[3]_1 (\gen_ram_a[15].ram_a_inst_n_38 ),
        .\mapping_tl_tile_idx_d1_reg[3]_10 (\gen_ram_a[15].ram_a_inst_n_56 ),
        .\mapping_tl_tile_idx_d1_reg[3]_11 (\gen_ram_a[15].ram_a_inst_n_58 ),
        .\mapping_tl_tile_idx_d1_reg[3]_12 (\gen_ram_a[15].ram_a_inst_n_60 ),
        .\mapping_tl_tile_idx_d1_reg[3]_13 (\gen_ram_a[15].ram_a_inst_n_62 ),
        .\mapping_tl_tile_idx_d1_reg[3]_14 (\gen_ram_a[15].ram_a_inst_n_64 ),
        .\mapping_tl_tile_idx_d1_reg[3]_2 (\gen_ram_a[15].ram_a_inst_n_40 ),
        .\mapping_tl_tile_idx_d1_reg[3]_3 (\gen_ram_a[15].ram_a_inst_n_42 ),
        .\mapping_tl_tile_idx_d1_reg[3]_4 (\gen_ram_a[15].ram_a_inst_n_44 ),
        .\mapping_tl_tile_idx_d1_reg[3]_5 (\gen_ram_a[15].ram_a_inst_n_46 ),
        .\mapping_tl_tile_idx_d1_reg[3]_6 (\gen_ram_a[15].ram_a_inst_n_48 ),
        .\mapping_tl_tile_idx_d1_reg[3]_7 (\gen_ram_a[15].ram_a_inst_n_50 ),
        .\mapping_tl_tile_idx_d1_reg[3]_8 (\gen_ram_a[15].ram_a_inst_n_52 ),
        .\mapping_tl_tile_idx_d1_reg[3]_9 (\gen_ram_a[15].ram_a_inst_n_54 ),
        .mapping_tr_tile_idx_d1(mapping_tr_tile_idx_d1),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .ping_pong_flag_reg_rep(ping_pong_flag_reg_rep),
        .\pixel_s1_reg[7] (\pixel_s1_reg[7]_29 ),
        .\pixel_s3_reg[7] (\pixel_s3_reg[7] ),
        .\ram_b_we_a[15]_29 (\ram_b_we_a[15]_29 ),
        .ram_reg_0(\ram_b_dout_b[13]__0 ),
        .ram_reg_1(\ram_b_dout_b[12]__0 ),
        .ram_reg_10(\gen_ram_b[3].ram_b_inst_n_34 ),
        .ram_reg_11(\gen_ram_b[11].ram_b_inst_n_35 ),
        .ram_reg_12(\gen_ram_b[7].ram_b_inst_n_36 ),
        .ram_reg_13(\gen_ram_b[3].ram_b_inst_n_35 ),
        .ram_reg_14(\gen_ram_b[11].ram_b_inst_n_36 ),
        .ram_reg_15(\gen_ram_b[7].ram_b_inst_n_37 ),
        .ram_reg_16(\gen_ram_b[3].ram_b_inst_n_36 ),
        .ram_reg_17(\gen_ram_b[11].ram_b_inst_n_37 ),
        .ram_reg_18(\gen_ram_b[7].ram_b_inst_n_38 ),
        .ram_reg_19(\gen_ram_b[3].ram_b_inst_n_37 ),
        .ram_reg_2(\gen_ram_b[11].ram_b_inst_n_32 ),
        .ram_reg_20(\gen_ram_b[11].ram_b_inst_n_38 ),
        .ram_reg_21(\gen_ram_b[7].ram_b_inst_n_39 ),
        .ram_reg_22(\gen_ram_b[3].ram_b_inst_n_38 ),
        .ram_reg_23(\gen_ram_b[11].ram_b_inst_n_39 ),
        .ram_reg_24(\gen_ram_b[7].ram_b_inst_n_40 ),
        .ram_reg_25(\gen_ram_b[3].ram_b_inst_n_39 ),
        .ram_reg_26(\gen_ram_b[11].ram_b_inst_n_40 ),
        .ram_reg_27(\gen_ram_b[7].ram_b_inst_n_41 ),
        .ram_reg_28(\gen_ram_b[3].ram_b_inst_n_40 ),
        .ram_reg_29(\gen_ram_b[11].ram_b_inst_n_41 ),
        .ram_reg_3(\gen_ram_b[7].ram_b_inst_n_33 ),
        .ram_reg_30(\gen_ram_b[7].ram_b_inst_n_42 ),
        .ram_reg_31(\gen_ram_b[3].ram_b_inst_n_41 ),
        .ram_reg_32(\gen_ram_b[11].ram_b_inst_n_42 ),
        .ram_reg_33(\gen_ram_b[7].ram_b_inst_n_43 ),
        .ram_reg_34(\gen_ram_b[3].ram_b_inst_n_42 ),
        .ram_reg_35(\gen_ram_b[11].ram_b_inst_n_43 ),
        .ram_reg_36(\gen_ram_b[7].ram_b_inst_n_44 ),
        .ram_reg_37(\gen_ram_b[3].ram_b_inst_n_43 ),
        .ram_reg_38(\gen_ram_b[11].ram_b_inst_n_44 ),
        .ram_reg_39(\gen_ram_b[7].ram_b_inst_n_45 ),
        .ram_reg_4(\gen_ram_b[3].ram_b_inst_n_32 ),
        .ram_reg_40(\gen_ram_b[3].ram_b_inst_n_44 ),
        .ram_reg_41(\gen_ram_b[11].ram_b_inst_n_45 ),
        .ram_reg_42(\gen_ram_b[7].ram_b_inst_n_46 ),
        .ram_reg_43(\gen_ram_b[3].ram_b_inst_n_45 ),
        .ram_reg_44(\gen_ram_b[11].ram_b_inst_n_46 ),
        .ram_reg_45(\gen_ram_b[7].ram_b_inst_n_47 ),
        .ram_reg_46(\gen_ram_b[3].ram_b_inst_n_46 ),
        .ram_reg_47(\gen_ram_b[11].ram_b_inst_n_47 ),
        .ram_reg_48(\gen_ram_b[7].ram_b_inst_n_48 ),
        .ram_reg_49(\gen_ram_b[3].ram_b_inst_n_47 ),
        .ram_reg_5(\gen_ram_b[11].ram_b_inst_n_33 ),
        .ram_reg_6(\gen_ram_b[7].ram_b_inst_n_34 ),
        .ram_reg_7(\gen_ram_b[3].ram_b_inst_n_33 ),
        .ram_reg_8(\gen_ram_b[11].ram_b_inst_n_34 ),
        .ram_reg_9(\gen_ram_b[7].ram_b_inst_n_35 ),
        .\ram_wr_data_s3_reg[11] (\gen_ram_b[15].ram_b_inst_n_4 ),
        .\ram_wr_data_s3_reg[11]_0 (\gen_ram_b[15].ram_b_inst_n_5 ),
        .\ram_wr_data_s3_reg[11]_1 (\gen_ram_b[15].ram_b_inst_n_6 ),
        .\ram_wr_data_s3_reg[11]_2 (\gen_ram_b[15].ram_b_inst_n_7 ),
        .\ram_wr_data_s3_reg[15] (\gen_ram_b[15].ram_b_inst_n_0 ),
        .\ram_wr_data_s3_reg[15]_0 (\gen_ram_b[15].ram_b_inst_n_1 ),
        .\ram_wr_data_s3_reg[15]_1 (\gen_ram_b[15].ram_b_inst_n_2 ),
        .\ram_wr_data_s3_reg[15]_2 (\gen_ram_b[15].ram_b_inst_n_3 ),
        .\ram_wr_data_s3_reg[3] (\gen_ram_b[15].ram_b_inst_n_12 ),
        .\ram_wr_data_s3_reg[3]_0 (\gen_ram_b[15].ram_b_inst_n_13 ),
        .\ram_wr_data_s3_reg[3]_1 (\gen_ram_b[15].ram_b_inst_n_14 ),
        .\ram_wr_data_s3_reg[3]_2 (\gen_ram_b[15].ram_b_inst_n_15 ),
        .\ram_wr_data_s3_reg[7] (\gen_ram_b[15].ram_b_inst_n_8 ),
        .\ram_wr_data_s3_reg[7]_0 (\gen_ram_b[15].ram_b_inst_n_9 ),
        .\ram_wr_data_s3_reg[7]_1 (\gen_ram_b[15].ram_b_inst_n_10 ),
        .\ram_wr_data_s3_reg[7]_2 (\gen_ram_b[15].ram_b_inst_n_11 ),
        .\tile_s1_reg[1] (Q[1:0]),
        .\tile_s3_reg[2] (\tile_s3_reg[2] ));
  clahe_simple_dual_ram_model_22 \gen_ram_b[1].ram_b_inst 
       (.DOBDO(\ram_b_dout_b[1]__0 ),
        .Q(clear_addr),
        .cdf_addr(cdf_addr),
        .cdf_wr_en_reg(cdf_wr_en_reg_13),
        .clear_busy_reg(ram_reg_2),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .\pixel_s1_reg[7] (\pixel_s1_reg[7]_15 ),
        .\pixel_s3_reg[7] (\pixel_s3_reg[7] ),
        .\ram_b_we_a[1]_15 (\ram_b_we_a[1]_15 ),
        .\ram_wr_data_s3_reg[15] (\ram_wr_data_s3_reg[15]_24 ),
        .\tile_s3_reg[1] (\tile_s3_reg[1] ));
  clahe_simple_dual_ram_model_23 \gen_ram_b[2].ram_b_inst 
       (.DOBDO(\ram_b_dout_b[2]__0 ),
        .Q(clear_addr),
        .cdf_addr(cdf_addr),
        .cdf_wr_en_reg(cdf_wr_en_reg_12),
        .clear_busy_reg(ram_reg_2),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .\pixel_s1_reg[7] (\pixel_s1_reg[7]_16 ),
        .\pixel_s3_reg[7] (\pixel_s3_reg[7] ),
        .\ram_b_we_a[2]_16 (\ram_b_we_a[2]_16 ),
        .\ram_wr_data_s3_reg[15] (\ram_wr_data_s3_reg[15]_25 ),
        .\tile_s3_reg[0] (\tile_s3_reg[0]_0 ));
  clahe_simple_dual_ram_model_24 \gen_ram_b[3].ram_b_inst 
       (.DOBDO(\ram_b_dout_b[2]__0 ),
        .Q(clear_addr),
        .cdf_addr(cdf_addr),
        .\cdf_bl_d2_reg[0] (\gen_ram_b[3].ram_b_inst_n_39 ),
        .\cdf_bl_d2_reg[1] (\gen_ram_b[3].ram_b_inst_n_38 ),
        .\cdf_bl_d2_reg[2] (\gen_ram_b[3].ram_b_inst_n_37 ),
        .\cdf_bl_d2_reg[3] (\gen_ram_b[3].ram_b_inst_n_36 ),
        .\cdf_bl_d2_reg[4] (\gen_ram_b[3].ram_b_inst_n_35 ),
        .\cdf_bl_d2_reg[5] (\gen_ram_b[3].ram_b_inst_n_34 ),
        .\cdf_bl_d2_reg[6] (\gen_ram_b[3].ram_b_inst_n_33 ),
        .\cdf_bl_d2_reg[7] (\gen_ram_b[3].ram_b_inst_n_32 ),
        .\cdf_br_d2_reg[0] (\gen_ram_b[3].ram_b_inst_n_47 ),
        .\cdf_br_d2_reg[1] (\gen_ram_b[3].ram_b_inst_n_46 ),
        .\cdf_br_d2_reg[2] (\gen_ram_b[3].ram_b_inst_n_45 ),
        .\cdf_br_d2_reg[3] (\gen_ram_b[3].ram_b_inst_n_44 ),
        .\cdf_br_d2_reg[4] (\gen_ram_b[3].ram_b_inst_n_43 ),
        .\cdf_br_d2_reg[5] (\gen_ram_b[3].ram_b_inst_n_42 ),
        .\cdf_br_d2_reg[6] (\gen_ram_b[3].ram_b_inst_n_41 ),
        .\cdf_br_d2_reg[7] (\gen_ram_b[3].ram_b_inst_n_40 ),
        .cdf_tile_idx(cdf_tile_idx[2:0]),
        .cdf_wr_en_reg(cdf_wr_en_reg_11),
        .clear_busy_reg(ram_reg_2),
        .\hist_buf_dina_r_reg[0] (\gen_ram_b[3].ram_b_inst_n_31 ),
        .\hist_buf_dina_r_reg[10] (\gen_ram_b[3].ram_b_inst_n_21 ),
        .\hist_buf_dina_r_reg[11] (\gen_ram_b[3].ram_b_inst_n_20 ),
        .\hist_buf_dina_r_reg[12] (\gen_ram_b[3].ram_b_inst_n_19 ),
        .\hist_buf_dina_r_reg[13] (\gen_ram_b[3].ram_b_inst_n_18 ),
        .\hist_buf_dina_r_reg[14] (\gen_ram_b[3].ram_b_inst_n_17 ),
        .\hist_buf_dina_r_reg[15] (\gen_ram_b[3].ram_b_inst_n_16 ),
        .\hist_buf_dina_r_reg[1] (\gen_ram_b[3].ram_b_inst_n_30 ),
        .\hist_buf_dina_r_reg[2] (\gen_ram_b[3].ram_b_inst_n_29 ),
        .\hist_buf_dina_r_reg[3] (\gen_ram_b[3].ram_b_inst_n_28 ),
        .\hist_buf_dina_r_reg[4] (\gen_ram_b[3].ram_b_inst_n_27 ),
        .\hist_buf_dina_r_reg[5] (\gen_ram_b[3].ram_b_inst_n_26 ),
        .\hist_buf_dina_r_reg[6] (\gen_ram_b[3].ram_b_inst_n_25 ),
        .\hist_buf_dina_r_reg[7] (\gen_ram_b[3].ram_b_inst_n_24 ),
        .\hist_buf_dina_r_reg[8] (\gen_ram_b[3].ram_b_inst_n_23 ),
        .\hist_buf_dina_r_reg[9] (\gen_ram_b[3].ram_b_inst_n_22 ),
        .mapping_tl_tile_idx_d1(mapping_tl_tile_idx_d1[1:0]),
        .mapping_tr_tile_idx_d1(mapping_tr_tile_idx_d1),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .\pixel_s1_reg[7] (\pixel_s1_reg[7]_17 ),
        .\pixel_s3_reg[7] (\pixel_s3_reg[7] ),
        .\ram_b_we_a[3]_17 (\ram_b_we_a[3]_17 ),
        .ram_reg_0(\gen_ram_b[7].ram_b_inst_n_1 ),
        .ram_reg_1(\ram_b_dout_b[1]__0 ),
        .ram_reg_10(\gen_ram_b[7].ram_b_inst_n_9 ),
        .ram_reg_11(\gen_ram_b[7].ram_b_inst_n_10 ),
        .ram_reg_12(\gen_ram_b[7].ram_b_inst_n_11 ),
        .ram_reg_13(\gen_ram_b[7].ram_b_inst_n_12 ),
        .ram_reg_14(\gen_ram_b[7].ram_b_inst_n_13 ),
        .ram_reg_15(\gen_ram_b[7].ram_b_inst_n_14 ),
        .ram_reg_16(\gen_ram_b[7].ram_b_inst_n_15 ),
        .ram_reg_17(\gen_ram_b[7].ram_b_inst_n_16 ),
        .ram_reg_18(\gen_ram_b[7].ram_b_inst_n_17 ),
        .ram_reg_19(\gen_ram_b[7].ram_b_inst_n_18 ),
        .ram_reg_2(\ram_b_dout_b[0]__0 ),
        .ram_reg_20(\gen_ram_b[7].ram_b_inst_n_19 ),
        .ram_reg_21(\gen_ram_b[7].ram_b_inst_n_20 ),
        .ram_reg_22(\gen_ram_b[7].ram_b_inst_n_21 ),
        .ram_reg_23(\gen_ram_b[7].ram_b_inst_n_22 ),
        .ram_reg_24(\gen_ram_b[7].ram_b_inst_n_23 ),
        .ram_reg_25(\gen_ram_b[7].ram_b_inst_n_24 ),
        .ram_reg_26(\gen_ram_b[7].ram_b_inst_n_25 ),
        .ram_reg_27(\gen_ram_b[7].ram_b_inst_n_26 ),
        .ram_reg_28(\gen_ram_b[7].ram_b_inst_n_27 ),
        .ram_reg_29(\gen_ram_b[7].ram_b_inst_n_28 ),
        .ram_reg_3(\gen_ram_b[7].ram_b_inst_n_2 ),
        .ram_reg_30(\gen_ram_b[7].ram_b_inst_n_29 ),
        .ram_reg_31(\gen_ram_b[7].ram_b_inst_n_30 ),
        .ram_reg_32(\gen_ram_b[7].ram_b_inst_n_31 ),
        .ram_reg_33(\gen_ram_b[7].ram_b_inst_n_32 ),
        .ram_reg_4(\gen_ram_b[7].ram_b_inst_n_3 ),
        .ram_reg_5(\gen_ram_b[7].ram_b_inst_n_4 ),
        .ram_reg_6(\gen_ram_b[7].ram_b_inst_n_5 ),
        .ram_reg_7(\gen_ram_b[7].ram_b_inst_n_6 ),
        .ram_reg_8(\gen_ram_b[7].ram_b_inst_n_7 ),
        .ram_reg_9(\gen_ram_b[7].ram_b_inst_n_8 ),
        .\ram_wr_data_s3_reg[11] (\ram_wr_data_s3_reg[11] ),
        .\ram_wr_data_s3_reg[11]_0 (\ram_wr_data_s3_reg[11]_2 ),
        .\ram_wr_data_s3_reg[11]_1 (\ram_wr_data_s3_reg[11]_3 ),
        .\ram_wr_data_s3_reg[11]_2 (\ram_wr_data_s3_reg[11]_5 ),
        .\ram_wr_data_s3_reg[15] (\ram_wr_data_s3_reg[15] ),
        .\ram_wr_data_s3_reg[15]_0 (\ram_wr_data_s3_reg[15]_1 ),
        .\ram_wr_data_s3_reg[15]_1 (\ram_wr_data_s3_reg[15]_4 ),
        .\ram_wr_data_s3_reg[15]_2 (\ram_wr_data_s3_reg[15]_6 ),
        .\ram_wr_data_s3_reg[15]_3 (\ram_wr_data_s3_reg[15]_26 ),
        .\ram_wr_data_s3_reg[3] (\ram_wr_data_s3_reg[3] ),
        .\ram_wr_data_s3_reg[3]_0 (\ram_wr_data_s3_reg[3]_2 ),
        .\ram_wr_data_s3_reg[3]_1 (\ram_wr_data_s3_reg[3]_4 ),
        .\ram_wr_data_s3_reg[3]_2 (\ram_wr_data_s3_reg[3]_5 ),
        .\ram_wr_data_s3_reg[7] (\ram_wr_data_s3_reg[7] ),
        .\ram_wr_data_s3_reg[7]_0 (\ram_wr_data_s3_reg[7]_2 ),
        .\ram_wr_data_s3_reg[7]_1 (\ram_wr_data_s3_reg[7]_3 ),
        .\ram_wr_data_s3_reg[7]_2 (\ram_wr_data_s3_reg[7]_6 ),
        .\tile_s1_reg[2] (\gen_ram_b[11].ram_b_inst_n_1 ),
        .\tile_s1_reg[2]_0 (\gen_ram_b[11].ram_b_inst_n_2 ),
        .\tile_s1_reg[2]_1 (\gen_ram_b[11].ram_b_inst_n_3 ),
        .\tile_s1_reg[2]_10 (\gen_ram_b[11].ram_b_inst_n_12 ),
        .\tile_s1_reg[2]_11 (\gen_ram_b[11].ram_b_inst_n_13 ),
        .\tile_s1_reg[2]_12 (\gen_ram_b[11].ram_b_inst_n_14 ),
        .\tile_s1_reg[2]_13 (\gen_ram_b[11].ram_b_inst_n_15 ),
        .\tile_s1_reg[2]_14 (\gen_ram_b[11].ram_b_inst_n_16 ),
        .\tile_s1_reg[2]_2 (\gen_ram_b[11].ram_b_inst_n_4 ),
        .\tile_s1_reg[2]_3 (\gen_ram_b[11].ram_b_inst_n_5 ),
        .\tile_s1_reg[2]_4 (\gen_ram_b[11].ram_b_inst_n_6 ),
        .\tile_s1_reg[2]_5 (\gen_ram_b[11].ram_b_inst_n_7 ),
        .\tile_s1_reg[2]_6 (\gen_ram_b[11].ram_b_inst_n_8 ),
        .\tile_s1_reg[2]_7 (\gen_ram_b[11].ram_b_inst_n_9 ),
        .\tile_s1_reg[2]_8 (\gen_ram_b[11].ram_b_inst_n_10 ),
        .\tile_s1_reg[2]_9 (\gen_ram_b[11].ram_b_inst_n_11 ),
        .\tile_s1_reg[3] (Q),
        .\tile_s3_reg[0] (\tile_s3_reg[0] ));
  clahe_simple_dual_ram_model_25 \gen_ram_b[4].ram_b_inst 
       (.DOBDO(\ram_b_dout_b[4]__0 ),
        .Q(clear_addr),
        .cdf_addr(cdf_addr),
        .cdf_wr_en_reg(cdf_wr_en_reg_10),
        .clear_busy_reg(ram_reg_1),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .\pixel_s1_reg[7] (\pixel_s1_reg[7]_18 ),
        .\pixel_s3_reg[7] (\pixel_s3_reg[7] ),
        .\ram_b_we_a[4]_18 (\ram_b_we_a[4]_18 ),
        .\ram_wr_data_s3_reg[15] (\ram_wr_data_s3_reg[15]_27 ),
        .\tile_s3_reg[3] (\tile_s3_reg[3]_2 ));
  clahe_simple_dual_ram_model_26 \gen_ram_b[5].ram_b_inst 
       (.DOBDO(\ram_b_dout_b[5]__0 ),
        .Q(clear_addr),
        .cdf_addr(cdf_addr),
        .cdf_wr_en_reg(cdf_wr_en_reg_9),
        .clear_busy_reg(ram_reg_1),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .\pixel_s1_reg[7] (\pixel_s1_reg[7]_19 ),
        .\pixel_s3_reg[7] (\pixel_s3_reg[7] ),
        .\ram_b_we_a[5]_19 (\ram_b_we_a[5]_19 ),
        .\ram_wr_data_s3_reg[15] (\ram_wr_data_s3_reg[15]_28 ),
        .\tile_s3_reg[3] (\tile_s3_reg[3]_1 ));
  clahe_simple_dual_ram_model_27 \gen_ram_b[6].ram_b_inst 
       (.DOBDO(\ram_b_dout_b[6]__0 ),
        .Q(clear_addr),
        .cdf_addr(cdf_addr),
        .cdf_wr_en_reg(cdf_wr_en_reg_8),
        .clear_busy_reg(ram_reg_1),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .\pixel_s1_reg[7] (\pixel_s1_reg[7]_20 ),
        .\pixel_s3_reg[7] (\pixel_s3_reg[7] ),
        .\ram_b_we_a[6]_20 (\ram_b_we_a[6]_20 ),
        .\ram_wr_data_s3_reg[15] (\ram_wr_data_s3_reg[15]_29 ),
        .\tile_s3_reg[3] (\tile_s3_reg[3]_0 ));
  clahe_simple_dual_ram_model_28 \gen_ram_b[7].ram_b_inst 
       (.DOBDO(\ram_b_dout_b[6]__0 ),
        .Q(clear_addr),
        .cdf_addr(cdf_addr),
        .\cdf_bl_d2_reg[0] (\gen_ram_b[7].ram_b_inst_n_40 ),
        .\cdf_bl_d2_reg[1] (\gen_ram_b[7].ram_b_inst_n_39 ),
        .\cdf_bl_d2_reg[2] (\gen_ram_b[7].ram_b_inst_n_38 ),
        .\cdf_bl_d2_reg[3] (\gen_ram_b[7].ram_b_inst_n_37 ),
        .\cdf_bl_d2_reg[4] (\gen_ram_b[7].ram_b_inst_n_36 ),
        .\cdf_bl_d2_reg[5] (\gen_ram_b[7].ram_b_inst_n_35 ),
        .\cdf_bl_d2_reg[6] (\gen_ram_b[7].ram_b_inst_n_34 ),
        .\cdf_bl_d2_reg[7] (\gen_ram_b[7].ram_b_inst_n_33 ),
        .\cdf_br_d2_reg[0] (\gen_ram_b[7].ram_b_inst_n_48 ),
        .\cdf_br_d2_reg[1] (\gen_ram_b[7].ram_b_inst_n_47 ),
        .\cdf_br_d2_reg[2] (\gen_ram_b[7].ram_b_inst_n_46 ),
        .\cdf_br_d2_reg[3] (\gen_ram_b[7].ram_b_inst_n_45 ),
        .\cdf_br_d2_reg[4] (\gen_ram_b[7].ram_b_inst_n_44 ),
        .\cdf_br_d2_reg[5] (\gen_ram_b[7].ram_b_inst_n_43 ),
        .\cdf_br_d2_reg[6] (\gen_ram_b[7].ram_b_inst_n_42 ),
        .\cdf_br_d2_reg[7] (\gen_ram_b[7].ram_b_inst_n_41 ),
        .cdf_tile_idx(cdf_tile_idx[1:0]),
        .cdf_wr_en_reg(cdf_wr_en_reg_7),
        .clear_busy_reg(clear_busy),
        .\hist_buf_dina_r_reg[0] (\gen_ram_b[7].ram_b_inst_n_32 ),
        .\hist_buf_dina_r_reg[10] (\gen_ram_b[7].ram_b_inst_n_22 ),
        .\hist_buf_dina_r_reg[11] (\gen_ram_b[7].ram_b_inst_n_21 ),
        .\hist_buf_dina_r_reg[12] (\gen_ram_b[7].ram_b_inst_n_20 ),
        .\hist_buf_dina_r_reg[13] (\gen_ram_b[7].ram_b_inst_n_19 ),
        .\hist_buf_dina_r_reg[14] (\gen_ram_b[7].ram_b_inst_n_18 ),
        .\hist_buf_dina_r_reg[15] (\gen_ram_b[7].ram_b_inst_n_17 ),
        .\hist_buf_dina_r_reg[1] (\gen_ram_b[7].ram_b_inst_n_31 ),
        .\hist_buf_dina_r_reg[2] (\gen_ram_b[7].ram_b_inst_n_30 ),
        .\hist_buf_dina_r_reg[3] (\gen_ram_b[7].ram_b_inst_n_29 ),
        .\hist_buf_dina_r_reg[4] (\gen_ram_b[7].ram_b_inst_n_28 ),
        .\hist_buf_dina_r_reg[5] (\gen_ram_b[7].ram_b_inst_n_27 ),
        .\hist_buf_dina_r_reg[6] (\gen_ram_b[7].ram_b_inst_n_26 ),
        .\hist_buf_dina_r_reg[7] (\gen_ram_b[7].ram_b_inst_n_25 ),
        .\hist_buf_dina_r_reg[8] (\gen_ram_b[7].ram_b_inst_n_24 ),
        .\hist_buf_dina_r_reg[9] (\gen_ram_b[7].ram_b_inst_n_23 ),
        .init_clear_done(init_clear_done),
        .mapping_tl_tile_idx_d1(mapping_tl_tile_idx_d1[1:0]),
        .mapping_tr_tile_idx_d1(mapping_tr_tile_idx_d1),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .ping_pong_flag_reg_rep__0(ping_pong_flag_reg_rep__0),
        .\pixel_s1_reg[7] (\pixel_s1_reg[7]_21 ),
        .\pixel_s3_reg[7] (\pixel_s3_reg[7] ),
        .\ram_b_we_a[7]_21 (\ram_b_we_a[7]_21 ),
        .ram_reg_0(ram_reg_1),
        .ram_reg_1(\ram_b_dout_b[5]__0 ),
        .ram_reg_2(\ram_b_dout_b[4]__0 ),
        .\ram_wr_data_s3_reg[11] (\gen_ram_b[7].ram_b_inst_n_5 ),
        .\ram_wr_data_s3_reg[11]_0 (\gen_ram_b[7].ram_b_inst_n_6 ),
        .\ram_wr_data_s3_reg[11]_1 (\gen_ram_b[7].ram_b_inst_n_7 ),
        .\ram_wr_data_s3_reg[11]_2 (\gen_ram_b[7].ram_b_inst_n_8 ),
        .\ram_wr_data_s3_reg[15] (\gen_ram_b[7].ram_b_inst_n_1 ),
        .\ram_wr_data_s3_reg[15]_0 (\gen_ram_b[7].ram_b_inst_n_2 ),
        .\ram_wr_data_s3_reg[15]_1 (\gen_ram_b[7].ram_b_inst_n_3 ),
        .\ram_wr_data_s3_reg[15]_2 (\gen_ram_b[7].ram_b_inst_n_4 ),
        .\ram_wr_data_s3_reg[15]_3 (\ram_wr_data_s3_reg[15]_30 ),
        .\ram_wr_data_s3_reg[3] (\gen_ram_b[7].ram_b_inst_n_13 ),
        .\ram_wr_data_s3_reg[3]_0 (\gen_ram_b[7].ram_b_inst_n_14 ),
        .\ram_wr_data_s3_reg[3]_1 (\gen_ram_b[7].ram_b_inst_n_15 ),
        .\ram_wr_data_s3_reg[3]_2 (\gen_ram_b[7].ram_b_inst_n_16 ),
        .\ram_wr_data_s3_reg[7] (\gen_ram_b[7].ram_b_inst_n_9 ),
        .\ram_wr_data_s3_reg[7]_0 (\gen_ram_b[7].ram_b_inst_n_10 ),
        .\ram_wr_data_s3_reg[7]_1 (\gen_ram_b[7].ram_b_inst_n_11 ),
        .\ram_wr_data_s3_reg[7]_2 (\gen_ram_b[7].ram_b_inst_n_12 ),
        .\tile_s1_reg[1] (Q[1:0]),
        .\tile_s3_reg[3] (\tile_s3_reg[3] ));
  clahe_simple_dual_ram_model_29 \gen_ram_b[8].ram_b_inst 
       (.Q(clear_addr),
        .cdf_addr(cdf_addr),
        .cdf_wr_en_reg(cdf_wr_en_reg_6),
        .clear_busy_reg(ram_reg_0),
        .\hist_buf_dina_r_reg[15] (\ram_b_dout_b[8]__0 ),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .\pixel_s1_reg[7] (\pixel_s1_reg[7]_22 ),
        .\pixel_s3_reg[7] (\pixel_s3_reg[7] ),
        .\ram_b_we_a[8]_22 (\ram_b_we_a[8]_22 ),
        .\ram_wr_data_s3_reg[15] (\ram_wr_data_s3_reg[15]_31 ),
        .\tile_s3_reg[2] (\tile_s3_reg[2]_6 ));
  clahe_simple_dual_ram_model_30 \gen_ram_b[9].ram_b_inst 
       (.Q(clear_addr),
        .cdf_addr(cdf_addr),
        .cdf_wr_en_reg(cdf_wr_en_reg_5),
        .clear_busy_reg(ram_reg_0),
        .\hist_buf_dina_r_reg[15] (\ram_b_dout_b[9]__0 ),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .\pixel_s1_reg[7] (\pixel_s1_reg[7]_23 ),
        .\pixel_s3_reg[7] (\pixel_s3_reg[7] ),
        .\ram_b_we_a[9]_23 (\ram_b_we_a[9]_23 ),
        .\ram_wr_data_s3_reg[15] (\ram_wr_data_s3_reg[15]_32 ),
        .\tile_s3_reg[2] (\tile_s3_reg[2]_5 ));
  LUT5 #(
    .INIT(32'hFFFF8000)) 
    init_clear_done_i_1
       (.I0(clear_busy),
        .I1(clear_addr[7]),
        .I2(init_clear_done_i_2_n_0),
        .I3(clear_addr[6]),
        .I4(init_clear_done),
        .O(init_clear_done_i_1_n_0));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    init_clear_done_i_2
       (.I0(clear_addr[5]),
        .I1(clear_addr[1]),
        .I2(clear_addr[0]),
        .I3(clear_addr[3]),
        .I4(clear_addr[2]),
        .I5(clear_addr[4]),
        .O(init_clear_done_i_2_n_0));
  FDCE #(
    .INIT(1'b0)) 
    init_clear_done_reg
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n),
        .D(init_clear_done_i_1_n_0),
        .Q(init_clear_done));
  FDCE #(
    .INIT(1'b0)) 
    \mapping_br_tile_idx_d1_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(mapping_bl_tile_idx[0]),
        .Q(mapping_br_tile_idx_d1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \mapping_br_tile_idx_d1_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(mapping_bl_tile_idx[1]),
        .Q(mapping_br_tile_idx_d1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \mapping_tl_tile_idx_d1_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(mapping_tl_tile_idx[0]),
        .Q(mapping_tl_tile_idx_d1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \mapping_tl_tile_idx_d1_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(mapping_tl_tile_idx[1]),
        .Q(mapping_tl_tile_idx_d1[1]));
  FDCE #(
    .INIT(1'b0)) 
    \mapping_tl_tile_idx_d1_reg[2] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(mapping_tl_tile_idx[2]),
        .Q(mapping_tl_tile_idx_d1[2]));
  FDCE #(
    .INIT(1'b0)) 
    \mapping_tl_tile_idx_d1_reg[3] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(mapping_tl_tile_idx[3]),
        .Q(mapping_tl_tile_idx_d1[3]));
  FDCE #(
    .INIT(1'b0)) 
    \mapping_tr_tile_idx_d1_reg[0] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(mapping_tr_tile_idx[0]),
        .Q(mapping_tr_tile_idx_d1[0]));
  FDCE #(
    .INIT(1'b0)) 
    \mapping_tr_tile_idx_d1_reg[1] 
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(rst_n_0),
        .D(mapping_tr_tile_idx[1]),
        .Q(mapping_tr_tile_idx_d1[1]));
  LUT3 #(
    .INIT(8'h40)) 
    valid_s1_i_1
       (.I0(clear_busy),
        .I1(in_href_IBUF),
        .I2(in_vsync_IBUF),
        .O(pixel_counter0));
endmodule

module clahe_simple_dual_ram_model
   (DOBDO,
    ram_reg_0,
    pclk_IBUF_BUFG,
    \pixel_s1_reg[7] ,
    \ram_wr_data_s3_reg[15] ,
    Q,
    cdf_addr,
    cdf_wr_en_reg,
    \pixel_s3_reg[7] ,
    \tile_s3_reg[2] ,
    clear_busy_reg,
    ping_pong_flag_reg_rep__0,
    init_clear_done);
  output [15:0]DOBDO;
  output ram_reg_0;
  input pclk_IBUF_BUFG;
  input [7:0]\pixel_s1_reg[7] ;
  input [15:0]\ram_wr_data_s3_reg[15] ;
  input [7:0]Q;
  input [7:0]cdf_addr;
  input cdf_wr_en_reg;
  input [7:0]\pixel_s3_reg[7] ;
  input \tile_s3_reg[2] ;
  input clear_busy_reg;
  input ping_pong_flag_reg_rep__0;
  input init_clear_done;

  wire [15:0]DOBDO;
  wire [7:0]Q;
  wire [7:0]cdf_addr;
  wire cdf_wr_en_reg;
  wire clear_busy_reg;
  wire init_clear_done;
  wire pclk_IBUF_BUFG;
  wire ping_pong_flag_reg_rep__0;
  wire [7:0]\pixel_s1_reg[7] ;
  wire [7:0]\pixel_s3_reg[7] ;
  wire [7:0]\ram_a_addr_a[0]_19 ;
  wire ram_reg_0;
  wire ram_reg_i_1__30_n_0;
  wire [15:0]\ram_wr_data_s3_reg[15] ;
  wire \tile_s3_reg[2] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,\ram_a_addr_a[0]_19 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\pixel_s1_reg[7] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pclk_IBUF_BUFG),
        .CLKBWRCLK(pclk_IBUF_BUFG),
        .DIADI(\ram_wr_data_s3_reg[15] ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ram_reg_i_1__30_n_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hEF)) 
    ram_reg_i_1__30
       (.I0(ram_reg_0),
        .I1(cdf_wr_en_reg),
        .I2(\tile_s3_reg[2] ),
        .O(ram_reg_i_1__30_n_0));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_2__18
       (.I0(Q[7]),
        .I1(ram_reg_0),
        .I2(cdf_addr[7]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [7]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[0]_19 [7]));
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_i_34__29
       (.I0(clear_busy_reg),
        .I1(ping_pong_flag_reg_rep__0),
        .I2(init_clear_done),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_3__18
       (.I0(Q[6]),
        .I1(ram_reg_0),
        .I2(cdf_addr[6]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [6]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[0]_19 [6]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_4__18
       (.I0(Q[5]),
        .I1(ram_reg_0),
        .I2(cdf_addr[5]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [5]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[0]_19 [5]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_5__18
       (.I0(Q[4]),
        .I1(ram_reg_0),
        .I2(cdf_addr[4]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [4]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[0]_19 [4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_6__18
       (.I0(Q[3]),
        .I1(ram_reg_0),
        .I2(cdf_addr[3]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [3]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[0]_19 [3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_7__18
       (.I0(Q[2]),
        .I1(ram_reg_0),
        .I2(cdf_addr[2]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [2]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[0]_19 [2]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_8__18
       (.I0(Q[1]),
        .I1(ram_reg_0),
        .I2(cdf_addr[1]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [1]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[0]_19 [1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_9__18
       (.I0(Q[0]),
        .I1(ram_reg_0),
        .I2(cdf_addr[0]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [0]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[0]_19 [0]));
endmodule

(* ORIG_REF_NAME = "clahe_simple_dual_ram_model" *) 
module clahe_simple_dual_ram_model_0
   (DOBDO,
    pclk_IBUF_BUFG,
    \ram_a_we_a[10]_9 ,
    \pixel_s1_reg[7] ,
    \ram_wr_data_s3_reg[15] ,
    Q,
    clear_busy_reg,
    cdf_addr,
    cdf_wr_en_reg,
    \pixel_s3_reg[7] ,
    \tile_s3_reg[2] );
  output [15:0]DOBDO;
  input pclk_IBUF_BUFG;
  input \ram_a_we_a[10]_9 ;
  input [7:0]\pixel_s1_reg[7] ;
  input [15:0]\ram_wr_data_s3_reg[15] ;
  input [7:0]Q;
  input clear_busy_reg;
  input [7:0]cdf_addr;
  input cdf_wr_en_reg;
  input [7:0]\pixel_s3_reg[7] ;
  input \tile_s3_reg[2] ;

  wire [15:0]DOBDO;
  wire [7:0]Q;
  wire [7:0]cdf_addr;
  wire cdf_wr_en_reg;
  wire clear_busy_reg;
  wire pclk_IBUF_BUFG;
  wire [7:0]\pixel_s1_reg[7] ;
  wire [7:0]\pixel_s3_reg[7] ;
  wire [7:0]\ram_a_addr_a[10]_27 ;
  wire \ram_a_we_a[10]_9 ;
  wire [15:0]\ram_wr_data_s3_reg[15] ;
  wire \tile_s3_reg[2] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,\ram_a_addr_a[10]_27 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\pixel_s1_reg[7] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pclk_IBUF_BUFG),
        .CLKBWRCLK(pclk_IBUF_BUFG),
        .DIADI(\ram_wr_data_s3_reg[15] ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\ram_a_we_a[10]_9 ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_2__26
       (.I0(Q[7]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[7]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [7]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[10]_27 [7]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_3__26
       (.I0(Q[6]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[6]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [6]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[10]_27 [6]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_4__26
       (.I0(Q[5]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[5]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [5]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[10]_27 [5]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_5__26
       (.I0(Q[4]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[4]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [4]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[10]_27 [4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_6__26
       (.I0(Q[3]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[3]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [3]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[10]_27 [3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_7__26
       (.I0(Q[2]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[2]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [2]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[10]_27 [2]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_8__26
       (.I0(Q[1]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[1]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [1]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[10]_27 [1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_9__26
       (.I0(Q[0]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[0]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [0]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[10]_27 [0]));
endmodule

(* ORIG_REF_NAME = "clahe_simple_dual_ram_model" *) 
module clahe_simple_dual_ram_model_1
   (ram_reg_0,
    \ram_wr_data_s3_reg[15] ,
    \ram_wr_data_s3_reg[15]_0 ,
    \ram_wr_data_s3_reg[15]_1 ,
    \ram_wr_data_s3_reg[15]_2 ,
    \ram_wr_data_s3_reg[11] ,
    \ram_wr_data_s3_reg[11]_0 ,
    \ram_wr_data_s3_reg[11]_1 ,
    \ram_wr_data_s3_reg[11]_2 ,
    \ram_wr_data_s3_reg[7] ,
    \ram_wr_data_s3_reg[7]_0 ,
    \ram_wr_data_s3_reg[7]_1 ,
    \ram_wr_data_s3_reg[7]_2 ,
    \ram_wr_data_s3_reg[3] ,
    \ram_wr_data_s3_reg[3]_0 ,
    \ram_wr_data_s3_reg[3]_1 ,
    \ram_wr_data_s3_reg[3]_2 ,
    \hist_buf_dina_r_reg[15] ,
    \hist_buf_dina_r_reg[14] ,
    \hist_buf_dina_r_reg[13] ,
    \hist_buf_dina_r_reg[12] ,
    \hist_buf_dina_r_reg[11] ,
    \hist_buf_dina_r_reg[10] ,
    \hist_buf_dina_r_reg[9] ,
    \hist_buf_dina_r_reg[8] ,
    \hist_buf_dina_r_reg[7] ,
    \hist_buf_dina_r_reg[6] ,
    \hist_buf_dina_r_reg[5] ,
    \hist_buf_dina_r_reg[4] ,
    \hist_buf_dina_r_reg[3] ,
    \hist_buf_dina_r_reg[2] ,
    \hist_buf_dina_r_reg[1] ,
    \hist_buf_dina_r_reg[0] ,
    \cdf_bl_d2_reg[7] ,
    \cdf_bl_d2_reg[6] ,
    \cdf_bl_d2_reg[5] ,
    \cdf_bl_d2_reg[4] ,
    \cdf_bl_d2_reg[3] ,
    \cdf_bl_d2_reg[2] ,
    \cdf_bl_d2_reg[1] ,
    \cdf_bl_d2_reg[0] ,
    \cdf_br_d2_reg[7] ,
    \cdf_br_d2_reg[6] ,
    \cdf_br_d2_reg[5] ,
    \cdf_br_d2_reg[4] ,
    \cdf_br_d2_reg[3] ,
    \cdf_br_d2_reg[2] ,
    \cdf_br_d2_reg[1] ,
    \cdf_br_d2_reg[0] ,
    pclk_IBUF_BUFG,
    \ram_a_we_a[11]_10 ,
    \pixel_s1_reg[7] ,
    \ram_wr_data_s3_reg[15]_3 ,
    Q,
    cdf_addr,
    cdf_wr_en_reg,
    \pixel_s3_reg[7] ,
    \tile_s3_reg[2] ,
    \tile_s1_reg[2] ,
    ram_reg_1,
    DOBDO,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    cdf_tile_idx,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ram_reg_24,
    ram_reg_25,
    ram_reg_26,
    ram_reg_27,
    ram_reg_28,
    ram_reg_29,
    ram_reg_30,
    ram_reg_31,
    ram_reg_32,
    ram_reg_33,
    ram_reg_34,
    mapping_tl_tile_idx_d1,
    mapping_tr_tile_idx_d1,
    clear_busy_reg,
    ping_pong_flag_reg_rep__0,
    init_clear_done);
  output ram_reg_0;
  output \ram_wr_data_s3_reg[15] ;
  output \ram_wr_data_s3_reg[15]_0 ;
  output \ram_wr_data_s3_reg[15]_1 ;
  output \ram_wr_data_s3_reg[15]_2 ;
  output \ram_wr_data_s3_reg[11] ;
  output \ram_wr_data_s3_reg[11]_0 ;
  output \ram_wr_data_s3_reg[11]_1 ;
  output \ram_wr_data_s3_reg[11]_2 ;
  output \ram_wr_data_s3_reg[7] ;
  output \ram_wr_data_s3_reg[7]_0 ;
  output \ram_wr_data_s3_reg[7]_1 ;
  output \ram_wr_data_s3_reg[7]_2 ;
  output \ram_wr_data_s3_reg[3] ;
  output \ram_wr_data_s3_reg[3]_0 ;
  output \ram_wr_data_s3_reg[3]_1 ;
  output \ram_wr_data_s3_reg[3]_2 ;
  output \hist_buf_dina_r_reg[15] ;
  output \hist_buf_dina_r_reg[14] ;
  output \hist_buf_dina_r_reg[13] ;
  output \hist_buf_dina_r_reg[12] ;
  output \hist_buf_dina_r_reg[11] ;
  output \hist_buf_dina_r_reg[10] ;
  output \hist_buf_dina_r_reg[9] ;
  output \hist_buf_dina_r_reg[8] ;
  output \hist_buf_dina_r_reg[7] ;
  output \hist_buf_dina_r_reg[6] ;
  output \hist_buf_dina_r_reg[5] ;
  output \hist_buf_dina_r_reg[4] ;
  output \hist_buf_dina_r_reg[3] ;
  output \hist_buf_dina_r_reg[2] ;
  output \hist_buf_dina_r_reg[1] ;
  output \hist_buf_dina_r_reg[0] ;
  output \cdf_bl_d2_reg[7] ;
  output \cdf_bl_d2_reg[6] ;
  output \cdf_bl_d2_reg[5] ;
  output \cdf_bl_d2_reg[4] ;
  output \cdf_bl_d2_reg[3] ;
  output \cdf_bl_d2_reg[2] ;
  output \cdf_bl_d2_reg[1] ;
  output \cdf_bl_d2_reg[0] ;
  output \cdf_br_d2_reg[7] ;
  output \cdf_br_d2_reg[6] ;
  output \cdf_br_d2_reg[5] ;
  output \cdf_br_d2_reg[4] ;
  output \cdf_br_d2_reg[3] ;
  output \cdf_br_d2_reg[2] ;
  output \cdf_br_d2_reg[1] ;
  output \cdf_br_d2_reg[0] ;
  input pclk_IBUF_BUFG;
  input \ram_a_we_a[11]_10 ;
  input [7:0]\pixel_s1_reg[7] ;
  input [15:0]\ram_wr_data_s3_reg[15]_3 ;
  input [7:0]Q;
  input [7:0]cdf_addr;
  input cdf_wr_en_reg;
  input [7:0]\pixel_s3_reg[7] ;
  input \tile_s3_reg[2] ;
  input [2:0]\tile_s1_reg[2] ;
  input ram_reg_1;
  input [15:0]DOBDO;
  input [15:0]ram_reg_2;
  input [15:0]ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_18;
  input [2:0]cdf_tile_idx;
  input ram_reg_19;
  input ram_reg_20;
  input ram_reg_21;
  input ram_reg_22;
  input ram_reg_23;
  input ram_reg_24;
  input ram_reg_25;
  input ram_reg_26;
  input ram_reg_27;
  input ram_reg_28;
  input ram_reg_29;
  input ram_reg_30;
  input ram_reg_31;
  input ram_reg_32;
  input ram_reg_33;
  input ram_reg_34;
  input [1:0]mapping_tl_tile_idx_d1;
  input [1:0]mapping_tr_tile_idx_d1;
  input clear_busy_reg;
  input ping_pong_flag_reg_rep__0;
  input init_clear_done;

  wire [15:0]DOBDO;
  wire [7:0]Q;
  wire [7:0]cdf_addr;
  wire \cdf_bl_d2_reg[0] ;
  wire \cdf_bl_d2_reg[1] ;
  wire \cdf_bl_d2_reg[2] ;
  wire \cdf_bl_d2_reg[3] ;
  wire \cdf_bl_d2_reg[4] ;
  wire \cdf_bl_d2_reg[5] ;
  wire \cdf_bl_d2_reg[6] ;
  wire \cdf_bl_d2_reg[7] ;
  wire \cdf_br_d2_reg[0] ;
  wire \cdf_br_d2_reg[1] ;
  wire \cdf_br_d2_reg[2] ;
  wire \cdf_br_d2_reg[3] ;
  wire \cdf_br_d2_reg[4] ;
  wire \cdf_br_d2_reg[5] ;
  wire \cdf_br_d2_reg[6] ;
  wire \cdf_br_d2_reg[7] ;
  wire [2:0]cdf_tile_idx;
  wire cdf_wr_en_reg;
  wire clear_busy_reg;
  wire \hist_buf_dina_r[0]_i_11_n_0 ;
  wire \hist_buf_dina_r[10]_i_11_n_0 ;
  wire \hist_buf_dina_r[11]_i_11_n_0 ;
  wire \hist_buf_dina_r[12]_i_11_n_0 ;
  wire \hist_buf_dina_r[13]_i_11_n_0 ;
  wire \hist_buf_dina_r[14]_i_11_n_0 ;
  wire \hist_buf_dina_r[15]_i_13_n_0 ;
  wire \hist_buf_dina_r[1]_i_11_n_0 ;
  wire \hist_buf_dina_r[2]_i_11_n_0 ;
  wire \hist_buf_dina_r[3]_i_11_n_0 ;
  wire \hist_buf_dina_r[4]_i_11_n_0 ;
  wire \hist_buf_dina_r[5]_i_11_n_0 ;
  wire \hist_buf_dina_r[6]_i_11_n_0 ;
  wire \hist_buf_dina_r[7]_i_11_n_0 ;
  wire \hist_buf_dina_r[8]_i_11_n_0 ;
  wire \hist_buf_dina_r[9]_i_11_n_0 ;
  wire \hist_buf_dina_r_reg[0] ;
  wire \hist_buf_dina_r_reg[10] ;
  wire \hist_buf_dina_r_reg[11] ;
  wire \hist_buf_dina_r_reg[12] ;
  wire \hist_buf_dina_r_reg[13] ;
  wire \hist_buf_dina_r_reg[14] ;
  wire \hist_buf_dina_r_reg[15] ;
  wire \hist_buf_dina_r_reg[1] ;
  wire \hist_buf_dina_r_reg[2] ;
  wire \hist_buf_dina_r_reg[3] ;
  wire \hist_buf_dina_r_reg[4] ;
  wire \hist_buf_dina_r_reg[5] ;
  wire \hist_buf_dina_r_reg[6] ;
  wire \hist_buf_dina_r_reg[7] ;
  wire \hist_buf_dina_r_reg[8] ;
  wire \hist_buf_dina_r_reg[9] ;
  wire init_clear_done;
  wire [1:0]mapping_tl_tile_idx_d1;
  wire [1:0]mapping_tr_tile_idx_d1;
  wire pclk_IBUF_BUFG;
  wire ping_pong_flag_reg_rep__0;
  wire [7:0]\pixel_s1_reg[7] ;
  wire [7:0]\pixel_s3_reg[7] ;
  wire [7:0]\ram_a_addr_a[11]_30 ;
  wire [15:0]\ram_a_dout_b[11]__0 ;
  wire \ram_a_we_a[11]_10 ;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire [15:0]ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_24;
  wire ram_reg_25;
  wire ram_reg_26;
  wire ram_reg_27;
  wire ram_reg_28;
  wire ram_reg_29;
  wire [15:0]ram_reg_3;
  wire ram_reg_30;
  wire ram_reg_31;
  wire ram_reg_32;
  wire ram_reg_33;
  wire ram_reg_34;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire \ram_wr_data_s3[11]_i_36_n_0 ;
  wire \ram_wr_data_s3[11]_i_44_n_0 ;
  wire \ram_wr_data_s3[11]_i_52_n_0 ;
  wire \ram_wr_data_s3[11]_i_60_n_0 ;
  wire \ram_wr_data_s3[15]_i_36_n_0 ;
  wire \ram_wr_data_s3[15]_i_44_n_0 ;
  wire \ram_wr_data_s3[15]_i_52_n_0 ;
  wire \ram_wr_data_s3[15]_i_60_n_0 ;
  wire \ram_wr_data_s3[3]_i_36_n_0 ;
  wire \ram_wr_data_s3[3]_i_44_n_0 ;
  wire \ram_wr_data_s3[3]_i_48_n_0 ;
  wire \ram_wr_data_s3[3]_i_56_n_0 ;
  wire \ram_wr_data_s3[7]_i_36_n_0 ;
  wire \ram_wr_data_s3[7]_i_44_n_0 ;
  wire \ram_wr_data_s3[7]_i_52_n_0 ;
  wire \ram_wr_data_s3[7]_i_60_n_0 ;
  wire \ram_wr_data_s3_reg[11] ;
  wire \ram_wr_data_s3_reg[11]_0 ;
  wire \ram_wr_data_s3_reg[11]_1 ;
  wire \ram_wr_data_s3_reg[11]_2 ;
  wire \ram_wr_data_s3_reg[15] ;
  wire \ram_wr_data_s3_reg[15]_0 ;
  wire \ram_wr_data_s3_reg[15]_1 ;
  wire \ram_wr_data_s3_reg[15]_2 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_3 ;
  wire \ram_wr_data_s3_reg[3] ;
  wire \ram_wr_data_s3_reg[3]_0 ;
  wire \ram_wr_data_s3_reg[3]_1 ;
  wire \ram_wr_data_s3_reg[3]_2 ;
  wire \ram_wr_data_s3_reg[7] ;
  wire \ram_wr_data_s3_reg[7]_0 ;
  wire \ram_wr_data_s3_reg[7]_1 ;
  wire \ram_wr_data_s3_reg[7]_2 ;
  wire [2:0]\tile_s1_reg[2] ;
  wire \tile_s3_reg[2] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[0]_i_9 
       (.I0(\ram_a_dout_b[11]__0 [0]),
        .I1(DOBDO[0]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_2[0]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_3[0]),
        .O(\cdf_bl_d2_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[1]_i_9 
       (.I0(\ram_a_dout_b[11]__0 [1]),
        .I1(DOBDO[1]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_2[1]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_3[1]),
        .O(\cdf_bl_d2_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[2]_i_9 
       (.I0(\ram_a_dout_b[11]__0 [2]),
        .I1(DOBDO[2]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_2[2]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_3[2]),
        .O(\cdf_bl_d2_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[3]_i_9 
       (.I0(\ram_a_dout_b[11]__0 [3]),
        .I1(DOBDO[3]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_2[3]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_3[3]),
        .O(\cdf_bl_d2_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[4]_i_9 
       (.I0(\ram_a_dout_b[11]__0 [4]),
        .I1(DOBDO[4]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_2[4]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_3[4]),
        .O(\cdf_bl_d2_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[5]_i_9 
       (.I0(\ram_a_dout_b[11]__0 [5]),
        .I1(DOBDO[5]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_2[5]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_3[5]),
        .O(\cdf_bl_d2_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[6]_i_9 
       (.I0(\ram_a_dout_b[11]__0 [6]),
        .I1(DOBDO[6]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_2[6]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_3[6]),
        .O(\cdf_bl_d2_reg[6] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[7]_i_9 
       (.I0(\ram_a_dout_b[11]__0 [7]),
        .I1(DOBDO[7]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_2[7]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_3[7]),
        .O(\cdf_bl_d2_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[0]_i_9 
       (.I0(\ram_a_dout_b[11]__0 [0]),
        .I1(DOBDO[0]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_2[0]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_3[0]),
        .O(\cdf_br_d2_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[1]_i_9 
       (.I0(\ram_a_dout_b[11]__0 [1]),
        .I1(DOBDO[1]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_2[1]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_3[1]),
        .O(\cdf_br_d2_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[2]_i_9 
       (.I0(\ram_a_dout_b[11]__0 [2]),
        .I1(DOBDO[2]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_2[2]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_3[2]),
        .O(\cdf_br_d2_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[3]_i_9 
       (.I0(\ram_a_dout_b[11]__0 [3]),
        .I1(DOBDO[3]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_2[3]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_3[3]),
        .O(\cdf_br_d2_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[4]_i_9 
       (.I0(\ram_a_dout_b[11]__0 [4]),
        .I1(DOBDO[4]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_2[4]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_3[4]),
        .O(\cdf_br_d2_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[5]_i_9 
       (.I0(\ram_a_dout_b[11]__0 [5]),
        .I1(DOBDO[5]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_2[5]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_3[5]),
        .O(\cdf_br_d2_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[6]_i_9 
       (.I0(\ram_a_dout_b[11]__0 [6]),
        .I1(DOBDO[6]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_2[6]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_3[6]),
        .O(\cdf_br_d2_reg[6] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[7]_i_9 
       (.I0(\ram_a_dout_b[11]__0 [7]),
        .I1(DOBDO[7]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_2[7]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_3[7]),
        .O(\cdf_br_d2_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[0]_i_11 
       (.I0(\ram_a_dout_b[11]__0 [0]),
        .I1(DOBDO[0]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[0]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[0]),
        .O(\hist_buf_dina_r[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[10]_i_11 
       (.I0(\ram_a_dout_b[11]__0 [10]),
        .I1(DOBDO[10]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[10]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[10]),
        .O(\hist_buf_dina_r[10]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[11]_i_11 
       (.I0(\ram_a_dout_b[11]__0 [11]),
        .I1(DOBDO[11]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[11]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[11]),
        .O(\hist_buf_dina_r[11]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[12]_i_11 
       (.I0(\ram_a_dout_b[11]__0 [12]),
        .I1(DOBDO[12]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[12]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[12]),
        .O(\hist_buf_dina_r[12]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[13]_i_11 
       (.I0(\ram_a_dout_b[11]__0 [13]),
        .I1(DOBDO[13]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[13]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[13]),
        .O(\hist_buf_dina_r[13]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[14]_i_11 
       (.I0(\ram_a_dout_b[11]__0 [14]),
        .I1(DOBDO[14]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[14]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[14]),
        .O(\hist_buf_dina_r[14]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[15]_i_13 
       (.I0(\ram_a_dout_b[11]__0 [15]),
        .I1(DOBDO[15]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[15]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[15]),
        .O(\hist_buf_dina_r[15]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[1]_i_11 
       (.I0(\ram_a_dout_b[11]__0 [1]),
        .I1(DOBDO[1]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[1]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[1]),
        .O(\hist_buf_dina_r[1]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[2]_i_11 
       (.I0(\ram_a_dout_b[11]__0 [2]),
        .I1(DOBDO[2]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[2]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[2]),
        .O(\hist_buf_dina_r[2]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[3]_i_11 
       (.I0(\ram_a_dout_b[11]__0 [3]),
        .I1(DOBDO[3]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[3]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[3]),
        .O(\hist_buf_dina_r[3]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[4]_i_11 
       (.I0(\ram_a_dout_b[11]__0 [4]),
        .I1(DOBDO[4]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[4]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[4]),
        .O(\hist_buf_dina_r[4]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[5]_i_11 
       (.I0(\ram_a_dout_b[11]__0 [5]),
        .I1(DOBDO[5]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[5]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[5]),
        .O(\hist_buf_dina_r[5]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[6]_i_11 
       (.I0(\ram_a_dout_b[11]__0 [6]),
        .I1(DOBDO[6]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[6]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[6]),
        .O(\hist_buf_dina_r[6]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[7]_i_11 
       (.I0(\ram_a_dout_b[11]__0 [7]),
        .I1(DOBDO[7]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[7]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[7]),
        .O(\hist_buf_dina_r[7]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[8]_i_11 
       (.I0(\ram_a_dout_b[11]__0 [8]),
        .I1(DOBDO[8]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[8]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[8]),
        .O(\hist_buf_dina_r[8]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[9]_i_11 
       (.I0(\ram_a_dout_b[11]__0 [9]),
        .I1(DOBDO[9]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[9]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[9]),
        .O(\hist_buf_dina_r[9]_i_11_n_0 ));
  MUXF7 \hist_buf_dina_r_reg[0]_i_5 
       (.I0(\hist_buf_dina_r[0]_i_11_n_0 ),
        .I1(ram_reg_34),
        .O(\hist_buf_dina_r_reg[0] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[10]_i_5 
       (.I0(\hist_buf_dina_r[10]_i_11_n_0 ),
        .I1(ram_reg_24),
        .O(\hist_buf_dina_r_reg[10] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[11]_i_5 
       (.I0(\hist_buf_dina_r[11]_i_11_n_0 ),
        .I1(ram_reg_23),
        .O(\hist_buf_dina_r_reg[11] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[12]_i_5 
       (.I0(\hist_buf_dina_r[12]_i_11_n_0 ),
        .I1(ram_reg_22),
        .O(\hist_buf_dina_r_reg[12] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[13]_i_5 
       (.I0(\hist_buf_dina_r[13]_i_11_n_0 ),
        .I1(ram_reg_21),
        .O(\hist_buf_dina_r_reg[13] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[14]_i_5 
       (.I0(\hist_buf_dina_r[14]_i_11_n_0 ),
        .I1(ram_reg_20),
        .O(\hist_buf_dina_r_reg[14] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[15]_i_6 
       (.I0(\hist_buf_dina_r[15]_i_13_n_0 ),
        .I1(ram_reg_19),
        .O(\hist_buf_dina_r_reg[15] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[1]_i_5 
       (.I0(\hist_buf_dina_r[1]_i_11_n_0 ),
        .I1(ram_reg_33),
        .O(\hist_buf_dina_r_reg[1] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[2]_i_5 
       (.I0(\hist_buf_dina_r[2]_i_11_n_0 ),
        .I1(ram_reg_32),
        .O(\hist_buf_dina_r_reg[2] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[3]_i_5 
       (.I0(\hist_buf_dina_r[3]_i_11_n_0 ),
        .I1(ram_reg_31),
        .O(\hist_buf_dina_r_reg[3] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[4]_i_5 
       (.I0(\hist_buf_dina_r[4]_i_11_n_0 ),
        .I1(ram_reg_30),
        .O(\hist_buf_dina_r_reg[4] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[5]_i_5 
       (.I0(\hist_buf_dina_r[5]_i_11_n_0 ),
        .I1(ram_reg_29),
        .O(\hist_buf_dina_r_reg[5] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[6]_i_5 
       (.I0(\hist_buf_dina_r[6]_i_11_n_0 ),
        .I1(ram_reg_28),
        .O(\hist_buf_dina_r_reg[6] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[7]_i_5 
       (.I0(\hist_buf_dina_r[7]_i_11_n_0 ),
        .I1(ram_reg_27),
        .O(\hist_buf_dina_r_reg[7] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[8]_i_5 
       (.I0(\hist_buf_dina_r[8]_i_11_n_0 ),
        .I1(ram_reg_26),
        .O(\hist_buf_dina_r_reg[8] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[9]_i_5 
       (.I0(\hist_buf_dina_r[9]_i_11_n_0 ),
        .I1(ram_reg_25),
        .O(\hist_buf_dina_r_reg[9] ),
        .S(cdf_tile_idx[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,\ram_a_addr_a[11]_30 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\pixel_s1_reg[7] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pclk_IBUF_BUFG),
        .CLKBWRCLK(pclk_IBUF_BUFG),
        .DIADI(\ram_wr_data_s3_reg[15]_3 ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(\ram_a_dout_b[11]__0 ),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\ram_a_we_a[11]_10 ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_2__29
       (.I0(Q[7]),
        .I1(ram_reg_0),
        .I2(cdf_addr[7]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [7]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[11]_30 [7]));
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_i_36__15
       (.I0(clear_busy_reg),
        .I1(ping_pong_flag_reg_rep__0),
        .I2(init_clear_done),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_3__29
       (.I0(Q[6]),
        .I1(ram_reg_0),
        .I2(cdf_addr[6]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [6]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[11]_30 [6]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_4__29
       (.I0(Q[5]),
        .I1(ram_reg_0),
        .I2(cdf_addr[5]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [5]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[11]_30 [5]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_5__29
       (.I0(Q[4]),
        .I1(ram_reg_0),
        .I2(cdf_addr[4]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [4]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[11]_30 [4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_6__29
       (.I0(Q[3]),
        .I1(ram_reg_0),
        .I2(cdf_addr[3]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [3]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[11]_30 [3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_7__29
       (.I0(Q[2]),
        .I1(ram_reg_0),
        .I2(cdf_addr[2]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [2]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[11]_30 [2]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_8__29
       (.I0(Q[1]),
        .I1(ram_reg_0),
        .I2(cdf_addr[1]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [1]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[11]_30 [1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_9__29
       (.I0(Q[0]),
        .I1(ram_reg_0),
        .I2(cdf_addr[0]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [0]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[11]_30 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[11]_i_36 
       (.I0(\ram_a_dout_b[11]__0 [11]),
        .I1(DOBDO[11]),
        .I2(\tile_s1_reg[2] [1]),
        .I3(ram_reg_2[11]),
        .I4(\tile_s1_reg[2] [0]),
        .I5(ram_reg_3[11]),
        .O(\ram_wr_data_s3[11]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[11]_i_44 
       (.I0(\ram_a_dout_b[11]__0 [10]),
        .I1(DOBDO[10]),
        .I2(\tile_s1_reg[2] [1]),
        .I3(ram_reg_2[10]),
        .I4(\tile_s1_reg[2] [0]),
        .I5(ram_reg_3[10]),
        .O(\ram_wr_data_s3[11]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[11]_i_52 
       (.I0(\ram_a_dout_b[11]__0 [9]),
        .I1(DOBDO[9]),
        .I2(\tile_s1_reg[2] [1]),
        .I3(ram_reg_2[9]),
        .I4(\tile_s1_reg[2] [0]),
        .I5(ram_reg_3[9]),
        .O(\ram_wr_data_s3[11]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[11]_i_60 
       (.I0(\ram_a_dout_b[11]__0 [8]),
        .I1(DOBDO[8]),
        .I2(\tile_s1_reg[2] [1]),
        .I3(ram_reg_2[8]),
        .I4(\tile_s1_reg[2] [0]),
        .I5(ram_reg_3[8]),
        .O(\ram_wr_data_s3[11]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[15]_i_36 
       (.I0(\ram_a_dout_b[11]__0 [15]),
        .I1(DOBDO[15]),
        .I2(\tile_s1_reg[2] [1]),
        .I3(ram_reg_2[15]),
        .I4(\tile_s1_reg[2] [0]),
        .I5(ram_reg_3[15]),
        .O(\ram_wr_data_s3[15]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[15]_i_44 
       (.I0(\ram_a_dout_b[11]__0 [14]),
        .I1(DOBDO[14]),
        .I2(\tile_s1_reg[2] [1]),
        .I3(ram_reg_2[14]),
        .I4(\tile_s1_reg[2] [0]),
        .I5(ram_reg_3[14]),
        .O(\ram_wr_data_s3[15]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[15]_i_52 
       (.I0(\ram_a_dout_b[11]__0 [13]),
        .I1(DOBDO[13]),
        .I2(\tile_s1_reg[2] [1]),
        .I3(ram_reg_2[13]),
        .I4(\tile_s1_reg[2] [0]),
        .I5(ram_reg_3[13]),
        .O(\ram_wr_data_s3[15]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[15]_i_60 
       (.I0(\ram_a_dout_b[11]__0 [12]),
        .I1(DOBDO[12]),
        .I2(\tile_s1_reg[2] [1]),
        .I3(ram_reg_2[12]),
        .I4(\tile_s1_reg[2] [0]),
        .I5(ram_reg_3[12]),
        .O(\ram_wr_data_s3[15]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[3]_i_36 
       (.I0(\ram_a_dout_b[11]__0 [3]),
        .I1(DOBDO[3]),
        .I2(\tile_s1_reg[2] [1]),
        .I3(ram_reg_2[3]),
        .I4(\tile_s1_reg[2] [0]),
        .I5(ram_reg_3[3]),
        .O(\ram_wr_data_s3[3]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[3]_i_44 
       (.I0(\ram_a_dout_b[11]__0 [2]),
        .I1(DOBDO[2]),
        .I2(\tile_s1_reg[2] [1]),
        .I3(ram_reg_2[2]),
        .I4(\tile_s1_reg[2] [0]),
        .I5(ram_reg_3[2]),
        .O(\ram_wr_data_s3[3]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[3]_i_48 
       (.I0(\ram_a_dout_b[11]__0 [1]),
        .I1(DOBDO[1]),
        .I2(\tile_s1_reg[2] [1]),
        .I3(ram_reg_2[1]),
        .I4(\tile_s1_reg[2] [0]),
        .I5(ram_reg_3[1]),
        .O(\ram_wr_data_s3[3]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[3]_i_56 
       (.I0(\ram_a_dout_b[11]__0 [0]),
        .I1(DOBDO[0]),
        .I2(\tile_s1_reg[2] [1]),
        .I3(ram_reg_2[0]),
        .I4(\tile_s1_reg[2] [0]),
        .I5(ram_reg_3[0]),
        .O(\ram_wr_data_s3[3]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[7]_i_36 
       (.I0(\ram_a_dout_b[11]__0 [7]),
        .I1(DOBDO[7]),
        .I2(\tile_s1_reg[2] [1]),
        .I3(ram_reg_2[7]),
        .I4(\tile_s1_reg[2] [0]),
        .I5(ram_reg_3[7]),
        .O(\ram_wr_data_s3[7]_i_36_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[7]_i_44 
       (.I0(\ram_a_dout_b[11]__0 [6]),
        .I1(DOBDO[6]),
        .I2(\tile_s1_reg[2] [1]),
        .I3(ram_reg_2[6]),
        .I4(\tile_s1_reg[2] [0]),
        .I5(ram_reg_3[6]),
        .O(\ram_wr_data_s3[7]_i_44_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[7]_i_52 
       (.I0(\ram_a_dout_b[11]__0 [5]),
        .I1(DOBDO[5]),
        .I2(\tile_s1_reg[2] [1]),
        .I3(ram_reg_2[5]),
        .I4(\tile_s1_reg[2] [0]),
        .I5(ram_reg_3[5]),
        .O(\ram_wr_data_s3[7]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[7]_i_60 
       (.I0(\ram_a_dout_b[11]__0 [4]),
        .I1(DOBDO[4]),
        .I2(\tile_s1_reg[2] [1]),
        .I3(ram_reg_2[4]),
        .I4(\tile_s1_reg[2] [0]),
        .I5(ram_reg_3[4]),
        .O(\ram_wr_data_s3[7]_i_60_n_0 ));
  MUXF7 \ram_wr_data_s3_reg[11]_i_17 
       (.I0(\ram_wr_data_s3[11]_i_36_n_0 ),
        .I1(ram_reg_7),
        .O(\ram_wr_data_s3_reg[11] ),
        .S(\tile_s1_reg[2] [2]));
  MUXF7 \ram_wr_data_s3_reg[11]_i_21 
       (.I0(\ram_wr_data_s3[11]_i_44_n_0 ),
        .I1(ram_reg_8),
        .O(\ram_wr_data_s3_reg[11]_0 ),
        .S(\tile_s1_reg[2] [2]));
  MUXF7 \ram_wr_data_s3_reg[11]_i_25 
       (.I0(\ram_wr_data_s3[11]_i_52_n_0 ),
        .I1(ram_reg_9),
        .O(\ram_wr_data_s3_reg[11]_1 ),
        .S(\tile_s1_reg[2] [2]));
  MUXF7 \ram_wr_data_s3_reg[11]_i_29 
       (.I0(\ram_wr_data_s3[11]_i_60_n_0 ),
        .I1(ram_reg_10),
        .O(\ram_wr_data_s3_reg[11]_2 ),
        .S(\tile_s1_reg[2] [2]));
  MUXF7 \ram_wr_data_s3_reg[15]_i_17 
       (.I0(\ram_wr_data_s3[15]_i_36_n_0 ),
        .I1(ram_reg_1),
        .O(\ram_wr_data_s3_reg[15] ),
        .S(\tile_s1_reg[2] [2]));
  MUXF7 \ram_wr_data_s3_reg[15]_i_21 
       (.I0(\ram_wr_data_s3[15]_i_44_n_0 ),
        .I1(ram_reg_4),
        .O(\ram_wr_data_s3_reg[15]_0 ),
        .S(\tile_s1_reg[2] [2]));
  MUXF7 \ram_wr_data_s3_reg[15]_i_25 
       (.I0(\ram_wr_data_s3[15]_i_52_n_0 ),
        .I1(ram_reg_5),
        .O(\ram_wr_data_s3_reg[15]_1 ),
        .S(\tile_s1_reg[2] [2]));
  MUXF7 \ram_wr_data_s3_reg[15]_i_29 
       (.I0(\ram_wr_data_s3[15]_i_60_n_0 ),
        .I1(ram_reg_6),
        .O(\ram_wr_data_s3_reg[15]_2 ),
        .S(\tile_s1_reg[2] [2]));
  MUXF7 \ram_wr_data_s3_reg[3]_i_17 
       (.I0(\ram_wr_data_s3[3]_i_36_n_0 ),
        .I1(ram_reg_15),
        .O(\ram_wr_data_s3_reg[3] ),
        .S(\tile_s1_reg[2] [2]));
  MUXF7 \ram_wr_data_s3_reg[3]_i_21 
       (.I0(\ram_wr_data_s3[3]_i_44_n_0 ),
        .I1(ram_reg_16),
        .O(\ram_wr_data_s3_reg[3]_0 ),
        .S(\tile_s1_reg[2] [2]));
  MUXF7 \ram_wr_data_s3_reg[3]_i_23 
       (.I0(\ram_wr_data_s3[3]_i_48_n_0 ),
        .I1(ram_reg_17),
        .O(\ram_wr_data_s3_reg[3]_1 ),
        .S(\tile_s1_reg[2] [2]));
  MUXF7 \ram_wr_data_s3_reg[3]_i_27 
       (.I0(\ram_wr_data_s3[3]_i_56_n_0 ),
        .I1(ram_reg_18),
        .O(\ram_wr_data_s3_reg[3]_2 ),
        .S(\tile_s1_reg[2] [2]));
  MUXF7 \ram_wr_data_s3_reg[7]_i_17 
       (.I0(\ram_wr_data_s3[7]_i_36_n_0 ),
        .I1(ram_reg_11),
        .O(\ram_wr_data_s3_reg[7] ),
        .S(\tile_s1_reg[2] [2]));
  MUXF7 \ram_wr_data_s3_reg[7]_i_21 
       (.I0(\ram_wr_data_s3[7]_i_44_n_0 ),
        .I1(ram_reg_12),
        .O(\ram_wr_data_s3_reg[7]_0 ),
        .S(\tile_s1_reg[2] [2]));
  MUXF7 \ram_wr_data_s3_reg[7]_i_25 
       (.I0(\ram_wr_data_s3[7]_i_52_n_0 ),
        .I1(ram_reg_13),
        .O(\ram_wr_data_s3_reg[7]_1 ),
        .S(\tile_s1_reg[2] [2]));
  MUXF7 \ram_wr_data_s3_reg[7]_i_29 
       (.I0(\ram_wr_data_s3[7]_i_60_n_0 ),
        .I1(ram_reg_14),
        .O(\ram_wr_data_s3_reg[7]_2 ),
        .S(\tile_s1_reg[2] [2]));
endmodule

(* ORIG_REF_NAME = "clahe_simple_dual_ram_model" *) 
module clahe_simple_dual_ram_model_10
   (DOBDO,
    pclk_IBUF_BUFG,
    \ram_a_we_a[5]_4 ,
    \pixel_s1_reg[7] ,
    \ram_wr_data_s3_reg[15] ,
    Q,
    clear_busy_reg,
    cdf_addr,
    cdf_wr_en_reg,
    \pixel_s3_reg[7] ,
    \tile_s3_reg[3] );
  output [15:0]DOBDO;
  input pclk_IBUF_BUFG;
  input \ram_a_we_a[5]_4 ;
  input [7:0]\pixel_s1_reg[7] ;
  input [15:0]\ram_wr_data_s3_reg[15] ;
  input [7:0]Q;
  input clear_busy_reg;
  input [7:0]cdf_addr;
  input cdf_wr_en_reg;
  input [7:0]\pixel_s3_reg[7] ;
  input \tile_s3_reg[3] ;

  wire [15:0]DOBDO;
  wire [7:0]Q;
  wire [7:0]cdf_addr;
  wire cdf_wr_en_reg;
  wire clear_busy_reg;
  wire pclk_IBUF_BUFG;
  wire [7:0]\pixel_s1_reg[7] ;
  wire [7:0]\pixel_s3_reg[7] ;
  wire [7:0]\ram_a_addr_a[5]_25 ;
  wire \ram_a_we_a[5]_4 ;
  wire [15:0]\ram_wr_data_s3_reg[15] ;
  wire \tile_s3_reg[3] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,\ram_a_addr_a[5]_25 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\pixel_s1_reg[7] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pclk_IBUF_BUFG),
        .CLKBWRCLK(pclk_IBUF_BUFG),
        .DIADI(\ram_wr_data_s3_reg[15] ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\ram_a_we_a[5]_4 ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_2__24
       (.I0(Q[7]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[7]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [7]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_a_addr_a[5]_25 [7]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_3__24
       (.I0(Q[6]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[6]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [6]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_a_addr_a[5]_25 [6]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_4__24
       (.I0(Q[5]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[5]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [5]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_a_addr_a[5]_25 [5]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_5__24
       (.I0(Q[4]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[4]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [4]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_a_addr_a[5]_25 [4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_6__24
       (.I0(Q[3]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[3]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [3]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_a_addr_a[5]_25 [3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_7__24
       (.I0(Q[2]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[2]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [2]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_a_addr_a[5]_25 [2]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_8__24
       (.I0(Q[1]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[1]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [1]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_a_addr_a[5]_25 [1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_9__24
       (.I0(Q[0]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[0]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [0]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_a_addr_a[5]_25 [0]));
endmodule

(* ORIG_REF_NAME = "clahe_simple_dual_ram_model" *) 
module clahe_simple_dual_ram_model_11
   (DOBDO,
    pclk_IBUF_BUFG,
    \ram_a_we_a[6]_5 ,
    \pixel_s1_reg[7] ,
    \ram_wr_data_s3_reg[15] ,
    Q,
    clear_busy_reg,
    cdf_addr,
    cdf_wr_en_reg,
    \pixel_s3_reg[7] ,
    \tile_s3_reg[3] );
  output [15:0]DOBDO;
  input pclk_IBUF_BUFG;
  input \ram_a_we_a[6]_5 ;
  input [7:0]\pixel_s1_reg[7] ;
  input [15:0]\ram_wr_data_s3_reg[15] ;
  input [7:0]Q;
  input clear_busy_reg;
  input [7:0]cdf_addr;
  input cdf_wr_en_reg;
  input [7:0]\pixel_s3_reg[7] ;
  input \tile_s3_reg[3] ;

  wire [15:0]DOBDO;
  wire [7:0]Q;
  wire [7:0]cdf_addr;
  wire cdf_wr_en_reg;
  wire clear_busy_reg;
  wire pclk_IBUF_BUFG;
  wire [7:0]\pixel_s1_reg[7] ;
  wire [7:0]\pixel_s3_reg[7] ;
  wire [7:0]\ram_a_addr_a[6]_28 ;
  wire \ram_a_we_a[6]_5 ;
  wire [15:0]\ram_wr_data_s3_reg[15] ;
  wire \tile_s3_reg[3] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,\ram_a_addr_a[6]_28 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\pixel_s1_reg[7] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pclk_IBUF_BUFG),
        .CLKBWRCLK(pclk_IBUF_BUFG),
        .DIADI(\ram_wr_data_s3_reg[15] ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\ram_a_we_a[6]_5 ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_2__27
       (.I0(Q[7]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[7]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [7]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_a_addr_a[6]_28 [7]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_3__27
       (.I0(Q[6]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[6]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [6]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_a_addr_a[6]_28 [6]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_4__27
       (.I0(Q[5]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[5]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [5]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_a_addr_a[6]_28 [5]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_5__27
       (.I0(Q[4]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[4]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [4]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_a_addr_a[6]_28 [4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_6__27
       (.I0(Q[3]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[3]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [3]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_a_addr_a[6]_28 [3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_7__27
       (.I0(Q[2]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[2]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [2]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_a_addr_a[6]_28 [2]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_8__27
       (.I0(Q[1]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[1]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [1]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_a_addr_a[6]_28 [1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_9__27
       (.I0(Q[0]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[0]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [0]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_a_addr_a[6]_28 [0]));
endmodule

(* ORIG_REF_NAME = "clahe_simple_dual_ram_model" *) 
module clahe_simple_dual_ram_model_12
   (ram_reg_0,
    ram_reg_1,
    \ram_wr_data_s3_reg[15] ,
    \ram_wr_data_s3_reg[15]_0 ,
    \ram_wr_data_s3_reg[15]_1 ,
    \ram_wr_data_s3_reg[15]_2 ,
    \ram_wr_data_s3_reg[11] ,
    \ram_wr_data_s3_reg[11]_0 ,
    \ram_wr_data_s3_reg[11]_1 ,
    \ram_wr_data_s3_reg[11]_2 ,
    \ram_wr_data_s3_reg[7] ,
    \ram_wr_data_s3_reg[7]_0 ,
    \ram_wr_data_s3_reg[7]_1 ,
    \ram_wr_data_s3_reg[7]_2 ,
    \ram_wr_data_s3_reg[3] ,
    \ram_wr_data_s3_reg[3]_0 ,
    \ram_wr_data_s3_reg[3]_1 ,
    \ram_wr_data_s3_reg[3]_2 ,
    \hist_buf_dina_r_reg[15] ,
    \hist_buf_dina_r_reg[14] ,
    \hist_buf_dina_r_reg[13] ,
    \hist_buf_dina_r_reg[12] ,
    \hist_buf_dina_r_reg[11] ,
    \hist_buf_dina_r_reg[10] ,
    \hist_buf_dina_r_reg[9] ,
    \hist_buf_dina_r_reg[8] ,
    \hist_buf_dina_r_reg[7] ,
    \hist_buf_dina_r_reg[6] ,
    \hist_buf_dina_r_reg[5] ,
    \hist_buf_dina_r_reg[4] ,
    \hist_buf_dina_r_reg[3] ,
    \hist_buf_dina_r_reg[2] ,
    \hist_buf_dina_r_reg[1] ,
    \hist_buf_dina_r_reg[0] ,
    \cdf_bl_d2_reg[7] ,
    \cdf_bl_d2_reg[6] ,
    \cdf_bl_d2_reg[5] ,
    \cdf_bl_d2_reg[4] ,
    \cdf_bl_d2_reg[3] ,
    \cdf_bl_d2_reg[2] ,
    \cdf_bl_d2_reg[1] ,
    \cdf_bl_d2_reg[0] ,
    \cdf_br_d2_reg[7] ,
    \cdf_br_d2_reg[6] ,
    \cdf_br_d2_reg[5] ,
    \cdf_br_d2_reg[4] ,
    \cdf_br_d2_reg[3] ,
    \cdf_br_d2_reg[2] ,
    \cdf_br_d2_reg[1] ,
    \cdf_br_d2_reg[0] ,
    pclk_IBUF_BUFG,
    \ram_a_we_a[7]_6 ,
    \pixel_s1_reg[7] ,
    \ram_wr_data_s3_reg[15]_3 ,
    Q,
    cdf_addr,
    cdf_wr_en_reg,
    \pixel_s3_reg[7] ,
    \tile_s3_reg[3] ,
    clear_busy_reg,
    ping_pong_flag_reg_rep__0,
    init_clear_done,
    valid_s3,
    DOBDO,
    \tile_s1_reg[1] ,
    ram_reg_2,
    ram_reg_3,
    cdf_tile_idx,
    mapping_tl_tile_idx_d1,
    mapping_tr_tile_idx_d1);
  output ram_reg_0;
  output ram_reg_1;
  output \ram_wr_data_s3_reg[15] ;
  output \ram_wr_data_s3_reg[15]_0 ;
  output \ram_wr_data_s3_reg[15]_1 ;
  output \ram_wr_data_s3_reg[15]_2 ;
  output \ram_wr_data_s3_reg[11] ;
  output \ram_wr_data_s3_reg[11]_0 ;
  output \ram_wr_data_s3_reg[11]_1 ;
  output \ram_wr_data_s3_reg[11]_2 ;
  output \ram_wr_data_s3_reg[7] ;
  output \ram_wr_data_s3_reg[7]_0 ;
  output \ram_wr_data_s3_reg[7]_1 ;
  output \ram_wr_data_s3_reg[7]_2 ;
  output \ram_wr_data_s3_reg[3] ;
  output \ram_wr_data_s3_reg[3]_0 ;
  output \ram_wr_data_s3_reg[3]_1 ;
  output \ram_wr_data_s3_reg[3]_2 ;
  output \hist_buf_dina_r_reg[15] ;
  output \hist_buf_dina_r_reg[14] ;
  output \hist_buf_dina_r_reg[13] ;
  output \hist_buf_dina_r_reg[12] ;
  output \hist_buf_dina_r_reg[11] ;
  output \hist_buf_dina_r_reg[10] ;
  output \hist_buf_dina_r_reg[9] ;
  output \hist_buf_dina_r_reg[8] ;
  output \hist_buf_dina_r_reg[7] ;
  output \hist_buf_dina_r_reg[6] ;
  output \hist_buf_dina_r_reg[5] ;
  output \hist_buf_dina_r_reg[4] ;
  output \hist_buf_dina_r_reg[3] ;
  output \hist_buf_dina_r_reg[2] ;
  output \hist_buf_dina_r_reg[1] ;
  output \hist_buf_dina_r_reg[0] ;
  output \cdf_bl_d2_reg[7] ;
  output \cdf_bl_d2_reg[6] ;
  output \cdf_bl_d2_reg[5] ;
  output \cdf_bl_d2_reg[4] ;
  output \cdf_bl_d2_reg[3] ;
  output \cdf_bl_d2_reg[2] ;
  output \cdf_bl_d2_reg[1] ;
  output \cdf_bl_d2_reg[0] ;
  output \cdf_br_d2_reg[7] ;
  output \cdf_br_d2_reg[6] ;
  output \cdf_br_d2_reg[5] ;
  output \cdf_br_d2_reg[4] ;
  output \cdf_br_d2_reg[3] ;
  output \cdf_br_d2_reg[2] ;
  output \cdf_br_d2_reg[1] ;
  output \cdf_br_d2_reg[0] ;
  input pclk_IBUF_BUFG;
  input \ram_a_we_a[7]_6 ;
  input [7:0]\pixel_s1_reg[7] ;
  input [15:0]\ram_wr_data_s3_reg[15]_3 ;
  input [7:0]Q;
  input [7:0]cdf_addr;
  input cdf_wr_en_reg;
  input [7:0]\pixel_s3_reg[7] ;
  input \tile_s3_reg[3] ;
  input clear_busy_reg;
  input ping_pong_flag_reg_rep__0;
  input init_clear_done;
  input valid_s3;
  input [15:0]DOBDO;
  input [1:0]\tile_s1_reg[1] ;
  input [15:0]ram_reg_2;
  input [15:0]ram_reg_3;
  input [1:0]cdf_tile_idx;
  input [1:0]mapping_tl_tile_idx_d1;
  input [1:0]mapping_tr_tile_idx_d1;

  wire [15:0]DOBDO;
  wire [7:0]Q;
  wire [7:0]cdf_addr;
  wire \cdf_bl_d2_reg[0] ;
  wire \cdf_bl_d2_reg[1] ;
  wire \cdf_bl_d2_reg[2] ;
  wire \cdf_bl_d2_reg[3] ;
  wire \cdf_bl_d2_reg[4] ;
  wire \cdf_bl_d2_reg[5] ;
  wire \cdf_bl_d2_reg[6] ;
  wire \cdf_bl_d2_reg[7] ;
  wire \cdf_br_d2_reg[0] ;
  wire \cdf_br_d2_reg[1] ;
  wire \cdf_br_d2_reg[2] ;
  wire \cdf_br_d2_reg[3] ;
  wire \cdf_br_d2_reg[4] ;
  wire \cdf_br_d2_reg[5] ;
  wire \cdf_br_d2_reg[6] ;
  wire \cdf_br_d2_reg[7] ;
  wire [1:0]cdf_tile_idx;
  wire cdf_wr_en_reg;
  wire clear_busy_reg;
  wire \hist_buf_dina_r_reg[0] ;
  wire \hist_buf_dina_r_reg[10] ;
  wire \hist_buf_dina_r_reg[11] ;
  wire \hist_buf_dina_r_reg[12] ;
  wire \hist_buf_dina_r_reg[13] ;
  wire \hist_buf_dina_r_reg[14] ;
  wire \hist_buf_dina_r_reg[15] ;
  wire \hist_buf_dina_r_reg[1] ;
  wire \hist_buf_dina_r_reg[2] ;
  wire \hist_buf_dina_r_reg[3] ;
  wire \hist_buf_dina_r_reg[4] ;
  wire \hist_buf_dina_r_reg[5] ;
  wire \hist_buf_dina_r_reg[6] ;
  wire \hist_buf_dina_r_reg[7] ;
  wire \hist_buf_dina_r_reg[8] ;
  wire \hist_buf_dina_r_reg[9] ;
  wire init_clear_done;
  wire [1:0]mapping_tl_tile_idx_d1;
  wire [1:0]mapping_tr_tile_idx_d1;
  wire pclk_IBUF_BUFG;
  wire ping_pong_flag_reg_rep__0;
  wire [7:0]\pixel_s1_reg[7] ;
  wire [7:0]\pixel_s3_reg[7] ;
  wire [7:0]\ram_a_addr_a[7]_31 ;
  wire [15:0]\ram_a_dout_b[7]__0 ;
  wire \ram_a_we_a[7]_6 ;
  wire ram_reg_0;
  wire ram_reg_1;
  wire [15:0]ram_reg_2;
  wire [15:0]ram_reg_3;
  wire \ram_wr_data_s3_reg[11] ;
  wire \ram_wr_data_s3_reg[11]_0 ;
  wire \ram_wr_data_s3_reg[11]_1 ;
  wire \ram_wr_data_s3_reg[11]_2 ;
  wire \ram_wr_data_s3_reg[15] ;
  wire \ram_wr_data_s3_reg[15]_0 ;
  wire \ram_wr_data_s3_reg[15]_1 ;
  wire \ram_wr_data_s3_reg[15]_2 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_3 ;
  wire \ram_wr_data_s3_reg[3] ;
  wire \ram_wr_data_s3_reg[3]_0 ;
  wire \ram_wr_data_s3_reg[3]_1 ;
  wire \ram_wr_data_s3_reg[3]_2 ;
  wire \ram_wr_data_s3_reg[7] ;
  wire \ram_wr_data_s3_reg[7]_0 ;
  wire \ram_wr_data_s3_reg[7]_1 ;
  wire \ram_wr_data_s3_reg[7]_2 ;
  wire [1:0]\tile_s1_reg[1] ;
  wire \tile_s3_reg[3] ;
  wire valid_s3;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[0]_i_10 
       (.I0(\ram_a_dout_b[7]__0 [0]),
        .I1(DOBDO[0]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_2[0]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_3[0]),
        .O(\cdf_bl_d2_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[1]_i_10 
       (.I0(\ram_a_dout_b[7]__0 [1]),
        .I1(DOBDO[1]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_2[1]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_3[1]),
        .O(\cdf_bl_d2_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[2]_i_10 
       (.I0(\ram_a_dout_b[7]__0 [2]),
        .I1(DOBDO[2]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_2[2]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_3[2]),
        .O(\cdf_bl_d2_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[3]_i_10 
       (.I0(\ram_a_dout_b[7]__0 [3]),
        .I1(DOBDO[3]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_2[3]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_3[3]),
        .O(\cdf_bl_d2_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[4]_i_10 
       (.I0(\ram_a_dout_b[7]__0 [4]),
        .I1(DOBDO[4]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_2[4]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_3[4]),
        .O(\cdf_bl_d2_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[5]_i_10 
       (.I0(\ram_a_dout_b[7]__0 [5]),
        .I1(DOBDO[5]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_2[5]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_3[5]),
        .O(\cdf_bl_d2_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[6]_i_10 
       (.I0(\ram_a_dout_b[7]__0 [6]),
        .I1(DOBDO[6]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_2[6]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_3[6]),
        .O(\cdf_bl_d2_reg[6] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[7]_i_10 
       (.I0(\ram_a_dout_b[7]__0 [7]),
        .I1(DOBDO[7]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_2[7]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_3[7]),
        .O(\cdf_bl_d2_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[0]_i_10 
       (.I0(\ram_a_dout_b[7]__0 [0]),
        .I1(DOBDO[0]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_2[0]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_3[0]),
        .O(\cdf_br_d2_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[1]_i_10 
       (.I0(\ram_a_dout_b[7]__0 [1]),
        .I1(DOBDO[1]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_2[1]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_3[1]),
        .O(\cdf_br_d2_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[2]_i_10 
       (.I0(\ram_a_dout_b[7]__0 [2]),
        .I1(DOBDO[2]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_2[2]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_3[2]),
        .O(\cdf_br_d2_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[3]_i_10 
       (.I0(\ram_a_dout_b[7]__0 [3]),
        .I1(DOBDO[3]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_2[3]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_3[3]),
        .O(\cdf_br_d2_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[4]_i_10 
       (.I0(\ram_a_dout_b[7]__0 [4]),
        .I1(DOBDO[4]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_2[4]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_3[4]),
        .O(\cdf_br_d2_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[5]_i_10 
       (.I0(\ram_a_dout_b[7]__0 [5]),
        .I1(DOBDO[5]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_2[5]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_3[5]),
        .O(\cdf_br_d2_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[6]_i_10 
       (.I0(\ram_a_dout_b[7]__0 [6]),
        .I1(DOBDO[6]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_2[6]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_3[6]),
        .O(\cdf_br_d2_reg[6] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[7]_i_10 
       (.I0(\ram_a_dout_b[7]__0 [7]),
        .I1(DOBDO[7]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_2[7]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_3[7]),
        .O(\cdf_br_d2_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[0]_i_14 
       (.I0(\ram_a_dout_b[7]__0 [0]),
        .I1(DOBDO[0]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[0]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[0]),
        .O(\hist_buf_dina_r_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[10]_i_14 
       (.I0(\ram_a_dout_b[7]__0 [10]),
        .I1(DOBDO[10]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[10]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[10]),
        .O(\hist_buf_dina_r_reg[10] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[11]_i_14 
       (.I0(\ram_a_dout_b[7]__0 [11]),
        .I1(DOBDO[11]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[11]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[11]),
        .O(\hist_buf_dina_r_reg[11] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[12]_i_14 
       (.I0(\ram_a_dout_b[7]__0 [12]),
        .I1(DOBDO[12]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[12]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[12]),
        .O(\hist_buf_dina_r_reg[12] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[13]_i_14 
       (.I0(\ram_a_dout_b[7]__0 [13]),
        .I1(DOBDO[13]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[13]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[13]),
        .O(\hist_buf_dina_r_reg[13] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[14]_i_14 
       (.I0(\ram_a_dout_b[7]__0 [14]),
        .I1(DOBDO[14]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[14]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[14]),
        .O(\hist_buf_dina_r_reg[14] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[15]_i_16 
       (.I0(\ram_a_dout_b[7]__0 [15]),
        .I1(DOBDO[15]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[15]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[15]),
        .O(\hist_buf_dina_r_reg[15] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[1]_i_14 
       (.I0(\ram_a_dout_b[7]__0 [1]),
        .I1(DOBDO[1]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[1]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[1]),
        .O(\hist_buf_dina_r_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[2]_i_14 
       (.I0(\ram_a_dout_b[7]__0 [2]),
        .I1(DOBDO[2]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[2]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[2]),
        .O(\hist_buf_dina_r_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[3]_i_14 
       (.I0(\ram_a_dout_b[7]__0 [3]),
        .I1(DOBDO[3]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[3]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[3]),
        .O(\hist_buf_dina_r_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[4]_i_14 
       (.I0(\ram_a_dout_b[7]__0 [4]),
        .I1(DOBDO[4]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[4]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[4]),
        .O(\hist_buf_dina_r_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[5]_i_14 
       (.I0(\ram_a_dout_b[7]__0 [5]),
        .I1(DOBDO[5]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[5]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[5]),
        .O(\hist_buf_dina_r_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[6]_i_14 
       (.I0(\ram_a_dout_b[7]__0 [6]),
        .I1(DOBDO[6]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[6]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[6]),
        .O(\hist_buf_dina_r_reg[6] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[7]_i_14 
       (.I0(\ram_a_dout_b[7]__0 [7]),
        .I1(DOBDO[7]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[7]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[7]),
        .O(\hist_buf_dina_r_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[8]_i_14 
       (.I0(\ram_a_dout_b[7]__0 [8]),
        .I1(DOBDO[8]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[8]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[8]),
        .O(\hist_buf_dina_r_reg[8] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[9]_i_14 
       (.I0(\ram_a_dout_b[7]__0 [9]),
        .I1(DOBDO[9]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[9]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[9]),
        .O(\hist_buf_dina_r_reg[9] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,\ram_a_addr_a[7]_31 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\pixel_s1_reg[7] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pclk_IBUF_BUFG),
        .CLKBWRCLK(pclk_IBUF_BUFG),
        .DIADI(\ram_wr_data_s3_reg[15]_3 ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(\ram_a_dout_b[7]__0 ),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\ram_a_we_a[7]_6 ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_2__30
       (.I0(Q[7]),
        .I1(ram_reg_0),
        .I2(cdf_addr[7]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [7]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_a_addr_a[7]_31 [7]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_i_36__2
       (.I0(clear_busy_reg),
        .I1(ping_pong_flag_reg_rep__0),
        .I2(init_clear_done),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_3__30
       (.I0(Q[6]),
        .I1(ram_reg_0),
        .I2(cdf_addr[6]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [6]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_a_addr_a[7]_31 [6]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_4__30
       (.I0(Q[5]),
        .I1(ram_reg_0),
        .I2(cdf_addr[5]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [5]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_a_addr_a[7]_31 [5]));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    ram_reg_i_59
       (.I0(ping_pong_flag_reg_rep__0),
        .I1(clear_busy_reg),
        .I2(valid_s3),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_5__30
       (.I0(Q[4]),
        .I1(ram_reg_0),
        .I2(cdf_addr[4]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [4]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_a_addr_a[7]_31 [4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_6__30
       (.I0(Q[3]),
        .I1(ram_reg_0),
        .I2(cdf_addr[3]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [3]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_a_addr_a[7]_31 [3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_7__30
       (.I0(Q[2]),
        .I1(ram_reg_0),
        .I2(cdf_addr[2]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [2]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_a_addr_a[7]_31 [2]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_8__30
       (.I0(Q[1]),
        .I1(ram_reg_0),
        .I2(cdf_addr[1]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [1]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_a_addr_a[7]_31 [1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_9__30
       (.I0(Q[0]),
        .I1(ram_reg_0),
        .I2(cdf_addr[0]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [0]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_a_addr_a[7]_31 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[11]_i_35 
       (.I0(\ram_a_dout_b[7]__0 [11]),
        .I1(DOBDO[11]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_2[11]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_3[11]),
        .O(\ram_wr_data_s3_reg[11] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[11]_i_43 
       (.I0(\ram_a_dout_b[7]__0 [10]),
        .I1(DOBDO[10]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_2[10]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_3[10]),
        .O(\ram_wr_data_s3_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[11]_i_51 
       (.I0(\ram_a_dout_b[7]__0 [9]),
        .I1(DOBDO[9]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_2[9]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_3[9]),
        .O(\ram_wr_data_s3_reg[11]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[11]_i_59 
       (.I0(\ram_a_dout_b[7]__0 [8]),
        .I1(DOBDO[8]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_2[8]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_3[8]),
        .O(\ram_wr_data_s3_reg[11]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[15]_i_35 
       (.I0(\ram_a_dout_b[7]__0 [15]),
        .I1(DOBDO[15]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_2[15]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_3[15]),
        .O(\ram_wr_data_s3_reg[15] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[15]_i_43 
       (.I0(\ram_a_dout_b[7]__0 [14]),
        .I1(DOBDO[14]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_2[14]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_3[14]),
        .O(\ram_wr_data_s3_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[15]_i_51 
       (.I0(\ram_a_dout_b[7]__0 [13]),
        .I1(DOBDO[13]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_2[13]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_3[13]),
        .O(\ram_wr_data_s3_reg[15]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[15]_i_59 
       (.I0(\ram_a_dout_b[7]__0 [12]),
        .I1(DOBDO[12]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_2[12]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_3[12]),
        .O(\ram_wr_data_s3_reg[15]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[3]_i_35 
       (.I0(\ram_a_dout_b[7]__0 [3]),
        .I1(DOBDO[3]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_2[3]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_3[3]),
        .O(\ram_wr_data_s3_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[3]_i_43 
       (.I0(\ram_a_dout_b[7]__0 [2]),
        .I1(DOBDO[2]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_2[2]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_3[2]),
        .O(\ram_wr_data_s3_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[3]_i_47 
       (.I0(\ram_a_dout_b[7]__0 [1]),
        .I1(DOBDO[1]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_2[1]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_3[1]),
        .O(\ram_wr_data_s3_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[3]_i_55 
       (.I0(\ram_a_dout_b[7]__0 [0]),
        .I1(DOBDO[0]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_2[0]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_3[0]),
        .O(\ram_wr_data_s3_reg[3]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[7]_i_35 
       (.I0(\ram_a_dout_b[7]__0 [7]),
        .I1(DOBDO[7]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_2[7]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_3[7]),
        .O(\ram_wr_data_s3_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[7]_i_43 
       (.I0(\ram_a_dout_b[7]__0 [6]),
        .I1(DOBDO[6]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_2[6]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_3[6]),
        .O(\ram_wr_data_s3_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[7]_i_51 
       (.I0(\ram_a_dout_b[7]__0 [5]),
        .I1(DOBDO[5]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_2[5]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_3[5]),
        .O(\ram_wr_data_s3_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[7]_i_59 
       (.I0(\ram_a_dout_b[7]__0 [4]),
        .I1(DOBDO[4]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_2[4]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_3[4]),
        .O(\ram_wr_data_s3_reg[7]_2 ));
endmodule

(* ORIG_REF_NAME = "clahe_simple_dual_ram_model" *) 
module clahe_simple_dual_ram_model_13
   (\hist_buf_dina_r_reg[15] ,
    pclk_IBUF_BUFG,
    \ram_a_we_a[8]_7 ,
    \pixel_s1_reg[7] ,
    \ram_wr_data_s3_reg[15] ,
    Q,
    clear_busy_reg,
    cdf_addr,
    cdf_wr_en_reg,
    \pixel_s3_reg[7] ,
    \tile_s3_reg[2] );
  output [15:0]\hist_buf_dina_r_reg[15] ;
  input pclk_IBUF_BUFG;
  input \ram_a_we_a[8]_7 ;
  input [7:0]\pixel_s1_reg[7] ;
  input [15:0]\ram_wr_data_s3_reg[15] ;
  input [7:0]Q;
  input clear_busy_reg;
  input [7:0]cdf_addr;
  input cdf_wr_en_reg;
  input [7:0]\pixel_s3_reg[7] ;
  input \tile_s3_reg[2] ;

  wire [7:0]Q;
  wire [7:0]cdf_addr;
  wire cdf_wr_en_reg;
  wire clear_busy_reg;
  wire [15:0]\hist_buf_dina_r_reg[15] ;
  wire pclk_IBUF_BUFG;
  wire [7:0]\pixel_s1_reg[7] ;
  wire [7:0]\pixel_s3_reg[7] ;
  wire [7:0]\ram_a_addr_a[8]_21 ;
  wire \ram_a_we_a[8]_7 ;
  wire [15:0]\ram_wr_data_s3_reg[15] ;
  wire \tile_s3_reg[2] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,\ram_a_addr_a[8]_21 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\pixel_s1_reg[7] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pclk_IBUF_BUFG),
        .CLKBWRCLK(pclk_IBUF_BUFG),
        .DIADI(\ram_wr_data_s3_reg[15] ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(\hist_buf_dina_r_reg[15] ),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\ram_a_we_a[8]_7 ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_2__20
       (.I0(Q[7]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[7]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [7]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[8]_21 [7]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_3__20
       (.I0(Q[6]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[6]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [6]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[8]_21 [6]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_4__20
       (.I0(Q[5]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[5]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [5]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[8]_21 [5]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_5__20
       (.I0(Q[4]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[4]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [4]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[8]_21 [4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_6__20
       (.I0(Q[3]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[3]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [3]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[8]_21 [3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_7__20
       (.I0(Q[2]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[2]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [2]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[8]_21 [2]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_8__20
       (.I0(Q[1]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[1]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [1]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[8]_21 [1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_9__20
       (.I0(Q[0]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[0]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [0]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[8]_21 [0]));
endmodule

(* ORIG_REF_NAME = "clahe_simple_dual_ram_model" *) 
module clahe_simple_dual_ram_model_14
   (\hist_buf_dina_r_reg[15] ,
    pclk_IBUF_BUFG,
    \ram_a_we_a[9]_8 ,
    \pixel_s1_reg[7] ,
    \ram_wr_data_s3_reg[15] ,
    Q,
    clear_busy_reg,
    cdf_addr,
    cdf_wr_en_reg,
    \pixel_s3_reg[7] ,
    \tile_s3_reg[2] );
  output [15:0]\hist_buf_dina_r_reg[15] ;
  input pclk_IBUF_BUFG;
  input \ram_a_we_a[9]_8 ;
  input [7:0]\pixel_s1_reg[7] ;
  input [15:0]\ram_wr_data_s3_reg[15] ;
  input [7:0]Q;
  input clear_busy_reg;
  input [7:0]cdf_addr;
  input cdf_wr_en_reg;
  input [7:0]\pixel_s3_reg[7] ;
  input \tile_s3_reg[2] ;

  wire [7:0]Q;
  wire [7:0]cdf_addr;
  wire cdf_wr_en_reg;
  wire clear_busy_reg;
  wire [15:0]\hist_buf_dina_r_reg[15] ;
  wire pclk_IBUF_BUFG;
  wire [7:0]\pixel_s1_reg[7] ;
  wire [7:0]\pixel_s3_reg[7] ;
  wire [7:0]\ram_a_addr_a[9]_24 ;
  wire \ram_a_we_a[9]_8 ;
  wire [15:0]\ram_wr_data_s3_reg[15] ;
  wire \tile_s3_reg[2] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,\ram_a_addr_a[9]_24 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\pixel_s1_reg[7] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pclk_IBUF_BUFG),
        .CLKBWRCLK(pclk_IBUF_BUFG),
        .DIADI(\ram_wr_data_s3_reg[15] ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(\hist_buf_dina_r_reg[15] ),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\ram_a_we_a[9]_8 ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_2__23
       (.I0(Q[7]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[7]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [7]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[9]_24 [7]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_3__23
       (.I0(Q[6]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[6]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [6]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[9]_24 [6]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_4__23
       (.I0(Q[5]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[5]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [5]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[9]_24 [5]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_5__23
       (.I0(Q[4]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[4]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [4]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[9]_24 [4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_6__23
       (.I0(Q[3]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[3]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [3]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[9]_24 [3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_7__23
       (.I0(Q[2]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[2]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [2]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[9]_24 [2]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_8__23
       (.I0(Q[1]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[1]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [1]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[9]_24 [1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_9__23
       (.I0(Q[0]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[0]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [0]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[9]_24 [0]));
endmodule

(* ORIG_REF_NAME = "clahe_simple_dual_ram_model" *) 
module clahe_simple_dual_ram_model_15
   (DOBDO,
    ram_reg_0,
    ram_reg_1,
    pclk_IBUF_BUFG,
    \pixel_s1_reg[7] ,
    \ram_wr_data_s3_reg[15] ,
    Q,
    cdf_addr,
    cdf_wr_en_reg,
    \pixel_s3_reg[7] ,
    \tile_s3_reg[2] ,
    ping_pong_flag_reg_rep__0,
    clear_busy_reg,
    valid_s3,
    init_clear_done);
  output [15:0]DOBDO;
  output ram_reg_0;
  output ram_reg_1;
  input pclk_IBUF_BUFG;
  input [7:0]\pixel_s1_reg[7] ;
  input [15:0]\ram_wr_data_s3_reg[15] ;
  input [7:0]Q;
  input [7:0]cdf_addr;
  input cdf_wr_en_reg;
  input [7:0]\pixel_s3_reg[7] ;
  input \tile_s3_reg[2] ;
  input ping_pong_flag_reg_rep__0;
  input clear_busy_reg;
  input valid_s3;
  input init_clear_done;

  wire [15:0]DOBDO;
  wire [7:0]Q;
  wire [7:0]cdf_addr;
  wire cdf_wr_en_reg;
  wire clear_busy_reg;
  wire init_clear_done;
  wire pclk_IBUF_BUFG;
  wire ping_pong_flag_reg_rep__0;
  wire [7:0]\pixel_s1_reg[7] ;
  wire [7:0]\pixel_s3_reg[7] ;
  wire [7:0]\ram_b_addr_a[0]_15 ;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_i_1__29_n_0;
  wire [15:0]\ram_wr_data_s3_reg[15] ;
  wire \tile_s3_reg[2] ;
  wire valid_s3;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,\ram_b_addr_a[0]_15 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\pixel_s1_reg[7] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pclk_IBUF_BUFG),
        .CLKBWRCLK(pclk_IBUF_BUFG),
        .DIADI(\ram_wr_data_s3_reg[15] ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(ram_reg_i_1__29_n_0),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT3 #(
    .INIT(8'hEF)) 
    ram_reg_i_1__29
       (.I0(ram_reg_0),
        .I1(cdf_wr_en_reg),
        .I2(\tile_s3_reg[2] ),
        .O(ram_reg_i_1__29_n_0));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_2__14
       (.I0(Q[7]),
        .I1(ram_reg_0),
        .I2(cdf_addr[7]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [7]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[0]_15 [7]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_34__30
       (.I0(clear_busy_reg),
        .I1(init_clear_done),
        .I2(ping_pong_flag_reg_rep__0),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_3__14
       (.I0(Q[6]),
        .I1(ram_reg_0),
        .I2(cdf_addr[6]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [6]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[0]_15 [6]));
  LUT3 #(
    .INIT(8'hDF)) 
    ram_reg_i_47__0
       (.I0(ping_pong_flag_reg_rep__0),
        .I1(clear_busy_reg),
        .I2(valid_s3),
        .O(ram_reg_1));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_4__14
       (.I0(Q[5]),
        .I1(ram_reg_0),
        .I2(cdf_addr[5]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [5]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[0]_15 [5]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_5__14
       (.I0(Q[4]),
        .I1(ram_reg_0),
        .I2(cdf_addr[4]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [4]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[0]_15 [4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_6__14
       (.I0(Q[3]),
        .I1(ram_reg_0),
        .I2(cdf_addr[3]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [3]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[0]_15 [3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_7__14
       (.I0(Q[2]),
        .I1(ram_reg_0),
        .I2(cdf_addr[2]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [2]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[0]_15 [2]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_8__14
       (.I0(Q[1]),
        .I1(ram_reg_0),
        .I2(cdf_addr[1]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [1]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[0]_15 [1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_9__14
       (.I0(Q[0]),
        .I1(ram_reg_0),
        .I2(cdf_addr[0]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [0]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[0]_15 [0]));
endmodule

(* ORIG_REF_NAME = "clahe_simple_dual_ram_model" *) 
module clahe_simple_dual_ram_model_16
   (DOBDO,
    pclk_IBUF_BUFG,
    \ram_b_we_a[10]_24 ,
    \pixel_s1_reg[7] ,
    \ram_wr_data_s3_reg[15] ,
    Q,
    clear_busy_reg,
    cdf_addr,
    cdf_wr_en_reg,
    \pixel_s3_reg[7] ,
    \tile_s3_reg[2] );
  output [15:0]DOBDO;
  input pclk_IBUF_BUFG;
  input \ram_b_we_a[10]_24 ;
  input [7:0]\pixel_s1_reg[7] ;
  input [15:0]\ram_wr_data_s3_reg[15] ;
  input [7:0]Q;
  input clear_busy_reg;
  input [7:0]cdf_addr;
  input cdf_wr_en_reg;
  input [7:0]\pixel_s3_reg[7] ;
  input \tile_s3_reg[2] ;

  wire [15:0]DOBDO;
  wire [7:0]Q;
  wire [7:0]cdf_addr;
  wire cdf_wr_en_reg;
  wire clear_busy_reg;
  wire pclk_IBUF_BUFG;
  wire [7:0]\pixel_s1_reg[7] ;
  wire [7:0]\pixel_s3_reg[7] ;
  wire [7:0]\ram_b_addr_a[10]_5 ;
  wire \ram_b_we_a[10]_24 ;
  wire [15:0]\ram_wr_data_s3_reg[15] ;
  wire \tile_s3_reg[2] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,\ram_b_addr_a[10]_5 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\pixel_s1_reg[7] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pclk_IBUF_BUFG),
        .CLKBWRCLK(pclk_IBUF_BUFG),
        .DIADI(\ram_wr_data_s3_reg[15] ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\ram_b_we_a[10]_24 ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_2__4
       (.I0(Q[7]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[7]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [7]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[10]_5 [7]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_3__4
       (.I0(Q[6]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[6]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [6]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[10]_5 [6]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_4__4
       (.I0(Q[5]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[5]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [5]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[10]_5 [5]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_5__4
       (.I0(Q[4]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[4]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [4]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[10]_5 [4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_6__4
       (.I0(Q[3]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[3]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [3]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[10]_5 [3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_7__4
       (.I0(Q[2]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[2]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [2]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[10]_5 [2]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_8__4
       (.I0(Q[1]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[1]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [1]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[10]_5 [1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_9__4
       (.I0(Q[0]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[0]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [0]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[10]_5 [0]));
endmodule

(* ORIG_REF_NAME = "clahe_simple_dual_ram_model" *) 
module clahe_simple_dual_ram_model_17
   (ram_reg_0,
    \ram_wr_data_s3_reg[15] ,
    \ram_wr_data_s3_reg[15]_0 ,
    \ram_wr_data_s3_reg[15]_1 ,
    \ram_wr_data_s3_reg[15]_2 ,
    \ram_wr_data_s3_reg[11] ,
    \ram_wr_data_s3_reg[11]_0 ,
    \ram_wr_data_s3_reg[11]_1 ,
    \ram_wr_data_s3_reg[11]_2 ,
    \ram_wr_data_s3_reg[7] ,
    \ram_wr_data_s3_reg[7]_0 ,
    \ram_wr_data_s3_reg[7]_1 ,
    \ram_wr_data_s3_reg[7]_2 ,
    \ram_wr_data_s3_reg[3] ,
    \ram_wr_data_s3_reg[3]_0 ,
    \ram_wr_data_s3_reg[3]_1 ,
    \ram_wr_data_s3_reg[3]_2 ,
    \hist_buf_dina_r_reg[15] ,
    \hist_buf_dina_r_reg[14] ,
    \hist_buf_dina_r_reg[13] ,
    \hist_buf_dina_r_reg[12] ,
    \hist_buf_dina_r_reg[11] ,
    \hist_buf_dina_r_reg[10] ,
    \hist_buf_dina_r_reg[9] ,
    \hist_buf_dina_r_reg[8] ,
    \hist_buf_dina_r_reg[7] ,
    \hist_buf_dina_r_reg[6] ,
    \hist_buf_dina_r_reg[5] ,
    \hist_buf_dina_r_reg[4] ,
    \hist_buf_dina_r_reg[3] ,
    \hist_buf_dina_r_reg[2] ,
    \hist_buf_dina_r_reg[1] ,
    \cdf_bl_d2_reg[7] ,
    \cdf_bl_d2_reg[6] ,
    \cdf_bl_d2_reg[5] ,
    \cdf_bl_d2_reg[4] ,
    \cdf_bl_d2_reg[3] ,
    \cdf_bl_d2_reg[2] ,
    \cdf_bl_d2_reg[1] ,
    \cdf_bl_d2_reg[0] ,
    \cdf_br_d2_reg[7] ,
    \cdf_br_d2_reg[6] ,
    \cdf_br_d2_reg[5] ,
    \cdf_br_d2_reg[4] ,
    \cdf_br_d2_reg[3] ,
    \cdf_br_d2_reg[2] ,
    \cdf_br_d2_reg[1] ,
    \cdf_br_d2_reg[0] ,
    \hist_buf_dina_r_reg[15]_0 ,
    CO,
    O,
    \excess_total_reg[7] ,
    \excess_total_reg[11] ,
    \excess_total_reg[15] ,
    \excess_total_reg[16] ,
    pclk_IBUF_BUFG,
    \ram_b_we_a[11]_25 ,
    \pixel_s1_reg[7] ,
    \ram_wr_data_s3_reg[15]_3 ,
    Q,
    cdf_addr,
    cdf_wr_en_reg,
    \pixel_s3_reg[7] ,
    \tile_s3_reg[2] ,
    \tile_s1_reg[2] ,
    ram_reg_1,
    DOBDO,
    ram_reg_2,
    ram_reg_3,
    ram_reg_4,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    \cdf_wr_tile_idx_reg[2] ,
    ping_pong_flag_reg_rep,
    \cdf_wr_tile_idx_reg[2]_0 ,
    cdf_tile_idx,
    \cdf_wr_tile_idx_reg[2]_1 ,
    ram_reg_19,
    \cdf_wr_tile_idx_reg[2]_2 ,
    \cdf_wr_tile_idx_reg[2]_3 ,
    \cdf_wr_tile_idx_reg[2]_4 ,
    ram_reg_20,
    \cdf_wr_tile_idx_reg[2]_5 ,
    \cdf_wr_tile_idx_reg[2]_6 ,
    \cdf_wr_tile_idx_reg[2]_7 ,
    ram_reg_21,
    \cdf_wr_tile_idx_reg[2]_8 ,
    \cdf_wr_tile_idx_reg[2]_9 ,
    \cdf_wr_tile_idx_reg[2]_10 ,
    ram_reg_22,
    \cdf_wr_tile_idx_reg[2]_11 ,
    \cdf_wr_tile_idx_reg[2]_12 ,
    \cdf_wr_tile_idx_reg[2]_13 ,
    ram_reg_23,
    \cdf_wr_tile_idx_reg[2]_14 ,
    \cdf_wr_tile_idx_reg[2]_15 ,
    \cdf_wr_tile_idx_reg[2]_16 ,
    ram_reg_24,
    \cdf_wr_tile_idx_reg[2]_17 ,
    \cdf_wr_tile_idx_reg[2]_18 ,
    \cdf_wr_tile_idx_reg[2]_19 ,
    ram_reg_25,
    \cdf_wr_tile_idx_reg[2]_20 ,
    \cdf_wr_tile_idx_reg[2]_21 ,
    \cdf_wr_tile_idx_reg[2]_22 ,
    ram_reg_26,
    \cdf_wr_tile_idx_reg[2]_23 ,
    \cdf_wr_tile_idx_reg[2]_24 ,
    \cdf_wr_tile_idx_reg[2]_25 ,
    ram_reg_27,
    \cdf_wr_tile_idx_reg[2]_26 ,
    \cdf_wr_tile_idx_reg[2]_27 ,
    \cdf_wr_tile_idx_reg[2]_28 ,
    ram_reg_28,
    \cdf_wr_tile_idx_reg[2]_29 ,
    \cdf_wr_tile_idx_reg[2]_30 ,
    \cdf_wr_tile_idx_reg[2]_31 ,
    ram_reg_29,
    \cdf_wr_tile_idx_reg[2]_32 ,
    \cdf_wr_tile_idx_reg[2]_33 ,
    \cdf_wr_tile_idx_reg[2]_34 ,
    ram_reg_30,
    \cdf_wr_tile_idx_reg[2]_35 ,
    \cdf_wr_tile_idx_reg[2]_36 ,
    \cdf_wr_tile_idx_reg[2]_37 ,
    ram_reg_31,
    \cdf_wr_tile_idx_reg[2]_38 ,
    \cdf_wr_tile_idx_reg[2]_39 ,
    \cdf_wr_tile_idx_reg[2]_40 ,
    ram_reg_32,
    \cdf_wr_tile_idx_reg[2]_41 ,
    \cdf_wr_tile_idx_reg[2]_42 ,
    \cdf_wr_tile_idx_reg[2]_43 ,
    ram_reg_33,
    \cdf_wr_tile_idx_reg[2]_44 ,
    \cdf_wr_tile_idx_reg[2]_45 ,
    \cdf_wr_tile_idx_reg[2]_46 ,
    ram_reg_34,
    mapping_tl_tile_idx_d1,
    mapping_tr_tile_idx_d1,
    clear_busy_reg,
    init_clear_done,
    ping_pong_flag_reg_rep__0,
    clip_threshold_IBUF,
    DI,
    \excess_total_reg[6] ,
    \excess_total_reg[10] ,
    \excess_total_reg[14] ,
    S,
    \excess_total_reg[15]_0 );
  output ram_reg_0;
  output \ram_wr_data_s3_reg[15] ;
  output \ram_wr_data_s3_reg[15]_0 ;
  output \ram_wr_data_s3_reg[15]_1 ;
  output \ram_wr_data_s3_reg[15]_2 ;
  output \ram_wr_data_s3_reg[11] ;
  output \ram_wr_data_s3_reg[11]_0 ;
  output \ram_wr_data_s3_reg[11]_1 ;
  output \ram_wr_data_s3_reg[11]_2 ;
  output \ram_wr_data_s3_reg[7] ;
  output \ram_wr_data_s3_reg[7]_0 ;
  output \ram_wr_data_s3_reg[7]_1 ;
  output \ram_wr_data_s3_reg[7]_2 ;
  output \ram_wr_data_s3_reg[3] ;
  output \ram_wr_data_s3_reg[3]_0 ;
  output \ram_wr_data_s3_reg[3]_1 ;
  output \ram_wr_data_s3_reg[3]_2 ;
  output \hist_buf_dina_r_reg[15] ;
  output \hist_buf_dina_r_reg[14] ;
  output \hist_buf_dina_r_reg[13] ;
  output \hist_buf_dina_r_reg[12] ;
  output \hist_buf_dina_r_reg[11] ;
  output \hist_buf_dina_r_reg[10] ;
  output \hist_buf_dina_r_reg[9] ;
  output \hist_buf_dina_r_reg[8] ;
  output \hist_buf_dina_r_reg[7] ;
  output \hist_buf_dina_r_reg[6] ;
  output \hist_buf_dina_r_reg[5] ;
  output \hist_buf_dina_r_reg[4] ;
  output \hist_buf_dina_r_reg[3] ;
  output \hist_buf_dina_r_reg[2] ;
  output \hist_buf_dina_r_reg[1] ;
  output \cdf_bl_d2_reg[7] ;
  output \cdf_bl_d2_reg[6] ;
  output \cdf_bl_d2_reg[5] ;
  output \cdf_bl_d2_reg[4] ;
  output \cdf_bl_d2_reg[3] ;
  output \cdf_bl_d2_reg[2] ;
  output \cdf_bl_d2_reg[1] ;
  output \cdf_bl_d2_reg[0] ;
  output \cdf_br_d2_reg[7] ;
  output \cdf_br_d2_reg[6] ;
  output \cdf_br_d2_reg[5] ;
  output \cdf_br_d2_reg[4] ;
  output \cdf_br_d2_reg[3] ;
  output \cdf_br_d2_reg[2] ;
  output \cdf_br_d2_reg[1] ;
  output \cdf_br_d2_reg[0] ;
  output [15:0]\hist_buf_dina_r_reg[15]_0 ;
  output [0:0]CO;
  output [3:0]O;
  output [3:0]\excess_total_reg[7] ;
  output [3:0]\excess_total_reg[11] ;
  output [3:0]\excess_total_reg[15] ;
  output [0:0]\excess_total_reg[16] ;
  input pclk_IBUF_BUFG;
  input \ram_b_we_a[11]_25 ;
  input [7:0]\pixel_s1_reg[7] ;
  input [15:0]\ram_wr_data_s3_reg[15]_3 ;
  input [7:0]Q;
  input [7:0]cdf_addr;
  input cdf_wr_en_reg;
  input [7:0]\pixel_s3_reg[7] ;
  input \tile_s3_reg[2] ;
  input [2:0]\tile_s1_reg[2] ;
  input ram_reg_1;
  input [15:0]DOBDO;
  input [15:0]ram_reg_2;
  input [15:0]ram_reg_3;
  input ram_reg_4;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_18;
  input \cdf_wr_tile_idx_reg[2] ;
  input ping_pong_flag_reg_rep;
  input \cdf_wr_tile_idx_reg[2]_0 ;
  input [3:0]cdf_tile_idx;
  input \cdf_wr_tile_idx_reg[2]_1 ;
  input ram_reg_19;
  input \cdf_wr_tile_idx_reg[2]_2 ;
  input \cdf_wr_tile_idx_reg[2]_3 ;
  input \cdf_wr_tile_idx_reg[2]_4 ;
  input ram_reg_20;
  input \cdf_wr_tile_idx_reg[2]_5 ;
  input \cdf_wr_tile_idx_reg[2]_6 ;
  input \cdf_wr_tile_idx_reg[2]_7 ;
  input ram_reg_21;
  input \cdf_wr_tile_idx_reg[2]_8 ;
  input \cdf_wr_tile_idx_reg[2]_9 ;
  input \cdf_wr_tile_idx_reg[2]_10 ;
  input ram_reg_22;
  input \cdf_wr_tile_idx_reg[2]_11 ;
  input \cdf_wr_tile_idx_reg[2]_12 ;
  input \cdf_wr_tile_idx_reg[2]_13 ;
  input ram_reg_23;
  input \cdf_wr_tile_idx_reg[2]_14 ;
  input \cdf_wr_tile_idx_reg[2]_15 ;
  input \cdf_wr_tile_idx_reg[2]_16 ;
  input ram_reg_24;
  input \cdf_wr_tile_idx_reg[2]_17 ;
  input \cdf_wr_tile_idx_reg[2]_18 ;
  input \cdf_wr_tile_idx_reg[2]_19 ;
  input ram_reg_25;
  input \cdf_wr_tile_idx_reg[2]_20 ;
  input \cdf_wr_tile_idx_reg[2]_21 ;
  input \cdf_wr_tile_idx_reg[2]_22 ;
  input ram_reg_26;
  input \cdf_wr_tile_idx_reg[2]_23 ;
  input \cdf_wr_tile_idx_reg[2]_24 ;
  input \cdf_wr_tile_idx_reg[2]_25 ;
  input ram_reg_27;
  input \cdf_wr_tile_idx_reg[2]_26 ;
  input \cdf_wr_tile_idx_reg[2]_27 ;
  input \cdf_wr_tile_idx_reg[2]_28 ;
  input ram_reg_28;
  input \cdf_wr_tile_idx_reg[2]_29 ;
  input \cdf_wr_tile_idx_reg[2]_30 ;
  input \cdf_wr_tile_idx_reg[2]_31 ;
  input ram_reg_29;
  input \cdf_wr_tile_idx_reg[2]_32 ;
  input \cdf_wr_tile_idx_reg[2]_33 ;
  input \cdf_wr_tile_idx_reg[2]_34 ;
  input ram_reg_30;
  input \cdf_wr_tile_idx_reg[2]_35 ;
  input \cdf_wr_tile_idx_reg[2]_36 ;
  input \cdf_wr_tile_idx_reg[2]_37 ;
  input ram_reg_31;
  input \cdf_wr_tile_idx_reg[2]_38 ;
  input \cdf_wr_tile_idx_reg[2]_39 ;
  input \cdf_wr_tile_idx_reg[2]_40 ;
  input ram_reg_32;
  input \cdf_wr_tile_idx_reg[2]_41 ;
  input \cdf_wr_tile_idx_reg[2]_42 ;
  input \cdf_wr_tile_idx_reg[2]_43 ;
  input ram_reg_33;
  input \cdf_wr_tile_idx_reg[2]_44 ;
  input \cdf_wr_tile_idx_reg[2]_45 ;
  input \cdf_wr_tile_idx_reg[2]_46 ;
  input ram_reg_34;
  input [1:0]mapping_tl_tile_idx_d1;
  input [1:0]mapping_tr_tile_idx_d1;
  input clear_busy_reg;
  input init_clear_done;
  input ping_pong_flag_reg_rep__0;
  input [15:0]clip_threshold_IBUF;
  input [2:0]DI;
  input [3:0]\excess_total_reg[6] ;
  input [3:0]\excess_total_reg[10] ;
  input [3:0]\excess_total_reg[14] ;
  input [0:0]S;
  input [14:0]\excess_total_reg[15]_0 ;

  wire [0:0]CO;
  wire [2:0]DI;
  wire [15:0]DOBDO;
  wire [3:0]O;
  wire [7:0]Q;
  wire [0:0]S;
  wire [7:0]cdf_addr;
  wire \cdf_bl_d2_reg[0] ;
  wire \cdf_bl_d2_reg[1] ;
  wire \cdf_bl_d2_reg[2] ;
  wire \cdf_bl_d2_reg[3] ;
  wire \cdf_bl_d2_reg[4] ;
  wire \cdf_bl_d2_reg[5] ;
  wire \cdf_bl_d2_reg[6] ;
  wire \cdf_bl_d2_reg[7] ;
  wire \cdf_br_d2_reg[0] ;
  wire \cdf_br_d2_reg[1] ;
  wire \cdf_br_d2_reg[2] ;
  wire \cdf_br_d2_reg[3] ;
  wire \cdf_br_d2_reg[4] ;
  wire \cdf_br_d2_reg[5] ;
  wire \cdf_br_d2_reg[6] ;
  wire \cdf_br_d2_reg[7] ;
  wire [0:0]cdf_rd_data;
  wire [3:0]cdf_tile_idx;
  wire cdf_wr_en_reg;
  wire \cdf_wr_tile_idx_reg[2] ;
  wire \cdf_wr_tile_idx_reg[2]_0 ;
  wire \cdf_wr_tile_idx_reg[2]_1 ;
  wire \cdf_wr_tile_idx_reg[2]_10 ;
  wire \cdf_wr_tile_idx_reg[2]_11 ;
  wire \cdf_wr_tile_idx_reg[2]_12 ;
  wire \cdf_wr_tile_idx_reg[2]_13 ;
  wire \cdf_wr_tile_idx_reg[2]_14 ;
  wire \cdf_wr_tile_idx_reg[2]_15 ;
  wire \cdf_wr_tile_idx_reg[2]_16 ;
  wire \cdf_wr_tile_idx_reg[2]_17 ;
  wire \cdf_wr_tile_idx_reg[2]_18 ;
  wire \cdf_wr_tile_idx_reg[2]_19 ;
  wire \cdf_wr_tile_idx_reg[2]_2 ;
  wire \cdf_wr_tile_idx_reg[2]_20 ;
  wire \cdf_wr_tile_idx_reg[2]_21 ;
  wire \cdf_wr_tile_idx_reg[2]_22 ;
  wire \cdf_wr_tile_idx_reg[2]_23 ;
  wire \cdf_wr_tile_idx_reg[2]_24 ;
  wire \cdf_wr_tile_idx_reg[2]_25 ;
  wire \cdf_wr_tile_idx_reg[2]_26 ;
  wire \cdf_wr_tile_idx_reg[2]_27 ;
  wire \cdf_wr_tile_idx_reg[2]_28 ;
  wire \cdf_wr_tile_idx_reg[2]_29 ;
  wire \cdf_wr_tile_idx_reg[2]_3 ;
  wire \cdf_wr_tile_idx_reg[2]_30 ;
  wire \cdf_wr_tile_idx_reg[2]_31 ;
  wire \cdf_wr_tile_idx_reg[2]_32 ;
  wire \cdf_wr_tile_idx_reg[2]_33 ;
  wire \cdf_wr_tile_idx_reg[2]_34 ;
  wire \cdf_wr_tile_idx_reg[2]_35 ;
  wire \cdf_wr_tile_idx_reg[2]_36 ;
  wire \cdf_wr_tile_idx_reg[2]_37 ;
  wire \cdf_wr_tile_idx_reg[2]_38 ;
  wire \cdf_wr_tile_idx_reg[2]_39 ;
  wire \cdf_wr_tile_idx_reg[2]_4 ;
  wire \cdf_wr_tile_idx_reg[2]_40 ;
  wire \cdf_wr_tile_idx_reg[2]_41 ;
  wire \cdf_wr_tile_idx_reg[2]_42 ;
  wire \cdf_wr_tile_idx_reg[2]_43 ;
  wire \cdf_wr_tile_idx_reg[2]_44 ;
  wire \cdf_wr_tile_idx_reg[2]_45 ;
  wire \cdf_wr_tile_idx_reg[2]_46 ;
  wire \cdf_wr_tile_idx_reg[2]_5 ;
  wire \cdf_wr_tile_idx_reg[2]_6 ;
  wire \cdf_wr_tile_idx_reg[2]_7 ;
  wire \cdf_wr_tile_idx_reg[2]_8 ;
  wire \cdf_wr_tile_idx_reg[2]_9 ;
  wire clear_busy_reg;
  wire [15:0]clip_threshold_IBUF;
  wire \excess_total[11]_i_10_n_0 ;
  wire \excess_total[11]_i_7_n_0 ;
  wire \excess_total[11]_i_8_n_0 ;
  wire \excess_total[11]_i_9_n_0 ;
  wire \excess_total[15]_i_10_n_0 ;
  wire \excess_total[15]_i_7_n_0 ;
  wire \excess_total[15]_i_8_n_0 ;
  wire \excess_total[15]_i_9_n_0 ;
  wire \excess_total[16]_i_10_n_0 ;
  wire \excess_total[16]_i_11_n_0 ;
  wire \excess_total[16]_i_12_n_0 ;
  wire \excess_total[16]_i_13_n_0 ;
  wire \excess_total[16]_i_14_n_0 ;
  wire \excess_total[16]_i_16_n_0 ;
  wire \excess_total[16]_i_17_n_0 ;
  wire \excess_total[16]_i_18_n_0 ;
  wire \excess_total[16]_i_19_n_0 ;
  wire \excess_total[16]_i_20_n_0 ;
  wire \excess_total[16]_i_21_n_0 ;
  wire \excess_total[16]_i_22_n_0 ;
  wire \excess_total[16]_i_23_n_0 ;
  wire \excess_total[16]_i_7_n_0 ;
  wire \excess_total[16]_i_8_n_0 ;
  wire \excess_total[16]_i_9_n_0 ;
  wire \excess_total[3]_i_5_n_0 ;
  wire \excess_total[3]_i_6_n_0 ;
  wire \excess_total[3]_i_7_n_0 ;
  wire \excess_total[3]_i_8_n_0 ;
  wire \excess_total[3]_i_9_n_0 ;
  wire \excess_total[7]_i_10_n_0 ;
  wire \excess_total[7]_i_7_n_0 ;
  wire \excess_total[7]_i_8_n_0 ;
  wire \excess_total[7]_i_9_n_0 ;
  wire [3:0]\excess_total_reg[10] ;
  wire [3:0]\excess_total_reg[11] ;
  wire \excess_total_reg[11]_i_2_n_0 ;
  wire [3:0]\excess_total_reg[14] ;
  wire [3:0]\excess_total_reg[15] ;
  wire [14:0]\excess_total_reg[15]_0 ;
  wire \excess_total_reg[15]_i_2_n_0 ;
  wire [0:0]\excess_total_reg[16] ;
  wire \excess_total_reg[16]_i_6_n_0 ;
  wire \excess_total_reg[3]_i_2_n_0 ;
  wire [3:0]\excess_total_reg[6] ;
  wire [3:0]\excess_total_reg[7] ;
  wire \excess_total_reg[7]_i_2_n_0 ;
  wire \hist_buf_dina_r[0]_i_7_n_0 ;
  wire \hist_buf_dina_r[10]_i_7_n_0 ;
  wire \hist_buf_dina_r[11]_i_7_n_0 ;
  wire \hist_buf_dina_r[12]_i_7_n_0 ;
  wire \hist_buf_dina_r[13]_i_7_n_0 ;
  wire \hist_buf_dina_r[14]_i_7_n_0 ;
  wire \hist_buf_dina_r[15]_i_9_n_0 ;
  wire \hist_buf_dina_r[1]_i_7_n_0 ;
  wire \hist_buf_dina_r[2]_i_7_n_0 ;
  wire \hist_buf_dina_r[3]_i_7_n_0 ;
  wire \hist_buf_dina_r[4]_i_7_n_0 ;
  wire \hist_buf_dina_r[5]_i_7_n_0 ;
  wire \hist_buf_dina_r[6]_i_7_n_0 ;
  wire \hist_buf_dina_r[7]_i_7_n_0 ;
  wire \hist_buf_dina_r[8]_i_7_n_0 ;
  wire \hist_buf_dina_r[9]_i_7_n_0 ;
  wire \hist_buf_dina_r_reg[0]_i_3_n_0 ;
  wire \hist_buf_dina_r_reg[10] ;
  wire \hist_buf_dina_r_reg[10]_i_3_n_0 ;
  wire \hist_buf_dina_r_reg[11] ;
  wire \hist_buf_dina_r_reg[11]_i_3_n_0 ;
  wire \hist_buf_dina_r_reg[12] ;
  wire \hist_buf_dina_r_reg[12]_i_3_n_0 ;
  wire \hist_buf_dina_r_reg[13] ;
  wire \hist_buf_dina_r_reg[13]_i_3_n_0 ;
  wire \hist_buf_dina_r_reg[14] ;
  wire \hist_buf_dina_r_reg[14]_i_3_n_0 ;
  wire \hist_buf_dina_r_reg[15] ;
  wire [15:0]\hist_buf_dina_r_reg[15]_0 ;
  wire \hist_buf_dina_r_reg[15]_i_4_n_0 ;
  wire \hist_buf_dina_r_reg[1] ;
  wire \hist_buf_dina_r_reg[1]_i_3_n_0 ;
  wire \hist_buf_dina_r_reg[2] ;
  wire \hist_buf_dina_r_reg[2]_i_3_n_0 ;
  wire \hist_buf_dina_r_reg[3] ;
  wire \hist_buf_dina_r_reg[3]_i_3_n_0 ;
  wire \hist_buf_dina_r_reg[4] ;
  wire \hist_buf_dina_r_reg[4]_i_3_n_0 ;
  wire \hist_buf_dina_r_reg[5] ;
  wire \hist_buf_dina_r_reg[5]_i_3_n_0 ;
  wire \hist_buf_dina_r_reg[6] ;
  wire \hist_buf_dina_r_reg[6]_i_3_n_0 ;
  wire \hist_buf_dina_r_reg[7] ;
  wire \hist_buf_dina_r_reg[7]_i_3_n_0 ;
  wire \hist_buf_dina_r_reg[8] ;
  wire \hist_buf_dina_r_reg[8]_i_3_n_0 ;
  wire \hist_buf_dina_r_reg[9] ;
  wire \hist_buf_dina_r_reg[9]_i_3_n_0 ;
  wire init_clear_done;
  wire [1:0]mapping_tl_tile_idx_d1;
  wire [1:0]mapping_tr_tile_idx_d1;
  wire pclk_IBUF_BUFG;
  wire ping_pong_flag_reg_rep;
  wire ping_pong_flag_reg_rep__0;
  wire [7:0]\pixel_s1_reg[7] ;
  wire [7:0]\pixel_s3_reg[7] ;
  wire [7:0]\ram_b_addr_a[11]_4 ;
  wire [15:0]\ram_b_dout_b[11]__0 ;
  wire \ram_b_we_a[11]_25 ;
  wire ram_reg_0;
  wire ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire [15:0]ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_24;
  wire ram_reg_25;
  wire ram_reg_26;
  wire ram_reg_27;
  wire ram_reg_28;
  wire ram_reg_29;
  wire [15:0]ram_reg_3;
  wire ram_reg_30;
  wire ram_reg_31;
  wire ram_reg_32;
  wire ram_reg_33;
  wire ram_reg_34;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire \ram_wr_data_s3[11]_i_32_n_0 ;
  wire \ram_wr_data_s3[11]_i_40_n_0 ;
  wire \ram_wr_data_s3[11]_i_48_n_0 ;
  wire \ram_wr_data_s3[11]_i_56_n_0 ;
  wire \ram_wr_data_s3[15]_i_32_n_0 ;
  wire \ram_wr_data_s3[15]_i_40_n_0 ;
  wire \ram_wr_data_s3[15]_i_48_n_0 ;
  wire \ram_wr_data_s3[15]_i_56_n_0 ;
  wire \ram_wr_data_s3[3]_i_32_n_0 ;
  wire \ram_wr_data_s3[3]_i_40_n_0 ;
  wire \ram_wr_data_s3[3]_i_52_n_0 ;
  wire \ram_wr_data_s3[3]_i_60_n_0 ;
  wire \ram_wr_data_s3[7]_i_32_n_0 ;
  wire \ram_wr_data_s3[7]_i_40_n_0 ;
  wire \ram_wr_data_s3[7]_i_48_n_0 ;
  wire \ram_wr_data_s3[7]_i_56_n_0 ;
  wire \ram_wr_data_s3_reg[11] ;
  wire \ram_wr_data_s3_reg[11]_0 ;
  wire \ram_wr_data_s3_reg[11]_1 ;
  wire \ram_wr_data_s3_reg[11]_2 ;
  wire \ram_wr_data_s3_reg[15] ;
  wire \ram_wr_data_s3_reg[15]_0 ;
  wire \ram_wr_data_s3_reg[15]_1 ;
  wire \ram_wr_data_s3_reg[15]_2 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_3 ;
  wire \ram_wr_data_s3_reg[3] ;
  wire \ram_wr_data_s3_reg[3]_0 ;
  wire \ram_wr_data_s3_reg[3]_1 ;
  wire \ram_wr_data_s3_reg[3]_2 ;
  wire \ram_wr_data_s3_reg[7] ;
  wire \ram_wr_data_s3_reg[7]_0 ;
  wire \ram_wr_data_s3_reg[7]_1 ;
  wire \ram_wr_data_s3_reg[7]_2 ;
  wire [2:0]\tile_s1_reg[2] ;
  wire \tile_s3_reg[2] ;
  wire [2:0]\NLW_excess_total_reg[11]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_excess_total_reg[15]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_excess_total_reg[16]_i_4_CO_UNCONNECTED ;
  wire [3:0]\NLW_excess_total_reg[16]_i_4_O_UNCONNECTED ;
  wire [3:0]\NLW_excess_total_reg[16]_i_5_CO_UNCONNECTED ;
  wire [3:1]\NLW_excess_total_reg[16]_i_5_O_UNCONNECTED ;
  wire [2:0]\NLW_excess_total_reg[16]_i_6_CO_UNCONNECTED ;
  wire [3:0]\NLW_excess_total_reg[16]_i_6_O_UNCONNECTED ;
  wire [2:0]\NLW_excess_total_reg[3]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_excess_total_reg[7]_i_2_CO_UNCONNECTED ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[0]_i_5 
       (.I0(\ram_b_dout_b[11]__0 [0]),
        .I1(DOBDO[0]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_2[0]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_3[0]),
        .O(\cdf_bl_d2_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[1]_i_5 
       (.I0(\ram_b_dout_b[11]__0 [1]),
        .I1(DOBDO[1]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_2[1]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_3[1]),
        .O(\cdf_bl_d2_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[2]_i_5 
       (.I0(\ram_b_dout_b[11]__0 [2]),
        .I1(DOBDO[2]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_2[2]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_3[2]),
        .O(\cdf_bl_d2_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[3]_i_5 
       (.I0(\ram_b_dout_b[11]__0 [3]),
        .I1(DOBDO[3]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_2[3]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_3[3]),
        .O(\cdf_bl_d2_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[4]_i_5 
       (.I0(\ram_b_dout_b[11]__0 [4]),
        .I1(DOBDO[4]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_2[4]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_3[4]),
        .O(\cdf_bl_d2_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[5]_i_5 
       (.I0(\ram_b_dout_b[11]__0 [5]),
        .I1(DOBDO[5]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_2[5]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_3[5]),
        .O(\cdf_bl_d2_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[6]_i_5 
       (.I0(\ram_b_dout_b[11]__0 [6]),
        .I1(DOBDO[6]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_2[6]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_3[6]),
        .O(\cdf_bl_d2_reg[6] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[7]_i_5 
       (.I0(\ram_b_dout_b[11]__0 [7]),
        .I1(DOBDO[7]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_2[7]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_3[7]),
        .O(\cdf_bl_d2_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[0]_i_5 
       (.I0(\ram_b_dout_b[11]__0 [0]),
        .I1(DOBDO[0]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_2[0]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_3[0]),
        .O(\cdf_br_d2_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[1]_i_5 
       (.I0(\ram_b_dout_b[11]__0 [1]),
        .I1(DOBDO[1]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_2[1]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_3[1]),
        .O(\cdf_br_d2_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[2]_i_5 
       (.I0(\ram_b_dout_b[11]__0 [2]),
        .I1(DOBDO[2]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_2[2]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_3[2]),
        .O(\cdf_br_d2_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[3]_i_5 
       (.I0(\ram_b_dout_b[11]__0 [3]),
        .I1(DOBDO[3]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_2[3]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_3[3]),
        .O(\cdf_br_d2_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[4]_i_5 
       (.I0(\ram_b_dout_b[11]__0 [4]),
        .I1(DOBDO[4]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_2[4]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_3[4]),
        .O(\cdf_br_d2_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[5]_i_5 
       (.I0(\ram_b_dout_b[11]__0 [5]),
        .I1(DOBDO[5]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_2[5]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_3[5]),
        .O(\cdf_br_d2_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[6]_i_5 
       (.I0(\ram_b_dout_b[11]__0 [6]),
        .I1(DOBDO[6]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_2[6]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_3[6]),
        .O(\cdf_br_d2_reg[6] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[7]_i_5 
       (.I0(\ram_b_dout_b[11]__0 [7]),
        .I1(DOBDO[7]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_2[7]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_3[7]),
        .O(\cdf_br_d2_reg[7] ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \excess_total[11]_i_10 
       (.I0(clip_threshold_IBUF[7]),
        .I1(\hist_buf_dina_r_reg[7] ),
        .I2(\excess_total_reg[15]_0 [6]),
        .I3(\excess_total_reg[15]_0 [7]),
        .I4(clip_threshold_IBUF[8]),
        .I5(\hist_buf_dina_r_reg[8] ),
        .O(\excess_total[11]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \excess_total[11]_i_7 
       (.I0(clip_threshold_IBUF[10]),
        .I1(\hist_buf_dina_r_reg[10] ),
        .I2(\excess_total_reg[15]_0 [9]),
        .I3(\excess_total_reg[15]_0 [10]),
        .I4(clip_threshold_IBUF[11]),
        .I5(\hist_buf_dina_r_reg[11] ),
        .O(\excess_total[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \excess_total[11]_i_8 
       (.I0(clip_threshold_IBUF[9]),
        .I1(\hist_buf_dina_r_reg[9] ),
        .I2(\excess_total_reg[15]_0 [8]),
        .I3(\excess_total_reg[15]_0 [9]),
        .I4(clip_threshold_IBUF[10]),
        .I5(\hist_buf_dina_r_reg[10] ),
        .O(\excess_total[11]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \excess_total[11]_i_9 
       (.I0(clip_threshold_IBUF[8]),
        .I1(\hist_buf_dina_r_reg[8] ),
        .I2(\excess_total_reg[15]_0 [7]),
        .I3(\excess_total_reg[15]_0 [8]),
        .I4(clip_threshold_IBUF[9]),
        .I5(\hist_buf_dina_r_reg[9] ),
        .O(\excess_total[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \excess_total[15]_i_10 
       (.I0(clip_threshold_IBUF[11]),
        .I1(\hist_buf_dina_r_reg[11] ),
        .I2(\excess_total_reg[15]_0 [10]),
        .I3(\excess_total_reg[15]_0 [11]),
        .I4(clip_threshold_IBUF[12]),
        .I5(\hist_buf_dina_r_reg[12] ),
        .O(\excess_total[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \excess_total[15]_i_7 
       (.I0(clip_threshold_IBUF[14]),
        .I1(\hist_buf_dina_r_reg[14] ),
        .I2(\excess_total_reg[15]_0 [13]),
        .I3(\excess_total_reg[15]_0 [14]),
        .I4(clip_threshold_IBUF[15]),
        .I5(\hist_buf_dina_r_reg[15] ),
        .O(\excess_total[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \excess_total[15]_i_8 
       (.I0(clip_threshold_IBUF[13]),
        .I1(\hist_buf_dina_r_reg[13] ),
        .I2(\excess_total_reg[15]_0 [12]),
        .I3(\excess_total_reg[15]_0 [13]),
        .I4(clip_threshold_IBUF[14]),
        .I5(\hist_buf_dina_r_reg[14] ),
        .O(\excess_total[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \excess_total[15]_i_9 
       (.I0(clip_threshold_IBUF[12]),
        .I1(\hist_buf_dina_r_reg[12] ),
        .I2(\excess_total_reg[15]_0 [11]),
        .I3(\excess_total_reg[15]_0 [12]),
        .I4(clip_threshold_IBUF[13]),
        .I5(\hist_buf_dina_r_reg[13] ),
        .O(\excess_total[15]_i_9_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \excess_total[16]_i_10 
       (.I0(\hist_buf_dina_r_reg[9] ),
        .I1(clip_threshold_IBUF[9]),
        .I2(\hist_buf_dina_r_reg[8] ),
        .I3(clip_threshold_IBUF[8]),
        .O(\excess_total[16]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \excess_total[16]_i_11 
       (.I0(clip_threshold_IBUF[14]),
        .I1(\hist_buf_dina_r_reg[14] ),
        .I2(clip_threshold_IBUF[15]),
        .I3(\hist_buf_dina_r_reg[15] ),
        .O(\excess_total[16]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \excess_total[16]_i_12 
       (.I0(clip_threshold_IBUF[12]),
        .I1(\hist_buf_dina_r_reg[12] ),
        .I2(clip_threshold_IBUF[13]),
        .I3(\hist_buf_dina_r_reg[13] ),
        .O(\excess_total[16]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \excess_total[16]_i_13 
       (.I0(clip_threshold_IBUF[10]),
        .I1(\hist_buf_dina_r_reg[10] ),
        .I2(clip_threshold_IBUF[11]),
        .I3(\hist_buf_dina_r_reg[11] ),
        .O(\excess_total[16]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \excess_total[16]_i_14 
       (.I0(clip_threshold_IBUF[8]),
        .I1(\hist_buf_dina_r_reg[8] ),
        .I2(clip_threshold_IBUF[9]),
        .I3(\hist_buf_dina_r_reg[9] ),
        .O(\excess_total[16]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \excess_total[16]_i_16 
       (.I0(\hist_buf_dina_r_reg[7] ),
        .I1(clip_threshold_IBUF[7]),
        .I2(\hist_buf_dina_r_reg[6] ),
        .I3(clip_threshold_IBUF[6]),
        .O(\excess_total[16]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \excess_total[16]_i_17 
       (.I0(\hist_buf_dina_r_reg[5] ),
        .I1(clip_threshold_IBUF[5]),
        .I2(\hist_buf_dina_r_reg[4] ),
        .I3(clip_threshold_IBUF[4]),
        .O(\excess_total[16]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \excess_total[16]_i_18 
       (.I0(\hist_buf_dina_r_reg[3] ),
        .I1(clip_threshold_IBUF[3]),
        .I2(\hist_buf_dina_r_reg[2] ),
        .I3(clip_threshold_IBUF[2]),
        .O(\excess_total[16]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \excess_total[16]_i_19 
       (.I0(\hist_buf_dina_r_reg[1] ),
        .I1(clip_threshold_IBUF[1]),
        .I2(cdf_rd_data),
        .I3(clip_threshold_IBUF[0]),
        .O(\excess_total[16]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \excess_total[16]_i_20 
       (.I0(clip_threshold_IBUF[6]),
        .I1(\hist_buf_dina_r_reg[6] ),
        .I2(clip_threshold_IBUF[7]),
        .I3(\hist_buf_dina_r_reg[7] ),
        .O(\excess_total[16]_i_20_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \excess_total[16]_i_21 
       (.I0(clip_threshold_IBUF[4]),
        .I1(\hist_buf_dina_r_reg[4] ),
        .I2(clip_threshold_IBUF[5]),
        .I3(\hist_buf_dina_r_reg[5] ),
        .O(\excess_total[16]_i_21_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \excess_total[16]_i_22 
       (.I0(clip_threshold_IBUF[2]),
        .I1(\hist_buf_dina_r_reg[2] ),
        .I2(clip_threshold_IBUF[3]),
        .I3(\hist_buf_dina_r_reg[3] ),
        .O(\excess_total[16]_i_22_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \excess_total[16]_i_23 
       (.I0(\hist_buf_dina_r_reg[1] ),
        .I1(clip_threshold_IBUF[1]),
        .I2(cdf_rd_data),
        .I3(clip_threshold_IBUF[0]),
        .O(\excess_total[16]_i_23_n_0 ));
  LUT4 #(
    .INIT(16'h20F2)) 
    \excess_total[16]_i_7 
       (.I0(\hist_buf_dina_r_reg[14] ),
        .I1(clip_threshold_IBUF[14]),
        .I2(\hist_buf_dina_r_reg[15] ),
        .I3(clip_threshold_IBUF[15]),
        .O(\excess_total[16]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \excess_total[16]_i_8 
       (.I0(\hist_buf_dina_r_reg[13] ),
        .I1(clip_threshold_IBUF[13]),
        .I2(\hist_buf_dina_r_reg[12] ),
        .I3(clip_threshold_IBUF[12]),
        .O(\excess_total[16]_i_8_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \excess_total[16]_i_9 
       (.I0(\hist_buf_dina_r_reg[11] ),
        .I1(clip_threshold_IBUF[11]),
        .I2(\hist_buf_dina_r_reg[10] ),
        .I3(clip_threshold_IBUF[10]),
        .O(\excess_total[16]_i_9_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \excess_total[3]_i_5 
       (.I0(cdf_rd_data),
        .I1(clip_threshold_IBUF[0]),
        .O(\excess_total[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \excess_total[3]_i_6 
       (.I0(clip_threshold_IBUF[2]),
        .I1(\hist_buf_dina_r_reg[2] ),
        .I2(\excess_total_reg[15]_0 [1]),
        .I3(\excess_total_reg[15]_0 [2]),
        .I4(clip_threshold_IBUF[3]),
        .I5(\hist_buf_dina_r_reg[3] ),
        .O(\excess_total[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \excess_total[3]_i_7 
       (.I0(clip_threshold_IBUF[1]),
        .I1(\hist_buf_dina_r_reg[1] ),
        .I2(\excess_total_reg[15]_0 [0]),
        .I3(\excess_total_reg[15]_0 [1]),
        .I4(clip_threshold_IBUF[2]),
        .I5(\hist_buf_dina_r_reg[2] ),
        .O(\excess_total[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hD22D2DD2)) 
    \excess_total[3]_i_8 
       (.I0(clip_threshold_IBUF[0]),
        .I1(cdf_rd_data),
        .I2(\excess_total_reg[15]_0 [0]),
        .I3(clip_threshold_IBUF[1]),
        .I4(\hist_buf_dina_r_reg[1] ),
        .O(\excess_total[3]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h96)) 
    \excess_total[3]_i_9 
       (.I0(clip_threshold_IBUF[0]),
        .I1(cdf_rd_data),
        .I2(DI[0]),
        .O(\excess_total[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \excess_total[7]_i_10 
       (.I0(clip_threshold_IBUF[3]),
        .I1(\hist_buf_dina_r_reg[3] ),
        .I2(\excess_total_reg[15]_0 [2]),
        .I3(\excess_total_reg[15]_0 [3]),
        .I4(clip_threshold_IBUF[4]),
        .I5(\hist_buf_dina_r_reg[4] ),
        .O(\excess_total[7]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \excess_total[7]_i_7 
       (.I0(clip_threshold_IBUF[6]),
        .I1(\hist_buf_dina_r_reg[6] ),
        .I2(\excess_total_reg[15]_0 [5]),
        .I3(\excess_total_reg[15]_0 [6]),
        .I4(clip_threshold_IBUF[7]),
        .I5(\hist_buf_dina_r_reg[7] ),
        .O(\excess_total[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \excess_total[7]_i_8 
       (.I0(clip_threshold_IBUF[5]),
        .I1(\hist_buf_dina_r_reg[5] ),
        .I2(\excess_total_reg[15]_0 [4]),
        .I3(\excess_total_reg[15]_0 [5]),
        .I4(clip_threshold_IBUF[6]),
        .I5(\hist_buf_dina_r_reg[6] ),
        .O(\excess_total[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hD42B2BD42BD4D42B)) 
    \excess_total[7]_i_9 
       (.I0(clip_threshold_IBUF[4]),
        .I1(\hist_buf_dina_r_reg[4] ),
        .I2(\excess_total_reg[15]_0 [3]),
        .I3(\excess_total_reg[15]_0 [4]),
        .I4(clip_threshold_IBUF[5]),
        .I5(\hist_buf_dina_r_reg[5] ),
        .O(\excess_total[7]_i_9_n_0 ));
  CARRY4 \excess_total_reg[11]_i_2 
       (.CI(\excess_total_reg[7]_i_2_n_0 ),
        .CO({\excess_total_reg[11]_i_2_n_0 ,\NLW_excess_total_reg[11]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\excess_total_reg[10] ),
        .O(\excess_total_reg[11] ),
        .S({\excess_total[11]_i_7_n_0 ,\excess_total[11]_i_8_n_0 ,\excess_total[11]_i_9_n_0 ,\excess_total[11]_i_10_n_0 }));
  CARRY4 \excess_total_reg[15]_i_2 
       (.CI(\excess_total_reg[11]_i_2_n_0 ),
        .CO({\excess_total_reg[15]_i_2_n_0 ,\NLW_excess_total_reg[15]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\excess_total_reg[14] ),
        .O(\excess_total_reg[15] ),
        .S({\excess_total[15]_i_7_n_0 ,\excess_total[15]_i_8_n_0 ,\excess_total[15]_i_9_n_0 ,\excess_total[15]_i_10_n_0 }));
  CARRY4 \excess_total_reg[16]_i_4 
       (.CI(\excess_total_reg[16]_i_6_n_0 ),
        .CO({CO,\NLW_excess_total_reg[16]_i_4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\excess_total[16]_i_7_n_0 ,\excess_total[16]_i_8_n_0 ,\excess_total[16]_i_9_n_0 ,\excess_total[16]_i_10_n_0 }),
        .O(\NLW_excess_total_reg[16]_i_4_O_UNCONNECTED [3:0]),
        .S({\excess_total[16]_i_11_n_0 ,\excess_total[16]_i_12_n_0 ,\excess_total[16]_i_13_n_0 ,\excess_total[16]_i_14_n_0 }));
  CARRY4 \excess_total_reg[16]_i_5 
       (.CI(\excess_total_reg[15]_i_2_n_0 ),
        .CO(\NLW_excess_total_reg[16]_i_5_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_excess_total_reg[16]_i_5_O_UNCONNECTED [3:1],\excess_total_reg[16] }),
        .S({1'b0,1'b0,1'b0,S}));
  CARRY4 \excess_total_reg[16]_i_6 
       (.CI(1'b0),
        .CO({\excess_total_reg[16]_i_6_n_0 ,\NLW_excess_total_reg[16]_i_6_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\excess_total[16]_i_16_n_0 ,\excess_total[16]_i_17_n_0 ,\excess_total[16]_i_18_n_0 ,\excess_total[16]_i_19_n_0 }),
        .O(\NLW_excess_total_reg[16]_i_6_O_UNCONNECTED [3:0]),
        .S({\excess_total[16]_i_20_n_0 ,\excess_total[16]_i_21_n_0 ,\excess_total[16]_i_22_n_0 ,\excess_total[16]_i_23_n_0 }));
  CARRY4 \excess_total_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\excess_total_reg[3]_i_2_n_0 ,\NLW_excess_total_reg[3]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({DI[2:1],\excess_total[3]_i_5_n_0 ,DI[0]}),
        .O(O),
        .S({\excess_total[3]_i_6_n_0 ,\excess_total[3]_i_7_n_0 ,\excess_total[3]_i_8_n_0 ,\excess_total[3]_i_9_n_0 }));
  CARRY4 \excess_total_reg[7]_i_2 
       (.CI(\excess_total_reg[3]_i_2_n_0 ),
        .CO({\excess_total_reg[7]_i_2_n_0 ,\NLW_excess_total_reg[7]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\excess_total_reg[6] ),
        .O(\excess_total_reg[7] ),
        .S({\excess_total[7]_i_7_n_0 ,\excess_total[7]_i_8_n_0 ,\excess_total[7]_i_9_n_0 ,\excess_total[7]_i_10_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_buf_dina_r[0]_i_1 
       (.I0(clip_threshold_IBUF[0]),
        .I1(CO),
        .I2(cdf_rd_data),
        .O(\hist_buf_dina_r_reg[15]_0 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[0]_i_2 
       (.I0(\hist_buf_dina_r_reg[0]_i_3_n_0 ),
        .I1(\cdf_wr_tile_idx_reg[2]_44 ),
        .I2(ping_pong_flag_reg_rep),
        .I3(\cdf_wr_tile_idx_reg[2]_45 ),
        .I4(cdf_tile_idx[3]),
        .I5(\cdf_wr_tile_idx_reg[2]_46 ),
        .O(cdf_rd_data));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[0]_i_7 
       (.I0(\ram_b_dout_b[11]__0 [0]),
        .I1(DOBDO[0]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[0]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[0]),
        .O(\hist_buf_dina_r[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_buf_dina_r[10]_i_1 
       (.I0(clip_threshold_IBUF[10]),
        .I1(CO),
        .I2(\hist_buf_dina_r_reg[10] ),
        .O(\hist_buf_dina_r_reg[15]_0 [10]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[10]_i_2 
       (.I0(\hist_buf_dina_r_reg[10]_i_3_n_0 ),
        .I1(\cdf_wr_tile_idx_reg[2]_14 ),
        .I2(ping_pong_flag_reg_rep),
        .I3(\cdf_wr_tile_idx_reg[2]_15 ),
        .I4(cdf_tile_idx[3]),
        .I5(\cdf_wr_tile_idx_reg[2]_16 ),
        .O(\hist_buf_dina_r_reg[10] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[10]_i_7 
       (.I0(\ram_b_dout_b[11]__0 [10]),
        .I1(DOBDO[10]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[10]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[10]),
        .O(\hist_buf_dina_r[10]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_buf_dina_r[11]_i_1 
       (.I0(clip_threshold_IBUF[11]),
        .I1(CO),
        .I2(\hist_buf_dina_r_reg[11] ),
        .O(\hist_buf_dina_r_reg[15]_0 [11]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[11]_i_2 
       (.I0(\hist_buf_dina_r_reg[11]_i_3_n_0 ),
        .I1(\cdf_wr_tile_idx_reg[2]_11 ),
        .I2(ping_pong_flag_reg_rep),
        .I3(\cdf_wr_tile_idx_reg[2]_12 ),
        .I4(cdf_tile_idx[3]),
        .I5(\cdf_wr_tile_idx_reg[2]_13 ),
        .O(\hist_buf_dina_r_reg[11] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[11]_i_7 
       (.I0(\ram_b_dout_b[11]__0 [11]),
        .I1(DOBDO[11]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[11]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[11]),
        .O(\hist_buf_dina_r[11]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_buf_dina_r[12]_i_1 
       (.I0(clip_threshold_IBUF[12]),
        .I1(CO),
        .I2(\hist_buf_dina_r_reg[12] ),
        .O(\hist_buf_dina_r_reg[15]_0 [12]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[12]_i_2 
       (.I0(\hist_buf_dina_r_reg[12]_i_3_n_0 ),
        .I1(\cdf_wr_tile_idx_reg[2]_8 ),
        .I2(ping_pong_flag_reg_rep),
        .I3(\cdf_wr_tile_idx_reg[2]_9 ),
        .I4(cdf_tile_idx[3]),
        .I5(\cdf_wr_tile_idx_reg[2]_10 ),
        .O(\hist_buf_dina_r_reg[12] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[12]_i_7 
       (.I0(\ram_b_dout_b[11]__0 [12]),
        .I1(DOBDO[12]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[12]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[12]),
        .O(\hist_buf_dina_r[12]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_buf_dina_r[13]_i_1 
       (.I0(clip_threshold_IBUF[13]),
        .I1(CO),
        .I2(\hist_buf_dina_r_reg[13] ),
        .O(\hist_buf_dina_r_reg[15]_0 [13]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[13]_i_2 
       (.I0(\hist_buf_dina_r_reg[13]_i_3_n_0 ),
        .I1(\cdf_wr_tile_idx_reg[2]_5 ),
        .I2(ping_pong_flag_reg_rep),
        .I3(\cdf_wr_tile_idx_reg[2]_6 ),
        .I4(cdf_tile_idx[3]),
        .I5(\cdf_wr_tile_idx_reg[2]_7 ),
        .O(\hist_buf_dina_r_reg[13] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[13]_i_7 
       (.I0(\ram_b_dout_b[11]__0 [13]),
        .I1(DOBDO[13]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[13]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[13]),
        .O(\hist_buf_dina_r[13]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_buf_dina_r[14]_i_1 
       (.I0(clip_threshold_IBUF[14]),
        .I1(CO),
        .I2(\hist_buf_dina_r_reg[14] ),
        .O(\hist_buf_dina_r_reg[15]_0 [14]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[14]_i_2 
       (.I0(\hist_buf_dina_r_reg[14]_i_3_n_0 ),
        .I1(\cdf_wr_tile_idx_reg[2]_2 ),
        .I2(ping_pong_flag_reg_rep),
        .I3(\cdf_wr_tile_idx_reg[2]_3 ),
        .I4(cdf_tile_idx[3]),
        .I5(\cdf_wr_tile_idx_reg[2]_4 ),
        .O(\hist_buf_dina_r_reg[14] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[14]_i_7 
       (.I0(\ram_b_dout_b[11]__0 [14]),
        .I1(DOBDO[14]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[14]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[14]),
        .O(\hist_buf_dina_r[14]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_buf_dina_r[15]_i_2 
       (.I0(clip_threshold_IBUF[15]),
        .I1(CO),
        .I2(\hist_buf_dina_r_reg[15] ),
        .O(\hist_buf_dina_r_reg[15]_0 [15]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[15]_i_3 
       (.I0(\hist_buf_dina_r_reg[15]_i_4_n_0 ),
        .I1(\cdf_wr_tile_idx_reg[2] ),
        .I2(ping_pong_flag_reg_rep),
        .I3(\cdf_wr_tile_idx_reg[2]_0 ),
        .I4(cdf_tile_idx[3]),
        .I5(\cdf_wr_tile_idx_reg[2]_1 ),
        .O(\hist_buf_dina_r_reg[15] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[15]_i_9 
       (.I0(\ram_b_dout_b[11]__0 [15]),
        .I1(DOBDO[15]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[15]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[15]),
        .O(\hist_buf_dina_r[15]_i_9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_buf_dina_r[1]_i_1 
       (.I0(clip_threshold_IBUF[1]),
        .I1(CO),
        .I2(\hist_buf_dina_r_reg[1] ),
        .O(\hist_buf_dina_r_reg[15]_0 [1]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[1]_i_2 
       (.I0(\hist_buf_dina_r_reg[1]_i_3_n_0 ),
        .I1(\cdf_wr_tile_idx_reg[2]_41 ),
        .I2(ping_pong_flag_reg_rep),
        .I3(\cdf_wr_tile_idx_reg[2]_42 ),
        .I4(cdf_tile_idx[3]),
        .I5(\cdf_wr_tile_idx_reg[2]_43 ),
        .O(\hist_buf_dina_r_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[1]_i_7 
       (.I0(\ram_b_dout_b[11]__0 [1]),
        .I1(DOBDO[1]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[1]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[1]),
        .O(\hist_buf_dina_r[1]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_buf_dina_r[2]_i_1 
       (.I0(clip_threshold_IBUF[2]),
        .I1(CO),
        .I2(\hist_buf_dina_r_reg[2] ),
        .O(\hist_buf_dina_r_reg[15]_0 [2]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[2]_i_2 
       (.I0(\hist_buf_dina_r_reg[2]_i_3_n_0 ),
        .I1(\cdf_wr_tile_idx_reg[2]_38 ),
        .I2(ping_pong_flag_reg_rep),
        .I3(\cdf_wr_tile_idx_reg[2]_39 ),
        .I4(cdf_tile_idx[3]),
        .I5(\cdf_wr_tile_idx_reg[2]_40 ),
        .O(\hist_buf_dina_r_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[2]_i_7 
       (.I0(\ram_b_dout_b[11]__0 [2]),
        .I1(DOBDO[2]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[2]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[2]),
        .O(\hist_buf_dina_r[2]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_buf_dina_r[3]_i_1 
       (.I0(clip_threshold_IBUF[3]),
        .I1(CO),
        .I2(\hist_buf_dina_r_reg[3] ),
        .O(\hist_buf_dina_r_reg[15]_0 [3]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[3]_i_2 
       (.I0(\hist_buf_dina_r_reg[3]_i_3_n_0 ),
        .I1(\cdf_wr_tile_idx_reg[2]_35 ),
        .I2(ping_pong_flag_reg_rep),
        .I3(\cdf_wr_tile_idx_reg[2]_36 ),
        .I4(cdf_tile_idx[3]),
        .I5(\cdf_wr_tile_idx_reg[2]_37 ),
        .O(\hist_buf_dina_r_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[3]_i_7 
       (.I0(\ram_b_dout_b[11]__0 [3]),
        .I1(DOBDO[3]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[3]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[3]),
        .O(\hist_buf_dina_r[3]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_buf_dina_r[4]_i_1 
       (.I0(clip_threshold_IBUF[4]),
        .I1(CO),
        .I2(\hist_buf_dina_r_reg[4] ),
        .O(\hist_buf_dina_r_reg[15]_0 [4]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[4]_i_2 
       (.I0(\hist_buf_dina_r_reg[4]_i_3_n_0 ),
        .I1(\cdf_wr_tile_idx_reg[2]_32 ),
        .I2(ping_pong_flag_reg_rep),
        .I3(\cdf_wr_tile_idx_reg[2]_33 ),
        .I4(cdf_tile_idx[3]),
        .I5(\cdf_wr_tile_idx_reg[2]_34 ),
        .O(\hist_buf_dina_r_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[4]_i_7 
       (.I0(\ram_b_dout_b[11]__0 [4]),
        .I1(DOBDO[4]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[4]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[4]),
        .O(\hist_buf_dina_r[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_buf_dina_r[5]_i_1 
       (.I0(clip_threshold_IBUF[5]),
        .I1(CO),
        .I2(\hist_buf_dina_r_reg[5] ),
        .O(\hist_buf_dina_r_reg[15]_0 [5]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[5]_i_2 
       (.I0(\hist_buf_dina_r_reg[5]_i_3_n_0 ),
        .I1(\cdf_wr_tile_idx_reg[2]_29 ),
        .I2(ping_pong_flag_reg_rep),
        .I3(\cdf_wr_tile_idx_reg[2]_30 ),
        .I4(cdf_tile_idx[3]),
        .I5(\cdf_wr_tile_idx_reg[2]_31 ),
        .O(\hist_buf_dina_r_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[5]_i_7 
       (.I0(\ram_b_dout_b[11]__0 [5]),
        .I1(DOBDO[5]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[5]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[5]),
        .O(\hist_buf_dina_r[5]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_buf_dina_r[6]_i_1 
       (.I0(clip_threshold_IBUF[6]),
        .I1(CO),
        .I2(\hist_buf_dina_r_reg[6] ),
        .O(\hist_buf_dina_r_reg[15]_0 [6]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[6]_i_2 
       (.I0(\hist_buf_dina_r_reg[6]_i_3_n_0 ),
        .I1(\cdf_wr_tile_idx_reg[2]_26 ),
        .I2(ping_pong_flag_reg_rep),
        .I3(\cdf_wr_tile_idx_reg[2]_27 ),
        .I4(cdf_tile_idx[3]),
        .I5(\cdf_wr_tile_idx_reg[2]_28 ),
        .O(\hist_buf_dina_r_reg[6] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[6]_i_7 
       (.I0(\ram_b_dout_b[11]__0 [6]),
        .I1(DOBDO[6]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[6]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[6]),
        .O(\hist_buf_dina_r[6]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_buf_dina_r[7]_i_1 
       (.I0(clip_threshold_IBUF[7]),
        .I1(CO),
        .I2(\hist_buf_dina_r_reg[7] ),
        .O(\hist_buf_dina_r_reg[15]_0 [7]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[7]_i_2 
       (.I0(\hist_buf_dina_r_reg[7]_i_3_n_0 ),
        .I1(\cdf_wr_tile_idx_reg[2]_23 ),
        .I2(ping_pong_flag_reg_rep),
        .I3(\cdf_wr_tile_idx_reg[2]_24 ),
        .I4(cdf_tile_idx[3]),
        .I5(\cdf_wr_tile_idx_reg[2]_25 ),
        .O(\hist_buf_dina_r_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[7]_i_7 
       (.I0(\ram_b_dout_b[11]__0 [7]),
        .I1(DOBDO[7]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[7]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[7]),
        .O(\hist_buf_dina_r[7]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_buf_dina_r[8]_i_1 
       (.I0(clip_threshold_IBUF[8]),
        .I1(CO),
        .I2(\hist_buf_dina_r_reg[8] ),
        .O(\hist_buf_dina_r_reg[15]_0 [8]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[8]_i_2 
       (.I0(\hist_buf_dina_r_reg[8]_i_3_n_0 ),
        .I1(\cdf_wr_tile_idx_reg[2]_20 ),
        .I2(ping_pong_flag_reg_rep),
        .I3(\cdf_wr_tile_idx_reg[2]_21 ),
        .I4(cdf_tile_idx[3]),
        .I5(\cdf_wr_tile_idx_reg[2]_22 ),
        .O(\hist_buf_dina_r_reg[8] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[8]_i_7 
       (.I0(\ram_b_dout_b[11]__0 [8]),
        .I1(DOBDO[8]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[8]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[8]),
        .O(\hist_buf_dina_r[8]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \hist_buf_dina_r[9]_i_1 
       (.I0(clip_threshold_IBUF[9]),
        .I1(CO),
        .I2(\hist_buf_dina_r_reg[9] ),
        .O(\hist_buf_dina_r_reg[15]_0 [9]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[9]_i_2 
       (.I0(\hist_buf_dina_r_reg[9]_i_3_n_0 ),
        .I1(\cdf_wr_tile_idx_reg[2]_17 ),
        .I2(ping_pong_flag_reg_rep),
        .I3(\cdf_wr_tile_idx_reg[2]_18 ),
        .I4(cdf_tile_idx[3]),
        .I5(\cdf_wr_tile_idx_reg[2]_19 ),
        .O(\hist_buf_dina_r_reg[9] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[9]_i_7 
       (.I0(\ram_b_dout_b[11]__0 [9]),
        .I1(DOBDO[9]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_2[9]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_3[9]),
        .O(\hist_buf_dina_r[9]_i_7_n_0 ));
  MUXF7 \hist_buf_dina_r_reg[0]_i_3 
       (.I0(\hist_buf_dina_r[0]_i_7_n_0 ),
        .I1(ram_reg_34),
        .O(\hist_buf_dina_r_reg[0]_i_3_n_0 ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[10]_i_3 
       (.I0(\hist_buf_dina_r[10]_i_7_n_0 ),
        .I1(ram_reg_24),
        .O(\hist_buf_dina_r_reg[10]_i_3_n_0 ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[11]_i_3 
       (.I0(\hist_buf_dina_r[11]_i_7_n_0 ),
        .I1(ram_reg_23),
        .O(\hist_buf_dina_r_reg[11]_i_3_n_0 ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[12]_i_3 
       (.I0(\hist_buf_dina_r[12]_i_7_n_0 ),
        .I1(ram_reg_22),
        .O(\hist_buf_dina_r_reg[12]_i_3_n_0 ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[13]_i_3 
       (.I0(\hist_buf_dina_r[13]_i_7_n_0 ),
        .I1(ram_reg_21),
        .O(\hist_buf_dina_r_reg[13]_i_3_n_0 ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[14]_i_3 
       (.I0(\hist_buf_dina_r[14]_i_7_n_0 ),
        .I1(ram_reg_20),
        .O(\hist_buf_dina_r_reg[14]_i_3_n_0 ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[15]_i_4 
       (.I0(\hist_buf_dina_r[15]_i_9_n_0 ),
        .I1(ram_reg_19),
        .O(\hist_buf_dina_r_reg[15]_i_4_n_0 ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[1]_i_3 
       (.I0(\hist_buf_dina_r[1]_i_7_n_0 ),
        .I1(ram_reg_33),
        .O(\hist_buf_dina_r_reg[1]_i_3_n_0 ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[2]_i_3 
       (.I0(\hist_buf_dina_r[2]_i_7_n_0 ),
        .I1(ram_reg_32),
        .O(\hist_buf_dina_r_reg[2]_i_3_n_0 ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[3]_i_3 
       (.I0(\hist_buf_dina_r[3]_i_7_n_0 ),
        .I1(ram_reg_31),
        .O(\hist_buf_dina_r_reg[3]_i_3_n_0 ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[4]_i_3 
       (.I0(\hist_buf_dina_r[4]_i_7_n_0 ),
        .I1(ram_reg_30),
        .O(\hist_buf_dina_r_reg[4]_i_3_n_0 ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[5]_i_3 
       (.I0(\hist_buf_dina_r[5]_i_7_n_0 ),
        .I1(ram_reg_29),
        .O(\hist_buf_dina_r_reg[5]_i_3_n_0 ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[6]_i_3 
       (.I0(\hist_buf_dina_r[6]_i_7_n_0 ),
        .I1(ram_reg_28),
        .O(\hist_buf_dina_r_reg[6]_i_3_n_0 ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[7]_i_3 
       (.I0(\hist_buf_dina_r[7]_i_7_n_0 ),
        .I1(ram_reg_27),
        .O(\hist_buf_dina_r_reg[7]_i_3_n_0 ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[8]_i_3 
       (.I0(\hist_buf_dina_r[8]_i_7_n_0 ),
        .I1(ram_reg_26),
        .O(\hist_buf_dina_r_reg[8]_i_3_n_0 ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[9]_i_3 
       (.I0(\hist_buf_dina_r[9]_i_7_n_0 ),
        .I1(ram_reg_25),
        .O(\hist_buf_dina_r_reg[9]_i_3_n_0 ),
        .S(cdf_tile_idx[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,\ram_b_addr_a[11]_4 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\pixel_s1_reg[7] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pclk_IBUF_BUFG),
        .CLKBWRCLK(pclk_IBUF_BUFG),
        .DIADI(\ram_wr_data_s3_reg[15]_3 ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(\ram_b_dout_b[11]__0 ),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\ram_b_we_a[11]_25 ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_2__3
       (.I0(Q[7]),
        .I1(ram_reg_0),
        .I2(cdf_addr[7]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [7]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[11]_4 [7]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_36__17
       (.I0(clear_busy_reg),
        .I1(init_clear_done),
        .I2(ping_pong_flag_reg_rep__0),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_3__3
       (.I0(Q[6]),
        .I1(ram_reg_0),
        .I2(cdf_addr[6]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [6]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[11]_4 [6]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_4__3
       (.I0(Q[5]),
        .I1(ram_reg_0),
        .I2(cdf_addr[5]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [5]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[11]_4 [5]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_5__3
       (.I0(Q[4]),
        .I1(ram_reg_0),
        .I2(cdf_addr[4]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [4]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[11]_4 [4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_6__3
       (.I0(Q[3]),
        .I1(ram_reg_0),
        .I2(cdf_addr[3]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [3]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[11]_4 [3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_7__3
       (.I0(Q[2]),
        .I1(ram_reg_0),
        .I2(cdf_addr[2]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [2]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[11]_4 [2]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_8__3
       (.I0(Q[1]),
        .I1(ram_reg_0),
        .I2(cdf_addr[1]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [1]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[11]_4 [1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_9__3
       (.I0(Q[0]),
        .I1(ram_reg_0),
        .I2(cdf_addr[0]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [0]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[11]_4 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[11]_i_32 
       (.I0(\ram_b_dout_b[11]__0 [11]),
        .I1(DOBDO[11]),
        .I2(\tile_s1_reg[2] [1]),
        .I3(ram_reg_2[11]),
        .I4(\tile_s1_reg[2] [0]),
        .I5(ram_reg_3[11]),
        .O(\ram_wr_data_s3[11]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[11]_i_40 
       (.I0(\ram_b_dout_b[11]__0 [10]),
        .I1(DOBDO[10]),
        .I2(\tile_s1_reg[2] [1]),
        .I3(ram_reg_2[10]),
        .I4(\tile_s1_reg[2] [0]),
        .I5(ram_reg_3[10]),
        .O(\ram_wr_data_s3[11]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[11]_i_48 
       (.I0(\ram_b_dout_b[11]__0 [9]),
        .I1(DOBDO[9]),
        .I2(\tile_s1_reg[2] [1]),
        .I3(ram_reg_2[9]),
        .I4(\tile_s1_reg[2] [0]),
        .I5(ram_reg_3[9]),
        .O(\ram_wr_data_s3[11]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[11]_i_56 
       (.I0(\ram_b_dout_b[11]__0 [8]),
        .I1(DOBDO[8]),
        .I2(\tile_s1_reg[2] [1]),
        .I3(ram_reg_2[8]),
        .I4(\tile_s1_reg[2] [0]),
        .I5(ram_reg_3[8]),
        .O(\ram_wr_data_s3[11]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[15]_i_32 
       (.I0(\ram_b_dout_b[11]__0 [15]),
        .I1(DOBDO[15]),
        .I2(\tile_s1_reg[2] [1]),
        .I3(ram_reg_2[15]),
        .I4(\tile_s1_reg[2] [0]),
        .I5(ram_reg_3[15]),
        .O(\ram_wr_data_s3[15]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[15]_i_40 
       (.I0(\ram_b_dout_b[11]__0 [14]),
        .I1(DOBDO[14]),
        .I2(\tile_s1_reg[2] [1]),
        .I3(ram_reg_2[14]),
        .I4(\tile_s1_reg[2] [0]),
        .I5(ram_reg_3[14]),
        .O(\ram_wr_data_s3[15]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[15]_i_48 
       (.I0(\ram_b_dout_b[11]__0 [13]),
        .I1(DOBDO[13]),
        .I2(\tile_s1_reg[2] [1]),
        .I3(ram_reg_2[13]),
        .I4(\tile_s1_reg[2] [0]),
        .I5(ram_reg_3[13]),
        .O(\ram_wr_data_s3[15]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[15]_i_56 
       (.I0(\ram_b_dout_b[11]__0 [12]),
        .I1(DOBDO[12]),
        .I2(\tile_s1_reg[2] [1]),
        .I3(ram_reg_2[12]),
        .I4(\tile_s1_reg[2] [0]),
        .I5(ram_reg_3[12]),
        .O(\ram_wr_data_s3[15]_i_56_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[3]_i_32 
       (.I0(\ram_b_dout_b[11]__0 [3]),
        .I1(DOBDO[3]),
        .I2(\tile_s1_reg[2] [1]),
        .I3(ram_reg_2[3]),
        .I4(\tile_s1_reg[2] [0]),
        .I5(ram_reg_3[3]),
        .O(\ram_wr_data_s3[3]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[3]_i_40 
       (.I0(\ram_b_dout_b[11]__0 [2]),
        .I1(DOBDO[2]),
        .I2(\tile_s1_reg[2] [1]),
        .I3(ram_reg_2[2]),
        .I4(\tile_s1_reg[2] [0]),
        .I5(ram_reg_3[2]),
        .O(\ram_wr_data_s3[3]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[3]_i_52 
       (.I0(\ram_b_dout_b[11]__0 [1]),
        .I1(DOBDO[1]),
        .I2(\tile_s1_reg[2] [1]),
        .I3(ram_reg_2[1]),
        .I4(\tile_s1_reg[2] [0]),
        .I5(ram_reg_3[1]),
        .O(\ram_wr_data_s3[3]_i_52_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[3]_i_60 
       (.I0(\ram_b_dout_b[11]__0 [0]),
        .I1(DOBDO[0]),
        .I2(\tile_s1_reg[2] [1]),
        .I3(ram_reg_2[0]),
        .I4(\tile_s1_reg[2] [0]),
        .I5(ram_reg_3[0]),
        .O(\ram_wr_data_s3[3]_i_60_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[7]_i_32 
       (.I0(\ram_b_dout_b[11]__0 [7]),
        .I1(DOBDO[7]),
        .I2(\tile_s1_reg[2] [1]),
        .I3(ram_reg_2[7]),
        .I4(\tile_s1_reg[2] [0]),
        .I5(ram_reg_3[7]),
        .O(\ram_wr_data_s3[7]_i_32_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[7]_i_40 
       (.I0(\ram_b_dout_b[11]__0 [6]),
        .I1(DOBDO[6]),
        .I2(\tile_s1_reg[2] [1]),
        .I3(ram_reg_2[6]),
        .I4(\tile_s1_reg[2] [0]),
        .I5(ram_reg_3[6]),
        .O(\ram_wr_data_s3[7]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[7]_i_48 
       (.I0(\ram_b_dout_b[11]__0 [5]),
        .I1(DOBDO[5]),
        .I2(\tile_s1_reg[2] [1]),
        .I3(ram_reg_2[5]),
        .I4(\tile_s1_reg[2] [0]),
        .I5(ram_reg_3[5]),
        .O(\ram_wr_data_s3[7]_i_48_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[7]_i_56 
       (.I0(\ram_b_dout_b[11]__0 [4]),
        .I1(DOBDO[4]),
        .I2(\tile_s1_reg[2] [1]),
        .I3(ram_reg_2[4]),
        .I4(\tile_s1_reg[2] [0]),
        .I5(ram_reg_3[4]),
        .O(\ram_wr_data_s3[7]_i_56_n_0 ));
  MUXF7 \ram_wr_data_s3_reg[11]_i_15 
       (.I0(\ram_wr_data_s3[11]_i_32_n_0 ),
        .I1(ram_reg_7),
        .O(\ram_wr_data_s3_reg[11] ),
        .S(\tile_s1_reg[2] [2]));
  MUXF7 \ram_wr_data_s3_reg[11]_i_19 
       (.I0(\ram_wr_data_s3[11]_i_40_n_0 ),
        .I1(ram_reg_8),
        .O(\ram_wr_data_s3_reg[11]_0 ),
        .S(\tile_s1_reg[2] [2]));
  MUXF7 \ram_wr_data_s3_reg[11]_i_23 
       (.I0(\ram_wr_data_s3[11]_i_48_n_0 ),
        .I1(ram_reg_9),
        .O(\ram_wr_data_s3_reg[11]_1 ),
        .S(\tile_s1_reg[2] [2]));
  MUXF7 \ram_wr_data_s3_reg[11]_i_27 
       (.I0(\ram_wr_data_s3[11]_i_56_n_0 ),
        .I1(ram_reg_10),
        .O(\ram_wr_data_s3_reg[11]_2 ),
        .S(\tile_s1_reg[2] [2]));
  MUXF7 \ram_wr_data_s3_reg[15]_i_15 
       (.I0(\ram_wr_data_s3[15]_i_32_n_0 ),
        .I1(ram_reg_1),
        .O(\ram_wr_data_s3_reg[15] ),
        .S(\tile_s1_reg[2] [2]));
  MUXF7 \ram_wr_data_s3_reg[15]_i_19 
       (.I0(\ram_wr_data_s3[15]_i_40_n_0 ),
        .I1(ram_reg_4),
        .O(\ram_wr_data_s3_reg[15]_0 ),
        .S(\tile_s1_reg[2] [2]));
  MUXF7 \ram_wr_data_s3_reg[15]_i_23 
       (.I0(\ram_wr_data_s3[15]_i_48_n_0 ),
        .I1(ram_reg_5),
        .O(\ram_wr_data_s3_reg[15]_1 ),
        .S(\tile_s1_reg[2] [2]));
  MUXF7 \ram_wr_data_s3_reg[15]_i_27 
       (.I0(\ram_wr_data_s3[15]_i_56_n_0 ),
        .I1(ram_reg_6),
        .O(\ram_wr_data_s3_reg[15]_2 ),
        .S(\tile_s1_reg[2] [2]));
  MUXF7 \ram_wr_data_s3_reg[3]_i_15 
       (.I0(\ram_wr_data_s3[3]_i_32_n_0 ),
        .I1(ram_reg_15),
        .O(\ram_wr_data_s3_reg[3] ),
        .S(\tile_s1_reg[2] [2]));
  MUXF7 \ram_wr_data_s3_reg[3]_i_19 
       (.I0(\ram_wr_data_s3[3]_i_40_n_0 ),
        .I1(ram_reg_16),
        .O(\ram_wr_data_s3_reg[3]_0 ),
        .S(\tile_s1_reg[2] [2]));
  MUXF7 \ram_wr_data_s3_reg[3]_i_25 
       (.I0(\ram_wr_data_s3[3]_i_52_n_0 ),
        .I1(ram_reg_17),
        .O(\ram_wr_data_s3_reg[3]_1 ),
        .S(\tile_s1_reg[2] [2]));
  MUXF7 \ram_wr_data_s3_reg[3]_i_29 
       (.I0(\ram_wr_data_s3[3]_i_60_n_0 ),
        .I1(ram_reg_18),
        .O(\ram_wr_data_s3_reg[3]_2 ),
        .S(\tile_s1_reg[2] [2]));
  MUXF7 \ram_wr_data_s3_reg[7]_i_15 
       (.I0(\ram_wr_data_s3[7]_i_32_n_0 ),
        .I1(ram_reg_11),
        .O(\ram_wr_data_s3_reg[7] ),
        .S(\tile_s1_reg[2] [2]));
  MUXF7 \ram_wr_data_s3_reg[7]_i_19 
       (.I0(\ram_wr_data_s3[7]_i_40_n_0 ),
        .I1(ram_reg_12),
        .O(\ram_wr_data_s3_reg[7]_0 ),
        .S(\tile_s1_reg[2] [2]));
  MUXF7 \ram_wr_data_s3_reg[7]_i_23 
       (.I0(\ram_wr_data_s3[7]_i_48_n_0 ),
        .I1(ram_reg_13),
        .O(\ram_wr_data_s3_reg[7]_1 ),
        .S(\tile_s1_reg[2] [2]));
  MUXF7 \ram_wr_data_s3_reg[7]_i_27 
       (.I0(\ram_wr_data_s3[7]_i_56_n_0 ),
        .I1(ram_reg_14),
        .O(\ram_wr_data_s3_reg[7]_2 ),
        .S(\tile_s1_reg[2] [2]));
endmodule

(* ORIG_REF_NAME = "clahe_simple_dual_ram_model" *) 
module clahe_simple_dual_ram_model_18
   (DOBDO,
    ram_reg_0,
    pclk_IBUF_BUFG,
    \ram_b_we_a[12]_26 ,
    \pixel_s1_reg[7] ,
    \ram_wr_data_s3_reg[15] ,
    Q,
    cdf_addr,
    cdf_wr_en_reg,
    \pixel_s3_reg[7] ,
    \tile_s3_reg[2] ,
    clear_busy_reg,
    init_clear_done,
    ping_pong_flag_reg_rep__0);
  output [15:0]DOBDO;
  output ram_reg_0;
  input pclk_IBUF_BUFG;
  input \ram_b_we_a[12]_26 ;
  input [7:0]\pixel_s1_reg[7] ;
  input [15:0]\ram_wr_data_s3_reg[15] ;
  input [7:0]Q;
  input [7:0]cdf_addr;
  input cdf_wr_en_reg;
  input [7:0]\pixel_s3_reg[7] ;
  input \tile_s3_reg[2] ;
  input clear_busy_reg;
  input init_clear_done;
  input ping_pong_flag_reg_rep__0;

  wire [15:0]DOBDO;
  wire [7:0]Q;
  wire [7:0]cdf_addr;
  wire cdf_wr_en_reg;
  wire clear_busy_reg;
  wire init_clear_done;
  wire pclk_IBUF_BUFG;
  wire ping_pong_flag_reg_rep__0;
  wire [7:0]\pixel_s1_reg[7] ;
  wire [7:0]\pixel_s3_reg[7] ;
  wire [7:0]\ram_b_addr_a[12]_3 ;
  wire \ram_b_we_a[12]_26 ;
  wire ram_reg_0;
  wire [15:0]\ram_wr_data_s3_reg[15] ;
  wire \tile_s3_reg[2] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,\ram_b_addr_a[12]_3 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\pixel_s1_reg[7] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pclk_IBUF_BUFG),
        .CLKBWRCLK(pclk_IBUF_BUFG),
        .DIADI(\ram_wr_data_s3_reg[15] ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\ram_b_we_a[12]_26 ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_2__2
       (.I0(Q[7]),
        .I1(ram_reg_0),
        .I2(cdf_addr[7]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [7]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[12]_3 [7]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_36
       (.I0(clear_busy_reg),
        .I1(init_clear_done),
        .I2(ping_pong_flag_reg_rep__0),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_3__2
       (.I0(Q[6]),
        .I1(ram_reg_0),
        .I2(cdf_addr[6]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [6]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[12]_3 [6]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_4__2
       (.I0(Q[5]),
        .I1(ram_reg_0),
        .I2(cdf_addr[5]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [5]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[12]_3 [5]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_5__2
       (.I0(Q[4]),
        .I1(ram_reg_0),
        .I2(cdf_addr[4]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [4]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[12]_3 [4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_6__2
       (.I0(Q[3]),
        .I1(ram_reg_0),
        .I2(cdf_addr[3]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [3]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[12]_3 [3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_7__2
       (.I0(Q[2]),
        .I1(ram_reg_0),
        .I2(cdf_addr[2]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [2]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[12]_3 [2]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_8__2
       (.I0(Q[1]),
        .I1(ram_reg_0),
        .I2(cdf_addr[1]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [1]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[12]_3 [1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_9__2
       (.I0(Q[0]),
        .I1(ram_reg_0),
        .I2(cdf_addr[0]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [0]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[12]_3 [0]));
endmodule

(* ORIG_REF_NAME = "clahe_simple_dual_ram_model" *) 
module clahe_simple_dual_ram_model_19
   (DOBDO,
    pclk_IBUF_BUFG,
    \ram_b_we_a[13]_27 ,
    \pixel_s1_reg[7] ,
    \ram_wr_data_s3_reg[15] ,
    Q,
    clear_busy_reg,
    cdf_addr,
    cdf_wr_en_reg,
    \pixel_s3_reg[7] ,
    \tile_s3_reg[2] );
  output [15:0]DOBDO;
  input pclk_IBUF_BUFG;
  input \ram_b_we_a[13]_27 ;
  input [7:0]\pixel_s1_reg[7] ;
  input [15:0]\ram_wr_data_s3_reg[15] ;
  input [7:0]Q;
  input clear_busy_reg;
  input [7:0]cdf_addr;
  input cdf_wr_en_reg;
  input [7:0]\pixel_s3_reg[7] ;
  input \tile_s3_reg[2] ;

  wire [15:0]DOBDO;
  wire [7:0]Q;
  wire [7:0]cdf_addr;
  wire cdf_wr_en_reg;
  wire clear_busy_reg;
  wire pclk_IBUF_BUFG;
  wire [7:0]\pixel_s1_reg[7] ;
  wire [7:0]\pixel_s3_reg[7] ;
  wire [7:0]\ram_b_addr_a[13]_2 ;
  wire \ram_b_we_a[13]_27 ;
  wire [15:0]\ram_wr_data_s3_reg[15] ;
  wire \tile_s3_reg[2] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,\ram_b_addr_a[13]_2 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\pixel_s1_reg[7] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pclk_IBUF_BUFG),
        .CLKBWRCLK(pclk_IBUF_BUFG),
        .DIADI(\ram_wr_data_s3_reg[15] ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\ram_b_we_a[13]_27 ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_2__1
       (.I0(Q[7]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[7]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [7]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[13]_2 [7]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_3__1
       (.I0(Q[6]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[6]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [6]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[13]_2 [6]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_4__1
       (.I0(Q[5]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[5]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [5]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[13]_2 [5]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_5__1
       (.I0(Q[4]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[4]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [4]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[13]_2 [4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_6__1
       (.I0(Q[3]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[3]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [3]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[13]_2 [3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_7__1
       (.I0(Q[2]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[2]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [2]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[13]_2 [2]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_8__1
       (.I0(Q[1]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[1]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [1]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[13]_2 [1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_9__1
       (.I0(Q[0]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[0]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [0]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[13]_2 [0]));
endmodule

(* ORIG_REF_NAME = "clahe_simple_dual_ram_model" *) 
module clahe_simple_dual_ram_model_2
   (DOBDO,
    pclk_IBUF_BUFG,
    \ram_a_we_a[12]_11 ,
    \pixel_s1_reg[7] ,
    \ram_wr_data_s3_reg[15] ,
    Q,
    clear_busy_reg,
    cdf_addr,
    cdf_wr_en_reg,
    \pixel_s3_reg[7] ,
    \tile_s3_reg[2] );
  output [15:0]DOBDO;
  input pclk_IBUF_BUFG;
  input \ram_a_we_a[12]_11 ;
  input [7:0]\pixel_s1_reg[7] ;
  input [15:0]\ram_wr_data_s3_reg[15] ;
  input [7:0]Q;
  input clear_busy_reg;
  input [7:0]cdf_addr;
  input cdf_wr_en_reg;
  input [7:0]\pixel_s3_reg[7] ;
  input \tile_s3_reg[2] ;

  wire [15:0]DOBDO;
  wire [7:0]Q;
  wire [7:0]cdf_addr;
  wire cdf_wr_en_reg;
  wire clear_busy_reg;
  wire pclk_IBUF_BUFG;
  wire [7:0]\pixel_s1_reg[7] ;
  wire [7:0]\pixel_s3_reg[7] ;
  wire [7:0]\ram_a_addr_a[12]_20 ;
  wire \ram_a_we_a[12]_11 ;
  wire [15:0]\ram_wr_data_s3_reg[15] ;
  wire \tile_s3_reg[2] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,\ram_a_addr_a[12]_20 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\pixel_s1_reg[7] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pclk_IBUF_BUFG),
        .CLKBWRCLK(pclk_IBUF_BUFG),
        .DIADI(\ram_wr_data_s3_reg[15] ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\ram_a_we_a[12]_11 ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_2__19
       (.I0(Q[7]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[7]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [7]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[12]_20 [7]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_3__19
       (.I0(Q[6]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[6]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [6]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[12]_20 [6]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_4__19
       (.I0(Q[5]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[5]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [5]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[12]_20 [5]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_5__19
       (.I0(Q[4]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[4]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [4]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[12]_20 [4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_6__19
       (.I0(Q[3]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[3]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [3]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[12]_20 [3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_7__19
       (.I0(Q[2]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[2]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [2]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[12]_20 [2]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_8__19
       (.I0(Q[1]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[1]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [1]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[12]_20 [1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_9__19
       (.I0(Q[0]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[0]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [0]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[12]_20 [0]));
endmodule

(* ORIG_REF_NAME = "clahe_simple_dual_ram_model" *) 
module clahe_simple_dual_ram_model_20
   (DOBDO,
    pclk_IBUF_BUFG,
    \ram_b_we_a[14]_28 ,
    \pixel_s1_reg[7] ,
    \ram_wr_data_s3_reg[15] ,
    Q,
    clear_busy_reg,
    cdf_addr,
    cdf_wr_en_reg,
    \pixel_s3_reg[7] ,
    \tile_s3_reg[2] );
  output [15:0]DOBDO;
  input pclk_IBUF_BUFG;
  input \ram_b_we_a[14]_28 ;
  input [7:0]\pixel_s1_reg[7] ;
  input [15:0]\ram_wr_data_s3_reg[15] ;
  input [7:0]Q;
  input clear_busy_reg;
  input [7:0]cdf_addr;
  input cdf_wr_en_reg;
  input [7:0]\pixel_s3_reg[7] ;
  input \tile_s3_reg[2] ;

  wire [15:0]DOBDO;
  wire [7:0]Q;
  wire [7:0]cdf_addr;
  wire cdf_wr_en_reg;
  wire clear_busy_reg;
  wire pclk_IBUF_BUFG;
  wire [7:0]\pixel_s1_reg[7] ;
  wire [7:0]\pixel_s3_reg[7] ;
  wire [7:0]\ram_b_addr_a[14]_1 ;
  wire \ram_b_we_a[14]_28 ;
  wire [15:0]\ram_wr_data_s3_reg[15] ;
  wire \tile_s3_reg[2] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,\ram_b_addr_a[14]_1 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\pixel_s1_reg[7] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pclk_IBUF_BUFG),
        .CLKBWRCLK(pclk_IBUF_BUFG),
        .DIADI(\ram_wr_data_s3_reg[15] ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\ram_b_we_a[14]_28 ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_2__0
       (.I0(Q[7]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[7]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [7]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[14]_1 [7]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_3__0
       (.I0(Q[6]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[6]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [6]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[14]_1 [6]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_4__0
       (.I0(Q[5]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[5]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [5]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[14]_1 [5]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_5__0
       (.I0(Q[4]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[4]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [4]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[14]_1 [4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_6__0
       (.I0(Q[3]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[3]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [3]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[14]_1 [3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_7__0
       (.I0(Q[2]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[2]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [2]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[14]_1 [2]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_8__0
       (.I0(Q[1]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[1]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [1]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[14]_1 [1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_9__0
       (.I0(Q[0]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[0]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [0]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[14]_1 [0]));
endmodule

(* ORIG_REF_NAME = "clahe_simple_dual_ram_model" *) 
module clahe_simple_dual_ram_model_21
   (\ram_wr_data_s3_reg[15] ,
    \ram_wr_data_s3_reg[15]_0 ,
    \ram_wr_data_s3_reg[15]_1 ,
    \ram_wr_data_s3_reg[15]_2 ,
    \ram_wr_data_s3_reg[11] ,
    \ram_wr_data_s3_reg[11]_0 ,
    \ram_wr_data_s3_reg[11]_1 ,
    \ram_wr_data_s3_reg[11]_2 ,
    \ram_wr_data_s3_reg[7] ,
    \ram_wr_data_s3_reg[7]_0 ,
    \ram_wr_data_s3_reg[7]_1 ,
    \ram_wr_data_s3_reg[7]_2 ,
    \ram_wr_data_s3_reg[3] ,
    \ram_wr_data_s3_reg[3]_0 ,
    \ram_wr_data_s3_reg[3]_1 ,
    \ram_wr_data_s3_reg[3]_2 ,
    \hist_buf_dina_r_reg[15] ,
    \hist_buf_dina_r_reg[14] ,
    \hist_buf_dina_r_reg[13] ,
    \hist_buf_dina_r_reg[12] ,
    \hist_buf_dina_r_reg[11] ,
    \hist_buf_dina_r_reg[10] ,
    \hist_buf_dina_r_reg[9] ,
    \hist_buf_dina_r_reg[8] ,
    \hist_buf_dina_r_reg[7] ,
    \hist_buf_dina_r_reg[6] ,
    \hist_buf_dina_r_reg[5] ,
    \hist_buf_dina_r_reg[4] ,
    \hist_buf_dina_r_reg[3] ,
    \hist_buf_dina_r_reg[2] ,
    \hist_buf_dina_r_reg[1] ,
    \hist_buf_dina_r_reg[0] ,
    \cdf_bl_d2_reg[7] ,
    D,
    \cdf_br_d2_reg[7] ,
    \cdf_tr_d2_reg[7] ,
    pclk_IBUF_BUFG,
    \ram_b_we_a[15]_29 ,
    \pixel_s1_reg[7] ,
    DIADI,
    Q,
    clear_busy_reg,
    cdf_addr,
    cdf_wr_en_reg,
    \pixel_s3_reg[7] ,
    \tile_s3_reg[2] ,
    DOBDO,
    \tile_s1_reg[1] ,
    ram_reg_0,
    ram_reg_1,
    cdf_tile_idx,
    ping_pong_flag_reg_rep,
    \mapping_br_tile_idx_d1_reg[3] ,
    ram_reg_2,
    mapping_br_tile_idx_d1,
    ram_reg_3,
    ram_reg_4,
    \mapping_tl_tile_idx_d1_reg[3] ,
    mapping_tl_tile_idx_d1,
    \mapping_br_tile_idx_d1_reg[3]_0 ,
    ram_reg_5,
    ram_reg_6,
    ram_reg_7,
    \mapping_tl_tile_idx_d1_reg[3]_0 ,
    \mapping_br_tile_idx_d1_reg[3]_1 ,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    \mapping_tl_tile_idx_d1_reg[3]_1 ,
    \mapping_br_tile_idx_d1_reg[3]_2 ,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    \mapping_tl_tile_idx_d1_reg[3]_2 ,
    \mapping_br_tile_idx_d1_reg[3]_3 ,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    \mapping_tl_tile_idx_d1_reg[3]_3 ,
    \mapping_br_tile_idx_d1_reg[3]_4 ,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    \mapping_tl_tile_idx_d1_reg[3]_4 ,
    \mapping_br_tile_idx_d1_reg[3]_5 ,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    \mapping_tl_tile_idx_d1_reg[3]_5 ,
    \mapping_br_tile_idx_d1_reg[3]_6 ,
    ram_reg_23,
    ram_reg_24,
    ram_reg_25,
    \mapping_tl_tile_idx_d1_reg[3]_6 ,
    \mapping_br_tile_idx_d1_reg[3]_7 ,
    ram_reg_26,
    ram_reg_27,
    ram_reg_28,
    \mapping_tl_tile_idx_d1_reg[3]_7 ,
    mapping_tr_tile_idx_d1,
    \mapping_br_tile_idx_d1_reg[3]_8 ,
    ram_reg_29,
    ram_reg_30,
    ram_reg_31,
    \mapping_tl_tile_idx_d1_reg[3]_8 ,
    \mapping_br_tile_idx_d1_reg[3]_9 ,
    ram_reg_32,
    ram_reg_33,
    ram_reg_34,
    \mapping_tl_tile_idx_d1_reg[3]_9 ,
    \mapping_br_tile_idx_d1_reg[3]_10 ,
    ram_reg_35,
    ram_reg_36,
    ram_reg_37,
    \mapping_tl_tile_idx_d1_reg[3]_10 ,
    \mapping_br_tile_idx_d1_reg[3]_11 ,
    ram_reg_38,
    ram_reg_39,
    ram_reg_40,
    \mapping_tl_tile_idx_d1_reg[3]_11 ,
    \mapping_br_tile_idx_d1_reg[3]_12 ,
    ram_reg_41,
    ram_reg_42,
    ram_reg_43,
    \mapping_tl_tile_idx_d1_reg[3]_12 ,
    \mapping_br_tile_idx_d1_reg[3]_13 ,
    ram_reg_44,
    ram_reg_45,
    ram_reg_46,
    \mapping_tl_tile_idx_d1_reg[3]_13 ,
    \mapping_br_tile_idx_d1_reg[3]_14 ,
    ram_reg_47,
    ram_reg_48,
    ram_reg_49,
    \mapping_tl_tile_idx_d1_reg[3]_14 );
  output \ram_wr_data_s3_reg[15] ;
  output \ram_wr_data_s3_reg[15]_0 ;
  output \ram_wr_data_s3_reg[15]_1 ;
  output \ram_wr_data_s3_reg[15]_2 ;
  output \ram_wr_data_s3_reg[11] ;
  output \ram_wr_data_s3_reg[11]_0 ;
  output \ram_wr_data_s3_reg[11]_1 ;
  output \ram_wr_data_s3_reg[11]_2 ;
  output \ram_wr_data_s3_reg[7] ;
  output \ram_wr_data_s3_reg[7]_0 ;
  output \ram_wr_data_s3_reg[7]_1 ;
  output \ram_wr_data_s3_reg[7]_2 ;
  output \ram_wr_data_s3_reg[3] ;
  output \ram_wr_data_s3_reg[3]_0 ;
  output \ram_wr_data_s3_reg[3]_1 ;
  output \ram_wr_data_s3_reg[3]_2 ;
  output \hist_buf_dina_r_reg[15] ;
  output \hist_buf_dina_r_reg[14] ;
  output \hist_buf_dina_r_reg[13] ;
  output \hist_buf_dina_r_reg[12] ;
  output \hist_buf_dina_r_reg[11] ;
  output \hist_buf_dina_r_reg[10] ;
  output \hist_buf_dina_r_reg[9] ;
  output \hist_buf_dina_r_reg[8] ;
  output \hist_buf_dina_r_reg[7] ;
  output \hist_buf_dina_r_reg[6] ;
  output \hist_buf_dina_r_reg[5] ;
  output \hist_buf_dina_r_reg[4] ;
  output \hist_buf_dina_r_reg[3] ;
  output \hist_buf_dina_r_reg[2] ;
  output \hist_buf_dina_r_reg[1] ;
  output \hist_buf_dina_r_reg[0] ;
  output [7:0]\cdf_bl_d2_reg[7] ;
  output [7:0]D;
  output [7:0]\cdf_br_d2_reg[7] ;
  output [7:0]\cdf_tr_d2_reg[7] ;
  input pclk_IBUF_BUFG;
  input \ram_b_we_a[15]_29 ;
  input [7:0]\pixel_s1_reg[7] ;
  input [15:0]DIADI;
  input [7:0]Q;
  input clear_busy_reg;
  input [7:0]cdf_addr;
  input cdf_wr_en_reg;
  input [7:0]\pixel_s3_reg[7] ;
  input \tile_s3_reg[2] ;
  input [15:0]DOBDO;
  input [1:0]\tile_s1_reg[1] ;
  input [15:0]ram_reg_0;
  input [15:0]ram_reg_1;
  input [1:0]cdf_tile_idx;
  input ping_pong_flag_reg_rep;
  input \mapping_br_tile_idx_d1_reg[3] ;
  input ram_reg_2;
  input [1:0]mapping_br_tile_idx_d1;
  input ram_reg_3;
  input ram_reg_4;
  input \mapping_tl_tile_idx_d1_reg[3] ;
  input [3:0]mapping_tl_tile_idx_d1;
  input \mapping_br_tile_idx_d1_reg[3]_0 ;
  input ram_reg_5;
  input ram_reg_6;
  input ram_reg_7;
  input \mapping_tl_tile_idx_d1_reg[3]_0 ;
  input \mapping_br_tile_idx_d1_reg[3]_1 ;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input \mapping_tl_tile_idx_d1_reg[3]_1 ;
  input \mapping_br_tile_idx_d1_reg[3]_2 ;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input \mapping_tl_tile_idx_d1_reg[3]_2 ;
  input \mapping_br_tile_idx_d1_reg[3]_3 ;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input \mapping_tl_tile_idx_d1_reg[3]_3 ;
  input \mapping_br_tile_idx_d1_reg[3]_4 ;
  input ram_reg_17;
  input ram_reg_18;
  input ram_reg_19;
  input \mapping_tl_tile_idx_d1_reg[3]_4 ;
  input \mapping_br_tile_idx_d1_reg[3]_5 ;
  input ram_reg_20;
  input ram_reg_21;
  input ram_reg_22;
  input \mapping_tl_tile_idx_d1_reg[3]_5 ;
  input \mapping_br_tile_idx_d1_reg[3]_6 ;
  input ram_reg_23;
  input ram_reg_24;
  input ram_reg_25;
  input \mapping_tl_tile_idx_d1_reg[3]_6 ;
  input \mapping_br_tile_idx_d1_reg[3]_7 ;
  input ram_reg_26;
  input ram_reg_27;
  input ram_reg_28;
  input \mapping_tl_tile_idx_d1_reg[3]_7 ;
  input [1:0]mapping_tr_tile_idx_d1;
  input \mapping_br_tile_idx_d1_reg[3]_8 ;
  input ram_reg_29;
  input ram_reg_30;
  input ram_reg_31;
  input \mapping_tl_tile_idx_d1_reg[3]_8 ;
  input \mapping_br_tile_idx_d1_reg[3]_9 ;
  input ram_reg_32;
  input ram_reg_33;
  input ram_reg_34;
  input \mapping_tl_tile_idx_d1_reg[3]_9 ;
  input \mapping_br_tile_idx_d1_reg[3]_10 ;
  input ram_reg_35;
  input ram_reg_36;
  input ram_reg_37;
  input \mapping_tl_tile_idx_d1_reg[3]_10 ;
  input \mapping_br_tile_idx_d1_reg[3]_11 ;
  input ram_reg_38;
  input ram_reg_39;
  input ram_reg_40;
  input \mapping_tl_tile_idx_d1_reg[3]_11 ;
  input \mapping_br_tile_idx_d1_reg[3]_12 ;
  input ram_reg_41;
  input ram_reg_42;
  input ram_reg_43;
  input \mapping_tl_tile_idx_d1_reg[3]_12 ;
  input \mapping_br_tile_idx_d1_reg[3]_13 ;
  input ram_reg_44;
  input ram_reg_45;
  input ram_reg_46;
  input \mapping_tl_tile_idx_d1_reg[3]_13 ;
  input \mapping_br_tile_idx_d1_reg[3]_14 ;
  input ram_reg_47;
  input ram_reg_48;
  input ram_reg_49;
  input \mapping_tl_tile_idx_d1_reg[3]_14 ;

  wire [7:0]D;
  wire [15:0]DIADI;
  wire [15:0]DOBDO;
  wire [7:0]Q;
  wire [7:0]cdf_addr;
  wire \cdf_bl_d2[0]_i_2_n_0 ;
  wire \cdf_bl_d2[1]_i_2_n_0 ;
  wire \cdf_bl_d2[2]_i_2_n_0 ;
  wire \cdf_bl_d2[3]_i_2_n_0 ;
  wire \cdf_bl_d2[4]_i_2_n_0 ;
  wire \cdf_bl_d2[5]_i_2_n_0 ;
  wire \cdf_bl_d2[6]_i_2_n_0 ;
  wire \cdf_bl_d2[7]_i_2_n_0 ;
  wire [7:0]\cdf_bl_d2_reg[7] ;
  wire \cdf_br_d2[0]_i_2_n_0 ;
  wire \cdf_br_d2[1]_i_2_n_0 ;
  wire \cdf_br_d2[2]_i_2_n_0 ;
  wire \cdf_br_d2[3]_i_2_n_0 ;
  wire \cdf_br_d2[4]_i_2_n_0 ;
  wire \cdf_br_d2[5]_i_2_n_0 ;
  wire \cdf_br_d2[6]_i_2_n_0 ;
  wire \cdf_br_d2[7]_i_2_n_0 ;
  wire [7:0]\cdf_br_d2_reg[7] ;
  wire [1:0]cdf_tile_idx;
  wire \cdf_tl_d2[0]_i_2_n_0 ;
  wire \cdf_tl_d2[0]_i_4_n_0 ;
  wire \cdf_tl_d2[1]_i_2_n_0 ;
  wire \cdf_tl_d2[1]_i_4_n_0 ;
  wire \cdf_tl_d2[2]_i_2_n_0 ;
  wire \cdf_tl_d2[2]_i_4_n_0 ;
  wire \cdf_tl_d2[3]_i_2_n_0 ;
  wire \cdf_tl_d2[3]_i_4_n_0 ;
  wire \cdf_tl_d2[4]_i_2_n_0 ;
  wire \cdf_tl_d2[4]_i_4_n_0 ;
  wire \cdf_tl_d2[5]_i_2_n_0 ;
  wire \cdf_tl_d2[5]_i_4_n_0 ;
  wire \cdf_tl_d2[6]_i_2_n_0 ;
  wire \cdf_tl_d2[6]_i_4_n_0 ;
  wire \cdf_tl_d2[7]_i_2_n_0 ;
  wire \cdf_tl_d2[7]_i_4_n_0 ;
  wire \cdf_tr_d2[0]_i_2_n_0 ;
  wire \cdf_tr_d2[0]_i_4_n_0 ;
  wire \cdf_tr_d2[1]_i_2_n_0 ;
  wire \cdf_tr_d2[1]_i_4_n_0 ;
  wire \cdf_tr_d2[2]_i_2_n_0 ;
  wire \cdf_tr_d2[2]_i_4_n_0 ;
  wire \cdf_tr_d2[3]_i_2_n_0 ;
  wire \cdf_tr_d2[3]_i_4_n_0 ;
  wire \cdf_tr_d2[4]_i_2_n_0 ;
  wire \cdf_tr_d2[4]_i_4_n_0 ;
  wire \cdf_tr_d2[5]_i_2_n_0 ;
  wire \cdf_tr_d2[5]_i_4_n_0 ;
  wire \cdf_tr_d2[6]_i_2_n_0 ;
  wire \cdf_tr_d2[6]_i_4_n_0 ;
  wire \cdf_tr_d2[7]_i_2_n_0 ;
  wire \cdf_tr_d2[7]_i_4_n_0 ;
  wire [7:0]\cdf_tr_d2_reg[7] ;
  wire cdf_wr_en_reg;
  wire clear_busy_reg;
  wire \hist_buf_dina_r_reg[0] ;
  wire \hist_buf_dina_r_reg[10] ;
  wire \hist_buf_dina_r_reg[11] ;
  wire \hist_buf_dina_r_reg[12] ;
  wire \hist_buf_dina_r_reg[13] ;
  wire \hist_buf_dina_r_reg[14] ;
  wire \hist_buf_dina_r_reg[15] ;
  wire \hist_buf_dina_r_reg[1] ;
  wire \hist_buf_dina_r_reg[2] ;
  wire \hist_buf_dina_r_reg[3] ;
  wire \hist_buf_dina_r_reg[4] ;
  wire \hist_buf_dina_r_reg[5] ;
  wire \hist_buf_dina_r_reg[6] ;
  wire \hist_buf_dina_r_reg[7] ;
  wire \hist_buf_dina_r_reg[8] ;
  wire \hist_buf_dina_r_reg[9] ;
  wire [1:0]mapping_br_tile_idx_d1;
  wire \mapping_br_tile_idx_d1_reg[3] ;
  wire \mapping_br_tile_idx_d1_reg[3]_0 ;
  wire \mapping_br_tile_idx_d1_reg[3]_1 ;
  wire \mapping_br_tile_idx_d1_reg[3]_10 ;
  wire \mapping_br_tile_idx_d1_reg[3]_11 ;
  wire \mapping_br_tile_idx_d1_reg[3]_12 ;
  wire \mapping_br_tile_idx_d1_reg[3]_13 ;
  wire \mapping_br_tile_idx_d1_reg[3]_14 ;
  wire \mapping_br_tile_idx_d1_reg[3]_2 ;
  wire \mapping_br_tile_idx_d1_reg[3]_3 ;
  wire \mapping_br_tile_idx_d1_reg[3]_4 ;
  wire \mapping_br_tile_idx_d1_reg[3]_5 ;
  wire \mapping_br_tile_idx_d1_reg[3]_6 ;
  wire \mapping_br_tile_idx_d1_reg[3]_7 ;
  wire \mapping_br_tile_idx_d1_reg[3]_8 ;
  wire \mapping_br_tile_idx_d1_reg[3]_9 ;
  wire [3:0]mapping_tl_tile_idx_d1;
  wire \mapping_tl_tile_idx_d1_reg[3] ;
  wire \mapping_tl_tile_idx_d1_reg[3]_0 ;
  wire \mapping_tl_tile_idx_d1_reg[3]_1 ;
  wire \mapping_tl_tile_idx_d1_reg[3]_10 ;
  wire \mapping_tl_tile_idx_d1_reg[3]_11 ;
  wire \mapping_tl_tile_idx_d1_reg[3]_12 ;
  wire \mapping_tl_tile_idx_d1_reg[3]_13 ;
  wire \mapping_tl_tile_idx_d1_reg[3]_14 ;
  wire \mapping_tl_tile_idx_d1_reg[3]_2 ;
  wire \mapping_tl_tile_idx_d1_reg[3]_3 ;
  wire \mapping_tl_tile_idx_d1_reg[3]_4 ;
  wire \mapping_tl_tile_idx_d1_reg[3]_5 ;
  wire \mapping_tl_tile_idx_d1_reg[3]_6 ;
  wire \mapping_tl_tile_idx_d1_reg[3]_7 ;
  wire \mapping_tl_tile_idx_d1_reg[3]_8 ;
  wire \mapping_tl_tile_idx_d1_reg[3]_9 ;
  wire [1:0]mapping_tr_tile_idx_d1;
  wire pclk_IBUF_BUFG;
  wire ping_pong_flag_reg_rep;
  wire [7:0]\pixel_s1_reg[7] ;
  wire [7:0]\pixel_s3_reg[7] ;
  wire [7:0]\ram_b_addr_a[15]_0 ;
  wire [15:0]\ram_b_dout_b[15]__0 ;
  wire \ram_b_we_a[15]_29 ;
  wire [15:0]ram_reg_0;
  wire [15:0]ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_24;
  wire ram_reg_25;
  wire ram_reg_26;
  wire ram_reg_27;
  wire ram_reg_28;
  wire ram_reg_29;
  wire ram_reg_3;
  wire ram_reg_30;
  wire ram_reg_31;
  wire ram_reg_32;
  wire ram_reg_33;
  wire ram_reg_34;
  wire ram_reg_35;
  wire ram_reg_36;
  wire ram_reg_37;
  wire ram_reg_38;
  wire ram_reg_39;
  wire ram_reg_4;
  wire ram_reg_40;
  wire ram_reg_41;
  wire ram_reg_42;
  wire ram_reg_43;
  wire ram_reg_44;
  wire ram_reg_45;
  wire ram_reg_46;
  wire ram_reg_47;
  wire ram_reg_48;
  wire ram_reg_49;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire \ram_wr_data_s3_reg[11] ;
  wire \ram_wr_data_s3_reg[11]_0 ;
  wire \ram_wr_data_s3_reg[11]_1 ;
  wire \ram_wr_data_s3_reg[11]_2 ;
  wire \ram_wr_data_s3_reg[15] ;
  wire \ram_wr_data_s3_reg[15]_0 ;
  wire \ram_wr_data_s3_reg[15]_1 ;
  wire \ram_wr_data_s3_reg[15]_2 ;
  wire \ram_wr_data_s3_reg[3] ;
  wire \ram_wr_data_s3_reg[3]_0 ;
  wire \ram_wr_data_s3_reg[3]_1 ;
  wire \ram_wr_data_s3_reg[3]_2 ;
  wire \ram_wr_data_s3_reg[7] ;
  wire \ram_wr_data_s3_reg[7]_0 ;
  wire \ram_wr_data_s3_reg[7]_1 ;
  wire \ram_wr_data_s3_reg[7]_2 ;
  wire [1:0]\tile_s1_reg[1] ;
  wire \tile_s3_reg[2] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_bl_d2[0]_i_2 
       (.I0(\cdf_tl_d2[0]_i_4_n_0 ),
        .I1(ram_reg_23),
        .I2(mapping_br_tile_idx_d1[1]),
        .I3(ram_reg_24),
        .I4(mapping_br_tile_idx_d1[0]),
        .I5(ram_reg_25),
        .O(\cdf_bl_d2[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_bl_d2[1]_i_2 
       (.I0(\cdf_tl_d2[1]_i_4_n_0 ),
        .I1(ram_reg_20),
        .I2(mapping_br_tile_idx_d1[1]),
        .I3(ram_reg_21),
        .I4(mapping_br_tile_idx_d1[0]),
        .I5(ram_reg_22),
        .O(\cdf_bl_d2[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_bl_d2[2]_i_2 
       (.I0(\cdf_tl_d2[2]_i_4_n_0 ),
        .I1(ram_reg_17),
        .I2(mapping_br_tile_idx_d1[1]),
        .I3(ram_reg_18),
        .I4(mapping_br_tile_idx_d1[0]),
        .I5(ram_reg_19),
        .O(\cdf_bl_d2[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_bl_d2[3]_i_2 
       (.I0(\cdf_tl_d2[3]_i_4_n_0 ),
        .I1(ram_reg_14),
        .I2(mapping_br_tile_idx_d1[1]),
        .I3(ram_reg_15),
        .I4(mapping_br_tile_idx_d1[0]),
        .I5(ram_reg_16),
        .O(\cdf_bl_d2[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_bl_d2[4]_i_2 
       (.I0(\cdf_tl_d2[4]_i_4_n_0 ),
        .I1(ram_reg_11),
        .I2(mapping_br_tile_idx_d1[1]),
        .I3(ram_reg_12),
        .I4(mapping_br_tile_idx_d1[0]),
        .I5(ram_reg_13),
        .O(\cdf_bl_d2[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_bl_d2[5]_i_2 
       (.I0(\cdf_tl_d2[5]_i_4_n_0 ),
        .I1(ram_reg_8),
        .I2(mapping_br_tile_idx_d1[1]),
        .I3(ram_reg_9),
        .I4(mapping_br_tile_idx_d1[0]),
        .I5(ram_reg_10),
        .O(\cdf_bl_d2[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_bl_d2[6]_i_2 
       (.I0(\cdf_tl_d2[6]_i_4_n_0 ),
        .I1(ram_reg_5),
        .I2(mapping_br_tile_idx_d1[1]),
        .I3(ram_reg_6),
        .I4(mapping_br_tile_idx_d1[0]),
        .I5(ram_reg_7),
        .O(\cdf_bl_d2[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_bl_d2[7]_i_2 
       (.I0(\cdf_tl_d2[7]_i_4_n_0 ),
        .I1(ram_reg_2),
        .I2(mapping_br_tile_idx_d1[1]),
        .I3(ram_reg_3),
        .I4(mapping_br_tile_idx_d1[0]),
        .I5(ram_reg_4),
        .O(\cdf_bl_d2[7]_i_2_n_0 ));
  MUXF7 \cdf_bl_d2_reg[0]_i_1 
       (.I0(\cdf_bl_d2[0]_i_2_n_0 ),
        .I1(\mapping_br_tile_idx_d1_reg[3]_6 ),
        .O(\cdf_bl_d2_reg[7] [0]),
        .S(ping_pong_flag_reg_rep));
  MUXF7 \cdf_bl_d2_reg[1]_i_1 
       (.I0(\cdf_bl_d2[1]_i_2_n_0 ),
        .I1(\mapping_br_tile_idx_d1_reg[3]_5 ),
        .O(\cdf_bl_d2_reg[7] [1]),
        .S(ping_pong_flag_reg_rep));
  MUXF7 \cdf_bl_d2_reg[2]_i_1 
       (.I0(\cdf_bl_d2[2]_i_2_n_0 ),
        .I1(\mapping_br_tile_idx_d1_reg[3]_4 ),
        .O(\cdf_bl_d2_reg[7] [2]),
        .S(ping_pong_flag_reg_rep));
  MUXF7 \cdf_bl_d2_reg[3]_i_1 
       (.I0(\cdf_bl_d2[3]_i_2_n_0 ),
        .I1(\mapping_br_tile_idx_d1_reg[3]_3 ),
        .O(\cdf_bl_d2_reg[7] [3]),
        .S(ping_pong_flag_reg_rep));
  MUXF7 \cdf_bl_d2_reg[4]_i_1 
       (.I0(\cdf_bl_d2[4]_i_2_n_0 ),
        .I1(\mapping_br_tile_idx_d1_reg[3]_2 ),
        .O(\cdf_bl_d2_reg[7] [4]),
        .S(ping_pong_flag_reg_rep));
  MUXF7 \cdf_bl_d2_reg[5]_i_1 
       (.I0(\cdf_bl_d2[5]_i_2_n_0 ),
        .I1(\mapping_br_tile_idx_d1_reg[3]_1 ),
        .O(\cdf_bl_d2_reg[7] [5]),
        .S(ping_pong_flag_reg_rep));
  MUXF7 \cdf_bl_d2_reg[6]_i_1 
       (.I0(\cdf_bl_d2[6]_i_2_n_0 ),
        .I1(\mapping_br_tile_idx_d1_reg[3]_0 ),
        .O(\cdf_bl_d2_reg[7] [6]),
        .S(ping_pong_flag_reg_rep));
  MUXF7 \cdf_bl_d2_reg[7]_i_1 
       (.I0(\cdf_bl_d2[7]_i_2_n_0 ),
        .I1(\mapping_br_tile_idx_d1_reg[3] ),
        .O(\cdf_bl_d2_reg[7] [7]),
        .S(ping_pong_flag_reg_rep));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_br_d2[0]_i_2 
       (.I0(\cdf_tr_d2[0]_i_4_n_0 ),
        .I1(ram_reg_47),
        .I2(mapping_br_tile_idx_d1[1]),
        .I3(ram_reg_48),
        .I4(mapping_br_tile_idx_d1[0]),
        .I5(ram_reg_49),
        .O(\cdf_br_d2[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_br_d2[1]_i_2 
       (.I0(\cdf_tr_d2[1]_i_4_n_0 ),
        .I1(ram_reg_44),
        .I2(mapping_br_tile_idx_d1[1]),
        .I3(ram_reg_45),
        .I4(mapping_br_tile_idx_d1[0]),
        .I5(ram_reg_46),
        .O(\cdf_br_d2[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_br_d2[2]_i_2 
       (.I0(\cdf_tr_d2[2]_i_4_n_0 ),
        .I1(ram_reg_41),
        .I2(mapping_br_tile_idx_d1[1]),
        .I3(ram_reg_42),
        .I4(mapping_br_tile_idx_d1[0]),
        .I5(ram_reg_43),
        .O(\cdf_br_d2[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_br_d2[3]_i_2 
       (.I0(\cdf_tr_d2[3]_i_4_n_0 ),
        .I1(ram_reg_38),
        .I2(mapping_br_tile_idx_d1[1]),
        .I3(ram_reg_39),
        .I4(mapping_br_tile_idx_d1[0]),
        .I5(ram_reg_40),
        .O(\cdf_br_d2[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_br_d2[4]_i_2 
       (.I0(\cdf_tr_d2[4]_i_4_n_0 ),
        .I1(ram_reg_35),
        .I2(mapping_br_tile_idx_d1[1]),
        .I3(ram_reg_36),
        .I4(mapping_br_tile_idx_d1[0]),
        .I5(ram_reg_37),
        .O(\cdf_br_d2[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_br_d2[5]_i_2 
       (.I0(\cdf_tr_d2[5]_i_4_n_0 ),
        .I1(ram_reg_32),
        .I2(mapping_br_tile_idx_d1[1]),
        .I3(ram_reg_33),
        .I4(mapping_br_tile_idx_d1[0]),
        .I5(ram_reg_34),
        .O(\cdf_br_d2[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_br_d2[6]_i_2 
       (.I0(\cdf_tr_d2[6]_i_4_n_0 ),
        .I1(ram_reg_29),
        .I2(mapping_br_tile_idx_d1[1]),
        .I3(ram_reg_30),
        .I4(mapping_br_tile_idx_d1[0]),
        .I5(ram_reg_31),
        .O(\cdf_br_d2[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_br_d2[7]_i_2 
       (.I0(\cdf_tr_d2[7]_i_4_n_0 ),
        .I1(ram_reg_26),
        .I2(mapping_br_tile_idx_d1[1]),
        .I3(ram_reg_27),
        .I4(mapping_br_tile_idx_d1[0]),
        .I5(ram_reg_28),
        .O(\cdf_br_d2[7]_i_2_n_0 ));
  MUXF7 \cdf_br_d2_reg[0]_i_1 
       (.I0(\cdf_br_d2[0]_i_2_n_0 ),
        .I1(\mapping_br_tile_idx_d1_reg[3]_14 ),
        .O(\cdf_br_d2_reg[7] [0]),
        .S(ping_pong_flag_reg_rep));
  MUXF7 \cdf_br_d2_reg[1]_i_1 
       (.I0(\cdf_br_d2[1]_i_2_n_0 ),
        .I1(\mapping_br_tile_idx_d1_reg[3]_13 ),
        .O(\cdf_br_d2_reg[7] [1]),
        .S(ping_pong_flag_reg_rep));
  MUXF7 \cdf_br_d2_reg[2]_i_1 
       (.I0(\cdf_br_d2[2]_i_2_n_0 ),
        .I1(\mapping_br_tile_idx_d1_reg[3]_12 ),
        .O(\cdf_br_d2_reg[7] [2]),
        .S(ping_pong_flag_reg_rep));
  MUXF7 \cdf_br_d2_reg[3]_i_1 
       (.I0(\cdf_br_d2[3]_i_2_n_0 ),
        .I1(\mapping_br_tile_idx_d1_reg[3]_11 ),
        .O(\cdf_br_d2_reg[7] [3]),
        .S(ping_pong_flag_reg_rep));
  MUXF7 \cdf_br_d2_reg[4]_i_1 
       (.I0(\cdf_br_d2[4]_i_2_n_0 ),
        .I1(\mapping_br_tile_idx_d1_reg[3]_10 ),
        .O(\cdf_br_d2_reg[7] [4]),
        .S(ping_pong_flag_reg_rep));
  MUXF7 \cdf_br_d2_reg[5]_i_1 
       (.I0(\cdf_br_d2[5]_i_2_n_0 ),
        .I1(\mapping_br_tile_idx_d1_reg[3]_9 ),
        .O(\cdf_br_d2_reg[7] [5]),
        .S(ping_pong_flag_reg_rep));
  MUXF7 \cdf_br_d2_reg[6]_i_1 
       (.I0(\cdf_br_d2[6]_i_2_n_0 ),
        .I1(\mapping_br_tile_idx_d1_reg[3]_8 ),
        .O(\cdf_br_d2_reg[7] [6]),
        .S(ping_pong_flag_reg_rep));
  MUXF7 \cdf_br_d2_reg[7]_i_1 
       (.I0(\cdf_br_d2[7]_i_2_n_0 ),
        .I1(\mapping_br_tile_idx_d1_reg[3]_7 ),
        .O(\cdf_br_d2_reg[7] [7]),
        .S(ping_pong_flag_reg_rep));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[0]_i_2 
       (.I0(\cdf_tl_d2[0]_i_4_n_0 ),
        .I1(ram_reg_23),
        .I2(mapping_tl_tile_idx_d1[3]),
        .I3(ram_reg_24),
        .I4(mapping_tl_tile_idx_d1[2]),
        .I5(ram_reg_25),
        .O(\cdf_tl_d2[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[0]_i_4 
       (.I0(\ram_b_dout_b[15]__0 [0]),
        .I1(DOBDO[0]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_0[0]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_1[0]),
        .O(\cdf_tl_d2[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[1]_i_2 
       (.I0(\cdf_tl_d2[1]_i_4_n_0 ),
        .I1(ram_reg_20),
        .I2(mapping_tl_tile_idx_d1[3]),
        .I3(ram_reg_21),
        .I4(mapping_tl_tile_idx_d1[2]),
        .I5(ram_reg_22),
        .O(\cdf_tl_d2[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[1]_i_4 
       (.I0(\ram_b_dout_b[15]__0 [1]),
        .I1(DOBDO[1]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_0[1]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_1[1]),
        .O(\cdf_tl_d2[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[2]_i_2 
       (.I0(\cdf_tl_d2[2]_i_4_n_0 ),
        .I1(ram_reg_17),
        .I2(mapping_tl_tile_idx_d1[3]),
        .I3(ram_reg_18),
        .I4(mapping_tl_tile_idx_d1[2]),
        .I5(ram_reg_19),
        .O(\cdf_tl_d2[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[2]_i_4 
       (.I0(\ram_b_dout_b[15]__0 [2]),
        .I1(DOBDO[2]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_0[2]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_1[2]),
        .O(\cdf_tl_d2[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[3]_i_2 
       (.I0(\cdf_tl_d2[3]_i_4_n_0 ),
        .I1(ram_reg_14),
        .I2(mapping_tl_tile_idx_d1[3]),
        .I3(ram_reg_15),
        .I4(mapping_tl_tile_idx_d1[2]),
        .I5(ram_reg_16),
        .O(\cdf_tl_d2[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[3]_i_4 
       (.I0(\ram_b_dout_b[15]__0 [3]),
        .I1(DOBDO[3]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_0[3]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_1[3]),
        .O(\cdf_tl_d2[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[4]_i_2 
       (.I0(\cdf_tl_d2[4]_i_4_n_0 ),
        .I1(ram_reg_11),
        .I2(mapping_tl_tile_idx_d1[3]),
        .I3(ram_reg_12),
        .I4(mapping_tl_tile_idx_d1[2]),
        .I5(ram_reg_13),
        .O(\cdf_tl_d2[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[4]_i_4 
       (.I0(\ram_b_dout_b[15]__0 [4]),
        .I1(DOBDO[4]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_0[4]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_1[4]),
        .O(\cdf_tl_d2[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[5]_i_2 
       (.I0(\cdf_tl_d2[5]_i_4_n_0 ),
        .I1(ram_reg_8),
        .I2(mapping_tl_tile_idx_d1[3]),
        .I3(ram_reg_9),
        .I4(mapping_tl_tile_idx_d1[2]),
        .I5(ram_reg_10),
        .O(\cdf_tl_d2[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[5]_i_4 
       (.I0(\ram_b_dout_b[15]__0 [5]),
        .I1(DOBDO[5]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_0[5]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_1[5]),
        .O(\cdf_tl_d2[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[6]_i_2 
       (.I0(\cdf_tl_d2[6]_i_4_n_0 ),
        .I1(ram_reg_5),
        .I2(mapping_tl_tile_idx_d1[3]),
        .I3(ram_reg_6),
        .I4(mapping_tl_tile_idx_d1[2]),
        .I5(ram_reg_7),
        .O(\cdf_tl_d2[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[6]_i_4 
       (.I0(\ram_b_dout_b[15]__0 [6]),
        .I1(DOBDO[6]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_0[6]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_1[6]),
        .O(\cdf_tl_d2[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[7]_i_2 
       (.I0(\cdf_tl_d2[7]_i_4_n_0 ),
        .I1(ram_reg_2),
        .I2(mapping_tl_tile_idx_d1[3]),
        .I3(ram_reg_3),
        .I4(mapping_tl_tile_idx_d1[2]),
        .I5(ram_reg_4),
        .O(\cdf_tl_d2[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[7]_i_4 
       (.I0(\ram_b_dout_b[15]__0 [7]),
        .I1(DOBDO[7]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_0[7]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_1[7]),
        .O(\cdf_tl_d2[7]_i_4_n_0 ));
  MUXF7 \cdf_tl_d2_reg[0]_i_1 
       (.I0(\cdf_tl_d2[0]_i_2_n_0 ),
        .I1(\mapping_tl_tile_idx_d1_reg[3]_6 ),
        .O(D[0]),
        .S(ping_pong_flag_reg_rep));
  MUXF7 \cdf_tl_d2_reg[1]_i_1 
       (.I0(\cdf_tl_d2[1]_i_2_n_0 ),
        .I1(\mapping_tl_tile_idx_d1_reg[3]_5 ),
        .O(D[1]),
        .S(ping_pong_flag_reg_rep));
  MUXF7 \cdf_tl_d2_reg[2]_i_1 
       (.I0(\cdf_tl_d2[2]_i_2_n_0 ),
        .I1(\mapping_tl_tile_idx_d1_reg[3]_4 ),
        .O(D[2]),
        .S(ping_pong_flag_reg_rep));
  MUXF7 \cdf_tl_d2_reg[3]_i_1 
       (.I0(\cdf_tl_d2[3]_i_2_n_0 ),
        .I1(\mapping_tl_tile_idx_d1_reg[3]_3 ),
        .O(D[3]),
        .S(ping_pong_flag_reg_rep));
  MUXF7 \cdf_tl_d2_reg[4]_i_1 
       (.I0(\cdf_tl_d2[4]_i_2_n_0 ),
        .I1(\mapping_tl_tile_idx_d1_reg[3]_2 ),
        .O(D[4]),
        .S(ping_pong_flag_reg_rep));
  MUXF7 \cdf_tl_d2_reg[5]_i_1 
       (.I0(\cdf_tl_d2[5]_i_2_n_0 ),
        .I1(\mapping_tl_tile_idx_d1_reg[3]_1 ),
        .O(D[5]),
        .S(ping_pong_flag_reg_rep));
  MUXF7 \cdf_tl_d2_reg[6]_i_1 
       (.I0(\cdf_tl_d2[6]_i_2_n_0 ),
        .I1(\mapping_tl_tile_idx_d1_reg[3]_0 ),
        .O(D[6]),
        .S(ping_pong_flag_reg_rep));
  MUXF7 \cdf_tl_d2_reg[7]_i_1 
       (.I0(\cdf_tl_d2[7]_i_2_n_0 ),
        .I1(\mapping_tl_tile_idx_d1_reg[3] ),
        .O(D[7]),
        .S(ping_pong_flag_reg_rep));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[0]_i_2 
       (.I0(\cdf_tr_d2[0]_i_4_n_0 ),
        .I1(ram_reg_47),
        .I2(mapping_tl_tile_idx_d1[3]),
        .I3(ram_reg_48),
        .I4(mapping_tl_tile_idx_d1[2]),
        .I5(ram_reg_49),
        .O(\cdf_tr_d2[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[0]_i_4 
       (.I0(\ram_b_dout_b[15]__0 [0]),
        .I1(DOBDO[0]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_0[0]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_1[0]),
        .O(\cdf_tr_d2[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[1]_i_2 
       (.I0(\cdf_tr_d2[1]_i_4_n_0 ),
        .I1(ram_reg_44),
        .I2(mapping_tl_tile_idx_d1[3]),
        .I3(ram_reg_45),
        .I4(mapping_tl_tile_idx_d1[2]),
        .I5(ram_reg_46),
        .O(\cdf_tr_d2[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[1]_i_4 
       (.I0(\ram_b_dout_b[15]__0 [1]),
        .I1(DOBDO[1]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_0[1]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_1[1]),
        .O(\cdf_tr_d2[1]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[2]_i_2 
       (.I0(\cdf_tr_d2[2]_i_4_n_0 ),
        .I1(ram_reg_41),
        .I2(mapping_tl_tile_idx_d1[3]),
        .I3(ram_reg_42),
        .I4(mapping_tl_tile_idx_d1[2]),
        .I5(ram_reg_43),
        .O(\cdf_tr_d2[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[2]_i_4 
       (.I0(\ram_b_dout_b[15]__0 [2]),
        .I1(DOBDO[2]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_0[2]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_1[2]),
        .O(\cdf_tr_d2[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[3]_i_2 
       (.I0(\cdf_tr_d2[3]_i_4_n_0 ),
        .I1(ram_reg_38),
        .I2(mapping_tl_tile_idx_d1[3]),
        .I3(ram_reg_39),
        .I4(mapping_tl_tile_idx_d1[2]),
        .I5(ram_reg_40),
        .O(\cdf_tr_d2[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[3]_i_4 
       (.I0(\ram_b_dout_b[15]__0 [3]),
        .I1(DOBDO[3]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_0[3]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_1[3]),
        .O(\cdf_tr_d2[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[4]_i_2 
       (.I0(\cdf_tr_d2[4]_i_4_n_0 ),
        .I1(ram_reg_35),
        .I2(mapping_tl_tile_idx_d1[3]),
        .I3(ram_reg_36),
        .I4(mapping_tl_tile_idx_d1[2]),
        .I5(ram_reg_37),
        .O(\cdf_tr_d2[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[4]_i_4 
       (.I0(\ram_b_dout_b[15]__0 [4]),
        .I1(DOBDO[4]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_0[4]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_1[4]),
        .O(\cdf_tr_d2[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[5]_i_2 
       (.I0(\cdf_tr_d2[5]_i_4_n_0 ),
        .I1(ram_reg_32),
        .I2(mapping_tl_tile_idx_d1[3]),
        .I3(ram_reg_33),
        .I4(mapping_tl_tile_idx_d1[2]),
        .I5(ram_reg_34),
        .O(\cdf_tr_d2[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[5]_i_4 
       (.I0(\ram_b_dout_b[15]__0 [5]),
        .I1(DOBDO[5]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_0[5]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_1[5]),
        .O(\cdf_tr_d2[5]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[6]_i_2 
       (.I0(\cdf_tr_d2[6]_i_4_n_0 ),
        .I1(ram_reg_29),
        .I2(mapping_tl_tile_idx_d1[3]),
        .I3(ram_reg_30),
        .I4(mapping_tl_tile_idx_d1[2]),
        .I5(ram_reg_31),
        .O(\cdf_tr_d2[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[6]_i_4 
       (.I0(\ram_b_dout_b[15]__0 [6]),
        .I1(DOBDO[6]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_0[6]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_1[6]),
        .O(\cdf_tr_d2[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[7]_i_2 
       (.I0(\cdf_tr_d2[7]_i_4_n_0 ),
        .I1(ram_reg_26),
        .I2(mapping_tl_tile_idx_d1[3]),
        .I3(ram_reg_27),
        .I4(mapping_tl_tile_idx_d1[2]),
        .I5(ram_reg_28),
        .O(\cdf_tr_d2[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[7]_i_4 
       (.I0(\ram_b_dout_b[15]__0 [7]),
        .I1(DOBDO[7]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_0[7]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_1[7]),
        .O(\cdf_tr_d2[7]_i_4_n_0 ));
  MUXF7 \cdf_tr_d2_reg[0]_i_1 
       (.I0(\cdf_tr_d2[0]_i_2_n_0 ),
        .I1(\mapping_tl_tile_idx_d1_reg[3]_14 ),
        .O(\cdf_tr_d2_reg[7] [0]),
        .S(ping_pong_flag_reg_rep));
  MUXF7 \cdf_tr_d2_reg[1]_i_1 
       (.I0(\cdf_tr_d2[1]_i_2_n_0 ),
        .I1(\mapping_tl_tile_idx_d1_reg[3]_13 ),
        .O(\cdf_tr_d2_reg[7] [1]),
        .S(ping_pong_flag_reg_rep));
  MUXF7 \cdf_tr_d2_reg[2]_i_1 
       (.I0(\cdf_tr_d2[2]_i_2_n_0 ),
        .I1(\mapping_tl_tile_idx_d1_reg[3]_12 ),
        .O(\cdf_tr_d2_reg[7] [2]),
        .S(ping_pong_flag_reg_rep));
  MUXF7 \cdf_tr_d2_reg[3]_i_1 
       (.I0(\cdf_tr_d2[3]_i_2_n_0 ),
        .I1(\mapping_tl_tile_idx_d1_reg[3]_11 ),
        .O(\cdf_tr_d2_reg[7] [3]),
        .S(ping_pong_flag_reg_rep));
  MUXF7 \cdf_tr_d2_reg[4]_i_1 
       (.I0(\cdf_tr_d2[4]_i_2_n_0 ),
        .I1(\mapping_tl_tile_idx_d1_reg[3]_10 ),
        .O(\cdf_tr_d2_reg[7] [4]),
        .S(ping_pong_flag_reg_rep));
  MUXF7 \cdf_tr_d2_reg[5]_i_1 
       (.I0(\cdf_tr_d2[5]_i_2_n_0 ),
        .I1(\mapping_tl_tile_idx_d1_reg[3]_9 ),
        .O(\cdf_tr_d2_reg[7] [5]),
        .S(ping_pong_flag_reg_rep));
  MUXF7 \cdf_tr_d2_reg[6]_i_1 
       (.I0(\cdf_tr_d2[6]_i_2_n_0 ),
        .I1(\mapping_tl_tile_idx_d1_reg[3]_8 ),
        .O(\cdf_tr_d2_reg[7] [6]),
        .S(ping_pong_flag_reg_rep));
  MUXF7 \cdf_tr_d2_reg[7]_i_1 
       (.I0(\cdf_tr_d2[7]_i_2_n_0 ),
        .I1(\mapping_tl_tile_idx_d1_reg[3]_7 ),
        .O(\cdf_tr_d2_reg[7] [7]),
        .S(ping_pong_flag_reg_rep));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[0]_i_8 
       (.I0(\ram_b_dout_b[15]__0 [0]),
        .I1(DOBDO[0]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_0[0]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_1[0]),
        .O(\hist_buf_dina_r_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[10]_i_8 
       (.I0(\ram_b_dout_b[15]__0 [10]),
        .I1(DOBDO[10]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_0[10]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_1[10]),
        .O(\hist_buf_dina_r_reg[10] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[11]_i_8 
       (.I0(\ram_b_dout_b[15]__0 [11]),
        .I1(DOBDO[11]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_0[11]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_1[11]),
        .O(\hist_buf_dina_r_reg[11] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[12]_i_8 
       (.I0(\ram_b_dout_b[15]__0 [12]),
        .I1(DOBDO[12]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_0[12]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_1[12]),
        .O(\hist_buf_dina_r_reg[12] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[13]_i_8 
       (.I0(\ram_b_dout_b[15]__0 [13]),
        .I1(DOBDO[13]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_0[13]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_1[13]),
        .O(\hist_buf_dina_r_reg[13] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[14]_i_8 
       (.I0(\ram_b_dout_b[15]__0 [14]),
        .I1(DOBDO[14]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_0[14]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_1[14]),
        .O(\hist_buf_dina_r_reg[14] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[15]_i_10 
       (.I0(\ram_b_dout_b[15]__0 [15]),
        .I1(DOBDO[15]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_0[15]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_1[15]),
        .O(\hist_buf_dina_r_reg[15] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[1]_i_8 
       (.I0(\ram_b_dout_b[15]__0 [1]),
        .I1(DOBDO[1]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_0[1]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_1[1]),
        .O(\hist_buf_dina_r_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[2]_i_8 
       (.I0(\ram_b_dout_b[15]__0 [2]),
        .I1(DOBDO[2]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_0[2]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_1[2]),
        .O(\hist_buf_dina_r_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[3]_i_8 
       (.I0(\ram_b_dout_b[15]__0 [3]),
        .I1(DOBDO[3]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_0[3]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_1[3]),
        .O(\hist_buf_dina_r_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[4]_i_8 
       (.I0(\ram_b_dout_b[15]__0 [4]),
        .I1(DOBDO[4]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_0[4]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_1[4]),
        .O(\hist_buf_dina_r_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[5]_i_8 
       (.I0(\ram_b_dout_b[15]__0 [5]),
        .I1(DOBDO[5]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_0[5]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_1[5]),
        .O(\hist_buf_dina_r_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[6]_i_8 
       (.I0(\ram_b_dout_b[15]__0 [6]),
        .I1(DOBDO[6]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_0[6]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_1[6]),
        .O(\hist_buf_dina_r_reg[6] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[7]_i_8 
       (.I0(\ram_b_dout_b[15]__0 [7]),
        .I1(DOBDO[7]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_0[7]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_1[7]),
        .O(\hist_buf_dina_r_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[8]_i_8 
       (.I0(\ram_b_dout_b[15]__0 [8]),
        .I1(DOBDO[8]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_0[8]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_1[8]),
        .O(\hist_buf_dina_r_reg[8] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[9]_i_8 
       (.I0(\ram_b_dout_b[15]__0 [9]),
        .I1(DOBDO[9]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_0[9]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_1[9]),
        .O(\hist_buf_dina_r_reg[9] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,\ram_b_addr_a[15]_0 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\pixel_s1_reg[7] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pclk_IBUF_BUFG),
        .CLKBWRCLK(pclk_IBUF_BUFG),
        .DIADI(DIADI),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(\ram_b_dout_b[15]__0 ),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\ram_b_we_a[15]_29 ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_2
       (.I0(Q[7]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[7]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [7]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[15]_0 [7]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_3
       (.I0(Q[6]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[6]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [6]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[15]_0 [6]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_4
       (.I0(Q[5]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[5]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [5]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[15]_0 [5]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_5
       (.I0(Q[4]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[4]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [4]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[15]_0 [4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_6
       (.I0(Q[3]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[3]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [3]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[15]_0 [3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_7
       (.I0(Q[2]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[2]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [2]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[15]_0 [2]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_8
       (.I0(Q[1]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[1]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [1]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[15]_0 [1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_9
       (.I0(Q[0]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[0]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [0]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[15]_0 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[11]_i_33 
       (.I0(\ram_b_dout_b[15]__0 [11]),
        .I1(DOBDO[11]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_0[11]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_1[11]),
        .O(\ram_wr_data_s3_reg[11] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[11]_i_41 
       (.I0(\ram_b_dout_b[15]__0 [10]),
        .I1(DOBDO[10]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_0[10]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_1[10]),
        .O(\ram_wr_data_s3_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[11]_i_49 
       (.I0(\ram_b_dout_b[15]__0 [9]),
        .I1(DOBDO[9]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_0[9]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_1[9]),
        .O(\ram_wr_data_s3_reg[11]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[11]_i_57 
       (.I0(\ram_b_dout_b[15]__0 [8]),
        .I1(DOBDO[8]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_0[8]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_1[8]),
        .O(\ram_wr_data_s3_reg[11]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[15]_i_33 
       (.I0(\ram_b_dout_b[15]__0 [15]),
        .I1(DOBDO[15]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_0[15]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_1[15]),
        .O(\ram_wr_data_s3_reg[15] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[15]_i_41 
       (.I0(\ram_b_dout_b[15]__0 [14]),
        .I1(DOBDO[14]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_0[14]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_1[14]),
        .O(\ram_wr_data_s3_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[15]_i_49 
       (.I0(\ram_b_dout_b[15]__0 [13]),
        .I1(DOBDO[13]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_0[13]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_1[13]),
        .O(\ram_wr_data_s3_reg[15]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[15]_i_57 
       (.I0(\ram_b_dout_b[15]__0 [12]),
        .I1(DOBDO[12]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_0[12]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_1[12]),
        .O(\ram_wr_data_s3_reg[15]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[3]_i_33 
       (.I0(\ram_b_dout_b[15]__0 [3]),
        .I1(DOBDO[3]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_0[3]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_1[3]),
        .O(\ram_wr_data_s3_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[3]_i_41 
       (.I0(\ram_b_dout_b[15]__0 [2]),
        .I1(DOBDO[2]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_0[2]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_1[2]),
        .O(\ram_wr_data_s3_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[3]_i_53 
       (.I0(\ram_b_dout_b[15]__0 [1]),
        .I1(DOBDO[1]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_0[1]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_1[1]),
        .O(\ram_wr_data_s3_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[3]_i_61 
       (.I0(\ram_b_dout_b[15]__0 [0]),
        .I1(DOBDO[0]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_0[0]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_1[0]),
        .O(\ram_wr_data_s3_reg[3]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[7]_i_33 
       (.I0(\ram_b_dout_b[15]__0 [7]),
        .I1(DOBDO[7]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_0[7]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_1[7]),
        .O(\ram_wr_data_s3_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[7]_i_41 
       (.I0(\ram_b_dout_b[15]__0 [6]),
        .I1(DOBDO[6]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_0[6]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_1[6]),
        .O(\ram_wr_data_s3_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[7]_i_49 
       (.I0(\ram_b_dout_b[15]__0 [5]),
        .I1(DOBDO[5]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_0[5]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_1[5]),
        .O(\ram_wr_data_s3_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[7]_i_57 
       (.I0(\ram_b_dout_b[15]__0 [4]),
        .I1(DOBDO[4]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_0[4]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_1[4]),
        .O(\ram_wr_data_s3_reg[7]_2 ));
endmodule

(* ORIG_REF_NAME = "clahe_simple_dual_ram_model" *) 
module clahe_simple_dual_ram_model_22
   (DOBDO,
    pclk_IBUF_BUFG,
    \ram_b_we_a[1]_15 ,
    \pixel_s1_reg[7] ,
    \ram_wr_data_s3_reg[15] ,
    Q,
    clear_busy_reg,
    cdf_addr,
    cdf_wr_en_reg,
    \pixel_s3_reg[7] ,
    \tile_s3_reg[1] );
  output [15:0]DOBDO;
  input pclk_IBUF_BUFG;
  input \ram_b_we_a[1]_15 ;
  input [7:0]\pixel_s1_reg[7] ;
  input [15:0]\ram_wr_data_s3_reg[15] ;
  input [7:0]Q;
  input clear_busy_reg;
  input [7:0]cdf_addr;
  input cdf_wr_en_reg;
  input [7:0]\pixel_s3_reg[7] ;
  input \tile_s3_reg[1] ;

  wire [15:0]DOBDO;
  wire [7:0]Q;
  wire [7:0]cdf_addr;
  wire cdf_wr_en_reg;
  wire clear_busy_reg;
  wire pclk_IBUF_BUFG;
  wire [7:0]\pixel_s1_reg[7] ;
  wire [7:0]\pixel_s3_reg[7] ;
  wire [7:0]\ram_b_addr_a[1]_14 ;
  wire \ram_b_we_a[1]_15 ;
  wire [15:0]\ram_wr_data_s3_reg[15] ;
  wire \tile_s3_reg[1] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,\ram_b_addr_a[1]_14 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\pixel_s1_reg[7] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pclk_IBUF_BUFG),
        .CLKBWRCLK(pclk_IBUF_BUFG),
        .DIADI(\ram_wr_data_s3_reg[15] ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\ram_b_we_a[1]_15 ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_2__13
       (.I0(Q[7]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[7]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [7]),
        .I5(\tile_s3_reg[1] ),
        .O(\ram_b_addr_a[1]_14 [7]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_3__13
       (.I0(Q[6]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[6]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [6]),
        .I5(\tile_s3_reg[1] ),
        .O(\ram_b_addr_a[1]_14 [6]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_4__13
       (.I0(Q[5]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[5]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [5]),
        .I5(\tile_s3_reg[1] ),
        .O(\ram_b_addr_a[1]_14 [5]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_5__13
       (.I0(Q[4]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[4]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [4]),
        .I5(\tile_s3_reg[1] ),
        .O(\ram_b_addr_a[1]_14 [4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_6__13
       (.I0(Q[3]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[3]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [3]),
        .I5(\tile_s3_reg[1] ),
        .O(\ram_b_addr_a[1]_14 [3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_7__13
       (.I0(Q[2]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[2]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [2]),
        .I5(\tile_s3_reg[1] ),
        .O(\ram_b_addr_a[1]_14 [2]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_8__13
       (.I0(Q[1]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[1]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [1]),
        .I5(\tile_s3_reg[1] ),
        .O(\ram_b_addr_a[1]_14 [1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_9__13
       (.I0(Q[0]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[0]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [0]),
        .I5(\tile_s3_reg[1] ),
        .O(\ram_b_addr_a[1]_14 [0]));
endmodule

(* ORIG_REF_NAME = "clahe_simple_dual_ram_model" *) 
module clahe_simple_dual_ram_model_23
   (DOBDO,
    pclk_IBUF_BUFG,
    \ram_b_we_a[2]_16 ,
    \pixel_s1_reg[7] ,
    \ram_wr_data_s3_reg[15] ,
    Q,
    clear_busy_reg,
    cdf_addr,
    cdf_wr_en_reg,
    \pixel_s3_reg[7] ,
    \tile_s3_reg[0] );
  output [15:0]DOBDO;
  input pclk_IBUF_BUFG;
  input \ram_b_we_a[2]_16 ;
  input [7:0]\pixel_s1_reg[7] ;
  input [15:0]\ram_wr_data_s3_reg[15] ;
  input [7:0]Q;
  input clear_busy_reg;
  input [7:0]cdf_addr;
  input cdf_wr_en_reg;
  input [7:0]\pixel_s3_reg[7] ;
  input \tile_s3_reg[0] ;

  wire [15:0]DOBDO;
  wire [7:0]Q;
  wire [7:0]cdf_addr;
  wire cdf_wr_en_reg;
  wire clear_busy_reg;
  wire pclk_IBUF_BUFG;
  wire [7:0]\pixel_s1_reg[7] ;
  wire [7:0]\pixel_s3_reg[7] ;
  wire [7:0]\ram_b_addr_a[2]_13 ;
  wire \ram_b_we_a[2]_16 ;
  wire [15:0]\ram_wr_data_s3_reg[15] ;
  wire \tile_s3_reg[0] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,\ram_b_addr_a[2]_13 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\pixel_s1_reg[7] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pclk_IBUF_BUFG),
        .CLKBWRCLK(pclk_IBUF_BUFG),
        .DIADI(\ram_wr_data_s3_reg[15] ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\ram_b_we_a[2]_16 ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_2__12
       (.I0(Q[7]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[7]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [7]),
        .I5(\tile_s3_reg[0] ),
        .O(\ram_b_addr_a[2]_13 [7]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_3__12
       (.I0(Q[6]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[6]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [6]),
        .I5(\tile_s3_reg[0] ),
        .O(\ram_b_addr_a[2]_13 [6]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_4__12
       (.I0(Q[5]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[5]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [5]),
        .I5(\tile_s3_reg[0] ),
        .O(\ram_b_addr_a[2]_13 [5]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_5__12
       (.I0(Q[4]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[4]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [4]),
        .I5(\tile_s3_reg[0] ),
        .O(\ram_b_addr_a[2]_13 [4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_6__12
       (.I0(Q[3]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[3]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [3]),
        .I5(\tile_s3_reg[0] ),
        .O(\ram_b_addr_a[2]_13 [3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_7__12
       (.I0(Q[2]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[2]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [2]),
        .I5(\tile_s3_reg[0] ),
        .O(\ram_b_addr_a[2]_13 [2]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_8__12
       (.I0(Q[1]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[1]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [1]),
        .I5(\tile_s3_reg[0] ),
        .O(\ram_b_addr_a[2]_13 [1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_9__12
       (.I0(Q[0]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[0]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [0]),
        .I5(\tile_s3_reg[0] ),
        .O(\ram_b_addr_a[2]_13 [0]));
endmodule

(* ORIG_REF_NAME = "clahe_simple_dual_ram_model" *) 
module clahe_simple_dual_ram_model_24
   (\ram_wr_data_s3_reg[15] ,
    \ram_wr_data_s3_reg[15]_0 ,
    \ram_wr_data_s3_reg[15]_1 ,
    \ram_wr_data_s3_reg[15]_2 ,
    \ram_wr_data_s3_reg[11] ,
    \ram_wr_data_s3_reg[11]_0 ,
    \ram_wr_data_s3_reg[11]_1 ,
    \ram_wr_data_s3_reg[11]_2 ,
    \ram_wr_data_s3_reg[7] ,
    \ram_wr_data_s3_reg[7]_0 ,
    \ram_wr_data_s3_reg[7]_1 ,
    \ram_wr_data_s3_reg[7]_2 ,
    \ram_wr_data_s3_reg[3] ,
    \ram_wr_data_s3_reg[3]_0 ,
    \ram_wr_data_s3_reg[3]_1 ,
    \ram_wr_data_s3_reg[3]_2 ,
    \hist_buf_dina_r_reg[15] ,
    \hist_buf_dina_r_reg[14] ,
    \hist_buf_dina_r_reg[13] ,
    \hist_buf_dina_r_reg[12] ,
    \hist_buf_dina_r_reg[11] ,
    \hist_buf_dina_r_reg[10] ,
    \hist_buf_dina_r_reg[9] ,
    \hist_buf_dina_r_reg[8] ,
    \hist_buf_dina_r_reg[7] ,
    \hist_buf_dina_r_reg[6] ,
    \hist_buf_dina_r_reg[5] ,
    \hist_buf_dina_r_reg[4] ,
    \hist_buf_dina_r_reg[3] ,
    \hist_buf_dina_r_reg[2] ,
    \hist_buf_dina_r_reg[1] ,
    \hist_buf_dina_r_reg[0] ,
    \cdf_bl_d2_reg[7] ,
    \cdf_bl_d2_reg[6] ,
    \cdf_bl_d2_reg[5] ,
    \cdf_bl_d2_reg[4] ,
    \cdf_bl_d2_reg[3] ,
    \cdf_bl_d2_reg[2] ,
    \cdf_bl_d2_reg[1] ,
    \cdf_bl_d2_reg[0] ,
    \cdf_br_d2_reg[7] ,
    \cdf_br_d2_reg[6] ,
    \cdf_br_d2_reg[5] ,
    \cdf_br_d2_reg[4] ,
    \cdf_br_d2_reg[3] ,
    \cdf_br_d2_reg[2] ,
    \cdf_br_d2_reg[1] ,
    \cdf_br_d2_reg[0] ,
    pclk_IBUF_BUFG,
    \ram_b_we_a[3]_17 ,
    \pixel_s1_reg[7] ,
    \ram_wr_data_s3_reg[15]_3 ,
    Q,
    clear_busy_reg,
    cdf_addr,
    cdf_wr_en_reg,
    \pixel_s3_reg[7] ,
    \tile_s3_reg[0] ,
    \tile_s1_reg[3] ,
    \tile_s1_reg[2] ,
    ram_reg_0,
    DOBDO,
    ram_reg_1,
    ram_reg_2,
    \tile_s1_reg[2]_0 ,
    ram_reg_3,
    \tile_s1_reg[2]_1 ,
    ram_reg_4,
    \tile_s1_reg[2]_2 ,
    ram_reg_5,
    \tile_s1_reg[2]_3 ,
    ram_reg_6,
    \tile_s1_reg[2]_4 ,
    ram_reg_7,
    \tile_s1_reg[2]_5 ,
    ram_reg_8,
    \tile_s1_reg[2]_6 ,
    ram_reg_9,
    \tile_s1_reg[2]_7 ,
    ram_reg_10,
    \tile_s1_reg[2]_8 ,
    ram_reg_11,
    \tile_s1_reg[2]_9 ,
    ram_reg_12,
    \tile_s1_reg[2]_10 ,
    ram_reg_13,
    \tile_s1_reg[2]_11 ,
    ram_reg_14,
    \tile_s1_reg[2]_12 ,
    ram_reg_15,
    \tile_s1_reg[2]_13 ,
    ram_reg_16,
    \tile_s1_reg[2]_14 ,
    ram_reg_17,
    cdf_tile_idx,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ram_reg_24,
    ram_reg_25,
    ram_reg_26,
    ram_reg_27,
    ram_reg_28,
    ram_reg_29,
    ram_reg_30,
    ram_reg_31,
    ram_reg_32,
    ram_reg_33,
    mapping_tl_tile_idx_d1,
    mapping_tr_tile_idx_d1);
  output \ram_wr_data_s3_reg[15] ;
  output \ram_wr_data_s3_reg[15]_0 ;
  output \ram_wr_data_s3_reg[15]_1 ;
  output \ram_wr_data_s3_reg[15]_2 ;
  output \ram_wr_data_s3_reg[11] ;
  output \ram_wr_data_s3_reg[11]_0 ;
  output \ram_wr_data_s3_reg[11]_1 ;
  output \ram_wr_data_s3_reg[11]_2 ;
  output \ram_wr_data_s3_reg[7] ;
  output \ram_wr_data_s3_reg[7]_0 ;
  output \ram_wr_data_s3_reg[7]_1 ;
  output \ram_wr_data_s3_reg[7]_2 ;
  output \ram_wr_data_s3_reg[3] ;
  output \ram_wr_data_s3_reg[3]_0 ;
  output \ram_wr_data_s3_reg[3]_1 ;
  output \ram_wr_data_s3_reg[3]_2 ;
  output \hist_buf_dina_r_reg[15] ;
  output \hist_buf_dina_r_reg[14] ;
  output \hist_buf_dina_r_reg[13] ;
  output \hist_buf_dina_r_reg[12] ;
  output \hist_buf_dina_r_reg[11] ;
  output \hist_buf_dina_r_reg[10] ;
  output \hist_buf_dina_r_reg[9] ;
  output \hist_buf_dina_r_reg[8] ;
  output \hist_buf_dina_r_reg[7] ;
  output \hist_buf_dina_r_reg[6] ;
  output \hist_buf_dina_r_reg[5] ;
  output \hist_buf_dina_r_reg[4] ;
  output \hist_buf_dina_r_reg[3] ;
  output \hist_buf_dina_r_reg[2] ;
  output \hist_buf_dina_r_reg[1] ;
  output \hist_buf_dina_r_reg[0] ;
  output \cdf_bl_d2_reg[7] ;
  output \cdf_bl_d2_reg[6] ;
  output \cdf_bl_d2_reg[5] ;
  output \cdf_bl_d2_reg[4] ;
  output \cdf_bl_d2_reg[3] ;
  output \cdf_bl_d2_reg[2] ;
  output \cdf_bl_d2_reg[1] ;
  output \cdf_bl_d2_reg[0] ;
  output \cdf_br_d2_reg[7] ;
  output \cdf_br_d2_reg[6] ;
  output \cdf_br_d2_reg[5] ;
  output \cdf_br_d2_reg[4] ;
  output \cdf_br_d2_reg[3] ;
  output \cdf_br_d2_reg[2] ;
  output \cdf_br_d2_reg[1] ;
  output \cdf_br_d2_reg[0] ;
  input pclk_IBUF_BUFG;
  input \ram_b_we_a[3]_17 ;
  input [7:0]\pixel_s1_reg[7] ;
  input [15:0]\ram_wr_data_s3_reg[15]_3 ;
  input [7:0]Q;
  input clear_busy_reg;
  input [7:0]cdf_addr;
  input cdf_wr_en_reg;
  input [7:0]\pixel_s3_reg[7] ;
  input \tile_s3_reg[0] ;
  input [3:0]\tile_s1_reg[3] ;
  input \tile_s1_reg[2] ;
  input ram_reg_0;
  input [15:0]DOBDO;
  input [15:0]ram_reg_1;
  input [15:0]ram_reg_2;
  input \tile_s1_reg[2]_0 ;
  input ram_reg_3;
  input \tile_s1_reg[2]_1 ;
  input ram_reg_4;
  input \tile_s1_reg[2]_2 ;
  input ram_reg_5;
  input \tile_s1_reg[2]_3 ;
  input ram_reg_6;
  input \tile_s1_reg[2]_4 ;
  input ram_reg_7;
  input \tile_s1_reg[2]_5 ;
  input ram_reg_8;
  input \tile_s1_reg[2]_6 ;
  input ram_reg_9;
  input \tile_s1_reg[2]_7 ;
  input ram_reg_10;
  input \tile_s1_reg[2]_8 ;
  input ram_reg_11;
  input \tile_s1_reg[2]_9 ;
  input ram_reg_12;
  input \tile_s1_reg[2]_10 ;
  input ram_reg_13;
  input \tile_s1_reg[2]_11 ;
  input ram_reg_14;
  input \tile_s1_reg[2]_12 ;
  input ram_reg_15;
  input \tile_s1_reg[2]_13 ;
  input ram_reg_16;
  input \tile_s1_reg[2]_14 ;
  input ram_reg_17;
  input [2:0]cdf_tile_idx;
  input ram_reg_18;
  input ram_reg_19;
  input ram_reg_20;
  input ram_reg_21;
  input ram_reg_22;
  input ram_reg_23;
  input ram_reg_24;
  input ram_reg_25;
  input ram_reg_26;
  input ram_reg_27;
  input ram_reg_28;
  input ram_reg_29;
  input ram_reg_30;
  input ram_reg_31;
  input ram_reg_32;
  input ram_reg_33;
  input [1:0]mapping_tl_tile_idx_d1;
  input [1:0]mapping_tr_tile_idx_d1;

  wire [15:0]DOBDO;
  wire [7:0]Q;
  wire [7:0]cdf_addr;
  wire \cdf_bl_d2_reg[0] ;
  wire \cdf_bl_d2_reg[1] ;
  wire \cdf_bl_d2_reg[2] ;
  wire \cdf_bl_d2_reg[3] ;
  wire \cdf_bl_d2_reg[4] ;
  wire \cdf_bl_d2_reg[5] ;
  wire \cdf_bl_d2_reg[6] ;
  wire \cdf_bl_d2_reg[7] ;
  wire \cdf_br_d2_reg[0] ;
  wire \cdf_br_d2_reg[1] ;
  wire \cdf_br_d2_reg[2] ;
  wire \cdf_br_d2_reg[3] ;
  wire \cdf_br_d2_reg[4] ;
  wire \cdf_br_d2_reg[5] ;
  wire \cdf_br_d2_reg[6] ;
  wire \cdf_br_d2_reg[7] ;
  wire [2:0]cdf_tile_idx;
  wire cdf_wr_en_reg;
  wire clear_busy_reg;
  wire \hist_buf_dina_r[0]_i_9_n_0 ;
  wire \hist_buf_dina_r[10]_i_9_n_0 ;
  wire \hist_buf_dina_r[11]_i_9_n_0 ;
  wire \hist_buf_dina_r[12]_i_9_n_0 ;
  wire \hist_buf_dina_r[13]_i_9_n_0 ;
  wire \hist_buf_dina_r[14]_i_9_n_0 ;
  wire \hist_buf_dina_r[15]_i_11_n_0 ;
  wire \hist_buf_dina_r[1]_i_9_n_0 ;
  wire \hist_buf_dina_r[2]_i_9_n_0 ;
  wire \hist_buf_dina_r[3]_i_9_n_0 ;
  wire \hist_buf_dina_r[4]_i_9_n_0 ;
  wire \hist_buf_dina_r[5]_i_9_n_0 ;
  wire \hist_buf_dina_r[6]_i_9_n_0 ;
  wire \hist_buf_dina_r[7]_i_9_n_0 ;
  wire \hist_buf_dina_r[8]_i_9_n_0 ;
  wire \hist_buf_dina_r[9]_i_9_n_0 ;
  wire \hist_buf_dina_r_reg[0] ;
  wire \hist_buf_dina_r_reg[10] ;
  wire \hist_buf_dina_r_reg[11] ;
  wire \hist_buf_dina_r_reg[12] ;
  wire \hist_buf_dina_r_reg[13] ;
  wire \hist_buf_dina_r_reg[14] ;
  wire \hist_buf_dina_r_reg[15] ;
  wire \hist_buf_dina_r_reg[1] ;
  wire \hist_buf_dina_r_reg[2] ;
  wire \hist_buf_dina_r_reg[3] ;
  wire \hist_buf_dina_r_reg[4] ;
  wire \hist_buf_dina_r_reg[5] ;
  wire \hist_buf_dina_r_reg[6] ;
  wire \hist_buf_dina_r_reg[7] ;
  wire \hist_buf_dina_r_reg[8] ;
  wire \hist_buf_dina_r_reg[9] ;
  wire [1:0]mapping_tl_tile_idx_d1;
  wire [1:0]mapping_tr_tile_idx_d1;
  wire pclk_IBUF_BUFG;
  wire [7:0]\pixel_s1_reg[7] ;
  wire [7:0]\pixel_s3_reg[7] ;
  wire [7:0]\ram_b_addr_a[3]_12 ;
  wire [15:0]\ram_b_dout_b[3]__0 ;
  wire \ram_b_we_a[3]_17 ;
  wire ram_reg_0;
  wire [15:0]ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire [15:0]ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_24;
  wire ram_reg_25;
  wire ram_reg_26;
  wire ram_reg_27;
  wire ram_reg_28;
  wire ram_reg_29;
  wire ram_reg_3;
  wire ram_reg_30;
  wire ram_reg_31;
  wire ram_reg_32;
  wire ram_reg_33;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire \ram_wr_data_s3[11]_i_30_n_0 ;
  wire \ram_wr_data_s3[11]_i_38_n_0 ;
  wire \ram_wr_data_s3[11]_i_46_n_0 ;
  wire \ram_wr_data_s3[11]_i_54_n_0 ;
  wire \ram_wr_data_s3[15]_i_30_n_0 ;
  wire \ram_wr_data_s3[15]_i_38_n_0 ;
  wire \ram_wr_data_s3[15]_i_46_n_0 ;
  wire \ram_wr_data_s3[15]_i_54_n_0 ;
  wire \ram_wr_data_s3[3]_i_30_n_0 ;
  wire \ram_wr_data_s3[3]_i_38_n_0 ;
  wire \ram_wr_data_s3[3]_i_50_n_0 ;
  wire \ram_wr_data_s3[3]_i_58_n_0 ;
  wire \ram_wr_data_s3[7]_i_30_n_0 ;
  wire \ram_wr_data_s3[7]_i_38_n_0 ;
  wire \ram_wr_data_s3[7]_i_46_n_0 ;
  wire \ram_wr_data_s3[7]_i_54_n_0 ;
  wire \ram_wr_data_s3_reg[11] ;
  wire \ram_wr_data_s3_reg[11]_0 ;
  wire \ram_wr_data_s3_reg[11]_1 ;
  wire \ram_wr_data_s3_reg[11]_2 ;
  wire \ram_wr_data_s3_reg[11]_i_14_n_0 ;
  wire \ram_wr_data_s3_reg[11]_i_18_n_0 ;
  wire \ram_wr_data_s3_reg[11]_i_22_n_0 ;
  wire \ram_wr_data_s3_reg[11]_i_26_n_0 ;
  wire \ram_wr_data_s3_reg[15] ;
  wire \ram_wr_data_s3_reg[15]_0 ;
  wire \ram_wr_data_s3_reg[15]_1 ;
  wire \ram_wr_data_s3_reg[15]_2 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_3 ;
  wire \ram_wr_data_s3_reg[15]_i_14_n_0 ;
  wire \ram_wr_data_s3_reg[15]_i_18_n_0 ;
  wire \ram_wr_data_s3_reg[15]_i_22_n_0 ;
  wire \ram_wr_data_s3_reg[15]_i_26_n_0 ;
  wire \ram_wr_data_s3_reg[3] ;
  wire \ram_wr_data_s3_reg[3]_0 ;
  wire \ram_wr_data_s3_reg[3]_1 ;
  wire \ram_wr_data_s3_reg[3]_2 ;
  wire \ram_wr_data_s3_reg[3]_i_14_n_0 ;
  wire \ram_wr_data_s3_reg[3]_i_18_n_0 ;
  wire \ram_wr_data_s3_reg[3]_i_24_n_0 ;
  wire \ram_wr_data_s3_reg[3]_i_28_n_0 ;
  wire \ram_wr_data_s3_reg[7] ;
  wire \ram_wr_data_s3_reg[7]_0 ;
  wire \ram_wr_data_s3_reg[7]_1 ;
  wire \ram_wr_data_s3_reg[7]_2 ;
  wire \ram_wr_data_s3_reg[7]_i_14_n_0 ;
  wire \ram_wr_data_s3_reg[7]_i_18_n_0 ;
  wire \ram_wr_data_s3_reg[7]_i_22_n_0 ;
  wire \ram_wr_data_s3_reg[7]_i_26_n_0 ;
  wire \tile_s1_reg[2] ;
  wire \tile_s1_reg[2]_0 ;
  wire \tile_s1_reg[2]_1 ;
  wire \tile_s1_reg[2]_10 ;
  wire \tile_s1_reg[2]_11 ;
  wire \tile_s1_reg[2]_12 ;
  wire \tile_s1_reg[2]_13 ;
  wire \tile_s1_reg[2]_14 ;
  wire \tile_s1_reg[2]_2 ;
  wire \tile_s1_reg[2]_3 ;
  wire \tile_s1_reg[2]_4 ;
  wire \tile_s1_reg[2]_5 ;
  wire \tile_s1_reg[2]_6 ;
  wire \tile_s1_reg[2]_7 ;
  wire \tile_s1_reg[2]_8 ;
  wire \tile_s1_reg[2]_9 ;
  wire [3:0]\tile_s1_reg[3] ;
  wire \tile_s3_reg[0] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[0]_i_7 
       (.I0(\ram_b_dout_b[3]__0 [0]),
        .I1(DOBDO[0]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_1[0]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_2[0]),
        .O(\cdf_bl_d2_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[1]_i_7 
       (.I0(\ram_b_dout_b[3]__0 [1]),
        .I1(DOBDO[1]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_1[1]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_2[1]),
        .O(\cdf_bl_d2_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[2]_i_7 
       (.I0(\ram_b_dout_b[3]__0 [2]),
        .I1(DOBDO[2]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_1[2]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_2[2]),
        .O(\cdf_bl_d2_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[3]_i_7 
       (.I0(\ram_b_dout_b[3]__0 [3]),
        .I1(DOBDO[3]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_1[3]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_2[3]),
        .O(\cdf_bl_d2_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[4]_i_7 
       (.I0(\ram_b_dout_b[3]__0 [4]),
        .I1(DOBDO[4]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_1[4]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_2[4]),
        .O(\cdf_bl_d2_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[5]_i_7 
       (.I0(\ram_b_dout_b[3]__0 [5]),
        .I1(DOBDO[5]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_1[5]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_2[5]),
        .O(\cdf_bl_d2_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[6]_i_7 
       (.I0(\ram_b_dout_b[3]__0 [6]),
        .I1(DOBDO[6]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_1[6]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_2[6]),
        .O(\cdf_bl_d2_reg[6] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[7]_i_7 
       (.I0(\ram_b_dout_b[3]__0 [7]),
        .I1(DOBDO[7]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_1[7]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_2[7]),
        .O(\cdf_bl_d2_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[0]_i_7 
       (.I0(\ram_b_dout_b[3]__0 [0]),
        .I1(DOBDO[0]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_1[0]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_2[0]),
        .O(\cdf_br_d2_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[1]_i_7 
       (.I0(\ram_b_dout_b[3]__0 [1]),
        .I1(DOBDO[1]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_1[1]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_2[1]),
        .O(\cdf_br_d2_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[2]_i_7 
       (.I0(\ram_b_dout_b[3]__0 [2]),
        .I1(DOBDO[2]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_1[2]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_2[2]),
        .O(\cdf_br_d2_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[3]_i_7 
       (.I0(\ram_b_dout_b[3]__0 [3]),
        .I1(DOBDO[3]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_1[3]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_2[3]),
        .O(\cdf_br_d2_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[4]_i_7 
       (.I0(\ram_b_dout_b[3]__0 [4]),
        .I1(DOBDO[4]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_1[4]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_2[4]),
        .O(\cdf_br_d2_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[5]_i_7 
       (.I0(\ram_b_dout_b[3]__0 [5]),
        .I1(DOBDO[5]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_1[5]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_2[5]),
        .O(\cdf_br_d2_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[6]_i_7 
       (.I0(\ram_b_dout_b[3]__0 [6]),
        .I1(DOBDO[6]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_1[6]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_2[6]),
        .O(\cdf_br_d2_reg[6] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[7]_i_7 
       (.I0(\ram_b_dout_b[3]__0 [7]),
        .I1(DOBDO[7]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_1[7]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_2[7]),
        .O(\cdf_br_d2_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[0]_i_9 
       (.I0(\ram_b_dout_b[3]__0 [0]),
        .I1(DOBDO[0]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[0]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[0]),
        .O(\hist_buf_dina_r[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[10]_i_9 
       (.I0(\ram_b_dout_b[3]__0 [10]),
        .I1(DOBDO[10]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[10]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[10]),
        .O(\hist_buf_dina_r[10]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[11]_i_9 
       (.I0(\ram_b_dout_b[3]__0 [11]),
        .I1(DOBDO[11]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[11]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[11]),
        .O(\hist_buf_dina_r[11]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[12]_i_9 
       (.I0(\ram_b_dout_b[3]__0 [12]),
        .I1(DOBDO[12]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[12]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[12]),
        .O(\hist_buf_dina_r[12]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[13]_i_9 
       (.I0(\ram_b_dout_b[3]__0 [13]),
        .I1(DOBDO[13]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[13]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[13]),
        .O(\hist_buf_dina_r[13]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[14]_i_9 
       (.I0(\ram_b_dout_b[3]__0 [14]),
        .I1(DOBDO[14]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[14]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[14]),
        .O(\hist_buf_dina_r[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[15]_i_11 
       (.I0(\ram_b_dout_b[3]__0 [15]),
        .I1(DOBDO[15]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[15]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[15]),
        .O(\hist_buf_dina_r[15]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[1]_i_9 
       (.I0(\ram_b_dout_b[3]__0 [1]),
        .I1(DOBDO[1]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[1]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[1]),
        .O(\hist_buf_dina_r[1]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[2]_i_9 
       (.I0(\ram_b_dout_b[3]__0 [2]),
        .I1(DOBDO[2]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[2]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[2]),
        .O(\hist_buf_dina_r[2]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[3]_i_9 
       (.I0(\ram_b_dout_b[3]__0 [3]),
        .I1(DOBDO[3]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[3]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[3]),
        .O(\hist_buf_dina_r[3]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[4]_i_9 
       (.I0(\ram_b_dout_b[3]__0 [4]),
        .I1(DOBDO[4]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[4]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[4]),
        .O(\hist_buf_dina_r[4]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[5]_i_9 
       (.I0(\ram_b_dout_b[3]__0 [5]),
        .I1(DOBDO[5]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[5]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[5]),
        .O(\hist_buf_dina_r[5]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[6]_i_9 
       (.I0(\ram_b_dout_b[3]__0 [6]),
        .I1(DOBDO[6]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[6]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[6]),
        .O(\hist_buf_dina_r[6]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[7]_i_9 
       (.I0(\ram_b_dout_b[3]__0 [7]),
        .I1(DOBDO[7]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[7]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[7]),
        .O(\hist_buf_dina_r[7]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[8]_i_9 
       (.I0(\ram_b_dout_b[3]__0 [8]),
        .I1(DOBDO[8]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[8]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[8]),
        .O(\hist_buf_dina_r[8]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[9]_i_9 
       (.I0(\ram_b_dout_b[3]__0 [9]),
        .I1(DOBDO[9]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[9]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[9]),
        .O(\hist_buf_dina_r[9]_i_9_n_0 ));
  MUXF7 \hist_buf_dina_r_reg[0]_i_4 
       (.I0(\hist_buf_dina_r[0]_i_9_n_0 ),
        .I1(ram_reg_33),
        .O(\hist_buf_dina_r_reg[0] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[10]_i_4 
       (.I0(\hist_buf_dina_r[10]_i_9_n_0 ),
        .I1(ram_reg_23),
        .O(\hist_buf_dina_r_reg[10] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[11]_i_4 
       (.I0(\hist_buf_dina_r[11]_i_9_n_0 ),
        .I1(ram_reg_22),
        .O(\hist_buf_dina_r_reg[11] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[12]_i_4 
       (.I0(\hist_buf_dina_r[12]_i_9_n_0 ),
        .I1(ram_reg_21),
        .O(\hist_buf_dina_r_reg[12] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[13]_i_4 
       (.I0(\hist_buf_dina_r[13]_i_9_n_0 ),
        .I1(ram_reg_20),
        .O(\hist_buf_dina_r_reg[13] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[14]_i_4 
       (.I0(\hist_buf_dina_r[14]_i_9_n_0 ),
        .I1(ram_reg_19),
        .O(\hist_buf_dina_r_reg[14] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[15]_i_5 
       (.I0(\hist_buf_dina_r[15]_i_11_n_0 ),
        .I1(ram_reg_18),
        .O(\hist_buf_dina_r_reg[15] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[1]_i_4 
       (.I0(\hist_buf_dina_r[1]_i_9_n_0 ),
        .I1(ram_reg_32),
        .O(\hist_buf_dina_r_reg[1] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[2]_i_4 
       (.I0(\hist_buf_dina_r[2]_i_9_n_0 ),
        .I1(ram_reg_31),
        .O(\hist_buf_dina_r_reg[2] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[3]_i_4 
       (.I0(\hist_buf_dina_r[3]_i_9_n_0 ),
        .I1(ram_reg_30),
        .O(\hist_buf_dina_r_reg[3] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[4]_i_4 
       (.I0(\hist_buf_dina_r[4]_i_9_n_0 ),
        .I1(ram_reg_29),
        .O(\hist_buf_dina_r_reg[4] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[5]_i_4 
       (.I0(\hist_buf_dina_r[5]_i_9_n_0 ),
        .I1(ram_reg_28),
        .O(\hist_buf_dina_r_reg[5] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[6]_i_4 
       (.I0(\hist_buf_dina_r[6]_i_9_n_0 ),
        .I1(ram_reg_27),
        .O(\hist_buf_dina_r_reg[6] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[7]_i_4 
       (.I0(\hist_buf_dina_r[7]_i_9_n_0 ),
        .I1(ram_reg_26),
        .O(\hist_buf_dina_r_reg[7] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[8]_i_4 
       (.I0(\hist_buf_dina_r[8]_i_9_n_0 ),
        .I1(ram_reg_25),
        .O(\hist_buf_dina_r_reg[8] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[9]_i_4 
       (.I0(\hist_buf_dina_r[9]_i_9_n_0 ),
        .I1(ram_reg_24),
        .O(\hist_buf_dina_r_reg[9] ),
        .S(cdf_tile_idx[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,\ram_b_addr_a[3]_12 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\pixel_s1_reg[7] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pclk_IBUF_BUFG),
        .CLKBWRCLK(pclk_IBUF_BUFG),
        .DIADI(\ram_wr_data_s3_reg[15]_3 ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(\ram_b_dout_b[3]__0 ),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\ram_b_we_a[3]_17 ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_2__11
       (.I0(Q[7]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[7]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [7]),
        .I5(\tile_s3_reg[0] ),
        .O(\ram_b_addr_a[3]_12 [7]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_3__11
       (.I0(Q[6]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[6]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [6]),
        .I5(\tile_s3_reg[0] ),
        .O(\ram_b_addr_a[3]_12 [6]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_4__11
       (.I0(Q[5]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[5]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [5]),
        .I5(\tile_s3_reg[0] ),
        .O(\ram_b_addr_a[3]_12 [5]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_5__11
       (.I0(Q[4]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[4]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [4]),
        .I5(\tile_s3_reg[0] ),
        .O(\ram_b_addr_a[3]_12 [4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_6__11
       (.I0(Q[3]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[3]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [3]),
        .I5(\tile_s3_reg[0] ),
        .O(\ram_b_addr_a[3]_12 [3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_7__11
       (.I0(Q[2]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[2]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [2]),
        .I5(\tile_s3_reg[0] ),
        .O(\ram_b_addr_a[3]_12 [2]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_8__11
       (.I0(Q[1]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[1]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [1]),
        .I5(\tile_s3_reg[0] ),
        .O(\ram_b_addr_a[3]_12 [1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_9__11
       (.I0(Q[0]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[0]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [0]),
        .I5(\tile_s3_reg[0] ),
        .O(\ram_b_addr_a[3]_12 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[11]_i_30 
       (.I0(\ram_b_dout_b[3]__0 [11]),
        .I1(DOBDO[11]),
        .I2(\tile_s1_reg[3] [1]),
        .I3(ram_reg_1[11]),
        .I4(\tile_s1_reg[3] [0]),
        .I5(ram_reg_2[11]),
        .O(\ram_wr_data_s3[11]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[11]_i_38 
       (.I0(\ram_b_dout_b[3]__0 [10]),
        .I1(DOBDO[10]),
        .I2(\tile_s1_reg[3] [1]),
        .I3(ram_reg_1[10]),
        .I4(\tile_s1_reg[3] [0]),
        .I5(ram_reg_2[10]),
        .O(\ram_wr_data_s3[11]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[11]_i_46 
       (.I0(\ram_b_dout_b[3]__0 [9]),
        .I1(DOBDO[9]),
        .I2(\tile_s1_reg[3] [1]),
        .I3(ram_reg_1[9]),
        .I4(\tile_s1_reg[3] [0]),
        .I5(ram_reg_2[9]),
        .O(\ram_wr_data_s3[11]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[11]_i_54 
       (.I0(\ram_b_dout_b[3]__0 [8]),
        .I1(DOBDO[8]),
        .I2(\tile_s1_reg[3] [1]),
        .I3(ram_reg_1[8]),
        .I4(\tile_s1_reg[3] [0]),
        .I5(ram_reg_2[8]),
        .O(\ram_wr_data_s3[11]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[15]_i_30 
       (.I0(\ram_b_dout_b[3]__0 [15]),
        .I1(DOBDO[15]),
        .I2(\tile_s1_reg[3] [1]),
        .I3(ram_reg_1[15]),
        .I4(\tile_s1_reg[3] [0]),
        .I5(ram_reg_2[15]),
        .O(\ram_wr_data_s3[15]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[15]_i_38 
       (.I0(\ram_b_dout_b[3]__0 [14]),
        .I1(DOBDO[14]),
        .I2(\tile_s1_reg[3] [1]),
        .I3(ram_reg_1[14]),
        .I4(\tile_s1_reg[3] [0]),
        .I5(ram_reg_2[14]),
        .O(\ram_wr_data_s3[15]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[15]_i_46 
       (.I0(\ram_b_dout_b[3]__0 [13]),
        .I1(DOBDO[13]),
        .I2(\tile_s1_reg[3] [1]),
        .I3(ram_reg_1[13]),
        .I4(\tile_s1_reg[3] [0]),
        .I5(ram_reg_2[13]),
        .O(\ram_wr_data_s3[15]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[15]_i_54 
       (.I0(\ram_b_dout_b[3]__0 [12]),
        .I1(DOBDO[12]),
        .I2(\tile_s1_reg[3] [1]),
        .I3(ram_reg_1[12]),
        .I4(\tile_s1_reg[3] [0]),
        .I5(ram_reg_2[12]),
        .O(\ram_wr_data_s3[15]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[3]_i_30 
       (.I0(\ram_b_dout_b[3]__0 [3]),
        .I1(DOBDO[3]),
        .I2(\tile_s1_reg[3] [1]),
        .I3(ram_reg_1[3]),
        .I4(\tile_s1_reg[3] [0]),
        .I5(ram_reg_2[3]),
        .O(\ram_wr_data_s3[3]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[3]_i_38 
       (.I0(\ram_b_dout_b[3]__0 [2]),
        .I1(DOBDO[2]),
        .I2(\tile_s1_reg[3] [1]),
        .I3(ram_reg_1[2]),
        .I4(\tile_s1_reg[3] [0]),
        .I5(ram_reg_2[2]),
        .O(\ram_wr_data_s3[3]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[3]_i_50 
       (.I0(\ram_b_dout_b[3]__0 [1]),
        .I1(DOBDO[1]),
        .I2(\tile_s1_reg[3] [1]),
        .I3(ram_reg_1[1]),
        .I4(\tile_s1_reg[3] [0]),
        .I5(ram_reg_2[1]),
        .O(\ram_wr_data_s3[3]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[3]_i_58 
       (.I0(\ram_b_dout_b[3]__0 [0]),
        .I1(DOBDO[0]),
        .I2(\tile_s1_reg[3] [1]),
        .I3(ram_reg_1[0]),
        .I4(\tile_s1_reg[3] [0]),
        .I5(ram_reg_2[0]),
        .O(\ram_wr_data_s3[3]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[7]_i_30 
       (.I0(\ram_b_dout_b[3]__0 [7]),
        .I1(DOBDO[7]),
        .I2(\tile_s1_reg[3] [1]),
        .I3(ram_reg_1[7]),
        .I4(\tile_s1_reg[3] [0]),
        .I5(ram_reg_2[7]),
        .O(\ram_wr_data_s3[7]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[7]_i_38 
       (.I0(\ram_b_dout_b[3]__0 [6]),
        .I1(DOBDO[6]),
        .I2(\tile_s1_reg[3] [1]),
        .I3(ram_reg_1[6]),
        .I4(\tile_s1_reg[3] [0]),
        .I5(ram_reg_2[6]),
        .O(\ram_wr_data_s3[7]_i_38_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[7]_i_46 
       (.I0(\ram_b_dout_b[3]__0 [5]),
        .I1(DOBDO[5]),
        .I2(\tile_s1_reg[3] [1]),
        .I3(ram_reg_1[5]),
        .I4(\tile_s1_reg[3] [0]),
        .I5(ram_reg_2[5]),
        .O(\ram_wr_data_s3[7]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[7]_i_54 
       (.I0(\ram_b_dout_b[3]__0 [4]),
        .I1(DOBDO[4]),
        .I2(\tile_s1_reg[3] [1]),
        .I3(ram_reg_1[4]),
        .I4(\tile_s1_reg[3] [0]),
        .I5(ram_reg_2[4]),
        .O(\ram_wr_data_s3[7]_i_54_n_0 ));
  MUXF8 \ram_wr_data_s3_reg[11]_i_10 
       (.I0(\ram_wr_data_s3_reg[11]_i_22_n_0 ),
        .I1(\tile_s1_reg[2]_5 ),
        .O(\ram_wr_data_s3_reg[11]_1 ),
        .S(\tile_s1_reg[3] [3]));
  MUXF8 \ram_wr_data_s3_reg[11]_i_12 
       (.I0(\ram_wr_data_s3_reg[11]_i_26_n_0 ),
        .I1(\tile_s1_reg[2]_6 ),
        .O(\ram_wr_data_s3_reg[11]_2 ),
        .S(\tile_s1_reg[3] [3]));
  MUXF7 \ram_wr_data_s3_reg[11]_i_14 
       (.I0(\ram_wr_data_s3[11]_i_30_n_0 ),
        .I1(ram_reg_6),
        .O(\ram_wr_data_s3_reg[11]_i_14_n_0 ),
        .S(\tile_s1_reg[3] [2]));
  MUXF7 \ram_wr_data_s3_reg[11]_i_18 
       (.I0(\ram_wr_data_s3[11]_i_38_n_0 ),
        .I1(ram_reg_7),
        .O(\ram_wr_data_s3_reg[11]_i_18_n_0 ),
        .S(\tile_s1_reg[3] [2]));
  MUXF7 \ram_wr_data_s3_reg[11]_i_22 
       (.I0(\ram_wr_data_s3[11]_i_46_n_0 ),
        .I1(ram_reg_8),
        .O(\ram_wr_data_s3_reg[11]_i_22_n_0 ),
        .S(\tile_s1_reg[3] [2]));
  MUXF7 \ram_wr_data_s3_reg[11]_i_26 
       (.I0(\ram_wr_data_s3[11]_i_54_n_0 ),
        .I1(ram_reg_9),
        .O(\ram_wr_data_s3_reg[11]_i_26_n_0 ),
        .S(\tile_s1_reg[3] [2]));
  MUXF8 \ram_wr_data_s3_reg[11]_i_6 
       (.I0(\ram_wr_data_s3_reg[11]_i_14_n_0 ),
        .I1(\tile_s1_reg[2]_3 ),
        .O(\ram_wr_data_s3_reg[11] ),
        .S(\tile_s1_reg[3] [3]));
  MUXF8 \ram_wr_data_s3_reg[11]_i_8 
       (.I0(\ram_wr_data_s3_reg[11]_i_18_n_0 ),
        .I1(\tile_s1_reg[2]_4 ),
        .O(\ram_wr_data_s3_reg[11]_0 ),
        .S(\tile_s1_reg[3] [3]));
  MUXF8 \ram_wr_data_s3_reg[15]_i_10 
       (.I0(\ram_wr_data_s3_reg[15]_i_22_n_0 ),
        .I1(\tile_s1_reg[2]_1 ),
        .O(\ram_wr_data_s3_reg[15]_1 ),
        .S(\tile_s1_reg[3] [3]));
  MUXF8 \ram_wr_data_s3_reg[15]_i_12 
       (.I0(\ram_wr_data_s3_reg[15]_i_26_n_0 ),
        .I1(\tile_s1_reg[2]_2 ),
        .O(\ram_wr_data_s3_reg[15]_2 ),
        .S(\tile_s1_reg[3] [3]));
  MUXF7 \ram_wr_data_s3_reg[15]_i_14 
       (.I0(\ram_wr_data_s3[15]_i_30_n_0 ),
        .I1(ram_reg_0),
        .O(\ram_wr_data_s3_reg[15]_i_14_n_0 ),
        .S(\tile_s1_reg[3] [2]));
  MUXF7 \ram_wr_data_s3_reg[15]_i_18 
       (.I0(\ram_wr_data_s3[15]_i_38_n_0 ),
        .I1(ram_reg_3),
        .O(\ram_wr_data_s3_reg[15]_i_18_n_0 ),
        .S(\tile_s1_reg[3] [2]));
  MUXF7 \ram_wr_data_s3_reg[15]_i_22 
       (.I0(\ram_wr_data_s3[15]_i_46_n_0 ),
        .I1(ram_reg_4),
        .O(\ram_wr_data_s3_reg[15]_i_22_n_0 ),
        .S(\tile_s1_reg[3] [2]));
  MUXF7 \ram_wr_data_s3_reg[15]_i_26 
       (.I0(\ram_wr_data_s3[15]_i_54_n_0 ),
        .I1(ram_reg_5),
        .O(\ram_wr_data_s3_reg[15]_i_26_n_0 ),
        .S(\tile_s1_reg[3] [2]));
  MUXF8 \ram_wr_data_s3_reg[15]_i_6 
       (.I0(\ram_wr_data_s3_reg[15]_i_14_n_0 ),
        .I1(\tile_s1_reg[2] ),
        .O(\ram_wr_data_s3_reg[15] ),
        .S(\tile_s1_reg[3] [3]));
  MUXF8 \ram_wr_data_s3_reg[15]_i_8 
       (.I0(\ram_wr_data_s3_reg[15]_i_18_n_0 ),
        .I1(\tile_s1_reg[2]_0 ),
        .O(\ram_wr_data_s3_reg[15]_0 ),
        .S(\tile_s1_reg[3] [3]));
  MUXF8 \ram_wr_data_s3_reg[3]_i_11 
       (.I0(\ram_wr_data_s3_reg[3]_i_24_n_0 ),
        .I1(\tile_s1_reg[2]_13 ),
        .O(\ram_wr_data_s3_reg[3]_1 ),
        .S(\tile_s1_reg[3] [3]));
  MUXF8 \ram_wr_data_s3_reg[3]_i_13 
       (.I0(\ram_wr_data_s3_reg[3]_i_28_n_0 ),
        .I1(\tile_s1_reg[2]_14 ),
        .O(\ram_wr_data_s3_reg[3]_2 ),
        .S(\tile_s1_reg[3] [3]));
  MUXF7 \ram_wr_data_s3_reg[3]_i_14 
       (.I0(\ram_wr_data_s3[3]_i_30_n_0 ),
        .I1(ram_reg_14),
        .O(\ram_wr_data_s3_reg[3]_i_14_n_0 ),
        .S(\tile_s1_reg[3] [2]));
  MUXF7 \ram_wr_data_s3_reg[3]_i_18 
       (.I0(\ram_wr_data_s3[3]_i_38_n_0 ),
        .I1(ram_reg_15),
        .O(\ram_wr_data_s3_reg[3]_i_18_n_0 ),
        .S(\tile_s1_reg[3] [2]));
  MUXF7 \ram_wr_data_s3_reg[3]_i_24 
       (.I0(\ram_wr_data_s3[3]_i_50_n_0 ),
        .I1(ram_reg_16),
        .O(\ram_wr_data_s3_reg[3]_i_24_n_0 ),
        .S(\tile_s1_reg[3] [2]));
  MUXF7 \ram_wr_data_s3_reg[3]_i_28 
       (.I0(\ram_wr_data_s3[3]_i_58_n_0 ),
        .I1(ram_reg_17),
        .O(\ram_wr_data_s3_reg[3]_i_28_n_0 ),
        .S(\tile_s1_reg[3] [2]));
  MUXF8 \ram_wr_data_s3_reg[3]_i_6 
       (.I0(\ram_wr_data_s3_reg[3]_i_14_n_0 ),
        .I1(\tile_s1_reg[2]_11 ),
        .O(\ram_wr_data_s3_reg[3] ),
        .S(\tile_s1_reg[3] [3]));
  MUXF8 \ram_wr_data_s3_reg[3]_i_8 
       (.I0(\ram_wr_data_s3_reg[3]_i_18_n_0 ),
        .I1(\tile_s1_reg[2]_12 ),
        .O(\ram_wr_data_s3_reg[3]_0 ),
        .S(\tile_s1_reg[3] [3]));
  MUXF8 \ram_wr_data_s3_reg[7]_i_10 
       (.I0(\ram_wr_data_s3_reg[7]_i_22_n_0 ),
        .I1(\tile_s1_reg[2]_9 ),
        .O(\ram_wr_data_s3_reg[7]_1 ),
        .S(\tile_s1_reg[3] [3]));
  MUXF8 \ram_wr_data_s3_reg[7]_i_12 
       (.I0(\ram_wr_data_s3_reg[7]_i_26_n_0 ),
        .I1(\tile_s1_reg[2]_10 ),
        .O(\ram_wr_data_s3_reg[7]_2 ),
        .S(\tile_s1_reg[3] [3]));
  MUXF7 \ram_wr_data_s3_reg[7]_i_14 
       (.I0(\ram_wr_data_s3[7]_i_30_n_0 ),
        .I1(ram_reg_10),
        .O(\ram_wr_data_s3_reg[7]_i_14_n_0 ),
        .S(\tile_s1_reg[3] [2]));
  MUXF7 \ram_wr_data_s3_reg[7]_i_18 
       (.I0(\ram_wr_data_s3[7]_i_38_n_0 ),
        .I1(ram_reg_11),
        .O(\ram_wr_data_s3_reg[7]_i_18_n_0 ),
        .S(\tile_s1_reg[3] [2]));
  MUXF7 \ram_wr_data_s3_reg[7]_i_22 
       (.I0(\ram_wr_data_s3[7]_i_46_n_0 ),
        .I1(ram_reg_12),
        .O(\ram_wr_data_s3_reg[7]_i_22_n_0 ),
        .S(\tile_s1_reg[3] [2]));
  MUXF7 \ram_wr_data_s3_reg[7]_i_26 
       (.I0(\ram_wr_data_s3[7]_i_54_n_0 ),
        .I1(ram_reg_13),
        .O(\ram_wr_data_s3_reg[7]_i_26_n_0 ),
        .S(\tile_s1_reg[3] [2]));
  MUXF8 \ram_wr_data_s3_reg[7]_i_6 
       (.I0(\ram_wr_data_s3_reg[7]_i_14_n_0 ),
        .I1(\tile_s1_reg[2]_7 ),
        .O(\ram_wr_data_s3_reg[7] ),
        .S(\tile_s1_reg[3] [3]));
  MUXF8 \ram_wr_data_s3_reg[7]_i_8 
       (.I0(\ram_wr_data_s3_reg[7]_i_18_n_0 ),
        .I1(\tile_s1_reg[2]_8 ),
        .O(\ram_wr_data_s3_reg[7]_0 ),
        .S(\tile_s1_reg[3] [3]));
endmodule

(* ORIG_REF_NAME = "clahe_simple_dual_ram_model" *) 
module clahe_simple_dual_ram_model_25
   (DOBDO,
    pclk_IBUF_BUFG,
    \ram_b_we_a[4]_18 ,
    \pixel_s1_reg[7] ,
    \ram_wr_data_s3_reg[15] ,
    Q,
    clear_busy_reg,
    cdf_addr,
    cdf_wr_en_reg,
    \pixel_s3_reg[7] ,
    \tile_s3_reg[3] );
  output [15:0]DOBDO;
  input pclk_IBUF_BUFG;
  input \ram_b_we_a[4]_18 ;
  input [7:0]\pixel_s1_reg[7] ;
  input [15:0]\ram_wr_data_s3_reg[15] ;
  input [7:0]Q;
  input clear_busy_reg;
  input [7:0]cdf_addr;
  input cdf_wr_en_reg;
  input [7:0]\pixel_s3_reg[7] ;
  input \tile_s3_reg[3] ;

  wire [15:0]DOBDO;
  wire [7:0]Q;
  wire [7:0]cdf_addr;
  wire cdf_wr_en_reg;
  wire clear_busy_reg;
  wire pclk_IBUF_BUFG;
  wire [7:0]\pixel_s1_reg[7] ;
  wire [7:0]\pixel_s3_reg[7] ;
  wire [7:0]\ram_b_addr_a[4]_11 ;
  wire \ram_b_we_a[4]_18 ;
  wire [15:0]\ram_wr_data_s3_reg[15] ;
  wire \tile_s3_reg[3] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,\ram_b_addr_a[4]_11 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\pixel_s1_reg[7] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pclk_IBUF_BUFG),
        .CLKBWRCLK(pclk_IBUF_BUFG),
        .DIADI(\ram_wr_data_s3_reg[15] ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\ram_b_we_a[4]_18 ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_2__10
       (.I0(Q[7]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[7]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [7]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_b_addr_a[4]_11 [7]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_3__10
       (.I0(Q[6]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[6]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [6]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_b_addr_a[4]_11 [6]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_4__10
       (.I0(Q[5]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[5]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [5]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_b_addr_a[4]_11 [5]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_5__10
       (.I0(Q[4]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[4]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [4]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_b_addr_a[4]_11 [4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_6__10
       (.I0(Q[3]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[3]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [3]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_b_addr_a[4]_11 [3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_7__10
       (.I0(Q[2]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[2]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [2]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_b_addr_a[4]_11 [2]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_8__10
       (.I0(Q[1]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[1]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [1]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_b_addr_a[4]_11 [1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_9__10
       (.I0(Q[0]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[0]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [0]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_b_addr_a[4]_11 [0]));
endmodule

(* ORIG_REF_NAME = "clahe_simple_dual_ram_model" *) 
module clahe_simple_dual_ram_model_26
   (DOBDO,
    pclk_IBUF_BUFG,
    \ram_b_we_a[5]_19 ,
    \pixel_s1_reg[7] ,
    \ram_wr_data_s3_reg[15] ,
    Q,
    clear_busy_reg,
    cdf_addr,
    cdf_wr_en_reg,
    \pixel_s3_reg[7] ,
    \tile_s3_reg[3] );
  output [15:0]DOBDO;
  input pclk_IBUF_BUFG;
  input \ram_b_we_a[5]_19 ;
  input [7:0]\pixel_s1_reg[7] ;
  input [15:0]\ram_wr_data_s3_reg[15] ;
  input [7:0]Q;
  input clear_busy_reg;
  input [7:0]cdf_addr;
  input cdf_wr_en_reg;
  input [7:0]\pixel_s3_reg[7] ;
  input \tile_s3_reg[3] ;

  wire [15:0]DOBDO;
  wire [7:0]Q;
  wire [7:0]cdf_addr;
  wire cdf_wr_en_reg;
  wire clear_busy_reg;
  wire pclk_IBUF_BUFG;
  wire [7:0]\pixel_s1_reg[7] ;
  wire [7:0]\pixel_s3_reg[7] ;
  wire [7:0]\ram_b_addr_a[5]_10 ;
  wire \ram_b_we_a[5]_19 ;
  wire [15:0]\ram_wr_data_s3_reg[15] ;
  wire \tile_s3_reg[3] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,\ram_b_addr_a[5]_10 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\pixel_s1_reg[7] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pclk_IBUF_BUFG),
        .CLKBWRCLK(pclk_IBUF_BUFG),
        .DIADI(\ram_wr_data_s3_reg[15] ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\ram_b_we_a[5]_19 ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_2__9
       (.I0(Q[7]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[7]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [7]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_b_addr_a[5]_10 [7]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_3__9
       (.I0(Q[6]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[6]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [6]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_b_addr_a[5]_10 [6]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_4__9
       (.I0(Q[5]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[5]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [5]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_b_addr_a[5]_10 [5]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_5__9
       (.I0(Q[4]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[4]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [4]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_b_addr_a[5]_10 [4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_6__9
       (.I0(Q[3]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[3]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [3]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_b_addr_a[5]_10 [3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_7__9
       (.I0(Q[2]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[2]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [2]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_b_addr_a[5]_10 [2]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_8__9
       (.I0(Q[1]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[1]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [1]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_b_addr_a[5]_10 [1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_9__9
       (.I0(Q[0]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[0]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [0]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_b_addr_a[5]_10 [0]));
endmodule

(* ORIG_REF_NAME = "clahe_simple_dual_ram_model" *) 
module clahe_simple_dual_ram_model_27
   (DOBDO,
    pclk_IBUF_BUFG,
    \ram_b_we_a[6]_20 ,
    \pixel_s1_reg[7] ,
    \ram_wr_data_s3_reg[15] ,
    Q,
    clear_busy_reg,
    cdf_addr,
    cdf_wr_en_reg,
    \pixel_s3_reg[7] ,
    \tile_s3_reg[3] );
  output [15:0]DOBDO;
  input pclk_IBUF_BUFG;
  input \ram_b_we_a[6]_20 ;
  input [7:0]\pixel_s1_reg[7] ;
  input [15:0]\ram_wr_data_s3_reg[15] ;
  input [7:0]Q;
  input clear_busy_reg;
  input [7:0]cdf_addr;
  input cdf_wr_en_reg;
  input [7:0]\pixel_s3_reg[7] ;
  input \tile_s3_reg[3] ;

  wire [15:0]DOBDO;
  wire [7:0]Q;
  wire [7:0]cdf_addr;
  wire cdf_wr_en_reg;
  wire clear_busy_reg;
  wire pclk_IBUF_BUFG;
  wire [7:0]\pixel_s1_reg[7] ;
  wire [7:0]\pixel_s3_reg[7] ;
  wire [7:0]\ram_b_addr_a[6]_9 ;
  wire \ram_b_we_a[6]_20 ;
  wire [15:0]\ram_wr_data_s3_reg[15] ;
  wire \tile_s3_reg[3] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,\ram_b_addr_a[6]_9 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\pixel_s1_reg[7] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pclk_IBUF_BUFG),
        .CLKBWRCLK(pclk_IBUF_BUFG),
        .DIADI(\ram_wr_data_s3_reg[15] ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\ram_b_we_a[6]_20 ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_2__8
       (.I0(Q[7]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[7]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [7]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_b_addr_a[6]_9 [7]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_3__8
       (.I0(Q[6]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[6]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [6]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_b_addr_a[6]_9 [6]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_4__8
       (.I0(Q[5]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[5]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [5]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_b_addr_a[6]_9 [5]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_5__8
       (.I0(Q[4]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[4]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [4]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_b_addr_a[6]_9 [4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_6__8
       (.I0(Q[3]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[3]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [3]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_b_addr_a[6]_9 [3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_7__8
       (.I0(Q[2]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[2]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [2]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_b_addr_a[6]_9 [2]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_8__8
       (.I0(Q[1]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[1]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [1]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_b_addr_a[6]_9 [1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_9__8
       (.I0(Q[0]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[0]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [0]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_b_addr_a[6]_9 [0]));
endmodule

(* ORIG_REF_NAME = "clahe_simple_dual_ram_model" *) 
module clahe_simple_dual_ram_model_28
   (ram_reg_0,
    \ram_wr_data_s3_reg[15] ,
    \ram_wr_data_s3_reg[15]_0 ,
    \ram_wr_data_s3_reg[15]_1 ,
    \ram_wr_data_s3_reg[15]_2 ,
    \ram_wr_data_s3_reg[11] ,
    \ram_wr_data_s3_reg[11]_0 ,
    \ram_wr_data_s3_reg[11]_1 ,
    \ram_wr_data_s3_reg[11]_2 ,
    \ram_wr_data_s3_reg[7] ,
    \ram_wr_data_s3_reg[7]_0 ,
    \ram_wr_data_s3_reg[7]_1 ,
    \ram_wr_data_s3_reg[7]_2 ,
    \ram_wr_data_s3_reg[3] ,
    \ram_wr_data_s3_reg[3]_0 ,
    \ram_wr_data_s3_reg[3]_1 ,
    \ram_wr_data_s3_reg[3]_2 ,
    \hist_buf_dina_r_reg[15] ,
    \hist_buf_dina_r_reg[14] ,
    \hist_buf_dina_r_reg[13] ,
    \hist_buf_dina_r_reg[12] ,
    \hist_buf_dina_r_reg[11] ,
    \hist_buf_dina_r_reg[10] ,
    \hist_buf_dina_r_reg[9] ,
    \hist_buf_dina_r_reg[8] ,
    \hist_buf_dina_r_reg[7] ,
    \hist_buf_dina_r_reg[6] ,
    \hist_buf_dina_r_reg[5] ,
    \hist_buf_dina_r_reg[4] ,
    \hist_buf_dina_r_reg[3] ,
    \hist_buf_dina_r_reg[2] ,
    \hist_buf_dina_r_reg[1] ,
    \hist_buf_dina_r_reg[0] ,
    \cdf_bl_d2_reg[7] ,
    \cdf_bl_d2_reg[6] ,
    \cdf_bl_d2_reg[5] ,
    \cdf_bl_d2_reg[4] ,
    \cdf_bl_d2_reg[3] ,
    \cdf_bl_d2_reg[2] ,
    \cdf_bl_d2_reg[1] ,
    \cdf_bl_d2_reg[0] ,
    \cdf_br_d2_reg[7] ,
    \cdf_br_d2_reg[6] ,
    \cdf_br_d2_reg[5] ,
    \cdf_br_d2_reg[4] ,
    \cdf_br_d2_reg[3] ,
    \cdf_br_d2_reg[2] ,
    \cdf_br_d2_reg[1] ,
    \cdf_br_d2_reg[0] ,
    pclk_IBUF_BUFG,
    \ram_b_we_a[7]_21 ,
    \pixel_s1_reg[7] ,
    \ram_wr_data_s3_reg[15]_3 ,
    Q,
    cdf_addr,
    cdf_wr_en_reg,
    \pixel_s3_reg[7] ,
    \tile_s3_reg[3] ,
    DOBDO,
    \tile_s1_reg[1] ,
    ram_reg_1,
    ram_reg_2,
    cdf_tile_idx,
    mapping_tl_tile_idx_d1,
    mapping_tr_tile_idx_d1,
    clear_busy_reg,
    init_clear_done,
    ping_pong_flag_reg_rep__0);
  output ram_reg_0;
  output \ram_wr_data_s3_reg[15] ;
  output \ram_wr_data_s3_reg[15]_0 ;
  output \ram_wr_data_s3_reg[15]_1 ;
  output \ram_wr_data_s3_reg[15]_2 ;
  output \ram_wr_data_s3_reg[11] ;
  output \ram_wr_data_s3_reg[11]_0 ;
  output \ram_wr_data_s3_reg[11]_1 ;
  output \ram_wr_data_s3_reg[11]_2 ;
  output \ram_wr_data_s3_reg[7] ;
  output \ram_wr_data_s3_reg[7]_0 ;
  output \ram_wr_data_s3_reg[7]_1 ;
  output \ram_wr_data_s3_reg[7]_2 ;
  output \ram_wr_data_s3_reg[3] ;
  output \ram_wr_data_s3_reg[3]_0 ;
  output \ram_wr_data_s3_reg[3]_1 ;
  output \ram_wr_data_s3_reg[3]_2 ;
  output \hist_buf_dina_r_reg[15] ;
  output \hist_buf_dina_r_reg[14] ;
  output \hist_buf_dina_r_reg[13] ;
  output \hist_buf_dina_r_reg[12] ;
  output \hist_buf_dina_r_reg[11] ;
  output \hist_buf_dina_r_reg[10] ;
  output \hist_buf_dina_r_reg[9] ;
  output \hist_buf_dina_r_reg[8] ;
  output \hist_buf_dina_r_reg[7] ;
  output \hist_buf_dina_r_reg[6] ;
  output \hist_buf_dina_r_reg[5] ;
  output \hist_buf_dina_r_reg[4] ;
  output \hist_buf_dina_r_reg[3] ;
  output \hist_buf_dina_r_reg[2] ;
  output \hist_buf_dina_r_reg[1] ;
  output \hist_buf_dina_r_reg[0] ;
  output \cdf_bl_d2_reg[7] ;
  output \cdf_bl_d2_reg[6] ;
  output \cdf_bl_d2_reg[5] ;
  output \cdf_bl_d2_reg[4] ;
  output \cdf_bl_d2_reg[3] ;
  output \cdf_bl_d2_reg[2] ;
  output \cdf_bl_d2_reg[1] ;
  output \cdf_bl_d2_reg[0] ;
  output \cdf_br_d2_reg[7] ;
  output \cdf_br_d2_reg[6] ;
  output \cdf_br_d2_reg[5] ;
  output \cdf_br_d2_reg[4] ;
  output \cdf_br_d2_reg[3] ;
  output \cdf_br_d2_reg[2] ;
  output \cdf_br_d2_reg[1] ;
  output \cdf_br_d2_reg[0] ;
  input pclk_IBUF_BUFG;
  input \ram_b_we_a[7]_21 ;
  input [7:0]\pixel_s1_reg[7] ;
  input [15:0]\ram_wr_data_s3_reg[15]_3 ;
  input [7:0]Q;
  input [7:0]cdf_addr;
  input cdf_wr_en_reg;
  input [7:0]\pixel_s3_reg[7] ;
  input \tile_s3_reg[3] ;
  input [15:0]DOBDO;
  input [1:0]\tile_s1_reg[1] ;
  input [15:0]ram_reg_1;
  input [15:0]ram_reg_2;
  input [1:0]cdf_tile_idx;
  input [1:0]mapping_tl_tile_idx_d1;
  input [1:0]mapping_tr_tile_idx_d1;
  input clear_busy_reg;
  input init_clear_done;
  input ping_pong_flag_reg_rep__0;

  wire [15:0]DOBDO;
  wire [7:0]Q;
  wire [7:0]cdf_addr;
  wire \cdf_bl_d2_reg[0] ;
  wire \cdf_bl_d2_reg[1] ;
  wire \cdf_bl_d2_reg[2] ;
  wire \cdf_bl_d2_reg[3] ;
  wire \cdf_bl_d2_reg[4] ;
  wire \cdf_bl_d2_reg[5] ;
  wire \cdf_bl_d2_reg[6] ;
  wire \cdf_bl_d2_reg[7] ;
  wire \cdf_br_d2_reg[0] ;
  wire \cdf_br_d2_reg[1] ;
  wire \cdf_br_d2_reg[2] ;
  wire \cdf_br_d2_reg[3] ;
  wire \cdf_br_d2_reg[4] ;
  wire \cdf_br_d2_reg[5] ;
  wire \cdf_br_d2_reg[6] ;
  wire \cdf_br_d2_reg[7] ;
  wire [1:0]cdf_tile_idx;
  wire cdf_wr_en_reg;
  wire clear_busy_reg;
  wire \hist_buf_dina_r_reg[0] ;
  wire \hist_buf_dina_r_reg[10] ;
  wire \hist_buf_dina_r_reg[11] ;
  wire \hist_buf_dina_r_reg[12] ;
  wire \hist_buf_dina_r_reg[13] ;
  wire \hist_buf_dina_r_reg[14] ;
  wire \hist_buf_dina_r_reg[15] ;
  wire \hist_buf_dina_r_reg[1] ;
  wire \hist_buf_dina_r_reg[2] ;
  wire \hist_buf_dina_r_reg[3] ;
  wire \hist_buf_dina_r_reg[4] ;
  wire \hist_buf_dina_r_reg[5] ;
  wire \hist_buf_dina_r_reg[6] ;
  wire \hist_buf_dina_r_reg[7] ;
  wire \hist_buf_dina_r_reg[8] ;
  wire \hist_buf_dina_r_reg[9] ;
  wire init_clear_done;
  wire [1:0]mapping_tl_tile_idx_d1;
  wire [1:0]mapping_tr_tile_idx_d1;
  wire pclk_IBUF_BUFG;
  wire ping_pong_flag_reg_rep__0;
  wire [7:0]\pixel_s1_reg[7] ;
  wire [7:0]\pixel_s3_reg[7] ;
  wire [7:0]\ram_b_addr_a[7]_8 ;
  wire [15:0]\ram_b_dout_b[7]__0 ;
  wire \ram_b_we_a[7]_21 ;
  wire ram_reg_0;
  wire [15:0]ram_reg_1;
  wire [15:0]ram_reg_2;
  wire \ram_wr_data_s3_reg[11] ;
  wire \ram_wr_data_s3_reg[11]_0 ;
  wire \ram_wr_data_s3_reg[11]_1 ;
  wire \ram_wr_data_s3_reg[11]_2 ;
  wire \ram_wr_data_s3_reg[15] ;
  wire \ram_wr_data_s3_reg[15]_0 ;
  wire \ram_wr_data_s3_reg[15]_1 ;
  wire \ram_wr_data_s3_reg[15]_2 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_3 ;
  wire \ram_wr_data_s3_reg[3] ;
  wire \ram_wr_data_s3_reg[3]_0 ;
  wire \ram_wr_data_s3_reg[3]_1 ;
  wire \ram_wr_data_s3_reg[3]_2 ;
  wire \ram_wr_data_s3_reg[7] ;
  wire \ram_wr_data_s3_reg[7]_0 ;
  wire \ram_wr_data_s3_reg[7]_1 ;
  wire \ram_wr_data_s3_reg[7]_2 ;
  wire [1:0]\tile_s1_reg[1] ;
  wire \tile_s3_reg[3] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[0]_i_6 
       (.I0(\ram_b_dout_b[7]__0 [0]),
        .I1(DOBDO[0]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_1[0]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_2[0]),
        .O(\cdf_bl_d2_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[1]_i_6 
       (.I0(\ram_b_dout_b[7]__0 [1]),
        .I1(DOBDO[1]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_1[1]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_2[1]),
        .O(\cdf_bl_d2_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[2]_i_6 
       (.I0(\ram_b_dout_b[7]__0 [2]),
        .I1(DOBDO[2]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_1[2]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_2[2]),
        .O(\cdf_bl_d2_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[3]_i_6 
       (.I0(\ram_b_dout_b[7]__0 [3]),
        .I1(DOBDO[3]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_1[3]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_2[3]),
        .O(\cdf_bl_d2_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[4]_i_6 
       (.I0(\ram_b_dout_b[7]__0 [4]),
        .I1(DOBDO[4]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_1[4]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_2[4]),
        .O(\cdf_bl_d2_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[5]_i_6 
       (.I0(\ram_b_dout_b[7]__0 [5]),
        .I1(DOBDO[5]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_1[5]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_2[5]),
        .O(\cdf_bl_d2_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[6]_i_6 
       (.I0(\ram_b_dout_b[7]__0 [6]),
        .I1(DOBDO[6]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_1[6]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_2[6]),
        .O(\cdf_bl_d2_reg[6] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[7]_i_6 
       (.I0(\ram_b_dout_b[7]__0 [7]),
        .I1(DOBDO[7]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_1[7]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_2[7]),
        .O(\cdf_bl_d2_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[0]_i_6 
       (.I0(\ram_b_dout_b[7]__0 [0]),
        .I1(DOBDO[0]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_1[0]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_2[0]),
        .O(\cdf_br_d2_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[1]_i_6 
       (.I0(\ram_b_dout_b[7]__0 [1]),
        .I1(DOBDO[1]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_1[1]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_2[1]),
        .O(\cdf_br_d2_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[2]_i_6 
       (.I0(\ram_b_dout_b[7]__0 [2]),
        .I1(DOBDO[2]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_1[2]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_2[2]),
        .O(\cdf_br_d2_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[3]_i_6 
       (.I0(\ram_b_dout_b[7]__0 [3]),
        .I1(DOBDO[3]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_1[3]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_2[3]),
        .O(\cdf_br_d2_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[4]_i_6 
       (.I0(\ram_b_dout_b[7]__0 [4]),
        .I1(DOBDO[4]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_1[4]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_2[4]),
        .O(\cdf_br_d2_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[5]_i_6 
       (.I0(\ram_b_dout_b[7]__0 [5]),
        .I1(DOBDO[5]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_1[5]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_2[5]),
        .O(\cdf_br_d2_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[6]_i_6 
       (.I0(\ram_b_dout_b[7]__0 [6]),
        .I1(DOBDO[6]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_1[6]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_2[6]),
        .O(\cdf_br_d2_reg[6] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[7]_i_6 
       (.I0(\ram_b_dout_b[7]__0 [7]),
        .I1(DOBDO[7]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_1[7]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_2[7]),
        .O(\cdf_br_d2_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[0]_i_10 
       (.I0(\ram_b_dout_b[7]__0 [0]),
        .I1(DOBDO[0]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[0]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[0]),
        .O(\hist_buf_dina_r_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[10]_i_10 
       (.I0(\ram_b_dout_b[7]__0 [10]),
        .I1(DOBDO[10]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[10]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[10]),
        .O(\hist_buf_dina_r_reg[10] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[11]_i_10 
       (.I0(\ram_b_dout_b[7]__0 [11]),
        .I1(DOBDO[11]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[11]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[11]),
        .O(\hist_buf_dina_r_reg[11] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[12]_i_10 
       (.I0(\ram_b_dout_b[7]__0 [12]),
        .I1(DOBDO[12]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[12]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[12]),
        .O(\hist_buf_dina_r_reg[12] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[13]_i_10 
       (.I0(\ram_b_dout_b[7]__0 [13]),
        .I1(DOBDO[13]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[13]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[13]),
        .O(\hist_buf_dina_r_reg[13] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[14]_i_10 
       (.I0(\ram_b_dout_b[7]__0 [14]),
        .I1(DOBDO[14]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[14]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[14]),
        .O(\hist_buf_dina_r_reg[14] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[15]_i_12 
       (.I0(\ram_b_dout_b[7]__0 [15]),
        .I1(DOBDO[15]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[15]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[15]),
        .O(\hist_buf_dina_r_reg[15] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[1]_i_10 
       (.I0(\ram_b_dout_b[7]__0 [1]),
        .I1(DOBDO[1]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[1]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[1]),
        .O(\hist_buf_dina_r_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[2]_i_10 
       (.I0(\ram_b_dout_b[7]__0 [2]),
        .I1(DOBDO[2]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[2]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[2]),
        .O(\hist_buf_dina_r_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[3]_i_10 
       (.I0(\ram_b_dout_b[7]__0 [3]),
        .I1(DOBDO[3]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[3]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[3]),
        .O(\hist_buf_dina_r_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[4]_i_10 
       (.I0(\ram_b_dout_b[7]__0 [4]),
        .I1(DOBDO[4]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[4]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[4]),
        .O(\hist_buf_dina_r_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[5]_i_10 
       (.I0(\ram_b_dout_b[7]__0 [5]),
        .I1(DOBDO[5]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[5]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[5]),
        .O(\hist_buf_dina_r_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[6]_i_10 
       (.I0(\ram_b_dout_b[7]__0 [6]),
        .I1(DOBDO[6]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[6]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[6]),
        .O(\hist_buf_dina_r_reg[6] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[7]_i_10 
       (.I0(\ram_b_dout_b[7]__0 [7]),
        .I1(DOBDO[7]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[7]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[7]),
        .O(\hist_buf_dina_r_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[8]_i_10 
       (.I0(\ram_b_dout_b[7]__0 [8]),
        .I1(DOBDO[8]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[8]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[8]),
        .O(\hist_buf_dina_r_reg[8] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[9]_i_10 
       (.I0(\ram_b_dout_b[7]__0 [9]),
        .I1(DOBDO[9]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[9]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[9]),
        .O(\hist_buf_dina_r_reg[9] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,\ram_b_addr_a[7]_8 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\pixel_s1_reg[7] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pclk_IBUF_BUFG),
        .CLKBWRCLK(pclk_IBUF_BUFG),
        .DIADI(\ram_wr_data_s3_reg[15]_3 ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(\ram_b_dout_b[7]__0 ),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\ram_b_we_a[7]_21 ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_2__7
       (.I0(Q[7]),
        .I1(ram_reg_0),
        .I2(cdf_addr[7]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [7]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_b_addr_a[7]_8 [7]));
  LUT3 #(
    .INIT(8'h2A)) 
    ram_reg_i_36__18
       (.I0(clear_busy_reg),
        .I1(init_clear_done),
        .I2(ping_pong_flag_reg_rep__0),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_3__7
       (.I0(Q[6]),
        .I1(ram_reg_0),
        .I2(cdf_addr[6]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [6]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_b_addr_a[7]_8 [6]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_4__7
       (.I0(Q[5]),
        .I1(ram_reg_0),
        .I2(cdf_addr[5]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [5]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_b_addr_a[7]_8 [5]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_5__7
       (.I0(Q[4]),
        .I1(ram_reg_0),
        .I2(cdf_addr[4]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [4]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_b_addr_a[7]_8 [4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_6__7
       (.I0(Q[3]),
        .I1(ram_reg_0),
        .I2(cdf_addr[3]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [3]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_b_addr_a[7]_8 [3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_7__7
       (.I0(Q[2]),
        .I1(ram_reg_0),
        .I2(cdf_addr[2]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [2]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_b_addr_a[7]_8 [2]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_8__7
       (.I0(Q[1]),
        .I1(ram_reg_0),
        .I2(cdf_addr[1]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [1]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_b_addr_a[7]_8 [1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_9__7
       (.I0(Q[0]),
        .I1(ram_reg_0),
        .I2(cdf_addr[0]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [0]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_b_addr_a[7]_8 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[11]_i_31 
       (.I0(\ram_b_dout_b[7]__0 [11]),
        .I1(DOBDO[11]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_1[11]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_2[11]),
        .O(\ram_wr_data_s3_reg[11] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[11]_i_39 
       (.I0(\ram_b_dout_b[7]__0 [10]),
        .I1(DOBDO[10]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_1[10]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_2[10]),
        .O(\ram_wr_data_s3_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[11]_i_47 
       (.I0(\ram_b_dout_b[7]__0 [9]),
        .I1(DOBDO[9]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_1[9]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_2[9]),
        .O(\ram_wr_data_s3_reg[11]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[11]_i_55 
       (.I0(\ram_b_dout_b[7]__0 [8]),
        .I1(DOBDO[8]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_1[8]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_2[8]),
        .O(\ram_wr_data_s3_reg[11]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[15]_i_31 
       (.I0(\ram_b_dout_b[7]__0 [15]),
        .I1(DOBDO[15]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_1[15]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_2[15]),
        .O(\ram_wr_data_s3_reg[15] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[15]_i_39 
       (.I0(\ram_b_dout_b[7]__0 [14]),
        .I1(DOBDO[14]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_1[14]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_2[14]),
        .O(\ram_wr_data_s3_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[15]_i_47 
       (.I0(\ram_b_dout_b[7]__0 [13]),
        .I1(DOBDO[13]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_1[13]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_2[13]),
        .O(\ram_wr_data_s3_reg[15]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[15]_i_55 
       (.I0(\ram_b_dout_b[7]__0 [12]),
        .I1(DOBDO[12]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_1[12]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_2[12]),
        .O(\ram_wr_data_s3_reg[15]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[3]_i_31 
       (.I0(\ram_b_dout_b[7]__0 [3]),
        .I1(DOBDO[3]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_1[3]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_2[3]),
        .O(\ram_wr_data_s3_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[3]_i_39 
       (.I0(\ram_b_dout_b[7]__0 [2]),
        .I1(DOBDO[2]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_1[2]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_2[2]),
        .O(\ram_wr_data_s3_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[3]_i_51 
       (.I0(\ram_b_dout_b[7]__0 [1]),
        .I1(DOBDO[1]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_1[1]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_2[1]),
        .O(\ram_wr_data_s3_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[3]_i_59 
       (.I0(\ram_b_dout_b[7]__0 [0]),
        .I1(DOBDO[0]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_1[0]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_2[0]),
        .O(\ram_wr_data_s3_reg[3]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[7]_i_31 
       (.I0(\ram_b_dout_b[7]__0 [7]),
        .I1(DOBDO[7]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_1[7]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_2[7]),
        .O(\ram_wr_data_s3_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[7]_i_39 
       (.I0(\ram_b_dout_b[7]__0 [6]),
        .I1(DOBDO[6]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_1[6]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_2[6]),
        .O(\ram_wr_data_s3_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[7]_i_47 
       (.I0(\ram_b_dout_b[7]__0 [5]),
        .I1(DOBDO[5]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_1[5]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_2[5]),
        .O(\ram_wr_data_s3_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[7]_i_55 
       (.I0(\ram_b_dout_b[7]__0 [4]),
        .I1(DOBDO[4]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_1[4]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_2[4]),
        .O(\ram_wr_data_s3_reg[7]_2 ));
endmodule

(* ORIG_REF_NAME = "clahe_simple_dual_ram_model" *) 
module clahe_simple_dual_ram_model_29
   (\hist_buf_dina_r_reg[15] ,
    pclk_IBUF_BUFG,
    \ram_b_we_a[8]_22 ,
    \pixel_s1_reg[7] ,
    \ram_wr_data_s3_reg[15] ,
    Q,
    clear_busy_reg,
    cdf_addr,
    cdf_wr_en_reg,
    \pixel_s3_reg[7] ,
    \tile_s3_reg[2] );
  output [15:0]\hist_buf_dina_r_reg[15] ;
  input pclk_IBUF_BUFG;
  input \ram_b_we_a[8]_22 ;
  input [7:0]\pixel_s1_reg[7] ;
  input [15:0]\ram_wr_data_s3_reg[15] ;
  input [7:0]Q;
  input clear_busy_reg;
  input [7:0]cdf_addr;
  input cdf_wr_en_reg;
  input [7:0]\pixel_s3_reg[7] ;
  input \tile_s3_reg[2] ;

  wire [7:0]Q;
  wire [7:0]cdf_addr;
  wire cdf_wr_en_reg;
  wire clear_busy_reg;
  wire [15:0]\hist_buf_dina_r_reg[15] ;
  wire pclk_IBUF_BUFG;
  wire [7:0]\pixel_s1_reg[7] ;
  wire [7:0]\pixel_s3_reg[7] ;
  wire [7:0]\ram_b_addr_a[8]_7 ;
  wire \ram_b_we_a[8]_22 ;
  wire [15:0]\ram_wr_data_s3_reg[15] ;
  wire \tile_s3_reg[2] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,\ram_b_addr_a[8]_7 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\pixel_s1_reg[7] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pclk_IBUF_BUFG),
        .CLKBWRCLK(pclk_IBUF_BUFG),
        .DIADI(\ram_wr_data_s3_reg[15] ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(\hist_buf_dina_r_reg[15] ),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\ram_b_we_a[8]_22 ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_2__6
       (.I0(Q[7]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[7]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [7]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[8]_7 [7]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_3__6
       (.I0(Q[6]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[6]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [6]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[8]_7 [6]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_4__6
       (.I0(Q[5]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[5]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [5]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[8]_7 [5]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_5__6
       (.I0(Q[4]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[4]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [4]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[8]_7 [4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_6__6
       (.I0(Q[3]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[3]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [3]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[8]_7 [3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_7__6
       (.I0(Q[2]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[2]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [2]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[8]_7 [2]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_8__6
       (.I0(Q[1]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[1]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [1]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[8]_7 [1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_9__6
       (.I0(Q[0]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[0]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [0]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[8]_7 [0]));
endmodule

(* ORIG_REF_NAME = "clahe_simple_dual_ram_model" *) 
module clahe_simple_dual_ram_model_3
   (DOBDO,
    pclk_IBUF_BUFG,
    \ram_a_we_a[13]_12 ,
    \pixel_s1_reg[7] ,
    \ram_wr_data_s3_reg[15] ,
    Q,
    clear_busy_reg,
    cdf_addr,
    cdf_wr_en_reg,
    \pixel_s3_reg[7] ,
    \tile_s3_reg[2] );
  output [15:0]DOBDO;
  input pclk_IBUF_BUFG;
  input \ram_a_we_a[13]_12 ;
  input [7:0]\pixel_s1_reg[7] ;
  input [15:0]\ram_wr_data_s3_reg[15] ;
  input [7:0]Q;
  input clear_busy_reg;
  input [7:0]cdf_addr;
  input cdf_wr_en_reg;
  input [7:0]\pixel_s3_reg[7] ;
  input \tile_s3_reg[2] ;

  wire [15:0]DOBDO;
  wire [7:0]Q;
  wire [7:0]cdf_addr;
  wire cdf_wr_en_reg;
  wire clear_busy_reg;
  wire pclk_IBUF_BUFG;
  wire [7:0]\pixel_s1_reg[7] ;
  wire [7:0]\pixel_s3_reg[7] ;
  wire [7:0]\ram_a_addr_a[13]_23 ;
  wire \ram_a_we_a[13]_12 ;
  wire [15:0]\ram_wr_data_s3_reg[15] ;
  wire \tile_s3_reg[2] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,\ram_a_addr_a[13]_23 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\pixel_s1_reg[7] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pclk_IBUF_BUFG),
        .CLKBWRCLK(pclk_IBUF_BUFG),
        .DIADI(\ram_wr_data_s3_reg[15] ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\ram_a_we_a[13]_12 ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_2__22
       (.I0(Q[7]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[7]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [7]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[13]_23 [7]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_3__22
       (.I0(Q[6]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[6]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [6]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[13]_23 [6]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_4__22
       (.I0(Q[5]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[5]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [5]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[13]_23 [5]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_5__22
       (.I0(Q[4]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[4]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [4]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[13]_23 [4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_6__22
       (.I0(Q[3]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[3]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [3]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[13]_23 [3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_7__22
       (.I0(Q[2]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[2]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [2]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[13]_23 [2]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_8__22
       (.I0(Q[1]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[1]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [1]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[13]_23 [1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_9__22
       (.I0(Q[0]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[0]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [0]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[13]_23 [0]));
endmodule

(* ORIG_REF_NAME = "clahe_simple_dual_ram_model" *) 
module clahe_simple_dual_ram_model_30
   (\hist_buf_dina_r_reg[15] ,
    pclk_IBUF_BUFG,
    \ram_b_we_a[9]_23 ,
    \pixel_s1_reg[7] ,
    \ram_wr_data_s3_reg[15] ,
    Q,
    clear_busy_reg,
    cdf_addr,
    cdf_wr_en_reg,
    \pixel_s3_reg[7] ,
    \tile_s3_reg[2] );
  output [15:0]\hist_buf_dina_r_reg[15] ;
  input pclk_IBUF_BUFG;
  input \ram_b_we_a[9]_23 ;
  input [7:0]\pixel_s1_reg[7] ;
  input [15:0]\ram_wr_data_s3_reg[15] ;
  input [7:0]Q;
  input clear_busy_reg;
  input [7:0]cdf_addr;
  input cdf_wr_en_reg;
  input [7:0]\pixel_s3_reg[7] ;
  input \tile_s3_reg[2] ;

  wire [7:0]Q;
  wire [7:0]cdf_addr;
  wire cdf_wr_en_reg;
  wire clear_busy_reg;
  wire [15:0]\hist_buf_dina_r_reg[15] ;
  wire pclk_IBUF_BUFG;
  wire [7:0]\pixel_s1_reg[7] ;
  wire [7:0]\pixel_s3_reg[7] ;
  wire [7:0]\ram_b_addr_a[9]_6 ;
  wire \ram_b_we_a[9]_23 ;
  wire [15:0]\ram_wr_data_s3_reg[15] ;
  wire \tile_s3_reg[2] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,\ram_b_addr_a[9]_6 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\pixel_s1_reg[7] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pclk_IBUF_BUFG),
        .CLKBWRCLK(pclk_IBUF_BUFG),
        .DIADI(\ram_wr_data_s3_reg[15] ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(\hist_buf_dina_r_reg[15] ),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\ram_b_we_a[9]_23 ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_2__5
       (.I0(Q[7]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[7]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [7]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[9]_6 [7]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_3__5
       (.I0(Q[6]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[6]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [6]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[9]_6 [6]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_4__5
       (.I0(Q[5]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[5]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [5]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[9]_6 [5]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_5__5
       (.I0(Q[4]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[4]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [4]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[9]_6 [4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_6__5
       (.I0(Q[3]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[3]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [3]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[9]_6 [3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_7__5
       (.I0(Q[2]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[2]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [2]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[9]_6 [2]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_8__5
       (.I0(Q[1]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[1]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [1]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[9]_6 [1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_9__5
       (.I0(Q[0]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[0]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [0]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_b_addr_a[9]_6 [0]));
endmodule

(* ORIG_REF_NAME = "clahe_simple_dual_ram_model" *) 
module clahe_simple_dual_ram_model_4
   (DOBDO,
    pclk_IBUF_BUFG,
    \ram_a_we_a[14]_13 ,
    \pixel_s1_reg[7] ,
    \ram_wr_data_s3_reg[15] ,
    Q,
    clear_busy_reg,
    cdf_addr,
    cdf_wr_en_reg,
    \pixel_s3_reg[7] ,
    \tile_s3_reg[2] );
  output [15:0]DOBDO;
  input pclk_IBUF_BUFG;
  input \ram_a_we_a[14]_13 ;
  input [7:0]\pixel_s1_reg[7] ;
  input [15:0]\ram_wr_data_s3_reg[15] ;
  input [7:0]Q;
  input clear_busy_reg;
  input [7:0]cdf_addr;
  input cdf_wr_en_reg;
  input [7:0]\pixel_s3_reg[7] ;
  input \tile_s3_reg[2] ;

  wire [15:0]DOBDO;
  wire [7:0]Q;
  wire [7:0]cdf_addr;
  wire cdf_wr_en_reg;
  wire clear_busy_reg;
  wire pclk_IBUF_BUFG;
  wire [7:0]\pixel_s1_reg[7] ;
  wire [7:0]\pixel_s3_reg[7] ;
  wire [7:0]\ram_a_addr_a[14]_26 ;
  wire \ram_a_we_a[14]_13 ;
  wire [15:0]\ram_wr_data_s3_reg[15] ;
  wire \tile_s3_reg[2] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,\ram_a_addr_a[14]_26 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\pixel_s1_reg[7] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pclk_IBUF_BUFG),
        .CLKBWRCLK(pclk_IBUF_BUFG),
        .DIADI(\ram_wr_data_s3_reg[15] ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\ram_a_we_a[14]_13 ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_2__25
       (.I0(Q[7]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[7]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [7]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[14]_26 [7]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_3__25
       (.I0(Q[6]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[6]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [6]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[14]_26 [6]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_4__25
       (.I0(Q[5]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[5]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [5]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[14]_26 [5]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_5__25
       (.I0(Q[4]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[4]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [4]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[14]_26 [4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_6__25
       (.I0(Q[3]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[3]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [3]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[14]_26 [3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_7__25
       (.I0(Q[2]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[2]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [2]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[14]_26 [2]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_8__25
       (.I0(Q[1]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[1]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [1]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[14]_26 [1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_9__25
       (.I0(Q[0]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[0]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [0]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[14]_26 [0]));
endmodule

(* ORIG_REF_NAME = "clahe_simple_dual_ram_model" *) 
module clahe_simple_dual_ram_model_5
   (ram_reg_0,
    \ram_wr_data_s3_reg[15] ,
    \ram_wr_data_s3_reg[15]_0 ,
    \ram_wr_data_s3_reg[15]_1 ,
    \ram_wr_data_s3_reg[15]_2 ,
    \ram_wr_data_s3_reg[11] ,
    \ram_wr_data_s3_reg[11]_0 ,
    \ram_wr_data_s3_reg[11]_1 ,
    \ram_wr_data_s3_reg[11]_2 ,
    \ram_wr_data_s3_reg[7] ,
    \ram_wr_data_s3_reg[7]_0 ,
    \ram_wr_data_s3_reg[7]_1 ,
    \ram_wr_data_s3_reg[7]_2 ,
    \ram_wr_data_s3_reg[3] ,
    \ram_wr_data_s3_reg[3]_0 ,
    \ram_wr_data_s3_reg[3]_1 ,
    \ram_wr_data_s3_reg[3]_2 ,
    \hist_buf_dina_r_reg[15] ,
    \hist_buf_dina_r_reg[14] ,
    \hist_buf_dina_r_reg[13] ,
    \hist_buf_dina_r_reg[12] ,
    \hist_buf_dina_r_reg[11] ,
    \hist_buf_dina_r_reg[10] ,
    \hist_buf_dina_r_reg[9] ,
    \hist_buf_dina_r_reg[8] ,
    \hist_buf_dina_r_reg[7] ,
    \hist_buf_dina_r_reg[6] ,
    \hist_buf_dina_r_reg[5] ,
    \hist_buf_dina_r_reg[4] ,
    \hist_buf_dina_r_reg[3] ,
    \hist_buf_dina_r_reg[2] ,
    \hist_buf_dina_r_reg[1] ,
    \hist_buf_dina_r_reg[0] ,
    \cdf_bl_d2_reg[7] ,
    \cdf_tl_d2_reg[7] ,
    \cdf_bl_d2_reg[6] ,
    \cdf_tl_d2_reg[6] ,
    \cdf_bl_d2_reg[5] ,
    \cdf_tl_d2_reg[5] ,
    \cdf_bl_d2_reg[4] ,
    \cdf_tl_d2_reg[4] ,
    \cdf_bl_d2_reg[3] ,
    \cdf_tl_d2_reg[3] ,
    \cdf_bl_d2_reg[2] ,
    \cdf_tl_d2_reg[2] ,
    \cdf_bl_d2_reg[1] ,
    \cdf_tl_d2_reg[1] ,
    \cdf_bl_d2_reg[0] ,
    \cdf_tl_d2_reg[0] ,
    \cdf_br_d2_reg[7] ,
    \cdf_tr_d2_reg[7] ,
    \cdf_br_d2_reg[6] ,
    \cdf_tr_d2_reg[6] ,
    \cdf_br_d2_reg[5] ,
    \cdf_tr_d2_reg[5] ,
    \cdf_br_d2_reg[4] ,
    \cdf_tr_d2_reg[4] ,
    \cdf_br_d2_reg[3] ,
    \cdf_tr_d2_reg[3] ,
    \cdf_br_d2_reg[2] ,
    \cdf_tr_d2_reg[2] ,
    \cdf_br_d2_reg[1] ,
    \cdf_tr_d2_reg[1] ,
    \cdf_br_d2_reg[0] ,
    \cdf_tr_d2_reg[0] ,
    pclk_IBUF_BUFG,
    \ram_a_we_a[15]_14 ,
    \pixel_s1_reg[7] ,
    \ram_wr_data_s3_reg[15]_3 ,
    Q,
    cdf_addr,
    cdf_wr_en_reg,
    \pixel_s3_reg[7] ,
    \tile_s3_reg[2] ,
    DOBDO,
    \tile_s1_reg[1] ,
    ram_reg_1,
    ram_reg_2,
    cdf_tile_idx,
    ram_reg_3,
    mapping_br_tile_idx_d1,
    ram_reg_4,
    ram_reg_5,
    mapping_tl_tile_idx_d1,
    ram_reg_6,
    ram_reg_7,
    ram_reg_8,
    ram_reg_9,
    ram_reg_10,
    ram_reg_11,
    ram_reg_12,
    ram_reg_13,
    ram_reg_14,
    ram_reg_15,
    ram_reg_16,
    ram_reg_17,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ram_reg_24,
    ram_reg_25,
    ram_reg_26,
    ram_reg_27,
    ram_reg_28,
    ram_reg_29,
    mapping_tr_tile_idx_d1,
    ram_reg_30,
    ram_reg_31,
    ram_reg_32,
    ram_reg_33,
    ram_reg_34,
    ram_reg_35,
    ram_reg_36,
    ram_reg_37,
    ram_reg_38,
    ram_reg_39,
    ram_reg_40,
    ram_reg_41,
    ram_reg_42,
    ram_reg_43,
    ram_reg_44,
    ram_reg_45,
    ram_reg_46,
    ram_reg_47,
    ram_reg_48,
    ram_reg_49,
    ram_reg_50,
    clear_busy_reg,
    ping_pong_flag_reg_rep__0,
    init_clear_done);
  output ram_reg_0;
  output \ram_wr_data_s3_reg[15] ;
  output \ram_wr_data_s3_reg[15]_0 ;
  output \ram_wr_data_s3_reg[15]_1 ;
  output \ram_wr_data_s3_reg[15]_2 ;
  output \ram_wr_data_s3_reg[11] ;
  output \ram_wr_data_s3_reg[11]_0 ;
  output \ram_wr_data_s3_reg[11]_1 ;
  output \ram_wr_data_s3_reg[11]_2 ;
  output \ram_wr_data_s3_reg[7] ;
  output \ram_wr_data_s3_reg[7]_0 ;
  output \ram_wr_data_s3_reg[7]_1 ;
  output \ram_wr_data_s3_reg[7]_2 ;
  output \ram_wr_data_s3_reg[3] ;
  output \ram_wr_data_s3_reg[3]_0 ;
  output \ram_wr_data_s3_reg[3]_1 ;
  output \ram_wr_data_s3_reg[3]_2 ;
  output \hist_buf_dina_r_reg[15] ;
  output \hist_buf_dina_r_reg[14] ;
  output \hist_buf_dina_r_reg[13] ;
  output \hist_buf_dina_r_reg[12] ;
  output \hist_buf_dina_r_reg[11] ;
  output \hist_buf_dina_r_reg[10] ;
  output \hist_buf_dina_r_reg[9] ;
  output \hist_buf_dina_r_reg[8] ;
  output \hist_buf_dina_r_reg[7] ;
  output \hist_buf_dina_r_reg[6] ;
  output \hist_buf_dina_r_reg[5] ;
  output \hist_buf_dina_r_reg[4] ;
  output \hist_buf_dina_r_reg[3] ;
  output \hist_buf_dina_r_reg[2] ;
  output \hist_buf_dina_r_reg[1] ;
  output \hist_buf_dina_r_reg[0] ;
  output \cdf_bl_d2_reg[7] ;
  output \cdf_tl_d2_reg[7] ;
  output \cdf_bl_d2_reg[6] ;
  output \cdf_tl_d2_reg[6] ;
  output \cdf_bl_d2_reg[5] ;
  output \cdf_tl_d2_reg[5] ;
  output \cdf_bl_d2_reg[4] ;
  output \cdf_tl_d2_reg[4] ;
  output \cdf_bl_d2_reg[3] ;
  output \cdf_tl_d2_reg[3] ;
  output \cdf_bl_d2_reg[2] ;
  output \cdf_tl_d2_reg[2] ;
  output \cdf_bl_d2_reg[1] ;
  output \cdf_tl_d2_reg[1] ;
  output \cdf_bl_d2_reg[0] ;
  output \cdf_tl_d2_reg[0] ;
  output \cdf_br_d2_reg[7] ;
  output \cdf_tr_d2_reg[7] ;
  output \cdf_br_d2_reg[6] ;
  output \cdf_tr_d2_reg[6] ;
  output \cdf_br_d2_reg[5] ;
  output \cdf_tr_d2_reg[5] ;
  output \cdf_br_d2_reg[4] ;
  output \cdf_tr_d2_reg[4] ;
  output \cdf_br_d2_reg[3] ;
  output \cdf_tr_d2_reg[3] ;
  output \cdf_br_d2_reg[2] ;
  output \cdf_tr_d2_reg[2] ;
  output \cdf_br_d2_reg[1] ;
  output \cdf_tr_d2_reg[1] ;
  output \cdf_br_d2_reg[0] ;
  output \cdf_tr_d2_reg[0] ;
  input pclk_IBUF_BUFG;
  input \ram_a_we_a[15]_14 ;
  input [7:0]\pixel_s1_reg[7] ;
  input [15:0]\ram_wr_data_s3_reg[15]_3 ;
  input [7:0]Q;
  input [7:0]cdf_addr;
  input cdf_wr_en_reg;
  input [7:0]\pixel_s3_reg[7] ;
  input \tile_s3_reg[2] ;
  input [15:0]DOBDO;
  input [1:0]\tile_s1_reg[1] ;
  input [15:0]ram_reg_1;
  input [15:0]ram_reg_2;
  input [1:0]cdf_tile_idx;
  input ram_reg_3;
  input [1:0]mapping_br_tile_idx_d1;
  input ram_reg_4;
  input ram_reg_5;
  input [3:0]mapping_tl_tile_idx_d1;
  input ram_reg_6;
  input ram_reg_7;
  input ram_reg_8;
  input ram_reg_9;
  input ram_reg_10;
  input ram_reg_11;
  input ram_reg_12;
  input ram_reg_13;
  input ram_reg_14;
  input ram_reg_15;
  input ram_reg_16;
  input ram_reg_17;
  input ram_reg_18;
  input ram_reg_19;
  input ram_reg_20;
  input ram_reg_21;
  input ram_reg_22;
  input ram_reg_23;
  input ram_reg_24;
  input ram_reg_25;
  input ram_reg_26;
  input ram_reg_27;
  input ram_reg_28;
  input ram_reg_29;
  input [1:0]mapping_tr_tile_idx_d1;
  input ram_reg_30;
  input ram_reg_31;
  input ram_reg_32;
  input ram_reg_33;
  input ram_reg_34;
  input ram_reg_35;
  input ram_reg_36;
  input ram_reg_37;
  input ram_reg_38;
  input ram_reg_39;
  input ram_reg_40;
  input ram_reg_41;
  input ram_reg_42;
  input ram_reg_43;
  input ram_reg_44;
  input ram_reg_45;
  input ram_reg_46;
  input ram_reg_47;
  input ram_reg_48;
  input ram_reg_49;
  input ram_reg_50;
  input clear_busy_reg;
  input ping_pong_flag_reg_rep__0;
  input init_clear_done;

  wire [15:0]DOBDO;
  wire [7:0]Q;
  wire [7:0]cdf_addr;
  wire \cdf_bl_d2_reg[0] ;
  wire \cdf_bl_d2_reg[1] ;
  wire \cdf_bl_d2_reg[2] ;
  wire \cdf_bl_d2_reg[3] ;
  wire \cdf_bl_d2_reg[4] ;
  wire \cdf_bl_d2_reg[5] ;
  wire \cdf_bl_d2_reg[6] ;
  wire \cdf_bl_d2_reg[7] ;
  wire \cdf_br_d2_reg[0] ;
  wire \cdf_br_d2_reg[1] ;
  wire \cdf_br_d2_reg[2] ;
  wire \cdf_br_d2_reg[3] ;
  wire \cdf_br_d2_reg[4] ;
  wire \cdf_br_d2_reg[5] ;
  wire \cdf_br_d2_reg[6] ;
  wire \cdf_br_d2_reg[7] ;
  wire [1:0]cdf_tile_idx;
  wire \cdf_tl_d2[0]_i_8_n_0 ;
  wire \cdf_tl_d2[1]_i_8_n_0 ;
  wire \cdf_tl_d2[2]_i_8_n_0 ;
  wire \cdf_tl_d2[3]_i_8_n_0 ;
  wire \cdf_tl_d2[4]_i_8_n_0 ;
  wire \cdf_tl_d2[5]_i_8_n_0 ;
  wire \cdf_tl_d2[6]_i_8_n_0 ;
  wire \cdf_tl_d2[7]_i_8_n_0 ;
  wire \cdf_tl_d2_reg[0] ;
  wire \cdf_tl_d2_reg[1] ;
  wire \cdf_tl_d2_reg[2] ;
  wire \cdf_tl_d2_reg[3] ;
  wire \cdf_tl_d2_reg[4] ;
  wire \cdf_tl_d2_reg[5] ;
  wire \cdf_tl_d2_reg[6] ;
  wire \cdf_tl_d2_reg[7] ;
  wire \cdf_tr_d2[0]_i_8_n_0 ;
  wire \cdf_tr_d2[1]_i_8_n_0 ;
  wire \cdf_tr_d2[2]_i_8_n_0 ;
  wire \cdf_tr_d2[3]_i_8_n_0 ;
  wire \cdf_tr_d2[4]_i_8_n_0 ;
  wire \cdf_tr_d2[5]_i_8_n_0 ;
  wire \cdf_tr_d2[6]_i_8_n_0 ;
  wire \cdf_tr_d2[7]_i_8_n_0 ;
  wire \cdf_tr_d2_reg[0] ;
  wire \cdf_tr_d2_reg[1] ;
  wire \cdf_tr_d2_reg[2] ;
  wire \cdf_tr_d2_reg[3] ;
  wire \cdf_tr_d2_reg[4] ;
  wire \cdf_tr_d2_reg[5] ;
  wire \cdf_tr_d2_reg[6] ;
  wire \cdf_tr_d2_reg[7] ;
  wire cdf_wr_en_reg;
  wire clear_busy_reg;
  wire \hist_buf_dina_r_reg[0] ;
  wire \hist_buf_dina_r_reg[10] ;
  wire \hist_buf_dina_r_reg[11] ;
  wire \hist_buf_dina_r_reg[12] ;
  wire \hist_buf_dina_r_reg[13] ;
  wire \hist_buf_dina_r_reg[14] ;
  wire \hist_buf_dina_r_reg[15] ;
  wire \hist_buf_dina_r_reg[1] ;
  wire \hist_buf_dina_r_reg[2] ;
  wire \hist_buf_dina_r_reg[3] ;
  wire \hist_buf_dina_r_reg[4] ;
  wire \hist_buf_dina_r_reg[5] ;
  wire \hist_buf_dina_r_reg[6] ;
  wire \hist_buf_dina_r_reg[7] ;
  wire \hist_buf_dina_r_reg[8] ;
  wire \hist_buf_dina_r_reg[9] ;
  wire init_clear_done;
  wire [1:0]mapping_br_tile_idx_d1;
  wire [3:0]mapping_tl_tile_idx_d1;
  wire [1:0]mapping_tr_tile_idx_d1;
  wire pclk_IBUF_BUFG;
  wire ping_pong_flag_reg_rep__0;
  wire [7:0]\pixel_s1_reg[7] ;
  wire [7:0]\pixel_s3_reg[7] ;
  wire [7:0]\ram_a_addr_a[15]_29 ;
  wire [15:0]\ram_a_dout_b[15]__0 ;
  wire \ram_a_we_a[15]_14 ;
  wire ram_reg_0;
  wire [15:0]ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire [15:0]ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_24;
  wire ram_reg_25;
  wire ram_reg_26;
  wire ram_reg_27;
  wire ram_reg_28;
  wire ram_reg_29;
  wire ram_reg_3;
  wire ram_reg_30;
  wire ram_reg_31;
  wire ram_reg_32;
  wire ram_reg_33;
  wire ram_reg_34;
  wire ram_reg_35;
  wire ram_reg_36;
  wire ram_reg_37;
  wire ram_reg_38;
  wire ram_reg_39;
  wire ram_reg_4;
  wire ram_reg_40;
  wire ram_reg_41;
  wire ram_reg_42;
  wire ram_reg_43;
  wire ram_reg_44;
  wire ram_reg_45;
  wire ram_reg_46;
  wire ram_reg_47;
  wire ram_reg_48;
  wire ram_reg_49;
  wire ram_reg_5;
  wire ram_reg_50;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire \ram_wr_data_s3_reg[11] ;
  wire \ram_wr_data_s3_reg[11]_0 ;
  wire \ram_wr_data_s3_reg[11]_1 ;
  wire \ram_wr_data_s3_reg[11]_2 ;
  wire \ram_wr_data_s3_reg[15] ;
  wire \ram_wr_data_s3_reg[15]_0 ;
  wire \ram_wr_data_s3_reg[15]_1 ;
  wire \ram_wr_data_s3_reg[15]_2 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_3 ;
  wire \ram_wr_data_s3_reg[3] ;
  wire \ram_wr_data_s3_reg[3]_0 ;
  wire \ram_wr_data_s3_reg[3]_1 ;
  wire \ram_wr_data_s3_reg[3]_2 ;
  wire \ram_wr_data_s3_reg[7] ;
  wire \ram_wr_data_s3_reg[7]_0 ;
  wire \ram_wr_data_s3_reg[7]_1 ;
  wire \ram_wr_data_s3_reg[7]_2 ;
  wire [1:0]\tile_s1_reg[1] ;
  wire \tile_s3_reg[2] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_bl_d2[0]_i_3 
       (.I0(\cdf_tl_d2[0]_i_8_n_0 ),
        .I1(ram_reg_24),
        .I2(mapping_br_tile_idx_d1[1]),
        .I3(ram_reg_25),
        .I4(mapping_br_tile_idx_d1[0]),
        .I5(ram_reg_26),
        .O(\cdf_bl_d2_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_bl_d2[1]_i_3 
       (.I0(\cdf_tl_d2[1]_i_8_n_0 ),
        .I1(ram_reg_21),
        .I2(mapping_br_tile_idx_d1[1]),
        .I3(ram_reg_22),
        .I4(mapping_br_tile_idx_d1[0]),
        .I5(ram_reg_23),
        .O(\cdf_bl_d2_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_bl_d2[2]_i_3 
       (.I0(\cdf_tl_d2[2]_i_8_n_0 ),
        .I1(ram_reg_18),
        .I2(mapping_br_tile_idx_d1[1]),
        .I3(ram_reg_19),
        .I4(mapping_br_tile_idx_d1[0]),
        .I5(ram_reg_20),
        .O(\cdf_bl_d2_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_bl_d2[3]_i_3 
       (.I0(\cdf_tl_d2[3]_i_8_n_0 ),
        .I1(ram_reg_15),
        .I2(mapping_br_tile_idx_d1[1]),
        .I3(ram_reg_16),
        .I4(mapping_br_tile_idx_d1[0]),
        .I5(ram_reg_17),
        .O(\cdf_bl_d2_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_bl_d2[4]_i_3 
       (.I0(\cdf_tl_d2[4]_i_8_n_0 ),
        .I1(ram_reg_12),
        .I2(mapping_br_tile_idx_d1[1]),
        .I3(ram_reg_13),
        .I4(mapping_br_tile_idx_d1[0]),
        .I5(ram_reg_14),
        .O(\cdf_bl_d2_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_bl_d2[5]_i_3 
       (.I0(\cdf_tl_d2[5]_i_8_n_0 ),
        .I1(ram_reg_9),
        .I2(mapping_br_tile_idx_d1[1]),
        .I3(ram_reg_10),
        .I4(mapping_br_tile_idx_d1[0]),
        .I5(ram_reg_11),
        .O(\cdf_bl_d2_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_bl_d2[6]_i_3 
       (.I0(\cdf_tl_d2[6]_i_8_n_0 ),
        .I1(ram_reg_6),
        .I2(mapping_br_tile_idx_d1[1]),
        .I3(ram_reg_7),
        .I4(mapping_br_tile_idx_d1[0]),
        .I5(ram_reg_8),
        .O(\cdf_bl_d2_reg[6] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_bl_d2[7]_i_3 
       (.I0(\cdf_tl_d2[7]_i_8_n_0 ),
        .I1(ram_reg_3),
        .I2(mapping_br_tile_idx_d1[1]),
        .I3(ram_reg_4),
        .I4(mapping_br_tile_idx_d1[0]),
        .I5(ram_reg_5),
        .O(\cdf_bl_d2_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_br_d2[0]_i_3 
       (.I0(\cdf_tr_d2[0]_i_8_n_0 ),
        .I1(ram_reg_48),
        .I2(mapping_br_tile_idx_d1[1]),
        .I3(ram_reg_49),
        .I4(mapping_br_tile_idx_d1[0]),
        .I5(ram_reg_50),
        .O(\cdf_br_d2_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_br_d2[1]_i_3 
       (.I0(\cdf_tr_d2[1]_i_8_n_0 ),
        .I1(ram_reg_45),
        .I2(mapping_br_tile_idx_d1[1]),
        .I3(ram_reg_46),
        .I4(mapping_br_tile_idx_d1[0]),
        .I5(ram_reg_47),
        .O(\cdf_br_d2_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_br_d2[2]_i_3 
       (.I0(\cdf_tr_d2[2]_i_8_n_0 ),
        .I1(ram_reg_42),
        .I2(mapping_br_tile_idx_d1[1]),
        .I3(ram_reg_43),
        .I4(mapping_br_tile_idx_d1[0]),
        .I5(ram_reg_44),
        .O(\cdf_br_d2_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_br_d2[3]_i_3 
       (.I0(\cdf_tr_d2[3]_i_8_n_0 ),
        .I1(ram_reg_39),
        .I2(mapping_br_tile_idx_d1[1]),
        .I3(ram_reg_40),
        .I4(mapping_br_tile_idx_d1[0]),
        .I5(ram_reg_41),
        .O(\cdf_br_d2_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_br_d2[4]_i_3 
       (.I0(\cdf_tr_d2[4]_i_8_n_0 ),
        .I1(ram_reg_36),
        .I2(mapping_br_tile_idx_d1[1]),
        .I3(ram_reg_37),
        .I4(mapping_br_tile_idx_d1[0]),
        .I5(ram_reg_38),
        .O(\cdf_br_d2_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_br_d2[5]_i_3 
       (.I0(\cdf_tr_d2[5]_i_8_n_0 ),
        .I1(ram_reg_33),
        .I2(mapping_br_tile_idx_d1[1]),
        .I3(ram_reg_34),
        .I4(mapping_br_tile_idx_d1[0]),
        .I5(ram_reg_35),
        .O(\cdf_br_d2_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_br_d2[6]_i_3 
       (.I0(\cdf_tr_d2[6]_i_8_n_0 ),
        .I1(ram_reg_30),
        .I2(mapping_br_tile_idx_d1[1]),
        .I3(ram_reg_31),
        .I4(mapping_br_tile_idx_d1[0]),
        .I5(ram_reg_32),
        .O(\cdf_br_d2_reg[6] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_br_d2[7]_i_3 
       (.I0(\cdf_tr_d2[7]_i_8_n_0 ),
        .I1(ram_reg_27),
        .I2(mapping_br_tile_idx_d1[1]),
        .I3(ram_reg_28),
        .I4(mapping_br_tile_idx_d1[0]),
        .I5(ram_reg_29),
        .O(\cdf_br_d2_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[0]_i_3 
       (.I0(\cdf_tl_d2[0]_i_8_n_0 ),
        .I1(ram_reg_24),
        .I2(mapping_tl_tile_idx_d1[3]),
        .I3(ram_reg_25),
        .I4(mapping_tl_tile_idx_d1[2]),
        .I5(ram_reg_26),
        .O(\cdf_tl_d2_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[0]_i_8 
       (.I0(\ram_a_dout_b[15]__0 [0]),
        .I1(DOBDO[0]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_1[0]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_2[0]),
        .O(\cdf_tl_d2[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[1]_i_3 
       (.I0(\cdf_tl_d2[1]_i_8_n_0 ),
        .I1(ram_reg_21),
        .I2(mapping_tl_tile_idx_d1[3]),
        .I3(ram_reg_22),
        .I4(mapping_tl_tile_idx_d1[2]),
        .I5(ram_reg_23),
        .O(\cdf_tl_d2_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[1]_i_8 
       (.I0(\ram_a_dout_b[15]__0 [1]),
        .I1(DOBDO[1]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_1[1]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_2[1]),
        .O(\cdf_tl_d2[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[2]_i_3 
       (.I0(\cdf_tl_d2[2]_i_8_n_0 ),
        .I1(ram_reg_18),
        .I2(mapping_tl_tile_idx_d1[3]),
        .I3(ram_reg_19),
        .I4(mapping_tl_tile_idx_d1[2]),
        .I5(ram_reg_20),
        .O(\cdf_tl_d2_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[2]_i_8 
       (.I0(\ram_a_dout_b[15]__0 [2]),
        .I1(DOBDO[2]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_1[2]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_2[2]),
        .O(\cdf_tl_d2[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[3]_i_3 
       (.I0(\cdf_tl_d2[3]_i_8_n_0 ),
        .I1(ram_reg_15),
        .I2(mapping_tl_tile_idx_d1[3]),
        .I3(ram_reg_16),
        .I4(mapping_tl_tile_idx_d1[2]),
        .I5(ram_reg_17),
        .O(\cdf_tl_d2_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[3]_i_8 
       (.I0(\ram_a_dout_b[15]__0 [3]),
        .I1(DOBDO[3]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_1[3]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_2[3]),
        .O(\cdf_tl_d2[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[4]_i_3 
       (.I0(\cdf_tl_d2[4]_i_8_n_0 ),
        .I1(ram_reg_12),
        .I2(mapping_tl_tile_idx_d1[3]),
        .I3(ram_reg_13),
        .I4(mapping_tl_tile_idx_d1[2]),
        .I5(ram_reg_14),
        .O(\cdf_tl_d2_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[4]_i_8 
       (.I0(\ram_a_dout_b[15]__0 [4]),
        .I1(DOBDO[4]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_1[4]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_2[4]),
        .O(\cdf_tl_d2[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[5]_i_3 
       (.I0(\cdf_tl_d2[5]_i_8_n_0 ),
        .I1(ram_reg_9),
        .I2(mapping_tl_tile_idx_d1[3]),
        .I3(ram_reg_10),
        .I4(mapping_tl_tile_idx_d1[2]),
        .I5(ram_reg_11),
        .O(\cdf_tl_d2_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[5]_i_8 
       (.I0(\ram_a_dout_b[15]__0 [5]),
        .I1(DOBDO[5]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_1[5]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_2[5]),
        .O(\cdf_tl_d2[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[6]_i_3 
       (.I0(\cdf_tl_d2[6]_i_8_n_0 ),
        .I1(ram_reg_6),
        .I2(mapping_tl_tile_idx_d1[3]),
        .I3(ram_reg_7),
        .I4(mapping_tl_tile_idx_d1[2]),
        .I5(ram_reg_8),
        .O(\cdf_tl_d2_reg[6] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[6]_i_8 
       (.I0(\ram_a_dout_b[15]__0 [6]),
        .I1(DOBDO[6]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_1[6]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_2[6]),
        .O(\cdf_tl_d2[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[7]_i_3 
       (.I0(\cdf_tl_d2[7]_i_8_n_0 ),
        .I1(ram_reg_3),
        .I2(mapping_tl_tile_idx_d1[3]),
        .I3(ram_reg_4),
        .I4(mapping_tl_tile_idx_d1[2]),
        .I5(ram_reg_5),
        .O(\cdf_tl_d2_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[7]_i_8 
       (.I0(\ram_a_dout_b[15]__0 [7]),
        .I1(DOBDO[7]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_1[7]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_2[7]),
        .O(\cdf_tl_d2[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[0]_i_3 
       (.I0(\cdf_tr_d2[0]_i_8_n_0 ),
        .I1(ram_reg_48),
        .I2(mapping_tl_tile_idx_d1[3]),
        .I3(ram_reg_49),
        .I4(mapping_tl_tile_idx_d1[2]),
        .I5(ram_reg_50),
        .O(\cdf_tr_d2_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[0]_i_8 
       (.I0(\ram_a_dout_b[15]__0 [0]),
        .I1(DOBDO[0]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_1[0]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_2[0]),
        .O(\cdf_tr_d2[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[1]_i_3 
       (.I0(\cdf_tr_d2[1]_i_8_n_0 ),
        .I1(ram_reg_45),
        .I2(mapping_tl_tile_idx_d1[3]),
        .I3(ram_reg_46),
        .I4(mapping_tl_tile_idx_d1[2]),
        .I5(ram_reg_47),
        .O(\cdf_tr_d2_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[1]_i_8 
       (.I0(\ram_a_dout_b[15]__0 [1]),
        .I1(DOBDO[1]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_1[1]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_2[1]),
        .O(\cdf_tr_d2[1]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[2]_i_3 
       (.I0(\cdf_tr_d2[2]_i_8_n_0 ),
        .I1(ram_reg_42),
        .I2(mapping_tl_tile_idx_d1[3]),
        .I3(ram_reg_43),
        .I4(mapping_tl_tile_idx_d1[2]),
        .I5(ram_reg_44),
        .O(\cdf_tr_d2_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[2]_i_8 
       (.I0(\ram_a_dout_b[15]__0 [2]),
        .I1(DOBDO[2]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_1[2]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_2[2]),
        .O(\cdf_tr_d2[2]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[3]_i_3 
       (.I0(\cdf_tr_d2[3]_i_8_n_0 ),
        .I1(ram_reg_39),
        .I2(mapping_tl_tile_idx_d1[3]),
        .I3(ram_reg_40),
        .I4(mapping_tl_tile_idx_d1[2]),
        .I5(ram_reg_41),
        .O(\cdf_tr_d2_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[3]_i_8 
       (.I0(\ram_a_dout_b[15]__0 [3]),
        .I1(DOBDO[3]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_1[3]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_2[3]),
        .O(\cdf_tr_d2[3]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[4]_i_3 
       (.I0(\cdf_tr_d2[4]_i_8_n_0 ),
        .I1(ram_reg_36),
        .I2(mapping_tl_tile_idx_d1[3]),
        .I3(ram_reg_37),
        .I4(mapping_tl_tile_idx_d1[2]),
        .I5(ram_reg_38),
        .O(\cdf_tr_d2_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[4]_i_8 
       (.I0(\ram_a_dout_b[15]__0 [4]),
        .I1(DOBDO[4]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_1[4]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_2[4]),
        .O(\cdf_tr_d2[4]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[5]_i_3 
       (.I0(\cdf_tr_d2[5]_i_8_n_0 ),
        .I1(ram_reg_33),
        .I2(mapping_tl_tile_idx_d1[3]),
        .I3(ram_reg_34),
        .I4(mapping_tl_tile_idx_d1[2]),
        .I5(ram_reg_35),
        .O(\cdf_tr_d2_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[5]_i_8 
       (.I0(\ram_a_dout_b[15]__0 [5]),
        .I1(DOBDO[5]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_1[5]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_2[5]),
        .O(\cdf_tr_d2[5]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[6]_i_3 
       (.I0(\cdf_tr_d2[6]_i_8_n_0 ),
        .I1(ram_reg_30),
        .I2(mapping_tl_tile_idx_d1[3]),
        .I3(ram_reg_31),
        .I4(mapping_tl_tile_idx_d1[2]),
        .I5(ram_reg_32),
        .O(\cdf_tr_d2_reg[6] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[6]_i_8 
       (.I0(\ram_a_dout_b[15]__0 [6]),
        .I1(DOBDO[6]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_1[6]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_2[6]),
        .O(\cdf_tr_d2[6]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[7]_i_3 
       (.I0(\cdf_tr_d2[7]_i_8_n_0 ),
        .I1(ram_reg_27),
        .I2(mapping_tl_tile_idx_d1[3]),
        .I3(ram_reg_28),
        .I4(mapping_tl_tile_idx_d1[2]),
        .I5(ram_reg_29),
        .O(\cdf_tr_d2_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[7]_i_8 
       (.I0(\ram_a_dout_b[15]__0 [7]),
        .I1(DOBDO[7]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_1[7]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_2[7]),
        .O(\cdf_tr_d2[7]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[0]_i_12 
       (.I0(\ram_a_dout_b[15]__0 [0]),
        .I1(DOBDO[0]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[0]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[0]),
        .O(\hist_buf_dina_r_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[10]_i_12 
       (.I0(\ram_a_dout_b[15]__0 [10]),
        .I1(DOBDO[10]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[10]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[10]),
        .O(\hist_buf_dina_r_reg[10] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[11]_i_12 
       (.I0(\ram_a_dout_b[15]__0 [11]),
        .I1(DOBDO[11]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[11]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[11]),
        .O(\hist_buf_dina_r_reg[11] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[12]_i_12 
       (.I0(\ram_a_dout_b[15]__0 [12]),
        .I1(DOBDO[12]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[12]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[12]),
        .O(\hist_buf_dina_r_reg[12] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[13]_i_12 
       (.I0(\ram_a_dout_b[15]__0 [13]),
        .I1(DOBDO[13]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[13]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[13]),
        .O(\hist_buf_dina_r_reg[13] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[14]_i_12 
       (.I0(\ram_a_dout_b[15]__0 [14]),
        .I1(DOBDO[14]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[14]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[14]),
        .O(\hist_buf_dina_r_reg[14] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[15]_i_14 
       (.I0(\ram_a_dout_b[15]__0 [15]),
        .I1(DOBDO[15]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[15]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[15]),
        .O(\hist_buf_dina_r_reg[15] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[1]_i_12 
       (.I0(\ram_a_dout_b[15]__0 [1]),
        .I1(DOBDO[1]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[1]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[1]),
        .O(\hist_buf_dina_r_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[2]_i_12 
       (.I0(\ram_a_dout_b[15]__0 [2]),
        .I1(DOBDO[2]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[2]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[2]),
        .O(\hist_buf_dina_r_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[3]_i_12 
       (.I0(\ram_a_dout_b[15]__0 [3]),
        .I1(DOBDO[3]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[3]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[3]),
        .O(\hist_buf_dina_r_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[4]_i_12 
       (.I0(\ram_a_dout_b[15]__0 [4]),
        .I1(DOBDO[4]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[4]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[4]),
        .O(\hist_buf_dina_r_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[5]_i_12 
       (.I0(\ram_a_dout_b[15]__0 [5]),
        .I1(DOBDO[5]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[5]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[5]),
        .O(\hist_buf_dina_r_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[6]_i_12 
       (.I0(\ram_a_dout_b[15]__0 [6]),
        .I1(DOBDO[6]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[6]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[6]),
        .O(\hist_buf_dina_r_reg[6] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[7]_i_12 
       (.I0(\ram_a_dout_b[15]__0 [7]),
        .I1(DOBDO[7]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[7]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[7]),
        .O(\hist_buf_dina_r_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[8]_i_12 
       (.I0(\ram_a_dout_b[15]__0 [8]),
        .I1(DOBDO[8]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[8]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[8]),
        .O(\hist_buf_dina_r_reg[8] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[9]_i_12 
       (.I0(\ram_a_dout_b[15]__0 [9]),
        .I1(DOBDO[9]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[9]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[9]),
        .O(\hist_buf_dina_r_reg[9] ));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,\ram_a_addr_a[15]_29 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\pixel_s1_reg[7] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pclk_IBUF_BUFG),
        .CLKBWRCLK(pclk_IBUF_BUFG),
        .DIADI(\ram_wr_data_s3_reg[15]_3 ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(\ram_a_dout_b[15]__0 ),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\ram_a_we_a[15]_14 ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_2__28
       (.I0(Q[7]),
        .I1(ram_reg_0),
        .I2(cdf_addr[7]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [7]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[15]_29 [7]));
  LUT3 #(
    .INIT(8'h8A)) 
    ram_reg_i_36__16
       (.I0(clear_busy_reg),
        .I1(ping_pong_flag_reg_rep__0),
        .I2(init_clear_done),
        .O(ram_reg_0));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_3__28
       (.I0(Q[6]),
        .I1(ram_reg_0),
        .I2(cdf_addr[6]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [6]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[15]_29 [6]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_4__28
       (.I0(Q[5]),
        .I1(ram_reg_0),
        .I2(cdf_addr[5]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [5]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[15]_29 [5]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_5__28
       (.I0(Q[4]),
        .I1(ram_reg_0),
        .I2(cdf_addr[4]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [4]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[15]_29 [4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_6__28
       (.I0(Q[3]),
        .I1(ram_reg_0),
        .I2(cdf_addr[3]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [3]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[15]_29 [3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_7__28
       (.I0(Q[2]),
        .I1(ram_reg_0),
        .I2(cdf_addr[2]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [2]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[15]_29 [2]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_8__28
       (.I0(Q[1]),
        .I1(ram_reg_0),
        .I2(cdf_addr[1]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [1]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[15]_29 [1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_9__28
       (.I0(Q[0]),
        .I1(ram_reg_0),
        .I2(cdf_addr[0]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [0]),
        .I5(\tile_s3_reg[2] ),
        .O(\ram_a_addr_a[15]_29 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[11]_i_37 
       (.I0(\ram_a_dout_b[15]__0 [11]),
        .I1(DOBDO[11]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_1[11]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_2[11]),
        .O(\ram_wr_data_s3_reg[11] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[11]_i_45 
       (.I0(\ram_a_dout_b[15]__0 [10]),
        .I1(DOBDO[10]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_1[10]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_2[10]),
        .O(\ram_wr_data_s3_reg[11]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[11]_i_53 
       (.I0(\ram_a_dout_b[15]__0 [9]),
        .I1(DOBDO[9]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_1[9]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_2[9]),
        .O(\ram_wr_data_s3_reg[11]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[11]_i_61 
       (.I0(\ram_a_dout_b[15]__0 [8]),
        .I1(DOBDO[8]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_1[8]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_2[8]),
        .O(\ram_wr_data_s3_reg[11]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[15]_i_37 
       (.I0(\ram_a_dout_b[15]__0 [15]),
        .I1(DOBDO[15]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_1[15]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_2[15]),
        .O(\ram_wr_data_s3_reg[15] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[15]_i_45 
       (.I0(\ram_a_dout_b[15]__0 [14]),
        .I1(DOBDO[14]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_1[14]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_2[14]),
        .O(\ram_wr_data_s3_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[15]_i_53 
       (.I0(\ram_a_dout_b[15]__0 [13]),
        .I1(DOBDO[13]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_1[13]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_2[13]),
        .O(\ram_wr_data_s3_reg[15]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[15]_i_61 
       (.I0(\ram_a_dout_b[15]__0 [12]),
        .I1(DOBDO[12]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_1[12]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_2[12]),
        .O(\ram_wr_data_s3_reg[15]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[3]_i_37 
       (.I0(\ram_a_dout_b[15]__0 [3]),
        .I1(DOBDO[3]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_1[3]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_2[3]),
        .O(\ram_wr_data_s3_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[3]_i_45 
       (.I0(\ram_a_dout_b[15]__0 [2]),
        .I1(DOBDO[2]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_1[2]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_2[2]),
        .O(\ram_wr_data_s3_reg[3]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[3]_i_49 
       (.I0(\ram_a_dout_b[15]__0 [1]),
        .I1(DOBDO[1]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_1[1]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_2[1]),
        .O(\ram_wr_data_s3_reg[3]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[3]_i_57 
       (.I0(\ram_a_dout_b[15]__0 [0]),
        .I1(DOBDO[0]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_1[0]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_2[0]),
        .O(\ram_wr_data_s3_reg[3]_2 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[7]_i_37 
       (.I0(\ram_a_dout_b[15]__0 [7]),
        .I1(DOBDO[7]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_1[7]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_2[7]),
        .O(\ram_wr_data_s3_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[7]_i_45 
       (.I0(\ram_a_dout_b[15]__0 [6]),
        .I1(DOBDO[6]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_1[6]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_2[6]),
        .O(\ram_wr_data_s3_reg[7]_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[7]_i_53 
       (.I0(\ram_a_dout_b[15]__0 [5]),
        .I1(DOBDO[5]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_1[5]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_2[5]),
        .O(\ram_wr_data_s3_reg[7]_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[7]_i_61 
       (.I0(\ram_a_dout_b[15]__0 [4]),
        .I1(DOBDO[4]),
        .I2(\tile_s1_reg[1] [1]),
        .I3(ram_reg_1[4]),
        .I4(\tile_s1_reg[1] [0]),
        .I5(ram_reg_2[4]),
        .O(\ram_wr_data_s3_reg[7]_2 ));
endmodule

(* ORIG_REF_NAME = "clahe_simple_dual_ram_model" *) 
module clahe_simple_dual_ram_model_6
   (DOBDO,
    pclk_IBUF_BUFG,
    \ram_a_we_a[1]_0 ,
    \pixel_s1_reg[7] ,
    \ram_wr_data_s3_reg[15] ,
    Q,
    clear_busy_reg,
    cdf_addr,
    cdf_wr_en_reg,
    \pixel_s3_reg[7] ,
    \tile_s3_reg[1] );
  output [15:0]DOBDO;
  input pclk_IBUF_BUFG;
  input \ram_a_we_a[1]_0 ;
  input [7:0]\pixel_s1_reg[7] ;
  input [15:0]\ram_wr_data_s3_reg[15] ;
  input [7:0]Q;
  input clear_busy_reg;
  input [7:0]cdf_addr;
  input cdf_wr_en_reg;
  input [7:0]\pixel_s3_reg[7] ;
  input \tile_s3_reg[1] ;

  wire [15:0]DOBDO;
  wire [7:0]Q;
  wire [7:0]cdf_addr;
  wire cdf_wr_en_reg;
  wire clear_busy_reg;
  wire pclk_IBUF_BUFG;
  wire [7:0]\pixel_s1_reg[7] ;
  wire [7:0]\pixel_s3_reg[7] ;
  wire [7:0]\ram_a_addr_a[1]_18 ;
  wire \ram_a_we_a[1]_0 ;
  wire [15:0]\ram_wr_data_s3_reg[15] ;
  wire \tile_s3_reg[1] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,\ram_a_addr_a[1]_18 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\pixel_s1_reg[7] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pclk_IBUF_BUFG),
        .CLKBWRCLK(pclk_IBUF_BUFG),
        .DIADI(\ram_wr_data_s3_reg[15] ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\ram_a_we_a[1]_0 ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_2__17
       (.I0(Q[7]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[7]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [7]),
        .I5(\tile_s3_reg[1] ),
        .O(\ram_a_addr_a[1]_18 [7]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_3__17
       (.I0(Q[6]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[6]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [6]),
        .I5(\tile_s3_reg[1] ),
        .O(\ram_a_addr_a[1]_18 [6]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_4__17
       (.I0(Q[5]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[5]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [5]),
        .I5(\tile_s3_reg[1] ),
        .O(\ram_a_addr_a[1]_18 [5]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_5__17
       (.I0(Q[4]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[4]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [4]),
        .I5(\tile_s3_reg[1] ),
        .O(\ram_a_addr_a[1]_18 [4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_6__17
       (.I0(Q[3]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[3]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [3]),
        .I5(\tile_s3_reg[1] ),
        .O(\ram_a_addr_a[1]_18 [3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_7__17
       (.I0(Q[2]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[2]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [2]),
        .I5(\tile_s3_reg[1] ),
        .O(\ram_a_addr_a[1]_18 [2]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_8__17
       (.I0(Q[1]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[1]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [1]),
        .I5(\tile_s3_reg[1] ),
        .O(\ram_a_addr_a[1]_18 [1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_9__17
       (.I0(Q[0]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[0]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [0]),
        .I5(\tile_s3_reg[1] ),
        .O(\ram_a_addr_a[1]_18 [0]));
endmodule

(* ORIG_REF_NAME = "clahe_simple_dual_ram_model" *) 
module clahe_simple_dual_ram_model_7
   (DOBDO,
    pclk_IBUF_BUFG,
    \ram_a_we_a[2]_1 ,
    \pixel_s1_reg[7] ,
    \ram_wr_data_s3_reg[15] ,
    Q,
    clear_busy_reg,
    cdf_addr,
    cdf_wr_en_reg,
    \pixel_s3_reg[7] ,
    \tile_s3_reg[0] );
  output [15:0]DOBDO;
  input pclk_IBUF_BUFG;
  input \ram_a_we_a[2]_1 ;
  input [7:0]\pixel_s1_reg[7] ;
  input [15:0]\ram_wr_data_s3_reg[15] ;
  input [7:0]Q;
  input clear_busy_reg;
  input [7:0]cdf_addr;
  input cdf_wr_en_reg;
  input [7:0]\pixel_s3_reg[7] ;
  input \tile_s3_reg[0] ;

  wire [15:0]DOBDO;
  wire [7:0]Q;
  wire [7:0]cdf_addr;
  wire cdf_wr_en_reg;
  wire clear_busy_reg;
  wire pclk_IBUF_BUFG;
  wire [7:0]\pixel_s1_reg[7] ;
  wire [7:0]\pixel_s3_reg[7] ;
  wire [7:0]\ram_a_addr_a[2]_17 ;
  wire \ram_a_we_a[2]_1 ;
  wire [15:0]\ram_wr_data_s3_reg[15] ;
  wire \tile_s3_reg[0] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,\ram_a_addr_a[2]_17 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\pixel_s1_reg[7] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pclk_IBUF_BUFG),
        .CLKBWRCLK(pclk_IBUF_BUFG),
        .DIADI(\ram_wr_data_s3_reg[15] ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\ram_a_we_a[2]_1 ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_2__16
       (.I0(Q[7]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[7]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [7]),
        .I5(\tile_s3_reg[0] ),
        .O(\ram_a_addr_a[2]_17 [7]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_3__16
       (.I0(Q[6]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[6]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [6]),
        .I5(\tile_s3_reg[0] ),
        .O(\ram_a_addr_a[2]_17 [6]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_4__16
       (.I0(Q[5]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[5]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [5]),
        .I5(\tile_s3_reg[0] ),
        .O(\ram_a_addr_a[2]_17 [5]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_5__16
       (.I0(Q[4]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[4]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [4]),
        .I5(\tile_s3_reg[0] ),
        .O(\ram_a_addr_a[2]_17 [4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_6__16
       (.I0(Q[3]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[3]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [3]),
        .I5(\tile_s3_reg[0] ),
        .O(\ram_a_addr_a[2]_17 [3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_7__16
       (.I0(Q[2]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[2]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [2]),
        .I5(\tile_s3_reg[0] ),
        .O(\ram_a_addr_a[2]_17 [2]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_8__16
       (.I0(Q[1]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[1]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [1]),
        .I5(\tile_s3_reg[0] ),
        .O(\ram_a_addr_a[2]_17 [1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_9__16
       (.I0(Q[0]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[0]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [0]),
        .I5(\tile_s3_reg[0] ),
        .O(\ram_a_addr_a[2]_17 [0]));
endmodule

(* ORIG_REF_NAME = "clahe_simple_dual_ram_model" *) 
module clahe_simple_dual_ram_model_8
   (\ram_wr_data_s3_reg[15] ,
    \ram_wr_data_s3_reg[15]_0 ,
    \ram_wr_data_s3_reg[15]_1 ,
    \ram_wr_data_s3_reg[15]_2 ,
    \ram_wr_data_s3_reg[11] ,
    \ram_wr_data_s3_reg[11]_0 ,
    \ram_wr_data_s3_reg[11]_1 ,
    \ram_wr_data_s3_reg[11]_2 ,
    \ram_wr_data_s3_reg[7] ,
    \ram_wr_data_s3_reg[7]_0 ,
    \ram_wr_data_s3_reg[7]_1 ,
    \ram_wr_data_s3_reg[7]_2 ,
    \ram_wr_data_s3_reg[3] ,
    \ram_wr_data_s3_reg[3]_0 ,
    \ram_wr_data_s3_reg[3]_1 ,
    \ram_wr_data_s3_reg[3]_2 ,
    \hist_buf_dina_r_reg[15] ,
    \hist_buf_dina_r_reg[14] ,
    \hist_buf_dina_r_reg[13] ,
    \hist_buf_dina_r_reg[12] ,
    \hist_buf_dina_r_reg[11] ,
    \hist_buf_dina_r_reg[10] ,
    \hist_buf_dina_r_reg[9] ,
    \hist_buf_dina_r_reg[8] ,
    \hist_buf_dina_r_reg[7] ,
    \hist_buf_dina_r_reg[6] ,
    \hist_buf_dina_r_reg[5] ,
    \hist_buf_dina_r_reg[4] ,
    \hist_buf_dina_r_reg[3] ,
    \hist_buf_dina_r_reg[2] ,
    \hist_buf_dina_r_reg[1] ,
    \hist_buf_dina_r_reg[0] ,
    \cdf_bl_d2_reg[7] ,
    \cdf_bl_d2_reg[6] ,
    \cdf_bl_d2_reg[5] ,
    \cdf_bl_d2_reg[4] ,
    \cdf_bl_d2_reg[3] ,
    \cdf_bl_d2_reg[2] ,
    \cdf_bl_d2_reg[1] ,
    \cdf_bl_d2_reg[0] ,
    \cdf_br_d2_reg[7] ,
    \cdf_br_d2_reg[6] ,
    \cdf_br_d2_reg[5] ,
    \cdf_br_d2_reg[4] ,
    \cdf_br_d2_reg[3] ,
    \cdf_br_d2_reg[2] ,
    \cdf_br_d2_reg[1] ,
    \cdf_br_d2_reg[0] ,
    pclk_IBUF_BUFG,
    \ram_a_we_a[3]_2 ,
    ADDRBWRADDR,
    \ram_wr_data_s3_reg[15]_3 ,
    Q,
    clear_busy_reg,
    cdf_addr,
    cdf_wr_en_reg,
    \pixel_s3_reg[7] ,
    \tile_s3_reg[0] ,
    \tile_s1_reg[3] ,
    \tile_s1_reg[2] ,
    ram_reg_0,
    DOBDO,
    ram_reg_1,
    ram_reg_2,
    \tile_s1_reg[2]_0 ,
    ram_reg_3,
    \tile_s1_reg[2]_1 ,
    ram_reg_4,
    \tile_s1_reg[2]_2 ,
    ram_reg_5,
    \tile_s1_reg[2]_3 ,
    ram_reg_6,
    \tile_s1_reg[2]_4 ,
    ram_reg_7,
    \tile_s1_reg[2]_5 ,
    ram_reg_8,
    \tile_s1_reg[2]_6 ,
    ram_reg_9,
    \tile_s1_reg[2]_7 ,
    ram_reg_10,
    \tile_s1_reg[2]_8 ,
    ram_reg_11,
    \tile_s1_reg[2]_9 ,
    ram_reg_12,
    \tile_s1_reg[2]_10 ,
    ram_reg_13,
    \tile_s1_reg[2]_11 ,
    ram_reg_14,
    \tile_s1_reg[2]_12 ,
    ram_reg_15,
    \tile_s1_reg[2]_13 ,
    ram_reg_16,
    \tile_s1_reg[2]_14 ,
    ram_reg_17,
    cdf_tile_idx,
    ram_reg_18,
    ram_reg_19,
    ram_reg_20,
    ram_reg_21,
    ram_reg_22,
    ram_reg_23,
    ram_reg_24,
    ram_reg_25,
    ram_reg_26,
    ram_reg_27,
    ram_reg_28,
    ram_reg_29,
    ram_reg_30,
    ram_reg_31,
    ram_reg_32,
    ram_reg_33,
    mapping_tl_tile_idx_d1,
    mapping_tr_tile_idx_d1);
  output \ram_wr_data_s3_reg[15] ;
  output \ram_wr_data_s3_reg[15]_0 ;
  output \ram_wr_data_s3_reg[15]_1 ;
  output \ram_wr_data_s3_reg[15]_2 ;
  output \ram_wr_data_s3_reg[11] ;
  output \ram_wr_data_s3_reg[11]_0 ;
  output \ram_wr_data_s3_reg[11]_1 ;
  output \ram_wr_data_s3_reg[11]_2 ;
  output \ram_wr_data_s3_reg[7] ;
  output \ram_wr_data_s3_reg[7]_0 ;
  output \ram_wr_data_s3_reg[7]_1 ;
  output \ram_wr_data_s3_reg[7]_2 ;
  output \ram_wr_data_s3_reg[3] ;
  output \ram_wr_data_s3_reg[3]_0 ;
  output \ram_wr_data_s3_reg[3]_1 ;
  output \ram_wr_data_s3_reg[3]_2 ;
  output \hist_buf_dina_r_reg[15] ;
  output \hist_buf_dina_r_reg[14] ;
  output \hist_buf_dina_r_reg[13] ;
  output \hist_buf_dina_r_reg[12] ;
  output \hist_buf_dina_r_reg[11] ;
  output \hist_buf_dina_r_reg[10] ;
  output \hist_buf_dina_r_reg[9] ;
  output \hist_buf_dina_r_reg[8] ;
  output \hist_buf_dina_r_reg[7] ;
  output \hist_buf_dina_r_reg[6] ;
  output \hist_buf_dina_r_reg[5] ;
  output \hist_buf_dina_r_reg[4] ;
  output \hist_buf_dina_r_reg[3] ;
  output \hist_buf_dina_r_reg[2] ;
  output \hist_buf_dina_r_reg[1] ;
  output \hist_buf_dina_r_reg[0] ;
  output \cdf_bl_d2_reg[7] ;
  output \cdf_bl_d2_reg[6] ;
  output \cdf_bl_d2_reg[5] ;
  output \cdf_bl_d2_reg[4] ;
  output \cdf_bl_d2_reg[3] ;
  output \cdf_bl_d2_reg[2] ;
  output \cdf_bl_d2_reg[1] ;
  output \cdf_bl_d2_reg[0] ;
  output \cdf_br_d2_reg[7] ;
  output \cdf_br_d2_reg[6] ;
  output \cdf_br_d2_reg[5] ;
  output \cdf_br_d2_reg[4] ;
  output \cdf_br_d2_reg[3] ;
  output \cdf_br_d2_reg[2] ;
  output \cdf_br_d2_reg[1] ;
  output \cdf_br_d2_reg[0] ;
  input pclk_IBUF_BUFG;
  input \ram_a_we_a[3]_2 ;
  input [7:0]ADDRBWRADDR;
  input [15:0]\ram_wr_data_s3_reg[15]_3 ;
  input [7:0]Q;
  input clear_busy_reg;
  input [7:0]cdf_addr;
  input cdf_wr_en_reg;
  input [7:0]\pixel_s3_reg[7] ;
  input \tile_s3_reg[0] ;
  input [3:0]\tile_s1_reg[3] ;
  input \tile_s1_reg[2] ;
  input ram_reg_0;
  input [15:0]DOBDO;
  input [15:0]ram_reg_1;
  input [15:0]ram_reg_2;
  input \tile_s1_reg[2]_0 ;
  input ram_reg_3;
  input \tile_s1_reg[2]_1 ;
  input ram_reg_4;
  input \tile_s1_reg[2]_2 ;
  input ram_reg_5;
  input \tile_s1_reg[2]_3 ;
  input ram_reg_6;
  input \tile_s1_reg[2]_4 ;
  input ram_reg_7;
  input \tile_s1_reg[2]_5 ;
  input ram_reg_8;
  input \tile_s1_reg[2]_6 ;
  input ram_reg_9;
  input \tile_s1_reg[2]_7 ;
  input ram_reg_10;
  input \tile_s1_reg[2]_8 ;
  input ram_reg_11;
  input \tile_s1_reg[2]_9 ;
  input ram_reg_12;
  input \tile_s1_reg[2]_10 ;
  input ram_reg_13;
  input \tile_s1_reg[2]_11 ;
  input ram_reg_14;
  input \tile_s1_reg[2]_12 ;
  input ram_reg_15;
  input \tile_s1_reg[2]_13 ;
  input ram_reg_16;
  input \tile_s1_reg[2]_14 ;
  input ram_reg_17;
  input [2:0]cdf_tile_idx;
  input ram_reg_18;
  input ram_reg_19;
  input ram_reg_20;
  input ram_reg_21;
  input ram_reg_22;
  input ram_reg_23;
  input ram_reg_24;
  input ram_reg_25;
  input ram_reg_26;
  input ram_reg_27;
  input ram_reg_28;
  input ram_reg_29;
  input ram_reg_30;
  input ram_reg_31;
  input ram_reg_32;
  input ram_reg_33;
  input [1:0]mapping_tl_tile_idx_d1;
  input [1:0]mapping_tr_tile_idx_d1;

  wire [7:0]ADDRBWRADDR;
  wire [15:0]DOBDO;
  wire [7:0]Q;
  wire [7:0]cdf_addr;
  wire \cdf_bl_d2_reg[0] ;
  wire \cdf_bl_d2_reg[1] ;
  wire \cdf_bl_d2_reg[2] ;
  wire \cdf_bl_d2_reg[3] ;
  wire \cdf_bl_d2_reg[4] ;
  wire \cdf_bl_d2_reg[5] ;
  wire \cdf_bl_d2_reg[6] ;
  wire \cdf_bl_d2_reg[7] ;
  wire \cdf_br_d2_reg[0] ;
  wire \cdf_br_d2_reg[1] ;
  wire \cdf_br_d2_reg[2] ;
  wire \cdf_br_d2_reg[3] ;
  wire \cdf_br_d2_reg[4] ;
  wire \cdf_br_d2_reg[5] ;
  wire \cdf_br_d2_reg[6] ;
  wire \cdf_br_d2_reg[7] ;
  wire [2:0]cdf_tile_idx;
  wire cdf_wr_en_reg;
  wire clear_busy_reg;
  wire \hist_buf_dina_r[0]_i_13_n_0 ;
  wire \hist_buf_dina_r[10]_i_13_n_0 ;
  wire \hist_buf_dina_r[11]_i_13_n_0 ;
  wire \hist_buf_dina_r[12]_i_13_n_0 ;
  wire \hist_buf_dina_r[13]_i_13_n_0 ;
  wire \hist_buf_dina_r[14]_i_13_n_0 ;
  wire \hist_buf_dina_r[15]_i_15_n_0 ;
  wire \hist_buf_dina_r[1]_i_13_n_0 ;
  wire \hist_buf_dina_r[2]_i_13_n_0 ;
  wire \hist_buf_dina_r[3]_i_13_n_0 ;
  wire \hist_buf_dina_r[4]_i_13_n_0 ;
  wire \hist_buf_dina_r[5]_i_13_n_0 ;
  wire \hist_buf_dina_r[6]_i_13_n_0 ;
  wire \hist_buf_dina_r[7]_i_13_n_0 ;
  wire \hist_buf_dina_r[8]_i_13_n_0 ;
  wire \hist_buf_dina_r[9]_i_13_n_0 ;
  wire \hist_buf_dina_r_reg[0] ;
  wire \hist_buf_dina_r_reg[10] ;
  wire \hist_buf_dina_r_reg[11] ;
  wire \hist_buf_dina_r_reg[12] ;
  wire \hist_buf_dina_r_reg[13] ;
  wire \hist_buf_dina_r_reg[14] ;
  wire \hist_buf_dina_r_reg[15] ;
  wire \hist_buf_dina_r_reg[1] ;
  wire \hist_buf_dina_r_reg[2] ;
  wire \hist_buf_dina_r_reg[3] ;
  wire \hist_buf_dina_r_reg[4] ;
  wire \hist_buf_dina_r_reg[5] ;
  wire \hist_buf_dina_r_reg[6] ;
  wire \hist_buf_dina_r_reg[7] ;
  wire \hist_buf_dina_r_reg[8] ;
  wire \hist_buf_dina_r_reg[9] ;
  wire [1:0]mapping_tl_tile_idx_d1;
  wire [1:0]mapping_tr_tile_idx_d1;
  wire pclk_IBUF_BUFG;
  wire [7:0]\pixel_s3_reg[7] ;
  wire [7:0]\ram_a_addr_a[3]_16 ;
  wire [15:0]\ram_a_dout_b[3]__0 ;
  wire \ram_a_we_a[3]_2 ;
  wire ram_reg_0;
  wire [15:0]ram_reg_1;
  wire ram_reg_10;
  wire ram_reg_11;
  wire ram_reg_12;
  wire ram_reg_13;
  wire ram_reg_14;
  wire ram_reg_15;
  wire ram_reg_16;
  wire ram_reg_17;
  wire ram_reg_18;
  wire ram_reg_19;
  wire [15:0]ram_reg_2;
  wire ram_reg_20;
  wire ram_reg_21;
  wire ram_reg_22;
  wire ram_reg_23;
  wire ram_reg_24;
  wire ram_reg_25;
  wire ram_reg_26;
  wire ram_reg_27;
  wire ram_reg_28;
  wire ram_reg_29;
  wire ram_reg_3;
  wire ram_reg_30;
  wire ram_reg_31;
  wire ram_reg_32;
  wire ram_reg_33;
  wire ram_reg_4;
  wire ram_reg_5;
  wire ram_reg_6;
  wire ram_reg_7;
  wire ram_reg_8;
  wire ram_reg_9;
  wire \ram_wr_data_s3[11]_i_34_n_0 ;
  wire \ram_wr_data_s3[11]_i_42_n_0 ;
  wire \ram_wr_data_s3[11]_i_50_n_0 ;
  wire \ram_wr_data_s3[11]_i_58_n_0 ;
  wire \ram_wr_data_s3[15]_i_34_n_0 ;
  wire \ram_wr_data_s3[15]_i_42_n_0 ;
  wire \ram_wr_data_s3[15]_i_50_n_0 ;
  wire \ram_wr_data_s3[15]_i_58_n_0 ;
  wire \ram_wr_data_s3[3]_i_34_n_0 ;
  wire \ram_wr_data_s3[3]_i_42_n_0 ;
  wire \ram_wr_data_s3[3]_i_46_n_0 ;
  wire \ram_wr_data_s3[3]_i_54_n_0 ;
  wire \ram_wr_data_s3[7]_i_34_n_0 ;
  wire \ram_wr_data_s3[7]_i_42_n_0 ;
  wire \ram_wr_data_s3[7]_i_50_n_0 ;
  wire \ram_wr_data_s3[7]_i_58_n_0 ;
  wire \ram_wr_data_s3_reg[11] ;
  wire \ram_wr_data_s3_reg[11]_0 ;
  wire \ram_wr_data_s3_reg[11]_1 ;
  wire \ram_wr_data_s3_reg[11]_2 ;
  wire \ram_wr_data_s3_reg[11]_i_16_n_0 ;
  wire \ram_wr_data_s3_reg[11]_i_20_n_0 ;
  wire \ram_wr_data_s3_reg[11]_i_24_n_0 ;
  wire \ram_wr_data_s3_reg[11]_i_28_n_0 ;
  wire \ram_wr_data_s3_reg[15] ;
  wire \ram_wr_data_s3_reg[15]_0 ;
  wire \ram_wr_data_s3_reg[15]_1 ;
  wire \ram_wr_data_s3_reg[15]_2 ;
  wire [15:0]\ram_wr_data_s3_reg[15]_3 ;
  wire \ram_wr_data_s3_reg[15]_i_16_n_0 ;
  wire \ram_wr_data_s3_reg[15]_i_20_n_0 ;
  wire \ram_wr_data_s3_reg[15]_i_24_n_0 ;
  wire \ram_wr_data_s3_reg[15]_i_28_n_0 ;
  wire \ram_wr_data_s3_reg[3] ;
  wire \ram_wr_data_s3_reg[3]_0 ;
  wire \ram_wr_data_s3_reg[3]_1 ;
  wire \ram_wr_data_s3_reg[3]_2 ;
  wire \ram_wr_data_s3_reg[3]_i_16_n_0 ;
  wire \ram_wr_data_s3_reg[3]_i_20_n_0 ;
  wire \ram_wr_data_s3_reg[3]_i_22_n_0 ;
  wire \ram_wr_data_s3_reg[3]_i_26_n_0 ;
  wire \ram_wr_data_s3_reg[7] ;
  wire \ram_wr_data_s3_reg[7]_0 ;
  wire \ram_wr_data_s3_reg[7]_1 ;
  wire \ram_wr_data_s3_reg[7]_2 ;
  wire \ram_wr_data_s3_reg[7]_i_16_n_0 ;
  wire \ram_wr_data_s3_reg[7]_i_20_n_0 ;
  wire \ram_wr_data_s3_reg[7]_i_24_n_0 ;
  wire \ram_wr_data_s3_reg[7]_i_28_n_0 ;
  wire \tile_s1_reg[2] ;
  wire \tile_s1_reg[2]_0 ;
  wire \tile_s1_reg[2]_1 ;
  wire \tile_s1_reg[2]_10 ;
  wire \tile_s1_reg[2]_11 ;
  wire \tile_s1_reg[2]_12 ;
  wire \tile_s1_reg[2]_13 ;
  wire \tile_s1_reg[2]_14 ;
  wire \tile_s1_reg[2]_2 ;
  wire \tile_s1_reg[2]_3 ;
  wire \tile_s1_reg[2]_4 ;
  wire \tile_s1_reg[2]_5 ;
  wire \tile_s1_reg[2]_6 ;
  wire \tile_s1_reg[2]_7 ;
  wire \tile_s1_reg[2]_8 ;
  wire \tile_s1_reg[2]_9 ;
  wire [3:0]\tile_s1_reg[3] ;
  wire \tile_s3_reg[0] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[0]_i_11 
       (.I0(\ram_a_dout_b[3]__0 [0]),
        .I1(DOBDO[0]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_1[0]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_2[0]),
        .O(\cdf_bl_d2_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[1]_i_11 
       (.I0(\ram_a_dout_b[3]__0 [1]),
        .I1(DOBDO[1]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_1[1]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_2[1]),
        .O(\cdf_bl_d2_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[2]_i_11 
       (.I0(\ram_a_dout_b[3]__0 [2]),
        .I1(DOBDO[2]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_1[2]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_2[2]),
        .O(\cdf_bl_d2_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[3]_i_11 
       (.I0(\ram_a_dout_b[3]__0 [3]),
        .I1(DOBDO[3]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_1[3]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_2[3]),
        .O(\cdf_bl_d2_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[4]_i_11 
       (.I0(\ram_a_dout_b[3]__0 [4]),
        .I1(DOBDO[4]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_1[4]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_2[4]),
        .O(\cdf_bl_d2_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[5]_i_11 
       (.I0(\ram_a_dout_b[3]__0 [5]),
        .I1(DOBDO[5]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_1[5]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_2[5]),
        .O(\cdf_bl_d2_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[6]_i_11 
       (.I0(\ram_a_dout_b[3]__0 [6]),
        .I1(DOBDO[6]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_1[6]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_2[6]),
        .O(\cdf_bl_d2_reg[6] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tl_d2[7]_i_11 
       (.I0(\ram_a_dout_b[3]__0 [7]),
        .I1(DOBDO[7]),
        .I2(mapping_tl_tile_idx_d1[1]),
        .I3(ram_reg_1[7]),
        .I4(mapping_tl_tile_idx_d1[0]),
        .I5(ram_reg_2[7]),
        .O(\cdf_bl_d2_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[0]_i_11 
       (.I0(\ram_a_dout_b[3]__0 [0]),
        .I1(DOBDO[0]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_1[0]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_2[0]),
        .O(\cdf_br_d2_reg[0] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[1]_i_11 
       (.I0(\ram_a_dout_b[3]__0 [1]),
        .I1(DOBDO[1]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_1[1]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_2[1]),
        .O(\cdf_br_d2_reg[1] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[2]_i_11 
       (.I0(\ram_a_dout_b[3]__0 [2]),
        .I1(DOBDO[2]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_1[2]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_2[2]),
        .O(\cdf_br_d2_reg[2] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[3]_i_11 
       (.I0(\ram_a_dout_b[3]__0 [3]),
        .I1(DOBDO[3]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_1[3]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_2[3]),
        .O(\cdf_br_d2_reg[3] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[4]_i_11 
       (.I0(\ram_a_dout_b[3]__0 [4]),
        .I1(DOBDO[4]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_1[4]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_2[4]),
        .O(\cdf_br_d2_reg[4] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[5]_i_11 
       (.I0(\ram_a_dout_b[3]__0 [5]),
        .I1(DOBDO[5]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_1[5]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_2[5]),
        .O(\cdf_br_d2_reg[5] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[6]_i_11 
       (.I0(\ram_a_dout_b[3]__0 [6]),
        .I1(DOBDO[6]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_1[6]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_2[6]),
        .O(\cdf_br_d2_reg[6] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cdf_tr_d2[7]_i_11 
       (.I0(\ram_a_dout_b[3]__0 [7]),
        .I1(DOBDO[7]),
        .I2(mapping_tr_tile_idx_d1[1]),
        .I3(ram_reg_1[7]),
        .I4(mapping_tr_tile_idx_d1[0]),
        .I5(ram_reg_2[7]),
        .O(\cdf_br_d2_reg[7] ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[0]_i_13 
       (.I0(\ram_a_dout_b[3]__0 [0]),
        .I1(DOBDO[0]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[0]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[0]),
        .O(\hist_buf_dina_r[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[10]_i_13 
       (.I0(\ram_a_dout_b[3]__0 [10]),
        .I1(DOBDO[10]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[10]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[10]),
        .O(\hist_buf_dina_r[10]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[11]_i_13 
       (.I0(\ram_a_dout_b[3]__0 [11]),
        .I1(DOBDO[11]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[11]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[11]),
        .O(\hist_buf_dina_r[11]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[12]_i_13 
       (.I0(\ram_a_dout_b[3]__0 [12]),
        .I1(DOBDO[12]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[12]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[12]),
        .O(\hist_buf_dina_r[12]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[13]_i_13 
       (.I0(\ram_a_dout_b[3]__0 [13]),
        .I1(DOBDO[13]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[13]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[13]),
        .O(\hist_buf_dina_r[13]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[14]_i_13 
       (.I0(\ram_a_dout_b[3]__0 [14]),
        .I1(DOBDO[14]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[14]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[14]),
        .O(\hist_buf_dina_r[14]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[15]_i_15 
       (.I0(\ram_a_dout_b[3]__0 [15]),
        .I1(DOBDO[15]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[15]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[15]),
        .O(\hist_buf_dina_r[15]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[1]_i_13 
       (.I0(\ram_a_dout_b[3]__0 [1]),
        .I1(DOBDO[1]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[1]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[1]),
        .O(\hist_buf_dina_r[1]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[2]_i_13 
       (.I0(\ram_a_dout_b[3]__0 [2]),
        .I1(DOBDO[2]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[2]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[2]),
        .O(\hist_buf_dina_r[2]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[3]_i_13 
       (.I0(\ram_a_dout_b[3]__0 [3]),
        .I1(DOBDO[3]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[3]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[3]),
        .O(\hist_buf_dina_r[3]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[4]_i_13 
       (.I0(\ram_a_dout_b[3]__0 [4]),
        .I1(DOBDO[4]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[4]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[4]),
        .O(\hist_buf_dina_r[4]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[5]_i_13 
       (.I0(\ram_a_dout_b[3]__0 [5]),
        .I1(DOBDO[5]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[5]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[5]),
        .O(\hist_buf_dina_r[5]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[6]_i_13 
       (.I0(\ram_a_dout_b[3]__0 [6]),
        .I1(DOBDO[6]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[6]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[6]),
        .O(\hist_buf_dina_r[6]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[7]_i_13 
       (.I0(\ram_a_dout_b[3]__0 [7]),
        .I1(DOBDO[7]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[7]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[7]),
        .O(\hist_buf_dina_r[7]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[8]_i_13 
       (.I0(\ram_a_dout_b[3]__0 [8]),
        .I1(DOBDO[8]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[8]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[8]),
        .O(\hist_buf_dina_r[8]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \hist_buf_dina_r[9]_i_13 
       (.I0(\ram_a_dout_b[3]__0 [9]),
        .I1(DOBDO[9]),
        .I2(cdf_tile_idx[1]),
        .I3(ram_reg_1[9]),
        .I4(cdf_tile_idx[0]),
        .I5(ram_reg_2[9]),
        .O(\hist_buf_dina_r[9]_i_13_n_0 ));
  MUXF7 \hist_buf_dina_r_reg[0]_i_6 
       (.I0(\hist_buf_dina_r[0]_i_13_n_0 ),
        .I1(ram_reg_33),
        .O(\hist_buf_dina_r_reg[0] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[10]_i_6 
       (.I0(\hist_buf_dina_r[10]_i_13_n_0 ),
        .I1(ram_reg_23),
        .O(\hist_buf_dina_r_reg[10] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[11]_i_6 
       (.I0(\hist_buf_dina_r[11]_i_13_n_0 ),
        .I1(ram_reg_22),
        .O(\hist_buf_dina_r_reg[11] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[12]_i_6 
       (.I0(\hist_buf_dina_r[12]_i_13_n_0 ),
        .I1(ram_reg_21),
        .O(\hist_buf_dina_r_reg[12] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[13]_i_6 
       (.I0(\hist_buf_dina_r[13]_i_13_n_0 ),
        .I1(ram_reg_20),
        .O(\hist_buf_dina_r_reg[13] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[14]_i_6 
       (.I0(\hist_buf_dina_r[14]_i_13_n_0 ),
        .I1(ram_reg_19),
        .O(\hist_buf_dina_r_reg[14] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[15]_i_8 
       (.I0(\hist_buf_dina_r[15]_i_15_n_0 ),
        .I1(ram_reg_18),
        .O(\hist_buf_dina_r_reg[15] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[1]_i_6 
       (.I0(\hist_buf_dina_r[1]_i_13_n_0 ),
        .I1(ram_reg_32),
        .O(\hist_buf_dina_r_reg[1] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[2]_i_6 
       (.I0(\hist_buf_dina_r[2]_i_13_n_0 ),
        .I1(ram_reg_31),
        .O(\hist_buf_dina_r_reg[2] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[3]_i_6 
       (.I0(\hist_buf_dina_r[3]_i_13_n_0 ),
        .I1(ram_reg_30),
        .O(\hist_buf_dina_r_reg[3] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[4]_i_6 
       (.I0(\hist_buf_dina_r[4]_i_13_n_0 ),
        .I1(ram_reg_29),
        .O(\hist_buf_dina_r_reg[4] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[5]_i_6 
       (.I0(\hist_buf_dina_r[5]_i_13_n_0 ),
        .I1(ram_reg_28),
        .O(\hist_buf_dina_r_reg[5] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[6]_i_6 
       (.I0(\hist_buf_dina_r[6]_i_13_n_0 ),
        .I1(ram_reg_27),
        .O(\hist_buf_dina_r_reg[6] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[7]_i_6 
       (.I0(\hist_buf_dina_r[7]_i_13_n_0 ),
        .I1(ram_reg_26),
        .O(\hist_buf_dina_r_reg[7] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[8]_i_6 
       (.I0(\hist_buf_dina_r[8]_i_13_n_0 ),
        .I1(ram_reg_25),
        .O(\hist_buf_dina_r_reg[8] ),
        .S(cdf_tile_idx[2]));
  MUXF7 \hist_buf_dina_r_reg[9]_i_6 
       (.I0(\hist_buf_dina_r[9]_i_13_n_0 ),
        .I1(ram_reg_24),
        .O(\hist_buf_dina_r_reg[9] ),
        .S(cdf_tile_idx[2]));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,\ram_a_addr_a[3]_16 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,ADDRBWRADDR,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pclk_IBUF_BUFG),
        .CLKBWRCLK(pclk_IBUF_BUFG),
        .DIADI(\ram_wr_data_s3_reg[15]_3 ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(\ram_a_dout_b[3]__0 ),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\ram_a_we_a[3]_2 ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_2__15
       (.I0(Q[7]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[7]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [7]),
        .I5(\tile_s3_reg[0] ),
        .O(\ram_a_addr_a[3]_16 [7]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_3__15
       (.I0(Q[6]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[6]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [6]),
        .I5(\tile_s3_reg[0] ),
        .O(\ram_a_addr_a[3]_16 [6]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_4__15
       (.I0(Q[5]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[5]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [5]),
        .I5(\tile_s3_reg[0] ),
        .O(\ram_a_addr_a[3]_16 [5]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_5__15
       (.I0(Q[4]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[4]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [4]),
        .I5(\tile_s3_reg[0] ),
        .O(\ram_a_addr_a[3]_16 [4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_6__15
       (.I0(Q[3]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[3]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [3]),
        .I5(\tile_s3_reg[0] ),
        .O(\ram_a_addr_a[3]_16 [3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_7__15
       (.I0(Q[2]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[2]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [2]),
        .I5(\tile_s3_reg[0] ),
        .O(\ram_a_addr_a[3]_16 [2]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_8__15
       (.I0(Q[1]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[1]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [1]),
        .I5(\tile_s3_reg[0] ),
        .O(\ram_a_addr_a[3]_16 [1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_9__15
       (.I0(Q[0]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[0]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [0]),
        .I5(\tile_s3_reg[0] ),
        .O(\ram_a_addr_a[3]_16 [0]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[11]_i_34 
       (.I0(\ram_a_dout_b[3]__0 [11]),
        .I1(DOBDO[11]),
        .I2(\tile_s1_reg[3] [1]),
        .I3(ram_reg_1[11]),
        .I4(\tile_s1_reg[3] [0]),
        .I5(ram_reg_2[11]),
        .O(\ram_wr_data_s3[11]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[11]_i_42 
       (.I0(\ram_a_dout_b[3]__0 [10]),
        .I1(DOBDO[10]),
        .I2(\tile_s1_reg[3] [1]),
        .I3(ram_reg_1[10]),
        .I4(\tile_s1_reg[3] [0]),
        .I5(ram_reg_2[10]),
        .O(\ram_wr_data_s3[11]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[11]_i_50 
       (.I0(\ram_a_dout_b[3]__0 [9]),
        .I1(DOBDO[9]),
        .I2(\tile_s1_reg[3] [1]),
        .I3(ram_reg_1[9]),
        .I4(\tile_s1_reg[3] [0]),
        .I5(ram_reg_2[9]),
        .O(\ram_wr_data_s3[11]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[11]_i_58 
       (.I0(\ram_a_dout_b[3]__0 [8]),
        .I1(DOBDO[8]),
        .I2(\tile_s1_reg[3] [1]),
        .I3(ram_reg_1[8]),
        .I4(\tile_s1_reg[3] [0]),
        .I5(ram_reg_2[8]),
        .O(\ram_wr_data_s3[11]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[15]_i_34 
       (.I0(\ram_a_dout_b[3]__0 [15]),
        .I1(DOBDO[15]),
        .I2(\tile_s1_reg[3] [1]),
        .I3(ram_reg_1[15]),
        .I4(\tile_s1_reg[3] [0]),
        .I5(ram_reg_2[15]),
        .O(\ram_wr_data_s3[15]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[15]_i_42 
       (.I0(\ram_a_dout_b[3]__0 [14]),
        .I1(DOBDO[14]),
        .I2(\tile_s1_reg[3] [1]),
        .I3(ram_reg_1[14]),
        .I4(\tile_s1_reg[3] [0]),
        .I5(ram_reg_2[14]),
        .O(\ram_wr_data_s3[15]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[15]_i_50 
       (.I0(\ram_a_dout_b[3]__0 [13]),
        .I1(DOBDO[13]),
        .I2(\tile_s1_reg[3] [1]),
        .I3(ram_reg_1[13]),
        .I4(\tile_s1_reg[3] [0]),
        .I5(ram_reg_2[13]),
        .O(\ram_wr_data_s3[15]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[15]_i_58 
       (.I0(\ram_a_dout_b[3]__0 [12]),
        .I1(DOBDO[12]),
        .I2(\tile_s1_reg[3] [1]),
        .I3(ram_reg_1[12]),
        .I4(\tile_s1_reg[3] [0]),
        .I5(ram_reg_2[12]),
        .O(\ram_wr_data_s3[15]_i_58_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[3]_i_34 
       (.I0(\ram_a_dout_b[3]__0 [3]),
        .I1(DOBDO[3]),
        .I2(\tile_s1_reg[3] [1]),
        .I3(ram_reg_1[3]),
        .I4(\tile_s1_reg[3] [0]),
        .I5(ram_reg_2[3]),
        .O(\ram_wr_data_s3[3]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[3]_i_42 
       (.I0(\ram_a_dout_b[3]__0 [2]),
        .I1(DOBDO[2]),
        .I2(\tile_s1_reg[3] [1]),
        .I3(ram_reg_1[2]),
        .I4(\tile_s1_reg[3] [0]),
        .I5(ram_reg_2[2]),
        .O(\ram_wr_data_s3[3]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[3]_i_46 
       (.I0(\ram_a_dout_b[3]__0 [1]),
        .I1(DOBDO[1]),
        .I2(\tile_s1_reg[3] [1]),
        .I3(ram_reg_1[1]),
        .I4(\tile_s1_reg[3] [0]),
        .I5(ram_reg_2[1]),
        .O(\ram_wr_data_s3[3]_i_46_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[3]_i_54 
       (.I0(\ram_a_dout_b[3]__0 [0]),
        .I1(DOBDO[0]),
        .I2(\tile_s1_reg[3] [1]),
        .I3(ram_reg_1[0]),
        .I4(\tile_s1_reg[3] [0]),
        .I5(ram_reg_2[0]),
        .O(\ram_wr_data_s3[3]_i_54_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[7]_i_34 
       (.I0(\ram_a_dout_b[3]__0 [7]),
        .I1(DOBDO[7]),
        .I2(\tile_s1_reg[3] [1]),
        .I3(ram_reg_1[7]),
        .I4(\tile_s1_reg[3] [0]),
        .I5(ram_reg_2[7]),
        .O(\ram_wr_data_s3[7]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[7]_i_42 
       (.I0(\ram_a_dout_b[3]__0 [6]),
        .I1(DOBDO[6]),
        .I2(\tile_s1_reg[3] [1]),
        .I3(ram_reg_1[6]),
        .I4(\tile_s1_reg[3] [0]),
        .I5(ram_reg_2[6]),
        .O(\ram_wr_data_s3[7]_i_42_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[7]_i_50 
       (.I0(\ram_a_dout_b[3]__0 [5]),
        .I1(DOBDO[5]),
        .I2(\tile_s1_reg[3] [1]),
        .I3(ram_reg_1[5]),
        .I4(\tile_s1_reg[3] [0]),
        .I5(ram_reg_2[5]),
        .O(\ram_wr_data_s3[7]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \ram_wr_data_s3[7]_i_58 
       (.I0(\ram_a_dout_b[3]__0 [4]),
        .I1(DOBDO[4]),
        .I2(\tile_s1_reg[3] [1]),
        .I3(ram_reg_1[4]),
        .I4(\tile_s1_reg[3] [0]),
        .I5(ram_reg_2[4]),
        .O(\ram_wr_data_s3[7]_i_58_n_0 ));
  MUXF8 \ram_wr_data_s3_reg[11]_i_11 
       (.I0(\ram_wr_data_s3_reg[11]_i_24_n_0 ),
        .I1(\tile_s1_reg[2]_5 ),
        .O(\ram_wr_data_s3_reg[11]_1 ),
        .S(\tile_s1_reg[3] [3]));
  MUXF8 \ram_wr_data_s3_reg[11]_i_13 
       (.I0(\ram_wr_data_s3_reg[11]_i_28_n_0 ),
        .I1(\tile_s1_reg[2]_6 ),
        .O(\ram_wr_data_s3_reg[11]_2 ),
        .S(\tile_s1_reg[3] [3]));
  MUXF7 \ram_wr_data_s3_reg[11]_i_16 
       (.I0(\ram_wr_data_s3[11]_i_34_n_0 ),
        .I1(ram_reg_6),
        .O(\ram_wr_data_s3_reg[11]_i_16_n_0 ),
        .S(\tile_s1_reg[3] [2]));
  MUXF7 \ram_wr_data_s3_reg[11]_i_20 
       (.I0(\ram_wr_data_s3[11]_i_42_n_0 ),
        .I1(ram_reg_7),
        .O(\ram_wr_data_s3_reg[11]_i_20_n_0 ),
        .S(\tile_s1_reg[3] [2]));
  MUXF7 \ram_wr_data_s3_reg[11]_i_24 
       (.I0(\ram_wr_data_s3[11]_i_50_n_0 ),
        .I1(ram_reg_8),
        .O(\ram_wr_data_s3_reg[11]_i_24_n_0 ),
        .S(\tile_s1_reg[3] [2]));
  MUXF7 \ram_wr_data_s3_reg[11]_i_28 
       (.I0(\ram_wr_data_s3[11]_i_58_n_0 ),
        .I1(ram_reg_9),
        .O(\ram_wr_data_s3_reg[11]_i_28_n_0 ),
        .S(\tile_s1_reg[3] [2]));
  MUXF8 \ram_wr_data_s3_reg[11]_i_7 
       (.I0(\ram_wr_data_s3_reg[11]_i_16_n_0 ),
        .I1(\tile_s1_reg[2]_3 ),
        .O(\ram_wr_data_s3_reg[11] ),
        .S(\tile_s1_reg[3] [3]));
  MUXF8 \ram_wr_data_s3_reg[11]_i_9 
       (.I0(\ram_wr_data_s3_reg[11]_i_20_n_0 ),
        .I1(\tile_s1_reg[2]_4 ),
        .O(\ram_wr_data_s3_reg[11]_0 ),
        .S(\tile_s1_reg[3] [3]));
  MUXF8 \ram_wr_data_s3_reg[15]_i_11 
       (.I0(\ram_wr_data_s3_reg[15]_i_24_n_0 ),
        .I1(\tile_s1_reg[2]_1 ),
        .O(\ram_wr_data_s3_reg[15]_1 ),
        .S(\tile_s1_reg[3] [3]));
  MUXF8 \ram_wr_data_s3_reg[15]_i_13 
       (.I0(\ram_wr_data_s3_reg[15]_i_28_n_0 ),
        .I1(\tile_s1_reg[2]_2 ),
        .O(\ram_wr_data_s3_reg[15]_2 ),
        .S(\tile_s1_reg[3] [3]));
  MUXF7 \ram_wr_data_s3_reg[15]_i_16 
       (.I0(\ram_wr_data_s3[15]_i_34_n_0 ),
        .I1(ram_reg_0),
        .O(\ram_wr_data_s3_reg[15]_i_16_n_0 ),
        .S(\tile_s1_reg[3] [2]));
  MUXF7 \ram_wr_data_s3_reg[15]_i_20 
       (.I0(\ram_wr_data_s3[15]_i_42_n_0 ),
        .I1(ram_reg_3),
        .O(\ram_wr_data_s3_reg[15]_i_20_n_0 ),
        .S(\tile_s1_reg[3] [2]));
  MUXF7 \ram_wr_data_s3_reg[15]_i_24 
       (.I0(\ram_wr_data_s3[15]_i_50_n_0 ),
        .I1(ram_reg_4),
        .O(\ram_wr_data_s3_reg[15]_i_24_n_0 ),
        .S(\tile_s1_reg[3] [2]));
  MUXF7 \ram_wr_data_s3_reg[15]_i_28 
       (.I0(\ram_wr_data_s3[15]_i_58_n_0 ),
        .I1(ram_reg_5),
        .O(\ram_wr_data_s3_reg[15]_i_28_n_0 ),
        .S(\tile_s1_reg[3] [2]));
  MUXF8 \ram_wr_data_s3_reg[15]_i_7 
       (.I0(\ram_wr_data_s3_reg[15]_i_16_n_0 ),
        .I1(\tile_s1_reg[2] ),
        .O(\ram_wr_data_s3_reg[15] ),
        .S(\tile_s1_reg[3] [3]));
  MUXF8 \ram_wr_data_s3_reg[15]_i_9 
       (.I0(\ram_wr_data_s3_reg[15]_i_20_n_0 ),
        .I1(\tile_s1_reg[2]_0 ),
        .O(\ram_wr_data_s3_reg[15]_0 ),
        .S(\tile_s1_reg[3] [3]));
  MUXF8 \ram_wr_data_s3_reg[3]_i_10 
       (.I0(\ram_wr_data_s3_reg[3]_i_22_n_0 ),
        .I1(\tile_s1_reg[2]_13 ),
        .O(\ram_wr_data_s3_reg[3]_1 ),
        .S(\tile_s1_reg[3] [3]));
  MUXF8 \ram_wr_data_s3_reg[3]_i_12 
       (.I0(\ram_wr_data_s3_reg[3]_i_26_n_0 ),
        .I1(\tile_s1_reg[2]_14 ),
        .O(\ram_wr_data_s3_reg[3]_2 ),
        .S(\tile_s1_reg[3] [3]));
  MUXF7 \ram_wr_data_s3_reg[3]_i_16 
       (.I0(\ram_wr_data_s3[3]_i_34_n_0 ),
        .I1(ram_reg_14),
        .O(\ram_wr_data_s3_reg[3]_i_16_n_0 ),
        .S(\tile_s1_reg[3] [2]));
  MUXF7 \ram_wr_data_s3_reg[3]_i_20 
       (.I0(\ram_wr_data_s3[3]_i_42_n_0 ),
        .I1(ram_reg_15),
        .O(\ram_wr_data_s3_reg[3]_i_20_n_0 ),
        .S(\tile_s1_reg[3] [2]));
  MUXF7 \ram_wr_data_s3_reg[3]_i_22 
       (.I0(\ram_wr_data_s3[3]_i_46_n_0 ),
        .I1(ram_reg_16),
        .O(\ram_wr_data_s3_reg[3]_i_22_n_0 ),
        .S(\tile_s1_reg[3] [2]));
  MUXF7 \ram_wr_data_s3_reg[3]_i_26 
       (.I0(\ram_wr_data_s3[3]_i_54_n_0 ),
        .I1(ram_reg_17),
        .O(\ram_wr_data_s3_reg[3]_i_26_n_0 ),
        .S(\tile_s1_reg[3] [2]));
  MUXF8 \ram_wr_data_s3_reg[3]_i_7 
       (.I0(\ram_wr_data_s3_reg[3]_i_16_n_0 ),
        .I1(\tile_s1_reg[2]_11 ),
        .O(\ram_wr_data_s3_reg[3] ),
        .S(\tile_s1_reg[3] [3]));
  MUXF8 \ram_wr_data_s3_reg[3]_i_9 
       (.I0(\ram_wr_data_s3_reg[3]_i_20_n_0 ),
        .I1(\tile_s1_reg[2]_12 ),
        .O(\ram_wr_data_s3_reg[3]_0 ),
        .S(\tile_s1_reg[3] [3]));
  MUXF8 \ram_wr_data_s3_reg[7]_i_11 
       (.I0(\ram_wr_data_s3_reg[7]_i_24_n_0 ),
        .I1(\tile_s1_reg[2]_9 ),
        .O(\ram_wr_data_s3_reg[7]_1 ),
        .S(\tile_s1_reg[3] [3]));
  MUXF8 \ram_wr_data_s3_reg[7]_i_13 
       (.I0(\ram_wr_data_s3_reg[7]_i_28_n_0 ),
        .I1(\tile_s1_reg[2]_10 ),
        .O(\ram_wr_data_s3_reg[7]_2 ),
        .S(\tile_s1_reg[3] [3]));
  MUXF7 \ram_wr_data_s3_reg[7]_i_16 
       (.I0(\ram_wr_data_s3[7]_i_34_n_0 ),
        .I1(ram_reg_10),
        .O(\ram_wr_data_s3_reg[7]_i_16_n_0 ),
        .S(\tile_s1_reg[3] [2]));
  MUXF7 \ram_wr_data_s3_reg[7]_i_20 
       (.I0(\ram_wr_data_s3[7]_i_42_n_0 ),
        .I1(ram_reg_11),
        .O(\ram_wr_data_s3_reg[7]_i_20_n_0 ),
        .S(\tile_s1_reg[3] [2]));
  MUXF7 \ram_wr_data_s3_reg[7]_i_24 
       (.I0(\ram_wr_data_s3[7]_i_50_n_0 ),
        .I1(ram_reg_12),
        .O(\ram_wr_data_s3_reg[7]_i_24_n_0 ),
        .S(\tile_s1_reg[3] [2]));
  MUXF7 \ram_wr_data_s3_reg[7]_i_28 
       (.I0(\ram_wr_data_s3[7]_i_58_n_0 ),
        .I1(ram_reg_13),
        .O(\ram_wr_data_s3_reg[7]_i_28_n_0 ),
        .S(\tile_s1_reg[3] [2]));
  MUXF8 \ram_wr_data_s3_reg[7]_i_7 
       (.I0(\ram_wr_data_s3_reg[7]_i_16_n_0 ),
        .I1(\tile_s1_reg[2]_7 ),
        .O(\ram_wr_data_s3_reg[7] ),
        .S(\tile_s1_reg[3] [3]));
  MUXF8 \ram_wr_data_s3_reg[7]_i_9 
       (.I0(\ram_wr_data_s3_reg[7]_i_20_n_0 ),
        .I1(\tile_s1_reg[2]_8 ),
        .O(\ram_wr_data_s3_reg[7]_0 ),
        .S(\tile_s1_reg[3] [3]));
endmodule

(* ORIG_REF_NAME = "clahe_simple_dual_ram_model" *) 
module clahe_simple_dual_ram_model_9
   (DOBDO,
    pclk_IBUF_BUFG,
    \ram_a_we_a[4]_3 ,
    \pixel_s1_reg[7] ,
    \ram_wr_data_s3_reg[15] ,
    Q,
    clear_busy_reg,
    cdf_addr,
    cdf_wr_en_reg,
    \pixel_s3_reg[7] ,
    \tile_s3_reg[3] );
  output [15:0]DOBDO;
  input pclk_IBUF_BUFG;
  input \ram_a_we_a[4]_3 ;
  input [7:0]\pixel_s1_reg[7] ;
  input [15:0]\ram_wr_data_s3_reg[15] ;
  input [7:0]Q;
  input clear_busy_reg;
  input [7:0]cdf_addr;
  input cdf_wr_en_reg;
  input [7:0]\pixel_s3_reg[7] ;
  input \tile_s3_reg[3] ;

  wire [15:0]DOBDO;
  wire [7:0]Q;
  wire [7:0]cdf_addr;
  wire cdf_wr_en_reg;
  wire clear_busy_reg;
  wire pclk_IBUF_BUFG;
  wire [7:0]\pixel_s1_reg[7] ;
  wire [7:0]\pixel_s3_reg[7] ;
  wire [7:0]\ram_a_addr_a[4]_22 ;
  wire \ram_a_we_a[4]_3 ;
  wire [15:0]\ram_wr_data_s3_reg[15] ;
  wire \tile_s3_reg[3] ;
  wire [15:0]NLW_ram_reg_DOADO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b0,1'b0,\ram_a_addr_a[4]_22 ,1'b0,1'b0,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,\pixel_s1_reg[7] ,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(pclk_IBUF_BUFG),
        .CLKBWRCLK(pclk_IBUF_BUFG),
        .DIADI(\ram_wr_data_s3_reg[15] ),
        .DIBDI({1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(NLW_ram_reg_DOADO_UNCONNECTED[15:0]),
        .DOBDO(DOBDO),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(\ram_a_we_a[4]_3 ),
        .ENBWREN(1'b1),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b1,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_2__21
       (.I0(Q[7]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[7]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [7]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_a_addr_a[4]_22 [7]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_3__21
       (.I0(Q[6]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[6]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [6]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_a_addr_a[4]_22 [6]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_4__21
       (.I0(Q[5]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[5]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [5]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_a_addr_a[4]_22 [5]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_5__21
       (.I0(Q[4]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[4]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [4]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_a_addr_a[4]_22 [4]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_6__21
       (.I0(Q[3]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[3]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [3]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_a_addr_a[4]_22 [3]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_7__21
       (.I0(Q[2]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[2]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [2]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_a_addr_a[4]_22 [2]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_8__21
       (.I0(Q[1]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[1]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [1]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_a_addr_a[4]_22 [1]));
  LUT6 #(
    .INIT(64'hB888B888B8BBB888)) 
    ram_reg_i_9__21
       (.I0(Q[0]),
        .I1(clear_busy_reg),
        .I2(cdf_addr[0]),
        .I3(cdf_wr_en_reg),
        .I4(\pixel_s3_reg[7] [0]),
        .I5(\tile_s3_reg[3] ),
        .O(\ram_a_addr_a[4]_22 [0]));
endmodule

(* ECO_CHECKSUM = "ce65b98a" *) (* HEIGHT = "720" *) (* POWER_OPT_BRAM_CDC = "0" *) 
(* POWER_OPT_BRAM_SR_ADDR = "67" *) (* POWER_OPT_LOOPED_NET_PERCENTAGE = "0" *) (* TILE_H = "4" *) 
(* TILE_HEIGHT = "180" *) (* TILE_NUM = "16" *) (* TILE_V = "4" *) 
(* TILE_WIDTH = "320" *) (* WIDTH = "1280" *) 
(* NotValidForBitStream *)
module clahe_top
   (pclk,
    rst_n,
    in_y,
    in_u,
    in_v,
    in_href,
    in_vsync,
    out_y,
    out_u,
    out_v,
    out_href,
    out_vsync,
    clip_threshold,
    enable_clahe,
    enable_interp);
  input pclk;
  input rst_n;
  input [7:0]in_y;
  input [7:0]in_u;
  input [7:0]in_v;
  input in_href;
  input in_vsync;
  output [7:0]out_y;
  output [7:0]out_u;
  output [7:0]out_v;
  output out_href;
  output out_vsync;
  input [15:0]clip_threshold;
  input enable_clahe;
  input enable_interp;

  wire [9:5]A;
  wire [8:1]B;
  wire [7:0]cdf_addr;
  wire cdf_done;
  wire cdf_done_d1;
  wire [15:1]cdf_rd_data;
  wire [3:0]cdf_tile_idx;
  wire [7:0]cdf_wr_data;
  wire clear_busy;
  wire clear_busy0;
  wire [15:0]clip_threshold;
  wire [15:0]clip_threshold_IBUF;
  wire clipper_cdf_inst_n_0;
  wire clipper_cdf_inst_n_1;
  wire clipper_cdf_inst_n_10;
  wire clipper_cdf_inst_n_100;
  wire clipper_cdf_inst_n_101;
  wire clipper_cdf_inst_n_102;
  wire clipper_cdf_inst_n_103;
  wire clipper_cdf_inst_n_104;
  wire clipper_cdf_inst_n_105;
  wire clipper_cdf_inst_n_106;
  wire clipper_cdf_inst_n_107;
  wire clipper_cdf_inst_n_108;
  wire clipper_cdf_inst_n_109;
  wire clipper_cdf_inst_n_11;
  wire clipper_cdf_inst_n_110;
  wire clipper_cdf_inst_n_111;
  wire clipper_cdf_inst_n_112;
  wire clipper_cdf_inst_n_113;
  wire clipper_cdf_inst_n_114;
  wire clipper_cdf_inst_n_115;
  wire clipper_cdf_inst_n_116;
  wire clipper_cdf_inst_n_117;
  wire clipper_cdf_inst_n_118;
  wire clipper_cdf_inst_n_119;
  wire clipper_cdf_inst_n_12;
  wire clipper_cdf_inst_n_120;
  wire clipper_cdf_inst_n_121;
  wire clipper_cdf_inst_n_122;
  wire clipper_cdf_inst_n_123;
  wire clipper_cdf_inst_n_124;
  wire clipper_cdf_inst_n_125;
  wire clipper_cdf_inst_n_126;
  wire clipper_cdf_inst_n_127;
  wire clipper_cdf_inst_n_128;
  wire clipper_cdf_inst_n_129;
  wire clipper_cdf_inst_n_13;
  wire clipper_cdf_inst_n_130;
  wire clipper_cdf_inst_n_131;
  wire clipper_cdf_inst_n_132;
  wire clipper_cdf_inst_n_133;
  wire clipper_cdf_inst_n_134;
  wire clipper_cdf_inst_n_135;
  wire clipper_cdf_inst_n_136;
  wire clipper_cdf_inst_n_137;
  wire clipper_cdf_inst_n_138;
  wire clipper_cdf_inst_n_139;
  wire clipper_cdf_inst_n_14;
  wire clipper_cdf_inst_n_140;
  wire clipper_cdf_inst_n_141;
  wire clipper_cdf_inst_n_142;
  wire clipper_cdf_inst_n_143;
  wire clipper_cdf_inst_n_144;
  wire clipper_cdf_inst_n_145;
  wire clipper_cdf_inst_n_146;
  wire clipper_cdf_inst_n_147;
  wire clipper_cdf_inst_n_148;
  wire clipper_cdf_inst_n_149;
  wire clipper_cdf_inst_n_15;
  wire clipper_cdf_inst_n_150;
  wire clipper_cdf_inst_n_151;
  wire clipper_cdf_inst_n_152;
  wire clipper_cdf_inst_n_153;
  wire clipper_cdf_inst_n_154;
  wire clipper_cdf_inst_n_155;
  wire clipper_cdf_inst_n_156;
  wire clipper_cdf_inst_n_157;
  wire clipper_cdf_inst_n_158;
  wire clipper_cdf_inst_n_159;
  wire clipper_cdf_inst_n_16;
  wire clipper_cdf_inst_n_160;
  wire clipper_cdf_inst_n_161;
  wire clipper_cdf_inst_n_162;
  wire clipper_cdf_inst_n_163;
  wire clipper_cdf_inst_n_164;
  wire clipper_cdf_inst_n_165;
  wire clipper_cdf_inst_n_166;
  wire clipper_cdf_inst_n_167;
  wire clipper_cdf_inst_n_168;
  wire clipper_cdf_inst_n_169;
  wire clipper_cdf_inst_n_17;
  wire clipper_cdf_inst_n_170;
  wire clipper_cdf_inst_n_171;
  wire clipper_cdf_inst_n_172;
  wire clipper_cdf_inst_n_173;
  wire clipper_cdf_inst_n_174;
  wire clipper_cdf_inst_n_175;
  wire clipper_cdf_inst_n_176;
  wire clipper_cdf_inst_n_177;
  wire clipper_cdf_inst_n_178;
  wire clipper_cdf_inst_n_179;
  wire clipper_cdf_inst_n_18;
  wire clipper_cdf_inst_n_180;
  wire clipper_cdf_inst_n_181;
  wire clipper_cdf_inst_n_182;
  wire clipper_cdf_inst_n_183;
  wire clipper_cdf_inst_n_184;
  wire clipper_cdf_inst_n_185;
  wire clipper_cdf_inst_n_186;
  wire clipper_cdf_inst_n_187;
  wire clipper_cdf_inst_n_188;
  wire clipper_cdf_inst_n_189;
  wire clipper_cdf_inst_n_19;
  wire clipper_cdf_inst_n_190;
  wire clipper_cdf_inst_n_191;
  wire clipper_cdf_inst_n_192;
  wire clipper_cdf_inst_n_193;
  wire clipper_cdf_inst_n_194;
  wire clipper_cdf_inst_n_195;
  wire clipper_cdf_inst_n_196;
  wire clipper_cdf_inst_n_197;
  wire clipper_cdf_inst_n_198;
  wire clipper_cdf_inst_n_199;
  wire clipper_cdf_inst_n_2;
  wire clipper_cdf_inst_n_20;
  wire clipper_cdf_inst_n_200;
  wire clipper_cdf_inst_n_201;
  wire clipper_cdf_inst_n_202;
  wire clipper_cdf_inst_n_203;
  wire clipper_cdf_inst_n_204;
  wire clipper_cdf_inst_n_205;
  wire clipper_cdf_inst_n_206;
  wire clipper_cdf_inst_n_207;
  wire clipper_cdf_inst_n_208;
  wire clipper_cdf_inst_n_209;
  wire clipper_cdf_inst_n_21;
  wire clipper_cdf_inst_n_210;
  wire clipper_cdf_inst_n_211;
  wire clipper_cdf_inst_n_212;
  wire clipper_cdf_inst_n_213;
  wire clipper_cdf_inst_n_214;
  wire clipper_cdf_inst_n_215;
  wire clipper_cdf_inst_n_216;
  wire clipper_cdf_inst_n_217;
  wire clipper_cdf_inst_n_218;
  wire clipper_cdf_inst_n_219;
  wire clipper_cdf_inst_n_22;
  wire clipper_cdf_inst_n_220;
  wire clipper_cdf_inst_n_221;
  wire clipper_cdf_inst_n_222;
  wire clipper_cdf_inst_n_223;
  wire clipper_cdf_inst_n_224;
  wire clipper_cdf_inst_n_225;
  wire clipper_cdf_inst_n_226;
  wire clipper_cdf_inst_n_227;
  wire clipper_cdf_inst_n_228;
  wire clipper_cdf_inst_n_229;
  wire clipper_cdf_inst_n_23;
  wire clipper_cdf_inst_n_230;
  wire clipper_cdf_inst_n_231;
  wire clipper_cdf_inst_n_232;
  wire clipper_cdf_inst_n_233;
  wire clipper_cdf_inst_n_234;
  wire clipper_cdf_inst_n_235;
  wire clipper_cdf_inst_n_236;
  wire clipper_cdf_inst_n_237;
  wire clipper_cdf_inst_n_238;
  wire clipper_cdf_inst_n_239;
  wire clipper_cdf_inst_n_240;
  wire clipper_cdf_inst_n_241;
  wire clipper_cdf_inst_n_242;
  wire clipper_cdf_inst_n_243;
  wire clipper_cdf_inst_n_244;
  wire clipper_cdf_inst_n_245;
  wire clipper_cdf_inst_n_246;
  wire clipper_cdf_inst_n_247;
  wire clipper_cdf_inst_n_248;
  wire clipper_cdf_inst_n_249;
  wire clipper_cdf_inst_n_250;
  wire clipper_cdf_inst_n_251;
  wire clipper_cdf_inst_n_252;
  wire clipper_cdf_inst_n_253;
  wire clipper_cdf_inst_n_254;
  wire clipper_cdf_inst_n_255;
  wire clipper_cdf_inst_n_256;
  wire clipper_cdf_inst_n_257;
  wire clipper_cdf_inst_n_258;
  wire clipper_cdf_inst_n_259;
  wire clipper_cdf_inst_n_260;
  wire clipper_cdf_inst_n_261;
  wire clipper_cdf_inst_n_262;
  wire clipper_cdf_inst_n_263;
  wire clipper_cdf_inst_n_264;
  wire clipper_cdf_inst_n_265;
  wire clipper_cdf_inst_n_266;
  wire clipper_cdf_inst_n_267;
  wire clipper_cdf_inst_n_268;
  wire clipper_cdf_inst_n_269;
  wire clipper_cdf_inst_n_270;
  wire clipper_cdf_inst_n_271;
  wire clipper_cdf_inst_n_272;
  wire clipper_cdf_inst_n_273;
  wire clipper_cdf_inst_n_274;
  wire clipper_cdf_inst_n_275;
  wire clipper_cdf_inst_n_276;
  wire clipper_cdf_inst_n_277;
  wire clipper_cdf_inst_n_278;
  wire clipper_cdf_inst_n_279;
  wire clipper_cdf_inst_n_280;
  wire clipper_cdf_inst_n_281;
  wire clipper_cdf_inst_n_282;
  wire clipper_cdf_inst_n_283;
  wire clipper_cdf_inst_n_284;
  wire clipper_cdf_inst_n_285;
  wire clipper_cdf_inst_n_286;
  wire clipper_cdf_inst_n_287;
  wire clipper_cdf_inst_n_288;
  wire clipper_cdf_inst_n_289;
  wire clipper_cdf_inst_n_290;
  wire clipper_cdf_inst_n_291;
  wire clipper_cdf_inst_n_292;
  wire clipper_cdf_inst_n_293;
  wire clipper_cdf_inst_n_294;
  wire clipper_cdf_inst_n_295;
  wire clipper_cdf_inst_n_296;
  wire clipper_cdf_inst_n_297;
  wire clipper_cdf_inst_n_298;
  wire clipper_cdf_inst_n_299;
  wire clipper_cdf_inst_n_3;
  wire clipper_cdf_inst_n_300;
  wire clipper_cdf_inst_n_301;
  wire clipper_cdf_inst_n_302;
  wire clipper_cdf_inst_n_303;
  wire clipper_cdf_inst_n_32;
  wire clipper_cdf_inst_n_320;
  wire clipper_cdf_inst_n_321;
  wire clipper_cdf_inst_n_322;
  wire clipper_cdf_inst_n_323;
  wire clipper_cdf_inst_n_324;
  wire clipper_cdf_inst_n_325;
  wire clipper_cdf_inst_n_326;
  wire clipper_cdf_inst_n_327;
  wire clipper_cdf_inst_n_328;
  wire clipper_cdf_inst_n_329;
  wire clipper_cdf_inst_n_33;
  wire clipper_cdf_inst_n_330;
  wire clipper_cdf_inst_n_331;
  wire clipper_cdf_inst_n_332;
  wire clipper_cdf_inst_n_333;
  wire clipper_cdf_inst_n_334;
  wire clipper_cdf_inst_n_336;
  wire clipper_cdf_inst_n_337;
  wire clipper_cdf_inst_n_338;
  wire clipper_cdf_inst_n_34;
  wire clipper_cdf_inst_n_35;
  wire clipper_cdf_inst_n_36;
  wire clipper_cdf_inst_n_37;
  wire clipper_cdf_inst_n_38;
  wire clipper_cdf_inst_n_39;
  wire clipper_cdf_inst_n_40;
  wire clipper_cdf_inst_n_41;
  wire clipper_cdf_inst_n_42;
  wire clipper_cdf_inst_n_43;
  wire clipper_cdf_inst_n_44;
  wire clipper_cdf_inst_n_45;
  wire clipper_cdf_inst_n_46;
  wire clipper_cdf_inst_n_47;
  wire clipper_cdf_inst_n_48;
  wire clipper_cdf_inst_n_49;
  wire clipper_cdf_inst_n_50;
  wire clipper_cdf_inst_n_51;
  wire clipper_cdf_inst_n_52;
  wire clipper_cdf_inst_n_53;
  wire clipper_cdf_inst_n_54;
  wire clipper_cdf_inst_n_55;
  wire clipper_cdf_inst_n_56;
  wire clipper_cdf_inst_n_57;
  wire clipper_cdf_inst_n_58;
  wire clipper_cdf_inst_n_59;
  wire clipper_cdf_inst_n_60;
  wire clipper_cdf_inst_n_61;
  wire clipper_cdf_inst_n_62;
  wire clipper_cdf_inst_n_63;
  wire clipper_cdf_inst_n_64;
  wire clipper_cdf_inst_n_65;
  wire clipper_cdf_inst_n_66;
  wire clipper_cdf_inst_n_67;
  wire clipper_cdf_inst_n_68;
  wire clipper_cdf_inst_n_69;
  wire clipper_cdf_inst_n_70;
  wire clipper_cdf_inst_n_71;
  wire clipper_cdf_inst_n_72;
  wire clipper_cdf_inst_n_73;
  wire clipper_cdf_inst_n_74;
  wire clipper_cdf_inst_n_75;
  wire clipper_cdf_inst_n_76;
  wire clipper_cdf_inst_n_77;
  wire clipper_cdf_inst_n_78;
  wire clipper_cdf_inst_n_79;
  wire clipper_cdf_inst_n_8;
  wire clipper_cdf_inst_n_80;
  wire clipper_cdf_inst_n_81;
  wire clipper_cdf_inst_n_82;
  wire clipper_cdf_inst_n_83;
  wire clipper_cdf_inst_n_84;
  wire clipper_cdf_inst_n_85;
  wire clipper_cdf_inst_n_86;
  wire clipper_cdf_inst_n_87;
  wire clipper_cdf_inst_n_88;
  wire clipper_cdf_inst_n_89;
  wire clipper_cdf_inst_n_9;
  wire clipper_cdf_inst_n_90;
  wire clipper_cdf_inst_n_91;
  wire clipper_cdf_inst_n_92;
  wire clipper_cdf_inst_n_93;
  wire clipper_cdf_inst_n_94;
  wire clipper_cdf_inst_n_95;
  wire clipper_cdf_inst_n_96;
  wire clipper_cdf_inst_n_97;
  wire clipper_cdf_inst_n_98;
  wire clipper_cdf_inst_n_99;
  wire coord_counter_inst_n_14;
  wire coord_counter_inst_n_15;
  wire coord_counter_inst_n_16;
  wire coord_counter_inst_n_17;
  wire coord_counter_inst_n_18;
  wire coord_counter_inst_n_19;
  wire coord_counter_inst_n_20;
  wire coord_counter_inst_n_21;
  wire coord_counter_inst_n_22;
  wire coord_counter_inst_n_23;
  wire coord_counter_inst_n_24;
  wire coord_counter_inst_n_25;
  wire coord_counter_inst_n_26;
  wire coord_counter_inst_n_27;
  wire coord_counter_inst_n_28;
  wire coord_counter_inst_n_29;
  wire coord_counter_inst_n_31;
  wire coord_counter_inst_n_32;
  wire coord_counter_inst_n_33;
  wire coord_counter_inst_n_41;
  wire coord_counter_inst_n_52;
  wire coord_counter_inst_n_53;
  wire coord_counter_inst_n_54;
  wire coord_counter_inst_n_57;
  wire coord_counter_inst_n_58;
  wire coord_counter_inst_n_59;
  wire coord_counter_inst_n_60;
  wire coord_counter_inst_n_61;
  wire coord_counter_inst_n_62;
  wire coord_counter_inst_n_63;
  wire coord_counter_inst_n_64;
  wire coord_counter_inst_n_65;
  wire coord_counter_inst_n_66;
  wire coord_counter_inst_n_67;
  wire coord_counter_inst_n_68;
  wire coord_counter_inst_n_69;
  wire coord_counter_inst_n_70;
  wire coord_counter_inst_n_71;
  wire coord_counter_inst_n_72;
  wire coord_counter_inst_n_73;
  wire coord_counter_inst_n_74;
  wire coord_counter_inst_n_75;
  wire coord_counter_inst_n_76;
  wire coord_counter_inst_n_77;
  wire coord_counter_inst_n_78;
  wire coord_counter_inst_n_79;
  wire coord_counter_inst_n_80;
  wire coord_counter_inst_n_9;
  wire enable_clahe;
  wire enable_clahe_IBUF;
  wire enable_interp;
  wire enable_interp_IBUF;
  wire [7:0]excess_remainder;
  wire frame_hist_done;
  wire [15:0]hist_buf_dina_r0_in;
  wire hist_clear_start;
  wire [3:0]hist_rd_tile_idx;
  wire hist_stat_inst_n_1;
  wire hist_stat_inst_n_10;
  wire hist_stat_inst_n_100;
  wire hist_stat_inst_n_109;
  wire hist_stat_inst_n_110;
  wire hist_stat_inst_n_111;
  wire hist_stat_inst_n_112;
  wire hist_stat_inst_n_113;
  wire hist_stat_inst_n_114;
  wire hist_stat_inst_n_115;
  wire hist_stat_inst_n_116;
  wire hist_stat_inst_n_12;
  wire hist_stat_inst_n_125;
  wire hist_stat_inst_n_126;
  wire hist_stat_inst_n_127;
  wire hist_stat_inst_n_128;
  wire hist_stat_inst_n_129;
  wire hist_stat_inst_n_130;
  wire hist_stat_inst_n_131;
  wire hist_stat_inst_n_132;
  wire hist_stat_inst_n_14;
  wire hist_stat_inst_n_141;
  wire hist_stat_inst_n_142;
  wire hist_stat_inst_n_143;
  wire hist_stat_inst_n_144;
  wire hist_stat_inst_n_145;
  wire hist_stat_inst_n_146;
  wire hist_stat_inst_n_147;
  wire hist_stat_inst_n_148;
  wire hist_stat_inst_n_157;
  wire hist_stat_inst_n_158;
  wire hist_stat_inst_n_159;
  wire hist_stat_inst_n_16;
  wire hist_stat_inst_n_160;
  wire hist_stat_inst_n_161;
  wire hist_stat_inst_n_162;
  wire hist_stat_inst_n_163;
  wire hist_stat_inst_n_164;
  wire hist_stat_inst_n_173;
  wire hist_stat_inst_n_174;
  wire hist_stat_inst_n_175;
  wire hist_stat_inst_n_176;
  wire hist_stat_inst_n_177;
  wire hist_stat_inst_n_178;
  wire hist_stat_inst_n_179;
  wire hist_stat_inst_n_18;
  wire hist_stat_inst_n_180;
  wire hist_stat_inst_n_189;
  wire hist_stat_inst_n_190;
  wire hist_stat_inst_n_191;
  wire hist_stat_inst_n_192;
  wire hist_stat_inst_n_193;
  wire hist_stat_inst_n_194;
  wire hist_stat_inst_n_195;
  wire hist_stat_inst_n_196;
  wire hist_stat_inst_n_20;
  wire hist_stat_inst_n_205;
  wire hist_stat_inst_n_206;
  wire hist_stat_inst_n_207;
  wire hist_stat_inst_n_208;
  wire hist_stat_inst_n_209;
  wire hist_stat_inst_n_210;
  wire hist_stat_inst_n_211;
  wire hist_stat_inst_n_212;
  wire hist_stat_inst_n_22;
  wire hist_stat_inst_n_221;
  wire hist_stat_inst_n_222;
  wire hist_stat_inst_n_223;
  wire hist_stat_inst_n_224;
  wire hist_stat_inst_n_225;
  wire hist_stat_inst_n_226;
  wire hist_stat_inst_n_227;
  wire hist_stat_inst_n_228;
  wire hist_stat_inst_n_237;
  wire hist_stat_inst_n_238;
  wire hist_stat_inst_n_239;
  wire hist_stat_inst_n_24;
  wire hist_stat_inst_n_240;
  wire hist_stat_inst_n_241;
  wire hist_stat_inst_n_242;
  wire hist_stat_inst_n_243;
  wire hist_stat_inst_n_244;
  wire hist_stat_inst_n_253;
  wire hist_stat_inst_n_254;
  wire hist_stat_inst_n_255;
  wire hist_stat_inst_n_256;
  wire hist_stat_inst_n_257;
  wire hist_stat_inst_n_258;
  wire hist_stat_inst_n_259;
  wire hist_stat_inst_n_26;
  wire hist_stat_inst_n_260;
  wire hist_stat_inst_n_269;
  wire hist_stat_inst_n_270;
  wire hist_stat_inst_n_271;
  wire hist_stat_inst_n_272;
  wire hist_stat_inst_n_273;
  wire hist_stat_inst_n_274;
  wire hist_stat_inst_n_275;
  wire hist_stat_inst_n_276;
  wire hist_stat_inst_n_28;
  wire hist_stat_inst_n_285;
  wire hist_stat_inst_n_286;
  wire hist_stat_inst_n_287;
  wire hist_stat_inst_n_288;
  wire hist_stat_inst_n_289;
  wire hist_stat_inst_n_290;
  wire hist_stat_inst_n_291;
  wire hist_stat_inst_n_292;
  wire hist_stat_inst_n_293;
  wire hist_stat_inst_n_30;
  wire hist_stat_inst_n_311;
  wire hist_stat_inst_n_32;
  wire hist_stat_inst_n_320;
  wire hist_stat_inst_n_321;
  wire hist_stat_inst_n_322;
  wire hist_stat_inst_n_323;
  wire hist_stat_inst_n_324;
  wire hist_stat_inst_n_325;
  wire hist_stat_inst_n_326;
  wire hist_stat_inst_n_327;
  wire hist_stat_inst_n_34;
  wire hist_stat_inst_n_345;
  wire hist_stat_inst_n_354;
  wire hist_stat_inst_n_355;
  wire hist_stat_inst_n_356;
  wire hist_stat_inst_n_357;
  wire hist_stat_inst_n_358;
  wire hist_stat_inst_n_359;
  wire hist_stat_inst_n_36;
  wire hist_stat_inst_n_360;
  wire hist_stat_inst_n_361;
  wire hist_stat_inst_n_379;
  wire hist_stat_inst_n_388;
  wire hist_stat_inst_n_389;
  wire hist_stat_inst_n_390;
  wire hist_stat_inst_n_391;
  wire hist_stat_inst_n_392;
  wire hist_stat_inst_n_393;
  wire hist_stat_inst_n_394;
  wire hist_stat_inst_n_395;
  wire hist_stat_inst_n_420;
  wire hist_stat_inst_n_421;
  wire hist_stat_inst_n_422;
  wire hist_stat_inst_n_423;
  wire hist_stat_inst_n_424;
  wire hist_stat_inst_n_425;
  wire hist_stat_inst_n_426;
  wire hist_stat_inst_n_427;
  wire hist_stat_inst_n_428;
  wire hist_stat_inst_n_446;
  wire hist_stat_inst_n_45;
  wire hist_stat_inst_n_455;
  wire hist_stat_inst_n_456;
  wire hist_stat_inst_n_457;
  wire hist_stat_inst_n_458;
  wire hist_stat_inst_n_459;
  wire hist_stat_inst_n_46;
  wire hist_stat_inst_n_460;
  wire hist_stat_inst_n_461;
  wire hist_stat_inst_n_462;
  wire hist_stat_inst_n_47;
  wire hist_stat_inst_n_48;
  wire hist_stat_inst_n_480;
  wire hist_stat_inst_n_489;
  wire hist_stat_inst_n_49;
  wire hist_stat_inst_n_490;
  wire hist_stat_inst_n_491;
  wire hist_stat_inst_n_492;
  wire hist_stat_inst_n_493;
  wire hist_stat_inst_n_494;
  wire hist_stat_inst_n_495;
  wire hist_stat_inst_n_496;
  wire hist_stat_inst_n_5;
  wire hist_stat_inst_n_50;
  wire hist_stat_inst_n_51;
  wire hist_stat_inst_n_514;
  wire hist_stat_inst_n_52;
  wire hist_stat_inst_n_523;
  wire hist_stat_inst_n_524;
  wire hist_stat_inst_n_525;
  wire hist_stat_inst_n_526;
  wire hist_stat_inst_n_527;
  wire hist_stat_inst_n_528;
  wire hist_stat_inst_n_529;
  wire hist_stat_inst_n_530;
  wire hist_stat_inst_n_548;
  wire hist_stat_inst_n_557;
  wire hist_stat_inst_n_558;
  wire hist_stat_inst_n_559;
  wire hist_stat_inst_n_560;
  wire hist_stat_inst_n_561;
  wire hist_stat_inst_n_562;
  wire hist_stat_inst_n_563;
  wire hist_stat_inst_n_564;
  wire hist_stat_inst_n_582;
  wire hist_stat_inst_n_591;
  wire hist_stat_inst_n_592;
  wire hist_stat_inst_n_593;
  wire hist_stat_inst_n_594;
  wire hist_stat_inst_n_595;
  wire hist_stat_inst_n_596;
  wire hist_stat_inst_n_597;
  wire hist_stat_inst_n_598;
  wire hist_stat_inst_n_61;
  wire hist_stat_inst_n_616;
  wire hist_stat_inst_n_62;
  wire hist_stat_inst_n_625;
  wire hist_stat_inst_n_626;
  wire hist_stat_inst_n_627;
  wire hist_stat_inst_n_628;
  wire hist_stat_inst_n_629;
  wire hist_stat_inst_n_63;
  wire hist_stat_inst_n_630;
  wire hist_stat_inst_n_631;
  wire hist_stat_inst_n_632;
  wire hist_stat_inst_n_64;
  wire hist_stat_inst_n_65;
  wire hist_stat_inst_n_650;
  wire hist_stat_inst_n_659;
  wire hist_stat_inst_n_66;
  wire hist_stat_inst_n_660;
  wire hist_stat_inst_n_661;
  wire hist_stat_inst_n_662;
  wire hist_stat_inst_n_663;
  wire hist_stat_inst_n_664;
  wire hist_stat_inst_n_665;
  wire hist_stat_inst_n_666;
  wire hist_stat_inst_n_67;
  wire hist_stat_inst_n_68;
  wire hist_stat_inst_n_684;
  wire hist_stat_inst_n_693;
  wire hist_stat_inst_n_694;
  wire hist_stat_inst_n_695;
  wire hist_stat_inst_n_696;
  wire hist_stat_inst_n_697;
  wire hist_stat_inst_n_698;
  wire hist_stat_inst_n_699;
  wire hist_stat_inst_n_700;
  wire hist_stat_inst_n_718;
  wire hist_stat_inst_n_727;
  wire hist_stat_inst_n_728;
  wire hist_stat_inst_n_729;
  wire hist_stat_inst_n_730;
  wire hist_stat_inst_n_731;
  wire hist_stat_inst_n_732;
  wire hist_stat_inst_n_733;
  wire hist_stat_inst_n_734;
  wire hist_stat_inst_n_752;
  wire hist_stat_inst_n_761;
  wire hist_stat_inst_n_762;
  wire hist_stat_inst_n_763;
  wire hist_stat_inst_n_764;
  wire hist_stat_inst_n_765;
  wire hist_stat_inst_n_766;
  wire hist_stat_inst_n_767;
  wire hist_stat_inst_n_768;
  wire hist_stat_inst_n_77;
  wire hist_stat_inst_n_78;
  wire hist_stat_inst_n_786;
  wire hist_stat_inst_n_79;
  wire hist_stat_inst_n_795;
  wire hist_stat_inst_n_796;
  wire hist_stat_inst_n_797;
  wire hist_stat_inst_n_798;
  wire hist_stat_inst_n_799;
  wire hist_stat_inst_n_8;
  wire hist_stat_inst_n_80;
  wire hist_stat_inst_n_800;
  wire hist_stat_inst_n_801;
  wire hist_stat_inst_n_802;
  wire hist_stat_inst_n_81;
  wire hist_stat_inst_n_82;
  wire hist_stat_inst_n_820;
  wire hist_stat_inst_n_829;
  wire hist_stat_inst_n_83;
  wire hist_stat_inst_n_830;
  wire hist_stat_inst_n_831;
  wire hist_stat_inst_n_832;
  wire hist_stat_inst_n_833;
  wire hist_stat_inst_n_834;
  wire hist_stat_inst_n_835;
  wire hist_stat_inst_n_836;
  wire hist_stat_inst_n_84;
  wire hist_stat_inst_n_93;
  wire hist_stat_inst_n_94;
  wire hist_stat_inst_n_95;
  wire hist_stat_inst_n_96;
  wire hist_stat_inst_n_97;
  wire hist_stat_inst_n_98;
  wire hist_stat_inst_n_99;
  wire [7:0]hist_wr_addr;
  wire in_href;
  wire in_href_IBUF;
  wire [7:0]in_u;
  wire [7:0]in_u_IBUF;
  wire [7:0]in_v;
  wire [7:0]in_v_IBUF;
  wire in_vsync;
  wire in_vsync_IBUF;
  wire [7:0]in_y;
  wire [7:0]in_y_IBUF;
  wire [0:0]local_y_in;
  wire [7:0]mapping_bl_rd_data;
  wire [3:2]mapping_bl_tile_idx;
  wire [7:0]mapping_br_rd_data;
  wire mapping_inst_n_0;
  wire mapping_inst_n_1;
  wire mapping_inst_n_2;
  wire mapping_inst_n_3;
  wire mapping_inst_n_4;
  wire [7:0]mapping_tl_rd_data;
  wire [3:0]mapping_tl_tile_idx;
  wire [7:0]mapping_tr_rd_data;
  wire [1:0]mapping_tr_tile_idx;
  wire out_href;
  wire out_href_OBUF;
  wire [7:0]out_u;
  wire [7:0]out_u_OBUF;
  wire [7:0]out_v;
  wire [7:0]out_v_OBUF;
  wire out_vsync;
  wire out_vsync_OBUF;
  wire [7:0]out_y;
  wire [7:0]out_y_OBUF;
  wire [7:0]p_0_in;
  wire pclk;
  wire pclk_IBUF;
  wire pclk_IBUF_BUFG;
  wire ping_pong_flag;
  wire ping_pong_flag_reg_rep__0_n_0;
  wire ping_pong_flag_reg_rep__1_n_0;
  wire ping_pong_flag_reg_rep_n_0;
  wire pixel_counter0;
  wire [6:0]pixel_x;
  wire ram_16tiles_inst_n_1;
  wire ram_16tiles_inst_n_10;
  wire ram_16tiles_inst_n_107;
  wire ram_16tiles_inst_n_108;
  wire ram_16tiles_inst_n_109;
  wire ram_16tiles_inst_n_11;
  wire ram_16tiles_inst_n_110;
  wire ram_16tiles_inst_n_111;
  wire ram_16tiles_inst_n_112;
  wire ram_16tiles_inst_n_113;
  wire ram_16tiles_inst_n_114;
  wire ram_16tiles_inst_n_115;
  wire ram_16tiles_inst_n_116;
  wire ram_16tiles_inst_n_117;
  wire ram_16tiles_inst_n_118;
  wire ram_16tiles_inst_n_119;
  wire ram_16tiles_inst_n_12;
  wire ram_16tiles_inst_n_120;
  wire ram_16tiles_inst_n_121;
  wire ram_16tiles_inst_n_122;
  wire ram_16tiles_inst_n_123;
  wire ram_16tiles_inst_n_124;
  wire ram_16tiles_inst_n_13;
  wire ram_16tiles_inst_n_14;
  wire ram_16tiles_inst_n_15;
  wire ram_16tiles_inst_n_16;
  wire ram_16tiles_inst_n_17;
  wire ram_16tiles_inst_n_18;
  wire ram_16tiles_inst_n_19;
  wire ram_16tiles_inst_n_2;
  wire ram_16tiles_inst_n_20;
  wire ram_16tiles_inst_n_21;
  wire ram_16tiles_inst_n_22;
  wire ram_16tiles_inst_n_23;
  wire ram_16tiles_inst_n_24;
  wire ram_16tiles_inst_n_25;
  wire ram_16tiles_inst_n_26;
  wire ram_16tiles_inst_n_27;
  wire ram_16tiles_inst_n_28;
  wire ram_16tiles_inst_n_29;
  wire ram_16tiles_inst_n_3;
  wire ram_16tiles_inst_n_30;
  wire ram_16tiles_inst_n_31;
  wire ram_16tiles_inst_n_32;
  wire ram_16tiles_inst_n_33;
  wire ram_16tiles_inst_n_34;
  wire ram_16tiles_inst_n_35;
  wire ram_16tiles_inst_n_36;
  wire ram_16tiles_inst_n_37;
  wire ram_16tiles_inst_n_38;
  wire ram_16tiles_inst_n_39;
  wire ram_16tiles_inst_n_4;
  wire ram_16tiles_inst_n_40;
  wire ram_16tiles_inst_n_41;
  wire ram_16tiles_inst_n_42;
  wire ram_16tiles_inst_n_43;
  wire ram_16tiles_inst_n_5;
  wire ram_16tiles_inst_n_6;
  wire ram_16tiles_inst_n_7;
  wire ram_16tiles_inst_n_8;
  wire ram_16tiles_inst_n_9;
  wire [7:0]\ram_a_addr_b[0]_50 ;
  wire [7:0]\ram_a_addr_b[10]_19 ;
  wire [7:0]\ram_a_addr_b[11]_7 ;
  wire [7:0]\ram_a_addr_b[12]_47 ;
  wire [7:0]\ram_a_addr_b[13]_35 ;
  wire [7:0]\ram_a_addr_b[14]_23 ;
  wire [7:0]\ram_a_addr_b[15]_11 ;
  wire [7:0]\ram_a_addr_b[1]_54 ;
  wire [7:0]\ram_a_addr_b[2]_58 ;
  wire [7:0]\ram_a_addr_b[3]_62 ;
  wire [7:0]\ram_a_addr_b[4]_39 ;
  wire [7:0]\ram_a_addr_b[5]_27 ;
  wire [7:0]\ram_a_addr_b[6]_15 ;
  wire [7:0]\ram_a_addr_b[7]_3 ;
  wire [7:0]\ram_a_addr_b[8]_43 ;
  wire [7:0]\ram_a_addr_b[9]_31 ;
  wire [15:8]\ram_a_din_a[0]_48 ;
  wire [15:8]\ram_a_din_a[10]_16 ;
  wire [15:8]\ram_a_din_a[11]_4 ;
  wire [15:8]\ram_a_din_a[12]_44 ;
  wire [15:8]\ram_a_din_a[13]_32 ;
  wire [15:8]\ram_a_din_a[14]_20 ;
  wire [15:8]\ram_a_din_a[15]_8 ;
  wire [15:8]\ram_a_din_a[1]_51 ;
  wire [15:8]\ram_a_din_a[2]_55 ;
  wire [15:8]\ram_a_din_a[3]_59 ;
  wire [15:8]\ram_a_din_a[4]_36 ;
  wire [15:8]\ram_a_din_a[5]_24 ;
  wire [15:8]\ram_a_din_a[6]_12 ;
  wire [15:8]\ram_a_din_a[7]_0 ;
  wire [15:8]\ram_a_din_a[8]_40 ;
  wire [15:8]\ram_a_din_a[9]_28 ;
  wire \ram_a_we_a[10]_17 ;
  wire \ram_a_we_a[11]_5 ;
  wire \ram_a_we_a[12]_45 ;
  wire \ram_a_we_a[13]_33 ;
  wire \ram_a_we_a[14]_21 ;
  wire \ram_a_we_a[15]_9 ;
  wire \ram_a_we_a[1]_52 ;
  wire \ram_a_we_a[2]_56 ;
  wire \ram_a_we_a[3]_60 ;
  wire \ram_a_we_a[4]_37 ;
  wire \ram_a_we_a[5]_25 ;
  wire \ram_a_we_a[6]_13 ;
  wire \ram_a_we_a[7]_1 ;
  wire \ram_a_we_a[8]_41 ;
  wire \ram_a_we_a[9]_29 ;
  wire [7:0]\ram_b_addr_b[0]_49 ;
  wire [7:0]\ram_b_addr_b[10]_18 ;
  wire [7:0]\ram_b_addr_b[11]_6 ;
  wire [7:0]\ram_b_addr_b[12]_46 ;
  wire [7:0]\ram_b_addr_b[13]_34 ;
  wire [7:0]\ram_b_addr_b[14]_22 ;
  wire [7:0]\ram_b_addr_b[15]_10 ;
  wire [7:0]\ram_b_addr_b[1]_53 ;
  wire [7:0]\ram_b_addr_b[2]_57 ;
  wire [7:0]\ram_b_addr_b[3]_61 ;
  wire [7:0]\ram_b_addr_b[4]_38 ;
  wire [7:0]\ram_b_addr_b[5]_26 ;
  wire [7:0]\ram_b_addr_b[6]_14 ;
  wire [7:0]\ram_b_addr_b[7]_2 ;
  wire [7:0]\ram_b_addr_b[8]_42 ;
  wire [7:0]\ram_b_addr_b[9]_30 ;
  wire [15:8]\ram_b_din_a[0]_63 ;
  wire [15:8]\ram_b_din_a[10]_73 ;
  wire [15:8]\ram_b_din_a[11]_74 ;
  wire [15:8]\ram_b_din_a[12]_75 ;
  wire [15:8]\ram_b_din_a[13]_76 ;
  wire [15:8]\ram_b_din_a[14]_77 ;
  wire [15:8]\ram_b_din_a[15]_78 ;
  wire [15:8]\ram_b_din_a[1]_64 ;
  wire [15:8]\ram_b_din_a[2]_65 ;
  wire [15:8]\ram_b_din_a[3]_66 ;
  wire [15:8]\ram_b_din_a[4]_67 ;
  wire [15:8]\ram_b_din_a[5]_68 ;
  wire [15:8]\ram_b_din_a[6]_69 ;
  wire [15:8]\ram_b_din_a[7]_70 ;
  wire [15:8]\ram_b_din_a[8]_71 ;
  wire [15:8]\ram_b_din_a[9]_72 ;
  wire \ram_b_we_a[10]_84 ;
  wire \ram_b_we_a[11]_83 ;
  wire \ram_b_we_a[12]_82 ;
  wire \ram_b_we_a[13]_81 ;
  wire \ram_b_we_a[14]_80 ;
  wire \ram_b_we_a[15]_79 ;
  wire \ram_b_we_a[1]_93 ;
  wire \ram_b_we_a[2]_92 ;
  wire \ram_b_we_a[3]_91 ;
  wire \ram_b_we_a[4]_90 ;
  wire \ram_b_we_a[5]_89 ;
  wire \ram_b_we_a[6]_88 ;
  wire \ram_b_we_a[7]_87 ;
  wire \ram_b_we_a[8]_86 ;
  wire \ram_b_we_a[9]_85 ;
  wire rst_n;
  wire rst_n_IBUF;
  wire [3:0]tile_idx;
  wire valid_s3;
  wire vsync_d1;
  wire vsync_d2;

  FDCE #(
    .INIT(1'b0)) 
    cdf_done_d1_reg
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(hist_stat_inst_n_1),
        .D(cdf_done),
        .Q(cdf_done_d1));
  IBUF \clip_threshold_IBUF[0]_inst 
       (.I(clip_threshold[0]),
        .O(clip_threshold_IBUF[0]));
  IBUF \clip_threshold_IBUF[10]_inst 
       (.I(clip_threshold[10]),
        .O(clip_threshold_IBUF[10]));
  IBUF \clip_threshold_IBUF[11]_inst 
       (.I(clip_threshold[11]),
        .O(clip_threshold_IBUF[11]));
  IBUF \clip_threshold_IBUF[12]_inst 
       (.I(clip_threshold[12]),
        .O(clip_threshold_IBUF[12]));
  IBUF \clip_threshold_IBUF[13]_inst 
       (.I(clip_threshold[13]),
        .O(clip_threshold_IBUF[13]));
  IBUF \clip_threshold_IBUF[14]_inst 
       (.I(clip_threshold[14]),
        .O(clip_threshold_IBUF[14]));
  IBUF \clip_threshold_IBUF[15]_inst 
       (.I(clip_threshold[15]),
        .O(clip_threshold_IBUF[15]));
  IBUF \clip_threshold_IBUF[1]_inst 
       (.I(clip_threshold[1]),
        .O(clip_threshold_IBUF[1]));
  IBUF \clip_threshold_IBUF[2]_inst 
       (.I(clip_threshold[2]),
        .O(clip_threshold_IBUF[2]));
  IBUF \clip_threshold_IBUF[3]_inst 
       (.I(clip_threshold[3]),
        .O(clip_threshold_IBUF[3]));
  IBUF \clip_threshold_IBUF[4]_inst 
       (.I(clip_threshold[4]),
        .O(clip_threshold_IBUF[4]));
  IBUF \clip_threshold_IBUF[5]_inst 
       (.I(clip_threshold[5]),
        .O(clip_threshold_IBUF[5]));
  IBUF \clip_threshold_IBUF[6]_inst 
       (.I(clip_threshold[6]),
        .O(clip_threshold_IBUF[6]));
  IBUF \clip_threshold_IBUF[7]_inst 
       (.I(clip_threshold[7]),
        .O(clip_threshold_IBUF[7]));
  IBUF \clip_threshold_IBUF[8]_inst 
       (.I(clip_threshold[8]),
        .O(clip_threshold_IBUF[8]));
  IBUF \clip_threshold_IBUF[9]_inst 
       (.I(clip_threshold[9]),
        .O(clip_threshold_IBUF[9]));
  clahe_clipper_cdf clipper_cdf_inst
       (.CO(ram_16tiles_inst_n_107),
        .D(hist_buf_dina_r0_in),
        .DI({clipper_cdf_inst_n_320,clipper_cdf_inst_n_321,clipper_cdf_inst_n_322,clipper_cdf_inst_n_323}),
        .O({ram_16tiles_inst_n_108,ram_16tiles_inst_n_109,ram_16tiles_inst_n_110,ram_16tiles_inst_n_111}),
        .Q({p_0_in,excess_remainder}),
        .S(clipper_cdf_inst_n_303),
        .cdf_addr(cdf_addr),
        .cdf_done(cdf_done),
        .cdf_done_d1(cdf_done_d1),
        .\cdf_min_reg[2]_0 (clipper_cdf_inst_n_2),
        .cdf_rd_data(cdf_rd_data),
        .cdf_tile_idx(cdf_tile_idx),
        .clip_threshold_IBUF(clip_threshold_IBUF[15:1]),
        .\excess_total_reg[0]_0 ({ram_16tiles_inst_n_112,ram_16tiles_inst_n_113,ram_16tiles_inst_n_114,ram_16tiles_inst_n_115}),
        .\excess_total_reg[10]_0 ({ram_16tiles_inst_n_116,ram_16tiles_inst_n_117,ram_16tiles_inst_n_118,ram_16tiles_inst_n_119}),
        .\excess_total_reg[11]_0 ({clipper_cdf_inst_n_324,clipper_cdf_inst_n_325,clipper_cdf_inst_n_326,clipper_cdf_inst_n_327}),
        .\excess_total_reg[14]_0 ({ram_16tiles_inst_n_120,ram_16tiles_inst_n_121,ram_16tiles_inst_n_122,ram_16tiles_inst_n_123}),
        .\excess_total_reg[15]_0 (ram_16tiles_inst_n_124),
        .\excess_total_reg[3]_0 ({clipper_cdf_inst_n_332,clipper_cdf_inst_n_333}),
        .\excess_total_reg[7]_0 ({clipper_cdf_inst_n_328,clipper_cdf_inst_n_329,clipper_cdf_inst_n_330,clipper_cdf_inst_n_331}),
        .frame_hist_done(frame_hist_done),
        .\hist_buf_addra_r_reg[7]_0 (clipper_cdf_inst_n_1),
        .\norm_stage1_diff_reg[15]_0 (clipper_cdf_inst_n_0),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .ping_pong_flag(ping_pong_flag),
        .ping_pong_flag_reg(clipper_cdf_inst_n_334),
        .ping_pong_flag_reg_rep(clipper_cdf_inst_n_336),
        .ping_pong_flag_reg_rep_0(ping_pong_flag_reg_rep_n_0),
        .ping_pong_flag_reg_rep__0(clipper_cdf_inst_n_337),
        .ping_pong_flag_reg_rep__0_0(ping_pong_flag_reg_rep__0_n_0),
        .ping_pong_flag_reg_rep__1(clipper_cdf_inst_n_338),
        .ram_reg(clipper_cdf_inst_n_3),
        .ram_reg_0(clipper_cdf_inst_n_8),
        .ram_reg_1(clipper_cdf_inst_n_9),
        .ram_reg_10(clipper_cdf_inst_n_18),
        .ram_reg_100(clipper_cdf_inst_n_116),
        .ram_reg_101(clipper_cdf_inst_n_117),
        .ram_reg_102(clipper_cdf_inst_n_118),
        .ram_reg_103(clipper_cdf_inst_n_119),
        .ram_reg_104(clipper_cdf_inst_n_120),
        .ram_reg_105(clipper_cdf_inst_n_121),
        .ram_reg_106(clipper_cdf_inst_n_122),
        .ram_reg_107(clipper_cdf_inst_n_123),
        .ram_reg_108(clipper_cdf_inst_n_124),
        .ram_reg_109(clipper_cdf_inst_n_125),
        .ram_reg_11(clipper_cdf_inst_n_19),
        .ram_reg_110(clipper_cdf_inst_n_126),
        .ram_reg_111(clipper_cdf_inst_n_127),
        .ram_reg_112(clipper_cdf_inst_n_128),
        .ram_reg_113(clipper_cdf_inst_n_129),
        .ram_reg_114(clipper_cdf_inst_n_130),
        .ram_reg_115(clipper_cdf_inst_n_131),
        .ram_reg_116(clipper_cdf_inst_n_132),
        .ram_reg_117(clipper_cdf_inst_n_133),
        .ram_reg_118(clipper_cdf_inst_n_134),
        .ram_reg_119(clipper_cdf_inst_n_135),
        .ram_reg_12(clipper_cdf_inst_n_20),
        .ram_reg_120(clipper_cdf_inst_n_136),
        .ram_reg_121(clipper_cdf_inst_n_137),
        .ram_reg_122(clipper_cdf_inst_n_138),
        .ram_reg_123(clipper_cdf_inst_n_139),
        .ram_reg_124(clipper_cdf_inst_n_140),
        .ram_reg_125(clipper_cdf_inst_n_141),
        .ram_reg_126(clipper_cdf_inst_n_142),
        .ram_reg_127(clipper_cdf_inst_n_143),
        .ram_reg_128(clipper_cdf_inst_n_144),
        .ram_reg_129(clipper_cdf_inst_n_145),
        .ram_reg_13(clipper_cdf_inst_n_21),
        .ram_reg_130(clipper_cdf_inst_n_146),
        .ram_reg_131(clipper_cdf_inst_n_147),
        .ram_reg_132(clipper_cdf_inst_n_148),
        .ram_reg_133(clipper_cdf_inst_n_149),
        .ram_reg_134(clipper_cdf_inst_n_150),
        .ram_reg_135(clipper_cdf_inst_n_151),
        .ram_reg_136(clipper_cdf_inst_n_152),
        .ram_reg_137(clipper_cdf_inst_n_153),
        .ram_reg_138(clipper_cdf_inst_n_154),
        .ram_reg_139(clipper_cdf_inst_n_155),
        .ram_reg_14(clipper_cdf_inst_n_22),
        .ram_reg_140(clipper_cdf_inst_n_156),
        .ram_reg_141(clipper_cdf_inst_n_157),
        .ram_reg_142(clipper_cdf_inst_n_158),
        .ram_reg_143(clipper_cdf_inst_n_159),
        .ram_reg_144(clipper_cdf_inst_n_160),
        .ram_reg_145(clipper_cdf_inst_n_161),
        .ram_reg_146(clipper_cdf_inst_n_162),
        .ram_reg_147(clipper_cdf_inst_n_163),
        .ram_reg_148(clipper_cdf_inst_n_164),
        .ram_reg_149(clipper_cdf_inst_n_165),
        .ram_reg_15(clipper_cdf_inst_n_23),
        .ram_reg_150(clipper_cdf_inst_n_166),
        .ram_reg_151(clipper_cdf_inst_n_167),
        .ram_reg_152(clipper_cdf_inst_n_168),
        .ram_reg_153(clipper_cdf_inst_n_169),
        .ram_reg_154(clipper_cdf_inst_n_170),
        .ram_reg_155(clipper_cdf_inst_n_171),
        .ram_reg_156(clipper_cdf_inst_n_172),
        .ram_reg_157(clipper_cdf_inst_n_173),
        .ram_reg_158(clipper_cdf_inst_n_174),
        .ram_reg_159(clipper_cdf_inst_n_175),
        .ram_reg_16(clipper_cdf_inst_n_32),
        .ram_reg_160(clipper_cdf_inst_n_176),
        .ram_reg_161(clipper_cdf_inst_n_177),
        .ram_reg_162(clipper_cdf_inst_n_178),
        .ram_reg_163(clipper_cdf_inst_n_179),
        .ram_reg_164(clipper_cdf_inst_n_180),
        .ram_reg_165(clipper_cdf_inst_n_181),
        .ram_reg_166(clipper_cdf_inst_n_182),
        .ram_reg_167(clipper_cdf_inst_n_183),
        .ram_reg_168(clipper_cdf_inst_n_184),
        .ram_reg_169(clipper_cdf_inst_n_185),
        .ram_reg_17(clipper_cdf_inst_n_33),
        .ram_reg_170(clipper_cdf_inst_n_186),
        .ram_reg_171(clipper_cdf_inst_n_187),
        .ram_reg_172(clipper_cdf_inst_n_188),
        .ram_reg_173(clipper_cdf_inst_n_189),
        .ram_reg_174(clipper_cdf_inst_n_190),
        .ram_reg_175(clipper_cdf_inst_n_191),
        .ram_reg_176(clipper_cdf_inst_n_192),
        .ram_reg_177(clipper_cdf_inst_n_193),
        .ram_reg_178(clipper_cdf_inst_n_194),
        .ram_reg_179(clipper_cdf_inst_n_195),
        .ram_reg_18(clipper_cdf_inst_n_34),
        .ram_reg_180(clipper_cdf_inst_n_196),
        .ram_reg_181(clipper_cdf_inst_n_197),
        .ram_reg_182(clipper_cdf_inst_n_198),
        .ram_reg_183(clipper_cdf_inst_n_199),
        .ram_reg_184(clipper_cdf_inst_n_200),
        .ram_reg_185(clipper_cdf_inst_n_201),
        .ram_reg_186(clipper_cdf_inst_n_202),
        .ram_reg_187(clipper_cdf_inst_n_203),
        .ram_reg_188(clipper_cdf_inst_n_204),
        .ram_reg_189(clipper_cdf_inst_n_205),
        .ram_reg_19(clipper_cdf_inst_n_35),
        .ram_reg_190(clipper_cdf_inst_n_206),
        .ram_reg_191(clipper_cdf_inst_n_207),
        .ram_reg_192(clipper_cdf_inst_n_208),
        .ram_reg_193(clipper_cdf_inst_n_209),
        .ram_reg_194(clipper_cdf_inst_n_210),
        .ram_reg_195(clipper_cdf_inst_n_211),
        .ram_reg_196(clipper_cdf_inst_n_212),
        .ram_reg_197(clipper_cdf_inst_n_213),
        .ram_reg_198(clipper_cdf_inst_n_214),
        .ram_reg_199(clipper_cdf_inst_n_215),
        .ram_reg_2(clipper_cdf_inst_n_10),
        .ram_reg_20(clipper_cdf_inst_n_36),
        .ram_reg_200(clipper_cdf_inst_n_216),
        .ram_reg_201(clipper_cdf_inst_n_217),
        .ram_reg_202(clipper_cdf_inst_n_218),
        .ram_reg_203(clipper_cdf_inst_n_219),
        .ram_reg_204(clipper_cdf_inst_n_220),
        .ram_reg_205(clipper_cdf_inst_n_221),
        .ram_reg_206(clipper_cdf_inst_n_222),
        .ram_reg_207(clipper_cdf_inst_n_223),
        .ram_reg_208(clipper_cdf_inst_n_224),
        .ram_reg_209(clipper_cdf_inst_n_225),
        .ram_reg_21(clipper_cdf_inst_n_37),
        .ram_reg_210(clipper_cdf_inst_n_226),
        .ram_reg_211(clipper_cdf_inst_n_227),
        .ram_reg_212(clipper_cdf_inst_n_228),
        .ram_reg_213(clipper_cdf_inst_n_229),
        .ram_reg_214(clipper_cdf_inst_n_230),
        .ram_reg_215(clipper_cdf_inst_n_231),
        .ram_reg_216(clipper_cdf_inst_n_232),
        .ram_reg_217(clipper_cdf_inst_n_233),
        .ram_reg_218(clipper_cdf_inst_n_234),
        .ram_reg_219(clipper_cdf_inst_n_235),
        .ram_reg_22(clipper_cdf_inst_n_38),
        .ram_reg_220(clipper_cdf_inst_n_236),
        .ram_reg_221(clipper_cdf_inst_n_237),
        .ram_reg_222(clipper_cdf_inst_n_238),
        .ram_reg_223(clipper_cdf_inst_n_239),
        .ram_reg_224(clipper_cdf_inst_n_240),
        .ram_reg_225(clipper_cdf_inst_n_241),
        .ram_reg_226(clipper_cdf_inst_n_242),
        .ram_reg_227(clipper_cdf_inst_n_243),
        .ram_reg_228(clipper_cdf_inst_n_244),
        .ram_reg_229(clipper_cdf_inst_n_245),
        .ram_reg_23(clipper_cdf_inst_n_39),
        .ram_reg_230(clipper_cdf_inst_n_246),
        .ram_reg_231(clipper_cdf_inst_n_247),
        .ram_reg_232(clipper_cdf_inst_n_248),
        .ram_reg_233(clipper_cdf_inst_n_249),
        .ram_reg_234(clipper_cdf_inst_n_250),
        .ram_reg_235(clipper_cdf_inst_n_251),
        .ram_reg_236(clipper_cdf_inst_n_252),
        .ram_reg_237(clipper_cdf_inst_n_253),
        .ram_reg_238(clipper_cdf_inst_n_254),
        .ram_reg_239(clipper_cdf_inst_n_255),
        .ram_reg_24(clipper_cdf_inst_n_40),
        .ram_reg_240(clipper_cdf_inst_n_256),
        .ram_reg_241(clipper_cdf_inst_n_257),
        .ram_reg_242(clipper_cdf_inst_n_258),
        .ram_reg_243(clipper_cdf_inst_n_259),
        .ram_reg_244(clipper_cdf_inst_n_260),
        .ram_reg_245(clipper_cdf_inst_n_261),
        .ram_reg_246(clipper_cdf_inst_n_262),
        .ram_reg_247(clipper_cdf_inst_n_263),
        .ram_reg_248(clipper_cdf_inst_n_264),
        .ram_reg_249(clipper_cdf_inst_n_265),
        .ram_reg_25(clipper_cdf_inst_n_41),
        .ram_reg_250(clipper_cdf_inst_n_266),
        .ram_reg_251(clipper_cdf_inst_n_267),
        .ram_reg_252(clipper_cdf_inst_n_268),
        .ram_reg_253(clipper_cdf_inst_n_269),
        .ram_reg_254(clipper_cdf_inst_n_270),
        .ram_reg_255(clipper_cdf_inst_n_271),
        .ram_reg_256(clipper_cdf_inst_n_272),
        .ram_reg_257(clipper_cdf_inst_n_273),
        .ram_reg_258(clipper_cdf_inst_n_274),
        .ram_reg_259(clipper_cdf_inst_n_275),
        .ram_reg_26(clipper_cdf_inst_n_42),
        .ram_reg_260(clipper_cdf_inst_n_276),
        .ram_reg_261(clipper_cdf_inst_n_277),
        .ram_reg_262(clipper_cdf_inst_n_278),
        .ram_reg_263(clipper_cdf_inst_n_279),
        .ram_reg_264(clipper_cdf_inst_n_280),
        .ram_reg_265(clipper_cdf_inst_n_281),
        .ram_reg_266(clipper_cdf_inst_n_282),
        .ram_reg_267(clipper_cdf_inst_n_283),
        .ram_reg_268(clipper_cdf_inst_n_284),
        .ram_reg_269(clipper_cdf_inst_n_285),
        .ram_reg_27(clipper_cdf_inst_n_43),
        .ram_reg_270(clipper_cdf_inst_n_286),
        .ram_reg_271(clipper_cdf_inst_n_287),
        .ram_reg_272(clipper_cdf_inst_n_288),
        .ram_reg_273(clipper_cdf_inst_n_289),
        .ram_reg_274(clipper_cdf_inst_n_290),
        .ram_reg_275(clipper_cdf_inst_n_291),
        .ram_reg_276(clipper_cdf_inst_n_292),
        .ram_reg_277(clipper_cdf_inst_n_293),
        .ram_reg_278(clipper_cdf_inst_n_294),
        .ram_reg_279(clipper_cdf_inst_n_295),
        .ram_reg_28(clipper_cdf_inst_n_44),
        .ram_reg_280(clipper_cdf_inst_n_296),
        .ram_reg_281(clipper_cdf_inst_n_297),
        .ram_reg_282(clipper_cdf_inst_n_298),
        .ram_reg_283(clipper_cdf_inst_n_299),
        .ram_reg_284(clipper_cdf_inst_n_300),
        .ram_reg_285(clipper_cdf_inst_n_301),
        .ram_reg_286(clipper_cdf_inst_n_302),
        .ram_reg_287(cdf_wr_data),
        .ram_reg_29(clipper_cdf_inst_n_45),
        .ram_reg_3(clipper_cdf_inst_n_11),
        .ram_reg_30(clipper_cdf_inst_n_46),
        .ram_reg_31(clipper_cdf_inst_n_47),
        .ram_reg_32(clipper_cdf_inst_n_48),
        .ram_reg_33(clipper_cdf_inst_n_49),
        .ram_reg_34(clipper_cdf_inst_n_50),
        .ram_reg_35(clipper_cdf_inst_n_51),
        .ram_reg_36(clipper_cdf_inst_n_52),
        .ram_reg_37(clipper_cdf_inst_n_53),
        .ram_reg_38(clipper_cdf_inst_n_54),
        .ram_reg_39(clipper_cdf_inst_n_55),
        .ram_reg_4(clipper_cdf_inst_n_12),
        .ram_reg_40(clipper_cdf_inst_n_56),
        .ram_reg_41(clipper_cdf_inst_n_57),
        .ram_reg_42(clipper_cdf_inst_n_58),
        .ram_reg_43(clipper_cdf_inst_n_59),
        .ram_reg_44(clipper_cdf_inst_n_60),
        .ram_reg_45(clipper_cdf_inst_n_61),
        .ram_reg_46(clipper_cdf_inst_n_62),
        .ram_reg_47(clipper_cdf_inst_n_63),
        .ram_reg_48(clipper_cdf_inst_n_64),
        .ram_reg_49(clipper_cdf_inst_n_65),
        .ram_reg_5(clipper_cdf_inst_n_13),
        .ram_reg_50(clipper_cdf_inst_n_66),
        .ram_reg_51(clipper_cdf_inst_n_67),
        .ram_reg_52(clipper_cdf_inst_n_68),
        .ram_reg_53(clipper_cdf_inst_n_69),
        .ram_reg_54(clipper_cdf_inst_n_70),
        .ram_reg_55(clipper_cdf_inst_n_71),
        .ram_reg_56(clipper_cdf_inst_n_72),
        .ram_reg_57(clipper_cdf_inst_n_73),
        .ram_reg_58(clipper_cdf_inst_n_74),
        .ram_reg_59(clipper_cdf_inst_n_75),
        .ram_reg_6(clipper_cdf_inst_n_14),
        .ram_reg_60(clipper_cdf_inst_n_76),
        .ram_reg_61(clipper_cdf_inst_n_77),
        .ram_reg_62(clipper_cdf_inst_n_78),
        .ram_reg_63(clipper_cdf_inst_n_79),
        .ram_reg_64(clipper_cdf_inst_n_80),
        .ram_reg_65(clipper_cdf_inst_n_81),
        .ram_reg_66(clipper_cdf_inst_n_82),
        .ram_reg_67(clipper_cdf_inst_n_83),
        .ram_reg_68(clipper_cdf_inst_n_84),
        .ram_reg_69(clipper_cdf_inst_n_85),
        .ram_reg_7(clipper_cdf_inst_n_15),
        .ram_reg_70(clipper_cdf_inst_n_86),
        .ram_reg_71(clipper_cdf_inst_n_87),
        .ram_reg_72(clipper_cdf_inst_n_88),
        .ram_reg_73(clipper_cdf_inst_n_89),
        .ram_reg_74(clipper_cdf_inst_n_90),
        .ram_reg_75(clipper_cdf_inst_n_91),
        .ram_reg_76(clipper_cdf_inst_n_92),
        .ram_reg_77(clipper_cdf_inst_n_93),
        .ram_reg_78(clipper_cdf_inst_n_94),
        .ram_reg_79(clipper_cdf_inst_n_95),
        .ram_reg_8(clipper_cdf_inst_n_16),
        .ram_reg_80(clipper_cdf_inst_n_96),
        .ram_reg_81(clipper_cdf_inst_n_97),
        .ram_reg_82(clipper_cdf_inst_n_98),
        .ram_reg_83(clipper_cdf_inst_n_99),
        .ram_reg_84(clipper_cdf_inst_n_100),
        .ram_reg_85(clipper_cdf_inst_n_101),
        .ram_reg_86(clipper_cdf_inst_n_102),
        .ram_reg_87(clipper_cdf_inst_n_103),
        .ram_reg_88(clipper_cdf_inst_n_104),
        .ram_reg_89(clipper_cdf_inst_n_105),
        .ram_reg_9(clipper_cdf_inst_n_17),
        .ram_reg_90(clipper_cdf_inst_n_106),
        .ram_reg_91(clipper_cdf_inst_n_107),
        .ram_reg_92(clipper_cdf_inst_n_108),
        .ram_reg_93(clipper_cdf_inst_n_109),
        .ram_reg_94(clipper_cdf_inst_n_110),
        .ram_reg_95(clipper_cdf_inst_n_111),
        .ram_reg_96(clipper_cdf_inst_n_112),
        .ram_reg_97(clipper_cdf_inst_n_113),
        .ram_reg_98(clipper_cdf_inst_n_114),
        .ram_reg_99(clipper_cdf_inst_n_115),
        .rst_n(hist_stat_inst_n_1),
        .rst_n_IBUF(rst_n_IBUF));
  clahe_coord_counter coord_counter_inst
       (.A({B,local_y_in}),
        .CO(coord_counter_inst_n_61),
        .DI({A[8],coord_counter_inst_n_31,coord_counter_inst_n_32,coord_counter_inst_n_33}),
        .O({mapping_inst_n_1,mapping_inst_n_2,mapping_inst_n_3,mapping_inst_n_4}),
        .Q(pixel_x),
        .S({coord_counter_inst_n_57,coord_counter_inst_n_58,coord_counter_inst_n_59}),
        .enable_interp_IBUF(enable_interp_IBUF),
        .in_href_IBUF(in_href_IBUF),
        .in_vsync_IBUF(in_vsync_IBUF),
        .mapping_bl_tile_idx(mapping_bl_tile_idx),
        .mapping_tl_tile_idx(mapping_tl_tile_idx),
        .\mapping_tl_tile_idx_d1_reg[0] (coord_counter_inst_n_20),
        .mapping_tr_tile_idx(mapping_tr_tile_idx),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .ram_reg(coord_counter_inst_n_9),
        .ram_reg_0(coord_counter_inst_n_14),
        .ram_reg_1(coord_counter_inst_n_15),
        .ram_reg_10(coord_counter_inst_n_25),
        .ram_reg_11(coord_counter_inst_n_26),
        .ram_reg_12(coord_counter_inst_n_27),
        .ram_reg_13(coord_counter_inst_n_28),
        .ram_reg_14(coord_counter_inst_n_29),
        .ram_reg_2(coord_counter_inst_n_16),
        .ram_reg_3(coord_counter_inst_n_17),
        .ram_reg_4(coord_counter_inst_n_18),
        .ram_reg_5(coord_counter_inst_n_19),
        .ram_reg_6(coord_counter_inst_n_21),
        .ram_reg_7(coord_counter_inst_n_22),
        .ram_reg_8(coord_counter_inst_n_23),
        .ram_reg_9(coord_counter_inst_n_24),
        .rst_n(clipper_cdf_inst_n_2),
        .rst_n_0(hist_stat_inst_n_1),
        .tile_idx(tile_idx),
        .\wx_d1_reg[1] ({coord_counter_inst_n_62,coord_counter_inst_n_63,coord_counter_inst_n_64}),
        .\wx_d1_reg[1]_0 (coord_counter_inst_n_65),
        .\wx_d1_reg[1]_1 ({coord_counter_inst_n_66,coord_counter_inst_n_67,coord_counter_inst_n_68}),
        .\wx_d1_reg[1]_2 ({coord_counter_inst_n_77,coord_counter_inst_n_78,coord_counter_inst_n_79,coord_counter_inst_n_80}),
        .\wx_d1_reg[5] ({coord_counter_inst_n_52,coord_counter_inst_n_53}),
        .\wx_d1_reg[5]_0 (coord_counter_inst_n_60),
        .\wx_d1_reg[5]_1 ({coord_counter_inst_n_73,coord_counter_inst_n_74,coord_counter_inst_n_75,coord_counter_inst_n_76}),
        .\wx_d1_reg[6] (coord_counter_inst_n_41),
        .\wx_d1_reg[6]_0 ({A[9],A[7:5]}),
        .\wx_d1_reg[6]_1 (coord_counter_inst_n_54),
        .\wx_d1_reg[6]_2 ({coord_counter_inst_n_69,coord_counter_inst_n_70,coord_counter_inst_n_71,coord_counter_inst_n_72}),
        .\x_cnt_reg[4]_0 (mapping_inst_n_0));
  IBUF enable_clahe_IBUF_inst
       (.I(enable_clahe),
        .O(enable_clahe_IBUF));
  IBUF enable_interp_IBUF_inst
       (.I(enable_interp),
        .O(enable_interp_IBUF));
  clahe_histogram_stat hist_stat_inst
       (.ADDRBWRADDR(\ram_a_addr_b[3]_62 ),
        .D(tile_idx),
        .DIADI({\ram_b_din_a[15]_78 ,hist_stat_inst_n_45,hist_stat_inst_n_46,hist_stat_inst_n_47,hist_stat_inst_n_48,hist_stat_inst_n_49,hist_stat_inst_n_50,hist_stat_inst_n_51,hist_stat_inst_n_52}),
        .Q(hist_rd_tile_idx),
        .\cdf_wr_bin_addr_reg[0] (clipper_cdf_inst_n_23),
        .\cdf_wr_bin_addr_reg[0]_0 (clipper_cdf_inst_n_39),
        .\cdf_wr_bin_addr_reg[0]_1 (clipper_cdf_inst_n_48),
        .\cdf_wr_bin_addr_reg[0]_10 (clipper_cdf_inst_n_124),
        .\cdf_wr_bin_addr_reg[0]_11 (clipper_cdf_inst_n_133),
        .\cdf_wr_bin_addr_reg[0]_12 (clipper_cdf_inst_n_141),
        .\cdf_wr_bin_addr_reg[0]_13 (clipper_cdf_inst_n_150),
        .\cdf_wr_bin_addr_reg[0]_14 (clipper_cdf_inst_n_158),
        .\cdf_wr_bin_addr_reg[0]_15 (clipper_cdf_inst_n_167),
        .\cdf_wr_bin_addr_reg[0]_16 (clipper_cdf_inst_n_175),
        .\cdf_wr_bin_addr_reg[0]_17 (clipper_cdf_inst_n_184),
        .\cdf_wr_bin_addr_reg[0]_18 (clipper_cdf_inst_n_192),
        .\cdf_wr_bin_addr_reg[0]_19 (clipper_cdf_inst_n_201),
        .\cdf_wr_bin_addr_reg[0]_2 (clipper_cdf_inst_n_56),
        .\cdf_wr_bin_addr_reg[0]_20 (clipper_cdf_inst_n_209),
        .\cdf_wr_bin_addr_reg[0]_21 (clipper_cdf_inst_n_218),
        .\cdf_wr_bin_addr_reg[0]_22 (clipper_cdf_inst_n_226),
        .\cdf_wr_bin_addr_reg[0]_23 (clipper_cdf_inst_n_235),
        .\cdf_wr_bin_addr_reg[0]_24 (clipper_cdf_inst_n_243),
        .\cdf_wr_bin_addr_reg[0]_25 (clipper_cdf_inst_n_252),
        .\cdf_wr_bin_addr_reg[0]_26 (clipper_cdf_inst_n_260),
        .\cdf_wr_bin_addr_reg[0]_27 (clipper_cdf_inst_n_269),
        .\cdf_wr_bin_addr_reg[0]_28 (clipper_cdf_inst_n_277),
        .\cdf_wr_bin_addr_reg[0]_29 (clipper_cdf_inst_n_286),
        .\cdf_wr_bin_addr_reg[0]_3 (clipper_cdf_inst_n_65),
        .\cdf_wr_bin_addr_reg[0]_30 (clipper_cdf_inst_n_294),
        .\cdf_wr_bin_addr_reg[0]_4 (clipper_cdf_inst_n_73),
        .\cdf_wr_bin_addr_reg[0]_5 (clipper_cdf_inst_n_82),
        .\cdf_wr_bin_addr_reg[0]_6 (clipper_cdf_inst_n_90),
        .\cdf_wr_bin_addr_reg[0]_7 (clipper_cdf_inst_n_99),
        .\cdf_wr_bin_addr_reg[0]_8 (clipper_cdf_inst_n_107),
        .\cdf_wr_bin_addr_reg[0]_9 (clipper_cdf_inst_n_116),
        .\cdf_wr_bin_addr_reg[1] (clipper_cdf_inst_n_32),
        .\cdf_wr_bin_addr_reg[1]_0 (clipper_cdf_inst_n_40),
        .\cdf_wr_bin_addr_reg[1]_1 (clipper_cdf_inst_n_49),
        .\cdf_wr_bin_addr_reg[1]_10 (clipper_cdf_inst_n_125),
        .\cdf_wr_bin_addr_reg[1]_11 (clipper_cdf_inst_n_134),
        .\cdf_wr_bin_addr_reg[1]_12 (clipper_cdf_inst_n_142),
        .\cdf_wr_bin_addr_reg[1]_13 (clipper_cdf_inst_n_151),
        .\cdf_wr_bin_addr_reg[1]_14 (clipper_cdf_inst_n_159),
        .\cdf_wr_bin_addr_reg[1]_15 (clipper_cdf_inst_n_168),
        .\cdf_wr_bin_addr_reg[1]_16 (clipper_cdf_inst_n_176),
        .\cdf_wr_bin_addr_reg[1]_17 (clipper_cdf_inst_n_185),
        .\cdf_wr_bin_addr_reg[1]_18 (clipper_cdf_inst_n_193),
        .\cdf_wr_bin_addr_reg[1]_19 (clipper_cdf_inst_n_202),
        .\cdf_wr_bin_addr_reg[1]_2 (clipper_cdf_inst_n_57),
        .\cdf_wr_bin_addr_reg[1]_20 (clipper_cdf_inst_n_210),
        .\cdf_wr_bin_addr_reg[1]_21 (clipper_cdf_inst_n_219),
        .\cdf_wr_bin_addr_reg[1]_22 (clipper_cdf_inst_n_227),
        .\cdf_wr_bin_addr_reg[1]_23 (clipper_cdf_inst_n_236),
        .\cdf_wr_bin_addr_reg[1]_24 (clipper_cdf_inst_n_244),
        .\cdf_wr_bin_addr_reg[1]_25 (clipper_cdf_inst_n_253),
        .\cdf_wr_bin_addr_reg[1]_26 (clipper_cdf_inst_n_261),
        .\cdf_wr_bin_addr_reg[1]_27 (clipper_cdf_inst_n_270),
        .\cdf_wr_bin_addr_reg[1]_28 (clipper_cdf_inst_n_278),
        .\cdf_wr_bin_addr_reg[1]_29 (clipper_cdf_inst_n_287),
        .\cdf_wr_bin_addr_reg[1]_3 (clipper_cdf_inst_n_66),
        .\cdf_wr_bin_addr_reg[1]_30 (clipper_cdf_inst_n_295),
        .\cdf_wr_bin_addr_reg[1]_4 (clipper_cdf_inst_n_74),
        .\cdf_wr_bin_addr_reg[1]_5 (clipper_cdf_inst_n_83),
        .\cdf_wr_bin_addr_reg[1]_6 (clipper_cdf_inst_n_91),
        .\cdf_wr_bin_addr_reg[1]_7 (clipper_cdf_inst_n_100),
        .\cdf_wr_bin_addr_reg[1]_8 (clipper_cdf_inst_n_108),
        .\cdf_wr_bin_addr_reg[1]_9 (clipper_cdf_inst_n_117),
        .\cdf_wr_bin_addr_reg[2] (clipper_cdf_inst_n_33),
        .\cdf_wr_bin_addr_reg[2]_0 (clipper_cdf_inst_n_41),
        .\cdf_wr_bin_addr_reg[2]_1 (clipper_cdf_inst_n_50),
        .\cdf_wr_bin_addr_reg[2]_10 (clipper_cdf_inst_n_126),
        .\cdf_wr_bin_addr_reg[2]_11 (clipper_cdf_inst_n_135),
        .\cdf_wr_bin_addr_reg[2]_12 (clipper_cdf_inst_n_143),
        .\cdf_wr_bin_addr_reg[2]_13 (clipper_cdf_inst_n_152),
        .\cdf_wr_bin_addr_reg[2]_14 (clipper_cdf_inst_n_160),
        .\cdf_wr_bin_addr_reg[2]_15 (clipper_cdf_inst_n_169),
        .\cdf_wr_bin_addr_reg[2]_16 (clipper_cdf_inst_n_177),
        .\cdf_wr_bin_addr_reg[2]_17 (clipper_cdf_inst_n_186),
        .\cdf_wr_bin_addr_reg[2]_18 (clipper_cdf_inst_n_194),
        .\cdf_wr_bin_addr_reg[2]_19 (clipper_cdf_inst_n_203),
        .\cdf_wr_bin_addr_reg[2]_2 (clipper_cdf_inst_n_58),
        .\cdf_wr_bin_addr_reg[2]_20 (clipper_cdf_inst_n_211),
        .\cdf_wr_bin_addr_reg[2]_21 (clipper_cdf_inst_n_220),
        .\cdf_wr_bin_addr_reg[2]_22 (clipper_cdf_inst_n_228),
        .\cdf_wr_bin_addr_reg[2]_23 (clipper_cdf_inst_n_237),
        .\cdf_wr_bin_addr_reg[2]_24 (clipper_cdf_inst_n_245),
        .\cdf_wr_bin_addr_reg[2]_25 (clipper_cdf_inst_n_254),
        .\cdf_wr_bin_addr_reg[2]_26 (clipper_cdf_inst_n_262),
        .\cdf_wr_bin_addr_reg[2]_27 (clipper_cdf_inst_n_271),
        .\cdf_wr_bin_addr_reg[2]_28 (clipper_cdf_inst_n_279),
        .\cdf_wr_bin_addr_reg[2]_29 (clipper_cdf_inst_n_288),
        .\cdf_wr_bin_addr_reg[2]_3 (clipper_cdf_inst_n_67),
        .\cdf_wr_bin_addr_reg[2]_30 (clipper_cdf_inst_n_296),
        .\cdf_wr_bin_addr_reg[2]_4 (clipper_cdf_inst_n_75),
        .\cdf_wr_bin_addr_reg[2]_5 (clipper_cdf_inst_n_84),
        .\cdf_wr_bin_addr_reg[2]_6 (clipper_cdf_inst_n_92),
        .\cdf_wr_bin_addr_reg[2]_7 (clipper_cdf_inst_n_101),
        .\cdf_wr_bin_addr_reg[2]_8 (clipper_cdf_inst_n_109),
        .\cdf_wr_bin_addr_reg[2]_9 (clipper_cdf_inst_n_118),
        .\cdf_wr_bin_addr_reg[3] (clipper_cdf_inst_n_34),
        .\cdf_wr_bin_addr_reg[3]_0 (clipper_cdf_inst_n_42),
        .\cdf_wr_bin_addr_reg[3]_1 (clipper_cdf_inst_n_51),
        .\cdf_wr_bin_addr_reg[3]_10 (clipper_cdf_inst_n_127),
        .\cdf_wr_bin_addr_reg[3]_11 (clipper_cdf_inst_n_136),
        .\cdf_wr_bin_addr_reg[3]_12 (clipper_cdf_inst_n_144),
        .\cdf_wr_bin_addr_reg[3]_13 (clipper_cdf_inst_n_153),
        .\cdf_wr_bin_addr_reg[3]_14 (clipper_cdf_inst_n_161),
        .\cdf_wr_bin_addr_reg[3]_15 (clipper_cdf_inst_n_170),
        .\cdf_wr_bin_addr_reg[3]_16 (clipper_cdf_inst_n_178),
        .\cdf_wr_bin_addr_reg[3]_17 (clipper_cdf_inst_n_187),
        .\cdf_wr_bin_addr_reg[3]_18 (clipper_cdf_inst_n_195),
        .\cdf_wr_bin_addr_reg[3]_19 (clipper_cdf_inst_n_204),
        .\cdf_wr_bin_addr_reg[3]_2 (clipper_cdf_inst_n_59),
        .\cdf_wr_bin_addr_reg[3]_20 (clipper_cdf_inst_n_212),
        .\cdf_wr_bin_addr_reg[3]_21 (clipper_cdf_inst_n_221),
        .\cdf_wr_bin_addr_reg[3]_22 (clipper_cdf_inst_n_229),
        .\cdf_wr_bin_addr_reg[3]_23 (clipper_cdf_inst_n_238),
        .\cdf_wr_bin_addr_reg[3]_24 (clipper_cdf_inst_n_246),
        .\cdf_wr_bin_addr_reg[3]_25 (clipper_cdf_inst_n_255),
        .\cdf_wr_bin_addr_reg[3]_26 (clipper_cdf_inst_n_263),
        .\cdf_wr_bin_addr_reg[3]_27 (clipper_cdf_inst_n_272),
        .\cdf_wr_bin_addr_reg[3]_28 (clipper_cdf_inst_n_280),
        .\cdf_wr_bin_addr_reg[3]_29 (clipper_cdf_inst_n_289),
        .\cdf_wr_bin_addr_reg[3]_3 (clipper_cdf_inst_n_68),
        .\cdf_wr_bin_addr_reg[3]_30 (clipper_cdf_inst_n_297),
        .\cdf_wr_bin_addr_reg[3]_4 (clipper_cdf_inst_n_76),
        .\cdf_wr_bin_addr_reg[3]_5 (clipper_cdf_inst_n_85),
        .\cdf_wr_bin_addr_reg[3]_6 (clipper_cdf_inst_n_93),
        .\cdf_wr_bin_addr_reg[3]_7 (clipper_cdf_inst_n_102),
        .\cdf_wr_bin_addr_reg[3]_8 (clipper_cdf_inst_n_110),
        .\cdf_wr_bin_addr_reg[3]_9 (clipper_cdf_inst_n_119),
        .\cdf_wr_bin_addr_reg[4] (clipper_cdf_inst_n_35),
        .\cdf_wr_bin_addr_reg[4]_0 (clipper_cdf_inst_n_43),
        .\cdf_wr_bin_addr_reg[4]_1 (clipper_cdf_inst_n_52),
        .\cdf_wr_bin_addr_reg[4]_10 (clipper_cdf_inst_n_128),
        .\cdf_wr_bin_addr_reg[4]_11 (clipper_cdf_inst_n_137),
        .\cdf_wr_bin_addr_reg[4]_12 (clipper_cdf_inst_n_145),
        .\cdf_wr_bin_addr_reg[4]_13 (clipper_cdf_inst_n_154),
        .\cdf_wr_bin_addr_reg[4]_14 (clipper_cdf_inst_n_162),
        .\cdf_wr_bin_addr_reg[4]_15 (clipper_cdf_inst_n_171),
        .\cdf_wr_bin_addr_reg[4]_16 (clipper_cdf_inst_n_179),
        .\cdf_wr_bin_addr_reg[4]_17 (clipper_cdf_inst_n_188),
        .\cdf_wr_bin_addr_reg[4]_18 (clipper_cdf_inst_n_196),
        .\cdf_wr_bin_addr_reg[4]_19 (clipper_cdf_inst_n_205),
        .\cdf_wr_bin_addr_reg[4]_2 (clipper_cdf_inst_n_60),
        .\cdf_wr_bin_addr_reg[4]_20 (clipper_cdf_inst_n_213),
        .\cdf_wr_bin_addr_reg[4]_21 (clipper_cdf_inst_n_222),
        .\cdf_wr_bin_addr_reg[4]_22 (clipper_cdf_inst_n_230),
        .\cdf_wr_bin_addr_reg[4]_23 (clipper_cdf_inst_n_239),
        .\cdf_wr_bin_addr_reg[4]_24 (clipper_cdf_inst_n_247),
        .\cdf_wr_bin_addr_reg[4]_25 (clipper_cdf_inst_n_256),
        .\cdf_wr_bin_addr_reg[4]_26 (clipper_cdf_inst_n_264),
        .\cdf_wr_bin_addr_reg[4]_27 (clipper_cdf_inst_n_273),
        .\cdf_wr_bin_addr_reg[4]_28 (clipper_cdf_inst_n_281),
        .\cdf_wr_bin_addr_reg[4]_29 (clipper_cdf_inst_n_290),
        .\cdf_wr_bin_addr_reg[4]_3 (clipper_cdf_inst_n_69),
        .\cdf_wr_bin_addr_reg[4]_30 (clipper_cdf_inst_n_298),
        .\cdf_wr_bin_addr_reg[4]_4 (clipper_cdf_inst_n_77),
        .\cdf_wr_bin_addr_reg[4]_5 (clipper_cdf_inst_n_86),
        .\cdf_wr_bin_addr_reg[4]_6 (clipper_cdf_inst_n_94),
        .\cdf_wr_bin_addr_reg[4]_7 (clipper_cdf_inst_n_103),
        .\cdf_wr_bin_addr_reg[4]_8 (clipper_cdf_inst_n_111),
        .\cdf_wr_bin_addr_reg[4]_9 (clipper_cdf_inst_n_120),
        .\cdf_wr_bin_addr_reg[5] (clipper_cdf_inst_n_36),
        .\cdf_wr_bin_addr_reg[5]_0 (clipper_cdf_inst_n_44),
        .\cdf_wr_bin_addr_reg[5]_1 (clipper_cdf_inst_n_53),
        .\cdf_wr_bin_addr_reg[5]_10 (clipper_cdf_inst_n_129),
        .\cdf_wr_bin_addr_reg[5]_11 (clipper_cdf_inst_n_138),
        .\cdf_wr_bin_addr_reg[5]_12 (clipper_cdf_inst_n_146),
        .\cdf_wr_bin_addr_reg[5]_13 (clipper_cdf_inst_n_155),
        .\cdf_wr_bin_addr_reg[5]_14 (clipper_cdf_inst_n_163),
        .\cdf_wr_bin_addr_reg[5]_15 (clipper_cdf_inst_n_172),
        .\cdf_wr_bin_addr_reg[5]_16 (clipper_cdf_inst_n_180),
        .\cdf_wr_bin_addr_reg[5]_17 (clipper_cdf_inst_n_189),
        .\cdf_wr_bin_addr_reg[5]_18 (clipper_cdf_inst_n_197),
        .\cdf_wr_bin_addr_reg[5]_19 (clipper_cdf_inst_n_206),
        .\cdf_wr_bin_addr_reg[5]_2 (clipper_cdf_inst_n_61),
        .\cdf_wr_bin_addr_reg[5]_20 (clipper_cdf_inst_n_214),
        .\cdf_wr_bin_addr_reg[5]_21 (clipper_cdf_inst_n_223),
        .\cdf_wr_bin_addr_reg[5]_22 (clipper_cdf_inst_n_231),
        .\cdf_wr_bin_addr_reg[5]_23 (clipper_cdf_inst_n_240),
        .\cdf_wr_bin_addr_reg[5]_24 (clipper_cdf_inst_n_248),
        .\cdf_wr_bin_addr_reg[5]_25 (clipper_cdf_inst_n_257),
        .\cdf_wr_bin_addr_reg[5]_26 (clipper_cdf_inst_n_265),
        .\cdf_wr_bin_addr_reg[5]_27 (clipper_cdf_inst_n_274),
        .\cdf_wr_bin_addr_reg[5]_28 (clipper_cdf_inst_n_282),
        .\cdf_wr_bin_addr_reg[5]_29 (clipper_cdf_inst_n_291),
        .\cdf_wr_bin_addr_reg[5]_3 (clipper_cdf_inst_n_70),
        .\cdf_wr_bin_addr_reg[5]_30 (clipper_cdf_inst_n_299),
        .\cdf_wr_bin_addr_reg[5]_4 (clipper_cdf_inst_n_78),
        .\cdf_wr_bin_addr_reg[5]_5 (clipper_cdf_inst_n_87),
        .\cdf_wr_bin_addr_reg[5]_6 (clipper_cdf_inst_n_95),
        .\cdf_wr_bin_addr_reg[5]_7 (clipper_cdf_inst_n_104),
        .\cdf_wr_bin_addr_reg[5]_8 (clipper_cdf_inst_n_112),
        .\cdf_wr_bin_addr_reg[5]_9 (clipper_cdf_inst_n_121),
        .\cdf_wr_bin_addr_reg[6] (clipper_cdf_inst_n_37),
        .\cdf_wr_bin_addr_reg[6]_0 (clipper_cdf_inst_n_45),
        .\cdf_wr_bin_addr_reg[6]_1 (clipper_cdf_inst_n_54),
        .\cdf_wr_bin_addr_reg[6]_10 (clipper_cdf_inst_n_130),
        .\cdf_wr_bin_addr_reg[6]_11 (clipper_cdf_inst_n_139),
        .\cdf_wr_bin_addr_reg[6]_12 (clipper_cdf_inst_n_147),
        .\cdf_wr_bin_addr_reg[6]_13 (clipper_cdf_inst_n_156),
        .\cdf_wr_bin_addr_reg[6]_14 (clipper_cdf_inst_n_164),
        .\cdf_wr_bin_addr_reg[6]_15 (clipper_cdf_inst_n_173),
        .\cdf_wr_bin_addr_reg[6]_16 (clipper_cdf_inst_n_181),
        .\cdf_wr_bin_addr_reg[6]_17 (clipper_cdf_inst_n_190),
        .\cdf_wr_bin_addr_reg[6]_18 (clipper_cdf_inst_n_198),
        .\cdf_wr_bin_addr_reg[6]_19 (clipper_cdf_inst_n_207),
        .\cdf_wr_bin_addr_reg[6]_2 (clipper_cdf_inst_n_62),
        .\cdf_wr_bin_addr_reg[6]_20 (clipper_cdf_inst_n_215),
        .\cdf_wr_bin_addr_reg[6]_21 (clipper_cdf_inst_n_224),
        .\cdf_wr_bin_addr_reg[6]_22 (clipper_cdf_inst_n_232),
        .\cdf_wr_bin_addr_reg[6]_23 (clipper_cdf_inst_n_241),
        .\cdf_wr_bin_addr_reg[6]_24 (clipper_cdf_inst_n_249),
        .\cdf_wr_bin_addr_reg[6]_25 (clipper_cdf_inst_n_258),
        .\cdf_wr_bin_addr_reg[6]_26 (clipper_cdf_inst_n_266),
        .\cdf_wr_bin_addr_reg[6]_27 (clipper_cdf_inst_n_275),
        .\cdf_wr_bin_addr_reg[6]_28 (clipper_cdf_inst_n_283),
        .\cdf_wr_bin_addr_reg[6]_29 (clipper_cdf_inst_n_292),
        .\cdf_wr_bin_addr_reg[6]_3 (clipper_cdf_inst_n_71),
        .\cdf_wr_bin_addr_reg[6]_30 (clipper_cdf_inst_n_300),
        .\cdf_wr_bin_addr_reg[6]_4 (clipper_cdf_inst_n_79),
        .\cdf_wr_bin_addr_reg[6]_5 (clipper_cdf_inst_n_88),
        .\cdf_wr_bin_addr_reg[6]_6 (clipper_cdf_inst_n_96),
        .\cdf_wr_bin_addr_reg[6]_7 (clipper_cdf_inst_n_105),
        .\cdf_wr_bin_addr_reg[6]_8 (clipper_cdf_inst_n_113),
        .\cdf_wr_bin_addr_reg[6]_9 (clipper_cdf_inst_n_122),
        .\cdf_wr_bin_addr_reg[7] (clipper_cdf_inst_n_38),
        .\cdf_wr_bin_addr_reg[7]_0 (clipper_cdf_inst_n_46),
        .\cdf_wr_bin_addr_reg[7]_1 (clipper_cdf_inst_n_55),
        .\cdf_wr_bin_addr_reg[7]_10 (clipper_cdf_inst_n_131),
        .\cdf_wr_bin_addr_reg[7]_11 (clipper_cdf_inst_n_140),
        .\cdf_wr_bin_addr_reg[7]_12 (clipper_cdf_inst_n_148),
        .\cdf_wr_bin_addr_reg[7]_13 (clipper_cdf_inst_n_157),
        .\cdf_wr_bin_addr_reg[7]_14 (clipper_cdf_inst_n_165),
        .\cdf_wr_bin_addr_reg[7]_15 (clipper_cdf_inst_n_174),
        .\cdf_wr_bin_addr_reg[7]_16 (clipper_cdf_inst_n_182),
        .\cdf_wr_bin_addr_reg[7]_17 (clipper_cdf_inst_n_191),
        .\cdf_wr_bin_addr_reg[7]_18 (clipper_cdf_inst_n_199),
        .\cdf_wr_bin_addr_reg[7]_19 (clipper_cdf_inst_n_208),
        .\cdf_wr_bin_addr_reg[7]_2 (clipper_cdf_inst_n_63),
        .\cdf_wr_bin_addr_reg[7]_20 (clipper_cdf_inst_n_216),
        .\cdf_wr_bin_addr_reg[7]_21 (clipper_cdf_inst_n_225),
        .\cdf_wr_bin_addr_reg[7]_22 (clipper_cdf_inst_n_233),
        .\cdf_wr_bin_addr_reg[7]_23 (clipper_cdf_inst_n_242),
        .\cdf_wr_bin_addr_reg[7]_24 (clipper_cdf_inst_n_250),
        .\cdf_wr_bin_addr_reg[7]_25 (clipper_cdf_inst_n_259),
        .\cdf_wr_bin_addr_reg[7]_26 (clipper_cdf_inst_n_267),
        .\cdf_wr_bin_addr_reg[7]_27 (clipper_cdf_inst_n_276),
        .\cdf_wr_bin_addr_reg[7]_28 (clipper_cdf_inst_n_284),
        .\cdf_wr_bin_addr_reg[7]_29 (clipper_cdf_inst_n_293),
        .\cdf_wr_bin_addr_reg[7]_3 (clipper_cdf_inst_n_72),
        .\cdf_wr_bin_addr_reg[7]_30 (clipper_cdf_inst_n_301),
        .\cdf_wr_bin_addr_reg[7]_4 (clipper_cdf_inst_n_80),
        .\cdf_wr_bin_addr_reg[7]_5 (clipper_cdf_inst_n_89),
        .\cdf_wr_bin_addr_reg[7]_6 (clipper_cdf_inst_n_97),
        .\cdf_wr_bin_addr_reg[7]_7 (clipper_cdf_inst_n_106),
        .\cdf_wr_bin_addr_reg[7]_8 (clipper_cdf_inst_n_114),
        .\cdf_wr_bin_addr_reg[7]_9 (clipper_cdf_inst_n_123),
        .\cdf_wr_data_reg[7] (cdf_wr_data),
        .cdf_wr_en_reg(clipper_cdf_inst_n_21),
        .cdf_wr_en_reg_0(clipper_cdf_inst_n_20),
        .cdf_wr_en_reg_1(clipper_cdf_inst_n_19),
        .cdf_wr_en_reg_10(clipper_cdf_inst_n_10),
        .cdf_wr_en_reg_11(clipper_cdf_inst_n_9),
        .cdf_wr_en_reg_12(clipper_cdf_inst_n_8),
        .cdf_wr_en_reg_13(clipper_cdf_inst_n_3),
        .cdf_wr_en_reg_14(clipper_cdf_inst_n_22),
        .cdf_wr_en_reg_15(clipper_cdf_inst_n_47),
        .cdf_wr_en_reg_16(clipper_cdf_inst_n_64),
        .cdf_wr_en_reg_17(clipper_cdf_inst_n_81),
        .cdf_wr_en_reg_18(clipper_cdf_inst_n_98),
        .cdf_wr_en_reg_19(clipper_cdf_inst_n_115),
        .cdf_wr_en_reg_2(clipper_cdf_inst_n_18),
        .cdf_wr_en_reg_20(clipper_cdf_inst_n_132),
        .cdf_wr_en_reg_21(clipper_cdf_inst_n_149),
        .cdf_wr_en_reg_22(clipper_cdf_inst_n_166),
        .cdf_wr_en_reg_23(clipper_cdf_inst_n_183),
        .cdf_wr_en_reg_24(clipper_cdf_inst_n_200),
        .cdf_wr_en_reg_25(clipper_cdf_inst_n_217),
        .cdf_wr_en_reg_26(clipper_cdf_inst_n_234),
        .cdf_wr_en_reg_27(clipper_cdf_inst_n_251),
        .cdf_wr_en_reg_28(clipper_cdf_inst_n_268),
        .cdf_wr_en_reg_29(clipper_cdf_inst_n_285),
        .cdf_wr_en_reg_3(clipper_cdf_inst_n_17),
        .cdf_wr_en_reg_30(clipper_cdf_inst_n_302),
        .cdf_wr_en_reg_4(clipper_cdf_inst_n_16),
        .cdf_wr_en_reg_5(clipper_cdf_inst_n_15),
        .cdf_wr_en_reg_6(clipper_cdf_inst_n_14),
        .cdf_wr_en_reg_7(clipper_cdf_inst_n_13),
        .cdf_wr_en_reg_8(clipper_cdf_inst_n_12),
        .cdf_wr_en_reg_9(clipper_cdf_inst_n_11),
        .\clear_addr_reg[7] (ram_16tiles_inst_n_1),
        .clear_busy(clear_busy),
        .clear_busy0(clear_busy0),
        .clear_busy_reg(hist_stat_inst_n_5),
        .clear_busy_reg_0(ram_16tiles_inst_n_5),
        .clear_busy_reg_1(ram_16tiles_inst_n_4),
        .clear_busy_reg_2(ram_16tiles_inst_n_3),
        .clear_busy_reg_3(ram_16tiles_inst_n_2),
        .clear_busy_reg_4(ram_16tiles_inst_n_6),
        .clear_busy_reg_5(ram_16tiles_inst_n_7),
        .clear_busy_reg_6(ram_16tiles_inst_n_8),
        .clear_busy_reg_7(ram_16tiles_inst_n_9),
        .frame_hist_done(frame_hist_done),
        .hist_clear_start(hist_clear_start),
        .in_href_IBUF(in_href_IBUF),
        .in_vsync_IBUF(in_vsync_IBUF),
        .in_y_IBUF(in_y_IBUF),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .ping_pong_flag(ping_pong_flag),
        .ping_pong_flag_reg_rep(ping_pong_flag_reg_rep_n_0),
        .ping_pong_flag_reg_rep__0(ram_16tiles_inst_n_10),
        .ping_pong_flag_reg_rep__0_0(ram_16tiles_inst_n_11),
        .ping_pong_flag_reg_rep__0_1(ping_pong_flag_reg_rep__0_n_0),
        .ping_pong_flag_reg_rep__1(ping_pong_flag_reg_rep__1_n_0),
        .pixel_counter0(pixel_counter0),
        .\ram_a_we_a[10]_25 (\ram_a_we_a[10]_17 ),
        .\ram_a_we_a[11]_28 (\ram_a_we_a[11]_5 ),
        .\ram_a_we_a[12]_18 (\ram_a_we_a[12]_45 ),
        .\ram_a_we_a[13]_21 (\ram_a_we_a[13]_33 ),
        .\ram_a_we_a[14]_24 (\ram_a_we_a[14]_21 ),
        .\ram_a_we_a[15]_27 (\ram_a_we_a[15]_9 ),
        .\ram_a_we_a[1]_17 (\ram_a_we_a[1]_52 ),
        .\ram_a_we_a[2]_16 (\ram_a_we_a[2]_56 ),
        .\ram_a_we_a[3]_15 (\ram_a_we_a[3]_60 ),
        .\ram_a_we_a[4]_20 (\ram_a_we_a[4]_37 ),
        .\ram_a_we_a[5]_23 (\ram_a_we_a[5]_25 ),
        .\ram_a_we_a[6]_26 (\ram_a_we_a[6]_13 ),
        .\ram_a_we_a[7]_29 (\ram_a_we_a[7]_1 ),
        .\ram_a_we_a[8]_19 (\ram_a_we_a[8]_41 ),
        .\ram_a_we_a[9]_22 (\ram_a_we_a[9]_29 ),
        .\ram_b_we_a[10]_9 (\ram_b_we_a[10]_84 ),
        .\ram_b_we_a[11]_10 (\ram_b_we_a[11]_83 ),
        .\ram_b_we_a[12]_11 (\ram_b_we_a[12]_82 ),
        .\ram_b_we_a[13]_12 (\ram_b_we_a[13]_81 ),
        .\ram_b_we_a[14]_13 (\ram_b_we_a[14]_80 ),
        .\ram_b_we_a[15]_14 (\ram_b_we_a[15]_79 ),
        .\ram_b_we_a[1]_0 (\ram_b_we_a[1]_93 ),
        .\ram_b_we_a[2]_1 (\ram_b_we_a[2]_92 ),
        .\ram_b_we_a[3]_2 (\ram_b_we_a[3]_91 ),
        .\ram_b_we_a[4]_3 (\ram_b_we_a[4]_90 ),
        .\ram_b_we_a[5]_4 (\ram_b_we_a[5]_89 ),
        .\ram_b_we_a[6]_5 (\ram_b_we_a[6]_88 ),
        .\ram_b_we_a[7]_6 (\ram_b_we_a[7]_87 ),
        .\ram_b_we_a[8]_7 (\ram_b_we_a[8]_86 ),
        .\ram_b_we_a[9]_8 (\ram_b_we_a[9]_85 ),
        .ram_reg(hist_stat_inst_n_8),
        .ram_reg_0(hist_stat_inst_n_10),
        .ram_reg_1(hist_stat_inst_n_12),
        .ram_reg_10(hist_stat_inst_n_30),
        .ram_reg_11(hist_stat_inst_n_32),
        .ram_reg_12(hist_stat_inst_n_34),
        .ram_reg_13(hist_stat_inst_n_36),
        .ram_reg_14({\ram_b_din_a[14]_77 ,hist_stat_inst_n_61,hist_stat_inst_n_62,hist_stat_inst_n_63,hist_stat_inst_n_64,hist_stat_inst_n_65,hist_stat_inst_n_66,hist_stat_inst_n_67,hist_stat_inst_n_68}),
        .ram_reg_15({\ram_b_din_a[13]_76 ,hist_stat_inst_n_77,hist_stat_inst_n_78,hist_stat_inst_n_79,hist_stat_inst_n_80,hist_stat_inst_n_81,hist_stat_inst_n_82,hist_stat_inst_n_83,hist_stat_inst_n_84}),
        .ram_reg_16({\ram_b_din_a[12]_75 ,hist_stat_inst_n_93,hist_stat_inst_n_94,hist_stat_inst_n_95,hist_stat_inst_n_96,hist_stat_inst_n_97,hist_stat_inst_n_98,hist_stat_inst_n_99,hist_stat_inst_n_100}),
        .ram_reg_17({\ram_b_din_a[11]_74 ,hist_stat_inst_n_109,hist_stat_inst_n_110,hist_stat_inst_n_111,hist_stat_inst_n_112,hist_stat_inst_n_113,hist_stat_inst_n_114,hist_stat_inst_n_115,hist_stat_inst_n_116}),
        .ram_reg_18({\ram_b_din_a[10]_73 ,hist_stat_inst_n_125,hist_stat_inst_n_126,hist_stat_inst_n_127,hist_stat_inst_n_128,hist_stat_inst_n_129,hist_stat_inst_n_130,hist_stat_inst_n_131,hist_stat_inst_n_132}),
        .ram_reg_19({\ram_b_din_a[9]_72 ,hist_stat_inst_n_141,hist_stat_inst_n_142,hist_stat_inst_n_143,hist_stat_inst_n_144,hist_stat_inst_n_145,hist_stat_inst_n_146,hist_stat_inst_n_147,hist_stat_inst_n_148}),
        .ram_reg_2(hist_stat_inst_n_14),
        .ram_reg_20({\ram_b_din_a[8]_71 ,hist_stat_inst_n_157,hist_stat_inst_n_158,hist_stat_inst_n_159,hist_stat_inst_n_160,hist_stat_inst_n_161,hist_stat_inst_n_162,hist_stat_inst_n_163,hist_stat_inst_n_164}),
        .ram_reg_21({\ram_b_din_a[7]_70 ,hist_stat_inst_n_173,hist_stat_inst_n_174,hist_stat_inst_n_175,hist_stat_inst_n_176,hist_stat_inst_n_177,hist_stat_inst_n_178,hist_stat_inst_n_179,hist_stat_inst_n_180}),
        .ram_reg_22({\ram_b_din_a[6]_69 ,hist_stat_inst_n_189,hist_stat_inst_n_190,hist_stat_inst_n_191,hist_stat_inst_n_192,hist_stat_inst_n_193,hist_stat_inst_n_194,hist_stat_inst_n_195,hist_stat_inst_n_196}),
        .ram_reg_23({\ram_b_din_a[5]_68 ,hist_stat_inst_n_205,hist_stat_inst_n_206,hist_stat_inst_n_207,hist_stat_inst_n_208,hist_stat_inst_n_209,hist_stat_inst_n_210,hist_stat_inst_n_211,hist_stat_inst_n_212}),
        .ram_reg_24({\ram_b_din_a[4]_67 ,hist_stat_inst_n_221,hist_stat_inst_n_222,hist_stat_inst_n_223,hist_stat_inst_n_224,hist_stat_inst_n_225,hist_stat_inst_n_226,hist_stat_inst_n_227,hist_stat_inst_n_228}),
        .ram_reg_25({\ram_b_din_a[3]_66 ,hist_stat_inst_n_237,hist_stat_inst_n_238,hist_stat_inst_n_239,hist_stat_inst_n_240,hist_stat_inst_n_241,hist_stat_inst_n_242,hist_stat_inst_n_243,hist_stat_inst_n_244}),
        .ram_reg_26({\ram_b_din_a[2]_65 ,hist_stat_inst_n_253,hist_stat_inst_n_254,hist_stat_inst_n_255,hist_stat_inst_n_256,hist_stat_inst_n_257,hist_stat_inst_n_258,hist_stat_inst_n_259,hist_stat_inst_n_260}),
        .ram_reg_27({\ram_b_din_a[1]_64 ,hist_stat_inst_n_269,hist_stat_inst_n_270,hist_stat_inst_n_271,hist_stat_inst_n_272,hist_stat_inst_n_273,hist_stat_inst_n_274,hist_stat_inst_n_275,hist_stat_inst_n_276}),
        .ram_reg_28({\ram_b_din_a[0]_63 ,hist_stat_inst_n_285,hist_stat_inst_n_286,hist_stat_inst_n_287,hist_stat_inst_n_288,hist_stat_inst_n_289,hist_stat_inst_n_290,hist_stat_inst_n_291,hist_stat_inst_n_292}),
        .ram_reg_29(hist_stat_inst_n_293),
        .ram_reg_3(hist_stat_inst_n_16),
        .ram_reg_30(\ram_b_addr_b[3]_61 ),
        .ram_reg_31(hist_stat_inst_n_311),
        .ram_reg_32({\ram_a_din_a[3]_59 ,hist_stat_inst_n_320,hist_stat_inst_n_321,hist_stat_inst_n_322,hist_stat_inst_n_323,hist_stat_inst_n_324,hist_stat_inst_n_325,hist_stat_inst_n_326,hist_stat_inst_n_327}),
        .ram_reg_33(\ram_a_addr_b[2]_58 ),
        .ram_reg_34(\ram_b_addr_b[2]_57 ),
        .ram_reg_35(hist_stat_inst_n_345),
        .ram_reg_36({\ram_a_din_a[2]_55 ,hist_stat_inst_n_354,hist_stat_inst_n_355,hist_stat_inst_n_356,hist_stat_inst_n_357,hist_stat_inst_n_358,hist_stat_inst_n_359,hist_stat_inst_n_360,hist_stat_inst_n_361}),
        .ram_reg_37(\ram_a_addr_b[1]_54 ),
        .ram_reg_38(\ram_b_addr_b[1]_53 ),
        .ram_reg_39(hist_stat_inst_n_379),
        .ram_reg_4(hist_stat_inst_n_18),
        .ram_reg_40({\ram_a_din_a[1]_51 ,hist_stat_inst_n_388,hist_stat_inst_n_389,hist_stat_inst_n_390,hist_stat_inst_n_391,hist_stat_inst_n_392,hist_stat_inst_n_393,hist_stat_inst_n_394,hist_stat_inst_n_395}),
        .ram_reg_41(\ram_a_addr_b[0]_50 ),
        .ram_reg_42(\ram_b_addr_b[0]_49 ),
        .ram_reg_43({\ram_a_din_a[0]_48 ,hist_stat_inst_n_420,hist_stat_inst_n_421,hist_stat_inst_n_422,hist_stat_inst_n_423,hist_stat_inst_n_424,hist_stat_inst_n_425,hist_stat_inst_n_426,hist_stat_inst_n_427}),
        .ram_reg_44(hist_stat_inst_n_428),
        .ram_reg_45(\ram_a_addr_b[12]_47 ),
        .ram_reg_46(\ram_b_addr_b[12]_46 ),
        .ram_reg_47(hist_stat_inst_n_446),
        .ram_reg_48({\ram_a_din_a[12]_44 ,hist_stat_inst_n_455,hist_stat_inst_n_456,hist_stat_inst_n_457,hist_stat_inst_n_458,hist_stat_inst_n_459,hist_stat_inst_n_460,hist_stat_inst_n_461,hist_stat_inst_n_462}),
        .ram_reg_49(\ram_a_addr_b[8]_43 ),
        .ram_reg_5(hist_stat_inst_n_20),
        .ram_reg_50(\ram_b_addr_b[8]_42 ),
        .ram_reg_51(hist_stat_inst_n_480),
        .ram_reg_52({\ram_a_din_a[8]_40 ,hist_stat_inst_n_489,hist_stat_inst_n_490,hist_stat_inst_n_491,hist_stat_inst_n_492,hist_stat_inst_n_493,hist_stat_inst_n_494,hist_stat_inst_n_495,hist_stat_inst_n_496}),
        .ram_reg_53(\ram_a_addr_b[4]_39 ),
        .ram_reg_54(\ram_b_addr_b[4]_38 ),
        .ram_reg_55(hist_stat_inst_n_514),
        .ram_reg_56({\ram_a_din_a[4]_36 ,hist_stat_inst_n_523,hist_stat_inst_n_524,hist_stat_inst_n_525,hist_stat_inst_n_526,hist_stat_inst_n_527,hist_stat_inst_n_528,hist_stat_inst_n_529,hist_stat_inst_n_530}),
        .ram_reg_57(\ram_a_addr_b[13]_35 ),
        .ram_reg_58(\ram_b_addr_b[13]_34 ),
        .ram_reg_59(hist_stat_inst_n_548),
        .ram_reg_6(hist_stat_inst_n_22),
        .ram_reg_60({\ram_a_din_a[13]_32 ,hist_stat_inst_n_557,hist_stat_inst_n_558,hist_stat_inst_n_559,hist_stat_inst_n_560,hist_stat_inst_n_561,hist_stat_inst_n_562,hist_stat_inst_n_563,hist_stat_inst_n_564}),
        .ram_reg_61(\ram_a_addr_b[9]_31 ),
        .ram_reg_62(\ram_b_addr_b[9]_30 ),
        .ram_reg_63(hist_stat_inst_n_582),
        .ram_reg_64({\ram_a_din_a[9]_28 ,hist_stat_inst_n_591,hist_stat_inst_n_592,hist_stat_inst_n_593,hist_stat_inst_n_594,hist_stat_inst_n_595,hist_stat_inst_n_596,hist_stat_inst_n_597,hist_stat_inst_n_598}),
        .ram_reg_65(\ram_a_addr_b[5]_27 ),
        .ram_reg_66(\ram_b_addr_b[5]_26 ),
        .ram_reg_67(hist_stat_inst_n_616),
        .ram_reg_68({\ram_a_din_a[5]_24 ,hist_stat_inst_n_625,hist_stat_inst_n_626,hist_stat_inst_n_627,hist_stat_inst_n_628,hist_stat_inst_n_629,hist_stat_inst_n_630,hist_stat_inst_n_631,hist_stat_inst_n_632}),
        .ram_reg_69(\ram_a_addr_b[14]_23 ),
        .ram_reg_7(hist_stat_inst_n_24),
        .ram_reg_70(\ram_b_addr_b[14]_22 ),
        .ram_reg_71(hist_stat_inst_n_650),
        .ram_reg_72({\ram_a_din_a[14]_20 ,hist_stat_inst_n_659,hist_stat_inst_n_660,hist_stat_inst_n_661,hist_stat_inst_n_662,hist_stat_inst_n_663,hist_stat_inst_n_664,hist_stat_inst_n_665,hist_stat_inst_n_666}),
        .ram_reg_73(\ram_a_addr_b[10]_19 ),
        .ram_reg_74(\ram_b_addr_b[10]_18 ),
        .ram_reg_75(hist_stat_inst_n_684),
        .ram_reg_76({\ram_a_din_a[10]_16 ,hist_stat_inst_n_693,hist_stat_inst_n_694,hist_stat_inst_n_695,hist_stat_inst_n_696,hist_stat_inst_n_697,hist_stat_inst_n_698,hist_stat_inst_n_699,hist_stat_inst_n_700}),
        .ram_reg_77(\ram_a_addr_b[6]_15 ),
        .ram_reg_78(\ram_b_addr_b[6]_14 ),
        .ram_reg_79(hist_stat_inst_n_718),
        .ram_reg_8(hist_stat_inst_n_26),
        .ram_reg_80({\ram_a_din_a[6]_12 ,hist_stat_inst_n_727,hist_stat_inst_n_728,hist_stat_inst_n_729,hist_stat_inst_n_730,hist_stat_inst_n_731,hist_stat_inst_n_732,hist_stat_inst_n_733,hist_stat_inst_n_734}),
        .ram_reg_81(\ram_a_addr_b[15]_11 ),
        .ram_reg_82(\ram_b_addr_b[15]_10 ),
        .ram_reg_83(hist_stat_inst_n_752),
        .ram_reg_84({\ram_a_din_a[15]_8 ,hist_stat_inst_n_761,hist_stat_inst_n_762,hist_stat_inst_n_763,hist_stat_inst_n_764,hist_stat_inst_n_765,hist_stat_inst_n_766,hist_stat_inst_n_767,hist_stat_inst_n_768}),
        .ram_reg_85(\ram_a_addr_b[11]_7 ),
        .ram_reg_86(\ram_b_addr_b[11]_6 ),
        .ram_reg_87(hist_stat_inst_n_786),
        .ram_reg_88({\ram_a_din_a[11]_4 ,hist_stat_inst_n_795,hist_stat_inst_n_796,hist_stat_inst_n_797,hist_stat_inst_n_798,hist_stat_inst_n_799,hist_stat_inst_n_800,hist_stat_inst_n_801,hist_stat_inst_n_802}),
        .ram_reg_89(\ram_a_addr_b[7]_3 ),
        .ram_reg_9(hist_stat_inst_n_28),
        .ram_reg_90(\ram_b_addr_b[7]_2 ),
        .ram_reg_91(hist_stat_inst_n_820),
        .ram_reg_92({\ram_a_din_a[7]_0 ,hist_stat_inst_n_829,hist_stat_inst_n_830,hist_stat_inst_n_831,hist_stat_inst_n_832,hist_stat_inst_n_833,hist_stat_inst_n_834,hist_stat_inst_n_835,hist_stat_inst_n_836}),
        .ram_reg_93(hist_wr_addr),
        .rst_n(clipper_cdf_inst_n_1),
        .rst_n_IBUF(rst_n_IBUF),
        .\tile_s1_reg[3]_0 (ram_16tiles_inst_n_40),
        .\tile_s1_reg[3]_1 (ram_16tiles_inst_n_41),
        .\tile_s1_reg[3]_10 (ram_16tiles_inst_n_19),
        .\tile_s1_reg[3]_11 (ram_16tiles_inst_n_18),
        .\tile_s1_reg[3]_12 (ram_16tiles_inst_n_20),
        .\tile_s1_reg[3]_13 (ram_16tiles_inst_n_21),
        .\tile_s1_reg[3]_14 (ram_16tiles_inst_n_23),
        .\tile_s1_reg[3]_15 (ram_16tiles_inst_n_22),
        .\tile_s1_reg[3]_16 (ram_16tiles_inst_n_24),
        .\tile_s1_reg[3]_17 (ram_16tiles_inst_n_25),
        .\tile_s1_reg[3]_18 (ram_16tiles_inst_n_26),
        .\tile_s1_reg[3]_19 (ram_16tiles_inst_n_27),
        .\tile_s1_reg[3]_2 (ram_16tiles_inst_n_43),
        .\tile_s1_reg[3]_20 (ram_16tiles_inst_n_28),
        .\tile_s1_reg[3]_21 (ram_16tiles_inst_n_29),
        .\tile_s1_reg[3]_22 (ram_16tiles_inst_n_31),
        .\tile_s1_reg[3]_23 (ram_16tiles_inst_n_30),
        .\tile_s1_reg[3]_24 (ram_16tiles_inst_n_32),
        .\tile_s1_reg[3]_25 (ram_16tiles_inst_n_33),
        .\tile_s1_reg[3]_26 (ram_16tiles_inst_n_35),
        .\tile_s1_reg[3]_27 (ram_16tiles_inst_n_34),
        .\tile_s1_reg[3]_28 (ram_16tiles_inst_n_36),
        .\tile_s1_reg[3]_29 (ram_16tiles_inst_n_37),
        .\tile_s1_reg[3]_3 (ram_16tiles_inst_n_42),
        .\tile_s1_reg[3]_30 (ram_16tiles_inst_n_39),
        .\tile_s1_reg[3]_31 (ram_16tiles_inst_n_38),
        .\tile_s1_reg[3]_4 (ram_16tiles_inst_n_12),
        .\tile_s1_reg[3]_5 (ram_16tiles_inst_n_13),
        .\tile_s1_reg[3]_6 (ram_16tiles_inst_n_14),
        .\tile_s1_reg[3]_7 (ram_16tiles_inst_n_15),
        .\tile_s1_reg[3]_8 (ram_16tiles_inst_n_17),
        .\tile_s1_reg[3]_9 (ram_16tiles_inst_n_16),
        .\tile_s3_reg[3]_0 (hist_stat_inst_n_1),
        .valid_s3(valid_s3),
        .vsync_d1(vsync_d1),
        .vsync_d2(vsync_d2),
        .\y_cnt_reg[9] (coord_counter_inst_n_9),
        .\y_cnt_reg[9]_0 (coord_counter_inst_n_14),
        .\y_cnt_reg[9]_1 (coord_counter_inst_n_15),
        .\y_cnt_reg[9]_10 (coord_counter_inst_n_25),
        .\y_cnt_reg[9]_11 (coord_counter_inst_n_26),
        .\y_cnt_reg[9]_12 (coord_counter_inst_n_27),
        .\y_cnt_reg[9]_13 (coord_counter_inst_n_28),
        .\y_cnt_reg[9]_14 (coord_counter_inst_n_29),
        .\y_cnt_reg[9]_2 (coord_counter_inst_n_16),
        .\y_cnt_reg[9]_3 (coord_counter_inst_n_17),
        .\y_cnt_reg[9]_4 (coord_counter_inst_n_18),
        .\y_cnt_reg[9]_5 (coord_counter_inst_n_19),
        .\y_cnt_reg[9]_6 (coord_counter_inst_n_21),
        .\y_cnt_reg[9]_7 (coord_counter_inst_n_22),
        .\y_cnt_reg[9]_8 (coord_counter_inst_n_23),
        .\y_cnt_reg[9]_9 (coord_counter_inst_n_24));
  IBUF in_href_IBUF_inst
       (.I(in_href),
        .O(in_href_IBUF));
  IBUF \in_u_IBUF[0]_inst 
       (.I(in_u[0]),
        .O(in_u_IBUF[0]));
  IBUF \in_u_IBUF[1]_inst 
       (.I(in_u[1]),
        .O(in_u_IBUF[1]));
  IBUF \in_u_IBUF[2]_inst 
       (.I(in_u[2]),
        .O(in_u_IBUF[2]));
  IBUF \in_u_IBUF[3]_inst 
       (.I(in_u[3]),
        .O(in_u_IBUF[3]));
  IBUF \in_u_IBUF[4]_inst 
       (.I(in_u[4]),
        .O(in_u_IBUF[4]));
  IBUF \in_u_IBUF[5]_inst 
       (.I(in_u[5]),
        .O(in_u_IBUF[5]));
  IBUF \in_u_IBUF[6]_inst 
       (.I(in_u[6]),
        .O(in_u_IBUF[6]));
  IBUF \in_u_IBUF[7]_inst 
       (.I(in_u[7]),
        .O(in_u_IBUF[7]));
  IBUF \in_v_IBUF[0]_inst 
       (.I(in_v[0]),
        .O(in_v_IBUF[0]));
  IBUF \in_v_IBUF[1]_inst 
       (.I(in_v[1]),
        .O(in_v_IBUF[1]));
  IBUF \in_v_IBUF[2]_inst 
       (.I(in_v[2]),
        .O(in_v_IBUF[2]));
  IBUF \in_v_IBUF[3]_inst 
       (.I(in_v[3]),
        .O(in_v_IBUF[3]));
  IBUF \in_v_IBUF[4]_inst 
       (.I(in_v[4]),
        .O(in_v_IBUF[4]));
  IBUF \in_v_IBUF[5]_inst 
       (.I(in_v[5]),
        .O(in_v_IBUF[5]));
  IBUF \in_v_IBUF[6]_inst 
       (.I(in_v[6]),
        .O(in_v_IBUF[6]));
  IBUF \in_v_IBUF[7]_inst 
       (.I(in_v[7]),
        .O(in_v_IBUF[7]));
  IBUF in_vsync_IBUF_inst
       (.I(in_vsync),
        .O(in_vsync_IBUF));
  IBUF \in_y_IBUF[0]_inst 
       (.I(in_y[0]),
        .O(in_y_IBUF[0]));
  IBUF \in_y_IBUF[1]_inst 
       (.I(in_y[1]),
        .O(in_y_IBUF[1]));
  IBUF \in_y_IBUF[2]_inst 
       (.I(in_y[2]),
        .O(in_y_IBUF[2]));
  IBUF \in_y_IBUF[3]_inst 
       (.I(in_y[3]),
        .O(in_y_IBUF[3]));
  IBUF \in_y_IBUF[4]_inst 
       (.I(in_y[4]),
        .O(in_y_IBUF[4]));
  IBUF \in_y_IBUF[5]_inst 
       (.I(in_y[5]),
        .O(in_y_IBUF[5]));
  IBUF \in_y_IBUF[6]_inst 
       (.I(in_y[6]),
        .O(in_y_IBUF[6]));
  IBUF \in_y_IBUF[7]_inst 
       (.I(in_y[7]),
        .O(in_y_IBUF[7]));
  clahe_mapping_parallel mapping_inst
       (.A({B,local_y_in}),
        .CO(coord_counter_inst_n_61),
        .D(mapping_tl_rd_data),
        .DI({coord_counter_inst_n_31,coord_counter_inst_n_33}),
        .O({mapping_inst_n_1,mapping_inst_n_2,mapping_inst_n_3,mapping_inst_n_4}),
        .Q(pixel_x),
        .S({coord_counter_inst_n_66,coord_counter_inst_n_32,coord_counter_inst_n_67,coord_counter_inst_n_68}),
        .enable_clahe_IBUF(enable_clahe_IBUF),
        .enable_interp_IBUF(enable_interp_IBUF),
        .in_href_IBUF(in_href_IBUF),
        .in_u_IBUF(in_u_IBUF),
        .in_v_IBUF(in_v_IBUF),
        .in_vsync_IBUF(in_vsync_IBUF),
        .in_y_IBUF(in_y_IBUF),
        .out_href_OBUF(out_href_OBUF),
        .out_u_OBUF(out_u_OBUF),
        .out_v_OBUF(out_v_OBUF),
        .out_vsync_OBUF(out_vsync_OBUF),
        .out_y_OBUF(out_y_OBUF),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .ping_pong_flag_reg_rep(mapping_tr_rd_data),
        .ping_pong_flag_reg_rep_0(mapping_br_rd_data),
        .ping_pong_flag_reg_rep_1(mapping_bl_rd_data),
        .\pixel_s3_reg[7] (hist_wr_addr),
        .rst_n_IBUF(rst_n_IBUF),
        .tile_idx(tile_idx[0]),
        .vsync_d2(vsync_d2),
        .\wx_d1_reg[5]_0 (mapping_inst_n_0),
        .\x_cnt_reg[10] (A),
        .\x_cnt_reg[10]_0 ({coord_counter_inst_n_77,coord_counter_inst_n_78,coord_counter_inst_n_79,coord_counter_inst_n_80}),
        .\x_cnt_reg[10]_1 ({coord_counter_inst_n_73,coord_counter_inst_n_74,coord_counter_inst_n_75,coord_counter_inst_n_76}),
        .\x_cnt_reg[1] ({coord_counter_inst_n_62,coord_counter_inst_n_63,coord_counter_inst_n_64}),
        .\x_cnt_reg[1]_0 ({coord_counter_inst_n_57,coord_counter_inst_n_58,coord_counter_inst_n_59}),
        .\x_cnt_reg[4] (coord_counter_inst_n_60),
        .\x_cnt_reg[5] (coord_counter_inst_n_65),
        .\x_cnt_reg[5]_0 ({coord_counter_inst_n_69,coord_counter_inst_n_70,coord_counter_inst_n_71,coord_counter_inst_n_72}),
        .\x_cnt_reg[5]_1 (coord_counter_inst_n_20),
        .\x_cnt_reg[5]_2 (coord_counter_inst_n_41),
        .\x_cnt_reg[5]_3 (coord_counter_inst_n_54),
        .\x_cnt_reg[6] ({coord_counter_inst_n_52,coord_counter_inst_n_53}));
  OBUF out_href_OBUF_inst
       (.I(out_href_OBUF),
        .O(out_href));
  OBUF \out_u_OBUF[0]_inst 
       (.I(out_u_OBUF[0]),
        .O(out_u[0]));
  OBUF \out_u_OBUF[1]_inst 
       (.I(out_u_OBUF[1]),
        .O(out_u[1]));
  OBUF \out_u_OBUF[2]_inst 
       (.I(out_u_OBUF[2]),
        .O(out_u[2]));
  OBUF \out_u_OBUF[3]_inst 
       (.I(out_u_OBUF[3]),
        .O(out_u[3]));
  OBUF \out_u_OBUF[4]_inst 
       (.I(out_u_OBUF[4]),
        .O(out_u[4]));
  OBUF \out_u_OBUF[5]_inst 
       (.I(out_u_OBUF[5]),
        .O(out_u[5]));
  OBUF \out_u_OBUF[6]_inst 
       (.I(out_u_OBUF[6]),
        .O(out_u[6]));
  OBUF \out_u_OBUF[7]_inst 
       (.I(out_u_OBUF[7]),
        .O(out_u[7]));
  OBUF \out_v_OBUF[0]_inst 
       (.I(out_v_OBUF[0]),
        .O(out_v[0]));
  OBUF \out_v_OBUF[1]_inst 
       (.I(out_v_OBUF[1]),
        .O(out_v[1]));
  OBUF \out_v_OBUF[2]_inst 
       (.I(out_v_OBUF[2]),
        .O(out_v[2]));
  OBUF \out_v_OBUF[3]_inst 
       (.I(out_v_OBUF[3]),
        .O(out_v[3]));
  OBUF \out_v_OBUF[4]_inst 
       (.I(out_v_OBUF[4]),
        .O(out_v[4]));
  OBUF \out_v_OBUF[5]_inst 
       (.I(out_v_OBUF[5]),
        .O(out_v[5]));
  OBUF \out_v_OBUF[6]_inst 
       (.I(out_v_OBUF[6]),
        .O(out_v[6]));
  OBUF \out_v_OBUF[7]_inst 
       (.I(out_v_OBUF[7]),
        .O(out_v[7]));
  OBUF out_vsync_OBUF_inst
       (.I(out_vsync_OBUF),
        .O(out_vsync));
  OBUF \out_y_OBUF[0]_inst 
       (.I(out_y_OBUF[0]),
        .O(out_y[0]));
  OBUF \out_y_OBUF[1]_inst 
       (.I(out_y_OBUF[1]),
        .O(out_y[1]));
  OBUF \out_y_OBUF[2]_inst 
       (.I(out_y_OBUF[2]),
        .O(out_y[2]));
  OBUF \out_y_OBUF[3]_inst 
       (.I(out_y_OBUF[3]),
        .O(out_y[3]));
  OBUF \out_y_OBUF[4]_inst 
       (.I(out_y_OBUF[4]),
        .O(out_y[4]));
  OBUF \out_y_OBUF[5]_inst 
       (.I(out_y_OBUF[5]),
        .O(out_y[5]));
  OBUF \out_y_OBUF[6]_inst 
       (.I(out_y_OBUF[6]),
        .O(out_y[6]));
  OBUF \out_y_OBUF[7]_inst 
       (.I(out_y_OBUF[7]),
        .O(out_y[7]));
  BUFG pclk_IBUF_BUFG_inst
       (.I(pclk_IBUF),
        .O(pclk_IBUF_BUFG));
  IBUF pclk_IBUF_inst
       (.I(pclk),
        .O(pclk_IBUF));
  (* ORIG_CELL_NAME = "ping_pong_flag_reg" *) 
  FDCE #(
    .INIT(1'b0)) 
    ping_pong_flag_reg
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(clipper_cdf_inst_n_1),
        .D(clipper_cdf_inst_n_334),
        .Q(ping_pong_flag));
  (* ORIG_CELL_NAME = "ping_pong_flag_reg" *) 
  FDCE #(
    .INIT(1'b0)) 
    ping_pong_flag_reg_rep
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(hist_stat_inst_n_1),
        .D(clipper_cdf_inst_n_336),
        .Q(ping_pong_flag_reg_rep_n_0));
  (* ORIG_CELL_NAME = "ping_pong_flag_reg" *) 
  FDCE #(
    .INIT(1'b0)) 
    ping_pong_flag_reg_rep__0
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(hist_stat_inst_n_1),
        .D(clipper_cdf_inst_n_337),
        .Q(ping_pong_flag_reg_rep__0_n_0));
  (* ORIG_CELL_NAME = "ping_pong_flag_reg" *) 
  FDCE #(
    .INIT(1'b0)) 
    ping_pong_flag_reg_rep__1
       (.C(pclk_IBUF_BUFG),
        .CE(1'b1),
        .CLR(hist_stat_inst_n_1),
        .D(clipper_cdf_inst_n_338),
        .Q(ping_pong_flag_reg_rep__1_n_0));
  clahe_ram_16tiles_parallel ram_16tiles_inst
       (.ADDRBWRADDR(\ram_a_addr_b[3]_62 ),
        .CO(ram_16tiles_inst_n_107),
        .D(mapping_tl_rd_data),
        .DI({clipper_cdf_inst_n_332,clipper_cdf_inst_n_333,excess_remainder[0]}),
        .DIADI({\ram_b_din_a[15]_78 ,hist_stat_inst_n_45,hist_stat_inst_n_46,hist_stat_inst_n_47,hist_stat_inst_n_48,hist_stat_inst_n_49,hist_stat_inst_n_50,hist_stat_inst_n_51,hist_stat_inst_n_52}),
        .O({ram_16tiles_inst_n_108,ram_16tiles_inst_n_109,ram_16tiles_inst_n_110,ram_16tiles_inst_n_111}),
        .Q(hist_rd_tile_idx),
        .S(clipper_cdf_inst_n_303),
        .cdf_addr(cdf_addr),
        .\cdf_bl_d2_reg[7] (mapping_bl_rd_data),
        .\cdf_br_d2_reg[7] (mapping_br_rd_data),
        .cdf_tile_idx(cdf_tile_idx),
        .\cdf_tr_d2_reg[7] (mapping_tr_rd_data),
        .cdf_wr_en_reg(clipper_cdf_inst_n_3),
        .cdf_wr_en_reg_0(clipper_cdf_inst_n_8),
        .cdf_wr_en_reg_1(clipper_cdf_inst_n_9),
        .cdf_wr_en_reg_10(clipper_cdf_inst_n_18),
        .cdf_wr_en_reg_11(clipper_cdf_inst_n_19),
        .cdf_wr_en_reg_12(clipper_cdf_inst_n_20),
        .cdf_wr_en_reg_13(clipper_cdf_inst_n_21),
        .cdf_wr_en_reg_14(clipper_cdf_inst_n_22),
        .cdf_wr_en_reg_15(clipper_cdf_inst_n_47),
        .cdf_wr_en_reg_16(clipper_cdf_inst_n_64),
        .cdf_wr_en_reg_17(clipper_cdf_inst_n_81),
        .cdf_wr_en_reg_18(clipper_cdf_inst_n_98),
        .cdf_wr_en_reg_19(clipper_cdf_inst_n_115),
        .cdf_wr_en_reg_2(clipper_cdf_inst_n_10),
        .cdf_wr_en_reg_20(clipper_cdf_inst_n_132),
        .cdf_wr_en_reg_21(clipper_cdf_inst_n_149),
        .cdf_wr_en_reg_22(clipper_cdf_inst_n_166),
        .cdf_wr_en_reg_23(clipper_cdf_inst_n_183),
        .cdf_wr_en_reg_24(clipper_cdf_inst_n_200),
        .cdf_wr_en_reg_25(clipper_cdf_inst_n_217),
        .cdf_wr_en_reg_26(clipper_cdf_inst_n_234),
        .cdf_wr_en_reg_27(clipper_cdf_inst_n_251),
        .cdf_wr_en_reg_28(clipper_cdf_inst_n_268),
        .cdf_wr_en_reg_29(clipper_cdf_inst_n_285),
        .cdf_wr_en_reg_3(clipper_cdf_inst_n_11),
        .cdf_wr_en_reg_30(clipper_cdf_inst_n_302),
        .cdf_wr_en_reg_4(clipper_cdf_inst_n_12),
        .cdf_wr_en_reg_5(clipper_cdf_inst_n_13),
        .cdf_wr_en_reg_6(clipper_cdf_inst_n_14),
        .cdf_wr_en_reg_7(clipper_cdf_inst_n_15),
        .cdf_wr_en_reg_8(clipper_cdf_inst_n_16),
        .cdf_wr_en_reg_9(clipper_cdf_inst_n_17),
        .\clear_addr_reg[7]_0 (ram_16tiles_inst_n_1),
        .clear_busy(clear_busy),
        .clear_busy0(clear_busy0),
        .clip_threshold_IBUF(clip_threshold_IBUF),
        .\excess_total_reg[10] ({clipper_cdf_inst_n_324,clipper_cdf_inst_n_325,clipper_cdf_inst_n_326,clipper_cdf_inst_n_327}),
        .\excess_total_reg[11] ({ram_16tiles_inst_n_116,ram_16tiles_inst_n_117,ram_16tiles_inst_n_118,ram_16tiles_inst_n_119}),
        .\excess_total_reg[14] ({clipper_cdf_inst_n_320,clipper_cdf_inst_n_321,clipper_cdf_inst_n_322,clipper_cdf_inst_n_323}),
        .\excess_total_reg[15] ({ram_16tiles_inst_n_120,ram_16tiles_inst_n_121,ram_16tiles_inst_n_122,ram_16tiles_inst_n_123}),
        .\excess_total_reg[15]_0 ({p_0_in,excess_remainder[7:1]}),
        .\excess_total_reg[16] (ram_16tiles_inst_n_124),
        .\excess_total_reg[6] ({clipper_cdf_inst_n_328,clipper_cdf_inst_n_329,clipper_cdf_inst_n_330,clipper_cdf_inst_n_331}),
        .\excess_total_reg[7] ({ram_16tiles_inst_n_112,ram_16tiles_inst_n_113,ram_16tiles_inst_n_114,ram_16tiles_inst_n_115}),
        .\hist_buf_dina_r_reg[15] (cdf_rd_data),
        .\hist_buf_dina_r_reg[15]_0 (hist_buf_dina_r0_in),
        .hist_clear_start(hist_clear_start),
        .in_href_IBUF(in_href_IBUF),
        .in_vsync_IBUF(in_vsync_IBUF),
        .mapping_bl_tile_idx(mapping_bl_tile_idx),
        .mapping_tl_tile_idx(mapping_tl_tile_idx),
        .mapping_tr_tile_idx(mapping_tr_tile_idx),
        .pclk_IBUF_BUFG(pclk_IBUF_BUFG),
        .ping_pong_flag_reg_rep(ping_pong_flag_reg_rep_n_0),
        .ping_pong_flag_reg_rep__0(ping_pong_flag_reg_rep__0_n_0),
        .pixel_counter0(pixel_counter0),
        .\pixel_s1_reg[7] (\ram_a_addr_b[0]_50 ),
        .\pixel_s1_reg[7]_0 (\ram_a_addr_b[1]_54 ),
        .\pixel_s1_reg[7]_1 (\ram_a_addr_b[2]_58 ),
        .\pixel_s1_reg[7]_10 (\ram_a_addr_b[12]_47 ),
        .\pixel_s1_reg[7]_11 (\ram_a_addr_b[13]_35 ),
        .\pixel_s1_reg[7]_12 (\ram_a_addr_b[14]_23 ),
        .\pixel_s1_reg[7]_13 (\ram_a_addr_b[15]_11 ),
        .\pixel_s1_reg[7]_14 (\ram_b_addr_b[0]_49 ),
        .\pixel_s1_reg[7]_15 (\ram_b_addr_b[1]_53 ),
        .\pixel_s1_reg[7]_16 (\ram_b_addr_b[2]_57 ),
        .\pixel_s1_reg[7]_17 (\ram_b_addr_b[3]_61 ),
        .\pixel_s1_reg[7]_18 (\ram_b_addr_b[4]_38 ),
        .\pixel_s1_reg[7]_19 (\ram_b_addr_b[5]_26 ),
        .\pixel_s1_reg[7]_2 (\ram_a_addr_b[4]_39 ),
        .\pixel_s1_reg[7]_20 (\ram_b_addr_b[6]_14 ),
        .\pixel_s1_reg[7]_21 (\ram_b_addr_b[7]_2 ),
        .\pixel_s1_reg[7]_22 (\ram_b_addr_b[8]_42 ),
        .\pixel_s1_reg[7]_23 (\ram_b_addr_b[9]_30 ),
        .\pixel_s1_reg[7]_24 (\ram_b_addr_b[10]_18 ),
        .\pixel_s1_reg[7]_25 (\ram_b_addr_b[11]_6 ),
        .\pixel_s1_reg[7]_26 (\ram_b_addr_b[12]_46 ),
        .\pixel_s1_reg[7]_27 (\ram_b_addr_b[13]_34 ),
        .\pixel_s1_reg[7]_28 (\ram_b_addr_b[14]_22 ),
        .\pixel_s1_reg[7]_29 (\ram_b_addr_b[15]_10 ),
        .\pixel_s1_reg[7]_3 (\ram_a_addr_b[5]_27 ),
        .\pixel_s1_reg[7]_4 (\ram_a_addr_b[6]_15 ),
        .\pixel_s1_reg[7]_5 (\ram_a_addr_b[7]_3 ),
        .\pixel_s1_reg[7]_6 (\ram_a_addr_b[8]_43 ),
        .\pixel_s1_reg[7]_7 (\ram_a_addr_b[9]_31 ),
        .\pixel_s1_reg[7]_8 (\ram_a_addr_b[10]_19 ),
        .\pixel_s1_reg[7]_9 (\ram_a_addr_b[11]_7 ),
        .\pixel_s3_reg[7] (hist_wr_addr),
        .\ram_a_we_a[10]_9 (\ram_a_we_a[10]_17 ),
        .\ram_a_we_a[11]_10 (\ram_a_we_a[11]_5 ),
        .\ram_a_we_a[12]_11 (\ram_a_we_a[12]_45 ),
        .\ram_a_we_a[13]_12 (\ram_a_we_a[13]_33 ),
        .\ram_a_we_a[14]_13 (\ram_a_we_a[14]_21 ),
        .\ram_a_we_a[15]_14 (\ram_a_we_a[15]_9 ),
        .\ram_a_we_a[1]_0 (\ram_a_we_a[1]_52 ),
        .\ram_a_we_a[2]_1 (\ram_a_we_a[2]_56 ),
        .\ram_a_we_a[3]_2 (\ram_a_we_a[3]_60 ),
        .\ram_a_we_a[4]_3 (\ram_a_we_a[4]_37 ),
        .\ram_a_we_a[5]_4 (\ram_a_we_a[5]_25 ),
        .\ram_a_we_a[6]_5 (\ram_a_we_a[6]_13 ),
        .\ram_a_we_a[7]_6 (\ram_a_we_a[7]_1 ),
        .\ram_a_we_a[8]_7 (\ram_a_we_a[8]_41 ),
        .\ram_a_we_a[9]_8 (\ram_a_we_a[9]_29 ),
        .\ram_b_we_a[10]_24 (\ram_b_we_a[10]_84 ),
        .\ram_b_we_a[11]_25 (\ram_b_we_a[11]_83 ),
        .\ram_b_we_a[12]_26 (\ram_b_we_a[12]_82 ),
        .\ram_b_we_a[13]_27 (\ram_b_we_a[13]_81 ),
        .\ram_b_we_a[14]_28 (\ram_b_we_a[14]_80 ),
        .\ram_b_we_a[15]_29 (\ram_b_we_a[15]_79 ),
        .\ram_b_we_a[1]_15 (\ram_b_we_a[1]_93 ),
        .\ram_b_we_a[2]_16 (\ram_b_we_a[2]_92 ),
        .\ram_b_we_a[3]_17 (\ram_b_we_a[3]_91 ),
        .\ram_b_we_a[4]_18 (\ram_b_we_a[4]_90 ),
        .\ram_b_we_a[5]_19 (\ram_b_we_a[5]_89 ),
        .\ram_b_we_a[6]_20 (\ram_b_we_a[6]_88 ),
        .\ram_b_we_a[7]_21 (\ram_b_we_a[7]_87 ),
        .\ram_b_we_a[8]_22 (\ram_b_we_a[8]_86 ),
        .\ram_b_we_a[9]_23 (\ram_b_we_a[9]_85 ),
        .ram_reg(ram_16tiles_inst_n_2),
        .ram_reg_0(ram_16tiles_inst_n_3),
        .ram_reg_1(ram_16tiles_inst_n_4),
        .ram_reg_2(ram_16tiles_inst_n_5),
        .ram_reg_3(ram_16tiles_inst_n_6),
        .ram_reg_4(ram_16tiles_inst_n_7),
        .ram_reg_5(ram_16tiles_inst_n_8),
        .ram_reg_6(ram_16tiles_inst_n_9),
        .ram_reg_7(ram_16tiles_inst_n_10),
        .ram_reg_8(ram_16tiles_inst_n_11),
        .\ram_wr_data_s3_reg[11] (ram_16tiles_inst_n_20),
        .\ram_wr_data_s3_reg[11]_0 (ram_16tiles_inst_n_21),
        .\ram_wr_data_s3_reg[11]_1 (ram_16tiles_inst_n_22),
        .\ram_wr_data_s3_reg[11]_2 (ram_16tiles_inst_n_23),
        .\ram_wr_data_s3_reg[11]_3 (ram_16tiles_inst_n_24),
        .\ram_wr_data_s3_reg[11]_4 (ram_16tiles_inst_n_25),
        .\ram_wr_data_s3_reg[11]_5 (ram_16tiles_inst_n_26),
        .\ram_wr_data_s3_reg[11]_6 (ram_16tiles_inst_n_27),
        .\ram_wr_data_s3_reg[15] (ram_16tiles_inst_n_12),
        .\ram_wr_data_s3_reg[15]_0 (ram_16tiles_inst_n_13),
        .\ram_wr_data_s3_reg[15]_1 (ram_16tiles_inst_n_14),
        .\ram_wr_data_s3_reg[15]_10 ({\ram_a_din_a[3]_59 ,hist_stat_inst_n_320,hist_stat_inst_n_321,hist_stat_inst_n_322,hist_stat_inst_n_323,hist_stat_inst_n_324,hist_stat_inst_n_325,hist_stat_inst_n_326,hist_stat_inst_n_327}),
        .\ram_wr_data_s3_reg[15]_11 ({\ram_a_din_a[4]_36 ,hist_stat_inst_n_523,hist_stat_inst_n_524,hist_stat_inst_n_525,hist_stat_inst_n_526,hist_stat_inst_n_527,hist_stat_inst_n_528,hist_stat_inst_n_529,hist_stat_inst_n_530}),
        .\ram_wr_data_s3_reg[15]_12 ({\ram_a_din_a[5]_24 ,hist_stat_inst_n_625,hist_stat_inst_n_626,hist_stat_inst_n_627,hist_stat_inst_n_628,hist_stat_inst_n_629,hist_stat_inst_n_630,hist_stat_inst_n_631,hist_stat_inst_n_632}),
        .\ram_wr_data_s3_reg[15]_13 ({\ram_a_din_a[6]_12 ,hist_stat_inst_n_727,hist_stat_inst_n_728,hist_stat_inst_n_729,hist_stat_inst_n_730,hist_stat_inst_n_731,hist_stat_inst_n_732,hist_stat_inst_n_733,hist_stat_inst_n_734}),
        .\ram_wr_data_s3_reg[15]_14 ({\ram_a_din_a[7]_0 ,hist_stat_inst_n_829,hist_stat_inst_n_830,hist_stat_inst_n_831,hist_stat_inst_n_832,hist_stat_inst_n_833,hist_stat_inst_n_834,hist_stat_inst_n_835,hist_stat_inst_n_836}),
        .\ram_wr_data_s3_reg[15]_15 ({\ram_a_din_a[8]_40 ,hist_stat_inst_n_489,hist_stat_inst_n_490,hist_stat_inst_n_491,hist_stat_inst_n_492,hist_stat_inst_n_493,hist_stat_inst_n_494,hist_stat_inst_n_495,hist_stat_inst_n_496}),
        .\ram_wr_data_s3_reg[15]_16 ({\ram_a_din_a[9]_28 ,hist_stat_inst_n_591,hist_stat_inst_n_592,hist_stat_inst_n_593,hist_stat_inst_n_594,hist_stat_inst_n_595,hist_stat_inst_n_596,hist_stat_inst_n_597,hist_stat_inst_n_598}),
        .\ram_wr_data_s3_reg[15]_17 ({\ram_a_din_a[10]_16 ,hist_stat_inst_n_693,hist_stat_inst_n_694,hist_stat_inst_n_695,hist_stat_inst_n_696,hist_stat_inst_n_697,hist_stat_inst_n_698,hist_stat_inst_n_699,hist_stat_inst_n_700}),
        .\ram_wr_data_s3_reg[15]_18 ({\ram_a_din_a[11]_4 ,hist_stat_inst_n_795,hist_stat_inst_n_796,hist_stat_inst_n_797,hist_stat_inst_n_798,hist_stat_inst_n_799,hist_stat_inst_n_800,hist_stat_inst_n_801,hist_stat_inst_n_802}),
        .\ram_wr_data_s3_reg[15]_19 ({\ram_a_din_a[12]_44 ,hist_stat_inst_n_455,hist_stat_inst_n_456,hist_stat_inst_n_457,hist_stat_inst_n_458,hist_stat_inst_n_459,hist_stat_inst_n_460,hist_stat_inst_n_461,hist_stat_inst_n_462}),
        .\ram_wr_data_s3_reg[15]_2 (ram_16tiles_inst_n_15),
        .\ram_wr_data_s3_reg[15]_20 ({\ram_a_din_a[13]_32 ,hist_stat_inst_n_557,hist_stat_inst_n_558,hist_stat_inst_n_559,hist_stat_inst_n_560,hist_stat_inst_n_561,hist_stat_inst_n_562,hist_stat_inst_n_563,hist_stat_inst_n_564}),
        .\ram_wr_data_s3_reg[15]_21 ({\ram_a_din_a[14]_20 ,hist_stat_inst_n_659,hist_stat_inst_n_660,hist_stat_inst_n_661,hist_stat_inst_n_662,hist_stat_inst_n_663,hist_stat_inst_n_664,hist_stat_inst_n_665,hist_stat_inst_n_666}),
        .\ram_wr_data_s3_reg[15]_22 ({\ram_a_din_a[15]_8 ,hist_stat_inst_n_761,hist_stat_inst_n_762,hist_stat_inst_n_763,hist_stat_inst_n_764,hist_stat_inst_n_765,hist_stat_inst_n_766,hist_stat_inst_n_767,hist_stat_inst_n_768}),
        .\ram_wr_data_s3_reg[15]_23 ({\ram_b_din_a[0]_63 ,hist_stat_inst_n_285,hist_stat_inst_n_286,hist_stat_inst_n_287,hist_stat_inst_n_288,hist_stat_inst_n_289,hist_stat_inst_n_290,hist_stat_inst_n_291,hist_stat_inst_n_292}),
        .\ram_wr_data_s3_reg[15]_24 ({\ram_b_din_a[1]_64 ,hist_stat_inst_n_269,hist_stat_inst_n_270,hist_stat_inst_n_271,hist_stat_inst_n_272,hist_stat_inst_n_273,hist_stat_inst_n_274,hist_stat_inst_n_275,hist_stat_inst_n_276}),
        .\ram_wr_data_s3_reg[15]_25 ({\ram_b_din_a[2]_65 ,hist_stat_inst_n_253,hist_stat_inst_n_254,hist_stat_inst_n_255,hist_stat_inst_n_256,hist_stat_inst_n_257,hist_stat_inst_n_258,hist_stat_inst_n_259,hist_stat_inst_n_260}),
        .\ram_wr_data_s3_reg[15]_26 ({\ram_b_din_a[3]_66 ,hist_stat_inst_n_237,hist_stat_inst_n_238,hist_stat_inst_n_239,hist_stat_inst_n_240,hist_stat_inst_n_241,hist_stat_inst_n_242,hist_stat_inst_n_243,hist_stat_inst_n_244}),
        .\ram_wr_data_s3_reg[15]_27 ({\ram_b_din_a[4]_67 ,hist_stat_inst_n_221,hist_stat_inst_n_222,hist_stat_inst_n_223,hist_stat_inst_n_224,hist_stat_inst_n_225,hist_stat_inst_n_226,hist_stat_inst_n_227,hist_stat_inst_n_228}),
        .\ram_wr_data_s3_reg[15]_28 ({\ram_b_din_a[5]_68 ,hist_stat_inst_n_205,hist_stat_inst_n_206,hist_stat_inst_n_207,hist_stat_inst_n_208,hist_stat_inst_n_209,hist_stat_inst_n_210,hist_stat_inst_n_211,hist_stat_inst_n_212}),
        .\ram_wr_data_s3_reg[15]_29 ({\ram_b_din_a[6]_69 ,hist_stat_inst_n_189,hist_stat_inst_n_190,hist_stat_inst_n_191,hist_stat_inst_n_192,hist_stat_inst_n_193,hist_stat_inst_n_194,hist_stat_inst_n_195,hist_stat_inst_n_196}),
        .\ram_wr_data_s3_reg[15]_3 (ram_16tiles_inst_n_16),
        .\ram_wr_data_s3_reg[15]_30 ({\ram_b_din_a[7]_70 ,hist_stat_inst_n_173,hist_stat_inst_n_174,hist_stat_inst_n_175,hist_stat_inst_n_176,hist_stat_inst_n_177,hist_stat_inst_n_178,hist_stat_inst_n_179,hist_stat_inst_n_180}),
        .\ram_wr_data_s3_reg[15]_31 ({\ram_b_din_a[8]_71 ,hist_stat_inst_n_157,hist_stat_inst_n_158,hist_stat_inst_n_159,hist_stat_inst_n_160,hist_stat_inst_n_161,hist_stat_inst_n_162,hist_stat_inst_n_163,hist_stat_inst_n_164}),
        .\ram_wr_data_s3_reg[15]_32 ({\ram_b_din_a[9]_72 ,hist_stat_inst_n_141,hist_stat_inst_n_142,hist_stat_inst_n_143,hist_stat_inst_n_144,hist_stat_inst_n_145,hist_stat_inst_n_146,hist_stat_inst_n_147,hist_stat_inst_n_148}),
        .\ram_wr_data_s3_reg[15]_33 ({\ram_b_din_a[10]_73 ,hist_stat_inst_n_125,hist_stat_inst_n_126,hist_stat_inst_n_127,hist_stat_inst_n_128,hist_stat_inst_n_129,hist_stat_inst_n_130,hist_stat_inst_n_131,hist_stat_inst_n_132}),
        .\ram_wr_data_s3_reg[15]_34 ({\ram_b_din_a[11]_74 ,hist_stat_inst_n_109,hist_stat_inst_n_110,hist_stat_inst_n_111,hist_stat_inst_n_112,hist_stat_inst_n_113,hist_stat_inst_n_114,hist_stat_inst_n_115,hist_stat_inst_n_116}),
        .\ram_wr_data_s3_reg[15]_35 ({\ram_b_din_a[12]_75 ,hist_stat_inst_n_93,hist_stat_inst_n_94,hist_stat_inst_n_95,hist_stat_inst_n_96,hist_stat_inst_n_97,hist_stat_inst_n_98,hist_stat_inst_n_99,hist_stat_inst_n_100}),
        .\ram_wr_data_s3_reg[15]_36 ({\ram_b_din_a[13]_76 ,hist_stat_inst_n_77,hist_stat_inst_n_78,hist_stat_inst_n_79,hist_stat_inst_n_80,hist_stat_inst_n_81,hist_stat_inst_n_82,hist_stat_inst_n_83,hist_stat_inst_n_84}),
        .\ram_wr_data_s3_reg[15]_37 ({\ram_b_din_a[14]_77 ,hist_stat_inst_n_61,hist_stat_inst_n_62,hist_stat_inst_n_63,hist_stat_inst_n_64,hist_stat_inst_n_65,hist_stat_inst_n_66,hist_stat_inst_n_67,hist_stat_inst_n_68}),
        .\ram_wr_data_s3_reg[15]_4 (ram_16tiles_inst_n_17),
        .\ram_wr_data_s3_reg[15]_5 (ram_16tiles_inst_n_18),
        .\ram_wr_data_s3_reg[15]_6 (ram_16tiles_inst_n_19),
        .\ram_wr_data_s3_reg[15]_7 ({\ram_a_din_a[0]_48 ,hist_stat_inst_n_420,hist_stat_inst_n_421,hist_stat_inst_n_422,hist_stat_inst_n_423,hist_stat_inst_n_424,hist_stat_inst_n_425,hist_stat_inst_n_426,hist_stat_inst_n_427}),
        .\ram_wr_data_s3_reg[15]_8 ({\ram_a_din_a[1]_51 ,hist_stat_inst_n_388,hist_stat_inst_n_389,hist_stat_inst_n_390,hist_stat_inst_n_391,hist_stat_inst_n_392,hist_stat_inst_n_393,hist_stat_inst_n_394,hist_stat_inst_n_395}),
        .\ram_wr_data_s3_reg[15]_9 ({\ram_a_din_a[2]_55 ,hist_stat_inst_n_354,hist_stat_inst_n_355,hist_stat_inst_n_356,hist_stat_inst_n_357,hist_stat_inst_n_358,hist_stat_inst_n_359,hist_stat_inst_n_360,hist_stat_inst_n_361}),
        .\ram_wr_data_s3_reg[3] (ram_16tiles_inst_n_36),
        .\ram_wr_data_s3_reg[3]_0 (ram_16tiles_inst_n_37),
        .\ram_wr_data_s3_reg[3]_1 (ram_16tiles_inst_n_38),
        .\ram_wr_data_s3_reg[3]_2 (ram_16tiles_inst_n_39),
        .\ram_wr_data_s3_reg[3]_3 (ram_16tiles_inst_n_40),
        .\ram_wr_data_s3_reg[3]_4 (ram_16tiles_inst_n_41),
        .\ram_wr_data_s3_reg[3]_5 (ram_16tiles_inst_n_42),
        .\ram_wr_data_s3_reg[3]_6 (ram_16tiles_inst_n_43),
        .\ram_wr_data_s3_reg[7] (ram_16tiles_inst_n_28),
        .\ram_wr_data_s3_reg[7]_0 (ram_16tiles_inst_n_29),
        .\ram_wr_data_s3_reg[7]_1 (ram_16tiles_inst_n_30),
        .\ram_wr_data_s3_reg[7]_2 (ram_16tiles_inst_n_31),
        .\ram_wr_data_s3_reg[7]_3 (ram_16tiles_inst_n_32),
        .\ram_wr_data_s3_reg[7]_4 (ram_16tiles_inst_n_33),
        .\ram_wr_data_s3_reg[7]_5 (ram_16tiles_inst_n_34),
        .\ram_wr_data_s3_reg[7]_6 (ram_16tiles_inst_n_35),
        .rst_n(clipper_cdf_inst_n_2),
        .rst_n_0(clipper_cdf_inst_n_0),
        .rst_n_1(hist_stat_inst_n_1),
        .\tile_s3_reg[0] (hist_stat_inst_n_12),
        .\tile_s3_reg[0]_0 (hist_stat_inst_n_10),
        .\tile_s3_reg[0]_1 (hist_stat_inst_n_311),
        .\tile_s3_reg[0]_2 (hist_stat_inst_n_345),
        .\tile_s3_reg[1] (hist_stat_inst_n_8),
        .\tile_s3_reg[1]_0 (hist_stat_inst_n_379),
        .\tile_s3_reg[2] (hist_stat_inst_n_36),
        .\tile_s3_reg[2]_0 (hist_stat_inst_n_34),
        .\tile_s3_reg[2]_1 (hist_stat_inst_n_32),
        .\tile_s3_reg[2]_10 (hist_stat_inst_n_480),
        .\tile_s3_reg[2]_11 (hist_stat_inst_n_548),
        .\tile_s3_reg[2]_12 (hist_stat_inst_n_582),
        .\tile_s3_reg[2]_13 (hist_stat_inst_n_650),
        .\tile_s3_reg[2]_14 (hist_stat_inst_n_684),
        .\tile_s3_reg[2]_15 (hist_stat_inst_n_752),
        .\tile_s3_reg[2]_16 (hist_stat_inst_n_786),
        .\tile_s3_reg[2]_2 (hist_stat_inst_n_30),
        .\tile_s3_reg[2]_3 (hist_stat_inst_n_28),
        .\tile_s3_reg[2]_4 (hist_stat_inst_n_26),
        .\tile_s3_reg[2]_5 (hist_stat_inst_n_24),
        .\tile_s3_reg[2]_6 (hist_stat_inst_n_22),
        .\tile_s3_reg[2]_7 (hist_stat_inst_n_293),
        .\tile_s3_reg[2]_8 (hist_stat_inst_n_428),
        .\tile_s3_reg[2]_9 (hist_stat_inst_n_446),
        .\tile_s3_reg[3] (hist_stat_inst_n_20),
        .\tile_s3_reg[3]_0 (hist_stat_inst_n_18),
        .\tile_s3_reg[3]_1 (hist_stat_inst_n_16),
        .\tile_s3_reg[3]_2 (hist_stat_inst_n_14),
        .\tile_s3_reg[3]_3 (hist_stat_inst_n_514),
        .\tile_s3_reg[3]_4 (hist_stat_inst_n_616),
        .\tile_s3_reg[3]_5 (hist_stat_inst_n_718),
        .\tile_s3_reg[3]_6 (hist_stat_inst_n_820),
        .valid_s3(valid_s3),
        .vsync_d1(vsync_d1),
        .vsync_d2(vsync_d2),
        .vsync_d2_reg(hist_stat_inst_n_5));
  IBUF rst_n_IBUF_inst
       (.I(rst_n),
        .O(rst_n_IBUF));
endmodule

module clahe_true_dual_port_ram
   (D,
    O,
    pclk_IBUF_BUFG,
    cdf_ram_ena_r_reg,
    Q,
    \cdf_ram_dina_r_reg[15] ,
    WEA,
    \bin_cnt_reg[8] ,
    \cdf_min_reg[15] );
  output [11:0]D;
  output [3:0]O;
  input pclk_IBUF_BUFG;
  input cdf_ram_ena_r_reg;
  input [7:0]Q;
  input [15:0]\cdf_ram_dina_r_reg[15] ;
  input [0:0]WEA;
  input \bin_cnt_reg[8] ;
  input [15:0]\cdf_min_reg[15] ;

  wire [11:0]D;
  wire [3:0]O;
  wire [7:0]Q;
  wire [0:0]WEA;
  wire \bin_cnt_reg[8] ;
  wire [15:0]\cdf_min_reg[15] ;
  wire [15:0]\cdf_ram_dina_r_reg[15] ;
  wire [15:0]cdf_ram_douta;
  wire cdf_ram_ena_r_reg;
  wire \norm_stage1_diff[11]_i_3_n_0 ;
  wire \norm_stage1_diff[11]_i_4_n_0 ;
  wire \norm_stage1_diff[11]_i_5_n_0 ;
  wire \norm_stage1_diff[11]_i_6_n_0 ;
  wire \norm_stage1_diff[15]_i_3_n_0 ;
  wire \norm_stage1_diff[15]_i_4_n_0 ;
  wire \norm_stage1_diff[15]_i_5_n_0 ;
  wire \norm_stage1_diff[15]_i_6_n_0 ;
  wire \norm_stage1_diff[3]_i_3_n_0 ;
  wire \norm_stage1_diff[3]_i_4_n_0 ;
  wire \norm_stage1_diff[3]_i_5_n_0 ;
  wire \norm_stage1_diff[3]_i_6_n_0 ;
  wire \norm_stage1_diff[7]_i_3_n_0 ;
  wire \norm_stage1_diff[7]_i_4_n_0 ;
  wire \norm_stage1_diff[7]_i_5_n_0 ;
  wire \norm_stage1_diff[7]_i_6_n_0 ;
  wire \norm_stage1_diff_reg[11]_i_2_n_0 ;
  wire \norm_stage1_diff_reg[11]_i_2_n_4 ;
  wire \norm_stage1_diff_reg[11]_i_2_n_5 ;
  wire \norm_stage1_diff_reg[11]_i_2_n_6 ;
  wire \norm_stage1_diff_reg[11]_i_2_n_7 ;
  wire \norm_stage1_diff_reg[3]_i_2_n_0 ;
  wire \norm_stage1_diff_reg[3]_i_2_n_4 ;
  wire \norm_stage1_diff_reg[3]_i_2_n_5 ;
  wire \norm_stage1_diff_reg[3]_i_2_n_6 ;
  wire \norm_stage1_diff_reg[3]_i_2_n_7 ;
  wire \norm_stage1_diff_reg[7]_i_2_n_0 ;
  wire \norm_stage1_diff_reg[7]_i_2_n_4 ;
  wire \norm_stage1_diff_reg[7]_i_2_n_5 ;
  wire \norm_stage1_diff_reg[7]_i_2_n_6 ;
  wire \norm_stage1_diff_reg[7]_i_2_n_7 ;
  wire pclk_IBUF_BUFG;
  wire [2:0]\NLW_norm_stage1_diff_reg[11]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_norm_stage1_diff_reg[15]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_norm_stage1_diff_reg[3]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_norm_stage1_diff_reg[7]_i_2_CO_UNCONNECTED ;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage1_diff[0]_i_1 
       (.I0(\bin_cnt_reg[8] ),
        .I1(\norm_stage1_diff_reg[3]_i_2_n_7 ),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage1_diff[10]_i_1 
       (.I0(\bin_cnt_reg[8] ),
        .I1(\norm_stage1_diff_reg[11]_i_2_n_5 ),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage1_diff[11]_i_1 
       (.I0(\bin_cnt_reg[8] ),
        .I1(\norm_stage1_diff_reg[11]_i_2_n_4 ),
        .O(D[11]));
  LUT2 #(
    .INIT(4'h9)) 
    \norm_stage1_diff[11]_i_3 
       (.I0(cdf_ram_douta[11]),
        .I1(\cdf_min_reg[15] [11]),
        .O(\norm_stage1_diff[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \norm_stage1_diff[11]_i_4 
       (.I0(cdf_ram_douta[10]),
        .I1(\cdf_min_reg[15] [10]),
        .O(\norm_stage1_diff[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \norm_stage1_diff[11]_i_5 
       (.I0(cdf_ram_douta[9]),
        .I1(\cdf_min_reg[15] [9]),
        .O(\norm_stage1_diff[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \norm_stage1_diff[11]_i_6 
       (.I0(cdf_ram_douta[8]),
        .I1(\cdf_min_reg[15] [8]),
        .O(\norm_stage1_diff[11]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \norm_stage1_diff[15]_i_3 
       (.I0(cdf_ram_douta[15]),
        .I1(\cdf_min_reg[15] [15]),
        .O(\norm_stage1_diff[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \norm_stage1_diff[15]_i_4 
       (.I0(cdf_ram_douta[14]),
        .I1(\cdf_min_reg[15] [14]),
        .O(\norm_stage1_diff[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \norm_stage1_diff[15]_i_5 
       (.I0(cdf_ram_douta[13]),
        .I1(\cdf_min_reg[15] [13]),
        .O(\norm_stage1_diff[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \norm_stage1_diff[15]_i_6 
       (.I0(cdf_ram_douta[12]),
        .I1(\cdf_min_reg[15] [12]),
        .O(\norm_stage1_diff[15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage1_diff[1]_i_1 
       (.I0(\bin_cnt_reg[8] ),
        .I1(\norm_stage1_diff_reg[3]_i_2_n_6 ),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage1_diff[2]_i_1 
       (.I0(\bin_cnt_reg[8] ),
        .I1(\norm_stage1_diff_reg[3]_i_2_n_5 ),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage1_diff[3]_i_1 
       (.I0(\bin_cnt_reg[8] ),
        .I1(\norm_stage1_diff_reg[3]_i_2_n_4 ),
        .O(D[3]));
  LUT2 #(
    .INIT(4'h9)) 
    \norm_stage1_diff[3]_i_3 
       (.I0(cdf_ram_douta[3]),
        .I1(\cdf_min_reg[15] [3]),
        .O(\norm_stage1_diff[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \norm_stage1_diff[3]_i_4 
       (.I0(cdf_ram_douta[2]),
        .I1(\cdf_min_reg[15] [2]),
        .O(\norm_stage1_diff[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \norm_stage1_diff[3]_i_5 
       (.I0(cdf_ram_douta[1]),
        .I1(\cdf_min_reg[15] [1]),
        .O(\norm_stage1_diff[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \norm_stage1_diff[3]_i_6 
       (.I0(cdf_ram_douta[0]),
        .I1(\cdf_min_reg[15] [0]),
        .O(\norm_stage1_diff[3]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage1_diff[4]_i_1 
       (.I0(\bin_cnt_reg[8] ),
        .I1(\norm_stage1_diff_reg[7]_i_2_n_7 ),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage1_diff[5]_i_1 
       (.I0(\bin_cnt_reg[8] ),
        .I1(\norm_stage1_diff_reg[7]_i_2_n_6 ),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage1_diff[6]_i_1 
       (.I0(\bin_cnt_reg[8] ),
        .I1(\norm_stage1_diff_reg[7]_i_2_n_5 ),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage1_diff[7]_i_1 
       (.I0(\bin_cnt_reg[8] ),
        .I1(\norm_stage1_diff_reg[7]_i_2_n_4 ),
        .O(D[7]));
  LUT2 #(
    .INIT(4'h9)) 
    \norm_stage1_diff[7]_i_3 
       (.I0(cdf_ram_douta[7]),
        .I1(\cdf_min_reg[15] [7]),
        .O(\norm_stage1_diff[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \norm_stage1_diff[7]_i_4 
       (.I0(cdf_ram_douta[6]),
        .I1(\cdf_min_reg[15] [6]),
        .O(\norm_stage1_diff[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \norm_stage1_diff[7]_i_5 
       (.I0(cdf_ram_douta[5]),
        .I1(\cdf_min_reg[15] [5]),
        .O(\norm_stage1_diff[7]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h9)) 
    \norm_stage1_diff[7]_i_6 
       (.I0(cdf_ram_douta[4]),
        .I1(\cdf_min_reg[15] [4]),
        .O(\norm_stage1_diff[7]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage1_diff[8]_i_1 
       (.I0(\bin_cnt_reg[8] ),
        .I1(\norm_stage1_diff_reg[11]_i_2_n_7 ),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \norm_stage1_diff[9]_i_1 
       (.I0(\bin_cnt_reg[8] ),
        .I1(\norm_stage1_diff_reg[11]_i_2_n_6 ),
        .O(D[9]));
  CARRY4 \norm_stage1_diff_reg[11]_i_2 
       (.CI(\norm_stage1_diff_reg[7]_i_2_n_0 ),
        .CO({\norm_stage1_diff_reg[11]_i_2_n_0 ,\NLW_norm_stage1_diff_reg[11]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(cdf_ram_douta[11:8]),
        .O({\norm_stage1_diff_reg[11]_i_2_n_4 ,\norm_stage1_diff_reg[11]_i_2_n_5 ,\norm_stage1_diff_reg[11]_i_2_n_6 ,\norm_stage1_diff_reg[11]_i_2_n_7 }),
        .S({\norm_stage1_diff[11]_i_3_n_0 ,\norm_stage1_diff[11]_i_4_n_0 ,\norm_stage1_diff[11]_i_5_n_0 ,\norm_stage1_diff[11]_i_6_n_0 }));
  CARRY4 \norm_stage1_diff_reg[15]_i_2 
       (.CI(\norm_stage1_diff_reg[11]_i_2_n_0 ),
        .CO(\NLW_norm_stage1_diff_reg[15]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,cdf_ram_douta[14:12]}),
        .O(O),
        .S({\norm_stage1_diff[15]_i_3_n_0 ,\norm_stage1_diff[15]_i_4_n_0 ,\norm_stage1_diff[15]_i_5_n_0 ,\norm_stage1_diff[15]_i_6_n_0 }));
  CARRY4 \norm_stage1_diff_reg[3]_i_2 
       (.CI(1'b0),
        .CO({\norm_stage1_diff_reg[3]_i_2_n_0 ,\NLW_norm_stage1_diff_reg[3]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI(cdf_ram_douta[3:0]),
        .O({\norm_stage1_diff_reg[3]_i_2_n_4 ,\norm_stage1_diff_reg[3]_i_2_n_5 ,\norm_stage1_diff_reg[3]_i_2_n_6 ,\norm_stage1_diff_reg[3]_i_2_n_7 }),
        .S({\norm_stage1_diff[3]_i_3_n_0 ,\norm_stage1_diff[3]_i_4_n_0 ,\norm_stage1_diff[3]_i_5_n_0 ,\norm_stage1_diff[3]_i_6_n_0 }));
  CARRY4 \norm_stage1_diff_reg[7]_i_2 
       (.CI(\norm_stage1_diff_reg[3]_i_2_n_0 ),
        .CO({\norm_stage1_diff_reg[7]_i_2_n_0 ,\NLW_norm_stage1_diff_reg[7]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(cdf_ram_douta[7:4]),
        .O({\norm_stage1_diff_reg[7]_i_2_n_4 ,\norm_stage1_diff_reg[7]_i_2_n_5 ,\norm_stage1_diff_reg[7]_i_2_n_6 ,\norm_stage1_diff_reg[7]_i_2_n_7 }),
        .S({\norm_stage1_diff[7]_i_3_n_0 ,\norm_stage1_diff[7]_i_4_n_0 ,\norm_stage1_diff[7]_i_5_n_0 ,\norm_stage1_diff[7]_i_6_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(pclk_IBUF_BUFG),
        .CLKBWRCLK(pclk_IBUF_BUFG),
        .DIADI(\cdf_ram_dina_r_reg[15] ),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(cdf_ram_douta),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(cdf_ram_ena_r_reg),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "clahe_true_dual_port_ram" *) 
module clahe_true_dual_port_ram_31
   (cdf_min0,
    cdf_min_found,
    D,
    E,
    cdf_min_found_reg,
    \hist_buf_dinb_r_reg[15] ,
    pclk_IBUF_BUFG,
    hist_buf_ena_r_reg,
    WEBWE,
    Q,
    \hist_buf_addrb_r_reg[7] ,
    \hist_buf_dina_r_reg[15] ,
    \hist_buf_dinb_r_reg[15]_0 ,
    WEA,
    \cdf_temp_reg[15] ,
    \cdf_max_reg[11] ,
    \cdf_temp_reg[14] ,
    cdf_min_found_reg_0,
    \bin_cnt_reg[8] ,
    out,
    \FSM_sequential_state_reg[1] ,
    DI,
    S,
    \excess_total_reg[16] ,
    CO);
  output [15:0]cdf_min0;
  output cdf_min_found;
  output [11:0]D;
  output [0:0]E;
  output [0:0]cdf_min_found_reg;
  output [15:0]\hist_buf_dinb_r_reg[15] ;
  input pclk_IBUF_BUFG;
  input hist_buf_ena_r_reg;
  input [0:0]WEBWE;
  input [7:0]Q;
  input [7:0]\hist_buf_addrb_r_reg[7] ;
  input [15:0]\hist_buf_dina_r_reg[15] ;
  input [15:0]\hist_buf_dinb_r_reg[15]_0 ;
  input [0:0]WEA;
  input [15:0]\cdf_temp_reg[15] ;
  input [11:0]\cdf_max_reg[11] ;
  input \cdf_temp_reg[14] ;
  input cdf_min_found_reg_0;
  input \bin_cnt_reg[8] ;
  input [2:0]out;
  input [0:0]\FSM_sequential_state_reg[1] ;
  input [1:0]DI;
  input [1:0]S;
  input [8:0]\excess_total_reg[16] ;
  input [0:0]CO;

  wire [0:0]CO;
  wire [11:0]D;
  wire [1:0]DI;
  wire [0:0]E;
  wire [0:0]\FSM_sequential_state_reg[1] ;
  wire [7:0]Q;
  wire [1:0]S;
  wire [0:0]WEA;
  wire [0:0]WEBWE;
  wire \bin_cnt_reg[8] ;
  wire \cdf_max[15]_i_10_n_0 ;
  wire \cdf_max[15]_i_11_n_0 ;
  wire \cdf_max[15]_i_12_n_0 ;
  wire \cdf_max[15]_i_13_n_0 ;
  wire \cdf_max[15]_i_14_n_0 ;
  wire \cdf_max[15]_i_15_n_0 ;
  wire \cdf_max[15]_i_16_n_0 ;
  wire \cdf_max[15]_i_17_n_0 ;
  wire \cdf_max[15]_i_18_n_0 ;
  wire \cdf_max[15]_i_19_n_0 ;
  wire \cdf_max[15]_i_6_n_0 ;
  wire \cdf_max[15]_i_7_n_0 ;
  wire [11:0]\cdf_max_reg[11] ;
  wire \cdf_max_reg[15]_i_3_n_0 ;
  wire [15:0]cdf_min0;
  wire cdf_min_found;
  wire cdf_min_found_i_3_n_0;
  wire cdf_min_found_i_4_n_0;
  wire cdf_min_found_i_5_n_0;
  wire cdf_min_found_i_7_n_0;
  wire cdf_min_found_i_8_n_0;
  wire [0:0]cdf_min_found_reg;
  wire cdf_min_found_reg_0;
  wire \cdf_ram_dina_r[11]_i_2_n_0 ;
  wire \cdf_ram_dina_r[11]_i_3_n_0 ;
  wire \cdf_ram_dina_r[11]_i_4_n_0 ;
  wire \cdf_ram_dina_r[11]_i_5_n_0 ;
  wire \cdf_ram_dina_r[15]_i_3_n_0 ;
  wire \cdf_ram_dina_r[15]_i_4_n_0 ;
  wire \cdf_ram_dina_r[15]_i_5_n_0 ;
  wire \cdf_ram_dina_r[15]_i_6_n_0 ;
  wire \cdf_ram_dina_r[3]_i_2_n_0 ;
  wire \cdf_ram_dina_r[3]_i_3_n_0 ;
  wire \cdf_ram_dina_r[3]_i_4_n_0 ;
  wire \cdf_ram_dina_r[3]_i_5_n_0 ;
  wire \cdf_ram_dina_r[7]_i_2_n_0 ;
  wire \cdf_ram_dina_r[7]_i_3_n_0 ;
  wire \cdf_ram_dina_r[7]_i_4_n_0 ;
  wire \cdf_ram_dina_r[7]_i_5_n_0 ;
  wire \cdf_ram_dina_r_reg[11]_i_1_n_0 ;
  wire \cdf_ram_dina_r_reg[3]_i_1_n_0 ;
  wire \cdf_ram_dina_r_reg[7]_i_1_n_0 ;
  wire \cdf_temp_reg[14] ;
  wire [15:0]\cdf_temp_reg[15] ;
  wire data0;
  wire [8:0]\excess_total_reg[16] ;
  wire [7:0]\hist_buf_addrb_r_reg[7] ;
  wire [15:0]\hist_buf_dina_r_reg[15] ;
  wire \hist_buf_dinb_r[11]_i_2_n_0 ;
  wire \hist_buf_dinb_r[3]_i_2_n_0 ;
  wire \hist_buf_dinb_r[3]_i_3_n_0 ;
  wire \hist_buf_dinb_r[3]_i_4_n_0 ;
  wire \hist_buf_dinb_r[3]_i_5_n_0 ;
  wire \hist_buf_dinb_r[7]_i_2_n_0 ;
  wire \hist_buf_dinb_r[7]_i_3_n_0 ;
  wire \hist_buf_dinb_r[7]_i_4_n_0 ;
  wire \hist_buf_dinb_r[7]_i_5_n_0 ;
  wire \hist_buf_dinb_r_reg[11]_i_1_n_0 ;
  wire [15:0]\hist_buf_dinb_r_reg[15] ;
  wire [15:0]\hist_buf_dinb_r_reg[15]_0 ;
  wire \hist_buf_dinb_r_reg[3]_i_1_n_0 ;
  wire \hist_buf_dinb_r_reg[7]_i_1_n_0 ;
  wire [15:0]hist_buf_douta;
  wire hist_buf_ena_r_reg;
  wire [2:0]out;
  wire pclk_IBUF_BUFG;
  wire [2:0]\NLW_cdf_max_reg[15]_i_2_CO_UNCONNECTED ;
  wire [3:0]\NLW_cdf_max_reg[15]_i_2_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_max_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:0]\NLW_cdf_max_reg[15]_i_3_O_UNCONNECTED ;
  wire [2:0]\NLW_cdf_ram_dina_r_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_cdf_ram_dina_r_reg[15]_i_2_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_ram_dina_r_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_cdf_ram_dina_r_reg[7]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_hist_buf_dinb_r_reg[11]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_hist_buf_dinb_r_reg[15]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_hist_buf_dinb_r_reg[3]_i_1_CO_UNCONNECTED ;
  wire [2:0]\NLW_hist_buf_dinb_r_reg[7]_i_1_CO_UNCONNECTED ;
  wire [15:0]NLW_ram_reg_DOBDO_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPADOP_UNCONNECTED;
  wire [1:0]NLW_ram_reg_DOPBDOP_UNCONNECTED;

  LUT5 #(
    .INIT(32'h0000B000)) 
    \cdf_max[15]_i_1 
       (.I0(data0),
        .I1(\bin_cnt_reg[8] ),
        .I2(out[1]),
        .I3(out[0]),
        .I4(out[2]),
        .O(E));
  LUT4 #(
    .INIT(16'h9009)) 
    \cdf_max[15]_i_10 
       (.I0(\cdf_max_reg[11] [11]),
        .I1(cdf_min0[11]),
        .I2(\cdf_max_reg[11] [10]),
        .I3(cdf_min0[10]),
        .O(\cdf_max[15]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cdf_max[15]_i_11 
       (.I0(\cdf_max_reg[11] [9]),
        .I1(cdf_min0[9]),
        .I2(\cdf_max_reg[11] [8]),
        .I3(cdf_min0[8]),
        .O(\cdf_max[15]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cdf_max[15]_i_12 
       (.I0(cdf_min0[7]),
        .I1(\cdf_max_reg[11] [7]),
        .I2(cdf_min0[6]),
        .I3(\cdf_max_reg[11] [6]),
        .O(\cdf_max[15]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cdf_max[15]_i_13 
       (.I0(cdf_min0[5]),
        .I1(\cdf_max_reg[11] [5]),
        .I2(cdf_min0[4]),
        .I3(\cdf_max_reg[11] [4]),
        .O(\cdf_max[15]_i_13_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cdf_max[15]_i_14 
       (.I0(cdf_min0[3]),
        .I1(\cdf_max_reg[11] [3]),
        .I2(cdf_min0[2]),
        .I3(\cdf_max_reg[11] [2]),
        .O(\cdf_max[15]_i_14_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cdf_max[15]_i_15 
       (.I0(cdf_min0[1]),
        .I1(\cdf_max_reg[11] [1]),
        .I2(cdf_min0[0]),
        .I3(\cdf_max_reg[11] [0]),
        .O(\cdf_max[15]_i_15_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cdf_max[15]_i_16 
       (.I0(\cdf_max_reg[11] [7]),
        .I1(cdf_min0[7]),
        .I2(\cdf_max_reg[11] [6]),
        .I3(cdf_min0[6]),
        .O(\cdf_max[15]_i_16_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cdf_max[15]_i_17 
       (.I0(\cdf_max_reg[11] [5]),
        .I1(cdf_min0[5]),
        .I2(\cdf_max_reg[11] [4]),
        .I3(cdf_min0[4]),
        .O(\cdf_max[15]_i_17_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cdf_max[15]_i_18 
       (.I0(\cdf_max_reg[11] [3]),
        .I1(cdf_min0[3]),
        .I2(\cdf_max_reg[11] [2]),
        .I3(cdf_min0[2]),
        .O(\cdf_max[15]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    \cdf_max[15]_i_19 
       (.I0(\cdf_max_reg[11] [1]),
        .I1(cdf_min0[1]),
        .I2(\cdf_max_reg[11] [0]),
        .I3(cdf_min0[0]),
        .O(\cdf_max[15]_i_19_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cdf_max[15]_i_6 
       (.I0(cdf_min0[11]),
        .I1(\cdf_max_reg[11] [11]),
        .I2(cdf_min0[10]),
        .I3(\cdf_max_reg[11] [10]),
        .O(\cdf_max[15]_i_6_n_0 ));
  LUT4 #(
    .INIT(16'h22B2)) 
    \cdf_max[15]_i_7 
       (.I0(cdf_min0[9]),
        .I1(\cdf_max_reg[11] [9]),
        .I2(cdf_min0[8]),
        .I3(\cdf_max_reg[11] [8]),
        .O(\cdf_max[15]_i_7_n_0 ));
  CARRY4 \cdf_max_reg[15]_i_2 
       (.CI(\cdf_max_reg[15]_i_3_n_0 ),
        .CO({data0,\NLW_cdf_max_reg[15]_i_2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({DI,\cdf_max[15]_i_6_n_0 ,\cdf_max[15]_i_7_n_0 }),
        .O(\NLW_cdf_max_reg[15]_i_2_O_UNCONNECTED [3:0]),
        .S({S,\cdf_max[15]_i_10_n_0 ,\cdf_max[15]_i_11_n_0 }));
  CARRY4 \cdf_max_reg[15]_i_3 
       (.CI(1'b0),
        .CO({\cdf_max_reg[15]_i_3_n_0 ,\NLW_cdf_max_reg[15]_i_3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({\cdf_max[15]_i_12_n_0 ,\cdf_max[15]_i_13_n_0 ,\cdf_max[15]_i_14_n_0 ,\cdf_max[15]_i_15_n_0 }),
        .O(\NLW_cdf_max_reg[15]_i_3_O_UNCONNECTED [3:0]),
        .S({\cdf_max[15]_i_16_n_0 ,\cdf_max[15]_i_17_n_0 ,\cdf_max[15]_i_18_n_0 ,\cdf_max[15]_i_19_n_0 }));
  LUT5 #(
    .INIT(32'h4C4C4C44)) 
    cdf_min_found_i_1
       (.I0(\bin_cnt_reg[8] ),
        .I1(\FSM_sequential_state_reg[1] ),
        .I2(cdf_min_found_reg_0),
        .I3(cdf_min_found_i_3_n_0),
        .I4(cdf_min_found_i_4_n_0),
        .O(cdf_min_found_reg));
  LUT6 #(
    .INIT(64'h0000FFFE00000000)) 
    cdf_min_found_i_2
       (.I0(cdf_min_found_i_5_n_0),
        .I1(\cdf_temp_reg[14] ),
        .I2(cdf_min_found_i_7_n_0),
        .I3(cdf_min_found_i_8_n_0),
        .I4(cdf_min_found_reg_0),
        .I5(\bin_cnt_reg[8] ),
        .O(cdf_min_found));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    cdf_min_found_i_3
       (.I0(cdf_min0[2]),
        .I1(cdf_min0[3]),
        .I2(cdf_min0[0]),
        .I3(cdf_min0[1]),
        .I4(cdf_min_found_i_8_n_0),
        .O(cdf_min_found_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    cdf_min_found_i_4
       (.I0(cdf_min0[10]),
        .I1(cdf_min0[11]),
        .I2(cdf_min0[8]),
        .I3(cdf_min0[9]),
        .I4(\cdf_temp_reg[14] ),
        .O(cdf_min_found_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    cdf_min_found_i_5
       (.I0(cdf_min0[9]),
        .I1(cdf_min0[8]),
        .I2(cdf_min0[11]),
        .I3(cdf_min0[10]),
        .O(cdf_min_found_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    cdf_min_found_i_7
       (.I0(cdf_min0[1]),
        .I1(cdf_min0[0]),
        .I2(cdf_min0[3]),
        .I3(cdf_min0[2]),
        .O(cdf_min_found_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    cdf_min_found_i_8
       (.I0(cdf_min0[5]),
        .I1(cdf_min0[4]),
        .I2(cdf_min0[7]),
        .I3(cdf_min0[6]),
        .O(cdf_min_found_i_8_n_0));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_ram_dina_r[11]_i_2 
       (.I0(\cdf_temp_reg[15] [11]),
        .I1(hist_buf_douta[11]),
        .O(\cdf_ram_dina_r[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_ram_dina_r[11]_i_3 
       (.I0(\cdf_temp_reg[15] [10]),
        .I1(hist_buf_douta[10]),
        .O(\cdf_ram_dina_r[11]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_ram_dina_r[11]_i_4 
       (.I0(\cdf_temp_reg[15] [9]),
        .I1(hist_buf_douta[9]),
        .O(\cdf_ram_dina_r[11]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_ram_dina_r[11]_i_5 
       (.I0(\cdf_temp_reg[15] [8]),
        .I1(hist_buf_douta[8]),
        .O(\cdf_ram_dina_r[11]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_ram_dina_r[15]_i_3 
       (.I0(\cdf_temp_reg[15] [15]),
        .I1(hist_buf_douta[15]),
        .O(\cdf_ram_dina_r[15]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_ram_dina_r[15]_i_4 
       (.I0(\cdf_temp_reg[15] [14]),
        .I1(hist_buf_douta[14]),
        .O(\cdf_ram_dina_r[15]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_ram_dina_r[15]_i_5 
       (.I0(\cdf_temp_reg[15] [13]),
        .I1(hist_buf_douta[13]),
        .O(\cdf_ram_dina_r[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_ram_dina_r[15]_i_6 
       (.I0(\cdf_temp_reg[15] [12]),
        .I1(hist_buf_douta[12]),
        .O(\cdf_ram_dina_r[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_ram_dina_r[3]_i_2 
       (.I0(\cdf_temp_reg[15] [3]),
        .I1(hist_buf_douta[3]),
        .O(\cdf_ram_dina_r[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_ram_dina_r[3]_i_3 
       (.I0(\cdf_temp_reg[15] [2]),
        .I1(hist_buf_douta[2]),
        .O(\cdf_ram_dina_r[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_ram_dina_r[3]_i_4 
       (.I0(\cdf_temp_reg[15] [1]),
        .I1(hist_buf_douta[1]),
        .O(\cdf_ram_dina_r[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_ram_dina_r[3]_i_5 
       (.I0(\cdf_temp_reg[15] [0]),
        .I1(hist_buf_douta[0]),
        .O(\cdf_ram_dina_r[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_ram_dina_r[7]_i_2 
       (.I0(\cdf_temp_reg[15] [7]),
        .I1(hist_buf_douta[7]),
        .O(\cdf_ram_dina_r[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_ram_dina_r[7]_i_3 
       (.I0(\cdf_temp_reg[15] [6]),
        .I1(hist_buf_douta[6]),
        .O(\cdf_ram_dina_r[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_ram_dina_r[7]_i_4 
       (.I0(\cdf_temp_reg[15] [5]),
        .I1(hist_buf_douta[5]),
        .O(\cdf_ram_dina_r[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \cdf_ram_dina_r[7]_i_5 
       (.I0(\cdf_temp_reg[15] [4]),
        .I1(hist_buf_douta[4]),
        .O(\cdf_ram_dina_r[7]_i_5_n_0 ));
  CARRY4 \cdf_ram_dina_r_reg[11]_i_1 
       (.CI(\cdf_ram_dina_r_reg[7]_i_1_n_0 ),
        .CO({\cdf_ram_dina_r_reg[11]_i_1_n_0 ,\NLW_cdf_ram_dina_r_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\cdf_temp_reg[15] [11:8]),
        .O(cdf_min0[11:8]),
        .S({\cdf_ram_dina_r[11]_i_2_n_0 ,\cdf_ram_dina_r[11]_i_3_n_0 ,\cdf_ram_dina_r[11]_i_4_n_0 ,\cdf_ram_dina_r[11]_i_5_n_0 }));
  CARRY4 \cdf_ram_dina_r_reg[15]_i_2 
       (.CI(\cdf_ram_dina_r_reg[11]_i_1_n_0 ),
        .CO(\NLW_cdf_ram_dina_r_reg[15]_i_2_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,\cdf_temp_reg[15] [14:12]}),
        .O(cdf_min0[15:12]),
        .S({\cdf_ram_dina_r[15]_i_3_n_0 ,\cdf_ram_dina_r[15]_i_4_n_0 ,\cdf_ram_dina_r[15]_i_5_n_0 ,\cdf_ram_dina_r[15]_i_6_n_0 }));
  CARRY4 \cdf_ram_dina_r_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\cdf_ram_dina_r_reg[3]_i_1_n_0 ,\NLW_cdf_ram_dina_r_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\cdf_temp_reg[15] [3:0]),
        .O(cdf_min0[3:0]),
        .S({\cdf_ram_dina_r[3]_i_2_n_0 ,\cdf_ram_dina_r[3]_i_3_n_0 ,\cdf_ram_dina_r[3]_i_4_n_0 ,\cdf_ram_dina_r[3]_i_5_n_0 }));
  CARRY4 \cdf_ram_dina_r_reg[7]_i_1 
       (.CI(\cdf_ram_dina_r_reg[3]_i_1_n_0 ),
        .CO({\cdf_ram_dina_r_reg[7]_i_1_n_0 ,\NLW_cdf_ram_dina_r_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\cdf_temp_reg[15] [7:4]),
        .O(cdf_min0[7:4]),
        .S({\cdf_ram_dina_r[7]_i_2_n_0 ,\cdf_ram_dina_r[7]_i_3_n_0 ,\cdf_ram_dina_r[7]_i_4_n_0 ,\cdf_ram_dina_r[7]_i_5_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cdf_temp[0]_i_1 
       (.I0(\bin_cnt_reg[8] ),
        .I1(cdf_min0[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cdf_temp[10]_i_1 
       (.I0(\bin_cnt_reg[8] ),
        .I1(cdf_min0[10]),
        .O(D[10]));
  LUT2 #(
    .INIT(4'h8)) 
    \cdf_temp[11]_i_1 
       (.I0(\bin_cnt_reg[8] ),
        .I1(cdf_min0[11]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cdf_temp[1]_i_1 
       (.I0(\bin_cnt_reg[8] ),
        .I1(cdf_min0[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cdf_temp[2]_i_1 
       (.I0(\bin_cnt_reg[8] ),
        .I1(cdf_min0[2]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cdf_temp[3]_i_1 
       (.I0(\bin_cnt_reg[8] ),
        .I1(cdf_min0[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cdf_temp[4]_i_1 
       (.I0(\bin_cnt_reg[8] ),
        .I1(cdf_min0[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cdf_temp[5]_i_1 
       (.I0(\bin_cnt_reg[8] ),
        .I1(cdf_min0[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cdf_temp[6]_i_1 
       (.I0(\bin_cnt_reg[8] ),
        .I1(cdf_min0[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cdf_temp[7]_i_1 
       (.I0(\bin_cnt_reg[8] ),
        .I1(cdf_min0[7]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cdf_temp[8]_i_1 
       (.I0(\bin_cnt_reg[8] ),
        .I1(cdf_min0[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cdf_temp[9]_i_1 
       (.I0(\bin_cnt_reg[8] ),
        .I1(cdf_min0[9]),
        .O(D[9]));
  LUT2 #(
    .INIT(4'h6)) 
    \hist_buf_dinb_r[11]_i_2 
       (.I0(hist_buf_douta[8]),
        .I1(\excess_total_reg[16] [8]),
        .O(\hist_buf_dinb_r[11]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hist_buf_dinb_r[3]_i_2 
       (.I0(hist_buf_douta[3]),
        .I1(\excess_total_reg[16] [3]),
        .O(\hist_buf_dinb_r[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hist_buf_dinb_r[3]_i_3 
       (.I0(hist_buf_douta[2]),
        .I1(\excess_total_reg[16] [2]),
        .O(\hist_buf_dinb_r[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hist_buf_dinb_r[3]_i_4 
       (.I0(hist_buf_douta[1]),
        .I1(\excess_total_reg[16] [1]),
        .O(\hist_buf_dinb_r[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hist_buf_dinb_r[3]_i_5 
       (.I0(hist_buf_douta[0]),
        .I1(CO),
        .O(\hist_buf_dinb_r[3]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hist_buf_dinb_r[7]_i_2 
       (.I0(hist_buf_douta[7]),
        .I1(\excess_total_reg[16] [7]),
        .O(\hist_buf_dinb_r[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hist_buf_dinb_r[7]_i_3 
       (.I0(hist_buf_douta[6]),
        .I1(\excess_total_reg[16] [6]),
        .O(\hist_buf_dinb_r[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hist_buf_dinb_r[7]_i_4 
       (.I0(hist_buf_douta[5]),
        .I1(\excess_total_reg[16] [5]),
        .O(\hist_buf_dinb_r[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \hist_buf_dinb_r[7]_i_5 
       (.I0(hist_buf_douta[4]),
        .I1(\excess_total_reg[16] [4]),
        .O(\hist_buf_dinb_r[7]_i_5_n_0 ));
  CARRY4 \hist_buf_dinb_r_reg[11]_i_1 
       (.CI(\hist_buf_dinb_r_reg[7]_i_1_n_0 ),
        .CO({\hist_buf_dinb_r_reg[11]_i_1_n_0 ,\NLW_hist_buf_dinb_r_reg[11]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,hist_buf_douta[8]}),
        .O(\hist_buf_dinb_r_reg[15] [11:8]),
        .S({hist_buf_douta[11:9],\hist_buf_dinb_r[11]_i_2_n_0 }));
  CARRY4 \hist_buf_dinb_r_reg[15]_i_1 
       (.CI(\hist_buf_dinb_r_reg[11]_i_1_n_0 ),
        .CO(\NLW_hist_buf_dinb_r_reg[15]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\hist_buf_dinb_r_reg[15] [15:12]),
        .S(hist_buf_douta[15:12]));
  CARRY4 \hist_buf_dinb_r_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\hist_buf_dinb_r_reg[3]_i_1_n_0 ,\NLW_hist_buf_dinb_r_reg[3]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(\excess_total_reg[16] [0]),
        .DI(hist_buf_douta[3:0]),
        .O(\hist_buf_dinb_r_reg[15] [3:0]),
        .S({\hist_buf_dinb_r[3]_i_2_n_0 ,\hist_buf_dinb_r[3]_i_3_n_0 ,\hist_buf_dinb_r[3]_i_4_n_0 ,\hist_buf_dinb_r[3]_i_5_n_0 }));
  CARRY4 \hist_buf_dinb_r_reg[7]_i_1 
       (.CI(\hist_buf_dinb_r_reg[3]_i_1_n_0 ),
        .CO({\hist_buf_dinb_r_reg[7]_i_1_n_0 ,\NLW_hist_buf_dinb_r_reg[7]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(hist_buf_douta[7:4]),
        .O(\hist_buf_dinb_r_reg[15] [7:4]),
        .S({\hist_buf_dinb_r[7]_i_2_n_0 ,\hist_buf_dinb_r[7]_i_3_n_0 ,\hist_buf_dinb_r[7]_i_4_n_0 ,\hist_buf_dinb_r[7]_i_5_n_0 }));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d16" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "4096" *) 
  (* RTL_RAM_NAME = "ram" *) 
  (* bram_addr_begin = "0" *) 
  (* bram_addr_end = "1023" *) 
  (* bram_slice_begin = "0" *) 
  (* bram_slice_end = "15" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(18),
    .READ_WIDTH_B(18),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(18),
    .WRITE_WIDTH_B(18)) 
    ram_reg
       (.ADDRARDADDR({1'b1,1'b1,Q,1'b1,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b1,1'b1,\hist_buf_addrb_r_reg[7] ,1'b1,1'b1,1'b1,1'b1}),
        .CLKARDCLK(pclk_IBUF_BUFG),
        .CLKBWRCLK(pclk_IBUF_BUFG),
        .DIADI(\hist_buf_dina_r_reg[15] ),
        .DIBDI(\hist_buf_dinb_r_reg[15]_0 ),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO(hist_buf_douta),
        .DOBDO(NLW_ram_reg_DOBDO_UNCONNECTED[15:0]),
        .DOPADOP(NLW_ram_reg_DOPADOP_UNCONNECTED[1:0]),
        .DOPBDOP(NLW_ram_reg_DOPBDOP_UNCONNECTED[1:0]),
        .ENARDEN(hist_buf_ena_r_reg),
        .ENBWREN(WEBWE),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({WEA,WEA}),
        .WEBWE({1'b0,1'b0,WEBWE,WEBWE}));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
