library ieee;

use ieee.std_logic_1164.all;

entity ULA32bits is 
    port (
        A, B  : in std_logic_vector(31 downto 0);
        Cin, Sel : in std_logic;
        Saida : out std_logic_vector(31 downto 0);
        carry_out : out std_logic
    );
end entity ULA32bits;

architecture rtl of ULA32bits is 
    
    component ULA is 
        port (
            A, B, Cin, Sel : in std_logic;
            Saida, carry_out : out std_logic
        );
    end component ULA;

    signal carry_chain : std_logic_vector(31 downto 0); -- Carry entre ULAs de 1 bit

begin
    -- ULA LSB
    ula_0: ULA port map (
        A => A(0),
        B => B(0),
        Cin => Cin,
        Sel => Sel,
        Saida => Saida(0),
        carry_out => carry_chain(0)
    );

    -- ULAs de 1 bit intermediÃ¡rias 
    gen_ULA: for i in 1 to 30 generate 
        ula_i: ULA port map (
            A => A(i),
            B => B(i),
            Cin => carry_chain( i - 1 ),
            Sel => Sel,
            Saida => Saida(i),
            carry_out => carry_chain(i) 
        );
    end generate gen_ULA;
    
    -- ULA MSB
    ULA_31: ULA port map (
        A => A(31),
        B => B(31), 
        Cin => carry_chain(30), -- Carry de saÃ­da da ULA anterior
        Sel => Sel,
        Saida => Saida(31),
        carry_out => carry_out
    );
end architecture rtl;


