/*
 * Copyright (c) 2012, NVIDIA CORPORATION.  All rights reserved.
 *
 * NVIDIA CORPORATION and its licensors retain all intellectual property
 * and proprietary rights in and to this software, related documentation
 * and any modifications thereto.  Any use, reproduction, disclosure or
 * distribution of this software and related documentation without an express
 * license agreement from NVIDIA CORPORATION is strictly prohibited
 */

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARG2SB_H_INC_
#define ___ARG2SB_H_INC_

#ifdef __cplusplus
extern "C"
{
#endif

#define G2SB_REG_OFFSET_CTX_SIZE        4096
#define G2SB_REG_OFFSET_CTX_SIZE_LOG2   12
#define NV_G2SB_INCR_SYNCPT_NB_CONDS    4
#define NV_G2SB_CTX1_INCR_SYNCPT_NB_CONDS       4
#define NV_G2SB_CTX2_INCR_SYNCPT_NB_CONDS       4
#define NV_G2SB_CTX3_INCR_SYNCPT_NB_CONDS       4
#define NV_G2SB_CTX4_INCR_SYNCPT_NB_CONDS       4
#define NV_G2SB_CTX5_INCR_SYNCPT_NB_CONDS       4
#define NV_G2SB_CTX6_INCR_SYNCPT_NB_CONDS       4
#define NV_G2SB_CTX7_INCR_SYNCPT_NB_CONDS       4

// Register G2SB_INCR_SYNCPT_0
#define G2SB_INCR_SYNCPT_0                      _MK_ADDR_CONST(0x0)
#define G2SB_INCR_SYNCPT_0_SECURE                       0x0
#define G2SB_INCR_SYNCPT_0_WORD_COUNT                   0x1
#define G2SB_INCR_SYNCPT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_INCR_SYNCPT_0_RESET_MASK                   _MK_MASK_CONST(0xffff)
#define G2SB_INCR_SYNCPT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_INCR_SYNCPT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_INCR_SYNCPT_0_READ_MASK                    _MK_MASK_CONST(0xffff)
#define G2SB_INCR_SYNCPT_0_WRITE_MASK                   _MK_MASK_CONST(0xffff)
#define G2SB_INCR_SYNCPT_0_COND_SHIFT                   _MK_SHIFT_CONST(8)
#define G2SB_INCR_SYNCPT_0_COND_FIELD                   _MK_FIELD_CONST(0xff, G2SB_INCR_SYNCPT_0_COND_SHIFT)
#define G2SB_INCR_SYNCPT_0_COND_RANGE                   15:8
#define G2SB_INCR_SYNCPT_0_COND_WOFFSET                 0x0
#define G2SB_INCR_SYNCPT_0_COND_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_INCR_SYNCPT_0_COND_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define G2SB_INCR_SYNCPT_0_COND_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_INCR_SYNCPT_0_COND_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_INCR_SYNCPT_0_COND_IMMEDIATE                       _MK_ENUM_CONST(0)
#define G2SB_INCR_SYNCPT_0_COND_OP_DONE                 _MK_ENUM_CONST(1)
#define G2SB_INCR_SYNCPT_0_COND_RD_DONE                 _MK_ENUM_CONST(2)
#define G2SB_INCR_SYNCPT_0_COND_REG_WR_SAFE                     _MK_ENUM_CONST(3)
#define G2SB_INCR_SYNCPT_0_COND_COND_4                  _MK_ENUM_CONST(4)
#define G2SB_INCR_SYNCPT_0_COND_COND_5                  _MK_ENUM_CONST(5)
#define G2SB_INCR_SYNCPT_0_COND_COND_6                  _MK_ENUM_CONST(6)
#define G2SB_INCR_SYNCPT_0_COND_COND_7                  _MK_ENUM_CONST(7)
#define G2SB_INCR_SYNCPT_0_COND_COND_8                  _MK_ENUM_CONST(8)
#define G2SB_INCR_SYNCPT_0_COND_COND_9                  _MK_ENUM_CONST(9)
#define G2SB_INCR_SYNCPT_0_COND_COND_10                 _MK_ENUM_CONST(10)
#define G2SB_INCR_SYNCPT_0_COND_COND_11                 _MK_ENUM_CONST(11)
#define G2SB_INCR_SYNCPT_0_COND_COND_12                 _MK_ENUM_CONST(12)
#define G2SB_INCR_SYNCPT_0_COND_COND_13                 _MK_ENUM_CONST(13)
#define G2SB_INCR_SYNCPT_0_COND_COND_14                 _MK_ENUM_CONST(14)
#define G2SB_INCR_SYNCPT_0_COND_COND_15                 _MK_ENUM_CONST(15)

#define G2SB_INCR_SYNCPT_0_INDX_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_INCR_SYNCPT_0_INDX_FIELD                   _MK_FIELD_CONST(0xff, G2SB_INCR_SYNCPT_0_INDX_SHIFT)
#define G2SB_INCR_SYNCPT_0_INDX_RANGE                   7:0
#define G2SB_INCR_SYNCPT_0_INDX_WOFFSET                 0x0
#define G2SB_INCR_SYNCPT_0_INDX_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_INCR_SYNCPT_0_INDX_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define G2SB_INCR_SYNCPT_0_INDX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_INCR_SYNCPT_0_INDX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_INCR_SYNCPT_CNTRL_0
#define G2SB_INCR_SYNCPT_CNTRL_0                        _MK_ADDR_CONST(0x1)
#define G2SB_INCR_SYNCPT_CNTRL_0_SECURE                         0x0
#define G2SB_INCR_SYNCPT_CNTRL_0_WORD_COUNT                     0x1
#define G2SB_INCR_SYNCPT_CNTRL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_INCR_SYNCPT_CNTRL_0_RESET_MASK                     _MK_MASK_CONST(0x101)
#define G2SB_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_INCR_SYNCPT_CNTRL_0_READ_MASK                      _MK_MASK_CONST(0x101)
#define G2SB_INCR_SYNCPT_CNTRL_0_WRITE_MASK                     _MK_MASK_CONST(0x101)
#define G2SB_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SHIFT                     _MK_SHIFT_CONST(8)
#define G2SB_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_FIELD                     _MK_FIELD_CONST(0x1, G2SB_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SHIFT)
#define G2SB_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_RANGE                     8:8
#define G2SB_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_WOFFSET                   0x0
#define G2SB_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define G2SB_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_FIELD                   _MK_FIELD_CONST(0x1, G2SB_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SHIFT)
#define G2SB_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_RANGE                   0:0
#define G2SB_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_WOFFSET                 0x0
#define G2SB_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_INCR_SYNCPT_ERROR_0
#define G2SB_INCR_SYNCPT_ERROR_0                        _MK_ADDR_CONST(0x2)
#define G2SB_INCR_SYNCPT_ERROR_0_SECURE                         0x0
#define G2SB_INCR_SYNCPT_ERROR_0_WORD_COUNT                     0x1
#define G2SB_INCR_SYNCPT_ERROR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_INCR_SYNCPT_ERROR_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_INCR_SYNCPT_ERROR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_INCR_SYNCPT_ERROR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_INCR_SYNCPT_ERROR_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_INCR_SYNCPT_ERROR_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define G2SB_INCR_SYNCPT_ERROR_0_COND_STATUS_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_INCR_SYNCPT_ERROR_0_COND_STATUS_FIELD                      _MK_FIELD_CONST(0xffffffff, G2SB_INCR_SYNCPT_ERROR_0_COND_STATUS_SHIFT)
#define G2SB_INCR_SYNCPT_ERROR_0_COND_STATUS_RANGE                      31:0
#define G2SB_INCR_SYNCPT_ERROR_0_COND_STATUS_WOFFSET                    0x0
#define G2SB_INCR_SYNCPT_ERROR_0_COND_STATUS_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_INCR_SYNCPT_ERROR_0_COND_STATUS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_INCR_SYNCPT_ERROR_0_COND_STATUS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_INCR_SYNCPT_ERROR_0_COND_STATUS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Reserved address 3 [0x3]

// Reserved address 4 [0x4]

// Reserved address 5 [0x5]

// Reserved address 6 [0x6]

// Reserved address 7 [0x7]

// Register G2SB_G2CLASSCHANNEL_REGONLY_0
#define G2SB_G2CLASSCHANNEL_REGONLY_0                   _MK_ADDR_CONST(0x8)
#define G2SB_G2CLASSCHANNEL_REGONLY_0_SECURE                    0x0
#define G2SB_G2CLASSCHANNEL_REGONLY_0_WORD_COUNT                        0x1
#define G2SB_G2CLASSCHANNEL_REGONLY_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_G2CLASSCHANNEL_REGONLY_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2CLASSCHANNEL_REGONLY_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_G2CLASSCHANNEL_REGONLY_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_G2CLASSCHANNEL_REGONLY_0_READ_MASK                         _MK_MASK_CONST(0x1f03ff)
#define G2SB_G2CLASSCHANNEL_REGONLY_0_WRITE_MASK                        _MK_MASK_CONST(0x1f0000)
#define G2SB_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_FIELD                  _MK_FIELD_CONST(0x3ff, G2SB_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_SHIFT)
#define G2SB_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_RANGE                  9:0
#define G2SB_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_WOFFSET                        0x0
#define G2SB_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_SHIFT                        _MK_SHIFT_CONST(16)
#define G2SB_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_FIELD                        _MK_FIELD_CONST(0xf, G2SB_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_SHIFT)
#define G2SB_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_RANGE                        19:16
#define G2SB_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_WOFFSET                      0x0
#define G2SB_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_SHIFT                   _MK_SHIFT_CONST(20)
#define G2SB_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_FIELD                   _MK_FIELD_CONST(0x1, G2SB_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_SHIFT)
#define G2SB_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_RANGE                   20:20
#define G2SB_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_WOFFSET                 0x0
#define G2SB_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_G2TRIGGER_0
#define G2SB_G2TRIGGER_0                        _MK_ADDR_CONST(0x9)
#define G2SB_G2TRIGGER_0_SECURE                         0x0
#define G2SB_G2TRIGGER_0_WORD_COUNT                     0x1
#define G2SB_G2TRIGGER_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_G2TRIGGER_0_RESET_MASK                     _MK_MASK_CONST(0xffff)
#define G2SB_G2TRIGGER_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_G2TRIGGER_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2TRIGGER_0_READ_MASK                      _MK_MASK_CONST(0xffff)
#define G2SB_G2TRIGGER_0_WRITE_MASK                     _MK_MASK_CONST(0xffff)
#define G2SB_G2TRIGGER_0_TRIGGER_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_G2TRIGGER_0_TRIGGER_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_G2TRIGGER_0_TRIGGER_SHIFT)
#define G2SB_G2TRIGGER_0_TRIGGER_RANGE                  15:0
#define G2SB_G2TRIGGER_0_TRIGGER_WOFFSET                        0x0
#define G2SB_G2TRIGGER_0_TRIGGER_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_G2TRIGGER_0_TRIGGER_DEFAULT_MASK                   _MK_MASK_CONST(0xffff)
#define G2SB_G2TRIGGER_0_TRIGGER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2TRIGGER_0_TRIGGER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_G2TRIGGER1_0
#define G2SB_G2TRIGGER1_0                       _MK_ADDR_CONST(0xa)
#define G2SB_G2TRIGGER1_0_SECURE                        0x0
#define G2SB_G2TRIGGER1_0_WORD_COUNT                    0x1
#define G2SB_G2TRIGGER1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_G2TRIGGER1_0_RESET_MASK                    _MK_MASK_CONST(0xffff)
#define G2SB_G2TRIGGER1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_G2TRIGGER1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2TRIGGER1_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define G2SB_G2TRIGGER1_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define G2SB_G2TRIGGER1_0_TRIGGER1_SHIFT                        _MK_SHIFT_CONST(0)
#define G2SB_G2TRIGGER1_0_TRIGGER1_FIELD                        _MK_FIELD_CONST(0xffff, G2SB_G2TRIGGER1_0_TRIGGER1_SHIFT)
#define G2SB_G2TRIGGER1_0_TRIGGER1_RANGE                        15:0
#define G2SB_G2TRIGGER1_0_TRIGGER1_WOFFSET                      0x0
#define G2SB_G2TRIGGER1_0_TRIGGER1_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2TRIGGER1_0_TRIGGER1_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define G2SB_G2TRIGGER1_0_TRIGGER1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2TRIGGER1_0_TRIGGER1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register G2SB_G2TRIGGER2_0
#define G2SB_G2TRIGGER2_0                       _MK_ADDR_CONST(0xb)
#define G2SB_G2TRIGGER2_0_SECURE                        0x0
#define G2SB_G2TRIGGER2_0_WORD_COUNT                    0x1
#define G2SB_G2TRIGGER2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_G2TRIGGER2_0_RESET_MASK                    _MK_MASK_CONST(0xffff)
#define G2SB_G2TRIGGER2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_G2TRIGGER2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2TRIGGER2_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define G2SB_G2TRIGGER2_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define G2SB_G2TRIGGER2_0_TRIGGER2_SHIFT                        _MK_SHIFT_CONST(0)
#define G2SB_G2TRIGGER2_0_TRIGGER2_FIELD                        _MK_FIELD_CONST(0xffff, G2SB_G2TRIGGER2_0_TRIGGER2_SHIFT)
#define G2SB_G2TRIGGER2_0_TRIGGER2_RANGE                        15:0
#define G2SB_G2TRIGGER2_0_TRIGGER2_WOFFSET                      0x0
#define G2SB_G2TRIGGER2_0_TRIGGER2_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2TRIGGER2_0_TRIGGER2_DEFAULT_MASK                 _MK_MASK_CONST(0xffff)
#define G2SB_G2TRIGGER2_0_TRIGGER2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2TRIGGER2_0_TRIGGER2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register G2SB_G2CMDSEL_0
#define G2SB_G2CMDSEL_0                 _MK_ADDR_CONST(0xc)
#define G2SB_G2CMDSEL_0_SECURE                  0x0
#define G2SB_G2CMDSEL_0_WORD_COUNT                      0x1
#define G2SB_G2CMDSEL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_RESET_MASK                      _MK_MASK_CONST(0x1100d7f1)
#define G2SB_G2CMDSEL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_READ_MASK                       _MK_MASK_CONST(0x1fffd7f1)
#define G2SB_G2CMDSEL_0_WRITE_MASK                      _MK_MASK_CONST(0x1fffd7f0)
#define G2SB_G2CMDSEL_0_SBOR2D_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_G2CMDSEL_0_SBOR2D_FIELD                    _MK_FIELD_CONST(0x1, G2SB_G2CMDSEL_0_SBOR2D_SHIFT)
#define G2SB_G2CMDSEL_0_SBOR2D_RANGE                    0:0
#define G2SB_G2CMDSEL_0_SBOR2D_WOFFSET                  0x0
#define G2SB_G2CMDSEL_0_SBOR2D_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_SBOR2D_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_G2CMDSEL_0_SBOR2D_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_SBOR2D_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_SBOR2D_G2                       _MK_ENUM_CONST(0)
#define G2SB_G2CMDSEL_0_SBOR2D_SB                       _MK_ENUM_CONST(1)

#define G2SB_G2CMDSEL_0_CBENABLE_SHIFT                  _MK_SHIFT_CONST(4)
#define G2SB_G2CMDSEL_0_CBENABLE_FIELD                  _MK_FIELD_CONST(0x1, G2SB_G2CMDSEL_0_CBENABLE_SHIFT)
#define G2SB_G2CMDSEL_0_CBENABLE_RANGE                  4:4
#define G2SB_G2CMDSEL_0_CBENABLE_WOFFSET                        0x0
#define G2SB_G2CMDSEL_0_CBENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_CBENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_G2CMDSEL_0_CBENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_CBENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_CBENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define G2SB_G2CMDSEL_0_CBENABLE_ENABLE                 _MK_ENUM_CONST(1)

#define G2SB_G2CMDSEL_0_VITRIGGER_SHIFT                 _MK_SHIFT_CONST(5)
#define G2SB_G2CMDSEL_0_VITRIGGER_FIELD                 _MK_FIELD_CONST(0x1, G2SB_G2CMDSEL_0_VITRIGGER_SHIFT)
#define G2SB_G2CMDSEL_0_VITRIGGER_RANGE                 5:5
#define G2SB_G2CMDSEL_0_VITRIGGER_WOFFSET                       0x0
#define G2SB_G2CMDSEL_0_VITRIGGER_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_VITRIGGER_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_G2CMDSEL_0_VITRIGGER_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_VITRIGGER_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_G2CMDSEL_0_HOSTTRIGGER_SHIFT                       _MK_SHIFT_CONST(6)
#define G2SB_G2CMDSEL_0_HOSTTRIGGER_FIELD                       _MK_FIELD_CONST(0x1, G2SB_G2CMDSEL_0_HOSTTRIGGER_SHIFT)
#define G2SB_G2CMDSEL_0_HOSTTRIGGER_RANGE                       6:6
#define G2SB_G2CMDSEL_0_HOSTTRIGGER_WOFFSET                     0x0
#define G2SB_G2CMDSEL_0_HOSTTRIGGER_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_HOSTTRIGGER_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_G2CMDSEL_0_HOSTTRIGGER_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_HOSTTRIGGER_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_G2CMDSEL_0_CBSBDISABLE_SHIFT                       _MK_SHIFT_CONST(7)
#define G2SB_G2CMDSEL_0_CBSBDISABLE_FIELD                       _MK_FIELD_CONST(0x1, G2SB_G2CMDSEL_0_CBSBDISABLE_SHIFT)
#define G2SB_G2CMDSEL_0_CBSBDISABLE_RANGE                       7:7
#define G2SB_G2CMDSEL_0_CBSBDISABLE_WOFFSET                     0x0
#define G2SB_G2CMDSEL_0_CBSBDISABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_CBSBDISABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_G2CMDSEL_0_CBSBDISABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_CBSBDISABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_G2CMDSEL_0_G2OUTPUT_SHIFT                  _MK_SHIFT_CONST(8)
#define G2SB_G2CMDSEL_0_G2OUTPUT_FIELD                  _MK_FIELD_CONST(0x3, G2SB_G2CMDSEL_0_G2OUTPUT_SHIFT)
#define G2SB_G2CMDSEL_0_G2OUTPUT_RANGE                  9:8
#define G2SB_G2CMDSEL_0_G2OUTPUT_WOFFSET                        0x0
#define G2SB_G2CMDSEL_0_G2OUTPUT_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_G2OUTPUT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define G2SB_G2CMDSEL_0_G2OUTPUT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_G2OUTPUT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_G2OUTPUT_MEMORY                 _MK_ENUM_CONST(0)
#define G2SB_G2CMDSEL_0_G2OUTPUT_EPP                    _MK_ENUM_CONST(1)
#define G2SB_G2CMDSEL_0_G2OUTPUT_RESERVED2                      _MK_ENUM_CONST(2)
#define G2SB_G2CMDSEL_0_G2OUTPUT_RESERVED3                      _MK_ENUM_CONST(3)

#define G2SB_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_SHIFT                    _MK_SHIFT_CONST(10)
#define G2SB_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_FIELD                    _MK_FIELD_CONST(0x1, G2SB_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_SHIFT)
#define G2SB_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_RANGE                    10:10
#define G2SB_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_WOFFSET                  0x0
#define G2SB_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_DISABLE                  _MK_ENUM_CONST(0)
#define G2SB_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_ENABLE                   _MK_ENUM_CONST(1)

#define G2SB_G2CMDSEL_0_LINK_WAIT_BUF_END_SHIFT                 _MK_SHIFT_CONST(12)
#define G2SB_G2CMDSEL_0_LINK_WAIT_BUF_END_FIELD                 _MK_FIELD_CONST(0x1, G2SB_G2CMDSEL_0_LINK_WAIT_BUF_END_SHIFT)
#define G2SB_G2CMDSEL_0_LINK_WAIT_BUF_END_RANGE                 12:12
#define G2SB_G2CMDSEL_0_LINK_WAIT_BUF_END_WOFFSET                       0x0
#define G2SB_G2CMDSEL_0_LINK_WAIT_BUF_END_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_LINK_WAIT_BUF_END_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_G2CMDSEL_0_LINK_WAIT_BUF_END_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_LINK_WAIT_BUF_END_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_G2CMDSEL_0_FRAME_START_SHIFT                       _MK_SHIFT_CONST(14)
#define G2SB_G2CMDSEL_0_FRAME_START_FIELD                       _MK_FIELD_CONST(0x1, G2SB_G2CMDSEL_0_FRAME_START_SHIFT)
#define G2SB_G2CMDSEL_0_FRAME_START_RANGE                       14:14
#define G2SB_G2CMDSEL_0_FRAME_START_WOFFSET                     0x0
#define G2SB_G2CMDSEL_0_FRAME_START_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_FRAME_START_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_G2CMDSEL_0_FRAME_START_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_FRAME_START_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_G2CMDSEL_0_FRAME_END_SHIFT                 _MK_SHIFT_CONST(15)
#define G2SB_G2CMDSEL_0_FRAME_END_FIELD                 _MK_FIELD_CONST(0x1, G2SB_G2CMDSEL_0_FRAME_END_SHIFT)
#define G2SB_G2CMDSEL_0_FRAME_END_RANGE                 15:15
#define G2SB_G2CMDSEL_0_FRAME_END_WOFFSET                       0x0
#define G2SB_G2CMDSEL_0_FRAME_END_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_FRAME_END_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_G2CMDSEL_0_FRAME_END_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_FRAME_END_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_G2CMDSEL_0_BUFFER_INDEX_SHIFT                      _MK_SHIFT_CONST(16)
#define G2SB_G2CMDSEL_0_BUFFER_INDEX_FIELD                      _MK_FIELD_CONST(0xff, G2SB_G2CMDSEL_0_BUFFER_INDEX_SHIFT)
#define G2SB_G2CMDSEL_0_BUFFER_INDEX_RANGE                      23:16
#define G2SB_G2CMDSEL_0_BUFFER_INDEX_WOFFSET                    0x0
#define G2SB_G2CMDSEL_0_BUFFER_INDEX_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_BUFFER_INDEX_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_BUFFER_INDEX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_BUFFER_INDEX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_G2CMDSEL_0_LINKEN_SHIFT                    _MK_SHIFT_CONST(24)
#define G2SB_G2CMDSEL_0_LINKEN_FIELD                    _MK_FIELD_CONST(0x1, G2SB_G2CMDSEL_0_LINKEN_SHIFT)
#define G2SB_G2CMDSEL_0_LINKEN_RANGE                    24:24
#define G2SB_G2CMDSEL_0_LINKEN_WOFFSET                  0x0
#define G2SB_G2CMDSEL_0_LINKEN_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_LINKEN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_G2CMDSEL_0_LINKEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_LINKEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_G2CMDSEL_0_LINKVAL_SHIFT                   _MK_SHIFT_CONST(25)
#define G2SB_G2CMDSEL_0_LINKVAL_FIELD                   _MK_FIELD_CONST(0x7, G2SB_G2CMDSEL_0_LINKVAL_SHIFT)
#define G2SB_G2CMDSEL_0_LINKVAL_RANGE                   27:25
#define G2SB_G2CMDSEL_0_LINKVAL_WOFFSET                 0x0
#define G2SB_G2CMDSEL_0_LINKVAL_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_LINKVAL_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_LINKVAL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_LINKVAL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_G2CMDSEL_0_PRIORITY_SHIFT                  _MK_SHIFT_CONST(28)
#define G2SB_G2CMDSEL_0_PRIORITY_FIELD                  _MK_FIELD_CONST(0x1, G2SB_G2CMDSEL_0_PRIORITY_SHIFT)
#define G2SB_G2CMDSEL_0_PRIORITY_RANGE                  28:28
#define G2SB_G2CMDSEL_0_PRIORITY_WOFFSET                        0x0
#define G2SB_G2CMDSEL_0_PRIORITY_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_PRIORITY_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_G2CMDSEL_0_PRIORITY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_PRIORITY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2CMDSEL_0_PRIORITY_LOW                    _MK_ENUM_CONST(0)
#define G2SB_G2CMDSEL_0_PRIORITY_HIGH                   _MK_ENUM_CONST(1)


// Register G2SB_G2RAISE_0
#define G2SB_G2RAISE_0                  _MK_ADDR_CONST(0xd)
#define G2SB_G2RAISE_0_SECURE                   0x0
#define G2SB_G2RAISE_0_WORD_COUNT                       0x1
#define G2SB_G2RAISE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_G2RAISE_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2RAISE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_G2RAISE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2RAISE_0_READ_MASK                        _MK_MASK_CONST(0xf001f)
#define G2SB_G2RAISE_0_WRITE_MASK                       _MK_MASK_CONST(0xf001f)
#define G2SB_G2RAISE_0_RAISE_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_G2RAISE_0_RAISE_FIELD                      _MK_FIELD_CONST(0x1f, G2SB_G2RAISE_0_RAISE_SHIFT)
#define G2SB_G2RAISE_0_RAISE_RANGE                      4:0
#define G2SB_G2RAISE_0_RAISE_WOFFSET                    0x0
#define G2SB_G2RAISE_0_RAISE_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2RAISE_0_RAISE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2RAISE_0_RAISE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2RAISE_0_RAISE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_G2RAISE_0_RAISECHANNEL_SHIFT                       _MK_SHIFT_CONST(16)
#define G2SB_G2RAISE_0_RAISECHANNEL_FIELD                       _MK_FIELD_CONST(0xf, G2SB_G2RAISE_0_RAISECHANNEL_SHIFT)
#define G2SB_G2RAISE_0_RAISECHANNEL_RANGE                       19:16
#define G2SB_G2RAISE_0_RAISECHANNEL_WOFFSET                     0x0
#define G2SB_G2RAISE_0_RAISECHANNEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2RAISE_0_RAISECHANNEL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2RAISE_0_RAISECHANNEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2RAISE_0_RAISECHANNEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 14 [0xe]

// Register G2SB_G2HOSTSET_0
#define G2SB_G2HOSTSET_0                        _MK_ADDR_CONST(0xf)
#define G2SB_G2HOSTSET_0_SECURE                         0x0
#define G2SB_G2HOSTSET_0_WORD_COUNT                     0x1
#define G2SB_G2HOSTSET_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_G2HOSTSET_0_RESET_MASK                     _MK_MASK_CONST(0xff)
#define G2SB_G2HOSTSET_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_G2HOSTSET_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2HOSTSET_0_READ_MASK                      _MK_MASK_CONST(0xff)
#define G2SB_G2HOSTSET_0_WRITE_MASK                     _MK_MASK_CONST(0xff)
#define G2SB_G2HOSTSET_0_HSTLNGAP_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_G2HOSTSET_0_HSTLNGAP_FIELD                 _MK_FIELD_CONST(0xf, G2SB_G2HOSTSET_0_HSTLNGAP_SHIFT)
#define G2SB_G2HOSTSET_0_HSTLNGAP_RANGE                 3:0
#define G2SB_G2HOSTSET_0_HSTLNGAP_WOFFSET                       0x0
#define G2SB_G2HOSTSET_0_HSTLNGAP_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2HOSTSET_0_HSTLNGAP_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define G2SB_G2HOSTSET_0_HSTLNGAP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2HOSTSET_0_HSTLNGAP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_G2HOSTSET_0_HSTFPXL_SHIFT                  _MK_SHIFT_CONST(4)
#define G2SB_G2HOSTSET_0_HSTFPXL_FIELD                  _MK_FIELD_CONST(0xf, G2SB_G2HOSTSET_0_HSTFPXL_SHIFT)
#define G2SB_G2HOSTSET_0_HSTFPXL_RANGE                  7:4
#define G2SB_G2HOSTSET_0_HSTFPXL_WOFFSET                        0x0
#define G2SB_G2HOSTSET_0_HSTFPXL_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_G2HOSTSET_0_HSTFPXL_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define G2SB_G2HOSTSET_0_HSTFPXL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2HOSTSET_0_HSTFPXL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_G2HOSTFIFO_0
#define G2SB_G2HOSTFIFO_0                       _MK_ADDR_CONST(0x10)
#define G2SB_G2HOSTFIFO_0_SECURE                        0x0
#define G2SB_G2HOSTFIFO_0_WORD_COUNT                    0x1
#define G2SB_G2HOSTFIFO_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_G2HOSTFIFO_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_G2HOSTFIFO_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_G2HOSTFIFO_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2HOSTFIFO_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define G2SB_G2HOSTFIFO_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_G2HOSTFIFO_0_HOSTFIFODATA_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_G2HOSTFIFO_0_HOSTFIFODATA_FIELD                    _MK_FIELD_CONST(0xffffffff, G2SB_G2HOSTFIFO_0_HOSTFIFODATA_SHIFT)
#define G2SB_G2HOSTFIFO_0_HOSTFIFODATA_RANGE                    31:0
#define G2SB_G2HOSTFIFO_0_HOSTFIFODATA_WOFFSET                  0x0
#define G2SB_G2HOSTFIFO_0_HOSTFIFODATA_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2HOSTFIFO_0_HOSTFIFODATA_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2HOSTFIFO_0_HOSTFIFODATA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2HOSTFIFO_0_HOSTFIFODATA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_G2VDDA_0
#define G2SB_G2VDDA_0                   _MK_ADDR_CONST(0x11)
#define G2SB_G2VDDA_0_SECURE                    0x0
#define G2SB_G2VDDA_0_WORD_COUNT                        0x1
#define G2SB_G2VDDA_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_G2VDDA_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2VDDA_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_G2VDDA_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_G2VDDA_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_G2VDDA_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_G2VDDA_0_VDSTEP_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_G2VDDA_0_VDSTEP_FIELD                      _MK_FIELD_CONST(0xffffffff, G2SB_G2VDDA_0_VDSTEP_SHIFT)
#define G2SB_G2VDDA_0_VDSTEP_RANGE                      31:0
#define G2SB_G2VDDA_0_VDSTEP_WOFFSET                    0x0
#define G2SB_G2VDDA_0_VDSTEP_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2VDDA_0_VDSTEP_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2VDDA_0_VDSTEP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2VDDA_0_VDSTEP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_G2VDDAINI_0
#define G2SB_G2VDDAINI_0                        _MK_ADDR_CONST(0x12)
#define G2SB_G2VDDAINI_0_SECURE                         0x0
#define G2SB_G2VDDAINI_0_WORD_COUNT                     0x1
#define G2SB_G2VDDAINI_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_G2VDDAINI_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2VDDAINI_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_G2VDDAINI_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2VDDAINI_0_READ_MASK                      _MK_MASK_CONST(0xffff)
#define G2SB_G2VDDAINI_0_WRITE_MASK                     _MK_MASK_CONST(0xffff)
#define G2SB_G2VDDAINI_0_VDTINI_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_G2VDDAINI_0_VDTINI_FIELD                   _MK_FIELD_CONST(0xff, G2SB_G2VDDAINI_0_VDTINI_SHIFT)
#define G2SB_G2VDDAINI_0_VDTINI_RANGE                   7:0
#define G2SB_G2VDDAINI_0_VDTINI_WOFFSET                 0x0
#define G2SB_G2VDDAINI_0_VDTINI_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2VDDAINI_0_VDTINI_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_G2VDDAINI_0_VDTINI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2VDDAINI_0_VDTINI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_G2VDDAINI_0_VDBINI_SHIFT                   _MK_SHIFT_CONST(8)
#define G2SB_G2VDDAINI_0_VDBINI_FIELD                   _MK_FIELD_CONST(0xff, G2SB_G2VDDAINI_0_VDBINI_SHIFT)
#define G2SB_G2VDDAINI_0_VDBINI_RANGE                   15:8
#define G2SB_G2VDDAINI_0_VDBINI_WOFFSET                 0x0
#define G2SB_G2VDDAINI_0_VDBINI_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2VDDAINI_0_VDBINI_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_G2VDDAINI_0_VDBINI_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2VDDAINI_0_VDBINI_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_G2HDDA_0
#define G2SB_G2HDDA_0                   _MK_ADDR_CONST(0x13)
#define G2SB_G2HDDA_0_SECURE                    0x0
#define G2SB_G2HDDA_0_WORD_COUNT                        0x1
#define G2SB_G2HDDA_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_G2HDDA_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2HDDA_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_G2HDDA_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_G2HDDA_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_G2HDDA_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_G2HDDA_0_HDSTEP_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_G2HDDA_0_HDSTEP_FIELD                      _MK_FIELD_CONST(0xffffffff, G2SB_G2HDDA_0_HDSTEP_SHIFT)
#define G2SB_G2HDDA_0_HDSTEP_RANGE                      31:0
#define G2SB_G2HDDA_0_HDSTEP_WOFFSET                    0x0
#define G2SB_G2HDDA_0_HDSTEP_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2HDDA_0_HDSTEP_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2HDDA_0_HDSTEP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2HDDA_0_HDSTEP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_G2HDDAINILS_0
#define G2SB_G2HDDAINILS_0                      _MK_ADDR_CONST(0x14)
#define G2SB_G2HDDAINILS_0_SECURE                       0x0
#define G2SB_G2HDDAINILS_0_WORD_COUNT                   0x1
#define G2SB_G2HDDAINILS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_G2HDDAINILS_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_G2HDDAINILS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_G2HDDAINILS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2HDDAINILS_0_READ_MASK                    _MK_MASK_CONST(0xff)
#define G2SB_G2HDDAINILS_0_WRITE_MASK                   _MK_MASK_CONST(0xff)
#define G2SB_G2HDDAINILS_0_HDINI_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_G2HDDAINILS_0_HDINI_FIELD                  _MK_FIELD_CONST(0xff, G2SB_G2HDDAINILS_0_HDINI_SHIFT)
#define G2SB_G2HDDAINILS_0_HDINI_RANGE                  7:0
#define G2SB_G2HDDAINILS_0_HDINI_WOFFSET                        0x0
#define G2SB_G2HDDAINILS_0_HDINI_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_G2HDDAINILS_0_HDINI_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_G2HDDAINILS_0_HDINI_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2HDDAINILS_0_HDINI_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_G2CSCFIRST_0
#define G2SB_G2CSCFIRST_0                       _MK_ADDR_CONST(0x15)
#define G2SB_G2CSCFIRST_0_SECURE                        0x0
#define G2SB_G2CSCFIRST_0_WORD_COUNT                    0x1
#define G2SB_G2CSCFIRST_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_G2CSCFIRST_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_G2CSCFIRST_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_G2CSCFIRST_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2CSCFIRST_0_READ_MASK                     _MK_MASK_CONST(0xff3ff3ff)
#define G2SB_G2CSCFIRST_0_WRITE_MASK                    _MK_MASK_CONST(0xff3ff3ff)
#define G2SB_G2CSCFIRST_0_CUB_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_G2CSCFIRST_0_CUB_FIELD                     _MK_FIELD_CONST(0x3ff, G2SB_G2CSCFIRST_0_CUB_SHIFT)
#define G2SB_G2CSCFIRST_0_CUB_RANGE                     9:0
#define G2SB_G2CSCFIRST_0_CUB_WOFFSET                   0x0
#define G2SB_G2CSCFIRST_0_CUB_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2CSCFIRST_0_CUB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2CSCFIRST_0_CUB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_G2CSCFIRST_0_CUB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define G2SB_G2CSCFIRST_0_CVR_SHIFT                     _MK_SHIFT_CONST(12)
#define G2SB_G2CSCFIRST_0_CVR_FIELD                     _MK_FIELD_CONST(0x3ff, G2SB_G2CSCFIRST_0_CVR_SHIFT)
#define G2SB_G2CSCFIRST_0_CVR_RANGE                     21:12
#define G2SB_G2CSCFIRST_0_CVR_WOFFSET                   0x0
#define G2SB_G2CSCFIRST_0_CVR_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2CSCFIRST_0_CVR_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2CSCFIRST_0_CVR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_G2CSCFIRST_0_CVR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define G2SB_G2CSCFIRST_0_YOS_SHIFT                     _MK_SHIFT_CONST(24)
#define G2SB_G2CSCFIRST_0_YOS_FIELD                     _MK_FIELD_CONST(0xff, G2SB_G2CSCFIRST_0_YOS_SHIFT)
#define G2SB_G2CSCFIRST_0_YOS_RANGE                     31:24
#define G2SB_G2CSCFIRST_0_YOS_WOFFSET                   0x0
#define G2SB_G2CSCFIRST_0_YOS_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2CSCFIRST_0_YOS_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2CSCFIRST_0_YOS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_G2CSCFIRST_0_YOS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_G2CSCSECOND_0
#define G2SB_G2CSCSECOND_0                      _MK_ADDR_CONST(0x16)
#define G2SB_G2CSCSECOND_0_SECURE                       0x0
#define G2SB_G2CSCSECOND_0_WORD_COUNT                   0x1
#define G2SB_G2CSCSECOND_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_G2CSCSECOND_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_G2CSCSECOND_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_G2CSCSECOND_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2CSCSECOND_0_READ_MASK                    _MK_MASK_CONST(0xff3ff1ff)
#define G2SB_G2CSCSECOND_0_WRITE_MASK                   _MK_MASK_CONST(0xff3ff1ff)
#define G2SB_G2CSCSECOND_0_CUG_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_G2CSCSECOND_0_CUG_FIELD                    _MK_FIELD_CONST(0x1ff, G2SB_G2CSCSECOND_0_CUG_SHIFT)
#define G2SB_G2CSCSECOND_0_CUG_RANGE                    8:0
#define G2SB_G2CSCSECOND_0_CUG_WOFFSET                  0x0
#define G2SB_G2CSCSECOND_0_CUG_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2CSCSECOND_0_CUG_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2CSCSECOND_0_CUG_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2CSCSECOND_0_CUG_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_G2CSCSECOND_0_CUR_SHIFT                    _MK_SHIFT_CONST(12)
#define G2SB_G2CSCSECOND_0_CUR_FIELD                    _MK_FIELD_CONST(0x3ff, G2SB_G2CSCSECOND_0_CUR_SHIFT)
#define G2SB_G2CSCSECOND_0_CUR_RANGE                    21:12
#define G2SB_G2CSCSECOND_0_CUR_WOFFSET                  0x0
#define G2SB_G2CSCSECOND_0_CUR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2CSCSECOND_0_CUR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2CSCSECOND_0_CUR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2CSCSECOND_0_CUR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_G2CSCSECOND_0_CYX_SHIFT                    _MK_SHIFT_CONST(24)
#define G2SB_G2CSCSECOND_0_CYX_FIELD                    _MK_FIELD_CONST(0xff, G2SB_G2CSCSECOND_0_CYX_SHIFT)
#define G2SB_G2CSCSECOND_0_CYX_RANGE                    31:24
#define G2SB_G2CSCSECOND_0_CYX_WOFFSET                  0x0
#define G2SB_G2CSCSECOND_0_CYX_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2CSCSECOND_0_CYX_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2CSCSECOND_0_CYX_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2CSCSECOND_0_CYX_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_G2CSCTHIRD_0
#define G2SB_G2CSCTHIRD_0                       _MK_ADDR_CONST(0x17)
#define G2SB_G2CSCTHIRD_0_SECURE                        0x0
#define G2SB_G2CSCTHIRD_0_WORD_COUNT                    0x1
#define G2SB_G2CSCTHIRD_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_G2CSCTHIRD_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_G2CSCTHIRD_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_G2CSCTHIRD_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2CSCTHIRD_0_READ_MASK                     _MK_MASK_CONST(0x3ff01ff)
#define G2SB_G2CSCTHIRD_0_WRITE_MASK                    _MK_MASK_CONST(0x3ff01ff)
#define G2SB_G2CSCTHIRD_0_CVG_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_G2CSCTHIRD_0_CVG_FIELD                     _MK_FIELD_CONST(0x1ff, G2SB_G2CSCTHIRD_0_CVG_SHIFT)
#define G2SB_G2CSCTHIRD_0_CVG_RANGE                     8:0
#define G2SB_G2CSCTHIRD_0_CVG_WOFFSET                   0x0
#define G2SB_G2CSCTHIRD_0_CVG_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2CSCTHIRD_0_CVG_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2CSCTHIRD_0_CVG_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_G2CSCTHIRD_0_CVG_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define G2SB_G2CSCTHIRD_0_CVB_SHIFT                     _MK_SHIFT_CONST(16)
#define G2SB_G2CSCTHIRD_0_CVB_FIELD                     _MK_FIELD_CONST(0x3ff, G2SB_G2CSCTHIRD_0_CVB_SHIFT)
#define G2SB_G2CSCTHIRD_0_CVB_RANGE                     25:16
#define G2SB_G2CSCTHIRD_0_CVB_WOFFSET                   0x0
#define G2SB_G2CSCTHIRD_0_CVB_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2CSCTHIRD_0_CVB_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2CSCTHIRD_0_CVB_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_G2CSCTHIRD_0_CVB_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_G2CMKEYL_0
#define G2SB_G2CMKEYL_0                 _MK_ADDR_CONST(0x18)
#define G2SB_G2CMKEYL_0_SECURE                  0x0
#define G2SB_G2CMKEYL_0_WORD_COUNT                      0x1
#define G2SB_G2CMKEYL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_G2CMKEYL_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2CMKEYL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_G2CMKEYL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_G2CMKEYL_0_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define G2SB_G2CMKEYL_0_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define G2SB_G2CMKEYL_0_CKBL_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_G2CMKEYL_0_CKBL_FIELD                      _MK_FIELD_CONST(0xff, G2SB_G2CMKEYL_0_CKBL_SHIFT)
#define G2SB_G2CMKEYL_0_CKBL_RANGE                      7:0
#define G2SB_G2CMKEYL_0_CKBL_WOFFSET                    0x0
#define G2SB_G2CMKEYL_0_CKBL_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2CMKEYL_0_CKBL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2CMKEYL_0_CKBL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2CMKEYL_0_CKBL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_G2CMKEYL_0_CKGL_SHIFT                      _MK_SHIFT_CONST(8)
#define G2SB_G2CMKEYL_0_CKGL_FIELD                      _MK_FIELD_CONST(0xff, G2SB_G2CMKEYL_0_CKGL_SHIFT)
#define G2SB_G2CMKEYL_0_CKGL_RANGE                      15:8
#define G2SB_G2CMKEYL_0_CKGL_WOFFSET                    0x0
#define G2SB_G2CMKEYL_0_CKGL_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2CMKEYL_0_CKGL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2CMKEYL_0_CKGL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2CMKEYL_0_CKGL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_G2CMKEYL_0_CKRL_SHIFT                      _MK_SHIFT_CONST(16)
#define G2SB_G2CMKEYL_0_CKRL_FIELD                      _MK_FIELD_CONST(0xff, G2SB_G2CMKEYL_0_CKRL_SHIFT)
#define G2SB_G2CMKEYL_0_CKRL_RANGE                      23:16
#define G2SB_G2CMKEYL_0_CKRL_WOFFSET                    0x0
#define G2SB_G2CMKEYL_0_CKRL_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2CMKEYL_0_CKRL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2CMKEYL_0_CKRL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2CMKEYL_0_CKRL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_G2CMKEYU_0
#define G2SB_G2CMKEYU_0                 _MK_ADDR_CONST(0x19)
#define G2SB_G2CMKEYU_0_SECURE                  0x0
#define G2SB_G2CMKEYU_0_WORD_COUNT                      0x1
#define G2SB_G2CMKEYU_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_G2CMKEYU_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2CMKEYU_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_G2CMKEYU_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_G2CMKEYU_0_READ_MASK                       _MK_MASK_CONST(0xffffff)
#define G2SB_G2CMKEYU_0_WRITE_MASK                      _MK_MASK_CONST(0xffffff)
#define G2SB_G2CMKEYU_0_CKBU_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_G2CMKEYU_0_CKBU_FIELD                      _MK_FIELD_CONST(0xff, G2SB_G2CMKEYU_0_CKBU_SHIFT)
#define G2SB_G2CMKEYU_0_CKBU_RANGE                      7:0
#define G2SB_G2CMKEYU_0_CKBU_WOFFSET                    0x0
#define G2SB_G2CMKEYU_0_CKBU_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2CMKEYU_0_CKBU_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2CMKEYU_0_CKBU_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2CMKEYU_0_CKBU_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_G2CMKEYU_0_CKGU_SHIFT                      _MK_SHIFT_CONST(8)
#define G2SB_G2CMKEYU_0_CKGU_FIELD                      _MK_FIELD_CONST(0xff, G2SB_G2CMKEYU_0_CKGU_SHIFT)
#define G2SB_G2CMKEYU_0_CKGU_RANGE                      15:8
#define G2SB_G2CMKEYU_0_CKGU_WOFFSET                    0x0
#define G2SB_G2CMKEYU_0_CKGU_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2CMKEYU_0_CKGU_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2CMKEYU_0_CKGU_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2CMKEYU_0_CKGU_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_G2CMKEYU_0_CKRU_SHIFT                      _MK_SHIFT_CONST(16)
#define G2SB_G2CMKEYU_0_CKRU_FIELD                      _MK_FIELD_CONST(0xff, G2SB_G2CMKEYU_0_CKRU_SHIFT)
#define G2SB_G2CMKEYU_0_CKRU_RANGE                      23:16
#define G2SB_G2CMKEYU_0_CKRU_WOFFSET                    0x0
#define G2SB_G2CMKEYU_0_CKRU_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2CMKEYU_0_CKRU_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2CMKEYU_0_CKRU_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2CMKEYU_0_CKRU_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_G2UBA_A_0
#define G2SB_G2UBA_A_0                  _MK_ADDR_CONST(0x1a)
#define G2SB_G2UBA_A_0_SECURE                   0x0
#define G2SB_G2UBA_A_0_WORD_COUNT                       0x1
#define G2SB_G2UBA_A_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_G2UBA_A_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2UBA_A_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_G2UBA_A_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2UBA_A_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_G2UBA_A_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_G2UBA_A_0_SU1SA_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_G2UBA_A_0_SU1SA_FIELD                      _MK_FIELD_CONST(0xffffffff, G2SB_G2UBA_A_0_SU1SA_SHIFT)
#define G2SB_G2UBA_A_0_SU1SA_RANGE                      31:0
#define G2SB_G2UBA_A_0_SU1SA_WOFFSET                    0x0
#define G2SB_G2UBA_A_0_SU1SA_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2UBA_A_0_SU1SA_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2UBA_A_0_SU1SA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2UBA_A_0_SU1SA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_G2VBA_A_0
#define G2SB_G2VBA_A_0                  _MK_ADDR_CONST(0x1b)
#define G2SB_G2VBA_A_0_SECURE                   0x0
#define G2SB_G2VBA_A_0_WORD_COUNT                       0x1
#define G2SB_G2VBA_A_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_G2VBA_A_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2VBA_A_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_G2VBA_A_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2VBA_A_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_G2VBA_A_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_G2VBA_A_0_SV1SA_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_G2VBA_A_0_SV1SA_FIELD                      _MK_FIELD_CONST(0xffffffff, G2SB_G2VBA_A_0_SV1SA_SHIFT)
#define G2SB_G2VBA_A_0_SV1SA_RANGE                      31:0
#define G2SB_G2VBA_A_0_SV1SA_WOFFSET                    0x0
#define G2SB_G2VBA_A_0_SV1SA_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2VBA_A_0_SV1SA_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2VBA_A_0_SV1SA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2VBA_A_0_SV1SA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_G2SBFORMAT_0
#define G2SB_G2SBFORMAT_0                       _MK_ADDR_CONST(0x1c)
#define G2SB_G2SBFORMAT_0_SECURE                        0x0
#define G2SB_G2SBFORMAT_0_WORD_COUNT                    0x1
#define G2SB_G2SBFORMAT_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_G2SBFORMAT_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_G2SBFORMAT_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_G2SBFORMAT_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2SBFORMAT_0_READ_MASK                     _MK_MASK_CONST(0xffffdf1f)
#define G2SB_G2SBFORMAT_0_WRITE_MASK                    _MK_MASK_CONST(0xffffdf1f)
#define G2SB_G2SBFORMAT_0_SIFMT_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_G2SBFORMAT_0_SIFMT_FIELD                   _MK_FIELD_CONST(0x1f, G2SB_G2SBFORMAT_0_SIFMT_SHIFT)
#define G2SB_G2SBFORMAT_0_SIFMT_RANGE                   4:0
#define G2SB_G2SBFORMAT_0_SIFMT_WOFFSET                 0x0
#define G2SB_G2SBFORMAT_0_SIFMT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2SBFORMAT_0_SIFMT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_G2SBFORMAT_0_SIFMT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2SBFORMAT_0_SIFMT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_G2SBFORMAT_0_SIFMT_U8Y8V8Y8_OB                     _MK_ENUM_CONST(0)
#define G2SB_G2SBFORMAT_0_SIFMT_Y8U8Y8V8_OB                     _MK_ENUM_CONST(1)
#define G2SB_G2SBFORMAT_0_SIFMT_Y8V8Y8U8_OB                     _MK_ENUM_CONST(2)
#define G2SB_G2SBFORMAT_0_SIFMT_V8Y8U8Y8_OB                     _MK_ENUM_CONST(3)
#define G2SB_G2SBFORMAT_0_SIFMT_U8Y8V8Y8_TC                     _MK_ENUM_CONST(4)
#define G2SB_G2SBFORMAT_0_SIFMT_Y8U8Y8V8_TC                     _MK_ENUM_CONST(5)
#define G2SB_G2SBFORMAT_0_SIFMT_Y8V8Y8U8_TC                     _MK_ENUM_CONST(6)
#define G2SB_G2SBFORMAT_0_SIFMT_V8Y8U8Y8_TC                     _MK_ENUM_CONST(7)
#define G2SB_G2SBFORMAT_0_SIFMT_B5G6R5                  _MK_ENUM_CONST(8)
#define G2SB_G2SBFORMAT_0_SIFMT_RESERVED9                       _MK_ENUM_CONST(9)
#define G2SB_G2SBFORMAT_0_SIFMT_RESERVED10                      _MK_ENUM_CONST(10)
#define G2SB_G2SBFORMAT_0_SIFMT_RESERVED11                      _MK_ENUM_CONST(11)
#define G2SB_G2SBFORMAT_0_SIFMT_B5G6R5BS                        _MK_ENUM_CONST(12)
#define G2SB_G2SBFORMAT_0_SIFMT_RESERVED13                      _MK_ENUM_CONST(13)
#define G2SB_G2SBFORMAT_0_SIFMT_R8G8B8A8                        _MK_ENUM_CONST(14)
#define G2SB_G2SBFORMAT_0_SIFMT_B8G8R8A8                        _MK_ENUM_CONST(15)
#define G2SB_G2SBFORMAT_0_SIFMT_RESERVED16                      _MK_ENUM_CONST(16)
#define G2SB_G2SBFORMAT_0_SIFMT_RESERVED17                      _MK_ENUM_CONST(17)
#define G2SB_G2SBFORMAT_0_SIFMT_RESERVED18                      _MK_ENUM_CONST(18)
#define G2SB_G2SBFORMAT_0_SIFMT_RESERVED19                      _MK_ENUM_CONST(19)
#define G2SB_G2SBFORMAT_0_SIFMT_RESERVED20                      _MK_ENUM_CONST(20)
#define G2SB_G2SBFORMAT_0_SIFMT_RESERVED21                      _MK_ENUM_CONST(21)
#define G2SB_G2SBFORMAT_0_SIFMT_RESERVED22                      _MK_ENUM_CONST(22)
#define G2SB_G2SBFORMAT_0_SIFMT_RESERVED23                      _MK_ENUM_CONST(23)
#define G2SB_G2SBFORMAT_0_SIFMT_RESERVED24                      _MK_ENUM_CONST(24)
#define G2SB_G2SBFORMAT_0_SIFMT_RESERVED25                      _MK_ENUM_CONST(25)
#define G2SB_G2SBFORMAT_0_SIFMT_RESERVED26                      _MK_ENUM_CONST(26)
#define G2SB_G2SBFORMAT_0_SIFMT_RESERVED27                      _MK_ENUM_CONST(27)
#define G2SB_G2SBFORMAT_0_SIFMT_RESERVED28                      _MK_ENUM_CONST(28)
#define G2SB_G2SBFORMAT_0_SIFMT_RESERVED29                      _MK_ENUM_CONST(29)
#define G2SB_G2SBFORMAT_0_SIFMT_RESERVED30                      _MK_ENUM_CONST(30)
#define G2SB_G2SBFORMAT_0_SIFMT_RESERVED31                      _MK_ENUM_CONST(31)

#define G2SB_G2SBFORMAT_0_DIFMT_SHIFT                   _MK_SHIFT_CONST(8)
#define G2SB_G2SBFORMAT_0_DIFMT_FIELD                   _MK_FIELD_CONST(0x1f, G2SB_G2SBFORMAT_0_DIFMT_SHIFT)
#define G2SB_G2SBFORMAT_0_DIFMT_RANGE                   12:8
#define G2SB_G2SBFORMAT_0_DIFMT_WOFFSET                 0x0
#define G2SB_G2SBFORMAT_0_DIFMT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2SBFORMAT_0_DIFMT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_G2SBFORMAT_0_DIFMT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2SBFORMAT_0_DIFMT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_G2SBFORMAT_0_DIFMT_U8Y8V8Y8_OB                     _MK_ENUM_CONST(0)
#define G2SB_G2SBFORMAT_0_DIFMT_Y8U8Y8V8_OB                     _MK_ENUM_CONST(1)
#define G2SB_G2SBFORMAT_0_DIFMT_Y8V8Y8U8_OB                     _MK_ENUM_CONST(2)
#define G2SB_G2SBFORMAT_0_DIFMT_V8Y8U8Y8_OB                     _MK_ENUM_CONST(3)
#define G2SB_G2SBFORMAT_0_DIFMT_U8Y8V8Y8_TC                     _MK_ENUM_CONST(4)
#define G2SB_G2SBFORMAT_0_DIFMT_Y8U8Y8V8_TC                     _MK_ENUM_CONST(5)
#define G2SB_G2SBFORMAT_0_DIFMT_Y8V8Y8U8_TC                     _MK_ENUM_CONST(6)
#define G2SB_G2SBFORMAT_0_DIFMT_V8Y8U8Y8_TC                     _MK_ENUM_CONST(7)
#define G2SB_G2SBFORMAT_0_DIFMT_B5G6R5                  _MK_ENUM_CONST(8)
#define G2SB_G2SBFORMAT_0_DIFMT_RESERVED9                       _MK_ENUM_CONST(9)
#define G2SB_G2SBFORMAT_0_DIFMT_RESERVED10                      _MK_ENUM_CONST(10)
#define G2SB_G2SBFORMAT_0_DIFMT_RESERVED11                      _MK_ENUM_CONST(11)
#define G2SB_G2SBFORMAT_0_DIFMT_B5G6R5BS                        _MK_ENUM_CONST(12)
#define G2SB_G2SBFORMAT_0_DIFMT_RESERVED13                      _MK_ENUM_CONST(13)
#define G2SB_G2SBFORMAT_0_DIFMT_R8G8B8A8                        _MK_ENUM_CONST(14)
#define G2SB_G2SBFORMAT_0_DIFMT_B8G8R8A8                        _MK_ENUM_CONST(15)
#define G2SB_G2SBFORMAT_0_DIFMT_RESERVED16                      _MK_ENUM_CONST(16)
#define G2SB_G2SBFORMAT_0_DIFMT_RESERVED17                      _MK_ENUM_CONST(17)
#define G2SB_G2SBFORMAT_0_DIFMT_RESERVED18                      _MK_ENUM_CONST(18)
#define G2SB_G2SBFORMAT_0_DIFMT_RESERVED19                      _MK_ENUM_CONST(19)
#define G2SB_G2SBFORMAT_0_DIFMT_RESERVED20                      _MK_ENUM_CONST(20)
#define G2SB_G2SBFORMAT_0_DIFMT_RESERVED21                      _MK_ENUM_CONST(21)
#define G2SB_G2SBFORMAT_0_DIFMT_RESERVED22                      _MK_ENUM_CONST(22)
#define G2SB_G2SBFORMAT_0_DIFMT_RESERVED23                      _MK_ENUM_CONST(23)
#define G2SB_G2SBFORMAT_0_DIFMT_RESERVED24                      _MK_ENUM_CONST(24)
#define G2SB_G2SBFORMAT_0_DIFMT_RESERVED25                      _MK_ENUM_CONST(25)
#define G2SB_G2SBFORMAT_0_DIFMT_RESERVED26                      _MK_ENUM_CONST(26)
#define G2SB_G2SBFORMAT_0_DIFMT_RESERVED27                      _MK_ENUM_CONST(27)
#define G2SB_G2SBFORMAT_0_DIFMT_RESERVED28                      _MK_ENUM_CONST(28)
#define G2SB_G2SBFORMAT_0_DIFMT_RESERVED29                      _MK_ENUM_CONST(29)
#define G2SB_G2SBFORMAT_0_DIFMT_RESERVED30                      _MK_ENUM_CONST(30)
#define G2SB_G2SBFORMAT_0_DIFMT_RESERVED31                      _MK_ENUM_CONST(31)

#define G2SB_G2SBFORMAT_0_RAISEBUFFEREN_SHIFT                   _MK_SHIFT_CONST(14)
#define G2SB_G2SBFORMAT_0_RAISEBUFFEREN_FIELD                   _MK_FIELD_CONST(0x1, G2SB_G2SBFORMAT_0_RAISEBUFFEREN_SHIFT)
#define G2SB_G2SBFORMAT_0_RAISEBUFFEREN_RANGE                   14:14
#define G2SB_G2SBFORMAT_0_RAISEBUFFEREN_WOFFSET                 0x0
#define G2SB_G2SBFORMAT_0_RAISEBUFFEREN_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2SBFORMAT_0_RAISEBUFFEREN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_G2SBFORMAT_0_RAISEBUFFEREN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2SBFORMAT_0_RAISEBUFFEREN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_G2SBFORMAT_0_RAISEBUFFEREN_DISABLE                 _MK_ENUM_CONST(0)
#define G2SB_G2SBFORMAT_0_RAISEBUFFEREN_ENABLE                  _MK_ENUM_CONST(1)

#define G2SB_G2SBFORMAT_0_RAISEFRAMEEN_SHIFT                    _MK_SHIFT_CONST(15)
#define G2SB_G2SBFORMAT_0_RAISEFRAMEEN_FIELD                    _MK_FIELD_CONST(0x1, G2SB_G2SBFORMAT_0_RAISEFRAMEEN_SHIFT)
#define G2SB_G2SBFORMAT_0_RAISEFRAMEEN_RANGE                    15:15
#define G2SB_G2SBFORMAT_0_RAISEFRAMEEN_WOFFSET                  0x0
#define G2SB_G2SBFORMAT_0_RAISEFRAMEEN_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2SBFORMAT_0_RAISEFRAMEEN_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2SBFORMAT_0_RAISEFRAMEEN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2SBFORMAT_0_RAISEFRAMEEN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2SBFORMAT_0_RAISEFRAMEEN_DISABLE                  _MK_ENUM_CONST(0)
#define G2SB_G2SBFORMAT_0_RAISEFRAMEEN_ENABLE                   _MK_ENUM_CONST(1)

#define G2SB_G2SBFORMAT_0_RAISEBUFFERVALUE_SHIFT                        _MK_SHIFT_CONST(16)
#define G2SB_G2SBFORMAT_0_RAISEBUFFERVALUE_FIELD                        _MK_FIELD_CONST(0xff, G2SB_G2SBFORMAT_0_RAISEBUFFERVALUE_SHIFT)
#define G2SB_G2SBFORMAT_0_RAISEBUFFERVALUE_RANGE                        23:16
#define G2SB_G2SBFORMAT_0_RAISEBUFFERVALUE_WOFFSET                      0x0
#define G2SB_G2SBFORMAT_0_RAISEBUFFERVALUE_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2SBFORMAT_0_RAISEBUFFERVALUE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_G2SBFORMAT_0_RAISEBUFFERVALUE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2SBFORMAT_0_RAISEBUFFERVALUE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_G2SBFORMAT_0_RAISEFRAMEVALUE_SHIFT                 _MK_SHIFT_CONST(24)
#define G2SB_G2SBFORMAT_0_RAISEFRAMEVALUE_FIELD                 _MK_FIELD_CONST(0xff, G2SB_G2SBFORMAT_0_RAISEFRAMEVALUE_SHIFT)
#define G2SB_G2SBFORMAT_0_RAISEFRAMEVALUE_RANGE                 31:24
#define G2SB_G2SBFORMAT_0_RAISEFRAMEVALUE_WOFFSET                       0x0
#define G2SB_G2SBFORMAT_0_RAISEFRAMEVALUE_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2SBFORMAT_0_RAISEFRAMEVALUE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2SBFORMAT_0_RAISEFRAMEVALUE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2SBFORMAT_0_RAISEFRAMEVALUE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_G2CONTROLSB_0
#define G2SB_G2CONTROLSB_0                      _MK_ADDR_CONST(0x1d)
#define G2SB_G2CONTROLSB_0_SECURE                       0x0
#define G2SB_G2CONTROLSB_0_WORD_COUNT                   0x1
#define G2SB_G2CONTROLSB_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_RESET_MASK                   _MK_MASK_CONST(0xdfffa4f8)
#define G2SB_G2CONTROLSB_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_READ_MASK                    _MK_MASK_CONST(0xdfffa7f8)
#define G2SB_G2CONTROLSB_0_WRITE_MASK                   _MK_MASK_CONST(0xdfffa7f8)
#define G2SB_G2CONTROLSB_0_YUV422ROTATION_SHIFT                 _MK_SHIFT_CONST(3)
#define G2SB_G2CONTROLSB_0_YUV422ROTATION_FIELD                 _MK_FIELD_CONST(0x1, G2SB_G2CONTROLSB_0_YUV422ROTATION_SHIFT)
#define G2SB_G2CONTROLSB_0_YUV422ROTATION_RANGE                 3:3
#define G2SB_G2CONTROLSB_0_YUV422ROTATION_WOFFSET                       0x0
#define G2SB_G2CONTROLSB_0_YUV422ROTATION_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_YUV422ROTATION_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLSB_0_YUV422ROTATION_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_YUV422ROTATION_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_G2CONTROLSB_0_YUV422PLANAR_SHIFT                   _MK_SHIFT_CONST(4)
#define G2SB_G2CONTROLSB_0_YUV422PLANAR_FIELD                   _MK_FIELD_CONST(0x1, G2SB_G2CONTROLSB_0_YUV422PLANAR_SHIFT)
#define G2SB_G2CONTROLSB_0_YUV422PLANAR_RANGE                   4:4
#define G2SB_G2CONTROLSB_0_YUV422PLANAR_WOFFSET                 0x0
#define G2SB_G2CONTROLSB_0_YUV422PLANAR_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_YUV422PLANAR_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLSB_0_YUV422PLANAR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_YUV422PLANAR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_G2CONTROLSB_0_IMODE_SHIFT                  _MK_SHIFT_CONST(5)
#define G2SB_G2CONTROLSB_0_IMODE_FIELD                  _MK_FIELD_CONST(0x1, G2SB_G2CONTROLSB_0_IMODE_SHIFT)
#define G2SB_G2CONTROLSB_0_IMODE_RANGE                  5:5
#define G2SB_G2CONTROLSB_0_IMODE_WOFFSET                        0x0
#define G2SB_G2CONTROLSB_0_IMODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_IMODE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLSB_0_IMODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_IMODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_IMODE_MULTIPLEX                      _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLSB_0_IMODE_PLANAR                 _MK_ENUM_CONST(1)

#define G2SB_G2CONTROLSB_0_ENAVF_SHIFT                  _MK_SHIFT_CONST(6)
#define G2SB_G2CONTROLSB_0_ENAVF_FIELD                  _MK_FIELD_CONST(0x1, G2SB_G2CONTROLSB_0_ENAVF_SHIFT)
#define G2SB_G2CONTROLSB_0_ENAVF_RANGE                  6:6
#define G2SB_G2CONTROLSB_0_ENAVF_WOFFSET                        0x0
#define G2SB_G2CONTROLSB_0_ENAVF_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_ENAVF_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLSB_0_ENAVF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_ENAVF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_ENAVF_DISABLE                        _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLSB_0_ENAVF_ENABLE                 _MK_ENUM_CONST(1)

#define G2SB_G2CONTROLSB_0_ENAHF_SHIFT                  _MK_SHIFT_CONST(7)
#define G2SB_G2CONTROLSB_0_ENAHF_FIELD                  _MK_FIELD_CONST(0x1, G2SB_G2CONTROLSB_0_ENAHF_SHIFT)
#define G2SB_G2CONTROLSB_0_ENAHF_RANGE                  7:7
#define G2SB_G2CONTROLSB_0_ENAHF_WOFFSET                        0x0
#define G2SB_G2CONTROLSB_0_ENAHF_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_ENAHF_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLSB_0_ENAHF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_ENAHF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_ENAHF_DISABLE                        _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLSB_0_ENAHF_ENABLE                 _MK_ENUM_CONST(1)

#define G2SB_G2CONTROLSB_0_UVST_SHIFT                   _MK_SHIFT_CONST(8)
#define G2SB_G2CONTROLSB_0_UVST_FIELD                   _MK_FIELD_CONST(0x3, G2SB_G2CONTROLSB_0_UVST_SHIFT)
#define G2SB_G2CONTROLSB_0_UVST_RANGE                   9:8
#define G2SB_G2CONTROLSB_0_UVST_WOFFSET                 0x0
#define G2SB_G2CONTROLSB_0_UVST_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_UVST_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_UVST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_UVST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_UVST_UVS2X                   _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLSB_0_UVST_UVS1X                   _MK_ENUM_CONST(1)
#define G2SB_G2CONTROLSB_0_UVST_UVS4X                   _MK_ENUM_CONST(2)
#define G2SB_G2CONTROLSB_0_UVST_UVS_G2UVSTRIDE                  _MK_ENUM_CONST(3)

#define G2SB_G2CONTROLSB_0_SL_SHIFT                     _MK_SHIFT_CONST(10)
#define G2SB_G2CONTROLSB_0_SL_FIELD                     _MK_FIELD_CONST(0x1, G2SB_G2CONTROLSB_0_SL_SHIFT)
#define G2SB_G2CONTROLSB_0_SL_RANGE                     10:10
#define G2SB_G2CONTROLSB_0_SL_WOFFSET                   0x0
#define G2SB_G2CONTROLSB_0_SL_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_SL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLSB_0_SL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_SL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_SL_COMMON_PAIR                       _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLSB_0_SL_DIFFERENT_PAIR                    _MK_ENUM_CONST(1)

#define G2SB_G2CONTROLSB_0_SISEL_SHIFT                  _MK_SHIFT_CONST(13)
#define G2SB_G2CONTROLSB_0_SISEL_FIELD                  _MK_FIELD_CONST(0x1, G2SB_G2CONTROLSB_0_SISEL_SHIFT)
#define G2SB_G2CONTROLSB_0_SISEL_RANGE                  13:13
#define G2SB_G2CONTROLSB_0_SISEL_WOFFSET                        0x0
#define G2SB_G2CONTROLSB_0_SISEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_SISEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLSB_0_SISEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_SISEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_SISEL_IMAGE_BUFFER                   _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLSB_0_SISEL_HOST                   _MK_ENUM_CONST(1)

#define G2SB_G2CONTROLSB_0_SBLTSRC_SHIFT                        _MK_SHIFT_CONST(15)
#define G2SB_G2CONTROLSB_0_SBLTSRC_FIELD                        _MK_FIELD_CONST(0x1, G2SB_G2CONTROLSB_0_SBLTSRC_SHIFT)
#define G2SB_G2CONTROLSB_0_SBLTSRC_RANGE                        15:15
#define G2SB_G2CONTROLSB_0_SBLTSRC_WOFFSET                      0x0
#define G2SB_G2CONTROLSB_0_SBLTSRC_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_SBLTSRC_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLSB_0_SBLTSRC_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_SBLTSRC_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_SBLTSRC_CPU                  _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLSB_0_SBLTSRC_VIP                  _MK_ENUM_CONST(1)

#define G2SB_G2CONTROLSB_0_VFTYPE_SHIFT                 _MK_SHIFT_CONST(16)
#define G2SB_G2CONTROLSB_0_VFTYPE_FIELD                 _MK_FIELD_CONST(0x3, G2SB_G2CONTROLSB_0_VFTYPE_SHIFT)
#define G2SB_G2CONTROLSB_0_VFTYPE_RANGE                 17:16
#define G2SB_G2CONTROLSB_0_VFTYPE_WOFFSET                       0x0
#define G2SB_G2CONTROLSB_0_VFTYPE_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_VFTYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define G2SB_G2CONTROLSB_0_VFTYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_VFTYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_VFTYPE_INTERP                        _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLSB_0_VFTYPE_AVG25_INTERP75                        _MK_ENUM_CONST(1)
#define G2SB_G2CONTROLSB_0_VFTYPE_AVG50_INTERP50                        _MK_ENUM_CONST(2)
#define G2SB_G2CONTROLSB_0_VFTYPE_AVG                   _MK_ENUM_CONST(3)

#define G2SB_G2CONTROLSB_0_VFEN_SHIFT                   _MK_SHIFT_CONST(18)
#define G2SB_G2CONTROLSB_0_VFEN_FIELD                   _MK_FIELD_CONST(0x1, G2SB_G2CONTROLSB_0_VFEN_SHIFT)
#define G2SB_G2CONTROLSB_0_VFEN_RANGE                   18:18
#define G2SB_G2CONTROLSB_0_VFEN_WOFFSET                 0x0
#define G2SB_G2CONTROLSB_0_VFEN_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_VFEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLSB_0_VFEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_VFEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_VFEN_DISABLE                 _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLSB_0_VFEN_ENABLE                  _MK_ENUM_CONST(1)

#define G2SB_G2CONTROLSB_0_DISCSC_SHIFT                 _MK_SHIFT_CONST(19)
#define G2SB_G2CONTROLSB_0_DISCSC_FIELD                 _MK_FIELD_CONST(0x1, G2SB_G2CONTROLSB_0_DISCSC_SHIFT)
#define G2SB_G2CONTROLSB_0_DISCSC_RANGE                 19:19
#define G2SB_G2CONTROLSB_0_DISCSC_WOFFSET                       0x0
#define G2SB_G2CONTROLSB_0_DISCSC_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_DISCSC_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLSB_0_DISCSC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_DISCSC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_DISCSC_ENABLE                        _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLSB_0_DISCSC_DISABLE                       _MK_ENUM_CONST(1)

#define G2SB_G2CONTROLSB_0_HFTYPE_SHIFT                 _MK_SHIFT_CONST(20)
#define G2SB_G2CONTROLSB_0_HFTYPE_FIELD                 _MK_FIELD_CONST(0x7, G2SB_G2CONTROLSB_0_HFTYPE_SHIFT)
#define G2SB_G2CONTROLSB_0_HFTYPE_RANGE                 22:20
#define G2SB_G2CONTROLSB_0_HFTYPE_WOFFSET                       0x0
#define G2SB_G2CONTROLSB_0_HFTYPE_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_HFTYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define G2SB_G2CONTROLSB_0_HFTYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_HFTYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_HFTYPE_INTERP                        _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLSB_0_HFTYPE_LPF1                  _MK_ENUM_CONST(1)
#define G2SB_G2CONTROLSB_0_HFTYPE_LPF2                  _MK_ENUM_CONST(2)
#define G2SB_G2CONTROLSB_0_HFTYPE_LPF3                  _MK_ENUM_CONST(3)
#define G2SB_G2CONTROLSB_0_HFTYPE_LPF4                  _MK_ENUM_CONST(4)
#define G2SB_G2CONTROLSB_0_HFTYPE_LPF5                  _MK_ENUM_CONST(5)
#define G2SB_G2CONTROLSB_0_HFTYPE_LPF6                  _MK_ENUM_CONST(6)
#define G2SB_G2CONTROLSB_0_HFTYPE_DISABLE                       _MK_ENUM_CONST(7)

#define G2SB_G2CONTROLSB_0_RANGEREDFRM_SHIFT                    _MK_SHIFT_CONST(23)
#define G2SB_G2CONTROLSB_0_RANGEREDFRM_FIELD                    _MK_FIELD_CONST(0x1, G2SB_G2CONTROLSB_0_RANGEREDFRM_SHIFT)
#define G2SB_G2CONTROLSB_0_RANGEREDFRM_RANGE                    23:23
#define G2SB_G2CONTROLSB_0_RANGEREDFRM_WOFFSET                  0x0
#define G2SB_G2CONTROLSB_0_RANGEREDFRM_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_RANGEREDFRM_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLSB_0_RANGEREDFRM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_RANGEREDFRM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_RANGEREDFRM_DISABLE                  _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLSB_0_RANGEREDFRM_ENABLE                   _MK_ENUM_CONST(1)

#define G2SB_G2CONTROLSB_0_SITYPE_SHIFT                 _MK_SHIFT_CONST(24)
#define G2SB_G2CONTROLSB_0_SITYPE_FIELD                 _MK_FIELD_CONST(0x1, G2SB_G2CONTROLSB_0_SITYPE_SHIFT)
#define G2SB_G2CONTROLSB_0_SITYPE_RANGE                 24:24
#define G2SB_G2CONTROLSB_0_SITYPE_WOFFSET                       0x0
#define G2SB_G2CONTROLSB_0_SITYPE_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_SITYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLSB_0_SITYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_SITYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_SITYPE_TOP_FIELD                     _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLSB_0_SITYPE_BOTTOM_FIELD                  _MK_ENUM_CONST(1)

#define G2SB_G2CONTROLSB_0_SBSEL_SHIFT                  _MK_SHIFT_CONST(25)
#define G2SB_G2CONTROLSB_0_SBSEL_FIELD                  _MK_FIELD_CONST(0x1, G2SB_G2CONTROLSB_0_SBSEL_SHIFT)
#define G2SB_G2CONTROLSB_0_SBSEL_RANGE                  25:25
#define G2SB_G2CONTROLSB_0_SBSEL_WOFFSET                        0x0
#define G2SB_G2CONTROLSB_0_SBSEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_SBSEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLSB_0_SBSEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_SBSEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_SBSEL_SRC_A                  _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLSB_0_SBSEL_SRC_B                  _MK_ENUM_CONST(1)

#define G2SB_G2CONTROLSB_0_DBSEL_SHIFT                  _MK_SHIFT_CONST(26)
#define G2SB_G2CONTROLSB_0_DBSEL_FIELD                  _MK_FIELD_CONST(0x1, G2SB_G2CONTROLSB_0_DBSEL_SHIFT)
#define G2SB_G2CONTROLSB_0_DBSEL_RANGE                  26:26
#define G2SB_G2CONTROLSB_0_DBSEL_WOFFSET                        0x0
#define G2SB_G2CONTROLSB_0_DBSEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_DBSEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLSB_0_DBSEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_DBSEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_DBSEL_DST_A                  _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLSB_0_DBSEL_DST_B                  _MK_ENUM_CONST(1)

#define G2SB_G2CONTROLSB_0_KEYEN_SHIFT                  _MK_SHIFT_CONST(27)
#define G2SB_G2CONTROLSB_0_KEYEN_FIELD                  _MK_FIELD_CONST(0x1, G2SB_G2CONTROLSB_0_KEYEN_SHIFT)
#define G2SB_G2CONTROLSB_0_KEYEN_RANGE                  27:27
#define G2SB_G2CONTROLSB_0_KEYEN_WOFFSET                        0x0
#define G2SB_G2CONTROLSB_0_KEYEN_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_KEYEN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLSB_0_KEYEN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_KEYEN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_KEYEN_DISABLE                        _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLSB_0_KEYEN_ENABLE                 _MK_ENUM_CONST(1)

#define G2SB_G2CONTROLSB_0_KPOL_SHIFT                   _MK_SHIFT_CONST(28)
#define G2SB_G2CONTROLSB_0_KPOL_FIELD                   _MK_FIELD_CONST(0x1, G2SB_G2CONTROLSB_0_KPOL_SHIFT)
#define G2SB_G2CONTROLSB_0_KPOL_RANGE                   28:28
#define G2SB_G2CONTROLSB_0_KPOL_WOFFSET                 0x0
#define G2SB_G2CONTROLSB_0_KPOL_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_KPOL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLSB_0_KPOL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_KPOL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_KPOL_WITHIN_BOUNDS                   _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLSB_0_KPOL_OUTSIDE_BOUNDS                  _MK_ENUM_CONST(1)

#define G2SB_G2CONTROLSB_0_ENDITH_SHIFT                 _MK_SHIFT_CONST(30)
#define G2SB_G2CONTROLSB_0_ENDITH_FIELD                 _MK_FIELD_CONST(0x1, G2SB_G2CONTROLSB_0_ENDITH_SHIFT)
#define G2SB_G2CONTROLSB_0_ENDITH_RANGE                 30:30
#define G2SB_G2CONTROLSB_0_ENDITH_WOFFSET                       0x0
#define G2SB_G2CONTROLSB_0_ENDITH_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_ENDITH_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLSB_0_ENDITH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_ENDITH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_ENDITH_DISABLE                       _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLSB_0_ENDITH_ENABLE                        _MK_ENUM_CONST(1)

#define G2SB_G2CONTROLSB_0_DISDW_SHIFT                  _MK_SHIFT_CONST(31)
#define G2SB_G2CONTROLSB_0_DISDW_FIELD                  _MK_FIELD_CONST(0x1, G2SB_G2CONTROLSB_0_DISDW_SHIFT)
#define G2SB_G2CONTROLSB_0_DISDW_RANGE                  31:31
#define G2SB_G2CONTROLSB_0_DISDW_WOFFSET                        0x0
#define G2SB_G2CONTROLSB_0_DISDW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_DISDW_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLSB_0_DISDW_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_DISDW_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSB_0_DISDW_GOTO_IMAGE_BUFFER                      _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLSB_0_DISDW_GOTO_EPP                       _MK_ENUM_CONST(1)


// Register G2SB_G2CONTROLSECOND_0
#define G2SB_G2CONTROLSECOND_0                  _MK_ADDR_CONST(0x1e)
#define G2SB_G2CONTROLSECOND_0_SECURE                   0x0
#define G2SB_G2CONTROLSECOND_0_WORD_COUNT                       0x1
#define G2SB_G2CONTROLSECOND_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_RESET_MASK                       _MK_MASK_CONST(0x3f61c3fe)
#define G2SB_G2CONTROLSECOND_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_READ_MASK                        _MK_MASK_CONST(0x3f71c3fe)
#define G2SB_G2CONTROLSECOND_0_WRITE_MASK                       _MK_MASK_CONST(0x3f71c3fe)
#define G2SB_G2CONTROLSECOND_0_BITSWAP_SHIFT                    _MK_SHIFT_CONST(1)
#define G2SB_G2CONTROLSECOND_0_BITSWAP_FIELD                    _MK_FIELD_CONST(0x1, G2SB_G2CONTROLSECOND_0_BITSWAP_SHIFT)
#define G2SB_G2CONTROLSECOND_0_BITSWAP_RANGE                    1:1
#define G2SB_G2CONTROLSECOND_0_BITSWAP_WOFFSET                  0x0
#define G2SB_G2CONTROLSECOND_0_BITSWAP_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_BITSWAP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLSECOND_0_BITSWAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_BITSWAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_BITSWAP_DISABLE                  _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLSECOND_0_BITSWAP_ENABLE                   _MK_ENUM_CONST(1)

#define G2SB_G2CONTROLSECOND_0_BEBSWAP_SHIFT                    _MK_SHIFT_CONST(2)
#define G2SB_G2CONTROLSECOND_0_BEBSWAP_FIELD                    _MK_FIELD_CONST(0x1, G2SB_G2CONTROLSECOND_0_BEBSWAP_SHIFT)
#define G2SB_G2CONTROLSECOND_0_BEBSWAP_RANGE                    2:2
#define G2SB_G2CONTROLSECOND_0_BEBSWAP_WOFFSET                  0x0
#define G2SB_G2CONTROLSECOND_0_BEBSWAP_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_BEBSWAP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLSECOND_0_BEBSWAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_BEBSWAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_BEBSWAP_DISABLE                  _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLSECOND_0_BEBSWAP_ENABLE                   _MK_ENUM_CONST(1)

#define G2SB_G2CONTROLSECOND_0_BEWSWAP_SHIFT                    _MK_SHIFT_CONST(3)
#define G2SB_G2CONTROLSECOND_0_BEWSWAP_FIELD                    _MK_FIELD_CONST(0x1, G2SB_G2CONTROLSECOND_0_BEWSWAP_SHIFT)
#define G2SB_G2CONTROLSECOND_0_BEWSWAP_RANGE                    3:3
#define G2SB_G2CONTROLSECOND_0_BEWSWAP_WOFFSET                  0x0
#define G2SB_G2CONTROLSECOND_0_BEWSWAP_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_BEWSWAP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLSECOND_0_BEWSWAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_BEWSWAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_BEWSWAP_DISABLE                  _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLSECOND_0_BEWSWAP_ENABLE                   _MK_ENUM_CONST(1)

#define G2SB_G2CONTROLSECOND_0_ALPTYPE_SHIFT                    _MK_SHIFT_CONST(4)
#define G2SB_G2CONTROLSECOND_0_ALPTYPE_FIELD                    _MK_FIELD_CONST(0x1f, G2SB_G2CONTROLSECOND_0_ALPTYPE_SHIFT)
#define G2SB_G2CONTROLSECOND_0_ALPTYPE_RANGE                    8:4
#define G2SB_G2CONTROLSECOND_0_ALPTYPE_WOFFSET                  0x0
#define G2SB_G2CONTROLSECOND_0_ALPTYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_ALPTYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x1f)
#define G2SB_G2CONTROLSECOND_0_ALPTYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_ALPTYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_ALPTYPE_FIX                      _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLSECOND_0_ALPTYPE_PL1BPP                   _MK_ENUM_CONST(1)
#define G2SB_G2CONTROLSECOND_0_ALPTYPE_PL2BPP                   _MK_ENUM_CONST(2)
#define G2SB_G2CONTROLSECOND_0_ALPTYPE_PL4BPP                   _MK_ENUM_CONST(3)
#define G2SB_G2CONTROLSECOND_0_ALPTYPE_PL8BPP                   _MK_ENUM_CONST(4)
#define G2SB_G2CONTROLSECOND_0_ALPTYPE_PL44BPP                  _MK_ENUM_CONST(5)
#define G2SB_G2CONTROLSECOND_0_ALPTYPE_PLS1BPP                  _MK_ENUM_CONST(6)
#define G2SB_G2CONTROLSECOND_0_ALPTYPE_PLS4BPPAL                        _MK_ENUM_CONST(7)
#define G2SB_G2CONTROLSECOND_0_ALPTYPE_PLS4BPP                  _MK_ENUM_CONST(8)
#define G2SB_G2CONTROLSECOND_0_ALPTYPE_PLS8BPP                  _MK_ENUM_CONST(9)
#define G2SB_G2CONTROLSECOND_0_ALPTYPE_PLS8BX                   _MK_ENUM_CONST(10)
#define G2SB_G2CONTROLSECOND_0_ALPTYPE_PLS1BPPAL                        _MK_ENUM_CONST(11)

#define G2SB_G2CONTROLSECOND_0_ALPSRCORDST_SHIFT                        _MK_SHIFT_CONST(9)
#define G2SB_G2CONTROLSECOND_0_ALPSRCORDST_FIELD                        _MK_FIELD_CONST(0x1, G2SB_G2CONTROLSECOND_0_ALPSRCORDST_SHIFT)
#define G2SB_G2CONTROLSECOND_0_ALPSRCORDST_RANGE                        9:9
#define G2SB_G2CONTROLSECOND_0_ALPSRCORDST_WOFFSET                      0x0
#define G2SB_G2CONTROLSECOND_0_ALPSRCORDST_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_ALPSRCORDST_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLSECOND_0_ALPSRCORDST_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_ALPSRCORDST_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_ALPSRCORDST_DISABLE                      _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLSECOND_0_ALPSRCORDST_ENABLE                       _MK_ENUM_CONST(1)

#define G2SB_G2CONTROLSECOND_0_PXLREP_SHIFT                     _MK_SHIFT_CONST(14)
#define G2SB_G2CONTROLSECOND_0_PXLREP_FIELD                     _MK_FIELD_CONST(0x1, G2SB_G2CONTROLSECOND_0_PXLREP_SHIFT)
#define G2SB_G2CONTROLSECOND_0_PXLREP_RANGE                     14:14
#define G2SB_G2CONTROLSECOND_0_PXLREP_WOFFSET                   0x0
#define G2SB_G2CONTROLSECOND_0_PXLREP_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_PXLREP_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLSECOND_0_PXLREP_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_PXLREP_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_PXLREP_DISABLE                   _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLSECOND_0_PXLREP_ENABLE                    _MK_ENUM_CONST(1)

#define G2SB_G2CONTROLSECOND_0_SWAPBLT_SHIFT                    _MK_SHIFT_CONST(15)
#define G2SB_G2CONTROLSECOND_0_SWAPBLT_FIELD                    _MK_FIELD_CONST(0x1, G2SB_G2CONTROLSECOND_0_SWAPBLT_SHIFT)
#define G2SB_G2CONTROLSECOND_0_SWAPBLT_RANGE                    15:15
#define G2SB_G2CONTROLSECOND_0_SWAPBLT_WOFFSET                  0x0
#define G2SB_G2CONTROLSECOND_0_SWAPBLT_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_SWAPBLT_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLSECOND_0_SWAPBLT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_SWAPBLT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_G2CONTROLSECOND_0_VCAA_SAFE_MODE_SHIFT                     _MK_SHIFT_CONST(16)
#define G2SB_G2CONTROLSECOND_0_VCAA_SAFE_MODE_FIELD                     _MK_FIELD_CONST(0x1, G2SB_G2CONTROLSECOND_0_VCAA_SAFE_MODE_SHIFT)
#define G2SB_G2CONTROLSECOND_0_VCAA_SAFE_MODE_RANGE                     16:16
#define G2SB_G2CONTROLSECOND_0_VCAA_SAFE_MODE_WOFFSET                   0x0
#define G2SB_G2CONTROLSECOND_0_VCAA_SAFE_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_VCAA_SAFE_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLSECOND_0_VCAA_SAFE_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_VCAA_SAFE_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_VCAA_SAFE_MODE_DISABLE                   _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLSECOND_0_VCAA_SAFE_MODE_ENABLE                    _MK_ENUM_CONST(1)

#define G2SB_G2CONTROLSECOND_0_G2NOSTOP_SHIFT                   _MK_SHIFT_CONST(20)
#define G2SB_G2CONTROLSECOND_0_G2NOSTOP_FIELD                   _MK_FIELD_CONST(0x1, G2SB_G2CONTROLSECOND_0_G2NOSTOP_SHIFT)
#define G2SB_G2CONTROLSECOND_0_G2NOSTOP_RANGE                   20:20
#define G2SB_G2CONTROLSECOND_0_G2NOSTOP_WOFFSET                 0x0
#define G2SB_G2CONTROLSECOND_0_G2NOSTOP_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_G2NOSTOP_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_G2NOSTOP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_G2NOSTOP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_G2CONTROLSECOND_0_CLIPC_SHIFT                      _MK_SHIFT_CONST(21)
#define G2SB_G2CONTROLSECOND_0_CLIPC_FIELD                      _MK_FIELD_CONST(0x3, G2SB_G2CONTROLSECOND_0_CLIPC_SHIFT)
#define G2SB_G2CONTROLSECOND_0_CLIPC_RANGE                      22:21
#define G2SB_G2CONTROLSECOND_0_CLIPC_WOFFSET                    0x0
#define G2SB_G2CONTROLSECOND_0_CLIPC_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_CLIPC_DEFAULT_MASK                       _MK_MASK_CONST(0x3)
#define G2SB_G2CONTROLSECOND_0_CLIPC_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_CLIPC_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_G2CONTROLSECOND_0_FR_MODE_SHIFT                    _MK_SHIFT_CONST(24)
#define G2SB_G2CONTROLSECOND_0_FR_MODE_FIELD                    _MK_FIELD_CONST(0x3, G2SB_G2CONTROLSECOND_0_FR_MODE_SHIFT)
#define G2SB_G2CONTROLSECOND_0_FR_MODE_RANGE                    25:24
#define G2SB_G2CONTROLSECOND_0_FR_MODE_WOFFSET                  0x0
#define G2SB_G2CONTROLSECOND_0_FR_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_FR_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_G2CONTROLSECOND_0_FR_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_FR_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_FR_MODE_DISABLE                  _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLSECOND_0_FR_MODE_SRC_DST_COPY                     _MK_ENUM_CONST(1)
#define G2SB_G2CONTROLSECOND_0_FR_MODE_SQUARE                   _MK_ENUM_CONST(2)
#define G2SB_G2CONTROLSECOND_0_FR_MODE_BLANK                    _MK_ENUM_CONST(3)

#define G2SB_G2CONTROLSECOND_0_FR_TYPE_SHIFT                    _MK_SHIFT_CONST(26)
#define G2SB_G2CONTROLSECOND_0_FR_TYPE_FIELD                    _MK_FIELD_CONST(0x7, G2SB_G2CONTROLSECOND_0_FR_TYPE_SHIFT)
#define G2SB_G2CONTROLSECOND_0_FR_TYPE_RANGE                    28:26
#define G2SB_G2CONTROLSECOND_0_FR_TYPE_WOFFSET                  0x0
#define G2SB_G2CONTROLSECOND_0_FR_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_FR_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define G2SB_G2CONTROLSECOND_0_FR_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_FR_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_FR_TYPE_FLIP_X                   _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLSECOND_0_FR_TYPE_FLIP_Y                   _MK_ENUM_CONST(1)
#define G2SB_G2CONTROLSECOND_0_FR_TYPE_TRANS_LR                 _MK_ENUM_CONST(2)
#define G2SB_G2CONTROLSECOND_0_FR_TYPE_TRANS_RL                 _MK_ENUM_CONST(3)
#define G2SB_G2CONTROLSECOND_0_FR_TYPE_ROT_90                   _MK_ENUM_CONST(4)
#define G2SB_G2CONTROLSECOND_0_FR_TYPE_ROT_180                  _MK_ENUM_CONST(5)
#define G2SB_G2CONTROLSECOND_0_FR_TYPE_ROT_270                  _MK_ENUM_CONST(6)
#define G2SB_G2CONTROLSECOND_0_FR_TYPE_IDENTITY                 _MK_ENUM_CONST(7)

#define G2SB_G2CONTROLSECOND_0_FR_READWAIT_SHIFT                        _MK_SHIFT_CONST(29)
#define G2SB_G2CONTROLSECOND_0_FR_READWAIT_FIELD                        _MK_FIELD_CONST(0x1, G2SB_G2CONTROLSECOND_0_FR_READWAIT_SHIFT)
#define G2SB_G2CONTROLSECOND_0_FR_READWAIT_RANGE                        29:29
#define G2SB_G2CONTROLSECOND_0_FR_READWAIT_WOFFSET                      0x0
#define G2SB_G2CONTROLSECOND_0_FR_READWAIT_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_FR_READWAIT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLSECOND_0_FR_READWAIT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_FR_READWAIT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLSECOND_0_FR_READWAIT_DISABLE                      _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLSECOND_0_FR_READWAIT_ENABLE                       _MK_ENUM_CONST(1)


// Register G2SB_G2CONTROLMAIN_0
#define G2SB_G2CONTROLMAIN_0                    _MK_ADDR_CONST(0x1f)
#define G2SB_G2CONTROLMAIN_0_SECURE                     0x0
#define G2SB_G2CONTROLMAIN_0_WORD_COUNT                         0x1
#define G2SB_G2CONTROLMAIN_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_RESET_MASK                         _MK_MASK_CONST(0x7eccffff)
#define G2SB_G2CONTROLMAIN_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_READ_MASK                  _MK_MASK_CONST(0x7fffffff)
#define G2SB_G2CONTROLMAIN_0_WRITE_MASK                         _MK_MASK_CONST(0x7fffffff)
#define G2SB_G2CONTROLMAIN_0_CMDT_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_G2CONTROLMAIN_0_CMDT_FIELD                 _MK_FIELD_CONST(0x3, G2SB_G2CONTROLMAIN_0_CMDT_SHIFT)
#define G2SB_G2CONTROLMAIN_0_CMDT_RANGE                 1:0
#define G2SB_G2CONTROLMAIN_0_CMDT_WOFFSET                       0x0
#define G2SB_G2CONTROLMAIN_0_CMDT_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_CMDT_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define G2SB_G2CONTROLMAIN_0_CMDT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_CMDT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_CMDT_BITBLT                        _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLMAIN_0_CMDT_LINEDRAW                      _MK_ENUM_CONST(1)
#define G2SB_G2CONTROLMAIN_0_CMDT_VCAA                  _MK_ENUM_CONST(2)
#define G2SB_G2CONTROLMAIN_0_CMDT_RESERVED1                     _MK_ENUM_CONST(3)

#define G2SB_G2CONTROLMAIN_0_TURBOFILL_SHIFT                    _MK_SHIFT_CONST(2)
#define G2SB_G2CONTROLMAIN_0_TURBOFILL_FIELD                    _MK_FIELD_CONST(0x1, G2SB_G2CONTROLMAIN_0_TURBOFILL_SHIFT)
#define G2SB_G2CONTROLMAIN_0_TURBOFILL_RANGE                    2:2
#define G2SB_G2CONTROLMAIN_0_TURBOFILL_WOFFSET                  0x0
#define G2SB_G2CONTROLMAIN_0_TURBOFILL_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_TURBOFILL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLMAIN_0_TURBOFILL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_TURBOFILL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_G2CONTROLMAIN_0_TEST0BIT_SHIFT                     _MK_SHIFT_CONST(3)
#define G2SB_G2CONTROLMAIN_0_TEST0BIT_FIELD                     _MK_FIELD_CONST(0x1, G2SB_G2CONTROLMAIN_0_TEST0BIT_SHIFT)
#define G2SB_G2CONTROLMAIN_0_TEST0BIT_RANGE                     3:3
#define G2SB_G2CONTROLMAIN_0_TEST0BIT_WOFFSET                   0x0
#define G2SB_G2CONTROLMAIN_0_TEST0BIT_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_TEST0BIT_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLMAIN_0_TEST0BIT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_TEST0BIT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_TEST0BIT_DISABLE                   _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLMAIN_0_TEST0BIT_ENABLE                    _MK_ENUM_CONST(1)

#define G2SB_G2CONTROLMAIN_0_FADEN_SHIFT                        _MK_SHIFT_CONST(4)
#define G2SB_G2CONTROLMAIN_0_FADEN_FIELD                        _MK_FIELD_CONST(0x1, G2SB_G2CONTROLMAIN_0_FADEN_SHIFT)
#define G2SB_G2CONTROLMAIN_0_FADEN_RANGE                        4:4
#define G2SB_G2CONTROLMAIN_0_FADEN_WOFFSET                      0x0
#define G2SB_G2CONTROLMAIN_0_FADEN_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_FADEN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLMAIN_0_FADEN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_FADEN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_FADEN_DISABLE                      _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLMAIN_0_FADEN_ENABLE                       _MK_ENUM_CONST(1)

#define G2SB_G2CONTROLMAIN_0_ALPEN_SHIFT                        _MK_SHIFT_CONST(5)
#define G2SB_G2CONTROLMAIN_0_ALPEN_FIELD                        _MK_FIELD_CONST(0x1, G2SB_G2CONTROLMAIN_0_ALPEN_SHIFT)
#define G2SB_G2CONTROLMAIN_0_ALPEN_RANGE                        5:5
#define G2SB_G2CONTROLMAIN_0_ALPEN_WOFFSET                      0x0
#define G2SB_G2CONTROLMAIN_0_ALPEN_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_ALPEN_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLMAIN_0_ALPEN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_ALPEN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_G2CONTROLMAIN_0_SRCSLD_SHIFT                       _MK_SHIFT_CONST(6)
#define G2SB_G2CONTROLMAIN_0_SRCSLD_FIELD                       _MK_FIELD_CONST(0x1, G2SB_G2CONTROLMAIN_0_SRCSLD_SHIFT)
#define G2SB_G2CONTROLMAIN_0_SRCSLD_RANGE                       6:6
#define G2SB_G2CONTROLMAIN_0_SRCSLD_WOFFSET                     0x0
#define G2SB_G2CONTROLMAIN_0_SRCSLD_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_SRCSLD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLMAIN_0_SRCSLD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_SRCSLD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_SRCSLD_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLMAIN_0_SRCSLD_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_G2CONTROLMAIN_0_PATSLD_SHIFT                       _MK_SHIFT_CONST(7)
#define G2SB_G2CONTROLMAIN_0_PATSLD_FIELD                       _MK_FIELD_CONST(0x1, G2SB_G2CONTROLMAIN_0_PATSLD_SHIFT)
#define G2SB_G2CONTROLMAIN_0_PATSLD_RANGE                       7:7
#define G2SB_G2CONTROLMAIN_0_PATSLD_WOFFSET                     0x0
#define G2SB_G2CONTROLMAIN_0_PATSLD_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_PATSLD_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLMAIN_0_PATSLD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_PATSLD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_PATSLD_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLMAIN_0_PATSLD_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_G2CONTROLMAIN_0_PATFL_SHIFT                        _MK_SHIFT_CONST(8)
#define G2SB_G2CONTROLMAIN_0_PATFL_FIELD                        _MK_FIELD_CONST(0x1, G2SB_G2CONTROLMAIN_0_PATFL_SHIFT)
#define G2SB_G2CONTROLMAIN_0_PATFL_RANGE                        8:8
#define G2SB_G2CONTROLMAIN_0_PATFL_WOFFSET                      0x0
#define G2SB_G2CONTROLMAIN_0_PATFL_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_PATFL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLMAIN_0_PATFL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_PATFL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_PATFL_DISABLE                      _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLMAIN_0_PATFL_ENABLE                       _MK_ENUM_CONST(1)

#define G2SB_G2CONTROLMAIN_0_XDIR_SHIFT                 _MK_SHIFT_CONST(9)
#define G2SB_G2CONTROLMAIN_0_XDIR_FIELD                 _MK_FIELD_CONST(0x1, G2SB_G2CONTROLMAIN_0_XDIR_SHIFT)
#define G2SB_G2CONTROLMAIN_0_XDIR_RANGE                 9:9
#define G2SB_G2CONTROLMAIN_0_XDIR_WOFFSET                       0x0
#define G2SB_G2CONTROLMAIN_0_XDIR_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_XDIR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLMAIN_0_XDIR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_XDIR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_G2CONTROLMAIN_0_YDIR_SHIFT                 _MK_SHIFT_CONST(10)
#define G2SB_G2CONTROLMAIN_0_YDIR_FIELD                 _MK_FIELD_CONST(0x1, G2SB_G2CONTROLMAIN_0_YDIR_SHIFT)
#define G2SB_G2CONTROLMAIN_0_YDIR_RANGE                 10:10
#define G2SB_G2CONTROLMAIN_0_YDIR_WOFFSET                       0x0
#define G2SB_G2CONTROLMAIN_0_YDIR_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_YDIR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLMAIN_0_YDIR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_YDIR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_G2CONTROLMAIN_0_XYTDW_SHIFT                        _MK_SHIFT_CONST(11)
#define G2SB_G2CONTROLMAIN_0_XYTDW_FIELD                        _MK_FIELD_CONST(0x1, G2SB_G2CONTROLMAIN_0_XYTDW_SHIFT)
#define G2SB_G2CONTROLMAIN_0_XYTDW_RANGE                        11:11
#define G2SB_G2CONTROLMAIN_0_XYTDW_WOFFSET                      0x0
#define G2SB_G2CONTROLMAIN_0_XYTDW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_XYTDW_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLMAIN_0_XYTDW_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_XYTDW_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_G2CONTROLMAIN_0_SRCPACK_SHIFT                      _MK_SHIFT_CONST(12)
#define G2SB_G2CONTROLMAIN_0_SRCPACK_FIELD                      _MK_FIELD_CONST(0x1, G2SB_G2CONTROLMAIN_0_SRCPACK_SHIFT)
#define G2SB_G2CONTROLMAIN_0_SRCPACK_RANGE                      12:12
#define G2SB_G2CONTROLMAIN_0_SRCPACK_WOFFSET                    0x0
#define G2SB_G2CONTROLMAIN_0_SRCPACK_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_SRCPACK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLMAIN_0_SRCPACK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_SRCPACK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_SRCPACK_DISABLE                    _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLMAIN_0_SRCPACK_ENABLE                     _MK_ENUM_CONST(1)

#define G2SB_G2CONTROLMAIN_0_PATPACK_SHIFT                      _MK_SHIFT_CONST(13)
#define G2SB_G2CONTROLMAIN_0_PATPACK_FIELD                      _MK_FIELD_CONST(0x1, G2SB_G2CONTROLMAIN_0_PATPACK_SHIFT)
#define G2SB_G2CONTROLMAIN_0_PATPACK_RANGE                      13:13
#define G2SB_G2CONTROLMAIN_0_PATPACK_WOFFSET                    0x0
#define G2SB_G2CONTROLMAIN_0_PATPACK_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_PATPACK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLMAIN_0_PATPACK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_PATPACK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_PATPACK_DISABLE                    _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLMAIN_0_PATPACK_ENABLE                     _MK_ENUM_CONST(1)

#define G2SB_G2CONTROLMAIN_0_YFLIP_SHIFT                        _MK_SHIFT_CONST(14)
#define G2SB_G2CONTROLMAIN_0_YFLIP_FIELD                        _MK_FIELD_CONST(0x1, G2SB_G2CONTROLMAIN_0_YFLIP_SHIFT)
#define G2SB_G2CONTROLMAIN_0_YFLIP_RANGE                        14:14
#define G2SB_G2CONTROLMAIN_0_YFLIP_WOFFSET                      0x0
#define G2SB_G2CONTROLMAIN_0_YFLIP_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_YFLIP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLMAIN_0_YFLIP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_YFLIP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_YFLIP_DSIABLE                      _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLMAIN_0_YFLIP_ENABLE                       _MK_ENUM_CONST(1)

#define G2SB_G2CONTROLMAIN_0_SRCSEL_SHIFT                       _MK_SHIFT_CONST(15)
#define G2SB_G2CONTROLMAIN_0_SRCSEL_FIELD                       _MK_FIELD_CONST(0x1, G2SB_G2CONTROLMAIN_0_SRCSEL_SHIFT)
#define G2SB_G2CONTROLMAIN_0_SRCSEL_RANGE                       15:15
#define G2SB_G2CONTROLMAIN_0_SRCSEL_WOFFSET                     0x0
#define G2SB_G2CONTROLMAIN_0_SRCSEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_SRCSEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLMAIN_0_SRCSEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_SRCSEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_SRCSEL_SCREEN                      _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLMAIN_0_SRCSEL_MEMORY                      _MK_ENUM_CONST(1)

#define G2SB_G2CONTROLMAIN_0_DSTCD_SHIFT                        _MK_SHIFT_CONST(16)
#define G2SB_G2CONTROLMAIN_0_DSTCD_FIELD                        _MK_FIELD_CONST(0x3, G2SB_G2CONTROLMAIN_0_DSTCD_SHIFT)
#define G2SB_G2CONTROLMAIN_0_DSTCD_RANGE                        17:16
#define G2SB_G2CONTROLMAIN_0_DSTCD_WOFFSET                      0x0
#define G2SB_G2CONTROLMAIN_0_DSTCD_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_DSTCD_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_DSTCD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_DSTCD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_DSTCD_BPP8                 _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLMAIN_0_DSTCD_BPP16                        _MK_ENUM_CONST(1)
#define G2SB_G2CONTROLMAIN_0_DSTCD_BPP32                        _MK_ENUM_CONST(2)
#define G2SB_G2CONTROLMAIN_0_DSTCD_RESERVED3                    _MK_ENUM_CONST(3)

#define G2SB_G2CONTROLMAIN_0_DSTT_SHIFT                 _MK_SHIFT_CONST(18)
#define G2SB_G2CONTROLMAIN_0_DSTT_FIELD                 _MK_FIELD_CONST(0x3, G2SB_G2CONTROLMAIN_0_DSTT_SHIFT)
#define G2SB_G2CONTROLMAIN_0_DSTT_RANGE                 19:18
#define G2SB_G2CONTROLMAIN_0_DSTT_WOFFSET                       0x0
#define G2SB_G2CONTROLMAIN_0_DSTT_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_DSTT_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define G2SB_G2CONTROLMAIN_0_DSTT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_DSTT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_G2CONTROLMAIN_0_SRCCD_SHIFT                        _MK_SHIFT_CONST(20)
#define G2SB_G2CONTROLMAIN_0_SRCCD_FIELD                        _MK_FIELD_CONST(0x1, G2SB_G2CONTROLMAIN_0_SRCCD_SHIFT)
#define G2SB_G2CONTROLMAIN_0_SRCCD_RANGE                        20:20
#define G2SB_G2CONTROLMAIN_0_SRCCD_WOFFSET                      0x0
#define G2SB_G2CONTROLMAIN_0_SRCCD_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_SRCCD_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_SRCCD_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_SRCCD_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_G2CONTROLMAIN_0_HLMONO_SHIFT                       _MK_SHIFT_CONST(21)
#define G2SB_G2CONTROLMAIN_0_HLMONO_FIELD                       _MK_FIELD_CONST(0x1, G2SB_G2CONTROLMAIN_0_HLMONO_SHIFT)
#define G2SB_G2CONTROLMAIN_0_HLMONO_RANGE                       21:21
#define G2SB_G2CONTROLMAIN_0_HLMONO_WOFFSET                     0x0
#define G2SB_G2CONTROLMAIN_0_HLMONO_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_HLMONO_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_HLMONO_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_HLMONO_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_G2CONTROLMAIN_0_SRCT_SHIFT                 _MK_SHIFT_CONST(22)
#define G2SB_G2CONTROLMAIN_0_SRCT_FIELD                 _MK_FIELD_CONST(0x3, G2SB_G2CONTROLMAIN_0_SRCT_SHIFT)
#define G2SB_G2CONTROLMAIN_0_SRCT_RANGE                 23:22
#define G2SB_G2CONTROLMAIN_0_SRCT_WOFFSET                       0x0
#define G2SB_G2CONTROLMAIN_0_SRCT_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_SRCT_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define G2SB_G2CONTROLMAIN_0_SRCT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_SRCT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_G2CONTROLMAIN_0_SRCBAS_SHIFT                       _MK_SHIFT_CONST(24)
#define G2SB_G2CONTROLMAIN_0_SRCBAS_FIELD                       _MK_FIELD_CONST(0x1, G2SB_G2CONTROLMAIN_0_SRCBAS_SHIFT)
#define G2SB_G2CONTROLMAIN_0_SRCBAS_RANGE                       24:24
#define G2SB_G2CONTROLMAIN_0_SRCBAS_WOFFSET                     0x0
#define G2SB_G2CONTROLMAIN_0_SRCBAS_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_SRCBAS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_SRCBAS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_SRCBAS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_G2CONTROLMAIN_0_GCSW_SHIFT                 _MK_SHIFT_CONST(25)
#define G2SB_G2CONTROLMAIN_0_GCSW_FIELD                 _MK_FIELD_CONST(0x3, G2SB_G2CONTROLMAIN_0_GCSW_SHIFT)
#define G2SB_G2CONTROLMAIN_0_GCSW_RANGE                 26:25
#define G2SB_G2CONTROLMAIN_0_GCSW_WOFFSET                       0x0
#define G2SB_G2CONTROLMAIN_0_GCSW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_GCSW_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define G2SB_G2CONTROLMAIN_0_GCSW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_GCSW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_G2CONTROLMAIN_0_SRCDIR_SHIFT                       _MK_SHIFT_CONST(27)
#define G2SB_G2CONTROLMAIN_0_SRCDIR_FIELD                       _MK_FIELD_CONST(0x1, G2SB_G2CONTROLMAIN_0_SRCDIR_SHIFT)
#define G2SB_G2CONTROLMAIN_0_SRCDIR_RANGE                       27:27
#define G2SB_G2CONTROLMAIN_0_SRCDIR_WOFFSET                     0x0
#define G2SB_G2CONTROLMAIN_0_SRCDIR_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_SRCDIR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLMAIN_0_SRCDIR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_SRCDIR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_G2CONTROLMAIN_0_DSTDIR_SHIFT                       _MK_SHIFT_CONST(28)
#define G2SB_G2CONTROLMAIN_0_DSTDIR_FIELD                       _MK_FIELD_CONST(0x1, G2SB_G2CONTROLMAIN_0_DSTDIR_SHIFT)
#define G2SB_G2CONTROLMAIN_0_DSTDIR_RANGE                       28:28
#define G2SB_G2CONTROLMAIN_0_DSTDIR_WOFFSET                     0x0
#define G2SB_G2CONTROLMAIN_0_DSTDIR_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_DSTDIR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLMAIN_0_DSTDIR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_DSTDIR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_G2CONTROLMAIN_0_DST_RD_WR_SEP_SHIFT                        _MK_SHIFT_CONST(29)
#define G2SB_G2CONTROLMAIN_0_DST_RD_WR_SEP_FIELD                        _MK_FIELD_CONST(0x1, G2SB_G2CONTROLMAIN_0_DST_RD_WR_SEP_SHIFT)
#define G2SB_G2CONTROLMAIN_0_DST_RD_WR_SEP_RANGE                        29:29
#define G2SB_G2CONTROLMAIN_0_DST_RD_WR_SEP_WOFFSET                      0x0
#define G2SB_G2CONTROLMAIN_0_DST_RD_WR_SEP_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_DST_RD_WR_SEP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLMAIN_0_DST_RD_WR_SEP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_DST_RD_WR_SEP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_G2CONTROLMAIN_0_PATSEL_SHIFT                       _MK_SHIFT_CONST(30)
#define G2SB_G2CONTROLMAIN_0_PATSEL_FIELD                       _MK_FIELD_CONST(0x1, G2SB_G2CONTROLMAIN_0_PATSEL_SHIFT)
#define G2SB_G2CONTROLMAIN_0_PATSEL_RANGE                       30:30
#define G2SB_G2CONTROLMAIN_0_PATSEL_WOFFSET                     0x0
#define G2SB_G2CONTROLMAIN_0_PATSEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_PATSEL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_G2CONTROLMAIN_0_PATSEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_PATSEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2CONTROLMAIN_0_PATSEL_SCREEN                      _MK_ENUM_CONST(0)
#define G2SB_G2CONTROLMAIN_0_PATSEL_MEMORY                      _MK_ENUM_CONST(1)


// Register G2SB_G2ROPFADE_0
#define G2SB_G2ROPFADE_0                        _MK_ADDR_CONST(0x20)
#define G2SB_G2ROPFADE_0_SECURE                         0x0
#define G2SB_G2ROPFADE_0_WORD_COUNT                     0x1
#define G2SB_G2ROPFADE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_G2ROPFADE_0_RESET_MASK                     _MK_MASK_CONST(0xff)
#define G2SB_G2ROPFADE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_G2ROPFADE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2ROPFADE_0_READ_MASK                      _MK_MASK_CONST(0xffff00ff)
#define G2SB_G2ROPFADE_0_WRITE_MASK                     _MK_MASK_CONST(0xffff00ff)
#define G2SB_G2ROPFADE_0_ROP_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_G2ROPFADE_0_ROP_FIELD                      _MK_FIELD_CONST(0xff, G2SB_G2ROPFADE_0_ROP_SHIFT)
#define G2SB_G2ROPFADE_0_ROP_RANGE                      7:0
#define G2SB_G2ROPFADE_0_ROP_WOFFSET                    0x0
#define G2SB_G2ROPFADE_0_ROP_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2ROPFADE_0_ROP_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define G2SB_G2ROPFADE_0_ROP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2ROPFADE_0_ROP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_G2ROPFADE_0_FADCOE_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_G2ROPFADE_0_FADCOE_FIELD                   _MK_FIELD_CONST(0xff, G2SB_G2ROPFADE_0_FADCOE_SHIFT)
#define G2SB_G2ROPFADE_0_FADCOE_RANGE                   23:16
#define G2SB_G2ROPFADE_0_FADCOE_WOFFSET                 0x0
#define G2SB_G2ROPFADE_0_FADCOE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2ROPFADE_0_FADCOE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_G2ROPFADE_0_FADCOE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2ROPFADE_0_FADCOE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_G2ROPFADE_0_FADOFF_SHIFT                   _MK_SHIFT_CONST(24)
#define G2SB_G2ROPFADE_0_FADOFF_FIELD                   _MK_FIELD_CONST(0xff, G2SB_G2ROPFADE_0_FADOFF_SHIFT)
#define G2SB_G2ROPFADE_0_FADOFF_RANGE                   31:24
#define G2SB_G2ROPFADE_0_FADOFF_WOFFSET                 0x0
#define G2SB_G2ROPFADE_0_FADOFF_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2ROPFADE_0_FADOFF_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_G2ROPFADE_0_FADOFF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2ROPFADE_0_FADOFF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_G2ALPHABLEND_0
#define G2SB_G2ALPHABLEND_0                     _MK_ADDR_CONST(0x21)
#define G2SB_G2ALPHABLEND_0_SECURE                      0x0
#define G2SB_G2ALPHABLEND_0_WORD_COUNT                  0x1
#define G2SB_G2ALPHABLEND_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_G2ALPHABLEND_0_RESET_MASK                  _MK_MASK_CONST(0x100)
#define G2SB_G2ALPHABLEND_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_G2ALPHABLEND_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2ALPHABLEND_0_READ_MASK                   _MK_MASK_CONST(0xffff01ff)
#define G2SB_G2ALPHABLEND_0_WRITE_MASK                  _MK_MASK_CONST(0xffff01ff)
#define G2SB_G2ALPHABLEND_0_ALPHA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_G2ALPHABLEND_0_ALPHA_FIELD                 _MK_FIELD_CONST(0xff, G2SB_G2ALPHABLEND_0_ALPHA_SHIFT)
#define G2SB_G2ALPHABLEND_0_ALPHA_RANGE                 7:0
#define G2SB_G2ALPHABLEND_0_ALPHA_WOFFSET                       0x0
#define G2SB_G2ALPHABLEND_0_ALPHA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2ALPHABLEND_0_ALPHA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2ALPHABLEND_0_ALPHA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2ALPHABLEND_0_ALPHA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_G2ALPHABLEND_0_ALPHAINV_SHIFT                      _MK_SHIFT_CONST(8)
#define G2SB_G2ALPHABLEND_0_ALPHAINV_FIELD                      _MK_FIELD_CONST(0x1, G2SB_G2ALPHABLEND_0_ALPHAINV_SHIFT)
#define G2SB_G2ALPHABLEND_0_ALPHAINV_RANGE                      8:8
#define G2SB_G2ALPHABLEND_0_ALPHAINV_WOFFSET                    0x0
#define G2SB_G2ALPHABLEND_0_ALPHAINV_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2ALPHABLEND_0_ALPHAINV_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define G2SB_G2ALPHABLEND_0_ALPHAINV_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2ALPHABLEND_0_ALPHAINV_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_G2ALPHABLEND_0_ALPHA0V_SHIFT                       _MK_SHIFT_CONST(16)
#define G2SB_G2ALPHABLEND_0_ALPHA0V_FIELD                       _MK_FIELD_CONST(0xff, G2SB_G2ALPHABLEND_0_ALPHA0V_SHIFT)
#define G2SB_G2ALPHABLEND_0_ALPHA0V_RANGE                       23:16
#define G2SB_G2ALPHABLEND_0_ALPHA0V_WOFFSET                     0x0
#define G2SB_G2ALPHABLEND_0_ALPHA0V_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2ALPHABLEND_0_ALPHA0V_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2ALPHABLEND_0_ALPHA0V_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2ALPHABLEND_0_ALPHA0V_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_G2ALPHABLEND_0_ALPHA1V_SHIFT                       _MK_SHIFT_CONST(24)
#define G2SB_G2ALPHABLEND_0_ALPHA1V_FIELD                       _MK_FIELD_CONST(0xff, G2SB_G2ALPHABLEND_0_ALPHA1V_SHIFT)
#define G2SB_G2ALPHABLEND_0_ALPHA1V_RANGE                       31:24
#define G2SB_G2ALPHABLEND_0_ALPHA1V_WOFFSET                     0x0
#define G2SB_G2ALPHABLEND_0_ALPHA1V_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2ALPHABLEND_0_ALPHA1V_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2ALPHABLEND_0_ALPHA1V_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2ALPHABLEND_0_ALPHA1V_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_G2CLIPLEFTTOP_0
#define G2SB_G2CLIPLEFTTOP_0                    _MK_ADDR_CONST(0x22)
#define G2SB_G2CLIPLEFTTOP_0_SECURE                     0x0
#define G2SB_G2CLIPLEFTTOP_0_WORD_COUNT                         0x1
#define G2SB_G2CLIPLEFTTOP_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_G2CLIPLEFTTOP_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_G2CLIPLEFTTOP_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_G2CLIPLEFTTOP_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_G2CLIPLEFTTOP_0_READ_MASK                  _MK_MASK_CONST(0x7fff7fff)
#define G2SB_G2CLIPLEFTTOP_0_WRITE_MASK                         _MK_MASK_CONST(0x7fff7fff)
#define G2SB_G2CLIPLEFTTOP_0_CLIPL_SHIFT                        _MK_SHIFT_CONST(0)
#define G2SB_G2CLIPLEFTTOP_0_CLIPL_FIELD                        _MK_FIELD_CONST(0x7fff, G2SB_G2CLIPLEFTTOP_0_CLIPL_SHIFT)
#define G2SB_G2CLIPLEFTTOP_0_CLIPL_RANGE                        14:0
#define G2SB_G2CLIPLEFTTOP_0_CLIPL_WOFFSET                      0x0
#define G2SB_G2CLIPLEFTTOP_0_CLIPL_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2CLIPLEFTTOP_0_CLIPL_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_G2CLIPLEFTTOP_0_CLIPL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2CLIPLEFTTOP_0_CLIPL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_G2CLIPLEFTTOP_0_CLIPT_SHIFT                        _MK_SHIFT_CONST(16)
#define G2SB_G2CLIPLEFTTOP_0_CLIPT_FIELD                        _MK_FIELD_CONST(0x7fff, G2SB_G2CLIPLEFTTOP_0_CLIPT_SHIFT)
#define G2SB_G2CLIPLEFTTOP_0_CLIPT_RANGE                        30:16
#define G2SB_G2CLIPLEFTTOP_0_CLIPT_WOFFSET                      0x0
#define G2SB_G2CLIPLEFTTOP_0_CLIPT_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2CLIPLEFTTOP_0_CLIPT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_G2CLIPLEFTTOP_0_CLIPT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2CLIPLEFTTOP_0_CLIPT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register G2SB_G2CLIPRIGHTBOT_0
#define G2SB_G2CLIPRIGHTBOT_0                   _MK_ADDR_CONST(0x23)
#define G2SB_G2CLIPRIGHTBOT_0_SECURE                    0x0
#define G2SB_G2CLIPRIGHTBOT_0_WORD_COUNT                        0x1
#define G2SB_G2CLIPRIGHTBOT_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_G2CLIPRIGHTBOT_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2CLIPRIGHTBOT_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_G2CLIPRIGHTBOT_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_G2CLIPRIGHTBOT_0_READ_MASK                         _MK_MASK_CONST(0x7fff7fff)
#define G2SB_G2CLIPRIGHTBOT_0_WRITE_MASK                        _MK_MASK_CONST(0x7fff7fff)
#define G2SB_G2CLIPRIGHTBOT_0_CLIPR_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_G2CLIPRIGHTBOT_0_CLIPR_FIELD                       _MK_FIELD_CONST(0x7fff, G2SB_G2CLIPRIGHTBOT_0_CLIPR_SHIFT)
#define G2SB_G2CLIPRIGHTBOT_0_CLIPR_RANGE                       14:0
#define G2SB_G2CLIPRIGHTBOT_0_CLIPR_WOFFSET                     0x0
#define G2SB_G2CLIPRIGHTBOT_0_CLIPR_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2CLIPRIGHTBOT_0_CLIPR_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2CLIPRIGHTBOT_0_CLIPR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2CLIPRIGHTBOT_0_CLIPR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_G2CLIPRIGHTBOT_0_CLIPB_SHIFT                       _MK_SHIFT_CONST(16)
#define G2SB_G2CLIPRIGHTBOT_0_CLIPB_FIELD                       _MK_FIELD_CONST(0x7fff, G2SB_G2CLIPRIGHTBOT_0_CLIPB_SHIFT)
#define G2SB_G2CLIPRIGHTBOT_0_CLIPB_RANGE                       30:16
#define G2SB_G2CLIPRIGHTBOT_0_CLIPB_WOFFSET                     0x0
#define G2SB_G2CLIPRIGHTBOT_0_CLIPB_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2CLIPRIGHTBOT_0_CLIPB_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2CLIPRIGHTBOT_0_CLIPB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2CLIPRIGHTBOT_0_CLIPB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_G2PATPACK_0
#define G2SB_G2PATPACK_0                        _MK_ADDR_CONST(0x24)
#define G2SB_G2PATPACK_0_SECURE                         0x0
#define G2SB_G2PATPACK_0_WORD_COUNT                     0x1
#define G2SB_G2PATPACK_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_G2PATPACK_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2PATPACK_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_G2PATPACK_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2PATPACK_0_READ_MASK                      _MK_MASK_CONST(0xf)
#define G2SB_G2PATPACK_0_WRITE_MASK                     _MK_MASK_CONST(0xf)
#define G2SB_G2PATPACK_0_PATLNGAP_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_G2PATPACK_0_PATLNGAP_FIELD                 _MK_FIELD_CONST(0xf, G2SB_G2PATPACK_0_PATLNGAP_SHIFT)
#define G2SB_G2PATPACK_0_PATLNGAP_RANGE                 3:0
#define G2SB_G2PATPACK_0_PATLNGAP_WOFFSET                       0x0
#define G2SB_G2PATPACK_0_PATLNGAP_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2PATPACK_0_PATLNGAP_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2PATPACK_0_PATLNGAP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2PATPACK_0_PATLNGAP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_G2PATPACK_SIZE_0
#define G2SB_G2PATPACK_SIZE_0                   _MK_ADDR_CONST(0x25)
#define G2SB_G2PATPACK_SIZE_0_SECURE                    0x0
#define G2SB_G2PATPACK_SIZE_0_WORD_COUNT                        0x1
#define G2SB_G2PATPACK_SIZE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_G2PATPACK_SIZE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2PATPACK_SIZE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_G2PATPACK_SIZE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_G2PATPACK_SIZE_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_G2PATPACK_SIZE_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_G2PATPACK_SIZE_0_PATMONOW_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_G2PATPACK_SIZE_0_PATMONOW_FIELD                    _MK_FIELD_CONST(0xffff, G2SB_G2PATPACK_SIZE_0_PATMONOW_SHIFT)
#define G2SB_G2PATPACK_SIZE_0_PATMONOW_RANGE                    15:0
#define G2SB_G2PATPACK_SIZE_0_PATMONOW_WOFFSET                  0x0
#define G2SB_G2PATPACK_SIZE_0_PATMONOW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2PATPACK_SIZE_0_PATMONOW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2PATPACK_SIZE_0_PATMONOW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2PATPACK_SIZE_0_PATMONOW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_G2PATPACK_SIZE_0_PATMONOH_SHIFT                    _MK_SHIFT_CONST(16)
#define G2SB_G2PATPACK_SIZE_0_PATMONOH_FIELD                    _MK_FIELD_CONST(0xffff, G2SB_G2PATPACK_SIZE_0_PATMONOH_SHIFT)
#define G2SB_G2PATPACK_SIZE_0_PATMONOH_RANGE                    31:16
#define G2SB_G2PATPACK_SIZE_0_PATMONOH_WOFFSET                  0x0
#define G2SB_G2PATPACK_SIZE_0_PATMONOH_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2PATPACK_SIZE_0_PATMONOH_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2PATPACK_SIZE_0_PATMONOH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2PATPACK_SIZE_0_PATMONOH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_G2PATBA_0
#define G2SB_G2PATBA_0                  _MK_ADDR_CONST(0x26)
#define G2SB_G2PATBA_0_SECURE                   0x0
#define G2SB_G2PATBA_0_WORD_COUNT                       0x1
#define G2SB_G2PATBA_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_G2PATBA_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2PATBA_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_G2PATBA_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2PATBA_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_G2PATBA_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_G2PATBA_0_PATBA_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_G2PATBA_0_PATBA_FIELD                      _MK_FIELD_CONST(0xffffffff, G2SB_G2PATBA_0_PATBA_SHIFT)
#define G2SB_G2PATBA_0_PATBA_RANGE                      31:0
#define G2SB_G2PATBA_0_PATBA_WOFFSET                    0x0
#define G2SB_G2PATBA_0_PATBA_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2PATBA_0_PATBA_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2PATBA_0_PATBA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2PATBA_0_PATBA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_G2PATOS_0
#define G2SB_G2PATOS_0                  _MK_ADDR_CONST(0x27)
#define G2SB_G2PATOS_0_SECURE                   0x0
#define G2SB_G2PATOS_0_WORD_COUNT                       0x1
#define G2SB_G2PATOS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_G2PATOS_0_RESET_MASK                       _MK_MASK_CONST(0x600000)
#define G2SB_G2PATOS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_G2PATOS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2PATOS_0_READ_MASK                        _MK_MASK_CONST(0xff61ffff)
#define G2SB_G2PATOS_0_WRITE_MASK                       _MK_MASK_CONST(0xff61ffff)
#define G2SB_G2PATOS_0_PATST_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_G2PATOS_0_PATST_FIELD                      _MK_FIELD_CONST(0xffff, G2SB_G2PATOS_0_PATST_SHIFT)
#define G2SB_G2PATOS_0_PATST_RANGE                      15:0
#define G2SB_G2PATOS_0_PATST_WOFFSET                    0x0
#define G2SB_G2PATOS_0_PATST_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2PATOS_0_PATST_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2PATOS_0_PATST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2PATOS_0_PATST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_G2PATOS_0_PATCD_SHIFT                      _MK_SHIFT_CONST(16)
#define G2SB_G2PATOS_0_PATCD_FIELD                      _MK_FIELD_CONST(0x1, G2SB_G2PATOS_0_PATCD_SHIFT)
#define G2SB_G2PATOS_0_PATCD_RANGE                      16:16
#define G2SB_G2PATOS_0_PATCD_WOFFSET                    0x0
#define G2SB_G2PATOS_0_PATCD_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2PATOS_0_PATCD_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2PATOS_0_PATCD_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2PATOS_0_PATCD_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_G2PATOS_0_PATT_SHIFT                       _MK_SHIFT_CONST(21)
#define G2SB_G2PATOS_0_PATT_FIELD                       _MK_FIELD_CONST(0x3, G2SB_G2PATOS_0_PATT_SHIFT)
#define G2SB_G2PATOS_0_PATT_RANGE                       22:21
#define G2SB_G2PATOS_0_PATT_WOFFSET                     0x0
#define G2SB_G2PATOS_0_PATT_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2PATOS_0_PATT_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define G2SB_G2PATOS_0_PATT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2PATOS_0_PATT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_G2PATOS_0_PATXO_SHIFT                      _MK_SHIFT_CONST(24)
#define G2SB_G2PATOS_0_PATXO_FIELD                      _MK_FIELD_CONST(0xf, G2SB_G2PATOS_0_PATXO_SHIFT)
#define G2SB_G2PATOS_0_PATXO_RANGE                      27:24
#define G2SB_G2PATOS_0_PATXO_WOFFSET                    0x0
#define G2SB_G2PATOS_0_PATXO_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2PATOS_0_PATXO_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2PATOS_0_PATXO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2PATOS_0_PATXO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_G2PATOS_0_PATYO_SHIFT                      _MK_SHIFT_CONST(28)
#define G2SB_G2PATOS_0_PATYO_FIELD                      _MK_FIELD_CONST(0xf, G2SB_G2PATOS_0_PATYO_SHIFT)
#define G2SB_G2PATOS_0_PATYO_RANGE                      31:28
#define G2SB_G2PATOS_0_PATYO_WOFFSET                    0x0
#define G2SB_G2PATOS_0_PATYO_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2PATOS_0_PATYO_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2PATOS_0_PATYO_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2PATOS_0_PATYO_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_G2PATBGC_0
#define G2SB_G2PATBGC_0                 _MK_ADDR_CONST(0x28)
#define G2SB_G2PATBGC_0_SECURE                  0x0
#define G2SB_G2PATBGC_0_WORD_COUNT                      0x1
#define G2SB_G2PATBGC_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_G2PATBGC_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2PATBGC_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_G2PATBGC_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_G2PATBGC_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_G2PATBGC_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_G2PATBGC_0_PATBGC_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_G2PATBGC_0_PATBGC_FIELD                    _MK_FIELD_CONST(0xffffffff, G2SB_G2PATBGC_0_PATBGC_SHIFT)
#define G2SB_G2PATBGC_0_PATBGC_RANGE                    31:0
#define G2SB_G2PATBGC_0_PATBGC_WOFFSET                  0x0
#define G2SB_G2PATBGC_0_PATBGC_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2PATBGC_0_PATBGC_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2PATBGC_0_PATBGC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2PATBGC_0_PATBGC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_G2PATFGC_0
#define G2SB_G2PATFGC_0                 _MK_ADDR_CONST(0x29)
#define G2SB_G2PATFGC_0_SECURE                  0x0
#define G2SB_G2PATFGC_0_WORD_COUNT                      0x1
#define G2SB_G2PATFGC_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_G2PATFGC_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2PATFGC_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_G2PATFGC_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_G2PATFGC_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_G2PATFGC_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_G2PATFGC_0_PATFGC_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_G2PATFGC_0_PATFGC_FIELD                    _MK_FIELD_CONST(0xffffffff, G2SB_G2PATFGC_0_PATFGC_SHIFT)
#define G2SB_G2PATFGC_0_PATFGC_RANGE                    31:0
#define G2SB_G2PATFGC_0_PATFGC_WOFFSET                  0x0
#define G2SB_G2PATFGC_0_PATFGC_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2PATFGC_0_PATFGC_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2PATFGC_0_PATFGC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2PATFGC_0_PATFGC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_G2PATKEY_0
#define G2SB_G2PATKEY_0                 _MK_ADDR_CONST(0x2a)
#define G2SB_G2PATKEY_0_SECURE                  0x0
#define G2SB_G2PATKEY_0_WORD_COUNT                      0x1
#define G2SB_G2PATKEY_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_G2PATKEY_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2PATKEY_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_G2PATKEY_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_G2PATKEY_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_G2PATKEY_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_G2PATKEY_0_PATKEY_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_G2PATKEY_0_PATKEY_FIELD                    _MK_FIELD_CONST(0xffffffff, G2SB_G2PATKEY_0_PATKEY_SHIFT)
#define G2SB_G2PATKEY_0_PATKEY_RANGE                    31:0
#define G2SB_G2PATKEY_0_PATKEY_WOFFSET                  0x0
#define G2SB_G2PATKEY_0_PATKEY_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2PATKEY_0_PATKEY_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2PATKEY_0_PATKEY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2PATKEY_0_PATKEY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_G2DSTBA_0
#define G2SB_G2DSTBA_0                  _MK_ADDR_CONST(0x2b)
#define G2SB_G2DSTBA_0_SECURE                   0x0
#define G2SB_G2DSTBA_0_WORD_COUNT                       0x1
#define G2SB_G2DSTBA_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_G2DSTBA_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2DSTBA_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_G2DSTBA_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2DSTBA_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_G2DSTBA_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_G2DSTBA_0_DSTBA_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_G2DSTBA_0_DSTBA_FIELD                      _MK_FIELD_CONST(0xffffffff, G2SB_G2DSTBA_0_DSTBA_SHIFT)
#define G2SB_G2DSTBA_0_DSTBA_RANGE                      31:0
#define G2SB_G2DSTBA_0_DSTBA_WOFFSET                    0x0
#define G2SB_G2DSTBA_0_DSTBA_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2DSTBA_0_DSTBA_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2DSTBA_0_DSTBA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2DSTBA_0_DSTBA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_G2DSTBA_B_0
#define G2SB_G2DSTBA_B_0                        _MK_ADDR_CONST(0x2c)
#define G2SB_G2DSTBA_B_0_SECURE                         0x0
#define G2SB_G2DSTBA_B_0_WORD_COUNT                     0x1
#define G2SB_G2DSTBA_B_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_G2DSTBA_B_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2DSTBA_B_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_G2DSTBA_B_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2DSTBA_B_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_G2DSTBA_B_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define G2SB_G2DSTBA_B_0_DSTBA_B_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_G2DSTBA_B_0_DSTBA_B_FIELD                  _MK_FIELD_CONST(0xffffffff, G2SB_G2DSTBA_B_0_DSTBA_B_SHIFT)
#define G2SB_G2DSTBA_B_0_DSTBA_B_RANGE                  31:0
#define G2SB_G2DSTBA_B_0_DSTBA_B_WOFFSET                        0x0
#define G2SB_G2DSTBA_B_0_DSTBA_B_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_G2DSTBA_B_0_DSTBA_B_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_G2DSTBA_B_0_DSTBA_B_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2DSTBA_B_0_DSTBA_B_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_G2DSTBA_C_0
#define G2SB_G2DSTBA_C_0                        _MK_ADDR_CONST(0x2d)
#define G2SB_G2DSTBA_C_0_SECURE                         0x0
#define G2SB_G2DSTBA_C_0_WORD_COUNT                     0x1
#define G2SB_G2DSTBA_C_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_G2DSTBA_C_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2DSTBA_C_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_G2DSTBA_C_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2DSTBA_C_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_G2DSTBA_C_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define G2SB_G2DSTBA_C_0_DSTBA_C_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_G2DSTBA_C_0_DSTBA_C_FIELD                  _MK_FIELD_CONST(0xffffffff, G2SB_G2DSTBA_C_0_DSTBA_C_SHIFT)
#define G2SB_G2DSTBA_C_0_DSTBA_C_RANGE                  31:0
#define G2SB_G2DSTBA_C_0_DSTBA_C_WOFFSET                        0x0
#define G2SB_G2DSTBA_C_0_DSTBA_C_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_G2DSTBA_C_0_DSTBA_C_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_G2DSTBA_C_0_DSTBA_C_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2DSTBA_C_0_DSTBA_C_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_G2DSTST_0
#define G2SB_G2DSTST_0                  _MK_ADDR_CONST(0x2e)
#define G2SB_G2DSTST_0_SECURE                   0x0
#define G2SB_G2DSTST_0_WORD_COUNT                       0x1
#define G2SB_G2DSTST_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_G2DSTST_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2DSTST_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_G2DSTST_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2DSTST_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_G2DSTST_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_G2DSTST_0_DSTS_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_G2DSTST_0_DSTS_FIELD                       _MK_FIELD_CONST(0xffff, G2SB_G2DSTST_0_DSTS_SHIFT)
#define G2SB_G2DSTST_0_DSTS_RANGE                       15:0
#define G2SB_G2DSTST_0_DSTS_WOFFSET                     0x0
#define G2SB_G2DSTST_0_DSTS_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2DSTST_0_DSTS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2DSTST_0_DSTS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2DSTST_0_DSTS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_G2SRCPACK_0
#define G2SB_G2SRCPACK_0                        _MK_ADDR_CONST(0x2f)
#define G2SB_G2SRCPACK_0_SECURE                         0x0
#define G2SB_G2SRCPACK_0_WORD_COUNT                     0x1
#define G2SB_G2SRCPACK_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_G2SRCPACK_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2SRCPACK_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_G2SRCPACK_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2SRCPACK_0_READ_MASK                      _MK_MASK_CONST(0xf)
#define G2SB_G2SRCPACK_0_WRITE_MASK                     _MK_MASK_CONST(0xf)
#define G2SB_G2SRCPACK_0_SRCLNGAP_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_G2SRCPACK_0_SRCLNGAP_FIELD                 _MK_FIELD_CONST(0xf, G2SB_G2SRCPACK_0_SRCLNGAP_SHIFT)
#define G2SB_G2SRCPACK_0_SRCLNGAP_RANGE                 3:0
#define G2SB_G2SRCPACK_0_SRCLNGAP_WOFFSET                       0x0
#define G2SB_G2SRCPACK_0_SRCLNGAP_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2SRCPACK_0_SRCLNGAP_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2SRCPACK_0_SRCLNGAP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2SRCPACK_0_SRCLNGAP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_G2SRCPACK_SIZE_0
#define G2SB_G2SRCPACK_SIZE_0                   _MK_ADDR_CONST(0x30)
#define G2SB_G2SRCPACK_SIZE_0_SECURE                    0x0
#define G2SB_G2SRCPACK_SIZE_0_WORD_COUNT                        0x1
#define G2SB_G2SRCPACK_SIZE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_G2SRCPACK_SIZE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2SRCPACK_SIZE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_G2SRCPACK_SIZE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_G2SRCPACK_SIZE_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_G2SRCPACK_SIZE_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_G2SRCPACK_SIZE_0_SRCMONOW_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_G2SRCPACK_SIZE_0_SRCMONOW_FIELD                    _MK_FIELD_CONST(0xffff, G2SB_G2SRCPACK_SIZE_0_SRCMONOW_SHIFT)
#define G2SB_G2SRCPACK_SIZE_0_SRCMONOW_RANGE                    15:0
#define G2SB_G2SRCPACK_SIZE_0_SRCMONOW_WOFFSET                  0x0
#define G2SB_G2SRCPACK_SIZE_0_SRCMONOW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2SRCPACK_SIZE_0_SRCMONOW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2SRCPACK_SIZE_0_SRCMONOW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2SRCPACK_SIZE_0_SRCMONOW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_G2SRCPACK_SIZE_0_SRCMONOH_SHIFT                    _MK_SHIFT_CONST(16)
#define G2SB_G2SRCPACK_SIZE_0_SRCMONOH_FIELD                    _MK_FIELD_CONST(0xffff, G2SB_G2SRCPACK_SIZE_0_SRCMONOH_SHIFT)
#define G2SB_G2SRCPACK_SIZE_0_SRCMONOH_RANGE                    31:16
#define G2SB_G2SRCPACK_SIZE_0_SRCMONOH_WOFFSET                  0x0
#define G2SB_G2SRCPACK_SIZE_0_SRCMONOH_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2SRCPACK_SIZE_0_SRCMONOH_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2SRCPACK_SIZE_0_SRCMONOH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2SRCPACK_SIZE_0_SRCMONOH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_G2SRCBA_0
#define G2SB_G2SRCBA_0                  _MK_ADDR_CONST(0x31)
#define G2SB_G2SRCBA_0_SECURE                   0x0
#define G2SB_G2SRCBA_0_WORD_COUNT                       0x1
#define G2SB_G2SRCBA_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_G2SRCBA_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2SRCBA_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_G2SRCBA_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2SRCBA_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_G2SRCBA_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_G2SRCBA_0_SRCBA_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_G2SRCBA_0_SRCBA_FIELD                      _MK_FIELD_CONST(0xffffffff, G2SB_G2SRCBA_0_SRCBA_SHIFT)
#define G2SB_G2SRCBA_0_SRCBA_RANGE                      31:0
#define G2SB_G2SRCBA_0_SRCBA_WOFFSET                    0x0
#define G2SB_G2SRCBA_0_SRCBA_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2SRCBA_0_SRCBA_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2SRCBA_0_SRCBA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2SRCBA_0_SRCBA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_G2SRCBA_B_0
#define G2SB_G2SRCBA_B_0                        _MK_ADDR_CONST(0x32)
#define G2SB_G2SRCBA_B_0_SECURE                         0x0
#define G2SB_G2SRCBA_B_0_WORD_COUNT                     0x1
#define G2SB_G2SRCBA_B_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_G2SRCBA_B_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2SRCBA_B_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_G2SRCBA_B_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2SRCBA_B_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_G2SRCBA_B_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define G2SB_G2SRCBA_B_0_SRCBA_B_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_G2SRCBA_B_0_SRCBA_B_FIELD                  _MK_FIELD_CONST(0xffffffff, G2SB_G2SRCBA_B_0_SRCBA_B_SHIFT)
#define G2SB_G2SRCBA_B_0_SRCBA_B_RANGE                  31:0
#define G2SB_G2SRCBA_B_0_SRCBA_B_WOFFSET                        0x0
#define G2SB_G2SRCBA_B_0_SRCBA_B_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_G2SRCBA_B_0_SRCBA_B_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_G2SRCBA_B_0_SRCBA_B_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2SRCBA_B_0_SRCBA_B_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_G2SRCST_0
#define G2SB_G2SRCST_0                  _MK_ADDR_CONST(0x33)
#define G2SB_G2SRCST_0_SECURE                   0x0
#define G2SB_G2SRCST_0_WORD_COUNT                       0x1
#define G2SB_G2SRCST_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_G2SRCST_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2SRCST_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_G2SRCST_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2SRCST_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_G2SRCST_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_G2SRCST_0_SRCS_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_G2SRCST_0_SRCS_FIELD                       _MK_FIELD_CONST(0xffff, G2SB_G2SRCST_0_SRCS_SHIFT)
#define G2SB_G2SRCST_0_SRCS_RANGE                       15:0
#define G2SB_G2SRCST_0_SRCS_WOFFSET                     0x0
#define G2SB_G2SRCST_0_SRCS_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2SRCST_0_SRCS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2SRCST_0_SRCS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2SRCST_0_SRCS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_G2SRCBGC_0
#define G2SB_G2SRCBGC_0                 _MK_ADDR_CONST(0x34)
#define G2SB_G2SRCBGC_0_SECURE                  0x0
#define G2SB_G2SRCBGC_0_WORD_COUNT                      0x1
#define G2SB_G2SRCBGC_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_G2SRCBGC_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2SRCBGC_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_G2SRCBGC_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_G2SRCBGC_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_G2SRCBGC_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_G2SRCBGC_0_SRCBGC_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_G2SRCBGC_0_SRCBGC_FIELD                    _MK_FIELD_CONST(0xffffffff, G2SB_G2SRCBGC_0_SRCBGC_SHIFT)
#define G2SB_G2SRCBGC_0_SRCBGC_RANGE                    31:0
#define G2SB_G2SRCBGC_0_SRCBGC_WOFFSET                  0x0
#define G2SB_G2SRCBGC_0_SRCBGC_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2SRCBGC_0_SRCBGC_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2SRCBGC_0_SRCBGC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2SRCBGC_0_SRCBGC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_G2SRCFGC_0
#define G2SB_G2SRCFGC_0                 _MK_ADDR_CONST(0x35)
#define G2SB_G2SRCFGC_0_SECURE                  0x0
#define G2SB_G2SRCFGC_0_WORD_COUNT                      0x1
#define G2SB_G2SRCFGC_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_G2SRCFGC_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2SRCFGC_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_G2SRCFGC_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_G2SRCFGC_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_G2SRCFGC_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_G2SRCFGC_0_SRCFGC_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_G2SRCFGC_0_SRCFGC_FIELD                    _MK_FIELD_CONST(0xffffffff, G2SB_G2SRCFGC_0_SRCFGC_SHIFT)
#define G2SB_G2SRCFGC_0_SRCFGC_RANGE                    31:0
#define G2SB_G2SRCFGC_0_SRCFGC_WOFFSET                  0x0
#define G2SB_G2SRCFGC_0_SRCFGC_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2SRCFGC_0_SRCFGC_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2SRCFGC_0_SRCFGC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2SRCFGC_0_SRCFGC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_G2SRCKEY_0
#define G2SB_G2SRCKEY_0                 _MK_ADDR_CONST(0x36)
#define G2SB_G2SRCKEY_0_SECURE                  0x0
#define G2SB_G2SRCKEY_0_WORD_COUNT                      0x1
#define G2SB_G2SRCKEY_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_G2SRCKEY_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2SRCKEY_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_G2SRCKEY_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_G2SRCKEY_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_G2SRCKEY_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_G2SRCKEY_0_SRCKEY_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_G2SRCKEY_0_SRCKEY_FIELD                    _MK_FIELD_CONST(0xffffffff, G2SB_G2SRCKEY_0_SRCKEY_SHIFT)
#define G2SB_G2SRCKEY_0_SRCKEY_RANGE                    31:0
#define G2SB_G2SRCKEY_0_SRCKEY_WOFFSET                  0x0
#define G2SB_G2SRCKEY_0_SRCKEY_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2SRCKEY_0_SRCKEY_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2SRCKEY_0_SRCKEY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2SRCKEY_0_SRCKEY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_G2SRCSIZE_0
#define G2SB_G2SRCSIZE_0                        _MK_ADDR_CONST(0x37)
#define G2SB_G2SRCSIZE_0_SECURE                         0x0
#define G2SB_G2SRCSIZE_0_WORD_COUNT                     0x1
#define G2SB_G2SRCSIZE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_G2SRCSIZE_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2SRCSIZE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_G2SRCSIZE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2SRCSIZE_0_READ_MASK                      _MK_MASK_CONST(0x7fff7fff)
#define G2SB_G2SRCSIZE_0_WRITE_MASK                     _MK_MASK_CONST(0x7fff7fff)
#define G2SB_G2SRCSIZE_0_SRCWIDTH_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_G2SRCSIZE_0_SRCWIDTH_FIELD                 _MK_FIELD_CONST(0x7fff, G2SB_G2SRCSIZE_0_SRCWIDTH_SHIFT)
#define G2SB_G2SRCSIZE_0_SRCWIDTH_RANGE                 14:0
#define G2SB_G2SRCSIZE_0_SRCWIDTH_WOFFSET                       0x0
#define G2SB_G2SRCSIZE_0_SRCWIDTH_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2SRCSIZE_0_SRCWIDTH_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2SRCSIZE_0_SRCWIDTH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2SRCSIZE_0_SRCWIDTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_G2SRCSIZE_0_SRCHEIGHT_SHIFT                        _MK_SHIFT_CONST(16)
#define G2SB_G2SRCSIZE_0_SRCHEIGHT_FIELD                        _MK_FIELD_CONST(0x7fff, G2SB_G2SRCSIZE_0_SRCHEIGHT_SHIFT)
#define G2SB_G2SRCSIZE_0_SRCHEIGHT_RANGE                        30:16
#define G2SB_G2SRCSIZE_0_SRCHEIGHT_WOFFSET                      0x0
#define G2SB_G2SRCSIZE_0_SRCHEIGHT_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2SRCSIZE_0_SRCHEIGHT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_G2SRCSIZE_0_SRCHEIGHT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2SRCSIZE_0_SRCHEIGHT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register G2SB_G2DSTSIZE_0
#define G2SB_G2DSTSIZE_0                        _MK_ADDR_CONST(0x38)
#define G2SB_G2DSTSIZE_0_SECURE                         0x0
#define G2SB_G2DSTSIZE_0_WORD_COUNT                     0x1
#define G2SB_G2DSTSIZE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_G2DSTSIZE_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2DSTSIZE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_G2DSTSIZE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2DSTSIZE_0_READ_MASK                      _MK_MASK_CONST(0x7fff7fff)
#define G2SB_G2DSTSIZE_0_WRITE_MASK                     _MK_MASK_CONST(0x7fff7fff)
#define G2SB_G2DSTSIZE_0_DSTWIDTH_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_G2DSTSIZE_0_DSTWIDTH_FIELD                 _MK_FIELD_CONST(0x7fff, G2SB_G2DSTSIZE_0_DSTWIDTH_SHIFT)
#define G2SB_G2DSTSIZE_0_DSTWIDTH_RANGE                 14:0
#define G2SB_G2DSTSIZE_0_DSTWIDTH_WOFFSET                       0x0
#define G2SB_G2DSTSIZE_0_DSTWIDTH_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2DSTSIZE_0_DSTWIDTH_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2DSTSIZE_0_DSTWIDTH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2DSTSIZE_0_DSTWIDTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_G2DSTSIZE_0_DSTHEIGHT_SHIFT                        _MK_SHIFT_CONST(16)
#define G2SB_G2DSTSIZE_0_DSTHEIGHT_FIELD                        _MK_FIELD_CONST(0x7fff, G2SB_G2DSTSIZE_0_DSTHEIGHT_SHIFT)
#define G2SB_G2DSTSIZE_0_DSTHEIGHT_RANGE                        30:16
#define G2SB_G2DSTSIZE_0_DSTHEIGHT_WOFFSET                      0x0
#define G2SB_G2DSTSIZE_0_DSTHEIGHT_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2DSTSIZE_0_DSTHEIGHT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_G2DSTSIZE_0_DSTHEIGHT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2DSTSIZE_0_DSTHEIGHT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register G2SB_G2SRCPS_0
#define G2SB_G2SRCPS_0                  _MK_ADDR_CONST(0x39)
#define G2SB_G2SRCPS_0_SECURE                   0x0
#define G2SB_G2SRCPS_0_WORD_COUNT                       0x1
#define G2SB_G2SRCPS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_G2SRCPS_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2SRCPS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_G2SRCPS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2SRCPS_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_G2SRCPS_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_G2SRCPS_0_SRCX_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_G2SRCPS_0_SRCX_FIELD                       _MK_FIELD_CONST(0xffff, G2SB_G2SRCPS_0_SRCX_SHIFT)
#define G2SB_G2SRCPS_0_SRCX_RANGE                       15:0
#define G2SB_G2SRCPS_0_SRCX_WOFFSET                     0x0
#define G2SB_G2SRCPS_0_SRCX_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2SRCPS_0_SRCX_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2SRCPS_0_SRCX_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2SRCPS_0_SRCX_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_G2SRCPS_0_SRCY_SHIFT                       _MK_SHIFT_CONST(16)
#define G2SB_G2SRCPS_0_SRCY_FIELD                       _MK_FIELD_CONST(0xffff, G2SB_G2SRCPS_0_SRCY_SHIFT)
#define G2SB_G2SRCPS_0_SRCY_RANGE                       31:16
#define G2SB_G2SRCPS_0_SRCY_WOFFSET                     0x0
#define G2SB_G2SRCPS_0_SRCY_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2SRCPS_0_SRCY_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2SRCPS_0_SRCY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2SRCPS_0_SRCY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_G2DSTPS_0
#define G2SB_G2DSTPS_0                  _MK_ADDR_CONST(0x3a)
#define G2SB_G2DSTPS_0_SECURE                   0x0
#define G2SB_G2DSTPS_0_WORD_COUNT                       0x1
#define G2SB_G2DSTPS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_G2DSTPS_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2DSTPS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_G2DSTPS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2DSTPS_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_G2DSTPS_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_G2DSTPS_0_DSTX_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_G2DSTPS_0_DSTX_FIELD                       _MK_FIELD_CONST(0xffff, G2SB_G2DSTPS_0_DSTX_SHIFT)
#define G2SB_G2DSTPS_0_DSTX_RANGE                       15:0
#define G2SB_G2DSTPS_0_DSTX_WOFFSET                     0x0
#define G2SB_G2DSTPS_0_DSTX_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2DSTPS_0_DSTX_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2DSTPS_0_DSTX_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2DSTPS_0_DSTX_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_G2DSTPS_0_DSTY_SHIFT                       _MK_SHIFT_CONST(16)
#define G2SB_G2DSTPS_0_DSTY_FIELD                       _MK_FIELD_CONST(0xffff, G2SB_G2DSTPS_0_DSTY_SHIFT)
#define G2SB_G2DSTPS_0_DSTY_RANGE                       31:16
#define G2SB_G2DSTPS_0_DSTY_WOFFSET                     0x0
#define G2SB_G2DSTPS_0_DSTY_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2DSTPS_0_DSTY_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2DSTPS_0_DSTY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2DSTPS_0_DSTY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_G2CBDES_0
#define G2SB_G2CBDES_0                  _MK_ADDR_CONST(0x3b)
#define G2SB_G2CBDES_0_SECURE                   0x0
#define G2SB_G2CBDES_0_WORD_COUNT                       0x1
#define G2SB_G2CBDES_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_G2CBDES_0_RESET_MASK                       _MK_MASK_CONST(0x80000000)
#define G2SB_G2CBDES_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_G2CBDES_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2CBDES_0_READ_MASK                        _MK_MASK_CONST(0xffff00ff)
#define G2SB_G2CBDES_0_WRITE_MASK                       _MK_MASK_CONST(0xffff00ff)
#define G2SB_G2CBDES_0_CBCOUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_G2CBDES_0_CBCOUNT_FIELD                    _MK_FIELD_CONST(0xff, G2SB_G2CBDES_0_CBCOUNT_SHIFT)
#define G2SB_G2CBDES_0_CBCOUNT_RANGE                    7:0
#define G2SB_G2CBDES_0_CBCOUNT_WOFFSET                  0x0
#define G2SB_G2CBDES_0_CBCOUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2CBDES_0_CBCOUNT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2CBDES_0_CBCOUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2CBDES_0_CBCOUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_G2CBDES_0_CBLINE_SHIFT                     _MK_SHIFT_CONST(16)
#define G2SB_G2CBDES_0_CBLINE_FIELD                     _MK_FIELD_CONST(0x7fff, G2SB_G2CBDES_0_CBLINE_SHIFT)
#define G2SB_G2CBDES_0_CBLINE_RANGE                     30:16
#define G2SB_G2CBDES_0_CBLINE_WOFFSET                   0x0
#define G2SB_G2CBDES_0_CBLINE_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2CBDES_0_CBLINE_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2CBDES_0_CBLINE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_G2CBDES_0_CBLINE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define G2SB_G2CBDES_0_TOPCLIP_SHIFT                    _MK_SHIFT_CONST(31)
#define G2SB_G2CBDES_0_TOPCLIP_FIELD                    _MK_FIELD_CONST(0x1, G2SB_G2CBDES_0_TOPCLIP_SHIFT)
#define G2SB_G2CBDES_0_TOPCLIP_RANGE                    31:31
#define G2SB_G2CBDES_0_TOPCLIP_WOFFSET                  0x0
#define G2SB_G2CBDES_0_TOPCLIP_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2CBDES_0_TOPCLIP_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_G2CBDES_0_TOPCLIP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2CBDES_0_TOPCLIP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2CBDES_0_TOPCLIP_DISABLE                  _MK_ENUM_CONST(0)
#define G2SB_G2CBDES_0_TOPCLIP_ENABLE                   _MK_ENUM_CONST(1)


// Register G2SB_G2CBSTRIDE_0
#define G2SB_G2CBSTRIDE_0                       _MK_ADDR_CONST(0x3c)
#define G2SB_G2CBSTRIDE_0_SECURE                        0x0
#define G2SB_G2CBSTRIDE_0_WORD_COUNT                    0x1
#define G2SB_G2CBSTRIDE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_G2CBSTRIDE_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_G2CBSTRIDE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_G2CBSTRIDE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2CBSTRIDE_0_READ_MASK                     _MK_MASK_CONST(0xc0ffffff)
#define G2SB_G2CBSTRIDE_0_WRITE_MASK                    _MK_MASK_CONST(0xc0ffffff)
#define G2SB_G2CBSTRIDE_0_CBSTRIDE_SHIFT                        _MK_SHIFT_CONST(0)
#define G2SB_G2CBSTRIDE_0_CBSTRIDE_FIELD                        _MK_FIELD_CONST(0xffffff, G2SB_G2CBSTRIDE_0_CBSTRIDE_SHIFT)
#define G2SB_G2CBSTRIDE_0_CBSTRIDE_RANGE                        23:0
#define G2SB_G2CBSTRIDE_0_CBSTRIDE_WOFFSET                      0x0
#define G2SB_G2CBSTRIDE_0_CBSTRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2CBSTRIDE_0_CBSTRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_G2CBSTRIDE_0_CBSTRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2CBSTRIDE_0_CBSTRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_G2CBSTRIDE_0_CBUVSTRIDE_SHIFT                      _MK_SHIFT_CONST(30)
#define G2SB_G2CBSTRIDE_0_CBUVSTRIDE_FIELD                      _MK_FIELD_CONST(0x3, G2SB_G2CBSTRIDE_0_CBUVSTRIDE_SHIFT)
#define G2SB_G2CBSTRIDE_0_CBUVSTRIDE_RANGE                      31:30
#define G2SB_G2CBSTRIDE_0_CBUVSTRIDE_WOFFSET                    0x0
#define G2SB_G2CBSTRIDE_0_CBUVSTRIDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2CBSTRIDE_0_CBUVSTRIDE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2CBSTRIDE_0_CBUVSTRIDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2CBSTRIDE_0_CBUVSTRIDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_G2CBSTRIDE_0_CBUVSTRIDE_CBS2X                      _MK_ENUM_CONST(0)
#define G2SB_G2CBSTRIDE_0_CBUVSTRIDE_CBS1X                      _MK_ENUM_CONST(1)
#define G2SB_G2CBSTRIDE_0_CBUVSTRIDE_CBS4X                      _MK_ENUM_CONST(2)


// Register G2SB_G2LINESETTING_0
#define G2SB_G2LINESETTING_0                    _MK_ADDR_CONST(0x3d)
#define G2SB_G2LINESETTING_0_SECURE                     0x0
#define G2SB_G2LINESETTING_0_WORD_COUNT                         0x1
#define G2SB_G2LINESETTING_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_G2LINESETTING_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_G2LINESETTING_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_G2LINESETTING_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_G2LINESETTING_0_READ_MASK                  _MK_MASK_CONST(0xff1fffff)
#define G2SB_G2LINESETTING_0_WRITE_MASK                         _MK_MASK_CONST(0xff1fffff)
#define G2SB_G2LINESETTING_0_GAMMA_SHIFT                        _MK_SHIFT_CONST(0)
#define G2SB_G2LINESETTING_0_GAMMA_FIELD                        _MK_FIELD_CONST(0x1fffff, G2SB_G2LINESETTING_0_GAMMA_SHIFT)
#define G2SB_G2LINESETTING_0_GAMMA_RANGE                        20:0
#define G2SB_G2LINESETTING_0_GAMMA_WOFFSET                      0x0
#define G2SB_G2LINESETTING_0_GAMMA_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2LINESETTING_0_GAMMA_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_G2LINESETTING_0_GAMMA_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2LINESETTING_0_GAMMA_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_G2LINESETTING_0_MAJOR_SHIFT                        _MK_SHIFT_CONST(24)
#define G2SB_G2LINESETTING_0_MAJOR_FIELD                        _MK_FIELD_CONST(0x1, G2SB_G2LINESETTING_0_MAJOR_SHIFT)
#define G2SB_G2LINESETTING_0_MAJOR_RANGE                        24:24
#define G2SB_G2LINESETTING_0_MAJOR_WOFFSET                      0x0
#define G2SB_G2LINESETTING_0_MAJOR_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2LINESETTING_0_MAJOR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_G2LINESETTING_0_MAJOR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2LINESETTING_0_MAJOR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2LINESETTING_0_MAJOR_XMAJOR                       _MK_ENUM_CONST(0)
#define G2SB_G2LINESETTING_0_MAJOR_YMAJOR                       _MK_ENUM_CONST(1)

#define G2SB_G2LINESETTING_0_LINEXDIR_SHIFT                     _MK_SHIFT_CONST(25)
#define G2SB_G2LINESETTING_0_LINEXDIR_FIELD                     _MK_FIELD_CONST(0x1, G2SB_G2LINESETTING_0_LINEXDIR_SHIFT)
#define G2SB_G2LINESETTING_0_LINEXDIR_RANGE                     25:25
#define G2SB_G2LINESETTING_0_LINEXDIR_WOFFSET                   0x0
#define G2SB_G2LINESETTING_0_LINEXDIR_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2LINESETTING_0_LINEXDIR_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2LINESETTING_0_LINEXDIR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_G2LINESETTING_0_LINEXDIR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define G2SB_G2LINESETTING_0_LINEYDIR_SHIFT                     _MK_SHIFT_CONST(26)
#define G2SB_G2LINESETTING_0_LINEYDIR_FIELD                     _MK_FIELD_CONST(0x1, G2SB_G2LINESETTING_0_LINEYDIR_SHIFT)
#define G2SB_G2LINESETTING_0_LINEYDIR_RANGE                     26:26
#define G2SB_G2LINESETTING_0_LINEYDIR_WOFFSET                   0x0
#define G2SB_G2LINESETTING_0_LINEYDIR_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2LINESETTING_0_LINEYDIR_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2LINESETTING_0_LINEYDIR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_G2LINESETTING_0_LINEYDIR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define G2SB_G2LINESETTING_0_DROPLASTP_SHIFT                    _MK_SHIFT_CONST(27)
#define G2SB_G2LINESETTING_0_DROPLASTP_FIELD                    _MK_FIELD_CONST(0x1, G2SB_G2LINESETTING_0_DROPLASTP_SHIFT)
#define G2SB_G2LINESETTING_0_DROPLASTP_RANGE                    27:27
#define G2SB_G2LINESETTING_0_DROPLASTP_WOFFSET                  0x0
#define G2SB_G2LINESETTING_0_DROPLASTP_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2LINESETTING_0_DROPLASTP_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2LINESETTING_0_DROPLASTP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2LINESETTING_0_DROPLASTP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_G2LINESETTING_0_LINEUSEOCTANT_SHIFT                        _MK_SHIFT_CONST(28)
#define G2SB_G2LINESETTING_0_LINEUSEOCTANT_FIELD                        _MK_FIELD_CONST(0x1, G2SB_G2LINESETTING_0_LINEUSEOCTANT_SHIFT)
#define G2SB_G2LINESETTING_0_LINEUSEOCTANT_RANGE                        28:28
#define G2SB_G2LINESETTING_0_LINEUSEOCTANT_WOFFSET                      0x0
#define G2SB_G2LINESETTING_0_LINEUSEOCTANT_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2LINESETTING_0_LINEUSEOCTANT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_G2LINESETTING_0_LINEUSEOCTANT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2LINESETTING_0_LINEUSEOCTANT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_G2LINESETTING_0_OCTANTS_SHIFT                      _MK_SHIFT_CONST(29)
#define G2SB_G2LINESETTING_0_OCTANTS_FIELD                      _MK_FIELD_CONST(0x7, G2SB_G2LINESETTING_0_OCTANTS_SHIFT)
#define G2SB_G2LINESETTING_0_OCTANTS_RANGE                      31:29
#define G2SB_G2LINESETTING_0_OCTANTS_WOFFSET                    0x0
#define G2SB_G2LINESETTING_0_OCTANTS_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2LINESETTING_0_OCTANTS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2LINESETTING_0_OCTANTS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2LINESETTING_0_OCTANTS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_G2LINEDELTAN_0
#define G2SB_G2LINEDELTAN_0                     _MK_ADDR_CONST(0x3e)
#define G2SB_G2LINEDELTAN_0_SECURE                      0x0
#define G2SB_G2LINEDELTAN_0_WORD_COUNT                  0x1
#define G2SB_G2LINEDELTAN_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_G2LINEDELTAN_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2LINEDELTAN_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_G2LINEDELTAN_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2LINEDELTAN_0_READ_MASK                   _MK_MASK_CONST(0x1fffff)
#define G2SB_G2LINEDELTAN_0_WRITE_MASK                  _MK_MASK_CONST(0x1fffff)
#define G2SB_G2LINEDELTAN_0_DELTAN_SHIFT                        _MK_SHIFT_CONST(0)
#define G2SB_G2LINEDELTAN_0_DELTAN_FIELD                        _MK_FIELD_CONST(0x1fffff, G2SB_G2LINEDELTAN_0_DELTAN_SHIFT)
#define G2SB_G2LINEDELTAN_0_DELTAN_RANGE                        20:0
#define G2SB_G2LINEDELTAN_0_DELTAN_WOFFSET                      0x0
#define G2SB_G2LINEDELTAN_0_DELTAN_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2LINEDELTAN_0_DELTAN_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_G2LINEDELTAN_0_DELTAN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2LINEDELTAN_0_DELTAN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register G2SB_G2LINEDELTAM_0
#define G2SB_G2LINEDELTAM_0                     _MK_ADDR_CONST(0x3f)
#define G2SB_G2LINEDELTAM_0_SECURE                      0x0
#define G2SB_G2LINEDELTAM_0_WORD_COUNT                  0x1
#define G2SB_G2LINEDELTAM_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_G2LINEDELTAM_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2LINEDELTAM_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_G2LINEDELTAM_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2LINEDELTAM_0_READ_MASK                   _MK_MASK_CONST(0x1fffff)
#define G2SB_G2LINEDELTAM_0_WRITE_MASK                  _MK_MASK_CONST(0x1fffff)
#define G2SB_G2LINEDELTAM_0_DELTAM_SHIFT                        _MK_SHIFT_CONST(0)
#define G2SB_G2LINEDELTAM_0_DELTAM_FIELD                        _MK_FIELD_CONST(0x1fffff, G2SB_G2LINEDELTAM_0_DELTAM_SHIFT)
#define G2SB_G2LINEDELTAM_0_DELTAM_RANGE                        20:0
#define G2SB_G2LINEDELTAM_0_DELTAM_WOFFSET                      0x0
#define G2SB_G2LINEDELTAM_0_DELTAM_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2LINEDELTAM_0_DELTAM_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_G2LINEDELTAM_0_DELTAM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2LINEDELTAM_0_DELTAM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register G2SB_G2LINEPOS_0
#define G2SB_G2LINEPOS_0                        _MK_ADDR_CONST(0x40)
#define G2SB_G2LINEPOS_0_SECURE                         0x0
#define G2SB_G2LINEPOS_0_WORD_COUNT                     0x1
#define G2SB_G2LINEPOS_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_G2LINEPOS_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2LINEPOS_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_G2LINEPOS_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2LINEPOS_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_G2LINEPOS_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define G2SB_G2LINEPOS_0_LINEXPOS_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_G2LINEPOS_0_LINEXPOS_FIELD                 _MK_FIELD_CONST(0xffff, G2SB_G2LINEPOS_0_LINEXPOS_SHIFT)
#define G2SB_G2LINEPOS_0_LINEXPOS_RANGE                 15:0
#define G2SB_G2LINEPOS_0_LINEXPOS_WOFFSET                       0x0
#define G2SB_G2LINEPOS_0_LINEXPOS_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2LINEPOS_0_LINEXPOS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2LINEPOS_0_LINEXPOS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2LINEPOS_0_LINEXPOS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_G2LINEPOS_0_LINEYPOS_SHIFT                 _MK_SHIFT_CONST(16)
#define G2SB_G2LINEPOS_0_LINEYPOS_FIELD                 _MK_FIELD_CONST(0xffff, G2SB_G2LINEPOS_0_LINEYPOS_SHIFT)
#define G2SB_G2LINEPOS_0_LINEYPOS_RANGE                 31:16
#define G2SB_G2LINEPOS_0_LINEYPOS_WOFFSET                       0x0
#define G2SB_G2LINEPOS_0_LINEYPOS_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2LINEPOS_0_LINEYPOS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2LINEPOS_0_LINEYPOS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2LINEPOS_0_LINEYPOS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_G2LINELEN_0
#define G2SB_G2LINELEN_0                        _MK_ADDR_CONST(0x41)
#define G2SB_G2LINELEN_0_SECURE                         0x0
#define G2SB_G2LINELEN_0_WORD_COUNT                     0x1
#define G2SB_G2LINELEN_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_G2LINELEN_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2LINELEN_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_G2LINELEN_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2LINELEN_0_READ_MASK                      _MK_MASK_CONST(0x7fff)
#define G2SB_G2LINELEN_0_WRITE_MASK                     _MK_MASK_CONST(0x7fff)
#define G2SB_G2LINELEN_0_LINELEN_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_G2LINELEN_0_LINELEN_FIELD                  _MK_FIELD_CONST(0x7fff, G2SB_G2LINELEN_0_LINELEN_SHIFT)
#define G2SB_G2LINELEN_0_LINELEN_RANGE                  14:0
#define G2SB_G2LINELEN_0_LINELEN_WOFFSET                        0x0
#define G2SB_G2LINELEN_0_LINELEN_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_G2LINELEN_0_LINELEN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_G2LINELEN_0_LINELEN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2LINELEN_0_LINELEN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_G2CSCFOURTH_0
#define G2SB_G2CSCFOURTH_0                      _MK_ADDR_CONST(0x42)
#define G2SB_G2CSCFOURTH_0_SECURE                       0x0
#define G2SB_G2CSCFOURTH_0_WORD_COUNT                   0x1
#define G2SB_G2CSCFOURTH_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_G2CSCFOURTH_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_G2CSCFOURTH_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_G2CSCFOURTH_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2CSCFOURTH_0_READ_MASK                    _MK_MASK_CONST(0x1ff01ff)
#define G2SB_G2CSCFOURTH_0_WRITE_MASK                   _MK_MASK_CONST(0x1ff01ff)
#define G2SB_G2CSCFOURTH_0_G2U_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_G2CSCFOURTH_0_G2U_FIELD                    _MK_FIELD_CONST(0x1ff, G2SB_G2CSCFOURTH_0_G2U_SHIFT)
#define G2SB_G2CSCFOURTH_0_G2U_RANGE                    8:0
#define G2SB_G2CSCFOURTH_0_G2U_WOFFSET                  0x0
#define G2SB_G2CSCFOURTH_0_G2U_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2CSCFOURTH_0_G2U_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2CSCFOURTH_0_G2U_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2CSCFOURTH_0_G2U_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_G2CSCFOURTH_0_G2V_SHIFT                    _MK_SHIFT_CONST(16)
#define G2SB_G2CSCFOURTH_0_G2V_FIELD                    _MK_FIELD_CONST(0x1ff, G2SB_G2CSCFOURTH_0_G2V_SHIFT)
#define G2SB_G2CSCFOURTH_0_G2V_RANGE                    24:16
#define G2SB_G2CSCFOURTH_0_G2V_WOFFSET                  0x0
#define G2SB_G2CSCFOURTH_0_G2V_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2CSCFOURTH_0_G2V_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2CSCFOURTH_0_G2V_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2CSCFOURTH_0_G2V_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_G2SRCST_B_0
#define G2SB_G2SRCST_B_0                        _MK_ADDR_CONST(0x43)
#define G2SB_G2SRCST_B_0_SECURE                         0x0
#define G2SB_G2SRCST_B_0_WORD_COUNT                     0x1
#define G2SB_G2SRCST_B_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_G2SRCST_B_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2SRCST_B_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_G2SRCST_B_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2SRCST_B_0_READ_MASK                      _MK_MASK_CONST(0xffff)
#define G2SB_G2SRCST_B_0_WRITE_MASK                     _MK_MASK_CONST(0xffff)
#define G2SB_G2SRCST_B_0_SRCS_B_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_G2SRCST_B_0_SRCS_B_FIELD                   _MK_FIELD_CONST(0xffff, G2SB_G2SRCST_B_0_SRCS_B_SHIFT)
#define G2SB_G2SRCST_B_0_SRCS_B_RANGE                   15:0
#define G2SB_G2SRCST_B_0_SRCS_B_WOFFSET                 0x0
#define G2SB_G2SRCST_B_0_SRCS_B_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2SRCST_B_0_SRCS_B_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_G2SRCST_B_0_SRCS_B_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2SRCST_B_0_SRCS_B_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_G2UVSTRIDE_0
#define G2SB_G2UVSTRIDE_0                       _MK_ADDR_CONST(0x44)
#define G2SB_G2UVSTRIDE_0_SECURE                        0x0
#define G2SB_G2UVSTRIDE_0_WORD_COUNT                    0x1
#define G2SB_G2UVSTRIDE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_G2UVSTRIDE_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_G2UVSTRIDE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_G2UVSTRIDE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2UVSTRIDE_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define G2SB_G2UVSTRIDE_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define G2SB_G2UVSTRIDE_0_UVSTRIDE_SHIFT                        _MK_SHIFT_CONST(0)
#define G2SB_G2UVSTRIDE_0_UVSTRIDE_FIELD                        _MK_FIELD_CONST(0xffff, G2SB_G2UVSTRIDE_0_UVSTRIDE_SHIFT)
#define G2SB_G2UVSTRIDE_0_UVSTRIDE_RANGE                        15:0
#define G2SB_G2UVSTRIDE_0_UVSTRIDE_WOFFSET                      0x0
#define G2SB_G2UVSTRIDE_0_UVSTRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2UVSTRIDE_0_UVSTRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_G2UVSTRIDE_0_UVSTRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2UVSTRIDE_0_UVSTRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register G2SB_G2CBDES2_0
#define G2SB_G2CBDES2_0                 _MK_ADDR_CONST(0x45)
#define G2SB_G2CBDES2_0_SECURE                  0x0
#define G2SB_G2CBDES2_0_WORD_COUNT                      0x1
#define G2SB_G2CBDES2_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_G2CBDES2_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2CBDES2_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_G2CBDES2_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_G2CBDES2_0_READ_MASK                       _MK_MASK_CONST(0x7fff)
#define G2SB_G2CBDES2_0_WRITE_MASK                      _MK_MASK_CONST(0x7fff)
#define G2SB_G2CBDES2_0_TOP_CBLINE_SHIFT                        _MK_SHIFT_CONST(0)
#define G2SB_G2CBDES2_0_TOP_CBLINE_FIELD                        _MK_FIELD_CONST(0x7fff, G2SB_G2CBDES2_0_TOP_CBLINE_SHIFT)
#define G2SB_G2CBDES2_0_TOP_CBLINE_RANGE                        14:0
#define G2SB_G2CBDES2_0_TOP_CBLINE_WOFFSET                      0x0
#define G2SB_G2CBDES2_0_TOP_CBLINE_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2CBDES2_0_TOP_CBLINE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_G2CBDES2_0_TOP_CBLINE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2CBDES2_0_TOP_CBLINE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register G2SB_G2TILEMODE_0
#define G2SB_G2TILEMODE_0                       _MK_ADDR_CONST(0x46)
#define G2SB_G2TILEMODE_0_SECURE                        0x0
#define G2SB_G2TILEMODE_0_WORD_COUNT                    0x1
#define G2SB_G2TILEMODE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_G2TILEMODE_0_RESET_MASK                    _MK_MASK_CONST(0x111111)
#define G2SB_G2TILEMODE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_G2TILEMODE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2TILEMODE_0_READ_MASK                     _MK_MASK_CONST(0x111111)
#define G2SB_G2TILEMODE_0_WRITE_MASK                    _MK_MASK_CONST(0x111111)
#define G2SB_G2TILEMODE_0_SRC_Y_TILE_MODE_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_G2TILEMODE_0_SRC_Y_TILE_MODE_FIELD                 _MK_FIELD_CONST(0x1, G2SB_G2TILEMODE_0_SRC_Y_TILE_MODE_SHIFT)
#define G2SB_G2TILEMODE_0_SRC_Y_TILE_MODE_RANGE                 0:0
#define G2SB_G2TILEMODE_0_SRC_Y_TILE_MODE_WOFFSET                       0x0
#define G2SB_G2TILEMODE_0_SRC_Y_TILE_MODE_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2TILEMODE_0_SRC_Y_TILE_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_G2TILEMODE_0_SRC_Y_TILE_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2TILEMODE_0_SRC_Y_TILE_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2TILEMODE_0_SRC_Y_TILE_MODE_LINEAR                        _MK_ENUM_CONST(0)
#define G2SB_G2TILEMODE_0_SRC_Y_TILE_MODE_TILED                 _MK_ENUM_CONST(1)

#define G2SB_G2TILEMODE_0_SRC_UV_TILE_MODE_SHIFT                        _MK_SHIFT_CONST(4)
#define G2SB_G2TILEMODE_0_SRC_UV_TILE_MODE_FIELD                        _MK_FIELD_CONST(0x1, G2SB_G2TILEMODE_0_SRC_UV_TILE_MODE_SHIFT)
#define G2SB_G2TILEMODE_0_SRC_UV_TILE_MODE_RANGE                        4:4
#define G2SB_G2TILEMODE_0_SRC_UV_TILE_MODE_WOFFSET                      0x0
#define G2SB_G2TILEMODE_0_SRC_UV_TILE_MODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2TILEMODE_0_SRC_UV_TILE_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_G2TILEMODE_0_SRC_UV_TILE_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2TILEMODE_0_SRC_UV_TILE_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2TILEMODE_0_SRC_UV_TILE_MODE_LINEAR                       _MK_ENUM_CONST(0)
#define G2SB_G2TILEMODE_0_SRC_UV_TILE_MODE_TILED                        _MK_ENUM_CONST(1)

#define G2SB_G2TILEMODE_0_PAT_Y_TILE_MODE_SHIFT                 _MK_SHIFT_CONST(8)
#define G2SB_G2TILEMODE_0_PAT_Y_TILE_MODE_FIELD                 _MK_FIELD_CONST(0x1, G2SB_G2TILEMODE_0_PAT_Y_TILE_MODE_SHIFT)
#define G2SB_G2TILEMODE_0_PAT_Y_TILE_MODE_RANGE                 8:8
#define G2SB_G2TILEMODE_0_PAT_Y_TILE_MODE_WOFFSET                       0x0
#define G2SB_G2TILEMODE_0_PAT_Y_TILE_MODE_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2TILEMODE_0_PAT_Y_TILE_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_G2TILEMODE_0_PAT_Y_TILE_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2TILEMODE_0_PAT_Y_TILE_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_G2TILEMODE_0_PAT_Y_TILE_MODE_LINEAR                        _MK_ENUM_CONST(0)
#define G2SB_G2TILEMODE_0_PAT_Y_TILE_MODE_TILED                 _MK_ENUM_CONST(1)

#define G2SB_G2TILEMODE_0_PAT_UV_TILE_MODE_SHIFT                        _MK_SHIFT_CONST(12)
#define G2SB_G2TILEMODE_0_PAT_UV_TILE_MODE_FIELD                        _MK_FIELD_CONST(0x1, G2SB_G2TILEMODE_0_PAT_UV_TILE_MODE_SHIFT)
#define G2SB_G2TILEMODE_0_PAT_UV_TILE_MODE_RANGE                        12:12
#define G2SB_G2TILEMODE_0_PAT_UV_TILE_MODE_WOFFSET                      0x0
#define G2SB_G2TILEMODE_0_PAT_UV_TILE_MODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2TILEMODE_0_PAT_UV_TILE_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_G2TILEMODE_0_PAT_UV_TILE_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2TILEMODE_0_PAT_UV_TILE_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2TILEMODE_0_PAT_UV_TILE_MODE_LINEAR                       _MK_ENUM_CONST(0)
#define G2SB_G2TILEMODE_0_PAT_UV_TILE_MODE_TILED                        _MK_ENUM_CONST(1)

#define G2SB_G2TILEMODE_0_DST_RD_TILE_MODE_SHIFT                        _MK_SHIFT_CONST(16)
#define G2SB_G2TILEMODE_0_DST_RD_TILE_MODE_FIELD                        _MK_FIELD_CONST(0x1, G2SB_G2TILEMODE_0_DST_RD_TILE_MODE_SHIFT)
#define G2SB_G2TILEMODE_0_DST_RD_TILE_MODE_RANGE                        16:16
#define G2SB_G2TILEMODE_0_DST_RD_TILE_MODE_WOFFSET                      0x0
#define G2SB_G2TILEMODE_0_DST_RD_TILE_MODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2TILEMODE_0_DST_RD_TILE_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_G2TILEMODE_0_DST_RD_TILE_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2TILEMODE_0_DST_RD_TILE_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2TILEMODE_0_DST_RD_TILE_MODE_LINEAR                       _MK_ENUM_CONST(0)
#define G2SB_G2TILEMODE_0_DST_RD_TILE_MODE_TILED                        _MK_ENUM_CONST(1)

#define G2SB_G2TILEMODE_0_DST_WR_TILE_MODE_SHIFT                        _MK_SHIFT_CONST(20)
#define G2SB_G2TILEMODE_0_DST_WR_TILE_MODE_FIELD                        _MK_FIELD_CONST(0x1, G2SB_G2TILEMODE_0_DST_WR_TILE_MODE_SHIFT)
#define G2SB_G2TILEMODE_0_DST_WR_TILE_MODE_RANGE                        20:20
#define G2SB_G2TILEMODE_0_DST_WR_TILE_MODE_WOFFSET                      0x0
#define G2SB_G2TILEMODE_0_DST_WR_TILE_MODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2TILEMODE_0_DST_WR_TILE_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_G2TILEMODE_0_DST_WR_TILE_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_G2TILEMODE_0_DST_WR_TILE_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2TILEMODE_0_DST_WR_TILE_MODE_LINEAR                       _MK_ENUM_CONST(0)
#define G2SB_G2TILEMODE_0_DST_WR_TILE_MODE_TILED                        _MK_ENUM_CONST(1)


// Register G2SB_G2PATBASE_0
#define G2SB_G2PATBASE_0                        _MK_ADDR_CONST(0x47)
#define G2SB_G2PATBASE_0_SECURE                         0x0
#define G2SB_G2PATBASE_0_WORD_COUNT                     0x1
#define G2SB_G2PATBASE_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_G2PATBASE_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_G2PATBASE_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_G2PATBASE_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2PATBASE_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_G2PATBASE_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define G2SB_G2PATBASE_0_PAT_BASE_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_G2PATBASE_0_PAT_BASE_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_G2PATBASE_0_PAT_BASE_SHIFT)
#define G2SB_G2PATBASE_0_PAT_BASE_RANGE                 31:0
#define G2SB_G2PATBASE_0_PAT_BASE_WOFFSET                       0x0
#define G2SB_G2PATBASE_0_PAT_BASE_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2PATBASE_0_PAT_BASE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2PATBASE_0_PAT_BASE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2PATBASE_0_PAT_BASE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_G2SRCBA_SB_SURFBASE_0
#define G2SB_G2SRCBA_SB_SURFBASE_0                      _MK_ADDR_CONST(0x48)
#define G2SB_G2SRCBA_SB_SURFBASE_0_SECURE                       0x0
#define G2SB_G2SRCBA_SB_SURFBASE_0_WORD_COUNT                   0x1
#define G2SB_G2SRCBA_SB_SURFBASE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_G2SRCBA_SB_SURFBASE_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_G2SRCBA_SB_SURFBASE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_G2SRCBA_SB_SURFBASE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2SRCBA_SB_SURFBASE_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_G2SRCBA_SB_SURFBASE_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_SHIFT)
#define G2SB_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_RANGE                       31:0
#define G2SB_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_WOFFSET                     0x0
#define G2SB_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_G2DSTBA_SB_SURFBASE_0
#define G2SB_G2DSTBA_SB_SURFBASE_0                      _MK_ADDR_CONST(0x49)
#define G2SB_G2DSTBA_SB_SURFBASE_0_SECURE                       0x0
#define G2SB_G2DSTBA_SB_SURFBASE_0_WORD_COUNT                   0x1
#define G2SB_G2DSTBA_SB_SURFBASE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_G2DSTBA_SB_SURFBASE_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_G2DSTBA_SB_SURFBASE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_G2DSTBA_SB_SURFBASE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2DSTBA_SB_SURFBASE_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_G2DSTBA_SB_SURFBASE_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_G2DSTBA_SB_SURFBASE_0_DST_ADDR_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_G2DSTBA_SB_SURFBASE_0_DST_ADDR_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_G2DSTBA_SB_SURFBASE_0_DST_ADDR_SHIFT)
#define G2SB_G2DSTBA_SB_SURFBASE_0_DST_ADDR_RANGE                       31:0
#define G2SB_G2DSTBA_SB_SURFBASE_0_DST_ADDR_WOFFSET                     0x0
#define G2SB_G2DSTBA_SB_SURFBASE_0_DST_ADDR_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_G2DSTBA_SB_SURFBASE_0_DST_ADDR_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_G2DSTBA_SB_SURFBASE_0_DST_ADDR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_G2DSTBA_SB_SURFBASE_0_DST_ADDR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_G2DSTBA_B_SB_SURFBASE_0
#define G2SB_G2DSTBA_B_SB_SURFBASE_0                    _MK_ADDR_CONST(0x4a)
#define G2SB_G2DSTBA_B_SB_SURFBASE_0_SECURE                     0x0
#define G2SB_G2DSTBA_B_SB_SURFBASE_0_WORD_COUNT                         0x1
#define G2SB_G2DSTBA_B_SB_SURFBASE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_G2DSTBA_B_SB_SURFBASE_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_G2DSTBA_B_SB_SURFBASE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_G2DSTBA_B_SB_SURFBASE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_G2DSTBA_B_SB_SURFBASE_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_G2DSTBA_B_SB_SURFBASE_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_FIELD                   _MK_FIELD_CONST(0xffffffff, G2SB_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_SHIFT)
#define G2SB_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_RANGE                   31:0
#define G2SB_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_WOFFSET                 0x0
#define G2SB_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_G2VBA_A_SB_SURFBASE_0
#define G2SB_G2VBA_A_SB_SURFBASE_0                      _MK_ADDR_CONST(0x4b)
#define G2SB_G2VBA_A_SB_SURFBASE_0_SECURE                       0x0
#define G2SB_G2VBA_A_SB_SURFBASE_0_WORD_COUNT                   0x1
#define G2SB_G2VBA_A_SB_SURFBASE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_G2VBA_A_SB_SURFBASE_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_G2VBA_A_SB_SURFBASE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_G2VBA_A_SB_SURFBASE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2VBA_A_SB_SURFBASE_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_G2VBA_A_SB_SURFBASE_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_G2VBA_A_SB_SURFBASE_0_V_ADDR_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_G2VBA_A_SB_SURFBASE_0_V_ADDR_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_G2VBA_A_SB_SURFBASE_0_V_ADDR_SHIFT)
#define G2SB_G2VBA_A_SB_SURFBASE_0_V_ADDR_RANGE                 31:0
#define G2SB_G2VBA_A_SB_SURFBASE_0_V_ADDR_WOFFSET                       0x0
#define G2SB_G2VBA_A_SB_SURFBASE_0_V_ADDR_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2VBA_A_SB_SURFBASE_0_V_ADDR_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2VBA_A_SB_SURFBASE_0_V_ADDR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2VBA_A_SB_SURFBASE_0_V_ADDR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_G2UBA_A_SB_SURFBASE_0
#define G2SB_G2UBA_A_SB_SURFBASE_0                      _MK_ADDR_CONST(0x4c)
#define G2SB_G2UBA_A_SB_SURFBASE_0_SECURE                       0x0
#define G2SB_G2UBA_A_SB_SURFBASE_0_WORD_COUNT                   0x1
#define G2SB_G2UBA_A_SB_SURFBASE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_G2UBA_A_SB_SURFBASE_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_G2UBA_A_SB_SURFBASE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_G2UBA_A_SB_SURFBASE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_G2UBA_A_SB_SURFBASE_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_G2UBA_A_SB_SURFBASE_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_G2UBA_A_SB_SURFBASE_0_U_ADDR_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_G2UBA_A_SB_SURFBASE_0_U_ADDR_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_G2UBA_A_SB_SURFBASE_0_U_ADDR_SHIFT)
#define G2SB_G2UBA_A_SB_SURFBASE_0_U_ADDR_RANGE                 31:0
#define G2SB_G2UBA_A_SB_SURFBASE_0_U_ADDR_WOFFSET                       0x0
#define G2SB_G2UBA_A_SB_SURFBASE_0_U_ADDR_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_G2UBA_A_SB_SURFBASE_0_U_ADDR_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_G2UBA_A_SB_SURFBASE_0_U_ADDR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_G2UBA_A_SB_SURFBASE_0_U_ADDR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_INCR_SYNCPT_0
#define G2SB_CTX1_INCR_SYNCPT_0                 _MK_ADDR_CONST(0x4000)
#define G2SB_CTX1_INCR_SYNCPT_0_SECURE                  0x0
#define G2SB_CTX1_INCR_SYNCPT_0_WORD_COUNT                      0x1
#define G2SB_CTX1_INCR_SYNCPT_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_INCR_SYNCPT_0_RESET_MASK                      _MK_MASK_CONST(0xffff)
#define G2SB_CTX1_INCR_SYNCPT_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_INCR_SYNCPT_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_INCR_SYNCPT_0_READ_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX1_INCR_SYNCPT_0_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define G2SB_CTX1_INCR_SYNCPT_0_COND_SHIFT                      _MK_SHIFT_CONST(8)
#define G2SB_CTX1_INCR_SYNCPT_0_COND_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX1_INCR_SYNCPT_0_COND_SHIFT)
#define G2SB_CTX1_INCR_SYNCPT_0_COND_RANGE                      15:8
#define G2SB_CTX1_INCR_SYNCPT_0_COND_WOFFSET                    0x0
#define G2SB_CTX1_INCR_SYNCPT_0_COND_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_INCR_SYNCPT_0_COND_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define G2SB_CTX1_INCR_SYNCPT_0_COND_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_INCR_SYNCPT_0_COND_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_INCR_SYNCPT_0_COND_IMMEDIATE                  _MK_ENUM_CONST(0)
#define G2SB_CTX1_INCR_SYNCPT_0_COND_OP_DONE                    _MK_ENUM_CONST(1)
#define G2SB_CTX1_INCR_SYNCPT_0_COND_RD_DONE                    _MK_ENUM_CONST(2)
#define G2SB_CTX1_INCR_SYNCPT_0_COND_REG_WR_SAFE                        _MK_ENUM_CONST(3)
#define G2SB_CTX1_INCR_SYNCPT_0_COND_COND_4                     _MK_ENUM_CONST(4)
#define G2SB_CTX1_INCR_SYNCPT_0_COND_COND_5                     _MK_ENUM_CONST(5)
#define G2SB_CTX1_INCR_SYNCPT_0_COND_COND_6                     _MK_ENUM_CONST(6)
#define G2SB_CTX1_INCR_SYNCPT_0_COND_COND_7                     _MK_ENUM_CONST(7)
#define G2SB_CTX1_INCR_SYNCPT_0_COND_COND_8                     _MK_ENUM_CONST(8)
#define G2SB_CTX1_INCR_SYNCPT_0_COND_COND_9                     _MK_ENUM_CONST(9)
#define G2SB_CTX1_INCR_SYNCPT_0_COND_COND_10                    _MK_ENUM_CONST(10)
#define G2SB_CTX1_INCR_SYNCPT_0_COND_COND_11                    _MK_ENUM_CONST(11)
#define G2SB_CTX1_INCR_SYNCPT_0_COND_COND_12                    _MK_ENUM_CONST(12)
#define G2SB_CTX1_INCR_SYNCPT_0_COND_COND_13                    _MK_ENUM_CONST(13)
#define G2SB_CTX1_INCR_SYNCPT_0_COND_COND_14                    _MK_ENUM_CONST(14)
#define G2SB_CTX1_INCR_SYNCPT_0_COND_COND_15                    _MK_ENUM_CONST(15)

#define G2SB_CTX1_INCR_SYNCPT_0_INDX_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX1_INCR_SYNCPT_0_INDX_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX1_INCR_SYNCPT_0_INDX_SHIFT)
#define G2SB_CTX1_INCR_SYNCPT_0_INDX_RANGE                      7:0
#define G2SB_CTX1_INCR_SYNCPT_0_INDX_WOFFSET                    0x0
#define G2SB_CTX1_INCR_SYNCPT_0_INDX_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_INCR_SYNCPT_0_INDX_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define G2SB_CTX1_INCR_SYNCPT_0_INDX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_INCR_SYNCPT_0_INDX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_INCR_SYNCPT_CNTRL_0
#define G2SB_CTX1_INCR_SYNCPT_CNTRL_0                   _MK_ADDR_CONST(0x4001)
#define G2SB_CTX1_INCR_SYNCPT_CNTRL_0_SECURE                    0x0
#define G2SB_CTX1_INCR_SYNCPT_CNTRL_0_WORD_COUNT                        0x1
#define G2SB_CTX1_INCR_SYNCPT_CNTRL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_INCR_SYNCPT_CNTRL_0_RESET_MASK                        _MK_MASK_CONST(0x101)
#define G2SB_CTX1_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_INCR_SYNCPT_CNTRL_0_READ_MASK                         _MK_MASK_CONST(0x101)
#define G2SB_CTX1_INCR_SYNCPT_CNTRL_0_WRITE_MASK                        _MK_MASK_CONST(0x101)
#define G2SB_CTX1_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SHIFT                        _MK_SHIFT_CONST(8)
#define G2SB_CTX1_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX1_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SHIFT)
#define G2SB_CTX1_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_RANGE                        8:8
#define G2SB_CTX1_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_WOFFSET                      0x0
#define G2SB_CTX1_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_CTX1_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX1_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX1_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX1_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SHIFT)
#define G2SB_CTX1_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_RANGE                      0:0
#define G2SB_CTX1_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_WOFFSET                    0x0
#define G2SB_CTX1_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define G2SB_CTX1_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_INCR_SYNCPT_ERROR_0
#define G2SB_CTX1_INCR_SYNCPT_ERROR_0                   _MK_ADDR_CONST(0x4002)
#define G2SB_CTX1_INCR_SYNCPT_ERROR_0_SECURE                    0x0
#define G2SB_CTX1_INCR_SYNCPT_ERROR_0_WORD_COUNT                        0x1
#define G2SB_CTX1_INCR_SYNCPT_ERROR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_INCR_SYNCPT_ERROR_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_INCR_SYNCPT_ERROR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_INCR_SYNCPT_ERROR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_INCR_SYNCPT_ERROR_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_INCR_SYNCPT_ERROR_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_INCR_SYNCPT_ERROR_0_COND_STATUS_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX1_INCR_SYNCPT_ERROR_0_COND_STATUS_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX1_INCR_SYNCPT_ERROR_0_COND_STATUS_SHIFT)
#define G2SB_CTX1_INCR_SYNCPT_ERROR_0_COND_STATUS_RANGE                 31:0
#define G2SB_CTX1_INCR_SYNCPT_ERROR_0_COND_STATUS_WOFFSET                       0x0
#define G2SB_CTX1_INCR_SYNCPT_ERROR_0_COND_STATUS_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_INCR_SYNCPT_ERROR_0_COND_STATUS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_INCR_SYNCPT_ERROR_0_COND_STATUS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_INCR_SYNCPT_ERROR_0_COND_STATUS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 16387 [0x4003]

// Reserved address 16388 [0x4004]

// Reserved address 16389 [0x4005]

// Reserved address 16390 [0x4006]

// Reserved address 16391 [0x4007]

// Register G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0
#define G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0                      _MK_ADDR_CONST(0x4008)
#define G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0_SECURE                       0x0
#define G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0_WORD_COUNT                   0x1
#define G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0_READ_MASK                    _MK_MASK_CONST(0x1f03ff)
#define G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0_WRITE_MASK                   _MK_MASK_CONST(0x1f0000)
#define G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_FIELD                     _MK_FIELD_CONST(0x3ff, G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_SHIFT)
#define G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_RANGE                     9:0
#define G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_WOFFSET                   0x0
#define G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_FIELD                   _MK_FIELD_CONST(0xf, G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_SHIFT)
#define G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_RANGE                   19:16
#define G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_WOFFSET                 0x0
#define G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_SHIFT                      _MK_SHIFT_CONST(20)
#define G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_SHIFT)
#define G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_RANGE                      20:20
#define G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_WOFFSET                    0x0
#define G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2TRIGGER_0
#define G2SB_CTX1_G2TRIGGER_0                   _MK_ADDR_CONST(0x4009)
#define G2SB_CTX1_G2TRIGGER_0_SECURE                    0x0
#define G2SB_CTX1_G2TRIGGER_0_WORD_COUNT                        0x1
#define G2SB_CTX1_G2TRIGGER_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TRIGGER_0_RESET_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX1_G2TRIGGER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TRIGGER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TRIGGER_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define G2SB_CTX1_G2TRIGGER_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX1_G2TRIGGER_0_TRIGGER_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2TRIGGER_0_TRIGGER_FIELD                     _MK_FIELD_CONST(0xffff, G2SB_CTX1_G2TRIGGER_0_TRIGGER_SHIFT)
#define G2SB_CTX1_G2TRIGGER_0_TRIGGER_RANGE                     15:0
#define G2SB_CTX1_G2TRIGGER_0_TRIGGER_WOFFSET                   0x0
#define G2SB_CTX1_G2TRIGGER_0_TRIGGER_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TRIGGER_0_TRIGGER_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define G2SB_CTX1_G2TRIGGER_0_TRIGGER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TRIGGER_0_TRIGGER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2TRIGGER1_0
#define G2SB_CTX1_G2TRIGGER1_0                  _MK_ADDR_CONST(0x400a)
#define G2SB_CTX1_G2TRIGGER1_0_SECURE                   0x0
#define G2SB_CTX1_G2TRIGGER1_0_WORD_COUNT                       0x1
#define G2SB_CTX1_G2TRIGGER1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TRIGGER1_0_RESET_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX1_G2TRIGGER1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TRIGGER1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TRIGGER1_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX1_G2TRIGGER1_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX1_G2TRIGGER1_0_TRIGGER1_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2TRIGGER1_0_TRIGGER1_FIELD                   _MK_FIELD_CONST(0xffff, G2SB_CTX1_G2TRIGGER1_0_TRIGGER1_SHIFT)
#define G2SB_CTX1_G2TRIGGER1_0_TRIGGER1_RANGE                   15:0
#define G2SB_CTX1_G2TRIGGER1_0_TRIGGER1_WOFFSET                 0x0
#define G2SB_CTX1_G2TRIGGER1_0_TRIGGER1_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TRIGGER1_0_TRIGGER1_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define G2SB_CTX1_G2TRIGGER1_0_TRIGGER1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TRIGGER1_0_TRIGGER1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2TRIGGER2_0
#define G2SB_CTX1_G2TRIGGER2_0                  _MK_ADDR_CONST(0x400b)
#define G2SB_CTX1_G2TRIGGER2_0_SECURE                   0x0
#define G2SB_CTX1_G2TRIGGER2_0_WORD_COUNT                       0x1
#define G2SB_CTX1_G2TRIGGER2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TRIGGER2_0_RESET_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX1_G2TRIGGER2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TRIGGER2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TRIGGER2_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX1_G2TRIGGER2_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX1_G2TRIGGER2_0_TRIGGER2_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2TRIGGER2_0_TRIGGER2_FIELD                   _MK_FIELD_CONST(0xffff, G2SB_CTX1_G2TRIGGER2_0_TRIGGER2_SHIFT)
#define G2SB_CTX1_G2TRIGGER2_0_TRIGGER2_RANGE                   15:0
#define G2SB_CTX1_G2TRIGGER2_0_TRIGGER2_WOFFSET                 0x0
#define G2SB_CTX1_G2TRIGGER2_0_TRIGGER2_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TRIGGER2_0_TRIGGER2_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define G2SB_CTX1_G2TRIGGER2_0_TRIGGER2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TRIGGER2_0_TRIGGER2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2CMDSEL_0
#define G2SB_CTX1_G2CMDSEL_0                    _MK_ADDR_CONST(0x400c)
#define G2SB_CTX1_G2CMDSEL_0_SECURE                     0x0
#define G2SB_CTX1_G2CMDSEL_0_WORD_COUNT                         0x1
#define G2SB_CTX1_G2CMDSEL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_RESET_MASK                         _MK_MASK_CONST(0x1100d7f1)
#define G2SB_CTX1_G2CMDSEL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_READ_MASK                  _MK_MASK_CONST(0x1fffd7f1)
#define G2SB_CTX1_G2CMDSEL_0_WRITE_MASK                         _MK_MASK_CONST(0x1fffd7f0)
#define G2SB_CTX1_G2CMDSEL_0_SBOR2D_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2CMDSEL_0_SBOR2D_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CMDSEL_0_SBOR2D_SHIFT)
#define G2SB_CTX1_G2CMDSEL_0_SBOR2D_RANGE                       0:0
#define G2SB_CTX1_G2CMDSEL_0_SBOR2D_WOFFSET                     0x0
#define G2SB_CTX1_G2CMDSEL_0_SBOR2D_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_SBOR2D_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CMDSEL_0_SBOR2D_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_SBOR2D_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_SBOR2D_G2                  _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CMDSEL_0_SBOR2D_SB                  _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2CMDSEL_0_CBENABLE_SHIFT                     _MK_SHIFT_CONST(4)
#define G2SB_CTX1_G2CMDSEL_0_CBENABLE_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CMDSEL_0_CBENABLE_SHIFT)
#define G2SB_CTX1_G2CMDSEL_0_CBENABLE_RANGE                     4:4
#define G2SB_CTX1_G2CMDSEL_0_CBENABLE_WOFFSET                   0x0
#define G2SB_CTX1_G2CMDSEL_0_CBENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_CBENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CMDSEL_0_CBENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_CBENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_CBENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CMDSEL_0_CBENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2CMDSEL_0_VITRIGGER_SHIFT                    _MK_SHIFT_CONST(5)
#define G2SB_CTX1_G2CMDSEL_0_VITRIGGER_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CMDSEL_0_VITRIGGER_SHIFT)
#define G2SB_CTX1_G2CMDSEL_0_VITRIGGER_RANGE                    5:5
#define G2SB_CTX1_G2CMDSEL_0_VITRIGGER_WOFFSET                  0x0
#define G2SB_CTX1_G2CMDSEL_0_VITRIGGER_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_VITRIGGER_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CMDSEL_0_VITRIGGER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_VITRIGGER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CMDSEL_0_HOSTTRIGGER_SHIFT                  _MK_SHIFT_CONST(6)
#define G2SB_CTX1_G2CMDSEL_0_HOSTTRIGGER_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CMDSEL_0_HOSTTRIGGER_SHIFT)
#define G2SB_CTX1_G2CMDSEL_0_HOSTTRIGGER_RANGE                  6:6
#define G2SB_CTX1_G2CMDSEL_0_HOSTTRIGGER_WOFFSET                        0x0
#define G2SB_CTX1_G2CMDSEL_0_HOSTTRIGGER_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_HOSTTRIGGER_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CMDSEL_0_HOSTTRIGGER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_HOSTTRIGGER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CMDSEL_0_CBSBDISABLE_SHIFT                  _MK_SHIFT_CONST(7)
#define G2SB_CTX1_G2CMDSEL_0_CBSBDISABLE_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CMDSEL_0_CBSBDISABLE_SHIFT)
#define G2SB_CTX1_G2CMDSEL_0_CBSBDISABLE_RANGE                  7:7
#define G2SB_CTX1_G2CMDSEL_0_CBSBDISABLE_WOFFSET                        0x0
#define G2SB_CTX1_G2CMDSEL_0_CBSBDISABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_CBSBDISABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CMDSEL_0_CBSBDISABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_CBSBDISABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CMDSEL_0_G2OUTPUT_SHIFT                     _MK_SHIFT_CONST(8)
#define G2SB_CTX1_G2CMDSEL_0_G2OUTPUT_FIELD                     _MK_FIELD_CONST(0x3, G2SB_CTX1_G2CMDSEL_0_G2OUTPUT_SHIFT)
#define G2SB_CTX1_G2CMDSEL_0_G2OUTPUT_RANGE                     9:8
#define G2SB_CTX1_G2CMDSEL_0_G2OUTPUT_WOFFSET                   0x0
#define G2SB_CTX1_G2CMDSEL_0_G2OUTPUT_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_G2OUTPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define G2SB_CTX1_G2CMDSEL_0_G2OUTPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_G2OUTPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_G2OUTPUT_MEMORY                    _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CMDSEL_0_G2OUTPUT_EPP                       _MK_ENUM_CONST(1)
#define G2SB_CTX1_G2CMDSEL_0_G2OUTPUT_RESERVED2                 _MK_ENUM_CONST(2)
#define G2SB_CTX1_G2CMDSEL_0_G2OUTPUT_RESERVED3                 _MK_ENUM_CONST(3)

#define G2SB_CTX1_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_SHIFT                       _MK_SHIFT_CONST(10)
#define G2SB_CTX1_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_SHIFT)
#define G2SB_CTX1_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_RANGE                       10:10
#define G2SB_CTX1_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_WOFFSET                     0x0
#define G2SB_CTX1_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2CMDSEL_0_LINK_WAIT_BUF_END_SHIFT                    _MK_SHIFT_CONST(12)
#define G2SB_CTX1_G2CMDSEL_0_LINK_WAIT_BUF_END_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CMDSEL_0_LINK_WAIT_BUF_END_SHIFT)
#define G2SB_CTX1_G2CMDSEL_0_LINK_WAIT_BUF_END_RANGE                    12:12
#define G2SB_CTX1_G2CMDSEL_0_LINK_WAIT_BUF_END_WOFFSET                  0x0
#define G2SB_CTX1_G2CMDSEL_0_LINK_WAIT_BUF_END_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_LINK_WAIT_BUF_END_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CMDSEL_0_LINK_WAIT_BUF_END_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_LINK_WAIT_BUF_END_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CMDSEL_0_FRAME_START_SHIFT                  _MK_SHIFT_CONST(14)
#define G2SB_CTX1_G2CMDSEL_0_FRAME_START_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CMDSEL_0_FRAME_START_SHIFT)
#define G2SB_CTX1_G2CMDSEL_0_FRAME_START_RANGE                  14:14
#define G2SB_CTX1_G2CMDSEL_0_FRAME_START_WOFFSET                        0x0
#define G2SB_CTX1_G2CMDSEL_0_FRAME_START_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_FRAME_START_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CMDSEL_0_FRAME_START_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_FRAME_START_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CMDSEL_0_FRAME_END_SHIFT                    _MK_SHIFT_CONST(15)
#define G2SB_CTX1_G2CMDSEL_0_FRAME_END_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CMDSEL_0_FRAME_END_SHIFT)
#define G2SB_CTX1_G2CMDSEL_0_FRAME_END_RANGE                    15:15
#define G2SB_CTX1_G2CMDSEL_0_FRAME_END_WOFFSET                  0x0
#define G2SB_CTX1_G2CMDSEL_0_FRAME_END_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_FRAME_END_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CMDSEL_0_FRAME_END_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_FRAME_END_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CMDSEL_0_BUFFER_INDEX_SHIFT                 _MK_SHIFT_CONST(16)
#define G2SB_CTX1_G2CMDSEL_0_BUFFER_INDEX_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX1_G2CMDSEL_0_BUFFER_INDEX_SHIFT)
#define G2SB_CTX1_G2CMDSEL_0_BUFFER_INDEX_RANGE                 23:16
#define G2SB_CTX1_G2CMDSEL_0_BUFFER_INDEX_WOFFSET                       0x0
#define G2SB_CTX1_G2CMDSEL_0_BUFFER_INDEX_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_BUFFER_INDEX_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_BUFFER_INDEX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_BUFFER_INDEX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CMDSEL_0_LINKEN_SHIFT                       _MK_SHIFT_CONST(24)
#define G2SB_CTX1_G2CMDSEL_0_LINKEN_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CMDSEL_0_LINKEN_SHIFT)
#define G2SB_CTX1_G2CMDSEL_0_LINKEN_RANGE                       24:24
#define G2SB_CTX1_G2CMDSEL_0_LINKEN_WOFFSET                     0x0
#define G2SB_CTX1_G2CMDSEL_0_LINKEN_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_LINKEN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CMDSEL_0_LINKEN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_LINKEN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CMDSEL_0_LINKVAL_SHIFT                      _MK_SHIFT_CONST(25)
#define G2SB_CTX1_G2CMDSEL_0_LINKVAL_FIELD                      _MK_FIELD_CONST(0x7, G2SB_CTX1_G2CMDSEL_0_LINKVAL_SHIFT)
#define G2SB_CTX1_G2CMDSEL_0_LINKVAL_RANGE                      27:25
#define G2SB_CTX1_G2CMDSEL_0_LINKVAL_WOFFSET                    0x0
#define G2SB_CTX1_G2CMDSEL_0_LINKVAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_LINKVAL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_LINKVAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_LINKVAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CMDSEL_0_PRIORITY_SHIFT                     _MK_SHIFT_CONST(28)
#define G2SB_CTX1_G2CMDSEL_0_PRIORITY_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CMDSEL_0_PRIORITY_SHIFT)
#define G2SB_CTX1_G2CMDSEL_0_PRIORITY_RANGE                     28:28
#define G2SB_CTX1_G2CMDSEL_0_PRIORITY_WOFFSET                   0x0
#define G2SB_CTX1_G2CMDSEL_0_PRIORITY_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_PRIORITY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CMDSEL_0_PRIORITY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_PRIORITY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMDSEL_0_PRIORITY_LOW                       _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CMDSEL_0_PRIORITY_HIGH                      _MK_ENUM_CONST(1)


// Register G2SB_CTX1_G2RAISE_0
#define G2SB_CTX1_G2RAISE_0                     _MK_ADDR_CONST(0x400d)
#define G2SB_CTX1_G2RAISE_0_SECURE                      0x0
#define G2SB_CTX1_G2RAISE_0_WORD_COUNT                  0x1
#define G2SB_CTX1_G2RAISE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2RAISE_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2RAISE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2RAISE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2RAISE_0_READ_MASK                   _MK_MASK_CONST(0xf001f)
#define G2SB_CTX1_G2RAISE_0_WRITE_MASK                  _MK_MASK_CONST(0xf001f)
#define G2SB_CTX1_G2RAISE_0_RAISE_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2RAISE_0_RAISE_FIELD                 _MK_FIELD_CONST(0x1f, G2SB_CTX1_G2RAISE_0_RAISE_SHIFT)
#define G2SB_CTX1_G2RAISE_0_RAISE_RANGE                 4:0
#define G2SB_CTX1_G2RAISE_0_RAISE_WOFFSET                       0x0
#define G2SB_CTX1_G2RAISE_0_RAISE_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2RAISE_0_RAISE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2RAISE_0_RAISE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2RAISE_0_RAISE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2RAISE_0_RAISECHANNEL_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_CTX1_G2RAISE_0_RAISECHANNEL_FIELD                  _MK_FIELD_CONST(0xf, G2SB_CTX1_G2RAISE_0_RAISECHANNEL_SHIFT)
#define G2SB_CTX1_G2RAISE_0_RAISECHANNEL_RANGE                  19:16
#define G2SB_CTX1_G2RAISE_0_RAISECHANNEL_WOFFSET                        0x0
#define G2SB_CTX1_G2RAISE_0_RAISECHANNEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2RAISE_0_RAISECHANNEL_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2RAISE_0_RAISECHANNEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2RAISE_0_RAISECHANNEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 16398 [0x400e]

// Register G2SB_CTX1_G2HOSTSET_0
#define G2SB_CTX1_G2HOSTSET_0                   _MK_ADDR_CONST(0x400f)
#define G2SB_CTX1_G2HOSTSET_0_SECURE                    0x0
#define G2SB_CTX1_G2HOSTSET_0_WORD_COUNT                        0x1
#define G2SB_CTX1_G2HOSTSET_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2HOSTSET_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define G2SB_CTX1_G2HOSTSET_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2HOSTSET_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2HOSTSET_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define G2SB_CTX1_G2HOSTSET_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define G2SB_CTX1_G2HOSTSET_0_HSTLNGAP_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2HOSTSET_0_HSTLNGAP_FIELD                    _MK_FIELD_CONST(0xf, G2SB_CTX1_G2HOSTSET_0_HSTLNGAP_SHIFT)
#define G2SB_CTX1_G2HOSTSET_0_HSTLNGAP_RANGE                    3:0
#define G2SB_CTX1_G2HOSTSET_0_HSTLNGAP_WOFFSET                  0x0
#define G2SB_CTX1_G2HOSTSET_0_HSTLNGAP_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2HOSTSET_0_HSTLNGAP_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define G2SB_CTX1_G2HOSTSET_0_HSTLNGAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2HOSTSET_0_HSTLNGAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2HOSTSET_0_HSTFPXL_SHIFT                     _MK_SHIFT_CONST(4)
#define G2SB_CTX1_G2HOSTSET_0_HSTFPXL_FIELD                     _MK_FIELD_CONST(0xf, G2SB_CTX1_G2HOSTSET_0_HSTFPXL_SHIFT)
#define G2SB_CTX1_G2HOSTSET_0_HSTFPXL_RANGE                     7:4
#define G2SB_CTX1_G2HOSTSET_0_HSTFPXL_WOFFSET                   0x0
#define G2SB_CTX1_G2HOSTSET_0_HSTFPXL_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2HOSTSET_0_HSTFPXL_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define G2SB_CTX1_G2HOSTSET_0_HSTFPXL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2HOSTSET_0_HSTFPXL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2HOSTFIFO_0
#define G2SB_CTX1_G2HOSTFIFO_0                  _MK_ADDR_CONST(0x4010)
#define G2SB_CTX1_G2HOSTFIFO_0_SECURE                   0x0
#define G2SB_CTX1_G2HOSTFIFO_0_WORD_COUNT                       0x1
#define G2SB_CTX1_G2HOSTFIFO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2HOSTFIFO_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2HOSTFIFO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2HOSTFIFO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2HOSTFIFO_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2HOSTFIFO_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2HOSTFIFO_0_HOSTFIFODATA_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2HOSTFIFO_0_HOSTFIFODATA_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX1_G2HOSTFIFO_0_HOSTFIFODATA_SHIFT)
#define G2SB_CTX1_G2HOSTFIFO_0_HOSTFIFODATA_RANGE                       31:0
#define G2SB_CTX1_G2HOSTFIFO_0_HOSTFIFODATA_WOFFSET                     0x0
#define G2SB_CTX1_G2HOSTFIFO_0_HOSTFIFODATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2HOSTFIFO_0_HOSTFIFODATA_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2HOSTFIFO_0_HOSTFIFODATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2HOSTFIFO_0_HOSTFIFODATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2VDDA_0
#define G2SB_CTX1_G2VDDA_0                      _MK_ADDR_CONST(0x4011)
#define G2SB_CTX1_G2VDDA_0_SECURE                       0x0
#define G2SB_CTX1_G2VDDA_0_WORD_COUNT                   0x1
#define G2SB_CTX1_G2VDDA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2VDDA_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2VDDA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2VDDA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2VDDA_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2VDDA_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2VDDA_0_VDSTEP_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2VDDA_0_VDSTEP_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX1_G2VDDA_0_VDSTEP_SHIFT)
#define G2SB_CTX1_G2VDDA_0_VDSTEP_RANGE                 31:0
#define G2SB_CTX1_G2VDDA_0_VDSTEP_WOFFSET                       0x0
#define G2SB_CTX1_G2VDDA_0_VDSTEP_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2VDDA_0_VDSTEP_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2VDDA_0_VDSTEP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2VDDA_0_VDSTEP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2VDDAINI_0
#define G2SB_CTX1_G2VDDAINI_0                   _MK_ADDR_CONST(0x4012)
#define G2SB_CTX1_G2VDDAINI_0_SECURE                    0x0
#define G2SB_CTX1_G2VDDAINI_0_WORD_COUNT                        0x1
#define G2SB_CTX1_G2VDDAINI_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2VDDAINI_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2VDDAINI_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2VDDAINI_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2VDDAINI_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define G2SB_CTX1_G2VDDAINI_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX1_G2VDDAINI_0_VDTINI_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2VDDAINI_0_VDTINI_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX1_G2VDDAINI_0_VDTINI_SHIFT)
#define G2SB_CTX1_G2VDDAINI_0_VDTINI_RANGE                      7:0
#define G2SB_CTX1_G2VDDAINI_0_VDTINI_WOFFSET                    0x0
#define G2SB_CTX1_G2VDDAINI_0_VDTINI_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2VDDAINI_0_VDTINI_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2VDDAINI_0_VDTINI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2VDDAINI_0_VDTINI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2VDDAINI_0_VDBINI_SHIFT                      _MK_SHIFT_CONST(8)
#define G2SB_CTX1_G2VDDAINI_0_VDBINI_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX1_G2VDDAINI_0_VDBINI_SHIFT)
#define G2SB_CTX1_G2VDDAINI_0_VDBINI_RANGE                      15:8
#define G2SB_CTX1_G2VDDAINI_0_VDBINI_WOFFSET                    0x0
#define G2SB_CTX1_G2VDDAINI_0_VDBINI_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2VDDAINI_0_VDBINI_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2VDDAINI_0_VDBINI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2VDDAINI_0_VDBINI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2HDDA_0
#define G2SB_CTX1_G2HDDA_0                      _MK_ADDR_CONST(0x4013)
#define G2SB_CTX1_G2HDDA_0_SECURE                       0x0
#define G2SB_CTX1_G2HDDA_0_WORD_COUNT                   0x1
#define G2SB_CTX1_G2HDDA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2HDDA_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2HDDA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2HDDA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2HDDA_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2HDDA_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2HDDA_0_HDSTEP_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2HDDA_0_HDSTEP_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX1_G2HDDA_0_HDSTEP_SHIFT)
#define G2SB_CTX1_G2HDDA_0_HDSTEP_RANGE                 31:0
#define G2SB_CTX1_G2HDDA_0_HDSTEP_WOFFSET                       0x0
#define G2SB_CTX1_G2HDDA_0_HDSTEP_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2HDDA_0_HDSTEP_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2HDDA_0_HDSTEP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2HDDA_0_HDSTEP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2HDDAINILS_0
#define G2SB_CTX1_G2HDDAINILS_0                 _MK_ADDR_CONST(0x4014)
#define G2SB_CTX1_G2HDDAINILS_0_SECURE                  0x0
#define G2SB_CTX1_G2HDDAINILS_0_WORD_COUNT                      0x1
#define G2SB_CTX1_G2HDDAINILS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2HDDAINILS_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2HDDAINILS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2HDDAINILS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2HDDAINILS_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define G2SB_CTX1_G2HDDAINILS_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
#define G2SB_CTX1_G2HDDAINILS_0_HDINI_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2HDDAINILS_0_HDINI_FIELD                     _MK_FIELD_CONST(0xff, G2SB_CTX1_G2HDDAINILS_0_HDINI_SHIFT)
#define G2SB_CTX1_G2HDDAINILS_0_HDINI_RANGE                     7:0
#define G2SB_CTX1_G2HDDAINILS_0_HDINI_WOFFSET                   0x0
#define G2SB_CTX1_G2HDDAINILS_0_HDINI_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2HDDAINILS_0_HDINI_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2HDDAINILS_0_HDINI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2HDDAINILS_0_HDINI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2CSCFIRST_0
#define G2SB_CTX1_G2CSCFIRST_0                  _MK_ADDR_CONST(0x4015)
#define G2SB_CTX1_G2CSCFIRST_0_SECURE                   0x0
#define G2SB_CTX1_G2CSCFIRST_0_WORD_COUNT                       0x1
#define G2SB_CTX1_G2CSCFIRST_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCFIRST_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCFIRST_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCFIRST_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCFIRST_0_READ_MASK                        _MK_MASK_CONST(0xff3ff3ff)
#define G2SB_CTX1_G2CSCFIRST_0_WRITE_MASK                       _MK_MASK_CONST(0xff3ff3ff)
#define G2SB_CTX1_G2CSCFIRST_0_CUB_SHIFT                        _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2CSCFIRST_0_CUB_FIELD                        _MK_FIELD_CONST(0x3ff, G2SB_CTX1_G2CSCFIRST_0_CUB_SHIFT)
#define G2SB_CTX1_G2CSCFIRST_0_CUB_RANGE                        9:0
#define G2SB_CTX1_G2CSCFIRST_0_CUB_WOFFSET                      0x0
#define G2SB_CTX1_G2CSCFIRST_0_CUB_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCFIRST_0_CUB_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCFIRST_0_CUB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCFIRST_0_CUB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CSCFIRST_0_CVR_SHIFT                        _MK_SHIFT_CONST(12)
#define G2SB_CTX1_G2CSCFIRST_0_CVR_FIELD                        _MK_FIELD_CONST(0x3ff, G2SB_CTX1_G2CSCFIRST_0_CVR_SHIFT)
#define G2SB_CTX1_G2CSCFIRST_0_CVR_RANGE                        21:12
#define G2SB_CTX1_G2CSCFIRST_0_CVR_WOFFSET                      0x0
#define G2SB_CTX1_G2CSCFIRST_0_CVR_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCFIRST_0_CVR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCFIRST_0_CVR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCFIRST_0_CVR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CSCFIRST_0_YOS_SHIFT                        _MK_SHIFT_CONST(24)
#define G2SB_CTX1_G2CSCFIRST_0_YOS_FIELD                        _MK_FIELD_CONST(0xff, G2SB_CTX1_G2CSCFIRST_0_YOS_SHIFT)
#define G2SB_CTX1_G2CSCFIRST_0_YOS_RANGE                        31:24
#define G2SB_CTX1_G2CSCFIRST_0_YOS_WOFFSET                      0x0
#define G2SB_CTX1_G2CSCFIRST_0_YOS_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCFIRST_0_YOS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCFIRST_0_YOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCFIRST_0_YOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2CSCSECOND_0
#define G2SB_CTX1_G2CSCSECOND_0                 _MK_ADDR_CONST(0x4016)
#define G2SB_CTX1_G2CSCSECOND_0_SECURE                  0x0
#define G2SB_CTX1_G2CSCSECOND_0_WORD_COUNT                      0x1
#define G2SB_CTX1_G2CSCSECOND_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCSECOND_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCSECOND_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCSECOND_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCSECOND_0_READ_MASK                       _MK_MASK_CONST(0xff3ff1ff)
#define G2SB_CTX1_G2CSCSECOND_0_WRITE_MASK                      _MK_MASK_CONST(0xff3ff1ff)
#define G2SB_CTX1_G2CSCSECOND_0_CUG_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2CSCSECOND_0_CUG_FIELD                       _MK_FIELD_CONST(0x1ff, G2SB_CTX1_G2CSCSECOND_0_CUG_SHIFT)
#define G2SB_CTX1_G2CSCSECOND_0_CUG_RANGE                       8:0
#define G2SB_CTX1_G2CSCSECOND_0_CUG_WOFFSET                     0x0
#define G2SB_CTX1_G2CSCSECOND_0_CUG_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCSECOND_0_CUG_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCSECOND_0_CUG_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCSECOND_0_CUG_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CSCSECOND_0_CUR_SHIFT                       _MK_SHIFT_CONST(12)
#define G2SB_CTX1_G2CSCSECOND_0_CUR_FIELD                       _MK_FIELD_CONST(0x3ff, G2SB_CTX1_G2CSCSECOND_0_CUR_SHIFT)
#define G2SB_CTX1_G2CSCSECOND_0_CUR_RANGE                       21:12
#define G2SB_CTX1_G2CSCSECOND_0_CUR_WOFFSET                     0x0
#define G2SB_CTX1_G2CSCSECOND_0_CUR_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCSECOND_0_CUR_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCSECOND_0_CUR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCSECOND_0_CUR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CSCSECOND_0_CYX_SHIFT                       _MK_SHIFT_CONST(24)
#define G2SB_CTX1_G2CSCSECOND_0_CYX_FIELD                       _MK_FIELD_CONST(0xff, G2SB_CTX1_G2CSCSECOND_0_CYX_SHIFT)
#define G2SB_CTX1_G2CSCSECOND_0_CYX_RANGE                       31:24
#define G2SB_CTX1_G2CSCSECOND_0_CYX_WOFFSET                     0x0
#define G2SB_CTX1_G2CSCSECOND_0_CYX_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCSECOND_0_CYX_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCSECOND_0_CYX_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCSECOND_0_CYX_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2CSCTHIRD_0
#define G2SB_CTX1_G2CSCTHIRD_0                  _MK_ADDR_CONST(0x4017)
#define G2SB_CTX1_G2CSCTHIRD_0_SECURE                   0x0
#define G2SB_CTX1_G2CSCTHIRD_0_WORD_COUNT                       0x1
#define G2SB_CTX1_G2CSCTHIRD_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCTHIRD_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCTHIRD_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCTHIRD_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCTHIRD_0_READ_MASK                        _MK_MASK_CONST(0x3ff01ff)
#define G2SB_CTX1_G2CSCTHIRD_0_WRITE_MASK                       _MK_MASK_CONST(0x3ff01ff)
#define G2SB_CTX1_G2CSCTHIRD_0_CVG_SHIFT                        _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2CSCTHIRD_0_CVG_FIELD                        _MK_FIELD_CONST(0x1ff, G2SB_CTX1_G2CSCTHIRD_0_CVG_SHIFT)
#define G2SB_CTX1_G2CSCTHIRD_0_CVG_RANGE                        8:0
#define G2SB_CTX1_G2CSCTHIRD_0_CVG_WOFFSET                      0x0
#define G2SB_CTX1_G2CSCTHIRD_0_CVG_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCTHIRD_0_CVG_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCTHIRD_0_CVG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCTHIRD_0_CVG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CSCTHIRD_0_CVB_SHIFT                        _MK_SHIFT_CONST(16)
#define G2SB_CTX1_G2CSCTHIRD_0_CVB_FIELD                        _MK_FIELD_CONST(0x3ff, G2SB_CTX1_G2CSCTHIRD_0_CVB_SHIFT)
#define G2SB_CTX1_G2CSCTHIRD_0_CVB_RANGE                        25:16
#define G2SB_CTX1_G2CSCTHIRD_0_CVB_WOFFSET                      0x0
#define G2SB_CTX1_G2CSCTHIRD_0_CVB_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCTHIRD_0_CVB_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCTHIRD_0_CVB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCTHIRD_0_CVB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2CMKEYL_0
#define G2SB_CTX1_G2CMKEYL_0                    _MK_ADDR_CONST(0x4018)
#define G2SB_CTX1_G2CMKEYL_0_SECURE                     0x0
#define G2SB_CTX1_G2CMKEYL_0_WORD_COUNT                         0x1
#define G2SB_CTX1_G2CMKEYL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMKEYL_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMKEYL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMKEYL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMKEYL_0_READ_MASK                  _MK_MASK_CONST(0xffffff)
#define G2SB_CTX1_G2CMKEYL_0_WRITE_MASK                         _MK_MASK_CONST(0xffffff)
#define G2SB_CTX1_G2CMKEYL_0_CKBL_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2CMKEYL_0_CKBL_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX1_G2CMKEYL_0_CKBL_SHIFT)
#define G2SB_CTX1_G2CMKEYL_0_CKBL_RANGE                 7:0
#define G2SB_CTX1_G2CMKEYL_0_CKBL_WOFFSET                       0x0
#define G2SB_CTX1_G2CMKEYL_0_CKBL_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMKEYL_0_CKBL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMKEYL_0_CKBL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMKEYL_0_CKBL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CMKEYL_0_CKGL_SHIFT                 _MK_SHIFT_CONST(8)
#define G2SB_CTX1_G2CMKEYL_0_CKGL_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX1_G2CMKEYL_0_CKGL_SHIFT)
#define G2SB_CTX1_G2CMKEYL_0_CKGL_RANGE                 15:8
#define G2SB_CTX1_G2CMKEYL_0_CKGL_WOFFSET                       0x0
#define G2SB_CTX1_G2CMKEYL_0_CKGL_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMKEYL_0_CKGL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMKEYL_0_CKGL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMKEYL_0_CKGL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CMKEYL_0_CKRL_SHIFT                 _MK_SHIFT_CONST(16)
#define G2SB_CTX1_G2CMKEYL_0_CKRL_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX1_G2CMKEYL_0_CKRL_SHIFT)
#define G2SB_CTX1_G2CMKEYL_0_CKRL_RANGE                 23:16
#define G2SB_CTX1_G2CMKEYL_0_CKRL_WOFFSET                       0x0
#define G2SB_CTX1_G2CMKEYL_0_CKRL_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMKEYL_0_CKRL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMKEYL_0_CKRL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMKEYL_0_CKRL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2CMKEYU_0
#define G2SB_CTX1_G2CMKEYU_0                    _MK_ADDR_CONST(0x4019)
#define G2SB_CTX1_G2CMKEYU_0_SECURE                     0x0
#define G2SB_CTX1_G2CMKEYU_0_WORD_COUNT                         0x1
#define G2SB_CTX1_G2CMKEYU_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMKEYU_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMKEYU_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMKEYU_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMKEYU_0_READ_MASK                  _MK_MASK_CONST(0xffffff)
#define G2SB_CTX1_G2CMKEYU_0_WRITE_MASK                         _MK_MASK_CONST(0xffffff)
#define G2SB_CTX1_G2CMKEYU_0_CKBU_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2CMKEYU_0_CKBU_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX1_G2CMKEYU_0_CKBU_SHIFT)
#define G2SB_CTX1_G2CMKEYU_0_CKBU_RANGE                 7:0
#define G2SB_CTX1_G2CMKEYU_0_CKBU_WOFFSET                       0x0
#define G2SB_CTX1_G2CMKEYU_0_CKBU_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMKEYU_0_CKBU_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMKEYU_0_CKBU_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMKEYU_0_CKBU_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CMKEYU_0_CKGU_SHIFT                 _MK_SHIFT_CONST(8)
#define G2SB_CTX1_G2CMKEYU_0_CKGU_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX1_G2CMKEYU_0_CKGU_SHIFT)
#define G2SB_CTX1_G2CMKEYU_0_CKGU_RANGE                 15:8
#define G2SB_CTX1_G2CMKEYU_0_CKGU_WOFFSET                       0x0
#define G2SB_CTX1_G2CMKEYU_0_CKGU_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMKEYU_0_CKGU_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMKEYU_0_CKGU_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMKEYU_0_CKGU_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CMKEYU_0_CKRU_SHIFT                 _MK_SHIFT_CONST(16)
#define G2SB_CTX1_G2CMKEYU_0_CKRU_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX1_G2CMKEYU_0_CKRU_SHIFT)
#define G2SB_CTX1_G2CMKEYU_0_CKRU_RANGE                 23:16
#define G2SB_CTX1_G2CMKEYU_0_CKRU_WOFFSET                       0x0
#define G2SB_CTX1_G2CMKEYU_0_CKRU_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMKEYU_0_CKRU_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMKEYU_0_CKRU_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CMKEYU_0_CKRU_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2UBA_A_0
#define G2SB_CTX1_G2UBA_A_0                     _MK_ADDR_CONST(0x401a)
#define G2SB_CTX1_G2UBA_A_0_SECURE                      0x0
#define G2SB_CTX1_G2UBA_A_0_WORD_COUNT                  0x1
#define G2SB_CTX1_G2UBA_A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2UBA_A_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2UBA_A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2UBA_A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2UBA_A_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2UBA_A_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2UBA_A_0_SU1SA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2UBA_A_0_SU1SA_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX1_G2UBA_A_0_SU1SA_SHIFT)
#define G2SB_CTX1_G2UBA_A_0_SU1SA_RANGE                 31:0
#define G2SB_CTX1_G2UBA_A_0_SU1SA_WOFFSET                       0x0
#define G2SB_CTX1_G2UBA_A_0_SU1SA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2UBA_A_0_SU1SA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2UBA_A_0_SU1SA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2UBA_A_0_SU1SA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2VBA_A_0
#define G2SB_CTX1_G2VBA_A_0                     _MK_ADDR_CONST(0x401b)
#define G2SB_CTX1_G2VBA_A_0_SECURE                      0x0
#define G2SB_CTX1_G2VBA_A_0_WORD_COUNT                  0x1
#define G2SB_CTX1_G2VBA_A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2VBA_A_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2VBA_A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2VBA_A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2VBA_A_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2VBA_A_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2VBA_A_0_SV1SA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2VBA_A_0_SV1SA_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX1_G2VBA_A_0_SV1SA_SHIFT)
#define G2SB_CTX1_G2VBA_A_0_SV1SA_RANGE                 31:0
#define G2SB_CTX1_G2VBA_A_0_SV1SA_WOFFSET                       0x0
#define G2SB_CTX1_G2VBA_A_0_SV1SA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2VBA_A_0_SV1SA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2VBA_A_0_SV1SA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2VBA_A_0_SV1SA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2SBFORMAT_0
#define G2SB_CTX1_G2SBFORMAT_0                  _MK_ADDR_CONST(0x401c)
#define G2SB_CTX1_G2SBFORMAT_0_SECURE                   0x0
#define G2SB_CTX1_G2SBFORMAT_0_WORD_COUNT                       0x1
#define G2SB_CTX1_G2SBFORMAT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SBFORMAT_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SBFORMAT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SBFORMAT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SBFORMAT_0_READ_MASK                        _MK_MASK_CONST(0xffffdf1f)
#define G2SB_CTX1_G2SBFORMAT_0_WRITE_MASK                       _MK_MASK_CONST(0xffffdf1f)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_FIELD                      _MK_FIELD_CONST(0x1f, G2SB_CTX1_G2SBFORMAT_0_SIFMT_SHIFT)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_RANGE                      4:0
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_WOFFSET                    0x0
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_U8Y8V8Y8_OB                        _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_Y8U8Y8V8_OB                        _MK_ENUM_CONST(1)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_Y8V8Y8U8_OB                        _MK_ENUM_CONST(2)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_V8Y8U8Y8_OB                        _MK_ENUM_CONST(3)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_U8Y8V8Y8_TC                        _MK_ENUM_CONST(4)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_Y8U8Y8V8_TC                        _MK_ENUM_CONST(5)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_Y8V8Y8U8_TC                        _MK_ENUM_CONST(6)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_V8Y8U8Y8_TC                        _MK_ENUM_CONST(7)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_B5G6R5                     _MK_ENUM_CONST(8)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_RESERVED9                  _MK_ENUM_CONST(9)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_RESERVED10                 _MK_ENUM_CONST(10)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_RESERVED11                 _MK_ENUM_CONST(11)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_B5G6R5BS                   _MK_ENUM_CONST(12)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_RESERVED13                 _MK_ENUM_CONST(13)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_R8G8B8A8                   _MK_ENUM_CONST(14)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_B8G8R8A8                   _MK_ENUM_CONST(15)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_RESERVED16                 _MK_ENUM_CONST(16)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_RESERVED17                 _MK_ENUM_CONST(17)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_RESERVED18                 _MK_ENUM_CONST(18)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_RESERVED19                 _MK_ENUM_CONST(19)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_RESERVED20                 _MK_ENUM_CONST(20)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_RESERVED21                 _MK_ENUM_CONST(21)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_RESERVED22                 _MK_ENUM_CONST(22)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_RESERVED23                 _MK_ENUM_CONST(23)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_RESERVED24                 _MK_ENUM_CONST(24)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_RESERVED25                 _MK_ENUM_CONST(25)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_RESERVED26                 _MK_ENUM_CONST(26)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_RESERVED27                 _MK_ENUM_CONST(27)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_RESERVED28                 _MK_ENUM_CONST(28)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_RESERVED29                 _MK_ENUM_CONST(29)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_RESERVED30                 _MK_ENUM_CONST(30)
#define G2SB_CTX1_G2SBFORMAT_0_SIFMT_RESERVED31                 _MK_ENUM_CONST(31)

#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_SHIFT                      _MK_SHIFT_CONST(8)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_FIELD                      _MK_FIELD_CONST(0x1f, G2SB_CTX1_G2SBFORMAT_0_DIFMT_SHIFT)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_RANGE                      12:8
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_WOFFSET                    0x0
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_U8Y8V8Y8_OB                        _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_Y8U8Y8V8_OB                        _MK_ENUM_CONST(1)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_Y8V8Y8U8_OB                        _MK_ENUM_CONST(2)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_V8Y8U8Y8_OB                        _MK_ENUM_CONST(3)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_U8Y8V8Y8_TC                        _MK_ENUM_CONST(4)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_Y8U8Y8V8_TC                        _MK_ENUM_CONST(5)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_Y8V8Y8U8_TC                        _MK_ENUM_CONST(6)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_V8Y8U8Y8_TC                        _MK_ENUM_CONST(7)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_B5G6R5                     _MK_ENUM_CONST(8)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_RESERVED9                  _MK_ENUM_CONST(9)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_RESERVED10                 _MK_ENUM_CONST(10)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_RESERVED11                 _MK_ENUM_CONST(11)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_B5G6R5BS                   _MK_ENUM_CONST(12)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_RESERVED13                 _MK_ENUM_CONST(13)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_R8G8B8A8                   _MK_ENUM_CONST(14)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_B8G8R8A8                   _MK_ENUM_CONST(15)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_RESERVED16                 _MK_ENUM_CONST(16)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_RESERVED17                 _MK_ENUM_CONST(17)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_RESERVED18                 _MK_ENUM_CONST(18)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_RESERVED19                 _MK_ENUM_CONST(19)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_RESERVED20                 _MK_ENUM_CONST(20)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_RESERVED21                 _MK_ENUM_CONST(21)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_RESERVED22                 _MK_ENUM_CONST(22)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_RESERVED23                 _MK_ENUM_CONST(23)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_RESERVED24                 _MK_ENUM_CONST(24)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_RESERVED25                 _MK_ENUM_CONST(25)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_RESERVED26                 _MK_ENUM_CONST(26)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_RESERVED27                 _MK_ENUM_CONST(27)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_RESERVED28                 _MK_ENUM_CONST(28)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_RESERVED29                 _MK_ENUM_CONST(29)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_RESERVED30                 _MK_ENUM_CONST(30)
#define G2SB_CTX1_G2SBFORMAT_0_DIFMT_RESERVED31                 _MK_ENUM_CONST(31)

#define G2SB_CTX1_G2SBFORMAT_0_RAISEBUFFEREN_SHIFT                      _MK_SHIFT_CONST(14)
#define G2SB_CTX1_G2SBFORMAT_0_RAISEBUFFEREN_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX1_G2SBFORMAT_0_RAISEBUFFEREN_SHIFT)
#define G2SB_CTX1_G2SBFORMAT_0_RAISEBUFFEREN_RANGE                      14:14
#define G2SB_CTX1_G2SBFORMAT_0_RAISEBUFFEREN_WOFFSET                    0x0
#define G2SB_CTX1_G2SBFORMAT_0_RAISEBUFFEREN_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SBFORMAT_0_RAISEBUFFEREN_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SBFORMAT_0_RAISEBUFFEREN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SBFORMAT_0_RAISEBUFFEREN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SBFORMAT_0_RAISEBUFFEREN_DISABLE                    _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2SBFORMAT_0_RAISEBUFFEREN_ENABLE                     _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2SBFORMAT_0_RAISEFRAMEEN_SHIFT                       _MK_SHIFT_CONST(15)
#define G2SB_CTX1_G2SBFORMAT_0_RAISEFRAMEEN_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX1_G2SBFORMAT_0_RAISEFRAMEEN_SHIFT)
#define G2SB_CTX1_G2SBFORMAT_0_RAISEFRAMEEN_RANGE                       15:15
#define G2SB_CTX1_G2SBFORMAT_0_RAISEFRAMEEN_WOFFSET                     0x0
#define G2SB_CTX1_G2SBFORMAT_0_RAISEFRAMEEN_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SBFORMAT_0_RAISEFRAMEEN_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SBFORMAT_0_RAISEFRAMEEN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SBFORMAT_0_RAISEFRAMEEN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SBFORMAT_0_RAISEFRAMEEN_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2SBFORMAT_0_RAISEFRAMEEN_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2SBFORMAT_0_RAISEBUFFERVALUE_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX1_G2SBFORMAT_0_RAISEBUFFERVALUE_FIELD                   _MK_FIELD_CONST(0xff, G2SB_CTX1_G2SBFORMAT_0_RAISEBUFFERVALUE_SHIFT)
#define G2SB_CTX1_G2SBFORMAT_0_RAISEBUFFERVALUE_RANGE                   23:16
#define G2SB_CTX1_G2SBFORMAT_0_RAISEBUFFERVALUE_WOFFSET                 0x0
#define G2SB_CTX1_G2SBFORMAT_0_RAISEBUFFERVALUE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SBFORMAT_0_RAISEBUFFERVALUE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SBFORMAT_0_RAISEBUFFERVALUE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SBFORMAT_0_RAISEBUFFERVALUE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2SBFORMAT_0_RAISEFRAMEVALUE_SHIFT                    _MK_SHIFT_CONST(24)
#define G2SB_CTX1_G2SBFORMAT_0_RAISEFRAMEVALUE_FIELD                    _MK_FIELD_CONST(0xff, G2SB_CTX1_G2SBFORMAT_0_RAISEFRAMEVALUE_SHIFT)
#define G2SB_CTX1_G2SBFORMAT_0_RAISEFRAMEVALUE_RANGE                    31:24
#define G2SB_CTX1_G2SBFORMAT_0_RAISEFRAMEVALUE_WOFFSET                  0x0
#define G2SB_CTX1_G2SBFORMAT_0_RAISEFRAMEVALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SBFORMAT_0_RAISEFRAMEVALUE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SBFORMAT_0_RAISEFRAMEVALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SBFORMAT_0_RAISEFRAMEVALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2CONTROLSB_0
#define G2SB_CTX1_G2CONTROLSB_0                 _MK_ADDR_CONST(0x401d)
#define G2SB_CTX1_G2CONTROLSB_0_SECURE                  0x0
#define G2SB_CTX1_G2CONTROLSB_0_WORD_COUNT                      0x1
#define G2SB_CTX1_G2CONTROLSB_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_RESET_MASK                      _MK_MASK_CONST(0xdfffa4f8)
#define G2SB_CTX1_G2CONTROLSB_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_READ_MASK                       _MK_MASK_CONST(0xdfffa7f8)
#define G2SB_CTX1_G2CONTROLSB_0_WRITE_MASK                      _MK_MASK_CONST(0xdfffa7f8)
#define G2SB_CTX1_G2CONTROLSB_0_YUV422ROTATION_SHIFT                    _MK_SHIFT_CONST(3)
#define G2SB_CTX1_G2CONTROLSB_0_YUV422ROTATION_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLSB_0_YUV422ROTATION_SHIFT)
#define G2SB_CTX1_G2CONTROLSB_0_YUV422ROTATION_RANGE                    3:3
#define G2SB_CTX1_G2CONTROLSB_0_YUV422ROTATION_WOFFSET                  0x0
#define G2SB_CTX1_G2CONTROLSB_0_YUV422ROTATION_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_YUV422ROTATION_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLSB_0_YUV422ROTATION_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_YUV422ROTATION_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CONTROLSB_0_YUV422PLANAR_SHIFT                      _MK_SHIFT_CONST(4)
#define G2SB_CTX1_G2CONTROLSB_0_YUV422PLANAR_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLSB_0_YUV422PLANAR_SHIFT)
#define G2SB_CTX1_G2CONTROLSB_0_YUV422PLANAR_RANGE                      4:4
#define G2SB_CTX1_G2CONTROLSB_0_YUV422PLANAR_WOFFSET                    0x0
#define G2SB_CTX1_G2CONTROLSB_0_YUV422PLANAR_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_YUV422PLANAR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLSB_0_YUV422PLANAR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_YUV422PLANAR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CONTROLSB_0_IMODE_SHIFT                     _MK_SHIFT_CONST(5)
#define G2SB_CTX1_G2CONTROLSB_0_IMODE_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLSB_0_IMODE_SHIFT)
#define G2SB_CTX1_G2CONTROLSB_0_IMODE_RANGE                     5:5
#define G2SB_CTX1_G2CONTROLSB_0_IMODE_WOFFSET                   0x0
#define G2SB_CTX1_G2CONTROLSB_0_IMODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_IMODE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLSB_0_IMODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_IMODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_IMODE_MULTIPLEX                 _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLSB_0_IMODE_PLANAR                    _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2CONTROLSB_0_ENAVF_SHIFT                     _MK_SHIFT_CONST(6)
#define G2SB_CTX1_G2CONTROLSB_0_ENAVF_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLSB_0_ENAVF_SHIFT)
#define G2SB_CTX1_G2CONTROLSB_0_ENAVF_RANGE                     6:6
#define G2SB_CTX1_G2CONTROLSB_0_ENAVF_WOFFSET                   0x0
#define G2SB_CTX1_G2CONTROLSB_0_ENAVF_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_ENAVF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLSB_0_ENAVF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_ENAVF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_ENAVF_DISABLE                   _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLSB_0_ENAVF_ENABLE                    _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2CONTROLSB_0_ENAHF_SHIFT                     _MK_SHIFT_CONST(7)
#define G2SB_CTX1_G2CONTROLSB_0_ENAHF_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLSB_0_ENAHF_SHIFT)
#define G2SB_CTX1_G2CONTROLSB_0_ENAHF_RANGE                     7:7
#define G2SB_CTX1_G2CONTROLSB_0_ENAHF_WOFFSET                   0x0
#define G2SB_CTX1_G2CONTROLSB_0_ENAHF_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_ENAHF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLSB_0_ENAHF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_ENAHF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_ENAHF_DISABLE                   _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLSB_0_ENAHF_ENABLE                    _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2CONTROLSB_0_UVST_SHIFT                      _MK_SHIFT_CONST(8)
#define G2SB_CTX1_G2CONTROLSB_0_UVST_FIELD                      _MK_FIELD_CONST(0x3, G2SB_CTX1_G2CONTROLSB_0_UVST_SHIFT)
#define G2SB_CTX1_G2CONTROLSB_0_UVST_RANGE                      9:8
#define G2SB_CTX1_G2CONTROLSB_0_UVST_WOFFSET                    0x0
#define G2SB_CTX1_G2CONTROLSB_0_UVST_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_UVST_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_UVST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_UVST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_UVST_UVS2X                      _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLSB_0_UVST_UVS1X                      _MK_ENUM_CONST(1)
#define G2SB_CTX1_G2CONTROLSB_0_UVST_UVS4X                      _MK_ENUM_CONST(2)
#define G2SB_CTX1_G2CONTROLSB_0_UVST_UVS_G2UVSTRIDE                     _MK_ENUM_CONST(3)

#define G2SB_CTX1_G2CONTROLSB_0_SL_SHIFT                        _MK_SHIFT_CONST(10)
#define G2SB_CTX1_G2CONTROLSB_0_SL_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLSB_0_SL_SHIFT)
#define G2SB_CTX1_G2CONTROLSB_0_SL_RANGE                        10:10
#define G2SB_CTX1_G2CONTROLSB_0_SL_WOFFSET                      0x0
#define G2SB_CTX1_G2CONTROLSB_0_SL_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_SL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLSB_0_SL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_SL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_SL_COMMON_PAIR                  _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLSB_0_SL_DIFFERENT_PAIR                       _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2CONTROLSB_0_SISEL_SHIFT                     _MK_SHIFT_CONST(13)
#define G2SB_CTX1_G2CONTROLSB_0_SISEL_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLSB_0_SISEL_SHIFT)
#define G2SB_CTX1_G2CONTROLSB_0_SISEL_RANGE                     13:13
#define G2SB_CTX1_G2CONTROLSB_0_SISEL_WOFFSET                   0x0
#define G2SB_CTX1_G2CONTROLSB_0_SISEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_SISEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLSB_0_SISEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_SISEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_SISEL_IMAGE_BUFFER                      _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLSB_0_SISEL_HOST                      _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2CONTROLSB_0_SBLTSRC_SHIFT                   _MK_SHIFT_CONST(15)
#define G2SB_CTX1_G2CONTROLSB_0_SBLTSRC_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLSB_0_SBLTSRC_SHIFT)
#define G2SB_CTX1_G2CONTROLSB_0_SBLTSRC_RANGE                   15:15
#define G2SB_CTX1_G2CONTROLSB_0_SBLTSRC_WOFFSET                 0x0
#define G2SB_CTX1_G2CONTROLSB_0_SBLTSRC_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_SBLTSRC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLSB_0_SBLTSRC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_SBLTSRC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_SBLTSRC_CPU                     _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLSB_0_SBLTSRC_VIP                     _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2CONTROLSB_0_VFTYPE_SHIFT                    _MK_SHIFT_CONST(16)
#define G2SB_CTX1_G2CONTROLSB_0_VFTYPE_FIELD                    _MK_FIELD_CONST(0x3, G2SB_CTX1_G2CONTROLSB_0_VFTYPE_SHIFT)
#define G2SB_CTX1_G2CONTROLSB_0_VFTYPE_RANGE                    17:16
#define G2SB_CTX1_G2CONTROLSB_0_VFTYPE_WOFFSET                  0x0
#define G2SB_CTX1_G2CONTROLSB_0_VFTYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_VFTYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_CTX1_G2CONTROLSB_0_VFTYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_VFTYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_VFTYPE_INTERP                   _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLSB_0_VFTYPE_AVG25_INTERP75                   _MK_ENUM_CONST(1)
#define G2SB_CTX1_G2CONTROLSB_0_VFTYPE_AVG50_INTERP50                   _MK_ENUM_CONST(2)
#define G2SB_CTX1_G2CONTROLSB_0_VFTYPE_AVG                      _MK_ENUM_CONST(3)

#define G2SB_CTX1_G2CONTROLSB_0_VFEN_SHIFT                      _MK_SHIFT_CONST(18)
#define G2SB_CTX1_G2CONTROLSB_0_VFEN_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLSB_0_VFEN_SHIFT)
#define G2SB_CTX1_G2CONTROLSB_0_VFEN_RANGE                      18:18
#define G2SB_CTX1_G2CONTROLSB_0_VFEN_WOFFSET                    0x0
#define G2SB_CTX1_G2CONTROLSB_0_VFEN_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_VFEN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLSB_0_VFEN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_VFEN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_VFEN_DISABLE                    _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLSB_0_VFEN_ENABLE                     _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2CONTROLSB_0_DISCSC_SHIFT                    _MK_SHIFT_CONST(19)
#define G2SB_CTX1_G2CONTROLSB_0_DISCSC_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLSB_0_DISCSC_SHIFT)
#define G2SB_CTX1_G2CONTROLSB_0_DISCSC_RANGE                    19:19
#define G2SB_CTX1_G2CONTROLSB_0_DISCSC_WOFFSET                  0x0
#define G2SB_CTX1_G2CONTROLSB_0_DISCSC_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_DISCSC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLSB_0_DISCSC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_DISCSC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_DISCSC_ENABLE                   _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLSB_0_DISCSC_DISABLE                  _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2CONTROLSB_0_HFTYPE_SHIFT                    _MK_SHIFT_CONST(20)
#define G2SB_CTX1_G2CONTROLSB_0_HFTYPE_FIELD                    _MK_FIELD_CONST(0x7, G2SB_CTX1_G2CONTROLSB_0_HFTYPE_SHIFT)
#define G2SB_CTX1_G2CONTROLSB_0_HFTYPE_RANGE                    22:20
#define G2SB_CTX1_G2CONTROLSB_0_HFTYPE_WOFFSET                  0x0
#define G2SB_CTX1_G2CONTROLSB_0_HFTYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_HFTYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define G2SB_CTX1_G2CONTROLSB_0_HFTYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_HFTYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_HFTYPE_INTERP                   _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLSB_0_HFTYPE_LPF1                     _MK_ENUM_CONST(1)
#define G2SB_CTX1_G2CONTROLSB_0_HFTYPE_LPF2                     _MK_ENUM_CONST(2)
#define G2SB_CTX1_G2CONTROLSB_0_HFTYPE_LPF3                     _MK_ENUM_CONST(3)
#define G2SB_CTX1_G2CONTROLSB_0_HFTYPE_LPF4                     _MK_ENUM_CONST(4)
#define G2SB_CTX1_G2CONTROLSB_0_HFTYPE_LPF5                     _MK_ENUM_CONST(5)
#define G2SB_CTX1_G2CONTROLSB_0_HFTYPE_LPF6                     _MK_ENUM_CONST(6)
#define G2SB_CTX1_G2CONTROLSB_0_HFTYPE_DISABLE                  _MK_ENUM_CONST(7)

#define G2SB_CTX1_G2CONTROLSB_0_RANGEREDFRM_SHIFT                       _MK_SHIFT_CONST(23)
#define G2SB_CTX1_G2CONTROLSB_0_RANGEREDFRM_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLSB_0_RANGEREDFRM_SHIFT)
#define G2SB_CTX1_G2CONTROLSB_0_RANGEREDFRM_RANGE                       23:23
#define G2SB_CTX1_G2CONTROLSB_0_RANGEREDFRM_WOFFSET                     0x0
#define G2SB_CTX1_G2CONTROLSB_0_RANGEREDFRM_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_RANGEREDFRM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLSB_0_RANGEREDFRM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_RANGEREDFRM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_RANGEREDFRM_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLSB_0_RANGEREDFRM_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2CONTROLSB_0_SITYPE_SHIFT                    _MK_SHIFT_CONST(24)
#define G2SB_CTX1_G2CONTROLSB_0_SITYPE_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLSB_0_SITYPE_SHIFT)
#define G2SB_CTX1_G2CONTROLSB_0_SITYPE_RANGE                    24:24
#define G2SB_CTX1_G2CONTROLSB_0_SITYPE_WOFFSET                  0x0
#define G2SB_CTX1_G2CONTROLSB_0_SITYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_SITYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLSB_0_SITYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_SITYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_SITYPE_TOP_FIELD                        _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLSB_0_SITYPE_BOTTOM_FIELD                     _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2CONTROLSB_0_SBSEL_SHIFT                     _MK_SHIFT_CONST(25)
#define G2SB_CTX1_G2CONTROLSB_0_SBSEL_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLSB_0_SBSEL_SHIFT)
#define G2SB_CTX1_G2CONTROLSB_0_SBSEL_RANGE                     25:25
#define G2SB_CTX1_G2CONTROLSB_0_SBSEL_WOFFSET                   0x0
#define G2SB_CTX1_G2CONTROLSB_0_SBSEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_SBSEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLSB_0_SBSEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_SBSEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_SBSEL_SRC_A                     _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLSB_0_SBSEL_SRC_B                     _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2CONTROLSB_0_DBSEL_SHIFT                     _MK_SHIFT_CONST(26)
#define G2SB_CTX1_G2CONTROLSB_0_DBSEL_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLSB_0_DBSEL_SHIFT)
#define G2SB_CTX1_G2CONTROLSB_0_DBSEL_RANGE                     26:26
#define G2SB_CTX1_G2CONTROLSB_0_DBSEL_WOFFSET                   0x0
#define G2SB_CTX1_G2CONTROLSB_0_DBSEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_DBSEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLSB_0_DBSEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_DBSEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_DBSEL_DST_A                     _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLSB_0_DBSEL_DST_B                     _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2CONTROLSB_0_KEYEN_SHIFT                     _MK_SHIFT_CONST(27)
#define G2SB_CTX1_G2CONTROLSB_0_KEYEN_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLSB_0_KEYEN_SHIFT)
#define G2SB_CTX1_G2CONTROLSB_0_KEYEN_RANGE                     27:27
#define G2SB_CTX1_G2CONTROLSB_0_KEYEN_WOFFSET                   0x0
#define G2SB_CTX1_G2CONTROLSB_0_KEYEN_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_KEYEN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLSB_0_KEYEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_KEYEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_KEYEN_DISABLE                   _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLSB_0_KEYEN_ENABLE                    _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2CONTROLSB_0_KPOL_SHIFT                      _MK_SHIFT_CONST(28)
#define G2SB_CTX1_G2CONTROLSB_0_KPOL_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLSB_0_KPOL_SHIFT)
#define G2SB_CTX1_G2CONTROLSB_0_KPOL_RANGE                      28:28
#define G2SB_CTX1_G2CONTROLSB_0_KPOL_WOFFSET                    0x0
#define G2SB_CTX1_G2CONTROLSB_0_KPOL_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_KPOL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLSB_0_KPOL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_KPOL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_KPOL_WITHIN_BOUNDS                      _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLSB_0_KPOL_OUTSIDE_BOUNDS                     _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2CONTROLSB_0_ENDITH_SHIFT                    _MK_SHIFT_CONST(30)
#define G2SB_CTX1_G2CONTROLSB_0_ENDITH_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLSB_0_ENDITH_SHIFT)
#define G2SB_CTX1_G2CONTROLSB_0_ENDITH_RANGE                    30:30
#define G2SB_CTX1_G2CONTROLSB_0_ENDITH_WOFFSET                  0x0
#define G2SB_CTX1_G2CONTROLSB_0_ENDITH_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_ENDITH_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLSB_0_ENDITH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_ENDITH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_ENDITH_DISABLE                  _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLSB_0_ENDITH_ENABLE                   _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2CONTROLSB_0_DISDW_SHIFT                     _MK_SHIFT_CONST(31)
#define G2SB_CTX1_G2CONTROLSB_0_DISDW_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLSB_0_DISDW_SHIFT)
#define G2SB_CTX1_G2CONTROLSB_0_DISDW_RANGE                     31:31
#define G2SB_CTX1_G2CONTROLSB_0_DISDW_WOFFSET                   0x0
#define G2SB_CTX1_G2CONTROLSB_0_DISDW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_DISDW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLSB_0_DISDW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_DISDW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSB_0_DISDW_GOTO_IMAGE_BUFFER                 _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLSB_0_DISDW_GOTO_EPP                  _MK_ENUM_CONST(1)


// Register G2SB_CTX1_G2CONTROLSECOND_0
#define G2SB_CTX1_G2CONTROLSECOND_0                     _MK_ADDR_CONST(0x401e)
#define G2SB_CTX1_G2CONTROLSECOND_0_SECURE                      0x0
#define G2SB_CTX1_G2CONTROLSECOND_0_WORD_COUNT                  0x1
#define G2SB_CTX1_G2CONTROLSECOND_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_RESET_MASK                  _MK_MASK_CONST(0x3f61c3fe)
#define G2SB_CTX1_G2CONTROLSECOND_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_READ_MASK                   _MK_MASK_CONST(0x3f71c3fe)
#define G2SB_CTX1_G2CONTROLSECOND_0_WRITE_MASK                  _MK_MASK_CONST(0x3f71c3fe)
#define G2SB_CTX1_G2CONTROLSECOND_0_BITSWAP_SHIFT                       _MK_SHIFT_CONST(1)
#define G2SB_CTX1_G2CONTROLSECOND_0_BITSWAP_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLSECOND_0_BITSWAP_SHIFT)
#define G2SB_CTX1_G2CONTROLSECOND_0_BITSWAP_RANGE                       1:1
#define G2SB_CTX1_G2CONTROLSECOND_0_BITSWAP_WOFFSET                     0x0
#define G2SB_CTX1_G2CONTROLSECOND_0_BITSWAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_BITSWAP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLSECOND_0_BITSWAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_BITSWAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_BITSWAP_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLSECOND_0_BITSWAP_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2CONTROLSECOND_0_BEBSWAP_SHIFT                       _MK_SHIFT_CONST(2)
#define G2SB_CTX1_G2CONTROLSECOND_0_BEBSWAP_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLSECOND_0_BEBSWAP_SHIFT)
#define G2SB_CTX1_G2CONTROLSECOND_0_BEBSWAP_RANGE                       2:2
#define G2SB_CTX1_G2CONTROLSECOND_0_BEBSWAP_WOFFSET                     0x0
#define G2SB_CTX1_G2CONTROLSECOND_0_BEBSWAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_BEBSWAP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLSECOND_0_BEBSWAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_BEBSWAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_BEBSWAP_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLSECOND_0_BEBSWAP_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2CONTROLSECOND_0_BEWSWAP_SHIFT                       _MK_SHIFT_CONST(3)
#define G2SB_CTX1_G2CONTROLSECOND_0_BEWSWAP_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLSECOND_0_BEWSWAP_SHIFT)
#define G2SB_CTX1_G2CONTROLSECOND_0_BEWSWAP_RANGE                       3:3
#define G2SB_CTX1_G2CONTROLSECOND_0_BEWSWAP_WOFFSET                     0x0
#define G2SB_CTX1_G2CONTROLSECOND_0_BEWSWAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_BEWSWAP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLSECOND_0_BEWSWAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_BEWSWAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_BEWSWAP_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLSECOND_0_BEWSWAP_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2CONTROLSECOND_0_ALPTYPE_SHIFT                       _MK_SHIFT_CONST(4)
#define G2SB_CTX1_G2CONTROLSECOND_0_ALPTYPE_FIELD                       _MK_FIELD_CONST(0x1f, G2SB_CTX1_G2CONTROLSECOND_0_ALPTYPE_SHIFT)
#define G2SB_CTX1_G2CONTROLSECOND_0_ALPTYPE_RANGE                       8:4
#define G2SB_CTX1_G2CONTROLSECOND_0_ALPTYPE_WOFFSET                     0x0
#define G2SB_CTX1_G2CONTROLSECOND_0_ALPTYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_ALPTYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define G2SB_CTX1_G2CONTROLSECOND_0_ALPTYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_ALPTYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_ALPTYPE_FIX                 _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLSECOND_0_ALPTYPE_PL1BPP                      _MK_ENUM_CONST(1)
#define G2SB_CTX1_G2CONTROLSECOND_0_ALPTYPE_PL2BPP                      _MK_ENUM_CONST(2)
#define G2SB_CTX1_G2CONTROLSECOND_0_ALPTYPE_PL4BPP                      _MK_ENUM_CONST(3)
#define G2SB_CTX1_G2CONTROLSECOND_0_ALPTYPE_PL8BPP                      _MK_ENUM_CONST(4)
#define G2SB_CTX1_G2CONTROLSECOND_0_ALPTYPE_PL44BPP                     _MK_ENUM_CONST(5)
#define G2SB_CTX1_G2CONTROLSECOND_0_ALPTYPE_PLS1BPP                     _MK_ENUM_CONST(6)
#define G2SB_CTX1_G2CONTROLSECOND_0_ALPTYPE_PLS4BPPAL                   _MK_ENUM_CONST(7)
#define G2SB_CTX1_G2CONTROLSECOND_0_ALPTYPE_PLS4BPP                     _MK_ENUM_CONST(8)
#define G2SB_CTX1_G2CONTROLSECOND_0_ALPTYPE_PLS8BPP                     _MK_ENUM_CONST(9)
#define G2SB_CTX1_G2CONTROLSECOND_0_ALPTYPE_PLS8BX                      _MK_ENUM_CONST(10)
#define G2SB_CTX1_G2CONTROLSECOND_0_ALPTYPE_PLS1BPPAL                   _MK_ENUM_CONST(11)

#define G2SB_CTX1_G2CONTROLSECOND_0_ALPSRCORDST_SHIFT                   _MK_SHIFT_CONST(9)
#define G2SB_CTX1_G2CONTROLSECOND_0_ALPSRCORDST_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLSECOND_0_ALPSRCORDST_SHIFT)
#define G2SB_CTX1_G2CONTROLSECOND_0_ALPSRCORDST_RANGE                   9:9
#define G2SB_CTX1_G2CONTROLSECOND_0_ALPSRCORDST_WOFFSET                 0x0
#define G2SB_CTX1_G2CONTROLSECOND_0_ALPSRCORDST_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_ALPSRCORDST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLSECOND_0_ALPSRCORDST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_ALPSRCORDST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_ALPSRCORDST_DISABLE                 _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLSECOND_0_ALPSRCORDST_ENABLE                  _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2CONTROLSECOND_0_PXLREP_SHIFT                        _MK_SHIFT_CONST(14)
#define G2SB_CTX1_G2CONTROLSECOND_0_PXLREP_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLSECOND_0_PXLREP_SHIFT)
#define G2SB_CTX1_G2CONTROLSECOND_0_PXLREP_RANGE                        14:14
#define G2SB_CTX1_G2CONTROLSECOND_0_PXLREP_WOFFSET                      0x0
#define G2SB_CTX1_G2CONTROLSECOND_0_PXLREP_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_PXLREP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLSECOND_0_PXLREP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_PXLREP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_PXLREP_DISABLE                      _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLSECOND_0_PXLREP_ENABLE                       _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2CONTROLSECOND_0_SWAPBLT_SHIFT                       _MK_SHIFT_CONST(15)
#define G2SB_CTX1_G2CONTROLSECOND_0_SWAPBLT_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLSECOND_0_SWAPBLT_SHIFT)
#define G2SB_CTX1_G2CONTROLSECOND_0_SWAPBLT_RANGE                       15:15
#define G2SB_CTX1_G2CONTROLSECOND_0_SWAPBLT_WOFFSET                     0x0
#define G2SB_CTX1_G2CONTROLSECOND_0_SWAPBLT_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_SWAPBLT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLSECOND_0_SWAPBLT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_SWAPBLT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CONTROLSECOND_0_VCAA_SAFE_MODE_SHIFT                        _MK_SHIFT_CONST(16)
#define G2SB_CTX1_G2CONTROLSECOND_0_VCAA_SAFE_MODE_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLSECOND_0_VCAA_SAFE_MODE_SHIFT)
#define G2SB_CTX1_G2CONTROLSECOND_0_VCAA_SAFE_MODE_RANGE                        16:16
#define G2SB_CTX1_G2CONTROLSECOND_0_VCAA_SAFE_MODE_WOFFSET                      0x0
#define G2SB_CTX1_G2CONTROLSECOND_0_VCAA_SAFE_MODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_VCAA_SAFE_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLSECOND_0_VCAA_SAFE_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_VCAA_SAFE_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_VCAA_SAFE_MODE_DISABLE                      _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLSECOND_0_VCAA_SAFE_MODE_ENABLE                       _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2CONTROLSECOND_0_G2NOSTOP_SHIFT                      _MK_SHIFT_CONST(20)
#define G2SB_CTX1_G2CONTROLSECOND_0_G2NOSTOP_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLSECOND_0_G2NOSTOP_SHIFT)
#define G2SB_CTX1_G2CONTROLSECOND_0_G2NOSTOP_RANGE                      20:20
#define G2SB_CTX1_G2CONTROLSECOND_0_G2NOSTOP_WOFFSET                    0x0
#define G2SB_CTX1_G2CONTROLSECOND_0_G2NOSTOP_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_G2NOSTOP_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_G2NOSTOP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_G2NOSTOP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CONTROLSECOND_0_CLIPC_SHIFT                 _MK_SHIFT_CONST(21)
#define G2SB_CTX1_G2CONTROLSECOND_0_CLIPC_FIELD                 _MK_FIELD_CONST(0x3, G2SB_CTX1_G2CONTROLSECOND_0_CLIPC_SHIFT)
#define G2SB_CTX1_G2CONTROLSECOND_0_CLIPC_RANGE                 22:21
#define G2SB_CTX1_G2CONTROLSECOND_0_CLIPC_WOFFSET                       0x0
#define G2SB_CTX1_G2CONTROLSECOND_0_CLIPC_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_CLIPC_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define G2SB_CTX1_G2CONTROLSECOND_0_CLIPC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_CLIPC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CONTROLSECOND_0_FR_MODE_SHIFT                       _MK_SHIFT_CONST(24)
#define G2SB_CTX1_G2CONTROLSECOND_0_FR_MODE_FIELD                       _MK_FIELD_CONST(0x3, G2SB_CTX1_G2CONTROLSECOND_0_FR_MODE_SHIFT)
#define G2SB_CTX1_G2CONTROLSECOND_0_FR_MODE_RANGE                       25:24
#define G2SB_CTX1_G2CONTROLSECOND_0_FR_MODE_WOFFSET                     0x0
#define G2SB_CTX1_G2CONTROLSECOND_0_FR_MODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_FR_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define G2SB_CTX1_G2CONTROLSECOND_0_FR_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_FR_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_FR_MODE_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLSECOND_0_FR_MODE_SRC_DST_COPY                        _MK_ENUM_CONST(1)
#define G2SB_CTX1_G2CONTROLSECOND_0_FR_MODE_SQUARE                      _MK_ENUM_CONST(2)
#define G2SB_CTX1_G2CONTROLSECOND_0_FR_MODE_BLANK                       _MK_ENUM_CONST(3)

#define G2SB_CTX1_G2CONTROLSECOND_0_FR_TYPE_SHIFT                       _MK_SHIFT_CONST(26)
#define G2SB_CTX1_G2CONTROLSECOND_0_FR_TYPE_FIELD                       _MK_FIELD_CONST(0x7, G2SB_CTX1_G2CONTROLSECOND_0_FR_TYPE_SHIFT)
#define G2SB_CTX1_G2CONTROLSECOND_0_FR_TYPE_RANGE                       28:26
#define G2SB_CTX1_G2CONTROLSECOND_0_FR_TYPE_WOFFSET                     0x0
#define G2SB_CTX1_G2CONTROLSECOND_0_FR_TYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_FR_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define G2SB_CTX1_G2CONTROLSECOND_0_FR_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_FR_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_FR_TYPE_FLIP_X                      _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLSECOND_0_FR_TYPE_FLIP_Y                      _MK_ENUM_CONST(1)
#define G2SB_CTX1_G2CONTROLSECOND_0_FR_TYPE_TRANS_LR                    _MK_ENUM_CONST(2)
#define G2SB_CTX1_G2CONTROLSECOND_0_FR_TYPE_TRANS_RL                    _MK_ENUM_CONST(3)
#define G2SB_CTX1_G2CONTROLSECOND_0_FR_TYPE_ROT_90                      _MK_ENUM_CONST(4)
#define G2SB_CTX1_G2CONTROLSECOND_0_FR_TYPE_ROT_180                     _MK_ENUM_CONST(5)
#define G2SB_CTX1_G2CONTROLSECOND_0_FR_TYPE_ROT_270                     _MK_ENUM_CONST(6)
#define G2SB_CTX1_G2CONTROLSECOND_0_FR_TYPE_IDENTITY                    _MK_ENUM_CONST(7)

#define G2SB_CTX1_G2CONTROLSECOND_0_FR_READWAIT_SHIFT                   _MK_SHIFT_CONST(29)
#define G2SB_CTX1_G2CONTROLSECOND_0_FR_READWAIT_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLSECOND_0_FR_READWAIT_SHIFT)
#define G2SB_CTX1_G2CONTROLSECOND_0_FR_READWAIT_RANGE                   29:29
#define G2SB_CTX1_G2CONTROLSECOND_0_FR_READWAIT_WOFFSET                 0x0
#define G2SB_CTX1_G2CONTROLSECOND_0_FR_READWAIT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_FR_READWAIT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLSECOND_0_FR_READWAIT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_FR_READWAIT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLSECOND_0_FR_READWAIT_DISABLE                 _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLSECOND_0_FR_READWAIT_ENABLE                  _MK_ENUM_CONST(1)


// Register G2SB_CTX1_G2CONTROLMAIN_0
#define G2SB_CTX1_G2CONTROLMAIN_0                       _MK_ADDR_CONST(0x401f)
#define G2SB_CTX1_G2CONTROLMAIN_0_SECURE                        0x0
#define G2SB_CTX1_G2CONTROLMAIN_0_WORD_COUNT                    0x1
#define G2SB_CTX1_G2CONTROLMAIN_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_RESET_MASK                    _MK_MASK_CONST(0x7eccffff)
#define G2SB_CTX1_G2CONTROLMAIN_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_READ_MASK                     _MK_MASK_CONST(0x7fffffff)
#define G2SB_CTX1_G2CONTROLMAIN_0_WRITE_MASK                    _MK_MASK_CONST(0x7fffffff)
#define G2SB_CTX1_G2CONTROLMAIN_0_CMDT_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2CONTROLMAIN_0_CMDT_FIELD                    _MK_FIELD_CONST(0x3, G2SB_CTX1_G2CONTROLMAIN_0_CMDT_SHIFT)
#define G2SB_CTX1_G2CONTROLMAIN_0_CMDT_RANGE                    1:0
#define G2SB_CTX1_G2CONTROLMAIN_0_CMDT_WOFFSET                  0x0
#define G2SB_CTX1_G2CONTROLMAIN_0_CMDT_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_CMDT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_CTX1_G2CONTROLMAIN_0_CMDT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_CMDT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_CMDT_BITBLT                   _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLMAIN_0_CMDT_LINEDRAW                 _MK_ENUM_CONST(1)
#define G2SB_CTX1_G2CONTROLMAIN_0_CMDT_VCAA                     _MK_ENUM_CONST(2)
#define G2SB_CTX1_G2CONTROLMAIN_0_CMDT_RESERVED1                        _MK_ENUM_CONST(3)

#define G2SB_CTX1_G2CONTROLMAIN_0_TURBOFILL_SHIFT                       _MK_SHIFT_CONST(2)
#define G2SB_CTX1_G2CONTROLMAIN_0_TURBOFILL_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLMAIN_0_TURBOFILL_SHIFT)
#define G2SB_CTX1_G2CONTROLMAIN_0_TURBOFILL_RANGE                       2:2
#define G2SB_CTX1_G2CONTROLMAIN_0_TURBOFILL_WOFFSET                     0x0
#define G2SB_CTX1_G2CONTROLMAIN_0_TURBOFILL_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_TURBOFILL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLMAIN_0_TURBOFILL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_TURBOFILL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CONTROLMAIN_0_TEST0BIT_SHIFT                        _MK_SHIFT_CONST(3)
#define G2SB_CTX1_G2CONTROLMAIN_0_TEST0BIT_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLMAIN_0_TEST0BIT_SHIFT)
#define G2SB_CTX1_G2CONTROLMAIN_0_TEST0BIT_RANGE                        3:3
#define G2SB_CTX1_G2CONTROLMAIN_0_TEST0BIT_WOFFSET                      0x0
#define G2SB_CTX1_G2CONTROLMAIN_0_TEST0BIT_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_TEST0BIT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLMAIN_0_TEST0BIT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_TEST0BIT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_TEST0BIT_DISABLE                      _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLMAIN_0_TEST0BIT_ENABLE                       _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2CONTROLMAIN_0_FADEN_SHIFT                   _MK_SHIFT_CONST(4)
#define G2SB_CTX1_G2CONTROLMAIN_0_FADEN_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLMAIN_0_FADEN_SHIFT)
#define G2SB_CTX1_G2CONTROLMAIN_0_FADEN_RANGE                   4:4
#define G2SB_CTX1_G2CONTROLMAIN_0_FADEN_WOFFSET                 0x0
#define G2SB_CTX1_G2CONTROLMAIN_0_FADEN_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_FADEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLMAIN_0_FADEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_FADEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_FADEN_DISABLE                 _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLMAIN_0_FADEN_ENABLE                  _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2CONTROLMAIN_0_ALPEN_SHIFT                   _MK_SHIFT_CONST(5)
#define G2SB_CTX1_G2CONTROLMAIN_0_ALPEN_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLMAIN_0_ALPEN_SHIFT)
#define G2SB_CTX1_G2CONTROLMAIN_0_ALPEN_RANGE                   5:5
#define G2SB_CTX1_G2CONTROLMAIN_0_ALPEN_WOFFSET                 0x0
#define G2SB_CTX1_G2CONTROLMAIN_0_ALPEN_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_ALPEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLMAIN_0_ALPEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_ALPEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CONTROLMAIN_0_SRCSLD_SHIFT                  _MK_SHIFT_CONST(6)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCSLD_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLMAIN_0_SRCSLD_SHIFT)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCSLD_RANGE                  6:6
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCSLD_WOFFSET                        0x0
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCSLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCSLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCSLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCSLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCSLD_DISABLE                        _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCSLD_ENABLE                 _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2CONTROLMAIN_0_PATSLD_SHIFT                  _MK_SHIFT_CONST(7)
#define G2SB_CTX1_G2CONTROLMAIN_0_PATSLD_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLMAIN_0_PATSLD_SHIFT)
#define G2SB_CTX1_G2CONTROLMAIN_0_PATSLD_RANGE                  7:7
#define G2SB_CTX1_G2CONTROLMAIN_0_PATSLD_WOFFSET                        0x0
#define G2SB_CTX1_G2CONTROLMAIN_0_PATSLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_PATSLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLMAIN_0_PATSLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_PATSLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_PATSLD_DISABLE                        _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLMAIN_0_PATSLD_ENABLE                 _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2CONTROLMAIN_0_PATFL_SHIFT                   _MK_SHIFT_CONST(8)
#define G2SB_CTX1_G2CONTROLMAIN_0_PATFL_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLMAIN_0_PATFL_SHIFT)
#define G2SB_CTX1_G2CONTROLMAIN_0_PATFL_RANGE                   8:8
#define G2SB_CTX1_G2CONTROLMAIN_0_PATFL_WOFFSET                 0x0
#define G2SB_CTX1_G2CONTROLMAIN_0_PATFL_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_PATFL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLMAIN_0_PATFL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_PATFL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_PATFL_DISABLE                 _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLMAIN_0_PATFL_ENABLE                  _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2CONTROLMAIN_0_XDIR_SHIFT                    _MK_SHIFT_CONST(9)
#define G2SB_CTX1_G2CONTROLMAIN_0_XDIR_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLMAIN_0_XDIR_SHIFT)
#define G2SB_CTX1_G2CONTROLMAIN_0_XDIR_RANGE                    9:9
#define G2SB_CTX1_G2CONTROLMAIN_0_XDIR_WOFFSET                  0x0
#define G2SB_CTX1_G2CONTROLMAIN_0_XDIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_XDIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLMAIN_0_XDIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_XDIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CONTROLMAIN_0_YDIR_SHIFT                    _MK_SHIFT_CONST(10)
#define G2SB_CTX1_G2CONTROLMAIN_0_YDIR_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLMAIN_0_YDIR_SHIFT)
#define G2SB_CTX1_G2CONTROLMAIN_0_YDIR_RANGE                    10:10
#define G2SB_CTX1_G2CONTROLMAIN_0_YDIR_WOFFSET                  0x0
#define G2SB_CTX1_G2CONTROLMAIN_0_YDIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_YDIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLMAIN_0_YDIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_YDIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CONTROLMAIN_0_XYTDW_SHIFT                   _MK_SHIFT_CONST(11)
#define G2SB_CTX1_G2CONTROLMAIN_0_XYTDW_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLMAIN_0_XYTDW_SHIFT)
#define G2SB_CTX1_G2CONTROLMAIN_0_XYTDW_RANGE                   11:11
#define G2SB_CTX1_G2CONTROLMAIN_0_XYTDW_WOFFSET                 0x0
#define G2SB_CTX1_G2CONTROLMAIN_0_XYTDW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_XYTDW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLMAIN_0_XYTDW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_XYTDW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CONTROLMAIN_0_SRCPACK_SHIFT                 _MK_SHIFT_CONST(12)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCPACK_FIELD                 _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLMAIN_0_SRCPACK_SHIFT)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCPACK_RANGE                 12:12
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCPACK_WOFFSET                       0x0
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCPACK_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCPACK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCPACK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCPACK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCPACK_DISABLE                       _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCPACK_ENABLE                        _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2CONTROLMAIN_0_PATPACK_SHIFT                 _MK_SHIFT_CONST(13)
#define G2SB_CTX1_G2CONTROLMAIN_0_PATPACK_FIELD                 _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLMAIN_0_PATPACK_SHIFT)
#define G2SB_CTX1_G2CONTROLMAIN_0_PATPACK_RANGE                 13:13
#define G2SB_CTX1_G2CONTROLMAIN_0_PATPACK_WOFFSET                       0x0
#define G2SB_CTX1_G2CONTROLMAIN_0_PATPACK_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_PATPACK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLMAIN_0_PATPACK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_PATPACK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_PATPACK_DISABLE                       _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLMAIN_0_PATPACK_ENABLE                        _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2CONTROLMAIN_0_YFLIP_SHIFT                   _MK_SHIFT_CONST(14)
#define G2SB_CTX1_G2CONTROLMAIN_0_YFLIP_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLMAIN_0_YFLIP_SHIFT)
#define G2SB_CTX1_G2CONTROLMAIN_0_YFLIP_RANGE                   14:14
#define G2SB_CTX1_G2CONTROLMAIN_0_YFLIP_WOFFSET                 0x0
#define G2SB_CTX1_G2CONTROLMAIN_0_YFLIP_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_YFLIP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLMAIN_0_YFLIP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_YFLIP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_YFLIP_DSIABLE                 _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLMAIN_0_YFLIP_ENABLE                  _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2CONTROLMAIN_0_SRCSEL_SHIFT                  _MK_SHIFT_CONST(15)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCSEL_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLMAIN_0_SRCSEL_SHIFT)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCSEL_RANGE                  15:15
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCSEL_WOFFSET                        0x0
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCSEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCSEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCSEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCSEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCSEL_SCREEN                 _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCSEL_MEMORY                 _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2CONTROLMAIN_0_DSTCD_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX1_G2CONTROLMAIN_0_DSTCD_FIELD                   _MK_FIELD_CONST(0x3, G2SB_CTX1_G2CONTROLMAIN_0_DSTCD_SHIFT)
#define G2SB_CTX1_G2CONTROLMAIN_0_DSTCD_RANGE                   17:16
#define G2SB_CTX1_G2CONTROLMAIN_0_DSTCD_WOFFSET                 0x0
#define G2SB_CTX1_G2CONTROLMAIN_0_DSTCD_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_DSTCD_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_DSTCD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_DSTCD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_DSTCD_BPP8                    _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLMAIN_0_DSTCD_BPP16                   _MK_ENUM_CONST(1)
#define G2SB_CTX1_G2CONTROLMAIN_0_DSTCD_BPP32                   _MK_ENUM_CONST(2)
#define G2SB_CTX1_G2CONTROLMAIN_0_DSTCD_RESERVED3                       _MK_ENUM_CONST(3)

#define G2SB_CTX1_G2CONTROLMAIN_0_DSTT_SHIFT                    _MK_SHIFT_CONST(18)
#define G2SB_CTX1_G2CONTROLMAIN_0_DSTT_FIELD                    _MK_FIELD_CONST(0x3, G2SB_CTX1_G2CONTROLMAIN_0_DSTT_SHIFT)
#define G2SB_CTX1_G2CONTROLMAIN_0_DSTT_RANGE                    19:18
#define G2SB_CTX1_G2CONTROLMAIN_0_DSTT_WOFFSET                  0x0
#define G2SB_CTX1_G2CONTROLMAIN_0_DSTT_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_DSTT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_CTX1_G2CONTROLMAIN_0_DSTT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_DSTT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CONTROLMAIN_0_SRCCD_SHIFT                   _MK_SHIFT_CONST(20)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCCD_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLMAIN_0_SRCCD_SHIFT)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCCD_RANGE                   20:20
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCCD_WOFFSET                 0x0
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCCD_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCCD_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCCD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCCD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CONTROLMAIN_0_HLMONO_SHIFT                  _MK_SHIFT_CONST(21)
#define G2SB_CTX1_G2CONTROLMAIN_0_HLMONO_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLMAIN_0_HLMONO_SHIFT)
#define G2SB_CTX1_G2CONTROLMAIN_0_HLMONO_RANGE                  21:21
#define G2SB_CTX1_G2CONTROLMAIN_0_HLMONO_WOFFSET                        0x0
#define G2SB_CTX1_G2CONTROLMAIN_0_HLMONO_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_HLMONO_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_HLMONO_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_HLMONO_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CONTROLMAIN_0_SRCT_SHIFT                    _MK_SHIFT_CONST(22)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCT_FIELD                    _MK_FIELD_CONST(0x3, G2SB_CTX1_G2CONTROLMAIN_0_SRCT_SHIFT)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCT_RANGE                    23:22
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCT_WOFFSET                  0x0
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCT_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CONTROLMAIN_0_SRCBAS_SHIFT                  _MK_SHIFT_CONST(24)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCBAS_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLMAIN_0_SRCBAS_SHIFT)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCBAS_RANGE                  24:24
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCBAS_WOFFSET                        0x0
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCBAS_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCBAS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCBAS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCBAS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CONTROLMAIN_0_GCSW_SHIFT                    _MK_SHIFT_CONST(25)
#define G2SB_CTX1_G2CONTROLMAIN_0_GCSW_FIELD                    _MK_FIELD_CONST(0x3, G2SB_CTX1_G2CONTROLMAIN_0_GCSW_SHIFT)
#define G2SB_CTX1_G2CONTROLMAIN_0_GCSW_RANGE                    26:25
#define G2SB_CTX1_G2CONTROLMAIN_0_GCSW_WOFFSET                  0x0
#define G2SB_CTX1_G2CONTROLMAIN_0_GCSW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_GCSW_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_CTX1_G2CONTROLMAIN_0_GCSW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_GCSW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CONTROLMAIN_0_SRCDIR_SHIFT                  _MK_SHIFT_CONST(27)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCDIR_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLMAIN_0_SRCDIR_SHIFT)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCDIR_RANGE                  27:27
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCDIR_WOFFSET                        0x0
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCDIR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCDIR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCDIR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_SRCDIR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CONTROLMAIN_0_DSTDIR_SHIFT                  _MK_SHIFT_CONST(28)
#define G2SB_CTX1_G2CONTROLMAIN_0_DSTDIR_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLMAIN_0_DSTDIR_SHIFT)
#define G2SB_CTX1_G2CONTROLMAIN_0_DSTDIR_RANGE                  28:28
#define G2SB_CTX1_G2CONTROLMAIN_0_DSTDIR_WOFFSET                        0x0
#define G2SB_CTX1_G2CONTROLMAIN_0_DSTDIR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_DSTDIR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLMAIN_0_DSTDIR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_DSTDIR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CONTROLMAIN_0_DST_RD_WR_SEP_SHIFT                   _MK_SHIFT_CONST(29)
#define G2SB_CTX1_G2CONTROLMAIN_0_DST_RD_WR_SEP_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLMAIN_0_DST_RD_WR_SEP_SHIFT)
#define G2SB_CTX1_G2CONTROLMAIN_0_DST_RD_WR_SEP_RANGE                   29:29
#define G2SB_CTX1_G2CONTROLMAIN_0_DST_RD_WR_SEP_WOFFSET                 0x0
#define G2SB_CTX1_G2CONTROLMAIN_0_DST_RD_WR_SEP_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_DST_RD_WR_SEP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLMAIN_0_DST_RD_WR_SEP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_DST_RD_WR_SEP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CONTROLMAIN_0_PATSEL_SHIFT                  _MK_SHIFT_CONST(30)
#define G2SB_CTX1_G2CONTROLMAIN_0_PATSEL_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CONTROLMAIN_0_PATSEL_SHIFT)
#define G2SB_CTX1_G2CONTROLMAIN_0_PATSEL_RANGE                  30:30
#define G2SB_CTX1_G2CONTROLMAIN_0_PATSEL_WOFFSET                        0x0
#define G2SB_CTX1_G2CONTROLMAIN_0_PATSEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_PATSEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CONTROLMAIN_0_PATSEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_PATSEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CONTROLMAIN_0_PATSEL_SCREEN                 _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CONTROLMAIN_0_PATSEL_MEMORY                 _MK_ENUM_CONST(1)


// Register G2SB_CTX1_G2ROPFADE_0
#define G2SB_CTX1_G2ROPFADE_0                   _MK_ADDR_CONST(0x4020)
#define G2SB_CTX1_G2ROPFADE_0_SECURE                    0x0
#define G2SB_CTX1_G2ROPFADE_0_WORD_COUNT                        0x1
#define G2SB_CTX1_G2ROPFADE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2ROPFADE_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define G2SB_CTX1_G2ROPFADE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2ROPFADE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2ROPFADE_0_READ_MASK                         _MK_MASK_CONST(0xffff00ff)
#define G2SB_CTX1_G2ROPFADE_0_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define G2SB_CTX1_G2ROPFADE_0_ROP_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2ROPFADE_0_ROP_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX1_G2ROPFADE_0_ROP_SHIFT)
#define G2SB_CTX1_G2ROPFADE_0_ROP_RANGE                 7:0
#define G2SB_CTX1_G2ROPFADE_0_ROP_WOFFSET                       0x0
#define G2SB_CTX1_G2ROPFADE_0_ROP_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2ROPFADE_0_ROP_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define G2SB_CTX1_G2ROPFADE_0_ROP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2ROPFADE_0_ROP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2ROPFADE_0_FADCOE_SHIFT                      _MK_SHIFT_CONST(16)
#define G2SB_CTX1_G2ROPFADE_0_FADCOE_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX1_G2ROPFADE_0_FADCOE_SHIFT)
#define G2SB_CTX1_G2ROPFADE_0_FADCOE_RANGE                      23:16
#define G2SB_CTX1_G2ROPFADE_0_FADCOE_WOFFSET                    0x0
#define G2SB_CTX1_G2ROPFADE_0_FADCOE_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2ROPFADE_0_FADCOE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2ROPFADE_0_FADCOE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2ROPFADE_0_FADCOE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2ROPFADE_0_FADOFF_SHIFT                      _MK_SHIFT_CONST(24)
#define G2SB_CTX1_G2ROPFADE_0_FADOFF_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX1_G2ROPFADE_0_FADOFF_SHIFT)
#define G2SB_CTX1_G2ROPFADE_0_FADOFF_RANGE                      31:24
#define G2SB_CTX1_G2ROPFADE_0_FADOFF_WOFFSET                    0x0
#define G2SB_CTX1_G2ROPFADE_0_FADOFF_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2ROPFADE_0_FADOFF_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2ROPFADE_0_FADOFF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2ROPFADE_0_FADOFF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2ALPHABLEND_0
#define G2SB_CTX1_G2ALPHABLEND_0                        _MK_ADDR_CONST(0x4021)
#define G2SB_CTX1_G2ALPHABLEND_0_SECURE                         0x0
#define G2SB_CTX1_G2ALPHABLEND_0_WORD_COUNT                     0x1
#define G2SB_CTX1_G2ALPHABLEND_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2ALPHABLEND_0_RESET_MASK                     _MK_MASK_CONST(0x100)
#define G2SB_CTX1_G2ALPHABLEND_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2ALPHABLEND_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2ALPHABLEND_0_READ_MASK                      _MK_MASK_CONST(0xffff01ff)
#define G2SB_CTX1_G2ALPHABLEND_0_WRITE_MASK                     _MK_MASK_CONST(0xffff01ff)
#define G2SB_CTX1_G2ALPHABLEND_0_ALPHA_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2ALPHABLEND_0_ALPHA_FIELD                    _MK_FIELD_CONST(0xff, G2SB_CTX1_G2ALPHABLEND_0_ALPHA_SHIFT)
#define G2SB_CTX1_G2ALPHABLEND_0_ALPHA_RANGE                    7:0
#define G2SB_CTX1_G2ALPHABLEND_0_ALPHA_WOFFSET                  0x0
#define G2SB_CTX1_G2ALPHABLEND_0_ALPHA_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2ALPHABLEND_0_ALPHA_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2ALPHABLEND_0_ALPHA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2ALPHABLEND_0_ALPHA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2ALPHABLEND_0_ALPHAINV_SHIFT                 _MK_SHIFT_CONST(8)
#define G2SB_CTX1_G2ALPHABLEND_0_ALPHAINV_FIELD                 _MK_FIELD_CONST(0x1, G2SB_CTX1_G2ALPHABLEND_0_ALPHAINV_SHIFT)
#define G2SB_CTX1_G2ALPHABLEND_0_ALPHAINV_RANGE                 8:8
#define G2SB_CTX1_G2ALPHABLEND_0_ALPHAINV_WOFFSET                       0x0
#define G2SB_CTX1_G2ALPHABLEND_0_ALPHAINV_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2ALPHABLEND_0_ALPHAINV_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2ALPHABLEND_0_ALPHAINV_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2ALPHABLEND_0_ALPHAINV_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2ALPHABLEND_0_ALPHA0V_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_CTX1_G2ALPHABLEND_0_ALPHA0V_FIELD                  _MK_FIELD_CONST(0xff, G2SB_CTX1_G2ALPHABLEND_0_ALPHA0V_SHIFT)
#define G2SB_CTX1_G2ALPHABLEND_0_ALPHA0V_RANGE                  23:16
#define G2SB_CTX1_G2ALPHABLEND_0_ALPHA0V_WOFFSET                        0x0
#define G2SB_CTX1_G2ALPHABLEND_0_ALPHA0V_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2ALPHABLEND_0_ALPHA0V_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2ALPHABLEND_0_ALPHA0V_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2ALPHABLEND_0_ALPHA0V_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2ALPHABLEND_0_ALPHA1V_SHIFT                  _MK_SHIFT_CONST(24)
#define G2SB_CTX1_G2ALPHABLEND_0_ALPHA1V_FIELD                  _MK_FIELD_CONST(0xff, G2SB_CTX1_G2ALPHABLEND_0_ALPHA1V_SHIFT)
#define G2SB_CTX1_G2ALPHABLEND_0_ALPHA1V_RANGE                  31:24
#define G2SB_CTX1_G2ALPHABLEND_0_ALPHA1V_WOFFSET                        0x0
#define G2SB_CTX1_G2ALPHABLEND_0_ALPHA1V_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2ALPHABLEND_0_ALPHA1V_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2ALPHABLEND_0_ALPHA1V_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2ALPHABLEND_0_ALPHA1V_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2CLIPLEFTTOP_0
#define G2SB_CTX1_G2CLIPLEFTTOP_0                       _MK_ADDR_CONST(0x4022)
#define G2SB_CTX1_G2CLIPLEFTTOP_0_SECURE                        0x0
#define G2SB_CTX1_G2CLIPLEFTTOP_0_WORD_COUNT                    0x1
#define G2SB_CTX1_G2CLIPLEFTTOP_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CLIPLEFTTOP_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CLIPLEFTTOP_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CLIPLEFTTOP_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CLIPLEFTTOP_0_READ_MASK                     _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX1_G2CLIPLEFTTOP_0_WRITE_MASK                    _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX1_G2CLIPLEFTTOP_0_CLIPL_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2CLIPLEFTTOP_0_CLIPL_FIELD                   _MK_FIELD_CONST(0x7fff, G2SB_CTX1_G2CLIPLEFTTOP_0_CLIPL_SHIFT)
#define G2SB_CTX1_G2CLIPLEFTTOP_0_CLIPL_RANGE                   14:0
#define G2SB_CTX1_G2CLIPLEFTTOP_0_CLIPL_WOFFSET                 0x0
#define G2SB_CTX1_G2CLIPLEFTTOP_0_CLIPL_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CLIPLEFTTOP_0_CLIPL_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CLIPLEFTTOP_0_CLIPL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CLIPLEFTTOP_0_CLIPL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CLIPLEFTTOP_0_CLIPT_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX1_G2CLIPLEFTTOP_0_CLIPT_FIELD                   _MK_FIELD_CONST(0x7fff, G2SB_CTX1_G2CLIPLEFTTOP_0_CLIPT_SHIFT)
#define G2SB_CTX1_G2CLIPLEFTTOP_0_CLIPT_RANGE                   30:16
#define G2SB_CTX1_G2CLIPLEFTTOP_0_CLIPT_WOFFSET                 0x0
#define G2SB_CTX1_G2CLIPLEFTTOP_0_CLIPT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CLIPLEFTTOP_0_CLIPT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CLIPLEFTTOP_0_CLIPT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CLIPLEFTTOP_0_CLIPT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2CLIPRIGHTBOT_0
#define G2SB_CTX1_G2CLIPRIGHTBOT_0                      _MK_ADDR_CONST(0x4023)
#define G2SB_CTX1_G2CLIPRIGHTBOT_0_SECURE                       0x0
#define G2SB_CTX1_G2CLIPRIGHTBOT_0_WORD_COUNT                   0x1
#define G2SB_CTX1_G2CLIPRIGHTBOT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CLIPRIGHTBOT_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CLIPRIGHTBOT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CLIPRIGHTBOT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CLIPRIGHTBOT_0_READ_MASK                    _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX1_G2CLIPRIGHTBOT_0_WRITE_MASK                   _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX1_G2CLIPRIGHTBOT_0_CLIPR_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2CLIPRIGHTBOT_0_CLIPR_FIELD                  _MK_FIELD_CONST(0x7fff, G2SB_CTX1_G2CLIPRIGHTBOT_0_CLIPR_SHIFT)
#define G2SB_CTX1_G2CLIPRIGHTBOT_0_CLIPR_RANGE                  14:0
#define G2SB_CTX1_G2CLIPRIGHTBOT_0_CLIPR_WOFFSET                        0x0
#define G2SB_CTX1_G2CLIPRIGHTBOT_0_CLIPR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CLIPRIGHTBOT_0_CLIPR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CLIPRIGHTBOT_0_CLIPR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CLIPRIGHTBOT_0_CLIPR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CLIPRIGHTBOT_0_CLIPB_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_CTX1_G2CLIPRIGHTBOT_0_CLIPB_FIELD                  _MK_FIELD_CONST(0x7fff, G2SB_CTX1_G2CLIPRIGHTBOT_0_CLIPB_SHIFT)
#define G2SB_CTX1_G2CLIPRIGHTBOT_0_CLIPB_RANGE                  30:16
#define G2SB_CTX1_G2CLIPRIGHTBOT_0_CLIPB_WOFFSET                        0x0
#define G2SB_CTX1_G2CLIPRIGHTBOT_0_CLIPB_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CLIPRIGHTBOT_0_CLIPB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CLIPRIGHTBOT_0_CLIPB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CLIPRIGHTBOT_0_CLIPB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2PATPACK_0
#define G2SB_CTX1_G2PATPACK_0                   _MK_ADDR_CONST(0x4024)
#define G2SB_CTX1_G2PATPACK_0_SECURE                    0x0
#define G2SB_CTX1_G2PATPACK_0_WORD_COUNT                        0x1
#define G2SB_CTX1_G2PATPACK_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATPACK_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATPACK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATPACK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATPACK_0_READ_MASK                         _MK_MASK_CONST(0xf)
#define G2SB_CTX1_G2PATPACK_0_WRITE_MASK                        _MK_MASK_CONST(0xf)
#define G2SB_CTX1_G2PATPACK_0_PATLNGAP_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2PATPACK_0_PATLNGAP_FIELD                    _MK_FIELD_CONST(0xf, G2SB_CTX1_G2PATPACK_0_PATLNGAP_SHIFT)
#define G2SB_CTX1_G2PATPACK_0_PATLNGAP_RANGE                    3:0
#define G2SB_CTX1_G2PATPACK_0_PATLNGAP_WOFFSET                  0x0
#define G2SB_CTX1_G2PATPACK_0_PATLNGAP_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATPACK_0_PATLNGAP_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATPACK_0_PATLNGAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATPACK_0_PATLNGAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2PATPACK_SIZE_0
#define G2SB_CTX1_G2PATPACK_SIZE_0                      _MK_ADDR_CONST(0x4025)
#define G2SB_CTX1_G2PATPACK_SIZE_0_SECURE                       0x0
#define G2SB_CTX1_G2PATPACK_SIZE_0_WORD_COUNT                   0x1
#define G2SB_CTX1_G2PATPACK_SIZE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATPACK_SIZE_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATPACK_SIZE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATPACK_SIZE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATPACK_SIZE_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2PATPACK_SIZE_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2PATPACK_SIZE_0_PATMONOW_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2PATPACK_SIZE_0_PATMONOW_FIELD                       _MK_FIELD_CONST(0xffff, G2SB_CTX1_G2PATPACK_SIZE_0_PATMONOW_SHIFT)
#define G2SB_CTX1_G2PATPACK_SIZE_0_PATMONOW_RANGE                       15:0
#define G2SB_CTX1_G2PATPACK_SIZE_0_PATMONOW_WOFFSET                     0x0
#define G2SB_CTX1_G2PATPACK_SIZE_0_PATMONOW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATPACK_SIZE_0_PATMONOW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATPACK_SIZE_0_PATMONOW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATPACK_SIZE_0_PATMONOW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2PATPACK_SIZE_0_PATMONOH_SHIFT                       _MK_SHIFT_CONST(16)
#define G2SB_CTX1_G2PATPACK_SIZE_0_PATMONOH_FIELD                       _MK_FIELD_CONST(0xffff, G2SB_CTX1_G2PATPACK_SIZE_0_PATMONOH_SHIFT)
#define G2SB_CTX1_G2PATPACK_SIZE_0_PATMONOH_RANGE                       31:16
#define G2SB_CTX1_G2PATPACK_SIZE_0_PATMONOH_WOFFSET                     0x0
#define G2SB_CTX1_G2PATPACK_SIZE_0_PATMONOH_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATPACK_SIZE_0_PATMONOH_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATPACK_SIZE_0_PATMONOH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATPACK_SIZE_0_PATMONOH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2PATBA_0
#define G2SB_CTX1_G2PATBA_0                     _MK_ADDR_CONST(0x4026)
#define G2SB_CTX1_G2PATBA_0_SECURE                      0x0
#define G2SB_CTX1_G2PATBA_0_WORD_COUNT                  0x1
#define G2SB_CTX1_G2PATBA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATBA_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATBA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATBA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATBA_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2PATBA_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2PATBA_0_PATBA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2PATBA_0_PATBA_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX1_G2PATBA_0_PATBA_SHIFT)
#define G2SB_CTX1_G2PATBA_0_PATBA_RANGE                 31:0
#define G2SB_CTX1_G2PATBA_0_PATBA_WOFFSET                       0x0
#define G2SB_CTX1_G2PATBA_0_PATBA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATBA_0_PATBA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATBA_0_PATBA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATBA_0_PATBA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2PATOS_0
#define G2SB_CTX1_G2PATOS_0                     _MK_ADDR_CONST(0x4027)
#define G2SB_CTX1_G2PATOS_0_SECURE                      0x0
#define G2SB_CTX1_G2PATOS_0_WORD_COUNT                  0x1
#define G2SB_CTX1_G2PATOS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATOS_0_RESET_MASK                  _MK_MASK_CONST(0x600000)
#define G2SB_CTX1_G2PATOS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATOS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATOS_0_READ_MASK                   _MK_MASK_CONST(0xff61ffff)
#define G2SB_CTX1_G2PATOS_0_WRITE_MASK                  _MK_MASK_CONST(0xff61ffff)
#define G2SB_CTX1_G2PATOS_0_PATST_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2PATOS_0_PATST_FIELD                 _MK_FIELD_CONST(0xffff, G2SB_CTX1_G2PATOS_0_PATST_SHIFT)
#define G2SB_CTX1_G2PATOS_0_PATST_RANGE                 15:0
#define G2SB_CTX1_G2PATOS_0_PATST_WOFFSET                       0x0
#define G2SB_CTX1_G2PATOS_0_PATST_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATOS_0_PATST_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATOS_0_PATST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATOS_0_PATST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2PATOS_0_PATCD_SHIFT                 _MK_SHIFT_CONST(16)
#define G2SB_CTX1_G2PATOS_0_PATCD_FIELD                 _MK_FIELD_CONST(0x1, G2SB_CTX1_G2PATOS_0_PATCD_SHIFT)
#define G2SB_CTX1_G2PATOS_0_PATCD_RANGE                 16:16
#define G2SB_CTX1_G2PATOS_0_PATCD_WOFFSET                       0x0
#define G2SB_CTX1_G2PATOS_0_PATCD_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATOS_0_PATCD_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATOS_0_PATCD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATOS_0_PATCD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2PATOS_0_PATT_SHIFT                  _MK_SHIFT_CONST(21)
#define G2SB_CTX1_G2PATOS_0_PATT_FIELD                  _MK_FIELD_CONST(0x3, G2SB_CTX1_G2PATOS_0_PATT_SHIFT)
#define G2SB_CTX1_G2PATOS_0_PATT_RANGE                  22:21
#define G2SB_CTX1_G2PATOS_0_PATT_WOFFSET                        0x0
#define G2SB_CTX1_G2PATOS_0_PATT_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATOS_0_PATT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define G2SB_CTX1_G2PATOS_0_PATT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATOS_0_PATT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2PATOS_0_PATXO_SHIFT                 _MK_SHIFT_CONST(24)
#define G2SB_CTX1_G2PATOS_0_PATXO_FIELD                 _MK_FIELD_CONST(0xf, G2SB_CTX1_G2PATOS_0_PATXO_SHIFT)
#define G2SB_CTX1_G2PATOS_0_PATXO_RANGE                 27:24
#define G2SB_CTX1_G2PATOS_0_PATXO_WOFFSET                       0x0
#define G2SB_CTX1_G2PATOS_0_PATXO_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATOS_0_PATXO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATOS_0_PATXO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATOS_0_PATXO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2PATOS_0_PATYO_SHIFT                 _MK_SHIFT_CONST(28)
#define G2SB_CTX1_G2PATOS_0_PATYO_FIELD                 _MK_FIELD_CONST(0xf, G2SB_CTX1_G2PATOS_0_PATYO_SHIFT)
#define G2SB_CTX1_G2PATOS_0_PATYO_RANGE                 31:28
#define G2SB_CTX1_G2PATOS_0_PATYO_WOFFSET                       0x0
#define G2SB_CTX1_G2PATOS_0_PATYO_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATOS_0_PATYO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATOS_0_PATYO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATOS_0_PATYO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2PATBGC_0
#define G2SB_CTX1_G2PATBGC_0                    _MK_ADDR_CONST(0x4028)
#define G2SB_CTX1_G2PATBGC_0_SECURE                     0x0
#define G2SB_CTX1_G2PATBGC_0_WORD_COUNT                         0x1
#define G2SB_CTX1_G2PATBGC_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATBGC_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATBGC_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATBGC_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATBGC_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2PATBGC_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2PATBGC_0_PATBGC_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2PATBGC_0_PATBGC_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX1_G2PATBGC_0_PATBGC_SHIFT)
#define G2SB_CTX1_G2PATBGC_0_PATBGC_RANGE                       31:0
#define G2SB_CTX1_G2PATBGC_0_PATBGC_WOFFSET                     0x0
#define G2SB_CTX1_G2PATBGC_0_PATBGC_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATBGC_0_PATBGC_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATBGC_0_PATBGC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATBGC_0_PATBGC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2PATFGC_0
#define G2SB_CTX1_G2PATFGC_0                    _MK_ADDR_CONST(0x4029)
#define G2SB_CTX1_G2PATFGC_0_SECURE                     0x0
#define G2SB_CTX1_G2PATFGC_0_WORD_COUNT                         0x1
#define G2SB_CTX1_G2PATFGC_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATFGC_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATFGC_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATFGC_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATFGC_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2PATFGC_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2PATFGC_0_PATFGC_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2PATFGC_0_PATFGC_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX1_G2PATFGC_0_PATFGC_SHIFT)
#define G2SB_CTX1_G2PATFGC_0_PATFGC_RANGE                       31:0
#define G2SB_CTX1_G2PATFGC_0_PATFGC_WOFFSET                     0x0
#define G2SB_CTX1_G2PATFGC_0_PATFGC_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATFGC_0_PATFGC_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATFGC_0_PATFGC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATFGC_0_PATFGC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2PATKEY_0
#define G2SB_CTX1_G2PATKEY_0                    _MK_ADDR_CONST(0x402a)
#define G2SB_CTX1_G2PATKEY_0_SECURE                     0x0
#define G2SB_CTX1_G2PATKEY_0_WORD_COUNT                         0x1
#define G2SB_CTX1_G2PATKEY_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATKEY_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATKEY_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATKEY_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATKEY_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2PATKEY_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2PATKEY_0_PATKEY_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2PATKEY_0_PATKEY_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX1_G2PATKEY_0_PATKEY_SHIFT)
#define G2SB_CTX1_G2PATKEY_0_PATKEY_RANGE                       31:0
#define G2SB_CTX1_G2PATKEY_0_PATKEY_WOFFSET                     0x0
#define G2SB_CTX1_G2PATKEY_0_PATKEY_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATKEY_0_PATKEY_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATKEY_0_PATKEY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATKEY_0_PATKEY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2DSTBA_0
#define G2SB_CTX1_G2DSTBA_0                     _MK_ADDR_CONST(0x402b)
#define G2SB_CTX1_G2DSTBA_0_SECURE                      0x0
#define G2SB_CTX1_G2DSTBA_0_WORD_COUNT                  0x1
#define G2SB_CTX1_G2DSTBA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTBA_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTBA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTBA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTBA_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2DSTBA_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2DSTBA_0_DSTBA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2DSTBA_0_DSTBA_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX1_G2DSTBA_0_DSTBA_SHIFT)
#define G2SB_CTX1_G2DSTBA_0_DSTBA_RANGE                 31:0
#define G2SB_CTX1_G2DSTBA_0_DSTBA_WOFFSET                       0x0
#define G2SB_CTX1_G2DSTBA_0_DSTBA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTBA_0_DSTBA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTBA_0_DSTBA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTBA_0_DSTBA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2DSTBA_B_0
#define G2SB_CTX1_G2DSTBA_B_0                   _MK_ADDR_CONST(0x402c)
#define G2SB_CTX1_G2DSTBA_B_0_SECURE                    0x0
#define G2SB_CTX1_G2DSTBA_B_0_WORD_COUNT                        0x1
#define G2SB_CTX1_G2DSTBA_B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTBA_B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTBA_B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTBA_B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTBA_B_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2DSTBA_B_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2DSTBA_B_0_DSTBA_B_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2DSTBA_B_0_DSTBA_B_FIELD                     _MK_FIELD_CONST(0xffffffff, G2SB_CTX1_G2DSTBA_B_0_DSTBA_B_SHIFT)
#define G2SB_CTX1_G2DSTBA_B_0_DSTBA_B_RANGE                     31:0
#define G2SB_CTX1_G2DSTBA_B_0_DSTBA_B_WOFFSET                   0x0
#define G2SB_CTX1_G2DSTBA_B_0_DSTBA_B_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTBA_B_0_DSTBA_B_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTBA_B_0_DSTBA_B_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTBA_B_0_DSTBA_B_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2DSTBA_C_0
#define G2SB_CTX1_G2DSTBA_C_0                   _MK_ADDR_CONST(0x402d)
#define G2SB_CTX1_G2DSTBA_C_0_SECURE                    0x0
#define G2SB_CTX1_G2DSTBA_C_0_WORD_COUNT                        0x1
#define G2SB_CTX1_G2DSTBA_C_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTBA_C_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTBA_C_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTBA_C_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTBA_C_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2DSTBA_C_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2DSTBA_C_0_DSTBA_C_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2DSTBA_C_0_DSTBA_C_FIELD                     _MK_FIELD_CONST(0xffffffff, G2SB_CTX1_G2DSTBA_C_0_DSTBA_C_SHIFT)
#define G2SB_CTX1_G2DSTBA_C_0_DSTBA_C_RANGE                     31:0
#define G2SB_CTX1_G2DSTBA_C_0_DSTBA_C_WOFFSET                   0x0
#define G2SB_CTX1_G2DSTBA_C_0_DSTBA_C_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTBA_C_0_DSTBA_C_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTBA_C_0_DSTBA_C_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTBA_C_0_DSTBA_C_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2DSTST_0
#define G2SB_CTX1_G2DSTST_0                     _MK_ADDR_CONST(0x402e)
#define G2SB_CTX1_G2DSTST_0_SECURE                      0x0
#define G2SB_CTX1_G2DSTST_0_WORD_COUNT                  0x1
#define G2SB_CTX1_G2DSTST_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTST_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTST_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTST_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTST_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define G2SB_CTX1_G2DSTST_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define G2SB_CTX1_G2DSTST_0_DSTS_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2DSTST_0_DSTS_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX1_G2DSTST_0_DSTS_SHIFT)
#define G2SB_CTX1_G2DSTST_0_DSTS_RANGE                  15:0
#define G2SB_CTX1_G2DSTST_0_DSTS_WOFFSET                        0x0
#define G2SB_CTX1_G2DSTST_0_DSTS_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTST_0_DSTS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTST_0_DSTS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTST_0_DSTS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2SRCPACK_0
#define G2SB_CTX1_G2SRCPACK_0                   _MK_ADDR_CONST(0x402f)
#define G2SB_CTX1_G2SRCPACK_0_SECURE                    0x0
#define G2SB_CTX1_G2SRCPACK_0_WORD_COUNT                        0x1
#define G2SB_CTX1_G2SRCPACK_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCPACK_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCPACK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCPACK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCPACK_0_READ_MASK                         _MK_MASK_CONST(0xf)
#define G2SB_CTX1_G2SRCPACK_0_WRITE_MASK                        _MK_MASK_CONST(0xf)
#define G2SB_CTX1_G2SRCPACK_0_SRCLNGAP_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2SRCPACK_0_SRCLNGAP_FIELD                    _MK_FIELD_CONST(0xf, G2SB_CTX1_G2SRCPACK_0_SRCLNGAP_SHIFT)
#define G2SB_CTX1_G2SRCPACK_0_SRCLNGAP_RANGE                    3:0
#define G2SB_CTX1_G2SRCPACK_0_SRCLNGAP_WOFFSET                  0x0
#define G2SB_CTX1_G2SRCPACK_0_SRCLNGAP_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCPACK_0_SRCLNGAP_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCPACK_0_SRCLNGAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCPACK_0_SRCLNGAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2SRCPACK_SIZE_0
#define G2SB_CTX1_G2SRCPACK_SIZE_0                      _MK_ADDR_CONST(0x4030)
#define G2SB_CTX1_G2SRCPACK_SIZE_0_SECURE                       0x0
#define G2SB_CTX1_G2SRCPACK_SIZE_0_WORD_COUNT                   0x1
#define G2SB_CTX1_G2SRCPACK_SIZE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCPACK_SIZE_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCPACK_SIZE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCPACK_SIZE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCPACK_SIZE_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2SRCPACK_SIZE_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2SRCPACK_SIZE_0_SRCMONOW_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2SRCPACK_SIZE_0_SRCMONOW_FIELD                       _MK_FIELD_CONST(0xffff, G2SB_CTX1_G2SRCPACK_SIZE_0_SRCMONOW_SHIFT)
#define G2SB_CTX1_G2SRCPACK_SIZE_0_SRCMONOW_RANGE                       15:0
#define G2SB_CTX1_G2SRCPACK_SIZE_0_SRCMONOW_WOFFSET                     0x0
#define G2SB_CTX1_G2SRCPACK_SIZE_0_SRCMONOW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCPACK_SIZE_0_SRCMONOW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCPACK_SIZE_0_SRCMONOW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCPACK_SIZE_0_SRCMONOW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2SRCPACK_SIZE_0_SRCMONOH_SHIFT                       _MK_SHIFT_CONST(16)
#define G2SB_CTX1_G2SRCPACK_SIZE_0_SRCMONOH_FIELD                       _MK_FIELD_CONST(0xffff, G2SB_CTX1_G2SRCPACK_SIZE_0_SRCMONOH_SHIFT)
#define G2SB_CTX1_G2SRCPACK_SIZE_0_SRCMONOH_RANGE                       31:16
#define G2SB_CTX1_G2SRCPACK_SIZE_0_SRCMONOH_WOFFSET                     0x0
#define G2SB_CTX1_G2SRCPACK_SIZE_0_SRCMONOH_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCPACK_SIZE_0_SRCMONOH_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCPACK_SIZE_0_SRCMONOH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCPACK_SIZE_0_SRCMONOH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2SRCBA_0
#define G2SB_CTX1_G2SRCBA_0                     _MK_ADDR_CONST(0x4031)
#define G2SB_CTX1_G2SRCBA_0_SECURE                      0x0
#define G2SB_CTX1_G2SRCBA_0_WORD_COUNT                  0x1
#define G2SB_CTX1_G2SRCBA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCBA_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCBA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCBA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCBA_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2SRCBA_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2SRCBA_0_SRCBA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2SRCBA_0_SRCBA_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX1_G2SRCBA_0_SRCBA_SHIFT)
#define G2SB_CTX1_G2SRCBA_0_SRCBA_RANGE                 31:0
#define G2SB_CTX1_G2SRCBA_0_SRCBA_WOFFSET                       0x0
#define G2SB_CTX1_G2SRCBA_0_SRCBA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCBA_0_SRCBA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCBA_0_SRCBA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCBA_0_SRCBA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2SRCBA_B_0
#define G2SB_CTX1_G2SRCBA_B_0                   _MK_ADDR_CONST(0x4032)
#define G2SB_CTX1_G2SRCBA_B_0_SECURE                    0x0
#define G2SB_CTX1_G2SRCBA_B_0_WORD_COUNT                        0x1
#define G2SB_CTX1_G2SRCBA_B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCBA_B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCBA_B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCBA_B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCBA_B_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2SRCBA_B_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2SRCBA_B_0_SRCBA_B_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2SRCBA_B_0_SRCBA_B_FIELD                     _MK_FIELD_CONST(0xffffffff, G2SB_CTX1_G2SRCBA_B_0_SRCBA_B_SHIFT)
#define G2SB_CTX1_G2SRCBA_B_0_SRCBA_B_RANGE                     31:0
#define G2SB_CTX1_G2SRCBA_B_0_SRCBA_B_WOFFSET                   0x0
#define G2SB_CTX1_G2SRCBA_B_0_SRCBA_B_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCBA_B_0_SRCBA_B_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCBA_B_0_SRCBA_B_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCBA_B_0_SRCBA_B_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2SRCST_0
#define G2SB_CTX1_G2SRCST_0                     _MK_ADDR_CONST(0x4033)
#define G2SB_CTX1_G2SRCST_0_SECURE                      0x0
#define G2SB_CTX1_G2SRCST_0_WORD_COUNT                  0x1
#define G2SB_CTX1_G2SRCST_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCST_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCST_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCST_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCST_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define G2SB_CTX1_G2SRCST_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define G2SB_CTX1_G2SRCST_0_SRCS_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2SRCST_0_SRCS_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX1_G2SRCST_0_SRCS_SHIFT)
#define G2SB_CTX1_G2SRCST_0_SRCS_RANGE                  15:0
#define G2SB_CTX1_G2SRCST_0_SRCS_WOFFSET                        0x0
#define G2SB_CTX1_G2SRCST_0_SRCS_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCST_0_SRCS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCST_0_SRCS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCST_0_SRCS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2SRCBGC_0
#define G2SB_CTX1_G2SRCBGC_0                    _MK_ADDR_CONST(0x4034)
#define G2SB_CTX1_G2SRCBGC_0_SECURE                     0x0
#define G2SB_CTX1_G2SRCBGC_0_WORD_COUNT                         0x1
#define G2SB_CTX1_G2SRCBGC_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCBGC_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCBGC_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCBGC_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCBGC_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2SRCBGC_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2SRCBGC_0_SRCBGC_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2SRCBGC_0_SRCBGC_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX1_G2SRCBGC_0_SRCBGC_SHIFT)
#define G2SB_CTX1_G2SRCBGC_0_SRCBGC_RANGE                       31:0
#define G2SB_CTX1_G2SRCBGC_0_SRCBGC_WOFFSET                     0x0
#define G2SB_CTX1_G2SRCBGC_0_SRCBGC_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCBGC_0_SRCBGC_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCBGC_0_SRCBGC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCBGC_0_SRCBGC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2SRCFGC_0
#define G2SB_CTX1_G2SRCFGC_0                    _MK_ADDR_CONST(0x4035)
#define G2SB_CTX1_G2SRCFGC_0_SECURE                     0x0
#define G2SB_CTX1_G2SRCFGC_0_WORD_COUNT                         0x1
#define G2SB_CTX1_G2SRCFGC_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCFGC_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCFGC_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCFGC_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCFGC_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2SRCFGC_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2SRCFGC_0_SRCFGC_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2SRCFGC_0_SRCFGC_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX1_G2SRCFGC_0_SRCFGC_SHIFT)
#define G2SB_CTX1_G2SRCFGC_0_SRCFGC_RANGE                       31:0
#define G2SB_CTX1_G2SRCFGC_0_SRCFGC_WOFFSET                     0x0
#define G2SB_CTX1_G2SRCFGC_0_SRCFGC_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCFGC_0_SRCFGC_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCFGC_0_SRCFGC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCFGC_0_SRCFGC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2SRCKEY_0
#define G2SB_CTX1_G2SRCKEY_0                    _MK_ADDR_CONST(0x4036)
#define G2SB_CTX1_G2SRCKEY_0_SECURE                     0x0
#define G2SB_CTX1_G2SRCKEY_0_WORD_COUNT                         0x1
#define G2SB_CTX1_G2SRCKEY_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCKEY_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCKEY_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCKEY_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCKEY_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2SRCKEY_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2SRCKEY_0_SRCKEY_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2SRCKEY_0_SRCKEY_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX1_G2SRCKEY_0_SRCKEY_SHIFT)
#define G2SB_CTX1_G2SRCKEY_0_SRCKEY_RANGE                       31:0
#define G2SB_CTX1_G2SRCKEY_0_SRCKEY_WOFFSET                     0x0
#define G2SB_CTX1_G2SRCKEY_0_SRCKEY_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCKEY_0_SRCKEY_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCKEY_0_SRCKEY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCKEY_0_SRCKEY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2SRCSIZE_0
#define G2SB_CTX1_G2SRCSIZE_0                   _MK_ADDR_CONST(0x4037)
#define G2SB_CTX1_G2SRCSIZE_0_SECURE                    0x0
#define G2SB_CTX1_G2SRCSIZE_0_WORD_COUNT                        0x1
#define G2SB_CTX1_G2SRCSIZE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCSIZE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCSIZE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCSIZE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCSIZE_0_READ_MASK                         _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX1_G2SRCSIZE_0_WRITE_MASK                        _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX1_G2SRCSIZE_0_SRCWIDTH_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2SRCSIZE_0_SRCWIDTH_FIELD                    _MK_FIELD_CONST(0x7fff, G2SB_CTX1_G2SRCSIZE_0_SRCWIDTH_SHIFT)
#define G2SB_CTX1_G2SRCSIZE_0_SRCWIDTH_RANGE                    14:0
#define G2SB_CTX1_G2SRCSIZE_0_SRCWIDTH_WOFFSET                  0x0
#define G2SB_CTX1_G2SRCSIZE_0_SRCWIDTH_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCSIZE_0_SRCWIDTH_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCSIZE_0_SRCWIDTH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCSIZE_0_SRCWIDTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2SRCSIZE_0_SRCHEIGHT_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX1_G2SRCSIZE_0_SRCHEIGHT_FIELD                   _MK_FIELD_CONST(0x7fff, G2SB_CTX1_G2SRCSIZE_0_SRCHEIGHT_SHIFT)
#define G2SB_CTX1_G2SRCSIZE_0_SRCHEIGHT_RANGE                   30:16
#define G2SB_CTX1_G2SRCSIZE_0_SRCHEIGHT_WOFFSET                 0x0
#define G2SB_CTX1_G2SRCSIZE_0_SRCHEIGHT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCSIZE_0_SRCHEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCSIZE_0_SRCHEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCSIZE_0_SRCHEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2DSTSIZE_0
#define G2SB_CTX1_G2DSTSIZE_0                   _MK_ADDR_CONST(0x4038)
#define G2SB_CTX1_G2DSTSIZE_0_SECURE                    0x0
#define G2SB_CTX1_G2DSTSIZE_0_WORD_COUNT                        0x1
#define G2SB_CTX1_G2DSTSIZE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTSIZE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTSIZE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTSIZE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTSIZE_0_READ_MASK                         _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX1_G2DSTSIZE_0_WRITE_MASK                        _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX1_G2DSTSIZE_0_DSTWIDTH_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2DSTSIZE_0_DSTWIDTH_FIELD                    _MK_FIELD_CONST(0x7fff, G2SB_CTX1_G2DSTSIZE_0_DSTWIDTH_SHIFT)
#define G2SB_CTX1_G2DSTSIZE_0_DSTWIDTH_RANGE                    14:0
#define G2SB_CTX1_G2DSTSIZE_0_DSTWIDTH_WOFFSET                  0x0
#define G2SB_CTX1_G2DSTSIZE_0_DSTWIDTH_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTSIZE_0_DSTWIDTH_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTSIZE_0_DSTWIDTH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTSIZE_0_DSTWIDTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2DSTSIZE_0_DSTHEIGHT_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX1_G2DSTSIZE_0_DSTHEIGHT_FIELD                   _MK_FIELD_CONST(0x7fff, G2SB_CTX1_G2DSTSIZE_0_DSTHEIGHT_SHIFT)
#define G2SB_CTX1_G2DSTSIZE_0_DSTHEIGHT_RANGE                   30:16
#define G2SB_CTX1_G2DSTSIZE_0_DSTHEIGHT_WOFFSET                 0x0
#define G2SB_CTX1_G2DSTSIZE_0_DSTHEIGHT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTSIZE_0_DSTHEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTSIZE_0_DSTHEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTSIZE_0_DSTHEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2SRCPS_0
#define G2SB_CTX1_G2SRCPS_0                     _MK_ADDR_CONST(0x4039)
#define G2SB_CTX1_G2SRCPS_0_SECURE                      0x0
#define G2SB_CTX1_G2SRCPS_0_WORD_COUNT                  0x1
#define G2SB_CTX1_G2SRCPS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCPS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCPS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCPS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCPS_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2SRCPS_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2SRCPS_0_SRCX_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2SRCPS_0_SRCX_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX1_G2SRCPS_0_SRCX_SHIFT)
#define G2SB_CTX1_G2SRCPS_0_SRCX_RANGE                  15:0
#define G2SB_CTX1_G2SRCPS_0_SRCX_WOFFSET                        0x0
#define G2SB_CTX1_G2SRCPS_0_SRCX_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCPS_0_SRCX_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCPS_0_SRCX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCPS_0_SRCX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2SRCPS_0_SRCY_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_CTX1_G2SRCPS_0_SRCY_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX1_G2SRCPS_0_SRCY_SHIFT)
#define G2SB_CTX1_G2SRCPS_0_SRCY_RANGE                  31:16
#define G2SB_CTX1_G2SRCPS_0_SRCY_WOFFSET                        0x0
#define G2SB_CTX1_G2SRCPS_0_SRCY_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCPS_0_SRCY_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCPS_0_SRCY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCPS_0_SRCY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2DSTPS_0
#define G2SB_CTX1_G2DSTPS_0                     _MK_ADDR_CONST(0x403a)
#define G2SB_CTX1_G2DSTPS_0_SECURE                      0x0
#define G2SB_CTX1_G2DSTPS_0_WORD_COUNT                  0x1
#define G2SB_CTX1_G2DSTPS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTPS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTPS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTPS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTPS_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2DSTPS_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2DSTPS_0_DSTX_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2DSTPS_0_DSTX_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX1_G2DSTPS_0_DSTX_SHIFT)
#define G2SB_CTX1_G2DSTPS_0_DSTX_RANGE                  15:0
#define G2SB_CTX1_G2DSTPS_0_DSTX_WOFFSET                        0x0
#define G2SB_CTX1_G2DSTPS_0_DSTX_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTPS_0_DSTX_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTPS_0_DSTX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTPS_0_DSTX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2DSTPS_0_DSTY_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_CTX1_G2DSTPS_0_DSTY_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX1_G2DSTPS_0_DSTY_SHIFT)
#define G2SB_CTX1_G2DSTPS_0_DSTY_RANGE                  31:16
#define G2SB_CTX1_G2DSTPS_0_DSTY_WOFFSET                        0x0
#define G2SB_CTX1_G2DSTPS_0_DSTY_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTPS_0_DSTY_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTPS_0_DSTY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTPS_0_DSTY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2CBDES_0
#define G2SB_CTX1_G2CBDES_0                     _MK_ADDR_CONST(0x403b)
#define G2SB_CTX1_G2CBDES_0_SECURE                      0x0
#define G2SB_CTX1_G2CBDES_0_WORD_COUNT                  0x1
#define G2SB_CTX1_G2CBDES_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CBDES_0_RESET_MASK                  _MK_MASK_CONST(0x80000000)
#define G2SB_CTX1_G2CBDES_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CBDES_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CBDES_0_READ_MASK                   _MK_MASK_CONST(0xffff00ff)
#define G2SB_CTX1_G2CBDES_0_WRITE_MASK                  _MK_MASK_CONST(0xffff00ff)
#define G2SB_CTX1_G2CBDES_0_CBCOUNT_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2CBDES_0_CBCOUNT_FIELD                       _MK_FIELD_CONST(0xff, G2SB_CTX1_G2CBDES_0_CBCOUNT_SHIFT)
#define G2SB_CTX1_G2CBDES_0_CBCOUNT_RANGE                       7:0
#define G2SB_CTX1_G2CBDES_0_CBCOUNT_WOFFSET                     0x0
#define G2SB_CTX1_G2CBDES_0_CBCOUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CBDES_0_CBCOUNT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CBDES_0_CBCOUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CBDES_0_CBCOUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CBDES_0_CBLINE_SHIFT                        _MK_SHIFT_CONST(16)
#define G2SB_CTX1_G2CBDES_0_CBLINE_FIELD                        _MK_FIELD_CONST(0x7fff, G2SB_CTX1_G2CBDES_0_CBLINE_SHIFT)
#define G2SB_CTX1_G2CBDES_0_CBLINE_RANGE                        30:16
#define G2SB_CTX1_G2CBDES_0_CBLINE_WOFFSET                      0x0
#define G2SB_CTX1_G2CBDES_0_CBLINE_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CBDES_0_CBLINE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CBDES_0_CBLINE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CBDES_0_CBLINE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CBDES_0_TOPCLIP_SHIFT                       _MK_SHIFT_CONST(31)
#define G2SB_CTX1_G2CBDES_0_TOPCLIP_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX1_G2CBDES_0_TOPCLIP_SHIFT)
#define G2SB_CTX1_G2CBDES_0_TOPCLIP_RANGE                       31:31
#define G2SB_CTX1_G2CBDES_0_TOPCLIP_WOFFSET                     0x0
#define G2SB_CTX1_G2CBDES_0_TOPCLIP_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CBDES_0_TOPCLIP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2CBDES_0_TOPCLIP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CBDES_0_TOPCLIP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CBDES_0_TOPCLIP_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CBDES_0_TOPCLIP_ENABLE                      _MK_ENUM_CONST(1)


// Register G2SB_CTX1_G2CBSTRIDE_0
#define G2SB_CTX1_G2CBSTRIDE_0                  _MK_ADDR_CONST(0x403c)
#define G2SB_CTX1_G2CBSTRIDE_0_SECURE                   0x0
#define G2SB_CTX1_G2CBSTRIDE_0_WORD_COUNT                       0x1
#define G2SB_CTX1_G2CBSTRIDE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CBSTRIDE_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CBSTRIDE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CBSTRIDE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CBSTRIDE_0_READ_MASK                        _MK_MASK_CONST(0xc0ffffff)
#define G2SB_CTX1_G2CBSTRIDE_0_WRITE_MASK                       _MK_MASK_CONST(0xc0ffffff)
#define G2SB_CTX1_G2CBSTRIDE_0_CBSTRIDE_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2CBSTRIDE_0_CBSTRIDE_FIELD                   _MK_FIELD_CONST(0xffffff, G2SB_CTX1_G2CBSTRIDE_0_CBSTRIDE_SHIFT)
#define G2SB_CTX1_G2CBSTRIDE_0_CBSTRIDE_RANGE                   23:0
#define G2SB_CTX1_G2CBSTRIDE_0_CBSTRIDE_WOFFSET                 0x0
#define G2SB_CTX1_G2CBSTRIDE_0_CBSTRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CBSTRIDE_0_CBSTRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CBSTRIDE_0_CBSTRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CBSTRIDE_0_CBSTRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CBSTRIDE_0_CBUVSTRIDE_SHIFT                 _MK_SHIFT_CONST(30)
#define G2SB_CTX1_G2CBSTRIDE_0_CBUVSTRIDE_FIELD                 _MK_FIELD_CONST(0x3, G2SB_CTX1_G2CBSTRIDE_0_CBUVSTRIDE_SHIFT)
#define G2SB_CTX1_G2CBSTRIDE_0_CBUVSTRIDE_RANGE                 31:30
#define G2SB_CTX1_G2CBSTRIDE_0_CBUVSTRIDE_WOFFSET                       0x0
#define G2SB_CTX1_G2CBSTRIDE_0_CBUVSTRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CBSTRIDE_0_CBUVSTRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CBSTRIDE_0_CBUVSTRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CBSTRIDE_0_CBUVSTRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CBSTRIDE_0_CBUVSTRIDE_CBS2X                 _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2CBSTRIDE_0_CBUVSTRIDE_CBS1X                 _MK_ENUM_CONST(1)
#define G2SB_CTX1_G2CBSTRIDE_0_CBUVSTRIDE_CBS4X                 _MK_ENUM_CONST(2)


// Register G2SB_CTX1_G2LINESETTING_0
#define G2SB_CTX1_G2LINESETTING_0                       _MK_ADDR_CONST(0x403d)
#define G2SB_CTX1_G2LINESETTING_0_SECURE                        0x0
#define G2SB_CTX1_G2LINESETTING_0_WORD_COUNT                    0x1
#define G2SB_CTX1_G2LINESETTING_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINESETTING_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINESETTING_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINESETTING_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINESETTING_0_READ_MASK                     _MK_MASK_CONST(0xff1fffff)
#define G2SB_CTX1_G2LINESETTING_0_WRITE_MASK                    _MK_MASK_CONST(0xff1fffff)
#define G2SB_CTX1_G2LINESETTING_0_GAMMA_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2LINESETTING_0_GAMMA_FIELD                   _MK_FIELD_CONST(0x1fffff, G2SB_CTX1_G2LINESETTING_0_GAMMA_SHIFT)
#define G2SB_CTX1_G2LINESETTING_0_GAMMA_RANGE                   20:0
#define G2SB_CTX1_G2LINESETTING_0_GAMMA_WOFFSET                 0x0
#define G2SB_CTX1_G2LINESETTING_0_GAMMA_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINESETTING_0_GAMMA_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINESETTING_0_GAMMA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINESETTING_0_GAMMA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2LINESETTING_0_MAJOR_SHIFT                   _MK_SHIFT_CONST(24)
#define G2SB_CTX1_G2LINESETTING_0_MAJOR_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX1_G2LINESETTING_0_MAJOR_SHIFT)
#define G2SB_CTX1_G2LINESETTING_0_MAJOR_RANGE                   24:24
#define G2SB_CTX1_G2LINESETTING_0_MAJOR_WOFFSET                 0x0
#define G2SB_CTX1_G2LINESETTING_0_MAJOR_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINESETTING_0_MAJOR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINESETTING_0_MAJOR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINESETTING_0_MAJOR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINESETTING_0_MAJOR_XMAJOR                  _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2LINESETTING_0_MAJOR_YMAJOR                  _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2LINESETTING_0_LINEXDIR_SHIFT                        _MK_SHIFT_CONST(25)
#define G2SB_CTX1_G2LINESETTING_0_LINEXDIR_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX1_G2LINESETTING_0_LINEXDIR_SHIFT)
#define G2SB_CTX1_G2LINESETTING_0_LINEXDIR_RANGE                        25:25
#define G2SB_CTX1_G2LINESETTING_0_LINEXDIR_WOFFSET                      0x0
#define G2SB_CTX1_G2LINESETTING_0_LINEXDIR_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINESETTING_0_LINEXDIR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINESETTING_0_LINEXDIR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINESETTING_0_LINEXDIR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2LINESETTING_0_LINEYDIR_SHIFT                        _MK_SHIFT_CONST(26)
#define G2SB_CTX1_G2LINESETTING_0_LINEYDIR_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX1_G2LINESETTING_0_LINEYDIR_SHIFT)
#define G2SB_CTX1_G2LINESETTING_0_LINEYDIR_RANGE                        26:26
#define G2SB_CTX1_G2LINESETTING_0_LINEYDIR_WOFFSET                      0x0
#define G2SB_CTX1_G2LINESETTING_0_LINEYDIR_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINESETTING_0_LINEYDIR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINESETTING_0_LINEYDIR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINESETTING_0_LINEYDIR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2LINESETTING_0_DROPLASTP_SHIFT                       _MK_SHIFT_CONST(27)
#define G2SB_CTX1_G2LINESETTING_0_DROPLASTP_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX1_G2LINESETTING_0_DROPLASTP_SHIFT)
#define G2SB_CTX1_G2LINESETTING_0_DROPLASTP_RANGE                       27:27
#define G2SB_CTX1_G2LINESETTING_0_DROPLASTP_WOFFSET                     0x0
#define G2SB_CTX1_G2LINESETTING_0_DROPLASTP_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINESETTING_0_DROPLASTP_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINESETTING_0_DROPLASTP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINESETTING_0_DROPLASTP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2LINESETTING_0_LINEUSEOCTANT_SHIFT                   _MK_SHIFT_CONST(28)
#define G2SB_CTX1_G2LINESETTING_0_LINEUSEOCTANT_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX1_G2LINESETTING_0_LINEUSEOCTANT_SHIFT)
#define G2SB_CTX1_G2LINESETTING_0_LINEUSEOCTANT_RANGE                   28:28
#define G2SB_CTX1_G2LINESETTING_0_LINEUSEOCTANT_WOFFSET                 0x0
#define G2SB_CTX1_G2LINESETTING_0_LINEUSEOCTANT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINESETTING_0_LINEUSEOCTANT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINESETTING_0_LINEUSEOCTANT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINESETTING_0_LINEUSEOCTANT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2LINESETTING_0_OCTANTS_SHIFT                 _MK_SHIFT_CONST(29)
#define G2SB_CTX1_G2LINESETTING_0_OCTANTS_FIELD                 _MK_FIELD_CONST(0x7, G2SB_CTX1_G2LINESETTING_0_OCTANTS_SHIFT)
#define G2SB_CTX1_G2LINESETTING_0_OCTANTS_RANGE                 31:29
#define G2SB_CTX1_G2LINESETTING_0_OCTANTS_WOFFSET                       0x0
#define G2SB_CTX1_G2LINESETTING_0_OCTANTS_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINESETTING_0_OCTANTS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINESETTING_0_OCTANTS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINESETTING_0_OCTANTS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2LINEDELTAN_0
#define G2SB_CTX1_G2LINEDELTAN_0                        _MK_ADDR_CONST(0x403e)
#define G2SB_CTX1_G2LINEDELTAN_0_SECURE                         0x0
#define G2SB_CTX1_G2LINEDELTAN_0_WORD_COUNT                     0x1
#define G2SB_CTX1_G2LINEDELTAN_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINEDELTAN_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINEDELTAN_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINEDELTAN_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINEDELTAN_0_READ_MASK                      _MK_MASK_CONST(0x1fffff)
#define G2SB_CTX1_G2LINEDELTAN_0_WRITE_MASK                     _MK_MASK_CONST(0x1fffff)
#define G2SB_CTX1_G2LINEDELTAN_0_DELTAN_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2LINEDELTAN_0_DELTAN_FIELD                   _MK_FIELD_CONST(0x1fffff, G2SB_CTX1_G2LINEDELTAN_0_DELTAN_SHIFT)
#define G2SB_CTX1_G2LINEDELTAN_0_DELTAN_RANGE                   20:0
#define G2SB_CTX1_G2LINEDELTAN_0_DELTAN_WOFFSET                 0x0
#define G2SB_CTX1_G2LINEDELTAN_0_DELTAN_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINEDELTAN_0_DELTAN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINEDELTAN_0_DELTAN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINEDELTAN_0_DELTAN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2LINEDELTAM_0
#define G2SB_CTX1_G2LINEDELTAM_0                        _MK_ADDR_CONST(0x403f)
#define G2SB_CTX1_G2LINEDELTAM_0_SECURE                         0x0
#define G2SB_CTX1_G2LINEDELTAM_0_WORD_COUNT                     0x1
#define G2SB_CTX1_G2LINEDELTAM_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINEDELTAM_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINEDELTAM_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINEDELTAM_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINEDELTAM_0_READ_MASK                      _MK_MASK_CONST(0x1fffff)
#define G2SB_CTX1_G2LINEDELTAM_0_WRITE_MASK                     _MK_MASK_CONST(0x1fffff)
#define G2SB_CTX1_G2LINEDELTAM_0_DELTAM_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2LINEDELTAM_0_DELTAM_FIELD                   _MK_FIELD_CONST(0x1fffff, G2SB_CTX1_G2LINEDELTAM_0_DELTAM_SHIFT)
#define G2SB_CTX1_G2LINEDELTAM_0_DELTAM_RANGE                   20:0
#define G2SB_CTX1_G2LINEDELTAM_0_DELTAM_WOFFSET                 0x0
#define G2SB_CTX1_G2LINEDELTAM_0_DELTAM_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINEDELTAM_0_DELTAM_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINEDELTAM_0_DELTAM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINEDELTAM_0_DELTAM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2LINEPOS_0
#define G2SB_CTX1_G2LINEPOS_0                   _MK_ADDR_CONST(0x4040)
#define G2SB_CTX1_G2LINEPOS_0_SECURE                    0x0
#define G2SB_CTX1_G2LINEPOS_0_WORD_COUNT                        0x1
#define G2SB_CTX1_G2LINEPOS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINEPOS_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINEPOS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINEPOS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINEPOS_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2LINEPOS_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2LINEPOS_0_LINEXPOS_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2LINEPOS_0_LINEXPOS_FIELD                    _MK_FIELD_CONST(0xffff, G2SB_CTX1_G2LINEPOS_0_LINEXPOS_SHIFT)
#define G2SB_CTX1_G2LINEPOS_0_LINEXPOS_RANGE                    15:0
#define G2SB_CTX1_G2LINEPOS_0_LINEXPOS_WOFFSET                  0x0
#define G2SB_CTX1_G2LINEPOS_0_LINEXPOS_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINEPOS_0_LINEXPOS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINEPOS_0_LINEXPOS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINEPOS_0_LINEXPOS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2LINEPOS_0_LINEYPOS_SHIFT                    _MK_SHIFT_CONST(16)
#define G2SB_CTX1_G2LINEPOS_0_LINEYPOS_FIELD                    _MK_FIELD_CONST(0xffff, G2SB_CTX1_G2LINEPOS_0_LINEYPOS_SHIFT)
#define G2SB_CTX1_G2LINEPOS_0_LINEYPOS_RANGE                    31:16
#define G2SB_CTX1_G2LINEPOS_0_LINEYPOS_WOFFSET                  0x0
#define G2SB_CTX1_G2LINEPOS_0_LINEYPOS_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINEPOS_0_LINEYPOS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINEPOS_0_LINEYPOS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINEPOS_0_LINEYPOS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2LINELEN_0
#define G2SB_CTX1_G2LINELEN_0                   _MK_ADDR_CONST(0x4041)
#define G2SB_CTX1_G2LINELEN_0_SECURE                    0x0
#define G2SB_CTX1_G2LINELEN_0_WORD_COUNT                        0x1
#define G2SB_CTX1_G2LINELEN_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINELEN_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINELEN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINELEN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINELEN_0_READ_MASK                         _MK_MASK_CONST(0x7fff)
#define G2SB_CTX1_G2LINELEN_0_WRITE_MASK                        _MK_MASK_CONST(0x7fff)
#define G2SB_CTX1_G2LINELEN_0_LINELEN_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2LINELEN_0_LINELEN_FIELD                     _MK_FIELD_CONST(0x7fff, G2SB_CTX1_G2LINELEN_0_LINELEN_SHIFT)
#define G2SB_CTX1_G2LINELEN_0_LINELEN_RANGE                     14:0
#define G2SB_CTX1_G2LINELEN_0_LINELEN_WOFFSET                   0x0
#define G2SB_CTX1_G2LINELEN_0_LINELEN_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINELEN_0_LINELEN_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINELEN_0_LINELEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2LINELEN_0_LINELEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2CSCFOURTH_0
#define G2SB_CTX1_G2CSCFOURTH_0                 _MK_ADDR_CONST(0x4042)
#define G2SB_CTX1_G2CSCFOURTH_0_SECURE                  0x0
#define G2SB_CTX1_G2CSCFOURTH_0_WORD_COUNT                      0x1
#define G2SB_CTX1_G2CSCFOURTH_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCFOURTH_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCFOURTH_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCFOURTH_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCFOURTH_0_READ_MASK                       _MK_MASK_CONST(0x1ff01ff)
#define G2SB_CTX1_G2CSCFOURTH_0_WRITE_MASK                      _MK_MASK_CONST(0x1ff01ff)
#define G2SB_CTX1_G2CSCFOURTH_0_G2U_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2CSCFOURTH_0_G2U_FIELD                       _MK_FIELD_CONST(0x1ff, G2SB_CTX1_G2CSCFOURTH_0_G2U_SHIFT)
#define G2SB_CTX1_G2CSCFOURTH_0_G2U_RANGE                       8:0
#define G2SB_CTX1_G2CSCFOURTH_0_G2U_WOFFSET                     0x0
#define G2SB_CTX1_G2CSCFOURTH_0_G2U_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCFOURTH_0_G2U_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCFOURTH_0_G2U_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCFOURTH_0_G2U_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX1_G2CSCFOURTH_0_G2V_SHIFT                       _MK_SHIFT_CONST(16)
#define G2SB_CTX1_G2CSCFOURTH_0_G2V_FIELD                       _MK_FIELD_CONST(0x1ff, G2SB_CTX1_G2CSCFOURTH_0_G2V_SHIFT)
#define G2SB_CTX1_G2CSCFOURTH_0_G2V_RANGE                       24:16
#define G2SB_CTX1_G2CSCFOURTH_0_G2V_WOFFSET                     0x0
#define G2SB_CTX1_G2CSCFOURTH_0_G2V_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCFOURTH_0_G2V_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCFOURTH_0_G2V_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CSCFOURTH_0_G2V_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2SRCST_B_0
#define G2SB_CTX1_G2SRCST_B_0                   _MK_ADDR_CONST(0x4043)
#define G2SB_CTX1_G2SRCST_B_0_SECURE                    0x0
#define G2SB_CTX1_G2SRCST_B_0_WORD_COUNT                        0x1
#define G2SB_CTX1_G2SRCST_B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCST_B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCST_B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCST_B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCST_B_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define G2SB_CTX1_G2SRCST_B_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX1_G2SRCST_B_0_SRCS_B_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2SRCST_B_0_SRCS_B_FIELD                      _MK_FIELD_CONST(0xffff, G2SB_CTX1_G2SRCST_B_0_SRCS_B_SHIFT)
#define G2SB_CTX1_G2SRCST_B_0_SRCS_B_RANGE                      15:0
#define G2SB_CTX1_G2SRCST_B_0_SRCS_B_WOFFSET                    0x0
#define G2SB_CTX1_G2SRCST_B_0_SRCS_B_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCST_B_0_SRCS_B_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCST_B_0_SRCS_B_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCST_B_0_SRCS_B_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2UVSTRIDE_0
#define G2SB_CTX1_G2UVSTRIDE_0                  _MK_ADDR_CONST(0x4044)
#define G2SB_CTX1_G2UVSTRIDE_0_SECURE                   0x0
#define G2SB_CTX1_G2UVSTRIDE_0_WORD_COUNT                       0x1
#define G2SB_CTX1_G2UVSTRIDE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2UVSTRIDE_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2UVSTRIDE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2UVSTRIDE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2UVSTRIDE_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX1_G2UVSTRIDE_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX1_G2UVSTRIDE_0_UVSTRIDE_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2UVSTRIDE_0_UVSTRIDE_FIELD                   _MK_FIELD_CONST(0xffff, G2SB_CTX1_G2UVSTRIDE_0_UVSTRIDE_SHIFT)
#define G2SB_CTX1_G2UVSTRIDE_0_UVSTRIDE_RANGE                   15:0
#define G2SB_CTX1_G2UVSTRIDE_0_UVSTRIDE_WOFFSET                 0x0
#define G2SB_CTX1_G2UVSTRIDE_0_UVSTRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2UVSTRIDE_0_UVSTRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2UVSTRIDE_0_UVSTRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2UVSTRIDE_0_UVSTRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2CBDES2_0
#define G2SB_CTX1_G2CBDES2_0                    _MK_ADDR_CONST(0x4045)
#define G2SB_CTX1_G2CBDES2_0_SECURE                     0x0
#define G2SB_CTX1_G2CBDES2_0_WORD_COUNT                         0x1
#define G2SB_CTX1_G2CBDES2_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CBDES2_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CBDES2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CBDES2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CBDES2_0_READ_MASK                  _MK_MASK_CONST(0x7fff)
#define G2SB_CTX1_G2CBDES2_0_WRITE_MASK                         _MK_MASK_CONST(0x7fff)
#define G2SB_CTX1_G2CBDES2_0_TOP_CBLINE_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2CBDES2_0_TOP_CBLINE_FIELD                   _MK_FIELD_CONST(0x7fff, G2SB_CTX1_G2CBDES2_0_TOP_CBLINE_SHIFT)
#define G2SB_CTX1_G2CBDES2_0_TOP_CBLINE_RANGE                   14:0
#define G2SB_CTX1_G2CBDES2_0_TOP_CBLINE_WOFFSET                 0x0
#define G2SB_CTX1_G2CBDES2_0_TOP_CBLINE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CBDES2_0_TOP_CBLINE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CBDES2_0_TOP_CBLINE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2CBDES2_0_TOP_CBLINE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2TILEMODE_0
#define G2SB_CTX1_G2TILEMODE_0                  _MK_ADDR_CONST(0x4046)
#define G2SB_CTX1_G2TILEMODE_0_SECURE                   0x0
#define G2SB_CTX1_G2TILEMODE_0_WORD_COUNT                       0x1
#define G2SB_CTX1_G2TILEMODE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TILEMODE_0_RESET_MASK                       _MK_MASK_CONST(0x111111)
#define G2SB_CTX1_G2TILEMODE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TILEMODE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TILEMODE_0_READ_MASK                        _MK_MASK_CONST(0x111111)
#define G2SB_CTX1_G2TILEMODE_0_WRITE_MASK                       _MK_MASK_CONST(0x111111)
#define G2SB_CTX1_G2TILEMODE_0_SRC_Y_TILE_MODE_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2TILEMODE_0_SRC_Y_TILE_MODE_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX1_G2TILEMODE_0_SRC_Y_TILE_MODE_SHIFT)
#define G2SB_CTX1_G2TILEMODE_0_SRC_Y_TILE_MODE_RANGE                    0:0
#define G2SB_CTX1_G2TILEMODE_0_SRC_Y_TILE_MODE_WOFFSET                  0x0
#define G2SB_CTX1_G2TILEMODE_0_SRC_Y_TILE_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TILEMODE_0_SRC_Y_TILE_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2TILEMODE_0_SRC_Y_TILE_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TILEMODE_0_SRC_Y_TILE_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TILEMODE_0_SRC_Y_TILE_MODE_LINEAR                   _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2TILEMODE_0_SRC_Y_TILE_MODE_TILED                    _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2TILEMODE_0_SRC_UV_TILE_MODE_SHIFT                   _MK_SHIFT_CONST(4)
#define G2SB_CTX1_G2TILEMODE_0_SRC_UV_TILE_MODE_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX1_G2TILEMODE_0_SRC_UV_TILE_MODE_SHIFT)
#define G2SB_CTX1_G2TILEMODE_0_SRC_UV_TILE_MODE_RANGE                   4:4
#define G2SB_CTX1_G2TILEMODE_0_SRC_UV_TILE_MODE_WOFFSET                 0x0
#define G2SB_CTX1_G2TILEMODE_0_SRC_UV_TILE_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TILEMODE_0_SRC_UV_TILE_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2TILEMODE_0_SRC_UV_TILE_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TILEMODE_0_SRC_UV_TILE_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TILEMODE_0_SRC_UV_TILE_MODE_LINEAR                  _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2TILEMODE_0_SRC_UV_TILE_MODE_TILED                   _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2TILEMODE_0_PAT_Y_TILE_MODE_SHIFT                    _MK_SHIFT_CONST(8)
#define G2SB_CTX1_G2TILEMODE_0_PAT_Y_TILE_MODE_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX1_G2TILEMODE_0_PAT_Y_TILE_MODE_SHIFT)
#define G2SB_CTX1_G2TILEMODE_0_PAT_Y_TILE_MODE_RANGE                    8:8
#define G2SB_CTX1_G2TILEMODE_0_PAT_Y_TILE_MODE_WOFFSET                  0x0
#define G2SB_CTX1_G2TILEMODE_0_PAT_Y_TILE_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TILEMODE_0_PAT_Y_TILE_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2TILEMODE_0_PAT_Y_TILE_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TILEMODE_0_PAT_Y_TILE_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TILEMODE_0_PAT_Y_TILE_MODE_LINEAR                   _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2TILEMODE_0_PAT_Y_TILE_MODE_TILED                    _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2TILEMODE_0_PAT_UV_TILE_MODE_SHIFT                   _MK_SHIFT_CONST(12)
#define G2SB_CTX1_G2TILEMODE_0_PAT_UV_TILE_MODE_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX1_G2TILEMODE_0_PAT_UV_TILE_MODE_SHIFT)
#define G2SB_CTX1_G2TILEMODE_0_PAT_UV_TILE_MODE_RANGE                   12:12
#define G2SB_CTX1_G2TILEMODE_0_PAT_UV_TILE_MODE_WOFFSET                 0x0
#define G2SB_CTX1_G2TILEMODE_0_PAT_UV_TILE_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TILEMODE_0_PAT_UV_TILE_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2TILEMODE_0_PAT_UV_TILE_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TILEMODE_0_PAT_UV_TILE_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TILEMODE_0_PAT_UV_TILE_MODE_LINEAR                  _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2TILEMODE_0_PAT_UV_TILE_MODE_TILED                   _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2TILEMODE_0_DST_RD_TILE_MODE_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX1_G2TILEMODE_0_DST_RD_TILE_MODE_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX1_G2TILEMODE_0_DST_RD_TILE_MODE_SHIFT)
#define G2SB_CTX1_G2TILEMODE_0_DST_RD_TILE_MODE_RANGE                   16:16
#define G2SB_CTX1_G2TILEMODE_0_DST_RD_TILE_MODE_WOFFSET                 0x0
#define G2SB_CTX1_G2TILEMODE_0_DST_RD_TILE_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TILEMODE_0_DST_RD_TILE_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2TILEMODE_0_DST_RD_TILE_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TILEMODE_0_DST_RD_TILE_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TILEMODE_0_DST_RD_TILE_MODE_LINEAR                  _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2TILEMODE_0_DST_RD_TILE_MODE_TILED                   _MK_ENUM_CONST(1)

#define G2SB_CTX1_G2TILEMODE_0_DST_WR_TILE_MODE_SHIFT                   _MK_SHIFT_CONST(20)
#define G2SB_CTX1_G2TILEMODE_0_DST_WR_TILE_MODE_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX1_G2TILEMODE_0_DST_WR_TILE_MODE_SHIFT)
#define G2SB_CTX1_G2TILEMODE_0_DST_WR_TILE_MODE_RANGE                   20:20
#define G2SB_CTX1_G2TILEMODE_0_DST_WR_TILE_MODE_WOFFSET                 0x0
#define G2SB_CTX1_G2TILEMODE_0_DST_WR_TILE_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TILEMODE_0_DST_WR_TILE_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX1_G2TILEMODE_0_DST_WR_TILE_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TILEMODE_0_DST_WR_TILE_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2TILEMODE_0_DST_WR_TILE_MODE_LINEAR                  _MK_ENUM_CONST(0)
#define G2SB_CTX1_G2TILEMODE_0_DST_WR_TILE_MODE_TILED                   _MK_ENUM_CONST(1)


// Register G2SB_CTX1_G2PATBASE_0
#define G2SB_CTX1_G2PATBASE_0                   _MK_ADDR_CONST(0x4047)
#define G2SB_CTX1_G2PATBASE_0_SECURE                    0x0
#define G2SB_CTX1_G2PATBASE_0_WORD_COUNT                        0x1
#define G2SB_CTX1_G2PATBASE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATBASE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATBASE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATBASE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATBASE_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2PATBASE_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2PATBASE_0_PAT_BASE_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2PATBASE_0_PAT_BASE_FIELD                    _MK_FIELD_CONST(0xffffffff, G2SB_CTX1_G2PATBASE_0_PAT_BASE_SHIFT)
#define G2SB_CTX1_G2PATBASE_0_PAT_BASE_RANGE                    31:0
#define G2SB_CTX1_G2PATBASE_0_PAT_BASE_WOFFSET                  0x0
#define G2SB_CTX1_G2PATBASE_0_PAT_BASE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATBASE_0_PAT_BASE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATBASE_0_PAT_BASE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2PATBASE_0_PAT_BASE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2SRCBA_SB_SURFBASE_0
#define G2SB_CTX1_G2SRCBA_SB_SURFBASE_0                 _MK_ADDR_CONST(0x4048)
#define G2SB_CTX1_G2SRCBA_SB_SURFBASE_0_SECURE                  0x0
#define G2SB_CTX1_G2SRCBA_SB_SURFBASE_0_WORD_COUNT                      0x1
#define G2SB_CTX1_G2SRCBA_SB_SURFBASE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCBA_SB_SURFBASE_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCBA_SB_SURFBASE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCBA_SB_SURFBASE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCBA_SB_SURFBASE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2SRCBA_SB_SURFBASE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_FIELD                  _MK_FIELD_CONST(0xffffffff, G2SB_CTX1_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_SHIFT)
#define G2SB_CTX1_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_RANGE                  31:0
#define G2SB_CTX1_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_WOFFSET                        0x0
#define G2SB_CTX1_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2DSTBA_SB_SURFBASE_0
#define G2SB_CTX1_G2DSTBA_SB_SURFBASE_0                 _MK_ADDR_CONST(0x4049)
#define G2SB_CTX1_G2DSTBA_SB_SURFBASE_0_SECURE                  0x0
#define G2SB_CTX1_G2DSTBA_SB_SURFBASE_0_WORD_COUNT                      0x1
#define G2SB_CTX1_G2DSTBA_SB_SURFBASE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTBA_SB_SURFBASE_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTBA_SB_SURFBASE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTBA_SB_SURFBASE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTBA_SB_SURFBASE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2DSTBA_SB_SURFBASE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2DSTBA_SB_SURFBASE_0_DST_ADDR_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2DSTBA_SB_SURFBASE_0_DST_ADDR_FIELD                  _MK_FIELD_CONST(0xffffffff, G2SB_CTX1_G2DSTBA_SB_SURFBASE_0_DST_ADDR_SHIFT)
#define G2SB_CTX1_G2DSTBA_SB_SURFBASE_0_DST_ADDR_RANGE                  31:0
#define G2SB_CTX1_G2DSTBA_SB_SURFBASE_0_DST_ADDR_WOFFSET                        0x0
#define G2SB_CTX1_G2DSTBA_SB_SURFBASE_0_DST_ADDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTBA_SB_SURFBASE_0_DST_ADDR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTBA_SB_SURFBASE_0_DST_ADDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTBA_SB_SURFBASE_0_DST_ADDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2DSTBA_B_SB_SURFBASE_0
#define G2SB_CTX1_G2DSTBA_B_SB_SURFBASE_0                       _MK_ADDR_CONST(0x404a)
#define G2SB_CTX1_G2DSTBA_B_SB_SURFBASE_0_SECURE                        0x0
#define G2SB_CTX1_G2DSTBA_B_SB_SURFBASE_0_WORD_COUNT                    0x1
#define G2SB_CTX1_G2DSTBA_B_SB_SURFBASE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTBA_B_SB_SURFBASE_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTBA_B_SB_SURFBASE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTBA_B_SB_SURFBASE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTBA_B_SB_SURFBASE_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2DSTBA_B_SB_SURFBASE_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_FIELD                      _MK_FIELD_CONST(0xffffffff, G2SB_CTX1_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_SHIFT)
#define G2SB_CTX1_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_RANGE                      31:0
#define G2SB_CTX1_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_WOFFSET                    0x0
#define G2SB_CTX1_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2VBA_A_SB_SURFBASE_0
#define G2SB_CTX1_G2VBA_A_SB_SURFBASE_0                 _MK_ADDR_CONST(0x404b)
#define G2SB_CTX1_G2VBA_A_SB_SURFBASE_0_SECURE                  0x0
#define G2SB_CTX1_G2VBA_A_SB_SURFBASE_0_WORD_COUNT                      0x1
#define G2SB_CTX1_G2VBA_A_SB_SURFBASE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2VBA_A_SB_SURFBASE_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2VBA_A_SB_SURFBASE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2VBA_A_SB_SURFBASE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2VBA_A_SB_SURFBASE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2VBA_A_SB_SURFBASE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2VBA_A_SB_SURFBASE_0_V_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2VBA_A_SB_SURFBASE_0_V_ADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, G2SB_CTX1_G2VBA_A_SB_SURFBASE_0_V_ADDR_SHIFT)
#define G2SB_CTX1_G2VBA_A_SB_SURFBASE_0_V_ADDR_RANGE                    31:0
#define G2SB_CTX1_G2VBA_A_SB_SURFBASE_0_V_ADDR_WOFFSET                  0x0
#define G2SB_CTX1_G2VBA_A_SB_SURFBASE_0_V_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2VBA_A_SB_SURFBASE_0_V_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2VBA_A_SB_SURFBASE_0_V_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2VBA_A_SB_SURFBASE_0_V_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX1_G2UBA_A_SB_SURFBASE_0
#define G2SB_CTX1_G2UBA_A_SB_SURFBASE_0                 _MK_ADDR_CONST(0x404c)
#define G2SB_CTX1_G2UBA_A_SB_SURFBASE_0_SECURE                  0x0
#define G2SB_CTX1_G2UBA_A_SB_SURFBASE_0_WORD_COUNT                      0x1
#define G2SB_CTX1_G2UBA_A_SB_SURFBASE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2UBA_A_SB_SURFBASE_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2UBA_A_SB_SURFBASE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2UBA_A_SB_SURFBASE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2UBA_A_SB_SURFBASE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2UBA_A_SB_SURFBASE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX1_G2UBA_A_SB_SURFBASE_0_U_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX1_G2UBA_A_SB_SURFBASE_0_U_ADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, G2SB_CTX1_G2UBA_A_SB_SURFBASE_0_U_ADDR_SHIFT)
#define G2SB_CTX1_G2UBA_A_SB_SURFBASE_0_U_ADDR_RANGE                    31:0
#define G2SB_CTX1_G2UBA_A_SB_SURFBASE_0_U_ADDR_WOFFSET                  0x0
#define G2SB_CTX1_G2UBA_A_SB_SURFBASE_0_U_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2UBA_A_SB_SURFBASE_0_U_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2UBA_A_SB_SURFBASE_0_U_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX1_G2UBA_A_SB_SURFBASE_0_U_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_INCR_SYNCPT_0
#define G2SB_CTX2_INCR_SYNCPT_0                 _MK_ADDR_CONST(0x8000)
#define G2SB_CTX2_INCR_SYNCPT_0_SECURE                  0x0
#define G2SB_CTX2_INCR_SYNCPT_0_WORD_COUNT                      0x1
#define G2SB_CTX2_INCR_SYNCPT_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_INCR_SYNCPT_0_RESET_MASK                      _MK_MASK_CONST(0xffff)
#define G2SB_CTX2_INCR_SYNCPT_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_INCR_SYNCPT_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_INCR_SYNCPT_0_READ_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX2_INCR_SYNCPT_0_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define G2SB_CTX2_INCR_SYNCPT_0_COND_SHIFT                      _MK_SHIFT_CONST(8)
#define G2SB_CTX2_INCR_SYNCPT_0_COND_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX2_INCR_SYNCPT_0_COND_SHIFT)
#define G2SB_CTX2_INCR_SYNCPT_0_COND_RANGE                      15:8
#define G2SB_CTX2_INCR_SYNCPT_0_COND_WOFFSET                    0x0
#define G2SB_CTX2_INCR_SYNCPT_0_COND_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_INCR_SYNCPT_0_COND_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define G2SB_CTX2_INCR_SYNCPT_0_COND_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_INCR_SYNCPT_0_COND_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_INCR_SYNCPT_0_COND_IMMEDIATE                  _MK_ENUM_CONST(0)
#define G2SB_CTX2_INCR_SYNCPT_0_COND_OP_DONE                    _MK_ENUM_CONST(1)
#define G2SB_CTX2_INCR_SYNCPT_0_COND_RD_DONE                    _MK_ENUM_CONST(2)
#define G2SB_CTX2_INCR_SYNCPT_0_COND_REG_WR_SAFE                        _MK_ENUM_CONST(3)
#define G2SB_CTX2_INCR_SYNCPT_0_COND_COND_4                     _MK_ENUM_CONST(4)
#define G2SB_CTX2_INCR_SYNCPT_0_COND_COND_5                     _MK_ENUM_CONST(5)
#define G2SB_CTX2_INCR_SYNCPT_0_COND_COND_6                     _MK_ENUM_CONST(6)
#define G2SB_CTX2_INCR_SYNCPT_0_COND_COND_7                     _MK_ENUM_CONST(7)
#define G2SB_CTX2_INCR_SYNCPT_0_COND_COND_8                     _MK_ENUM_CONST(8)
#define G2SB_CTX2_INCR_SYNCPT_0_COND_COND_9                     _MK_ENUM_CONST(9)
#define G2SB_CTX2_INCR_SYNCPT_0_COND_COND_10                    _MK_ENUM_CONST(10)
#define G2SB_CTX2_INCR_SYNCPT_0_COND_COND_11                    _MK_ENUM_CONST(11)
#define G2SB_CTX2_INCR_SYNCPT_0_COND_COND_12                    _MK_ENUM_CONST(12)
#define G2SB_CTX2_INCR_SYNCPT_0_COND_COND_13                    _MK_ENUM_CONST(13)
#define G2SB_CTX2_INCR_SYNCPT_0_COND_COND_14                    _MK_ENUM_CONST(14)
#define G2SB_CTX2_INCR_SYNCPT_0_COND_COND_15                    _MK_ENUM_CONST(15)

#define G2SB_CTX2_INCR_SYNCPT_0_INDX_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX2_INCR_SYNCPT_0_INDX_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX2_INCR_SYNCPT_0_INDX_SHIFT)
#define G2SB_CTX2_INCR_SYNCPT_0_INDX_RANGE                      7:0
#define G2SB_CTX2_INCR_SYNCPT_0_INDX_WOFFSET                    0x0
#define G2SB_CTX2_INCR_SYNCPT_0_INDX_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_INCR_SYNCPT_0_INDX_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define G2SB_CTX2_INCR_SYNCPT_0_INDX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_INCR_SYNCPT_0_INDX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_INCR_SYNCPT_CNTRL_0
#define G2SB_CTX2_INCR_SYNCPT_CNTRL_0                   _MK_ADDR_CONST(0x8001)
#define G2SB_CTX2_INCR_SYNCPT_CNTRL_0_SECURE                    0x0
#define G2SB_CTX2_INCR_SYNCPT_CNTRL_0_WORD_COUNT                        0x1
#define G2SB_CTX2_INCR_SYNCPT_CNTRL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_INCR_SYNCPT_CNTRL_0_RESET_MASK                        _MK_MASK_CONST(0x101)
#define G2SB_CTX2_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_INCR_SYNCPT_CNTRL_0_READ_MASK                         _MK_MASK_CONST(0x101)
#define G2SB_CTX2_INCR_SYNCPT_CNTRL_0_WRITE_MASK                        _MK_MASK_CONST(0x101)
#define G2SB_CTX2_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SHIFT                        _MK_SHIFT_CONST(8)
#define G2SB_CTX2_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX2_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SHIFT)
#define G2SB_CTX2_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_RANGE                        8:8
#define G2SB_CTX2_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_WOFFSET                      0x0
#define G2SB_CTX2_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_CTX2_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX2_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX2_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX2_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SHIFT)
#define G2SB_CTX2_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_RANGE                      0:0
#define G2SB_CTX2_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_WOFFSET                    0x0
#define G2SB_CTX2_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define G2SB_CTX2_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_INCR_SYNCPT_ERROR_0
#define G2SB_CTX2_INCR_SYNCPT_ERROR_0                   _MK_ADDR_CONST(0x8002)
#define G2SB_CTX2_INCR_SYNCPT_ERROR_0_SECURE                    0x0
#define G2SB_CTX2_INCR_SYNCPT_ERROR_0_WORD_COUNT                        0x1
#define G2SB_CTX2_INCR_SYNCPT_ERROR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_INCR_SYNCPT_ERROR_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_INCR_SYNCPT_ERROR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_INCR_SYNCPT_ERROR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_INCR_SYNCPT_ERROR_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_INCR_SYNCPT_ERROR_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_INCR_SYNCPT_ERROR_0_COND_STATUS_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX2_INCR_SYNCPT_ERROR_0_COND_STATUS_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX2_INCR_SYNCPT_ERROR_0_COND_STATUS_SHIFT)
#define G2SB_CTX2_INCR_SYNCPT_ERROR_0_COND_STATUS_RANGE                 31:0
#define G2SB_CTX2_INCR_SYNCPT_ERROR_0_COND_STATUS_WOFFSET                       0x0
#define G2SB_CTX2_INCR_SYNCPT_ERROR_0_COND_STATUS_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_INCR_SYNCPT_ERROR_0_COND_STATUS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_INCR_SYNCPT_ERROR_0_COND_STATUS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_INCR_SYNCPT_ERROR_0_COND_STATUS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 32771 [0x8003]

// Reserved address 32772 [0x8004]

// Reserved address 32773 [0x8005]

// Reserved address 32774 [0x8006]

// Reserved address 32775 [0x8007]

// Register G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0
#define G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0                      _MK_ADDR_CONST(0x8008)
#define G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0_SECURE                       0x0
#define G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0_WORD_COUNT                   0x1
#define G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0_READ_MASK                    _MK_MASK_CONST(0x1f03ff)
#define G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0_WRITE_MASK                   _MK_MASK_CONST(0x1f0000)
#define G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_FIELD                     _MK_FIELD_CONST(0x3ff, G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_SHIFT)
#define G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_RANGE                     9:0
#define G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_WOFFSET                   0x0
#define G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_FIELD                   _MK_FIELD_CONST(0xf, G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_SHIFT)
#define G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_RANGE                   19:16
#define G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_WOFFSET                 0x0
#define G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_SHIFT                      _MK_SHIFT_CONST(20)
#define G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_SHIFT)
#define G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_RANGE                      20:20
#define G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_WOFFSET                    0x0
#define G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2TRIGGER_0
#define G2SB_CTX2_G2TRIGGER_0                   _MK_ADDR_CONST(0x8009)
#define G2SB_CTX2_G2TRIGGER_0_SECURE                    0x0
#define G2SB_CTX2_G2TRIGGER_0_WORD_COUNT                        0x1
#define G2SB_CTX2_G2TRIGGER_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TRIGGER_0_RESET_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX2_G2TRIGGER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TRIGGER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TRIGGER_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define G2SB_CTX2_G2TRIGGER_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX2_G2TRIGGER_0_TRIGGER_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2TRIGGER_0_TRIGGER_FIELD                     _MK_FIELD_CONST(0xffff, G2SB_CTX2_G2TRIGGER_0_TRIGGER_SHIFT)
#define G2SB_CTX2_G2TRIGGER_0_TRIGGER_RANGE                     15:0
#define G2SB_CTX2_G2TRIGGER_0_TRIGGER_WOFFSET                   0x0
#define G2SB_CTX2_G2TRIGGER_0_TRIGGER_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TRIGGER_0_TRIGGER_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define G2SB_CTX2_G2TRIGGER_0_TRIGGER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TRIGGER_0_TRIGGER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2TRIGGER1_0
#define G2SB_CTX2_G2TRIGGER1_0                  _MK_ADDR_CONST(0x800a)
#define G2SB_CTX2_G2TRIGGER1_0_SECURE                   0x0
#define G2SB_CTX2_G2TRIGGER1_0_WORD_COUNT                       0x1
#define G2SB_CTX2_G2TRIGGER1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TRIGGER1_0_RESET_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX2_G2TRIGGER1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TRIGGER1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TRIGGER1_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX2_G2TRIGGER1_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX2_G2TRIGGER1_0_TRIGGER1_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2TRIGGER1_0_TRIGGER1_FIELD                   _MK_FIELD_CONST(0xffff, G2SB_CTX2_G2TRIGGER1_0_TRIGGER1_SHIFT)
#define G2SB_CTX2_G2TRIGGER1_0_TRIGGER1_RANGE                   15:0
#define G2SB_CTX2_G2TRIGGER1_0_TRIGGER1_WOFFSET                 0x0
#define G2SB_CTX2_G2TRIGGER1_0_TRIGGER1_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TRIGGER1_0_TRIGGER1_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define G2SB_CTX2_G2TRIGGER1_0_TRIGGER1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TRIGGER1_0_TRIGGER1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2TRIGGER2_0
#define G2SB_CTX2_G2TRIGGER2_0                  _MK_ADDR_CONST(0x800b)
#define G2SB_CTX2_G2TRIGGER2_0_SECURE                   0x0
#define G2SB_CTX2_G2TRIGGER2_0_WORD_COUNT                       0x1
#define G2SB_CTX2_G2TRIGGER2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TRIGGER2_0_RESET_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX2_G2TRIGGER2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TRIGGER2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TRIGGER2_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX2_G2TRIGGER2_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX2_G2TRIGGER2_0_TRIGGER2_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2TRIGGER2_0_TRIGGER2_FIELD                   _MK_FIELD_CONST(0xffff, G2SB_CTX2_G2TRIGGER2_0_TRIGGER2_SHIFT)
#define G2SB_CTX2_G2TRIGGER2_0_TRIGGER2_RANGE                   15:0
#define G2SB_CTX2_G2TRIGGER2_0_TRIGGER2_WOFFSET                 0x0
#define G2SB_CTX2_G2TRIGGER2_0_TRIGGER2_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TRIGGER2_0_TRIGGER2_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define G2SB_CTX2_G2TRIGGER2_0_TRIGGER2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TRIGGER2_0_TRIGGER2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2CMDSEL_0
#define G2SB_CTX2_G2CMDSEL_0                    _MK_ADDR_CONST(0x800c)
#define G2SB_CTX2_G2CMDSEL_0_SECURE                     0x0
#define G2SB_CTX2_G2CMDSEL_0_WORD_COUNT                         0x1
#define G2SB_CTX2_G2CMDSEL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_RESET_MASK                         _MK_MASK_CONST(0x1100d7f1)
#define G2SB_CTX2_G2CMDSEL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_READ_MASK                  _MK_MASK_CONST(0x1fffd7f1)
#define G2SB_CTX2_G2CMDSEL_0_WRITE_MASK                         _MK_MASK_CONST(0x1fffd7f0)
#define G2SB_CTX2_G2CMDSEL_0_SBOR2D_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2CMDSEL_0_SBOR2D_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CMDSEL_0_SBOR2D_SHIFT)
#define G2SB_CTX2_G2CMDSEL_0_SBOR2D_RANGE                       0:0
#define G2SB_CTX2_G2CMDSEL_0_SBOR2D_WOFFSET                     0x0
#define G2SB_CTX2_G2CMDSEL_0_SBOR2D_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_SBOR2D_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CMDSEL_0_SBOR2D_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_SBOR2D_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_SBOR2D_G2                  _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CMDSEL_0_SBOR2D_SB                  _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2CMDSEL_0_CBENABLE_SHIFT                     _MK_SHIFT_CONST(4)
#define G2SB_CTX2_G2CMDSEL_0_CBENABLE_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CMDSEL_0_CBENABLE_SHIFT)
#define G2SB_CTX2_G2CMDSEL_0_CBENABLE_RANGE                     4:4
#define G2SB_CTX2_G2CMDSEL_0_CBENABLE_WOFFSET                   0x0
#define G2SB_CTX2_G2CMDSEL_0_CBENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_CBENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CMDSEL_0_CBENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_CBENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_CBENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CMDSEL_0_CBENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2CMDSEL_0_VITRIGGER_SHIFT                    _MK_SHIFT_CONST(5)
#define G2SB_CTX2_G2CMDSEL_0_VITRIGGER_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CMDSEL_0_VITRIGGER_SHIFT)
#define G2SB_CTX2_G2CMDSEL_0_VITRIGGER_RANGE                    5:5
#define G2SB_CTX2_G2CMDSEL_0_VITRIGGER_WOFFSET                  0x0
#define G2SB_CTX2_G2CMDSEL_0_VITRIGGER_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_VITRIGGER_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CMDSEL_0_VITRIGGER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_VITRIGGER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CMDSEL_0_HOSTTRIGGER_SHIFT                  _MK_SHIFT_CONST(6)
#define G2SB_CTX2_G2CMDSEL_0_HOSTTRIGGER_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CMDSEL_0_HOSTTRIGGER_SHIFT)
#define G2SB_CTX2_G2CMDSEL_0_HOSTTRIGGER_RANGE                  6:6
#define G2SB_CTX2_G2CMDSEL_0_HOSTTRIGGER_WOFFSET                        0x0
#define G2SB_CTX2_G2CMDSEL_0_HOSTTRIGGER_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_HOSTTRIGGER_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CMDSEL_0_HOSTTRIGGER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_HOSTTRIGGER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CMDSEL_0_CBSBDISABLE_SHIFT                  _MK_SHIFT_CONST(7)
#define G2SB_CTX2_G2CMDSEL_0_CBSBDISABLE_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CMDSEL_0_CBSBDISABLE_SHIFT)
#define G2SB_CTX2_G2CMDSEL_0_CBSBDISABLE_RANGE                  7:7
#define G2SB_CTX2_G2CMDSEL_0_CBSBDISABLE_WOFFSET                        0x0
#define G2SB_CTX2_G2CMDSEL_0_CBSBDISABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_CBSBDISABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CMDSEL_0_CBSBDISABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_CBSBDISABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CMDSEL_0_G2OUTPUT_SHIFT                     _MK_SHIFT_CONST(8)
#define G2SB_CTX2_G2CMDSEL_0_G2OUTPUT_FIELD                     _MK_FIELD_CONST(0x3, G2SB_CTX2_G2CMDSEL_0_G2OUTPUT_SHIFT)
#define G2SB_CTX2_G2CMDSEL_0_G2OUTPUT_RANGE                     9:8
#define G2SB_CTX2_G2CMDSEL_0_G2OUTPUT_WOFFSET                   0x0
#define G2SB_CTX2_G2CMDSEL_0_G2OUTPUT_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_G2OUTPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define G2SB_CTX2_G2CMDSEL_0_G2OUTPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_G2OUTPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_G2OUTPUT_MEMORY                    _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CMDSEL_0_G2OUTPUT_EPP                       _MK_ENUM_CONST(1)
#define G2SB_CTX2_G2CMDSEL_0_G2OUTPUT_RESERVED2                 _MK_ENUM_CONST(2)
#define G2SB_CTX2_G2CMDSEL_0_G2OUTPUT_RESERVED3                 _MK_ENUM_CONST(3)

#define G2SB_CTX2_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_SHIFT                       _MK_SHIFT_CONST(10)
#define G2SB_CTX2_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_SHIFT)
#define G2SB_CTX2_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_RANGE                       10:10
#define G2SB_CTX2_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_WOFFSET                     0x0
#define G2SB_CTX2_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2CMDSEL_0_LINK_WAIT_BUF_END_SHIFT                    _MK_SHIFT_CONST(12)
#define G2SB_CTX2_G2CMDSEL_0_LINK_WAIT_BUF_END_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CMDSEL_0_LINK_WAIT_BUF_END_SHIFT)
#define G2SB_CTX2_G2CMDSEL_0_LINK_WAIT_BUF_END_RANGE                    12:12
#define G2SB_CTX2_G2CMDSEL_0_LINK_WAIT_BUF_END_WOFFSET                  0x0
#define G2SB_CTX2_G2CMDSEL_0_LINK_WAIT_BUF_END_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_LINK_WAIT_BUF_END_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CMDSEL_0_LINK_WAIT_BUF_END_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_LINK_WAIT_BUF_END_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CMDSEL_0_FRAME_START_SHIFT                  _MK_SHIFT_CONST(14)
#define G2SB_CTX2_G2CMDSEL_0_FRAME_START_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CMDSEL_0_FRAME_START_SHIFT)
#define G2SB_CTX2_G2CMDSEL_0_FRAME_START_RANGE                  14:14
#define G2SB_CTX2_G2CMDSEL_0_FRAME_START_WOFFSET                        0x0
#define G2SB_CTX2_G2CMDSEL_0_FRAME_START_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_FRAME_START_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CMDSEL_0_FRAME_START_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_FRAME_START_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CMDSEL_0_FRAME_END_SHIFT                    _MK_SHIFT_CONST(15)
#define G2SB_CTX2_G2CMDSEL_0_FRAME_END_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CMDSEL_0_FRAME_END_SHIFT)
#define G2SB_CTX2_G2CMDSEL_0_FRAME_END_RANGE                    15:15
#define G2SB_CTX2_G2CMDSEL_0_FRAME_END_WOFFSET                  0x0
#define G2SB_CTX2_G2CMDSEL_0_FRAME_END_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_FRAME_END_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CMDSEL_0_FRAME_END_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_FRAME_END_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CMDSEL_0_BUFFER_INDEX_SHIFT                 _MK_SHIFT_CONST(16)
#define G2SB_CTX2_G2CMDSEL_0_BUFFER_INDEX_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX2_G2CMDSEL_0_BUFFER_INDEX_SHIFT)
#define G2SB_CTX2_G2CMDSEL_0_BUFFER_INDEX_RANGE                 23:16
#define G2SB_CTX2_G2CMDSEL_0_BUFFER_INDEX_WOFFSET                       0x0
#define G2SB_CTX2_G2CMDSEL_0_BUFFER_INDEX_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_BUFFER_INDEX_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_BUFFER_INDEX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_BUFFER_INDEX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CMDSEL_0_LINKEN_SHIFT                       _MK_SHIFT_CONST(24)
#define G2SB_CTX2_G2CMDSEL_0_LINKEN_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CMDSEL_0_LINKEN_SHIFT)
#define G2SB_CTX2_G2CMDSEL_0_LINKEN_RANGE                       24:24
#define G2SB_CTX2_G2CMDSEL_0_LINKEN_WOFFSET                     0x0
#define G2SB_CTX2_G2CMDSEL_0_LINKEN_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_LINKEN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CMDSEL_0_LINKEN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_LINKEN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CMDSEL_0_LINKVAL_SHIFT                      _MK_SHIFT_CONST(25)
#define G2SB_CTX2_G2CMDSEL_0_LINKVAL_FIELD                      _MK_FIELD_CONST(0x7, G2SB_CTX2_G2CMDSEL_0_LINKVAL_SHIFT)
#define G2SB_CTX2_G2CMDSEL_0_LINKVAL_RANGE                      27:25
#define G2SB_CTX2_G2CMDSEL_0_LINKVAL_WOFFSET                    0x0
#define G2SB_CTX2_G2CMDSEL_0_LINKVAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_LINKVAL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_LINKVAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_LINKVAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CMDSEL_0_PRIORITY_SHIFT                     _MK_SHIFT_CONST(28)
#define G2SB_CTX2_G2CMDSEL_0_PRIORITY_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CMDSEL_0_PRIORITY_SHIFT)
#define G2SB_CTX2_G2CMDSEL_0_PRIORITY_RANGE                     28:28
#define G2SB_CTX2_G2CMDSEL_0_PRIORITY_WOFFSET                   0x0
#define G2SB_CTX2_G2CMDSEL_0_PRIORITY_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_PRIORITY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CMDSEL_0_PRIORITY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_PRIORITY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMDSEL_0_PRIORITY_LOW                       _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CMDSEL_0_PRIORITY_HIGH                      _MK_ENUM_CONST(1)


// Register G2SB_CTX2_G2RAISE_0
#define G2SB_CTX2_G2RAISE_0                     _MK_ADDR_CONST(0x800d)
#define G2SB_CTX2_G2RAISE_0_SECURE                      0x0
#define G2SB_CTX2_G2RAISE_0_WORD_COUNT                  0x1
#define G2SB_CTX2_G2RAISE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2RAISE_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2RAISE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2RAISE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2RAISE_0_READ_MASK                   _MK_MASK_CONST(0xf001f)
#define G2SB_CTX2_G2RAISE_0_WRITE_MASK                  _MK_MASK_CONST(0xf001f)
#define G2SB_CTX2_G2RAISE_0_RAISE_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2RAISE_0_RAISE_FIELD                 _MK_FIELD_CONST(0x1f, G2SB_CTX2_G2RAISE_0_RAISE_SHIFT)
#define G2SB_CTX2_G2RAISE_0_RAISE_RANGE                 4:0
#define G2SB_CTX2_G2RAISE_0_RAISE_WOFFSET                       0x0
#define G2SB_CTX2_G2RAISE_0_RAISE_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2RAISE_0_RAISE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2RAISE_0_RAISE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2RAISE_0_RAISE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2RAISE_0_RAISECHANNEL_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_CTX2_G2RAISE_0_RAISECHANNEL_FIELD                  _MK_FIELD_CONST(0xf, G2SB_CTX2_G2RAISE_0_RAISECHANNEL_SHIFT)
#define G2SB_CTX2_G2RAISE_0_RAISECHANNEL_RANGE                  19:16
#define G2SB_CTX2_G2RAISE_0_RAISECHANNEL_WOFFSET                        0x0
#define G2SB_CTX2_G2RAISE_0_RAISECHANNEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2RAISE_0_RAISECHANNEL_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2RAISE_0_RAISECHANNEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2RAISE_0_RAISECHANNEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 32782 [0x800e]

// Register G2SB_CTX2_G2HOSTSET_0
#define G2SB_CTX2_G2HOSTSET_0                   _MK_ADDR_CONST(0x800f)
#define G2SB_CTX2_G2HOSTSET_0_SECURE                    0x0
#define G2SB_CTX2_G2HOSTSET_0_WORD_COUNT                        0x1
#define G2SB_CTX2_G2HOSTSET_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2HOSTSET_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define G2SB_CTX2_G2HOSTSET_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2HOSTSET_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2HOSTSET_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define G2SB_CTX2_G2HOSTSET_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define G2SB_CTX2_G2HOSTSET_0_HSTLNGAP_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2HOSTSET_0_HSTLNGAP_FIELD                    _MK_FIELD_CONST(0xf, G2SB_CTX2_G2HOSTSET_0_HSTLNGAP_SHIFT)
#define G2SB_CTX2_G2HOSTSET_0_HSTLNGAP_RANGE                    3:0
#define G2SB_CTX2_G2HOSTSET_0_HSTLNGAP_WOFFSET                  0x0
#define G2SB_CTX2_G2HOSTSET_0_HSTLNGAP_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2HOSTSET_0_HSTLNGAP_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define G2SB_CTX2_G2HOSTSET_0_HSTLNGAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2HOSTSET_0_HSTLNGAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2HOSTSET_0_HSTFPXL_SHIFT                     _MK_SHIFT_CONST(4)
#define G2SB_CTX2_G2HOSTSET_0_HSTFPXL_FIELD                     _MK_FIELD_CONST(0xf, G2SB_CTX2_G2HOSTSET_0_HSTFPXL_SHIFT)
#define G2SB_CTX2_G2HOSTSET_0_HSTFPXL_RANGE                     7:4
#define G2SB_CTX2_G2HOSTSET_0_HSTFPXL_WOFFSET                   0x0
#define G2SB_CTX2_G2HOSTSET_0_HSTFPXL_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2HOSTSET_0_HSTFPXL_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define G2SB_CTX2_G2HOSTSET_0_HSTFPXL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2HOSTSET_0_HSTFPXL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2HOSTFIFO_0
#define G2SB_CTX2_G2HOSTFIFO_0                  _MK_ADDR_CONST(0x8010)
#define G2SB_CTX2_G2HOSTFIFO_0_SECURE                   0x0
#define G2SB_CTX2_G2HOSTFIFO_0_WORD_COUNT                       0x1
#define G2SB_CTX2_G2HOSTFIFO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2HOSTFIFO_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2HOSTFIFO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2HOSTFIFO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2HOSTFIFO_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2HOSTFIFO_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2HOSTFIFO_0_HOSTFIFODATA_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2HOSTFIFO_0_HOSTFIFODATA_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX2_G2HOSTFIFO_0_HOSTFIFODATA_SHIFT)
#define G2SB_CTX2_G2HOSTFIFO_0_HOSTFIFODATA_RANGE                       31:0
#define G2SB_CTX2_G2HOSTFIFO_0_HOSTFIFODATA_WOFFSET                     0x0
#define G2SB_CTX2_G2HOSTFIFO_0_HOSTFIFODATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2HOSTFIFO_0_HOSTFIFODATA_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2HOSTFIFO_0_HOSTFIFODATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2HOSTFIFO_0_HOSTFIFODATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2VDDA_0
#define G2SB_CTX2_G2VDDA_0                      _MK_ADDR_CONST(0x8011)
#define G2SB_CTX2_G2VDDA_0_SECURE                       0x0
#define G2SB_CTX2_G2VDDA_0_WORD_COUNT                   0x1
#define G2SB_CTX2_G2VDDA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2VDDA_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2VDDA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2VDDA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2VDDA_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2VDDA_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2VDDA_0_VDSTEP_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2VDDA_0_VDSTEP_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX2_G2VDDA_0_VDSTEP_SHIFT)
#define G2SB_CTX2_G2VDDA_0_VDSTEP_RANGE                 31:0
#define G2SB_CTX2_G2VDDA_0_VDSTEP_WOFFSET                       0x0
#define G2SB_CTX2_G2VDDA_0_VDSTEP_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2VDDA_0_VDSTEP_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2VDDA_0_VDSTEP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2VDDA_0_VDSTEP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2VDDAINI_0
#define G2SB_CTX2_G2VDDAINI_0                   _MK_ADDR_CONST(0x8012)
#define G2SB_CTX2_G2VDDAINI_0_SECURE                    0x0
#define G2SB_CTX2_G2VDDAINI_0_WORD_COUNT                        0x1
#define G2SB_CTX2_G2VDDAINI_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2VDDAINI_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2VDDAINI_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2VDDAINI_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2VDDAINI_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define G2SB_CTX2_G2VDDAINI_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX2_G2VDDAINI_0_VDTINI_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2VDDAINI_0_VDTINI_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX2_G2VDDAINI_0_VDTINI_SHIFT)
#define G2SB_CTX2_G2VDDAINI_0_VDTINI_RANGE                      7:0
#define G2SB_CTX2_G2VDDAINI_0_VDTINI_WOFFSET                    0x0
#define G2SB_CTX2_G2VDDAINI_0_VDTINI_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2VDDAINI_0_VDTINI_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2VDDAINI_0_VDTINI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2VDDAINI_0_VDTINI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2VDDAINI_0_VDBINI_SHIFT                      _MK_SHIFT_CONST(8)
#define G2SB_CTX2_G2VDDAINI_0_VDBINI_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX2_G2VDDAINI_0_VDBINI_SHIFT)
#define G2SB_CTX2_G2VDDAINI_0_VDBINI_RANGE                      15:8
#define G2SB_CTX2_G2VDDAINI_0_VDBINI_WOFFSET                    0x0
#define G2SB_CTX2_G2VDDAINI_0_VDBINI_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2VDDAINI_0_VDBINI_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2VDDAINI_0_VDBINI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2VDDAINI_0_VDBINI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2HDDA_0
#define G2SB_CTX2_G2HDDA_0                      _MK_ADDR_CONST(0x8013)
#define G2SB_CTX2_G2HDDA_0_SECURE                       0x0
#define G2SB_CTX2_G2HDDA_0_WORD_COUNT                   0x1
#define G2SB_CTX2_G2HDDA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2HDDA_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2HDDA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2HDDA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2HDDA_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2HDDA_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2HDDA_0_HDSTEP_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2HDDA_0_HDSTEP_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX2_G2HDDA_0_HDSTEP_SHIFT)
#define G2SB_CTX2_G2HDDA_0_HDSTEP_RANGE                 31:0
#define G2SB_CTX2_G2HDDA_0_HDSTEP_WOFFSET                       0x0
#define G2SB_CTX2_G2HDDA_0_HDSTEP_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2HDDA_0_HDSTEP_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2HDDA_0_HDSTEP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2HDDA_0_HDSTEP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2HDDAINILS_0
#define G2SB_CTX2_G2HDDAINILS_0                 _MK_ADDR_CONST(0x8014)
#define G2SB_CTX2_G2HDDAINILS_0_SECURE                  0x0
#define G2SB_CTX2_G2HDDAINILS_0_WORD_COUNT                      0x1
#define G2SB_CTX2_G2HDDAINILS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2HDDAINILS_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2HDDAINILS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2HDDAINILS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2HDDAINILS_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define G2SB_CTX2_G2HDDAINILS_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
#define G2SB_CTX2_G2HDDAINILS_0_HDINI_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2HDDAINILS_0_HDINI_FIELD                     _MK_FIELD_CONST(0xff, G2SB_CTX2_G2HDDAINILS_0_HDINI_SHIFT)
#define G2SB_CTX2_G2HDDAINILS_0_HDINI_RANGE                     7:0
#define G2SB_CTX2_G2HDDAINILS_0_HDINI_WOFFSET                   0x0
#define G2SB_CTX2_G2HDDAINILS_0_HDINI_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2HDDAINILS_0_HDINI_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2HDDAINILS_0_HDINI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2HDDAINILS_0_HDINI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2CSCFIRST_0
#define G2SB_CTX2_G2CSCFIRST_0                  _MK_ADDR_CONST(0x8015)
#define G2SB_CTX2_G2CSCFIRST_0_SECURE                   0x0
#define G2SB_CTX2_G2CSCFIRST_0_WORD_COUNT                       0x1
#define G2SB_CTX2_G2CSCFIRST_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCFIRST_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCFIRST_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCFIRST_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCFIRST_0_READ_MASK                        _MK_MASK_CONST(0xff3ff3ff)
#define G2SB_CTX2_G2CSCFIRST_0_WRITE_MASK                       _MK_MASK_CONST(0xff3ff3ff)
#define G2SB_CTX2_G2CSCFIRST_0_CUB_SHIFT                        _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2CSCFIRST_0_CUB_FIELD                        _MK_FIELD_CONST(0x3ff, G2SB_CTX2_G2CSCFIRST_0_CUB_SHIFT)
#define G2SB_CTX2_G2CSCFIRST_0_CUB_RANGE                        9:0
#define G2SB_CTX2_G2CSCFIRST_0_CUB_WOFFSET                      0x0
#define G2SB_CTX2_G2CSCFIRST_0_CUB_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCFIRST_0_CUB_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCFIRST_0_CUB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCFIRST_0_CUB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CSCFIRST_0_CVR_SHIFT                        _MK_SHIFT_CONST(12)
#define G2SB_CTX2_G2CSCFIRST_0_CVR_FIELD                        _MK_FIELD_CONST(0x3ff, G2SB_CTX2_G2CSCFIRST_0_CVR_SHIFT)
#define G2SB_CTX2_G2CSCFIRST_0_CVR_RANGE                        21:12
#define G2SB_CTX2_G2CSCFIRST_0_CVR_WOFFSET                      0x0
#define G2SB_CTX2_G2CSCFIRST_0_CVR_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCFIRST_0_CVR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCFIRST_0_CVR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCFIRST_0_CVR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CSCFIRST_0_YOS_SHIFT                        _MK_SHIFT_CONST(24)
#define G2SB_CTX2_G2CSCFIRST_0_YOS_FIELD                        _MK_FIELD_CONST(0xff, G2SB_CTX2_G2CSCFIRST_0_YOS_SHIFT)
#define G2SB_CTX2_G2CSCFIRST_0_YOS_RANGE                        31:24
#define G2SB_CTX2_G2CSCFIRST_0_YOS_WOFFSET                      0x0
#define G2SB_CTX2_G2CSCFIRST_0_YOS_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCFIRST_0_YOS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCFIRST_0_YOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCFIRST_0_YOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2CSCSECOND_0
#define G2SB_CTX2_G2CSCSECOND_0                 _MK_ADDR_CONST(0x8016)
#define G2SB_CTX2_G2CSCSECOND_0_SECURE                  0x0
#define G2SB_CTX2_G2CSCSECOND_0_WORD_COUNT                      0x1
#define G2SB_CTX2_G2CSCSECOND_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCSECOND_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCSECOND_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCSECOND_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCSECOND_0_READ_MASK                       _MK_MASK_CONST(0xff3ff1ff)
#define G2SB_CTX2_G2CSCSECOND_0_WRITE_MASK                      _MK_MASK_CONST(0xff3ff1ff)
#define G2SB_CTX2_G2CSCSECOND_0_CUG_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2CSCSECOND_0_CUG_FIELD                       _MK_FIELD_CONST(0x1ff, G2SB_CTX2_G2CSCSECOND_0_CUG_SHIFT)
#define G2SB_CTX2_G2CSCSECOND_0_CUG_RANGE                       8:0
#define G2SB_CTX2_G2CSCSECOND_0_CUG_WOFFSET                     0x0
#define G2SB_CTX2_G2CSCSECOND_0_CUG_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCSECOND_0_CUG_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCSECOND_0_CUG_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCSECOND_0_CUG_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CSCSECOND_0_CUR_SHIFT                       _MK_SHIFT_CONST(12)
#define G2SB_CTX2_G2CSCSECOND_0_CUR_FIELD                       _MK_FIELD_CONST(0x3ff, G2SB_CTX2_G2CSCSECOND_0_CUR_SHIFT)
#define G2SB_CTX2_G2CSCSECOND_0_CUR_RANGE                       21:12
#define G2SB_CTX2_G2CSCSECOND_0_CUR_WOFFSET                     0x0
#define G2SB_CTX2_G2CSCSECOND_0_CUR_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCSECOND_0_CUR_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCSECOND_0_CUR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCSECOND_0_CUR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CSCSECOND_0_CYX_SHIFT                       _MK_SHIFT_CONST(24)
#define G2SB_CTX2_G2CSCSECOND_0_CYX_FIELD                       _MK_FIELD_CONST(0xff, G2SB_CTX2_G2CSCSECOND_0_CYX_SHIFT)
#define G2SB_CTX2_G2CSCSECOND_0_CYX_RANGE                       31:24
#define G2SB_CTX2_G2CSCSECOND_0_CYX_WOFFSET                     0x0
#define G2SB_CTX2_G2CSCSECOND_0_CYX_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCSECOND_0_CYX_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCSECOND_0_CYX_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCSECOND_0_CYX_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2CSCTHIRD_0
#define G2SB_CTX2_G2CSCTHIRD_0                  _MK_ADDR_CONST(0x8017)
#define G2SB_CTX2_G2CSCTHIRD_0_SECURE                   0x0
#define G2SB_CTX2_G2CSCTHIRD_0_WORD_COUNT                       0x1
#define G2SB_CTX2_G2CSCTHIRD_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCTHIRD_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCTHIRD_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCTHIRD_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCTHIRD_0_READ_MASK                        _MK_MASK_CONST(0x3ff01ff)
#define G2SB_CTX2_G2CSCTHIRD_0_WRITE_MASK                       _MK_MASK_CONST(0x3ff01ff)
#define G2SB_CTX2_G2CSCTHIRD_0_CVG_SHIFT                        _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2CSCTHIRD_0_CVG_FIELD                        _MK_FIELD_CONST(0x1ff, G2SB_CTX2_G2CSCTHIRD_0_CVG_SHIFT)
#define G2SB_CTX2_G2CSCTHIRD_0_CVG_RANGE                        8:0
#define G2SB_CTX2_G2CSCTHIRD_0_CVG_WOFFSET                      0x0
#define G2SB_CTX2_G2CSCTHIRD_0_CVG_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCTHIRD_0_CVG_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCTHIRD_0_CVG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCTHIRD_0_CVG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CSCTHIRD_0_CVB_SHIFT                        _MK_SHIFT_CONST(16)
#define G2SB_CTX2_G2CSCTHIRD_0_CVB_FIELD                        _MK_FIELD_CONST(0x3ff, G2SB_CTX2_G2CSCTHIRD_0_CVB_SHIFT)
#define G2SB_CTX2_G2CSCTHIRD_0_CVB_RANGE                        25:16
#define G2SB_CTX2_G2CSCTHIRD_0_CVB_WOFFSET                      0x0
#define G2SB_CTX2_G2CSCTHIRD_0_CVB_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCTHIRD_0_CVB_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCTHIRD_0_CVB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCTHIRD_0_CVB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2CMKEYL_0
#define G2SB_CTX2_G2CMKEYL_0                    _MK_ADDR_CONST(0x8018)
#define G2SB_CTX2_G2CMKEYL_0_SECURE                     0x0
#define G2SB_CTX2_G2CMKEYL_0_WORD_COUNT                         0x1
#define G2SB_CTX2_G2CMKEYL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMKEYL_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMKEYL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMKEYL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMKEYL_0_READ_MASK                  _MK_MASK_CONST(0xffffff)
#define G2SB_CTX2_G2CMKEYL_0_WRITE_MASK                         _MK_MASK_CONST(0xffffff)
#define G2SB_CTX2_G2CMKEYL_0_CKBL_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2CMKEYL_0_CKBL_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX2_G2CMKEYL_0_CKBL_SHIFT)
#define G2SB_CTX2_G2CMKEYL_0_CKBL_RANGE                 7:0
#define G2SB_CTX2_G2CMKEYL_0_CKBL_WOFFSET                       0x0
#define G2SB_CTX2_G2CMKEYL_0_CKBL_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMKEYL_0_CKBL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMKEYL_0_CKBL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMKEYL_0_CKBL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CMKEYL_0_CKGL_SHIFT                 _MK_SHIFT_CONST(8)
#define G2SB_CTX2_G2CMKEYL_0_CKGL_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX2_G2CMKEYL_0_CKGL_SHIFT)
#define G2SB_CTX2_G2CMKEYL_0_CKGL_RANGE                 15:8
#define G2SB_CTX2_G2CMKEYL_0_CKGL_WOFFSET                       0x0
#define G2SB_CTX2_G2CMKEYL_0_CKGL_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMKEYL_0_CKGL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMKEYL_0_CKGL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMKEYL_0_CKGL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CMKEYL_0_CKRL_SHIFT                 _MK_SHIFT_CONST(16)
#define G2SB_CTX2_G2CMKEYL_0_CKRL_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX2_G2CMKEYL_0_CKRL_SHIFT)
#define G2SB_CTX2_G2CMKEYL_0_CKRL_RANGE                 23:16
#define G2SB_CTX2_G2CMKEYL_0_CKRL_WOFFSET                       0x0
#define G2SB_CTX2_G2CMKEYL_0_CKRL_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMKEYL_0_CKRL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMKEYL_0_CKRL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMKEYL_0_CKRL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2CMKEYU_0
#define G2SB_CTX2_G2CMKEYU_0                    _MK_ADDR_CONST(0x8019)
#define G2SB_CTX2_G2CMKEYU_0_SECURE                     0x0
#define G2SB_CTX2_G2CMKEYU_0_WORD_COUNT                         0x1
#define G2SB_CTX2_G2CMKEYU_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMKEYU_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMKEYU_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMKEYU_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMKEYU_0_READ_MASK                  _MK_MASK_CONST(0xffffff)
#define G2SB_CTX2_G2CMKEYU_0_WRITE_MASK                         _MK_MASK_CONST(0xffffff)
#define G2SB_CTX2_G2CMKEYU_0_CKBU_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2CMKEYU_0_CKBU_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX2_G2CMKEYU_0_CKBU_SHIFT)
#define G2SB_CTX2_G2CMKEYU_0_CKBU_RANGE                 7:0
#define G2SB_CTX2_G2CMKEYU_0_CKBU_WOFFSET                       0x0
#define G2SB_CTX2_G2CMKEYU_0_CKBU_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMKEYU_0_CKBU_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMKEYU_0_CKBU_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMKEYU_0_CKBU_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CMKEYU_0_CKGU_SHIFT                 _MK_SHIFT_CONST(8)
#define G2SB_CTX2_G2CMKEYU_0_CKGU_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX2_G2CMKEYU_0_CKGU_SHIFT)
#define G2SB_CTX2_G2CMKEYU_0_CKGU_RANGE                 15:8
#define G2SB_CTX2_G2CMKEYU_0_CKGU_WOFFSET                       0x0
#define G2SB_CTX2_G2CMKEYU_0_CKGU_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMKEYU_0_CKGU_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMKEYU_0_CKGU_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMKEYU_0_CKGU_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CMKEYU_0_CKRU_SHIFT                 _MK_SHIFT_CONST(16)
#define G2SB_CTX2_G2CMKEYU_0_CKRU_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX2_G2CMKEYU_0_CKRU_SHIFT)
#define G2SB_CTX2_G2CMKEYU_0_CKRU_RANGE                 23:16
#define G2SB_CTX2_G2CMKEYU_0_CKRU_WOFFSET                       0x0
#define G2SB_CTX2_G2CMKEYU_0_CKRU_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMKEYU_0_CKRU_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMKEYU_0_CKRU_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CMKEYU_0_CKRU_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2UBA_A_0
#define G2SB_CTX2_G2UBA_A_0                     _MK_ADDR_CONST(0x801a)
#define G2SB_CTX2_G2UBA_A_0_SECURE                      0x0
#define G2SB_CTX2_G2UBA_A_0_WORD_COUNT                  0x1
#define G2SB_CTX2_G2UBA_A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2UBA_A_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2UBA_A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2UBA_A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2UBA_A_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2UBA_A_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2UBA_A_0_SU1SA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2UBA_A_0_SU1SA_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX2_G2UBA_A_0_SU1SA_SHIFT)
#define G2SB_CTX2_G2UBA_A_0_SU1SA_RANGE                 31:0
#define G2SB_CTX2_G2UBA_A_0_SU1SA_WOFFSET                       0x0
#define G2SB_CTX2_G2UBA_A_0_SU1SA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2UBA_A_0_SU1SA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2UBA_A_0_SU1SA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2UBA_A_0_SU1SA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2VBA_A_0
#define G2SB_CTX2_G2VBA_A_0                     _MK_ADDR_CONST(0x801b)
#define G2SB_CTX2_G2VBA_A_0_SECURE                      0x0
#define G2SB_CTX2_G2VBA_A_0_WORD_COUNT                  0x1
#define G2SB_CTX2_G2VBA_A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2VBA_A_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2VBA_A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2VBA_A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2VBA_A_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2VBA_A_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2VBA_A_0_SV1SA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2VBA_A_0_SV1SA_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX2_G2VBA_A_0_SV1SA_SHIFT)
#define G2SB_CTX2_G2VBA_A_0_SV1SA_RANGE                 31:0
#define G2SB_CTX2_G2VBA_A_0_SV1SA_WOFFSET                       0x0
#define G2SB_CTX2_G2VBA_A_0_SV1SA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2VBA_A_0_SV1SA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2VBA_A_0_SV1SA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2VBA_A_0_SV1SA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2SBFORMAT_0
#define G2SB_CTX2_G2SBFORMAT_0                  _MK_ADDR_CONST(0x801c)
#define G2SB_CTX2_G2SBFORMAT_0_SECURE                   0x0
#define G2SB_CTX2_G2SBFORMAT_0_WORD_COUNT                       0x1
#define G2SB_CTX2_G2SBFORMAT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SBFORMAT_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SBFORMAT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SBFORMAT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SBFORMAT_0_READ_MASK                        _MK_MASK_CONST(0xffffdf1f)
#define G2SB_CTX2_G2SBFORMAT_0_WRITE_MASK                       _MK_MASK_CONST(0xffffdf1f)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_FIELD                      _MK_FIELD_CONST(0x1f, G2SB_CTX2_G2SBFORMAT_0_SIFMT_SHIFT)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_RANGE                      4:0
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_WOFFSET                    0x0
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_U8Y8V8Y8_OB                        _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_Y8U8Y8V8_OB                        _MK_ENUM_CONST(1)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_Y8V8Y8U8_OB                        _MK_ENUM_CONST(2)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_V8Y8U8Y8_OB                        _MK_ENUM_CONST(3)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_U8Y8V8Y8_TC                        _MK_ENUM_CONST(4)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_Y8U8Y8V8_TC                        _MK_ENUM_CONST(5)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_Y8V8Y8U8_TC                        _MK_ENUM_CONST(6)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_V8Y8U8Y8_TC                        _MK_ENUM_CONST(7)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_B5G6R5                     _MK_ENUM_CONST(8)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_RESERVED9                  _MK_ENUM_CONST(9)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_RESERVED10                 _MK_ENUM_CONST(10)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_RESERVED11                 _MK_ENUM_CONST(11)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_B5G6R5BS                   _MK_ENUM_CONST(12)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_RESERVED13                 _MK_ENUM_CONST(13)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_R8G8B8A8                   _MK_ENUM_CONST(14)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_B8G8R8A8                   _MK_ENUM_CONST(15)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_RESERVED16                 _MK_ENUM_CONST(16)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_RESERVED17                 _MK_ENUM_CONST(17)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_RESERVED18                 _MK_ENUM_CONST(18)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_RESERVED19                 _MK_ENUM_CONST(19)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_RESERVED20                 _MK_ENUM_CONST(20)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_RESERVED21                 _MK_ENUM_CONST(21)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_RESERVED22                 _MK_ENUM_CONST(22)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_RESERVED23                 _MK_ENUM_CONST(23)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_RESERVED24                 _MK_ENUM_CONST(24)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_RESERVED25                 _MK_ENUM_CONST(25)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_RESERVED26                 _MK_ENUM_CONST(26)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_RESERVED27                 _MK_ENUM_CONST(27)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_RESERVED28                 _MK_ENUM_CONST(28)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_RESERVED29                 _MK_ENUM_CONST(29)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_RESERVED30                 _MK_ENUM_CONST(30)
#define G2SB_CTX2_G2SBFORMAT_0_SIFMT_RESERVED31                 _MK_ENUM_CONST(31)

#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_SHIFT                      _MK_SHIFT_CONST(8)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_FIELD                      _MK_FIELD_CONST(0x1f, G2SB_CTX2_G2SBFORMAT_0_DIFMT_SHIFT)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_RANGE                      12:8
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_WOFFSET                    0x0
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_U8Y8V8Y8_OB                        _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_Y8U8Y8V8_OB                        _MK_ENUM_CONST(1)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_Y8V8Y8U8_OB                        _MK_ENUM_CONST(2)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_V8Y8U8Y8_OB                        _MK_ENUM_CONST(3)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_U8Y8V8Y8_TC                        _MK_ENUM_CONST(4)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_Y8U8Y8V8_TC                        _MK_ENUM_CONST(5)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_Y8V8Y8U8_TC                        _MK_ENUM_CONST(6)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_V8Y8U8Y8_TC                        _MK_ENUM_CONST(7)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_B5G6R5                     _MK_ENUM_CONST(8)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_RESERVED9                  _MK_ENUM_CONST(9)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_RESERVED10                 _MK_ENUM_CONST(10)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_RESERVED11                 _MK_ENUM_CONST(11)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_B5G6R5BS                   _MK_ENUM_CONST(12)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_RESERVED13                 _MK_ENUM_CONST(13)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_R8G8B8A8                   _MK_ENUM_CONST(14)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_B8G8R8A8                   _MK_ENUM_CONST(15)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_RESERVED16                 _MK_ENUM_CONST(16)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_RESERVED17                 _MK_ENUM_CONST(17)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_RESERVED18                 _MK_ENUM_CONST(18)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_RESERVED19                 _MK_ENUM_CONST(19)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_RESERVED20                 _MK_ENUM_CONST(20)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_RESERVED21                 _MK_ENUM_CONST(21)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_RESERVED22                 _MK_ENUM_CONST(22)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_RESERVED23                 _MK_ENUM_CONST(23)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_RESERVED24                 _MK_ENUM_CONST(24)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_RESERVED25                 _MK_ENUM_CONST(25)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_RESERVED26                 _MK_ENUM_CONST(26)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_RESERVED27                 _MK_ENUM_CONST(27)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_RESERVED28                 _MK_ENUM_CONST(28)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_RESERVED29                 _MK_ENUM_CONST(29)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_RESERVED30                 _MK_ENUM_CONST(30)
#define G2SB_CTX2_G2SBFORMAT_0_DIFMT_RESERVED31                 _MK_ENUM_CONST(31)

#define G2SB_CTX2_G2SBFORMAT_0_RAISEBUFFEREN_SHIFT                      _MK_SHIFT_CONST(14)
#define G2SB_CTX2_G2SBFORMAT_0_RAISEBUFFEREN_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX2_G2SBFORMAT_0_RAISEBUFFEREN_SHIFT)
#define G2SB_CTX2_G2SBFORMAT_0_RAISEBUFFEREN_RANGE                      14:14
#define G2SB_CTX2_G2SBFORMAT_0_RAISEBUFFEREN_WOFFSET                    0x0
#define G2SB_CTX2_G2SBFORMAT_0_RAISEBUFFEREN_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SBFORMAT_0_RAISEBUFFEREN_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SBFORMAT_0_RAISEBUFFEREN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SBFORMAT_0_RAISEBUFFEREN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SBFORMAT_0_RAISEBUFFEREN_DISABLE                    _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2SBFORMAT_0_RAISEBUFFEREN_ENABLE                     _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2SBFORMAT_0_RAISEFRAMEEN_SHIFT                       _MK_SHIFT_CONST(15)
#define G2SB_CTX2_G2SBFORMAT_0_RAISEFRAMEEN_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX2_G2SBFORMAT_0_RAISEFRAMEEN_SHIFT)
#define G2SB_CTX2_G2SBFORMAT_0_RAISEFRAMEEN_RANGE                       15:15
#define G2SB_CTX2_G2SBFORMAT_0_RAISEFRAMEEN_WOFFSET                     0x0
#define G2SB_CTX2_G2SBFORMAT_0_RAISEFRAMEEN_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SBFORMAT_0_RAISEFRAMEEN_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SBFORMAT_0_RAISEFRAMEEN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SBFORMAT_0_RAISEFRAMEEN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SBFORMAT_0_RAISEFRAMEEN_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2SBFORMAT_0_RAISEFRAMEEN_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2SBFORMAT_0_RAISEBUFFERVALUE_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX2_G2SBFORMAT_0_RAISEBUFFERVALUE_FIELD                   _MK_FIELD_CONST(0xff, G2SB_CTX2_G2SBFORMAT_0_RAISEBUFFERVALUE_SHIFT)
#define G2SB_CTX2_G2SBFORMAT_0_RAISEBUFFERVALUE_RANGE                   23:16
#define G2SB_CTX2_G2SBFORMAT_0_RAISEBUFFERVALUE_WOFFSET                 0x0
#define G2SB_CTX2_G2SBFORMAT_0_RAISEBUFFERVALUE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SBFORMAT_0_RAISEBUFFERVALUE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SBFORMAT_0_RAISEBUFFERVALUE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SBFORMAT_0_RAISEBUFFERVALUE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2SBFORMAT_0_RAISEFRAMEVALUE_SHIFT                    _MK_SHIFT_CONST(24)
#define G2SB_CTX2_G2SBFORMAT_0_RAISEFRAMEVALUE_FIELD                    _MK_FIELD_CONST(0xff, G2SB_CTX2_G2SBFORMAT_0_RAISEFRAMEVALUE_SHIFT)
#define G2SB_CTX2_G2SBFORMAT_0_RAISEFRAMEVALUE_RANGE                    31:24
#define G2SB_CTX2_G2SBFORMAT_0_RAISEFRAMEVALUE_WOFFSET                  0x0
#define G2SB_CTX2_G2SBFORMAT_0_RAISEFRAMEVALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SBFORMAT_0_RAISEFRAMEVALUE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SBFORMAT_0_RAISEFRAMEVALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SBFORMAT_0_RAISEFRAMEVALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2CONTROLSB_0
#define G2SB_CTX2_G2CONTROLSB_0                 _MK_ADDR_CONST(0x801d)
#define G2SB_CTX2_G2CONTROLSB_0_SECURE                  0x0
#define G2SB_CTX2_G2CONTROLSB_0_WORD_COUNT                      0x1
#define G2SB_CTX2_G2CONTROLSB_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_RESET_MASK                      _MK_MASK_CONST(0xdfffa4f8)
#define G2SB_CTX2_G2CONTROLSB_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_READ_MASK                       _MK_MASK_CONST(0xdfffa7f8)
#define G2SB_CTX2_G2CONTROLSB_0_WRITE_MASK                      _MK_MASK_CONST(0xdfffa7f8)
#define G2SB_CTX2_G2CONTROLSB_0_YUV422ROTATION_SHIFT                    _MK_SHIFT_CONST(3)
#define G2SB_CTX2_G2CONTROLSB_0_YUV422ROTATION_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLSB_0_YUV422ROTATION_SHIFT)
#define G2SB_CTX2_G2CONTROLSB_0_YUV422ROTATION_RANGE                    3:3
#define G2SB_CTX2_G2CONTROLSB_0_YUV422ROTATION_WOFFSET                  0x0
#define G2SB_CTX2_G2CONTROLSB_0_YUV422ROTATION_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_YUV422ROTATION_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLSB_0_YUV422ROTATION_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_YUV422ROTATION_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CONTROLSB_0_YUV422PLANAR_SHIFT                      _MK_SHIFT_CONST(4)
#define G2SB_CTX2_G2CONTROLSB_0_YUV422PLANAR_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLSB_0_YUV422PLANAR_SHIFT)
#define G2SB_CTX2_G2CONTROLSB_0_YUV422PLANAR_RANGE                      4:4
#define G2SB_CTX2_G2CONTROLSB_0_YUV422PLANAR_WOFFSET                    0x0
#define G2SB_CTX2_G2CONTROLSB_0_YUV422PLANAR_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_YUV422PLANAR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLSB_0_YUV422PLANAR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_YUV422PLANAR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CONTROLSB_0_IMODE_SHIFT                     _MK_SHIFT_CONST(5)
#define G2SB_CTX2_G2CONTROLSB_0_IMODE_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLSB_0_IMODE_SHIFT)
#define G2SB_CTX2_G2CONTROLSB_0_IMODE_RANGE                     5:5
#define G2SB_CTX2_G2CONTROLSB_0_IMODE_WOFFSET                   0x0
#define G2SB_CTX2_G2CONTROLSB_0_IMODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_IMODE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLSB_0_IMODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_IMODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_IMODE_MULTIPLEX                 _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLSB_0_IMODE_PLANAR                    _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2CONTROLSB_0_ENAVF_SHIFT                     _MK_SHIFT_CONST(6)
#define G2SB_CTX2_G2CONTROLSB_0_ENAVF_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLSB_0_ENAVF_SHIFT)
#define G2SB_CTX2_G2CONTROLSB_0_ENAVF_RANGE                     6:6
#define G2SB_CTX2_G2CONTROLSB_0_ENAVF_WOFFSET                   0x0
#define G2SB_CTX2_G2CONTROLSB_0_ENAVF_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_ENAVF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLSB_0_ENAVF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_ENAVF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_ENAVF_DISABLE                   _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLSB_0_ENAVF_ENABLE                    _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2CONTROLSB_0_ENAHF_SHIFT                     _MK_SHIFT_CONST(7)
#define G2SB_CTX2_G2CONTROLSB_0_ENAHF_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLSB_0_ENAHF_SHIFT)
#define G2SB_CTX2_G2CONTROLSB_0_ENAHF_RANGE                     7:7
#define G2SB_CTX2_G2CONTROLSB_0_ENAHF_WOFFSET                   0x0
#define G2SB_CTX2_G2CONTROLSB_0_ENAHF_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_ENAHF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLSB_0_ENAHF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_ENAHF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_ENAHF_DISABLE                   _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLSB_0_ENAHF_ENABLE                    _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2CONTROLSB_0_UVST_SHIFT                      _MK_SHIFT_CONST(8)
#define G2SB_CTX2_G2CONTROLSB_0_UVST_FIELD                      _MK_FIELD_CONST(0x3, G2SB_CTX2_G2CONTROLSB_0_UVST_SHIFT)
#define G2SB_CTX2_G2CONTROLSB_0_UVST_RANGE                      9:8
#define G2SB_CTX2_G2CONTROLSB_0_UVST_WOFFSET                    0x0
#define G2SB_CTX2_G2CONTROLSB_0_UVST_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_UVST_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_UVST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_UVST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_UVST_UVS2X                      _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLSB_0_UVST_UVS1X                      _MK_ENUM_CONST(1)
#define G2SB_CTX2_G2CONTROLSB_0_UVST_UVS4X                      _MK_ENUM_CONST(2)
#define G2SB_CTX2_G2CONTROLSB_0_UVST_UVS_G2UVSTRIDE                     _MK_ENUM_CONST(3)

#define G2SB_CTX2_G2CONTROLSB_0_SL_SHIFT                        _MK_SHIFT_CONST(10)
#define G2SB_CTX2_G2CONTROLSB_0_SL_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLSB_0_SL_SHIFT)
#define G2SB_CTX2_G2CONTROLSB_0_SL_RANGE                        10:10
#define G2SB_CTX2_G2CONTROLSB_0_SL_WOFFSET                      0x0
#define G2SB_CTX2_G2CONTROLSB_0_SL_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_SL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLSB_0_SL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_SL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_SL_COMMON_PAIR                  _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLSB_0_SL_DIFFERENT_PAIR                       _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2CONTROLSB_0_SISEL_SHIFT                     _MK_SHIFT_CONST(13)
#define G2SB_CTX2_G2CONTROLSB_0_SISEL_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLSB_0_SISEL_SHIFT)
#define G2SB_CTX2_G2CONTROLSB_0_SISEL_RANGE                     13:13
#define G2SB_CTX2_G2CONTROLSB_0_SISEL_WOFFSET                   0x0
#define G2SB_CTX2_G2CONTROLSB_0_SISEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_SISEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLSB_0_SISEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_SISEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_SISEL_IMAGE_BUFFER                      _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLSB_0_SISEL_HOST                      _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2CONTROLSB_0_SBLTSRC_SHIFT                   _MK_SHIFT_CONST(15)
#define G2SB_CTX2_G2CONTROLSB_0_SBLTSRC_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLSB_0_SBLTSRC_SHIFT)
#define G2SB_CTX2_G2CONTROLSB_0_SBLTSRC_RANGE                   15:15
#define G2SB_CTX2_G2CONTROLSB_0_SBLTSRC_WOFFSET                 0x0
#define G2SB_CTX2_G2CONTROLSB_0_SBLTSRC_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_SBLTSRC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLSB_0_SBLTSRC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_SBLTSRC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_SBLTSRC_CPU                     _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLSB_0_SBLTSRC_VIP                     _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2CONTROLSB_0_VFTYPE_SHIFT                    _MK_SHIFT_CONST(16)
#define G2SB_CTX2_G2CONTROLSB_0_VFTYPE_FIELD                    _MK_FIELD_CONST(0x3, G2SB_CTX2_G2CONTROLSB_0_VFTYPE_SHIFT)
#define G2SB_CTX2_G2CONTROLSB_0_VFTYPE_RANGE                    17:16
#define G2SB_CTX2_G2CONTROLSB_0_VFTYPE_WOFFSET                  0x0
#define G2SB_CTX2_G2CONTROLSB_0_VFTYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_VFTYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_CTX2_G2CONTROLSB_0_VFTYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_VFTYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_VFTYPE_INTERP                   _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLSB_0_VFTYPE_AVG25_INTERP75                   _MK_ENUM_CONST(1)
#define G2SB_CTX2_G2CONTROLSB_0_VFTYPE_AVG50_INTERP50                   _MK_ENUM_CONST(2)
#define G2SB_CTX2_G2CONTROLSB_0_VFTYPE_AVG                      _MK_ENUM_CONST(3)

#define G2SB_CTX2_G2CONTROLSB_0_VFEN_SHIFT                      _MK_SHIFT_CONST(18)
#define G2SB_CTX2_G2CONTROLSB_0_VFEN_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLSB_0_VFEN_SHIFT)
#define G2SB_CTX2_G2CONTROLSB_0_VFEN_RANGE                      18:18
#define G2SB_CTX2_G2CONTROLSB_0_VFEN_WOFFSET                    0x0
#define G2SB_CTX2_G2CONTROLSB_0_VFEN_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_VFEN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLSB_0_VFEN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_VFEN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_VFEN_DISABLE                    _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLSB_0_VFEN_ENABLE                     _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2CONTROLSB_0_DISCSC_SHIFT                    _MK_SHIFT_CONST(19)
#define G2SB_CTX2_G2CONTROLSB_0_DISCSC_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLSB_0_DISCSC_SHIFT)
#define G2SB_CTX2_G2CONTROLSB_0_DISCSC_RANGE                    19:19
#define G2SB_CTX2_G2CONTROLSB_0_DISCSC_WOFFSET                  0x0
#define G2SB_CTX2_G2CONTROLSB_0_DISCSC_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_DISCSC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLSB_0_DISCSC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_DISCSC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_DISCSC_ENABLE                   _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLSB_0_DISCSC_DISABLE                  _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2CONTROLSB_0_HFTYPE_SHIFT                    _MK_SHIFT_CONST(20)
#define G2SB_CTX2_G2CONTROLSB_0_HFTYPE_FIELD                    _MK_FIELD_CONST(0x7, G2SB_CTX2_G2CONTROLSB_0_HFTYPE_SHIFT)
#define G2SB_CTX2_G2CONTROLSB_0_HFTYPE_RANGE                    22:20
#define G2SB_CTX2_G2CONTROLSB_0_HFTYPE_WOFFSET                  0x0
#define G2SB_CTX2_G2CONTROLSB_0_HFTYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_HFTYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define G2SB_CTX2_G2CONTROLSB_0_HFTYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_HFTYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_HFTYPE_INTERP                   _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLSB_0_HFTYPE_LPF1                     _MK_ENUM_CONST(1)
#define G2SB_CTX2_G2CONTROLSB_0_HFTYPE_LPF2                     _MK_ENUM_CONST(2)
#define G2SB_CTX2_G2CONTROLSB_0_HFTYPE_LPF3                     _MK_ENUM_CONST(3)
#define G2SB_CTX2_G2CONTROLSB_0_HFTYPE_LPF4                     _MK_ENUM_CONST(4)
#define G2SB_CTX2_G2CONTROLSB_0_HFTYPE_LPF5                     _MK_ENUM_CONST(5)
#define G2SB_CTX2_G2CONTROLSB_0_HFTYPE_LPF6                     _MK_ENUM_CONST(6)
#define G2SB_CTX2_G2CONTROLSB_0_HFTYPE_DISABLE                  _MK_ENUM_CONST(7)

#define G2SB_CTX2_G2CONTROLSB_0_RANGEREDFRM_SHIFT                       _MK_SHIFT_CONST(23)
#define G2SB_CTX2_G2CONTROLSB_0_RANGEREDFRM_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLSB_0_RANGEREDFRM_SHIFT)
#define G2SB_CTX2_G2CONTROLSB_0_RANGEREDFRM_RANGE                       23:23
#define G2SB_CTX2_G2CONTROLSB_0_RANGEREDFRM_WOFFSET                     0x0
#define G2SB_CTX2_G2CONTROLSB_0_RANGEREDFRM_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_RANGEREDFRM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLSB_0_RANGEREDFRM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_RANGEREDFRM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_RANGEREDFRM_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLSB_0_RANGEREDFRM_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2CONTROLSB_0_SITYPE_SHIFT                    _MK_SHIFT_CONST(24)
#define G2SB_CTX2_G2CONTROLSB_0_SITYPE_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLSB_0_SITYPE_SHIFT)
#define G2SB_CTX2_G2CONTROLSB_0_SITYPE_RANGE                    24:24
#define G2SB_CTX2_G2CONTROLSB_0_SITYPE_WOFFSET                  0x0
#define G2SB_CTX2_G2CONTROLSB_0_SITYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_SITYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLSB_0_SITYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_SITYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_SITYPE_TOP_FIELD                        _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLSB_0_SITYPE_BOTTOM_FIELD                     _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2CONTROLSB_0_SBSEL_SHIFT                     _MK_SHIFT_CONST(25)
#define G2SB_CTX2_G2CONTROLSB_0_SBSEL_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLSB_0_SBSEL_SHIFT)
#define G2SB_CTX2_G2CONTROLSB_0_SBSEL_RANGE                     25:25
#define G2SB_CTX2_G2CONTROLSB_0_SBSEL_WOFFSET                   0x0
#define G2SB_CTX2_G2CONTROLSB_0_SBSEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_SBSEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLSB_0_SBSEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_SBSEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_SBSEL_SRC_A                     _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLSB_0_SBSEL_SRC_B                     _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2CONTROLSB_0_DBSEL_SHIFT                     _MK_SHIFT_CONST(26)
#define G2SB_CTX2_G2CONTROLSB_0_DBSEL_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLSB_0_DBSEL_SHIFT)
#define G2SB_CTX2_G2CONTROLSB_0_DBSEL_RANGE                     26:26
#define G2SB_CTX2_G2CONTROLSB_0_DBSEL_WOFFSET                   0x0
#define G2SB_CTX2_G2CONTROLSB_0_DBSEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_DBSEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLSB_0_DBSEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_DBSEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_DBSEL_DST_A                     _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLSB_0_DBSEL_DST_B                     _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2CONTROLSB_0_KEYEN_SHIFT                     _MK_SHIFT_CONST(27)
#define G2SB_CTX2_G2CONTROLSB_0_KEYEN_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLSB_0_KEYEN_SHIFT)
#define G2SB_CTX2_G2CONTROLSB_0_KEYEN_RANGE                     27:27
#define G2SB_CTX2_G2CONTROLSB_0_KEYEN_WOFFSET                   0x0
#define G2SB_CTX2_G2CONTROLSB_0_KEYEN_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_KEYEN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLSB_0_KEYEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_KEYEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_KEYEN_DISABLE                   _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLSB_0_KEYEN_ENABLE                    _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2CONTROLSB_0_KPOL_SHIFT                      _MK_SHIFT_CONST(28)
#define G2SB_CTX2_G2CONTROLSB_0_KPOL_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLSB_0_KPOL_SHIFT)
#define G2SB_CTX2_G2CONTROLSB_0_KPOL_RANGE                      28:28
#define G2SB_CTX2_G2CONTROLSB_0_KPOL_WOFFSET                    0x0
#define G2SB_CTX2_G2CONTROLSB_0_KPOL_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_KPOL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLSB_0_KPOL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_KPOL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_KPOL_WITHIN_BOUNDS                      _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLSB_0_KPOL_OUTSIDE_BOUNDS                     _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2CONTROLSB_0_ENDITH_SHIFT                    _MK_SHIFT_CONST(30)
#define G2SB_CTX2_G2CONTROLSB_0_ENDITH_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLSB_0_ENDITH_SHIFT)
#define G2SB_CTX2_G2CONTROLSB_0_ENDITH_RANGE                    30:30
#define G2SB_CTX2_G2CONTROLSB_0_ENDITH_WOFFSET                  0x0
#define G2SB_CTX2_G2CONTROLSB_0_ENDITH_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_ENDITH_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLSB_0_ENDITH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_ENDITH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_ENDITH_DISABLE                  _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLSB_0_ENDITH_ENABLE                   _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2CONTROLSB_0_DISDW_SHIFT                     _MK_SHIFT_CONST(31)
#define G2SB_CTX2_G2CONTROLSB_0_DISDW_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLSB_0_DISDW_SHIFT)
#define G2SB_CTX2_G2CONTROLSB_0_DISDW_RANGE                     31:31
#define G2SB_CTX2_G2CONTROLSB_0_DISDW_WOFFSET                   0x0
#define G2SB_CTX2_G2CONTROLSB_0_DISDW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_DISDW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLSB_0_DISDW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_DISDW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSB_0_DISDW_GOTO_IMAGE_BUFFER                 _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLSB_0_DISDW_GOTO_EPP                  _MK_ENUM_CONST(1)


// Register G2SB_CTX2_G2CONTROLSECOND_0
#define G2SB_CTX2_G2CONTROLSECOND_0                     _MK_ADDR_CONST(0x801e)
#define G2SB_CTX2_G2CONTROLSECOND_0_SECURE                      0x0
#define G2SB_CTX2_G2CONTROLSECOND_0_WORD_COUNT                  0x1
#define G2SB_CTX2_G2CONTROLSECOND_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_RESET_MASK                  _MK_MASK_CONST(0x3f61c3fe)
#define G2SB_CTX2_G2CONTROLSECOND_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_READ_MASK                   _MK_MASK_CONST(0x3f71c3fe)
#define G2SB_CTX2_G2CONTROLSECOND_0_WRITE_MASK                  _MK_MASK_CONST(0x3f71c3fe)
#define G2SB_CTX2_G2CONTROLSECOND_0_BITSWAP_SHIFT                       _MK_SHIFT_CONST(1)
#define G2SB_CTX2_G2CONTROLSECOND_0_BITSWAP_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLSECOND_0_BITSWAP_SHIFT)
#define G2SB_CTX2_G2CONTROLSECOND_0_BITSWAP_RANGE                       1:1
#define G2SB_CTX2_G2CONTROLSECOND_0_BITSWAP_WOFFSET                     0x0
#define G2SB_CTX2_G2CONTROLSECOND_0_BITSWAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_BITSWAP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLSECOND_0_BITSWAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_BITSWAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_BITSWAP_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLSECOND_0_BITSWAP_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2CONTROLSECOND_0_BEBSWAP_SHIFT                       _MK_SHIFT_CONST(2)
#define G2SB_CTX2_G2CONTROLSECOND_0_BEBSWAP_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLSECOND_0_BEBSWAP_SHIFT)
#define G2SB_CTX2_G2CONTROLSECOND_0_BEBSWAP_RANGE                       2:2
#define G2SB_CTX2_G2CONTROLSECOND_0_BEBSWAP_WOFFSET                     0x0
#define G2SB_CTX2_G2CONTROLSECOND_0_BEBSWAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_BEBSWAP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLSECOND_0_BEBSWAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_BEBSWAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_BEBSWAP_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLSECOND_0_BEBSWAP_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2CONTROLSECOND_0_BEWSWAP_SHIFT                       _MK_SHIFT_CONST(3)
#define G2SB_CTX2_G2CONTROLSECOND_0_BEWSWAP_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLSECOND_0_BEWSWAP_SHIFT)
#define G2SB_CTX2_G2CONTROLSECOND_0_BEWSWAP_RANGE                       3:3
#define G2SB_CTX2_G2CONTROLSECOND_0_BEWSWAP_WOFFSET                     0x0
#define G2SB_CTX2_G2CONTROLSECOND_0_BEWSWAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_BEWSWAP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLSECOND_0_BEWSWAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_BEWSWAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_BEWSWAP_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLSECOND_0_BEWSWAP_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2CONTROLSECOND_0_ALPTYPE_SHIFT                       _MK_SHIFT_CONST(4)
#define G2SB_CTX2_G2CONTROLSECOND_0_ALPTYPE_FIELD                       _MK_FIELD_CONST(0x1f, G2SB_CTX2_G2CONTROLSECOND_0_ALPTYPE_SHIFT)
#define G2SB_CTX2_G2CONTROLSECOND_0_ALPTYPE_RANGE                       8:4
#define G2SB_CTX2_G2CONTROLSECOND_0_ALPTYPE_WOFFSET                     0x0
#define G2SB_CTX2_G2CONTROLSECOND_0_ALPTYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_ALPTYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define G2SB_CTX2_G2CONTROLSECOND_0_ALPTYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_ALPTYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_ALPTYPE_FIX                 _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLSECOND_0_ALPTYPE_PL1BPP                      _MK_ENUM_CONST(1)
#define G2SB_CTX2_G2CONTROLSECOND_0_ALPTYPE_PL2BPP                      _MK_ENUM_CONST(2)
#define G2SB_CTX2_G2CONTROLSECOND_0_ALPTYPE_PL4BPP                      _MK_ENUM_CONST(3)
#define G2SB_CTX2_G2CONTROLSECOND_0_ALPTYPE_PL8BPP                      _MK_ENUM_CONST(4)
#define G2SB_CTX2_G2CONTROLSECOND_0_ALPTYPE_PL44BPP                     _MK_ENUM_CONST(5)
#define G2SB_CTX2_G2CONTROLSECOND_0_ALPTYPE_PLS1BPP                     _MK_ENUM_CONST(6)
#define G2SB_CTX2_G2CONTROLSECOND_0_ALPTYPE_PLS4BPPAL                   _MK_ENUM_CONST(7)
#define G2SB_CTX2_G2CONTROLSECOND_0_ALPTYPE_PLS4BPP                     _MK_ENUM_CONST(8)
#define G2SB_CTX2_G2CONTROLSECOND_0_ALPTYPE_PLS8BPP                     _MK_ENUM_CONST(9)
#define G2SB_CTX2_G2CONTROLSECOND_0_ALPTYPE_PLS8BX                      _MK_ENUM_CONST(10)
#define G2SB_CTX2_G2CONTROLSECOND_0_ALPTYPE_PLS1BPPAL                   _MK_ENUM_CONST(11)

#define G2SB_CTX2_G2CONTROLSECOND_0_ALPSRCORDST_SHIFT                   _MK_SHIFT_CONST(9)
#define G2SB_CTX2_G2CONTROLSECOND_0_ALPSRCORDST_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLSECOND_0_ALPSRCORDST_SHIFT)
#define G2SB_CTX2_G2CONTROLSECOND_0_ALPSRCORDST_RANGE                   9:9
#define G2SB_CTX2_G2CONTROLSECOND_0_ALPSRCORDST_WOFFSET                 0x0
#define G2SB_CTX2_G2CONTROLSECOND_0_ALPSRCORDST_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_ALPSRCORDST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLSECOND_0_ALPSRCORDST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_ALPSRCORDST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_ALPSRCORDST_DISABLE                 _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLSECOND_0_ALPSRCORDST_ENABLE                  _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2CONTROLSECOND_0_PXLREP_SHIFT                        _MK_SHIFT_CONST(14)
#define G2SB_CTX2_G2CONTROLSECOND_0_PXLREP_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLSECOND_0_PXLREP_SHIFT)
#define G2SB_CTX2_G2CONTROLSECOND_0_PXLREP_RANGE                        14:14
#define G2SB_CTX2_G2CONTROLSECOND_0_PXLREP_WOFFSET                      0x0
#define G2SB_CTX2_G2CONTROLSECOND_0_PXLREP_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_PXLREP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLSECOND_0_PXLREP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_PXLREP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_PXLREP_DISABLE                      _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLSECOND_0_PXLREP_ENABLE                       _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2CONTROLSECOND_0_SWAPBLT_SHIFT                       _MK_SHIFT_CONST(15)
#define G2SB_CTX2_G2CONTROLSECOND_0_SWAPBLT_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLSECOND_0_SWAPBLT_SHIFT)
#define G2SB_CTX2_G2CONTROLSECOND_0_SWAPBLT_RANGE                       15:15
#define G2SB_CTX2_G2CONTROLSECOND_0_SWAPBLT_WOFFSET                     0x0
#define G2SB_CTX2_G2CONTROLSECOND_0_SWAPBLT_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_SWAPBLT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLSECOND_0_SWAPBLT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_SWAPBLT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CONTROLSECOND_0_VCAA_SAFE_MODE_SHIFT                        _MK_SHIFT_CONST(16)
#define G2SB_CTX2_G2CONTROLSECOND_0_VCAA_SAFE_MODE_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLSECOND_0_VCAA_SAFE_MODE_SHIFT)
#define G2SB_CTX2_G2CONTROLSECOND_0_VCAA_SAFE_MODE_RANGE                        16:16
#define G2SB_CTX2_G2CONTROLSECOND_0_VCAA_SAFE_MODE_WOFFSET                      0x0
#define G2SB_CTX2_G2CONTROLSECOND_0_VCAA_SAFE_MODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_VCAA_SAFE_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLSECOND_0_VCAA_SAFE_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_VCAA_SAFE_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_VCAA_SAFE_MODE_DISABLE                      _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLSECOND_0_VCAA_SAFE_MODE_ENABLE                       _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2CONTROLSECOND_0_G2NOSTOP_SHIFT                      _MK_SHIFT_CONST(20)
#define G2SB_CTX2_G2CONTROLSECOND_0_G2NOSTOP_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLSECOND_0_G2NOSTOP_SHIFT)
#define G2SB_CTX2_G2CONTROLSECOND_0_G2NOSTOP_RANGE                      20:20
#define G2SB_CTX2_G2CONTROLSECOND_0_G2NOSTOP_WOFFSET                    0x0
#define G2SB_CTX2_G2CONTROLSECOND_0_G2NOSTOP_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_G2NOSTOP_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_G2NOSTOP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_G2NOSTOP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CONTROLSECOND_0_CLIPC_SHIFT                 _MK_SHIFT_CONST(21)
#define G2SB_CTX2_G2CONTROLSECOND_0_CLIPC_FIELD                 _MK_FIELD_CONST(0x3, G2SB_CTX2_G2CONTROLSECOND_0_CLIPC_SHIFT)
#define G2SB_CTX2_G2CONTROLSECOND_0_CLIPC_RANGE                 22:21
#define G2SB_CTX2_G2CONTROLSECOND_0_CLIPC_WOFFSET                       0x0
#define G2SB_CTX2_G2CONTROLSECOND_0_CLIPC_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_CLIPC_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define G2SB_CTX2_G2CONTROLSECOND_0_CLIPC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_CLIPC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CONTROLSECOND_0_FR_MODE_SHIFT                       _MK_SHIFT_CONST(24)
#define G2SB_CTX2_G2CONTROLSECOND_0_FR_MODE_FIELD                       _MK_FIELD_CONST(0x3, G2SB_CTX2_G2CONTROLSECOND_0_FR_MODE_SHIFT)
#define G2SB_CTX2_G2CONTROLSECOND_0_FR_MODE_RANGE                       25:24
#define G2SB_CTX2_G2CONTROLSECOND_0_FR_MODE_WOFFSET                     0x0
#define G2SB_CTX2_G2CONTROLSECOND_0_FR_MODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_FR_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define G2SB_CTX2_G2CONTROLSECOND_0_FR_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_FR_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_FR_MODE_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLSECOND_0_FR_MODE_SRC_DST_COPY                        _MK_ENUM_CONST(1)
#define G2SB_CTX2_G2CONTROLSECOND_0_FR_MODE_SQUARE                      _MK_ENUM_CONST(2)
#define G2SB_CTX2_G2CONTROLSECOND_0_FR_MODE_BLANK                       _MK_ENUM_CONST(3)

#define G2SB_CTX2_G2CONTROLSECOND_0_FR_TYPE_SHIFT                       _MK_SHIFT_CONST(26)
#define G2SB_CTX2_G2CONTROLSECOND_0_FR_TYPE_FIELD                       _MK_FIELD_CONST(0x7, G2SB_CTX2_G2CONTROLSECOND_0_FR_TYPE_SHIFT)
#define G2SB_CTX2_G2CONTROLSECOND_0_FR_TYPE_RANGE                       28:26
#define G2SB_CTX2_G2CONTROLSECOND_0_FR_TYPE_WOFFSET                     0x0
#define G2SB_CTX2_G2CONTROLSECOND_0_FR_TYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_FR_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define G2SB_CTX2_G2CONTROLSECOND_0_FR_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_FR_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_FR_TYPE_FLIP_X                      _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLSECOND_0_FR_TYPE_FLIP_Y                      _MK_ENUM_CONST(1)
#define G2SB_CTX2_G2CONTROLSECOND_0_FR_TYPE_TRANS_LR                    _MK_ENUM_CONST(2)
#define G2SB_CTX2_G2CONTROLSECOND_0_FR_TYPE_TRANS_RL                    _MK_ENUM_CONST(3)
#define G2SB_CTX2_G2CONTROLSECOND_0_FR_TYPE_ROT_90                      _MK_ENUM_CONST(4)
#define G2SB_CTX2_G2CONTROLSECOND_0_FR_TYPE_ROT_180                     _MK_ENUM_CONST(5)
#define G2SB_CTX2_G2CONTROLSECOND_0_FR_TYPE_ROT_270                     _MK_ENUM_CONST(6)
#define G2SB_CTX2_G2CONTROLSECOND_0_FR_TYPE_IDENTITY                    _MK_ENUM_CONST(7)

#define G2SB_CTX2_G2CONTROLSECOND_0_FR_READWAIT_SHIFT                   _MK_SHIFT_CONST(29)
#define G2SB_CTX2_G2CONTROLSECOND_0_FR_READWAIT_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLSECOND_0_FR_READWAIT_SHIFT)
#define G2SB_CTX2_G2CONTROLSECOND_0_FR_READWAIT_RANGE                   29:29
#define G2SB_CTX2_G2CONTROLSECOND_0_FR_READWAIT_WOFFSET                 0x0
#define G2SB_CTX2_G2CONTROLSECOND_0_FR_READWAIT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_FR_READWAIT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLSECOND_0_FR_READWAIT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_FR_READWAIT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLSECOND_0_FR_READWAIT_DISABLE                 _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLSECOND_0_FR_READWAIT_ENABLE                  _MK_ENUM_CONST(1)


// Register G2SB_CTX2_G2CONTROLMAIN_0
#define G2SB_CTX2_G2CONTROLMAIN_0                       _MK_ADDR_CONST(0x801f)
#define G2SB_CTX2_G2CONTROLMAIN_0_SECURE                        0x0
#define G2SB_CTX2_G2CONTROLMAIN_0_WORD_COUNT                    0x1
#define G2SB_CTX2_G2CONTROLMAIN_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_RESET_MASK                    _MK_MASK_CONST(0x7eccffff)
#define G2SB_CTX2_G2CONTROLMAIN_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_READ_MASK                     _MK_MASK_CONST(0x7fffffff)
#define G2SB_CTX2_G2CONTROLMAIN_0_WRITE_MASK                    _MK_MASK_CONST(0x7fffffff)
#define G2SB_CTX2_G2CONTROLMAIN_0_CMDT_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2CONTROLMAIN_0_CMDT_FIELD                    _MK_FIELD_CONST(0x3, G2SB_CTX2_G2CONTROLMAIN_0_CMDT_SHIFT)
#define G2SB_CTX2_G2CONTROLMAIN_0_CMDT_RANGE                    1:0
#define G2SB_CTX2_G2CONTROLMAIN_0_CMDT_WOFFSET                  0x0
#define G2SB_CTX2_G2CONTROLMAIN_0_CMDT_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_CMDT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_CTX2_G2CONTROLMAIN_0_CMDT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_CMDT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_CMDT_BITBLT                   _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLMAIN_0_CMDT_LINEDRAW                 _MK_ENUM_CONST(1)
#define G2SB_CTX2_G2CONTROLMAIN_0_CMDT_VCAA                     _MK_ENUM_CONST(2)
#define G2SB_CTX2_G2CONTROLMAIN_0_CMDT_RESERVED1                        _MK_ENUM_CONST(3)

#define G2SB_CTX2_G2CONTROLMAIN_0_TURBOFILL_SHIFT                       _MK_SHIFT_CONST(2)
#define G2SB_CTX2_G2CONTROLMAIN_0_TURBOFILL_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLMAIN_0_TURBOFILL_SHIFT)
#define G2SB_CTX2_G2CONTROLMAIN_0_TURBOFILL_RANGE                       2:2
#define G2SB_CTX2_G2CONTROLMAIN_0_TURBOFILL_WOFFSET                     0x0
#define G2SB_CTX2_G2CONTROLMAIN_0_TURBOFILL_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_TURBOFILL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLMAIN_0_TURBOFILL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_TURBOFILL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CONTROLMAIN_0_TEST0BIT_SHIFT                        _MK_SHIFT_CONST(3)
#define G2SB_CTX2_G2CONTROLMAIN_0_TEST0BIT_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLMAIN_0_TEST0BIT_SHIFT)
#define G2SB_CTX2_G2CONTROLMAIN_0_TEST0BIT_RANGE                        3:3
#define G2SB_CTX2_G2CONTROLMAIN_0_TEST0BIT_WOFFSET                      0x0
#define G2SB_CTX2_G2CONTROLMAIN_0_TEST0BIT_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_TEST0BIT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLMAIN_0_TEST0BIT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_TEST0BIT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_TEST0BIT_DISABLE                      _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLMAIN_0_TEST0BIT_ENABLE                       _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2CONTROLMAIN_0_FADEN_SHIFT                   _MK_SHIFT_CONST(4)
#define G2SB_CTX2_G2CONTROLMAIN_0_FADEN_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLMAIN_0_FADEN_SHIFT)
#define G2SB_CTX2_G2CONTROLMAIN_0_FADEN_RANGE                   4:4
#define G2SB_CTX2_G2CONTROLMAIN_0_FADEN_WOFFSET                 0x0
#define G2SB_CTX2_G2CONTROLMAIN_0_FADEN_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_FADEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLMAIN_0_FADEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_FADEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_FADEN_DISABLE                 _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLMAIN_0_FADEN_ENABLE                  _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2CONTROLMAIN_0_ALPEN_SHIFT                   _MK_SHIFT_CONST(5)
#define G2SB_CTX2_G2CONTROLMAIN_0_ALPEN_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLMAIN_0_ALPEN_SHIFT)
#define G2SB_CTX2_G2CONTROLMAIN_0_ALPEN_RANGE                   5:5
#define G2SB_CTX2_G2CONTROLMAIN_0_ALPEN_WOFFSET                 0x0
#define G2SB_CTX2_G2CONTROLMAIN_0_ALPEN_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_ALPEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLMAIN_0_ALPEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_ALPEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CONTROLMAIN_0_SRCSLD_SHIFT                  _MK_SHIFT_CONST(6)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCSLD_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLMAIN_0_SRCSLD_SHIFT)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCSLD_RANGE                  6:6
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCSLD_WOFFSET                        0x0
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCSLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCSLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCSLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCSLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCSLD_DISABLE                        _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCSLD_ENABLE                 _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2CONTROLMAIN_0_PATSLD_SHIFT                  _MK_SHIFT_CONST(7)
#define G2SB_CTX2_G2CONTROLMAIN_0_PATSLD_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLMAIN_0_PATSLD_SHIFT)
#define G2SB_CTX2_G2CONTROLMAIN_0_PATSLD_RANGE                  7:7
#define G2SB_CTX2_G2CONTROLMAIN_0_PATSLD_WOFFSET                        0x0
#define G2SB_CTX2_G2CONTROLMAIN_0_PATSLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_PATSLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLMAIN_0_PATSLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_PATSLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_PATSLD_DISABLE                        _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLMAIN_0_PATSLD_ENABLE                 _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2CONTROLMAIN_0_PATFL_SHIFT                   _MK_SHIFT_CONST(8)
#define G2SB_CTX2_G2CONTROLMAIN_0_PATFL_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLMAIN_0_PATFL_SHIFT)
#define G2SB_CTX2_G2CONTROLMAIN_0_PATFL_RANGE                   8:8
#define G2SB_CTX2_G2CONTROLMAIN_0_PATFL_WOFFSET                 0x0
#define G2SB_CTX2_G2CONTROLMAIN_0_PATFL_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_PATFL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLMAIN_0_PATFL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_PATFL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_PATFL_DISABLE                 _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLMAIN_0_PATFL_ENABLE                  _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2CONTROLMAIN_0_XDIR_SHIFT                    _MK_SHIFT_CONST(9)
#define G2SB_CTX2_G2CONTROLMAIN_0_XDIR_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLMAIN_0_XDIR_SHIFT)
#define G2SB_CTX2_G2CONTROLMAIN_0_XDIR_RANGE                    9:9
#define G2SB_CTX2_G2CONTROLMAIN_0_XDIR_WOFFSET                  0x0
#define G2SB_CTX2_G2CONTROLMAIN_0_XDIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_XDIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLMAIN_0_XDIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_XDIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CONTROLMAIN_0_YDIR_SHIFT                    _MK_SHIFT_CONST(10)
#define G2SB_CTX2_G2CONTROLMAIN_0_YDIR_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLMAIN_0_YDIR_SHIFT)
#define G2SB_CTX2_G2CONTROLMAIN_0_YDIR_RANGE                    10:10
#define G2SB_CTX2_G2CONTROLMAIN_0_YDIR_WOFFSET                  0x0
#define G2SB_CTX2_G2CONTROLMAIN_0_YDIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_YDIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLMAIN_0_YDIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_YDIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CONTROLMAIN_0_XYTDW_SHIFT                   _MK_SHIFT_CONST(11)
#define G2SB_CTX2_G2CONTROLMAIN_0_XYTDW_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLMAIN_0_XYTDW_SHIFT)
#define G2SB_CTX2_G2CONTROLMAIN_0_XYTDW_RANGE                   11:11
#define G2SB_CTX2_G2CONTROLMAIN_0_XYTDW_WOFFSET                 0x0
#define G2SB_CTX2_G2CONTROLMAIN_0_XYTDW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_XYTDW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLMAIN_0_XYTDW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_XYTDW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CONTROLMAIN_0_SRCPACK_SHIFT                 _MK_SHIFT_CONST(12)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCPACK_FIELD                 _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLMAIN_0_SRCPACK_SHIFT)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCPACK_RANGE                 12:12
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCPACK_WOFFSET                       0x0
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCPACK_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCPACK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCPACK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCPACK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCPACK_DISABLE                       _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCPACK_ENABLE                        _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2CONTROLMAIN_0_PATPACK_SHIFT                 _MK_SHIFT_CONST(13)
#define G2SB_CTX2_G2CONTROLMAIN_0_PATPACK_FIELD                 _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLMAIN_0_PATPACK_SHIFT)
#define G2SB_CTX2_G2CONTROLMAIN_0_PATPACK_RANGE                 13:13
#define G2SB_CTX2_G2CONTROLMAIN_0_PATPACK_WOFFSET                       0x0
#define G2SB_CTX2_G2CONTROLMAIN_0_PATPACK_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_PATPACK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLMAIN_0_PATPACK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_PATPACK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_PATPACK_DISABLE                       _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLMAIN_0_PATPACK_ENABLE                        _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2CONTROLMAIN_0_YFLIP_SHIFT                   _MK_SHIFT_CONST(14)
#define G2SB_CTX2_G2CONTROLMAIN_0_YFLIP_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLMAIN_0_YFLIP_SHIFT)
#define G2SB_CTX2_G2CONTROLMAIN_0_YFLIP_RANGE                   14:14
#define G2SB_CTX2_G2CONTROLMAIN_0_YFLIP_WOFFSET                 0x0
#define G2SB_CTX2_G2CONTROLMAIN_0_YFLIP_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_YFLIP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLMAIN_0_YFLIP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_YFLIP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_YFLIP_DSIABLE                 _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLMAIN_0_YFLIP_ENABLE                  _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2CONTROLMAIN_0_SRCSEL_SHIFT                  _MK_SHIFT_CONST(15)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCSEL_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLMAIN_0_SRCSEL_SHIFT)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCSEL_RANGE                  15:15
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCSEL_WOFFSET                        0x0
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCSEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCSEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCSEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCSEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCSEL_SCREEN                 _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCSEL_MEMORY                 _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2CONTROLMAIN_0_DSTCD_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX2_G2CONTROLMAIN_0_DSTCD_FIELD                   _MK_FIELD_CONST(0x3, G2SB_CTX2_G2CONTROLMAIN_0_DSTCD_SHIFT)
#define G2SB_CTX2_G2CONTROLMAIN_0_DSTCD_RANGE                   17:16
#define G2SB_CTX2_G2CONTROLMAIN_0_DSTCD_WOFFSET                 0x0
#define G2SB_CTX2_G2CONTROLMAIN_0_DSTCD_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_DSTCD_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_DSTCD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_DSTCD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_DSTCD_BPP8                    _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLMAIN_0_DSTCD_BPP16                   _MK_ENUM_CONST(1)
#define G2SB_CTX2_G2CONTROLMAIN_0_DSTCD_BPP32                   _MK_ENUM_CONST(2)
#define G2SB_CTX2_G2CONTROLMAIN_0_DSTCD_RESERVED3                       _MK_ENUM_CONST(3)

#define G2SB_CTX2_G2CONTROLMAIN_0_DSTT_SHIFT                    _MK_SHIFT_CONST(18)
#define G2SB_CTX2_G2CONTROLMAIN_0_DSTT_FIELD                    _MK_FIELD_CONST(0x3, G2SB_CTX2_G2CONTROLMAIN_0_DSTT_SHIFT)
#define G2SB_CTX2_G2CONTROLMAIN_0_DSTT_RANGE                    19:18
#define G2SB_CTX2_G2CONTROLMAIN_0_DSTT_WOFFSET                  0x0
#define G2SB_CTX2_G2CONTROLMAIN_0_DSTT_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_DSTT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_CTX2_G2CONTROLMAIN_0_DSTT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_DSTT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CONTROLMAIN_0_SRCCD_SHIFT                   _MK_SHIFT_CONST(20)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCCD_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLMAIN_0_SRCCD_SHIFT)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCCD_RANGE                   20:20
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCCD_WOFFSET                 0x0
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCCD_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCCD_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCCD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCCD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CONTROLMAIN_0_HLMONO_SHIFT                  _MK_SHIFT_CONST(21)
#define G2SB_CTX2_G2CONTROLMAIN_0_HLMONO_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLMAIN_0_HLMONO_SHIFT)
#define G2SB_CTX2_G2CONTROLMAIN_0_HLMONO_RANGE                  21:21
#define G2SB_CTX2_G2CONTROLMAIN_0_HLMONO_WOFFSET                        0x0
#define G2SB_CTX2_G2CONTROLMAIN_0_HLMONO_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_HLMONO_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_HLMONO_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_HLMONO_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CONTROLMAIN_0_SRCT_SHIFT                    _MK_SHIFT_CONST(22)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCT_FIELD                    _MK_FIELD_CONST(0x3, G2SB_CTX2_G2CONTROLMAIN_0_SRCT_SHIFT)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCT_RANGE                    23:22
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCT_WOFFSET                  0x0
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCT_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CONTROLMAIN_0_SRCBAS_SHIFT                  _MK_SHIFT_CONST(24)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCBAS_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLMAIN_0_SRCBAS_SHIFT)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCBAS_RANGE                  24:24
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCBAS_WOFFSET                        0x0
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCBAS_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCBAS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCBAS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCBAS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CONTROLMAIN_0_GCSW_SHIFT                    _MK_SHIFT_CONST(25)
#define G2SB_CTX2_G2CONTROLMAIN_0_GCSW_FIELD                    _MK_FIELD_CONST(0x3, G2SB_CTX2_G2CONTROLMAIN_0_GCSW_SHIFT)
#define G2SB_CTX2_G2CONTROLMAIN_0_GCSW_RANGE                    26:25
#define G2SB_CTX2_G2CONTROLMAIN_0_GCSW_WOFFSET                  0x0
#define G2SB_CTX2_G2CONTROLMAIN_0_GCSW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_GCSW_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_CTX2_G2CONTROLMAIN_0_GCSW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_GCSW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CONTROLMAIN_0_SRCDIR_SHIFT                  _MK_SHIFT_CONST(27)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCDIR_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLMAIN_0_SRCDIR_SHIFT)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCDIR_RANGE                  27:27
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCDIR_WOFFSET                        0x0
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCDIR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCDIR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCDIR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_SRCDIR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CONTROLMAIN_0_DSTDIR_SHIFT                  _MK_SHIFT_CONST(28)
#define G2SB_CTX2_G2CONTROLMAIN_0_DSTDIR_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLMAIN_0_DSTDIR_SHIFT)
#define G2SB_CTX2_G2CONTROLMAIN_0_DSTDIR_RANGE                  28:28
#define G2SB_CTX2_G2CONTROLMAIN_0_DSTDIR_WOFFSET                        0x0
#define G2SB_CTX2_G2CONTROLMAIN_0_DSTDIR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_DSTDIR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLMAIN_0_DSTDIR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_DSTDIR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CONTROLMAIN_0_DST_RD_WR_SEP_SHIFT                   _MK_SHIFT_CONST(29)
#define G2SB_CTX2_G2CONTROLMAIN_0_DST_RD_WR_SEP_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLMAIN_0_DST_RD_WR_SEP_SHIFT)
#define G2SB_CTX2_G2CONTROLMAIN_0_DST_RD_WR_SEP_RANGE                   29:29
#define G2SB_CTX2_G2CONTROLMAIN_0_DST_RD_WR_SEP_WOFFSET                 0x0
#define G2SB_CTX2_G2CONTROLMAIN_0_DST_RD_WR_SEP_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_DST_RD_WR_SEP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLMAIN_0_DST_RD_WR_SEP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_DST_RD_WR_SEP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CONTROLMAIN_0_PATSEL_SHIFT                  _MK_SHIFT_CONST(30)
#define G2SB_CTX2_G2CONTROLMAIN_0_PATSEL_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CONTROLMAIN_0_PATSEL_SHIFT)
#define G2SB_CTX2_G2CONTROLMAIN_0_PATSEL_RANGE                  30:30
#define G2SB_CTX2_G2CONTROLMAIN_0_PATSEL_WOFFSET                        0x0
#define G2SB_CTX2_G2CONTROLMAIN_0_PATSEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_PATSEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CONTROLMAIN_0_PATSEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_PATSEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CONTROLMAIN_0_PATSEL_SCREEN                 _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CONTROLMAIN_0_PATSEL_MEMORY                 _MK_ENUM_CONST(1)


// Register G2SB_CTX2_G2ROPFADE_0
#define G2SB_CTX2_G2ROPFADE_0                   _MK_ADDR_CONST(0x8020)
#define G2SB_CTX2_G2ROPFADE_0_SECURE                    0x0
#define G2SB_CTX2_G2ROPFADE_0_WORD_COUNT                        0x1
#define G2SB_CTX2_G2ROPFADE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2ROPFADE_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define G2SB_CTX2_G2ROPFADE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2ROPFADE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2ROPFADE_0_READ_MASK                         _MK_MASK_CONST(0xffff00ff)
#define G2SB_CTX2_G2ROPFADE_0_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define G2SB_CTX2_G2ROPFADE_0_ROP_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2ROPFADE_0_ROP_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX2_G2ROPFADE_0_ROP_SHIFT)
#define G2SB_CTX2_G2ROPFADE_0_ROP_RANGE                 7:0
#define G2SB_CTX2_G2ROPFADE_0_ROP_WOFFSET                       0x0
#define G2SB_CTX2_G2ROPFADE_0_ROP_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2ROPFADE_0_ROP_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define G2SB_CTX2_G2ROPFADE_0_ROP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2ROPFADE_0_ROP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2ROPFADE_0_FADCOE_SHIFT                      _MK_SHIFT_CONST(16)
#define G2SB_CTX2_G2ROPFADE_0_FADCOE_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX2_G2ROPFADE_0_FADCOE_SHIFT)
#define G2SB_CTX2_G2ROPFADE_0_FADCOE_RANGE                      23:16
#define G2SB_CTX2_G2ROPFADE_0_FADCOE_WOFFSET                    0x0
#define G2SB_CTX2_G2ROPFADE_0_FADCOE_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2ROPFADE_0_FADCOE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2ROPFADE_0_FADCOE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2ROPFADE_0_FADCOE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2ROPFADE_0_FADOFF_SHIFT                      _MK_SHIFT_CONST(24)
#define G2SB_CTX2_G2ROPFADE_0_FADOFF_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX2_G2ROPFADE_0_FADOFF_SHIFT)
#define G2SB_CTX2_G2ROPFADE_0_FADOFF_RANGE                      31:24
#define G2SB_CTX2_G2ROPFADE_0_FADOFF_WOFFSET                    0x0
#define G2SB_CTX2_G2ROPFADE_0_FADOFF_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2ROPFADE_0_FADOFF_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2ROPFADE_0_FADOFF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2ROPFADE_0_FADOFF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2ALPHABLEND_0
#define G2SB_CTX2_G2ALPHABLEND_0                        _MK_ADDR_CONST(0x8021)
#define G2SB_CTX2_G2ALPHABLEND_0_SECURE                         0x0
#define G2SB_CTX2_G2ALPHABLEND_0_WORD_COUNT                     0x1
#define G2SB_CTX2_G2ALPHABLEND_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2ALPHABLEND_0_RESET_MASK                     _MK_MASK_CONST(0x100)
#define G2SB_CTX2_G2ALPHABLEND_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2ALPHABLEND_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2ALPHABLEND_0_READ_MASK                      _MK_MASK_CONST(0xffff01ff)
#define G2SB_CTX2_G2ALPHABLEND_0_WRITE_MASK                     _MK_MASK_CONST(0xffff01ff)
#define G2SB_CTX2_G2ALPHABLEND_0_ALPHA_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2ALPHABLEND_0_ALPHA_FIELD                    _MK_FIELD_CONST(0xff, G2SB_CTX2_G2ALPHABLEND_0_ALPHA_SHIFT)
#define G2SB_CTX2_G2ALPHABLEND_0_ALPHA_RANGE                    7:0
#define G2SB_CTX2_G2ALPHABLEND_0_ALPHA_WOFFSET                  0x0
#define G2SB_CTX2_G2ALPHABLEND_0_ALPHA_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2ALPHABLEND_0_ALPHA_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2ALPHABLEND_0_ALPHA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2ALPHABLEND_0_ALPHA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2ALPHABLEND_0_ALPHAINV_SHIFT                 _MK_SHIFT_CONST(8)
#define G2SB_CTX2_G2ALPHABLEND_0_ALPHAINV_FIELD                 _MK_FIELD_CONST(0x1, G2SB_CTX2_G2ALPHABLEND_0_ALPHAINV_SHIFT)
#define G2SB_CTX2_G2ALPHABLEND_0_ALPHAINV_RANGE                 8:8
#define G2SB_CTX2_G2ALPHABLEND_0_ALPHAINV_WOFFSET                       0x0
#define G2SB_CTX2_G2ALPHABLEND_0_ALPHAINV_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2ALPHABLEND_0_ALPHAINV_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2ALPHABLEND_0_ALPHAINV_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2ALPHABLEND_0_ALPHAINV_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2ALPHABLEND_0_ALPHA0V_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_CTX2_G2ALPHABLEND_0_ALPHA0V_FIELD                  _MK_FIELD_CONST(0xff, G2SB_CTX2_G2ALPHABLEND_0_ALPHA0V_SHIFT)
#define G2SB_CTX2_G2ALPHABLEND_0_ALPHA0V_RANGE                  23:16
#define G2SB_CTX2_G2ALPHABLEND_0_ALPHA0V_WOFFSET                        0x0
#define G2SB_CTX2_G2ALPHABLEND_0_ALPHA0V_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2ALPHABLEND_0_ALPHA0V_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2ALPHABLEND_0_ALPHA0V_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2ALPHABLEND_0_ALPHA0V_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2ALPHABLEND_0_ALPHA1V_SHIFT                  _MK_SHIFT_CONST(24)
#define G2SB_CTX2_G2ALPHABLEND_0_ALPHA1V_FIELD                  _MK_FIELD_CONST(0xff, G2SB_CTX2_G2ALPHABLEND_0_ALPHA1V_SHIFT)
#define G2SB_CTX2_G2ALPHABLEND_0_ALPHA1V_RANGE                  31:24
#define G2SB_CTX2_G2ALPHABLEND_0_ALPHA1V_WOFFSET                        0x0
#define G2SB_CTX2_G2ALPHABLEND_0_ALPHA1V_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2ALPHABLEND_0_ALPHA1V_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2ALPHABLEND_0_ALPHA1V_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2ALPHABLEND_0_ALPHA1V_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2CLIPLEFTTOP_0
#define G2SB_CTX2_G2CLIPLEFTTOP_0                       _MK_ADDR_CONST(0x8022)
#define G2SB_CTX2_G2CLIPLEFTTOP_0_SECURE                        0x0
#define G2SB_CTX2_G2CLIPLEFTTOP_0_WORD_COUNT                    0x1
#define G2SB_CTX2_G2CLIPLEFTTOP_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CLIPLEFTTOP_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CLIPLEFTTOP_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CLIPLEFTTOP_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CLIPLEFTTOP_0_READ_MASK                     _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX2_G2CLIPLEFTTOP_0_WRITE_MASK                    _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX2_G2CLIPLEFTTOP_0_CLIPL_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2CLIPLEFTTOP_0_CLIPL_FIELD                   _MK_FIELD_CONST(0x7fff, G2SB_CTX2_G2CLIPLEFTTOP_0_CLIPL_SHIFT)
#define G2SB_CTX2_G2CLIPLEFTTOP_0_CLIPL_RANGE                   14:0
#define G2SB_CTX2_G2CLIPLEFTTOP_0_CLIPL_WOFFSET                 0x0
#define G2SB_CTX2_G2CLIPLEFTTOP_0_CLIPL_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CLIPLEFTTOP_0_CLIPL_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CLIPLEFTTOP_0_CLIPL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CLIPLEFTTOP_0_CLIPL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CLIPLEFTTOP_0_CLIPT_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX2_G2CLIPLEFTTOP_0_CLIPT_FIELD                   _MK_FIELD_CONST(0x7fff, G2SB_CTX2_G2CLIPLEFTTOP_0_CLIPT_SHIFT)
#define G2SB_CTX2_G2CLIPLEFTTOP_0_CLIPT_RANGE                   30:16
#define G2SB_CTX2_G2CLIPLEFTTOP_0_CLIPT_WOFFSET                 0x0
#define G2SB_CTX2_G2CLIPLEFTTOP_0_CLIPT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CLIPLEFTTOP_0_CLIPT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CLIPLEFTTOP_0_CLIPT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CLIPLEFTTOP_0_CLIPT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2CLIPRIGHTBOT_0
#define G2SB_CTX2_G2CLIPRIGHTBOT_0                      _MK_ADDR_CONST(0x8023)
#define G2SB_CTX2_G2CLIPRIGHTBOT_0_SECURE                       0x0
#define G2SB_CTX2_G2CLIPRIGHTBOT_0_WORD_COUNT                   0x1
#define G2SB_CTX2_G2CLIPRIGHTBOT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CLIPRIGHTBOT_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CLIPRIGHTBOT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CLIPRIGHTBOT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CLIPRIGHTBOT_0_READ_MASK                    _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX2_G2CLIPRIGHTBOT_0_WRITE_MASK                   _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX2_G2CLIPRIGHTBOT_0_CLIPR_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2CLIPRIGHTBOT_0_CLIPR_FIELD                  _MK_FIELD_CONST(0x7fff, G2SB_CTX2_G2CLIPRIGHTBOT_0_CLIPR_SHIFT)
#define G2SB_CTX2_G2CLIPRIGHTBOT_0_CLIPR_RANGE                  14:0
#define G2SB_CTX2_G2CLIPRIGHTBOT_0_CLIPR_WOFFSET                        0x0
#define G2SB_CTX2_G2CLIPRIGHTBOT_0_CLIPR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CLIPRIGHTBOT_0_CLIPR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CLIPRIGHTBOT_0_CLIPR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CLIPRIGHTBOT_0_CLIPR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CLIPRIGHTBOT_0_CLIPB_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_CTX2_G2CLIPRIGHTBOT_0_CLIPB_FIELD                  _MK_FIELD_CONST(0x7fff, G2SB_CTX2_G2CLIPRIGHTBOT_0_CLIPB_SHIFT)
#define G2SB_CTX2_G2CLIPRIGHTBOT_0_CLIPB_RANGE                  30:16
#define G2SB_CTX2_G2CLIPRIGHTBOT_0_CLIPB_WOFFSET                        0x0
#define G2SB_CTX2_G2CLIPRIGHTBOT_0_CLIPB_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CLIPRIGHTBOT_0_CLIPB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CLIPRIGHTBOT_0_CLIPB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CLIPRIGHTBOT_0_CLIPB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2PATPACK_0
#define G2SB_CTX2_G2PATPACK_0                   _MK_ADDR_CONST(0x8024)
#define G2SB_CTX2_G2PATPACK_0_SECURE                    0x0
#define G2SB_CTX2_G2PATPACK_0_WORD_COUNT                        0x1
#define G2SB_CTX2_G2PATPACK_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATPACK_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATPACK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATPACK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATPACK_0_READ_MASK                         _MK_MASK_CONST(0xf)
#define G2SB_CTX2_G2PATPACK_0_WRITE_MASK                        _MK_MASK_CONST(0xf)
#define G2SB_CTX2_G2PATPACK_0_PATLNGAP_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2PATPACK_0_PATLNGAP_FIELD                    _MK_FIELD_CONST(0xf, G2SB_CTX2_G2PATPACK_0_PATLNGAP_SHIFT)
#define G2SB_CTX2_G2PATPACK_0_PATLNGAP_RANGE                    3:0
#define G2SB_CTX2_G2PATPACK_0_PATLNGAP_WOFFSET                  0x0
#define G2SB_CTX2_G2PATPACK_0_PATLNGAP_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATPACK_0_PATLNGAP_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATPACK_0_PATLNGAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATPACK_0_PATLNGAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2PATPACK_SIZE_0
#define G2SB_CTX2_G2PATPACK_SIZE_0                      _MK_ADDR_CONST(0x8025)
#define G2SB_CTX2_G2PATPACK_SIZE_0_SECURE                       0x0
#define G2SB_CTX2_G2PATPACK_SIZE_0_WORD_COUNT                   0x1
#define G2SB_CTX2_G2PATPACK_SIZE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATPACK_SIZE_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATPACK_SIZE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATPACK_SIZE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATPACK_SIZE_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2PATPACK_SIZE_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2PATPACK_SIZE_0_PATMONOW_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2PATPACK_SIZE_0_PATMONOW_FIELD                       _MK_FIELD_CONST(0xffff, G2SB_CTX2_G2PATPACK_SIZE_0_PATMONOW_SHIFT)
#define G2SB_CTX2_G2PATPACK_SIZE_0_PATMONOW_RANGE                       15:0
#define G2SB_CTX2_G2PATPACK_SIZE_0_PATMONOW_WOFFSET                     0x0
#define G2SB_CTX2_G2PATPACK_SIZE_0_PATMONOW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATPACK_SIZE_0_PATMONOW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATPACK_SIZE_0_PATMONOW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATPACK_SIZE_0_PATMONOW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2PATPACK_SIZE_0_PATMONOH_SHIFT                       _MK_SHIFT_CONST(16)
#define G2SB_CTX2_G2PATPACK_SIZE_0_PATMONOH_FIELD                       _MK_FIELD_CONST(0xffff, G2SB_CTX2_G2PATPACK_SIZE_0_PATMONOH_SHIFT)
#define G2SB_CTX2_G2PATPACK_SIZE_0_PATMONOH_RANGE                       31:16
#define G2SB_CTX2_G2PATPACK_SIZE_0_PATMONOH_WOFFSET                     0x0
#define G2SB_CTX2_G2PATPACK_SIZE_0_PATMONOH_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATPACK_SIZE_0_PATMONOH_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATPACK_SIZE_0_PATMONOH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATPACK_SIZE_0_PATMONOH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2PATBA_0
#define G2SB_CTX2_G2PATBA_0                     _MK_ADDR_CONST(0x8026)
#define G2SB_CTX2_G2PATBA_0_SECURE                      0x0
#define G2SB_CTX2_G2PATBA_0_WORD_COUNT                  0x1
#define G2SB_CTX2_G2PATBA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATBA_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATBA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATBA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATBA_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2PATBA_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2PATBA_0_PATBA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2PATBA_0_PATBA_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX2_G2PATBA_0_PATBA_SHIFT)
#define G2SB_CTX2_G2PATBA_0_PATBA_RANGE                 31:0
#define G2SB_CTX2_G2PATBA_0_PATBA_WOFFSET                       0x0
#define G2SB_CTX2_G2PATBA_0_PATBA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATBA_0_PATBA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATBA_0_PATBA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATBA_0_PATBA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2PATOS_0
#define G2SB_CTX2_G2PATOS_0                     _MK_ADDR_CONST(0x8027)
#define G2SB_CTX2_G2PATOS_0_SECURE                      0x0
#define G2SB_CTX2_G2PATOS_0_WORD_COUNT                  0x1
#define G2SB_CTX2_G2PATOS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATOS_0_RESET_MASK                  _MK_MASK_CONST(0x600000)
#define G2SB_CTX2_G2PATOS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATOS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATOS_0_READ_MASK                   _MK_MASK_CONST(0xff61ffff)
#define G2SB_CTX2_G2PATOS_0_WRITE_MASK                  _MK_MASK_CONST(0xff61ffff)
#define G2SB_CTX2_G2PATOS_0_PATST_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2PATOS_0_PATST_FIELD                 _MK_FIELD_CONST(0xffff, G2SB_CTX2_G2PATOS_0_PATST_SHIFT)
#define G2SB_CTX2_G2PATOS_0_PATST_RANGE                 15:0
#define G2SB_CTX2_G2PATOS_0_PATST_WOFFSET                       0x0
#define G2SB_CTX2_G2PATOS_0_PATST_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATOS_0_PATST_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATOS_0_PATST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATOS_0_PATST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2PATOS_0_PATCD_SHIFT                 _MK_SHIFT_CONST(16)
#define G2SB_CTX2_G2PATOS_0_PATCD_FIELD                 _MK_FIELD_CONST(0x1, G2SB_CTX2_G2PATOS_0_PATCD_SHIFT)
#define G2SB_CTX2_G2PATOS_0_PATCD_RANGE                 16:16
#define G2SB_CTX2_G2PATOS_0_PATCD_WOFFSET                       0x0
#define G2SB_CTX2_G2PATOS_0_PATCD_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATOS_0_PATCD_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATOS_0_PATCD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATOS_0_PATCD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2PATOS_0_PATT_SHIFT                  _MK_SHIFT_CONST(21)
#define G2SB_CTX2_G2PATOS_0_PATT_FIELD                  _MK_FIELD_CONST(0x3, G2SB_CTX2_G2PATOS_0_PATT_SHIFT)
#define G2SB_CTX2_G2PATOS_0_PATT_RANGE                  22:21
#define G2SB_CTX2_G2PATOS_0_PATT_WOFFSET                        0x0
#define G2SB_CTX2_G2PATOS_0_PATT_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATOS_0_PATT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define G2SB_CTX2_G2PATOS_0_PATT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATOS_0_PATT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2PATOS_0_PATXO_SHIFT                 _MK_SHIFT_CONST(24)
#define G2SB_CTX2_G2PATOS_0_PATXO_FIELD                 _MK_FIELD_CONST(0xf, G2SB_CTX2_G2PATOS_0_PATXO_SHIFT)
#define G2SB_CTX2_G2PATOS_0_PATXO_RANGE                 27:24
#define G2SB_CTX2_G2PATOS_0_PATXO_WOFFSET                       0x0
#define G2SB_CTX2_G2PATOS_0_PATXO_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATOS_0_PATXO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATOS_0_PATXO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATOS_0_PATXO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2PATOS_0_PATYO_SHIFT                 _MK_SHIFT_CONST(28)
#define G2SB_CTX2_G2PATOS_0_PATYO_FIELD                 _MK_FIELD_CONST(0xf, G2SB_CTX2_G2PATOS_0_PATYO_SHIFT)
#define G2SB_CTX2_G2PATOS_0_PATYO_RANGE                 31:28
#define G2SB_CTX2_G2PATOS_0_PATYO_WOFFSET                       0x0
#define G2SB_CTX2_G2PATOS_0_PATYO_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATOS_0_PATYO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATOS_0_PATYO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATOS_0_PATYO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2PATBGC_0
#define G2SB_CTX2_G2PATBGC_0                    _MK_ADDR_CONST(0x8028)
#define G2SB_CTX2_G2PATBGC_0_SECURE                     0x0
#define G2SB_CTX2_G2PATBGC_0_WORD_COUNT                         0x1
#define G2SB_CTX2_G2PATBGC_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATBGC_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATBGC_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATBGC_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATBGC_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2PATBGC_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2PATBGC_0_PATBGC_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2PATBGC_0_PATBGC_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX2_G2PATBGC_0_PATBGC_SHIFT)
#define G2SB_CTX2_G2PATBGC_0_PATBGC_RANGE                       31:0
#define G2SB_CTX2_G2PATBGC_0_PATBGC_WOFFSET                     0x0
#define G2SB_CTX2_G2PATBGC_0_PATBGC_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATBGC_0_PATBGC_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATBGC_0_PATBGC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATBGC_0_PATBGC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2PATFGC_0
#define G2SB_CTX2_G2PATFGC_0                    _MK_ADDR_CONST(0x8029)
#define G2SB_CTX2_G2PATFGC_0_SECURE                     0x0
#define G2SB_CTX2_G2PATFGC_0_WORD_COUNT                         0x1
#define G2SB_CTX2_G2PATFGC_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATFGC_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATFGC_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATFGC_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATFGC_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2PATFGC_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2PATFGC_0_PATFGC_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2PATFGC_0_PATFGC_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX2_G2PATFGC_0_PATFGC_SHIFT)
#define G2SB_CTX2_G2PATFGC_0_PATFGC_RANGE                       31:0
#define G2SB_CTX2_G2PATFGC_0_PATFGC_WOFFSET                     0x0
#define G2SB_CTX2_G2PATFGC_0_PATFGC_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATFGC_0_PATFGC_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATFGC_0_PATFGC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATFGC_0_PATFGC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2PATKEY_0
#define G2SB_CTX2_G2PATKEY_0                    _MK_ADDR_CONST(0x802a)
#define G2SB_CTX2_G2PATKEY_0_SECURE                     0x0
#define G2SB_CTX2_G2PATKEY_0_WORD_COUNT                         0x1
#define G2SB_CTX2_G2PATKEY_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATKEY_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATKEY_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATKEY_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATKEY_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2PATKEY_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2PATKEY_0_PATKEY_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2PATKEY_0_PATKEY_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX2_G2PATKEY_0_PATKEY_SHIFT)
#define G2SB_CTX2_G2PATKEY_0_PATKEY_RANGE                       31:0
#define G2SB_CTX2_G2PATKEY_0_PATKEY_WOFFSET                     0x0
#define G2SB_CTX2_G2PATKEY_0_PATKEY_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATKEY_0_PATKEY_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATKEY_0_PATKEY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATKEY_0_PATKEY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2DSTBA_0
#define G2SB_CTX2_G2DSTBA_0                     _MK_ADDR_CONST(0x802b)
#define G2SB_CTX2_G2DSTBA_0_SECURE                      0x0
#define G2SB_CTX2_G2DSTBA_0_WORD_COUNT                  0x1
#define G2SB_CTX2_G2DSTBA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTBA_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTBA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTBA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTBA_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2DSTBA_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2DSTBA_0_DSTBA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2DSTBA_0_DSTBA_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX2_G2DSTBA_0_DSTBA_SHIFT)
#define G2SB_CTX2_G2DSTBA_0_DSTBA_RANGE                 31:0
#define G2SB_CTX2_G2DSTBA_0_DSTBA_WOFFSET                       0x0
#define G2SB_CTX2_G2DSTBA_0_DSTBA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTBA_0_DSTBA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTBA_0_DSTBA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTBA_0_DSTBA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2DSTBA_B_0
#define G2SB_CTX2_G2DSTBA_B_0                   _MK_ADDR_CONST(0x802c)
#define G2SB_CTX2_G2DSTBA_B_0_SECURE                    0x0
#define G2SB_CTX2_G2DSTBA_B_0_WORD_COUNT                        0x1
#define G2SB_CTX2_G2DSTBA_B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTBA_B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTBA_B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTBA_B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTBA_B_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2DSTBA_B_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2DSTBA_B_0_DSTBA_B_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2DSTBA_B_0_DSTBA_B_FIELD                     _MK_FIELD_CONST(0xffffffff, G2SB_CTX2_G2DSTBA_B_0_DSTBA_B_SHIFT)
#define G2SB_CTX2_G2DSTBA_B_0_DSTBA_B_RANGE                     31:0
#define G2SB_CTX2_G2DSTBA_B_0_DSTBA_B_WOFFSET                   0x0
#define G2SB_CTX2_G2DSTBA_B_0_DSTBA_B_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTBA_B_0_DSTBA_B_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTBA_B_0_DSTBA_B_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTBA_B_0_DSTBA_B_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2DSTBA_C_0
#define G2SB_CTX2_G2DSTBA_C_0                   _MK_ADDR_CONST(0x802d)
#define G2SB_CTX2_G2DSTBA_C_0_SECURE                    0x0
#define G2SB_CTX2_G2DSTBA_C_0_WORD_COUNT                        0x1
#define G2SB_CTX2_G2DSTBA_C_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTBA_C_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTBA_C_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTBA_C_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTBA_C_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2DSTBA_C_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2DSTBA_C_0_DSTBA_C_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2DSTBA_C_0_DSTBA_C_FIELD                     _MK_FIELD_CONST(0xffffffff, G2SB_CTX2_G2DSTBA_C_0_DSTBA_C_SHIFT)
#define G2SB_CTX2_G2DSTBA_C_0_DSTBA_C_RANGE                     31:0
#define G2SB_CTX2_G2DSTBA_C_0_DSTBA_C_WOFFSET                   0x0
#define G2SB_CTX2_G2DSTBA_C_0_DSTBA_C_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTBA_C_0_DSTBA_C_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTBA_C_0_DSTBA_C_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTBA_C_0_DSTBA_C_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2DSTST_0
#define G2SB_CTX2_G2DSTST_0                     _MK_ADDR_CONST(0x802e)
#define G2SB_CTX2_G2DSTST_0_SECURE                      0x0
#define G2SB_CTX2_G2DSTST_0_WORD_COUNT                  0x1
#define G2SB_CTX2_G2DSTST_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTST_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTST_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTST_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTST_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define G2SB_CTX2_G2DSTST_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define G2SB_CTX2_G2DSTST_0_DSTS_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2DSTST_0_DSTS_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX2_G2DSTST_0_DSTS_SHIFT)
#define G2SB_CTX2_G2DSTST_0_DSTS_RANGE                  15:0
#define G2SB_CTX2_G2DSTST_0_DSTS_WOFFSET                        0x0
#define G2SB_CTX2_G2DSTST_0_DSTS_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTST_0_DSTS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTST_0_DSTS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTST_0_DSTS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2SRCPACK_0
#define G2SB_CTX2_G2SRCPACK_0                   _MK_ADDR_CONST(0x802f)
#define G2SB_CTX2_G2SRCPACK_0_SECURE                    0x0
#define G2SB_CTX2_G2SRCPACK_0_WORD_COUNT                        0x1
#define G2SB_CTX2_G2SRCPACK_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCPACK_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCPACK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCPACK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCPACK_0_READ_MASK                         _MK_MASK_CONST(0xf)
#define G2SB_CTX2_G2SRCPACK_0_WRITE_MASK                        _MK_MASK_CONST(0xf)
#define G2SB_CTX2_G2SRCPACK_0_SRCLNGAP_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2SRCPACK_0_SRCLNGAP_FIELD                    _MK_FIELD_CONST(0xf, G2SB_CTX2_G2SRCPACK_0_SRCLNGAP_SHIFT)
#define G2SB_CTX2_G2SRCPACK_0_SRCLNGAP_RANGE                    3:0
#define G2SB_CTX2_G2SRCPACK_0_SRCLNGAP_WOFFSET                  0x0
#define G2SB_CTX2_G2SRCPACK_0_SRCLNGAP_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCPACK_0_SRCLNGAP_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCPACK_0_SRCLNGAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCPACK_0_SRCLNGAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2SRCPACK_SIZE_0
#define G2SB_CTX2_G2SRCPACK_SIZE_0                      _MK_ADDR_CONST(0x8030)
#define G2SB_CTX2_G2SRCPACK_SIZE_0_SECURE                       0x0
#define G2SB_CTX2_G2SRCPACK_SIZE_0_WORD_COUNT                   0x1
#define G2SB_CTX2_G2SRCPACK_SIZE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCPACK_SIZE_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCPACK_SIZE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCPACK_SIZE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCPACK_SIZE_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2SRCPACK_SIZE_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2SRCPACK_SIZE_0_SRCMONOW_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2SRCPACK_SIZE_0_SRCMONOW_FIELD                       _MK_FIELD_CONST(0xffff, G2SB_CTX2_G2SRCPACK_SIZE_0_SRCMONOW_SHIFT)
#define G2SB_CTX2_G2SRCPACK_SIZE_0_SRCMONOW_RANGE                       15:0
#define G2SB_CTX2_G2SRCPACK_SIZE_0_SRCMONOW_WOFFSET                     0x0
#define G2SB_CTX2_G2SRCPACK_SIZE_0_SRCMONOW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCPACK_SIZE_0_SRCMONOW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCPACK_SIZE_0_SRCMONOW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCPACK_SIZE_0_SRCMONOW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2SRCPACK_SIZE_0_SRCMONOH_SHIFT                       _MK_SHIFT_CONST(16)
#define G2SB_CTX2_G2SRCPACK_SIZE_0_SRCMONOH_FIELD                       _MK_FIELD_CONST(0xffff, G2SB_CTX2_G2SRCPACK_SIZE_0_SRCMONOH_SHIFT)
#define G2SB_CTX2_G2SRCPACK_SIZE_0_SRCMONOH_RANGE                       31:16
#define G2SB_CTX2_G2SRCPACK_SIZE_0_SRCMONOH_WOFFSET                     0x0
#define G2SB_CTX2_G2SRCPACK_SIZE_0_SRCMONOH_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCPACK_SIZE_0_SRCMONOH_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCPACK_SIZE_0_SRCMONOH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCPACK_SIZE_0_SRCMONOH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2SRCBA_0
#define G2SB_CTX2_G2SRCBA_0                     _MK_ADDR_CONST(0x8031)
#define G2SB_CTX2_G2SRCBA_0_SECURE                      0x0
#define G2SB_CTX2_G2SRCBA_0_WORD_COUNT                  0x1
#define G2SB_CTX2_G2SRCBA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCBA_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCBA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCBA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCBA_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2SRCBA_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2SRCBA_0_SRCBA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2SRCBA_0_SRCBA_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX2_G2SRCBA_0_SRCBA_SHIFT)
#define G2SB_CTX2_G2SRCBA_0_SRCBA_RANGE                 31:0
#define G2SB_CTX2_G2SRCBA_0_SRCBA_WOFFSET                       0x0
#define G2SB_CTX2_G2SRCBA_0_SRCBA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCBA_0_SRCBA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCBA_0_SRCBA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCBA_0_SRCBA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2SRCBA_B_0
#define G2SB_CTX2_G2SRCBA_B_0                   _MK_ADDR_CONST(0x8032)
#define G2SB_CTX2_G2SRCBA_B_0_SECURE                    0x0
#define G2SB_CTX2_G2SRCBA_B_0_WORD_COUNT                        0x1
#define G2SB_CTX2_G2SRCBA_B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCBA_B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCBA_B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCBA_B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCBA_B_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2SRCBA_B_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2SRCBA_B_0_SRCBA_B_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2SRCBA_B_0_SRCBA_B_FIELD                     _MK_FIELD_CONST(0xffffffff, G2SB_CTX2_G2SRCBA_B_0_SRCBA_B_SHIFT)
#define G2SB_CTX2_G2SRCBA_B_0_SRCBA_B_RANGE                     31:0
#define G2SB_CTX2_G2SRCBA_B_0_SRCBA_B_WOFFSET                   0x0
#define G2SB_CTX2_G2SRCBA_B_0_SRCBA_B_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCBA_B_0_SRCBA_B_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCBA_B_0_SRCBA_B_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCBA_B_0_SRCBA_B_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2SRCST_0
#define G2SB_CTX2_G2SRCST_0                     _MK_ADDR_CONST(0x8033)
#define G2SB_CTX2_G2SRCST_0_SECURE                      0x0
#define G2SB_CTX2_G2SRCST_0_WORD_COUNT                  0x1
#define G2SB_CTX2_G2SRCST_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCST_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCST_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCST_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCST_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define G2SB_CTX2_G2SRCST_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define G2SB_CTX2_G2SRCST_0_SRCS_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2SRCST_0_SRCS_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX2_G2SRCST_0_SRCS_SHIFT)
#define G2SB_CTX2_G2SRCST_0_SRCS_RANGE                  15:0
#define G2SB_CTX2_G2SRCST_0_SRCS_WOFFSET                        0x0
#define G2SB_CTX2_G2SRCST_0_SRCS_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCST_0_SRCS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCST_0_SRCS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCST_0_SRCS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2SRCBGC_0
#define G2SB_CTX2_G2SRCBGC_0                    _MK_ADDR_CONST(0x8034)
#define G2SB_CTX2_G2SRCBGC_0_SECURE                     0x0
#define G2SB_CTX2_G2SRCBGC_0_WORD_COUNT                         0x1
#define G2SB_CTX2_G2SRCBGC_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCBGC_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCBGC_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCBGC_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCBGC_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2SRCBGC_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2SRCBGC_0_SRCBGC_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2SRCBGC_0_SRCBGC_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX2_G2SRCBGC_0_SRCBGC_SHIFT)
#define G2SB_CTX2_G2SRCBGC_0_SRCBGC_RANGE                       31:0
#define G2SB_CTX2_G2SRCBGC_0_SRCBGC_WOFFSET                     0x0
#define G2SB_CTX2_G2SRCBGC_0_SRCBGC_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCBGC_0_SRCBGC_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCBGC_0_SRCBGC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCBGC_0_SRCBGC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2SRCFGC_0
#define G2SB_CTX2_G2SRCFGC_0                    _MK_ADDR_CONST(0x8035)
#define G2SB_CTX2_G2SRCFGC_0_SECURE                     0x0
#define G2SB_CTX2_G2SRCFGC_0_WORD_COUNT                         0x1
#define G2SB_CTX2_G2SRCFGC_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCFGC_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCFGC_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCFGC_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCFGC_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2SRCFGC_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2SRCFGC_0_SRCFGC_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2SRCFGC_0_SRCFGC_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX2_G2SRCFGC_0_SRCFGC_SHIFT)
#define G2SB_CTX2_G2SRCFGC_0_SRCFGC_RANGE                       31:0
#define G2SB_CTX2_G2SRCFGC_0_SRCFGC_WOFFSET                     0x0
#define G2SB_CTX2_G2SRCFGC_0_SRCFGC_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCFGC_0_SRCFGC_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCFGC_0_SRCFGC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCFGC_0_SRCFGC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2SRCKEY_0
#define G2SB_CTX2_G2SRCKEY_0                    _MK_ADDR_CONST(0x8036)
#define G2SB_CTX2_G2SRCKEY_0_SECURE                     0x0
#define G2SB_CTX2_G2SRCKEY_0_WORD_COUNT                         0x1
#define G2SB_CTX2_G2SRCKEY_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCKEY_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCKEY_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCKEY_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCKEY_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2SRCKEY_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2SRCKEY_0_SRCKEY_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2SRCKEY_0_SRCKEY_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX2_G2SRCKEY_0_SRCKEY_SHIFT)
#define G2SB_CTX2_G2SRCKEY_0_SRCKEY_RANGE                       31:0
#define G2SB_CTX2_G2SRCKEY_0_SRCKEY_WOFFSET                     0x0
#define G2SB_CTX2_G2SRCKEY_0_SRCKEY_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCKEY_0_SRCKEY_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCKEY_0_SRCKEY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCKEY_0_SRCKEY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2SRCSIZE_0
#define G2SB_CTX2_G2SRCSIZE_0                   _MK_ADDR_CONST(0x8037)
#define G2SB_CTX2_G2SRCSIZE_0_SECURE                    0x0
#define G2SB_CTX2_G2SRCSIZE_0_WORD_COUNT                        0x1
#define G2SB_CTX2_G2SRCSIZE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCSIZE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCSIZE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCSIZE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCSIZE_0_READ_MASK                         _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX2_G2SRCSIZE_0_WRITE_MASK                        _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX2_G2SRCSIZE_0_SRCWIDTH_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2SRCSIZE_0_SRCWIDTH_FIELD                    _MK_FIELD_CONST(0x7fff, G2SB_CTX2_G2SRCSIZE_0_SRCWIDTH_SHIFT)
#define G2SB_CTX2_G2SRCSIZE_0_SRCWIDTH_RANGE                    14:0
#define G2SB_CTX2_G2SRCSIZE_0_SRCWIDTH_WOFFSET                  0x0
#define G2SB_CTX2_G2SRCSIZE_0_SRCWIDTH_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCSIZE_0_SRCWIDTH_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCSIZE_0_SRCWIDTH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCSIZE_0_SRCWIDTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2SRCSIZE_0_SRCHEIGHT_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX2_G2SRCSIZE_0_SRCHEIGHT_FIELD                   _MK_FIELD_CONST(0x7fff, G2SB_CTX2_G2SRCSIZE_0_SRCHEIGHT_SHIFT)
#define G2SB_CTX2_G2SRCSIZE_0_SRCHEIGHT_RANGE                   30:16
#define G2SB_CTX2_G2SRCSIZE_0_SRCHEIGHT_WOFFSET                 0x0
#define G2SB_CTX2_G2SRCSIZE_0_SRCHEIGHT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCSIZE_0_SRCHEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCSIZE_0_SRCHEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCSIZE_0_SRCHEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2DSTSIZE_0
#define G2SB_CTX2_G2DSTSIZE_0                   _MK_ADDR_CONST(0x8038)
#define G2SB_CTX2_G2DSTSIZE_0_SECURE                    0x0
#define G2SB_CTX2_G2DSTSIZE_0_WORD_COUNT                        0x1
#define G2SB_CTX2_G2DSTSIZE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTSIZE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTSIZE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTSIZE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTSIZE_0_READ_MASK                         _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX2_G2DSTSIZE_0_WRITE_MASK                        _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX2_G2DSTSIZE_0_DSTWIDTH_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2DSTSIZE_0_DSTWIDTH_FIELD                    _MK_FIELD_CONST(0x7fff, G2SB_CTX2_G2DSTSIZE_0_DSTWIDTH_SHIFT)
#define G2SB_CTX2_G2DSTSIZE_0_DSTWIDTH_RANGE                    14:0
#define G2SB_CTX2_G2DSTSIZE_0_DSTWIDTH_WOFFSET                  0x0
#define G2SB_CTX2_G2DSTSIZE_0_DSTWIDTH_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTSIZE_0_DSTWIDTH_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTSIZE_0_DSTWIDTH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTSIZE_0_DSTWIDTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2DSTSIZE_0_DSTHEIGHT_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX2_G2DSTSIZE_0_DSTHEIGHT_FIELD                   _MK_FIELD_CONST(0x7fff, G2SB_CTX2_G2DSTSIZE_0_DSTHEIGHT_SHIFT)
#define G2SB_CTX2_G2DSTSIZE_0_DSTHEIGHT_RANGE                   30:16
#define G2SB_CTX2_G2DSTSIZE_0_DSTHEIGHT_WOFFSET                 0x0
#define G2SB_CTX2_G2DSTSIZE_0_DSTHEIGHT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTSIZE_0_DSTHEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTSIZE_0_DSTHEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTSIZE_0_DSTHEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2SRCPS_0
#define G2SB_CTX2_G2SRCPS_0                     _MK_ADDR_CONST(0x8039)
#define G2SB_CTX2_G2SRCPS_0_SECURE                      0x0
#define G2SB_CTX2_G2SRCPS_0_WORD_COUNT                  0x1
#define G2SB_CTX2_G2SRCPS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCPS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCPS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCPS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCPS_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2SRCPS_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2SRCPS_0_SRCX_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2SRCPS_0_SRCX_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX2_G2SRCPS_0_SRCX_SHIFT)
#define G2SB_CTX2_G2SRCPS_0_SRCX_RANGE                  15:0
#define G2SB_CTX2_G2SRCPS_0_SRCX_WOFFSET                        0x0
#define G2SB_CTX2_G2SRCPS_0_SRCX_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCPS_0_SRCX_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCPS_0_SRCX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCPS_0_SRCX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2SRCPS_0_SRCY_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_CTX2_G2SRCPS_0_SRCY_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX2_G2SRCPS_0_SRCY_SHIFT)
#define G2SB_CTX2_G2SRCPS_0_SRCY_RANGE                  31:16
#define G2SB_CTX2_G2SRCPS_0_SRCY_WOFFSET                        0x0
#define G2SB_CTX2_G2SRCPS_0_SRCY_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCPS_0_SRCY_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCPS_0_SRCY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCPS_0_SRCY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2DSTPS_0
#define G2SB_CTX2_G2DSTPS_0                     _MK_ADDR_CONST(0x803a)
#define G2SB_CTX2_G2DSTPS_0_SECURE                      0x0
#define G2SB_CTX2_G2DSTPS_0_WORD_COUNT                  0x1
#define G2SB_CTX2_G2DSTPS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTPS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTPS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTPS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTPS_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2DSTPS_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2DSTPS_0_DSTX_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2DSTPS_0_DSTX_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX2_G2DSTPS_0_DSTX_SHIFT)
#define G2SB_CTX2_G2DSTPS_0_DSTX_RANGE                  15:0
#define G2SB_CTX2_G2DSTPS_0_DSTX_WOFFSET                        0x0
#define G2SB_CTX2_G2DSTPS_0_DSTX_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTPS_0_DSTX_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTPS_0_DSTX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTPS_0_DSTX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2DSTPS_0_DSTY_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_CTX2_G2DSTPS_0_DSTY_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX2_G2DSTPS_0_DSTY_SHIFT)
#define G2SB_CTX2_G2DSTPS_0_DSTY_RANGE                  31:16
#define G2SB_CTX2_G2DSTPS_0_DSTY_WOFFSET                        0x0
#define G2SB_CTX2_G2DSTPS_0_DSTY_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTPS_0_DSTY_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTPS_0_DSTY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTPS_0_DSTY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2CBDES_0
#define G2SB_CTX2_G2CBDES_0                     _MK_ADDR_CONST(0x803b)
#define G2SB_CTX2_G2CBDES_0_SECURE                      0x0
#define G2SB_CTX2_G2CBDES_0_WORD_COUNT                  0x1
#define G2SB_CTX2_G2CBDES_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CBDES_0_RESET_MASK                  _MK_MASK_CONST(0x80000000)
#define G2SB_CTX2_G2CBDES_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CBDES_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CBDES_0_READ_MASK                   _MK_MASK_CONST(0xffff00ff)
#define G2SB_CTX2_G2CBDES_0_WRITE_MASK                  _MK_MASK_CONST(0xffff00ff)
#define G2SB_CTX2_G2CBDES_0_CBCOUNT_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2CBDES_0_CBCOUNT_FIELD                       _MK_FIELD_CONST(0xff, G2SB_CTX2_G2CBDES_0_CBCOUNT_SHIFT)
#define G2SB_CTX2_G2CBDES_0_CBCOUNT_RANGE                       7:0
#define G2SB_CTX2_G2CBDES_0_CBCOUNT_WOFFSET                     0x0
#define G2SB_CTX2_G2CBDES_0_CBCOUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CBDES_0_CBCOUNT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CBDES_0_CBCOUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CBDES_0_CBCOUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CBDES_0_CBLINE_SHIFT                        _MK_SHIFT_CONST(16)
#define G2SB_CTX2_G2CBDES_0_CBLINE_FIELD                        _MK_FIELD_CONST(0x7fff, G2SB_CTX2_G2CBDES_0_CBLINE_SHIFT)
#define G2SB_CTX2_G2CBDES_0_CBLINE_RANGE                        30:16
#define G2SB_CTX2_G2CBDES_0_CBLINE_WOFFSET                      0x0
#define G2SB_CTX2_G2CBDES_0_CBLINE_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CBDES_0_CBLINE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CBDES_0_CBLINE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CBDES_0_CBLINE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CBDES_0_TOPCLIP_SHIFT                       _MK_SHIFT_CONST(31)
#define G2SB_CTX2_G2CBDES_0_TOPCLIP_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX2_G2CBDES_0_TOPCLIP_SHIFT)
#define G2SB_CTX2_G2CBDES_0_TOPCLIP_RANGE                       31:31
#define G2SB_CTX2_G2CBDES_0_TOPCLIP_WOFFSET                     0x0
#define G2SB_CTX2_G2CBDES_0_TOPCLIP_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CBDES_0_TOPCLIP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2CBDES_0_TOPCLIP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CBDES_0_TOPCLIP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CBDES_0_TOPCLIP_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CBDES_0_TOPCLIP_ENABLE                      _MK_ENUM_CONST(1)


// Register G2SB_CTX2_G2CBSTRIDE_0
#define G2SB_CTX2_G2CBSTRIDE_0                  _MK_ADDR_CONST(0x803c)
#define G2SB_CTX2_G2CBSTRIDE_0_SECURE                   0x0
#define G2SB_CTX2_G2CBSTRIDE_0_WORD_COUNT                       0x1
#define G2SB_CTX2_G2CBSTRIDE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CBSTRIDE_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CBSTRIDE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CBSTRIDE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CBSTRIDE_0_READ_MASK                        _MK_MASK_CONST(0xc0ffffff)
#define G2SB_CTX2_G2CBSTRIDE_0_WRITE_MASK                       _MK_MASK_CONST(0xc0ffffff)
#define G2SB_CTX2_G2CBSTRIDE_0_CBSTRIDE_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2CBSTRIDE_0_CBSTRIDE_FIELD                   _MK_FIELD_CONST(0xffffff, G2SB_CTX2_G2CBSTRIDE_0_CBSTRIDE_SHIFT)
#define G2SB_CTX2_G2CBSTRIDE_0_CBSTRIDE_RANGE                   23:0
#define G2SB_CTX2_G2CBSTRIDE_0_CBSTRIDE_WOFFSET                 0x0
#define G2SB_CTX2_G2CBSTRIDE_0_CBSTRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CBSTRIDE_0_CBSTRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CBSTRIDE_0_CBSTRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CBSTRIDE_0_CBSTRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CBSTRIDE_0_CBUVSTRIDE_SHIFT                 _MK_SHIFT_CONST(30)
#define G2SB_CTX2_G2CBSTRIDE_0_CBUVSTRIDE_FIELD                 _MK_FIELD_CONST(0x3, G2SB_CTX2_G2CBSTRIDE_0_CBUVSTRIDE_SHIFT)
#define G2SB_CTX2_G2CBSTRIDE_0_CBUVSTRIDE_RANGE                 31:30
#define G2SB_CTX2_G2CBSTRIDE_0_CBUVSTRIDE_WOFFSET                       0x0
#define G2SB_CTX2_G2CBSTRIDE_0_CBUVSTRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CBSTRIDE_0_CBUVSTRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CBSTRIDE_0_CBUVSTRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CBSTRIDE_0_CBUVSTRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CBSTRIDE_0_CBUVSTRIDE_CBS2X                 _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2CBSTRIDE_0_CBUVSTRIDE_CBS1X                 _MK_ENUM_CONST(1)
#define G2SB_CTX2_G2CBSTRIDE_0_CBUVSTRIDE_CBS4X                 _MK_ENUM_CONST(2)


// Register G2SB_CTX2_G2LINESETTING_0
#define G2SB_CTX2_G2LINESETTING_0                       _MK_ADDR_CONST(0x803d)
#define G2SB_CTX2_G2LINESETTING_0_SECURE                        0x0
#define G2SB_CTX2_G2LINESETTING_0_WORD_COUNT                    0x1
#define G2SB_CTX2_G2LINESETTING_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINESETTING_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINESETTING_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINESETTING_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINESETTING_0_READ_MASK                     _MK_MASK_CONST(0xff1fffff)
#define G2SB_CTX2_G2LINESETTING_0_WRITE_MASK                    _MK_MASK_CONST(0xff1fffff)
#define G2SB_CTX2_G2LINESETTING_0_GAMMA_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2LINESETTING_0_GAMMA_FIELD                   _MK_FIELD_CONST(0x1fffff, G2SB_CTX2_G2LINESETTING_0_GAMMA_SHIFT)
#define G2SB_CTX2_G2LINESETTING_0_GAMMA_RANGE                   20:0
#define G2SB_CTX2_G2LINESETTING_0_GAMMA_WOFFSET                 0x0
#define G2SB_CTX2_G2LINESETTING_0_GAMMA_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINESETTING_0_GAMMA_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINESETTING_0_GAMMA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINESETTING_0_GAMMA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2LINESETTING_0_MAJOR_SHIFT                   _MK_SHIFT_CONST(24)
#define G2SB_CTX2_G2LINESETTING_0_MAJOR_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX2_G2LINESETTING_0_MAJOR_SHIFT)
#define G2SB_CTX2_G2LINESETTING_0_MAJOR_RANGE                   24:24
#define G2SB_CTX2_G2LINESETTING_0_MAJOR_WOFFSET                 0x0
#define G2SB_CTX2_G2LINESETTING_0_MAJOR_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINESETTING_0_MAJOR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINESETTING_0_MAJOR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINESETTING_0_MAJOR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINESETTING_0_MAJOR_XMAJOR                  _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2LINESETTING_0_MAJOR_YMAJOR                  _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2LINESETTING_0_LINEXDIR_SHIFT                        _MK_SHIFT_CONST(25)
#define G2SB_CTX2_G2LINESETTING_0_LINEXDIR_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX2_G2LINESETTING_0_LINEXDIR_SHIFT)
#define G2SB_CTX2_G2LINESETTING_0_LINEXDIR_RANGE                        25:25
#define G2SB_CTX2_G2LINESETTING_0_LINEXDIR_WOFFSET                      0x0
#define G2SB_CTX2_G2LINESETTING_0_LINEXDIR_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINESETTING_0_LINEXDIR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINESETTING_0_LINEXDIR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINESETTING_0_LINEXDIR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2LINESETTING_0_LINEYDIR_SHIFT                        _MK_SHIFT_CONST(26)
#define G2SB_CTX2_G2LINESETTING_0_LINEYDIR_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX2_G2LINESETTING_0_LINEYDIR_SHIFT)
#define G2SB_CTX2_G2LINESETTING_0_LINEYDIR_RANGE                        26:26
#define G2SB_CTX2_G2LINESETTING_0_LINEYDIR_WOFFSET                      0x0
#define G2SB_CTX2_G2LINESETTING_0_LINEYDIR_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINESETTING_0_LINEYDIR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINESETTING_0_LINEYDIR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINESETTING_0_LINEYDIR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2LINESETTING_0_DROPLASTP_SHIFT                       _MK_SHIFT_CONST(27)
#define G2SB_CTX2_G2LINESETTING_0_DROPLASTP_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX2_G2LINESETTING_0_DROPLASTP_SHIFT)
#define G2SB_CTX2_G2LINESETTING_0_DROPLASTP_RANGE                       27:27
#define G2SB_CTX2_G2LINESETTING_0_DROPLASTP_WOFFSET                     0x0
#define G2SB_CTX2_G2LINESETTING_0_DROPLASTP_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINESETTING_0_DROPLASTP_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINESETTING_0_DROPLASTP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINESETTING_0_DROPLASTP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2LINESETTING_0_LINEUSEOCTANT_SHIFT                   _MK_SHIFT_CONST(28)
#define G2SB_CTX2_G2LINESETTING_0_LINEUSEOCTANT_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX2_G2LINESETTING_0_LINEUSEOCTANT_SHIFT)
#define G2SB_CTX2_G2LINESETTING_0_LINEUSEOCTANT_RANGE                   28:28
#define G2SB_CTX2_G2LINESETTING_0_LINEUSEOCTANT_WOFFSET                 0x0
#define G2SB_CTX2_G2LINESETTING_0_LINEUSEOCTANT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINESETTING_0_LINEUSEOCTANT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINESETTING_0_LINEUSEOCTANT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINESETTING_0_LINEUSEOCTANT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2LINESETTING_0_OCTANTS_SHIFT                 _MK_SHIFT_CONST(29)
#define G2SB_CTX2_G2LINESETTING_0_OCTANTS_FIELD                 _MK_FIELD_CONST(0x7, G2SB_CTX2_G2LINESETTING_0_OCTANTS_SHIFT)
#define G2SB_CTX2_G2LINESETTING_0_OCTANTS_RANGE                 31:29
#define G2SB_CTX2_G2LINESETTING_0_OCTANTS_WOFFSET                       0x0
#define G2SB_CTX2_G2LINESETTING_0_OCTANTS_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINESETTING_0_OCTANTS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINESETTING_0_OCTANTS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINESETTING_0_OCTANTS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2LINEDELTAN_0
#define G2SB_CTX2_G2LINEDELTAN_0                        _MK_ADDR_CONST(0x803e)
#define G2SB_CTX2_G2LINEDELTAN_0_SECURE                         0x0
#define G2SB_CTX2_G2LINEDELTAN_0_WORD_COUNT                     0x1
#define G2SB_CTX2_G2LINEDELTAN_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINEDELTAN_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINEDELTAN_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINEDELTAN_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINEDELTAN_0_READ_MASK                      _MK_MASK_CONST(0x1fffff)
#define G2SB_CTX2_G2LINEDELTAN_0_WRITE_MASK                     _MK_MASK_CONST(0x1fffff)
#define G2SB_CTX2_G2LINEDELTAN_0_DELTAN_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2LINEDELTAN_0_DELTAN_FIELD                   _MK_FIELD_CONST(0x1fffff, G2SB_CTX2_G2LINEDELTAN_0_DELTAN_SHIFT)
#define G2SB_CTX2_G2LINEDELTAN_0_DELTAN_RANGE                   20:0
#define G2SB_CTX2_G2LINEDELTAN_0_DELTAN_WOFFSET                 0x0
#define G2SB_CTX2_G2LINEDELTAN_0_DELTAN_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINEDELTAN_0_DELTAN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINEDELTAN_0_DELTAN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINEDELTAN_0_DELTAN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2LINEDELTAM_0
#define G2SB_CTX2_G2LINEDELTAM_0                        _MK_ADDR_CONST(0x803f)
#define G2SB_CTX2_G2LINEDELTAM_0_SECURE                         0x0
#define G2SB_CTX2_G2LINEDELTAM_0_WORD_COUNT                     0x1
#define G2SB_CTX2_G2LINEDELTAM_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINEDELTAM_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINEDELTAM_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINEDELTAM_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINEDELTAM_0_READ_MASK                      _MK_MASK_CONST(0x1fffff)
#define G2SB_CTX2_G2LINEDELTAM_0_WRITE_MASK                     _MK_MASK_CONST(0x1fffff)
#define G2SB_CTX2_G2LINEDELTAM_0_DELTAM_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2LINEDELTAM_0_DELTAM_FIELD                   _MK_FIELD_CONST(0x1fffff, G2SB_CTX2_G2LINEDELTAM_0_DELTAM_SHIFT)
#define G2SB_CTX2_G2LINEDELTAM_0_DELTAM_RANGE                   20:0
#define G2SB_CTX2_G2LINEDELTAM_0_DELTAM_WOFFSET                 0x0
#define G2SB_CTX2_G2LINEDELTAM_0_DELTAM_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINEDELTAM_0_DELTAM_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINEDELTAM_0_DELTAM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINEDELTAM_0_DELTAM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2LINEPOS_0
#define G2SB_CTX2_G2LINEPOS_0                   _MK_ADDR_CONST(0x8040)
#define G2SB_CTX2_G2LINEPOS_0_SECURE                    0x0
#define G2SB_CTX2_G2LINEPOS_0_WORD_COUNT                        0x1
#define G2SB_CTX2_G2LINEPOS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINEPOS_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINEPOS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINEPOS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINEPOS_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2LINEPOS_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2LINEPOS_0_LINEXPOS_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2LINEPOS_0_LINEXPOS_FIELD                    _MK_FIELD_CONST(0xffff, G2SB_CTX2_G2LINEPOS_0_LINEXPOS_SHIFT)
#define G2SB_CTX2_G2LINEPOS_0_LINEXPOS_RANGE                    15:0
#define G2SB_CTX2_G2LINEPOS_0_LINEXPOS_WOFFSET                  0x0
#define G2SB_CTX2_G2LINEPOS_0_LINEXPOS_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINEPOS_0_LINEXPOS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINEPOS_0_LINEXPOS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINEPOS_0_LINEXPOS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2LINEPOS_0_LINEYPOS_SHIFT                    _MK_SHIFT_CONST(16)
#define G2SB_CTX2_G2LINEPOS_0_LINEYPOS_FIELD                    _MK_FIELD_CONST(0xffff, G2SB_CTX2_G2LINEPOS_0_LINEYPOS_SHIFT)
#define G2SB_CTX2_G2LINEPOS_0_LINEYPOS_RANGE                    31:16
#define G2SB_CTX2_G2LINEPOS_0_LINEYPOS_WOFFSET                  0x0
#define G2SB_CTX2_G2LINEPOS_0_LINEYPOS_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINEPOS_0_LINEYPOS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINEPOS_0_LINEYPOS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINEPOS_0_LINEYPOS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2LINELEN_0
#define G2SB_CTX2_G2LINELEN_0                   _MK_ADDR_CONST(0x8041)
#define G2SB_CTX2_G2LINELEN_0_SECURE                    0x0
#define G2SB_CTX2_G2LINELEN_0_WORD_COUNT                        0x1
#define G2SB_CTX2_G2LINELEN_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINELEN_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINELEN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINELEN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINELEN_0_READ_MASK                         _MK_MASK_CONST(0x7fff)
#define G2SB_CTX2_G2LINELEN_0_WRITE_MASK                        _MK_MASK_CONST(0x7fff)
#define G2SB_CTX2_G2LINELEN_0_LINELEN_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2LINELEN_0_LINELEN_FIELD                     _MK_FIELD_CONST(0x7fff, G2SB_CTX2_G2LINELEN_0_LINELEN_SHIFT)
#define G2SB_CTX2_G2LINELEN_0_LINELEN_RANGE                     14:0
#define G2SB_CTX2_G2LINELEN_0_LINELEN_WOFFSET                   0x0
#define G2SB_CTX2_G2LINELEN_0_LINELEN_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINELEN_0_LINELEN_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINELEN_0_LINELEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2LINELEN_0_LINELEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2CSCFOURTH_0
#define G2SB_CTX2_G2CSCFOURTH_0                 _MK_ADDR_CONST(0x8042)
#define G2SB_CTX2_G2CSCFOURTH_0_SECURE                  0x0
#define G2SB_CTX2_G2CSCFOURTH_0_WORD_COUNT                      0x1
#define G2SB_CTX2_G2CSCFOURTH_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCFOURTH_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCFOURTH_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCFOURTH_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCFOURTH_0_READ_MASK                       _MK_MASK_CONST(0x1ff01ff)
#define G2SB_CTX2_G2CSCFOURTH_0_WRITE_MASK                      _MK_MASK_CONST(0x1ff01ff)
#define G2SB_CTX2_G2CSCFOURTH_0_G2U_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2CSCFOURTH_0_G2U_FIELD                       _MK_FIELD_CONST(0x1ff, G2SB_CTX2_G2CSCFOURTH_0_G2U_SHIFT)
#define G2SB_CTX2_G2CSCFOURTH_0_G2U_RANGE                       8:0
#define G2SB_CTX2_G2CSCFOURTH_0_G2U_WOFFSET                     0x0
#define G2SB_CTX2_G2CSCFOURTH_0_G2U_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCFOURTH_0_G2U_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCFOURTH_0_G2U_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCFOURTH_0_G2U_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX2_G2CSCFOURTH_0_G2V_SHIFT                       _MK_SHIFT_CONST(16)
#define G2SB_CTX2_G2CSCFOURTH_0_G2V_FIELD                       _MK_FIELD_CONST(0x1ff, G2SB_CTX2_G2CSCFOURTH_0_G2V_SHIFT)
#define G2SB_CTX2_G2CSCFOURTH_0_G2V_RANGE                       24:16
#define G2SB_CTX2_G2CSCFOURTH_0_G2V_WOFFSET                     0x0
#define G2SB_CTX2_G2CSCFOURTH_0_G2V_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCFOURTH_0_G2V_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCFOURTH_0_G2V_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CSCFOURTH_0_G2V_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2SRCST_B_0
#define G2SB_CTX2_G2SRCST_B_0                   _MK_ADDR_CONST(0x8043)
#define G2SB_CTX2_G2SRCST_B_0_SECURE                    0x0
#define G2SB_CTX2_G2SRCST_B_0_WORD_COUNT                        0x1
#define G2SB_CTX2_G2SRCST_B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCST_B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCST_B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCST_B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCST_B_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define G2SB_CTX2_G2SRCST_B_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX2_G2SRCST_B_0_SRCS_B_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2SRCST_B_0_SRCS_B_FIELD                      _MK_FIELD_CONST(0xffff, G2SB_CTX2_G2SRCST_B_0_SRCS_B_SHIFT)
#define G2SB_CTX2_G2SRCST_B_0_SRCS_B_RANGE                      15:0
#define G2SB_CTX2_G2SRCST_B_0_SRCS_B_WOFFSET                    0x0
#define G2SB_CTX2_G2SRCST_B_0_SRCS_B_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCST_B_0_SRCS_B_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCST_B_0_SRCS_B_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCST_B_0_SRCS_B_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2UVSTRIDE_0
#define G2SB_CTX2_G2UVSTRIDE_0                  _MK_ADDR_CONST(0x8044)
#define G2SB_CTX2_G2UVSTRIDE_0_SECURE                   0x0
#define G2SB_CTX2_G2UVSTRIDE_0_WORD_COUNT                       0x1
#define G2SB_CTX2_G2UVSTRIDE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2UVSTRIDE_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2UVSTRIDE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2UVSTRIDE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2UVSTRIDE_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX2_G2UVSTRIDE_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX2_G2UVSTRIDE_0_UVSTRIDE_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2UVSTRIDE_0_UVSTRIDE_FIELD                   _MK_FIELD_CONST(0xffff, G2SB_CTX2_G2UVSTRIDE_0_UVSTRIDE_SHIFT)
#define G2SB_CTX2_G2UVSTRIDE_0_UVSTRIDE_RANGE                   15:0
#define G2SB_CTX2_G2UVSTRIDE_0_UVSTRIDE_WOFFSET                 0x0
#define G2SB_CTX2_G2UVSTRIDE_0_UVSTRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2UVSTRIDE_0_UVSTRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2UVSTRIDE_0_UVSTRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2UVSTRIDE_0_UVSTRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2CBDES2_0
#define G2SB_CTX2_G2CBDES2_0                    _MK_ADDR_CONST(0x8045)
#define G2SB_CTX2_G2CBDES2_0_SECURE                     0x0
#define G2SB_CTX2_G2CBDES2_0_WORD_COUNT                         0x1
#define G2SB_CTX2_G2CBDES2_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CBDES2_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CBDES2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CBDES2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CBDES2_0_READ_MASK                  _MK_MASK_CONST(0x7fff)
#define G2SB_CTX2_G2CBDES2_0_WRITE_MASK                         _MK_MASK_CONST(0x7fff)
#define G2SB_CTX2_G2CBDES2_0_TOP_CBLINE_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2CBDES2_0_TOP_CBLINE_FIELD                   _MK_FIELD_CONST(0x7fff, G2SB_CTX2_G2CBDES2_0_TOP_CBLINE_SHIFT)
#define G2SB_CTX2_G2CBDES2_0_TOP_CBLINE_RANGE                   14:0
#define G2SB_CTX2_G2CBDES2_0_TOP_CBLINE_WOFFSET                 0x0
#define G2SB_CTX2_G2CBDES2_0_TOP_CBLINE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CBDES2_0_TOP_CBLINE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CBDES2_0_TOP_CBLINE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2CBDES2_0_TOP_CBLINE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2TILEMODE_0
#define G2SB_CTX2_G2TILEMODE_0                  _MK_ADDR_CONST(0x8046)
#define G2SB_CTX2_G2TILEMODE_0_SECURE                   0x0
#define G2SB_CTX2_G2TILEMODE_0_WORD_COUNT                       0x1
#define G2SB_CTX2_G2TILEMODE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TILEMODE_0_RESET_MASK                       _MK_MASK_CONST(0x111111)
#define G2SB_CTX2_G2TILEMODE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TILEMODE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TILEMODE_0_READ_MASK                        _MK_MASK_CONST(0x111111)
#define G2SB_CTX2_G2TILEMODE_0_WRITE_MASK                       _MK_MASK_CONST(0x111111)
#define G2SB_CTX2_G2TILEMODE_0_SRC_Y_TILE_MODE_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2TILEMODE_0_SRC_Y_TILE_MODE_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX2_G2TILEMODE_0_SRC_Y_TILE_MODE_SHIFT)
#define G2SB_CTX2_G2TILEMODE_0_SRC_Y_TILE_MODE_RANGE                    0:0
#define G2SB_CTX2_G2TILEMODE_0_SRC_Y_TILE_MODE_WOFFSET                  0x0
#define G2SB_CTX2_G2TILEMODE_0_SRC_Y_TILE_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TILEMODE_0_SRC_Y_TILE_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2TILEMODE_0_SRC_Y_TILE_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TILEMODE_0_SRC_Y_TILE_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TILEMODE_0_SRC_Y_TILE_MODE_LINEAR                   _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2TILEMODE_0_SRC_Y_TILE_MODE_TILED                    _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2TILEMODE_0_SRC_UV_TILE_MODE_SHIFT                   _MK_SHIFT_CONST(4)
#define G2SB_CTX2_G2TILEMODE_0_SRC_UV_TILE_MODE_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX2_G2TILEMODE_0_SRC_UV_TILE_MODE_SHIFT)
#define G2SB_CTX2_G2TILEMODE_0_SRC_UV_TILE_MODE_RANGE                   4:4
#define G2SB_CTX2_G2TILEMODE_0_SRC_UV_TILE_MODE_WOFFSET                 0x0
#define G2SB_CTX2_G2TILEMODE_0_SRC_UV_TILE_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TILEMODE_0_SRC_UV_TILE_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2TILEMODE_0_SRC_UV_TILE_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TILEMODE_0_SRC_UV_TILE_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TILEMODE_0_SRC_UV_TILE_MODE_LINEAR                  _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2TILEMODE_0_SRC_UV_TILE_MODE_TILED                   _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2TILEMODE_0_PAT_Y_TILE_MODE_SHIFT                    _MK_SHIFT_CONST(8)
#define G2SB_CTX2_G2TILEMODE_0_PAT_Y_TILE_MODE_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX2_G2TILEMODE_0_PAT_Y_TILE_MODE_SHIFT)
#define G2SB_CTX2_G2TILEMODE_0_PAT_Y_TILE_MODE_RANGE                    8:8
#define G2SB_CTX2_G2TILEMODE_0_PAT_Y_TILE_MODE_WOFFSET                  0x0
#define G2SB_CTX2_G2TILEMODE_0_PAT_Y_TILE_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TILEMODE_0_PAT_Y_TILE_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2TILEMODE_0_PAT_Y_TILE_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TILEMODE_0_PAT_Y_TILE_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TILEMODE_0_PAT_Y_TILE_MODE_LINEAR                   _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2TILEMODE_0_PAT_Y_TILE_MODE_TILED                    _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2TILEMODE_0_PAT_UV_TILE_MODE_SHIFT                   _MK_SHIFT_CONST(12)
#define G2SB_CTX2_G2TILEMODE_0_PAT_UV_TILE_MODE_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX2_G2TILEMODE_0_PAT_UV_TILE_MODE_SHIFT)
#define G2SB_CTX2_G2TILEMODE_0_PAT_UV_TILE_MODE_RANGE                   12:12
#define G2SB_CTX2_G2TILEMODE_0_PAT_UV_TILE_MODE_WOFFSET                 0x0
#define G2SB_CTX2_G2TILEMODE_0_PAT_UV_TILE_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TILEMODE_0_PAT_UV_TILE_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2TILEMODE_0_PAT_UV_TILE_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TILEMODE_0_PAT_UV_TILE_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TILEMODE_0_PAT_UV_TILE_MODE_LINEAR                  _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2TILEMODE_0_PAT_UV_TILE_MODE_TILED                   _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2TILEMODE_0_DST_RD_TILE_MODE_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX2_G2TILEMODE_0_DST_RD_TILE_MODE_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX2_G2TILEMODE_0_DST_RD_TILE_MODE_SHIFT)
#define G2SB_CTX2_G2TILEMODE_0_DST_RD_TILE_MODE_RANGE                   16:16
#define G2SB_CTX2_G2TILEMODE_0_DST_RD_TILE_MODE_WOFFSET                 0x0
#define G2SB_CTX2_G2TILEMODE_0_DST_RD_TILE_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TILEMODE_0_DST_RD_TILE_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2TILEMODE_0_DST_RD_TILE_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TILEMODE_0_DST_RD_TILE_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TILEMODE_0_DST_RD_TILE_MODE_LINEAR                  _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2TILEMODE_0_DST_RD_TILE_MODE_TILED                   _MK_ENUM_CONST(1)

#define G2SB_CTX2_G2TILEMODE_0_DST_WR_TILE_MODE_SHIFT                   _MK_SHIFT_CONST(20)
#define G2SB_CTX2_G2TILEMODE_0_DST_WR_TILE_MODE_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX2_G2TILEMODE_0_DST_WR_TILE_MODE_SHIFT)
#define G2SB_CTX2_G2TILEMODE_0_DST_WR_TILE_MODE_RANGE                   20:20
#define G2SB_CTX2_G2TILEMODE_0_DST_WR_TILE_MODE_WOFFSET                 0x0
#define G2SB_CTX2_G2TILEMODE_0_DST_WR_TILE_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TILEMODE_0_DST_WR_TILE_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX2_G2TILEMODE_0_DST_WR_TILE_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TILEMODE_0_DST_WR_TILE_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2TILEMODE_0_DST_WR_TILE_MODE_LINEAR                  _MK_ENUM_CONST(0)
#define G2SB_CTX2_G2TILEMODE_0_DST_WR_TILE_MODE_TILED                   _MK_ENUM_CONST(1)


// Register G2SB_CTX2_G2PATBASE_0
#define G2SB_CTX2_G2PATBASE_0                   _MK_ADDR_CONST(0x8047)
#define G2SB_CTX2_G2PATBASE_0_SECURE                    0x0
#define G2SB_CTX2_G2PATBASE_0_WORD_COUNT                        0x1
#define G2SB_CTX2_G2PATBASE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATBASE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATBASE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATBASE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATBASE_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2PATBASE_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2PATBASE_0_PAT_BASE_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2PATBASE_0_PAT_BASE_FIELD                    _MK_FIELD_CONST(0xffffffff, G2SB_CTX2_G2PATBASE_0_PAT_BASE_SHIFT)
#define G2SB_CTX2_G2PATBASE_0_PAT_BASE_RANGE                    31:0
#define G2SB_CTX2_G2PATBASE_0_PAT_BASE_WOFFSET                  0x0
#define G2SB_CTX2_G2PATBASE_0_PAT_BASE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATBASE_0_PAT_BASE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATBASE_0_PAT_BASE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2PATBASE_0_PAT_BASE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2SRCBA_SB_SURFBASE_0
#define G2SB_CTX2_G2SRCBA_SB_SURFBASE_0                 _MK_ADDR_CONST(0x8048)
#define G2SB_CTX2_G2SRCBA_SB_SURFBASE_0_SECURE                  0x0
#define G2SB_CTX2_G2SRCBA_SB_SURFBASE_0_WORD_COUNT                      0x1
#define G2SB_CTX2_G2SRCBA_SB_SURFBASE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCBA_SB_SURFBASE_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCBA_SB_SURFBASE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCBA_SB_SURFBASE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCBA_SB_SURFBASE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2SRCBA_SB_SURFBASE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_FIELD                  _MK_FIELD_CONST(0xffffffff, G2SB_CTX2_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_SHIFT)
#define G2SB_CTX2_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_RANGE                  31:0
#define G2SB_CTX2_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_WOFFSET                        0x0
#define G2SB_CTX2_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2DSTBA_SB_SURFBASE_0
#define G2SB_CTX2_G2DSTBA_SB_SURFBASE_0                 _MK_ADDR_CONST(0x8049)
#define G2SB_CTX2_G2DSTBA_SB_SURFBASE_0_SECURE                  0x0
#define G2SB_CTX2_G2DSTBA_SB_SURFBASE_0_WORD_COUNT                      0x1
#define G2SB_CTX2_G2DSTBA_SB_SURFBASE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTBA_SB_SURFBASE_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTBA_SB_SURFBASE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTBA_SB_SURFBASE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTBA_SB_SURFBASE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2DSTBA_SB_SURFBASE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2DSTBA_SB_SURFBASE_0_DST_ADDR_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2DSTBA_SB_SURFBASE_0_DST_ADDR_FIELD                  _MK_FIELD_CONST(0xffffffff, G2SB_CTX2_G2DSTBA_SB_SURFBASE_0_DST_ADDR_SHIFT)
#define G2SB_CTX2_G2DSTBA_SB_SURFBASE_0_DST_ADDR_RANGE                  31:0
#define G2SB_CTX2_G2DSTBA_SB_SURFBASE_0_DST_ADDR_WOFFSET                        0x0
#define G2SB_CTX2_G2DSTBA_SB_SURFBASE_0_DST_ADDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTBA_SB_SURFBASE_0_DST_ADDR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTBA_SB_SURFBASE_0_DST_ADDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTBA_SB_SURFBASE_0_DST_ADDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2DSTBA_B_SB_SURFBASE_0
#define G2SB_CTX2_G2DSTBA_B_SB_SURFBASE_0                       _MK_ADDR_CONST(0x804a)
#define G2SB_CTX2_G2DSTBA_B_SB_SURFBASE_0_SECURE                        0x0
#define G2SB_CTX2_G2DSTBA_B_SB_SURFBASE_0_WORD_COUNT                    0x1
#define G2SB_CTX2_G2DSTBA_B_SB_SURFBASE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTBA_B_SB_SURFBASE_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTBA_B_SB_SURFBASE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTBA_B_SB_SURFBASE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTBA_B_SB_SURFBASE_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2DSTBA_B_SB_SURFBASE_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_FIELD                      _MK_FIELD_CONST(0xffffffff, G2SB_CTX2_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_SHIFT)
#define G2SB_CTX2_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_RANGE                      31:0
#define G2SB_CTX2_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_WOFFSET                    0x0
#define G2SB_CTX2_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2VBA_A_SB_SURFBASE_0
#define G2SB_CTX2_G2VBA_A_SB_SURFBASE_0                 _MK_ADDR_CONST(0x804b)
#define G2SB_CTX2_G2VBA_A_SB_SURFBASE_0_SECURE                  0x0
#define G2SB_CTX2_G2VBA_A_SB_SURFBASE_0_WORD_COUNT                      0x1
#define G2SB_CTX2_G2VBA_A_SB_SURFBASE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2VBA_A_SB_SURFBASE_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2VBA_A_SB_SURFBASE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2VBA_A_SB_SURFBASE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2VBA_A_SB_SURFBASE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2VBA_A_SB_SURFBASE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2VBA_A_SB_SURFBASE_0_V_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2VBA_A_SB_SURFBASE_0_V_ADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, G2SB_CTX2_G2VBA_A_SB_SURFBASE_0_V_ADDR_SHIFT)
#define G2SB_CTX2_G2VBA_A_SB_SURFBASE_0_V_ADDR_RANGE                    31:0
#define G2SB_CTX2_G2VBA_A_SB_SURFBASE_0_V_ADDR_WOFFSET                  0x0
#define G2SB_CTX2_G2VBA_A_SB_SURFBASE_0_V_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2VBA_A_SB_SURFBASE_0_V_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2VBA_A_SB_SURFBASE_0_V_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2VBA_A_SB_SURFBASE_0_V_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX2_G2UBA_A_SB_SURFBASE_0
#define G2SB_CTX2_G2UBA_A_SB_SURFBASE_0                 _MK_ADDR_CONST(0x804c)
#define G2SB_CTX2_G2UBA_A_SB_SURFBASE_0_SECURE                  0x0
#define G2SB_CTX2_G2UBA_A_SB_SURFBASE_0_WORD_COUNT                      0x1
#define G2SB_CTX2_G2UBA_A_SB_SURFBASE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2UBA_A_SB_SURFBASE_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2UBA_A_SB_SURFBASE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2UBA_A_SB_SURFBASE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2UBA_A_SB_SURFBASE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2UBA_A_SB_SURFBASE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX2_G2UBA_A_SB_SURFBASE_0_U_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX2_G2UBA_A_SB_SURFBASE_0_U_ADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, G2SB_CTX2_G2UBA_A_SB_SURFBASE_0_U_ADDR_SHIFT)
#define G2SB_CTX2_G2UBA_A_SB_SURFBASE_0_U_ADDR_RANGE                    31:0
#define G2SB_CTX2_G2UBA_A_SB_SURFBASE_0_U_ADDR_WOFFSET                  0x0
#define G2SB_CTX2_G2UBA_A_SB_SURFBASE_0_U_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2UBA_A_SB_SURFBASE_0_U_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2UBA_A_SB_SURFBASE_0_U_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX2_G2UBA_A_SB_SURFBASE_0_U_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_INCR_SYNCPT_0
#define G2SB_CTX3_INCR_SYNCPT_0                 _MK_ADDR_CONST(0x1000)
#define G2SB_CTX3_INCR_SYNCPT_0_SECURE                  0x0
#define G2SB_CTX3_INCR_SYNCPT_0_WORD_COUNT                      0x1
#define G2SB_CTX3_INCR_SYNCPT_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_INCR_SYNCPT_0_RESET_MASK                      _MK_MASK_CONST(0xffff)
#define G2SB_CTX3_INCR_SYNCPT_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_INCR_SYNCPT_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_INCR_SYNCPT_0_READ_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX3_INCR_SYNCPT_0_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define G2SB_CTX3_INCR_SYNCPT_0_COND_SHIFT                      _MK_SHIFT_CONST(8)
#define G2SB_CTX3_INCR_SYNCPT_0_COND_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX3_INCR_SYNCPT_0_COND_SHIFT)
#define G2SB_CTX3_INCR_SYNCPT_0_COND_RANGE                      15:8
#define G2SB_CTX3_INCR_SYNCPT_0_COND_WOFFSET                    0x0
#define G2SB_CTX3_INCR_SYNCPT_0_COND_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_INCR_SYNCPT_0_COND_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define G2SB_CTX3_INCR_SYNCPT_0_COND_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_INCR_SYNCPT_0_COND_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_INCR_SYNCPT_0_COND_IMMEDIATE                  _MK_ENUM_CONST(0)
#define G2SB_CTX3_INCR_SYNCPT_0_COND_OP_DONE                    _MK_ENUM_CONST(1)
#define G2SB_CTX3_INCR_SYNCPT_0_COND_RD_DONE                    _MK_ENUM_CONST(2)
#define G2SB_CTX3_INCR_SYNCPT_0_COND_REG_WR_SAFE                        _MK_ENUM_CONST(3)
#define G2SB_CTX3_INCR_SYNCPT_0_COND_COND_4                     _MK_ENUM_CONST(4)
#define G2SB_CTX3_INCR_SYNCPT_0_COND_COND_5                     _MK_ENUM_CONST(5)
#define G2SB_CTX3_INCR_SYNCPT_0_COND_COND_6                     _MK_ENUM_CONST(6)
#define G2SB_CTX3_INCR_SYNCPT_0_COND_COND_7                     _MK_ENUM_CONST(7)
#define G2SB_CTX3_INCR_SYNCPT_0_COND_COND_8                     _MK_ENUM_CONST(8)
#define G2SB_CTX3_INCR_SYNCPT_0_COND_COND_9                     _MK_ENUM_CONST(9)
#define G2SB_CTX3_INCR_SYNCPT_0_COND_COND_10                    _MK_ENUM_CONST(10)
#define G2SB_CTX3_INCR_SYNCPT_0_COND_COND_11                    _MK_ENUM_CONST(11)
#define G2SB_CTX3_INCR_SYNCPT_0_COND_COND_12                    _MK_ENUM_CONST(12)
#define G2SB_CTX3_INCR_SYNCPT_0_COND_COND_13                    _MK_ENUM_CONST(13)
#define G2SB_CTX3_INCR_SYNCPT_0_COND_COND_14                    _MK_ENUM_CONST(14)
#define G2SB_CTX3_INCR_SYNCPT_0_COND_COND_15                    _MK_ENUM_CONST(15)

#define G2SB_CTX3_INCR_SYNCPT_0_INDX_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX3_INCR_SYNCPT_0_INDX_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX3_INCR_SYNCPT_0_INDX_SHIFT)
#define G2SB_CTX3_INCR_SYNCPT_0_INDX_RANGE                      7:0
#define G2SB_CTX3_INCR_SYNCPT_0_INDX_WOFFSET                    0x0
#define G2SB_CTX3_INCR_SYNCPT_0_INDX_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_INCR_SYNCPT_0_INDX_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define G2SB_CTX3_INCR_SYNCPT_0_INDX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_INCR_SYNCPT_0_INDX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_INCR_SYNCPT_CNTRL_0
#define G2SB_CTX3_INCR_SYNCPT_CNTRL_0                   _MK_ADDR_CONST(0x1001)
#define G2SB_CTX3_INCR_SYNCPT_CNTRL_0_SECURE                    0x0
#define G2SB_CTX3_INCR_SYNCPT_CNTRL_0_WORD_COUNT                        0x1
#define G2SB_CTX3_INCR_SYNCPT_CNTRL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_INCR_SYNCPT_CNTRL_0_RESET_MASK                        _MK_MASK_CONST(0x101)
#define G2SB_CTX3_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_INCR_SYNCPT_CNTRL_0_READ_MASK                         _MK_MASK_CONST(0x101)
#define G2SB_CTX3_INCR_SYNCPT_CNTRL_0_WRITE_MASK                        _MK_MASK_CONST(0x101)
#define G2SB_CTX3_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SHIFT                        _MK_SHIFT_CONST(8)
#define G2SB_CTX3_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX3_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SHIFT)
#define G2SB_CTX3_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_RANGE                        8:8
#define G2SB_CTX3_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_WOFFSET                      0x0
#define G2SB_CTX3_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_CTX3_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX3_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX3_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX3_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SHIFT)
#define G2SB_CTX3_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_RANGE                      0:0
#define G2SB_CTX3_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_WOFFSET                    0x0
#define G2SB_CTX3_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define G2SB_CTX3_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_INCR_SYNCPT_ERROR_0
#define G2SB_CTX3_INCR_SYNCPT_ERROR_0                   _MK_ADDR_CONST(0x1002)
#define G2SB_CTX3_INCR_SYNCPT_ERROR_0_SECURE                    0x0
#define G2SB_CTX3_INCR_SYNCPT_ERROR_0_WORD_COUNT                        0x1
#define G2SB_CTX3_INCR_SYNCPT_ERROR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_INCR_SYNCPT_ERROR_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_INCR_SYNCPT_ERROR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_INCR_SYNCPT_ERROR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_INCR_SYNCPT_ERROR_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_INCR_SYNCPT_ERROR_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_INCR_SYNCPT_ERROR_0_COND_STATUS_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX3_INCR_SYNCPT_ERROR_0_COND_STATUS_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX3_INCR_SYNCPT_ERROR_0_COND_STATUS_SHIFT)
#define G2SB_CTX3_INCR_SYNCPT_ERROR_0_COND_STATUS_RANGE                 31:0
#define G2SB_CTX3_INCR_SYNCPT_ERROR_0_COND_STATUS_WOFFSET                       0x0
#define G2SB_CTX3_INCR_SYNCPT_ERROR_0_COND_STATUS_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_INCR_SYNCPT_ERROR_0_COND_STATUS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_INCR_SYNCPT_ERROR_0_COND_STATUS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_INCR_SYNCPT_ERROR_0_COND_STATUS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 4099 [0x1003]

// Reserved address 4100 [0x1004]

// Reserved address 4101 [0x1005]

// Reserved address 4102 [0x1006]

// Reserved address 4103 [0x1007]

// Register G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0
#define G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0                      _MK_ADDR_CONST(0x1008)
#define G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0_SECURE                       0x0
#define G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0_WORD_COUNT                   0x1
#define G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0_READ_MASK                    _MK_MASK_CONST(0x1f03ff)
#define G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0_WRITE_MASK                   _MK_MASK_CONST(0x1f0000)
#define G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_FIELD                     _MK_FIELD_CONST(0x3ff, G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_SHIFT)
#define G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_RANGE                     9:0
#define G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_WOFFSET                   0x0
#define G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_FIELD                   _MK_FIELD_CONST(0xf, G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_SHIFT)
#define G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_RANGE                   19:16
#define G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_WOFFSET                 0x0
#define G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_SHIFT                      _MK_SHIFT_CONST(20)
#define G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_SHIFT)
#define G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_RANGE                      20:20
#define G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_WOFFSET                    0x0
#define G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2TRIGGER_0
#define G2SB_CTX3_G2TRIGGER_0                   _MK_ADDR_CONST(0x1009)
#define G2SB_CTX3_G2TRIGGER_0_SECURE                    0x0
#define G2SB_CTX3_G2TRIGGER_0_WORD_COUNT                        0x1
#define G2SB_CTX3_G2TRIGGER_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TRIGGER_0_RESET_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX3_G2TRIGGER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TRIGGER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TRIGGER_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define G2SB_CTX3_G2TRIGGER_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX3_G2TRIGGER_0_TRIGGER_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2TRIGGER_0_TRIGGER_FIELD                     _MK_FIELD_CONST(0xffff, G2SB_CTX3_G2TRIGGER_0_TRIGGER_SHIFT)
#define G2SB_CTX3_G2TRIGGER_0_TRIGGER_RANGE                     15:0
#define G2SB_CTX3_G2TRIGGER_0_TRIGGER_WOFFSET                   0x0
#define G2SB_CTX3_G2TRIGGER_0_TRIGGER_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TRIGGER_0_TRIGGER_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define G2SB_CTX3_G2TRIGGER_0_TRIGGER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TRIGGER_0_TRIGGER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2TRIGGER1_0
#define G2SB_CTX3_G2TRIGGER1_0                  _MK_ADDR_CONST(0x100a)
#define G2SB_CTX3_G2TRIGGER1_0_SECURE                   0x0
#define G2SB_CTX3_G2TRIGGER1_0_WORD_COUNT                       0x1
#define G2SB_CTX3_G2TRIGGER1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TRIGGER1_0_RESET_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX3_G2TRIGGER1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TRIGGER1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TRIGGER1_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX3_G2TRIGGER1_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX3_G2TRIGGER1_0_TRIGGER1_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2TRIGGER1_0_TRIGGER1_FIELD                   _MK_FIELD_CONST(0xffff, G2SB_CTX3_G2TRIGGER1_0_TRIGGER1_SHIFT)
#define G2SB_CTX3_G2TRIGGER1_0_TRIGGER1_RANGE                   15:0
#define G2SB_CTX3_G2TRIGGER1_0_TRIGGER1_WOFFSET                 0x0
#define G2SB_CTX3_G2TRIGGER1_0_TRIGGER1_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TRIGGER1_0_TRIGGER1_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define G2SB_CTX3_G2TRIGGER1_0_TRIGGER1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TRIGGER1_0_TRIGGER1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2TRIGGER2_0
#define G2SB_CTX3_G2TRIGGER2_0                  _MK_ADDR_CONST(0x100b)
#define G2SB_CTX3_G2TRIGGER2_0_SECURE                   0x0
#define G2SB_CTX3_G2TRIGGER2_0_WORD_COUNT                       0x1
#define G2SB_CTX3_G2TRIGGER2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TRIGGER2_0_RESET_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX3_G2TRIGGER2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TRIGGER2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TRIGGER2_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX3_G2TRIGGER2_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX3_G2TRIGGER2_0_TRIGGER2_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2TRIGGER2_0_TRIGGER2_FIELD                   _MK_FIELD_CONST(0xffff, G2SB_CTX3_G2TRIGGER2_0_TRIGGER2_SHIFT)
#define G2SB_CTX3_G2TRIGGER2_0_TRIGGER2_RANGE                   15:0
#define G2SB_CTX3_G2TRIGGER2_0_TRIGGER2_WOFFSET                 0x0
#define G2SB_CTX3_G2TRIGGER2_0_TRIGGER2_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TRIGGER2_0_TRIGGER2_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define G2SB_CTX3_G2TRIGGER2_0_TRIGGER2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TRIGGER2_0_TRIGGER2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2CMDSEL_0
#define G2SB_CTX3_G2CMDSEL_0                    _MK_ADDR_CONST(0x100c)
#define G2SB_CTX3_G2CMDSEL_0_SECURE                     0x0
#define G2SB_CTX3_G2CMDSEL_0_WORD_COUNT                         0x1
#define G2SB_CTX3_G2CMDSEL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_RESET_MASK                         _MK_MASK_CONST(0x1100d7f1)
#define G2SB_CTX3_G2CMDSEL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_READ_MASK                  _MK_MASK_CONST(0x1fffd7f1)
#define G2SB_CTX3_G2CMDSEL_0_WRITE_MASK                         _MK_MASK_CONST(0x1fffd7f0)
#define G2SB_CTX3_G2CMDSEL_0_SBOR2D_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2CMDSEL_0_SBOR2D_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CMDSEL_0_SBOR2D_SHIFT)
#define G2SB_CTX3_G2CMDSEL_0_SBOR2D_RANGE                       0:0
#define G2SB_CTX3_G2CMDSEL_0_SBOR2D_WOFFSET                     0x0
#define G2SB_CTX3_G2CMDSEL_0_SBOR2D_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_SBOR2D_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CMDSEL_0_SBOR2D_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_SBOR2D_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_SBOR2D_G2                  _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CMDSEL_0_SBOR2D_SB                  _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2CMDSEL_0_CBENABLE_SHIFT                     _MK_SHIFT_CONST(4)
#define G2SB_CTX3_G2CMDSEL_0_CBENABLE_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CMDSEL_0_CBENABLE_SHIFT)
#define G2SB_CTX3_G2CMDSEL_0_CBENABLE_RANGE                     4:4
#define G2SB_CTX3_G2CMDSEL_0_CBENABLE_WOFFSET                   0x0
#define G2SB_CTX3_G2CMDSEL_0_CBENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_CBENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CMDSEL_0_CBENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_CBENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_CBENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CMDSEL_0_CBENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2CMDSEL_0_VITRIGGER_SHIFT                    _MK_SHIFT_CONST(5)
#define G2SB_CTX3_G2CMDSEL_0_VITRIGGER_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CMDSEL_0_VITRIGGER_SHIFT)
#define G2SB_CTX3_G2CMDSEL_0_VITRIGGER_RANGE                    5:5
#define G2SB_CTX3_G2CMDSEL_0_VITRIGGER_WOFFSET                  0x0
#define G2SB_CTX3_G2CMDSEL_0_VITRIGGER_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_VITRIGGER_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CMDSEL_0_VITRIGGER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_VITRIGGER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CMDSEL_0_HOSTTRIGGER_SHIFT                  _MK_SHIFT_CONST(6)
#define G2SB_CTX3_G2CMDSEL_0_HOSTTRIGGER_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CMDSEL_0_HOSTTRIGGER_SHIFT)
#define G2SB_CTX3_G2CMDSEL_0_HOSTTRIGGER_RANGE                  6:6
#define G2SB_CTX3_G2CMDSEL_0_HOSTTRIGGER_WOFFSET                        0x0
#define G2SB_CTX3_G2CMDSEL_0_HOSTTRIGGER_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_HOSTTRIGGER_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CMDSEL_0_HOSTTRIGGER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_HOSTTRIGGER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CMDSEL_0_CBSBDISABLE_SHIFT                  _MK_SHIFT_CONST(7)
#define G2SB_CTX3_G2CMDSEL_0_CBSBDISABLE_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CMDSEL_0_CBSBDISABLE_SHIFT)
#define G2SB_CTX3_G2CMDSEL_0_CBSBDISABLE_RANGE                  7:7
#define G2SB_CTX3_G2CMDSEL_0_CBSBDISABLE_WOFFSET                        0x0
#define G2SB_CTX3_G2CMDSEL_0_CBSBDISABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_CBSBDISABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CMDSEL_0_CBSBDISABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_CBSBDISABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CMDSEL_0_G2OUTPUT_SHIFT                     _MK_SHIFT_CONST(8)
#define G2SB_CTX3_G2CMDSEL_0_G2OUTPUT_FIELD                     _MK_FIELD_CONST(0x3, G2SB_CTX3_G2CMDSEL_0_G2OUTPUT_SHIFT)
#define G2SB_CTX3_G2CMDSEL_0_G2OUTPUT_RANGE                     9:8
#define G2SB_CTX3_G2CMDSEL_0_G2OUTPUT_WOFFSET                   0x0
#define G2SB_CTX3_G2CMDSEL_0_G2OUTPUT_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_G2OUTPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define G2SB_CTX3_G2CMDSEL_0_G2OUTPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_G2OUTPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_G2OUTPUT_MEMORY                    _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CMDSEL_0_G2OUTPUT_EPP                       _MK_ENUM_CONST(1)
#define G2SB_CTX3_G2CMDSEL_0_G2OUTPUT_RESERVED2                 _MK_ENUM_CONST(2)
#define G2SB_CTX3_G2CMDSEL_0_G2OUTPUT_RESERVED3                 _MK_ENUM_CONST(3)

#define G2SB_CTX3_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_SHIFT                       _MK_SHIFT_CONST(10)
#define G2SB_CTX3_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_SHIFT)
#define G2SB_CTX3_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_RANGE                       10:10
#define G2SB_CTX3_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_WOFFSET                     0x0
#define G2SB_CTX3_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2CMDSEL_0_LINK_WAIT_BUF_END_SHIFT                    _MK_SHIFT_CONST(12)
#define G2SB_CTX3_G2CMDSEL_0_LINK_WAIT_BUF_END_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CMDSEL_0_LINK_WAIT_BUF_END_SHIFT)
#define G2SB_CTX3_G2CMDSEL_0_LINK_WAIT_BUF_END_RANGE                    12:12
#define G2SB_CTX3_G2CMDSEL_0_LINK_WAIT_BUF_END_WOFFSET                  0x0
#define G2SB_CTX3_G2CMDSEL_0_LINK_WAIT_BUF_END_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_LINK_WAIT_BUF_END_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CMDSEL_0_LINK_WAIT_BUF_END_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_LINK_WAIT_BUF_END_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CMDSEL_0_FRAME_START_SHIFT                  _MK_SHIFT_CONST(14)
#define G2SB_CTX3_G2CMDSEL_0_FRAME_START_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CMDSEL_0_FRAME_START_SHIFT)
#define G2SB_CTX3_G2CMDSEL_0_FRAME_START_RANGE                  14:14
#define G2SB_CTX3_G2CMDSEL_0_FRAME_START_WOFFSET                        0x0
#define G2SB_CTX3_G2CMDSEL_0_FRAME_START_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_FRAME_START_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CMDSEL_0_FRAME_START_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_FRAME_START_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CMDSEL_0_FRAME_END_SHIFT                    _MK_SHIFT_CONST(15)
#define G2SB_CTX3_G2CMDSEL_0_FRAME_END_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CMDSEL_0_FRAME_END_SHIFT)
#define G2SB_CTX3_G2CMDSEL_0_FRAME_END_RANGE                    15:15
#define G2SB_CTX3_G2CMDSEL_0_FRAME_END_WOFFSET                  0x0
#define G2SB_CTX3_G2CMDSEL_0_FRAME_END_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_FRAME_END_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CMDSEL_0_FRAME_END_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_FRAME_END_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CMDSEL_0_BUFFER_INDEX_SHIFT                 _MK_SHIFT_CONST(16)
#define G2SB_CTX3_G2CMDSEL_0_BUFFER_INDEX_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX3_G2CMDSEL_0_BUFFER_INDEX_SHIFT)
#define G2SB_CTX3_G2CMDSEL_0_BUFFER_INDEX_RANGE                 23:16
#define G2SB_CTX3_G2CMDSEL_0_BUFFER_INDEX_WOFFSET                       0x0
#define G2SB_CTX3_G2CMDSEL_0_BUFFER_INDEX_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_BUFFER_INDEX_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_BUFFER_INDEX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_BUFFER_INDEX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CMDSEL_0_LINKEN_SHIFT                       _MK_SHIFT_CONST(24)
#define G2SB_CTX3_G2CMDSEL_0_LINKEN_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CMDSEL_0_LINKEN_SHIFT)
#define G2SB_CTX3_G2CMDSEL_0_LINKEN_RANGE                       24:24
#define G2SB_CTX3_G2CMDSEL_0_LINKEN_WOFFSET                     0x0
#define G2SB_CTX3_G2CMDSEL_0_LINKEN_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_LINKEN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CMDSEL_0_LINKEN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_LINKEN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CMDSEL_0_LINKVAL_SHIFT                      _MK_SHIFT_CONST(25)
#define G2SB_CTX3_G2CMDSEL_0_LINKVAL_FIELD                      _MK_FIELD_CONST(0x7, G2SB_CTX3_G2CMDSEL_0_LINKVAL_SHIFT)
#define G2SB_CTX3_G2CMDSEL_0_LINKVAL_RANGE                      27:25
#define G2SB_CTX3_G2CMDSEL_0_LINKVAL_WOFFSET                    0x0
#define G2SB_CTX3_G2CMDSEL_0_LINKVAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_LINKVAL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_LINKVAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_LINKVAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CMDSEL_0_PRIORITY_SHIFT                     _MK_SHIFT_CONST(28)
#define G2SB_CTX3_G2CMDSEL_0_PRIORITY_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CMDSEL_0_PRIORITY_SHIFT)
#define G2SB_CTX3_G2CMDSEL_0_PRIORITY_RANGE                     28:28
#define G2SB_CTX3_G2CMDSEL_0_PRIORITY_WOFFSET                   0x0
#define G2SB_CTX3_G2CMDSEL_0_PRIORITY_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_PRIORITY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CMDSEL_0_PRIORITY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_PRIORITY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMDSEL_0_PRIORITY_LOW                       _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CMDSEL_0_PRIORITY_HIGH                      _MK_ENUM_CONST(1)


// Register G2SB_CTX3_G2RAISE_0
#define G2SB_CTX3_G2RAISE_0                     _MK_ADDR_CONST(0x100d)
#define G2SB_CTX3_G2RAISE_0_SECURE                      0x0
#define G2SB_CTX3_G2RAISE_0_WORD_COUNT                  0x1
#define G2SB_CTX3_G2RAISE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2RAISE_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2RAISE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2RAISE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2RAISE_0_READ_MASK                   _MK_MASK_CONST(0xf001f)
#define G2SB_CTX3_G2RAISE_0_WRITE_MASK                  _MK_MASK_CONST(0xf001f)
#define G2SB_CTX3_G2RAISE_0_RAISE_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2RAISE_0_RAISE_FIELD                 _MK_FIELD_CONST(0x1f, G2SB_CTX3_G2RAISE_0_RAISE_SHIFT)
#define G2SB_CTX3_G2RAISE_0_RAISE_RANGE                 4:0
#define G2SB_CTX3_G2RAISE_0_RAISE_WOFFSET                       0x0
#define G2SB_CTX3_G2RAISE_0_RAISE_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2RAISE_0_RAISE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2RAISE_0_RAISE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2RAISE_0_RAISE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2RAISE_0_RAISECHANNEL_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_CTX3_G2RAISE_0_RAISECHANNEL_FIELD                  _MK_FIELD_CONST(0xf, G2SB_CTX3_G2RAISE_0_RAISECHANNEL_SHIFT)
#define G2SB_CTX3_G2RAISE_0_RAISECHANNEL_RANGE                  19:16
#define G2SB_CTX3_G2RAISE_0_RAISECHANNEL_WOFFSET                        0x0
#define G2SB_CTX3_G2RAISE_0_RAISECHANNEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2RAISE_0_RAISECHANNEL_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2RAISE_0_RAISECHANNEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2RAISE_0_RAISECHANNEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 4110 [0x100e]

// Register G2SB_CTX3_G2HOSTSET_0
#define G2SB_CTX3_G2HOSTSET_0                   _MK_ADDR_CONST(0x100f)
#define G2SB_CTX3_G2HOSTSET_0_SECURE                    0x0
#define G2SB_CTX3_G2HOSTSET_0_WORD_COUNT                        0x1
#define G2SB_CTX3_G2HOSTSET_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2HOSTSET_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define G2SB_CTX3_G2HOSTSET_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2HOSTSET_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2HOSTSET_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define G2SB_CTX3_G2HOSTSET_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define G2SB_CTX3_G2HOSTSET_0_HSTLNGAP_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2HOSTSET_0_HSTLNGAP_FIELD                    _MK_FIELD_CONST(0xf, G2SB_CTX3_G2HOSTSET_0_HSTLNGAP_SHIFT)
#define G2SB_CTX3_G2HOSTSET_0_HSTLNGAP_RANGE                    3:0
#define G2SB_CTX3_G2HOSTSET_0_HSTLNGAP_WOFFSET                  0x0
#define G2SB_CTX3_G2HOSTSET_0_HSTLNGAP_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2HOSTSET_0_HSTLNGAP_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define G2SB_CTX3_G2HOSTSET_0_HSTLNGAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2HOSTSET_0_HSTLNGAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2HOSTSET_0_HSTFPXL_SHIFT                     _MK_SHIFT_CONST(4)
#define G2SB_CTX3_G2HOSTSET_0_HSTFPXL_FIELD                     _MK_FIELD_CONST(0xf, G2SB_CTX3_G2HOSTSET_0_HSTFPXL_SHIFT)
#define G2SB_CTX3_G2HOSTSET_0_HSTFPXL_RANGE                     7:4
#define G2SB_CTX3_G2HOSTSET_0_HSTFPXL_WOFFSET                   0x0
#define G2SB_CTX3_G2HOSTSET_0_HSTFPXL_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2HOSTSET_0_HSTFPXL_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define G2SB_CTX3_G2HOSTSET_0_HSTFPXL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2HOSTSET_0_HSTFPXL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2HOSTFIFO_0
#define G2SB_CTX3_G2HOSTFIFO_0                  _MK_ADDR_CONST(0x1010)
#define G2SB_CTX3_G2HOSTFIFO_0_SECURE                   0x0
#define G2SB_CTX3_G2HOSTFIFO_0_WORD_COUNT                       0x1
#define G2SB_CTX3_G2HOSTFIFO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2HOSTFIFO_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2HOSTFIFO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2HOSTFIFO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2HOSTFIFO_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2HOSTFIFO_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2HOSTFIFO_0_HOSTFIFODATA_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2HOSTFIFO_0_HOSTFIFODATA_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX3_G2HOSTFIFO_0_HOSTFIFODATA_SHIFT)
#define G2SB_CTX3_G2HOSTFIFO_0_HOSTFIFODATA_RANGE                       31:0
#define G2SB_CTX3_G2HOSTFIFO_0_HOSTFIFODATA_WOFFSET                     0x0
#define G2SB_CTX3_G2HOSTFIFO_0_HOSTFIFODATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2HOSTFIFO_0_HOSTFIFODATA_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2HOSTFIFO_0_HOSTFIFODATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2HOSTFIFO_0_HOSTFIFODATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2VDDA_0
#define G2SB_CTX3_G2VDDA_0                      _MK_ADDR_CONST(0x1011)
#define G2SB_CTX3_G2VDDA_0_SECURE                       0x0
#define G2SB_CTX3_G2VDDA_0_WORD_COUNT                   0x1
#define G2SB_CTX3_G2VDDA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2VDDA_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2VDDA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2VDDA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2VDDA_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2VDDA_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2VDDA_0_VDSTEP_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2VDDA_0_VDSTEP_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX3_G2VDDA_0_VDSTEP_SHIFT)
#define G2SB_CTX3_G2VDDA_0_VDSTEP_RANGE                 31:0
#define G2SB_CTX3_G2VDDA_0_VDSTEP_WOFFSET                       0x0
#define G2SB_CTX3_G2VDDA_0_VDSTEP_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2VDDA_0_VDSTEP_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2VDDA_0_VDSTEP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2VDDA_0_VDSTEP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2VDDAINI_0
#define G2SB_CTX3_G2VDDAINI_0                   _MK_ADDR_CONST(0x1012)
#define G2SB_CTX3_G2VDDAINI_0_SECURE                    0x0
#define G2SB_CTX3_G2VDDAINI_0_WORD_COUNT                        0x1
#define G2SB_CTX3_G2VDDAINI_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2VDDAINI_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2VDDAINI_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2VDDAINI_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2VDDAINI_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define G2SB_CTX3_G2VDDAINI_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX3_G2VDDAINI_0_VDTINI_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2VDDAINI_0_VDTINI_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX3_G2VDDAINI_0_VDTINI_SHIFT)
#define G2SB_CTX3_G2VDDAINI_0_VDTINI_RANGE                      7:0
#define G2SB_CTX3_G2VDDAINI_0_VDTINI_WOFFSET                    0x0
#define G2SB_CTX3_G2VDDAINI_0_VDTINI_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2VDDAINI_0_VDTINI_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2VDDAINI_0_VDTINI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2VDDAINI_0_VDTINI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2VDDAINI_0_VDBINI_SHIFT                      _MK_SHIFT_CONST(8)
#define G2SB_CTX3_G2VDDAINI_0_VDBINI_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX3_G2VDDAINI_0_VDBINI_SHIFT)
#define G2SB_CTX3_G2VDDAINI_0_VDBINI_RANGE                      15:8
#define G2SB_CTX3_G2VDDAINI_0_VDBINI_WOFFSET                    0x0
#define G2SB_CTX3_G2VDDAINI_0_VDBINI_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2VDDAINI_0_VDBINI_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2VDDAINI_0_VDBINI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2VDDAINI_0_VDBINI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2HDDA_0
#define G2SB_CTX3_G2HDDA_0                      _MK_ADDR_CONST(0x1013)
#define G2SB_CTX3_G2HDDA_0_SECURE                       0x0
#define G2SB_CTX3_G2HDDA_0_WORD_COUNT                   0x1
#define G2SB_CTX3_G2HDDA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2HDDA_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2HDDA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2HDDA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2HDDA_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2HDDA_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2HDDA_0_HDSTEP_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2HDDA_0_HDSTEP_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX3_G2HDDA_0_HDSTEP_SHIFT)
#define G2SB_CTX3_G2HDDA_0_HDSTEP_RANGE                 31:0
#define G2SB_CTX3_G2HDDA_0_HDSTEP_WOFFSET                       0x0
#define G2SB_CTX3_G2HDDA_0_HDSTEP_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2HDDA_0_HDSTEP_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2HDDA_0_HDSTEP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2HDDA_0_HDSTEP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2HDDAINILS_0
#define G2SB_CTX3_G2HDDAINILS_0                 _MK_ADDR_CONST(0x1014)
#define G2SB_CTX3_G2HDDAINILS_0_SECURE                  0x0
#define G2SB_CTX3_G2HDDAINILS_0_WORD_COUNT                      0x1
#define G2SB_CTX3_G2HDDAINILS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2HDDAINILS_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2HDDAINILS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2HDDAINILS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2HDDAINILS_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define G2SB_CTX3_G2HDDAINILS_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
#define G2SB_CTX3_G2HDDAINILS_0_HDINI_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2HDDAINILS_0_HDINI_FIELD                     _MK_FIELD_CONST(0xff, G2SB_CTX3_G2HDDAINILS_0_HDINI_SHIFT)
#define G2SB_CTX3_G2HDDAINILS_0_HDINI_RANGE                     7:0
#define G2SB_CTX3_G2HDDAINILS_0_HDINI_WOFFSET                   0x0
#define G2SB_CTX3_G2HDDAINILS_0_HDINI_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2HDDAINILS_0_HDINI_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2HDDAINILS_0_HDINI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2HDDAINILS_0_HDINI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2CSCFIRST_0
#define G2SB_CTX3_G2CSCFIRST_0                  _MK_ADDR_CONST(0x1015)
#define G2SB_CTX3_G2CSCFIRST_0_SECURE                   0x0
#define G2SB_CTX3_G2CSCFIRST_0_WORD_COUNT                       0x1
#define G2SB_CTX3_G2CSCFIRST_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCFIRST_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCFIRST_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCFIRST_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCFIRST_0_READ_MASK                        _MK_MASK_CONST(0xff3ff3ff)
#define G2SB_CTX3_G2CSCFIRST_0_WRITE_MASK                       _MK_MASK_CONST(0xff3ff3ff)
#define G2SB_CTX3_G2CSCFIRST_0_CUB_SHIFT                        _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2CSCFIRST_0_CUB_FIELD                        _MK_FIELD_CONST(0x3ff, G2SB_CTX3_G2CSCFIRST_0_CUB_SHIFT)
#define G2SB_CTX3_G2CSCFIRST_0_CUB_RANGE                        9:0
#define G2SB_CTX3_G2CSCFIRST_0_CUB_WOFFSET                      0x0
#define G2SB_CTX3_G2CSCFIRST_0_CUB_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCFIRST_0_CUB_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCFIRST_0_CUB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCFIRST_0_CUB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CSCFIRST_0_CVR_SHIFT                        _MK_SHIFT_CONST(12)
#define G2SB_CTX3_G2CSCFIRST_0_CVR_FIELD                        _MK_FIELD_CONST(0x3ff, G2SB_CTX3_G2CSCFIRST_0_CVR_SHIFT)
#define G2SB_CTX3_G2CSCFIRST_0_CVR_RANGE                        21:12
#define G2SB_CTX3_G2CSCFIRST_0_CVR_WOFFSET                      0x0
#define G2SB_CTX3_G2CSCFIRST_0_CVR_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCFIRST_0_CVR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCFIRST_0_CVR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCFIRST_0_CVR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CSCFIRST_0_YOS_SHIFT                        _MK_SHIFT_CONST(24)
#define G2SB_CTX3_G2CSCFIRST_0_YOS_FIELD                        _MK_FIELD_CONST(0xff, G2SB_CTX3_G2CSCFIRST_0_YOS_SHIFT)
#define G2SB_CTX3_G2CSCFIRST_0_YOS_RANGE                        31:24
#define G2SB_CTX3_G2CSCFIRST_0_YOS_WOFFSET                      0x0
#define G2SB_CTX3_G2CSCFIRST_0_YOS_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCFIRST_0_YOS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCFIRST_0_YOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCFIRST_0_YOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2CSCSECOND_0
#define G2SB_CTX3_G2CSCSECOND_0                 _MK_ADDR_CONST(0x1016)
#define G2SB_CTX3_G2CSCSECOND_0_SECURE                  0x0
#define G2SB_CTX3_G2CSCSECOND_0_WORD_COUNT                      0x1
#define G2SB_CTX3_G2CSCSECOND_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCSECOND_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCSECOND_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCSECOND_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCSECOND_0_READ_MASK                       _MK_MASK_CONST(0xff3ff1ff)
#define G2SB_CTX3_G2CSCSECOND_0_WRITE_MASK                      _MK_MASK_CONST(0xff3ff1ff)
#define G2SB_CTX3_G2CSCSECOND_0_CUG_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2CSCSECOND_0_CUG_FIELD                       _MK_FIELD_CONST(0x1ff, G2SB_CTX3_G2CSCSECOND_0_CUG_SHIFT)
#define G2SB_CTX3_G2CSCSECOND_0_CUG_RANGE                       8:0
#define G2SB_CTX3_G2CSCSECOND_0_CUG_WOFFSET                     0x0
#define G2SB_CTX3_G2CSCSECOND_0_CUG_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCSECOND_0_CUG_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCSECOND_0_CUG_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCSECOND_0_CUG_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CSCSECOND_0_CUR_SHIFT                       _MK_SHIFT_CONST(12)
#define G2SB_CTX3_G2CSCSECOND_0_CUR_FIELD                       _MK_FIELD_CONST(0x3ff, G2SB_CTX3_G2CSCSECOND_0_CUR_SHIFT)
#define G2SB_CTX3_G2CSCSECOND_0_CUR_RANGE                       21:12
#define G2SB_CTX3_G2CSCSECOND_0_CUR_WOFFSET                     0x0
#define G2SB_CTX3_G2CSCSECOND_0_CUR_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCSECOND_0_CUR_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCSECOND_0_CUR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCSECOND_0_CUR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CSCSECOND_0_CYX_SHIFT                       _MK_SHIFT_CONST(24)
#define G2SB_CTX3_G2CSCSECOND_0_CYX_FIELD                       _MK_FIELD_CONST(0xff, G2SB_CTX3_G2CSCSECOND_0_CYX_SHIFT)
#define G2SB_CTX3_G2CSCSECOND_0_CYX_RANGE                       31:24
#define G2SB_CTX3_G2CSCSECOND_0_CYX_WOFFSET                     0x0
#define G2SB_CTX3_G2CSCSECOND_0_CYX_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCSECOND_0_CYX_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCSECOND_0_CYX_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCSECOND_0_CYX_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2CSCTHIRD_0
#define G2SB_CTX3_G2CSCTHIRD_0                  _MK_ADDR_CONST(0x1017)
#define G2SB_CTX3_G2CSCTHIRD_0_SECURE                   0x0
#define G2SB_CTX3_G2CSCTHIRD_0_WORD_COUNT                       0x1
#define G2SB_CTX3_G2CSCTHIRD_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCTHIRD_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCTHIRD_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCTHIRD_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCTHIRD_0_READ_MASK                        _MK_MASK_CONST(0x3ff01ff)
#define G2SB_CTX3_G2CSCTHIRD_0_WRITE_MASK                       _MK_MASK_CONST(0x3ff01ff)
#define G2SB_CTX3_G2CSCTHIRD_0_CVG_SHIFT                        _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2CSCTHIRD_0_CVG_FIELD                        _MK_FIELD_CONST(0x1ff, G2SB_CTX3_G2CSCTHIRD_0_CVG_SHIFT)
#define G2SB_CTX3_G2CSCTHIRD_0_CVG_RANGE                        8:0
#define G2SB_CTX3_G2CSCTHIRD_0_CVG_WOFFSET                      0x0
#define G2SB_CTX3_G2CSCTHIRD_0_CVG_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCTHIRD_0_CVG_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCTHIRD_0_CVG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCTHIRD_0_CVG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CSCTHIRD_0_CVB_SHIFT                        _MK_SHIFT_CONST(16)
#define G2SB_CTX3_G2CSCTHIRD_0_CVB_FIELD                        _MK_FIELD_CONST(0x3ff, G2SB_CTX3_G2CSCTHIRD_0_CVB_SHIFT)
#define G2SB_CTX3_G2CSCTHIRD_0_CVB_RANGE                        25:16
#define G2SB_CTX3_G2CSCTHIRD_0_CVB_WOFFSET                      0x0
#define G2SB_CTX3_G2CSCTHIRD_0_CVB_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCTHIRD_0_CVB_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCTHIRD_0_CVB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCTHIRD_0_CVB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2CMKEYL_0
#define G2SB_CTX3_G2CMKEYL_0                    _MK_ADDR_CONST(0x1018)
#define G2SB_CTX3_G2CMKEYL_0_SECURE                     0x0
#define G2SB_CTX3_G2CMKEYL_0_WORD_COUNT                         0x1
#define G2SB_CTX3_G2CMKEYL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMKEYL_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMKEYL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMKEYL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMKEYL_0_READ_MASK                  _MK_MASK_CONST(0xffffff)
#define G2SB_CTX3_G2CMKEYL_0_WRITE_MASK                         _MK_MASK_CONST(0xffffff)
#define G2SB_CTX3_G2CMKEYL_0_CKBL_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2CMKEYL_0_CKBL_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX3_G2CMKEYL_0_CKBL_SHIFT)
#define G2SB_CTX3_G2CMKEYL_0_CKBL_RANGE                 7:0
#define G2SB_CTX3_G2CMKEYL_0_CKBL_WOFFSET                       0x0
#define G2SB_CTX3_G2CMKEYL_0_CKBL_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMKEYL_0_CKBL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMKEYL_0_CKBL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMKEYL_0_CKBL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CMKEYL_0_CKGL_SHIFT                 _MK_SHIFT_CONST(8)
#define G2SB_CTX3_G2CMKEYL_0_CKGL_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX3_G2CMKEYL_0_CKGL_SHIFT)
#define G2SB_CTX3_G2CMKEYL_0_CKGL_RANGE                 15:8
#define G2SB_CTX3_G2CMKEYL_0_CKGL_WOFFSET                       0x0
#define G2SB_CTX3_G2CMKEYL_0_CKGL_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMKEYL_0_CKGL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMKEYL_0_CKGL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMKEYL_0_CKGL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CMKEYL_0_CKRL_SHIFT                 _MK_SHIFT_CONST(16)
#define G2SB_CTX3_G2CMKEYL_0_CKRL_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX3_G2CMKEYL_0_CKRL_SHIFT)
#define G2SB_CTX3_G2CMKEYL_0_CKRL_RANGE                 23:16
#define G2SB_CTX3_G2CMKEYL_0_CKRL_WOFFSET                       0x0
#define G2SB_CTX3_G2CMKEYL_0_CKRL_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMKEYL_0_CKRL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMKEYL_0_CKRL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMKEYL_0_CKRL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2CMKEYU_0
#define G2SB_CTX3_G2CMKEYU_0                    _MK_ADDR_CONST(0x1019)
#define G2SB_CTX3_G2CMKEYU_0_SECURE                     0x0
#define G2SB_CTX3_G2CMKEYU_0_WORD_COUNT                         0x1
#define G2SB_CTX3_G2CMKEYU_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMKEYU_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMKEYU_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMKEYU_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMKEYU_0_READ_MASK                  _MK_MASK_CONST(0xffffff)
#define G2SB_CTX3_G2CMKEYU_0_WRITE_MASK                         _MK_MASK_CONST(0xffffff)
#define G2SB_CTX3_G2CMKEYU_0_CKBU_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2CMKEYU_0_CKBU_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX3_G2CMKEYU_0_CKBU_SHIFT)
#define G2SB_CTX3_G2CMKEYU_0_CKBU_RANGE                 7:0
#define G2SB_CTX3_G2CMKEYU_0_CKBU_WOFFSET                       0x0
#define G2SB_CTX3_G2CMKEYU_0_CKBU_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMKEYU_0_CKBU_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMKEYU_0_CKBU_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMKEYU_0_CKBU_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CMKEYU_0_CKGU_SHIFT                 _MK_SHIFT_CONST(8)
#define G2SB_CTX3_G2CMKEYU_0_CKGU_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX3_G2CMKEYU_0_CKGU_SHIFT)
#define G2SB_CTX3_G2CMKEYU_0_CKGU_RANGE                 15:8
#define G2SB_CTX3_G2CMKEYU_0_CKGU_WOFFSET                       0x0
#define G2SB_CTX3_G2CMKEYU_0_CKGU_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMKEYU_0_CKGU_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMKEYU_0_CKGU_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMKEYU_0_CKGU_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CMKEYU_0_CKRU_SHIFT                 _MK_SHIFT_CONST(16)
#define G2SB_CTX3_G2CMKEYU_0_CKRU_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX3_G2CMKEYU_0_CKRU_SHIFT)
#define G2SB_CTX3_G2CMKEYU_0_CKRU_RANGE                 23:16
#define G2SB_CTX3_G2CMKEYU_0_CKRU_WOFFSET                       0x0
#define G2SB_CTX3_G2CMKEYU_0_CKRU_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMKEYU_0_CKRU_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMKEYU_0_CKRU_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CMKEYU_0_CKRU_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2UBA_A_0
#define G2SB_CTX3_G2UBA_A_0                     _MK_ADDR_CONST(0x101a)
#define G2SB_CTX3_G2UBA_A_0_SECURE                      0x0
#define G2SB_CTX3_G2UBA_A_0_WORD_COUNT                  0x1
#define G2SB_CTX3_G2UBA_A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2UBA_A_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2UBA_A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2UBA_A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2UBA_A_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2UBA_A_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2UBA_A_0_SU1SA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2UBA_A_0_SU1SA_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX3_G2UBA_A_0_SU1SA_SHIFT)
#define G2SB_CTX3_G2UBA_A_0_SU1SA_RANGE                 31:0
#define G2SB_CTX3_G2UBA_A_0_SU1SA_WOFFSET                       0x0
#define G2SB_CTX3_G2UBA_A_0_SU1SA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2UBA_A_0_SU1SA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2UBA_A_0_SU1SA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2UBA_A_0_SU1SA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2VBA_A_0
#define G2SB_CTX3_G2VBA_A_0                     _MK_ADDR_CONST(0x101b)
#define G2SB_CTX3_G2VBA_A_0_SECURE                      0x0
#define G2SB_CTX3_G2VBA_A_0_WORD_COUNT                  0x1
#define G2SB_CTX3_G2VBA_A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2VBA_A_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2VBA_A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2VBA_A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2VBA_A_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2VBA_A_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2VBA_A_0_SV1SA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2VBA_A_0_SV1SA_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX3_G2VBA_A_0_SV1SA_SHIFT)
#define G2SB_CTX3_G2VBA_A_0_SV1SA_RANGE                 31:0
#define G2SB_CTX3_G2VBA_A_0_SV1SA_WOFFSET                       0x0
#define G2SB_CTX3_G2VBA_A_0_SV1SA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2VBA_A_0_SV1SA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2VBA_A_0_SV1SA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2VBA_A_0_SV1SA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2SBFORMAT_0
#define G2SB_CTX3_G2SBFORMAT_0                  _MK_ADDR_CONST(0x101c)
#define G2SB_CTX3_G2SBFORMAT_0_SECURE                   0x0
#define G2SB_CTX3_G2SBFORMAT_0_WORD_COUNT                       0x1
#define G2SB_CTX3_G2SBFORMAT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SBFORMAT_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SBFORMAT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SBFORMAT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SBFORMAT_0_READ_MASK                        _MK_MASK_CONST(0xffffdf1f)
#define G2SB_CTX3_G2SBFORMAT_0_WRITE_MASK                       _MK_MASK_CONST(0xffffdf1f)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_FIELD                      _MK_FIELD_CONST(0x1f, G2SB_CTX3_G2SBFORMAT_0_SIFMT_SHIFT)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_RANGE                      4:0
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_WOFFSET                    0x0
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_U8Y8V8Y8_OB                        _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_Y8U8Y8V8_OB                        _MK_ENUM_CONST(1)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_Y8V8Y8U8_OB                        _MK_ENUM_CONST(2)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_V8Y8U8Y8_OB                        _MK_ENUM_CONST(3)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_U8Y8V8Y8_TC                        _MK_ENUM_CONST(4)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_Y8U8Y8V8_TC                        _MK_ENUM_CONST(5)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_Y8V8Y8U8_TC                        _MK_ENUM_CONST(6)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_V8Y8U8Y8_TC                        _MK_ENUM_CONST(7)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_B5G6R5                     _MK_ENUM_CONST(8)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_RESERVED9                  _MK_ENUM_CONST(9)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_RESERVED10                 _MK_ENUM_CONST(10)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_RESERVED11                 _MK_ENUM_CONST(11)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_B5G6R5BS                   _MK_ENUM_CONST(12)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_RESERVED13                 _MK_ENUM_CONST(13)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_R8G8B8A8                   _MK_ENUM_CONST(14)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_B8G8R8A8                   _MK_ENUM_CONST(15)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_RESERVED16                 _MK_ENUM_CONST(16)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_RESERVED17                 _MK_ENUM_CONST(17)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_RESERVED18                 _MK_ENUM_CONST(18)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_RESERVED19                 _MK_ENUM_CONST(19)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_RESERVED20                 _MK_ENUM_CONST(20)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_RESERVED21                 _MK_ENUM_CONST(21)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_RESERVED22                 _MK_ENUM_CONST(22)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_RESERVED23                 _MK_ENUM_CONST(23)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_RESERVED24                 _MK_ENUM_CONST(24)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_RESERVED25                 _MK_ENUM_CONST(25)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_RESERVED26                 _MK_ENUM_CONST(26)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_RESERVED27                 _MK_ENUM_CONST(27)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_RESERVED28                 _MK_ENUM_CONST(28)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_RESERVED29                 _MK_ENUM_CONST(29)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_RESERVED30                 _MK_ENUM_CONST(30)
#define G2SB_CTX3_G2SBFORMAT_0_SIFMT_RESERVED31                 _MK_ENUM_CONST(31)

#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_SHIFT                      _MK_SHIFT_CONST(8)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_FIELD                      _MK_FIELD_CONST(0x1f, G2SB_CTX3_G2SBFORMAT_0_DIFMT_SHIFT)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_RANGE                      12:8
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_WOFFSET                    0x0
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_U8Y8V8Y8_OB                        _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_Y8U8Y8V8_OB                        _MK_ENUM_CONST(1)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_Y8V8Y8U8_OB                        _MK_ENUM_CONST(2)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_V8Y8U8Y8_OB                        _MK_ENUM_CONST(3)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_U8Y8V8Y8_TC                        _MK_ENUM_CONST(4)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_Y8U8Y8V8_TC                        _MK_ENUM_CONST(5)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_Y8V8Y8U8_TC                        _MK_ENUM_CONST(6)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_V8Y8U8Y8_TC                        _MK_ENUM_CONST(7)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_B5G6R5                     _MK_ENUM_CONST(8)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_RESERVED9                  _MK_ENUM_CONST(9)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_RESERVED10                 _MK_ENUM_CONST(10)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_RESERVED11                 _MK_ENUM_CONST(11)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_B5G6R5BS                   _MK_ENUM_CONST(12)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_RESERVED13                 _MK_ENUM_CONST(13)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_R8G8B8A8                   _MK_ENUM_CONST(14)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_B8G8R8A8                   _MK_ENUM_CONST(15)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_RESERVED16                 _MK_ENUM_CONST(16)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_RESERVED17                 _MK_ENUM_CONST(17)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_RESERVED18                 _MK_ENUM_CONST(18)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_RESERVED19                 _MK_ENUM_CONST(19)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_RESERVED20                 _MK_ENUM_CONST(20)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_RESERVED21                 _MK_ENUM_CONST(21)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_RESERVED22                 _MK_ENUM_CONST(22)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_RESERVED23                 _MK_ENUM_CONST(23)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_RESERVED24                 _MK_ENUM_CONST(24)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_RESERVED25                 _MK_ENUM_CONST(25)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_RESERVED26                 _MK_ENUM_CONST(26)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_RESERVED27                 _MK_ENUM_CONST(27)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_RESERVED28                 _MK_ENUM_CONST(28)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_RESERVED29                 _MK_ENUM_CONST(29)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_RESERVED30                 _MK_ENUM_CONST(30)
#define G2SB_CTX3_G2SBFORMAT_0_DIFMT_RESERVED31                 _MK_ENUM_CONST(31)

#define G2SB_CTX3_G2SBFORMAT_0_RAISEBUFFEREN_SHIFT                      _MK_SHIFT_CONST(14)
#define G2SB_CTX3_G2SBFORMAT_0_RAISEBUFFEREN_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX3_G2SBFORMAT_0_RAISEBUFFEREN_SHIFT)
#define G2SB_CTX3_G2SBFORMAT_0_RAISEBUFFEREN_RANGE                      14:14
#define G2SB_CTX3_G2SBFORMAT_0_RAISEBUFFEREN_WOFFSET                    0x0
#define G2SB_CTX3_G2SBFORMAT_0_RAISEBUFFEREN_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SBFORMAT_0_RAISEBUFFEREN_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SBFORMAT_0_RAISEBUFFEREN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SBFORMAT_0_RAISEBUFFEREN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SBFORMAT_0_RAISEBUFFEREN_DISABLE                    _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2SBFORMAT_0_RAISEBUFFEREN_ENABLE                     _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2SBFORMAT_0_RAISEFRAMEEN_SHIFT                       _MK_SHIFT_CONST(15)
#define G2SB_CTX3_G2SBFORMAT_0_RAISEFRAMEEN_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX3_G2SBFORMAT_0_RAISEFRAMEEN_SHIFT)
#define G2SB_CTX3_G2SBFORMAT_0_RAISEFRAMEEN_RANGE                       15:15
#define G2SB_CTX3_G2SBFORMAT_0_RAISEFRAMEEN_WOFFSET                     0x0
#define G2SB_CTX3_G2SBFORMAT_0_RAISEFRAMEEN_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SBFORMAT_0_RAISEFRAMEEN_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SBFORMAT_0_RAISEFRAMEEN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SBFORMAT_0_RAISEFRAMEEN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SBFORMAT_0_RAISEFRAMEEN_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2SBFORMAT_0_RAISEFRAMEEN_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2SBFORMAT_0_RAISEBUFFERVALUE_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX3_G2SBFORMAT_0_RAISEBUFFERVALUE_FIELD                   _MK_FIELD_CONST(0xff, G2SB_CTX3_G2SBFORMAT_0_RAISEBUFFERVALUE_SHIFT)
#define G2SB_CTX3_G2SBFORMAT_0_RAISEBUFFERVALUE_RANGE                   23:16
#define G2SB_CTX3_G2SBFORMAT_0_RAISEBUFFERVALUE_WOFFSET                 0x0
#define G2SB_CTX3_G2SBFORMAT_0_RAISEBUFFERVALUE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SBFORMAT_0_RAISEBUFFERVALUE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SBFORMAT_0_RAISEBUFFERVALUE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SBFORMAT_0_RAISEBUFFERVALUE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2SBFORMAT_0_RAISEFRAMEVALUE_SHIFT                    _MK_SHIFT_CONST(24)
#define G2SB_CTX3_G2SBFORMAT_0_RAISEFRAMEVALUE_FIELD                    _MK_FIELD_CONST(0xff, G2SB_CTX3_G2SBFORMAT_0_RAISEFRAMEVALUE_SHIFT)
#define G2SB_CTX3_G2SBFORMAT_0_RAISEFRAMEVALUE_RANGE                    31:24
#define G2SB_CTX3_G2SBFORMAT_0_RAISEFRAMEVALUE_WOFFSET                  0x0
#define G2SB_CTX3_G2SBFORMAT_0_RAISEFRAMEVALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SBFORMAT_0_RAISEFRAMEVALUE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SBFORMAT_0_RAISEFRAMEVALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SBFORMAT_0_RAISEFRAMEVALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2CONTROLSB_0
#define G2SB_CTX3_G2CONTROLSB_0                 _MK_ADDR_CONST(0x101d)
#define G2SB_CTX3_G2CONTROLSB_0_SECURE                  0x0
#define G2SB_CTX3_G2CONTROLSB_0_WORD_COUNT                      0x1
#define G2SB_CTX3_G2CONTROLSB_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_RESET_MASK                      _MK_MASK_CONST(0xdfffa4f8)
#define G2SB_CTX3_G2CONTROLSB_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_READ_MASK                       _MK_MASK_CONST(0xdfffa7f8)
#define G2SB_CTX3_G2CONTROLSB_0_WRITE_MASK                      _MK_MASK_CONST(0xdfffa7f8)
#define G2SB_CTX3_G2CONTROLSB_0_YUV422ROTATION_SHIFT                    _MK_SHIFT_CONST(3)
#define G2SB_CTX3_G2CONTROLSB_0_YUV422ROTATION_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLSB_0_YUV422ROTATION_SHIFT)
#define G2SB_CTX3_G2CONTROLSB_0_YUV422ROTATION_RANGE                    3:3
#define G2SB_CTX3_G2CONTROLSB_0_YUV422ROTATION_WOFFSET                  0x0
#define G2SB_CTX3_G2CONTROLSB_0_YUV422ROTATION_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_YUV422ROTATION_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLSB_0_YUV422ROTATION_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_YUV422ROTATION_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CONTROLSB_0_YUV422PLANAR_SHIFT                      _MK_SHIFT_CONST(4)
#define G2SB_CTX3_G2CONTROLSB_0_YUV422PLANAR_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLSB_0_YUV422PLANAR_SHIFT)
#define G2SB_CTX3_G2CONTROLSB_0_YUV422PLANAR_RANGE                      4:4
#define G2SB_CTX3_G2CONTROLSB_0_YUV422PLANAR_WOFFSET                    0x0
#define G2SB_CTX3_G2CONTROLSB_0_YUV422PLANAR_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_YUV422PLANAR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLSB_0_YUV422PLANAR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_YUV422PLANAR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CONTROLSB_0_IMODE_SHIFT                     _MK_SHIFT_CONST(5)
#define G2SB_CTX3_G2CONTROLSB_0_IMODE_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLSB_0_IMODE_SHIFT)
#define G2SB_CTX3_G2CONTROLSB_0_IMODE_RANGE                     5:5
#define G2SB_CTX3_G2CONTROLSB_0_IMODE_WOFFSET                   0x0
#define G2SB_CTX3_G2CONTROLSB_0_IMODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_IMODE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLSB_0_IMODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_IMODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_IMODE_MULTIPLEX                 _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLSB_0_IMODE_PLANAR                    _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2CONTROLSB_0_ENAVF_SHIFT                     _MK_SHIFT_CONST(6)
#define G2SB_CTX3_G2CONTROLSB_0_ENAVF_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLSB_0_ENAVF_SHIFT)
#define G2SB_CTX3_G2CONTROLSB_0_ENAVF_RANGE                     6:6
#define G2SB_CTX3_G2CONTROLSB_0_ENAVF_WOFFSET                   0x0
#define G2SB_CTX3_G2CONTROLSB_0_ENAVF_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_ENAVF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLSB_0_ENAVF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_ENAVF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_ENAVF_DISABLE                   _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLSB_0_ENAVF_ENABLE                    _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2CONTROLSB_0_ENAHF_SHIFT                     _MK_SHIFT_CONST(7)
#define G2SB_CTX3_G2CONTROLSB_0_ENAHF_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLSB_0_ENAHF_SHIFT)
#define G2SB_CTX3_G2CONTROLSB_0_ENAHF_RANGE                     7:7
#define G2SB_CTX3_G2CONTROLSB_0_ENAHF_WOFFSET                   0x0
#define G2SB_CTX3_G2CONTROLSB_0_ENAHF_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_ENAHF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLSB_0_ENAHF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_ENAHF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_ENAHF_DISABLE                   _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLSB_0_ENAHF_ENABLE                    _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2CONTROLSB_0_UVST_SHIFT                      _MK_SHIFT_CONST(8)
#define G2SB_CTX3_G2CONTROLSB_0_UVST_FIELD                      _MK_FIELD_CONST(0x3, G2SB_CTX3_G2CONTROLSB_0_UVST_SHIFT)
#define G2SB_CTX3_G2CONTROLSB_0_UVST_RANGE                      9:8
#define G2SB_CTX3_G2CONTROLSB_0_UVST_WOFFSET                    0x0
#define G2SB_CTX3_G2CONTROLSB_0_UVST_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_UVST_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_UVST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_UVST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_UVST_UVS2X                      _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLSB_0_UVST_UVS1X                      _MK_ENUM_CONST(1)
#define G2SB_CTX3_G2CONTROLSB_0_UVST_UVS4X                      _MK_ENUM_CONST(2)
#define G2SB_CTX3_G2CONTROLSB_0_UVST_UVS_G2UVSTRIDE                     _MK_ENUM_CONST(3)

#define G2SB_CTX3_G2CONTROLSB_0_SL_SHIFT                        _MK_SHIFT_CONST(10)
#define G2SB_CTX3_G2CONTROLSB_0_SL_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLSB_0_SL_SHIFT)
#define G2SB_CTX3_G2CONTROLSB_0_SL_RANGE                        10:10
#define G2SB_CTX3_G2CONTROLSB_0_SL_WOFFSET                      0x0
#define G2SB_CTX3_G2CONTROLSB_0_SL_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_SL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLSB_0_SL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_SL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_SL_COMMON_PAIR                  _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLSB_0_SL_DIFFERENT_PAIR                       _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2CONTROLSB_0_SISEL_SHIFT                     _MK_SHIFT_CONST(13)
#define G2SB_CTX3_G2CONTROLSB_0_SISEL_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLSB_0_SISEL_SHIFT)
#define G2SB_CTX3_G2CONTROLSB_0_SISEL_RANGE                     13:13
#define G2SB_CTX3_G2CONTROLSB_0_SISEL_WOFFSET                   0x0
#define G2SB_CTX3_G2CONTROLSB_0_SISEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_SISEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLSB_0_SISEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_SISEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_SISEL_IMAGE_BUFFER                      _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLSB_0_SISEL_HOST                      _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2CONTROLSB_0_SBLTSRC_SHIFT                   _MK_SHIFT_CONST(15)
#define G2SB_CTX3_G2CONTROLSB_0_SBLTSRC_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLSB_0_SBLTSRC_SHIFT)
#define G2SB_CTX3_G2CONTROLSB_0_SBLTSRC_RANGE                   15:15
#define G2SB_CTX3_G2CONTROLSB_0_SBLTSRC_WOFFSET                 0x0
#define G2SB_CTX3_G2CONTROLSB_0_SBLTSRC_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_SBLTSRC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLSB_0_SBLTSRC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_SBLTSRC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_SBLTSRC_CPU                     _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLSB_0_SBLTSRC_VIP                     _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2CONTROLSB_0_VFTYPE_SHIFT                    _MK_SHIFT_CONST(16)
#define G2SB_CTX3_G2CONTROLSB_0_VFTYPE_FIELD                    _MK_FIELD_CONST(0x3, G2SB_CTX3_G2CONTROLSB_0_VFTYPE_SHIFT)
#define G2SB_CTX3_G2CONTROLSB_0_VFTYPE_RANGE                    17:16
#define G2SB_CTX3_G2CONTROLSB_0_VFTYPE_WOFFSET                  0x0
#define G2SB_CTX3_G2CONTROLSB_0_VFTYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_VFTYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_CTX3_G2CONTROLSB_0_VFTYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_VFTYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_VFTYPE_INTERP                   _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLSB_0_VFTYPE_AVG25_INTERP75                   _MK_ENUM_CONST(1)
#define G2SB_CTX3_G2CONTROLSB_0_VFTYPE_AVG50_INTERP50                   _MK_ENUM_CONST(2)
#define G2SB_CTX3_G2CONTROLSB_0_VFTYPE_AVG                      _MK_ENUM_CONST(3)

#define G2SB_CTX3_G2CONTROLSB_0_VFEN_SHIFT                      _MK_SHIFT_CONST(18)
#define G2SB_CTX3_G2CONTROLSB_0_VFEN_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLSB_0_VFEN_SHIFT)
#define G2SB_CTX3_G2CONTROLSB_0_VFEN_RANGE                      18:18
#define G2SB_CTX3_G2CONTROLSB_0_VFEN_WOFFSET                    0x0
#define G2SB_CTX3_G2CONTROLSB_0_VFEN_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_VFEN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLSB_0_VFEN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_VFEN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_VFEN_DISABLE                    _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLSB_0_VFEN_ENABLE                     _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2CONTROLSB_0_DISCSC_SHIFT                    _MK_SHIFT_CONST(19)
#define G2SB_CTX3_G2CONTROLSB_0_DISCSC_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLSB_0_DISCSC_SHIFT)
#define G2SB_CTX3_G2CONTROLSB_0_DISCSC_RANGE                    19:19
#define G2SB_CTX3_G2CONTROLSB_0_DISCSC_WOFFSET                  0x0
#define G2SB_CTX3_G2CONTROLSB_0_DISCSC_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_DISCSC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLSB_0_DISCSC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_DISCSC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_DISCSC_ENABLE                   _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLSB_0_DISCSC_DISABLE                  _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2CONTROLSB_0_HFTYPE_SHIFT                    _MK_SHIFT_CONST(20)
#define G2SB_CTX3_G2CONTROLSB_0_HFTYPE_FIELD                    _MK_FIELD_CONST(0x7, G2SB_CTX3_G2CONTROLSB_0_HFTYPE_SHIFT)
#define G2SB_CTX3_G2CONTROLSB_0_HFTYPE_RANGE                    22:20
#define G2SB_CTX3_G2CONTROLSB_0_HFTYPE_WOFFSET                  0x0
#define G2SB_CTX3_G2CONTROLSB_0_HFTYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_HFTYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define G2SB_CTX3_G2CONTROLSB_0_HFTYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_HFTYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_HFTYPE_INTERP                   _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLSB_0_HFTYPE_LPF1                     _MK_ENUM_CONST(1)
#define G2SB_CTX3_G2CONTROLSB_0_HFTYPE_LPF2                     _MK_ENUM_CONST(2)
#define G2SB_CTX3_G2CONTROLSB_0_HFTYPE_LPF3                     _MK_ENUM_CONST(3)
#define G2SB_CTX3_G2CONTROLSB_0_HFTYPE_LPF4                     _MK_ENUM_CONST(4)
#define G2SB_CTX3_G2CONTROLSB_0_HFTYPE_LPF5                     _MK_ENUM_CONST(5)
#define G2SB_CTX3_G2CONTROLSB_0_HFTYPE_LPF6                     _MK_ENUM_CONST(6)
#define G2SB_CTX3_G2CONTROLSB_0_HFTYPE_DISABLE                  _MK_ENUM_CONST(7)

#define G2SB_CTX3_G2CONTROLSB_0_RANGEREDFRM_SHIFT                       _MK_SHIFT_CONST(23)
#define G2SB_CTX3_G2CONTROLSB_0_RANGEREDFRM_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLSB_0_RANGEREDFRM_SHIFT)
#define G2SB_CTX3_G2CONTROLSB_0_RANGEREDFRM_RANGE                       23:23
#define G2SB_CTX3_G2CONTROLSB_0_RANGEREDFRM_WOFFSET                     0x0
#define G2SB_CTX3_G2CONTROLSB_0_RANGEREDFRM_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_RANGEREDFRM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLSB_0_RANGEREDFRM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_RANGEREDFRM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_RANGEREDFRM_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLSB_0_RANGEREDFRM_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2CONTROLSB_0_SITYPE_SHIFT                    _MK_SHIFT_CONST(24)
#define G2SB_CTX3_G2CONTROLSB_0_SITYPE_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLSB_0_SITYPE_SHIFT)
#define G2SB_CTX3_G2CONTROLSB_0_SITYPE_RANGE                    24:24
#define G2SB_CTX3_G2CONTROLSB_0_SITYPE_WOFFSET                  0x0
#define G2SB_CTX3_G2CONTROLSB_0_SITYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_SITYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLSB_0_SITYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_SITYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_SITYPE_TOP_FIELD                        _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLSB_0_SITYPE_BOTTOM_FIELD                     _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2CONTROLSB_0_SBSEL_SHIFT                     _MK_SHIFT_CONST(25)
#define G2SB_CTX3_G2CONTROLSB_0_SBSEL_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLSB_0_SBSEL_SHIFT)
#define G2SB_CTX3_G2CONTROLSB_0_SBSEL_RANGE                     25:25
#define G2SB_CTX3_G2CONTROLSB_0_SBSEL_WOFFSET                   0x0
#define G2SB_CTX3_G2CONTROLSB_0_SBSEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_SBSEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLSB_0_SBSEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_SBSEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_SBSEL_SRC_A                     _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLSB_0_SBSEL_SRC_B                     _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2CONTROLSB_0_DBSEL_SHIFT                     _MK_SHIFT_CONST(26)
#define G2SB_CTX3_G2CONTROLSB_0_DBSEL_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLSB_0_DBSEL_SHIFT)
#define G2SB_CTX3_G2CONTROLSB_0_DBSEL_RANGE                     26:26
#define G2SB_CTX3_G2CONTROLSB_0_DBSEL_WOFFSET                   0x0
#define G2SB_CTX3_G2CONTROLSB_0_DBSEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_DBSEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLSB_0_DBSEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_DBSEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_DBSEL_DST_A                     _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLSB_0_DBSEL_DST_B                     _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2CONTROLSB_0_KEYEN_SHIFT                     _MK_SHIFT_CONST(27)
#define G2SB_CTX3_G2CONTROLSB_0_KEYEN_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLSB_0_KEYEN_SHIFT)
#define G2SB_CTX3_G2CONTROLSB_0_KEYEN_RANGE                     27:27
#define G2SB_CTX3_G2CONTROLSB_0_KEYEN_WOFFSET                   0x0
#define G2SB_CTX3_G2CONTROLSB_0_KEYEN_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_KEYEN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLSB_0_KEYEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_KEYEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_KEYEN_DISABLE                   _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLSB_0_KEYEN_ENABLE                    _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2CONTROLSB_0_KPOL_SHIFT                      _MK_SHIFT_CONST(28)
#define G2SB_CTX3_G2CONTROLSB_0_KPOL_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLSB_0_KPOL_SHIFT)
#define G2SB_CTX3_G2CONTROLSB_0_KPOL_RANGE                      28:28
#define G2SB_CTX3_G2CONTROLSB_0_KPOL_WOFFSET                    0x0
#define G2SB_CTX3_G2CONTROLSB_0_KPOL_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_KPOL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLSB_0_KPOL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_KPOL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_KPOL_WITHIN_BOUNDS                      _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLSB_0_KPOL_OUTSIDE_BOUNDS                     _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2CONTROLSB_0_ENDITH_SHIFT                    _MK_SHIFT_CONST(30)
#define G2SB_CTX3_G2CONTROLSB_0_ENDITH_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLSB_0_ENDITH_SHIFT)
#define G2SB_CTX3_G2CONTROLSB_0_ENDITH_RANGE                    30:30
#define G2SB_CTX3_G2CONTROLSB_0_ENDITH_WOFFSET                  0x0
#define G2SB_CTX3_G2CONTROLSB_0_ENDITH_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_ENDITH_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLSB_0_ENDITH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_ENDITH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_ENDITH_DISABLE                  _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLSB_0_ENDITH_ENABLE                   _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2CONTROLSB_0_DISDW_SHIFT                     _MK_SHIFT_CONST(31)
#define G2SB_CTX3_G2CONTROLSB_0_DISDW_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLSB_0_DISDW_SHIFT)
#define G2SB_CTX3_G2CONTROLSB_0_DISDW_RANGE                     31:31
#define G2SB_CTX3_G2CONTROLSB_0_DISDW_WOFFSET                   0x0
#define G2SB_CTX3_G2CONTROLSB_0_DISDW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_DISDW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLSB_0_DISDW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_DISDW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSB_0_DISDW_GOTO_IMAGE_BUFFER                 _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLSB_0_DISDW_GOTO_EPP                  _MK_ENUM_CONST(1)


// Register G2SB_CTX3_G2CONTROLSECOND_0
#define G2SB_CTX3_G2CONTROLSECOND_0                     _MK_ADDR_CONST(0x101e)
#define G2SB_CTX3_G2CONTROLSECOND_0_SECURE                      0x0
#define G2SB_CTX3_G2CONTROLSECOND_0_WORD_COUNT                  0x1
#define G2SB_CTX3_G2CONTROLSECOND_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_RESET_MASK                  _MK_MASK_CONST(0x3f61c3fe)
#define G2SB_CTX3_G2CONTROLSECOND_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_READ_MASK                   _MK_MASK_CONST(0x3f71c3fe)
#define G2SB_CTX3_G2CONTROLSECOND_0_WRITE_MASK                  _MK_MASK_CONST(0x3f71c3fe)
#define G2SB_CTX3_G2CONTROLSECOND_0_BITSWAP_SHIFT                       _MK_SHIFT_CONST(1)
#define G2SB_CTX3_G2CONTROLSECOND_0_BITSWAP_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLSECOND_0_BITSWAP_SHIFT)
#define G2SB_CTX3_G2CONTROLSECOND_0_BITSWAP_RANGE                       1:1
#define G2SB_CTX3_G2CONTROLSECOND_0_BITSWAP_WOFFSET                     0x0
#define G2SB_CTX3_G2CONTROLSECOND_0_BITSWAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_BITSWAP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLSECOND_0_BITSWAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_BITSWAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_BITSWAP_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLSECOND_0_BITSWAP_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2CONTROLSECOND_0_BEBSWAP_SHIFT                       _MK_SHIFT_CONST(2)
#define G2SB_CTX3_G2CONTROLSECOND_0_BEBSWAP_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLSECOND_0_BEBSWAP_SHIFT)
#define G2SB_CTX3_G2CONTROLSECOND_0_BEBSWAP_RANGE                       2:2
#define G2SB_CTX3_G2CONTROLSECOND_0_BEBSWAP_WOFFSET                     0x0
#define G2SB_CTX3_G2CONTROLSECOND_0_BEBSWAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_BEBSWAP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLSECOND_0_BEBSWAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_BEBSWAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_BEBSWAP_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLSECOND_0_BEBSWAP_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2CONTROLSECOND_0_BEWSWAP_SHIFT                       _MK_SHIFT_CONST(3)
#define G2SB_CTX3_G2CONTROLSECOND_0_BEWSWAP_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLSECOND_0_BEWSWAP_SHIFT)
#define G2SB_CTX3_G2CONTROLSECOND_0_BEWSWAP_RANGE                       3:3
#define G2SB_CTX3_G2CONTROLSECOND_0_BEWSWAP_WOFFSET                     0x0
#define G2SB_CTX3_G2CONTROLSECOND_0_BEWSWAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_BEWSWAP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLSECOND_0_BEWSWAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_BEWSWAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_BEWSWAP_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLSECOND_0_BEWSWAP_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2CONTROLSECOND_0_ALPTYPE_SHIFT                       _MK_SHIFT_CONST(4)
#define G2SB_CTX3_G2CONTROLSECOND_0_ALPTYPE_FIELD                       _MK_FIELD_CONST(0x1f, G2SB_CTX3_G2CONTROLSECOND_0_ALPTYPE_SHIFT)
#define G2SB_CTX3_G2CONTROLSECOND_0_ALPTYPE_RANGE                       8:4
#define G2SB_CTX3_G2CONTROLSECOND_0_ALPTYPE_WOFFSET                     0x0
#define G2SB_CTX3_G2CONTROLSECOND_0_ALPTYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_ALPTYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define G2SB_CTX3_G2CONTROLSECOND_0_ALPTYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_ALPTYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_ALPTYPE_FIX                 _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLSECOND_0_ALPTYPE_PL1BPP                      _MK_ENUM_CONST(1)
#define G2SB_CTX3_G2CONTROLSECOND_0_ALPTYPE_PL2BPP                      _MK_ENUM_CONST(2)
#define G2SB_CTX3_G2CONTROLSECOND_0_ALPTYPE_PL4BPP                      _MK_ENUM_CONST(3)
#define G2SB_CTX3_G2CONTROLSECOND_0_ALPTYPE_PL8BPP                      _MK_ENUM_CONST(4)
#define G2SB_CTX3_G2CONTROLSECOND_0_ALPTYPE_PL44BPP                     _MK_ENUM_CONST(5)
#define G2SB_CTX3_G2CONTROLSECOND_0_ALPTYPE_PLS1BPP                     _MK_ENUM_CONST(6)
#define G2SB_CTX3_G2CONTROLSECOND_0_ALPTYPE_PLS4BPPAL                   _MK_ENUM_CONST(7)
#define G2SB_CTX3_G2CONTROLSECOND_0_ALPTYPE_PLS4BPP                     _MK_ENUM_CONST(8)
#define G2SB_CTX3_G2CONTROLSECOND_0_ALPTYPE_PLS8BPP                     _MK_ENUM_CONST(9)
#define G2SB_CTX3_G2CONTROLSECOND_0_ALPTYPE_PLS8BX                      _MK_ENUM_CONST(10)
#define G2SB_CTX3_G2CONTROLSECOND_0_ALPTYPE_PLS1BPPAL                   _MK_ENUM_CONST(11)

#define G2SB_CTX3_G2CONTROLSECOND_0_ALPSRCORDST_SHIFT                   _MK_SHIFT_CONST(9)
#define G2SB_CTX3_G2CONTROLSECOND_0_ALPSRCORDST_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLSECOND_0_ALPSRCORDST_SHIFT)
#define G2SB_CTX3_G2CONTROLSECOND_0_ALPSRCORDST_RANGE                   9:9
#define G2SB_CTX3_G2CONTROLSECOND_0_ALPSRCORDST_WOFFSET                 0x0
#define G2SB_CTX3_G2CONTROLSECOND_0_ALPSRCORDST_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_ALPSRCORDST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLSECOND_0_ALPSRCORDST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_ALPSRCORDST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_ALPSRCORDST_DISABLE                 _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLSECOND_0_ALPSRCORDST_ENABLE                  _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2CONTROLSECOND_0_PXLREP_SHIFT                        _MK_SHIFT_CONST(14)
#define G2SB_CTX3_G2CONTROLSECOND_0_PXLREP_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLSECOND_0_PXLREP_SHIFT)
#define G2SB_CTX3_G2CONTROLSECOND_0_PXLREP_RANGE                        14:14
#define G2SB_CTX3_G2CONTROLSECOND_0_PXLREP_WOFFSET                      0x0
#define G2SB_CTX3_G2CONTROLSECOND_0_PXLREP_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_PXLREP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLSECOND_0_PXLREP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_PXLREP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_PXLREP_DISABLE                      _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLSECOND_0_PXLREP_ENABLE                       _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2CONTROLSECOND_0_SWAPBLT_SHIFT                       _MK_SHIFT_CONST(15)
#define G2SB_CTX3_G2CONTROLSECOND_0_SWAPBLT_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLSECOND_0_SWAPBLT_SHIFT)
#define G2SB_CTX3_G2CONTROLSECOND_0_SWAPBLT_RANGE                       15:15
#define G2SB_CTX3_G2CONTROLSECOND_0_SWAPBLT_WOFFSET                     0x0
#define G2SB_CTX3_G2CONTROLSECOND_0_SWAPBLT_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_SWAPBLT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLSECOND_0_SWAPBLT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_SWAPBLT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CONTROLSECOND_0_VCAA_SAFE_MODE_SHIFT                        _MK_SHIFT_CONST(16)
#define G2SB_CTX3_G2CONTROLSECOND_0_VCAA_SAFE_MODE_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLSECOND_0_VCAA_SAFE_MODE_SHIFT)
#define G2SB_CTX3_G2CONTROLSECOND_0_VCAA_SAFE_MODE_RANGE                        16:16
#define G2SB_CTX3_G2CONTROLSECOND_0_VCAA_SAFE_MODE_WOFFSET                      0x0
#define G2SB_CTX3_G2CONTROLSECOND_0_VCAA_SAFE_MODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_VCAA_SAFE_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLSECOND_0_VCAA_SAFE_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_VCAA_SAFE_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_VCAA_SAFE_MODE_DISABLE                      _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLSECOND_0_VCAA_SAFE_MODE_ENABLE                       _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2CONTROLSECOND_0_G2NOSTOP_SHIFT                      _MK_SHIFT_CONST(20)
#define G2SB_CTX3_G2CONTROLSECOND_0_G2NOSTOP_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLSECOND_0_G2NOSTOP_SHIFT)
#define G2SB_CTX3_G2CONTROLSECOND_0_G2NOSTOP_RANGE                      20:20
#define G2SB_CTX3_G2CONTROLSECOND_0_G2NOSTOP_WOFFSET                    0x0
#define G2SB_CTX3_G2CONTROLSECOND_0_G2NOSTOP_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_G2NOSTOP_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_G2NOSTOP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_G2NOSTOP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CONTROLSECOND_0_CLIPC_SHIFT                 _MK_SHIFT_CONST(21)
#define G2SB_CTX3_G2CONTROLSECOND_0_CLIPC_FIELD                 _MK_FIELD_CONST(0x3, G2SB_CTX3_G2CONTROLSECOND_0_CLIPC_SHIFT)
#define G2SB_CTX3_G2CONTROLSECOND_0_CLIPC_RANGE                 22:21
#define G2SB_CTX3_G2CONTROLSECOND_0_CLIPC_WOFFSET                       0x0
#define G2SB_CTX3_G2CONTROLSECOND_0_CLIPC_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_CLIPC_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define G2SB_CTX3_G2CONTROLSECOND_0_CLIPC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_CLIPC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CONTROLSECOND_0_FR_MODE_SHIFT                       _MK_SHIFT_CONST(24)
#define G2SB_CTX3_G2CONTROLSECOND_0_FR_MODE_FIELD                       _MK_FIELD_CONST(0x3, G2SB_CTX3_G2CONTROLSECOND_0_FR_MODE_SHIFT)
#define G2SB_CTX3_G2CONTROLSECOND_0_FR_MODE_RANGE                       25:24
#define G2SB_CTX3_G2CONTROLSECOND_0_FR_MODE_WOFFSET                     0x0
#define G2SB_CTX3_G2CONTROLSECOND_0_FR_MODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_FR_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define G2SB_CTX3_G2CONTROLSECOND_0_FR_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_FR_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_FR_MODE_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLSECOND_0_FR_MODE_SRC_DST_COPY                        _MK_ENUM_CONST(1)
#define G2SB_CTX3_G2CONTROLSECOND_0_FR_MODE_SQUARE                      _MK_ENUM_CONST(2)
#define G2SB_CTX3_G2CONTROLSECOND_0_FR_MODE_BLANK                       _MK_ENUM_CONST(3)

#define G2SB_CTX3_G2CONTROLSECOND_0_FR_TYPE_SHIFT                       _MK_SHIFT_CONST(26)
#define G2SB_CTX3_G2CONTROLSECOND_0_FR_TYPE_FIELD                       _MK_FIELD_CONST(0x7, G2SB_CTX3_G2CONTROLSECOND_0_FR_TYPE_SHIFT)
#define G2SB_CTX3_G2CONTROLSECOND_0_FR_TYPE_RANGE                       28:26
#define G2SB_CTX3_G2CONTROLSECOND_0_FR_TYPE_WOFFSET                     0x0
#define G2SB_CTX3_G2CONTROLSECOND_0_FR_TYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_FR_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define G2SB_CTX3_G2CONTROLSECOND_0_FR_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_FR_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_FR_TYPE_FLIP_X                      _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLSECOND_0_FR_TYPE_FLIP_Y                      _MK_ENUM_CONST(1)
#define G2SB_CTX3_G2CONTROLSECOND_0_FR_TYPE_TRANS_LR                    _MK_ENUM_CONST(2)
#define G2SB_CTX3_G2CONTROLSECOND_0_FR_TYPE_TRANS_RL                    _MK_ENUM_CONST(3)
#define G2SB_CTX3_G2CONTROLSECOND_0_FR_TYPE_ROT_90                      _MK_ENUM_CONST(4)
#define G2SB_CTX3_G2CONTROLSECOND_0_FR_TYPE_ROT_180                     _MK_ENUM_CONST(5)
#define G2SB_CTX3_G2CONTROLSECOND_0_FR_TYPE_ROT_270                     _MK_ENUM_CONST(6)
#define G2SB_CTX3_G2CONTROLSECOND_0_FR_TYPE_IDENTITY                    _MK_ENUM_CONST(7)

#define G2SB_CTX3_G2CONTROLSECOND_0_FR_READWAIT_SHIFT                   _MK_SHIFT_CONST(29)
#define G2SB_CTX3_G2CONTROLSECOND_0_FR_READWAIT_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLSECOND_0_FR_READWAIT_SHIFT)
#define G2SB_CTX3_G2CONTROLSECOND_0_FR_READWAIT_RANGE                   29:29
#define G2SB_CTX3_G2CONTROLSECOND_0_FR_READWAIT_WOFFSET                 0x0
#define G2SB_CTX3_G2CONTROLSECOND_0_FR_READWAIT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_FR_READWAIT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLSECOND_0_FR_READWAIT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_FR_READWAIT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLSECOND_0_FR_READWAIT_DISABLE                 _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLSECOND_0_FR_READWAIT_ENABLE                  _MK_ENUM_CONST(1)


// Register G2SB_CTX3_G2CONTROLMAIN_0
#define G2SB_CTX3_G2CONTROLMAIN_0                       _MK_ADDR_CONST(0x101f)
#define G2SB_CTX3_G2CONTROLMAIN_0_SECURE                        0x0
#define G2SB_CTX3_G2CONTROLMAIN_0_WORD_COUNT                    0x1
#define G2SB_CTX3_G2CONTROLMAIN_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_RESET_MASK                    _MK_MASK_CONST(0x7eccffff)
#define G2SB_CTX3_G2CONTROLMAIN_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_READ_MASK                     _MK_MASK_CONST(0x7fffffff)
#define G2SB_CTX3_G2CONTROLMAIN_0_WRITE_MASK                    _MK_MASK_CONST(0x7fffffff)
#define G2SB_CTX3_G2CONTROLMAIN_0_CMDT_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2CONTROLMAIN_0_CMDT_FIELD                    _MK_FIELD_CONST(0x3, G2SB_CTX3_G2CONTROLMAIN_0_CMDT_SHIFT)
#define G2SB_CTX3_G2CONTROLMAIN_0_CMDT_RANGE                    1:0
#define G2SB_CTX3_G2CONTROLMAIN_0_CMDT_WOFFSET                  0x0
#define G2SB_CTX3_G2CONTROLMAIN_0_CMDT_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_CMDT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_CTX3_G2CONTROLMAIN_0_CMDT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_CMDT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_CMDT_BITBLT                   _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLMAIN_0_CMDT_LINEDRAW                 _MK_ENUM_CONST(1)
#define G2SB_CTX3_G2CONTROLMAIN_0_CMDT_VCAA                     _MK_ENUM_CONST(2)
#define G2SB_CTX3_G2CONTROLMAIN_0_CMDT_RESERVED1                        _MK_ENUM_CONST(3)

#define G2SB_CTX3_G2CONTROLMAIN_0_TURBOFILL_SHIFT                       _MK_SHIFT_CONST(2)
#define G2SB_CTX3_G2CONTROLMAIN_0_TURBOFILL_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLMAIN_0_TURBOFILL_SHIFT)
#define G2SB_CTX3_G2CONTROLMAIN_0_TURBOFILL_RANGE                       2:2
#define G2SB_CTX3_G2CONTROLMAIN_0_TURBOFILL_WOFFSET                     0x0
#define G2SB_CTX3_G2CONTROLMAIN_0_TURBOFILL_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_TURBOFILL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLMAIN_0_TURBOFILL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_TURBOFILL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CONTROLMAIN_0_TEST0BIT_SHIFT                        _MK_SHIFT_CONST(3)
#define G2SB_CTX3_G2CONTROLMAIN_0_TEST0BIT_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLMAIN_0_TEST0BIT_SHIFT)
#define G2SB_CTX3_G2CONTROLMAIN_0_TEST0BIT_RANGE                        3:3
#define G2SB_CTX3_G2CONTROLMAIN_0_TEST0BIT_WOFFSET                      0x0
#define G2SB_CTX3_G2CONTROLMAIN_0_TEST0BIT_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_TEST0BIT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLMAIN_0_TEST0BIT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_TEST0BIT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_TEST0BIT_DISABLE                      _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLMAIN_0_TEST0BIT_ENABLE                       _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2CONTROLMAIN_0_FADEN_SHIFT                   _MK_SHIFT_CONST(4)
#define G2SB_CTX3_G2CONTROLMAIN_0_FADEN_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLMAIN_0_FADEN_SHIFT)
#define G2SB_CTX3_G2CONTROLMAIN_0_FADEN_RANGE                   4:4
#define G2SB_CTX3_G2CONTROLMAIN_0_FADEN_WOFFSET                 0x0
#define G2SB_CTX3_G2CONTROLMAIN_0_FADEN_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_FADEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLMAIN_0_FADEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_FADEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_FADEN_DISABLE                 _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLMAIN_0_FADEN_ENABLE                  _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2CONTROLMAIN_0_ALPEN_SHIFT                   _MK_SHIFT_CONST(5)
#define G2SB_CTX3_G2CONTROLMAIN_0_ALPEN_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLMAIN_0_ALPEN_SHIFT)
#define G2SB_CTX3_G2CONTROLMAIN_0_ALPEN_RANGE                   5:5
#define G2SB_CTX3_G2CONTROLMAIN_0_ALPEN_WOFFSET                 0x0
#define G2SB_CTX3_G2CONTROLMAIN_0_ALPEN_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_ALPEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLMAIN_0_ALPEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_ALPEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CONTROLMAIN_0_SRCSLD_SHIFT                  _MK_SHIFT_CONST(6)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCSLD_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLMAIN_0_SRCSLD_SHIFT)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCSLD_RANGE                  6:6
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCSLD_WOFFSET                        0x0
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCSLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCSLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCSLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCSLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCSLD_DISABLE                        _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCSLD_ENABLE                 _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2CONTROLMAIN_0_PATSLD_SHIFT                  _MK_SHIFT_CONST(7)
#define G2SB_CTX3_G2CONTROLMAIN_0_PATSLD_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLMAIN_0_PATSLD_SHIFT)
#define G2SB_CTX3_G2CONTROLMAIN_0_PATSLD_RANGE                  7:7
#define G2SB_CTX3_G2CONTROLMAIN_0_PATSLD_WOFFSET                        0x0
#define G2SB_CTX3_G2CONTROLMAIN_0_PATSLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_PATSLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLMAIN_0_PATSLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_PATSLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_PATSLD_DISABLE                        _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLMAIN_0_PATSLD_ENABLE                 _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2CONTROLMAIN_0_PATFL_SHIFT                   _MK_SHIFT_CONST(8)
#define G2SB_CTX3_G2CONTROLMAIN_0_PATFL_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLMAIN_0_PATFL_SHIFT)
#define G2SB_CTX3_G2CONTROLMAIN_0_PATFL_RANGE                   8:8
#define G2SB_CTX3_G2CONTROLMAIN_0_PATFL_WOFFSET                 0x0
#define G2SB_CTX3_G2CONTROLMAIN_0_PATFL_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_PATFL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLMAIN_0_PATFL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_PATFL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_PATFL_DISABLE                 _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLMAIN_0_PATFL_ENABLE                  _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2CONTROLMAIN_0_XDIR_SHIFT                    _MK_SHIFT_CONST(9)
#define G2SB_CTX3_G2CONTROLMAIN_0_XDIR_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLMAIN_0_XDIR_SHIFT)
#define G2SB_CTX3_G2CONTROLMAIN_0_XDIR_RANGE                    9:9
#define G2SB_CTX3_G2CONTROLMAIN_0_XDIR_WOFFSET                  0x0
#define G2SB_CTX3_G2CONTROLMAIN_0_XDIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_XDIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLMAIN_0_XDIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_XDIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CONTROLMAIN_0_YDIR_SHIFT                    _MK_SHIFT_CONST(10)
#define G2SB_CTX3_G2CONTROLMAIN_0_YDIR_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLMAIN_0_YDIR_SHIFT)
#define G2SB_CTX3_G2CONTROLMAIN_0_YDIR_RANGE                    10:10
#define G2SB_CTX3_G2CONTROLMAIN_0_YDIR_WOFFSET                  0x0
#define G2SB_CTX3_G2CONTROLMAIN_0_YDIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_YDIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLMAIN_0_YDIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_YDIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CONTROLMAIN_0_XYTDW_SHIFT                   _MK_SHIFT_CONST(11)
#define G2SB_CTX3_G2CONTROLMAIN_0_XYTDW_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLMAIN_0_XYTDW_SHIFT)
#define G2SB_CTX3_G2CONTROLMAIN_0_XYTDW_RANGE                   11:11
#define G2SB_CTX3_G2CONTROLMAIN_0_XYTDW_WOFFSET                 0x0
#define G2SB_CTX3_G2CONTROLMAIN_0_XYTDW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_XYTDW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLMAIN_0_XYTDW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_XYTDW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CONTROLMAIN_0_SRCPACK_SHIFT                 _MK_SHIFT_CONST(12)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCPACK_FIELD                 _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLMAIN_0_SRCPACK_SHIFT)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCPACK_RANGE                 12:12
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCPACK_WOFFSET                       0x0
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCPACK_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCPACK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCPACK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCPACK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCPACK_DISABLE                       _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCPACK_ENABLE                        _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2CONTROLMAIN_0_PATPACK_SHIFT                 _MK_SHIFT_CONST(13)
#define G2SB_CTX3_G2CONTROLMAIN_0_PATPACK_FIELD                 _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLMAIN_0_PATPACK_SHIFT)
#define G2SB_CTX3_G2CONTROLMAIN_0_PATPACK_RANGE                 13:13
#define G2SB_CTX3_G2CONTROLMAIN_0_PATPACK_WOFFSET                       0x0
#define G2SB_CTX3_G2CONTROLMAIN_0_PATPACK_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_PATPACK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLMAIN_0_PATPACK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_PATPACK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_PATPACK_DISABLE                       _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLMAIN_0_PATPACK_ENABLE                        _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2CONTROLMAIN_0_YFLIP_SHIFT                   _MK_SHIFT_CONST(14)
#define G2SB_CTX3_G2CONTROLMAIN_0_YFLIP_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLMAIN_0_YFLIP_SHIFT)
#define G2SB_CTX3_G2CONTROLMAIN_0_YFLIP_RANGE                   14:14
#define G2SB_CTX3_G2CONTROLMAIN_0_YFLIP_WOFFSET                 0x0
#define G2SB_CTX3_G2CONTROLMAIN_0_YFLIP_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_YFLIP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLMAIN_0_YFLIP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_YFLIP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_YFLIP_DSIABLE                 _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLMAIN_0_YFLIP_ENABLE                  _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2CONTROLMAIN_0_SRCSEL_SHIFT                  _MK_SHIFT_CONST(15)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCSEL_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLMAIN_0_SRCSEL_SHIFT)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCSEL_RANGE                  15:15
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCSEL_WOFFSET                        0x0
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCSEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCSEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCSEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCSEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCSEL_SCREEN                 _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCSEL_MEMORY                 _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2CONTROLMAIN_0_DSTCD_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX3_G2CONTROLMAIN_0_DSTCD_FIELD                   _MK_FIELD_CONST(0x3, G2SB_CTX3_G2CONTROLMAIN_0_DSTCD_SHIFT)
#define G2SB_CTX3_G2CONTROLMAIN_0_DSTCD_RANGE                   17:16
#define G2SB_CTX3_G2CONTROLMAIN_0_DSTCD_WOFFSET                 0x0
#define G2SB_CTX3_G2CONTROLMAIN_0_DSTCD_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_DSTCD_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_DSTCD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_DSTCD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_DSTCD_BPP8                    _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLMAIN_0_DSTCD_BPP16                   _MK_ENUM_CONST(1)
#define G2SB_CTX3_G2CONTROLMAIN_0_DSTCD_BPP32                   _MK_ENUM_CONST(2)
#define G2SB_CTX3_G2CONTROLMAIN_0_DSTCD_RESERVED3                       _MK_ENUM_CONST(3)

#define G2SB_CTX3_G2CONTROLMAIN_0_DSTT_SHIFT                    _MK_SHIFT_CONST(18)
#define G2SB_CTX3_G2CONTROLMAIN_0_DSTT_FIELD                    _MK_FIELD_CONST(0x3, G2SB_CTX3_G2CONTROLMAIN_0_DSTT_SHIFT)
#define G2SB_CTX3_G2CONTROLMAIN_0_DSTT_RANGE                    19:18
#define G2SB_CTX3_G2CONTROLMAIN_0_DSTT_WOFFSET                  0x0
#define G2SB_CTX3_G2CONTROLMAIN_0_DSTT_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_DSTT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_CTX3_G2CONTROLMAIN_0_DSTT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_DSTT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CONTROLMAIN_0_SRCCD_SHIFT                   _MK_SHIFT_CONST(20)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCCD_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLMAIN_0_SRCCD_SHIFT)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCCD_RANGE                   20:20
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCCD_WOFFSET                 0x0
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCCD_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCCD_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCCD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCCD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CONTROLMAIN_0_HLMONO_SHIFT                  _MK_SHIFT_CONST(21)
#define G2SB_CTX3_G2CONTROLMAIN_0_HLMONO_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLMAIN_0_HLMONO_SHIFT)
#define G2SB_CTX3_G2CONTROLMAIN_0_HLMONO_RANGE                  21:21
#define G2SB_CTX3_G2CONTROLMAIN_0_HLMONO_WOFFSET                        0x0
#define G2SB_CTX3_G2CONTROLMAIN_0_HLMONO_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_HLMONO_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_HLMONO_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_HLMONO_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CONTROLMAIN_0_SRCT_SHIFT                    _MK_SHIFT_CONST(22)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCT_FIELD                    _MK_FIELD_CONST(0x3, G2SB_CTX3_G2CONTROLMAIN_0_SRCT_SHIFT)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCT_RANGE                    23:22
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCT_WOFFSET                  0x0
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCT_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CONTROLMAIN_0_SRCBAS_SHIFT                  _MK_SHIFT_CONST(24)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCBAS_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLMAIN_0_SRCBAS_SHIFT)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCBAS_RANGE                  24:24
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCBAS_WOFFSET                        0x0
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCBAS_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCBAS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCBAS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCBAS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CONTROLMAIN_0_GCSW_SHIFT                    _MK_SHIFT_CONST(25)
#define G2SB_CTX3_G2CONTROLMAIN_0_GCSW_FIELD                    _MK_FIELD_CONST(0x3, G2SB_CTX3_G2CONTROLMAIN_0_GCSW_SHIFT)
#define G2SB_CTX3_G2CONTROLMAIN_0_GCSW_RANGE                    26:25
#define G2SB_CTX3_G2CONTROLMAIN_0_GCSW_WOFFSET                  0x0
#define G2SB_CTX3_G2CONTROLMAIN_0_GCSW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_GCSW_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_CTX3_G2CONTROLMAIN_0_GCSW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_GCSW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CONTROLMAIN_0_SRCDIR_SHIFT                  _MK_SHIFT_CONST(27)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCDIR_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLMAIN_0_SRCDIR_SHIFT)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCDIR_RANGE                  27:27
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCDIR_WOFFSET                        0x0
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCDIR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCDIR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCDIR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_SRCDIR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CONTROLMAIN_0_DSTDIR_SHIFT                  _MK_SHIFT_CONST(28)
#define G2SB_CTX3_G2CONTROLMAIN_0_DSTDIR_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLMAIN_0_DSTDIR_SHIFT)
#define G2SB_CTX3_G2CONTROLMAIN_0_DSTDIR_RANGE                  28:28
#define G2SB_CTX3_G2CONTROLMAIN_0_DSTDIR_WOFFSET                        0x0
#define G2SB_CTX3_G2CONTROLMAIN_0_DSTDIR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_DSTDIR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLMAIN_0_DSTDIR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_DSTDIR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CONTROLMAIN_0_DST_RD_WR_SEP_SHIFT                   _MK_SHIFT_CONST(29)
#define G2SB_CTX3_G2CONTROLMAIN_0_DST_RD_WR_SEP_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLMAIN_0_DST_RD_WR_SEP_SHIFT)
#define G2SB_CTX3_G2CONTROLMAIN_0_DST_RD_WR_SEP_RANGE                   29:29
#define G2SB_CTX3_G2CONTROLMAIN_0_DST_RD_WR_SEP_WOFFSET                 0x0
#define G2SB_CTX3_G2CONTROLMAIN_0_DST_RD_WR_SEP_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_DST_RD_WR_SEP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLMAIN_0_DST_RD_WR_SEP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_DST_RD_WR_SEP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CONTROLMAIN_0_PATSEL_SHIFT                  _MK_SHIFT_CONST(30)
#define G2SB_CTX3_G2CONTROLMAIN_0_PATSEL_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CONTROLMAIN_0_PATSEL_SHIFT)
#define G2SB_CTX3_G2CONTROLMAIN_0_PATSEL_RANGE                  30:30
#define G2SB_CTX3_G2CONTROLMAIN_0_PATSEL_WOFFSET                        0x0
#define G2SB_CTX3_G2CONTROLMAIN_0_PATSEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_PATSEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CONTROLMAIN_0_PATSEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_PATSEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CONTROLMAIN_0_PATSEL_SCREEN                 _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CONTROLMAIN_0_PATSEL_MEMORY                 _MK_ENUM_CONST(1)


// Register G2SB_CTX3_G2ROPFADE_0
#define G2SB_CTX3_G2ROPFADE_0                   _MK_ADDR_CONST(0x1020)
#define G2SB_CTX3_G2ROPFADE_0_SECURE                    0x0
#define G2SB_CTX3_G2ROPFADE_0_WORD_COUNT                        0x1
#define G2SB_CTX3_G2ROPFADE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2ROPFADE_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define G2SB_CTX3_G2ROPFADE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2ROPFADE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2ROPFADE_0_READ_MASK                         _MK_MASK_CONST(0xffff00ff)
#define G2SB_CTX3_G2ROPFADE_0_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define G2SB_CTX3_G2ROPFADE_0_ROP_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2ROPFADE_0_ROP_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX3_G2ROPFADE_0_ROP_SHIFT)
#define G2SB_CTX3_G2ROPFADE_0_ROP_RANGE                 7:0
#define G2SB_CTX3_G2ROPFADE_0_ROP_WOFFSET                       0x0
#define G2SB_CTX3_G2ROPFADE_0_ROP_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2ROPFADE_0_ROP_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define G2SB_CTX3_G2ROPFADE_0_ROP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2ROPFADE_0_ROP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2ROPFADE_0_FADCOE_SHIFT                      _MK_SHIFT_CONST(16)
#define G2SB_CTX3_G2ROPFADE_0_FADCOE_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX3_G2ROPFADE_0_FADCOE_SHIFT)
#define G2SB_CTX3_G2ROPFADE_0_FADCOE_RANGE                      23:16
#define G2SB_CTX3_G2ROPFADE_0_FADCOE_WOFFSET                    0x0
#define G2SB_CTX3_G2ROPFADE_0_FADCOE_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2ROPFADE_0_FADCOE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2ROPFADE_0_FADCOE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2ROPFADE_0_FADCOE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2ROPFADE_0_FADOFF_SHIFT                      _MK_SHIFT_CONST(24)
#define G2SB_CTX3_G2ROPFADE_0_FADOFF_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX3_G2ROPFADE_0_FADOFF_SHIFT)
#define G2SB_CTX3_G2ROPFADE_0_FADOFF_RANGE                      31:24
#define G2SB_CTX3_G2ROPFADE_0_FADOFF_WOFFSET                    0x0
#define G2SB_CTX3_G2ROPFADE_0_FADOFF_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2ROPFADE_0_FADOFF_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2ROPFADE_0_FADOFF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2ROPFADE_0_FADOFF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2ALPHABLEND_0
#define G2SB_CTX3_G2ALPHABLEND_0                        _MK_ADDR_CONST(0x1021)
#define G2SB_CTX3_G2ALPHABLEND_0_SECURE                         0x0
#define G2SB_CTX3_G2ALPHABLEND_0_WORD_COUNT                     0x1
#define G2SB_CTX3_G2ALPHABLEND_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2ALPHABLEND_0_RESET_MASK                     _MK_MASK_CONST(0x100)
#define G2SB_CTX3_G2ALPHABLEND_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2ALPHABLEND_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2ALPHABLEND_0_READ_MASK                      _MK_MASK_CONST(0xffff01ff)
#define G2SB_CTX3_G2ALPHABLEND_0_WRITE_MASK                     _MK_MASK_CONST(0xffff01ff)
#define G2SB_CTX3_G2ALPHABLEND_0_ALPHA_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2ALPHABLEND_0_ALPHA_FIELD                    _MK_FIELD_CONST(0xff, G2SB_CTX3_G2ALPHABLEND_0_ALPHA_SHIFT)
#define G2SB_CTX3_G2ALPHABLEND_0_ALPHA_RANGE                    7:0
#define G2SB_CTX3_G2ALPHABLEND_0_ALPHA_WOFFSET                  0x0
#define G2SB_CTX3_G2ALPHABLEND_0_ALPHA_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2ALPHABLEND_0_ALPHA_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2ALPHABLEND_0_ALPHA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2ALPHABLEND_0_ALPHA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2ALPHABLEND_0_ALPHAINV_SHIFT                 _MK_SHIFT_CONST(8)
#define G2SB_CTX3_G2ALPHABLEND_0_ALPHAINV_FIELD                 _MK_FIELD_CONST(0x1, G2SB_CTX3_G2ALPHABLEND_0_ALPHAINV_SHIFT)
#define G2SB_CTX3_G2ALPHABLEND_0_ALPHAINV_RANGE                 8:8
#define G2SB_CTX3_G2ALPHABLEND_0_ALPHAINV_WOFFSET                       0x0
#define G2SB_CTX3_G2ALPHABLEND_0_ALPHAINV_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2ALPHABLEND_0_ALPHAINV_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2ALPHABLEND_0_ALPHAINV_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2ALPHABLEND_0_ALPHAINV_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2ALPHABLEND_0_ALPHA0V_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_CTX3_G2ALPHABLEND_0_ALPHA0V_FIELD                  _MK_FIELD_CONST(0xff, G2SB_CTX3_G2ALPHABLEND_0_ALPHA0V_SHIFT)
#define G2SB_CTX3_G2ALPHABLEND_0_ALPHA0V_RANGE                  23:16
#define G2SB_CTX3_G2ALPHABLEND_0_ALPHA0V_WOFFSET                        0x0
#define G2SB_CTX3_G2ALPHABLEND_0_ALPHA0V_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2ALPHABLEND_0_ALPHA0V_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2ALPHABLEND_0_ALPHA0V_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2ALPHABLEND_0_ALPHA0V_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2ALPHABLEND_0_ALPHA1V_SHIFT                  _MK_SHIFT_CONST(24)
#define G2SB_CTX3_G2ALPHABLEND_0_ALPHA1V_FIELD                  _MK_FIELD_CONST(0xff, G2SB_CTX3_G2ALPHABLEND_0_ALPHA1V_SHIFT)
#define G2SB_CTX3_G2ALPHABLEND_0_ALPHA1V_RANGE                  31:24
#define G2SB_CTX3_G2ALPHABLEND_0_ALPHA1V_WOFFSET                        0x0
#define G2SB_CTX3_G2ALPHABLEND_0_ALPHA1V_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2ALPHABLEND_0_ALPHA1V_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2ALPHABLEND_0_ALPHA1V_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2ALPHABLEND_0_ALPHA1V_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2CLIPLEFTTOP_0
#define G2SB_CTX3_G2CLIPLEFTTOP_0                       _MK_ADDR_CONST(0x1022)
#define G2SB_CTX3_G2CLIPLEFTTOP_0_SECURE                        0x0
#define G2SB_CTX3_G2CLIPLEFTTOP_0_WORD_COUNT                    0x1
#define G2SB_CTX3_G2CLIPLEFTTOP_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CLIPLEFTTOP_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CLIPLEFTTOP_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CLIPLEFTTOP_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CLIPLEFTTOP_0_READ_MASK                     _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX3_G2CLIPLEFTTOP_0_WRITE_MASK                    _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX3_G2CLIPLEFTTOP_0_CLIPL_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2CLIPLEFTTOP_0_CLIPL_FIELD                   _MK_FIELD_CONST(0x7fff, G2SB_CTX3_G2CLIPLEFTTOP_0_CLIPL_SHIFT)
#define G2SB_CTX3_G2CLIPLEFTTOP_0_CLIPL_RANGE                   14:0
#define G2SB_CTX3_G2CLIPLEFTTOP_0_CLIPL_WOFFSET                 0x0
#define G2SB_CTX3_G2CLIPLEFTTOP_0_CLIPL_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CLIPLEFTTOP_0_CLIPL_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CLIPLEFTTOP_0_CLIPL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CLIPLEFTTOP_0_CLIPL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CLIPLEFTTOP_0_CLIPT_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX3_G2CLIPLEFTTOP_0_CLIPT_FIELD                   _MK_FIELD_CONST(0x7fff, G2SB_CTX3_G2CLIPLEFTTOP_0_CLIPT_SHIFT)
#define G2SB_CTX3_G2CLIPLEFTTOP_0_CLIPT_RANGE                   30:16
#define G2SB_CTX3_G2CLIPLEFTTOP_0_CLIPT_WOFFSET                 0x0
#define G2SB_CTX3_G2CLIPLEFTTOP_0_CLIPT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CLIPLEFTTOP_0_CLIPT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CLIPLEFTTOP_0_CLIPT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CLIPLEFTTOP_0_CLIPT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2CLIPRIGHTBOT_0
#define G2SB_CTX3_G2CLIPRIGHTBOT_0                      _MK_ADDR_CONST(0x1023)
#define G2SB_CTX3_G2CLIPRIGHTBOT_0_SECURE                       0x0
#define G2SB_CTX3_G2CLIPRIGHTBOT_0_WORD_COUNT                   0x1
#define G2SB_CTX3_G2CLIPRIGHTBOT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CLIPRIGHTBOT_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CLIPRIGHTBOT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CLIPRIGHTBOT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CLIPRIGHTBOT_0_READ_MASK                    _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX3_G2CLIPRIGHTBOT_0_WRITE_MASK                   _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX3_G2CLIPRIGHTBOT_0_CLIPR_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2CLIPRIGHTBOT_0_CLIPR_FIELD                  _MK_FIELD_CONST(0x7fff, G2SB_CTX3_G2CLIPRIGHTBOT_0_CLIPR_SHIFT)
#define G2SB_CTX3_G2CLIPRIGHTBOT_0_CLIPR_RANGE                  14:0
#define G2SB_CTX3_G2CLIPRIGHTBOT_0_CLIPR_WOFFSET                        0x0
#define G2SB_CTX3_G2CLIPRIGHTBOT_0_CLIPR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CLIPRIGHTBOT_0_CLIPR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CLIPRIGHTBOT_0_CLIPR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CLIPRIGHTBOT_0_CLIPR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CLIPRIGHTBOT_0_CLIPB_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_CTX3_G2CLIPRIGHTBOT_0_CLIPB_FIELD                  _MK_FIELD_CONST(0x7fff, G2SB_CTX3_G2CLIPRIGHTBOT_0_CLIPB_SHIFT)
#define G2SB_CTX3_G2CLIPRIGHTBOT_0_CLIPB_RANGE                  30:16
#define G2SB_CTX3_G2CLIPRIGHTBOT_0_CLIPB_WOFFSET                        0x0
#define G2SB_CTX3_G2CLIPRIGHTBOT_0_CLIPB_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CLIPRIGHTBOT_0_CLIPB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CLIPRIGHTBOT_0_CLIPB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CLIPRIGHTBOT_0_CLIPB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2PATPACK_0
#define G2SB_CTX3_G2PATPACK_0                   _MK_ADDR_CONST(0x1024)
#define G2SB_CTX3_G2PATPACK_0_SECURE                    0x0
#define G2SB_CTX3_G2PATPACK_0_WORD_COUNT                        0x1
#define G2SB_CTX3_G2PATPACK_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATPACK_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATPACK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATPACK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATPACK_0_READ_MASK                         _MK_MASK_CONST(0xf)
#define G2SB_CTX3_G2PATPACK_0_WRITE_MASK                        _MK_MASK_CONST(0xf)
#define G2SB_CTX3_G2PATPACK_0_PATLNGAP_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2PATPACK_0_PATLNGAP_FIELD                    _MK_FIELD_CONST(0xf, G2SB_CTX3_G2PATPACK_0_PATLNGAP_SHIFT)
#define G2SB_CTX3_G2PATPACK_0_PATLNGAP_RANGE                    3:0
#define G2SB_CTX3_G2PATPACK_0_PATLNGAP_WOFFSET                  0x0
#define G2SB_CTX3_G2PATPACK_0_PATLNGAP_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATPACK_0_PATLNGAP_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATPACK_0_PATLNGAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATPACK_0_PATLNGAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2PATPACK_SIZE_0
#define G2SB_CTX3_G2PATPACK_SIZE_0                      _MK_ADDR_CONST(0x1025)
#define G2SB_CTX3_G2PATPACK_SIZE_0_SECURE                       0x0
#define G2SB_CTX3_G2PATPACK_SIZE_0_WORD_COUNT                   0x1
#define G2SB_CTX3_G2PATPACK_SIZE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATPACK_SIZE_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATPACK_SIZE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATPACK_SIZE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATPACK_SIZE_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2PATPACK_SIZE_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2PATPACK_SIZE_0_PATMONOW_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2PATPACK_SIZE_0_PATMONOW_FIELD                       _MK_FIELD_CONST(0xffff, G2SB_CTX3_G2PATPACK_SIZE_0_PATMONOW_SHIFT)
#define G2SB_CTX3_G2PATPACK_SIZE_0_PATMONOW_RANGE                       15:0
#define G2SB_CTX3_G2PATPACK_SIZE_0_PATMONOW_WOFFSET                     0x0
#define G2SB_CTX3_G2PATPACK_SIZE_0_PATMONOW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATPACK_SIZE_0_PATMONOW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATPACK_SIZE_0_PATMONOW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATPACK_SIZE_0_PATMONOW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2PATPACK_SIZE_0_PATMONOH_SHIFT                       _MK_SHIFT_CONST(16)
#define G2SB_CTX3_G2PATPACK_SIZE_0_PATMONOH_FIELD                       _MK_FIELD_CONST(0xffff, G2SB_CTX3_G2PATPACK_SIZE_0_PATMONOH_SHIFT)
#define G2SB_CTX3_G2PATPACK_SIZE_0_PATMONOH_RANGE                       31:16
#define G2SB_CTX3_G2PATPACK_SIZE_0_PATMONOH_WOFFSET                     0x0
#define G2SB_CTX3_G2PATPACK_SIZE_0_PATMONOH_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATPACK_SIZE_0_PATMONOH_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATPACK_SIZE_0_PATMONOH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATPACK_SIZE_0_PATMONOH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2PATBA_0
#define G2SB_CTX3_G2PATBA_0                     _MK_ADDR_CONST(0x1026)
#define G2SB_CTX3_G2PATBA_0_SECURE                      0x0
#define G2SB_CTX3_G2PATBA_0_WORD_COUNT                  0x1
#define G2SB_CTX3_G2PATBA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATBA_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATBA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATBA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATBA_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2PATBA_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2PATBA_0_PATBA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2PATBA_0_PATBA_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX3_G2PATBA_0_PATBA_SHIFT)
#define G2SB_CTX3_G2PATBA_0_PATBA_RANGE                 31:0
#define G2SB_CTX3_G2PATBA_0_PATBA_WOFFSET                       0x0
#define G2SB_CTX3_G2PATBA_0_PATBA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATBA_0_PATBA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATBA_0_PATBA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATBA_0_PATBA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2PATOS_0
#define G2SB_CTX3_G2PATOS_0                     _MK_ADDR_CONST(0x1027)
#define G2SB_CTX3_G2PATOS_0_SECURE                      0x0
#define G2SB_CTX3_G2PATOS_0_WORD_COUNT                  0x1
#define G2SB_CTX3_G2PATOS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATOS_0_RESET_MASK                  _MK_MASK_CONST(0x600000)
#define G2SB_CTX3_G2PATOS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATOS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATOS_0_READ_MASK                   _MK_MASK_CONST(0xff61ffff)
#define G2SB_CTX3_G2PATOS_0_WRITE_MASK                  _MK_MASK_CONST(0xff61ffff)
#define G2SB_CTX3_G2PATOS_0_PATST_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2PATOS_0_PATST_FIELD                 _MK_FIELD_CONST(0xffff, G2SB_CTX3_G2PATOS_0_PATST_SHIFT)
#define G2SB_CTX3_G2PATOS_0_PATST_RANGE                 15:0
#define G2SB_CTX3_G2PATOS_0_PATST_WOFFSET                       0x0
#define G2SB_CTX3_G2PATOS_0_PATST_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATOS_0_PATST_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATOS_0_PATST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATOS_0_PATST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2PATOS_0_PATCD_SHIFT                 _MK_SHIFT_CONST(16)
#define G2SB_CTX3_G2PATOS_0_PATCD_FIELD                 _MK_FIELD_CONST(0x1, G2SB_CTX3_G2PATOS_0_PATCD_SHIFT)
#define G2SB_CTX3_G2PATOS_0_PATCD_RANGE                 16:16
#define G2SB_CTX3_G2PATOS_0_PATCD_WOFFSET                       0x0
#define G2SB_CTX3_G2PATOS_0_PATCD_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATOS_0_PATCD_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATOS_0_PATCD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATOS_0_PATCD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2PATOS_0_PATT_SHIFT                  _MK_SHIFT_CONST(21)
#define G2SB_CTX3_G2PATOS_0_PATT_FIELD                  _MK_FIELD_CONST(0x3, G2SB_CTX3_G2PATOS_0_PATT_SHIFT)
#define G2SB_CTX3_G2PATOS_0_PATT_RANGE                  22:21
#define G2SB_CTX3_G2PATOS_0_PATT_WOFFSET                        0x0
#define G2SB_CTX3_G2PATOS_0_PATT_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATOS_0_PATT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define G2SB_CTX3_G2PATOS_0_PATT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATOS_0_PATT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2PATOS_0_PATXO_SHIFT                 _MK_SHIFT_CONST(24)
#define G2SB_CTX3_G2PATOS_0_PATXO_FIELD                 _MK_FIELD_CONST(0xf, G2SB_CTX3_G2PATOS_0_PATXO_SHIFT)
#define G2SB_CTX3_G2PATOS_0_PATXO_RANGE                 27:24
#define G2SB_CTX3_G2PATOS_0_PATXO_WOFFSET                       0x0
#define G2SB_CTX3_G2PATOS_0_PATXO_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATOS_0_PATXO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATOS_0_PATXO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATOS_0_PATXO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2PATOS_0_PATYO_SHIFT                 _MK_SHIFT_CONST(28)
#define G2SB_CTX3_G2PATOS_0_PATYO_FIELD                 _MK_FIELD_CONST(0xf, G2SB_CTX3_G2PATOS_0_PATYO_SHIFT)
#define G2SB_CTX3_G2PATOS_0_PATYO_RANGE                 31:28
#define G2SB_CTX3_G2PATOS_0_PATYO_WOFFSET                       0x0
#define G2SB_CTX3_G2PATOS_0_PATYO_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATOS_0_PATYO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATOS_0_PATYO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATOS_0_PATYO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2PATBGC_0
#define G2SB_CTX3_G2PATBGC_0                    _MK_ADDR_CONST(0x1028)
#define G2SB_CTX3_G2PATBGC_0_SECURE                     0x0
#define G2SB_CTX3_G2PATBGC_0_WORD_COUNT                         0x1
#define G2SB_CTX3_G2PATBGC_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATBGC_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATBGC_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATBGC_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATBGC_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2PATBGC_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2PATBGC_0_PATBGC_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2PATBGC_0_PATBGC_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX3_G2PATBGC_0_PATBGC_SHIFT)
#define G2SB_CTX3_G2PATBGC_0_PATBGC_RANGE                       31:0
#define G2SB_CTX3_G2PATBGC_0_PATBGC_WOFFSET                     0x0
#define G2SB_CTX3_G2PATBGC_0_PATBGC_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATBGC_0_PATBGC_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATBGC_0_PATBGC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATBGC_0_PATBGC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2PATFGC_0
#define G2SB_CTX3_G2PATFGC_0                    _MK_ADDR_CONST(0x1029)
#define G2SB_CTX3_G2PATFGC_0_SECURE                     0x0
#define G2SB_CTX3_G2PATFGC_0_WORD_COUNT                         0x1
#define G2SB_CTX3_G2PATFGC_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATFGC_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATFGC_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATFGC_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATFGC_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2PATFGC_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2PATFGC_0_PATFGC_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2PATFGC_0_PATFGC_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX3_G2PATFGC_0_PATFGC_SHIFT)
#define G2SB_CTX3_G2PATFGC_0_PATFGC_RANGE                       31:0
#define G2SB_CTX3_G2PATFGC_0_PATFGC_WOFFSET                     0x0
#define G2SB_CTX3_G2PATFGC_0_PATFGC_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATFGC_0_PATFGC_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATFGC_0_PATFGC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATFGC_0_PATFGC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2PATKEY_0
#define G2SB_CTX3_G2PATKEY_0                    _MK_ADDR_CONST(0x102a)
#define G2SB_CTX3_G2PATKEY_0_SECURE                     0x0
#define G2SB_CTX3_G2PATKEY_0_WORD_COUNT                         0x1
#define G2SB_CTX3_G2PATKEY_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATKEY_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATKEY_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATKEY_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATKEY_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2PATKEY_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2PATKEY_0_PATKEY_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2PATKEY_0_PATKEY_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX3_G2PATKEY_0_PATKEY_SHIFT)
#define G2SB_CTX3_G2PATKEY_0_PATKEY_RANGE                       31:0
#define G2SB_CTX3_G2PATKEY_0_PATKEY_WOFFSET                     0x0
#define G2SB_CTX3_G2PATKEY_0_PATKEY_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATKEY_0_PATKEY_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATKEY_0_PATKEY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATKEY_0_PATKEY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2DSTBA_0
#define G2SB_CTX3_G2DSTBA_0                     _MK_ADDR_CONST(0x102b)
#define G2SB_CTX3_G2DSTBA_0_SECURE                      0x0
#define G2SB_CTX3_G2DSTBA_0_WORD_COUNT                  0x1
#define G2SB_CTX3_G2DSTBA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTBA_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTBA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTBA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTBA_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2DSTBA_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2DSTBA_0_DSTBA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2DSTBA_0_DSTBA_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX3_G2DSTBA_0_DSTBA_SHIFT)
#define G2SB_CTX3_G2DSTBA_0_DSTBA_RANGE                 31:0
#define G2SB_CTX3_G2DSTBA_0_DSTBA_WOFFSET                       0x0
#define G2SB_CTX3_G2DSTBA_0_DSTBA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTBA_0_DSTBA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTBA_0_DSTBA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTBA_0_DSTBA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2DSTBA_B_0
#define G2SB_CTX3_G2DSTBA_B_0                   _MK_ADDR_CONST(0x102c)
#define G2SB_CTX3_G2DSTBA_B_0_SECURE                    0x0
#define G2SB_CTX3_G2DSTBA_B_0_WORD_COUNT                        0x1
#define G2SB_CTX3_G2DSTBA_B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTBA_B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTBA_B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTBA_B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTBA_B_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2DSTBA_B_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2DSTBA_B_0_DSTBA_B_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2DSTBA_B_0_DSTBA_B_FIELD                     _MK_FIELD_CONST(0xffffffff, G2SB_CTX3_G2DSTBA_B_0_DSTBA_B_SHIFT)
#define G2SB_CTX3_G2DSTBA_B_0_DSTBA_B_RANGE                     31:0
#define G2SB_CTX3_G2DSTBA_B_0_DSTBA_B_WOFFSET                   0x0
#define G2SB_CTX3_G2DSTBA_B_0_DSTBA_B_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTBA_B_0_DSTBA_B_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTBA_B_0_DSTBA_B_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTBA_B_0_DSTBA_B_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2DSTBA_C_0
#define G2SB_CTX3_G2DSTBA_C_0                   _MK_ADDR_CONST(0x102d)
#define G2SB_CTX3_G2DSTBA_C_0_SECURE                    0x0
#define G2SB_CTX3_G2DSTBA_C_0_WORD_COUNT                        0x1
#define G2SB_CTX3_G2DSTBA_C_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTBA_C_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTBA_C_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTBA_C_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTBA_C_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2DSTBA_C_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2DSTBA_C_0_DSTBA_C_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2DSTBA_C_0_DSTBA_C_FIELD                     _MK_FIELD_CONST(0xffffffff, G2SB_CTX3_G2DSTBA_C_0_DSTBA_C_SHIFT)
#define G2SB_CTX3_G2DSTBA_C_0_DSTBA_C_RANGE                     31:0
#define G2SB_CTX3_G2DSTBA_C_0_DSTBA_C_WOFFSET                   0x0
#define G2SB_CTX3_G2DSTBA_C_0_DSTBA_C_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTBA_C_0_DSTBA_C_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTBA_C_0_DSTBA_C_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTBA_C_0_DSTBA_C_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2DSTST_0
#define G2SB_CTX3_G2DSTST_0                     _MK_ADDR_CONST(0x102e)
#define G2SB_CTX3_G2DSTST_0_SECURE                      0x0
#define G2SB_CTX3_G2DSTST_0_WORD_COUNT                  0x1
#define G2SB_CTX3_G2DSTST_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTST_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTST_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTST_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTST_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define G2SB_CTX3_G2DSTST_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define G2SB_CTX3_G2DSTST_0_DSTS_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2DSTST_0_DSTS_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX3_G2DSTST_0_DSTS_SHIFT)
#define G2SB_CTX3_G2DSTST_0_DSTS_RANGE                  15:0
#define G2SB_CTX3_G2DSTST_0_DSTS_WOFFSET                        0x0
#define G2SB_CTX3_G2DSTST_0_DSTS_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTST_0_DSTS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTST_0_DSTS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTST_0_DSTS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2SRCPACK_0
#define G2SB_CTX3_G2SRCPACK_0                   _MK_ADDR_CONST(0x102f)
#define G2SB_CTX3_G2SRCPACK_0_SECURE                    0x0
#define G2SB_CTX3_G2SRCPACK_0_WORD_COUNT                        0x1
#define G2SB_CTX3_G2SRCPACK_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCPACK_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCPACK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCPACK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCPACK_0_READ_MASK                         _MK_MASK_CONST(0xf)
#define G2SB_CTX3_G2SRCPACK_0_WRITE_MASK                        _MK_MASK_CONST(0xf)
#define G2SB_CTX3_G2SRCPACK_0_SRCLNGAP_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2SRCPACK_0_SRCLNGAP_FIELD                    _MK_FIELD_CONST(0xf, G2SB_CTX3_G2SRCPACK_0_SRCLNGAP_SHIFT)
#define G2SB_CTX3_G2SRCPACK_0_SRCLNGAP_RANGE                    3:0
#define G2SB_CTX3_G2SRCPACK_0_SRCLNGAP_WOFFSET                  0x0
#define G2SB_CTX3_G2SRCPACK_0_SRCLNGAP_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCPACK_0_SRCLNGAP_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCPACK_0_SRCLNGAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCPACK_0_SRCLNGAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2SRCPACK_SIZE_0
#define G2SB_CTX3_G2SRCPACK_SIZE_0                      _MK_ADDR_CONST(0x1030)
#define G2SB_CTX3_G2SRCPACK_SIZE_0_SECURE                       0x0
#define G2SB_CTX3_G2SRCPACK_SIZE_0_WORD_COUNT                   0x1
#define G2SB_CTX3_G2SRCPACK_SIZE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCPACK_SIZE_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCPACK_SIZE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCPACK_SIZE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCPACK_SIZE_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2SRCPACK_SIZE_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2SRCPACK_SIZE_0_SRCMONOW_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2SRCPACK_SIZE_0_SRCMONOW_FIELD                       _MK_FIELD_CONST(0xffff, G2SB_CTX3_G2SRCPACK_SIZE_0_SRCMONOW_SHIFT)
#define G2SB_CTX3_G2SRCPACK_SIZE_0_SRCMONOW_RANGE                       15:0
#define G2SB_CTX3_G2SRCPACK_SIZE_0_SRCMONOW_WOFFSET                     0x0
#define G2SB_CTX3_G2SRCPACK_SIZE_0_SRCMONOW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCPACK_SIZE_0_SRCMONOW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCPACK_SIZE_0_SRCMONOW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCPACK_SIZE_0_SRCMONOW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2SRCPACK_SIZE_0_SRCMONOH_SHIFT                       _MK_SHIFT_CONST(16)
#define G2SB_CTX3_G2SRCPACK_SIZE_0_SRCMONOH_FIELD                       _MK_FIELD_CONST(0xffff, G2SB_CTX3_G2SRCPACK_SIZE_0_SRCMONOH_SHIFT)
#define G2SB_CTX3_G2SRCPACK_SIZE_0_SRCMONOH_RANGE                       31:16
#define G2SB_CTX3_G2SRCPACK_SIZE_0_SRCMONOH_WOFFSET                     0x0
#define G2SB_CTX3_G2SRCPACK_SIZE_0_SRCMONOH_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCPACK_SIZE_0_SRCMONOH_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCPACK_SIZE_0_SRCMONOH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCPACK_SIZE_0_SRCMONOH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2SRCBA_0
#define G2SB_CTX3_G2SRCBA_0                     _MK_ADDR_CONST(0x1031)
#define G2SB_CTX3_G2SRCBA_0_SECURE                      0x0
#define G2SB_CTX3_G2SRCBA_0_WORD_COUNT                  0x1
#define G2SB_CTX3_G2SRCBA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCBA_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCBA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCBA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCBA_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2SRCBA_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2SRCBA_0_SRCBA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2SRCBA_0_SRCBA_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX3_G2SRCBA_0_SRCBA_SHIFT)
#define G2SB_CTX3_G2SRCBA_0_SRCBA_RANGE                 31:0
#define G2SB_CTX3_G2SRCBA_0_SRCBA_WOFFSET                       0x0
#define G2SB_CTX3_G2SRCBA_0_SRCBA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCBA_0_SRCBA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCBA_0_SRCBA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCBA_0_SRCBA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2SRCBA_B_0
#define G2SB_CTX3_G2SRCBA_B_0                   _MK_ADDR_CONST(0x1032)
#define G2SB_CTX3_G2SRCBA_B_0_SECURE                    0x0
#define G2SB_CTX3_G2SRCBA_B_0_WORD_COUNT                        0x1
#define G2SB_CTX3_G2SRCBA_B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCBA_B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCBA_B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCBA_B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCBA_B_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2SRCBA_B_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2SRCBA_B_0_SRCBA_B_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2SRCBA_B_0_SRCBA_B_FIELD                     _MK_FIELD_CONST(0xffffffff, G2SB_CTX3_G2SRCBA_B_0_SRCBA_B_SHIFT)
#define G2SB_CTX3_G2SRCBA_B_0_SRCBA_B_RANGE                     31:0
#define G2SB_CTX3_G2SRCBA_B_0_SRCBA_B_WOFFSET                   0x0
#define G2SB_CTX3_G2SRCBA_B_0_SRCBA_B_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCBA_B_0_SRCBA_B_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCBA_B_0_SRCBA_B_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCBA_B_0_SRCBA_B_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2SRCST_0
#define G2SB_CTX3_G2SRCST_0                     _MK_ADDR_CONST(0x1033)
#define G2SB_CTX3_G2SRCST_0_SECURE                      0x0
#define G2SB_CTX3_G2SRCST_0_WORD_COUNT                  0x1
#define G2SB_CTX3_G2SRCST_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCST_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCST_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCST_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCST_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define G2SB_CTX3_G2SRCST_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define G2SB_CTX3_G2SRCST_0_SRCS_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2SRCST_0_SRCS_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX3_G2SRCST_0_SRCS_SHIFT)
#define G2SB_CTX3_G2SRCST_0_SRCS_RANGE                  15:0
#define G2SB_CTX3_G2SRCST_0_SRCS_WOFFSET                        0x0
#define G2SB_CTX3_G2SRCST_0_SRCS_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCST_0_SRCS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCST_0_SRCS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCST_0_SRCS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2SRCBGC_0
#define G2SB_CTX3_G2SRCBGC_0                    _MK_ADDR_CONST(0x1034)
#define G2SB_CTX3_G2SRCBGC_0_SECURE                     0x0
#define G2SB_CTX3_G2SRCBGC_0_WORD_COUNT                         0x1
#define G2SB_CTX3_G2SRCBGC_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCBGC_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCBGC_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCBGC_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCBGC_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2SRCBGC_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2SRCBGC_0_SRCBGC_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2SRCBGC_0_SRCBGC_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX3_G2SRCBGC_0_SRCBGC_SHIFT)
#define G2SB_CTX3_G2SRCBGC_0_SRCBGC_RANGE                       31:0
#define G2SB_CTX3_G2SRCBGC_0_SRCBGC_WOFFSET                     0x0
#define G2SB_CTX3_G2SRCBGC_0_SRCBGC_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCBGC_0_SRCBGC_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCBGC_0_SRCBGC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCBGC_0_SRCBGC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2SRCFGC_0
#define G2SB_CTX3_G2SRCFGC_0                    _MK_ADDR_CONST(0x1035)
#define G2SB_CTX3_G2SRCFGC_0_SECURE                     0x0
#define G2SB_CTX3_G2SRCFGC_0_WORD_COUNT                         0x1
#define G2SB_CTX3_G2SRCFGC_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCFGC_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCFGC_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCFGC_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCFGC_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2SRCFGC_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2SRCFGC_0_SRCFGC_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2SRCFGC_0_SRCFGC_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX3_G2SRCFGC_0_SRCFGC_SHIFT)
#define G2SB_CTX3_G2SRCFGC_0_SRCFGC_RANGE                       31:0
#define G2SB_CTX3_G2SRCFGC_0_SRCFGC_WOFFSET                     0x0
#define G2SB_CTX3_G2SRCFGC_0_SRCFGC_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCFGC_0_SRCFGC_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCFGC_0_SRCFGC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCFGC_0_SRCFGC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2SRCKEY_0
#define G2SB_CTX3_G2SRCKEY_0                    _MK_ADDR_CONST(0x1036)
#define G2SB_CTX3_G2SRCKEY_0_SECURE                     0x0
#define G2SB_CTX3_G2SRCKEY_0_WORD_COUNT                         0x1
#define G2SB_CTX3_G2SRCKEY_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCKEY_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCKEY_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCKEY_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCKEY_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2SRCKEY_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2SRCKEY_0_SRCKEY_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2SRCKEY_0_SRCKEY_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX3_G2SRCKEY_0_SRCKEY_SHIFT)
#define G2SB_CTX3_G2SRCKEY_0_SRCKEY_RANGE                       31:0
#define G2SB_CTX3_G2SRCKEY_0_SRCKEY_WOFFSET                     0x0
#define G2SB_CTX3_G2SRCKEY_0_SRCKEY_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCKEY_0_SRCKEY_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCKEY_0_SRCKEY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCKEY_0_SRCKEY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2SRCSIZE_0
#define G2SB_CTX3_G2SRCSIZE_0                   _MK_ADDR_CONST(0x1037)
#define G2SB_CTX3_G2SRCSIZE_0_SECURE                    0x0
#define G2SB_CTX3_G2SRCSIZE_0_WORD_COUNT                        0x1
#define G2SB_CTX3_G2SRCSIZE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCSIZE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCSIZE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCSIZE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCSIZE_0_READ_MASK                         _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX3_G2SRCSIZE_0_WRITE_MASK                        _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX3_G2SRCSIZE_0_SRCWIDTH_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2SRCSIZE_0_SRCWIDTH_FIELD                    _MK_FIELD_CONST(0x7fff, G2SB_CTX3_G2SRCSIZE_0_SRCWIDTH_SHIFT)
#define G2SB_CTX3_G2SRCSIZE_0_SRCWIDTH_RANGE                    14:0
#define G2SB_CTX3_G2SRCSIZE_0_SRCWIDTH_WOFFSET                  0x0
#define G2SB_CTX3_G2SRCSIZE_0_SRCWIDTH_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCSIZE_0_SRCWIDTH_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCSIZE_0_SRCWIDTH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCSIZE_0_SRCWIDTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2SRCSIZE_0_SRCHEIGHT_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX3_G2SRCSIZE_0_SRCHEIGHT_FIELD                   _MK_FIELD_CONST(0x7fff, G2SB_CTX3_G2SRCSIZE_0_SRCHEIGHT_SHIFT)
#define G2SB_CTX3_G2SRCSIZE_0_SRCHEIGHT_RANGE                   30:16
#define G2SB_CTX3_G2SRCSIZE_0_SRCHEIGHT_WOFFSET                 0x0
#define G2SB_CTX3_G2SRCSIZE_0_SRCHEIGHT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCSIZE_0_SRCHEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCSIZE_0_SRCHEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCSIZE_0_SRCHEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2DSTSIZE_0
#define G2SB_CTX3_G2DSTSIZE_0                   _MK_ADDR_CONST(0x1038)
#define G2SB_CTX3_G2DSTSIZE_0_SECURE                    0x0
#define G2SB_CTX3_G2DSTSIZE_0_WORD_COUNT                        0x1
#define G2SB_CTX3_G2DSTSIZE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTSIZE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTSIZE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTSIZE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTSIZE_0_READ_MASK                         _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX3_G2DSTSIZE_0_WRITE_MASK                        _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX3_G2DSTSIZE_0_DSTWIDTH_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2DSTSIZE_0_DSTWIDTH_FIELD                    _MK_FIELD_CONST(0x7fff, G2SB_CTX3_G2DSTSIZE_0_DSTWIDTH_SHIFT)
#define G2SB_CTX3_G2DSTSIZE_0_DSTWIDTH_RANGE                    14:0
#define G2SB_CTX3_G2DSTSIZE_0_DSTWIDTH_WOFFSET                  0x0
#define G2SB_CTX3_G2DSTSIZE_0_DSTWIDTH_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTSIZE_0_DSTWIDTH_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTSIZE_0_DSTWIDTH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTSIZE_0_DSTWIDTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2DSTSIZE_0_DSTHEIGHT_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX3_G2DSTSIZE_0_DSTHEIGHT_FIELD                   _MK_FIELD_CONST(0x7fff, G2SB_CTX3_G2DSTSIZE_0_DSTHEIGHT_SHIFT)
#define G2SB_CTX3_G2DSTSIZE_0_DSTHEIGHT_RANGE                   30:16
#define G2SB_CTX3_G2DSTSIZE_0_DSTHEIGHT_WOFFSET                 0x0
#define G2SB_CTX3_G2DSTSIZE_0_DSTHEIGHT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTSIZE_0_DSTHEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTSIZE_0_DSTHEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTSIZE_0_DSTHEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2SRCPS_0
#define G2SB_CTX3_G2SRCPS_0                     _MK_ADDR_CONST(0x1039)
#define G2SB_CTX3_G2SRCPS_0_SECURE                      0x0
#define G2SB_CTX3_G2SRCPS_0_WORD_COUNT                  0x1
#define G2SB_CTX3_G2SRCPS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCPS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCPS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCPS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCPS_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2SRCPS_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2SRCPS_0_SRCX_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2SRCPS_0_SRCX_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX3_G2SRCPS_0_SRCX_SHIFT)
#define G2SB_CTX3_G2SRCPS_0_SRCX_RANGE                  15:0
#define G2SB_CTX3_G2SRCPS_0_SRCX_WOFFSET                        0x0
#define G2SB_CTX3_G2SRCPS_0_SRCX_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCPS_0_SRCX_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCPS_0_SRCX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCPS_0_SRCX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2SRCPS_0_SRCY_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_CTX3_G2SRCPS_0_SRCY_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX3_G2SRCPS_0_SRCY_SHIFT)
#define G2SB_CTX3_G2SRCPS_0_SRCY_RANGE                  31:16
#define G2SB_CTX3_G2SRCPS_0_SRCY_WOFFSET                        0x0
#define G2SB_CTX3_G2SRCPS_0_SRCY_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCPS_0_SRCY_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCPS_0_SRCY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCPS_0_SRCY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2DSTPS_0
#define G2SB_CTX3_G2DSTPS_0                     _MK_ADDR_CONST(0x103a)
#define G2SB_CTX3_G2DSTPS_0_SECURE                      0x0
#define G2SB_CTX3_G2DSTPS_0_WORD_COUNT                  0x1
#define G2SB_CTX3_G2DSTPS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTPS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTPS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTPS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTPS_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2DSTPS_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2DSTPS_0_DSTX_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2DSTPS_0_DSTX_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX3_G2DSTPS_0_DSTX_SHIFT)
#define G2SB_CTX3_G2DSTPS_0_DSTX_RANGE                  15:0
#define G2SB_CTX3_G2DSTPS_0_DSTX_WOFFSET                        0x0
#define G2SB_CTX3_G2DSTPS_0_DSTX_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTPS_0_DSTX_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTPS_0_DSTX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTPS_0_DSTX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2DSTPS_0_DSTY_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_CTX3_G2DSTPS_0_DSTY_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX3_G2DSTPS_0_DSTY_SHIFT)
#define G2SB_CTX3_G2DSTPS_0_DSTY_RANGE                  31:16
#define G2SB_CTX3_G2DSTPS_0_DSTY_WOFFSET                        0x0
#define G2SB_CTX3_G2DSTPS_0_DSTY_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTPS_0_DSTY_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTPS_0_DSTY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTPS_0_DSTY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2CBDES_0
#define G2SB_CTX3_G2CBDES_0                     _MK_ADDR_CONST(0x103b)
#define G2SB_CTX3_G2CBDES_0_SECURE                      0x0
#define G2SB_CTX3_G2CBDES_0_WORD_COUNT                  0x1
#define G2SB_CTX3_G2CBDES_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CBDES_0_RESET_MASK                  _MK_MASK_CONST(0x80000000)
#define G2SB_CTX3_G2CBDES_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CBDES_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CBDES_0_READ_MASK                   _MK_MASK_CONST(0xffff00ff)
#define G2SB_CTX3_G2CBDES_0_WRITE_MASK                  _MK_MASK_CONST(0xffff00ff)
#define G2SB_CTX3_G2CBDES_0_CBCOUNT_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2CBDES_0_CBCOUNT_FIELD                       _MK_FIELD_CONST(0xff, G2SB_CTX3_G2CBDES_0_CBCOUNT_SHIFT)
#define G2SB_CTX3_G2CBDES_0_CBCOUNT_RANGE                       7:0
#define G2SB_CTX3_G2CBDES_0_CBCOUNT_WOFFSET                     0x0
#define G2SB_CTX3_G2CBDES_0_CBCOUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CBDES_0_CBCOUNT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CBDES_0_CBCOUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CBDES_0_CBCOUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CBDES_0_CBLINE_SHIFT                        _MK_SHIFT_CONST(16)
#define G2SB_CTX3_G2CBDES_0_CBLINE_FIELD                        _MK_FIELD_CONST(0x7fff, G2SB_CTX3_G2CBDES_0_CBLINE_SHIFT)
#define G2SB_CTX3_G2CBDES_0_CBLINE_RANGE                        30:16
#define G2SB_CTX3_G2CBDES_0_CBLINE_WOFFSET                      0x0
#define G2SB_CTX3_G2CBDES_0_CBLINE_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CBDES_0_CBLINE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CBDES_0_CBLINE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CBDES_0_CBLINE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CBDES_0_TOPCLIP_SHIFT                       _MK_SHIFT_CONST(31)
#define G2SB_CTX3_G2CBDES_0_TOPCLIP_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX3_G2CBDES_0_TOPCLIP_SHIFT)
#define G2SB_CTX3_G2CBDES_0_TOPCLIP_RANGE                       31:31
#define G2SB_CTX3_G2CBDES_0_TOPCLIP_WOFFSET                     0x0
#define G2SB_CTX3_G2CBDES_0_TOPCLIP_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CBDES_0_TOPCLIP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2CBDES_0_TOPCLIP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CBDES_0_TOPCLIP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CBDES_0_TOPCLIP_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CBDES_0_TOPCLIP_ENABLE                      _MK_ENUM_CONST(1)


// Register G2SB_CTX3_G2CBSTRIDE_0
#define G2SB_CTX3_G2CBSTRIDE_0                  _MK_ADDR_CONST(0x103c)
#define G2SB_CTX3_G2CBSTRIDE_0_SECURE                   0x0
#define G2SB_CTX3_G2CBSTRIDE_0_WORD_COUNT                       0x1
#define G2SB_CTX3_G2CBSTRIDE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CBSTRIDE_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CBSTRIDE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CBSTRIDE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CBSTRIDE_0_READ_MASK                        _MK_MASK_CONST(0xc0ffffff)
#define G2SB_CTX3_G2CBSTRIDE_0_WRITE_MASK                       _MK_MASK_CONST(0xc0ffffff)
#define G2SB_CTX3_G2CBSTRIDE_0_CBSTRIDE_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2CBSTRIDE_0_CBSTRIDE_FIELD                   _MK_FIELD_CONST(0xffffff, G2SB_CTX3_G2CBSTRIDE_0_CBSTRIDE_SHIFT)
#define G2SB_CTX3_G2CBSTRIDE_0_CBSTRIDE_RANGE                   23:0
#define G2SB_CTX3_G2CBSTRIDE_0_CBSTRIDE_WOFFSET                 0x0
#define G2SB_CTX3_G2CBSTRIDE_0_CBSTRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CBSTRIDE_0_CBSTRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CBSTRIDE_0_CBSTRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CBSTRIDE_0_CBSTRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CBSTRIDE_0_CBUVSTRIDE_SHIFT                 _MK_SHIFT_CONST(30)
#define G2SB_CTX3_G2CBSTRIDE_0_CBUVSTRIDE_FIELD                 _MK_FIELD_CONST(0x3, G2SB_CTX3_G2CBSTRIDE_0_CBUVSTRIDE_SHIFT)
#define G2SB_CTX3_G2CBSTRIDE_0_CBUVSTRIDE_RANGE                 31:30
#define G2SB_CTX3_G2CBSTRIDE_0_CBUVSTRIDE_WOFFSET                       0x0
#define G2SB_CTX3_G2CBSTRIDE_0_CBUVSTRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CBSTRIDE_0_CBUVSTRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CBSTRIDE_0_CBUVSTRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CBSTRIDE_0_CBUVSTRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CBSTRIDE_0_CBUVSTRIDE_CBS2X                 _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2CBSTRIDE_0_CBUVSTRIDE_CBS1X                 _MK_ENUM_CONST(1)
#define G2SB_CTX3_G2CBSTRIDE_0_CBUVSTRIDE_CBS4X                 _MK_ENUM_CONST(2)


// Register G2SB_CTX3_G2LINESETTING_0
#define G2SB_CTX3_G2LINESETTING_0                       _MK_ADDR_CONST(0x103d)
#define G2SB_CTX3_G2LINESETTING_0_SECURE                        0x0
#define G2SB_CTX3_G2LINESETTING_0_WORD_COUNT                    0x1
#define G2SB_CTX3_G2LINESETTING_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINESETTING_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINESETTING_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINESETTING_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINESETTING_0_READ_MASK                     _MK_MASK_CONST(0xff1fffff)
#define G2SB_CTX3_G2LINESETTING_0_WRITE_MASK                    _MK_MASK_CONST(0xff1fffff)
#define G2SB_CTX3_G2LINESETTING_0_GAMMA_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2LINESETTING_0_GAMMA_FIELD                   _MK_FIELD_CONST(0x1fffff, G2SB_CTX3_G2LINESETTING_0_GAMMA_SHIFT)
#define G2SB_CTX3_G2LINESETTING_0_GAMMA_RANGE                   20:0
#define G2SB_CTX3_G2LINESETTING_0_GAMMA_WOFFSET                 0x0
#define G2SB_CTX3_G2LINESETTING_0_GAMMA_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINESETTING_0_GAMMA_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINESETTING_0_GAMMA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINESETTING_0_GAMMA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2LINESETTING_0_MAJOR_SHIFT                   _MK_SHIFT_CONST(24)
#define G2SB_CTX3_G2LINESETTING_0_MAJOR_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX3_G2LINESETTING_0_MAJOR_SHIFT)
#define G2SB_CTX3_G2LINESETTING_0_MAJOR_RANGE                   24:24
#define G2SB_CTX3_G2LINESETTING_0_MAJOR_WOFFSET                 0x0
#define G2SB_CTX3_G2LINESETTING_0_MAJOR_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINESETTING_0_MAJOR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINESETTING_0_MAJOR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINESETTING_0_MAJOR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINESETTING_0_MAJOR_XMAJOR                  _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2LINESETTING_0_MAJOR_YMAJOR                  _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2LINESETTING_0_LINEXDIR_SHIFT                        _MK_SHIFT_CONST(25)
#define G2SB_CTX3_G2LINESETTING_0_LINEXDIR_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX3_G2LINESETTING_0_LINEXDIR_SHIFT)
#define G2SB_CTX3_G2LINESETTING_0_LINEXDIR_RANGE                        25:25
#define G2SB_CTX3_G2LINESETTING_0_LINEXDIR_WOFFSET                      0x0
#define G2SB_CTX3_G2LINESETTING_0_LINEXDIR_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINESETTING_0_LINEXDIR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINESETTING_0_LINEXDIR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINESETTING_0_LINEXDIR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2LINESETTING_0_LINEYDIR_SHIFT                        _MK_SHIFT_CONST(26)
#define G2SB_CTX3_G2LINESETTING_0_LINEYDIR_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX3_G2LINESETTING_0_LINEYDIR_SHIFT)
#define G2SB_CTX3_G2LINESETTING_0_LINEYDIR_RANGE                        26:26
#define G2SB_CTX3_G2LINESETTING_0_LINEYDIR_WOFFSET                      0x0
#define G2SB_CTX3_G2LINESETTING_0_LINEYDIR_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINESETTING_0_LINEYDIR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINESETTING_0_LINEYDIR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINESETTING_0_LINEYDIR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2LINESETTING_0_DROPLASTP_SHIFT                       _MK_SHIFT_CONST(27)
#define G2SB_CTX3_G2LINESETTING_0_DROPLASTP_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX3_G2LINESETTING_0_DROPLASTP_SHIFT)
#define G2SB_CTX3_G2LINESETTING_0_DROPLASTP_RANGE                       27:27
#define G2SB_CTX3_G2LINESETTING_0_DROPLASTP_WOFFSET                     0x0
#define G2SB_CTX3_G2LINESETTING_0_DROPLASTP_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINESETTING_0_DROPLASTP_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINESETTING_0_DROPLASTP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINESETTING_0_DROPLASTP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2LINESETTING_0_LINEUSEOCTANT_SHIFT                   _MK_SHIFT_CONST(28)
#define G2SB_CTX3_G2LINESETTING_0_LINEUSEOCTANT_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX3_G2LINESETTING_0_LINEUSEOCTANT_SHIFT)
#define G2SB_CTX3_G2LINESETTING_0_LINEUSEOCTANT_RANGE                   28:28
#define G2SB_CTX3_G2LINESETTING_0_LINEUSEOCTANT_WOFFSET                 0x0
#define G2SB_CTX3_G2LINESETTING_0_LINEUSEOCTANT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINESETTING_0_LINEUSEOCTANT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINESETTING_0_LINEUSEOCTANT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINESETTING_0_LINEUSEOCTANT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2LINESETTING_0_OCTANTS_SHIFT                 _MK_SHIFT_CONST(29)
#define G2SB_CTX3_G2LINESETTING_0_OCTANTS_FIELD                 _MK_FIELD_CONST(0x7, G2SB_CTX3_G2LINESETTING_0_OCTANTS_SHIFT)
#define G2SB_CTX3_G2LINESETTING_0_OCTANTS_RANGE                 31:29
#define G2SB_CTX3_G2LINESETTING_0_OCTANTS_WOFFSET                       0x0
#define G2SB_CTX3_G2LINESETTING_0_OCTANTS_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINESETTING_0_OCTANTS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINESETTING_0_OCTANTS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINESETTING_0_OCTANTS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2LINEDELTAN_0
#define G2SB_CTX3_G2LINEDELTAN_0                        _MK_ADDR_CONST(0x103e)
#define G2SB_CTX3_G2LINEDELTAN_0_SECURE                         0x0
#define G2SB_CTX3_G2LINEDELTAN_0_WORD_COUNT                     0x1
#define G2SB_CTX3_G2LINEDELTAN_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINEDELTAN_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINEDELTAN_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINEDELTAN_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINEDELTAN_0_READ_MASK                      _MK_MASK_CONST(0x1fffff)
#define G2SB_CTX3_G2LINEDELTAN_0_WRITE_MASK                     _MK_MASK_CONST(0x1fffff)
#define G2SB_CTX3_G2LINEDELTAN_0_DELTAN_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2LINEDELTAN_0_DELTAN_FIELD                   _MK_FIELD_CONST(0x1fffff, G2SB_CTX3_G2LINEDELTAN_0_DELTAN_SHIFT)
#define G2SB_CTX3_G2LINEDELTAN_0_DELTAN_RANGE                   20:0
#define G2SB_CTX3_G2LINEDELTAN_0_DELTAN_WOFFSET                 0x0
#define G2SB_CTX3_G2LINEDELTAN_0_DELTAN_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINEDELTAN_0_DELTAN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINEDELTAN_0_DELTAN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINEDELTAN_0_DELTAN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2LINEDELTAM_0
#define G2SB_CTX3_G2LINEDELTAM_0                        _MK_ADDR_CONST(0x103f)
#define G2SB_CTX3_G2LINEDELTAM_0_SECURE                         0x0
#define G2SB_CTX3_G2LINEDELTAM_0_WORD_COUNT                     0x1
#define G2SB_CTX3_G2LINEDELTAM_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINEDELTAM_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINEDELTAM_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINEDELTAM_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINEDELTAM_0_READ_MASK                      _MK_MASK_CONST(0x1fffff)
#define G2SB_CTX3_G2LINEDELTAM_0_WRITE_MASK                     _MK_MASK_CONST(0x1fffff)
#define G2SB_CTX3_G2LINEDELTAM_0_DELTAM_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2LINEDELTAM_0_DELTAM_FIELD                   _MK_FIELD_CONST(0x1fffff, G2SB_CTX3_G2LINEDELTAM_0_DELTAM_SHIFT)
#define G2SB_CTX3_G2LINEDELTAM_0_DELTAM_RANGE                   20:0
#define G2SB_CTX3_G2LINEDELTAM_0_DELTAM_WOFFSET                 0x0
#define G2SB_CTX3_G2LINEDELTAM_0_DELTAM_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINEDELTAM_0_DELTAM_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINEDELTAM_0_DELTAM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINEDELTAM_0_DELTAM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2LINEPOS_0
#define G2SB_CTX3_G2LINEPOS_0                   _MK_ADDR_CONST(0x1040)
#define G2SB_CTX3_G2LINEPOS_0_SECURE                    0x0
#define G2SB_CTX3_G2LINEPOS_0_WORD_COUNT                        0x1
#define G2SB_CTX3_G2LINEPOS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINEPOS_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINEPOS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINEPOS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINEPOS_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2LINEPOS_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2LINEPOS_0_LINEXPOS_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2LINEPOS_0_LINEXPOS_FIELD                    _MK_FIELD_CONST(0xffff, G2SB_CTX3_G2LINEPOS_0_LINEXPOS_SHIFT)
#define G2SB_CTX3_G2LINEPOS_0_LINEXPOS_RANGE                    15:0
#define G2SB_CTX3_G2LINEPOS_0_LINEXPOS_WOFFSET                  0x0
#define G2SB_CTX3_G2LINEPOS_0_LINEXPOS_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINEPOS_0_LINEXPOS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINEPOS_0_LINEXPOS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINEPOS_0_LINEXPOS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2LINEPOS_0_LINEYPOS_SHIFT                    _MK_SHIFT_CONST(16)
#define G2SB_CTX3_G2LINEPOS_0_LINEYPOS_FIELD                    _MK_FIELD_CONST(0xffff, G2SB_CTX3_G2LINEPOS_0_LINEYPOS_SHIFT)
#define G2SB_CTX3_G2LINEPOS_0_LINEYPOS_RANGE                    31:16
#define G2SB_CTX3_G2LINEPOS_0_LINEYPOS_WOFFSET                  0x0
#define G2SB_CTX3_G2LINEPOS_0_LINEYPOS_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINEPOS_0_LINEYPOS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINEPOS_0_LINEYPOS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINEPOS_0_LINEYPOS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2LINELEN_0
#define G2SB_CTX3_G2LINELEN_0                   _MK_ADDR_CONST(0x1041)
#define G2SB_CTX3_G2LINELEN_0_SECURE                    0x0
#define G2SB_CTX3_G2LINELEN_0_WORD_COUNT                        0x1
#define G2SB_CTX3_G2LINELEN_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINELEN_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINELEN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINELEN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINELEN_0_READ_MASK                         _MK_MASK_CONST(0x7fff)
#define G2SB_CTX3_G2LINELEN_0_WRITE_MASK                        _MK_MASK_CONST(0x7fff)
#define G2SB_CTX3_G2LINELEN_0_LINELEN_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2LINELEN_0_LINELEN_FIELD                     _MK_FIELD_CONST(0x7fff, G2SB_CTX3_G2LINELEN_0_LINELEN_SHIFT)
#define G2SB_CTX3_G2LINELEN_0_LINELEN_RANGE                     14:0
#define G2SB_CTX3_G2LINELEN_0_LINELEN_WOFFSET                   0x0
#define G2SB_CTX3_G2LINELEN_0_LINELEN_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINELEN_0_LINELEN_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINELEN_0_LINELEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2LINELEN_0_LINELEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2CSCFOURTH_0
#define G2SB_CTX3_G2CSCFOURTH_0                 _MK_ADDR_CONST(0x1042)
#define G2SB_CTX3_G2CSCFOURTH_0_SECURE                  0x0
#define G2SB_CTX3_G2CSCFOURTH_0_WORD_COUNT                      0x1
#define G2SB_CTX3_G2CSCFOURTH_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCFOURTH_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCFOURTH_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCFOURTH_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCFOURTH_0_READ_MASK                       _MK_MASK_CONST(0x1ff01ff)
#define G2SB_CTX3_G2CSCFOURTH_0_WRITE_MASK                      _MK_MASK_CONST(0x1ff01ff)
#define G2SB_CTX3_G2CSCFOURTH_0_G2U_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2CSCFOURTH_0_G2U_FIELD                       _MK_FIELD_CONST(0x1ff, G2SB_CTX3_G2CSCFOURTH_0_G2U_SHIFT)
#define G2SB_CTX3_G2CSCFOURTH_0_G2U_RANGE                       8:0
#define G2SB_CTX3_G2CSCFOURTH_0_G2U_WOFFSET                     0x0
#define G2SB_CTX3_G2CSCFOURTH_0_G2U_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCFOURTH_0_G2U_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCFOURTH_0_G2U_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCFOURTH_0_G2U_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX3_G2CSCFOURTH_0_G2V_SHIFT                       _MK_SHIFT_CONST(16)
#define G2SB_CTX3_G2CSCFOURTH_0_G2V_FIELD                       _MK_FIELD_CONST(0x1ff, G2SB_CTX3_G2CSCFOURTH_0_G2V_SHIFT)
#define G2SB_CTX3_G2CSCFOURTH_0_G2V_RANGE                       24:16
#define G2SB_CTX3_G2CSCFOURTH_0_G2V_WOFFSET                     0x0
#define G2SB_CTX3_G2CSCFOURTH_0_G2V_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCFOURTH_0_G2V_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCFOURTH_0_G2V_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CSCFOURTH_0_G2V_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2SRCST_B_0
#define G2SB_CTX3_G2SRCST_B_0                   _MK_ADDR_CONST(0x1043)
#define G2SB_CTX3_G2SRCST_B_0_SECURE                    0x0
#define G2SB_CTX3_G2SRCST_B_0_WORD_COUNT                        0x1
#define G2SB_CTX3_G2SRCST_B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCST_B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCST_B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCST_B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCST_B_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define G2SB_CTX3_G2SRCST_B_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX3_G2SRCST_B_0_SRCS_B_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2SRCST_B_0_SRCS_B_FIELD                      _MK_FIELD_CONST(0xffff, G2SB_CTX3_G2SRCST_B_0_SRCS_B_SHIFT)
#define G2SB_CTX3_G2SRCST_B_0_SRCS_B_RANGE                      15:0
#define G2SB_CTX3_G2SRCST_B_0_SRCS_B_WOFFSET                    0x0
#define G2SB_CTX3_G2SRCST_B_0_SRCS_B_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCST_B_0_SRCS_B_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCST_B_0_SRCS_B_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCST_B_0_SRCS_B_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2UVSTRIDE_0
#define G2SB_CTX3_G2UVSTRIDE_0                  _MK_ADDR_CONST(0x1044)
#define G2SB_CTX3_G2UVSTRIDE_0_SECURE                   0x0
#define G2SB_CTX3_G2UVSTRIDE_0_WORD_COUNT                       0x1
#define G2SB_CTX3_G2UVSTRIDE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2UVSTRIDE_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2UVSTRIDE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2UVSTRIDE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2UVSTRIDE_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX3_G2UVSTRIDE_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX3_G2UVSTRIDE_0_UVSTRIDE_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2UVSTRIDE_0_UVSTRIDE_FIELD                   _MK_FIELD_CONST(0xffff, G2SB_CTX3_G2UVSTRIDE_0_UVSTRIDE_SHIFT)
#define G2SB_CTX3_G2UVSTRIDE_0_UVSTRIDE_RANGE                   15:0
#define G2SB_CTX3_G2UVSTRIDE_0_UVSTRIDE_WOFFSET                 0x0
#define G2SB_CTX3_G2UVSTRIDE_0_UVSTRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2UVSTRIDE_0_UVSTRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2UVSTRIDE_0_UVSTRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2UVSTRIDE_0_UVSTRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2CBDES2_0
#define G2SB_CTX3_G2CBDES2_0                    _MK_ADDR_CONST(0x1045)
#define G2SB_CTX3_G2CBDES2_0_SECURE                     0x0
#define G2SB_CTX3_G2CBDES2_0_WORD_COUNT                         0x1
#define G2SB_CTX3_G2CBDES2_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CBDES2_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CBDES2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CBDES2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CBDES2_0_READ_MASK                  _MK_MASK_CONST(0x7fff)
#define G2SB_CTX3_G2CBDES2_0_WRITE_MASK                         _MK_MASK_CONST(0x7fff)
#define G2SB_CTX3_G2CBDES2_0_TOP_CBLINE_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2CBDES2_0_TOP_CBLINE_FIELD                   _MK_FIELD_CONST(0x7fff, G2SB_CTX3_G2CBDES2_0_TOP_CBLINE_SHIFT)
#define G2SB_CTX3_G2CBDES2_0_TOP_CBLINE_RANGE                   14:0
#define G2SB_CTX3_G2CBDES2_0_TOP_CBLINE_WOFFSET                 0x0
#define G2SB_CTX3_G2CBDES2_0_TOP_CBLINE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CBDES2_0_TOP_CBLINE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CBDES2_0_TOP_CBLINE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2CBDES2_0_TOP_CBLINE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2TILEMODE_0
#define G2SB_CTX3_G2TILEMODE_0                  _MK_ADDR_CONST(0x1046)
#define G2SB_CTX3_G2TILEMODE_0_SECURE                   0x0
#define G2SB_CTX3_G2TILEMODE_0_WORD_COUNT                       0x1
#define G2SB_CTX3_G2TILEMODE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TILEMODE_0_RESET_MASK                       _MK_MASK_CONST(0x111111)
#define G2SB_CTX3_G2TILEMODE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TILEMODE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TILEMODE_0_READ_MASK                        _MK_MASK_CONST(0x111111)
#define G2SB_CTX3_G2TILEMODE_0_WRITE_MASK                       _MK_MASK_CONST(0x111111)
#define G2SB_CTX3_G2TILEMODE_0_SRC_Y_TILE_MODE_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2TILEMODE_0_SRC_Y_TILE_MODE_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX3_G2TILEMODE_0_SRC_Y_TILE_MODE_SHIFT)
#define G2SB_CTX3_G2TILEMODE_0_SRC_Y_TILE_MODE_RANGE                    0:0
#define G2SB_CTX3_G2TILEMODE_0_SRC_Y_TILE_MODE_WOFFSET                  0x0
#define G2SB_CTX3_G2TILEMODE_0_SRC_Y_TILE_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TILEMODE_0_SRC_Y_TILE_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2TILEMODE_0_SRC_Y_TILE_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TILEMODE_0_SRC_Y_TILE_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TILEMODE_0_SRC_Y_TILE_MODE_LINEAR                   _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2TILEMODE_0_SRC_Y_TILE_MODE_TILED                    _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2TILEMODE_0_SRC_UV_TILE_MODE_SHIFT                   _MK_SHIFT_CONST(4)
#define G2SB_CTX3_G2TILEMODE_0_SRC_UV_TILE_MODE_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX3_G2TILEMODE_0_SRC_UV_TILE_MODE_SHIFT)
#define G2SB_CTX3_G2TILEMODE_0_SRC_UV_TILE_MODE_RANGE                   4:4
#define G2SB_CTX3_G2TILEMODE_0_SRC_UV_TILE_MODE_WOFFSET                 0x0
#define G2SB_CTX3_G2TILEMODE_0_SRC_UV_TILE_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TILEMODE_0_SRC_UV_TILE_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2TILEMODE_0_SRC_UV_TILE_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TILEMODE_0_SRC_UV_TILE_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TILEMODE_0_SRC_UV_TILE_MODE_LINEAR                  _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2TILEMODE_0_SRC_UV_TILE_MODE_TILED                   _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2TILEMODE_0_PAT_Y_TILE_MODE_SHIFT                    _MK_SHIFT_CONST(8)
#define G2SB_CTX3_G2TILEMODE_0_PAT_Y_TILE_MODE_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX3_G2TILEMODE_0_PAT_Y_TILE_MODE_SHIFT)
#define G2SB_CTX3_G2TILEMODE_0_PAT_Y_TILE_MODE_RANGE                    8:8
#define G2SB_CTX3_G2TILEMODE_0_PAT_Y_TILE_MODE_WOFFSET                  0x0
#define G2SB_CTX3_G2TILEMODE_0_PAT_Y_TILE_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TILEMODE_0_PAT_Y_TILE_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2TILEMODE_0_PAT_Y_TILE_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TILEMODE_0_PAT_Y_TILE_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TILEMODE_0_PAT_Y_TILE_MODE_LINEAR                   _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2TILEMODE_0_PAT_Y_TILE_MODE_TILED                    _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2TILEMODE_0_PAT_UV_TILE_MODE_SHIFT                   _MK_SHIFT_CONST(12)
#define G2SB_CTX3_G2TILEMODE_0_PAT_UV_TILE_MODE_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX3_G2TILEMODE_0_PAT_UV_TILE_MODE_SHIFT)
#define G2SB_CTX3_G2TILEMODE_0_PAT_UV_TILE_MODE_RANGE                   12:12
#define G2SB_CTX3_G2TILEMODE_0_PAT_UV_TILE_MODE_WOFFSET                 0x0
#define G2SB_CTX3_G2TILEMODE_0_PAT_UV_TILE_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TILEMODE_0_PAT_UV_TILE_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2TILEMODE_0_PAT_UV_TILE_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TILEMODE_0_PAT_UV_TILE_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TILEMODE_0_PAT_UV_TILE_MODE_LINEAR                  _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2TILEMODE_0_PAT_UV_TILE_MODE_TILED                   _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2TILEMODE_0_DST_RD_TILE_MODE_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX3_G2TILEMODE_0_DST_RD_TILE_MODE_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX3_G2TILEMODE_0_DST_RD_TILE_MODE_SHIFT)
#define G2SB_CTX3_G2TILEMODE_0_DST_RD_TILE_MODE_RANGE                   16:16
#define G2SB_CTX3_G2TILEMODE_0_DST_RD_TILE_MODE_WOFFSET                 0x0
#define G2SB_CTX3_G2TILEMODE_0_DST_RD_TILE_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TILEMODE_0_DST_RD_TILE_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2TILEMODE_0_DST_RD_TILE_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TILEMODE_0_DST_RD_TILE_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TILEMODE_0_DST_RD_TILE_MODE_LINEAR                  _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2TILEMODE_0_DST_RD_TILE_MODE_TILED                   _MK_ENUM_CONST(1)

#define G2SB_CTX3_G2TILEMODE_0_DST_WR_TILE_MODE_SHIFT                   _MK_SHIFT_CONST(20)
#define G2SB_CTX3_G2TILEMODE_0_DST_WR_TILE_MODE_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX3_G2TILEMODE_0_DST_WR_TILE_MODE_SHIFT)
#define G2SB_CTX3_G2TILEMODE_0_DST_WR_TILE_MODE_RANGE                   20:20
#define G2SB_CTX3_G2TILEMODE_0_DST_WR_TILE_MODE_WOFFSET                 0x0
#define G2SB_CTX3_G2TILEMODE_0_DST_WR_TILE_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TILEMODE_0_DST_WR_TILE_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX3_G2TILEMODE_0_DST_WR_TILE_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TILEMODE_0_DST_WR_TILE_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2TILEMODE_0_DST_WR_TILE_MODE_LINEAR                  _MK_ENUM_CONST(0)
#define G2SB_CTX3_G2TILEMODE_0_DST_WR_TILE_MODE_TILED                   _MK_ENUM_CONST(1)


// Register G2SB_CTX3_G2PATBASE_0
#define G2SB_CTX3_G2PATBASE_0                   _MK_ADDR_CONST(0x1047)
#define G2SB_CTX3_G2PATBASE_0_SECURE                    0x0
#define G2SB_CTX3_G2PATBASE_0_WORD_COUNT                        0x1
#define G2SB_CTX3_G2PATBASE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATBASE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATBASE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATBASE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATBASE_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2PATBASE_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2PATBASE_0_PAT_BASE_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2PATBASE_0_PAT_BASE_FIELD                    _MK_FIELD_CONST(0xffffffff, G2SB_CTX3_G2PATBASE_0_PAT_BASE_SHIFT)
#define G2SB_CTX3_G2PATBASE_0_PAT_BASE_RANGE                    31:0
#define G2SB_CTX3_G2PATBASE_0_PAT_BASE_WOFFSET                  0x0
#define G2SB_CTX3_G2PATBASE_0_PAT_BASE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATBASE_0_PAT_BASE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATBASE_0_PAT_BASE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2PATBASE_0_PAT_BASE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2SRCBA_SB_SURFBASE_0
#define G2SB_CTX3_G2SRCBA_SB_SURFBASE_0                 _MK_ADDR_CONST(0x1048)
#define G2SB_CTX3_G2SRCBA_SB_SURFBASE_0_SECURE                  0x0
#define G2SB_CTX3_G2SRCBA_SB_SURFBASE_0_WORD_COUNT                      0x1
#define G2SB_CTX3_G2SRCBA_SB_SURFBASE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCBA_SB_SURFBASE_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCBA_SB_SURFBASE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCBA_SB_SURFBASE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCBA_SB_SURFBASE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2SRCBA_SB_SURFBASE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_FIELD                  _MK_FIELD_CONST(0xffffffff, G2SB_CTX3_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_SHIFT)
#define G2SB_CTX3_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_RANGE                  31:0
#define G2SB_CTX3_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_WOFFSET                        0x0
#define G2SB_CTX3_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2DSTBA_SB_SURFBASE_0
#define G2SB_CTX3_G2DSTBA_SB_SURFBASE_0                 _MK_ADDR_CONST(0x1049)
#define G2SB_CTX3_G2DSTBA_SB_SURFBASE_0_SECURE                  0x0
#define G2SB_CTX3_G2DSTBA_SB_SURFBASE_0_WORD_COUNT                      0x1
#define G2SB_CTX3_G2DSTBA_SB_SURFBASE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTBA_SB_SURFBASE_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTBA_SB_SURFBASE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTBA_SB_SURFBASE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTBA_SB_SURFBASE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2DSTBA_SB_SURFBASE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2DSTBA_SB_SURFBASE_0_DST_ADDR_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2DSTBA_SB_SURFBASE_0_DST_ADDR_FIELD                  _MK_FIELD_CONST(0xffffffff, G2SB_CTX3_G2DSTBA_SB_SURFBASE_0_DST_ADDR_SHIFT)
#define G2SB_CTX3_G2DSTBA_SB_SURFBASE_0_DST_ADDR_RANGE                  31:0
#define G2SB_CTX3_G2DSTBA_SB_SURFBASE_0_DST_ADDR_WOFFSET                        0x0
#define G2SB_CTX3_G2DSTBA_SB_SURFBASE_0_DST_ADDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTBA_SB_SURFBASE_0_DST_ADDR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTBA_SB_SURFBASE_0_DST_ADDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTBA_SB_SURFBASE_0_DST_ADDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2DSTBA_B_SB_SURFBASE_0
#define G2SB_CTX3_G2DSTBA_B_SB_SURFBASE_0                       _MK_ADDR_CONST(0x104a)
#define G2SB_CTX3_G2DSTBA_B_SB_SURFBASE_0_SECURE                        0x0
#define G2SB_CTX3_G2DSTBA_B_SB_SURFBASE_0_WORD_COUNT                    0x1
#define G2SB_CTX3_G2DSTBA_B_SB_SURFBASE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTBA_B_SB_SURFBASE_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTBA_B_SB_SURFBASE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTBA_B_SB_SURFBASE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTBA_B_SB_SURFBASE_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2DSTBA_B_SB_SURFBASE_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_FIELD                      _MK_FIELD_CONST(0xffffffff, G2SB_CTX3_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_SHIFT)
#define G2SB_CTX3_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_RANGE                      31:0
#define G2SB_CTX3_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_WOFFSET                    0x0
#define G2SB_CTX3_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2VBA_A_SB_SURFBASE_0
#define G2SB_CTX3_G2VBA_A_SB_SURFBASE_0                 _MK_ADDR_CONST(0x104b)
#define G2SB_CTX3_G2VBA_A_SB_SURFBASE_0_SECURE                  0x0
#define G2SB_CTX3_G2VBA_A_SB_SURFBASE_0_WORD_COUNT                      0x1
#define G2SB_CTX3_G2VBA_A_SB_SURFBASE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2VBA_A_SB_SURFBASE_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2VBA_A_SB_SURFBASE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2VBA_A_SB_SURFBASE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2VBA_A_SB_SURFBASE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2VBA_A_SB_SURFBASE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2VBA_A_SB_SURFBASE_0_V_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2VBA_A_SB_SURFBASE_0_V_ADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, G2SB_CTX3_G2VBA_A_SB_SURFBASE_0_V_ADDR_SHIFT)
#define G2SB_CTX3_G2VBA_A_SB_SURFBASE_0_V_ADDR_RANGE                    31:0
#define G2SB_CTX3_G2VBA_A_SB_SURFBASE_0_V_ADDR_WOFFSET                  0x0
#define G2SB_CTX3_G2VBA_A_SB_SURFBASE_0_V_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2VBA_A_SB_SURFBASE_0_V_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2VBA_A_SB_SURFBASE_0_V_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2VBA_A_SB_SURFBASE_0_V_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX3_G2UBA_A_SB_SURFBASE_0
#define G2SB_CTX3_G2UBA_A_SB_SURFBASE_0                 _MK_ADDR_CONST(0x104c)
#define G2SB_CTX3_G2UBA_A_SB_SURFBASE_0_SECURE                  0x0
#define G2SB_CTX3_G2UBA_A_SB_SURFBASE_0_WORD_COUNT                      0x1
#define G2SB_CTX3_G2UBA_A_SB_SURFBASE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2UBA_A_SB_SURFBASE_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2UBA_A_SB_SURFBASE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2UBA_A_SB_SURFBASE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2UBA_A_SB_SURFBASE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2UBA_A_SB_SURFBASE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX3_G2UBA_A_SB_SURFBASE_0_U_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX3_G2UBA_A_SB_SURFBASE_0_U_ADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, G2SB_CTX3_G2UBA_A_SB_SURFBASE_0_U_ADDR_SHIFT)
#define G2SB_CTX3_G2UBA_A_SB_SURFBASE_0_U_ADDR_RANGE                    31:0
#define G2SB_CTX3_G2UBA_A_SB_SURFBASE_0_U_ADDR_WOFFSET                  0x0
#define G2SB_CTX3_G2UBA_A_SB_SURFBASE_0_U_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2UBA_A_SB_SURFBASE_0_U_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2UBA_A_SB_SURFBASE_0_U_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX3_G2UBA_A_SB_SURFBASE_0_U_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_INCR_SYNCPT_0
#define G2SB_CTX4_INCR_SYNCPT_0                 _MK_ADDR_CONST(0x5000)
#define G2SB_CTX4_INCR_SYNCPT_0_SECURE                  0x0
#define G2SB_CTX4_INCR_SYNCPT_0_WORD_COUNT                      0x1
#define G2SB_CTX4_INCR_SYNCPT_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_INCR_SYNCPT_0_RESET_MASK                      _MK_MASK_CONST(0xffff)
#define G2SB_CTX4_INCR_SYNCPT_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_INCR_SYNCPT_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_INCR_SYNCPT_0_READ_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX4_INCR_SYNCPT_0_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define G2SB_CTX4_INCR_SYNCPT_0_COND_SHIFT                      _MK_SHIFT_CONST(8)
#define G2SB_CTX4_INCR_SYNCPT_0_COND_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX4_INCR_SYNCPT_0_COND_SHIFT)
#define G2SB_CTX4_INCR_SYNCPT_0_COND_RANGE                      15:8
#define G2SB_CTX4_INCR_SYNCPT_0_COND_WOFFSET                    0x0
#define G2SB_CTX4_INCR_SYNCPT_0_COND_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_INCR_SYNCPT_0_COND_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define G2SB_CTX4_INCR_SYNCPT_0_COND_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_INCR_SYNCPT_0_COND_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_INCR_SYNCPT_0_COND_IMMEDIATE                  _MK_ENUM_CONST(0)
#define G2SB_CTX4_INCR_SYNCPT_0_COND_OP_DONE                    _MK_ENUM_CONST(1)
#define G2SB_CTX4_INCR_SYNCPT_0_COND_RD_DONE                    _MK_ENUM_CONST(2)
#define G2SB_CTX4_INCR_SYNCPT_0_COND_REG_WR_SAFE                        _MK_ENUM_CONST(3)
#define G2SB_CTX4_INCR_SYNCPT_0_COND_COND_4                     _MK_ENUM_CONST(4)
#define G2SB_CTX4_INCR_SYNCPT_0_COND_COND_5                     _MK_ENUM_CONST(5)
#define G2SB_CTX4_INCR_SYNCPT_0_COND_COND_6                     _MK_ENUM_CONST(6)
#define G2SB_CTX4_INCR_SYNCPT_0_COND_COND_7                     _MK_ENUM_CONST(7)
#define G2SB_CTX4_INCR_SYNCPT_0_COND_COND_8                     _MK_ENUM_CONST(8)
#define G2SB_CTX4_INCR_SYNCPT_0_COND_COND_9                     _MK_ENUM_CONST(9)
#define G2SB_CTX4_INCR_SYNCPT_0_COND_COND_10                    _MK_ENUM_CONST(10)
#define G2SB_CTX4_INCR_SYNCPT_0_COND_COND_11                    _MK_ENUM_CONST(11)
#define G2SB_CTX4_INCR_SYNCPT_0_COND_COND_12                    _MK_ENUM_CONST(12)
#define G2SB_CTX4_INCR_SYNCPT_0_COND_COND_13                    _MK_ENUM_CONST(13)
#define G2SB_CTX4_INCR_SYNCPT_0_COND_COND_14                    _MK_ENUM_CONST(14)
#define G2SB_CTX4_INCR_SYNCPT_0_COND_COND_15                    _MK_ENUM_CONST(15)

#define G2SB_CTX4_INCR_SYNCPT_0_INDX_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX4_INCR_SYNCPT_0_INDX_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX4_INCR_SYNCPT_0_INDX_SHIFT)
#define G2SB_CTX4_INCR_SYNCPT_0_INDX_RANGE                      7:0
#define G2SB_CTX4_INCR_SYNCPT_0_INDX_WOFFSET                    0x0
#define G2SB_CTX4_INCR_SYNCPT_0_INDX_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_INCR_SYNCPT_0_INDX_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define G2SB_CTX4_INCR_SYNCPT_0_INDX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_INCR_SYNCPT_0_INDX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_INCR_SYNCPT_CNTRL_0
#define G2SB_CTX4_INCR_SYNCPT_CNTRL_0                   _MK_ADDR_CONST(0x5001)
#define G2SB_CTX4_INCR_SYNCPT_CNTRL_0_SECURE                    0x0
#define G2SB_CTX4_INCR_SYNCPT_CNTRL_0_WORD_COUNT                        0x1
#define G2SB_CTX4_INCR_SYNCPT_CNTRL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_INCR_SYNCPT_CNTRL_0_RESET_MASK                        _MK_MASK_CONST(0x101)
#define G2SB_CTX4_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_INCR_SYNCPT_CNTRL_0_READ_MASK                         _MK_MASK_CONST(0x101)
#define G2SB_CTX4_INCR_SYNCPT_CNTRL_0_WRITE_MASK                        _MK_MASK_CONST(0x101)
#define G2SB_CTX4_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SHIFT                        _MK_SHIFT_CONST(8)
#define G2SB_CTX4_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX4_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SHIFT)
#define G2SB_CTX4_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_RANGE                        8:8
#define G2SB_CTX4_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_WOFFSET                      0x0
#define G2SB_CTX4_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_CTX4_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX4_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX4_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX4_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SHIFT)
#define G2SB_CTX4_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_RANGE                      0:0
#define G2SB_CTX4_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_WOFFSET                    0x0
#define G2SB_CTX4_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define G2SB_CTX4_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_INCR_SYNCPT_ERROR_0
#define G2SB_CTX4_INCR_SYNCPT_ERROR_0                   _MK_ADDR_CONST(0x5002)
#define G2SB_CTX4_INCR_SYNCPT_ERROR_0_SECURE                    0x0
#define G2SB_CTX4_INCR_SYNCPT_ERROR_0_WORD_COUNT                        0x1
#define G2SB_CTX4_INCR_SYNCPT_ERROR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_INCR_SYNCPT_ERROR_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_INCR_SYNCPT_ERROR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_INCR_SYNCPT_ERROR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_INCR_SYNCPT_ERROR_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_INCR_SYNCPT_ERROR_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_INCR_SYNCPT_ERROR_0_COND_STATUS_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX4_INCR_SYNCPT_ERROR_0_COND_STATUS_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX4_INCR_SYNCPT_ERROR_0_COND_STATUS_SHIFT)
#define G2SB_CTX4_INCR_SYNCPT_ERROR_0_COND_STATUS_RANGE                 31:0
#define G2SB_CTX4_INCR_SYNCPT_ERROR_0_COND_STATUS_WOFFSET                       0x0
#define G2SB_CTX4_INCR_SYNCPT_ERROR_0_COND_STATUS_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_INCR_SYNCPT_ERROR_0_COND_STATUS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_INCR_SYNCPT_ERROR_0_COND_STATUS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_INCR_SYNCPT_ERROR_0_COND_STATUS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 20483 [0x5003]

// Reserved address 20484 [0x5004]

// Reserved address 20485 [0x5005]

// Reserved address 20486 [0x5006]

// Reserved address 20487 [0x5007]

// Register G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0
#define G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0                      _MK_ADDR_CONST(0x5008)
#define G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0_SECURE                       0x0
#define G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0_WORD_COUNT                   0x1
#define G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0_READ_MASK                    _MK_MASK_CONST(0x1f03ff)
#define G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0_WRITE_MASK                   _MK_MASK_CONST(0x1f0000)
#define G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_FIELD                     _MK_FIELD_CONST(0x3ff, G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_SHIFT)
#define G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_RANGE                     9:0
#define G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_WOFFSET                   0x0
#define G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_FIELD                   _MK_FIELD_CONST(0xf, G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_SHIFT)
#define G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_RANGE                   19:16
#define G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_WOFFSET                 0x0
#define G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_SHIFT                      _MK_SHIFT_CONST(20)
#define G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_SHIFT)
#define G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_RANGE                      20:20
#define G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_WOFFSET                    0x0
#define G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2TRIGGER_0
#define G2SB_CTX4_G2TRIGGER_0                   _MK_ADDR_CONST(0x5009)
#define G2SB_CTX4_G2TRIGGER_0_SECURE                    0x0
#define G2SB_CTX4_G2TRIGGER_0_WORD_COUNT                        0x1
#define G2SB_CTX4_G2TRIGGER_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TRIGGER_0_RESET_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX4_G2TRIGGER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TRIGGER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TRIGGER_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define G2SB_CTX4_G2TRIGGER_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX4_G2TRIGGER_0_TRIGGER_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2TRIGGER_0_TRIGGER_FIELD                     _MK_FIELD_CONST(0xffff, G2SB_CTX4_G2TRIGGER_0_TRIGGER_SHIFT)
#define G2SB_CTX4_G2TRIGGER_0_TRIGGER_RANGE                     15:0
#define G2SB_CTX4_G2TRIGGER_0_TRIGGER_WOFFSET                   0x0
#define G2SB_CTX4_G2TRIGGER_0_TRIGGER_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TRIGGER_0_TRIGGER_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define G2SB_CTX4_G2TRIGGER_0_TRIGGER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TRIGGER_0_TRIGGER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2TRIGGER1_0
#define G2SB_CTX4_G2TRIGGER1_0                  _MK_ADDR_CONST(0x500a)
#define G2SB_CTX4_G2TRIGGER1_0_SECURE                   0x0
#define G2SB_CTX4_G2TRIGGER1_0_WORD_COUNT                       0x1
#define G2SB_CTX4_G2TRIGGER1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TRIGGER1_0_RESET_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX4_G2TRIGGER1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TRIGGER1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TRIGGER1_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX4_G2TRIGGER1_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX4_G2TRIGGER1_0_TRIGGER1_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2TRIGGER1_0_TRIGGER1_FIELD                   _MK_FIELD_CONST(0xffff, G2SB_CTX4_G2TRIGGER1_0_TRIGGER1_SHIFT)
#define G2SB_CTX4_G2TRIGGER1_0_TRIGGER1_RANGE                   15:0
#define G2SB_CTX4_G2TRIGGER1_0_TRIGGER1_WOFFSET                 0x0
#define G2SB_CTX4_G2TRIGGER1_0_TRIGGER1_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TRIGGER1_0_TRIGGER1_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define G2SB_CTX4_G2TRIGGER1_0_TRIGGER1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TRIGGER1_0_TRIGGER1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2TRIGGER2_0
#define G2SB_CTX4_G2TRIGGER2_0                  _MK_ADDR_CONST(0x500b)
#define G2SB_CTX4_G2TRIGGER2_0_SECURE                   0x0
#define G2SB_CTX4_G2TRIGGER2_0_WORD_COUNT                       0x1
#define G2SB_CTX4_G2TRIGGER2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TRIGGER2_0_RESET_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX4_G2TRIGGER2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TRIGGER2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TRIGGER2_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX4_G2TRIGGER2_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX4_G2TRIGGER2_0_TRIGGER2_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2TRIGGER2_0_TRIGGER2_FIELD                   _MK_FIELD_CONST(0xffff, G2SB_CTX4_G2TRIGGER2_0_TRIGGER2_SHIFT)
#define G2SB_CTX4_G2TRIGGER2_0_TRIGGER2_RANGE                   15:0
#define G2SB_CTX4_G2TRIGGER2_0_TRIGGER2_WOFFSET                 0x0
#define G2SB_CTX4_G2TRIGGER2_0_TRIGGER2_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TRIGGER2_0_TRIGGER2_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define G2SB_CTX4_G2TRIGGER2_0_TRIGGER2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TRIGGER2_0_TRIGGER2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2CMDSEL_0
#define G2SB_CTX4_G2CMDSEL_0                    _MK_ADDR_CONST(0x500c)
#define G2SB_CTX4_G2CMDSEL_0_SECURE                     0x0
#define G2SB_CTX4_G2CMDSEL_0_WORD_COUNT                         0x1
#define G2SB_CTX4_G2CMDSEL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_RESET_MASK                         _MK_MASK_CONST(0x1100d7f1)
#define G2SB_CTX4_G2CMDSEL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_READ_MASK                  _MK_MASK_CONST(0x1fffd7f1)
#define G2SB_CTX4_G2CMDSEL_0_WRITE_MASK                         _MK_MASK_CONST(0x1fffd7f0)
#define G2SB_CTX4_G2CMDSEL_0_SBOR2D_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2CMDSEL_0_SBOR2D_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CMDSEL_0_SBOR2D_SHIFT)
#define G2SB_CTX4_G2CMDSEL_0_SBOR2D_RANGE                       0:0
#define G2SB_CTX4_G2CMDSEL_0_SBOR2D_WOFFSET                     0x0
#define G2SB_CTX4_G2CMDSEL_0_SBOR2D_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_SBOR2D_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CMDSEL_0_SBOR2D_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_SBOR2D_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_SBOR2D_G2                  _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CMDSEL_0_SBOR2D_SB                  _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2CMDSEL_0_CBENABLE_SHIFT                     _MK_SHIFT_CONST(4)
#define G2SB_CTX4_G2CMDSEL_0_CBENABLE_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CMDSEL_0_CBENABLE_SHIFT)
#define G2SB_CTX4_G2CMDSEL_0_CBENABLE_RANGE                     4:4
#define G2SB_CTX4_G2CMDSEL_0_CBENABLE_WOFFSET                   0x0
#define G2SB_CTX4_G2CMDSEL_0_CBENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_CBENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CMDSEL_0_CBENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_CBENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_CBENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CMDSEL_0_CBENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2CMDSEL_0_VITRIGGER_SHIFT                    _MK_SHIFT_CONST(5)
#define G2SB_CTX4_G2CMDSEL_0_VITRIGGER_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CMDSEL_0_VITRIGGER_SHIFT)
#define G2SB_CTX4_G2CMDSEL_0_VITRIGGER_RANGE                    5:5
#define G2SB_CTX4_G2CMDSEL_0_VITRIGGER_WOFFSET                  0x0
#define G2SB_CTX4_G2CMDSEL_0_VITRIGGER_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_VITRIGGER_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CMDSEL_0_VITRIGGER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_VITRIGGER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CMDSEL_0_HOSTTRIGGER_SHIFT                  _MK_SHIFT_CONST(6)
#define G2SB_CTX4_G2CMDSEL_0_HOSTTRIGGER_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CMDSEL_0_HOSTTRIGGER_SHIFT)
#define G2SB_CTX4_G2CMDSEL_0_HOSTTRIGGER_RANGE                  6:6
#define G2SB_CTX4_G2CMDSEL_0_HOSTTRIGGER_WOFFSET                        0x0
#define G2SB_CTX4_G2CMDSEL_0_HOSTTRIGGER_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_HOSTTRIGGER_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CMDSEL_0_HOSTTRIGGER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_HOSTTRIGGER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CMDSEL_0_CBSBDISABLE_SHIFT                  _MK_SHIFT_CONST(7)
#define G2SB_CTX4_G2CMDSEL_0_CBSBDISABLE_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CMDSEL_0_CBSBDISABLE_SHIFT)
#define G2SB_CTX4_G2CMDSEL_0_CBSBDISABLE_RANGE                  7:7
#define G2SB_CTX4_G2CMDSEL_0_CBSBDISABLE_WOFFSET                        0x0
#define G2SB_CTX4_G2CMDSEL_0_CBSBDISABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_CBSBDISABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CMDSEL_0_CBSBDISABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_CBSBDISABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CMDSEL_0_G2OUTPUT_SHIFT                     _MK_SHIFT_CONST(8)
#define G2SB_CTX4_G2CMDSEL_0_G2OUTPUT_FIELD                     _MK_FIELD_CONST(0x3, G2SB_CTX4_G2CMDSEL_0_G2OUTPUT_SHIFT)
#define G2SB_CTX4_G2CMDSEL_0_G2OUTPUT_RANGE                     9:8
#define G2SB_CTX4_G2CMDSEL_0_G2OUTPUT_WOFFSET                   0x0
#define G2SB_CTX4_G2CMDSEL_0_G2OUTPUT_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_G2OUTPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define G2SB_CTX4_G2CMDSEL_0_G2OUTPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_G2OUTPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_G2OUTPUT_MEMORY                    _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CMDSEL_0_G2OUTPUT_EPP                       _MK_ENUM_CONST(1)
#define G2SB_CTX4_G2CMDSEL_0_G2OUTPUT_RESERVED2                 _MK_ENUM_CONST(2)
#define G2SB_CTX4_G2CMDSEL_0_G2OUTPUT_RESERVED3                 _MK_ENUM_CONST(3)

#define G2SB_CTX4_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_SHIFT                       _MK_SHIFT_CONST(10)
#define G2SB_CTX4_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_SHIFT)
#define G2SB_CTX4_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_RANGE                       10:10
#define G2SB_CTX4_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_WOFFSET                     0x0
#define G2SB_CTX4_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2CMDSEL_0_LINK_WAIT_BUF_END_SHIFT                    _MK_SHIFT_CONST(12)
#define G2SB_CTX4_G2CMDSEL_0_LINK_WAIT_BUF_END_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CMDSEL_0_LINK_WAIT_BUF_END_SHIFT)
#define G2SB_CTX4_G2CMDSEL_0_LINK_WAIT_BUF_END_RANGE                    12:12
#define G2SB_CTX4_G2CMDSEL_0_LINK_WAIT_BUF_END_WOFFSET                  0x0
#define G2SB_CTX4_G2CMDSEL_0_LINK_WAIT_BUF_END_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_LINK_WAIT_BUF_END_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CMDSEL_0_LINK_WAIT_BUF_END_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_LINK_WAIT_BUF_END_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CMDSEL_0_FRAME_START_SHIFT                  _MK_SHIFT_CONST(14)
#define G2SB_CTX4_G2CMDSEL_0_FRAME_START_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CMDSEL_0_FRAME_START_SHIFT)
#define G2SB_CTX4_G2CMDSEL_0_FRAME_START_RANGE                  14:14
#define G2SB_CTX4_G2CMDSEL_0_FRAME_START_WOFFSET                        0x0
#define G2SB_CTX4_G2CMDSEL_0_FRAME_START_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_FRAME_START_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CMDSEL_0_FRAME_START_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_FRAME_START_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CMDSEL_0_FRAME_END_SHIFT                    _MK_SHIFT_CONST(15)
#define G2SB_CTX4_G2CMDSEL_0_FRAME_END_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CMDSEL_0_FRAME_END_SHIFT)
#define G2SB_CTX4_G2CMDSEL_0_FRAME_END_RANGE                    15:15
#define G2SB_CTX4_G2CMDSEL_0_FRAME_END_WOFFSET                  0x0
#define G2SB_CTX4_G2CMDSEL_0_FRAME_END_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_FRAME_END_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CMDSEL_0_FRAME_END_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_FRAME_END_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CMDSEL_0_BUFFER_INDEX_SHIFT                 _MK_SHIFT_CONST(16)
#define G2SB_CTX4_G2CMDSEL_0_BUFFER_INDEX_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX4_G2CMDSEL_0_BUFFER_INDEX_SHIFT)
#define G2SB_CTX4_G2CMDSEL_0_BUFFER_INDEX_RANGE                 23:16
#define G2SB_CTX4_G2CMDSEL_0_BUFFER_INDEX_WOFFSET                       0x0
#define G2SB_CTX4_G2CMDSEL_0_BUFFER_INDEX_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_BUFFER_INDEX_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_BUFFER_INDEX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_BUFFER_INDEX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CMDSEL_0_LINKEN_SHIFT                       _MK_SHIFT_CONST(24)
#define G2SB_CTX4_G2CMDSEL_0_LINKEN_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CMDSEL_0_LINKEN_SHIFT)
#define G2SB_CTX4_G2CMDSEL_0_LINKEN_RANGE                       24:24
#define G2SB_CTX4_G2CMDSEL_0_LINKEN_WOFFSET                     0x0
#define G2SB_CTX4_G2CMDSEL_0_LINKEN_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_LINKEN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CMDSEL_0_LINKEN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_LINKEN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CMDSEL_0_LINKVAL_SHIFT                      _MK_SHIFT_CONST(25)
#define G2SB_CTX4_G2CMDSEL_0_LINKVAL_FIELD                      _MK_FIELD_CONST(0x7, G2SB_CTX4_G2CMDSEL_0_LINKVAL_SHIFT)
#define G2SB_CTX4_G2CMDSEL_0_LINKVAL_RANGE                      27:25
#define G2SB_CTX4_G2CMDSEL_0_LINKVAL_WOFFSET                    0x0
#define G2SB_CTX4_G2CMDSEL_0_LINKVAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_LINKVAL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_LINKVAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_LINKVAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CMDSEL_0_PRIORITY_SHIFT                     _MK_SHIFT_CONST(28)
#define G2SB_CTX4_G2CMDSEL_0_PRIORITY_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CMDSEL_0_PRIORITY_SHIFT)
#define G2SB_CTX4_G2CMDSEL_0_PRIORITY_RANGE                     28:28
#define G2SB_CTX4_G2CMDSEL_0_PRIORITY_WOFFSET                   0x0
#define G2SB_CTX4_G2CMDSEL_0_PRIORITY_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_PRIORITY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CMDSEL_0_PRIORITY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_PRIORITY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMDSEL_0_PRIORITY_LOW                       _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CMDSEL_0_PRIORITY_HIGH                      _MK_ENUM_CONST(1)


// Register G2SB_CTX4_G2RAISE_0
#define G2SB_CTX4_G2RAISE_0                     _MK_ADDR_CONST(0x500d)
#define G2SB_CTX4_G2RAISE_0_SECURE                      0x0
#define G2SB_CTX4_G2RAISE_0_WORD_COUNT                  0x1
#define G2SB_CTX4_G2RAISE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2RAISE_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2RAISE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2RAISE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2RAISE_0_READ_MASK                   _MK_MASK_CONST(0xf001f)
#define G2SB_CTX4_G2RAISE_0_WRITE_MASK                  _MK_MASK_CONST(0xf001f)
#define G2SB_CTX4_G2RAISE_0_RAISE_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2RAISE_0_RAISE_FIELD                 _MK_FIELD_CONST(0x1f, G2SB_CTX4_G2RAISE_0_RAISE_SHIFT)
#define G2SB_CTX4_G2RAISE_0_RAISE_RANGE                 4:0
#define G2SB_CTX4_G2RAISE_0_RAISE_WOFFSET                       0x0
#define G2SB_CTX4_G2RAISE_0_RAISE_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2RAISE_0_RAISE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2RAISE_0_RAISE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2RAISE_0_RAISE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2RAISE_0_RAISECHANNEL_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_CTX4_G2RAISE_0_RAISECHANNEL_FIELD                  _MK_FIELD_CONST(0xf, G2SB_CTX4_G2RAISE_0_RAISECHANNEL_SHIFT)
#define G2SB_CTX4_G2RAISE_0_RAISECHANNEL_RANGE                  19:16
#define G2SB_CTX4_G2RAISE_0_RAISECHANNEL_WOFFSET                        0x0
#define G2SB_CTX4_G2RAISE_0_RAISECHANNEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2RAISE_0_RAISECHANNEL_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2RAISE_0_RAISECHANNEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2RAISE_0_RAISECHANNEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 20494 [0x500e]

// Register G2SB_CTX4_G2HOSTSET_0
#define G2SB_CTX4_G2HOSTSET_0                   _MK_ADDR_CONST(0x500f)
#define G2SB_CTX4_G2HOSTSET_0_SECURE                    0x0
#define G2SB_CTX4_G2HOSTSET_0_WORD_COUNT                        0x1
#define G2SB_CTX4_G2HOSTSET_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2HOSTSET_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define G2SB_CTX4_G2HOSTSET_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2HOSTSET_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2HOSTSET_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define G2SB_CTX4_G2HOSTSET_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define G2SB_CTX4_G2HOSTSET_0_HSTLNGAP_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2HOSTSET_0_HSTLNGAP_FIELD                    _MK_FIELD_CONST(0xf, G2SB_CTX4_G2HOSTSET_0_HSTLNGAP_SHIFT)
#define G2SB_CTX4_G2HOSTSET_0_HSTLNGAP_RANGE                    3:0
#define G2SB_CTX4_G2HOSTSET_0_HSTLNGAP_WOFFSET                  0x0
#define G2SB_CTX4_G2HOSTSET_0_HSTLNGAP_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2HOSTSET_0_HSTLNGAP_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define G2SB_CTX4_G2HOSTSET_0_HSTLNGAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2HOSTSET_0_HSTLNGAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2HOSTSET_0_HSTFPXL_SHIFT                     _MK_SHIFT_CONST(4)
#define G2SB_CTX4_G2HOSTSET_0_HSTFPXL_FIELD                     _MK_FIELD_CONST(0xf, G2SB_CTX4_G2HOSTSET_0_HSTFPXL_SHIFT)
#define G2SB_CTX4_G2HOSTSET_0_HSTFPXL_RANGE                     7:4
#define G2SB_CTX4_G2HOSTSET_0_HSTFPXL_WOFFSET                   0x0
#define G2SB_CTX4_G2HOSTSET_0_HSTFPXL_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2HOSTSET_0_HSTFPXL_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define G2SB_CTX4_G2HOSTSET_0_HSTFPXL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2HOSTSET_0_HSTFPXL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2HOSTFIFO_0
#define G2SB_CTX4_G2HOSTFIFO_0                  _MK_ADDR_CONST(0x5010)
#define G2SB_CTX4_G2HOSTFIFO_0_SECURE                   0x0
#define G2SB_CTX4_G2HOSTFIFO_0_WORD_COUNT                       0x1
#define G2SB_CTX4_G2HOSTFIFO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2HOSTFIFO_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2HOSTFIFO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2HOSTFIFO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2HOSTFIFO_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2HOSTFIFO_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2HOSTFIFO_0_HOSTFIFODATA_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2HOSTFIFO_0_HOSTFIFODATA_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX4_G2HOSTFIFO_0_HOSTFIFODATA_SHIFT)
#define G2SB_CTX4_G2HOSTFIFO_0_HOSTFIFODATA_RANGE                       31:0
#define G2SB_CTX4_G2HOSTFIFO_0_HOSTFIFODATA_WOFFSET                     0x0
#define G2SB_CTX4_G2HOSTFIFO_0_HOSTFIFODATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2HOSTFIFO_0_HOSTFIFODATA_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2HOSTFIFO_0_HOSTFIFODATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2HOSTFIFO_0_HOSTFIFODATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2VDDA_0
#define G2SB_CTX4_G2VDDA_0                      _MK_ADDR_CONST(0x5011)
#define G2SB_CTX4_G2VDDA_0_SECURE                       0x0
#define G2SB_CTX4_G2VDDA_0_WORD_COUNT                   0x1
#define G2SB_CTX4_G2VDDA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2VDDA_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2VDDA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2VDDA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2VDDA_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2VDDA_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2VDDA_0_VDSTEP_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2VDDA_0_VDSTEP_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX4_G2VDDA_0_VDSTEP_SHIFT)
#define G2SB_CTX4_G2VDDA_0_VDSTEP_RANGE                 31:0
#define G2SB_CTX4_G2VDDA_0_VDSTEP_WOFFSET                       0x0
#define G2SB_CTX4_G2VDDA_0_VDSTEP_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2VDDA_0_VDSTEP_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2VDDA_0_VDSTEP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2VDDA_0_VDSTEP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2VDDAINI_0
#define G2SB_CTX4_G2VDDAINI_0                   _MK_ADDR_CONST(0x5012)
#define G2SB_CTX4_G2VDDAINI_0_SECURE                    0x0
#define G2SB_CTX4_G2VDDAINI_0_WORD_COUNT                        0x1
#define G2SB_CTX4_G2VDDAINI_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2VDDAINI_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2VDDAINI_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2VDDAINI_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2VDDAINI_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define G2SB_CTX4_G2VDDAINI_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX4_G2VDDAINI_0_VDTINI_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2VDDAINI_0_VDTINI_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX4_G2VDDAINI_0_VDTINI_SHIFT)
#define G2SB_CTX4_G2VDDAINI_0_VDTINI_RANGE                      7:0
#define G2SB_CTX4_G2VDDAINI_0_VDTINI_WOFFSET                    0x0
#define G2SB_CTX4_G2VDDAINI_0_VDTINI_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2VDDAINI_0_VDTINI_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2VDDAINI_0_VDTINI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2VDDAINI_0_VDTINI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2VDDAINI_0_VDBINI_SHIFT                      _MK_SHIFT_CONST(8)
#define G2SB_CTX4_G2VDDAINI_0_VDBINI_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX4_G2VDDAINI_0_VDBINI_SHIFT)
#define G2SB_CTX4_G2VDDAINI_0_VDBINI_RANGE                      15:8
#define G2SB_CTX4_G2VDDAINI_0_VDBINI_WOFFSET                    0x0
#define G2SB_CTX4_G2VDDAINI_0_VDBINI_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2VDDAINI_0_VDBINI_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2VDDAINI_0_VDBINI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2VDDAINI_0_VDBINI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2HDDA_0
#define G2SB_CTX4_G2HDDA_0                      _MK_ADDR_CONST(0x5013)
#define G2SB_CTX4_G2HDDA_0_SECURE                       0x0
#define G2SB_CTX4_G2HDDA_0_WORD_COUNT                   0x1
#define G2SB_CTX4_G2HDDA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2HDDA_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2HDDA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2HDDA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2HDDA_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2HDDA_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2HDDA_0_HDSTEP_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2HDDA_0_HDSTEP_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX4_G2HDDA_0_HDSTEP_SHIFT)
#define G2SB_CTX4_G2HDDA_0_HDSTEP_RANGE                 31:0
#define G2SB_CTX4_G2HDDA_0_HDSTEP_WOFFSET                       0x0
#define G2SB_CTX4_G2HDDA_0_HDSTEP_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2HDDA_0_HDSTEP_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2HDDA_0_HDSTEP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2HDDA_0_HDSTEP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2HDDAINILS_0
#define G2SB_CTX4_G2HDDAINILS_0                 _MK_ADDR_CONST(0x5014)
#define G2SB_CTX4_G2HDDAINILS_0_SECURE                  0x0
#define G2SB_CTX4_G2HDDAINILS_0_WORD_COUNT                      0x1
#define G2SB_CTX4_G2HDDAINILS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2HDDAINILS_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2HDDAINILS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2HDDAINILS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2HDDAINILS_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define G2SB_CTX4_G2HDDAINILS_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
#define G2SB_CTX4_G2HDDAINILS_0_HDINI_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2HDDAINILS_0_HDINI_FIELD                     _MK_FIELD_CONST(0xff, G2SB_CTX4_G2HDDAINILS_0_HDINI_SHIFT)
#define G2SB_CTX4_G2HDDAINILS_0_HDINI_RANGE                     7:0
#define G2SB_CTX4_G2HDDAINILS_0_HDINI_WOFFSET                   0x0
#define G2SB_CTX4_G2HDDAINILS_0_HDINI_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2HDDAINILS_0_HDINI_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2HDDAINILS_0_HDINI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2HDDAINILS_0_HDINI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2CSCFIRST_0
#define G2SB_CTX4_G2CSCFIRST_0                  _MK_ADDR_CONST(0x5015)
#define G2SB_CTX4_G2CSCFIRST_0_SECURE                   0x0
#define G2SB_CTX4_G2CSCFIRST_0_WORD_COUNT                       0x1
#define G2SB_CTX4_G2CSCFIRST_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCFIRST_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCFIRST_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCFIRST_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCFIRST_0_READ_MASK                        _MK_MASK_CONST(0xff3ff3ff)
#define G2SB_CTX4_G2CSCFIRST_0_WRITE_MASK                       _MK_MASK_CONST(0xff3ff3ff)
#define G2SB_CTX4_G2CSCFIRST_0_CUB_SHIFT                        _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2CSCFIRST_0_CUB_FIELD                        _MK_FIELD_CONST(0x3ff, G2SB_CTX4_G2CSCFIRST_0_CUB_SHIFT)
#define G2SB_CTX4_G2CSCFIRST_0_CUB_RANGE                        9:0
#define G2SB_CTX4_G2CSCFIRST_0_CUB_WOFFSET                      0x0
#define G2SB_CTX4_G2CSCFIRST_0_CUB_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCFIRST_0_CUB_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCFIRST_0_CUB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCFIRST_0_CUB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CSCFIRST_0_CVR_SHIFT                        _MK_SHIFT_CONST(12)
#define G2SB_CTX4_G2CSCFIRST_0_CVR_FIELD                        _MK_FIELD_CONST(0x3ff, G2SB_CTX4_G2CSCFIRST_0_CVR_SHIFT)
#define G2SB_CTX4_G2CSCFIRST_0_CVR_RANGE                        21:12
#define G2SB_CTX4_G2CSCFIRST_0_CVR_WOFFSET                      0x0
#define G2SB_CTX4_G2CSCFIRST_0_CVR_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCFIRST_0_CVR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCFIRST_0_CVR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCFIRST_0_CVR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CSCFIRST_0_YOS_SHIFT                        _MK_SHIFT_CONST(24)
#define G2SB_CTX4_G2CSCFIRST_0_YOS_FIELD                        _MK_FIELD_CONST(0xff, G2SB_CTX4_G2CSCFIRST_0_YOS_SHIFT)
#define G2SB_CTX4_G2CSCFIRST_0_YOS_RANGE                        31:24
#define G2SB_CTX4_G2CSCFIRST_0_YOS_WOFFSET                      0x0
#define G2SB_CTX4_G2CSCFIRST_0_YOS_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCFIRST_0_YOS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCFIRST_0_YOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCFIRST_0_YOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2CSCSECOND_0
#define G2SB_CTX4_G2CSCSECOND_0                 _MK_ADDR_CONST(0x5016)
#define G2SB_CTX4_G2CSCSECOND_0_SECURE                  0x0
#define G2SB_CTX4_G2CSCSECOND_0_WORD_COUNT                      0x1
#define G2SB_CTX4_G2CSCSECOND_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCSECOND_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCSECOND_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCSECOND_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCSECOND_0_READ_MASK                       _MK_MASK_CONST(0xff3ff1ff)
#define G2SB_CTX4_G2CSCSECOND_0_WRITE_MASK                      _MK_MASK_CONST(0xff3ff1ff)
#define G2SB_CTX4_G2CSCSECOND_0_CUG_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2CSCSECOND_0_CUG_FIELD                       _MK_FIELD_CONST(0x1ff, G2SB_CTX4_G2CSCSECOND_0_CUG_SHIFT)
#define G2SB_CTX4_G2CSCSECOND_0_CUG_RANGE                       8:0
#define G2SB_CTX4_G2CSCSECOND_0_CUG_WOFFSET                     0x0
#define G2SB_CTX4_G2CSCSECOND_0_CUG_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCSECOND_0_CUG_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCSECOND_0_CUG_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCSECOND_0_CUG_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CSCSECOND_0_CUR_SHIFT                       _MK_SHIFT_CONST(12)
#define G2SB_CTX4_G2CSCSECOND_0_CUR_FIELD                       _MK_FIELD_CONST(0x3ff, G2SB_CTX4_G2CSCSECOND_0_CUR_SHIFT)
#define G2SB_CTX4_G2CSCSECOND_0_CUR_RANGE                       21:12
#define G2SB_CTX4_G2CSCSECOND_0_CUR_WOFFSET                     0x0
#define G2SB_CTX4_G2CSCSECOND_0_CUR_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCSECOND_0_CUR_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCSECOND_0_CUR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCSECOND_0_CUR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CSCSECOND_0_CYX_SHIFT                       _MK_SHIFT_CONST(24)
#define G2SB_CTX4_G2CSCSECOND_0_CYX_FIELD                       _MK_FIELD_CONST(0xff, G2SB_CTX4_G2CSCSECOND_0_CYX_SHIFT)
#define G2SB_CTX4_G2CSCSECOND_0_CYX_RANGE                       31:24
#define G2SB_CTX4_G2CSCSECOND_0_CYX_WOFFSET                     0x0
#define G2SB_CTX4_G2CSCSECOND_0_CYX_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCSECOND_0_CYX_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCSECOND_0_CYX_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCSECOND_0_CYX_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2CSCTHIRD_0
#define G2SB_CTX4_G2CSCTHIRD_0                  _MK_ADDR_CONST(0x5017)
#define G2SB_CTX4_G2CSCTHIRD_0_SECURE                   0x0
#define G2SB_CTX4_G2CSCTHIRD_0_WORD_COUNT                       0x1
#define G2SB_CTX4_G2CSCTHIRD_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCTHIRD_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCTHIRD_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCTHIRD_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCTHIRD_0_READ_MASK                        _MK_MASK_CONST(0x3ff01ff)
#define G2SB_CTX4_G2CSCTHIRD_0_WRITE_MASK                       _MK_MASK_CONST(0x3ff01ff)
#define G2SB_CTX4_G2CSCTHIRD_0_CVG_SHIFT                        _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2CSCTHIRD_0_CVG_FIELD                        _MK_FIELD_CONST(0x1ff, G2SB_CTX4_G2CSCTHIRD_0_CVG_SHIFT)
#define G2SB_CTX4_G2CSCTHIRD_0_CVG_RANGE                        8:0
#define G2SB_CTX4_G2CSCTHIRD_0_CVG_WOFFSET                      0x0
#define G2SB_CTX4_G2CSCTHIRD_0_CVG_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCTHIRD_0_CVG_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCTHIRD_0_CVG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCTHIRD_0_CVG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CSCTHIRD_0_CVB_SHIFT                        _MK_SHIFT_CONST(16)
#define G2SB_CTX4_G2CSCTHIRD_0_CVB_FIELD                        _MK_FIELD_CONST(0x3ff, G2SB_CTX4_G2CSCTHIRD_0_CVB_SHIFT)
#define G2SB_CTX4_G2CSCTHIRD_0_CVB_RANGE                        25:16
#define G2SB_CTX4_G2CSCTHIRD_0_CVB_WOFFSET                      0x0
#define G2SB_CTX4_G2CSCTHIRD_0_CVB_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCTHIRD_0_CVB_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCTHIRD_0_CVB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCTHIRD_0_CVB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2CMKEYL_0
#define G2SB_CTX4_G2CMKEYL_0                    _MK_ADDR_CONST(0x5018)
#define G2SB_CTX4_G2CMKEYL_0_SECURE                     0x0
#define G2SB_CTX4_G2CMKEYL_0_WORD_COUNT                         0x1
#define G2SB_CTX4_G2CMKEYL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMKEYL_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMKEYL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMKEYL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMKEYL_0_READ_MASK                  _MK_MASK_CONST(0xffffff)
#define G2SB_CTX4_G2CMKEYL_0_WRITE_MASK                         _MK_MASK_CONST(0xffffff)
#define G2SB_CTX4_G2CMKEYL_0_CKBL_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2CMKEYL_0_CKBL_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX4_G2CMKEYL_0_CKBL_SHIFT)
#define G2SB_CTX4_G2CMKEYL_0_CKBL_RANGE                 7:0
#define G2SB_CTX4_G2CMKEYL_0_CKBL_WOFFSET                       0x0
#define G2SB_CTX4_G2CMKEYL_0_CKBL_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMKEYL_0_CKBL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMKEYL_0_CKBL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMKEYL_0_CKBL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CMKEYL_0_CKGL_SHIFT                 _MK_SHIFT_CONST(8)
#define G2SB_CTX4_G2CMKEYL_0_CKGL_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX4_G2CMKEYL_0_CKGL_SHIFT)
#define G2SB_CTX4_G2CMKEYL_0_CKGL_RANGE                 15:8
#define G2SB_CTX4_G2CMKEYL_0_CKGL_WOFFSET                       0x0
#define G2SB_CTX4_G2CMKEYL_0_CKGL_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMKEYL_0_CKGL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMKEYL_0_CKGL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMKEYL_0_CKGL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CMKEYL_0_CKRL_SHIFT                 _MK_SHIFT_CONST(16)
#define G2SB_CTX4_G2CMKEYL_0_CKRL_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX4_G2CMKEYL_0_CKRL_SHIFT)
#define G2SB_CTX4_G2CMKEYL_0_CKRL_RANGE                 23:16
#define G2SB_CTX4_G2CMKEYL_0_CKRL_WOFFSET                       0x0
#define G2SB_CTX4_G2CMKEYL_0_CKRL_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMKEYL_0_CKRL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMKEYL_0_CKRL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMKEYL_0_CKRL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2CMKEYU_0
#define G2SB_CTX4_G2CMKEYU_0                    _MK_ADDR_CONST(0x5019)
#define G2SB_CTX4_G2CMKEYU_0_SECURE                     0x0
#define G2SB_CTX4_G2CMKEYU_0_WORD_COUNT                         0x1
#define G2SB_CTX4_G2CMKEYU_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMKEYU_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMKEYU_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMKEYU_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMKEYU_0_READ_MASK                  _MK_MASK_CONST(0xffffff)
#define G2SB_CTX4_G2CMKEYU_0_WRITE_MASK                         _MK_MASK_CONST(0xffffff)
#define G2SB_CTX4_G2CMKEYU_0_CKBU_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2CMKEYU_0_CKBU_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX4_G2CMKEYU_0_CKBU_SHIFT)
#define G2SB_CTX4_G2CMKEYU_0_CKBU_RANGE                 7:0
#define G2SB_CTX4_G2CMKEYU_0_CKBU_WOFFSET                       0x0
#define G2SB_CTX4_G2CMKEYU_0_CKBU_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMKEYU_0_CKBU_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMKEYU_0_CKBU_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMKEYU_0_CKBU_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CMKEYU_0_CKGU_SHIFT                 _MK_SHIFT_CONST(8)
#define G2SB_CTX4_G2CMKEYU_0_CKGU_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX4_G2CMKEYU_0_CKGU_SHIFT)
#define G2SB_CTX4_G2CMKEYU_0_CKGU_RANGE                 15:8
#define G2SB_CTX4_G2CMKEYU_0_CKGU_WOFFSET                       0x0
#define G2SB_CTX4_G2CMKEYU_0_CKGU_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMKEYU_0_CKGU_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMKEYU_0_CKGU_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMKEYU_0_CKGU_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CMKEYU_0_CKRU_SHIFT                 _MK_SHIFT_CONST(16)
#define G2SB_CTX4_G2CMKEYU_0_CKRU_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX4_G2CMKEYU_0_CKRU_SHIFT)
#define G2SB_CTX4_G2CMKEYU_0_CKRU_RANGE                 23:16
#define G2SB_CTX4_G2CMKEYU_0_CKRU_WOFFSET                       0x0
#define G2SB_CTX4_G2CMKEYU_0_CKRU_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMKEYU_0_CKRU_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMKEYU_0_CKRU_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CMKEYU_0_CKRU_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2UBA_A_0
#define G2SB_CTX4_G2UBA_A_0                     _MK_ADDR_CONST(0x501a)
#define G2SB_CTX4_G2UBA_A_0_SECURE                      0x0
#define G2SB_CTX4_G2UBA_A_0_WORD_COUNT                  0x1
#define G2SB_CTX4_G2UBA_A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2UBA_A_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2UBA_A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2UBA_A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2UBA_A_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2UBA_A_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2UBA_A_0_SU1SA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2UBA_A_0_SU1SA_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX4_G2UBA_A_0_SU1SA_SHIFT)
#define G2SB_CTX4_G2UBA_A_0_SU1SA_RANGE                 31:0
#define G2SB_CTX4_G2UBA_A_0_SU1SA_WOFFSET                       0x0
#define G2SB_CTX4_G2UBA_A_0_SU1SA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2UBA_A_0_SU1SA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2UBA_A_0_SU1SA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2UBA_A_0_SU1SA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2VBA_A_0
#define G2SB_CTX4_G2VBA_A_0                     _MK_ADDR_CONST(0x501b)
#define G2SB_CTX4_G2VBA_A_0_SECURE                      0x0
#define G2SB_CTX4_G2VBA_A_0_WORD_COUNT                  0x1
#define G2SB_CTX4_G2VBA_A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2VBA_A_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2VBA_A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2VBA_A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2VBA_A_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2VBA_A_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2VBA_A_0_SV1SA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2VBA_A_0_SV1SA_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX4_G2VBA_A_0_SV1SA_SHIFT)
#define G2SB_CTX4_G2VBA_A_0_SV1SA_RANGE                 31:0
#define G2SB_CTX4_G2VBA_A_0_SV1SA_WOFFSET                       0x0
#define G2SB_CTX4_G2VBA_A_0_SV1SA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2VBA_A_0_SV1SA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2VBA_A_0_SV1SA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2VBA_A_0_SV1SA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2SBFORMAT_0
#define G2SB_CTX4_G2SBFORMAT_0                  _MK_ADDR_CONST(0x501c)
#define G2SB_CTX4_G2SBFORMAT_0_SECURE                   0x0
#define G2SB_CTX4_G2SBFORMAT_0_WORD_COUNT                       0x1
#define G2SB_CTX4_G2SBFORMAT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SBFORMAT_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SBFORMAT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SBFORMAT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SBFORMAT_0_READ_MASK                        _MK_MASK_CONST(0xffffdf1f)
#define G2SB_CTX4_G2SBFORMAT_0_WRITE_MASK                       _MK_MASK_CONST(0xffffdf1f)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_FIELD                      _MK_FIELD_CONST(0x1f, G2SB_CTX4_G2SBFORMAT_0_SIFMT_SHIFT)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_RANGE                      4:0
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_WOFFSET                    0x0
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_U8Y8V8Y8_OB                        _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_Y8U8Y8V8_OB                        _MK_ENUM_CONST(1)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_Y8V8Y8U8_OB                        _MK_ENUM_CONST(2)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_V8Y8U8Y8_OB                        _MK_ENUM_CONST(3)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_U8Y8V8Y8_TC                        _MK_ENUM_CONST(4)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_Y8U8Y8V8_TC                        _MK_ENUM_CONST(5)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_Y8V8Y8U8_TC                        _MK_ENUM_CONST(6)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_V8Y8U8Y8_TC                        _MK_ENUM_CONST(7)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_B5G6R5                     _MK_ENUM_CONST(8)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_RESERVED9                  _MK_ENUM_CONST(9)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_RESERVED10                 _MK_ENUM_CONST(10)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_RESERVED11                 _MK_ENUM_CONST(11)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_B5G6R5BS                   _MK_ENUM_CONST(12)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_RESERVED13                 _MK_ENUM_CONST(13)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_R8G8B8A8                   _MK_ENUM_CONST(14)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_B8G8R8A8                   _MK_ENUM_CONST(15)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_RESERVED16                 _MK_ENUM_CONST(16)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_RESERVED17                 _MK_ENUM_CONST(17)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_RESERVED18                 _MK_ENUM_CONST(18)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_RESERVED19                 _MK_ENUM_CONST(19)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_RESERVED20                 _MK_ENUM_CONST(20)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_RESERVED21                 _MK_ENUM_CONST(21)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_RESERVED22                 _MK_ENUM_CONST(22)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_RESERVED23                 _MK_ENUM_CONST(23)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_RESERVED24                 _MK_ENUM_CONST(24)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_RESERVED25                 _MK_ENUM_CONST(25)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_RESERVED26                 _MK_ENUM_CONST(26)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_RESERVED27                 _MK_ENUM_CONST(27)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_RESERVED28                 _MK_ENUM_CONST(28)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_RESERVED29                 _MK_ENUM_CONST(29)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_RESERVED30                 _MK_ENUM_CONST(30)
#define G2SB_CTX4_G2SBFORMAT_0_SIFMT_RESERVED31                 _MK_ENUM_CONST(31)

#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_SHIFT                      _MK_SHIFT_CONST(8)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_FIELD                      _MK_FIELD_CONST(0x1f, G2SB_CTX4_G2SBFORMAT_0_DIFMT_SHIFT)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_RANGE                      12:8
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_WOFFSET                    0x0
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_U8Y8V8Y8_OB                        _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_Y8U8Y8V8_OB                        _MK_ENUM_CONST(1)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_Y8V8Y8U8_OB                        _MK_ENUM_CONST(2)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_V8Y8U8Y8_OB                        _MK_ENUM_CONST(3)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_U8Y8V8Y8_TC                        _MK_ENUM_CONST(4)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_Y8U8Y8V8_TC                        _MK_ENUM_CONST(5)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_Y8V8Y8U8_TC                        _MK_ENUM_CONST(6)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_V8Y8U8Y8_TC                        _MK_ENUM_CONST(7)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_B5G6R5                     _MK_ENUM_CONST(8)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_RESERVED9                  _MK_ENUM_CONST(9)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_RESERVED10                 _MK_ENUM_CONST(10)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_RESERVED11                 _MK_ENUM_CONST(11)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_B5G6R5BS                   _MK_ENUM_CONST(12)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_RESERVED13                 _MK_ENUM_CONST(13)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_R8G8B8A8                   _MK_ENUM_CONST(14)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_B8G8R8A8                   _MK_ENUM_CONST(15)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_RESERVED16                 _MK_ENUM_CONST(16)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_RESERVED17                 _MK_ENUM_CONST(17)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_RESERVED18                 _MK_ENUM_CONST(18)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_RESERVED19                 _MK_ENUM_CONST(19)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_RESERVED20                 _MK_ENUM_CONST(20)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_RESERVED21                 _MK_ENUM_CONST(21)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_RESERVED22                 _MK_ENUM_CONST(22)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_RESERVED23                 _MK_ENUM_CONST(23)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_RESERVED24                 _MK_ENUM_CONST(24)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_RESERVED25                 _MK_ENUM_CONST(25)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_RESERVED26                 _MK_ENUM_CONST(26)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_RESERVED27                 _MK_ENUM_CONST(27)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_RESERVED28                 _MK_ENUM_CONST(28)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_RESERVED29                 _MK_ENUM_CONST(29)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_RESERVED30                 _MK_ENUM_CONST(30)
#define G2SB_CTX4_G2SBFORMAT_0_DIFMT_RESERVED31                 _MK_ENUM_CONST(31)

#define G2SB_CTX4_G2SBFORMAT_0_RAISEBUFFEREN_SHIFT                      _MK_SHIFT_CONST(14)
#define G2SB_CTX4_G2SBFORMAT_0_RAISEBUFFEREN_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX4_G2SBFORMAT_0_RAISEBUFFEREN_SHIFT)
#define G2SB_CTX4_G2SBFORMAT_0_RAISEBUFFEREN_RANGE                      14:14
#define G2SB_CTX4_G2SBFORMAT_0_RAISEBUFFEREN_WOFFSET                    0x0
#define G2SB_CTX4_G2SBFORMAT_0_RAISEBUFFEREN_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SBFORMAT_0_RAISEBUFFEREN_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SBFORMAT_0_RAISEBUFFEREN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SBFORMAT_0_RAISEBUFFEREN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SBFORMAT_0_RAISEBUFFEREN_DISABLE                    _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2SBFORMAT_0_RAISEBUFFEREN_ENABLE                     _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2SBFORMAT_0_RAISEFRAMEEN_SHIFT                       _MK_SHIFT_CONST(15)
#define G2SB_CTX4_G2SBFORMAT_0_RAISEFRAMEEN_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX4_G2SBFORMAT_0_RAISEFRAMEEN_SHIFT)
#define G2SB_CTX4_G2SBFORMAT_0_RAISEFRAMEEN_RANGE                       15:15
#define G2SB_CTX4_G2SBFORMAT_0_RAISEFRAMEEN_WOFFSET                     0x0
#define G2SB_CTX4_G2SBFORMAT_0_RAISEFRAMEEN_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SBFORMAT_0_RAISEFRAMEEN_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SBFORMAT_0_RAISEFRAMEEN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SBFORMAT_0_RAISEFRAMEEN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SBFORMAT_0_RAISEFRAMEEN_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2SBFORMAT_0_RAISEFRAMEEN_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2SBFORMAT_0_RAISEBUFFERVALUE_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX4_G2SBFORMAT_0_RAISEBUFFERVALUE_FIELD                   _MK_FIELD_CONST(0xff, G2SB_CTX4_G2SBFORMAT_0_RAISEBUFFERVALUE_SHIFT)
#define G2SB_CTX4_G2SBFORMAT_0_RAISEBUFFERVALUE_RANGE                   23:16
#define G2SB_CTX4_G2SBFORMAT_0_RAISEBUFFERVALUE_WOFFSET                 0x0
#define G2SB_CTX4_G2SBFORMAT_0_RAISEBUFFERVALUE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SBFORMAT_0_RAISEBUFFERVALUE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SBFORMAT_0_RAISEBUFFERVALUE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SBFORMAT_0_RAISEBUFFERVALUE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2SBFORMAT_0_RAISEFRAMEVALUE_SHIFT                    _MK_SHIFT_CONST(24)
#define G2SB_CTX4_G2SBFORMAT_0_RAISEFRAMEVALUE_FIELD                    _MK_FIELD_CONST(0xff, G2SB_CTX4_G2SBFORMAT_0_RAISEFRAMEVALUE_SHIFT)
#define G2SB_CTX4_G2SBFORMAT_0_RAISEFRAMEVALUE_RANGE                    31:24
#define G2SB_CTX4_G2SBFORMAT_0_RAISEFRAMEVALUE_WOFFSET                  0x0
#define G2SB_CTX4_G2SBFORMAT_0_RAISEFRAMEVALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SBFORMAT_0_RAISEFRAMEVALUE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SBFORMAT_0_RAISEFRAMEVALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SBFORMAT_0_RAISEFRAMEVALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2CONTROLSB_0
#define G2SB_CTX4_G2CONTROLSB_0                 _MK_ADDR_CONST(0x501d)
#define G2SB_CTX4_G2CONTROLSB_0_SECURE                  0x0
#define G2SB_CTX4_G2CONTROLSB_0_WORD_COUNT                      0x1
#define G2SB_CTX4_G2CONTROLSB_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_RESET_MASK                      _MK_MASK_CONST(0xdfffa4f8)
#define G2SB_CTX4_G2CONTROLSB_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_READ_MASK                       _MK_MASK_CONST(0xdfffa7f8)
#define G2SB_CTX4_G2CONTROLSB_0_WRITE_MASK                      _MK_MASK_CONST(0xdfffa7f8)
#define G2SB_CTX4_G2CONTROLSB_0_YUV422ROTATION_SHIFT                    _MK_SHIFT_CONST(3)
#define G2SB_CTX4_G2CONTROLSB_0_YUV422ROTATION_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLSB_0_YUV422ROTATION_SHIFT)
#define G2SB_CTX4_G2CONTROLSB_0_YUV422ROTATION_RANGE                    3:3
#define G2SB_CTX4_G2CONTROLSB_0_YUV422ROTATION_WOFFSET                  0x0
#define G2SB_CTX4_G2CONTROLSB_0_YUV422ROTATION_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_YUV422ROTATION_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLSB_0_YUV422ROTATION_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_YUV422ROTATION_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CONTROLSB_0_YUV422PLANAR_SHIFT                      _MK_SHIFT_CONST(4)
#define G2SB_CTX4_G2CONTROLSB_0_YUV422PLANAR_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLSB_0_YUV422PLANAR_SHIFT)
#define G2SB_CTX4_G2CONTROLSB_0_YUV422PLANAR_RANGE                      4:4
#define G2SB_CTX4_G2CONTROLSB_0_YUV422PLANAR_WOFFSET                    0x0
#define G2SB_CTX4_G2CONTROLSB_0_YUV422PLANAR_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_YUV422PLANAR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLSB_0_YUV422PLANAR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_YUV422PLANAR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CONTROLSB_0_IMODE_SHIFT                     _MK_SHIFT_CONST(5)
#define G2SB_CTX4_G2CONTROLSB_0_IMODE_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLSB_0_IMODE_SHIFT)
#define G2SB_CTX4_G2CONTROLSB_0_IMODE_RANGE                     5:5
#define G2SB_CTX4_G2CONTROLSB_0_IMODE_WOFFSET                   0x0
#define G2SB_CTX4_G2CONTROLSB_0_IMODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_IMODE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLSB_0_IMODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_IMODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_IMODE_MULTIPLEX                 _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLSB_0_IMODE_PLANAR                    _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2CONTROLSB_0_ENAVF_SHIFT                     _MK_SHIFT_CONST(6)
#define G2SB_CTX4_G2CONTROLSB_0_ENAVF_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLSB_0_ENAVF_SHIFT)
#define G2SB_CTX4_G2CONTROLSB_0_ENAVF_RANGE                     6:6
#define G2SB_CTX4_G2CONTROLSB_0_ENAVF_WOFFSET                   0x0
#define G2SB_CTX4_G2CONTROLSB_0_ENAVF_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_ENAVF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLSB_0_ENAVF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_ENAVF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_ENAVF_DISABLE                   _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLSB_0_ENAVF_ENABLE                    _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2CONTROLSB_0_ENAHF_SHIFT                     _MK_SHIFT_CONST(7)
#define G2SB_CTX4_G2CONTROLSB_0_ENAHF_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLSB_0_ENAHF_SHIFT)
#define G2SB_CTX4_G2CONTROLSB_0_ENAHF_RANGE                     7:7
#define G2SB_CTX4_G2CONTROLSB_0_ENAHF_WOFFSET                   0x0
#define G2SB_CTX4_G2CONTROLSB_0_ENAHF_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_ENAHF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLSB_0_ENAHF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_ENAHF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_ENAHF_DISABLE                   _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLSB_0_ENAHF_ENABLE                    _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2CONTROLSB_0_UVST_SHIFT                      _MK_SHIFT_CONST(8)
#define G2SB_CTX4_G2CONTROLSB_0_UVST_FIELD                      _MK_FIELD_CONST(0x3, G2SB_CTX4_G2CONTROLSB_0_UVST_SHIFT)
#define G2SB_CTX4_G2CONTROLSB_0_UVST_RANGE                      9:8
#define G2SB_CTX4_G2CONTROLSB_0_UVST_WOFFSET                    0x0
#define G2SB_CTX4_G2CONTROLSB_0_UVST_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_UVST_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_UVST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_UVST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_UVST_UVS2X                      _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLSB_0_UVST_UVS1X                      _MK_ENUM_CONST(1)
#define G2SB_CTX4_G2CONTROLSB_0_UVST_UVS4X                      _MK_ENUM_CONST(2)
#define G2SB_CTX4_G2CONTROLSB_0_UVST_UVS_G2UVSTRIDE                     _MK_ENUM_CONST(3)

#define G2SB_CTX4_G2CONTROLSB_0_SL_SHIFT                        _MK_SHIFT_CONST(10)
#define G2SB_CTX4_G2CONTROLSB_0_SL_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLSB_0_SL_SHIFT)
#define G2SB_CTX4_G2CONTROLSB_0_SL_RANGE                        10:10
#define G2SB_CTX4_G2CONTROLSB_0_SL_WOFFSET                      0x0
#define G2SB_CTX4_G2CONTROLSB_0_SL_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_SL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLSB_0_SL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_SL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_SL_COMMON_PAIR                  _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLSB_0_SL_DIFFERENT_PAIR                       _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2CONTROLSB_0_SISEL_SHIFT                     _MK_SHIFT_CONST(13)
#define G2SB_CTX4_G2CONTROLSB_0_SISEL_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLSB_0_SISEL_SHIFT)
#define G2SB_CTX4_G2CONTROLSB_0_SISEL_RANGE                     13:13
#define G2SB_CTX4_G2CONTROLSB_0_SISEL_WOFFSET                   0x0
#define G2SB_CTX4_G2CONTROLSB_0_SISEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_SISEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLSB_0_SISEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_SISEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_SISEL_IMAGE_BUFFER                      _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLSB_0_SISEL_HOST                      _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2CONTROLSB_0_SBLTSRC_SHIFT                   _MK_SHIFT_CONST(15)
#define G2SB_CTX4_G2CONTROLSB_0_SBLTSRC_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLSB_0_SBLTSRC_SHIFT)
#define G2SB_CTX4_G2CONTROLSB_0_SBLTSRC_RANGE                   15:15
#define G2SB_CTX4_G2CONTROLSB_0_SBLTSRC_WOFFSET                 0x0
#define G2SB_CTX4_G2CONTROLSB_0_SBLTSRC_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_SBLTSRC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLSB_0_SBLTSRC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_SBLTSRC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_SBLTSRC_CPU                     _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLSB_0_SBLTSRC_VIP                     _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2CONTROLSB_0_VFTYPE_SHIFT                    _MK_SHIFT_CONST(16)
#define G2SB_CTX4_G2CONTROLSB_0_VFTYPE_FIELD                    _MK_FIELD_CONST(0x3, G2SB_CTX4_G2CONTROLSB_0_VFTYPE_SHIFT)
#define G2SB_CTX4_G2CONTROLSB_0_VFTYPE_RANGE                    17:16
#define G2SB_CTX4_G2CONTROLSB_0_VFTYPE_WOFFSET                  0x0
#define G2SB_CTX4_G2CONTROLSB_0_VFTYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_VFTYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_CTX4_G2CONTROLSB_0_VFTYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_VFTYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_VFTYPE_INTERP                   _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLSB_0_VFTYPE_AVG25_INTERP75                   _MK_ENUM_CONST(1)
#define G2SB_CTX4_G2CONTROLSB_0_VFTYPE_AVG50_INTERP50                   _MK_ENUM_CONST(2)
#define G2SB_CTX4_G2CONTROLSB_0_VFTYPE_AVG                      _MK_ENUM_CONST(3)

#define G2SB_CTX4_G2CONTROLSB_0_VFEN_SHIFT                      _MK_SHIFT_CONST(18)
#define G2SB_CTX4_G2CONTROLSB_0_VFEN_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLSB_0_VFEN_SHIFT)
#define G2SB_CTX4_G2CONTROLSB_0_VFEN_RANGE                      18:18
#define G2SB_CTX4_G2CONTROLSB_0_VFEN_WOFFSET                    0x0
#define G2SB_CTX4_G2CONTROLSB_0_VFEN_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_VFEN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLSB_0_VFEN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_VFEN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_VFEN_DISABLE                    _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLSB_0_VFEN_ENABLE                     _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2CONTROLSB_0_DISCSC_SHIFT                    _MK_SHIFT_CONST(19)
#define G2SB_CTX4_G2CONTROLSB_0_DISCSC_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLSB_0_DISCSC_SHIFT)
#define G2SB_CTX4_G2CONTROLSB_0_DISCSC_RANGE                    19:19
#define G2SB_CTX4_G2CONTROLSB_0_DISCSC_WOFFSET                  0x0
#define G2SB_CTX4_G2CONTROLSB_0_DISCSC_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_DISCSC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLSB_0_DISCSC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_DISCSC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_DISCSC_ENABLE                   _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLSB_0_DISCSC_DISABLE                  _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2CONTROLSB_0_HFTYPE_SHIFT                    _MK_SHIFT_CONST(20)
#define G2SB_CTX4_G2CONTROLSB_0_HFTYPE_FIELD                    _MK_FIELD_CONST(0x7, G2SB_CTX4_G2CONTROLSB_0_HFTYPE_SHIFT)
#define G2SB_CTX4_G2CONTROLSB_0_HFTYPE_RANGE                    22:20
#define G2SB_CTX4_G2CONTROLSB_0_HFTYPE_WOFFSET                  0x0
#define G2SB_CTX4_G2CONTROLSB_0_HFTYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_HFTYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define G2SB_CTX4_G2CONTROLSB_0_HFTYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_HFTYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_HFTYPE_INTERP                   _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLSB_0_HFTYPE_LPF1                     _MK_ENUM_CONST(1)
#define G2SB_CTX4_G2CONTROLSB_0_HFTYPE_LPF2                     _MK_ENUM_CONST(2)
#define G2SB_CTX4_G2CONTROLSB_0_HFTYPE_LPF3                     _MK_ENUM_CONST(3)
#define G2SB_CTX4_G2CONTROLSB_0_HFTYPE_LPF4                     _MK_ENUM_CONST(4)
#define G2SB_CTX4_G2CONTROLSB_0_HFTYPE_LPF5                     _MK_ENUM_CONST(5)
#define G2SB_CTX4_G2CONTROLSB_0_HFTYPE_LPF6                     _MK_ENUM_CONST(6)
#define G2SB_CTX4_G2CONTROLSB_0_HFTYPE_DISABLE                  _MK_ENUM_CONST(7)

#define G2SB_CTX4_G2CONTROLSB_0_RANGEREDFRM_SHIFT                       _MK_SHIFT_CONST(23)
#define G2SB_CTX4_G2CONTROLSB_0_RANGEREDFRM_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLSB_0_RANGEREDFRM_SHIFT)
#define G2SB_CTX4_G2CONTROLSB_0_RANGEREDFRM_RANGE                       23:23
#define G2SB_CTX4_G2CONTROLSB_0_RANGEREDFRM_WOFFSET                     0x0
#define G2SB_CTX4_G2CONTROLSB_0_RANGEREDFRM_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_RANGEREDFRM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLSB_0_RANGEREDFRM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_RANGEREDFRM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_RANGEREDFRM_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLSB_0_RANGEREDFRM_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2CONTROLSB_0_SITYPE_SHIFT                    _MK_SHIFT_CONST(24)
#define G2SB_CTX4_G2CONTROLSB_0_SITYPE_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLSB_0_SITYPE_SHIFT)
#define G2SB_CTX4_G2CONTROLSB_0_SITYPE_RANGE                    24:24
#define G2SB_CTX4_G2CONTROLSB_0_SITYPE_WOFFSET                  0x0
#define G2SB_CTX4_G2CONTROLSB_0_SITYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_SITYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLSB_0_SITYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_SITYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_SITYPE_TOP_FIELD                        _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLSB_0_SITYPE_BOTTOM_FIELD                     _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2CONTROLSB_0_SBSEL_SHIFT                     _MK_SHIFT_CONST(25)
#define G2SB_CTX4_G2CONTROLSB_0_SBSEL_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLSB_0_SBSEL_SHIFT)
#define G2SB_CTX4_G2CONTROLSB_0_SBSEL_RANGE                     25:25
#define G2SB_CTX4_G2CONTROLSB_0_SBSEL_WOFFSET                   0x0
#define G2SB_CTX4_G2CONTROLSB_0_SBSEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_SBSEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLSB_0_SBSEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_SBSEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_SBSEL_SRC_A                     _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLSB_0_SBSEL_SRC_B                     _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2CONTROLSB_0_DBSEL_SHIFT                     _MK_SHIFT_CONST(26)
#define G2SB_CTX4_G2CONTROLSB_0_DBSEL_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLSB_0_DBSEL_SHIFT)
#define G2SB_CTX4_G2CONTROLSB_0_DBSEL_RANGE                     26:26
#define G2SB_CTX4_G2CONTROLSB_0_DBSEL_WOFFSET                   0x0
#define G2SB_CTX4_G2CONTROLSB_0_DBSEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_DBSEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLSB_0_DBSEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_DBSEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_DBSEL_DST_A                     _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLSB_0_DBSEL_DST_B                     _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2CONTROLSB_0_KEYEN_SHIFT                     _MK_SHIFT_CONST(27)
#define G2SB_CTX4_G2CONTROLSB_0_KEYEN_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLSB_0_KEYEN_SHIFT)
#define G2SB_CTX4_G2CONTROLSB_0_KEYEN_RANGE                     27:27
#define G2SB_CTX4_G2CONTROLSB_0_KEYEN_WOFFSET                   0x0
#define G2SB_CTX4_G2CONTROLSB_0_KEYEN_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_KEYEN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLSB_0_KEYEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_KEYEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_KEYEN_DISABLE                   _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLSB_0_KEYEN_ENABLE                    _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2CONTROLSB_0_KPOL_SHIFT                      _MK_SHIFT_CONST(28)
#define G2SB_CTX4_G2CONTROLSB_0_KPOL_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLSB_0_KPOL_SHIFT)
#define G2SB_CTX4_G2CONTROLSB_0_KPOL_RANGE                      28:28
#define G2SB_CTX4_G2CONTROLSB_0_KPOL_WOFFSET                    0x0
#define G2SB_CTX4_G2CONTROLSB_0_KPOL_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_KPOL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLSB_0_KPOL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_KPOL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_KPOL_WITHIN_BOUNDS                      _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLSB_0_KPOL_OUTSIDE_BOUNDS                     _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2CONTROLSB_0_ENDITH_SHIFT                    _MK_SHIFT_CONST(30)
#define G2SB_CTX4_G2CONTROLSB_0_ENDITH_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLSB_0_ENDITH_SHIFT)
#define G2SB_CTX4_G2CONTROLSB_0_ENDITH_RANGE                    30:30
#define G2SB_CTX4_G2CONTROLSB_0_ENDITH_WOFFSET                  0x0
#define G2SB_CTX4_G2CONTROLSB_0_ENDITH_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_ENDITH_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLSB_0_ENDITH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_ENDITH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_ENDITH_DISABLE                  _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLSB_0_ENDITH_ENABLE                   _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2CONTROLSB_0_DISDW_SHIFT                     _MK_SHIFT_CONST(31)
#define G2SB_CTX4_G2CONTROLSB_0_DISDW_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLSB_0_DISDW_SHIFT)
#define G2SB_CTX4_G2CONTROLSB_0_DISDW_RANGE                     31:31
#define G2SB_CTX4_G2CONTROLSB_0_DISDW_WOFFSET                   0x0
#define G2SB_CTX4_G2CONTROLSB_0_DISDW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_DISDW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLSB_0_DISDW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_DISDW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSB_0_DISDW_GOTO_IMAGE_BUFFER                 _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLSB_0_DISDW_GOTO_EPP                  _MK_ENUM_CONST(1)


// Register G2SB_CTX4_G2CONTROLSECOND_0
#define G2SB_CTX4_G2CONTROLSECOND_0                     _MK_ADDR_CONST(0x501e)
#define G2SB_CTX4_G2CONTROLSECOND_0_SECURE                      0x0
#define G2SB_CTX4_G2CONTROLSECOND_0_WORD_COUNT                  0x1
#define G2SB_CTX4_G2CONTROLSECOND_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_RESET_MASK                  _MK_MASK_CONST(0x3f61c3fe)
#define G2SB_CTX4_G2CONTROLSECOND_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_READ_MASK                   _MK_MASK_CONST(0x3f71c3fe)
#define G2SB_CTX4_G2CONTROLSECOND_0_WRITE_MASK                  _MK_MASK_CONST(0x3f71c3fe)
#define G2SB_CTX4_G2CONTROLSECOND_0_BITSWAP_SHIFT                       _MK_SHIFT_CONST(1)
#define G2SB_CTX4_G2CONTROLSECOND_0_BITSWAP_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLSECOND_0_BITSWAP_SHIFT)
#define G2SB_CTX4_G2CONTROLSECOND_0_BITSWAP_RANGE                       1:1
#define G2SB_CTX4_G2CONTROLSECOND_0_BITSWAP_WOFFSET                     0x0
#define G2SB_CTX4_G2CONTROLSECOND_0_BITSWAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_BITSWAP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLSECOND_0_BITSWAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_BITSWAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_BITSWAP_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLSECOND_0_BITSWAP_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2CONTROLSECOND_0_BEBSWAP_SHIFT                       _MK_SHIFT_CONST(2)
#define G2SB_CTX4_G2CONTROLSECOND_0_BEBSWAP_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLSECOND_0_BEBSWAP_SHIFT)
#define G2SB_CTX4_G2CONTROLSECOND_0_BEBSWAP_RANGE                       2:2
#define G2SB_CTX4_G2CONTROLSECOND_0_BEBSWAP_WOFFSET                     0x0
#define G2SB_CTX4_G2CONTROLSECOND_0_BEBSWAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_BEBSWAP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLSECOND_0_BEBSWAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_BEBSWAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_BEBSWAP_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLSECOND_0_BEBSWAP_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2CONTROLSECOND_0_BEWSWAP_SHIFT                       _MK_SHIFT_CONST(3)
#define G2SB_CTX4_G2CONTROLSECOND_0_BEWSWAP_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLSECOND_0_BEWSWAP_SHIFT)
#define G2SB_CTX4_G2CONTROLSECOND_0_BEWSWAP_RANGE                       3:3
#define G2SB_CTX4_G2CONTROLSECOND_0_BEWSWAP_WOFFSET                     0x0
#define G2SB_CTX4_G2CONTROLSECOND_0_BEWSWAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_BEWSWAP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLSECOND_0_BEWSWAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_BEWSWAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_BEWSWAP_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLSECOND_0_BEWSWAP_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2CONTROLSECOND_0_ALPTYPE_SHIFT                       _MK_SHIFT_CONST(4)
#define G2SB_CTX4_G2CONTROLSECOND_0_ALPTYPE_FIELD                       _MK_FIELD_CONST(0x1f, G2SB_CTX4_G2CONTROLSECOND_0_ALPTYPE_SHIFT)
#define G2SB_CTX4_G2CONTROLSECOND_0_ALPTYPE_RANGE                       8:4
#define G2SB_CTX4_G2CONTROLSECOND_0_ALPTYPE_WOFFSET                     0x0
#define G2SB_CTX4_G2CONTROLSECOND_0_ALPTYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_ALPTYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define G2SB_CTX4_G2CONTROLSECOND_0_ALPTYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_ALPTYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_ALPTYPE_FIX                 _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLSECOND_0_ALPTYPE_PL1BPP                      _MK_ENUM_CONST(1)
#define G2SB_CTX4_G2CONTROLSECOND_0_ALPTYPE_PL2BPP                      _MK_ENUM_CONST(2)
#define G2SB_CTX4_G2CONTROLSECOND_0_ALPTYPE_PL4BPP                      _MK_ENUM_CONST(3)
#define G2SB_CTX4_G2CONTROLSECOND_0_ALPTYPE_PL8BPP                      _MK_ENUM_CONST(4)
#define G2SB_CTX4_G2CONTROLSECOND_0_ALPTYPE_PL44BPP                     _MK_ENUM_CONST(5)
#define G2SB_CTX4_G2CONTROLSECOND_0_ALPTYPE_PLS1BPP                     _MK_ENUM_CONST(6)
#define G2SB_CTX4_G2CONTROLSECOND_0_ALPTYPE_PLS4BPPAL                   _MK_ENUM_CONST(7)
#define G2SB_CTX4_G2CONTROLSECOND_0_ALPTYPE_PLS4BPP                     _MK_ENUM_CONST(8)
#define G2SB_CTX4_G2CONTROLSECOND_0_ALPTYPE_PLS8BPP                     _MK_ENUM_CONST(9)
#define G2SB_CTX4_G2CONTROLSECOND_0_ALPTYPE_PLS8BX                      _MK_ENUM_CONST(10)
#define G2SB_CTX4_G2CONTROLSECOND_0_ALPTYPE_PLS1BPPAL                   _MK_ENUM_CONST(11)

#define G2SB_CTX4_G2CONTROLSECOND_0_ALPSRCORDST_SHIFT                   _MK_SHIFT_CONST(9)
#define G2SB_CTX4_G2CONTROLSECOND_0_ALPSRCORDST_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLSECOND_0_ALPSRCORDST_SHIFT)
#define G2SB_CTX4_G2CONTROLSECOND_0_ALPSRCORDST_RANGE                   9:9
#define G2SB_CTX4_G2CONTROLSECOND_0_ALPSRCORDST_WOFFSET                 0x0
#define G2SB_CTX4_G2CONTROLSECOND_0_ALPSRCORDST_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_ALPSRCORDST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLSECOND_0_ALPSRCORDST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_ALPSRCORDST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_ALPSRCORDST_DISABLE                 _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLSECOND_0_ALPSRCORDST_ENABLE                  _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2CONTROLSECOND_0_PXLREP_SHIFT                        _MK_SHIFT_CONST(14)
#define G2SB_CTX4_G2CONTROLSECOND_0_PXLREP_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLSECOND_0_PXLREP_SHIFT)
#define G2SB_CTX4_G2CONTROLSECOND_0_PXLREP_RANGE                        14:14
#define G2SB_CTX4_G2CONTROLSECOND_0_PXLREP_WOFFSET                      0x0
#define G2SB_CTX4_G2CONTROLSECOND_0_PXLREP_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_PXLREP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLSECOND_0_PXLREP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_PXLREP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_PXLREP_DISABLE                      _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLSECOND_0_PXLREP_ENABLE                       _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2CONTROLSECOND_0_SWAPBLT_SHIFT                       _MK_SHIFT_CONST(15)
#define G2SB_CTX4_G2CONTROLSECOND_0_SWAPBLT_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLSECOND_0_SWAPBLT_SHIFT)
#define G2SB_CTX4_G2CONTROLSECOND_0_SWAPBLT_RANGE                       15:15
#define G2SB_CTX4_G2CONTROLSECOND_0_SWAPBLT_WOFFSET                     0x0
#define G2SB_CTX4_G2CONTROLSECOND_0_SWAPBLT_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_SWAPBLT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLSECOND_0_SWAPBLT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_SWAPBLT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CONTROLSECOND_0_VCAA_SAFE_MODE_SHIFT                        _MK_SHIFT_CONST(16)
#define G2SB_CTX4_G2CONTROLSECOND_0_VCAA_SAFE_MODE_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLSECOND_0_VCAA_SAFE_MODE_SHIFT)
#define G2SB_CTX4_G2CONTROLSECOND_0_VCAA_SAFE_MODE_RANGE                        16:16
#define G2SB_CTX4_G2CONTROLSECOND_0_VCAA_SAFE_MODE_WOFFSET                      0x0
#define G2SB_CTX4_G2CONTROLSECOND_0_VCAA_SAFE_MODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_VCAA_SAFE_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLSECOND_0_VCAA_SAFE_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_VCAA_SAFE_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_VCAA_SAFE_MODE_DISABLE                      _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLSECOND_0_VCAA_SAFE_MODE_ENABLE                       _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2CONTROLSECOND_0_G2NOSTOP_SHIFT                      _MK_SHIFT_CONST(20)
#define G2SB_CTX4_G2CONTROLSECOND_0_G2NOSTOP_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLSECOND_0_G2NOSTOP_SHIFT)
#define G2SB_CTX4_G2CONTROLSECOND_0_G2NOSTOP_RANGE                      20:20
#define G2SB_CTX4_G2CONTROLSECOND_0_G2NOSTOP_WOFFSET                    0x0
#define G2SB_CTX4_G2CONTROLSECOND_0_G2NOSTOP_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_G2NOSTOP_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_G2NOSTOP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_G2NOSTOP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CONTROLSECOND_0_CLIPC_SHIFT                 _MK_SHIFT_CONST(21)
#define G2SB_CTX4_G2CONTROLSECOND_0_CLIPC_FIELD                 _MK_FIELD_CONST(0x3, G2SB_CTX4_G2CONTROLSECOND_0_CLIPC_SHIFT)
#define G2SB_CTX4_G2CONTROLSECOND_0_CLIPC_RANGE                 22:21
#define G2SB_CTX4_G2CONTROLSECOND_0_CLIPC_WOFFSET                       0x0
#define G2SB_CTX4_G2CONTROLSECOND_0_CLIPC_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_CLIPC_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define G2SB_CTX4_G2CONTROLSECOND_0_CLIPC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_CLIPC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CONTROLSECOND_0_FR_MODE_SHIFT                       _MK_SHIFT_CONST(24)
#define G2SB_CTX4_G2CONTROLSECOND_0_FR_MODE_FIELD                       _MK_FIELD_CONST(0x3, G2SB_CTX4_G2CONTROLSECOND_0_FR_MODE_SHIFT)
#define G2SB_CTX4_G2CONTROLSECOND_0_FR_MODE_RANGE                       25:24
#define G2SB_CTX4_G2CONTROLSECOND_0_FR_MODE_WOFFSET                     0x0
#define G2SB_CTX4_G2CONTROLSECOND_0_FR_MODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_FR_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define G2SB_CTX4_G2CONTROLSECOND_0_FR_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_FR_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_FR_MODE_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLSECOND_0_FR_MODE_SRC_DST_COPY                        _MK_ENUM_CONST(1)
#define G2SB_CTX4_G2CONTROLSECOND_0_FR_MODE_SQUARE                      _MK_ENUM_CONST(2)
#define G2SB_CTX4_G2CONTROLSECOND_0_FR_MODE_BLANK                       _MK_ENUM_CONST(3)

#define G2SB_CTX4_G2CONTROLSECOND_0_FR_TYPE_SHIFT                       _MK_SHIFT_CONST(26)
#define G2SB_CTX4_G2CONTROLSECOND_0_FR_TYPE_FIELD                       _MK_FIELD_CONST(0x7, G2SB_CTX4_G2CONTROLSECOND_0_FR_TYPE_SHIFT)
#define G2SB_CTX4_G2CONTROLSECOND_0_FR_TYPE_RANGE                       28:26
#define G2SB_CTX4_G2CONTROLSECOND_0_FR_TYPE_WOFFSET                     0x0
#define G2SB_CTX4_G2CONTROLSECOND_0_FR_TYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_FR_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define G2SB_CTX4_G2CONTROLSECOND_0_FR_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_FR_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_FR_TYPE_FLIP_X                      _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLSECOND_0_FR_TYPE_FLIP_Y                      _MK_ENUM_CONST(1)
#define G2SB_CTX4_G2CONTROLSECOND_0_FR_TYPE_TRANS_LR                    _MK_ENUM_CONST(2)
#define G2SB_CTX4_G2CONTROLSECOND_0_FR_TYPE_TRANS_RL                    _MK_ENUM_CONST(3)
#define G2SB_CTX4_G2CONTROLSECOND_0_FR_TYPE_ROT_90                      _MK_ENUM_CONST(4)
#define G2SB_CTX4_G2CONTROLSECOND_0_FR_TYPE_ROT_180                     _MK_ENUM_CONST(5)
#define G2SB_CTX4_G2CONTROLSECOND_0_FR_TYPE_ROT_270                     _MK_ENUM_CONST(6)
#define G2SB_CTX4_G2CONTROLSECOND_0_FR_TYPE_IDENTITY                    _MK_ENUM_CONST(7)

#define G2SB_CTX4_G2CONTROLSECOND_0_FR_READWAIT_SHIFT                   _MK_SHIFT_CONST(29)
#define G2SB_CTX4_G2CONTROLSECOND_0_FR_READWAIT_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLSECOND_0_FR_READWAIT_SHIFT)
#define G2SB_CTX4_G2CONTROLSECOND_0_FR_READWAIT_RANGE                   29:29
#define G2SB_CTX4_G2CONTROLSECOND_0_FR_READWAIT_WOFFSET                 0x0
#define G2SB_CTX4_G2CONTROLSECOND_0_FR_READWAIT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_FR_READWAIT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLSECOND_0_FR_READWAIT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_FR_READWAIT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLSECOND_0_FR_READWAIT_DISABLE                 _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLSECOND_0_FR_READWAIT_ENABLE                  _MK_ENUM_CONST(1)


// Register G2SB_CTX4_G2CONTROLMAIN_0
#define G2SB_CTX4_G2CONTROLMAIN_0                       _MK_ADDR_CONST(0x501f)
#define G2SB_CTX4_G2CONTROLMAIN_0_SECURE                        0x0
#define G2SB_CTX4_G2CONTROLMAIN_0_WORD_COUNT                    0x1
#define G2SB_CTX4_G2CONTROLMAIN_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_RESET_MASK                    _MK_MASK_CONST(0x7eccffff)
#define G2SB_CTX4_G2CONTROLMAIN_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_READ_MASK                     _MK_MASK_CONST(0x7fffffff)
#define G2SB_CTX4_G2CONTROLMAIN_0_WRITE_MASK                    _MK_MASK_CONST(0x7fffffff)
#define G2SB_CTX4_G2CONTROLMAIN_0_CMDT_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2CONTROLMAIN_0_CMDT_FIELD                    _MK_FIELD_CONST(0x3, G2SB_CTX4_G2CONTROLMAIN_0_CMDT_SHIFT)
#define G2SB_CTX4_G2CONTROLMAIN_0_CMDT_RANGE                    1:0
#define G2SB_CTX4_G2CONTROLMAIN_0_CMDT_WOFFSET                  0x0
#define G2SB_CTX4_G2CONTROLMAIN_0_CMDT_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_CMDT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_CTX4_G2CONTROLMAIN_0_CMDT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_CMDT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_CMDT_BITBLT                   _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLMAIN_0_CMDT_LINEDRAW                 _MK_ENUM_CONST(1)
#define G2SB_CTX4_G2CONTROLMAIN_0_CMDT_VCAA                     _MK_ENUM_CONST(2)
#define G2SB_CTX4_G2CONTROLMAIN_0_CMDT_RESERVED1                        _MK_ENUM_CONST(3)

#define G2SB_CTX4_G2CONTROLMAIN_0_TURBOFILL_SHIFT                       _MK_SHIFT_CONST(2)
#define G2SB_CTX4_G2CONTROLMAIN_0_TURBOFILL_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLMAIN_0_TURBOFILL_SHIFT)
#define G2SB_CTX4_G2CONTROLMAIN_0_TURBOFILL_RANGE                       2:2
#define G2SB_CTX4_G2CONTROLMAIN_0_TURBOFILL_WOFFSET                     0x0
#define G2SB_CTX4_G2CONTROLMAIN_0_TURBOFILL_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_TURBOFILL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLMAIN_0_TURBOFILL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_TURBOFILL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CONTROLMAIN_0_TEST0BIT_SHIFT                        _MK_SHIFT_CONST(3)
#define G2SB_CTX4_G2CONTROLMAIN_0_TEST0BIT_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLMAIN_0_TEST0BIT_SHIFT)
#define G2SB_CTX4_G2CONTROLMAIN_0_TEST0BIT_RANGE                        3:3
#define G2SB_CTX4_G2CONTROLMAIN_0_TEST0BIT_WOFFSET                      0x0
#define G2SB_CTX4_G2CONTROLMAIN_0_TEST0BIT_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_TEST0BIT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLMAIN_0_TEST0BIT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_TEST0BIT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_TEST0BIT_DISABLE                      _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLMAIN_0_TEST0BIT_ENABLE                       _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2CONTROLMAIN_0_FADEN_SHIFT                   _MK_SHIFT_CONST(4)
#define G2SB_CTX4_G2CONTROLMAIN_0_FADEN_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLMAIN_0_FADEN_SHIFT)
#define G2SB_CTX4_G2CONTROLMAIN_0_FADEN_RANGE                   4:4
#define G2SB_CTX4_G2CONTROLMAIN_0_FADEN_WOFFSET                 0x0
#define G2SB_CTX4_G2CONTROLMAIN_0_FADEN_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_FADEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLMAIN_0_FADEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_FADEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_FADEN_DISABLE                 _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLMAIN_0_FADEN_ENABLE                  _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2CONTROLMAIN_0_ALPEN_SHIFT                   _MK_SHIFT_CONST(5)
#define G2SB_CTX4_G2CONTROLMAIN_0_ALPEN_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLMAIN_0_ALPEN_SHIFT)
#define G2SB_CTX4_G2CONTROLMAIN_0_ALPEN_RANGE                   5:5
#define G2SB_CTX4_G2CONTROLMAIN_0_ALPEN_WOFFSET                 0x0
#define G2SB_CTX4_G2CONTROLMAIN_0_ALPEN_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_ALPEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLMAIN_0_ALPEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_ALPEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CONTROLMAIN_0_SRCSLD_SHIFT                  _MK_SHIFT_CONST(6)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCSLD_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLMAIN_0_SRCSLD_SHIFT)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCSLD_RANGE                  6:6
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCSLD_WOFFSET                        0x0
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCSLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCSLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCSLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCSLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCSLD_DISABLE                        _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCSLD_ENABLE                 _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2CONTROLMAIN_0_PATSLD_SHIFT                  _MK_SHIFT_CONST(7)
#define G2SB_CTX4_G2CONTROLMAIN_0_PATSLD_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLMAIN_0_PATSLD_SHIFT)
#define G2SB_CTX4_G2CONTROLMAIN_0_PATSLD_RANGE                  7:7
#define G2SB_CTX4_G2CONTROLMAIN_0_PATSLD_WOFFSET                        0x0
#define G2SB_CTX4_G2CONTROLMAIN_0_PATSLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_PATSLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLMAIN_0_PATSLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_PATSLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_PATSLD_DISABLE                        _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLMAIN_0_PATSLD_ENABLE                 _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2CONTROLMAIN_0_PATFL_SHIFT                   _MK_SHIFT_CONST(8)
#define G2SB_CTX4_G2CONTROLMAIN_0_PATFL_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLMAIN_0_PATFL_SHIFT)
#define G2SB_CTX4_G2CONTROLMAIN_0_PATFL_RANGE                   8:8
#define G2SB_CTX4_G2CONTROLMAIN_0_PATFL_WOFFSET                 0x0
#define G2SB_CTX4_G2CONTROLMAIN_0_PATFL_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_PATFL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLMAIN_0_PATFL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_PATFL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_PATFL_DISABLE                 _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLMAIN_0_PATFL_ENABLE                  _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2CONTROLMAIN_0_XDIR_SHIFT                    _MK_SHIFT_CONST(9)
#define G2SB_CTX4_G2CONTROLMAIN_0_XDIR_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLMAIN_0_XDIR_SHIFT)
#define G2SB_CTX4_G2CONTROLMAIN_0_XDIR_RANGE                    9:9
#define G2SB_CTX4_G2CONTROLMAIN_0_XDIR_WOFFSET                  0x0
#define G2SB_CTX4_G2CONTROLMAIN_0_XDIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_XDIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLMAIN_0_XDIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_XDIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CONTROLMAIN_0_YDIR_SHIFT                    _MK_SHIFT_CONST(10)
#define G2SB_CTX4_G2CONTROLMAIN_0_YDIR_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLMAIN_0_YDIR_SHIFT)
#define G2SB_CTX4_G2CONTROLMAIN_0_YDIR_RANGE                    10:10
#define G2SB_CTX4_G2CONTROLMAIN_0_YDIR_WOFFSET                  0x0
#define G2SB_CTX4_G2CONTROLMAIN_0_YDIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_YDIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLMAIN_0_YDIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_YDIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CONTROLMAIN_0_XYTDW_SHIFT                   _MK_SHIFT_CONST(11)
#define G2SB_CTX4_G2CONTROLMAIN_0_XYTDW_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLMAIN_0_XYTDW_SHIFT)
#define G2SB_CTX4_G2CONTROLMAIN_0_XYTDW_RANGE                   11:11
#define G2SB_CTX4_G2CONTROLMAIN_0_XYTDW_WOFFSET                 0x0
#define G2SB_CTX4_G2CONTROLMAIN_0_XYTDW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_XYTDW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLMAIN_0_XYTDW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_XYTDW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CONTROLMAIN_0_SRCPACK_SHIFT                 _MK_SHIFT_CONST(12)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCPACK_FIELD                 _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLMAIN_0_SRCPACK_SHIFT)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCPACK_RANGE                 12:12
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCPACK_WOFFSET                       0x0
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCPACK_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCPACK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCPACK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCPACK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCPACK_DISABLE                       _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCPACK_ENABLE                        _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2CONTROLMAIN_0_PATPACK_SHIFT                 _MK_SHIFT_CONST(13)
#define G2SB_CTX4_G2CONTROLMAIN_0_PATPACK_FIELD                 _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLMAIN_0_PATPACK_SHIFT)
#define G2SB_CTX4_G2CONTROLMAIN_0_PATPACK_RANGE                 13:13
#define G2SB_CTX4_G2CONTROLMAIN_0_PATPACK_WOFFSET                       0x0
#define G2SB_CTX4_G2CONTROLMAIN_0_PATPACK_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_PATPACK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLMAIN_0_PATPACK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_PATPACK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_PATPACK_DISABLE                       _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLMAIN_0_PATPACK_ENABLE                        _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2CONTROLMAIN_0_YFLIP_SHIFT                   _MK_SHIFT_CONST(14)
#define G2SB_CTX4_G2CONTROLMAIN_0_YFLIP_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLMAIN_0_YFLIP_SHIFT)
#define G2SB_CTX4_G2CONTROLMAIN_0_YFLIP_RANGE                   14:14
#define G2SB_CTX4_G2CONTROLMAIN_0_YFLIP_WOFFSET                 0x0
#define G2SB_CTX4_G2CONTROLMAIN_0_YFLIP_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_YFLIP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLMAIN_0_YFLIP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_YFLIP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_YFLIP_DSIABLE                 _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLMAIN_0_YFLIP_ENABLE                  _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2CONTROLMAIN_0_SRCSEL_SHIFT                  _MK_SHIFT_CONST(15)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCSEL_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLMAIN_0_SRCSEL_SHIFT)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCSEL_RANGE                  15:15
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCSEL_WOFFSET                        0x0
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCSEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCSEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCSEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCSEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCSEL_SCREEN                 _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCSEL_MEMORY                 _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2CONTROLMAIN_0_DSTCD_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX4_G2CONTROLMAIN_0_DSTCD_FIELD                   _MK_FIELD_CONST(0x3, G2SB_CTX4_G2CONTROLMAIN_0_DSTCD_SHIFT)
#define G2SB_CTX4_G2CONTROLMAIN_0_DSTCD_RANGE                   17:16
#define G2SB_CTX4_G2CONTROLMAIN_0_DSTCD_WOFFSET                 0x0
#define G2SB_CTX4_G2CONTROLMAIN_0_DSTCD_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_DSTCD_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_DSTCD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_DSTCD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_DSTCD_BPP8                    _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLMAIN_0_DSTCD_BPP16                   _MK_ENUM_CONST(1)
#define G2SB_CTX4_G2CONTROLMAIN_0_DSTCD_BPP32                   _MK_ENUM_CONST(2)
#define G2SB_CTX4_G2CONTROLMAIN_0_DSTCD_RESERVED3                       _MK_ENUM_CONST(3)

#define G2SB_CTX4_G2CONTROLMAIN_0_DSTT_SHIFT                    _MK_SHIFT_CONST(18)
#define G2SB_CTX4_G2CONTROLMAIN_0_DSTT_FIELD                    _MK_FIELD_CONST(0x3, G2SB_CTX4_G2CONTROLMAIN_0_DSTT_SHIFT)
#define G2SB_CTX4_G2CONTROLMAIN_0_DSTT_RANGE                    19:18
#define G2SB_CTX4_G2CONTROLMAIN_0_DSTT_WOFFSET                  0x0
#define G2SB_CTX4_G2CONTROLMAIN_0_DSTT_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_DSTT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_CTX4_G2CONTROLMAIN_0_DSTT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_DSTT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CONTROLMAIN_0_SRCCD_SHIFT                   _MK_SHIFT_CONST(20)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCCD_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLMAIN_0_SRCCD_SHIFT)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCCD_RANGE                   20:20
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCCD_WOFFSET                 0x0
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCCD_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCCD_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCCD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCCD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CONTROLMAIN_0_HLMONO_SHIFT                  _MK_SHIFT_CONST(21)
#define G2SB_CTX4_G2CONTROLMAIN_0_HLMONO_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLMAIN_0_HLMONO_SHIFT)
#define G2SB_CTX4_G2CONTROLMAIN_0_HLMONO_RANGE                  21:21
#define G2SB_CTX4_G2CONTROLMAIN_0_HLMONO_WOFFSET                        0x0
#define G2SB_CTX4_G2CONTROLMAIN_0_HLMONO_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_HLMONO_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_HLMONO_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_HLMONO_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CONTROLMAIN_0_SRCT_SHIFT                    _MK_SHIFT_CONST(22)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCT_FIELD                    _MK_FIELD_CONST(0x3, G2SB_CTX4_G2CONTROLMAIN_0_SRCT_SHIFT)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCT_RANGE                    23:22
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCT_WOFFSET                  0x0
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCT_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CONTROLMAIN_0_SRCBAS_SHIFT                  _MK_SHIFT_CONST(24)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCBAS_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLMAIN_0_SRCBAS_SHIFT)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCBAS_RANGE                  24:24
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCBAS_WOFFSET                        0x0
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCBAS_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCBAS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCBAS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCBAS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CONTROLMAIN_0_GCSW_SHIFT                    _MK_SHIFT_CONST(25)
#define G2SB_CTX4_G2CONTROLMAIN_0_GCSW_FIELD                    _MK_FIELD_CONST(0x3, G2SB_CTX4_G2CONTROLMAIN_0_GCSW_SHIFT)
#define G2SB_CTX4_G2CONTROLMAIN_0_GCSW_RANGE                    26:25
#define G2SB_CTX4_G2CONTROLMAIN_0_GCSW_WOFFSET                  0x0
#define G2SB_CTX4_G2CONTROLMAIN_0_GCSW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_GCSW_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_CTX4_G2CONTROLMAIN_0_GCSW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_GCSW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CONTROLMAIN_0_SRCDIR_SHIFT                  _MK_SHIFT_CONST(27)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCDIR_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLMAIN_0_SRCDIR_SHIFT)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCDIR_RANGE                  27:27
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCDIR_WOFFSET                        0x0
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCDIR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCDIR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCDIR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_SRCDIR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CONTROLMAIN_0_DSTDIR_SHIFT                  _MK_SHIFT_CONST(28)
#define G2SB_CTX4_G2CONTROLMAIN_0_DSTDIR_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLMAIN_0_DSTDIR_SHIFT)
#define G2SB_CTX4_G2CONTROLMAIN_0_DSTDIR_RANGE                  28:28
#define G2SB_CTX4_G2CONTROLMAIN_0_DSTDIR_WOFFSET                        0x0
#define G2SB_CTX4_G2CONTROLMAIN_0_DSTDIR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_DSTDIR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLMAIN_0_DSTDIR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_DSTDIR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CONTROLMAIN_0_DST_RD_WR_SEP_SHIFT                   _MK_SHIFT_CONST(29)
#define G2SB_CTX4_G2CONTROLMAIN_0_DST_RD_WR_SEP_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLMAIN_0_DST_RD_WR_SEP_SHIFT)
#define G2SB_CTX4_G2CONTROLMAIN_0_DST_RD_WR_SEP_RANGE                   29:29
#define G2SB_CTX4_G2CONTROLMAIN_0_DST_RD_WR_SEP_WOFFSET                 0x0
#define G2SB_CTX4_G2CONTROLMAIN_0_DST_RD_WR_SEP_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_DST_RD_WR_SEP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLMAIN_0_DST_RD_WR_SEP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_DST_RD_WR_SEP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CONTROLMAIN_0_PATSEL_SHIFT                  _MK_SHIFT_CONST(30)
#define G2SB_CTX4_G2CONTROLMAIN_0_PATSEL_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CONTROLMAIN_0_PATSEL_SHIFT)
#define G2SB_CTX4_G2CONTROLMAIN_0_PATSEL_RANGE                  30:30
#define G2SB_CTX4_G2CONTROLMAIN_0_PATSEL_WOFFSET                        0x0
#define G2SB_CTX4_G2CONTROLMAIN_0_PATSEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_PATSEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CONTROLMAIN_0_PATSEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_PATSEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CONTROLMAIN_0_PATSEL_SCREEN                 _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CONTROLMAIN_0_PATSEL_MEMORY                 _MK_ENUM_CONST(1)


// Register G2SB_CTX4_G2ROPFADE_0
#define G2SB_CTX4_G2ROPFADE_0                   _MK_ADDR_CONST(0x5020)
#define G2SB_CTX4_G2ROPFADE_0_SECURE                    0x0
#define G2SB_CTX4_G2ROPFADE_0_WORD_COUNT                        0x1
#define G2SB_CTX4_G2ROPFADE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2ROPFADE_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define G2SB_CTX4_G2ROPFADE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2ROPFADE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2ROPFADE_0_READ_MASK                         _MK_MASK_CONST(0xffff00ff)
#define G2SB_CTX4_G2ROPFADE_0_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define G2SB_CTX4_G2ROPFADE_0_ROP_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2ROPFADE_0_ROP_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX4_G2ROPFADE_0_ROP_SHIFT)
#define G2SB_CTX4_G2ROPFADE_0_ROP_RANGE                 7:0
#define G2SB_CTX4_G2ROPFADE_0_ROP_WOFFSET                       0x0
#define G2SB_CTX4_G2ROPFADE_0_ROP_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2ROPFADE_0_ROP_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define G2SB_CTX4_G2ROPFADE_0_ROP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2ROPFADE_0_ROP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2ROPFADE_0_FADCOE_SHIFT                      _MK_SHIFT_CONST(16)
#define G2SB_CTX4_G2ROPFADE_0_FADCOE_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX4_G2ROPFADE_0_FADCOE_SHIFT)
#define G2SB_CTX4_G2ROPFADE_0_FADCOE_RANGE                      23:16
#define G2SB_CTX4_G2ROPFADE_0_FADCOE_WOFFSET                    0x0
#define G2SB_CTX4_G2ROPFADE_0_FADCOE_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2ROPFADE_0_FADCOE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2ROPFADE_0_FADCOE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2ROPFADE_0_FADCOE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2ROPFADE_0_FADOFF_SHIFT                      _MK_SHIFT_CONST(24)
#define G2SB_CTX4_G2ROPFADE_0_FADOFF_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX4_G2ROPFADE_0_FADOFF_SHIFT)
#define G2SB_CTX4_G2ROPFADE_0_FADOFF_RANGE                      31:24
#define G2SB_CTX4_G2ROPFADE_0_FADOFF_WOFFSET                    0x0
#define G2SB_CTX4_G2ROPFADE_0_FADOFF_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2ROPFADE_0_FADOFF_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2ROPFADE_0_FADOFF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2ROPFADE_0_FADOFF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2ALPHABLEND_0
#define G2SB_CTX4_G2ALPHABLEND_0                        _MK_ADDR_CONST(0x5021)
#define G2SB_CTX4_G2ALPHABLEND_0_SECURE                         0x0
#define G2SB_CTX4_G2ALPHABLEND_0_WORD_COUNT                     0x1
#define G2SB_CTX4_G2ALPHABLEND_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2ALPHABLEND_0_RESET_MASK                     _MK_MASK_CONST(0x100)
#define G2SB_CTX4_G2ALPHABLEND_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2ALPHABLEND_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2ALPHABLEND_0_READ_MASK                      _MK_MASK_CONST(0xffff01ff)
#define G2SB_CTX4_G2ALPHABLEND_0_WRITE_MASK                     _MK_MASK_CONST(0xffff01ff)
#define G2SB_CTX4_G2ALPHABLEND_0_ALPHA_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2ALPHABLEND_0_ALPHA_FIELD                    _MK_FIELD_CONST(0xff, G2SB_CTX4_G2ALPHABLEND_0_ALPHA_SHIFT)
#define G2SB_CTX4_G2ALPHABLEND_0_ALPHA_RANGE                    7:0
#define G2SB_CTX4_G2ALPHABLEND_0_ALPHA_WOFFSET                  0x0
#define G2SB_CTX4_G2ALPHABLEND_0_ALPHA_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2ALPHABLEND_0_ALPHA_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2ALPHABLEND_0_ALPHA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2ALPHABLEND_0_ALPHA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2ALPHABLEND_0_ALPHAINV_SHIFT                 _MK_SHIFT_CONST(8)
#define G2SB_CTX4_G2ALPHABLEND_0_ALPHAINV_FIELD                 _MK_FIELD_CONST(0x1, G2SB_CTX4_G2ALPHABLEND_0_ALPHAINV_SHIFT)
#define G2SB_CTX4_G2ALPHABLEND_0_ALPHAINV_RANGE                 8:8
#define G2SB_CTX4_G2ALPHABLEND_0_ALPHAINV_WOFFSET                       0x0
#define G2SB_CTX4_G2ALPHABLEND_0_ALPHAINV_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2ALPHABLEND_0_ALPHAINV_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2ALPHABLEND_0_ALPHAINV_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2ALPHABLEND_0_ALPHAINV_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2ALPHABLEND_0_ALPHA0V_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_CTX4_G2ALPHABLEND_0_ALPHA0V_FIELD                  _MK_FIELD_CONST(0xff, G2SB_CTX4_G2ALPHABLEND_0_ALPHA0V_SHIFT)
#define G2SB_CTX4_G2ALPHABLEND_0_ALPHA0V_RANGE                  23:16
#define G2SB_CTX4_G2ALPHABLEND_0_ALPHA0V_WOFFSET                        0x0
#define G2SB_CTX4_G2ALPHABLEND_0_ALPHA0V_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2ALPHABLEND_0_ALPHA0V_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2ALPHABLEND_0_ALPHA0V_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2ALPHABLEND_0_ALPHA0V_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2ALPHABLEND_0_ALPHA1V_SHIFT                  _MK_SHIFT_CONST(24)
#define G2SB_CTX4_G2ALPHABLEND_0_ALPHA1V_FIELD                  _MK_FIELD_CONST(0xff, G2SB_CTX4_G2ALPHABLEND_0_ALPHA1V_SHIFT)
#define G2SB_CTX4_G2ALPHABLEND_0_ALPHA1V_RANGE                  31:24
#define G2SB_CTX4_G2ALPHABLEND_0_ALPHA1V_WOFFSET                        0x0
#define G2SB_CTX4_G2ALPHABLEND_0_ALPHA1V_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2ALPHABLEND_0_ALPHA1V_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2ALPHABLEND_0_ALPHA1V_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2ALPHABLEND_0_ALPHA1V_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2CLIPLEFTTOP_0
#define G2SB_CTX4_G2CLIPLEFTTOP_0                       _MK_ADDR_CONST(0x5022)
#define G2SB_CTX4_G2CLIPLEFTTOP_0_SECURE                        0x0
#define G2SB_CTX4_G2CLIPLEFTTOP_0_WORD_COUNT                    0x1
#define G2SB_CTX4_G2CLIPLEFTTOP_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CLIPLEFTTOP_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CLIPLEFTTOP_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CLIPLEFTTOP_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CLIPLEFTTOP_0_READ_MASK                     _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX4_G2CLIPLEFTTOP_0_WRITE_MASK                    _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX4_G2CLIPLEFTTOP_0_CLIPL_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2CLIPLEFTTOP_0_CLIPL_FIELD                   _MK_FIELD_CONST(0x7fff, G2SB_CTX4_G2CLIPLEFTTOP_0_CLIPL_SHIFT)
#define G2SB_CTX4_G2CLIPLEFTTOP_0_CLIPL_RANGE                   14:0
#define G2SB_CTX4_G2CLIPLEFTTOP_0_CLIPL_WOFFSET                 0x0
#define G2SB_CTX4_G2CLIPLEFTTOP_0_CLIPL_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CLIPLEFTTOP_0_CLIPL_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CLIPLEFTTOP_0_CLIPL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CLIPLEFTTOP_0_CLIPL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CLIPLEFTTOP_0_CLIPT_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX4_G2CLIPLEFTTOP_0_CLIPT_FIELD                   _MK_FIELD_CONST(0x7fff, G2SB_CTX4_G2CLIPLEFTTOP_0_CLIPT_SHIFT)
#define G2SB_CTX4_G2CLIPLEFTTOP_0_CLIPT_RANGE                   30:16
#define G2SB_CTX4_G2CLIPLEFTTOP_0_CLIPT_WOFFSET                 0x0
#define G2SB_CTX4_G2CLIPLEFTTOP_0_CLIPT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CLIPLEFTTOP_0_CLIPT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CLIPLEFTTOP_0_CLIPT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CLIPLEFTTOP_0_CLIPT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2CLIPRIGHTBOT_0
#define G2SB_CTX4_G2CLIPRIGHTBOT_0                      _MK_ADDR_CONST(0x5023)
#define G2SB_CTX4_G2CLIPRIGHTBOT_0_SECURE                       0x0
#define G2SB_CTX4_G2CLIPRIGHTBOT_0_WORD_COUNT                   0x1
#define G2SB_CTX4_G2CLIPRIGHTBOT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CLIPRIGHTBOT_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CLIPRIGHTBOT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CLIPRIGHTBOT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CLIPRIGHTBOT_0_READ_MASK                    _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX4_G2CLIPRIGHTBOT_0_WRITE_MASK                   _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX4_G2CLIPRIGHTBOT_0_CLIPR_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2CLIPRIGHTBOT_0_CLIPR_FIELD                  _MK_FIELD_CONST(0x7fff, G2SB_CTX4_G2CLIPRIGHTBOT_0_CLIPR_SHIFT)
#define G2SB_CTX4_G2CLIPRIGHTBOT_0_CLIPR_RANGE                  14:0
#define G2SB_CTX4_G2CLIPRIGHTBOT_0_CLIPR_WOFFSET                        0x0
#define G2SB_CTX4_G2CLIPRIGHTBOT_0_CLIPR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CLIPRIGHTBOT_0_CLIPR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CLIPRIGHTBOT_0_CLIPR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CLIPRIGHTBOT_0_CLIPR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CLIPRIGHTBOT_0_CLIPB_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_CTX4_G2CLIPRIGHTBOT_0_CLIPB_FIELD                  _MK_FIELD_CONST(0x7fff, G2SB_CTX4_G2CLIPRIGHTBOT_0_CLIPB_SHIFT)
#define G2SB_CTX4_G2CLIPRIGHTBOT_0_CLIPB_RANGE                  30:16
#define G2SB_CTX4_G2CLIPRIGHTBOT_0_CLIPB_WOFFSET                        0x0
#define G2SB_CTX4_G2CLIPRIGHTBOT_0_CLIPB_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CLIPRIGHTBOT_0_CLIPB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CLIPRIGHTBOT_0_CLIPB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CLIPRIGHTBOT_0_CLIPB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2PATPACK_0
#define G2SB_CTX4_G2PATPACK_0                   _MK_ADDR_CONST(0x5024)
#define G2SB_CTX4_G2PATPACK_0_SECURE                    0x0
#define G2SB_CTX4_G2PATPACK_0_WORD_COUNT                        0x1
#define G2SB_CTX4_G2PATPACK_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATPACK_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATPACK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATPACK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATPACK_0_READ_MASK                         _MK_MASK_CONST(0xf)
#define G2SB_CTX4_G2PATPACK_0_WRITE_MASK                        _MK_MASK_CONST(0xf)
#define G2SB_CTX4_G2PATPACK_0_PATLNGAP_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2PATPACK_0_PATLNGAP_FIELD                    _MK_FIELD_CONST(0xf, G2SB_CTX4_G2PATPACK_0_PATLNGAP_SHIFT)
#define G2SB_CTX4_G2PATPACK_0_PATLNGAP_RANGE                    3:0
#define G2SB_CTX4_G2PATPACK_0_PATLNGAP_WOFFSET                  0x0
#define G2SB_CTX4_G2PATPACK_0_PATLNGAP_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATPACK_0_PATLNGAP_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATPACK_0_PATLNGAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATPACK_0_PATLNGAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2PATPACK_SIZE_0
#define G2SB_CTX4_G2PATPACK_SIZE_0                      _MK_ADDR_CONST(0x5025)
#define G2SB_CTX4_G2PATPACK_SIZE_0_SECURE                       0x0
#define G2SB_CTX4_G2PATPACK_SIZE_0_WORD_COUNT                   0x1
#define G2SB_CTX4_G2PATPACK_SIZE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATPACK_SIZE_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATPACK_SIZE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATPACK_SIZE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATPACK_SIZE_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2PATPACK_SIZE_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2PATPACK_SIZE_0_PATMONOW_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2PATPACK_SIZE_0_PATMONOW_FIELD                       _MK_FIELD_CONST(0xffff, G2SB_CTX4_G2PATPACK_SIZE_0_PATMONOW_SHIFT)
#define G2SB_CTX4_G2PATPACK_SIZE_0_PATMONOW_RANGE                       15:0
#define G2SB_CTX4_G2PATPACK_SIZE_0_PATMONOW_WOFFSET                     0x0
#define G2SB_CTX4_G2PATPACK_SIZE_0_PATMONOW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATPACK_SIZE_0_PATMONOW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATPACK_SIZE_0_PATMONOW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATPACK_SIZE_0_PATMONOW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2PATPACK_SIZE_0_PATMONOH_SHIFT                       _MK_SHIFT_CONST(16)
#define G2SB_CTX4_G2PATPACK_SIZE_0_PATMONOH_FIELD                       _MK_FIELD_CONST(0xffff, G2SB_CTX4_G2PATPACK_SIZE_0_PATMONOH_SHIFT)
#define G2SB_CTX4_G2PATPACK_SIZE_0_PATMONOH_RANGE                       31:16
#define G2SB_CTX4_G2PATPACK_SIZE_0_PATMONOH_WOFFSET                     0x0
#define G2SB_CTX4_G2PATPACK_SIZE_0_PATMONOH_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATPACK_SIZE_0_PATMONOH_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATPACK_SIZE_0_PATMONOH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATPACK_SIZE_0_PATMONOH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2PATBA_0
#define G2SB_CTX4_G2PATBA_0                     _MK_ADDR_CONST(0x5026)
#define G2SB_CTX4_G2PATBA_0_SECURE                      0x0
#define G2SB_CTX4_G2PATBA_0_WORD_COUNT                  0x1
#define G2SB_CTX4_G2PATBA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATBA_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATBA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATBA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATBA_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2PATBA_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2PATBA_0_PATBA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2PATBA_0_PATBA_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX4_G2PATBA_0_PATBA_SHIFT)
#define G2SB_CTX4_G2PATBA_0_PATBA_RANGE                 31:0
#define G2SB_CTX4_G2PATBA_0_PATBA_WOFFSET                       0x0
#define G2SB_CTX4_G2PATBA_0_PATBA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATBA_0_PATBA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATBA_0_PATBA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATBA_0_PATBA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2PATOS_0
#define G2SB_CTX4_G2PATOS_0                     _MK_ADDR_CONST(0x5027)
#define G2SB_CTX4_G2PATOS_0_SECURE                      0x0
#define G2SB_CTX4_G2PATOS_0_WORD_COUNT                  0x1
#define G2SB_CTX4_G2PATOS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATOS_0_RESET_MASK                  _MK_MASK_CONST(0x600000)
#define G2SB_CTX4_G2PATOS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATOS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATOS_0_READ_MASK                   _MK_MASK_CONST(0xff61ffff)
#define G2SB_CTX4_G2PATOS_0_WRITE_MASK                  _MK_MASK_CONST(0xff61ffff)
#define G2SB_CTX4_G2PATOS_0_PATST_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2PATOS_0_PATST_FIELD                 _MK_FIELD_CONST(0xffff, G2SB_CTX4_G2PATOS_0_PATST_SHIFT)
#define G2SB_CTX4_G2PATOS_0_PATST_RANGE                 15:0
#define G2SB_CTX4_G2PATOS_0_PATST_WOFFSET                       0x0
#define G2SB_CTX4_G2PATOS_0_PATST_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATOS_0_PATST_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATOS_0_PATST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATOS_0_PATST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2PATOS_0_PATCD_SHIFT                 _MK_SHIFT_CONST(16)
#define G2SB_CTX4_G2PATOS_0_PATCD_FIELD                 _MK_FIELD_CONST(0x1, G2SB_CTX4_G2PATOS_0_PATCD_SHIFT)
#define G2SB_CTX4_G2PATOS_0_PATCD_RANGE                 16:16
#define G2SB_CTX4_G2PATOS_0_PATCD_WOFFSET                       0x0
#define G2SB_CTX4_G2PATOS_0_PATCD_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATOS_0_PATCD_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATOS_0_PATCD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATOS_0_PATCD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2PATOS_0_PATT_SHIFT                  _MK_SHIFT_CONST(21)
#define G2SB_CTX4_G2PATOS_0_PATT_FIELD                  _MK_FIELD_CONST(0x3, G2SB_CTX4_G2PATOS_0_PATT_SHIFT)
#define G2SB_CTX4_G2PATOS_0_PATT_RANGE                  22:21
#define G2SB_CTX4_G2PATOS_0_PATT_WOFFSET                        0x0
#define G2SB_CTX4_G2PATOS_0_PATT_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATOS_0_PATT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define G2SB_CTX4_G2PATOS_0_PATT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATOS_0_PATT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2PATOS_0_PATXO_SHIFT                 _MK_SHIFT_CONST(24)
#define G2SB_CTX4_G2PATOS_0_PATXO_FIELD                 _MK_FIELD_CONST(0xf, G2SB_CTX4_G2PATOS_0_PATXO_SHIFT)
#define G2SB_CTX4_G2PATOS_0_PATXO_RANGE                 27:24
#define G2SB_CTX4_G2PATOS_0_PATXO_WOFFSET                       0x0
#define G2SB_CTX4_G2PATOS_0_PATXO_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATOS_0_PATXO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATOS_0_PATXO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATOS_0_PATXO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2PATOS_0_PATYO_SHIFT                 _MK_SHIFT_CONST(28)
#define G2SB_CTX4_G2PATOS_0_PATYO_FIELD                 _MK_FIELD_CONST(0xf, G2SB_CTX4_G2PATOS_0_PATYO_SHIFT)
#define G2SB_CTX4_G2PATOS_0_PATYO_RANGE                 31:28
#define G2SB_CTX4_G2PATOS_0_PATYO_WOFFSET                       0x0
#define G2SB_CTX4_G2PATOS_0_PATYO_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATOS_0_PATYO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATOS_0_PATYO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATOS_0_PATYO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2PATBGC_0
#define G2SB_CTX4_G2PATBGC_0                    _MK_ADDR_CONST(0x5028)
#define G2SB_CTX4_G2PATBGC_0_SECURE                     0x0
#define G2SB_CTX4_G2PATBGC_0_WORD_COUNT                         0x1
#define G2SB_CTX4_G2PATBGC_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATBGC_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATBGC_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATBGC_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATBGC_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2PATBGC_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2PATBGC_0_PATBGC_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2PATBGC_0_PATBGC_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX4_G2PATBGC_0_PATBGC_SHIFT)
#define G2SB_CTX4_G2PATBGC_0_PATBGC_RANGE                       31:0
#define G2SB_CTX4_G2PATBGC_0_PATBGC_WOFFSET                     0x0
#define G2SB_CTX4_G2PATBGC_0_PATBGC_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATBGC_0_PATBGC_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATBGC_0_PATBGC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATBGC_0_PATBGC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2PATFGC_0
#define G2SB_CTX4_G2PATFGC_0                    _MK_ADDR_CONST(0x5029)
#define G2SB_CTX4_G2PATFGC_0_SECURE                     0x0
#define G2SB_CTX4_G2PATFGC_0_WORD_COUNT                         0x1
#define G2SB_CTX4_G2PATFGC_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATFGC_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATFGC_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATFGC_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATFGC_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2PATFGC_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2PATFGC_0_PATFGC_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2PATFGC_0_PATFGC_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX4_G2PATFGC_0_PATFGC_SHIFT)
#define G2SB_CTX4_G2PATFGC_0_PATFGC_RANGE                       31:0
#define G2SB_CTX4_G2PATFGC_0_PATFGC_WOFFSET                     0x0
#define G2SB_CTX4_G2PATFGC_0_PATFGC_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATFGC_0_PATFGC_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATFGC_0_PATFGC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATFGC_0_PATFGC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2PATKEY_0
#define G2SB_CTX4_G2PATKEY_0                    _MK_ADDR_CONST(0x502a)
#define G2SB_CTX4_G2PATKEY_0_SECURE                     0x0
#define G2SB_CTX4_G2PATKEY_0_WORD_COUNT                         0x1
#define G2SB_CTX4_G2PATKEY_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATKEY_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATKEY_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATKEY_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATKEY_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2PATKEY_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2PATKEY_0_PATKEY_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2PATKEY_0_PATKEY_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX4_G2PATKEY_0_PATKEY_SHIFT)
#define G2SB_CTX4_G2PATKEY_0_PATKEY_RANGE                       31:0
#define G2SB_CTX4_G2PATKEY_0_PATKEY_WOFFSET                     0x0
#define G2SB_CTX4_G2PATKEY_0_PATKEY_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATKEY_0_PATKEY_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATKEY_0_PATKEY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATKEY_0_PATKEY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2DSTBA_0
#define G2SB_CTX4_G2DSTBA_0                     _MK_ADDR_CONST(0x502b)
#define G2SB_CTX4_G2DSTBA_0_SECURE                      0x0
#define G2SB_CTX4_G2DSTBA_0_WORD_COUNT                  0x1
#define G2SB_CTX4_G2DSTBA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTBA_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTBA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTBA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTBA_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2DSTBA_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2DSTBA_0_DSTBA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2DSTBA_0_DSTBA_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX4_G2DSTBA_0_DSTBA_SHIFT)
#define G2SB_CTX4_G2DSTBA_0_DSTBA_RANGE                 31:0
#define G2SB_CTX4_G2DSTBA_0_DSTBA_WOFFSET                       0x0
#define G2SB_CTX4_G2DSTBA_0_DSTBA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTBA_0_DSTBA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTBA_0_DSTBA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTBA_0_DSTBA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2DSTBA_B_0
#define G2SB_CTX4_G2DSTBA_B_0                   _MK_ADDR_CONST(0x502c)
#define G2SB_CTX4_G2DSTBA_B_0_SECURE                    0x0
#define G2SB_CTX4_G2DSTBA_B_0_WORD_COUNT                        0x1
#define G2SB_CTX4_G2DSTBA_B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTBA_B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTBA_B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTBA_B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTBA_B_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2DSTBA_B_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2DSTBA_B_0_DSTBA_B_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2DSTBA_B_0_DSTBA_B_FIELD                     _MK_FIELD_CONST(0xffffffff, G2SB_CTX4_G2DSTBA_B_0_DSTBA_B_SHIFT)
#define G2SB_CTX4_G2DSTBA_B_0_DSTBA_B_RANGE                     31:0
#define G2SB_CTX4_G2DSTBA_B_0_DSTBA_B_WOFFSET                   0x0
#define G2SB_CTX4_G2DSTBA_B_0_DSTBA_B_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTBA_B_0_DSTBA_B_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTBA_B_0_DSTBA_B_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTBA_B_0_DSTBA_B_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2DSTBA_C_0
#define G2SB_CTX4_G2DSTBA_C_0                   _MK_ADDR_CONST(0x502d)
#define G2SB_CTX4_G2DSTBA_C_0_SECURE                    0x0
#define G2SB_CTX4_G2DSTBA_C_0_WORD_COUNT                        0x1
#define G2SB_CTX4_G2DSTBA_C_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTBA_C_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTBA_C_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTBA_C_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTBA_C_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2DSTBA_C_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2DSTBA_C_0_DSTBA_C_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2DSTBA_C_0_DSTBA_C_FIELD                     _MK_FIELD_CONST(0xffffffff, G2SB_CTX4_G2DSTBA_C_0_DSTBA_C_SHIFT)
#define G2SB_CTX4_G2DSTBA_C_0_DSTBA_C_RANGE                     31:0
#define G2SB_CTX4_G2DSTBA_C_0_DSTBA_C_WOFFSET                   0x0
#define G2SB_CTX4_G2DSTBA_C_0_DSTBA_C_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTBA_C_0_DSTBA_C_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTBA_C_0_DSTBA_C_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTBA_C_0_DSTBA_C_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2DSTST_0
#define G2SB_CTX4_G2DSTST_0                     _MK_ADDR_CONST(0x502e)
#define G2SB_CTX4_G2DSTST_0_SECURE                      0x0
#define G2SB_CTX4_G2DSTST_0_WORD_COUNT                  0x1
#define G2SB_CTX4_G2DSTST_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTST_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTST_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTST_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTST_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define G2SB_CTX4_G2DSTST_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define G2SB_CTX4_G2DSTST_0_DSTS_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2DSTST_0_DSTS_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX4_G2DSTST_0_DSTS_SHIFT)
#define G2SB_CTX4_G2DSTST_0_DSTS_RANGE                  15:0
#define G2SB_CTX4_G2DSTST_0_DSTS_WOFFSET                        0x0
#define G2SB_CTX4_G2DSTST_0_DSTS_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTST_0_DSTS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTST_0_DSTS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTST_0_DSTS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2SRCPACK_0
#define G2SB_CTX4_G2SRCPACK_0                   _MK_ADDR_CONST(0x502f)
#define G2SB_CTX4_G2SRCPACK_0_SECURE                    0x0
#define G2SB_CTX4_G2SRCPACK_0_WORD_COUNT                        0x1
#define G2SB_CTX4_G2SRCPACK_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCPACK_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCPACK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCPACK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCPACK_0_READ_MASK                         _MK_MASK_CONST(0xf)
#define G2SB_CTX4_G2SRCPACK_0_WRITE_MASK                        _MK_MASK_CONST(0xf)
#define G2SB_CTX4_G2SRCPACK_0_SRCLNGAP_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2SRCPACK_0_SRCLNGAP_FIELD                    _MK_FIELD_CONST(0xf, G2SB_CTX4_G2SRCPACK_0_SRCLNGAP_SHIFT)
#define G2SB_CTX4_G2SRCPACK_0_SRCLNGAP_RANGE                    3:0
#define G2SB_CTX4_G2SRCPACK_0_SRCLNGAP_WOFFSET                  0x0
#define G2SB_CTX4_G2SRCPACK_0_SRCLNGAP_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCPACK_0_SRCLNGAP_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCPACK_0_SRCLNGAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCPACK_0_SRCLNGAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2SRCPACK_SIZE_0
#define G2SB_CTX4_G2SRCPACK_SIZE_0                      _MK_ADDR_CONST(0x5030)
#define G2SB_CTX4_G2SRCPACK_SIZE_0_SECURE                       0x0
#define G2SB_CTX4_G2SRCPACK_SIZE_0_WORD_COUNT                   0x1
#define G2SB_CTX4_G2SRCPACK_SIZE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCPACK_SIZE_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCPACK_SIZE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCPACK_SIZE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCPACK_SIZE_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2SRCPACK_SIZE_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2SRCPACK_SIZE_0_SRCMONOW_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2SRCPACK_SIZE_0_SRCMONOW_FIELD                       _MK_FIELD_CONST(0xffff, G2SB_CTX4_G2SRCPACK_SIZE_0_SRCMONOW_SHIFT)
#define G2SB_CTX4_G2SRCPACK_SIZE_0_SRCMONOW_RANGE                       15:0
#define G2SB_CTX4_G2SRCPACK_SIZE_0_SRCMONOW_WOFFSET                     0x0
#define G2SB_CTX4_G2SRCPACK_SIZE_0_SRCMONOW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCPACK_SIZE_0_SRCMONOW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCPACK_SIZE_0_SRCMONOW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCPACK_SIZE_0_SRCMONOW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2SRCPACK_SIZE_0_SRCMONOH_SHIFT                       _MK_SHIFT_CONST(16)
#define G2SB_CTX4_G2SRCPACK_SIZE_0_SRCMONOH_FIELD                       _MK_FIELD_CONST(0xffff, G2SB_CTX4_G2SRCPACK_SIZE_0_SRCMONOH_SHIFT)
#define G2SB_CTX4_G2SRCPACK_SIZE_0_SRCMONOH_RANGE                       31:16
#define G2SB_CTX4_G2SRCPACK_SIZE_0_SRCMONOH_WOFFSET                     0x0
#define G2SB_CTX4_G2SRCPACK_SIZE_0_SRCMONOH_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCPACK_SIZE_0_SRCMONOH_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCPACK_SIZE_0_SRCMONOH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCPACK_SIZE_0_SRCMONOH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2SRCBA_0
#define G2SB_CTX4_G2SRCBA_0                     _MK_ADDR_CONST(0x5031)
#define G2SB_CTX4_G2SRCBA_0_SECURE                      0x0
#define G2SB_CTX4_G2SRCBA_0_WORD_COUNT                  0x1
#define G2SB_CTX4_G2SRCBA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCBA_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCBA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCBA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCBA_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2SRCBA_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2SRCBA_0_SRCBA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2SRCBA_0_SRCBA_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX4_G2SRCBA_0_SRCBA_SHIFT)
#define G2SB_CTX4_G2SRCBA_0_SRCBA_RANGE                 31:0
#define G2SB_CTX4_G2SRCBA_0_SRCBA_WOFFSET                       0x0
#define G2SB_CTX4_G2SRCBA_0_SRCBA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCBA_0_SRCBA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCBA_0_SRCBA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCBA_0_SRCBA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2SRCBA_B_0
#define G2SB_CTX4_G2SRCBA_B_0                   _MK_ADDR_CONST(0x5032)
#define G2SB_CTX4_G2SRCBA_B_0_SECURE                    0x0
#define G2SB_CTX4_G2SRCBA_B_0_WORD_COUNT                        0x1
#define G2SB_CTX4_G2SRCBA_B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCBA_B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCBA_B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCBA_B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCBA_B_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2SRCBA_B_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2SRCBA_B_0_SRCBA_B_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2SRCBA_B_0_SRCBA_B_FIELD                     _MK_FIELD_CONST(0xffffffff, G2SB_CTX4_G2SRCBA_B_0_SRCBA_B_SHIFT)
#define G2SB_CTX4_G2SRCBA_B_0_SRCBA_B_RANGE                     31:0
#define G2SB_CTX4_G2SRCBA_B_0_SRCBA_B_WOFFSET                   0x0
#define G2SB_CTX4_G2SRCBA_B_0_SRCBA_B_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCBA_B_0_SRCBA_B_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCBA_B_0_SRCBA_B_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCBA_B_0_SRCBA_B_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2SRCST_0
#define G2SB_CTX4_G2SRCST_0                     _MK_ADDR_CONST(0x5033)
#define G2SB_CTX4_G2SRCST_0_SECURE                      0x0
#define G2SB_CTX4_G2SRCST_0_WORD_COUNT                  0x1
#define G2SB_CTX4_G2SRCST_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCST_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCST_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCST_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCST_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define G2SB_CTX4_G2SRCST_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define G2SB_CTX4_G2SRCST_0_SRCS_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2SRCST_0_SRCS_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX4_G2SRCST_0_SRCS_SHIFT)
#define G2SB_CTX4_G2SRCST_0_SRCS_RANGE                  15:0
#define G2SB_CTX4_G2SRCST_0_SRCS_WOFFSET                        0x0
#define G2SB_CTX4_G2SRCST_0_SRCS_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCST_0_SRCS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCST_0_SRCS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCST_0_SRCS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2SRCBGC_0
#define G2SB_CTX4_G2SRCBGC_0                    _MK_ADDR_CONST(0x5034)
#define G2SB_CTX4_G2SRCBGC_0_SECURE                     0x0
#define G2SB_CTX4_G2SRCBGC_0_WORD_COUNT                         0x1
#define G2SB_CTX4_G2SRCBGC_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCBGC_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCBGC_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCBGC_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCBGC_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2SRCBGC_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2SRCBGC_0_SRCBGC_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2SRCBGC_0_SRCBGC_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX4_G2SRCBGC_0_SRCBGC_SHIFT)
#define G2SB_CTX4_G2SRCBGC_0_SRCBGC_RANGE                       31:0
#define G2SB_CTX4_G2SRCBGC_0_SRCBGC_WOFFSET                     0x0
#define G2SB_CTX4_G2SRCBGC_0_SRCBGC_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCBGC_0_SRCBGC_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCBGC_0_SRCBGC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCBGC_0_SRCBGC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2SRCFGC_0
#define G2SB_CTX4_G2SRCFGC_0                    _MK_ADDR_CONST(0x5035)
#define G2SB_CTX4_G2SRCFGC_0_SECURE                     0x0
#define G2SB_CTX4_G2SRCFGC_0_WORD_COUNT                         0x1
#define G2SB_CTX4_G2SRCFGC_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCFGC_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCFGC_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCFGC_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCFGC_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2SRCFGC_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2SRCFGC_0_SRCFGC_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2SRCFGC_0_SRCFGC_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX4_G2SRCFGC_0_SRCFGC_SHIFT)
#define G2SB_CTX4_G2SRCFGC_0_SRCFGC_RANGE                       31:0
#define G2SB_CTX4_G2SRCFGC_0_SRCFGC_WOFFSET                     0x0
#define G2SB_CTX4_G2SRCFGC_0_SRCFGC_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCFGC_0_SRCFGC_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCFGC_0_SRCFGC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCFGC_0_SRCFGC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2SRCKEY_0
#define G2SB_CTX4_G2SRCKEY_0                    _MK_ADDR_CONST(0x5036)
#define G2SB_CTX4_G2SRCKEY_0_SECURE                     0x0
#define G2SB_CTX4_G2SRCKEY_0_WORD_COUNT                         0x1
#define G2SB_CTX4_G2SRCKEY_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCKEY_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCKEY_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCKEY_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCKEY_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2SRCKEY_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2SRCKEY_0_SRCKEY_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2SRCKEY_0_SRCKEY_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX4_G2SRCKEY_0_SRCKEY_SHIFT)
#define G2SB_CTX4_G2SRCKEY_0_SRCKEY_RANGE                       31:0
#define G2SB_CTX4_G2SRCKEY_0_SRCKEY_WOFFSET                     0x0
#define G2SB_CTX4_G2SRCKEY_0_SRCKEY_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCKEY_0_SRCKEY_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCKEY_0_SRCKEY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCKEY_0_SRCKEY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2SRCSIZE_0
#define G2SB_CTX4_G2SRCSIZE_0                   _MK_ADDR_CONST(0x5037)
#define G2SB_CTX4_G2SRCSIZE_0_SECURE                    0x0
#define G2SB_CTX4_G2SRCSIZE_0_WORD_COUNT                        0x1
#define G2SB_CTX4_G2SRCSIZE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCSIZE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCSIZE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCSIZE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCSIZE_0_READ_MASK                         _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX4_G2SRCSIZE_0_WRITE_MASK                        _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX4_G2SRCSIZE_0_SRCWIDTH_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2SRCSIZE_0_SRCWIDTH_FIELD                    _MK_FIELD_CONST(0x7fff, G2SB_CTX4_G2SRCSIZE_0_SRCWIDTH_SHIFT)
#define G2SB_CTX4_G2SRCSIZE_0_SRCWIDTH_RANGE                    14:0
#define G2SB_CTX4_G2SRCSIZE_0_SRCWIDTH_WOFFSET                  0x0
#define G2SB_CTX4_G2SRCSIZE_0_SRCWIDTH_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCSIZE_0_SRCWIDTH_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCSIZE_0_SRCWIDTH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCSIZE_0_SRCWIDTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2SRCSIZE_0_SRCHEIGHT_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX4_G2SRCSIZE_0_SRCHEIGHT_FIELD                   _MK_FIELD_CONST(0x7fff, G2SB_CTX4_G2SRCSIZE_0_SRCHEIGHT_SHIFT)
#define G2SB_CTX4_G2SRCSIZE_0_SRCHEIGHT_RANGE                   30:16
#define G2SB_CTX4_G2SRCSIZE_0_SRCHEIGHT_WOFFSET                 0x0
#define G2SB_CTX4_G2SRCSIZE_0_SRCHEIGHT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCSIZE_0_SRCHEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCSIZE_0_SRCHEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCSIZE_0_SRCHEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2DSTSIZE_0
#define G2SB_CTX4_G2DSTSIZE_0                   _MK_ADDR_CONST(0x5038)
#define G2SB_CTX4_G2DSTSIZE_0_SECURE                    0x0
#define G2SB_CTX4_G2DSTSIZE_0_WORD_COUNT                        0x1
#define G2SB_CTX4_G2DSTSIZE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTSIZE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTSIZE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTSIZE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTSIZE_0_READ_MASK                         _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX4_G2DSTSIZE_0_WRITE_MASK                        _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX4_G2DSTSIZE_0_DSTWIDTH_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2DSTSIZE_0_DSTWIDTH_FIELD                    _MK_FIELD_CONST(0x7fff, G2SB_CTX4_G2DSTSIZE_0_DSTWIDTH_SHIFT)
#define G2SB_CTX4_G2DSTSIZE_0_DSTWIDTH_RANGE                    14:0
#define G2SB_CTX4_G2DSTSIZE_0_DSTWIDTH_WOFFSET                  0x0
#define G2SB_CTX4_G2DSTSIZE_0_DSTWIDTH_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTSIZE_0_DSTWIDTH_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTSIZE_0_DSTWIDTH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTSIZE_0_DSTWIDTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2DSTSIZE_0_DSTHEIGHT_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX4_G2DSTSIZE_0_DSTHEIGHT_FIELD                   _MK_FIELD_CONST(0x7fff, G2SB_CTX4_G2DSTSIZE_0_DSTHEIGHT_SHIFT)
#define G2SB_CTX4_G2DSTSIZE_0_DSTHEIGHT_RANGE                   30:16
#define G2SB_CTX4_G2DSTSIZE_0_DSTHEIGHT_WOFFSET                 0x0
#define G2SB_CTX4_G2DSTSIZE_0_DSTHEIGHT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTSIZE_0_DSTHEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTSIZE_0_DSTHEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTSIZE_0_DSTHEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2SRCPS_0
#define G2SB_CTX4_G2SRCPS_0                     _MK_ADDR_CONST(0x5039)
#define G2SB_CTX4_G2SRCPS_0_SECURE                      0x0
#define G2SB_CTX4_G2SRCPS_0_WORD_COUNT                  0x1
#define G2SB_CTX4_G2SRCPS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCPS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCPS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCPS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCPS_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2SRCPS_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2SRCPS_0_SRCX_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2SRCPS_0_SRCX_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX4_G2SRCPS_0_SRCX_SHIFT)
#define G2SB_CTX4_G2SRCPS_0_SRCX_RANGE                  15:0
#define G2SB_CTX4_G2SRCPS_0_SRCX_WOFFSET                        0x0
#define G2SB_CTX4_G2SRCPS_0_SRCX_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCPS_0_SRCX_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCPS_0_SRCX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCPS_0_SRCX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2SRCPS_0_SRCY_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_CTX4_G2SRCPS_0_SRCY_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX4_G2SRCPS_0_SRCY_SHIFT)
#define G2SB_CTX4_G2SRCPS_0_SRCY_RANGE                  31:16
#define G2SB_CTX4_G2SRCPS_0_SRCY_WOFFSET                        0x0
#define G2SB_CTX4_G2SRCPS_0_SRCY_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCPS_0_SRCY_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCPS_0_SRCY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCPS_0_SRCY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2DSTPS_0
#define G2SB_CTX4_G2DSTPS_0                     _MK_ADDR_CONST(0x503a)
#define G2SB_CTX4_G2DSTPS_0_SECURE                      0x0
#define G2SB_CTX4_G2DSTPS_0_WORD_COUNT                  0x1
#define G2SB_CTX4_G2DSTPS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTPS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTPS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTPS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTPS_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2DSTPS_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2DSTPS_0_DSTX_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2DSTPS_0_DSTX_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX4_G2DSTPS_0_DSTX_SHIFT)
#define G2SB_CTX4_G2DSTPS_0_DSTX_RANGE                  15:0
#define G2SB_CTX4_G2DSTPS_0_DSTX_WOFFSET                        0x0
#define G2SB_CTX4_G2DSTPS_0_DSTX_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTPS_0_DSTX_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTPS_0_DSTX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTPS_0_DSTX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2DSTPS_0_DSTY_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_CTX4_G2DSTPS_0_DSTY_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX4_G2DSTPS_0_DSTY_SHIFT)
#define G2SB_CTX4_G2DSTPS_0_DSTY_RANGE                  31:16
#define G2SB_CTX4_G2DSTPS_0_DSTY_WOFFSET                        0x0
#define G2SB_CTX4_G2DSTPS_0_DSTY_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTPS_0_DSTY_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTPS_0_DSTY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTPS_0_DSTY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2CBDES_0
#define G2SB_CTX4_G2CBDES_0                     _MK_ADDR_CONST(0x503b)
#define G2SB_CTX4_G2CBDES_0_SECURE                      0x0
#define G2SB_CTX4_G2CBDES_0_WORD_COUNT                  0x1
#define G2SB_CTX4_G2CBDES_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CBDES_0_RESET_MASK                  _MK_MASK_CONST(0x80000000)
#define G2SB_CTX4_G2CBDES_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CBDES_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CBDES_0_READ_MASK                   _MK_MASK_CONST(0xffff00ff)
#define G2SB_CTX4_G2CBDES_0_WRITE_MASK                  _MK_MASK_CONST(0xffff00ff)
#define G2SB_CTX4_G2CBDES_0_CBCOUNT_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2CBDES_0_CBCOUNT_FIELD                       _MK_FIELD_CONST(0xff, G2SB_CTX4_G2CBDES_0_CBCOUNT_SHIFT)
#define G2SB_CTX4_G2CBDES_0_CBCOUNT_RANGE                       7:0
#define G2SB_CTX4_G2CBDES_0_CBCOUNT_WOFFSET                     0x0
#define G2SB_CTX4_G2CBDES_0_CBCOUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CBDES_0_CBCOUNT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CBDES_0_CBCOUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CBDES_0_CBCOUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CBDES_0_CBLINE_SHIFT                        _MK_SHIFT_CONST(16)
#define G2SB_CTX4_G2CBDES_0_CBLINE_FIELD                        _MK_FIELD_CONST(0x7fff, G2SB_CTX4_G2CBDES_0_CBLINE_SHIFT)
#define G2SB_CTX4_G2CBDES_0_CBLINE_RANGE                        30:16
#define G2SB_CTX4_G2CBDES_0_CBLINE_WOFFSET                      0x0
#define G2SB_CTX4_G2CBDES_0_CBLINE_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CBDES_0_CBLINE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CBDES_0_CBLINE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CBDES_0_CBLINE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CBDES_0_TOPCLIP_SHIFT                       _MK_SHIFT_CONST(31)
#define G2SB_CTX4_G2CBDES_0_TOPCLIP_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX4_G2CBDES_0_TOPCLIP_SHIFT)
#define G2SB_CTX4_G2CBDES_0_TOPCLIP_RANGE                       31:31
#define G2SB_CTX4_G2CBDES_0_TOPCLIP_WOFFSET                     0x0
#define G2SB_CTX4_G2CBDES_0_TOPCLIP_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CBDES_0_TOPCLIP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2CBDES_0_TOPCLIP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CBDES_0_TOPCLIP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CBDES_0_TOPCLIP_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CBDES_0_TOPCLIP_ENABLE                      _MK_ENUM_CONST(1)


// Register G2SB_CTX4_G2CBSTRIDE_0
#define G2SB_CTX4_G2CBSTRIDE_0                  _MK_ADDR_CONST(0x503c)
#define G2SB_CTX4_G2CBSTRIDE_0_SECURE                   0x0
#define G2SB_CTX4_G2CBSTRIDE_0_WORD_COUNT                       0x1
#define G2SB_CTX4_G2CBSTRIDE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CBSTRIDE_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CBSTRIDE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CBSTRIDE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CBSTRIDE_0_READ_MASK                        _MK_MASK_CONST(0xc0ffffff)
#define G2SB_CTX4_G2CBSTRIDE_0_WRITE_MASK                       _MK_MASK_CONST(0xc0ffffff)
#define G2SB_CTX4_G2CBSTRIDE_0_CBSTRIDE_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2CBSTRIDE_0_CBSTRIDE_FIELD                   _MK_FIELD_CONST(0xffffff, G2SB_CTX4_G2CBSTRIDE_0_CBSTRIDE_SHIFT)
#define G2SB_CTX4_G2CBSTRIDE_0_CBSTRIDE_RANGE                   23:0
#define G2SB_CTX4_G2CBSTRIDE_0_CBSTRIDE_WOFFSET                 0x0
#define G2SB_CTX4_G2CBSTRIDE_0_CBSTRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CBSTRIDE_0_CBSTRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CBSTRIDE_0_CBSTRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CBSTRIDE_0_CBSTRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CBSTRIDE_0_CBUVSTRIDE_SHIFT                 _MK_SHIFT_CONST(30)
#define G2SB_CTX4_G2CBSTRIDE_0_CBUVSTRIDE_FIELD                 _MK_FIELD_CONST(0x3, G2SB_CTX4_G2CBSTRIDE_0_CBUVSTRIDE_SHIFT)
#define G2SB_CTX4_G2CBSTRIDE_0_CBUVSTRIDE_RANGE                 31:30
#define G2SB_CTX4_G2CBSTRIDE_0_CBUVSTRIDE_WOFFSET                       0x0
#define G2SB_CTX4_G2CBSTRIDE_0_CBUVSTRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CBSTRIDE_0_CBUVSTRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CBSTRIDE_0_CBUVSTRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CBSTRIDE_0_CBUVSTRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CBSTRIDE_0_CBUVSTRIDE_CBS2X                 _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2CBSTRIDE_0_CBUVSTRIDE_CBS1X                 _MK_ENUM_CONST(1)
#define G2SB_CTX4_G2CBSTRIDE_0_CBUVSTRIDE_CBS4X                 _MK_ENUM_CONST(2)


// Register G2SB_CTX4_G2LINESETTING_0
#define G2SB_CTX4_G2LINESETTING_0                       _MK_ADDR_CONST(0x503d)
#define G2SB_CTX4_G2LINESETTING_0_SECURE                        0x0
#define G2SB_CTX4_G2LINESETTING_0_WORD_COUNT                    0x1
#define G2SB_CTX4_G2LINESETTING_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINESETTING_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINESETTING_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINESETTING_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINESETTING_0_READ_MASK                     _MK_MASK_CONST(0xff1fffff)
#define G2SB_CTX4_G2LINESETTING_0_WRITE_MASK                    _MK_MASK_CONST(0xff1fffff)
#define G2SB_CTX4_G2LINESETTING_0_GAMMA_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2LINESETTING_0_GAMMA_FIELD                   _MK_FIELD_CONST(0x1fffff, G2SB_CTX4_G2LINESETTING_0_GAMMA_SHIFT)
#define G2SB_CTX4_G2LINESETTING_0_GAMMA_RANGE                   20:0
#define G2SB_CTX4_G2LINESETTING_0_GAMMA_WOFFSET                 0x0
#define G2SB_CTX4_G2LINESETTING_0_GAMMA_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINESETTING_0_GAMMA_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINESETTING_0_GAMMA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINESETTING_0_GAMMA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2LINESETTING_0_MAJOR_SHIFT                   _MK_SHIFT_CONST(24)
#define G2SB_CTX4_G2LINESETTING_0_MAJOR_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX4_G2LINESETTING_0_MAJOR_SHIFT)
#define G2SB_CTX4_G2LINESETTING_0_MAJOR_RANGE                   24:24
#define G2SB_CTX4_G2LINESETTING_0_MAJOR_WOFFSET                 0x0
#define G2SB_CTX4_G2LINESETTING_0_MAJOR_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINESETTING_0_MAJOR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINESETTING_0_MAJOR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINESETTING_0_MAJOR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINESETTING_0_MAJOR_XMAJOR                  _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2LINESETTING_0_MAJOR_YMAJOR                  _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2LINESETTING_0_LINEXDIR_SHIFT                        _MK_SHIFT_CONST(25)
#define G2SB_CTX4_G2LINESETTING_0_LINEXDIR_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX4_G2LINESETTING_0_LINEXDIR_SHIFT)
#define G2SB_CTX4_G2LINESETTING_0_LINEXDIR_RANGE                        25:25
#define G2SB_CTX4_G2LINESETTING_0_LINEXDIR_WOFFSET                      0x0
#define G2SB_CTX4_G2LINESETTING_0_LINEXDIR_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINESETTING_0_LINEXDIR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINESETTING_0_LINEXDIR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINESETTING_0_LINEXDIR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2LINESETTING_0_LINEYDIR_SHIFT                        _MK_SHIFT_CONST(26)
#define G2SB_CTX4_G2LINESETTING_0_LINEYDIR_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX4_G2LINESETTING_0_LINEYDIR_SHIFT)
#define G2SB_CTX4_G2LINESETTING_0_LINEYDIR_RANGE                        26:26
#define G2SB_CTX4_G2LINESETTING_0_LINEYDIR_WOFFSET                      0x0
#define G2SB_CTX4_G2LINESETTING_0_LINEYDIR_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINESETTING_0_LINEYDIR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINESETTING_0_LINEYDIR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINESETTING_0_LINEYDIR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2LINESETTING_0_DROPLASTP_SHIFT                       _MK_SHIFT_CONST(27)
#define G2SB_CTX4_G2LINESETTING_0_DROPLASTP_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX4_G2LINESETTING_0_DROPLASTP_SHIFT)
#define G2SB_CTX4_G2LINESETTING_0_DROPLASTP_RANGE                       27:27
#define G2SB_CTX4_G2LINESETTING_0_DROPLASTP_WOFFSET                     0x0
#define G2SB_CTX4_G2LINESETTING_0_DROPLASTP_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINESETTING_0_DROPLASTP_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINESETTING_0_DROPLASTP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINESETTING_0_DROPLASTP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2LINESETTING_0_LINEUSEOCTANT_SHIFT                   _MK_SHIFT_CONST(28)
#define G2SB_CTX4_G2LINESETTING_0_LINEUSEOCTANT_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX4_G2LINESETTING_0_LINEUSEOCTANT_SHIFT)
#define G2SB_CTX4_G2LINESETTING_0_LINEUSEOCTANT_RANGE                   28:28
#define G2SB_CTX4_G2LINESETTING_0_LINEUSEOCTANT_WOFFSET                 0x0
#define G2SB_CTX4_G2LINESETTING_0_LINEUSEOCTANT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINESETTING_0_LINEUSEOCTANT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINESETTING_0_LINEUSEOCTANT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINESETTING_0_LINEUSEOCTANT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2LINESETTING_0_OCTANTS_SHIFT                 _MK_SHIFT_CONST(29)
#define G2SB_CTX4_G2LINESETTING_0_OCTANTS_FIELD                 _MK_FIELD_CONST(0x7, G2SB_CTX4_G2LINESETTING_0_OCTANTS_SHIFT)
#define G2SB_CTX4_G2LINESETTING_0_OCTANTS_RANGE                 31:29
#define G2SB_CTX4_G2LINESETTING_0_OCTANTS_WOFFSET                       0x0
#define G2SB_CTX4_G2LINESETTING_0_OCTANTS_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINESETTING_0_OCTANTS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINESETTING_0_OCTANTS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINESETTING_0_OCTANTS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2LINEDELTAN_0
#define G2SB_CTX4_G2LINEDELTAN_0                        _MK_ADDR_CONST(0x503e)
#define G2SB_CTX4_G2LINEDELTAN_0_SECURE                         0x0
#define G2SB_CTX4_G2LINEDELTAN_0_WORD_COUNT                     0x1
#define G2SB_CTX4_G2LINEDELTAN_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINEDELTAN_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINEDELTAN_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINEDELTAN_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINEDELTAN_0_READ_MASK                      _MK_MASK_CONST(0x1fffff)
#define G2SB_CTX4_G2LINEDELTAN_0_WRITE_MASK                     _MK_MASK_CONST(0x1fffff)
#define G2SB_CTX4_G2LINEDELTAN_0_DELTAN_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2LINEDELTAN_0_DELTAN_FIELD                   _MK_FIELD_CONST(0x1fffff, G2SB_CTX4_G2LINEDELTAN_0_DELTAN_SHIFT)
#define G2SB_CTX4_G2LINEDELTAN_0_DELTAN_RANGE                   20:0
#define G2SB_CTX4_G2LINEDELTAN_0_DELTAN_WOFFSET                 0x0
#define G2SB_CTX4_G2LINEDELTAN_0_DELTAN_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINEDELTAN_0_DELTAN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINEDELTAN_0_DELTAN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINEDELTAN_0_DELTAN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2LINEDELTAM_0
#define G2SB_CTX4_G2LINEDELTAM_0                        _MK_ADDR_CONST(0x503f)
#define G2SB_CTX4_G2LINEDELTAM_0_SECURE                         0x0
#define G2SB_CTX4_G2LINEDELTAM_0_WORD_COUNT                     0x1
#define G2SB_CTX4_G2LINEDELTAM_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINEDELTAM_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINEDELTAM_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINEDELTAM_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINEDELTAM_0_READ_MASK                      _MK_MASK_CONST(0x1fffff)
#define G2SB_CTX4_G2LINEDELTAM_0_WRITE_MASK                     _MK_MASK_CONST(0x1fffff)
#define G2SB_CTX4_G2LINEDELTAM_0_DELTAM_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2LINEDELTAM_0_DELTAM_FIELD                   _MK_FIELD_CONST(0x1fffff, G2SB_CTX4_G2LINEDELTAM_0_DELTAM_SHIFT)
#define G2SB_CTX4_G2LINEDELTAM_0_DELTAM_RANGE                   20:0
#define G2SB_CTX4_G2LINEDELTAM_0_DELTAM_WOFFSET                 0x0
#define G2SB_CTX4_G2LINEDELTAM_0_DELTAM_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINEDELTAM_0_DELTAM_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINEDELTAM_0_DELTAM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINEDELTAM_0_DELTAM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2LINEPOS_0
#define G2SB_CTX4_G2LINEPOS_0                   _MK_ADDR_CONST(0x5040)
#define G2SB_CTX4_G2LINEPOS_0_SECURE                    0x0
#define G2SB_CTX4_G2LINEPOS_0_WORD_COUNT                        0x1
#define G2SB_CTX4_G2LINEPOS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINEPOS_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINEPOS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINEPOS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINEPOS_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2LINEPOS_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2LINEPOS_0_LINEXPOS_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2LINEPOS_0_LINEXPOS_FIELD                    _MK_FIELD_CONST(0xffff, G2SB_CTX4_G2LINEPOS_0_LINEXPOS_SHIFT)
#define G2SB_CTX4_G2LINEPOS_0_LINEXPOS_RANGE                    15:0
#define G2SB_CTX4_G2LINEPOS_0_LINEXPOS_WOFFSET                  0x0
#define G2SB_CTX4_G2LINEPOS_0_LINEXPOS_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINEPOS_0_LINEXPOS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINEPOS_0_LINEXPOS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINEPOS_0_LINEXPOS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2LINEPOS_0_LINEYPOS_SHIFT                    _MK_SHIFT_CONST(16)
#define G2SB_CTX4_G2LINEPOS_0_LINEYPOS_FIELD                    _MK_FIELD_CONST(0xffff, G2SB_CTX4_G2LINEPOS_0_LINEYPOS_SHIFT)
#define G2SB_CTX4_G2LINEPOS_0_LINEYPOS_RANGE                    31:16
#define G2SB_CTX4_G2LINEPOS_0_LINEYPOS_WOFFSET                  0x0
#define G2SB_CTX4_G2LINEPOS_0_LINEYPOS_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINEPOS_0_LINEYPOS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINEPOS_0_LINEYPOS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINEPOS_0_LINEYPOS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2LINELEN_0
#define G2SB_CTX4_G2LINELEN_0                   _MK_ADDR_CONST(0x5041)
#define G2SB_CTX4_G2LINELEN_0_SECURE                    0x0
#define G2SB_CTX4_G2LINELEN_0_WORD_COUNT                        0x1
#define G2SB_CTX4_G2LINELEN_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINELEN_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINELEN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINELEN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINELEN_0_READ_MASK                         _MK_MASK_CONST(0x7fff)
#define G2SB_CTX4_G2LINELEN_0_WRITE_MASK                        _MK_MASK_CONST(0x7fff)
#define G2SB_CTX4_G2LINELEN_0_LINELEN_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2LINELEN_0_LINELEN_FIELD                     _MK_FIELD_CONST(0x7fff, G2SB_CTX4_G2LINELEN_0_LINELEN_SHIFT)
#define G2SB_CTX4_G2LINELEN_0_LINELEN_RANGE                     14:0
#define G2SB_CTX4_G2LINELEN_0_LINELEN_WOFFSET                   0x0
#define G2SB_CTX4_G2LINELEN_0_LINELEN_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINELEN_0_LINELEN_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINELEN_0_LINELEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2LINELEN_0_LINELEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2CSCFOURTH_0
#define G2SB_CTX4_G2CSCFOURTH_0                 _MK_ADDR_CONST(0x5042)
#define G2SB_CTX4_G2CSCFOURTH_0_SECURE                  0x0
#define G2SB_CTX4_G2CSCFOURTH_0_WORD_COUNT                      0x1
#define G2SB_CTX4_G2CSCFOURTH_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCFOURTH_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCFOURTH_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCFOURTH_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCFOURTH_0_READ_MASK                       _MK_MASK_CONST(0x1ff01ff)
#define G2SB_CTX4_G2CSCFOURTH_0_WRITE_MASK                      _MK_MASK_CONST(0x1ff01ff)
#define G2SB_CTX4_G2CSCFOURTH_0_G2U_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2CSCFOURTH_0_G2U_FIELD                       _MK_FIELD_CONST(0x1ff, G2SB_CTX4_G2CSCFOURTH_0_G2U_SHIFT)
#define G2SB_CTX4_G2CSCFOURTH_0_G2U_RANGE                       8:0
#define G2SB_CTX4_G2CSCFOURTH_0_G2U_WOFFSET                     0x0
#define G2SB_CTX4_G2CSCFOURTH_0_G2U_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCFOURTH_0_G2U_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCFOURTH_0_G2U_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCFOURTH_0_G2U_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX4_G2CSCFOURTH_0_G2V_SHIFT                       _MK_SHIFT_CONST(16)
#define G2SB_CTX4_G2CSCFOURTH_0_G2V_FIELD                       _MK_FIELD_CONST(0x1ff, G2SB_CTX4_G2CSCFOURTH_0_G2V_SHIFT)
#define G2SB_CTX4_G2CSCFOURTH_0_G2V_RANGE                       24:16
#define G2SB_CTX4_G2CSCFOURTH_0_G2V_WOFFSET                     0x0
#define G2SB_CTX4_G2CSCFOURTH_0_G2V_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCFOURTH_0_G2V_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCFOURTH_0_G2V_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CSCFOURTH_0_G2V_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2SRCST_B_0
#define G2SB_CTX4_G2SRCST_B_0                   _MK_ADDR_CONST(0x5043)
#define G2SB_CTX4_G2SRCST_B_0_SECURE                    0x0
#define G2SB_CTX4_G2SRCST_B_0_WORD_COUNT                        0x1
#define G2SB_CTX4_G2SRCST_B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCST_B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCST_B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCST_B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCST_B_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define G2SB_CTX4_G2SRCST_B_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX4_G2SRCST_B_0_SRCS_B_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2SRCST_B_0_SRCS_B_FIELD                      _MK_FIELD_CONST(0xffff, G2SB_CTX4_G2SRCST_B_0_SRCS_B_SHIFT)
#define G2SB_CTX4_G2SRCST_B_0_SRCS_B_RANGE                      15:0
#define G2SB_CTX4_G2SRCST_B_0_SRCS_B_WOFFSET                    0x0
#define G2SB_CTX4_G2SRCST_B_0_SRCS_B_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCST_B_0_SRCS_B_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCST_B_0_SRCS_B_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCST_B_0_SRCS_B_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2UVSTRIDE_0
#define G2SB_CTX4_G2UVSTRIDE_0                  _MK_ADDR_CONST(0x5044)
#define G2SB_CTX4_G2UVSTRIDE_0_SECURE                   0x0
#define G2SB_CTX4_G2UVSTRIDE_0_WORD_COUNT                       0x1
#define G2SB_CTX4_G2UVSTRIDE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2UVSTRIDE_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2UVSTRIDE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2UVSTRIDE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2UVSTRIDE_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX4_G2UVSTRIDE_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX4_G2UVSTRIDE_0_UVSTRIDE_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2UVSTRIDE_0_UVSTRIDE_FIELD                   _MK_FIELD_CONST(0xffff, G2SB_CTX4_G2UVSTRIDE_0_UVSTRIDE_SHIFT)
#define G2SB_CTX4_G2UVSTRIDE_0_UVSTRIDE_RANGE                   15:0
#define G2SB_CTX4_G2UVSTRIDE_0_UVSTRIDE_WOFFSET                 0x0
#define G2SB_CTX4_G2UVSTRIDE_0_UVSTRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2UVSTRIDE_0_UVSTRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2UVSTRIDE_0_UVSTRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2UVSTRIDE_0_UVSTRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2CBDES2_0
#define G2SB_CTX4_G2CBDES2_0                    _MK_ADDR_CONST(0x5045)
#define G2SB_CTX4_G2CBDES2_0_SECURE                     0x0
#define G2SB_CTX4_G2CBDES2_0_WORD_COUNT                         0x1
#define G2SB_CTX4_G2CBDES2_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CBDES2_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CBDES2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CBDES2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CBDES2_0_READ_MASK                  _MK_MASK_CONST(0x7fff)
#define G2SB_CTX4_G2CBDES2_0_WRITE_MASK                         _MK_MASK_CONST(0x7fff)
#define G2SB_CTX4_G2CBDES2_0_TOP_CBLINE_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2CBDES2_0_TOP_CBLINE_FIELD                   _MK_FIELD_CONST(0x7fff, G2SB_CTX4_G2CBDES2_0_TOP_CBLINE_SHIFT)
#define G2SB_CTX4_G2CBDES2_0_TOP_CBLINE_RANGE                   14:0
#define G2SB_CTX4_G2CBDES2_0_TOP_CBLINE_WOFFSET                 0x0
#define G2SB_CTX4_G2CBDES2_0_TOP_CBLINE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CBDES2_0_TOP_CBLINE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CBDES2_0_TOP_CBLINE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2CBDES2_0_TOP_CBLINE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2TILEMODE_0
#define G2SB_CTX4_G2TILEMODE_0                  _MK_ADDR_CONST(0x5046)
#define G2SB_CTX4_G2TILEMODE_0_SECURE                   0x0
#define G2SB_CTX4_G2TILEMODE_0_WORD_COUNT                       0x1
#define G2SB_CTX4_G2TILEMODE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TILEMODE_0_RESET_MASK                       _MK_MASK_CONST(0x111111)
#define G2SB_CTX4_G2TILEMODE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TILEMODE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TILEMODE_0_READ_MASK                        _MK_MASK_CONST(0x111111)
#define G2SB_CTX4_G2TILEMODE_0_WRITE_MASK                       _MK_MASK_CONST(0x111111)
#define G2SB_CTX4_G2TILEMODE_0_SRC_Y_TILE_MODE_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2TILEMODE_0_SRC_Y_TILE_MODE_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX4_G2TILEMODE_0_SRC_Y_TILE_MODE_SHIFT)
#define G2SB_CTX4_G2TILEMODE_0_SRC_Y_TILE_MODE_RANGE                    0:0
#define G2SB_CTX4_G2TILEMODE_0_SRC_Y_TILE_MODE_WOFFSET                  0x0
#define G2SB_CTX4_G2TILEMODE_0_SRC_Y_TILE_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TILEMODE_0_SRC_Y_TILE_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2TILEMODE_0_SRC_Y_TILE_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TILEMODE_0_SRC_Y_TILE_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TILEMODE_0_SRC_Y_TILE_MODE_LINEAR                   _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2TILEMODE_0_SRC_Y_TILE_MODE_TILED                    _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2TILEMODE_0_SRC_UV_TILE_MODE_SHIFT                   _MK_SHIFT_CONST(4)
#define G2SB_CTX4_G2TILEMODE_0_SRC_UV_TILE_MODE_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX4_G2TILEMODE_0_SRC_UV_TILE_MODE_SHIFT)
#define G2SB_CTX4_G2TILEMODE_0_SRC_UV_TILE_MODE_RANGE                   4:4
#define G2SB_CTX4_G2TILEMODE_0_SRC_UV_TILE_MODE_WOFFSET                 0x0
#define G2SB_CTX4_G2TILEMODE_0_SRC_UV_TILE_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TILEMODE_0_SRC_UV_TILE_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2TILEMODE_0_SRC_UV_TILE_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TILEMODE_0_SRC_UV_TILE_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TILEMODE_0_SRC_UV_TILE_MODE_LINEAR                  _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2TILEMODE_0_SRC_UV_TILE_MODE_TILED                   _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2TILEMODE_0_PAT_Y_TILE_MODE_SHIFT                    _MK_SHIFT_CONST(8)
#define G2SB_CTX4_G2TILEMODE_0_PAT_Y_TILE_MODE_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX4_G2TILEMODE_0_PAT_Y_TILE_MODE_SHIFT)
#define G2SB_CTX4_G2TILEMODE_0_PAT_Y_TILE_MODE_RANGE                    8:8
#define G2SB_CTX4_G2TILEMODE_0_PAT_Y_TILE_MODE_WOFFSET                  0x0
#define G2SB_CTX4_G2TILEMODE_0_PAT_Y_TILE_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TILEMODE_0_PAT_Y_TILE_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2TILEMODE_0_PAT_Y_TILE_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TILEMODE_0_PAT_Y_TILE_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TILEMODE_0_PAT_Y_TILE_MODE_LINEAR                   _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2TILEMODE_0_PAT_Y_TILE_MODE_TILED                    _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2TILEMODE_0_PAT_UV_TILE_MODE_SHIFT                   _MK_SHIFT_CONST(12)
#define G2SB_CTX4_G2TILEMODE_0_PAT_UV_TILE_MODE_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX4_G2TILEMODE_0_PAT_UV_TILE_MODE_SHIFT)
#define G2SB_CTX4_G2TILEMODE_0_PAT_UV_TILE_MODE_RANGE                   12:12
#define G2SB_CTX4_G2TILEMODE_0_PAT_UV_TILE_MODE_WOFFSET                 0x0
#define G2SB_CTX4_G2TILEMODE_0_PAT_UV_TILE_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TILEMODE_0_PAT_UV_TILE_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2TILEMODE_0_PAT_UV_TILE_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TILEMODE_0_PAT_UV_TILE_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TILEMODE_0_PAT_UV_TILE_MODE_LINEAR                  _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2TILEMODE_0_PAT_UV_TILE_MODE_TILED                   _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2TILEMODE_0_DST_RD_TILE_MODE_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX4_G2TILEMODE_0_DST_RD_TILE_MODE_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX4_G2TILEMODE_0_DST_RD_TILE_MODE_SHIFT)
#define G2SB_CTX4_G2TILEMODE_0_DST_RD_TILE_MODE_RANGE                   16:16
#define G2SB_CTX4_G2TILEMODE_0_DST_RD_TILE_MODE_WOFFSET                 0x0
#define G2SB_CTX4_G2TILEMODE_0_DST_RD_TILE_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TILEMODE_0_DST_RD_TILE_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2TILEMODE_0_DST_RD_TILE_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TILEMODE_0_DST_RD_TILE_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TILEMODE_0_DST_RD_TILE_MODE_LINEAR                  _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2TILEMODE_0_DST_RD_TILE_MODE_TILED                   _MK_ENUM_CONST(1)

#define G2SB_CTX4_G2TILEMODE_0_DST_WR_TILE_MODE_SHIFT                   _MK_SHIFT_CONST(20)
#define G2SB_CTX4_G2TILEMODE_0_DST_WR_TILE_MODE_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX4_G2TILEMODE_0_DST_WR_TILE_MODE_SHIFT)
#define G2SB_CTX4_G2TILEMODE_0_DST_WR_TILE_MODE_RANGE                   20:20
#define G2SB_CTX4_G2TILEMODE_0_DST_WR_TILE_MODE_WOFFSET                 0x0
#define G2SB_CTX4_G2TILEMODE_0_DST_WR_TILE_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TILEMODE_0_DST_WR_TILE_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX4_G2TILEMODE_0_DST_WR_TILE_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TILEMODE_0_DST_WR_TILE_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2TILEMODE_0_DST_WR_TILE_MODE_LINEAR                  _MK_ENUM_CONST(0)
#define G2SB_CTX4_G2TILEMODE_0_DST_WR_TILE_MODE_TILED                   _MK_ENUM_CONST(1)


// Register G2SB_CTX4_G2PATBASE_0
#define G2SB_CTX4_G2PATBASE_0                   _MK_ADDR_CONST(0x5047)
#define G2SB_CTX4_G2PATBASE_0_SECURE                    0x0
#define G2SB_CTX4_G2PATBASE_0_WORD_COUNT                        0x1
#define G2SB_CTX4_G2PATBASE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATBASE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATBASE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATBASE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATBASE_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2PATBASE_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2PATBASE_0_PAT_BASE_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2PATBASE_0_PAT_BASE_FIELD                    _MK_FIELD_CONST(0xffffffff, G2SB_CTX4_G2PATBASE_0_PAT_BASE_SHIFT)
#define G2SB_CTX4_G2PATBASE_0_PAT_BASE_RANGE                    31:0
#define G2SB_CTX4_G2PATBASE_0_PAT_BASE_WOFFSET                  0x0
#define G2SB_CTX4_G2PATBASE_0_PAT_BASE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATBASE_0_PAT_BASE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATBASE_0_PAT_BASE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2PATBASE_0_PAT_BASE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2SRCBA_SB_SURFBASE_0
#define G2SB_CTX4_G2SRCBA_SB_SURFBASE_0                 _MK_ADDR_CONST(0x5048)
#define G2SB_CTX4_G2SRCBA_SB_SURFBASE_0_SECURE                  0x0
#define G2SB_CTX4_G2SRCBA_SB_SURFBASE_0_WORD_COUNT                      0x1
#define G2SB_CTX4_G2SRCBA_SB_SURFBASE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCBA_SB_SURFBASE_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCBA_SB_SURFBASE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCBA_SB_SURFBASE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCBA_SB_SURFBASE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2SRCBA_SB_SURFBASE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_FIELD                  _MK_FIELD_CONST(0xffffffff, G2SB_CTX4_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_SHIFT)
#define G2SB_CTX4_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_RANGE                  31:0
#define G2SB_CTX4_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_WOFFSET                        0x0
#define G2SB_CTX4_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2DSTBA_SB_SURFBASE_0
#define G2SB_CTX4_G2DSTBA_SB_SURFBASE_0                 _MK_ADDR_CONST(0x5049)
#define G2SB_CTX4_G2DSTBA_SB_SURFBASE_0_SECURE                  0x0
#define G2SB_CTX4_G2DSTBA_SB_SURFBASE_0_WORD_COUNT                      0x1
#define G2SB_CTX4_G2DSTBA_SB_SURFBASE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTBA_SB_SURFBASE_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTBA_SB_SURFBASE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTBA_SB_SURFBASE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTBA_SB_SURFBASE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2DSTBA_SB_SURFBASE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2DSTBA_SB_SURFBASE_0_DST_ADDR_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2DSTBA_SB_SURFBASE_0_DST_ADDR_FIELD                  _MK_FIELD_CONST(0xffffffff, G2SB_CTX4_G2DSTBA_SB_SURFBASE_0_DST_ADDR_SHIFT)
#define G2SB_CTX4_G2DSTBA_SB_SURFBASE_0_DST_ADDR_RANGE                  31:0
#define G2SB_CTX4_G2DSTBA_SB_SURFBASE_0_DST_ADDR_WOFFSET                        0x0
#define G2SB_CTX4_G2DSTBA_SB_SURFBASE_0_DST_ADDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTBA_SB_SURFBASE_0_DST_ADDR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTBA_SB_SURFBASE_0_DST_ADDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTBA_SB_SURFBASE_0_DST_ADDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2DSTBA_B_SB_SURFBASE_0
#define G2SB_CTX4_G2DSTBA_B_SB_SURFBASE_0                       _MK_ADDR_CONST(0x504a)
#define G2SB_CTX4_G2DSTBA_B_SB_SURFBASE_0_SECURE                        0x0
#define G2SB_CTX4_G2DSTBA_B_SB_SURFBASE_0_WORD_COUNT                    0x1
#define G2SB_CTX4_G2DSTBA_B_SB_SURFBASE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTBA_B_SB_SURFBASE_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTBA_B_SB_SURFBASE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTBA_B_SB_SURFBASE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTBA_B_SB_SURFBASE_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2DSTBA_B_SB_SURFBASE_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_FIELD                      _MK_FIELD_CONST(0xffffffff, G2SB_CTX4_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_SHIFT)
#define G2SB_CTX4_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_RANGE                      31:0
#define G2SB_CTX4_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_WOFFSET                    0x0
#define G2SB_CTX4_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2VBA_A_SB_SURFBASE_0
#define G2SB_CTX4_G2VBA_A_SB_SURFBASE_0                 _MK_ADDR_CONST(0x504b)
#define G2SB_CTX4_G2VBA_A_SB_SURFBASE_0_SECURE                  0x0
#define G2SB_CTX4_G2VBA_A_SB_SURFBASE_0_WORD_COUNT                      0x1
#define G2SB_CTX4_G2VBA_A_SB_SURFBASE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2VBA_A_SB_SURFBASE_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2VBA_A_SB_SURFBASE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2VBA_A_SB_SURFBASE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2VBA_A_SB_SURFBASE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2VBA_A_SB_SURFBASE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2VBA_A_SB_SURFBASE_0_V_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2VBA_A_SB_SURFBASE_0_V_ADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, G2SB_CTX4_G2VBA_A_SB_SURFBASE_0_V_ADDR_SHIFT)
#define G2SB_CTX4_G2VBA_A_SB_SURFBASE_0_V_ADDR_RANGE                    31:0
#define G2SB_CTX4_G2VBA_A_SB_SURFBASE_0_V_ADDR_WOFFSET                  0x0
#define G2SB_CTX4_G2VBA_A_SB_SURFBASE_0_V_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2VBA_A_SB_SURFBASE_0_V_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2VBA_A_SB_SURFBASE_0_V_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2VBA_A_SB_SURFBASE_0_V_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX4_G2UBA_A_SB_SURFBASE_0
#define G2SB_CTX4_G2UBA_A_SB_SURFBASE_0                 _MK_ADDR_CONST(0x504c)
#define G2SB_CTX4_G2UBA_A_SB_SURFBASE_0_SECURE                  0x0
#define G2SB_CTX4_G2UBA_A_SB_SURFBASE_0_WORD_COUNT                      0x1
#define G2SB_CTX4_G2UBA_A_SB_SURFBASE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2UBA_A_SB_SURFBASE_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2UBA_A_SB_SURFBASE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2UBA_A_SB_SURFBASE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2UBA_A_SB_SURFBASE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2UBA_A_SB_SURFBASE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX4_G2UBA_A_SB_SURFBASE_0_U_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX4_G2UBA_A_SB_SURFBASE_0_U_ADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, G2SB_CTX4_G2UBA_A_SB_SURFBASE_0_U_ADDR_SHIFT)
#define G2SB_CTX4_G2UBA_A_SB_SURFBASE_0_U_ADDR_RANGE                    31:0
#define G2SB_CTX4_G2UBA_A_SB_SURFBASE_0_U_ADDR_WOFFSET                  0x0
#define G2SB_CTX4_G2UBA_A_SB_SURFBASE_0_U_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2UBA_A_SB_SURFBASE_0_U_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2UBA_A_SB_SURFBASE_0_U_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX4_G2UBA_A_SB_SURFBASE_0_U_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_INCR_SYNCPT_0
#define G2SB_CTX5_INCR_SYNCPT_0                 _MK_ADDR_CONST(0x2000)
#define G2SB_CTX5_INCR_SYNCPT_0_SECURE                  0x0
#define G2SB_CTX5_INCR_SYNCPT_0_WORD_COUNT                      0x1
#define G2SB_CTX5_INCR_SYNCPT_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_INCR_SYNCPT_0_RESET_MASK                      _MK_MASK_CONST(0xffff)
#define G2SB_CTX5_INCR_SYNCPT_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_INCR_SYNCPT_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_INCR_SYNCPT_0_READ_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX5_INCR_SYNCPT_0_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define G2SB_CTX5_INCR_SYNCPT_0_COND_SHIFT                      _MK_SHIFT_CONST(8)
#define G2SB_CTX5_INCR_SYNCPT_0_COND_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX5_INCR_SYNCPT_0_COND_SHIFT)
#define G2SB_CTX5_INCR_SYNCPT_0_COND_RANGE                      15:8
#define G2SB_CTX5_INCR_SYNCPT_0_COND_WOFFSET                    0x0
#define G2SB_CTX5_INCR_SYNCPT_0_COND_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_INCR_SYNCPT_0_COND_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define G2SB_CTX5_INCR_SYNCPT_0_COND_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_INCR_SYNCPT_0_COND_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_INCR_SYNCPT_0_COND_IMMEDIATE                  _MK_ENUM_CONST(0)
#define G2SB_CTX5_INCR_SYNCPT_0_COND_OP_DONE                    _MK_ENUM_CONST(1)
#define G2SB_CTX5_INCR_SYNCPT_0_COND_RD_DONE                    _MK_ENUM_CONST(2)
#define G2SB_CTX5_INCR_SYNCPT_0_COND_REG_WR_SAFE                        _MK_ENUM_CONST(3)
#define G2SB_CTX5_INCR_SYNCPT_0_COND_COND_4                     _MK_ENUM_CONST(4)
#define G2SB_CTX5_INCR_SYNCPT_0_COND_COND_5                     _MK_ENUM_CONST(5)
#define G2SB_CTX5_INCR_SYNCPT_0_COND_COND_6                     _MK_ENUM_CONST(6)
#define G2SB_CTX5_INCR_SYNCPT_0_COND_COND_7                     _MK_ENUM_CONST(7)
#define G2SB_CTX5_INCR_SYNCPT_0_COND_COND_8                     _MK_ENUM_CONST(8)
#define G2SB_CTX5_INCR_SYNCPT_0_COND_COND_9                     _MK_ENUM_CONST(9)
#define G2SB_CTX5_INCR_SYNCPT_0_COND_COND_10                    _MK_ENUM_CONST(10)
#define G2SB_CTX5_INCR_SYNCPT_0_COND_COND_11                    _MK_ENUM_CONST(11)
#define G2SB_CTX5_INCR_SYNCPT_0_COND_COND_12                    _MK_ENUM_CONST(12)
#define G2SB_CTX5_INCR_SYNCPT_0_COND_COND_13                    _MK_ENUM_CONST(13)
#define G2SB_CTX5_INCR_SYNCPT_0_COND_COND_14                    _MK_ENUM_CONST(14)
#define G2SB_CTX5_INCR_SYNCPT_0_COND_COND_15                    _MK_ENUM_CONST(15)

#define G2SB_CTX5_INCR_SYNCPT_0_INDX_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX5_INCR_SYNCPT_0_INDX_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX5_INCR_SYNCPT_0_INDX_SHIFT)
#define G2SB_CTX5_INCR_SYNCPT_0_INDX_RANGE                      7:0
#define G2SB_CTX5_INCR_SYNCPT_0_INDX_WOFFSET                    0x0
#define G2SB_CTX5_INCR_SYNCPT_0_INDX_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_INCR_SYNCPT_0_INDX_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define G2SB_CTX5_INCR_SYNCPT_0_INDX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_INCR_SYNCPT_0_INDX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_INCR_SYNCPT_CNTRL_0
#define G2SB_CTX5_INCR_SYNCPT_CNTRL_0                   _MK_ADDR_CONST(0x2001)
#define G2SB_CTX5_INCR_SYNCPT_CNTRL_0_SECURE                    0x0
#define G2SB_CTX5_INCR_SYNCPT_CNTRL_0_WORD_COUNT                        0x1
#define G2SB_CTX5_INCR_SYNCPT_CNTRL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_INCR_SYNCPT_CNTRL_0_RESET_MASK                        _MK_MASK_CONST(0x101)
#define G2SB_CTX5_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_INCR_SYNCPT_CNTRL_0_READ_MASK                         _MK_MASK_CONST(0x101)
#define G2SB_CTX5_INCR_SYNCPT_CNTRL_0_WRITE_MASK                        _MK_MASK_CONST(0x101)
#define G2SB_CTX5_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SHIFT                        _MK_SHIFT_CONST(8)
#define G2SB_CTX5_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX5_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SHIFT)
#define G2SB_CTX5_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_RANGE                        8:8
#define G2SB_CTX5_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_WOFFSET                      0x0
#define G2SB_CTX5_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_CTX5_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX5_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX5_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX5_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SHIFT)
#define G2SB_CTX5_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_RANGE                      0:0
#define G2SB_CTX5_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_WOFFSET                    0x0
#define G2SB_CTX5_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define G2SB_CTX5_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_INCR_SYNCPT_ERROR_0
#define G2SB_CTX5_INCR_SYNCPT_ERROR_0                   _MK_ADDR_CONST(0x2002)
#define G2SB_CTX5_INCR_SYNCPT_ERROR_0_SECURE                    0x0
#define G2SB_CTX5_INCR_SYNCPT_ERROR_0_WORD_COUNT                        0x1
#define G2SB_CTX5_INCR_SYNCPT_ERROR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_INCR_SYNCPT_ERROR_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_INCR_SYNCPT_ERROR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_INCR_SYNCPT_ERROR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_INCR_SYNCPT_ERROR_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_INCR_SYNCPT_ERROR_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_INCR_SYNCPT_ERROR_0_COND_STATUS_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX5_INCR_SYNCPT_ERROR_0_COND_STATUS_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX5_INCR_SYNCPT_ERROR_0_COND_STATUS_SHIFT)
#define G2SB_CTX5_INCR_SYNCPT_ERROR_0_COND_STATUS_RANGE                 31:0
#define G2SB_CTX5_INCR_SYNCPT_ERROR_0_COND_STATUS_WOFFSET                       0x0
#define G2SB_CTX5_INCR_SYNCPT_ERROR_0_COND_STATUS_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_INCR_SYNCPT_ERROR_0_COND_STATUS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_INCR_SYNCPT_ERROR_0_COND_STATUS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_INCR_SYNCPT_ERROR_0_COND_STATUS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 8195 [0x2003]

// Reserved address 8196 [0x2004]

// Reserved address 8197 [0x2005]

// Reserved address 8198 [0x2006]

// Reserved address 8199 [0x2007]

// Register G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0
#define G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0                      _MK_ADDR_CONST(0x2008)
#define G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0_SECURE                       0x0
#define G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0_WORD_COUNT                   0x1
#define G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0_READ_MASK                    _MK_MASK_CONST(0x1f03ff)
#define G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0_WRITE_MASK                   _MK_MASK_CONST(0x1f0000)
#define G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_FIELD                     _MK_FIELD_CONST(0x3ff, G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_SHIFT)
#define G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_RANGE                     9:0
#define G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_WOFFSET                   0x0
#define G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_FIELD                   _MK_FIELD_CONST(0xf, G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_SHIFT)
#define G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_RANGE                   19:16
#define G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_WOFFSET                 0x0
#define G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_SHIFT                      _MK_SHIFT_CONST(20)
#define G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_SHIFT)
#define G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_RANGE                      20:20
#define G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_WOFFSET                    0x0
#define G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2TRIGGER_0
#define G2SB_CTX5_G2TRIGGER_0                   _MK_ADDR_CONST(0x2009)
#define G2SB_CTX5_G2TRIGGER_0_SECURE                    0x0
#define G2SB_CTX5_G2TRIGGER_0_WORD_COUNT                        0x1
#define G2SB_CTX5_G2TRIGGER_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TRIGGER_0_RESET_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX5_G2TRIGGER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TRIGGER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TRIGGER_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define G2SB_CTX5_G2TRIGGER_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX5_G2TRIGGER_0_TRIGGER_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2TRIGGER_0_TRIGGER_FIELD                     _MK_FIELD_CONST(0xffff, G2SB_CTX5_G2TRIGGER_0_TRIGGER_SHIFT)
#define G2SB_CTX5_G2TRIGGER_0_TRIGGER_RANGE                     15:0
#define G2SB_CTX5_G2TRIGGER_0_TRIGGER_WOFFSET                   0x0
#define G2SB_CTX5_G2TRIGGER_0_TRIGGER_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TRIGGER_0_TRIGGER_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define G2SB_CTX5_G2TRIGGER_0_TRIGGER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TRIGGER_0_TRIGGER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2TRIGGER1_0
#define G2SB_CTX5_G2TRIGGER1_0                  _MK_ADDR_CONST(0x200a)
#define G2SB_CTX5_G2TRIGGER1_0_SECURE                   0x0
#define G2SB_CTX5_G2TRIGGER1_0_WORD_COUNT                       0x1
#define G2SB_CTX5_G2TRIGGER1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TRIGGER1_0_RESET_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX5_G2TRIGGER1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TRIGGER1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TRIGGER1_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX5_G2TRIGGER1_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX5_G2TRIGGER1_0_TRIGGER1_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2TRIGGER1_0_TRIGGER1_FIELD                   _MK_FIELD_CONST(0xffff, G2SB_CTX5_G2TRIGGER1_0_TRIGGER1_SHIFT)
#define G2SB_CTX5_G2TRIGGER1_0_TRIGGER1_RANGE                   15:0
#define G2SB_CTX5_G2TRIGGER1_0_TRIGGER1_WOFFSET                 0x0
#define G2SB_CTX5_G2TRIGGER1_0_TRIGGER1_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TRIGGER1_0_TRIGGER1_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define G2SB_CTX5_G2TRIGGER1_0_TRIGGER1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TRIGGER1_0_TRIGGER1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2TRIGGER2_0
#define G2SB_CTX5_G2TRIGGER2_0                  _MK_ADDR_CONST(0x200b)
#define G2SB_CTX5_G2TRIGGER2_0_SECURE                   0x0
#define G2SB_CTX5_G2TRIGGER2_0_WORD_COUNT                       0x1
#define G2SB_CTX5_G2TRIGGER2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TRIGGER2_0_RESET_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX5_G2TRIGGER2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TRIGGER2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TRIGGER2_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX5_G2TRIGGER2_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX5_G2TRIGGER2_0_TRIGGER2_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2TRIGGER2_0_TRIGGER2_FIELD                   _MK_FIELD_CONST(0xffff, G2SB_CTX5_G2TRIGGER2_0_TRIGGER2_SHIFT)
#define G2SB_CTX5_G2TRIGGER2_0_TRIGGER2_RANGE                   15:0
#define G2SB_CTX5_G2TRIGGER2_0_TRIGGER2_WOFFSET                 0x0
#define G2SB_CTX5_G2TRIGGER2_0_TRIGGER2_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TRIGGER2_0_TRIGGER2_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define G2SB_CTX5_G2TRIGGER2_0_TRIGGER2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TRIGGER2_0_TRIGGER2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2CMDSEL_0
#define G2SB_CTX5_G2CMDSEL_0                    _MK_ADDR_CONST(0x200c)
#define G2SB_CTX5_G2CMDSEL_0_SECURE                     0x0
#define G2SB_CTX5_G2CMDSEL_0_WORD_COUNT                         0x1
#define G2SB_CTX5_G2CMDSEL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_RESET_MASK                         _MK_MASK_CONST(0x1100d7f1)
#define G2SB_CTX5_G2CMDSEL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_READ_MASK                  _MK_MASK_CONST(0x1fffd7f1)
#define G2SB_CTX5_G2CMDSEL_0_WRITE_MASK                         _MK_MASK_CONST(0x1fffd7f0)
#define G2SB_CTX5_G2CMDSEL_0_SBOR2D_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2CMDSEL_0_SBOR2D_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CMDSEL_0_SBOR2D_SHIFT)
#define G2SB_CTX5_G2CMDSEL_0_SBOR2D_RANGE                       0:0
#define G2SB_CTX5_G2CMDSEL_0_SBOR2D_WOFFSET                     0x0
#define G2SB_CTX5_G2CMDSEL_0_SBOR2D_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_SBOR2D_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CMDSEL_0_SBOR2D_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_SBOR2D_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_SBOR2D_G2                  _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CMDSEL_0_SBOR2D_SB                  _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2CMDSEL_0_CBENABLE_SHIFT                     _MK_SHIFT_CONST(4)
#define G2SB_CTX5_G2CMDSEL_0_CBENABLE_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CMDSEL_0_CBENABLE_SHIFT)
#define G2SB_CTX5_G2CMDSEL_0_CBENABLE_RANGE                     4:4
#define G2SB_CTX5_G2CMDSEL_0_CBENABLE_WOFFSET                   0x0
#define G2SB_CTX5_G2CMDSEL_0_CBENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_CBENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CMDSEL_0_CBENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_CBENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_CBENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CMDSEL_0_CBENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2CMDSEL_0_VITRIGGER_SHIFT                    _MK_SHIFT_CONST(5)
#define G2SB_CTX5_G2CMDSEL_0_VITRIGGER_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CMDSEL_0_VITRIGGER_SHIFT)
#define G2SB_CTX5_G2CMDSEL_0_VITRIGGER_RANGE                    5:5
#define G2SB_CTX5_G2CMDSEL_0_VITRIGGER_WOFFSET                  0x0
#define G2SB_CTX5_G2CMDSEL_0_VITRIGGER_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_VITRIGGER_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CMDSEL_0_VITRIGGER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_VITRIGGER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CMDSEL_0_HOSTTRIGGER_SHIFT                  _MK_SHIFT_CONST(6)
#define G2SB_CTX5_G2CMDSEL_0_HOSTTRIGGER_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CMDSEL_0_HOSTTRIGGER_SHIFT)
#define G2SB_CTX5_G2CMDSEL_0_HOSTTRIGGER_RANGE                  6:6
#define G2SB_CTX5_G2CMDSEL_0_HOSTTRIGGER_WOFFSET                        0x0
#define G2SB_CTX5_G2CMDSEL_0_HOSTTRIGGER_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_HOSTTRIGGER_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CMDSEL_0_HOSTTRIGGER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_HOSTTRIGGER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CMDSEL_0_CBSBDISABLE_SHIFT                  _MK_SHIFT_CONST(7)
#define G2SB_CTX5_G2CMDSEL_0_CBSBDISABLE_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CMDSEL_0_CBSBDISABLE_SHIFT)
#define G2SB_CTX5_G2CMDSEL_0_CBSBDISABLE_RANGE                  7:7
#define G2SB_CTX5_G2CMDSEL_0_CBSBDISABLE_WOFFSET                        0x0
#define G2SB_CTX5_G2CMDSEL_0_CBSBDISABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_CBSBDISABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CMDSEL_0_CBSBDISABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_CBSBDISABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CMDSEL_0_G2OUTPUT_SHIFT                     _MK_SHIFT_CONST(8)
#define G2SB_CTX5_G2CMDSEL_0_G2OUTPUT_FIELD                     _MK_FIELD_CONST(0x3, G2SB_CTX5_G2CMDSEL_0_G2OUTPUT_SHIFT)
#define G2SB_CTX5_G2CMDSEL_0_G2OUTPUT_RANGE                     9:8
#define G2SB_CTX5_G2CMDSEL_0_G2OUTPUT_WOFFSET                   0x0
#define G2SB_CTX5_G2CMDSEL_0_G2OUTPUT_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_G2OUTPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define G2SB_CTX5_G2CMDSEL_0_G2OUTPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_G2OUTPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_G2OUTPUT_MEMORY                    _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CMDSEL_0_G2OUTPUT_EPP                       _MK_ENUM_CONST(1)
#define G2SB_CTX5_G2CMDSEL_0_G2OUTPUT_RESERVED2                 _MK_ENUM_CONST(2)
#define G2SB_CTX5_G2CMDSEL_0_G2OUTPUT_RESERVED3                 _MK_ENUM_CONST(3)

#define G2SB_CTX5_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_SHIFT                       _MK_SHIFT_CONST(10)
#define G2SB_CTX5_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_SHIFT)
#define G2SB_CTX5_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_RANGE                       10:10
#define G2SB_CTX5_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_WOFFSET                     0x0
#define G2SB_CTX5_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2CMDSEL_0_LINK_WAIT_BUF_END_SHIFT                    _MK_SHIFT_CONST(12)
#define G2SB_CTX5_G2CMDSEL_0_LINK_WAIT_BUF_END_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CMDSEL_0_LINK_WAIT_BUF_END_SHIFT)
#define G2SB_CTX5_G2CMDSEL_0_LINK_WAIT_BUF_END_RANGE                    12:12
#define G2SB_CTX5_G2CMDSEL_0_LINK_WAIT_BUF_END_WOFFSET                  0x0
#define G2SB_CTX5_G2CMDSEL_0_LINK_WAIT_BUF_END_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_LINK_WAIT_BUF_END_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CMDSEL_0_LINK_WAIT_BUF_END_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_LINK_WAIT_BUF_END_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CMDSEL_0_FRAME_START_SHIFT                  _MK_SHIFT_CONST(14)
#define G2SB_CTX5_G2CMDSEL_0_FRAME_START_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CMDSEL_0_FRAME_START_SHIFT)
#define G2SB_CTX5_G2CMDSEL_0_FRAME_START_RANGE                  14:14
#define G2SB_CTX5_G2CMDSEL_0_FRAME_START_WOFFSET                        0x0
#define G2SB_CTX5_G2CMDSEL_0_FRAME_START_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_FRAME_START_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CMDSEL_0_FRAME_START_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_FRAME_START_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CMDSEL_0_FRAME_END_SHIFT                    _MK_SHIFT_CONST(15)
#define G2SB_CTX5_G2CMDSEL_0_FRAME_END_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CMDSEL_0_FRAME_END_SHIFT)
#define G2SB_CTX5_G2CMDSEL_0_FRAME_END_RANGE                    15:15
#define G2SB_CTX5_G2CMDSEL_0_FRAME_END_WOFFSET                  0x0
#define G2SB_CTX5_G2CMDSEL_0_FRAME_END_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_FRAME_END_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CMDSEL_0_FRAME_END_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_FRAME_END_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CMDSEL_0_BUFFER_INDEX_SHIFT                 _MK_SHIFT_CONST(16)
#define G2SB_CTX5_G2CMDSEL_0_BUFFER_INDEX_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX5_G2CMDSEL_0_BUFFER_INDEX_SHIFT)
#define G2SB_CTX5_G2CMDSEL_0_BUFFER_INDEX_RANGE                 23:16
#define G2SB_CTX5_G2CMDSEL_0_BUFFER_INDEX_WOFFSET                       0x0
#define G2SB_CTX5_G2CMDSEL_0_BUFFER_INDEX_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_BUFFER_INDEX_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_BUFFER_INDEX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_BUFFER_INDEX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CMDSEL_0_LINKEN_SHIFT                       _MK_SHIFT_CONST(24)
#define G2SB_CTX5_G2CMDSEL_0_LINKEN_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CMDSEL_0_LINKEN_SHIFT)
#define G2SB_CTX5_G2CMDSEL_0_LINKEN_RANGE                       24:24
#define G2SB_CTX5_G2CMDSEL_0_LINKEN_WOFFSET                     0x0
#define G2SB_CTX5_G2CMDSEL_0_LINKEN_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_LINKEN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CMDSEL_0_LINKEN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_LINKEN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CMDSEL_0_LINKVAL_SHIFT                      _MK_SHIFT_CONST(25)
#define G2SB_CTX5_G2CMDSEL_0_LINKVAL_FIELD                      _MK_FIELD_CONST(0x7, G2SB_CTX5_G2CMDSEL_0_LINKVAL_SHIFT)
#define G2SB_CTX5_G2CMDSEL_0_LINKVAL_RANGE                      27:25
#define G2SB_CTX5_G2CMDSEL_0_LINKVAL_WOFFSET                    0x0
#define G2SB_CTX5_G2CMDSEL_0_LINKVAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_LINKVAL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_LINKVAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_LINKVAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CMDSEL_0_PRIORITY_SHIFT                     _MK_SHIFT_CONST(28)
#define G2SB_CTX5_G2CMDSEL_0_PRIORITY_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CMDSEL_0_PRIORITY_SHIFT)
#define G2SB_CTX5_G2CMDSEL_0_PRIORITY_RANGE                     28:28
#define G2SB_CTX5_G2CMDSEL_0_PRIORITY_WOFFSET                   0x0
#define G2SB_CTX5_G2CMDSEL_0_PRIORITY_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_PRIORITY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CMDSEL_0_PRIORITY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_PRIORITY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMDSEL_0_PRIORITY_LOW                       _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CMDSEL_0_PRIORITY_HIGH                      _MK_ENUM_CONST(1)


// Register G2SB_CTX5_G2RAISE_0
#define G2SB_CTX5_G2RAISE_0                     _MK_ADDR_CONST(0x200d)
#define G2SB_CTX5_G2RAISE_0_SECURE                      0x0
#define G2SB_CTX5_G2RAISE_0_WORD_COUNT                  0x1
#define G2SB_CTX5_G2RAISE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2RAISE_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2RAISE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2RAISE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2RAISE_0_READ_MASK                   _MK_MASK_CONST(0xf001f)
#define G2SB_CTX5_G2RAISE_0_WRITE_MASK                  _MK_MASK_CONST(0xf001f)
#define G2SB_CTX5_G2RAISE_0_RAISE_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2RAISE_0_RAISE_FIELD                 _MK_FIELD_CONST(0x1f, G2SB_CTX5_G2RAISE_0_RAISE_SHIFT)
#define G2SB_CTX5_G2RAISE_0_RAISE_RANGE                 4:0
#define G2SB_CTX5_G2RAISE_0_RAISE_WOFFSET                       0x0
#define G2SB_CTX5_G2RAISE_0_RAISE_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2RAISE_0_RAISE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2RAISE_0_RAISE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2RAISE_0_RAISE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2RAISE_0_RAISECHANNEL_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_CTX5_G2RAISE_0_RAISECHANNEL_FIELD                  _MK_FIELD_CONST(0xf, G2SB_CTX5_G2RAISE_0_RAISECHANNEL_SHIFT)
#define G2SB_CTX5_G2RAISE_0_RAISECHANNEL_RANGE                  19:16
#define G2SB_CTX5_G2RAISE_0_RAISECHANNEL_WOFFSET                        0x0
#define G2SB_CTX5_G2RAISE_0_RAISECHANNEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2RAISE_0_RAISECHANNEL_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2RAISE_0_RAISECHANNEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2RAISE_0_RAISECHANNEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 8206 [0x200e]

// Register G2SB_CTX5_G2HOSTSET_0
#define G2SB_CTX5_G2HOSTSET_0                   _MK_ADDR_CONST(0x200f)
#define G2SB_CTX5_G2HOSTSET_0_SECURE                    0x0
#define G2SB_CTX5_G2HOSTSET_0_WORD_COUNT                        0x1
#define G2SB_CTX5_G2HOSTSET_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2HOSTSET_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define G2SB_CTX5_G2HOSTSET_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2HOSTSET_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2HOSTSET_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define G2SB_CTX5_G2HOSTSET_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define G2SB_CTX5_G2HOSTSET_0_HSTLNGAP_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2HOSTSET_0_HSTLNGAP_FIELD                    _MK_FIELD_CONST(0xf, G2SB_CTX5_G2HOSTSET_0_HSTLNGAP_SHIFT)
#define G2SB_CTX5_G2HOSTSET_0_HSTLNGAP_RANGE                    3:0
#define G2SB_CTX5_G2HOSTSET_0_HSTLNGAP_WOFFSET                  0x0
#define G2SB_CTX5_G2HOSTSET_0_HSTLNGAP_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2HOSTSET_0_HSTLNGAP_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define G2SB_CTX5_G2HOSTSET_0_HSTLNGAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2HOSTSET_0_HSTLNGAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2HOSTSET_0_HSTFPXL_SHIFT                     _MK_SHIFT_CONST(4)
#define G2SB_CTX5_G2HOSTSET_0_HSTFPXL_FIELD                     _MK_FIELD_CONST(0xf, G2SB_CTX5_G2HOSTSET_0_HSTFPXL_SHIFT)
#define G2SB_CTX5_G2HOSTSET_0_HSTFPXL_RANGE                     7:4
#define G2SB_CTX5_G2HOSTSET_0_HSTFPXL_WOFFSET                   0x0
#define G2SB_CTX5_G2HOSTSET_0_HSTFPXL_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2HOSTSET_0_HSTFPXL_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define G2SB_CTX5_G2HOSTSET_0_HSTFPXL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2HOSTSET_0_HSTFPXL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2HOSTFIFO_0
#define G2SB_CTX5_G2HOSTFIFO_0                  _MK_ADDR_CONST(0x2010)
#define G2SB_CTX5_G2HOSTFIFO_0_SECURE                   0x0
#define G2SB_CTX5_G2HOSTFIFO_0_WORD_COUNT                       0x1
#define G2SB_CTX5_G2HOSTFIFO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2HOSTFIFO_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2HOSTFIFO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2HOSTFIFO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2HOSTFIFO_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2HOSTFIFO_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2HOSTFIFO_0_HOSTFIFODATA_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2HOSTFIFO_0_HOSTFIFODATA_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX5_G2HOSTFIFO_0_HOSTFIFODATA_SHIFT)
#define G2SB_CTX5_G2HOSTFIFO_0_HOSTFIFODATA_RANGE                       31:0
#define G2SB_CTX5_G2HOSTFIFO_0_HOSTFIFODATA_WOFFSET                     0x0
#define G2SB_CTX5_G2HOSTFIFO_0_HOSTFIFODATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2HOSTFIFO_0_HOSTFIFODATA_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2HOSTFIFO_0_HOSTFIFODATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2HOSTFIFO_0_HOSTFIFODATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2VDDA_0
#define G2SB_CTX5_G2VDDA_0                      _MK_ADDR_CONST(0x2011)
#define G2SB_CTX5_G2VDDA_0_SECURE                       0x0
#define G2SB_CTX5_G2VDDA_0_WORD_COUNT                   0x1
#define G2SB_CTX5_G2VDDA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2VDDA_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2VDDA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2VDDA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2VDDA_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2VDDA_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2VDDA_0_VDSTEP_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2VDDA_0_VDSTEP_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX5_G2VDDA_0_VDSTEP_SHIFT)
#define G2SB_CTX5_G2VDDA_0_VDSTEP_RANGE                 31:0
#define G2SB_CTX5_G2VDDA_0_VDSTEP_WOFFSET                       0x0
#define G2SB_CTX5_G2VDDA_0_VDSTEP_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2VDDA_0_VDSTEP_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2VDDA_0_VDSTEP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2VDDA_0_VDSTEP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2VDDAINI_0
#define G2SB_CTX5_G2VDDAINI_0                   _MK_ADDR_CONST(0x2012)
#define G2SB_CTX5_G2VDDAINI_0_SECURE                    0x0
#define G2SB_CTX5_G2VDDAINI_0_WORD_COUNT                        0x1
#define G2SB_CTX5_G2VDDAINI_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2VDDAINI_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2VDDAINI_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2VDDAINI_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2VDDAINI_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define G2SB_CTX5_G2VDDAINI_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX5_G2VDDAINI_0_VDTINI_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2VDDAINI_0_VDTINI_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX5_G2VDDAINI_0_VDTINI_SHIFT)
#define G2SB_CTX5_G2VDDAINI_0_VDTINI_RANGE                      7:0
#define G2SB_CTX5_G2VDDAINI_0_VDTINI_WOFFSET                    0x0
#define G2SB_CTX5_G2VDDAINI_0_VDTINI_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2VDDAINI_0_VDTINI_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2VDDAINI_0_VDTINI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2VDDAINI_0_VDTINI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2VDDAINI_0_VDBINI_SHIFT                      _MK_SHIFT_CONST(8)
#define G2SB_CTX5_G2VDDAINI_0_VDBINI_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX5_G2VDDAINI_0_VDBINI_SHIFT)
#define G2SB_CTX5_G2VDDAINI_0_VDBINI_RANGE                      15:8
#define G2SB_CTX5_G2VDDAINI_0_VDBINI_WOFFSET                    0x0
#define G2SB_CTX5_G2VDDAINI_0_VDBINI_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2VDDAINI_0_VDBINI_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2VDDAINI_0_VDBINI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2VDDAINI_0_VDBINI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2HDDA_0
#define G2SB_CTX5_G2HDDA_0                      _MK_ADDR_CONST(0x2013)
#define G2SB_CTX5_G2HDDA_0_SECURE                       0x0
#define G2SB_CTX5_G2HDDA_0_WORD_COUNT                   0x1
#define G2SB_CTX5_G2HDDA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2HDDA_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2HDDA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2HDDA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2HDDA_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2HDDA_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2HDDA_0_HDSTEP_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2HDDA_0_HDSTEP_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX5_G2HDDA_0_HDSTEP_SHIFT)
#define G2SB_CTX5_G2HDDA_0_HDSTEP_RANGE                 31:0
#define G2SB_CTX5_G2HDDA_0_HDSTEP_WOFFSET                       0x0
#define G2SB_CTX5_G2HDDA_0_HDSTEP_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2HDDA_0_HDSTEP_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2HDDA_0_HDSTEP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2HDDA_0_HDSTEP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2HDDAINILS_0
#define G2SB_CTX5_G2HDDAINILS_0                 _MK_ADDR_CONST(0x2014)
#define G2SB_CTX5_G2HDDAINILS_0_SECURE                  0x0
#define G2SB_CTX5_G2HDDAINILS_0_WORD_COUNT                      0x1
#define G2SB_CTX5_G2HDDAINILS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2HDDAINILS_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2HDDAINILS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2HDDAINILS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2HDDAINILS_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define G2SB_CTX5_G2HDDAINILS_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
#define G2SB_CTX5_G2HDDAINILS_0_HDINI_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2HDDAINILS_0_HDINI_FIELD                     _MK_FIELD_CONST(0xff, G2SB_CTX5_G2HDDAINILS_0_HDINI_SHIFT)
#define G2SB_CTX5_G2HDDAINILS_0_HDINI_RANGE                     7:0
#define G2SB_CTX5_G2HDDAINILS_0_HDINI_WOFFSET                   0x0
#define G2SB_CTX5_G2HDDAINILS_0_HDINI_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2HDDAINILS_0_HDINI_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2HDDAINILS_0_HDINI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2HDDAINILS_0_HDINI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2CSCFIRST_0
#define G2SB_CTX5_G2CSCFIRST_0                  _MK_ADDR_CONST(0x2015)
#define G2SB_CTX5_G2CSCFIRST_0_SECURE                   0x0
#define G2SB_CTX5_G2CSCFIRST_0_WORD_COUNT                       0x1
#define G2SB_CTX5_G2CSCFIRST_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCFIRST_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCFIRST_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCFIRST_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCFIRST_0_READ_MASK                        _MK_MASK_CONST(0xff3ff3ff)
#define G2SB_CTX5_G2CSCFIRST_0_WRITE_MASK                       _MK_MASK_CONST(0xff3ff3ff)
#define G2SB_CTX5_G2CSCFIRST_0_CUB_SHIFT                        _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2CSCFIRST_0_CUB_FIELD                        _MK_FIELD_CONST(0x3ff, G2SB_CTX5_G2CSCFIRST_0_CUB_SHIFT)
#define G2SB_CTX5_G2CSCFIRST_0_CUB_RANGE                        9:0
#define G2SB_CTX5_G2CSCFIRST_0_CUB_WOFFSET                      0x0
#define G2SB_CTX5_G2CSCFIRST_0_CUB_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCFIRST_0_CUB_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCFIRST_0_CUB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCFIRST_0_CUB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CSCFIRST_0_CVR_SHIFT                        _MK_SHIFT_CONST(12)
#define G2SB_CTX5_G2CSCFIRST_0_CVR_FIELD                        _MK_FIELD_CONST(0x3ff, G2SB_CTX5_G2CSCFIRST_0_CVR_SHIFT)
#define G2SB_CTX5_G2CSCFIRST_0_CVR_RANGE                        21:12
#define G2SB_CTX5_G2CSCFIRST_0_CVR_WOFFSET                      0x0
#define G2SB_CTX5_G2CSCFIRST_0_CVR_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCFIRST_0_CVR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCFIRST_0_CVR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCFIRST_0_CVR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CSCFIRST_0_YOS_SHIFT                        _MK_SHIFT_CONST(24)
#define G2SB_CTX5_G2CSCFIRST_0_YOS_FIELD                        _MK_FIELD_CONST(0xff, G2SB_CTX5_G2CSCFIRST_0_YOS_SHIFT)
#define G2SB_CTX5_G2CSCFIRST_0_YOS_RANGE                        31:24
#define G2SB_CTX5_G2CSCFIRST_0_YOS_WOFFSET                      0x0
#define G2SB_CTX5_G2CSCFIRST_0_YOS_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCFIRST_0_YOS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCFIRST_0_YOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCFIRST_0_YOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2CSCSECOND_0
#define G2SB_CTX5_G2CSCSECOND_0                 _MK_ADDR_CONST(0x2016)
#define G2SB_CTX5_G2CSCSECOND_0_SECURE                  0x0
#define G2SB_CTX5_G2CSCSECOND_0_WORD_COUNT                      0x1
#define G2SB_CTX5_G2CSCSECOND_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCSECOND_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCSECOND_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCSECOND_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCSECOND_0_READ_MASK                       _MK_MASK_CONST(0xff3ff1ff)
#define G2SB_CTX5_G2CSCSECOND_0_WRITE_MASK                      _MK_MASK_CONST(0xff3ff1ff)
#define G2SB_CTX5_G2CSCSECOND_0_CUG_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2CSCSECOND_0_CUG_FIELD                       _MK_FIELD_CONST(0x1ff, G2SB_CTX5_G2CSCSECOND_0_CUG_SHIFT)
#define G2SB_CTX5_G2CSCSECOND_0_CUG_RANGE                       8:0
#define G2SB_CTX5_G2CSCSECOND_0_CUG_WOFFSET                     0x0
#define G2SB_CTX5_G2CSCSECOND_0_CUG_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCSECOND_0_CUG_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCSECOND_0_CUG_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCSECOND_0_CUG_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CSCSECOND_0_CUR_SHIFT                       _MK_SHIFT_CONST(12)
#define G2SB_CTX5_G2CSCSECOND_0_CUR_FIELD                       _MK_FIELD_CONST(0x3ff, G2SB_CTX5_G2CSCSECOND_0_CUR_SHIFT)
#define G2SB_CTX5_G2CSCSECOND_0_CUR_RANGE                       21:12
#define G2SB_CTX5_G2CSCSECOND_0_CUR_WOFFSET                     0x0
#define G2SB_CTX5_G2CSCSECOND_0_CUR_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCSECOND_0_CUR_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCSECOND_0_CUR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCSECOND_0_CUR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CSCSECOND_0_CYX_SHIFT                       _MK_SHIFT_CONST(24)
#define G2SB_CTX5_G2CSCSECOND_0_CYX_FIELD                       _MK_FIELD_CONST(0xff, G2SB_CTX5_G2CSCSECOND_0_CYX_SHIFT)
#define G2SB_CTX5_G2CSCSECOND_0_CYX_RANGE                       31:24
#define G2SB_CTX5_G2CSCSECOND_0_CYX_WOFFSET                     0x0
#define G2SB_CTX5_G2CSCSECOND_0_CYX_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCSECOND_0_CYX_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCSECOND_0_CYX_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCSECOND_0_CYX_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2CSCTHIRD_0
#define G2SB_CTX5_G2CSCTHIRD_0                  _MK_ADDR_CONST(0x2017)
#define G2SB_CTX5_G2CSCTHIRD_0_SECURE                   0x0
#define G2SB_CTX5_G2CSCTHIRD_0_WORD_COUNT                       0x1
#define G2SB_CTX5_G2CSCTHIRD_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCTHIRD_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCTHIRD_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCTHIRD_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCTHIRD_0_READ_MASK                        _MK_MASK_CONST(0x3ff01ff)
#define G2SB_CTX5_G2CSCTHIRD_0_WRITE_MASK                       _MK_MASK_CONST(0x3ff01ff)
#define G2SB_CTX5_G2CSCTHIRD_0_CVG_SHIFT                        _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2CSCTHIRD_0_CVG_FIELD                        _MK_FIELD_CONST(0x1ff, G2SB_CTX5_G2CSCTHIRD_0_CVG_SHIFT)
#define G2SB_CTX5_G2CSCTHIRD_0_CVG_RANGE                        8:0
#define G2SB_CTX5_G2CSCTHIRD_0_CVG_WOFFSET                      0x0
#define G2SB_CTX5_G2CSCTHIRD_0_CVG_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCTHIRD_0_CVG_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCTHIRD_0_CVG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCTHIRD_0_CVG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CSCTHIRD_0_CVB_SHIFT                        _MK_SHIFT_CONST(16)
#define G2SB_CTX5_G2CSCTHIRD_0_CVB_FIELD                        _MK_FIELD_CONST(0x3ff, G2SB_CTX5_G2CSCTHIRD_0_CVB_SHIFT)
#define G2SB_CTX5_G2CSCTHIRD_0_CVB_RANGE                        25:16
#define G2SB_CTX5_G2CSCTHIRD_0_CVB_WOFFSET                      0x0
#define G2SB_CTX5_G2CSCTHIRD_0_CVB_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCTHIRD_0_CVB_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCTHIRD_0_CVB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCTHIRD_0_CVB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2CMKEYL_0
#define G2SB_CTX5_G2CMKEYL_0                    _MK_ADDR_CONST(0x2018)
#define G2SB_CTX5_G2CMKEYL_0_SECURE                     0x0
#define G2SB_CTX5_G2CMKEYL_0_WORD_COUNT                         0x1
#define G2SB_CTX5_G2CMKEYL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMKEYL_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMKEYL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMKEYL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMKEYL_0_READ_MASK                  _MK_MASK_CONST(0xffffff)
#define G2SB_CTX5_G2CMKEYL_0_WRITE_MASK                         _MK_MASK_CONST(0xffffff)
#define G2SB_CTX5_G2CMKEYL_0_CKBL_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2CMKEYL_0_CKBL_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX5_G2CMKEYL_0_CKBL_SHIFT)
#define G2SB_CTX5_G2CMKEYL_0_CKBL_RANGE                 7:0
#define G2SB_CTX5_G2CMKEYL_0_CKBL_WOFFSET                       0x0
#define G2SB_CTX5_G2CMKEYL_0_CKBL_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMKEYL_0_CKBL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMKEYL_0_CKBL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMKEYL_0_CKBL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CMKEYL_0_CKGL_SHIFT                 _MK_SHIFT_CONST(8)
#define G2SB_CTX5_G2CMKEYL_0_CKGL_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX5_G2CMKEYL_0_CKGL_SHIFT)
#define G2SB_CTX5_G2CMKEYL_0_CKGL_RANGE                 15:8
#define G2SB_CTX5_G2CMKEYL_0_CKGL_WOFFSET                       0x0
#define G2SB_CTX5_G2CMKEYL_0_CKGL_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMKEYL_0_CKGL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMKEYL_0_CKGL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMKEYL_0_CKGL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CMKEYL_0_CKRL_SHIFT                 _MK_SHIFT_CONST(16)
#define G2SB_CTX5_G2CMKEYL_0_CKRL_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX5_G2CMKEYL_0_CKRL_SHIFT)
#define G2SB_CTX5_G2CMKEYL_0_CKRL_RANGE                 23:16
#define G2SB_CTX5_G2CMKEYL_0_CKRL_WOFFSET                       0x0
#define G2SB_CTX5_G2CMKEYL_0_CKRL_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMKEYL_0_CKRL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMKEYL_0_CKRL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMKEYL_0_CKRL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2CMKEYU_0
#define G2SB_CTX5_G2CMKEYU_0                    _MK_ADDR_CONST(0x2019)
#define G2SB_CTX5_G2CMKEYU_0_SECURE                     0x0
#define G2SB_CTX5_G2CMKEYU_0_WORD_COUNT                         0x1
#define G2SB_CTX5_G2CMKEYU_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMKEYU_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMKEYU_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMKEYU_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMKEYU_0_READ_MASK                  _MK_MASK_CONST(0xffffff)
#define G2SB_CTX5_G2CMKEYU_0_WRITE_MASK                         _MK_MASK_CONST(0xffffff)
#define G2SB_CTX5_G2CMKEYU_0_CKBU_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2CMKEYU_0_CKBU_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX5_G2CMKEYU_0_CKBU_SHIFT)
#define G2SB_CTX5_G2CMKEYU_0_CKBU_RANGE                 7:0
#define G2SB_CTX5_G2CMKEYU_0_CKBU_WOFFSET                       0x0
#define G2SB_CTX5_G2CMKEYU_0_CKBU_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMKEYU_0_CKBU_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMKEYU_0_CKBU_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMKEYU_0_CKBU_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CMKEYU_0_CKGU_SHIFT                 _MK_SHIFT_CONST(8)
#define G2SB_CTX5_G2CMKEYU_0_CKGU_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX5_G2CMKEYU_0_CKGU_SHIFT)
#define G2SB_CTX5_G2CMKEYU_0_CKGU_RANGE                 15:8
#define G2SB_CTX5_G2CMKEYU_0_CKGU_WOFFSET                       0x0
#define G2SB_CTX5_G2CMKEYU_0_CKGU_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMKEYU_0_CKGU_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMKEYU_0_CKGU_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMKEYU_0_CKGU_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CMKEYU_0_CKRU_SHIFT                 _MK_SHIFT_CONST(16)
#define G2SB_CTX5_G2CMKEYU_0_CKRU_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX5_G2CMKEYU_0_CKRU_SHIFT)
#define G2SB_CTX5_G2CMKEYU_0_CKRU_RANGE                 23:16
#define G2SB_CTX5_G2CMKEYU_0_CKRU_WOFFSET                       0x0
#define G2SB_CTX5_G2CMKEYU_0_CKRU_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMKEYU_0_CKRU_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMKEYU_0_CKRU_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CMKEYU_0_CKRU_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2UBA_A_0
#define G2SB_CTX5_G2UBA_A_0                     _MK_ADDR_CONST(0x201a)
#define G2SB_CTX5_G2UBA_A_0_SECURE                      0x0
#define G2SB_CTX5_G2UBA_A_0_WORD_COUNT                  0x1
#define G2SB_CTX5_G2UBA_A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2UBA_A_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2UBA_A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2UBA_A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2UBA_A_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2UBA_A_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2UBA_A_0_SU1SA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2UBA_A_0_SU1SA_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX5_G2UBA_A_0_SU1SA_SHIFT)
#define G2SB_CTX5_G2UBA_A_0_SU1SA_RANGE                 31:0
#define G2SB_CTX5_G2UBA_A_0_SU1SA_WOFFSET                       0x0
#define G2SB_CTX5_G2UBA_A_0_SU1SA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2UBA_A_0_SU1SA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2UBA_A_0_SU1SA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2UBA_A_0_SU1SA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2VBA_A_0
#define G2SB_CTX5_G2VBA_A_0                     _MK_ADDR_CONST(0x201b)
#define G2SB_CTX5_G2VBA_A_0_SECURE                      0x0
#define G2SB_CTX5_G2VBA_A_0_WORD_COUNT                  0x1
#define G2SB_CTX5_G2VBA_A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2VBA_A_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2VBA_A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2VBA_A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2VBA_A_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2VBA_A_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2VBA_A_0_SV1SA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2VBA_A_0_SV1SA_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX5_G2VBA_A_0_SV1SA_SHIFT)
#define G2SB_CTX5_G2VBA_A_0_SV1SA_RANGE                 31:0
#define G2SB_CTX5_G2VBA_A_0_SV1SA_WOFFSET                       0x0
#define G2SB_CTX5_G2VBA_A_0_SV1SA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2VBA_A_0_SV1SA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2VBA_A_0_SV1SA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2VBA_A_0_SV1SA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2SBFORMAT_0
#define G2SB_CTX5_G2SBFORMAT_0                  _MK_ADDR_CONST(0x201c)
#define G2SB_CTX5_G2SBFORMAT_0_SECURE                   0x0
#define G2SB_CTX5_G2SBFORMAT_0_WORD_COUNT                       0x1
#define G2SB_CTX5_G2SBFORMAT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SBFORMAT_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SBFORMAT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SBFORMAT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SBFORMAT_0_READ_MASK                        _MK_MASK_CONST(0xffffdf1f)
#define G2SB_CTX5_G2SBFORMAT_0_WRITE_MASK                       _MK_MASK_CONST(0xffffdf1f)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_FIELD                      _MK_FIELD_CONST(0x1f, G2SB_CTX5_G2SBFORMAT_0_SIFMT_SHIFT)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_RANGE                      4:0
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_WOFFSET                    0x0
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_U8Y8V8Y8_OB                        _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_Y8U8Y8V8_OB                        _MK_ENUM_CONST(1)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_Y8V8Y8U8_OB                        _MK_ENUM_CONST(2)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_V8Y8U8Y8_OB                        _MK_ENUM_CONST(3)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_U8Y8V8Y8_TC                        _MK_ENUM_CONST(4)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_Y8U8Y8V8_TC                        _MK_ENUM_CONST(5)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_Y8V8Y8U8_TC                        _MK_ENUM_CONST(6)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_V8Y8U8Y8_TC                        _MK_ENUM_CONST(7)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_B5G6R5                     _MK_ENUM_CONST(8)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_RESERVED9                  _MK_ENUM_CONST(9)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_RESERVED10                 _MK_ENUM_CONST(10)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_RESERVED11                 _MK_ENUM_CONST(11)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_B5G6R5BS                   _MK_ENUM_CONST(12)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_RESERVED13                 _MK_ENUM_CONST(13)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_R8G8B8A8                   _MK_ENUM_CONST(14)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_B8G8R8A8                   _MK_ENUM_CONST(15)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_RESERVED16                 _MK_ENUM_CONST(16)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_RESERVED17                 _MK_ENUM_CONST(17)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_RESERVED18                 _MK_ENUM_CONST(18)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_RESERVED19                 _MK_ENUM_CONST(19)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_RESERVED20                 _MK_ENUM_CONST(20)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_RESERVED21                 _MK_ENUM_CONST(21)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_RESERVED22                 _MK_ENUM_CONST(22)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_RESERVED23                 _MK_ENUM_CONST(23)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_RESERVED24                 _MK_ENUM_CONST(24)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_RESERVED25                 _MK_ENUM_CONST(25)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_RESERVED26                 _MK_ENUM_CONST(26)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_RESERVED27                 _MK_ENUM_CONST(27)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_RESERVED28                 _MK_ENUM_CONST(28)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_RESERVED29                 _MK_ENUM_CONST(29)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_RESERVED30                 _MK_ENUM_CONST(30)
#define G2SB_CTX5_G2SBFORMAT_0_SIFMT_RESERVED31                 _MK_ENUM_CONST(31)

#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_SHIFT                      _MK_SHIFT_CONST(8)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_FIELD                      _MK_FIELD_CONST(0x1f, G2SB_CTX5_G2SBFORMAT_0_DIFMT_SHIFT)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_RANGE                      12:8
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_WOFFSET                    0x0
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_U8Y8V8Y8_OB                        _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_Y8U8Y8V8_OB                        _MK_ENUM_CONST(1)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_Y8V8Y8U8_OB                        _MK_ENUM_CONST(2)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_V8Y8U8Y8_OB                        _MK_ENUM_CONST(3)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_U8Y8V8Y8_TC                        _MK_ENUM_CONST(4)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_Y8U8Y8V8_TC                        _MK_ENUM_CONST(5)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_Y8V8Y8U8_TC                        _MK_ENUM_CONST(6)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_V8Y8U8Y8_TC                        _MK_ENUM_CONST(7)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_B5G6R5                     _MK_ENUM_CONST(8)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_RESERVED9                  _MK_ENUM_CONST(9)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_RESERVED10                 _MK_ENUM_CONST(10)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_RESERVED11                 _MK_ENUM_CONST(11)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_B5G6R5BS                   _MK_ENUM_CONST(12)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_RESERVED13                 _MK_ENUM_CONST(13)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_R8G8B8A8                   _MK_ENUM_CONST(14)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_B8G8R8A8                   _MK_ENUM_CONST(15)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_RESERVED16                 _MK_ENUM_CONST(16)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_RESERVED17                 _MK_ENUM_CONST(17)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_RESERVED18                 _MK_ENUM_CONST(18)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_RESERVED19                 _MK_ENUM_CONST(19)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_RESERVED20                 _MK_ENUM_CONST(20)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_RESERVED21                 _MK_ENUM_CONST(21)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_RESERVED22                 _MK_ENUM_CONST(22)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_RESERVED23                 _MK_ENUM_CONST(23)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_RESERVED24                 _MK_ENUM_CONST(24)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_RESERVED25                 _MK_ENUM_CONST(25)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_RESERVED26                 _MK_ENUM_CONST(26)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_RESERVED27                 _MK_ENUM_CONST(27)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_RESERVED28                 _MK_ENUM_CONST(28)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_RESERVED29                 _MK_ENUM_CONST(29)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_RESERVED30                 _MK_ENUM_CONST(30)
#define G2SB_CTX5_G2SBFORMAT_0_DIFMT_RESERVED31                 _MK_ENUM_CONST(31)

#define G2SB_CTX5_G2SBFORMAT_0_RAISEBUFFEREN_SHIFT                      _MK_SHIFT_CONST(14)
#define G2SB_CTX5_G2SBFORMAT_0_RAISEBUFFEREN_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX5_G2SBFORMAT_0_RAISEBUFFEREN_SHIFT)
#define G2SB_CTX5_G2SBFORMAT_0_RAISEBUFFEREN_RANGE                      14:14
#define G2SB_CTX5_G2SBFORMAT_0_RAISEBUFFEREN_WOFFSET                    0x0
#define G2SB_CTX5_G2SBFORMAT_0_RAISEBUFFEREN_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SBFORMAT_0_RAISEBUFFEREN_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SBFORMAT_0_RAISEBUFFEREN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SBFORMAT_0_RAISEBUFFEREN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SBFORMAT_0_RAISEBUFFEREN_DISABLE                    _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2SBFORMAT_0_RAISEBUFFEREN_ENABLE                     _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2SBFORMAT_0_RAISEFRAMEEN_SHIFT                       _MK_SHIFT_CONST(15)
#define G2SB_CTX5_G2SBFORMAT_0_RAISEFRAMEEN_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX5_G2SBFORMAT_0_RAISEFRAMEEN_SHIFT)
#define G2SB_CTX5_G2SBFORMAT_0_RAISEFRAMEEN_RANGE                       15:15
#define G2SB_CTX5_G2SBFORMAT_0_RAISEFRAMEEN_WOFFSET                     0x0
#define G2SB_CTX5_G2SBFORMAT_0_RAISEFRAMEEN_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SBFORMAT_0_RAISEFRAMEEN_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SBFORMAT_0_RAISEFRAMEEN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SBFORMAT_0_RAISEFRAMEEN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SBFORMAT_0_RAISEFRAMEEN_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2SBFORMAT_0_RAISEFRAMEEN_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2SBFORMAT_0_RAISEBUFFERVALUE_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX5_G2SBFORMAT_0_RAISEBUFFERVALUE_FIELD                   _MK_FIELD_CONST(0xff, G2SB_CTX5_G2SBFORMAT_0_RAISEBUFFERVALUE_SHIFT)
#define G2SB_CTX5_G2SBFORMAT_0_RAISEBUFFERVALUE_RANGE                   23:16
#define G2SB_CTX5_G2SBFORMAT_0_RAISEBUFFERVALUE_WOFFSET                 0x0
#define G2SB_CTX5_G2SBFORMAT_0_RAISEBUFFERVALUE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SBFORMAT_0_RAISEBUFFERVALUE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SBFORMAT_0_RAISEBUFFERVALUE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SBFORMAT_0_RAISEBUFFERVALUE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2SBFORMAT_0_RAISEFRAMEVALUE_SHIFT                    _MK_SHIFT_CONST(24)
#define G2SB_CTX5_G2SBFORMAT_0_RAISEFRAMEVALUE_FIELD                    _MK_FIELD_CONST(0xff, G2SB_CTX5_G2SBFORMAT_0_RAISEFRAMEVALUE_SHIFT)
#define G2SB_CTX5_G2SBFORMAT_0_RAISEFRAMEVALUE_RANGE                    31:24
#define G2SB_CTX5_G2SBFORMAT_0_RAISEFRAMEVALUE_WOFFSET                  0x0
#define G2SB_CTX5_G2SBFORMAT_0_RAISEFRAMEVALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SBFORMAT_0_RAISEFRAMEVALUE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SBFORMAT_0_RAISEFRAMEVALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SBFORMAT_0_RAISEFRAMEVALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2CONTROLSB_0
#define G2SB_CTX5_G2CONTROLSB_0                 _MK_ADDR_CONST(0x201d)
#define G2SB_CTX5_G2CONTROLSB_0_SECURE                  0x0
#define G2SB_CTX5_G2CONTROLSB_0_WORD_COUNT                      0x1
#define G2SB_CTX5_G2CONTROLSB_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_RESET_MASK                      _MK_MASK_CONST(0xdfffa4f8)
#define G2SB_CTX5_G2CONTROLSB_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_READ_MASK                       _MK_MASK_CONST(0xdfffa7f8)
#define G2SB_CTX5_G2CONTROLSB_0_WRITE_MASK                      _MK_MASK_CONST(0xdfffa7f8)
#define G2SB_CTX5_G2CONTROLSB_0_YUV422ROTATION_SHIFT                    _MK_SHIFT_CONST(3)
#define G2SB_CTX5_G2CONTROLSB_0_YUV422ROTATION_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLSB_0_YUV422ROTATION_SHIFT)
#define G2SB_CTX5_G2CONTROLSB_0_YUV422ROTATION_RANGE                    3:3
#define G2SB_CTX5_G2CONTROLSB_0_YUV422ROTATION_WOFFSET                  0x0
#define G2SB_CTX5_G2CONTROLSB_0_YUV422ROTATION_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_YUV422ROTATION_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLSB_0_YUV422ROTATION_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_YUV422ROTATION_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CONTROLSB_0_YUV422PLANAR_SHIFT                      _MK_SHIFT_CONST(4)
#define G2SB_CTX5_G2CONTROLSB_0_YUV422PLANAR_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLSB_0_YUV422PLANAR_SHIFT)
#define G2SB_CTX5_G2CONTROLSB_0_YUV422PLANAR_RANGE                      4:4
#define G2SB_CTX5_G2CONTROLSB_0_YUV422PLANAR_WOFFSET                    0x0
#define G2SB_CTX5_G2CONTROLSB_0_YUV422PLANAR_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_YUV422PLANAR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLSB_0_YUV422PLANAR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_YUV422PLANAR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CONTROLSB_0_IMODE_SHIFT                     _MK_SHIFT_CONST(5)
#define G2SB_CTX5_G2CONTROLSB_0_IMODE_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLSB_0_IMODE_SHIFT)
#define G2SB_CTX5_G2CONTROLSB_0_IMODE_RANGE                     5:5
#define G2SB_CTX5_G2CONTROLSB_0_IMODE_WOFFSET                   0x0
#define G2SB_CTX5_G2CONTROLSB_0_IMODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_IMODE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLSB_0_IMODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_IMODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_IMODE_MULTIPLEX                 _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLSB_0_IMODE_PLANAR                    _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2CONTROLSB_0_ENAVF_SHIFT                     _MK_SHIFT_CONST(6)
#define G2SB_CTX5_G2CONTROLSB_0_ENAVF_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLSB_0_ENAVF_SHIFT)
#define G2SB_CTX5_G2CONTROLSB_0_ENAVF_RANGE                     6:6
#define G2SB_CTX5_G2CONTROLSB_0_ENAVF_WOFFSET                   0x0
#define G2SB_CTX5_G2CONTROLSB_0_ENAVF_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_ENAVF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLSB_0_ENAVF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_ENAVF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_ENAVF_DISABLE                   _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLSB_0_ENAVF_ENABLE                    _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2CONTROLSB_0_ENAHF_SHIFT                     _MK_SHIFT_CONST(7)
#define G2SB_CTX5_G2CONTROLSB_0_ENAHF_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLSB_0_ENAHF_SHIFT)
#define G2SB_CTX5_G2CONTROLSB_0_ENAHF_RANGE                     7:7
#define G2SB_CTX5_G2CONTROLSB_0_ENAHF_WOFFSET                   0x0
#define G2SB_CTX5_G2CONTROLSB_0_ENAHF_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_ENAHF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLSB_0_ENAHF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_ENAHF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_ENAHF_DISABLE                   _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLSB_0_ENAHF_ENABLE                    _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2CONTROLSB_0_UVST_SHIFT                      _MK_SHIFT_CONST(8)
#define G2SB_CTX5_G2CONTROLSB_0_UVST_FIELD                      _MK_FIELD_CONST(0x3, G2SB_CTX5_G2CONTROLSB_0_UVST_SHIFT)
#define G2SB_CTX5_G2CONTROLSB_0_UVST_RANGE                      9:8
#define G2SB_CTX5_G2CONTROLSB_0_UVST_WOFFSET                    0x0
#define G2SB_CTX5_G2CONTROLSB_0_UVST_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_UVST_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_UVST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_UVST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_UVST_UVS2X                      _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLSB_0_UVST_UVS1X                      _MK_ENUM_CONST(1)
#define G2SB_CTX5_G2CONTROLSB_0_UVST_UVS4X                      _MK_ENUM_CONST(2)
#define G2SB_CTX5_G2CONTROLSB_0_UVST_UVS_G2UVSTRIDE                     _MK_ENUM_CONST(3)

#define G2SB_CTX5_G2CONTROLSB_0_SL_SHIFT                        _MK_SHIFT_CONST(10)
#define G2SB_CTX5_G2CONTROLSB_0_SL_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLSB_0_SL_SHIFT)
#define G2SB_CTX5_G2CONTROLSB_0_SL_RANGE                        10:10
#define G2SB_CTX5_G2CONTROLSB_0_SL_WOFFSET                      0x0
#define G2SB_CTX5_G2CONTROLSB_0_SL_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_SL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLSB_0_SL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_SL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_SL_COMMON_PAIR                  _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLSB_0_SL_DIFFERENT_PAIR                       _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2CONTROLSB_0_SISEL_SHIFT                     _MK_SHIFT_CONST(13)
#define G2SB_CTX5_G2CONTROLSB_0_SISEL_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLSB_0_SISEL_SHIFT)
#define G2SB_CTX5_G2CONTROLSB_0_SISEL_RANGE                     13:13
#define G2SB_CTX5_G2CONTROLSB_0_SISEL_WOFFSET                   0x0
#define G2SB_CTX5_G2CONTROLSB_0_SISEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_SISEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLSB_0_SISEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_SISEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_SISEL_IMAGE_BUFFER                      _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLSB_0_SISEL_HOST                      _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2CONTROLSB_0_SBLTSRC_SHIFT                   _MK_SHIFT_CONST(15)
#define G2SB_CTX5_G2CONTROLSB_0_SBLTSRC_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLSB_0_SBLTSRC_SHIFT)
#define G2SB_CTX5_G2CONTROLSB_0_SBLTSRC_RANGE                   15:15
#define G2SB_CTX5_G2CONTROLSB_0_SBLTSRC_WOFFSET                 0x0
#define G2SB_CTX5_G2CONTROLSB_0_SBLTSRC_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_SBLTSRC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLSB_0_SBLTSRC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_SBLTSRC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_SBLTSRC_CPU                     _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLSB_0_SBLTSRC_VIP                     _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2CONTROLSB_0_VFTYPE_SHIFT                    _MK_SHIFT_CONST(16)
#define G2SB_CTX5_G2CONTROLSB_0_VFTYPE_FIELD                    _MK_FIELD_CONST(0x3, G2SB_CTX5_G2CONTROLSB_0_VFTYPE_SHIFT)
#define G2SB_CTX5_G2CONTROLSB_0_VFTYPE_RANGE                    17:16
#define G2SB_CTX5_G2CONTROLSB_0_VFTYPE_WOFFSET                  0x0
#define G2SB_CTX5_G2CONTROLSB_0_VFTYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_VFTYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_CTX5_G2CONTROLSB_0_VFTYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_VFTYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_VFTYPE_INTERP                   _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLSB_0_VFTYPE_AVG25_INTERP75                   _MK_ENUM_CONST(1)
#define G2SB_CTX5_G2CONTROLSB_0_VFTYPE_AVG50_INTERP50                   _MK_ENUM_CONST(2)
#define G2SB_CTX5_G2CONTROLSB_0_VFTYPE_AVG                      _MK_ENUM_CONST(3)

#define G2SB_CTX5_G2CONTROLSB_0_VFEN_SHIFT                      _MK_SHIFT_CONST(18)
#define G2SB_CTX5_G2CONTROLSB_0_VFEN_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLSB_0_VFEN_SHIFT)
#define G2SB_CTX5_G2CONTROLSB_0_VFEN_RANGE                      18:18
#define G2SB_CTX5_G2CONTROLSB_0_VFEN_WOFFSET                    0x0
#define G2SB_CTX5_G2CONTROLSB_0_VFEN_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_VFEN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLSB_0_VFEN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_VFEN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_VFEN_DISABLE                    _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLSB_0_VFEN_ENABLE                     _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2CONTROLSB_0_DISCSC_SHIFT                    _MK_SHIFT_CONST(19)
#define G2SB_CTX5_G2CONTROLSB_0_DISCSC_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLSB_0_DISCSC_SHIFT)
#define G2SB_CTX5_G2CONTROLSB_0_DISCSC_RANGE                    19:19
#define G2SB_CTX5_G2CONTROLSB_0_DISCSC_WOFFSET                  0x0
#define G2SB_CTX5_G2CONTROLSB_0_DISCSC_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_DISCSC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLSB_0_DISCSC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_DISCSC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_DISCSC_ENABLE                   _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLSB_0_DISCSC_DISABLE                  _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2CONTROLSB_0_HFTYPE_SHIFT                    _MK_SHIFT_CONST(20)
#define G2SB_CTX5_G2CONTROLSB_0_HFTYPE_FIELD                    _MK_FIELD_CONST(0x7, G2SB_CTX5_G2CONTROLSB_0_HFTYPE_SHIFT)
#define G2SB_CTX5_G2CONTROLSB_0_HFTYPE_RANGE                    22:20
#define G2SB_CTX5_G2CONTROLSB_0_HFTYPE_WOFFSET                  0x0
#define G2SB_CTX5_G2CONTROLSB_0_HFTYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_HFTYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define G2SB_CTX5_G2CONTROLSB_0_HFTYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_HFTYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_HFTYPE_INTERP                   _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLSB_0_HFTYPE_LPF1                     _MK_ENUM_CONST(1)
#define G2SB_CTX5_G2CONTROLSB_0_HFTYPE_LPF2                     _MK_ENUM_CONST(2)
#define G2SB_CTX5_G2CONTROLSB_0_HFTYPE_LPF3                     _MK_ENUM_CONST(3)
#define G2SB_CTX5_G2CONTROLSB_0_HFTYPE_LPF4                     _MK_ENUM_CONST(4)
#define G2SB_CTX5_G2CONTROLSB_0_HFTYPE_LPF5                     _MK_ENUM_CONST(5)
#define G2SB_CTX5_G2CONTROLSB_0_HFTYPE_LPF6                     _MK_ENUM_CONST(6)
#define G2SB_CTX5_G2CONTROLSB_0_HFTYPE_DISABLE                  _MK_ENUM_CONST(7)

#define G2SB_CTX5_G2CONTROLSB_0_RANGEREDFRM_SHIFT                       _MK_SHIFT_CONST(23)
#define G2SB_CTX5_G2CONTROLSB_0_RANGEREDFRM_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLSB_0_RANGEREDFRM_SHIFT)
#define G2SB_CTX5_G2CONTROLSB_0_RANGEREDFRM_RANGE                       23:23
#define G2SB_CTX5_G2CONTROLSB_0_RANGEREDFRM_WOFFSET                     0x0
#define G2SB_CTX5_G2CONTROLSB_0_RANGEREDFRM_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_RANGEREDFRM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLSB_0_RANGEREDFRM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_RANGEREDFRM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_RANGEREDFRM_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLSB_0_RANGEREDFRM_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2CONTROLSB_0_SITYPE_SHIFT                    _MK_SHIFT_CONST(24)
#define G2SB_CTX5_G2CONTROLSB_0_SITYPE_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLSB_0_SITYPE_SHIFT)
#define G2SB_CTX5_G2CONTROLSB_0_SITYPE_RANGE                    24:24
#define G2SB_CTX5_G2CONTROLSB_0_SITYPE_WOFFSET                  0x0
#define G2SB_CTX5_G2CONTROLSB_0_SITYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_SITYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLSB_0_SITYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_SITYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_SITYPE_TOP_FIELD                        _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLSB_0_SITYPE_BOTTOM_FIELD                     _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2CONTROLSB_0_SBSEL_SHIFT                     _MK_SHIFT_CONST(25)
#define G2SB_CTX5_G2CONTROLSB_0_SBSEL_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLSB_0_SBSEL_SHIFT)
#define G2SB_CTX5_G2CONTROLSB_0_SBSEL_RANGE                     25:25
#define G2SB_CTX5_G2CONTROLSB_0_SBSEL_WOFFSET                   0x0
#define G2SB_CTX5_G2CONTROLSB_0_SBSEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_SBSEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLSB_0_SBSEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_SBSEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_SBSEL_SRC_A                     _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLSB_0_SBSEL_SRC_B                     _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2CONTROLSB_0_DBSEL_SHIFT                     _MK_SHIFT_CONST(26)
#define G2SB_CTX5_G2CONTROLSB_0_DBSEL_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLSB_0_DBSEL_SHIFT)
#define G2SB_CTX5_G2CONTROLSB_0_DBSEL_RANGE                     26:26
#define G2SB_CTX5_G2CONTROLSB_0_DBSEL_WOFFSET                   0x0
#define G2SB_CTX5_G2CONTROLSB_0_DBSEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_DBSEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLSB_0_DBSEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_DBSEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_DBSEL_DST_A                     _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLSB_0_DBSEL_DST_B                     _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2CONTROLSB_0_KEYEN_SHIFT                     _MK_SHIFT_CONST(27)
#define G2SB_CTX5_G2CONTROLSB_0_KEYEN_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLSB_0_KEYEN_SHIFT)
#define G2SB_CTX5_G2CONTROLSB_0_KEYEN_RANGE                     27:27
#define G2SB_CTX5_G2CONTROLSB_0_KEYEN_WOFFSET                   0x0
#define G2SB_CTX5_G2CONTROLSB_0_KEYEN_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_KEYEN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLSB_0_KEYEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_KEYEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_KEYEN_DISABLE                   _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLSB_0_KEYEN_ENABLE                    _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2CONTROLSB_0_KPOL_SHIFT                      _MK_SHIFT_CONST(28)
#define G2SB_CTX5_G2CONTROLSB_0_KPOL_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLSB_0_KPOL_SHIFT)
#define G2SB_CTX5_G2CONTROLSB_0_KPOL_RANGE                      28:28
#define G2SB_CTX5_G2CONTROLSB_0_KPOL_WOFFSET                    0x0
#define G2SB_CTX5_G2CONTROLSB_0_KPOL_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_KPOL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLSB_0_KPOL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_KPOL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_KPOL_WITHIN_BOUNDS                      _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLSB_0_KPOL_OUTSIDE_BOUNDS                     _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2CONTROLSB_0_ENDITH_SHIFT                    _MK_SHIFT_CONST(30)
#define G2SB_CTX5_G2CONTROLSB_0_ENDITH_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLSB_0_ENDITH_SHIFT)
#define G2SB_CTX5_G2CONTROLSB_0_ENDITH_RANGE                    30:30
#define G2SB_CTX5_G2CONTROLSB_0_ENDITH_WOFFSET                  0x0
#define G2SB_CTX5_G2CONTROLSB_0_ENDITH_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_ENDITH_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLSB_0_ENDITH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_ENDITH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_ENDITH_DISABLE                  _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLSB_0_ENDITH_ENABLE                   _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2CONTROLSB_0_DISDW_SHIFT                     _MK_SHIFT_CONST(31)
#define G2SB_CTX5_G2CONTROLSB_0_DISDW_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLSB_0_DISDW_SHIFT)
#define G2SB_CTX5_G2CONTROLSB_0_DISDW_RANGE                     31:31
#define G2SB_CTX5_G2CONTROLSB_0_DISDW_WOFFSET                   0x0
#define G2SB_CTX5_G2CONTROLSB_0_DISDW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_DISDW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLSB_0_DISDW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_DISDW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSB_0_DISDW_GOTO_IMAGE_BUFFER                 _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLSB_0_DISDW_GOTO_EPP                  _MK_ENUM_CONST(1)


// Register G2SB_CTX5_G2CONTROLSECOND_0
#define G2SB_CTX5_G2CONTROLSECOND_0                     _MK_ADDR_CONST(0x201e)
#define G2SB_CTX5_G2CONTROLSECOND_0_SECURE                      0x0
#define G2SB_CTX5_G2CONTROLSECOND_0_WORD_COUNT                  0x1
#define G2SB_CTX5_G2CONTROLSECOND_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_RESET_MASK                  _MK_MASK_CONST(0x3f61c3fe)
#define G2SB_CTX5_G2CONTROLSECOND_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_READ_MASK                   _MK_MASK_CONST(0x3f71c3fe)
#define G2SB_CTX5_G2CONTROLSECOND_0_WRITE_MASK                  _MK_MASK_CONST(0x3f71c3fe)
#define G2SB_CTX5_G2CONTROLSECOND_0_BITSWAP_SHIFT                       _MK_SHIFT_CONST(1)
#define G2SB_CTX5_G2CONTROLSECOND_0_BITSWAP_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLSECOND_0_BITSWAP_SHIFT)
#define G2SB_CTX5_G2CONTROLSECOND_0_BITSWAP_RANGE                       1:1
#define G2SB_CTX5_G2CONTROLSECOND_0_BITSWAP_WOFFSET                     0x0
#define G2SB_CTX5_G2CONTROLSECOND_0_BITSWAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_BITSWAP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLSECOND_0_BITSWAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_BITSWAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_BITSWAP_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLSECOND_0_BITSWAP_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2CONTROLSECOND_0_BEBSWAP_SHIFT                       _MK_SHIFT_CONST(2)
#define G2SB_CTX5_G2CONTROLSECOND_0_BEBSWAP_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLSECOND_0_BEBSWAP_SHIFT)
#define G2SB_CTX5_G2CONTROLSECOND_0_BEBSWAP_RANGE                       2:2
#define G2SB_CTX5_G2CONTROLSECOND_0_BEBSWAP_WOFFSET                     0x0
#define G2SB_CTX5_G2CONTROLSECOND_0_BEBSWAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_BEBSWAP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLSECOND_0_BEBSWAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_BEBSWAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_BEBSWAP_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLSECOND_0_BEBSWAP_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2CONTROLSECOND_0_BEWSWAP_SHIFT                       _MK_SHIFT_CONST(3)
#define G2SB_CTX5_G2CONTROLSECOND_0_BEWSWAP_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLSECOND_0_BEWSWAP_SHIFT)
#define G2SB_CTX5_G2CONTROLSECOND_0_BEWSWAP_RANGE                       3:3
#define G2SB_CTX5_G2CONTROLSECOND_0_BEWSWAP_WOFFSET                     0x0
#define G2SB_CTX5_G2CONTROLSECOND_0_BEWSWAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_BEWSWAP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLSECOND_0_BEWSWAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_BEWSWAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_BEWSWAP_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLSECOND_0_BEWSWAP_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2CONTROLSECOND_0_ALPTYPE_SHIFT                       _MK_SHIFT_CONST(4)
#define G2SB_CTX5_G2CONTROLSECOND_0_ALPTYPE_FIELD                       _MK_FIELD_CONST(0x1f, G2SB_CTX5_G2CONTROLSECOND_0_ALPTYPE_SHIFT)
#define G2SB_CTX5_G2CONTROLSECOND_0_ALPTYPE_RANGE                       8:4
#define G2SB_CTX5_G2CONTROLSECOND_0_ALPTYPE_WOFFSET                     0x0
#define G2SB_CTX5_G2CONTROLSECOND_0_ALPTYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_ALPTYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define G2SB_CTX5_G2CONTROLSECOND_0_ALPTYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_ALPTYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_ALPTYPE_FIX                 _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLSECOND_0_ALPTYPE_PL1BPP                      _MK_ENUM_CONST(1)
#define G2SB_CTX5_G2CONTROLSECOND_0_ALPTYPE_PL2BPP                      _MK_ENUM_CONST(2)
#define G2SB_CTX5_G2CONTROLSECOND_0_ALPTYPE_PL4BPP                      _MK_ENUM_CONST(3)
#define G2SB_CTX5_G2CONTROLSECOND_0_ALPTYPE_PL8BPP                      _MK_ENUM_CONST(4)
#define G2SB_CTX5_G2CONTROLSECOND_0_ALPTYPE_PL44BPP                     _MK_ENUM_CONST(5)
#define G2SB_CTX5_G2CONTROLSECOND_0_ALPTYPE_PLS1BPP                     _MK_ENUM_CONST(6)
#define G2SB_CTX5_G2CONTROLSECOND_0_ALPTYPE_PLS4BPPAL                   _MK_ENUM_CONST(7)
#define G2SB_CTX5_G2CONTROLSECOND_0_ALPTYPE_PLS4BPP                     _MK_ENUM_CONST(8)
#define G2SB_CTX5_G2CONTROLSECOND_0_ALPTYPE_PLS8BPP                     _MK_ENUM_CONST(9)
#define G2SB_CTX5_G2CONTROLSECOND_0_ALPTYPE_PLS8BX                      _MK_ENUM_CONST(10)
#define G2SB_CTX5_G2CONTROLSECOND_0_ALPTYPE_PLS1BPPAL                   _MK_ENUM_CONST(11)

#define G2SB_CTX5_G2CONTROLSECOND_0_ALPSRCORDST_SHIFT                   _MK_SHIFT_CONST(9)
#define G2SB_CTX5_G2CONTROLSECOND_0_ALPSRCORDST_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLSECOND_0_ALPSRCORDST_SHIFT)
#define G2SB_CTX5_G2CONTROLSECOND_0_ALPSRCORDST_RANGE                   9:9
#define G2SB_CTX5_G2CONTROLSECOND_0_ALPSRCORDST_WOFFSET                 0x0
#define G2SB_CTX5_G2CONTROLSECOND_0_ALPSRCORDST_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_ALPSRCORDST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLSECOND_0_ALPSRCORDST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_ALPSRCORDST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_ALPSRCORDST_DISABLE                 _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLSECOND_0_ALPSRCORDST_ENABLE                  _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2CONTROLSECOND_0_PXLREP_SHIFT                        _MK_SHIFT_CONST(14)
#define G2SB_CTX5_G2CONTROLSECOND_0_PXLREP_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLSECOND_0_PXLREP_SHIFT)
#define G2SB_CTX5_G2CONTROLSECOND_0_PXLREP_RANGE                        14:14
#define G2SB_CTX5_G2CONTROLSECOND_0_PXLREP_WOFFSET                      0x0
#define G2SB_CTX5_G2CONTROLSECOND_0_PXLREP_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_PXLREP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLSECOND_0_PXLREP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_PXLREP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_PXLREP_DISABLE                      _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLSECOND_0_PXLREP_ENABLE                       _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2CONTROLSECOND_0_SWAPBLT_SHIFT                       _MK_SHIFT_CONST(15)
#define G2SB_CTX5_G2CONTROLSECOND_0_SWAPBLT_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLSECOND_0_SWAPBLT_SHIFT)
#define G2SB_CTX5_G2CONTROLSECOND_0_SWAPBLT_RANGE                       15:15
#define G2SB_CTX5_G2CONTROLSECOND_0_SWAPBLT_WOFFSET                     0x0
#define G2SB_CTX5_G2CONTROLSECOND_0_SWAPBLT_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_SWAPBLT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLSECOND_0_SWAPBLT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_SWAPBLT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CONTROLSECOND_0_VCAA_SAFE_MODE_SHIFT                        _MK_SHIFT_CONST(16)
#define G2SB_CTX5_G2CONTROLSECOND_0_VCAA_SAFE_MODE_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLSECOND_0_VCAA_SAFE_MODE_SHIFT)
#define G2SB_CTX5_G2CONTROLSECOND_0_VCAA_SAFE_MODE_RANGE                        16:16
#define G2SB_CTX5_G2CONTROLSECOND_0_VCAA_SAFE_MODE_WOFFSET                      0x0
#define G2SB_CTX5_G2CONTROLSECOND_0_VCAA_SAFE_MODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_VCAA_SAFE_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLSECOND_0_VCAA_SAFE_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_VCAA_SAFE_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_VCAA_SAFE_MODE_DISABLE                      _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLSECOND_0_VCAA_SAFE_MODE_ENABLE                       _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2CONTROLSECOND_0_G2NOSTOP_SHIFT                      _MK_SHIFT_CONST(20)
#define G2SB_CTX5_G2CONTROLSECOND_0_G2NOSTOP_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLSECOND_0_G2NOSTOP_SHIFT)
#define G2SB_CTX5_G2CONTROLSECOND_0_G2NOSTOP_RANGE                      20:20
#define G2SB_CTX5_G2CONTROLSECOND_0_G2NOSTOP_WOFFSET                    0x0
#define G2SB_CTX5_G2CONTROLSECOND_0_G2NOSTOP_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_G2NOSTOP_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_G2NOSTOP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_G2NOSTOP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CONTROLSECOND_0_CLIPC_SHIFT                 _MK_SHIFT_CONST(21)
#define G2SB_CTX5_G2CONTROLSECOND_0_CLIPC_FIELD                 _MK_FIELD_CONST(0x3, G2SB_CTX5_G2CONTROLSECOND_0_CLIPC_SHIFT)
#define G2SB_CTX5_G2CONTROLSECOND_0_CLIPC_RANGE                 22:21
#define G2SB_CTX5_G2CONTROLSECOND_0_CLIPC_WOFFSET                       0x0
#define G2SB_CTX5_G2CONTROLSECOND_0_CLIPC_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_CLIPC_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define G2SB_CTX5_G2CONTROLSECOND_0_CLIPC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_CLIPC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CONTROLSECOND_0_FR_MODE_SHIFT                       _MK_SHIFT_CONST(24)
#define G2SB_CTX5_G2CONTROLSECOND_0_FR_MODE_FIELD                       _MK_FIELD_CONST(0x3, G2SB_CTX5_G2CONTROLSECOND_0_FR_MODE_SHIFT)
#define G2SB_CTX5_G2CONTROLSECOND_0_FR_MODE_RANGE                       25:24
#define G2SB_CTX5_G2CONTROLSECOND_0_FR_MODE_WOFFSET                     0x0
#define G2SB_CTX5_G2CONTROLSECOND_0_FR_MODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_FR_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define G2SB_CTX5_G2CONTROLSECOND_0_FR_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_FR_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_FR_MODE_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLSECOND_0_FR_MODE_SRC_DST_COPY                        _MK_ENUM_CONST(1)
#define G2SB_CTX5_G2CONTROLSECOND_0_FR_MODE_SQUARE                      _MK_ENUM_CONST(2)
#define G2SB_CTX5_G2CONTROLSECOND_0_FR_MODE_BLANK                       _MK_ENUM_CONST(3)

#define G2SB_CTX5_G2CONTROLSECOND_0_FR_TYPE_SHIFT                       _MK_SHIFT_CONST(26)
#define G2SB_CTX5_G2CONTROLSECOND_0_FR_TYPE_FIELD                       _MK_FIELD_CONST(0x7, G2SB_CTX5_G2CONTROLSECOND_0_FR_TYPE_SHIFT)
#define G2SB_CTX5_G2CONTROLSECOND_0_FR_TYPE_RANGE                       28:26
#define G2SB_CTX5_G2CONTROLSECOND_0_FR_TYPE_WOFFSET                     0x0
#define G2SB_CTX5_G2CONTROLSECOND_0_FR_TYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_FR_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define G2SB_CTX5_G2CONTROLSECOND_0_FR_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_FR_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_FR_TYPE_FLIP_X                      _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLSECOND_0_FR_TYPE_FLIP_Y                      _MK_ENUM_CONST(1)
#define G2SB_CTX5_G2CONTROLSECOND_0_FR_TYPE_TRANS_LR                    _MK_ENUM_CONST(2)
#define G2SB_CTX5_G2CONTROLSECOND_0_FR_TYPE_TRANS_RL                    _MK_ENUM_CONST(3)
#define G2SB_CTX5_G2CONTROLSECOND_0_FR_TYPE_ROT_90                      _MK_ENUM_CONST(4)
#define G2SB_CTX5_G2CONTROLSECOND_0_FR_TYPE_ROT_180                     _MK_ENUM_CONST(5)
#define G2SB_CTX5_G2CONTROLSECOND_0_FR_TYPE_ROT_270                     _MK_ENUM_CONST(6)
#define G2SB_CTX5_G2CONTROLSECOND_0_FR_TYPE_IDENTITY                    _MK_ENUM_CONST(7)

#define G2SB_CTX5_G2CONTROLSECOND_0_FR_READWAIT_SHIFT                   _MK_SHIFT_CONST(29)
#define G2SB_CTX5_G2CONTROLSECOND_0_FR_READWAIT_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLSECOND_0_FR_READWAIT_SHIFT)
#define G2SB_CTX5_G2CONTROLSECOND_0_FR_READWAIT_RANGE                   29:29
#define G2SB_CTX5_G2CONTROLSECOND_0_FR_READWAIT_WOFFSET                 0x0
#define G2SB_CTX5_G2CONTROLSECOND_0_FR_READWAIT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_FR_READWAIT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLSECOND_0_FR_READWAIT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_FR_READWAIT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLSECOND_0_FR_READWAIT_DISABLE                 _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLSECOND_0_FR_READWAIT_ENABLE                  _MK_ENUM_CONST(1)


// Register G2SB_CTX5_G2CONTROLMAIN_0
#define G2SB_CTX5_G2CONTROLMAIN_0                       _MK_ADDR_CONST(0x201f)
#define G2SB_CTX5_G2CONTROLMAIN_0_SECURE                        0x0
#define G2SB_CTX5_G2CONTROLMAIN_0_WORD_COUNT                    0x1
#define G2SB_CTX5_G2CONTROLMAIN_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_RESET_MASK                    _MK_MASK_CONST(0x7eccffff)
#define G2SB_CTX5_G2CONTROLMAIN_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_READ_MASK                     _MK_MASK_CONST(0x7fffffff)
#define G2SB_CTX5_G2CONTROLMAIN_0_WRITE_MASK                    _MK_MASK_CONST(0x7fffffff)
#define G2SB_CTX5_G2CONTROLMAIN_0_CMDT_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2CONTROLMAIN_0_CMDT_FIELD                    _MK_FIELD_CONST(0x3, G2SB_CTX5_G2CONTROLMAIN_0_CMDT_SHIFT)
#define G2SB_CTX5_G2CONTROLMAIN_0_CMDT_RANGE                    1:0
#define G2SB_CTX5_G2CONTROLMAIN_0_CMDT_WOFFSET                  0x0
#define G2SB_CTX5_G2CONTROLMAIN_0_CMDT_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_CMDT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_CTX5_G2CONTROLMAIN_0_CMDT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_CMDT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_CMDT_BITBLT                   _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLMAIN_0_CMDT_LINEDRAW                 _MK_ENUM_CONST(1)
#define G2SB_CTX5_G2CONTROLMAIN_0_CMDT_VCAA                     _MK_ENUM_CONST(2)
#define G2SB_CTX5_G2CONTROLMAIN_0_CMDT_RESERVED1                        _MK_ENUM_CONST(3)

#define G2SB_CTX5_G2CONTROLMAIN_0_TURBOFILL_SHIFT                       _MK_SHIFT_CONST(2)
#define G2SB_CTX5_G2CONTROLMAIN_0_TURBOFILL_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLMAIN_0_TURBOFILL_SHIFT)
#define G2SB_CTX5_G2CONTROLMAIN_0_TURBOFILL_RANGE                       2:2
#define G2SB_CTX5_G2CONTROLMAIN_0_TURBOFILL_WOFFSET                     0x0
#define G2SB_CTX5_G2CONTROLMAIN_0_TURBOFILL_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_TURBOFILL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLMAIN_0_TURBOFILL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_TURBOFILL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CONTROLMAIN_0_TEST0BIT_SHIFT                        _MK_SHIFT_CONST(3)
#define G2SB_CTX5_G2CONTROLMAIN_0_TEST0BIT_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLMAIN_0_TEST0BIT_SHIFT)
#define G2SB_CTX5_G2CONTROLMAIN_0_TEST0BIT_RANGE                        3:3
#define G2SB_CTX5_G2CONTROLMAIN_0_TEST0BIT_WOFFSET                      0x0
#define G2SB_CTX5_G2CONTROLMAIN_0_TEST0BIT_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_TEST0BIT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLMAIN_0_TEST0BIT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_TEST0BIT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_TEST0BIT_DISABLE                      _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLMAIN_0_TEST0BIT_ENABLE                       _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2CONTROLMAIN_0_FADEN_SHIFT                   _MK_SHIFT_CONST(4)
#define G2SB_CTX5_G2CONTROLMAIN_0_FADEN_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLMAIN_0_FADEN_SHIFT)
#define G2SB_CTX5_G2CONTROLMAIN_0_FADEN_RANGE                   4:4
#define G2SB_CTX5_G2CONTROLMAIN_0_FADEN_WOFFSET                 0x0
#define G2SB_CTX5_G2CONTROLMAIN_0_FADEN_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_FADEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLMAIN_0_FADEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_FADEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_FADEN_DISABLE                 _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLMAIN_0_FADEN_ENABLE                  _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2CONTROLMAIN_0_ALPEN_SHIFT                   _MK_SHIFT_CONST(5)
#define G2SB_CTX5_G2CONTROLMAIN_0_ALPEN_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLMAIN_0_ALPEN_SHIFT)
#define G2SB_CTX5_G2CONTROLMAIN_0_ALPEN_RANGE                   5:5
#define G2SB_CTX5_G2CONTROLMAIN_0_ALPEN_WOFFSET                 0x0
#define G2SB_CTX5_G2CONTROLMAIN_0_ALPEN_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_ALPEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLMAIN_0_ALPEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_ALPEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CONTROLMAIN_0_SRCSLD_SHIFT                  _MK_SHIFT_CONST(6)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCSLD_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLMAIN_0_SRCSLD_SHIFT)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCSLD_RANGE                  6:6
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCSLD_WOFFSET                        0x0
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCSLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCSLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCSLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCSLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCSLD_DISABLE                        _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCSLD_ENABLE                 _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2CONTROLMAIN_0_PATSLD_SHIFT                  _MK_SHIFT_CONST(7)
#define G2SB_CTX5_G2CONTROLMAIN_0_PATSLD_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLMAIN_0_PATSLD_SHIFT)
#define G2SB_CTX5_G2CONTROLMAIN_0_PATSLD_RANGE                  7:7
#define G2SB_CTX5_G2CONTROLMAIN_0_PATSLD_WOFFSET                        0x0
#define G2SB_CTX5_G2CONTROLMAIN_0_PATSLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_PATSLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLMAIN_0_PATSLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_PATSLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_PATSLD_DISABLE                        _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLMAIN_0_PATSLD_ENABLE                 _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2CONTROLMAIN_0_PATFL_SHIFT                   _MK_SHIFT_CONST(8)
#define G2SB_CTX5_G2CONTROLMAIN_0_PATFL_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLMAIN_0_PATFL_SHIFT)
#define G2SB_CTX5_G2CONTROLMAIN_0_PATFL_RANGE                   8:8
#define G2SB_CTX5_G2CONTROLMAIN_0_PATFL_WOFFSET                 0x0
#define G2SB_CTX5_G2CONTROLMAIN_0_PATFL_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_PATFL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLMAIN_0_PATFL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_PATFL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_PATFL_DISABLE                 _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLMAIN_0_PATFL_ENABLE                  _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2CONTROLMAIN_0_XDIR_SHIFT                    _MK_SHIFT_CONST(9)
#define G2SB_CTX5_G2CONTROLMAIN_0_XDIR_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLMAIN_0_XDIR_SHIFT)
#define G2SB_CTX5_G2CONTROLMAIN_0_XDIR_RANGE                    9:9
#define G2SB_CTX5_G2CONTROLMAIN_0_XDIR_WOFFSET                  0x0
#define G2SB_CTX5_G2CONTROLMAIN_0_XDIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_XDIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLMAIN_0_XDIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_XDIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CONTROLMAIN_0_YDIR_SHIFT                    _MK_SHIFT_CONST(10)
#define G2SB_CTX5_G2CONTROLMAIN_0_YDIR_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLMAIN_0_YDIR_SHIFT)
#define G2SB_CTX5_G2CONTROLMAIN_0_YDIR_RANGE                    10:10
#define G2SB_CTX5_G2CONTROLMAIN_0_YDIR_WOFFSET                  0x0
#define G2SB_CTX5_G2CONTROLMAIN_0_YDIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_YDIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLMAIN_0_YDIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_YDIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CONTROLMAIN_0_XYTDW_SHIFT                   _MK_SHIFT_CONST(11)
#define G2SB_CTX5_G2CONTROLMAIN_0_XYTDW_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLMAIN_0_XYTDW_SHIFT)
#define G2SB_CTX5_G2CONTROLMAIN_0_XYTDW_RANGE                   11:11
#define G2SB_CTX5_G2CONTROLMAIN_0_XYTDW_WOFFSET                 0x0
#define G2SB_CTX5_G2CONTROLMAIN_0_XYTDW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_XYTDW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLMAIN_0_XYTDW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_XYTDW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CONTROLMAIN_0_SRCPACK_SHIFT                 _MK_SHIFT_CONST(12)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCPACK_FIELD                 _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLMAIN_0_SRCPACK_SHIFT)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCPACK_RANGE                 12:12
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCPACK_WOFFSET                       0x0
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCPACK_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCPACK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCPACK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCPACK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCPACK_DISABLE                       _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCPACK_ENABLE                        _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2CONTROLMAIN_0_PATPACK_SHIFT                 _MK_SHIFT_CONST(13)
#define G2SB_CTX5_G2CONTROLMAIN_0_PATPACK_FIELD                 _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLMAIN_0_PATPACK_SHIFT)
#define G2SB_CTX5_G2CONTROLMAIN_0_PATPACK_RANGE                 13:13
#define G2SB_CTX5_G2CONTROLMAIN_0_PATPACK_WOFFSET                       0x0
#define G2SB_CTX5_G2CONTROLMAIN_0_PATPACK_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_PATPACK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLMAIN_0_PATPACK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_PATPACK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_PATPACK_DISABLE                       _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLMAIN_0_PATPACK_ENABLE                        _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2CONTROLMAIN_0_YFLIP_SHIFT                   _MK_SHIFT_CONST(14)
#define G2SB_CTX5_G2CONTROLMAIN_0_YFLIP_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLMAIN_0_YFLIP_SHIFT)
#define G2SB_CTX5_G2CONTROLMAIN_0_YFLIP_RANGE                   14:14
#define G2SB_CTX5_G2CONTROLMAIN_0_YFLIP_WOFFSET                 0x0
#define G2SB_CTX5_G2CONTROLMAIN_0_YFLIP_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_YFLIP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLMAIN_0_YFLIP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_YFLIP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_YFLIP_DSIABLE                 _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLMAIN_0_YFLIP_ENABLE                  _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2CONTROLMAIN_0_SRCSEL_SHIFT                  _MK_SHIFT_CONST(15)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCSEL_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLMAIN_0_SRCSEL_SHIFT)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCSEL_RANGE                  15:15
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCSEL_WOFFSET                        0x0
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCSEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCSEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCSEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCSEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCSEL_SCREEN                 _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCSEL_MEMORY                 _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2CONTROLMAIN_0_DSTCD_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX5_G2CONTROLMAIN_0_DSTCD_FIELD                   _MK_FIELD_CONST(0x3, G2SB_CTX5_G2CONTROLMAIN_0_DSTCD_SHIFT)
#define G2SB_CTX5_G2CONTROLMAIN_0_DSTCD_RANGE                   17:16
#define G2SB_CTX5_G2CONTROLMAIN_0_DSTCD_WOFFSET                 0x0
#define G2SB_CTX5_G2CONTROLMAIN_0_DSTCD_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_DSTCD_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_DSTCD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_DSTCD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_DSTCD_BPP8                    _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLMAIN_0_DSTCD_BPP16                   _MK_ENUM_CONST(1)
#define G2SB_CTX5_G2CONTROLMAIN_0_DSTCD_BPP32                   _MK_ENUM_CONST(2)
#define G2SB_CTX5_G2CONTROLMAIN_0_DSTCD_RESERVED3                       _MK_ENUM_CONST(3)

#define G2SB_CTX5_G2CONTROLMAIN_0_DSTT_SHIFT                    _MK_SHIFT_CONST(18)
#define G2SB_CTX5_G2CONTROLMAIN_0_DSTT_FIELD                    _MK_FIELD_CONST(0x3, G2SB_CTX5_G2CONTROLMAIN_0_DSTT_SHIFT)
#define G2SB_CTX5_G2CONTROLMAIN_0_DSTT_RANGE                    19:18
#define G2SB_CTX5_G2CONTROLMAIN_0_DSTT_WOFFSET                  0x0
#define G2SB_CTX5_G2CONTROLMAIN_0_DSTT_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_DSTT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_CTX5_G2CONTROLMAIN_0_DSTT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_DSTT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CONTROLMAIN_0_SRCCD_SHIFT                   _MK_SHIFT_CONST(20)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCCD_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLMAIN_0_SRCCD_SHIFT)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCCD_RANGE                   20:20
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCCD_WOFFSET                 0x0
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCCD_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCCD_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCCD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCCD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CONTROLMAIN_0_HLMONO_SHIFT                  _MK_SHIFT_CONST(21)
#define G2SB_CTX5_G2CONTROLMAIN_0_HLMONO_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLMAIN_0_HLMONO_SHIFT)
#define G2SB_CTX5_G2CONTROLMAIN_0_HLMONO_RANGE                  21:21
#define G2SB_CTX5_G2CONTROLMAIN_0_HLMONO_WOFFSET                        0x0
#define G2SB_CTX5_G2CONTROLMAIN_0_HLMONO_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_HLMONO_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_HLMONO_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_HLMONO_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CONTROLMAIN_0_SRCT_SHIFT                    _MK_SHIFT_CONST(22)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCT_FIELD                    _MK_FIELD_CONST(0x3, G2SB_CTX5_G2CONTROLMAIN_0_SRCT_SHIFT)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCT_RANGE                    23:22
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCT_WOFFSET                  0x0
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCT_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CONTROLMAIN_0_SRCBAS_SHIFT                  _MK_SHIFT_CONST(24)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCBAS_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLMAIN_0_SRCBAS_SHIFT)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCBAS_RANGE                  24:24
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCBAS_WOFFSET                        0x0
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCBAS_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCBAS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCBAS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCBAS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CONTROLMAIN_0_GCSW_SHIFT                    _MK_SHIFT_CONST(25)
#define G2SB_CTX5_G2CONTROLMAIN_0_GCSW_FIELD                    _MK_FIELD_CONST(0x3, G2SB_CTX5_G2CONTROLMAIN_0_GCSW_SHIFT)
#define G2SB_CTX5_G2CONTROLMAIN_0_GCSW_RANGE                    26:25
#define G2SB_CTX5_G2CONTROLMAIN_0_GCSW_WOFFSET                  0x0
#define G2SB_CTX5_G2CONTROLMAIN_0_GCSW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_GCSW_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_CTX5_G2CONTROLMAIN_0_GCSW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_GCSW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CONTROLMAIN_0_SRCDIR_SHIFT                  _MK_SHIFT_CONST(27)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCDIR_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLMAIN_0_SRCDIR_SHIFT)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCDIR_RANGE                  27:27
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCDIR_WOFFSET                        0x0
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCDIR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCDIR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCDIR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_SRCDIR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CONTROLMAIN_0_DSTDIR_SHIFT                  _MK_SHIFT_CONST(28)
#define G2SB_CTX5_G2CONTROLMAIN_0_DSTDIR_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLMAIN_0_DSTDIR_SHIFT)
#define G2SB_CTX5_G2CONTROLMAIN_0_DSTDIR_RANGE                  28:28
#define G2SB_CTX5_G2CONTROLMAIN_0_DSTDIR_WOFFSET                        0x0
#define G2SB_CTX5_G2CONTROLMAIN_0_DSTDIR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_DSTDIR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLMAIN_0_DSTDIR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_DSTDIR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CONTROLMAIN_0_DST_RD_WR_SEP_SHIFT                   _MK_SHIFT_CONST(29)
#define G2SB_CTX5_G2CONTROLMAIN_0_DST_RD_WR_SEP_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLMAIN_0_DST_RD_WR_SEP_SHIFT)
#define G2SB_CTX5_G2CONTROLMAIN_0_DST_RD_WR_SEP_RANGE                   29:29
#define G2SB_CTX5_G2CONTROLMAIN_0_DST_RD_WR_SEP_WOFFSET                 0x0
#define G2SB_CTX5_G2CONTROLMAIN_0_DST_RD_WR_SEP_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_DST_RD_WR_SEP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLMAIN_0_DST_RD_WR_SEP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_DST_RD_WR_SEP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CONTROLMAIN_0_PATSEL_SHIFT                  _MK_SHIFT_CONST(30)
#define G2SB_CTX5_G2CONTROLMAIN_0_PATSEL_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CONTROLMAIN_0_PATSEL_SHIFT)
#define G2SB_CTX5_G2CONTROLMAIN_0_PATSEL_RANGE                  30:30
#define G2SB_CTX5_G2CONTROLMAIN_0_PATSEL_WOFFSET                        0x0
#define G2SB_CTX5_G2CONTROLMAIN_0_PATSEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_PATSEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CONTROLMAIN_0_PATSEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_PATSEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CONTROLMAIN_0_PATSEL_SCREEN                 _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CONTROLMAIN_0_PATSEL_MEMORY                 _MK_ENUM_CONST(1)


// Register G2SB_CTX5_G2ROPFADE_0
#define G2SB_CTX5_G2ROPFADE_0                   _MK_ADDR_CONST(0x2020)
#define G2SB_CTX5_G2ROPFADE_0_SECURE                    0x0
#define G2SB_CTX5_G2ROPFADE_0_WORD_COUNT                        0x1
#define G2SB_CTX5_G2ROPFADE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2ROPFADE_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define G2SB_CTX5_G2ROPFADE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2ROPFADE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2ROPFADE_0_READ_MASK                         _MK_MASK_CONST(0xffff00ff)
#define G2SB_CTX5_G2ROPFADE_0_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define G2SB_CTX5_G2ROPFADE_0_ROP_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2ROPFADE_0_ROP_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX5_G2ROPFADE_0_ROP_SHIFT)
#define G2SB_CTX5_G2ROPFADE_0_ROP_RANGE                 7:0
#define G2SB_CTX5_G2ROPFADE_0_ROP_WOFFSET                       0x0
#define G2SB_CTX5_G2ROPFADE_0_ROP_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2ROPFADE_0_ROP_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define G2SB_CTX5_G2ROPFADE_0_ROP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2ROPFADE_0_ROP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2ROPFADE_0_FADCOE_SHIFT                      _MK_SHIFT_CONST(16)
#define G2SB_CTX5_G2ROPFADE_0_FADCOE_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX5_G2ROPFADE_0_FADCOE_SHIFT)
#define G2SB_CTX5_G2ROPFADE_0_FADCOE_RANGE                      23:16
#define G2SB_CTX5_G2ROPFADE_0_FADCOE_WOFFSET                    0x0
#define G2SB_CTX5_G2ROPFADE_0_FADCOE_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2ROPFADE_0_FADCOE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2ROPFADE_0_FADCOE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2ROPFADE_0_FADCOE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2ROPFADE_0_FADOFF_SHIFT                      _MK_SHIFT_CONST(24)
#define G2SB_CTX5_G2ROPFADE_0_FADOFF_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX5_G2ROPFADE_0_FADOFF_SHIFT)
#define G2SB_CTX5_G2ROPFADE_0_FADOFF_RANGE                      31:24
#define G2SB_CTX5_G2ROPFADE_0_FADOFF_WOFFSET                    0x0
#define G2SB_CTX5_G2ROPFADE_0_FADOFF_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2ROPFADE_0_FADOFF_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2ROPFADE_0_FADOFF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2ROPFADE_0_FADOFF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2ALPHABLEND_0
#define G2SB_CTX5_G2ALPHABLEND_0                        _MK_ADDR_CONST(0x2021)
#define G2SB_CTX5_G2ALPHABLEND_0_SECURE                         0x0
#define G2SB_CTX5_G2ALPHABLEND_0_WORD_COUNT                     0x1
#define G2SB_CTX5_G2ALPHABLEND_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2ALPHABLEND_0_RESET_MASK                     _MK_MASK_CONST(0x100)
#define G2SB_CTX5_G2ALPHABLEND_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2ALPHABLEND_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2ALPHABLEND_0_READ_MASK                      _MK_MASK_CONST(0xffff01ff)
#define G2SB_CTX5_G2ALPHABLEND_0_WRITE_MASK                     _MK_MASK_CONST(0xffff01ff)
#define G2SB_CTX5_G2ALPHABLEND_0_ALPHA_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2ALPHABLEND_0_ALPHA_FIELD                    _MK_FIELD_CONST(0xff, G2SB_CTX5_G2ALPHABLEND_0_ALPHA_SHIFT)
#define G2SB_CTX5_G2ALPHABLEND_0_ALPHA_RANGE                    7:0
#define G2SB_CTX5_G2ALPHABLEND_0_ALPHA_WOFFSET                  0x0
#define G2SB_CTX5_G2ALPHABLEND_0_ALPHA_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2ALPHABLEND_0_ALPHA_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2ALPHABLEND_0_ALPHA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2ALPHABLEND_0_ALPHA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2ALPHABLEND_0_ALPHAINV_SHIFT                 _MK_SHIFT_CONST(8)
#define G2SB_CTX5_G2ALPHABLEND_0_ALPHAINV_FIELD                 _MK_FIELD_CONST(0x1, G2SB_CTX5_G2ALPHABLEND_0_ALPHAINV_SHIFT)
#define G2SB_CTX5_G2ALPHABLEND_0_ALPHAINV_RANGE                 8:8
#define G2SB_CTX5_G2ALPHABLEND_0_ALPHAINV_WOFFSET                       0x0
#define G2SB_CTX5_G2ALPHABLEND_0_ALPHAINV_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2ALPHABLEND_0_ALPHAINV_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2ALPHABLEND_0_ALPHAINV_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2ALPHABLEND_0_ALPHAINV_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2ALPHABLEND_0_ALPHA0V_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_CTX5_G2ALPHABLEND_0_ALPHA0V_FIELD                  _MK_FIELD_CONST(0xff, G2SB_CTX5_G2ALPHABLEND_0_ALPHA0V_SHIFT)
#define G2SB_CTX5_G2ALPHABLEND_0_ALPHA0V_RANGE                  23:16
#define G2SB_CTX5_G2ALPHABLEND_0_ALPHA0V_WOFFSET                        0x0
#define G2SB_CTX5_G2ALPHABLEND_0_ALPHA0V_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2ALPHABLEND_0_ALPHA0V_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2ALPHABLEND_0_ALPHA0V_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2ALPHABLEND_0_ALPHA0V_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2ALPHABLEND_0_ALPHA1V_SHIFT                  _MK_SHIFT_CONST(24)
#define G2SB_CTX5_G2ALPHABLEND_0_ALPHA1V_FIELD                  _MK_FIELD_CONST(0xff, G2SB_CTX5_G2ALPHABLEND_0_ALPHA1V_SHIFT)
#define G2SB_CTX5_G2ALPHABLEND_0_ALPHA1V_RANGE                  31:24
#define G2SB_CTX5_G2ALPHABLEND_0_ALPHA1V_WOFFSET                        0x0
#define G2SB_CTX5_G2ALPHABLEND_0_ALPHA1V_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2ALPHABLEND_0_ALPHA1V_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2ALPHABLEND_0_ALPHA1V_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2ALPHABLEND_0_ALPHA1V_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2CLIPLEFTTOP_0
#define G2SB_CTX5_G2CLIPLEFTTOP_0                       _MK_ADDR_CONST(0x2022)
#define G2SB_CTX5_G2CLIPLEFTTOP_0_SECURE                        0x0
#define G2SB_CTX5_G2CLIPLEFTTOP_0_WORD_COUNT                    0x1
#define G2SB_CTX5_G2CLIPLEFTTOP_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CLIPLEFTTOP_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CLIPLEFTTOP_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CLIPLEFTTOP_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CLIPLEFTTOP_0_READ_MASK                     _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX5_G2CLIPLEFTTOP_0_WRITE_MASK                    _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX5_G2CLIPLEFTTOP_0_CLIPL_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2CLIPLEFTTOP_0_CLIPL_FIELD                   _MK_FIELD_CONST(0x7fff, G2SB_CTX5_G2CLIPLEFTTOP_0_CLIPL_SHIFT)
#define G2SB_CTX5_G2CLIPLEFTTOP_0_CLIPL_RANGE                   14:0
#define G2SB_CTX5_G2CLIPLEFTTOP_0_CLIPL_WOFFSET                 0x0
#define G2SB_CTX5_G2CLIPLEFTTOP_0_CLIPL_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CLIPLEFTTOP_0_CLIPL_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CLIPLEFTTOP_0_CLIPL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CLIPLEFTTOP_0_CLIPL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CLIPLEFTTOP_0_CLIPT_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX5_G2CLIPLEFTTOP_0_CLIPT_FIELD                   _MK_FIELD_CONST(0x7fff, G2SB_CTX5_G2CLIPLEFTTOP_0_CLIPT_SHIFT)
#define G2SB_CTX5_G2CLIPLEFTTOP_0_CLIPT_RANGE                   30:16
#define G2SB_CTX5_G2CLIPLEFTTOP_0_CLIPT_WOFFSET                 0x0
#define G2SB_CTX5_G2CLIPLEFTTOP_0_CLIPT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CLIPLEFTTOP_0_CLIPT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CLIPLEFTTOP_0_CLIPT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CLIPLEFTTOP_0_CLIPT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2CLIPRIGHTBOT_0
#define G2SB_CTX5_G2CLIPRIGHTBOT_0                      _MK_ADDR_CONST(0x2023)
#define G2SB_CTX5_G2CLIPRIGHTBOT_0_SECURE                       0x0
#define G2SB_CTX5_G2CLIPRIGHTBOT_0_WORD_COUNT                   0x1
#define G2SB_CTX5_G2CLIPRIGHTBOT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CLIPRIGHTBOT_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CLIPRIGHTBOT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CLIPRIGHTBOT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CLIPRIGHTBOT_0_READ_MASK                    _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX5_G2CLIPRIGHTBOT_0_WRITE_MASK                   _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX5_G2CLIPRIGHTBOT_0_CLIPR_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2CLIPRIGHTBOT_0_CLIPR_FIELD                  _MK_FIELD_CONST(0x7fff, G2SB_CTX5_G2CLIPRIGHTBOT_0_CLIPR_SHIFT)
#define G2SB_CTX5_G2CLIPRIGHTBOT_0_CLIPR_RANGE                  14:0
#define G2SB_CTX5_G2CLIPRIGHTBOT_0_CLIPR_WOFFSET                        0x0
#define G2SB_CTX5_G2CLIPRIGHTBOT_0_CLIPR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CLIPRIGHTBOT_0_CLIPR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CLIPRIGHTBOT_0_CLIPR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CLIPRIGHTBOT_0_CLIPR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CLIPRIGHTBOT_0_CLIPB_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_CTX5_G2CLIPRIGHTBOT_0_CLIPB_FIELD                  _MK_FIELD_CONST(0x7fff, G2SB_CTX5_G2CLIPRIGHTBOT_0_CLIPB_SHIFT)
#define G2SB_CTX5_G2CLIPRIGHTBOT_0_CLIPB_RANGE                  30:16
#define G2SB_CTX5_G2CLIPRIGHTBOT_0_CLIPB_WOFFSET                        0x0
#define G2SB_CTX5_G2CLIPRIGHTBOT_0_CLIPB_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CLIPRIGHTBOT_0_CLIPB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CLIPRIGHTBOT_0_CLIPB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CLIPRIGHTBOT_0_CLIPB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2PATPACK_0
#define G2SB_CTX5_G2PATPACK_0                   _MK_ADDR_CONST(0x2024)
#define G2SB_CTX5_G2PATPACK_0_SECURE                    0x0
#define G2SB_CTX5_G2PATPACK_0_WORD_COUNT                        0x1
#define G2SB_CTX5_G2PATPACK_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATPACK_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATPACK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATPACK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATPACK_0_READ_MASK                         _MK_MASK_CONST(0xf)
#define G2SB_CTX5_G2PATPACK_0_WRITE_MASK                        _MK_MASK_CONST(0xf)
#define G2SB_CTX5_G2PATPACK_0_PATLNGAP_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2PATPACK_0_PATLNGAP_FIELD                    _MK_FIELD_CONST(0xf, G2SB_CTX5_G2PATPACK_0_PATLNGAP_SHIFT)
#define G2SB_CTX5_G2PATPACK_0_PATLNGAP_RANGE                    3:0
#define G2SB_CTX5_G2PATPACK_0_PATLNGAP_WOFFSET                  0x0
#define G2SB_CTX5_G2PATPACK_0_PATLNGAP_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATPACK_0_PATLNGAP_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATPACK_0_PATLNGAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATPACK_0_PATLNGAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2PATPACK_SIZE_0
#define G2SB_CTX5_G2PATPACK_SIZE_0                      _MK_ADDR_CONST(0x2025)
#define G2SB_CTX5_G2PATPACK_SIZE_0_SECURE                       0x0
#define G2SB_CTX5_G2PATPACK_SIZE_0_WORD_COUNT                   0x1
#define G2SB_CTX5_G2PATPACK_SIZE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATPACK_SIZE_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATPACK_SIZE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATPACK_SIZE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATPACK_SIZE_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2PATPACK_SIZE_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2PATPACK_SIZE_0_PATMONOW_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2PATPACK_SIZE_0_PATMONOW_FIELD                       _MK_FIELD_CONST(0xffff, G2SB_CTX5_G2PATPACK_SIZE_0_PATMONOW_SHIFT)
#define G2SB_CTX5_G2PATPACK_SIZE_0_PATMONOW_RANGE                       15:0
#define G2SB_CTX5_G2PATPACK_SIZE_0_PATMONOW_WOFFSET                     0x0
#define G2SB_CTX5_G2PATPACK_SIZE_0_PATMONOW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATPACK_SIZE_0_PATMONOW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATPACK_SIZE_0_PATMONOW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATPACK_SIZE_0_PATMONOW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2PATPACK_SIZE_0_PATMONOH_SHIFT                       _MK_SHIFT_CONST(16)
#define G2SB_CTX5_G2PATPACK_SIZE_0_PATMONOH_FIELD                       _MK_FIELD_CONST(0xffff, G2SB_CTX5_G2PATPACK_SIZE_0_PATMONOH_SHIFT)
#define G2SB_CTX5_G2PATPACK_SIZE_0_PATMONOH_RANGE                       31:16
#define G2SB_CTX5_G2PATPACK_SIZE_0_PATMONOH_WOFFSET                     0x0
#define G2SB_CTX5_G2PATPACK_SIZE_0_PATMONOH_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATPACK_SIZE_0_PATMONOH_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATPACK_SIZE_0_PATMONOH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATPACK_SIZE_0_PATMONOH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2PATBA_0
#define G2SB_CTX5_G2PATBA_0                     _MK_ADDR_CONST(0x2026)
#define G2SB_CTX5_G2PATBA_0_SECURE                      0x0
#define G2SB_CTX5_G2PATBA_0_WORD_COUNT                  0x1
#define G2SB_CTX5_G2PATBA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATBA_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATBA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATBA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATBA_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2PATBA_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2PATBA_0_PATBA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2PATBA_0_PATBA_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX5_G2PATBA_0_PATBA_SHIFT)
#define G2SB_CTX5_G2PATBA_0_PATBA_RANGE                 31:0
#define G2SB_CTX5_G2PATBA_0_PATBA_WOFFSET                       0x0
#define G2SB_CTX5_G2PATBA_0_PATBA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATBA_0_PATBA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATBA_0_PATBA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATBA_0_PATBA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2PATOS_0
#define G2SB_CTX5_G2PATOS_0                     _MK_ADDR_CONST(0x2027)
#define G2SB_CTX5_G2PATOS_0_SECURE                      0x0
#define G2SB_CTX5_G2PATOS_0_WORD_COUNT                  0x1
#define G2SB_CTX5_G2PATOS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATOS_0_RESET_MASK                  _MK_MASK_CONST(0x600000)
#define G2SB_CTX5_G2PATOS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATOS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATOS_0_READ_MASK                   _MK_MASK_CONST(0xff61ffff)
#define G2SB_CTX5_G2PATOS_0_WRITE_MASK                  _MK_MASK_CONST(0xff61ffff)
#define G2SB_CTX5_G2PATOS_0_PATST_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2PATOS_0_PATST_FIELD                 _MK_FIELD_CONST(0xffff, G2SB_CTX5_G2PATOS_0_PATST_SHIFT)
#define G2SB_CTX5_G2PATOS_0_PATST_RANGE                 15:0
#define G2SB_CTX5_G2PATOS_0_PATST_WOFFSET                       0x0
#define G2SB_CTX5_G2PATOS_0_PATST_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATOS_0_PATST_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATOS_0_PATST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATOS_0_PATST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2PATOS_0_PATCD_SHIFT                 _MK_SHIFT_CONST(16)
#define G2SB_CTX5_G2PATOS_0_PATCD_FIELD                 _MK_FIELD_CONST(0x1, G2SB_CTX5_G2PATOS_0_PATCD_SHIFT)
#define G2SB_CTX5_G2PATOS_0_PATCD_RANGE                 16:16
#define G2SB_CTX5_G2PATOS_0_PATCD_WOFFSET                       0x0
#define G2SB_CTX5_G2PATOS_0_PATCD_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATOS_0_PATCD_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATOS_0_PATCD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATOS_0_PATCD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2PATOS_0_PATT_SHIFT                  _MK_SHIFT_CONST(21)
#define G2SB_CTX5_G2PATOS_0_PATT_FIELD                  _MK_FIELD_CONST(0x3, G2SB_CTX5_G2PATOS_0_PATT_SHIFT)
#define G2SB_CTX5_G2PATOS_0_PATT_RANGE                  22:21
#define G2SB_CTX5_G2PATOS_0_PATT_WOFFSET                        0x0
#define G2SB_CTX5_G2PATOS_0_PATT_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATOS_0_PATT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define G2SB_CTX5_G2PATOS_0_PATT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATOS_0_PATT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2PATOS_0_PATXO_SHIFT                 _MK_SHIFT_CONST(24)
#define G2SB_CTX5_G2PATOS_0_PATXO_FIELD                 _MK_FIELD_CONST(0xf, G2SB_CTX5_G2PATOS_0_PATXO_SHIFT)
#define G2SB_CTX5_G2PATOS_0_PATXO_RANGE                 27:24
#define G2SB_CTX5_G2PATOS_0_PATXO_WOFFSET                       0x0
#define G2SB_CTX5_G2PATOS_0_PATXO_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATOS_0_PATXO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATOS_0_PATXO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATOS_0_PATXO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2PATOS_0_PATYO_SHIFT                 _MK_SHIFT_CONST(28)
#define G2SB_CTX5_G2PATOS_0_PATYO_FIELD                 _MK_FIELD_CONST(0xf, G2SB_CTX5_G2PATOS_0_PATYO_SHIFT)
#define G2SB_CTX5_G2PATOS_0_PATYO_RANGE                 31:28
#define G2SB_CTX5_G2PATOS_0_PATYO_WOFFSET                       0x0
#define G2SB_CTX5_G2PATOS_0_PATYO_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATOS_0_PATYO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATOS_0_PATYO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATOS_0_PATYO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2PATBGC_0
#define G2SB_CTX5_G2PATBGC_0                    _MK_ADDR_CONST(0x2028)
#define G2SB_CTX5_G2PATBGC_0_SECURE                     0x0
#define G2SB_CTX5_G2PATBGC_0_WORD_COUNT                         0x1
#define G2SB_CTX5_G2PATBGC_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATBGC_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATBGC_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATBGC_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATBGC_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2PATBGC_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2PATBGC_0_PATBGC_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2PATBGC_0_PATBGC_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX5_G2PATBGC_0_PATBGC_SHIFT)
#define G2SB_CTX5_G2PATBGC_0_PATBGC_RANGE                       31:0
#define G2SB_CTX5_G2PATBGC_0_PATBGC_WOFFSET                     0x0
#define G2SB_CTX5_G2PATBGC_0_PATBGC_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATBGC_0_PATBGC_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATBGC_0_PATBGC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATBGC_0_PATBGC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2PATFGC_0
#define G2SB_CTX5_G2PATFGC_0                    _MK_ADDR_CONST(0x2029)
#define G2SB_CTX5_G2PATFGC_0_SECURE                     0x0
#define G2SB_CTX5_G2PATFGC_0_WORD_COUNT                         0x1
#define G2SB_CTX5_G2PATFGC_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATFGC_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATFGC_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATFGC_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATFGC_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2PATFGC_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2PATFGC_0_PATFGC_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2PATFGC_0_PATFGC_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX5_G2PATFGC_0_PATFGC_SHIFT)
#define G2SB_CTX5_G2PATFGC_0_PATFGC_RANGE                       31:0
#define G2SB_CTX5_G2PATFGC_0_PATFGC_WOFFSET                     0x0
#define G2SB_CTX5_G2PATFGC_0_PATFGC_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATFGC_0_PATFGC_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATFGC_0_PATFGC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATFGC_0_PATFGC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2PATKEY_0
#define G2SB_CTX5_G2PATKEY_0                    _MK_ADDR_CONST(0x202a)
#define G2SB_CTX5_G2PATKEY_0_SECURE                     0x0
#define G2SB_CTX5_G2PATKEY_0_WORD_COUNT                         0x1
#define G2SB_CTX5_G2PATKEY_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATKEY_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATKEY_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATKEY_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATKEY_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2PATKEY_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2PATKEY_0_PATKEY_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2PATKEY_0_PATKEY_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX5_G2PATKEY_0_PATKEY_SHIFT)
#define G2SB_CTX5_G2PATKEY_0_PATKEY_RANGE                       31:0
#define G2SB_CTX5_G2PATKEY_0_PATKEY_WOFFSET                     0x0
#define G2SB_CTX5_G2PATKEY_0_PATKEY_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATKEY_0_PATKEY_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATKEY_0_PATKEY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATKEY_0_PATKEY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2DSTBA_0
#define G2SB_CTX5_G2DSTBA_0                     _MK_ADDR_CONST(0x202b)
#define G2SB_CTX5_G2DSTBA_0_SECURE                      0x0
#define G2SB_CTX5_G2DSTBA_0_WORD_COUNT                  0x1
#define G2SB_CTX5_G2DSTBA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTBA_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTBA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTBA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTBA_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2DSTBA_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2DSTBA_0_DSTBA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2DSTBA_0_DSTBA_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX5_G2DSTBA_0_DSTBA_SHIFT)
#define G2SB_CTX5_G2DSTBA_0_DSTBA_RANGE                 31:0
#define G2SB_CTX5_G2DSTBA_0_DSTBA_WOFFSET                       0x0
#define G2SB_CTX5_G2DSTBA_0_DSTBA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTBA_0_DSTBA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTBA_0_DSTBA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTBA_0_DSTBA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2DSTBA_B_0
#define G2SB_CTX5_G2DSTBA_B_0                   _MK_ADDR_CONST(0x202c)
#define G2SB_CTX5_G2DSTBA_B_0_SECURE                    0x0
#define G2SB_CTX5_G2DSTBA_B_0_WORD_COUNT                        0x1
#define G2SB_CTX5_G2DSTBA_B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTBA_B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTBA_B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTBA_B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTBA_B_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2DSTBA_B_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2DSTBA_B_0_DSTBA_B_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2DSTBA_B_0_DSTBA_B_FIELD                     _MK_FIELD_CONST(0xffffffff, G2SB_CTX5_G2DSTBA_B_0_DSTBA_B_SHIFT)
#define G2SB_CTX5_G2DSTBA_B_0_DSTBA_B_RANGE                     31:0
#define G2SB_CTX5_G2DSTBA_B_0_DSTBA_B_WOFFSET                   0x0
#define G2SB_CTX5_G2DSTBA_B_0_DSTBA_B_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTBA_B_0_DSTBA_B_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTBA_B_0_DSTBA_B_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTBA_B_0_DSTBA_B_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2DSTBA_C_0
#define G2SB_CTX5_G2DSTBA_C_0                   _MK_ADDR_CONST(0x202d)
#define G2SB_CTX5_G2DSTBA_C_0_SECURE                    0x0
#define G2SB_CTX5_G2DSTBA_C_0_WORD_COUNT                        0x1
#define G2SB_CTX5_G2DSTBA_C_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTBA_C_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTBA_C_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTBA_C_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTBA_C_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2DSTBA_C_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2DSTBA_C_0_DSTBA_C_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2DSTBA_C_0_DSTBA_C_FIELD                     _MK_FIELD_CONST(0xffffffff, G2SB_CTX5_G2DSTBA_C_0_DSTBA_C_SHIFT)
#define G2SB_CTX5_G2DSTBA_C_0_DSTBA_C_RANGE                     31:0
#define G2SB_CTX5_G2DSTBA_C_0_DSTBA_C_WOFFSET                   0x0
#define G2SB_CTX5_G2DSTBA_C_0_DSTBA_C_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTBA_C_0_DSTBA_C_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTBA_C_0_DSTBA_C_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTBA_C_0_DSTBA_C_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2DSTST_0
#define G2SB_CTX5_G2DSTST_0                     _MK_ADDR_CONST(0x202e)
#define G2SB_CTX5_G2DSTST_0_SECURE                      0x0
#define G2SB_CTX5_G2DSTST_0_WORD_COUNT                  0x1
#define G2SB_CTX5_G2DSTST_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTST_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTST_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTST_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTST_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define G2SB_CTX5_G2DSTST_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define G2SB_CTX5_G2DSTST_0_DSTS_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2DSTST_0_DSTS_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX5_G2DSTST_0_DSTS_SHIFT)
#define G2SB_CTX5_G2DSTST_0_DSTS_RANGE                  15:0
#define G2SB_CTX5_G2DSTST_0_DSTS_WOFFSET                        0x0
#define G2SB_CTX5_G2DSTST_0_DSTS_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTST_0_DSTS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTST_0_DSTS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTST_0_DSTS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2SRCPACK_0
#define G2SB_CTX5_G2SRCPACK_0                   _MK_ADDR_CONST(0x202f)
#define G2SB_CTX5_G2SRCPACK_0_SECURE                    0x0
#define G2SB_CTX5_G2SRCPACK_0_WORD_COUNT                        0x1
#define G2SB_CTX5_G2SRCPACK_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCPACK_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCPACK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCPACK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCPACK_0_READ_MASK                         _MK_MASK_CONST(0xf)
#define G2SB_CTX5_G2SRCPACK_0_WRITE_MASK                        _MK_MASK_CONST(0xf)
#define G2SB_CTX5_G2SRCPACK_0_SRCLNGAP_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2SRCPACK_0_SRCLNGAP_FIELD                    _MK_FIELD_CONST(0xf, G2SB_CTX5_G2SRCPACK_0_SRCLNGAP_SHIFT)
#define G2SB_CTX5_G2SRCPACK_0_SRCLNGAP_RANGE                    3:0
#define G2SB_CTX5_G2SRCPACK_0_SRCLNGAP_WOFFSET                  0x0
#define G2SB_CTX5_G2SRCPACK_0_SRCLNGAP_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCPACK_0_SRCLNGAP_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCPACK_0_SRCLNGAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCPACK_0_SRCLNGAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2SRCPACK_SIZE_0
#define G2SB_CTX5_G2SRCPACK_SIZE_0                      _MK_ADDR_CONST(0x2030)
#define G2SB_CTX5_G2SRCPACK_SIZE_0_SECURE                       0x0
#define G2SB_CTX5_G2SRCPACK_SIZE_0_WORD_COUNT                   0x1
#define G2SB_CTX5_G2SRCPACK_SIZE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCPACK_SIZE_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCPACK_SIZE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCPACK_SIZE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCPACK_SIZE_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2SRCPACK_SIZE_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2SRCPACK_SIZE_0_SRCMONOW_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2SRCPACK_SIZE_0_SRCMONOW_FIELD                       _MK_FIELD_CONST(0xffff, G2SB_CTX5_G2SRCPACK_SIZE_0_SRCMONOW_SHIFT)
#define G2SB_CTX5_G2SRCPACK_SIZE_0_SRCMONOW_RANGE                       15:0
#define G2SB_CTX5_G2SRCPACK_SIZE_0_SRCMONOW_WOFFSET                     0x0
#define G2SB_CTX5_G2SRCPACK_SIZE_0_SRCMONOW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCPACK_SIZE_0_SRCMONOW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCPACK_SIZE_0_SRCMONOW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCPACK_SIZE_0_SRCMONOW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2SRCPACK_SIZE_0_SRCMONOH_SHIFT                       _MK_SHIFT_CONST(16)
#define G2SB_CTX5_G2SRCPACK_SIZE_0_SRCMONOH_FIELD                       _MK_FIELD_CONST(0xffff, G2SB_CTX5_G2SRCPACK_SIZE_0_SRCMONOH_SHIFT)
#define G2SB_CTX5_G2SRCPACK_SIZE_0_SRCMONOH_RANGE                       31:16
#define G2SB_CTX5_G2SRCPACK_SIZE_0_SRCMONOH_WOFFSET                     0x0
#define G2SB_CTX5_G2SRCPACK_SIZE_0_SRCMONOH_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCPACK_SIZE_0_SRCMONOH_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCPACK_SIZE_0_SRCMONOH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCPACK_SIZE_0_SRCMONOH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2SRCBA_0
#define G2SB_CTX5_G2SRCBA_0                     _MK_ADDR_CONST(0x2031)
#define G2SB_CTX5_G2SRCBA_0_SECURE                      0x0
#define G2SB_CTX5_G2SRCBA_0_WORD_COUNT                  0x1
#define G2SB_CTX5_G2SRCBA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCBA_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCBA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCBA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCBA_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2SRCBA_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2SRCBA_0_SRCBA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2SRCBA_0_SRCBA_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX5_G2SRCBA_0_SRCBA_SHIFT)
#define G2SB_CTX5_G2SRCBA_0_SRCBA_RANGE                 31:0
#define G2SB_CTX5_G2SRCBA_0_SRCBA_WOFFSET                       0x0
#define G2SB_CTX5_G2SRCBA_0_SRCBA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCBA_0_SRCBA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCBA_0_SRCBA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCBA_0_SRCBA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2SRCBA_B_0
#define G2SB_CTX5_G2SRCBA_B_0                   _MK_ADDR_CONST(0x2032)
#define G2SB_CTX5_G2SRCBA_B_0_SECURE                    0x0
#define G2SB_CTX5_G2SRCBA_B_0_WORD_COUNT                        0x1
#define G2SB_CTX5_G2SRCBA_B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCBA_B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCBA_B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCBA_B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCBA_B_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2SRCBA_B_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2SRCBA_B_0_SRCBA_B_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2SRCBA_B_0_SRCBA_B_FIELD                     _MK_FIELD_CONST(0xffffffff, G2SB_CTX5_G2SRCBA_B_0_SRCBA_B_SHIFT)
#define G2SB_CTX5_G2SRCBA_B_0_SRCBA_B_RANGE                     31:0
#define G2SB_CTX5_G2SRCBA_B_0_SRCBA_B_WOFFSET                   0x0
#define G2SB_CTX5_G2SRCBA_B_0_SRCBA_B_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCBA_B_0_SRCBA_B_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCBA_B_0_SRCBA_B_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCBA_B_0_SRCBA_B_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2SRCST_0
#define G2SB_CTX5_G2SRCST_0                     _MK_ADDR_CONST(0x2033)
#define G2SB_CTX5_G2SRCST_0_SECURE                      0x0
#define G2SB_CTX5_G2SRCST_0_WORD_COUNT                  0x1
#define G2SB_CTX5_G2SRCST_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCST_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCST_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCST_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCST_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define G2SB_CTX5_G2SRCST_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define G2SB_CTX5_G2SRCST_0_SRCS_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2SRCST_0_SRCS_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX5_G2SRCST_0_SRCS_SHIFT)
#define G2SB_CTX5_G2SRCST_0_SRCS_RANGE                  15:0
#define G2SB_CTX5_G2SRCST_0_SRCS_WOFFSET                        0x0
#define G2SB_CTX5_G2SRCST_0_SRCS_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCST_0_SRCS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCST_0_SRCS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCST_0_SRCS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2SRCBGC_0
#define G2SB_CTX5_G2SRCBGC_0                    _MK_ADDR_CONST(0x2034)
#define G2SB_CTX5_G2SRCBGC_0_SECURE                     0x0
#define G2SB_CTX5_G2SRCBGC_0_WORD_COUNT                         0x1
#define G2SB_CTX5_G2SRCBGC_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCBGC_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCBGC_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCBGC_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCBGC_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2SRCBGC_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2SRCBGC_0_SRCBGC_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2SRCBGC_0_SRCBGC_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX5_G2SRCBGC_0_SRCBGC_SHIFT)
#define G2SB_CTX5_G2SRCBGC_0_SRCBGC_RANGE                       31:0
#define G2SB_CTX5_G2SRCBGC_0_SRCBGC_WOFFSET                     0x0
#define G2SB_CTX5_G2SRCBGC_0_SRCBGC_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCBGC_0_SRCBGC_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCBGC_0_SRCBGC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCBGC_0_SRCBGC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2SRCFGC_0
#define G2SB_CTX5_G2SRCFGC_0                    _MK_ADDR_CONST(0x2035)
#define G2SB_CTX5_G2SRCFGC_0_SECURE                     0x0
#define G2SB_CTX5_G2SRCFGC_0_WORD_COUNT                         0x1
#define G2SB_CTX5_G2SRCFGC_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCFGC_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCFGC_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCFGC_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCFGC_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2SRCFGC_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2SRCFGC_0_SRCFGC_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2SRCFGC_0_SRCFGC_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX5_G2SRCFGC_0_SRCFGC_SHIFT)
#define G2SB_CTX5_G2SRCFGC_0_SRCFGC_RANGE                       31:0
#define G2SB_CTX5_G2SRCFGC_0_SRCFGC_WOFFSET                     0x0
#define G2SB_CTX5_G2SRCFGC_0_SRCFGC_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCFGC_0_SRCFGC_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCFGC_0_SRCFGC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCFGC_0_SRCFGC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2SRCKEY_0
#define G2SB_CTX5_G2SRCKEY_0                    _MK_ADDR_CONST(0x2036)
#define G2SB_CTX5_G2SRCKEY_0_SECURE                     0x0
#define G2SB_CTX5_G2SRCKEY_0_WORD_COUNT                         0x1
#define G2SB_CTX5_G2SRCKEY_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCKEY_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCKEY_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCKEY_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCKEY_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2SRCKEY_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2SRCKEY_0_SRCKEY_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2SRCKEY_0_SRCKEY_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX5_G2SRCKEY_0_SRCKEY_SHIFT)
#define G2SB_CTX5_G2SRCKEY_0_SRCKEY_RANGE                       31:0
#define G2SB_CTX5_G2SRCKEY_0_SRCKEY_WOFFSET                     0x0
#define G2SB_CTX5_G2SRCKEY_0_SRCKEY_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCKEY_0_SRCKEY_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCKEY_0_SRCKEY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCKEY_0_SRCKEY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2SRCSIZE_0
#define G2SB_CTX5_G2SRCSIZE_0                   _MK_ADDR_CONST(0x2037)
#define G2SB_CTX5_G2SRCSIZE_0_SECURE                    0x0
#define G2SB_CTX5_G2SRCSIZE_0_WORD_COUNT                        0x1
#define G2SB_CTX5_G2SRCSIZE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCSIZE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCSIZE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCSIZE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCSIZE_0_READ_MASK                         _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX5_G2SRCSIZE_0_WRITE_MASK                        _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX5_G2SRCSIZE_0_SRCWIDTH_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2SRCSIZE_0_SRCWIDTH_FIELD                    _MK_FIELD_CONST(0x7fff, G2SB_CTX5_G2SRCSIZE_0_SRCWIDTH_SHIFT)
#define G2SB_CTX5_G2SRCSIZE_0_SRCWIDTH_RANGE                    14:0
#define G2SB_CTX5_G2SRCSIZE_0_SRCWIDTH_WOFFSET                  0x0
#define G2SB_CTX5_G2SRCSIZE_0_SRCWIDTH_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCSIZE_0_SRCWIDTH_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCSIZE_0_SRCWIDTH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCSIZE_0_SRCWIDTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2SRCSIZE_0_SRCHEIGHT_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX5_G2SRCSIZE_0_SRCHEIGHT_FIELD                   _MK_FIELD_CONST(0x7fff, G2SB_CTX5_G2SRCSIZE_0_SRCHEIGHT_SHIFT)
#define G2SB_CTX5_G2SRCSIZE_0_SRCHEIGHT_RANGE                   30:16
#define G2SB_CTX5_G2SRCSIZE_0_SRCHEIGHT_WOFFSET                 0x0
#define G2SB_CTX5_G2SRCSIZE_0_SRCHEIGHT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCSIZE_0_SRCHEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCSIZE_0_SRCHEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCSIZE_0_SRCHEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2DSTSIZE_0
#define G2SB_CTX5_G2DSTSIZE_0                   _MK_ADDR_CONST(0x2038)
#define G2SB_CTX5_G2DSTSIZE_0_SECURE                    0x0
#define G2SB_CTX5_G2DSTSIZE_0_WORD_COUNT                        0x1
#define G2SB_CTX5_G2DSTSIZE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTSIZE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTSIZE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTSIZE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTSIZE_0_READ_MASK                         _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX5_G2DSTSIZE_0_WRITE_MASK                        _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX5_G2DSTSIZE_0_DSTWIDTH_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2DSTSIZE_0_DSTWIDTH_FIELD                    _MK_FIELD_CONST(0x7fff, G2SB_CTX5_G2DSTSIZE_0_DSTWIDTH_SHIFT)
#define G2SB_CTX5_G2DSTSIZE_0_DSTWIDTH_RANGE                    14:0
#define G2SB_CTX5_G2DSTSIZE_0_DSTWIDTH_WOFFSET                  0x0
#define G2SB_CTX5_G2DSTSIZE_0_DSTWIDTH_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTSIZE_0_DSTWIDTH_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTSIZE_0_DSTWIDTH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTSIZE_0_DSTWIDTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2DSTSIZE_0_DSTHEIGHT_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX5_G2DSTSIZE_0_DSTHEIGHT_FIELD                   _MK_FIELD_CONST(0x7fff, G2SB_CTX5_G2DSTSIZE_0_DSTHEIGHT_SHIFT)
#define G2SB_CTX5_G2DSTSIZE_0_DSTHEIGHT_RANGE                   30:16
#define G2SB_CTX5_G2DSTSIZE_0_DSTHEIGHT_WOFFSET                 0x0
#define G2SB_CTX5_G2DSTSIZE_0_DSTHEIGHT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTSIZE_0_DSTHEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTSIZE_0_DSTHEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTSIZE_0_DSTHEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2SRCPS_0
#define G2SB_CTX5_G2SRCPS_0                     _MK_ADDR_CONST(0x2039)
#define G2SB_CTX5_G2SRCPS_0_SECURE                      0x0
#define G2SB_CTX5_G2SRCPS_0_WORD_COUNT                  0x1
#define G2SB_CTX5_G2SRCPS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCPS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCPS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCPS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCPS_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2SRCPS_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2SRCPS_0_SRCX_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2SRCPS_0_SRCX_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX5_G2SRCPS_0_SRCX_SHIFT)
#define G2SB_CTX5_G2SRCPS_0_SRCX_RANGE                  15:0
#define G2SB_CTX5_G2SRCPS_0_SRCX_WOFFSET                        0x0
#define G2SB_CTX5_G2SRCPS_0_SRCX_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCPS_0_SRCX_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCPS_0_SRCX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCPS_0_SRCX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2SRCPS_0_SRCY_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_CTX5_G2SRCPS_0_SRCY_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX5_G2SRCPS_0_SRCY_SHIFT)
#define G2SB_CTX5_G2SRCPS_0_SRCY_RANGE                  31:16
#define G2SB_CTX5_G2SRCPS_0_SRCY_WOFFSET                        0x0
#define G2SB_CTX5_G2SRCPS_0_SRCY_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCPS_0_SRCY_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCPS_0_SRCY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCPS_0_SRCY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2DSTPS_0
#define G2SB_CTX5_G2DSTPS_0                     _MK_ADDR_CONST(0x203a)
#define G2SB_CTX5_G2DSTPS_0_SECURE                      0x0
#define G2SB_CTX5_G2DSTPS_0_WORD_COUNT                  0x1
#define G2SB_CTX5_G2DSTPS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTPS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTPS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTPS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTPS_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2DSTPS_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2DSTPS_0_DSTX_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2DSTPS_0_DSTX_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX5_G2DSTPS_0_DSTX_SHIFT)
#define G2SB_CTX5_G2DSTPS_0_DSTX_RANGE                  15:0
#define G2SB_CTX5_G2DSTPS_0_DSTX_WOFFSET                        0x0
#define G2SB_CTX5_G2DSTPS_0_DSTX_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTPS_0_DSTX_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTPS_0_DSTX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTPS_0_DSTX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2DSTPS_0_DSTY_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_CTX5_G2DSTPS_0_DSTY_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX5_G2DSTPS_0_DSTY_SHIFT)
#define G2SB_CTX5_G2DSTPS_0_DSTY_RANGE                  31:16
#define G2SB_CTX5_G2DSTPS_0_DSTY_WOFFSET                        0x0
#define G2SB_CTX5_G2DSTPS_0_DSTY_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTPS_0_DSTY_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTPS_0_DSTY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTPS_0_DSTY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2CBDES_0
#define G2SB_CTX5_G2CBDES_0                     _MK_ADDR_CONST(0x203b)
#define G2SB_CTX5_G2CBDES_0_SECURE                      0x0
#define G2SB_CTX5_G2CBDES_0_WORD_COUNT                  0x1
#define G2SB_CTX5_G2CBDES_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CBDES_0_RESET_MASK                  _MK_MASK_CONST(0x80000000)
#define G2SB_CTX5_G2CBDES_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CBDES_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CBDES_0_READ_MASK                   _MK_MASK_CONST(0xffff00ff)
#define G2SB_CTX5_G2CBDES_0_WRITE_MASK                  _MK_MASK_CONST(0xffff00ff)
#define G2SB_CTX5_G2CBDES_0_CBCOUNT_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2CBDES_0_CBCOUNT_FIELD                       _MK_FIELD_CONST(0xff, G2SB_CTX5_G2CBDES_0_CBCOUNT_SHIFT)
#define G2SB_CTX5_G2CBDES_0_CBCOUNT_RANGE                       7:0
#define G2SB_CTX5_G2CBDES_0_CBCOUNT_WOFFSET                     0x0
#define G2SB_CTX5_G2CBDES_0_CBCOUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CBDES_0_CBCOUNT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CBDES_0_CBCOUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CBDES_0_CBCOUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CBDES_0_CBLINE_SHIFT                        _MK_SHIFT_CONST(16)
#define G2SB_CTX5_G2CBDES_0_CBLINE_FIELD                        _MK_FIELD_CONST(0x7fff, G2SB_CTX5_G2CBDES_0_CBLINE_SHIFT)
#define G2SB_CTX5_G2CBDES_0_CBLINE_RANGE                        30:16
#define G2SB_CTX5_G2CBDES_0_CBLINE_WOFFSET                      0x0
#define G2SB_CTX5_G2CBDES_0_CBLINE_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CBDES_0_CBLINE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CBDES_0_CBLINE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CBDES_0_CBLINE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CBDES_0_TOPCLIP_SHIFT                       _MK_SHIFT_CONST(31)
#define G2SB_CTX5_G2CBDES_0_TOPCLIP_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX5_G2CBDES_0_TOPCLIP_SHIFT)
#define G2SB_CTX5_G2CBDES_0_TOPCLIP_RANGE                       31:31
#define G2SB_CTX5_G2CBDES_0_TOPCLIP_WOFFSET                     0x0
#define G2SB_CTX5_G2CBDES_0_TOPCLIP_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CBDES_0_TOPCLIP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2CBDES_0_TOPCLIP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CBDES_0_TOPCLIP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CBDES_0_TOPCLIP_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CBDES_0_TOPCLIP_ENABLE                      _MK_ENUM_CONST(1)


// Register G2SB_CTX5_G2CBSTRIDE_0
#define G2SB_CTX5_G2CBSTRIDE_0                  _MK_ADDR_CONST(0x203c)
#define G2SB_CTX5_G2CBSTRIDE_0_SECURE                   0x0
#define G2SB_CTX5_G2CBSTRIDE_0_WORD_COUNT                       0x1
#define G2SB_CTX5_G2CBSTRIDE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CBSTRIDE_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CBSTRIDE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CBSTRIDE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CBSTRIDE_0_READ_MASK                        _MK_MASK_CONST(0xc0ffffff)
#define G2SB_CTX5_G2CBSTRIDE_0_WRITE_MASK                       _MK_MASK_CONST(0xc0ffffff)
#define G2SB_CTX5_G2CBSTRIDE_0_CBSTRIDE_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2CBSTRIDE_0_CBSTRIDE_FIELD                   _MK_FIELD_CONST(0xffffff, G2SB_CTX5_G2CBSTRIDE_0_CBSTRIDE_SHIFT)
#define G2SB_CTX5_G2CBSTRIDE_0_CBSTRIDE_RANGE                   23:0
#define G2SB_CTX5_G2CBSTRIDE_0_CBSTRIDE_WOFFSET                 0x0
#define G2SB_CTX5_G2CBSTRIDE_0_CBSTRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CBSTRIDE_0_CBSTRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CBSTRIDE_0_CBSTRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CBSTRIDE_0_CBSTRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CBSTRIDE_0_CBUVSTRIDE_SHIFT                 _MK_SHIFT_CONST(30)
#define G2SB_CTX5_G2CBSTRIDE_0_CBUVSTRIDE_FIELD                 _MK_FIELD_CONST(0x3, G2SB_CTX5_G2CBSTRIDE_0_CBUVSTRIDE_SHIFT)
#define G2SB_CTX5_G2CBSTRIDE_0_CBUVSTRIDE_RANGE                 31:30
#define G2SB_CTX5_G2CBSTRIDE_0_CBUVSTRIDE_WOFFSET                       0x0
#define G2SB_CTX5_G2CBSTRIDE_0_CBUVSTRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CBSTRIDE_0_CBUVSTRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CBSTRIDE_0_CBUVSTRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CBSTRIDE_0_CBUVSTRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CBSTRIDE_0_CBUVSTRIDE_CBS2X                 _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2CBSTRIDE_0_CBUVSTRIDE_CBS1X                 _MK_ENUM_CONST(1)
#define G2SB_CTX5_G2CBSTRIDE_0_CBUVSTRIDE_CBS4X                 _MK_ENUM_CONST(2)


// Register G2SB_CTX5_G2LINESETTING_0
#define G2SB_CTX5_G2LINESETTING_0                       _MK_ADDR_CONST(0x203d)
#define G2SB_CTX5_G2LINESETTING_0_SECURE                        0x0
#define G2SB_CTX5_G2LINESETTING_0_WORD_COUNT                    0x1
#define G2SB_CTX5_G2LINESETTING_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINESETTING_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINESETTING_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINESETTING_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINESETTING_0_READ_MASK                     _MK_MASK_CONST(0xff1fffff)
#define G2SB_CTX5_G2LINESETTING_0_WRITE_MASK                    _MK_MASK_CONST(0xff1fffff)
#define G2SB_CTX5_G2LINESETTING_0_GAMMA_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2LINESETTING_0_GAMMA_FIELD                   _MK_FIELD_CONST(0x1fffff, G2SB_CTX5_G2LINESETTING_0_GAMMA_SHIFT)
#define G2SB_CTX5_G2LINESETTING_0_GAMMA_RANGE                   20:0
#define G2SB_CTX5_G2LINESETTING_0_GAMMA_WOFFSET                 0x0
#define G2SB_CTX5_G2LINESETTING_0_GAMMA_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINESETTING_0_GAMMA_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINESETTING_0_GAMMA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINESETTING_0_GAMMA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2LINESETTING_0_MAJOR_SHIFT                   _MK_SHIFT_CONST(24)
#define G2SB_CTX5_G2LINESETTING_0_MAJOR_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX5_G2LINESETTING_0_MAJOR_SHIFT)
#define G2SB_CTX5_G2LINESETTING_0_MAJOR_RANGE                   24:24
#define G2SB_CTX5_G2LINESETTING_0_MAJOR_WOFFSET                 0x0
#define G2SB_CTX5_G2LINESETTING_0_MAJOR_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINESETTING_0_MAJOR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINESETTING_0_MAJOR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINESETTING_0_MAJOR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINESETTING_0_MAJOR_XMAJOR                  _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2LINESETTING_0_MAJOR_YMAJOR                  _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2LINESETTING_0_LINEXDIR_SHIFT                        _MK_SHIFT_CONST(25)
#define G2SB_CTX5_G2LINESETTING_0_LINEXDIR_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX5_G2LINESETTING_0_LINEXDIR_SHIFT)
#define G2SB_CTX5_G2LINESETTING_0_LINEXDIR_RANGE                        25:25
#define G2SB_CTX5_G2LINESETTING_0_LINEXDIR_WOFFSET                      0x0
#define G2SB_CTX5_G2LINESETTING_0_LINEXDIR_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINESETTING_0_LINEXDIR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINESETTING_0_LINEXDIR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINESETTING_0_LINEXDIR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2LINESETTING_0_LINEYDIR_SHIFT                        _MK_SHIFT_CONST(26)
#define G2SB_CTX5_G2LINESETTING_0_LINEYDIR_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX5_G2LINESETTING_0_LINEYDIR_SHIFT)
#define G2SB_CTX5_G2LINESETTING_0_LINEYDIR_RANGE                        26:26
#define G2SB_CTX5_G2LINESETTING_0_LINEYDIR_WOFFSET                      0x0
#define G2SB_CTX5_G2LINESETTING_0_LINEYDIR_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINESETTING_0_LINEYDIR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINESETTING_0_LINEYDIR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINESETTING_0_LINEYDIR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2LINESETTING_0_DROPLASTP_SHIFT                       _MK_SHIFT_CONST(27)
#define G2SB_CTX5_G2LINESETTING_0_DROPLASTP_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX5_G2LINESETTING_0_DROPLASTP_SHIFT)
#define G2SB_CTX5_G2LINESETTING_0_DROPLASTP_RANGE                       27:27
#define G2SB_CTX5_G2LINESETTING_0_DROPLASTP_WOFFSET                     0x0
#define G2SB_CTX5_G2LINESETTING_0_DROPLASTP_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINESETTING_0_DROPLASTP_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINESETTING_0_DROPLASTP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINESETTING_0_DROPLASTP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2LINESETTING_0_LINEUSEOCTANT_SHIFT                   _MK_SHIFT_CONST(28)
#define G2SB_CTX5_G2LINESETTING_0_LINEUSEOCTANT_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX5_G2LINESETTING_0_LINEUSEOCTANT_SHIFT)
#define G2SB_CTX5_G2LINESETTING_0_LINEUSEOCTANT_RANGE                   28:28
#define G2SB_CTX5_G2LINESETTING_0_LINEUSEOCTANT_WOFFSET                 0x0
#define G2SB_CTX5_G2LINESETTING_0_LINEUSEOCTANT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINESETTING_0_LINEUSEOCTANT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINESETTING_0_LINEUSEOCTANT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINESETTING_0_LINEUSEOCTANT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2LINESETTING_0_OCTANTS_SHIFT                 _MK_SHIFT_CONST(29)
#define G2SB_CTX5_G2LINESETTING_0_OCTANTS_FIELD                 _MK_FIELD_CONST(0x7, G2SB_CTX5_G2LINESETTING_0_OCTANTS_SHIFT)
#define G2SB_CTX5_G2LINESETTING_0_OCTANTS_RANGE                 31:29
#define G2SB_CTX5_G2LINESETTING_0_OCTANTS_WOFFSET                       0x0
#define G2SB_CTX5_G2LINESETTING_0_OCTANTS_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINESETTING_0_OCTANTS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINESETTING_0_OCTANTS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINESETTING_0_OCTANTS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2LINEDELTAN_0
#define G2SB_CTX5_G2LINEDELTAN_0                        _MK_ADDR_CONST(0x203e)
#define G2SB_CTX5_G2LINEDELTAN_0_SECURE                         0x0
#define G2SB_CTX5_G2LINEDELTAN_0_WORD_COUNT                     0x1
#define G2SB_CTX5_G2LINEDELTAN_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINEDELTAN_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINEDELTAN_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINEDELTAN_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINEDELTAN_0_READ_MASK                      _MK_MASK_CONST(0x1fffff)
#define G2SB_CTX5_G2LINEDELTAN_0_WRITE_MASK                     _MK_MASK_CONST(0x1fffff)
#define G2SB_CTX5_G2LINEDELTAN_0_DELTAN_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2LINEDELTAN_0_DELTAN_FIELD                   _MK_FIELD_CONST(0x1fffff, G2SB_CTX5_G2LINEDELTAN_0_DELTAN_SHIFT)
#define G2SB_CTX5_G2LINEDELTAN_0_DELTAN_RANGE                   20:0
#define G2SB_CTX5_G2LINEDELTAN_0_DELTAN_WOFFSET                 0x0
#define G2SB_CTX5_G2LINEDELTAN_0_DELTAN_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINEDELTAN_0_DELTAN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINEDELTAN_0_DELTAN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINEDELTAN_0_DELTAN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2LINEDELTAM_0
#define G2SB_CTX5_G2LINEDELTAM_0                        _MK_ADDR_CONST(0x203f)
#define G2SB_CTX5_G2LINEDELTAM_0_SECURE                         0x0
#define G2SB_CTX5_G2LINEDELTAM_0_WORD_COUNT                     0x1
#define G2SB_CTX5_G2LINEDELTAM_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINEDELTAM_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINEDELTAM_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINEDELTAM_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINEDELTAM_0_READ_MASK                      _MK_MASK_CONST(0x1fffff)
#define G2SB_CTX5_G2LINEDELTAM_0_WRITE_MASK                     _MK_MASK_CONST(0x1fffff)
#define G2SB_CTX5_G2LINEDELTAM_0_DELTAM_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2LINEDELTAM_0_DELTAM_FIELD                   _MK_FIELD_CONST(0x1fffff, G2SB_CTX5_G2LINEDELTAM_0_DELTAM_SHIFT)
#define G2SB_CTX5_G2LINEDELTAM_0_DELTAM_RANGE                   20:0
#define G2SB_CTX5_G2LINEDELTAM_0_DELTAM_WOFFSET                 0x0
#define G2SB_CTX5_G2LINEDELTAM_0_DELTAM_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINEDELTAM_0_DELTAM_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINEDELTAM_0_DELTAM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINEDELTAM_0_DELTAM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2LINEPOS_0
#define G2SB_CTX5_G2LINEPOS_0                   _MK_ADDR_CONST(0x2040)
#define G2SB_CTX5_G2LINEPOS_0_SECURE                    0x0
#define G2SB_CTX5_G2LINEPOS_0_WORD_COUNT                        0x1
#define G2SB_CTX5_G2LINEPOS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINEPOS_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINEPOS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINEPOS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINEPOS_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2LINEPOS_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2LINEPOS_0_LINEXPOS_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2LINEPOS_0_LINEXPOS_FIELD                    _MK_FIELD_CONST(0xffff, G2SB_CTX5_G2LINEPOS_0_LINEXPOS_SHIFT)
#define G2SB_CTX5_G2LINEPOS_0_LINEXPOS_RANGE                    15:0
#define G2SB_CTX5_G2LINEPOS_0_LINEXPOS_WOFFSET                  0x0
#define G2SB_CTX5_G2LINEPOS_0_LINEXPOS_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINEPOS_0_LINEXPOS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINEPOS_0_LINEXPOS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINEPOS_0_LINEXPOS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2LINEPOS_0_LINEYPOS_SHIFT                    _MK_SHIFT_CONST(16)
#define G2SB_CTX5_G2LINEPOS_0_LINEYPOS_FIELD                    _MK_FIELD_CONST(0xffff, G2SB_CTX5_G2LINEPOS_0_LINEYPOS_SHIFT)
#define G2SB_CTX5_G2LINEPOS_0_LINEYPOS_RANGE                    31:16
#define G2SB_CTX5_G2LINEPOS_0_LINEYPOS_WOFFSET                  0x0
#define G2SB_CTX5_G2LINEPOS_0_LINEYPOS_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINEPOS_0_LINEYPOS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINEPOS_0_LINEYPOS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINEPOS_0_LINEYPOS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2LINELEN_0
#define G2SB_CTX5_G2LINELEN_0                   _MK_ADDR_CONST(0x2041)
#define G2SB_CTX5_G2LINELEN_0_SECURE                    0x0
#define G2SB_CTX5_G2LINELEN_0_WORD_COUNT                        0x1
#define G2SB_CTX5_G2LINELEN_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINELEN_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINELEN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINELEN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINELEN_0_READ_MASK                         _MK_MASK_CONST(0x7fff)
#define G2SB_CTX5_G2LINELEN_0_WRITE_MASK                        _MK_MASK_CONST(0x7fff)
#define G2SB_CTX5_G2LINELEN_0_LINELEN_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2LINELEN_0_LINELEN_FIELD                     _MK_FIELD_CONST(0x7fff, G2SB_CTX5_G2LINELEN_0_LINELEN_SHIFT)
#define G2SB_CTX5_G2LINELEN_0_LINELEN_RANGE                     14:0
#define G2SB_CTX5_G2LINELEN_0_LINELEN_WOFFSET                   0x0
#define G2SB_CTX5_G2LINELEN_0_LINELEN_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINELEN_0_LINELEN_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINELEN_0_LINELEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2LINELEN_0_LINELEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2CSCFOURTH_0
#define G2SB_CTX5_G2CSCFOURTH_0                 _MK_ADDR_CONST(0x2042)
#define G2SB_CTX5_G2CSCFOURTH_0_SECURE                  0x0
#define G2SB_CTX5_G2CSCFOURTH_0_WORD_COUNT                      0x1
#define G2SB_CTX5_G2CSCFOURTH_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCFOURTH_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCFOURTH_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCFOURTH_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCFOURTH_0_READ_MASK                       _MK_MASK_CONST(0x1ff01ff)
#define G2SB_CTX5_G2CSCFOURTH_0_WRITE_MASK                      _MK_MASK_CONST(0x1ff01ff)
#define G2SB_CTX5_G2CSCFOURTH_0_G2U_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2CSCFOURTH_0_G2U_FIELD                       _MK_FIELD_CONST(0x1ff, G2SB_CTX5_G2CSCFOURTH_0_G2U_SHIFT)
#define G2SB_CTX5_G2CSCFOURTH_0_G2U_RANGE                       8:0
#define G2SB_CTX5_G2CSCFOURTH_0_G2U_WOFFSET                     0x0
#define G2SB_CTX5_G2CSCFOURTH_0_G2U_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCFOURTH_0_G2U_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCFOURTH_0_G2U_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCFOURTH_0_G2U_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX5_G2CSCFOURTH_0_G2V_SHIFT                       _MK_SHIFT_CONST(16)
#define G2SB_CTX5_G2CSCFOURTH_0_G2V_FIELD                       _MK_FIELD_CONST(0x1ff, G2SB_CTX5_G2CSCFOURTH_0_G2V_SHIFT)
#define G2SB_CTX5_G2CSCFOURTH_0_G2V_RANGE                       24:16
#define G2SB_CTX5_G2CSCFOURTH_0_G2V_WOFFSET                     0x0
#define G2SB_CTX5_G2CSCFOURTH_0_G2V_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCFOURTH_0_G2V_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCFOURTH_0_G2V_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CSCFOURTH_0_G2V_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2SRCST_B_0
#define G2SB_CTX5_G2SRCST_B_0                   _MK_ADDR_CONST(0x2043)
#define G2SB_CTX5_G2SRCST_B_0_SECURE                    0x0
#define G2SB_CTX5_G2SRCST_B_0_WORD_COUNT                        0x1
#define G2SB_CTX5_G2SRCST_B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCST_B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCST_B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCST_B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCST_B_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define G2SB_CTX5_G2SRCST_B_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX5_G2SRCST_B_0_SRCS_B_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2SRCST_B_0_SRCS_B_FIELD                      _MK_FIELD_CONST(0xffff, G2SB_CTX5_G2SRCST_B_0_SRCS_B_SHIFT)
#define G2SB_CTX5_G2SRCST_B_0_SRCS_B_RANGE                      15:0
#define G2SB_CTX5_G2SRCST_B_0_SRCS_B_WOFFSET                    0x0
#define G2SB_CTX5_G2SRCST_B_0_SRCS_B_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCST_B_0_SRCS_B_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCST_B_0_SRCS_B_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCST_B_0_SRCS_B_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2UVSTRIDE_0
#define G2SB_CTX5_G2UVSTRIDE_0                  _MK_ADDR_CONST(0x2044)
#define G2SB_CTX5_G2UVSTRIDE_0_SECURE                   0x0
#define G2SB_CTX5_G2UVSTRIDE_0_WORD_COUNT                       0x1
#define G2SB_CTX5_G2UVSTRIDE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2UVSTRIDE_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2UVSTRIDE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2UVSTRIDE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2UVSTRIDE_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX5_G2UVSTRIDE_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX5_G2UVSTRIDE_0_UVSTRIDE_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2UVSTRIDE_0_UVSTRIDE_FIELD                   _MK_FIELD_CONST(0xffff, G2SB_CTX5_G2UVSTRIDE_0_UVSTRIDE_SHIFT)
#define G2SB_CTX5_G2UVSTRIDE_0_UVSTRIDE_RANGE                   15:0
#define G2SB_CTX5_G2UVSTRIDE_0_UVSTRIDE_WOFFSET                 0x0
#define G2SB_CTX5_G2UVSTRIDE_0_UVSTRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2UVSTRIDE_0_UVSTRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2UVSTRIDE_0_UVSTRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2UVSTRIDE_0_UVSTRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2CBDES2_0
#define G2SB_CTX5_G2CBDES2_0                    _MK_ADDR_CONST(0x2045)
#define G2SB_CTX5_G2CBDES2_0_SECURE                     0x0
#define G2SB_CTX5_G2CBDES2_0_WORD_COUNT                         0x1
#define G2SB_CTX5_G2CBDES2_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CBDES2_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CBDES2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CBDES2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CBDES2_0_READ_MASK                  _MK_MASK_CONST(0x7fff)
#define G2SB_CTX5_G2CBDES2_0_WRITE_MASK                         _MK_MASK_CONST(0x7fff)
#define G2SB_CTX5_G2CBDES2_0_TOP_CBLINE_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2CBDES2_0_TOP_CBLINE_FIELD                   _MK_FIELD_CONST(0x7fff, G2SB_CTX5_G2CBDES2_0_TOP_CBLINE_SHIFT)
#define G2SB_CTX5_G2CBDES2_0_TOP_CBLINE_RANGE                   14:0
#define G2SB_CTX5_G2CBDES2_0_TOP_CBLINE_WOFFSET                 0x0
#define G2SB_CTX5_G2CBDES2_0_TOP_CBLINE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CBDES2_0_TOP_CBLINE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CBDES2_0_TOP_CBLINE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2CBDES2_0_TOP_CBLINE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2TILEMODE_0
#define G2SB_CTX5_G2TILEMODE_0                  _MK_ADDR_CONST(0x2046)
#define G2SB_CTX5_G2TILEMODE_0_SECURE                   0x0
#define G2SB_CTX5_G2TILEMODE_0_WORD_COUNT                       0x1
#define G2SB_CTX5_G2TILEMODE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TILEMODE_0_RESET_MASK                       _MK_MASK_CONST(0x111111)
#define G2SB_CTX5_G2TILEMODE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TILEMODE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TILEMODE_0_READ_MASK                        _MK_MASK_CONST(0x111111)
#define G2SB_CTX5_G2TILEMODE_0_WRITE_MASK                       _MK_MASK_CONST(0x111111)
#define G2SB_CTX5_G2TILEMODE_0_SRC_Y_TILE_MODE_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2TILEMODE_0_SRC_Y_TILE_MODE_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX5_G2TILEMODE_0_SRC_Y_TILE_MODE_SHIFT)
#define G2SB_CTX5_G2TILEMODE_0_SRC_Y_TILE_MODE_RANGE                    0:0
#define G2SB_CTX5_G2TILEMODE_0_SRC_Y_TILE_MODE_WOFFSET                  0x0
#define G2SB_CTX5_G2TILEMODE_0_SRC_Y_TILE_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TILEMODE_0_SRC_Y_TILE_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2TILEMODE_0_SRC_Y_TILE_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TILEMODE_0_SRC_Y_TILE_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TILEMODE_0_SRC_Y_TILE_MODE_LINEAR                   _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2TILEMODE_0_SRC_Y_TILE_MODE_TILED                    _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2TILEMODE_0_SRC_UV_TILE_MODE_SHIFT                   _MK_SHIFT_CONST(4)
#define G2SB_CTX5_G2TILEMODE_0_SRC_UV_TILE_MODE_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX5_G2TILEMODE_0_SRC_UV_TILE_MODE_SHIFT)
#define G2SB_CTX5_G2TILEMODE_0_SRC_UV_TILE_MODE_RANGE                   4:4
#define G2SB_CTX5_G2TILEMODE_0_SRC_UV_TILE_MODE_WOFFSET                 0x0
#define G2SB_CTX5_G2TILEMODE_0_SRC_UV_TILE_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TILEMODE_0_SRC_UV_TILE_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2TILEMODE_0_SRC_UV_TILE_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TILEMODE_0_SRC_UV_TILE_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TILEMODE_0_SRC_UV_TILE_MODE_LINEAR                  _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2TILEMODE_0_SRC_UV_TILE_MODE_TILED                   _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2TILEMODE_0_PAT_Y_TILE_MODE_SHIFT                    _MK_SHIFT_CONST(8)
#define G2SB_CTX5_G2TILEMODE_0_PAT_Y_TILE_MODE_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX5_G2TILEMODE_0_PAT_Y_TILE_MODE_SHIFT)
#define G2SB_CTX5_G2TILEMODE_0_PAT_Y_TILE_MODE_RANGE                    8:8
#define G2SB_CTX5_G2TILEMODE_0_PAT_Y_TILE_MODE_WOFFSET                  0x0
#define G2SB_CTX5_G2TILEMODE_0_PAT_Y_TILE_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TILEMODE_0_PAT_Y_TILE_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2TILEMODE_0_PAT_Y_TILE_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TILEMODE_0_PAT_Y_TILE_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TILEMODE_0_PAT_Y_TILE_MODE_LINEAR                   _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2TILEMODE_0_PAT_Y_TILE_MODE_TILED                    _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2TILEMODE_0_PAT_UV_TILE_MODE_SHIFT                   _MK_SHIFT_CONST(12)
#define G2SB_CTX5_G2TILEMODE_0_PAT_UV_TILE_MODE_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX5_G2TILEMODE_0_PAT_UV_TILE_MODE_SHIFT)
#define G2SB_CTX5_G2TILEMODE_0_PAT_UV_TILE_MODE_RANGE                   12:12
#define G2SB_CTX5_G2TILEMODE_0_PAT_UV_TILE_MODE_WOFFSET                 0x0
#define G2SB_CTX5_G2TILEMODE_0_PAT_UV_TILE_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TILEMODE_0_PAT_UV_TILE_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2TILEMODE_0_PAT_UV_TILE_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TILEMODE_0_PAT_UV_TILE_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TILEMODE_0_PAT_UV_TILE_MODE_LINEAR                  _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2TILEMODE_0_PAT_UV_TILE_MODE_TILED                   _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2TILEMODE_0_DST_RD_TILE_MODE_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX5_G2TILEMODE_0_DST_RD_TILE_MODE_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX5_G2TILEMODE_0_DST_RD_TILE_MODE_SHIFT)
#define G2SB_CTX5_G2TILEMODE_0_DST_RD_TILE_MODE_RANGE                   16:16
#define G2SB_CTX5_G2TILEMODE_0_DST_RD_TILE_MODE_WOFFSET                 0x0
#define G2SB_CTX5_G2TILEMODE_0_DST_RD_TILE_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TILEMODE_0_DST_RD_TILE_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2TILEMODE_0_DST_RD_TILE_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TILEMODE_0_DST_RD_TILE_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TILEMODE_0_DST_RD_TILE_MODE_LINEAR                  _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2TILEMODE_0_DST_RD_TILE_MODE_TILED                   _MK_ENUM_CONST(1)

#define G2SB_CTX5_G2TILEMODE_0_DST_WR_TILE_MODE_SHIFT                   _MK_SHIFT_CONST(20)
#define G2SB_CTX5_G2TILEMODE_0_DST_WR_TILE_MODE_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX5_G2TILEMODE_0_DST_WR_TILE_MODE_SHIFT)
#define G2SB_CTX5_G2TILEMODE_0_DST_WR_TILE_MODE_RANGE                   20:20
#define G2SB_CTX5_G2TILEMODE_0_DST_WR_TILE_MODE_WOFFSET                 0x0
#define G2SB_CTX5_G2TILEMODE_0_DST_WR_TILE_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TILEMODE_0_DST_WR_TILE_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX5_G2TILEMODE_0_DST_WR_TILE_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TILEMODE_0_DST_WR_TILE_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2TILEMODE_0_DST_WR_TILE_MODE_LINEAR                  _MK_ENUM_CONST(0)
#define G2SB_CTX5_G2TILEMODE_0_DST_WR_TILE_MODE_TILED                   _MK_ENUM_CONST(1)


// Register G2SB_CTX5_G2PATBASE_0
#define G2SB_CTX5_G2PATBASE_0                   _MK_ADDR_CONST(0x2047)
#define G2SB_CTX5_G2PATBASE_0_SECURE                    0x0
#define G2SB_CTX5_G2PATBASE_0_WORD_COUNT                        0x1
#define G2SB_CTX5_G2PATBASE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATBASE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATBASE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATBASE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATBASE_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2PATBASE_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2PATBASE_0_PAT_BASE_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2PATBASE_0_PAT_BASE_FIELD                    _MK_FIELD_CONST(0xffffffff, G2SB_CTX5_G2PATBASE_0_PAT_BASE_SHIFT)
#define G2SB_CTX5_G2PATBASE_0_PAT_BASE_RANGE                    31:0
#define G2SB_CTX5_G2PATBASE_0_PAT_BASE_WOFFSET                  0x0
#define G2SB_CTX5_G2PATBASE_0_PAT_BASE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATBASE_0_PAT_BASE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATBASE_0_PAT_BASE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2PATBASE_0_PAT_BASE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2SRCBA_SB_SURFBASE_0
#define G2SB_CTX5_G2SRCBA_SB_SURFBASE_0                 _MK_ADDR_CONST(0x2048)
#define G2SB_CTX5_G2SRCBA_SB_SURFBASE_0_SECURE                  0x0
#define G2SB_CTX5_G2SRCBA_SB_SURFBASE_0_WORD_COUNT                      0x1
#define G2SB_CTX5_G2SRCBA_SB_SURFBASE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCBA_SB_SURFBASE_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCBA_SB_SURFBASE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCBA_SB_SURFBASE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCBA_SB_SURFBASE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2SRCBA_SB_SURFBASE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_FIELD                  _MK_FIELD_CONST(0xffffffff, G2SB_CTX5_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_SHIFT)
#define G2SB_CTX5_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_RANGE                  31:0
#define G2SB_CTX5_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_WOFFSET                        0x0
#define G2SB_CTX5_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2DSTBA_SB_SURFBASE_0
#define G2SB_CTX5_G2DSTBA_SB_SURFBASE_0                 _MK_ADDR_CONST(0x2049)
#define G2SB_CTX5_G2DSTBA_SB_SURFBASE_0_SECURE                  0x0
#define G2SB_CTX5_G2DSTBA_SB_SURFBASE_0_WORD_COUNT                      0x1
#define G2SB_CTX5_G2DSTBA_SB_SURFBASE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTBA_SB_SURFBASE_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTBA_SB_SURFBASE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTBA_SB_SURFBASE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTBA_SB_SURFBASE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2DSTBA_SB_SURFBASE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2DSTBA_SB_SURFBASE_0_DST_ADDR_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2DSTBA_SB_SURFBASE_0_DST_ADDR_FIELD                  _MK_FIELD_CONST(0xffffffff, G2SB_CTX5_G2DSTBA_SB_SURFBASE_0_DST_ADDR_SHIFT)
#define G2SB_CTX5_G2DSTBA_SB_SURFBASE_0_DST_ADDR_RANGE                  31:0
#define G2SB_CTX5_G2DSTBA_SB_SURFBASE_0_DST_ADDR_WOFFSET                        0x0
#define G2SB_CTX5_G2DSTBA_SB_SURFBASE_0_DST_ADDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTBA_SB_SURFBASE_0_DST_ADDR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTBA_SB_SURFBASE_0_DST_ADDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTBA_SB_SURFBASE_0_DST_ADDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2DSTBA_B_SB_SURFBASE_0
#define G2SB_CTX5_G2DSTBA_B_SB_SURFBASE_0                       _MK_ADDR_CONST(0x204a)
#define G2SB_CTX5_G2DSTBA_B_SB_SURFBASE_0_SECURE                        0x0
#define G2SB_CTX5_G2DSTBA_B_SB_SURFBASE_0_WORD_COUNT                    0x1
#define G2SB_CTX5_G2DSTBA_B_SB_SURFBASE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTBA_B_SB_SURFBASE_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTBA_B_SB_SURFBASE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTBA_B_SB_SURFBASE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTBA_B_SB_SURFBASE_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2DSTBA_B_SB_SURFBASE_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_FIELD                      _MK_FIELD_CONST(0xffffffff, G2SB_CTX5_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_SHIFT)
#define G2SB_CTX5_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_RANGE                      31:0
#define G2SB_CTX5_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_WOFFSET                    0x0
#define G2SB_CTX5_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2VBA_A_SB_SURFBASE_0
#define G2SB_CTX5_G2VBA_A_SB_SURFBASE_0                 _MK_ADDR_CONST(0x204b)
#define G2SB_CTX5_G2VBA_A_SB_SURFBASE_0_SECURE                  0x0
#define G2SB_CTX5_G2VBA_A_SB_SURFBASE_0_WORD_COUNT                      0x1
#define G2SB_CTX5_G2VBA_A_SB_SURFBASE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2VBA_A_SB_SURFBASE_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2VBA_A_SB_SURFBASE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2VBA_A_SB_SURFBASE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2VBA_A_SB_SURFBASE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2VBA_A_SB_SURFBASE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2VBA_A_SB_SURFBASE_0_V_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2VBA_A_SB_SURFBASE_0_V_ADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, G2SB_CTX5_G2VBA_A_SB_SURFBASE_0_V_ADDR_SHIFT)
#define G2SB_CTX5_G2VBA_A_SB_SURFBASE_0_V_ADDR_RANGE                    31:0
#define G2SB_CTX5_G2VBA_A_SB_SURFBASE_0_V_ADDR_WOFFSET                  0x0
#define G2SB_CTX5_G2VBA_A_SB_SURFBASE_0_V_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2VBA_A_SB_SURFBASE_0_V_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2VBA_A_SB_SURFBASE_0_V_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2VBA_A_SB_SURFBASE_0_V_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX5_G2UBA_A_SB_SURFBASE_0
#define G2SB_CTX5_G2UBA_A_SB_SURFBASE_0                 _MK_ADDR_CONST(0x204c)
#define G2SB_CTX5_G2UBA_A_SB_SURFBASE_0_SECURE                  0x0
#define G2SB_CTX5_G2UBA_A_SB_SURFBASE_0_WORD_COUNT                      0x1
#define G2SB_CTX5_G2UBA_A_SB_SURFBASE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2UBA_A_SB_SURFBASE_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2UBA_A_SB_SURFBASE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2UBA_A_SB_SURFBASE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2UBA_A_SB_SURFBASE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2UBA_A_SB_SURFBASE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX5_G2UBA_A_SB_SURFBASE_0_U_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX5_G2UBA_A_SB_SURFBASE_0_U_ADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, G2SB_CTX5_G2UBA_A_SB_SURFBASE_0_U_ADDR_SHIFT)
#define G2SB_CTX5_G2UBA_A_SB_SURFBASE_0_U_ADDR_RANGE                    31:0
#define G2SB_CTX5_G2UBA_A_SB_SURFBASE_0_U_ADDR_WOFFSET                  0x0
#define G2SB_CTX5_G2UBA_A_SB_SURFBASE_0_U_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2UBA_A_SB_SURFBASE_0_U_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2UBA_A_SB_SURFBASE_0_U_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX5_G2UBA_A_SB_SURFBASE_0_U_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_INCR_SYNCPT_0
#define G2SB_CTX6_INCR_SYNCPT_0                 _MK_ADDR_CONST(0x6000)
#define G2SB_CTX6_INCR_SYNCPT_0_SECURE                  0x0
#define G2SB_CTX6_INCR_SYNCPT_0_WORD_COUNT                      0x1
#define G2SB_CTX6_INCR_SYNCPT_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_INCR_SYNCPT_0_RESET_MASK                      _MK_MASK_CONST(0xffff)
#define G2SB_CTX6_INCR_SYNCPT_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_INCR_SYNCPT_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_INCR_SYNCPT_0_READ_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX6_INCR_SYNCPT_0_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define G2SB_CTX6_INCR_SYNCPT_0_COND_SHIFT                      _MK_SHIFT_CONST(8)
#define G2SB_CTX6_INCR_SYNCPT_0_COND_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX6_INCR_SYNCPT_0_COND_SHIFT)
#define G2SB_CTX6_INCR_SYNCPT_0_COND_RANGE                      15:8
#define G2SB_CTX6_INCR_SYNCPT_0_COND_WOFFSET                    0x0
#define G2SB_CTX6_INCR_SYNCPT_0_COND_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_INCR_SYNCPT_0_COND_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define G2SB_CTX6_INCR_SYNCPT_0_COND_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_INCR_SYNCPT_0_COND_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_INCR_SYNCPT_0_COND_IMMEDIATE                  _MK_ENUM_CONST(0)
#define G2SB_CTX6_INCR_SYNCPT_0_COND_OP_DONE                    _MK_ENUM_CONST(1)
#define G2SB_CTX6_INCR_SYNCPT_0_COND_RD_DONE                    _MK_ENUM_CONST(2)
#define G2SB_CTX6_INCR_SYNCPT_0_COND_REG_WR_SAFE                        _MK_ENUM_CONST(3)
#define G2SB_CTX6_INCR_SYNCPT_0_COND_COND_4                     _MK_ENUM_CONST(4)
#define G2SB_CTX6_INCR_SYNCPT_0_COND_COND_5                     _MK_ENUM_CONST(5)
#define G2SB_CTX6_INCR_SYNCPT_0_COND_COND_6                     _MK_ENUM_CONST(6)
#define G2SB_CTX6_INCR_SYNCPT_0_COND_COND_7                     _MK_ENUM_CONST(7)
#define G2SB_CTX6_INCR_SYNCPT_0_COND_COND_8                     _MK_ENUM_CONST(8)
#define G2SB_CTX6_INCR_SYNCPT_0_COND_COND_9                     _MK_ENUM_CONST(9)
#define G2SB_CTX6_INCR_SYNCPT_0_COND_COND_10                    _MK_ENUM_CONST(10)
#define G2SB_CTX6_INCR_SYNCPT_0_COND_COND_11                    _MK_ENUM_CONST(11)
#define G2SB_CTX6_INCR_SYNCPT_0_COND_COND_12                    _MK_ENUM_CONST(12)
#define G2SB_CTX6_INCR_SYNCPT_0_COND_COND_13                    _MK_ENUM_CONST(13)
#define G2SB_CTX6_INCR_SYNCPT_0_COND_COND_14                    _MK_ENUM_CONST(14)
#define G2SB_CTX6_INCR_SYNCPT_0_COND_COND_15                    _MK_ENUM_CONST(15)

#define G2SB_CTX6_INCR_SYNCPT_0_INDX_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX6_INCR_SYNCPT_0_INDX_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX6_INCR_SYNCPT_0_INDX_SHIFT)
#define G2SB_CTX6_INCR_SYNCPT_0_INDX_RANGE                      7:0
#define G2SB_CTX6_INCR_SYNCPT_0_INDX_WOFFSET                    0x0
#define G2SB_CTX6_INCR_SYNCPT_0_INDX_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_INCR_SYNCPT_0_INDX_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define G2SB_CTX6_INCR_SYNCPT_0_INDX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_INCR_SYNCPT_0_INDX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_INCR_SYNCPT_CNTRL_0
#define G2SB_CTX6_INCR_SYNCPT_CNTRL_0                   _MK_ADDR_CONST(0x6001)
#define G2SB_CTX6_INCR_SYNCPT_CNTRL_0_SECURE                    0x0
#define G2SB_CTX6_INCR_SYNCPT_CNTRL_0_WORD_COUNT                        0x1
#define G2SB_CTX6_INCR_SYNCPT_CNTRL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_INCR_SYNCPT_CNTRL_0_RESET_MASK                        _MK_MASK_CONST(0x101)
#define G2SB_CTX6_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_INCR_SYNCPT_CNTRL_0_READ_MASK                         _MK_MASK_CONST(0x101)
#define G2SB_CTX6_INCR_SYNCPT_CNTRL_0_WRITE_MASK                        _MK_MASK_CONST(0x101)
#define G2SB_CTX6_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SHIFT                        _MK_SHIFT_CONST(8)
#define G2SB_CTX6_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX6_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SHIFT)
#define G2SB_CTX6_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_RANGE                        8:8
#define G2SB_CTX6_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_WOFFSET                      0x0
#define G2SB_CTX6_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_CTX6_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX6_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX6_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX6_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SHIFT)
#define G2SB_CTX6_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_RANGE                      0:0
#define G2SB_CTX6_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_WOFFSET                    0x0
#define G2SB_CTX6_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define G2SB_CTX6_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_INCR_SYNCPT_ERROR_0
#define G2SB_CTX6_INCR_SYNCPT_ERROR_0                   _MK_ADDR_CONST(0x6002)
#define G2SB_CTX6_INCR_SYNCPT_ERROR_0_SECURE                    0x0
#define G2SB_CTX6_INCR_SYNCPT_ERROR_0_WORD_COUNT                        0x1
#define G2SB_CTX6_INCR_SYNCPT_ERROR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_INCR_SYNCPT_ERROR_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_INCR_SYNCPT_ERROR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_INCR_SYNCPT_ERROR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_INCR_SYNCPT_ERROR_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_INCR_SYNCPT_ERROR_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_INCR_SYNCPT_ERROR_0_COND_STATUS_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX6_INCR_SYNCPT_ERROR_0_COND_STATUS_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX6_INCR_SYNCPT_ERROR_0_COND_STATUS_SHIFT)
#define G2SB_CTX6_INCR_SYNCPT_ERROR_0_COND_STATUS_RANGE                 31:0
#define G2SB_CTX6_INCR_SYNCPT_ERROR_0_COND_STATUS_WOFFSET                       0x0
#define G2SB_CTX6_INCR_SYNCPT_ERROR_0_COND_STATUS_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_INCR_SYNCPT_ERROR_0_COND_STATUS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_INCR_SYNCPT_ERROR_0_COND_STATUS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_INCR_SYNCPT_ERROR_0_COND_STATUS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 24579 [0x6003]

// Reserved address 24580 [0x6004]

// Reserved address 24581 [0x6005]

// Reserved address 24582 [0x6006]

// Reserved address 24583 [0x6007]

// Register G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0
#define G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0                      _MK_ADDR_CONST(0x6008)
#define G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0_SECURE                       0x0
#define G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0_WORD_COUNT                   0x1
#define G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0_READ_MASK                    _MK_MASK_CONST(0x1f03ff)
#define G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0_WRITE_MASK                   _MK_MASK_CONST(0x1f0000)
#define G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_FIELD                     _MK_FIELD_CONST(0x3ff, G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_SHIFT)
#define G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_RANGE                     9:0
#define G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_WOFFSET                   0x0
#define G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_FIELD                   _MK_FIELD_CONST(0xf, G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_SHIFT)
#define G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_RANGE                   19:16
#define G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_WOFFSET                 0x0
#define G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_SHIFT                      _MK_SHIFT_CONST(20)
#define G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_SHIFT)
#define G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_RANGE                      20:20
#define G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_WOFFSET                    0x0
#define G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2TRIGGER_0
#define G2SB_CTX6_G2TRIGGER_0                   _MK_ADDR_CONST(0x6009)
#define G2SB_CTX6_G2TRIGGER_0_SECURE                    0x0
#define G2SB_CTX6_G2TRIGGER_0_WORD_COUNT                        0x1
#define G2SB_CTX6_G2TRIGGER_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TRIGGER_0_RESET_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX6_G2TRIGGER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TRIGGER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TRIGGER_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define G2SB_CTX6_G2TRIGGER_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX6_G2TRIGGER_0_TRIGGER_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2TRIGGER_0_TRIGGER_FIELD                     _MK_FIELD_CONST(0xffff, G2SB_CTX6_G2TRIGGER_0_TRIGGER_SHIFT)
#define G2SB_CTX6_G2TRIGGER_0_TRIGGER_RANGE                     15:0
#define G2SB_CTX6_G2TRIGGER_0_TRIGGER_WOFFSET                   0x0
#define G2SB_CTX6_G2TRIGGER_0_TRIGGER_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TRIGGER_0_TRIGGER_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define G2SB_CTX6_G2TRIGGER_0_TRIGGER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TRIGGER_0_TRIGGER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2TRIGGER1_0
#define G2SB_CTX6_G2TRIGGER1_0                  _MK_ADDR_CONST(0x600a)
#define G2SB_CTX6_G2TRIGGER1_0_SECURE                   0x0
#define G2SB_CTX6_G2TRIGGER1_0_WORD_COUNT                       0x1
#define G2SB_CTX6_G2TRIGGER1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TRIGGER1_0_RESET_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX6_G2TRIGGER1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TRIGGER1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TRIGGER1_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX6_G2TRIGGER1_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX6_G2TRIGGER1_0_TRIGGER1_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2TRIGGER1_0_TRIGGER1_FIELD                   _MK_FIELD_CONST(0xffff, G2SB_CTX6_G2TRIGGER1_0_TRIGGER1_SHIFT)
#define G2SB_CTX6_G2TRIGGER1_0_TRIGGER1_RANGE                   15:0
#define G2SB_CTX6_G2TRIGGER1_0_TRIGGER1_WOFFSET                 0x0
#define G2SB_CTX6_G2TRIGGER1_0_TRIGGER1_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TRIGGER1_0_TRIGGER1_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define G2SB_CTX6_G2TRIGGER1_0_TRIGGER1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TRIGGER1_0_TRIGGER1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2TRIGGER2_0
#define G2SB_CTX6_G2TRIGGER2_0                  _MK_ADDR_CONST(0x600b)
#define G2SB_CTX6_G2TRIGGER2_0_SECURE                   0x0
#define G2SB_CTX6_G2TRIGGER2_0_WORD_COUNT                       0x1
#define G2SB_CTX6_G2TRIGGER2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TRIGGER2_0_RESET_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX6_G2TRIGGER2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TRIGGER2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TRIGGER2_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX6_G2TRIGGER2_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX6_G2TRIGGER2_0_TRIGGER2_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2TRIGGER2_0_TRIGGER2_FIELD                   _MK_FIELD_CONST(0xffff, G2SB_CTX6_G2TRIGGER2_0_TRIGGER2_SHIFT)
#define G2SB_CTX6_G2TRIGGER2_0_TRIGGER2_RANGE                   15:0
#define G2SB_CTX6_G2TRIGGER2_0_TRIGGER2_WOFFSET                 0x0
#define G2SB_CTX6_G2TRIGGER2_0_TRIGGER2_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TRIGGER2_0_TRIGGER2_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define G2SB_CTX6_G2TRIGGER2_0_TRIGGER2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TRIGGER2_0_TRIGGER2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2CMDSEL_0
#define G2SB_CTX6_G2CMDSEL_0                    _MK_ADDR_CONST(0x600c)
#define G2SB_CTX6_G2CMDSEL_0_SECURE                     0x0
#define G2SB_CTX6_G2CMDSEL_0_WORD_COUNT                         0x1
#define G2SB_CTX6_G2CMDSEL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_RESET_MASK                         _MK_MASK_CONST(0x1100d7f1)
#define G2SB_CTX6_G2CMDSEL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_READ_MASK                  _MK_MASK_CONST(0x1fffd7f1)
#define G2SB_CTX6_G2CMDSEL_0_WRITE_MASK                         _MK_MASK_CONST(0x1fffd7f0)
#define G2SB_CTX6_G2CMDSEL_0_SBOR2D_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2CMDSEL_0_SBOR2D_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CMDSEL_0_SBOR2D_SHIFT)
#define G2SB_CTX6_G2CMDSEL_0_SBOR2D_RANGE                       0:0
#define G2SB_CTX6_G2CMDSEL_0_SBOR2D_WOFFSET                     0x0
#define G2SB_CTX6_G2CMDSEL_0_SBOR2D_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_SBOR2D_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CMDSEL_0_SBOR2D_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_SBOR2D_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_SBOR2D_G2                  _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CMDSEL_0_SBOR2D_SB                  _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2CMDSEL_0_CBENABLE_SHIFT                     _MK_SHIFT_CONST(4)
#define G2SB_CTX6_G2CMDSEL_0_CBENABLE_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CMDSEL_0_CBENABLE_SHIFT)
#define G2SB_CTX6_G2CMDSEL_0_CBENABLE_RANGE                     4:4
#define G2SB_CTX6_G2CMDSEL_0_CBENABLE_WOFFSET                   0x0
#define G2SB_CTX6_G2CMDSEL_0_CBENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_CBENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CMDSEL_0_CBENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_CBENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_CBENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CMDSEL_0_CBENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2CMDSEL_0_VITRIGGER_SHIFT                    _MK_SHIFT_CONST(5)
#define G2SB_CTX6_G2CMDSEL_0_VITRIGGER_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CMDSEL_0_VITRIGGER_SHIFT)
#define G2SB_CTX6_G2CMDSEL_0_VITRIGGER_RANGE                    5:5
#define G2SB_CTX6_G2CMDSEL_0_VITRIGGER_WOFFSET                  0x0
#define G2SB_CTX6_G2CMDSEL_0_VITRIGGER_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_VITRIGGER_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CMDSEL_0_VITRIGGER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_VITRIGGER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CMDSEL_0_HOSTTRIGGER_SHIFT                  _MK_SHIFT_CONST(6)
#define G2SB_CTX6_G2CMDSEL_0_HOSTTRIGGER_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CMDSEL_0_HOSTTRIGGER_SHIFT)
#define G2SB_CTX6_G2CMDSEL_0_HOSTTRIGGER_RANGE                  6:6
#define G2SB_CTX6_G2CMDSEL_0_HOSTTRIGGER_WOFFSET                        0x0
#define G2SB_CTX6_G2CMDSEL_0_HOSTTRIGGER_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_HOSTTRIGGER_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CMDSEL_0_HOSTTRIGGER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_HOSTTRIGGER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CMDSEL_0_CBSBDISABLE_SHIFT                  _MK_SHIFT_CONST(7)
#define G2SB_CTX6_G2CMDSEL_0_CBSBDISABLE_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CMDSEL_0_CBSBDISABLE_SHIFT)
#define G2SB_CTX6_G2CMDSEL_0_CBSBDISABLE_RANGE                  7:7
#define G2SB_CTX6_G2CMDSEL_0_CBSBDISABLE_WOFFSET                        0x0
#define G2SB_CTX6_G2CMDSEL_0_CBSBDISABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_CBSBDISABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CMDSEL_0_CBSBDISABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_CBSBDISABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CMDSEL_0_G2OUTPUT_SHIFT                     _MK_SHIFT_CONST(8)
#define G2SB_CTX6_G2CMDSEL_0_G2OUTPUT_FIELD                     _MK_FIELD_CONST(0x3, G2SB_CTX6_G2CMDSEL_0_G2OUTPUT_SHIFT)
#define G2SB_CTX6_G2CMDSEL_0_G2OUTPUT_RANGE                     9:8
#define G2SB_CTX6_G2CMDSEL_0_G2OUTPUT_WOFFSET                   0x0
#define G2SB_CTX6_G2CMDSEL_0_G2OUTPUT_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_G2OUTPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define G2SB_CTX6_G2CMDSEL_0_G2OUTPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_G2OUTPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_G2OUTPUT_MEMORY                    _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CMDSEL_0_G2OUTPUT_EPP                       _MK_ENUM_CONST(1)
#define G2SB_CTX6_G2CMDSEL_0_G2OUTPUT_RESERVED2                 _MK_ENUM_CONST(2)
#define G2SB_CTX6_G2CMDSEL_0_G2OUTPUT_RESERVED3                 _MK_ENUM_CONST(3)

#define G2SB_CTX6_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_SHIFT                       _MK_SHIFT_CONST(10)
#define G2SB_CTX6_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_SHIFT)
#define G2SB_CTX6_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_RANGE                       10:10
#define G2SB_CTX6_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_WOFFSET                     0x0
#define G2SB_CTX6_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2CMDSEL_0_LINK_WAIT_BUF_END_SHIFT                    _MK_SHIFT_CONST(12)
#define G2SB_CTX6_G2CMDSEL_0_LINK_WAIT_BUF_END_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CMDSEL_0_LINK_WAIT_BUF_END_SHIFT)
#define G2SB_CTX6_G2CMDSEL_0_LINK_WAIT_BUF_END_RANGE                    12:12
#define G2SB_CTX6_G2CMDSEL_0_LINK_WAIT_BUF_END_WOFFSET                  0x0
#define G2SB_CTX6_G2CMDSEL_0_LINK_WAIT_BUF_END_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_LINK_WAIT_BUF_END_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CMDSEL_0_LINK_WAIT_BUF_END_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_LINK_WAIT_BUF_END_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CMDSEL_0_FRAME_START_SHIFT                  _MK_SHIFT_CONST(14)
#define G2SB_CTX6_G2CMDSEL_0_FRAME_START_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CMDSEL_0_FRAME_START_SHIFT)
#define G2SB_CTX6_G2CMDSEL_0_FRAME_START_RANGE                  14:14
#define G2SB_CTX6_G2CMDSEL_0_FRAME_START_WOFFSET                        0x0
#define G2SB_CTX6_G2CMDSEL_0_FRAME_START_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_FRAME_START_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CMDSEL_0_FRAME_START_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_FRAME_START_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CMDSEL_0_FRAME_END_SHIFT                    _MK_SHIFT_CONST(15)
#define G2SB_CTX6_G2CMDSEL_0_FRAME_END_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CMDSEL_0_FRAME_END_SHIFT)
#define G2SB_CTX6_G2CMDSEL_0_FRAME_END_RANGE                    15:15
#define G2SB_CTX6_G2CMDSEL_0_FRAME_END_WOFFSET                  0x0
#define G2SB_CTX6_G2CMDSEL_0_FRAME_END_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_FRAME_END_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CMDSEL_0_FRAME_END_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_FRAME_END_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CMDSEL_0_BUFFER_INDEX_SHIFT                 _MK_SHIFT_CONST(16)
#define G2SB_CTX6_G2CMDSEL_0_BUFFER_INDEX_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX6_G2CMDSEL_0_BUFFER_INDEX_SHIFT)
#define G2SB_CTX6_G2CMDSEL_0_BUFFER_INDEX_RANGE                 23:16
#define G2SB_CTX6_G2CMDSEL_0_BUFFER_INDEX_WOFFSET                       0x0
#define G2SB_CTX6_G2CMDSEL_0_BUFFER_INDEX_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_BUFFER_INDEX_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_BUFFER_INDEX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_BUFFER_INDEX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CMDSEL_0_LINKEN_SHIFT                       _MK_SHIFT_CONST(24)
#define G2SB_CTX6_G2CMDSEL_0_LINKEN_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CMDSEL_0_LINKEN_SHIFT)
#define G2SB_CTX6_G2CMDSEL_0_LINKEN_RANGE                       24:24
#define G2SB_CTX6_G2CMDSEL_0_LINKEN_WOFFSET                     0x0
#define G2SB_CTX6_G2CMDSEL_0_LINKEN_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_LINKEN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CMDSEL_0_LINKEN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_LINKEN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CMDSEL_0_LINKVAL_SHIFT                      _MK_SHIFT_CONST(25)
#define G2SB_CTX6_G2CMDSEL_0_LINKVAL_FIELD                      _MK_FIELD_CONST(0x7, G2SB_CTX6_G2CMDSEL_0_LINKVAL_SHIFT)
#define G2SB_CTX6_G2CMDSEL_0_LINKVAL_RANGE                      27:25
#define G2SB_CTX6_G2CMDSEL_0_LINKVAL_WOFFSET                    0x0
#define G2SB_CTX6_G2CMDSEL_0_LINKVAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_LINKVAL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_LINKVAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_LINKVAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CMDSEL_0_PRIORITY_SHIFT                     _MK_SHIFT_CONST(28)
#define G2SB_CTX6_G2CMDSEL_0_PRIORITY_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CMDSEL_0_PRIORITY_SHIFT)
#define G2SB_CTX6_G2CMDSEL_0_PRIORITY_RANGE                     28:28
#define G2SB_CTX6_G2CMDSEL_0_PRIORITY_WOFFSET                   0x0
#define G2SB_CTX6_G2CMDSEL_0_PRIORITY_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_PRIORITY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CMDSEL_0_PRIORITY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_PRIORITY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMDSEL_0_PRIORITY_LOW                       _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CMDSEL_0_PRIORITY_HIGH                      _MK_ENUM_CONST(1)


// Register G2SB_CTX6_G2RAISE_0
#define G2SB_CTX6_G2RAISE_0                     _MK_ADDR_CONST(0x600d)
#define G2SB_CTX6_G2RAISE_0_SECURE                      0x0
#define G2SB_CTX6_G2RAISE_0_WORD_COUNT                  0x1
#define G2SB_CTX6_G2RAISE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2RAISE_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2RAISE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2RAISE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2RAISE_0_READ_MASK                   _MK_MASK_CONST(0xf001f)
#define G2SB_CTX6_G2RAISE_0_WRITE_MASK                  _MK_MASK_CONST(0xf001f)
#define G2SB_CTX6_G2RAISE_0_RAISE_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2RAISE_0_RAISE_FIELD                 _MK_FIELD_CONST(0x1f, G2SB_CTX6_G2RAISE_0_RAISE_SHIFT)
#define G2SB_CTX6_G2RAISE_0_RAISE_RANGE                 4:0
#define G2SB_CTX6_G2RAISE_0_RAISE_WOFFSET                       0x0
#define G2SB_CTX6_G2RAISE_0_RAISE_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2RAISE_0_RAISE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2RAISE_0_RAISE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2RAISE_0_RAISE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2RAISE_0_RAISECHANNEL_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_CTX6_G2RAISE_0_RAISECHANNEL_FIELD                  _MK_FIELD_CONST(0xf, G2SB_CTX6_G2RAISE_0_RAISECHANNEL_SHIFT)
#define G2SB_CTX6_G2RAISE_0_RAISECHANNEL_RANGE                  19:16
#define G2SB_CTX6_G2RAISE_0_RAISECHANNEL_WOFFSET                        0x0
#define G2SB_CTX6_G2RAISE_0_RAISECHANNEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2RAISE_0_RAISECHANNEL_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2RAISE_0_RAISECHANNEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2RAISE_0_RAISECHANNEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 24590 [0x600e]

// Register G2SB_CTX6_G2HOSTSET_0
#define G2SB_CTX6_G2HOSTSET_0                   _MK_ADDR_CONST(0x600f)
#define G2SB_CTX6_G2HOSTSET_0_SECURE                    0x0
#define G2SB_CTX6_G2HOSTSET_0_WORD_COUNT                        0x1
#define G2SB_CTX6_G2HOSTSET_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2HOSTSET_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define G2SB_CTX6_G2HOSTSET_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2HOSTSET_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2HOSTSET_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define G2SB_CTX6_G2HOSTSET_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define G2SB_CTX6_G2HOSTSET_0_HSTLNGAP_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2HOSTSET_0_HSTLNGAP_FIELD                    _MK_FIELD_CONST(0xf, G2SB_CTX6_G2HOSTSET_0_HSTLNGAP_SHIFT)
#define G2SB_CTX6_G2HOSTSET_0_HSTLNGAP_RANGE                    3:0
#define G2SB_CTX6_G2HOSTSET_0_HSTLNGAP_WOFFSET                  0x0
#define G2SB_CTX6_G2HOSTSET_0_HSTLNGAP_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2HOSTSET_0_HSTLNGAP_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define G2SB_CTX6_G2HOSTSET_0_HSTLNGAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2HOSTSET_0_HSTLNGAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2HOSTSET_0_HSTFPXL_SHIFT                     _MK_SHIFT_CONST(4)
#define G2SB_CTX6_G2HOSTSET_0_HSTFPXL_FIELD                     _MK_FIELD_CONST(0xf, G2SB_CTX6_G2HOSTSET_0_HSTFPXL_SHIFT)
#define G2SB_CTX6_G2HOSTSET_0_HSTFPXL_RANGE                     7:4
#define G2SB_CTX6_G2HOSTSET_0_HSTFPXL_WOFFSET                   0x0
#define G2SB_CTX6_G2HOSTSET_0_HSTFPXL_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2HOSTSET_0_HSTFPXL_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define G2SB_CTX6_G2HOSTSET_0_HSTFPXL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2HOSTSET_0_HSTFPXL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2HOSTFIFO_0
#define G2SB_CTX6_G2HOSTFIFO_0                  _MK_ADDR_CONST(0x6010)
#define G2SB_CTX6_G2HOSTFIFO_0_SECURE                   0x0
#define G2SB_CTX6_G2HOSTFIFO_0_WORD_COUNT                       0x1
#define G2SB_CTX6_G2HOSTFIFO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2HOSTFIFO_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2HOSTFIFO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2HOSTFIFO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2HOSTFIFO_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2HOSTFIFO_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2HOSTFIFO_0_HOSTFIFODATA_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2HOSTFIFO_0_HOSTFIFODATA_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX6_G2HOSTFIFO_0_HOSTFIFODATA_SHIFT)
#define G2SB_CTX6_G2HOSTFIFO_0_HOSTFIFODATA_RANGE                       31:0
#define G2SB_CTX6_G2HOSTFIFO_0_HOSTFIFODATA_WOFFSET                     0x0
#define G2SB_CTX6_G2HOSTFIFO_0_HOSTFIFODATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2HOSTFIFO_0_HOSTFIFODATA_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2HOSTFIFO_0_HOSTFIFODATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2HOSTFIFO_0_HOSTFIFODATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2VDDA_0
#define G2SB_CTX6_G2VDDA_0                      _MK_ADDR_CONST(0x6011)
#define G2SB_CTX6_G2VDDA_0_SECURE                       0x0
#define G2SB_CTX6_G2VDDA_0_WORD_COUNT                   0x1
#define G2SB_CTX6_G2VDDA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2VDDA_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2VDDA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2VDDA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2VDDA_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2VDDA_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2VDDA_0_VDSTEP_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2VDDA_0_VDSTEP_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX6_G2VDDA_0_VDSTEP_SHIFT)
#define G2SB_CTX6_G2VDDA_0_VDSTEP_RANGE                 31:0
#define G2SB_CTX6_G2VDDA_0_VDSTEP_WOFFSET                       0x0
#define G2SB_CTX6_G2VDDA_0_VDSTEP_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2VDDA_0_VDSTEP_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2VDDA_0_VDSTEP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2VDDA_0_VDSTEP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2VDDAINI_0
#define G2SB_CTX6_G2VDDAINI_0                   _MK_ADDR_CONST(0x6012)
#define G2SB_CTX6_G2VDDAINI_0_SECURE                    0x0
#define G2SB_CTX6_G2VDDAINI_0_WORD_COUNT                        0x1
#define G2SB_CTX6_G2VDDAINI_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2VDDAINI_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2VDDAINI_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2VDDAINI_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2VDDAINI_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define G2SB_CTX6_G2VDDAINI_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX6_G2VDDAINI_0_VDTINI_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2VDDAINI_0_VDTINI_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX6_G2VDDAINI_0_VDTINI_SHIFT)
#define G2SB_CTX6_G2VDDAINI_0_VDTINI_RANGE                      7:0
#define G2SB_CTX6_G2VDDAINI_0_VDTINI_WOFFSET                    0x0
#define G2SB_CTX6_G2VDDAINI_0_VDTINI_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2VDDAINI_0_VDTINI_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2VDDAINI_0_VDTINI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2VDDAINI_0_VDTINI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2VDDAINI_0_VDBINI_SHIFT                      _MK_SHIFT_CONST(8)
#define G2SB_CTX6_G2VDDAINI_0_VDBINI_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX6_G2VDDAINI_0_VDBINI_SHIFT)
#define G2SB_CTX6_G2VDDAINI_0_VDBINI_RANGE                      15:8
#define G2SB_CTX6_G2VDDAINI_0_VDBINI_WOFFSET                    0x0
#define G2SB_CTX6_G2VDDAINI_0_VDBINI_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2VDDAINI_0_VDBINI_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2VDDAINI_0_VDBINI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2VDDAINI_0_VDBINI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2HDDA_0
#define G2SB_CTX6_G2HDDA_0                      _MK_ADDR_CONST(0x6013)
#define G2SB_CTX6_G2HDDA_0_SECURE                       0x0
#define G2SB_CTX6_G2HDDA_0_WORD_COUNT                   0x1
#define G2SB_CTX6_G2HDDA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2HDDA_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2HDDA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2HDDA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2HDDA_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2HDDA_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2HDDA_0_HDSTEP_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2HDDA_0_HDSTEP_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX6_G2HDDA_0_HDSTEP_SHIFT)
#define G2SB_CTX6_G2HDDA_0_HDSTEP_RANGE                 31:0
#define G2SB_CTX6_G2HDDA_0_HDSTEP_WOFFSET                       0x0
#define G2SB_CTX6_G2HDDA_0_HDSTEP_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2HDDA_0_HDSTEP_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2HDDA_0_HDSTEP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2HDDA_0_HDSTEP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2HDDAINILS_0
#define G2SB_CTX6_G2HDDAINILS_0                 _MK_ADDR_CONST(0x6014)
#define G2SB_CTX6_G2HDDAINILS_0_SECURE                  0x0
#define G2SB_CTX6_G2HDDAINILS_0_WORD_COUNT                      0x1
#define G2SB_CTX6_G2HDDAINILS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2HDDAINILS_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2HDDAINILS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2HDDAINILS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2HDDAINILS_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define G2SB_CTX6_G2HDDAINILS_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
#define G2SB_CTX6_G2HDDAINILS_0_HDINI_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2HDDAINILS_0_HDINI_FIELD                     _MK_FIELD_CONST(0xff, G2SB_CTX6_G2HDDAINILS_0_HDINI_SHIFT)
#define G2SB_CTX6_G2HDDAINILS_0_HDINI_RANGE                     7:0
#define G2SB_CTX6_G2HDDAINILS_0_HDINI_WOFFSET                   0x0
#define G2SB_CTX6_G2HDDAINILS_0_HDINI_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2HDDAINILS_0_HDINI_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2HDDAINILS_0_HDINI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2HDDAINILS_0_HDINI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2CSCFIRST_0
#define G2SB_CTX6_G2CSCFIRST_0                  _MK_ADDR_CONST(0x6015)
#define G2SB_CTX6_G2CSCFIRST_0_SECURE                   0x0
#define G2SB_CTX6_G2CSCFIRST_0_WORD_COUNT                       0x1
#define G2SB_CTX6_G2CSCFIRST_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCFIRST_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCFIRST_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCFIRST_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCFIRST_0_READ_MASK                        _MK_MASK_CONST(0xff3ff3ff)
#define G2SB_CTX6_G2CSCFIRST_0_WRITE_MASK                       _MK_MASK_CONST(0xff3ff3ff)
#define G2SB_CTX6_G2CSCFIRST_0_CUB_SHIFT                        _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2CSCFIRST_0_CUB_FIELD                        _MK_FIELD_CONST(0x3ff, G2SB_CTX6_G2CSCFIRST_0_CUB_SHIFT)
#define G2SB_CTX6_G2CSCFIRST_0_CUB_RANGE                        9:0
#define G2SB_CTX6_G2CSCFIRST_0_CUB_WOFFSET                      0x0
#define G2SB_CTX6_G2CSCFIRST_0_CUB_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCFIRST_0_CUB_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCFIRST_0_CUB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCFIRST_0_CUB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CSCFIRST_0_CVR_SHIFT                        _MK_SHIFT_CONST(12)
#define G2SB_CTX6_G2CSCFIRST_0_CVR_FIELD                        _MK_FIELD_CONST(0x3ff, G2SB_CTX6_G2CSCFIRST_0_CVR_SHIFT)
#define G2SB_CTX6_G2CSCFIRST_0_CVR_RANGE                        21:12
#define G2SB_CTX6_G2CSCFIRST_0_CVR_WOFFSET                      0x0
#define G2SB_CTX6_G2CSCFIRST_0_CVR_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCFIRST_0_CVR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCFIRST_0_CVR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCFIRST_0_CVR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CSCFIRST_0_YOS_SHIFT                        _MK_SHIFT_CONST(24)
#define G2SB_CTX6_G2CSCFIRST_0_YOS_FIELD                        _MK_FIELD_CONST(0xff, G2SB_CTX6_G2CSCFIRST_0_YOS_SHIFT)
#define G2SB_CTX6_G2CSCFIRST_0_YOS_RANGE                        31:24
#define G2SB_CTX6_G2CSCFIRST_0_YOS_WOFFSET                      0x0
#define G2SB_CTX6_G2CSCFIRST_0_YOS_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCFIRST_0_YOS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCFIRST_0_YOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCFIRST_0_YOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2CSCSECOND_0
#define G2SB_CTX6_G2CSCSECOND_0                 _MK_ADDR_CONST(0x6016)
#define G2SB_CTX6_G2CSCSECOND_0_SECURE                  0x0
#define G2SB_CTX6_G2CSCSECOND_0_WORD_COUNT                      0x1
#define G2SB_CTX6_G2CSCSECOND_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCSECOND_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCSECOND_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCSECOND_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCSECOND_0_READ_MASK                       _MK_MASK_CONST(0xff3ff1ff)
#define G2SB_CTX6_G2CSCSECOND_0_WRITE_MASK                      _MK_MASK_CONST(0xff3ff1ff)
#define G2SB_CTX6_G2CSCSECOND_0_CUG_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2CSCSECOND_0_CUG_FIELD                       _MK_FIELD_CONST(0x1ff, G2SB_CTX6_G2CSCSECOND_0_CUG_SHIFT)
#define G2SB_CTX6_G2CSCSECOND_0_CUG_RANGE                       8:0
#define G2SB_CTX6_G2CSCSECOND_0_CUG_WOFFSET                     0x0
#define G2SB_CTX6_G2CSCSECOND_0_CUG_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCSECOND_0_CUG_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCSECOND_0_CUG_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCSECOND_0_CUG_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CSCSECOND_0_CUR_SHIFT                       _MK_SHIFT_CONST(12)
#define G2SB_CTX6_G2CSCSECOND_0_CUR_FIELD                       _MK_FIELD_CONST(0x3ff, G2SB_CTX6_G2CSCSECOND_0_CUR_SHIFT)
#define G2SB_CTX6_G2CSCSECOND_0_CUR_RANGE                       21:12
#define G2SB_CTX6_G2CSCSECOND_0_CUR_WOFFSET                     0x0
#define G2SB_CTX6_G2CSCSECOND_0_CUR_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCSECOND_0_CUR_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCSECOND_0_CUR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCSECOND_0_CUR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CSCSECOND_0_CYX_SHIFT                       _MK_SHIFT_CONST(24)
#define G2SB_CTX6_G2CSCSECOND_0_CYX_FIELD                       _MK_FIELD_CONST(0xff, G2SB_CTX6_G2CSCSECOND_0_CYX_SHIFT)
#define G2SB_CTX6_G2CSCSECOND_0_CYX_RANGE                       31:24
#define G2SB_CTX6_G2CSCSECOND_0_CYX_WOFFSET                     0x0
#define G2SB_CTX6_G2CSCSECOND_0_CYX_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCSECOND_0_CYX_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCSECOND_0_CYX_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCSECOND_0_CYX_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2CSCTHIRD_0
#define G2SB_CTX6_G2CSCTHIRD_0                  _MK_ADDR_CONST(0x6017)
#define G2SB_CTX6_G2CSCTHIRD_0_SECURE                   0x0
#define G2SB_CTX6_G2CSCTHIRD_0_WORD_COUNT                       0x1
#define G2SB_CTX6_G2CSCTHIRD_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCTHIRD_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCTHIRD_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCTHIRD_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCTHIRD_0_READ_MASK                        _MK_MASK_CONST(0x3ff01ff)
#define G2SB_CTX6_G2CSCTHIRD_0_WRITE_MASK                       _MK_MASK_CONST(0x3ff01ff)
#define G2SB_CTX6_G2CSCTHIRD_0_CVG_SHIFT                        _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2CSCTHIRD_0_CVG_FIELD                        _MK_FIELD_CONST(0x1ff, G2SB_CTX6_G2CSCTHIRD_0_CVG_SHIFT)
#define G2SB_CTX6_G2CSCTHIRD_0_CVG_RANGE                        8:0
#define G2SB_CTX6_G2CSCTHIRD_0_CVG_WOFFSET                      0x0
#define G2SB_CTX6_G2CSCTHIRD_0_CVG_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCTHIRD_0_CVG_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCTHIRD_0_CVG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCTHIRD_0_CVG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CSCTHIRD_0_CVB_SHIFT                        _MK_SHIFT_CONST(16)
#define G2SB_CTX6_G2CSCTHIRD_0_CVB_FIELD                        _MK_FIELD_CONST(0x3ff, G2SB_CTX6_G2CSCTHIRD_0_CVB_SHIFT)
#define G2SB_CTX6_G2CSCTHIRD_0_CVB_RANGE                        25:16
#define G2SB_CTX6_G2CSCTHIRD_0_CVB_WOFFSET                      0x0
#define G2SB_CTX6_G2CSCTHIRD_0_CVB_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCTHIRD_0_CVB_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCTHIRD_0_CVB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCTHIRD_0_CVB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2CMKEYL_0
#define G2SB_CTX6_G2CMKEYL_0                    _MK_ADDR_CONST(0x6018)
#define G2SB_CTX6_G2CMKEYL_0_SECURE                     0x0
#define G2SB_CTX6_G2CMKEYL_0_WORD_COUNT                         0x1
#define G2SB_CTX6_G2CMKEYL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMKEYL_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMKEYL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMKEYL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMKEYL_0_READ_MASK                  _MK_MASK_CONST(0xffffff)
#define G2SB_CTX6_G2CMKEYL_0_WRITE_MASK                         _MK_MASK_CONST(0xffffff)
#define G2SB_CTX6_G2CMKEYL_0_CKBL_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2CMKEYL_0_CKBL_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX6_G2CMKEYL_0_CKBL_SHIFT)
#define G2SB_CTX6_G2CMKEYL_0_CKBL_RANGE                 7:0
#define G2SB_CTX6_G2CMKEYL_0_CKBL_WOFFSET                       0x0
#define G2SB_CTX6_G2CMKEYL_0_CKBL_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMKEYL_0_CKBL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMKEYL_0_CKBL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMKEYL_0_CKBL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CMKEYL_0_CKGL_SHIFT                 _MK_SHIFT_CONST(8)
#define G2SB_CTX6_G2CMKEYL_0_CKGL_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX6_G2CMKEYL_0_CKGL_SHIFT)
#define G2SB_CTX6_G2CMKEYL_0_CKGL_RANGE                 15:8
#define G2SB_CTX6_G2CMKEYL_0_CKGL_WOFFSET                       0x0
#define G2SB_CTX6_G2CMKEYL_0_CKGL_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMKEYL_0_CKGL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMKEYL_0_CKGL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMKEYL_0_CKGL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CMKEYL_0_CKRL_SHIFT                 _MK_SHIFT_CONST(16)
#define G2SB_CTX6_G2CMKEYL_0_CKRL_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX6_G2CMKEYL_0_CKRL_SHIFT)
#define G2SB_CTX6_G2CMKEYL_0_CKRL_RANGE                 23:16
#define G2SB_CTX6_G2CMKEYL_0_CKRL_WOFFSET                       0x0
#define G2SB_CTX6_G2CMKEYL_0_CKRL_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMKEYL_0_CKRL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMKEYL_0_CKRL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMKEYL_0_CKRL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2CMKEYU_0
#define G2SB_CTX6_G2CMKEYU_0                    _MK_ADDR_CONST(0x6019)
#define G2SB_CTX6_G2CMKEYU_0_SECURE                     0x0
#define G2SB_CTX6_G2CMKEYU_0_WORD_COUNT                         0x1
#define G2SB_CTX6_G2CMKEYU_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMKEYU_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMKEYU_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMKEYU_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMKEYU_0_READ_MASK                  _MK_MASK_CONST(0xffffff)
#define G2SB_CTX6_G2CMKEYU_0_WRITE_MASK                         _MK_MASK_CONST(0xffffff)
#define G2SB_CTX6_G2CMKEYU_0_CKBU_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2CMKEYU_0_CKBU_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX6_G2CMKEYU_0_CKBU_SHIFT)
#define G2SB_CTX6_G2CMKEYU_0_CKBU_RANGE                 7:0
#define G2SB_CTX6_G2CMKEYU_0_CKBU_WOFFSET                       0x0
#define G2SB_CTX6_G2CMKEYU_0_CKBU_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMKEYU_0_CKBU_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMKEYU_0_CKBU_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMKEYU_0_CKBU_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CMKEYU_0_CKGU_SHIFT                 _MK_SHIFT_CONST(8)
#define G2SB_CTX6_G2CMKEYU_0_CKGU_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX6_G2CMKEYU_0_CKGU_SHIFT)
#define G2SB_CTX6_G2CMKEYU_0_CKGU_RANGE                 15:8
#define G2SB_CTX6_G2CMKEYU_0_CKGU_WOFFSET                       0x0
#define G2SB_CTX6_G2CMKEYU_0_CKGU_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMKEYU_0_CKGU_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMKEYU_0_CKGU_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMKEYU_0_CKGU_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CMKEYU_0_CKRU_SHIFT                 _MK_SHIFT_CONST(16)
#define G2SB_CTX6_G2CMKEYU_0_CKRU_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX6_G2CMKEYU_0_CKRU_SHIFT)
#define G2SB_CTX6_G2CMKEYU_0_CKRU_RANGE                 23:16
#define G2SB_CTX6_G2CMKEYU_0_CKRU_WOFFSET                       0x0
#define G2SB_CTX6_G2CMKEYU_0_CKRU_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMKEYU_0_CKRU_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMKEYU_0_CKRU_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CMKEYU_0_CKRU_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2UBA_A_0
#define G2SB_CTX6_G2UBA_A_0                     _MK_ADDR_CONST(0x601a)
#define G2SB_CTX6_G2UBA_A_0_SECURE                      0x0
#define G2SB_CTX6_G2UBA_A_0_WORD_COUNT                  0x1
#define G2SB_CTX6_G2UBA_A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2UBA_A_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2UBA_A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2UBA_A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2UBA_A_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2UBA_A_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2UBA_A_0_SU1SA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2UBA_A_0_SU1SA_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX6_G2UBA_A_0_SU1SA_SHIFT)
#define G2SB_CTX6_G2UBA_A_0_SU1SA_RANGE                 31:0
#define G2SB_CTX6_G2UBA_A_0_SU1SA_WOFFSET                       0x0
#define G2SB_CTX6_G2UBA_A_0_SU1SA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2UBA_A_0_SU1SA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2UBA_A_0_SU1SA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2UBA_A_0_SU1SA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2VBA_A_0
#define G2SB_CTX6_G2VBA_A_0                     _MK_ADDR_CONST(0x601b)
#define G2SB_CTX6_G2VBA_A_0_SECURE                      0x0
#define G2SB_CTX6_G2VBA_A_0_WORD_COUNT                  0x1
#define G2SB_CTX6_G2VBA_A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2VBA_A_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2VBA_A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2VBA_A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2VBA_A_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2VBA_A_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2VBA_A_0_SV1SA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2VBA_A_0_SV1SA_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX6_G2VBA_A_0_SV1SA_SHIFT)
#define G2SB_CTX6_G2VBA_A_0_SV1SA_RANGE                 31:0
#define G2SB_CTX6_G2VBA_A_0_SV1SA_WOFFSET                       0x0
#define G2SB_CTX6_G2VBA_A_0_SV1SA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2VBA_A_0_SV1SA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2VBA_A_0_SV1SA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2VBA_A_0_SV1SA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2SBFORMAT_0
#define G2SB_CTX6_G2SBFORMAT_0                  _MK_ADDR_CONST(0x601c)
#define G2SB_CTX6_G2SBFORMAT_0_SECURE                   0x0
#define G2SB_CTX6_G2SBFORMAT_0_WORD_COUNT                       0x1
#define G2SB_CTX6_G2SBFORMAT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SBFORMAT_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SBFORMAT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SBFORMAT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SBFORMAT_0_READ_MASK                        _MK_MASK_CONST(0xffffdf1f)
#define G2SB_CTX6_G2SBFORMAT_0_WRITE_MASK                       _MK_MASK_CONST(0xffffdf1f)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_FIELD                      _MK_FIELD_CONST(0x1f, G2SB_CTX6_G2SBFORMAT_0_SIFMT_SHIFT)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_RANGE                      4:0
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_WOFFSET                    0x0
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_U8Y8V8Y8_OB                        _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_Y8U8Y8V8_OB                        _MK_ENUM_CONST(1)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_Y8V8Y8U8_OB                        _MK_ENUM_CONST(2)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_V8Y8U8Y8_OB                        _MK_ENUM_CONST(3)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_U8Y8V8Y8_TC                        _MK_ENUM_CONST(4)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_Y8U8Y8V8_TC                        _MK_ENUM_CONST(5)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_Y8V8Y8U8_TC                        _MK_ENUM_CONST(6)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_V8Y8U8Y8_TC                        _MK_ENUM_CONST(7)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_B5G6R5                     _MK_ENUM_CONST(8)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_RESERVED9                  _MK_ENUM_CONST(9)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_RESERVED10                 _MK_ENUM_CONST(10)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_RESERVED11                 _MK_ENUM_CONST(11)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_B5G6R5BS                   _MK_ENUM_CONST(12)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_RESERVED13                 _MK_ENUM_CONST(13)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_R8G8B8A8                   _MK_ENUM_CONST(14)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_B8G8R8A8                   _MK_ENUM_CONST(15)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_RESERVED16                 _MK_ENUM_CONST(16)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_RESERVED17                 _MK_ENUM_CONST(17)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_RESERVED18                 _MK_ENUM_CONST(18)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_RESERVED19                 _MK_ENUM_CONST(19)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_RESERVED20                 _MK_ENUM_CONST(20)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_RESERVED21                 _MK_ENUM_CONST(21)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_RESERVED22                 _MK_ENUM_CONST(22)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_RESERVED23                 _MK_ENUM_CONST(23)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_RESERVED24                 _MK_ENUM_CONST(24)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_RESERVED25                 _MK_ENUM_CONST(25)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_RESERVED26                 _MK_ENUM_CONST(26)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_RESERVED27                 _MK_ENUM_CONST(27)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_RESERVED28                 _MK_ENUM_CONST(28)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_RESERVED29                 _MK_ENUM_CONST(29)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_RESERVED30                 _MK_ENUM_CONST(30)
#define G2SB_CTX6_G2SBFORMAT_0_SIFMT_RESERVED31                 _MK_ENUM_CONST(31)

#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_SHIFT                      _MK_SHIFT_CONST(8)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_FIELD                      _MK_FIELD_CONST(0x1f, G2SB_CTX6_G2SBFORMAT_0_DIFMT_SHIFT)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_RANGE                      12:8
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_WOFFSET                    0x0
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_U8Y8V8Y8_OB                        _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_Y8U8Y8V8_OB                        _MK_ENUM_CONST(1)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_Y8V8Y8U8_OB                        _MK_ENUM_CONST(2)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_V8Y8U8Y8_OB                        _MK_ENUM_CONST(3)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_U8Y8V8Y8_TC                        _MK_ENUM_CONST(4)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_Y8U8Y8V8_TC                        _MK_ENUM_CONST(5)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_Y8V8Y8U8_TC                        _MK_ENUM_CONST(6)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_V8Y8U8Y8_TC                        _MK_ENUM_CONST(7)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_B5G6R5                     _MK_ENUM_CONST(8)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_RESERVED9                  _MK_ENUM_CONST(9)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_RESERVED10                 _MK_ENUM_CONST(10)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_RESERVED11                 _MK_ENUM_CONST(11)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_B5G6R5BS                   _MK_ENUM_CONST(12)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_RESERVED13                 _MK_ENUM_CONST(13)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_R8G8B8A8                   _MK_ENUM_CONST(14)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_B8G8R8A8                   _MK_ENUM_CONST(15)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_RESERVED16                 _MK_ENUM_CONST(16)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_RESERVED17                 _MK_ENUM_CONST(17)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_RESERVED18                 _MK_ENUM_CONST(18)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_RESERVED19                 _MK_ENUM_CONST(19)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_RESERVED20                 _MK_ENUM_CONST(20)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_RESERVED21                 _MK_ENUM_CONST(21)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_RESERVED22                 _MK_ENUM_CONST(22)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_RESERVED23                 _MK_ENUM_CONST(23)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_RESERVED24                 _MK_ENUM_CONST(24)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_RESERVED25                 _MK_ENUM_CONST(25)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_RESERVED26                 _MK_ENUM_CONST(26)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_RESERVED27                 _MK_ENUM_CONST(27)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_RESERVED28                 _MK_ENUM_CONST(28)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_RESERVED29                 _MK_ENUM_CONST(29)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_RESERVED30                 _MK_ENUM_CONST(30)
#define G2SB_CTX6_G2SBFORMAT_0_DIFMT_RESERVED31                 _MK_ENUM_CONST(31)

#define G2SB_CTX6_G2SBFORMAT_0_RAISEBUFFEREN_SHIFT                      _MK_SHIFT_CONST(14)
#define G2SB_CTX6_G2SBFORMAT_0_RAISEBUFFEREN_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX6_G2SBFORMAT_0_RAISEBUFFEREN_SHIFT)
#define G2SB_CTX6_G2SBFORMAT_0_RAISEBUFFEREN_RANGE                      14:14
#define G2SB_CTX6_G2SBFORMAT_0_RAISEBUFFEREN_WOFFSET                    0x0
#define G2SB_CTX6_G2SBFORMAT_0_RAISEBUFFEREN_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SBFORMAT_0_RAISEBUFFEREN_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SBFORMAT_0_RAISEBUFFEREN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SBFORMAT_0_RAISEBUFFEREN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SBFORMAT_0_RAISEBUFFEREN_DISABLE                    _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2SBFORMAT_0_RAISEBUFFEREN_ENABLE                     _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2SBFORMAT_0_RAISEFRAMEEN_SHIFT                       _MK_SHIFT_CONST(15)
#define G2SB_CTX6_G2SBFORMAT_0_RAISEFRAMEEN_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX6_G2SBFORMAT_0_RAISEFRAMEEN_SHIFT)
#define G2SB_CTX6_G2SBFORMAT_0_RAISEFRAMEEN_RANGE                       15:15
#define G2SB_CTX6_G2SBFORMAT_0_RAISEFRAMEEN_WOFFSET                     0x0
#define G2SB_CTX6_G2SBFORMAT_0_RAISEFRAMEEN_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SBFORMAT_0_RAISEFRAMEEN_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SBFORMAT_0_RAISEFRAMEEN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SBFORMAT_0_RAISEFRAMEEN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SBFORMAT_0_RAISEFRAMEEN_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2SBFORMAT_0_RAISEFRAMEEN_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2SBFORMAT_0_RAISEBUFFERVALUE_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX6_G2SBFORMAT_0_RAISEBUFFERVALUE_FIELD                   _MK_FIELD_CONST(0xff, G2SB_CTX6_G2SBFORMAT_0_RAISEBUFFERVALUE_SHIFT)
#define G2SB_CTX6_G2SBFORMAT_0_RAISEBUFFERVALUE_RANGE                   23:16
#define G2SB_CTX6_G2SBFORMAT_0_RAISEBUFFERVALUE_WOFFSET                 0x0
#define G2SB_CTX6_G2SBFORMAT_0_RAISEBUFFERVALUE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SBFORMAT_0_RAISEBUFFERVALUE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SBFORMAT_0_RAISEBUFFERVALUE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SBFORMAT_0_RAISEBUFFERVALUE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2SBFORMAT_0_RAISEFRAMEVALUE_SHIFT                    _MK_SHIFT_CONST(24)
#define G2SB_CTX6_G2SBFORMAT_0_RAISEFRAMEVALUE_FIELD                    _MK_FIELD_CONST(0xff, G2SB_CTX6_G2SBFORMAT_0_RAISEFRAMEVALUE_SHIFT)
#define G2SB_CTX6_G2SBFORMAT_0_RAISEFRAMEVALUE_RANGE                    31:24
#define G2SB_CTX6_G2SBFORMAT_0_RAISEFRAMEVALUE_WOFFSET                  0x0
#define G2SB_CTX6_G2SBFORMAT_0_RAISEFRAMEVALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SBFORMAT_0_RAISEFRAMEVALUE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SBFORMAT_0_RAISEFRAMEVALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SBFORMAT_0_RAISEFRAMEVALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2CONTROLSB_0
#define G2SB_CTX6_G2CONTROLSB_0                 _MK_ADDR_CONST(0x601d)
#define G2SB_CTX6_G2CONTROLSB_0_SECURE                  0x0
#define G2SB_CTX6_G2CONTROLSB_0_WORD_COUNT                      0x1
#define G2SB_CTX6_G2CONTROLSB_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_RESET_MASK                      _MK_MASK_CONST(0xdfffa4f8)
#define G2SB_CTX6_G2CONTROLSB_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_READ_MASK                       _MK_MASK_CONST(0xdfffa7f8)
#define G2SB_CTX6_G2CONTROLSB_0_WRITE_MASK                      _MK_MASK_CONST(0xdfffa7f8)
#define G2SB_CTX6_G2CONTROLSB_0_YUV422ROTATION_SHIFT                    _MK_SHIFT_CONST(3)
#define G2SB_CTX6_G2CONTROLSB_0_YUV422ROTATION_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLSB_0_YUV422ROTATION_SHIFT)
#define G2SB_CTX6_G2CONTROLSB_0_YUV422ROTATION_RANGE                    3:3
#define G2SB_CTX6_G2CONTROLSB_0_YUV422ROTATION_WOFFSET                  0x0
#define G2SB_CTX6_G2CONTROLSB_0_YUV422ROTATION_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_YUV422ROTATION_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLSB_0_YUV422ROTATION_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_YUV422ROTATION_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CONTROLSB_0_YUV422PLANAR_SHIFT                      _MK_SHIFT_CONST(4)
#define G2SB_CTX6_G2CONTROLSB_0_YUV422PLANAR_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLSB_0_YUV422PLANAR_SHIFT)
#define G2SB_CTX6_G2CONTROLSB_0_YUV422PLANAR_RANGE                      4:4
#define G2SB_CTX6_G2CONTROLSB_0_YUV422PLANAR_WOFFSET                    0x0
#define G2SB_CTX6_G2CONTROLSB_0_YUV422PLANAR_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_YUV422PLANAR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLSB_0_YUV422PLANAR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_YUV422PLANAR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CONTROLSB_0_IMODE_SHIFT                     _MK_SHIFT_CONST(5)
#define G2SB_CTX6_G2CONTROLSB_0_IMODE_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLSB_0_IMODE_SHIFT)
#define G2SB_CTX6_G2CONTROLSB_0_IMODE_RANGE                     5:5
#define G2SB_CTX6_G2CONTROLSB_0_IMODE_WOFFSET                   0x0
#define G2SB_CTX6_G2CONTROLSB_0_IMODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_IMODE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLSB_0_IMODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_IMODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_IMODE_MULTIPLEX                 _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLSB_0_IMODE_PLANAR                    _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2CONTROLSB_0_ENAVF_SHIFT                     _MK_SHIFT_CONST(6)
#define G2SB_CTX6_G2CONTROLSB_0_ENAVF_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLSB_0_ENAVF_SHIFT)
#define G2SB_CTX6_G2CONTROLSB_0_ENAVF_RANGE                     6:6
#define G2SB_CTX6_G2CONTROLSB_0_ENAVF_WOFFSET                   0x0
#define G2SB_CTX6_G2CONTROLSB_0_ENAVF_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_ENAVF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLSB_0_ENAVF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_ENAVF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_ENAVF_DISABLE                   _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLSB_0_ENAVF_ENABLE                    _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2CONTROLSB_0_ENAHF_SHIFT                     _MK_SHIFT_CONST(7)
#define G2SB_CTX6_G2CONTROLSB_0_ENAHF_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLSB_0_ENAHF_SHIFT)
#define G2SB_CTX6_G2CONTROLSB_0_ENAHF_RANGE                     7:7
#define G2SB_CTX6_G2CONTROLSB_0_ENAHF_WOFFSET                   0x0
#define G2SB_CTX6_G2CONTROLSB_0_ENAHF_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_ENAHF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLSB_0_ENAHF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_ENAHF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_ENAHF_DISABLE                   _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLSB_0_ENAHF_ENABLE                    _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2CONTROLSB_0_UVST_SHIFT                      _MK_SHIFT_CONST(8)
#define G2SB_CTX6_G2CONTROLSB_0_UVST_FIELD                      _MK_FIELD_CONST(0x3, G2SB_CTX6_G2CONTROLSB_0_UVST_SHIFT)
#define G2SB_CTX6_G2CONTROLSB_0_UVST_RANGE                      9:8
#define G2SB_CTX6_G2CONTROLSB_0_UVST_WOFFSET                    0x0
#define G2SB_CTX6_G2CONTROLSB_0_UVST_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_UVST_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_UVST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_UVST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_UVST_UVS2X                      _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLSB_0_UVST_UVS1X                      _MK_ENUM_CONST(1)
#define G2SB_CTX6_G2CONTROLSB_0_UVST_UVS4X                      _MK_ENUM_CONST(2)
#define G2SB_CTX6_G2CONTROLSB_0_UVST_UVS_G2UVSTRIDE                     _MK_ENUM_CONST(3)

#define G2SB_CTX6_G2CONTROLSB_0_SL_SHIFT                        _MK_SHIFT_CONST(10)
#define G2SB_CTX6_G2CONTROLSB_0_SL_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLSB_0_SL_SHIFT)
#define G2SB_CTX6_G2CONTROLSB_0_SL_RANGE                        10:10
#define G2SB_CTX6_G2CONTROLSB_0_SL_WOFFSET                      0x0
#define G2SB_CTX6_G2CONTROLSB_0_SL_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_SL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLSB_0_SL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_SL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_SL_COMMON_PAIR                  _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLSB_0_SL_DIFFERENT_PAIR                       _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2CONTROLSB_0_SISEL_SHIFT                     _MK_SHIFT_CONST(13)
#define G2SB_CTX6_G2CONTROLSB_0_SISEL_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLSB_0_SISEL_SHIFT)
#define G2SB_CTX6_G2CONTROLSB_0_SISEL_RANGE                     13:13
#define G2SB_CTX6_G2CONTROLSB_0_SISEL_WOFFSET                   0x0
#define G2SB_CTX6_G2CONTROLSB_0_SISEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_SISEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLSB_0_SISEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_SISEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_SISEL_IMAGE_BUFFER                      _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLSB_0_SISEL_HOST                      _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2CONTROLSB_0_SBLTSRC_SHIFT                   _MK_SHIFT_CONST(15)
#define G2SB_CTX6_G2CONTROLSB_0_SBLTSRC_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLSB_0_SBLTSRC_SHIFT)
#define G2SB_CTX6_G2CONTROLSB_0_SBLTSRC_RANGE                   15:15
#define G2SB_CTX6_G2CONTROLSB_0_SBLTSRC_WOFFSET                 0x0
#define G2SB_CTX6_G2CONTROLSB_0_SBLTSRC_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_SBLTSRC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLSB_0_SBLTSRC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_SBLTSRC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_SBLTSRC_CPU                     _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLSB_0_SBLTSRC_VIP                     _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2CONTROLSB_0_VFTYPE_SHIFT                    _MK_SHIFT_CONST(16)
#define G2SB_CTX6_G2CONTROLSB_0_VFTYPE_FIELD                    _MK_FIELD_CONST(0x3, G2SB_CTX6_G2CONTROLSB_0_VFTYPE_SHIFT)
#define G2SB_CTX6_G2CONTROLSB_0_VFTYPE_RANGE                    17:16
#define G2SB_CTX6_G2CONTROLSB_0_VFTYPE_WOFFSET                  0x0
#define G2SB_CTX6_G2CONTROLSB_0_VFTYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_VFTYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_CTX6_G2CONTROLSB_0_VFTYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_VFTYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_VFTYPE_INTERP                   _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLSB_0_VFTYPE_AVG25_INTERP75                   _MK_ENUM_CONST(1)
#define G2SB_CTX6_G2CONTROLSB_0_VFTYPE_AVG50_INTERP50                   _MK_ENUM_CONST(2)
#define G2SB_CTX6_G2CONTROLSB_0_VFTYPE_AVG                      _MK_ENUM_CONST(3)

#define G2SB_CTX6_G2CONTROLSB_0_VFEN_SHIFT                      _MK_SHIFT_CONST(18)
#define G2SB_CTX6_G2CONTROLSB_0_VFEN_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLSB_0_VFEN_SHIFT)
#define G2SB_CTX6_G2CONTROLSB_0_VFEN_RANGE                      18:18
#define G2SB_CTX6_G2CONTROLSB_0_VFEN_WOFFSET                    0x0
#define G2SB_CTX6_G2CONTROLSB_0_VFEN_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_VFEN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLSB_0_VFEN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_VFEN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_VFEN_DISABLE                    _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLSB_0_VFEN_ENABLE                     _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2CONTROLSB_0_DISCSC_SHIFT                    _MK_SHIFT_CONST(19)
#define G2SB_CTX6_G2CONTROLSB_0_DISCSC_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLSB_0_DISCSC_SHIFT)
#define G2SB_CTX6_G2CONTROLSB_0_DISCSC_RANGE                    19:19
#define G2SB_CTX6_G2CONTROLSB_0_DISCSC_WOFFSET                  0x0
#define G2SB_CTX6_G2CONTROLSB_0_DISCSC_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_DISCSC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLSB_0_DISCSC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_DISCSC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_DISCSC_ENABLE                   _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLSB_0_DISCSC_DISABLE                  _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2CONTROLSB_0_HFTYPE_SHIFT                    _MK_SHIFT_CONST(20)
#define G2SB_CTX6_G2CONTROLSB_0_HFTYPE_FIELD                    _MK_FIELD_CONST(0x7, G2SB_CTX6_G2CONTROLSB_0_HFTYPE_SHIFT)
#define G2SB_CTX6_G2CONTROLSB_0_HFTYPE_RANGE                    22:20
#define G2SB_CTX6_G2CONTROLSB_0_HFTYPE_WOFFSET                  0x0
#define G2SB_CTX6_G2CONTROLSB_0_HFTYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_HFTYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define G2SB_CTX6_G2CONTROLSB_0_HFTYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_HFTYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_HFTYPE_INTERP                   _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLSB_0_HFTYPE_LPF1                     _MK_ENUM_CONST(1)
#define G2SB_CTX6_G2CONTROLSB_0_HFTYPE_LPF2                     _MK_ENUM_CONST(2)
#define G2SB_CTX6_G2CONTROLSB_0_HFTYPE_LPF3                     _MK_ENUM_CONST(3)
#define G2SB_CTX6_G2CONTROLSB_0_HFTYPE_LPF4                     _MK_ENUM_CONST(4)
#define G2SB_CTX6_G2CONTROLSB_0_HFTYPE_LPF5                     _MK_ENUM_CONST(5)
#define G2SB_CTX6_G2CONTROLSB_0_HFTYPE_LPF6                     _MK_ENUM_CONST(6)
#define G2SB_CTX6_G2CONTROLSB_0_HFTYPE_DISABLE                  _MK_ENUM_CONST(7)

#define G2SB_CTX6_G2CONTROLSB_0_RANGEREDFRM_SHIFT                       _MK_SHIFT_CONST(23)
#define G2SB_CTX6_G2CONTROLSB_0_RANGEREDFRM_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLSB_0_RANGEREDFRM_SHIFT)
#define G2SB_CTX6_G2CONTROLSB_0_RANGEREDFRM_RANGE                       23:23
#define G2SB_CTX6_G2CONTROLSB_0_RANGEREDFRM_WOFFSET                     0x0
#define G2SB_CTX6_G2CONTROLSB_0_RANGEREDFRM_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_RANGEREDFRM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLSB_0_RANGEREDFRM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_RANGEREDFRM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_RANGEREDFRM_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLSB_0_RANGEREDFRM_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2CONTROLSB_0_SITYPE_SHIFT                    _MK_SHIFT_CONST(24)
#define G2SB_CTX6_G2CONTROLSB_0_SITYPE_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLSB_0_SITYPE_SHIFT)
#define G2SB_CTX6_G2CONTROLSB_0_SITYPE_RANGE                    24:24
#define G2SB_CTX6_G2CONTROLSB_0_SITYPE_WOFFSET                  0x0
#define G2SB_CTX6_G2CONTROLSB_0_SITYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_SITYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLSB_0_SITYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_SITYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_SITYPE_TOP_FIELD                        _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLSB_0_SITYPE_BOTTOM_FIELD                     _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2CONTROLSB_0_SBSEL_SHIFT                     _MK_SHIFT_CONST(25)
#define G2SB_CTX6_G2CONTROLSB_0_SBSEL_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLSB_0_SBSEL_SHIFT)
#define G2SB_CTX6_G2CONTROLSB_0_SBSEL_RANGE                     25:25
#define G2SB_CTX6_G2CONTROLSB_0_SBSEL_WOFFSET                   0x0
#define G2SB_CTX6_G2CONTROLSB_0_SBSEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_SBSEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLSB_0_SBSEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_SBSEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_SBSEL_SRC_A                     _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLSB_0_SBSEL_SRC_B                     _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2CONTROLSB_0_DBSEL_SHIFT                     _MK_SHIFT_CONST(26)
#define G2SB_CTX6_G2CONTROLSB_0_DBSEL_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLSB_0_DBSEL_SHIFT)
#define G2SB_CTX6_G2CONTROLSB_0_DBSEL_RANGE                     26:26
#define G2SB_CTX6_G2CONTROLSB_0_DBSEL_WOFFSET                   0x0
#define G2SB_CTX6_G2CONTROLSB_0_DBSEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_DBSEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLSB_0_DBSEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_DBSEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_DBSEL_DST_A                     _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLSB_0_DBSEL_DST_B                     _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2CONTROLSB_0_KEYEN_SHIFT                     _MK_SHIFT_CONST(27)
#define G2SB_CTX6_G2CONTROLSB_0_KEYEN_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLSB_0_KEYEN_SHIFT)
#define G2SB_CTX6_G2CONTROLSB_0_KEYEN_RANGE                     27:27
#define G2SB_CTX6_G2CONTROLSB_0_KEYEN_WOFFSET                   0x0
#define G2SB_CTX6_G2CONTROLSB_0_KEYEN_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_KEYEN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLSB_0_KEYEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_KEYEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_KEYEN_DISABLE                   _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLSB_0_KEYEN_ENABLE                    _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2CONTROLSB_0_KPOL_SHIFT                      _MK_SHIFT_CONST(28)
#define G2SB_CTX6_G2CONTROLSB_0_KPOL_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLSB_0_KPOL_SHIFT)
#define G2SB_CTX6_G2CONTROLSB_0_KPOL_RANGE                      28:28
#define G2SB_CTX6_G2CONTROLSB_0_KPOL_WOFFSET                    0x0
#define G2SB_CTX6_G2CONTROLSB_0_KPOL_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_KPOL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLSB_0_KPOL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_KPOL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_KPOL_WITHIN_BOUNDS                      _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLSB_0_KPOL_OUTSIDE_BOUNDS                     _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2CONTROLSB_0_ENDITH_SHIFT                    _MK_SHIFT_CONST(30)
#define G2SB_CTX6_G2CONTROLSB_0_ENDITH_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLSB_0_ENDITH_SHIFT)
#define G2SB_CTX6_G2CONTROLSB_0_ENDITH_RANGE                    30:30
#define G2SB_CTX6_G2CONTROLSB_0_ENDITH_WOFFSET                  0x0
#define G2SB_CTX6_G2CONTROLSB_0_ENDITH_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_ENDITH_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLSB_0_ENDITH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_ENDITH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_ENDITH_DISABLE                  _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLSB_0_ENDITH_ENABLE                   _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2CONTROLSB_0_DISDW_SHIFT                     _MK_SHIFT_CONST(31)
#define G2SB_CTX6_G2CONTROLSB_0_DISDW_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLSB_0_DISDW_SHIFT)
#define G2SB_CTX6_G2CONTROLSB_0_DISDW_RANGE                     31:31
#define G2SB_CTX6_G2CONTROLSB_0_DISDW_WOFFSET                   0x0
#define G2SB_CTX6_G2CONTROLSB_0_DISDW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_DISDW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLSB_0_DISDW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_DISDW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSB_0_DISDW_GOTO_IMAGE_BUFFER                 _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLSB_0_DISDW_GOTO_EPP                  _MK_ENUM_CONST(1)


// Register G2SB_CTX6_G2CONTROLSECOND_0
#define G2SB_CTX6_G2CONTROLSECOND_0                     _MK_ADDR_CONST(0x601e)
#define G2SB_CTX6_G2CONTROLSECOND_0_SECURE                      0x0
#define G2SB_CTX6_G2CONTROLSECOND_0_WORD_COUNT                  0x1
#define G2SB_CTX6_G2CONTROLSECOND_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_RESET_MASK                  _MK_MASK_CONST(0x3f61c3fe)
#define G2SB_CTX6_G2CONTROLSECOND_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_READ_MASK                   _MK_MASK_CONST(0x3f71c3fe)
#define G2SB_CTX6_G2CONTROLSECOND_0_WRITE_MASK                  _MK_MASK_CONST(0x3f71c3fe)
#define G2SB_CTX6_G2CONTROLSECOND_0_BITSWAP_SHIFT                       _MK_SHIFT_CONST(1)
#define G2SB_CTX6_G2CONTROLSECOND_0_BITSWAP_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLSECOND_0_BITSWAP_SHIFT)
#define G2SB_CTX6_G2CONTROLSECOND_0_BITSWAP_RANGE                       1:1
#define G2SB_CTX6_G2CONTROLSECOND_0_BITSWAP_WOFFSET                     0x0
#define G2SB_CTX6_G2CONTROLSECOND_0_BITSWAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_BITSWAP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLSECOND_0_BITSWAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_BITSWAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_BITSWAP_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLSECOND_0_BITSWAP_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2CONTROLSECOND_0_BEBSWAP_SHIFT                       _MK_SHIFT_CONST(2)
#define G2SB_CTX6_G2CONTROLSECOND_0_BEBSWAP_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLSECOND_0_BEBSWAP_SHIFT)
#define G2SB_CTX6_G2CONTROLSECOND_0_BEBSWAP_RANGE                       2:2
#define G2SB_CTX6_G2CONTROLSECOND_0_BEBSWAP_WOFFSET                     0x0
#define G2SB_CTX6_G2CONTROLSECOND_0_BEBSWAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_BEBSWAP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLSECOND_0_BEBSWAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_BEBSWAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_BEBSWAP_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLSECOND_0_BEBSWAP_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2CONTROLSECOND_0_BEWSWAP_SHIFT                       _MK_SHIFT_CONST(3)
#define G2SB_CTX6_G2CONTROLSECOND_0_BEWSWAP_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLSECOND_0_BEWSWAP_SHIFT)
#define G2SB_CTX6_G2CONTROLSECOND_0_BEWSWAP_RANGE                       3:3
#define G2SB_CTX6_G2CONTROLSECOND_0_BEWSWAP_WOFFSET                     0x0
#define G2SB_CTX6_G2CONTROLSECOND_0_BEWSWAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_BEWSWAP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLSECOND_0_BEWSWAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_BEWSWAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_BEWSWAP_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLSECOND_0_BEWSWAP_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2CONTROLSECOND_0_ALPTYPE_SHIFT                       _MK_SHIFT_CONST(4)
#define G2SB_CTX6_G2CONTROLSECOND_0_ALPTYPE_FIELD                       _MK_FIELD_CONST(0x1f, G2SB_CTX6_G2CONTROLSECOND_0_ALPTYPE_SHIFT)
#define G2SB_CTX6_G2CONTROLSECOND_0_ALPTYPE_RANGE                       8:4
#define G2SB_CTX6_G2CONTROLSECOND_0_ALPTYPE_WOFFSET                     0x0
#define G2SB_CTX6_G2CONTROLSECOND_0_ALPTYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_ALPTYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define G2SB_CTX6_G2CONTROLSECOND_0_ALPTYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_ALPTYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_ALPTYPE_FIX                 _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLSECOND_0_ALPTYPE_PL1BPP                      _MK_ENUM_CONST(1)
#define G2SB_CTX6_G2CONTROLSECOND_0_ALPTYPE_PL2BPP                      _MK_ENUM_CONST(2)
#define G2SB_CTX6_G2CONTROLSECOND_0_ALPTYPE_PL4BPP                      _MK_ENUM_CONST(3)
#define G2SB_CTX6_G2CONTROLSECOND_0_ALPTYPE_PL8BPP                      _MK_ENUM_CONST(4)
#define G2SB_CTX6_G2CONTROLSECOND_0_ALPTYPE_PL44BPP                     _MK_ENUM_CONST(5)
#define G2SB_CTX6_G2CONTROLSECOND_0_ALPTYPE_PLS1BPP                     _MK_ENUM_CONST(6)
#define G2SB_CTX6_G2CONTROLSECOND_0_ALPTYPE_PLS4BPPAL                   _MK_ENUM_CONST(7)
#define G2SB_CTX6_G2CONTROLSECOND_0_ALPTYPE_PLS4BPP                     _MK_ENUM_CONST(8)
#define G2SB_CTX6_G2CONTROLSECOND_0_ALPTYPE_PLS8BPP                     _MK_ENUM_CONST(9)
#define G2SB_CTX6_G2CONTROLSECOND_0_ALPTYPE_PLS8BX                      _MK_ENUM_CONST(10)
#define G2SB_CTX6_G2CONTROLSECOND_0_ALPTYPE_PLS1BPPAL                   _MK_ENUM_CONST(11)

#define G2SB_CTX6_G2CONTROLSECOND_0_ALPSRCORDST_SHIFT                   _MK_SHIFT_CONST(9)
#define G2SB_CTX6_G2CONTROLSECOND_0_ALPSRCORDST_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLSECOND_0_ALPSRCORDST_SHIFT)
#define G2SB_CTX6_G2CONTROLSECOND_0_ALPSRCORDST_RANGE                   9:9
#define G2SB_CTX6_G2CONTROLSECOND_0_ALPSRCORDST_WOFFSET                 0x0
#define G2SB_CTX6_G2CONTROLSECOND_0_ALPSRCORDST_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_ALPSRCORDST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLSECOND_0_ALPSRCORDST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_ALPSRCORDST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_ALPSRCORDST_DISABLE                 _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLSECOND_0_ALPSRCORDST_ENABLE                  _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2CONTROLSECOND_0_PXLREP_SHIFT                        _MK_SHIFT_CONST(14)
#define G2SB_CTX6_G2CONTROLSECOND_0_PXLREP_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLSECOND_0_PXLREP_SHIFT)
#define G2SB_CTX6_G2CONTROLSECOND_0_PXLREP_RANGE                        14:14
#define G2SB_CTX6_G2CONTROLSECOND_0_PXLREP_WOFFSET                      0x0
#define G2SB_CTX6_G2CONTROLSECOND_0_PXLREP_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_PXLREP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLSECOND_0_PXLREP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_PXLREP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_PXLREP_DISABLE                      _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLSECOND_0_PXLREP_ENABLE                       _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2CONTROLSECOND_0_SWAPBLT_SHIFT                       _MK_SHIFT_CONST(15)
#define G2SB_CTX6_G2CONTROLSECOND_0_SWAPBLT_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLSECOND_0_SWAPBLT_SHIFT)
#define G2SB_CTX6_G2CONTROLSECOND_0_SWAPBLT_RANGE                       15:15
#define G2SB_CTX6_G2CONTROLSECOND_0_SWAPBLT_WOFFSET                     0x0
#define G2SB_CTX6_G2CONTROLSECOND_0_SWAPBLT_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_SWAPBLT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLSECOND_0_SWAPBLT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_SWAPBLT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CONTROLSECOND_0_VCAA_SAFE_MODE_SHIFT                        _MK_SHIFT_CONST(16)
#define G2SB_CTX6_G2CONTROLSECOND_0_VCAA_SAFE_MODE_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLSECOND_0_VCAA_SAFE_MODE_SHIFT)
#define G2SB_CTX6_G2CONTROLSECOND_0_VCAA_SAFE_MODE_RANGE                        16:16
#define G2SB_CTX6_G2CONTROLSECOND_0_VCAA_SAFE_MODE_WOFFSET                      0x0
#define G2SB_CTX6_G2CONTROLSECOND_0_VCAA_SAFE_MODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_VCAA_SAFE_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLSECOND_0_VCAA_SAFE_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_VCAA_SAFE_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_VCAA_SAFE_MODE_DISABLE                      _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLSECOND_0_VCAA_SAFE_MODE_ENABLE                       _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2CONTROLSECOND_0_G2NOSTOP_SHIFT                      _MK_SHIFT_CONST(20)
#define G2SB_CTX6_G2CONTROLSECOND_0_G2NOSTOP_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLSECOND_0_G2NOSTOP_SHIFT)
#define G2SB_CTX6_G2CONTROLSECOND_0_G2NOSTOP_RANGE                      20:20
#define G2SB_CTX6_G2CONTROLSECOND_0_G2NOSTOP_WOFFSET                    0x0
#define G2SB_CTX6_G2CONTROLSECOND_0_G2NOSTOP_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_G2NOSTOP_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_G2NOSTOP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_G2NOSTOP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CONTROLSECOND_0_CLIPC_SHIFT                 _MK_SHIFT_CONST(21)
#define G2SB_CTX6_G2CONTROLSECOND_0_CLIPC_FIELD                 _MK_FIELD_CONST(0x3, G2SB_CTX6_G2CONTROLSECOND_0_CLIPC_SHIFT)
#define G2SB_CTX6_G2CONTROLSECOND_0_CLIPC_RANGE                 22:21
#define G2SB_CTX6_G2CONTROLSECOND_0_CLIPC_WOFFSET                       0x0
#define G2SB_CTX6_G2CONTROLSECOND_0_CLIPC_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_CLIPC_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define G2SB_CTX6_G2CONTROLSECOND_0_CLIPC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_CLIPC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CONTROLSECOND_0_FR_MODE_SHIFT                       _MK_SHIFT_CONST(24)
#define G2SB_CTX6_G2CONTROLSECOND_0_FR_MODE_FIELD                       _MK_FIELD_CONST(0x3, G2SB_CTX6_G2CONTROLSECOND_0_FR_MODE_SHIFT)
#define G2SB_CTX6_G2CONTROLSECOND_0_FR_MODE_RANGE                       25:24
#define G2SB_CTX6_G2CONTROLSECOND_0_FR_MODE_WOFFSET                     0x0
#define G2SB_CTX6_G2CONTROLSECOND_0_FR_MODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_FR_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define G2SB_CTX6_G2CONTROLSECOND_0_FR_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_FR_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_FR_MODE_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLSECOND_0_FR_MODE_SRC_DST_COPY                        _MK_ENUM_CONST(1)
#define G2SB_CTX6_G2CONTROLSECOND_0_FR_MODE_SQUARE                      _MK_ENUM_CONST(2)
#define G2SB_CTX6_G2CONTROLSECOND_0_FR_MODE_BLANK                       _MK_ENUM_CONST(3)

#define G2SB_CTX6_G2CONTROLSECOND_0_FR_TYPE_SHIFT                       _MK_SHIFT_CONST(26)
#define G2SB_CTX6_G2CONTROLSECOND_0_FR_TYPE_FIELD                       _MK_FIELD_CONST(0x7, G2SB_CTX6_G2CONTROLSECOND_0_FR_TYPE_SHIFT)
#define G2SB_CTX6_G2CONTROLSECOND_0_FR_TYPE_RANGE                       28:26
#define G2SB_CTX6_G2CONTROLSECOND_0_FR_TYPE_WOFFSET                     0x0
#define G2SB_CTX6_G2CONTROLSECOND_0_FR_TYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_FR_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define G2SB_CTX6_G2CONTROLSECOND_0_FR_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_FR_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_FR_TYPE_FLIP_X                      _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLSECOND_0_FR_TYPE_FLIP_Y                      _MK_ENUM_CONST(1)
#define G2SB_CTX6_G2CONTROLSECOND_0_FR_TYPE_TRANS_LR                    _MK_ENUM_CONST(2)
#define G2SB_CTX6_G2CONTROLSECOND_0_FR_TYPE_TRANS_RL                    _MK_ENUM_CONST(3)
#define G2SB_CTX6_G2CONTROLSECOND_0_FR_TYPE_ROT_90                      _MK_ENUM_CONST(4)
#define G2SB_CTX6_G2CONTROLSECOND_0_FR_TYPE_ROT_180                     _MK_ENUM_CONST(5)
#define G2SB_CTX6_G2CONTROLSECOND_0_FR_TYPE_ROT_270                     _MK_ENUM_CONST(6)
#define G2SB_CTX6_G2CONTROLSECOND_0_FR_TYPE_IDENTITY                    _MK_ENUM_CONST(7)

#define G2SB_CTX6_G2CONTROLSECOND_0_FR_READWAIT_SHIFT                   _MK_SHIFT_CONST(29)
#define G2SB_CTX6_G2CONTROLSECOND_0_FR_READWAIT_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLSECOND_0_FR_READWAIT_SHIFT)
#define G2SB_CTX6_G2CONTROLSECOND_0_FR_READWAIT_RANGE                   29:29
#define G2SB_CTX6_G2CONTROLSECOND_0_FR_READWAIT_WOFFSET                 0x0
#define G2SB_CTX6_G2CONTROLSECOND_0_FR_READWAIT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_FR_READWAIT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLSECOND_0_FR_READWAIT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_FR_READWAIT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLSECOND_0_FR_READWAIT_DISABLE                 _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLSECOND_0_FR_READWAIT_ENABLE                  _MK_ENUM_CONST(1)


// Register G2SB_CTX6_G2CONTROLMAIN_0
#define G2SB_CTX6_G2CONTROLMAIN_0                       _MK_ADDR_CONST(0x601f)
#define G2SB_CTX6_G2CONTROLMAIN_0_SECURE                        0x0
#define G2SB_CTX6_G2CONTROLMAIN_0_WORD_COUNT                    0x1
#define G2SB_CTX6_G2CONTROLMAIN_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_RESET_MASK                    _MK_MASK_CONST(0x7eccffff)
#define G2SB_CTX6_G2CONTROLMAIN_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_READ_MASK                     _MK_MASK_CONST(0x7fffffff)
#define G2SB_CTX6_G2CONTROLMAIN_0_WRITE_MASK                    _MK_MASK_CONST(0x7fffffff)
#define G2SB_CTX6_G2CONTROLMAIN_0_CMDT_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2CONTROLMAIN_0_CMDT_FIELD                    _MK_FIELD_CONST(0x3, G2SB_CTX6_G2CONTROLMAIN_0_CMDT_SHIFT)
#define G2SB_CTX6_G2CONTROLMAIN_0_CMDT_RANGE                    1:0
#define G2SB_CTX6_G2CONTROLMAIN_0_CMDT_WOFFSET                  0x0
#define G2SB_CTX6_G2CONTROLMAIN_0_CMDT_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_CMDT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_CTX6_G2CONTROLMAIN_0_CMDT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_CMDT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_CMDT_BITBLT                   _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLMAIN_0_CMDT_LINEDRAW                 _MK_ENUM_CONST(1)
#define G2SB_CTX6_G2CONTROLMAIN_0_CMDT_VCAA                     _MK_ENUM_CONST(2)
#define G2SB_CTX6_G2CONTROLMAIN_0_CMDT_RESERVED1                        _MK_ENUM_CONST(3)

#define G2SB_CTX6_G2CONTROLMAIN_0_TURBOFILL_SHIFT                       _MK_SHIFT_CONST(2)
#define G2SB_CTX6_G2CONTROLMAIN_0_TURBOFILL_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLMAIN_0_TURBOFILL_SHIFT)
#define G2SB_CTX6_G2CONTROLMAIN_0_TURBOFILL_RANGE                       2:2
#define G2SB_CTX6_G2CONTROLMAIN_0_TURBOFILL_WOFFSET                     0x0
#define G2SB_CTX6_G2CONTROLMAIN_0_TURBOFILL_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_TURBOFILL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLMAIN_0_TURBOFILL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_TURBOFILL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CONTROLMAIN_0_TEST0BIT_SHIFT                        _MK_SHIFT_CONST(3)
#define G2SB_CTX6_G2CONTROLMAIN_0_TEST0BIT_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLMAIN_0_TEST0BIT_SHIFT)
#define G2SB_CTX6_G2CONTROLMAIN_0_TEST0BIT_RANGE                        3:3
#define G2SB_CTX6_G2CONTROLMAIN_0_TEST0BIT_WOFFSET                      0x0
#define G2SB_CTX6_G2CONTROLMAIN_0_TEST0BIT_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_TEST0BIT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLMAIN_0_TEST0BIT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_TEST0BIT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_TEST0BIT_DISABLE                      _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLMAIN_0_TEST0BIT_ENABLE                       _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2CONTROLMAIN_0_FADEN_SHIFT                   _MK_SHIFT_CONST(4)
#define G2SB_CTX6_G2CONTROLMAIN_0_FADEN_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLMAIN_0_FADEN_SHIFT)
#define G2SB_CTX6_G2CONTROLMAIN_0_FADEN_RANGE                   4:4
#define G2SB_CTX6_G2CONTROLMAIN_0_FADEN_WOFFSET                 0x0
#define G2SB_CTX6_G2CONTROLMAIN_0_FADEN_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_FADEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLMAIN_0_FADEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_FADEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_FADEN_DISABLE                 _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLMAIN_0_FADEN_ENABLE                  _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2CONTROLMAIN_0_ALPEN_SHIFT                   _MK_SHIFT_CONST(5)
#define G2SB_CTX6_G2CONTROLMAIN_0_ALPEN_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLMAIN_0_ALPEN_SHIFT)
#define G2SB_CTX6_G2CONTROLMAIN_0_ALPEN_RANGE                   5:5
#define G2SB_CTX6_G2CONTROLMAIN_0_ALPEN_WOFFSET                 0x0
#define G2SB_CTX6_G2CONTROLMAIN_0_ALPEN_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_ALPEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLMAIN_0_ALPEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_ALPEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CONTROLMAIN_0_SRCSLD_SHIFT                  _MK_SHIFT_CONST(6)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCSLD_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLMAIN_0_SRCSLD_SHIFT)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCSLD_RANGE                  6:6
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCSLD_WOFFSET                        0x0
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCSLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCSLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCSLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCSLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCSLD_DISABLE                        _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCSLD_ENABLE                 _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2CONTROLMAIN_0_PATSLD_SHIFT                  _MK_SHIFT_CONST(7)
#define G2SB_CTX6_G2CONTROLMAIN_0_PATSLD_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLMAIN_0_PATSLD_SHIFT)
#define G2SB_CTX6_G2CONTROLMAIN_0_PATSLD_RANGE                  7:7
#define G2SB_CTX6_G2CONTROLMAIN_0_PATSLD_WOFFSET                        0x0
#define G2SB_CTX6_G2CONTROLMAIN_0_PATSLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_PATSLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLMAIN_0_PATSLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_PATSLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_PATSLD_DISABLE                        _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLMAIN_0_PATSLD_ENABLE                 _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2CONTROLMAIN_0_PATFL_SHIFT                   _MK_SHIFT_CONST(8)
#define G2SB_CTX6_G2CONTROLMAIN_0_PATFL_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLMAIN_0_PATFL_SHIFT)
#define G2SB_CTX6_G2CONTROLMAIN_0_PATFL_RANGE                   8:8
#define G2SB_CTX6_G2CONTROLMAIN_0_PATFL_WOFFSET                 0x0
#define G2SB_CTX6_G2CONTROLMAIN_0_PATFL_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_PATFL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLMAIN_0_PATFL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_PATFL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_PATFL_DISABLE                 _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLMAIN_0_PATFL_ENABLE                  _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2CONTROLMAIN_0_XDIR_SHIFT                    _MK_SHIFT_CONST(9)
#define G2SB_CTX6_G2CONTROLMAIN_0_XDIR_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLMAIN_0_XDIR_SHIFT)
#define G2SB_CTX6_G2CONTROLMAIN_0_XDIR_RANGE                    9:9
#define G2SB_CTX6_G2CONTROLMAIN_0_XDIR_WOFFSET                  0x0
#define G2SB_CTX6_G2CONTROLMAIN_0_XDIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_XDIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLMAIN_0_XDIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_XDIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CONTROLMAIN_0_YDIR_SHIFT                    _MK_SHIFT_CONST(10)
#define G2SB_CTX6_G2CONTROLMAIN_0_YDIR_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLMAIN_0_YDIR_SHIFT)
#define G2SB_CTX6_G2CONTROLMAIN_0_YDIR_RANGE                    10:10
#define G2SB_CTX6_G2CONTROLMAIN_0_YDIR_WOFFSET                  0x0
#define G2SB_CTX6_G2CONTROLMAIN_0_YDIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_YDIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLMAIN_0_YDIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_YDIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CONTROLMAIN_0_XYTDW_SHIFT                   _MK_SHIFT_CONST(11)
#define G2SB_CTX6_G2CONTROLMAIN_0_XYTDW_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLMAIN_0_XYTDW_SHIFT)
#define G2SB_CTX6_G2CONTROLMAIN_0_XYTDW_RANGE                   11:11
#define G2SB_CTX6_G2CONTROLMAIN_0_XYTDW_WOFFSET                 0x0
#define G2SB_CTX6_G2CONTROLMAIN_0_XYTDW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_XYTDW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLMAIN_0_XYTDW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_XYTDW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CONTROLMAIN_0_SRCPACK_SHIFT                 _MK_SHIFT_CONST(12)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCPACK_FIELD                 _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLMAIN_0_SRCPACK_SHIFT)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCPACK_RANGE                 12:12
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCPACK_WOFFSET                       0x0
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCPACK_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCPACK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCPACK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCPACK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCPACK_DISABLE                       _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCPACK_ENABLE                        _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2CONTROLMAIN_0_PATPACK_SHIFT                 _MK_SHIFT_CONST(13)
#define G2SB_CTX6_G2CONTROLMAIN_0_PATPACK_FIELD                 _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLMAIN_0_PATPACK_SHIFT)
#define G2SB_CTX6_G2CONTROLMAIN_0_PATPACK_RANGE                 13:13
#define G2SB_CTX6_G2CONTROLMAIN_0_PATPACK_WOFFSET                       0x0
#define G2SB_CTX6_G2CONTROLMAIN_0_PATPACK_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_PATPACK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLMAIN_0_PATPACK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_PATPACK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_PATPACK_DISABLE                       _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLMAIN_0_PATPACK_ENABLE                        _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2CONTROLMAIN_0_YFLIP_SHIFT                   _MK_SHIFT_CONST(14)
#define G2SB_CTX6_G2CONTROLMAIN_0_YFLIP_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLMAIN_0_YFLIP_SHIFT)
#define G2SB_CTX6_G2CONTROLMAIN_0_YFLIP_RANGE                   14:14
#define G2SB_CTX6_G2CONTROLMAIN_0_YFLIP_WOFFSET                 0x0
#define G2SB_CTX6_G2CONTROLMAIN_0_YFLIP_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_YFLIP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLMAIN_0_YFLIP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_YFLIP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_YFLIP_DSIABLE                 _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLMAIN_0_YFLIP_ENABLE                  _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2CONTROLMAIN_0_SRCSEL_SHIFT                  _MK_SHIFT_CONST(15)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCSEL_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLMAIN_0_SRCSEL_SHIFT)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCSEL_RANGE                  15:15
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCSEL_WOFFSET                        0x0
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCSEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCSEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCSEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCSEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCSEL_SCREEN                 _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCSEL_MEMORY                 _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2CONTROLMAIN_0_DSTCD_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX6_G2CONTROLMAIN_0_DSTCD_FIELD                   _MK_FIELD_CONST(0x3, G2SB_CTX6_G2CONTROLMAIN_0_DSTCD_SHIFT)
#define G2SB_CTX6_G2CONTROLMAIN_0_DSTCD_RANGE                   17:16
#define G2SB_CTX6_G2CONTROLMAIN_0_DSTCD_WOFFSET                 0x0
#define G2SB_CTX6_G2CONTROLMAIN_0_DSTCD_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_DSTCD_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_DSTCD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_DSTCD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_DSTCD_BPP8                    _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLMAIN_0_DSTCD_BPP16                   _MK_ENUM_CONST(1)
#define G2SB_CTX6_G2CONTROLMAIN_0_DSTCD_BPP32                   _MK_ENUM_CONST(2)
#define G2SB_CTX6_G2CONTROLMAIN_0_DSTCD_RESERVED3                       _MK_ENUM_CONST(3)

#define G2SB_CTX6_G2CONTROLMAIN_0_DSTT_SHIFT                    _MK_SHIFT_CONST(18)
#define G2SB_CTX6_G2CONTROLMAIN_0_DSTT_FIELD                    _MK_FIELD_CONST(0x3, G2SB_CTX6_G2CONTROLMAIN_0_DSTT_SHIFT)
#define G2SB_CTX6_G2CONTROLMAIN_0_DSTT_RANGE                    19:18
#define G2SB_CTX6_G2CONTROLMAIN_0_DSTT_WOFFSET                  0x0
#define G2SB_CTX6_G2CONTROLMAIN_0_DSTT_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_DSTT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_CTX6_G2CONTROLMAIN_0_DSTT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_DSTT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CONTROLMAIN_0_SRCCD_SHIFT                   _MK_SHIFT_CONST(20)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCCD_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLMAIN_0_SRCCD_SHIFT)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCCD_RANGE                   20:20
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCCD_WOFFSET                 0x0
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCCD_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCCD_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCCD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCCD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CONTROLMAIN_0_HLMONO_SHIFT                  _MK_SHIFT_CONST(21)
#define G2SB_CTX6_G2CONTROLMAIN_0_HLMONO_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLMAIN_0_HLMONO_SHIFT)
#define G2SB_CTX6_G2CONTROLMAIN_0_HLMONO_RANGE                  21:21
#define G2SB_CTX6_G2CONTROLMAIN_0_HLMONO_WOFFSET                        0x0
#define G2SB_CTX6_G2CONTROLMAIN_0_HLMONO_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_HLMONO_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_HLMONO_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_HLMONO_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CONTROLMAIN_0_SRCT_SHIFT                    _MK_SHIFT_CONST(22)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCT_FIELD                    _MK_FIELD_CONST(0x3, G2SB_CTX6_G2CONTROLMAIN_0_SRCT_SHIFT)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCT_RANGE                    23:22
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCT_WOFFSET                  0x0
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCT_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CONTROLMAIN_0_SRCBAS_SHIFT                  _MK_SHIFT_CONST(24)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCBAS_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLMAIN_0_SRCBAS_SHIFT)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCBAS_RANGE                  24:24
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCBAS_WOFFSET                        0x0
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCBAS_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCBAS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCBAS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCBAS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CONTROLMAIN_0_GCSW_SHIFT                    _MK_SHIFT_CONST(25)
#define G2SB_CTX6_G2CONTROLMAIN_0_GCSW_FIELD                    _MK_FIELD_CONST(0x3, G2SB_CTX6_G2CONTROLMAIN_0_GCSW_SHIFT)
#define G2SB_CTX6_G2CONTROLMAIN_0_GCSW_RANGE                    26:25
#define G2SB_CTX6_G2CONTROLMAIN_0_GCSW_WOFFSET                  0x0
#define G2SB_CTX6_G2CONTROLMAIN_0_GCSW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_GCSW_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_CTX6_G2CONTROLMAIN_0_GCSW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_GCSW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CONTROLMAIN_0_SRCDIR_SHIFT                  _MK_SHIFT_CONST(27)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCDIR_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLMAIN_0_SRCDIR_SHIFT)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCDIR_RANGE                  27:27
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCDIR_WOFFSET                        0x0
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCDIR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCDIR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCDIR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_SRCDIR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CONTROLMAIN_0_DSTDIR_SHIFT                  _MK_SHIFT_CONST(28)
#define G2SB_CTX6_G2CONTROLMAIN_0_DSTDIR_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLMAIN_0_DSTDIR_SHIFT)
#define G2SB_CTX6_G2CONTROLMAIN_0_DSTDIR_RANGE                  28:28
#define G2SB_CTX6_G2CONTROLMAIN_0_DSTDIR_WOFFSET                        0x0
#define G2SB_CTX6_G2CONTROLMAIN_0_DSTDIR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_DSTDIR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLMAIN_0_DSTDIR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_DSTDIR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CONTROLMAIN_0_DST_RD_WR_SEP_SHIFT                   _MK_SHIFT_CONST(29)
#define G2SB_CTX6_G2CONTROLMAIN_0_DST_RD_WR_SEP_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLMAIN_0_DST_RD_WR_SEP_SHIFT)
#define G2SB_CTX6_G2CONTROLMAIN_0_DST_RD_WR_SEP_RANGE                   29:29
#define G2SB_CTX6_G2CONTROLMAIN_0_DST_RD_WR_SEP_WOFFSET                 0x0
#define G2SB_CTX6_G2CONTROLMAIN_0_DST_RD_WR_SEP_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_DST_RD_WR_SEP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLMAIN_0_DST_RD_WR_SEP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_DST_RD_WR_SEP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CONTROLMAIN_0_PATSEL_SHIFT                  _MK_SHIFT_CONST(30)
#define G2SB_CTX6_G2CONTROLMAIN_0_PATSEL_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CONTROLMAIN_0_PATSEL_SHIFT)
#define G2SB_CTX6_G2CONTROLMAIN_0_PATSEL_RANGE                  30:30
#define G2SB_CTX6_G2CONTROLMAIN_0_PATSEL_WOFFSET                        0x0
#define G2SB_CTX6_G2CONTROLMAIN_0_PATSEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_PATSEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CONTROLMAIN_0_PATSEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_PATSEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CONTROLMAIN_0_PATSEL_SCREEN                 _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CONTROLMAIN_0_PATSEL_MEMORY                 _MK_ENUM_CONST(1)


// Register G2SB_CTX6_G2ROPFADE_0
#define G2SB_CTX6_G2ROPFADE_0                   _MK_ADDR_CONST(0x6020)
#define G2SB_CTX6_G2ROPFADE_0_SECURE                    0x0
#define G2SB_CTX6_G2ROPFADE_0_WORD_COUNT                        0x1
#define G2SB_CTX6_G2ROPFADE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2ROPFADE_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define G2SB_CTX6_G2ROPFADE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2ROPFADE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2ROPFADE_0_READ_MASK                         _MK_MASK_CONST(0xffff00ff)
#define G2SB_CTX6_G2ROPFADE_0_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define G2SB_CTX6_G2ROPFADE_0_ROP_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2ROPFADE_0_ROP_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX6_G2ROPFADE_0_ROP_SHIFT)
#define G2SB_CTX6_G2ROPFADE_0_ROP_RANGE                 7:0
#define G2SB_CTX6_G2ROPFADE_0_ROP_WOFFSET                       0x0
#define G2SB_CTX6_G2ROPFADE_0_ROP_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2ROPFADE_0_ROP_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define G2SB_CTX6_G2ROPFADE_0_ROP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2ROPFADE_0_ROP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2ROPFADE_0_FADCOE_SHIFT                      _MK_SHIFT_CONST(16)
#define G2SB_CTX6_G2ROPFADE_0_FADCOE_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX6_G2ROPFADE_0_FADCOE_SHIFT)
#define G2SB_CTX6_G2ROPFADE_0_FADCOE_RANGE                      23:16
#define G2SB_CTX6_G2ROPFADE_0_FADCOE_WOFFSET                    0x0
#define G2SB_CTX6_G2ROPFADE_0_FADCOE_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2ROPFADE_0_FADCOE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2ROPFADE_0_FADCOE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2ROPFADE_0_FADCOE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2ROPFADE_0_FADOFF_SHIFT                      _MK_SHIFT_CONST(24)
#define G2SB_CTX6_G2ROPFADE_0_FADOFF_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX6_G2ROPFADE_0_FADOFF_SHIFT)
#define G2SB_CTX6_G2ROPFADE_0_FADOFF_RANGE                      31:24
#define G2SB_CTX6_G2ROPFADE_0_FADOFF_WOFFSET                    0x0
#define G2SB_CTX6_G2ROPFADE_0_FADOFF_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2ROPFADE_0_FADOFF_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2ROPFADE_0_FADOFF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2ROPFADE_0_FADOFF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2ALPHABLEND_0
#define G2SB_CTX6_G2ALPHABLEND_0                        _MK_ADDR_CONST(0x6021)
#define G2SB_CTX6_G2ALPHABLEND_0_SECURE                         0x0
#define G2SB_CTX6_G2ALPHABLEND_0_WORD_COUNT                     0x1
#define G2SB_CTX6_G2ALPHABLEND_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2ALPHABLEND_0_RESET_MASK                     _MK_MASK_CONST(0x100)
#define G2SB_CTX6_G2ALPHABLEND_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2ALPHABLEND_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2ALPHABLEND_0_READ_MASK                      _MK_MASK_CONST(0xffff01ff)
#define G2SB_CTX6_G2ALPHABLEND_0_WRITE_MASK                     _MK_MASK_CONST(0xffff01ff)
#define G2SB_CTX6_G2ALPHABLEND_0_ALPHA_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2ALPHABLEND_0_ALPHA_FIELD                    _MK_FIELD_CONST(0xff, G2SB_CTX6_G2ALPHABLEND_0_ALPHA_SHIFT)
#define G2SB_CTX6_G2ALPHABLEND_0_ALPHA_RANGE                    7:0
#define G2SB_CTX6_G2ALPHABLEND_0_ALPHA_WOFFSET                  0x0
#define G2SB_CTX6_G2ALPHABLEND_0_ALPHA_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2ALPHABLEND_0_ALPHA_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2ALPHABLEND_0_ALPHA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2ALPHABLEND_0_ALPHA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2ALPHABLEND_0_ALPHAINV_SHIFT                 _MK_SHIFT_CONST(8)
#define G2SB_CTX6_G2ALPHABLEND_0_ALPHAINV_FIELD                 _MK_FIELD_CONST(0x1, G2SB_CTX6_G2ALPHABLEND_0_ALPHAINV_SHIFT)
#define G2SB_CTX6_G2ALPHABLEND_0_ALPHAINV_RANGE                 8:8
#define G2SB_CTX6_G2ALPHABLEND_0_ALPHAINV_WOFFSET                       0x0
#define G2SB_CTX6_G2ALPHABLEND_0_ALPHAINV_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2ALPHABLEND_0_ALPHAINV_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2ALPHABLEND_0_ALPHAINV_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2ALPHABLEND_0_ALPHAINV_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2ALPHABLEND_0_ALPHA0V_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_CTX6_G2ALPHABLEND_0_ALPHA0V_FIELD                  _MK_FIELD_CONST(0xff, G2SB_CTX6_G2ALPHABLEND_0_ALPHA0V_SHIFT)
#define G2SB_CTX6_G2ALPHABLEND_0_ALPHA0V_RANGE                  23:16
#define G2SB_CTX6_G2ALPHABLEND_0_ALPHA0V_WOFFSET                        0x0
#define G2SB_CTX6_G2ALPHABLEND_0_ALPHA0V_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2ALPHABLEND_0_ALPHA0V_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2ALPHABLEND_0_ALPHA0V_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2ALPHABLEND_0_ALPHA0V_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2ALPHABLEND_0_ALPHA1V_SHIFT                  _MK_SHIFT_CONST(24)
#define G2SB_CTX6_G2ALPHABLEND_0_ALPHA1V_FIELD                  _MK_FIELD_CONST(0xff, G2SB_CTX6_G2ALPHABLEND_0_ALPHA1V_SHIFT)
#define G2SB_CTX6_G2ALPHABLEND_0_ALPHA1V_RANGE                  31:24
#define G2SB_CTX6_G2ALPHABLEND_0_ALPHA1V_WOFFSET                        0x0
#define G2SB_CTX6_G2ALPHABLEND_0_ALPHA1V_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2ALPHABLEND_0_ALPHA1V_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2ALPHABLEND_0_ALPHA1V_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2ALPHABLEND_0_ALPHA1V_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2CLIPLEFTTOP_0
#define G2SB_CTX6_G2CLIPLEFTTOP_0                       _MK_ADDR_CONST(0x6022)
#define G2SB_CTX6_G2CLIPLEFTTOP_0_SECURE                        0x0
#define G2SB_CTX6_G2CLIPLEFTTOP_0_WORD_COUNT                    0x1
#define G2SB_CTX6_G2CLIPLEFTTOP_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CLIPLEFTTOP_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CLIPLEFTTOP_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CLIPLEFTTOP_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CLIPLEFTTOP_0_READ_MASK                     _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX6_G2CLIPLEFTTOP_0_WRITE_MASK                    _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX6_G2CLIPLEFTTOP_0_CLIPL_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2CLIPLEFTTOP_0_CLIPL_FIELD                   _MK_FIELD_CONST(0x7fff, G2SB_CTX6_G2CLIPLEFTTOP_0_CLIPL_SHIFT)
#define G2SB_CTX6_G2CLIPLEFTTOP_0_CLIPL_RANGE                   14:0
#define G2SB_CTX6_G2CLIPLEFTTOP_0_CLIPL_WOFFSET                 0x0
#define G2SB_CTX6_G2CLIPLEFTTOP_0_CLIPL_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CLIPLEFTTOP_0_CLIPL_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CLIPLEFTTOP_0_CLIPL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CLIPLEFTTOP_0_CLIPL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CLIPLEFTTOP_0_CLIPT_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX6_G2CLIPLEFTTOP_0_CLIPT_FIELD                   _MK_FIELD_CONST(0x7fff, G2SB_CTX6_G2CLIPLEFTTOP_0_CLIPT_SHIFT)
#define G2SB_CTX6_G2CLIPLEFTTOP_0_CLIPT_RANGE                   30:16
#define G2SB_CTX6_G2CLIPLEFTTOP_0_CLIPT_WOFFSET                 0x0
#define G2SB_CTX6_G2CLIPLEFTTOP_0_CLIPT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CLIPLEFTTOP_0_CLIPT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CLIPLEFTTOP_0_CLIPT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CLIPLEFTTOP_0_CLIPT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2CLIPRIGHTBOT_0
#define G2SB_CTX6_G2CLIPRIGHTBOT_0                      _MK_ADDR_CONST(0x6023)
#define G2SB_CTX6_G2CLIPRIGHTBOT_0_SECURE                       0x0
#define G2SB_CTX6_G2CLIPRIGHTBOT_0_WORD_COUNT                   0x1
#define G2SB_CTX6_G2CLIPRIGHTBOT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CLIPRIGHTBOT_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CLIPRIGHTBOT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CLIPRIGHTBOT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CLIPRIGHTBOT_0_READ_MASK                    _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX6_G2CLIPRIGHTBOT_0_WRITE_MASK                   _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX6_G2CLIPRIGHTBOT_0_CLIPR_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2CLIPRIGHTBOT_0_CLIPR_FIELD                  _MK_FIELD_CONST(0x7fff, G2SB_CTX6_G2CLIPRIGHTBOT_0_CLIPR_SHIFT)
#define G2SB_CTX6_G2CLIPRIGHTBOT_0_CLIPR_RANGE                  14:0
#define G2SB_CTX6_G2CLIPRIGHTBOT_0_CLIPR_WOFFSET                        0x0
#define G2SB_CTX6_G2CLIPRIGHTBOT_0_CLIPR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CLIPRIGHTBOT_0_CLIPR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CLIPRIGHTBOT_0_CLIPR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CLIPRIGHTBOT_0_CLIPR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CLIPRIGHTBOT_0_CLIPB_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_CTX6_G2CLIPRIGHTBOT_0_CLIPB_FIELD                  _MK_FIELD_CONST(0x7fff, G2SB_CTX6_G2CLIPRIGHTBOT_0_CLIPB_SHIFT)
#define G2SB_CTX6_G2CLIPRIGHTBOT_0_CLIPB_RANGE                  30:16
#define G2SB_CTX6_G2CLIPRIGHTBOT_0_CLIPB_WOFFSET                        0x0
#define G2SB_CTX6_G2CLIPRIGHTBOT_0_CLIPB_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CLIPRIGHTBOT_0_CLIPB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CLIPRIGHTBOT_0_CLIPB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CLIPRIGHTBOT_0_CLIPB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2PATPACK_0
#define G2SB_CTX6_G2PATPACK_0                   _MK_ADDR_CONST(0x6024)
#define G2SB_CTX6_G2PATPACK_0_SECURE                    0x0
#define G2SB_CTX6_G2PATPACK_0_WORD_COUNT                        0x1
#define G2SB_CTX6_G2PATPACK_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATPACK_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATPACK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATPACK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATPACK_0_READ_MASK                         _MK_MASK_CONST(0xf)
#define G2SB_CTX6_G2PATPACK_0_WRITE_MASK                        _MK_MASK_CONST(0xf)
#define G2SB_CTX6_G2PATPACK_0_PATLNGAP_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2PATPACK_0_PATLNGAP_FIELD                    _MK_FIELD_CONST(0xf, G2SB_CTX6_G2PATPACK_0_PATLNGAP_SHIFT)
#define G2SB_CTX6_G2PATPACK_0_PATLNGAP_RANGE                    3:0
#define G2SB_CTX6_G2PATPACK_0_PATLNGAP_WOFFSET                  0x0
#define G2SB_CTX6_G2PATPACK_0_PATLNGAP_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATPACK_0_PATLNGAP_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATPACK_0_PATLNGAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATPACK_0_PATLNGAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2PATPACK_SIZE_0
#define G2SB_CTX6_G2PATPACK_SIZE_0                      _MK_ADDR_CONST(0x6025)
#define G2SB_CTX6_G2PATPACK_SIZE_0_SECURE                       0x0
#define G2SB_CTX6_G2PATPACK_SIZE_0_WORD_COUNT                   0x1
#define G2SB_CTX6_G2PATPACK_SIZE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATPACK_SIZE_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATPACK_SIZE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATPACK_SIZE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATPACK_SIZE_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2PATPACK_SIZE_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2PATPACK_SIZE_0_PATMONOW_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2PATPACK_SIZE_0_PATMONOW_FIELD                       _MK_FIELD_CONST(0xffff, G2SB_CTX6_G2PATPACK_SIZE_0_PATMONOW_SHIFT)
#define G2SB_CTX6_G2PATPACK_SIZE_0_PATMONOW_RANGE                       15:0
#define G2SB_CTX6_G2PATPACK_SIZE_0_PATMONOW_WOFFSET                     0x0
#define G2SB_CTX6_G2PATPACK_SIZE_0_PATMONOW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATPACK_SIZE_0_PATMONOW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATPACK_SIZE_0_PATMONOW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATPACK_SIZE_0_PATMONOW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2PATPACK_SIZE_0_PATMONOH_SHIFT                       _MK_SHIFT_CONST(16)
#define G2SB_CTX6_G2PATPACK_SIZE_0_PATMONOH_FIELD                       _MK_FIELD_CONST(0xffff, G2SB_CTX6_G2PATPACK_SIZE_0_PATMONOH_SHIFT)
#define G2SB_CTX6_G2PATPACK_SIZE_0_PATMONOH_RANGE                       31:16
#define G2SB_CTX6_G2PATPACK_SIZE_0_PATMONOH_WOFFSET                     0x0
#define G2SB_CTX6_G2PATPACK_SIZE_0_PATMONOH_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATPACK_SIZE_0_PATMONOH_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATPACK_SIZE_0_PATMONOH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATPACK_SIZE_0_PATMONOH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2PATBA_0
#define G2SB_CTX6_G2PATBA_0                     _MK_ADDR_CONST(0x6026)
#define G2SB_CTX6_G2PATBA_0_SECURE                      0x0
#define G2SB_CTX6_G2PATBA_0_WORD_COUNT                  0x1
#define G2SB_CTX6_G2PATBA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATBA_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATBA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATBA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATBA_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2PATBA_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2PATBA_0_PATBA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2PATBA_0_PATBA_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX6_G2PATBA_0_PATBA_SHIFT)
#define G2SB_CTX6_G2PATBA_0_PATBA_RANGE                 31:0
#define G2SB_CTX6_G2PATBA_0_PATBA_WOFFSET                       0x0
#define G2SB_CTX6_G2PATBA_0_PATBA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATBA_0_PATBA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATBA_0_PATBA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATBA_0_PATBA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2PATOS_0
#define G2SB_CTX6_G2PATOS_0                     _MK_ADDR_CONST(0x6027)
#define G2SB_CTX6_G2PATOS_0_SECURE                      0x0
#define G2SB_CTX6_G2PATOS_0_WORD_COUNT                  0x1
#define G2SB_CTX6_G2PATOS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATOS_0_RESET_MASK                  _MK_MASK_CONST(0x600000)
#define G2SB_CTX6_G2PATOS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATOS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATOS_0_READ_MASK                   _MK_MASK_CONST(0xff61ffff)
#define G2SB_CTX6_G2PATOS_0_WRITE_MASK                  _MK_MASK_CONST(0xff61ffff)
#define G2SB_CTX6_G2PATOS_0_PATST_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2PATOS_0_PATST_FIELD                 _MK_FIELD_CONST(0xffff, G2SB_CTX6_G2PATOS_0_PATST_SHIFT)
#define G2SB_CTX6_G2PATOS_0_PATST_RANGE                 15:0
#define G2SB_CTX6_G2PATOS_0_PATST_WOFFSET                       0x0
#define G2SB_CTX6_G2PATOS_0_PATST_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATOS_0_PATST_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATOS_0_PATST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATOS_0_PATST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2PATOS_0_PATCD_SHIFT                 _MK_SHIFT_CONST(16)
#define G2SB_CTX6_G2PATOS_0_PATCD_FIELD                 _MK_FIELD_CONST(0x1, G2SB_CTX6_G2PATOS_0_PATCD_SHIFT)
#define G2SB_CTX6_G2PATOS_0_PATCD_RANGE                 16:16
#define G2SB_CTX6_G2PATOS_0_PATCD_WOFFSET                       0x0
#define G2SB_CTX6_G2PATOS_0_PATCD_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATOS_0_PATCD_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATOS_0_PATCD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATOS_0_PATCD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2PATOS_0_PATT_SHIFT                  _MK_SHIFT_CONST(21)
#define G2SB_CTX6_G2PATOS_0_PATT_FIELD                  _MK_FIELD_CONST(0x3, G2SB_CTX6_G2PATOS_0_PATT_SHIFT)
#define G2SB_CTX6_G2PATOS_0_PATT_RANGE                  22:21
#define G2SB_CTX6_G2PATOS_0_PATT_WOFFSET                        0x0
#define G2SB_CTX6_G2PATOS_0_PATT_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATOS_0_PATT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define G2SB_CTX6_G2PATOS_0_PATT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATOS_0_PATT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2PATOS_0_PATXO_SHIFT                 _MK_SHIFT_CONST(24)
#define G2SB_CTX6_G2PATOS_0_PATXO_FIELD                 _MK_FIELD_CONST(0xf, G2SB_CTX6_G2PATOS_0_PATXO_SHIFT)
#define G2SB_CTX6_G2PATOS_0_PATXO_RANGE                 27:24
#define G2SB_CTX6_G2PATOS_0_PATXO_WOFFSET                       0x0
#define G2SB_CTX6_G2PATOS_0_PATXO_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATOS_0_PATXO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATOS_0_PATXO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATOS_0_PATXO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2PATOS_0_PATYO_SHIFT                 _MK_SHIFT_CONST(28)
#define G2SB_CTX6_G2PATOS_0_PATYO_FIELD                 _MK_FIELD_CONST(0xf, G2SB_CTX6_G2PATOS_0_PATYO_SHIFT)
#define G2SB_CTX6_G2PATOS_0_PATYO_RANGE                 31:28
#define G2SB_CTX6_G2PATOS_0_PATYO_WOFFSET                       0x0
#define G2SB_CTX6_G2PATOS_0_PATYO_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATOS_0_PATYO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATOS_0_PATYO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATOS_0_PATYO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2PATBGC_0
#define G2SB_CTX6_G2PATBGC_0                    _MK_ADDR_CONST(0x6028)
#define G2SB_CTX6_G2PATBGC_0_SECURE                     0x0
#define G2SB_CTX6_G2PATBGC_0_WORD_COUNT                         0x1
#define G2SB_CTX6_G2PATBGC_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATBGC_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATBGC_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATBGC_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATBGC_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2PATBGC_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2PATBGC_0_PATBGC_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2PATBGC_0_PATBGC_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX6_G2PATBGC_0_PATBGC_SHIFT)
#define G2SB_CTX6_G2PATBGC_0_PATBGC_RANGE                       31:0
#define G2SB_CTX6_G2PATBGC_0_PATBGC_WOFFSET                     0x0
#define G2SB_CTX6_G2PATBGC_0_PATBGC_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATBGC_0_PATBGC_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATBGC_0_PATBGC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATBGC_0_PATBGC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2PATFGC_0
#define G2SB_CTX6_G2PATFGC_0                    _MK_ADDR_CONST(0x6029)
#define G2SB_CTX6_G2PATFGC_0_SECURE                     0x0
#define G2SB_CTX6_G2PATFGC_0_WORD_COUNT                         0x1
#define G2SB_CTX6_G2PATFGC_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATFGC_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATFGC_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATFGC_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATFGC_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2PATFGC_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2PATFGC_0_PATFGC_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2PATFGC_0_PATFGC_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX6_G2PATFGC_0_PATFGC_SHIFT)
#define G2SB_CTX6_G2PATFGC_0_PATFGC_RANGE                       31:0
#define G2SB_CTX6_G2PATFGC_0_PATFGC_WOFFSET                     0x0
#define G2SB_CTX6_G2PATFGC_0_PATFGC_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATFGC_0_PATFGC_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATFGC_0_PATFGC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATFGC_0_PATFGC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2PATKEY_0
#define G2SB_CTX6_G2PATKEY_0                    _MK_ADDR_CONST(0x602a)
#define G2SB_CTX6_G2PATKEY_0_SECURE                     0x0
#define G2SB_CTX6_G2PATKEY_0_WORD_COUNT                         0x1
#define G2SB_CTX6_G2PATKEY_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATKEY_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATKEY_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATKEY_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATKEY_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2PATKEY_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2PATKEY_0_PATKEY_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2PATKEY_0_PATKEY_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX6_G2PATKEY_0_PATKEY_SHIFT)
#define G2SB_CTX6_G2PATKEY_0_PATKEY_RANGE                       31:0
#define G2SB_CTX6_G2PATKEY_0_PATKEY_WOFFSET                     0x0
#define G2SB_CTX6_G2PATKEY_0_PATKEY_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATKEY_0_PATKEY_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATKEY_0_PATKEY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATKEY_0_PATKEY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2DSTBA_0
#define G2SB_CTX6_G2DSTBA_0                     _MK_ADDR_CONST(0x602b)
#define G2SB_CTX6_G2DSTBA_0_SECURE                      0x0
#define G2SB_CTX6_G2DSTBA_0_WORD_COUNT                  0x1
#define G2SB_CTX6_G2DSTBA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTBA_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTBA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTBA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTBA_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2DSTBA_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2DSTBA_0_DSTBA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2DSTBA_0_DSTBA_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX6_G2DSTBA_0_DSTBA_SHIFT)
#define G2SB_CTX6_G2DSTBA_0_DSTBA_RANGE                 31:0
#define G2SB_CTX6_G2DSTBA_0_DSTBA_WOFFSET                       0x0
#define G2SB_CTX6_G2DSTBA_0_DSTBA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTBA_0_DSTBA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTBA_0_DSTBA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTBA_0_DSTBA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2DSTBA_B_0
#define G2SB_CTX6_G2DSTBA_B_0                   _MK_ADDR_CONST(0x602c)
#define G2SB_CTX6_G2DSTBA_B_0_SECURE                    0x0
#define G2SB_CTX6_G2DSTBA_B_0_WORD_COUNT                        0x1
#define G2SB_CTX6_G2DSTBA_B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTBA_B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTBA_B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTBA_B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTBA_B_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2DSTBA_B_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2DSTBA_B_0_DSTBA_B_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2DSTBA_B_0_DSTBA_B_FIELD                     _MK_FIELD_CONST(0xffffffff, G2SB_CTX6_G2DSTBA_B_0_DSTBA_B_SHIFT)
#define G2SB_CTX6_G2DSTBA_B_0_DSTBA_B_RANGE                     31:0
#define G2SB_CTX6_G2DSTBA_B_0_DSTBA_B_WOFFSET                   0x0
#define G2SB_CTX6_G2DSTBA_B_0_DSTBA_B_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTBA_B_0_DSTBA_B_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTBA_B_0_DSTBA_B_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTBA_B_0_DSTBA_B_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2DSTBA_C_0
#define G2SB_CTX6_G2DSTBA_C_0                   _MK_ADDR_CONST(0x602d)
#define G2SB_CTX6_G2DSTBA_C_0_SECURE                    0x0
#define G2SB_CTX6_G2DSTBA_C_0_WORD_COUNT                        0x1
#define G2SB_CTX6_G2DSTBA_C_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTBA_C_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTBA_C_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTBA_C_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTBA_C_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2DSTBA_C_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2DSTBA_C_0_DSTBA_C_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2DSTBA_C_0_DSTBA_C_FIELD                     _MK_FIELD_CONST(0xffffffff, G2SB_CTX6_G2DSTBA_C_0_DSTBA_C_SHIFT)
#define G2SB_CTX6_G2DSTBA_C_0_DSTBA_C_RANGE                     31:0
#define G2SB_CTX6_G2DSTBA_C_0_DSTBA_C_WOFFSET                   0x0
#define G2SB_CTX6_G2DSTBA_C_0_DSTBA_C_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTBA_C_0_DSTBA_C_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTBA_C_0_DSTBA_C_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTBA_C_0_DSTBA_C_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2DSTST_0
#define G2SB_CTX6_G2DSTST_0                     _MK_ADDR_CONST(0x602e)
#define G2SB_CTX6_G2DSTST_0_SECURE                      0x0
#define G2SB_CTX6_G2DSTST_0_WORD_COUNT                  0x1
#define G2SB_CTX6_G2DSTST_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTST_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTST_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTST_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTST_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define G2SB_CTX6_G2DSTST_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define G2SB_CTX6_G2DSTST_0_DSTS_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2DSTST_0_DSTS_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX6_G2DSTST_0_DSTS_SHIFT)
#define G2SB_CTX6_G2DSTST_0_DSTS_RANGE                  15:0
#define G2SB_CTX6_G2DSTST_0_DSTS_WOFFSET                        0x0
#define G2SB_CTX6_G2DSTST_0_DSTS_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTST_0_DSTS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTST_0_DSTS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTST_0_DSTS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2SRCPACK_0
#define G2SB_CTX6_G2SRCPACK_0                   _MK_ADDR_CONST(0x602f)
#define G2SB_CTX6_G2SRCPACK_0_SECURE                    0x0
#define G2SB_CTX6_G2SRCPACK_0_WORD_COUNT                        0x1
#define G2SB_CTX6_G2SRCPACK_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCPACK_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCPACK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCPACK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCPACK_0_READ_MASK                         _MK_MASK_CONST(0xf)
#define G2SB_CTX6_G2SRCPACK_0_WRITE_MASK                        _MK_MASK_CONST(0xf)
#define G2SB_CTX6_G2SRCPACK_0_SRCLNGAP_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2SRCPACK_0_SRCLNGAP_FIELD                    _MK_FIELD_CONST(0xf, G2SB_CTX6_G2SRCPACK_0_SRCLNGAP_SHIFT)
#define G2SB_CTX6_G2SRCPACK_0_SRCLNGAP_RANGE                    3:0
#define G2SB_CTX6_G2SRCPACK_0_SRCLNGAP_WOFFSET                  0x0
#define G2SB_CTX6_G2SRCPACK_0_SRCLNGAP_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCPACK_0_SRCLNGAP_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCPACK_0_SRCLNGAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCPACK_0_SRCLNGAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2SRCPACK_SIZE_0
#define G2SB_CTX6_G2SRCPACK_SIZE_0                      _MK_ADDR_CONST(0x6030)
#define G2SB_CTX6_G2SRCPACK_SIZE_0_SECURE                       0x0
#define G2SB_CTX6_G2SRCPACK_SIZE_0_WORD_COUNT                   0x1
#define G2SB_CTX6_G2SRCPACK_SIZE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCPACK_SIZE_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCPACK_SIZE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCPACK_SIZE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCPACK_SIZE_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2SRCPACK_SIZE_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2SRCPACK_SIZE_0_SRCMONOW_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2SRCPACK_SIZE_0_SRCMONOW_FIELD                       _MK_FIELD_CONST(0xffff, G2SB_CTX6_G2SRCPACK_SIZE_0_SRCMONOW_SHIFT)
#define G2SB_CTX6_G2SRCPACK_SIZE_0_SRCMONOW_RANGE                       15:0
#define G2SB_CTX6_G2SRCPACK_SIZE_0_SRCMONOW_WOFFSET                     0x0
#define G2SB_CTX6_G2SRCPACK_SIZE_0_SRCMONOW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCPACK_SIZE_0_SRCMONOW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCPACK_SIZE_0_SRCMONOW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCPACK_SIZE_0_SRCMONOW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2SRCPACK_SIZE_0_SRCMONOH_SHIFT                       _MK_SHIFT_CONST(16)
#define G2SB_CTX6_G2SRCPACK_SIZE_0_SRCMONOH_FIELD                       _MK_FIELD_CONST(0xffff, G2SB_CTX6_G2SRCPACK_SIZE_0_SRCMONOH_SHIFT)
#define G2SB_CTX6_G2SRCPACK_SIZE_0_SRCMONOH_RANGE                       31:16
#define G2SB_CTX6_G2SRCPACK_SIZE_0_SRCMONOH_WOFFSET                     0x0
#define G2SB_CTX6_G2SRCPACK_SIZE_0_SRCMONOH_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCPACK_SIZE_0_SRCMONOH_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCPACK_SIZE_0_SRCMONOH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCPACK_SIZE_0_SRCMONOH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2SRCBA_0
#define G2SB_CTX6_G2SRCBA_0                     _MK_ADDR_CONST(0x6031)
#define G2SB_CTX6_G2SRCBA_0_SECURE                      0x0
#define G2SB_CTX6_G2SRCBA_0_WORD_COUNT                  0x1
#define G2SB_CTX6_G2SRCBA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCBA_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCBA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCBA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCBA_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2SRCBA_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2SRCBA_0_SRCBA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2SRCBA_0_SRCBA_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX6_G2SRCBA_0_SRCBA_SHIFT)
#define G2SB_CTX6_G2SRCBA_0_SRCBA_RANGE                 31:0
#define G2SB_CTX6_G2SRCBA_0_SRCBA_WOFFSET                       0x0
#define G2SB_CTX6_G2SRCBA_0_SRCBA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCBA_0_SRCBA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCBA_0_SRCBA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCBA_0_SRCBA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2SRCBA_B_0
#define G2SB_CTX6_G2SRCBA_B_0                   _MK_ADDR_CONST(0x6032)
#define G2SB_CTX6_G2SRCBA_B_0_SECURE                    0x0
#define G2SB_CTX6_G2SRCBA_B_0_WORD_COUNT                        0x1
#define G2SB_CTX6_G2SRCBA_B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCBA_B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCBA_B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCBA_B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCBA_B_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2SRCBA_B_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2SRCBA_B_0_SRCBA_B_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2SRCBA_B_0_SRCBA_B_FIELD                     _MK_FIELD_CONST(0xffffffff, G2SB_CTX6_G2SRCBA_B_0_SRCBA_B_SHIFT)
#define G2SB_CTX6_G2SRCBA_B_0_SRCBA_B_RANGE                     31:0
#define G2SB_CTX6_G2SRCBA_B_0_SRCBA_B_WOFFSET                   0x0
#define G2SB_CTX6_G2SRCBA_B_0_SRCBA_B_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCBA_B_0_SRCBA_B_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCBA_B_0_SRCBA_B_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCBA_B_0_SRCBA_B_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2SRCST_0
#define G2SB_CTX6_G2SRCST_0                     _MK_ADDR_CONST(0x6033)
#define G2SB_CTX6_G2SRCST_0_SECURE                      0x0
#define G2SB_CTX6_G2SRCST_0_WORD_COUNT                  0x1
#define G2SB_CTX6_G2SRCST_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCST_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCST_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCST_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCST_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define G2SB_CTX6_G2SRCST_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define G2SB_CTX6_G2SRCST_0_SRCS_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2SRCST_0_SRCS_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX6_G2SRCST_0_SRCS_SHIFT)
#define G2SB_CTX6_G2SRCST_0_SRCS_RANGE                  15:0
#define G2SB_CTX6_G2SRCST_0_SRCS_WOFFSET                        0x0
#define G2SB_CTX6_G2SRCST_0_SRCS_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCST_0_SRCS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCST_0_SRCS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCST_0_SRCS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2SRCBGC_0
#define G2SB_CTX6_G2SRCBGC_0                    _MK_ADDR_CONST(0x6034)
#define G2SB_CTX6_G2SRCBGC_0_SECURE                     0x0
#define G2SB_CTX6_G2SRCBGC_0_WORD_COUNT                         0x1
#define G2SB_CTX6_G2SRCBGC_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCBGC_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCBGC_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCBGC_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCBGC_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2SRCBGC_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2SRCBGC_0_SRCBGC_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2SRCBGC_0_SRCBGC_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX6_G2SRCBGC_0_SRCBGC_SHIFT)
#define G2SB_CTX6_G2SRCBGC_0_SRCBGC_RANGE                       31:0
#define G2SB_CTX6_G2SRCBGC_0_SRCBGC_WOFFSET                     0x0
#define G2SB_CTX6_G2SRCBGC_0_SRCBGC_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCBGC_0_SRCBGC_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCBGC_0_SRCBGC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCBGC_0_SRCBGC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2SRCFGC_0
#define G2SB_CTX6_G2SRCFGC_0                    _MK_ADDR_CONST(0x6035)
#define G2SB_CTX6_G2SRCFGC_0_SECURE                     0x0
#define G2SB_CTX6_G2SRCFGC_0_WORD_COUNT                         0x1
#define G2SB_CTX6_G2SRCFGC_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCFGC_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCFGC_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCFGC_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCFGC_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2SRCFGC_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2SRCFGC_0_SRCFGC_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2SRCFGC_0_SRCFGC_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX6_G2SRCFGC_0_SRCFGC_SHIFT)
#define G2SB_CTX6_G2SRCFGC_0_SRCFGC_RANGE                       31:0
#define G2SB_CTX6_G2SRCFGC_0_SRCFGC_WOFFSET                     0x0
#define G2SB_CTX6_G2SRCFGC_0_SRCFGC_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCFGC_0_SRCFGC_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCFGC_0_SRCFGC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCFGC_0_SRCFGC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2SRCKEY_0
#define G2SB_CTX6_G2SRCKEY_0                    _MK_ADDR_CONST(0x6036)
#define G2SB_CTX6_G2SRCKEY_0_SECURE                     0x0
#define G2SB_CTX6_G2SRCKEY_0_WORD_COUNT                         0x1
#define G2SB_CTX6_G2SRCKEY_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCKEY_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCKEY_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCKEY_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCKEY_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2SRCKEY_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2SRCKEY_0_SRCKEY_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2SRCKEY_0_SRCKEY_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX6_G2SRCKEY_0_SRCKEY_SHIFT)
#define G2SB_CTX6_G2SRCKEY_0_SRCKEY_RANGE                       31:0
#define G2SB_CTX6_G2SRCKEY_0_SRCKEY_WOFFSET                     0x0
#define G2SB_CTX6_G2SRCKEY_0_SRCKEY_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCKEY_0_SRCKEY_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCKEY_0_SRCKEY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCKEY_0_SRCKEY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2SRCSIZE_0
#define G2SB_CTX6_G2SRCSIZE_0                   _MK_ADDR_CONST(0x6037)
#define G2SB_CTX6_G2SRCSIZE_0_SECURE                    0x0
#define G2SB_CTX6_G2SRCSIZE_0_WORD_COUNT                        0x1
#define G2SB_CTX6_G2SRCSIZE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCSIZE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCSIZE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCSIZE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCSIZE_0_READ_MASK                         _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX6_G2SRCSIZE_0_WRITE_MASK                        _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX6_G2SRCSIZE_0_SRCWIDTH_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2SRCSIZE_0_SRCWIDTH_FIELD                    _MK_FIELD_CONST(0x7fff, G2SB_CTX6_G2SRCSIZE_0_SRCWIDTH_SHIFT)
#define G2SB_CTX6_G2SRCSIZE_0_SRCWIDTH_RANGE                    14:0
#define G2SB_CTX6_G2SRCSIZE_0_SRCWIDTH_WOFFSET                  0x0
#define G2SB_CTX6_G2SRCSIZE_0_SRCWIDTH_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCSIZE_0_SRCWIDTH_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCSIZE_0_SRCWIDTH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCSIZE_0_SRCWIDTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2SRCSIZE_0_SRCHEIGHT_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX6_G2SRCSIZE_0_SRCHEIGHT_FIELD                   _MK_FIELD_CONST(0x7fff, G2SB_CTX6_G2SRCSIZE_0_SRCHEIGHT_SHIFT)
#define G2SB_CTX6_G2SRCSIZE_0_SRCHEIGHT_RANGE                   30:16
#define G2SB_CTX6_G2SRCSIZE_0_SRCHEIGHT_WOFFSET                 0x0
#define G2SB_CTX6_G2SRCSIZE_0_SRCHEIGHT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCSIZE_0_SRCHEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCSIZE_0_SRCHEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCSIZE_0_SRCHEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2DSTSIZE_0
#define G2SB_CTX6_G2DSTSIZE_0                   _MK_ADDR_CONST(0x6038)
#define G2SB_CTX6_G2DSTSIZE_0_SECURE                    0x0
#define G2SB_CTX6_G2DSTSIZE_0_WORD_COUNT                        0x1
#define G2SB_CTX6_G2DSTSIZE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTSIZE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTSIZE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTSIZE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTSIZE_0_READ_MASK                         _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX6_G2DSTSIZE_0_WRITE_MASK                        _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX6_G2DSTSIZE_0_DSTWIDTH_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2DSTSIZE_0_DSTWIDTH_FIELD                    _MK_FIELD_CONST(0x7fff, G2SB_CTX6_G2DSTSIZE_0_DSTWIDTH_SHIFT)
#define G2SB_CTX6_G2DSTSIZE_0_DSTWIDTH_RANGE                    14:0
#define G2SB_CTX6_G2DSTSIZE_0_DSTWIDTH_WOFFSET                  0x0
#define G2SB_CTX6_G2DSTSIZE_0_DSTWIDTH_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTSIZE_0_DSTWIDTH_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTSIZE_0_DSTWIDTH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTSIZE_0_DSTWIDTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2DSTSIZE_0_DSTHEIGHT_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX6_G2DSTSIZE_0_DSTHEIGHT_FIELD                   _MK_FIELD_CONST(0x7fff, G2SB_CTX6_G2DSTSIZE_0_DSTHEIGHT_SHIFT)
#define G2SB_CTX6_G2DSTSIZE_0_DSTHEIGHT_RANGE                   30:16
#define G2SB_CTX6_G2DSTSIZE_0_DSTHEIGHT_WOFFSET                 0x0
#define G2SB_CTX6_G2DSTSIZE_0_DSTHEIGHT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTSIZE_0_DSTHEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTSIZE_0_DSTHEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTSIZE_0_DSTHEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2SRCPS_0
#define G2SB_CTX6_G2SRCPS_0                     _MK_ADDR_CONST(0x6039)
#define G2SB_CTX6_G2SRCPS_0_SECURE                      0x0
#define G2SB_CTX6_G2SRCPS_0_WORD_COUNT                  0x1
#define G2SB_CTX6_G2SRCPS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCPS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCPS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCPS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCPS_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2SRCPS_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2SRCPS_0_SRCX_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2SRCPS_0_SRCX_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX6_G2SRCPS_0_SRCX_SHIFT)
#define G2SB_CTX6_G2SRCPS_0_SRCX_RANGE                  15:0
#define G2SB_CTX6_G2SRCPS_0_SRCX_WOFFSET                        0x0
#define G2SB_CTX6_G2SRCPS_0_SRCX_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCPS_0_SRCX_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCPS_0_SRCX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCPS_0_SRCX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2SRCPS_0_SRCY_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_CTX6_G2SRCPS_0_SRCY_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX6_G2SRCPS_0_SRCY_SHIFT)
#define G2SB_CTX6_G2SRCPS_0_SRCY_RANGE                  31:16
#define G2SB_CTX6_G2SRCPS_0_SRCY_WOFFSET                        0x0
#define G2SB_CTX6_G2SRCPS_0_SRCY_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCPS_0_SRCY_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCPS_0_SRCY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCPS_0_SRCY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2DSTPS_0
#define G2SB_CTX6_G2DSTPS_0                     _MK_ADDR_CONST(0x603a)
#define G2SB_CTX6_G2DSTPS_0_SECURE                      0x0
#define G2SB_CTX6_G2DSTPS_0_WORD_COUNT                  0x1
#define G2SB_CTX6_G2DSTPS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTPS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTPS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTPS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTPS_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2DSTPS_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2DSTPS_0_DSTX_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2DSTPS_0_DSTX_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX6_G2DSTPS_0_DSTX_SHIFT)
#define G2SB_CTX6_G2DSTPS_0_DSTX_RANGE                  15:0
#define G2SB_CTX6_G2DSTPS_0_DSTX_WOFFSET                        0x0
#define G2SB_CTX6_G2DSTPS_0_DSTX_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTPS_0_DSTX_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTPS_0_DSTX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTPS_0_DSTX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2DSTPS_0_DSTY_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_CTX6_G2DSTPS_0_DSTY_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX6_G2DSTPS_0_DSTY_SHIFT)
#define G2SB_CTX6_G2DSTPS_0_DSTY_RANGE                  31:16
#define G2SB_CTX6_G2DSTPS_0_DSTY_WOFFSET                        0x0
#define G2SB_CTX6_G2DSTPS_0_DSTY_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTPS_0_DSTY_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTPS_0_DSTY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTPS_0_DSTY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2CBDES_0
#define G2SB_CTX6_G2CBDES_0                     _MK_ADDR_CONST(0x603b)
#define G2SB_CTX6_G2CBDES_0_SECURE                      0x0
#define G2SB_CTX6_G2CBDES_0_WORD_COUNT                  0x1
#define G2SB_CTX6_G2CBDES_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CBDES_0_RESET_MASK                  _MK_MASK_CONST(0x80000000)
#define G2SB_CTX6_G2CBDES_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CBDES_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CBDES_0_READ_MASK                   _MK_MASK_CONST(0xffff00ff)
#define G2SB_CTX6_G2CBDES_0_WRITE_MASK                  _MK_MASK_CONST(0xffff00ff)
#define G2SB_CTX6_G2CBDES_0_CBCOUNT_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2CBDES_0_CBCOUNT_FIELD                       _MK_FIELD_CONST(0xff, G2SB_CTX6_G2CBDES_0_CBCOUNT_SHIFT)
#define G2SB_CTX6_G2CBDES_0_CBCOUNT_RANGE                       7:0
#define G2SB_CTX6_G2CBDES_0_CBCOUNT_WOFFSET                     0x0
#define G2SB_CTX6_G2CBDES_0_CBCOUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CBDES_0_CBCOUNT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CBDES_0_CBCOUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CBDES_0_CBCOUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CBDES_0_CBLINE_SHIFT                        _MK_SHIFT_CONST(16)
#define G2SB_CTX6_G2CBDES_0_CBLINE_FIELD                        _MK_FIELD_CONST(0x7fff, G2SB_CTX6_G2CBDES_0_CBLINE_SHIFT)
#define G2SB_CTX6_G2CBDES_0_CBLINE_RANGE                        30:16
#define G2SB_CTX6_G2CBDES_0_CBLINE_WOFFSET                      0x0
#define G2SB_CTX6_G2CBDES_0_CBLINE_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CBDES_0_CBLINE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CBDES_0_CBLINE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CBDES_0_CBLINE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CBDES_0_TOPCLIP_SHIFT                       _MK_SHIFT_CONST(31)
#define G2SB_CTX6_G2CBDES_0_TOPCLIP_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX6_G2CBDES_0_TOPCLIP_SHIFT)
#define G2SB_CTX6_G2CBDES_0_TOPCLIP_RANGE                       31:31
#define G2SB_CTX6_G2CBDES_0_TOPCLIP_WOFFSET                     0x0
#define G2SB_CTX6_G2CBDES_0_TOPCLIP_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CBDES_0_TOPCLIP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2CBDES_0_TOPCLIP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CBDES_0_TOPCLIP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CBDES_0_TOPCLIP_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CBDES_0_TOPCLIP_ENABLE                      _MK_ENUM_CONST(1)


// Register G2SB_CTX6_G2CBSTRIDE_0
#define G2SB_CTX6_G2CBSTRIDE_0                  _MK_ADDR_CONST(0x603c)
#define G2SB_CTX6_G2CBSTRIDE_0_SECURE                   0x0
#define G2SB_CTX6_G2CBSTRIDE_0_WORD_COUNT                       0x1
#define G2SB_CTX6_G2CBSTRIDE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CBSTRIDE_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CBSTRIDE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CBSTRIDE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CBSTRIDE_0_READ_MASK                        _MK_MASK_CONST(0xc0ffffff)
#define G2SB_CTX6_G2CBSTRIDE_0_WRITE_MASK                       _MK_MASK_CONST(0xc0ffffff)
#define G2SB_CTX6_G2CBSTRIDE_0_CBSTRIDE_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2CBSTRIDE_0_CBSTRIDE_FIELD                   _MK_FIELD_CONST(0xffffff, G2SB_CTX6_G2CBSTRIDE_0_CBSTRIDE_SHIFT)
#define G2SB_CTX6_G2CBSTRIDE_0_CBSTRIDE_RANGE                   23:0
#define G2SB_CTX6_G2CBSTRIDE_0_CBSTRIDE_WOFFSET                 0x0
#define G2SB_CTX6_G2CBSTRIDE_0_CBSTRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CBSTRIDE_0_CBSTRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CBSTRIDE_0_CBSTRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CBSTRIDE_0_CBSTRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CBSTRIDE_0_CBUVSTRIDE_SHIFT                 _MK_SHIFT_CONST(30)
#define G2SB_CTX6_G2CBSTRIDE_0_CBUVSTRIDE_FIELD                 _MK_FIELD_CONST(0x3, G2SB_CTX6_G2CBSTRIDE_0_CBUVSTRIDE_SHIFT)
#define G2SB_CTX6_G2CBSTRIDE_0_CBUVSTRIDE_RANGE                 31:30
#define G2SB_CTX6_G2CBSTRIDE_0_CBUVSTRIDE_WOFFSET                       0x0
#define G2SB_CTX6_G2CBSTRIDE_0_CBUVSTRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CBSTRIDE_0_CBUVSTRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CBSTRIDE_0_CBUVSTRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CBSTRIDE_0_CBUVSTRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CBSTRIDE_0_CBUVSTRIDE_CBS2X                 _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2CBSTRIDE_0_CBUVSTRIDE_CBS1X                 _MK_ENUM_CONST(1)
#define G2SB_CTX6_G2CBSTRIDE_0_CBUVSTRIDE_CBS4X                 _MK_ENUM_CONST(2)


// Register G2SB_CTX6_G2LINESETTING_0
#define G2SB_CTX6_G2LINESETTING_0                       _MK_ADDR_CONST(0x603d)
#define G2SB_CTX6_G2LINESETTING_0_SECURE                        0x0
#define G2SB_CTX6_G2LINESETTING_0_WORD_COUNT                    0x1
#define G2SB_CTX6_G2LINESETTING_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINESETTING_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINESETTING_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINESETTING_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINESETTING_0_READ_MASK                     _MK_MASK_CONST(0xff1fffff)
#define G2SB_CTX6_G2LINESETTING_0_WRITE_MASK                    _MK_MASK_CONST(0xff1fffff)
#define G2SB_CTX6_G2LINESETTING_0_GAMMA_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2LINESETTING_0_GAMMA_FIELD                   _MK_FIELD_CONST(0x1fffff, G2SB_CTX6_G2LINESETTING_0_GAMMA_SHIFT)
#define G2SB_CTX6_G2LINESETTING_0_GAMMA_RANGE                   20:0
#define G2SB_CTX6_G2LINESETTING_0_GAMMA_WOFFSET                 0x0
#define G2SB_CTX6_G2LINESETTING_0_GAMMA_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINESETTING_0_GAMMA_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINESETTING_0_GAMMA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINESETTING_0_GAMMA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2LINESETTING_0_MAJOR_SHIFT                   _MK_SHIFT_CONST(24)
#define G2SB_CTX6_G2LINESETTING_0_MAJOR_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX6_G2LINESETTING_0_MAJOR_SHIFT)
#define G2SB_CTX6_G2LINESETTING_0_MAJOR_RANGE                   24:24
#define G2SB_CTX6_G2LINESETTING_0_MAJOR_WOFFSET                 0x0
#define G2SB_CTX6_G2LINESETTING_0_MAJOR_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINESETTING_0_MAJOR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINESETTING_0_MAJOR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINESETTING_0_MAJOR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINESETTING_0_MAJOR_XMAJOR                  _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2LINESETTING_0_MAJOR_YMAJOR                  _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2LINESETTING_0_LINEXDIR_SHIFT                        _MK_SHIFT_CONST(25)
#define G2SB_CTX6_G2LINESETTING_0_LINEXDIR_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX6_G2LINESETTING_0_LINEXDIR_SHIFT)
#define G2SB_CTX6_G2LINESETTING_0_LINEXDIR_RANGE                        25:25
#define G2SB_CTX6_G2LINESETTING_0_LINEXDIR_WOFFSET                      0x0
#define G2SB_CTX6_G2LINESETTING_0_LINEXDIR_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINESETTING_0_LINEXDIR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINESETTING_0_LINEXDIR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINESETTING_0_LINEXDIR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2LINESETTING_0_LINEYDIR_SHIFT                        _MK_SHIFT_CONST(26)
#define G2SB_CTX6_G2LINESETTING_0_LINEYDIR_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX6_G2LINESETTING_0_LINEYDIR_SHIFT)
#define G2SB_CTX6_G2LINESETTING_0_LINEYDIR_RANGE                        26:26
#define G2SB_CTX6_G2LINESETTING_0_LINEYDIR_WOFFSET                      0x0
#define G2SB_CTX6_G2LINESETTING_0_LINEYDIR_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINESETTING_0_LINEYDIR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINESETTING_0_LINEYDIR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINESETTING_0_LINEYDIR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2LINESETTING_0_DROPLASTP_SHIFT                       _MK_SHIFT_CONST(27)
#define G2SB_CTX6_G2LINESETTING_0_DROPLASTP_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX6_G2LINESETTING_0_DROPLASTP_SHIFT)
#define G2SB_CTX6_G2LINESETTING_0_DROPLASTP_RANGE                       27:27
#define G2SB_CTX6_G2LINESETTING_0_DROPLASTP_WOFFSET                     0x0
#define G2SB_CTX6_G2LINESETTING_0_DROPLASTP_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINESETTING_0_DROPLASTP_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINESETTING_0_DROPLASTP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINESETTING_0_DROPLASTP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2LINESETTING_0_LINEUSEOCTANT_SHIFT                   _MK_SHIFT_CONST(28)
#define G2SB_CTX6_G2LINESETTING_0_LINEUSEOCTANT_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX6_G2LINESETTING_0_LINEUSEOCTANT_SHIFT)
#define G2SB_CTX6_G2LINESETTING_0_LINEUSEOCTANT_RANGE                   28:28
#define G2SB_CTX6_G2LINESETTING_0_LINEUSEOCTANT_WOFFSET                 0x0
#define G2SB_CTX6_G2LINESETTING_0_LINEUSEOCTANT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINESETTING_0_LINEUSEOCTANT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINESETTING_0_LINEUSEOCTANT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINESETTING_0_LINEUSEOCTANT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2LINESETTING_0_OCTANTS_SHIFT                 _MK_SHIFT_CONST(29)
#define G2SB_CTX6_G2LINESETTING_0_OCTANTS_FIELD                 _MK_FIELD_CONST(0x7, G2SB_CTX6_G2LINESETTING_0_OCTANTS_SHIFT)
#define G2SB_CTX6_G2LINESETTING_0_OCTANTS_RANGE                 31:29
#define G2SB_CTX6_G2LINESETTING_0_OCTANTS_WOFFSET                       0x0
#define G2SB_CTX6_G2LINESETTING_0_OCTANTS_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINESETTING_0_OCTANTS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINESETTING_0_OCTANTS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINESETTING_0_OCTANTS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2LINEDELTAN_0
#define G2SB_CTX6_G2LINEDELTAN_0                        _MK_ADDR_CONST(0x603e)
#define G2SB_CTX6_G2LINEDELTAN_0_SECURE                         0x0
#define G2SB_CTX6_G2LINEDELTAN_0_WORD_COUNT                     0x1
#define G2SB_CTX6_G2LINEDELTAN_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINEDELTAN_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINEDELTAN_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINEDELTAN_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINEDELTAN_0_READ_MASK                      _MK_MASK_CONST(0x1fffff)
#define G2SB_CTX6_G2LINEDELTAN_0_WRITE_MASK                     _MK_MASK_CONST(0x1fffff)
#define G2SB_CTX6_G2LINEDELTAN_0_DELTAN_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2LINEDELTAN_0_DELTAN_FIELD                   _MK_FIELD_CONST(0x1fffff, G2SB_CTX6_G2LINEDELTAN_0_DELTAN_SHIFT)
#define G2SB_CTX6_G2LINEDELTAN_0_DELTAN_RANGE                   20:0
#define G2SB_CTX6_G2LINEDELTAN_0_DELTAN_WOFFSET                 0x0
#define G2SB_CTX6_G2LINEDELTAN_0_DELTAN_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINEDELTAN_0_DELTAN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINEDELTAN_0_DELTAN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINEDELTAN_0_DELTAN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2LINEDELTAM_0
#define G2SB_CTX6_G2LINEDELTAM_0                        _MK_ADDR_CONST(0x603f)
#define G2SB_CTX6_G2LINEDELTAM_0_SECURE                         0x0
#define G2SB_CTX6_G2LINEDELTAM_0_WORD_COUNT                     0x1
#define G2SB_CTX6_G2LINEDELTAM_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINEDELTAM_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINEDELTAM_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINEDELTAM_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINEDELTAM_0_READ_MASK                      _MK_MASK_CONST(0x1fffff)
#define G2SB_CTX6_G2LINEDELTAM_0_WRITE_MASK                     _MK_MASK_CONST(0x1fffff)
#define G2SB_CTX6_G2LINEDELTAM_0_DELTAM_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2LINEDELTAM_0_DELTAM_FIELD                   _MK_FIELD_CONST(0x1fffff, G2SB_CTX6_G2LINEDELTAM_0_DELTAM_SHIFT)
#define G2SB_CTX6_G2LINEDELTAM_0_DELTAM_RANGE                   20:0
#define G2SB_CTX6_G2LINEDELTAM_0_DELTAM_WOFFSET                 0x0
#define G2SB_CTX6_G2LINEDELTAM_0_DELTAM_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINEDELTAM_0_DELTAM_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINEDELTAM_0_DELTAM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINEDELTAM_0_DELTAM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2LINEPOS_0
#define G2SB_CTX6_G2LINEPOS_0                   _MK_ADDR_CONST(0x6040)
#define G2SB_CTX6_G2LINEPOS_0_SECURE                    0x0
#define G2SB_CTX6_G2LINEPOS_0_WORD_COUNT                        0x1
#define G2SB_CTX6_G2LINEPOS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINEPOS_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINEPOS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINEPOS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINEPOS_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2LINEPOS_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2LINEPOS_0_LINEXPOS_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2LINEPOS_0_LINEXPOS_FIELD                    _MK_FIELD_CONST(0xffff, G2SB_CTX6_G2LINEPOS_0_LINEXPOS_SHIFT)
#define G2SB_CTX6_G2LINEPOS_0_LINEXPOS_RANGE                    15:0
#define G2SB_CTX6_G2LINEPOS_0_LINEXPOS_WOFFSET                  0x0
#define G2SB_CTX6_G2LINEPOS_0_LINEXPOS_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINEPOS_0_LINEXPOS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINEPOS_0_LINEXPOS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINEPOS_0_LINEXPOS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2LINEPOS_0_LINEYPOS_SHIFT                    _MK_SHIFT_CONST(16)
#define G2SB_CTX6_G2LINEPOS_0_LINEYPOS_FIELD                    _MK_FIELD_CONST(0xffff, G2SB_CTX6_G2LINEPOS_0_LINEYPOS_SHIFT)
#define G2SB_CTX6_G2LINEPOS_0_LINEYPOS_RANGE                    31:16
#define G2SB_CTX6_G2LINEPOS_0_LINEYPOS_WOFFSET                  0x0
#define G2SB_CTX6_G2LINEPOS_0_LINEYPOS_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINEPOS_0_LINEYPOS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINEPOS_0_LINEYPOS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINEPOS_0_LINEYPOS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2LINELEN_0
#define G2SB_CTX6_G2LINELEN_0                   _MK_ADDR_CONST(0x6041)
#define G2SB_CTX6_G2LINELEN_0_SECURE                    0x0
#define G2SB_CTX6_G2LINELEN_0_WORD_COUNT                        0x1
#define G2SB_CTX6_G2LINELEN_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINELEN_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINELEN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINELEN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINELEN_0_READ_MASK                         _MK_MASK_CONST(0x7fff)
#define G2SB_CTX6_G2LINELEN_0_WRITE_MASK                        _MK_MASK_CONST(0x7fff)
#define G2SB_CTX6_G2LINELEN_0_LINELEN_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2LINELEN_0_LINELEN_FIELD                     _MK_FIELD_CONST(0x7fff, G2SB_CTX6_G2LINELEN_0_LINELEN_SHIFT)
#define G2SB_CTX6_G2LINELEN_0_LINELEN_RANGE                     14:0
#define G2SB_CTX6_G2LINELEN_0_LINELEN_WOFFSET                   0x0
#define G2SB_CTX6_G2LINELEN_0_LINELEN_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINELEN_0_LINELEN_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINELEN_0_LINELEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2LINELEN_0_LINELEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2CSCFOURTH_0
#define G2SB_CTX6_G2CSCFOURTH_0                 _MK_ADDR_CONST(0x6042)
#define G2SB_CTX6_G2CSCFOURTH_0_SECURE                  0x0
#define G2SB_CTX6_G2CSCFOURTH_0_WORD_COUNT                      0x1
#define G2SB_CTX6_G2CSCFOURTH_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCFOURTH_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCFOURTH_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCFOURTH_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCFOURTH_0_READ_MASK                       _MK_MASK_CONST(0x1ff01ff)
#define G2SB_CTX6_G2CSCFOURTH_0_WRITE_MASK                      _MK_MASK_CONST(0x1ff01ff)
#define G2SB_CTX6_G2CSCFOURTH_0_G2U_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2CSCFOURTH_0_G2U_FIELD                       _MK_FIELD_CONST(0x1ff, G2SB_CTX6_G2CSCFOURTH_0_G2U_SHIFT)
#define G2SB_CTX6_G2CSCFOURTH_0_G2U_RANGE                       8:0
#define G2SB_CTX6_G2CSCFOURTH_0_G2U_WOFFSET                     0x0
#define G2SB_CTX6_G2CSCFOURTH_0_G2U_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCFOURTH_0_G2U_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCFOURTH_0_G2U_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCFOURTH_0_G2U_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX6_G2CSCFOURTH_0_G2V_SHIFT                       _MK_SHIFT_CONST(16)
#define G2SB_CTX6_G2CSCFOURTH_0_G2V_FIELD                       _MK_FIELD_CONST(0x1ff, G2SB_CTX6_G2CSCFOURTH_0_G2V_SHIFT)
#define G2SB_CTX6_G2CSCFOURTH_0_G2V_RANGE                       24:16
#define G2SB_CTX6_G2CSCFOURTH_0_G2V_WOFFSET                     0x0
#define G2SB_CTX6_G2CSCFOURTH_0_G2V_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCFOURTH_0_G2V_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCFOURTH_0_G2V_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CSCFOURTH_0_G2V_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2SRCST_B_0
#define G2SB_CTX6_G2SRCST_B_0                   _MK_ADDR_CONST(0x6043)
#define G2SB_CTX6_G2SRCST_B_0_SECURE                    0x0
#define G2SB_CTX6_G2SRCST_B_0_WORD_COUNT                        0x1
#define G2SB_CTX6_G2SRCST_B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCST_B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCST_B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCST_B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCST_B_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define G2SB_CTX6_G2SRCST_B_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX6_G2SRCST_B_0_SRCS_B_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2SRCST_B_0_SRCS_B_FIELD                      _MK_FIELD_CONST(0xffff, G2SB_CTX6_G2SRCST_B_0_SRCS_B_SHIFT)
#define G2SB_CTX6_G2SRCST_B_0_SRCS_B_RANGE                      15:0
#define G2SB_CTX6_G2SRCST_B_0_SRCS_B_WOFFSET                    0x0
#define G2SB_CTX6_G2SRCST_B_0_SRCS_B_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCST_B_0_SRCS_B_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCST_B_0_SRCS_B_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCST_B_0_SRCS_B_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2UVSTRIDE_0
#define G2SB_CTX6_G2UVSTRIDE_0                  _MK_ADDR_CONST(0x6044)
#define G2SB_CTX6_G2UVSTRIDE_0_SECURE                   0x0
#define G2SB_CTX6_G2UVSTRIDE_0_WORD_COUNT                       0x1
#define G2SB_CTX6_G2UVSTRIDE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2UVSTRIDE_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2UVSTRIDE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2UVSTRIDE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2UVSTRIDE_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX6_G2UVSTRIDE_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX6_G2UVSTRIDE_0_UVSTRIDE_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2UVSTRIDE_0_UVSTRIDE_FIELD                   _MK_FIELD_CONST(0xffff, G2SB_CTX6_G2UVSTRIDE_0_UVSTRIDE_SHIFT)
#define G2SB_CTX6_G2UVSTRIDE_0_UVSTRIDE_RANGE                   15:0
#define G2SB_CTX6_G2UVSTRIDE_0_UVSTRIDE_WOFFSET                 0x0
#define G2SB_CTX6_G2UVSTRIDE_0_UVSTRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2UVSTRIDE_0_UVSTRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2UVSTRIDE_0_UVSTRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2UVSTRIDE_0_UVSTRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2CBDES2_0
#define G2SB_CTX6_G2CBDES2_0                    _MK_ADDR_CONST(0x6045)
#define G2SB_CTX6_G2CBDES2_0_SECURE                     0x0
#define G2SB_CTX6_G2CBDES2_0_WORD_COUNT                         0x1
#define G2SB_CTX6_G2CBDES2_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CBDES2_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CBDES2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CBDES2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CBDES2_0_READ_MASK                  _MK_MASK_CONST(0x7fff)
#define G2SB_CTX6_G2CBDES2_0_WRITE_MASK                         _MK_MASK_CONST(0x7fff)
#define G2SB_CTX6_G2CBDES2_0_TOP_CBLINE_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2CBDES2_0_TOP_CBLINE_FIELD                   _MK_FIELD_CONST(0x7fff, G2SB_CTX6_G2CBDES2_0_TOP_CBLINE_SHIFT)
#define G2SB_CTX6_G2CBDES2_0_TOP_CBLINE_RANGE                   14:0
#define G2SB_CTX6_G2CBDES2_0_TOP_CBLINE_WOFFSET                 0x0
#define G2SB_CTX6_G2CBDES2_0_TOP_CBLINE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CBDES2_0_TOP_CBLINE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CBDES2_0_TOP_CBLINE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2CBDES2_0_TOP_CBLINE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2TILEMODE_0
#define G2SB_CTX6_G2TILEMODE_0                  _MK_ADDR_CONST(0x6046)
#define G2SB_CTX6_G2TILEMODE_0_SECURE                   0x0
#define G2SB_CTX6_G2TILEMODE_0_WORD_COUNT                       0x1
#define G2SB_CTX6_G2TILEMODE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TILEMODE_0_RESET_MASK                       _MK_MASK_CONST(0x111111)
#define G2SB_CTX6_G2TILEMODE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TILEMODE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TILEMODE_0_READ_MASK                        _MK_MASK_CONST(0x111111)
#define G2SB_CTX6_G2TILEMODE_0_WRITE_MASK                       _MK_MASK_CONST(0x111111)
#define G2SB_CTX6_G2TILEMODE_0_SRC_Y_TILE_MODE_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2TILEMODE_0_SRC_Y_TILE_MODE_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX6_G2TILEMODE_0_SRC_Y_TILE_MODE_SHIFT)
#define G2SB_CTX6_G2TILEMODE_0_SRC_Y_TILE_MODE_RANGE                    0:0
#define G2SB_CTX6_G2TILEMODE_0_SRC_Y_TILE_MODE_WOFFSET                  0x0
#define G2SB_CTX6_G2TILEMODE_0_SRC_Y_TILE_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TILEMODE_0_SRC_Y_TILE_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2TILEMODE_0_SRC_Y_TILE_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TILEMODE_0_SRC_Y_TILE_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TILEMODE_0_SRC_Y_TILE_MODE_LINEAR                   _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2TILEMODE_0_SRC_Y_TILE_MODE_TILED                    _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2TILEMODE_0_SRC_UV_TILE_MODE_SHIFT                   _MK_SHIFT_CONST(4)
#define G2SB_CTX6_G2TILEMODE_0_SRC_UV_TILE_MODE_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX6_G2TILEMODE_0_SRC_UV_TILE_MODE_SHIFT)
#define G2SB_CTX6_G2TILEMODE_0_SRC_UV_TILE_MODE_RANGE                   4:4
#define G2SB_CTX6_G2TILEMODE_0_SRC_UV_TILE_MODE_WOFFSET                 0x0
#define G2SB_CTX6_G2TILEMODE_0_SRC_UV_TILE_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TILEMODE_0_SRC_UV_TILE_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2TILEMODE_0_SRC_UV_TILE_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TILEMODE_0_SRC_UV_TILE_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TILEMODE_0_SRC_UV_TILE_MODE_LINEAR                  _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2TILEMODE_0_SRC_UV_TILE_MODE_TILED                   _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2TILEMODE_0_PAT_Y_TILE_MODE_SHIFT                    _MK_SHIFT_CONST(8)
#define G2SB_CTX6_G2TILEMODE_0_PAT_Y_TILE_MODE_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX6_G2TILEMODE_0_PAT_Y_TILE_MODE_SHIFT)
#define G2SB_CTX6_G2TILEMODE_0_PAT_Y_TILE_MODE_RANGE                    8:8
#define G2SB_CTX6_G2TILEMODE_0_PAT_Y_TILE_MODE_WOFFSET                  0x0
#define G2SB_CTX6_G2TILEMODE_0_PAT_Y_TILE_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TILEMODE_0_PAT_Y_TILE_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2TILEMODE_0_PAT_Y_TILE_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TILEMODE_0_PAT_Y_TILE_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TILEMODE_0_PAT_Y_TILE_MODE_LINEAR                   _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2TILEMODE_0_PAT_Y_TILE_MODE_TILED                    _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2TILEMODE_0_PAT_UV_TILE_MODE_SHIFT                   _MK_SHIFT_CONST(12)
#define G2SB_CTX6_G2TILEMODE_0_PAT_UV_TILE_MODE_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX6_G2TILEMODE_0_PAT_UV_TILE_MODE_SHIFT)
#define G2SB_CTX6_G2TILEMODE_0_PAT_UV_TILE_MODE_RANGE                   12:12
#define G2SB_CTX6_G2TILEMODE_0_PAT_UV_TILE_MODE_WOFFSET                 0x0
#define G2SB_CTX6_G2TILEMODE_0_PAT_UV_TILE_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TILEMODE_0_PAT_UV_TILE_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2TILEMODE_0_PAT_UV_TILE_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TILEMODE_0_PAT_UV_TILE_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TILEMODE_0_PAT_UV_TILE_MODE_LINEAR                  _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2TILEMODE_0_PAT_UV_TILE_MODE_TILED                   _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2TILEMODE_0_DST_RD_TILE_MODE_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX6_G2TILEMODE_0_DST_RD_TILE_MODE_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX6_G2TILEMODE_0_DST_RD_TILE_MODE_SHIFT)
#define G2SB_CTX6_G2TILEMODE_0_DST_RD_TILE_MODE_RANGE                   16:16
#define G2SB_CTX6_G2TILEMODE_0_DST_RD_TILE_MODE_WOFFSET                 0x0
#define G2SB_CTX6_G2TILEMODE_0_DST_RD_TILE_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TILEMODE_0_DST_RD_TILE_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2TILEMODE_0_DST_RD_TILE_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TILEMODE_0_DST_RD_TILE_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TILEMODE_0_DST_RD_TILE_MODE_LINEAR                  _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2TILEMODE_0_DST_RD_TILE_MODE_TILED                   _MK_ENUM_CONST(1)

#define G2SB_CTX6_G2TILEMODE_0_DST_WR_TILE_MODE_SHIFT                   _MK_SHIFT_CONST(20)
#define G2SB_CTX6_G2TILEMODE_0_DST_WR_TILE_MODE_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX6_G2TILEMODE_0_DST_WR_TILE_MODE_SHIFT)
#define G2SB_CTX6_G2TILEMODE_0_DST_WR_TILE_MODE_RANGE                   20:20
#define G2SB_CTX6_G2TILEMODE_0_DST_WR_TILE_MODE_WOFFSET                 0x0
#define G2SB_CTX6_G2TILEMODE_0_DST_WR_TILE_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TILEMODE_0_DST_WR_TILE_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX6_G2TILEMODE_0_DST_WR_TILE_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TILEMODE_0_DST_WR_TILE_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2TILEMODE_0_DST_WR_TILE_MODE_LINEAR                  _MK_ENUM_CONST(0)
#define G2SB_CTX6_G2TILEMODE_0_DST_WR_TILE_MODE_TILED                   _MK_ENUM_CONST(1)


// Register G2SB_CTX6_G2PATBASE_0
#define G2SB_CTX6_G2PATBASE_0                   _MK_ADDR_CONST(0x6047)
#define G2SB_CTX6_G2PATBASE_0_SECURE                    0x0
#define G2SB_CTX6_G2PATBASE_0_WORD_COUNT                        0x1
#define G2SB_CTX6_G2PATBASE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATBASE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATBASE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATBASE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATBASE_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2PATBASE_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2PATBASE_0_PAT_BASE_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2PATBASE_0_PAT_BASE_FIELD                    _MK_FIELD_CONST(0xffffffff, G2SB_CTX6_G2PATBASE_0_PAT_BASE_SHIFT)
#define G2SB_CTX6_G2PATBASE_0_PAT_BASE_RANGE                    31:0
#define G2SB_CTX6_G2PATBASE_0_PAT_BASE_WOFFSET                  0x0
#define G2SB_CTX6_G2PATBASE_0_PAT_BASE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATBASE_0_PAT_BASE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATBASE_0_PAT_BASE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2PATBASE_0_PAT_BASE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2SRCBA_SB_SURFBASE_0
#define G2SB_CTX6_G2SRCBA_SB_SURFBASE_0                 _MK_ADDR_CONST(0x6048)
#define G2SB_CTX6_G2SRCBA_SB_SURFBASE_0_SECURE                  0x0
#define G2SB_CTX6_G2SRCBA_SB_SURFBASE_0_WORD_COUNT                      0x1
#define G2SB_CTX6_G2SRCBA_SB_SURFBASE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCBA_SB_SURFBASE_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCBA_SB_SURFBASE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCBA_SB_SURFBASE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCBA_SB_SURFBASE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2SRCBA_SB_SURFBASE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_FIELD                  _MK_FIELD_CONST(0xffffffff, G2SB_CTX6_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_SHIFT)
#define G2SB_CTX6_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_RANGE                  31:0
#define G2SB_CTX6_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_WOFFSET                        0x0
#define G2SB_CTX6_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2DSTBA_SB_SURFBASE_0
#define G2SB_CTX6_G2DSTBA_SB_SURFBASE_0                 _MK_ADDR_CONST(0x6049)
#define G2SB_CTX6_G2DSTBA_SB_SURFBASE_0_SECURE                  0x0
#define G2SB_CTX6_G2DSTBA_SB_SURFBASE_0_WORD_COUNT                      0x1
#define G2SB_CTX6_G2DSTBA_SB_SURFBASE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTBA_SB_SURFBASE_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTBA_SB_SURFBASE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTBA_SB_SURFBASE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTBA_SB_SURFBASE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2DSTBA_SB_SURFBASE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2DSTBA_SB_SURFBASE_0_DST_ADDR_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2DSTBA_SB_SURFBASE_0_DST_ADDR_FIELD                  _MK_FIELD_CONST(0xffffffff, G2SB_CTX6_G2DSTBA_SB_SURFBASE_0_DST_ADDR_SHIFT)
#define G2SB_CTX6_G2DSTBA_SB_SURFBASE_0_DST_ADDR_RANGE                  31:0
#define G2SB_CTX6_G2DSTBA_SB_SURFBASE_0_DST_ADDR_WOFFSET                        0x0
#define G2SB_CTX6_G2DSTBA_SB_SURFBASE_0_DST_ADDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTBA_SB_SURFBASE_0_DST_ADDR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTBA_SB_SURFBASE_0_DST_ADDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTBA_SB_SURFBASE_0_DST_ADDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2DSTBA_B_SB_SURFBASE_0
#define G2SB_CTX6_G2DSTBA_B_SB_SURFBASE_0                       _MK_ADDR_CONST(0x604a)
#define G2SB_CTX6_G2DSTBA_B_SB_SURFBASE_0_SECURE                        0x0
#define G2SB_CTX6_G2DSTBA_B_SB_SURFBASE_0_WORD_COUNT                    0x1
#define G2SB_CTX6_G2DSTBA_B_SB_SURFBASE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTBA_B_SB_SURFBASE_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTBA_B_SB_SURFBASE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTBA_B_SB_SURFBASE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTBA_B_SB_SURFBASE_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2DSTBA_B_SB_SURFBASE_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_FIELD                      _MK_FIELD_CONST(0xffffffff, G2SB_CTX6_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_SHIFT)
#define G2SB_CTX6_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_RANGE                      31:0
#define G2SB_CTX6_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_WOFFSET                    0x0
#define G2SB_CTX6_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2VBA_A_SB_SURFBASE_0
#define G2SB_CTX6_G2VBA_A_SB_SURFBASE_0                 _MK_ADDR_CONST(0x604b)
#define G2SB_CTX6_G2VBA_A_SB_SURFBASE_0_SECURE                  0x0
#define G2SB_CTX6_G2VBA_A_SB_SURFBASE_0_WORD_COUNT                      0x1
#define G2SB_CTX6_G2VBA_A_SB_SURFBASE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2VBA_A_SB_SURFBASE_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2VBA_A_SB_SURFBASE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2VBA_A_SB_SURFBASE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2VBA_A_SB_SURFBASE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2VBA_A_SB_SURFBASE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2VBA_A_SB_SURFBASE_0_V_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2VBA_A_SB_SURFBASE_0_V_ADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, G2SB_CTX6_G2VBA_A_SB_SURFBASE_0_V_ADDR_SHIFT)
#define G2SB_CTX6_G2VBA_A_SB_SURFBASE_0_V_ADDR_RANGE                    31:0
#define G2SB_CTX6_G2VBA_A_SB_SURFBASE_0_V_ADDR_WOFFSET                  0x0
#define G2SB_CTX6_G2VBA_A_SB_SURFBASE_0_V_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2VBA_A_SB_SURFBASE_0_V_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2VBA_A_SB_SURFBASE_0_V_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2VBA_A_SB_SURFBASE_0_V_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX6_G2UBA_A_SB_SURFBASE_0
#define G2SB_CTX6_G2UBA_A_SB_SURFBASE_0                 _MK_ADDR_CONST(0x604c)
#define G2SB_CTX6_G2UBA_A_SB_SURFBASE_0_SECURE                  0x0
#define G2SB_CTX6_G2UBA_A_SB_SURFBASE_0_WORD_COUNT                      0x1
#define G2SB_CTX6_G2UBA_A_SB_SURFBASE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2UBA_A_SB_SURFBASE_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2UBA_A_SB_SURFBASE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2UBA_A_SB_SURFBASE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2UBA_A_SB_SURFBASE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2UBA_A_SB_SURFBASE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX6_G2UBA_A_SB_SURFBASE_0_U_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX6_G2UBA_A_SB_SURFBASE_0_U_ADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, G2SB_CTX6_G2UBA_A_SB_SURFBASE_0_U_ADDR_SHIFT)
#define G2SB_CTX6_G2UBA_A_SB_SURFBASE_0_U_ADDR_RANGE                    31:0
#define G2SB_CTX6_G2UBA_A_SB_SURFBASE_0_U_ADDR_WOFFSET                  0x0
#define G2SB_CTX6_G2UBA_A_SB_SURFBASE_0_U_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2UBA_A_SB_SURFBASE_0_U_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2UBA_A_SB_SURFBASE_0_U_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX6_G2UBA_A_SB_SURFBASE_0_U_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_INCR_SYNCPT_0
#define G2SB_CTX7_INCR_SYNCPT_0                 _MK_ADDR_CONST(0xa000)
#define G2SB_CTX7_INCR_SYNCPT_0_SECURE                  0x0
#define G2SB_CTX7_INCR_SYNCPT_0_WORD_COUNT                      0x1
#define G2SB_CTX7_INCR_SYNCPT_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_INCR_SYNCPT_0_RESET_MASK                      _MK_MASK_CONST(0xffff)
#define G2SB_CTX7_INCR_SYNCPT_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_INCR_SYNCPT_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_INCR_SYNCPT_0_READ_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX7_INCR_SYNCPT_0_WRITE_MASK                      _MK_MASK_CONST(0xffff)
#define G2SB_CTX7_INCR_SYNCPT_0_COND_SHIFT                      _MK_SHIFT_CONST(8)
#define G2SB_CTX7_INCR_SYNCPT_0_COND_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX7_INCR_SYNCPT_0_COND_SHIFT)
#define G2SB_CTX7_INCR_SYNCPT_0_COND_RANGE                      15:8
#define G2SB_CTX7_INCR_SYNCPT_0_COND_WOFFSET                    0x0
#define G2SB_CTX7_INCR_SYNCPT_0_COND_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_INCR_SYNCPT_0_COND_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define G2SB_CTX7_INCR_SYNCPT_0_COND_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_INCR_SYNCPT_0_COND_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_INCR_SYNCPT_0_COND_IMMEDIATE                  _MK_ENUM_CONST(0)
#define G2SB_CTX7_INCR_SYNCPT_0_COND_OP_DONE                    _MK_ENUM_CONST(1)
#define G2SB_CTX7_INCR_SYNCPT_0_COND_RD_DONE                    _MK_ENUM_CONST(2)
#define G2SB_CTX7_INCR_SYNCPT_0_COND_REG_WR_SAFE                        _MK_ENUM_CONST(3)
#define G2SB_CTX7_INCR_SYNCPT_0_COND_COND_4                     _MK_ENUM_CONST(4)
#define G2SB_CTX7_INCR_SYNCPT_0_COND_COND_5                     _MK_ENUM_CONST(5)
#define G2SB_CTX7_INCR_SYNCPT_0_COND_COND_6                     _MK_ENUM_CONST(6)
#define G2SB_CTX7_INCR_SYNCPT_0_COND_COND_7                     _MK_ENUM_CONST(7)
#define G2SB_CTX7_INCR_SYNCPT_0_COND_COND_8                     _MK_ENUM_CONST(8)
#define G2SB_CTX7_INCR_SYNCPT_0_COND_COND_9                     _MK_ENUM_CONST(9)
#define G2SB_CTX7_INCR_SYNCPT_0_COND_COND_10                    _MK_ENUM_CONST(10)
#define G2SB_CTX7_INCR_SYNCPT_0_COND_COND_11                    _MK_ENUM_CONST(11)
#define G2SB_CTX7_INCR_SYNCPT_0_COND_COND_12                    _MK_ENUM_CONST(12)
#define G2SB_CTX7_INCR_SYNCPT_0_COND_COND_13                    _MK_ENUM_CONST(13)
#define G2SB_CTX7_INCR_SYNCPT_0_COND_COND_14                    _MK_ENUM_CONST(14)
#define G2SB_CTX7_INCR_SYNCPT_0_COND_COND_15                    _MK_ENUM_CONST(15)

#define G2SB_CTX7_INCR_SYNCPT_0_INDX_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX7_INCR_SYNCPT_0_INDX_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX7_INCR_SYNCPT_0_INDX_SHIFT)
#define G2SB_CTX7_INCR_SYNCPT_0_INDX_RANGE                      7:0
#define G2SB_CTX7_INCR_SYNCPT_0_INDX_WOFFSET                    0x0
#define G2SB_CTX7_INCR_SYNCPT_0_INDX_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_INCR_SYNCPT_0_INDX_DEFAULT_MASK                       _MK_MASK_CONST(0xff)
#define G2SB_CTX7_INCR_SYNCPT_0_INDX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_INCR_SYNCPT_0_INDX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_INCR_SYNCPT_CNTRL_0
#define G2SB_CTX7_INCR_SYNCPT_CNTRL_0                   _MK_ADDR_CONST(0xa001)
#define G2SB_CTX7_INCR_SYNCPT_CNTRL_0_SECURE                    0x0
#define G2SB_CTX7_INCR_SYNCPT_CNTRL_0_WORD_COUNT                        0x1
#define G2SB_CTX7_INCR_SYNCPT_CNTRL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_INCR_SYNCPT_CNTRL_0_RESET_MASK                        _MK_MASK_CONST(0x101)
#define G2SB_CTX7_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_INCR_SYNCPT_CNTRL_0_READ_MASK                         _MK_MASK_CONST(0x101)
#define G2SB_CTX7_INCR_SYNCPT_CNTRL_0_WRITE_MASK                        _MK_MASK_CONST(0x101)
#define G2SB_CTX7_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SHIFT                        _MK_SHIFT_CONST(8)
#define G2SB_CTX7_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX7_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SHIFT)
#define G2SB_CTX7_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_RANGE                        8:8
#define G2SB_CTX7_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_WOFFSET                      0x0
#define G2SB_CTX7_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_CTX7_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX7_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX7_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX7_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SHIFT)
#define G2SB_CTX7_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_RANGE                      0:0
#define G2SB_CTX7_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_WOFFSET                    0x0
#define G2SB_CTX7_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define G2SB_CTX7_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_INCR_SYNCPT_ERROR_0
#define G2SB_CTX7_INCR_SYNCPT_ERROR_0                   _MK_ADDR_CONST(0xa002)
#define G2SB_CTX7_INCR_SYNCPT_ERROR_0_SECURE                    0x0
#define G2SB_CTX7_INCR_SYNCPT_ERROR_0_WORD_COUNT                        0x1
#define G2SB_CTX7_INCR_SYNCPT_ERROR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_INCR_SYNCPT_ERROR_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_INCR_SYNCPT_ERROR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_INCR_SYNCPT_ERROR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_INCR_SYNCPT_ERROR_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_INCR_SYNCPT_ERROR_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_INCR_SYNCPT_ERROR_0_COND_STATUS_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX7_INCR_SYNCPT_ERROR_0_COND_STATUS_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX7_INCR_SYNCPT_ERROR_0_COND_STATUS_SHIFT)
#define G2SB_CTX7_INCR_SYNCPT_ERROR_0_COND_STATUS_RANGE                 31:0
#define G2SB_CTX7_INCR_SYNCPT_ERROR_0_COND_STATUS_WOFFSET                       0x0
#define G2SB_CTX7_INCR_SYNCPT_ERROR_0_COND_STATUS_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_INCR_SYNCPT_ERROR_0_COND_STATUS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_INCR_SYNCPT_ERROR_0_COND_STATUS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_INCR_SYNCPT_ERROR_0_COND_STATUS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Reserved address 40963 [0xa003]

// Reserved address 40964 [0xa004]

// Reserved address 40965 [0xa005]

// Reserved address 40966 [0xa006]

// Reserved address 40967 [0xa007]

// Register G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0
#define G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0                      _MK_ADDR_CONST(0xa008)
#define G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0_SECURE                       0x0
#define G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0_WORD_COUNT                   0x1
#define G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0_READ_MASK                    _MK_MASK_CONST(0x1f03ff)
#define G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0_WRITE_MASK                   _MK_MASK_CONST(0x1f0000)
#define G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_FIELD                     _MK_FIELD_CONST(0x3ff, G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_SHIFT)
#define G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_RANGE                     9:0
#define G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_WOFFSET                   0x0
#define G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0_CURR_CLASS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_FIELD                   _MK_FIELD_CONST(0xf, G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_SHIFT)
#define G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_RANGE                   19:16
#define G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_WOFFSET                 0x0
#define G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0_CURR_CHANNEL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_SHIFT                      _MK_SHIFT_CONST(20)
#define G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_SHIFT)
#define G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_RANGE                      20:20
#define G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_WOFFSET                    0x0
#define G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0_CTX_VALID_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2TRIGGER_0
#define G2SB_CTX7_G2TRIGGER_0                   _MK_ADDR_CONST(0xa009)
#define G2SB_CTX7_G2TRIGGER_0_SECURE                    0x0
#define G2SB_CTX7_G2TRIGGER_0_WORD_COUNT                        0x1
#define G2SB_CTX7_G2TRIGGER_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TRIGGER_0_RESET_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX7_G2TRIGGER_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TRIGGER_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TRIGGER_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define G2SB_CTX7_G2TRIGGER_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX7_G2TRIGGER_0_TRIGGER_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2TRIGGER_0_TRIGGER_FIELD                     _MK_FIELD_CONST(0xffff, G2SB_CTX7_G2TRIGGER_0_TRIGGER_SHIFT)
#define G2SB_CTX7_G2TRIGGER_0_TRIGGER_RANGE                     15:0
#define G2SB_CTX7_G2TRIGGER_0_TRIGGER_WOFFSET                   0x0
#define G2SB_CTX7_G2TRIGGER_0_TRIGGER_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TRIGGER_0_TRIGGER_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define G2SB_CTX7_G2TRIGGER_0_TRIGGER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TRIGGER_0_TRIGGER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2TRIGGER1_0
#define G2SB_CTX7_G2TRIGGER1_0                  _MK_ADDR_CONST(0xa00a)
#define G2SB_CTX7_G2TRIGGER1_0_SECURE                   0x0
#define G2SB_CTX7_G2TRIGGER1_0_WORD_COUNT                       0x1
#define G2SB_CTX7_G2TRIGGER1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TRIGGER1_0_RESET_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX7_G2TRIGGER1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TRIGGER1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TRIGGER1_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX7_G2TRIGGER1_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX7_G2TRIGGER1_0_TRIGGER1_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2TRIGGER1_0_TRIGGER1_FIELD                   _MK_FIELD_CONST(0xffff, G2SB_CTX7_G2TRIGGER1_0_TRIGGER1_SHIFT)
#define G2SB_CTX7_G2TRIGGER1_0_TRIGGER1_RANGE                   15:0
#define G2SB_CTX7_G2TRIGGER1_0_TRIGGER1_WOFFSET                 0x0
#define G2SB_CTX7_G2TRIGGER1_0_TRIGGER1_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TRIGGER1_0_TRIGGER1_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define G2SB_CTX7_G2TRIGGER1_0_TRIGGER1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TRIGGER1_0_TRIGGER1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2TRIGGER2_0
#define G2SB_CTX7_G2TRIGGER2_0                  _MK_ADDR_CONST(0xa00b)
#define G2SB_CTX7_G2TRIGGER2_0_SECURE                   0x0
#define G2SB_CTX7_G2TRIGGER2_0_WORD_COUNT                       0x1
#define G2SB_CTX7_G2TRIGGER2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TRIGGER2_0_RESET_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX7_G2TRIGGER2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TRIGGER2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TRIGGER2_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX7_G2TRIGGER2_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX7_G2TRIGGER2_0_TRIGGER2_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2TRIGGER2_0_TRIGGER2_FIELD                   _MK_FIELD_CONST(0xffff, G2SB_CTX7_G2TRIGGER2_0_TRIGGER2_SHIFT)
#define G2SB_CTX7_G2TRIGGER2_0_TRIGGER2_RANGE                   15:0
#define G2SB_CTX7_G2TRIGGER2_0_TRIGGER2_WOFFSET                 0x0
#define G2SB_CTX7_G2TRIGGER2_0_TRIGGER2_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TRIGGER2_0_TRIGGER2_DEFAULT_MASK                    _MK_MASK_CONST(0xffff)
#define G2SB_CTX7_G2TRIGGER2_0_TRIGGER2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TRIGGER2_0_TRIGGER2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2CMDSEL_0
#define G2SB_CTX7_G2CMDSEL_0                    _MK_ADDR_CONST(0xa00c)
#define G2SB_CTX7_G2CMDSEL_0_SECURE                     0x0
#define G2SB_CTX7_G2CMDSEL_0_WORD_COUNT                         0x1
#define G2SB_CTX7_G2CMDSEL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_RESET_MASK                         _MK_MASK_CONST(0x1100d7f1)
#define G2SB_CTX7_G2CMDSEL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_READ_MASK                  _MK_MASK_CONST(0x1fffd7f1)
#define G2SB_CTX7_G2CMDSEL_0_WRITE_MASK                         _MK_MASK_CONST(0x1fffd7f0)
#define G2SB_CTX7_G2CMDSEL_0_SBOR2D_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2CMDSEL_0_SBOR2D_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CMDSEL_0_SBOR2D_SHIFT)
#define G2SB_CTX7_G2CMDSEL_0_SBOR2D_RANGE                       0:0
#define G2SB_CTX7_G2CMDSEL_0_SBOR2D_WOFFSET                     0x0
#define G2SB_CTX7_G2CMDSEL_0_SBOR2D_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_SBOR2D_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CMDSEL_0_SBOR2D_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_SBOR2D_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_SBOR2D_G2                  _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CMDSEL_0_SBOR2D_SB                  _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2CMDSEL_0_CBENABLE_SHIFT                     _MK_SHIFT_CONST(4)
#define G2SB_CTX7_G2CMDSEL_0_CBENABLE_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CMDSEL_0_CBENABLE_SHIFT)
#define G2SB_CTX7_G2CMDSEL_0_CBENABLE_RANGE                     4:4
#define G2SB_CTX7_G2CMDSEL_0_CBENABLE_WOFFSET                   0x0
#define G2SB_CTX7_G2CMDSEL_0_CBENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_CBENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CMDSEL_0_CBENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_CBENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_CBENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CMDSEL_0_CBENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2CMDSEL_0_VITRIGGER_SHIFT                    _MK_SHIFT_CONST(5)
#define G2SB_CTX7_G2CMDSEL_0_VITRIGGER_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CMDSEL_0_VITRIGGER_SHIFT)
#define G2SB_CTX7_G2CMDSEL_0_VITRIGGER_RANGE                    5:5
#define G2SB_CTX7_G2CMDSEL_0_VITRIGGER_WOFFSET                  0x0
#define G2SB_CTX7_G2CMDSEL_0_VITRIGGER_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_VITRIGGER_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CMDSEL_0_VITRIGGER_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_VITRIGGER_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CMDSEL_0_HOSTTRIGGER_SHIFT                  _MK_SHIFT_CONST(6)
#define G2SB_CTX7_G2CMDSEL_0_HOSTTRIGGER_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CMDSEL_0_HOSTTRIGGER_SHIFT)
#define G2SB_CTX7_G2CMDSEL_0_HOSTTRIGGER_RANGE                  6:6
#define G2SB_CTX7_G2CMDSEL_0_HOSTTRIGGER_WOFFSET                        0x0
#define G2SB_CTX7_G2CMDSEL_0_HOSTTRIGGER_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_HOSTTRIGGER_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CMDSEL_0_HOSTTRIGGER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_HOSTTRIGGER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CMDSEL_0_CBSBDISABLE_SHIFT                  _MK_SHIFT_CONST(7)
#define G2SB_CTX7_G2CMDSEL_0_CBSBDISABLE_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CMDSEL_0_CBSBDISABLE_SHIFT)
#define G2SB_CTX7_G2CMDSEL_0_CBSBDISABLE_RANGE                  7:7
#define G2SB_CTX7_G2CMDSEL_0_CBSBDISABLE_WOFFSET                        0x0
#define G2SB_CTX7_G2CMDSEL_0_CBSBDISABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_CBSBDISABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CMDSEL_0_CBSBDISABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_CBSBDISABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CMDSEL_0_G2OUTPUT_SHIFT                     _MK_SHIFT_CONST(8)
#define G2SB_CTX7_G2CMDSEL_0_G2OUTPUT_FIELD                     _MK_FIELD_CONST(0x3, G2SB_CTX7_G2CMDSEL_0_G2OUTPUT_SHIFT)
#define G2SB_CTX7_G2CMDSEL_0_G2OUTPUT_RANGE                     9:8
#define G2SB_CTX7_G2CMDSEL_0_G2OUTPUT_WOFFSET                   0x0
#define G2SB_CTX7_G2CMDSEL_0_G2OUTPUT_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_G2OUTPUT_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define G2SB_CTX7_G2CMDSEL_0_G2OUTPUT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_G2OUTPUT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_G2OUTPUT_MEMORY                    _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CMDSEL_0_G2OUTPUT_EPP                       _MK_ENUM_CONST(1)
#define G2SB_CTX7_G2CMDSEL_0_G2OUTPUT_RESERVED2                 _MK_ENUM_CONST(2)
#define G2SB_CTX7_G2CMDSEL_0_G2OUTPUT_RESERVED3                 _MK_ENUM_CONST(3)

#define G2SB_CTX7_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_SHIFT                       _MK_SHIFT_CONST(10)
#define G2SB_CTX7_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_SHIFT)
#define G2SB_CTX7_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_RANGE                       10:10
#define G2SB_CTX7_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_WOFFSET                     0x0
#define G2SB_CTX7_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CMDSEL_0_CLIP_SOURCE_TOP_BOTTOM_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2CMDSEL_0_LINK_WAIT_BUF_END_SHIFT                    _MK_SHIFT_CONST(12)
#define G2SB_CTX7_G2CMDSEL_0_LINK_WAIT_BUF_END_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CMDSEL_0_LINK_WAIT_BUF_END_SHIFT)
#define G2SB_CTX7_G2CMDSEL_0_LINK_WAIT_BUF_END_RANGE                    12:12
#define G2SB_CTX7_G2CMDSEL_0_LINK_WAIT_BUF_END_WOFFSET                  0x0
#define G2SB_CTX7_G2CMDSEL_0_LINK_WAIT_BUF_END_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_LINK_WAIT_BUF_END_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CMDSEL_0_LINK_WAIT_BUF_END_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_LINK_WAIT_BUF_END_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CMDSEL_0_FRAME_START_SHIFT                  _MK_SHIFT_CONST(14)
#define G2SB_CTX7_G2CMDSEL_0_FRAME_START_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CMDSEL_0_FRAME_START_SHIFT)
#define G2SB_CTX7_G2CMDSEL_0_FRAME_START_RANGE                  14:14
#define G2SB_CTX7_G2CMDSEL_0_FRAME_START_WOFFSET                        0x0
#define G2SB_CTX7_G2CMDSEL_0_FRAME_START_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_FRAME_START_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CMDSEL_0_FRAME_START_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_FRAME_START_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CMDSEL_0_FRAME_END_SHIFT                    _MK_SHIFT_CONST(15)
#define G2SB_CTX7_G2CMDSEL_0_FRAME_END_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CMDSEL_0_FRAME_END_SHIFT)
#define G2SB_CTX7_G2CMDSEL_0_FRAME_END_RANGE                    15:15
#define G2SB_CTX7_G2CMDSEL_0_FRAME_END_WOFFSET                  0x0
#define G2SB_CTX7_G2CMDSEL_0_FRAME_END_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_FRAME_END_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CMDSEL_0_FRAME_END_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_FRAME_END_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CMDSEL_0_BUFFER_INDEX_SHIFT                 _MK_SHIFT_CONST(16)
#define G2SB_CTX7_G2CMDSEL_0_BUFFER_INDEX_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX7_G2CMDSEL_0_BUFFER_INDEX_SHIFT)
#define G2SB_CTX7_G2CMDSEL_0_BUFFER_INDEX_RANGE                 23:16
#define G2SB_CTX7_G2CMDSEL_0_BUFFER_INDEX_WOFFSET                       0x0
#define G2SB_CTX7_G2CMDSEL_0_BUFFER_INDEX_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_BUFFER_INDEX_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_BUFFER_INDEX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_BUFFER_INDEX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CMDSEL_0_LINKEN_SHIFT                       _MK_SHIFT_CONST(24)
#define G2SB_CTX7_G2CMDSEL_0_LINKEN_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CMDSEL_0_LINKEN_SHIFT)
#define G2SB_CTX7_G2CMDSEL_0_LINKEN_RANGE                       24:24
#define G2SB_CTX7_G2CMDSEL_0_LINKEN_WOFFSET                     0x0
#define G2SB_CTX7_G2CMDSEL_0_LINKEN_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_LINKEN_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CMDSEL_0_LINKEN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_LINKEN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CMDSEL_0_LINKVAL_SHIFT                      _MK_SHIFT_CONST(25)
#define G2SB_CTX7_G2CMDSEL_0_LINKVAL_FIELD                      _MK_FIELD_CONST(0x7, G2SB_CTX7_G2CMDSEL_0_LINKVAL_SHIFT)
#define G2SB_CTX7_G2CMDSEL_0_LINKVAL_RANGE                      27:25
#define G2SB_CTX7_G2CMDSEL_0_LINKVAL_WOFFSET                    0x0
#define G2SB_CTX7_G2CMDSEL_0_LINKVAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_LINKVAL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_LINKVAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_LINKVAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CMDSEL_0_PRIORITY_SHIFT                     _MK_SHIFT_CONST(28)
#define G2SB_CTX7_G2CMDSEL_0_PRIORITY_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CMDSEL_0_PRIORITY_SHIFT)
#define G2SB_CTX7_G2CMDSEL_0_PRIORITY_RANGE                     28:28
#define G2SB_CTX7_G2CMDSEL_0_PRIORITY_WOFFSET                   0x0
#define G2SB_CTX7_G2CMDSEL_0_PRIORITY_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_PRIORITY_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CMDSEL_0_PRIORITY_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_PRIORITY_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMDSEL_0_PRIORITY_LOW                       _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CMDSEL_0_PRIORITY_HIGH                      _MK_ENUM_CONST(1)


// Register G2SB_CTX7_G2RAISE_0
#define G2SB_CTX7_G2RAISE_0                     _MK_ADDR_CONST(0xa00d)
#define G2SB_CTX7_G2RAISE_0_SECURE                      0x0
#define G2SB_CTX7_G2RAISE_0_WORD_COUNT                  0x1
#define G2SB_CTX7_G2RAISE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2RAISE_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2RAISE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2RAISE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2RAISE_0_READ_MASK                   _MK_MASK_CONST(0xf001f)
#define G2SB_CTX7_G2RAISE_0_WRITE_MASK                  _MK_MASK_CONST(0xf001f)
#define G2SB_CTX7_G2RAISE_0_RAISE_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2RAISE_0_RAISE_FIELD                 _MK_FIELD_CONST(0x1f, G2SB_CTX7_G2RAISE_0_RAISE_SHIFT)
#define G2SB_CTX7_G2RAISE_0_RAISE_RANGE                 4:0
#define G2SB_CTX7_G2RAISE_0_RAISE_WOFFSET                       0x0
#define G2SB_CTX7_G2RAISE_0_RAISE_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2RAISE_0_RAISE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2RAISE_0_RAISE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2RAISE_0_RAISE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2RAISE_0_RAISECHANNEL_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_CTX7_G2RAISE_0_RAISECHANNEL_FIELD                  _MK_FIELD_CONST(0xf, G2SB_CTX7_G2RAISE_0_RAISECHANNEL_SHIFT)
#define G2SB_CTX7_G2RAISE_0_RAISECHANNEL_RANGE                  19:16
#define G2SB_CTX7_G2RAISE_0_RAISECHANNEL_WOFFSET                        0x0
#define G2SB_CTX7_G2RAISE_0_RAISECHANNEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2RAISE_0_RAISECHANNEL_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2RAISE_0_RAISECHANNEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2RAISE_0_RAISECHANNEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Reserved address 40974 [0xa00e]

// Register G2SB_CTX7_G2HOSTSET_0
#define G2SB_CTX7_G2HOSTSET_0                   _MK_ADDR_CONST(0xa00f)
#define G2SB_CTX7_G2HOSTSET_0_SECURE                    0x0
#define G2SB_CTX7_G2HOSTSET_0_WORD_COUNT                        0x1
#define G2SB_CTX7_G2HOSTSET_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2HOSTSET_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define G2SB_CTX7_G2HOSTSET_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2HOSTSET_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2HOSTSET_0_READ_MASK                         _MK_MASK_CONST(0xff)
#define G2SB_CTX7_G2HOSTSET_0_WRITE_MASK                        _MK_MASK_CONST(0xff)
#define G2SB_CTX7_G2HOSTSET_0_HSTLNGAP_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2HOSTSET_0_HSTLNGAP_FIELD                    _MK_FIELD_CONST(0xf, G2SB_CTX7_G2HOSTSET_0_HSTLNGAP_SHIFT)
#define G2SB_CTX7_G2HOSTSET_0_HSTLNGAP_RANGE                    3:0
#define G2SB_CTX7_G2HOSTSET_0_HSTLNGAP_WOFFSET                  0x0
#define G2SB_CTX7_G2HOSTSET_0_HSTLNGAP_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2HOSTSET_0_HSTLNGAP_DEFAULT_MASK                     _MK_MASK_CONST(0xf)
#define G2SB_CTX7_G2HOSTSET_0_HSTLNGAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2HOSTSET_0_HSTLNGAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2HOSTSET_0_HSTFPXL_SHIFT                     _MK_SHIFT_CONST(4)
#define G2SB_CTX7_G2HOSTSET_0_HSTFPXL_FIELD                     _MK_FIELD_CONST(0xf, G2SB_CTX7_G2HOSTSET_0_HSTFPXL_SHIFT)
#define G2SB_CTX7_G2HOSTSET_0_HSTFPXL_RANGE                     7:4
#define G2SB_CTX7_G2HOSTSET_0_HSTFPXL_WOFFSET                   0x0
#define G2SB_CTX7_G2HOSTSET_0_HSTFPXL_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2HOSTSET_0_HSTFPXL_DEFAULT_MASK                      _MK_MASK_CONST(0xf)
#define G2SB_CTX7_G2HOSTSET_0_HSTFPXL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2HOSTSET_0_HSTFPXL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2HOSTFIFO_0
#define G2SB_CTX7_G2HOSTFIFO_0                  _MK_ADDR_CONST(0xa010)
#define G2SB_CTX7_G2HOSTFIFO_0_SECURE                   0x0
#define G2SB_CTX7_G2HOSTFIFO_0_WORD_COUNT                       0x1
#define G2SB_CTX7_G2HOSTFIFO_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2HOSTFIFO_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2HOSTFIFO_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2HOSTFIFO_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2HOSTFIFO_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2HOSTFIFO_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2HOSTFIFO_0_HOSTFIFODATA_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2HOSTFIFO_0_HOSTFIFODATA_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX7_G2HOSTFIFO_0_HOSTFIFODATA_SHIFT)
#define G2SB_CTX7_G2HOSTFIFO_0_HOSTFIFODATA_RANGE                       31:0
#define G2SB_CTX7_G2HOSTFIFO_0_HOSTFIFODATA_WOFFSET                     0x0
#define G2SB_CTX7_G2HOSTFIFO_0_HOSTFIFODATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2HOSTFIFO_0_HOSTFIFODATA_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2HOSTFIFO_0_HOSTFIFODATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2HOSTFIFO_0_HOSTFIFODATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2VDDA_0
#define G2SB_CTX7_G2VDDA_0                      _MK_ADDR_CONST(0xa011)
#define G2SB_CTX7_G2VDDA_0_SECURE                       0x0
#define G2SB_CTX7_G2VDDA_0_WORD_COUNT                   0x1
#define G2SB_CTX7_G2VDDA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2VDDA_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2VDDA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2VDDA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2VDDA_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2VDDA_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2VDDA_0_VDSTEP_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2VDDA_0_VDSTEP_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX7_G2VDDA_0_VDSTEP_SHIFT)
#define G2SB_CTX7_G2VDDA_0_VDSTEP_RANGE                 31:0
#define G2SB_CTX7_G2VDDA_0_VDSTEP_WOFFSET                       0x0
#define G2SB_CTX7_G2VDDA_0_VDSTEP_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2VDDA_0_VDSTEP_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2VDDA_0_VDSTEP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2VDDA_0_VDSTEP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2VDDAINI_0
#define G2SB_CTX7_G2VDDAINI_0                   _MK_ADDR_CONST(0xa012)
#define G2SB_CTX7_G2VDDAINI_0_SECURE                    0x0
#define G2SB_CTX7_G2VDDAINI_0_WORD_COUNT                        0x1
#define G2SB_CTX7_G2VDDAINI_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2VDDAINI_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2VDDAINI_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2VDDAINI_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2VDDAINI_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define G2SB_CTX7_G2VDDAINI_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX7_G2VDDAINI_0_VDTINI_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2VDDAINI_0_VDTINI_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX7_G2VDDAINI_0_VDTINI_SHIFT)
#define G2SB_CTX7_G2VDDAINI_0_VDTINI_RANGE                      7:0
#define G2SB_CTX7_G2VDDAINI_0_VDTINI_WOFFSET                    0x0
#define G2SB_CTX7_G2VDDAINI_0_VDTINI_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2VDDAINI_0_VDTINI_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2VDDAINI_0_VDTINI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2VDDAINI_0_VDTINI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2VDDAINI_0_VDBINI_SHIFT                      _MK_SHIFT_CONST(8)
#define G2SB_CTX7_G2VDDAINI_0_VDBINI_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX7_G2VDDAINI_0_VDBINI_SHIFT)
#define G2SB_CTX7_G2VDDAINI_0_VDBINI_RANGE                      15:8
#define G2SB_CTX7_G2VDDAINI_0_VDBINI_WOFFSET                    0x0
#define G2SB_CTX7_G2VDDAINI_0_VDBINI_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2VDDAINI_0_VDBINI_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2VDDAINI_0_VDBINI_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2VDDAINI_0_VDBINI_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2HDDA_0
#define G2SB_CTX7_G2HDDA_0                      _MK_ADDR_CONST(0xa013)
#define G2SB_CTX7_G2HDDA_0_SECURE                       0x0
#define G2SB_CTX7_G2HDDA_0_WORD_COUNT                   0x1
#define G2SB_CTX7_G2HDDA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2HDDA_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2HDDA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2HDDA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2HDDA_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2HDDA_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2HDDA_0_HDSTEP_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2HDDA_0_HDSTEP_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX7_G2HDDA_0_HDSTEP_SHIFT)
#define G2SB_CTX7_G2HDDA_0_HDSTEP_RANGE                 31:0
#define G2SB_CTX7_G2HDDA_0_HDSTEP_WOFFSET                       0x0
#define G2SB_CTX7_G2HDDA_0_HDSTEP_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2HDDA_0_HDSTEP_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2HDDA_0_HDSTEP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2HDDA_0_HDSTEP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2HDDAINILS_0
#define G2SB_CTX7_G2HDDAINILS_0                 _MK_ADDR_CONST(0xa014)
#define G2SB_CTX7_G2HDDAINILS_0_SECURE                  0x0
#define G2SB_CTX7_G2HDDAINILS_0_WORD_COUNT                      0x1
#define G2SB_CTX7_G2HDDAINILS_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2HDDAINILS_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2HDDAINILS_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2HDDAINILS_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2HDDAINILS_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define G2SB_CTX7_G2HDDAINILS_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
#define G2SB_CTX7_G2HDDAINILS_0_HDINI_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2HDDAINILS_0_HDINI_FIELD                     _MK_FIELD_CONST(0xff, G2SB_CTX7_G2HDDAINILS_0_HDINI_SHIFT)
#define G2SB_CTX7_G2HDDAINILS_0_HDINI_RANGE                     7:0
#define G2SB_CTX7_G2HDDAINILS_0_HDINI_WOFFSET                   0x0
#define G2SB_CTX7_G2HDDAINILS_0_HDINI_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2HDDAINILS_0_HDINI_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2HDDAINILS_0_HDINI_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2HDDAINILS_0_HDINI_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2CSCFIRST_0
#define G2SB_CTX7_G2CSCFIRST_0                  _MK_ADDR_CONST(0xa015)
#define G2SB_CTX7_G2CSCFIRST_0_SECURE                   0x0
#define G2SB_CTX7_G2CSCFIRST_0_WORD_COUNT                       0x1
#define G2SB_CTX7_G2CSCFIRST_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCFIRST_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCFIRST_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCFIRST_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCFIRST_0_READ_MASK                        _MK_MASK_CONST(0xff3ff3ff)
#define G2SB_CTX7_G2CSCFIRST_0_WRITE_MASK                       _MK_MASK_CONST(0xff3ff3ff)
#define G2SB_CTX7_G2CSCFIRST_0_CUB_SHIFT                        _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2CSCFIRST_0_CUB_FIELD                        _MK_FIELD_CONST(0x3ff, G2SB_CTX7_G2CSCFIRST_0_CUB_SHIFT)
#define G2SB_CTX7_G2CSCFIRST_0_CUB_RANGE                        9:0
#define G2SB_CTX7_G2CSCFIRST_0_CUB_WOFFSET                      0x0
#define G2SB_CTX7_G2CSCFIRST_0_CUB_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCFIRST_0_CUB_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCFIRST_0_CUB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCFIRST_0_CUB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CSCFIRST_0_CVR_SHIFT                        _MK_SHIFT_CONST(12)
#define G2SB_CTX7_G2CSCFIRST_0_CVR_FIELD                        _MK_FIELD_CONST(0x3ff, G2SB_CTX7_G2CSCFIRST_0_CVR_SHIFT)
#define G2SB_CTX7_G2CSCFIRST_0_CVR_RANGE                        21:12
#define G2SB_CTX7_G2CSCFIRST_0_CVR_WOFFSET                      0x0
#define G2SB_CTX7_G2CSCFIRST_0_CVR_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCFIRST_0_CVR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCFIRST_0_CVR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCFIRST_0_CVR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CSCFIRST_0_YOS_SHIFT                        _MK_SHIFT_CONST(24)
#define G2SB_CTX7_G2CSCFIRST_0_YOS_FIELD                        _MK_FIELD_CONST(0xff, G2SB_CTX7_G2CSCFIRST_0_YOS_SHIFT)
#define G2SB_CTX7_G2CSCFIRST_0_YOS_RANGE                        31:24
#define G2SB_CTX7_G2CSCFIRST_0_YOS_WOFFSET                      0x0
#define G2SB_CTX7_G2CSCFIRST_0_YOS_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCFIRST_0_YOS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCFIRST_0_YOS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCFIRST_0_YOS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2CSCSECOND_0
#define G2SB_CTX7_G2CSCSECOND_0                 _MK_ADDR_CONST(0xa016)
#define G2SB_CTX7_G2CSCSECOND_0_SECURE                  0x0
#define G2SB_CTX7_G2CSCSECOND_0_WORD_COUNT                      0x1
#define G2SB_CTX7_G2CSCSECOND_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCSECOND_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCSECOND_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCSECOND_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCSECOND_0_READ_MASK                       _MK_MASK_CONST(0xff3ff1ff)
#define G2SB_CTX7_G2CSCSECOND_0_WRITE_MASK                      _MK_MASK_CONST(0xff3ff1ff)
#define G2SB_CTX7_G2CSCSECOND_0_CUG_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2CSCSECOND_0_CUG_FIELD                       _MK_FIELD_CONST(0x1ff, G2SB_CTX7_G2CSCSECOND_0_CUG_SHIFT)
#define G2SB_CTX7_G2CSCSECOND_0_CUG_RANGE                       8:0
#define G2SB_CTX7_G2CSCSECOND_0_CUG_WOFFSET                     0x0
#define G2SB_CTX7_G2CSCSECOND_0_CUG_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCSECOND_0_CUG_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCSECOND_0_CUG_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCSECOND_0_CUG_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CSCSECOND_0_CUR_SHIFT                       _MK_SHIFT_CONST(12)
#define G2SB_CTX7_G2CSCSECOND_0_CUR_FIELD                       _MK_FIELD_CONST(0x3ff, G2SB_CTX7_G2CSCSECOND_0_CUR_SHIFT)
#define G2SB_CTX7_G2CSCSECOND_0_CUR_RANGE                       21:12
#define G2SB_CTX7_G2CSCSECOND_0_CUR_WOFFSET                     0x0
#define G2SB_CTX7_G2CSCSECOND_0_CUR_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCSECOND_0_CUR_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCSECOND_0_CUR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCSECOND_0_CUR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CSCSECOND_0_CYX_SHIFT                       _MK_SHIFT_CONST(24)
#define G2SB_CTX7_G2CSCSECOND_0_CYX_FIELD                       _MK_FIELD_CONST(0xff, G2SB_CTX7_G2CSCSECOND_0_CYX_SHIFT)
#define G2SB_CTX7_G2CSCSECOND_0_CYX_RANGE                       31:24
#define G2SB_CTX7_G2CSCSECOND_0_CYX_WOFFSET                     0x0
#define G2SB_CTX7_G2CSCSECOND_0_CYX_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCSECOND_0_CYX_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCSECOND_0_CYX_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCSECOND_0_CYX_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2CSCTHIRD_0
#define G2SB_CTX7_G2CSCTHIRD_0                  _MK_ADDR_CONST(0xa017)
#define G2SB_CTX7_G2CSCTHIRD_0_SECURE                   0x0
#define G2SB_CTX7_G2CSCTHIRD_0_WORD_COUNT                       0x1
#define G2SB_CTX7_G2CSCTHIRD_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCTHIRD_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCTHIRD_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCTHIRD_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCTHIRD_0_READ_MASK                        _MK_MASK_CONST(0x3ff01ff)
#define G2SB_CTX7_G2CSCTHIRD_0_WRITE_MASK                       _MK_MASK_CONST(0x3ff01ff)
#define G2SB_CTX7_G2CSCTHIRD_0_CVG_SHIFT                        _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2CSCTHIRD_0_CVG_FIELD                        _MK_FIELD_CONST(0x1ff, G2SB_CTX7_G2CSCTHIRD_0_CVG_SHIFT)
#define G2SB_CTX7_G2CSCTHIRD_0_CVG_RANGE                        8:0
#define G2SB_CTX7_G2CSCTHIRD_0_CVG_WOFFSET                      0x0
#define G2SB_CTX7_G2CSCTHIRD_0_CVG_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCTHIRD_0_CVG_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCTHIRD_0_CVG_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCTHIRD_0_CVG_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CSCTHIRD_0_CVB_SHIFT                        _MK_SHIFT_CONST(16)
#define G2SB_CTX7_G2CSCTHIRD_0_CVB_FIELD                        _MK_FIELD_CONST(0x3ff, G2SB_CTX7_G2CSCTHIRD_0_CVB_SHIFT)
#define G2SB_CTX7_G2CSCTHIRD_0_CVB_RANGE                        25:16
#define G2SB_CTX7_G2CSCTHIRD_0_CVB_WOFFSET                      0x0
#define G2SB_CTX7_G2CSCTHIRD_0_CVB_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCTHIRD_0_CVB_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCTHIRD_0_CVB_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCTHIRD_0_CVB_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2CMKEYL_0
#define G2SB_CTX7_G2CMKEYL_0                    _MK_ADDR_CONST(0xa018)
#define G2SB_CTX7_G2CMKEYL_0_SECURE                     0x0
#define G2SB_CTX7_G2CMKEYL_0_WORD_COUNT                         0x1
#define G2SB_CTX7_G2CMKEYL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMKEYL_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMKEYL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMKEYL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMKEYL_0_READ_MASK                  _MK_MASK_CONST(0xffffff)
#define G2SB_CTX7_G2CMKEYL_0_WRITE_MASK                         _MK_MASK_CONST(0xffffff)
#define G2SB_CTX7_G2CMKEYL_0_CKBL_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2CMKEYL_0_CKBL_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX7_G2CMKEYL_0_CKBL_SHIFT)
#define G2SB_CTX7_G2CMKEYL_0_CKBL_RANGE                 7:0
#define G2SB_CTX7_G2CMKEYL_0_CKBL_WOFFSET                       0x0
#define G2SB_CTX7_G2CMKEYL_0_CKBL_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMKEYL_0_CKBL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMKEYL_0_CKBL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMKEYL_0_CKBL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CMKEYL_0_CKGL_SHIFT                 _MK_SHIFT_CONST(8)
#define G2SB_CTX7_G2CMKEYL_0_CKGL_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX7_G2CMKEYL_0_CKGL_SHIFT)
#define G2SB_CTX7_G2CMKEYL_0_CKGL_RANGE                 15:8
#define G2SB_CTX7_G2CMKEYL_0_CKGL_WOFFSET                       0x0
#define G2SB_CTX7_G2CMKEYL_0_CKGL_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMKEYL_0_CKGL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMKEYL_0_CKGL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMKEYL_0_CKGL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CMKEYL_0_CKRL_SHIFT                 _MK_SHIFT_CONST(16)
#define G2SB_CTX7_G2CMKEYL_0_CKRL_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX7_G2CMKEYL_0_CKRL_SHIFT)
#define G2SB_CTX7_G2CMKEYL_0_CKRL_RANGE                 23:16
#define G2SB_CTX7_G2CMKEYL_0_CKRL_WOFFSET                       0x0
#define G2SB_CTX7_G2CMKEYL_0_CKRL_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMKEYL_0_CKRL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMKEYL_0_CKRL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMKEYL_0_CKRL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2CMKEYU_0
#define G2SB_CTX7_G2CMKEYU_0                    _MK_ADDR_CONST(0xa019)
#define G2SB_CTX7_G2CMKEYU_0_SECURE                     0x0
#define G2SB_CTX7_G2CMKEYU_0_WORD_COUNT                         0x1
#define G2SB_CTX7_G2CMKEYU_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMKEYU_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMKEYU_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMKEYU_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMKEYU_0_READ_MASK                  _MK_MASK_CONST(0xffffff)
#define G2SB_CTX7_G2CMKEYU_0_WRITE_MASK                         _MK_MASK_CONST(0xffffff)
#define G2SB_CTX7_G2CMKEYU_0_CKBU_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2CMKEYU_0_CKBU_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX7_G2CMKEYU_0_CKBU_SHIFT)
#define G2SB_CTX7_G2CMKEYU_0_CKBU_RANGE                 7:0
#define G2SB_CTX7_G2CMKEYU_0_CKBU_WOFFSET                       0x0
#define G2SB_CTX7_G2CMKEYU_0_CKBU_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMKEYU_0_CKBU_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMKEYU_0_CKBU_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMKEYU_0_CKBU_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CMKEYU_0_CKGU_SHIFT                 _MK_SHIFT_CONST(8)
#define G2SB_CTX7_G2CMKEYU_0_CKGU_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX7_G2CMKEYU_0_CKGU_SHIFT)
#define G2SB_CTX7_G2CMKEYU_0_CKGU_RANGE                 15:8
#define G2SB_CTX7_G2CMKEYU_0_CKGU_WOFFSET                       0x0
#define G2SB_CTX7_G2CMKEYU_0_CKGU_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMKEYU_0_CKGU_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMKEYU_0_CKGU_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMKEYU_0_CKGU_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CMKEYU_0_CKRU_SHIFT                 _MK_SHIFT_CONST(16)
#define G2SB_CTX7_G2CMKEYU_0_CKRU_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX7_G2CMKEYU_0_CKRU_SHIFT)
#define G2SB_CTX7_G2CMKEYU_0_CKRU_RANGE                 23:16
#define G2SB_CTX7_G2CMKEYU_0_CKRU_WOFFSET                       0x0
#define G2SB_CTX7_G2CMKEYU_0_CKRU_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMKEYU_0_CKRU_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMKEYU_0_CKRU_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CMKEYU_0_CKRU_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2UBA_A_0
#define G2SB_CTX7_G2UBA_A_0                     _MK_ADDR_CONST(0xa01a)
#define G2SB_CTX7_G2UBA_A_0_SECURE                      0x0
#define G2SB_CTX7_G2UBA_A_0_WORD_COUNT                  0x1
#define G2SB_CTX7_G2UBA_A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2UBA_A_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2UBA_A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2UBA_A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2UBA_A_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2UBA_A_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2UBA_A_0_SU1SA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2UBA_A_0_SU1SA_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX7_G2UBA_A_0_SU1SA_SHIFT)
#define G2SB_CTX7_G2UBA_A_0_SU1SA_RANGE                 31:0
#define G2SB_CTX7_G2UBA_A_0_SU1SA_WOFFSET                       0x0
#define G2SB_CTX7_G2UBA_A_0_SU1SA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2UBA_A_0_SU1SA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2UBA_A_0_SU1SA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2UBA_A_0_SU1SA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2VBA_A_0
#define G2SB_CTX7_G2VBA_A_0                     _MK_ADDR_CONST(0xa01b)
#define G2SB_CTX7_G2VBA_A_0_SECURE                      0x0
#define G2SB_CTX7_G2VBA_A_0_WORD_COUNT                  0x1
#define G2SB_CTX7_G2VBA_A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2VBA_A_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2VBA_A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2VBA_A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2VBA_A_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2VBA_A_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2VBA_A_0_SV1SA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2VBA_A_0_SV1SA_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX7_G2VBA_A_0_SV1SA_SHIFT)
#define G2SB_CTX7_G2VBA_A_0_SV1SA_RANGE                 31:0
#define G2SB_CTX7_G2VBA_A_0_SV1SA_WOFFSET                       0x0
#define G2SB_CTX7_G2VBA_A_0_SV1SA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2VBA_A_0_SV1SA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2VBA_A_0_SV1SA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2VBA_A_0_SV1SA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2SBFORMAT_0
#define G2SB_CTX7_G2SBFORMAT_0                  _MK_ADDR_CONST(0xa01c)
#define G2SB_CTX7_G2SBFORMAT_0_SECURE                   0x0
#define G2SB_CTX7_G2SBFORMAT_0_WORD_COUNT                       0x1
#define G2SB_CTX7_G2SBFORMAT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SBFORMAT_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SBFORMAT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SBFORMAT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SBFORMAT_0_READ_MASK                        _MK_MASK_CONST(0xffffdf1f)
#define G2SB_CTX7_G2SBFORMAT_0_WRITE_MASK                       _MK_MASK_CONST(0xffffdf1f)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_FIELD                      _MK_FIELD_CONST(0x1f, G2SB_CTX7_G2SBFORMAT_0_SIFMT_SHIFT)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_RANGE                      4:0
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_WOFFSET                    0x0
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_U8Y8V8Y8_OB                        _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_Y8U8Y8V8_OB                        _MK_ENUM_CONST(1)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_Y8V8Y8U8_OB                        _MK_ENUM_CONST(2)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_V8Y8U8Y8_OB                        _MK_ENUM_CONST(3)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_U8Y8V8Y8_TC                        _MK_ENUM_CONST(4)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_Y8U8Y8V8_TC                        _MK_ENUM_CONST(5)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_Y8V8Y8U8_TC                        _MK_ENUM_CONST(6)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_V8Y8U8Y8_TC                        _MK_ENUM_CONST(7)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_B5G6R5                     _MK_ENUM_CONST(8)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_RESERVED9                  _MK_ENUM_CONST(9)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_RESERVED10                 _MK_ENUM_CONST(10)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_RESERVED11                 _MK_ENUM_CONST(11)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_B5G6R5BS                   _MK_ENUM_CONST(12)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_RESERVED13                 _MK_ENUM_CONST(13)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_R8G8B8A8                   _MK_ENUM_CONST(14)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_B8G8R8A8                   _MK_ENUM_CONST(15)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_RESERVED16                 _MK_ENUM_CONST(16)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_RESERVED17                 _MK_ENUM_CONST(17)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_RESERVED18                 _MK_ENUM_CONST(18)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_RESERVED19                 _MK_ENUM_CONST(19)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_RESERVED20                 _MK_ENUM_CONST(20)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_RESERVED21                 _MK_ENUM_CONST(21)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_RESERVED22                 _MK_ENUM_CONST(22)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_RESERVED23                 _MK_ENUM_CONST(23)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_RESERVED24                 _MK_ENUM_CONST(24)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_RESERVED25                 _MK_ENUM_CONST(25)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_RESERVED26                 _MK_ENUM_CONST(26)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_RESERVED27                 _MK_ENUM_CONST(27)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_RESERVED28                 _MK_ENUM_CONST(28)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_RESERVED29                 _MK_ENUM_CONST(29)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_RESERVED30                 _MK_ENUM_CONST(30)
#define G2SB_CTX7_G2SBFORMAT_0_SIFMT_RESERVED31                 _MK_ENUM_CONST(31)

#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_SHIFT                      _MK_SHIFT_CONST(8)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_FIELD                      _MK_FIELD_CONST(0x1f, G2SB_CTX7_G2SBFORMAT_0_DIFMT_SHIFT)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_RANGE                      12:8
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_WOFFSET                    0x0
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_U8Y8V8Y8_OB                        _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_Y8U8Y8V8_OB                        _MK_ENUM_CONST(1)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_Y8V8Y8U8_OB                        _MK_ENUM_CONST(2)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_V8Y8U8Y8_OB                        _MK_ENUM_CONST(3)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_U8Y8V8Y8_TC                        _MK_ENUM_CONST(4)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_Y8U8Y8V8_TC                        _MK_ENUM_CONST(5)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_Y8V8Y8U8_TC                        _MK_ENUM_CONST(6)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_V8Y8U8Y8_TC                        _MK_ENUM_CONST(7)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_B5G6R5                     _MK_ENUM_CONST(8)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_RESERVED9                  _MK_ENUM_CONST(9)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_RESERVED10                 _MK_ENUM_CONST(10)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_RESERVED11                 _MK_ENUM_CONST(11)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_B5G6R5BS                   _MK_ENUM_CONST(12)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_RESERVED13                 _MK_ENUM_CONST(13)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_R8G8B8A8                   _MK_ENUM_CONST(14)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_B8G8R8A8                   _MK_ENUM_CONST(15)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_RESERVED16                 _MK_ENUM_CONST(16)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_RESERVED17                 _MK_ENUM_CONST(17)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_RESERVED18                 _MK_ENUM_CONST(18)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_RESERVED19                 _MK_ENUM_CONST(19)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_RESERVED20                 _MK_ENUM_CONST(20)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_RESERVED21                 _MK_ENUM_CONST(21)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_RESERVED22                 _MK_ENUM_CONST(22)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_RESERVED23                 _MK_ENUM_CONST(23)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_RESERVED24                 _MK_ENUM_CONST(24)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_RESERVED25                 _MK_ENUM_CONST(25)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_RESERVED26                 _MK_ENUM_CONST(26)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_RESERVED27                 _MK_ENUM_CONST(27)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_RESERVED28                 _MK_ENUM_CONST(28)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_RESERVED29                 _MK_ENUM_CONST(29)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_RESERVED30                 _MK_ENUM_CONST(30)
#define G2SB_CTX7_G2SBFORMAT_0_DIFMT_RESERVED31                 _MK_ENUM_CONST(31)

#define G2SB_CTX7_G2SBFORMAT_0_RAISEBUFFEREN_SHIFT                      _MK_SHIFT_CONST(14)
#define G2SB_CTX7_G2SBFORMAT_0_RAISEBUFFEREN_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX7_G2SBFORMAT_0_RAISEBUFFEREN_SHIFT)
#define G2SB_CTX7_G2SBFORMAT_0_RAISEBUFFEREN_RANGE                      14:14
#define G2SB_CTX7_G2SBFORMAT_0_RAISEBUFFEREN_WOFFSET                    0x0
#define G2SB_CTX7_G2SBFORMAT_0_RAISEBUFFEREN_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SBFORMAT_0_RAISEBUFFEREN_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SBFORMAT_0_RAISEBUFFEREN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SBFORMAT_0_RAISEBUFFEREN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SBFORMAT_0_RAISEBUFFEREN_DISABLE                    _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2SBFORMAT_0_RAISEBUFFEREN_ENABLE                     _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2SBFORMAT_0_RAISEFRAMEEN_SHIFT                       _MK_SHIFT_CONST(15)
#define G2SB_CTX7_G2SBFORMAT_0_RAISEFRAMEEN_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX7_G2SBFORMAT_0_RAISEFRAMEEN_SHIFT)
#define G2SB_CTX7_G2SBFORMAT_0_RAISEFRAMEEN_RANGE                       15:15
#define G2SB_CTX7_G2SBFORMAT_0_RAISEFRAMEEN_WOFFSET                     0x0
#define G2SB_CTX7_G2SBFORMAT_0_RAISEFRAMEEN_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SBFORMAT_0_RAISEFRAMEEN_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SBFORMAT_0_RAISEFRAMEEN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SBFORMAT_0_RAISEFRAMEEN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SBFORMAT_0_RAISEFRAMEEN_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2SBFORMAT_0_RAISEFRAMEEN_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2SBFORMAT_0_RAISEBUFFERVALUE_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX7_G2SBFORMAT_0_RAISEBUFFERVALUE_FIELD                   _MK_FIELD_CONST(0xff, G2SB_CTX7_G2SBFORMAT_0_RAISEBUFFERVALUE_SHIFT)
#define G2SB_CTX7_G2SBFORMAT_0_RAISEBUFFERVALUE_RANGE                   23:16
#define G2SB_CTX7_G2SBFORMAT_0_RAISEBUFFERVALUE_WOFFSET                 0x0
#define G2SB_CTX7_G2SBFORMAT_0_RAISEBUFFERVALUE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SBFORMAT_0_RAISEBUFFERVALUE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SBFORMAT_0_RAISEBUFFERVALUE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SBFORMAT_0_RAISEBUFFERVALUE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2SBFORMAT_0_RAISEFRAMEVALUE_SHIFT                    _MK_SHIFT_CONST(24)
#define G2SB_CTX7_G2SBFORMAT_0_RAISEFRAMEVALUE_FIELD                    _MK_FIELD_CONST(0xff, G2SB_CTX7_G2SBFORMAT_0_RAISEFRAMEVALUE_SHIFT)
#define G2SB_CTX7_G2SBFORMAT_0_RAISEFRAMEVALUE_RANGE                    31:24
#define G2SB_CTX7_G2SBFORMAT_0_RAISEFRAMEVALUE_WOFFSET                  0x0
#define G2SB_CTX7_G2SBFORMAT_0_RAISEFRAMEVALUE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SBFORMAT_0_RAISEFRAMEVALUE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SBFORMAT_0_RAISEFRAMEVALUE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SBFORMAT_0_RAISEFRAMEVALUE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2CONTROLSB_0
#define G2SB_CTX7_G2CONTROLSB_0                 _MK_ADDR_CONST(0xa01d)
#define G2SB_CTX7_G2CONTROLSB_0_SECURE                  0x0
#define G2SB_CTX7_G2CONTROLSB_0_WORD_COUNT                      0x1
#define G2SB_CTX7_G2CONTROLSB_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_RESET_MASK                      _MK_MASK_CONST(0xdfffa4f8)
#define G2SB_CTX7_G2CONTROLSB_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_READ_MASK                       _MK_MASK_CONST(0xdfffa7f8)
#define G2SB_CTX7_G2CONTROLSB_0_WRITE_MASK                      _MK_MASK_CONST(0xdfffa7f8)
#define G2SB_CTX7_G2CONTROLSB_0_YUV422ROTATION_SHIFT                    _MK_SHIFT_CONST(3)
#define G2SB_CTX7_G2CONTROLSB_0_YUV422ROTATION_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLSB_0_YUV422ROTATION_SHIFT)
#define G2SB_CTX7_G2CONTROLSB_0_YUV422ROTATION_RANGE                    3:3
#define G2SB_CTX7_G2CONTROLSB_0_YUV422ROTATION_WOFFSET                  0x0
#define G2SB_CTX7_G2CONTROLSB_0_YUV422ROTATION_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_YUV422ROTATION_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLSB_0_YUV422ROTATION_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_YUV422ROTATION_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CONTROLSB_0_YUV422PLANAR_SHIFT                      _MK_SHIFT_CONST(4)
#define G2SB_CTX7_G2CONTROLSB_0_YUV422PLANAR_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLSB_0_YUV422PLANAR_SHIFT)
#define G2SB_CTX7_G2CONTROLSB_0_YUV422PLANAR_RANGE                      4:4
#define G2SB_CTX7_G2CONTROLSB_0_YUV422PLANAR_WOFFSET                    0x0
#define G2SB_CTX7_G2CONTROLSB_0_YUV422PLANAR_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_YUV422PLANAR_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLSB_0_YUV422PLANAR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_YUV422PLANAR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CONTROLSB_0_IMODE_SHIFT                     _MK_SHIFT_CONST(5)
#define G2SB_CTX7_G2CONTROLSB_0_IMODE_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLSB_0_IMODE_SHIFT)
#define G2SB_CTX7_G2CONTROLSB_0_IMODE_RANGE                     5:5
#define G2SB_CTX7_G2CONTROLSB_0_IMODE_WOFFSET                   0x0
#define G2SB_CTX7_G2CONTROLSB_0_IMODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_IMODE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLSB_0_IMODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_IMODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_IMODE_MULTIPLEX                 _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLSB_0_IMODE_PLANAR                    _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2CONTROLSB_0_ENAVF_SHIFT                     _MK_SHIFT_CONST(6)
#define G2SB_CTX7_G2CONTROLSB_0_ENAVF_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLSB_0_ENAVF_SHIFT)
#define G2SB_CTX7_G2CONTROLSB_0_ENAVF_RANGE                     6:6
#define G2SB_CTX7_G2CONTROLSB_0_ENAVF_WOFFSET                   0x0
#define G2SB_CTX7_G2CONTROLSB_0_ENAVF_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_ENAVF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLSB_0_ENAVF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_ENAVF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_ENAVF_DISABLE                   _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLSB_0_ENAVF_ENABLE                    _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2CONTROLSB_0_ENAHF_SHIFT                     _MK_SHIFT_CONST(7)
#define G2SB_CTX7_G2CONTROLSB_0_ENAHF_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLSB_0_ENAHF_SHIFT)
#define G2SB_CTX7_G2CONTROLSB_0_ENAHF_RANGE                     7:7
#define G2SB_CTX7_G2CONTROLSB_0_ENAHF_WOFFSET                   0x0
#define G2SB_CTX7_G2CONTROLSB_0_ENAHF_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_ENAHF_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLSB_0_ENAHF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_ENAHF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_ENAHF_DISABLE                   _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLSB_0_ENAHF_ENABLE                    _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2CONTROLSB_0_UVST_SHIFT                      _MK_SHIFT_CONST(8)
#define G2SB_CTX7_G2CONTROLSB_0_UVST_FIELD                      _MK_FIELD_CONST(0x3, G2SB_CTX7_G2CONTROLSB_0_UVST_SHIFT)
#define G2SB_CTX7_G2CONTROLSB_0_UVST_RANGE                      9:8
#define G2SB_CTX7_G2CONTROLSB_0_UVST_WOFFSET                    0x0
#define G2SB_CTX7_G2CONTROLSB_0_UVST_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_UVST_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_UVST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_UVST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_UVST_UVS2X                      _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLSB_0_UVST_UVS1X                      _MK_ENUM_CONST(1)
#define G2SB_CTX7_G2CONTROLSB_0_UVST_UVS4X                      _MK_ENUM_CONST(2)
#define G2SB_CTX7_G2CONTROLSB_0_UVST_UVS_G2UVSTRIDE                     _MK_ENUM_CONST(3)

#define G2SB_CTX7_G2CONTROLSB_0_SL_SHIFT                        _MK_SHIFT_CONST(10)
#define G2SB_CTX7_G2CONTROLSB_0_SL_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLSB_0_SL_SHIFT)
#define G2SB_CTX7_G2CONTROLSB_0_SL_RANGE                        10:10
#define G2SB_CTX7_G2CONTROLSB_0_SL_WOFFSET                      0x0
#define G2SB_CTX7_G2CONTROLSB_0_SL_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_SL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLSB_0_SL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_SL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_SL_COMMON_PAIR                  _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLSB_0_SL_DIFFERENT_PAIR                       _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2CONTROLSB_0_SISEL_SHIFT                     _MK_SHIFT_CONST(13)
#define G2SB_CTX7_G2CONTROLSB_0_SISEL_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLSB_0_SISEL_SHIFT)
#define G2SB_CTX7_G2CONTROLSB_0_SISEL_RANGE                     13:13
#define G2SB_CTX7_G2CONTROLSB_0_SISEL_WOFFSET                   0x0
#define G2SB_CTX7_G2CONTROLSB_0_SISEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_SISEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLSB_0_SISEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_SISEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_SISEL_IMAGE_BUFFER                      _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLSB_0_SISEL_HOST                      _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2CONTROLSB_0_SBLTSRC_SHIFT                   _MK_SHIFT_CONST(15)
#define G2SB_CTX7_G2CONTROLSB_0_SBLTSRC_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLSB_0_SBLTSRC_SHIFT)
#define G2SB_CTX7_G2CONTROLSB_0_SBLTSRC_RANGE                   15:15
#define G2SB_CTX7_G2CONTROLSB_0_SBLTSRC_WOFFSET                 0x0
#define G2SB_CTX7_G2CONTROLSB_0_SBLTSRC_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_SBLTSRC_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLSB_0_SBLTSRC_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_SBLTSRC_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_SBLTSRC_CPU                     _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLSB_0_SBLTSRC_VIP                     _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2CONTROLSB_0_VFTYPE_SHIFT                    _MK_SHIFT_CONST(16)
#define G2SB_CTX7_G2CONTROLSB_0_VFTYPE_FIELD                    _MK_FIELD_CONST(0x3, G2SB_CTX7_G2CONTROLSB_0_VFTYPE_SHIFT)
#define G2SB_CTX7_G2CONTROLSB_0_VFTYPE_RANGE                    17:16
#define G2SB_CTX7_G2CONTROLSB_0_VFTYPE_WOFFSET                  0x0
#define G2SB_CTX7_G2CONTROLSB_0_VFTYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_VFTYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_CTX7_G2CONTROLSB_0_VFTYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_VFTYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_VFTYPE_INTERP                   _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLSB_0_VFTYPE_AVG25_INTERP75                   _MK_ENUM_CONST(1)
#define G2SB_CTX7_G2CONTROLSB_0_VFTYPE_AVG50_INTERP50                   _MK_ENUM_CONST(2)
#define G2SB_CTX7_G2CONTROLSB_0_VFTYPE_AVG                      _MK_ENUM_CONST(3)

#define G2SB_CTX7_G2CONTROLSB_0_VFEN_SHIFT                      _MK_SHIFT_CONST(18)
#define G2SB_CTX7_G2CONTROLSB_0_VFEN_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLSB_0_VFEN_SHIFT)
#define G2SB_CTX7_G2CONTROLSB_0_VFEN_RANGE                      18:18
#define G2SB_CTX7_G2CONTROLSB_0_VFEN_WOFFSET                    0x0
#define G2SB_CTX7_G2CONTROLSB_0_VFEN_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_VFEN_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLSB_0_VFEN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_VFEN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_VFEN_DISABLE                    _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLSB_0_VFEN_ENABLE                     _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2CONTROLSB_0_DISCSC_SHIFT                    _MK_SHIFT_CONST(19)
#define G2SB_CTX7_G2CONTROLSB_0_DISCSC_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLSB_0_DISCSC_SHIFT)
#define G2SB_CTX7_G2CONTROLSB_0_DISCSC_RANGE                    19:19
#define G2SB_CTX7_G2CONTROLSB_0_DISCSC_WOFFSET                  0x0
#define G2SB_CTX7_G2CONTROLSB_0_DISCSC_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_DISCSC_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLSB_0_DISCSC_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_DISCSC_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_DISCSC_ENABLE                   _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLSB_0_DISCSC_DISABLE                  _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2CONTROLSB_0_HFTYPE_SHIFT                    _MK_SHIFT_CONST(20)
#define G2SB_CTX7_G2CONTROLSB_0_HFTYPE_FIELD                    _MK_FIELD_CONST(0x7, G2SB_CTX7_G2CONTROLSB_0_HFTYPE_SHIFT)
#define G2SB_CTX7_G2CONTROLSB_0_HFTYPE_RANGE                    22:20
#define G2SB_CTX7_G2CONTROLSB_0_HFTYPE_WOFFSET                  0x0
#define G2SB_CTX7_G2CONTROLSB_0_HFTYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_HFTYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define G2SB_CTX7_G2CONTROLSB_0_HFTYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_HFTYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_HFTYPE_INTERP                   _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLSB_0_HFTYPE_LPF1                     _MK_ENUM_CONST(1)
#define G2SB_CTX7_G2CONTROLSB_0_HFTYPE_LPF2                     _MK_ENUM_CONST(2)
#define G2SB_CTX7_G2CONTROLSB_0_HFTYPE_LPF3                     _MK_ENUM_CONST(3)
#define G2SB_CTX7_G2CONTROLSB_0_HFTYPE_LPF4                     _MK_ENUM_CONST(4)
#define G2SB_CTX7_G2CONTROLSB_0_HFTYPE_LPF5                     _MK_ENUM_CONST(5)
#define G2SB_CTX7_G2CONTROLSB_0_HFTYPE_LPF6                     _MK_ENUM_CONST(6)
#define G2SB_CTX7_G2CONTROLSB_0_HFTYPE_DISABLE                  _MK_ENUM_CONST(7)

#define G2SB_CTX7_G2CONTROLSB_0_RANGEREDFRM_SHIFT                       _MK_SHIFT_CONST(23)
#define G2SB_CTX7_G2CONTROLSB_0_RANGEREDFRM_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLSB_0_RANGEREDFRM_SHIFT)
#define G2SB_CTX7_G2CONTROLSB_0_RANGEREDFRM_RANGE                       23:23
#define G2SB_CTX7_G2CONTROLSB_0_RANGEREDFRM_WOFFSET                     0x0
#define G2SB_CTX7_G2CONTROLSB_0_RANGEREDFRM_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_RANGEREDFRM_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLSB_0_RANGEREDFRM_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_RANGEREDFRM_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_RANGEREDFRM_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLSB_0_RANGEREDFRM_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2CONTROLSB_0_SITYPE_SHIFT                    _MK_SHIFT_CONST(24)
#define G2SB_CTX7_G2CONTROLSB_0_SITYPE_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLSB_0_SITYPE_SHIFT)
#define G2SB_CTX7_G2CONTROLSB_0_SITYPE_RANGE                    24:24
#define G2SB_CTX7_G2CONTROLSB_0_SITYPE_WOFFSET                  0x0
#define G2SB_CTX7_G2CONTROLSB_0_SITYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_SITYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLSB_0_SITYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_SITYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_SITYPE_TOP_FIELD                        _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLSB_0_SITYPE_BOTTOM_FIELD                     _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2CONTROLSB_0_SBSEL_SHIFT                     _MK_SHIFT_CONST(25)
#define G2SB_CTX7_G2CONTROLSB_0_SBSEL_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLSB_0_SBSEL_SHIFT)
#define G2SB_CTX7_G2CONTROLSB_0_SBSEL_RANGE                     25:25
#define G2SB_CTX7_G2CONTROLSB_0_SBSEL_WOFFSET                   0x0
#define G2SB_CTX7_G2CONTROLSB_0_SBSEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_SBSEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLSB_0_SBSEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_SBSEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_SBSEL_SRC_A                     _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLSB_0_SBSEL_SRC_B                     _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2CONTROLSB_0_DBSEL_SHIFT                     _MK_SHIFT_CONST(26)
#define G2SB_CTX7_G2CONTROLSB_0_DBSEL_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLSB_0_DBSEL_SHIFT)
#define G2SB_CTX7_G2CONTROLSB_0_DBSEL_RANGE                     26:26
#define G2SB_CTX7_G2CONTROLSB_0_DBSEL_WOFFSET                   0x0
#define G2SB_CTX7_G2CONTROLSB_0_DBSEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_DBSEL_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLSB_0_DBSEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_DBSEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_DBSEL_DST_A                     _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLSB_0_DBSEL_DST_B                     _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2CONTROLSB_0_KEYEN_SHIFT                     _MK_SHIFT_CONST(27)
#define G2SB_CTX7_G2CONTROLSB_0_KEYEN_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLSB_0_KEYEN_SHIFT)
#define G2SB_CTX7_G2CONTROLSB_0_KEYEN_RANGE                     27:27
#define G2SB_CTX7_G2CONTROLSB_0_KEYEN_WOFFSET                   0x0
#define G2SB_CTX7_G2CONTROLSB_0_KEYEN_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_KEYEN_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLSB_0_KEYEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_KEYEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_KEYEN_DISABLE                   _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLSB_0_KEYEN_ENABLE                    _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2CONTROLSB_0_KPOL_SHIFT                      _MK_SHIFT_CONST(28)
#define G2SB_CTX7_G2CONTROLSB_0_KPOL_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLSB_0_KPOL_SHIFT)
#define G2SB_CTX7_G2CONTROLSB_0_KPOL_RANGE                      28:28
#define G2SB_CTX7_G2CONTROLSB_0_KPOL_WOFFSET                    0x0
#define G2SB_CTX7_G2CONTROLSB_0_KPOL_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_KPOL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLSB_0_KPOL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_KPOL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_KPOL_WITHIN_BOUNDS                      _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLSB_0_KPOL_OUTSIDE_BOUNDS                     _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2CONTROLSB_0_ENDITH_SHIFT                    _MK_SHIFT_CONST(30)
#define G2SB_CTX7_G2CONTROLSB_0_ENDITH_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLSB_0_ENDITH_SHIFT)
#define G2SB_CTX7_G2CONTROLSB_0_ENDITH_RANGE                    30:30
#define G2SB_CTX7_G2CONTROLSB_0_ENDITH_WOFFSET                  0x0
#define G2SB_CTX7_G2CONTROLSB_0_ENDITH_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_ENDITH_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLSB_0_ENDITH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_ENDITH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_ENDITH_DISABLE                  _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLSB_0_ENDITH_ENABLE                   _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2CONTROLSB_0_DISDW_SHIFT                     _MK_SHIFT_CONST(31)
#define G2SB_CTX7_G2CONTROLSB_0_DISDW_FIELD                     _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLSB_0_DISDW_SHIFT)
#define G2SB_CTX7_G2CONTROLSB_0_DISDW_RANGE                     31:31
#define G2SB_CTX7_G2CONTROLSB_0_DISDW_WOFFSET                   0x0
#define G2SB_CTX7_G2CONTROLSB_0_DISDW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_DISDW_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLSB_0_DISDW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_DISDW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSB_0_DISDW_GOTO_IMAGE_BUFFER                 _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLSB_0_DISDW_GOTO_EPP                  _MK_ENUM_CONST(1)


// Register G2SB_CTX7_G2CONTROLSECOND_0
#define G2SB_CTX7_G2CONTROLSECOND_0                     _MK_ADDR_CONST(0xa01e)
#define G2SB_CTX7_G2CONTROLSECOND_0_SECURE                      0x0
#define G2SB_CTX7_G2CONTROLSECOND_0_WORD_COUNT                  0x1
#define G2SB_CTX7_G2CONTROLSECOND_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_RESET_MASK                  _MK_MASK_CONST(0x3f61c3fe)
#define G2SB_CTX7_G2CONTROLSECOND_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_READ_MASK                   _MK_MASK_CONST(0x3f71c3fe)
#define G2SB_CTX7_G2CONTROLSECOND_0_WRITE_MASK                  _MK_MASK_CONST(0x3f71c3fe)
#define G2SB_CTX7_G2CONTROLSECOND_0_BITSWAP_SHIFT                       _MK_SHIFT_CONST(1)
#define G2SB_CTX7_G2CONTROLSECOND_0_BITSWAP_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLSECOND_0_BITSWAP_SHIFT)
#define G2SB_CTX7_G2CONTROLSECOND_0_BITSWAP_RANGE                       1:1
#define G2SB_CTX7_G2CONTROLSECOND_0_BITSWAP_WOFFSET                     0x0
#define G2SB_CTX7_G2CONTROLSECOND_0_BITSWAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_BITSWAP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLSECOND_0_BITSWAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_BITSWAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_BITSWAP_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLSECOND_0_BITSWAP_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2CONTROLSECOND_0_BEBSWAP_SHIFT                       _MK_SHIFT_CONST(2)
#define G2SB_CTX7_G2CONTROLSECOND_0_BEBSWAP_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLSECOND_0_BEBSWAP_SHIFT)
#define G2SB_CTX7_G2CONTROLSECOND_0_BEBSWAP_RANGE                       2:2
#define G2SB_CTX7_G2CONTROLSECOND_0_BEBSWAP_WOFFSET                     0x0
#define G2SB_CTX7_G2CONTROLSECOND_0_BEBSWAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_BEBSWAP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLSECOND_0_BEBSWAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_BEBSWAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_BEBSWAP_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLSECOND_0_BEBSWAP_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2CONTROLSECOND_0_BEWSWAP_SHIFT                       _MK_SHIFT_CONST(3)
#define G2SB_CTX7_G2CONTROLSECOND_0_BEWSWAP_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLSECOND_0_BEWSWAP_SHIFT)
#define G2SB_CTX7_G2CONTROLSECOND_0_BEWSWAP_RANGE                       3:3
#define G2SB_CTX7_G2CONTROLSECOND_0_BEWSWAP_WOFFSET                     0x0
#define G2SB_CTX7_G2CONTROLSECOND_0_BEWSWAP_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_BEWSWAP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLSECOND_0_BEWSWAP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_BEWSWAP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_BEWSWAP_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLSECOND_0_BEWSWAP_ENABLE                      _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2CONTROLSECOND_0_ALPTYPE_SHIFT                       _MK_SHIFT_CONST(4)
#define G2SB_CTX7_G2CONTROLSECOND_0_ALPTYPE_FIELD                       _MK_FIELD_CONST(0x1f, G2SB_CTX7_G2CONTROLSECOND_0_ALPTYPE_SHIFT)
#define G2SB_CTX7_G2CONTROLSECOND_0_ALPTYPE_RANGE                       8:4
#define G2SB_CTX7_G2CONTROLSECOND_0_ALPTYPE_WOFFSET                     0x0
#define G2SB_CTX7_G2CONTROLSECOND_0_ALPTYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_ALPTYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x1f)
#define G2SB_CTX7_G2CONTROLSECOND_0_ALPTYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_ALPTYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_ALPTYPE_FIX                 _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLSECOND_0_ALPTYPE_PL1BPP                      _MK_ENUM_CONST(1)
#define G2SB_CTX7_G2CONTROLSECOND_0_ALPTYPE_PL2BPP                      _MK_ENUM_CONST(2)
#define G2SB_CTX7_G2CONTROLSECOND_0_ALPTYPE_PL4BPP                      _MK_ENUM_CONST(3)
#define G2SB_CTX7_G2CONTROLSECOND_0_ALPTYPE_PL8BPP                      _MK_ENUM_CONST(4)
#define G2SB_CTX7_G2CONTROLSECOND_0_ALPTYPE_PL44BPP                     _MK_ENUM_CONST(5)
#define G2SB_CTX7_G2CONTROLSECOND_0_ALPTYPE_PLS1BPP                     _MK_ENUM_CONST(6)
#define G2SB_CTX7_G2CONTROLSECOND_0_ALPTYPE_PLS4BPPAL                   _MK_ENUM_CONST(7)
#define G2SB_CTX7_G2CONTROLSECOND_0_ALPTYPE_PLS4BPP                     _MK_ENUM_CONST(8)
#define G2SB_CTX7_G2CONTROLSECOND_0_ALPTYPE_PLS8BPP                     _MK_ENUM_CONST(9)
#define G2SB_CTX7_G2CONTROLSECOND_0_ALPTYPE_PLS8BX                      _MK_ENUM_CONST(10)
#define G2SB_CTX7_G2CONTROLSECOND_0_ALPTYPE_PLS1BPPAL                   _MK_ENUM_CONST(11)

#define G2SB_CTX7_G2CONTROLSECOND_0_ALPSRCORDST_SHIFT                   _MK_SHIFT_CONST(9)
#define G2SB_CTX7_G2CONTROLSECOND_0_ALPSRCORDST_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLSECOND_0_ALPSRCORDST_SHIFT)
#define G2SB_CTX7_G2CONTROLSECOND_0_ALPSRCORDST_RANGE                   9:9
#define G2SB_CTX7_G2CONTROLSECOND_0_ALPSRCORDST_WOFFSET                 0x0
#define G2SB_CTX7_G2CONTROLSECOND_0_ALPSRCORDST_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_ALPSRCORDST_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLSECOND_0_ALPSRCORDST_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_ALPSRCORDST_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_ALPSRCORDST_DISABLE                 _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLSECOND_0_ALPSRCORDST_ENABLE                  _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2CONTROLSECOND_0_PXLREP_SHIFT                        _MK_SHIFT_CONST(14)
#define G2SB_CTX7_G2CONTROLSECOND_0_PXLREP_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLSECOND_0_PXLREP_SHIFT)
#define G2SB_CTX7_G2CONTROLSECOND_0_PXLREP_RANGE                        14:14
#define G2SB_CTX7_G2CONTROLSECOND_0_PXLREP_WOFFSET                      0x0
#define G2SB_CTX7_G2CONTROLSECOND_0_PXLREP_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_PXLREP_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLSECOND_0_PXLREP_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_PXLREP_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_PXLREP_DISABLE                      _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLSECOND_0_PXLREP_ENABLE                       _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2CONTROLSECOND_0_SWAPBLT_SHIFT                       _MK_SHIFT_CONST(15)
#define G2SB_CTX7_G2CONTROLSECOND_0_SWAPBLT_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLSECOND_0_SWAPBLT_SHIFT)
#define G2SB_CTX7_G2CONTROLSECOND_0_SWAPBLT_RANGE                       15:15
#define G2SB_CTX7_G2CONTROLSECOND_0_SWAPBLT_WOFFSET                     0x0
#define G2SB_CTX7_G2CONTROLSECOND_0_SWAPBLT_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_SWAPBLT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLSECOND_0_SWAPBLT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_SWAPBLT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CONTROLSECOND_0_VCAA_SAFE_MODE_SHIFT                        _MK_SHIFT_CONST(16)
#define G2SB_CTX7_G2CONTROLSECOND_0_VCAA_SAFE_MODE_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLSECOND_0_VCAA_SAFE_MODE_SHIFT)
#define G2SB_CTX7_G2CONTROLSECOND_0_VCAA_SAFE_MODE_RANGE                        16:16
#define G2SB_CTX7_G2CONTROLSECOND_0_VCAA_SAFE_MODE_WOFFSET                      0x0
#define G2SB_CTX7_G2CONTROLSECOND_0_VCAA_SAFE_MODE_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_VCAA_SAFE_MODE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLSECOND_0_VCAA_SAFE_MODE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_VCAA_SAFE_MODE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_VCAA_SAFE_MODE_DISABLE                      _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLSECOND_0_VCAA_SAFE_MODE_ENABLE                       _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2CONTROLSECOND_0_G2NOSTOP_SHIFT                      _MK_SHIFT_CONST(20)
#define G2SB_CTX7_G2CONTROLSECOND_0_G2NOSTOP_FIELD                      _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLSECOND_0_G2NOSTOP_SHIFT)
#define G2SB_CTX7_G2CONTROLSECOND_0_G2NOSTOP_RANGE                      20:20
#define G2SB_CTX7_G2CONTROLSECOND_0_G2NOSTOP_WOFFSET                    0x0
#define G2SB_CTX7_G2CONTROLSECOND_0_G2NOSTOP_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_G2NOSTOP_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_G2NOSTOP_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_G2NOSTOP_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CONTROLSECOND_0_CLIPC_SHIFT                 _MK_SHIFT_CONST(21)
#define G2SB_CTX7_G2CONTROLSECOND_0_CLIPC_FIELD                 _MK_FIELD_CONST(0x3, G2SB_CTX7_G2CONTROLSECOND_0_CLIPC_SHIFT)
#define G2SB_CTX7_G2CONTROLSECOND_0_CLIPC_RANGE                 22:21
#define G2SB_CTX7_G2CONTROLSECOND_0_CLIPC_WOFFSET                       0x0
#define G2SB_CTX7_G2CONTROLSECOND_0_CLIPC_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_CLIPC_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define G2SB_CTX7_G2CONTROLSECOND_0_CLIPC_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_CLIPC_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CONTROLSECOND_0_FR_MODE_SHIFT                       _MK_SHIFT_CONST(24)
#define G2SB_CTX7_G2CONTROLSECOND_0_FR_MODE_FIELD                       _MK_FIELD_CONST(0x3, G2SB_CTX7_G2CONTROLSECOND_0_FR_MODE_SHIFT)
#define G2SB_CTX7_G2CONTROLSECOND_0_FR_MODE_RANGE                       25:24
#define G2SB_CTX7_G2CONTROLSECOND_0_FR_MODE_WOFFSET                     0x0
#define G2SB_CTX7_G2CONTROLSECOND_0_FR_MODE_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_FR_MODE_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define G2SB_CTX7_G2CONTROLSECOND_0_FR_MODE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_FR_MODE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_FR_MODE_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLSECOND_0_FR_MODE_SRC_DST_COPY                        _MK_ENUM_CONST(1)
#define G2SB_CTX7_G2CONTROLSECOND_0_FR_MODE_SQUARE                      _MK_ENUM_CONST(2)
#define G2SB_CTX7_G2CONTROLSECOND_0_FR_MODE_BLANK                       _MK_ENUM_CONST(3)

#define G2SB_CTX7_G2CONTROLSECOND_0_FR_TYPE_SHIFT                       _MK_SHIFT_CONST(26)
#define G2SB_CTX7_G2CONTROLSECOND_0_FR_TYPE_FIELD                       _MK_FIELD_CONST(0x7, G2SB_CTX7_G2CONTROLSECOND_0_FR_TYPE_SHIFT)
#define G2SB_CTX7_G2CONTROLSECOND_0_FR_TYPE_RANGE                       28:26
#define G2SB_CTX7_G2CONTROLSECOND_0_FR_TYPE_WOFFSET                     0x0
#define G2SB_CTX7_G2CONTROLSECOND_0_FR_TYPE_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_FR_TYPE_DEFAULT_MASK                        _MK_MASK_CONST(0x7)
#define G2SB_CTX7_G2CONTROLSECOND_0_FR_TYPE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_FR_TYPE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_FR_TYPE_FLIP_X                      _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLSECOND_0_FR_TYPE_FLIP_Y                      _MK_ENUM_CONST(1)
#define G2SB_CTX7_G2CONTROLSECOND_0_FR_TYPE_TRANS_LR                    _MK_ENUM_CONST(2)
#define G2SB_CTX7_G2CONTROLSECOND_0_FR_TYPE_TRANS_RL                    _MK_ENUM_CONST(3)
#define G2SB_CTX7_G2CONTROLSECOND_0_FR_TYPE_ROT_90                      _MK_ENUM_CONST(4)
#define G2SB_CTX7_G2CONTROLSECOND_0_FR_TYPE_ROT_180                     _MK_ENUM_CONST(5)
#define G2SB_CTX7_G2CONTROLSECOND_0_FR_TYPE_ROT_270                     _MK_ENUM_CONST(6)
#define G2SB_CTX7_G2CONTROLSECOND_0_FR_TYPE_IDENTITY                    _MK_ENUM_CONST(7)

#define G2SB_CTX7_G2CONTROLSECOND_0_FR_READWAIT_SHIFT                   _MK_SHIFT_CONST(29)
#define G2SB_CTX7_G2CONTROLSECOND_0_FR_READWAIT_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLSECOND_0_FR_READWAIT_SHIFT)
#define G2SB_CTX7_G2CONTROLSECOND_0_FR_READWAIT_RANGE                   29:29
#define G2SB_CTX7_G2CONTROLSECOND_0_FR_READWAIT_WOFFSET                 0x0
#define G2SB_CTX7_G2CONTROLSECOND_0_FR_READWAIT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_FR_READWAIT_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLSECOND_0_FR_READWAIT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_FR_READWAIT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLSECOND_0_FR_READWAIT_DISABLE                 _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLSECOND_0_FR_READWAIT_ENABLE                  _MK_ENUM_CONST(1)


// Register G2SB_CTX7_G2CONTROLMAIN_0
#define G2SB_CTX7_G2CONTROLMAIN_0                       _MK_ADDR_CONST(0xa01f)
#define G2SB_CTX7_G2CONTROLMAIN_0_SECURE                        0x0
#define G2SB_CTX7_G2CONTROLMAIN_0_WORD_COUNT                    0x1
#define G2SB_CTX7_G2CONTROLMAIN_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_RESET_MASK                    _MK_MASK_CONST(0x7eccffff)
#define G2SB_CTX7_G2CONTROLMAIN_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_READ_MASK                     _MK_MASK_CONST(0x7fffffff)
#define G2SB_CTX7_G2CONTROLMAIN_0_WRITE_MASK                    _MK_MASK_CONST(0x7fffffff)
#define G2SB_CTX7_G2CONTROLMAIN_0_CMDT_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2CONTROLMAIN_0_CMDT_FIELD                    _MK_FIELD_CONST(0x3, G2SB_CTX7_G2CONTROLMAIN_0_CMDT_SHIFT)
#define G2SB_CTX7_G2CONTROLMAIN_0_CMDT_RANGE                    1:0
#define G2SB_CTX7_G2CONTROLMAIN_0_CMDT_WOFFSET                  0x0
#define G2SB_CTX7_G2CONTROLMAIN_0_CMDT_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_CMDT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_CTX7_G2CONTROLMAIN_0_CMDT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_CMDT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_CMDT_BITBLT                   _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLMAIN_0_CMDT_LINEDRAW                 _MK_ENUM_CONST(1)
#define G2SB_CTX7_G2CONTROLMAIN_0_CMDT_VCAA                     _MK_ENUM_CONST(2)
#define G2SB_CTX7_G2CONTROLMAIN_0_CMDT_RESERVED1                        _MK_ENUM_CONST(3)

#define G2SB_CTX7_G2CONTROLMAIN_0_TURBOFILL_SHIFT                       _MK_SHIFT_CONST(2)
#define G2SB_CTX7_G2CONTROLMAIN_0_TURBOFILL_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLMAIN_0_TURBOFILL_SHIFT)
#define G2SB_CTX7_G2CONTROLMAIN_0_TURBOFILL_RANGE                       2:2
#define G2SB_CTX7_G2CONTROLMAIN_0_TURBOFILL_WOFFSET                     0x0
#define G2SB_CTX7_G2CONTROLMAIN_0_TURBOFILL_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_TURBOFILL_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLMAIN_0_TURBOFILL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_TURBOFILL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CONTROLMAIN_0_TEST0BIT_SHIFT                        _MK_SHIFT_CONST(3)
#define G2SB_CTX7_G2CONTROLMAIN_0_TEST0BIT_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLMAIN_0_TEST0BIT_SHIFT)
#define G2SB_CTX7_G2CONTROLMAIN_0_TEST0BIT_RANGE                        3:3
#define G2SB_CTX7_G2CONTROLMAIN_0_TEST0BIT_WOFFSET                      0x0
#define G2SB_CTX7_G2CONTROLMAIN_0_TEST0BIT_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_TEST0BIT_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLMAIN_0_TEST0BIT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_TEST0BIT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_TEST0BIT_DISABLE                      _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLMAIN_0_TEST0BIT_ENABLE                       _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2CONTROLMAIN_0_FADEN_SHIFT                   _MK_SHIFT_CONST(4)
#define G2SB_CTX7_G2CONTROLMAIN_0_FADEN_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLMAIN_0_FADEN_SHIFT)
#define G2SB_CTX7_G2CONTROLMAIN_0_FADEN_RANGE                   4:4
#define G2SB_CTX7_G2CONTROLMAIN_0_FADEN_WOFFSET                 0x0
#define G2SB_CTX7_G2CONTROLMAIN_0_FADEN_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_FADEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLMAIN_0_FADEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_FADEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_FADEN_DISABLE                 _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLMAIN_0_FADEN_ENABLE                  _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2CONTROLMAIN_0_ALPEN_SHIFT                   _MK_SHIFT_CONST(5)
#define G2SB_CTX7_G2CONTROLMAIN_0_ALPEN_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLMAIN_0_ALPEN_SHIFT)
#define G2SB_CTX7_G2CONTROLMAIN_0_ALPEN_RANGE                   5:5
#define G2SB_CTX7_G2CONTROLMAIN_0_ALPEN_WOFFSET                 0x0
#define G2SB_CTX7_G2CONTROLMAIN_0_ALPEN_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_ALPEN_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLMAIN_0_ALPEN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_ALPEN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CONTROLMAIN_0_SRCSLD_SHIFT                  _MK_SHIFT_CONST(6)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCSLD_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLMAIN_0_SRCSLD_SHIFT)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCSLD_RANGE                  6:6
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCSLD_WOFFSET                        0x0
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCSLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCSLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCSLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCSLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCSLD_DISABLE                        _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCSLD_ENABLE                 _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2CONTROLMAIN_0_PATSLD_SHIFT                  _MK_SHIFT_CONST(7)
#define G2SB_CTX7_G2CONTROLMAIN_0_PATSLD_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLMAIN_0_PATSLD_SHIFT)
#define G2SB_CTX7_G2CONTROLMAIN_0_PATSLD_RANGE                  7:7
#define G2SB_CTX7_G2CONTROLMAIN_0_PATSLD_WOFFSET                        0x0
#define G2SB_CTX7_G2CONTROLMAIN_0_PATSLD_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_PATSLD_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLMAIN_0_PATSLD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_PATSLD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_PATSLD_DISABLE                        _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLMAIN_0_PATSLD_ENABLE                 _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2CONTROLMAIN_0_PATFL_SHIFT                   _MK_SHIFT_CONST(8)
#define G2SB_CTX7_G2CONTROLMAIN_0_PATFL_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLMAIN_0_PATFL_SHIFT)
#define G2SB_CTX7_G2CONTROLMAIN_0_PATFL_RANGE                   8:8
#define G2SB_CTX7_G2CONTROLMAIN_0_PATFL_WOFFSET                 0x0
#define G2SB_CTX7_G2CONTROLMAIN_0_PATFL_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_PATFL_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLMAIN_0_PATFL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_PATFL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_PATFL_DISABLE                 _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLMAIN_0_PATFL_ENABLE                  _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2CONTROLMAIN_0_XDIR_SHIFT                    _MK_SHIFT_CONST(9)
#define G2SB_CTX7_G2CONTROLMAIN_0_XDIR_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLMAIN_0_XDIR_SHIFT)
#define G2SB_CTX7_G2CONTROLMAIN_0_XDIR_RANGE                    9:9
#define G2SB_CTX7_G2CONTROLMAIN_0_XDIR_WOFFSET                  0x0
#define G2SB_CTX7_G2CONTROLMAIN_0_XDIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_XDIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLMAIN_0_XDIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_XDIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CONTROLMAIN_0_YDIR_SHIFT                    _MK_SHIFT_CONST(10)
#define G2SB_CTX7_G2CONTROLMAIN_0_YDIR_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLMAIN_0_YDIR_SHIFT)
#define G2SB_CTX7_G2CONTROLMAIN_0_YDIR_RANGE                    10:10
#define G2SB_CTX7_G2CONTROLMAIN_0_YDIR_WOFFSET                  0x0
#define G2SB_CTX7_G2CONTROLMAIN_0_YDIR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_YDIR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLMAIN_0_YDIR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_YDIR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CONTROLMAIN_0_XYTDW_SHIFT                   _MK_SHIFT_CONST(11)
#define G2SB_CTX7_G2CONTROLMAIN_0_XYTDW_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLMAIN_0_XYTDW_SHIFT)
#define G2SB_CTX7_G2CONTROLMAIN_0_XYTDW_RANGE                   11:11
#define G2SB_CTX7_G2CONTROLMAIN_0_XYTDW_WOFFSET                 0x0
#define G2SB_CTX7_G2CONTROLMAIN_0_XYTDW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_XYTDW_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLMAIN_0_XYTDW_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_XYTDW_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CONTROLMAIN_0_SRCPACK_SHIFT                 _MK_SHIFT_CONST(12)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCPACK_FIELD                 _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLMAIN_0_SRCPACK_SHIFT)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCPACK_RANGE                 12:12
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCPACK_WOFFSET                       0x0
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCPACK_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCPACK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCPACK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCPACK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCPACK_DISABLE                       _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCPACK_ENABLE                        _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2CONTROLMAIN_0_PATPACK_SHIFT                 _MK_SHIFT_CONST(13)
#define G2SB_CTX7_G2CONTROLMAIN_0_PATPACK_FIELD                 _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLMAIN_0_PATPACK_SHIFT)
#define G2SB_CTX7_G2CONTROLMAIN_0_PATPACK_RANGE                 13:13
#define G2SB_CTX7_G2CONTROLMAIN_0_PATPACK_WOFFSET                       0x0
#define G2SB_CTX7_G2CONTROLMAIN_0_PATPACK_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_PATPACK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLMAIN_0_PATPACK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_PATPACK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_PATPACK_DISABLE                       _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLMAIN_0_PATPACK_ENABLE                        _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2CONTROLMAIN_0_YFLIP_SHIFT                   _MK_SHIFT_CONST(14)
#define G2SB_CTX7_G2CONTROLMAIN_0_YFLIP_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLMAIN_0_YFLIP_SHIFT)
#define G2SB_CTX7_G2CONTROLMAIN_0_YFLIP_RANGE                   14:14
#define G2SB_CTX7_G2CONTROLMAIN_0_YFLIP_WOFFSET                 0x0
#define G2SB_CTX7_G2CONTROLMAIN_0_YFLIP_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_YFLIP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLMAIN_0_YFLIP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_YFLIP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_YFLIP_DSIABLE                 _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLMAIN_0_YFLIP_ENABLE                  _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2CONTROLMAIN_0_SRCSEL_SHIFT                  _MK_SHIFT_CONST(15)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCSEL_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLMAIN_0_SRCSEL_SHIFT)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCSEL_RANGE                  15:15
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCSEL_WOFFSET                        0x0
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCSEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCSEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCSEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCSEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCSEL_SCREEN                 _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCSEL_MEMORY                 _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2CONTROLMAIN_0_DSTCD_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX7_G2CONTROLMAIN_0_DSTCD_FIELD                   _MK_FIELD_CONST(0x3, G2SB_CTX7_G2CONTROLMAIN_0_DSTCD_SHIFT)
#define G2SB_CTX7_G2CONTROLMAIN_0_DSTCD_RANGE                   17:16
#define G2SB_CTX7_G2CONTROLMAIN_0_DSTCD_WOFFSET                 0x0
#define G2SB_CTX7_G2CONTROLMAIN_0_DSTCD_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_DSTCD_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_DSTCD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_DSTCD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_DSTCD_BPP8                    _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLMAIN_0_DSTCD_BPP16                   _MK_ENUM_CONST(1)
#define G2SB_CTX7_G2CONTROLMAIN_0_DSTCD_BPP32                   _MK_ENUM_CONST(2)
#define G2SB_CTX7_G2CONTROLMAIN_0_DSTCD_RESERVED3                       _MK_ENUM_CONST(3)

#define G2SB_CTX7_G2CONTROLMAIN_0_DSTT_SHIFT                    _MK_SHIFT_CONST(18)
#define G2SB_CTX7_G2CONTROLMAIN_0_DSTT_FIELD                    _MK_FIELD_CONST(0x3, G2SB_CTX7_G2CONTROLMAIN_0_DSTT_SHIFT)
#define G2SB_CTX7_G2CONTROLMAIN_0_DSTT_RANGE                    19:18
#define G2SB_CTX7_G2CONTROLMAIN_0_DSTT_WOFFSET                  0x0
#define G2SB_CTX7_G2CONTROLMAIN_0_DSTT_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_DSTT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_CTX7_G2CONTROLMAIN_0_DSTT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_DSTT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CONTROLMAIN_0_SRCCD_SHIFT                   _MK_SHIFT_CONST(20)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCCD_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLMAIN_0_SRCCD_SHIFT)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCCD_RANGE                   20:20
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCCD_WOFFSET                 0x0
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCCD_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCCD_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCCD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCCD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CONTROLMAIN_0_HLMONO_SHIFT                  _MK_SHIFT_CONST(21)
#define G2SB_CTX7_G2CONTROLMAIN_0_HLMONO_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLMAIN_0_HLMONO_SHIFT)
#define G2SB_CTX7_G2CONTROLMAIN_0_HLMONO_RANGE                  21:21
#define G2SB_CTX7_G2CONTROLMAIN_0_HLMONO_WOFFSET                        0x0
#define G2SB_CTX7_G2CONTROLMAIN_0_HLMONO_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_HLMONO_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_HLMONO_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_HLMONO_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CONTROLMAIN_0_SRCT_SHIFT                    _MK_SHIFT_CONST(22)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCT_FIELD                    _MK_FIELD_CONST(0x3, G2SB_CTX7_G2CONTROLMAIN_0_SRCT_SHIFT)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCT_RANGE                    23:22
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCT_WOFFSET                  0x0
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCT_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCT_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CONTROLMAIN_0_SRCBAS_SHIFT                  _MK_SHIFT_CONST(24)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCBAS_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLMAIN_0_SRCBAS_SHIFT)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCBAS_RANGE                  24:24
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCBAS_WOFFSET                        0x0
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCBAS_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCBAS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCBAS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCBAS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CONTROLMAIN_0_GCSW_SHIFT                    _MK_SHIFT_CONST(25)
#define G2SB_CTX7_G2CONTROLMAIN_0_GCSW_FIELD                    _MK_FIELD_CONST(0x3, G2SB_CTX7_G2CONTROLMAIN_0_GCSW_SHIFT)
#define G2SB_CTX7_G2CONTROLMAIN_0_GCSW_RANGE                    26:25
#define G2SB_CTX7_G2CONTROLMAIN_0_GCSW_WOFFSET                  0x0
#define G2SB_CTX7_G2CONTROLMAIN_0_GCSW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_GCSW_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_CTX7_G2CONTROLMAIN_0_GCSW_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_GCSW_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CONTROLMAIN_0_SRCDIR_SHIFT                  _MK_SHIFT_CONST(27)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCDIR_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLMAIN_0_SRCDIR_SHIFT)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCDIR_RANGE                  27:27
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCDIR_WOFFSET                        0x0
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCDIR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCDIR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCDIR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_SRCDIR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CONTROLMAIN_0_DSTDIR_SHIFT                  _MK_SHIFT_CONST(28)
#define G2SB_CTX7_G2CONTROLMAIN_0_DSTDIR_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLMAIN_0_DSTDIR_SHIFT)
#define G2SB_CTX7_G2CONTROLMAIN_0_DSTDIR_RANGE                  28:28
#define G2SB_CTX7_G2CONTROLMAIN_0_DSTDIR_WOFFSET                        0x0
#define G2SB_CTX7_G2CONTROLMAIN_0_DSTDIR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_DSTDIR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLMAIN_0_DSTDIR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_DSTDIR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CONTROLMAIN_0_DST_RD_WR_SEP_SHIFT                   _MK_SHIFT_CONST(29)
#define G2SB_CTX7_G2CONTROLMAIN_0_DST_RD_WR_SEP_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLMAIN_0_DST_RD_WR_SEP_SHIFT)
#define G2SB_CTX7_G2CONTROLMAIN_0_DST_RD_WR_SEP_RANGE                   29:29
#define G2SB_CTX7_G2CONTROLMAIN_0_DST_RD_WR_SEP_WOFFSET                 0x0
#define G2SB_CTX7_G2CONTROLMAIN_0_DST_RD_WR_SEP_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_DST_RD_WR_SEP_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLMAIN_0_DST_RD_WR_SEP_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_DST_RD_WR_SEP_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CONTROLMAIN_0_PATSEL_SHIFT                  _MK_SHIFT_CONST(30)
#define G2SB_CTX7_G2CONTROLMAIN_0_PATSEL_FIELD                  _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CONTROLMAIN_0_PATSEL_SHIFT)
#define G2SB_CTX7_G2CONTROLMAIN_0_PATSEL_RANGE                  30:30
#define G2SB_CTX7_G2CONTROLMAIN_0_PATSEL_WOFFSET                        0x0
#define G2SB_CTX7_G2CONTROLMAIN_0_PATSEL_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_PATSEL_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CONTROLMAIN_0_PATSEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_PATSEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CONTROLMAIN_0_PATSEL_SCREEN                 _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CONTROLMAIN_0_PATSEL_MEMORY                 _MK_ENUM_CONST(1)


// Register G2SB_CTX7_G2ROPFADE_0
#define G2SB_CTX7_G2ROPFADE_0                   _MK_ADDR_CONST(0xa020)
#define G2SB_CTX7_G2ROPFADE_0_SECURE                    0x0
#define G2SB_CTX7_G2ROPFADE_0_WORD_COUNT                        0x1
#define G2SB_CTX7_G2ROPFADE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2ROPFADE_0_RESET_MASK                        _MK_MASK_CONST(0xff)
#define G2SB_CTX7_G2ROPFADE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2ROPFADE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2ROPFADE_0_READ_MASK                         _MK_MASK_CONST(0xffff00ff)
#define G2SB_CTX7_G2ROPFADE_0_WRITE_MASK                        _MK_MASK_CONST(0xffff00ff)
#define G2SB_CTX7_G2ROPFADE_0_ROP_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2ROPFADE_0_ROP_FIELD                 _MK_FIELD_CONST(0xff, G2SB_CTX7_G2ROPFADE_0_ROP_SHIFT)
#define G2SB_CTX7_G2ROPFADE_0_ROP_RANGE                 7:0
#define G2SB_CTX7_G2ROPFADE_0_ROP_WOFFSET                       0x0
#define G2SB_CTX7_G2ROPFADE_0_ROP_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2ROPFADE_0_ROP_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define G2SB_CTX7_G2ROPFADE_0_ROP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2ROPFADE_0_ROP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2ROPFADE_0_FADCOE_SHIFT                      _MK_SHIFT_CONST(16)
#define G2SB_CTX7_G2ROPFADE_0_FADCOE_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX7_G2ROPFADE_0_FADCOE_SHIFT)
#define G2SB_CTX7_G2ROPFADE_0_FADCOE_RANGE                      23:16
#define G2SB_CTX7_G2ROPFADE_0_FADCOE_WOFFSET                    0x0
#define G2SB_CTX7_G2ROPFADE_0_FADCOE_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2ROPFADE_0_FADCOE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2ROPFADE_0_FADCOE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2ROPFADE_0_FADCOE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2ROPFADE_0_FADOFF_SHIFT                      _MK_SHIFT_CONST(24)
#define G2SB_CTX7_G2ROPFADE_0_FADOFF_FIELD                      _MK_FIELD_CONST(0xff, G2SB_CTX7_G2ROPFADE_0_FADOFF_SHIFT)
#define G2SB_CTX7_G2ROPFADE_0_FADOFF_RANGE                      31:24
#define G2SB_CTX7_G2ROPFADE_0_FADOFF_WOFFSET                    0x0
#define G2SB_CTX7_G2ROPFADE_0_FADOFF_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2ROPFADE_0_FADOFF_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2ROPFADE_0_FADOFF_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2ROPFADE_0_FADOFF_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2ALPHABLEND_0
#define G2SB_CTX7_G2ALPHABLEND_0                        _MK_ADDR_CONST(0xa021)
#define G2SB_CTX7_G2ALPHABLEND_0_SECURE                         0x0
#define G2SB_CTX7_G2ALPHABLEND_0_WORD_COUNT                     0x1
#define G2SB_CTX7_G2ALPHABLEND_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2ALPHABLEND_0_RESET_MASK                     _MK_MASK_CONST(0x100)
#define G2SB_CTX7_G2ALPHABLEND_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2ALPHABLEND_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2ALPHABLEND_0_READ_MASK                      _MK_MASK_CONST(0xffff01ff)
#define G2SB_CTX7_G2ALPHABLEND_0_WRITE_MASK                     _MK_MASK_CONST(0xffff01ff)
#define G2SB_CTX7_G2ALPHABLEND_0_ALPHA_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2ALPHABLEND_0_ALPHA_FIELD                    _MK_FIELD_CONST(0xff, G2SB_CTX7_G2ALPHABLEND_0_ALPHA_SHIFT)
#define G2SB_CTX7_G2ALPHABLEND_0_ALPHA_RANGE                    7:0
#define G2SB_CTX7_G2ALPHABLEND_0_ALPHA_WOFFSET                  0x0
#define G2SB_CTX7_G2ALPHABLEND_0_ALPHA_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2ALPHABLEND_0_ALPHA_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2ALPHABLEND_0_ALPHA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2ALPHABLEND_0_ALPHA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2ALPHABLEND_0_ALPHAINV_SHIFT                 _MK_SHIFT_CONST(8)
#define G2SB_CTX7_G2ALPHABLEND_0_ALPHAINV_FIELD                 _MK_FIELD_CONST(0x1, G2SB_CTX7_G2ALPHABLEND_0_ALPHAINV_SHIFT)
#define G2SB_CTX7_G2ALPHABLEND_0_ALPHAINV_RANGE                 8:8
#define G2SB_CTX7_G2ALPHABLEND_0_ALPHAINV_WOFFSET                       0x0
#define G2SB_CTX7_G2ALPHABLEND_0_ALPHAINV_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2ALPHABLEND_0_ALPHAINV_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2ALPHABLEND_0_ALPHAINV_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2ALPHABLEND_0_ALPHAINV_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2ALPHABLEND_0_ALPHA0V_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_CTX7_G2ALPHABLEND_0_ALPHA0V_FIELD                  _MK_FIELD_CONST(0xff, G2SB_CTX7_G2ALPHABLEND_0_ALPHA0V_SHIFT)
#define G2SB_CTX7_G2ALPHABLEND_0_ALPHA0V_RANGE                  23:16
#define G2SB_CTX7_G2ALPHABLEND_0_ALPHA0V_WOFFSET                        0x0
#define G2SB_CTX7_G2ALPHABLEND_0_ALPHA0V_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2ALPHABLEND_0_ALPHA0V_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2ALPHABLEND_0_ALPHA0V_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2ALPHABLEND_0_ALPHA0V_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2ALPHABLEND_0_ALPHA1V_SHIFT                  _MK_SHIFT_CONST(24)
#define G2SB_CTX7_G2ALPHABLEND_0_ALPHA1V_FIELD                  _MK_FIELD_CONST(0xff, G2SB_CTX7_G2ALPHABLEND_0_ALPHA1V_SHIFT)
#define G2SB_CTX7_G2ALPHABLEND_0_ALPHA1V_RANGE                  31:24
#define G2SB_CTX7_G2ALPHABLEND_0_ALPHA1V_WOFFSET                        0x0
#define G2SB_CTX7_G2ALPHABLEND_0_ALPHA1V_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2ALPHABLEND_0_ALPHA1V_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2ALPHABLEND_0_ALPHA1V_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2ALPHABLEND_0_ALPHA1V_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2CLIPLEFTTOP_0
#define G2SB_CTX7_G2CLIPLEFTTOP_0                       _MK_ADDR_CONST(0xa022)
#define G2SB_CTX7_G2CLIPLEFTTOP_0_SECURE                        0x0
#define G2SB_CTX7_G2CLIPLEFTTOP_0_WORD_COUNT                    0x1
#define G2SB_CTX7_G2CLIPLEFTTOP_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CLIPLEFTTOP_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CLIPLEFTTOP_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CLIPLEFTTOP_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CLIPLEFTTOP_0_READ_MASK                     _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX7_G2CLIPLEFTTOP_0_WRITE_MASK                    _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX7_G2CLIPLEFTTOP_0_CLIPL_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2CLIPLEFTTOP_0_CLIPL_FIELD                   _MK_FIELD_CONST(0x7fff, G2SB_CTX7_G2CLIPLEFTTOP_0_CLIPL_SHIFT)
#define G2SB_CTX7_G2CLIPLEFTTOP_0_CLIPL_RANGE                   14:0
#define G2SB_CTX7_G2CLIPLEFTTOP_0_CLIPL_WOFFSET                 0x0
#define G2SB_CTX7_G2CLIPLEFTTOP_0_CLIPL_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CLIPLEFTTOP_0_CLIPL_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CLIPLEFTTOP_0_CLIPL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CLIPLEFTTOP_0_CLIPL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CLIPLEFTTOP_0_CLIPT_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX7_G2CLIPLEFTTOP_0_CLIPT_FIELD                   _MK_FIELD_CONST(0x7fff, G2SB_CTX7_G2CLIPLEFTTOP_0_CLIPT_SHIFT)
#define G2SB_CTX7_G2CLIPLEFTTOP_0_CLIPT_RANGE                   30:16
#define G2SB_CTX7_G2CLIPLEFTTOP_0_CLIPT_WOFFSET                 0x0
#define G2SB_CTX7_G2CLIPLEFTTOP_0_CLIPT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CLIPLEFTTOP_0_CLIPT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CLIPLEFTTOP_0_CLIPT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CLIPLEFTTOP_0_CLIPT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2CLIPRIGHTBOT_0
#define G2SB_CTX7_G2CLIPRIGHTBOT_0                      _MK_ADDR_CONST(0xa023)
#define G2SB_CTX7_G2CLIPRIGHTBOT_0_SECURE                       0x0
#define G2SB_CTX7_G2CLIPRIGHTBOT_0_WORD_COUNT                   0x1
#define G2SB_CTX7_G2CLIPRIGHTBOT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CLIPRIGHTBOT_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CLIPRIGHTBOT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CLIPRIGHTBOT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CLIPRIGHTBOT_0_READ_MASK                    _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX7_G2CLIPRIGHTBOT_0_WRITE_MASK                   _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX7_G2CLIPRIGHTBOT_0_CLIPR_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2CLIPRIGHTBOT_0_CLIPR_FIELD                  _MK_FIELD_CONST(0x7fff, G2SB_CTX7_G2CLIPRIGHTBOT_0_CLIPR_SHIFT)
#define G2SB_CTX7_G2CLIPRIGHTBOT_0_CLIPR_RANGE                  14:0
#define G2SB_CTX7_G2CLIPRIGHTBOT_0_CLIPR_WOFFSET                        0x0
#define G2SB_CTX7_G2CLIPRIGHTBOT_0_CLIPR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CLIPRIGHTBOT_0_CLIPR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CLIPRIGHTBOT_0_CLIPR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CLIPRIGHTBOT_0_CLIPR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CLIPRIGHTBOT_0_CLIPB_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_CTX7_G2CLIPRIGHTBOT_0_CLIPB_FIELD                  _MK_FIELD_CONST(0x7fff, G2SB_CTX7_G2CLIPRIGHTBOT_0_CLIPB_SHIFT)
#define G2SB_CTX7_G2CLIPRIGHTBOT_0_CLIPB_RANGE                  30:16
#define G2SB_CTX7_G2CLIPRIGHTBOT_0_CLIPB_WOFFSET                        0x0
#define G2SB_CTX7_G2CLIPRIGHTBOT_0_CLIPB_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CLIPRIGHTBOT_0_CLIPB_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CLIPRIGHTBOT_0_CLIPB_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CLIPRIGHTBOT_0_CLIPB_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2PATPACK_0
#define G2SB_CTX7_G2PATPACK_0                   _MK_ADDR_CONST(0xa024)
#define G2SB_CTX7_G2PATPACK_0_SECURE                    0x0
#define G2SB_CTX7_G2PATPACK_0_WORD_COUNT                        0x1
#define G2SB_CTX7_G2PATPACK_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATPACK_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATPACK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATPACK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATPACK_0_READ_MASK                         _MK_MASK_CONST(0xf)
#define G2SB_CTX7_G2PATPACK_0_WRITE_MASK                        _MK_MASK_CONST(0xf)
#define G2SB_CTX7_G2PATPACK_0_PATLNGAP_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2PATPACK_0_PATLNGAP_FIELD                    _MK_FIELD_CONST(0xf, G2SB_CTX7_G2PATPACK_0_PATLNGAP_SHIFT)
#define G2SB_CTX7_G2PATPACK_0_PATLNGAP_RANGE                    3:0
#define G2SB_CTX7_G2PATPACK_0_PATLNGAP_WOFFSET                  0x0
#define G2SB_CTX7_G2PATPACK_0_PATLNGAP_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATPACK_0_PATLNGAP_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATPACK_0_PATLNGAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATPACK_0_PATLNGAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2PATPACK_SIZE_0
#define G2SB_CTX7_G2PATPACK_SIZE_0                      _MK_ADDR_CONST(0xa025)
#define G2SB_CTX7_G2PATPACK_SIZE_0_SECURE                       0x0
#define G2SB_CTX7_G2PATPACK_SIZE_0_WORD_COUNT                   0x1
#define G2SB_CTX7_G2PATPACK_SIZE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATPACK_SIZE_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATPACK_SIZE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATPACK_SIZE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATPACK_SIZE_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2PATPACK_SIZE_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2PATPACK_SIZE_0_PATMONOW_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2PATPACK_SIZE_0_PATMONOW_FIELD                       _MK_FIELD_CONST(0xffff, G2SB_CTX7_G2PATPACK_SIZE_0_PATMONOW_SHIFT)
#define G2SB_CTX7_G2PATPACK_SIZE_0_PATMONOW_RANGE                       15:0
#define G2SB_CTX7_G2PATPACK_SIZE_0_PATMONOW_WOFFSET                     0x0
#define G2SB_CTX7_G2PATPACK_SIZE_0_PATMONOW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATPACK_SIZE_0_PATMONOW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATPACK_SIZE_0_PATMONOW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATPACK_SIZE_0_PATMONOW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2PATPACK_SIZE_0_PATMONOH_SHIFT                       _MK_SHIFT_CONST(16)
#define G2SB_CTX7_G2PATPACK_SIZE_0_PATMONOH_FIELD                       _MK_FIELD_CONST(0xffff, G2SB_CTX7_G2PATPACK_SIZE_0_PATMONOH_SHIFT)
#define G2SB_CTX7_G2PATPACK_SIZE_0_PATMONOH_RANGE                       31:16
#define G2SB_CTX7_G2PATPACK_SIZE_0_PATMONOH_WOFFSET                     0x0
#define G2SB_CTX7_G2PATPACK_SIZE_0_PATMONOH_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATPACK_SIZE_0_PATMONOH_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATPACK_SIZE_0_PATMONOH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATPACK_SIZE_0_PATMONOH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2PATBA_0
#define G2SB_CTX7_G2PATBA_0                     _MK_ADDR_CONST(0xa026)
#define G2SB_CTX7_G2PATBA_0_SECURE                      0x0
#define G2SB_CTX7_G2PATBA_0_WORD_COUNT                  0x1
#define G2SB_CTX7_G2PATBA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATBA_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATBA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATBA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATBA_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2PATBA_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2PATBA_0_PATBA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2PATBA_0_PATBA_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX7_G2PATBA_0_PATBA_SHIFT)
#define G2SB_CTX7_G2PATBA_0_PATBA_RANGE                 31:0
#define G2SB_CTX7_G2PATBA_0_PATBA_WOFFSET                       0x0
#define G2SB_CTX7_G2PATBA_0_PATBA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATBA_0_PATBA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATBA_0_PATBA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATBA_0_PATBA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2PATOS_0
#define G2SB_CTX7_G2PATOS_0                     _MK_ADDR_CONST(0xa027)
#define G2SB_CTX7_G2PATOS_0_SECURE                      0x0
#define G2SB_CTX7_G2PATOS_0_WORD_COUNT                  0x1
#define G2SB_CTX7_G2PATOS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATOS_0_RESET_MASK                  _MK_MASK_CONST(0x600000)
#define G2SB_CTX7_G2PATOS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATOS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATOS_0_READ_MASK                   _MK_MASK_CONST(0xff61ffff)
#define G2SB_CTX7_G2PATOS_0_WRITE_MASK                  _MK_MASK_CONST(0xff61ffff)
#define G2SB_CTX7_G2PATOS_0_PATST_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2PATOS_0_PATST_FIELD                 _MK_FIELD_CONST(0xffff, G2SB_CTX7_G2PATOS_0_PATST_SHIFT)
#define G2SB_CTX7_G2PATOS_0_PATST_RANGE                 15:0
#define G2SB_CTX7_G2PATOS_0_PATST_WOFFSET                       0x0
#define G2SB_CTX7_G2PATOS_0_PATST_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATOS_0_PATST_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATOS_0_PATST_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATOS_0_PATST_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2PATOS_0_PATCD_SHIFT                 _MK_SHIFT_CONST(16)
#define G2SB_CTX7_G2PATOS_0_PATCD_FIELD                 _MK_FIELD_CONST(0x1, G2SB_CTX7_G2PATOS_0_PATCD_SHIFT)
#define G2SB_CTX7_G2PATOS_0_PATCD_RANGE                 16:16
#define G2SB_CTX7_G2PATOS_0_PATCD_WOFFSET                       0x0
#define G2SB_CTX7_G2PATOS_0_PATCD_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATOS_0_PATCD_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATOS_0_PATCD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATOS_0_PATCD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2PATOS_0_PATT_SHIFT                  _MK_SHIFT_CONST(21)
#define G2SB_CTX7_G2PATOS_0_PATT_FIELD                  _MK_FIELD_CONST(0x3, G2SB_CTX7_G2PATOS_0_PATT_SHIFT)
#define G2SB_CTX7_G2PATOS_0_PATT_RANGE                  22:21
#define G2SB_CTX7_G2PATOS_0_PATT_WOFFSET                        0x0
#define G2SB_CTX7_G2PATOS_0_PATT_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATOS_0_PATT_DEFAULT_MASK                   _MK_MASK_CONST(0x3)
#define G2SB_CTX7_G2PATOS_0_PATT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATOS_0_PATT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2PATOS_0_PATXO_SHIFT                 _MK_SHIFT_CONST(24)
#define G2SB_CTX7_G2PATOS_0_PATXO_FIELD                 _MK_FIELD_CONST(0xf, G2SB_CTX7_G2PATOS_0_PATXO_SHIFT)
#define G2SB_CTX7_G2PATOS_0_PATXO_RANGE                 27:24
#define G2SB_CTX7_G2PATOS_0_PATXO_WOFFSET                       0x0
#define G2SB_CTX7_G2PATOS_0_PATXO_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATOS_0_PATXO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATOS_0_PATXO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATOS_0_PATXO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2PATOS_0_PATYO_SHIFT                 _MK_SHIFT_CONST(28)
#define G2SB_CTX7_G2PATOS_0_PATYO_FIELD                 _MK_FIELD_CONST(0xf, G2SB_CTX7_G2PATOS_0_PATYO_SHIFT)
#define G2SB_CTX7_G2PATOS_0_PATYO_RANGE                 31:28
#define G2SB_CTX7_G2PATOS_0_PATYO_WOFFSET                       0x0
#define G2SB_CTX7_G2PATOS_0_PATYO_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATOS_0_PATYO_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATOS_0_PATYO_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATOS_0_PATYO_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2PATBGC_0
#define G2SB_CTX7_G2PATBGC_0                    _MK_ADDR_CONST(0xa028)
#define G2SB_CTX7_G2PATBGC_0_SECURE                     0x0
#define G2SB_CTX7_G2PATBGC_0_WORD_COUNT                         0x1
#define G2SB_CTX7_G2PATBGC_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATBGC_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATBGC_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATBGC_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATBGC_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2PATBGC_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2PATBGC_0_PATBGC_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2PATBGC_0_PATBGC_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX7_G2PATBGC_0_PATBGC_SHIFT)
#define G2SB_CTX7_G2PATBGC_0_PATBGC_RANGE                       31:0
#define G2SB_CTX7_G2PATBGC_0_PATBGC_WOFFSET                     0x0
#define G2SB_CTX7_G2PATBGC_0_PATBGC_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATBGC_0_PATBGC_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATBGC_0_PATBGC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATBGC_0_PATBGC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2PATFGC_0
#define G2SB_CTX7_G2PATFGC_0                    _MK_ADDR_CONST(0xa029)
#define G2SB_CTX7_G2PATFGC_0_SECURE                     0x0
#define G2SB_CTX7_G2PATFGC_0_WORD_COUNT                         0x1
#define G2SB_CTX7_G2PATFGC_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATFGC_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATFGC_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATFGC_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATFGC_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2PATFGC_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2PATFGC_0_PATFGC_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2PATFGC_0_PATFGC_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX7_G2PATFGC_0_PATFGC_SHIFT)
#define G2SB_CTX7_G2PATFGC_0_PATFGC_RANGE                       31:0
#define G2SB_CTX7_G2PATFGC_0_PATFGC_WOFFSET                     0x0
#define G2SB_CTX7_G2PATFGC_0_PATFGC_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATFGC_0_PATFGC_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATFGC_0_PATFGC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATFGC_0_PATFGC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2PATKEY_0
#define G2SB_CTX7_G2PATKEY_0                    _MK_ADDR_CONST(0xa02a)
#define G2SB_CTX7_G2PATKEY_0_SECURE                     0x0
#define G2SB_CTX7_G2PATKEY_0_WORD_COUNT                         0x1
#define G2SB_CTX7_G2PATKEY_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATKEY_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATKEY_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATKEY_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATKEY_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2PATKEY_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2PATKEY_0_PATKEY_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2PATKEY_0_PATKEY_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX7_G2PATKEY_0_PATKEY_SHIFT)
#define G2SB_CTX7_G2PATKEY_0_PATKEY_RANGE                       31:0
#define G2SB_CTX7_G2PATKEY_0_PATKEY_WOFFSET                     0x0
#define G2SB_CTX7_G2PATKEY_0_PATKEY_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATKEY_0_PATKEY_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATKEY_0_PATKEY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATKEY_0_PATKEY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2DSTBA_0
#define G2SB_CTX7_G2DSTBA_0                     _MK_ADDR_CONST(0xa02b)
#define G2SB_CTX7_G2DSTBA_0_SECURE                      0x0
#define G2SB_CTX7_G2DSTBA_0_WORD_COUNT                  0x1
#define G2SB_CTX7_G2DSTBA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTBA_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTBA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTBA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTBA_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2DSTBA_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2DSTBA_0_DSTBA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2DSTBA_0_DSTBA_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX7_G2DSTBA_0_DSTBA_SHIFT)
#define G2SB_CTX7_G2DSTBA_0_DSTBA_RANGE                 31:0
#define G2SB_CTX7_G2DSTBA_0_DSTBA_WOFFSET                       0x0
#define G2SB_CTX7_G2DSTBA_0_DSTBA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTBA_0_DSTBA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTBA_0_DSTBA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTBA_0_DSTBA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2DSTBA_B_0
#define G2SB_CTX7_G2DSTBA_B_0                   _MK_ADDR_CONST(0xa02c)
#define G2SB_CTX7_G2DSTBA_B_0_SECURE                    0x0
#define G2SB_CTX7_G2DSTBA_B_0_WORD_COUNT                        0x1
#define G2SB_CTX7_G2DSTBA_B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTBA_B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTBA_B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTBA_B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTBA_B_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2DSTBA_B_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2DSTBA_B_0_DSTBA_B_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2DSTBA_B_0_DSTBA_B_FIELD                     _MK_FIELD_CONST(0xffffffff, G2SB_CTX7_G2DSTBA_B_0_DSTBA_B_SHIFT)
#define G2SB_CTX7_G2DSTBA_B_0_DSTBA_B_RANGE                     31:0
#define G2SB_CTX7_G2DSTBA_B_0_DSTBA_B_WOFFSET                   0x0
#define G2SB_CTX7_G2DSTBA_B_0_DSTBA_B_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTBA_B_0_DSTBA_B_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTBA_B_0_DSTBA_B_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTBA_B_0_DSTBA_B_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2DSTBA_C_0
#define G2SB_CTX7_G2DSTBA_C_0                   _MK_ADDR_CONST(0xa02d)
#define G2SB_CTX7_G2DSTBA_C_0_SECURE                    0x0
#define G2SB_CTX7_G2DSTBA_C_0_WORD_COUNT                        0x1
#define G2SB_CTX7_G2DSTBA_C_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTBA_C_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTBA_C_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTBA_C_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTBA_C_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2DSTBA_C_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2DSTBA_C_0_DSTBA_C_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2DSTBA_C_0_DSTBA_C_FIELD                     _MK_FIELD_CONST(0xffffffff, G2SB_CTX7_G2DSTBA_C_0_DSTBA_C_SHIFT)
#define G2SB_CTX7_G2DSTBA_C_0_DSTBA_C_RANGE                     31:0
#define G2SB_CTX7_G2DSTBA_C_0_DSTBA_C_WOFFSET                   0x0
#define G2SB_CTX7_G2DSTBA_C_0_DSTBA_C_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTBA_C_0_DSTBA_C_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTBA_C_0_DSTBA_C_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTBA_C_0_DSTBA_C_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2DSTST_0
#define G2SB_CTX7_G2DSTST_0                     _MK_ADDR_CONST(0xa02e)
#define G2SB_CTX7_G2DSTST_0_SECURE                      0x0
#define G2SB_CTX7_G2DSTST_0_WORD_COUNT                  0x1
#define G2SB_CTX7_G2DSTST_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTST_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTST_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTST_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTST_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define G2SB_CTX7_G2DSTST_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define G2SB_CTX7_G2DSTST_0_DSTS_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2DSTST_0_DSTS_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX7_G2DSTST_0_DSTS_SHIFT)
#define G2SB_CTX7_G2DSTST_0_DSTS_RANGE                  15:0
#define G2SB_CTX7_G2DSTST_0_DSTS_WOFFSET                        0x0
#define G2SB_CTX7_G2DSTST_0_DSTS_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTST_0_DSTS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTST_0_DSTS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTST_0_DSTS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2SRCPACK_0
#define G2SB_CTX7_G2SRCPACK_0                   _MK_ADDR_CONST(0xa02f)
#define G2SB_CTX7_G2SRCPACK_0_SECURE                    0x0
#define G2SB_CTX7_G2SRCPACK_0_WORD_COUNT                        0x1
#define G2SB_CTX7_G2SRCPACK_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCPACK_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCPACK_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCPACK_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCPACK_0_READ_MASK                         _MK_MASK_CONST(0xf)
#define G2SB_CTX7_G2SRCPACK_0_WRITE_MASK                        _MK_MASK_CONST(0xf)
#define G2SB_CTX7_G2SRCPACK_0_SRCLNGAP_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2SRCPACK_0_SRCLNGAP_FIELD                    _MK_FIELD_CONST(0xf, G2SB_CTX7_G2SRCPACK_0_SRCLNGAP_SHIFT)
#define G2SB_CTX7_G2SRCPACK_0_SRCLNGAP_RANGE                    3:0
#define G2SB_CTX7_G2SRCPACK_0_SRCLNGAP_WOFFSET                  0x0
#define G2SB_CTX7_G2SRCPACK_0_SRCLNGAP_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCPACK_0_SRCLNGAP_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCPACK_0_SRCLNGAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCPACK_0_SRCLNGAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2SRCPACK_SIZE_0
#define G2SB_CTX7_G2SRCPACK_SIZE_0                      _MK_ADDR_CONST(0xa030)
#define G2SB_CTX7_G2SRCPACK_SIZE_0_SECURE                       0x0
#define G2SB_CTX7_G2SRCPACK_SIZE_0_WORD_COUNT                   0x1
#define G2SB_CTX7_G2SRCPACK_SIZE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCPACK_SIZE_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCPACK_SIZE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCPACK_SIZE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCPACK_SIZE_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2SRCPACK_SIZE_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2SRCPACK_SIZE_0_SRCMONOW_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2SRCPACK_SIZE_0_SRCMONOW_FIELD                       _MK_FIELD_CONST(0xffff, G2SB_CTX7_G2SRCPACK_SIZE_0_SRCMONOW_SHIFT)
#define G2SB_CTX7_G2SRCPACK_SIZE_0_SRCMONOW_RANGE                       15:0
#define G2SB_CTX7_G2SRCPACK_SIZE_0_SRCMONOW_WOFFSET                     0x0
#define G2SB_CTX7_G2SRCPACK_SIZE_0_SRCMONOW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCPACK_SIZE_0_SRCMONOW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCPACK_SIZE_0_SRCMONOW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCPACK_SIZE_0_SRCMONOW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2SRCPACK_SIZE_0_SRCMONOH_SHIFT                       _MK_SHIFT_CONST(16)
#define G2SB_CTX7_G2SRCPACK_SIZE_0_SRCMONOH_FIELD                       _MK_FIELD_CONST(0xffff, G2SB_CTX7_G2SRCPACK_SIZE_0_SRCMONOH_SHIFT)
#define G2SB_CTX7_G2SRCPACK_SIZE_0_SRCMONOH_RANGE                       31:16
#define G2SB_CTX7_G2SRCPACK_SIZE_0_SRCMONOH_WOFFSET                     0x0
#define G2SB_CTX7_G2SRCPACK_SIZE_0_SRCMONOH_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCPACK_SIZE_0_SRCMONOH_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCPACK_SIZE_0_SRCMONOH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCPACK_SIZE_0_SRCMONOH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2SRCBA_0
#define G2SB_CTX7_G2SRCBA_0                     _MK_ADDR_CONST(0xa031)
#define G2SB_CTX7_G2SRCBA_0_SECURE                      0x0
#define G2SB_CTX7_G2SRCBA_0_WORD_COUNT                  0x1
#define G2SB_CTX7_G2SRCBA_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCBA_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCBA_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCBA_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCBA_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2SRCBA_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2SRCBA_0_SRCBA_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2SRCBA_0_SRCBA_FIELD                 _MK_FIELD_CONST(0xffffffff, G2SB_CTX7_G2SRCBA_0_SRCBA_SHIFT)
#define G2SB_CTX7_G2SRCBA_0_SRCBA_RANGE                 31:0
#define G2SB_CTX7_G2SRCBA_0_SRCBA_WOFFSET                       0x0
#define G2SB_CTX7_G2SRCBA_0_SRCBA_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCBA_0_SRCBA_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCBA_0_SRCBA_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCBA_0_SRCBA_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2SRCBA_B_0
#define G2SB_CTX7_G2SRCBA_B_0                   _MK_ADDR_CONST(0xa032)
#define G2SB_CTX7_G2SRCBA_B_0_SECURE                    0x0
#define G2SB_CTX7_G2SRCBA_B_0_WORD_COUNT                        0x1
#define G2SB_CTX7_G2SRCBA_B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCBA_B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCBA_B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCBA_B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCBA_B_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2SRCBA_B_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2SRCBA_B_0_SRCBA_B_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2SRCBA_B_0_SRCBA_B_FIELD                     _MK_FIELD_CONST(0xffffffff, G2SB_CTX7_G2SRCBA_B_0_SRCBA_B_SHIFT)
#define G2SB_CTX7_G2SRCBA_B_0_SRCBA_B_RANGE                     31:0
#define G2SB_CTX7_G2SRCBA_B_0_SRCBA_B_WOFFSET                   0x0
#define G2SB_CTX7_G2SRCBA_B_0_SRCBA_B_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCBA_B_0_SRCBA_B_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCBA_B_0_SRCBA_B_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCBA_B_0_SRCBA_B_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2SRCST_0
#define G2SB_CTX7_G2SRCST_0                     _MK_ADDR_CONST(0xa033)
#define G2SB_CTX7_G2SRCST_0_SECURE                      0x0
#define G2SB_CTX7_G2SRCST_0_WORD_COUNT                  0x1
#define G2SB_CTX7_G2SRCST_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCST_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCST_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCST_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCST_0_READ_MASK                   _MK_MASK_CONST(0xffff)
#define G2SB_CTX7_G2SRCST_0_WRITE_MASK                  _MK_MASK_CONST(0xffff)
#define G2SB_CTX7_G2SRCST_0_SRCS_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2SRCST_0_SRCS_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX7_G2SRCST_0_SRCS_SHIFT)
#define G2SB_CTX7_G2SRCST_0_SRCS_RANGE                  15:0
#define G2SB_CTX7_G2SRCST_0_SRCS_WOFFSET                        0x0
#define G2SB_CTX7_G2SRCST_0_SRCS_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCST_0_SRCS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCST_0_SRCS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCST_0_SRCS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2SRCBGC_0
#define G2SB_CTX7_G2SRCBGC_0                    _MK_ADDR_CONST(0xa034)
#define G2SB_CTX7_G2SRCBGC_0_SECURE                     0x0
#define G2SB_CTX7_G2SRCBGC_0_WORD_COUNT                         0x1
#define G2SB_CTX7_G2SRCBGC_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCBGC_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCBGC_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCBGC_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCBGC_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2SRCBGC_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2SRCBGC_0_SRCBGC_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2SRCBGC_0_SRCBGC_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX7_G2SRCBGC_0_SRCBGC_SHIFT)
#define G2SB_CTX7_G2SRCBGC_0_SRCBGC_RANGE                       31:0
#define G2SB_CTX7_G2SRCBGC_0_SRCBGC_WOFFSET                     0x0
#define G2SB_CTX7_G2SRCBGC_0_SRCBGC_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCBGC_0_SRCBGC_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCBGC_0_SRCBGC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCBGC_0_SRCBGC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2SRCFGC_0
#define G2SB_CTX7_G2SRCFGC_0                    _MK_ADDR_CONST(0xa035)
#define G2SB_CTX7_G2SRCFGC_0_SECURE                     0x0
#define G2SB_CTX7_G2SRCFGC_0_WORD_COUNT                         0x1
#define G2SB_CTX7_G2SRCFGC_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCFGC_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCFGC_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCFGC_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCFGC_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2SRCFGC_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2SRCFGC_0_SRCFGC_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2SRCFGC_0_SRCFGC_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX7_G2SRCFGC_0_SRCFGC_SHIFT)
#define G2SB_CTX7_G2SRCFGC_0_SRCFGC_RANGE                       31:0
#define G2SB_CTX7_G2SRCFGC_0_SRCFGC_WOFFSET                     0x0
#define G2SB_CTX7_G2SRCFGC_0_SRCFGC_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCFGC_0_SRCFGC_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCFGC_0_SRCFGC_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCFGC_0_SRCFGC_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2SRCKEY_0
#define G2SB_CTX7_G2SRCKEY_0                    _MK_ADDR_CONST(0xa036)
#define G2SB_CTX7_G2SRCKEY_0_SECURE                     0x0
#define G2SB_CTX7_G2SRCKEY_0_WORD_COUNT                         0x1
#define G2SB_CTX7_G2SRCKEY_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCKEY_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCKEY_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCKEY_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCKEY_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2SRCKEY_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2SRCKEY_0_SRCKEY_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2SRCKEY_0_SRCKEY_FIELD                       _MK_FIELD_CONST(0xffffffff, G2SB_CTX7_G2SRCKEY_0_SRCKEY_SHIFT)
#define G2SB_CTX7_G2SRCKEY_0_SRCKEY_RANGE                       31:0
#define G2SB_CTX7_G2SRCKEY_0_SRCKEY_WOFFSET                     0x0
#define G2SB_CTX7_G2SRCKEY_0_SRCKEY_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCKEY_0_SRCKEY_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCKEY_0_SRCKEY_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCKEY_0_SRCKEY_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2SRCSIZE_0
#define G2SB_CTX7_G2SRCSIZE_0                   _MK_ADDR_CONST(0xa037)
#define G2SB_CTX7_G2SRCSIZE_0_SECURE                    0x0
#define G2SB_CTX7_G2SRCSIZE_0_WORD_COUNT                        0x1
#define G2SB_CTX7_G2SRCSIZE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCSIZE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCSIZE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCSIZE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCSIZE_0_READ_MASK                         _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX7_G2SRCSIZE_0_WRITE_MASK                        _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX7_G2SRCSIZE_0_SRCWIDTH_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2SRCSIZE_0_SRCWIDTH_FIELD                    _MK_FIELD_CONST(0x7fff, G2SB_CTX7_G2SRCSIZE_0_SRCWIDTH_SHIFT)
#define G2SB_CTX7_G2SRCSIZE_0_SRCWIDTH_RANGE                    14:0
#define G2SB_CTX7_G2SRCSIZE_0_SRCWIDTH_WOFFSET                  0x0
#define G2SB_CTX7_G2SRCSIZE_0_SRCWIDTH_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCSIZE_0_SRCWIDTH_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCSIZE_0_SRCWIDTH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCSIZE_0_SRCWIDTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2SRCSIZE_0_SRCHEIGHT_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX7_G2SRCSIZE_0_SRCHEIGHT_FIELD                   _MK_FIELD_CONST(0x7fff, G2SB_CTX7_G2SRCSIZE_0_SRCHEIGHT_SHIFT)
#define G2SB_CTX7_G2SRCSIZE_0_SRCHEIGHT_RANGE                   30:16
#define G2SB_CTX7_G2SRCSIZE_0_SRCHEIGHT_WOFFSET                 0x0
#define G2SB_CTX7_G2SRCSIZE_0_SRCHEIGHT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCSIZE_0_SRCHEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCSIZE_0_SRCHEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCSIZE_0_SRCHEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2DSTSIZE_0
#define G2SB_CTX7_G2DSTSIZE_0                   _MK_ADDR_CONST(0xa038)
#define G2SB_CTX7_G2DSTSIZE_0_SECURE                    0x0
#define G2SB_CTX7_G2DSTSIZE_0_WORD_COUNT                        0x1
#define G2SB_CTX7_G2DSTSIZE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTSIZE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTSIZE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTSIZE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTSIZE_0_READ_MASK                         _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX7_G2DSTSIZE_0_WRITE_MASK                        _MK_MASK_CONST(0x7fff7fff)
#define G2SB_CTX7_G2DSTSIZE_0_DSTWIDTH_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2DSTSIZE_0_DSTWIDTH_FIELD                    _MK_FIELD_CONST(0x7fff, G2SB_CTX7_G2DSTSIZE_0_DSTWIDTH_SHIFT)
#define G2SB_CTX7_G2DSTSIZE_0_DSTWIDTH_RANGE                    14:0
#define G2SB_CTX7_G2DSTSIZE_0_DSTWIDTH_WOFFSET                  0x0
#define G2SB_CTX7_G2DSTSIZE_0_DSTWIDTH_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTSIZE_0_DSTWIDTH_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTSIZE_0_DSTWIDTH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTSIZE_0_DSTWIDTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2DSTSIZE_0_DSTHEIGHT_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX7_G2DSTSIZE_0_DSTHEIGHT_FIELD                   _MK_FIELD_CONST(0x7fff, G2SB_CTX7_G2DSTSIZE_0_DSTHEIGHT_SHIFT)
#define G2SB_CTX7_G2DSTSIZE_0_DSTHEIGHT_RANGE                   30:16
#define G2SB_CTX7_G2DSTSIZE_0_DSTHEIGHT_WOFFSET                 0x0
#define G2SB_CTX7_G2DSTSIZE_0_DSTHEIGHT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTSIZE_0_DSTHEIGHT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTSIZE_0_DSTHEIGHT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTSIZE_0_DSTHEIGHT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2SRCPS_0
#define G2SB_CTX7_G2SRCPS_0                     _MK_ADDR_CONST(0xa039)
#define G2SB_CTX7_G2SRCPS_0_SECURE                      0x0
#define G2SB_CTX7_G2SRCPS_0_WORD_COUNT                  0x1
#define G2SB_CTX7_G2SRCPS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCPS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCPS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCPS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCPS_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2SRCPS_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2SRCPS_0_SRCX_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2SRCPS_0_SRCX_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX7_G2SRCPS_0_SRCX_SHIFT)
#define G2SB_CTX7_G2SRCPS_0_SRCX_RANGE                  15:0
#define G2SB_CTX7_G2SRCPS_0_SRCX_WOFFSET                        0x0
#define G2SB_CTX7_G2SRCPS_0_SRCX_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCPS_0_SRCX_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCPS_0_SRCX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCPS_0_SRCX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2SRCPS_0_SRCY_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_CTX7_G2SRCPS_0_SRCY_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX7_G2SRCPS_0_SRCY_SHIFT)
#define G2SB_CTX7_G2SRCPS_0_SRCY_RANGE                  31:16
#define G2SB_CTX7_G2SRCPS_0_SRCY_WOFFSET                        0x0
#define G2SB_CTX7_G2SRCPS_0_SRCY_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCPS_0_SRCY_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCPS_0_SRCY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCPS_0_SRCY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2DSTPS_0
#define G2SB_CTX7_G2DSTPS_0                     _MK_ADDR_CONST(0xa03a)
#define G2SB_CTX7_G2DSTPS_0_SECURE                      0x0
#define G2SB_CTX7_G2DSTPS_0_WORD_COUNT                  0x1
#define G2SB_CTX7_G2DSTPS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTPS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTPS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTPS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTPS_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2DSTPS_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2DSTPS_0_DSTX_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2DSTPS_0_DSTX_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX7_G2DSTPS_0_DSTX_SHIFT)
#define G2SB_CTX7_G2DSTPS_0_DSTX_RANGE                  15:0
#define G2SB_CTX7_G2DSTPS_0_DSTX_WOFFSET                        0x0
#define G2SB_CTX7_G2DSTPS_0_DSTX_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTPS_0_DSTX_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTPS_0_DSTX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTPS_0_DSTX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2DSTPS_0_DSTY_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_CTX7_G2DSTPS_0_DSTY_FIELD                  _MK_FIELD_CONST(0xffff, G2SB_CTX7_G2DSTPS_0_DSTY_SHIFT)
#define G2SB_CTX7_G2DSTPS_0_DSTY_RANGE                  31:16
#define G2SB_CTX7_G2DSTPS_0_DSTY_WOFFSET                        0x0
#define G2SB_CTX7_G2DSTPS_0_DSTY_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTPS_0_DSTY_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTPS_0_DSTY_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTPS_0_DSTY_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2CBDES_0
#define G2SB_CTX7_G2CBDES_0                     _MK_ADDR_CONST(0xa03b)
#define G2SB_CTX7_G2CBDES_0_SECURE                      0x0
#define G2SB_CTX7_G2CBDES_0_WORD_COUNT                  0x1
#define G2SB_CTX7_G2CBDES_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CBDES_0_RESET_MASK                  _MK_MASK_CONST(0x80000000)
#define G2SB_CTX7_G2CBDES_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CBDES_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CBDES_0_READ_MASK                   _MK_MASK_CONST(0xffff00ff)
#define G2SB_CTX7_G2CBDES_0_WRITE_MASK                  _MK_MASK_CONST(0xffff00ff)
#define G2SB_CTX7_G2CBDES_0_CBCOUNT_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2CBDES_0_CBCOUNT_FIELD                       _MK_FIELD_CONST(0xff, G2SB_CTX7_G2CBDES_0_CBCOUNT_SHIFT)
#define G2SB_CTX7_G2CBDES_0_CBCOUNT_RANGE                       7:0
#define G2SB_CTX7_G2CBDES_0_CBCOUNT_WOFFSET                     0x0
#define G2SB_CTX7_G2CBDES_0_CBCOUNT_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CBDES_0_CBCOUNT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CBDES_0_CBCOUNT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CBDES_0_CBCOUNT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CBDES_0_CBLINE_SHIFT                        _MK_SHIFT_CONST(16)
#define G2SB_CTX7_G2CBDES_0_CBLINE_FIELD                        _MK_FIELD_CONST(0x7fff, G2SB_CTX7_G2CBDES_0_CBLINE_SHIFT)
#define G2SB_CTX7_G2CBDES_0_CBLINE_RANGE                        30:16
#define G2SB_CTX7_G2CBDES_0_CBLINE_WOFFSET                      0x0
#define G2SB_CTX7_G2CBDES_0_CBLINE_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CBDES_0_CBLINE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CBDES_0_CBLINE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CBDES_0_CBLINE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CBDES_0_TOPCLIP_SHIFT                       _MK_SHIFT_CONST(31)
#define G2SB_CTX7_G2CBDES_0_TOPCLIP_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX7_G2CBDES_0_TOPCLIP_SHIFT)
#define G2SB_CTX7_G2CBDES_0_TOPCLIP_RANGE                       31:31
#define G2SB_CTX7_G2CBDES_0_TOPCLIP_WOFFSET                     0x0
#define G2SB_CTX7_G2CBDES_0_TOPCLIP_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CBDES_0_TOPCLIP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2CBDES_0_TOPCLIP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CBDES_0_TOPCLIP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CBDES_0_TOPCLIP_DISABLE                     _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CBDES_0_TOPCLIP_ENABLE                      _MK_ENUM_CONST(1)


// Register G2SB_CTX7_G2CBSTRIDE_0
#define G2SB_CTX7_G2CBSTRIDE_0                  _MK_ADDR_CONST(0xa03c)
#define G2SB_CTX7_G2CBSTRIDE_0_SECURE                   0x0
#define G2SB_CTX7_G2CBSTRIDE_0_WORD_COUNT                       0x1
#define G2SB_CTX7_G2CBSTRIDE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CBSTRIDE_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CBSTRIDE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CBSTRIDE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CBSTRIDE_0_READ_MASK                        _MK_MASK_CONST(0xc0ffffff)
#define G2SB_CTX7_G2CBSTRIDE_0_WRITE_MASK                       _MK_MASK_CONST(0xc0ffffff)
#define G2SB_CTX7_G2CBSTRIDE_0_CBSTRIDE_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2CBSTRIDE_0_CBSTRIDE_FIELD                   _MK_FIELD_CONST(0xffffff, G2SB_CTX7_G2CBSTRIDE_0_CBSTRIDE_SHIFT)
#define G2SB_CTX7_G2CBSTRIDE_0_CBSTRIDE_RANGE                   23:0
#define G2SB_CTX7_G2CBSTRIDE_0_CBSTRIDE_WOFFSET                 0x0
#define G2SB_CTX7_G2CBSTRIDE_0_CBSTRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CBSTRIDE_0_CBSTRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CBSTRIDE_0_CBSTRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CBSTRIDE_0_CBSTRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CBSTRIDE_0_CBUVSTRIDE_SHIFT                 _MK_SHIFT_CONST(30)
#define G2SB_CTX7_G2CBSTRIDE_0_CBUVSTRIDE_FIELD                 _MK_FIELD_CONST(0x3, G2SB_CTX7_G2CBSTRIDE_0_CBUVSTRIDE_SHIFT)
#define G2SB_CTX7_G2CBSTRIDE_0_CBUVSTRIDE_RANGE                 31:30
#define G2SB_CTX7_G2CBSTRIDE_0_CBUVSTRIDE_WOFFSET                       0x0
#define G2SB_CTX7_G2CBSTRIDE_0_CBUVSTRIDE_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CBSTRIDE_0_CBUVSTRIDE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CBSTRIDE_0_CBUVSTRIDE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CBSTRIDE_0_CBUVSTRIDE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CBSTRIDE_0_CBUVSTRIDE_CBS2X                 _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2CBSTRIDE_0_CBUVSTRIDE_CBS1X                 _MK_ENUM_CONST(1)
#define G2SB_CTX7_G2CBSTRIDE_0_CBUVSTRIDE_CBS4X                 _MK_ENUM_CONST(2)


// Register G2SB_CTX7_G2LINESETTING_0
#define G2SB_CTX7_G2LINESETTING_0                       _MK_ADDR_CONST(0xa03d)
#define G2SB_CTX7_G2LINESETTING_0_SECURE                        0x0
#define G2SB_CTX7_G2LINESETTING_0_WORD_COUNT                    0x1
#define G2SB_CTX7_G2LINESETTING_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINESETTING_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINESETTING_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINESETTING_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINESETTING_0_READ_MASK                     _MK_MASK_CONST(0xff1fffff)
#define G2SB_CTX7_G2LINESETTING_0_WRITE_MASK                    _MK_MASK_CONST(0xff1fffff)
#define G2SB_CTX7_G2LINESETTING_0_GAMMA_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2LINESETTING_0_GAMMA_FIELD                   _MK_FIELD_CONST(0x1fffff, G2SB_CTX7_G2LINESETTING_0_GAMMA_SHIFT)
#define G2SB_CTX7_G2LINESETTING_0_GAMMA_RANGE                   20:0
#define G2SB_CTX7_G2LINESETTING_0_GAMMA_WOFFSET                 0x0
#define G2SB_CTX7_G2LINESETTING_0_GAMMA_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINESETTING_0_GAMMA_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINESETTING_0_GAMMA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINESETTING_0_GAMMA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2LINESETTING_0_MAJOR_SHIFT                   _MK_SHIFT_CONST(24)
#define G2SB_CTX7_G2LINESETTING_0_MAJOR_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX7_G2LINESETTING_0_MAJOR_SHIFT)
#define G2SB_CTX7_G2LINESETTING_0_MAJOR_RANGE                   24:24
#define G2SB_CTX7_G2LINESETTING_0_MAJOR_WOFFSET                 0x0
#define G2SB_CTX7_G2LINESETTING_0_MAJOR_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINESETTING_0_MAJOR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINESETTING_0_MAJOR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINESETTING_0_MAJOR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINESETTING_0_MAJOR_XMAJOR                  _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2LINESETTING_0_MAJOR_YMAJOR                  _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2LINESETTING_0_LINEXDIR_SHIFT                        _MK_SHIFT_CONST(25)
#define G2SB_CTX7_G2LINESETTING_0_LINEXDIR_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX7_G2LINESETTING_0_LINEXDIR_SHIFT)
#define G2SB_CTX7_G2LINESETTING_0_LINEXDIR_RANGE                        25:25
#define G2SB_CTX7_G2LINESETTING_0_LINEXDIR_WOFFSET                      0x0
#define G2SB_CTX7_G2LINESETTING_0_LINEXDIR_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINESETTING_0_LINEXDIR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINESETTING_0_LINEXDIR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINESETTING_0_LINEXDIR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2LINESETTING_0_LINEYDIR_SHIFT                        _MK_SHIFT_CONST(26)
#define G2SB_CTX7_G2LINESETTING_0_LINEYDIR_FIELD                        _MK_FIELD_CONST(0x1, G2SB_CTX7_G2LINESETTING_0_LINEYDIR_SHIFT)
#define G2SB_CTX7_G2LINESETTING_0_LINEYDIR_RANGE                        26:26
#define G2SB_CTX7_G2LINESETTING_0_LINEYDIR_WOFFSET                      0x0
#define G2SB_CTX7_G2LINESETTING_0_LINEYDIR_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINESETTING_0_LINEYDIR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINESETTING_0_LINEYDIR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINESETTING_0_LINEYDIR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2LINESETTING_0_DROPLASTP_SHIFT                       _MK_SHIFT_CONST(27)
#define G2SB_CTX7_G2LINESETTING_0_DROPLASTP_FIELD                       _MK_FIELD_CONST(0x1, G2SB_CTX7_G2LINESETTING_0_DROPLASTP_SHIFT)
#define G2SB_CTX7_G2LINESETTING_0_DROPLASTP_RANGE                       27:27
#define G2SB_CTX7_G2LINESETTING_0_DROPLASTP_WOFFSET                     0x0
#define G2SB_CTX7_G2LINESETTING_0_DROPLASTP_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINESETTING_0_DROPLASTP_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINESETTING_0_DROPLASTP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINESETTING_0_DROPLASTP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2LINESETTING_0_LINEUSEOCTANT_SHIFT                   _MK_SHIFT_CONST(28)
#define G2SB_CTX7_G2LINESETTING_0_LINEUSEOCTANT_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX7_G2LINESETTING_0_LINEUSEOCTANT_SHIFT)
#define G2SB_CTX7_G2LINESETTING_0_LINEUSEOCTANT_RANGE                   28:28
#define G2SB_CTX7_G2LINESETTING_0_LINEUSEOCTANT_WOFFSET                 0x0
#define G2SB_CTX7_G2LINESETTING_0_LINEUSEOCTANT_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINESETTING_0_LINEUSEOCTANT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINESETTING_0_LINEUSEOCTANT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINESETTING_0_LINEUSEOCTANT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2LINESETTING_0_OCTANTS_SHIFT                 _MK_SHIFT_CONST(29)
#define G2SB_CTX7_G2LINESETTING_0_OCTANTS_FIELD                 _MK_FIELD_CONST(0x7, G2SB_CTX7_G2LINESETTING_0_OCTANTS_SHIFT)
#define G2SB_CTX7_G2LINESETTING_0_OCTANTS_RANGE                 31:29
#define G2SB_CTX7_G2LINESETTING_0_OCTANTS_WOFFSET                       0x0
#define G2SB_CTX7_G2LINESETTING_0_OCTANTS_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINESETTING_0_OCTANTS_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINESETTING_0_OCTANTS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINESETTING_0_OCTANTS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2LINEDELTAN_0
#define G2SB_CTX7_G2LINEDELTAN_0                        _MK_ADDR_CONST(0xa03e)
#define G2SB_CTX7_G2LINEDELTAN_0_SECURE                         0x0
#define G2SB_CTX7_G2LINEDELTAN_0_WORD_COUNT                     0x1
#define G2SB_CTX7_G2LINEDELTAN_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINEDELTAN_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINEDELTAN_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINEDELTAN_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINEDELTAN_0_READ_MASK                      _MK_MASK_CONST(0x1fffff)
#define G2SB_CTX7_G2LINEDELTAN_0_WRITE_MASK                     _MK_MASK_CONST(0x1fffff)
#define G2SB_CTX7_G2LINEDELTAN_0_DELTAN_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2LINEDELTAN_0_DELTAN_FIELD                   _MK_FIELD_CONST(0x1fffff, G2SB_CTX7_G2LINEDELTAN_0_DELTAN_SHIFT)
#define G2SB_CTX7_G2LINEDELTAN_0_DELTAN_RANGE                   20:0
#define G2SB_CTX7_G2LINEDELTAN_0_DELTAN_WOFFSET                 0x0
#define G2SB_CTX7_G2LINEDELTAN_0_DELTAN_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINEDELTAN_0_DELTAN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINEDELTAN_0_DELTAN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINEDELTAN_0_DELTAN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2LINEDELTAM_0
#define G2SB_CTX7_G2LINEDELTAM_0                        _MK_ADDR_CONST(0xa03f)
#define G2SB_CTX7_G2LINEDELTAM_0_SECURE                         0x0
#define G2SB_CTX7_G2LINEDELTAM_0_WORD_COUNT                     0x1
#define G2SB_CTX7_G2LINEDELTAM_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINEDELTAM_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINEDELTAM_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINEDELTAM_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINEDELTAM_0_READ_MASK                      _MK_MASK_CONST(0x1fffff)
#define G2SB_CTX7_G2LINEDELTAM_0_WRITE_MASK                     _MK_MASK_CONST(0x1fffff)
#define G2SB_CTX7_G2LINEDELTAM_0_DELTAM_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2LINEDELTAM_0_DELTAM_FIELD                   _MK_FIELD_CONST(0x1fffff, G2SB_CTX7_G2LINEDELTAM_0_DELTAM_SHIFT)
#define G2SB_CTX7_G2LINEDELTAM_0_DELTAM_RANGE                   20:0
#define G2SB_CTX7_G2LINEDELTAM_0_DELTAM_WOFFSET                 0x0
#define G2SB_CTX7_G2LINEDELTAM_0_DELTAM_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINEDELTAM_0_DELTAM_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINEDELTAM_0_DELTAM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINEDELTAM_0_DELTAM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2LINEPOS_0
#define G2SB_CTX7_G2LINEPOS_0                   _MK_ADDR_CONST(0xa040)
#define G2SB_CTX7_G2LINEPOS_0_SECURE                    0x0
#define G2SB_CTX7_G2LINEPOS_0_WORD_COUNT                        0x1
#define G2SB_CTX7_G2LINEPOS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINEPOS_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINEPOS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINEPOS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINEPOS_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2LINEPOS_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2LINEPOS_0_LINEXPOS_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2LINEPOS_0_LINEXPOS_FIELD                    _MK_FIELD_CONST(0xffff, G2SB_CTX7_G2LINEPOS_0_LINEXPOS_SHIFT)
#define G2SB_CTX7_G2LINEPOS_0_LINEXPOS_RANGE                    15:0
#define G2SB_CTX7_G2LINEPOS_0_LINEXPOS_WOFFSET                  0x0
#define G2SB_CTX7_G2LINEPOS_0_LINEXPOS_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINEPOS_0_LINEXPOS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINEPOS_0_LINEXPOS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINEPOS_0_LINEXPOS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2LINEPOS_0_LINEYPOS_SHIFT                    _MK_SHIFT_CONST(16)
#define G2SB_CTX7_G2LINEPOS_0_LINEYPOS_FIELD                    _MK_FIELD_CONST(0xffff, G2SB_CTX7_G2LINEPOS_0_LINEYPOS_SHIFT)
#define G2SB_CTX7_G2LINEPOS_0_LINEYPOS_RANGE                    31:16
#define G2SB_CTX7_G2LINEPOS_0_LINEYPOS_WOFFSET                  0x0
#define G2SB_CTX7_G2LINEPOS_0_LINEYPOS_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINEPOS_0_LINEYPOS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINEPOS_0_LINEYPOS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINEPOS_0_LINEYPOS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2LINELEN_0
#define G2SB_CTX7_G2LINELEN_0                   _MK_ADDR_CONST(0xa041)
#define G2SB_CTX7_G2LINELEN_0_SECURE                    0x0
#define G2SB_CTX7_G2LINELEN_0_WORD_COUNT                        0x1
#define G2SB_CTX7_G2LINELEN_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINELEN_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINELEN_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINELEN_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINELEN_0_READ_MASK                         _MK_MASK_CONST(0x7fff)
#define G2SB_CTX7_G2LINELEN_0_WRITE_MASK                        _MK_MASK_CONST(0x7fff)
#define G2SB_CTX7_G2LINELEN_0_LINELEN_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2LINELEN_0_LINELEN_FIELD                     _MK_FIELD_CONST(0x7fff, G2SB_CTX7_G2LINELEN_0_LINELEN_SHIFT)
#define G2SB_CTX7_G2LINELEN_0_LINELEN_RANGE                     14:0
#define G2SB_CTX7_G2LINELEN_0_LINELEN_WOFFSET                   0x0
#define G2SB_CTX7_G2LINELEN_0_LINELEN_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINELEN_0_LINELEN_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINELEN_0_LINELEN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2LINELEN_0_LINELEN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2CSCFOURTH_0
#define G2SB_CTX7_G2CSCFOURTH_0                 _MK_ADDR_CONST(0xa042)
#define G2SB_CTX7_G2CSCFOURTH_0_SECURE                  0x0
#define G2SB_CTX7_G2CSCFOURTH_0_WORD_COUNT                      0x1
#define G2SB_CTX7_G2CSCFOURTH_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCFOURTH_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCFOURTH_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCFOURTH_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCFOURTH_0_READ_MASK                       _MK_MASK_CONST(0x1ff01ff)
#define G2SB_CTX7_G2CSCFOURTH_0_WRITE_MASK                      _MK_MASK_CONST(0x1ff01ff)
#define G2SB_CTX7_G2CSCFOURTH_0_G2U_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2CSCFOURTH_0_G2U_FIELD                       _MK_FIELD_CONST(0x1ff, G2SB_CTX7_G2CSCFOURTH_0_G2U_SHIFT)
#define G2SB_CTX7_G2CSCFOURTH_0_G2U_RANGE                       8:0
#define G2SB_CTX7_G2CSCFOURTH_0_G2U_WOFFSET                     0x0
#define G2SB_CTX7_G2CSCFOURTH_0_G2U_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCFOURTH_0_G2U_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCFOURTH_0_G2U_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCFOURTH_0_G2U_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_CTX7_G2CSCFOURTH_0_G2V_SHIFT                       _MK_SHIFT_CONST(16)
#define G2SB_CTX7_G2CSCFOURTH_0_G2V_FIELD                       _MK_FIELD_CONST(0x1ff, G2SB_CTX7_G2CSCFOURTH_0_G2V_SHIFT)
#define G2SB_CTX7_G2CSCFOURTH_0_G2V_RANGE                       24:16
#define G2SB_CTX7_G2CSCFOURTH_0_G2V_WOFFSET                     0x0
#define G2SB_CTX7_G2CSCFOURTH_0_G2V_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCFOURTH_0_G2V_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCFOURTH_0_G2V_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CSCFOURTH_0_G2V_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2SRCST_B_0
#define G2SB_CTX7_G2SRCST_B_0                   _MK_ADDR_CONST(0xa043)
#define G2SB_CTX7_G2SRCST_B_0_SECURE                    0x0
#define G2SB_CTX7_G2SRCST_B_0_WORD_COUNT                        0x1
#define G2SB_CTX7_G2SRCST_B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCST_B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCST_B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCST_B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCST_B_0_READ_MASK                         _MK_MASK_CONST(0xffff)
#define G2SB_CTX7_G2SRCST_B_0_WRITE_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX7_G2SRCST_B_0_SRCS_B_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2SRCST_B_0_SRCS_B_FIELD                      _MK_FIELD_CONST(0xffff, G2SB_CTX7_G2SRCST_B_0_SRCS_B_SHIFT)
#define G2SB_CTX7_G2SRCST_B_0_SRCS_B_RANGE                      15:0
#define G2SB_CTX7_G2SRCST_B_0_SRCS_B_WOFFSET                    0x0
#define G2SB_CTX7_G2SRCST_B_0_SRCS_B_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCST_B_0_SRCS_B_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCST_B_0_SRCS_B_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCST_B_0_SRCS_B_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2UVSTRIDE_0
#define G2SB_CTX7_G2UVSTRIDE_0                  _MK_ADDR_CONST(0xa044)
#define G2SB_CTX7_G2UVSTRIDE_0_SECURE                   0x0
#define G2SB_CTX7_G2UVSTRIDE_0_WORD_COUNT                       0x1
#define G2SB_CTX7_G2UVSTRIDE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2UVSTRIDE_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2UVSTRIDE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2UVSTRIDE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2UVSTRIDE_0_READ_MASK                        _MK_MASK_CONST(0xffff)
#define G2SB_CTX7_G2UVSTRIDE_0_WRITE_MASK                       _MK_MASK_CONST(0xffff)
#define G2SB_CTX7_G2UVSTRIDE_0_UVSTRIDE_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2UVSTRIDE_0_UVSTRIDE_FIELD                   _MK_FIELD_CONST(0xffff, G2SB_CTX7_G2UVSTRIDE_0_UVSTRIDE_SHIFT)
#define G2SB_CTX7_G2UVSTRIDE_0_UVSTRIDE_RANGE                   15:0
#define G2SB_CTX7_G2UVSTRIDE_0_UVSTRIDE_WOFFSET                 0x0
#define G2SB_CTX7_G2UVSTRIDE_0_UVSTRIDE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2UVSTRIDE_0_UVSTRIDE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2UVSTRIDE_0_UVSTRIDE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2UVSTRIDE_0_UVSTRIDE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2CBDES2_0
#define G2SB_CTX7_G2CBDES2_0                    _MK_ADDR_CONST(0xa045)
#define G2SB_CTX7_G2CBDES2_0_SECURE                     0x0
#define G2SB_CTX7_G2CBDES2_0_WORD_COUNT                         0x1
#define G2SB_CTX7_G2CBDES2_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CBDES2_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CBDES2_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CBDES2_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CBDES2_0_READ_MASK                  _MK_MASK_CONST(0x7fff)
#define G2SB_CTX7_G2CBDES2_0_WRITE_MASK                         _MK_MASK_CONST(0x7fff)
#define G2SB_CTX7_G2CBDES2_0_TOP_CBLINE_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2CBDES2_0_TOP_CBLINE_FIELD                   _MK_FIELD_CONST(0x7fff, G2SB_CTX7_G2CBDES2_0_TOP_CBLINE_SHIFT)
#define G2SB_CTX7_G2CBDES2_0_TOP_CBLINE_RANGE                   14:0
#define G2SB_CTX7_G2CBDES2_0_TOP_CBLINE_WOFFSET                 0x0
#define G2SB_CTX7_G2CBDES2_0_TOP_CBLINE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CBDES2_0_TOP_CBLINE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CBDES2_0_TOP_CBLINE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2CBDES2_0_TOP_CBLINE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2TILEMODE_0
#define G2SB_CTX7_G2TILEMODE_0                  _MK_ADDR_CONST(0xa046)
#define G2SB_CTX7_G2TILEMODE_0_SECURE                   0x0
#define G2SB_CTX7_G2TILEMODE_0_WORD_COUNT                       0x1
#define G2SB_CTX7_G2TILEMODE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TILEMODE_0_RESET_MASK                       _MK_MASK_CONST(0x111111)
#define G2SB_CTX7_G2TILEMODE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TILEMODE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TILEMODE_0_READ_MASK                        _MK_MASK_CONST(0x111111)
#define G2SB_CTX7_G2TILEMODE_0_WRITE_MASK                       _MK_MASK_CONST(0x111111)
#define G2SB_CTX7_G2TILEMODE_0_SRC_Y_TILE_MODE_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2TILEMODE_0_SRC_Y_TILE_MODE_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX7_G2TILEMODE_0_SRC_Y_TILE_MODE_SHIFT)
#define G2SB_CTX7_G2TILEMODE_0_SRC_Y_TILE_MODE_RANGE                    0:0
#define G2SB_CTX7_G2TILEMODE_0_SRC_Y_TILE_MODE_WOFFSET                  0x0
#define G2SB_CTX7_G2TILEMODE_0_SRC_Y_TILE_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TILEMODE_0_SRC_Y_TILE_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2TILEMODE_0_SRC_Y_TILE_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TILEMODE_0_SRC_Y_TILE_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TILEMODE_0_SRC_Y_TILE_MODE_LINEAR                   _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2TILEMODE_0_SRC_Y_TILE_MODE_TILED                    _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2TILEMODE_0_SRC_UV_TILE_MODE_SHIFT                   _MK_SHIFT_CONST(4)
#define G2SB_CTX7_G2TILEMODE_0_SRC_UV_TILE_MODE_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX7_G2TILEMODE_0_SRC_UV_TILE_MODE_SHIFT)
#define G2SB_CTX7_G2TILEMODE_0_SRC_UV_TILE_MODE_RANGE                   4:4
#define G2SB_CTX7_G2TILEMODE_0_SRC_UV_TILE_MODE_WOFFSET                 0x0
#define G2SB_CTX7_G2TILEMODE_0_SRC_UV_TILE_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TILEMODE_0_SRC_UV_TILE_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2TILEMODE_0_SRC_UV_TILE_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TILEMODE_0_SRC_UV_TILE_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TILEMODE_0_SRC_UV_TILE_MODE_LINEAR                  _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2TILEMODE_0_SRC_UV_TILE_MODE_TILED                   _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2TILEMODE_0_PAT_Y_TILE_MODE_SHIFT                    _MK_SHIFT_CONST(8)
#define G2SB_CTX7_G2TILEMODE_0_PAT_Y_TILE_MODE_FIELD                    _MK_FIELD_CONST(0x1, G2SB_CTX7_G2TILEMODE_0_PAT_Y_TILE_MODE_SHIFT)
#define G2SB_CTX7_G2TILEMODE_0_PAT_Y_TILE_MODE_RANGE                    8:8
#define G2SB_CTX7_G2TILEMODE_0_PAT_Y_TILE_MODE_WOFFSET                  0x0
#define G2SB_CTX7_G2TILEMODE_0_PAT_Y_TILE_MODE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TILEMODE_0_PAT_Y_TILE_MODE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2TILEMODE_0_PAT_Y_TILE_MODE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TILEMODE_0_PAT_Y_TILE_MODE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TILEMODE_0_PAT_Y_TILE_MODE_LINEAR                   _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2TILEMODE_0_PAT_Y_TILE_MODE_TILED                    _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2TILEMODE_0_PAT_UV_TILE_MODE_SHIFT                   _MK_SHIFT_CONST(12)
#define G2SB_CTX7_G2TILEMODE_0_PAT_UV_TILE_MODE_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX7_G2TILEMODE_0_PAT_UV_TILE_MODE_SHIFT)
#define G2SB_CTX7_G2TILEMODE_0_PAT_UV_TILE_MODE_RANGE                   12:12
#define G2SB_CTX7_G2TILEMODE_0_PAT_UV_TILE_MODE_WOFFSET                 0x0
#define G2SB_CTX7_G2TILEMODE_0_PAT_UV_TILE_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TILEMODE_0_PAT_UV_TILE_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2TILEMODE_0_PAT_UV_TILE_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TILEMODE_0_PAT_UV_TILE_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TILEMODE_0_PAT_UV_TILE_MODE_LINEAR                  _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2TILEMODE_0_PAT_UV_TILE_MODE_TILED                   _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2TILEMODE_0_DST_RD_TILE_MODE_SHIFT                   _MK_SHIFT_CONST(16)
#define G2SB_CTX7_G2TILEMODE_0_DST_RD_TILE_MODE_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX7_G2TILEMODE_0_DST_RD_TILE_MODE_SHIFT)
#define G2SB_CTX7_G2TILEMODE_0_DST_RD_TILE_MODE_RANGE                   16:16
#define G2SB_CTX7_G2TILEMODE_0_DST_RD_TILE_MODE_WOFFSET                 0x0
#define G2SB_CTX7_G2TILEMODE_0_DST_RD_TILE_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TILEMODE_0_DST_RD_TILE_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2TILEMODE_0_DST_RD_TILE_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TILEMODE_0_DST_RD_TILE_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TILEMODE_0_DST_RD_TILE_MODE_LINEAR                  _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2TILEMODE_0_DST_RD_TILE_MODE_TILED                   _MK_ENUM_CONST(1)

#define G2SB_CTX7_G2TILEMODE_0_DST_WR_TILE_MODE_SHIFT                   _MK_SHIFT_CONST(20)
#define G2SB_CTX7_G2TILEMODE_0_DST_WR_TILE_MODE_FIELD                   _MK_FIELD_CONST(0x1, G2SB_CTX7_G2TILEMODE_0_DST_WR_TILE_MODE_SHIFT)
#define G2SB_CTX7_G2TILEMODE_0_DST_WR_TILE_MODE_RANGE                   20:20
#define G2SB_CTX7_G2TILEMODE_0_DST_WR_TILE_MODE_WOFFSET                 0x0
#define G2SB_CTX7_G2TILEMODE_0_DST_WR_TILE_MODE_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TILEMODE_0_DST_WR_TILE_MODE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define G2SB_CTX7_G2TILEMODE_0_DST_WR_TILE_MODE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TILEMODE_0_DST_WR_TILE_MODE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2TILEMODE_0_DST_WR_TILE_MODE_LINEAR                  _MK_ENUM_CONST(0)
#define G2SB_CTX7_G2TILEMODE_0_DST_WR_TILE_MODE_TILED                   _MK_ENUM_CONST(1)


// Register G2SB_CTX7_G2PATBASE_0
#define G2SB_CTX7_G2PATBASE_0                   _MK_ADDR_CONST(0xa047)
#define G2SB_CTX7_G2PATBASE_0_SECURE                    0x0
#define G2SB_CTX7_G2PATBASE_0_WORD_COUNT                        0x1
#define G2SB_CTX7_G2PATBASE_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATBASE_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATBASE_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATBASE_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATBASE_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2PATBASE_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2PATBASE_0_PAT_BASE_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2PATBASE_0_PAT_BASE_FIELD                    _MK_FIELD_CONST(0xffffffff, G2SB_CTX7_G2PATBASE_0_PAT_BASE_SHIFT)
#define G2SB_CTX7_G2PATBASE_0_PAT_BASE_RANGE                    31:0
#define G2SB_CTX7_G2PATBASE_0_PAT_BASE_WOFFSET                  0x0
#define G2SB_CTX7_G2PATBASE_0_PAT_BASE_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATBASE_0_PAT_BASE_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATBASE_0_PAT_BASE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2PATBASE_0_PAT_BASE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2SRCBA_SB_SURFBASE_0
#define G2SB_CTX7_G2SRCBA_SB_SURFBASE_0                 _MK_ADDR_CONST(0xa048)
#define G2SB_CTX7_G2SRCBA_SB_SURFBASE_0_SECURE                  0x0
#define G2SB_CTX7_G2SRCBA_SB_SURFBASE_0_WORD_COUNT                      0x1
#define G2SB_CTX7_G2SRCBA_SB_SURFBASE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCBA_SB_SURFBASE_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCBA_SB_SURFBASE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCBA_SB_SURFBASE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCBA_SB_SURFBASE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2SRCBA_SB_SURFBASE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_FIELD                  _MK_FIELD_CONST(0xffffffff, G2SB_CTX7_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_SHIFT)
#define G2SB_CTX7_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_RANGE                  31:0
#define G2SB_CTX7_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_WOFFSET                        0x0
#define G2SB_CTX7_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2SRCBA_SB_SURFBASE_0_SRC_ADDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2DSTBA_SB_SURFBASE_0
#define G2SB_CTX7_G2DSTBA_SB_SURFBASE_0                 _MK_ADDR_CONST(0xa049)
#define G2SB_CTX7_G2DSTBA_SB_SURFBASE_0_SECURE                  0x0
#define G2SB_CTX7_G2DSTBA_SB_SURFBASE_0_WORD_COUNT                      0x1
#define G2SB_CTX7_G2DSTBA_SB_SURFBASE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTBA_SB_SURFBASE_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTBA_SB_SURFBASE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTBA_SB_SURFBASE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTBA_SB_SURFBASE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2DSTBA_SB_SURFBASE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2DSTBA_SB_SURFBASE_0_DST_ADDR_SHIFT                  _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2DSTBA_SB_SURFBASE_0_DST_ADDR_FIELD                  _MK_FIELD_CONST(0xffffffff, G2SB_CTX7_G2DSTBA_SB_SURFBASE_0_DST_ADDR_SHIFT)
#define G2SB_CTX7_G2DSTBA_SB_SURFBASE_0_DST_ADDR_RANGE                  31:0
#define G2SB_CTX7_G2DSTBA_SB_SURFBASE_0_DST_ADDR_WOFFSET                        0x0
#define G2SB_CTX7_G2DSTBA_SB_SURFBASE_0_DST_ADDR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTBA_SB_SURFBASE_0_DST_ADDR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTBA_SB_SURFBASE_0_DST_ADDR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTBA_SB_SURFBASE_0_DST_ADDR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2DSTBA_B_SB_SURFBASE_0
#define G2SB_CTX7_G2DSTBA_B_SB_SURFBASE_0                       _MK_ADDR_CONST(0xa04a)
#define G2SB_CTX7_G2DSTBA_B_SB_SURFBASE_0_SECURE                        0x0
#define G2SB_CTX7_G2DSTBA_B_SB_SURFBASE_0_WORD_COUNT                    0x1
#define G2SB_CTX7_G2DSTBA_B_SB_SURFBASE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTBA_B_SB_SURFBASE_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTBA_B_SB_SURFBASE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTBA_B_SB_SURFBASE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTBA_B_SB_SURFBASE_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2DSTBA_B_SB_SURFBASE_0_WRITE_MASK                    _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_FIELD                      _MK_FIELD_CONST(0xffffffff, G2SB_CTX7_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_SHIFT)
#define G2SB_CTX7_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_RANGE                      31:0
#define G2SB_CTX7_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_WOFFSET                    0x0
#define G2SB_CTX7_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2DSTBA_B_SB_SURFBASE_0_DST_B_ADDR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2VBA_A_SB_SURFBASE_0
#define G2SB_CTX7_G2VBA_A_SB_SURFBASE_0                 _MK_ADDR_CONST(0xa04b)
#define G2SB_CTX7_G2VBA_A_SB_SURFBASE_0_SECURE                  0x0
#define G2SB_CTX7_G2VBA_A_SB_SURFBASE_0_WORD_COUNT                      0x1
#define G2SB_CTX7_G2VBA_A_SB_SURFBASE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2VBA_A_SB_SURFBASE_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2VBA_A_SB_SURFBASE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2VBA_A_SB_SURFBASE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2VBA_A_SB_SURFBASE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2VBA_A_SB_SURFBASE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2VBA_A_SB_SURFBASE_0_V_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2VBA_A_SB_SURFBASE_0_V_ADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, G2SB_CTX7_G2VBA_A_SB_SURFBASE_0_V_ADDR_SHIFT)
#define G2SB_CTX7_G2VBA_A_SB_SURFBASE_0_V_ADDR_RANGE                    31:0
#define G2SB_CTX7_G2VBA_A_SB_SURFBASE_0_V_ADDR_WOFFSET                  0x0
#define G2SB_CTX7_G2VBA_A_SB_SURFBASE_0_V_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2VBA_A_SB_SURFBASE_0_V_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2VBA_A_SB_SURFBASE_0_V_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2VBA_A_SB_SURFBASE_0_V_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_CTX7_G2UBA_A_SB_SURFBASE_0
#define G2SB_CTX7_G2UBA_A_SB_SURFBASE_0                 _MK_ADDR_CONST(0xa04c)
#define G2SB_CTX7_G2UBA_A_SB_SURFBASE_0_SECURE                  0x0
#define G2SB_CTX7_G2UBA_A_SB_SURFBASE_0_WORD_COUNT                      0x1
#define G2SB_CTX7_G2UBA_A_SB_SURFBASE_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2UBA_A_SB_SURFBASE_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2UBA_A_SB_SURFBASE_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2UBA_A_SB_SURFBASE_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2UBA_A_SB_SURFBASE_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2UBA_A_SB_SURFBASE_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define G2SB_CTX7_G2UBA_A_SB_SURFBASE_0_U_ADDR_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_CTX7_G2UBA_A_SB_SURFBASE_0_U_ADDR_FIELD                    _MK_FIELD_CONST(0xffffffff, G2SB_CTX7_G2UBA_A_SB_SURFBASE_0_U_ADDR_SHIFT)
#define G2SB_CTX7_G2UBA_A_SB_SURFBASE_0_U_ADDR_RANGE                    31:0
#define G2SB_CTX7_G2UBA_A_SB_SURFBASE_0_U_ADDR_WOFFSET                  0x0
#define G2SB_CTX7_G2UBA_A_SB_SURFBASE_0_U_ADDR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2UBA_A_SB_SURFBASE_0_U_ADDR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2UBA_A_SB_SURFBASE_0_U_ADDR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_CTX7_G2UBA_A_SB_SURFBASE_0_U_ADDR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_SWITCH_G2INTERRUPT_0
#define G2SB_SWITCH_G2INTERRUPT_0                       _MK_ADDR_CONST(0xf000)
#define G2SB_SWITCH_G2INTERRUPT_0_SECURE                        0x0
#define G2SB_SWITCH_G2INTERRUPT_0_WORD_COUNT                    0x1
#define G2SB_SWITCH_G2INTERRUPT_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2INTERRUPT_0_RESET_MASK                    _MK_MASK_CONST(0x7)
#define G2SB_SWITCH_G2INTERRUPT_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2INTERRUPT_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2INTERRUPT_0_READ_MASK                     _MK_MASK_CONST(0x7)
#define G2SB_SWITCH_G2INTERRUPT_0_WRITE_MASK                    _MK_MASK_CONST(0x7)
#define G2SB_SWITCH_G2INTERRUPT_0_CTXSW_INT_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_SWITCH_G2INTERRUPT_0_CTXSW_INT_FIELD                       _MK_FIELD_CONST(0x1, G2SB_SWITCH_G2INTERRUPT_0_CTXSW_INT_SHIFT)
#define G2SB_SWITCH_G2INTERRUPT_0_CTXSW_INT_RANGE                       0:0
#define G2SB_SWITCH_G2INTERRUPT_0_CTXSW_INT_WOFFSET                     0x0
#define G2SB_SWITCH_G2INTERRUPT_0_CTXSW_INT_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2INTERRUPT_0_CTXSW_INT_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_G2INTERRUPT_0_CTXSW_INT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2INTERRUPT_0_CTXSW_INT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_SWITCH_G2INTERRUPT_0_VI_DONE_SHIFT                 _MK_SHIFT_CONST(1)
#define G2SB_SWITCH_G2INTERRUPT_0_VI_DONE_FIELD                 _MK_FIELD_CONST(0x1, G2SB_SWITCH_G2INTERRUPT_0_VI_DONE_SHIFT)
#define G2SB_SWITCH_G2INTERRUPT_0_VI_DONE_RANGE                 1:1
#define G2SB_SWITCH_G2INTERRUPT_0_VI_DONE_WOFFSET                       0x0
#define G2SB_SWITCH_G2INTERRUPT_0_VI_DONE_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2INTERRUPT_0_VI_DONE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_G2INTERRUPT_0_VI_DONE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2INTERRUPT_0_VI_DONE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_SWITCH_G2INTERRUPT_0_GR2D_IDLE_SHIFT                       _MK_SHIFT_CONST(2)
#define G2SB_SWITCH_G2INTERRUPT_0_GR2D_IDLE_FIELD                       _MK_FIELD_CONST(0x1, G2SB_SWITCH_G2INTERRUPT_0_GR2D_IDLE_SHIFT)
#define G2SB_SWITCH_G2INTERRUPT_0_GR2D_IDLE_RANGE                       2:2
#define G2SB_SWITCH_G2INTERRUPT_0_GR2D_IDLE_WOFFSET                     0x0
#define G2SB_SWITCH_G2INTERRUPT_0_GR2D_IDLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2INTERRUPT_0_GR2D_IDLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_G2INTERRUPT_0_GR2D_IDLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2INTERRUPT_0_GR2D_IDLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_SWITCH_G2INTENABLE_0
#define G2SB_SWITCH_G2INTENABLE_0                       _MK_ADDR_CONST(0xf001)
#define G2SB_SWITCH_G2INTENABLE_0_SECURE                        0x0
#define G2SB_SWITCH_G2INTENABLE_0_WORD_COUNT                    0x1
#define G2SB_SWITCH_G2INTENABLE_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2INTENABLE_0_RESET_MASK                    _MK_MASK_CONST(0x7)
#define G2SB_SWITCH_G2INTENABLE_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2INTENABLE_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2INTENABLE_0_READ_MASK                     _MK_MASK_CONST(0x7)
#define G2SB_SWITCH_G2INTENABLE_0_WRITE_MASK                    _MK_MASK_CONST(0x7)
#define G2SB_SWITCH_G2INTENABLE_0_CTXSW_INT_ENABLE_SHIFT                        _MK_SHIFT_CONST(0)
#define G2SB_SWITCH_G2INTENABLE_0_CTXSW_INT_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, G2SB_SWITCH_G2INTENABLE_0_CTXSW_INT_ENABLE_SHIFT)
#define G2SB_SWITCH_G2INTENABLE_0_CTXSW_INT_ENABLE_RANGE                        0:0
#define G2SB_SWITCH_G2INTENABLE_0_CTXSW_INT_ENABLE_WOFFSET                      0x0
#define G2SB_SWITCH_G2INTENABLE_0_CTXSW_INT_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2INTENABLE_0_CTXSW_INT_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_G2INTENABLE_0_CTXSW_INT_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2INTENABLE_0_CTXSW_INT_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_SWITCH_G2INTENABLE_0_VI_DONE_ENABLE_SHIFT                  _MK_SHIFT_CONST(1)
#define G2SB_SWITCH_G2INTENABLE_0_VI_DONE_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, G2SB_SWITCH_G2INTENABLE_0_VI_DONE_ENABLE_SHIFT)
#define G2SB_SWITCH_G2INTENABLE_0_VI_DONE_ENABLE_RANGE                  1:1
#define G2SB_SWITCH_G2INTENABLE_0_VI_DONE_ENABLE_WOFFSET                        0x0
#define G2SB_SWITCH_G2INTENABLE_0_VI_DONE_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2INTENABLE_0_VI_DONE_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_G2INTENABLE_0_VI_DONE_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2INTENABLE_0_VI_DONE_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_SWITCH_G2INTENABLE_0_GR2D_IDLE_ENABLE_SHIFT                        _MK_SHIFT_CONST(2)
#define G2SB_SWITCH_G2INTENABLE_0_GR2D_IDLE_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, G2SB_SWITCH_G2INTENABLE_0_GR2D_IDLE_ENABLE_SHIFT)
#define G2SB_SWITCH_G2INTENABLE_0_GR2D_IDLE_ENABLE_RANGE                        2:2
#define G2SB_SWITCH_G2INTENABLE_0_GR2D_IDLE_ENABLE_WOFFSET                      0x0
#define G2SB_SWITCH_G2INTENABLE_0_GR2D_IDLE_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2INTENABLE_0_GR2D_IDLE_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_G2INTENABLE_0_GR2D_IDLE_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2INTENABLE_0_GR2D_IDLE_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register G2SB_SWITCH_G2CURRENTCONTEXT_0
#define G2SB_SWITCH_G2CURRENTCONTEXT_0                  _MK_ADDR_CONST(0xf002)
#define G2SB_SWITCH_G2CURRENTCONTEXT_0_SECURE                   0x0
#define G2SB_SWITCH_G2CURRENTCONTEXT_0_WORD_COUNT                       0x1
#define G2SB_SWITCH_G2CURRENTCONTEXT_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2CURRENTCONTEXT_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define G2SB_SWITCH_G2CURRENTCONTEXT_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2CURRENTCONTEXT_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2CURRENTCONTEXT_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define G2SB_SWITCH_G2CURRENTCONTEXT_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2CURRENTCONTEXT_0_CURR_CONTEXT_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_SWITCH_G2CURRENTCONTEXT_0_CURR_CONTEXT_FIELD                       _MK_FIELD_CONST(0xff, G2SB_SWITCH_G2CURRENTCONTEXT_0_CURR_CONTEXT_SHIFT)
#define G2SB_SWITCH_G2CURRENTCONTEXT_0_CURR_CONTEXT_RANGE                       7:0
#define G2SB_SWITCH_G2CURRENTCONTEXT_0_CURR_CONTEXT_WOFFSET                     0x0
#define G2SB_SWITCH_G2CURRENTCONTEXT_0_CURR_CONTEXT_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2CURRENTCONTEXT_0_CURR_CONTEXT_DEFAULT_MASK                        _MK_MASK_CONST(0xff)
#define G2SB_SWITCH_G2CURRENTCONTEXT_0_CURR_CONTEXT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2CURRENTCONTEXT_0_CURR_CONTEXT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_SWITCH_G2NXTCXTSWITCH_0
#define G2SB_SWITCH_G2NXTCXTSWITCH_0                    _MK_ADDR_CONST(0xf003)
#define G2SB_SWITCH_G2NXTCXTSWITCH_0_SECURE                     0x0
#define G2SB_SWITCH_G2NXTCXTSWITCH_0_WORD_COUNT                         0x1
#define G2SB_SWITCH_G2NXTCXTSWITCH_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2NXTCXTSWITCH_0_RESET_MASK                         _MK_MASK_CONST(0xf03ff)
#define G2SB_SWITCH_G2NXTCXTSWITCH_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2NXTCXTSWITCH_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2NXTCXTSWITCH_0_READ_MASK                  _MK_MASK_CONST(0xf03ff)
#define G2SB_SWITCH_G2NXTCXTSWITCH_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2NXTCXTSWITCH_0_NEXT_CLASS_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_SWITCH_G2NXTCXTSWITCH_0_NEXT_CLASS_FIELD                   _MK_FIELD_CONST(0x3ff, G2SB_SWITCH_G2NXTCXTSWITCH_0_NEXT_CLASS_SHIFT)
#define G2SB_SWITCH_G2NXTCXTSWITCH_0_NEXT_CLASS_RANGE                   9:0
#define G2SB_SWITCH_G2NXTCXTSWITCH_0_NEXT_CLASS_WOFFSET                 0x0
#define G2SB_SWITCH_G2NXTCXTSWITCH_0_NEXT_CLASS_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2NXTCXTSWITCH_0_NEXT_CLASS_DEFAULT_MASK                    _MK_MASK_CONST(0x3ff)
#define G2SB_SWITCH_G2NXTCXTSWITCH_0_NEXT_CLASS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2NXTCXTSWITCH_0_NEXT_CLASS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define G2SB_SWITCH_G2NXTCXTSWITCH_0_NEXT_CHANNEL_SHIFT                 _MK_SHIFT_CONST(16)
#define G2SB_SWITCH_G2NXTCXTSWITCH_0_NEXT_CHANNEL_FIELD                 _MK_FIELD_CONST(0xf, G2SB_SWITCH_G2NXTCXTSWITCH_0_NEXT_CHANNEL_SHIFT)
#define G2SB_SWITCH_G2NXTCXTSWITCH_0_NEXT_CHANNEL_RANGE                 19:16
#define G2SB_SWITCH_G2NXTCXTSWITCH_0_NEXT_CHANNEL_WOFFSET                       0x0
#define G2SB_SWITCH_G2NXTCXTSWITCH_0_NEXT_CHANNEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2NXTCXTSWITCH_0_NEXT_CHANNEL_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define G2SB_SWITCH_G2NXTCXTSWITCH_0_NEXT_CHANNEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2NXTCXTSWITCH_0_NEXT_CHANNEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_SWITCH_G2GLOBALCONTROL_0
#define G2SB_SWITCH_G2GLOBALCONTROL_0                   _MK_ADDR_CONST(0xf004)
#define G2SB_SWITCH_G2GLOBALCONTROL_0_SECURE                    0x0
#define G2SB_SWITCH_G2GLOBALCONTROL_0_WORD_COUNT                        0x1
#define G2SB_SWITCH_G2GLOBALCONTROL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2GLOBALCONTROL_0_RESET_MASK                        _MK_MASK_CONST(0x3)
#define G2SB_SWITCH_G2GLOBALCONTROL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2GLOBALCONTROL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2GLOBALCONTROL_0_READ_MASK                         _MK_MASK_CONST(0x3)
#define G2SB_SWITCH_G2GLOBALCONTROL_0_WRITE_MASK                        _MK_MASK_CONST(0x3)
#define G2SB_SWITCH_G2GLOBALCONTROL_0_DST_ADDR_IDX_INI_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_SWITCH_G2GLOBALCONTROL_0_DST_ADDR_IDX_INI_FIELD                    _MK_FIELD_CONST(0x3, G2SB_SWITCH_G2GLOBALCONTROL_0_DST_ADDR_IDX_INI_SHIFT)
#define G2SB_SWITCH_G2GLOBALCONTROL_0_DST_ADDR_IDX_INI_RANGE                    1:0
#define G2SB_SWITCH_G2GLOBALCONTROL_0_DST_ADDR_IDX_INI_WOFFSET                  0x0
#define G2SB_SWITCH_G2GLOBALCONTROL_0_DST_ADDR_IDX_INI_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2GLOBALCONTROL_0_DST_ADDR_IDX_INI_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define G2SB_SWITCH_G2GLOBALCONTROL_0_DST_ADDR_IDX_INI_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2GLOBALCONTROL_0_DST_ADDR_IDX_INI_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register G2SB_SWITCH_G2GLOBALCONTROLB_0
#define G2SB_SWITCH_G2GLOBALCONTROLB_0                  _MK_ADDR_CONST(0xf005)
#define G2SB_SWITCH_G2GLOBALCONTROLB_0_SECURE                   0x0
#define G2SB_SWITCH_G2GLOBALCONTROLB_0_WORD_COUNT                       0x1
#define G2SB_SWITCH_G2GLOBALCONTROLB_0_RESET_VAL                        _MK_MASK_CONST(0xe1)
#define G2SB_SWITCH_G2GLOBALCONTROLB_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define G2SB_SWITCH_G2GLOBALCONTROLB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2GLOBALCONTROLB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2GLOBALCONTROLB_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define G2SB_SWITCH_G2GLOBALCONTROLB_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define G2SB_SWITCH_G2GLOBALCONTROLB_0_OCTAN_BIAS_SHIFT                 _MK_SHIFT_CONST(0)
#define G2SB_SWITCH_G2GLOBALCONTROLB_0_OCTAN_BIAS_FIELD                 _MK_FIELD_CONST(0xff, G2SB_SWITCH_G2GLOBALCONTROLB_0_OCTAN_BIAS_SHIFT)
#define G2SB_SWITCH_G2GLOBALCONTROLB_0_OCTAN_BIAS_RANGE                 7:0
#define G2SB_SWITCH_G2GLOBALCONTROLB_0_OCTAN_BIAS_WOFFSET                       0x0
#define G2SB_SWITCH_G2GLOBALCONTROLB_0_OCTAN_BIAS_DEFAULT                       _MK_MASK_CONST(0xe1)
#define G2SB_SWITCH_G2GLOBALCONTROLB_0_OCTAN_BIAS_DEFAULT_MASK                  _MK_MASK_CONST(0xff)
#define G2SB_SWITCH_G2GLOBALCONTROLB_0_OCTAN_BIAS_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2GLOBALCONTROLB_0_OCTAN_BIAS_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register G2SB_SWITCH_G2WORKINGSTAT_0
#define G2SB_SWITCH_G2WORKINGSTAT_0                     _MK_ADDR_CONST(0xf006)
#define G2SB_SWITCH_G2WORKINGSTAT_0_SECURE                      0x0
#define G2SB_SWITCH_G2WORKINGSTAT_0_WORD_COUNT                  0x1
#define G2SB_SWITCH_G2WORKINGSTAT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2WORKINGSTAT_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2WORKINGSTAT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2WORKINGSTAT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2WORKINGSTAT_0_READ_MASK                   _MK_MASK_CONST(0xfff)
#define G2SB_SWITCH_G2WORKINGSTAT_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2WORKINGSTAT_0_WORKING_CHANNEL_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_SWITCH_G2WORKINGSTAT_0_WORKING_CHANNEL_FIELD                       _MK_FIELD_CONST(0xf, G2SB_SWITCH_G2WORKINGSTAT_0_WORKING_CHANNEL_SHIFT)
#define G2SB_SWITCH_G2WORKINGSTAT_0_WORKING_CHANNEL_RANGE                       3:0
#define G2SB_SWITCH_G2WORKINGSTAT_0_WORKING_CHANNEL_WOFFSET                     0x0
#define G2SB_SWITCH_G2WORKINGSTAT_0_WORKING_CHANNEL_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2WORKINGSTAT_0_WORKING_CHANNEL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2WORKINGSTAT_0_WORKING_CHANNEL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2WORKINGSTAT_0_WORKING_CHANNEL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define G2SB_SWITCH_G2WORKINGSTAT_0_WORKING_CTX_SHIFT                   _MK_SHIFT_CONST(4)
#define G2SB_SWITCH_G2WORKINGSTAT_0_WORKING_CTX_FIELD                   _MK_FIELD_CONST(0xff, G2SB_SWITCH_G2WORKINGSTAT_0_WORKING_CTX_SHIFT)
#define G2SB_SWITCH_G2WORKINGSTAT_0_WORKING_CTX_RANGE                   11:4
#define G2SB_SWITCH_G2WORKINGSTAT_0_WORKING_CTX_WOFFSET                 0x0
#define G2SB_SWITCH_G2WORKINGSTAT_0_WORKING_CTX_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2WORKINGSTAT_0_WORKING_CTX_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2WORKINGSTAT_0_WORKING_CTX_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2WORKINGSTAT_0_WORKING_CTX_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_SWITCH_G2BUFTHRESHOLD_0
#define G2SB_SWITCH_G2BUFTHRESHOLD_0                    _MK_ADDR_CONST(0xf007)
#define G2SB_SWITCH_G2BUFTHRESHOLD_0_SECURE                     0x0
#define G2SB_SWITCH_G2BUFTHRESHOLD_0_WORD_COUNT                         0x1
#define G2SB_SWITCH_G2BUFTHRESHOLD_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2BUFTHRESHOLD_0_RESET_MASK                         _MK_MASK_CONST(0xf)
#define G2SB_SWITCH_G2BUFTHRESHOLD_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2BUFTHRESHOLD_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2BUFTHRESHOLD_0_READ_MASK                  _MK_MASK_CONST(0xf)
#define G2SB_SWITCH_G2BUFTHRESHOLD_0_WRITE_MASK                         _MK_MASK_CONST(0xf)
#define G2SB_SWITCH_G2BUFTHRESHOLD_0_BUFFER_COUNT_THRESHOLD_SHIFT                       _MK_SHIFT_CONST(0)
#define G2SB_SWITCH_G2BUFTHRESHOLD_0_BUFFER_COUNT_THRESHOLD_FIELD                       _MK_FIELD_CONST(0xf, G2SB_SWITCH_G2BUFTHRESHOLD_0_BUFFER_COUNT_THRESHOLD_SHIFT)
#define G2SB_SWITCH_G2BUFTHRESHOLD_0_BUFFER_COUNT_THRESHOLD_RANGE                       3:0
#define G2SB_SWITCH_G2BUFTHRESHOLD_0_BUFFER_COUNT_THRESHOLD_WOFFSET                     0x0
#define G2SB_SWITCH_G2BUFTHRESHOLD_0_BUFFER_COUNT_THRESHOLD_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2BUFTHRESHOLD_0_BUFFER_COUNT_THRESHOLD_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define G2SB_SWITCH_G2BUFTHRESHOLD_0_BUFFER_COUNT_THRESHOLD_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2BUFTHRESHOLD_0_BUFFER_COUNT_THRESHOLD_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register G2SB_SWITCH_CLKEN_OVERIDE_0
#define G2SB_SWITCH_CLKEN_OVERIDE_0                     _MK_ADDR_CONST(0xf008)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_SECURE                      0x0
#define G2SB_SWITCH_CLKEN_OVERIDE_0_WORD_COUNT                  0x1
#define G2SB_SWITCH_CLKEN_OVERIDE_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_RESET_MASK                  _MK_MASK_CONST(0x7fffff)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_READ_MASK                   _MK_MASK_CONST(0x7fffff)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_WRITE_MASK                  _MK_MASK_CONST(0x7fffff)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT0_CLKEN_OVR_SHIFT                    _MK_SHIFT_CONST(0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT0_CLKEN_OVR_FIELD                    _MK_FIELD_CONST(0x1, G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT0_CLKEN_OVR_SHIFT)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT0_CLKEN_OVR_RANGE                    0:0
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT0_CLKEN_OVR_WOFFSET                  0x0
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT0_CLKEN_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT0_CLKEN_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT0_CLKEN_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT0_CLKEN_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT0_CLKEN_OVR_INIT_ENUM                        CLK_GATED
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT0_CLKEN_OVR_CLK_GATED                        _MK_ENUM_CONST(0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT0_CLKEN_OVR_CLK_ALWAYS_ON                    _MK_ENUM_CONST(1)

#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT1_CLKEN_OVR_SHIFT                    _MK_SHIFT_CONST(1)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT1_CLKEN_OVR_FIELD                    _MK_FIELD_CONST(0x1, G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT1_CLKEN_OVR_SHIFT)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT1_CLKEN_OVR_RANGE                    1:1
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT1_CLKEN_OVR_WOFFSET                  0x0
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT1_CLKEN_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT1_CLKEN_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT1_CLKEN_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT1_CLKEN_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT1_CLKEN_OVR_INIT_ENUM                        CLK_GATED
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT1_CLKEN_OVR_CLK_GATED                        _MK_ENUM_CONST(0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT1_CLKEN_OVR_CLK_ALWAYS_ON                    _MK_ENUM_CONST(1)

#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT2_CLKEN_OVR_SHIFT                    _MK_SHIFT_CONST(2)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT2_CLKEN_OVR_FIELD                    _MK_FIELD_CONST(0x1, G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT2_CLKEN_OVR_SHIFT)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT2_CLKEN_OVR_RANGE                    2:2
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT2_CLKEN_OVR_WOFFSET                  0x0
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT2_CLKEN_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT2_CLKEN_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT2_CLKEN_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT2_CLKEN_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT2_CLKEN_OVR_INIT_ENUM                        CLK_GATED
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT2_CLKEN_OVR_CLK_GATED                        _MK_ENUM_CONST(0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT2_CLKEN_OVR_CLK_ALWAYS_ON                    _MK_ENUM_CONST(1)

#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT3_CLKEN_OVR_SHIFT                    _MK_SHIFT_CONST(3)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT3_CLKEN_OVR_FIELD                    _MK_FIELD_CONST(0x1, G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT3_CLKEN_OVR_SHIFT)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT3_CLKEN_OVR_RANGE                    3:3
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT3_CLKEN_OVR_WOFFSET                  0x0
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT3_CLKEN_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT3_CLKEN_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT3_CLKEN_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT3_CLKEN_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT3_CLKEN_OVR_INIT_ENUM                        CLK_GATED
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT3_CLKEN_OVR_CLK_GATED                        _MK_ENUM_CONST(0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT3_CLKEN_OVR_CLK_ALWAYS_ON                    _MK_ENUM_CONST(1)

#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT4_CLKEN_OVR_SHIFT                    _MK_SHIFT_CONST(4)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT4_CLKEN_OVR_FIELD                    _MK_FIELD_CONST(0x1, G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT4_CLKEN_OVR_SHIFT)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT4_CLKEN_OVR_RANGE                    4:4
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT4_CLKEN_OVR_WOFFSET                  0x0
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT4_CLKEN_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT4_CLKEN_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT4_CLKEN_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT4_CLKEN_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT4_CLKEN_OVR_INIT_ENUM                        CLK_GATED
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT4_CLKEN_OVR_CLK_GATED                        _MK_ENUM_CONST(0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT4_CLKEN_OVR_CLK_ALWAYS_ON                    _MK_ENUM_CONST(1)

#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT5_CLKEN_OVR_SHIFT                    _MK_SHIFT_CONST(5)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT5_CLKEN_OVR_FIELD                    _MK_FIELD_CONST(0x1, G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT5_CLKEN_OVR_SHIFT)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT5_CLKEN_OVR_RANGE                    5:5
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT5_CLKEN_OVR_WOFFSET                  0x0
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT5_CLKEN_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT5_CLKEN_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT5_CLKEN_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT5_CLKEN_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT5_CLKEN_OVR_INIT_ENUM                        CLK_GATED
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT5_CLKEN_OVR_CLK_GATED                        _MK_ENUM_CONST(0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT5_CLKEN_OVR_CLK_ALWAYS_ON                    _MK_ENUM_CONST(1)

#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT6_CLKEN_OVR_SHIFT                    _MK_SHIFT_CONST(6)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT6_CLKEN_OVR_FIELD                    _MK_FIELD_CONST(0x1, G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT6_CLKEN_OVR_SHIFT)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT6_CLKEN_OVR_RANGE                    6:6
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT6_CLKEN_OVR_WOFFSET                  0x0
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT6_CLKEN_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT6_CLKEN_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT6_CLKEN_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT6_CLKEN_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT6_CLKEN_OVR_INIT_ENUM                        CLK_GATED
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT6_CLKEN_OVR_CLK_GATED                        _MK_ENUM_CONST(0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT6_CLKEN_OVR_CLK_ALWAYS_ON                    _MK_ENUM_CONST(1)

#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT7_CLKEN_OVR_SHIFT                    _MK_SHIFT_CONST(7)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT7_CLKEN_OVR_FIELD                    _MK_FIELD_CONST(0x1, G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT7_CLKEN_OVR_SHIFT)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT7_CLKEN_OVR_RANGE                    7:7
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT7_CLKEN_OVR_WOFFSET                  0x0
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT7_CLKEN_OVR_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT7_CLKEN_OVR_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT7_CLKEN_OVR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT7_CLKEN_OVR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT7_CLKEN_OVR_INIT_ENUM                        CLK_GATED
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT7_CLKEN_OVR_CLK_GATED                        _MK_ENUM_CONST(0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CONTEXT7_CLKEN_OVR_CLK_ALWAYS_ON                    _MK_ENUM_CONST(1)

#define G2SB_SWITCH_CLKEN_OVERIDE_0_CON_CLKEN_OVR_SHIFT                 _MK_SHIFT_CONST(8)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CON_CLKEN_OVR_FIELD                 _MK_FIELD_CONST(0x1, G2SB_SWITCH_CLKEN_OVERIDE_0_CON_CLKEN_OVR_SHIFT)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CON_CLKEN_OVR_RANGE                 8:8
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CON_CLKEN_OVR_WOFFSET                       0x0
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CON_CLKEN_OVR_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CON_CLKEN_OVR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CON_CLKEN_OVR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CON_CLKEN_OVR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CON_CLKEN_OVR_INIT_ENUM                     CLK_GATED
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CON_CLKEN_OVR_CLK_GATED                     _MK_ENUM_CONST(0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_CON_CLKEN_OVR_CLK_ALWAYS_ON                 _MK_ENUM_CONST(1)

#define G2SB_SWITCH_CLKEN_OVERIDE_0_DSTW_CLKEN_OVR_SHIFT                        _MK_SHIFT_CONST(9)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_DSTW_CLKEN_OVR_FIELD                        _MK_FIELD_CONST(0x1, G2SB_SWITCH_CLKEN_OVERIDE_0_DSTW_CLKEN_OVR_SHIFT)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_DSTW_CLKEN_OVR_RANGE                        9:9
#define G2SB_SWITCH_CLKEN_OVERIDE_0_DSTW_CLKEN_OVR_WOFFSET                      0x0
#define G2SB_SWITCH_CLKEN_OVERIDE_0_DSTW_CLKEN_OVR_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_DSTW_CLKEN_OVR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_DSTW_CLKEN_OVR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_DSTW_CLKEN_OVR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_DSTW_CLKEN_OVR_INIT_ENUM                    CLK_GATED
#define G2SB_SWITCH_CLKEN_OVERIDE_0_DSTW_CLKEN_OVR_CLK_GATED                    _MK_ENUM_CONST(0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_DSTW_CLKEN_OVR_CLK_ALWAYS_ON                        _MK_ENUM_CONST(1)

#define G2SB_SWITCH_CLKEN_OVERIDE_0_BBLT_CLKEN_OVR_SHIFT                        _MK_SHIFT_CONST(10)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_BBLT_CLKEN_OVR_FIELD                        _MK_FIELD_CONST(0x1, G2SB_SWITCH_CLKEN_OVERIDE_0_BBLT_CLKEN_OVR_SHIFT)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_BBLT_CLKEN_OVR_RANGE                        10:10
#define G2SB_SWITCH_CLKEN_OVERIDE_0_BBLT_CLKEN_OVR_WOFFSET                      0x0
#define G2SB_SWITCH_CLKEN_OVERIDE_0_BBLT_CLKEN_OVR_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_BBLT_CLKEN_OVR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_BBLT_CLKEN_OVR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_BBLT_CLKEN_OVR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_BBLT_CLKEN_OVR_INIT_ENUM                    CLK_GATED
#define G2SB_SWITCH_CLKEN_OVERIDE_0_BBLT_CLKEN_OVR_CLK_GATED                    _MK_ENUM_CONST(0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_BBLT_CLKEN_OVR_CLK_ALWAYS_ON                        _MK_ENUM_CONST(1)

#define G2SB_SWITCH_CLKEN_OVERIDE_0_SRC_CLKEN_OVR_SHIFT                 _MK_SHIFT_CONST(11)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_SRC_CLKEN_OVR_FIELD                 _MK_FIELD_CONST(0x1, G2SB_SWITCH_CLKEN_OVERIDE_0_SRC_CLKEN_OVR_SHIFT)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_SRC_CLKEN_OVR_RANGE                 11:11
#define G2SB_SWITCH_CLKEN_OVERIDE_0_SRC_CLKEN_OVR_WOFFSET                       0x0
#define G2SB_SWITCH_CLKEN_OVERIDE_0_SRC_CLKEN_OVR_DEFAULT                       _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_SRC_CLKEN_OVR_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_SRC_CLKEN_OVR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_SRC_CLKEN_OVR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_SRC_CLKEN_OVR_INIT_ENUM                     CLK_GATED
#define G2SB_SWITCH_CLKEN_OVERIDE_0_SRC_CLKEN_OVR_CLK_GATED                     _MK_ENUM_CONST(0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_SRC_CLKEN_OVR_CLK_ALWAYS_ON                 _MK_ENUM_CONST(1)

#define G2SB_SWITCH_CLKEN_OVERIDE_0_SRCR_CLKEN_OVR_SHIFT                        _MK_SHIFT_CONST(12)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_SRCR_CLKEN_OVR_FIELD                        _MK_FIELD_CONST(0x1, G2SB_SWITCH_CLKEN_OVERIDE_0_SRCR_CLKEN_OVR_SHIFT)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_SRCR_CLKEN_OVR_RANGE                        12:12
#define G2SB_SWITCH_CLKEN_OVERIDE_0_SRCR_CLKEN_OVR_WOFFSET                      0x0
#define G2SB_SWITCH_CLKEN_OVERIDE_0_SRCR_CLKEN_OVR_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_SRCR_CLKEN_OVR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_SRCR_CLKEN_OVR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_SRCR_CLKEN_OVR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_SRCR_CLKEN_OVR_INIT_ENUM                    CLK_GATED
#define G2SB_SWITCH_CLKEN_OVERIDE_0_SRCR_CLKEN_OVR_CLK_GATED                    _MK_ENUM_CONST(0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_SRCR_CLKEN_OVR_CLK_ALWAYS_ON                        _MK_ENUM_CONST(1)

#define G2SB_SWITCH_CLKEN_OVERIDE_0_PATR_CLKEN_OVR_SHIFT                        _MK_SHIFT_CONST(13)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_PATR_CLKEN_OVR_FIELD                        _MK_FIELD_CONST(0x1, G2SB_SWITCH_CLKEN_OVERIDE_0_PATR_CLKEN_OVR_SHIFT)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_PATR_CLKEN_OVR_RANGE                        13:13
#define G2SB_SWITCH_CLKEN_OVERIDE_0_PATR_CLKEN_OVR_WOFFSET                      0x0
#define G2SB_SWITCH_CLKEN_OVERIDE_0_PATR_CLKEN_OVR_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_PATR_CLKEN_OVR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_PATR_CLKEN_OVR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_PATR_CLKEN_OVR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_PATR_CLKEN_OVR_INIT_ENUM                    CLK_GATED
#define G2SB_SWITCH_CLKEN_OVERIDE_0_PATR_CLKEN_OVR_CLK_GATED                    _MK_ENUM_CONST(0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_PATR_CLKEN_OVR_CLK_ALWAYS_ON                        _MK_ENUM_CONST(1)

#define G2SB_SWITCH_CLKEN_OVERIDE_0_DSTR_CLKEN_OVR_SHIFT                        _MK_SHIFT_CONST(14)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_DSTR_CLKEN_OVR_FIELD                        _MK_FIELD_CONST(0x1, G2SB_SWITCH_CLKEN_OVERIDE_0_DSTR_CLKEN_OVR_SHIFT)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_DSTR_CLKEN_OVR_RANGE                        14:14
#define G2SB_SWITCH_CLKEN_OVERIDE_0_DSTR_CLKEN_OVR_WOFFSET                      0x0
#define G2SB_SWITCH_CLKEN_OVERIDE_0_DSTR_CLKEN_OVR_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_DSTR_CLKEN_OVR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_DSTR_CLKEN_OVR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_DSTR_CLKEN_OVR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_DSTR_CLKEN_OVR_INIT_ENUM                    CLK_GATED
#define G2SB_SWITCH_CLKEN_OVERIDE_0_DSTR_CLKEN_OVR_CLK_GATED                    _MK_ENUM_CONST(0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_DSTR_CLKEN_OVR_CLK_ALWAYS_ON                        _MK_ENUM_CONST(1)

#define G2SB_SWITCH_CLKEN_OVERIDE_0_FR_CLKEN_OVR_SHIFT                  _MK_SHIFT_CONST(15)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_FR_CLKEN_OVR_FIELD                  _MK_FIELD_CONST(0x1, G2SB_SWITCH_CLKEN_OVERIDE_0_FR_CLKEN_OVR_SHIFT)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_FR_CLKEN_OVR_RANGE                  15:15
#define G2SB_SWITCH_CLKEN_OVERIDE_0_FR_CLKEN_OVR_WOFFSET                        0x0
#define G2SB_SWITCH_CLKEN_OVERIDE_0_FR_CLKEN_OVR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_FR_CLKEN_OVR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_FR_CLKEN_OVR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_FR_CLKEN_OVR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_FR_CLKEN_OVR_INIT_ENUM                      CLK_GATED
#define G2SB_SWITCH_CLKEN_OVERIDE_0_FR_CLKEN_OVR_CLK_GATED                      _MK_ENUM_CONST(0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_FR_CLKEN_OVR_CLK_ALWAYS_ON                  _MK_ENUM_CONST(1)

#define G2SB_SWITCH_CLKEN_OVERIDE_0_LINE_CLKEN_OVR_SHIFT                        _MK_SHIFT_CONST(16)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_LINE_CLKEN_OVR_FIELD                        _MK_FIELD_CONST(0x1, G2SB_SWITCH_CLKEN_OVERIDE_0_LINE_CLKEN_OVR_SHIFT)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_LINE_CLKEN_OVR_RANGE                        16:16
#define G2SB_SWITCH_CLKEN_OVERIDE_0_LINE_CLKEN_OVR_WOFFSET                      0x0
#define G2SB_SWITCH_CLKEN_OVERIDE_0_LINE_CLKEN_OVR_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_LINE_CLKEN_OVR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_LINE_CLKEN_OVR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_LINE_CLKEN_OVR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_LINE_CLKEN_OVR_INIT_ENUM                    CLK_GATED
#define G2SB_SWITCH_CLKEN_OVERIDE_0_LINE_CLKEN_OVR_CLK_GATED                    _MK_ENUM_CONST(0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_LINE_CLKEN_OVR_CLK_ALWAYS_ON                        _MK_ENUM_CONST(1)

#define G2SB_SWITCH_CLKEN_OVERIDE_0_LINER_CLKEN_OVR_SHIFT                       _MK_SHIFT_CONST(17)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_LINER_CLKEN_OVR_FIELD                       _MK_FIELD_CONST(0x1, G2SB_SWITCH_CLKEN_OVERIDE_0_LINER_CLKEN_OVR_SHIFT)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_LINER_CLKEN_OVR_RANGE                       17:17
#define G2SB_SWITCH_CLKEN_OVERIDE_0_LINER_CLKEN_OVR_WOFFSET                     0x0
#define G2SB_SWITCH_CLKEN_OVERIDE_0_LINER_CLKEN_OVR_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_LINER_CLKEN_OVR_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_LINER_CLKEN_OVR_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_LINER_CLKEN_OVR_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_LINER_CLKEN_OVR_INIT_ENUM                   CLK_GATED
#define G2SB_SWITCH_CLKEN_OVERIDE_0_LINER_CLKEN_OVR_CLK_GATED                   _MK_ENUM_CONST(0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_LINER_CLKEN_OVR_CLK_ALWAYS_ON                       _MK_ENUM_CONST(1)

#define G2SB_SWITCH_CLKEN_OVERIDE_0_VCAA_CLKEN_OVR_SHIFT                        _MK_SHIFT_CONST(18)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_VCAA_CLKEN_OVR_FIELD                        _MK_FIELD_CONST(0x1, G2SB_SWITCH_CLKEN_OVERIDE_0_VCAA_CLKEN_OVR_SHIFT)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_VCAA_CLKEN_OVR_RANGE                        18:18
#define G2SB_SWITCH_CLKEN_OVERIDE_0_VCAA_CLKEN_OVR_WOFFSET                      0x0
#define G2SB_SWITCH_CLKEN_OVERIDE_0_VCAA_CLKEN_OVR_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_VCAA_CLKEN_OVR_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_VCAA_CLKEN_OVR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_VCAA_CLKEN_OVR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_VCAA_CLKEN_OVR_INIT_ENUM                    CLK_GATED
#define G2SB_SWITCH_CLKEN_OVERIDE_0_VCAA_CLKEN_OVR_CLK_GATED                    _MK_ENUM_CONST(0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_VCAA_CLKEN_OVR_CLK_ALWAYS_ON                        _MK_ENUM_CONST(1)

#define G2SB_SWITCH_CLKEN_OVERIDE_0_G2SR2MC_CLKEN_OVR_SHIFT                     _MK_SHIFT_CONST(19)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_G2SR2MC_CLKEN_OVR_FIELD                     _MK_FIELD_CONST(0x1, G2SB_SWITCH_CLKEN_OVERIDE_0_G2SR2MC_CLKEN_OVR_SHIFT)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_G2SR2MC_CLKEN_OVR_RANGE                     19:19
#define G2SB_SWITCH_CLKEN_OVERIDE_0_G2SR2MC_CLKEN_OVR_WOFFSET                   0x0
#define G2SB_SWITCH_CLKEN_OVERIDE_0_G2SR2MC_CLKEN_OVR_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_G2SR2MC_CLKEN_OVR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_G2SR2MC_CLKEN_OVR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_G2SR2MC_CLKEN_OVR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_G2SR2MC_CLKEN_OVR_INIT_ENUM                 CLK_GATED
#define G2SB_SWITCH_CLKEN_OVERIDE_0_G2SR2MC_CLKEN_OVR_CLK_GATED                 _MK_ENUM_CONST(0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_G2SR2MC_CLKEN_OVR_CLK_ALWAYS_ON                     _MK_ENUM_CONST(1)

#define G2SB_SWITCH_CLKEN_OVERIDE_0_G2DR2MC_CLKEN_OVR_SHIFT                     _MK_SHIFT_CONST(20)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_G2DR2MC_CLKEN_OVR_FIELD                     _MK_FIELD_CONST(0x1, G2SB_SWITCH_CLKEN_OVERIDE_0_G2DR2MC_CLKEN_OVR_SHIFT)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_G2DR2MC_CLKEN_OVR_RANGE                     20:20
#define G2SB_SWITCH_CLKEN_OVERIDE_0_G2DR2MC_CLKEN_OVR_WOFFSET                   0x0
#define G2SB_SWITCH_CLKEN_OVERIDE_0_G2DR2MC_CLKEN_OVR_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_G2DR2MC_CLKEN_OVR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_G2DR2MC_CLKEN_OVR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_G2DR2MC_CLKEN_OVR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_G2DR2MC_CLKEN_OVR_INIT_ENUM                 CLK_GATED
#define G2SB_SWITCH_CLKEN_OVERIDE_0_G2DR2MC_CLKEN_OVR_CLK_GATED                 _MK_ENUM_CONST(0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_G2DR2MC_CLKEN_OVR_CLK_ALWAYS_ON                     _MK_ENUM_CONST(1)

#define G2SB_SWITCH_CLKEN_OVERIDE_0_G2PR2MC_CLKEN_OVR_SHIFT                     _MK_SHIFT_CONST(21)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_G2PR2MC_CLKEN_OVR_FIELD                     _MK_FIELD_CONST(0x1, G2SB_SWITCH_CLKEN_OVERIDE_0_G2PR2MC_CLKEN_OVR_SHIFT)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_G2PR2MC_CLKEN_OVR_RANGE                     21:21
#define G2SB_SWITCH_CLKEN_OVERIDE_0_G2PR2MC_CLKEN_OVR_WOFFSET                   0x0
#define G2SB_SWITCH_CLKEN_OVERIDE_0_G2PR2MC_CLKEN_OVR_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_G2PR2MC_CLKEN_OVR_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_G2PR2MC_CLKEN_OVR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_G2PR2MC_CLKEN_OVR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_G2PR2MC_CLKEN_OVR_INIT_ENUM                 CLK_GATED
#define G2SB_SWITCH_CLKEN_OVERIDE_0_G2PR2MC_CLKEN_OVR_CLK_GATED                 _MK_ENUM_CONST(0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_G2PR2MC_CLKEN_OVR_CLK_ALWAYS_ON                     _MK_ENUM_CONST(1)

#define G2SB_SWITCH_CLKEN_OVERIDE_0_SB_CLKEN_OVR_SHIFT                  _MK_SHIFT_CONST(22)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_SB_CLKEN_OVR_FIELD                  _MK_FIELD_CONST(0x1, G2SB_SWITCH_CLKEN_OVERIDE_0_SB_CLKEN_OVR_SHIFT)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_SB_CLKEN_OVR_RANGE                  22:22
#define G2SB_SWITCH_CLKEN_OVERIDE_0_SB_CLKEN_OVR_WOFFSET                        0x0
#define G2SB_SWITCH_CLKEN_OVERIDE_0_SB_CLKEN_OVR_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_SB_CLKEN_OVR_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_SB_CLKEN_OVR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_SB_CLKEN_OVR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_SB_CLKEN_OVR_INIT_ENUM                      CLK_GATED
#define G2SB_SWITCH_CLKEN_OVERIDE_0_SB_CLKEN_OVR_CLK_GATED                      _MK_ENUM_CONST(0)
#define G2SB_SWITCH_CLKEN_OVERIDE_0_SB_CLKEN_OVR_CLK_ALWAYS_ON                  _MK_ENUM_CONST(1)


// Register G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0                 _MK_ADDR_CONST(0xf009)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_SECURE                  0x0
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_WORD_COUNT                      0x1
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_RESET_MASK                      _MK_MASK_CONST(0x3000f)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_READ_MASK                       _MK_MASK_CONST(0x3000f)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_WRITE_MASK                      _MK_MASK_CONST(0x3000f)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_WRCL_MCLE2X_SHIFT                      _MK_SHIFT_CONST(0)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_WRCL_MCLE2X_FIELD                      _MK_FIELD_CONST(0x1, G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_WRCL_MCLE2X_SHIFT)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_WRCL_MCLE2X_RANGE                      0:0
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_WRCL_MCLE2X_WOFFSET                    0x0
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_WRCL_MCLE2X_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_WRCL_MCLE2X_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_WRCL_MCLE2X_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_WRCL_MCLE2X_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_WRCL_MCLE2X_INIT_ENUM                  DISABLE
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_WRCL_MCLE2X_DISABLE                    _MK_ENUM_CONST(0)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_WRCL_MCLE2X_ENABLE                     _MK_ENUM_CONST(1)

#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_RDMC_RDFAST_SHIFT                      _MK_SHIFT_CONST(1)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_RDMC_RDFAST_FIELD                      _MK_FIELD_CONST(0x1, G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_RDMC_RDFAST_SHIFT)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_RDMC_RDFAST_RANGE                      1:1
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_RDMC_RDFAST_WOFFSET                    0x0
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_RDMC_RDFAST_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_RDMC_RDFAST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_RDMC_RDFAST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_RDMC_RDFAST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_RDMC_RDFAST_INIT_ENUM                  DISABLE
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_RDMC_RDFAST_DISABLE                    _MK_ENUM_CONST(0)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_RDMC_RDFAST_ENABLE                     _MK_ENUM_CONST(1)

#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_WRMC_CLLE2X_SHIFT                      _MK_SHIFT_CONST(2)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_WRMC_CLLE2X_FIELD                      _MK_FIELD_CONST(0x1, G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_WRMC_CLLE2X_SHIFT)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_WRMC_CLLE2X_RANGE                      2:2
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_WRMC_CLLE2X_WOFFSET                    0x0
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_WRMC_CLLE2X_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_WRMC_CLLE2X_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_WRMC_CLLE2X_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_WRMC_CLLE2X_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_WRMC_CLLE2X_INIT_ENUM                  DISABLE
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_WRMC_CLLE2X_DISABLE                    _MK_ENUM_CONST(0)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_WRMC_CLLE2X_ENABLE                     _MK_ENUM_CONST(1)

#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_RDCL_RDFAST_SHIFT                      _MK_SHIFT_CONST(3)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_RDCL_RDFAST_FIELD                      _MK_FIELD_CONST(0x1, G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_RDCL_RDFAST_SHIFT)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_RDCL_RDFAST_RANGE                      3:3
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_RDCL_RDFAST_WOFFSET                    0x0
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_RDCL_RDFAST_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_RDCL_RDFAST_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_RDCL_RDFAST_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_RDCL_RDFAST_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_RDCL_RDFAST_INIT_ENUM                  DISABLE
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_RDCL_RDFAST_DISABLE                    _MK_ENUM_CONST(0)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_MCCIF_RDCL_RDFAST_ENABLE                     _MK_ENUM_CONST(1)

#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_WCLK_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(16)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_WCLK_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_WCLK_OVERRIDE_SHIFT)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_WCLK_OVERRIDE_RANGE                  16:16
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_WCLK_OVERRIDE_WOFFSET                        0x0
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_WCLK_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_WCLK_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_WCLK_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_WCLK_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_RCLK_OVERRIDE_SHIFT                  _MK_SHIFT_CONST(17)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_RCLK_OVERRIDE_FIELD                  _MK_FIELD_CONST(0x1, G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_RCLK_OVERRIDE_SHIFT)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_RCLK_OVERRIDE_RANGE                  17:17
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_RCLK_OVERRIDE_WOFFSET                        0x0
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_RCLK_OVERRIDE_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_RCLK_OVERRIDE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_RCLK_OVERRIDE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0_G2_RCLK_OVERRIDE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register G2SB_SWITCH_TIMEOUT_WCOAL_G2_0
#define G2SB_SWITCH_TIMEOUT_WCOAL_G2_0                  _MK_ADDR_CONST(0xf00a)
#define G2SB_SWITCH_TIMEOUT_WCOAL_G2_0_SECURE                   0x0
#define G2SB_SWITCH_TIMEOUT_WCOAL_G2_0_WORD_COUNT                       0x1
#define G2SB_SWITCH_TIMEOUT_WCOAL_G2_0_RESET_VAL                        _MK_MASK_CONST(0x32)
#define G2SB_SWITCH_TIMEOUT_WCOAL_G2_0_RESET_MASK                       _MK_MASK_CONST(0xff)
#define G2SB_SWITCH_TIMEOUT_WCOAL_G2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_TIMEOUT_WCOAL_G2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_TIMEOUT_WCOAL_G2_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define G2SB_SWITCH_TIMEOUT_WCOAL_G2_0_WRITE_MASK                       _MK_MASK_CONST(0xff)
#define G2SB_SWITCH_TIMEOUT_WCOAL_G2_0_G2DW_WCOAL_TMVAL_SHIFT                   _MK_SHIFT_CONST(0)
#define G2SB_SWITCH_TIMEOUT_WCOAL_G2_0_G2DW_WCOAL_TMVAL_FIELD                   _MK_FIELD_CONST(0xff, G2SB_SWITCH_TIMEOUT_WCOAL_G2_0_G2DW_WCOAL_TMVAL_SHIFT)
#define G2SB_SWITCH_TIMEOUT_WCOAL_G2_0_G2DW_WCOAL_TMVAL_RANGE                   7:0
#define G2SB_SWITCH_TIMEOUT_WCOAL_G2_0_G2DW_WCOAL_TMVAL_WOFFSET                 0x0
#define G2SB_SWITCH_TIMEOUT_WCOAL_G2_0_G2DW_WCOAL_TMVAL_DEFAULT                 _MK_MASK_CONST(0x32)
#define G2SB_SWITCH_TIMEOUT_WCOAL_G2_0_G2DW_WCOAL_TMVAL_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define G2SB_SWITCH_TIMEOUT_WCOAL_G2_0_G2DW_WCOAL_TMVAL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_TIMEOUT_WCOAL_G2_0_G2DW_WCOAL_TMVAL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register G2SB_SWITCH_MCCIF_G2PR_HYST_0
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0                   _MK_ADDR_CONST(0xf00b)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_SECURE                    0x0
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_WORD_COUNT                        0x1
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_RESET_VAL                         _MK_MASK_CONST(0xcf08ff06)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_REQ_TM_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_REQ_TM_FIELD                     _MK_FIELD_CONST(0xff, G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_REQ_TM_SHIFT)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_REQ_TM_RANGE                     7:0
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_REQ_TM_WOFFSET                   0x0
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_REQ_TM_DEFAULT                   _MK_MASK_CONST(0x6)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_REQ_TM_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_REQ_TM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_REQ_TM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_DHYST_TM_SHIFT                        _MK_SHIFT_CONST(8)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_DHYST_TM_FIELD                        _MK_FIELD_CONST(0xff, G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_DHYST_TM_SHIFT)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_DHYST_TM_RANGE                        15:8
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_DHYST_TM_WOFFSET                      0x0
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_DHYST_TM_DEFAULT                      _MK_MASK_CONST(0xff)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_DHYST_TM_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_DHYST_TM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_DHYST_TM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_DHYST_TH_SHIFT                        _MK_SHIFT_CONST(16)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_DHYST_TH_FIELD                        _MK_FIELD_CONST(0xff, G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_DHYST_TH_SHIFT)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_DHYST_TH_RANGE                        23:16
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_DHYST_TH_WOFFSET                      0x0
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_DHYST_TH_DEFAULT                      _MK_MASK_CONST(0x8)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_DHYST_TH_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_DHYST_TH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_DHYST_TH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_TM_SHIFT                 _MK_SHIFT_CONST(24)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_TM_FIELD                 _MK_FIELD_CONST(0xf, G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_TM_SHIFT)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_TM_RANGE                 27:24
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_TM_WOFFSET                       0x0
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_TM_DEFAULT                       _MK_MASK_CONST(0xf)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_TM_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_TM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_TM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_REQ_TH_SHIFT                     _MK_SHIFT_CONST(28)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_REQ_TH_FIELD                     _MK_FIELD_CONST(0x7, G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_REQ_TH_SHIFT)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_REQ_TH_RANGE                     30:28
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_REQ_TH_WOFFSET                   0x0
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_REQ_TH_DEFAULT                   _MK_MASK_CONST(0x4)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_REQ_TH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_REQ_TH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_REQ_TH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_EN_SHIFT                 _MK_SHIFT_CONST(31)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_EN_FIELD                 _MK_FIELD_CONST(0x1, G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_EN_SHIFT)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_EN_RANGE                 31:31
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_EN_WOFFSET                       0x0
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_EN_DEFAULT                       _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_EN_INIT_ENUM                     ENABLE
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_EN_ENABLE                        _MK_ENUM_CONST(1)
#define G2SB_SWITCH_MCCIF_G2PR_HYST_0_CBR_G2PR2MC_HYST_EN_DISABLE                       _MK_ENUM_CONST(0)


// Register G2SB_SWITCH_MCCIF_G2SR_HYST_0
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0                   _MK_ADDR_CONST(0xf00c)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_SECURE                    0x0
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_WORD_COUNT                        0x1
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_RESET_VAL                         _MK_MASK_CONST(0xcf08ff06)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_REQ_TM_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_REQ_TM_FIELD                     _MK_FIELD_CONST(0xff, G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_REQ_TM_SHIFT)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_REQ_TM_RANGE                     7:0
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_REQ_TM_WOFFSET                   0x0
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_REQ_TM_DEFAULT                   _MK_MASK_CONST(0x6)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_REQ_TM_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_REQ_TM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_REQ_TM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_DHYST_TM_SHIFT                        _MK_SHIFT_CONST(8)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_DHYST_TM_FIELD                        _MK_FIELD_CONST(0xff, G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_DHYST_TM_SHIFT)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_DHYST_TM_RANGE                        15:8
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_DHYST_TM_WOFFSET                      0x0
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_DHYST_TM_DEFAULT                      _MK_MASK_CONST(0xff)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_DHYST_TM_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_DHYST_TM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_DHYST_TM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_DHYST_TH_SHIFT                        _MK_SHIFT_CONST(16)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_DHYST_TH_FIELD                        _MK_FIELD_CONST(0xff, G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_DHYST_TH_SHIFT)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_DHYST_TH_RANGE                        23:16
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_DHYST_TH_WOFFSET                      0x0
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_DHYST_TH_DEFAULT                      _MK_MASK_CONST(0x8)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_DHYST_TH_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_DHYST_TH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_DHYST_TH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_TM_SHIFT                 _MK_SHIFT_CONST(24)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_TM_FIELD                 _MK_FIELD_CONST(0xf, G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_TM_SHIFT)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_TM_RANGE                 27:24
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_TM_WOFFSET                       0x0
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_TM_DEFAULT                       _MK_MASK_CONST(0xf)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_TM_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_TM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_TM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_REQ_TH_SHIFT                     _MK_SHIFT_CONST(28)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_REQ_TH_FIELD                     _MK_FIELD_CONST(0x7, G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_REQ_TH_SHIFT)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_REQ_TH_RANGE                     30:28
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_REQ_TH_WOFFSET                   0x0
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_REQ_TH_DEFAULT                   _MK_MASK_CONST(0x4)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_REQ_TH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_REQ_TH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_REQ_TH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_EN_SHIFT                 _MK_SHIFT_CONST(31)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_EN_FIELD                 _MK_FIELD_CONST(0x1, G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_EN_SHIFT)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_EN_RANGE                 31:31
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_EN_WOFFSET                       0x0
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_EN_DEFAULT                       _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_EN_INIT_ENUM                     ENABLE
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_EN_ENABLE                        _MK_ENUM_CONST(1)
#define G2SB_SWITCH_MCCIF_G2SR_HYST_0_CBR_G2SR2MC_HYST_EN_DISABLE                       _MK_ENUM_CONST(0)


// Register G2SB_SWITCH_MCCIF_G2DR_HYST_0
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0                   _MK_ADDR_CONST(0xf00d)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_SECURE                    0x0
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_WORD_COUNT                        0x1
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_RESET_VAL                         _MK_MASK_CONST(0xcf04ff06)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_RESET_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_REQ_TM_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_REQ_TM_FIELD                     _MK_FIELD_CONST(0xff, G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_REQ_TM_SHIFT)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_REQ_TM_RANGE                     7:0
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_REQ_TM_WOFFSET                   0x0
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_REQ_TM_DEFAULT                   _MK_MASK_CONST(0x6)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_REQ_TM_DEFAULT_MASK                      _MK_MASK_CONST(0xff)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_REQ_TM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_REQ_TM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_DHYST_TM_SHIFT                        _MK_SHIFT_CONST(8)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_DHYST_TM_FIELD                        _MK_FIELD_CONST(0xff, G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_DHYST_TM_SHIFT)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_DHYST_TM_RANGE                        15:8
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_DHYST_TM_WOFFSET                      0x0
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_DHYST_TM_DEFAULT                      _MK_MASK_CONST(0xff)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_DHYST_TM_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_DHYST_TM_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_DHYST_TM_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_DHYST_TH_SHIFT                        _MK_SHIFT_CONST(16)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_DHYST_TH_FIELD                        _MK_FIELD_CONST(0xff, G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_DHYST_TH_SHIFT)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_DHYST_TH_RANGE                        23:16
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_DHYST_TH_WOFFSET                      0x0
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_DHYST_TH_DEFAULT                      _MK_MASK_CONST(0x4)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_DHYST_TH_DEFAULT_MASK                 _MK_MASK_CONST(0xff)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_DHYST_TH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_DHYST_TH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_TM_SHIFT                 _MK_SHIFT_CONST(24)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_TM_FIELD                 _MK_FIELD_CONST(0xf, G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_TM_SHIFT)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_TM_RANGE                 27:24
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_TM_WOFFSET                       0x0
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_TM_DEFAULT                       _MK_MASK_CONST(0xf)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_TM_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_TM_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_TM_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_REQ_TH_SHIFT                     _MK_SHIFT_CONST(28)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_REQ_TH_FIELD                     _MK_FIELD_CONST(0x7, G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_REQ_TH_SHIFT)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_REQ_TH_RANGE                     30:28
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_REQ_TH_WOFFSET                   0x0
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_REQ_TH_DEFAULT                   _MK_MASK_CONST(0x4)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_REQ_TH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_REQ_TH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_REQ_TH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_EN_SHIFT                 _MK_SHIFT_CONST(31)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_EN_FIELD                 _MK_FIELD_CONST(0x1, G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_EN_SHIFT)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_EN_RANGE                 31:31
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_EN_WOFFSET                       0x0
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_EN_DEFAULT                       _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_EN_INIT_ENUM                     ENABLE
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_EN_ENABLE                        _MK_ENUM_CONST(1)
#define G2SB_SWITCH_MCCIF_G2DR_HYST_0_CSR_G2DR2MC_HYST_EN_DISABLE                       _MK_ENUM_CONST(0)


// Register G2SB_SWITCH_MCCIF_G2DW_HYST_0
#define G2SB_SWITCH_MCCIF_G2DW_HYST_0                   _MK_ADDR_CONST(0xf00e)
#define G2SB_SWITCH_MCCIF_G2DW_HYST_0_SECURE                    0x0
#define G2SB_SWITCH_MCCIF_G2DW_HYST_0_WORD_COUNT                        0x1
#define G2SB_SWITCH_MCCIF_G2DW_HYST_0_RESET_VAL                         _MK_MASK_CONST(0xc0000030)
#define G2SB_SWITCH_MCCIF_G2DW_HYST_0_RESET_MASK                        _MK_MASK_CONST(0xf0000fff)
#define G2SB_SWITCH_MCCIF_G2DW_HYST_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_MCCIF_G2DW_HYST_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_MCCIF_G2DW_HYST_0_READ_MASK                         _MK_MASK_CONST(0xf0000fff)
#define G2SB_SWITCH_MCCIF_G2DW_HYST_0_WRITE_MASK                        _MK_MASK_CONST(0xf0000fff)
#define G2SB_SWITCH_MCCIF_G2DW_HYST_0_CCW_G2DW2MC_HYST_REQ_TM_SHIFT                     _MK_SHIFT_CONST(0)
#define G2SB_SWITCH_MCCIF_G2DW_HYST_0_CCW_G2DW2MC_HYST_REQ_TM_FIELD                     _MK_FIELD_CONST(0xfff, G2SB_SWITCH_MCCIF_G2DW_HYST_0_CCW_G2DW2MC_HYST_REQ_TM_SHIFT)
#define G2SB_SWITCH_MCCIF_G2DW_HYST_0_CCW_G2DW2MC_HYST_REQ_TM_RANGE                     11:0
#define G2SB_SWITCH_MCCIF_G2DW_HYST_0_CCW_G2DW2MC_HYST_REQ_TM_WOFFSET                   0x0
#define G2SB_SWITCH_MCCIF_G2DW_HYST_0_CCW_G2DW2MC_HYST_REQ_TM_DEFAULT                   _MK_MASK_CONST(0x30)
#define G2SB_SWITCH_MCCIF_G2DW_HYST_0_CCW_G2DW2MC_HYST_REQ_TM_DEFAULT_MASK                      _MK_MASK_CONST(0xfff)
#define G2SB_SWITCH_MCCIF_G2DW_HYST_0_CCW_G2DW2MC_HYST_REQ_TM_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_MCCIF_G2DW_HYST_0_CCW_G2DW2MC_HYST_REQ_TM_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define G2SB_SWITCH_MCCIF_G2DW_HYST_0_CCW_G2DW2MC_HYST_REQ_TH_SHIFT                     _MK_SHIFT_CONST(28)
#define G2SB_SWITCH_MCCIF_G2DW_HYST_0_CCW_G2DW2MC_HYST_REQ_TH_FIELD                     _MK_FIELD_CONST(0x7, G2SB_SWITCH_MCCIF_G2DW_HYST_0_CCW_G2DW2MC_HYST_REQ_TH_SHIFT)
#define G2SB_SWITCH_MCCIF_G2DW_HYST_0_CCW_G2DW2MC_HYST_REQ_TH_RANGE                     30:28
#define G2SB_SWITCH_MCCIF_G2DW_HYST_0_CCW_G2DW2MC_HYST_REQ_TH_WOFFSET                   0x0
#define G2SB_SWITCH_MCCIF_G2DW_HYST_0_CCW_G2DW2MC_HYST_REQ_TH_DEFAULT                   _MK_MASK_CONST(0x4)
#define G2SB_SWITCH_MCCIF_G2DW_HYST_0_CCW_G2DW2MC_HYST_REQ_TH_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define G2SB_SWITCH_MCCIF_G2DW_HYST_0_CCW_G2DW2MC_HYST_REQ_TH_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_MCCIF_G2DW_HYST_0_CCW_G2DW2MC_HYST_REQ_TH_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define G2SB_SWITCH_MCCIF_G2DW_HYST_0_CCW_G2DW2MC_HYST_EN_SHIFT                 _MK_SHIFT_CONST(31)
#define G2SB_SWITCH_MCCIF_G2DW_HYST_0_CCW_G2DW2MC_HYST_EN_FIELD                 _MK_FIELD_CONST(0x1, G2SB_SWITCH_MCCIF_G2DW_HYST_0_CCW_G2DW2MC_HYST_EN_SHIFT)
#define G2SB_SWITCH_MCCIF_G2DW_HYST_0_CCW_G2DW2MC_HYST_EN_RANGE                 31:31
#define G2SB_SWITCH_MCCIF_G2DW_HYST_0_CCW_G2DW2MC_HYST_EN_WOFFSET                       0x0
#define G2SB_SWITCH_MCCIF_G2DW_HYST_0_CCW_G2DW2MC_HYST_EN_DEFAULT                       _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_MCCIF_G2DW_HYST_0_CCW_G2DW2MC_HYST_EN_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define G2SB_SWITCH_MCCIF_G2DW_HYST_0_CCW_G2DW2MC_HYST_EN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_MCCIF_G2DW_HYST_0_CCW_G2DW2MC_HYST_EN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define G2SB_SWITCH_MCCIF_G2DW_HYST_0_CCW_G2DW2MC_HYST_EN_INIT_ENUM                     ENABLE
#define G2SB_SWITCH_MCCIF_G2DW_HYST_0_CCW_G2DW2MC_HYST_EN_ENABLE                        _MK_ENUM_CONST(1)
#define G2SB_SWITCH_MCCIF_G2DW_HYST_0_CCW_G2DW2MC_HYST_EN_DISABLE                       _MK_ENUM_CONST(0)


// Packet SB2G2_DST_WRITE_PKT
#define SB2G2_DST_WRITE_PKT_SIZE 144

#define SB2G2_DST_WRITE_PKT_DATA0_SHIFT                 _MK_SHIFT_CONST(0)
#define SB2G2_DST_WRITE_PKT_DATA0_FIELD                 _MK_FIELD_CONST(0xffffffff, SB2G2_DST_WRITE_PKT_DATA0_SHIFT)
#define SB2G2_DST_WRITE_PKT_DATA0_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define SB2G2_DST_WRITE_PKT_DATA0_ROW                   0

#define SB2G2_DST_WRITE_PKT_DATA1_SHIFT                 _MK_SHIFT_CONST(32)
#define SB2G2_DST_WRITE_PKT_DATA1_FIELD                 _MK_FIELD_CONST(0xffffffff, SB2G2_DST_WRITE_PKT_DATA1_SHIFT)
#define SB2G2_DST_WRITE_PKT_DATA1_RANGE                 _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define SB2G2_DST_WRITE_PKT_DATA1_ROW                   0

#define SB2G2_DST_WRITE_PKT_DATA2_SHIFT                 _MK_SHIFT_CONST(64)
#define SB2G2_DST_WRITE_PKT_DATA2_FIELD                 _MK_FIELD_CONST(0xffffffff, SB2G2_DST_WRITE_PKT_DATA2_SHIFT)
#define SB2G2_DST_WRITE_PKT_DATA2_RANGE                 _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define SB2G2_DST_WRITE_PKT_DATA2_ROW                   0

#define SB2G2_DST_WRITE_PKT_DATA3_SHIFT                 _MK_SHIFT_CONST(96)
#define SB2G2_DST_WRITE_PKT_DATA3_FIELD                 _MK_FIELD_CONST(0xffffffff, SB2G2_DST_WRITE_PKT_DATA3_SHIFT)
#define SB2G2_DST_WRITE_PKT_DATA3_RANGE                 _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(96)
#define SB2G2_DST_WRITE_PKT_DATA3_ROW                   0

#define SB2G2_DST_WRITE_PKT_BE_SHIFT                    _MK_SHIFT_CONST(128)
#define SB2G2_DST_WRITE_PKT_BE_FIELD                    _MK_FIELD_CONST(0xffff, SB2G2_DST_WRITE_PKT_BE_SHIFT)
#define SB2G2_DST_WRITE_PKT_BE_RANGE                    _MK_SHIFT_CONST(143):_MK_SHIFT_CONST(128)
#define SB2G2_DST_WRITE_PKT_BE_ROW                      0


// Packet G22SB_SRC_DST_READ_PKT
#define G22SB_SRC_DST_READ_PKT_SIZE 128

#define G22SB_SRC_DST_READ_PKT_DATA0_SHIFT                      _MK_SHIFT_CONST(0)
#define G22SB_SRC_DST_READ_PKT_DATA0_FIELD                      _MK_FIELD_CONST(0xffffffff, G22SB_SRC_DST_READ_PKT_DATA0_SHIFT)
#define G22SB_SRC_DST_READ_PKT_DATA0_RANGE                      _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define G22SB_SRC_DST_READ_PKT_DATA0_ROW                        0

#define G22SB_SRC_DST_READ_PKT_DATA1_SHIFT                      _MK_SHIFT_CONST(32)
#define G22SB_SRC_DST_READ_PKT_DATA1_FIELD                      _MK_FIELD_CONST(0xffffffff, G22SB_SRC_DST_READ_PKT_DATA1_SHIFT)
#define G22SB_SRC_DST_READ_PKT_DATA1_RANGE                      _MK_SHIFT_CONST(63):_MK_SHIFT_CONST(32)
#define G22SB_SRC_DST_READ_PKT_DATA1_ROW                        0

#define G22SB_SRC_DST_READ_PKT_DATA2_SHIFT                      _MK_SHIFT_CONST(64)
#define G22SB_SRC_DST_READ_PKT_DATA2_FIELD                      _MK_FIELD_CONST(0xffffffff, G22SB_SRC_DST_READ_PKT_DATA2_SHIFT)
#define G22SB_SRC_DST_READ_PKT_DATA2_RANGE                      _MK_SHIFT_CONST(95):_MK_SHIFT_CONST(64)
#define G22SB_SRC_DST_READ_PKT_DATA2_ROW                        0

#define G22SB_SRC_DST_READ_PKT_DATA3_SHIFT                      _MK_SHIFT_CONST(96)
#define G22SB_SRC_DST_READ_PKT_DATA3_FIELD                      _MK_FIELD_CONST(0xffffffff, G22SB_SRC_DST_READ_PKT_DATA3_SHIFT)
#define G22SB_SRC_DST_READ_PKT_DATA3_RANGE                      _MK_SHIFT_CONST(127):_MK_SHIFT_CONST(96)
#define G22SB_SRC_DST_READ_PKT_DATA3_ROW                        0


// Packet G22SB_HST_READ_PKT
#define G22SB_HST_READ_PKT_SIZE 32

#define G22SB_HST_READ_PKT_DATA0_SHIFT                  _MK_SHIFT_CONST(0)
#define G22SB_HST_READ_PKT_DATA0_FIELD                  _MK_FIELD_CONST(0xffffffff, G22SB_HST_READ_PKT_DATA0_SHIFT)
#define G22SB_HST_READ_PKT_DATA0_RANGE                  _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define G22SB_HST_READ_PKT_DATA0_ROW                    0


// Packet G2VCAA_RESOLVE_PKT
#define G2VCAA_RESOLVE_PKT_SIZE 42

#define G2VCAA_RESOLVE_PKT_VCAA_SHIFT                   _MK_SHIFT_CONST(0)
#define G2VCAA_RESOLVE_PKT_VCAA_FIELD                   _MK_FIELD_CONST(0xffffffff, G2VCAA_RESOLVE_PKT_VCAA_SHIFT)
#define G2VCAA_RESOLVE_PKT_VCAA_RANGE                   _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(0)
#define G2VCAA_RESOLVE_PKT_VCAA_ROW                     0

#define G2VCAA_RESOLVE_PKT_LOADUP_SHIFT                 _MK_SHIFT_CONST(32)
#define G2VCAA_RESOLVE_PKT_LOADUP_FIELD                 _MK_FIELD_CONST(0x1, G2VCAA_RESOLVE_PKT_LOADUP_SHIFT)
#define G2VCAA_RESOLVE_PKT_LOADUP_RANGE                 _MK_SHIFT_CONST(32):_MK_SHIFT_CONST(32)
#define G2VCAA_RESOLVE_PKT_LOADUP_ROW                   0

#define G2VCAA_RESOLVE_PKT_LOADDOWN_SHIFT                       _MK_SHIFT_CONST(33)
#define G2VCAA_RESOLVE_PKT_LOADDOWN_FIELD                       _MK_FIELD_CONST(0x1, G2VCAA_RESOLVE_PKT_LOADDOWN_SHIFT)
#define G2VCAA_RESOLVE_PKT_LOADDOWN_RANGE                       _MK_SHIFT_CONST(33):_MK_SHIFT_CONST(33)
#define G2VCAA_RESOLVE_PKT_LOADDOWN_ROW                 0

#define G2VCAA_RESOLVE_PKT_SKIPWORD_SHIFT                       _MK_SHIFT_CONST(34)
#define G2VCAA_RESOLVE_PKT_SKIPWORD_FIELD                       _MK_FIELD_CONST(0xff, G2VCAA_RESOLVE_PKT_SKIPWORD_SHIFT)
#define G2VCAA_RESOLVE_PKT_SKIPWORD_RANGE                       _MK_SHIFT_CONST(41):_MK_SHIFT_CONST(34)
#define G2VCAA_RESOLVE_PKT_SKIPWORD_ROW                 0


// Packet G2VCAA_R8G8B8A8
#define G2VCAA_R8G8B8A8_SIZE 32

#define G2VCAA_R8G8B8A8_R_SHIFT                 _MK_SHIFT_CONST(0)
#define G2VCAA_R8G8B8A8_R_FIELD                 _MK_FIELD_CONST(0xff, G2VCAA_R8G8B8A8_R_SHIFT)
#define G2VCAA_R8G8B8A8_R_RANGE                 _MK_SHIFT_CONST(7):_MK_SHIFT_CONST(0)
#define G2VCAA_R8G8B8A8_R_ROW                   0

#define G2VCAA_R8G8B8A8_G_SHIFT                 _MK_SHIFT_CONST(8)
#define G2VCAA_R8G8B8A8_G_FIELD                 _MK_FIELD_CONST(0xff, G2VCAA_R8G8B8A8_G_SHIFT)
#define G2VCAA_R8G8B8A8_G_RANGE                 _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(8)
#define G2VCAA_R8G8B8A8_G_ROW                   0

#define G2VCAA_R8G8B8A8_B_SHIFT                 _MK_SHIFT_CONST(16)
#define G2VCAA_R8G8B8A8_B_FIELD                 _MK_FIELD_CONST(0xff, G2VCAA_R8G8B8A8_B_SHIFT)
#define G2VCAA_R8G8B8A8_B_RANGE                 _MK_SHIFT_CONST(23):_MK_SHIFT_CONST(16)
#define G2VCAA_R8G8B8A8_B_ROW                   0

#define G2VCAA_R8G8B8A8_A_SHIFT                 _MK_SHIFT_CONST(24)
#define G2VCAA_R8G8B8A8_A_FIELD                 _MK_FIELD_CONST(0xff, G2VCAA_R8G8B8A8_A_SHIFT)
#define G2VCAA_R8G8B8A8_A_RANGE                 _MK_SHIFT_CONST(31):_MK_SHIFT_CONST(24)
#define G2VCAA_R8G8B8A8_A_ROW                   0


// Packet G2VCAA_B5G6R5
#define G2VCAA_B5G6R5_SIZE 16

#define G2VCAA_B5G6R5_B_SHIFT                   _MK_SHIFT_CONST(0)
#define G2VCAA_B5G6R5_B_FIELD                   _MK_FIELD_CONST(0x1f, G2VCAA_B5G6R5_B_SHIFT)
#define G2VCAA_B5G6R5_B_RANGE                   _MK_SHIFT_CONST(4):_MK_SHIFT_CONST(0)
#define G2VCAA_B5G6R5_B_ROW                     0

#define G2VCAA_B5G6R5_G_SHIFT                   _MK_SHIFT_CONST(5)
#define G2VCAA_B5G6R5_G_FIELD                   _MK_FIELD_CONST(0x3f, G2VCAA_B5G6R5_G_SHIFT)
#define G2VCAA_B5G6R5_G_RANGE                   _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(5)
#define G2VCAA_B5G6R5_G_ROW                     0

#define G2VCAA_B5G6R5_R_SHIFT                   _MK_SHIFT_CONST(11)
#define G2VCAA_B5G6R5_R_FIELD                   _MK_FIELD_CONST(0x1f, G2VCAA_B5G6R5_R_SHIFT)
#define G2VCAA_B5G6R5_R_RANGE                   _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(11)
#define G2VCAA_B5G6R5_R_ROW                     0


// Packet G2VCAA_A1B5G5R5
#define G2VCAA_A1B5G5R5_SIZE 16

#define G2VCAA_A1B5G5R5_A_SHIFT                 _MK_SHIFT_CONST(0)
#define G2VCAA_A1B5G5R5_A_FIELD                 _MK_FIELD_CONST(0x1, G2VCAA_A1B5G5R5_A_SHIFT)
#define G2VCAA_A1B5G5R5_A_RANGE                 _MK_SHIFT_CONST(0):_MK_SHIFT_CONST(0)
#define G2VCAA_A1B5G5R5_A_ROW                   0

#define G2VCAA_A1B5G5R5_B_SHIFT                 _MK_SHIFT_CONST(1)
#define G2VCAA_A1B5G5R5_B_FIELD                 _MK_FIELD_CONST(0x1f, G2VCAA_A1B5G5R5_B_SHIFT)
#define G2VCAA_A1B5G5R5_B_RANGE                 _MK_SHIFT_CONST(5):_MK_SHIFT_CONST(1)
#define G2VCAA_A1B5G5R5_B_ROW                   0

#define G2VCAA_A1B5G5R5_G_SHIFT                 _MK_SHIFT_CONST(6)
#define G2VCAA_A1B5G5R5_G_FIELD                 _MK_FIELD_CONST(0x1f, G2VCAA_A1B5G5R5_G_SHIFT)
#define G2VCAA_A1B5G5R5_G_RANGE                 _MK_SHIFT_CONST(10):_MK_SHIFT_CONST(6)
#define G2VCAA_A1B5G5R5_G_ROW                   0

#define G2VCAA_A1B5G5R5_R_SHIFT                 _MK_SHIFT_CONST(11)
#define G2VCAA_A1B5G5R5_R_FIELD                 _MK_FIELD_CONST(0x1f, G2VCAA_A1B5G5R5_R_SHIFT)
#define G2VCAA_A1B5G5R5_R_RANGE                 _MK_SHIFT_CONST(15):_MK_SHIFT_CONST(11)
#define G2VCAA_A1B5G5R5_R_ROW                   0


//
// REGISTER LIST
//
#define LIST_ARG2SB_REGS(_op_) \
_op_(G2SB_INCR_SYNCPT_0) \
_op_(G2SB_INCR_SYNCPT_CNTRL_0) \
_op_(G2SB_INCR_SYNCPT_ERROR_0) \
_op_(G2SB_G2CLASSCHANNEL_REGONLY_0) \
_op_(G2SB_G2TRIGGER_0) \
_op_(G2SB_G2TRIGGER1_0) \
_op_(G2SB_G2TRIGGER2_0) \
_op_(G2SB_G2CMDSEL_0) \
_op_(G2SB_G2RAISE_0) \
_op_(G2SB_G2HOSTSET_0) \
_op_(G2SB_G2HOSTFIFO_0) \
_op_(G2SB_G2VDDA_0) \
_op_(G2SB_G2VDDAINI_0) \
_op_(G2SB_G2HDDA_0) \
_op_(G2SB_G2HDDAINILS_0) \
_op_(G2SB_G2CSCFIRST_0) \
_op_(G2SB_G2CSCSECOND_0) \
_op_(G2SB_G2CSCTHIRD_0) \
_op_(G2SB_G2CMKEYL_0) \
_op_(G2SB_G2CMKEYU_0) \
_op_(G2SB_G2UBA_A_0) \
_op_(G2SB_G2VBA_A_0) \
_op_(G2SB_G2SBFORMAT_0) \
_op_(G2SB_G2CONTROLSB_0) \
_op_(G2SB_G2CONTROLSECOND_0) \
_op_(G2SB_G2CONTROLMAIN_0) \
_op_(G2SB_G2ROPFADE_0) \
_op_(G2SB_G2ALPHABLEND_0) \
_op_(G2SB_G2CLIPLEFTTOP_0) \
_op_(G2SB_G2CLIPRIGHTBOT_0) \
_op_(G2SB_G2PATPACK_0) \
_op_(G2SB_G2PATPACK_SIZE_0) \
_op_(G2SB_G2PATBA_0) \
_op_(G2SB_G2PATOS_0) \
_op_(G2SB_G2PATBGC_0) \
_op_(G2SB_G2PATFGC_0) \
_op_(G2SB_G2PATKEY_0) \
_op_(G2SB_G2DSTBA_0) \
_op_(G2SB_G2DSTBA_B_0) \
_op_(G2SB_G2DSTBA_C_0) \
_op_(G2SB_G2DSTST_0) \
_op_(G2SB_G2SRCPACK_0) \
_op_(G2SB_G2SRCPACK_SIZE_0) \
_op_(G2SB_G2SRCBA_0) \
_op_(G2SB_G2SRCBA_B_0) \
_op_(G2SB_G2SRCST_0) \
_op_(G2SB_G2SRCBGC_0) \
_op_(G2SB_G2SRCFGC_0) \
_op_(G2SB_G2SRCKEY_0) \
_op_(G2SB_G2SRCSIZE_0) \
_op_(G2SB_G2DSTSIZE_0) \
_op_(G2SB_G2SRCPS_0) \
_op_(G2SB_G2DSTPS_0) \
_op_(G2SB_G2CBDES_0) \
_op_(G2SB_G2CBSTRIDE_0) \
_op_(G2SB_G2LINESETTING_0) \
_op_(G2SB_G2LINEDELTAN_0) \
_op_(G2SB_G2LINEDELTAM_0) \
_op_(G2SB_G2LINEPOS_0) \
_op_(G2SB_G2LINELEN_0) \
_op_(G2SB_G2CSCFOURTH_0) \
_op_(G2SB_G2SRCST_B_0) \
_op_(G2SB_G2UVSTRIDE_0) \
_op_(G2SB_G2CBDES2_0) \
_op_(G2SB_G2TILEMODE_0) \
_op_(G2SB_G2PATBASE_0) \
_op_(G2SB_G2SRCBA_SB_SURFBASE_0) \
_op_(G2SB_G2DSTBA_SB_SURFBASE_0) \
_op_(G2SB_G2DSTBA_B_SB_SURFBASE_0) \
_op_(G2SB_G2VBA_A_SB_SURFBASE_0) \
_op_(G2SB_G2UBA_A_SB_SURFBASE_0) \
_op_(G2SB_CTX1_INCR_SYNCPT_0) \
_op_(G2SB_CTX1_INCR_SYNCPT_CNTRL_0) \
_op_(G2SB_CTX1_INCR_SYNCPT_ERROR_0) \
_op_(G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0) \
_op_(G2SB_CTX1_G2TRIGGER_0) \
_op_(G2SB_CTX1_G2TRIGGER1_0) \
_op_(G2SB_CTX1_G2TRIGGER2_0) \
_op_(G2SB_CTX1_G2CMDSEL_0) \
_op_(G2SB_CTX1_G2RAISE_0) \
_op_(G2SB_CTX1_G2HOSTSET_0) \
_op_(G2SB_CTX1_G2HOSTFIFO_0) \
_op_(G2SB_CTX1_G2VDDA_0) \
_op_(G2SB_CTX1_G2VDDAINI_0) \
_op_(G2SB_CTX1_G2HDDA_0) \
_op_(G2SB_CTX1_G2HDDAINILS_0) \
_op_(G2SB_CTX1_G2CSCFIRST_0) \
_op_(G2SB_CTX1_G2CSCSECOND_0) \
_op_(G2SB_CTX1_G2CSCTHIRD_0) \
_op_(G2SB_CTX1_G2CMKEYL_0) \
_op_(G2SB_CTX1_G2CMKEYU_0) \
_op_(G2SB_CTX1_G2UBA_A_0) \
_op_(G2SB_CTX1_G2VBA_A_0) \
_op_(G2SB_CTX1_G2SBFORMAT_0) \
_op_(G2SB_CTX1_G2CONTROLSB_0) \
_op_(G2SB_CTX1_G2CONTROLSECOND_0) \
_op_(G2SB_CTX1_G2CONTROLMAIN_0) \
_op_(G2SB_CTX1_G2ROPFADE_0) \
_op_(G2SB_CTX1_G2ALPHABLEND_0) \
_op_(G2SB_CTX1_G2CLIPLEFTTOP_0) \
_op_(G2SB_CTX1_G2CLIPRIGHTBOT_0) \
_op_(G2SB_CTX1_G2PATPACK_0) \
_op_(G2SB_CTX1_G2PATPACK_SIZE_0) \
_op_(G2SB_CTX1_G2PATBA_0) \
_op_(G2SB_CTX1_G2PATOS_0) \
_op_(G2SB_CTX1_G2PATBGC_0) \
_op_(G2SB_CTX1_G2PATFGC_0) \
_op_(G2SB_CTX1_G2PATKEY_0) \
_op_(G2SB_CTX1_G2DSTBA_0) \
_op_(G2SB_CTX1_G2DSTBA_B_0) \
_op_(G2SB_CTX1_G2DSTBA_C_0) \
_op_(G2SB_CTX1_G2DSTST_0) \
_op_(G2SB_CTX1_G2SRCPACK_0) \
_op_(G2SB_CTX1_G2SRCPACK_SIZE_0) \
_op_(G2SB_CTX1_G2SRCBA_0) \
_op_(G2SB_CTX1_G2SRCBA_B_0) \
_op_(G2SB_CTX1_G2SRCST_0) \
_op_(G2SB_CTX1_G2SRCBGC_0) \
_op_(G2SB_CTX1_G2SRCFGC_0) \
_op_(G2SB_CTX1_G2SRCKEY_0) \
_op_(G2SB_CTX1_G2SRCSIZE_0) \
_op_(G2SB_CTX1_G2DSTSIZE_0) \
_op_(G2SB_CTX1_G2SRCPS_0) \
_op_(G2SB_CTX1_G2DSTPS_0) \
_op_(G2SB_CTX1_G2CBDES_0) \
_op_(G2SB_CTX1_G2CBSTRIDE_0) \
_op_(G2SB_CTX1_G2LINESETTING_0) \
_op_(G2SB_CTX1_G2LINEDELTAN_0) \
_op_(G2SB_CTX1_G2LINEDELTAM_0) \
_op_(G2SB_CTX1_G2LINEPOS_0) \
_op_(G2SB_CTX1_G2LINELEN_0) \
_op_(G2SB_CTX1_G2CSCFOURTH_0) \
_op_(G2SB_CTX1_G2SRCST_B_0) \
_op_(G2SB_CTX1_G2UVSTRIDE_0) \
_op_(G2SB_CTX1_G2CBDES2_0) \
_op_(G2SB_CTX1_G2TILEMODE_0) \
_op_(G2SB_CTX1_G2PATBASE_0) \
_op_(G2SB_CTX1_G2SRCBA_SB_SURFBASE_0) \
_op_(G2SB_CTX1_G2DSTBA_SB_SURFBASE_0) \
_op_(G2SB_CTX1_G2DSTBA_B_SB_SURFBASE_0) \
_op_(G2SB_CTX1_G2VBA_A_SB_SURFBASE_0) \
_op_(G2SB_CTX1_G2UBA_A_SB_SURFBASE_0) \
_op_(G2SB_CTX2_INCR_SYNCPT_0) \
_op_(G2SB_CTX2_INCR_SYNCPT_CNTRL_0) \
_op_(G2SB_CTX2_INCR_SYNCPT_ERROR_0) \
_op_(G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0) \
_op_(G2SB_CTX2_G2TRIGGER_0) \
_op_(G2SB_CTX2_G2TRIGGER1_0) \
_op_(G2SB_CTX2_G2TRIGGER2_0) \
_op_(G2SB_CTX2_G2CMDSEL_0) \
_op_(G2SB_CTX2_G2RAISE_0) \
_op_(G2SB_CTX2_G2HOSTSET_0) \
_op_(G2SB_CTX2_G2HOSTFIFO_0) \
_op_(G2SB_CTX2_G2VDDA_0) \
_op_(G2SB_CTX2_G2VDDAINI_0) \
_op_(G2SB_CTX2_G2HDDA_0) \
_op_(G2SB_CTX2_G2HDDAINILS_0) \
_op_(G2SB_CTX2_G2CSCFIRST_0) \
_op_(G2SB_CTX2_G2CSCSECOND_0) \
_op_(G2SB_CTX2_G2CSCTHIRD_0) \
_op_(G2SB_CTX2_G2CMKEYL_0) \
_op_(G2SB_CTX2_G2CMKEYU_0) \
_op_(G2SB_CTX2_G2UBA_A_0) \
_op_(G2SB_CTX2_G2VBA_A_0) \
_op_(G2SB_CTX2_G2SBFORMAT_0) \
_op_(G2SB_CTX2_G2CONTROLSB_0) \
_op_(G2SB_CTX2_G2CONTROLSECOND_0) \
_op_(G2SB_CTX2_G2CONTROLMAIN_0) \
_op_(G2SB_CTX2_G2ROPFADE_0) \
_op_(G2SB_CTX2_G2ALPHABLEND_0) \
_op_(G2SB_CTX2_G2CLIPLEFTTOP_0) \
_op_(G2SB_CTX2_G2CLIPRIGHTBOT_0) \
_op_(G2SB_CTX2_G2PATPACK_0) \
_op_(G2SB_CTX2_G2PATPACK_SIZE_0) \
_op_(G2SB_CTX2_G2PATBA_0) \
_op_(G2SB_CTX2_G2PATOS_0) \
_op_(G2SB_CTX2_G2PATBGC_0) \
_op_(G2SB_CTX2_G2PATFGC_0) \
_op_(G2SB_CTX2_G2PATKEY_0) \
_op_(G2SB_CTX2_G2DSTBA_0) \
_op_(G2SB_CTX2_G2DSTBA_B_0) \
_op_(G2SB_CTX2_G2DSTBA_C_0) \
_op_(G2SB_CTX2_G2DSTST_0) \
_op_(G2SB_CTX2_G2SRCPACK_0) \
_op_(G2SB_CTX2_G2SRCPACK_SIZE_0) \
_op_(G2SB_CTX2_G2SRCBA_0) \
_op_(G2SB_CTX2_G2SRCBA_B_0) \
_op_(G2SB_CTX2_G2SRCST_0) \
_op_(G2SB_CTX2_G2SRCBGC_0) \
_op_(G2SB_CTX2_G2SRCFGC_0) \
_op_(G2SB_CTX2_G2SRCKEY_0) \
_op_(G2SB_CTX2_G2SRCSIZE_0) \
_op_(G2SB_CTX2_G2DSTSIZE_0) \
_op_(G2SB_CTX2_G2SRCPS_0) \
_op_(G2SB_CTX2_G2DSTPS_0) \
_op_(G2SB_CTX2_G2CBDES_0) \
_op_(G2SB_CTX2_G2CBSTRIDE_0) \
_op_(G2SB_CTX2_G2LINESETTING_0) \
_op_(G2SB_CTX2_G2LINEDELTAN_0) \
_op_(G2SB_CTX2_G2LINEDELTAM_0) \
_op_(G2SB_CTX2_G2LINEPOS_0) \
_op_(G2SB_CTX2_G2LINELEN_0) \
_op_(G2SB_CTX2_G2CSCFOURTH_0) \
_op_(G2SB_CTX2_G2SRCST_B_0) \
_op_(G2SB_CTX2_G2UVSTRIDE_0) \
_op_(G2SB_CTX2_G2CBDES2_0) \
_op_(G2SB_CTX2_G2TILEMODE_0) \
_op_(G2SB_CTX2_G2PATBASE_0) \
_op_(G2SB_CTX2_G2SRCBA_SB_SURFBASE_0) \
_op_(G2SB_CTX2_G2DSTBA_SB_SURFBASE_0) \
_op_(G2SB_CTX2_G2DSTBA_B_SB_SURFBASE_0) \
_op_(G2SB_CTX2_G2VBA_A_SB_SURFBASE_0) \
_op_(G2SB_CTX2_G2UBA_A_SB_SURFBASE_0) \
_op_(G2SB_CTX3_INCR_SYNCPT_0) \
_op_(G2SB_CTX3_INCR_SYNCPT_CNTRL_0) \
_op_(G2SB_CTX3_INCR_SYNCPT_ERROR_0) \
_op_(G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0) \
_op_(G2SB_CTX3_G2TRIGGER_0) \
_op_(G2SB_CTX3_G2TRIGGER1_0) \
_op_(G2SB_CTX3_G2TRIGGER2_0) \
_op_(G2SB_CTX3_G2CMDSEL_0) \
_op_(G2SB_CTX3_G2RAISE_0) \
_op_(G2SB_CTX3_G2HOSTSET_0) \
_op_(G2SB_CTX3_G2HOSTFIFO_0) \
_op_(G2SB_CTX3_G2VDDA_0) \
_op_(G2SB_CTX3_G2VDDAINI_0) \
_op_(G2SB_CTX3_G2HDDA_0) \
_op_(G2SB_CTX3_G2HDDAINILS_0) \
_op_(G2SB_CTX3_G2CSCFIRST_0) \
_op_(G2SB_CTX3_G2CSCSECOND_0) \
_op_(G2SB_CTX3_G2CSCTHIRD_0) \
_op_(G2SB_CTX3_G2CMKEYL_0) \
_op_(G2SB_CTX3_G2CMKEYU_0) \
_op_(G2SB_CTX3_G2UBA_A_0) \
_op_(G2SB_CTX3_G2VBA_A_0) \
_op_(G2SB_CTX3_G2SBFORMAT_0) \
_op_(G2SB_CTX3_G2CONTROLSB_0) \
_op_(G2SB_CTX3_G2CONTROLSECOND_0) \
_op_(G2SB_CTX3_G2CONTROLMAIN_0) \
_op_(G2SB_CTX3_G2ROPFADE_0) \
_op_(G2SB_CTX3_G2ALPHABLEND_0) \
_op_(G2SB_CTX3_G2CLIPLEFTTOP_0) \
_op_(G2SB_CTX3_G2CLIPRIGHTBOT_0) \
_op_(G2SB_CTX3_G2PATPACK_0) \
_op_(G2SB_CTX3_G2PATPACK_SIZE_0) \
_op_(G2SB_CTX3_G2PATBA_0) \
_op_(G2SB_CTX3_G2PATOS_0) \
_op_(G2SB_CTX3_G2PATBGC_0) \
_op_(G2SB_CTX3_G2PATFGC_0) \
_op_(G2SB_CTX3_G2PATKEY_0) \
_op_(G2SB_CTX3_G2DSTBA_0) \
_op_(G2SB_CTX3_G2DSTBA_B_0) \
_op_(G2SB_CTX3_G2DSTBA_C_0) \
_op_(G2SB_CTX3_G2DSTST_0) \
_op_(G2SB_CTX3_G2SRCPACK_0) \
_op_(G2SB_CTX3_G2SRCPACK_SIZE_0) \
_op_(G2SB_CTX3_G2SRCBA_0) \
_op_(G2SB_CTX3_G2SRCBA_B_0) \
_op_(G2SB_CTX3_G2SRCST_0) \
_op_(G2SB_CTX3_G2SRCBGC_0) \
_op_(G2SB_CTX3_G2SRCFGC_0) \
_op_(G2SB_CTX3_G2SRCKEY_0) \
_op_(G2SB_CTX3_G2SRCSIZE_0) \
_op_(G2SB_CTX3_G2DSTSIZE_0) \
_op_(G2SB_CTX3_G2SRCPS_0) \
_op_(G2SB_CTX3_G2DSTPS_0) \
_op_(G2SB_CTX3_G2CBDES_0) \
_op_(G2SB_CTX3_G2CBSTRIDE_0) \
_op_(G2SB_CTX3_G2LINESETTING_0) \
_op_(G2SB_CTX3_G2LINEDELTAN_0) \
_op_(G2SB_CTX3_G2LINEDELTAM_0) \
_op_(G2SB_CTX3_G2LINEPOS_0) \
_op_(G2SB_CTX3_G2LINELEN_0) \
_op_(G2SB_CTX3_G2CSCFOURTH_0) \
_op_(G2SB_CTX3_G2SRCST_B_0) \
_op_(G2SB_CTX3_G2UVSTRIDE_0) \
_op_(G2SB_CTX3_G2CBDES2_0) \
_op_(G2SB_CTX3_G2TILEMODE_0) \
_op_(G2SB_CTX3_G2PATBASE_0) \
_op_(G2SB_CTX3_G2SRCBA_SB_SURFBASE_0) \
_op_(G2SB_CTX3_G2DSTBA_SB_SURFBASE_0) \
_op_(G2SB_CTX3_G2DSTBA_B_SB_SURFBASE_0) \
_op_(G2SB_CTX3_G2VBA_A_SB_SURFBASE_0) \
_op_(G2SB_CTX3_G2UBA_A_SB_SURFBASE_0) \
_op_(G2SB_CTX4_INCR_SYNCPT_0) \
_op_(G2SB_CTX4_INCR_SYNCPT_CNTRL_0) \
_op_(G2SB_CTX4_INCR_SYNCPT_ERROR_0) \
_op_(G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0) \
_op_(G2SB_CTX4_G2TRIGGER_0) \
_op_(G2SB_CTX4_G2TRIGGER1_0) \
_op_(G2SB_CTX4_G2TRIGGER2_0) \
_op_(G2SB_CTX4_G2CMDSEL_0) \
_op_(G2SB_CTX4_G2RAISE_0) \
_op_(G2SB_CTX4_G2HOSTSET_0) \
_op_(G2SB_CTX4_G2HOSTFIFO_0) \
_op_(G2SB_CTX4_G2VDDA_0) \
_op_(G2SB_CTX4_G2VDDAINI_0) \
_op_(G2SB_CTX4_G2HDDA_0) \
_op_(G2SB_CTX4_G2HDDAINILS_0) \
_op_(G2SB_CTX4_G2CSCFIRST_0) \
_op_(G2SB_CTX4_G2CSCSECOND_0) \
_op_(G2SB_CTX4_G2CSCTHIRD_0) \
_op_(G2SB_CTX4_G2CMKEYL_0) \
_op_(G2SB_CTX4_G2CMKEYU_0) \
_op_(G2SB_CTX4_G2UBA_A_0) \
_op_(G2SB_CTX4_G2VBA_A_0) \
_op_(G2SB_CTX4_G2SBFORMAT_0) \
_op_(G2SB_CTX4_G2CONTROLSB_0) \
_op_(G2SB_CTX4_G2CONTROLSECOND_0) \
_op_(G2SB_CTX4_G2CONTROLMAIN_0) \
_op_(G2SB_CTX4_G2ROPFADE_0) \
_op_(G2SB_CTX4_G2ALPHABLEND_0) \
_op_(G2SB_CTX4_G2CLIPLEFTTOP_0) \
_op_(G2SB_CTX4_G2CLIPRIGHTBOT_0) \
_op_(G2SB_CTX4_G2PATPACK_0) \
_op_(G2SB_CTX4_G2PATPACK_SIZE_0) \
_op_(G2SB_CTX4_G2PATBA_0) \
_op_(G2SB_CTX4_G2PATOS_0) \
_op_(G2SB_CTX4_G2PATBGC_0) \
_op_(G2SB_CTX4_G2PATFGC_0) \
_op_(G2SB_CTX4_G2PATKEY_0) \
_op_(G2SB_CTX4_G2DSTBA_0) \
_op_(G2SB_CTX4_G2DSTBA_B_0) \
_op_(G2SB_CTX4_G2DSTBA_C_0) \
_op_(G2SB_CTX4_G2DSTST_0) \
_op_(G2SB_CTX4_G2SRCPACK_0) \
_op_(G2SB_CTX4_G2SRCPACK_SIZE_0) \
_op_(G2SB_CTX4_G2SRCBA_0) \
_op_(G2SB_CTX4_G2SRCBA_B_0) \
_op_(G2SB_CTX4_G2SRCST_0) \
_op_(G2SB_CTX4_G2SRCBGC_0) \
_op_(G2SB_CTX4_G2SRCFGC_0) \
_op_(G2SB_CTX4_G2SRCKEY_0) \
_op_(G2SB_CTX4_G2SRCSIZE_0) \
_op_(G2SB_CTX4_G2DSTSIZE_0) \
_op_(G2SB_CTX4_G2SRCPS_0) \
_op_(G2SB_CTX4_G2DSTPS_0) \
_op_(G2SB_CTX4_G2CBDES_0) \
_op_(G2SB_CTX4_G2CBSTRIDE_0) \
_op_(G2SB_CTX4_G2LINESETTING_0) \
_op_(G2SB_CTX4_G2LINEDELTAN_0) \
_op_(G2SB_CTX4_G2LINEDELTAM_0) \
_op_(G2SB_CTX4_G2LINEPOS_0) \
_op_(G2SB_CTX4_G2LINELEN_0) \
_op_(G2SB_CTX4_G2CSCFOURTH_0) \
_op_(G2SB_CTX4_G2SRCST_B_0) \
_op_(G2SB_CTX4_G2UVSTRIDE_0) \
_op_(G2SB_CTX4_G2CBDES2_0) \
_op_(G2SB_CTX4_G2TILEMODE_0) \
_op_(G2SB_CTX4_G2PATBASE_0) \
_op_(G2SB_CTX4_G2SRCBA_SB_SURFBASE_0) \
_op_(G2SB_CTX4_G2DSTBA_SB_SURFBASE_0) \
_op_(G2SB_CTX4_G2DSTBA_B_SB_SURFBASE_0) \
_op_(G2SB_CTX4_G2VBA_A_SB_SURFBASE_0) \
_op_(G2SB_CTX4_G2UBA_A_SB_SURFBASE_0) \
_op_(G2SB_CTX5_INCR_SYNCPT_0) \
_op_(G2SB_CTX5_INCR_SYNCPT_CNTRL_0) \
_op_(G2SB_CTX5_INCR_SYNCPT_ERROR_0) \
_op_(G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0) \
_op_(G2SB_CTX5_G2TRIGGER_0) \
_op_(G2SB_CTX5_G2TRIGGER1_0) \
_op_(G2SB_CTX5_G2TRIGGER2_0) \
_op_(G2SB_CTX5_G2CMDSEL_0) \
_op_(G2SB_CTX5_G2RAISE_0) \
_op_(G2SB_CTX5_G2HOSTSET_0) \
_op_(G2SB_CTX5_G2HOSTFIFO_0) \
_op_(G2SB_CTX5_G2VDDA_0) \
_op_(G2SB_CTX5_G2VDDAINI_0) \
_op_(G2SB_CTX5_G2HDDA_0) \
_op_(G2SB_CTX5_G2HDDAINILS_0) \
_op_(G2SB_CTX5_G2CSCFIRST_0) \
_op_(G2SB_CTX5_G2CSCSECOND_0) \
_op_(G2SB_CTX5_G2CSCTHIRD_0) \
_op_(G2SB_CTX5_G2CMKEYL_0) \
_op_(G2SB_CTX5_G2CMKEYU_0) \
_op_(G2SB_CTX5_G2UBA_A_0) \
_op_(G2SB_CTX5_G2VBA_A_0) \
_op_(G2SB_CTX5_G2SBFORMAT_0) \
_op_(G2SB_CTX5_G2CONTROLSB_0) \
_op_(G2SB_CTX5_G2CONTROLSECOND_0) \
_op_(G2SB_CTX5_G2CONTROLMAIN_0) \
_op_(G2SB_CTX5_G2ROPFADE_0) \
_op_(G2SB_CTX5_G2ALPHABLEND_0) \
_op_(G2SB_CTX5_G2CLIPLEFTTOP_0) \
_op_(G2SB_CTX5_G2CLIPRIGHTBOT_0) \
_op_(G2SB_CTX5_G2PATPACK_0) \
_op_(G2SB_CTX5_G2PATPACK_SIZE_0) \
_op_(G2SB_CTX5_G2PATBA_0) \
_op_(G2SB_CTX5_G2PATOS_0) \
_op_(G2SB_CTX5_G2PATBGC_0) \
_op_(G2SB_CTX5_G2PATFGC_0) \
_op_(G2SB_CTX5_G2PATKEY_0) \
_op_(G2SB_CTX5_G2DSTBA_0) \
_op_(G2SB_CTX5_G2DSTBA_B_0) \
_op_(G2SB_CTX5_G2DSTBA_C_0) \
_op_(G2SB_CTX5_G2DSTST_0) \
_op_(G2SB_CTX5_G2SRCPACK_0) \
_op_(G2SB_CTX5_G2SRCPACK_SIZE_0) \
_op_(G2SB_CTX5_G2SRCBA_0) \
_op_(G2SB_CTX5_G2SRCBA_B_0) \
_op_(G2SB_CTX5_G2SRCST_0) \
_op_(G2SB_CTX5_G2SRCBGC_0) \
_op_(G2SB_CTX5_G2SRCFGC_0) \
_op_(G2SB_CTX5_G2SRCKEY_0) \
_op_(G2SB_CTX5_G2SRCSIZE_0) \
_op_(G2SB_CTX5_G2DSTSIZE_0) \
_op_(G2SB_CTX5_G2SRCPS_0) \
_op_(G2SB_CTX5_G2DSTPS_0) \
_op_(G2SB_CTX5_G2CBDES_0) \
_op_(G2SB_CTX5_G2CBSTRIDE_0) \
_op_(G2SB_CTX5_G2LINESETTING_0) \
_op_(G2SB_CTX5_G2LINEDELTAN_0) \
_op_(G2SB_CTX5_G2LINEDELTAM_0) \
_op_(G2SB_CTX5_G2LINEPOS_0) \
_op_(G2SB_CTX5_G2LINELEN_0) \
_op_(G2SB_CTX5_G2CSCFOURTH_0) \
_op_(G2SB_CTX5_G2SRCST_B_0) \
_op_(G2SB_CTX5_G2UVSTRIDE_0) \
_op_(G2SB_CTX5_G2CBDES2_0) \
_op_(G2SB_CTX5_G2TILEMODE_0) \
_op_(G2SB_CTX5_G2PATBASE_0) \
_op_(G2SB_CTX5_G2SRCBA_SB_SURFBASE_0) \
_op_(G2SB_CTX5_G2DSTBA_SB_SURFBASE_0) \
_op_(G2SB_CTX5_G2DSTBA_B_SB_SURFBASE_0) \
_op_(G2SB_CTX5_G2VBA_A_SB_SURFBASE_0) \
_op_(G2SB_CTX5_G2UBA_A_SB_SURFBASE_0) \
_op_(G2SB_CTX6_INCR_SYNCPT_0) \
_op_(G2SB_CTX6_INCR_SYNCPT_CNTRL_0) \
_op_(G2SB_CTX6_INCR_SYNCPT_ERROR_0) \
_op_(G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0) \
_op_(G2SB_CTX6_G2TRIGGER_0) \
_op_(G2SB_CTX6_G2TRIGGER1_0) \
_op_(G2SB_CTX6_G2TRIGGER2_0) \
_op_(G2SB_CTX6_G2CMDSEL_0) \
_op_(G2SB_CTX6_G2RAISE_0) \
_op_(G2SB_CTX6_G2HOSTSET_0) \
_op_(G2SB_CTX6_G2HOSTFIFO_0) \
_op_(G2SB_CTX6_G2VDDA_0) \
_op_(G2SB_CTX6_G2VDDAINI_0) \
_op_(G2SB_CTX6_G2HDDA_0) \
_op_(G2SB_CTX6_G2HDDAINILS_0) \
_op_(G2SB_CTX6_G2CSCFIRST_0) \
_op_(G2SB_CTX6_G2CSCSECOND_0) \
_op_(G2SB_CTX6_G2CSCTHIRD_0) \
_op_(G2SB_CTX6_G2CMKEYL_0) \
_op_(G2SB_CTX6_G2CMKEYU_0) \
_op_(G2SB_CTX6_G2UBA_A_0) \
_op_(G2SB_CTX6_G2VBA_A_0) \
_op_(G2SB_CTX6_G2SBFORMAT_0) \
_op_(G2SB_CTX6_G2CONTROLSB_0) \
_op_(G2SB_CTX6_G2CONTROLSECOND_0) \
_op_(G2SB_CTX6_G2CONTROLMAIN_0) \
_op_(G2SB_CTX6_G2ROPFADE_0) \
_op_(G2SB_CTX6_G2ALPHABLEND_0) \
_op_(G2SB_CTX6_G2CLIPLEFTTOP_0) \
_op_(G2SB_CTX6_G2CLIPRIGHTBOT_0) \
_op_(G2SB_CTX6_G2PATPACK_0) \
_op_(G2SB_CTX6_G2PATPACK_SIZE_0) \
_op_(G2SB_CTX6_G2PATBA_0) \
_op_(G2SB_CTX6_G2PATOS_0) \
_op_(G2SB_CTX6_G2PATBGC_0) \
_op_(G2SB_CTX6_G2PATFGC_0) \
_op_(G2SB_CTX6_G2PATKEY_0) \
_op_(G2SB_CTX6_G2DSTBA_0) \
_op_(G2SB_CTX6_G2DSTBA_B_0) \
_op_(G2SB_CTX6_G2DSTBA_C_0) \
_op_(G2SB_CTX6_G2DSTST_0) \
_op_(G2SB_CTX6_G2SRCPACK_0) \
_op_(G2SB_CTX6_G2SRCPACK_SIZE_0) \
_op_(G2SB_CTX6_G2SRCBA_0) \
_op_(G2SB_CTX6_G2SRCBA_B_0) \
_op_(G2SB_CTX6_G2SRCST_0) \
_op_(G2SB_CTX6_G2SRCBGC_0) \
_op_(G2SB_CTX6_G2SRCFGC_0) \
_op_(G2SB_CTX6_G2SRCKEY_0) \
_op_(G2SB_CTX6_G2SRCSIZE_0) \
_op_(G2SB_CTX6_G2DSTSIZE_0) \
_op_(G2SB_CTX6_G2SRCPS_0) \
_op_(G2SB_CTX6_G2DSTPS_0) \
_op_(G2SB_CTX6_G2CBDES_0) \
_op_(G2SB_CTX6_G2CBSTRIDE_0) \
_op_(G2SB_CTX6_G2LINESETTING_0) \
_op_(G2SB_CTX6_G2LINEDELTAN_0) \
_op_(G2SB_CTX6_G2LINEDELTAM_0) \
_op_(G2SB_CTX6_G2LINEPOS_0) \
_op_(G2SB_CTX6_G2LINELEN_0) \
_op_(G2SB_CTX6_G2CSCFOURTH_0) \
_op_(G2SB_CTX6_G2SRCST_B_0) \
_op_(G2SB_CTX6_G2UVSTRIDE_0) \
_op_(G2SB_CTX6_G2CBDES2_0) \
_op_(G2SB_CTX6_G2TILEMODE_0) \
_op_(G2SB_CTX6_G2PATBASE_0) \
_op_(G2SB_CTX6_G2SRCBA_SB_SURFBASE_0) \
_op_(G2SB_CTX6_G2DSTBA_SB_SURFBASE_0) \
_op_(G2SB_CTX6_G2DSTBA_B_SB_SURFBASE_0) \
_op_(G2SB_CTX6_G2VBA_A_SB_SURFBASE_0) \
_op_(G2SB_CTX6_G2UBA_A_SB_SURFBASE_0) \
_op_(G2SB_CTX7_INCR_SYNCPT_0) \
_op_(G2SB_CTX7_INCR_SYNCPT_CNTRL_0) \
_op_(G2SB_CTX7_INCR_SYNCPT_ERROR_0) \
_op_(G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0) \
_op_(G2SB_CTX7_G2TRIGGER_0) \
_op_(G2SB_CTX7_G2TRIGGER1_0) \
_op_(G2SB_CTX7_G2TRIGGER2_0) \
_op_(G2SB_CTX7_G2CMDSEL_0) \
_op_(G2SB_CTX7_G2RAISE_0) \
_op_(G2SB_CTX7_G2HOSTSET_0) \
_op_(G2SB_CTX7_G2HOSTFIFO_0) \
_op_(G2SB_CTX7_G2VDDA_0) \
_op_(G2SB_CTX7_G2VDDAINI_0) \
_op_(G2SB_CTX7_G2HDDA_0) \
_op_(G2SB_CTX7_G2HDDAINILS_0) \
_op_(G2SB_CTX7_G2CSCFIRST_0) \
_op_(G2SB_CTX7_G2CSCSECOND_0) \
_op_(G2SB_CTX7_G2CSCTHIRD_0) \
_op_(G2SB_CTX7_G2CMKEYL_0) \
_op_(G2SB_CTX7_G2CMKEYU_0) \
_op_(G2SB_CTX7_G2UBA_A_0) \
_op_(G2SB_CTX7_G2VBA_A_0) \
_op_(G2SB_CTX7_G2SBFORMAT_0) \
_op_(G2SB_CTX7_G2CONTROLSB_0) \
_op_(G2SB_CTX7_G2CONTROLSECOND_0) \
_op_(G2SB_CTX7_G2CONTROLMAIN_0) \
_op_(G2SB_CTX7_G2ROPFADE_0) \
_op_(G2SB_CTX7_G2ALPHABLEND_0) \
_op_(G2SB_CTX7_G2CLIPLEFTTOP_0) \
_op_(G2SB_CTX7_G2CLIPRIGHTBOT_0) \
_op_(G2SB_CTX7_G2PATPACK_0) \
_op_(G2SB_CTX7_G2PATPACK_SIZE_0) \
_op_(G2SB_CTX7_G2PATBA_0) \
_op_(G2SB_CTX7_G2PATOS_0) \
_op_(G2SB_CTX7_G2PATBGC_0) \
_op_(G2SB_CTX7_G2PATFGC_0) \
_op_(G2SB_CTX7_G2PATKEY_0) \
_op_(G2SB_CTX7_G2DSTBA_0) \
_op_(G2SB_CTX7_G2DSTBA_B_0) \
_op_(G2SB_CTX7_G2DSTBA_C_0) \
_op_(G2SB_CTX7_G2DSTST_0) \
_op_(G2SB_CTX7_G2SRCPACK_0) \
_op_(G2SB_CTX7_G2SRCPACK_SIZE_0) \
_op_(G2SB_CTX7_G2SRCBA_0) \
_op_(G2SB_CTX7_G2SRCBA_B_0) \
_op_(G2SB_CTX7_G2SRCST_0) \
_op_(G2SB_CTX7_G2SRCBGC_0) \
_op_(G2SB_CTX7_G2SRCFGC_0) \
_op_(G2SB_CTX7_G2SRCKEY_0) \
_op_(G2SB_CTX7_G2SRCSIZE_0) \
_op_(G2SB_CTX7_G2DSTSIZE_0) \
_op_(G2SB_CTX7_G2SRCPS_0) \
_op_(G2SB_CTX7_G2DSTPS_0) \
_op_(G2SB_CTX7_G2CBDES_0) \
_op_(G2SB_CTX7_G2CBSTRIDE_0) \
_op_(G2SB_CTX7_G2LINESETTING_0) \
_op_(G2SB_CTX7_G2LINEDELTAN_0) \
_op_(G2SB_CTX7_G2LINEDELTAM_0) \
_op_(G2SB_CTX7_G2LINEPOS_0) \
_op_(G2SB_CTX7_G2LINELEN_0) \
_op_(G2SB_CTX7_G2CSCFOURTH_0) \
_op_(G2SB_CTX7_G2SRCST_B_0) \
_op_(G2SB_CTX7_G2UVSTRIDE_0) \
_op_(G2SB_CTX7_G2CBDES2_0) \
_op_(G2SB_CTX7_G2TILEMODE_0) \
_op_(G2SB_CTX7_G2PATBASE_0) \
_op_(G2SB_CTX7_G2SRCBA_SB_SURFBASE_0) \
_op_(G2SB_CTX7_G2DSTBA_SB_SURFBASE_0) \
_op_(G2SB_CTX7_G2DSTBA_B_SB_SURFBASE_0) \
_op_(G2SB_CTX7_G2VBA_A_SB_SURFBASE_0) \
_op_(G2SB_CTX7_G2UBA_A_SB_SURFBASE_0) \
_op_(G2SB_SWITCH_G2INTERRUPT_0) \
_op_(G2SB_SWITCH_G2INTENABLE_0) \
_op_(G2SB_SWITCH_G2CURRENTCONTEXT_0) \
_op_(G2SB_SWITCH_G2NXTCXTSWITCH_0) \
_op_(G2SB_SWITCH_G2GLOBALCONTROL_0) \
_op_(G2SB_SWITCH_G2GLOBALCONTROLB_0) \
_op_(G2SB_SWITCH_G2WORKINGSTAT_0) \
_op_(G2SB_SWITCH_G2BUFTHRESHOLD_0) \
_op_(G2SB_SWITCH_CLKEN_OVERIDE_0) \
_op_(G2SB_SWITCH_G2_MCCIF_FIFOCTRL_0) \
_op_(G2SB_SWITCH_TIMEOUT_WCOAL_G2_0) \
_op_(G2SB_SWITCH_MCCIF_G2PR_HYST_0) \
_op_(G2SB_SWITCH_MCCIF_G2SR_HYST_0) \
_op_(G2SB_SWITCH_MCCIF_G2DR_HYST_0) \
_op_(G2SB_SWITCH_MCCIF_G2DW_HYST_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_G2SB       0x00000000
#define BASE_ADDRESS_G2SB_CTX1  0x00004000
#define BASE_ADDRESS_G2SB_CTX2  0x00008000
#define BASE_ADDRESS_G2SB_CTX3  0x00001000
#define BASE_ADDRESS_G2SB_CTX4  0x00005000
#define BASE_ADDRESS_G2SB_CTX5  0x00002000
#define BASE_ADDRESS_G2SB_CTX6  0x00006000
#define BASE_ADDRESS_G2SB_CTX7  0x0000a000
#define BASE_ADDRESS_G2SB_SWITCH        0x0000f000

//
// ARG2SB REGISTER BANKS
//

#define G2SB0_FIRST_REG 0x0000 // G2SB_INCR_SYNCPT_0
#define G2SB0_LAST_REG 0x0002 // G2SB_INCR_SYNCPT_ERROR_0
#define G2SB1_FIRST_REG 0x0008 // G2SB_G2CLASSCHANNEL_REGONLY_0
#define G2SB1_LAST_REG 0x000d // G2SB_G2RAISE_0
#define G2SB2_FIRST_REG 0x000f // G2SB_G2HOSTSET_0
#define G2SB2_LAST_REG 0x004c // G2SB_G2UBA_A_SB_SURFBASE_0
#define G2SB_CTX10_FIRST_REG 0x4000 // G2SB_CTX1_INCR_SYNCPT_0
#define G2SB_CTX10_LAST_REG 0x4002 // G2SB_CTX1_INCR_SYNCPT_ERROR_0
#define G2SB_CTX11_FIRST_REG 0x4008 // G2SB_CTX1_G2CLASSCHANNEL_REGONLY_0
#define G2SB_CTX11_LAST_REG 0x400d // G2SB_CTX1_G2RAISE_0
#define G2SB_CTX12_FIRST_REG 0x400f // G2SB_CTX1_G2HOSTSET_0
#define G2SB_CTX12_LAST_REG 0x404c // G2SB_CTX1_G2UBA_A_SB_SURFBASE_0
#define G2SB_CTX20_FIRST_REG 0x8000 // G2SB_CTX2_INCR_SYNCPT_0
#define G2SB_CTX20_LAST_REG 0x8002 // G2SB_CTX2_INCR_SYNCPT_ERROR_0
#define G2SB_CTX21_FIRST_REG 0x8008 // G2SB_CTX2_G2CLASSCHANNEL_REGONLY_0
#define G2SB_CTX21_LAST_REG 0x800d // G2SB_CTX2_G2RAISE_0
#define G2SB_CTX22_FIRST_REG 0x800f // G2SB_CTX2_G2HOSTSET_0
#define G2SB_CTX22_LAST_REG 0x804c // G2SB_CTX2_G2UBA_A_SB_SURFBASE_0
#define G2SB_CTX30_FIRST_REG 0x1000 // G2SB_CTX3_INCR_SYNCPT_0
#define G2SB_CTX30_LAST_REG 0x1002 // G2SB_CTX3_INCR_SYNCPT_ERROR_0
#define G2SB_CTX31_FIRST_REG 0x1008 // G2SB_CTX3_G2CLASSCHANNEL_REGONLY_0
#define G2SB_CTX31_LAST_REG 0x100d // G2SB_CTX3_G2RAISE_0
#define G2SB_CTX32_FIRST_REG 0x100f // G2SB_CTX3_G2HOSTSET_0
#define G2SB_CTX32_LAST_REG 0x104c // G2SB_CTX3_G2UBA_A_SB_SURFBASE_0
#define G2SB_CTX40_FIRST_REG 0x5000 // G2SB_CTX4_INCR_SYNCPT_0
#define G2SB_CTX40_LAST_REG 0x5002 // G2SB_CTX4_INCR_SYNCPT_ERROR_0
#define G2SB_CTX41_FIRST_REG 0x5008 // G2SB_CTX4_G2CLASSCHANNEL_REGONLY_0
#define G2SB_CTX41_LAST_REG 0x500d // G2SB_CTX4_G2RAISE_0
#define G2SB_CTX42_FIRST_REG 0x500f // G2SB_CTX4_G2HOSTSET_0
#define G2SB_CTX42_LAST_REG 0x504c // G2SB_CTX4_G2UBA_A_SB_SURFBASE_0
#define G2SB_CTX50_FIRST_REG 0x2000 // G2SB_CTX5_INCR_SYNCPT_0
#define G2SB_CTX50_LAST_REG 0x2002 // G2SB_CTX5_INCR_SYNCPT_ERROR_0
#define G2SB_CTX51_FIRST_REG 0x2008 // G2SB_CTX5_G2CLASSCHANNEL_REGONLY_0
#define G2SB_CTX51_LAST_REG 0x200d // G2SB_CTX5_G2RAISE_0
#define G2SB_CTX52_FIRST_REG 0x200f // G2SB_CTX5_G2HOSTSET_0
#define G2SB_CTX52_LAST_REG 0x204c // G2SB_CTX5_G2UBA_A_SB_SURFBASE_0
#define G2SB_CTX60_FIRST_REG 0x6000 // G2SB_CTX6_INCR_SYNCPT_0
#define G2SB_CTX60_LAST_REG 0x6002 // G2SB_CTX6_INCR_SYNCPT_ERROR_0
#define G2SB_CTX61_FIRST_REG 0x6008 // G2SB_CTX6_G2CLASSCHANNEL_REGONLY_0
#define G2SB_CTX61_LAST_REG 0x600d // G2SB_CTX6_G2RAISE_0
#define G2SB_CTX62_FIRST_REG 0x600f // G2SB_CTX6_G2HOSTSET_0
#define G2SB_CTX62_LAST_REG 0x604c // G2SB_CTX6_G2UBA_A_SB_SURFBASE_0
#define G2SB_CTX70_FIRST_REG 0xa000 // G2SB_CTX7_INCR_SYNCPT_0
#define G2SB_CTX70_LAST_REG 0xa002 // G2SB_CTX7_INCR_SYNCPT_ERROR_0
#define G2SB_CTX71_FIRST_REG 0xa008 // G2SB_CTX7_G2CLASSCHANNEL_REGONLY_0
#define G2SB_CTX71_LAST_REG 0xa00d // G2SB_CTX7_G2RAISE_0
#define G2SB_CTX72_FIRST_REG 0xa00f // G2SB_CTX7_G2HOSTSET_0
#define G2SB_CTX72_LAST_REG 0xa04c // G2SB_CTX7_G2UBA_A_SB_SURFBASE_0
#define G2SB_SWITCH0_FIRST_REG 0xf000 // G2SB_SWITCH_G2INTERRUPT_0
#define G2SB_SWITCH0_LAST_REG 0xf00e // G2SB_SWITCH_MCCIF_G2DW_HYST_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#ifdef __cplusplus
}
#endif

#endif // ifndef ___ARG2SB_H_INC_
