// Seed: 991825990
module module_0 (
    input tri  id_0,
    input wand id_1,
    input wire id_2
);
  if (1) logic id_4;
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd68,
    parameter id_5 = 32'd62
) (
    input supply1 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input uwire _id_3,
    input supply0 id_4
    , id_9,
    output tri0 _id_5,
    output wor id_6,
    output supply1 id_7
);
  logic [id_3 : id_5] id_10[-1 : 1  /  -1];
  xor primCall (id_6, id_4, id_2, id_0, id_1, id_10, id_9);
  module_0 modCall_1 (
      id_1,
      id_0,
      id_4
  );
endmodule
